Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2013.3 (lin64) Build 329390 Wed Oct 16 18:26:55 MDT 2013
| Date         : Wed May 14 23:08:05 2014
| Host         : tflop2 running 64-bit Ubuntu 12.04.2 LTS
| Command      : report_control_sets -verbose -file wideBRAM_wrapper_control_sets_placed.rpt
| Design       : wideBRAM_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |   145 |
| Minimum Number of register sites lost to control set restrictions |   409 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             395 |          172 |
| No           | No                    | Yes                    |              39 |           26 |
| No           | Yes                   | No                     |             224 |           94 |
| Yes          | No                    | No                     |             781 |          277 |
| Yes          | No                    | Yes                    |              60 |           13 |
| Yes          | Yes                   | No                     |            1300 |          369 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                   Clock Signal                  |                                                                                                Enable Signal                                                                                                |                                                                                                                Set/Reset Signal                                                                                                                | Slice Load Count | Bel Load Count |
+-------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  wideBRAM_i/processing_system7_0/inst/FCLK_CLK0 | wideBRAM_i/axi_bram_ctrl_0/U0/gext_inst.abcv3_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                        | wideBRAM_i/axi_bram_ctrl_0/n_0_GEN_WR_NO_ECC.bram_we_int[7]_i_1                                                                                                                                                                                |                1 |              1 |
|  wideBRAM_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                             | wideBRAM_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/sig_composite_cntlr_reset                                                                                                                                      |                1 |              1 |
|  wideBRAM_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                             | wideBRAM_i/axi_mem_intercon/m00_couplers/auto_pc/n_0_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_reg[0] |                1 |              2 |
|  wideBRAM_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                             | wideBRAM_i/axi_mem_intercon/m00_couplers/auto_pc/n_0_ngwrdrst.grst.wr_rst_reg[1]_i_1__1                                                                                                                                                        |                1 |              2 |
|  wideBRAM_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                             | wideBRAM_i/axi_mem_intercon/m00_couplers/auto_pc/n_0_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_reg[0]         |                1 |              2 |
|  wideBRAM_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                             | wideBRAM_i/axi_mem_intercon/m00_couplers/auto_pc/n_0_ngwrdrst.grst.wr_rst_reg[1]_i_1__0                                                                                                                                                        |                2 |              2 |
|  wideBRAM_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                             | wideBRAM_i/axi_mem_intercon/m00_couplers/auto_pc/RST_FULL_FF                                                                                                                                                                                   |                1 |              2 |
|  wideBRAM_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                             | wideBRAM_i/axi_mem_intercon/m00_couplers/auto_pc/n_0_ngwrdrst.grst.wr_rst_reg[1]_i_1                                                                                                                                                           |                1 |              2 |
|  wideBRAM_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                             | wideBRAM_i/axi_mem_intercon/m00_couplers/auto_pc/n_0_ngwrdrst.grst.rd_rst_reg[2]_i_1__1                                                                                                                                                        |                1 |              2 |
|  wideBRAM_i/processing_system7_0/inst/FCLK_CLK0 | wideBRAM_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/p_3_out |                                                                                                                                                                                                                                                |                1 |              2 |
|  wideBRAM_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                             | wideBRAM_i/axi_mem_intercon/m00_couplers/auto_pc/n_0_ngwrdrst.grst.rd_rst_reg[2]_i_1                                                                                                                                                           |                2 |              2 |
|  wideBRAM_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                             | wideBRAM_i/axi_mem_intercon/m00_couplers/auto_pc/n_0_ngwrdrst.grst.rd_rst_reg[2]_i_1__0                                                                                                                                                        |                1 |              2 |
|  wideBRAM_i/processing_system7_0/inst/FCLK_CLK0 | wideBRAM_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_push                                                                         |                                                                                                                                                                                                                                                |                1 |              2 |
|  wideBRAM_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                             | wideBRAM_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/sig_axi_por2rst_out                                                                                                                                            |                1 |              2 |
|  wideBRAM_i/processing_system7_0/inst/FCLK_CLK0 | wideBRAM_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/push                                                                            |                                                                                                                                                                                                                                                |                1 |              2 |
|  wideBRAM_i/processing_system7_0/inst/FCLK_CLK0 | wideBRAM_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_wr_fifo                                |                                                                                                                                                                                                                                                |                1 |              2 |
|  wideBRAM_i/processing_system7_0/inst/FCLK_CLK0 | wideBRAM_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_push_regfifo                 | wideBRAM_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/sig_stream_rst                                                                                                      |                1 |              3 |
|  wideBRAM_i/processing_system7_0/inst/FCLK_CLK0 | wideBRAM_i/axi_cdma_0/U0/n_0_sig_addr_posted_cntr[2]_i_1__0                                                                                                                                                 | wideBRAM_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/sig_stream_rst                                                                                                      |                1 |              3 |
|  wideBRAM_i/processing_system7_0/inst/FCLK_CLK0 | wideBRAM_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/sig_cntl2mm2s_sts_tready                                                                                                                        | wideBRAM_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_DMA_CNTLR/sig_mm2s_status_reg0                                                                                                                                            |                2 |              3 |
|  wideBRAM_i/processing_system7_0/inst/FCLK_CLK0 | wideBRAM_i/axi_cdma_0/U0/n_0_sig_data2wsc_cmd_cmplt_i_2                                                                                                                                                     | wideBRAM_i/axi_cdma_0/U0/n_0_sig_data2wsc_cmd_cmplt_i_1                                                                                                                                                                                        |                2 |              3 |
|  wideBRAM_i/processing_system7_0/inst/FCLK_CLK0 | wideBRAM_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/sig_cntl2s2mm_sts_tready                                                                                                                        | wideBRAM_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_DMA_CNTLR/sig_mm2s_status_reg0                                                                                                                                            |                2 |              3 |
|  wideBRAM_i/processing_system7_0/inst/FCLK_CLK0 | wideBRAM_i/axi_mem_intercon/xbar/n_0_gen_no_arbiter.m_target_hot_i[2]_i_1                                                                                                                                   |                                                                                                                                                                                                                                                |                1 |              3 |
|  wideBRAM_i/processing_system7_0/inst/FCLK_CLK0 | wideBRAM_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_wr_fifo         |                                                                                                                                                                                                                                                |                1 |              3 |
|  wideBRAM_i/processing_system7_0/inst/FCLK_CLK0 | wideBRAM_i/axi_mem_intercon/xbar/n_0_gen_no_arbiter.m_target_hot_i[2]_i_1__0                                                                                                                                |                                                                                                                                                                                                                                                |                2 |              3 |
|  wideBRAM_i/processing_system7_0/inst/FCLK_CLK0 | wideBRAM_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r_pipe/p_1_in                                                                                                 |                                                                                                                                                                                                                                                |                2 |              3 |
|  wideBRAM_i/processing_system7_0/inst/FCLK_CLK0 | wideBRAM_i/axi_cdma_0/U0/n_0_sig_addr_posted_cntr[2]_i_1                                                                                                                                                    | wideBRAM_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/sig_stream_rst                                                                                                      |                1 |              3 |
|  wideBRAM_i/processing_system7_0/inst/FCLK_CLK0 | wideBRAM_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_new_cmd                                                                                 | wideBRAM_i/axi_mem_intercon/m00_couplers/auto_pc/n_0_pushed_commands[3]_i_1                                                                                                                                                                    |                1 |              4 |
|  wideBRAM_i/processing_system7_0/inst/FCLK_CLK0 | wideBRAM_i/axi_mem_intercon/m00_couplers/auto_pc/n_0_goreg_dm.dout_i[3]_i_1                                                                                                                                 |                                                                                                                                                                                                                                                |                2 |              4 |
|  wideBRAM_i/processing_system7_0/inst/FCLK_CLK0 | wideBRAM_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_new_cmd                                                                       | wideBRAM_i/axi_mem_intercon/m00_couplers/auto_pc/n_0_pushed_commands[3]_i_1__0                                                                                                                                                                 |                1 |              4 |
|  wideBRAM_i/processing_system7_0/inst/FCLK_CLK0 | wideBRAM_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_REG_MODULE/I_AXI_LITE/arvalid_re                                                                                                       | wideBRAM_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/sig_lite_bside_hw_reset_reg                                                                                                                                    |                1 |              4 |
|  wideBRAM_i/processing_system7_0/inst/FCLK_CLK0 | wideBRAM_i/axi_bram_ctrl_0/n_0_rd_data_sm_cs[3]_i_1                                                                                                                                                         | wideBRAM_i/axi_bram_ctrl_0/bram_rst_a                                                                                                                                                                                                          |                3 |              4 |
|  wideBRAM_i/processing_system7_0/inst/FCLK_CLK0 | wideBRAM_i/axi_mem_intercon/m00_couplers/auto_pc/n_0_gpr1.dout_i[3]_i_1                                                                                                                                     |                                                                                                                                                                                                                                                |                1 |              4 |
|  wideBRAM_i/processing_system7_0/inst/FCLK_CLK0 | wideBRAM_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/n_0_axlen_cnt[3]_i_1                                                                                                                        |                                                                                                                                                                                                                                                |                2 |              4 |
|  wideBRAM_i/processing_system7_0/inst/FCLK_CLK0 | wideBRAM_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                               | wideBRAM_i/axi_cdma_0/U0/n_0_sig_coelsc_reg_full_i_1                                                                                                                                                                                           |                2 |              4 |
|  wideBRAM_i/processing_system7_0/inst/FCLK_CLK0 | wideBRAM_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/n_0_axlen_cnt[3]_i_1__2                                                                                                                     |                                                                                                                                                                                                                                                |                2 |              4 |
|  wideBRAM_i/processing_system7_0/inst/FCLK_CLK0 | wideBRAM_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/n_0_axlen_cnt[3]_i_1__2                                                                                                                     | wideBRAM_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/n_0_axlen_cnt[7]_i_1                                                                                                                                                           |                2 |              4 |
|  wideBRAM_i/processing_system7_0/inst/FCLK_CLK0 | wideBRAM_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/n_0_axlen_cnt[3]_i_1__1                                                                                                                     |                                                                                                                                                                                                                                                |                2 |              4 |
|  wideBRAM_i/processing_system7_0/inst/FCLK_CLK0 | wideBRAM_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/n_0_axlen_cnt[3]_i_1__0                                                                                                                     |                                                                                                                                                                                                                                                |                1 |              4 |
|  wideBRAM_i/processing_system7_0/inst/FCLK_CLK0 | wideBRAM_i/axi_cdma_0/U0/n_0_sig_wdc_statcnt[3]_i_1                                                                                                                                                         | wideBRAM_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/sig_stream_rst                                                                                                      |                1 |              4 |
|  wideBRAM_i/processing_system7_0/inst/FCLK_CLK0 | wideBRAM_i/axi_cdma_0/U0/n_0_sig_addr_posted_cntr[3]_i_1                                                                                                                                                    | wideBRAM_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/sig_stream_rst                                                                                                      |                1 |              4 |
|  wideBRAM_i/processing_system7_0/inst/FCLK_CLK0 | wideBRAM_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/n_0_axlen_cnt[3]_i_1__0                                                                                                                     | wideBRAM_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/n_0_axlen_cnt[7]_i_1__0                                                                                                                                                        |                2 |              4 |
|  wideBRAM_i/processing_system7_0/inst/FCLK_CLK0 | wideBRAM_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_REG_MODULE/sig_axi2ip_wrce[0]                                                                                                          | wideBRAM_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/sig_composite_reg_reset                                                                                                                                        |                2 |              5 |
|  wideBRAM_i/processing_system7_0/inst/FCLK_CLK0 | wideBRAM_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_push_rd_sts_reg                                            | wideBRAM_i/axi_cdma_0/U0/n_0_sig_rd_sts_interr_reg_i_1                                                                                                                                                                                         |                2 |              5 |
|  wideBRAM_i/processing_system7_0/inst/FCLK_CLK0 | wideBRAM_i/axi_mem_intercon/m00_couplers/auto_pc/n_0_goreg_dm.dout_i[4]_i_1                                                                                                                                 |                                                                                                                                                                                                                                                |                2 |              5 |
|  wideBRAM_i/processing_system7_0/inst/FCLK_CLK0 | wideBRAM_i/axi_mem_intercon/xbar/s_axi_awready[0]                                                                                                                                                           | wideBRAM_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/reset                                                                                                                                                                             |                2 |              5 |
|  wideBRAM_i/processing_system7_0/inst/FCLK_CLK0 | wideBRAM_i/axi_mem_intercon/xbar/s_axi_arready[0]                                                                                                                                                           | wideBRAM_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/reset                                                                                                                                                                             |                2 |              5 |
|  wideBRAM_i/processing_system7_0/inst/FCLK_CLK0 | wideBRAM_i/axi_mem_intercon/xbar/n_0_FSM_onehot_state[4]_i_1                                                                                                                                                | wideBRAM_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/areset_d1                                                                                                          |                2 |              5 |
|  wideBRAM_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                             | wideBRAM_i/axi_mem_intercon/m00_couplers/auto_pc/n_0_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_reg[2] |                3 |              5 |
|  wideBRAM_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                             | wideBRAM_i/axi_mem_intercon/m00_couplers/auto_pc/RD_RST                                                                                                                                                                                        |                3 |              5 |
|  wideBRAM_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                             | wideBRAM_i/axi_mem_intercon/m00_couplers/auto_pc/n_0_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_reg[2]         |                3 |              5 |
|  wideBRAM_i/processing_system7_0/inst/FCLK_CLK0 | wideBRAM_i/axi_mem_intercon/m00_couplers/auto_pc/n_0_gpr1.dout_i[4]_i_1                                                                                                                                     |                                                                                                                                                                                                                                                |                1 |              5 |
|  wideBRAM_i/processing_system7_0/inst/FCLK_CLK0 | wideBRAM_i/axi_bram_ctrl_0/n_0_FSM_onehot_rlast_sm_cs[4]_i_1                                                                                                                                                | wideBRAM_i/axi_bram_ctrl_0/bram_rst_a                                                                                                                                                                                                          |                2 |              5 |
|  wideBRAM_i/processing_system7_0/inst/FCLK_CLK0 | wideBRAM_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/sig_push_coelsc_reg                                            | wideBRAM_i/axi_cdma_0/U0/n_0_GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_i_1                                                                                                                                                                      |                3 |              5 |
|  wideBRAM_i/processing_system7_0/inst/FCLK_CLK0 | wideBRAM_i/proc_sys_reset/U0/SEQ/seq_cnt_en                                                                                                                                                                 | wideBRAM_i/proc_sys_reset/U0/clear                                                                                                                                                                                                             |                1 |              6 |
|  wideBRAM_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                             | wideBRAM_i/axi_mem_intercon/m00_couplers/auto_pc/n_0_S_AXI_ASIZE_Q[2]_i_1                                                                                                                                                                      |                6 |              6 |
|  wideBRAM_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                             | wideBRAM_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/sig_composite_reg_reset                                                                                                                                        |                5 |              7 |
|  wideBRAM_i/processing_system7_0/inst/FCLK_CLK0 | wideBRAM_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/p_2_in                                                                             | wideBRAM_i/axi_mem_intercon/m00_couplers/auto_pc/n_0_S_AXI_ASIZE_Q[2]_i_1                                                                                                                                                                      |                3 |              7 |
|  wideBRAM_i/processing_system7_0/inst/FCLK_CLK0 | wideBRAM_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc1_reg                                                   | wideBRAM_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg                                                     |                4 |              8 |
|  wideBRAM_i/processing_system7_0/inst/FCLK_CLK0 | wideBRAM_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/p_3_out         |                                                                                                                                                                                                                                                |                1 |              8 |
|  wideBRAM_i/processing_system7_0/inst/FCLK_CLK0 | wideBRAM_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/p_3_out              |                                                                                                                                                                                                                                                |                1 |              8 |
|  wideBRAM_i/processing_system7_0/inst/FCLK_CLK0 | wideBRAM_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_data_inst/p_3_in                                                                                         | wideBRAM_i/axi_mem_intercon/m00_couplers/auto_pc/n_0_S_AXI_ASIZE_Q[2]_i_1                                                                                                                                                                      |                4 |              8 |
|  wideBRAM_i/processing_system7_0/inst/FCLK_CLK0 | wideBRAM_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/n_0_axaddr_wrap[11]_i_1__0                                                                                                                  |                                                                                                                                                                                                                                                |                2 |              8 |
|  wideBRAM_i/processing_system7_0/inst/FCLK_CLK0 | wideBRAM_i/axi_mem_intercon/xbar/n_0_gen_axi.read_cnt[7]_i_1                                                                                                                                                | wideBRAM_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/reset                                                                                                                                                                             |                3 |              8 |
|  wideBRAM_i/processing_system7_0/inst/FCLK_CLK0 | wideBRAM_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/n_0_wrap_boundary_axaddr_r[11]_i_1                                                                                                          |                                                                                                                                                                                                                                                |                3 |              8 |
|  wideBRAM_i/processing_system7_0/inst/FCLK_CLK0 | wideBRAM_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/n_0_wrap_boundary_axaddr_r[11]_i_1__0                                                                                                       |                                                                                                                                                                                                                                                |                4 |              8 |
|  wideBRAM_i/processing_system7_0/inst/FCLK_CLK0 | wideBRAM_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/n_0_axaddr_wrap[11]_i_1                                                                                                                     |                                                                                                                                                                                                                                                |                2 |              8 |
|  wideBRAM_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                             | wideBRAM_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/reset                                                                                                                                                                             |                4 |              8 |
|  wideBRAM_i/processing_system7_0/inst/FCLK_CLK0 | wideBRAM_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_sm_ld_calc1_reg                                   | wideBRAM_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_mmap_reset_reg                                                                       |                6 |              8 |
|  wideBRAM_i/processing_system7_0/inst/FCLK_CLK0 | wideBRAM_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                       | wideBRAM_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc0                                                                                                          |                4 |              8 |
|  wideBRAM_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                             | wideBRAM_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/n_0_areset_d1_i_1                                                                                                                                                              |                4 |              8 |
|  wideBRAM_i/processing_system7_0/inst/FCLK_CLK0 | wideBRAM_i/axi_cdma_0/U0/n_0_sig_dbeat_cntr[7]_i_1__0                                                                                                                                                       | wideBRAM_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/sig_stream_rst                                                                                                      |                3 |              8 |
|  wideBRAM_i/processing_system7_0/inst/FCLK_CLK0 | wideBRAM_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/n_0_axaddr_incr[0]_i_1__0                                                                                                                   |                                                                                                                                                                                                                                                |                2 |              8 |
|  wideBRAM_i/processing_system7_0/inst/FCLK_CLK0 | wideBRAM_i/axi_cdma_0/U0/n_0_sig_dbeat_cntr[7]_i_1                                                                                                                                                          | wideBRAM_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/sig_stream_rst                                                                                                      |                3 |              8 |
|  wideBRAM_i/processing_system7_0/inst/FCLK_CLK0 | wideBRAM_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/n_0_axaddr_incr[0]_i_1                                                                                                                      |                                                                                                                                                                                                                                                |                2 |              8 |
|  wideBRAM_i/processing_system7_0/inst/FCLK_CLK0 | wideBRAM_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                         | wideBRAM_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/sig_stream_rst                                                                                                      |                5 |              9 |
|  wideBRAM_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                             | wideBRAM_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/sig_lite_bside_hw_reset_reg                                                                                                                                    |                6 |              9 |
|  wideBRAM_i/processing_system7_0/inst/FCLK_CLK0 | wideBRAM_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                             | wideBRAM_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/sig_stream_rst                                                                                                      |                4 |              9 |
|  wideBRAM_i/processing_system7_0/inst/FCLK_CLK0 | wideBRAM_i/axi_mem_intercon/m00_couplers/auto_pc/n_0_gc0.count_d1[4]_i_1__1                                                                                                                                 | wideBRAM_i/axi_mem_intercon/m00_couplers/auto_pc/n_0_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_reg[2] |                3 |             10 |
|  wideBRAM_i/processing_system7_0/inst/FCLK_CLK0 | wideBRAM_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/p_3_out         | wideBRAM_i/axi_mem_intercon/m00_couplers/auto_pc/n_0_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_reg[1]         |                2 |             10 |
|  wideBRAM_i/processing_system7_0/inst/FCLK_CLK0 | wideBRAM_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/p_3_out              | wideBRAM_i/axi_mem_intercon/m00_couplers/auto_pc/RST                                                                                                                                                                                           |                2 |             10 |
|  wideBRAM_i/processing_system7_0/inst/FCLK_CLK0 | wideBRAM_i/axi_mem_intercon/m00_couplers/auto_pc/n_0_gc0.count_d1[4]_i_1__0                                                                                                                                 | wideBRAM_i/axi_mem_intercon/m00_couplers/auto_pc/n_0_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_reg[2]         |                2 |             10 |
|  wideBRAM_i/processing_system7_0/inst/FCLK_CLK0 | wideBRAM_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/p_3_out | wideBRAM_i/axi_mem_intercon/m00_couplers/auto_pc/n_0_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_reg[1] |                2 |             10 |
|  wideBRAM_i/processing_system7_0/inst/FCLK_CLK0 | wideBRAM_i/axi_mem_intercon/m00_couplers/auto_pc/n_0_gc0.count_d1[4]_i_1                                                                                                                                    | wideBRAM_i/axi_mem_intercon/m00_couplers/auto_pc/RD_RST                                                                                                                                                                                        |                2 |             10 |
|  wideBRAM_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                             | wideBRAM_i/axi_mem_intercon/xbar/reset                                                                                                                                                                                                         |                6 |             12 |
|  wideBRAM_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                             | wideBRAM_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg                                                     |                6 |             13 |
|  wideBRAM_i/processing_system7_0/inst/FCLK_CLK0 | wideBRAM_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                           |                                                                                                                                                                                                                                                |                4 |             13 |
|  wideBRAM_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                             | wideBRAM_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_mmap_reset_reg                                                                       |                6 |             13 |
|  wideBRAM_i/processing_system7_0/inst/FCLK_CLK0 | wideBRAM_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/p_1_in                                                                              |                                                                                                                                                                                                                                                |                4 |             14 |
|  wideBRAM_i/processing_system7_0/inst/FCLK_CLK0 | wideBRAM_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/si_rs_bready                                                                                      |                                                                                                                                                                                                                                                |                4 |             14 |
|  wideBRAM_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                             | wideBRAM_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/sig_stream_rst                                                                                                      |                8 |             14 |
|  wideBRAM_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                             | wideBRAM_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/sig_local_hw_reset_reg                                                                                                                                         |                4 |             14 |
|  wideBRAM_i/processing_system7_0/inst/FCLK_CLK0 | wideBRAM_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                   | wideBRAM_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg                                                     |                5 |             15 |
|  wideBRAM_i/processing_system7_0/inst/FCLK_CLK0 | wideBRAM_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_sm_ld_calc2_reg                                   | wideBRAM_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_mmap_reset_reg                                                                       |                4 |             15 |
|  wideBRAM_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                             | wideBRAM_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_DMA_CNTLR/sig_sm_state0                                                                                                                                                   |                5 |             15 |
|  wideBRAM_i/processing_system7_0/inst/FCLK_CLK0 | wideBRAM_i/axi_cdma_0/U0/n_0_sig_addr_cntr_im0_msh[0]_i_1                                                                                                                                                   | wideBRAM_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg                                                     |                4 |             16 |
|  wideBRAM_i/processing_system7_0/inst/FCLK_CLK0 | wideBRAM_i/axi_cdma_0/U0/n_0_sig_addr_cntr_lsh_im0[15]_i_1                                                                                                                                                  | wideBRAM_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg                                                     |                6 |             16 |
|  wideBRAM_i/processing_system7_0/inst/FCLK_CLK0 | wideBRAM_i/axi_cdma_0/U0/n_0_sig_addr_cntr_lsh_im0[15]_i_1__0                                                                                                                                               | wideBRAM_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_mmap_reset_reg                                                                       |                8 |             16 |
|  wideBRAM_i/processing_system7_0/inst/FCLK_CLK0 | wideBRAM_i/axi_cdma_0/U0/n_0_sig_addr_cntr_im0_msh[0]_i_1__0                                                                                                                                                | wideBRAM_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_mmap_reset_reg                                                                       |                4 |             16 |
|  wideBRAM_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                             | wideBRAM_i/axi_bram_ctrl_0/bram_rst_a                                                                                                                                                                                                          |                8 |             17 |
|  wideBRAM_i/processing_system7_0/inst/FCLK_CLK0 | wideBRAM_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/b_push                                                                                            |                                                                                                                                                                                                                                                |                3 |             20 |
|  wideBRAM_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                             | wideBRAM_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/sig_stream_rst                                                                                                      |                8 |             20 |
|  wideBRAM_i/processing_system7_0/inst/FCLK_CLK0 | wideBRAM_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_push_dqual_reg                                                | wideBRAM_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_clr_dqual_reg                                                                                    |                1 |             20 |
|  wideBRAM_i/processing_system7_0/inst/FCLK_CLK0 | wideBRAM_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_dqual_reg                                                | wideBRAM_i/axi_cdma_0/U0/n_0_sig_next_cmd_cmplt_reg_i_1                                                                                                                                                                                        |                1 |             20 |
|  wideBRAM_i/processing_system7_0/inst/FCLK_CLK0 | wideBRAM_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_REG_MODULE/sig_axi2ip_wrce[10]                                                                                                         | wideBRAM_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/sig_composite_reg_reset                                                                                                                                        |                5 |             23 |
|  wideBRAM_i/processing_system7_0/inst/FCLK_CLK0 | wideBRAM_i/axi_cdma_0/U0/n_0_sig_btt_cntr_im0[22]_i_1                                                                                                                                                       | wideBRAM_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg                                                     |                9 |             23 |
|  wideBRAM_i/processing_system7_0/inst/FCLK_CLK0 | wideBRAM_i/axi_cdma_0/U0/n_0_sig_btt_cntr_im0[22]_i_1__0                                                                                                                                                    | wideBRAM_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_mmap_reset_reg                                                                       |                9 |             23 |
|  wideBRAM_i/processing_system7_0/inst/FCLK_CLK0 | wideBRAM_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_wr_fifo                   |                                                                                                                                                                                                                                                |                5 |             28 |
|  wideBRAM_i/processing_system7_0/inst/FCLK_CLK0 | wideBRAM_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_wr_fifo                   |                                                                                                                                                                                                                                                |                4 |             28 |
|  wideBRAM_i/processing_system7_0/inst/FCLK_CLK0 | wideBRAM_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/s_axi_awready                                                                                                                               |                                                                                                                                                                                                                                                |                9 |             28 |
|  wideBRAM_i/processing_system7_0/inst/FCLK_CLK0 | wideBRAM_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/s_axi_arready                                                                                                                               |                                                                                                                                                                                                                                                |                4 |             28 |
|  wideBRAM_i/processing_system7_0/inst/FCLK_CLK0 | wideBRAM_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/p_1_in                                                                             |                                                                                                                                                                                                                                                |                5 |             28 |
|  wideBRAM_i/processing_system7_0/inst/FCLK_CLK0 | wideBRAM_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/p_1_in                                                                             |                                                                                                                                                                                                                                                |                9 |             28 |
|  wideBRAM_i/processing_system7_0/inst/FCLK_CLK0 | wideBRAM_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_sm_ld_calc3_reg                                   | wideBRAM_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_mmap_reset_reg                                                                       |                9 |             32 |
|  wideBRAM_i/processing_system7_0/inst/FCLK_CLK0 | wideBRAM_i/axi_cdma_0/U0/n_0_GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_REG_MODULE/I_AXI_LITE/GEN_SYNC_WRITE.axi2ip_wrce_reg[6]                                                                            | wideBRAM_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/sig_composite_reg_reset                                                                                                                                        |               11 |             32 |
|  wideBRAM_i/processing_system7_0/inst/FCLK_CLK0 | wideBRAM_i/axi_cdma_0/U0/n_0_GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_REG_MODULE/I_AXI_LITE/GEN_SYNC_WRITE.axi2ip_wrce_reg[8]                                                                            | wideBRAM_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/sig_composite_reg_reset                                                                                                                                        |                9 |             32 |
|  wideBRAM_i/processing_system7_0/inst/FCLK_CLK0 | wideBRAM_i/axi_cdma_0/U0/rvalid                                                                                                                                                                             | wideBRAM_i/axi_cdma_0/U0/n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1                                                                                                                                                                            |               11 |             32 |
|  wideBRAM_i/processing_system7_0/inst/FCLK_CLK0 | wideBRAM_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_push_input_reg12_out                              | wideBRAM_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_mmap_reset_reg                                                                       |               10 |             32 |
|  wideBRAM_i/processing_system7_0/inst/FCLK_CLK0 | wideBRAM_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg12_out                                              | wideBRAM_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg                                                     |                8 |             32 |
|  wideBRAM_i/processing_system7_0/inst/FCLK_CLK0 | wideBRAM_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc3_reg                                                   | wideBRAM_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg                                                     |               10 |             32 |
|  wideBRAM_i/processing_system7_0/inst/FCLK_CLK0 | wideBRAM_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_new_cmd                                                                       | wideBRAM_i/axi_mem_intercon/m00_couplers/auto_pc/n_0_S_AXI_ASIZE_Q[2]_i_1                                                                                                                                                                      |                9 |             33 |
|  wideBRAM_i/processing_system7_0/inst/FCLK_CLK0 | wideBRAM_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_new_cmd                                                                                 | wideBRAM_i/axi_mem_intercon/m00_couplers/auto_pc/n_0_S_AXI_ASIZE_Q[2]_i_1                                                                                                                                                                      |                9 |             33 |
|  wideBRAM_i/processing_system7_0/inst/FCLK_CLK0 | wideBRAM_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/wr_en0                                                                             |                                                                                                                                                                                                                                                |               10 |             34 |
|  wideBRAM_i/processing_system7_0/inst/FCLK_CLK0 | wideBRAM_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_wr_fifo                           |                                                                                                                                                                                                                                                |                6 |             46 |
|  wideBRAM_i/processing_system7_0/inst/FCLK_CLK0 | wideBRAM_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_wr_fifo                           |                                                                                                                                                                                                                                                |                6 |             46 |
|  wideBRAM_i/processing_system7_0/inst/FCLK_CLK0 | wideBRAM_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/si_rs_rready                                                                                      |                                                                                                                                                                                                                                                |               14 |             47 |
|  wideBRAM_i/processing_system7_0/inst/FCLK_CLK0 | wideBRAM_i/axi_cdma_0/U0/n_0_sig_addr_valid_reg_i_2__0                                                                                                                                                      | wideBRAM_i/axi_cdma_0/U0/n_0_sig_addr_valid_reg_i_1                                                                                                                                                                                            |                1 |             47 |
|  wideBRAM_i/processing_system7_0/inst/FCLK_CLK0 | wideBRAM_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_push_addr_reg1_out                                               | wideBRAM_i/axi_cdma_0/U0/n_0_sig_addr_valid_reg_i_1__0                                                                                                                                                                                         |                1 |             47 |
|  wideBRAM_i/processing_system7_0/inst/FCLK_CLK0 | wideBRAM_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/p_1_in                                                                              |                                                                                                                                                                                                                                                |               13 |             47 |
|  wideBRAM_i/processing_system7_0/inst/FCLK_CLK0 | wideBRAM_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/s_ready_i2                                                                                                                     | wideBRAM_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/reset                                                                                                                                                                             |               10 |             47 |
|  wideBRAM_i/processing_system7_0/inst/FCLK_CLK0 | wideBRAM_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/s_ready_i2                                                                                                                     | wideBRAM_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/reset                                                                                                                                                                             |               13 |             47 |
|  wideBRAM_i/processing_system7_0/inst/FCLK_CLK0 | wideBRAM_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_push_regfifo                                         | wideBRAM_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/sig_stream_rst                                                                                                      |               20 |             57 |
|  wideBRAM_i/processing_system7_0/inst/FCLK_CLK0 | wideBRAM_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_push_regfifo                                         | wideBRAM_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/sig_stream_rst                                                                                                      |               25 |             57 |
|  wideBRAM_i/processing_system7_0/inst/FCLK_CLK0 | wideBRAM_i/axi_bram_ctrl_0/U0/gext_inst.abcv3_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                                       | wideBRAM_i/axi_bram_ctrl_0/bram_rst_a                                                                                                                                                                                                          |               12 |             64 |
|  wideBRAM_i/processing_system7_0/inst/FCLK_CLK0 | wideBRAM_i/axi_bram_ctrl_0/U0/gext_inst.abcv3_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                        |                                                                                                                                                                                                                                                |               15 |             64 |
|  wideBRAM_i/processing_system7_0/inst/FCLK_CLK0 | wideBRAM_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                         |                                                                                                                                                                                                                                                |               27 |             64 |
|  wideBRAM_i/processing_system7_0/inst/FCLK_CLK0 | wideBRAM_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                             |                                                                                                                                                                                                                                                |               26 |             64 |
|  wideBRAM_i/processing_system7_0/inst/FCLK_CLK0 | wideBRAM_i/axi_bram_ctrl_0/n_0_GEN_RDATA_NO_ECC.GEN_RDATA[63].axi_rdata_int[63]_i_2                                                                                                                         | wideBRAM_i/axi_bram_ctrl_0/n_0_GEN_RDATA_NO_ECC.GEN_RDATA[63].axi_rdata_int[63]_i_1                                                                                                                                                            |               12 |             64 |
|  wideBRAM_i/processing_system7_0/inst/FCLK_CLK0 | wideBRAM_i/axi_mem_intercon/xbar/m_axi_rready[1]                                                                                                                                                            |                                                                                                                                                                                                                                                |               19 |             65 |
|  wideBRAM_i/processing_system7_0/inst/FCLK_CLK0 | wideBRAM_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r_pipe/p_1_in                                                                                                 |                                                                                                                                                                                                                                                |               20 |             65 |
|  wideBRAM_i/processing_system7_0/inst/FCLK_CLK0 | wideBRAM_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r_pipe/p_1_in                                                                                                 |                                                                                                                                                                                                                                                |               15 |             67 |
|  wideBRAM_i/processing_system7_0/inst/FCLK_CLK0 | wideBRAM_i/axi_mem_intercon/xbar/m_axi_rready[0]                                                                                                                                                            |                                                                                                                                                                                                                                                |               15 |             67 |
|  wideBRAM_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                             | wideBRAM_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                            |               22 |             71 |
|  wideBRAM_i/processing_system7_0/inst/FCLK_CLK0 | wideBRAM_i/axi_mem_intercon/m00_couplers/auto_pc/s_axi_arready                                                                                                                                              | wideBRAM_i/axi_mem_intercon/m00_couplers/auto_pc/n_0_S_AXI_ASIZE_Q[2]_i_1                                                                                                                                                                      |               28 |            100 |
|  wideBRAM_i/processing_system7_0/inst/FCLK_CLK0 | wideBRAM_i/axi_mem_intercon/m00_couplers/auto_pc/s_axi_awready                                                                                                                                              | wideBRAM_i/axi_mem_intercon/m00_couplers/auto_pc/n_0_S_AXI_ASIZE_Q[2]_i_1                                                                                                                                                                      |               26 |            100 |
|  wideBRAM_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                             |                                                                                                                                                                                                                                                |              172 |            396 |
+-------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


