
simulator lang=verilog
options trace
paramset bob resistor;
 .r=10k;
endparamset;

paramset zap bob;
endparamset;

module main(1,2,3,4)
  bob  r1 (1 2);
  zap  r2 (2 0);
  vsource #(1) v1 (1 0);
endmodule

main m(1,2,3,4);

list

print op v(nodes)
op
end
