TRACE::2021-03-09.10:42:57::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.10:42:57::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.10:42:57::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.10:42:59::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw
TRACE::2021-03-09.10:42:59::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.10:42:59::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-09.10:42:59::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-03-09.10:43:02::SCWPlatform::Opened new HwDB with name system_wrapper_1
TRACE::2021-03-09.10:43:02::SCWWriter::formatted JSON is {
	"platformName":	"PRwithZycap",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"PRwithZycap",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/PRwithZycap/imageProcessingVideoDisplay.vitis/system_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	""
}
TRACE::2021-03-09.10:43:02::SCWWriter::formatted JSON is {
	"platformName":	"PRwithZycap",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"PRwithZycap",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/PRwithZycap/imageProcessingVideoDisplay.vitis/system_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"PRwithZycap",
	"systems":	[{
			"systemName":	"PRwithZycap",
			"systemDesc":	"PRwithZycap",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"PRwithZycap"
		}]
}
TRACE::2021-03-09.10:43:02::SCWPlatform::Boot application domains not present, creating them
TRACE::2021-03-09.10:43:02::SCWDomain::checking for install qemu data   : 
TRACE::2021-03-09.10:43:02::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2021-03-09.10:43:02::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-03-09.10:43:02::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.10:43:02::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.10:43:02::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.10:43:02::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw
TRACE::2021-03-09.10:43:02::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.10:43:02::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-09.10:43:02::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2021-03-09.10:43:02::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2021-03-09.10:43:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-09.10:43:02::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.10:43:02::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.10:43:02::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.10:43:02::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw
TRACE::2021-03-09.10:43:02::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.10:43:02::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-09.10:43:02::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2021-03-09.10:43:02::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2021-03-09.10:43:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-09.10:43:02::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.10:43:02::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.10:43:02::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.10:43:02::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw
TRACE::2021-03-09.10:43:02::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.10:43:02::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-09.10:43:02::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2021-03-09.10:43:02::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2021-03-09.10:43:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-09.10:43:02::SCWPlatform::Boot application domain added for zynq_fsbl
TRACE::2021-03-09.10:43:02::SCWPlatform::Generating the sources  .
TRACE::2021-03-09.10:43:02::SCWBDomain::Generating boot domain sources.
TRACE::2021-03-09.10:43:02::SCWBDomain:: Generating the zynq_fsbl Application.
TRACE::2021-03-09.10:43:02::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.10:43:02::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.10:43:02::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.10:43:02::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw
TRACE::2021-03-09.10:43:02::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.10:43:02::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-09.10:43:02::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2021-03-09.10:43:02::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2021-03-09.10:43:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-09.10:43:02::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-09.10:43:02::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-03-09.10:43:02::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-09.10:43:02::SCWMssOS::mss does not exists at C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-09.10:43:02::SCWMssOS::Creating sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-09.10:43:02::SCWMssOS::Adding the swdes entry, created swdb C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-09.10:43:02::SCWMssOS::updating the scw layer changes to swdes at   C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-09.10:43:02::SCWMssOS::Writing mss at C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-09.10:43:02::SCWMssOS::Completed writing the mss file at C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-03-09.10:43:02::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2021-03-09.10:43:02::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2021-03-09.10:43:02::SCWBDomain::Completed writing the mss file at C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-03-09.10:43:11::SCWPlatform::Generating sources Done.
TRACE::2021-03-09.10:43:11::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.10:43:11::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.10:43:11::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.10:43:11::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw
TRACE::2021-03-09.10:43:11::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.10:43:11::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-09.10:43:11::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2021-03-09.10:43:11::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2021-03-09.10:43:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-09.10:43:11::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-09.10:43:11::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/zynq_fsbl/zynq_fsbl_bsp/system.mss|C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/zynq_fsbl/zynq_fsbl_bsp/system.mss||

KEYINFO::2021-03-09.10:43:11::SCWMssOS::Could not open the swdb for C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/zynq_fsbl/zynq_fsbl_bsp/system.mss
KEYINFO::2021-03-09.10:43:11::SCWMssOS::Could not open the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/zynq_fsbl/zynq_fsbl_bsp/system.mss
ERROR: [Hsi 55-1558] Software Design C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/zynq_fsbl/zynq_fsbl_bsp/system.mss is not found

TRACE::2021-03-09.10:43:11::SCWMssOS::Cleared the swdb table entry
TRACE::2021-03-09.10:43:11::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-09.10:43:11::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-09.10:43:11::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-09.10:43:11::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2021-03-09.10:43:11::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-09.10:43:11::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-09.10:43:11::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-09.10:43:11::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-09.10:43:11::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-09.10:43:11::SCWMssOS::Commit changes completed.
TRACE::2021-03-09.10:43:11::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.10:43:11::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.10:43:11::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.10:43:11::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw
TRACE::2021-03-09.10:43:11::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.10:43:11::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-09.10:43:11::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2021-03-09.10:43:11::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2021-03-09.10:43:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-09.10:43:11::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-09.10:43:11::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-09.10:43:11::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-09.10:43:11::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.10:43:11::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.10:43:11::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.10:43:11::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw
TRACE::2021-03-09.10:43:12::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.10:43:12::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-09.10:43:12::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2021-03-09.10:43:12::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2021-03-09.10:43:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-09.10:43:12::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-09.10:43:12::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-09.10:43:12::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-09.10:43:12::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.10:43:12::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.10:43:12::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.10:43:12::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw
TRACE::2021-03-09.10:43:12::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.10:43:12::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-09.10:43:12::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2021-03-09.10:43:12::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2021-03-09.10:43:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-09.10:43:12::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-09.10:43:12::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-09.10:43:12::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-09.10:43:12::SCWWriter::formatted JSON is {
	"platformName":	"PRwithZycap",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"PRwithZycap",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/PRwithZycap/imageProcessingVideoDisplay.vitis/system_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"PRwithZycap",
	"systems":	[{
			"systemName":	"PRwithZycap",
			"systemDesc":	"PRwithZycap",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"PRwithZycap",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"ad2e3cf5ad16b81773436a024d503f5b",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2021-03-09.10:43:12::SCWDomain::checking for install qemu data   : 
TRACE::2021-03-09.10:43:12::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2021-03-09.10:43:12::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-03-09.10:43:12::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.10:43:12::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.10:43:12::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.10:43:12::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw
TRACE::2021-03-09.10:43:12::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.10:43:12::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-09.10:43:12::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2021-03-09.10:43:12::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2021-03-09.10:43:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-09.10:43:12::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.10:43:12::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.10:43:12::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.10:43:12::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw
TRACE::2021-03-09.10:43:12::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.10:43:12::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-09.10:43:12::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2021-03-09.10:43:12::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2021-03-09.10:43:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-09.10:43:12::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.10:43:12::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.10:43:12::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.10:43:12::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw
TRACE::2021-03-09.10:43:12::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.10:43:12::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-09.10:43:12::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2021-03-09.10:43:12::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2021-03-09.10:43:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-09.10:43:12::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-09.10:43:12::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-09.10:43:12::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-09.10:43:12::SCWMssOS::mss does not exists at C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-09.10:43:12::SCWMssOS::Creating sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-09.10:43:12::SCWMssOS::Adding the swdes entry, created swdb C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-09.10:43:12::SCWMssOS::updating the scw layer changes to swdes at   C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-09.10:43:12::SCWMssOS::Writing mss at C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-09.10:43:12::SCWMssOS::Completed writing the mss file at C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2021-03-09.10:43:12::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2021-03-09.10:43:12::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2021-03-09.10:43:12::SCWMssOS::Completed writing the mss file at C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2021-03-09.10:43:12::SCWMssOS::Forcing BSP Sources regeneration.
TRACE::2021-03-09.10:43:13::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-09.10:43:13::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-09.10:43:13::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-09.10:43:13::SCWMssOS::Commit changes completed.
TRACE::2021-03-09.10:43:13::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-09.10:43:13::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-09.10:43:13::SCWMssOS::Running validate of swdbs.
KEYINFO::2021-03-09.10:43:13::SCWMssOS::Could not open the swdb for C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/ps7_cortexa9_0/standalone_domain/bsp/system.mss
KEYINFO::2021-03-09.10:43:13::SCWMssOS::Could not open the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/ps7_cortexa9_0/standalone_domain/bsp/system.mss
ERROR: [Hsi 55-1558] Software Design C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/ps7_cortexa9_0/standalone_domain/bsp/system.mss is not found

TRACE::2021-03-09.10:43:13::SCWMssOS::Cleared the swdb table entry
TRACE::2021-03-09.10:43:13::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2021-03-09.10:43:13::SCWMssOS::Writing the mss file completed C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-09.10:43:13::SCWMssOS::Commit changes completed.
TRACE::2021-03-09.10:43:13::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.10:43:13::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.10:43:13::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.10:43:13::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw
TRACE::2021-03-09.10:43:13::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.10:43:13::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-09.10:43:13::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2021-03-09.10:43:13::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2021-03-09.10:43:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-09.10:43:13::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-09.10:43:13::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-09.10:43:13::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-09.10:43:13::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.10:43:14::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.10:43:14::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.10:43:14::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw
TRACE::2021-03-09.10:43:14::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.10:43:14::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-09.10:43:14::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2021-03-09.10:43:14::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2021-03-09.10:43:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-09.10:43:14::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-09.10:43:14::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-09.10:43:14::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-09.10:43:14::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.10:43:14::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.10:43:14::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.10:43:14::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw
TRACE::2021-03-09.10:43:14::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.10:43:14::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-09.10:43:14::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2021-03-09.10:43:14::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2021-03-09.10:43:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-09.10:43:14::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-09.10:43:14::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-09.10:43:14::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-09.10:43:14::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.10:43:14::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.10:43:14::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.10:43:14::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw
TRACE::2021-03-09.10:43:14::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.10:43:14::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-09.10:43:14::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2021-03-09.10:43:14::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2021-03-09.10:43:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-09.10:43:14::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-09.10:43:14::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-09.10:43:14::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-09.10:43:14::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.10:43:14::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.10:43:14::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.10:43:14::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw
TRACE::2021-03-09.10:43:14::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.10:43:14::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-09.10:43:14::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2021-03-09.10:43:14::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2021-03-09.10:43:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-09.10:43:14::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-09.10:43:14::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-09.10:43:14::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-09.10:43:14::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.10:43:14::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.10:43:14::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.10:43:14::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw
TRACE::2021-03-09.10:43:14::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.10:43:14::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-09.10:43:14::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2021-03-09.10:43:14::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2021-03-09.10:43:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-09.10:43:14::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-09.10:43:14::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-09.10:43:14::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-09.10:43:14::SCWWriter::formatted JSON is {
	"platformName":	"PRwithZycap",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"PRwithZycap",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/PRwithZycap/imageProcessingVideoDisplay.vitis/system_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"PRwithZycap",
	"systems":	[{
			"systemName":	"PRwithZycap",
			"systemDesc":	"PRwithZycap",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"PRwithZycap",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"ad2e3cf5ad16b81773436a024d503f5b",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"ab2bc9cd4d890357b1816d7fb81911ae",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2021-03-09.10:43:14::SCWPlatform::Started generating the artifacts platform PRwithZycap
TRACE::2021-03-09.10:43:14::SCWPlatform::Sanity checking of platform is completed
LOG::2021-03-09.10:43:14::SCWPlatform::Started generating the artifacts for system configuration PRwithZycap
LOG::2021-03-09.10:43:14::SCWSystem::Checking the domain zynq_fsbl
LOG::2021-03-09.10:43:14::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2021-03-09.10:43:14::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-03-09.10:43:14::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2021-03-09.10:43:14::SCWSystem::Checking the domain standalone_domain
LOG::2021-03-09.10:43:14::SCWSystem::Not a boot domain 
LOG::2021-03-09.10:43:14::SCWSystem::Started Processing the domain standalone_domain
TRACE::2021-03-09.10:43:14::SCWDomain::Generating domain artifcats
TRACE::2021-03-09.10:43:14::SCWMssOS::Generating standalone artifcats
TRACE::2021-03-09.10:43:14::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/export/PRwithZycap/sw/PRwithZycap/qemu/
TRACE::2021-03-09.10:43:14::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/export/PRwithZycap/sw/PRwithZycap/standalone_domain/qemu/
TRACE::2021-03-09.10:43:14::SCWMssOS:: Copying the user libraries. 
TRACE::2021-03-09.10:43:14::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.10:43:14::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.10:43:14::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.10:43:14::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw
TRACE::2021-03-09.10:43:14::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.10:43:14::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-09.10:43:14::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2021-03-09.10:43:14::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2021-03-09.10:43:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-09.10:43:14::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-09.10:43:14::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-09.10:43:14::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-09.10:43:14::SCWMssOS::Completed writing the mss file at C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2021-03-09.10:43:14::SCWMssOS::Mss edits present, copying mssfile into export location C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-09.10:43:14::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-03-09.10:43:14::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-03-09.10:43:14::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2021-03-09.10:43:14::SCWMssOS::skipping the bsp build ... 
TRACE::2021-03-09.10:43:14::SCWMssOS::Copying to export directory.
TRACE::2021-03-09.10:43:14::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-03-09.10:43:14::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
TRACE::2021-03-09.10:43:14::SCWMssOS:: Completed Standalone Artifacts creation 
LOG::2021-03-09.10:43:14::SCWSystem::Completed Processing the domain standalone_domain
LOG::2021-03-09.10:43:14::SCWSystem::Completed Processing the sysconfig PRwithZycap
LOG::2021-03-09.10:43:14::SCWPlatform::Completed generating the artifacts for system configuration PRwithZycap
TRACE::2021-03-09.10:43:14::SCWPlatform::Started preparing the platform 
TRACE::2021-03-09.10:43:14::SCWSystem::Writing the bif file for system config PRwithZycap
TRACE::2021-03-09.10:43:14::SCWSystem::dir created 
TRACE::2021-03-09.10:43:14::SCWSystem::Writing the bif 
TRACE::2021-03-09.10:43:14::SCWPlatform::Started writing the spfm file 
TRACE::2021-03-09.10:43:14::SCWPlatform::Started writing the xpfm file 
TRACE::2021-03-09.10:43:14::SCWPlatform::Completed generating the platform
TRACE::2021-03-09.10:43:14::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-09.10:43:14::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-09.10:43:14::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-09.10:43:14::SCWMssOS::Commit changes completed.
TRACE::2021-03-09.10:43:14::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-09.10:43:14::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-09.10:43:14::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-09.10:43:14::SCWMssOS::Commit changes completed.
TRACE::2021-03-09.10:43:14::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.10:43:14::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.10:43:14::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.10:43:14::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw
TRACE::2021-03-09.10:43:14::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.10:43:14::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-09.10:43:14::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2021-03-09.10:43:14::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2021-03-09.10:43:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-09.10:43:14::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-09.10:43:14::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-09.10:43:14::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-09.10:43:14::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.10:43:14::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.10:43:14::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.10:43:14::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw
TRACE::2021-03-09.10:43:14::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.10:43:14::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-09.10:43:14::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2021-03-09.10:43:14::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2021-03-09.10:43:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-09.10:43:14::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-09.10:43:14::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-09.10:43:14::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-09.10:43:14::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.10:43:14::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.10:43:14::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.10:43:14::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw
TRACE::2021-03-09.10:43:14::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.10:43:14::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-09.10:43:14::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2021-03-09.10:43:14::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2021-03-09.10:43:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-09.10:43:14::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-09.10:43:14::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-09.10:43:14::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-09.10:43:14::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.10:43:14::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.10:43:14::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.10:43:14::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw
TRACE::2021-03-09.10:43:14::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.10:43:14::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-09.10:43:14::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2021-03-09.10:43:14::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2021-03-09.10:43:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-09.10:43:14::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-09.10:43:14::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-09.10:43:14::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-09.10:43:14::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.10:43:14::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.10:43:14::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.10:43:14::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw
TRACE::2021-03-09.10:43:14::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.10:43:14::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-09.10:43:14::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2021-03-09.10:43:15::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2021-03-09.10:43:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-09.10:43:15::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-09.10:43:15::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-09.10:43:15::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-09.10:43:15::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.10:43:15::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.10:43:15::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.10:43:15::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw
TRACE::2021-03-09.10:43:15::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.10:43:15::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-09.10:43:15::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2021-03-09.10:43:15::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2021-03-09.10:43:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-09.10:43:15::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-09.10:43:15::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-09.10:43:15::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-09.10:43:15::SCWWriter::formatted JSON is {
	"platformName":	"PRwithZycap",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"PRwithZycap",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/PRwithZycap/imageProcessingVideoDisplay.vitis/system_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"PRwithZycap",
	"systems":	[{
			"systemName":	"PRwithZycap",
			"systemDesc":	"PRwithZycap",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"PRwithZycap",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"ad2e3cf5ad16b81773436a024d503f5b",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"ab2bc9cd4d890357b1816d7fb81911ae",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-03-09.10:43:15::SCWPlatform::updated the xpfm file.
TRACE::2021-03-09.10:43:15::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.10:43:15::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.10:43:15::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.10:43:15::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw
TRACE::2021-03-09.10:43:15::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.10:43:15::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-09.10:43:15::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2021-03-09.10:43:15::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2021-03-09.10:43:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-09.10:43:15::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-09.10:43:15::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-09.10:43:15::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-09.10:43:15::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-09.10:43:15::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-09.10:43:15::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-09.10:43:15::SCWMssOS::Commit changes completed.
TRACE::2021-03-09.10:43:15::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-09.10:43:15::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-09.10:43:15::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-09.10:43:15::SCWMssOS::Commit changes completed.
TRACE::2021-03-09.10:43:15::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.10:43:15::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.10:43:15::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.10:43:15::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw
TRACE::2021-03-09.10:43:15::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.10:43:15::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-09.10:43:15::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2021-03-09.10:43:15::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2021-03-09.10:43:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-09.10:43:15::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-09.10:43:15::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-09.10:43:15::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-09.10:43:15::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.10:43:15::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.10:43:15::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.10:43:15::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw
TRACE::2021-03-09.10:43:15::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.10:43:15::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-09.10:43:15::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2021-03-09.10:43:15::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2021-03-09.10:43:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-09.10:43:15::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-09.10:43:15::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-09.10:43:15::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-09.10:43:15::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.10:43:15::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.10:43:15::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.10:43:15::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw
TRACE::2021-03-09.10:43:15::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.10:43:15::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-09.10:43:15::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2021-03-09.10:43:15::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2021-03-09.10:43:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-09.10:43:15::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-09.10:43:15::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-09.10:43:15::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-09.10:43:15::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.10:43:15::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.10:43:15::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.10:43:15::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw
TRACE::2021-03-09.10:43:15::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.10:43:15::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-09.10:43:15::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2021-03-09.10:43:15::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2021-03-09.10:43:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-09.10:43:15::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-09.10:43:15::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-09.10:43:15::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-09.10:43:15::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.10:43:15::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.10:43:15::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.10:43:15::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw
TRACE::2021-03-09.10:43:15::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.10:43:15::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-09.10:43:15::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2021-03-09.10:43:15::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2021-03-09.10:43:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-09.10:43:15::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-09.10:43:15::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-09.10:43:15::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-09.10:43:15::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.10:43:15::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.10:43:15::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.10:43:15::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw
TRACE::2021-03-09.10:43:15::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.10:43:15::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-09.10:43:15::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2021-03-09.10:43:15::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2021-03-09.10:43:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-09.10:43:15::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-09.10:43:15::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-09.10:43:15::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-09.10:43:15::SCWWriter::formatted JSON is {
	"platformName":	"PRwithZycap",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"PRwithZycap",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/PRwithZycap/imageProcessingVideoDisplay.vitis/system_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"PRwithZycap",
	"systems":	[{
			"systemName":	"PRwithZycap",
			"systemDesc":	"PRwithZycap",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"PRwithZycap",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"ad2e3cf5ad16b81773436a024d503f5b",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"ab2bc9cd4d890357b1816d7fb81911ae",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2021-03-09.10:43:15::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.10:43:15::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.10:43:15::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.10:43:15::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw
TRACE::2021-03-09.10:43:15::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.10:43:15::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-09.10:43:15::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2021-03-09.10:43:15::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2021-03-09.10:43:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-09.10:43:15::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-09.10:43:15::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-09.10:43:15::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-09.10:43:15::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.10:43:15::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.10:43:15::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.10:43:15::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw
TRACE::2021-03-09.10:43:15::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.10:43:15::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-09.10:43:15::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2021-03-09.10:43:15::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2021-03-09.10:43:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-09.10:43:15::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-09.10:43:15::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-09.10:43:15::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-09.10:43:15::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.10:43:15::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.10:43:15::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.10:43:15::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw
TRACE::2021-03-09.10:43:15::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.10:43:15::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-09.10:43:15::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2021-03-09.10:43:15::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2021-03-09.10:43:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-09.10:43:15::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-09.10:43:15::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-09.10:43:15::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-09.10:43:15::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-09.10:43:15::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-09.10:43:15::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-09.10:43:15::SCWMssOS::Commit changes completed.
TRACE::2021-03-09.10:43:15::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-09.10:43:15::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-09.10:43:15::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-09.10:43:15::SCWMssOS::Commit changes completed.
TRACE::2021-03-09.10:43:15::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.10:43:15::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.10:43:15::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.10:43:15::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw
TRACE::2021-03-09.10:43:15::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.10:43:15::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-09.10:43:15::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2021-03-09.10:43:15::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2021-03-09.10:43:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-09.10:43:15::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-09.10:43:15::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-09.10:43:15::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-09.10:43:15::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.10:43:15::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.10:43:15::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.10:43:15::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw
TRACE::2021-03-09.10:43:15::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.10:43:15::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-09.10:43:15::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2021-03-09.10:43:15::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2021-03-09.10:43:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-09.10:43:15::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-09.10:43:15::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-09.10:43:15::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-09.10:43:15::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.10:43:15::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.10:43:15::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.10:43:15::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw
TRACE::2021-03-09.10:43:15::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.10:43:15::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-09.10:43:15::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2021-03-09.10:43:15::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2021-03-09.10:43:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-09.10:43:15::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-09.10:43:15::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-09.10:43:15::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-09.10:43:15::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.10:43:15::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.10:43:15::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.10:43:15::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw
TRACE::2021-03-09.10:43:15::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.10:43:16::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-09.10:43:16::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2021-03-09.10:43:16::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2021-03-09.10:43:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-09.10:43:16::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-09.10:43:16::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-09.10:43:16::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-09.10:43:16::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.10:43:16::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.10:43:16::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.10:43:16::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw
TRACE::2021-03-09.10:43:16::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.10:43:16::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-09.10:43:16::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2021-03-09.10:43:16::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2021-03-09.10:43:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-09.10:43:16::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-09.10:43:16::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-09.10:43:16::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-09.10:43:16::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.10:43:16::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.10:43:16::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.10:43:16::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw
TRACE::2021-03-09.10:43:16::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.10:43:16::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-09.10:43:16::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2021-03-09.10:43:16::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2021-03-09.10:43:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-09.10:43:16::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-09.10:43:16::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-09.10:43:16::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-09.10:43:16::SCWWriter::formatted JSON is {
	"platformName":	"PRwithZycap",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"PRwithZycap",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/PRwithZycap/imageProcessingVideoDisplay.vitis/system_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"PRwithZycap",
	"systems":	[{
			"systemName":	"PRwithZycap",
			"systemDesc":	"PRwithZycap",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"PRwithZycap",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"ad2e3cf5ad16b81773436a024d503f5b",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"ab2bc9cd4d890357b1816d7fb81911ae",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2021-03-09.10:43:16::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-09.10:43:16::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-09.10:43:16::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-09.10:43:16::SCWMssOS::Commit changes completed.
TRACE::2021-03-09.10:43:16::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-09.10:43:16::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-09.10:43:16::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-09.10:43:16::SCWMssOS::Commit changes completed.
TRACE::2021-03-09.10:43:16::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.10:43:16::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.10:43:16::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.10:43:16::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw
TRACE::2021-03-09.10:43:16::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.10:43:16::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-09.10:43:16::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2021-03-09.10:43:16::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2021-03-09.10:43:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-09.10:43:16::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-09.10:43:16::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-09.10:43:16::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-09.10:43:16::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.10:43:16::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.10:43:16::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.10:43:16::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw
TRACE::2021-03-09.10:43:16::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.10:43:16::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-09.10:43:16::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2021-03-09.10:43:16::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2021-03-09.10:43:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-09.10:43:16::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-09.10:43:16::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-09.10:43:16::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-09.10:43:16::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.10:43:16::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.10:43:16::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.10:43:16::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw
TRACE::2021-03-09.10:43:16::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.10:43:16::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-09.10:43:16::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2021-03-09.10:43:16::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2021-03-09.10:43:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-09.10:43:16::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-09.10:43:16::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-09.10:43:16::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-09.10:43:16::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.10:43:16::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.10:43:16::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.10:43:16::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw
TRACE::2021-03-09.10:43:16::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.10:43:16::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-09.10:43:16::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2021-03-09.10:43:16::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2021-03-09.10:43:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-09.10:43:16::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-09.10:43:16::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-09.10:43:16::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-09.10:43:16::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.10:43:16::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.10:43:16::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.10:43:16::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw
TRACE::2021-03-09.10:43:16::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.10:43:16::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-09.10:43:16::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2021-03-09.10:43:16::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2021-03-09.10:43:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-09.10:43:16::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-09.10:43:16::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-09.10:43:16::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-09.10:43:16::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.10:43:16::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.10:43:16::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.10:43:16::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw
TRACE::2021-03-09.10:43:16::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.10:43:16::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-09.10:43:16::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2021-03-09.10:43:16::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2021-03-09.10:43:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-09.10:43:16::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-09.10:43:16::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-09.10:43:16::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-09.10:43:16::SCWWriter::formatted JSON is {
	"platformName":	"PRwithZycap",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"PRwithZycap",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/PRwithZycap/imageProcessingVideoDisplay.vitis/system_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"PRwithZycap",
	"systems":	[{
			"systemName":	"PRwithZycap",
			"systemDesc":	"PRwithZycap",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"PRwithZycap",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"ad2e3cf5ad16b81773436a024d503f5b",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"ab2bc9cd4d890357b1816d7fb81911ae",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2021-03-09.10:43:16::SCWPlatform::Clearing the existing platform
TRACE::2021-03-09.10:43:16::SCWSystem::Clearing the existing sysconfig
TRACE::2021-03-09.10:43:16::SCWBDomain::clearing the fsbl build
TRACE::2021-03-09.10:43:16::SCWMssOS::Removing the swdes entry for  C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-09.10:43:16::SCWMssOS::Removing the swdes entry for  C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-09.10:43:16::SCWSystem::Clearing the domains completed.
TRACE::2021-03-09.10:43:16::SCWPlatform::Clearing the opened hw db.
TRACE::2021-03-09.10:43:16::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.10:43:16::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.10:43:16::SCWPlatform:: Platform location is C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw
TRACE::2021-03-09.10:43:16::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.10:43:16::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-09.10:43:16::SCWPlatform::Removing the HwDB with name C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.10:43:16::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.10:43:16::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.10:43:16::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.10:43:16::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw
TRACE::2021-03-09.10:43:16::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.10:43:16::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-09.10:43:16::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-03-09.10:43:19::SCWPlatform::Opened new HwDB with name system_wrapper_2
TRACE::2021-03-09.10:43:19::SCWReader::Active system found as  PRwithZycap
TRACE::2021-03-09.10:43:19::SCWReader::Handling sysconfig PRwithZycap
TRACE::2021-03-09.10:43:19::SCWDomain::checking for install qemu data   : 
TRACE::2021-03-09.10:43:19::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2021-03-09.10:43:19::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-03-09.10:43:19::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.10:43:19::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.10:43:19::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.10:43:19::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw
TRACE::2021-03-09.10:43:19::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.10:43:19::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-09.10:43:19::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_2
TRACE::2021-03-09.10:43:19::SCWPlatform::Opened existing hwdb system_wrapper_2
TRACE::2021-03-09.10:43:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-09.10:43:19::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.10:43:19::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.10:43:19::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.10:43:19::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw
TRACE::2021-03-09.10:43:19::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.10:43:19::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-09.10:43:19::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_2
TRACE::2021-03-09.10:43:19::SCWPlatform::Opened existing hwdb system_wrapper_2
TRACE::2021-03-09.10:43:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-09.10:43:19::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.10:43:19::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.10:43:19::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.10:43:19::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw
TRACE::2021-03-09.10:43:19::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.10:43:19::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-09.10:43:19::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_2
TRACE::2021-03-09.10:43:19::SCWPlatform::Opened existing hwdb system_wrapper_2
TRACE::2021-03-09.10:43:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-09.10:43:19::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2021-03-09.10:43:19::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.10:43:19::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.10:43:19::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.10:43:19::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw
TRACE::2021-03-09.10:43:19::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.10:43:19::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-09.10:43:19::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_2
TRACE::2021-03-09.10:43:19::SCWPlatform::Opened existing hwdb system_wrapper_2
TRACE::2021-03-09.10:43:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-09.10:43:19::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-09.10:43:19::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-03-09.10:43:19::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-09.10:43:19::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-09.10:43:19::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-09.10:43:19::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2021-03-09.10:43:19::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-09.10:43:19::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-09.10:43:19::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.10:43:19::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.10:43:19::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.10:43:19::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw
TRACE::2021-03-09.10:43:20::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.10:43:20::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-09.10:43:20::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_2
TRACE::2021-03-09.10:43:20::SCWPlatform::Opened existing hwdb system_wrapper_2
TRACE::2021-03-09.10:43:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-09.10:43:20::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-09.10:43:20::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-09.10:43:20::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-09.10:43:20::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2021-03-09.10:43:20::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.10:43:20::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.10:43:20::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.10:43:20::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw
TRACE::2021-03-09.10:43:20::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.10:43:20::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-09.10:43:20::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_2
TRACE::2021-03-09.10:43:20::SCWPlatform::Opened existing hwdb system_wrapper_2
TRACE::2021-03-09.10:43:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-09.10:43:20::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-09.10:43:20::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-09.10:43:20::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-09.10:43:20::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2021-03-09.10:43:20::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-09.10:43:20::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-09.10:43:20::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-09.10:43:20::SCWMssOS::Commit changes completed.
TRACE::2021-03-09.10:43:20::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-03-09.10:43:20::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-03-09.10:43:20::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.10:43:20::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.10:43:20::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.10:43:20::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw
TRACE::2021-03-09.10:43:20::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.10:43:20::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-09.10:43:20::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_2
TRACE::2021-03-09.10:43:20::SCWPlatform::Opened existing hwdb system_wrapper_2
TRACE::2021-03-09.10:43:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-09.10:43:20::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-09.10:43:20::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-09.10:43:20::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-09.10:43:20::SCWReader::No isolation master present  
TRACE::2021-03-09.10:43:20::SCWDomain::checking for install qemu data   : 
TRACE::2021-03-09.10:43:20::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2021-03-09.10:43:20::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-03-09.10:43:20::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.10:43:20::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.10:43:20::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.10:43:20::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw
TRACE::2021-03-09.10:43:20::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.10:43:20::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-09.10:43:20::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_2
TRACE::2021-03-09.10:43:20::SCWPlatform::Opened existing hwdb system_wrapper_2
TRACE::2021-03-09.10:43:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-09.10:43:20::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.10:43:20::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.10:43:20::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.10:43:20::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw
TRACE::2021-03-09.10:43:20::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.10:43:20::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-09.10:43:20::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_2
TRACE::2021-03-09.10:43:20::SCWPlatform::Opened existing hwdb system_wrapper_2
TRACE::2021-03-09.10:43:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-09.10:43:20::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.10:43:20::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.10:43:20::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.10:43:20::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw
TRACE::2021-03-09.10:43:20::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.10:43:20::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-09.10:43:20::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_2
TRACE::2021-03-09.10:43:20::SCWPlatform::Opened existing hwdb system_wrapper_2
TRACE::2021-03-09.10:43:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-09.10:43:20::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-09.10:43:20::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-09.10:43:20::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-09.10:43:20::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-09.10:43:20::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-09.10:43:20::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2021-03-09.10:43:20::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-09.10:43:20::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-09.10:43:20::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-09.10:43:20::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-09.10:43:20::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-09.10:43:20::SCWMssOS::Commit changes completed.
TRACE::2021-03-09.10:43:20::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-03-09.10:43:20::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-03-09.10:43:20::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.10:43:20::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.10:43:20::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.10:43:20::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw
TRACE::2021-03-09.10:43:20::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.10:43:20::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-09.10:43:20::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_2
TRACE::2021-03-09.10:43:20::SCWPlatform::Opened existing hwdb system_wrapper_2
TRACE::2021-03-09.10:43:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-09.10:43:20::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-09.10:43:20::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-09.10:43:20::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-09.10:43:20::SCWReader::No isolation master present  
TRACE::2021-03-09.10:43:22::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.10:43:22::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.10:43:22::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.10:43:22::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw
TRACE::2021-03-09.10:43:22::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.10:43:22::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-09.10:43:22::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_2
TRACE::2021-03-09.10:43:22::SCWPlatform::Opened existing hwdb system_wrapper_2
TRACE::2021-03-09.10:43:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-09.10:43:22::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-09.10:43:22::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-09.10:43:22::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-09.10:43:23::SCWMssOS::In reload Mss file.
TRACE::2021-03-09.10:43:23::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.10:43:23::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.10:43:23::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.10:43:23::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw
TRACE::2021-03-09.10:43:23::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.10:43:23::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-09.10:43:23::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_2
TRACE::2021-03-09.10:43:23::SCWPlatform::Opened existing hwdb system_wrapper_2
TRACE::2021-03-09.10:43:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-09.10:43:23::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-09.10:43:23::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

KEYINFO::2021-03-09.10:43:23::SCWMssOS::Could not open the swdb for system
KEYINFO::2021-03-09.10:43:23::SCWMssOS::Could not open the sw design at  system
ERROR: [Hsi 55-1558] Software Design system is not found

TRACE::2021-03-09.10:43:23::SCWMssOS::Cleared the swdb table entry
TRACE::2021-03-09.10:43:23::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-09.10:43:23::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-09.10:43:23::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-09.10:43:23::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2021-03-09.10:43:23::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-09.10:43:23::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-09.10:43:23::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.10:43:23::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.10:43:23::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.10:43:23::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw
TRACE::2021-03-09.10:43:23::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.10:43:23::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-09.10:43:23::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_2
TRACE::2021-03-09.10:43:23::SCWPlatform::Opened existing hwdb system_wrapper_2
TRACE::2021-03-09.10:43:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-09.10:43:23::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-09.10:43:23::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-09.10:43:23::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-09.10:43:23::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2021-03-09.10:43:23::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.10:43:23::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.10:43:23::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.10:43:23::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw
TRACE::2021-03-09.10:43:23::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.10:43:23::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-09.10:43:23::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_2
TRACE::2021-03-09.10:43:23::SCWPlatform::Opened existing hwdb system_wrapper_2
TRACE::2021-03-09.10:43:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-09.10:43:23::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-09.10:43:23::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-09.10:43:23::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-09.10:43:23::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2021-03-09.10:43:23::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-09.10:43:23::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-09.10:43:23::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-09.10:43:23::SCWMssOS::Commit changes completed.
TRACE::2021-03-09.10:43:23::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.10:43:23::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.10:43:23::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.10:43:23::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw
TRACE::2021-03-09.10:43:23::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.10:43:23::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-09.10:43:23::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_2
TRACE::2021-03-09.10:43:23::SCWPlatform::Opened existing hwdb system_wrapper_2
TRACE::2021-03-09.10:43:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-09.10:43:24::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-09.10:43:24::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-09.10:43:24::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-09.10:43:24::SCWMssOS::Removing the swdes entry for  C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-09.10:43:28::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.10:43:28::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.10:43:28::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.10:43:28::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw
TRACE::2021-03-09.10:43:28::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.10:43:28::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-09.10:43:28::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_2
TRACE::2021-03-09.10:43:28::SCWPlatform::Opened existing hwdb system_wrapper_2
TRACE::2021-03-09.10:43:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-09.10:43:28::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-09.10:43:28::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||

TRACE::2021-03-09.10:43:29::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-09.10:43:29::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-09.10:43:29::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-09.10:43:29::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2021-03-09.10:43:29::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-09.10:43:29::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-09.10:43:46::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.10:43:46::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.10:43:46::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.10:43:46::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw
TRACE::2021-03-09.10:43:46::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.10:43:46::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-09.10:43:46::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_2
TRACE::2021-03-09.10:43:46::SCWPlatform::Opened existing hwdb system_wrapper_2
TRACE::2021-03-09.10:43:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-09.10:43:46::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-09.10:43:46::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-09.10:43:46::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-09.10:43:46::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.10:43:46::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.10:43:46::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.10:43:46::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw
TRACE::2021-03-09.10:43:46::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.10:43:46::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-09.10:43:46::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_2
TRACE::2021-03-09.10:43:46::SCWPlatform::Opened existing hwdb system_wrapper_2
TRACE::2021-03-09.10:43:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-09.10:43:46::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-09.10:43:46::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-09.10:43:46::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-09.10:43:46::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-09.10:43:46::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-09.10:43:46::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-09.10:43:46::SCWMssOS::Commit changes completed.
TRACE::2021-03-09.10:43:46::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-09.10:43:46::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-09.10:43:46::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-09.10:43:46::SCWMssOS::Commit changes completed.
TRACE::2021-03-09.10:43:46::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.10:43:46::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.10:43:46::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.10:43:46::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw
TRACE::2021-03-09.10:43:46::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.10:43:46::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-09.10:43:46::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_2
TRACE::2021-03-09.10:43:46::SCWPlatform::Opened existing hwdb system_wrapper_2
TRACE::2021-03-09.10:43:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-09.10:43:46::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-09.10:43:46::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-09.10:43:46::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-09.10:43:46::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.10:43:46::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.10:43:46::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.10:43:46::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw
TRACE::2021-03-09.10:43:46::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.10:43:46::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-09.10:43:46::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_2
TRACE::2021-03-09.10:43:46::SCWPlatform::Opened existing hwdb system_wrapper_2
TRACE::2021-03-09.10:43:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-09.10:43:46::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-09.10:43:46::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-09.10:43:46::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-09.10:43:46::SCWWriter::formatted JSON is {
	"platformName":	"PRwithZycap",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"PRwithZycap",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/PRwithZycap/imageProcessingVideoDisplay.vitis/system_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"PRwithZycap",
	"systems":	[{
			"systemName":	"PRwithZycap",
			"systemDesc":	"PRwithZycap",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"PRwithZycap",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"ad2e3cf5ad16b81773436a024d503f5b",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"standalone":	{
							"stdin":	"ps7_uart_1",
							"libOptionNames":	["stdin"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"ab2bc9cd4d890357b1816d7fb81911ae",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2021-03-09.10:43:46::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-09.10:43:46::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-09.10:43:46::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-09.10:43:46::SCWMssOS::Commit changes completed.
TRACE::2021-03-09.10:43:46::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.10:43:46::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.10:43:46::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.10:43:46::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw
TRACE::2021-03-09.10:43:46::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.10:43:46::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-09.10:43:46::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_2
TRACE::2021-03-09.10:43:46::SCWPlatform::Opened existing hwdb system_wrapper_2
TRACE::2021-03-09.10:43:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-09.10:43:46::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-09.10:43:46::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-09.10:43:46::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-09.10:43:46::SCWMssOS::Removing the swdes entry for  C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/zynq_fsbl/zynq_fsbl_bsp/system.mss
LOG::2021-03-09.10:43:52::SCWPlatform::Started generating the artifacts platform PRwithZycap
TRACE::2021-03-09.10:43:52::SCWPlatform::Sanity checking of platform is completed
LOG::2021-03-09.10:43:52::SCWPlatform::Started generating the artifacts for system configuration PRwithZycap
LOG::2021-03-09.10:43:52::SCWSystem::Checking the domain zynq_fsbl
LOG::2021-03-09.10:43:52::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2021-03-09.10:43:52::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-03-09.10:43:52::SCWDomain::Building the domain as part of full build :  zynq_fsbl
TRACE::2021-03-09.10:43:52::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.10:43:52::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.10:43:52::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.10:43:52::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw
TRACE::2021-03-09.10:43:52::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.10:43:52::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-09.10:43:52::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_2
TRACE::2021-03-09.10:43:52::SCWPlatform::Opened existing hwdb system_wrapper_2
TRACE::2021-03-09.10:43:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-09.10:43:52::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-09.10:43:52::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||

TRACE::2021-03-09.10:43:52::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-09.10:43:52::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-09.10:43:52::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-09.10:43:52::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2021-03-09.10:43:52::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-09.10:43:52::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-09.10:43:52::SCWBDomain::Completed writing the mss file at C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-03-09.10:43:52::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-03-09.10:43:52::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-03-09.10:43:52::SCWBDomain::System Command Ran  C:&  cd  C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/zynq_fsbl & make 
TRACE::2021-03-09.10:43:52::SCWBDomain::make -C zynq_fsbl_bsp

TRACE::2021-03-09.10:43:52::SCWBDomain::make[1]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2021-03-09.10:43:52::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/axidma_v9_11/src"

TRACE::2021-03-09.10:43:52::SCWBDomain::make -C ps7_cortexa9_0/libsrc/axidma_v9_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-03-09.10:43:52::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-03-09.10:43:52::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2021-03-09.10:43:52::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2021-03-09.10:43:52::SCWBDomain::src/axidma_v9_11/src'

TRACE::2021-03-09.10:43:52::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libs
TRACE::2021-03-09.10:43:52::SCWBDomain::rc/axidma_v9_11/src'

TRACE::2021-03-09.10:43:52::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src"

TRACE::2021-03-09.10:43:52::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2021-03-09.10:43:52::SCWBDomain::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2021-03-09.10:43:52::SCWBDomain::ard -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-09.10:43:52::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2021-03-09.10:43:52::SCWBDomain::src/coresightps_dcc_v1_7/src'

TRACE::2021-03-09.10:43:52::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libs
TRACE::2021-03-09.10:43:52::SCWBDomain::rc/coresightps_dcc_v1_7/src'

TRACE::2021-03-09.10:43:52::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src"

TRACE::2021-03-09.10:43:52::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2021-03-09.10:43:52::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2021-03-09.10:43:52::SCWBDomain:: -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-09.10:43:52::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2021-03-09.10:43:52::SCWBDomain::src/cpu_cortexa9_v2_9/src'

TRACE::2021-03-09.10:43:52::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libs
TRACE::2021-03-09.10:43:52::SCWBDomain::rc/cpu_cortexa9_v2_9/src'

TRACE::2021-03-09.10:43:52::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_1/src"

TRACE::2021-03-09.10:43:52::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-09.10:43:52::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-09.10:43:52::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2021-03-09.10:43:52::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2021-03-09.10:43:52::SCWBDomain::src/ddrps_v1_1/src'

TRACE::2021-03-09.10:43:52::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libs
TRACE::2021-03-09.10:43:52::SCWBDomain::rc/ddrps_v1_1/src'

TRACE::2021-03-09.10:43:52::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_6/src"

TRACE::2021-03-09.10:43:52::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-09.10:43:52::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-09.10:43:52::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-03-09.10:43:52::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2021-03-09.10:43:52::SCWBDomain::src/devcfg_v3_6/src'

TRACE::2021-03-09.10:43:52::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libs
TRACE::2021-03-09.10:43:52::SCWBDomain::rc/devcfg_v3_6/src'

TRACE::2021-03-09.10:43:52::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_6/src"

TRACE::2021-03-09.10:43:52::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-09.10:43:52::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-09.10:43:52::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2021-03-09.10:43:52::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2021-03-09.10:43:52::SCWBDomain::src/dmaps_v2_6/src'

TRACE::2021-03-09.10:43:52::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libs
TRACE::2021-03-09.10:43:52::SCWBDomain::rc/dmaps_v2_6/src'

TRACE::2021-03-09.10:43:52::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_11/src"

TRACE::2021-03-09.10:43:52::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-03-09.10:43:52::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-03-09.10:43:52::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2021-03-09.10:43:52::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2021-03-09.10:43:52::SCWBDomain::src/emacps_v3_11/src'

TRACE::2021-03-09.10:43:52::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libs
TRACE::2021-03-09.10:43:52::SCWBDomain::rc/emacps_v3_11/src'

TRACE::2021-03-09.10:43:52::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_7/src"

TRACE::2021-03-09.10:43:52::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-09.10:43:52::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-09.10:43:52::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-03-09.10:43:52::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2021-03-09.10:43:52::SCWBDomain::src/gpiops_v3_7/src'

TRACE::2021-03-09.10:43:52::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libs
TRACE::2021-03-09.10:43:52::SCWBDomain::rc/gpiops_v3_7/src'

TRACE::2021-03-09.10:43:52::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpio_v4_6/src"

TRACE::2021-03-09.10:43:52::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpio_v4_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-03-09.10:43:52::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-03-09.10:43:52::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2021-03-09.10:43:52::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2021-03-09.10:43:52::SCWBDomain::src/gpio_v4_6/src'

TRACE::2021-03-09.10:43:52::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libs
TRACE::2021-03-09.10:43:52::SCWBDomain::rc/gpio_v4_6/src'

TRACE::2021-03-09.10:43:52::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_7/src"

TRACE::2021-03-09.10:43:52::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-09.10:43:52::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-09.10:43:52::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-03-09.10:43:52::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2021-03-09.10:43:52::SCWBDomain::src/qspips_v3_7/src'

TRACE::2021-03-09.10:43:52::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libs
TRACE::2021-03-09.10:43:52::SCWBDomain::rc/qspips_v3_7/src'

TRACE::2021-03-09.10:43:52::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_2/src"

TRACE::2021-03-09.10:43:52::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-09.10:43:52::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-09.10:43:52::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-03-09.10:43:52::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2021-03-09.10:43:52::SCWBDomain::src/scugic_v4_2/src'

TRACE::2021-03-09.10:43:52::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libs
TRACE::2021-03-09.10:43:52::SCWBDomain::rc/scugic_v4_2/src'

TRACE::2021-03-09.10:43:52::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_2/src"

TRACE::2021-03-09.10:43:52::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2021-03-09.10:43:52::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2021-03-09.10:43:52::SCWBDomain::startfiles -g -Wall -Wextra"

TRACE::2021-03-09.10:43:52::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2021-03-09.10:43:52::SCWBDomain::src/scutimer_v2_2/src'

TRACE::2021-03-09.10:43:52::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libs
TRACE::2021-03-09.10:43:52::SCWBDomain::rc/scutimer_v2_2/src'

TRACE::2021-03-09.10:43:52::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src"

TRACE::2021-03-09.10:43:52::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-09.10:43:52::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-09.10:43:52::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-03-09.10:43:52::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2021-03-09.10:43:52::SCWBDomain::src/scuwdt_v2_2/src'

TRACE::2021-03-09.10:43:52::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libs
TRACE::2021-03-09.10:43:52::SCWBDomain::rc/scuwdt_v2_2/src'

TRACE::2021-03-09.10:43:52::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_9/src"

TRACE::2021-03-09.10:43:52::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-03-09.10:43:52::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-03-09.10:43:52::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2021-03-09.10:43:52::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2021-03-09.10:43:52::SCWBDomain::src/sdps_v3_9/src'

TRACE::2021-03-09.10:43:52::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libs
TRACE::2021-03-09.10:43:52::SCWBDomain::rc/sdps_v3_9/src'

TRACE::2021-03-09.10:43:53::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_2/src"

TRACE::2021-03-09.10:43:53::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2021-03-09.10:43:53::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2021-03-09.10:43:53::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2021-03-09.10:43:53::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2021-03-09.10:43:53::SCWBDomain::src/standalone_v7_2/src'

TRACE::2021-03-09.10:43:53::SCWBDomain::make[3]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2021-03-09.10:43:53::SCWBDomain::src/standalone_v7_2/src/profile'

TRACE::2021-03-09.10:43:53::SCWBDomain::make[3]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libs
TRACE::2021-03-09.10:43:53::SCWBDomain::rc/standalone_v7_2/src/profile'

TRACE::2021-03-09.10:43:53::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libs
TRACE::2021-03-09.10:43:53::SCWBDomain::rc/standalone_v7_2/src'

TRACE::2021-03-09.10:43:53::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ttcps_v3_11/src"

TRACE::2021-03-09.10:43:53::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ttcps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-09.10:43:53::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-09.10:43:53::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-03-09.10:43:53::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2021-03-09.10:43:53::SCWBDomain::src/ttcps_v3_11/src'

TRACE::2021-03-09.10:43:53::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libs
TRACE::2021-03-09.10:43:53::SCWBDomain::rc/ttcps_v3_11/src'

TRACE::2021-03-09.10:43:53::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_9/src"

TRACE::2021-03-09.10:43:53::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-09.10:43:53::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-09.10:43:53::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-03-09.10:43:53::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2021-03-09.10:43:53::SCWBDomain::src/uartps_v3_9/src'

TRACE::2021-03-09.10:43:53::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libs
TRACE::2021-03-09.10:43:53::SCWBDomain::rc/uartps_v3_9/src'

TRACE::2021-03-09.10:43:53::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_5/src"

TRACE::2021-03-09.10:43:53::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-09.10:43:53::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-09.10:43:53::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2021-03-09.10:43:53::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2021-03-09.10:43:53::SCWBDomain::src/usbps_v2_5/src'

TRACE::2021-03-09.10:43:53::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libs
TRACE::2021-03-09.10:43:53::SCWBDomain::rc/usbps_v2_5/src'

TRACE::2021-03-09.10:43:53::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_4/src"

TRACE::2021-03-09.10:43:53::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-09.10:43:53::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-09.10:43:53::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-03-09.10:43:53::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2021-03-09.10:43:53::SCWBDomain::src/xadcps_v2_4/src'

TRACE::2021-03-09.10:43:53::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libs
TRACE::2021-03-09.10:43:53::SCWBDomain::rc/xadcps_v2_4/src'

TRACE::2021-03-09.10:43:53::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_3/src"

TRACE::2021-03-09.10:43:53::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-09.10:43:53::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-09.10:43:53::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-03-09.10:43:53::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2021-03-09.10:43:53::SCWBDomain::src/xilffs_v4_3/src'

TRACE::2021-03-09.10:43:53::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libs
TRACE::2021-03-09.10:43:53::SCWBDomain::rc/xilffs_v4_3/src'

TRACE::2021-03-09.10:43:53::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2021-03-09.10:43:53::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-09.10:43:53::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-09.10:43:53::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-03-09.10:43:53::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2021-03-09.10:43:53::SCWBDomain::src/xilrsa_v1_6/src'

TRACE::2021-03-09.10:43:53::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libs
TRACE::2021-03-09.10:43:53::SCWBDomain::rc/xilrsa_v1_6/src'

TRACE::2021-03-09.10:43:53::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/axidma_v9_11/src"

TRACE::2021-03-09.10:43:53::SCWBDomain::make -C ps7_cortexa9_0/libsrc/axidma_v9_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-03-09.10:43:53::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-03-09.10:43:53::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2021-03-09.10:43:53::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2021-03-09.10:43:53::SCWBDomain::src/axidma_v9_11/src'

TRACE::2021-03-09.10:43:53::SCWBDomain::"Compiling axidma"

TRACE::2021-03-09.10:43:54::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libs
TRACE::2021-03-09.10:43:54::SCWBDomain::rc/axidma_v9_11/src'

TRACE::2021-03-09.10:43:54::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src"

TRACE::2021-03-09.10:43:54::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2021-03-09.10:43:54::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2021-03-09.10:43:54::SCWBDomain:: -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-09.10:43:54::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2021-03-09.10:43:54::SCWBDomain::src/coresightps_dcc_v1_7/src'

TRACE::2021-03-09.10:43:54::SCWBDomain::"Compiling coresightps_dcc"

TRACE::2021-03-09.10:43:54::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libs
TRACE::2021-03-09.10:43:54::SCWBDomain::rc/coresightps_dcc_v1_7/src'

TRACE::2021-03-09.10:43:54::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src"

TRACE::2021-03-09.10:43:54::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2021-03-09.10:43:54::SCWBDomain::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2021-03-09.10:43:54::SCWBDomain::ostartfiles -g -Wall -Wextra"

TRACE::2021-03-09.10:43:54::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2021-03-09.10:43:54::SCWBDomain::src/cpu_cortexa9_v2_9/src'

TRACE::2021-03-09.10:43:54::SCWBDomain::"Compiling cpu_cortexa9"

TRACE::2021-03-09.10:43:54::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libs
TRACE::2021-03-09.10:43:54::SCWBDomain::rc/cpu_cortexa9_v2_9/src'

TRACE::2021-03-09.10:43:54::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_1/src"

TRACE::2021-03-09.10:43:54::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-03-09.10:43:54::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-03-09.10:43:54::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2021-03-09.10:43:54::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2021-03-09.10:43:54::SCWBDomain::src/ddrps_v1_1/src'

TRACE::2021-03-09.10:43:54::SCWBDomain::"Compiling ddrps"

TRACE::2021-03-09.10:43:54::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libs
TRACE::2021-03-09.10:43:54::SCWBDomain::rc/ddrps_v1_1/src'

TRACE::2021-03-09.10:43:54::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_6/src"

TRACE::2021-03-09.10:43:54::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-09.10:43:54::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-09.10:43:54::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-03-09.10:43:54::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2021-03-09.10:43:54::SCWBDomain::src/devcfg_v3_6/src'

TRACE::2021-03-09.10:43:54::SCWBDomain::"Compiling devcfg"

TRACE::2021-03-09.10:43:55::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libs
TRACE::2021-03-09.10:43:55::SCWBDomain::rc/devcfg_v3_6/src'

TRACE::2021-03-09.10:43:55::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_6/src"

TRACE::2021-03-09.10:43:55::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-03-09.10:43:55::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-03-09.10:43:55::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2021-03-09.10:43:55::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2021-03-09.10:43:55::SCWBDomain::src/dmaps_v2_6/src'

TRACE::2021-03-09.10:43:55::SCWBDomain::"Compiling dmaps"

TRACE::2021-03-09.10:43:55::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libs
TRACE::2021-03-09.10:43:55::SCWBDomain::rc/dmaps_v2_6/src'

TRACE::2021-03-09.10:43:55::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_11/src"

TRACE::2021-03-09.10:43:55::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-03-09.10:43:55::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-03-09.10:43:55::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2021-03-09.10:43:55::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2021-03-09.10:43:55::SCWBDomain::src/emacps_v3_11/src'

TRACE::2021-03-09.10:43:55::SCWBDomain::"Compiling emacps"

TRACE::2021-03-09.10:43:56::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libs
TRACE::2021-03-09.10:43:56::SCWBDomain::rc/emacps_v3_11/src'

TRACE::2021-03-09.10:43:56::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_7/src"

TRACE::2021-03-09.10:43:56::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-09.10:43:56::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-09.10:43:56::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-03-09.10:43:56::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2021-03-09.10:43:56::SCWBDomain::src/gpiops_v3_7/src'

TRACE::2021-03-09.10:43:56::SCWBDomain::"Compiling gpiops"

TRACE::2021-03-09.10:43:57::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libs
TRACE::2021-03-09.10:43:57::SCWBDomain::rc/gpiops_v3_7/src'

TRACE::2021-03-09.10:43:57::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/gpio_v4_6/src"

TRACE::2021-03-09.10:43:57::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpio_v4_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2021-03-09.10:43:57::SCWBDomain::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2021-03-09.10:43:57::SCWBDomain::les -g -Wall -Wextra"

TRACE::2021-03-09.10:43:57::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2021-03-09.10:43:57::SCWBDomain::src/gpio_v4_6/src'

TRACE::2021-03-09.10:43:57::SCWBDomain::"Compiling gpio"

TRACE::2021-03-09.10:43:57::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libs
TRACE::2021-03-09.10:43:57::SCWBDomain::rc/gpio_v4_6/src'

TRACE::2021-03-09.10:43:57::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_7/src"

TRACE::2021-03-09.10:43:57::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-09.10:43:57::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-09.10:43:57::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-03-09.10:43:57::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2021-03-09.10:43:58::SCWBDomain::src/qspips_v3_7/src'

TRACE::2021-03-09.10:43:58::SCWBDomain::"Compiling qspips"

TRACE::2021-03-09.10:43:58::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libs
TRACE::2021-03-09.10:43:58::SCWBDomain::rc/qspips_v3_7/src'

TRACE::2021-03-09.10:43:58::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_2/src"

TRACE::2021-03-09.10:43:58::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-09.10:43:58::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-09.10:43:58::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-03-09.10:43:58::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2021-03-09.10:43:58::SCWBDomain::src/scugic_v4_2/src'

TRACE::2021-03-09.10:43:58::SCWBDomain::"Compiling scugic"

TRACE::2021-03-09.10:43:59::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libs
TRACE::2021-03-09.10:43:59::SCWBDomain::rc/scugic_v4_2/src'

TRACE::2021-03-09.10:43:59::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_2/src"

TRACE::2021-03-09.10:43:59::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-09.10:43:59::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-09.10:43:59::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2021-03-09.10:43:59::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2021-03-09.10:43:59::SCWBDomain::src/scutimer_v2_2/src'

TRACE::2021-03-09.10:43:59::SCWBDomain::"Compiling scutimer"

TRACE::2021-03-09.10:43:59::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libs
TRACE::2021-03-09.10:43:59::SCWBDomain::rc/scutimer_v2_2/src'

TRACE::2021-03-09.10:43:59::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src"

TRACE::2021-03-09.10:43:59::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-09.10:43:59::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-09.10:43:59::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-03-09.10:43:59::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2021-03-09.10:43:59::SCWBDomain::src/scuwdt_v2_2/src'

TRACE::2021-03-09.10:43:59::SCWBDomain::"Compiling scuwdt"

TRACE::2021-03-09.10:44:00::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libs
TRACE::2021-03-09.10:44:00::SCWBDomain::rc/scuwdt_v2_2/src'

TRACE::2021-03-09.10:44:00::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_9/src"

TRACE::2021-03-09.10:44:00::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2021-03-09.10:44:00::SCWBDomain::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2021-03-09.10:44:00::SCWBDomain::les -g -Wall -Wextra"

TRACE::2021-03-09.10:44:00::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2021-03-09.10:44:00::SCWBDomain::src/sdps_v3_9/src'

TRACE::2021-03-09.10:44:00::SCWBDomain::"Compiling sdps"

TRACE::2021-03-09.10:44:00::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libs
TRACE::2021-03-09.10:44:00::SCWBDomain::rc/sdps_v3_9/src'

TRACE::2021-03-09.10:44:00::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_2/src"

TRACE::2021-03-09.10:44:00::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-03-09.10:44:00::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-03-09.10:44:00::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2021-03-09.10:44:01::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2021-03-09.10:44:01::SCWBDomain::src/standalone_v7_2/src'

TRACE::2021-03-09.10:44:01::SCWBDomain::"Compiling standalone"

TRACE::2021-03-09.10:44:03::SCWBDomain::make[3]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2021-03-09.10:44:03::SCWBDomain::src/standalone_v7_2/src/profile'

TRACE::2021-03-09.10:44:03::SCWBDomain::make[3]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libs
TRACE::2021-03-09.10:44:03::SCWBDomain::rc/standalone_v7_2/src/profile'

TRACE::2021-03-09.10:44:03::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libs
TRACE::2021-03-09.10:44:03::SCWBDomain::rc/standalone_v7_2/src'

TRACE::2021-03-09.10:44:03::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/ttcps_v3_11/src"

TRACE::2021-03-09.10:44:03::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ttcps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-09.10:44:03::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-09.10:44:03::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-03-09.10:44:03::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2021-03-09.10:44:03::SCWBDomain::src/ttcps_v3_11/src'

TRACE::2021-03-09.10:44:03::SCWBDomain::"Compiling ttcps"

TRACE::2021-03-09.10:44:04::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libs
TRACE::2021-03-09.10:44:04::SCWBDomain::rc/ttcps_v3_11/src'

TRACE::2021-03-09.10:44:04::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_9/src"

TRACE::2021-03-09.10:44:04::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-09.10:44:04::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-09.10:44:04::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-03-09.10:44:04::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2021-03-09.10:44:04::SCWBDomain::src/uartps_v3_9/src'

TRACE::2021-03-09.10:44:04::SCWBDomain::"Compiling uartps"

TRACE::2021-03-09.10:44:05::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libs
TRACE::2021-03-09.10:44:05::SCWBDomain::rc/uartps_v3_9/src'

TRACE::2021-03-09.10:44:05::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_5/src"

TRACE::2021-03-09.10:44:05::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-03-09.10:44:05::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-03-09.10:44:05::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2021-03-09.10:44:05::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2021-03-09.10:44:05::SCWBDomain::src/usbps_v2_5/src'

TRACE::2021-03-09.10:44:05::SCWBDomain::"Compiling usbps"

TRACE::2021-03-09.10:44:05::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libs
TRACE::2021-03-09.10:44:05::SCWBDomain::rc/usbps_v2_5/src'

TRACE::2021-03-09.10:44:05::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_4/src"

TRACE::2021-03-09.10:44:05::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-09.10:44:05::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-09.10:44:05::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-03-09.10:44:05::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2021-03-09.10:44:05::SCWBDomain::src/xadcps_v2_4/src'

TRACE::2021-03-09.10:44:05::SCWBDomain::"Compiling xadcps"

TRACE::2021-03-09.10:44:06::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libs
TRACE::2021-03-09.10:44:06::SCWBDomain::rc/xadcps_v2_4/src'

TRACE::2021-03-09.10:44:06::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v4_3/src"

TRACE::2021-03-09.10:44:06::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-09.10:44:06::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-09.10:44:06::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-03-09.10:44:06::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2021-03-09.10:44:06::SCWBDomain::src/xilffs_v4_3/src'

TRACE::2021-03-09.10:44:06::SCWBDomain::"Compiling XilFFs Library"

TRACE::2021-03-09.10:44:07::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libs
TRACE::2021-03-09.10:44:07::SCWBDomain::rc/xilffs_v4_3/src'

TRACE::2021-03-09.10:44:07::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2021-03-09.10:44:07::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-09.10:44:07::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-09.10:44:07::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-03-09.10:44:07::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2021-03-09.10:44:07::SCWBDomain::src/xilrsa_v1_6/src'

TRACE::2021-03-09.10:44:07::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libs
TRACE::2021-03-09.10:44:07::SCWBDomain::rc/xilrsa_v1_6/src'

TRACE::2021-03-09.10:44:07::SCWBDomain::'Finished building libraries'

TRACE::2021-03-09.10:44:07::SCWBDomain::make[1]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2021-03-09.10:44:07::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c sd.c -o sd.o -Izynq_fsbl_bsp/ps7_cort
TRACE::2021-03-09.10:44:07::SCWBDomain::exa9_0/include -I.

TRACE::2021-03-09.10:44:07::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c nand.c -o nand.o -Izynq_fsbl_bsp/ps7_
TRACE::2021-03-09.10:44:07::SCWBDomain::cortexa9_0/include -I.

TRACE::2021-03-09.10:44:07::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c nor.c -o nor.o -Izynq_fsbl_bsp/ps7_co
TRACE::2021-03-09.10:44:07::SCWBDomain::rtexa9_0/include -I.

TRACE::2021-03-09.10:44:07::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c image_mover.c -o image_mover.o -Izynq
TRACE::2021-03-09.10:44:07::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2021-03-09.10:44:07::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c md5.c -o md5.o -Izynq_fsbl_bsp/ps7_co
TRACE::2021-03-09.10:44:07::SCWBDomain::rtexa9_0/include -I.

TRACE::2021-03-09.10:44:07::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c fsbl_hooks.c -o fsbl_hooks.o -Izynq_f
TRACE::2021-03-09.10:44:07::SCWBDomain::sbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2021-03-09.10:44:08::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c main.c -o main.o -Izynq_fsbl_bsp/ps7_
TRACE::2021-03-09.10:44:08::SCWBDomain::cortexa9_0/include -I.

TRACE::2021-03-09.10:44:08::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c rsa.c -o rsa.o -Izynq_fsbl_bsp/ps7_co
TRACE::2021-03-09.10:44:08::SCWBDomain::rtexa9_0/include -I.

TRACE::2021-03-09.10:44:08::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c qspi.c -o qspi.o -Izynq_fsbl_bsp/ps7_
TRACE::2021-03-09.10:44:08::SCWBDomain::cortexa9_0/include -I.

TRACE::2021-03-09.10:44:08::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c ps7_init.c -o ps7_init.o -Izynq_fsbl_
TRACE::2021-03-09.10:44:08::SCWBDomain::bsp/ps7_cortexa9_0/include -I.

TRACE::2021-03-09.10:44:08::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c pcap.c -o pcap.o -Izynq_fsbl_bsp/ps7_
TRACE::2021-03-09.10:44:08::SCWBDomain::cortexa9_0/include -I.

TRACE::2021-03-09.10:44:08::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c fsbl_handoff.S -o fsbl_handoff.o -Izy
TRACE::2021-03-09.10:44:08::SCWBDomain::nq_fsbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2021-03-09.10:44:08::SCWBDomain::arm-none-eabi-gcc -o executable.elf  sd.o  nand.o  nor.o  image_mover.o  md5.o  fsbl_hooks.o  main.o  rsa.o  qspi.o  ps7_init.o
TRACE::2021-03-09.10:44:08::SCWBDomain::  pcap.o  fsbl_handoff.o -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=
TRACE::2021-03-09.10:44:08::SCWBDomain::hard -Wl,-build-id=none -specs=Xilinx.spec  -lrsa -Wl,--start-group,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilffs,-lxi
TRACE::2021-03-09.10:44:08::SCWBDomain::l,-lgcc,-lc,--end-group -Wl,--start-group,-lrsa,-lxil,-lgcc,-lc,--end-group                                       -Wl,--gc-sect
TRACE::2021-03-09.10:44:08::SCWBDomain::ions -Lzynq_fsbl_bsp/ps7_cortexa9_0/lib -L./ -Tlscript.ld

LOG::2021-03-09.10:44:08::SCWSystem::Checking the domain standalone_domain
LOG::2021-03-09.10:44:08::SCWSystem::Not a boot domain 
LOG::2021-03-09.10:44:08::SCWSystem::Started Processing the domain standalone_domain
TRACE::2021-03-09.10:44:08::SCWDomain::Generating domain artifcats
TRACE::2021-03-09.10:44:08::SCWMssOS::Generating standalone artifcats
TRACE::2021-03-09.10:44:08::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/export/PRwithZycap/sw/PRwithZycap/qemu/
TRACE::2021-03-09.10:44:08::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/export/PRwithZycap/sw/PRwithZycap/standalone_domain/qemu/
TRACE::2021-03-09.10:44:08::SCWMssOS:: Copying the user libraries. 
TRACE::2021-03-09.10:44:08::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.10:44:08::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.10:44:08::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.10:44:08::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw
TRACE::2021-03-09.10:44:08::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.10:44:08::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-09.10:44:08::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_2
TRACE::2021-03-09.10:44:08::SCWPlatform::Opened existing hwdb system_wrapper_2
TRACE::2021-03-09.10:44:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-09.10:44:08::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-09.10:44:08::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-09.10:44:08::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-09.10:44:08::SCWMssOS::Completed writing the mss file at C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2021-03-09.10:44:08::SCWMssOS::Mss edits present, copying mssfile into export location C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-09.10:44:08::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-03-09.10:44:08::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-03-09.10:44:08::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2021-03-09.10:44:08::SCWMssOS::doing bsp build ... 
TRACE::2021-03-09.10:44:08::SCWMssOS::System Command Ran  C: & cd  C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/ps7_cortexa9_0/standalone_domain/bsp & make 
TRACE::2021-03-09.10:44:08::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/axidma_v9_11/src"

TRACE::2021-03-09.10:44:08::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axidma_v9_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-03-09.10:44:08::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-03-09.10:44:08::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2021-03-09.10:44:09::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src"

TRACE::2021-03-09.10:44:09::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2021-03-09.10:44:09::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2021-03-09.10:44:09::SCWMssOS::ard -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-09.10:44:09::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src"

TRACE::2021-03-09.10:44:09::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2021-03-09.10:44:09::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2021-03-09.10:44:09::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-09.10:44:09::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_1/src"

TRACE::2021-03-09.10:44:09::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-09.10:44:09::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-09.10:44:09::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-03-09.10:44:09::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_6/src"

TRACE::2021-03-09.10:44:09::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-09.10:44:09::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-09.10:44:09::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-09.10:44:09::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_6/src"

TRACE::2021-03-09.10:44:09::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-09.10:44:09::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-09.10:44:09::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-03-09.10:44:09::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_11/src"

TRACE::2021-03-09.10:44:09::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-03-09.10:44:09::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-03-09.10:44:09::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2021-03-09.10:44:09::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_7/src"

TRACE::2021-03-09.10:44:09::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-09.10:44:09::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-09.10:44:09::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-09.10:44:09::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpio_v4_6/src"

TRACE::2021-03-09.10:44:09::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpio_v4_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-03-09.10:44:09::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-03-09.10:44:09::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2021-03-09.10:44:09::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_7/src"

TRACE::2021-03-09.10:44:09::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-09.10:44:09::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-09.10:44:09::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-09.10:44:09::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_2/src"

TRACE::2021-03-09.10:44:09::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-09.10:44:09::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-09.10:44:09::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-09.10:44:09::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_2/src"

TRACE::2021-03-09.10:44:09::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2021-03-09.10:44:09::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2021-03-09.10:44:09::SCWMssOS::startfiles -g -Wall -Wextra"

TRACE::2021-03-09.10:44:09::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src"

TRACE::2021-03-09.10:44:09::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-09.10:44:09::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-09.10:44:09::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-09.10:44:09::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_9/src"

TRACE::2021-03-09.10:44:09::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-03-09.10:44:09::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-03-09.10:44:09::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2021-03-09.10:44:09::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_2/src"

TRACE::2021-03-09.10:44:09::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2021-03-09.10:44:09::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2021-03-09.10:44:09::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2021-03-09.10:44:09::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ttcps_v3_11/src"

TRACE::2021-03-09.10:44:09::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ttcps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-09.10:44:09::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-09.10:44:09::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-09.10:44:09::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_9/src"

TRACE::2021-03-09.10:44:09::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-09.10:44:09::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-09.10:44:09::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-09.10:44:09::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_5/src"

TRACE::2021-03-09.10:44:09::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-09.10:44:09::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-09.10:44:09::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-03-09.10:44:09::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_4/src"

TRACE::2021-03-09.10:44:09::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-09.10:44:09::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-09.10:44:09::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-09.10:44:09::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/axidma_v9_11/src"

TRACE::2021-03-09.10:44:09::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axidma_v9_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-03-09.10:44:09::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-03-09.10:44:09::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2021-03-09.10:44:09::SCWMssOS::"Compiling axidma"

TRACE::2021-03-09.10:44:10::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src"

TRACE::2021-03-09.10:44:10::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2021-03-09.10:44:10::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2021-03-09.10:44:10::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-09.10:44:10::SCWMssOS::"Compiling coresightps_dcc"

TRACE::2021-03-09.10:44:10::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src"

TRACE::2021-03-09.10:44:10::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2021-03-09.10:44:10::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2021-03-09.10:44:10::SCWMssOS::ostartfiles -g -Wall -Wextra"

TRACE::2021-03-09.10:44:10::SCWMssOS::"Compiling cpu_cortexa9"

TRACE::2021-03-09.10:44:10::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_1/src"

TRACE::2021-03-09.10:44:10::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-03-09.10:44:10::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-03-09.10:44:10::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2021-03-09.10:44:10::SCWMssOS::"Compiling ddrps"

TRACE::2021-03-09.10:44:10::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_6/src"

TRACE::2021-03-09.10:44:10::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-09.10:44:10::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-09.10:44:10::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-09.10:44:10::SCWMssOS::"Compiling devcfg"

TRACE::2021-03-09.10:44:11::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_6/src"

TRACE::2021-03-09.10:44:11::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-03-09.10:44:11::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-03-09.10:44:11::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2021-03-09.10:44:11::SCWMssOS::"Compiling dmaps"

TRACE::2021-03-09.10:44:12::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_11/src"

TRACE::2021-03-09.10:44:12::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-03-09.10:44:12::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-03-09.10:44:12::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2021-03-09.10:44:12::SCWMssOS::"Compiling emacps"

TRACE::2021-03-09.10:44:12::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_7/src"

TRACE::2021-03-09.10:44:12::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-09.10:44:12::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-09.10:44:12::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-09.10:44:12::SCWMssOS::"Compiling gpiops"

TRACE::2021-03-09.10:44:13::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpio_v4_6/src"

TRACE::2021-03-09.10:44:13::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpio_v4_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2021-03-09.10:44:13::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2021-03-09.10:44:13::SCWMssOS::les -g -Wall -Wextra"

TRACE::2021-03-09.10:44:13::SCWMssOS::"Compiling gpio"

TRACE::2021-03-09.10:44:14::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_7/src"

TRACE::2021-03-09.10:44:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-09.10:44:14::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-09.10:44:14::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-09.10:44:14::SCWMssOS::"Compiling qspips"

TRACE::2021-03-09.10:44:14::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_2/src"

TRACE::2021-03-09.10:44:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-09.10:44:14::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-09.10:44:14::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-09.10:44:14::SCWMssOS::"Compiling scugic"

TRACE::2021-03-09.10:44:15::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_2/src"

TRACE::2021-03-09.10:44:15::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-09.10:44:15::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-09.10:44:15::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-03-09.10:44:15::SCWMssOS::"Compiling scutimer"

TRACE::2021-03-09.10:44:15::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src"

TRACE::2021-03-09.10:44:15::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-09.10:44:15::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-09.10:44:15::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-09.10:44:15::SCWMssOS::"Compiling scuwdt"

TRACE::2021-03-09.10:44:16::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_9/src"

TRACE::2021-03-09.10:44:16::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2021-03-09.10:44:16::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2021-03-09.10:44:16::SCWMssOS::les -g -Wall -Wextra"

TRACE::2021-03-09.10:44:16::SCWMssOS::"Compiling sdps"

TRACE::2021-03-09.10:44:17::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_2/src"

TRACE::2021-03-09.10:44:17::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-03-09.10:44:17::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-03-09.10:44:17::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2021-03-09.10:44:17::SCWMssOS::"Compiling standalone"

TRACE::2021-03-09.10:44:19::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ttcps_v3_11/src"

TRACE::2021-03-09.10:44:19::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ttcps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-09.10:44:19::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-09.10:44:19::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-09.10:44:19::SCWMssOS::"Compiling ttcps"

TRACE::2021-03-09.10:44:20::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_9/src"

TRACE::2021-03-09.10:44:20::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-09.10:44:20::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-09.10:44:20::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-09.10:44:20::SCWMssOS::"Compiling uartps"

TRACE::2021-03-09.10:44:21::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_5/src"

TRACE::2021-03-09.10:44:21::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-03-09.10:44:21::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-03-09.10:44:21::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2021-03-09.10:44:21::SCWMssOS::"Compiling usbps"

TRACE::2021-03-09.10:44:21::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_4/src"

TRACE::2021-03-09.10:44:21::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-09.10:44:21::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-09.10:44:21::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-09.10:44:21::SCWMssOS::"Compiling xadcps"

TRACE::2021-03-09.10:44:22::SCWMssOS::'Finished building libraries'

TRACE::2021-03-09.10:44:22::SCWMssOS::Copying to export directory.
TRACE::2021-03-09.10:44:22::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-03-09.10:44:22::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-03-09.10:44:22::SCWSystem::Completed Processing the domain standalone_domain
LOG::2021-03-09.10:44:22::SCWSystem::Completed Processing the sysconfig PRwithZycap
LOG::2021-03-09.10:44:22::SCWPlatform::Completed generating the artifacts for system configuration PRwithZycap
TRACE::2021-03-09.10:44:22::SCWPlatform::Started preparing the platform 
TRACE::2021-03-09.10:44:22::SCWSystem::Writing the bif file for system config PRwithZycap
TRACE::2021-03-09.10:44:22::SCWSystem::dir created 
TRACE::2021-03-09.10:44:22::SCWSystem::Writing the bif 
TRACE::2021-03-09.10:44:22::SCWPlatform::Started writing the spfm file 
TRACE::2021-03-09.10:44:22::SCWPlatform::Started writing the xpfm file 
TRACE::2021-03-09.10:44:22::SCWPlatform::Completed generating the platform
TRACE::2021-03-09.10:44:22::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-09.10:44:22::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-09.10:44:22::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-09.10:44:22::SCWMssOS::Commit changes completed.
TRACE::2021-03-09.10:44:22::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-09.10:44:22::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-09.10:44:22::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-09.10:44:22::SCWMssOS::Commit changes completed.
TRACE::2021-03-09.10:44:22::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.10:44:22::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.10:44:22::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.10:44:22::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw
TRACE::2021-03-09.10:44:22::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.10:44:22::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-09.10:44:22::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_2
TRACE::2021-03-09.10:44:22::SCWPlatform::Opened existing hwdb system_wrapper_2
TRACE::2021-03-09.10:44:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-09.10:44:22::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-09.10:44:22::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-09.10:44:22::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-09.10:44:22::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.10:44:22::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.10:44:22::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.10:44:22::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw
TRACE::2021-03-09.10:44:22::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.10:44:22::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-09.10:44:22::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_2
TRACE::2021-03-09.10:44:22::SCWPlatform::Opened existing hwdb system_wrapper_2
TRACE::2021-03-09.10:44:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-09.10:44:22::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-09.10:44:22::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-09.10:44:22::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-09.10:44:22::SCWWriter::formatted JSON is {
	"platformName":	"PRwithZycap",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"PRwithZycap",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/PRwithZycap/imageProcessingVideoDisplay.vitis/system_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"PRwithZycap",
	"systems":	[{
			"systemName":	"PRwithZycap",
			"systemDesc":	"PRwithZycap",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"PRwithZycap",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"ad2e3cf5ad16b81773436a024d503f5b",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"ab2bc9cd4d890357b1816d7fb81911ae",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-03-09.10:44:22::SCWPlatform::updated the xpfm file.
TRACE::2021-03-09.10:44:22::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.10:44:22::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.10:44:22::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.10:44:23::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw
TRACE::2021-03-09.10:44:23::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.10:44:23::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-09.10:44:23::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_2
TRACE::2021-03-09.10:44:23::SCWPlatform::Opened existing hwdb system_wrapper_2
TRACE::2021-03-09.10:44:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-09.10:44:23::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-09.10:44:23::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-09.10:44:23::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-09.23:32:07::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.23:32:07::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.23:32:07::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.23:32:07::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw
TRACE::2021-03-09.23:32:07::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.23:32:07::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-09.23:32:07::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-03-09.23:32:10::SCWPlatform::Opened new HwDB with name system_wrapper
TRACE::2021-03-09.23:32:10::SCWReader::Active system found as  PRwithZycap
TRACE::2021-03-09.23:32:10::SCWReader::Handling sysconfig PRwithZycap
TRACE::2021-03-09.23:32:10::SCWDomain::checking for install qemu data   : 
TRACE::2021-03-09.23:32:10::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2021-03-09.23:32:10::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-03-09.23:32:10::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.23:32:10::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.23:32:10::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.23:32:10::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw
TRACE::2021-03-09.23:32:10::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.23:32:10::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-09.23:32:10::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2021-03-09.23:32:10::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2021-03-09.23:32:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-09.23:32:10::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.23:32:10::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.23:32:10::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.23:32:10::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw
TRACE::2021-03-09.23:32:10::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.23:32:10::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-09.23:32:10::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2021-03-09.23:32:10::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2021-03-09.23:32:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-09.23:32:10::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.23:32:10::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.23:32:10::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.23:32:10::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw
TRACE::2021-03-09.23:32:10::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.23:32:10::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-09.23:32:10::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2021-03-09.23:32:10::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2021-03-09.23:32:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-09.23:32:10::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2021-03-09.23:32:10::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.23:32:10::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.23:32:10::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.23:32:10::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw
TRACE::2021-03-09.23:32:10::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.23:32:10::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-09.23:32:10::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2021-03-09.23:32:10::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2021-03-09.23:32:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-09.23:32:10::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-09.23:32:10::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-09.23:32:10::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-09.23:32:10::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-09.23:32:10::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-09.23:32:10::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system_1
TRACE::2021-03-09.23:32:10::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-09.23:32:10::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-09.23:32:10::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.23:32:10::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.23:32:10::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.23:32:10::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw
TRACE::2021-03-09.23:32:10::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.23:32:10::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-09.23:32:10::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2021-03-09.23:32:10::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2021-03-09.23:32:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-09.23:32:10::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-09.23:32:10::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-09.23:32:10::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-09.23:32:10::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2021-03-09.23:32:10::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.23:32:10::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.23:32:10::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.23:32:10::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw
TRACE::2021-03-09.23:32:10::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.23:32:10::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-09.23:32:10::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2021-03-09.23:32:10::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2021-03-09.23:32:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-09.23:32:10::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-09.23:32:10::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-09.23:32:10::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-09.23:32:10::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2021-03-09.23:32:10::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-09.23:32:10::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-09.23:32:10::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-09.23:32:10::SCWMssOS::Commit changes completed.
TRACE::2021-03-09.23:32:10::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-03-09.23:32:10::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-03-09.23:32:10::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.23:32:10::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.23:32:10::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.23:32:10::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw
TRACE::2021-03-09.23:32:11::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.23:32:11::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-09.23:32:11::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2021-03-09.23:32:11::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2021-03-09.23:32:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-09.23:32:11::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-09.23:32:11::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-09.23:32:11::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-09.23:32:11::SCWReader::No isolation master present  
TRACE::2021-03-09.23:32:11::SCWDomain::checking for install qemu data   : 
TRACE::2021-03-09.23:32:11::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2021-03-09.23:32:11::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-03-09.23:32:11::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.23:32:11::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.23:32:11::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.23:32:11::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw
TRACE::2021-03-09.23:32:11::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.23:32:11::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-09.23:32:11::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2021-03-09.23:32:11::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2021-03-09.23:32:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-09.23:32:11::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.23:32:11::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.23:32:11::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.23:32:11::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw
TRACE::2021-03-09.23:32:11::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.23:32:11::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-09.23:32:11::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2021-03-09.23:32:11::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2021-03-09.23:32:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-09.23:32:11::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.23:32:11::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.23:32:11::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.23:32:11::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw
TRACE::2021-03-09.23:32:11::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.23:32:11::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-09.23:32:11::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2021-03-09.23:32:11::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2021-03-09.23:32:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-09.23:32:11::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-09.23:32:11::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-09.23:32:11::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-09.23:32:11::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-09.23:32:11::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-09.23:32:11::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_2
TRACE::2021-03-09.23:32:11::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-09.23:32:11::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-09.23:32:11::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-09.23:32:11::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-09.23:32:11::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-09.23:32:11::SCWMssOS::Commit changes completed.
TRACE::2021-03-09.23:32:11::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-03-09.23:32:11::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-03-09.23:32:11::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.23:32:11::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.23:32:11::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.23:32:11::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw
TRACE::2021-03-09.23:32:11::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/hw/system_wrapper.xsa
TRACE::2021-03-09.23:32:11::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-03-09.23:32:11::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2021-03-09.23:32:11::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2021-03-09.23:32:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-09.23:32:11::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-09.23:32:11::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-09.23:32:11::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-09.23:32:11::SCWReader::No isolation master present  
