This directory contains testbenches for all individual modules in the `indiv_module_tb/` directory and for the `top.v` file.

For full CPU simulation, I used `top_tb.v` to simulate on ModelSim along with `full_control.v`, `full_dp_seq*.v`, and `top.v`.
