#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu Jan 11 16:57:00 2024
# Process ID: 10060
# Current directory: C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.runs/synth_1
# Command line: vivado.exe -log TOP_integration_uart.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source TOP_integration_uart.tcl
# Log file: C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.runs/synth_1/TOP_integration_uart.vds
# Journal file: C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source TOP_integration_uart.tcl -notrace
Command: synth_design -top TOP_integration_uart -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 15252 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 834.684 ; gain = 177.223
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'TOP_integration_uart' [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/TOP_integration_uart.v:1]
INFO: [Synth 8-6157] synthesizing module 'seg7_encoder' [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/display/seg7_encoder.v:1]
	Parameter display_0 bound to: 8'b01000000 
	Parameter display_1 bound to: 8'b01111001 
	Parameter display_2 bound to: 8'b00100100 
	Parameter display_3 bound to: 8'b00110000 
	Parameter display_4 bound to: 8'b00011001 
	Parameter display_5 bound to: 8'b00010010 
	Parameter display_6 bound to: 8'b00000010 
	Parameter display_7 bound to: 8'b01111000 
	Parameter display_8 bound to: 8'b00000000 
	Parameter display_9 bound to: 8'b00010000 
	Parameter display_a bound to: 8'b00001000 
	Parameter display_b bound to: 8'b00000011 
	Parameter display_c bound to: 8'b01000110 
	Parameter display_d bound to: 8'b00100001 
	Parameter display_e bound to: 8'b00000110 
	Parameter display_f bound to: 8'b00001110 
INFO: [Synth 8-226] default block is never used [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/display/seg7_encoder.v:62]
INFO: [Synth 8-6155] done synthesizing module 'seg7_encoder' (1#1) [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/display/seg7_encoder.v:1]
WARNING: [Synth 8-689] width (7) of port connection 'out_code' does not match port width (8) of module 'seg7_encoder' [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/TOP_integration_uart.v:30]
INFO: [Synth 8-6157] synthesizing module 'TOP_interface' [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/TOP_interface.v:1]
	Parameter IACT_DATA_END bound to: 784 - type: integer 
	Parameter ROM_WEIGHT_ADDR_1_END bound to: 7 - type: integer 
	Parameter ROM_WEIGHT_DATA_1_END bound to: 97 - type: integer 
	Parameter ROM_WEIGHT_ADDR_2_FORMER_END bound to: 151 - type: integer 
	Parameter ROM_WEIGHT_DATA_2_FORMER_END bound to: 760 - type: integer 
	Parameter ROM_WEIGHT_ADDR_2_LATER_END bound to: 814 - type: integer 
	Parameter ROM_WEIGHT_DATA_2_LATER_END bound to: 1351 - type: integer 
	Parameter ROM_WEIGHT_ADDR_3_END bound to: 9511 - type: integer 
	Parameter ROM_WEIGHT_DATA_3_END bound to: 25090 - type: integer 
	Parameter ROM_WEIGHT_ADDR_4_END bound to: 27736 - type: integer 
	Parameter ROM_WEIGHT_DATA_4_END bound to: 32974 - type: integer 
	Parameter ROM_WEIGHT_ADDR_5_END bound to: 33238 - type: integer 
	Parameter ROM_WEIGHT_DATA_5_END bound to: 33722 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'TOP' [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/TOP.v:1]
	Parameter WEIGHT_DATA_3_END bound to: 25874 - type: integer 
	Parameter WEIGHT_DATA_4_END bound to: 33758 - type: integer 
	Parameter WEIGHT_DATA_5_END bound to: 34506 - type: integer 
	Parameter IM2COL_WEIGHT_WIDTH bound to: 5 - type: integer 
	Parameter CSC_IACT_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter CSC_IACT_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter CSC_IACT_DATA_WIDTH bound to: 8 - type: integer 
	Parameter CSC_WEIGHT_ADDR_WIDTH bound to: 8 - type: integer 
	Parameter CSC_WEIGHT_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter CSC_WEIGHT_DATA_WIDTH bound to: 8 - type: integer 
	Parameter POOL_STRIDE bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ClusterGroup_array' [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/ClusterGroup_array.v:1]
INFO: [Synth 8-6157] synthesizing module 'ClusterGroup' [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/ClusterGroup.v:1]
	Parameter TO_SOU bound to: 1'b0 
	Parameter TO_PE bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'PECluster' [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/PECluster.v:1]
	Parameter PSUM_FROM_SOU bound to: 1'b0 
	Parameter PSUM_FROM_ROUTER bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'ProcessingElement' [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/ProcessingElement.v:1]
	Parameter IACT_ADDR_DATA_WIDTH bound to: 8 - type: integer 
	Parameter IACT_DATA_DATA_WIDTH bound to: 13 - type: integer 
	Parameter WEIGHT_ADDR_DATA_WIDTH bound to: 7 - type: integer 
	Parameter WEIGHT_DATA_DATA_WIDTH bound to: 12 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ProcessingElementControl' [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/ProcessingElementControl.v:1]
	Parameter IDLE bound to: 2'b00 
	Parameter LOAD bound to: 2'b01 
	Parameter CAL bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'ProcessingElementControl' (2#1) [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/ProcessingElementControl.v:1]
INFO: [Synth 8-6157] synthesizing module 'ProcessingElementPad' [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/ProcessingElementPad.v:1]
	Parameter IDLE bound to: 3'b000 
	Parameter READ_IACT_ADDRESS bound to: 3'b001 
	Parameter READ_IACT_DATA bound to: 3'b010 
	Parameter READ_WEIGHT_ADDRESS bound to: 3'b011 
	Parameter READ_WEIGHT_DATA_1 bound to: 3'b100 
	Parameter READ_WEIGHT_DATA_2 bound to: 3'b101 
	Parameter DO_MAC bound to: 3'b110 
	Parameter WRITE_BACK bound to: 3'b111 
INFO: [Synth 8-6157] synthesizing module 'Psum_Spad' [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/PSumSPad.v:1]
	Parameter SPAD_DEPTH bound to: 32 - type: integer 
	Parameter SPAD_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Psum_DATA_Spad_BRAM' [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/PSumSPad.v:95]
INFO: [Synth 8-6157] synthesizing module 'IP_Psum_DATA_Spad_BRAM' [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.runs/synth_1/.Xil/Vivado-10060-booo/realtime/IP_Psum_DATA_Spad_BRAM_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'IP_Psum_DATA_Spad_BRAM' (3#1) [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.runs/synth_1/.Xil/Vivado-10060-booo/realtime/IP_Psum_DATA_Spad_BRAM_stub.v:6]
WARNING: [Synth 8-7023] instance 'u0' of module 'IP_Psum_DATA_Spad_BRAM' has 10 connections declared, but only 8 given [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/PSumSPad.v:114]
INFO: [Synth 8-6155] done synthesizing module 'Psum_DATA_Spad_BRAM' (4#1) [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/PSumSPad.v:95]
INFO: [Synth 8-6155] done synthesizing module 'Psum_Spad' (5#1) [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/PSumSPad.v:1]
INFO: [Synth 8-6157] synthesizing module 'Iact_Address_Spad' [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/inActAdrSPad.v:1]
	Parameter SPAD_DEPTH bound to: 12 - type: integer 
	Parameter SPAD_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Iact_Address_Spad' (6#1) [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/inActAdrSPad.v:1]
INFO: [Synth 8-6157] synthesizing module 'Iact_Data_Spad' [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/inActDataSPad.v:1]
	Parameter SPAD_DEPTH bound to: 200 - type: integer 
	Parameter SPAD_WIDTH bound to: 13 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Iact_DATA_Spad_BRAM' [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/inActDataSPad.v:118]
INFO: [Synth 8-6157] synthesizing module 'IP_Iact_DATA_Spad_BRAM' [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.runs/synth_1/.Xil/Vivado-10060-booo/realtime/IP_Iact_DATA_Spad_BRAM_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'IP_Iact_DATA_Spad_BRAM' (7#1) [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.runs/synth_1/.Xil/Vivado-10060-booo/realtime/IP_Iact_DATA_Spad_BRAM_stub.v:6]
WARNING: [Synth 8-7023] instance 'u0' of module 'IP_Iact_DATA_Spad_BRAM' has 7 connections declared, but only 6 given [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/inActDataSPad.v:137]
INFO: [Synth 8-6155] done synthesizing module 'Iact_DATA_Spad_BRAM' (8#1) [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/inActDataSPad.v:118]
INFO: [Synth 8-6155] done synthesizing module 'Iact_Data_Spad' (9#1) [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/inActDataSPad.v:1]
INFO: [Synth 8-6157] synthesizing module 'Weight_Address_Spad' [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/WeightAdrSPad.v:1]
	Parameter SPAD_DEPTH bound to: 32 - type: integer 
	Parameter SPAD_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Weight_Address_Spad' (10#1) [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/WeightAdrSPad.v:1]
INFO: [Synth 8-6157] synthesizing module 'Weight_Data_Spad' [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/weightDataSPad.v:1]
	Parameter SPAD_DEPTH bound to: 100 - type: integer 
	Parameter SPAD_WIDTH bound to: 12 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Weight_DATA_Spad_BRAM' [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/weightDataSPad.v:126]
INFO: [Synth 8-6157] synthesizing module 'IP_Weight_DATA_Spad_BRAM' [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.runs/synth_1/.Xil/Vivado-10060-booo/realtime/IP_Weight_DATA_Spad_BRAM_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'IP_Weight_DATA_Spad_BRAM' (11#1) [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.runs/synth_1/.Xil/Vivado-10060-booo/realtime/IP_Weight_DATA_Spad_BRAM_stub.v:6]
WARNING: [Synth 8-7023] instance 'u0' of module 'IP_Weight_DATA_Spad_BRAM' has 7 connections declared, but only 6 given [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/weightDataSPad.v:145]
INFO: [Synth 8-6155] done synthesizing module 'Weight_DATA_Spad_BRAM' (12#1) [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/weightDataSPad.v:126]
INFO: [Synth 8-6155] done synthesizing module 'Weight_Data_Spad' (13#1) [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/weightDataSPad.v:1]
INFO: [Synth 8-226] default block is never used [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/ProcessingElementPad.v:277]
INFO: [Synth 8-6155] done synthesizing module 'ProcessingElementPad' (14#1) [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/ProcessingElementPad.v:1]
INFO: [Synth 8-6157] synthesizing module 'PE_data_FIFO' [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/PE_data_FIFO.v:1]
	Parameter DATA_IN_WIDTH bound to: 8 - type: integer 
	Parameter BUFFER_DEPTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'PE_data_FIFO' (15#1) [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/PE_data_FIFO.v:1]
INFO: [Synth 8-6157] synthesizing module 'PE_data_FIFO__parameterized0' [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/PE_data_FIFO.v:1]
	Parameter DATA_IN_WIDTH bound to: 13 - type: integer 
	Parameter BUFFER_DEPTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'PE_data_FIFO__parameterized0' (15#1) [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/PE_data_FIFO.v:1]
INFO: [Synth 8-6157] synthesizing module 'PE_data_FIFO__parameterized1' [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/PE_data_FIFO.v:1]
	Parameter DATA_IN_WIDTH bound to: 7 - type: integer 
	Parameter BUFFER_DEPTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'PE_data_FIFO__parameterized1' (15#1) [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/PE_data_FIFO.v:1]
INFO: [Synth 8-6157] synthesizing module 'PE_data_FIFO__parameterized2' [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/PE_data_FIFO.v:1]
	Parameter DATA_IN_WIDTH bound to: 12 - type: integer 
	Parameter BUFFER_DEPTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'PE_data_FIFO__parameterized2' (15#1) [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/PE_data_FIFO.v:1]
INFO: [Synth 8-6157] synthesizing module 'PE_psum_FIFO' [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/PE_psum_FIFO.v:1]
	Parameter BUFFER_DEPTH bound to: 4 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element buffer_reg[0] was removed.  [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/PE_psum_FIFO.v:31]
WARNING: [Synth 8-6014] Unused sequential element buffer_reg[1] was removed.  [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/PE_psum_FIFO.v:31]
WARNING: [Synth 8-6014] Unused sequential element buffer_reg[2] was removed.  [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/PE_psum_FIFO.v:31]
WARNING: [Synth 8-6014] Unused sequential element buffer_reg[3] was removed.  [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/PE_psum_FIFO.v:31]
INFO: [Synth 8-6155] done synthesizing module 'PE_psum_FIFO' (16#1) [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/PE_psum_FIFO.v:1]
INFO: [Synth 8-6155] done synthesizing module 'ProcessingElement' (17#1) [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/ProcessingElement.v:1]
INFO: [Synth 8-6157] synthesizing module 'PEClusterInAct' [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/PEClusterInActv.v:1]
	Parameter BROADCAST bound to: 1'b1 
	Parameter ROUTER_0 bound to: 2'b00 
	Parameter ROUTER_1 bound to: 2'b01 
	Parameter ROUTER_2 bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'PEClusterInActDataConnections' [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/PEClusterInActDataConnections.v:1]
INFO: [Synth 8-6155] done synthesizing module 'PEClusterInActDataConnections' (18#1) [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/PEClusterInActDataConnections.v:1]
INFO: [Synth 8-6155] done synthesizing module 'PEClusterInAct' (19#1) [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/PEClusterInActv.v:1]
INFO: [Synth 8-6155] done synthesizing module 'PECluster' (20#1) [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/PECluster.v:1]
INFO: [Synth 8-6157] synthesizing module 'GLBCluster' [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/GLBCluster.v:1]
INFO: [Synth 8-6157] synthesizing module 'InActSRAMBank' [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/InActSRAMBank.v:1]
	Parameter IDLE bound to: 2'b00 
	Parameter WORK bound to: 2'b01 
	Parameter WAIT_ADDR bound to: 2'b10 
	Parameter WAIT_DATA bound to: 2'b11 
INFO: [Synth 8-6157] synthesizing module 'InAct_addr_SRAM' [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/InAct_addr_SRAM.v:1]
	Parameter IACT_ADDRESS_SRAM_DEPTH bound to: 512 - type: integer 
	Parameter IACT_ADDRESS_LUT_DEPTH bound to: 32 - type: integer 
	Parameter NOZERO bound to: 2'b00 
	Parameter ONEZERO bound to: 2'b01 
	Parameter TWOZERO bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'Iact_Addr_SRAM_BRAM' [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/InAct_addr_SRAM.v:207]
INFO: [Synth 8-6157] synthesizing module 'IP_Iact_Addr_SRAM_BRAM' [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.runs/synth_1/.Xil/Vivado-10060-booo/realtime/IP_Iact_Addr_SRAM_BRAM_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'IP_Iact_Addr_SRAM_BRAM' (21#1) [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.runs/synth_1/.Xil/Vivado-10060-booo/realtime/IP_Iact_Addr_SRAM_BRAM_stub.v:6]
WARNING: [Synth 8-7023] instance 'u0' of module 'IP_Iact_Addr_SRAM_BRAM' has 10 connections declared, but only 8 given [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/InAct_addr_SRAM.v:228]
INFO: [Synth 8-6155] done synthesizing module 'Iact_Addr_SRAM_BRAM' (22#1) [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/InAct_addr_SRAM.v:207]
INFO: [Synth 8-6155] done synthesizing module 'InAct_addr_SRAM' (23#1) [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/InAct_addr_SRAM.v:1]
INFO: [Synth 8-6157] synthesizing module 'InAct_data_SRAM' [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/InAct_data_SRAM.v:1]
	Parameter IACT_DATA_SRAM_DEPTH bound to: 2048 - type: integer 
	Parameter IACT_DATA_LUT_DEPTH bound to: 32 - type: integer 
	Parameter NOZERO bound to: 2'b00 
	Parameter ONEZERO bound to: 2'b01 
	Parameter TWOZERO bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'Iact_Data_SRAM_BRAM' [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/InAct_data_SRAM.v:204]
INFO: [Synth 8-6157] synthesizing module 'IP_Iact_Data_SRAM_BRAM' [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.runs/synth_1/.Xil/Vivado-10060-booo/realtime/IP_Iact_Data_SRAM_BRAM_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'IP_Iact_Data_SRAM_BRAM' (24#1) [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.runs/synth_1/.Xil/Vivado-10060-booo/realtime/IP_Iact_Data_SRAM_BRAM_stub.v:6]
WARNING: [Synth 8-7023] instance 'u0' of module 'IP_Iact_Data_SRAM_BRAM' has 10 connections declared, but only 8 given [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/InAct_data_SRAM.v:224]
INFO: [Synth 8-6155] done synthesizing module 'Iact_Data_SRAM_BRAM' (25#1) [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/InAct_data_SRAM.v:204]
INFO: [Synth 8-6155] done synthesizing module 'InAct_data_SRAM' (26#1) [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/InAct_data_SRAM.v:1]
INFO: [Synth 8-226] default block is never used [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/InActSRAMBank.v:123]
INFO: [Synth 8-226] default block is never used [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/InActSRAMBank.v:133]
INFO: [Synth 8-6155] done synthesizing module 'InActSRAMBank' (27#1) [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/InActSRAMBank.v:1]
INFO: [Synth 8-6157] synthesizing module 'PSumSRAMBank' [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/PSumSRAMBank.v:1]
	Parameter PSUM_SRAM_DEPTH bound to: 512 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Psum_Data_SRAM_BRAM' [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/PSumSRAMBank.v:103]
INFO: [Synth 8-6157] synthesizing module 'IP_Psum_Data_SRAM_BRAM' [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.runs/synth_1/.Xil/Vivado-10060-booo/realtime/IP_Psum_Data_SRAM_BRAM_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'IP_Psum_Data_SRAM_BRAM' (28#1) [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.runs/synth_1/.Xil/Vivado-10060-booo/realtime/IP_Psum_Data_SRAM_BRAM_stub.v:6]
WARNING: [Synth 8-7023] instance 'u0' of module 'IP_Psum_Data_SRAM_BRAM' has 10 connections declared, but only 8 given [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/PSumSRAMBank.v:123]
INFO: [Synth 8-6155] done synthesizing module 'Psum_Data_SRAM_BRAM' (29#1) [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/PSumSRAMBank.v:103]
INFO: [Synth 8-6155] done synthesizing module 'PSumSRAMBank' (30#1) [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/PSumSRAMBank.v:1]
INFO: [Synth 8-6155] done synthesizing module 'GLBCluster' (31#1) [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/GLBCluster.v:1]
INFO: [Synth 8-6157] synthesizing module 'RouterCluster' [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/RouterCluster.v:1]
INFO: [Synth 8-6157] synthesizing module 'InActRouter' [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/InActRouter.v:1]
	Parameter UNICAST bound to: 2'b00 
	Parameter HOR_MULTICAST bound to: 2'b01 
	Parameter VER_MULTICAST bound to: 2'b10 
	Parameter BROADCAST bound to: 2'b11 
	Parameter GLB bound to: 2'b00 
	Parameter NORTH bound to: 2'b01 
	Parameter SOUTH bound to: 2'b10 
	Parameter HORIZ bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/InActRouter.v:92]
INFO: [Synth 8-226] default block is never used [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/InActRouter.v:102]
INFO: [Synth 8-226] default block is never used [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/InActRouter.v:113]
INFO: [Synth 8-226] default block is never used [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/InActRouter.v:123]
INFO: [Synth 8-226] default block is never used [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/InActRouter.v:147]
INFO: [Synth 8-226] default block is never used [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/InActRouter.v:183]
INFO: [Synth 8-226] default block is never used [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/InActRouter.v:229]
INFO: [Synth 8-6155] done synthesizing module 'InActRouter' (32#1) [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/InActRouter.v:1]
INFO: [Synth 8-6157] synthesizing module 'WeightRouter' [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/WeightRouter.v:1]
	Parameter UNICAST bound to: 1'b0 
	Parameter HOR_MULTICAST bound to: 1'b1 
	Parameter GLB bound to: 1'b0 
	Parameter HORIZ bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'WeightRouter' (33#1) [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/WeightRouter.v:1]
INFO: [Synth 8-6157] synthesizing module 'PSumRouter' [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/PSumRouter.v:1]
	Parameter FROM_NOR bound to: 1'b0 
	Parameter FROM_GLB bound to: 1'b1 
	Parameter TO_SOU bound to: 1'b0 
	Parameter TO_PE bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'PSumRouter' (34#1) [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/PSumRouter.v:1]
INFO: [Synth 8-6155] done synthesizing module 'RouterCluster' (35#1) [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/RouterCluster.v:1]
INFO: [Synth 8-6157] synthesizing module 'ClusterGroupController' [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/ClusterGroupController.v:1]
	Parameter CG_IDLE bound to: 3'b000 
	Parameter CG_LOAD_GLB bound to: 3'b001 
	Parameter CG_LOAD_PE bound to: 3'b010 
	Parameter CG_PE_CAL bound to: 3'b011 
	Parameter CG_READ_PSUM bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'ClusterGroupController' (36#1) [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/ClusterGroupController.v:1]
INFO: [Synth 8-6155] done synthesizing module 'ClusterGroup' (37#1) [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/ClusterGroup.v:1]
INFO: [Synth 8-6155] done synthesizing module 'ClusterGroup_array' (38#1) [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/ClusterGroup_array.v:1]
INFO: [Synth 8-6157] synthesizing module 'im2col_converter' [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/im2col_converter.v:1]
	Parameter weight_width bound to: 5 - type: integer 
	Parameter out_col bound to: 25 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'im2col_converter' (39#1) [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/im2col_converter.v:1]
INFO: [Synth 8-6157] synthesizing module 'CSCSwitcher' [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/CSCSwitcher.v:1]
	Parameter ADDR_WIDTH bound to: 7 - type: integer 
	Parameter COUNT_WIDTH bound to: 4 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter DATA_IN_DATAWIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'CSC_switch_FIFO' [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/CSC_switch_FIFO.v:1]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter BUFFER_DEPTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'CSC_switch_FIFO' (40#1) [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/CSC_switch_FIFO.v:1]
INFO: [Synth 8-6157] synthesizing module 'CSC_switch_FIFO__parameterized0' [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/CSC_switch_FIFO.v:1]
	Parameter DATA_WIDTH bound to: 7 - type: integer 
	Parameter BUFFER_DEPTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'CSC_switch_FIFO__parameterized0' (40#1) [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/CSC_switch_FIFO.v:1]
INFO: [Synth 8-6157] synthesizing module 'CSC_switch_FIFO__parameterized1' [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/CSC_switch_FIFO.v:1]
	Parameter DATA_WIDTH bound to: 12 - type: integer 
	Parameter BUFFER_DEPTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'CSC_switch_FIFO__parameterized1' (40#1) [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/CSC_switch_FIFO.v:1]
INFO: [Synth 8-6155] done synthesizing module 'CSCSwitcher' (41#1) [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/CSCSwitcher.v:1]
INFO: [Synth 8-6157] synthesizing module 'CSCSwitcher__parameterized0' [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/CSCSwitcher.v:1]
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter COUNT_WIDTH bound to: 5 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter DATA_IN_DATAWIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'CSC_switch_FIFO__parameterized2' [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/CSC_switch_FIFO.v:1]
	Parameter DATA_WIDTH bound to: 13 - type: integer 
	Parameter BUFFER_DEPTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'CSC_switch_FIFO__parameterized2' (41#1) [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/CSC_switch_FIFO.v:1]
INFO: [Synth 8-6155] done synthesizing module 'CSCSwitcher__parameterized0' (41#1) [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/CSCSwitcher.v:1]
INFO: [Synth 8-6157] synthesizing module 'psum_rearrange' [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/psum_rearrange.v:1]
	Parameter BUFFER_DEPTH bound to: 3500 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Psum_Rearrange_BRAM' [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/psum_rearrange.v:64]
INFO: [Synth 8-6157] synthesizing module 'IP_Psum_Rearrange_BRAM' [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.runs/synth_1/.Xil/Vivado-10060-booo/realtime/IP_Psum_Rearrange_BRAM_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'IP_Psum_Rearrange_BRAM' (42#1) [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.runs/synth_1/.Xil/Vivado-10060-booo/realtime/IP_Psum_Rearrange_BRAM_stub.v:6]
WARNING: [Synth 8-7023] instance 'u0' of module 'IP_Psum_Rearrange_BRAM' has 10 connections declared, but only 8 given [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/psum_rearrange.v:83]
INFO: [Synth 8-6155] done synthesizing module 'Psum_Rearrange_BRAM' (43#1) [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/psum_rearrange.v:64]
INFO: [Synth 8-6155] done synthesizing module 'psum_rearrange' (44#1) [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/psum_rearrange.v:1]
INFO: [Synth 8-6157] synthesizing module 'Psum_Requantizer' [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/Psum_Requantizer.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Psum_Requantizer' (45#1) [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/Psum_Requantizer.v:1]
INFO: [Synth 8-6157] synthesizing module 'ReLU' [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/ReLU.v:1]
INFO: [Synth 8-6155] done synthesizing module 'ReLU' (46#1) [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/ReLU.v:1]
INFO: [Synth 8-6157] synthesizing module 'Max_pooling' [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/Max_pooling.v:1]
	Parameter stride bound to: 2 - type: integer 
	Parameter BUFFER_DEPTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Max_pooling' (47#1) [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/Max_pooling.v:1]
INFO: [Synth 8-6157] synthesizing module 'psum_SRAM_out_acc' [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/psum_SRAM_out_acc.v:1]
	Parameter BATCHES bound to: 4 - type: integer 
	Parameter CHANNELS bound to: 3 - type: integer 
	Parameter BUFFER_DEPTH bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'psum_SRAM_out_acc' (48#1) [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/psum_SRAM_out_acc.v:1]
INFO: [Synth 8-6157] synthesizing module 'softmax' [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/softmax.v:1]
INFO: [Synth 8-6155] done synthesizing module 'softmax' (49#1) [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/softmax.v:1]
INFO: [Synth 8-6157] synthesizing module 'TOP_controller' [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/TOP_controller.v:1]
	Parameter WEIGHT_DATA_3_END bound to: 25874 - type: integer 
	Parameter WEIGHT_DATA_4_END bound to: 33758 - type: integer 
	Parameter WEIGHT_DATA_5_END bound to: 34506 - type: integer 
	Parameter IACT_GLB bound to: 2'b00 
	Parameter IACT_NORTH bound to: 2'b01 
	Parameter IACT_SOUTH bound to: 2'b10 
	Parameter IACT_HORIZ bound to: 2'b11 
	Parameter IACT_UNICAST bound to: 2'b00 
	Parameter IACT_HOR_MULTICAST bound to: 2'b01 
	Parameter IACT_VER_MULTICAST bound to: 2'b10 
	Parameter IACT_BROADCAST bound to: 2'b11 
	Parameter WEIGHT_GLB bound to: 1'b0 
	Parameter WEIGHT_HORIZ bound to: 1'b1 
	Parameter WEIGHT_UNICAST bound to: 1'b0 
	Parameter WEIGHT_HOR_MULTICAST bound to: 1'b1 
	Parameter PSUM_FROM_NOR bound to: 1'b0 
	Parameter PSUM_FROM_GLB bound to: 1'b1 
	Parameter PSUM_TO_SOU bound to: 1'b0 
	Parameter PSUM_TO_PE bound to: 1'b1 
	Parameter PE_IACT_BROADCAST bound to: 1'b1 
	Parameter PE_IACT_ROUTER_0 bound to: 2'b00 
	Parameter PE_IACT_ROUTER_1 bound to: 2'b01 
	Parameter PE_IACT_ROUTER_2 bound to: 2'b10 
	Parameter PE_PSUM_FROM_SOU bound to: 1'b0 
	Parameter PE_PSUM_FROM_ROUTER bound to: 1'b1 
	Parameter IDLE bound to: 0 - type: integer 
	Parameter LAYER0_LOAD_IFMAP bound to: 1 - type: integer 
	Parameter LAYER0_LOAD_GLB bound to: 2 - type: integer 
	Parameter LAYER0_LOAD_PE bound to: 3 - type: integer 
	Parameter LAYER0_CAL bound to: 4 - type: integer 
	Parameter LAYER0_PSUM_ACC bound to: 5 - type: integer 
	Parameter LAYER0_READ_OUT_PSUM bound to: 6 - type: integer 
	Parameter LAYER0_POOLING bound to: 7 - type: integer 
	Parameter LAYER0_DONE bound to: 8 - type: integer 
	Parameter LAYER1_LOAD_GLB bound to: 9 - type: integer 
	Parameter LAYER1_LOAD_PE bound to: 10 - type: integer 
	Parameter LAYER1_CAL bound to: 11 - type: integer 
	Parameter LAYER1_PSUM_ACC bound to: 12 - type: integer 
	Parameter LAYER1_READ_OUT_PSUM bound to: 13 - type: integer 
	Parameter LAYER1_POOLING bound to: 14 - type: integer 
	Parameter LAYER1_DONE bound to: 15 - type: integer 
	Parameter LAYER2_LOAD_GLB bound to: 16 - type: integer 
	Parameter LAYER2_LOAD_PE bound to: 17 - type: integer 
	Parameter LAYER2_CAL bound to: 18 - type: integer 
	Parameter LAYER2_PSUM_ACC bound to: 19 - type: integer 
	Parameter LAYER2_READ_OUT_PSUM bound to: 20 - type: integer 
	Parameter LAYER2_DONE bound to: 21 - type: integer 
	Parameter LAYER3_LOAD_GLB bound to: 22 - type: integer 
	Parameter LAYER3_LOAD_PE bound to: 23 - type: integer 
	Parameter LAYER3_CAL bound to: 24 - type: integer 
	Parameter LAYER3_PSUM_ACC bound to: 25 - type: integer 
	Parameter LAYER3_READ_OUT_PSUM bound to: 26 - type: integer 
	Parameter LAYER3_DONE bound to: 27 - type: integer 
	Parameter LAYER4_LOAD_GLB bound to: 28 - type: integer 
	Parameter LAYER4_LOAD_PE bound to: 29 - type: integer 
	Parameter LAYER4_CAL bound to: 30 - type: integer 
	Parameter LAYER4_PSUM_ACC bound to: 31 - type: integer 
	Parameter LAYER4_READ_OUT_PSUM bound to: 32 - type: integer 
	Parameter LAYER4_DONE bound to: 33 - type: integer 
	Parameter DONE bound to: 63 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'TOP_controller' (50#1) [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/TOP_controller.v:1]
INFO: [Synth 8-6155] done synthesizing module 'TOP' (51#1) [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/TOP.v:1]
INFO: [Synth 8-6157] synthesizing module 'ROM_sparse_weight' [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.runs/synth_1/.Xil/Vivado-10060-booo/realtime/ROM_sparse_weight_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ROM_sparse_weight' (52#1) [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.runs/synth_1/.Xil/Vivado-10060-booo/realtime/ROM_sparse_weight_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'TOP_interface' (53#1) [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/TOP_interface.v:1]
INFO: [Synth 8-6157] synthesizing module 'uart_module' [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/UART/uart_module.v:1]
INFO: [Synth 8-6157] synthesizing module 'IP_ifmap_BRAM' [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.runs/synth_1/.Xil/Vivado-10060-booo/realtime/IP_ifmap_BRAM_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'IP_ifmap_BRAM' (54#1) [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.runs/synth_1/.Xil/Vivado-10060-booo/realtime/IP_ifmap_BRAM_stub.v:6]
WARNING: [Synth 8-7023] instance 'u0' of module 'IP_ifmap_BRAM' has 7 connections declared, but only 6 given [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/UART/uart_module.v:21]
INFO: [Synth 8-6157] synthesizing module 'uart_rx_module' [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/UART/uart_rx_module.v:1]
INFO: [Synth 8-6157] synthesizing module 'H2L_detect' [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/UART/start_en_detect.v:1]
INFO: [Synth 8-6155] done synthesizing module 'H2L_detect' (55#1) [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/UART/start_en_detect.v:1]
INFO: [Synth 8-6157] synthesizing module 'uart_rx_band_gen' [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/UART/uart_rx_band_gen.v:1]
	Parameter SYS_RATE_DIV bound to: 4 - type: integer 
	Parameter SYS_RATE bound to: 15625000 - type: integer 
	Parameter BAND_RATE bound to: 115200 - type: integer 
	Parameter CNT_BAND bound to: 135 - type: integer 
	Parameter HALF_CNT_BAND bound to: 67 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'uart_rx_band_gen' (56#1) [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/UART/uart_rx_band_gen.v:1]
INFO: [Synth 8-6157] synthesizing module 'uart_rx_ctrl' [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/UART/uart_rx_ctl.v:1]
	Parameter IDLE bound to: 4'b0000 
	Parameter BEGIN bound to: 4'b0001 
	Parameter DATA0 bound to: 4'b0010 
	Parameter DATA1 bound to: 4'b0011 
	Parameter DATA2 bound to: 4'b0100 
	Parameter DATA3 bound to: 4'b0101 
	Parameter DATA4 bound to: 4'b0110 
	Parameter DATA5 bound to: 4'b0111 
	Parameter DATA6 bound to: 4'b1000 
	Parameter DATA7 bound to: 4'b1001 
	Parameter END bound to: 4'b1010 
	Parameter BFREE bound to: 4'b1011 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/UART/uart_rx_ctl.v:48]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/UART/uart_rx_ctl.v:61]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/UART/uart_rx_ctl.v:74]
INFO: [Synth 8-6155] done synthesizing module 'uart_rx_ctrl' (57#1) [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/UART/uart_rx_ctl.v:1]
INFO: [Synth 8-6155] done synthesizing module 'uart_rx_module' (58#1) [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/UART/uart_rx_module.v:1]
INFO: [Synth 8-6155] done synthesizing module 'uart_module' (59#1) [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/UART/uart_module.v:1]
INFO: [Synth 8-6157] synthesizing module 'interrupt_gen' [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/interrupt_gen.v:1]
INFO: [Synth 8-6155] done synthesizing module 'interrupt_gen' (60#1) [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/interrupt_gen.v:1]
INFO: [Synth 8-6157] synthesizing module 'clock_gen' [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/clock_gen.v:1]
INFO: [Synth 8-6155] done synthesizing module 'clock_gen' (61#1) [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/clock_gen.v:1]
INFO: [Synth 8-6155] done synthesizing module 'TOP_integration_uart' (62#1) [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/TOP_integration_uart.v:1]
WARNING: [Synth 8-3331] design TOP_controller has unconnected port CSC_encoder_weight_one_vector_done
WARNING: [Synth 8-3331] design Psum_Requantizer has unconnected port data_in[20]
WARNING: [Synth 8-3331] design Psum_Requantizer has unconnected port data_in[19]
WARNING: [Synth 8-3331] design Psum_Requantizer has unconnected port data_in[18]
WARNING: [Synth 8-3331] design Psum_Requantizer has unconnected port data_in[9]
WARNING: [Synth 8-3331] design Psum_Requantizer has unconnected port data_in[8]
WARNING: [Synth 8-3331] design Psum_Requantizer has unconnected port data_in[7]
WARNING: [Synth 8-3331] design Psum_Requantizer has unconnected port data_in[6]
WARNING: [Synth 8-3331] design Psum_Requantizer has unconnected port data_in[5]
WARNING: [Synth 8-3331] design Psum_Requantizer has unconnected port data_in[4]
WARNING: [Synth 8-3331] design Psum_Requantizer has unconnected port data_in[3]
WARNING: [Synth 8-3331] design Psum_Requantizer has unconnected port data_in[2]
WARNING: [Synth 8-3331] design Psum_Requantizer has unconnected port data_in[1]
WARNING: [Synth 8-3331] design Psum_Requantizer has unconnected port data_in[0]
WARNING: [Synth 8-3331] design Psum_Data_SRAM_BRAM has unconnected port read_en
WARNING: [Synth 8-3331] design PSumSRAMBank has unconnected port psum_write_addr[9]
WARNING: [Synth 8-3331] design PSumSRAMBank has unconnected port psum_read_addr[9]
WARNING: [Synth 8-3331] design Iact_Data_SRAM_BRAM has unconnected port read_en
WARNING: [Synth 8-3331] design InAct_data_SRAM has unconnected port read_addr[9]
WARNING: [Synth 8-3331] design InAct_data_SRAM has unconnected port read_addr[8]
WARNING: [Synth 8-3331] design InAct_data_SRAM has unconnected port read_addr[7]
WARNING: [Synth 8-3331] design InAct_data_SRAM has unconnected port read_addr[6]
WARNING: [Synth 8-3331] design InAct_data_SRAM has unconnected port read_addr[5]
WARNING: [Synth 8-3331] design Iact_Addr_SRAM_BRAM has unconnected port read_en
WARNING: [Synth 8-3331] design InAct_addr_SRAM has unconnected port read_addr[9]
WARNING: [Synth 8-3331] design InAct_addr_SRAM has unconnected port read_addr[8]
WARNING: [Synth 8-3331] design InAct_addr_SRAM has unconnected port read_addr[7]
WARNING: [Synth 8-3331] design InAct_addr_SRAM has unconnected port read_addr[6]
WARNING: [Synth 8-3331] design InAct_addr_SRAM has unconnected port read_addr[5]
WARNING: [Synth 8-3331] design Weight_DATA_Spad_BRAM has unconnected port read_en
WARNING: [Synth 8-3331] design Iact_DATA_Spad_BRAM has unconnected port read_en
WARNING: [Synth 8-3331] design ClusterGroup has unconnected port GLB_psum_0_data_in_valid
WARNING: [Synth 8-3331] design ClusterGroup has unconnected port GLB_psum_0_data_in[20]
WARNING: [Synth 8-3331] design ClusterGroup has unconnected port GLB_psum_0_data_in[19]
WARNING: [Synth 8-3331] design ClusterGroup has unconnected port GLB_psum_0_data_in[18]
WARNING: [Synth 8-3331] design ClusterGroup has unconnected port GLB_psum_0_data_in[17]
WARNING: [Synth 8-3331] design ClusterGroup has unconnected port GLB_psum_0_data_in[16]
WARNING: [Synth 8-3331] design ClusterGroup has unconnected port GLB_psum_0_data_in[15]
WARNING: [Synth 8-3331] design ClusterGroup has unconnected port GLB_psum_0_data_in[14]
WARNING: [Synth 8-3331] design ClusterGroup has unconnected port GLB_psum_0_data_in[13]
WARNING: [Synth 8-3331] design ClusterGroup has unconnected port GLB_psum_0_data_in[12]
WARNING: [Synth 8-3331] design ClusterGroup has unconnected port GLB_psum_0_data_in[11]
WARNING: [Synth 8-3331] design ClusterGroup has unconnected port GLB_psum_0_data_in[10]
WARNING: [Synth 8-3331] design ClusterGroup has unconnected port GLB_psum_0_data_in[9]
WARNING: [Synth 8-3331] design ClusterGroup has unconnected port GLB_psum_0_data_in[8]
WARNING: [Synth 8-3331] design ClusterGroup has unconnected port GLB_psum_0_data_in[7]
WARNING: [Synth 8-3331] design ClusterGroup has unconnected port GLB_psum_0_data_in[6]
WARNING: [Synth 8-3331] design ClusterGroup has unconnected port GLB_psum_0_data_in[5]
WARNING: [Synth 8-3331] design ClusterGroup has unconnected port GLB_psum_0_data_in[4]
WARNING: [Synth 8-3331] design ClusterGroup has unconnected port GLB_psum_0_data_in[3]
WARNING: [Synth 8-3331] design ClusterGroup has unconnected port GLB_psum_0_data_in[2]
WARNING: [Synth 8-3331] design ClusterGroup has unconnected port GLB_psum_0_data_in[1]
WARNING: [Synth 8-3331] design ClusterGroup has unconnected port GLB_psum_0_data_in[0]
WARNING: [Synth 8-3331] design ClusterGroup has unconnected port GLB_psum_1_data_in_valid
WARNING: [Synth 8-3331] design ClusterGroup has unconnected port GLB_psum_1_data_in[20]
WARNING: [Synth 8-3331] design ClusterGroup has unconnected port GLB_psum_1_data_in[19]
WARNING: [Synth 8-3331] design ClusterGroup has unconnected port GLB_psum_1_data_in[18]
WARNING: [Synth 8-3331] design ClusterGroup has unconnected port GLB_psum_1_data_in[17]
WARNING: [Synth 8-3331] design ClusterGroup has unconnected port GLB_psum_1_data_in[16]
WARNING: [Synth 8-3331] design ClusterGroup has unconnected port GLB_psum_1_data_in[15]
WARNING: [Synth 8-3331] design ClusterGroup has unconnected port GLB_psum_1_data_in[14]
WARNING: [Synth 8-3331] design ClusterGroup has unconnected port GLB_psum_1_data_in[13]
WARNING: [Synth 8-3331] design ClusterGroup has unconnected port GLB_psum_1_data_in[12]
WARNING: [Synth 8-3331] design ClusterGroup has unconnected port GLB_psum_1_data_in[11]
WARNING: [Synth 8-3331] design ClusterGroup has unconnected port GLB_psum_1_data_in[10]
WARNING: [Synth 8-3331] design ClusterGroup has unconnected port GLB_psum_1_data_in[9]
WARNING: [Synth 8-3331] design ClusterGroup has unconnected port GLB_psum_1_data_in[8]
WARNING: [Synth 8-3331] design ClusterGroup has unconnected port GLB_psum_1_data_in[7]
WARNING: [Synth 8-3331] design ClusterGroup has unconnected port GLB_psum_1_data_in[6]
WARNING: [Synth 8-3331] design ClusterGroup has unconnected port GLB_psum_1_data_in[5]
WARNING: [Synth 8-3331] design ClusterGroup has unconnected port GLB_psum_1_data_in[4]
WARNING: [Synth 8-3331] design ClusterGroup has unconnected port GLB_psum_1_data_in[3]
WARNING: [Synth 8-3331] design ClusterGroup has unconnected port GLB_psum_1_data_in[2]
WARNING: [Synth 8-3331] design ClusterGroup has unconnected port GLB_psum_1_data_in[1]
WARNING: [Synth 8-3331] design ClusterGroup has unconnected port GLB_psum_1_data_in[0]
WARNING: [Synth 8-3331] design ClusterGroup has unconnected port GLB_psum_2_data_in_valid
WARNING: [Synth 8-3331] design ClusterGroup has unconnected port GLB_psum_2_data_in[20]
WARNING: [Synth 8-3331] design ClusterGroup has unconnected port GLB_psum_2_data_in[19]
WARNING: [Synth 8-3331] design ClusterGroup has unconnected port GLB_psum_2_data_in[18]
WARNING: [Synth 8-3331] design ClusterGroup has unconnected port GLB_psum_2_data_in[17]
WARNING: [Synth 8-3331] design ClusterGroup has unconnected port GLB_psum_2_data_in[16]
WARNING: [Synth 8-3331] design ClusterGroup has unconnected port GLB_psum_2_data_in[15]
WARNING: [Synth 8-3331] design ClusterGroup has unconnected port GLB_psum_2_data_in[14]
WARNING: [Synth 8-3331] design ClusterGroup has unconnected port GLB_psum_2_data_in[13]
WARNING: [Synth 8-3331] design ClusterGroup has unconnected port GLB_psum_2_data_in[12]
WARNING: [Synth 8-3331] design ClusterGroup has unconnected port GLB_psum_2_data_in[11]
WARNING: [Synth 8-3331] design ClusterGroup has unconnected port GLB_psum_2_data_in[10]
WARNING: [Synth 8-3331] design ClusterGroup has unconnected port GLB_psum_2_data_in[9]
WARNING: [Synth 8-3331] design ClusterGroup has unconnected port GLB_psum_2_data_in[8]
WARNING: [Synth 8-3331] design ClusterGroup has unconnected port GLB_psum_2_data_in[7]
WARNING: [Synth 8-3331] design ClusterGroup has unconnected port GLB_psum_2_data_in[6]
WARNING: [Synth 8-3331] design ClusterGroup has unconnected port GLB_psum_2_data_in[5]
WARNING: [Synth 8-3331] design ClusterGroup has unconnected port GLB_psum_2_data_in[4]
WARNING: [Synth 8-3331] design ClusterGroup has unconnected port GLB_psum_2_data_in[3]
WARNING: [Synth 8-3331] design ClusterGroup has unconnected port GLB_psum_2_data_in[2]
WARNING: [Synth 8-3331] design ClusterGroup has unconnected port GLB_psum_2_data_in[1]
WARNING: [Synth 8-3331] design ClusterGroup has unconnected port GLB_psum_2_data_in[0]
WARNING: [Synth 8-3331] design ClusterGroup has unconnected port cg_north_psum_0_out_ready
WARNING: [Synth 8-3331] design ClusterGroup has unconnected port cg_north_psum_1_out_ready
WARNING: [Synth 8-3331] design ClusterGroup has unconnected port cg_north_psum_2_out_ready
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 961.465 ; gain = 304.004
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 962.293 ; gain = 304.832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 962.293 ; gain = 304.832
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_ifmap_BRAM/IP_ifmap_BRAM/IP_ifmap_BRAM_in_context.xdc] for cell 'uart_module_inst/u0'
Finished Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_ifmap_BRAM/IP_ifmap_BRAM/IP_ifmap_BRAM_in_context.xdc] for cell 'uart_module_inst/u0'
Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Psum_Rearrange_BRAM/IP_Psum_Rearrange_BRAM/IP_Psum_Rearrange_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/psum_rearrange/Psum_Rearrange_BRAM_inst/u0'
Finished Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Psum_Rearrange_BRAM/IP_Psum_Rearrange_BRAM/IP_Psum_Rearrange_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/psum_rearrange/Psum_Rearrange_BRAM_inst/u0'
Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Psum_Data_SRAM_BRAM/IP_Psum_Data_SRAM_BRAM/IP_Psum_Data_SRAM_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_0_0/GLBCluster/pSumSRAM0/Psum_Data_SRAM_BRAM_inst/u0'
Finished Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Psum_Data_SRAM_BRAM/IP_Psum_Data_SRAM_BRAM/IP_Psum_Data_SRAM_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_0_0/GLBCluster/pSumSRAM0/Psum_Data_SRAM_BRAM_inst/u0'
Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Psum_Data_SRAM_BRAM/IP_Psum_Data_SRAM_BRAM/IP_Psum_Data_SRAM_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_0_0/GLBCluster/pSumSRAM1/Psum_Data_SRAM_BRAM_inst/u0'
Finished Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Psum_Data_SRAM_BRAM/IP_Psum_Data_SRAM_BRAM/IP_Psum_Data_SRAM_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_0_0/GLBCluster/pSumSRAM1/Psum_Data_SRAM_BRAM_inst/u0'
Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Psum_Data_SRAM_BRAM/IP_Psum_Data_SRAM_BRAM/IP_Psum_Data_SRAM_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_0_0/GLBCluster/pSumSRAM2/Psum_Data_SRAM_BRAM_inst/u0'
Finished Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Psum_Data_SRAM_BRAM/IP_Psum_Data_SRAM_BRAM/IP_Psum_Data_SRAM_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_0_0/GLBCluster/pSumSRAM2/Psum_Data_SRAM_BRAM_inst/u0'
Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Psum_Data_SRAM_BRAM/IP_Psum_Data_SRAM_BRAM/IP_Psum_Data_SRAM_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_0_1/GLBCluster/pSumSRAM0/Psum_Data_SRAM_BRAM_inst/u0'
Finished Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Psum_Data_SRAM_BRAM/IP_Psum_Data_SRAM_BRAM/IP_Psum_Data_SRAM_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_0_1/GLBCluster/pSumSRAM0/Psum_Data_SRAM_BRAM_inst/u0'
Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Psum_Data_SRAM_BRAM/IP_Psum_Data_SRAM_BRAM/IP_Psum_Data_SRAM_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_0_1/GLBCluster/pSumSRAM1/Psum_Data_SRAM_BRAM_inst/u0'
Finished Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Psum_Data_SRAM_BRAM/IP_Psum_Data_SRAM_BRAM/IP_Psum_Data_SRAM_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_0_1/GLBCluster/pSumSRAM1/Psum_Data_SRAM_BRAM_inst/u0'
Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Psum_Data_SRAM_BRAM/IP_Psum_Data_SRAM_BRAM/IP_Psum_Data_SRAM_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_0_1/GLBCluster/pSumSRAM2/Psum_Data_SRAM_BRAM_inst/u0'
Finished Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Psum_Data_SRAM_BRAM/IP_Psum_Data_SRAM_BRAM/IP_Psum_Data_SRAM_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_0_1/GLBCluster/pSumSRAM2/Psum_Data_SRAM_BRAM_inst/u0'
Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Psum_Data_SRAM_BRAM/IP_Psum_Data_SRAM_BRAM/IP_Psum_Data_SRAM_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_1_0/GLBCluster/pSumSRAM0/Psum_Data_SRAM_BRAM_inst/u0'
Finished Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Psum_Data_SRAM_BRAM/IP_Psum_Data_SRAM_BRAM/IP_Psum_Data_SRAM_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_1_0/GLBCluster/pSumSRAM0/Psum_Data_SRAM_BRAM_inst/u0'
Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Psum_Data_SRAM_BRAM/IP_Psum_Data_SRAM_BRAM/IP_Psum_Data_SRAM_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_1_0/GLBCluster/pSumSRAM1/Psum_Data_SRAM_BRAM_inst/u0'
Finished Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Psum_Data_SRAM_BRAM/IP_Psum_Data_SRAM_BRAM/IP_Psum_Data_SRAM_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_1_0/GLBCluster/pSumSRAM1/Psum_Data_SRAM_BRAM_inst/u0'
Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Psum_Data_SRAM_BRAM/IP_Psum_Data_SRAM_BRAM/IP_Psum_Data_SRAM_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_1_0/GLBCluster/pSumSRAM2/Psum_Data_SRAM_BRAM_inst/u0'
Finished Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Psum_Data_SRAM_BRAM/IP_Psum_Data_SRAM_BRAM/IP_Psum_Data_SRAM_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_1_0/GLBCluster/pSumSRAM2/Psum_Data_SRAM_BRAM_inst/u0'
Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Psum_Data_SRAM_BRAM/IP_Psum_Data_SRAM_BRAM/IP_Psum_Data_SRAM_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_1_1/GLBCluster/pSumSRAM0/Psum_Data_SRAM_BRAM_inst/u0'
Finished Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Psum_Data_SRAM_BRAM/IP_Psum_Data_SRAM_BRAM/IP_Psum_Data_SRAM_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_1_1/GLBCluster/pSumSRAM0/Psum_Data_SRAM_BRAM_inst/u0'
Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Psum_Data_SRAM_BRAM/IP_Psum_Data_SRAM_BRAM/IP_Psum_Data_SRAM_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_1_1/GLBCluster/pSumSRAM1/Psum_Data_SRAM_BRAM_inst/u0'
Finished Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Psum_Data_SRAM_BRAM/IP_Psum_Data_SRAM_BRAM/IP_Psum_Data_SRAM_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_1_1/GLBCluster/pSumSRAM1/Psum_Data_SRAM_BRAM_inst/u0'
Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Psum_Data_SRAM_BRAM/IP_Psum_Data_SRAM_BRAM/IP_Psum_Data_SRAM_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_1_1/GLBCluster/pSumSRAM2/Psum_Data_SRAM_BRAM_inst/u0'
Finished Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Psum_Data_SRAM_BRAM/IP_Psum_Data_SRAM_BRAM/IP_Psum_Data_SRAM_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_1_1/GLBCluster/pSumSRAM2/Psum_Data_SRAM_BRAM_inst/u0'
Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Iact_Data_SRAM_BRAM/IP_Iact_Data_SRAM_BRAM/IP_Iact_Data_SRAM_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_0_0/GLBCluster/inActSRAM_0_0/dataSRAM/Iact_Data_SRAM_BRAM_inst/u0'
Finished Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Iact_Data_SRAM_BRAM/IP_Iact_Data_SRAM_BRAM/IP_Iact_Data_SRAM_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_0_0/GLBCluster/inActSRAM_0_0/dataSRAM/Iact_Data_SRAM_BRAM_inst/u0'
Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Iact_Data_SRAM_BRAM/IP_Iact_Data_SRAM_BRAM/IP_Iact_Data_SRAM_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_0_0/GLBCluster/inActSRAM_0_1/dataSRAM/Iact_Data_SRAM_BRAM_inst/u0'
Finished Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Iact_Data_SRAM_BRAM/IP_Iact_Data_SRAM_BRAM/IP_Iact_Data_SRAM_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_0_0/GLBCluster/inActSRAM_0_1/dataSRAM/Iact_Data_SRAM_BRAM_inst/u0'
Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Iact_Data_SRAM_BRAM/IP_Iact_Data_SRAM_BRAM/IP_Iact_Data_SRAM_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_0_0/GLBCluster/inActSRAM_0_2/dataSRAM/Iact_Data_SRAM_BRAM_inst/u0'
Finished Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Iact_Data_SRAM_BRAM/IP_Iact_Data_SRAM_BRAM/IP_Iact_Data_SRAM_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_0_0/GLBCluster/inActSRAM_0_2/dataSRAM/Iact_Data_SRAM_BRAM_inst/u0'
Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Iact_Data_SRAM_BRAM/IP_Iact_Data_SRAM_BRAM/IP_Iact_Data_SRAM_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_0_0/GLBCluster/inActSRAM_1_0/dataSRAM/Iact_Data_SRAM_BRAM_inst/u0'
Finished Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Iact_Data_SRAM_BRAM/IP_Iact_Data_SRAM_BRAM/IP_Iact_Data_SRAM_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_0_0/GLBCluster/inActSRAM_1_0/dataSRAM/Iact_Data_SRAM_BRAM_inst/u0'
Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Iact_Data_SRAM_BRAM/IP_Iact_Data_SRAM_BRAM/IP_Iact_Data_SRAM_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_0_0/GLBCluster/inActSRAM_1_1/dataSRAM/Iact_Data_SRAM_BRAM_inst/u0'
Finished Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Iact_Data_SRAM_BRAM/IP_Iact_Data_SRAM_BRAM/IP_Iact_Data_SRAM_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_0_0/GLBCluster/inActSRAM_1_1/dataSRAM/Iact_Data_SRAM_BRAM_inst/u0'
Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Iact_Data_SRAM_BRAM/IP_Iact_Data_SRAM_BRAM/IP_Iact_Data_SRAM_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_0_0/GLBCluster/inActSRAM_1_2/dataSRAM/Iact_Data_SRAM_BRAM_inst/u0'
Finished Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Iact_Data_SRAM_BRAM/IP_Iact_Data_SRAM_BRAM/IP_Iact_Data_SRAM_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_0_0/GLBCluster/inActSRAM_1_2/dataSRAM/Iact_Data_SRAM_BRAM_inst/u0'
Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Iact_Data_SRAM_BRAM/IP_Iact_Data_SRAM_BRAM/IP_Iact_Data_SRAM_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_0_0/GLBCluster/inActSRAM_2_0/dataSRAM/Iact_Data_SRAM_BRAM_inst/u0'
Finished Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Iact_Data_SRAM_BRAM/IP_Iact_Data_SRAM_BRAM/IP_Iact_Data_SRAM_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_0_0/GLBCluster/inActSRAM_2_0/dataSRAM/Iact_Data_SRAM_BRAM_inst/u0'
Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Iact_Data_SRAM_BRAM/IP_Iact_Data_SRAM_BRAM/IP_Iact_Data_SRAM_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_0_0/GLBCluster/inActSRAM_2_1/dataSRAM/Iact_Data_SRAM_BRAM_inst/u0'
Finished Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Iact_Data_SRAM_BRAM/IP_Iact_Data_SRAM_BRAM/IP_Iact_Data_SRAM_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_0_0/GLBCluster/inActSRAM_2_1/dataSRAM/Iact_Data_SRAM_BRAM_inst/u0'
Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Iact_Data_SRAM_BRAM/IP_Iact_Data_SRAM_BRAM/IP_Iact_Data_SRAM_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_0_0/GLBCluster/inActSRAM_2_2/dataSRAM/Iact_Data_SRAM_BRAM_inst/u0'
Finished Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Iact_Data_SRAM_BRAM/IP_Iact_Data_SRAM_BRAM/IP_Iact_Data_SRAM_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_0_0/GLBCluster/inActSRAM_2_2/dataSRAM/Iact_Data_SRAM_BRAM_inst/u0'
Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Iact_Data_SRAM_BRAM/IP_Iact_Data_SRAM_BRAM/IP_Iact_Data_SRAM_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_0_1/GLBCluster/inActSRAM_0_0/dataSRAM/Iact_Data_SRAM_BRAM_inst/u0'
Finished Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Iact_Data_SRAM_BRAM/IP_Iact_Data_SRAM_BRAM/IP_Iact_Data_SRAM_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_0_1/GLBCluster/inActSRAM_0_0/dataSRAM/Iact_Data_SRAM_BRAM_inst/u0'
Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Iact_Data_SRAM_BRAM/IP_Iact_Data_SRAM_BRAM/IP_Iact_Data_SRAM_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_0_1/GLBCluster/inActSRAM_0_1/dataSRAM/Iact_Data_SRAM_BRAM_inst/u0'
Finished Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Iact_Data_SRAM_BRAM/IP_Iact_Data_SRAM_BRAM/IP_Iact_Data_SRAM_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_0_1/GLBCluster/inActSRAM_0_1/dataSRAM/Iact_Data_SRAM_BRAM_inst/u0'
Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Iact_Data_SRAM_BRAM/IP_Iact_Data_SRAM_BRAM/IP_Iact_Data_SRAM_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_0_1/GLBCluster/inActSRAM_0_2/dataSRAM/Iact_Data_SRAM_BRAM_inst/u0'
Finished Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Iact_Data_SRAM_BRAM/IP_Iact_Data_SRAM_BRAM/IP_Iact_Data_SRAM_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_0_1/GLBCluster/inActSRAM_0_2/dataSRAM/Iact_Data_SRAM_BRAM_inst/u0'
Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Iact_Data_SRAM_BRAM/IP_Iact_Data_SRAM_BRAM/IP_Iact_Data_SRAM_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_0_1/GLBCluster/inActSRAM_1_0/dataSRAM/Iact_Data_SRAM_BRAM_inst/u0'
Finished Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Iact_Data_SRAM_BRAM/IP_Iact_Data_SRAM_BRAM/IP_Iact_Data_SRAM_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_0_1/GLBCluster/inActSRAM_1_0/dataSRAM/Iact_Data_SRAM_BRAM_inst/u0'
Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Iact_Data_SRAM_BRAM/IP_Iact_Data_SRAM_BRAM/IP_Iact_Data_SRAM_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_0_1/GLBCluster/inActSRAM_1_1/dataSRAM/Iact_Data_SRAM_BRAM_inst/u0'
Finished Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Iact_Data_SRAM_BRAM/IP_Iact_Data_SRAM_BRAM/IP_Iact_Data_SRAM_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_0_1/GLBCluster/inActSRAM_1_1/dataSRAM/Iact_Data_SRAM_BRAM_inst/u0'
Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Iact_Data_SRAM_BRAM/IP_Iact_Data_SRAM_BRAM/IP_Iact_Data_SRAM_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_0_1/GLBCluster/inActSRAM_1_2/dataSRAM/Iact_Data_SRAM_BRAM_inst/u0'
Finished Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Iact_Data_SRAM_BRAM/IP_Iact_Data_SRAM_BRAM/IP_Iact_Data_SRAM_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_0_1/GLBCluster/inActSRAM_1_2/dataSRAM/Iact_Data_SRAM_BRAM_inst/u0'
Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Iact_Data_SRAM_BRAM/IP_Iact_Data_SRAM_BRAM/IP_Iact_Data_SRAM_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_0_1/GLBCluster/inActSRAM_2_0/dataSRAM/Iact_Data_SRAM_BRAM_inst/u0'
Finished Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Iact_Data_SRAM_BRAM/IP_Iact_Data_SRAM_BRAM/IP_Iact_Data_SRAM_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_0_1/GLBCluster/inActSRAM_2_0/dataSRAM/Iact_Data_SRAM_BRAM_inst/u0'
Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Iact_Data_SRAM_BRAM/IP_Iact_Data_SRAM_BRAM/IP_Iact_Data_SRAM_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_0_1/GLBCluster/inActSRAM_2_1/dataSRAM/Iact_Data_SRAM_BRAM_inst/u0'
Finished Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Iact_Data_SRAM_BRAM/IP_Iact_Data_SRAM_BRAM/IP_Iact_Data_SRAM_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_0_1/GLBCluster/inActSRAM_2_1/dataSRAM/Iact_Data_SRAM_BRAM_inst/u0'
Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Iact_Data_SRAM_BRAM/IP_Iact_Data_SRAM_BRAM/IP_Iact_Data_SRAM_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_0_1/GLBCluster/inActSRAM_2_2/dataSRAM/Iact_Data_SRAM_BRAM_inst/u0'
Finished Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Iact_Data_SRAM_BRAM/IP_Iact_Data_SRAM_BRAM/IP_Iact_Data_SRAM_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_0_1/GLBCluster/inActSRAM_2_2/dataSRAM/Iact_Data_SRAM_BRAM_inst/u0'
Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Iact_Data_SRAM_BRAM/IP_Iact_Data_SRAM_BRAM/IP_Iact_Data_SRAM_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_1_0/GLBCluster/inActSRAM_0_0/dataSRAM/Iact_Data_SRAM_BRAM_inst/u0'
Finished Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Iact_Data_SRAM_BRAM/IP_Iact_Data_SRAM_BRAM/IP_Iact_Data_SRAM_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_1_0/GLBCluster/inActSRAM_0_0/dataSRAM/Iact_Data_SRAM_BRAM_inst/u0'
Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Iact_Data_SRAM_BRAM/IP_Iact_Data_SRAM_BRAM/IP_Iact_Data_SRAM_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_1_0/GLBCluster/inActSRAM_0_1/dataSRAM/Iact_Data_SRAM_BRAM_inst/u0'
Finished Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Iact_Data_SRAM_BRAM/IP_Iact_Data_SRAM_BRAM/IP_Iact_Data_SRAM_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_1_0/GLBCluster/inActSRAM_0_1/dataSRAM/Iact_Data_SRAM_BRAM_inst/u0'
Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Iact_Data_SRAM_BRAM/IP_Iact_Data_SRAM_BRAM/IP_Iact_Data_SRAM_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_1_0/GLBCluster/inActSRAM_0_2/dataSRAM/Iact_Data_SRAM_BRAM_inst/u0'
Finished Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Iact_Data_SRAM_BRAM/IP_Iact_Data_SRAM_BRAM/IP_Iact_Data_SRAM_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_1_0/GLBCluster/inActSRAM_0_2/dataSRAM/Iact_Data_SRAM_BRAM_inst/u0'
Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Iact_Data_SRAM_BRAM/IP_Iact_Data_SRAM_BRAM/IP_Iact_Data_SRAM_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_1_0/GLBCluster/inActSRAM_1_0/dataSRAM/Iact_Data_SRAM_BRAM_inst/u0'
Finished Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Iact_Data_SRAM_BRAM/IP_Iact_Data_SRAM_BRAM/IP_Iact_Data_SRAM_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_1_0/GLBCluster/inActSRAM_1_0/dataSRAM/Iact_Data_SRAM_BRAM_inst/u0'
Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Iact_Data_SRAM_BRAM/IP_Iact_Data_SRAM_BRAM/IP_Iact_Data_SRAM_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_1_0/GLBCluster/inActSRAM_1_1/dataSRAM/Iact_Data_SRAM_BRAM_inst/u0'
Finished Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Iact_Data_SRAM_BRAM/IP_Iact_Data_SRAM_BRAM/IP_Iact_Data_SRAM_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_1_0/GLBCluster/inActSRAM_1_1/dataSRAM/Iact_Data_SRAM_BRAM_inst/u0'
Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Iact_Data_SRAM_BRAM/IP_Iact_Data_SRAM_BRAM/IP_Iact_Data_SRAM_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_1_0/GLBCluster/inActSRAM_1_2/dataSRAM/Iact_Data_SRAM_BRAM_inst/u0'
Finished Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Iact_Data_SRAM_BRAM/IP_Iact_Data_SRAM_BRAM/IP_Iact_Data_SRAM_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_1_0/GLBCluster/inActSRAM_1_2/dataSRAM/Iact_Data_SRAM_BRAM_inst/u0'
Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Iact_Data_SRAM_BRAM/IP_Iact_Data_SRAM_BRAM/IP_Iact_Data_SRAM_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_1_0/GLBCluster/inActSRAM_2_0/dataSRAM/Iact_Data_SRAM_BRAM_inst/u0'
Finished Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Iact_Data_SRAM_BRAM/IP_Iact_Data_SRAM_BRAM/IP_Iact_Data_SRAM_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_1_0/GLBCluster/inActSRAM_2_0/dataSRAM/Iact_Data_SRAM_BRAM_inst/u0'
Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Iact_Data_SRAM_BRAM/IP_Iact_Data_SRAM_BRAM/IP_Iact_Data_SRAM_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_1_0/GLBCluster/inActSRAM_2_1/dataSRAM/Iact_Data_SRAM_BRAM_inst/u0'
Finished Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Iact_Data_SRAM_BRAM/IP_Iact_Data_SRAM_BRAM/IP_Iact_Data_SRAM_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_1_0/GLBCluster/inActSRAM_2_1/dataSRAM/Iact_Data_SRAM_BRAM_inst/u0'
Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Iact_Data_SRAM_BRAM/IP_Iact_Data_SRAM_BRAM/IP_Iact_Data_SRAM_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_1_0/GLBCluster/inActSRAM_2_2/dataSRAM/Iact_Data_SRAM_BRAM_inst/u0'
Finished Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Iact_Data_SRAM_BRAM/IP_Iact_Data_SRAM_BRAM/IP_Iact_Data_SRAM_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_1_0/GLBCluster/inActSRAM_2_2/dataSRAM/Iact_Data_SRAM_BRAM_inst/u0'
Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Iact_Data_SRAM_BRAM/IP_Iact_Data_SRAM_BRAM/IP_Iact_Data_SRAM_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_1_1/GLBCluster/inActSRAM_0_0/dataSRAM/Iact_Data_SRAM_BRAM_inst/u0'
Finished Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Iact_Data_SRAM_BRAM/IP_Iact_Data_SRAM_BRAM/IP_Iact_Data_SRAM_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_1_1/GLBCluster/inActSRAM_0_0/dataSRAM/Iact_Data_SRAM_BRAM_inst/u0'
Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Iact_Data_SRAM_BRAM/IP_Iact_Data_SRAM_BRAM/IP_Iact_Data_SRAM_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_1_1/GLBCluster/inActSRAM_0_1/dataSRAM/Iact_Data_SRAM_BRAM_inst/u0'
Finished Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Iact_Data_SRAM_BRAM/IP_Iact_Data_SRAM_BRAM/IP_Iact_Data_SRAM_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_1_1/GLBCluster/inActSRAM_0_1/dataSRAM/Iact_Data_SRAM_BRAM_inst/u0'
Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Iact_Data_SRAM_BRAM/IP_Iact_Data_SRAM_BRAM/IP_Iact_Data_SRAM_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_1_1/GLBCluster/inActSRAM_0_2/dataSRAM/Iact_Data_SRAM_BRAM_inst/u0'
Finished Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Iact_Data_SRAM_BRAM/IP_Iact_Data_SRAM_BRAM/IP_Iact_Data_SRAM_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_1_1/GLBCluster/inActSRAM_0_2/dataSRAM/Iact_Data_SRAM_BRAM_inst/u0'
Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Iact_Data_SRAM_BRAM/IP_Iact_Data_SRAM_BRAM/IP_Iact_Data_SRAM_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_1_1/GLBCluster/inActSRAM_1_0/dataSRAM/Iact_Data_SRAM_BRAM_inst/u0'
Finished Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Iact_Data_SRAM_BRAM/IP_Iact_Data_SRAM_BRAM/IP_Iact_Data_SRAM_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_1_1/GLBCluster/inActSRAM_1_0/dataSRAM/Iact_Data_SRAM_BRAM_inst/u0'
Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Iact_Data_SRAM_BRAM/IP_Iact_Data_SRAM_BRAM/IP_Iact_Data_SRAM_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_1_1/GLBCluster/inActSRAM_1_1/dataSRAM/Iact_Data_SRAM_BRAM_inst/u0'
Finished Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Iact_Data_SRAM_BRAM/IP_Iact_Data_SRAM_BRAM/IP_Iact_Data_SRAM_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_1_1/GLBCluster/inActSRAM_1_1/dataSRAM/Iact_Data_SRAM_BRAM_inst/u0'
Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Iact_Data_SRAM_BRAM/IP_Iact_Data_SRAM_BRAM/IP_Iact_Data_SRAM_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_1_1/GLBCluster/inActSRAM_1_2/dataSRAM/Iact_Data_SRAM_BRAM_inst/u0'
Finished Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Iact_Data_SRAM_BRAM/IP_Iact_Data_SRAM_BRAM/IP_Iact_Data_SRAM_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_1_1/GLBCluster/inActSRAM_1_2/dataSRAM/Iact_Data_SRAM_BRAM_inst/u0'
Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Iact_Data_SRAM_BRAM/IP_Iact_Data_SRAM_BRAM/IP_Iact_Data_SRAM_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_1_1/GLBCluster/inActSRAM_2_0/dataSRAM/Iact_Data_SRAM_BRAM_inst/u0'
Finished Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Iact_Data_SRAM_BRAM/IP_Iact_Data_SRAM_BRAM/IP_Iact_Data_SRAM_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_1_1/GLBCluster/inActSRAM_2_0/dataSRAM/Iact_Data_SRAM_BRAM_inst/u0'
Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Iact_Data_SRAM_BRAM/IP_Iact_Data_SRAM_BRAM/IP_Iact_Data_SRAM_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_1_1/GLBCluster/inActSRAM_2_1/dataSRAM/Iact_Data_SRAM_BRAM_inst/u0'
Finished Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Iact_Data_SRAM_BRAM/IP_Iact_Data_SRAM_BRAM/IP_Iact_Data_SRAM_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_1_1/GLBCluster/inActSRAM_2_1/dataSRAM/Iact_Data_SRAM_BRAM_inst/u0'
Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Iact_Data_SRAM_BRAM/IP_Iact_Data_SRAM_BRAM/IP_Iact_Data_SRAM_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_1_1/GLBCluster/inActSRAM_2_2/dataSRAM/Iact_Data_SRAM_BRAM_inst/u0'
Finished Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Iact_Data_SRAM_BRAM/IP_Iact_Data_SRAM_BRAM/IP_Iact_Data_SRAM_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_1_1/GLBCluster/inActSRAM_2_2/dataSRAM/Iact_Data_SRAM_BRAM_inst/u0'
Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Iact_Addr_SRAM_BRAM/IP_Iact_Addr_SRAM_BRAM/IP_Iact_Addr_SRAM_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_0_0/GLBCluster/inActSRAM_0_0/addrSRAM/Iact_Addr_SRAM_BRAM_inst/u0'
Finished Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Iact_Addr_SRAM_BRAM/IP_Iact_Addr_SRAM_BRAM/IP_Iact_Addr_SRAM_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_0_0/GLBCluster/inActSRAM_0_0/addrSRAM/Iact_Addr_SRAM_BRAM_inst/u0'
Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Iact_Addr_SRAM_BRAM/IP_Iact_Addr_SRAM_BRAM/IP_Iact_Addr_SRAM_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_0_0/GLBCluster/inActSRAM_0_1/addrSRAM/Iact_Addr_SRAM_BRAM_inst/u0'
Finished Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Iact_Addr_SRAM_BRAM/IP_Iact_Addr_SRAM_BRAM/IP_Iact_Addr_SRAM_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_0_0/GLBCluster/inActSRAM_0_1/addrSRAM/Iact_Addr_SRAM_BRAM_inst/u0'
Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Iact_Addr_SRAM_BRAM/IP_Iact_Addr_SRAM_BRAM/IP_Iact_Addr_SRAM_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_0_0/GLBCluster/inActSRAM_0_2/addrSRAM/Iact_Addr_SRAM_BRAM_inst/u0'
Finished Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Iact_Addr_SRAM_BRAM/IP_Iact_Addr_SRAM_BRAM/IP_Iact_Addr_SRAM_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_0_0/GLBCluster/inActSRAM_0_2/addrSRAM/Iact_Addr_SRAM_BRAM_inst/u0'
Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Iact_Addr_SRAM_BRAM/IP_Iact_Addr_SRAM_BRAM/IP_Iact_Addr_SRAM_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_0_0/GLBCluster/inActSRAM_1_0/addrSRAM/Iact_Addr_SRAM_BRAM_inst/u0'
Finished Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Iact_Addr_SRAM_BRAM/IP_Iact_Addr_SRAM_BRAM/IP_Iact_Addr_SRAM_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_0_0/GLBCluster/inActSRAM_1_0/addrSRAM/Iact_Addr_SRAM_BRAM_inst/u0'
Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Iact_Addr_SRAM_BRAM/IP_Iact_Addr_SRAM_BRAM/IP_Iact_Addr_SRAM_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_0_0/GLBCluster/inActSRAM_1_1/addrSRAM/Iact_Addr_SRAM_BRAM_inst/u0'
Finished Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Iact_Addr_SRAM_BRAM/IP_Iact_Addr_SRAM_BRAM/IP_Iact_Addr_SRAM_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_0_0/GLBCluster/inActSRAM_1_1/addrSRAM/Iact_Addr_SRAM_BRAM_inst/u0'
Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Iact_Addr_SRAM_BRAM/IP_Iact_Addr_SRAM_BRAM/IP_Iact_Addr_SRAM_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_0_0/GLBCluster/inActSRAM_1_2/addrSRAM/Iact_Addr_SRAM_BRAM_inst/u0'
Finished Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Iact_Addr_SRAM_BRAM/IP_Iact_Addr_SRAM_BRAM/IP_Iact_Addr_SRAM_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_0_0/GLBCluster/inActSRAM_1_2/addrSRAM/Iact_Addr_SRAM_BRAM_inst/u0'
Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Iact_Addr_SRAM_BRAM/IP_Iact_Addr_SRAM_BRAM/IP_Iact_Addr_SRAM_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_0_0/GLBCluster/inActSRAM_2_0/addrSRAM/Iact_Addr_SRAM_BRAM_inst/u0'
Finished Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Iact_Addr_SRAM_BRAM/IP_Iact_Addr_SRAM_BRAM/IP_Iact_Addr_SRAM_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_0_0/GLBCluster/inActSRAM_2_0/addrSRAM/Iact_Addr_SRAM_BRAM_inst/u0'
Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Iact_Addr_SRAM_BRAM/IP_Iact_Addr_SRAM_BRAM/IP_Iact_Addr_SRAM_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_0_0/GLBCluster/inActSRAM_2_1/addrSRAM/Iact_Addr_SRAM_BRAM_inst/u0'
Finished Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Iact_Addr_SRAM_BRAM/IP_Iact_Addr_SRAM_BRAM/IP_Iact_Addr_SRAM_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_0_0/GLBCluster/inActSRAM_2_1/addrSRAM/Iact_Addr_SRAM_BRAM_inst/u0'
Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Iact_Addr_SRAM_BRAM/IP_Iact_Addr_SRAM_BRAM/IP_Iact_Addr_SRAM_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_0_0/GLBCluster/inActSRAM_2_2/addrSRAM/Iact_Addr_SRAM_BRAM_inst/u0'
Finished Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Iact_Addr_SRAM_BRAM/IP_Iact_Addr_SRAM_BRAM/IP_Iact_Addr_SRAM_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_0_0/GLBCluster/inActSRAM_2_2/addrSRAM/Iact_Addr_SRAM_BRAM_inst/u0'
Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Iact_Addr_SRAM_BRAM/IP_Iact_Addr_SRAM_BRAM/IP_Iact_Addr_SRAM_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_0_1/GLBCluster/inActSRAM_0_0/addrSRAM/Iact_Addr_SRAM_BRAM_inst/u0'
Finished Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Iact_Addr_SRAM_BRAM/IP_Iact_Addr_SRAM_BRAM/IP_Iact_Addr_SRAM_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_0_1/GLBCluster/inActSRAM_0_0/addrSRAM/Iact_Addr_SRAM_BRAM_inst/u0'
Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Iact_Addr_SRAM_BRAM/IP_Iact_Addr_SRAM_BRAM/IP_Iact_Addr_SRAM_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_0_1/GLBCluster/inActSRAM_0_1/addrSRAM/Iact_Addr_SRAM_BRAM_inst/u0'
Finished Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Iact_Addr_SRAM_BRAM/IP_Iact_Addr_SRAM_BRAM/IP_Iact_Addr_SRAM_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_0_1/GLBCluster/inActSRAM_0_1/addrSRAM/Iact_Addr_SRAM_BRAM_inst/u0'
Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Iact_Addr_SRAM_BRAM/IP_Iact_Addr_SRAM_BRAM/IP_Iact_Addr_SRAM_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_0_1/GLBCluster/inActSRAM_0_2/addrSRAM/Iact_Addr_SRAM_BRAM_inst/u0'
Finished Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Iact_Addr_SRAM_BRAM/IP_Iact_Addr_SRAM_BRAM/IP_Iact_Addr_SRAM_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_0_1/GLBCluster/inActSRAM_0_2/addrSRAM/Iact_Addr_SRAM_BRAM_inst/u0'
Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Iact_Addr_SRAM_BRAM/IP_Iact_Addr_SRAM_BRAM/IP_Iact_Addr_SRAM_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_0_1/GLBCluster/inActSRAM_1_0/addrSRAM/Iact_Addr_SRAM_BRAM_inst/u0'
Finished Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Iact_Addr_SRAM_BRAM/IP_Iact_Addr_SRAM_BRAM/IP_Iact_Addr_SRAM_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_0_1/GLBCluster/inActSRAM_1_0/addrSRAM/Iact_Addr_SRAM_BRAM_inst/u0'
Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Iact_Addr_SRAM_BRAM/IP_Iact_Addr_SRAM_BRAM/IP_Iact_Addr_SRAM_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_0_1/GLBCluster/inActSRAM_1_1/addrSRAM/Iact_Addr_SRAM_BRAM_inst/u0'
Finished Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Iact_Addr_SRAM_BRAM/IP_Iact_Addr_SRAM_BRAM/IP_Iact_Addr_SRAM_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_0_1/GLBCluster/inActSRAM_1_1/addrSRAM/Iact_Addr_SRAM_BRAM_inst/u0'
Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Iact_Addr_SRAM_BRAM/IP_Iact_Addr_SRAM_BRAM/IP_Iact_Addr_SRAM_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_0_1/GLBCluster/inActSRAM_1_2/addrSRAM/Iact_Addr_SRAM_BRAM_inst/u0'
Finished Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Iact_Addr_SRAM_BRAM/IP_Iact_Addr_SRAM_BRAM/IP_Iact_Addr_SRAM_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_0_1/GLBCluster/inActSRAM_1_2/addrSRAM/Iact_Addr_SRAM_BRAM_inst/u0'
Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Iact_Addr_SRAM_BRAM/IP_Iact_Addr_SRAM_BRAM/IP_Iact_Addr_SRAM_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_0_1/GLBCluster/inActSRAM_2_0/addrSRAM/Iact_Addr_SRAM_BRAM_inst/u0'
Finished Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Iact_Addr_SRAM_BRAM/IP_Iact_Addr_SRAM_BRAM/IP_Iact_Addr_SRAM_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_0_1/GLBCluster/inActSRAM_2_0/addrSRAM/Iact_Addr_SRAM_BRAM_inst/u0'
Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Iact_Addr_SRAM_BRAM/IP_Iact_Addr_SRAM_BRAM/IP_Iact_Addr_SRAM_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_0_1/GLBCluster/inActSRAM_2_1/addrSRAM/Iact_Addr_SRAM_BRAM_inst/u0'
Finished Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Iact_Addr_SRAM_BRAM/IP_Iact_Addr_SRAM_BRAM/IP_Iact_Addr_SRAM_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_0_1/GLBCluster/inActSRAM_2_1/addrSRAM/Iact_Addr_SRAM_BRAM_inst/u0'
Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Iact_Addr_SRAM_BRAM/IP_Iact_Addr_SRAM_BRAM/IP_Iact_Addr_SRAM_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_0_1/GLBCluster/inActSRAM_2_2/addrSRAM/Iact_Addr_SRAM_BRAM_inst/u0'
Finished Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Iact_Addr_SRAM_BRAM/IP_Iact_Addr_SRAM_BRAM/IP_Iact_Addr_SRAM_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_0_1/GLBCluster/inActSRAM_2_2/addrSRAM/Iact_Addr_SRAM_BRAM_inst/u0'
Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Iact_Addr_SRAM_BRAM/IP_Iact_Addr_SRAM_BRAM/IP_Iact_Addr_SRAM_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_1_0/GLBCluster/inActSRAM_0_0/addrSRAM/Iact_Addr_SRAM_BRAM_inst/u0'
Finished Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Iact_Addr_SRAM_BRAM/IP_Iact_Addr_SRAM_BRAM/IP_Iact_Addr_SRAM_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_1_0/GLBCluster/inActSRAM_0_0/addrSRAM/Iact_Addr_SRAM_BRAM_inst/u0'
Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Iact_Addr_SRAM_BRAM/IP_Iact_Addr_SRAM_BRAM/IP_Iact_Addr_SRAM_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_1_0/GLBCluster/inActSRAM_0_1/addrSRAM/Iact_Addr_SRAM_BRAM_inst/u0'
Finished Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Iact_Addr_SRAM_BRAM/IP_Iact_Addr_SRAM_BRAM/IP_Iact_Addr_SRAM_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_1_0/GLBCluster/inActSRAM_0_1/addrSRAM/Iact_Addr_SRAM_BRAM_inst/u0'
Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Iact_Addr_SRAM_BRAM/IP_Iact_Addr_SRAM_BRAM/IP_Iact_Addr_SRAM_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_1_0/GLBCluster/inActSRAM_0_2/addrSRAM/Iact_Addr_SRAM_BRAM_inst/u0'
Finished Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Iact_Addr_SRAM_BRAM/IP_Iact_Addr_SRAM_BRAM/IP_Iact_Addr_SRAM_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_1_0/GLBCluster/inActSRAM_0_2/addrSRAM/Iact_Addr_SRAM_BRAM_inst/u0'
Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Iact_Addr_SRAM_BRAM/IP_Iact_Addr_SRAM_BRAM/IP_Iact_Addr_SRAM_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_1_0/GLBCluster/inActSRAM_1_0/addrSRAM/Iact_Addr_SRAM_BRAM_inst/u0'
Finished Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Iact_Addr_SRAM_BRAM/IP_Iact_Addr_SRAM_BRAM/IP_Iact_Addr_SRAM_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_1_0/GLBCluster/inActSRAM_1_0/addrSRAM/Iact_Addr_SRAM_BRAM_inst/u0'
Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Iact_Addr_SRAM_BRAM/IP_Iact_Addr_SRAM_BRAM/IP_Iact_Addr_SRAM_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_1_0/GLBCluster/inActSRAM_1_1/addrSRAM/Iact_Addr_SRAM_BRAM_inst/u0'
Finished Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Iact_Addr_SRAM_BRAM/IP_Iact_Addr_SRAM_BRAM/IP_Iact_Addr_SRAM_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_1_0/GLBCluster/inActSRAM_1_1/addrSRAM/Iact_Addr_SRAM_BRAM_inst/u0'
Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Iact_Addr_SRAM_BRAM/IP_Iact_Addr_SRAM_BRAM/IP_Iact_Addr_SRAM_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_1_0/GLBCluster/inActSRAM_1_2/addrSRAM/Iact_Addr_SRAM_BRAM_inst/u0'
Finished Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Iact_Addr_SRAM_BRAM/IP_Iact_Addr_SRAM_BRAM/IP_Iact_Addr_SRAM_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_1_0/GLBCluster/inActSRAM_1_2/addrSRAM/Iact_Addr_SRAM_BRAM_inst/u0'
Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Iact_Addr_SRAM_BRAM/IP_Iact_Addr_SRAM_BRAM/IP_Iact_Addr_SRAM_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_1_0/GLBCluster/inActSRAM_2_0/addrSRAM/Iact_Addr_SRAM_BRAM_inst/u0'
Finished Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Iact_Addr_SRAM_BRAM/IP_Iact_Addr_SRAM_BRAM/IP_Iact_Addr_SRAM_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_1_0/GLBCluster/inActSRAM_2_0/addrSRAM/Iact_Addr_SRAM_BRAM_inst/u0'
Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Iact_Addr_SRAM_BRAM/IP_Iact_Addr_SRAM_BRAM/IP_Iact_Addr_SRAM_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_1_0/GLBCluster/inActSRAM_2_1/addrSRAM/Iact_Addr_SRAM_BRAM_inst/u0'
Finished Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Iact_Addr_SRAM_BRAM/IP_Iact_Addr_SRAM_BRAM/IP_Iact_Addr_SRAM_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_1_0/GLBCluster/inActSRAM_2_1/addrSRAM/Iact_Addr_SRAM_BRAM_inst/u0'
Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Iact_Addr_SRAM_BRAM/IP_Iact_Addr_SRAM_BRAM/IP_Iact_Addr_SRAM_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_1_0/GLBCluster/inActSRAM_2_2/addrSRAM/Iact_Addr_SRAM_BRAM_inst/u0'
Finished Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Iact_Addr_SRAM_BRAM/IP_Iact_Addr_SRAM_BRAM/IP_Iact_Addr_SRAM_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_1_0/GLBCluster/inActSRAM_2_2/addrSRAM/Iact_Addr_SRAM_BRAM_inst/u0'
Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Iact_Addr_SRAM_BRAM/IP_Iact_Addr_SRAM_BRAM/IP_Iact_Addr_SRAM_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_1_1/GLBCluster/inActSRAM_0_0/addrSRAM/Iact_Addr_SRAM_BRAM_inst/u0'
Finished Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Iact_Addr_SRAM_BRAM/IP_Iact_Addr_SRAM_BRAM/IP_Iact_Addr_SRAM_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_1_1/GLBCluster/inActSRAM_0_0/addrSRAM/Iact_Addr_SRAM_BRAM_inst/u0'
Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Iact_Addr_SRAM_BRAM/IP_Iact_Addr_SRAM_BRAM/IP_Iact_Addr_SRAM_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_1_1/GLBCluster/inActSRAM_0_1/addrSRAM/Iact_Addr_SRAM_BRAM_inst/u0'
Finished Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Iact_Addr_SRAM_BRAM/IP_Iact_Addr_SRAM_BRAM/IP_Iact_Addr_SRAM_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_1_1/GLBCluster/inActSRAM_0_1/addrSRAM/Iact_Addr_SRAM_BRAM_inst/u0'
Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Iact_Addr_SRAM_BRAM/IP_Iact_Addr_SRAM_BRAM/IP_Iact_Addr_SRAM_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_1_1/GLBCluster/inActSRAM_0_2/addrSRAM/Iact_Addr_SRAM_BRAM_inst/u0'
Finished Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Iact_Addr_SRAM_BRAM/IP_Iact_Addr_SRAM_BRAM/IP_Iact_Addr_SRAM_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_1_1/GLBCluster/inActSRAM_0_2/addrSRAM/Iact_Addr_SRAM_BRAM_inst/u0'
Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Iact_Addr_SRAM_BRAM/IP_Iact_Addr_SRAM_BRAM/IP_Iact_Addr_SRAM_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_1_1/GLBCluster/inActSRAM_1_0/addrSRAM/Iact_Addr_SRAM_BRAM_inst/u0'
Finished Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Iact_Addr_SRAM_BRAM/IP_Iact_Addr_SRAM_BRAM/IP_Iact_Addr_SRAM_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_1_1/GLBCluster/inActSRAM_1_0/addrSRAM/Iact_Addr_SRAM_BRAM_inst/u0'
Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Iact_Addr_SRAM_BRAM/IP_Iact_Addr_SRAM_BRAM/IP_Iact_Addr_SRAM_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_1_1/GLBCluster/inActSRAM_1_1/addrSRAM/Iact_Addr_SRAM_BRAM_inst/u0'
Finished Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Iact_Addr_SRAM_BRAM/IP_Iact_Addr_SRAM_BRAM/IP_Iact_Addr_SRAM_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_1_1/GLBCluster/inActSRAM_1_1/addrSRAM/Iact_Addr_SRAM_BRAM_inst/u0'
Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Iact_Addr_SRAM_BRAM/IP_Iact_Addr_SRAM_BRAM/IP_Iact_Addr_SRAM_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_1_1/GLBCluster/inActSRAM_1_2/addrSRAM/Iact_Addr_SRAM_BRAM_inst/u0'
Finished Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Iact_Addr_SRAM_BRAM/IP_Iact_Addr_SRAM_BRAM/IP_Iact_Addr_SRAM_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_1_1/GLBCluster/inActSRAM_1_2/addrSRAM/Iact_Addr_SRAM_BRAM_inst/u0'
Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Iact_Addr_SRAM_BRAM/IP_Iact_Addr_SRAM_BRAM/IP_Iact_Addr_SRAM_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_1_1/GLBCluster/inActSRAM_2_0/addrSRAM/Iact_Addr_SRAM_BRAM_inst/u0'
Finished Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Iact_Addr_SRAM_BRAM/IP_Iact_Addr_SRAM_BRAM/IP_Iact_Addr_SRAM_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_1_1/GLBCluster/inActSRAM_2_0/addrSRAM/Iact_Addr_SRAM_BRAM_inst/u0'
Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Iact_Addr_SRAM_BRAM/IP_Iact_Addr_SRAM_BRAM/IP_Iact_Addr_SRAM_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_1_1/GLBCluster/inActSRAM_2_1/addrSRAM/Iact_Addr_SRAM_BRAM_inst/u0'
Finished Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Iact_Addr_SRAM_BRAM/IP_Iact_Addr_SRAM_BRAM/IP_Iact_Addr_SRAM_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_1_1/GLBCluster/inActSRAM_2_1/addrSRAM/Iact_Addr_SRAM_BRAM_inst/u0'
Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Iact_Addr_SRAM_BRAM/IP_Iact_Addr_SRAM_BRAM/IP_Iact_Addr_SRAM_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_1_1/GLBCluster/inActSRAM_2_2/addrSRAM/Iact_Addr_SRAM_BRAM_inst/u0'
Finished Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Iact_Addr_SRAM_BRAM/IP_Iact_Addr_SRAM_BRAM/IP_Iact_Addr_SRAM_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_1_1/GLBCluster/inActSRAM_2_2/addrSRAM/Iact_Addr_SRAM_BRAM_inst/u0'
Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Weight_DATA_Spad_BRAM/IP_Weight_DATA_Spad_BRAM/IP_Weight_DATA_Spad_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_0_0/PECluster/pe00/pePadModule/weightDataSPadModule/Weight_DATA_Spad_BRAM_inst/u0'
Finished Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Weight_DATA_Spad_BRAM/IP_Weight_DATA_Spad_BRAM/IP_Weight_DATA_Spad_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_0_0/PECluster/pe00/pePadModule/weightDataSPadModule/Weight_DATA_Spad_BRAM_inst/u0'
Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Weight_DATA_Spad_BRAM/IP_Weight_DATA_Spad_BRAM/IP_Weight_DATA_Spad_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_0_0/PECluster/pe01/pePadModule/weightDataSPadModule/Weight_DATA_Spad_BRAM_inst/u0'
Finished Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Weight_DATA_Spad_BRAM/IP_Weight_DATA_Spad_BRAM/IP_Weight_DATA_Spad_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_0_0/PECluster/pe01/pePadModule/weightDataSPadModule/Weight_DATA_Spad_BRAM_inst/u0'
Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Weight_DATA_Spad_BRAM/IP_Weight_DATA_Spad_BRAM/IP_Weight_DATA_Spad_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_0_0/PECluster/pe02/pePadModule/weightDataSPadModule/Weight_DATA_Spad_BRAM_inst/u0'
Finished Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Weight_DATA_Spad_BRAM/IP_Weight_DATA_Spad_BRAM/IP_Weight_DATA_Spad_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_0_0/PECluster/pe02/pePadModule/weightDataSPadModule/Weight_DATA_Spad_BRAM_inst/u0'
Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Weight_DATA_Spad_BRAM/IP_Weight_DATA_Spad_BRAM/IP_Weight_DATA_Spad_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_0_0/PECluster/pe10/pePadModule/weightDataSPadModule/Weight_DATA_Spad_BRAM_inst/u0'
Finished Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Weight_DATA_Spad_BRAM/IP_Weight_DATA_Spad_BRAM/IP_Weight_DATA_Spad_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_0_0/PECluster/pe10/pePadModule/weightDataSPadModule/Weight_DATA_Spad_BRAM_inst/u0'
Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Weight_DATA_Spad_BRAM/IP_Weight_DATA_Spad_BRAM/IP_Weight_DATA_Spad_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_0_0/PECluster/pe11/pePadModule/weightDataSPadModule/Weight_DATA_Spad_BRAM_inst/u0'
Finished Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Weight_DATA_Spad_BRAM/IP_Weight_DATA_Spad_BRAM/IP_Weight_DATA_Spad_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_0_0/PECluster/pe11/pePadModule/weightDataSPadModule/Weight_DATA_Spad_BRAM_inst/u0'
Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Weight_DATA_Spad_BRAM/IP_Weight_DATA_Spad_BRAM/IP_Weight_DATA_Spad_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_0_0/PECluster/pe12/pePadModule/weightDataSPadModule/Weight_DATA_Spad_BRAM_inst/u0'
Finished Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Weight_DATA_Spad_BRAM/IP_Weight_DATA_Spad_BRAM/IP_Weight_DATA_Spad_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_0_0/PECluster/pe12/pePadModule/weightDataSPadModule/Weight_DATA_Spad_BRAM_inst/u0'
Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Weight_DATA_Spad_BRAM/IP_Weight_DATA_Spad_BRAM/IP_Weight_DATA_Spad_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_0_0/PECluster/pe20/pePadModule/weightDataSPadModule/Weight_DATA_Spad_BRAM_inst/u0'
Finished Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Weight_DATA_Spad_BRAM/IP_Weight_DATA_Spad_BRAM/IP_Weight_DATA_Spad_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_0_0/PECluster/pe20/pePadModule/weightDataSPadModule/Weight_DATA_Spad_BRAM_inst/u0'
Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Weight_DATA_Spad_BRAM/IP_Weight_DATA_Spad_BRAM/IP_Weight_DATA_Spad_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_0_0/PECluster/pe21/pePadModule/weightDataSPadModule/Weight_DATA_Spad_BRAM_inst/u0'
Finished Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Weight_DATA_Spad_BRAM/IP_Weight_DATA_Spad_BRAM/IP_Weight_DATA_Spad_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_0_0/PECluster/pe21/pePadModule/weightDataSPadModule/Weight_DATA_Spad_BRAM_inst/u0'
Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Weight_DATA_Spad_BRAM/IP_Weight_DATA_Spad_BRAM/IP_Weight_DATA_Spad_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_0_0/PECluster/pe22/pePadModule/weightDataSPadModule/Weight_DATA_Spad_BRAM_inst/u0'
Finished Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Weight_DATA_Spad_BRAM/IP_Weight_DATA_Spad_BRAM/IP_Weight_DATA_Spad_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_0_0/PECluster/pe22/pePadModule/weightDataSPadModule/Weight_DATA_Spad_BRAM_inst/u0'
Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Weight_DATA_Spad_BRAM/IP_Weight_DATA_Spad_BRAM/IP_Weight_DATA_Spad_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_0_1/PECluster/pe00/pePadModule/weightDataSPadModule/Weight_DATA_Spad_BRAM_inst/u0'
Finished Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Weight_DATA_Spad_BRAM/IP_Weight_DATA_Spad_BRAM/IP_Weight_DATA_Spad_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_0_1/PECluster/pe00/pePadModule/weightDataSPadModule/Weight_DATA_Spad_BRAM_inst/u0'
Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Weight_DATA_Spad_BRAM/IP_Weight_DATA_Spad_BRAM/IP_Weight_DATA_Spad_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_0_1/PECluster/pe01/pePadModule/weightDataSPadModule/Weight_DATA_Spad_BRAM_inst/u0'
Finished Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Weight_DATA_Spad_BRAM/IP_Weight_DATA_Spad_BRAM/IP_Weight_DATA_Spad_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_0_1/PECluster/pe01/pePadModule/weightDataSPadModule/Weight_DATA_Spad_BRAM_inst/u0'
Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Weight_DATA_Spad_BRAM/IP_Weight_DATA_Spad_BRAM/IP_Weight_DATA_Spad_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_0_1/PECluster/pe02/pePadModule/weightDataSPadModule/Weight_DATA_Spad_BRAM_inst/u0'
Finished Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Weight_DATA_Spad_BRAM/IP_Weight_DATA_Spad_BRAM/IP_Weight_DATA_Spad_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_0_1/PECluster/pe02/pePadModule/weightDataSPadModule/Weight_DATA_Spad_BRAM_inst/u0'
Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Weight_DATA_Spad_BRAM/IP_Weight_DATA_Spad_BRAM/IP_Weight_DATA_Spad_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_0_1/PECluster/pe10/pePadModule/weightDataSPadModule/Weight_DATA_Spad_BRAM_inst/u0'
Finished Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Weight_DATA_Spad_BRAM/IP_Weight_DATA_Spad_BRAM/IP_Weight_DATA_Spad_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_0_1/PECluster/pe10/pePadModule/weightDataSPadModule/Weight_DATA_Spad_BRAM_inst/u0'
Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Weight_DATA_Spad_BRAM/IP_Weight_DATA_Spad_BRAM/IP_Weight_DATA_Spad_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_0_1/PECluster/pe11/pePadModule/weightDataSPadModule/Weight_DATA_Spad_BRAM_inst/u0'
Finished Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Weight_DATA_Spad_BRAM/IP_Weight_DATA_Spad_BRAM/IP_Weight_DATA_Spad_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_0_1/PECluster/pe11/pePadModule/weightDataSPadModule/Weight_DATA_Spad_BRAM_inst/u0'
Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Weight_DATA_Spad_BRAM/IP_Weight_DATA_Spad_BRAM/IP_Weight_DATA_Spad_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_0_1/PECluster/pe12/pePadModule/weightDataSPadModule/Weight_DATA_Spad_BRAM_inst/u0'
Finished Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Weight_DATA_Spad_BRAM/IP_Weight_DATA_Spad_BRAM/IP_Weight_DATA_Spad_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_0_1/PECluster/pe12/pePadModule/weightDataSPadModule/Weight_DATA_Spad_BRAM_inst/u0'
Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Weight_DATA_Spad_BRAM/IP_Weight_DATA_Spad_BRAM/IP_Weight_DATA_Spad_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_0_1/PECluster/pe20/pePadModule/weightDataSPadModule/Weight_DATA_Spad_BRAM_inst/u0'
Finished Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Weight_DATA_Spad_BRAM/IP_Weight_DATA_Spad_BRAM/IP_Weight_DATA_Spad_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_0_1/PECluster/pe20/pePadModule/weightDataSPadModule/Weight_DATA_Spad_BRAM_inst/u0'
Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Weight_DATA_Spad_BRAM/IP_Weight_DATA_Spad_BRAM/IP_Weight_DATA_Spad_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_0_1/PECluster/pe21/pePadModule/weightDataSPadModule/Weight_DATA_Spad_BRAM_inst/u0'
Finished Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Weight_DATA_Spad_BRAM/IP_Weight_DATA_Spad_BRAM/IP_Weight_DATA_Spad_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_0_1/PECluster/pe21/pePadModule/weightDataSPadModule/Weight_DATA_Spad_BRAM_inst/u0'
Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Weight_DATA_Spad_BRAM/IP_Weight_DATA_Spad_BRAM/IP_Weight_DATA_Spad_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_0_1/PECluster/pe22/pePadModule/weightDataSPadModule/Weight_DATA_Spad_BRAM_inst/u0'
Finished Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Weight_DATA_Spad_BRAM/IP_Weight_DATA_Spad_BRAM/IP_Weight_DATA_Spad_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_0_1/PECluster/pe22/pePadModule/weightDataSPadModule/Weight_DATA_Spad_BRAM_inst/u0'
Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Weight_DATA_Spad_BRAM/IP_Weight_DATA_Spad_BRAM/IP_Weight_DATA_Spad_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_1_0/PECluster/pe00/pePadModule/weightDataSPadModule/Weight_DATA_Spad_BRAM_inst/u0'
Finished Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Weight_DATA_Spad_BRAM/IP_Weight_DATA_Spad_BRAM/IP_Weight_DATA_Spad_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_1_0/PECluster/pe00/pePadModule/weightDataSPadModule/Weight_DATA_Spad_BRAM_inst/u0'
Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Weight_DATA_Spad_BRAM/IP_Weight_DATA_Spad_BRAM/IP_Weight_DATA_Spad_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_1_0/PECluster/pe01/pePadModule/weightDataSPadModule/Weight_DATA_Spad_BRAM_inst/u0'
Finished Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Weight_DATA_Spad_BRAM/IP_Weight_DATA_Spad_BRAM/IP_Weight_DATA_Spad_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_1_0/PECluster/pe01/pePadModule/weightDataSPadModule/Weight_DATA_Spad_BRAM_inst/u0'
Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Weight_DATA_Spad_BRAM/IP_Weight_DATA_Spad_BRAM/IP_Weight_DATA_Spad_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_1_0/PECluster/pe02/pePadModule/weightDataSPadModule/Weight_DATA_Spad_BRAM_inst/u0'
Finished Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Weight_DATA_Spad_BRAM/IP_Weight_DATA_Spad_BRAM/IP_Weight_DATA_Spad_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_1_0/PECluster/pe02/pePadModule/weightDataSPadModule/Weight_DATA_Spad_BRAM_inst/u0'
Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Weight_DATA_Spad_BRAM/IP_Weight_DATA_Spad_BRAM/IP_Weight_DATA_Spad_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_1_0/PECluster/pe10/pePadModule/weightDataSPadModule/Weight_DATA_Spad_BRAM_inst/u0'
Finished Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Weight_DATA_Spad_BRAM/IP_Weight_DATA_Spad_BRAM/IP_Weight_DATA_Spad_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_1_0/PECluster/pe10/pePadModule/weightDataSPadModule/Weight_DATA_Spad_BRAM_inst/u0'
Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Weight_DATA_Spad_BRAM/IP_Weight_DATA_Spad_BRAM/IP_Weight_DATA_Spad_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_1_0/PECluster/pe11/pePadModule/weightDataSPadModule/Weight_DATA_Spad_BRAM_inst/u0'
Finished Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Weight_DATA_Spad_BRAM/IP_Weight_DATA_Spad_BRAM/IP_Weight_DATA_Spad_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_1_0/PECluster/pe11/pePadModule/weightDataSPadModule/Weight_DATA_Spad_BRAM_inst/u0'
Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Weight_DATA_Spad_BRAM/IP_Weight_DATA_Spad_BRAM/IP_Weight_DATA_Spad_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_1_0/PECluster/pe12/pePadModule/weightDataSPadModule/Weight_DATA_Spad_BRAM_inst/u0'
Finished Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Weight_DATA_Spad_BRAM/IP_Weight_DATA_Spad_BRAM/IP_Weight_DATA_Spad_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_1_0/PECluster/pe12/pePadModule/weightDataSPadModule/Weight_DATA_Spad_BRAM_inst/u0'
Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Weight_DATA_Spad_BRAM/IP_Weight_DATA_Spad_BRAM/IP_Weight_DATA_Spad_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_1_0/PECluster/pe20/pePadModule/weightDataSPadModule/Weight_DATA_Spad_BRAM_inst/u0'
Finished Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Weight_DATA_Spad_BRAM/IP_Weight_DATA_Spad_BRAM/IP_Weight_DATA_Spad_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_1_0/PECluster/pe20/pePadModule/weightDataSPadModule/Weight_DATA_Spad_BRAM_inst/u0'
Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Weight_DATA_Spad_BRAM/IP_Weight_DATA_Spad_BRAM/IP_Weight_DATA_Spad_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_1_0/PECluster/pe21/pePadModule/weightDataSPadModule/Weight_DATA_Spad_BRAM_inst/u0'
Finished Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Weight_DATA_Spad_BRAM/IP_Weight_DATA_Spad_BRAM/IP_Weight_DATA_Spad_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_1_0/PECluster/pe21/pePadModule/weightDataSPadModule/Weight_DATA_Spad_BRAM_inst/u0'
Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Weight_DATA_Spad_BRAM/IP_Weight_DATA_Spad_BRAM/IP_Weight_DATA_Spad_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_1_0/PECluster/pe22/pePadModule/weightDataSPadModule/Weight_DATA_Spad_BRAM_inst/u0'
Finished Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Weight_DATA_Spad_BRAM/IP_Weight_DATA_Spad_BRAM/IP_Weight_DATA_Spad_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_1_0/PECluster/pe22/pePadModule/weightDataSPadModule/Weight_DATA_Spad_BRAM_inst/u0'
Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Weight_DATA_Spad_BRAM/IP_Weight_DATA_Spad_BRAM/IP_Weight_DATA_Spad_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_1_1/PECluster/pe00/pePadModule/weightDataSPadModule/Weight_DATA_Spad_BRAM_inst/u0'
Finished Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Weight_DATA_Spad_BRAM/IP_Weight_DATA_Spad_BRAM/IP_Weight_DATA_Spad_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_1_1/PECluster/pe00/pePadModule/weightDataSPadModule/Weight_DATA_Spad_BRAM_inst/u0'
Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Weight_DATA_Spad_BRAM/IP_Weight_DATA_Spad_BRAM/IP_Weight_DATA_Spad_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_1_1/PECluster/pe01/pePadModule/weightDataSPadModule/Weight_DATA_Spad_BRAM_inst/u0'
Finished Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Weight_DATA_Spad_BRAM/IP_Weight_DATA_Spad_BRAM/IP_Weight_DATA_Spad_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_1_1/PECluster/pe01/pePadModule/weightDataSPadModule/Weight_DATA_Spad_BRAM_inst/u0'
Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Weight_DATA_Spad_BRAM/IP_Weight_DATA_Spad_BRAM/IP_Weight_DATA_Spad_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_1_1/PECluster/pe02/pePadModule/weightDataSPadModule/Weight_DATA_Spad_BRAM_inst/u0'
Finished Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Weight_DATA_Spad_BRAM/IP_Weight_DATA_Spad_BRAM/IP_Weight_DATA_Spad_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_1_1/PECluster/pe02/pePadModule/weightDataSPadModule/Weight_DATA_Spad_BRAM_inst/u0'
Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Weight_DATA_Spad_BRAM/IP_Weight_DATA_Spad_BRAM/IP_Weight_DATA_Spad_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_1_1/PECluster/pe10/pePadModule/weightDataSPadModule/Weight_DATA_Spad_BRAM_inst/u0'
Finished Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Weight_DATA_Spad_BRAM/IP_Weight_DATA_Spad_BRAM/IP_Weight_DATA_Spad_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_1_1/PECluster/pe10/pePadModule/weightDataSPadModule/Weight_DATA_Spad_BRAM_inst/u0'
Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Weight_DATA_Spad_BRAM/IP_Weight_DATA_Spad_BRAM/IP_Weight_DATA_Spad_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_1_1/PECluster/pe11/pePadModule/weightDataSPadModule/Weight_DATA_Spad_BRAM_inst/u0'
Finished Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Weight_DATA_Spad_BRAM/IP_Weight_DATA_Spad_BRAM/IP_Weight_DATA_Spad_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_1_1/PECluster/pe11/pePadModule/weightDataSPadModule/Weight_DATA_Spad_BRAM_inst/u0'
Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Weight_DATA_Spad_BRAM/IP_Weight_DATA_Spad_BRAM/IP_Weight_DATA_Spad_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_1_1/PECluster/pe12/pePadModule/weightDataSPadModule/Weight_DATA_Spad_BRAM_inst/u0'
Finished Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Weight_DATA_Spad_BRAM/IP_Weight_DATA_Spad_BRAM/IP_Weight_DATA_Spad_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_1_1/PECluster/pe12/pePadModule/weightDataSPadModule/Weight_DATA_Spad_BRAM_inst/u0'
Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Weight_DATA_Spad_BRAM/IP_Weight_DATA_Spad_BRAM/IP_Weight_DATA_Spad_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_1_1/PECluster/pe20/pePadModule/weightDataSPadModule/Weight_DATA_Spad_BRAM_inst/u0'
Finished Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Weight_DATA_Spad_BRAM/IP_Weight_DATA_Spad_BRAM/IP_Weight_DATA_Spad_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_1_1/PECluster/pe20/pePadModule/weightDataSPadModule/Weight_DATA_Spad_BRAM_inst/u0'
Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Weight_DATA_Spad_BRAM/IP_Weight_DATA_Spad_BRAM/IP_Weight_DATA_Spad_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_1_1/PECluster/pe21/pePadModule/weightDataSPadModule/Weight_DATA_Spad_BRAM_inst/u0'
Finished Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Weight_DATA_Spad_BRAM/IP_Weight_DATA_Spad_BRAM/IP_Weight_DATA_Spad_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_1_1/PECluster/pe21/pePadModule/weightDataSPadModule/Weight_DATA_Spad_BRAM_inst/u0'
Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Weight_DATA_Spad_BRAM/IP_Weight_DATA_Spad_BRAM/IP_Weight_DATA_Spad_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_1_1/PECluster/pe22/pePadModule/weightDataSPadModule/Weight_DATA_Spad_BRAM_inst/u0'
Finished Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Weight_DATA_Spad_BRAM/IP_Weight_DATA_Spad_BRAM/IP_Weight_DATA_Spad_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_1_1/PECluster/pe22/pePadModule/weightDataSPadModule/Weight_DATA_Spad_BRAM_inst/u0'
Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Iact_DATA_Spad_BRAM/IP_Iact_DATA_Spad_BRAM/IP_Iact_DATA_Spad_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_0_0/PECluster/pe00/pePadModule/inActDataSPadModule/Iact_DATA_Spad_BRAM_inst/u0'
Finished Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Iact_DATA_Spad_BRAM/IP_Iact_DATA_Spad_BRAM/IP_Iact_DATA_Spad_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_0_0/PECluster/pe00/pePadModule/inActDataSPadModule/Iact_DATA_Spad_BRAM_inst/u0'
Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Iact_DATA_Spad_BRAM/IP_Iact_DATA_Spad_BRAM/IP_Iact_DATA_Spad_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_0_0/PECluster/pe01/pePadModule/inActDataSPadModule/Iact_DATA_Spad_BRAM_inst/u0'
Finished Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Iact_DATA_Spad_BRAM/IP_Iact_DATA_Spad_BRAM/IP_Iact_DATA_Spad_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_0_0/PECluster/pe01/pePadModule/inActDataSPadModule/Iact_DATA_Spad_BRAM_inst/u0'
Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Iact_DATA_Spad_BRAM/IP_Iact_DATA_Spad_BRAM/IP_Iact_DATA_Spad_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_0_0/PECluster/pe02/pePadModule/inActDataSPadModule/Iact_DATA_Spad_BRAM_inst/u0'
Finished Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Iact_DATA_Spad_BRAM/IP_Iact_DATA_Spad_BRAM/IP_Iact_DATA_Spad_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_0_0/PECluster/pe02/pePadModule/inActDataSPadModule/Iact_DATA_Spad_BRAM_inst/u0'
Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Iact_DATA_Spad_BRAM/IP_Iact_DATA_Spad_BRAM/IP_Iact_DATA_Spad_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_0_0/PECluster/pe10/pePadModule/inActDataSPadModule/Iact_DATA_Spad_BRAM_inst/u0'
Finished Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Iact_DATA_Spad_BRAM/IP_Iact_DATA_Spad_BRAM/IP_Iact_DATA_Spad_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_0_0/PECluster/pe10/pePadModule/inActDataSPadModule/Iact_DATA_Spad_BRAM_inst/u0'
Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Iact_DATA_Spad_BRAM/IP_Iact_DATA_Spad_BRAM/IP_Iact_DATA_Spad_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_0_0/PECluster/pe11/pePadModule/inActDataSPadModule/Iact_DATA_Spad_BRAM_inst/u0'
Finished Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Iact_DATA_Spad_BRAM/IP_Iact_DATA_Spad_BRAM/IP_Iact_DATA_Spad_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_0_0/PECluster/pe11/pePadModule/inActDataSPadModule/Iact_DATA_Spad_BRAM_inst/u0'
Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Iact_DATA_Spad_BRAM/IP_Iact_DATA_Spad_BRAM/IP_Iact_DATA_Spad_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_0_0/PECluster/pe12/pePadModule/inActDataSPadModule/Iact_DATA_Spad_BRAM_inst/u0'
Finished Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Iact_DATA_Spad_BRAM/IP_Iact_DATA_Spad_BRAM/IP_Iact_DATA_Spad_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_0_0/PECluster/pe12/pePadModule/inActDataSPadModule/Iact_DATA_Spad_BRAM_inst/u0'
Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Iact_DATA_Spad_BRAM/IP_Iact_DATA_Spad_BRAM/IP_Iact_DATA_Spad_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_0_0/PECluster/pe20/pePadModule/inActDataSPadModule/Iact_DATA_Spad_BRAM_inst/u0'
Finished Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Iact_DATA_Spad_BRAM/IP_Iact_DATA_Spad_BRAM/IP_Iact_DATA_Spad_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_0_0/PECluster/pe20/pePadModule/inActDataSPadModule/Iact_DATA_Spad_BRAM_inst/u0'
Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Iact_DATA_Spad_BRAM/IP_Iact_DATA_Spad_BRAM/IP_Iact_DATA_Spad_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_0_0/PECluster/pe21/pePadModule/inActDataSPadModule/Iact_DATA_Spad_BRAM_inst/u0'
Finished Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Iact_DATA_Spad_BRAM/IP_Iact_DATA_Spad_BRAM/IP_Iact_DATA_Spad_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_0_0/PECluster/pe21/pePadModule/inActDataSPadModule/Iact_DATA_Spad_BRAM_inst/u0'
Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Iact_DATA_Spad_BRAM/IP_Iact_DATA_Spad_BRAM/IP_Iact_DATA_Spad_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_0_0/PECluster/pe22/pePadModule/inActDataSPadModule/Iact_DATA_Spad_BRAM_inst/u0'
Finished Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Iact_DATA_Spad_BRAM/IP_Iact_DATA_Spad_BRAM/IP_Iact_DATA_Spad_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_0_0/PECluster/pe22/pePadModule/inActDataSPadModule/Iact_DATA_Spad_BRAM_inst/u0'
Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Iact_DATA_Spad_BRAM/IP_Iact_DATA_Spad_BRAM/IP_Iact_DATA_Spad_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_0_1/PECluster/pe00/pePadModule/inActDataSPadModule/Iact_DATA_Spad_BRAM_inst/u0'
Finished Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Iact_DATA_Spad_BRAM/IP_Iact_DATA_Spad_BRAM/IP_Iact_DATA_Spad_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_0_1/PECluster/pe00/pePadModule/inActDataSPadModule/Iact_DATA_Spad_BRAM_inst/u0'
Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Iact_DATA_Spad_BRAM/IP_Iact_DATA_Spad_BRAM/IP_Iact_DATA_Spad_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_0_1/PECluster/pe01/pePadModule/inActDataSPadModule/Iact_DATA_Spad_BRAM_inst/u0'
Finished Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Iact_DATA_Spad_BRAM/IP_Iact_DATA_Spad_BRAM/IP_Iact_DATA_Spad_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_0_1/PECluster/pe01/pePadModule/inActDataSPadModule/Iact_DATA_Spad_BRAM_inst/u0'
Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Iact_DATA_Spad_BRAM/IP_Iact_DATA_Spad_BRAM/IP_Iact_DATA_Spad_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_0_1/PECluster/pe02/pePadModule/inActDataSPadModule/Iact_DATA_Spad_BRAM_inst/u0'
Finished Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Iact_DATA_Spad_BRAM/IP_Iact_DATA_Spad_BRAM/IP_Iact_DATA_Spad_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_0_1/PECluster/pe02/pePadModule/inActDataSPadModule/Iact_DATA_Spad_BRAM_inst/u0'
Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Iact_DATA_Spad_BRAM/IP_Iact_DATA_Spad_BRAM/IP_Iact_DATA_Spad_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_0_1/PECluster/pe10/pePadModule/inActDataSPadModule/Iact_DATA_Spad_BRAM_inst/u0'
Finished Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Iact_DATA_Spad_BRAM/IP_Iact_DATA_Spad_BRAM/IP_Iact_DATA_Spad_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_0_1/PECluster/pe10/pePadModule/inActDataSPadModule/Iact_DATA_Spad_BRAM_inst/u0'
Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Iact_DATA_Spad_BRAM/IP_Iact_DATA_Spad_BRAM/IP_Iact_DATA_Spad_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_0_1/PECluster/pe11/pePadModule/inActDataSPadModule/Iact_DATA_Spad_BRAM_inst/u0'
Finished Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Iact_DATA_Spad_BRAM/IP_Iact_DATA_Spad_BRAM/IP_Iact_DATA_Spad_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_0_1/PECluster/pe11/pePadModule/inActDataSPadModule/Iact_DATA_Spad_BRAM_inst/u0'
Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Iact_DATA_Spad_BRAM/IP_Iact_DATA_Spad_BRAM/IP_Iact_DATA_Spad_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_0_1/PECluster/pe12/pePadModule/inActDataSPadModule/Iact_DATA_Spad_BRAM_inst/u0'
Finished Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Iact_DATA_Spad_BRAM/IP_Iact_DATA_Spad_BRAM/IP_Iact_DATA_Spad_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_0_1/PECluster/pe12/pePadModule/inActDataSPadModule/Iact_DATA_Spad_BRAM_inst/u0'
Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Iact_DATA_Spad_BRAM/IP_Iact_DATA_Spad_BRAM/IP_Iact_DATA_Spad_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_0_1/PECluster/pe20/pePadModule/inActDataSPadModule/Iact_DATA_Spad_BRAM_inst/u0'
Finished Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Iact_DATA_Spad_BRAM/IP_Iact_DATA_Spad_BRAM/IP_Iact_DATA_Spad_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_0_1/PECluster/pe20/pePadModule/inActDataSPadModule/Iact_DATA_Spad_BRAM_inst/u0'
Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Iact_DATA_Spad_BRAM/IP_Iact_DATA_Spad_BRAM/IP_Iact_DATA_Spad_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_0_1/PECluster/pe21/pePadModule/inActDataSPadModule/Iact_DATA_Spad_BRAM_inst/u0'
Finished Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Iact_DATA_Spad_BRAM/IP_Iact_DATA_Spad_BRAM/IP_Iact_DATA_Spad_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_0_1/PECluster/pe21/pePadModule/inActDataSPadModule/Iact_DATA_Spad_BRAM_inst/u0'
Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Iact_DATA_Spad_BRAM/IP_Iact_DATA_Spad_BRAM/IP_Iact_DATA_Spad_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_0_1/PECluster/pe22/pePadModule/inActDataSPadModule/Iact_DATA_Spad_BRAM_inst/u0'
Finished Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Iact_DATA_Spad_BRAM/IP_Iact_DATA_Spad_BRAM/IP_Iact_DATA_Spad_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_0_1/PECluster/pe22/pePadModule/inActDataSPadModule/Iact_DATA_Spad_BRAM_inst/u0'
Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Iact_DATA_Spad_BRAM/IP_Iact_DATA_Spad_BRAM/IP_Iact_DATA_Spad_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_1_0/PECluster/pe00/pePadModule/inActDataSPadModule/Iact_DATA_Spad_BRAM_inst/u0'
Finished Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Iact_DATA_Spad_BRAM/IP_Iact_DATA_Spad_BRAM/IP_Iact_DATA_Spad_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_1_0/PECluster/pe00/pePadModule/inActDataSPadModule/Iact_DATA_Spad_BRAM_inst/u0'
Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Iact_DATA_Spad_BRAM/IP_Iact_DATA_Spad_BRAM/IP_Iact_DATA_Spad_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_1_0/PECluster/pe01/pePadModule/inActDataSPadModule/Iact_DATA_Spad_BRAM_inst/u0'
Finished Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Iact_DATA_Spad_BRAM/IP_Iact_DATA_Spad_BRAM/IP_Iact_DATA_Spad_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_1_0/PECluster/pe01/pePadModule/inActDataSPadModule/Iact_DATA_Spad_BRAM_inst/u0'
Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Iact_DATA_Spad_BRAM/IP_Iact_DATA_Spad_BRAM/IP_Iact_DATA_Spad_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_1_0/PECluster/pe02/pePadModule/inActDataSPadModule/Iact_DATA_Spad_BRAM_inst/u0'
Finished Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Iact_DATA_Spad_BRAM/IP_Iact_DATA_Spad_BRAM/IP_Iact_DATA_Spad_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_1_0/PECluster/pe02/pePadModule/inActDataSPadModule/Iact_DATA_Spad_BRAM_inst/u0'
Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Iact_DATA_Spad_BRAM/IP_Iact_DATA_Spad_BRAM/IP_Iact_DATA_Spad_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_1_0/PECluster/pe10/pePadModule/inActDataSPadModule/Iact_DATA_Spad_BRAM_inst/u0'
Finished Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Iact_DATA_Spad_BRAM/IP_Iact_DATA_Spad_BRAM/IP_Iact_DATA_Spad_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_1_0/PECluster/pe10/pePadModule/inActDataSPadModule/Iact_DATA_Spad_BRAM_inst/u0'
Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Iact_DATA_Spad_BRAM/IP_Iact_DATA_Spad_BRAM/IP_Iact_DATA_Spad_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_1_0/PECluster/pe11/pePadModule/inActDataSPadModule/Iact_DATA_Spad_BRAM_inst/u0'
Finished Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Iact_DATA_Spad_BRAM/IP_Iact_DATA_Spad_BRAM/IP_Iact_DATA_Spad_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_1_0/PECluster/pe11/pePadModule/inActDataSPadModule/Iact_DATA_Spad_BRAM_inst/u0'
Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Iact_DATA_Spad_BRAM/IP_Iact_DATA_Spad_BRAM/IP_Iact_DATA_Spad_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_1_0/PECluster/pe12/pePadModule/inActDataSPadModule/Iact_DATA_Spad_BRAM_inst/u0'
Finished Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Iact_DATA_Spad_BRAM/IP_Iact_DATA_Spad_BRAM/IP_Iact_DATA_Spad_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_1_0/PECluster/pe12/pePadModule/inActDataSPadModule/Iact_DATA_Spad_BRAM_inst/u0'
Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Iact_DATA_Spad_BRAM/IP_Iact_DATA_Spad_BRAM/IP_Iact_DATA_Spad_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_1_0/PECluster/pe20/pePadModule/inActDataSPadModule/Iact_DATA_Spad_BRAM_inst/u0'
Finished Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Iact_DATA_Spad_BRAM/IP_Iact_DATA_Spad_BRAM/IP_Iact_DATA_Spad_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_1_0/PECluster/pe20/pePadModule/inActDataSPadModule/Iact_DATA_Spad_BRAM_inst/u0'
Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Iact_DATA_Spad_BRAM/IP_Iact_DATA_Spad_BRAM/IP_Iact_DATA_Spad_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_1_0/PECluster/pe21/pePadModule/inActDataSPadModule/Iact_DATA_Spad_BRAM_inst/u0'
Finished Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Iact_DATA_Spad_BRAM/IP_Iact_DATA_Spad_BRAM/IP_Iact_DATA_Spad_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_1_0/PECluster/pe21/pePadModule/inActDataSPadModule/Iact_DATA_Spad_BRAM_inst/u0'
Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Iact_DATA_Spad_BRAM/IP_Iact_DATA_Spad_BRAM/IP_Iact_DATA_Spad_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_1_0/PECluster/pe22/pePadModule/inActDataSPadModule/Iact_DATA_Spad_BRAM_inst/u0'
Finished Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Iact_DATA_Spad_BRAM/IP_Iact_DATA_Spad_BRAM/IP_Iact_DATA_Spad_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_1_0/PECluster/pe22/pePadModule/inActDataSPadModule/Iact_DATA_Spad_BRAM_inst/u0'
Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Iact_DATA_Spad_BRAM/IP_Iact_DATA_Spad_BRAM/IP_Iact_DATA_Spad_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_1_1/PECluster/pe00/pePadModule/inActDataSPadModule/Iact_DATA_Spad_BRAM_inst/u0'
Finished Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Iact_DATA_Spad_BRAM/IP_Iact_DATA_Spad_BRAM/IP_Iact_DATA_Spad_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_1_1/PECluster/pe00/pePadModule/inActDataSPadModule/Iact_DATA_Spad_BRAM_inst/u0'
Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Iact_DATA_Spad_BRAM/IP_Iact_DATA_Spad_BRAM/IP_Iact_DATA_Spad_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_1_1/PECluster/pe01/pePadModule/inActDataSPadModule/Iact_DATA_Spad_BRAM_inst/u0'
Finished Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Iact_DATA_Spad_BRAM/IP_Iact_DATA_Spad_BRAM/IP_Iact_DATA_Spad_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_1_1/PECluster/pe01/pePadModule/inActDataSPadModule/Iact_DATA_Spad_BRAM_inst/u0'
Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Iact_DATA_Spad_BRAM/IP_Iact_DATA_Spad_BRAM/IP_Iact_DATA_Spad_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_1_1/PECluster/pe02/pePadModule/inActDataSPadModule/Iact_DATA_Spad_BRAM_inst/u0'
Finished Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Iact_DATA_Spad_BRAM/IP_Iact_DATA_Spad_BRAM/IP_Iact_DATA_Spad_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_1_1/PECluster/pe02/pePadModule/inActDataSPadModule/Iact_DATA_Spad_BRAM_inst/u0'
Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Iact_DATA_Spad_BRAM/IP_Iact_DATA_Spad_BRAM/IP_Iact_DATA_Spad_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_1_1/PECluster/pe10/pePadModule/inActDataSPadModule/Iact_DATA_Spad_BRAM_inst/u0'
Finished Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Iact_DATA_Spad_BRAM/IP_Iact_DATA_Spad_BRAM/IP_Iact_DATA_Spad_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_1_1/PECluster/pe10/pePadModule/inActDataSPadModule/Iact_DATA_Spad_BRAM_inst/u0'
Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Iact_DATA_Spad_BRAM/IP_Iact_DATA_Spad_BRAM/IP_Iact_DATA_Spad_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_1_1/PECluster/pe11/pePadModule/inActDataSPadModule/Iact_DATA_Spad_BRAM_inst/u0'
Finished Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Iact_DATA_Spad_BRAM/IP_Iact_DATA_Spad_BRAM/IP_Iact_DATA_Spad_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_1_1/PECluster/pe11/pePadModule/inActDataSPadModule/Iact_DATA_Spad_BRAM_inst/u0'
Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Iact_DATA_Spad_BRAM/IP_Iact_DATA_Spad_BRAM/IP_Iact_DATA_Spad_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_1_1/PECluster/pe12/pePadModule/inActDataSPadModule/Iact_DATA_Spad_BRAM_inst/u0'
Finished Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Iact_DATA_Spad_BRAM/IP_Iact_DATA_Spad_BRAM/IP_Iact_DATA_Spad_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_1_1/PECluster/pe12/pePadModule/inActDataSPadModule/Iact_DATA_Spad_BRAM_inst/u0'
Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Iact_DATA_Spad_BRAM/IP_Iact_DATA_Spad_BRAM/IP_Iact_DATA_Spad_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_1_1/PECluster/pe20/pePadModule/inActDataSPadModule/Iact_DATA_Spad_BRAM_inst/u0'
Finished Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Iact_DATA_Spad_BRAM/IP_Iact_DATA_Spad_BRAM/IP_Iact_DATA_Spad_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_1_1/PECluster/pe20/pePadModule/inActDataSPadModule/Iact_DATA_Spad_BRAM_inst/u0'
Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Iact_DATA_Spad_BRAM/IP_Iact_DATA_Spad_BRAM/IP_Iact_DATA_Spad_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_1_1/PECluster/pe21/pePadModule/inActDataSPadModule/Iact_DATA_Spad_BRAM_inst/u0'
Finished Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Iact_DATA_Spad_BRAM/IP_Iact_DATA_Spad_BRAM/IP_Iact_DATA_Spad_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_1_1/PECluster/pe21/pePadModule/inActDataSPadModule/Iact_DATA_Spad_BRAM_inst/u0'
Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Iact_DATA_Spad_BRAM/IP_Iact_DATA_Spad_BRAM/IP_Iact_DATA_Spad_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_1_1/PECluster/pe22/pePadModule/inActDataSPadModule/Iact_DATA_Spad_BRAM_inst/u0'
Finished Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Iact_DATA_Spad_BRAM/IP_Iact_DATA_Spad_BRAM/IP_Iact_DATA_Spad_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_1_1/PECluster/pe22/pePadModule/inActDataSPadModule/Iact_DATA_Spad_BRAM_inst/u0'
Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Psum_DATA_Spad_BRAM/IP_Psum_DATA_Spad_BRAM/IP_Psum_DATA_Spad_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_0_0/PECluster/pe00/pePadModule/pSumSPadModule/Psum_DATA_Spad_BRAM_inst/u0'
Finished Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Psum_DATA_Spad_BRAM/IP_Psum_DATA_Spad_BRAM/IP_Psum_DATA_Spad_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_0_0/PECluster/pe00/pePadModule/pSumSPadModule/Psum_DATA_Spad_BRAM_inst/u0'
Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Psum_DATA_Spad_BRAM/IP_Psum_DATA_Spad_BRAM/IP_Psum_DATA_Spad_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_0_0/PECluster/pe01/pePadModule/pSumSPadModule/Psum_DATA_Spad_BRAM_inst/u0'
Finished Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Psum_DATA_Spad_BRAM/IP_Psum_DATA_Spad_BRAM/IP_Psum_DATA_Spad_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_0_0/PECluster/pe01/pePadModule/pSumSPadModule/Psum_DATA_Spad_BRAM_inst/u0'
Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Psum_DATA_Spad_BRAM/IP_Psum_DATA_Spad_BRAM/IP_Psum_DATA_Spad_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_0_0/PECluster/pe02/pePadModule/pSumSPadModule/Psum_DATA_Spad_BRAM_inst/u0'
Finished Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Psum_DATA_Spad_BRAM/IP_Psum_DATA_Spad_BRAM/IP_Psum_DATA_Spad_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_0_0/PECluster/pe02/pePadModule/pSumSPadModule/Psum_DATA_Spad_BRAM_inst/u0'
Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Psum_DATA_Spad_BRAM/IP_Psum_DATA_Spad_BRAM/IP_Psum_DATA_Spad_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_0_0/PECluster/pe10/pePadModule/pSumSPadModule/Psum_DATA_Spad_BRAM_inst/u0'
Finished Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Psum_DATA_Spad_BRAM/IP_Psum_DATA_Spad_BRAM/IP_Psum_DATA_Spad_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_0_0/PECluster/pe10/pePadModule/pSumSPadModule/Psum_DATA_Spad_BRAM_inst/u0'
Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Psum_DATA_Spad_BRAM/IP_Psum_DATA_Spad_BRAM/IP_Psum_DATA_Spad_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_0_0/PECluster/pe11/pePadModule/pSumSPadModule/Psum_DATA_Spad_BRAM_inst/u0'
Finished Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Psum_DATA_Spad_BRAM/IP_Psum_DATA_Spad_BRAM/IP_Psum_DATA_Spad_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_0_0/PECluster/pe11/pePadModule/pSumSPadModule/Psum_DATA_Spad_BRAM_inst/u0'
Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Psum_DATA_Spad_BRAM/IP_Psum_DATA_Spad_BRAM/IP_Psum_DATA_Spad_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_0_0/PECluster/pe12/pePadModule/pSumSPadModule/Psum_DATA_Spad_BRAM_inst/u0'
Finished Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Psum_DATA_Spad_BRAM/IP_Psum_DATA_Spad_BRAM/IP_Psum_DATA_Spad_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_0_0/PECluster/pe12/pePadModule/pSumSPadModule/Psum_DATA_Spad_BRAM_inst/u0'
Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Psum_DATA_Spad_BRAM/IP_Psum_DATA_Spad_BRAM/IP_Psum_DATA_Spad_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_0_0/PECluster/pe20/pePadModule/pSumSPadModule/Psum_DATA_Spad_BRAM_inst/u0'
Finished Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Psum_DATA_Spad_BRAM/IP_Psum_DATA_Spad_BRAM/IP_Psum_DATA_Spad_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_0_0/PECluster/pe20/pePadModule/pSumSPadModule/Psum_DATA_Spad_BRAM_inst/u0'
Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Psum_DATA_Spad_BRAM/IP_Psum_DATA_Spad_BRAM/IP_Psum_DATA_Spad_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_0_0/PECluster/pe21/pePadModule/pSumSPadModule/Psum_DATA_Spad_BRAM_inst/u0'
Finished Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Psum_DATA_Spad_BRAM/IP_Psum_DATA_Spad_BRAM/IP_Psum_DATA_Spad_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_0_0/PECluster/pe21/pePadModule/pSumSPadModule/Psum_DATA_Spad_BRAM_inst/u0'
Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Psum_DATA_Spad_BRAM/IP_Psum_DATA_Spad_BRAM/IP_Psum_DATA_Spad_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_0_0/PECluster/pe22/pePadModule/pSumSPadModule/Psum_DATA_Spad_BRAM_inst/u0'
Finished Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Psum_DATA_Spad_BRAM/IP_Psum_DATA_Spad_BRAM/IP_Psum_DATA_Spad_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_0_0/PECluster/pe22/pePadModule/pSumSPadModule/Psum_DATA_Spad_BRAM_inst/u0'
Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Psum_DATA_Spad_BRAM/IP_Psum_DATA_Spad_BRAM/IP_Psum_DATA_Spad_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_0_1/PECluster/pe00/pePadModule/pSumSPadModule/Psum_DATA_Spad_BRAM_inst/u0'
Finished Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Psum_DATA_Spad_BRAM/IP_Psum_DATA_Spad_BRAM/IP_Psum_DATA_Spad_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_0_1/PECluster/pe00/pePadModule/pSumSPadModule/Psum_DATA_Spad_BRAM_inst/u0'
Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Psum_DATA_Spad_BRAM/IP_Psum_DATA_Spad_BRAM/IP_Psum_DATA_Spad_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_0_1/PECluster/pe01/pePadModule/pSumSPadModule/Psum_DATA_Spad_BRAM_inst/u0'
Finished Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Psum_DATA_Spad_BRAM/IP_Psum_DATA_Spad_BRAM/IP_Psum_DATA_Spad_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_0_1/PECluster/pe01/pePadModule/pSumSPadModule/Psum_DATA_Spad_BRAM_inst/u0'
Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Psum_DATA_Spad_BRAM/IP_Psum_DATA_Spad_BRAM/IP_Psum_DATA_Spad_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_0_1/PECluster/pe02/pePadModule/pSumSPadModule/Psum_DATA_Spad_BRAM_inst/u0'
Finished Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Psum_DATA_Spad_BRAM/IP_Psum_DATA_Spad_BRAM/IP_Psum_DATA_Spad_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_0_1/PECluster/pe02/pePadModule/pSumSPadModule/Psum_DATA_Spad_BRAM_inst/u0'
Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Psum_DATA_Spad_BRAM/IP_Psum_DATA_Spad_BRAM/IP_Psum_DATA_Spad_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_0_1/PECluster/pe10/pePadModule/pSumSPadModule/Psum_DATA_Spad_BRAM_inst/u0'
Finished Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Psum_DATA_Spad_BRAM/IP_Psum_DATA_Spad_BRAM/IP_Psum_DATA_Spad_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_0_1/PECluster/pe10/pePadModule/pSumSPadModule/Psum_DATA_Spad_BRAM_inst/u0'
Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Psum_DATA_Spad_BRAM/IP_Psum_DATA_Spad_BRAM/IP_Psum_DATA_Spad_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_0_1/PECluster/pe11/pePadModule/pSumSPadModule/Psum_DATA_Spad_BRAM_inst/u0'
Finished Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Psum_DATA_Spad_BRAM/IP_Psum_DATA_Spad_BRAM/IP_Psum_DATA_Spad_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_0_1/PECluster/pe11/pePadModule/pSumSPadModule/Psum_DATA_Spad_BRAM_inst/u0'
Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Psum_DATA_Spad_BRAM/IP_Psum_DATA_Spad_BRAM/IP_Psum_DATA_Spad_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_0_1/PECluster/pe12/pePadModule/pSumSPadModule/Psum_DATA_Spad_BRAM_inst/u0'
Finished Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Psum_DATA_Spad_BRAM/IP_Psum_DATA_Spad_BRAM/IP_Psum_DATA_Spad_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_0_1/PECluster/pe12/pePadModule/pSumSPadModule/Psum_DATA_Spad_BRAM_inst/u0'
Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Psum_DATA_Spad_BRAM/IP_Psum_DATA_Spad_BRAM/IP_Psum_DATA_Spad_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_0_1/PECluster/pe20/pePadModule/pSumSPadModule/Psum_DATA_Spad_BRAM_inst/u0'
Finished Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Psum_DATA_Spad_BRAM/IP_Psum_DATA_Spad_BRAM/IP_Psum_DATA_Spad_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_0_1/PECluster/pe20/pePadModule/pSumSPadModule/Psum_DATA_Spad_BRAM_inst/u0'
Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Psum_DATA_Spad_BRAM/IP_Psum_DATA_Spad_BRAM/IP_Psum_DATA_Spad_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_0_1/PECluster/pe21/pePadModule/pSumSPadModule/Psum_DATA_Spad_BRAM_inst/u0'
Finished Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Psum_DATA_Spad_BRAM/IP_Psum_DATA_Spad_BRAM/IP_Psum_DATA_Spad_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_0_1/PECluster/pe21/pePadModule/pSumSPadModule/Psum_DATA_Spad_BRAM_inst/u0'
Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Psum_DATA_Spad_BRAM/IP_Psum_DATA_Spad_BRAM/IP_Psum_DATA_Spad_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_0_1/PECluster/pe22/pePadModule/pSumSPadModule/Psum_DATA_Spad_BRAM_inst/u0'
Finished Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Psum_DATA_Spad_BRAM/IP_Psum_DATA_Spad_BRAM/IP_Psum_DATA_Spad_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_0_1/PECluster/pe22/pePadModule/pSumSPadModule/Psum_DATA_Spad_BRAM_inst/u0'
Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Psum_DATA_Spad_BRAM/IP_Psum_DATA_Spad_BRAM/IP_Psum_DATA_Spad_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_1_0/PECluster/pe00/pePadModule/pSumSPadModule/Psum_DATA_Spad_BRAM_inst/u0'
Finished Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Psum_DATA_Spad_BRAM/IP_Psum_DATA_Spad_BRAM/IP_Psum_DATA_Spad_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_1_0/PECluster/pe00/pePadModule/pSumSPadModule/Psum_DATA_Spad_BRAM_inst/u0'
Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Psum_DATA_Spad_BRAM/IP_Psum_DATA_Spad_BRAM/IP_Psum_DATA_Spad_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_1_0/PECluster/pe01/pePadModule/pSumSPadModule/Psum_DATA_Spad_BRAM_inst/u0'
Finished Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Psum_DATA_Spad_BRAM/IP_Psum_DATA_Spad_BRAM/IP_Psum_DATA_Spad_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_1_0/PECluster/pe01/pePadModule/pSumSPadModule/Psum_DATA_Spad_BRAM_inst/u0'
Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Psum_DATA_Spad_BRAM/IP_Psum_DATA_Spad_BRAM/IP_Psum_DATA_Spad_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_1_0/PECluster/pe02/pePadModule/pSumSPadModule/Psum_DATA_Spad_BRAM_inst/u0'
Finished Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Psum_DATA_Spad_BRAM/IP_Psum_DATA_Spad_BRAM/IP_Psum_DATA_Spad_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_1_0/PECluster/pe02/pePadModule/pSumSPadModule/Psum_DATA_Spad_BRAM_inst/u0'
Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Psum_DATA_Spad_BRAM/IP_Psum_DATA_Spad_BRAM/IP_Psum_DATA_Spad_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_1_0/PECluster/pe10/pePadModule/pSumSPadModule/Psum_DATA_Spad_BRAM_inst/u0'
Finished Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Psum_DATA_Spad_BRAM/IP_Psum_DATA_Spad_BRAM/IP_Psum_DATA_Spad_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_1_0/PECluster/pe10/pePadModule/pSumSPadModule/Psum_DATA_Spad_BRAM_inst/u0'
Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Psum_DATA_Spad_BRAM/IP_Psum_DATA_Spad_BRAM/IP_Psum_DATA_Spad_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_1_0/PECluster/pe11/pePadModule/pSumSPadModule/Psum_DATA_Spad_BRAM_inst/u0'
Finished Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Psum_DATA_Spad_BRAM/IP_Psum_DATA_Spad_BRAM/IP_Psum_DATA_Spad_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_1_0/PECluster/pe11/pePadModule/pSumSPadModule/Psum_DATA_Spad_BRAM_inst/u0'
Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Psum_DATA_Spad_BRAM/IP_Psum_DATA_Spad_BRAM/IP_Psum_DATA_Spad_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_1_0/PECluster/pe12/pePadModule/pSumSPadModule/Psum_DATA_Spad_BRAM_inst/u0'
Finished Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Psum_DATA_Spad_BRAM/IP_Psum_DATA_Spad_BRAM/IP_Psum_DATA_Spad_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_1_0/PECluster/pe12/pePadModule/pSumSPadModule/Psum_DATA_Spad_BRAM_inst/u0'
Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Psum_DATA_Spad_BRAM/IP_Psum_DATA_Spad_BRAM/IP_Psum_DATA_Spad_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_1_0/PECluster/pe20/pePadModule/pSumSPadModule/Psum_DATA_Spad_BRAM_inst/u0'
Finished Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Psum_DATA_Spad_BRAM/IP_Psum_DATA_Spad_BRAM/IP_Psum_DATA_Spad_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_1_0/PECluster/pe20/pePadModule/pSumSPadModule/Psum_DATA_Spad_BRAM_inst/u0'
Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Psum_DATA_Spad_BRAM/IP_Psum_DATA_Spad_BRAM/IP_Psum_DATA_Spad_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_1_0/PECluster/pe21/pePadModule/pSumSPadModule/Psum_DATA_Spad_BRAM_inst/u0'
Finished Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Psum_DATA_Spad_BRAM/IP_Psum_DATA_Spad_BRAM/IP_Psum_DATA_Spad_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_1_0/PECluster/pe21/pePadModule/pSumSPadModule/Psum_DATA_Spad_BRAM_inst/u0'
Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Psum_DATA_Spad_BRAM/IP_Psum_DATA_Spad_BRAM/IP_Psum_DATA_Spad_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_1_0/PECluster/pe22/pePadModule/pSumSPadModule/Psum_DATA_Spad_BRAM_inst/u0'
Finished Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Psum_DATA_Spad_BRAM/IP_Psum_DATA_Spad_BRAM/IP_Psum_DATA_Spad_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_1_0/PECluster/pe22/pePadModule/pSumSPadModule/Psum_DATA_Spad_BRAM_inst/u0'
Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Psum_DATA_Spad_BRAM/IP_Psum_DATA_Spad_BRAM/IP_Psum_DATA_Spad_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_1_1/PECluster/pe00/pePadModule/pSumSPadModule/Psum_DATA_Spad_BRAM_inst/u0'
Finished Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Psum_DATA_Spad_BRAM/IP_Psum_DATA_Spad_BRAM/IP_Psum_DATA_Spad_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_1_1/PECluster/pe00/pePadModule/pSumSPadModule/Psum_DATA_Spad_BRAM_inst/u0'
Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Psum_DATA_Spad_BRAM/IP_Psum_DATA_Spad_BRAM/IP_Psum_DATA_Spad_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_1_1/PECluster/pe01/pePadModule/pSumSPadModule/Psum_DATA_Spad_BRAM_inst/u0'
Finished Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Psum_DATA_Spad_BRAM/IP_Psum_DATA_Spad_BRAM/IP_Psum_DATA_Spad_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_1_1/PECluster/pe01/pePadModule/pSumSPadModule/Psum_DATA_Spad_BRAM_inst/u0'
Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Psum_DATA_Spad_BRAM/IP_Psum_DATA_Spad_BRAM/IP_Psum_DATA_Spad_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_1_1/PECluster/pe02/pePadModule/pSumSPadModule/Psum_DATA_Spad_BRAM_inst/u0'
Finished Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Psum_DATA_Spad_BRAM/IP_Psum_DATA_Spad_BRAM/IP_Psum_DATA_Spad_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_1_1/PECluster/pe02/pePadModule/pSumSPadModule/Psum_DATA_Spad_BRAM_inst/u0'
Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Psum_DATA_Spad_BRAM/IP_Psum_DATA_Spad_BRAM/IP_Psum_DATA_Spad_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_1_1/PECluster/pe10/pePadModule/pSumSPadModule/Psum_DATA_Spad_BRAM_inst/u0'
Finished Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Psum_DATA_Spad_BRAM/IP_Psum_DATA_Spad_BRAM/IP_Psum_DATA_Spad_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_1_1/PECluster/pe10/pePadModule/pSumSPadModule/Psum_DATA_Spad_BRAM_inst/u0'
Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Psum_DATA_Spad_BRAM/IP_Psum_DATA_Spad_BRAM/IP_Psum_DATA_Spad_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_1_1/PECluster/pe11/pePadModule/pSumSPadModule/Psum_DATA_Spad_BRAM_inst/u0'
Finished Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Psum_DATA_Spad_BRAM/IP_Psum_DATA_Spad_BRAM/IP_Psum_DATA_Spad_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_1_1/PECluster/pe11/pePadModule/pSumSPadModule/Psum_DATA_Spad_BRAM_inst/u0'
Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Psum_DATA_Spad_BRAM/IP_Psum_DATA_Spad_BRAM/IP_Psum_DATA_Spad_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_1_1/PECluster/pe12/pePadModule/pSumSPadModule/Psum_DATA_Spad_BRAM_inst/u0'
Finished Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Psum_DATA_Spad_BRAM/IP_Psum_DATA_Spad_BRAM/IP_Psum_DATA_Spad_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_1_1/PECluster/pe12/pePadModule/pSumSPadModule/Psum_DATA_Spad_BRAM_inst/u0'
Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Psum_DATA_Spad_BRAM/IP_Psum_DATA_Spad_BRAM/IP_Psum_DATA_Spad_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_1_1/PECluster/pe20/pePadModule/pSumSPadModule/Psum_DATA_Spad_BRAM_inst/u0'
Finished Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Psum_DATA_Spad_BRAM/IP_Psum_DATA_Spad_BRAM/IP_Psum_DATA_Spad_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_1_1/PECluster/pe20/pePadModule/pSumSPadModule/Psum_DATA_Spad_BRAM_inst/u0'
Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Psum_DATA_Spad_BRAM/IP_Psum_DATA_Spad_BRAM/IP_Psum_DATA_Spad_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_1_1/PECluster/pe21/pePadModule/pSumSPadModule/Psum_DATA_Spad_BRAM_inst/u0'
Finished Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Psum_DATA_Spad_BRAM/IP_Psum_DATA_Spad_BRAM/IP_Psum_DATA_Spad_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_1_1/PECluster/pe21/pePadModule/pSumSPadModule/Psum_DATA_Spad_BRAM_inst/u0'
Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Psum_DATA_Spad_BRAM/IP_Psum_DATA_Spad_BRAM/IP_Psum_DATA_Spad_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_1_1/PECluster/pe22/pePadModule/pSumSPadModule/Psum_DATA_Spad_BRAM_inst/u0'
Finished Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/IP_Psum_DATA_Spad_BRAM/IP_Psum_DATA_Spad_BRAM/IP_Psum_DATA_Spad_BRAM_in_context.xdc] for cell 'TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_1_1/PECluster/pe22/pePadModule/pSumSPadModule/Psum_DATA_Spad_BRAM_inst/u0'
Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/ROM_sparse_weight/ROM_sparse_weight/ROM_sparse_weight_in_context.xdc] for cell 'TOP_interface_inst/ROM_weight_inst'
Finished Parsing XDC File [c:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.srcs/sources_1/ip/ROM_sparse_weight/ROM_sparse_weight/ROM_sparse_weight_in_context.xdc] for cell 'TOP_interface_inst/ROM_weight_inst'
Parsing XDC File [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/constraints/constraints.xdc]
WARNING: [Vivado 12-507] No nets matched 'reset_IBUF'. [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/constraints/constraints.xdc:7]
Finished Parsing XDC File [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/constraints/constraints.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/constraints/constraints.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/TOP_integration_uart_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/constraints/constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TOP_integration_uart_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TOP_integration_uart_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 1302.648 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.337 . Memory (MB): peak = 1302.648 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1302.648 ; gain = 645.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1302.648 ; gain = 645.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for uart_module_inst/u0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for TOP_interface_inst/TOP_inst/psum_rearrange/Psum_Rearrange_BRAM_inst/u0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_0_0/GLBCluster/pSumSRAM0/Psum_Data_SRAM_BRAM_inst/u0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_0_0/GLBCluster/pSumSRAM1/Psum_Data_SRAM_BRAM_inst/u0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_0_0/GLBCluster/pSumSRAM2/Psum_Data_SRAM_BRAM_inst/u0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_0_1/GLBCluster/pSumSRAM0/Psum_Data_SRAM_BRAM_inst/u0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_0_1/GLBCluster/pSumSRAM1/Psum_Data_SRAM_BRAM_inst/u0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_0_1/GLBCluster/pSumSRAM2/Psum_Data_SRAM_BRAM_inst/u0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_1_0/GLBCluster/pSumSRAM0/Psum_Data_SRAM_BRAM_inst/u0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_1_0/GLBCluster/pSumSRAM1/Psum_Data_SRAM_BRAM_inst/u0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_1_0/GLBCluster/pSumSRAM2/Psum_Data_SRAM_BRAM_inst/u0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_1_1/GLBCluster/pSumSRAM0/Psum_Data_SRAM_BRAM_inst/u0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_1_1/GLBCluster/pSumSRAM1/Psum_Data_SRAM_BRAM_inst/u0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_1_1/GLBCluster/pSumSRAM2/Psum_Data_SRAM_BRAM_inst/u0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_0_0/GLBCluster/inActSRAM_0_0/dataSRAM/Iact_Data_SRAM_BRAM_inst/u0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_0_0/GLBCluster/inActSRAM_0_1/dataSRAM/Iact_Data_SRAM_BRAM_inst/u0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_0_0/GLBCluster/inActSRAM_0_2/dataSRAM/Iact_Data_SRAM_BRAM_inst/u0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_0_0/GLBCluster/inActSRAM_1_0/dataSRAM/Iact_Data_SRAM_BRAM_inst/u0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_0_0/GLBCluster/inActSRAM_1_1/dataSRAM/Iact_Data_SRAM_BRAM_inst/u0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_0_0/GLBCluster/inActSRAM_1_2/dataSRAM/Iact_Data_SRAM_BRAM_inst/u0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_0_0/GLBCluster/inActSRAM_2_0/dataSRAM/Iact_Data_SRAM_BRAM_inst/u0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_0_0/GLBCluster/inActSRAM_2_1/dataSRAM/Iact_Data_SRAM_BRAM_inst/u0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_0_0/GLBCluster/inActSRAM_2_2/dataSRAM/Iact_Data_SRAM_BRAM_inst/u0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_0_1/GLBCluster/inActSRAM_0_0/dataSRAM/Iact_Data_SRAM_BRAM_inst/u0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_0_1/GLBCluster/inActSRAM_0_1/dataSRAM/Iact_Data_SRAM_BRAM_inst/u0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_0_1/GLBCluster/inActSRAM_0_2/dataSRAM/Iact_Data_SRAM_BRAM_inst/u0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_0_1/GLBCluster/inActSRAM_1_0/dataSRAM/Iact_Data_SRAM_BRAM_inst/u0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_0_1/GLBCluster/inActSRAM_1_1/dataSRAM/Iact_Data_SRAM_BRAM_inst/u0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_0_1/GLBCluster/inActSRAM_1_2/dataSRAM/Iact_Data_SRAM_BRAM_inst/u0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_0_1/GLBCluster/inActSRAM_2_0/dataSRAM/Iact_Data_SRAM_BRAM_inst/u0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_0_1/GLBCluster/inActSRAM_2_1/dataSRAM/Iact_Data_SRAM_BRAM_inst/u0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_0_1/GLBCluster/inActSRAM_2_2/dataSRAM/Iact_Data_SRAM_BRAM_inst/u0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_1_0/GLBCluster/inActSRAM_0_0/dataSRAM/Iact_Data_SRAM_BRAM_inst/u0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_1_0/GLBCluster/inActSRAM_0_1/dataSRAM/Iact_Data_SRAM_BRAM_inst/u0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_1_0/GLBCluster/inActSRAM_0_2/dataSRAM/Iact_Data_SRAM_BRAM_inst/u0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_1_0/GLBCluster/inActSRAM_1_0/dataSRAM/Iact_Data_SRAM_BRAM_inst/u0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_1_0/GLBCluster/inActSRAM_1_1/dataSRAM/Iact_Data_SRAM_BRAM_inst/u0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_1_0/GLBCluster/inActSRAM_1_2/dataSRAM/Iact_Data_SRAM_BRAM_inst/u0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_1_0/GLBCluster/inActSRAM_2_0/dataSRAM/Iact_Data_SRAM_BRAM_inst/u0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_1_0/GLBCluster/inActSRAM_2_1/dataSRAM/Iact_Data_SRAM_BRAM_inst/u0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_1_0/GLBCluster/inActSRAM_2_2/dataSRAM/Iact_Data_SRAM_BRAM_inst/u0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_1_1/GLBCluster/inActSRAM_0_0/dataSRAM/Iact_Data_SRAM_BRAM_inst/u0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_1_1/GLBCluster/inActSRAM_0_1/dataSRAM/Iact_Data_SRAM_BRAM_inst/u0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_1_1/GLBCluster/inActSRAM_0_2/dataSRAM/Iact_Data_SRAM_BRAM_inst/u0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_1_1/GLBCluster/inActSRAM_1_0/dataSRAM/Iact_Data_SRAM_BRAM_inst/u0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_1_1/GLBCluster/inActSRAM_1_1/dataSRAM/Iact_Data_SRAM_BRAM_inst/u0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_1_1/GLBCluster/inActSRAM_1_2/dataSRAM/Iact_Data_SRAM_BRAM_inst/u0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_1_1/GLBCluster/inActSRAM_2_0/dataSRAM/Iact_Data_SRAM_BRAM_inst/u0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_1_1/GLBCluster/inActSRAM_2_1/dataSRAM/Iact_Data_SRAM_BRAM_inst/u0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_1_1/GLBCluster/inActSRAM_2_2/dataSRAM/Iact_Data_SRAM_BRAM_inst/u0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_0_0/GLBCluster/inActSRAM_0_0/addrSRAM/Iact_Addr_SRAM_BRAM_inst/u0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_0_0/GLBCluster/inActSRAM_0_1/addrSRAM/Iact_Addr_SRAM_BRAM_inst/u0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_0_0/GLBCluster/inActSRAM_0_2/addrSRAM/Iact_Addr_SRAM_BRAM_inst/u0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_0_0/GLBCluster/inActSRAM_1_0/addrSRAM/Iact_Addr_SRAM_BRAM_inst/u0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_0_0/GLBCluster/inActSRAM_1_1/addrSRAM/Iact_Addr_SRAM_BRAM_inst/u0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_0_0/GLBCluster/inActSRAM_1_2/addrSRAM/Iact_Addr_SRAM_BRAM_inst/u0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_0_0/GLBCluster/inActSRAM_2_0/addrSRAM/Iact_Addr_SRAM_BRAM_inst/u0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_0_0/GLBCluster/inActSRAM_2_1/addrSRAM/Iact_Addr_SRAM_BRAM_inst/u0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_0_0/GLBCluster/inActSRAM_2_2/addrSRAM/Iact_Addr_SRAM_BRAM_inst/u0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_0_1/GLBCluster/inActSRAM_0_0/addrSRAM/Iact_Addr_SRAM_BRAM_inst/u0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_0_1/GLBCluster/inActSRAM_0_1/addrSRAM/Iact_Addr_SRAM_BRAM_inst/u0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_0_1/GLBCluster/inActSRAM_0_2/addrSRAM/Iact_Addr_SRAM_BRAM_inst/u0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_0_1/GLBCluster/inActSRAM_1_0/addrSRAM/Iact_Addr_SRAM_BRAM_inst/u0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_0_1/GLBCluster/inActSRAM_1_1/addrSRAM/Iact_Addr_SRAM_BRAM_inst/u0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_0_1/GLBCluster/inActSRAM_1_2/addrSRAM/Iact_Addr_SRAM_BRAM_inst/u0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_0_1/GLBCluster/inActSRAM_2_0/addrSRAM/Iact_Addr_SRAM_BRAM_inst/u0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_0_1/GLBCluster/inActSRAM_2_1/addrSRAM/Iact_Addr_SRAM_BRAM_inst/u0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_0_1/GLBCluster/inActSRAM_2_2/addrSRAM/Iact_Addr_SRAM_BRAM_inst/u0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_1_0/GLBCluster/inActSRAM_0_0/addrSRAM/Iact_Addr_SRAM_BRAM_inst/u0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_1_0/GLBCluster/inActSRAM_0_1/addrSRAM/Iact_Addr_SRAM_BRAM_inst/u0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_1_0/GLBCluster/inActSRAM_0_2/addrSRAM/Iact_Addr_SRAM_BRAM_inst/u0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_1_0/GLBCluster/inActSRAM_1_0/addrSRAM/Iact_Addr_SRAM_BRAM_inst/u0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_1_0/GLBCluster/inActSRAM_1_1/addrSRAM/Iact_Addr_SRAM_BRAM_inst/u0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_1_0/GLBCluster/inActSRAM_1_2/addrSRAM/Iact_Addr_SRAM_BRAM_inst/u0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_1_0/GLBCluster/inActSRAM_2_0/addrSRAM/Iact_Addr_SRAM_BRAM_inst/u0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_1_0/GLBCluster/inActSRAM_2_1/addrSRAM/Iact_Addr_SRAM_BRAM_inst/u0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_1_0/GLBCluster/inActSRAM_2_2/addrSRAM/Iact_Addr_SRAM_BRAM_inst/u0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_1_1/GLBCluster/inActSRAM_0_0/addrSRAM/Iact_Addr_SRAM_BRAM_inst/u0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_1_1/GLBCluster/inActSRAM_0_1/addrSRAM/Iact_Addr_SRAM_BRAM_inst/u0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_1_1/GLBCluster/inActSRAM_0_2/addrSRAM/Iact_Addr_SRAM_BRAM_inst/u0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_1_1/GLBCluster/inActSRAM_1_0/addrSRAM/Iact_Addr_SRAM_BRAM_inst/u0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_1_1/GLBCluster/inActSRAM_1_1/addrSRAM/Iact_Addr_SRAM_BRAM_inst/u0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_1_1/GLBCluster/inActSRAM_1_2/addrSRAM/Iact_Addr_SRAM_BRAM_inst/u0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_1_1/GLBCluster/inActSRAM_2_0/addrSRAM/Iact_Addr_SRAM_BRAM_inst/u0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_1_1/GLBCluster/inActSRAM_2_1/addrSRAM/Iact_Addr_SRAM_BRAM_inst/u0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_1_1/GLBCluster/inActSRAM_2_2/addrSRAM/Iact_Addr_SRAM_BRAM_inst/u0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_0_0/PECluster/pe00/pePadModule/weightDataSPadModule/Weight_DATA_Spad_BRAM_inst/u0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_0_0/PECluster/pe01/pePadModule/weightDataSPadModule/Weight_DATA_Spad_BRAM_inst/u0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_0_0/PECluster/pe02/pePadModule/weightDataSPadModule/Weight_DATA_Spad_BRAM_inst/u0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_0_0/PECluster/pe10/pePadModule/weightDataSPadModule/Weight_DATA_Spad_BRAM_inst/u0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_0_0/PECluster/pe11/pePadModule/weightDataSPadModule/Weight_DATA_Spad_BRAM_inst/u0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_0_0/PECluster/pe12/pePadModule/weightDataSPadModule/Weight_DATA_Spad_BRAM_inst/u0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_0_0/PECluster/pe20/pePadModule/weightDataSPadModule/Weight_DATA_Spad_BRAM_inst/u0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_0_0/PECluster/pe21/pePadModule/weightDataSPadModule/Weight_DATA_Spad_BRAM_inst/u0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_0_0/PECluster/pe22/pePadModule/weightDataSPadModule/Weight_DATA_Spad_BRAM_inst/u0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_0_1/PECluster/pe00/pePadModule/weightDataSPadModule/Weight_DATA_Spad_BRAM_inst/u0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_0_1/PECluster/pe01/pePadModule/weightDataSPadModule/Weight_DATA_Spad_BRAM_inst/u0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_0_1/PECluster/pe02/pePadModule/weightDataSPadModule/Weight_DATA_Spad_BRAM_inst/u0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_0_1/PECluster/pe10/pePadModule/weightDataSPadModule/Weight_DATA_Spad_BRAM_inst/u0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_0_1/PECluster/pe11/pePadModule/weightDataSPadModule/Weight_DATA_Spad_BRAM_inst/u0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_0_1/PECluster/pe12/pePadModule/weightDataSPadModule/Weight_DATA_Spad_BRAM_inst/u0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_0_1/PECluster/pe20/pePadModule/weightDataSPadModule/Weight_DATA_Spad_BRAM_inst/u0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_0_1/PECluster/pe21/pePadModule/weightDataSPadModule/Weight_DATA_Spad_BRAM_inst/u0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_0_1/PECluster/pe22/pePadModule/weightDataSPadModule/Weight_DATA_Spad_BRAM_inst/u0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_1_0/PECluster/pe00/pePadModule/weightDataSPadModule/Weight_DATA_Spad_BRAM_inst/u0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_1_0/PECluster/pe01/pePadModule/weightDataSPadModule/Weight_DATA_Spad_BRAM_inst/u0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_1_0/PECluster/pe02/pePadModule/weightDataSPadModule/Weight_DATA_Spad_BRAM_inst/u0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_1_0/PECluster/pe10/pePadModule/weightDataSPadModule/Weight_DATA_Spad_BRAM_inst/u0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_1_0/PECluster/pe11/pePadModule/weightDataSPadModule/Weight_DATA_Spad_BRAM_inst/u0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_1_0/PECluster/pe12/pePadModule/weightDataSPadModule/Weight_DATA_Spad_BRAM_inst/u0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_1_0/PECluster/pe20/pePadModule/weightDataSPadModule/Weight_DATA_Spad_BRAM_inst/u0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_1_0/PECluster/pe21/pePadModule/weightDataSPadModule/Weight_DATA_Spad_BRAM_inst/u0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_1_0/PECluster/pe22/pePadModule/weightDataSPadModule/Weight_DATA_Spad_BRAM_inst/u0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_1_1/PECluster/pe00/pePadModule/weightDataSPadModule/Weight_DATA_Spad_BRAM_inst/u0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_1_1/PECluster/pe01/pePadModule/weightDataSPadModule/Weight_DATA_Spad_BRAM_inst/u0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_1_1/PECluster/pe02/pePadModule/weightDataSPadModule/Weight_DATA_Spad_BRAM_inst/u0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_1_1/PECluster/pe10/pePadModule/weightDataSPadModule/Weight_DATA_Spad_BRAM_inst/u0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_1_1/PECluster/pe11/pePadModule/weightDataSPadModule/Weight_DATA_Spad_BRAM_inst/u0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_1_1/PECluster/pe12/pePadModule/weightDataSPadModule/Weight_DATA_Spad_BRAM_inst/u0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_1_1/PECluster/pe20/pePadModule/weightDataSPadModule/Weight_DATA_Spad_BRAM_inst/u0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_1_1/PECluster/pe21/pePadModule/weightDataSPadModule/Weight_DATA_Spad_BRAM_inst/u0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_1_1/PECluster/pe22/pePadModule/weightDataSPadModule/Weight_DATA_Spad_BRAM_inst/u0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_0_0/PECluster/pe00/pePadModule/inActDataSPadModule/Iact_DATA_Spad_BRAM_inst/u0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_0_0/PECluster/pe01/pePadModule/inActDataSPadModule/Iact_DATA_Spad_BRAM_inst/u0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_0_0/PECluster/pe02/pePadModule/inActDataSPadModule/Iact_DATA_Spad_BRAM_inst/u0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_0_0/PECluster/pe10/pePadModule/inActDataSPadModule/Iact_DATA_Spad_BRAM_inst/u0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_0_0/PECluster/pe11/pePadModule/inActDataSPadModule/Iact_DATA_Spad_BRAM_inst/u0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_0_0/PECluster/pe12/pePadModule/inActDataSPadModule/Iact_DATA_Spad_BRAM_inst/u0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_0_0/PECluster/pe20/pePadModule/inActDataSPadModule/Iact_DATA_Spad_BRAM_inst/u0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_0_0/PECluster/pe21/pePadModule/inActDataSPadModule/Iact_DATA_Spad_BRAM_inst/u0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_0_0/PECluster/pe22/pePadModule/inActDataSPadModule/Iact_DATA_Spad_BRAM_inst/u0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_0_1/PECluster/pe00/pePadModule/inActDataSPadModule/Iact_DATA_Spad_BRAM_inst/u0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_0_1/PECluster/pe01/pePadModule/inActDataSPadModule/Iact_DATA_Spad_BRAM_inst/u0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_0_1/PECluster/pe02/pePadModule/inActDataSPadModule/Iact_DATA_Spad_BRAM_inst/u0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_0_1/PECluster/pe10/pePadModule/inActDataSPadModule/Iact_DATA_Spad_BRAM_inst/u0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_0_1/PECluster/pe11/pePadModule/inActDataSPadModule/Iact_DATA_Spad_BRAM_inst/u0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_0_1/PECluster/pe12/pePadModule/inActDataSPadModule/Iact_DATA_Spad_BRAM_inst/u0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_0_1/PECluster/pe20/pePadModule/inActDataSPadModule/Iact_DATA_Spad_BRAM_inst/u0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_0_1/PECluster/pe21/pePadModule/inActDataSPadModule/Iact_DATA_Spad_BRAM_inst/u0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_0_1/PECluster/pe22/pePadModule/inActDataSPadModule/Iact_DATA_Spad_BRAM_inst/u0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_1_0/PECluster/pe00/pePadModule/inActDataSPadModule/Iact_DATA_Spad_BRAM_inst/u0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_1_0/PECluster/pe01/pePadModule/inActDataSPadModule/Iact_DATA_Spad_BRAM_inst/u0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_1_0/PECluster/pe02/pePadModule/inActDataSPadModule/Iact_DATA_Spad_BRAM_inst/u0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_1_0/PECluster/pe10/pePadModule/inActDataSPadModule/Iact_DATA_Spad_BRAM_inst/u0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_1_0/PECluster/pe11/pePadModule/inActDataSPadModule/Iact_DATA_Spad_BRAM_inst/u0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_1_0/PECluster/pe12/pePadModule/inActDataSPadModule/Iact_DATA_Spad_BRAM_inst/u0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_1_0/PECluster/pe20/pePadModule/inActDataSPadModule/Iact_DATA_Spad_BRAM_inst/u0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_1_0/PECluster/pe21/pePadModule/inActDataSPadModule/Iact_DATA_Spad_BRAM_inst/u0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_1_0/PECluster/pe22/pePadModule/inActDataSPadModule/Iact_DATA_Spad_BRAM_inst/u0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_1_1/PECluster/pe00/pePadModule/inActDataSPadModule/Iact_DATA_Spad_BRAM_inst/u0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_1_1/PECluster/pe01/pePadModule/inActDataSPadModule/Iact_DATA_Spad_BRAM_inst/u0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_1_1/PECluster/pe02/pePadModule/inActDataSPadModule/Iact_DATA_Spad_BRAM_inst/u0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_1_1/PECluster/pe10/pePadModule/inActDataSPadModule/Iact_DATA_Spad_BRAM_inst/u0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_1_1/PECluster/pe11/pePadModule/inActDataSPadModule/Iact_DATA_Spad_BRAM_inst/u0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_1_1/PECluster/pe12/pePadModule/inActDataSPadModule/Iact_DATA_Spad_BRAM_inst/u0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_1_1/PECluster/pe20/pePadModule/inActDataSPadModule/Iact_DATA_Spad_BRAM_inst/u0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_1_1/PECluster/pe21/pePadModule/inActDataSPadModule/Iact_DATA_Spad_BRAM_inst/u0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_1_1/PECluster/pe22/pePadModule/inActDataSPadModule/Iact_DATA_Spad_BRAM_inst/u0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_0_0/PECluster/pe00/pePadModule/pSumSPadModule/Psum_DATA_Spad_BRAM_inst/u0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_0_0/PECluster/pe01/pePadModule/pSumSPadModule/Psum_DATA_Spad_BRAM_inst/u0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_0_0/PECluster/pe02/pePadModule/pSumSPadModule/Psum_DATA_Spad_BRAM_inst/u0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_0_0/PECluster/pe10/pePadModule/pSumSPadModule/Psum_DATA_Spad_BRAM_inst/u0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_0_0/PECluster/pe11/pePadModule/pSumSPadModule/Psum_DATA_Spad_BRAM_inst/u0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_0_0/PECluster/pe12/pePadModule/pSumSPadModule/Psum_DATA_Spad_BRAM_inst/u0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_0_0/PECluster/pe20/pePadModule/pSumSPadModule/Psum_DATA_Spad_BRAM_inst/u0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_0_0/PECluster/pe21/pePadModule/pSumSPadModule/Psum_DATA_Spad_BRAM_inst/u0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_0_0/PECluster/pe22/pePadModule/pSumSPadModule/Psum_DATA_Spad_BRAM_inst/u0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_0_1/PECluster/pe00/pePadModule/pSumSPadModule/Psum_DATA_Spad_BRAM_inst/u0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_0_1/PECluster/pe01/pePadModule/pSumSPadModule/Psum_DATA_Spad_BRAM_inst/u0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_0_1/PECluster/pe02/pePadModule/pSumSPadModule/Psum_DATA_Spad_BRAM_inst/u0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_0_1/PECluster/pe10/pePadModule/pSumSPadModule/Psum_DATA_Spad_BRAM_inst/u0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_0_1/PECluster/pe11/pePadModule/pSumSPadModule/Psum_DATA_Spad_BRAM_inst/u0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_0_1/PECluster/pe12/pePadModule/pSumSPadModule/Psum_DATA_Spad_BRAM_inst/u0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_0_1/PECluster/pe20/pePadModule/pSumSPadModule/Psum_DATA_Spad_BRAM_inst/u0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_0_1/PECluster/pe21/pePadModule/pSumSPadModule/Psum_DATA_Spad_BRAM_inst/u0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_0_1/PECluster/pe22/pePadModule/pSumSPadModule/Psum_DATA_Spad_BRAM_inst/u0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_1_0/PECluster/pe00/pePadModule/pSumSPadModule/Psum_DATA_Spad_BRAM_inst/u0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_1_0/PECluster/pe01/pePadModule/pSumSPadModule/Psum_DATA_Spad_BRAM_inst/u0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_1_0/PECluster/pe02/pePadModule/pSumSPadModule/Psum_DATA_Spad_BRAM_inst/u0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_1_0/PECluster/pe10/pePadModule/pSumSPadModule/Psum_DATA_Spad_BRAM_inst/u0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_1_0/PECluster/pe11/pePadModule/pSumSPadModule/Psum_DATA_Spad_BRAM_inst/u0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_1_0/PECluster/pe12/pePadModule/pSumSPadModule/Psum_DATA_Spad_BRAM_inst/u0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_1_0/PECluster/pe20/pePadModule/pSumSPadModule/Psum_DATA_Spad_BRAM_inst/u0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_1_0/PECluster/pe21/pePadModule/pSumSPadModule/Psum_DATA_Spad_BRAM_inst/u0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_1_0/PECluster/pe22/pePadModule/pSumSPadModule/Psum_DATA_Spad_BRAM_inst/u0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_1_1/PECluster/pe00/pePadModule/pSumSPadModule/Psum_DATA_Spad_BRAM_inst/u0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_1_1/PECluster/pe01/pePadModule/pSumSPadModule/Psum_DATA_Spad_BRAM_inst/u0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_1_1/PECluster/pe02/pePadModule/pSumSPadModule/Psum_DATA_Spad_BRAM_inst/u0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_1_1/PECluster/pe10/pePadModule/pSumSPadModule/Psum_DATA_Spad_BRAM_inst/u0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_1_1/PECluster/pe11/pePadModule/pSumSPadModule/Psum_DATA_Spad_BRAM_inst/u0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_1_1/PECluster/pe12/pePadModule/pSumSPadModule/Psum_DATA_Spad_BRAM_inst/u0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_1_1/PECluster/pe20/pePadModule/pSumSPadModule/Psum_DATA_Spad_BRAM_inst/u0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_1_1/PECluster/pe21/pePadModule/pSumSPadModule/Psum_DATA_Spad_BRAM_inst/u0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for TOP_interface_inst/TOP_inst/ClusterGroup_array/ClusterGroup_1_1/PECluster/pe22/pePadModule/pSumSPadModule/Psum_DATA_Spad_BRAM_inst/u0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for TOP_interface_inst/ROM_weight_inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1302.648 ; gain = 645.188
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'PE_state_reg' in module 'ProcessingElementControl'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/ProcessingElementPad.v:192]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/ProcessingElementPad.v:192]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/ProcessingElementPad.v:192]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/ProcessingElementPad.v:192]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/ProcessingElementPad.v:192]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/ProcessingElementPad.v:192]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/ProcessingElementPad.v:192]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/ProcessingElementPad.v:192]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/ProcessingElementPad.v:192]
INFO: [Synth 8-802] inferred FSM for state register 'readZeroState_reg' in module 'InAct_addr_SRAM__xdcDup__1'
INFO: [Synth 8-802] inferred FSM for state register 'writeZeroState_reg' in module 'InAct_addr_SRAM__xdcDup__1'
INFO: [Synth 8-802] inferred FSM for state register 'readZeroState_reg' in module 'InAct_data_SRAM__xdcDup__1'
INFO: [Synth 8-802] inferred FSM for state register 'writeZeroState_reg' in module 'InAct_data_SRAM__xdcDup__1'
INFO: [Synth 8-802] inferred FSM for state register 'inActReadState_reg' in module 'InActSRAMBank__xdcDup__1'
INFO: [Synth 8-802] inferred FSM for state register 'inActWriteState_reg' in module 'InActSRAMBank__xdcDup__1'
INFO: [Synth 8-802] inferred FSM for state register 'readZeroState_reg' in module 'InAct_addr_SRAM__xdcDup__2'
INFO: [Synth 8-802] inferred FSM for state register 'writeZeroState_reg' in module 'InAct_addr_SRAM__xdcDup__2'
INFO: [Synth 8-802] inferred FSM for state register 'readZeroState_reg' in module 'InAct_data_SRAM__xdcDup__2'
INFO: [Synth 8-802] inferred FSM for state register 'writeZeroState_reg' in module 'InAct_data_SRAM__xdcDup__2'
INFO: [Synth 8-802] inferred FSM for state register 'inActReadState_reg' in module 'InActSRAMBank__xdcDup__2'
INFO: [Synth 8-802] inferred FSM for state register 'inActWriteState_reg' in module 'InActSRAMBank__xdcDup__2'
INFO: [Synth 8-802] inferred FSM for state register 'readZeroState_reg' in module 'InAct_addr_SRAM__xdcDup__3'
INFO: [Synth 8-802] inferred FSM for state register 'writeZeroState_reg' in module 'InAct_addr_SRAM__xdcDup__3'
INFO: [Synth 8-802] inferred FSM for state register 'readZeroState_reg' in module 'InAct_data_SRAM__xdcDup__3'
INFO: [Synth 8-802] inferred FSM for state register 'writeZeroState_reg' in module 'InAct_data_SRAM__xdcDup__3'
INFO: [Synth 8-802] inferred FSM for state register 'inActReadState_reg' in module 'InActSRAMBank__xdcDup__3'
INFO: [Synth 8-802] inferred FSM for state register 'inActWriteState_reg' in module 'InActSRAMBank__xdcDup__3'
INFO: [Synth 8-802] inferred FSM for state register 'readZeroState_reg' in module 'InAct_addr_SRAM__xdcDup__4'
INFO: [Synth 8-802] inferred FSM for state register 'writeZeroState_reg' in module 'InAct_addr_SRAM__xdcDup__4'
INFO: [Synth 8-802] inferred FSM for state register 'readZeroState_reg' in module 'InAct_data_SRAM__xdcDup__4'
INFO: [Synth 8-802] inferred FSM for state register 'writeZeroState_reg' in module 'InAct_data_SRAM__xdcDup__4'
INFO: [Synth 8-802] inferred FSM for state register 'inActReadState_reg' in module 'InActSRAMBank__xdcDup__4'
INFO: [Synth 8-802] inferred FSM for state register 'inActWriteState_reg' in module 'InActSRAMBank__xdcDup__4'
INFO: [Synth 8-802] inferred FSM for state register 'readZeroState_reg' in module 'InAct_addr_SRAM__xdcDup__5'
INFO: [Synth 8-802] inferred FSM for state register 'writeZeroState_reg' in module 'InAct_addr_SRAM__xdcDup__5'
INFO: [Synth 8-802] inferred FSM for state register 'readZeroState_reg' in module 'InAct_data_SRAM__xdcDup__5'
INFO: [Synth 8-802] inferred FSM for state register 'writeZeroState_reg' in module 'InAct_data_SRAM__xdcDup__5'
INFO: [Synth 8-802] inferred FSM for state register 'inActReadState_reg' in module 'InActSRAMBank__xdcDup__5'
INFO: [Synth 8-802] inferred FSM for state register 'inActWriteState_reg' in module 'InActSRAMBank__xdcDup__5'
INFO: [Synth 8-802] inferred FSM for state register 'readZeroState_reg' in module 'InAct_addr_SRAM__xdcDup__6'
INFO: [Synth 8-802] inferred FSM for state register 'writeZeroState_reg' in module 'InAct_addr_SRAM__xdcDup__6'
INFO: [Synth 8-802] inferred FSM for state register 'readZeroState_reg' in module 'InAct_data_SRAM__xdcDup__6'
INFO: [Synth 8-802] inferred FSM for state register 'writeZeroState_reg' in module 'InAct_data_SRAM__xdcDup__6'
INFO: [Synth 8-802] inferred FSM for state register 'inActReadState_reg' in module 'InActSRAMBank__xdcDup__6'
INFO: [Synth 8-802] inferred FSM for state register 'inActWriteState_reg' in module 'InActSRAMBank__xdcDup__6'
INFO: [Synth 8-802] inferred FSM for state register 'readZeroState_reg' in module 'InAct_addr_SRAM__xdcDup__7'
INFO: [Synth 8-802] inferred FSM for state register 'writeZeroState_reg' in module 'InAct_addr_SRAM__xdcDup__7'
INFO: [Synth 8-802] inferred FSM for state register 'readZeroState_reg' in module 'InAct_data_SRAM__xdcDup__7'
INFO: [Synth 8-802] inferred FSM for state register 'writeZeroState_reg' in module 'InAct_data_SRAM__xdcDup__7'
INFO: [Synth 8-802] inferred FSM for state register 'inActReadState_reg' in module 'InActSRAMBank__xdcDup__7'
INFO: [Synth 8-802] inferred FSM for state register 'inActWriteState_reg' in module 'InActSRAMBank__xdcDup__7'
INFO: [Synth 8-802] inferred FSM for state register 'readZeroState_reg' in module 'InAct_addr_SRAM__xdcDup__8'
INFO: [Synth 8-802] inferred FSM for state register 'writeZeroState_reg' in module 'InAct_addr_SRAM__xdcDup__8'
INFO: [Synth 8-802] inferred FSM for state register 'readZeroState_reg' in module 'InAct_data_SRAM__xdcDup__8'
INFO: [Synth 8-802] inferred FSM for state register 'writeZeroState_reg' in module 'InAct_data_SRAM__xdcDup__8'
INFO: [Synth 8-802] inferred FSM for state register 'inActReadState_reg' in module 'InActSRAMBank__xdcDup__8'
INFO: [Synth 8-802] inferred FSM for state register 'inActWriteState_reg' in module 'InActSRAMBank__xdcDup__8'
INFO: [Synth 8-802] inferred FSM for state register 'readZeroState_reg' in module 'InAct_addr_SRAM__xdcDup__9'
INFO: [Synth 8-802] inferred FSM for state register 'writeZeroState_reg' in module 'InAct_addr_SRAM__xdcDup__9'
INFO: [Synth 8-802] inferred FSM for state register 'readZeroState_reg' in module 'InAct_data_SRAM__xdcDup__9'
INFO: [Synth 8-802] inferred FSM for state register 'writeZeroState_reg' in module 'InAct_data_SRAM__xdcDup__9'
INFO: [Synth 8-802] inferred FSM for state register 'inActReadState_reg' in module 'InActSRAMBank__xdcDup__9'
INFO: [Synth 8-802] inferred FSM for state register 'inActWriteState_reg' in module 'InActSRAMBank__xdcDup__9'
INFO: [Synth 8-802] inferred FSM for state register 'CG_state_reg' in module 'ClusterGroupController'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/ProcessingElementPad.v:192]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/ProcessingElementPad.v:192]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/ProcessingElementPad.v:192]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/ProcessingElementPad.v:192]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/ProcessingElementPad.v:192]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/ProcessingElementPad.v:192]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/ProcessingElementPad.v:192]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/ProcessingElementPad.v:192]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/ProcessingElementPad.v:192]
INFO: [Synth 8-802] inferred FSM for state register 'readZeroState_reg' in module 'InAct_addr_SRAM__xdcDup__10'
INFO: [Synth 8-802] inferred FSM for state register 'writeZeroState_reg' in module 'InAct_addr_SRAM__xdcDup__10'
INFO: [Synth 8-802] inferred FSM for state register 'readZeroState_reg' in module 'InAct_data_SRAM__xdcDup__10'
INFO: [Synth 8-802] inferred FSM for state register 'writeZeroState_reg' in module 'InAct_data_SRAM__xdcDup__10'
INFO: [Synth 8-802] inferred FSM for state register 'inActReadState_reg' in module 'InActSRAMBank__xdcDup__10'
INFO: [Synth 8-802] inferred FSM for state register 'inActWriteState_reg' in module 'InActSRAMBank__xdcDup__10'
INFO: [Synth 8-802] inferred FSM for state register 'readZeroState_reg' in module 'InAct_addr_SRAM__xdcDup__11'
INFO: [Synth 8-802] inferred FSM for state register 'writeZeroState_reg' in module 'InAct_addr_SRAM__xdcDup__11'
INFO: [Synth 8-802] inferred FSM for state register 'readZeroState_reg' in module 'InAct_data_SRAM__xdcDup__11'
INFO: [Synth 8-802] inferred FSM for state register 'writeZeroState_reg' in module 'InAct_data_SRAM__xdcDup__11'
INFO: [Synth 8-802] inferred FSM for state register 'inActReadState_reg' in module 'InActSRAMBank__xdcDup__11'
INFO: [Synth 8-802] inferred FSM for state register 'inActWriteState_reg' in module 'InActSRAMBank__xdcDup__11'
INFO: [Synth 8-802] inferred FSM for state register 'readZeroState_reg' in module 'InAct_addr_SRAM__xdcDup__12'
INFO: [Synth 8-802] inferred FSM for state register 'writeZeroState_reg' in module 'InAct_addr_SRAM__xdcDup__12'
INFO: [Synth 8-802] inferred FSM for state register 'readZeroState_reg' in module 'InAct_data_SRAM__xdcDup__12'
INFO: [Synth 8-802] inferred FSM for state register 'writeZeroState_reg' in module 'InAct_data_SRAM__xdcDup__12'
INFO: [Synth 8-802] inferred FSM for state register 'inActReadState_reg' in module 'InActSRAMBank__xdcDup__12'
INFO: [Synth 8-802] inferred FSM for state register 'inActWriteState_reg' in module 'InActSRAMBank__xdcDup__12'
INFO: [Synth 8-802] inferred FSM for state register 'readZeroState_reg' in module 'InAct_addr_SRAM__xdcDup__13'
INFO: [Synth 8-802] inferred FSM for state register 'writeZeroState_reg' in module 'InAct_addr_SRAM__xdcDup__13'
INFO: [Synth 8-802] inferred FSM for state register 'readZeroState_reg' in module 'InAct_data_SRAM__xdcDup__13'
INFO: [Synth 8-802] inferred FSM for state register 'writeZeroState_reg' in module 'InAct_data_SRAM__xdcDup__13'
INFO: [Synth 8-802] inferred FSM for state register 'inActReadState_reg' in module 'InActSRAMBank__xdcDup__13'
INFO: [Synth 8-802] inferred FSM for state register 'inActWriteState_reg' in module 'InActSRAMBank__xdcDup__13'
INFO: [Synth 8-802] inferred FSM for state register 'readZeroState_reg' in module 'InAct_addr_SRAM__xdcDup__14'
INFO: [Synth 8-802] inferred FSM for state register 'writeZeroState_reg' in module 'InAct_addr_SRAM__xdcDup__14'
INFO: [Synth 8-802] inferred FSM for state register 'readZeroState_reg' in module 'InAct_data_SRAM__xdcDup__14'
INFO: [Synth 8-802] inferred FSM for state register 'writeZeroState_reg' in module 'InAct_data_SRAM__xdcDup__14'
INFO: [Synth 8-802] inferred FSM for state register 'inActReadState_reg' in module 'InActSRAMBank__xdcDup__14'
INFO: [Synth 8-802] inferred FSM for state register 'inActWriteState_reg' in module 'InActSRAMBank__xdcDup__14'
INFO: [Synth 8-802] inferred FSM for state register 'readZeroState_reg' in module 'InAct_addr_SRAM__xdcDup__15'
INFO: [Synth 8-802] inferred FSM for state register 'writeZeroState_reg' in module 'InAct_addr_SRAM__xdcDup__15'
INFO: [Synth 8-802] inferred FSM for state register 'readZeroState_reg' in module 'InAct_data_SRAM__xdcDup__15'
INFO: [Synth 8-802] inferred FSM for state register 'writeZeroState_reg' in module 'InAct_data_SRAM__xdcDup__15'
INFO: [Synth 8-802] inferred FSM for state register 'inActReadState_reg' in module 'InActSRAMBank__xdcDup__15'
INFO: [Synth 8-802] inferred FSM for state register 'inActWriteState_reg' in module 'InActSRAMBank__xdcDup__15'
INFO: [Synth 8-802] inferred FSM for state register 'readZeroState_reg' in module 'InAct_addr_SRAM__xdcDup__16'
INFO: [Synth 8-802] inferred FSM for state register 'writeZeroState_reg' in module 'InAct_addr_SRAM__xdcDup__16'
INFO: [Synth 8-802] inferred FSM for state register 'readZeroState_reg' in module 'InAct_data_SRAM__xdcDup__16'
INFO: [Synth 8-802] inferred FSM for state register 'writeZeroState_reg' in module 'InAct_data_SRAM__xdcDup__16'
INFO: [Synth 8-802] inferred FSM for state register 'inActReadState_reg' in module 'InActSRAMBank__xdcDup__16'
INFO: [Synth 8-802] inferred FSM for state register 'inActWriteState_reg' in module 'InActSRAMBank__xdcDup__16'
INFO: [Synth 8-802] inferred FSM for state register 'readZeroState_reg' in module 'InAct_addr_SRAM__xdcDup__17'
INFO: [Synth 8-802] inferred FSM for state register 'writeZeroState_reg' in module 'InAct_addr_SRAM__xdcDup__17'
INFO: [Common 17-14] Message 'Synth 8-802' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/ProcessingElementPad.v:192]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/ProcessingElementPad.v:192]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/ProcessingElementPad.v:192]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/ProcessingElementPad.v:192]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/ProcessingElementPad.v:192]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/ProcessingElementPad.v:192]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/ProcessingElementPad.v:192]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/ProcessingElementPad.v:192]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/ProcessingElementPad.v:192]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/ProcessingElementPad.v:192]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/ProcessingElementPad.v:192]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/ProcessingElementPad.v:192]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/ProcessingElementPad.v:192]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/ProcessingElementPad.v:192]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/ProcessingElementPad.v:192]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/ProcessingElementPad.v:192]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/ProcessingElementPad.v:192]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/ProcessingElementPad.v:192]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/psum_SRAM_out_acc.v:65]
INFO: [Synth 8-4471] merging register 'CG_0_1_src_GLB_load_fin_reg' into 'CG_0_0_src_GLB_load_fin_reg' [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/TOP_controller.v:1889]
INFO: [Synth 8-4471] merging register 'CG_1_0_src_GLB_load_fin_reg' into 'CG_0_0_src_GLB_load_fin_reg' [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/TOP_controller.v:1890]
INFO: [Synth 8-4471] merging register 'CG_1_1_src_GLB_load_fin_reg' into 'CG_0_0_src_GLB_load_fin_reg' [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/TOP_controller.v:1891]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              001 |                               00
                    LOAD |                              010 |                               01
                     CAL |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'PE_state_reg' using encoding 'one-hot' in module 'ProcessingElementControl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  NOZERO |                              001 |                               00
                 ONEZERO |                              010 |                               01
                 TWOZERO |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'writeZeroState_reg' using encoding 'one-hot' in module 'InAct_addr_SRAM__xdcDup__1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  NOZERO |                               00 |                               00
                 ONEZERO |                               01 |                               01
                 TWOZERO |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'readZeroState_reg' using encoding 'sequential' in module 'InAct_addr_SRAM__xdcDup__1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  NOZERO |                              001 |                               00
                 ONEZERO |                              010 |                               01
                 TWOZERO |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'writeZeroState_reg' using encoding 'one-hot' in module 'InAct_data_SRAM__xdcDup__1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  NOZERO |                               00 |                               00
                 ONEZERO |                               01 |                               01
                 TWOZERO |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'readZeroState_reg' using encoding 'sequential' in module 'InAct_data_SRAM__xdcDup__1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               01 |                               00
                    WORK |                               11 |                               01
               WAIT_DATA |                               00 |                               11
               WAIT_ADDR |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'inActWriteState_reg' using encoding 'sequential' in module 'InActSRAMBank__xdcDup__1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               01 |                               00
                    WORK |                               11 |                               01
               WAIT_DATA |                               00 |                               11
               WAIT_ADDR |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'inActReadState_reg' using encoding 'sequential' in module 'InActSRAMBank__xdcDup__1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  NOZERO |                              001 |                               00
                 ONEZERO |                              010 |                               01
                 TWOZERO |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'writeZeroState_reg' using encoding 'one-hot' in module 'InAct_addr_SRAM__xdcDup__2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  NOZERO |                               00 |                               00
                 ONEZERO |                               01 |                               01
                 TWOZERO |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'readZeroState_reg' using encoding 'sequential' in module 'InAct_addr_SRAM__xdcDup__2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  NOZERO |                              001 |                               00
                 ONEZERO |                              010 |                               01
                 TWOZERO |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'writeZeroState_reg' using encoding 'one-hot' in module 'InAct_data_SRAM__xdcDup__2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  NOZERO |                               00 |                               00
                 ONEZERO |                               01 |                               01
                 TWOZERO |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'readZeroState_reg' using encoding 'sequential' in module 'InAct_data_SRAM__xdcDup__2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               01 |                               00
                    WORK |                               11 |                               01
               WAIT_DATA |                               00 |                               11
               WAIT_ADDR |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'inActWriteState_reg' using encoding 'sequential' in module 'InActSRAMBank__xdcDup__2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               01 |                               00
                    WORK |                               11 |                               01
               WAIT_DATA |                               00 |                               11
               WAIT_ADDR |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'inActReadState_reg' using encoding 'sequential' in module 'InActSRAMBank__xdcDup__2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  NOZERO |                              001 |                               00
                 ONEZERO |                              010 |                               01
                 TWOZERO |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'writeZeroState_reg' using encoding 'one-hot' in module 'InAct_addr_SRAM__xdcDup__3'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  NOZERO |                               00 |                               00
                 ONEZERO |                               01 |                               01
                 TWOZERO |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'readZeroState_reg' using encoding 'sequential' in module 'InAct_addr_SRAM__xdcDup__3'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  NOZERO |                              001 |                               00
                 ONEZERO |                              010 |                               01
                 TWOZERO |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'writeZeroState_reg' using encoding 'one-hot' in module 'InAct_data_SRAM__xdcDup__3'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  NOZERO |                               00 |                               00
                 ONEZERO |                               01 |                               01
                 TWOZERO |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'readZeroState_reg' using encoding 'sequential' in module 'InAct_data_SRAM__xdcDup__3'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               01 |                               00
                    WORK |                               11 |                               01
               WAIT_DATA |                               00 |                               11
               WAIT_ADDR |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'inActWriteState_reg' using encoding 'sequential' in module 'InActSRAMBank__xdcDup__3'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               01 |                               00
                    WORK |                               11 |                               01
               WAIT_DATA |                               00 |                               11
               WAIT_ADDR |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'inActReadState_reg' using encoding 'sequential' in module 'InActSRAMBank__xdcDup__3'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  NOZERO |                              001 |                               00
                 ONEZERO |                              010 |                               01
                 TWOZERO |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'writeZeroState_reg' using encoding 'one-hot' in module 'InAct_addr_SRAM__xdcDup__4'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  NOZERO |                               00 |                               00
                 ONEZERO |                               01 |                               01
                 TWOZERO |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'readZeroState_reg' using encoding 'sequential' in module 'InAct_addr_SRAM__xdcDup__4'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  NOZERO |                              001 |                               00
                 ONEZERO |                              010 |                               01
                 TWOZERO |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'writeZeroState_reg' using encoding 'one-hot' in module 'InAct_data_SRAM__xdcDup__4'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  NOZERO |                               00 |                               00
                 ONEZERO |                               01 |                               01
                 TWOZERO |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'readZeroState_reg' using encoding 'sequential' in module 'InAct_data_SRAM__xdcDup__4'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               01 |                               00
                    WORK |                               11 |                               01
               WAIT_DATA |                               00 |                               11
               WAIT_ADDR |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'inActWriteState_reg' using encoding 'sequential' in module 'InActSRAMBank__xdcDup__4'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               01 |                               00
                    WORK |                               11 |                               01
               WAIT_DATA |                               00 |                               11
               WAIT_ADDR |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'inActReadState_reg' using encoding 'sequential' in module 'InActSRAMBank__xdcDup__4'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  NOZERO |                              001 |                               00
                 ONEZERO |                              010 |                               01
                 TWOZERO |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'writeZeroState_reg' using encoding 'one-hot' in module 'InAct_addr_SRAM__xdcDup__5'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  NOZERO |                               00 |                               00
                 ONEZERO |                               01 |                               01
                 TWOZERO |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'readZeroState_reg' using encoding 'sequential' in module 'InAct_addr_SRAM__xdcDup__5'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  NOZERO |                              001 |                               00
                 ONEZERO |                              010 |                               01
                 TWOZERO |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'writeZeroState_reg' using encoding 'one-hot' in module 'InAct_data_SRAM__xdcDup__5'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  NOZERO |                               00 |                               00
                 ONEZERO |                               01 |                               01
                 TWOZERO |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'readZeroState_reg' using encoding 'sequential' in module 'InAct_data_SRAM__xdcDup__5'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               01 |                               00
                    WORK |                               11 |                               01
               WAIT_DATA |                               00 |                               11
               WAIT_ADDR |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'inActWriteState_reg' using encoding 'sequential' in module 'InActSRAMBank__xdcDup__5'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               01 |                               00
                    WORK |                               11 |                               01
               WAIT_DATA |                               00 |                               11
               WAIT_ADDR |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'inActReadState_reg' using encoding 'sequential' in module 'InActSRAMBank__xdcDup__5'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  NOZERO |                              001 |                               00
                 ONEZERO |                              010 |                               01
                 TWOZERO |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'writeZeroState_reg' using encoding 'one-hot' in module 'InAct_addr_SRAM__xdcDup__6'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  NOZERO |                               00 |                               00
                 ONEZERO |                               01 |                               01
                 TWOZERO |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'readZeroState_reg' using encoding 'sequential' in module 'InAct_addr_SRAM__xdcDup__6'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  NOZERO |                              001 |                               00
                 ONEZERO |                              010 |                               01
                 TWOZERO |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'writeZeroState_reg' using encoding 'one-hot' in module 'InAct_data_SRAM__xdcDup__6'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  NOZERO |                               00 |                               00
                 ONEZERO |                               01 |                               01
                 TWOZERO |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'readZeroState_reg' using encoding 'sequential' in module 'InAct_data_SRAM__xdcDup__6'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               01 |                               00
                    WORK |                               11 |                               01
               WAIT_DATA |                               00 |                               11
               WAIT_ADDR |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'inActWriteState_reg' using encoding 'sequential' in module 'InActSRAMBank__xdcDup__6'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               01 |                               00
                    WORK |                               11 |                               01
               WAIT_DATA |                               00 |                               11
               WAIT_ADDR |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'inActReadState_reg' using encoding 'sequential' in module 'InActSRAMBank__xdcDup__6'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  NOZERO |                              001 |                               00
                 ONEZERO |                              010 |                               01
                 TWOZERO |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'writeZeroState_reg' using encoding 'one-hot' in module 'InAct_addr_SRAM__xdcDup__7'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  NOZERO |                               00 |                               00
                 ONEZERO |                               01 |                               01
                 TWOZERO |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'readZeroState_reg' using encoding 'sequential' in module 'InAct_addr_SRAM__xdcDup__7'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  NOZERO |                              001 |                               00
                 ONEZERO |                              010 |                               01
                 TWOZERO |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'writeZeroState_reg' using encoding 'one-hot' in module 'InAct_data_SRAM__xdcDup__7'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  NOZERO |                               00 |                               00
                 ONEZERO |                               01 |                               01
                 TWOZERO |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'readZeroState_reg' using encoding 'sequential' in module 'InAct_data_SRAM__xdcDup__7'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               01 |                               00
                    WORK |                               11 |                               01
               WAIT_DATA |                               00 |                               11
               WAIT_ADDR |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'inActWriteState_reg' using encoding 'sequential' in module 'InActSRAMBank__xdcDup__7'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               01 |                               00
                    WORK |                               11 |                               01
               WAIT_DATA |                               00 |                               11
               WAIT_ADDR |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'inActReadState_reg' using encoding 'sequential' in module 'InActSRAMBank__xdcDup__7'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  NOZERO |                              001 |                               00
                 ONEZERO |                              010 |                               01
                 TWOZERO |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'writeZeroState_reg' using encoding 'one-hot' in module 'InAct_addr_SRAM__xdcDup__8'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  NOZERO |                               00 |                               00
                 ONEZERO |                               01 |                               01
                 TWOZERO |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'readZeroState_reg' using encoding 'sequential' in module 'InAct_addr_SRAM__xdcDup__8'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  NOZERO |                              001 |                               00
                 ONEZERO |                              010 |                               01
                 TWOZERO |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'writeZeroState_reg' using encoding 'one-hot' in module 'InAct_data_SRAM__xdcDup__8'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  NOZERO |                               00 |                               00
                 ONEZERO |                               01 |                               01
                 TWOZERO |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'readZeroState_reg' using encoding 'sequential' in module 'InAct_data_SRAM__xdcDup__8'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               01 |                               00
                    WORK |                               11 |                               01
               WAIT_DATA |                               00 |                               11
               WAIT_ADDR |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'inActWriteState_reg' using encoding 'sequential' in module 'InActSRAMBank__xdcDup__8'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               01 |                               00
                    WORK |                               11 |                               01
               WAIT_DATA |                               00 |                               11
               WAIT_ADDR |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'inActReadState_reg' using encoding 'sequential' in module 'InActSRAMBank__xdcDup__8'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  NOZERO |                              001 |                               00
                 ONEZERO |                              010 |                               01
                 TWOZERO |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'writeZeroState_reg' using encoding 'one-hot' in module 'InAct_addr_SRAM__xdcDup__9'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  NOZERO |                               00 |                               00
                 ONEZERO |                               01 |                               01
                 TWOZERO |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'readZeroState_reg' using encoding 'sequential' in module 'InAct_addr_SRAM__xdcDup__9'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  NOZERO |                              001 |                               00
                 ONEZERO |                              010 |                               01
                 TWOZERO |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'writeZeroState_reg' using encoding 'one-hot' in module 'InAct_data_SRAM__xdcDup__9'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  NOZERO |                               00 |                               00
                 ONEZERO |                               01 |                               01
                 TWOZERO |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'readZeroState_reg' using encoding 'sequential' in module 'InAct_data_SRAM__xdcDup__9'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               01 |                               00
                    WORK |                               11 |                               01
               WAIT_DATA |                               00 |                               11
               WAIT_ADDR |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'inActWriteState_reg' using encoding 'sequential' in module 'InActSRAMBank__xdcDup__9'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               01 |                               00
                    WORK |                               11 |                               01
               WAIT_DATA |                               00 |                               11
               WAIT_ADDR |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'inActReadState_reg' using encoding 'sequential' in module 'InActSRAMBank__xdcDup__9'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 CG_IDLE |                            00001 |                              000
             CG_LOAD_GLB |                            10000 |                              001
              CG_LOAD_PE |                            01000 |                              010
               CG_PE_CAL |                            00100 |                              011
            CG_READ_PSUM |                            00010 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CG_state_reg' using encoding 'one-hot' in module 'ClusterGroupController'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  NOZERO |                              001 |                               00
                 ONEZERO |                              010 |                               01
                 TWOZERO |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'writeZeroState_reg' using encoding 'one-hot' in module 'InAct_addr_SRAM__xdcDup__10'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  NOZERO |                               00 |                               00
                 ONEZERO |                               01 |                               01
                 TWOZERO |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'readZeroState_reg' using encoding 'sequential' in module 'InAct_addr_SRAM__xdcDup__10'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  NOZERO |                              001 |                               00
                 ONEZERO |                              010 |                               01
                 TWOZERO |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'writeZeroState_reg' using encoding 'one-hot' in module 'InAct_data_SRAM__xdcDup__10'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  NOZERO |                               00 |                               00
                 ONEZERO |                               01 |                               01
                 TWOZERO |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'readZeroState_reg' using encoding 'sequential' in module 'InAct_data_SRAM__xdcDup__10'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               01 |                               00
                    WORK |                               11 |                               01
               WAIT_DATA |                               00 |                               11
               WAIT_ADDR |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'inActWriteState_reg' using encoding 'sequential' in module 'InActSRAMBank__xdcDup__10'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               01 |                               00
                    WORK |                               11 |                               01
               WAIT_DATA |                               00 |                               11
               WAIT_ADDR |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'inActReadState_reg' using encoding 'sequential' in module 'InActSRAMBank__xdcDup__10'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  NOZERO |                              001 |                               00
                 ONEZERO |                              010 |                               01
                 TWOZERO |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'writeZeroState_reg' using encoding 'one-hot' in module 'InAct_addr_SRAM__xdcDup__11'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  NOZERO |                               00 |                               00
                 ONEZERO |                               01 |                               01
                 TWOZERO |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'readZeroState_reg' using encoding 'sequential' in module 'InAct_addr_SRAM__xdcDup__11'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  NOZERO |                              001 |                               00
                 ONEZERO |                              010 |                               01
                 TWOZERO |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'writeZeroState_reg' using encoding 'one-hot' in module 'InAct_data_SRAM__xdcDup__11'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  NOZERO |                               00 |                               00
                 ONEZERO |                               01 |                               01
                 TWOZERO |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'readZeroState_reg' using encoding 'sequential' in module 'InAct_data_SRAM__xdcDup__11'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               01 |                               00
                    WORK |                               11 |                               01
               WAIT_DATA |                               00 |                               11
               WAIT_ADDR |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'inActWriteState_reg' using encoding 'sequential' in module 'InActSRAMBank__xdcDup__11'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               01 |                               00
                    WORK |                               11 |                               01
               WAIT_DATA |                               00 |                               11
               WAIT_ADDR |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'inActReadState_reg' using encoding 'sequential' in module 'InActSRAMBank__xdcDup__11'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  NOZERO |                              001 |                               00
                 ONEZERO |                              010 |                               01
                 TWOZERO |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'writeZeroState_reg' using encoding 'one-hot' in module 'InAct_addr_SRAM__xdcDup__12'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  NOZERO |                               00 |                               00
                 ONEZERO |                               01 |                               01
                 TWOZERO |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'readZeroState_reg' using encoding 'sequential' in module 'InAct_addr_SRAM__xdcDup__12'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  NOZERO |                              001 |                               00
                 ONEZERO |                              010 |                               01
                 TWOZERO |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'writeZeroState_reg' using encoding 'one-hot' in module 'InAct_data_SRAM__xdcDup__12'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  NOZERO |                               00 |                               00
                 ONEZERO |                               01 |                               01
                 TWOZERO |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'readZeroState_reg' using encoding 'sequential' in module 'InAct_data_SRAM__xdcDup__12'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               01 |                               00
                    WORK |                               11 |                               01
               WAIT_DATA |                               00 |                               11
               WAIT_ADDR |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'inActWriteState_reg' using encoding 'sequential' in module 'InActSRAMBank__xdcDup__12'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               01 |                               00
                    WORK |                               11 |                               01
               WAIT_DATA |                               00 |                               11
               WAIT_ADDR |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'inActReadState_reg' using encoding 'sequential' in module 'InActSRAMBank__xdcDup__12'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  NOZERO |                              001 |                               00
                 ONEZERO |                              010 |                               01
                 TWOZERO |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'writeZeroState_reg' using encoding 'one-hot' in module 'InAct_addr_SRAM__xdcDup__13'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  NOZERO |                               00 |                               00
                 ONEZERO |                               01 |                               01
                 TWOZERO |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'readZeroState_reg' using encoding 'sequential' in module 'InAct_addr_SRAM__xdcDup__13'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  NOZERO |                              001 |                               00
                 ONEZERO |                              010 |                               01
                 TWOZERO |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'writeZeroState_reg' using encoding 'one-hot' in module 'InAct_data_SRAM__xdcDup__13'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  NOZERO |                               00 |                               00
                 ONEZERO |                               01 |                               01
                 TWOZERO |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'readZeroState_reg' using encoding 'sequential' in module 'InAct_data_SRAM__xdcDup__13'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               01 |                               00
                    WORK |                               11 |                               01
               WAIT_DATA |                               00 |                               11
               WAIT_ADDR |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'inActWriteState_reg' using encoding 'sequential' in module 'InActSRAMBank__xdcDup__13'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               01 |                               00
                    WORK |                               11 |                               01
               WAIT_DATA |                               00 |                               11
               WAIT_ADDR |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'inActReadState_reg' using encoding 'sequential' in module 'InActSRAMBank__xdcDup__13'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  NOZERO |                              001 |                               00
                 ONEZERO |                              010 |                               01
                 TWOZERO |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'writeZeroState_reg' using encoding 'one-hot' in module 'InAct_addr_SRAM__xdcDup__14'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  NOZERO |                               00 |                               00
                 ONEZERO |                               01 |                               01
                 TWOZERO |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'readZeroState_reg' using encoding 'sequential' in module 'InAct_addr_SRAM__xdcDup__14'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  NOZERO |                              001 |                               00
                 ONEZERO |                              010 |                               01
                 TWOZERO |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'writeZeroState_reg' using encoding 'one-hot' in module 'InAct_data_SRAM__xdcDup__14'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  NOZERO |                               00 |                               00
                 ONEZERO |                               01 |                               01
                 TWOZERO |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'readZeroState_reg' using encoding 'sequential' in module 'InAct_data_SRAM__xdcDup__14'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               01 |                               00
                    WORK |                               11 |                               01
               WAIT_DATA |                               00 |                               11
               WAIT_ADDR |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'inActWriteState_reg' using encoding 'sequential' in module 'InActSRAMBank__xdcDup__14'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               01 |                               00
                    WORK |                               11 |                               01
               WAIT_DATA |                               00 |                               11
               WAIT_ADDR |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'inActReadState_reg' using encoding 'sequential' in module 'InActSRAMBank__xdcDup__14'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  NOZERO |                              001 |                               00
                 ONEZERO |                              010 |                               01
                 TWOZERO |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'writeZeroState_reg' using encoding 'one-hot' in module 'InAct_addr_SRAM__xdcDup__15'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  NOZERO |                               00 |                               00
                 ONEZERO |                               01 |                               01
                 TWOZERO |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'readZeroState_reg' using encoding 'sequential' in module 'InAct_addr_SRAM__xdcDup__15'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  NOZERO |                              001 |                               00
                 ONEZERO |                              010 |                               01
                 TWOZERO |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'writeZeroState_reg' using encoding 'one-hot' in module 'InAct_data_SRAM__xdcDup__15'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  NOZERO |                               00 |                               00
                 ONEZERO |                               01 |                               01
                 TWOZERO |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'readZeroState_reg' using encoding 'sequential' in module 'InAct_data_SRAM__xdcDup__15'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               01 |                               00
                    WORK |                               11 |                               01
               WAIT_DATA |                               00 |                               11
               WAIT_ADDR |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'inActWriteState_reg' using encoding 'sequential' in module 'InActSRAMBank__xdcDup__15'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               01 |                               00
                    WORK |                               11 |                               01
               WAIT_DATA |                               00 |                               11
               WAIT_ADDR |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'inActReadState_reg' using encoding 'sequential' in module 'InActSRAMBank__xdcDup__15'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  NOZERO |                              001 |                               00
                 ONEZERO |                              010 |                               01
                 TWOZERO |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'writeZeroState_reg' using encoding 'one-hot' in module 'InAct_addr_SRAM__xdcDup__16'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  NOZERO |                               00 |                               00
                 ONEZERO |                               01 |                               01
                 TWOZERO |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'readZeroState_reg' using encoding 'sequential' in module 'InAct_addr_SRAM__xdcDup__16'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  NOZERO |                              001 |                               00
                 ONEZERO |                              010 |                               01
                 TWOZERO |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'writeZeroState_reg' using encoding 'one-hot' in module 'InAct_data_SRAM__xdcDup__16'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  NOZERO |                               00 |                               00
                 ONEZERO |                               01 |                               01
                 TWOZERO |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'readZeroState_reg' using encoding 'sequential' in module 'InAct_data_SRAM__xdcDup__16'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               01 |                               00
                    WORK |                               11 |                               01
               WAIT_DATA |                               00 |                               11
               WAIT_ADDR |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'inActWriteState_reg' using encoding 'sequential' in module 'InActSRAMBank__xdcDup__16'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               01 |                               00
                    WORK |                               11 |                               01
               WAIT_DATA |                               00 |                               11
               WAIT_ADDR |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'inActReadState_reg' using encoding 'sequential' in module 'InActSRAMBank__xdcDup__16'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  NOZERO |                              001 |                               00
                 ONEZERO |                              010 |                               01
                 TWOZERO |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'writeZeroState_reg' using encoding 'one-hot' in module 'InAct_addr_SRAM__xdcDup__17'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  NOZERO |                               00 |                               00
                 ONEZERO |                               01 |                               01
                 TWOZERO |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'readZeroState_reg' using encoding 'sequential' in module 'InAct_addr_SRAM__xdcDup__17'
INFO: [Common 17-14] Message 'Synth 8-3354' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  NOZERO |                              001 |                               00
                 ONEZERO |                              010 |                               01
                 TWOZERO |                              100 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  NOZERO |                               00 |                               00
                 ONEZERO |                               01 |                               01
                 TWOZERO |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               01 |                               00
                    WORK |                               11 |                               01
               WAIT_DATA |                               00 |                               11
               WAIT_ADDR |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               01 |                               00
                    WORK |                               11 |                               01
               WAIT_DATA |                               00 |                               11
               WAIT_ADDR |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  NOZERO |                              001 |                               00
                 ONEZERO |                              010 |                               01
                 TWOZERO |                              100 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  NOZERO |                               00 |                               00
                 ONEZERO |                               01 |                               01
                 TWOZERO |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  NOZERO |                              001 |                               00
                 ONEZERO |                              010 |                               01
                 TWOZERO |                              100 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  NOZERO |                               00 |                               00
                 ONEZERO |                               01 |                               01
                 TWOZERO |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               01 |                               00
                    WORK |                               11 |                               01
               WAIT_DATA |                               00 |                               11
               WAIT_ADDR |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               01 |                               00
                    WORK |                               11 |                               01
               WAIT_DATA |                               00 |                               11
               WAIT_ADDR |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  NOZERO |                              001 |                               00
                 ONEZERO |                              010 |                               01
                 TWOZERO |                              100 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  NOZERO |                               00 |                               00
                 ONEZERO |                               01 |                               01
                 TWOZERO |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  NOZERO |                              001 |                               00
                 ONEZERO |                              010 |                               01
                 TWOZERO |                              100 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  NOZERO |                               00 |                               00
                 ONEZERO |                               01 |                               01
                 TWOZERO |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               01 |                               00
                    WORK |                               11 |                               01
               WAIT_DATA |                               00 |                               11
               WAIT_ADDR |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               01 |                               00
                    WORK |                               11 |                               01
               WAIT_DATA |                               00 |                               11
               WAIT_ADDR |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  NOZERO |                              001 |                               00
                 ONEZERO |                              010 |                               01
                 TWOZERO |                              100 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  NOZERO |                               00 |                               00
                 ONEZERO |                               01 |                               01
                 TWOZERO |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  NOZERO |                              001 |                               00
                 ONEZERO |                              010 |                               01
                 TWOZERO |                              100 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  NOZERO |                               00 |                               00
                 ONEZERO |                               01 |                               01
                 TWOZERO |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               01 |                               00
                    WORK |                               11 |                               01
               WAIT_DATA |                               00 |                               11
               WAIT_ADDR |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               01 |                               00
                    WORK |                               11 |                               01
               WAIT_DATA |                               00 |                               11
               WAIT_ADDR |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  NOZERO |                              001 |                               00
                 ONEZERO |                              010 |                               01
                 TWOZERO |                              100 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  NOZERO |                               00 |                               00
                 ONEZERO |                               01 |                               01
                 TWOZERO |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  NOZERO |                              001 |                               00
                 ONEZERO |                              010 |                               01
                 TWOZERO |                              100 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  NOZERO |                               00 |                               00
                 ONEZERO |                               01 |                               01
                 TWOZERO |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               01 |                               00
                    WORK |                               11 |                               01
               WAIT_DATA |                               00 |                               11
               WAIT_ADDR |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               01 |                               00
                    WORK |                               11 |                               01
               WAIT_DATA |                               00 |                               11
               WAIT_ADDR |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  NOZERO |                              001 |                               00
                 ONEZERO |                              010 |                               01
                 TWOZERO |                              100 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  NOZERO |                               00 |                               00
                 ONEZERO |                               01 |                               01
                 TWOZERO |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  NOZERO |                              001 |                               00
                 ONEZERO |                              010 |                               01
                 TWOZERO |                              100 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  NOZERO |                               00 |                               00
                 ONEZERO |                               01 |                               01
                 TWOZERO |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               01 |                               00
                    WORK |                               11 |                               01
               WAIT_DATA |                               00 |                               11
               WAIT_ADDR |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               01 |                               00
                    WORK |                               11 |                               01
               WAIT_DATA |                               00 |                               11
               WAIT_ADDR |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  NOZERO |                              001 |                               00
                 ONEZERO |                              010 |                               01
                 TWOZERO |                              100 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  NOZERO |                               00 |                               00
                 ONEZERO |                               01 |                               01
                 TWOZERO |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  NOZERO |                              001 |                               00
                 ONEZERO |                              010 |                               01
                 TWOZERO |                              100 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  NOZERO |                               00 |                               00
                 ONEZERO |                               01 |                               01
                 TWOZERO |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               01 |                               00
                    WORK |                               11 |                               01
               WAIT_DATA |                               00 |                               11
               WAIT_ADDR |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               01 |                               00
                    WORK |                               11 |                               01
               WAIT_DATA |                               00 |                               11
               WAIT_ADDR |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  NOZERO |                              001 |                               00
                 ONEZERO |                              010 |                               01
                 TWOZERO |                              100 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  NOZERO |                               00 |                               00
                 ONEZERO |                               01 |                               01
                 TWOZERO |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  NOZERO |                              001 |                               00
                 ONEZERO |                              010 |                               01
                 TWOZERO |                              100 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  NOZERO |                               00 |                               00
                 ONEZERO |                               01 |                               01
                 TWOZERO |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               01 |                               00
                    WORK |                               11 |                               01
               WAIT_DATA |                               00 |                               11
               WAIT_ADDR |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               01 |                               00
                    WORK |                               11 |                               01
               WAIT_DATA |                               00 |                               11
               WAIT_ADDR |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  NOZERO |                              001 |                               00
                 ONEZERO |                              010 |                               01
                 TWOZERO |                              100 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  NOZERO |                               00 |                               00
                 ONEZERO |                               01 |                               01
                 TWOZERO |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  NOZERO |                              001 |                               00
                 ONEZERO |                              010 |                               01
                 TWOZERO |                              100 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  NOZERO |                               00 |                               00
                 ONEZERO |                               01 |                               01
                 TWOZERO |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               01 |                               00
                    WORK |                               11 |                               01
               WAIT_DATA |                               00 |                               11
               WAIT_ADDR |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               01 |                               00
                    WORK |                               11 |                               01
               WAIT_DATA |                               00 |                               11
               WAIT_ADDR |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  NOZERO |                              001 |                               00
                 ONEZERO |                              010 |                               01
                 TWOZERO |                              100 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  NOZERO |                               00 |                               00
                 ONEZERO |                               01 |                               01
                 TWOZERO |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  NOZERO |                              001 |                               00
                 ONEZERO |                              010 |                               01
                 TWOZERO |                              100 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  NOZERO |                               00 |                               00
                 ONEZERO |                               01 |                               01
                 TWOZERO |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               01 |                               00
                    WORK |                               11 |                               01
               WAIT_DATA |                               00 |                               11
               WAIT_ADDR |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               01 |                               00
                    WORK |                               11 |                               01
               WAIT_DATA |                               00 |                               11
               WAIT_ADDR |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  NOZERO |                              001 |                               00
                 ONEZERO |                              010 |                               01
                 TWOZERO |                              100 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  NOZERO |                               00 |                               00
                 ONEZERO |                               01 |                               01
                 TWOZERO |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  NOZERO |                              001 |                               00
                 ONEZERO |                              010 |                               01
                 TWOZERO |                              100 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  NOZERO |                               00 |                               00
                 ONEZERO |                               01 |                               01
                 TWOZERO |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               01 |                               00
                    WORK |                               11 |                               01
               WAIT_DATA |                               00 |                               11
               WAIT_ADDR |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               01 |                               00
                    WORK |                               11 |                               01
               WAIT_DATA |                               00 |                               11
               WAIT_ADDR |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  NOZERO |                              001 |                               00
                 ONEZERO |                              010 |                               01
                 TWOZERO |                              100 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  NOZERO |                               00 |                               00
                 ONEZERO |                               01 |                               01
                 TWOZERO |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  NOZERO |                              001 |                               00
                 ONEZERO |                              010 |                               01
                 TWOZERO |                              100 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  NOZERO |                               00 |                               00
                 ONEZERO |                               01 |                               01
                 TWOZERO |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               01 |                               00
                    WORK |                               11 |                               01
               WAIT_DATA |                               00 |                               11
               WAIT_ADDR |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               01 |                               00
                    WORK |                               11 |                               01
               WAIT_DATA |                               00 |                               11
               WAIT_ADDR |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  NOZERO |                              001 |                               00
                 ONEZERO |                              010 |                               01
                 TWOZERO |                              100 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  NOZERO |                               00 |                               00
                 ONEZERO |                               01 |                               01
                 TWOZERO |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  NOZERO |                              001 |                               00
                 ONEZERO |                              010 |                               01
                 TWOZERO |                              100 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  NOZERO |                               00 |                               00
                 ONEZERO |                               01 |                               01
                 TWOZERO |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               01 |                               00
                    WORK |                               11 |                               01
               WAIT_DATA |                               00 |                               11
               WAIT_ADDR |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               01 |                               00
                    WORK |                               11 |                               01
               WAIT_DATA |                               00 |                               11
               WAIT_ADDR |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  NOZERO |                              001 |                               00
                 ONEZERO |                              010 |                               01
                 TWOZERO |                              100 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  NOZERO |                               00 |                               00
                 ONEZERO |                               01 |                               01
                 TWOZERO |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  NOZERO |                              001 |                               00
                 ONEZERO |                              010 |                               01
                 TWOZERO |                              100 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  NOZERO |                               00 |                               00
                 ONEZERO |                               01 |                               01
                 TWOZERO |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               01 |                               00
                    WORK |                               11 |                               01
               WAIT_DATA |                               00 |                               11
               WAIT_ADDR |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               01 |                               00
                    WORK |                               11 |                               01
               WAIT_DATA |                               00 |                               11
               WAIT_ADDR |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  NOZERO |                              001 |                               00
                 ONEZERO |                              010 |                               01
                 TWOZERO |                              100 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  NOZERO |                               00 |                               00
                 ONEZERO |                               01 |                               01
                 TWOZERO |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  NOZERO |                              001 |                               00
                 ONEZERO |                              010 |                               01
                 TWOZERO |                              100 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  NOZERO |                               00 |                               00
                 ONEZERO |                               01 |                               01
                 TWOZERO |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               01 |                               00
                    WORK |                               11 |                               01
               WAIT_DATA |                               00 |                               11
               WAIT_ADDR |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               01 |                               00
                    WORK |                               11 |                               01
               WAIT_DATA |                               00 |                               11
               WAIT_ADDR |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  NOZERO |                              001 |                               00
                 ONEZERO |                              010 |                               01
                 TWOZERO |                              100 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  NOZERO |                               00 |                               00
                 ONEZERO |                               01 |                               01
                 TWOZERO |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  NOZERO |                              001 |                               00
                 ONEZERO |                              010 |                               01
                 TWOZERO |                              100 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  NOZERO |                               00 |                               00
                 ONEZERO |                               01 |                               01
                 TWOZERO |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               01 |                               00
                    WORK |                               11 |                               01
               WAIT_DATA |                               00 |                               11
               WAIT_ADDR |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               01 |                               00
                    WORK |                               11 |                               01
               WAIT_DATA |                               00 |                               11
               WAIT_ADDR |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  NOZERO |                              001 |                               00
                 ONEZERO |                              010 |                               01
                 TWOZERO |                              100 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  NOZERO |                               00 |                               00
                 ONEZERO |                               01 |                               01
                 TWOZERO |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  NOZERO |                              001 |                               00
                 ONEZERO |                              010 |                               01
                 TWOZERO |                              100 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  NOZERO |                               00 |                               00
                 ONEZERO |                               01 |                               01
                 TWOZERO |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               01 |                               00
                    WORK |                               11 |                               01
               WAIT_DATA |                               00 |                               11
               WAIT_ADDR |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               01 |                               00
                    WORK |                               11 |                               01
               WAIT_DATA |                               00 |                               11
               WAIT_ADDR |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  NOZERO |                              001 |                               00
                 ONEZERO |                              010 |                               01
                 TWOZERO |                              100 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  NOZERO |                               00 |                               00
                 ONEZERO |                               01 |                               01
                 TWOZERO |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  NOZERO |                              001 |                               00
                 ONEZERO |                              010 |                               01
                 TWOZERO |                              100 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  NOZERO |                               00 |                               00
                 ONEZERO |                               01 |                               01
                 TWOZERO |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               01 |                               00
                    WORK |                               11 |                               01
               WAIT_DATA |                               00 |                               11
               WAIT_ADDR |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               01 |                               00
                    WORK |                               11 |                               01
               WAIT_DATA |                               00 |                               11
               WAIT_ADDR |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  NOZERO |                              001 |                               00
                 ONEZERO |                              010 |                               01
                 TWOZERO |                              100 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  NOZERO |                               00 |                               00
                 ONEZERO |                               01 |                               01
                 TWOZERO |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  NOZERO |                              001 |                               00
                 ONEZERO |                              010 |                               01
                 TWOZERO |                              100 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  NOZERO |                               00 |                               00
                 ONEZERO |                               01 |                               01
                 TWOZERO |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               01 |                               00
                    WORK |                               11 |                               01
               WAIT_DATA |                               00 |                               11
               WAIT_ADDR |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               01 |                               00
                    WORK |                               11 |                               01
               WAIT_DATA |                               00 |                               11
               WAIT_ADDR |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  NOZERO |                              001 |                               00
                 ONEZERO |                              010 |                               01
                 TWOZERO |                              100 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  NOZERO |                               00 |                               00
                 ONEZERO |                               01 |                               01
                 TWOZERO |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  NOZERO |                              001 |                               00
                 ONEZERO |                              010 |                               01
                 TWOZERO |                              100 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  NOZERO |                               00 |                               00
                 ONEZERO |                               01 |                               01
                 TWOZERO |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               01 |                               00
                    WORK |                               11 |                               01
               WAIT_DATA |                               00 |                               11
               WAIT_ADDR |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               01 |                               00
                    WORK |                               11 |                               01
               WAIT_DATA |                               00 |                               11
               WAIT_ADDR |                               10 |                               10
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                     000000000001 |                             0000
                   BEGIN |                     000000000010 |                             0001
                   DATA0 |                     000000000100 |                             0010
                   DATA1 |                     000000001000 |                             0011
                   DATA2 |                     000000010000 |                             0100
                   DATA3 |                     000000100000 |                             0101
                   DATA4 |                     000001000000 |                             0110
                   DATA5 |                     000010000000 |                             0111
                   DATA6 |                     000100000000 |                             1000
                   DATA7 |                     001000000000 |                             1001
                     END |                     010000000000 |                             1010
                   BFREE |                     100000000000 |                             1011
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:48 ; elapsed = 00:00:50 . Memory (MB): peak = 1356.266 ; gain = 698.805
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------------------------+------------+----------+
|      |RTL Partition                       |Replication |Instances |
+------+------------------------------------+------------+----------+
|1     |ClusterGroup__xdcDup__1__GB0        |           1|     25501|
|2     |ClusterGroup__xdcDup__1__GB1        |           1|     25349|
|3     |ClusterGroup__xdcDup__2__GB0        |           1|     25501|
|4     |ClusterGroup__xdcDup__2__GB1        |           1|     25349|
|5     |ClusterGroup__xdcDup__3__GB0        |           1|     25501|
|6     |ClusterGroup__xdcDup__3__GB1        |           1|     25349|
|7     |ClusterGroup__GB0                   |           1|     25501|
|8     |ClusterGroup__GB1                   |           1|     25349|
|9     |logic__19045_ClusterGroup_array__GD |           1|         3|
|10    |TOP__GC0                            |           1|     15192|
|11    |TOP_interface__GC0                  |           1|       483|
|12    |TOP_integration_uart__GC0           |           1|       877|
+------+------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     21 Bit       Adders := 36    
	   3 Input     21 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   2 Input     14 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 6     
	   2 Input     11 Bit       Adders := 144   
	   2 Input     10 Bit       Adders := 130   
	   3 Input     10 Bit       Adders := 13    
	   2 Input      9 Bit       Adders := 72    
	   2 Input      8 Bit       Adders := 110   
	   2 Input      7 Bit       Adders := 145   
	   2 Input      6 Bit       Adders := 19    
	   2 Input      5 Bit       Adders := 245   
	   2 Input      4 Bit       Adders := 77    
	   3 Input      4 Bit       Adders := 36    
	   2 Input      3 Bit       Adders := 12    
	   2 Input      2 Bit       Adders := 447   
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               21 Bit    Registers := 86    
	               14 Bit    Registers := 1     
	               13 Bit    Registers := 144   
	               12 Bit    Registers := 146   
	               11 Bit    Registers := 1260  
	               10 Bit    Registers := 1280  
	                8 Bit    Registers := 656   
	                7 Bit    Registers := 1513  
	                6 Bit    Registers := 3     
	                5 Bit    Registers := 170   
	                4 Bit    Registers := 116   
	                3 Bit    Registers := 50    
	                2 Bit    Registers := 507   
	                1 Bit    Registers := 1033  
+---Muxes : 
	   2 Input     21 Bit        Muxes := 219   
	   5 Input     21 Bit        Muxes := 4     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 150   
	   4 Input     13 Bit        Muxes := 40    
	   2 Input     12 Bit        Muxes := 184   
	   4 Input     12 Bit        Muxes := 72    
	   3 Input     12 Bit        Muxes := 1     
	  12 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 36    
	   2 Input     10 Bit        Muxes := 97    
	   8 Input     10 Bit        Muxes := 1     
	   4 Input     10 Bit        Muxes := 1     
	   3 Input     10 Bit        Muxes := 5     
	   2 Input      9 Bit        Muxes := 36    
	   2 Input      8 Bit        Muxes := 315   
	   4 Input      8 Bit        Muxes := 40    
	  10 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 366   
	   4 Input      7 Bit        Muxes := 72    
	   2 Input      6 Bit        Muxes := 9     
	   5 Input      5 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 297   
	   6 Input      5 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 4     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 13    
	   3 Input      4 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 110   
	   2 Input      3 Bit        Muxes := 380   
	   6 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 73    
	   2 Input      2 Bit        Muxes := 728   
	   4 Input      2 Bit        Muxes := 72    
	   5 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 8513  
	   4 Input      1 Bit        Muxes := 299   
	   3 Input      1 Bit        Muxes := 93    
	   5 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module TOP_integration_uart 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Iact_Addr_SRAM_BRAM__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module InAct_addr_SRAM__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 35    
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 67    
Module Iact_Data_SRAM_BRAM__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module InAct_data_SRAM__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 4     
+---Registers : 
	               11 Bit    Registers := 35    
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 66    
Module InActSRAMBank__xdcDup__1 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 12    
Module Iact_Addr_SRAM_BRAM__xdcDup__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module InAct_addr_SRAM__xdcDup__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 35    
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 67    
Module Iact_Data_SRAM_BRAM__xdcDup__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module InAct_data_SRAM__xdcDup__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 4     
+---Registers : 
	               11 Bit    Registers := 35    
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 66    
Module InActSRAMBank__xdcDup__2 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 12    
Module Iact_Addr_SRAM_BRAM__xdcDup__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module InAct_addr_SRAM__xdcDup__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 35    
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 67    
Module Iact_Data_SRAM_BRAM__xdcDup__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module InAct_data_SRAM__xdcDup__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 4     
+---Registers : 
	               11 Bit    Registers := 35    
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 66    
Module InActSRAMBank__xdcDup__3 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 12    
Module Iact_Addr_SRAM_BRAM__xdcDup__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module InAct_addr_SRAM__xdcDup__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 35    
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 67    
Module Iact_Data_SRAM_BRAM__xdcDup__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module InAct_data_SRAM__xdcDup__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 4     
+---Registers : 
	               11 Bit    Registers := 35    
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 66    
Module InActSRAMBank__xdcDup__4 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 12    
Module Iact_Addr_SRAM_BRAM__xdcDup__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module InAct_addr_SRAM__xdcDup__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 35    
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 67    
Module Iact_Data_SRAM_BRAM__xdcDup__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module InAct_data_SRAM__xdcDup__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 4     
+---Registers : 
	               11 Bit    Registers := 35    
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 66    
Module InActSRAMBank__xdcDup__5 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 12    
Module Iact_Addr_SRAM_BRAM__xdcDup__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module InAct_addr_SRAM__xdcDup__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 35    
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 67    
Module Iact_Data_SRAM_BRAM__xdcDup__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module InAct_data_SRAM__xdcDup__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 4     
+---Registers : 
	               11 Bit    Registers := 35    
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 66    
Module InActSRAMBank__xdcDup__6 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 12    
Module Iact_Addr_SRAM_BRAM__xdcDup__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module InAct_addr_SRAM__xdcDup__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 35    
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 67    
Module Iact_Data_SRAM_BRAM__xdcDup__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module InAct_data_SRAM__xdcDup__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 4     
+---Registers : 
	               11 Bit    Registers := 35    
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 66    
Module InActSRAMBank__xdcDup__7 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 12    
Module Iact_Addr_SRAM_BRAM__xdcDup__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module InAct_addr_SRAM__xdcDup__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 35    
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 67    
Module Iact_Data_SRAM_BRAM__xdcDup__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module InAct_data_SRAM__xdcDup__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 4     
+---Registers : 
	               11 Bit    Registers := 35    
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 66    
Module InActSRAMBank__xdcDup__8 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 12    
Module Iact_Addr_SRAM_BRAM__xdcDup__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module InAct_addr_SRAM__xdcDup__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 35    
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 67    
Module Iact_Data_SRAM_BRAM__xdcDup__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module InAct_data_SRAM__xdcDup__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 4     
+---Registers : 
	               11 Bit    Registers := 35    
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 66    
Module InActSRAMBank__xdcDup__9 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 12    
Module Psum_Data_SRAM_BRAM__xdcDup__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     21 Bit        Muxes := 1     
Module PSumSRAMBank__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module Psum_Data_SRAM_BRAM__xdcDup__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     21 Bit        Muxes := 1     
Module PSumSRAMBank__xdcDup__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module Psum_Data_SRAM_BRAM__xdcDup__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     21 Bit        Muxes := 1     
Module PSumSRAMBank__xdcDup__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module InActRouter__4 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     12 Bit        Muxes := 1     
	   4 Input      7 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 8     
Module InActRouter__5 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     12 Bit        Muxes := 1     
	   4 Input      7 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 8     
Module InActRouter__6 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     12 Bit        Muxes := 1     
	   4 Input      7 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 8     
Module InActRouter__7 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     12 Bit        Muxes := 1     
	   4 Input      7 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 8     
Module InActRouter__8 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     12 Bit        Muxes := 1     
	   4 Input      7 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 8     
Module InActRouter__9 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     12 Bit        Muxes := 1     
	   4 Input      7 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 8     
Module InActRouter__10 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     12 Bit        Muxes := 1     
	   4 Input      7 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 8     
Module InActRouter__11 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     12 Bit        Muxes := 1     
	   4 Input      7 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 8     
Module InActRouter__12 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     12 Bit        Muxes := 1     
	   4 Input      7 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 8     
Module WeightRouter__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     13 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module WeightRouter__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     13 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module WeightRouter__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     13 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module PSumRouter__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     21 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module PSumRouter__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     21 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module PSumRouter__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     21 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module ClusterGroupController__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 23    
+---Muxes : 
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 3     
Module ProcessingElementControl__44 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
Module Psum_DATA_Spad_BRAM__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               21 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Iact_Address_Spad__44 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 12    
	                4 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 14    
Module Iact_DATA_Spad_BRAM__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module Iact_Data_Spad__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
Module Weight_Address_Spad__44 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 33    
	                5 Bit    Registers := 2     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 33    
Module Weight_DATA_Spad_BRAM__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module Weight_Data_Spad__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 3     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module ProcessingElementPad__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     21 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 3     
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	               21 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 3     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 12    
	   3 Input      1 Bit        Muxes := 2     
Module PE_data_FIFO__44 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module PE_data_FIFO__parameterized0__44 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               13 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     13 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module PE_data_FIFO__parameterized1__44 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module PE_data_FIFO__parameterized2__44 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     12 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module PE_psum_FIFO__52 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PE_psum_FIFO__53 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ProcessingElement__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module ProcessingElementControl__43 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
Module Psum_DATA_Spad_BRAM__xdcDup__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               21 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Iact_Address_Spad__43 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 12    
	                4 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 14    
Module Iact_DATA_Spad_BRAM__xdcDup__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module Iact_Data_Spad__xdcDup__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
Module Weight_Address_Spad__43 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 33    
	                5 Bit    Registers := 2     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 33    
Module Weight_DATA_Spad_BRAM__xdcDup__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module Weight_Data_Spad__xdcDup__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 3     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module ProcessingElementPad__xdcDup__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     21 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 3     
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	               21 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 3     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 12    
	   3 Input      1 Bit        Muxes := 2     
Module PE_data_FIFO__43 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module PE_data_FIFO__parameterized0__43 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               13 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     13 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module PE_data_FIFO__parameterized1__43 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module PE_data_FIFO__parameterized2__43 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     12 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module PE_psum_FIFO__50 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PE_psum_FIFO__51 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ProcessingElement__xdcDup__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module ProcessingElementControl__42 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
Module Psum_DATA_Spad_BRAM__xdcDup__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               21 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Iact_Address_Spad__42 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 12    
	                4 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 14    
Module Iact_DATA_Spad_BRAM__xdcDup__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module Iact_Data_Spad__xdcDup__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
Module Weight_Address_Spad__42 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 33    
	                5 Bit    Registers := 2     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 33    
Module Weight_DATA_Spad_BRAM__xdcDup__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module Weight_Data_Spad__xdcDup__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 3     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module ProcessingElementPad__xdcDup__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     21 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 3     
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	               21 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 3     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 12    
	   3 Input      1 Bit        Muxes := 2     
Module PE_data_FIFO__42 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module PE_data_FIFO__parameterized0__42 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               13 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     13 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module PE_data_FIFO__parameterized1__42 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module PE_data_FIFO__parameterized2__42 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     12 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module PE_psum_FIFO__48 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PE_psum_FIFO__49 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ProcessingElement__xdcDup__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module ProcessingElementControl__41 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
Module Psum_DATA_Spad_BRAM__xdcDup__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               21 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Iact_Address_Spad__41 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 12    
	                4 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 14    
Module Iact_DATA_Spad_BRAM__xdcDup__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module Iact_Data_Spad__xdcDup__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
Module Weight_Address_Spad__41 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 33    
	                5 Bit    Registers := 2     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 33    
Module Weight_DATA_Spad_BRAM__xdcDup__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module Weight_Data_Spad__xdcDup__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 3     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module ProcessingElementPad__xdcDup__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     21 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 3     
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	               21 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 3     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 12    
	   3 Input      1 Bit        Muxes := 2     
Module PE_data_FIFO__41 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module PE_data_FIFO__parameterized0__41 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               13 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     13 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module PE_data_FIFO__parameterized1__41 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module PE_data_FIFO__parameterized2__41 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     12 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module PE_psum_FIFO__46 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PE_psum_FIFO__47 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ProcessingElement__xdcDup__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module ProcessingElementControl__40 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
Module Psum_DATA_Spad_BRAM__xdcDup__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               21 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Iact_Address_Spad__40 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 12    
	                4 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 14    
Module Iact_DATA_Spad_BRAM__xdcDup__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module Iact_Data_Spad__xdcDup__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
Module Weight_Address_Spad__40 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 33    
	                5 Bit    Registers := 2     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 33    
Module Weight_DATA_Spad_BRAM__xdcDup__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module Weight_Data_Spad__xdcDup__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 3     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module ProcessingElementPad__xdcDup__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     21 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 3     
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	               21 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 3     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 12    
	   3 Input      1 Bit        Muxes := 2     
Module PE_data_FIFO__40 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module PE_data_FIFO__parameterized0__40 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               13 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     13 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module PE_data_FIFO__parameterized1__40 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module PE_data_FIFO__parameterized2__40 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     12 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module PE_psum_FIFO__44 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PE_psum_FIFO__45 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ProcessingElement__xdcDup__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module ProcessingElementControl__39 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
Module Psum_DATA_Spad_BRAM__xdcDup__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               21 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Iact_Address_Spad__39 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 12    
	                4 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 14    
Module Iact_DATA_Spad_BRAM__xdcDup__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module Iact_Data_Spad__xdcDup__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
Module Weight_Address_Spad__39 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 33    
	                5 Bit    Registers := 2     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 33    
Module Weight_DATA_Spad_BRAM__xdcDup__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module Weight_Data_Spad__xdcDup__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 3     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module ProcessingElementPad__xdcDup__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     21 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 3     
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	               21 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 3     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 12    
	   3 Input      1 Bit        Muxes := 2     
Module PE_data_FIFO__39 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module PE_data_FIFO__parameterized0__39 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               13 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     13 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module PE_data_FIFO__parameterized1__39 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module PE_data_FIFO__parameterized2__39 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     12 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module PE_psum_FIFO__42 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PE_psum_FIFO__43 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ProcessingElement__xdcDup__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module ProcessingElementControl__38 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
Module Psum_DATA_Spad_BRAM__xdcDup__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               21 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Iact_Address_Spad__38 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 12    
	                4 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 14    
Module Iact_DATA_Spad_BRAM__xdcDup__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module Iact_Data_Spad__xdcDup__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
Module Weight_Address_Spad__38 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 33    
	                5 Bit    Registers := 2     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 33    
Module Weight_DATA_Spad_BRAM__xdcDup__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module Weight_Data_Spad__xdcDup__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 3     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module ProcessingElementPad__xdcDup__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     21 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 3     
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	               21 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 3     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 12    
	   3 Input      1 Bit        Muxes := 2     
Module PE_data_FIFO__38 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module PE_data_FIFO__parameterized0__38 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               13 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     13 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module PE_data_FIFO__parameterized1__38 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module PE_data_FIFO__parameterized2__38 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     12 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module PE_psum_FIFO__40 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PE_psum_FIFO__41 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ProcessingElement__xdcDup__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module ProcessingElementControl__37 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
Module Psum_DATA_Spad_BRAM__xdcDup__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               21 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Iact_Address_Spad__37 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 12    
	                4 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 14    
Module Iact_DATA_Spad_BRAM__xdcDup__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module Iact_Data_Spad__xdcDup__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
Module Weight_Address_Spad__37 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 33    
	                5 Bit    Registers := 2     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 33    
Module Weight_DATA_Spad_BRAM__xdcDup__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module Weight_Data_Spad__xdcDup__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 3     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module ProcessingElementPad__xdcDup__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     21 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 3     
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	               21 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 3     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 12    
	   3 Input      1 Bit        Muxes := 2     
Module PE_data_FIFO__37 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module PE_data_FIFO__parameterized0__37 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               13 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     13 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module PE_data_FIFO__parameterized1__37 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module PE_data_FIFO__parameterized2__37 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     12 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module PE_psum_FIFO__38 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PE_psum_FIFO__39 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ProcessingElement__xdcDup__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module ProcessingElementControl__36 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
Module Psum_DATA_Spad_BRAM__xdcDup__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               21 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Iact_Address_Spad__36 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 12    
	                4 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 14    
Module Iact_DATA_Spad_BRAM__xdcDup__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module Iact_Data_Spad__xdcDup__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
Module Weight_Address_Spad__36 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 33    
	                5 Bit    Registers := 2     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 33    
Module Weight_DATA_Spad_BRAM__xdcDup__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module Weight_Data_Spad__xdcDup__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 3     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module ProcessingElementPad__xdcDup__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     21 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 3     
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	               21 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 3     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 12    
	   3 Input      1 Bit        Muxes := 2     
Module PE_data_FIFO__36 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module PE_data_FIFO__parameterized0__36 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               13 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     13 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module PE_data_FIFO__parameterized1__36 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module PE_data_FIFO__parameterized2__36 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     12 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module PE_psum_FIFO__36 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PE_psum_FIFO__37 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ProcessingElement__xdcDup__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module PEClusterInAct__4 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     13 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 3     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
Module PECluster__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 18    
+---Muxes : 
	   2 Input     21 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
Module ClusterGroup__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module Iact_Addr_SRAM_BRAM__xdcDup__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module InAct_addr_SRAM__xdcDup__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 35    
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 67    
Module Iact_Data_SRAM_BRAM__xdcDup__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module InAct_data_SRAM__xdcDup__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 4     
+---Registers : 
	               11 Bit    Registers := 35    
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 66    
Module InActSRAMBank__xdcDup__10 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 12    
Module Iact_Addr_SRAM_BRAM__xdcDup__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module InAct_addr_SRAM__xdcDup__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 35    
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 67    
Module Iact_Data_SRAM_BRAM__xdcDup__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module InAct_data_SRAM__xdcDup__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 4     
+---Registers : 
	               11 Bit    Registers := 35    
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 66    
Module InActSRAMBank__xdcDup__11 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 12    
Module Iact_Addr_SRAM_BRAM__xdcDup__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module InAct_addr_SRAM__xdcDup__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 35    
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 67    
Module Iact_Data_SRAM_BRAM__xdcDup__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module InAct_data_SRAM__xdcDup__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 4     
+---Registers : 
	               11 Bit    Registers := 35    
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 66    
Module InActSRAMBank__xdcDup__12 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 12    
Module Iact_Addr_SRAM_BRAM__xdcDup__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module InAct_addr_SRAM__xdcDup__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 35    
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 67    
Module Iact_Data_SRAM_BRAM__xdcDup__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module InAct_data_SRAM__xdcDup__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 4     
+---Registers : 
	               11 Bit    Registers := 35    
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 66    
Module InActSRAMBank__xdcDup__13 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 12    
Module Iact_Addr_SRAM_BRAM__xdcDup__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module InAct_addr_SRAM__xdcDup__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 35    
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 67    
Module Iact_Data_SRAM_BRAM__xdcDup__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module InAct_data_SRAM__xdcDup__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 4     
+---Registers : 
	               11 Bit    Registers := 35    
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 66    
Module InActSRAMBank__xdcDup__14 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 12    
Module Iact_Addr_SRAM_BRAM__xdcDup__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module InAct_addr_SRAM__xdcDup__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 35    
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 67    
Module Iact_Data_SRAM_BRAM__xdcDup__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module InAct_data_SRAM__xdcDup__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 4     
+---Registers : 
	               11 Bit    Registers := 35    
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 66    
Module InActSRAMBank__xdcDup__15 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 12    
Module Iact_Addr_SRAM_BRAM__xdcDup__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module InAct_addr_SRAM__xdcDup__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 35    
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 67    
Module Iact_Data_SRAM_BRAM__xdcDup__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module InAct_data_SRAM__xdcDup__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 4     
+---Registers : 
	               11 Bit    Registers := 35    
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 66    
Module InActSRAMBank__xdcDup__16 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 12    
Module Iact_Addr_SRAM_BRAM__xdcDup__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module InAct_addr_SRAM__xdcDup__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 35    
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 67    
Module Iact_Data_SRAM_BRAM__xdcDup__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module InAct_data_SRAM__xdcDup__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 4     
+---Registers : 
	               11 Bit    Registers := 35    
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 66    
Module InActSRAMBank__xdcDup__17 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 12    
Module Iact_Addr_SRAM_BRAM__xdcDup__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module InAct_addr_SRAM__xdcDup__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 35    
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 67    
Module Iact_Data_SRAM_BRAM__xdcDup__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module InAct_data_SRAM__xdcDup__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 4     
+---Registers : 
	               11 Bit    Registers := 35    
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 66    
Module InActSRAMBank__xdcDup__18 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 12    
Module Psum_Data_SRAM_BRAM__xdcDup__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     21 Bit        Muxes := 1     
Module PSumSRAMBank__xdcDup__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module Psum_Data_SRAM_BRAM__xdcDup__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     21 Bit        Muxes := 1     
Module PSumSRAMBank__xdcDup__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module Psum_Data_SRAM_BRAM__xdcDup__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     21 Bit        Muxes := 1     
Module PSumSRAMBank__xdcDup__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module InActRouter__13 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     12 Bit        Muxes := 1     
	   4 Input      7 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 8     
Module InActRouter__14 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     12 Bit        Muxes := 1     
	   4 Input      7 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 8     
Module InActRouter__15 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     12 Bit        Muxes := 1     
	   4 Input      7 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 8     
Module InActRouter__16 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     12 Bit        Muxes := 1     
	   4 Input      7 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 8     
Module InActRouter__17 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     12 Bit        Muxes := 1     
	   4 Input      7 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 8     
Module InActRouter__18 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     12 Bit        Muxes := 1     
	   4 Input      7 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 8     
Module InActRouter__19 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     12 Bit        Muxes := 1     
	   4 Input      7 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 8     
Module InActRouter__20 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     12 Bit        Muxes := 1     
	   4 Input      7 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 8     
Module InActRouter__21 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     12 Bit        Muxes := 1     
	   4 Input      7 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 8     
Module WeightRouter__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     13 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module WeightRouter__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     13 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module WeightRouter__9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     13 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module PSumRouter__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     21 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module PSumRouter__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     21 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module PSumRouter__9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     21 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module ClusterGroupController__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 23    
+---Muxes : 
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 3     
Module ProcessingElementControl__53 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
Module Psum_DATA_Spad_BRAM__xdcDup__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               21 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Iact_Address_Spad__53 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 12    
	                4 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 14    
Module Iact_DATA_Spad_BRAM__xdcDup__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module Iact_Data_Spad__xdcDup__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
Module Weight_Address_Spad__53 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 33    
	                5 Bit    Registers := 2     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 33    
Module Weight_DATA_Spad_BRAM__xdcDup__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module Weight_Data_Spad__xdcDup__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 3     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module ProcessingElementPad__xdcDup__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     21 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 3     
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	               21 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 3     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 12    
	   3 Input      1 Bit        Muxes := 2     
Module PE_data_FIFO__53 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module PE_data_FIFO__parameterized0__53 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               13 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     13 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module PE_data_FIFO__parameterized1__53 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module PE_data_FIFO__parameterized2__53 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     12 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module PE_psum_FIFO__70 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PE_psum_FIFO__71 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ProcessingElement__xdcDup__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module ProcessingElementControl__52 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
Module Psum_DATA_Spad_BRAM__xdcDup__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               21 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Iact_Address_Spad__52 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 12    
	                4 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 14    
Module Iact_DATA_Spad_BRAM__xdcDup__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module Iact_Data_Spad__xdcDup__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
Module Weight_Address_Spad__52 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 33    
	                5 Bit    Registers := 2     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 33    
Module Weight_DATA_Spad_BRAM__xdcDup__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module Weight_Data_Spad__xdcDup__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 3     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module ProcessingElementPad__xdcDup__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     21 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 3     
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	               21 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 3     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 12    
	   3 Input      1 Bit        Muxes := 2     
Module PE_data_FIFO__52 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module PE_data_FIFO__parameterized0__52 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               13 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     13 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module PE_data_FIFO__parameterized1__52 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module PE_data_FIFO__parameterized2__52 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     12 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module PE_psum_FIFO__68 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PE_psum_FIFO__69 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ProcessingElement__xdcDup__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module ProcessingElementControl__51 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
Module Psum_DATA_Spad_BRAM__xdcDup__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               21 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Iact_Address_Spad__51 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 12    
	                4 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 14    
Module Iact_DATA_Spad_BRAM__xdcDup__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module Iact_Data_Spad__xdcDup__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
Module Weight_Address_Spad__51 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 33    
	                5 Bit    Registers := 2     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 33    
Module Weight_DATA_Spad_BRAM__xdcDup__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module Weight_Data_Spad__xdcDup__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 3     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module ProcessingElementPad__xdcDup__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     21 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 3     
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	               21 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 3     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 12    
	   3 Input      1 Bit        Muxes := 2     
Module PE_data_FIFO__51 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module PE_data_FIFO__parameterized0__51 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               13 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     13 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module PE_data_FIFO__parameterized1__51 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module PE_data_FIFO__parameterized2__51 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     12 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module PE_psum_FIFO__66 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PE_psum_FIFO__67 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ProcessingElement__xdcDup__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module ProcessingElementControl__50 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
Module Psum_DATA_Spad_BRAM__xdcDup__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               21 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Iact_Address_Spad__50 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 12    
	                4 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 14    
Module Iact_DATA_Spad_BRAM__xdcDup__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module Iact_Data_Spad__xdcDup__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
Module Weight_Address_Spad__50 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 33    
	                5 Bit    Registers := 2     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 33    
Module Weight_DATA_Spad_BRAM__xdcDup__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module Weight_Data_Spad__xdcDup__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 3     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module ProcessingElementPad__xdcDup__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     21 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 3     
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	               21 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 3     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 12    
	   3 Input      1 Bit        Muxes := 2     
Module PE_data_FIFO__50 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module PE_data_FIFO__parameterized0__50 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               13 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     13 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module PE_data_FIFO__parameterized1__50 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module PE_data_FIFO__parameterized2__50 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     12 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module PE_psum_FIFO__64 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PE_psum_FIFO__65 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ProcessingElement__xdcDup__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module ProcessingElementControl__49 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
Module Psum_DATA_Spad_BRAM__xdcDup__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               21 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Iact_Address_Spad__49 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 12    
	                4 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 14    
Module Iact_DATA_Spad_BRAM__xdcDup__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module Iact_Data_Spad__xdcDup__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
Module Weight_Address_Spad__49 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 33    
	                5 Bit    Registers := 2     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 33    
Module Weight_DATA_Spad_BRAM__xdcDup__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module Weight_Data_Spad__xdcDup__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 3     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module ProcessingElementPad__xdcDup__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     21 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 3     
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	               21 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 3     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 12    
	   3 Input      1 Bit        Muxes := 2     
Module PE_data_FIFO__49 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module PE_data_FIFO__parameterized0__49 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               13 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     13 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module PE_data_FIFO__parameterized1__49 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module PE_data_FIFO__parameterized2__49 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     12 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module PE_psum_FIFO__62 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PE_psum_FIFO__63 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ProcessingElement__xdcDup__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module ProcessingElementControl__48 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
Module Psum_DATA_Spad_BRAM__xdcDup__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               21 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Iact_Address_Spad__48 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 12    
	                4 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 14    
Module Iact_DATA_Spad_BRAM__xdcDup__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module Iact_Data_Spad__xdcDup__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
Module Weight_Address_Spad__48 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 33    
	                5 Bit    Registers := 2     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 33    
Module Weight_DATA_Spad_BRAM__xdcDup__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module Weight_Data_Spad__xdcDup__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 3     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module ProcessingElementPad__xdcDup__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     21 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 3     
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	               21 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 3     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 12    
	   3 Input      1 Bit        Muxes := 2     
Module PE_data_FIFO__48 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module PE_data_FIFO__parameterized0__48 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               13 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     13 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module PE_data_FIFO__parameterized1__48 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module PE_data_FIFO__parameterized2__48 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     12 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module PE_psum_FIFO__60 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PE_psum_FIFO__61 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ProcessingElement__xdcDup__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module ProcessingElementControl__47 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
Module Psum_DATA_Spad_BRAM__xdcDup__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               21 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Iact_Address_Spad__47 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 12    
	                4 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 14    
Module Iact_DATA_Spad_BRAM__xdcDup__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module Iact_Data_Spad__xdcDup__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
Module Weight_Address_Spad__47 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 33    
	                5 Bit    Registers := 2     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 33    
Module Weight_DATA_Spad_BRAM__xdcDup__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module Weight_Data_Spad__xdcDup__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 3     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module ProcessingElementPad__xdcDup__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     21 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 3     
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	               21 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 3     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 12    
	   3 Input      1 Bit        Muxes := 2     
Module PE_data_FIFO__47 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module PE_data_FIFO__parameterized0__47 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               13 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     13 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module PE_data_FIFO__parameterized1__47 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module PE_data_FIFO__parameterized2__47 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     12 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module PE_psum_FIFO__58 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PE_psum_FIFO__59 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ProcessingElement__xdcDup__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module ProcessingElementControl__46 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
Module Psum_DATA_Spad_BRAM__xdcDup__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               21 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Iact_Address_Spad__46 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 12    
	                4 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 14    
Module Iact_DATA_Spad_BRAM__xdcDup__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module Iact_Data_Spad__xdcDup__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
Module Weight_Address_Spad__46 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 33    
	                5 Bit    Registers := 2     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 33    
Module Weight_DATA_Spad_BRAM__xdcDup__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module Weight_Data_Spad__xdcDup__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 3     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module ProcessingElementPad__xdcDup__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     21 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 3     
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	               21 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 3     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 12    
	   3 Input      1 Bit        Muxes := 2     
Module PE_data_FIFO__46 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module PE_data_FIFO__parameterized0__46 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               13 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     13 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module PE_data_FIFO__parameterized1__46 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module PE_data_FIFO__parameterized2__46 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     12 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module PE_psum_FIFO__56 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PE_psum_FIFO__57 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ProcessingElement__xdcDup__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module ProcessingElementControl__45 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
Module Psum_DATA_Spad_BRAM__xdcDup__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               21 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Iact_Address_Spad__45 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 12    
	                4 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 14    
Module Iact_DATA_Spad_BRAM__xdcDup__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module Iact_Data_Spad__xdcDup__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
Module Weight_Address_Spad__45 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 33    
	                5 Bit    Registers := 2     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 33    
Module Weight_DATA_Spad_BRAM__xdcDup__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module Weight_Data_Spad__xdcDup__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 3     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module ProcessingElementPad__xdcDup__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     21 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 3     
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	               21 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 3     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 12    
	   3 Input      1 Bit        Muxes := 2     
Module PE_data_FIFO__45 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module PE_data_FIFO__parameterized0__45 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               13 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     13 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module PE_data_FIFO__parameterized1__45 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module PE_data_FIFO__parameterized2__45 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     12 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module PE_psum_FIFO__54 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PE_psum_FIFO__55 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ProcessingElement__xdcDup__18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module PEClusterInAct__5 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     13 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 3     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
Module PECluster__xdcDup__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 18    
+---Muxes : 
	   2 Input     21 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
Module ClusterGroup__xdcDup__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module Iact_Addr_SRAM_BRAM__xdcDup__19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module InAct_addr_SRAM__xdcDup__19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 35    
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 67    
Module Iact_Data_SRAM_BRAM__xdcDup__19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module InAct_data_SRAM__xdcDup__19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 4     
+---Registers : 
	               11 Bit    Registers := 35    
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 66    
Module InActSRAMBank__xdcDup__19 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 12    
Module Iact_Addr_SRAM_BRAM__xdcDup__20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module InAct_addr_SRAM__xdcDup__20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 35    
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 67    
Module Iact_Data_SRAM_BRAM__xdcDup__20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module InAct_data_SRAM__xdcDup__20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 4     
+---Registers : 
	               11 Bit    Registers := 35    
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 66    
Module InActSRAMBank__xdcDup__20 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 12    
Module Iact_Addr_SRAM_BRAM__xdcDup__21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module InAct_addr_SRAM__xdcDup__21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 35    
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 67    
Module Iact_Data_SRAM_BRAM__xdcDup__21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module InAct_data_SRAM__xdcDup__21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 4     
+---Registers : 
	               11 Bit    Registers := 35    
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 66    
Module InActSRAMBank__xdcDup__21 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 12    
Module Iact_Addr_SRAM_BRAM__xdcDup__22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module InAct_addr_SRAM__xdcDup__22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 35    
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 67    
Module Iact_Data_SRAM_BRAM__xdcDup__22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module InAct_data_SRAM__xdcDup__22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 4     
+---Registers : 
	               11 Bit    Registers := 35    
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 66    
Module InActSRAMBank__xdcDup__22 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 12    
Module Iact_Addr_SRAM_BRAM__xdcDup__23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module InAct_addr_SRAM__xdcDup__23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 35    
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 67    
Module Iact_Data_SRAM_BRAM__xdcDup__23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module InAct_data_SRAM__xdcDup__23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 4     
+---Registers : 
	               11 Bit    Registers := 35    
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 66    
Module InActSRAMBank__xdcDup__23 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 12    
Module Iact_Addr_SRAM_BRAM__xdcDup__24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module InAct_addr_SRAM__xdcDup__24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 35    
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 67    
Module Iact_Data_SRAM_BRAM__xdcDup__24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module InAct_data_SRAM__xdcDup__24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 4     
+---Registers : 
	               11 Bit    Registers := 35    
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 66    
Module InActSRAMBank__xdcDup__24 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 12    
Module Iact_Addr_SRAM_BRAM__xdcDup__25 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module InAct_addr_SRAM__xdcDup__25 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 35    
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 67    
Module Iact_Data_SRAM_BRAM__xdcDup__25 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module InAct_data_SRAM__xdcDup__25 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 4     
+---Registers : 
	               11 Bit    Registers := 35    
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 66    
Module InActSRAMBank__xdcDup__25 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 12    
Module Iact_Addr_SRAM_BRAM__xdcDup__26 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module InAct_addr_SRAM__xdcDup__26 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 35    
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 67    
Module Iact_Data_SRAM_BRAM__xdcDup__26 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module InAct_data_SRAM__xdcDup__26 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 4     
+---Registers : 
	               11 Bit    Registers := 35    
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 66    
Module InActSRAMBank__xdcDup__26 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 12    
Module Iact_Addr_SRAM_BRAM__xdcDup__27 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module InAct_addr_SRAM__xdcDup__27 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 35    
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 67    
Module Iact_Data_SRAM_BRAM__xdcDup__27 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module InAct_data_SRAM__xdcDup__27 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 4     
+---Registers : 
	               11 Bit    Registers := 35    
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 66    
Module InActSRAMBank__xdcDup__27 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 12    
Module Psum_Data_SRAM_BRAM__xdcDup__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     21 Bit        Muxes := 1     
Module PSumSRAMBank__xdcDup__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module Psum_Data_SRAM_BRAM__xdcDup__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     21 Bit        Muxes := 1     
Module PSumSRAMBank__xdcDup__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module Psum_Data_SRAM_BRAM__xdcDup__9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     21 Bit        Muxes := 1     
Module PSumSRAMBank__xdcDup__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module InActRouter__22 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     12 Bit        Muxes := 1     
	   4 Input      7 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 8     
Module InActRouter__23 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     12 Bit        Muxes := 1     
	   4 Input      7 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 8     
Module InActRouter__24 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     12 Bit        Muxes := 1     
	   4 Input      7 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 8     
Module InActRouter__25 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     12 Bit        Muxes := 1     
	   4 Input      7 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 8     
Module InActRouter__26 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     12 Bit        Muxes := 1     
	   4 Input      7 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 8     
Module InActRouter__27 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     12 Bit        Muxes := 1     
	   4 Input      7 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 8     
Module InActRouter__28 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     12 Bit        Muxes := 1     
	   4 Input      7 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 8     
Module InActRouter__29 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     12 Bit        Muxes := 1     
	   4 Input      7 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 8     
Module InActRouter__30 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     12 Bit        Muxes := 1     
	   4 Input      7 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 8     
Module WeightRouter__10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     13 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module WeightRouter__11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     13 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module WeightRouter__12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     13 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module PSumRouter__10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     21 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module PSumRouter__11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     21 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module PSumRouter__12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     21 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module ClusterGroupController__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 23    
+---Muxes : 
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 3     
Module ProcessingElementControl__62 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
Module Psum_DATA_Spad_BRAM__xdcDup__19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               21 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Iact_Address_Spad__62 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 12    
	                4 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 14    
Module Iact_DATA_Spad_BRAM__xdcDup__19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module Iact_Data_Spad__xdcDup__19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
Module Weight_Address_Spad__62 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 33    
	                5 Bit    Registers := 2     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 33    
Module Weight_DATA_Spad_BRAM__xdcDup__19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module Weight_Data_Spad__xdcDup__19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 3     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module ProcessingElementPad__xdcDup__19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     21 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 3     
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	               21 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 3     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 12    
	   3 Input      1 Bit        Muxes := 2     
Module PE_data_FIFO__62 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module PE_data_FIFO__parameterized0__62 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               13 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     13 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module PE_data_FIFO__parameterized1__62 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module PE_data_FIFO__parameterized2__62 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     12 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module PE_psum_FIFO__88 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PE_psum_FIFO__89 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ProcessingElement__xdcDup__19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module ProcessingElementControl__61 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
Module Psum_DATA_Spad_BRAM__xdcDup__20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               21 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Iact_Address_Spad__61 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 12    
	                4 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 14    
Module Iact_DATA_Spad_BRAM__xdcDup__20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module Iact_Data_Spad__xdcDup__20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
Module Weight_Address_Spad__61 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 33    
	                5 Bit    Registers := 2     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 33    
Module Weight_DATA_Spad_BRAM__xdcDup__20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module Weight_Data_Spad__xdcDup__20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 3     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module ProcessingElementPad__xdcDup__20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     21 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 3     
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	               21 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 3     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 12    
	   3 Input      1 Bit        Muxes := 2     
Module PE_data_FIFO__61 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module PE_data_FIFO__parameterized0__61 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               13 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     13 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module PE_data_FIFO__parameterized1__61 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module PE_data_FIFO__parameterized2__61 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     12 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module PE_psum_FIFO__86 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PE_psum_FIFO__87 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ProcessingElement__xdcDup__20 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module ProcessingElementControl__60 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
Module Psum_DATA_Spad_BRAM__xdcDup__21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               21 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Iact_Address_Spad__60 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 12    
	                4 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 14    
Module Iact_DATA_Spad_BRAM__xdcDup__21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module Iact_Data_Spad__xdcDup__21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
Module Weight_Address_Spad__60 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 33    
	                5 Bit    Registers := 2     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 33    
Module Weight_DATA_Spad_BRAM__xdcDup__21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module Weight_Data_Spad__xdcDup__21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 3     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module ProcessingElementPad__xdcDup__21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     21 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 3     
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	               21 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 3     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 12    
	   3 Input      1 Bit        Muxes := 2     
Module PE_data_FIFO__60 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module PE_data_FIFO__parameterized0__60 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               13 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     13 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module PE_data_FIFO__parameterized1__60 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module PE_data_FIFO__parameterized2__60 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     12 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module PE_psum_FIFO__84 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PE_psum_FIFO__85 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ProcessingElement__xdcDup__21 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module ProcessingElementControl__59 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
Module Psum_DATA_Spad_BRAM__xdcDup__22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               21 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Iact_Address_Spad__59 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 12    
	                4 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 14    
Module Iact_DATA_Spad_BRAM__xdcDup__22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module Iact_Data_Spad__xdcDup__22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
Module Weight_Address_Spad__59 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 33    
	                5 Bit    Registers := 2     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 33    
Module Weight_DATA_Spad_BRAM__xdcDup__22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module Weight_Data_Spad__xdcDup__22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 3     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module ProcessingElementPad__xdcDup__22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     21 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 3     
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	               21 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 3     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 12    
	   3 Input      1 Bit        Muxes := 2     
Module PE_data_FIFO__59 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module PE_data_FIFO__parameterized0__59 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               13 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     13 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module PE_data_FIFO__parameterized1__59 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module PE_data_FIFO__parameterized2__59 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     12 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module PE_psum_FIFO__82 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PE_psum_FIFO__83 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ProcessingElement__xdcDup__22 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module ProcessingElementControl__58 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
Module Psum_DATA_Spad_BRAM__xdcDup__23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               21 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Iact_Address_Spad__58 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 12    
	                4 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 14    
Module Iact_DATA_Spad_BRAM__xdcDup__23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module Iact_Data_Spad__xdcDup__23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
Module Weight_Address_Spad__58 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 33    
	                5 Bit    Registers := 2     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 33    
Module Weight_DATA_Spad_BRAM__xdcDup__23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module Weight_Data_Spad__xdcDup__23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 3     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module ProcessingElementPad__xdcDup__23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     21 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 3     
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	               21 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 3     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 12    
	   3 Input      1 Bit        Muxes := 2     
Module PE_data_FIFO__58 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module PE_data_FIFO__parameterized0__58 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               13 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     13 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module PE_data_FIFO__parameterized1__58 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module PE_data_FIFO__parameterized2__58 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     12 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module PE_psum_FIFO__80 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PE_psum_FIFO__81 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ProcessingElement__xdcDup__23 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module ProcessingElementControl__57 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
Module Psum_DATA_Spad_BRAM__xdcDup__24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               21 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Iact_Address_Spad__57 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 12    
	                4 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 14    
Module Iact_DATA_Spad_BRAM__xdcDup__24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module Iact_Data_Spad__xdcDup__24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
Module Weight_Address_Spad__57 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 33    
	                5 Bit    Registers := 2     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 33    
Module Weight_DATA_Spad_BRAM__xdcDup__24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module Weight_Data_Spad__xdcDup__24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 3     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module ProcessingElementPad__xdcDup__24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     21 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 3     
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	               21 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 3     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 12    
	   3 Input      1 Bit        Muxes := 2     
Module PE_data_FIFO__57 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module PE_data_FIFO__parameterized0__57 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               13 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     13 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module PE_data_FIFO__parameterized1__57 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module PE_data_FIFO__parameterized2__57 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     12 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module PE_psum_FIFO__78 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PE_psum_FIFO__79 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ProcessingElement__xdcDup__24 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module ProcessingElementControl__56 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
Module Psum_DATA_Spad_BRAM__xdcDup__25 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               21 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Iact_Address_Spad__56 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 12    
	                4 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 14    
Module Iact_DATA_Spad_BRAM__xdcDup__25 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module Iact_Data_Spad__xdcDup__25 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
Module Weight_Address_Spad__56 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 33    
	                5 Bit    Registers := 2     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 33    
Module Weight_DATA_Spad_BRAM__xdcDup__25 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module Weight_Data_Spad__xdcDup__25 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 3     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module ProcessingElementPad__xdcDup__25 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     21 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 3     
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	               21 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 3     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 12    
	   3 Input      1 Bit        Muxes := 2     
Module PE_data_FIFO__56 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module PE_data_FIFO__parameterized0__56 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               13 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     13 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module PE_data_FIFO__parameterized1__56 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module PE_data_FIFO__parameterized2__56 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     12 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module PE_psum_FIFO__76 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PE_psum_FIFO__77 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ProcessingElement__xdcDup__25 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module ProcessingElementControl__55 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
Module Psum_DATA_Spad_BRAM__xdcDup__26 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               21 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Iact_Address_Spad__55 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 12    
	                4 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 14    
Module Iact_DATA_Spad_BRAM__xdcDup__26 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module Iact_Data_Spad__xdcDup__26 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
Module Weight_Address_Spad__55 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 33    
	                5 Bit    Registers := 2     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 33    
Module Weight_DATA_Spad_BRAM__xdcDup__26 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module Weight_Data_Spad__xdcDup__26 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 3     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module ProcessingElementPad__xdcDup__26 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     21 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 3     
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	               21 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 3     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 12    
	   3 Input      1 Bit        Muxes := 2     
Module PE_data_FIFO__55 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module PE_data_FIFO__parameterized0__55 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               13 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     13 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module PE_data_FIFO__parameterized1__55 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module PE_data_FIFO__parameterized2__55 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     12 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module PE_psum_FIFO__74 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PE_psum_FIFO__75 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ProcessingElement__xdcDup__26 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module ProcessingElementControl__54 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
Module Psum_DATA_Spad_BRAM__xdcDup__27 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               21 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Iact_Address_Spad__54 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 12    
	                4 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 14    
Module Iact_DATA_Spad_BRAM__xdcDup__27 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module Iact_Data_Spad__xdcDup__27 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
Module Weight_Address_Spad__54 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 33    
	                5 Bit    Registers := 2     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 33    
Module Weight_DATA_Spad_BRAM__xdcDup__27 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module Weight_Data_Spad__xdcDup__27 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 3     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module ProcessingElementPad__xdcDup__27 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     21 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 3     
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	               21 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 3     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 12    
	   3 Input      1 Bit        Muxes := 2     
Module PE_data_FIFO__54 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module PE_data_FIFO__parameterized0__54 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               13 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     13 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module PE_data_FIFO__parameterized1__54 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module PE_data_FIFO__parameterized2__54 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     12 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module PE_psum_FIFO__72 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PE_psum_FIFO__73 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ProcessingElement__xdcDup__27 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module PEClusterInAct__6 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     13 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 3     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
Module PECluster__xdcDup__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 18    
+---Muxes : 
	   2 Input     21 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
Module ClusterGroup__xdcDup__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module Iact_Addr_SRAM_BRAM__xdcDup__28 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module InAct_addr_SRAM__xdcDup__28 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 35    
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 67    
Module Iact_Data_SRAM_BRAM__xdcDup__28 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module InAct_data_SRAM__xdcDup__28 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 4     
+---Registers : 
	               11 Bit    Registers := 35    
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 66    
Module InActSRAMBank__xdcDup__28 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 12    
Module Iact_Addr_SRAM_BRAM__xdcDup__29 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module InAct_addr_SRAM__xdcDup__29 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 35    
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 67    
Module Iact_Data_SRAM_BRAM__xdcDup__29 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module InAct_data_SRAM__xdcDup__29 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 4     
+---Registers : 
	               11 Bit    Registers := 35    
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 66    
Module InActSRAMBank__xdcDup__29 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 12    
Module Iact_Addr_SRAM_BRAM__xdcDup__30 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module InAct_addr_SRAM__xdcDup__30 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 35    
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 67    
Module Iact_Data_SRAM_BRAM__xdcDup__30 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module InAct_data_SRAM__xdcDup__30 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 4     
+---Registers : 
	               11 Bit    Registers := 35    
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 66    
Module InActSRAMBank__xdcDup__30 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 12    
Module Iact_Addr_SRAM_BRAM__xdcDup__31 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module InAct_addr_SRAM__xdcDup__31 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 35    
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 67    
Module Iact_Data_SRAM_BRAM__xdcDup__31 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module InAct_data_SRAM__xdcDup__31 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 4     
+---Registers : 
	               11 Bit    Registers := 35    
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 66    
Module InActSRAMBank__xdcDup__31 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 12    
Module Iact_Addr_SRAM_BRAM__xdcDup__32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module InAct_addr_SRAM__xdcDup__32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 35    
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 67    
Module Iact_Data_SRAM_BRAM__xdcDup__32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module InAct_data_SRAM__xdcDup__32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 4     
+---Registers : 
	               11 Bit    Registers := 35    
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 66    
Module InActSRAMBank__xdcDup__32 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 12    
Module Iact_Addr_SRAM_BRAM__xdcDup__33 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module InAct_addr_SRAM__xdcDup__33 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 35    
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 67    
Module Iact_Data_SRAM_BRAM__xdcDup__33 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module InAct_data_SRAM__xdcDup__33 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 4     
+---Registers : 
	               11 Bit    Registers := 35    
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 66    
Module InActSRAMBank__xdcDup__33 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 12    
Module Iact_Addr_SRAM_BRAM__xdcDup__34 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module InAct_addr_SRAM__xdcDup__34 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 35    
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 67    
Module Iact_Data_SRAM_BRAM__xdcDup__34 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module InAct_data_SRAM__xdcDup__34 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 4     
+---Registers : 
	               11 Bit    Registers := 35    
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 66    
Module InActSRAMBank__xdcDup__34 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 12    
Module Iact_Addr_SRAM_BRAM__xdcDup__35 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module InAct_addr_SRAM__xdcDup__35 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 35    
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 67    
Module Iact_Data_SRAM_BRAM__xdcDup__35 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module InAct_data_SRAM__xdcDup__35 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 4     
+---Registers : 
	               11 Bit    Registers := 35    
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 66    
Module InActSRAMBank__xdcDup__35 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 12    
Module Iact_Addr_SRAM_BRAM 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module InAct_addr_SRAM 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 35    
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 67    
Module Iact_Data_SRAM_BRAM 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module InAct_data_SRAM 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 4     
+---Registers : 
	               11 Bit    Registers := 35    
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 66    
Module InActSRAMBank 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 12    
Module Psum_Data_SRAM_BRAM__xdcDup__10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     21 Bit        Muxes := 1     
Module PSumSRAMBank__xdcDup__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module Psum_Data_SRAM_BRAM__xdcDup__11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     21 Bit        Muxes := 1     
Module PSumSRAMBank__xdcDup__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module Psum_Data_SRAM_BRAM 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     21 Bit        Muxes := 1     
Module PSumSRAMBank 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module InActRouter__31 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     12 Bit        Muxes := 1     
	   4 Input      7 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 8     
Module InActRouter__32 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     12 Bit        Muxes := 1     
	   4 Input      7 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 8     
Module InActRouter__33 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     12 Bit        Muxes := 1     
	   4 Input      7 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 8     
Module InActRouter__34 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     12 Bit        Muxes := 1     
	   4 Input      7 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 8     
Module InActRouter__35 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     12 Bit        Muxes := 1     
	   4 Input      7 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 8     
Module InActRouter__36 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     12 Bit        Muxes := 1     
	   4 Input      7 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 8     
Module InActRouter__37 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     12 Bit        Muxes := 1     
	   4 Input      7 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 8     
Module InActRouter__38 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     12 Bit        Muxes := 1     
	   4 Input      7 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 8     
Module InActRouter 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     12 Bit        Muxes := 1     
	   4 Input      7 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 8     
Module WeightRouter__13 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     13 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module WeightRouter__14 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     13 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module WeightRouter 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     13 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module PSumRouter__13 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     21 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module PSumRouter__14 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     21 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module PSumRouter 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     21 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module ClusterGroupController 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 23    
+---Muxes : 
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 3     
Module ProcessingElementControl 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
Module Psum_DATA_Spad_BRAM__xdcDup__28 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               21 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Iact_Address_Spad 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 12    
	                4 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 14    
Module Iact_DATA_Spad_BRAM__xdcDup__28 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module Iact_Data_Spad__xdcDup__28 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
Module Weight_Address_Spad 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 33    
	                5 Bit    Registers := 2     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 33    
Module Weight_DATA_Spad_BRAM__xdcDup__28 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module Weight_Data_Spad__xdcDup__28 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 3     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module ProcessingElementPad__xdcDup__28 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     21 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 3     
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	               21 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 3     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 12    
	   3 Input      1 Bit        Muxes := 2     
Module PE_data_FIFO 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module PE_data_FIFO__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               13 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     13 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module PE_data_FIFO__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module PE_data_FIFO__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     12 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module PE_psum_FIFO__106 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PE_psum_FIFO 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ProcessingElement__xdcDup__28 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module ProcessingElementControl__70 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
Module Psum_DATA_Spad_BRAM__xdcDup__29 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               21 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Iact_Address_Spad__70 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 12    
	                4 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 14    
Module Iact_DATA_Spad_BRAM__xdcDup__29 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module Iact_Data_Spad__xdcDup__29 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
Module Weight_Address_Spad__70 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 33    
	                5 Bit    Registers := 2     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 33    
Module Weight_DATA_Spad_BRAM__xdcDup__29 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module Weight_Data_Spad__xdcDup__29 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 3     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module ProcessingElementPad__xdcDup__29 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     21 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 3     
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	               21 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 3     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 12    
	   3 Input      1 Bit        Muxes := 2     
Module PE_data_FIFO__70 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module PE_data_FIFO__parameterized0__70 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               13 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     13 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module PE_data_FIFO__parameterized1__70 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module PE_data_FIFO__parameterized2__70 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     12 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module PE_psum_FIFO__104 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PE_psum_FIFO__105 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ProcessingElement__xdcDup__29 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module ProcessingElementControl__69 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
Module Psum_DATA_Spad_BRAM__xdcDup__30 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               21 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Iact_Address_Spad__69 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 12    
	                4 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 14    
Module Iact_DATA_Spad_BRAM__xdcDup__30 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module Iact_Data_Spad__xdcDup__30 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
Module Weight_Address_Spad__69 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 33    
	                5 Bit    Registers := 2     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 33    
Module Weight_DATA_Spad_BRAM__xdcDup__30 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module Weight_Data_Spad__xdcDup__30 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 3     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module ProcessingElementPad__xdcDup__30 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     21 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 3     
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	               21 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 3     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 12    
	   3 Input      1 Bit        Muxes := 2     
Module PE_data_FIFO__69 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module PE_data_FIFO__parameterized0__69 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               13 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     13 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module PE_data_FIFO__parameterized1__69 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module PE_data_FIFO__parameterized2__69 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     12 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module PE_psum_FIFO__102 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PE_psum_FIFO__103 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ProcessingElement__xdcDup__30 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module ProcessingElementControl__68 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
Module Psum_DATA_Spad_BRAM__xdcDup__31 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               21 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Iact_Address_Spad__68 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 12    
	                4 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 14    
Module Iact_DATA_Spad_BRAM__xdcDup__31 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module Iact_Data_Spad__xdcDup__31 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
Module Weight_Address_Spad__68 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 33    
	                5 Bit    Registers := 2     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 33    
Module Weight_DATA_Spad_BRAM__xdcDup__31 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module Weight_Data_Spad__xdcDup__31 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 3     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module ProcessingElementPad__xdcDup__31 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     21 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 3     
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	               21 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 3     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 12    
	   3 Input      1 Bit        Muxes := 2     
Module PE_data_FIFO__68 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module PE_data_FIFO__parameterized0__68 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               13 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     13 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module PE_data_FIFO__parameterized1__68 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module PE_data_FIFO__parameterized2__68 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     12 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module PE_psum_FIFO__100 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PE_psum_FIFO__101 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ProcessingElement__xdcDup__31 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module ProcessingElementControl__67 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
Module Psum_DATA_Spad_BRAM__xdcDup__32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               21 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Iact_Address_Spad__67 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 12    
	                4 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 14    
Module Iact_DATA_Spad_BRAM__xdcDup__32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module Iact_Data_Spad__xdcDup__32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
Module Weight_Address_Spad__67 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 33    
	                5 Bit    Registers := 2     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 33    
Module Weight_DATA_Spad_BRAM__xdcDup__32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module Weight_Data_Spad__xdcDup__32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 3     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module ProcessingElementPad__xdcDup__32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     21 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 3     
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	               21 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 3     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 12    
	   3 Input      1 Bit        Muxes := 2     
Module PE_data_FIFO__67 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module PE_data_FIFO__parameterized0__67 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               13 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     13 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module PE_data_FIFO__parameterized1__67 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module PE_data_FIFO__parameterized2__67 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     12 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module PE_psum_FIFO__98 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PE_psum_FIFO__99 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ProcessingElement__xdcDup__32 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module ProcessingElementControl__66 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
Module Psum_DATA_Spad_BRAM__xdcDup__33 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               21 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Iact_Address_Spad__66 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 12    
	                4 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 14    
Module Iact_DATA_Spad_BRAM__xdcDup__33 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module Iact_Data_Spad__xdcDup__33 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
Module Weight_Address_Spad__66 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 33    
	                5 Bit    Registers := 2     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 33    
Module Weight_DATA_Spad_BRAM__xdcDup__33 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module Weight_Data_Spad__xdcDup__33 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 3     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module ProcessingElementPad__xdcDup__33 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     21 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 3     
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	               21 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 3     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 12    
	   3 Input      1 Bit        Muxes := 2     
Module PE_data_FIFO__66 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module PE_data_FIFO__parameterized0__66 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               13 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     13 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module PE_data_FIFO__parameterized1__66 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module PE_data_FIFO__parameterized2__66 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     12 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module PE_psum_FIFO__96 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PE_psum_FIFO__97 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ProcessingElement__xdcDup__33 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module ProcessingElementControl__65 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
Module Psum_DATA_Spad_BRAM__xdcDup__34 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               21 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Iact_Address_Spad__65 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 12    
	                4 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 14    
Module Iact_DATA_Spad_BRAM__xdcDup__34 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module Iact_Data_Spad__xdcDup__34 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
Module Weight_Address_Spad__65 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 33    
	                5 Bit    Registers := 2     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 33    
Module Weight_DATA_Spad_BRAM__xdcDup__34 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module Weight_Data_Spad__xdcDup__34 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 3     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module ProcessingElementPad__xdcDup__34 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     21 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 3     
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	               21 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 3     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 12    
	   3 Input      1 Bit        Muxes := 2     
Module PE_data_FIFO__65 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module PE_data_FIFO__parameterized0__65 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               13 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     13 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module PE_data_FIFO__parameterized1__65 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module PE_data_FIFO__parameterized2__65 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     12 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module PE_psum_FIFO__94 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PE_psum_FIFO__95 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ProcessingElement__xdcDup__34 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module ProcessingElementControl__64 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
Module Psum_DATA_Spad_BRAM__xdcDup__35 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               21 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Iact_Address_Spad__64 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 12    
	                4 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 14    
Module Iact_DATA_Spad_BRAM__xdcDup__35 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module Iact_Data_Spad__xdcDup__35 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
Module Weight_Address_Spad__64 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 33    
	                5 Bit    Registers := 2     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 33    
Module Weight_DATA_Spad_BRAM__xdcDup__35 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module Weight_Data_Spad__xdcDup__35 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 3     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module ProcessingElementPad__xdcDup__35 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     21 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 3     
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	               21 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 3     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 12    
	   3 Input      1 Bit        Muxes := 2     
Module PE_data_FIFO__64 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module PE_data_FIFO__parameterized0__64 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               13 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     13 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module PE_data_FIFO__parameterized1__64 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module PE_data_FIFO__parameterized2__64 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     12 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module PE_psum_FIFO__92 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PE_psum_FIFO__93 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ProcessingElement__xdcDup__35 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module ProcessingElementControl__63 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
Module Psum_DATA_Spad_BRAM 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               21 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Iact_Address_Spad__63 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 12    
	                4 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 14    
Module Iact_DATA_Spad_BRAM 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module Iact_Data_Spad 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
Module Weight_Address_Spad__63 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 33    
	                5 Bit    Registers := 2     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 33    
Module Weight_DATA_Spad_BRAM 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module Weight_Data_Spad 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 3     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module ProcessingElementPad 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     21 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 3     
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	               21 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 3     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 12    
	   3 Input      1 Bit        Muxes := 2     
Module PE_data_FIFO__63 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module PE_data_FIFO__parameterized0__63 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               13 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     13 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module PE_data_FIFO__parameterized1__63 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module PE_data_FIFO__parameterized2__63 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     12 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module PE_psum_FIFO__90 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PE_psum_FIFO__91 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ProcessingElement 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module PEClusterInAct 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     13 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 3     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
Module PECluster 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 18    
+---Muxes : 
	   2 Input     21 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
Module ClusterGroup 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module im2col_converter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 4     
+---Registers : 
	               10 Bit    Registers := 1     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   5 Input      1 Bit        Muxes := 1     
Module CSC_switch_FIFO 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module CSC_switch_FIFO__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module CSC_switch_FIFO__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module CSCSwitcher 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 5     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
Module CSC_switch_FIFO__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module CSC_switch_FIFO__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module CSC_switch_FIFO__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module CSCSwitcher__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 5     
+---Registers : 
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 4     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
Module Psum_Rearrange_BRAM 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
Module ReLU 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module Max_pooling 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 4     
Module psum_SRAM_out_acc 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     21 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               21 Bit    Registers := 13    
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   5 Input     21 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 12    
Module softmax 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               21 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module TOP_controller 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 6     
	   2 Input     10 Bit       Adders := 20    
	   3 Input     10 Bit       Adders := 12    
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 3     
	   2 Input      5 Bit       Adders := 7     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 8     
	   2 Input      2 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	               10 Bit    Registers := 18    
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 7     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 10    
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 25    
+---Muxes : 
	   2 Input     12 Bit        Muxes := 22    
	   3 Input     12 Bit        Muxes := 1     
	   8 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 94    
	   4 Input     10 Bit        Muxes := 1     
	   3 Input     10 Bit        Muxes := 5     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 9     
	   6 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 21    
	   3 Input      5 Bit        Muxes := 4     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 9     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 20    
	   3 Input      3 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 7     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 104   
	   3 Input      1 Bit        Muxes := 7     
	   6 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 1     
Module TOP 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 3     
	   2 Input     13 Bit        Muxes := 13    
	   2 Input     12 Bit        Muxes := 37    
	   2 Input      8 Bit        Muxes := 19    
	   2 Input      7 Bit        Muxes := 37    
	   2 Input      1 Bit        Muxes := 8     
Module TOP_interface 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
Module seg7_encoder 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module H2L_detect 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module uart_rx_band_gen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 1     
+---Registers : 
	               14 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module uart_rx_ctrl 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	  12 Input     12 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 12    
	  10 Input      8 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 2     
Module uart_module 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module H2L_detect__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module interrupt_gen 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module clock_gen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'GLBCluster/inActSRAM_2_2/addrSRAM/Addr_LUT_Mem_reg[0][0]' (FDRE) to 'GLBCluster/inActSRAM_2_2/dataSRAM/addr_LUT_mem_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'GLBCluster/inActSRAM_2_2/addrSRAM/Addr_LUT_Mem_reg[0][9]' (FDRE) to 'GLBCluster/inActSRAM_2_2/dataSRAM/addr_LUT_mem_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'GLBCluster/inActSRAM_2_2/addrSRAM/Addr_LUT_Mem_reg[0][1]' (FDRE) to 'GLBCluster/inActSRAM_2_2/dataSRAM/addr_LUT_mem_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'GLBCluster/inActSRAM_2_2/addrSRAM/Addr_LUT_Mem_reg[0][2]' (FDRE) to 'GLBCluster/inActSRAM_2_2/dataSRAM/addr_LUT_mem_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'GLBCluster/inActSRAM_2_2/addrSRAM/Addr_LUT_Mem_reg[0][3]' (FDRE) to 'GLBCluster/inActSRAM_2_2/dataSRAM/addr_LUT_mem_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'GLBCluster/inActSRAM_2_2/addrSRAM/Addr_LUT_Mem_reg[0][4]' (FDRE) to 'GLBCluster/inActSRAM_2_2/dataSRAM/addr_LUT_mem_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'GLBCluster/inActSRAM_2_2/addrSRAM/Addr_LUT_Mem_reg[0][5]' (FDRE) to 'GLBCluster/inActSRAM_2_2/dataSRAM/addr_LUT_mem_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'GLBCluster/inActSRAM_2_2/addrSRAM/Addr_LUT_Mem_reg[0][6]' (FDRE) to 'GLBCluster/inActSRAM_2_2/dataSRAM/addr_LUT_mem_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'GLBCluster/inActSRAM_2_2/addrSRAM/Addr_LUT_Mem_reg[0][7]' (FDRE) to 'GLBCluster/inActSRAM_2_2/dataSRAM/addr_LUT_mem_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'GLBCluster/inActSRAM_2_2/addrSRAM/Addr_LUT_Mem_reg[0][8]' (FDRE) to 'GLBCluster/inActSRAM_2_2/dataSRAM/addr_LUT_mem_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'GLBCluster/inActSRAM_2_2/dataSRAM/addr_LUT_mem_reg[0][0]' (FDRE) to 'GLBCluster/inActSRAM_2_2/dataSRAM/addr_LUT_mem_reg[0][1]'
INFO: [Synth 8-3886] merging instance 'GLBCluster/inActSRAM_2_2/dataSRAM/addr_LUT_mem_reg[0][1]' (FDRE) to 'GLBCluster/inActSRAM_2_2/dataSRAM/addr_LUT_mem_reg[0][2]'
INFO: [Synth 8-3886] merging instance 'GLBCluster/inActSRAM_2_2/dataSRAM/addr_LUT_mem_reg[0][2]' (FDRE) to 'GLBCluster/inActSRAM_2_2/dataSRAM/addr_LUT_mem_reg[0][3]'
INFO: [Synth 8-3886] merging instance 'GLBCluster/inActSRAM_2_2/dataSRAM/addr_LUT_mem_reg[0][3]' (FDRE) to 'GLBCluster/inActSRAM_2_2/dataSRAM/addr_LUT_mem_reg[0][4]'
INFO: [Synth 8-3886] merging instance 'GLBCluster/inActSRAM_2_2/dataSRAM/addr_LUT_mem_reg[0][4]' (FDRE) to 'GLBCluster/inActSRAM_2_2/dataSRAM/addr_LUT_mem_reg[0][5]'
INFO: [Synth 8-3886] merging instance 'GLBCluster/inActSRAM_2_2/dataSRAM/addr_LUT_mem_reg[0][5]' (FDRE) to 'GLBCluster/inActSRAM_2_2/dataSRAM/addr_LUT_mem_reg[0][6]'
INFO: [Synth 8-3886] merging instance 'GLBCluster/inActSRAM_2_2/dataSRAM/addr_LUT_mem_reg[0][6]' (FDRE) to 'GLBCluster/inActSRAM_2_2/dataSRAM/addr_LUT_mem_reg[0][7]'
INFO: [Synth 8-3886] merging instance 'GLBCluster/inActSRAM_2_2/dataSRAM/addr_LUT_mem_reg[0][7]' (FDRE) to 'GLBCluster/inActSRAM_2_2/dataSRAM/addr_LUT_mem_reg[0][8]'
INFO: [Synth 8-3886] merging instance 'GLBCluster/inActSRAM_2_2/dataSRAM/addr_LUT_mem_reg[0][8]' (FDRE) to 'GLBCluster/inActSRAM_2_2/dataSRAM/addr_LUT_mem_reg[0][9]'
INFO: [Synth 8-3886] merging instance 'GLBCluster/inActSRAM_2_2/dataSRAM/addr_LUT_mem_reg[0][9]' (FDRE) to 'GLBCluster/inActSRAM_2_2/dataSRAM/addr_LUT_mem_reg[0][10]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (GLBCluster/inActSRAM_2_2/\dataSRAM/addr_LUT_mem_reg[0][10] )
INFO: [Synth 8-3886] merging instance 'GLBCluster/inActSRAM_2_1/addrSRAM/Addr_LUT_Mem_reg[0][0]' (FDRE) to 'GLBCluster/inActSRAM_2_1/dataSRAM/addr_LUT_mem_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'GLBCluster/inActSRAM_2_1/addrSRAM/Addr_LUT_Mem_reg[0][9]' (FDRE) to 'GLBCluster/inActSRAM_2_1/dataSRAM/addr_LUT_mem_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'GLBCluster/inActSRAM_2_1/addrSRAM/Addr_LUT_Mem_reg[0][1]' (FDRE) to 'GLBCluster/inActSRAM_2_1/dataSRAM/addr_LUT_mem_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'GLBCluster/inActSRAM_2_1/addrSRAM/Addr_LUT_Mem_reg[0][2]' (FDRE) to 'GLBCluster/inActSRAM_2_1/dataSRAM/addr_LUT_mem_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'GLBCluster/inActSRAM_2_1/addrSRAM/Addr_LUT_Mem_reg[0][3]' (FDRE) to 'GLBCluster/inActSRAM_2_1/dataSRAM/addr_LUT_mem_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'GLBCluster/inActSRAM_2_1/addrSRAM/Addr_LUT_Mem_reg[0][4]' (FDRE) to 'GLBCluster/inActSRAM_2_1/dataSRAM/addr_LUT_mem_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'GLBCluster/inActSRAM_2_1/addrSRAM/Addr_LUT_Mem_reg[0][5]' (FDRE) to 'GLBCluster/inActSRAM_2_1/dataSRAM/addr_LUT_mem_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'GLBCluster/inActSRAM_2_1/addrSRAM/Addr_LUT_Mem_reg[0][6]' (FDRE) to 'GLBCluster/inActSRAM_2_1/dataSRAM/addr_LUT_mem_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'GLBCluster/inActSRAM_2_1/addrSRAM/Addr_LUT_Mem_reg[0][7]' (FDRE) to 'GLBCluster/inActSRAM_2_1/dataSRAM/addr_LUT_mem_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'GLBCluster/inActSRAM_2_1/addrSRAM/Addr_LUT_Mem_reg[0][8]' (FDRE) to 'GLBCluster/inActSRAM_2_1/dataSRAM/addr_LUT_mem_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'GLBCluster/inActSRAM_2_1/dataSRAM/addr_LUT_mem_reg[0][0]' (FDRE) to 'GLBCluster/inActSRAM_2_1/dataSRAM/addr_LUT_mem_reg[0][1]'
INFO: [Synth 8-3886] merging instance 'GLBCluster/inActSRAM_2_1/dataSRAM/addr_LUT_mem_reg[0][1]' (FDRE) to 'GLBCluster/inActSRAM_2_1/dataSRAM/addr_LUT_mem_reg[0][2]'
INFO: [Synth 8-3886] merging instance 'GLBCluster/inActSRAM_2_1/dataSRAM/addr_LUT_mem_reg[0][2]' (FDRE) to 'GLBCluster/inActSRAM_2_1/dataSRAM/addr_LUT_mem_reg[0][3]'
INFO: [Synth 8-3886] merging instance 'GLBCluster/inActSRAM_2_1/dataSRAM/addr_LUT_mem_reg[0][3]' (FDRE) to 'GLBCluster/inActSRAM_2_1/dataSRAM/addr_LUT_mem_reg[0][4]'
INFO: [Synth 8-3886] merging instance 'GLBCluster/inActSRAM_2_1/dataSRAM/addr_LUT_mem_reg[0][4]' (FDRE) to 'GLBCluster/inActSRAM_2_1/dataSRAM/addr_LUT_mem_reg[0][5]'
INFO: [Synth 8-3886] merging instance 'GLBCluster/inActSRAM_2_1/dataSRAM/addr_LUT_mem_reg[0][5]' (FDRE) to 'GLBCluster/inActSRAM_2_1/dataSRAM/addr_LUT_mem_reg[0][6]'
INFO: [Synth 8-3886] merging instance 'GLBCluster/inActSRAM_2_1/dataSRAM/addr_LUT_mem_reg[0][6]' (FDRE) to 'GLBCluster/inActSRAM_2_1/dataSRAM/addr_LUT_mem_reg[0][7]'
INFO: [Synth 8-3886] merging instance 'GLBCluster/inActSRAM_2_1/dataSRAM/addr_LUT_mem_reg[0][7]' (FDRE) to 'GLBCluster/inActSRAM_2_1/dataSRAM/addr_LUT_mem_reg[0][8]'
INFO: [Synth 8-3886] merging instance 'GLBCluster/inActSRAM_2_1/dataSRAM/addr_LUT_mem_reg[0][8]' (FDRE) to 'GLBCluster/inActSRAM_2_1/dataSRAM/addr_LUT_mem_reg[0][9]'
INFO: [Synth 8-3886] merging instance 'GLBCluster/inActSRAM_2_1/dataSRAM/addr_LUT_mem_reg[0][9]' (FDRE) to 'GLBCluster/inActSRAM_2_1/dataSRAM/addr_LUT_mem_reg[0][10]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (GLBCluster/inActSRAM_2_1/\dataSRAM/addr_LUT_mem_reg[0][10] )
INFO: [Synth 8-3886] merging instance 'GLBCluster/inActSRAM_2_0/addrSRAM/Addr_LUT_Mem_reg[0][0]' (FDRE) to 'GLBCluster/inActSRAM_2_0/dataSRAM/addr_LUT_mem_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'GLBCluster/inActSRAM_2_0/addrSRAM/Addr_LUT_Mem_reg[0][9]' (FDRE) to 'GLBCluster/inActSRAM_2_0/dataSRAM/addr_LUT_mem_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'GLBCluster/inActSRAM_2_0/addrSRAM/Addr_LUT_Mem_reg[0][1]' (FDRE) to 'GLBCluster/inActSRAM_2_0/dataSRAM/addr_LUT_mem_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'GLBCluster/inActSRAM_2_0/addrSRAM/Addr_LUT_Mem_reg[0][2]' (FDRE) to 'GLBCluster/inActSRAM_2_0/dataSRAM/addr_LUT_mem_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'GLBCluster/inActSRAM_2_0/addrSRAM/Addr_LUT_Mem_reg[0][3]' (FDRE) to 'GLBCluster/inActSRAM_2_0/dataSRAM/addr_LUT_mem_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'GLBCluster/inActSRAM_2_0/addrSRAM/Addr_LUT_Mem_reg[0][4]' (FDRE) to 'GLBCluster/inActSRAM_2_0/dataSRAM/addr_LUT_mem_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'GLBCluster/inActSRAM_2_0/addrSRAM/Addr_LUT_Mem_reg[0][5]' (FDRE) to 'GLBCluster/inActSRAM_2_0/dataSRAM/addr_LUT_mem_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'GLBCluster/inActSRAM_2_0/addrSRAM/Addr_LUT_Mem_reg[0][6]' (FDRE) to 'GLBCluster/inActSRAM_2_0/dataSRAM/addr_LUT_mem_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'GLBCluster/inActSRAM_2_0/addrSRAM/Addr_LUT_Mem_reg[0][7]' (FDRE) to 'GLBCluster/inActSRAM_2_0/dataSRAM/addr_LUT_mem_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'GLBCluster/inActSRAM_2_0/addrSRAM/Addr_LUT_Mem_reg[0][8]' (FDRE) to 'GLBCluster/inActSRAM_2_0/dataSRAM/addr_LUT_mem_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'GLBCluster/inActSRAM_2_0/dataSRAM/addr_LUT_mem_reg[0][0]' (FDRE) to 'GLBCluster/inActSRAM_2_0/dataSRAM/addr_LUT_mem_reg[0][1]'
INFO: [Synth 8-3886] merging instance 'GLBCluster/inActSRAM_2_0/dataSRAM/addr_LUT_mem_reg[0][1]' (FDRE) to 'GLBCluster/inActSRAM_2_0/dataSRAM/addr_LUT_mem_reg[0][2]'
INFO: [Synth 8-3886] merging instance 'GLBCluster/inActSRAM_2_0/dataSRAM/addr_LUT_mem_reg[0][2]' (FDRE) to 'GLBCluster/inActSRAM_2_0/dataSRAM/addr_LUT_mem_reg[0][3]'
INFO: [Synth 8-3886] merging instance 'GLBCluster/inActSRAM_2_0/dataSRAM/addr_LUT_mem_reg[0][3]' (FDRE) to 'GLBCluster/inActSRAM_2_0/dataSRAM/addr_LUT_mem_reg[0][4]'
INFO: [Synth 8-3886] merging instance 'GLBCluster/inActSRAM_2_0/dataSRAM/addr_LUT_mem_reg[0][4]' (FDRE) to 'GLBCluster/inActSRAM_2_0/dataSRAM/addr_LUT_mem_reg[0][5]'
INFO: [Synth 8-3886] merging instance 'GLBCluster/inActSRAM_2_0/dataSRAM/addr_LUT_mem_reg[0][5]' (FDRE) to 'GLBCluster/inActSRAM_2_0/dataSRAM/addr_LUT_mem_reg[0][6]'
INFO: [Synth 8-3886] merging instance 'GLBCluster/inActSRAM_2_0/dataSRAM/addr_LUT_mem_reg[0][6]' (FDRE) to 'GLBCluster/inActSRAM_2_0/dataSRAM/addr_LUT_mem_reg[0][7]'
INFO: [Synth 8-3886] merging instance 'GLBCluster/inActSRAM_2_0/dataSRAM/addr_LUT_mem_reg[0][7]' (FDRE) to 'GLBCluster/inActSRAM_2_0/dataSRAM/addr_LUT_mem_reg[0][8]'
INFO: [Synth 8-3886] merging instance 'GLBCluster/inActSRAM_2_0/dataSRAM/addr_LUT_mem_reg[0][8]' (FDRE) to 'GLBCluster/inActSRAM_2_0/dataSRAM/addr_LUT_mem_reg[0][9]'
INFO: [Synth 8-3886] merging instance 'GLBCluster/inActSRAM_2_0/dataSRAM/addr_LUT_mem_reg[0][9]' (FDRE) to 'GLBCluster/inActSRAM_2_0/dataSRAM/addr_LUT_mem_reg[0][10]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (GLBCluster/inActSRAM_2_0/\dataSRAM/addr_LUT_mem_reg[0][10] )
INFO: [Synth 8-3886] merging instance 'GLBCluster/inActSRAM_1_2/addrSRAM/Addr_LUT_Mem_reg[0][0]' (FDRE) to 'GLBCluster/inActSRAM_1_2/dataSRAM/addr_LUT_mem_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'GLBCluster/inActSRAM_1_2/addrSRAM/Addr_LUT_Mem_reg[0][9]' (FDRE) to 'GLBCluster/inActSRAM_1_2/dataSRAM/addr_LUT_mem_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'GLBCluster/inActSRAM_1_2/addrSRAM/Addr_LUT_Mem_reg[0][1]' (FDRE) to 'GLBCluster/inActSRAM_1_2/dataSRAM/addr_LUT_mem_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'GLBCluster/inActSRAM_1_2/addrSRAM/Addr_LUT_Mem_reg[0][2]' (FDRE) to 'GLBCluster/inActSRAM_1_2/dataSRAM/addr_LUT_mem_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'GLBCluster/inActSRAM_1_2/addrSRAM/Addr_LUT_Mem_reg[0][3]' (FDRE) to 'GLBCluster/inActSRAM_1_2/dataSRAM/addr_LUT_mem_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'GLBCluster/inActSRAM_1_2/addrSRAM/Addr_LUT_Mem_reg[0][4]' (FDRE) to 'GLBCluster/inActSRAM_1_2/dataSRAM/addr_LUT_mem_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'GLBCluster/inActSRAM_1_2/addrSRAM/Addr_LUT_Mem_reg[0][5]' (FDRE) to 'GLBCluster/inActSRAM_1_2/dataSRAM/addr_LUT_mem_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'GLBCluster/inActSRAM_1_2/addrSRAM/Addr_LUT_Mem_reg[0][6]' (FDRE) to 'GLBCluster/inActSRAM_1_2/dataSRAM/addr_LUT_mem_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'GLBCluster/inActSRAM_1_2/addrSRAM/Addr_LUT_Mem_reg[0][7]' (FDRE) to 'GLBCluster/inActSRAM_1_2/dataSRAM/addr_LUT_mem_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'GLBCluster/inActSRAM_1_2/addrSRAM/Addr_LUT_Mem_reg[0][8]' (FDRE) to 'GLBCluster/inActSRAM_1_2/dataSRAM/addr_LUT_mem_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'GLBCluster/inActSRAM_1_2/dataSRAM/addr_LUT_mem_reg[0][0]' (FDRE) to 'GLBCluster/inActSRAM_1_2/dataSRAM/addr_LUT_mem_reg[0][1]'
INFO: [Synth 8-3886] merging instance 'GLBCluster/inActSRAM_1_2/dataSRAM/addr_LUT_mem_reg[0][1]' (FDRE) to 'GLBCluster/inActSRAM_1_2/dataSRAM/addr_LUT_mem_reg[0][2]'
INFO: [Synth 8-3886] merging instance 'GLBCluster/inActSRAM_1_2/dataSRAM/addr_LUT_mem_reg[0][2]' (FDRE) to 'GLBCluster/inActSRAM_1_2/dataSRAM/addr_LUT_mem_reg[0][3]'
INFO: [Synth 8-3886] merging instance 'GLBCluster/inActSRAM_1_2/dataSRAM/addr_LUT_mem_reg[0][3]' (FDRE) to 'GLBCluster/inActSRAM_1_2/dataSRAM/addr_LUT_mem_reg[0][4]'
INFO: [Synth 8-3886] merging instance 'GLBCluster/inActSRAM_1_2/dataSRAM/addr_LUT_mem_reg[0][4]' (FDRE) to 'GLBCluster/inActSRAM_1_2/dataSRAM/addr_LUT_mem_reg[0][5]'
INFO: [Synth 8-3886] merging instance 'GLBCluster/inActSRAM_1_2/dataSRAM/addr_LUT_mem_reg[0][5]' (FDRE) to 'GLBCluster/inActSRAM_1_2/dataSRAM/addr_LUT_mem_reg[0][6]'
INFO: [Synth 8-3886] merging instance 'GLBCluster/inActSRAM_1_2/dataSRAM/addr_LUT_mem_reg[0][6]' (FDRE) to 'GLBCluster/inActSRAM_1_2/dataSRAM/addr_LUT_mem_reg[0][7]'
INFO: [Synth 8-3886] merging instance 'GLBCluster/inActSRAM_1_2/dataSRAM/addr_LUT_mem_reg[0][7]' (FDRE) to 'GLBCluster/inActSRAM_1_2/dataSRAM/addr_LUT_mem_reg[0][8]'
INFO: [Synth 8-3886] merging instance 'GLBCluster/inActSRAM_1_2/dataSRAM/addr_LUT_mem_reg[0][8]' (FDRE) to 'GLBCluster/inActSRAM_1_2/dataSRAM/addr_LUT_mem_reg[0][9]'
INFO: [Synth 8-3886] merging instance 'GLBCluster/inActSRAM_1_2/dataSRAM/addr_LUT_mem_reg[0][9]' (FDRE) to 'GLBCluster/inActSRAM_1_2/dataSRAM/addr_LUT_mem_reg[0][10]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (GLBCluster/inActSRAM_1_2/\dataSRAM/addr_LUT_mem_reg[0][10] )
INFO: [Synth 8-3886] merging instance 'GLBCluster/inActSRAM_1_1/addrSRAM/Addr_LUT_Mem_reg[0][0]' (FDRE) to 'GLBCluster/inActSRAM_1_1/dataSRAM/addr_LUT_mem_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'GLBCluster/inActSRAM_1_1/addrSRAM/Addr_LUT_Mem_reg[0][9]' (FDRE) to 'GLBCluster/inActSRAM_1_1/dataSRAM/addr_LUT_mem_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'GLBCluster/inActSRAM_1_1/addrSRAM/Addr_LUT_Mem_reg[0][1]' (FDRE) to 'GLBCluster/inActSRAM_1_1/dataSRAM/addr_LUT_mem_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'GLBCluster/inActSRAM_1_1/addrSRAM/Addr_LUT_Mem_reg[0][2]' (FDRE) to 'GLBCluster/inActSRAM_1_1/dataSRAM/addr_LUT_mem_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'GLBCluster/inActSRAM_1_1/addrSRAM/Addr_LUT_Mem_reg[0][3]' (FDRE) to 'GLBCluster/inActSRAM_1_1/dataSRAM/addr_LUT_mem_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'GLBCluster/inActSRAM_1_1/addrSRAM/Addr_LUT_Mem_reg[0][4]' (FDRE) to 'GLBCluster/inActSRAM_1_1/dataSRAM/addr_LUT_mem_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'GLBCluster/inActSRAM_1_1/addrSRAM/Addr_LUT_Mem_reg[0][5]' (FDRE) to 'GLBCluster/inActSRAM_1_1/dataSRAM/addr_LUT_mem_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'GLBCluster/inActSRAM_1_1/addrSRAM/Addr_LUT_Mem_reg[0][6]' (FDRE) to 'GLBCluster/inActSRAM_1_1/dataSRAM/addr_LUT_mem_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'GLBCluster/inActSRAM_1_1/addrSRAM/Addr_LUT_Mem_reg[0][7]' (FDRE) to 'GLBCluster/inActSRAM_1_1/dataSRAM/addr_LUT_mem_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'GLBCluster/inActSRAM_1_1/addrSRAM/Addr_LUT_Mem_reg[0][8]' (FDRE) to 'GLBCluster/inActSRAM_1_1/dataSRAM/addr_LUT_mem_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'GLBCluster/inActSRAM_1_1/dataSRAM/addr_LUT_mem_reg[0][0]' (FDRE) to 'GLBCluster/inActSRAM_1_1/dataSRAM/addr_LUT_mem_reg[0][1]'
INFO: [Synth 8-3886] merging instance 'GLBCluster/inActSRAM_1_1/dataSRAM/addr_LUT_mem_reg[0][1]' (FDRE) to 'GLBCluster/inActSRAM_1_1/dataSRAM/addr_LUT_mem_reg[0][2]'
INFO: [Synth 8-3886] merging instance 'GLBCluster/inActSRAM_1_1/dataSRAM/addr_LUT_mem_reg[0][2]' (FDRE) to 'GLBCluster/inActSRAM_1_1/dataSRAM/addr_LUT_mem_reg[0][3]'
INFO: [Synth 8-3886] merging instance 'GLBCluster/inActSRAM_1_1/dataSRAM/addr_LUT_mem_reg[0][3]' (FDRE) to 'GLBCluster/inActSRAM_1_1/dataSRAM/addr_LUT_mem_reg[0][4]'
INFO: [Synth 8-3886] merging instance 'GLBCluster/inActSRAM_1_1/dataSRAM/addr_LUT_mem_reg[0][4]' (FDRE) to 'GLBCluster/inActSRAM_1_1/dataSRAM/addr_LUT_mem_reg[0][5]'
INFO: [Synth 8-3886] merging instance 'GLBCluster/inActSRAM_1_1/dataSRAM/addr_LUT_mem_reg[0][5]' (FDRE) to 'GLBCluster/inActSRAM_1_1/dataSRAM/addr_LUT_mem_reg[0][6]'
INFO: [Synth 8-3886] merging instance 'GLBCluster/inActSRAM_1_1/dataSRAM/addr_LUT_mem_reg[0][6]' (FDRE) to 'GLBCluster/inActSRAM_1_1/dataSRAM/addr_LUT_mem_reg[0][7]'
INFO: [Synth 8-3886] merging instance 'GLBCluster/inActSRAM_1_1/dataSRAM/addr_LUT_mem_reg[0][7]' (FDRE) to 'GLBCluster/inActSRAM_1_1/dataSRAM/addr_LUT_mem_reg[0][8]'
INFO: [Synth 8-3886] merging instance 'GLBCluster/inActSRAM_1_1/dataSRAM/addr_LUT_mem_reg[0][8]' (FDRE) to 'GLBCluster/inActSRAM_1_1/dataSRAM/addr_LUT_mem_reg[0][9]'
INFO: [Synth 8-3886] merging instance 'GLBCluster/inActSRAM_1_1/dataSRAM/addr_LUT_mem_reg[0][9]' (FDRE) to 'GLBCluster/inActSRAM_1_1/dataSRAM/addr_LUT_mem_reg[0][10]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (GLBCluster/inActSRAM_1_1/\dataSRAM/addr_LUT_mem_reg[0][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (GLBCluster/inActSRAM_1_0/\dataSRAM/addr_LUT_mem_reg[0][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (GLBCluster/inActSRAM_0_2/\dataSRAM/addr_LUT_mem_reg[0][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (GLBCluster/inActSRAM_0_1/\dataSRAM/addr_LUT_mem_reg[0][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (GLBCluster/inActSRAM_0_0/\dataSRAM/addr_LUT_mem_reg[0][10] )
INFO: [Synth 8-4471] merging register 'psum_out_FIFO/buffer_read_addr_reg[1:0]' into 'psum_in_FIFO/buffer_read_addr_reg[1:0]' [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/PE_psum_FIFO.v:21]
INFO: [Synth 8-4471] merging register 'psum_out_FIFO/buffer_read_addr_reg[1:0]' into 'psum_in_FIFO/buffer_read_addr_reg[1:0]' [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/PE_psum_FIFO.v:21]
INFO: [Synth 8-4471] merging register 'psum_out_FIFO/buffer_read_addr_reg[1:0]' into 'psum_in_FIFO/buffer_read_addr_reg[1:0]' [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/PE_psum_FIFO.v:21]
INFO: [Synth 8-4471] merging register 'psum_out_FIFO/buffer_read_addr_reg[1:0]' into 'psum_in_FIFO/buffer_read_addr_reg[1:0]' [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/PE_psum_FIFO.v:21]
INFO: [Synth 8-4471] merging register 'psum_out_FIFO/buffer_read_addr_reg[1:0]' into 'psum_in_FIFO/buffer_read_addr_reg[1:0]' [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/PE_psum_FIFO.v:21]
INFO: [Synth 8-4471] merging register 'psum_out_FIFO/buffer_read_addr_reg[1:0]' into 'psum_in_FIFO/buffer_read_addr_reg[1:0]' [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/PE_psum_FIFO.v:21]
INFO: [Synth 8-4471] merging register 'psum_out_FIFO/buffer_read_addr_reg[1:0]' into 'psum_in_FIFO/buffer_read_addr_reg[1:0]' [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/PE_psum_FIFO.v:21]
INFO: [Synth 8-4471] merging register 'psum_out_FIFO/buffer_read_addr_reg[1:0]' into 'psum_in_FIFO/buffer_read_addr_reg[1:0]' [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/PE_psum_FIFO.v:21]
INFO: [Synth 8-4471] merging register 'psum_out_FIFO/buffer_read_addr_reg[1:0]' into 'psum_in_FIFO/buffer_read_addr_reg[1:0]' [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/PE_psum_FIFO.v:21]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (PECluster/pe02/\psum_in_FIFO/buffer_read_addr_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (PECluster/pe12/\psum_in_FIFO/buffer_read_addr_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (PECluster/pe22/\psum_in_FIFO/buffer_read_addr_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (PECluster/pe01/\psum_in_FIFO/buffer_read_addr_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (PECluster/pe11/\psum_in_FIFO/buffer_read_addr_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (PECluster/pe21/\psum_in_FIFO/buffer_read_addr_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (PECluster/pe00/\psum_in_FIFO/buffer_read_addr_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (PECluster/pe10/\psum_in_FIFO/buffer_read_addr_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (PECluster/pe20/\psum_in_FIFO/buffer_read_addr_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (GLBCluster/inActSRAM_2_2/\dataSRAM/addr_LUT_mem_reg[0][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (GLBCluster/inActSRAM_2_1/\dataSRAM/addr_LUT_mem_reg[0][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (GLBCluster/inActSRAM_2_0/\dataSRAM/addr_LUT_mem_reg[0][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (GLBCluster/inActSRAM_1_2/\dataSRAM/addr_LUT_mem_reg[0][10] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (GLBCluster/inActSRAM_1_1/\dataSRAM/addr_LUT_mem_reg[0][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (GLBCluster/inActSRAM_1_0/\dataSRAM/addr_LUT_mem_reg[0][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (GLBCluster/inActSRAM_0_2/\dataSRAM/addr_LUT_mem_reg[0][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (GLBCluster/inActSRAM_0_1/\dataSRAM/addr_LUT_mem_reg[0][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (GLBCluster/inActSRAM_0_0/\dataSRAM/addr_LUT_mem_reg[0][10] )
INFO: [Synth 8-4471] merging register 'psum_out_FIFO/buffer_read_addr_reg[1:0]' into 'psum_in_FIFO/buffer_read_addr_reg[1:0]' [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/PE_psum_FIFO.v:21]
INFO: [Synth 8-4471] merging register 'psum_out_FIFO/buffer_read_addr_reg[1:0]' into 'psum_in_FIFO/buffer_read_addr_reg[1:0]' [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/PE_psum_FIFO.v:21]
INFO: [Synth 8-4471] merging register 'psum_out_FIFO/buffer_read_addr_reg[1:0]' into 'psum_in_FIFO/buffer_read_addr_reg[1:0]' [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/PE_psum_FIFO.v:21]
INFO: [Synth 8-4471] merging register 'psum_out_FIFO/buffer_read_addr_reg[1:0]' into 'psum_in_FIFO/buffer_read_addr_reg[1:0]' [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/PE_psum_FIFO.v:21]
INFO: [Synth 8-4471] merging register 'psum_out_FIFO/buffer_read_addr_reg[1:0]' into 'psum_in_FIFO/buffer_read_addr_reg[1:0]' [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/PE_psum_FIFO.v:21]
INFO: [Synth 8-4471] merging register 'psum_out_FIFO/buffer_read_addr_reg[1:0]' into 'psum_in_FIFO/buffer_read_addr_reg[1:0]' [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/PE_psum_FIFO.v:21]
INFO: [Synth 8-4471] merging register 'psum_out_FIFO/buffer_read_addr_reg[1:0]' into 'psum_in_FIFO/buffer_read_addr_reg[1:0]' [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/PE_psum_FIFO.v:21]
INFO: [Synth 8-4471] merging register 'psum_out_FIFO/buffer_read_addr_reg[1:0]' into 'psum_in_FIFO/buffer_read_addr_reg[1:0]' [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/PE_psum_FIFO.v:21]
INFO: [Synth 8-4471] merging register 'psum_out_FIFO/buffer_read_addr_reg[1:0]' into 'psum_in_FIFO/buffer_read_addr_reg[1:0]' [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/PE_psum_FIFO.v:21]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (PECluster/pe02/\psum_in_FIFO/buffer_read_addr_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (PECluster/pe12/\psum_in_FIFO/buffer_read_addr_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (PECluster/pe22/\psum_in_FIFO/buffer_read_addr_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (PECluster/pe01/\psum_in_FIFO/buffer_read_addr_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (PECluster/pe11/\psum_in_FIFO/buffer_read_addr_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (PECluster/pe21/\psum_in_FIFO/buffer_read_addr_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (PECluster/pe00/\psum_in_FIFO/buffer_read_addr_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (PECluster/pe10/\psum_in_FIFO/buffer_read_addr_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (PECluster/pe20/\psum_in_FIFO/buffer_read_addr_reg[1] )
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (GLBCluster/inActSRAM_2_2/\dataSRAM/addr_LUT_mem_reg[0][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (GLBCluster/inActSRAM_2_1/\dataSRAM/addr_LUT_mem_reg[0][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (GLBCluster/inActSRAM_2_0/\dataSRAM/addr_LUT_mem_reg[0][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (GLBCluster/inActSRAM_1_2/\dataSRAM/addr_LUT_mem_reg[0][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (GLBCluster/inActSRAM_1_1/\dataSRAM/addr_LUT_mem_reg[0][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (GLBCluster/inActSRAM_1_0/\dataSRAM/addr_LUT_mem_reg[0][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (GLBCluster/inActSRAM_0_2/\dataSRAM/addr_LUT_mem_reg[0][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (GLBCluster/inActSRAM_0_1/\dataSRAM/addr_LUT_mem_reg[0][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (GLBCluster/inActSRAM_0_0/\dataSRAM/addr_LUT_mem_reg[0][10] )
INFO: [Synth 8-4471] merging register 'psum_out_FIFO/buffer_read_addr_reg[1:0]' into 'psum_in_FIFO/buffer_read_addr_reg[1:0]' [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/PE_psum_FIFO.v:21]
INFO: [Synth 8-4471] merging register 'psum_out_FIFO/buffer_read_addr_reg[1:0]' into 'psum_in_FIFO/buffer_read_addr_reg[1:0]' [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/PE_psum_FIFO.v:21]
INFO: [Synth 8-4471] merging register 'psum_out_FIFO/buffer_read_addr_reg[1:0]' into 'psum_in_FIFO/buffer_read_addr_reg[1:0]' [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/PE_psum_FIFO.v:21]
INFO: [Synth 8-4471] merging register 'psum_out_FIFO/buffer_read_addr_reg[1:0]' into 'psum_in_FIFO/buffer_read_addr_reg[1:0]' [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/PE_psum_FIFO.v:21]
INFO: [Synth 8-4471] merging register 'psum_out_FIFO/buffer_read_addr_reg[1:0]' into 'psum_in_FIFO/buffer_read_addr_reg[1:0]' [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/PE_psum_FIFO.v:21]
INFO: [Synth 8-4471] merging register 'psum_out_FIFO/buffer_read_addr_reg[1:0]' into 'psum_in_FIFO/buffer_read_addr_reg[1:0]' [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/PE_psum_FIFO.v:21]
INFO: [Synth 8-4471] merging register 'psum_out_FIFO/buffer_read_addr_reg[1:0]' into 'psum_in_FIFO/buffer_read_addr_reg[1:0]' [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/PE_psum_FIFO.v:21]
INFO: [Synth 8-4471] merging register 'psum_out_FIFO/buffer_read_addr_reg[1:0]' into 'psum_in_FIFO/buffer_read_addr_reg[1:0]' [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/PE_psum_FIFO.v:21]
INFO: [Synth 8-4471] merging register 'psum_out_FIFO/buffer_read_addr_reg[1:0]' into 'psum_in_FIFO/buffer_read_addr_reg[1:0]' [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/PE_psum_FIFO.v:21]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (PECluster/pe02/\psum_in_FIFO/buffer_read_addr_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (PECluster/pe12/\psum_in_FIFO/buffer_read_addr_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (PECluster/pe22/\psum_in_FIFO/buffer_read_addr_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (PECluster/pe01/\psum_in_FIFO/buffer_read_addr_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (PECluster/pe11/\psum_in_FIFO/buffer_read_addr_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (PECluster/pe21/\psum_in_FIFO/buffer_read_addr_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (PECluster/pe00/\psum_in_FIFO/buffer_read_addr_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (PECluster/pe10/\psum_in_FIFO/buffer_read_addr_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (PECluster/pe20/\psum_in_FIFO/buffer_read_addr_reg[1] )
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (GLBCluster/inActSRAM_2_2/\dataSRAM/addr_LUT_mem_reg[0][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (GLBCluster/inActSRAM_2_1/\dataSRAM/addr_LUT_mem_reg[0][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (GLBCluster/inActSRAM_2_0/\dataSRAM/addr_LUT_mem_reg[0][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (GLBCluster/inActSRAM_1_2/\dataSRAM/addr_LUT_mem_reg[0][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (GLBCluster/inActSRAM_1_1/\dataSRAM/addr_LUT_mem_reg[0][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (GLBCluster/inActSRAM_1_0/\dataSRAM/addr_LUT_mem_reg[0][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (GLBCluster/inActSRAM_0_2/\dataSRAM/addr_LUT_mem_reg[0][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (GLBCluster/inActSRAM_0_1/\dataSRAM/addr_LUT_mem_reg[0][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (GLBCluster/inActSRAM_0_0/\dataSRAM/addr_LUT_mem_reg[0][10] )
INFO: [Synth 8-4471] merging register 'psum_out_FIFO/buffer_read_addr_reg[1:0]' into 'psum_in_FIFO/buffer_read_addr_reg[1:0]' [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/PE_psum_FIFO.v:21]
INFO: [Synth 8-4471] merging register 'psum_out_FIFO/buffer_read_addr_reg[1:0]' into 'psum_in_FIFO/buffer_read_addr_reg[1:0]' [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/PE_psum_FIFO.v:21]
INFO: [Synth 8-4471] merging register 'psum_out_FIFO/buffer_read_addr_reg[1:0]' into 'psum_in_FIFO/buffer_read_addr_reg[1:0]' [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/PE_psum_FIFO.v:21]
INFO: [Synth 8-4471] merging register 'psum_out_FIFO/buffer_read_addr_reg[1:0]' into 'psum_in_FIFO/buffer_read_addr_reg[1:0]' [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/PE_psum_FIFO.v:21]
INFO: [Synth 8-4471] merging register 'psum_out_FIFO/buffer_read_addr_reg[1:0]' into 'psum_in_FIFO/buffer_read_addr_reg[1:0]' [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/PE_psum_FIFO.v:21]
INFO: [Synth 8-4471] merging register 'psum_out_FIFO/buffer_read_addr_reg[1:0]' into 'psum_in_FIFO/buffer_read_addr_reg[1:0]' [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/PE_psum_FIFO.v:21]
INFO: [Synth 8-4471] merging register 'psum_out_FIFO/buffer_read_addr_reg[1:0]' into 'psum_in_FIFO/buffer_read_addr_reg[1:0]' [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/PE_psum_FIFO.v:21]
INFO: [Synth 8-4471] merging register 'psum_out_FIFO/buffer_read_addr_reg[1:0]' into 'psum_in_FIFO/buffer_read_addr_reg[1:0]' [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/PE_psum_FIFO.v:21]
INFO: [Synth 8-4471] merging register 'psum_out_FIFO/buffer_read_addr_reg[1:0]' into 'psum_in_FIFO/buffer_read_addr_reg[1:0]' [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/PE_psum_FIFO.v:21]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (PECluster/pe02/\psum_in_FIFO/buffer_read_addr_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (PECluster/pe12/\psum_in_FIFO/buffer_read_addr_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (PECluster/pe22/\psum_in_FIFO/buffer_read_addr_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (PECluster/pe01/\psum_in_FIFO/buffer_read_addr_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (PECluster/pe11/\psum_in_FIFO/buffer_read_addr_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (PECluster/pe21/\psum_in_FIFO/buffer_read_addr_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (PECluster/pe00/\psum_in_FIFO/buffer_read_addr_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (PECluster/pe10/\psum_in_FIFO/buffer_read_addr_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (PECluster/pe20/\psum_in_FIFO/buffer_read_addr_reg[1] )
INFO: [Synth 8-4471] merging register 'read_out_psum_iter_reg[4:0]' into 'read_out_psum_iter_reg[4:0]' [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/TOP_controller.v:1073]
INFO: [Synth 8-4471] merging register 'psum_read_out_channel_reg[2:0]' into 'psum_read_out_channel_reg[2:0]' [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/TOP_controller.v:2159]
INFO: [Synth 8-4471] merging register 'GLB_psum_read_channel_reg[1:0]' into 'GLB_psum_read_channel_reg[1:0]' [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/TOP_controller.v:535]
INFO: [Synth 8-4471] merging register 'GLB_psum_read_batch_reg[2:0]' into 'GLB_psum_read_batch_reg[2:0]' [C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/src/TOP_controller.v:536]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (TOP_controller/\im2col_next_vector_jump_reg_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (TOP_controller/\im2col_next_vector_jump_reg_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (TOP_controller/\im2col_next_weight_row_jump_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (TOP_controller/\im2col_next_weight_row_jump_reg_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (TOP_controller/\im2col_ofmap_size_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (TOP_controller/\im2col_ofmap_size_reg_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (im2col_converter/convert_one_vector_done_dly2_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (TOP_controller/\im2col_ifmap_len_reg_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (TOP_controller/\im2col_ifmap_len_reg_reg[6] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:50 ; elapsed = 00:02:13 . Memory (MB): peak = 1401.004 ; gain = 743.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+-------------------+-----------------------------+-----------+----------------------+--------------+
|Module Name        | RTL Object                  | Inference | Size (Depth x Width) | Primitives   | 
+-------------------+-----------------------------+-----------+----------------------+--------------+
|CSCSwitcher_iact   | Address_out_FIFO/Buffer_reg | Implied   | 4 x 7                | RAM32M x 2   | 
|CSCSwitcher_iact   | Data_in_FIFO/Buffer_reg     | Implied   | 4 x 8                | RAM32M x 2   | 
|CSCSwitcher_iact   | Data_out_FIFO/Buffer_reg    | Implied   | 4 x 12               | RAM32M x 2   | 
|CSCSwitcher_weight | Address_out_FIFO/Buffer_reg | Implied   | 4 x 8                | RAM32M x 2   | 
|CSCSwitcher_weight | Data_in_FIFO/Buffer_reg     | Implied   | 4 x 8                | RAM32M x 2   | 
|CSCSwitcher_weight | Data_out_FIFO/Buffer_reg    | Implied   | 4 x 13               | RAM32M x 3   | 
+-------------------+-----------------------------+-----------+----------------------+--------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------------------------+------------+----------+
|      |RTL Partition                       |Replication |Instances |
+------+------------------------------------+------------+----------+
|1     |ClusterGroup__xdcDup__1__GB0        |           1|     21081|
|2     |ClusterGroup__xdcDup__1__GB1        |           1|     27636|
|3     |ClusterGroup__xdcDup__2__GB0        |           1|     21081|
|4     |ClusterGroup__xdcDup__2__GB1        |           1|     27636|
|5     |ClusterGroup__xdcDup__3__GB0        |           1|     21081|
|6     |ClusterGroup__xdcDup__3__GB1        |           1|     27636|
|7     |ClusterGroup__GB0                   |           1|     21081|
|8     |ClusterGroup__GB1                   |           1|     27636|
|9     |logic__19045_ClusterGroup_array__GD |           1|         3|
|10    |TOP__GC0                            |           1|      8231|
|11    |TOP_interface__GC0                  |           1|       250|
|12    |TOP_integration_uart__GC0           |           1|       343|
+------+------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:58 ; elapsed = 00:02:21 . Memory (MB): peak = 1403.664 ; gain = 746.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:21 ; elapsed = 00:02:44 . Memory (MB): peak = 1430.836 ; gain = 773.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping  Report
+-------------------+-----------------------------+-----------+----------------------+--------------+
|Module Name        | RTL Object                  | Inference | Size (Depth x Width) | Primitives   | 
+-------------------+-----------------------------+-----------+----------------------+--------------+
|CSCSwitcher_iact   | Address_out_FIFO/Buffer_reg | Implied   | 4 x 7                | RAM32M x 2   | 
|CSCSwitcher_iact   | Data_in_FIFO/Buffer_reg     | Implied   | 4 x 8                | RAM32M x 2   | 
|CSCSwitcher_iact   | Data_out_FIFO/Buffer_reg    | Implied   | 4 x 12               | RAM32M x 2   | 
|CSCSwitcher_weight | Address_out_FIFO/Buffer_reg | Implied   | 4 x 8                | RAM32M x 2   | 
|CSCSwitcher_weight | Data_in_FIFO/Buffer_reg     | Implied   | 4 x 8                | RAM32M x 2   | 
|CSCSwitcher_weight | Data_out_FIFO/Buffer_reg    | Implied   | 4 x 13               | RAM32M x 3   | 
+-------------------+-----------------------------+-----------+----------------------+--------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------------------------+------------+----------+
|      |RTL Partition                       |Replication |Instances |
+------+------------------------------------+------------+----------+
|1     |ClusterGroup__xdcDup__1__GB0        |           1|     18945|
|2     |ClusterGroup__xdcDup__1__GB1        |           1|     27351|
|3     |ClusterGroup__xdcDup__2__GB0        |           1|     18945|
|4     |ClusterGroup__xdcDup__2__GB1        |           1|     27370|
|5     |ClusterGroup__xdcDup__3__GB0        |           1|     18945|
|6     |ClusterGroup__xdcDup__3__GB1        |           1|     27302|
|7     |ClusterGroup__GB0                   |           1|     18945|
|8     |ClusterGroup__GB1                   |           1|     27308|
|9     |logic__19045_ClusterGroup_array__GD |           1|         3|
|10    |TOP__GC0                            |           1|      8186|
|11    |TOP_interface__GC0                  |           1|       250|
|12    |TOP_integration_uart__GC0           |           1|       343|
+------+------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:37 ; elapsed = 00:03:10 . Memory (MB): peak = 1442.812 ; gain = 785.352
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------------------------+------------+----------+
|      |RTL Partition                       |Replication |Instances |
+------+------------------------------------+------------+----------+
|1     |ClusterGroup__xdcDup__1__GB0        |           1|     11691|
|2     |ClusterGroup__xdcDup__1__GB1        |           1|     13530|
|3     |ClusterGroup__xdcDup__2__GB0        |           1|     11691|
|4     |ClusterGroup__xdcDup__2__GB1        |           1|     13530|
|5     |ClusterGroup__xdcDup__3__GB0        |           1|     11691|
|6     |ClusterGroup__xdcDup__3__GB1        |           1|     13527|
|7     |ClusterGroup__GB0                   |           1|     11691|
|8     |ClusterGroup__GB1                   |           1|     13527|
|9     |logic__19045_ClusterGroup_array__GD |           1|         1|
|10    |TOP__GC0                            |           1|      3859|
|11    |TOP_interface__GC0                  |           1|       148|
|12    |TOP_integration_uart__GC0           |           1|       206|
+------+------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:45 ; elapsed = 00:03:19 . Memory (MB): peak = 1512.492 ; gain = 855.031
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:45 ; elapsed = 00:03:19 . Memory (MB): peak = 1512.492 ; gain = 855.031
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:55 ; elapsed = 00:03:29 . Memory (MB): peak = 1512.492 ; gain = 855.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:56 ; elapsed = 00:03:30 . Memory (MB): peak = 1512.492 ; gain = 855.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:56 ; elapsed = 00:03:30 . Memory (MB): peak = 1512.492 ; gain = 855.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:56 ; elapsed = 00:03:30 . Memory (MB): peak = 1512.492 ; gain = 855.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-------------------------+----------+
|      |BlackBox name            |Instances |
+------+-------------------------+----------+
|1     |ROM_sparse_weight        |         1|
|2     |IP_Iact_Addr_SRAM_BRAM   |        36|
|3     |IP_Iact_Data_SRAM_BRAM   |        36|
|4     |IP_Psum_Data_SRAM_BRAM   |        12|
|5     |IP_Iact_DATA_Spad_BRAM   |        36|
|6     |IP_Psum_DATA_Spad_BRAM   |        36|
|7     |IP_Weight_DATA_Spad_BRAM |        36|
|8     |IP_Psum_Rearrange_BRAM   |         1|
|9     |IP_ifmap_BRAM            |         1|
+------+-------------------------+----------+

Report Cell Usage: 
+------+-----------------------------+------+
|      |Cell                         |Count |
+------+-----------------------------+------+
|1     |IP_Iact_Addr_SRAM_BRAM       |     1|
|2     |IP_Iact_Addr_SRAM_BRAM__36   |     1|
|3     |IP_Iact_Addr_SRAM_BRAM__37   |     1|
|4     |IP_Iact_Addr_SRAM_BRAM__38   |     1|
|5     |IP_Iact_Addr_SRAM_BRAM__39   |     1|
|6     |IP_Iact_Addr_SRAM_BRAM__40   |     1|
|7     |IP_Iact_Addr_SRAM_BRAM__41   |     1|
|8     |IP_Iact_Addr_SRAM_BRAM__42   |     1|
|9     |IP_Iact_Addr_SRAM_BRAM__43   |     1|
|10    |IP_Iact_Addr_SRAM_BRAM__44   |     1|
|11    |IP_Iact_Addr_SRAM_BRAM__45   |     1|
|12    |IP_Iact_Addr_SRAM_BRAM__46   |     1|
|13    |IP_Iact_Addr_SRAM_BRAM__47   |     1|
|14    |IP_Iact_Addr_SRAM_BRAM__48   |     1|
|15    |IP_Iact_Addr_SRAM_BRAM__49   |     1|
|16    |IP_Iact_Addr_SRAM_BRAM__50   |     1|
|17    |IP_Iact_Addr_SRAM_BRAM__51   |     1|
|18    |IP_Iact_Addr_SRAM_BRAM__52   |     1|
|19    |IP_Iact_Addr_SRAM_BRAM__53   |     1|
|20    |IP_Iact_Addr_SRAM_BRAM__54   |     1|
|21    |IP_Iact_Addr_SRAM_BRAM__55   |     1|
|22    |IP_Iact_Addr_SRAM_BRAM__56   |     1|
|23    |IP_Iact_Addr_SRAM_BRAM__57   |     1|
|24    |IP_Iact_Addr_SRAM_BRAM__58   |     1|
|25    |IP_Iact_Addr_SRAM_BRAM__59   |     1|
|26    |IP_Iact_Addr_SRAM_BRAM__60   |     1|
|27    |IP_Iact_Addr_SRAM_BRAM__61   |     1|
|28    |IP_Iact_Addr_SRAM_BRAM__62   |     1|
|29    |IP_Iact_Addr_SRAM_BRAM__63   |     1|
|30    |IP_Iact_Addr_SRAM_BRAM__64   |     1|
|31    |IP_Iact_Addr_SRAM_BRAM__65   |     1|
|32    |IP_Iact_Addr_SRAM_BRAM__66   |     1|
|33    |IP_Iact_Addr_SRAM_BRAM__67   |     1|
|34    |IP_Iact_Addr_SRAM_BRAM__68   |     1|
|35    |IP_Iact_Addr_SRAM_BRAM__69   |     1|
|36    |IP_Iact_Addr_SRAM_BRAM__70   |     1|
|37    |IP_Iact_DATA_Spad_BRAM       |     1|
|38    |IP_Iact_DATA_Spad_BRAM__36   |     1|
|39    |IP_Iact_DATA_Spad_BRAM__37   |     1|
|40    |IP_Iact_DATA_Spad_BRAM__38   |     1|
|41    |IP_Iact_DATA_Spad_BRAM__39   |     1|
|42    |IP_Iact_DATA_Spad_BRAM__40   |     1|
|43    |IP_Iact_DATA_Spad_BRAM__41   |     1|
|44    |IP_Iact_DATA_Spad_BRAM__42   |     1|
|45    |IP_Iact_DATA_Spad_BRAM__43   |     1|
|46    |IP_Iact_DATA_Spad_BRAM__44   |     1|
|47    |IP_Iact_DATA_Spad_BRAM__45   |     1|
|48    |IP_Iact_DATA_Spad_BRAM__46   |     1|
|49    |IP_Iact_DATA_Spad_BRAM__47   |     1|
|50    |IP_Iact_DATA_Spad_BRAM__48   |     1|
|51    |IP_Iact_DATA_Spad_BRAM__49   |     1|
|52    |IP_Iact_DATA_Spad_BRAM__50   |     1|
|53    |IP_Iact_DATA_Spad_BRAM__51   |     1|
|54    |IP_Iact_DATA_Spad_BRAM__52   |     1|
|55    |IP_Iact_DATA_Spad_BRAM__53   |     1|
|56    |IP_Iact_DATA_Spad_BRAM__54   |     1|
|57    |IP_Iact_DATA_Spad_BRAM__55   |     1|
|58    |IP_Iact_DATA_Spad_BRAM__56   |     1|
|59    |IP_Iact_DATA_Spad_BRAM__57   |     1|
|60    |IP_Iact_DATA_Spad_BRAM__58   |     1|
|61    |IP_Iact_DATA_Spad_BRAM__59   |     1|
|62    |IP_Iact_DATA_Spad_BRAM__60   |     1|
|63    |IP_Iact_DATA_Spad_BRAM__61   |     1|
|64    |IP_Iact_DATA_Spad_BRAM__62   |     1|
|65    |IP_Iact_DATA_Spad_BRAM__63   |     1|
|66    |IP_Iact_DATA_Spad_BRAM__64   |     1|
|67    |IP_Iact_DATA_Spad_BRAM__65   |     1|
|68    |IP_Iact_DATA_Spad_BRAM__66   |     1|
|69    |IP_Iact_DATA_Spad_BRAM__67   |     1|
|70    |IP_Iact_DATA_Spad_BRAM__68   |     1|
|71    |IP_Iact_DATA_Spad_BRAM__69   |     1|
|72    |IP_Iact_DATA_Spad_BRAM__70   |     1|
|73    |IP_Iact_Data_SRAM_BRAM       |     1|
|74    |IP_Iact_Data_SRAM_BRAM__36   |     1|
|75    |IP_Iact_Data_SRAM_BRAM__37   |     1|
|76    |IP_Iact_Data_SRAM_BRAM__38   |     1|
|77    |IP_Iact_Data_SRAM_BRAM__39   |     1|
|78    |IP_Iact_Data_SRAM_BRAM__40   |     1|
|79    |IP_Iact_Data_SRAM_BRAM__41   |     1|
|80    |IP_Iact_Data_SRAM_BRAM__42   |     1|
|81    |IP_Iact_Data_SRAM_BRAM__43   |     1|
|82    |IP_Iact_Data_SRAM_BRAM__44   |     1|
|83    |IP_Iact_Data_SRAM_BRAM__45   |     1|
|84    |IP_Iact_Data_SRAM_BRAM__46   |     1|
|85    |IP_Iact_Data_SRAM_BRAM__47   |     1|
|86    |IP_Iact_Data_SRAM_BRAM__48   |     1|
|87    |IP_Iact_Data_SRAM_BRAM__49   |     1|
|88    |IP_Iact_Data_SRAM_BRAM__50   |     1|
|89    |IP_Iact_Data_SRAM_BRAM__51   |     1|
|90    |IP_Iact_Data_SRAM_BRAM__52   |     1|
|91    |IP_Iact_Data_SRAM_BRAM__53   |     1|
|92    |IP_Iact_Data_SRAM_BRAM__54   |     1|
|93    |IP_Iact_Data_SRAM_BRAM__55   |     1|
|94    |IP_Iact_Data_SRAM_BRAM__56   |     1|
|95    |IP_Iact_Data_SRAM_BRAM__57   |     1|
|96    |IP_Iact_Data_SRAM_BRAM__58   |     1|
|97    |IP_Iact_Data_SRAM_BRAM__59   |     1|
|98    |IP_Iact_Data_SRAM_BRAM__60   |     1|
|99    |IP_Iact_Data_SRAM_BRAM__61   |     1|
|100   |IP_Iact_Data_SRAM_BRAM__62   |     1|
|101   |IP_Iact_Data_SRAM_BRAM__63   |     1|
|102   |IP_Iact_Data_SRAM_BRAM__64   |     1|
|103   |IP_Iact_Data_SRAM_BRAM__65   |     1|
|104   |IP_Iact_Data_SRAM_BRAM__66   |     1|
|105   |IP_Iact_Data_SRAM_BRAM__67   |     1|
|106   |IP_Iact_Data_SRAM_BRAM__68   |     1|
|107   |IP_Iact_Data_SRAM_BRAM__69   |     1|
|108   |IP_Iact_Data_SRAM_BRAM__70   |     1|
|109   |IP_Psum_DATA_Spad_BRAM       |     1|
|110   |IP_Psum_DATA_Spad_BRAM__36   |     1|
|111   |IP_Psum_DATA_Spad_BRAM__37   |     1|
|112   |IP_Psum_DATA_Spad_BRAM__38   |     1|
|113   |IP_Psum_DATA_Spad_BRAM__39   |     1|
|114   |IP_Psum_DATA_Spad_BRAM__40   |     1|
|115   |IP_Psum_DATA_Spad_BRAM__41   |     1|
|116   |IP_Psum_DATA_Spad_BRAM__42   |     1|
|117   |IP_Psum_DATA_Spad_BRAM__43   |     1|
|118   |IP_Psum_DATA_Spad_BRAM__44   |     1|
|119   |IP_Psum_DATA_Spad_BRAM__45   |     1|
|120   |IP_Psum_DATA_Spad_BRAM__46   |     1|
|121   |IP_Psum_DATA_Spad_BRAM__47   |     1|
|122   |IP_Psum_DATA_Spad_BRAM__48   |     1|
|123   |IP_Psum_DATA_Spad_BRAM__49   |     1|
|124   |IP_Psum_DATA_Spad_BRAM__50   |     1|
|125   |IP_Psum_DATA_Spad_BRAM__51   |     1|
|126   |IP_Psum_DATA_Spad_BRAM__52   |     1|
|127   |IP_Psum_DATA_Spad_BRAM__53   |     1|
|128   |IP_Psum_DATA_Spad_BRAM__54   |     1|
|129   |IP_Psum_DATA_Spad_BRAM__55   |     1|
|130   |IP_Psum_DATA_Spad_BRAM__56   |     1|
|131   |IP_Psum_DATA_Spad_BRAM__57   |     1|
|132   |IP_Psum_DATA_Spad_BRAM__58   |     1|
|133   |IP_Psum_DATA_Spad_BRAM__59   |     1|
|134   |IP_Psum_DATA_Spad_BRAM__60   |     1|
|135   |IP_Psum_DATA_Spad_BRAM__61   |     1|
|136   |IP_Psum_DATA_Spad_BRAM__62   |     1|
|137   |IP_Psum_DATA_Spad_BRAM__63   |     1|
|138   |IP_Psum_DATA_Spad_BRAM__64   |     1|
|139   |IP_Psum_DATA_Spad_BRAM__65   |     1|
|140   |IP_Psum_DATA_Spad_BRAM__66   |     1|
|141   |IP_Psum_DATA_Spad_BRAM__67   |     1|
|142   |IP_Psum_DATA_Spad_BRAM__68   |     1|
|143   |IP_Psum_DATA_Spad_BRAM__69   |     1|
|144   |IP_Psum_DATA_Spad_BRAM__70   |     1|
|145   |IP_Psum_Data_SRAM_BRAM       |     1|
|146   |IP_Psum_Data_SRAM_BRAM__12   |     1|
|147   |IP_Psum_Data_SRAM_BRAM__13   |     1|
|148   |IP_Psum_Data_SRAM_BRAM__14   |     1|
|149   |IP_Psum_Data_SRAM_BRAM__15   |     1|
|150   |IP_Psum_Data_SRAM_BRAM__16   |     1|
|151   |IP_Psum_Data_SRAM_BRAM__17   |     1|
|152   |IP_Psum_Data_SRAM_BRAM__18   |     1|
|153   |IP_Psum_Data_SRAM_BRAM__19   |     1|
|154   |IP_Psum_Data_SRAM_BRAM__20   |     1|
|155   |IP_Psum_Data_SRAM_BRAM__21   |     1|
|156   |IP_Psum_Data_SRAM_BRAM__22   |     1|
|157   |IP_Psum_Rearrange_BRAM       |     1|
|158   |IP_Weight_DATA_Spad_BRAM     |     1|
|159   |IP_Weight_DATA_Spad_BRAM__36 |     1|
|160   |IP_Weight_DATA_Spad_BRAM__37 |     1|
|161   |IP_Weight_DATA_Spad_BRAM__38 |     1|
|162   |IP_Weight_DATA_Spad_BRAM__39 |     1|
|163   |IP_Weight_DATA_Spad_BRAM__40 |     1|
|164   |IP_Weight_DATA_Spad_BRAM__41 |     1|
|165   |IP_Weight_DATA_Spad_BRAM__42 |     1|
|166   |IP_Weight_DATA_Spad_BRAM__43 |     1|
|167   |IP_Weight_DATA_Spad_BRAM__44 |     1|
|168   |IP_Weight_DATA_Spad_BRAM__45 |     1|
|169   |IP_Weight_DATA_Spad_BRAM__46 |     1|
|170   |IP_Weight_DATA_Spad_BRAM__47 |     1|
|171   |IP_Weight_DATA_Spad_BRAM__48 |     1|
|172   |IP_Weight_DATA_Spad_BRAM__49 |     1|
|173   |IP_Weight_DATA_Spad_BRAM__50 |     1|
|174   |IP_Weight_DATA_Spad_BRAM__51 |     1|
|175   |IP_Weight_DATA_Spad_BRAM__52 |     1|
|176   |IP_Weight_DATA_Spad_BRAM__53 |     1|
|177   |IP_Weight_DATA_Spad_BRAM__54 |     1|
|178   |IP_Weight_DATA_Spad_BRAM__55 |     1|
|179   |IP_Weight_DATA_Spad_BRAM__56 |     1|
|180   |IP_Weight_DATA_Spad_BRAM__57 |     1|
|181   |IP_Weight_DATA_Spad_BRAM__58 |     1|
|182   |IP_Weight_DATA_Spad_BRAM__59 |     1|
|183   |IP_Weight_DATA_Spad_BRAM__60 |     1|
|184   |IP_Weight_DATA_Spad_BRAM__61 |     1|
|185   |IP_Weight_DATA_Spad_BRAM__62 |     1|
|186   |IP_Weight_DATA_Spad_BRAM__63 |     1|
|187   |IP_Weight_DATA_Spad_BRAM__64 |     1|
|188   |IP_Weight_DATA_Spad_BRAM__65 |     1|
|189   |IP_Weight_DATA_Spad_BRAM__66 |     1|
|190   |IP_Weight_DATA_Spad_BRAM__67 |     1|
|191   |IP_Weight_DATA_Spad_BRAM__68 |     1|
|192   |IP_Weight_DATA_Spad_BRAM__69 |     1|
|193   |IP_Weight_DATA_Spad_BRAM__70 |     1|
|194   |IP_ifmap_BRAM                |     1|
|195   |ROM_sparse_weight            |     1|
|196   |BUFG                         |     2|
|197   |CARRY4                       |  1055|
|198   |LUT1                         |   585|
|199   |LUT2                         |  4990|
|200   |LUT3                         |  5983|
|201   |LUT4                         |  4353|
|202   |LUT5                         |  8224|
|203   |LUT6                         | 22187|
|204   |MUXF7                        |  3281|
|205   |MUXF8                        |   720|
|206   |RAM32M                       |     6|
|207   |FDRE                         | 19773|
|208   |FDSE                         | 30860|
|209   |IBUF                         |     3|
|210   |OBUF                         |    11|
+------+-----------------------------+------+

Report Instance Areas: 
+------+---------------------------------------------+----------------------------------+-------+
|      |Instance                                     |Module                            |Cells  |
+------+---------------------------------------------+----------------------------------+-------+
|1     |top                                          |                                  | 104972|
|2     |  clock_gen_inst                             |clock_gen                         |      6|
|3     |  TOP_interface_inst                         |TOP_interface                     | 104603|
|4     |    TOP_inst                                 |TOP                               | 104584|
|5     |      CSCSwitcher_iact                       |CSCSwitcher                       |    173|
|6     |        Address_out_FIFO                     |CSC_switch_FIFO__parameterized0   |     37|
|7     |        Data_in_FIFO                         |CSC_switch_FIFO_321               |     46|
|8     |        Data_out_FIFO                        |CSC_switch_FIFO__parameterized1   |     23|
|9     |      CSCSwitcher_weight                     |CSCSwitcher__parameterized0       |    183|
|10    |        Address_out_FIFO                     |CSC_switch_FIFO                   |     38|
|11    |        Data_in_FIFO                         |CSC_switch_FIFO_320               |     36|
|12    |        Data_out_FIFO                        |CSC_switch_FIFO__parameterized2   |     40|
|13    |      ClusterGroup_array                     |ClusterGroup_array                |  99351|
|14    |        ClusterGroup_0_0                     |ClusterGroup__xdcDup__1           |  24866|
|15    |          ClusterGroupController             |ClusterGroupController_238        |     61|
|16    |          GLBCluster                         |GLBCluster__xdcDup__1             |  11470|
|17    |            inActSRAM_0_0                    |InActSRAMBank__xdcDup__1          |   1248|
|18    |              addrSRAM                       |InAct_addr_SRAM__xdcDup__1        |    567|
|19    |                Iact_Addr_SRAM_BRAM_inst     |Iact_Addr_SRAM_BRAM__xdcDup__1    |    160|
|20    |              dataSRAM                       |InAct_data_SRAM__xdcDup__1        |    677|
|21    |                Iact_Data_SRAM_BRAM_inst     |Iact_Data_SRAM_BRAM__xdcDup__1    |    197|
|22    |            inActSRAM_0_1                    |InActSRAMBank__xdcDup__2          |   1248|
|23    |              addrSRAM                       |InAct_addr_SRAM__xdcDup__2        |    567|
|24    |                Iact_Addr_SRAM_BRAM_inst     |Iact_Addr_SRAM_BRAM__xdcDup__2    |    160|
|25    |              dataSRAM                       |InAct_data_SRAM__xdcDup__2        |    677|
|26    |                Iact_Data_SRAM_BRAM_inst     |Iact_Data_SRAM_BRAM__xdcDup__2    |    197|
|27    |            inActSRAM_0_2                    |InActSRAMBank__xdcDup__3          |   1248|
|28    |              addrSRAM                       |InAct_addr_SRAM__xdcDup__3        |    567|
|29    |                Iact_Addr_SRAM_BRAM_inst     |Iact_Addr_SRAM_BRAM__xdcDup__3    |    160|
|30    |              dataSRAM                       |InAct_data_SRAM__xdcDup__3        |    677|
|31    |                Iact_Data_SRAM_BRAM_inst     |Iact_Data_SRAM_BRAM__xdcDup__3    |    197|
|32    |            inActSRAM_1_0                    |InActSRAMBank__xdcDup__4          |   1248|
|33    |              addrSRAM                       |InAct_addr_SRAM__xdcDup__4        |    567|
|34    |                Iact_Addr_SRAM_BRAM_inst     |Iact_Addr_SRAM_BRAM__xdcDup__4    |    160|
|35    |              dataSRAM                       |InAct_data_SRAM__xdcDup__4        |    677|
|36    |                Iact_Data_SRAM_BRAM_inst     |Iact_Data_SRAM_BRAM__xdcDup__4    |    197|
|37    |            inActSRAM_1_1                    |InActSRAMBank__xdcDup__5          |   1248|
|38    |              addrSRAM                       |InAct_addr_SRAM__xdcDup__5        |    567|
|39    |                Iact_Addr_SRAM_BRAM_inst     |Iact_Addr_SRAM_BRAM__xdcDup__5    |    160|
|40    |              dataSRAM                       |InAct_data_SRAM__xdcDup__5        |    677|
|41    |                Iact_Data_SRAM_BRAM_inst     |Iact_Data_SRAM_BRAM__xdcDup__5    |    197|
|42    |            inActSRAM_1_2                    |InActSRAMBank__xdcDup__6          |   1248|
|43    |              addrSRAM                       |InAct_addr_SRAM__xdcDup__6        |    567|
|44    |                Iact_Addr_SRAM_BRAM_inst     |Iact_Addr_SRAM_BRAM__xdcDup__6    |    160|
|45    |              dataSRAM                       |InAct_data_SRAM__xdcDup__6        |    677|
|46    |                Iact_Data_SRAM_BRAM_inst     |Iact_Data_SRAM_BRAM__xdcDup__6    |    197|
|47    |            inActSRAM_2_0                    |InActSRAMBank__xdcDup__7          |   1248|
|48    |              addrSRAM                       |InAct_addr_SRAM__xdcDup__7        |    567|
|49    |                Iact_Addr_SRAM_BRAM_inst     |Iact_Addr_SRAM_BRAM__xdcDup__7    |    160|
|50    |              dataSRAM                       |InAct_data_SRAM__xdcDup__7        |    677|
|51    |                Iact_Data_SRAM_BRAM_inst     |Iact_Data_SRAM_BRAM__xdcDup__7    |    197|
|52    |            inActSRAM_2_1                    |InActSRAMBank__xdcDup__8          |   1248|
|53    |              addrSRAM                       |InAct_addr_SRAM__xdcDup__8        |    567|
|54    |                Iact_Addr_SRAM_BRAM_inst     |Iact_Addr_SRAM_BRAM__xdcDup__8    |    160|
|55    |              dataSRAM                       |InAct_data_SRAM__xdcDup__8        |    677|
|56    |                Iact_Data_SRAM_BRAM_inst     |Iact_Data_SRAM_BRAM__xdcDup__8    |    197|
|57    |            inActSRAM_2_2                    |InActSRAMBank__xdcDup__9          |   1248|
|58    |              addrSRAM                       |InAct_addr_SRAM__xdcDup__9        |    567|
|59    |                Iact_Addr_SRAM_BRAM_inst     |Iact_Addr_SRAM_BRAM__xdcDup__9    |    160|
|60    |              dataSRAM                       |InAct_data_SRAM__xdcDup__9        |    677|
|61    |                Iact_Data_SRAM_BRAM_inst     |Iact_Data_SRAM_BRAM__xdcDup__9    |    197|
|62    |            pSumSRAM0                        |PSumSRAMBank__xdcDup__1           |     67|
|63    |              Psum_Data_SRAM_BRAM_inst       |Psum_Data_SRAM_BRAM__xdcDup__1    |     52|
|64    |            pSumSRAM1                        |PSumSRAMBank__xdcDup__2           |    112|
|65    |              Psum_Data_SRAM_BRAM_inst       |Psum_Data_SRAM_BRAM__xdcDup__2    |     97|
|66    |            pSumSRAM2                        |PSumSRAMBank__xdcDup__3           |     59|
|67    |              Psum_Data_SRAM_BRAM_inst       |Psum_Data_SRAM_BRAM__xdcDup__3    |     44|
|68    |          PECluster                          |PECluster__xdcDup__1              |  13334|
|69    |            pe00                             |ProcessingElement__xdcDup__1      |   1480|
|70    |              iact_addr_FIFO                 |PE_data_FIFO_311                  |     58|
|71    |              iact_data_FIFO                 |PE_data_FIFO__parameterized0_312  |    108|
|72    |              peCtrlModule                   |ProcessingElementControl_313      |      7|
|73    |              pePadModule                    |ProcessingElementPad__xdcDup__1   |   1119|
|74    |                inActAdrSPadModule           |Iact_Address_Spad_318             |    171|
|75    |                inActDataSPadModule          |Iact_Data_Spad__xdcDup__1         |    171|
|76    |                  Iact_DATA_Spad_BRAM_inst   |Iact_DATA_Spad_BRAM__xdcDup__1    |    144|
|77    |                pSumSPadModule               |Psum_Spad__xdcDup__1              |    131|
|78    |                  Psum_DATA_Spad_BRAM_inst   |Psum_DATA_Spad_BRAM__xdcDup__1    |    131|
|79    |                weightAdrSPadModule          |Weight_Address_Spad_319           |    397|
|80    |                weightDataSPadModule         |Weight_Data_Spad__xdcDup__1       |    127|
|81    |                  Weight_DATA_Spad_BRAM_inst |Weight_DATA_Spad_BRAM__xdcDup__1  |     92|
|82    |              psum_in_FIFO                   |PE_psum_FIFO_314                  |      9|
|83    |              psum_out_FIFO                  |PE_psum_FIFO_315                  |      7|
|84    |              weight_addr_FIFO               |PE_data_FIFO__parameterized1_316  |     62|
|85    |              weight_data_FIFO               |PE_data_FIFO__parameterized2_317  |    105|
|86    |            pe01                             |ProcessingElement__xdcDup__2      |   1480|
|87    |              iact_addr_FIFO                 |PE_data_FIFO_302                  |     58|
|88    |              iact_data_FIFO                 |PE_data_FIFO__parameterized0_303  |    108|
|89    |              peCtrlModule                   |ProcessingElementControl_304      |      7|
|90    |              pePadModule                    |ProcessingElementPad__xdcDup__2   |   1119|
|91    |                inActAdrSPadModule           |Iact_Address_Spad_309             |    171|
|92    |                inActDataSPadModule          |Iact_Data_Spad__xdcDup__2         |    171|
|93    |                  Iact_DATA_Spad_BRAM_inst   |Iact_DATA_Spad_BRAM__xdcDup__2    |    144|
|94    |                pSumSPadModule               |Psum_Spad__xdcDup__2              |    131|
|95    |                  Psum_DATA_Spad_BRAM_inst   |Psum_DATA_Spad_BRAM__xdcDup__2    |    131|
|96    |                weightAdrSPadModule          |Weight_Address_Spad_310           |    397|
|97    |                weightDataSPadModule         |Weight_Data_Spad__xdcDup__2       |    127|
|98    |                  Weight_DATA_Spad_BRAM_inst |Weight_DATA_Spad_BRAM__xdcDup__2  |     92|
|99    |              psum_in_FIFO                   |PE_psum_FIFO_305                  |      9|
|100   |              psum_out_FIFO                  |PE_psum_FIFO_306                  |      7|
|101   |              weight_addr_FIFO               |PE_data_FIFO__parameterized1_307  |     62|
|102   |              weight_data_FIFO               |PE_data_FIFO__parameterized2_308  |    105|
|103   |            pe02                             |ProcessingElement__xdcDup__3      |   1480|
|104   |              iact_addr_FIFO                 |PE_data_FIFO_293                  |     58|
|105   |              iact_data_FIFO                 |PE_data_FIFO__parameterized0_294  |    108|
|106   |              peCtrlModule                   |ProcessingElementControl_295      |      7|
|107   |              pePadModule                    |ProcessingElementPad__xdcDup__3   |   1119|
|108   |                inActAdrSPadModule           |Iact_Address_Spad_300             |    171|
|109   |                inActDataSPadModule          |Iact_Data_Spad__xdcDup__3         |    171|
|110   |                  Iact_DATA_Spad_BRAM_inst   |Iact_DATA_Spad_BRAM__xdcDup__3    |    144|
|111   |                pSumSPadModule               |Psum_Spad__xdcDup__3              |    131|
|112   |                  Psum_DATA_Spad_BRAM_inst   |Psum_DATA_Spad_BRAM__xdcDup__3    |    131|
|113   |                weightAdrSPadModule          |Weight_Address_Spad_301           |    397|
|114   |                weightDataSPadModule         |Weight_Data_Spad__xdcDup__3       |    127|
|115   |                  Weight_DATA_Spad_BRAM_inst |Weight_DATA_Spad_BRAM__xdcDup__3  |     92|
|116   |              psum_in_FIFO                   |PE_psum_FIFO_296                  |      9|
|117   |              psum_out_FIFO                  |PE_psum_FIFO_297                  |      7|
|118   |              weight_addr_FIFO               |PE_data_FIFO__parameterized1_298  |     62|
|119   |              weight_data_FIFO               |PE_data_FIFO__parameterized2_299  |    105|
|120   |            pe10                             |ProcessingElement__xdcDup__4      |   1480|
|121   |              iact_addr_FIFO                 |PE_data_FIFO_284                  |     58|
|122   |              iact_data_FIFO                 |PE_data_FIFO__parameterized0_285  |    108|
|123   |              peCtrlModule                   |ProcessingElementControl_286      |      7|
|124   |              pePadModule                    |ProcessingElementPad__xdcDup__4   |   1118|
|125   |                inActAdrSPadModule           |Iact_Address_Spad_291             |    171|
|126   |                inActDataSPadModule          |Iact_Data_Spad__xdcDup__4         |    171|
|127   |                  Iact_DATA_Spad_BRAM_inst   |Iact_DATA_Spad_BRAM__xdcDup__4    |    144|
|128   |                pSumSPadModule               |Psum_Spad__xdcDup__4              |    130|
|129   |                  Psum_DATA_Spad_BRAM_inst   |Psum_DATA_Spad_BRAM__xdcDup__4    |    130|
|130   |                weightAdrSPadModule          |Weight_Address_Spad_292           |    397|
|131   |                weightDataSPadModule         |Weight_Data_Spad__xdcDup__4       |    127|
|132   |                  Weight_DATA_Spad_BRAM_inst |Weight_DATA_Spad_BRAM__xdcDup__4  |     92|
|133   |              psum_in_FIFO                   |PE_psum_FIFO_287                  |      8|
|134   |              psum_out_FIFO                  |PE_psum_FIFO_288                  |      9|
|135   |              weight_addr_FIFO               |PE_data_FIFO__parameterized1_289  |     62|
|136   |              weight_data_FIFO               |PE_data_FIFO__parameterized2_290  |    105|
|137   |            pe11                             |ProcessingElement__xdcDup__5      |   1480|
|138   |              iact_addr_FIFO                 |PE_data_FIFO_275                  |     58|
|139   |              iact_data_FIFO                 |PE_data_FIFO__parameterized0_276  |    108|
|140   |              peCtrlModule                   |ProcessingElementControl_277      |      7|
|141   |              pePadModule                    |ProcessingElementPad__xdcDup__5   |   1118|
|142   |                inActAdrSPadModule           |Iact_Address_Spad_282             |    171|
|143   |                inActDataSPadModule          |Iact_Data_Spad__xdcDup__5         |    171|
|144   |                  Iact_DATA_Spad_BRAM_inst   |Iact_DATA_Spad_BRAM__xdcDup__5    |    144|
|145   |                pSumSPadModule               |Psum_Spad__xdcDup__5              |    130|
|146   |                  Psum_DATA_Spad_BRAM_inst   |Psum_DATA_Spad_BRAM__xdcDup__5    |    130|
|147   |                weightAdrSPadModule          |Weight_Address_Spad_283           |    397|
|148   |                weightDataSPadModule         |Weight_Data_Spad__xdcDup__5       |    127|
|149   |                  Weight_DATA_Spad_BRAM_inst |Weight_DATA_Spad_BRAM__xdcDup__5  |     92|
|150   |              psum_in_FIFO                   |PE_psum_FIFO_278                  |      8|
|151   |              psum_out_FIFO                  |PE_psum_FIFO_279                  |      9|
|152   |              weight_addr_FIFO               |PE_data_FIFO__parameterized1_280  |     62|
|153   |              weight_data_FIFO               |PE_data_FIFO__parameterized2_281  |    105|
|154   |            pe12                             |ProcessingElement__xdcDup__6      |   1480|
|155   |              iact_addr_FIFO                 |PE_data_FIFO_266                  |     58|
|156   |              iact_data_FIFO                 |PE_data_FIFO__parameterized0_267  |    108|
|157   |              peCtrlModule                   |ProcessingElementControl_268      |      7|
|158   |              pePadModule                    |ProcessingElementPad__xdcDup__6   |   1118|
|159   |                inActAdrSPadModule           |Iact_Address_Spad_273             |    171|
|160   |                inActDataSPadModule          |Iact_Data_Spad__xdcDup__6         |    171|
|161   |                  Iact_DATA_Spad_BRAM_inst   |Iact_DATA_Spad_BRAM__xdcDup__6    |    144|
|162   |                pSumSPadModule               |Psum_Spad__xdcDup__6              |    130|
|163   |                  Psum_DATA_Spad_BRAM_inst   |Psum_DATA_Spad_BRAM__xdcDup__6    |    130|
|164   |                weightAdrSPadModule          |Weight_Address_Spad_274           |    397|
|165   |                weightDataSPadModule         |Weight_Data_Spad__xdcDup__6       |    127|
|166   |                  Weight_DATA_Spad_BRAM_inst |Weight_DATA_Spad_BRAM__xdcDup__6  |     92|
|167   |              psum_in_FIFO                   |PE_psum_FIFO_269                  |      8|
|168   |              psum_out_FIFO                  |PE_psum_FIFO_270                  |      9|
|169   |              weight_addr_FIFO               |PE_data_FIFO__parameterized1_271  |     62|
|170   |              weight_data_FIFO               |PE_data_FIFO__parameterized2_272  |    105|
|171   |            pe20                             |ProcessingElement__xdcDup__7      |   1477|
|172   |              iact_addr_FIFO                 |PE_data_FIFO_257                  |     58|
|173   |              iact_data_FIFO                 |PE_data_FIFO__parameterized0_258  |    108|
|174   |              peCtrlModule                   |ProcessingElementControl_259      |      7|
|175   |              pePadModule                    |ProcessingElementPad__xdcDup__7   |   1118|
|176   |                inActAdrSPadModule           |Iact_Address_Spad_264             |    171|
|177   |                inActDataSPadModule          |Iact_Data_Spad__xdcDup__7         |    171|
|178   |                  Iact_DATA_Spad_BRAM_inst   |Iact_DATA_Spad_BRAM__xdcDup__7    |    144|
|179   |                pSumSPadModule               |Psum_Spad__xdcDup__7              |    131|
|180   |                  Psum_DATA_Spad_BRAM_inst   |Psum_DATA_Spad_BRAM__xdcDup__7    |    131|
|181   |                weightAdrSPadModule          |Weight_Address_Spad_265           |    397|
|182   |                weightDataSPadModule         |Weight_Data_Spad__xdcDup__7       |    127|
|183   |                  Weight_DATA_Spad_BRAM_inst |Weight_DATA_Spad_BRAM__xdcDup__7  |     92|
|184   |              psum_in_FIFO                   |PE_psum_FIFO_260                  |      6|
|185   |              psum_out_FIFO                  |PE_psum_FIFO_261                  |      8|
|186   |              weight_addr_FIFO               |PE_data_FIFO__parameterized1_262  |     62|
|187   |              weight_data_FIFO               |PE_data_FIFO__parameterized2_263  |    105|
|188   |            pe21                             |ProcessingElement__xdcDup__8      |   1477|
|189   |              iact_addr_FIFO                 |PE_data_FIFO_248                  |     58|
|190   |              iact_data_FIFO                 |PE_data_FIFO__parameterized0_249  |    108|
|191   |              peCtrlModule                   |ProcessingElementControl_250      |      7|
|192   |              pePadModule                    |ProcessingElementPad__xdcDup__8   |   1118|
|193   |                inActAdrSPadModule           |Iact_Address_Spad_255             |    171|
|194   |                inActDataSPadModule          |Iact_Data_Spad__xdcDup__8         |    171|
|195   |                  Iact_DATA_Spad_BRAM_inst   |Iact_DATA_Spad_BRAM__xdcDup__8    |    144|
|196   |                pSumSPadModule               |Psum_Spad__xdcDup__8              |    131|
|197   |                  Psum_DATA_Spad_BRAM_inst   |Psum_DATA_Spad_BRAM__xdcDup__8    |    131|
|198   |                weightAdrSPadModule          |Weight_Address_Spad_256           |    397|
|199   |                weightDataSPadModule         |Weight_Data_Spad__xdcDup__8       |    127|
|200   |                  Weight_DATA_Spad_BRAM_inst |Weight_DATA_Spad_BRAM__xdcDup__8  |     92|
|201   |              psum_in_FIFO                   |PE_psum_FIFO_251                  |      6|
|202   |              psum_out_FIFO                  |PE_psum_FIFO_252                  |      8|
|203   |              weight_addr_FIFO               |PE_data_FIFO__parameterized1_253  |     62|
|204   |              weight_data_FIFO               |PE_data_FIFO__parameterized2_254  |    105|
|205   |            pe22                             |ProcessingElement__xdcDup__9      |   1477|
|206   |              iact_addr_FIFO                 |PE_data_FIFO_239                  |     58|
|207   |              iact_data_FIFO                 |PE_data_FIFO__parameterized0_240  |    108|
|208   |              peCtrlModule                   |ProcessingElementControl_241      |      7|
|209   |              pePadModule                    |ProcessingElementPad__xdcDup__9   |   1118|
|210   |                inActAdrSPadModule           |Iact_Address_Spad_246             |    171|
|211   |                inActDataSPadModule          |Iact_Data_Spad__xdcDup__9         |    171|
|212   |                  Iact_DATA_Spad_BRAM_inst   |Iact_DATA_Spad_BRAM__xdcDup__9    |    144|
|213   |                pSumSPadModule               |Psum_Spad__xdcDup__9              |    131|
|214   |                  Psum_DATA_Spad_BRAM_inst   |Psum_DATA_Spad_BRAM__xdcDup__9    |    131|
|215   |                weightAdrSPadModule          |Weight_Address_Spad_247           |    397|
|216   |                weightDataSPadModule         |Weight_Data_Spad__xdcDup__9       |    127|
|217   |                  Weight_DATA_Spad_BRAM_inst |Weight_DATA_Spad_BRAM__xdcDup__9  |     92|
|218   |              psum_in_FIFO                   |PE_psum_FIFO_242                  |      6|
|219   |              psum_out_FIFO                  |PE_psum_FIFO_243                  |      8|
|220   |              weight_addr_FIFO               |PE_data_FIFO__parameterized1_244  |     62|
|221   |              weight_data_FIFO               |PE_data_FIFO__parameterized2_245  |    105|
|222   |        ClusterGroup_0_1                     |ClusterGroup__xdcDup__2           |  24837|
|223   |          ClusterGroupController             |ClusterGroupController_156        |     62|
|224   |          GLBCluster                         |GLBCluster__xdcDup__2             |  11440|
|225   |            inActSRAM_0_0                    |InActSRAMBank__xdcDup__10         |   1248|
|226   |              addrSRAM                       |InAct_addr_SRAM__xdcDup__10       |    567|
|227   |                Iact_Addr_SRAM_BRAM_inst     |Iact_Addr_SRAM_BRAM__xdcDup__10   |    160|
|228   |              dataSRAM                       |InAct_data_SRAM__xdcDup__10       |    677|
|229   |                Iact_Data_SRAM_BRAM_inst     |Iact_Data_SRAM_BRAM__xdcDup__10   |    197|
|230   |            inActSRAM_0_1                    |InActSRAMBank__xdcDup__11         |   1248|
|231   |              addrSRAM                       |InAct_addr_SRAM__xdcDup__11       |    567|
|232   |                Iact_Addr_SRAM_BRAM_inst     |Iact_Addr_SRAM_BRAM__xdcDup__11   |    160|
|233   |              dataSRAM                       |InAct_data_SRAM__xdcDup__11       |    677|
|234   |                Iact_Data_SRAM_BRAM_inst     |Iact_Data_SRAM_BRAM__xdcDup__11   |    197|
|235   |            inActSRAM_0_2                    |InActSRAMBank__xdcDup__12         |   1248|
|236   |              addrSRAM                       |InAct_addr_SRAM__xdcDup__12       |    567|
|237   |                Iact_Addr_SRAM_BRAM_inst     |Iact_Addr_SRAM_BRAM__xdcDup__12   |    160|
|238   |              dataSRAM                       |InAct_data_SRAM__xdcDup__12       |    677|
|239   |                Iact_Data_SRAM_BRAM_inst     |Iact_Data_SRAM_BRAM__xdcDup__12   |    197|
|240   |            inActSRAM_1_0                    |InActSRAMBank__xdcDup__13         |   1248|
|241   |              addrSRAM                       |InAct_addr_SRAM__xdcDup__13       |    567|
|242   |                Iact_Addr_SRAM_BRAM_inst     |Iact_Addr_SRAM_BRAM__xdcDup__13   |    160|
|243   |              dataSRAM                       |InAct_data_SRAM__xdcDup__13       |    677|
|244   |                Iact_Data_SRAM_BRAM_inst     |Iact_Data_SRAM_BRAM__xdcDup__13   |    197|
|245   |            inActSRAM_1_1                    |InActSRAMBank__xdcDup__14         |   1248|
|246   |              addrSRAM                       |InAct_addr_SRAM__xdcDup__14       |    567|
|247   |                Iact_Addr_SRAM_BRAM_inst     |Iact_Addr_SRAM_BRAM__xdcDup__14   |    160|
|248   |              dataSRAM                       |InAct_data_SRAM__xdcDup__14       |    677|
|249   |                Iact_Data_SRAM_BRAM_inst     |Iact_Data_SRAM_BRAM__xdcDup__14   |    197|
|250   |            inActSRAM_1_2                    |InActSRAMBank__xdcDup__15         |   1248|
|251   |              addrSRAM                       |InAct_addr_SRAM__xdcDup__15       |    567|
|252   |                Iact_Addr_SRAM_BRAM_inst     |Iact_Addr_SRAM_BRAM__xdcDup__15   |    160|
|253   |              dataSRAM                       |InAct_data_SRAM__xdcDup__15       |    677|
|254   |                Iact_Data_SRAM_BRAM_inst     |Iact_Data_SRAM_BRAM__xdcDup__15   |    197|
|255   |            inActSRAM_2_0                    |InActSRAMBank__xdcDup__16         |   1248|
|256   |              addrSRAM                       |InAct_addr_SRAM__xdcDup__16       |    567|
|257   |                Iact_Addr_SRAM_BRAM_inst     |Iact_Addr_SRAM_BRAM__xdcDup__16   |    160|
|258   |              dataSRAM                       |InAct_data_SRAM__xdcDup__16       |    677|
|259   |                Iact_Data_SRAM_BRAM_inst     |Iact_Data_SRAM_BRAM__xdcDup__16   |    197|
|260   |            inActSRAM_2_1                    |InActSRAMBank__xdcDup__17         |   1248|
|261   |              addrSRAM                       |InAct_addr_SRAM__xdcDup__17       |    567|
|262   |                Iact_Addr_SRAM_BRAM_inst     |Iact_Addr_SRAM_BRAM__xdcDup__17   |    160|
|263   |              dataSRAM                       |InAct_data_SRAM__xdcDup__17       |    677|
|264   |                Iact_Data_SRAM_BRAM_inst     |Iact_Data_SRAM_BRAM__xdcDup__17   |    197|
|265   |            inActSRAM_2_2                    |InActSRAMBank__xdcDup__18         |   1248|
|266   |              addrSRAM                       |InAct_addr_SRAM__xdcDup__18       |    567|
|267   |                Iact_Addr_SRAM_BRAM_inst     |Iact_Addr_SRAM_BRAM__xdcDup__18   |    160|
|268   |              dataSRAM                       |InAct_data_SRAM__xdcDup__18       |    677|
|269   |                Iact_Data_SRAM_BRAM_inst     |Iact_Data_SRAM_BRAM__xdcDup__18   |    197|
|270   |            pSumSRAM0                        |PSumSRAMBank__xdcDup__4           |     60|
|271   |              Psum_Data_SRAM_BRAM_inst       |Psum_Data_SRAM_BRAM__xdcDup__4    |     45|
|272   |            pSumSRAM1                        |PSumSRAMBank__xdcDup__5           |     60|
|273   |              Psum_Data_SRAM_BRAM_inst       |Psum_Data_SRAM_BRAM__xdcDup__5    |     45|
|274   |            pSumSRAM2                        |PSumSRAMBank__xdcDup__6           |     88|
|275   |              Psum_Data_SRAM_BRAM_inst       |Psum_Data_SRAM_BRAM__xdcDup__6    |     71|
|276   |          PECluster                          |PECluster__xdcDup__2              |  13334|
|277   |            pe00                             |ProcessingElement__xdcDup__10     |   1480|
|278   |              iact_addr_FIFO                 |PE_data_FIFO_229                  |     58|
|279   |              iact_data_FIFO                 |PE_data_FIFO__parameterized0_230  |    108|
|280   |              peCtrlModule                   |ProcessingElementControl_231      |      7|
|281   |              pePadModule                    |ProcessingElementPad__xdcDup__10  |   1119|
|282   |                inActAdrSPadModule           |Iact_Address_Spad_236             |    171|
|283   |                inActDataSPadModule          |Iact_Data_Spad__xdcDup__10        |    171|
|284   |                  Iact_DATA_Spad_BRAM_inst   |Iact_DATA_Spad_BRAM__xdcDup__10   |    144|
|285   |                pSumSPadModule               |Psum_Spad__xdcDup__10             |    131|
|286   |                  Psum_DATA_Spad_BRAM_inst   |Psum_DATA_Spad_BRAM__xdcDup__10   |    131|
|287   |                weightAdrSPadModule          |Weight_Address_Spad_237           |    397|
|288   |                weightDataSPadModule         |Weight_Data_Spad__xdcDup__10      |    127|
|289   |                  Weight_DATA_Spad_BRAM_inst |Weight_DATA_Spad_BRAM__xdcDup__10 |     92|
|290   |              psum_in_FIFO                   |PE_psum_FIFO_232                  |      9|
|291   |              psum_out_FIFO                  |PE_psum_FIFO_233                  |      7|
|292   |              weight_addr_FIFO               |PE_data_FIFO__parameterized1_234  |     62|
|293   |              weight_data_FIFO               |PE_data_FIFO__parameterized2_235  |    105|
|294   |            pe01                             |ProcessingElement__xdcDup__11     |   1480|
|295   |              iact_addr_FIFO                 |PE_data_FIFO_220                  |     58|
|296   |              iact_data_FIFO                 |PE_data_FIFO__parameterized0_221  |    108|
|297   |              peCtrlModule                   |ProcessingElementControl_222      |      7|
|298   |              pePadModule                    |ProcessingElementPad__xdcDup__11  |   1119|
|299   |                inActAdrSPadModule           |Iact_Address_Spad_227             |    171|
|300   |                inActDataSPadModule          |Iact_Data_Spad__xdcDup__11        |    171|
|301   |                  Iact_DATA_Spad_BRAM_inst   |Iact_DATA_Spad_BRAM__xdcDup__11   |    144|
|302   |                pSumSPadModule               |Psum_Spad__xdcDup__11             |    131|
|303   |                  Psum_DATA_Spad_BRAM_inst   |Psum_DATA_Spad_BRAM__xdcDup__11   |    131|
|304   |                weightAdrSPadModule          |Weight_Address_Spad_228           |    397|
|305   |                weightDataSPadModule         |Weight_Data_Spad__xdcDup__11      |    127|
|306   |                  Weight_DATA_Spad_BRAM_inst |Weight_DATA_Spad_BRAM__xdcDup__11 |     92|
|307   |              psum_in_FIFO                   |PE_psum_FIFO_223                  |      9|
|308   |              psum_out_FIFO                  |PE_psum_FIFO_224                  |      7|
|309   |              weight_addr_FIFO               |PE_data_FIFO__parameterized1_225  |     62|
|310   |              weight_data_FIFO               |PE_data_FIFO__parameterized2_226  |    105|
|311   |            pe02                             |ProcessingElement__xdcDup__12     |   1480|
|312   |              iact_addr_FIFO                 |PE_data_FIFO_211                  |     58|
|313   |              iact_data_FIFO                 |PE_data_FIFO__parameterized0_212  |    108|
|314   |              peCtrlModule                   |ProcessingElementControl_213      |      7|
|315   |              pePadModule                    |ProcessingElementPad__xdcDup__12  |   1119|
|316   |                inActAdrSPadModule           |Iact_Address_Spad_218             |    171|
|317   |                inActDataSPadModule          |Iact_Data_Spad__xdcDup__12        |    171|
|318   |                  Iact_DATA_Spad_BRAM_inst   |Iact_DATA_Spad_BRAM__xdcDup__12   |    144|
|319   |                pSumSPadModule               |Psum_Spad__xdcDup__12             |    131|
|320   |                  Psum_DATA_Spad_BRAM_inst   |Psum_DATA_Spad_BRAM__xdcDup__12   |    131|
|321   |                weightAdrSPadModule          |Weight_Address_Spad_219           |    397|
|322   |                weightDataSPadModule         |Weight_Data_Spad__xdcDup__12      |    127|
|323   |                  Weight_DATA_Spad_BRAM_inst |Weight_DATA_Spad_BRAM__xdcDup__12 |     92|
|324   |              psum_in_FIFO                   |PE_psum_FIFO_214                  |      9|
|325   |              psum_out_FIFO                  |PE_psum_FIFO_215                  |      7|
|326   |              weight_addr_FIFO               |PE_data_FIFO__parameterized1_216  |     62|
|327   |              weight_data_FIFO               |PE_data_FIFO__parameterized2_217  |    105|
|328   |            pe10                             |ProcessingElement__xdcDup__13     |   1480|
|329   |              iact_addr_FIFO                 |PE_data_FIFO_202                  |     58|
|330   |              iact_data_FIFO                 |PE_data_FIFO__parameterized0_203  |    108|
|331   |              peCtrlModule                   |ProcessingElementControl_204      |      7|
|332   |              pePadModule                    |ProcessingElementPad__xdcDup__13  |   1118|
|333   |                inActAdrSPadModule           |Iact_Address_Spad_209             |    171|
|334   |                inActDataSPadModule          |Iact_Data_Spad__xdcDup__13        |    171|
|335   |                  Iact_DATA_Spad_BRAM_inst   |Iact_DATA_Spad_BRAM__xdcDup__13   |    144|
|336   |                pSumSPadModule               |Psum_Spad__xdcDup__13             |    130|
|337   |                  Psum_DATA_Spad_BRAM_inst   |Psum_DATA_Spad_BRAM__xdcDup__13   |    130|
|338   |                weightAdrSPadModule          |Weight_Address_Spad_210           |    397|
|339   |                weightDataSPadModule         |Weight_Data_Spad__xdcDup__13      |    127|
|340   |                  Weight_DATA_Spad_BRAM_inst |Weight_DATA_Spad_BRAM__xdcDup__13 |     92|
|341   |              psum_in_FIFO                   |PE_psum_FIFO_205                  |      8|
|342   |              psum_out_FIFO                  |PE_psum_FIFO_206                  |      9|
|343   |              weight_addr_FIFO               |PE_data_FIFO__parameterized1_207  |     62|
|344   |              weight_data_FIFO               |PE_data_FIFO__parameterized2_208  |    105|
|345   |            pe11                             |ProcessingElement__xdcDup__14     |   1480|
|346   |              iact_addr_FIFO                 |PE_data_FIFO_193                  |     58|
|347   |              iact_data_FIFO                 |PE_data_FIFO__parameterized0_194  |    108|
|348   |              peCtrlModule                   |ProcessingElementControl_195      |      7|
|349   |              pePadModule                    |ProcessingElementPad__xdcDup__14  |   1118|
|350   |                inActAdrSPadModule           |Iact_Address_Spad_200             |    171|
|351   |                inActDataSPadModule          |Iact_Data_Spad__xdcDup__14        |    171|
|352   |                  Iact_DATA_Spad_BRAM_inst   |Iact_DATA_Spad_BRAM__xdcDup__14   |    144|
|353   |                pSumSPadModule               |Psum_Spad__xdcDup__14             |    130|
|354   |                  Psum_DATA_Spad_BRAM_inst   |Psum_DATA_Spad_BRAM__xdcDup__14   |    130|
|355   |                weightAdrSPadModule          |Weight_Address_Spad_201           |    397|
|356   |                weightDataSPadModule         |Weight_Data_Spad__xdcDup__14      |    127|
|357   |                  Weight_DATA_Spad_BRAM_inst |Weight_DATA_Spad_BRAM__xdcDup__14 |     92|
|358   |              psum_in_FIFO                   |PE_psum_FIFO_196                  |      8|
|359   |              psum_out_FIFO                  |PE_psum_FIFO_197                  |      9|
|360   |              weight_addr_FIFO               |PE_data_FIFO__parameterized1_198  |     62|
|361   |              weight_data_FIFO               |PE_data_FIFO__parameterized2_199  |    105|
|362   |            pe12                             |ProcessingElement__xdcDup__15     |   1480|
|363   |              iact_addr_FIFO                 |PE_data_FIFO_184                  |     58|
|364   |              iact_data_FIFO                 |PE_data_FIFO__parameterized0_185  |    108|
|365   |              peCtrlModule                   |ProcessingElementControl_186      |      7|
|366   |              pePadModule                    |ProcessingElementPad__xdcDup__15  |   1118|
|367   |                inActAdrSPadModule           |Iact_Address_Spad_191             |    171|
|368   |                inActDataSPadModule          |Iact_Data_Spad__xdcDup__15        |    171|
|369   |                  Iact_DATA_Spad_BRAM_inst   |Iact_DATA_Spad_BRAM__xdcDup__15   |    144|
|370   |                pSumSPadModule               |Psum_Spad__xdcDup__15             |    130|
|371   |                  Psum_DATA_Spad_BRAM_inst   |Psum_DATA_Spad_BRAM__xdcDup__15   |    130|
|372   |                weightAdrSPadModule          |Weight_Address_Spad_192           |    397|
|373   |                weightDataSPadModule         |Weight_Data_Spad__xdcDup__15      |    127|
|374   |                  Weight_DATA_Spad_BRAM_inst |Weight_DATA_Spad_BRAM__xdcDup__15 |     92|
|375   |              psum_in_FIFO                   |PE_psum_FIFO_187                  |      8|
|376   |              psum_out_FIFO                  |PE_psum_FIFO_188                  |      9|
|377   |              weight_addr_FIFO               |PE_data_FIFO__parameterized1_189  |     62|
|378   |              weight_data_FIFO               |PE_data_FIFO__parameterized2_190  |    105|
|379   |            pe20                             |ProcessingElement__xdcDup__16     |   1477|
|380   |              iact_addr_FIFO                 |PE_data_FIFO_175                  |     58|
|381   |              iact_data_FIFO                 |PE_data_FIFO__parameterized0_176  |    108|
|382   |              peCtrlModule                   |ProcessingElementControl_177      |      7|
|383   |              pePadModule                    |ProcessingElementPad__xdcDup__16  |   1118|
|384   |                inActAdrSPadModule           |Iact_Address_Spad_182             |    171|
|385   |                inActDataSPadModule          |Iact_Data_Spad__xdcDup__16        |    171|
|386   |                  Iact_DATA_Spad_BRAM_inst   |Iact_DATA_Spad_BRAM__xdcDup__16   |    144|
|387   |                pSumSPadModule               |Psum_Spad__xdcDup__16             |    131|
|388   |                  Psum_DATA_Spad_BRAM_inst   |Psum_DATA_Spad_BRAM__xdcDup__16   |    131|
|389   |                weightAdrSPadModule          |Weight_Address_Spad_183           |    397|
|390   |                weightDataSPadModule         |Weight_Data_Spad__xdcDup__16      |    127|
|391   |                  Weight_DATA_Spad_BRAM_inst |Weight_DATA_Spad_BRAM__xdcDup__16 |     92|
|392   |              psum_in_FIFO                   |PE_psum_FIFO_178                  |      6|
|393   |              psum_out_FIFO                  |PE_psum_FIFO_179                  |      8|
|394   |              weight_addr_FIFO               |PE_data_FIFO__parameterized1_180  |     62|
|395   |              weight_data_FIFO               |PE_data_FIFO__parameterized2_181  |    105|
|396   |            pe21                             |ProcessingElement__xdcDup__17     |   1477|
|397   |              iact_addr_FIFO                 |PE_data_FIFO_166                  |     58|
|398   |              iact_data_FIFO                 |PE_data_FIFO__parameterized0_167  |    108|
|399   |              peCtrlModule                   |ProcessingElementControl_168      |      7|
|400   |              pePadModule                    |ProcessingElementPad__xdcDup__17  |   1118|
|401   |                inActAdrSPadModule           |Iact_Address_Spad_173             |    171|
|402   |                inActDataSPadModule          |Iact_Data_Spad__xdcDup__17        |    171|
|403   |                  Iact_DATA_Spad_BRAM_inst   |Iact_DATA_Spad_BRAM__xdcDup__17   |    144|
|404   |                pSumSPadModule               |Psum_Spad__xdcDup__17             |    131|
|405   |                  Psum_DATA_Spad_BRAM_inst   |Psum_DATA_Spad_BRAM__xdcDup__17   |    131|
|406   |                weightAdrSPadModule          |Weight_Address_Spad_174           |    397|
|407   |                weightDataSPadModule         |Weight_Data_Spad__xdcDup__17      |    127|
|408   |                  Weight_DATA_Spad_BRAM_inst |Weight_DATA_Spad_BRAM__xdcDup__17 |     92|
|409   |              psum_in_FIFO                   |PE_psum_FIFO_169                  |      6|
|410   |              psum_out_FIFO                  |PE_psum_FIFO_170                  |      8|
|411   |              weight_addr_FIFO               |PE_data_FIFO__parameterized1_171  |     62|
|412   |              weight_data_FIFO               |PE_data_FIFO__parameterized2_172  |    105|
|413   |            pe22                             |ProcessingElement__xdcDup__18     |   1477|
|414   |              iact_addr_FIFO                 |PE_data_FIFO_157                  |     58|
|415   |              iact_data_FIFO                 |PE_data_FIFO__parameterized0_158  |    108|
|416   |              peCtrlModule                   |ProcessingElementControl_159      |      7|
|417   |              pePadModule                    |ProcessingElementPad__xdcDup__18  |   1118|
|418   |                inActAdrSPadModule           |Iact_Address_Spad_164             |    171|
|419   |                inActDataSPadModule          |Iact_Data_Spad__xdcDup__18        |    171|
|420   |                  Iact_DATA_Spad_BRAM_inst   |Iact_DATA_Spad_BRAM__xdcDup__18   |    144|
|421   |                pSumSPadModule               |Psum_Spad__xdcDup__18             |    131|
|422   |                  Psum_DATA_Spad_BRAM_inst   |Psum_DATA_Spad_BRAM__xdcDup__18   |    131|
|423   |                weightAdrSPadModule          |Weight_Address_Spad_165           |    397|
|424   |                weightDataSPadModule         |Weight_Data_Spad__xdcDup__18      |    127|
|425   |                  Weight_DATA_Spad_BRAM_inst |Weight_DATA_Spad_BRAM__xdcDup__18 |     92|
|426   |              psum_in_FIFO                   |PE_psum_FIFO_160                  |      6|
|427   |              psum_out_FIFO                  |PE_psum_FIFO_161                  |      8|
|428   |              weight_addr_FIFO               |PE_data_FIFO__parameterized1_162  |     62|
|429   |              weight_data_FIFO               |PE_data_FIFO__parameterized2_163  |    105|
|430   |        ClusterGroup_1_0                     |ClusterGroup__xdcDup__3           |  24823|
|431   |          ClusterGroupController             |ClusterGroupController_74         |     59|
|432   |          GLBCluster                         |GLBCluster__xdcDup__3             |  11432|
|433   |            inActSRAM_0_0                    |InActSRAMBank__xdcDup__19         |   1248|
|434   |              addrSRAM                       |InAct_addr_SRAM__xdcDup__19       |    567|
|435   |                Iact_Addr_SRAM_BRAM_inst     |Iact_Addr_SRAM_BRAM__xdcDup__19   |    160|
|436   |              dataSRAM                       |InAct_data_SRAM__xdcDup__19       |    677|
|437   |                Iact_Data_SRAM_BRAM_inst     |Iact_Data_SRAM_BRAM__xdcDup__19   |    197|
|438   |            inActSRAM_0_1                    |InActSRAMBank__xdcDup__20         |   1248|
|439   |              addrSRAM                       |InAct_addr_SRAM__xdcDup__20       |    567|
|440   |                Iact_Addr_SRAM_BRAM_inst     |Iact_Addr_SRAM_BRAM__xdcDup__20   |    160|
|441   |              dataSRAM                       |InAct_data_SRAM__xdcDup__20       |    677|
|442   |                Iact_Data_SRAM_BRAM_inst     |Iact_Data_SRAM_BRAM__xdcDup__20   |    197|
|443   |            inActSRAM_0_2                    |InActSRAMBank__xdcDup__21         |   1248|
|444   |              addrSRAM                       |InAct_addr_SRAM__xdcDup__21       |    567|
|445   |                Iact_Addr_SRAM_BRAM_inst     |Iact_Addr_SRAM_BRAM__xdcDup__21   |    160|
|446   |              dataSRAM                       |InAct_data_SRAM__xdcDup__21       |    677|
|447   |                Iact_Data_SRAM_BRAM_inst     |Iact_Data_SRAM_BRAM__xdcDup__21   |    197|
|448   |            inActSRAM_1_0                    |InActSRAMBank__xdcDup__22         |   1248|
|449   |              addrSRAM                       |InAct_addr_SRAM__xdcDup__22       |    567|
|450   |                Iact_Addr_SRAM_BRAM_inst     |Iact_Addr_SRAM_BRAM__xdcDup__22   |    160|
|451   |              dataSRAM                       |InAct_data_SRAM__xdcDup__22       |    677|
|452   |                Iact_Data_SRAM_BRAM_inst     |Iact_Data_SRAM_BRAM__xdcDup__22   |    197|
|453   |            inActSRAM_1_1                    |InActSRAMBank__xdcDup__23         |   1248|
|454   |              addrSRAM                       |InAct_addr_SRAM__xdcDup__23       |    567|
|455   |                Iact_Addr_SRAM_BRAM_inst     |Iact_Addr_SRAM_BRAM__xdcDup__23   |    160|
|456   |              dataSRAM                       |InAct_data_SRAM__xdcDup__23       |    677|
|457   |                Iact_Data_SRAM_BRAM_inst     |Iact_Data_SRAM_BRAM__xdcDup__23   |    197|
|458   |            inActSRAM_1_2                    |InActSRAMBank__xdcDup__24         |   1248|
|459   |              addrSRAM                       |InAct_addr_SRAM__xdcDup__24       |    567|
|460   |                Iact_Addr_SRAM_BRAM_inst     |Iact_Addr_SRAM_BRAM__xdcDup__24   |    160|
|461   |              dataSRAM                       |InAct_data_SRAM__xdcDup__24       |    677|
|462   |                Iact_Data_SRAM_BRAM_inst     |Iact_Data_SRAM_BRAM__xdcDup__24   |    197|
|463   |            inActSRAM_2_0                    |InActSRAMBank__xdcDup__25         |   1248|
|464   |              addrSRAM                       |InAct_addr_SRAM__xdcDup__25       |    567|
|465   |                Iact_Addr_SRAM_BRAM_inst     |Iact_Addr_SRAM_BRAM__xdcDup__25   |    160|
|466   |              dataSRAM                       |InAct_data_SRAM__xdcDup__25       |    677|
|467   |                Iact_Data_SRAM_BRAM_inst     |Iact_Data_SRAM_BRAM__xdcDup__25   |    197|
|468   |            inActSRAM_2_1                    |InActSRAMBank__xdcDup__26         |   1248|
|469   |              addrSRAM                       |InAct_addr_SRAM__xdcDup__26       |    567|
|470   |                Iact_Addr_SRAM_BRAM_inst     |Iact_Addr_SRAM_BRAM__xdcDup__26   |    160|
|471   |              dataSRAM                       |InAct_data_SRAM__xdcDup__26       |    677|
|472   |                Iact_Data_SRAM_BRAM_inst     |Iact_Data_SRAM_BRAM__xdcDup__26   |    197|
|473   |            inActSRAM_2_2                    |InActSRAMBank__xdcDup__27         |   1248|
|474   |              addrSRAM                       |InAct_addr_SRAM__xdcDup__27       |    567|
|475   |                Iact_Addr_SRAM_BRAM_inst     |Iact_Addr_SRAM_BRAM__xdcDup__27   |    160|
|476   |              dataSRAM                       |InAct_data_SRAM__xdcDup__27       |    677|
|477   |                Iact_Data_SRAM_BRAM_inst     |Iact_Data_SRAM_BRAM__xdcDup__27   |    197|
|478   |            pSumSRAM0                        |PSumSRAMBank__xdcDup__7           |     72|
|479   |              Psum_Data_SRAM_BRAM_inst       |Psum_Data_SRAM_BRAM__xdcDup__7    |     57|
|480   |            pSumSRAM1                        |PSumSRAMBank__xdcDup__8           |     61|
|481   |              Psum_Data_SRAM_BRAM_inst       |Psum_Data_SRAM_BRAM__xdcDup__8    |     45|
|482   |            pSumSRAM2                        |PSumSRAMBank__xdcDup__9           |     67|
|483   |              Psum_Data_SRAM_BRAM_inst       |Psum_Data_SRAM_BRAM__xdcDup__9    |     52|
|484   |          PECluster                          |PECluster__xdcDup__3              |  13331|
|485   |            pe00                             |ProcessingElement__xdcDup__19     |   1480|
|486   |              iact_addr_FIFO                 |PE_data_FIFO_147                  |     58|
|487   |              iact_data_FIFO                 |PE_data_FIFO__parameterized0_148  |    108|
|488   |              peCtrlModule                   |ProcessingElementControl_149      |      7|
|489   |              pePadModule                    |ProcessingElementPad__xdcDup__19  |   1119|
|490   |                inActAdrSPadModule           |Iact_Address_Spad_154             |    171|
|491   |                inActDataSPadModule          |Iact_Data_Spad__xdcDup__19        |    171|
|492   |                  Iact_DATA_Spad_BRAM_inst   |Iact_DATA_Spad_BRAM__xdcDup__19   |    144|
|493   |                pSumSPadModule               |Psum_Spad__xdcDup__19             |    131|
|494   |                  Psum_DATA_Spad_BRAM_inst   |Psum_DATA_Spad_BRAM__xdcDup__19   |    131|
|495   |                weightAdrSPadModule          |Weight_Address_Spad_155           |    397|
|496   |                weightDataSPadModule         |Weight_Data_Spad__xdcDup__19      |    127|
|497   |                  Weight_DATA_Spad_BRAM_inst |Weight_DATA_Spad_BRAM__xdcDup__19 |     92|
|498   |              psum_in_FIFO                   |PE_psum_FIFO_150                  |      9|
|499   |              psum_out_FIFO                  |PE_psum_FIFO_151                  |      7|
|500   |              weight_addr_FIFO               |PE_data_FIFO__parameterized1_152  |     62|
|501   |              weight_data_FIFO               |PE_data_FIFO__parameterized2_153  |    105|
|502   |            pe01                             |ProcessingElement__xdcDup__20     |   1480|
|503   |              iact_addr_FIFO                 |PE_data_FIFO_138                  |     58|
|504   |              iact_data_FIFO                 |PE_data_FIFO__parameterized0_139  |    108|
|505   |              peCtrlModule                   |ProcessingElementControl_140      |      7|
|506   |              pePadModule                    |ProcessingElementPad__xdcDup__20  |   1119|
|507   |                inActAdrSPadModule           |Iact_Address_Spad_145             |    171|
|508   |                inActDataSPadModule          |Iact_Data_Spad__xdcDup__20        |    171|
|509   |                  Iact_DATA_Spad_BRAM_inst   |Iact_DATA_Spad_BRAM__xdcDup__20   |    144|
|510   |                pSumSPadModule               |Psum_Spad__xdcDup__20             |    131|
|511   |                  Psum_DATA_Spad_BRAM_inst   |Psum_DATA_Spad_BRAM__xdcDup__20   |    131|
|512   |                weightAdrSPadModule          |Weight_Address_Spad_146           |    397|
|513   |                weightDataSPadModule         |Weight_Data_Spad__xdcDup__20      |    127|
|514   |                  Weight_DATA_Spad_BRAM_inst |Weight_DATA_Spad_BRAM__xdcDup__20 |     92|
|515   |              psum_in_FIFO                   |PE_psum_FIFO_141                  |      9|
|516   |              psum_out_FIFO                  |PE_psum_FIFO_142                  |      7|
|517   |              weight_addr_FIFO               |PE_data_FIFO__parameterized1_143  |     62|
|518   |              weight_data_FIFO               |PE_data_FIFO__parameterized2_144  |    105|
|519   |            pe02                             |ProcessingElement__xdcDup__21     |   1480|
|520   |              iact_addr_FIFO                 |PE_data_FIFO_129                  |     58|
|521   |              iact_data_FIFO                 |PE_data_FIFO__parameterized0_130  |    108|
|522   |              peCtrlModule                   |ProcessingElementControl_131      |      7|
|523   |              pePadModule                    |ProcessingElementPad__xdcDup__21  |   1119|
|524   |                inActAdrSPadModule           |Iact_Address_Spad_136             |    171|
|525   |                inActDataSPadModule          |Iact_Data_Spad__xdcDup__21        |    171|
|526   |                  Iact_DATA_Spad_BRAM_inst   |Iact_DATA_Spad_BRAM__xdcDup__21   |    144|
|527   |                pSumSPadModule               |Psum_Spad__xdcDup__21             |    131|
|528   |                  Psum_DATA_Spad_BRAM_inst   |Psum_DATA_Spad_BRAM__xdcDup__21   |    131|
|529   |                weightAdrSPadModule          |Weight_Address_Spad_137           |    397|
|530   |                weightDataSPadModule         |Weight_Data_Spad__xdcDup__21      |    127|
|531   |                  Weight_DATA_Spad_BRAM_inst |Weight_DATA_Spad_BRAM__xdcDup__21 |     92|
|532   |              psum_in_FIFO                   |PE_psum_FIFO_132                  |      9|
|533   |              psum_out_FIFO                  |PE_psum_FIFO_133                  |      7|
|534   |              weight_addr_FIFO               |PE_data_FIFO__parameterized1_134  |     62|
|535   |              weight_data_FIFO               |PE_data_FIFO__parameterized2_135  |    105|
|536   |            pe10                             |ProcessingElement__xdcDup__22     |   1480|
|537   |              iact_addr_FIFO                 |PE_data_FIFO_120                  |     58|
|538   |              iact_data_FIFO                 |PE_data_FIFO__parameterized0_121  |    108|
|539   |              peCtrlModule                   |ProcessingElementControl_122      |      7|
|540   |              pePadModule                    |ProcessingElementPad__xdcDup__22  |   1118|
|541   |                inActAdrSPadModule           |Iact_Address_Spad_127             |    171|
|542   |                inActDataSPadModule          |Iact_Data_Spad__xdcDup__22        |    171|
|543   |                  Iact_DATA_Spad_BRAM_inst   |Iact_DATA_Spad_BRAM__xdcDup__22   |    144|
|544   |                pSumSPadModule               |Psum_Spad__xdcDup__22             |    130|
|545   |                  Psum_DATA_Spad_BRAM_inst   |Psum_DATA_Spad_BRAM__xdcDup__22   |    130|
|546   |                weightAdrSPadModule          |Weight_Address_Spad_128           |    397|
|547   |                weightDataSPadModule         |Weight_Data_Spad__xdcDup__22      |    127|
|548   |                  Weight_DATA_Spad_BRAM_inst |Weight_DATA_Spad_BRAM__xdcDup__22 |     92|
|549   |              psum_in_FIFO                   |PE_psum_FIFO_123                  |      8|
|550   |              psum_out_FIFO                  |PE_psum_FIFO_124                  |      9|
|551   |              weight_addr_FIFO               |PE_data_FIFO__parameterized1_125  |     62|
|552   |              weight_data_FIFO               |PE_data_FIFO__parameterized2_126  |    105|
|553   |            pe11                             |ProcessingElement__xdcDup__23     |   1480|
|554   |              iact_addr_FIFO                 |PE_data_FIFO_111                  |     58|
|555   |              iact_data_FIFO                 |PE_data_FIFO__parameterized0_112  |    108|
|556   |              peCtrlModule                   |ProcessingElementControl_113      |      7|
|557   |              pePadModule                    |ProcessingElementPad__xdcDup__23  |   1118|
|558   |                inActAdrSPadModule           |Iact_Address_Spad_118             |    171|
|559   |                inActDataSPadModule          |Iact_Data_Spad__xdcDup__23        |    171|
|560   |                  Iact_DATA_Spad_BRAM_inst   |Iact_DATA_Spad_BRAM__xdcDup__23   |    144|
|561   |                pSumSPadModule               |Psum_Spad__xdcDup__23             |    130|
|562   |                  Psum_DATA_Spad_BRAM_inst   |Psum_DATA_Spad_BRAM__xdcDup__23   |    130|
|563   |                weightAdrSPadModule          |Weight_Address_Spad_119           |    397|
|564   |                weightDataSPadModule         |Weight_Data_Spad__xdcDup__23      |    127|
|565   |                  Weight_DATA_Spad_BRAM_inst |Weight_DATA_Spad_BRAM__xdcDup__23 |     92|
|566   |              psum_in_FIFO                   |PE_psum_FIFO_114                  |      8|
|567   |              psum_out_FIFO                  |PE_psum_FIFO_115                  |      9|
|568   |              weight_addr_FIFO               |PE_data_FIFO__parameterized1_116  |     62|
|569   |              weight_data_FIFO               |PE_data_FIFO__parameterized2_117  |    105|
|570   |            pe12                             |ProcessingElement__xdcDup__24     |   1480|
|571   |              iact_addr_FIFO                 |PE_data_FIFO_102                  |     58|
|572   |              iact_data_FIFO                 |PE_data_FIFO__parameterized0_103  |    108|
|573   |              peCtrlModule                   |ProcessingElementControl_104      |      7|
|574   |              pePadModule                    |ProcessingElementPad__xdcDup__24  |   1118|
|575   |                inActAdrSPadModule           |Iact_Address_Spad_109             |    171|
|576   |                inActDataSPadModule          |Iact_Data_Spad__xdcDup__24        |    171|
|577   |                  Iact_DATA_Spad_BRAM_inst   |Iact_DATA_Spad_BRAM__xdcDup__24   |    144|
|578   |                pSumSPadModule               |Psum_Spad__xdcDup__24             |    130|
|579   |                  Psum_DATA_Spad_BRAM_inst   |Psum_DATA_Spad_BRAM__xdcDup__24   |    130|
|580   |                weightAdrSPadModule          |Weight_Address_Spad_110           |    397|
|581   |                weightDataSPadModule         |Weight_Data_Spad__xdcDup__24      |    127|
|582   |                  Weight_DATA_Spad_BRAM_inst |Weight_DATA_Spad_BRAM__xdcDup__24 |     92|
|583   |              psum_in_FIFO                   |PE_psum_FIFO_105                  |      8|
|584   |              psum_out_FIFO                  |PE_psum_FIFO_106                  |      9|
|585   |              weight_addr_FIFO               |PE_data_FIFO__parameterized1_107  |     62|
|586   |              weight_data_FIFO               |PE_data_FIFO__parameterized2_108  |    105|
|587   |            pe20                             |ProcessingElement__xdcDup__25     |   1476|
|588   |              iact_addr_FIFO                 |PE_data_FIFO_93                   |     58|
|589   |              iact_data_FIFO                 |PE_data_FIFO__parameterized0_94   |    108|
|590   |              peCtrlModule                   |ProcessingElementControl_95       |      7|
|591   |              pePadModule                    |ProcessingElementPad__xdcDup__25  |   1117|
|592   |                inActAdrSPadModule           |Iact_Address_Spad_100             |    171|
|593   |                inActDataSPadModule          |Iact_Data_Spad__xdcDup__25        |    171|
|594   |                  Iact_DATA_Spad_BRAM_inst   |Iact_DATA_Spad_BRAM__xdcDup__25   |    144|
|595   |                pSumSPadModule               |Psum_Spad__xdcDup__25             |    130|
|596   |                  Psum_DATA_Spad_BRAM_inst   |Psum_DATA_Spad_BRAM__xdcDup__25   |    130|
|597   |                weightAdrSPadModule          |Weight_Address_Spad_101           |    397|
|598   |                weightDataSPadModule         |Weight_Data_Spad__xdcDup__25      |    127|
|599   |                  Weight_DATA_Spad_BRAM_inst |Weight_DATA_Spad_BRAM__xdcDup__25 |     92|
|600   |              psum_in_FIFO                   |PE_psum_FIFO_96                   |      6|
|601   |              psum_out_FIFO                  |PE_psum_FIFO_97                   |      8|
|602   |              weight_addr_FIFO               |PE_data_FIFO__parameterized1_98   |     62|
|603   |              weight_data_FIFO               |PE_data_FIFO__parameterized2_99   |    105|
|604   |            pe21                             |ProcessingElement__xdcDup__26     |   1476|
|605   |              iact_addr_FIFO                 |PE_data_FIFO_84                   |     58|
|606   |              iact_data_FIFO                 |PE_data_FIFO__parameterized0_85   |    108|
|607   |              peCtrlModule                   |ProcessingElementControl_86       |      7|
|608   |              pePadModule                    |ProcessingElementPad__xdcDup__26  |   1117|
|609   |                inActAdrSPadModule           |Iact_Address_Spad_91              |    171|
|610   |                inActDataSPadModule          |Iact_Data_Spad__xdcDup__26        |    171|
|611   |                  Iact_DATA_Spad_BRAM_inst   |Iact_DATA_Spad_BRAM__xdcDup__26   |    144|
|612   |                pSumSPadModule               |Psum_Spad__xdcDup__26             |    130|
|613   |                  Psum_DATA_Spad_BRAM_inst   |Psum_DATA_Spad_BRAM__xdcDup__26   |    130|
|614   |                weightAdrSPadModule          |Weight_Address_Spad_92            |    397|
|615   |                weightDataSPadModule         |Weight_Data_Spad__xdcDup__26      |    127|
|616   |                  Weight_DATA_Spad_BRAM_inst |Weight_DATA_Spad_BRAM__xdcDup__26 |     92|
|617   |              psum_in_FIFO                   |PE_psum_FIFO_87                   |      6|
|618   |              psum_out_FIFO                  |PE_psum_FIFO_88                   |      8|
|619   |              weight_addr_FIFO               |PE_data_FIFO__parameterized1_89   |     62|
|620   |              weight_data_FIFO               |PE_data_FIFO__parameterized2_90   |    105|
|621   |            pe22                             |ProcessingElement__xdcDup__27     |   1476|
|622   |              iact_addr_FIFO                 |PE_data_FIFO_75                   |     58|
|623   |              iact_data_FIFO                 |PE_data_FIFO__parameterized0_76   |    108|
|624   |              peCtrlModule                   |ProcessingElementControl_77       |      7|
|625   |              pePadModule                    |ProcessingElementPad__xdcDup__27  |   1117|
|626   |                inActAdrSPadModule           |Iact_Address_Spad_82              |    171|
|627   |                inActDataSPadModule          |Iact_Data_Spad__xdcDup__27        |    171|
|628   |                  Iact_DATA_Spad_BRAM_inst   |Iact_DATA_Spad_BRAM__xdcDup__27   |    144|
|629   |                pSumSPadModule               |Psum_Spad__xdcDup__27             |    130|
|630   |                  Psum_DATA_Spad_BRAM_inst   |Psum_DATA_Spad_BRAM__xdcDup__27   |    130|
|631   |                weightAdrSPadModule          |Weight_Address_Spad_83            |    397|
|632   |                weightDataSPadModule         |Weight_Data_Spad__xdcDup__27      |    127|
|633   |                  Weight_DATA_Spad_BRAM_inst |Weight_DATA_Spad_BRAM__xdcDup__27 |     92|
|634   |              psum_in_FIFO                   |PE_psum_FIFO_78                   |      6|
|635   |              psum_out_FIFO                  |PE_psum_FIFO_79                   |      8|
|636   |              weight_addr_FIFO               |PE_data_FIFO__parameterized1_80   |     62|
|637   |              weight_data_FIFO               |PE_data_FIFO__parameterized2_81   |    105|
|638   |        ClusterGroup_1_1                     |ClusterGroup                      |  24825|
|639   |          ClusterGroupController             |ClusterGroupController            |     68|
|640   |          GLBCluster                         |GLBCluster                        |  11425|
|641   |            inActSRAM_0_0                    |InActSRAMBank__xdcDup__28         |   1248|
|642   |              addrSRAM                       |InAct_addr_SRAM__xdcDup__28       |    567|
|643   |                Iact_Addr_SRAM_BRAM_inst     |Iact_Addr_SRAM_BRAM__xdcDup__28   |    160|
|644   |              dataSRAM                       |InAct_data_SRAM__xdcDup__28       |    677|
|645   |                Iact_Data_SRAM_BRAM_inst     |Iact_Data_SRAM_BRAM__xdcDup__28   |    197|
|646   |            inActSRAM_0_1                    |InActSRAMBank__xdcDup__29         |   1248|
|647   |              addrSRAM                       |InAct_addr_SRAM__xdcDup__29       |    567|
|648   |                Iact_Addr_SRAM_BRAM_inst     |Iact_Addr_SRAM_BRAM__xdcDup__29   |    160|
|649   |              dataSRAM                       |InAct_data_SRAM__xdcDup__29       |    677|
|650   |                Iact_Data_SRAM_BRAM_inst     |Iact_Data_SRAM_BRAM__xdcDup__29   |    197|
|651   |            inActSRAM_0_2                    |InActSRAMBank__xdcDup__30         |   1248|
|652   |              addrSRAM                       |InAct_addr_SRAM__xdcDup__30       |    567|
|653   |                Iact_Addr_SRAM_BRAM_inst     |Iact_Addr_SRAM_BRAM__xdcDup__30   |    160|
|654   |              dataSRAM                       |InAct_data_SRAM__xdcDup__30       |    677|
|655   |                Iact_Data_SRAM_BRAM_inst     |Iact_Data_SRAM_BRAM__xdcDup__30   |    197|
|656   |            inActSRAM_1_0                    |InActSRAMBank__xdcDup__31         |   1248|
|657   |              addrSRAM                       |InAct_addr_SRAM__xdcDup__31       |    567|
|658   |                Iact_Addr_SRAM_BRAM_inst     |Iact_Addr_SRAM_BRAM__xdcDup__31   |    160|
|659   |              dataSRAM                       |InAct_data_SRAM__xdcDup__31       |    677|
|660   |                Iact_Data_SRAM_BRAM_inst     |Iact_Data_SRAM_BRAM__xdcDup__31   |    197|
|661   |            inActSRAM_1_1                    |InActSRAMBank__xdcDup__32         |   1248|
|662   |              addrSRAM                       |InAct_addr_SRAM__xdcDup__32       |    567|
|663   |                Iact_Addr_SRAM_BRAM_inst     |Iact_Addr_SRAM_BRAM__xdcDup__32   |    160|
|664   |              dataSRAM                       |InAct_data_SRAM__xdcDup__32       |    677|
|665   |                Iact_Data_SRAM_BRAM_inst     |Iact_Data_SRAM_BRAM__xdcDup__32   |    197|
|666   |            inActSRAM_1_2                    |InActSRAMBank__xdcDup__33         |   1248|
|667   |              addrSRAM                       |InAct_addr_SRAM__xdcDup__33       |    567|
|668   |                Iact_Addr_SRAM_BRAM_inst     |Iact_Addr_SRAM_BRAM__xdcDup__33   |    160|
|669   |              dataSRAM                       |InAct_data_SRAM__xdcDup__33       |    677|
|670   |                Iact_Data_SRAM_BRAM_inst     |Iact_Data_SRAM_BRAM__xdcDup__33   |    197|
|671   |            inActSRAM_2_0                    |InActSRAMBank__xdcDup__34         |   1248|
|672   |              addrSRAM                       |InAct_addr_SRAM__xdcDup__34       |    567|
|673   |                Iact_Addr_SRAM_BRAM_inst     |Iact_Addr_SRAM_BRAM__xdcDup__34   |    160|
|674   |              dataSRAM                       |InAct_data_SRAM__xdcDup__34       |    677|
|675   |                Iact_Data_SRAM_BRAM_inst     |Iact_Data_SRAM_BRAM__xdcDup__34   |    197|
|676   |            inActSRAM_2_1                    |InActSRAMBank__xdcDup__35         |   1248|
|677   |              addrSRAM                       |InAct_addr_SRAM__xdcDup__35       |    567|
|678   |                Iact_Addr_SRAM_BRAM_inst     |Iact_Addr_SRAM_BRAM__xdcDup__35   |    160|
|679   |              dataSRAM                       |InAct_data_SRAM__xdcDup__35       |    677|
|680   |                Iact_Data_SRAM_BRAM_inst     |Iact_Data_SRAM_BRAM__xdcDup__35   |    197|
|681   |            inActSRAM_2_2                    |InActSRAMBank                     |   1248|
|682   |              addrSRAM                       |InAct_addr_SRAM                   |    567|
|683   |                Iact_Addr_SRAM_BRAM_inst     |Iact_Addr_SRAM_BRAM               |    160|
|684   |              dataSRAM                       |InAct_data_SRAM                   |    677|
|685   |                Iact_Data_SRAM_BRAM_inst     |Iact_Data_SRAM_BRAM               |    197|
|686   |            pSumSRAM0                        |PSumSRAMBank__xdcDup__10          |     63|
|687   |              Psum_Data_SRAM_BRAM_inst       |Psum_Data_SRAM_BRAM__xdcDup__10   |     47|
|688   |            pSumSRAM1                        |PSumSRAMBank__xdcDup__11          |     71|
|689   |              Psum_Data_SRAM_BRAM_inst       |Psum_Data_SRAM_BRAM__xdcDup__11   |     56|
|690   |            pSumSRAM2                        |PSumSRAMBank                      |     59|
|691   |              Psum_Data_SRAM_BRAM_inst       |Psum_Data_SRAM_BRAM               |     44|
|692   |          PECluster                          |PECluster                         |  13331|
|693   |            pe00                             |ProcessingElement__xdcDup__28     |   1480|
|694   |              iact_addr_FIFO                 |PE_data_FIFO_65                   |     58|
|695   |              iact_data_FIFO                 |PE_data_FIFO__parameterized0_66   |    108|
|696   |              peCtrlModule                   |ProcessingElementControl_67       |      7|
|697   |              pePadModule                    |ProcessingElementPad__xdcDup__28  |   1119|
|698   |                inActAdrSPadModule           |Iact_Address_Spad_72              |    171|
|699   |                inActDataSPadModule          |Iact_Data_Spad__xdcDup__28        |    171|
|700   |                  Iact_DATA_Spad_BRAM_inst   |Iact_DATA_Spad_BRAM__xdcDup__28   |    144|
|701   |                pSumSPadModule               |Psum_Spad__xdcDup__28             |    131|
|702   |                  Psum_DATA_Spad_BRAM_inst   |Psum_DATA_Spad_BRAM__xdcDup__28   |    131|
|703   |                weightAdrSPadModule          |Weight_Address_Spad_73            |    397|
|704   |                weightDataSPadModule         |Weight_Data_Spad__xdcDup__28      |    127|
|705   |                  Weight_DATA_Spad_BRAM_inst |Weight_DATA_Spad_BRAM__xdcDup__28 |     92|
|706   |              psum_in_FIFO                   |PE_psum_FIFO_68                   |      9|
|707   |              psum_out_FIFO                  |PE_psum_FIFO_69                   |      7|
|708   |              weight_addr_FIFO               |PE_data_FIFO__parameterized1_70   |     62|
|709   |              weight_data_FIFO               |PE_data_FIFO__parameterized2_71   |    105|
|710   |            pe01                             |ProcessingElement__xdcDup__29     |   1480|
|711   |              iact_addr_FIFO                 |PE_data_FIFO_56                   |     58|
|712   |              iact_data_FIFO                 |PE_data_FIFO__parameterized0_57   |    108|
|713   |              peCtrlModule                   |ProcessingElementControl_58       |      7|
|714   |              pePadModule                    |ProcessingElementPad__xdcDup__29  |   1119|
|715   |                inActAdrSPadModule           |Iact_Address_Spad_63              |    171|
|716   |                inActDataSPadModule          |Iact_Data_Spad__xdcDup__29        |    171|
|717   |                  Iact_DATA_Spad_BRAM_inst   |Iact_DATA_Spad_BRAM__xdcDup__29   |    144|
|718   |                pSumSPadModule               |Psum_Spad__xdcDup__29             |    131|
|719   |                  Psum_DATA_Spad_BRAM_inst   |Psum_DATA_Spad_BRAM__xdcDup__29   |    131|
|720   |                weightAdrSPadModule          |Weight_Address_Spad_64            |    397|
|721   |                weightDataSPadModule         |Weight_Data_Spad__xdcDup__29      |    127|
|722   |                  Weight_DATA_Spad_BRAM_inst |Weight_DATA_Spad_BRAM__xdcDup__29 |     92|
|723   |              psum_in_FIFO                   |PE_psum_FIFO_59                   |      9|
|724   |              psum_out_FIFO                  |PE_psum_FIFO_60                   |      7|
|725   |              weight_addr_FIFO               |PE_data_FIFO__parameterized1_61   |     62|
|726   |              weight_data_FIFO               |PE_data_FIFO__parameterized2_62   |    105|
|727   |            pe02                             |ProcessingElement__xdcDup__30     |   1480|
|728   |              iact_addr_FIFO                 |PE_data_FIFO_47                   |     58|
|729   |              iact_data_FIFO                 |PE_data_FIFO__parameterized0_48   |    108|
|730   |              peCtrlModule                   |ProcessingElementControl_49       |      7|
|731   |              pePadModule                    |ProcessingElementPad__xdcDup__30  |   1119|
|732   |                inActAdrSPadModule           |Iact_Address_Spad_54              |    171|
|733   |                inActDataSPadModule          |Iact_Data_Spad__xdcDup__30        |    171|
|734   |                  Iact_DATA_Spad_BRAM_inst   |Iact_DATA_Spad_BRAM__xdcDup__30   |    144|
|735   |                pSumSPadModule               |Psum_Spad__xdcDup__30             |    131|
|736   |                  Psum_DATA_Spad_BRAM_inst   |Psum_DATA_Spad_BRAM__xdcDup__30   |    131|
|737   |                weightAdrSPadModule          |Weight_Address_Spad_55            |    397|
|738   |                weightDataSPadModule         |Weight_Data_Spad__xdcDup__30      |    127|
|739   |                  Weight_DATA_Spad_BRAM_inst |Weight_DATA_Spad_BRAM__xdcDup__30 |     92|
|740   |              psum_in_FIFO                   |PE_psum_FIFO_50                   |      9|
|741   |              psum_out_FIFO                  |PE_psum_FIFO_51                   |      7|
|742   |              weight_addr_FIFO               |PE_data_FIFO__parameterized1_52   |     62|
|743   |              weight_data_FIFO               |PE_data_FIFO__parameterized2_53   |    105|
|744   |            pe10                             |ProcessingElement__xdcDup__31     |   1480|
|745   |              iact_addr_FIFO                 |PE_data_FIFO_38                   |     58|
|746   |              iact_data_FIFO                 |PE_data_FIFO__parameterized0_39   |    108|
|747   |              peCtrlModule                   |ProcessingElementControl_40       |      7|
|748   |              pePadModule                    |ProcessingElementPad__xdcDup__31  |   1118|
|749   |                inActAdrSPadModule           |Iact_Address_Spad_45              |    171|
|750   |                inActDataSPadModule          |Iact_Data_Spad__xdcDup__31        |    171|
|751   |                  Iact_DATA_Spad_BRAM_inst   |Iact_DATA_Spad_BRAM__xdcDup__31   |    144|
|752   |                pSumSPadModule               |Psum_Spad__xdcDup__31             |    130|
|753   |                  Psum_DATA_Spad_BRAM_inst   |Psum_DATA_Spad_BRAM__xdcDup__31   |    130|
|754   |                weightAdrSPadModule          |Weight_Address_Spad_46            |    397|
|755   |                weightDataSPadModule         |Weight_Data_Spad__xdcDup__31      |    127|
|756   |                  Weight_DATA_Spad_BRAM_inst |Weight_DATA_Spad_BRAM__xdcDup__31 |     92|
|757   |              psum_in_FIFO                   |PE_psum_FIFO_41                   |      8|
|758   |              psum_out_FIFO                  |PE_psum_FIFO_42                   |      9|
|759   |              weight_addr_FIFO               |PE_data_FIFO__parameterized1_43   |     62|
|760   |              weight_data_FIFO               |PE_data_FIFO__parameterized2_44   |    105|
|761   |            pe11                             |ProcessingElement__xdcDup__32     |   1480|
|762   |              iact_addr_FIFO                 |PE_data_FIFO_29                   |     58|
|763   |              iact_data_FIFO                 |PE_data_FIFO__parameterized0_30   |    108|
|764   |              peCtrlModule                   |ProcessingElementControl_31       |      7|
|765   |              pePadModule                    |ProcessingElementPad__xdcDup__32  |   1118|
|766   |                inActAdrSPadModule           |Iact_Address_Spad_36              |    171|
|767   |                inActDataSPadModule          |Iact_Data_Spad__xdcDup__32        |    171|
|768   |                  Iact_DATA_Spad_BRAM_inst   |Iact_DATA_Spad_BRAM__xdcDup__32   |    144|
|769   |                pSumSPadModule               |Psum_Spad__xdcDup__32             |    130|
|770   |                  Psum_DATA_Spad_BRAM_inst   |Psum_DATA_Spad_BRAM__xdcDup__32   |    130|
|771   |                weightAdrSPadModule          |Weight_Address_Spad_37            |    397|
|772   |                weightDataSPadModule         |Weight_Data_Spad__xdcDup__32      |    127|
|773   |                  Weight_DATA_Spad_BRAM_inst |Weight_DATA_Spad_BRAM__xdcDup__32 |     92|
|774   |              psum_in_FIFO                   |PE_psum_FIFO_32                   |      8|
|775   |              psum_out_FIFO                  |PE_psum_FIFO_33                   |      9|
|776   |              weight_addr_FIFO               |PE_data_FIFO__parameterized1_34   |     62|
|777   |              weight_data_FIFO               |PE_data_FIFO__parameterized2_35   |    105|
|778   |            pe12                             |ProcessingElement__xdcDup__33     |   1480|
|779   |              iact_addr_FIFO                 |PE_data_FIFO_20                   |     58|
|780   |              iact_data_FIFO                 |PE_data_FIFO__parameterized0_21   |    108|
|781   |              peCtrlModule                   |ProcessingElementControl_22       |      7|
|782   |              pePadModule                    |ProcessingElementPad__xdcDup__33  |   1118|
|783   |                inActAdrSPadModule           |Iact_Address_Spad_27              |    171|
|784   |                inActDataSPadModule          |Iact_Data_Spad__xdcDup__33        |    171|
|785   |                  Iact_DATA_Spad_BRAM_inst   |Iact_DATA_Spad_BRAM__xdcDup__33   |    144|
|786   |                pSumSPadModule               |Psum_Spad__xdcDup__33             |    130|
|787   |                  Psum_DATA_Spad_BRAM_inst   |Psum_DATA_Spad_BRAM__xdcDup__33   |    130|
|788   |                weightAdrSPadModule          |Weight_Address_Spad_28            |    397|
|789   |                weightDataSPadModule         |Weight_Data_Spad__xdcDup__33      |    127|
|790   |                  Weight_DATA_Spad_BRAM_inst |Weight_DATA_Spad_BRAM__xdcDup__33 |     92|
|791   |              psum_in_FIFO                   |PE_psum_FIFO_23                   |      8|
|792   |              psum_out_FIFO                  |PE_psum_FIFO_24                   |      9|
|793   |              weight_addr_FIFO               |PE_data_FIFO__parameterized1_25   |     62|
|794   |              weight_data_FIFO               |PE_data_FIFO__parameterized2_26   |    105|
|795   |            pe20                             |ProcessingElement__xdcDup__34     |   1476|
|796   |              iact_addr_FIFO                 |PE_data_FIFO_11                   |     58|
|797   |              iact_data_FIFO                 |PE_data_FIFO__parameterized0_12   |    108|
|798   |              peCtrlModule                   |ProcessingElementControl_13       |      7|
|799   |              pePadModule                    |ProcessingElementPad__xdcDup__34  |   1117|
|800   |                inActAdrSPadModule           |Iact_Address_Spad_18              |    171|
|801   |                inActDataSPadModule          |Iact_Data_Spad__xdcDup__34        |    171|
|802   |                  Iact_DATA_Spad_BRAM_inst   |Iact_DATA_Spad_BRAM__xdcDup__34   |    144|
|803   |                pSumSPadModule               |Psum_Spad__xdcDup__34             |    130|
|804   |                  Psum_DATA_Spad_BRAM_inst   |Psum_DATA_Spad_BRAM__xdcDup__34   |    130|
|805   |                weightAdrSPadModule          |Weight_Address_Spad_19            |    397|
|806   |                weightDataSPadModule         |Weight_Data_Spad__xdcDup__34      |    127|
|807   |                  Weight_DATA_Spad_BRAM_inst |Weight_DATA_Spad_BRAM__xdcDup__34 |     92|
|808   |              psum_in_FIFO                   |PE_psum_FIFO_14                   |      6|
|809   |              psum_out_FIFO                  |PE_psum_FIFO_15                   |      8|
|810   |              weight_addr_FIFO               |PE_data_FIFO__parameterized1_16   |     62|
|811   |              weight_data_FIFO               |PE_data_FIFO__parameterized2_17   |    105|
|812   |            pe21                             |ProcessingElement__xdcDup__35     |   1476|
|813   |              iact_addr_FIFO                 |PE_data_FIFO_2                    |     58|
|814   |              iact_data_FIFO                 |PE_data_FIFO__parameterized0_3    |    108|
|815   |              peCtrlModule                   |ProcessingElementControl_4        |      7|
|816   |              pePadModule                    |ProcessingElementPad__xdcDup__35  |   1117|
|817   |                inActAdrSPadModule           |Iact_Address_Spad_9               |    171|
|818   |                inActDataSPadModule          |Iact_Data_Spad__xdcDup__35        |    171|
|819   |                  Iact_DATA_Spad_BRAM_inst   |Iact_DATA_Spad_BRAM__xdcDup__35   |    144|
|820   |                pSumSPadModule               |Psum_Spad__xdcDup__35             |    130|
|821   |                  Psum_DATA_Spad_BRAM_inst   |Psum_DATA_Spad_BRAM__xdcDup__35   |    130|
|822   |                weightAdrSPadModule          |Weight_Address_Spad_10            |    397|
|823   |                weightDataSPadModule         |Weight_Data_Spad__xdcDup__35      |    127|
|824   |                  Weight_DATA_Spad_BRAM_inst |Weight_DATA_Spad_BRAM__xdcDup__35 |     92|
|825   |              psum_in_FIFO                   |PE_psum_FIFO_5                    |      6|
|826   |              psum_out_FIFO                  |PE_psum_FIFO_6                    |      8|
|827   |              weight_addr_FIFO               |PE_data_FIFO__parameterized1_7    |     62|
|828   |              weight_data_FIFO               |PE_data_FIFO__parameterized2_8    |    105|
|829   |            pe22                             |ProcessingElement                 |   1476|
|830   |              iact_addr_FIFO                 |PE_data_FIFO                      |     58|
|831   |              iact_data_FIFO                 |PE_data_FIFO__parameterized0      |    108|
|832   |              peCtrlModule                   |ProcessingElementControl          |      7|
|833   |              pePadModule                    |ProcessingElementPad              |   1117|
|834   |                inActAdrSPadModule           |Iact_Address_Spad                 |    171|
|835   |                inActDataSPadModule          |Iact_Data_Spad                    |    171|
|836   |                  Iact_DATA_Spad_BRAM_inst   |Iact_DATA_Spad_BRAM               |    144|
|837   |                pSumSPadModule               |Psum_Spad                         |    130|
|838   |                  Psum_DATA_Spad_BRAM_inst   |Psum_DATA_Spad_BRAM               |    130|
|839   |                weightAdrSPadModule          |Weight_Address_Spad               |    397|
|840   |                weightDataSPadModule         |Weight_Data_Spad                  |    127|
|841   |                  Weight_DATA_Spad_BRAM_inst |Weight_DATA_Spad_BRAM             |     92|
|842   |              psum_in_FIFO                   |PE_psum_FIFO                      |      6|
|843   |              psum_out_FIFO                  |PE_psum_FIFO_1                    |      8|
|844   |              weight_addr_FIFO               |PE_data_FIFO__parameterized1      |     62|
|845   |              weight_data_FIFO               |PE_data_FIFO__parameterized2      |    105|
|846   |      Max_pooling                            |Max_pooling                       |     97|
|847   |      TOP_controller                         |TOP_controller                    |   4250|
|848   |      im2col_converter                       |im2col_converter                  |     97|
|849   |      psum_SRAM_out_acc                      |psum_SRAM_out_acc                 |    350|
|850   |      psum_rearrange                         |psum_rearrange                    |     36|
|851   |        Psum_Rearrange_BRAM_inst             |Psum_Rearrange_BRAM               |     36|
|852   |      softmax                                |softmax                           |     46|
|853   |  interrupt_gen_inst                         |interrupt_gen                     |    216|
|854   |    rx_in_detect                             |H2L_detect_0                      |      4|
|855   |  seg7_encoder_inst                          |seg7_encoder                      |     14|
|856   |  uart_module_inst                           |uart_module                       |    112|
|857   |    uart_rx                                  |uart_rx_module                    |     76|
|858   |      rx_band_gen                            |uart_rx_band_gen                  |     36|
|859   |      rx_ctrl                                |uart_rx_ctrl                      |     39|
|860   |      rx_in_detect                           |H2L_detect                        |      1|
+------+---------------------------------------------+----------------------------------+-------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:56 ; elapsed = 00:03:31 . Memory (MB): peak = 1512.492 ; gain = 855.031
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 200 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:41 ; elapsed = 00:03:20 . Memory (MB): peak = 1512.492 ; gain = 514.676
Synthesis Optimization Complete : Time (s): cpu = 00:02:57 ; elapsed = 00:03:31 . Memory (MB): peak = 1512.492 ; gain = 855.031
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 5062 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 1533.660 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 6 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 6 instances

INFO: [Common 17-83] Releasing license: Synthesis
634 Infos, 115 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:12 ; elapsed = 00:03:47 . Memory (MB): peak = 1533.660 ; gain = 1147.363
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 1533.660 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/p8101/Desktop/school/Univ/Special_project/LeNet_5_Eyeriss_v2/sim/PYNQ_Z2/PYNQ_Z2.runs/synth_1/TOP_integration_uart.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 1533.660 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file TOP_integration_uart_utilization_synth.rpt -pb TOP_integration_uart_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Jan 11 17:01:04 2024...
