(pcb "C:\Users\Hauckhowser\Documents\KiCAD\motor test board\motor test board v2\motor test board v2.dsn"
  (parser
    (string_quote ")
    (space_in_quoted_tokens on)
    (host_cad "KiCad's Pcbnew")
    (host_version "4.0.7")
  )
  (resolution um 10)
  (unit um)
  (structure
    (layer F.Cu
      (type signal)
      (property
        (index 0)
      )
    )
    (layer B.Cu
      (type signal)
      (property
        (index 1)
      )
    )
    (boundary
      (path pcb 0  136398 -146812  135560 -146739  134747 -146521  133985 -146165
            133296 -145683  132701 -145088  132219 -144399  131863 -143637
            131645 -142824  131572 -141986  131572 -101600  131638 -100850
            131832 -100123  132151 -99441  132582 -98824.4  133114 -98292.2
            133731 -97860.5  134413 -97542.4  135140 -97347.6  135890 -97282
            205994 -97282  206656 -97339.9  207297 -97511.8  207899 -97792.4
            208443 -98173.4  208913 -98643  209294 -99187  209574 -99788.9
            209746 -100430  209804 -101092  209804 -143002  209746 -143664
            209574 -144305  209294 -144907  208913 -145451  208443 -145921
            207899 -146302  207297 -146582  206656 -146754  205994 -146812
            136398 -146812  136398 -146812)
    )
    (plane GND (polygon F.Cu 0  132080 -101346  135890 -98044  204978 -98044  208280 -101346
            208280 -143510  205994 -145796  135128 -145796  132334 -142494))
    (via "Via[0-1]_600:400_um")
    (rule
      (width 250)
      (clearance 200.1)
      (clearance 200.1 (type default_smd))
      (clearance 50 (type smd_smd))
    )
  )
  (placement
    (component "Capacitors_Tantalum_SMD:CP_Tantalum_Case-C_EIA-6032-28_Hand"
      (place C1 189484 -139954 front 0 (PN 1uF))
    )
    (component Capacitors_SMD:CP_Elec_8x6.5
      (place C2 195834 -121158 front 0 (PN 100uF))
    )
    (component Capacitors_SMD:C_1812_HandSoldering
      (place C3 190246 -108458 front 0 (PN 33nF))
    )
    (component "Connectors_Terminal_Blocks:TerminalBlock_Altech_AK300-2_P5.00mm"
      (place J1 144526 -131572 front 270 (PN Conn_01x02))
      (place J3 145034 -110316 front 270 (PN Conn_01x02))
    )
    (component Pin_Headers:Pin_Header_Straight_1x07_Pitch2.00mm
      (place J2 177196 -102870 front 270 (PN Conn_01x07))
    )
    (component Resistors_SMD:R_2512_HandSoldering
      (place R1 170688 -140208 front 180 (PN 100))
    )
    (component "SOIC127P1420X340-21N:SOIC127P1420X340-21N"
      (place U1 170434 -121666 front 0 (PN MC33887))
    )
  )
  (library
    (image "Capacitors_Tantalum_SMD:CP_Tantalum_Case-C_EIA-6032-28_Hand"
      (outline (path signal 50  -5400 2000  -5400 -2000))
      (outline (path signal 50  -5400 -2000  5400 -2000))
      (outline (path signal 50  5400 -2000  5400 2000))
      (outline (path signal 50  5400 2000  -5400 2000))
      (outline (path signal 100  -3000 1600  -3000 -1600))
      (outline (path signal 100  -3000 -1600  3000 -1600))
      (outline (path signal 100  3000 -1600  3000 1600))
      (outline (path signal 100  3000 1600  -3000 1600))
      (outline (path signal 100  -2400 1600  -2400 -1600))
      (outline (path signal 100  -2100 1600  -2100 -1600))
      (outline (path signal 120  -5300 1850  3000 1850))
      (outline (path signal 120  -5300 -1850  3000 -1850))
      (outline (path signal 120  -5300 1850  -5300 -1850))
      (pin Rect[T]Pad_3750x2500_um 1 -3125 0)
      (pin Rect[T]Pad_3750x2500_um 2 3125 0)
    )
    (image Capacitors_SMD:CP_Elec_8x6.5
      (outline (path signal 100  3905.12 0  3713.99 -1206.75  3159.31 -2295.38  2295.38 -3159.31
            1206.75 -3713.99  0 -3905.12  -1206.75 -3713.99  -2295.38 -3159.31
            -3159.31 -2295.38  -3713.99 -1206.75  -3905.12 0  -3713.99 1206.75
            -3159.31 2295.38  -2295.38 3159.31  -1206.75 3713.99  0 3905.12
            1206.75 3713.99  2295.38 3159.31  3159.31 2295.38  3713.99 1206.75))
      (outline (path signal 120  -4190 3430  -4190 1560))
      (outline (path signal 120  -4190 -3430  -4190 -1560))
      (outline (path signal 120  4190 -4190  4190 -1560))
      (outline (path signal 120  4190 4190  4190 1560))
      (outline (path signal 100  4040 -4040  4040 4040))
      (outline (path signal 100  -3370 -4040  4040 -4040))
      (outline (path signal 100  -4040 -3370  -3370 -4040))
      (outline (path signal 100  -4040 3370  -4040 -3370))
      (outline (path signal 100  -3370 4040  -4040 3370))
      (outline (path signal 100  4040 4040  -3370 4040))
      (outline (path signal 120  4190 -4190  -3430 -4190))
      (outline (path signal 120  -3430 -4190  -4190 -3430))
      (outline (path signal 120  -4190 3430  -3430 4190))
      (outline (path signal 120  -3430 4190  4190 4190))
      (outline (path signal 50  -5300 4290  5300 4290))
      (outline (path signal 50  -5300 4290  -5300 -4290))
      (outline (path signal 50  5300 -4290  5300 4290))
      (outline (path signal 50  5300 -4290  -5300 -4290))
      (pin Rect[T]Pad_4000x2500_um (rotate 180) 1 -3050 0)
      (pin Rect[T]Pad_4000x2500_um (rotate 180) 2 3050 0)
    )
    (image Capacitors_SMD:C_1812_HandSoldering
      (outline (path signal 100  -2250 -1600  -2250 1600))
      (outline (path signal 100  2300 -1600  -2250 -1600))
      (outline (path signal 100  2300 1600  2300 -1600))
      (outline (path signal 100  -2250 1600  2300 1600))
      (outline (path signal 120  1800 1730  -1800 1730))
      (outline (path signal 120  -1800 -1730  1800 -1730))
      (outline (path signal 50  -4250 1850  4250 1850))
      (outline (path signal 50  -4250 1850  -4250 -1850))
      (outline (path signal 50  4250 -1850  4250 1850))
      (outline (path signal 50  4250 -1850  -4250 -1850))
      (pin Rect[T]Pad_2200x3000_um 1 -2900 0)
      (pin Rect[T]Pad_2200x3000_um 2 2900 0)
    )
    (image "Connectors_Terminal_Blocks:TerminalBlock_Altech_AK300-2_P5.00mm"
      (outline (path signal 120  -2650 6300  -2650 -6300))
      (outline (path signal 120  -2650 -6300  7700 -6300))
      (outline (path signal 120  7700 -6300  7700 -5350))
      (outline (path signal 120  7700 -5350  8200 -5600))
      (outline (path signal 120  8200 -5600  8200 -3700))
      (outline (path signal 120  8200 -3700  8200 -3650))
      (outline (path signal 120  8200 -3650  7700 -3900))
      (outline (path signal 120  7700 -3900  7700 1500))
      (outline (path signal 120  7700 1500  8200 1200))
      (outline (path signal 120  8200 1200  8200 6300))
      (outline (path signal 120  8200 6300  -2650 6300))
      (outline (path signal 100  -1260 -2540  1280 -2540))
      (outline (path signal 100  1280 -2540  1280 250))
      (outline (path signal 100  -1260 250  1280 250))
      (outline (path signal 100  -1260 -2540  -1260 250))
      (outline (path signal 100  3740 -2540  6280 -2540))
      (outline (path signal 100  6280 -2540  6280 250))
      (outline (path signal 100  3740 250  6280 250))
      (outline (path signal 100  3740 -2540  3740 250))
      (outline (path signal 100  7610 6220  7610 3170))
      (outline (path signal 100  7610 6220  -2580 6220))
      (outline (path signal 100  7610 6220  8110 6220))
      (outline (path signal 100  8110 6220  8110 1400))
      (outline (path signal 100  8110 1400  7610 1650))
      (outline (path signal 100  8110 -5460  7610 -5210))
      (outline (path signal 100  7610 -5210  7610 -6220))
      (outline (path signal 100  8110 -3810  7610 -4060))
      (outline (path signal 100  7610 -4060  7610 -5210))
      (outline (path signal 100  8110 -3810  8110 -5460))
      (outline (path signal 100  2980 -6220  2980 -4320))
      (outline (path signal 100  7050 250  7050 -4320))
      (outline (path signal 100  2980 -6220  7050 -6220))
      (outline (path signal 100  7050 -6220  7610 -6220))
      (outline (path signal 100  2040 -6220  2040 -4320))
      (outline (path signal 100  2040 -6220  2980 -6220))
      (outline (path signal 100  -2020 250  -2020 -4320))
      (outline (path signal 100  -2580 -6220  -2020 -6220))
      (outline (path signal 100  -2020 -6220  2040 -6220))
      (outline (path signal 100  2980 -4320  7050 -4320))
      (outline (path signal 100  2980 -4320  2980 250))
      (outline (path signal 100  7050 -4320  7050 -6220))
      (outline (path signal 100  2040 -4320  -2020 -4320))
      (outline (path signal 100  2040 -4320  2040 250))
      (outline (path signal 100  -2020 -4320  -2020 -6220))
      (outline (path signal 100  6670 -3680  6670 -510))
      (outline (path signal 100  6670 -3680  3360 -3680))
      (outline (path signal 100  3360 -3680  3360 -510))
      (outline (path signal 100  1660 -3680  1660 -510))
      (outline (path signal 100  1660 -3680  -1640 -3680))
      (outline (path signal 100  -1640 -3680  -1640 -510))
      (outline (path signal 100  -1640 -510  -1260 -510))
      (outline (path signal 100  1660 -510  1280 -510))
      (outline (path signal 100  3360 -510  3740 -510))
      (outline (path signal 100  6670 -510  6280 -510))
      (outline (path signal 100  -2580 -6220  -2580 640))
      (outline (path signal 100  -2580 640  -2580 3170))
      (outline (path signal 100  7610 1650  7610 640))
      (outline (path signal 100  7610 640  7610 -4060))
      (outline (path signal 100  -2580 3170  7610 3170))
      (outline (path signal 100  -2580 3170  -2580 6220))
      (outline (path signal 100  7610 3170  7610 1650))
      (outline (path signal 100  2980 3430  2980 5970))
      (outline (path signal 100  2980 5970  7050 5970))
      (outline (path signal 100  7050 5970  7050 3430))
      (outline (path signal 100  7050 3430  2980 3430))
      (outline (path signal 100  2040 3430  2040 5970))
      (outline (path signal 100  2040 3430  -2020 3430))
      (outline (path signal 100  -2020 3430  -2020 5970))
      (outline (path signal 100  2040 5970  -2020 5970))
      (outline (path signal 100  3390 4450  6440 5080))
      (outline (path signal 100  3520 4320  6560 4950))
      (outline (path signal 100  -1620 4450  1440 5080))
      (outline (path signal 100  -1490 4320  1560 4950))
      (outline (path signal 100  -2020 250  -1640 250))
      (outline (path signal 100  2040 250  1660 250))
      (outline (path signal 100  1660 250  -1640 250))
      (outline (path signal 100  -2580 640  -1640 640))
      (outline (path signal 100  -1640 640  1660 640))
      (outline (path signal 100  1660 640  3360 640))
      (outline (path signal 100  7610 640  6670 640))
      (outline (path signal 100  6670 640  3360 640))
      (outline (path signal 100  7050 250  6670 250))
      (outline (path signal 100  2980 250  3360 250))
      (outline (path signal 100  3360 250  6670 250))
      (outline (path signal 50  -2830 6470  8360 6470))
      (outline (path signal 50  -2830 6470  -2830 -6470))
      (outline (path signal 50  8360 -6470  8360 6470))
      (outline (path signal 50  8360 -6470  -2830 -6470))
      (pin Rect[A]Pad_1980x3960_um 1 0 0)
      (pin Oval[A]Pad_1980x3960_um 2 5000 0)
    )
    (image Pin_Headers:Pin_Header_Straight_1x07_Pitch2.00mm
      (outline (path signal 100  -500 1000  1000 1000))
      (outline (path signal 100  1000 1000  1000 -13000))
      (outline (path signal 100  1000 -13000  -1000 -13000))
      (outline (path signal 100  -1000 -13000  -1000 500))
      (outline (path signal 100  -1000 500  -500 1000))
      (outline (path signal 120  -1060 -13060  1060 -13060))
      (outline (path signal 120  -1060 -1000  -1060 -13060))
      (outline (path signal 120  1060 -1000  1060 -13060))
      (outline (path signal 120  -1060 -1000  1060 -1000))
      (outline (path signal 120  -1060 0  -1060 1060))
      (outline (path signal 120  -1060 1060  0 1060))
      (outline (path signal 50  -1500 1500  -1500 -13500))
      (outline (path signal 50  -1500 -13500  1500 -13500))
      (outline (path signal 50  1500 -13500  1500 1500))
      (outline (path signal 50  1500 1500  -1500 1500))
      (pin Rect[A]Pad_1350x1350_um 1 0 0)
      (pin Oval[A]Pad_1350x1350_um 2 0 -2000)
      (pin Oval[A]Pad_1350x1350_um 3 0 -4000)
      (pin Oval[A]Pad_1350x1350_um 4 0 -6000)
      (pin Oval[A]Pad_1350x1350_um 5 0 -8000)
      (pin Oval[A]Pad_1350x1350_um 6 0 -10000)
      (pin Oval[A]Pad_1350x1350_um 7 0 -12000)
    )
    (image Resistors_SMD:R_2512_HandSoldering
      (outline (path signal 100  -3150 -1600  -3150 1600))
      (outline (path signal 100  3150 -1600  -3150 -1600))
      (outline (path signal 100  3150 1600  3150 -1600))
      (outline (path signal 100  -3150 1600  3150 1600))
      (outline (path signal 120  2600 -1820  -2600 -1820))
      (outline (path signal 120  -2600 1820  2600 1820))
      (outline (path signal 50  -5560 1850  5550 1850))
      (outline (path signal 50  -5560 1850  -5560 -1850))
      (outline (path signal 50  5550 -1850  5550 1850))
      (outline (path signal 50  5550 -1850  -5560 -1850))
      (pin Rect[T]Pad_2700x3200_um 1 -3950 0)
      (pin Rect[T]Pad_2700x3200_um 2 3950 0)
    )
    (image "SOIC127P1420X340-21N:SOIC127P1420X340-21N"
      (outline (path signal 152.4  7924.8 5715  8940.8 5715))
      (outline (path signal 152.4  -8966.2 -5715  -7950.2 -5715))
      (outline (path signal 152.4  5562.6 6248.4  5562.6 8001))
      (outline (path signal 152.4  5562.6 4978.4  5562.6 5181.6))
      (outline (path signal 152.4  5562.6 3708.4  5562.6 3911.6))
      (outline (path signal 152.4  5562.6 2438.4  5562.6 2641.6))
      (outline (path signal 152.4  5562.6 1168.4  5562.6 1371.6))
      (outline (path signal 152.4  5562.6 -101.6  5562.6 101.6))
      (outline (path signal 152.4  -5562.6 -8001  5562.6 -8001))
      (outline (path signal 152.4  5562.6 -8001  5562.6 -6248.4))
      (outline (path signal 152.4  5562.6 8001  304.8 8001))
      (outline (path signal 152.4  304.8 8001  -304.8 8001))
      (outline (path signal 152.4  -304.8 8001  -5562.6 8001))
      (outline (path signal 152.4  -5562.6 8001  -5562.6 6248.4))
      (outline (path signal 152.4  -5562.6 5181.6  -5562.6 4978.4))
      (outline (path signal 152.4  -5562.6 3911.6  -5562.6 3708.4))
      (outline (path signal 152.4  -5562.6 2641.6  -5562.6 2438.4))
      (outline (path signal 152.4  -5562.6 1371.6  -5562.6 1168.4))
      (outline (path signal 152.4  -5562.6 101.6  -5562.6 -101.6))
      (outline (path signal 152.4  -5562.6 -1168.4  -5562.6 -1371.6))
      (outline (path signal 152.4  -5562.6 -2438.4  -5562.6 -2641.6))
      (outline (path signal 152.4  -5562.6 -3708.4  -5562.6 -3911.6))
      (outline (path signal 152.4  -5562.6 -4978.4  -5562.6 -5181.6))
      (outline (path signal 152.4  -5562.6 -6248.4  -5562.6 -8001))
      (outline (path signal 152.4  5562.6 -5181.6  5562.6 -4978.4))
      (outline (path signal 152.4  5562.6 -3911.6  5562.6 -3708.4))
      (outline (path signal 152.4  5562.6 -2641.6  5562.6 -2438.4))
      (outline (path signal 152.4  5562.6 -1371.6  5562.6 -1168.4))
      (outline (path signal 0  -5562.6 5461  -5562.6 5969))
      (outline (path signal 0  -5562.6 5969  -7213.6 5969))
      (outline (path signal 0  -7213.6 5969  -7213.6 5461))
      (outline (path signal 0  -7213.6 5461  -5562.6 5461))
      (outline (path signal 0  -5562.6 4191  -5562.6 4699))
      (outline (path signal 0  -5562.6 4699  -7213.6 4699))
      (outline (path signal 0  -7213.6 4699  -7213.6 4191))
      (outline (path signal 0  -7213.6 4191  -5562.6 4191))
      (outline (path signal 0  -5562.6 2921  -5562.6 3429))
      (outline (path signal 0  -5562.6 3429  -7213.6 3429))
      (outline (path signal 0  -7213.6 3429  -7213.6 2921))
      (outline (path signal 0  -7213.6 2921  -5562.6 2921))
      (outline (path signal 0  -5562.6 1651  -5562.6 2159))
      (outline (path signal 0  -5562.6 2159  -7213.6 2159))
      (outline (path signal 0  -7213.6 2159  -7213.6 1651))
      (outline (path signal 0  -7213.6 1651  -5562.6 1651))
      (outline (path signal 0  -5562.6 381  -5562.6 889))
      (outline (path signal 0  -5562.6 889  -7213.6 889))
      (outline (path signal 0  -7213.6 889  -7213.6 381))
      (outline (path signal 0  -7213.6 381  -5562.6 381))
      (outline (path signal 0  -5562.6 -889  -5562.6 -381))
      (outline (path signal 0  -5562.6 -381  -7213.6 -381))
      (outline (path signal 0  -7213.6 -381  -7213.6 -889))
      (outline (path signal 0  -7213.6 -889  -5562.6 -889))
      (outline (path signal 0  -5562.6 -2159  -5562.6 -1651))
      (outline (path signal 0  -5562.6 -1651  -7213.6 -1651))
      (outline (path signal 0  -7213.6 -1651  -7213.6 -2159))
      (outline (path signal 0  -7213.6 -2159  -5562.6 -2159))
      (outline (path signal 0  -5562.6 -3429  -5562.6 -2921))
      (outline (path signal 0  -5562.6 -2921  -7213.6 -2921))
      (outline (path signal 0  -7213.6 -2921  -7213.6 -3429))
      (outline (path signal 0  -7213.6 -3429  -5562.6 -3429))
      (outline (path signal 0  -5562.6 -4699  -5562.6 -4191))
      (outline (path signal 0  -5562.6 -4191  -7213.6 -4191))
      (outline (path signal 0  -7213.6 -4191  -7213.6 -4699))
      (outline (path signal 0  -7213.6 -4699  -5562.6 -4699))
      (outline (path signal 0  -5562.6 -5969  -5562.6 -5461))
      (outline (path signal 0  -5562.6 -5461  -7213.6 -5461))
      (outline (path signal 0  -7213.6 -5461  -7213.6 -5969))
      (outline (path signal 0  -7213.6 -5969  -5562.6 -5969))
      (outline (path signal 0  5562.6 -5461  5562.6 -5969))
      (outline (path signal 0  5562.6 -5969  7213.6 -5969))
      (outline (path signal 0  7213.6 -5969  7213.6 -5461))
      (outline (path signal 0  7213.6 -5461  5562.6 -5461))
      (outline (path signal 0  5562.6 -4191  5562.6 -4699))
      (outline (path signal 0  5562.6 -4699  7213.6 -4699))
      (outline (path signal 0  7213.6 -4699  7213.6 -4191))
      (outline (path signal 0  7213.6 -4191  5562.6 -4191))
      (outline (path signal 0  5562.6 -2921  5562.6 -3429))
      (outline (path signal 0  5562.6 -3429  7213.6 -3429))
      (outline (path signal 0  7213.6 -3429  7213.6 -2921))
      (outline (path signal 0  7213.6 -2921  5562.6 -2921))
      (outline (path signal 0  5562.6 -1651  5562.6 -2159))
      (outline (path signal 0  5562.6 -2159  7213.6 -2159))
      (outline (path signal 0  7213.6 -2159  7213.6 -1651))
      (outline (path signal 0  7213.6 -1651  5562.6 -1651))
      (outline (path signal 0  5562.6 -381  5562.6 -889))
      (outline (path signal 0  5562.6 -889  7213.6 -889))
      (outline (path signal 0  7213.6 -889  7213.6 -381))
      (outline (path signal 0  7213.6 -381  5562.6 -381))
      (outline (path signal 0  5562.6 889  5562.6 381))
      (outline (path signal 0  5562.6 381  7213.6 381))
      (outline (path signal 0  7213.6 381  7213.6 889))
      (outline (path signal 0  7213.6 889  5562.6 889))
      (outline (path signal 0  5562.6 2159  5562.6 1651))
      (outline (path signal 0  5562.6 1651  7213.6 1651))
      (outline (path signal 0  7213.6 1651  7213.6 2159))
      (outline (path signal 0  7213.6 2159  5562.6 2159))
      (outline (path signal 0  5562.6 3429  5562.6 2921))
      (outline (path signal 0  5562.6 2921  7213.6 2921))
      (outline (path signal 0  7213.6 2921  7213.6 3429))
      (outline (path signal 0  7213.6 3429  5562.6 3429))
      (outline (path signal 0  5562.6 4699  5562.6 4191))
      (outline (path signal 0  5562.6 4191  7213.6 4191))
      (outline (path signal 0  7213.6 4191  7213.6 4699))
      (outline (path signal 0  7213.6 4699  5562.6 4699))
      (outline (path signal 0  5562.6 5969  5562.6 5461))
      (outline (path signal 0  5562.6 5461  7213.6 5461))
      (outline (path signal 0  7213.6 5461  7213.6 5969))
      (outline (path signal 0  7213.6 5969  5562.6 5969))
      (outline (path signal 0  -5562.6 -8001  5562.6 -8001))
      (outline (path signal 0  5562.6 -8001  5562.6 8001))
      (outline (path signal 0  5562.6 8001  304.8 8001))
      (outline (path signal 0  304.8 8001  -304.8 8001))
      (outline (path signal 0  -304.8 8001  -5562.6 8001))
      (outline (path signal 0  -5562.6 8001  -5562.6 -8001))
      (pin Rect[T]Pad_1803.4x558.8_um 1 -6680.2 5715)
      (pin Rect[T]Pad_1803.4x558.8_um 2 -6680.2 4445)
      (pin Rect[T]Pad_1803.4x558.8_um 3 -6680.2 3175)
      (pin Rect[T]Pad_1803.4x558.8_um 4 -6680.2 1905)
      (pin Rect[T]Pad_1803.4x558.8_um 5 -6680.2 635)
      (pin Rect[T]Pad_1803.4x558.8_um 6 -6680.2 -635)
      (pin Rect[T]Pad_1803.4x558.8_um 7 -6680.2 -1905)
      (pin Rect[T]Pad_1803.4x558.8_um 8 -6680.2 -3175)
      (pin Rect[T]Pad_1803.4x558.8_um 9 -6680.2 -4445)
      (pin Rect[T]Pad_1803.4x558.8_um 10 -6680.2 -5715)
      (pin Rect[T]Pad_1803.4x558.8_um 11 6680.2 -5715)
      (pin Rect[T]Pad_1803.4x558.8_um 12 6680.2 -4445)
      (pin Rect[T]Pad_1803.4x558.8_um 13 6680.2 -3175)
      (pin Rect[T]Pad_1803.4x558.8_um 14 6680.2 -1905)
      (pin Rect[T]Pad_1803.4x558.8_um 15 6680.2 -635)
      (pin Rect[T]Pad_1803.4x558.8_um 16 6680.2 635)
      (pin Rect[T]Pad_1803.4x558.8_um 17 6680.2 1905)
      (pin Rect[T]Pad_1803.4x558.8_um 18 6680.2 3175)
      (pin Rect[T]Pad_1803.4x558.8_um 19 6680.2 4445)
      (pin Rect[T]Pad_1803.4x558.8_um 20 6680.2 5715)
      (pin Rect[T]Pad_7188.2x12598.4_um 21 0 0)
    )
    (padstack Oval[A]Pad_1350x1350_um
      (shape (path F.Cu 1350  0 0  0 0))
      (shape (path B.Cu 1350  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_1980x3960_um
      (shape (path F.Cu 1980  0 -990  0 990))
      (shape (path B.Cu 1980  0 -990  0 990))
      (attach off)
    )
    (padstack Rect[T]Pad_2200x3000_um
      (shape (rect F.Cu -1100 -1500 1100 1500))
      (attach off)
    )
    (padstack Rect[T]Pad_2700x3200_um
      (shape (rect F.Cu -1350 -1600 1350 1600))
      (attach off)
    )
    (padstack Rect[T]Pad_3750x2500_um
      (shape (rect F.Cu -1875 -1250 1875 1250))
      (attach off)
    )
    (padstack Rect[T]Pad_4000x2500_um
      (shape (rect F.Cu -2000 -1250 2000 1250))
      (attach off)
    )
    (padstack Rect[T]Pad_7188.2x12598.4_um
      (shape (rect F.Cu -3594.1 -6299.2 3594.1 6299.2))
      (attach off)
    )
    (padstack Rect[A]Pad_1350x1350_um
      (shape (rect F.Cu -675 -675 675 675))
      (shape (rect B.Cu -675 -675 675 675))
      (attach off)
    )
    (padstack Rect[T]Pad_1803.4x558.8_um
      (shape (rect F.Cu -901.7 -279.4 901.7 279.4))
      (attach off)
    )
    (padstack Rect[A]Pad_1980x3960_um
      (shape (rect F.Cu -990 -1980 990 1980))
      (shape (rect B.Cu -990 -1980 990 1980))
      (attach off)
    )
    (padstack "Via[0-1]_600:400_um"
      (shape (circle F.Cu 600))
      (shape (circle B.Cu 600))
      (attach off)
    )
  )
  (network
    (net "Net-(C1-Pad1)"
      (pins C1-1 J2-5 R1-1 U1-8)
    )
    (net GND
      (pins C1-2 C2-2 C3-2 U1-1)
    )
    (net "Net-(C2-Pad1)"
      (pins C2-1 J3-1 U1-16)
    )
    (net "Net-(C3-Pad1)"
      (pins C3-1 U1-17)
    )
    (net "Net-(J1-Pad1)"
      (pins J1-1 U1-6)
    )
    (net "Net-(J1-Pad2)"
      (pins J1-2 U1-15)
    )
    (net "Net-(J2-Pad1)"
      (pins J2-1 U1-3)
    )
    (net "Net-(J2-Pad2)"
      (pins J2-2 U1-19)
    )
    (net "Net-(J2-Pad3)"
      (pins J2-3 U1-20)
    )
    (net "Net-(J2-Pad4)"
      (pins J2-4 U1-2)
    )
    (net "Net-(J2-Pad6)"
      (pins J2-6 U1-18)
    )
    (net "Net-(J2-Pad7)"
      (pins J2-7 U1-13)
    )
    (net "Net-(J3-Pad2)"
      (pins J3-2 R1-2 U1-10)
    )
    (net "Net-(U1-Pad4)"
      (pins U1-4)
    )
    (net "Net-(U1-Pad5)"
      (pins U1-5)
    )
    (net "Net-(U1-Pad7)"
      (pins U1-7)
    )
    (net "Net-(U1-Pad9)"
      (pins U1-9)
    )
    (net "Net-(U1-Pad11)"
      (pins U1-11)
    )
    (net "Net-(U1-Pad12)"
      (pins U1-12)
    )
    (net "Net-(U1-Pad14)"
      (pins U1-14)
    )
    (class kicad_default "" GND "Net-(C1-Pad1)" "Net-(C3-Pad1)" "Net-(J2-Pad1)"
      "Net-(J2-Pad2)" "Net-(J2-Pad3)" "Net-(J2-Pad4)" "Net-(J2-Pad6)" "Net-(J2-Pad7)"
      "Net-(U1-Pad11)" "Net-(U1-Pad12)" "Net-(U1-Pad14)" "Net-(U1-Pad4)" "Net-(U1-Pad5)"
      "Net-(U1-Pad7)" "Net-(U1-Pad9)"
      (circuit
        (use_via Via[0-1]_600:400_um)
      )
      (rule
        (width 250)
        (clearance 200.1)
      )
    )
    (class Power "Net-(C2-Pad1)" "Net-(J1-Pad1)" "Net-(J1-Pad2)" "Net-(J3-Pad2)"
      (circuit
        (use_via Via[0-1]_600:400_um)
      )
      (rule
        (width 2640)
        (clearance 300.1)
      )
    )
  )
  (wiring
  )
)
