Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Mon Jul 25 01:15:11 2022
| Host         : DESKTOP-25B4PUN running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file topmodule_fourbit_tiny_processor_timing_summary_routed.rpt -rpx topmodule_fourbit_tiny_processor_timing_summary_routed.rpx -warn_on_violation
| Design       : topmodule_fourbit_tiny_processor
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 36 register/latch pins with no clock driven by root clock pin: count_reg[24]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 102 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.672        0.000                      0                   25        0.308        0.000                      0                   25        3.500        0.000                       0                    26  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.672        0.000                      0                   25        0.308        0.000                      0                   25        3.500        0.000                       0                    26  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.672ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.308ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.672ns  (required time - arrival time)
  Source:                 count_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.402ns  (logic 0.995ns (29.249%)  route 2.407ns (70.751%))
  Logic Levels:           2  (BUFG=1 CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.272ns = ( 13.272 - 8.000 ) 
    Source Clock Delay      (SCD):    5.755ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.657     5.755    sysclk_IBUF_BUFG
    SLICE_X50Y47         FDCE                                         r  count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y47         FDCE (Prop_fdce_C_Q)         0.518     6.273 r  count_reg[24]/Q
                         net (fo=1, routed)           0.591     6.864    count_reg[24]__0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     6.965 r  count_reg_BUFG[24]_inst/O
                         net (fo=37, routed)          1.816     8.781    count_reg_BUFG[24]
    SLICE_X50Y47         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.376     9.157 r  count_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.157    count_reg[24]_i_1_n_7
    SLICE_X50Y47         FDCE                                         r  count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.483    13.272    sysclk_IBUF_BUFG
    SLICE_X50Y47         FDCE                                         r  count_reg[24]/C
                         clock pessimism              0.483    13.755    
                         clock uncertainty           -0.035    13.719    
    SLICE_X50Y47         FDCE (Setup_fdce_C_D)        0.109    13.828    count_reg[24]
  -------------------------------------------------------------------
                         required time                         13.828    
                         arrival time                          -9.157    
  -------------------------------------------------------------------
                         slack                                  4.672    

Slack (MET) :             5.231ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.819ns  (logic 1.966ns (69.749%)  route 0.853ns (30.251%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.271ns = ( 13.271 - 8.000 ) 
    Source Clock Delay      (SCD):    5.753ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.655     5.753    sysclk_IBUF_BUFG
    SLICE_X50Y41         FDCE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y41         FDCE (Prop_fdce_C_Q)         0.518     6.271 r  count_reg[1]/Q
                         net (fo=1, routed)           0.853     7.123    count_reg_n_0_[1]
    SLICE_X50Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.780 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.780    count_reg[0]_i_1_n_0
    SLICE_X50Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.897 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.897    count_reg[4]_i_1_n_0
    SLICE_X50Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.014 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.014    count_reg[8]_i_1_n_0
    SLICE_X50Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.131 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.131    count_reg[12]_i_1_n_0
    SLICE_X50Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.248 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.248    count_reg[16]_i_1_n_0
    SLICE_X50Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.571 r  count_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.571    count_reg[20]_i_1_n_6
    SLICE_X50Y46         FDCE                                         r  count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.482    13.271    sysclk_IBUF_BUFG
    SLICE_X50Y46         FDCE                                         r  count_reg[21]/C
                         clock pessimism              0.458    13.729    
                         clock uncertainty           -0.035    13.693    
    SLICE_X50Y46         FDCE (Setup_fdce_C_D)        0.109    13.802    count_reg[21]
  -------------------------------------------------------------------
                         required time                         13.802    
                         arrival time                          -8.571    
  -------------------------------------------------------------------
                         slack                                  5.231    

Slack (MET) :             5.239ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.811ns  (logic 1.958ns (69.663%)  route 0.853ns (30.337%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.271ns = ( 13.271 - 8.000 ) 
    Source Clock Delay      (SCD):    5.753ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.655     5.753    sysclk_IBUF_BUFG
    SLICE_X50Y41         FDCE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y41         FDCE (Prop_fdce_C_Q)         0.518     6.271 r  count_reg[1]/Q
                         net (fo=1, routed)           0.853     7.123    count_reg_n_0_[1]
    SLICE_X50Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.780 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.780    count_reg[0]_i_1_n_0
    SLICE_X50Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.897 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.897    count_reg[4]_i_1_n_0
    SLICE_X50Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.014 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.014    count_reg[8]_i_1_n_0
    SLICE_X50Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.131 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.131    count_reg[12]_i_1_n_0
    SLICE_X50Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.248 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.248    count_reg[16]_i_1_n_0
    SLICE_X50Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.563 r  count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.563    count_reg[20]_i_1_n_4
    SLICE_X50Y46         FDCE                                         r  count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.482    13.271    sysclk_IBUF_BUFG
    SLICE_X50Y46         FDCE                                         r  count_reg[23]/C
                         clock pessimism              0.458    13.729    
                         clock uncertainty           -0.035    13.693    
    SLICE_X50Y46         FDCE (Setup_fdce_C_D)        0.109    13.802    count_reg[23]
  -------------------------------------------------------------------
                         required time                         13.802    
                         arrival time                          -8.563    
  -------------------------------------------------------------------
                         slack                                  5.239    

Slack (MET) :             5.315ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.735ns  (logic 1.882ns (68.820%)  route 0.853ns (31.180%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.271ns = ( 13.271 - 8.000 ) 
    Source Clock Delay      (SCD):    5.753ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.655     5.753    sysclk_IBUF_BUFG
    SLICE_X50Y41         FDCE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y41         FDCE (Prop_fdce_C_Q)         0.518     6.271 r  count_reg[1]/Q
                         net (fo=1, routed)           0.853     7.123    count_reg_n_0_[1]
    SLICE_X50Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.780 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.780    count_reg[0]_i_1_n_0
    SLICE_X50Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.897 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.897    count_reg[4]_i_1_n_0
    SLICE_X50Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.014 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.014    count_reg[8]_i_1_n_0
    SLICE_X50Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.131 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.131    count_reg[12]_i_1_n_0
    SLICE_X50Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.248 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.248    count_reg[16]_i_1_n_0
    SLICE_X50Y46         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.487 r  count_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.487    count_reg[20]_i_1_n_5
    SLICE_X50Y46         FDCE                                         r  count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.482    13.271    sysclk_IBUF_BUFG
    SLICE_X50Y46         FDCE                                         r  count_reg[22]/C
                         clock pessimism              0.458    13.729    
                         clock uncertainty           -0.035    13.693    
    SLICE_X50Y46         FDCE (Setup_fdce_C_D)        0.109    13.802    count_reg[22]
  -------------------------------------------------------------------
                         required time                         13.802    
                         arrival time                          -8.487    
  -------------------------------------------------------------------
                         slack                                  5.315    

Slack (MET) :             5.335ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.715ns  (logic 1.862ns (68.590%)  route 0.853ns (31.410%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.271ns = ( 13.271 - 8.000 ) 
    Source Clock Delay      (SCD):    5.753ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.655     5.753    sysclk_IBUF_BUFG
    SLICE_X50Y41         FDCE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y41         FDCE (Prop_fdce_C_Q)         0.518     6.271 r  count_reg[1]/Q
                         net (fo=1, routed)           0.853     7.123    count_reg_n_0_[1]
    SLICE_X50Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.780 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.780    count_reg[0]_i_1_n_0
    SLICE_X50Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.897 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.897    count_reg[4]_i_1_n_0
    SLICE_X50Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.014 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.014    count_reg[8]_i_1_n_0
    SLICE_X50Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.131 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.131    count_reg[12]_i_1_n_0
    SLICE_X50Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.248 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.248    count_reg[16]_i_1_n_0
    SLICE_X50Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.467 r  count_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.467    count_reg[20]_i_1_n_7
    SLICE_X50Y46         FDCE                                         r  count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.482    13.271    sysclk_IBUF_BUFG
    SLICE_X50Y46         FDCE                                         r  count_reg[20]/C
                         clock pessimism              0.458    13.729    
                         clock uncertainty           -0.035    13.693    
    SLICE_X50Y46         FDCE (Setup_fdce_C_D)        0.109    13.802    count_reg[20]
  -------------------------------------------------------------------
                         required time                         13.802    
                         arrival time                          -8.467    
  -------------------------------------------------------------------
                         slack                                  5.335    

Slack (MET) :             5.348ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.702ns  (logic 1.849ns (68.439%)  route 0.853ns (31.561%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.271ns = ( 13.271 - 8.000 ) 
    Source Clock Delay      (SCD):    5.753ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.655     5.753    sysclk_IBUF_BUFG
    SLICE_X50Y41         FDCE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y41         FDCE (Prop_fdce_C_Q)         0.518     6.271 r  count_reg[1]/Q
                         net (fo=1, routed)           0.853     7.123    count_reg_n_0_[1]
    SLICE_X50Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.780 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.780    count_reg[0]_i_1_n_0
    SLICE_X50Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.897 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.897    count_reg[4]_i_1_n_0
    SLICE_X50Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.014 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.014    count_reg[8]_i_1_n_0
    SLICE_X50Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.131 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.131    count_reg[12]_i_1_n_0
    SLICE_X50Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.454 r  count_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.454    count_reg[16]_i_1_n_6
    SLICE_X50Y45         FDCE                                         r  count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.482    13.271    sysclk_IBUF_BUFG
    SLICE_X50Y45         FDCE                                         r  count_reg[17]/C
                         clock pessimism              0.458    13.729    
                         clock uncertainty           -0.035    13.693    
    SLICE_X50Y45         FDCE (Setup_fdce_C_D)        0.109    13.802    count_reg[17]
  -------------------------------------------------------------------
                         required time                         13.802    
                         arrival time                          -8.454    
  -------------------------------------------------------------------
                         slack                                  5.348    

Slack (MET) :             5.356ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.694ns  (logic 1.841ns (68.345%)  route 0.853ns (31.655%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.271ns = ( 13.271 - 8.000 ) 
    Source Clock Delay      (SCD):    5.753ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.655     5.753    sysclk_IBUF_BUFG
    SLICE_X50Y41         FDCE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y41         FDCE (Prop_fdce_C_Q)         0.518     6.271 r  count_reg[1]/Q
                         net (fo=1, routed)           0.853     7.123    count_reg_n_0_[1]
    SLICE_X50Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.780 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.780    count_reg[0]_i_1_n_0
    SLICE_X50Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.897 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.897    count_reg[4]_i_1_n_0
    SLICE_X50Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.014 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.014    count_reg[8]_i_1_n_0
    SLICE_X50Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.131 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.131    count_reg[12]_i_1_n_0
    SLICE_X50Y45         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.446 r  count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.446    count_reg[16]_i_1_n_4
    SLICE_X50Y45         FDCE                                         r  count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.482    13.271    sysclk_IBUF_BUFG
    SLICE_X50Y45         FDCE                                         r  count_reg[19]/C
                         clock pessimism              0.458    13.729    
                         clock uncertainty           -0.035    13.693    
    SLICE_X50Y45         FDCE (Setup_fdce_C_D)        0.109    13.802    count_reg[19]
  -------------------------------------------------------------------
                         required time                         13.802    
                         arrival time                          -8.446    
  -------------------------------------------------------------------
                         slack                                  5.356    

Slack (MET) :             5.432ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.618ns  (logic 1.765ns (67.426%)  route 0.853ns (32.574%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.271ns = ( 13.271 - 8.000 ) 
    Source Clock Delay      (SCD):    5.753ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.655     5.753    sysclk_IBUF_BUFG
    SLICE_X50Y41         FDCE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y41         FDCE (Prop_fdce_C_Q)         0.518     6.271 r  count_reg[1]/Q
                         net (fo=1, routed)           0.853     7.123    count_reg_n_0_[1]
    SLICE_X50Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.780 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.780    count_reg[0]_i_1_n_0
    SLICE_X50Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.897 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.897    count_reg[4]_i_1_n_0
    SLICE_X50Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.014 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.014    count_reg[8]_i_1_n_0
    SLICE_X50Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.131 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.131    count_reg[12]_i_1_n_0
    SLICE_X50Y45         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.370 r  count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.370    count_reg[16]_i_1_n_5
    SLICE_X50Y45         FDCE                                         r  count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.482    13.271    sysclk_IBUF_BUFG
    SLICE_X50Y45         FDCE                                         r  count_reg[18]/C
                         clock pessimism              0.458    13.729    
                         clock uncertainty           -0.035    13.693    
    SLICE_X50Y45         FDCE (Setup_fdce_C_D)        0.109    13.802    count_reg[18]
  -------------------------------------------------------------------
                         required time                         13.802    
                         arrival time                          -8.370    
  -------------------------------------------------------------------
                         slack                                  5.432    

Slack (MET) :             5.452ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.598ns  (logic 1.745ns (67.175%)  route 0.853ns (32.825%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.271ns = ( 13.271 - 8.000 ) 
    Source Clock Delay      (SCD):    5.753ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.655     5.753    sysclk_IBUF_BUFG
    SLICE_X50Y41         FDCE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y41         FDCE (Prop_fdce_C_Q)         0.518     6.271 r  count_reg[1]/Q
                         net (fo=1, routed)           0.853     7.123    count_reg_n_0_[1]
    SLICE_X50Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.780 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.780    count_reg[0]_i_1_n_0
    SLICE_X50Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.897 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.897    count_reg[4]_i_1_n_0
    SLICE_X50Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.014 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.014    count_reg[8]_i_1_n_0
    SLICE_X50Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.131 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.131    count_reg[12]_i_1_n_0
    SLICE_X50Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.350 r  count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.350    count_reg[16]_i_1_n_7
    SLICE_X50Y45         FDCE                                         r  count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.482    13.271    sysclk_IBUF_BUFG
    SLICE_X50Y45         FDCE                                         r  count_reg[16]/C
                         clock pessimism              0.458    13.729    
                         clock uncertainty           -0.035    13.693    
    SLICE_X50Y45         FDCE (Setup_fdce_C_D)        0.109    13.802    count_reg[16]
  -------------------------------------------------------------------
                         required time                         13.802    
                         arrival time                          -8.350    
  -------------------------------------------------------------------
                         slack                                  5.452    

Slack (MET) :             5.465ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.585ns  (logic 1.732ns (67.010%)  route 0.853ns (32.990%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.271ns = ( 13.271 - 8.000 ) 
    Source Clock Delay      (SCD):    5.753ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.655     5.753    sysclk_IBUF_BUFG
    SLICE_X50Y41         FDCE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y41         FDCE (Prop_fdce_C_Q)         0.518     6.271 r  count_reg[1]/Q
                         net (fo=1, routed)           0.853     7.123    count_reg_n_0_[1]
    SLICE_X50Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.780 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.780    count_reg[0]_i_1_n_0
    SLICE_X50Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.897 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.897    count_reg[4]_i_1_n_0
    SLICE_X50Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.014 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.014    count_reg[8]_i_1_n_0
    SLICE_X50Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.337 r  count_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.337    count_reg[12]_i_1_n_6
    SLICE_X50Y44         FDCE                                         r  count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.482    13.271    sysclk_IBUF_BUFG
    SLICE_X50Y44         FDCE                                         r  count_reg[13]/C
                         clock pessimism              0.458    13.729    
                         clock uncertainty           -0.035    13.693    
    SLICE_X50Y44         FDCE (Setup_fdce_C_D)        0.109    13.802    count_reg[13]
  -------------------------------------------------------------------
                         required time                         13.802    
                         arrival time                          -8.337    
  -------------------------------------------------------------------
                         slack                                  5.465    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.279ns (63.107%)  route 0.163ns (36.893%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.191ns
    Source Clock Delay      (SCD):    1.667ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.557     1.667    sysclk_IBUF_BUFG
    SLICE_X50Y41         FDCE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y41         FDCE (Prop_fdce_C_Q)         0.164     1.831 f  count_reg[0]/Q
                         net (fo=1, routed)           0.163     1.994    count_reg_n_0_[0]
    SLICE_X50Y41         LUT1 (Prop_lut1_I0_O)        0.045     2.039 r  count[0]_i_2/O
                         net (fo=1, routed)           0.000     2.039    count[0]_i_2_n_0
    SLICE_X50Y41         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.109 r  count_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.109    count_reg[0]_i_1_n_7
    SLICE_X50Y41         FDCE                                         r  count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.824     2.191    sysclk_IBUF_BUFG
    SLICE_X50Y41         FDCE                                         r  count_reg[0]/C
                         clock pessimism             -0.524     1.667    
    SLICE_X50Y41         FDCE (Hold_fdce_C_D)         0.134     1.801    count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.801    
                         arrival time                           2.109    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.273ns (61.259%)  route 0.173ns (38.741%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.192ns
    Source Clock Delay      (SCD):    1.668ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.558     1.668    sysclk_IBUF_BUFG
    SLICE_X50Y43         FDCE                                         r  count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y43         FDCE (Prop_fdce_C_Q)         0.164     1.832 r  count_reg[11]/Q
                         net (fo=1, routed)           0.173     2.005    count_reg_n_0_[11]
    SLICE_X50Y43         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     2.114 r  count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.114    count_reg[8]_i_1_n_4
    SLICE_X50Y43         FDCE                                         r  count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.825     2.192    sysclk_IBUF_BUFG
    SLICE_X50Y43         FDCE                                         r  count_reg[11]/C
                         clock pessimism             -0.524     1.668    
    SLICE_X50Y43         FDCE (Hold_fdce_C_D)         0.134     1.802    count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.802    
                         arrival time                           2.114    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.273ns (61.259%)  route 0.173ns (38.741%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.191ns
    Source Clock Delay      (SCD):    1.667ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.557     1.667    sysclk_IBUF_BUFG
    SLICE_X50Y41         FDCE                                         r  count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y41         FDCE (Prop_fdce_C_Q)         0.164     1.831 r  count_reg[3]/Q
                         net (fo=1, routed)           0.173     2.004    count_reg_n_0_[3]
    SLICE_X50Y41         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     2.113 r  count_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.113    count_reg[0]_i_1_n_4
    SLICE_X50Y41         FDCE                                         r  count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.824     2.191    sysclk_IBUF_BUFG
    SLICE_X50Y41         FDCE                                         r  count_reg[3]/C
                         clock pessimism             -0.524     1.667    
    SLICE_X50Y41         FDCE (Hold_fdce_C_D)         0.134     1.801    count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.801    
                         arrival time                           2.113    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 count_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.279ns (62.071%)  route 0.170ns (37.929%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.192ns
    Source Clock Delay      (SCD):    1.668ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.558     1.668    sysclk_IBUF_BUFG
    SLICE_X50Y45         FDCE                                         r  count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y45         FDCE (Prop_fdce_C_Q)         0.164     1.832 r  count_reg[16]/Q
                         net (fo=1, routed)           0.170     2.002    count_reg_n_0_[16]
    SLICE_X50Y45         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     2.117 r  count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.117    count_reg[16]_i_1_n_7
    SLICE_X50Y45         FDCE                                         r  count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.825     2.192    sysclk_IBUF_BUFG
    SLICE_X50Y45         FDCE                                         r  count_reg[16]/C
                         clock pessimism             -0.524     1.668    
    SLICE_X50Y45         FDCE (Hold_fdce_C_D)         0.134     1.802    count_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.802    
                         arrival time                           2.117    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 count_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.279ns (62.071%)  route 0.170ns (37.929%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.192ns
    Source Clock Delay      (SCD):    1.668ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.558     1.668    sysclk_IBUF_BUFG
    SLICE_X50Y46         FDCE                                         r  count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y46         FDCE (Prop_fdce_C_Q)         0.164     1.832 r  count_reg[20]/Q
                         net (fo=1, routed)           0.170     2.002    count_reg_n_0_[20]
    SLICE_X50Y46         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     2.117 r  count_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.117    count_reg[20]_i_1_n_7
    SLICE_X50Y46         FDCE                                         r  count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.825     2.192    sysclk_IBUF_BUFG
    SLICE_X50Y46         FDCE                                         r  count_reg[20]/C
                         clock pessimism             -0.524     1.668    
    SLICE_X50Y46         FDCE (Hold_fdce_C_D)         0.134     1.802    count_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.802    
                         arrival time                           2.117    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.314ns (65.814%)  route 0.163ns (34.186%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.191ns
    Source Clock Delay      (SCD):    1.667ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.557     1.667    sysclk_IBUF_BUFG
    SLICE_X50Y41         FDCE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y41         FDCE (Prop_fdce_C_Q)         0.164     1.831 f  count_reg[0]/Q
                         net (fo=1, routed)           0.163     1.994    count_reg_n_0_[0]
    SLICE_X50Y41         LUT1 (Prop_lut1_I0_O)        0.045     2.039 r  count[0]_i_2/O
                         net (fo=1, routed)           0.000     2.039    count[0]_i_2_n_0
    SLICE_X50Y41         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.105     2.144 r  count_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.144    count_reg[0]_i_1_n_6
    SLICE_X50Y41         FDCE                                         r  count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.824     2.191    sysclk_IBUF_BUFG
    SLICE_X50Y41         FDCE                                         r  count_reg[1]/C
                         clock pessimism             -0.524     1.667    
    SLICE_X50Y41         FDCE (Hold_fdce_C_D)         0.134     1.801    count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.801    
                         arrival time                           2.144    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.350ns  (arrival time - required time)
  Source:                 count_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.314ns (64.811%)  route 0.170ns (35.189%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.192ns
    Source Clock Delay      (SCD):    1.668ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.558     1.668    sysclk_IBUF_BUFG
    SLICE_X50Y45         FDCE                                         r  count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y45         FDCE (Prop_fdce_C_Q)         0.164     1.832 r  count_reg[16]/Q
                         net (fo=1, routed)           0.170     2.002    count_reg_n_0_[16]
    SLICE_X50Y45         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.150     2.152 r  count_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.152    count_reg[16]_i_1_n_6
    SLICE_X50Y45         FDCE                                         r  count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.825     2.192    sysclk_IBUF_BUFG
    SLICE_X50Y45         FDCE                                         r  count_reg[17]/C
                         clock pessimism             -0.524     1.668    
    SLICE_X50Y45         FDCE (Hold_fdce_C_D)         0.134     1.802    count_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.802    
                         arrival time                           2.152    
  -------------------------------------------------------------------
                         slack                                  0.350    

Slack (MET) :             0.350ns  (arrival time - required time)
  Source:                 count_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.314ns (64.811%)  route 0.170ns (35.189%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.192ns
    Source Clock Delay      (SCD):    1.668ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.558     1.668    sysclk_IBUF_BUFG
    SLICE_X50Y46         FDCE                                         r  count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y46         FDCE (Prop_fdce_C_Q)         0.164     1.832 r  count_reg[20]/Q
                         net (fo=1, routed)           0.170     2.002    count_reg_n_0_[20]
    SLICE_X50Y46         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.150     2.152 r  count_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.152    count_reg[20]_i_1_n_6
    SLICE_X50Y46         FDCE                                         r  count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.825     2.192    sysclk_IBUF_BUFG
    SLICE_X50Y46         FDCE                                         r  count_reg[21]/C
                         clock pessimism             -0.524     1.668    
    SLICE_X50Y46         FDCE (Hold_fdce_C_D)         0.134     1.802    count_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.802    
                         arrival time                           2.152    
  -------------------------------------------------------------------
                         slack                                  0.350    

Slack (MET) :             0.357ns  (arrival time - required time)
  Source:                 count_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.491ns  (logic 0.273ns (55.617%)  route 0.218ns (44.383%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.192ns
    Source Clock Delay      (SCD):    1.668ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.558     1.668    sysclk_IBUF_BUFG
    SLICE_X50Y44         FDCE                                         r  count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y44         FDCE (Prop_fdce_C_Q)         0.164     1.832 r  count_reg[15]/Q
                         net (fo=1, routed)           0.218     2.050    count_reg_n_0_[15]
    SLICE_X50Y44         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     2.159 r  count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.159    count_reg[12]_i_1_n_4
    SLICE_X50Y44         FDCE                                         r  count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.825     2.192    sysclk_IBUF_BUFG
    SLICE_X50Y44         FDCE                                         r  count_reg[15]/C
                         clock pessimism             -0.524     1.668    
    SLICE_X50Y44         FDCE (Hold_fdce_C_D)         0.134     1.802    count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.802    
                         arrival time                           2.159    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             0.357ns  (arrival time - required time)
  Source:                 count_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.491ns  (logic 0.273ns (55.617%)  route 0.218ns (44.383%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.192ns
    Source Clock Delay      (SCD):    1.668ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.558     1.668    sysclk_IBUF_BUFG
    SLICE_X50Y45         FDCE                                         r  count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y45         FDCE (Prop_fdce_C_Q)         0.164     1.832 r  count_reg[19]/Q
                         net (fo=1, routed)           0.218     2.050    count_reg_n_0_[19]
    SLICE_X50Y45         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     2.159 r  count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.159    count_reg[16]_i_1_n_4
    SLICE_X50Y45         FDCE                                         r  count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.825     2.192    sysclk_IBUF_BUFG
    SLICE_X50Y45         FDCE                                         r  count_reg[19]/C
                         clock pessimism             -0.524     1.668    
    SLICE_X50Y45         FDCE (Hold_fdce_C_D)         0.134     1.802    count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.802    
                         arrival time                           2.159    
  -------------------------------------------------------------------
                         slack                                  0.357    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sysclk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  sysclk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X50Y41    count_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X50Y43    count_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X50Y43    count_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X50Y44    count_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X50Y44    count_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X50Y44    count_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X50Y44    count_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X50Y45    count_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X50Y45    count_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X50Y43    count_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X50Y43    count_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X50Y44    count_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X50Y44    count_reg[13]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X50Y44    count_reg[14]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X50Y44    count_reg[15]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X50Y45    count_reg[16]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X50Y45    count_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X50Y45    count_reg[18]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X50Y45    count_reg[19]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X50Y41    count_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X50Y43    count_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X50Y43    count_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X50Y44    count_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X50Y44    count_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X50Y44    count_reg[14]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X50Y44    count_reg[15]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X50Y45    count_reg[16]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X50Y45    count_reg[17]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X50Y45    count_reg[18]/C



