digraph "CFG for '_Z22kernel_log_full_devicePiS_ji' function" {
	label="CFG for '_Z22kernel_log_full_devicePiS_ji' function";

	Node0x4b31940 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#dedcdb70",label="{%4:\l  %5 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %6 = getelementptr i8, i8 addrspace(4)* %5, i64 4\l  %7 = bitcast i8 addrspace(4)* %6 to i16 addrspace(4)*\l  %8 = load i16, i16 addrspace(4)* %7, align 4, !range !4, !invariant.load !5\l  %9 = zext i16 %8 to i32\l  %10 = getelementptr inbounds i8, i8 addrspace(4)* %5, i64 12\l  %11 = bitcast i8 addrspace(4)* %10 to i32 addrspace(4)*\l  %12 = load i32, i32 addrspace(4)* %11, align 4, !tbaa !6\l  %13 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %14 = mul i32 %13, %9\l  %15 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !15\l  %16 = add i32 %14, %15\l  %17 = udiv i32 %12, %9\l  %18 = mul i32 %17, %9\l  %19 = icmp ugt i32 %12, %18\l  %20 = zext i1 %19 to i32\l  %21 = add i32 %17, %20\l  %22 = mul i32 %21, %9\l  %23 = icmp ult i32 %16, %2\l  br i1 %23, label %24, label %26\l|{<s0>T|<s1>F}}"];
	Node0x4b31940:s0 -> Node0x4b33f30;
	Node0x4b31940:s1 -> Node0x4b33fc0;
	Node0x4b33f30 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#b9d0f970",label="{%24:\l24:                                               \l  %25 = sitofp i32 %3 to float\l  br label %27\l}"];
	Node0x4b33f30 -> Node0x4b34170;
	Node0x4b33fc0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#dedcdb70",label="{%26:\l26:                                               \l  ret void\l}"];
	Node0x4b34170 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%27:\l27:                                               \l  %28 = phi i32 [ %16, %24 ], [ %49, %27 ]\l  %29 = zext i32 %28 to i64\l  %30 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %29\l  %31 = load i32, i32 addrspace(1)* %30, align 4, !tbaa !16\l  %32 = sitofp i32 %31 to float\l  %33 = fadd contract float %25, %32\l  %34 = tail call i1 @llvm.amdgcn.class.f32(float %33, i32 144)\l  %35 = select i1 %34, float 0x41F0000000000000, float 1.000000e+00\l  %36 = fmul float %33, %35\l  %37 = tail call float @llvm.log2.f32(float %36)\l  %38 = fmul float %37, 0x3FE62E42E0000000\l  %39 = tail call i1 @llvm.amdgcn.class.f32(float %37, i32 519)\l  %40 = fneg float %38\l  %41 = tail call float @llvm.fma.f32(float %37, float 0x3FE62E42E0000000,\l... float %40)\l  %42 = tail call float @llvm.fma.f32(float %37, float 0x3E6EFA39E0000000,\l... float %41)\l  %43 = fadd float %38, %42\l  %44 = select i1 %39, float %37, float %43\l  %45 = select i1 %34, float 0x40362E4300000000, float 0.000000e+00\l  %46 = fsub float %44, %45\l  %47 = fptosi float %46 to i32\l  %48 = getelementptr inbounds i32, i32 addrspace(1)* %1, i64 %29\l  store i32 %47, i32 addrspace(1)* %48, align 4, !tbaa !16\l  %49 = add i32 %28, %22\l  %50 = icmp ult i32 %49, %2\l  br i1 %50, label %27, label %26, !llvm.loop !20\l|{<s0>T|<s1>F}}"];
	Node0x4b34170:s0 -> Node0x4b34170;
	Node0x4b34170:s1 -> Node0x4b33fc0;
}
