Mips implementation in Verilog, for my MSC in Electronics

Supports:
3 stage pipeline
All basic types of ops
Memory instructions
Interrupts

Doesn't Support:
Pipeline forwarding
Caches
Branch prediction

07/2024
