(kicad_sch
	(version 20231120)
	(generator "eeschema")
	(generator_version "8.0")
	(uuid "8ce9ff80-7595-4ac2-a8ef-232a3dc8d55d")
	(paper "A3")
	(title_block
		(title "Top")
		(date "2024-07-13")
		(rev "1.0")
		(company "Drexel University")
		(comment 1 "Designed by Michael Haahr")
	)
	(lib_symbols)
	(sheet
		(at 129.54 121.92)
		(size 49.53 38.1)
		(fields_autoplaced yes)
		(stroke
			(width 0.1524)
			(type solid)
		)
		(fill
			(color 0 0 0 0.0000)
		)
		(uuid "503d2314-337e-4031-abf9-182187d5cea7")
		(property "Sheetname" "Power2"
			(at 129.54 121.2084 0)
			(effects
				(font
					(size 1.27 1.27)
				)
				(justify left bottom)
			)
		)
		(property "Sheetfile" "Power2.kicad_sch"
			(at 129.54 160.6046 0)
			(effects
				(font
					(size 1.27 1.27)
				)
				(justify left top)
			)
		)
		(instances
			(project "FPGA Module"
				(path "/199f10e2-d4b4-4a27-9e84-7b1ce2ae6bf0/0c296310-f788-47f0-8a3f-43c3444563e8"
					(page "9")
				)
			)
		)
	)
	(sheet
		(at 204.47 109.22)
		(size 78.74 38.1)
		(fields_autoplaced yes)
		(stroke
			(width 0.1524)
			(type solid)
		)
		(fill
			(color 0 0 0 0.0000)
		)
		(uuid "7c628b50-ad9b-49ff-b88e-22517a56413f")
		(property "Sheetname" "FPGA IO"
			(at 204.47 108.5084 0)
			(effects
				(font
					(size 1.27 1.27)
				)
				(justify left bottom)
			)
		)
		(property "Sheetfile" "FPGA_IO.kicad_sch"
			(at 204.47 147.9046 0)
			(effects
				(font
					(size 1.27 1.27)
				)
				(justify left top)
			)
		)
		(instances
			(project "FPGA Module"
				(path "/199f10e2-d4b4-4a27-9e84-7b1ce2ae6bf0/0c296310-f788-47f0-8a3f-43c3444563e8"
					(page "3")
				)
			)
		)
	)
	(sheet
		(at 204.47 71.12)
		(size 77.47 12.7)
		(fields_autoplaced yes)
		(stroke
			(width 0.1524)
			(type solid)
		)
		(fill
			(color 0 0 0 0.0000)
		)
		(uuid "da573161-4ae5-4162-b260-507f695d02e2")
		(property "Sheetname" "DDR4"
			(at 204.47 70.4084 0)
			(effects
				(font
					(size 1.27 1.27)
				)
				(justify left bottom)
			)
		)
		(property "Sheetfile" "DDR4.kicad_sch"
			(at 204.47 84.4046 0)
			(effects
				(font
					(size 1.27 1.27)
				)
				(justify left top)
			)
		)
		(instances
			(project "FPGA Module"
				(path "/199f10e2-d4b4-4a27-9e84-7b1ce2ae6bf0/0c296310-f788-47f0-8a3f-43c3444563e8"
					(page "5")
				)
			)
		)
	)
	(sheet
		(at 128.27 185.42)
		(size 41.91 30.48)
		(fields_autoplaced yes)
		(stroke
			(width 0.1524)
			(type solid)
		)
		(fill
			(color 0 0 0 0.0000)
		)
		(uuid "dc5b5b57-015e-40a7-96b0-c580a953f4f8")
		(property "Sheetname" "System Controller"
			(at 128.27 184.7084 0)
			(effects
				(font
					(size 1.27 1.27)
				)
				(justify left bottom)
			)
		)
		(property "Sheetfile" "System_Controller.kicad_sch"
			(at 128.27 216.4846 0)
			(effects
				(font
					(size 1.27 1.27)
				)
				(justify left top)
			)
		)
		(instances
			(project "FPGA Module"
				(path "/199f10e2-d4b4-4a27-9e84-7b1ce2ae6bf0/0c296310-f788-47f0-8a3f-43c3444563e8"
					(page "6")
				)
			)
		)
	)
	(sheet
		(at 129.54 71.12)
		(size 49.53 40.64)
		(fields_autoplaced yes)
		(stroke
			(width 0.1524)
			(type solid)
		)
		(fill
			(color 0 0 0 0.0000)
		)
		(uuid "e751a632-5f45-4f29-8d0a-1f9649251d32")
		(property "Sheetname" "Power1"
			(at 129.54 70.4084 0)
			(effects
				(font
					(size 1.27 1.27)
				)
				(justify left bottom)
			)
		)
		(property "Sheetfile" "Power1.kicad_sch"
			(at 129.54 112.3446 0)
			(effects
				(font
					(size 1.27 1.27)
				)
				(justify left top)
			)
		)
		(instances
			(project "FPGA Module"
				(path "/199f10e2-d4b4-4a27-9e84-7b1ce2ae6bf0/0c296310-f788-47f0-8a3f-43c3444563e8"
					(page "8")
				)
			)
		)
	)
	(sheet
		(at 204.47 161.29)
		(size 76.2 38.1)
		(fields_autoplaced yes)
		(stroke
			(width 0.1524)
			(type solid)
		)
		(fill
			(color 0 0 0 0.0000)
		)
		(uuid "fe674990-db36-4599-87f6-ee1fee5b05ac")
		(property "Sheetname" "Board to Boards"
			(at 204.47 160.5784 0)
			(effects
				(font
					(size 1.27 1.27)
				)
				(justify left bottom)
			)
		)
		(property "Sheetfile" "Board_to_Boards.kicad_sch"
			(at 204.47 199.9746 0)
			(effects
				(font
					(size 1.27 1.27)
				)
				(justify left top)
			)
		)
		(instances
			(project "FPGA Module"
				(path "/199f10e2-d4b4-4a27-9e84-7b1ce2ae6bf0/0c296310-f788-47f0-8a3f-43c3444563e8"
					(page "7")
				)
			)
		)
	)
	(sheet
		(at 294.64 111.76)
		(size 38.1 33.02)
		(fields_autoplaced yes)
		(stroke
			(width 0.1524)
			(type solid)
		)
		(fill
			(color 0 0 0 0.0000)
		)
		(uuid "ff43e174-bde2-43ac-b61b-dc2c71092798")
		(property "Sheetname" "FPGA Power"
			(at 294.64 111.0484 0)
			(effects
				(font
					(size 1.27 1.27)
				)
				(justify left bottom)
			)
		)
		(property "Sheetfile" "FPGA_Power.kicad_sch"
			(at 294.64 145.3646 0)
			(effects
				(font
					(size 1.27 1.27)
				)
				(justify left top)
			)
		)
		(instances
			(project "FPGA Module"
				(path "/199f10e2-d4b4-4a27-9e84-7b1ce2ae6bf0/0c296310-f788-47f0-8a3f-43c3444563e8"
					(page "4")
				)
			)
		)
	)
)
