
*** Running vivado
    with args -log TEST_TOP.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source TEST_TOP.tcl



****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source TEST_TOP.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental {C:/Users/stevi/Documents/Uni/Year 2/Digital Design/EENG28010-Group-Project/CMDproc final/CMDproc final.srcs/utils_1/imports/synth_1/TEST_TOP.dcp}
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/stevi/Documents/Uni/Year 2/Digital Design/EENG28010-Group-Project/CMDproc final/CMDproc final.srcs/utils_1/imports/synth_1/TEST_TOP.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top TEST_TOP -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 10552
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1214.754 ; gain = 409.488
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'TEST_TOP' [C:/Users/stevi/Documents/Uni/Year 2/Digital Design/EENG28010-Group-Project/CMDproc final/CMDproc final.srcs/sources_1/imports/EENG28010-Group-Project/Source Code/uart_demo/test_top.vhd:31]
INFO: [Synth 8-3491] module 'clk_wiz_0' declared at 'C:/Users/stevi/Documents/Uni/Year 2/Digital Design/EENG28010-Group-Project/CMDproc final/CMDproc final.runs/synth_1/.Xil/Vivado-9864-DESKTOP-AD5K116/realtime/clk_wiz_0_stub.vhdl:5' bound to instance 'clk_wiz' of component 'clk_wiz_0' [C:/Users/stevi/Documents/Uni/Year 2/Digital Design/EENG28010-Group-Project/CMDproc final/CMDproc final.srcs/sources_1/imports/EENG28010-Group-Project/Source Code/uart_demo/test_top.vhd:89]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [C:/Users/stevi/Documents/Uni/Year 2/Digital Design/EENG28010-Group-Project/CMDproc final/CMDproc final.runs/synth_1/.Xil/Vivado-9864-DESKTOP-AD5K116/realtime/clk_wiz_0_stub.vhdl:13]
INFO: [Synth 8-3491] module 'control_unit_tst' declared at 'C:/Users/stevi/Documents/Uni/Year 2/Digital Design/EENG28010-Group-Project/CMDproc final/CMDproc final.srcs/sources_1/imports/EENG28010-Group-Project/Source Code/uart_demo/control_unit_tst.vhd:49' bound to instance 'control' of component 'CONTROL_UNIT_TST' [C:/Users/stevi/Documents/Uni/Year 2/Digital Design/EENG28010-Group-Project/CMDproc final/CMDproc final.srcs/sources_1/imports/EENG28010-Group-Project/Source Code/uart_demo/test_top.vhd:96]
INFO: [Synth 8-638] synthesizing module 'control_unit_tst' [C:/Users/stevi/Documents/Uni/Year 2/Digital Design/EENG28010-Group-Project/CMDproc final/CMDproc final.srcs/sources_1/imports/EENG28010-Group-Project/Source Code/uart_demo/control_unit_tst.vhd:65]
INFO: [Synth 8-256] done synthesizing module 'control_unit_tst' (0#1) [C:/Users/stevi/Documents/Uni/Year 2/Digital Design/EENG28010-Group-Project/CMDproc final/CMDproc final.srcs/sources_1/imports/EENG28010-Group-Project/Source Code/uart_demo/control_unit_tst.vhd:65]
INFO: [Synth 8-3491] module 'UART_TX_CTRL' declared at 'C:/Users/stevi/Documents/Uni/Year 2/Digital Design/EENG28010-Group-Project/CMDproc final/CMDproc final.srcs/sources_1/imports/EENG28010-Group-Project/Source Code/uart_demo/UART_TX_CTRL.vhd:42' bound to instance 'tx' of component 'UART_TX_CTRL' [C:/Users/stevi/Documents/Uni/Year 2/Digital Design/EENG28010-Group-Project/CMDproc final/CMDproc final.srcs/sources_1/imports/EENG28010-Group-Project/Source Code/uart_demo/test_top.vhd:111]
INFO: [Synth 8-638] synthesizing module 'UART_TX_CTRL' [C:/Users/stevi/Documents/Uni/Year 2/Digital Design/EENG28010-Group-Project/CMDproc final/CMDproc final.srcs/sources_1/imports/EENG28010-Group-Project/Source Code/uart_demo/UART_TX_CTRL.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'UART_TX_CTRL' (0#1) [C:/Users/stevi/Documents/Uni/Year 2/Digital Design/EENG28010-Group-Project/CMDproc final/CMDproc final.srcs/sources_1/imports/EENG28010-Group-Project/Source Code/uart_demo/UART_TX_CTRL.vhd:50]
INFO: [Synth 8-3491] module 'UART_RX_CTRL' declared at 'C:/Users/stevi/Documents/Uni/Year 2/Digital Design/EENG28010-Group-Project/CMDproc final/CMDproc final.srcs/sources_1/imports/EENG28010-Group-Project/Source Code/uart_demo/UART_RX_CTRL.vhd:70' bound to instance 'rx' of component 'UART_RX_CTRL' [C:/Users/stevi/Documents/Uni/Year 2/Digital Design/EENG28010-Group-Project/CMDproc final/CMDproc final.srcs/sources_1/imports/EENG28010-Group-Project/Source Code/uart_demo/test_top.vhd:120]
INFO: [Synth 8-638] synthesizing module 'UART_RX_CTRL' [C:/Users/stevi/Documents/Uni/Year 2/Digital Design/EENG28010-Group-Project/CMDproc final/CMDproc final.srcs/sources_1/imports/EENG28010-Group-Project/Source Code/uart_demo/UART_RX_CTRL.vhd:84]
INFO: [Synth 8-256] done synthesizing module 'UART_RX_CTRL' (0#1) [C:/Users/stevi/Documents/Uni/Year 2/Digital Design/EENG28010-Group-Project/CMDproc final/CMDproc final.srcs/sources_1/imports/EENG28010-Group-Project/Source Code/uart_demo/UART_RX_CTRL.vhd:84]
INFO: [Synth 8-256] done synthesizing module 'TEST_TOP' (0#1) [C:/Users/stevi/Documents/Uni/Year 2/Digital Design/EENG28010-Group-Project/CMDproc final/CMDproc final.srcs/sources_1/imports/EENG28010-Group-Project/Source Code/uart_demo/test_top.vhd:31]
WARNING: [Synth 8-7129] Port ovrErr in module control_unit_tst is either unconnected or has no load
WARNING: [Synth 8-7129] Port framErr in module control_unit_tst is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1307.105 ; gain = 501.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1307.105 ; gain = 501.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1307.105 ; gain = 501.840
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1307.105 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/stevi/Documents/Uni/Year 2/Digital Design/EENG28010-Group-Project/CMDproc final/CMDproc final.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clk_wiz'
Finished Parsing XDC File [c:/Users/stevi/Documents/Uni/Year 2/Digital Design/EENG28010-Group-Project/CMDproc final/CMDproc final.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clk_wiz'
Parsing XDC File [C:/Users/stevi/Documents/Uni/Year 2/Digital Design/EENG28010-Group-Project/CMDproc final/CMDproc final.srcs/constrs_1/imports/uart_demo/Cmod-A7-Master.xdc]
Finished Parsing XDC File [C:/Users/stevi/Documents/Uni/Year 2/Digital Design/EENG28010-Group-Project/CMDproc final/CMDproc final.srcs/constrs_1/imports/uart_demo/Cmod-A7-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/stevi/Documents/Uni/Year 2/Digital Design/EENG28010-Group-Project/CMDproc final/CMDproc final.srcs/constrs_1/imports/uart_demo/Cmod-A7-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TEST_TOP_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TEST_TOP_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1415.527 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1415.527 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1415.527 ; gain = 610.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1415.527 ; gain = 610.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk. (constraint file  {c:/Users/stevi/Documents/Uni/Year 2/Digital Design/EENG28010-Group-Project/CMDproc final/CMDproc final.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc}, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk. (constraint file  {c:/Users/stevi/Documents/Uni/Year 2/Digital Design/EENG28010-Group-Project/CMDproc final/CMDproc final.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc}, line 4).
Applied set_property KEEP_HIERARCHY = SOFT for clk_wiz. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1415.527 ; gain = 610.262
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'curState_reg' in module 'control_unit_tst'
INFO: [Synth 8-802] inferred FSM for state register 'txState_reg' in module 'UART_TX_CTRL'
INFO: [Synth 8-802] inferred FSM for state register 'currentState_reg' in module 'UART_RX_CTRL'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    init |                               00 |                               00
          start_transmit |                               01 |                               01
           transmit_data |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'curState_reg' using encoding 'sequential' in module 'control_unit_tst'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                     rdy |                               00 |                               00
                load_bit |                               01 |                               01
                send_bit |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'txState_reg' using encoding 'sequential' in module 'UART_TX_CTRL'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
          start_detected |                              001 |                              001
                  wait_4 |                              010 |                              010
               recv_data |                              011 |                              100
              data_ready |                              100 |                              101
                  wait_8 |                              101 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'currentState_reg' using encoding 'sequential' in module 'UART_RX_CTRL'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1415.527 ; gain = 610.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   11 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 2     
+---Registers : 
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input   11 Bit        Muxes := 1     
	   6 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 5     
	   7 Input    2 Bit        Muxes := 1     
	   3 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 1     
	   3 Input    1 Bit        Muxes := 3     
	   2 Input    1 Bit        Muxes := 9     
	   6 Input    1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1415.527 ; gain = 610.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1415.527 ; gain = 610.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1415.527 ; gain = 610.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1415.527 ; gain = 610.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 1415.527 ; gain = 610.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 1415.527 ; gain = 610.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 1415.527 ; gain = 610.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 1415.527 ; gain = 610.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 1415.527 ; gain = 610.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 1415.527 ; gain = 610.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+---------------+------+
|      |Cell           |Count |
+------+---------------+------+
|1     |clk_wiz_0_bbox |     1|
|2     |CARRY4         |    12|
|3     |LUT1           |     4|
|4     |LUT2           |     8|
|5     |LUT3           |    10|
|6     |LUT4           |    24|
|7     |LUT5           |     6|
|8     |LUT6           |    12|
|9     |FDCE           |     2|
|10    |FDRE           |    78|
|11    |FDSE           |    19|
|12    |IBUF           |     3|
|13    |OBUF           |     1|
+------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 1415.527 ; gain = 610.262
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:26 . Memory (MB): peak = 1415.527 ; gain = 501.840
Synthesis Optimization Complete : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1415.527 ; gain = 610.262
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1415.527 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 12 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1415.527 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 6a71f3b9
INFO: [Common 17-83] Releasing license: Synthesis
42 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1415.527 ; gain = 986.949
INFO: [Common 17-1381] The checkpoint 'C:/Users/stevi/Documents/Uni/Year 2/Digital Design/EENG28010-Group-Project/CMDproc final/CMDproc final.runs/synth_1/TEST_TOP.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file TEST_TOP_utilization_synth.rpt -pb TEST_TOP_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Apr  6 13:20:23 2023...
