D1.2.10 <FONT class=extract>CCSIDR, Current Cache Size ID register</FONT> 
<P></P>
<P>The CCSIDR characteristics are:<BR>Purpose: <SPAN class=cloze>[...]</SPAN>.<BR>Usage constraints: Privileged access permitted only. Unprivileged accesses generate a BusFault.<BR>&nbsp; This register is word accessible only. Halfword and byte accesses are UNPREDICTABLE.<BR>&nbsp; If CSSELR points to an unimplemented cache, the value of this register is UNKNOWN.<BR>Configurations: This register is always implemented.<BR>Attributes: 32-bit read-only register located at 0xE000ED80.<BR>&nbsp; Secure software can access the Non-secure view of this register via CCSIDR_NS located at 0xE002ED80. The location 0xE002ED80 is RES0 to software executing in Non-secure state and the debugger.<BR>&nbsp; This register is banked between Security states.