Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.1 (win64) Build 1538259 Fri Apr  8 15:45:27 MDT 2016
| Date         : Mon May 07 21:45:35 2018
| Host         : volly-SF running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file vga_controler_top_cfg_timing_summary_routed.rpt -rpx vga_controler_top_cfg_timing_summary_routed.rpx
| Design       : vga_controler_top_cfg
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 29 register/latch pins with no clock driven by root clock pin: i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/p1_reg[2]/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 86 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -6.912     -856.442                    253                 1850       -6.502     -383.343                    159                 1850        3.000        0.000                       0                   658  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock               Waveform(ns)       Period(ns)      Frequency(MHz)
-----               ------------       ----------      --------------
clk_i               {0.000 5.000}      10.000          100.000         
i_PLL/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out1_PLL      {0.000 20.000}     40.000          25.000          
  clkfbout_PLL      {0.000 20.000}     40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_i                    -6.912     -856.442                    253                  569       -6.502     -383.343                    159                  569        4.500        0.000                       0                   153  
i_PLL/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_PLL            0.954        0.000                      0                  811        0.131        0.000                      0                  811       19.500        0.000                       0                   501  
  clkfbout_PLL                                                                                                                                                       12.633        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_out1_PLL       clk_out1_PLL            14.192        0.000                      0                  470       20.047        0.000                      0                  470  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_i
  To Clock:  clk_i

Setup :          253  Failing Endpoints,  Worst Slack       -6.912ns,  Total Violation     -856.442ns
Hold  :          159  Failing Endpoints,  Worst Slack       -6.502ns,  Total Violation     -383.343ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.912ns  (required time - arrival time)
  Source:                 i_vga_ctrl/h_pos_o_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_content_ctrl/i_mu3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        13.124ns  (logic 0.606ns (4.618%)  route 12.518ns (95.382%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -2.979ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.785ns = ( 12.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.988ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    M18                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  clk_i_IBUF_inst/O
                         net (fo=154, routed)         4.535     5.988    i_vga_ctrl/clk_i
    SLICE_X37Y25         FDCE                                         r  i_vga_ctrl/h_pos_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y25         FDCE (Prop_fdce_C_Q)         0.456     6.444 r  i_vga_ctrl/h_pos_o_reg[3]/Q
                         net (fo=1, routed)          10.847    17.291    i_vga_ctrl/h_pos_o[3]
    SLICE_X37Y25         LUT2 (Prop_lut2_I0_O)        0.150    17.441 r  i_vga_ctrl/i_mu3_i_14/O
                         net (fo=27, routed)          1.671    19.112    i_content_ctrl/i_mu3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[3]
    RAMB36_X0Y4          RAMB36E1                                     r  i_content_ctrl/i_mu3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    M18                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    M18                  IBUF (Prop_ibuf_I_O)         1.383    11.383 r  clk_i_IBUF_inst/O
                         net (fo=154, routed)         1.402    12.785    i_content_ctrl/i_mu3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y4          RAMB36E1                                     r  i_content_ctrl/i_mu3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.224    13.009    
                         clock uncertainty           -0.035    12.974    
    RAMB36_X0Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.774    12.200    i_content_ctrl/i_mu3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         12.200    
                         arrival time                         -19.112    
  -------------------------------------------------------------------
                         slack                                 -6.912    

Slack (VIOLATED) :        -6.769ns  (required time - arrival time)
  Source:                 i_vga_ctrl/h_pos_o_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_content_ctrl/i_mu3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        13.564ns  (logic 0.606ns (4.468%)  route 12.958ns (95.532%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -2.396ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.299ns = ( 13.299 - 10.000 ) 
    Source Clock Delay      (SCD):    5.988ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    M18                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  clk_i_IBUF_inst/O
                         net (fo=154, routed)         4.535     5.988    i_vga_ctrl/clk_i
    SLICE_X37Y25         FDCE                                         r  i_vga_ctrl/h_pos_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y25         FDCE (Prop_fdce_C_Q)         0.456     6.444 r  i_vga_ctrl/h_pos_o_reg[3]/Q
                         net (fo=1, routed)          10.847    17.291    i_vga_ctrl/h_pos_o[3]
    SLICE_X37Y25         LUT2 (Prop_lut2_I0_O)        0.150    17.441 r  i_vga_ctrl/i_mu3_i_14/O
                         net (fo=27, routed)          2.111    19.552    i_content_ctrl/i_mu3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/addrb[3]
    RAMB36_X0Y3          RAMB36E1                                     r  i_content_ctrl/i_mu3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    M18                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    M18                  IBUF (Prop_ibuf_I_O)         1.383    11.383 r  clk_i_IBUF_inst/O
                         net (fo=154, routed)         1.917    13.299    i_content_ctrl/i_mu3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y3          RAMB36E1                                     r  i_content_ctrl/i_mu3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.293    13.593    
                         clock uncertainty           -0.035    13.557    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.774    12.783    i_content_ctrl/i_mu3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         12.783    
                         arrival time                         -19.552    
  -------------------------------------------------------------------
                         slack                                 -6.769    

Slack (VIOLATED) :        -6.592ns  (required time - arrival time)
  Source:                 i_vga_ctrl/h_pos_o_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_content_ctrl/i_mu3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        13.902ns  (logic 0.606ns (4.359%)  route 13.296ns (95.641%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.814ns = ( 13.814 - 10.000 ) 
    Source Clock Delay      (SCD):    5.988ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    M18                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  clk_i_IBUF_inst/O
                         net (fo=154, routed)         4.535     5.988    i_vga_ctrl/clk_i
    SLICE_X37Y25         FDCE                                         r  i_vga_ctrl/h_pos_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y25         FDCE (Prop_fdce_C_Q)         0.456     6.444 r  i_vga_ctrl/h_pos_o_reg[3]/Q
                         net (fo=1, routed)          10.847    17.291    i_vga_ctrl/h_pos_o[3]
    SLICE_X37Y25         LUT2 (Prop_lut2_I0_O)        0.150    17.441 r  i_vga_ctrl/i_mu3_i_14/O
                         net (fo=27, routed)          2.449    19.890    i_content_ctrl/i_mu3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/addrb[3]
    RAMB36_X0Y2          RAMB36E1                                     r  i_content_ctrl/i_mu3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    M18                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    M18                  IBUF (Prop_ibuf_I_O)         1.383    11.383 r  clk_i_IBUF_inst/O
                         net (fo=154, routed)         2.431    13.814    i_content_ctrl/i_mu3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y2          RAMB36E1                                     r  i_content_ctrl/i_mu3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.293    14.107    
                         clock uncertainty           -0.035    14.072    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.774    13.298    i_content_ctrl/i_mu3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.298    
                         arrival time                         -19.890    
  -------------------------------------------------------------------
                         slack                                 -6.592    

Slack (VIOLATED) :        -6.580ns  (required time - arrival time)
  Source:                 i_vga_ctrl/h_pos_o_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_content_ctrl/i_mu3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        13.000ns  (logic 0.718ns (5.523%)  route 12.282ns (94.477%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -2.979ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.785ns = ( 12.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.988ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    M18                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  clk_i_IBUF_inst/O
                         net (fo=154, routed)         4.535     5.988    i_vga_ctrl/clk_i
    SLICE_X37Y25         FDCE                                         r  i_vga_ctrl/h_pos_o_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y25         FDCE (Prop_fdce_C_Q)         0.419     6.407 r  i_vga_ctrl/h_pos_o_reg[4]/Q
                         net (fo=1, routed)          10.659    17.067    i_vga_ctrl/h_pos_o[4]
    SLICE_X37Y25         LUT2 (Prop_lut2_I0_O)        0.299    17.366 r  i_vga_ctrl/i_mu3_i_13/O
                         net (fo=27, routed)          1.622    18.988    i_content_ctrl/i_mu3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[4]
    RAMB36_X0Y4          RAMB36E1                                     r  i_content_ctrl/i_mu3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    M18                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    M18                  IBUF (Prop_ibuf_I_O)         1.383    11.383 r  clk_i_IBUF_inst/O
                         net (fo=154, routed)         1.402    12.785    i_content_ctrl/i_mu3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y4          RAMB36E1                                     r  i_content_ctrl/i_mu3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.224    13.009    
                         clock uncertainty           -0.035    12.974    
    RAMB36_X0Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.566    12.408    i_content_ctrl/i_mu3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         12.408    
                         arrival time                         -18.988    
  -------------------------------------------------------------------
                         slack                                 -6.580    

Slack (VIOLATED) :        -6.416ns  (required time - arrival time)
  Source:                 i_vga_ctrl/h_pos_o_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_content_ctrl/i_mu3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        14.240ns  (logic 0.606ns (4.256%)  route 13.634ns (95.744%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.367ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.328ns = ( 14.328 - 10.000 ) 
    Source Clock Delay      (SCD):    5.988ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    M18                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  clk_i_IBUF_inst/O
                         net (fo=154, routed)         4.535     5.988    i_vga_ctrl/clk_i
    SLICE_X37Y25         FDCE                                         r  i_vga_ctrl/h_pos_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y25         FDCE (Prop_fdce_C_Q)         0.456     6.444 r  i_vga_ctrl/h_pos_o_reg[3]/Q
                         net (fo=1, routed)          10.847    17.291    i_vga_ctrl/h_pos_o[3]
    SLICE_X37Y25         LUT2 (Prop_lut2_I0_O)        0.150    17.441 r  i_vga_ctrl/i_mu3_i_14/O
                         net (fo=27, routed)          2.787    20.228    i_content_ctrl/i_mu3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/addrb[3]
    RAMB36_X0Y1          RAMB36E1                                     r  i_content_ctrl/i_mu3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    M18                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    M18                  IBUF (Prop_ibuf_I_O)         1.383    11.383 r  clk_i_IBUF_inst/O
                         net (fo=154, routed)         2.945    14.328    i_content_ctrl/i_mu3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y1          RAMB36E1                                     r  i_content_ctrl/i_mu3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.293    14.621    
                         clock uncertainty           -0.035    14.586    
    RAMB36_X0Y1          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.774    13.812    i_content_ctrl/i_mu3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.812    
                         arrival time                         -20.228    
  -------------------------------------------------------------------
                         slack                                 -6.416    

Slack (VIOLATED) :        -6.362ns  (required time - arrival time)
  Source:                 i_vga_ctrl/h_pos_o_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_content_ctrl/i_mu3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        12.781ns  (logic 0.580ns (4.538%)  route 12.201ns (95.462%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -2.979ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.785ns = ( 12.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.988ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    M18                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  clk_i_IBUF_inst/O
                         net (fo=154, routed)         4.535     5.988    i_vga_ctrl/clk_i
    SLICE_X36Y25         FDCE                                         r  i_vga_ctrl/h_pos_o_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y25         FDCE (Prop_fdce_C_Q)         0.456     6.444 r  i_vga_ctrl/h_pos_o_reg[2]/Q
                         net (fo=1, routed)          10.528    16.972    i_vga_ctrl/h_pos_o[2]
    SLICE_X36Y25         LUT2 (Prop_lut2_I0_O)        0.124    17.096 r  i_vga_ctrl/i_mu3_i_15/O
                         net (fo=27, routed)          1.674    18.770    i_content_ctrl/i_mu3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[2]
    RAMB36_X0Y4          RAMB36E1                                     r  i_content_ctrl/i_mu3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    M18                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    M18                  IBUF (Prop_ibuf_I_O)         1.383    11.383 r  clk_i_IBUF_inst/O
                         net (fo=154, routed)         1.402    12.785    i_content_ctrl/i_mu3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y4          RAMB36E1                                     r  i_content_ctrl/i_mu3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.224    13.009    
                         clock uncertainty           -0.035    12.974    
    RAMB36_X0Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[2])
                                                     -0.566    12.408    i_content_ctrl/i_mu3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         12.408    
                         arrival time                         -18.770    
  -------------------------------------------------------------------
                         slack                                 -6.362    

Slack (VIOLATED) :        -6.324ns  (required time - arrival time)
  Source:                 i_vga_ctrl/h_pos_o_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_content_ctrl/i_mu3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        13.066ns  (logic 0.608ns (4.653%)  route 12.458ns (95.347%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -2.454ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.785ns = ( 12.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.463ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    M18                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  clk_i_IBUF_inst/O
                         net (fo=154, routed)         4.010     5.463    i_vga_ctrl/clk_i
    SLICE_X36Y23         FDCE                                         r  i_vga_ctrl/h_pos_o_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y23         FDCE (Prop_fdce_C_Q)         0.456     5.919 r  i_vga_ctrl/h_pos_o_reg[5]/Q
                         net (fo=1, routed)          10.763    16.683    i_vga_ctrl/h_pos_o[5]
    SLICE_X37Y21         LUT2 (Prop_lut2_I0_O)        0.152    16.835 r  i_vga_ctrl/i_mu3_i_12/O
                         net (fo=27, routed)          1.695    18.530    i_content_ctrl/i_mu3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[5]
    RAMB36_X0Y4          RAMB36E1                                     r  i_content_ctrl/i_mu3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    M18                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    M18                  IBUF (Prop_ibuf_I_O)         1.383    11.383 r  clk_i_IBUF_inst/O
                         net (fo=154, routed)         1.402    12.785    i_content_ctrl/i_mu3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y4          RAMB36E1                                     r  i_content_ctrl/i_mu3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.224    13.009    
                         clock uncertainty           -0.035    12.974    
    RAMB36_X0Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.768    12.206    i_content_ctrl/i_mu3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         12.206    
                         arrival time                         -18.530    
  -------------------------------------------------------------------
                         slack                                 -6.324    

Slack (VIOLATED) :        -6.273ns  (required time - arrival time)
  Source:                 i_vga_ctrl/h_pos_o_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_content_ctrl/i_mu3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        13.404ns  (logic 0.608ns (4.536%)  route 12.796ns (95.464%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -2.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.197ns = ( 13.197 - 10.000 ) 
    Source Clock Delay      (SCD):    5.463ns
    Clock Pessimism Removal (CPR):    0.201ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    M18                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  clk_i_IBUF_inst/O
                         net (fo=154, routed)         4.010     5.463    i_vga_ctrl/clk_i
    SLICE_X36Y23         FDCE                                         r  i_vga_ctrl/h_pos_o_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y23         FDCE (Prop_fdce_C_Q)         0.456     5.919 r  i_vga_ctrl/h_pos_o_reg[5]/Q
                         net (fo=1, routed)          10.763    16.683    i_vga_ctrl/h_pos_o[5]
    SLICE_X37Y21         LUT2 (Prop_lut2_I0_O)        0.152    16.835 r  i_vga_ctrl/i_mu3_i_12/O
                         net (fo=27, routed)          2.033    18.868    i_content_ctrl/i_mu3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[5]
    RAMB36_X0Y5          RAMB36E1                                     r  i_content_ctrl/i_mu3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    M18                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    M18                  IBUF (Prop_ibuf_I_O)         1.383    11.383 r  clk_i_IBUF_inst/O
                         net (fo=154, routed)         1.814    13.197    i_content_ctrl/i_mu3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y5          RAMB36E1                                     r  i_content_ctrl/i_mu3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.201    13.398    
                         clock uncertainty           -0.035    13.363    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.768    12.595    i_content_ctrl/i_mu3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         12.595    
                         arrival time                         -18.868    
  -------------------------------------------------------------------
                         slack                                 -6.273    

Slack (VIOLATED) :        -6.239ns  (required time - arrival time)
  Source:                 i_vga_ctrl/h_pos_o_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_content_ctrl/i_mu3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        14.578ns  (logic 0.606ns (4.157%)  route 13.972ns (95.843%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.988ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    M18                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  clk_i_IBUF_inst/O
                         net (fo=154, routed)         4.535     5.988    i_vga_ctrl/clk_i
    SLICE_X37Y25         FDCE                                         r  i_vga_ctrl/h_pos_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y25         FDCE (Prop_fdce_C_Q)         0.456     6.444 r  i_vga_ctrl/h_pos_o_reg[3]/Q
                         net (fo=1, routed)          10.847    17.291    i_vga_ctrl/h_pos_o[3]
    SLICE_X37Y25         LUT2 (Prop_lut2_I0_O)        0.150    17.441 r  i_vga_ctrl/i_mu3_i_14/O
                         net (fo=27, routed)          3.125    20.566    i_content_ctrl/i_mu3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/addrb[3]
    RAMB36_X0Y0          RAMB36E1                                     r  i_content_ctrl/i_mu3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    M18                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    M18                  IBUF (Prop_ibuf_I_O)         1.383    11.383 r  clk_i_IBUF_inst/O
                         net (fo=154, routed)         3.460    14.843    i_content_ctrl/i_mu3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y0          RAMB36E1                                     r  i_content_ctrl/i_mu3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.293    15.136    
                         clock uncertainty           -0.035    15.101    
    RAMB36_X0Y0          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.774    14.327    i_content_ctrl/i_mu3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.327    
                         arrival time                         -20.566    
  -------------------------------------------------------------------
                         slack                                 -6.239    

Slack (VIOLATED) :        -6.185ns  (required time - arrival time)
  Source:                 i_vga_ctrl/h_pos_o_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_content_ctrl/i_mu3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        12.786ns  (logic 0.606ns (4.740%)  route 12.180ns (95.260%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -2.590ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.197ns = ( 13.197 - 10.000 ) 
    Source Clock Delay      (SCD):    5.988ns
    Clock Pessimism Removal (CPR):    0.201ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    M18                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  clk_i_IBUF_inst/O
                         net (fo=154, routed)         4.535     5.988    i_vga_ctrl/clk_i
    SLICE_X37Y25         FDCE                                         r  i_vga_ctrl/h_pos_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y25         FDCE (Prop_fdce_C_Q)         0.456     6.444 r  i_vga_ctrl/h_pos_o_reg[3]/Q
                         net (fo=1, routed)          10.847    17.291    i_vga_ctrl/h_pos_o[3]
    SLICE_X37Y25         LUT2 (Prop_lut2_I0_O)        0.150    17.441 r  i_vga_ctrl/i_mu3_i_14/O
                         net (fo=27, routed)          1.333    18.774    i_content_ctrl/i_mu3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[3]
    RAMB36_X0Y5          RAMB36E1                                     r  i_content_ctrl/i_mu3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    M18                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    M18                  IBUF (Prop_ibuf_I_O)         1.383    11.383 r  clk_i_IBUF_inst/O
                         net (fo=154, routed)         1.814    13.197    i_content_ctrl/i_mu3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y5          RAMB36E1                                     r  i_content_ctrl/i_mu3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.201    13.398    
                         clock uncertainty           -0.035    13.363    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.774    12.589    i_content_ctrl/i_mu3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         12.589    
                         arrival time                         -18.774    
  -------------------------------------------------------------------
                         slack                                 -6.185    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.502ns  (arrival time - required time)
  Source:                 i_vga_ctrl/v_pos_o_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_content_ctrl/i_mu3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        4.263ns  (logic 0.467ns (10.954%)  route 3.796ns (89.046%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        10.406ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    14.318ns
    Source Clock Delay      (SCD):    3.532ns
    Clock Pessimism Removal (CPR):    0.380ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    M18                  IBUF (Prop_ibuf_I_O)         1.383     1.383 r  clk_i_IBUF_inst/O
                         net (fo=154, routed)         2.149     3.532    i_vga_ctrl/clk_i
    SLICE_X13Y18         FDCE                                         r  i_vga_ctrl/v_pos_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y18         FDCE (Prop_fdce_C_Q)         0.367     3.899 r  i_vga_ctrl/v_pos_o_reg[0]/Q
                         net (fo=4, routed)           1.181     5.080    i_vga_ctrl/Q[0]
    SLICE_X37Y21         LUT3 (Prop_lut3_I1_O)        0.100     5.180 r  i_vga_ctrl/i_mu3_i_11/O
                         net (fo=27, routed)          2.616     7.795    i_content_ctrl/i_mu3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addrb[6]
    RAMB36_X2Y10         RAMB36E1                                     r  i_content_ctrl/i_mu3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    M18                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  clk_i_IBUF_inst/O
                         net (fo=154, routed)        12.865    14.318    i_content_ctrl/i_mu3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y10         RAMB36E1                                     r  i_content_ctrl/i_mu3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism             -0.380    13.938    
    RAMB36_X2Y10         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.360    14.298    i_content_ctrl/i_mu3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        -14.298    
                         arrival time                           7.795    
  -------------------------------------------------------------------
                         slack                                 -6.502    

Slack (VIOLATED) :        -6.162ns  (arrival time - required time)
  Source:                 i_vga_ctrl/v_pos_o_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_content_ctrl/i_mu3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        3.983ns  (logic 0.467ns (11.724%)  route 3.516ns (88.276%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        9.785ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    13.698ns
    Source Clock Delay      (SCD):    3.532ns
    Clock Pessimism Removal (CPR):    0.380ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    M18                  IBUF (Prop_ibuf_I_O)         1.383     1.383 r  clk_i_IBUF_inst/O
                         net (fo=154, routed)         2.149     3.532    i_vga_ctrl/clk_i
    SLICE_X13Y18         FDCE                                         r  i_vga_ctrl/v_pos_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y18         FDCE (Prop_fdce_C_Q)         0.367     3.899 r  i_vga_ctrl/v_pos_o_reg[0]/Q
                         net (fo=4, routed)           1.181     5.080    i_vga_ctrl/Q[0]
    SLICE_X37Y21         LUT3 (Prop_lut3_I1_O)        0.100     5.180 r  i_vga_ctrl/i_mu3_i_11/O
                         net (fo=27, routed)          2.336     7.515    i_content_ctrl/i_mu3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addrb[6]
    RAMB36_X2Y9          RAMB36E1                                     r  i_content_ctrl/i_mu3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    M18                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  clk_i_IBUF_inst/O
                         net (fo=154, routed)        12.245    13.698    i_content_ctrl/i_mu3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y9          RAMB36E1                                     r  i_content_ctrl/i_mu3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism             -0.380    13.317    
    RAMB36_X2Y9          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.360    13.677    i_content_ctrl/i_mu3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        -13.677    
                         arrival time                           7.515    
  -------------------------------------------------------------------
                         slack                                 -6.162    

Slack (VIOLATED) :        -5.967ns  (arrival time - required time)
  Source:                 i_vga_ctrl/v_pos_o_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_content_ctrl/i_mu3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        4.799ns  (logic 1.058ns (22.048%)  route 3.741ns (77.952%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        10.406ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    14.318ns
    Source Clock Delay      (SCD):    3.532ns
    Clock Pessimism Removal (CPR):    0.380ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    M18                  IBUF (Prop_ibuf_I_O)         1.383     1.383 r  clk_i_IBUF_inst/O
                         net (fo=154, routed)         2.149     3.532    i_vga_ctrl/clk_i
    SLICE_X13Y18         FDCE                                         r  i_vga_ctrl/v_pos_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y18         FDCE (Prop_fdce_C_Q)         0.367     3.899 r  i_vga_ctrl/v_pos_o_reg[0]/Q
                         net (fo=4, routed)           0.421     4.321    i_vga_ctrl/Q[0]
    SLICE_X15Y17         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.448     4.769 r  i_vga_ctrl/i_mu3_i_20/O[2]
                         net (fo=1, routed)           0.471     5.239    i_content_ctrl/s_addrb_mu30[1]
    SLICE_X13Y17         LUT2 (Prop_lut2_I0_O)        0.243     5.482 r  i_content_ctrl/i_mu3_i_9/O
                         net (fo=27, routed)          2.849     8.331    i_content_ctrl/i_mu3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addrb[8]
    RAMB36_X2Y10         RAMB36E1                                     r  i_content_ctrl/i_mu3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    M18                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  clk_i_IBUF_inst/O
                         net (fo=154, routed)        12.865    14.318    i_content_ctrl/i_mu3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y10         RAMB36E1                                     r  i_content_ctrl/i_mu3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism             -0.380    13.938    
    RAMB36_X2Y10         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.360    14.298    i_content_ctrl/i_mu3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        -14.298    
                         arrival time                           8.331    
  -------------------------------------------------------------------
                         slack                                 -5.967    

Slack (VIOLATED) :        -5.791ns  (arrival time - required time)
  Source:                 i_vga_ctrl/v_pos_o_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_content_ctrl/i_mu3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        3.746ns  (logic 0.467ns (12.466%)  route 3.279ns (87.534%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        9.178ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    13.090ns
    Source Clock Delay      (SCD):    3.532ns
    Clock Pessimism Removal (CPR):    0.380ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    M18                  IBUF (Prop_ibuf_I_O)         1.383     1.383 r  clk_i_IBUF_inst/O
                         net (fo=154, routed)         2.149     3.532    i_vga_ctrl/clk_i
    SLICE_X13Y18         FDCE                                         r  i_vga_ctrl/v_pos_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y18         FDCE (Prop_fdce_C_Q)         0.367     3.899 r  i_vga_ctrl/v_pos_o_reg[0]/Q
                         net (fo=4, routed)           1.181     5.080    i_vga_ctrl/Q[0]
    SLICE_X37Y21         LUT3 (Prop_lut3_I1_O)        0.100     5.180 r  i_vga_ctrl/i_mu3_i_11/O
                         net (fo=27, routed)          2.099     7.278    i_content_ctrl/i_mu3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/addrb[6]
    RAMB36_X2Y8          RAMB36E1                                     r  i_content_ctrl/i_mu3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    M18                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  clk_i_IBUF_inst/O
                         net (fo=154, routed)        11.637    13.090    i_content_ctrl/i_mu3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y8          RAMB36E1                                     r  i_content_ctrl/i_mu3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.380    12.710    
    RAMB36_X2Y8          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.360    13.070    i_content_ctrl/i_mu3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -13.070    
                         arrival time                           7.278    
  -------------------------------------------------------------------
                         slack                                 -5.791    

Slack (VIOLATED) :        -5.715ns  (arrival time - required time)
  Source:                 i_vga_ctrl/v_pos_o_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_content_ctrl/i_mu3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        4.887ns  (logic 0.934ns (19.111%)  route 3.953ns (80.889%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        10.406ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    14.318ns
    Source Clock Delay      (SCD):    3.532ns
    Clock Pessimism Removal (CPR):    0.380ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    M18                  IBUF (Prop_ibuf_I_O)         1.383     1.383 r  clk_i_IBUF_inst/O
                         net (fo=154, routed)         2.149     3.532    i_vga_ctrl/clk_i
    SLICE_X13Y18         FDCE                                         r  i_vga_ctrl/v_pos_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y18         FDCE (Prop_fdce_C_Q)         0.367     3.899 r  i_vga_ctrl/v_pos_o_reg[0]/Q
                         net (fo=4, routed)           0.421     4.321    i_vga_ctrl/Q[0]
    SLICE_X15Y17         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.328     4.649 r  i_vga_ctrl/i_mu3_i_20/O[1]
                         net (fo=1, routed)           0.452     5.100    i_content_ctrl/s_addrb_mu30[0]
    SLICE_X13Y17         LUT2 (Prop_lut2_I0_O)        0.239     5.339 r  i_content_ctrl/i_mu3_i_10/O
                         net (fo=27, routed)          3.080     8.419    i_content_ctrl/i_mu3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addrb[7]
    RAMB36_X2Y10         RAMB36E1                                     r  i_content_ctrl/i_mu3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    M18                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  clk_i_IBUF_inst/O
                         net (fo=154, routed)        12.865    14.318    i_content_ctrl/i_mu3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y10         RAMB36E1                                     r  i_content_ctrl/i_mu3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism             -0.380    13.938    
    RAMB36_X2Y10         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.197    14.135    i_content_ctrl/i_mu3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        -14.135    
                         arrival time                           8.419    
  -------------------------------------------------------------------
                         slack                                 -5.715    

Slack (VIOLATED) :        -5.626ns  (arrival time - required time)
  Source:                 i_vga_ctrl/v_pos_o_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_content_ctrl/i_mu3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        4.519ns  (logic 1.058ns (23.414%)  route 3.461ns (76.586%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        9.785ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    13.698ns
    Source Clock Delay      (SCD):    3.532ns
    Clock Pessimism Removal (CPR):    0.380ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    M18                  IBUF (Prop_ibuf_I_O)         1.383     1.383 r  clk_i_IBUF_inst/O
                         net (fo=154, routed)         2.149     3.532    i_vga_ctrl/clk_i
    SLICE_X13Y18         FDCE                                         r  i_vga_ctrl/v_pos_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y18         FDCE (Prop_fdce_C_Q)         0.367     3.899 r  i_vga_ctrl/v_pos_o_reg[0]/Q
                         net (fo=4, routed)           0.421     4.321    i_vga_ctrl/Q[0]
    SLICE_X15Y17         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.448     4.769 r  i_vga_ctrl/i_mu3_i_20/O[2]
                         net (fo=1, routed)           0.471     5.239    i_content_ctrl/s_addrb_mu30[1]
    SLICE_X13Y17         LUT2 (Prop_lut2_I0_O)        0.243     5.482 r  i_content_ctrl/i_mu3_i_9/O
                         net (fo=27, routed)          2.569     8.051    i_content_ctrl/i_mu3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addrb[8]
    RAMB36_X2Y9          RAMB36E1                                     r  i_content_ctrl/i_mu3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    M18                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  clk_i_IBUF_inst/O
                         net (fo=154, routed)        12.245    13.698    i_content_ctrl/i_mu3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y9          RAMB36E1                                     r  i_content_ctrl/i_mu3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism             -0.380    13.317    
    RAMB36_X2Y9          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.360    13.677    i_content_ctrl/i_mu3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        -13.677    
                         arrival time                           8.051    
  -------------------------------------------------------------------
                         slack                                 -5.626    

Slack (VIOLATED) :        -5.375ns  (arrival time - required time)
  Source:                 i_vga_ctrl/v_pos_o_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_content_ctrl/i_mu3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        4.607ns  (logic 0.934ns (20.272%)  route 3.673ns (79.728%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        9.785ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    13.698ns
    Source Clock Delay      (SCD):    3.532ns
    Clock Pessimism Removal (CPR):    0.380ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    M18                  IBUF (Prop_ibuf_I_O)         1.383     1.383 r  clk_i_IBUF_inst/O
                         net (fo=154, routed)         2.149     3.532    i_vga_ctrl/clk_i
    SLICE_X13Y18         FDCE                                         r  i_vga_ctrl/v_pos_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y18         FDCE (Prop_fdce_C_Q)         0.367     3.899 r  i_vga_ctrl/v_pos_o_reg[0]/Q
                         net (fo=4, routed)           0.421     4.321    i_vga_ctrl/Q[0]
    SLICE_X15Y17         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.328     4.649 r  i_vga_ctrl/i_mu3_i_20/O[1]
                         net (fo=1, routed)           0.452     5.100    i_content_ctrl/s_addrb_mu30[0]
    SLICE_X13Y17         LUT2 (Prop_lut2_I0_O)        0.239     5.339 r  i_content_ctrl/i_mu3_i_10/O
                         net (fo=27, routed)          2.800     8.139    i_content_ctrl/i_mu3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addrb[7]
    RAMB36_X2Y9          RAMB36E1                                     r  i_content_ctrl/i_mu3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    M18                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  clk_i_IBUF_inst/O
                         net (fo=154, routed)        12.245    13.698    i_content_ctrl/i_mu3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y9          RAMB36E1                                     r  i_content_ctrl/i_mu3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism             -0.380    13.317    
    RAMB36_X2Y9          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.197    13.514    i_content_ctrl/i_mu3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        -13.514    
                         arrival time                           8.139    
  -------------------------------------------------------------------
                         slack                                 -5.375    

Slack (VIOLATED) :        -5.321ns  (arrival time - required time)
  Source:                 i_vga_ctrl/v_pos_o_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_content_ctrl/i_mu3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        5.444ns  (logic 1.274ns (23.401%)  route 4.170ns (76.599%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        10.406ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    14.318ns
    Source Clock Delay      (SCD):    3.532ns
    Clock Pessimism Removal (CPR):    0.380ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    M18                  IBUF (Prop_ibuf_I_O)         1.383     1.383 r  clk_i_IBUF_inst/O
                         net (fo=154, routed)         2.149     3.532    i_vga_ctrl/clk_i
    SLICE_X13Y18         FDCE                                         r  i_vga_ctrl/v_pos_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y18         FDCE (Prop_fdce_C_Q)         0.367     3.899 r  i_vga_ctrl/v_pos_o_reg[0]/Q
                         net (fo=4, routed)           0.421     4.321    i_vga_ctrl/Q[0]
    SLICE_X15Y17         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.424     4.745 r  i_vga_ctrl/i_mu3_i_20/CO[3]
                         net (fo=1, routed)           0.000     4.745    i_vga_ctrl/i_mu3_i_20_n_0
    SLICE_X15Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.837 r  i_vga_ctrl/i_mu3_i_19/CO[3]
                         net (fo=1, routed)           0.000     4.837    i_vga_ctrl/i_mu3_i_19_n_0
    SLICE_X15Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.150     4.987 r  i_vga_ctrl/i_mu3_i_18/O[0]
                         net (fo=1, routed)           0.577     5.563    i_content_ctrl/s_addrb_mu30[7]
    SLICE_X13Y18         LUT2 (Prop_lut2_I0_O)        0.241     5.804 r  i_content_ctrl/i_mu3_i_3/O
                         net (fo=27, routed)          3.172     8.976    i_content_ctrl/i_mu3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addrb[14]
    RAMB36_X2Y10         RAMB36E1                                     r  i_content_ctrl/i_mu3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    M18                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  clk_i_IBUF_inst/O
                         net (fo=154, routed)        12.865    14.318    i_content_ctrl/i_mu3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y10         RAMB36E1                                     r  i_content_ctrl/i_mu3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism             -0.380    13.938    
    RAMB36_X2Y10         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                      0.360    14.298    i_content_ctrl/i_mu3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        -14.298    
                         arrival time                           8.976    
  -------------------------------------------------------------------
                         slack                                 -5.321    

Slack (VIOLATED) :        -5.306ns  (arrival time - required time)
  Source:                 i_vga_ctrl/v_pos_o_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_content_ctrl/i_mu3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        5.457ns  (logic 1.396ns (25.582%)  route 4.061ns (74.418%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        10.406ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    14.318ns
    Source Clock Delay      (SCD):    3.532ns
    Clock Pessimism Removal (CPR):    0.380ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    M18                  IBUF (Prop_ibuf_I_O)         1.383     1.383 r  clk_i_IBUF_inst/O
                         net (fo=154, routed)         2.149     3.532    i_vga_ctrl/clk_i
    SLICE_X13Y18         FDCE                                         r  i_vga_ctrl/v_pos_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y18         FDCE (Prop_fdce_C_Q)         0.367     3.899 r  i_vga_ctrl/v_pos_o_reg[0]/Q
                         net (fo=4, routed)           0.421     4.321    i_vga_ctrl/Q[0]
    SLICE_X15Y17         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.424     4.745 r  i_vga_ctrl/i_mu3_i_20/CO[3]
                         net (fo=1, routed)           0.000     4.745    i_vga_ctrl/i_mu3_i_20_n_0
    SLICE_X15Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.837 r  i_vga_ctrl/i_mu3_i_19/CO[3]
                         net (fo=1, routed)           0.000     4.837    i_vga_ctrl/i_mu3_i_19_n_0
    SLICE_X15Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.269     5.106 r  i_vga_ctrl/i_mu3_i_18/O[1]
                         net (fo=1, routed)           0.452     5.557    i_content_ctrl/s_addrb_mu30[8]
    SLICE_X13Y19         LUT2 (Prop_lut2_I0_O)        0.244     5.801 r  i_content_ctrl/i_mu3_i_2/O
                         net (fo=27, routed)          3.188     8.989    i_content_ctrl/i_mu3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addrb[15]
    RAMB36_X2Y10         RAMB36E1                                     r  i_content_ctrl/i_mu3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    M18                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  clk_i_IBUF_inst/O
                         net (fo=154, routed)        12.865    14.318    i_content_ctrl/i_mu3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y10         RAMB36E1                                     r  i_content_ctrl/i_mu3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism             -0.380    13.938    
    RAMB36_X2Y10         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                      0.357    14.295    i_content_ctrl/i_mu3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        -14.295    
                         arrival time                           8.989    
  -------------------------------------------------------------------
                         slack                                 -5.306    

Slack (VIOLATED) :        -5.251ns  (arrival time - required time)
  Source:                 i_vga_ctrl/v_pos_o_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_content_ctrl/i_mu3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        5.515ns  (logic 1.182ns (21.432%)  route 4.333ns (78.568%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        10.406ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    14.318ns
    Source Clock Delay      (SCD):    3.532ns
    Clock Pessimism Removal (CPR):    0.380ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    M18                  IBUF (Prop_ibuf_I_O)         1.383     1.383 r  clk_i_IBUF_inst/O
                         net (fo=154, routed)         2.149     3.532    i_vga_ctrl/clk_i
    SLICE_X13Y18         FDCE                                         r  i_vga_ctrl/v_pos_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y18         FDCE (Prop_fdce_C_Q)         0.367     3.899 r  i_vga_ctrl/v_pos_o_reg[0]/Q
                         net (fo=4, routed)           0.421     4.321    i_vga_ctrl/Q[0]
    SLICE_X15Y17         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.424     4.745 r  i_vga_ctrl/i_mu3_i_20/CO[3]
                         net (fo=1, routed)           0.000     4.745    i_vga_ctrl/i_mu3_i_20_n_0
    SLICE_X15Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.150     4.895 r  i_vga_ctrl/i_mu3_i_19/O[0]
                         net (fo=1, routed)           0.333     5.227    i_content_ctrl/s_addrb_mu30[3]
    SLICE_X13Y18         LUT2 (Prop_lut2_I0_O)        0.241     5.468 r  i_content_ctrl/i_mu3_i_7/O
                         net (fo=27, routed)          3.579     9.047    i_content_ctrl/i_mu3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addrb[10]
    RAMB36_X2Y10         RAMB36E1                                     r  i_content_ctrl/i_mu3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    M18                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  clk_i_IBUF_inst/O
                         net (fo=154, routed)        12.865    14.318    i_content_ctrl/i_mu3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y10         RAMB36E1                                     r  i_content_ctrl/i_mu3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism             -0.380    13.938    
    RAMB36_X2Y10         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.360    14.298    i_content_ctrl/i_mu3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        -14.298    
                         arrival time                           9.047    
  -------------------------------------------------------------------
                         slack                                 -5.251    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_i
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_i }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y5   i_content_ctrl/i_mu3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y5   i_content_ctrl/i_mu3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y9   i_content_ctrl/i_mu3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y9   i_content_ctrl/i_mu3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y6   i_content_ctrl/i_mu3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y6   i_content_ctrl/i_mu3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y10  i_content_ctrl/i_mu3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y10  i_content_ctrl/i_mu3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y4   i_content_ctrl/i_mu3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y4   i_content_ctrl/i_mu3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X36Y27  i_vga_ctrl/v_h_count_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X36Y27  i_vga_ctrl/v_h_count_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X46Y10  i_content_ctrl/i_mu3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X46Y10  i_content_ctrl/i_mu3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X30Y33  i_io_ctrl/b_px_en.v_pxen_f_reg[28]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X30Y33  i_io_ctrl/b_px_en.v_pxen_f_reg[29]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X30Y33  i_io_ctrl/b_px_en.v_pxen_f_reg[30]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X30Y33  i_io_ctrl/b_px_en.v_pxen_f_reg[31]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y26  i_vga_ctrl/blue_o_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y26  i_vga_ctrl/blue_o_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X38Y25  i_vga_ctrl/h_pos_o_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X36Y25  i_vga_ctrl/h_pos_o_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X36Y25  i_vga_ctrl/h_pos_o_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X37Y25  i_vga_ctrl/h_pos_o_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X37Y25  i_vga_ctrl/h_pos_o_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X33Y23  i_vga_ctrl/h_pos_o_reg[7]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X36Y25  i_vga_ctrl/h_pos_o_reg[8]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X36Y25  i_vga_ctrl/h_pos_o_reg[9]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X36Y26  i_vga_ctrl/v_h_count_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X39Y26  i_vga_ctrl/v_h_count_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  i_PLL/inst/clk_in1
  To Clock:  i_PLL/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         i_PLL/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { i_PLL/inst/clk_in1 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0  i_PLL/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y0  i_PLL/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  i_PLL/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  i_PLL/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  i_PLL/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  i_PLL/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_PLL
  To Clock:  clk_out1_PLL

Setup :            0  Failing Endpoints,  Worst Slack        0.954ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.131ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.954ns  (required time - arrival time)
  Source:                 i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_PLL rise@40.000ns - clk_out1_PLL rise@0.000ns)
  Data Path Delay:        38.370ns  (logic 12.633ns (32.924%)  route 25.737ns (67.076%))
  Logic Levels:           44  (CARRY4=8 LUT3=5 LUT4=5 LUT5=6 LUT6=16 MUXF7=4)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.431ns = ( 36.569 - 40.000 ) 
    Source Clock Delay      (SCD):    -3.876ns
    Clock Pessimism Removal (CPR):    -0.499ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL rise edge)
                                                      0.000     0.000 r  
    M18                  IBUF                         0.000     0.000 r  clk_i_IBUF_inst/O
                         net (fo=154, routed)         1.253     1.253    i_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -7.233 r  i_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -5.572    i_PLL/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  i_PLL/inst/clkout1_buf/O
                         net (fo=499, routed)         1.600    -3.876    i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X2Y11         RAMB36E1                                     r  i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454    -1.422 f  i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2]
                         net (fo=1, routed)           1.632     0.210    i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta_array[18]
    SLICE_X46Y60         LUT6 (Prop_lut6_I1_O)        0.124     0.334 f  i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     0.334    i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_1_n_0
    SLICE_X46Y60         MUXF7 (Prop_muxf7_I0_O)      0.209     0.543 f  i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0/O
                         net (fo=18, routed)          0.514     1.057    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/douta[2]
    SLICE_X45Y59         LUT5 (Prop_lut5_I4_O)        0.297     1.354 f  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_helpb_i_12/O
                         net (fo=122, routed)         0.734     2.087    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem_n_51
    SLICE_X47Y59         LUT6 (Prop_lut6_I4_O)        0.124     2.211 f  i_mc8051_top/i_mc8051_core/i_mc8051_control/dpl[7]_i_44/O
                         net (fo=22, routed)          0.987     3.198    i_mc8051_top/i_mc8051_core/i_mc8051_control/dpl[7]_i_44_n_0
    SLICE_X45Y57         LUT4 (Prop_lut4_I1_O)        0.150     3.348 f  i_mc8051_top/i_mc8051_core/i_mc8051_control/multOp__0_carry_i_29/O
                         net (fo=4, routed)           0.829     4.178    i_mc8051_top/i_mc8051_core/i_mc8051_control/multOp__0_carry_i_29_n_0
    SLICE_X47Y57         LUT6 (Prop_lut6_I1_O)        0.326     4.504 f  i_mc8051_top/i_mc8051_core/i_mc8051_control/psw[6]_i_34/O
                         net (fo=1, routed)           0.648     5.152    i_mc8051_top/i_mc8051_core/i_mc8051_control/psw[6]_i_34_n_0
    SLICE_X47Y57         LUT6 (Prop_lut6_I0_O)        0.124     5.276 f  i_mc8051_top/i_mc8051_core/i_mc8051_control/psw[6]_i_19/O
                         net (fo=39, routed)          0.870     6.146    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_alu_cmd[1]
    SLICE_X45Y57         LUT3 (Prop_lut3_I2_O)        0.124     6.270 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0_carry_i_19/O
                         net (fo=14, routed)          1.097     7.366    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0_carry_i_19_n_0
    SLICE_X45Y55         LUT5 (Prop_lut5_I3_O)        0.118     7.484 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0_carry_i_9/O
                         net (fo=15, routed)          1.243     8.727    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/i_mc8051_alu/dvsor_i[4]
    SLICE_X39Y54         LUT6 (Prop_lut6_I1_O)        0.326     9.053 f  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__7_carry_i_15/O
                         net (fo=5, routed)           0.663     9.717    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__7_carry_i_15_n_0
    SLICE_X38Y54         LUT6 (Prop_lut6_I0_O)        0.124     9.841 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__7_carry_i_11/O
                         net (fo=2, routed)           0.351    10.192    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__7_carry_i_11_n_0
    SLICE_X39Y54         LUT6 (Prop_lut6_I2_O)        0.124    10.316 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__7_carry_i_13/O
                         net (fo=4, routed)           0.579    10.895    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/i_mc8051_alu/s_qutnt__0[5]
    SLICE_X39Y55         LUT4 (Prop_lut4_I1_O)        0.124    11.019 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__7_carry_i_9/O
                         net (fo=4, routed)           0.531    11.550    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__7_carry_i_9_n_0
    SLICE_X38Y55         LUT4 (Prop_lut4_I3_O)        0.124    11.674 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__7_carry_i_6/O
                         net (fo=1, routed)           0.000    11.674    i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/state_reg[2]_1[0]
    SLICE_X38Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.187 r  i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/qutnt_o0__7_carry/CO[3]
                         net (fo=8, routed)           1.022    13.209    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_qutnt[2]
    SLICE_X39Y55         LUT5 (Prop_lut5_I0_O)        0.152    13.361 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__3_carry_i_10/O
                         net (fo=5, routed)           0.625    13.986    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__3_carry_i_10_n_0
    SLICE_X40Y55         LUT4 (Prop_lut4_I0_O)        0.332    14.318 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__3_carry_i_6/O
                         net (fo=1, routed)           0.000    14.318    i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/state_reg[2]_0[1]
    SLICE_X40Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.868 r  i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/qutnt_o0__3_carry/CO[3]
                         net (fo=12, routed)          0.867    15.735    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_qutnt[1]
    SLICE_X40Y56         LUT6 (Prop_lut6_I4_O)        0.124    15.859 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/minusOp__40_carry__0_i_1/O
                         net (fo=6, routed)           0.458    16.317    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/b_reg[7]_1
    SLICE_X41Y57         LUT6 (Prop_lut6_I5_O)        0.124    16.441 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0_carry_i_1/O
                         net (fo=1, routed)           0.331    16.772    i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/acc_reg[4][2]
    SLICE_X41Y56         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    17.170 r  i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/qutnt_o0_carry/CO[3]
                         net (fo=20, routed)          1.216    18.387    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_qutnt[0]
    SLICE_X42Y57         LUT3 (Prop_lut3_I1_O)        0.146    18.533 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/minusOp_carry_i_10/O
                         net (fo=8, routed)           0.503    19.036    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/minusOp_carry_i_10_n_0
    SLICE_X42Y54         LUT6 (Prop_lut6_I4_O)        0.328    19.364 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__11_carry_i_3/O
                         net (fo=1, routed)           0.190    19.554    i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/state_reg[2]_4[1]
    SLICE_X43Y54         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.061 r  i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/qutnt_o0__11_carry/CO[3]
                         net (fo=23, routed)          1.178    21.239    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/acc_reg[1]_0[0]
    SLICE_X45Y54         LUT3 (Prop_lut3_I1_O)        0.150    21.389 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__15_carry_i_12/O
                         net (fo=3, routed)           0.575    21.964    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__15_carry_i_12_n_0
    SLICE_X46Y54         LUT4 (Prop_lut4_I0_O)        0.332    22.296 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__15_carry_i_7/O
                         net (fo=1, routed)           0.000    22.296    i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/acc_reg[1][1]
    SLICE_X46Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.829 f  i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/qutnt_o0__15_carry/CO[3]
                         net (fo=3, routed)           0.630    23.459    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/acc_reg[1]_3[0]
    SLICE_X46Y53         LUT6 (Prop_lut6_I3_O)        0.124    23.583 f  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_help[0]_i_4/O
                         net (fo=2, routed)           0.352    23.935    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem_n_182
    SLICE_X47Y53         LUT6 (Prop_lut6_I5_O)        0.124    24.059 f  i_mc8051_top/i_mc8051_core/i_mc8051_control/b[6]_i_17/O
                         net (fo=2, routed)           0.433    24.492    i_mc8051_top/i_mc8051_core/i_mc8051_control/b[6]_i_17_n_0
    SLICE_X46Y53         LUT6 (Prop_lut6_I2_O)        0.124    24.616 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_83/O
                         net (fo=1, routed)           0.455    25.070    i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_83_n_0
    SLICE_X44Y56         LUT6 (Prop_lut6_I4_O)        0.124    25.194 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_82/O
                         net (fo=1, routed)           0.000    25.194    i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_82_n_0
    SLICE_X44Y56         MUXF7 (Prop_muxf7_I1_O)      0.217    25.411 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/pc_reg[15]_i_75/O
                         net (fo=1, routed)           0.452    25.863    i_mc8051_top/i_mc8051_core/i_mc8051_control/pc_reg[15]_i_75_n_0
    SLICE_X44Y60         LUT6 (Prop_lut6_I5_O)        0.299    26.162 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_60/O
                         net (fo=1, routed)           0.000    26.162    i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_60_n_0
    SLICE_X44Y60         MUXF7 (Prop_muxf7_I1_O)      0.217    26.379 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/pc_reg[15]_i_39/O
                         net (fo=2, routed)           0.456    26.834    i_mc8051_top/i_mc8051_core/i_mc8051_control/pc_reg[15]_i_39_n_0
    SLICE_X40Y60         LUT6 (Prop_lut6_I1_O)        0.299    27.133 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_23/O
                         net (fo=1, routed)           0.761    27.895    i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_23_n_0
    SLICE_X40Y52         LUT5 (Prop_lut5_I0_O)        0.124    28.019 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_11/O
                         net (fo=2, routed)           0.303    28.322    i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_11_n_0
    SLICE_X40Y51         LUT5 (Prop_lut5_I2_O)        0.124    28.446 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_5/O
                         net (fo=49, routed)          0.985    29.430    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_pc_inc_en[0]
    SLICE_X51Y46         LUT3 (Prop_lut3_I1_O)        0.124    29.554 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc[7]_i_13/O
                         net (fo=1, routed)           0.489    30.044    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/p_1_in[4]
    SLICE_X48Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.570 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc_reg[7]_i_7/CO[3]
                         net (fo=1, routed)           0.000    30.570    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc_reg[7]_i_7_n_0
    SLICE_X48Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.684 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000    30.684    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc_reg[11]_i_4_n_0
    SLICE_X48Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    30.906 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc_reg[15]_i_9/O[0]
                         net (fo=1, routed)           0.528    31.433    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc_reg[15]_i_9_n_7
    SLICE_X46Y48         LUT5 (Prop_lut5_I0_O)        0.299    31.732 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc[12]_i_3/O
                         net (fo=1, routed)           0.000    31.732    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc[12]_i_3_n_0
    SLICE_X46Y48         MUXF7 (Prop_muxf7_I1_O)      0.214    31.946 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc_reg[12]_i_1/O
                         net (fo=10, routed)          1.213    33.159    i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[0]
    SLICE_X48Y57         LUT3 (Prop_lut3_I2_O)        0.297    33.456 r  i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__4/O
                         net (fo=1, routed)           1.038    34.494    i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/ram_ena
    RAMB36_X1Y14         RAMB36E1                                     r  i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL rise edge)
                                                     40.000    40.000 r  
    M18                  IBUF                         0.000    40.000 r  clk_i_IBUF_inst/O
                         net (fo=154, routed)         1.181    41.181    i_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    33.427 r  i_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    35.009    i_PLL/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.100 r  i_PLL/inst/clkout1_buf/O
                         net (fo=499, routed)         1.468    36.569    i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X1Y14         RAMB36E1                                     r  i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.499    36.070    
                         clock uncertainty           -0.180    35.890    
    RAMB36_X1Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    35.447    i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         35.447    
                         arrival time                         -34.494    
  -------------------------------------------------------------------
                         slack                                  0.954    

Slack (MET) :             1.067ns  (required time - arrival time)
  Source:                 i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_PLL rise@40.000ns - clk_out1_PLL rise@0.000ns)
  Data Path Delay:        38.298ns  (logic 12.638ns (32.999%)  route 25.660ns (67.001%))
  Logic Levels:           44  (CARRY4=8 LUT3=5 LUT4=5 LUT5=6 LUT6=16 MUXF7=4)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.421ns = ( 36.579 - 40.000 ) 
    Source Clock Delay      (SCD):    -3.894ns
    Clock Pessimism Removal (CPR):    -0.485ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL rise edge)
                                                      0.000     0.000 r  
    M18                  IBUF                         0.000     0.000 r  clk_i_IBUF_inst/O
                         net (fo=154, routed)         1.253     1.253    i_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -7.233 r  i_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -5.572    i_PLL/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  i_PLL/inst/clkout1_buf/O
                         net (fo=499, routed)         1.582    -3.894    i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X1Y14         RAMB36E1                                     r  i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y14         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454    -1.440 f  i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2]
                         net (fo=1, routed)           1.662     0.223    i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta_array[58]
    SLICE_X46Y60         LUT6 (Prop_lut6_I0_O)        0.124     0.347 f  i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     0.347    i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_2_n_0
    SLICE_X46Y60         MUXF7 (Prop_muxf7_I1_O)      0.214     0.561 f  i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0/O
                         net (fo=18, routed)          0.514     1.074    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/douta[2]
    SLICE_X45Y59         LUT5 (Prop_lut5_I4_O)        0.297     1.371 f  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_helpb_i_12/O
                         net (fo=122, routed)         0.734     2.105    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem_n_51
    SLICE_X47Y59         LUT6 (Prop_lut6_I4_O)        0.124     2.229 f  i_mc8051_top/i_mc8051_core/i_mc8051_control/dpl[7]_i_44/O
                         net (fo=22, routed)          0.987     3.216    i_mc8051_top/i_mc8051_core/i_mc8051_control/dpl[7]_i_44_n_0
    SLICE_X45Y57         LUT4 (Prop_lut4_I1_O)        0.150     3.366 f  i_mc8051_top/i_mc8051_core/i_mc8051_control/multOp__0_carry_i_29/O
                         net (fo=4, routed)           0.829     4.196    i_mc8051_top/i_mc8051_core/i_mc8051_control/multOp__0_carry_i_29_n_0
    SLICE_X47Y57         LUT6 (Prop_lut6_I1_O)        0.326     4.522 f  i_mc8051_top/i_mc8051_core/i_mc8051_control/psw[6]_i_34/O
                         net (fo=1, routed)           0.648     5.170    i_mc8051_top/i_mc8051_core/i_mc8051_control/psw[6]_i_34_n_0
    SLICE_X47Y57         LUT6 (Prop_lut6_I0_O)        0.124     5.294 f  i_mc8051_top/i_mc8051_core/i_mc8051_control/psw[6]_i_19/O
                         net (fo=39, routed)          0.870     6.163    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_alu_cmd[1]
    SLICE_X45Y57         LUT3 (Prop_lut3_I2_O)        0.124     6.287 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0_carry_i_19/O
                         net (fo=14, routed)          1.097     7.384    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0_carry_i_19_n_0
    SLICE_X45Y55         LUT5 (Prop_lut5_I3_O)        0.118     7.502 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0_carry_i_9/O
                         net (fo=15, routed)          1.243     8.745    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/i_mc8051_alu/dvsor_i[4]
    SLICE_X39Y54         LUT6 (Prop_lut6_I1_O)        0.326     9.071 f  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__7_carry_i_15/O
                         net (fo=5, routed)           0.663     9.735    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__7_carry_i_15_n_0
    SLICE_X38Y54         LUT6 (Prop_lut6_I0_O)        0.124     9.859 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__7_carry_i_11/O
                         net (fo=2, routed)           0.351    10.210    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__7_carry_i_11_n_0
    SLICE_X39Y54         LUT6 (Prop_lut6_I2_O)        0.124    10.334 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__7_carry_i_13/O
                         net (fo=4, routed)           0.579    10.913    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/i_mc8051_alu/s_qutnt__0[5]
    SLICE_X39Y55         LUT4 (Prop_lut4_I1_O)        0.124    11.037 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__7_carry_i_9/O
                         net (fo=4, routed)           0.531    11.568    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__7_carry_i_9_n_0
    SLICE_X38Y55         LUT4 (Prop_lut4_I3_O)        0.124    11.692 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__7_carry_i_6/O
                         net (fo=1, routed)           0.000    11.692    i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/state_reg[2]_1[0]
    SLICE_X38Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.205 r  i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/qutnt_o0__7_carry/CO[3]
                         net (fo=8, routed)           1.022    13.227    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_qutnt[2]
    SLICE_X39Y55         LUT5 (Prop_lut5_I0_O)        0.152    13.379 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__3_carry_i_10/O
                         net (fo=5, routed)           0.625    14.004    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__3_carry_i_10_n_0
    SLICE_X40Y55         LUT4 (Prop_lut4_I0_O)        0.332    14.336 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__3_carry_i_6/O
                         net (fo=1, routed)           0.000    14.336    i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/state_reg[2]_0[1]
    SLICE_X40Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.886 r  i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/qutnt_o0__3_carry/CO[3]
                         net (fo=12, routed)          0.867    15.753    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_qutnt[1]
    SLICE_X40Y56         LUT6 (Prop_lut6_I4_O)        0.124    15.877 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/minusOp__40_carry__0_i_1/O
                         net (fo=6, routed)           0.458    16.335    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/b_reg[7]_1
    SLICE_X41Y57         LUT6 (Prop_lut6_I5_O)        0.124    16.459 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0_carry_i_1/O
                         net (fo=1, routed)           0.331    16.790    i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/acc_reg[4][2]
    SLICE_X41Y56         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    17.188 r  i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/qutnt_o0_carry/CO[3]
                         net (fo=20, routed)          1.216    18.405    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_qutnt[0]
    SLICE_X42Y57         LUT3 (Prop_lut3_I1_O)        0.146    18.551 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/minusOp_carry_i_10/O
                         net (fo=8, routed)           0.503    19.054    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/minusOp_carry_i_10_n_0
    SLICE_X42Y54         LUT6 (Prop_lut6_I4_O)        0.328    19.382 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__11_carry_i_3/O
                         net (fo=1, routed)           0.190    19.572    i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/state_reg[2]_4[1]
    SLICE_X43Y54         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.079 r  i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/qutnt_o0__11_carry/CO[3]
                         net (fo=23, routed)          1.178    21.257    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/acc_reg[1]_0[0]
    SLICE_X45Y54         LUT3 (Prop_lut3_I1_O)        0.150    21.407 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__15_carry_i_12/O
                         net (fo=3, routed)           0.575    21.981    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__15_carry_i_12_n_0
    SLICE_X46Y54         LUT4 (Prop_lut4_I0_O)        0.332    22.313 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__15_carry_i_7/O
                         net (fo=1, routed)           0.000    22.313    i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/acc_reg[1][1]
    SLICE_X46Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.846 f  i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/qutnt_o0__15_carry/CO[3]
                         net (fo=3, routed)           0.630    23.476    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/acc_reg[1]_3[0]
    SLICE_X46Y53         LUT6 (Prop_lut6_I3_O)        0.124    23.600 f  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_help[0]_i_4/O
                         net (fo=2, routed)           0.352    23.953    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem_n_182
    SLICE_X47Y53         LUT6 (Prop_lut6_I5_O)        0.124    24.077 f  i_mc8051_top/i_mc8051_core/i_mc8051_control/b[6]_i_17/O
                         net (fo=2, routed)           0.433    24.510    i_mc8051_top/i_mc8051_core/i_mc8051_control/b[6]_i_17_n_0
    SLICE_X46Y53         LUT6 (Prop_lut6_I2_O)        0.124    24.634 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_83/O
                         net (fo=1, routed)           0.455    25.088    i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_83_n_0
    SLICE_X44Y56         LUT6 (Prop_lut6_I4_O)        0.124    25.212 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_82/O
                         net (fo=1, routed)           0.000    25.212    i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_82_n_0
    SLICE_X44Y56         MUXF7 (Prop_muxf7_I1_O)      0.217    25.429 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/pc_reg[15]_i_75/O
                         net (fo=1, routed)           0.452    25.881    i_mc8051_top/i_mc8051_core/i_mc8051_control/pc_reg[15]_i_75_n_0
    SLICE_X44Y60         LUT6 (Prop_lut6_I5_O)        0.299    26.180 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_60/O
                         net (fo=1, routed)           0.000    26.180    i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_60_n_0
    SLICE_X44Y60         MUXF7 (Prop_muxf7_I1_O)      0.217    26.397 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/pc_reg[15]_i_39/O
                         net (fo=2, routed)           0.456    26.852    i_mc8051_top/i_mc8051_core/i_mc8051_control/pc_reg[15]_i_39_n_0
    SLICE_X40Y60         LUT6 (Prop_lut6_I1_O)        0.299    27.151 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_23/O
                         net (fo=1, routed)           0.761    27.913    i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_23_n_0
    SLICE_X40Y52         LUT5 (Prop_lut5_I0_O)        0.124    28.037 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_11/O
                         net (fo=2, routed)           0.303    28.340    i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_11_n_0
    SLICE_X40Y51         LUT5 (Prop_lut5_I2_O)        0.124    28.464 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_5/O
                         net (fo=49, routed)          0.985    29.448    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_pc_inc_en[0]
    SLICE_X51Y46         LUT3 (Prop_lut3_I1_O)        0.124    29.572 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc[7]_i_13/O
                         net (fo=1, routed)           0.489    30.061    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/p_1_in[4]
    SLICE_X48Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.587 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc_reg[7]_i_7/CO[3]
                         net (fo=1, routed)           0.000    30.587    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc_reg[7]_i_7_n_0
    SLICE_X48Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.701 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000    30.701    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc_reg[11]_i_4_n_0
    SLICE_X48Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    30.923 f  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc_reg[15]_i_9/O[0]
                         net (fo=1, routed)           0.528    31.451    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc_reg[15]_i_9_n_7
    SLICE_X46Y48         LUT5 (Prop_lut5_I0_O)        0.299    31.750 f  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc[12]_i_3/O
                         net (fo=1, routed)           0.000    31.750    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc[12]_i_3_n_0
    SLICE_X46Y48         MUXF7 (Prop_muxf7_I1_O)      0.214    31.964 f  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc_reg[12]_i_1/O
                         net (fo=10, routed)          1.362    33.326    i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[0]
    SLICE_X48Y58         LUT3 (Prop_lut3_I0_O)        0.297    33.623 r  i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__3/O
                         net (fo=1, routed)           0.781    34.404    i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X1Y12         RAMB36E1                                     r  i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL rise edge)
                                                     40.000    40.000 r  
    M18                  IBUF                         0.000    40.000 r  clk_i_IBUF_inst/O
                         net (fo=154, routed)         1.181    41.181    i_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    33.427 r  i_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    35.009    i_PLL/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.100 r  i_PLL/inst/clkout1_buf/O
                         net (fo=499, routed)         1.478    36.579    i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X1Y12         RAMB36E1                                     r  i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.485    36.094    
                         clock uncertainty           -0.180    35.914    
    RAMB36_X1Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    35.471    i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         35.471    
                         arrival time                         -34.404    
  -------------------------------------------------------------------
                         slack                                  1.067    

Slack (MET) :             1.139ns  (required time - arrival time)
  Source:                 i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_PLL rise@40.000ns - clk_out1_PLL rise@0.000ns)
  Data Path Delay:        38.215ns  (logic 12.638ns (33.071%)  route 25.577ns (66.929%))
  Logic Levels:           44  (CARRY4=8 LUT3=5 LUT4=5 LUT5=6 LUT6=16 MUXF7=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.419ns = ( 36.581 - 40.000 ) 
    Source Clock Delay      (SCD):    -3.894ns
    Clock Pessimism Removal (CPR):    -0.499ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL rise edge)
                                                      0.000     0.000 r  
    M18                  IBUF                         0.000     0.000 r  clk_i_IBUF_inst/O
                         net (fo=154, routed)         1.253     1.253    i_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -7.233 r  i_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -5.572    i_PLL/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  i_PLL/inst/clkout1_buf/O
                         net (fo=499, routed)         1.582    -3.894    i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X1Y14         RAMB36E1                                     r  i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y14         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454    -1.440 f  i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2]
                         net (fo=1, routed)           1.662     0.223    i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta_array[58]
    SLICE_X46Y60         LUT6 (Prop_lut6_I0_O)        0.124     0.347 f  i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     0.347    i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_2_n_0
    SLICE_X46Y60         MUXF7 (Prop_muxf7_I1_O)      0.214     0.561 f  i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0/O
                         net (fo=18, routed)          0.514     1.074    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/douta[2]
    SLICE_X45Y59         LUT5 (Prop_lut5_I4_O)        0.297     1.371 f  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_helpb_i_12/O
                         net (fo=122, routed)         0.734     2.105    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem_n_51
    SLICE_X47Y59         LUT6 (Prop_lut6_I4_O)        0.124     2.229 f  i_mc8051_top/i_mc8051_core/i_mc8051_control/dpl[7]_i_44/O
                         net (fo=22, routed)          0.987     3.216    i_mc8051_top/i_mc8051_core/i_mc8051_control/dpl[7]_i_44_n_0
    SLICE_X45Y57         LUT4 (Prop_lut4_I1_O)        0.150     3.366 f  i_mc8051_top/i_mc8051_core/i_mc8051_control/multOp__0_carry_i_29/O
                         net (fo=4, routed)           0.829     4.196    i_mc8051_top/i_mc8051_core/i_mc8051_control/multOp__0_carry_i_29_n_0
    SLICE_X47Y57         LUT6 (Prop_lut6_I1_O)        0.326     4.522 f  i_mc8051_top/i_mc8051_core/i_mc8051_control/psw[6]_i_34/O
                         net (fo=1, routed)           0.648     5.170    i_mc8051_top/i_mc8051_core/i_mc8051_control/psw[6]_i_34_n_0
    SLICE_X47Y57         LUT6 (Prop_lut6_I0_O)        0.124     5.294 f  i_mc8051_top/i_mc8051_core/i_mc8051_control/psw[6]_i_19/O
                         net (fo=39, routed)          0.870     6.163    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_alu_cmd[1]
    SLICE_X45Y57         LUT3 (Prop_lut3_I2_O)        0.124     6.287 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0_carry_i_19/O
                         net (fo=14, routed)          1.097     7.384    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0_carry_i_19_n_0
    SLICE_X45Y55         LUT5 (Prop_lut5_I3_O)        0.118     7.502 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0_carry_i_9/O
                         net (fo=15, routed)          1.243     8.745    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/i_mc8051_alu/dvsor_i[4]
    SLICE_X39Y54         LUT6 (Prop_lut6_I1_O)        0.326     9.071 f  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__7_carry_i_15/O
                         net (fo=5, routed)           0.663     9.735    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__7_carry_i_15_n_0
    SLICE_X38Y54         LUT6 (Prop_lut6_I0_O)        0.124     9.859 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__7_carry_i_11/O
                         net (fo=2, routed)           0.351    10.210    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__7_carry_i_11_n_0
    SLICE_X39Y54         LUT6 (Prop_lut6_I2_O)        0.124    10.334 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__7_carry_i_13/O
                         net (fo=4, routed)           0.579    10.913    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/i_mc8051_alu/s_qutnt__0[5]
    SLICE_X39Y55         LUT4 (Prop_lut4_I1_O)        0.124    11.037 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__7_carry_i_9/O
                         net (fo=4, routed)           0.531    11.568    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__7_carry_i_9_n_0
    SLICE_X38Y55         LUT4 (Prop_lut4_I3_O)        0.124    11.692 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__7_carry_i_6/O
                         net (fo=1, routed)           0.000    11.692    i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/state_reg[2]_1[0]
    SLICE_X38Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.205 r  i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/qutnt_o0__7_carry/CO[3]
                         net (fo=8, routed)           1.022    13.227    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_qutnt[2]
    SLICE_X39Y55         LUT5 (Prop_lut5_I0_O)        0.152    13.379 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__3_carry_i_10/O
                         net (fo=5, routed)           0.625    14.004    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__3_carry_i_10_n_0
    SLICE_X40Y55         LUT4 (Prop_lut4_I0_O)        0.332    14.336 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__3_carry_i_6/O
                         net (fo=1, routed)           0.000    14.336    i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/state_reg[2]_0[1]
    SLICE_X40Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.886 r  i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/qutnt_o0__3_carry/CO[3]
                         net (fo=12, routed)          0.867    15.753    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_qutnt[1]
    SLICE_X40Y56         LUT6 (Prop_lut6_I4_O)        0.124    15.877 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/minusOp__40_carry__0_i_1/O
                         net (fo=6, routed)           0.458    16.335    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/b_reg[7]_1
    SLICE_X41Y57         LUT6 (Prop_lut6_I5_O)        0.124    16.459 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0_carry_i_1/O
                         net (fo=1, routed)           0.331    16.790    i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/acc_reg[4][2]
    SLICE_X41Y56         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    17.188 r  i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/qutnt_o0_carry/CO[3]
                         net (fo=20, routed)          1.216    18.405    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_qutnt[0]
    SLICE_X42Y57         LUT3 (Prop_lut3_I1_O)        0.146    18.551 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/minusOp_carry_i_10/O
                         net (fo=8, routed)           0.503    19.054    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/minusOp_carry_i_10_n_0
    SLICE_X42Y54         LUT6 (Prop_lut6_I4_O)        0.328    19.382 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__11_carry_i_3/O
                         net (fo=1, routed)           0.190    19.572    i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/state_reg[2]_4[1]
    SLICE_X43Y54         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.079 r  i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/qutnt_o0__11_carry/CO[3]
                         net (fo=23, routed)          1.178    21.257    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/acc_reg[1]_0[0]
    SLICE_X45Y54         LUT3 (Prop_lut3_I1_O)        0.150    21.407 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__15_carry_i_12/O
                         net (fo=3, routed)           0.575    21.981    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__15_carry_i_12_n_0
    SLICE_X46Y54         LUT4 (Prop_lut4_I0_O)        0.332    22.313 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__15_carry_i_7/O
                         net (fo=1, routed)           0.000    22.313    i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/acc_reg[1][1]
    SLICE_X46Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.846 f  i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/qutnt_o0__15_carry/CO[3]
                         net (fo=3, routed)           0.630    23.476    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/acc_reg[1]_3[0]
    SLICE_X46Y53         LUT6 (Prop_lut6_I3_O)        0.124    23.600 f  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_help[0]_i_4/O
                         net (fo=2, routed)           0.352    23.953    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem_n_182
    SLICE_X47Y53         LUT6 (Prop_lut6_I5_O)        0.124    24.077 f  i_mc8051_top/i_mc8051_core/i_mc8051_control/b[6]_i_17/O
                         net (fo=2, routed)           0.433    24.510    i_mc8051_top/i_mc8051_core/i_mc8051_control/b[6]_i_17_n_0
    SLICE_X46Y53         LUT6 (Prop_lut6_I2_O)        0.124    24.634 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_83/O
                         net (fo=1, routed)           0.455    25.088    i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_83_n_0
    SLICE_X44Y56         LUT6 (Prop_lut6_I4_O)        0.124    25.212 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_82/O
                         net (fo=1, routed)           0.000    25.212    i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_82_n_0
    SLICE_X44Y56         MUXF7 (Prop_muxf7_I1_O)      0.217    25.429 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/pc_reg[15]_i_75/O
                         net (fo=1, routed)           0.452    25.881    i_mc8051_top/i_mc8051_core/i_mc8051_control/pc_reg[15]_i_75_n_0
    SLICE_X44Y60         LUT6 (Prop_lut6_I5_O)        0.299    26.180 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_60/O
                         net (fo=1, routed)           0.000    26.180    i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_60_n_0
    SLICE_X44Y60         MUXF7 (Prop_muxf7_I1_O)      0.217    26.397 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/pc_reg[15]_i_39/O
                         net (fo=2, routed)           0.456    26.852    i_mc8051_top/i_mc8051_core/i_mc8051_control/pc_reg[15]_i_39_n_0
    SLICE_X40Y60         LUT6 (Prop_lut6_I1_O)        0.299    27.151 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_23/O
                         net (fo=1, routed)           0.761    27.913    i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_23_n_0
    SLICE_X40Y52         LUT5 (Prop_lut5_I0_O)        0.124    28.037 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_11/O
                         net (fo=2, routed)           0.303    28.340    i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_11_n_0
    SLICE_X40Y51         LUT5 (Prop_lut5_I2_O)        0.124    28.464 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_5/O
                         net (fo=49, routed)          0.985    29.448    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_pc_inc_en[0]
    SLICE_X51Y46         LUT3 (Prop_lut3_I1_O)        0.124    29.572 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc[7]_i_13/O
                         net (fo=1, routed)           0.489    30.061    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/p_1_in[4]
    SLICE_X48Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.587 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc_reg[7]_i_7/CO[3]
                         net (fo=1, routed)           0.000    30.587    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc_reg[7]_i_7_n_0
    SLICE_X48Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.701 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000    30.701    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc_reg[11]_i_4_n_0
    SLICE_X48Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    30.923 f  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc_reg[15]_i_9/O[0]
                         net (fo=1, routed)           0.528    31.451    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc_reg[15]_i_9_n_7
    SLICE_X46Y48         LUT5 (Prop_lut5_I0_O)        0.299    31.750 f  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc[12]_i_3/O
                         net (fo=1, routed)           0.000    31.750    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc[12]_i_3_n_0
    SLICE_X46Y48         MUXF7 (Prop_muxf7_I1_O)      0.214    31.964 f  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc_reg[12]_i_1/O
                         net (fo=10, routed)          1.343    33.307    i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[0]
    SLICE_X48Y58         LUT3 (Prop_lut3_I1_O)        0.297    33.604 r  i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=1, routed)           0.717    34.321    i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X2Y12         RAMB36E1                                     r  i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL rise edge)
                                                     40.000    40.000 r  
    M18                  IBUF                         0.000    40.000 r  clk_i_IBUF_inst/O
                         net (fo=154, routed)         1.181    41.181    i_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    33.427 r  i_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    35.009    i_PLL/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.100 r  i_PLL/inst/clkout1_buf/O
                         net (fo=499, routed)         1.480    36.581    i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y12         RAMB36E1                                     r  i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.499    36.082    
                         clock uncertainty           -0.180    35.902    
    RAMB36_X2Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    35.459    i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         35.459    
                         arrival time                         -34.321    
  -------------------------------------------------------------------
                         slack                                  1.139    

Slack (MET) :             1.223ns  (required time - arrival time)
  Source:                 i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_PLL rise@40.000ns - clk_out1_PLL rise@0.000ns)
  Data Path Delay:        38.134ns  (logic 12.759ns (33.458%)  route 25.375ns (66.542%))
  Logic Levels:           44  (CARRY4=8 LUT3=5 LUT4=5 LUT5=6 LUT6=16 MUXF7=4)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.415ns = ( 36.585 - 40.000 ) 
    Source Clock Delay      (SCD):    -3.894ns
    Clock Pessimism Removal (CPR):    -0.499ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL rise edge)
                                                      0.000     0.000 r  
    M18                  IBUF                         0.000     0.000 r  clk_i_IBUF_inst/O
                         net (fo=154, routed)         1.253     1.253    i_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -7.233 r  i_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -5.572    i_PLL/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  i_PLL/inst/clkout1_buf/O
                         net (fo=499, routed)         1.582    -3.894    i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X1Y14         RAMB36E1                                     r  i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y14         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454    -1.440 f  i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2]
                         net (fo=1, routed)           1.662     0.223    i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta_array[58]
    SLICE_X46Y60         LUT6 (Prop_lut6_I0_O)        0.124     0.347 f  i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     0.347    i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_2_n_0
    SLICE_X46Y60         MUXF7 (Prop_muxf7_I1_O)      0.214     0.561 f  i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0/O
                         net (fo=18, routed)          0.514     1.074    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/douta[2]
    SLICE_X45Y59         LUT5 (Prop_lut5_I4_O)        0.297     1.371 f  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_helpb_i_12/O
                         net (fo=122, routed)         0.734     2.105    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem_n_51
    SLICE_X47Y59         LUT6 (Prop_lut6_I4_O)        0.124     2.229 f  i_mc8051_top/i_mc8051_core/i_mc8051_control/dpl[7]_i_44/O
                         net (fo=22, routed)          0.987     3.216    i_mc8051_top/i_mc8051_core/i_mc8051_control/dpl[7]_i_44_n_0
    SLICE_X45Y57         LUT4 (Prop_lut4_I1_O)        0.150     3.366 f  i_mc8051_top/i_mc8051_core/i_mc8051_control/multOp__0_carry_i_29/O
                         net (fo=4, routed)           0.829     4.196    i_mc8051_top/i_mc8051_core/i_mc8051_control/multOp__0_carry_i_29_n_0
    SLICE_X47Y57         LUT6 (Prop_lut6_I1_O)        0.326     4.522 f  i_mc8051_top/i_mc8051_core/i_mc8051_control/psw[6]_i_34/O
                         net (fo=1, routed)           0.648     5.170    i_mc8051_top/i_mc8051_core/i_mc8051_control/psw[6]_i_34_n_0
    SLICE_X47Y57         LUT6 (Prop_lut6_I0_O)        0.124     5.294 f  i_mc8051_top/i_mc8051_core/i_mc8051_control/psw[6]_i_19/O
                         net (fo=39, routed)          0.870     6.163    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_alu_cmd[1]
    SLICE_X45Y57         LUT3 (Prop_lut3_I2_O)        0.124     6.287 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0_carry_i_19/O
                         net (fo=14, routed)          1.097     7.384    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0_carry_i_19_n_0
    SLICE_X45Y55         LUT5 (Prop_lut5_I3_O)        0.118     7.502 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0_carry_i_9/O
                         net (fo=15, routed)          1.243     8.745    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/i_mc8051_alu/dvsor_i[4]
    SLICE_X39Y54         LUT6 (Prop_lut6_I1_O)        0.326     9.071 f  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__7_carry_i_15/O
                         net (fo=5, routed)           0.663     9.735    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__7_carry_i_15_n_0
    SLICE_X38Y54         LUT6 (Prop_lut6_I0_O)        0.124     9.859 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__7_carry_i_11/O
                         net (fo=2, routed)           0.351    10.210    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__7_carry_i_11_n_0
    SLICE_X39Y54         LUT6 (Prop_lut6_I2_O)        0.124    10.334 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__7_carry_i_13/O
                         net (fo=4, routed)           0.579    10.913    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/i_mc8051_alu/s_qutnt__0[5]
    SLICE_X39Y55         LUT4 (Prop_lut4_I1_O)        0.124    11.037 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__7_carry_i_9/O
                         net (fo=4, routed)           0.531    11.568    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__7_carry_i_9_n_0
    SLICE_X38Y55         LUT4 (Prop_lut4_I3_O)        0.124    11.692 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__7_carry_i_6/O
                         net (fo=1, routed)           0.000    11.692    i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/state_reg[2]_1[0]
    SLICE_X38Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.205 r  i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/qutnt_o0__7_carry/CO[3]
                         net (fo=8, routed)           1.022    13.227    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_qutnt[2]
    SLICE_X39Y55         LUT5 (Prop_lut5_I0_O)        0.152    13.379 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__3_carry_i_10/O
                         net (fo=5, routed)           0.625    14.004    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__3_carry_i_10_n_0
    SLICE_X40Y55         LUT4 (Prop_lut4_I0_O)        0.332    14.336 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__3_carry_i_6/O
                         net (fo=1, routed)           0.000    14.336    i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/state_reg[2]_0[1]
    SLICE_X40Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.886 r  i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/qutnt_o0__3_carry/CO[3]
                         net (fo=12, routed)          0.867    15.753    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_qutnt[1]
    SLICE_X40Y56         LUT6 (Prop_lut6_I4_O)        0.124    15.877 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/minusOp__40_carry__0_i_1/O
                         net (fo=6, routed)           0.458    16.335    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/b_reg[7]_1
    SLICE_X41Y57         LUT6 (Prop_lut6_I5_O)        0.124    16.459 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0_carry_i_1/O
                         net (fo=1, routed)           0.331    16.790    i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/acc_reg[4][2]
    SLICE_X41Y56         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    17.188 r  i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/qutnt_o0_carry/CO[3]
                         net (fo=20, routed)          1.216    18.405    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_qutnt[0]
    SLICE_X42Y57         LUT3 (Prop_lut3_I1_O)        0.146    18.551 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/minusOp_carry_i_10/O
                         net (fo=8, routed)           0.503    19.054    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/minusOp_carry_i_10_n_0
    SLICE_X42Y54         LUT6 (Prop_lut6_I4_O)        0.328    19.382 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__11_carry_i_3/O
                         net (fo=1, routed)           0.190    19.572    i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/state_reg[2]_4[1]
    SLICE_X43Y54         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.079 r  i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/qutnt_o0__11_carry/CO[3]
                         net (fo=23, routed)          1.178    21.257    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/acc_reg[1]_0[0]
    SLICE_X45Y54         LUT3 (Prop_lut3_I1_O)        0.150    21.407 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__15_carry_i_12/O
                         net (fo=3, routed)           0.575    21.981    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__15_carry_i_12_n_0
    SLICE_X46Y54         LUT4 (Prop_lut4_I0_O)        0.332    22.313 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__15_carry_i_7/O
                         net (fo=1, routed)           0.000    22.313    i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/acc_reg[1][1]
    SLICE_X46Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.846 f  i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/qutnt_o0__15_carry/CO[3]
                         net (fo=3, routed)           0.630    23.476    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/acc_reg[1]_3[0]
    SLICE_X46Y53         LUT6 (Prop_lut6_I3_O)        0.124    23.600 f  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_help[0]_i_4/O
                         net (fo=2, routed)           0.352    23.953    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem_n_182
    SLICE_X47Y53         LUT6 (Prop_lut6_I5_O)        0.124    24.077 f  i_mc8051_top/i_mc8051_core/i_mc8051_control/b[6]_i_17/O
                         net (fo=2, routed)           0.433    24.510    i_mc8051_top/i_mc8051_core/i_mc8051_control/b[6]_i_17_n_0
    SLICE_X46Y53         LUT6 (Prop_lut6_I2_O)        0.124    24.634 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_83/O
                         net (fo=1, routed)           0.455    25.088    i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_83_n_0
    SLICE_X44Y56         LUT6 (Prop_lut6_I4_O)        0.124    25.212 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_82/O
                         net (fo=1, routed)           0.000    25.212    i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_82_n_0
    SLICE_X44Y56         MUXF7 (Prop_muxf7_I1_O)      0.217    25.429 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/pc_reg[15]_i_75/O
                         net (fo=1, routed)           0.452    25.881    i_mc8051_top/i_mc8051_core/i_mc8051_control/pc_reg[15]_i_75_n_0
    SLICE_X44Y60         LUT6 (Prop_lut6_I5_O)        0.299    26.180 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_60/O
                         net (fo=1, routed)           0.000    26.180    i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_60_n_0
    SLICE_X44Y60         MUXF7 (Prop_muxf7_I1_O)      0.217    26.397 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/pc_reg[15]_i_39/O
                         net (fo=2, routed)           0.456    26.852    i_mc8051_top/i_mc8051_core/i_mc8051_control/pc_reg[15]_i_39_n_0
    SLICE_X40Y60         LUT6 (Prop_lut6_I1_O)        0.299    27.151 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_23/O
                         net (fo=1, routed)           0.761    27.913    i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_23_n_0
    SLICE_X40Y52         LUT5 (Prop_lut5_I0_O)        0.124    28.037 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_11/O
                         net (fo=2, routed)           0.303    28.340    i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_11_n_0
    SLICE_X40Y51         LUT5 (Prop_lut5_I2_O)        0.124    28.464 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_5/O
                         net (fo=49, routed)          0.985    29.448    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_pc_inc_en[0]
    SLICE_X51Y46         LUT3 (Prop_lut3_I1_O)        0.124    29.572 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc[7]_i_13/O
                         net (fo=1, routed)           0.489    30.061    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/p_1_in[4]
    SLICE_X48Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.587 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc_reg[7]_i_7/CO[3]
                         net (fo=1, routed)           0.000    30.587    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc_reg[7]_i_7_n_0
    SLICE_X48Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.701 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000    30.701    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc_reg[11]_i_4_n_0
    SLICE_X48Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    31.035 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc_reg[15]_i_9/O[1]
                         net (fo=1, routed)           0.536    31.572    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc_reg[15]_i_9_n_6
    SLICE_X47Y49         LUT5 (Prop_lut5_I0_O)        0.303    31.875 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc[13]_i_3/O
                         net (fo=1, routed)           0.000    31.875    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc[13]_i_3_n_0
    SLICE_X47Y49         MUXF7 (Prop_muxf7_I1_O)      0.217    32.092 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc_reg[13]_i_1/O
                         net (fo=10, routed)          1.108    33.200    i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[1]
    SLICE_X49Y57         LUT3 (Prop_lut3_I1_O)        0.299    33.499 r  i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__1/O
                         net (fo=1, routed)           0.742    34.241    i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X2Y11         RAMB36E1                                     r  i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL rise edge)
                                                     40.000    40.000 r  
    M18                  IBUF                         0.000    40.000 r  clk_i_IBUF_inst/O
                         net (fo=154, routed)         1.181    41.181    i_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    33.427 r  i_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    35.009    i_PLL/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.100 r  i_PLL/inst/clkout1_buf/O
                         net (fo=499, routed)         1.484    36.585    i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X2Y11         RAMB36E1                                     r  i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.499    36.086    
                         clock uncertainty           -0.180    35.906    
    RAMB36_X2Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    35.463    i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         35.463    
                         arrival time                         -34.241    
  -------------------------------------------------------------------
                         slack                                  1.223    

Slack (MET) :             1.243ns  (required time - arrival time)
  Source:                 i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_PLL rise@40.000ns - clk_out1_PLL rise@0.000ns)
  Data Path Delay:        38.117ns  (logic 12.638ns (33.155%)  route 25.479ns (66.845%))
  Logic Levels:           44  (CARRY4=8 LUT3=5 LUT4=5 LUT5=6 LUT6=16 MUXF7=4)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.426ns = ( 36.574 - 40.000 ) 
    Source Clock Delay      (SCD):    -3.894ns
    Clock Pessimism Removal (CPR):    -0.485ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL rise edge)
                                                      0.000     0.000 r  
    M18                  IBUF                         0.000     0.000 r  clk_i_IBUF_inst/O
                         net (fo=154, routed)         1.253     1.253    i_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -7.233 r  i_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -5.572    i_PLL/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  i_PLL/inst/clkout1_buf/O
                         net (fo=499, routed)         1.582    -3.894    i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X1Y14         RAMB36E1                                     r  i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y14         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454    -1.440 f  i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2]
                         net (fo=1, routed)           1.662     0.223    i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta_array[58]
    SLICE_X46Y60         LUT6 (Prop_lut6_I0_O)        0.124     0.347 f  i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     0.347    i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_2_n_0
    SLICE_X46Y60         MUXF7 (Prop_muxf7_I1_O)      0.214     0.561 f  i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0/O
                         net (fo=18, routed)          0.514     1.074    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/douta[2]
    SLICE_X45Y59         LUT5 (Prop_lut5_I4_O)        0.297     1.371 f  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_helpb_i_12/O
                         net (fo=122, routed)         0.734     2.105    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem_n_51
    SLICE_X47Y59         LUT6 (Prop_lut6_I4_O)        0.124     2.229 f  i_mc8051_top/i_mc8051_core/i_mc8051_control/dpl[7]_i_44/O
                         net (fo=22, routed)          0.987     3.216    i_mc8051_top/i_mc8051_core/i_mc8051_control/dpl[7]_i_44_n_0
    SLICE_X45Y57         LUT4 (Prop_lut4_I1_O)        0.150     3.366 f  i_mc8051_top/i_mc8051_core/i_mc8051_control/multOp__0_carry_i_29/O
                         net (fo=4, routed)           0.829     4.196    i_mc8051_top/i_mc8051_core/i_mc8051_control/multOp__0_carry_i_29_n_0
    SLICE_X47Y57         LUT6 (Prop_lut6_I1_O)        0.326     4.522 f  i_mc8051_top/i_mc8051_core/i_mc8051_control/psw[6]_i_34/O
                         net (fo=1, routed)           0.648     5.170    i_mc8051_top/i_mc8051_core/i_mc8051_control/psw[6]_i_34_n_0
    SLICE_X47Y57         LUT6 (Prop_lut6_I0_O)        0.124     5.294 f  i_mc8051_top/i_mc8051_core/i_mc8051_control/psw[6]_i_19/O
                         net (fo=39, routed)          0.870     6.163    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_alu_cmd[1]
    SLICE_X45Y57         LUT3 (Prop_lut3_I2_O)        0.124     6.287 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0_carry_i_19/O
                         net (fo=14, routed)          1.097     7.384    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0_carry_i_19_n_0
    SLICE_X45Y55         LUT5 (Prop_lut5_I3_O)        0.118     7.502 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0_carry_i_9/O
                         net (fo=15, routed)          1.243     8.745    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/i_mc8051_alu/dvsor_i[4]
    SLICE_X39Y54         LUT6 (Prop_lut6_I1_O)        0.326     9.071 f  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__7_carry_i_15/O
                         net (fo=5, routed)           0.663     9.735    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__7_carry_i_15_n_0
    SLICE_X38Y54         LUT6 (Prop_lut6_I0_O)        0.124     9.859 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__7_carry_i_11/O
                         net (fo=2, routed)           0.351    10.210    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__7_carry_i_11_n_0
    SLICE_X39Y54         LUT6 (Prop_lut6_I2_O)        0.124    10.334 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__7_carry_i_13/O
                         net (fo=4, routed)           0.579    10.913    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/i_mc8051_alu/s_qutnt__0[5]
    SLICE_X39Y55         LUT4 (Prop_lut4_I1_O)        0.124    11.037 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__7_carry_i_9/O
                         net (fo=4, routed)           0.531    11.568    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__7_carry_i_9_n_0
    SLICE_X38Y55         LUT4 (Prop_lut4_I3_O)        0.124    11.692 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__7_carry_i_6/O
                         net (fo=1, routed)           0.000    11.692    i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/state_reg[2]_1[0]
    SLICE_X38Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.205 r  i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/qutnt_o0__7_carry/CO[3]
                         net (fo=8, routed)           1.022    13.227    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_qutnt[2]
    SLICE_X39Y55         LUT5 (Prop_lut5_I0_O)        0.152    13.379 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__3_carry_i_10/O
                         net (fo=5, routed)           0.625    14.004    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__3_carry_i_10_n_0
    SLICE_X40Y55         LUT4 (Prop_lut4_I0_O)        0.332    14.336 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__3_carry_i_6/O
                         net (fo=1, routed)           0.000    14.336    i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/state_reg[2]_0[1]
    SLICE_X40Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.886 r  i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/qutnt_o0__3_carry/CO[3]
                         net (fo=12, routed)          0.867    15.753    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_qutnt[1]
    SLICE_X40Y56         LUT6 (Prop_lut6_I4_O)        0.124    15.877 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/minusOp__40_carry__0_i_1/O
                         net (fo=6, routed)           0.458    16.335    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/b_reg[7]_1
    SLICE_X41Y57         LUT6 (Prop_lut6_I5_O)        0.124    16.459 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0_carry_i_1/O
                         net (fo=1, routed)           0.331    16.790    i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/acc_reg[4][2]
    SLICE_X41Y56         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    17.188 r  i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/qutnt_o0_carry/CO[3]
                         net (fo=20, routed)          1.216    18.405    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_qutnt[0]
    SLICE_X42Y57         LUT3 (Prop_lut3_I1_O)        0.146    18.551 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/minusOp_carry_i_10/O
                         net (fo=8, routed)           0.503    19.054    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/minusOp_carry_i_10_n_0
    SLICE_X42Y54         LUT6 (Prop_lut6_I4_O)        0.328    19.382 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__11_carry_i_3/O
                         net (fo=1, routed)           0.190    19.572    i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/state_reg[2]_4[1]
    SLICE_X43Y54         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.079 r  i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/qutnt_o0__11_carry/CO[3]
                         net (fo=23, routed)          1.178    21.257    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/acc_reg[1]_0[0]
    SLICE_X45Y54         LUT3 (Prop_lut3_I1_O)        0.150    21.407 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__15_carry_i_12/O
                         net (fo=3, routed)           0.575    21.981    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__15_carry_i_12_n_0
    SLICE_X46Y54         LUT4 (Prop_lut4_I0_O)        0.332    22.313 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__15_carry_i_7/O
                         net (fo=1, routed)           0.000    22.313    i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/acc_reg[1][1]
    SLICE_X46Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.846 f  i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/qutnt_o0__15_carry/CO[3]
                         net (fo=3, routed)           0.630    23.476    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/acc_reg[1]_3[0]
    SLICE_X46Y53         LUT6 (Prop_lut6_I3_O)        0.124    23.600 f  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_help[0]_i_4/O
                         net (fo=2, routed)           0.352    23.953    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem_n_182
    SLICE_X47Y53         LUT6 (Prop_lut6_I5_O)        0.124    24.077 f  i_mc8051_top/i_mc8051_core/i_mc8051_control/b[6]_i_17/O
                         net (fo=2, routed)           0.433    24.510    i_mc8051_top/i_mc8051_core/i_mc8051_control/b[6]_i_17_n_0
    SLICE_X46Y53         LUT6 (Prop_lut6_I2_O)        0.124    24.634 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_83/O
                         net (fo=1, routed)           0.455    25.088    i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_83_n_0
    SLICE_X44Y56         LUT6 (Prop_lut6_I4_O)        0.124    25.212 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_82/O
                         net (fo=1, routed)           0.000    25.212    i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_82_n_0
    SLICE_X44Y56         MUXF7 (Prop_muxf7_I1_O)      0.217    25.429 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/pc_reg[15]_i_75/O
                         net (fo=1, routed)           0.452    25.881    i_mc8051_top/i_mc8051_core/i_mc8051_control/pc_reg[15]_i_75_n_0
    SLICE_X44Y60         LUT6 (Prop_lut6_I5_O)        0.299    26.180 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_60/O
                         net (fo=1, routed)           0.000    26.180    i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_60_n_0
    SLICE_X44Y60         MUXF7 (Prop_muxf7_I1_O)      0.217    26.397 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/pc_reg[15]_i_39/O
                         net (fo=2, routed)           0.456    26.852    i_mc8051_top/i_mc8051_core/i_mc8051_control/pc_reg[15]_i_39_n_0
    SLICE_X40Y60         LUT6 (Prop_lut6_I1_O)        0.299    27.151 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_23/O
                         net (fo=1, routed)           0.761    27.913    i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_23_n_0
    SLICE_X40Y52         LUT5 (Prop_lut5_I0_O)        0.124    28.037 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_11/O
                         net (fo=2, routed)           0.303    28.340    i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_11_n_0
    SLICE_X40Y51         LUT5 (Prop_lut5_I2_O)        0.124    28.464 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_5/O
                         net (fo=49, routed)          0.985    29.448    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_pc_inc_en[0]
    SLICE_X51Y46         LUT3 (Prop_lut3_I1_O)        0.124    29.572 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc[7]_i_13/O
                         net (fo=1, routed)           0.489    30.061    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/p_1_in[4]
    SLICE_X48Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.587 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc_reg[7]_i_7/CO[3]
                         net (fo=1, routed)           0.000    30.587    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc_reg[7]_i_7_n_0
    SLICE_X48Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.701 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000    30.701    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc_reg[11]_i_4_n_0
    SLICE_X48Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    30.923 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc_reg[15]_i_9/O[0]
                         net (fo=1, routed)           0.528    31.451    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc_reg[15]_i_9_n_7
    SLICE_X46Y48         LUT5 (Prop_lut5_I0_O)        0.299    31.750 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc[12]_i_3/O
                         net (fo=1, routed)           0.000    31.750    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc[12]_i_3_n_0
    SLICE_X46Y48         MUXF7 (Prop_muxf7_I1_O)      0.214    31.964 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc_reg[12]_i_1/O
                         net (fo=10, routed)          1.138    33.102    i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[0]
    SLICE_X48Y58         LUT3 (Prop_lut3_I1_O)        0.297    33.399 r  i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0/O
                         net (fo=1, routed)           0.825    34.224    i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X1Y13         RAMB36E1                                     r  i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL rise edge)
                                                     40.000    40.000 r  
    M18                  IBUF                         0.000    40.000 r  clk_i_IBUF_inst/O
                         net (fo=154, routed)         1.181    41.181    i_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    33.427 r  i_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    35.009    i_PLL/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.100 r  i_PLL/inst/clkout1_buf/O
                         net (fo=499, routed)         1.473    36.574    i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y13         RAMB36E1                                     r  i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.485    36.089    
                         clock uncertainty           -0.180    35.909    
    RAMB36_X1Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    35.466    i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         35.466    
                         arrival time                         -34.224    
  -------------------------------------------------------------------
                         slack                                  1.243    

Slack (MET) :             1.287ns  (required time - arrival time)
  Source:                 i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_PLL rise@40.000ns - clk_out1_PLL rise@0.000ns)
  Data Path Delay:        38.082ns  (logic 12.759ns (33.504%)  route 25.323ns (66.496%))
  Logic Levels:           44  (CARRY4=8 LUT3=5 LUT4=5 LUT5=6 LUT6=16 MUXF7=4)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.417ns = ( 36.583 - 40.000 ) 
    Source Clock Delay      (SCD):    -3.894ns
    Clock Pessimism Removal (CPR):    -0.485ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL rise edge)
                                                      0.000     0.000 r  
    M18                  IBUF                         0.000     0.000 r  clk_i_IBUF_inst/O
                         net (fo=154, routed)         1.253     1.253    i_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -7.233 r  i_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -5.572    i_PLL/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  i_PLL/inst/clkout1_buf/O
                         net (fo=499, routed)         1.582    -3.894    i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X1Y14         RAMB36E1                                     r  i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y14         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454    -1.440 f  i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2]
                         net (fo=1, routed)           1.662     0.223    i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta_array[58]
    SLICE_X46Y60         LUT6 (Prop_lut6_I0_O)        0.124     0.347 f  i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     0.347    i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_2_n_0
    SLICE_X46Y60         MUXF7 (Prop_muxf7_I1_O)      0.214     0.561 f  i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0/O
                         net (fo=18, routed)          0.514     1.074    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/douta[2]
    SLICE_X45Y59         LUT5 (Prop_lut5_I4_O)        0.297     1.371 f  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_helpb_i_12/O
                         net (fo=122, routed)         0.734     2.105    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem_n_51
    SLICE_X47Y59         LUT6 (Prop_lut6_I4_O)        0.124     2.229 f  i_mc8051_top/i_mc8051_core/i_mc8051_control/dpl[7]_i_44/O
                         net (fo=22, routed)          0.987     3.216    i_mc8051_top/i_mc8051_core/i_mc8051_control/dpl[7]_i_44_n_0
    SLICE_X45Y57         LUT4 (Prop_lut4_I1_O)        0.150     3.366 f  i_mc8051_top/i_mc8051_core/i_mc8051_control/multOp__0_carry_i_29/O
                         net (fo=4, routed)           0.829     4.196    i_mc8051_top/i_mc8051_core/i_mc8051_control/multOp__0_carry_i_29_n_0
    SLICE_X47Y57         LUT6 (Prop_lut6_I1_O)        0.326     4.522 f  i_mc8051_top/i_mc8051_core/i_mc8051_control/psw[6]_i_34/O
                         net (fo=1, routed)           0.648     5.170    i_mc8051_top/i_mc8051_core/i_mc8051_control/psw[6]_i_34_n_0
    SLICE_X47Y57         LUT6 (Prop_lut6_I0_O)        0.124     5.294 f  i_mc8051_top/i_mc8051_core/i_mc8051_control/psw[6]_i_19/O
                         net (fo=39, routed)          0.870     6.163    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_alu_cmd[1]
    SLICE_X45Y57         LUT3 (Prop_lut3_I2_O)        0.124     6.287 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0_carry_i_19/O
                         net (fo=14, routed)          1.097     7.384    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0_carry_i_19_n_0
    SLICE_X45Y55         LUT5 (Prop_lut5_I3_O)        0.118     7.502 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0_carry_i_9/O
                         net (fo=15, routed)          1.243     8.745    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/i_mc8051_alu/dvsor_i[4]
    SLICE_X39Y54         LUT6 (Prop_lut6_I1_O)        0.326     9.071 f  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__7_carry_i_15/O
                         net (fo=5, routed)           0.663     9.735    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__7_carry_i_15_n_0
    SLICE_X38Y54         LUT6 (Prop_lut6_I0_O)        0.124     9.859 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__7_carry_i_11/O
                         net (fo=2, routed)           0.351    10.210    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__7_carry_i_11_n_0
    SLICE_X39Y54         LUT6 (Prop_lut6_I2_O)        0.124    10.334 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__7_carry_i_13/O
                         net (fo=4, routed)           0.579    10.913    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/i_mc8051_alu/s_qutnt__0[5]
    SLICE_X39Y55         LUT4 (Prop_lut4_I1_O)        0.124    11.037 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__7_carry_i_9/O
                         net (fo=4, routed)           0.531    11.568    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__7_carry_i_9_n_0
    SLICE_X38Y55         LUT4 (Prop_lut4_I3_O)        0.124    11.692 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__7_carry_i_6/O
                         net (fo=1, routed)           0.000    11.692    i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/state_reg[2]_1[0]
    SLICE_X38Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.205 r  i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/qutnt_o0__7_carry/CO[3]
                         net (fo=8, routed)           1.022    13.227    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_qutnt[2]
    SLICE_X39Y55         LUT5 (Prop_lut5_I0_O)        0.152    13.379 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__3_carry_i_10/O
                         net (fo=5, routed)           0.625    14.004    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__3_carry_i_10_n_0
    SLICE_X40Y55         LUT4 (Prop_lut4_I0_O)        0.332    14.336 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__3_carry_i_6/O
                         net (fo=1, routed)           0.000    14.336    i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/state_reg[2]_0[1]
    SLICE_X40Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.886 r  i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/qutnt_o0__3_carry/CO[3]
                         net (fo=12, routed)          0.867    15.753    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_qutnt[1]
    SLICE_X40Y56         LUT6 (Prop_lut6_I4_O)        0.124    15.877 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/minusOp__40_carry__0_i_1/O
                         net (fo=6, routed)           0.458    16.335    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/b_reg[7]_1
    SLICE_X41Y57         LUT6 (Prop_lut6_I5_O)        0.124    16.459 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0_carry_i_1/O
                         net (fo=1, routed)           0.331    16.790    i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/acc_reg[4][2]
    SLICE_X41Y56         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    17.188 r  i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/qutnt_o0_carry/CO[3]
                         net (fo=20, routed)          1.216    18.405    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_qutnt[0]
    SLICE_X42Y57         LUT3 (Prop_lut3_I1_O)        0.146    18.551 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/minusOp_carry_i_10/O
                         net (fo=8, routed)           0.503    19.054    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/minusOp_carry_i_10_n_0
    SLICE_X42Y54         LUT6 (Prop_lut6_I4_O)        0.328    19.382 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__11_carry_i_3/O
                         net (fo=1, routed)           0.190    19.572    i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/state_reg[2]_4[1]
    SLICE_X43Y54         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.079 r  i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/qutnt_o0__11_carry/CO[3]
                         net (fo=23, routed)          1.178    21.257    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/acc_reg[1]_0[0]
    SLICE_X45Y54         LUT3 (Prop_lut3_I1_O)        0.150    21.407 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__15_carry_i_12/O
                         net (fo=3, routed)           0.575    21.981    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__15_carry_i_12_n_0
    SLICE_X46Y54         LUT4 (Prop_lut4_I0_O)        0.332    22.313 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__15_carry_i_7/O
                         net (fo=1, routed)           0.000    22.313    i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/acc_reg[1][1]
    SLICE_X46Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.846 f  i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/qutnt_o0__15_carry/CO[3]
                         net (fo=3, routed)           0.630    23.476    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/acc_reg[1]_3[0]
    SLICE_X46Y53         LUT6 (Prop_lut6_I3_O)        0.124    23.600 f  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_help[0]_i_4/O
                         net (fo=2, routed)           0.352    23.953    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem_n_182
    SLICE_X47Y53         LUT6 (Prop_lut6_I5_O)        0.124    24.077 f  i_mc8051_top/i_mc8051_core/i_mc8051_control/b[6]_i_17/O
                         net (fo=2, routed)           0.433    24.510    i_mc8051_top/i_mc8051_core/i_mc8051_control/b[6]_i_17_n_0
    SLICE_X46Y53         LUT6 (Prop_lut6_I2_O)        0.124    24.634 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_83/O
                         net (fo=1, routed)           0.455    25.088    i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_83_n_0
    SLICE_X44Y56         LUT6 (Prop_lut6_I4_O)        0.124    25.212 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_82/O
                         net (fo=1, routed)           0.000    25.212    i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_82_n_0
    SLICE_X44Y56         MUXF7 (Prop_muxf7_I1_O)      0.217    25.429 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/pc_reg[15]_i_75/O
                         net (fo=1, routed)           0.452    25.881    i_mc8051_top/i_mc8051_core/i_mc8051_control/pc_reg[15]_i_75_n_0
    SLICE_X44Y60         LUT6 (Prop_lut6_I5_O)        0.299    26.180 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_60/O
                         net (fo=1, routed)           0.000    26.180    i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_60_n_0
    SLICE_X44Y60         MUXF7 (Prop_muxf7_I1_O)      0.217    26.397 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/pc_reg[15]_i_39/O
                         net (fo=2, routed)           0.456    26.852    i_mc8051_top/i_mc8051_core/i_mc8051_control/pc_reg[15]_i_39_n_0
    SLICE_X40Y60         LUT6 (Prop_lut6_I1_O)        0.299    27.151 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_23/O
                         net (fo=1, routed)           0.761    27.913    i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_23_n_0
    SLICE_X40Y52         LUT5 (Prop_lut5_I0_O)        0.124    28.037 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_11/O
                         net (fo=2, routed)           0.303    28.340    i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_11_n_0
    SLICE_X40Y51         LUT5 (Prop_lut5_I2_O)        0.124    28.464 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_5/O
                         net (fo=49, routed)          0.985    29.448    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_pc_inc_en[0]
    SLICE_X51Y46         LUT3 (Prop_lut3_I1_O)        0.124    29.572 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc[7]_i_13/O
                         net (fo=1, routed)           0.489    30.061    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/p_1_in[4]
    SLICE_X48Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.587 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc_reg[7]_i_7/CO[3]
                         net (fo=1, routed)           0.000    30.587    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc_reg[7]_i_7_n_0
    SLICE_X48Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.701 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000    30.701    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc_reg[11]_i_4_n_0
    SLICE_X48Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    31.035 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc_reg[15]_i_9/O[1]
                         net (fo=1, routed)           0.536    31.572    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc_reg[15]_i_9_n_6
    SLICE_X47Y49         LUT5 (Prop_lut5_I0_O)        0.303    31.875 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc[13]_i_3/O
                         net (fo=1, routed)           0.000    31.875    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc[13]_i_3_n_0
    SLICE_X47Y49         MUXF7 (Prop_muxf7_I1_O)      0.217    32.092 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc_reg[13]_i_1/O
                         net (fo=10, routed)          0.872    32.964    i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[1]
    SLICE_X48Y50         LUT3 (Prop_lut3_I0_O)        0.299    33.263 r  i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__2/O
                         net (fo=1, routed)           0.926    34.189    i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X1Y11         RAMB36E1                                     r  i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL rise edge)
                                                     40.000    40.000 r  
    M18                  IBUF                         0.000    40.000 r  clk_i_IBUF_inst/O
                         net (fo=154, routed)         1.181    41.181    i_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    33.427 r  i_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    35.009    i_PLL/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.100 r  i_PLL/inst/clkout1_buf/O
                         net (fo=499, routed)         1.482    36.583    i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X1Y11         RAMB36E1                                     r  i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.485    36.098    
                         clock uncertainty           -0.180    35.918    
    RAMB36_X1Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    35.475    i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         35.475    
                         arrival time                         -34.189    
  -------------------------------------------------------------------
                         slack                                  1.287    

Slack (MET) :             1.641ns  (required time - arrival time)
  Source:                 i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_PLL rise@40.000ns - clk_out1_PLL rise@0.000ns)
  Data Path Delay:        37.559ns  (logic 12.133ns (32.303%)  route 25.426ns (67.697%))
  Logic Levels:           42  (CARRY4=7 LUT3=4 LUT4=5 LUT5=5 LUT6=18 MUXF7=3)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.431ns = ( 36.569 - 40.000 ) 
    Source Clock Delay      (SCD):    -3.876ns
    Clock Pessimism Removal (CPR):    -0.499ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL rise edge)
                                                      0.000     0.000 r  
    M18                  IBUF                         0.000     0.000 r  clk_i_IBUF_inst/O
                         net (fo=154, routed)         1.253     1.253    i_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -7.233 r  i_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -5.572    i_PLL/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  i_PLL/inst/clkout1_buf/O
                         net (fo=499, routed)         1.600    -3.876    i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X2Y11         RAMB36E1                                     r  i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454    -1.422 f  i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2]
                         net (fo=1, routed)           1.632     0.210    i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta_array[18]
    SLICE_X46Y60         LUT6 (Prop_lut6_I1_O)        0.124     0.334 f  i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     0.334    i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_1_n_0
    SLICE_X46Y60         MUXF7 (Prop_muxf7_I0_O)      0.209     0.543 f  i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0/O
                         net (fo=18, routed)          0.514     1.057    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/douta[2]
    SLICE_X45Y59         LUT5 (Prop_lut5_I4_O)        0.297     1.354 f  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_helpb_i_12/O
                         net (fo=122, routed)         0.734     2.087    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem_n_51
    SLICE_X47Y59         LUT6 (Prop_lut6_I4_O)        0.124     2.211 f  i_mc8051_top/i_mc8051_core/i_mc8051_control/dpl[7]_i_44/O
                         net (fo=22, routed)          0.987     3.198    i_mc8051_top/i_mc8051_core/i_mc8051_control/dpl[7]_i_44_n_0
    SLICE_X45Y57         LUT4 (Prop_lut4_I1_O)        0.150     3.348 f  i_mc8051_top/i_mc8051_core/i_mc8051_control/multOp__0_carry_i_29/O
                         net (fo=4, routed)           0.829     4.178    i_mc8051_top/i_mc8051_core/i_mc8051_control/multOp__0_carry_i_29_n_0
    SLICE_X47Y57         LUT6 (Prop_lut6_I1_O)        0.326     4.504 f  i_mc8051_top/i_mc8051_core/i_mc8051_control/psw[6]_i_34/O
                         net (fo=1, routed)           0.648     5.152    i_mc8051_top/i_mc8051_core/i_mc8051_control/psw[6]_i_34_n_0
    SLICE_X47Y57         LUT6 (Prop_lut6_I0_O)        0.124     5.276 f  i_mc8051_top/i_mc8051_core/i_mc8051_control/psw[6]_i_19/O
                         net (fo=39, routed)          0.870     6.146    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_alu_cmd[1]
    SLICE_X45Y57         LUT3 (Prop_lut3_I2_O)        0.124     6.270 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0_carry_i_19/O
                         net (fo=14, routed)          1.097     7.366    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0_carry_i_19_n_0
    SLICE_X45Y55         LUT5 (Prop_lut5_I3_O)        0.118     7.484 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0_carry_i_9/O
                         net (fo=15, routed)          1.243     8.727    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/i_mc8051_alu/dvsor_i[4]
    SLICE_X39Y54         LUT6 (Prop_lut6_I1_O)        0.326     9.053 f  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__7_carry_i_15/O
                         net (fo=5, routed)           0.663     9.717    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__7_carry_i_15_n_0
    SLICE_X38Y54         LUT6 (Prop_lut6_I0_O)        0.124     9.841 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__7_carry_i_11/O
                         net (fo=2, routed)           0.351    10.192    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__7_carry_i_11_n_0
    SLICE_X39Y54         LUT6 (Prop_lut6_I2_O)        0.124    10.316 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__7_carry_i_13/O
                         net (fo=4, routed)           0.579    10.895    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/i_mc8051_alu/s_qutnt__0[5]
    SLICE_X39Y55         LUT4 (Prop_lut4_I1_O)        0.124    11.019 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__7_carry_i_9/O
                         net (fo=4, routed)           0.531    11.550    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__7_carry_i_9_n_0
    SLICE_X38Y55         LUT4 (Prop_lut4_I3_O)        0.124    11.674 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__7_carry_i_6/O
                         net (fo=1, routed)           0.000    11.674    i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/state_reg[2]_1[0]
    SLICE_X38Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.187 r  i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/qutnt_o0__7_carry/CO[3]
                         net (fo=8, routed)           1.022    13.209    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_qutnt[2]
    SLICE_X39Y55         LUT5 (Prop_lut5_I0_O)        0.152    13.361 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__3_carry_i_10/O
                         net (fo=5, routed)           0.625    13.986    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__3_carry_i_10_n_0
    SLICE_X40Y55         LUT4 (Prop_lut4_I0_O)        0.332    14.318 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__3_carry_i_6/O
                         net (fo=1, routed)           0.000    14.318    i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/state_reg[2]_0[1]
    SLICE_X40Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.868 r  i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/qutnt_o0__3_carry/CO[3]
                         net (fo=12, routed)          0.867    15.735    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_qutnt[1]
    SLICE_X40Y56         LUT6 (Prop_lut6_I4_O)        0.124    15.859 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/minusOp__40_carry__0_i_1/O
                         net (fo=6, routed)           0.458    16.317    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/b_reg[7]_1
    SLICE_X41Y57         LUT6 (Prop_lut6_I5_O)        0.124    16.441 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0_carry_i_1/O
                         net (fo=1, routed)           0.331    16.772    i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/acc_reg[4][2]
    SLICE_X41Y56         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    17.170 r  i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/qutnt_o0_carry/CO[3]
                         net (fo=20, routed)          1.216    18.387    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_qutnt[0]
    SLICE_X42Y57         LUT3 (Prop_lut3_I1_O)        0.146    18.533 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/minusOp_carry_i_10/O
                         net (fo=8, routed)           0.503    19.036    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/minusOp_carry_i_10_n_0
    SLICE_X42Y54         LUT6 (Prop_lut6_I4_O)        0.328    19.364 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__11_carry_i_3/O
                         net (fo=1, routed)           0.190    19.554    i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/state_reg[2]_4[1]
    SLICE_X43Y54         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.061 r  i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/qutnt_o0__11_carry/CO[3]
                         net (fo=23, routed)          1.178    21.239    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/acc_reg[1]_0[0]
    SLICE_X45Y54         LUT3 (Prop_lut3_I1_O)        0.150    21.389 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__15_carry_i_12/O
                         net (fo=3, routed)           0.575    21.964    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__15_carry_i_12_n_0
    SLICE_X46Y54         LUT4 (Prop_lut4_I0_O)        0.332    22.296 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__15_carry_i_7/O
                         net (fo=1, routed)           0.000    22.296    i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/acc_reg[1][1]
    SLICE_X46Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.829 f  i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/qutnt_o0__15_carry/CO[3]
                         net (fo=3, routed)           0.630    23.459    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/acc_reg[1]_3[0]
    SLICE_X46Y53         LUT6 (Prop_lut6_I3_O)        0.124    23.583 f  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_help[0]_i_4/O
                         net (fo=2, routed)           0.352    23.935    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem_n_182
    SLICE_X47Y53         LUT6 (Prop_lut6_I5_O)        0.124    24.059 f  i_mc8051_top/i_mc8051_core/i_mc8051_control/b[6]_i_17/O
                         net (fo=2, routed)           0.433    24.492    i_mc8051_top/i_mc8051_core/i_mc8051_control/b[6]_i_17_n_0
    SLICE_X46Y53         LUT6 (Prop_lut6_I2_O)        0.124    24.616 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_83/O
                         net (fo=1, routed)           0.455    25.070    i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_83_n_0
    SLICE_X44Y56         LUT6 (Prop_lut6_I4_O)        0.124    25.194 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_82/O
                         net (fo=1, routed)           0.000    25.194    i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_82_n_0
    SLICE_X44Y56         MUXF7 (Prop_muxf7_I1_O)      0.217    25.411 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/pc_reg[15]_i_75/O
                         net (fo=1, routed)           0.452    25.863    i_mc8051_top/i_mc8051_core/i_mc8051_control/pc_reg[15]_i_75_n_0
    SLICE_X44Y60         LUT6 (Prop_lut6_I5_O)        0.299    26.162 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_60/O
                         net (fo=1, routed)           0.000    26.162    i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_60_n_0
    SLICE_X44Y60         MUXF7 (Prop_muxf7_I1_O)      0.217    26.379 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/pc_reg[15]_i_39/O
                         net (fo=2, routed)           0.456    26.834    i_mc8051_top/i_mc8051_core/i_mc8051_control/pc_reg[15]_i_39_n_0
    SLICE_X40Y60         LUT6 (Prop_lut6_I1_O)        0.299    27.133 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_23/O
                         net (fo=1, routed)           0.761    27.895    i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_23_n_0
    SLICE_X40Y52         LUT5 (Prop_lut5_I0_O)        0.124    28.019 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_11/O
                         net (fo=2, routed)           0.303    28.322    i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_11_n_0
    SLICE_X40Y51         LUT5 (Prop_lut5_I2_O)        0.124    28.446 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_5/O
                         net (fo=49, routed)          0.717    29.162    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_pc_inc_en[0]
    SLICE_X46Y45         LUT3 (Prop_lut3_I1_O)        0.124    29.286 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc[3]_i_9/O
                         net (fo=1, routed)           0.604    29.890    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/p_1_in[1]
    SLICE_X48Y45         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    30.397 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    30.397    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc_reg[3]_i_6_n_0
    SLICE_X48Y46         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    30.636 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc_reg[7]_i_7/O[2]
                         net (fo=1, routed)           0.734    31.370    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc_reg[7]_i_7_n_5
    SLICE_X50Y49         LUT6 (Prop_lut6_I5_O)        0.302    31.672 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc[6]_i_4/O
                         net (fo=1, routed)           0.577    32.249    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc[6]_i_4_n_0
    SLICE_X51Y49         LUT6 (Prop_lut6_I2_O)        0.124    32.373 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc[6]_i_1/O
                         net (fo=9, routed)           1.311    33.684    i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/addra[6]
    RAMB36_X1Y14         RAMB36E1                                     r  i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL rise edge)
                                                     40.000    40.000 r  
    M18                  IBUF                         0.000    40.000 r  clk_i_IBUF_inst/O
                         net (fo=154, routed)         1.181    41.181    i_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    33.427 r  i_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    35.009    i_PLL/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.100 r  i_PLL/inst/clkout1_buf/O
                         net (fo=499, routed)         1.468    36.569    i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X1Y14         RAMB36E1                                     r  i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.499    36.070    
                         clock uncertainty           -0.180    35.890    
    RAMB36_X1Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    35.324    i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         35.324    
                         arrival time                         -33.684    
  -------------------------------------------------------------------
                         slack                                  1.641    

Slack (MET) :             1.688ns  (required time - arrival time)
  Source:                 i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_PLL rise@40.000ns - clk_out1_PLL rise@0.000ns)
  Data Path Delay:        37.550ns  (logic 12.138ns (32.325%)  route 25.412ns (67.675%))
  Logic Levels:           42  (CARRY4=7 LUT3=4 LUT4=5 LUT5=5 LUT6=18 MUXF7=3)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.426ns = ( 36.574 - 40.000 ) 
    Source Clock Delay      (SCD):    -3.894ns
    Clock Pessimism Removal (CPR):    -0.485ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL rise edge)
                                                      0.000     0.000 r  
    M18                  IBUF                         0.000     0.000 r  clk_i_IBUF_inst/O
                         net (fo=154, routed)         1.253     1.253    i_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -7.233 r  i_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -5.572    i_PLL/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  i_PLL/inst/clkout1_buf/O
                         net (fo=499, routed)         1.582    -3.894    i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X1Y14         RAMB36E1                                     r  i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y14         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454    -1.440 f  i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2]
                         net (fo=1, routed)           1.662     0.223    i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta_array[58]
    SLICE_X46Y60         LUT6 (Prop_lut6_I0_O)        0.124     0.347 f  i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     0.347    i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_2_n_0
    SLICE_X46Y60         MUXF7 (Prop_muxf7_I1_O)      0.214     0.561 f  i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0/O
                         net (fo=18, routed)          0.514     1.074    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/douta[2]
    SLICE_X45Y59         LUT5 (Prop_lut5_I4_O)        0.297     1.371 f  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_helpb_i_12/O
                         net (fo=122, routed)         0.734     2.105    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem_n_51
    SLICE_X47Y59         LUT6 (Prop_lut6_I4_O)        0.124     2.229 f  i_mc8051_top/i_mc8051_core/i_mc8051_control/dpl[7]_i_44/O
                         net (fo=22, routed)          0.987     3.216    i_mc8051_top/i_mc8051_core/i_mc8051_control/dpl[7]_i_44_n_0
    SLICE_X45Y57         LUT4 (Prop_lut4_I1_O)        0.150     3.366 f  i_mc8051_top/i_mc8051_core/i_mc8051_control/multOp__0_carry_i_29/O
                         net (fo=4, routed)           0.829     4.196    i_mc8051_top/i_mc8051_core/i_mc8051_control/multOp__0_carry_i_29_n_0
    SLICE_X47Y57         LUT6 (Prop_lut6_I1_O)        0.326     4.522 f  i_mc8051_top/i_mc8051_core/i_mc8051_control/psw[6]_i_34/O
                         net (fo=1, routed)           0.648     5.170    i_mc8051_top/i_mc8051_core/i_mc8051_control/psw[6]_i_34_n_0
    SLICE_X47Y57         LUT6 (Prop_lut6_I0_O)        0.124     5.294 f  i_mc8051_top/i_mc8051_core/i_mc8051_control/psw[6]_i_19/O
                         net (fo=39, routed)          0.870     6.163    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_alu_cmd[1]
    SLICE_X45Y57         LUT3 (Prop_lut3_I2_O)        0.124     6.287 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0_carry_i_19/O
                         net (fo=14, routed)          1.097     7.384    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0_carry_i_19_n_0
    SLICE_X45Y55         LUT5 (Prop_lut5_I3_O)        0.118     7.502 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0_carry_i_9/O
                         net (fo=15, routed)          1.243     8.745    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/i_mc8051_alu/dvsor_i[4]
    SLICE_X39Y54         LUT6 (Prop_lut6_I1_O)        0.326     9.071 f  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__7_carry_i_15/O
                         net (fo=5, routed)           0.663     9.735    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__7_carry_i_15_n_0
    SLICE_X38Y54         LUT6 (Prop_lut6_I0_O)        0.124     9.859 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__7_carry_i_11/O
                         net (fo=2, routed)           0.351    10.210    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__7_carry_i_11_n_0
    SLICE_X39Y54         LUT6 (Prop_lut6_I2_O)        0.124    10.334 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__7_carry_i_13/O
                         net (fo=4, routed)           0.579    10.913    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/i_mc8051_alu/s_qutnt__0[5]
    SLICE_X39Y55         LUT4 (Prop_lut4_I1_O)        0.124    11.037 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__7_carry_i_9/O
                         net (fo=4, routed)           0.531    11.568    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__7_carry_i_9_n_0
    SLICE_X38Y55         LUT4 (Prop_lut4_I3_O)        0.124    11.692 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__7_carry_i_6/O
                         net (fo=1, routed)           0.000    11.692    i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/state_reg[2]_1[0]
    SLICE_X38Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.205 r  i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/qutnt_o0__7_carry/CO[3]
                         net (fo=8, routed)           1.022    13.227    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_qutnt[2]
    SLICE_X39Y55         LUT5 (Prop_lut5_I0_O)        0.152    13.379 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__3_carry_i_10/O
                         net (fo=5, routed)           0.625    14.004    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__3_carry_i_10_n_0
    SLICE_X40Y55         LUT4 (Prop_lut4_I0_O)        0.332    14.336 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__3_carry_i_6/O
                         net (fo=1, routed)           0.000    14.336    i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/state_reg[2]_0[1]
    SLICE_X40Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.886 r  i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/qutnt_o0__3_carry/CO[3]
                         net (fo=12, routed)          0.867    15.753    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_qutnt[1]
    SLICE_X40Y56         LUT6 (Prop_lut6_I4_O)        0.124    15.877 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/minusOp__40_carry__0_i_1/O
                         net (fo=6, routed)           0.458    16.335    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/b_reg[7]_1
    SLICE_X41Y57         LUT6 (Prop_lut6_I5_O)        0.124    16.459 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0_carry_i_1/O
                         net (fo=1, routed)           0.331    16.790    i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/acc_reg[4][2]
    SLICE_X41Y56         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    17.188 r  i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/qutnt_o0_carry/CO[3]
                         net (fo=20, routed)          1.216    18.405    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_qutnt[0]
    SLICE_X42Y57         LUT3 (Prop_lut3_I1_O)        0.146    18.551 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/minusOp_carry_i_10/O
                         net (fo=8, routed)           0.503    19.054    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/minusOp_carry_i_10_n_0
    SLICE_X42Y54         LUT6 (Prop_lut6_I4_O)        0.328    19.382 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__11_carry_i_3/O
                         net (fo=1, routed)           0.190    19.572    i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/state_reg[2]_4[1]
    SLICE_X43Y54         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.079 r  i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/qutnt_o0__11_carry/CO[3]
                         net (fo=23, routed)          1.178    21.257    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/acc_reg[1]_0[0]
    SLICE_X45Y54         LUT3 (Prop_lut3_I1_O)        0.150    21.407 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__15_carry_i_12/O
                         net (fo=3, routed)           0.575    21.981    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__15_carry_i_12_n_0
    SLICE_X46Y54         LUT4 (Prop_lut4_I0_O)        0.332    22.313 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__15_carry_i_7/O
                         net (fo=1, routed)           0.000    22.313    i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/acc_reg[1][1]
    SLICE_X46Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.846 f  i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/qutnt_o0__15_carry/CO[3]
                         net (fo=3, routed)           0.630    23.476    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/acc_reg[1]_3[0]
    SLICE_X46Y53         LUT6 (Prop_lut6_I3_O)        0.124    23.600 f  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_help[0]_i_4/O
                         net (fo=2, routed)           0.352    23.953    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem_n_182
    SLICE_X47Y53         LUT6 (Prop_lut6_I5_O)        0.124    24.077 f  i_mc8051_top/i_mc8051_core/i_mc8051_control/b[6]_i_17/O
                         net (fo=2, routed)           0.433    24.510    i_mc8051_top/i_mc8051_core/i_mc8051_control/b[6]_i_17_n_0
    SLICE_X46Y53         LUT6 (Prop_lut6_I2_O)        0.124    24.634 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_83/O
                         net (fo=1, routed)           0.455    25.088    i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_83_n_0
    SLICE_X44Y56         LUT6 (Prop_lut6_I4_O)        0.124    25.212 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_82/O
                         net (fo=1, routed)           0.000    25.212    i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_82_n_0
    SLICE_X44Y56         MUXF7 (Prop_muxf7_I1_O)      0.217    25.429 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/pc_reg[15]_i_75/O
                         net (fo=1, routed)           0.452    25.881    i_mc8051_top/i_mc8051_core/i_mc8051_control/pc_reg[15]_i_75_n_0
    SLICE_X44Y60         LUT6 (Prop_lut6_I5_O)        0.299    26.180 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_60/O
                         net (fo=1, routed)           0.000    26.180    i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_60_n_0
    SLICE_X44Y60         MUXF7 (Prop_muxf7_I1_O)      0.217    26.397 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/pc_reg[15]_i_39/O
                         net (fo=2, routed)           0.456    26.852    i_mc8051_top/i_mc8051_core/i_mc8051_control/pc_reg[15]_i_39_n_0
    SLICE_X40Y60         LUT6 (Prop_lut6_I1_O)        0.299    27.151 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_23/O
                         net (fo=1, routed)           0.761    27.913    i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_23_n_0
    SLICE_X40Y52         LUT5 (Prop_lut5_I0_O)        0.124    28.037 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_11/O
                         net (fo=2, routed)           0.303    28.340    i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_11_n_0
    SLICE_X40Y51         LUT5 (Prop_lut5_I2_O)        0.124    28.464 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_5/O
                         net (fo=49, routed)          0.717    29.180    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_pc_inc_en[0]
    SLICE_X46Y45         LUT3 (Prop_lut3_I1_O)        0.124    29.304 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc[3]_i_9/O
                         net (fo=1, routed)           0.604    29.908    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/p_1_in[1]
    SLICE_X48Y45         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    30.415 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    30.415    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc_reg[3]_i_6_n_0
    SLICE_X48Y46         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    30.654 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc_reg[7]_i_7/O[2]
                         net (fo=1, routed)           0.734    31.388    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc_reg[7]_i_7_n_5
    SLICE_X50Y49         LUT6 (Prop_lut6_I5_O)        0.302    31.690 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc[6]_i_4/O
                         net (fo=1, routed)           0.577    32.267    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc[6]_i_4_n_0
    SLICE_X51Y49         LUT6 (Prop_lut6_I2_O)        0.124    32.391 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc[6]_i_1/O
                         net (fo=9, routed)           1.265    33.656    i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[6]
    RAMB36_X1Y13         RAMB36E1                                     r  i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL rise edge)
                                                     40.000    40.000 r  
    M18                  IBUF                         0.000    40.000 r  clk_i_IBUF_inst/O
                         net (fo=154, routed)         1.181    41.181    i_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    33.427 r  i_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    35.009    i_PLL/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.100 r  i_PLL/inst/clkout1_buf/O
                         net (fo=499, routed)         1.473    36.574    i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y13         RAMB36E1                                     r  i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.485    36.089    
                         clock uncertainty           -0.180    35.909    
    RAMB36_X1Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    35.343    i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         35.343    
                         arrival time                         -33.656    
  -------------------------------------------------------------------
                         slack                                  1.688    

Slack (MET) :             1.711ns  (required time - arrival time)
  Source:                 i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_PLL rise@40.000ns - clk_out1_PLL rise@0.000ns)
  Data Path Delay:        37.520ns  (logic 12.138ns (32.351%)  route 25.382ns (67.649%))
  Logic Levels:           42  (CARRY4=7 LUT3=4 LUT4=5 LUT5=5 LUT6=18 MUXF7=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.419ns = ( 36.581 - 40.000 ) 
    Source Clock Delay      (SCD):    -3.894ns
    Clock Pessimism Removal (CPR):    -0.499ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL rise edge)
                                                      0.000     0.000 r  
    M18                  IBUF                         0.000     0.000 r  clk_i_IBUF_inst/O
                         net (fo=154, routed)         1.253     1.253    i_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -7.233 r  i_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -5.572    i_PLL/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  i_PLL/inst/clkout1_buf/O
                         net (fo=499, routed)         1.582    -3.894    i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X1Y14         RAMB36E1                                     r  i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y14         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454    -1.440 f  i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2]
                         net (fo=1, routed)           1.662     0.223    i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta_array[58]
    SLICE_X46Y60         LUT6 (Prop_lut6_I0_O)        0.124     0.347 f  i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     0.347    i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_2_n_0
    SLICE_X46Y60         MUXF7 (Prop_muxf7_I1_O)      0.214     0.561 f  i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0/O
                         net (fo=18, routed)          0.514     1.074    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/douta[2]
    SLICE_X45Y59         LUT5 (Prop_lut5_I4_O)        0.297     1.371 f  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_helpb_i_12/O
                         net (fo=122, routed)         0.734     2.105    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem_n_51
    SLICE_X47Y59         LUT6 (Prop_lut6_I4_O)        0.124     2.229 f  i_mc8051_top/i_mc8051_core/i_mc8051_control/dpl[7]_i_44/O
                         net (fo=22, routed)          0.987     3.216    i_mc8051_top/i_mc8051_core/i_mc8051_control/dpl[7]_i_44_n_0
    SLICE_X45Y57         LUT4 (Prop_lut4_I1_O)        0.150     3.366 f  i_mc8051_top/i_mc8051_core/i_mc8051_control/multOp__0_carry_i_29/O
                         net (fo=4, routed)           0.829     4.196    i_mc8051_top/i_mc8051_core/i_mc8051_control/multOp__0_carry_i_29_n_0
    SLICE_X47Y57         LUT6 (Prop_lut6_I1_O)        0.326     4.522 f  i_mc8051_top/i_mc8051_core/i_mc8051_control/psw[6]_i_34/O
                         net (fo=1, routed)           0.648     5.170    i_mc8051_top/i_mc8051_core/i_mc8051_control/psw[6]_i_34_n_0
    SLICE_X47Y57         LUT6 (Prop_lut6_I0_O)        0.124     5.294 f  i_mc8051_top/i_mc8051_core/i_mc8051_control/psw[6]_i_19/O
                         net (fo=39, routed)          0.870     6.163    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_alu_cmd[1]
    SLICE_X45Y57         LUT3 (Prop_lut3_I2_O)        0.124     6.287 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0_carry_i_19/O
                         net (fo=14, routed)          1.097     7.384    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0_carry_i_19_n_0
    SLICE_X45Y55         LUT5 (Prop_lut5_I3_O)        0.118     7.502 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0_carry_i_9/O
                         net (fo=15, routed)          1.243     8.745    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/i_mc8051_alu/dvsor_i[4]
    SLICE_X39Y54         LUT6 (Prop_lut6_I1_O)        0.326     9.071 f  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__7_carry_i_15/O
                         net (fo=5, routed)           0.663     9.735    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__7_carry_i_15_n_0
    SLICE_X38Y54         LUT6 (Prop_lut6_I0_O)        0.124     9.859 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__7_carry_i_11/O
                         net (fo=2, routed)           0.351    10.210    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__7_carry_i_11_n_0
    SLICE_X39Y54         LUT6 (Prop_lut6_I2_O)        0.124    10.334 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__7_carry_i_13/O
                         net (fo=4, routed)           0.579    10.913    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/i_mc8051_alu/s_qutnt__0[5]
    SLICE_X39Y55         LUT4 (Prop_lut4_I1_O)        0.124    11.037 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__7_carry_i_9/O
                         net (fo=4, routed)           0.531    11.568    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__7_carry_i_9_n_0
    SLICE_X38Y55         LUT4 (Prop_lut4_I3_O)        0.124    11.692 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__7_carry_i_6/O
                         net (fo=1, routed)           0.000    11.692    i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/state_reg[2]_1[0]
    SLICE_X38Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.205 r  i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/qutnt_o0__7_carry/CO[3]
                         net (fo=8, routed)           1.022    13.227    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_qutnt[2]
    SLICE_X39Y55         LUT5 (Prop_lut5_I0_O)        0.152    13.379 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__3_carry_i_10/O
                         net (fo=5, routed)           0.625    14.004    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__3_carry_i_10_n_0
    SLICE_X40Y55         LUT4 (Prop_lut4_I0_O)        0.332    14.336 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__3_carry_i_6/O
                         net (fo=1, routed)           0.000    14.336    i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/state_reg[2]_0[1]
    SLICE_X40Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.886 r  i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/qutnt_o0__3_carry/CO[3]
                         net (fo=12, routed)          0.867    15.753    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_qutnt[1]
    SLICE_X40Y56         LUT6 (Prop_lut6_I4_O)        0.124    15.877 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/minusOp__40_carry__0_i_1/O
                         net (fo=6, routed)           0.458    16.335    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/b_reg[7]_1
    SLICE_X41Y57         LUT6 (Prop_lut6_I5_O)        0.124    16.459 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0_carry_i_1/O
                         net (fo=1, routed)           0.331    16.790    i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/acc_reg[4][2]
    SLICE_X41Y56         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    17.188 r  i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/qutnt_o0_carry/CO[3]
                         net (fo=20, routed)          1.216    18.405    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_qutnt[0]
    SLICE_X42Y57         LUT3 (Prop_lut3_I1_O)        0.146    18.551 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/minusOp_carry_i_10/O
                         net (fo=8, routed)           0.503    19.054    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/minusOp_carry_i_10_n_0
    SLICE_X42Y54         LUT6 (Prop_lut6_I4_O)        0.328    19.382 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__11_carry_i_3/O
                         net (fo=1, routed)           0.190    19.572    i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/state_reg[2]_4[1]
    SLICE_X43Y54         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.079 r  i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/qutnt_o0__11_carry/CO[3]
                         net (fo=23, routed)          1.178    21.257    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/acc_reg[1]_0[0]
    SLICE_X45Y54         LUT3 (Prop_lut3_I1_O)        0.150    21.407 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__15_carry_i_12/O
                         net (fo=3, routed)           0.575    21.981    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__15_carry_i_12_n_0
    SLICE_X46Y54         LUT4 (Prop_lut4_I0_O)        0.332    22.313 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__15_carry_i_7/O
                         net (fo=1, routed)           0.000    22.313    i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/acc_reg[1][1]
    SLICE_X46Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.846 f  i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/qutnt_o0__15_carry/CO[3]
                         net (fo=3, routed)           0.630    23.476    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/acc_reg[1]_3[0]
    SLICE_X46Y53         LUT6 (Prop_lut6_I3_O)        0.124    23.600 f  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_help[0]_i_4/O
                         net (fo=2, routed)           0.352    23.953    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem_n_182
    SLICE_X47Y53         LUT6 (Prop_lut6_I5_O)        0.124    24.077 f  i_mc8051_top/i_mc8051_core/i_mc8051_control/b[6]_i_17/O
                         net (fo=2, routed)           0.433    24.510    i_mc8051_top/i_mc8051_core/i_mc8051_control/b[6]_i_17_n_0
    SLICE_X46Y53         LUT6 (Prop_lut6_I2_O)        0.124    24.634 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_83/O
                         net (fo=1, routed)           0.455    25.088    i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_83_n_0
    SLICE_X44Y56         LUT6 (Prop_lut6_I4_O)        0.124    25.212 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_82/O
                         net (fo=1, routed)           0.000    25.212    i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_82_n_0
    SLICE_X44Y56         MUXF7 (Prop_muxf7_I1_O)      0.217    25.429 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/pc_reg[15]_i_75/O
                         net (fo=1, routed)           0.452    25.881    i_mc8051_top/i_mc8051_core/i_mc8051_control/pc_reg[15]_i_75_n_0
    SLICE_X44Y60         LUT6 (Prop_lut6_I5_O)        0.299    26.180 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_60/O
                         net (fo=1, routed)           0.000    26.180    i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_60_n_0
    SLICE_X44Y60         MUXF7 (Prop_muxf7_I1_O)      0.217    26.397 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/pc_reg[15]_i_39/O
                         net (fo=2, routed)           0.456    26.852    i_mc8051_top/i_mc8051_core/i_mc8051_control/pc_reg[15]_i_39_n_0
    SLICE_X40Y60         LUT6 (Prop_lut6_I1_O)        0.299    27.151 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_23/O
                         net (fo=1, routed)           0.761    27.913    i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_23_n_0
    SLICE_X40Y52         LUT5 (Prop_lut5_I0_O)        0.124    28.037 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_11/O
                         net (fo=2, routed)           0.303    28.340    i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_11_n_0
    SLICE_X40Y51         LUT5 (Prop_lut5_I2_O)        0.124    28.464 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_5/O
                         net (fo=49, routed)          0.717    29.180    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_pc_inc_en[0]
    SLICE_X46Y45         LUT3 (Prop_lut3_I1_O)        0.124    29.304 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc[3]_i_9/O
                         net (fo=1, routed)           0.604    29.908    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/p_1_in[1]
    SLICE_X48Y45         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    30.415 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    30.415    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc_reg[3]_i_6_n_0
    SLICE_X48Y46         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    30.654 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc_reg[7]_i_7/O[2]
                         net (fo=1, routed)           0.734    31.388    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc_reg[7]_i_7_n_5
    SLICE_X50Y49         LUT6 (Prop_lut6_I5_O)        0.302    31.690 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc[6]_i_4/O
                         net (fo=1, routed)           0.577    32.267    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc[6]_i_4_n_0
    SLICE_X51Y49         LUT6 (Prop_lut6_I2_O)        0.124    32.391 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc[6]_i_1/O
                         net (fo=9, routed)           1.235    33.626    i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[6]
    RAMB36_X2Y12         RAMB36E1                                     r  i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL rise edge)
                                                     40.000    40.000 r  
    M18                  IBUF                         0.000    40.000 r  clk_i_IBUF_inst/O
                         net (fo=154, routed)         1.181    41.181    i_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    33.427 r  i_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    35.009    i_PLL/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.100 r  i_PLL/inst/clkout1_buf/O
                         net (fo=499, routed)         1.480    36.581    i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y12         RAMB36E1                                     r  i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.499    36.082    
                         clock uncertainty           -0.180    35.902    
    RAMB36_X2Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    35.336    i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         35.336    
                         arrival time                         -33.626    
  -------------------------------------------------------------------
                         slack                                  1.711    

Slack (MET) :             1.716ns  (required time - arrival time)
  Source:                 i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_PLL rise@40.000ns - clk_out1_PLL rise@0.000ns)
  Data Path Delay:        37.310ns  (logic 12.369ns (33.152%)  route 24.941ns (66.848%))
  Logic Levels:           42  (CARRY4=7 LUT3=4 LUT4=5 LUT5=6 LUT6=16 MUXF7=4)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.431ns = ( 36.569 - 40.000 ) 
    Source Clock Delay      (SCD):    -3.876ns
    Clock Pessimism Removal (CPR):    -0.499ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL rise edge)
                                                      0.000     0.000 r  
    M18                  IBUF                         0.000     0.000 r  clk_i_IBUF_inst/O
                         net (fo=154, routed)         1.253     1.253    i_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -7.233 r  i_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -5.572    i_PLL/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  i_PLL/inst/clkout1_buf/O
                         net (fo=499, routed)         1.600    -3.876    i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X2Y11         RAMB36E1                                     r  i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454    -1.422 f  i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2]
                         net (fo=1, routed)           1.632     0.210    i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta_array[18]
    SLICE_X46Y60         LUT6 (Prop_lut6_I1_O)        0.124     0.334 f  i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     0.334    i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_1_n_0
    SLICE_X46Y60         MUXF7 (Prop_muxf7_I0_O)      0.209     0.543 f  i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0/O
                         net (fo=18, routed)          0.514     1.057    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/douta[2]
    SLICE_X45Y59         LUT5 (Prop_lut5_I4_O)        0.297     1.354 f  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_helpb_i_12/O
                         net (fo=122, routed)         0.734     2.087    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem_n_51
    SLICE_X47Y59         LUT6 (Prop_lut6_I4_O)        0.124     2.211 f  i_mc8051_top/i_mc8051_core/i_mc8051_control/dpl[7]_i_44/O
                         net (fo=22, routed)          0.987     3.198    i_mc8051_top/i_mc8051_core/i_mc8051_control/dpl[7]_i_44_n_0
    SLICE_X45Y57         LUT4 (Prop_lut4_I1_O)        0.150     3.348 f  i_mc8051_top/i_mc8051_core/i_mc8051_control/multOp__0_carry_i_29/O
                         net (fo=4, routed)           0.829     4.178    i_mc8051_top/i_mc8051_core/i_mc8051_control/multOp__0_carry_i_29_n_0
    SLICE_X47Y57         LUT6 (Prop_lut6_I1_O)        0.326     4.504 f  i_mc8051_top/i_mc8051_core/i_mc8051_control/psw[6]_i_34/O
                         net (fo=1, routed)           0.648     5.152    i_mc8051_top/i_mc8051_core/i_mc8051_control/psw[6]_i_34_n_0
    SLICE_X47Y57         LUT6 (Prop_lut6_I0_O)        0.124     5.276 f  i_mc8051_top/i_mc8051_core/i_mc8051_control/psw[6]_i_19/O
                         net (fo=39, routed)          0.870     6.146    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_alu_cmd[1]
    SLICE_X45Y57         LUT3 (Prop_lut3_I2_O)        0.124     6.270 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0_carry_i_19/O
                         net (fo=14, routed)          1.097     7.366    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0_carry_i_19_n_0
    SLICE_X45Y55         LUT5 (Prop_lut5_I3_O)        0.118     7.484 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0_carry_i_9/O
                         net (fo=15, routed)          1.243     8.727    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/i_mc8051_alu/dvsor_i[4]
    SLICE_X39Y54         LUT6 (Prop_lut6_I1_O)        0.326     9.053 f  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__7_carry_i_15/O
                         net (fo=5, routed)           0.663     9.717    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__7_carry_i_15_n_0
    SLICE_X38Y54         LUT6 (Prop_lut6_I0_O)        0.124     9.841 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__7_carry_i_11/O
                         net (fo=2, routed)           0.351    10.192    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__7_carry_i_11_n_0
    SLICE_X39Y54         LUT6 (Prop_lut6_I2_O)        0.124    10.316 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__7_carry_i_13/O
                         net (fo=4, routed)           0.579    10.895    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/i_mc8051_alu/s_qutnt__0[5]
    SLICE_X39Y55         LUT4 (Prop_lut4_I1_O)        0.124    11.019 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__7_carry_i_9/O
                         net (fo=4, routed)           0.531    11.550    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__7_carry_i_9_n_0
    SLICE_X38Y55         LUT4 (Prop_lut4_I3_O)        0.124    11.674 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__7_carry_i_6/O
                         net (fo=1, routed)           0.000    11.674    i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/state_reg[2]_1[0]
    SLICE_X38Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.187 r  i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/qutnt_o0__7_carry/CO[3]
                         net (fo=8, routed)           1.022    13.209    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_qutnt[2]
    SLICE_X39Y55         LUT5 (Prop_lut5_I0_O)        0.152    13.361 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__3_carry_i_10/O
                         net (fo=5, routed)           0.625    13.986    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__3_carry_i_10_n_0
    SLICE_X40Y55         LUT4 (Prop_lut4_I0_O)        0.332    14.318 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__3_carry_i_6/O
                         net (fo=1, routed)           0.000    14.318    i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/state_reg[2]_0[1]
    SLICE_X40Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.868 r  i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/qutnt_o0__3_carry/CO[3]
                         net (fo=12, routed)          0.867    15.735    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_qutnt[1]
    SLICE_X40Y56         LUT6 (Prop_lut6_I4_O)        0.124    15.859 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/minusOp__40_carry__0_i_1/O
                         net (fo=6, routed)           0.458    16.317    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/b_reg[7]_1
    SLICE_X41Y57         LUT6 (Prop_lut6_I5_O)        0.124    16.441 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0_carry_i_1/O
                         net (fo=1, routed)           0.331    16.772    i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/acc_reg[4][2]
    SLICE_X41Y56         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    17.170 r  i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/qutnt_o0_carry/CO[3]
                         net (fo=20, routed)          1.216    18.387    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_qutnt[0]
    SLICE_X42Y57         LUT3 (Prop_lut3_I1_O)        0.146    18.533 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/minusOp_carry_i_10/O
                         net (fo=8, routed)           0.503    19.036    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/minusOp_carry_i_10_n_0
    SLICE_X42Y54         LUT6 (Prop_lut6_I4_O)        0.328    19.364 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__11_carry_i_3/O
                         net (fo=1, routed)           0.190    19.554    i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/state_reg[2]_4[1]
    SLICE_X43Y54         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.061 r  i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/qutnt_o0__11_carry/CO[3]
                         net (fo=23, routed)          1.178    21.239    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/acc_reg[1]_0[0]
    SLICE_X45Y54         LUT3 (Prop_lut3_I1_O)        0.150    21.389 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__15_carry_i_12/O
                         net (fo=3, routed)           0.575    21.964    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__15_carry_i_12_n_0
    SLICE_X46Y54         LUT4 (Prop_lut4_I0_O)        0.332    22.296 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/qutnt_o0__15_carry_i_7/O
                         net (fo=1, routed)           0.000    22.296    i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/acc_reg[1][1]
    SLICE_X46Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.829 f  i_mc8051_top/i_mc8051_core/i_mc8051_alu/gen_divider1.i_comb_divider/qutnt_o0__15_carry/CO[3]
                         net (fo=3, routed)           0.630    23.459    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/acc_reg[1]_3[0]
    SLICE_X46Y53         LUT6 (Prop_lut6_I3_O)        0.124    23.583 f  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_help[0]_i_4/O
                         net (fo=2, routed)           0.352    23.935    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem_n_182
    SLICE_X47Y53         LUT6 (Prop_lut6_I5_O)        0.124    24.059 f  i_mc8051_top/i_mc8051_core/i_mc8051_control/b[6]_i_17/O
                         net (fo=2, routed)           0.433    24.492    i_mc8051_top/i_mc8051_core/i_mc8051_control/b[6]_i_17_n_0
    SLICE_X46Y53         LUT6 (Prop_lut6_I2_O)        0.124    24.616 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_83/O
                         net (fo=1, routed)           0.455    25.070    i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_83_n_0
    SLICE_X44Y56         LUT6 (Prop_lut6_I4_O)        0.124    25.194 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_82/O
                         net (fo=1, routed)           0.000    25.194    i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_82_n_0
    SLICE_X44Y56         MUXF7 (Prop_muxf7_I1_O)      0.217    25.411 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/pc_reg[15]_i_75/O
                         net (fo=1, routed)           0.452    25.863    i_mc8051_top/i_mc8051_core/i_mc8051_control/pc_reg[15]_i_75_n_0
    SLICE_X44Y60         LUT6 (Prop_lut6_I5_O)        0.299    26.162 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_60/O
                         net (fo=1, routed)           0.000    26.162    i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_60_n_0
    SLICE_X44Y60         MUXF7 (Prop_muxf7_I1_O)      0.217    26.379 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/pc_reg[15]_i_39/O
                         net (fo=2, routed)           0.456    26.834    i_mc8051_top/i_mc8051_core/i_mc8051_control/pc_reg[15]_i_39_n_0
    SLICE_X40Y60         LUT6 (Prop_lut6_I1_O)        0.299    27.133 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_23/O
                         net (fo=1, routed)           0.761    27.895    i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_23_n_0
    SLICE_X40Y52         LUT5 (Prop_lut5_I0_O)        0.124    28.019 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_11/O
                         net (fo=2, routed)           0.303    28.322    i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_11_n_0
    SLICE_X40Y51         LUT5 (Prop_lut5_I2_O)        0.124    28.446 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/pc[15]_i_5/O
                         net (fo=49, routed)          0.985    29.430    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_pc_inc_en[0]
    SLICE_X51Y46         LUT3 (Prop_lut3_I1_O)        0.124    29.554 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc[7]_i_13/O
                         net (fo=1, routed)           0.489    30.044    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/p_1_in[4]
    SLICE_X48Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.570 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc_reg[7]_i_7/CO[3]
                         net (fo=1, routed)           0.000    30.570    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc_reg[7]_i_7_n_0
    SLICE_X48Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    30.904 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc_reg[11]_i_4/O[1]
                         net (fo=1, routed)           0.557    31.460    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc_reg[11]_i_4_n_6
    SLICE_X49Y50         LUT5 (Prop_lut5_I0_O)        0.303    31.763 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc[9]_i_3/O
                         net (fo=1, routed)           0.000    31.763    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc[9]_i_3_n_0
    SLICE_X49Y50         MUXF7 (Prop_muxf7_I1_O)      0.245    32.008 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/pc_reg[9]_i_1/O
                         net (fo=9, routed)           1.426    33.434    i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/addra[9]
    RAMB36_X1Y14         RAMB36E1                                     r  i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL rise edge)
                                                     40.000    40.000 r  
    M18                  IBUF                         0.000    40.000 r  clk_i_IBUF_inst/O
                         net (fo=154, routed)         1.181    41.181    i_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    33.427 r  i_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    35.009    i_PLL/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.100 r  i_PLL/inst/clkout1_buf/O
                         net (fo=499, routed)         1.468    36.569    i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X1Y14         RAMB36E1                                     r  i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.499    36.070    
                         clock uncertainty           -0.180    35.890    
    RAMB36_X1Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.740    35.150    i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         35.150    
                         arrival time                         -33.434    
  -------------------------------------------------------------------
                         slack                                  1.716    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 i_mc8051_top/i_mc8051_core/gen_mc8051_tmrctr[0].i_mc8051_tmrctr/s_tf0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_tf0_h1_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL rise@0.000ns - clk_out1_PLL rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.794ns
    Clock Pessimism Removal (CPR):    0.044ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL rise edge)
                                                      0.000     0.000 r  
    M18                  IBUF                         0.000     0.000 r  clk_i_IBUF_inst/O
                         net (fo=154, routed)         0.440     0.440    i_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.885 r  i_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.381    i_PLL/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  i_PLL/inst/clkout1_buf/O
                         net (fo=499, routed)         0.562    -0.794    i_mc8051_top/i_mc8051_core/gen_mc8051_tmrctr[0].i_mc8051_tmrctr/clk_out1
    SLICE_X44Y39         FDCE                                         r  i_mc8051_top/i_mc8051_core/gen_mc8051_tmrctr[0].i_mc8051_tmrctr/s_tf0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y39         FDCE (Prop_fdce_C_Q)         0.141    -0.653 r  i_mc8051_top/i_mc8051_core/gen_mc8051_tmrctr[0].i_mc8051_tmrctr/s_tf0_reg/Q
                         net (fo=1, routed)           0.065    -0.587    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/all_tf0_i[0]
    SLICE_X44Y39         FDCE                                         r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_tf0_h1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL rise edge)
                                                      0.000     0.000 r  
    M18                  IBUF                         0.000     0.000 r  clk_i_IBUF_inst/O
                         net (fo=154, routed)         0.481     0.481    i_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -2.160 r  i_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.610    i_PLL/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  i_PLL/inst/clkout1_buf/O
                         net (fo=499, routed)         0.832    -0.750    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/clk_out1
    SLICE_X44Y39         FDCE                                         r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_tf0_h1_reg[0]/C
                         clock pessimism             -0.044    -0.794    
    SLICE_X44Y39         FDCE (Hold_fdce_C_D)         0.075    -0.719    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_tf0_h1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.719    
                         arrival time                          -0.587    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 i_mc8051_top/i_mc8051_core/gen_mc8051_siu[0].i_mc8051_siu/s_tran_done_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_ti_h1_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL rise@0.000ns - clk_out1_PLL rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.798ns
    Clock Pessimism Removal (CPR):    0.042ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL rise edge)
                                                      0.000     0.000 r  
    M18                  IBUF                         0.000     0.000 r  clk_i_IBUF_inst/O
                         net (fo=154, routed)         0.440     0.440    i_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.885 r  i_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.381    i_PLL/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  i_PLL/inst/clkout1_buf/O
                         net (fo=499, routed)         0.558    -0.798    i_mc8051_top/i_mc8051_core/gen_mc8051_siu[0].i_mc8051_siu/clk_out1
    SLICE_X45Y32         FDCE                                         r  i_mc8051_top/i_mc8051_core/gen_mc8051_siu[0].i_mc8051_siu/s_tran_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y32         FDCE (Prop_fdce_C_Q)         0.141    -0.657 r  i_mc8051_top/i_mc8051_core/gen_mc8051_siu[0].i_mc8051_siu/s_tran_done_reg/Q
                         net (fo=2, routed)           0.067    -0.590    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/all_scon_i[1]
    SLICE_X45Y32         FDCE                                         r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_ti_h1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL rise edge)
                                                      0.000     0.000 r  
    M18                  IBUF                         0.000     0.000 r  clk_i_IBUF_inst/O
                         net (fo=154, routed)         0.481     0.481    i_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -2.160 r  i_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.610    i_PLL/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  i_PLL/inst/clkout1_buf/O
                         net (fo=499, routed)         0.826    -0.756    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/clk_out1
    SLICE_X45Y32         FDCE                                         r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_ti_h1_reg[0]/C
                         clock pessimism             -0.042    -0.798    
    SLICE_X45Y32         FDCE (Hold_fdce_C_D)         0.075    -0.723    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_ti_h1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.723    
                         arrival time                          -0.590    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 i_mc8051_top/i_mc8051_core/gen_mc8051_siu[0].i_mc8051_siu/s_recv_done_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_ri_h1_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL rise@0.000ns - clk_out1_PLL rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.098%)  route 0.110ns (43.902%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.796ns
    Clock Pessimism Removal (CPR):    0.028ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL rise edge)
                                                      0.000     0.000 r  
    M18                  IBUF                         0.000     0.000 r  clk_i_IBUF_inst/O
                         net (fo=154, routed)         0.440     0.440    i_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.885 r  i_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.381    i_PLL/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  i_PLL/inst/clkout1_buf/O
                         net (fo=499, routed)         0.560    -0.796    i_mc8051_top/i_mc8051_core/gen_mc8051_siu[0].i_mc8051_siu/clk_out1
    SLICE_X47Y36         FDCE                                         r  i_mc8051_top/i_mc8051_core/gen_mc8051_siu[0].i_mc8051_siu/s_recv_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y36         FDCE (Prop_fdce_C_Q)         0.141    -0.655 r  i_mc8051_top/i_mc8051_core/gen_mc8051_siu[0].i_mc8051_siu/s_recv_done_reg/Q
                         net (fo=2, routed)           0.110    -0.544    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/all_scon_i[0]
    SLICE_X45Y37         FDCE                                         r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_ri_h1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL rise edge)
                                                      0.000     0.000 r  
    M18                  IBUF                         0.000     0.000 r  clk_i_IBUF_inst/O
                         net (fo=154, routed)         0.481     0.481    i_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -2.160 r  i_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.610    i_PLL/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  i_PLL/inst/clkout1_buf/O
                         net (fo=499, routed)         0.830    -0.752    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/clk_out1
    SLICE_X45Y37         FDCE                                         r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_ri_h1_reg[0]/C
                         clock pessimism             -0.028    -0.780    
    SLICE_X45Y37         FDCE (Hold_fdce_C_D)         0.070    -0.710    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_ri_h1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.710    
                         arrival time                          -0.544    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 i_mc8051_top/i_mc8051_core/gen_mc8051_tmrctr[0].i_mc8051_tmrctr/s_tf1_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_tf1_h1_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL rise@0.000ns - clk_out1_PLL rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.321%)  route 0.177ns (55.679%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    -0.794ns
    Clock Pessimism Removal (CPR):    0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL rise edge)
                                                      0.000     0.000 r  
    M18                  IBUF                         0.000     0.000 r  clk_i_IBUF_inst/O
                         net (fo=154, routed)         0.440     0.440    i_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.885 r  i_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.381    i_PLL/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  i_PLL/inst/clkout1_buf/O
                         net (fo=499, routed)         0.562    -0.794    i_mc8051_top/i_mc8051_core/gen_mc8051_tmrctr[0].i_mc8051_tmrctr/clk_out1
    SLICE_X44Y39         FDCE                                         r  i_mc8051_top/i_mc8051_core/gen_mc8051_tmrctr[0].i_mc8051_tmrctr/s_tf1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y39         FDCE (Prop_fdce_C_Q)         0.141    -0.653 r  i_mc8051_top/i_mc8051_core/gen_mc8051_tmrctr[0].i_mc8051_tmrctr/s_tf1_reg/Q
                         net (fo=1, routed)           0.177    -0.476    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_all_tf1_0
    SLICE_X43Y38         FDCE                                         r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_tf1_h1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL rise edge)
                                                      0.000     0.000 r  
    M18                  IBUF                         0.000     0.000 r  clk_i_IBUF_inst/O
                         net (fo=154, routed)         0.481     0.481    i_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -2.160 r  i_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.610    i_PLL/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  i_PLL/inst/clkout1_buf/O
                         net (fo=499, routed)         0.831    -0.751    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/clk_out1
    SLICE_X43Y38         FDCE                                         r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_tf1_h1_reg[0]/C
                         clock pessimism             -0.008    -0.759    
    SLICE_X43Y38         FDCE (Hold_fdce_C_D)         0.070    -0.689    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_tf1_h1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.689    
                         arrival time                          -0.476    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 i_mc8051_top/i_mc8051_core/gen_mc8051_siu[0].i_mc8051_siu/s_txpre_count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_mc8051_top/i_mc8051_core/gen_mc8051_siu[0].i_mc8051_siu/s_txm13_ff0_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL rise@0.000ns - clk_out1_PLL rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.358%)  route 0.138ns (42.642%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns
    Source Clock Delay      (SCD):    -0.796ns
    Clock Pessimism Removal (CPR):    0.028ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL rise edge)
                                                      0.000     0.000 r  
    M18                  IBUF                         0.000     0.000 r  clk_i_IBUF_inst/O
                         net (fo=154, routed)         0.440     0.440    i_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.885 r  i_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.381    i_PLL/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  i_PLL/inst/clkout1_buf/O
                         net (fo=499, routed)         0.560    -0.796    i_mc8051_top/i_mc8051_core/gen_mc8051_siu[0].i_mc8051_siu/clk_out1
    SLICE_X47Y35         FDCE                                         r  i_mc8051_top/i_mc8051_core/gen_mc8051_siu[0].i_mc8051_siu/s_txpre_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y35         FDCE (Prop_fdce_C_Q)         0.141    -0.655 r  i_mc8051_top/i_mc8051_core/gen_mc8051_siu[0].i_mc8051_siu/s_txpre_count_reg[4]/Q
                         net (fo=6, routed)           0.138    -0.517    i_mc8051_top/i_mc8051_core/gen_mc8051_siu[0].i_mc8051_siu/s_txpre_count[4]
    SLICE_X47Y34         LUT6 (Prop_lut6_I5_O)        0.045    -0.472 r  i_mc8051_top/i_mc8051_core/gen_mc8051_siu[0].i_mc8051_siu/s_txm13_ff0_i_1/O
                         net (fo=1, routed)           0.000    -0.472    i_mc8051_top/i_mc8051_core/gen_mc8051_siu[0].i_mc8051_siu/s_txm13_ff0_i_1_n_0
    SLICE_X47Y34         FDCE                                         r  i_mc8051_top/i_mc8051_core/gen_mc8051_siu[0].i_mc8051_siu/s_txm13_ff0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL rise edge)
                                                      0.000     0.000 r  
    M18                  IBUF                         0.000     0.000 r  clk_i_IBUF_inst/O
                         net (fo=154, routed)         0.481     0.481    i_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -2.160 r  i_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.610    i_PLL/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  i_PLL/inst/clkout1_buf/O
                         net (fo=499, routed)         0.828    -0.754    i_mc8051_top/i_mc8051_core/gen_mc8051_siu[0].i_mc8051_siu/clk_out1
    SLICE_X47Y34         FDCE                                         r  i_mc8051_top/i_mc8051_core/gen_mc8051_siu[0].i_mc8051_siu/s_txm13_ff0_reg/C
                         clock pessimism             -0.028    -0.782    
    SLICE_X47Y34         FDCE (Hold_fdce_C_D)         0.091    -0.691    i_mc8051_top/i_mc8051_core/gen_mc8051_siu[0].i_mc8051_siu/s_txm13_ff0_reg
  -------------------------------------------------------------------
                         required time                          0.691    
                         arrival time                          -0.472    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/gprbit_reg[12][4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/gprbit_reg[12][4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL rise@0.000ns - clk_out1_PLL rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.186ns (59.550%)  route 0.126ns (40.450%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.755ns
    Source Clock Delay      (SCD):    -0.797ns
    Clock Pessimism Removal (CPR):    0.042ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL rise edge)
                                                      0.000     0.000 r  
    M18                  IBUF                         0.000     0.000 r  clk_i_IBUF_inst/O
                         net (fo=154, routed)         0.440     0.440    i_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.885 r  i_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.381    i_PLL/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  i_PLL/inst/clkout1_buf/O
                         net (fo=499, routed)         0.559    -0.797    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/clk_out1
    SLICE_X31Y35         FDCE                                         r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/gprbit_reg[12][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y35         FDCE (Prop_fdce_C_Q)         0.141    -0.656 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/gprbit_reg[12][4]/Q
                         net (fo=3, routed)           0.126    -0.529    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/gprbit_reg[12]_3[4]
    SLICE_X31Y35         LUT6 (Prop_lut6_I5_O)        0.045    -0.484 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/gprbit[12][4]_i_1/O
                         net (fo=1, routed)           0.000    -0.484    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/gprbit[12][4]_i_1_n_0
    SLICE_X31Y35         FDCE                                         r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/gprbit_reg[12][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL rise edge)
                                                      0.000     0.000 r  
    M18                  IBUF                         0.000     0.000 r  clk_i_IBUF_inst/O
                         net (fo=154, routed)         0.481     0.481    i_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -2.160 r  i_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.610    i_PLL/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  i_PLL/inst/clkout1_buf/O
                         net (fo=499, routed)         0.827    -0.755    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/clk_out1
    SLICE_X31Y35         FDCE                                         r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/gprbit_reg[12][4]/C
                         clock pessimism             -0.042    -0.797    
    SLICE_X31Y35         FDCE (Hold_fdce_C_D)         0.091    -0.706    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/gprbit_reg[12][4]
  -------------------------------------------------------------------
                         required time                          0.706    
                         arrival time                          -0.484    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/gprbit_reg[6][4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/gprbit_reg[6][4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL rise@0.000ns - clk_out1_PLL rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.220%)  route 0.133ns (41.780%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.755ns
    Source Clock Delay      (SCD):    -0.797ns
    Clock Pessimism Removal (CPR):    0.042ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL rise edge)
                                                      0.000     0.000 r  
    M18                  IBUF                         0.000     0.000 r  clk_i_IBUF_inst/O
                         net (fo=154, routed)         0.440     0.440    i_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.885 r  i_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.381    i_PLL/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  i_PLL/inst/clkout1_buf/O
                         net (fo=499, routed)         0.559    -0.797    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/clk_out1
    SLICE_X31Y35         FDCE                                         r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/gprbit_reg[6][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y35         FDCE (Prop_fdce_C_Q)         0.141    -0.656 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/gprbit_reg[6][4]/Q
                         net (fo=3, routed)           0.133    -0.522    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/gprbit_reg[6]_9[4]
    SLICE_X31Y35         LUT6 (Prop_lut6_I5_O)        0.045    -0.477 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/gprbit[6][4]_i_1/O
                         net (fo=1, routed)           0.000    -0.477    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/gprbit[6][4]_i_1_n_0
    SLICE_X31Y35         FDCE                                         r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/gprbit_reg[6][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL rise edge)
                                                      0.000     0.000 r  
    M18                  IBUF                         0.000     0.000 r  clk_i_IBUF_inst/O
                         net (fo=154, routed)         0.481     0.481    i_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -2.160 r  i_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.610    i_PLL/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  i_PLL/inst/clkout1_buf/O
                         net (fo=499, routed)         0.827    -0.755    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/clk_out1
    SLICE_X31Y35         FDCE                                         r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/gprbit_reg[6][4]/C
                         clock pessimism             -0.042    -0.797    
    SLICE_X31Y35         FDCE (Hold_fdce_C_D)         0.092    -0.705    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/gprbit_reg[6][4]
  -------------------------------------------------------------------
                         required time                          0.705    
                         arrival time                          -0.477    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 i_mc8051_top/i_mc8051_core/gen_mc8051_tmrctr[0].i_mc8051_tmrctr/s_counth0_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_mc8051_top/i_mc8051_core/gen_mc8051_tmrctr[0].i_mc8051_tmrctr/s_countl0_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL rise@0.000ns - clk_out1_PLL rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.209ns (58.060%)  route 0.151ns (41.940%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.795ns
    Clock Pessimism Removal (CPR):    0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL rise edge)
                                                      0.000     0.000 r  
    M18                  IBUF                         0.000     0.000 r  clk_i_IBUF_inst/O
                         net (fo=154, routed)         0.440     0.440    i_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.885 r  i_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.381    i_PLL/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  i_PLL/inst/clkout1_buf/O
                         net (fo=499, routed)         0.561    -0.795    i_mc8051_top/i_mc8051_core/gen_mc8051_tmrctr[0].i_mc8051_tmrctr/clk_out1
    SLICE_X42Y39         FDCE                                         r  i_mc8051_top/i_mc8051_core/gen_mc8051_tmrctr[0].i_mc8051_tmrctr/s_counth0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y39         FDCE (Prop_fdce_C_Q)         0.164    -0.631 r  i_mc8051_top/i_mc8051_core/gen_mc8051_tmrctr[0].i_mc8051_tmrctr/s_counth0_reg[3]/Q
                         net (fo=5, routed)           0.151    -0.480    i_mc8051_top/i_mc8051_core/gen_mc8051_tmrctr[0].i_mc8051_tmrctr/s_counth0_reg[7]_1[3]
    SLICE_X44Y40         LUT6 (Prop_lut6_I3_O)        0.045    -0.435 r  i_mc8051_top/i_mc8051_core/gen_mc8051_tmrctr[0].i_mc8051_tmrctr/s_countl0[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.435    i_mc8051_top/i_mc8051_core/gen_mc8051_tmrctr[0].i_mc8051_tmrctr/s_countl0[3]_i_1_n_0
    SLICE_X44Y40         FDCE                                         r  i_mc8051_top/i_mc8051_core/gen_mc8051_tmrctr[0].i_mc8051_tmrctr/s_countl0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL rise edge)
                                                      0.000     0.000 r  
    M18                  IBUF                         0.000     0.000 r  clk_i_IBUF_inst/O
                         net (fo=154, routed)         0.481     0.481    i_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -2.160 r  i_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.610    i_PLL/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  i_PLL/inst/clkout1_buf/O
                         net (fo=499, routed)         0.833    -0.749    i_mc8051_top/i_mc8051_core/gen_mc8051_tmrctr[0].i_mc8051_tmrctr/clk_out1
    SLICE_X44Y40         FDCE                                         r  i_mc8051_top/i_mc8051_core/gen_mc8051_tmrctr[0].i_mc8051_tmrctr/s_countl0_reg[3]/C
                         clock pessimism             -0.008    -0.757    
    SLICE_X44Y40         FDCE (Hold_fdce_C_D)         0.091    -0.666    i_mc8051_top/i_mc8051_core/gen_mc8051_tmrctr[0].i_mc8051_tmrctr/s_countl0_reg[3]
  -------------------------------------------------------------------
                         required time                          0.666    
                         arrival time                          -0.435    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 i_mc8051_top/i_mc8051_core/gen_mc8051_siu[0].i_mc8051_siu/s_rxpre_count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_mc8051_top/i_mc8051_core/gen_mc8051_siu[0].i_mc8051_siu/s_rxpre_count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL rise@0.000ns - clk_out1_PLL rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.353%)  route 0.149ns (41.647%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.794ns
    Clock Pessimism Removal (CPR):    0.044ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL rise edge)
                                                      0.000     0.000 r  
    M18                  IBUF                         0.000     0.000 r  clk_i_IBUF_inst/O
                         net (fo=154, routed)         0.440     0.440    i_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.885 r  i_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.381    i_PLL/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  i_PLL/inst/clkout1_buf/O
                         net (fo=499, routed)         0.562    -0.794    i_mc8051_top/i_mc8051_core/gen_mc8051_siu[0].i_mc8051_siu/clk_out1
    SLICE_X50Y36         FDCE                                         r  i_mc8051_top/i_mc8051_core/gen_mc8051_siu[0].i_mc8051_siu/s_rxpre_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y36         FDCE (Prop_fdce_C_Q)         0.164    -0.630 r  i_mc8051_top/i_mc8051_core/gen_mc8051_siu[0].i_mc8051_siu/s_rxpre_count_reg[4]/Q
                         net (fo=4, routed)           0.149    -0.481    i_mc8051_top/i_mc8051_core/gen_mc8051_siu[0].i_mc8051_siu/s_rxpre_count_reg_n_0_[4]
    SLICE_X50Y36         LUT6 (Prop_lut6_I5_O)        0.045    -0.436 r  i_mc8051_top/i_mc8051_core/gen_mc8051_siu[0].i_mc8051_siu/s_rxpre_count[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.436    i_mc8051_top/i_mc8051_core/gen_mc8051_siu[0].i_mc8051_siu/s_rxpre_count[4]_i_1_n_0
    SLICE_X50Y36         FDCE                                         r  i_mc8051_top/i_mc8051_core/gen_mc8051_siu[0].i_mc8051_siu/s_rxpre_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL rise edge)
                                                      0.000     0.000 r  
    M18                  IBUF                         0.000     0.000 r  clk_i_IBUF_inst/O
                         net (fo=154, routed)         0.481     0.481    i_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -2.160 r  i_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.610    i_PLL/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  i_PLL/inst/clkout1_buf/O
                         net (fo=499, routed)         0.832    -0.750    i_mc8051_top/i_mc8051_core/gen_mc8051_siu[0].i_mc8051_siu/clk_out1
    SLICE_X50Y36         FDCE                                         r  i_mc8051_top/i_mc8051_core/gen_mc8051_siu[0].i_mc8051_siu/s_rxpre_count_reg[4]/C
                         clock pessimism             -0.044    -0.794    
    SLICE_X50Y36         FDCE (Hold_fdce_C_D)         0.121    -0.673    i_mc8051_top/i_mc8051_core/gen_mc8051_siu[0].i_mc8051_siu/s_rxpre_count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.673    
                         arrival time                          -0.436    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/gprbit_reg[6][3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/gprbit_reg[6][3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL rise@0.000ns - clk_out1_PLL rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.341%)  route 0.149ns (41.659%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.799ns
    Clock Pessimism Removal (CPR):    0.041ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL rise edge)
                                                      0.000     0.000 r  
    M18                  IBUF                         0.000     0.000 r  clk_i_IBUF_inst/O
                         net (fo=154, routed)         0.440     0.440    i_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.885 r  i_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.381    i_PLL/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  i_PLL/inst/clkout1_buf/O
                         net (fo=499, routed)         0.557    -0.799    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/clk_out1
    SLICE_X34Y33         FDCE                                         r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/gprbit_reg[6][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y33         FDCE (Prop_fdce_C_Q)         0.164    -0.635 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/gprbit_reg[6][3]/Q
                         net (fo=3, routed)           0.149    -0.486    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/gprbit_reg[6]_9[3]
    SLICE_X34Y33         LUT5 (Prop_lut5_I4_O)        0.045    -0.441 r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/gprbit[6][3]_i_1/O
                         net (fo=1, routed)           0.000    -0.441    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/gprbit[6][3]_i_1_n_0
    SLICE_X34Y33         FDCE                                         r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/gprbit_reg[6][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL rise edge)
                                                      0.000     0.000 r  
    M18                  IBUF                         0.000     0.000 r  clk_i_IBUF_inst/O
                         net (fo=154, routed)         0.481     0.481    i_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -2.160 r  i_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.610    i_PLL/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  i_PLL/inst/clkout1_buf/O
                         net (fo=499, routed)         0.824    -0.758    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/clk_out1
    SLICE_X34Y33         FDCE                                         r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/gprbit_reg[6][3]/C
                         clock pessimism             -0.041    -0.799    
    SLICE_X34Y33         FDCE (Hold_fdce_C_D)         0.121    -0.678    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/gprbit_reg[6][3]
  -------------------------------------------------------------------
                         required time                          0.678    
                         arrival time                          -0.441    
  -------------------------------------------------------------------
                         slack                                  0.237    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_PLL
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { i_PLL/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y11    i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y11    i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y9     i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y9     i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y11    i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y11    i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y10    i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y10    i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y12    i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y12    i_mc8051_top/i_mc8051_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       40.000      120.000    PLLE2_ADV_X0Y0  i_PLL/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X40Y33    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/gprbit_reg[11][6]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X29Y33    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/gprbit_reg[14][0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X34Y36    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/gprbit_reg[1][3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X34Y35    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/gprbit_reg[2][3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X40Y33    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/gprbit_reg[5][6]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X29Y33    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/gprbit_reg[6][0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X34Y36    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/gprbit_reg[7][3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X35Y35    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/gprbit_reg[8][3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X35Y35    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/gprbit_reg[0][3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X47Y34    i_mc8051_top/i_mc8051_core/gen_mc8051_siu[0].i_mc8051_siu/s_txm13_ff0_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X46Y35    i_mc8051_top/i_mc8051_core/gen_mc8051_siu[0].i_mc8051_siu/s_txpre_count_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X46Y35    i_mc8051_top/i_mc8051_core/gen_mc8051_siu[0].i_mc8051_siu/s_txpre_count_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X46Y35    i_mc8051_top/i_mc8051_core/gen_mc8051_siu[0].i_mc8051_siu/s_txpre_count_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X46Y35    i_mc8051_top/i_mc8051_core/gen_mc8051_siu[0].i_mc8051_siu/s_txpre_count_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X47Y35    i_mc8051_top/i_mc8051_core/gen_mc8051_siu[0].i_mc8051_siu/s_txpre_count_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X47Y35    i_mc8051_top/i_mc8051_core/gen_mc8051_siu[0].i_mc8051_siu/s_txpre_count_reg[5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X33Y38    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/gprbit_reg[10][2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X32Y38    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/gprbit_reg[13][2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X37Y41    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/tcon_reg[0][1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X34Y40    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/tcon_reg[0][2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_PLL
  To Clock:  clkfbout_PLL

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       12.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_PLL
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { i_PLL/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y2   i_PLL/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     PLLE2_ADV_X0Y0  i_PLL/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     PLLE2_ADV_X0Y0  i_PLL/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        40.000      12.633     PLLE2_ADV_X0Y0  i_PLL/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       40.000      120.000    PLLE2_ADV_X0Y0  i_PLL/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_PLL
  To Clock:  clk_out1_PLL

Setup :            0  Failing Endpoints,  Worst Slack       14.192ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       20.047ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.192ns  (required time - arrival time)
  Source:                 s_reset_8051_reg_rep/C
                            (falling edge-triggered cell FDPE clocked by clk_out1_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_intblock_o_reg/CLR
                            (recovery check against rising-edge clock clk_out1_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_PLL rise@40.000ns - clk_out1_PLL fall@20.000ns)
  Data Path Delay:        5.095ns  (logic 0.459ns (9.009%)  route 4.636ns (90.991%))
  Logic Levels:           0  
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.464ns = ( 36.536 - 40.000 ) 
    Source Clock Delay      (SCD):    -3.912ns = ( 16.088 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.577ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL fall edge)
                                                     20.000    20.000 f  
    M18                  IBUF                         0.000    20.000 f  clk_i_IBUF_inst/O
                         net (fo=154, routed)         1.253    21.253    i_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    12.767 f  i_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    14.428    i_PLL/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    14.524 f  i_PLL/inst/clkout1_buf/O
                         net (fo=499, routed)         1.564    16.088    s_clk_8051
    SLICE_X35Y44         FDPE                                         r  s_reset_8051_reg_rep/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDPE (Prop_fdpe_C_Q)         0.459    16.547 f  s_reset_8051_reg_rep/Q
                         net (fo=113, routed)         4.636    21.183    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/AR[1]
    SLICE_X40Y57         FDCE                                         f  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_intblock_o_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL rise edge)
                                                     40.000    40.000 r  
    M18                  IBUF                         0.000    40.000 r  clk_i_IBUF_inst/O
                         net (fo=154, routed)         1.181    41.181    i_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    33.427 r  i_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    35.009    i_PLL/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.100 r  i_PLL/inst/clkout1_buf/O
                         net (fo=499, routed)         1.436    36.536    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/clk_out1
    SLICE_X40Y57         FDCE                                         r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_intblock_o_reg/C
                         clock pessimism             -0.577    35.959    
                         clock uncertainty           -0.180    35.780    
    SLICE_X40Y57         FDCE (Recov_fdce_C_CLR)     -0.405    35.375    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_intblock_o_reg
  -------------------------------------------------------------------
                         required time                         35.375    
                         arrival time                         -21.183    
  -------------------------------------------------------------------
                         slack                                 14.192    

Slack (MET) :             14.318ns  (required time - arrival time)
  Source:                 s_reset_8051_reg_rep__0/C
                            (falling edge-triggered cell FDPE clocked by clk_out1_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_ir_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_PLL rise@40.000ns - clk_out1_PLL fall@20.000ns)
  Data Path Delay:        4.973ns  (logic 0.459ns (9.229%)  route 4.514ns (90.771%))
  Logic Levels:           0  
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.459ns = ( 36.541 - 40.000 ) 
    Source Clock Delay      (SCD):    -3.912ns = ( 16.088 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.577ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL fall edge)
                                                     20.000    20.000 f  
    M18                  IBUF                         0.000    20.000 f  clk_i_IBUF_inst/O
                         net (fo=154, routed)         1.253    21.253    i_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    12.767 f  i_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    14.428    i_PLL/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    14.524 f  i_PLL/inst/clkout1_buf/O
                         net (fo=499, routed)         1.564    16.088    s_clk_8051
    SLICE_X35Y44         FDPE                                         r  s_reset_8051_reg_rep__0/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDPE (Prop_fdpe_C_Q)         0.459    16.547 f  s_reset_8051_reg_rep__0/Q
                         net (fo=113, routed)         4.514    21.061    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_reset_8051_reg_rep__2[0]
    SLICE_X48Y56         FDCE                                         f  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_ir_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL rise edge)
                                                     40.000    40.000 r  
    M18                  IBUF                         0.000    40.000 r  clk_i_IBUF_inst/O
                         net (fo=154, routed)         1.181    41.181    i_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    33.427 r  i_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    35.009    i_PLL/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.100 r  i_PLL/inst/clkout1_buf/O
                         net (fo=499, routed)         1.441    36.541    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/clk_out1
    SLICE_X48Y56         FDCE                                         r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_ir_reg[5]/C
                         clock pessimism             -0.577    35.964    
                         clock uncertainty           -0.180    35.785    
    SLICE_X48Y56         FDCE (Recov_fdce_C_CLR)     -0.405    35.380    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_ir_reg[5]
  -------------------------------------------------------------------
                         required time                         35.380    
                         arrival time                         -21.061    
  -------------------------------------------------------------------
                         slack                                 14.318    

Slack (MET) :             14.321ns  (required time - arrival time)
  Source:                 s_reset_8051_reg_rep__0/C
                            (falling edge-triggered cell FDPE clocked by clk_out1_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_ir_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_PLL rise@40.000ns - clk_out1_PLL fall@20.000ns)
  Data Path Delay:        4.964ns  (logic 0.459ns (9.246%)  route 4.505ns (90.754%))
  Logic Levels:           0  
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.465ns = ( 36.535 - 40.000 ) 
    Source Clock Delay      (SCD):    -3.912ns = ( 16.088 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.577ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL fall edge)
                                                     20.000    20.000 f  
    M18                  IBUF                         0.000    20.000 f  clk_i_IBUF_inst/O
                         net (fo=154, routed)         1.253    21.253    i_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    12.767 f  i_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    14.428    i_PLL/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    14.524 f  i_PLL/inst/clkout1_buf/O
                         net (fo=499, routed)         1.564    16.088    s_clk_8051
    SLICE_X35Y44         FDPE                                         r  s_reset_8051_reg_rep__0/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDPE (Prop_fdpe_C_Q)         0.459    16.547 f  s_reset_8051_reg_rep__0/Q
                         net (fo=113, routed)         4.505    21.052    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_reset_8051_reg_rep__2[0]
    SLICE_X43Y59         FDCE                                         f  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_ir_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL rise edge)
                                                     40.000    40.000 r  
    M18                  IBUF                         0.000    40.000 r  clk_i_IBUF_inst/O
                         net (fo=154, routed)         1.181    41.181    i_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    33.427 r  i_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    35.009    i_PLL/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.100 r  i_PLL/inst/clkout1_buf/O
                         net (fo=499, routed)         1.435    36.535    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/clk_out1
    SLICE_X43Y59         FDCE                                         r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_ir_reg[2]/C
                         clock pessimism             -0.577    35.958    
                         clock uncertainty           -0.180    35.779    
    SLICE_X43Y59         FDCE (Recov_fdce_C_CLR)     -0.405    35.374    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_ir_reg[2]
  -------------------------------------------------------------------
                         required time                         35.374    
                         arrival time                         -21.052    
  -------------------------------------------------------------------
                         slack                                 14.321    

Slack (MET) :             14.407ns  (required time - arrival time)
  Source:                 s_reset_8051_reg_rep__0/C
                            (falling edge-triggered cell FDPE clocked by clk_out1_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_ir_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_PLL rise@40.000ns - clk_out1_PLL fall@20.000ns)
  Data Path Delay:        4.964ns  (logic 0.459ns (9.246%)  route 4.505ns (90.754%))
  Logic Levels:           0  
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.465ns = ( 36.535 - 40.000 ) 
    Source Clock Delay      (SCD):    -3.912ns = ( 16.088 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.577ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL fall edge)
                                                     20.000    20.000 f  
    M18                  IBUF                         0.000    20.000 f  clk_i_IBUF_inst/O
                         net (fo=154, routed)         1.253    21.253    i_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    12.767 f  i_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    14.428    i_PLL/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    14.524 f  i_PLL/inst/clkout1_buf/O
                         net (fo=499, routed)         1.564    16.088    s_clk_8051
    SLICE_X35Y44         FDPE                                         r  s_reset_8051_reg_rep__0/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDPE (Prop_fdpe_C_Q)         0.459    16.547 f  s_reset_8051_reg_rep__0/Q
                         net (fo=113, routed)         4.505    21.052    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_reset_8051_reg_rep__2[0]
    SLICE_X42Y59         FDCE                                         f  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_ir_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL rise edge)
                                                     40.000    40.000 r  
    M18                  IBUF                         0.000    40.000 r  clk_i_IBUF_inst/O
                         net (fo=154, routed)         1.181    41.181    i_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    33.427 r  i_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    35.009    i_PLL/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.100 r  i_PLL/inst/clkout1_buf/O
                         net (fo=499, routed)         1.435    36.535    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/clk_out1
    SLICE_X42Y59         FDCE                                         r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_ir_reg[1]/C
                         clock pessimism             -0.577    35.958    
                         clock uncertainty           -0.180    35.779    
    SLICE_X42Y59         FDCE (Recov_fdce_C_CLR)     -0.319    35.460    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_ir_reg[1]
  -------------------------------------------------------------------
                         required time                         35.460    
                         arrival time                         -21.052    
  -------------------------------------------------------------------
                         slack                                 14.407    

Slack (MET) :             14.407ns  (required time - arrival time)
  Source:                 s_reset_8051_reg_rep__0/C
                            (falling edge-triggered cell FDPE clocked by clk_out1_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_ir_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_PLL rise@40.000ns - clk_out1_PLL fall@20.000ns)
  Data Path Delay:        4.964ns  (logic 0.459ns (9.246%)  route 4.505ns (90.754%))
  Logic Levels:           0  
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.465ns = ( 36.535 - 40.000 ) 
    Source Clock Delay      (SCD):    -3.912ns = ( 16.088 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.577ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL fall edge)
                                                     20.000    20.000 f  
    M18                  IBUF                         0.000    20.000 f  clk_i_IBUF_inst/O
                         net (fo=154, routed)         1.253    21.253    i_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    12.767 f  i_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    14.428    i_PLL/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    14.524 f  i_PLL/inst/clkout1_buf/O
                         net (fo=499, routed)         1.564    16.088    s_clk_8051
    SLICE_X35Y44         FDPE                                         r  s_reset_8051_reg_rep__0/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDPE (Prop_fdpe_C_Q)         0.459    16.547 f  s_reset_8051_reg_rep__0/Q
                         net (fo=113, routed)         4.505    21.052    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_reset_8051_reg_rep__2[0]
    SLICE_X42Y59         FDCE                                         f  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_ir_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL rise edge)
                                                     40.000    40.000 r  
    M18                  IBUF                         0.000    40.000 r  clk_i_IBUF_inst/O
                         net (fo=154, routed)         1.181    41.181    i_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    33.427 r  i_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    35.009    i_PLL/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.100 r  i_PLL/inst/clkout1_buf/O
                         net (fo=499, routed)         1.435    36.535    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/clk_out1
    SLICE_X42Y59         FDCE                                         r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_ir_reg[3]/C
                         clock pessimism             -0.577    35.958    
                         clock uncertainty           -0.180    35.779    
    SLICE_X42Y59         FDCE (Recov_fdce_C_CLR)     -0.319    35.460    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_ir_reg[3]
  -------------------------------------------------------------------
                         required time                         35.460    
                         arrival time                         -21.052    
  -------------------------------------------------------------------
                         slack                                 14.407    

Slack (MET) :             14.432ns  (required time - arrival time)
  Source:                 s_reset_8051_reg_rep__0/C
                            (falling edge-triggered cell FDPE clocked by clk_out1_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_ir_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_PLL rise@40.000ns - clk_out1_PLL fall@20.000ns)
  Data Path Delay:        4.858ns  (logic 0.459ns (9.448%)  route 4.399ns (90.552%))
  Logic Levels:           0  
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.461ns = ( 36.539 - 40.000 ) 
    Source Clock Delay      (SCD):    -3.912ns = ( 16.088 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.577ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL fall edge)
                                                     20.000    20.000 f  
    M18                  IBUF                         0.000    20.000 f  clk_i_IBUF_inst/O
                         net (fo=154, routed)         1.253    21.253    i_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    12.767 f  i_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    14.428    i_PLL/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    14.524 f  i_PLL/inst/clkout1_buf/O
                         net (fo=499, routed)         1.564    16.088    s_clk_8051
    SLICE_X35Y44         FDPE                                         r  s_reset_8051_reg_rep__0/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDPE (Prop_fdpe_C_Q)         0.459    16.547 f  s_reset_8051_reg_rep__0/Q
                         net (fo=113, routed)         4.399    20.946    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_reset_8051_reg_rep__2[0]
    SLICE_X48Y59         FDCE                                         f  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_ir_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL rise edge)
                                                     40.000    40.000 r  
    M18                  IBUF                         0.000    40.000 r  clk_i_IBUF_inst/O
                         net (fo=154, routed)         1.181    41.181    i_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    33.427 r  i_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    35.009    i_PLL/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.100 r  i_PLL/inst/clkout1_buf/O
                         net (fo=499, routed)         1.439    36.539    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/clk_out1
    SLICE_X48Y59         FDCE                                         r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_ir_reg[0]/C
                         clock pessimism             -0.577    35.962    
                         clock uncertainty           -0.180    35.783    
    SLICE_X48Y59         FDCE (Recov_fdce_C_CLR)     -0.405    35.378    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_ir_reg[0]
  -------------------------------------------------------------------
                         required time                         35.378    
                         arrival time                         -20.946    
  -------------------------------------------------------------------
                         slack                                 14.432    

Slack (MET) :             14.535ns  (required time - arrival time)
  Source:                 s_reset_8051_reg_rep/C
                            (falling edge-triggered cell FDPE clocked by clk_out1_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/sp_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_PLL rise@40.000ns - clk_out1_PLL fall@20.000ns)
  Data Path Delay:        4.771ns  (logic 0.459ns (9.621%)  route 4.312ns (90.379%))
  Logic Levels:           0  
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.453ns = ( 36.547 - 40.000 ) 
    Source Clock Delay      (SCD):    -3.912ns = ( 16.088 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.569ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL fall edge)
                                                     20.000    20.000 f  
    M18                  IBUF                         0.000    20.000 f  clk_i_IBUF_inst/O
                         net (fo=154, routed)         1.253    21.253    i_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    12.767 f  i_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    14.428    i_PLL/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    14.524 f  i_PLL/inst/clkout1_buf/O
                         net (fo=499, routed)         1.564    16.088    s_clk_8051
    SLICE_X35Y44         FDPE                                         r  s_reset_8051_reg_rep/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDPE (Prop_fdpe_C_Q)         0.459    16.547 f  s_reset_8051_reg_rep/Q
                         net (fo=113, routed)         4.312    20.859    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/AR[1]
    SLICE_X36Y48         FDCE                                         f  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/sp_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL rise edge)
                                                     40.000    40.000 r  
    M18                  IBUF                         0.000    40.000 r  clk_i_IBUF_inst/O
                         net (fo=154, routed)         1.181    41.181    i_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    33.427 r  i_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    35.009    i_PLL/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.100 r  i_PLL/inst/clkout1_buf/O
                         net (fo=499, routed)         1.446    36.547    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/clk_out1
    SLICE_X36Y48         FDCE                                         r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/sp_reg[3]/C
                         clock pessimism             -0.569    35.978    
                         clock uncertainty           -0.180    35.798    
    SLICE_X36Y48         FDCE (Recov_fdce_C_CLR)     -0.405    35.393    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/sp_reg[3]
  -------------------------------------------------------------------
                         required time                         35.393    
                         arrival time                         -20.859    
  -------------------------------------------------------------------
                         slack                                 14.535    

Slack (MET) :             14.549ns  (required time - arrival time)
  Source:                 s_reset_8051_reg_rep/C
                            (falling edge-triggered cell FDPE clocked by clk_out1_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_inthigh_reg/CLR
                            (recovery check against rising-edge clock clk_out1_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_PLL rise@40.000ns - clk_out1_PLL fall@20.000ns)
  Data Path Delay:        4.829ns  (logic 0.459ns (9.506%)  route 4.370ns (90.494%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.453ns = ( 36.547 - 40.000 ) 
    Source Clock Delay      (SCD):    -3.912ns = ( 16.088 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL fall edge)
                                                     20.000    20.000 f  
    M18                  IBUF                         0.000    20.000 f  clk_i_IBUF_inst/O
                         net (fo=154, routed)         1.253    21.253    i_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    12.767 f  i_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    14.428    i_PLL/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    14.524 f  i_PLL/inst/clkout1_buf/O
                         net (fo=499, routed)         1.564    16.088    s_clk_8051
    SLICE_X35Y44         FDPE                                         r  s_reset_8051_reg_rep/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDPE (Prop_fdpe_C_Q)         0.459    16.547 f  s_reset_8051_reg_rep/Q
                         net (fo=113, routed)         4.370    20.917    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/AR[1]
    SLICE_X33Y49         FDCE                                         f  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_inthigh_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL rise edge)
                                                     40.000    40.000 r  
    M18                  IBUF                         0.000    40.000 r  clk_i_IBUF_inst/O
                         net (fo=154, routed)         1.181    41.181    i_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    33.427 r  i_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    35.009    i_PLL/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.100 r  i_PLL/inst/clkout1_buf/O
                         net (fo=499, routed)         1.446    36.547    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/clk_out1
    SLICE_X33Y49         FDCE                                         r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_inthigh_reg/C
                         clock pessimism             -0.497    36.050    
                         clock uncertainty           -0.180    35.870    
    SLICE_X33Y49         FDCE (Recov_fdce_C_CLR)     -0.405    35.465    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_inthigh_reg
  -------------------------------------------------------------------
                         required time                         35.465    
                         arrival time                         -20.917    
  -------------------------------------------------------------------
                         slack                                 14.549    

Slack (MET) :             14.554ns  (required time - arrival time)
  Source:                 s_reset_8051_reg_rep__0/C
                            (falling edge-triggered cell FDPE clocked by clk_out1_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_ir_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_PLL rise@40.000ns - clk_out1_PLL fall@20.000ns)
  Data Path Delay:        4.818ns  (logic 0.459ns (9.526%)  route 4.359ns (90.474%))
  Logic Levels:           0  
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.464ns = ( 36.536 - 40.000 ) 
    Source Clock Delay      (SCD):    -3.912ns = ( 16.088 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.577ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL fall edge)
                                                     20.000    20.000 f  
    M18                  IBUF                         0.000    20.000 f  clk_i_IBUF_inst/O
                         net (fo=154, routed)         1.253    21.253    i_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    12.767 f  i_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    14.428    i_PLL/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    14.524 f  i_PLL/inst/clkout1_buf/O
                         net (fo=499, routed)         1.564    16.088    s_clk_8051
    SLICE_X35Y44         FDPE                                         r  s_reset_8051_reg_rep__0/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDPE (Prop_fdpe_C_Q)         0.459    16.547 f  s_reset_8051_reg_rep__0/Q
                         net (fo=113, routed)         4.359    20.906    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_reset_8051_reg_rep__2[0]
    SLICE_X42Y58         FDCE                                         f  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_ir_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL rise edge)
                                                     40.000    40.000 r  
    M18                  IBUF                         0.000    40.000 r  clk_i_IBUF_inst/O
                         net (fo=154, routed)         1.181    41.181    i_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    33.427 r  i_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    35.009    i_PLL/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.100 r  i_PLL/inst/clkout1_buf/O
                         net (fo=499, routed)         1.436    36.536    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/clk_out1
    SLICE_X42Y58         FDCE                                         r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_ir_reg[4]/C
                         clock pessimism             -0.577    35.959    
                         clock uncertainty           -0.180    35.780    
    SLICE_X42Y58         FDCE (Recov_fdce_C_CLR)     -0.319    35.461    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_ir_reg[4]
  -------------------------------------------------------------------
                         required time                         35.461    
                         arrival time                         -20.906    
  -------------------------------------------------------------------
                         slack                                 14.554    

Slack (MET) :             14.585ns  (required time - arrival time)
  Source:                 s_reset_8051_reg_rep/C
                            (falling edge-triggered cell FDPE clocked by clk_out1_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/sp_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out1_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_PLL rise@40.000ns - clk_out1_PLL fall@20.000ns)
  Data Path Delay:        4.766ns  (logic 0.459ns (9.630%)  route 4.307ns (90.370%))
  Logic Levels:           0  
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.453ns = ( 36.547 - 40.000 ) 
    Source Clock Delay      (SCD):    -3.912ns = ( 16.088 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.569ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL fall edge)
                                                     20.000    20.000 f  
    M18                  IBUF                         0.000    20.000 f  clk_i_IBUF_inst/O
                         net (fo=154, routed)         1.253    21.253    i_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    12.767 f  i_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    14.428    i_PLL/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    14.524 f  i_PLL/inst/clkout1_buf/O
                         net (fo=499, routed)         1.564    16.088    s_clk_8051
    SLICE_X35Y44         FDPE                                         r  s_reset_8051_reg_rep/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDPE (Prop_fdpe_C_Q)         0.459    16.547 f  s_reset_8051_reg_rep/Q
                         net (fo=113, routed)         4.307    20.854    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/AR[1]
    SLICE_X37Y48         FDPE                                         f  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/sp_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL rise edge)
                                                     40.000    40.000 r  
    M18                  IBUF                         0.000    40.000 r  clk_i_IBUF_inst/O
                         net (fo=154, routed)         1.181    41.181    i_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    33.427 r  i_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    35.009    i_PLL/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.100 r  i_PLL/inst/clkout1_buf/O
                         net (fo=499, routed)         1.446    36.547    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/clk_out1
    SLICE_X37Y48         FDPE                                         r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/sp_reg[2]/C
                         clock pessimism             -0.569    35.978    
                         clock uncertainty           -0.180    35.798    
    SLICE_X37Y48         FDPE (Recov_fdpe_C_PRE)     -0.359    35.439    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/sp_reg[2]
  -------------------------------------------------------------------
                         required time                         35.439    
                         arrival time                         -20.854    
  -------------------------------------------------------------------
                         slack                                 14.585    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             20.047ns  (arrival time - required time)
  Source:                 s_reset_8051_reg_rep/C
                            (falling edge-triggered cell FDPE clocked by clk_out1_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/b_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -20.000ns  (clk_out1_PLL rise@0.000ns - clk_out1_PLL fall@20.000ns)
  Data Path Delay:        0.400ns  (logic 0.146ns (36.515%)  route 0.254ns (63.485%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.794ns = ( 19.206 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.221ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL fall edge)
                                                     20.000    20.000 f  
    M18                  IBUF                         0.000    20.000 f  clk_i_IBUF_inst/O
                         net (fo=154, routed)         0.440    20.440    i_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    18.115 f  i_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    18.619    i_PLL/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    18.645 f  i_PLL/inst/clkout1_buf/O
                         net (fo=499, routed)         0.562    19.206    s_clk_8051
    SLICE_X35Y44         FDPE                                         r  s_reset_8051_reg_rep/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDPE (Prop_fdpe_C_Q)         0.146    19.352 f  s_reset_8051_reg_rep/Q
                         net (fo=113, routed)         0.254    19.606    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/AR[1]
    SLICE_X39Y43         FDCE                                         f  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/b_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL rise edge)
                                                      0.000     0.000 r  
    M18                  IBUF                         0.000     0.000 r  clk_i_IBUF_inst/O
                         net (fo=154, routed)         0.481     0.481    i_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -2.160 r  i_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.610    i_PLL/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  i_PLL/inst/clkout1_buf/O
                         net (fo=499, routed)         0.832    -0.750    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/clk_out1
    SLICE_X39Y43         FDCE                                         r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/b_reg[1]/C
                         clock pessimism              0.221    -0.529    
                         clock uncertainty            0.180    -0.349    
    SLICE_X39Y43         FDCE (Remov_fdce_C_CLR)     -0.092    -0.441    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/b_reg[1]
  -------------------------------------------------------------------
                         required time                          0.441    
                         arrival time                          19.606    
  -------------------------------------------------------------------
                         slack                                 20.047    

Slack (MET) :             20.047ns  (arrival time - required time)
  Source:                 s_reset_8051_reg_rep/C
                            (falling edge-triggered cell FDPE clocked by clk_out1_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/b_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -20.000ns  (clk_out1_PLL rise@0.000ns - clk_out1_PLL fall@20.000ns)
  Data Path Delay:        0.400ns  (logic 0.146ns (36.515%)  route 0.254ns (63.485%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.794ns = ( 19.206 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.221ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL fall edge)
                                                     20.000    20.000 f  
    M18                  IBUF                         0.000    20.000 f  clk_i_IBUF_inst/O
                         net (fo=154, routed)         0.440    20.440    i_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    18.115 f  i_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    18.619    i_PLL/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    18.645 f  i_PLL/inst/clkout1_buf/O
                         net (fo=499, routed)         0.562    19.206    s_clk_8051
    SLICE_X35Y44         FDPE                                         r  s_reset_8051_reg_rep/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDPE (Prop_fdpe_C_Q)         0.146    19.352 f  s_reset_8051_reg_rep/Q
                         net (fo=113, routed)         0.254    19.606    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/AR[1]
    SLICE_X39Y43         FDCE                                         f  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/b_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL rise edge)
                                                      0.000     0.000 r  
    M18                  IBUF                         0.000     0.000 r  clk_i_IBUF_inst/O
                         net (fo=154, routed)         0.481     0.481    i_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -2.160 r  i_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.610    i_PLL/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  i_PLL/inst/clkout1_buf/O
                         net (fo=499, routed)         0.832    -0.750    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/clk_out1
    SLICE_X39Y43         FDCE                                         r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/b_reg[5]/C
                         clock pessimism              0.221    -0.529    
                         clock uncertainty            0.180    -0.349    
    SLICE_X39Y43         FDCE (Remov_fdce_C_CLR)     -0.092    -0.441    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/b_reg[5]
  -------------------------------------------------------------------
                         required time                          0.441    
                         arrival time                          19.606    
  -------------------------------------------------------------------
                         slack                                 20.047    

Slack (MET) :             20.085ns  (arrival time - required time)
  Source:                 s_reset_8051_reg_rep/C
                            (falling edge-triggered cell FDPE clocked by clk_out1_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/sp_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -20.000ns  (clk_out1_PLL rise@0.000ns - clk_out1_PLL fall@20.000ns)
  Data Path Delay:        0.437ns  (logic 0.146ns (33.392%)  route 0.291ns (66.608%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.794ns = ( 19.206 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.221ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL fall edge)
                                                     20.000    20.000 f  
    M18                  IBUF                         0.000    20.000 f  clk_i_IBUF_inst/O
                         net (fo=154, routed)         0.440    20.440    i_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    18.115 f  i_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    18.619    i_PLL/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    18.645 f  i_PLL/inst/clkout1_buf/O
                         net (fo=499, routed)         0.562    19.206    s_clk_8051
    SLICE_X35Y44         FDPE                                         r  s_reset_8051_reg_rep/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDPE (Prop_fdpe_C_Q)         0.146    19.352 f  s_reset_8051_reg_rep/Q
                         net (fo=113, routed)         0.291    19.643    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/AR[1]
    SLICE_X37Y45         FDCE                                         f  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/sp_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL rise edge)
                                                      0.000     0.000 r  
    M18                  IBUF                         0.000     0.000 r  clk_i_IBUF_inst/O
                         net (fo=154, routed)         0.481     0.481    i_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -2.160 r  i_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.610    i_PLL/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  i_PLL/inst/clkout1_buf/O
                         net (fo=499, routed)         0.832    -0.750    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/clk_out1
    SLICE_X37Y45         FDCE                                         r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/sp_reg[6]/C
                         clock pessimism              0.221    -0.529    
                         clock uncertainty            0.180    -0.349    
    SLICE_X37Y45         FDCE (Remov_fdce_C_CLR)     -0.092    -0.441    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/sp_reg[6]
  -------------------------------------------------------------------
                         required time                          0.441    
                         arrival time                          19.643    
  -------------------------------------------------------------------
                         slack                                 20.085    

Slack (MET) :             20.092ns  (arrival time - required time)
  Source:                 s_reset_8051_reg_rep/C
                            (falling edge-triggered cell FDPE clocked by clk_out1_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/sp_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -20.000ns  (clk_out1_PLL rise@0.000ns - clk_out1_PLL fall@20.000ns)
  Data Path Delay:        0.442ns  (logic 0.146ns (33.063%)  route 0.296ns (66.937%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.794ns = ( 19.206 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.221ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL fall edge)
                                                     20.000    20.000 f  
    M18                  IBUF                         0.000    20.000 f  clk_i_IBUF_inst/O
                         net (fo=154, routed)         0.440    20.440    i_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    18.115 f  i_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    18.619    i_PLL/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    18.645 f  i_PLL/inst/clkout1_buf/O
                         net (fo=499, routed)         0.562    19.206    s_clk_8051
    SLICE_X35Y44         FDPE                                         r  s_reset_8051_reg_rep/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDPE (Prop_fdpe_C_Q)         0.146    19.352 f  s_reset_8051_reg_rep/Q
                         net (fo=113, routed)         0.296    19.648    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/AR[1]
    SLICE_X36Y45         FDPE                                         f  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/sp_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL rise edge)
                                                      0.000     0.000 r  
    M18                  IBUF                         0.000     0.000 r  clk_i_IBUF_inst/O
                         net (fo=154, routed)         0.481     0.481    i_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -2.160 r  i_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.610    i_PLL/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  i_PLL/inst/clkout1_buf/O
                         net (fo=499, routed)         0.832    -0.750    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/clk_out1
    SLICE_X36Y45         FDPE                                         r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/sp_reg[0]/C
                         clock pessimism              0.221    -0.529    
                         clock uncertainty            0.180    -0.349    
    SLICE_X36Y45         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.444    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/sp_reg[0]
  -------------------------------------------------------------------
                         required time                          0.444    
                         arrival time                          19.648    
  -------------------------------------------------------------------
                         slack                                 20.092    

Slack (MET) :             20.132ns  (arrival time - required time)
  Source:                 s_reset_8051_reg_rep/C
                            (falling edge-triggered cell FDPE clocked by clk_out1_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/tcon_reg[0][1]/CLR
                            (removal check against rising-edge clock clk_out1_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -20.000ns  (clk_out1_PLL rise@0.000ns - clk_out1_PLL fall@20.000ns)
  Data Path Delay:        0.484ns  (logic 0.146ns (30.168%)  route 0.338ns (69.832%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    -0.794ns = ( 19.206 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.221ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL fall edge)
                                                     20.000    20.000 f  
    M18                  IBUF                         0.000    20.000 f  clk_i_IBUF_inst/O
                         net (fo=154, routed)         0.440    20.440    i_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    18.115 f  i_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    18.619    i_PLL/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    18.645 f  i_PLL/inst/clkout1_buf/O
                         net (fo=499, routed)         0.562    19.206    s_clk_8051
    SLICE_X35Y44         FDPE                                         r  s_reset_8051_reg_rep/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDPE (Prop_fdpe_C_Q)         0.146    19.352 f  s_reset_8051_reg_rep/Q
                         net (fo=113, routed)         0.338    19.690    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/AR[1]
    SLICE_X37Y41         FDCE                                         f  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/tcon_reg[0][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL rise edge)
                                                      0.000     0.000 r  
    M18                  IBUF                         0.000     0.000 r  clk_i_IBUF_inst/O
                         net (fo=154, routed)         0.481     0.481    i_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -2.160 r  i_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.610    i_PLL/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  i_PLL/inst/clkout1_buf/O
                         net (fo=499, routed)         0.831    -0.751    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/clk_out1
    SLICE_X37Y41         FDCE                                         r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/tcon_reg[0][1]/C
                         clock pessimism              0.221    -0.530    
                         clock uncertainty            0.180    -0.350    
    SLICE_X37Y41         FDCE (Remov_fdce_C_CLR)     -0.092    -0.442    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/tcon_reg[0][1]
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                          19.690    
  -------------------------------------------------------------------
                         slack                                 20.132    

Slack (MET) :             20.132ns  (arrival time - required time)
  Source:                 s_reset_8051_reg_rep/C
                            (falling edge-triggered cell FDPE clocked by clk_out1_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/tcon_reg[0][3]/CLR
                            (removal check against rising-edge clock clk_out1_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -20.000ns  (clk_out1_PLL rise@0.000ns - clk_out1_PLL fall@20.000ns)
  Data Path Delay:        0.484ns  (logic 0.146ns (30.168%)  route 0.338ns (69.832%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    -0.794ns = ( 19.206 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.221ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL fall edge)
                                                     20.000    20.000 f  
    M18                  IBUF                         0.000    20.000 f  clk_i_IBUF_inst/O
                         net (fo=154, routed)         0.440    20.440    i_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    18.115 f  i_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    18.619    i_PLL/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    18.645 f  i_PLL/inst/clkout1_buf/O
                         net (fo=499, routed)         0.562    19.206    s_clk_8051
    SLICE_X35Y44         FDPE                                         r  s_reset_8051_reg_rep/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDPE (Prop_fdpe_C_Q)         0.146    19.352 f  s_reset_8051_reg_rep/Q
                         net (fo=113, routed)         0.338    19.690    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/AR[1]
    SLICE_X37Y41         FDCE                                         f  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/tcon_reg[0][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL rise edge)
                                                      0.000     0.000 r  
    M18                  IBUF                         0.000     0.000 r  clk_i_IBUF_inst/O
                         net (fo=154, routed)         0.481     0.481    i_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -2.160 r  i_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.610    i_PLL/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  i_PLL/inst/clkout1_buf/O
                         net (fo=499, routed)         0.831    -0.751    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/clk_out1
    SLICE_X37Y41         FDCE                                         r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/tcon_reg[0][3]/C
                         clock pessimism              0.221    -0.530    
                         clock uncertainty            0.180    -0.350    
    SLICE_X37Y41         FDCE (Remov_fdce_C_CLR)     -0.092    -0.442    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/tcon_reg[0][3]
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                          19.690    
  -------------------------------------------------------------------
                         slack                                 20.132    

Slack (MET) :             20.133ns  (arrival time - required time)
  Source:                 s_reset_8051_reg_rep/C
                            (falling edge-triggered cell FDPE clocked by clk_out1_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/sp_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -20.000ns  (clk_out1_PLL rise@0.000ns - clk_out1_PLL fall@20.000ns)
  Data Path Delay:        0.486ns  (logic 0.146ns (30.049%)  route 0.340ns (69.951%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.794ns = ( 19.206 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.221ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL fall edge)
                                                     20.000    20.000 f  
    M18                  IBUF                         0.000    20.000 f  clk_i_IBUF_inst/O
                         net (fo=154, routed)         0.440    20.440    i_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    18.115 f  i_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    18.619    i_PLL/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    18.645 f  i_PLL/inst/clkout1_buf/O
                         net (fo=499, routed)         0.562    19.206    s_clk_8051
    SLICE_X35Y44         FDPE                                         r  s_reset_8051_reg_rep/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDPE (Prop_fdpe_C_Q)         0.146    19.352 f  s_reset_8051_reg_rep/Q
                         net (fo=113, routed)         0.340    19.692    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/AR[1]
    SLICE_X36Y46         FDCE                                         f  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/sp_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL rise edge)
                                                      0.000     0.000 r  
    M18                  IBUF                         0.000     0.000 r  clk_i_IBUF_inst/O
                         net (fo=154, routed)         0.481     0.481    i_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -2.160 r  i_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.610    i_PLL/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  i_PLL/inst/clkout1_buf/O
                         net (fo=499, routed)         0.832    -0.750    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/clk_out1
    SLICE_X36Y46         FDCE                                         r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/sp_reg[5]/C
                         clock pessimism              0.221    -0.529    
                         clock uncertainty            0.180    -0.349    
    SLICE_X36Y46         FDCE (Remov_fdce_C_CLR)     -0.092    -0.441    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/sp_reg[5]
  -------------------------------------------------------------------
                         required time                          0.441    
                         arrival time                          19.692    
  -------------------------------------------------------------------
                         slack                                 20.133    

Slack (MET) :             20.182ns  (arrival time - required time)
  Source:                 s_reset_8051_reg_rep__0/C
                            (falling edge-triggered cell FDPE clocked by clk_out1_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_r1_b3_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -20.000ns  (clk_out1_PLL rise@0.000ns - clk_out1_PLL fall@20.000ns)
  Data Path Delay:        0.310ns  (logic 0.146ns (47.055%)  route 0.164ns (52.945%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    -0.794ns = ( 19.206 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.027ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL fall edge)
                                                     20.000    20.000 f  
    M18                  IBUF                         0.000    20.000 f  clk_i_IBUF_inst/O
                         net (fo=154, routed)         0.440    20.440    i_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    18.115 f  i_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    18.619    i_PLL/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    18.645 f  i_PLL/inst/clkout1_buf/O
                         net (fo=499, routed)         0.562    19.206    s_clk_8051
    SLICE_X35Y44         FDPE                                         r  s_reset_8051_reg_rep__0/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDPE (Prop_fdpe_C_Q)         0.146    19.352 f  s_reset_8051_reg_rep__0/Q
                         net (fo=113, routed)         0.164    19.516    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_reset_8051_reg_rep__2[0]
    SLICE_X34Y45         FDCE                                         f  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_r1_b3_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL rise edge)
                                                      0.000     0.000 r  
    M18                  IBUF                         0.000     0.000 r  clk_i_IBUF_inst/O
                         net (fo=154, routed)         0.481     0.481    i_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -2.160 r  i_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.610    i_PLL/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  i_PLL/inst/clkout1_buf/O
                         net (fo=499, routed)         0.831    -0.751    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/clk_out1
    SLICE_X34Y45         FDCE                                         r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_r1_b3_reg[0]/C
                         clock pessimism             -0.027    -0.778    
                         clock uncertainty            0.180    -0.598    
    SLICE_X34Y45         FDCE (Remov_fdce_C_CLR)     -0.067    -0.665    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_r1_b3_reg[0]
  -------------------------------------------------------------------
                         required time                          0.665    
                         arrival time                          19.516    
  -------------------------------------------------------------------
                         slack                                 20.182    

Slack (MET) :             20.182ns  (arrival time - required time)
  Source:                 s_reset_8051_reg_rep__0/C
                            (falling edge-triggered cell FDPE clocked by clk_out1_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_r1_b3_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -20.000ns  (clk_out1_PLL rise@0.000ns - clk_out1_PLL fall@20.000ns)
  Data Path Delay:        0.310ns  (logic 0.146ns (47.055%)  route 0.164ns (52.945%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    -0.794ns = ( 19.206 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.027ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL fall edge)
                                                     20.000    20.000 f  
    M18                  IBUF                         0.000    20.000 f  clk_i_IBUF_inst/O
                         net (fo=154, routed)         0.440    20.440    i_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    18.115 f  i_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    18.619    i_PLL/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    18.645 f  i_PLL/inst/clkout1_buf/O
                         net (fo=499, routed)         0.562    19.206    s_clk_8051
    SLICE_X35Y44         FDPE                                         r  s_reset_8051_reg_rep__0/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDPE (Prop_fdpe_C_Q)         0.146    19.352 f  s_reset_8051_reg_rep__0/Q
                         net (fo=113, routed)         0.164    19.516    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_reset_8051_reg_rep__2[0]
    SLICE_X34Y45         FDCE                                         f  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_r1_b3_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL rise edge)
                                                      0.000     0.000 r  
    M18                  IBUF                         0.000     0.000 r  clk_i_IBUF_inst/O
                         net (fo=154, routed)         0.481     0.481    i_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -2.160 r  i_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.610    i_PLL/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  i_PLL/inst/clkout1_buf/O
                         net (fo=499, routed)         0.831    -0.751    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/clk_out1
    SLICE_X34Y45         FDCE                                         r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_r1_b3_reg[2]/C
                         clock pessimism             -0.027    -0.778    
                         clock uncertainty            0.180    -0.598    
    SLICE_X34Y45         FDCE (Remov_fdce_C_CLR)     -0.067    -0.665    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_r1_b3_reg[2]
  -------------------------------------------------------------------
                         required time                          0.665    
                         arrival time                          19.516    
  -------------------------------------------------------------------
                         slack                                 20.182    

Slack (MET) :             20.201ns  (arrival time - required time)
  Source:                 s_reset_8051_reg_rep__1/C
                            (falling edge-triggered cell FDPE clocked by clk_out1_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/acc_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -20.000ns  (clk_out1_PLL rise@0.000ns - clk_out1_PLL fall@20.000ns)
  Data Path Delay:        0.578ns  (logic 0.146ns (25.246%)  route 0.432ns (74.754%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.794ns = ( 19.206 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.221ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL fall edge)
                                                     20.000    20.000 f  
    M18                  IBUF                         0.000    20.000 f  clk_i_IBUF_inst/O
                         net (fo=154, routed)         0.440    20.440    i_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    18.115 f  i_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    18.619    i_PLL/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    18.645 f  i_PLL/inst/clkout1_buf/O
                         net (fo=499, routed)         0.562    19.206    s_clk_8051
    SLICE_X35Y45         FDPE                                         r  s_reset_8051_reg_rep__1/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDPE (Prop_fdpe_C_Q)         0.146    19.352 f  s_reset_8051_reg_rep__1/Q
                         net (fo=113, routed)         0.432    19.785    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/AR[0]
    SLICE_X38Y43         FDCE                                         f  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/acc_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL rise edge)
                                                      0.000     0.000 r  
    M18                  IBUF                         0.000     0.000 r  clk_i_IBUF_inst/O
                         net (fo=154, routed)         0.481     0.481    i_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -2.160 r  i_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.610    i_PLL/inst/clk_out1_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  i_PLL/inst/clkout1_buf/O
                         net (fo=499, routed)         0.832    -0.750    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/clk_out1
    SLICE_X38Y43         FDCE                                         r  i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/acc_reg[2]/C
                         clock pessimism              0.221    -0.529    
                         clock uncertainty            0.180    -0.349    
    SLICE_X38Y43         FDCE (Remov_fdce_C_CLR)     -0.067    -0.416    i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/acc_reg[2]
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                          19.785    
  -------------------------------------------------------------------
                         slack                                 20.201    





