#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sat Dec  4 19:24:26 2021
# Process ID: 53946
# Current directory: /home/koutakimura/workspace/ProjectFolder/Xilinx/workspace/ArtyS7/Serial/i2cSlave/i2cSlave.runs/synth_1
# Command line: vivado -log i2cTop.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source i2cTop.tcl
# Log file: /home/koutakimura/workspace/ProjectFolder/Xilinx/workspace/ArtyS7/Serial/i2cSlave/i2cSlave.runs/synth_1/i2cTop.vds
# Journal file: /home/koutakimura/workspace/ProjectFolder/Xilinx/workspace/ArtyS7/Serial/i2cSlave/i2cSlave.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source i2cTop.tcl -notrace
Command: synth_design -top i2cTop -part xc7s50csga324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Device 21-403] Loading part xc7s50csga324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 53969
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2392.840 ; gain = 0.000 ; free physical = 22682 ; free virtual = 28703
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'i2cTop' [/home/koutakimura/workspace/ProjectFolder/Xilinx/workspace/ArtyS7/Serial/i2cSlave/i2cSlave.srcs/sources_1/new/i2cTop.v:18]
	Parameter pSysClk bound to: 100000000 - type: integer 
	Parameter pSetClk bound to: 100000 - type: integer 
	Parameter pDynClk bound to: 500000 - type: integer 
	Parameter pSclClk bound to: 125 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'enGen' [/home/koutakimura/workspace/ProjectFolder/Xilinx/workspace/ArtyS7/Serial/i2cSlave/i2cSlave.srcs/sources_1/new/enGen.v:10]
	Parameter pSysClk bound to: 100000000 - type: integer 
	Parameter pSetClk bound to: 100000 - type: integer 
	Parameter pDynClk bound to: 500000 - type: integer 
	Parameter pSclClk bound to: 125 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'enGen' (1#1) [/home/koutakimura/workspace/ProjectFolder/Xilinx/workspace/ArtyS7/Serial/i2cSlave/i2cSlave.srcs/sources_1/new/enGen.v:10]
INFO: [Synth 8-6157] synthesizing module 'edgeFilter' [/home/koutakimura/workspace/ProjectFolder/Xilinx/workspace/ArtyS7/Serial/i2cSlave/i2cSlave.srcs/sources_1/new/edgeFilter.v:10]
INFO: [Synth 8-6155] done synthesizing module 'edgeFilter' (2#1) [/home/koutakimura/workspace/ProjectFolder/Xilinx/workspace/ArtyS7/Serial/i2cSlave/i2cSlave.srcs/sources_1/new/edgeFilter.v:10]
WARNING: [Synth 8-6104] Input port 'ioSCL' has an internal driver [/home/koutakimura/workspace/ProjectFolder/Xilinx/workspace/ArtyS7/Serial/i2cSlave/i2cSlave.srcs/sources_1/new/i2cTop.v:70]
INFO: [Synth 8-6157] synthesizing module 'i2cSampling' [/home/koutakimura/workspace/ProjectFolder/Xilinx/workspace/ArtyS7/Serial/i2cSlave/i2cSlave.srcs/sources_1/new/i2cSampling.v:13]
	Parameter disConnect bound to: 3'b000 
	Parameter startCondition bound to: 3'b001 
	Parameter stopCondition bound to: 3'b010 
	Parameter SclCntUp bound to: 4'b0001 
	Parameter SclNull bound to: 4'b0000 
	Parameter SclDataByte bound to: 4'b1000 
	Parameter SclAck bound to: 4'b1001 
INFO: [Synth 8-6155] done synthesizing module 'i2cSampling' (3#1) [/home/koutakimura/workspace/ProjectFolder/Xilinx/workspace/ArtyS7/Serial/i2cSlave/i2cSlave.srcs/sources_1/new/i2cSampling.v:13]
INFO: [Synth 8-6157] synthesizing module 'pmodDynamic' [/home/koutakimura/workspace/ProjectFolder/Xilinx/workspace/ArtyS7/Serial/i2cSlave/i2cSlave.srcs/sources_1/new/pmodDynamic.v:10]
INFO: [Synth 8-6155] done synthesizing module 'pmodDynamic' (4#1) [/home/koutakimura/workspace/ProjectFolder/Xilinx/workspace/ArtyS7/Serial/i2cSlave/i2cSlave.srcs/sources_1/new/pmodDynamic.v:10]
INFO: [Synth 8-6157] synthesizing module 'pmodSeg' [/home/koutakimura/workspace/ProjectFolder/Xilinx/workspace/ArtyS7/Serial/i2cSlave/i2cSlave.srcs/sources_1/new/pmodSeg.v:10]
INFO: [Synth 8-226] default block is never used [/home/koutakimura/workspace/ProjectFolder/Xilinx/workspace/ArtyS7/Serial/i2cSlave/i2cSlave.srcs/sources_1/new/pmodSeg.v:30]
INFO: [Synth 8-6155] done synthesizing module 'pmodSeg' (5#1) [/home/koutakimura/workspace/ProjectFolder/Xilinx/workspace/ArtyS7/Serial/i2cSlave/i2cSlave.srcs/sources_1/new/pmodSeg.v:10]
INFO: [Synth 8-6157] synthesizing module 'oledState' [/home/koutakimura/workspace/ProjectFolder/Xilinx/workspace/ArtyS7/Serial/i2cSlave/i2cSlave.srcs/sources_1/new/oledState.v:19]
	Parameter powerOnTime bound to: 6'b111111 
	Parameter cmdOnTime bound to: 6'b001010 
	Parameter wTimeCntUp bound to: 6'b000001 
	Parameter wTimeNull bound to: 6'b000000 
	Parameter sendStateWait bound to: 2'b00 
	Parameter sendStateOn bound to: 2'b01 
	Parameter sendStateBridge bound to: 2'b10 
	Parameter SCAN_DIRECTION bound to: 8'b11001000 
	Parameter SET_COM_PIN bound to: 8'b11011010 
	Parameter PIN_HARD bound to: 8'b00010010 
	Parameter CONTRAST_SET bound to: 8'b10000001 
	Parameter CONTRAST_VALUE bound to: 8'b11111111 
	Parameter CHARGE_PUMP bound to: 8'b10001101 
	Parameter SER_SEGMENT_REMAP bound to: 8'b10100001 
	Parameter ENABLE_CHARGE_PUMP bound to: 8'b00010100 
	Parameter DISPLAY_ON bound to: 8'b10101111 
	Parameter SET_DISPLAY_CLOCK bound to: 8'b11010101 
	Parameter OSCILLATOR_RATIO bound to: 8'b11110000 
	Parameter SET_PERIOD bound to: 8'b11011001 
	Parameter SET_DCLK bound to: 8'b11111111 
	Parameter SET_VCOMH bound to: 8'b11011011 
	Parameter VCOMH_LEVEL bound to: 8'b00110000 
	Parameter MEMORY_MODE bound to: 8'b00100000 
	Parameter HORIZONTAL_MODE bound to: 8'b00000000 
	Parameter COLUMN_ADDRESS bound to: 8'b00100001 
	Parameter COLUMN_START bound to: 8'b00000000 
	Parameter COLUMN_END bound to: 8'b01111111 
	Parameter PAGE_ADDRESS bound to: 8'b00100010 
	Parameter PAGE_START bound to: 8'b00000000 
	Parameter PAGE_END bound to: 8'b00000111 
	Parameter DUMMY bound to: 8'b00000000 
	Parameter initCmdMax bound to: 5'b01111 
	Parameter writeCmdMax bound to: 4'b1000 
INFO: [Synth 8-6155] done synthesizing module 'oledState' (6#1) [/home/koutakimura/workspace/ProjectFolder/Xilinx/workspace/ArtyS7/Serial/i2cSlave/i2cSlave.srcs/sources_1/new/oledState.v:19]
INFO: [Synth 8-6157] synthesizing module 'sendByteState' [/home/koutakimura/workspace/ProjectFolder/Xilinx/workspace/ArtyS7/Serial/i2cSlave/i2cSlave.srcs/sources_1/new/sendByteState.v:10]
	Parameter oAddressMode bound to: 2'b00 
	Parameter oCmdMode bound to: 2'b01 
	Parameter oByteMode bound to: 2'b10 
	Parameter oClearMode bound to: 2'b11 
	Parameter CMD_BYTE bound to: 8'b00000000 
	Parameter WR_BYTE bound to: 8'b01000000 
INFO: [Synth 8-226] default block is never used [/home/koutakimura/workspace/ProjectFolder/Xilinx/workspace/ArtyS7/Serial/i2cSlave/i2cSlave.srcs/sources_1/new/sendByteState.v:45]
INFO: [Synth 8-226] default block is never used [/home/koutakimura/workspace/ProjectFolder/Xilinx/workspace/ArtyS7/Serial/i2cSlave/i2cSlave.srcs/sources_1/new/sendByteState.v:68]
INFO: [Synth 8-6155] done synthesizing module 'sendByteState' (7#1) [/home/koutakimura/workspace/ProjectFolder/Xilinx/workspace/ArtyS7/Serial/i2cSlave/i2cSlave.srcs/sources_1/new/sendByteState.v:10]
INFO: [Synth 8-6157] synthesizing module 'i2cMaster' [/home/koutakimura/workspace/ProjectFolder/Xilinx/workspace/ArtyS7/Serial/i2cSlave/i2cSlave.srcs/sources_1/new/i2cMaster.v:11]
	Parameter disConnect bound to: 3'b000 
	Parameter startCondition bound to: 3'b001 
	Parameter stopCondition bound to: 3'b010 
	Parameter SclCntUp bound to: 4'b0001 
	Parameter SclNull bound to: 4'b0000 
	Parameter SclDataByte bound to: 4'b1000 
	Parameter SclAck bound to: 4'b0111 
	Parameter delayCntUp bound to: 7'b0000001 
	Parameter delayCntClear bound to: 7'b0000000 
	Parameter delayCntMax bound to: 7'b0101101 
INFO: [Synth 8-6155] done synthesizing module 'i2cMaster' (8#1) [/home/koutakimura/workspace/ProjectFolder/Xilinx/workspace/ArtyS7/Serial/i2cSlave/i2cSlave.srcs/sources_1/new/i2cMaster.v:11]
INFO: [Synth 8-6155] done synthesizing module 'i2cTop' (9#1) [/home/koutakimura/workspace/ProjectFolder/Xilinx/workspace/ArtyS7/Serial/i2cSlave/i2cSlave.srcs/sources_1/new/i2cTop.v:18]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2392.840 ; gain = 0.000 ; free physical = 23439 ; free virtual = 29461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2392.840 ; gain = 0.000 ; free physical = 23466 ; free virtual = 29488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2392.840 ; gain = 0.000 ; free physical = 23466 ; free virtual = 29488
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2392.840 ; gain = 0.000 ; free physical = 23459 ; free virtual = 29482
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/koutakimura/workspace/ProjectFolder/Xilinx/workspace/ArtyS7/Serial/i2cSlave/i2cSlave.srcs/constrs_1/new/artyS7.xdc]
Finished Parsing XDC File [/home/koutakimura/workspace/ProjectFolder/Xilinx/workspace/ArtyS7/Serial/i2cSlave/i2cSlave.srcs/constrs_1/new/artyS7.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/koutakimura/workspace/ProjectFolder/Xilinx/workspace/ArtyS7/Serial/i2cSlave/i2cSlave.srcs/constrs_1/new/artyS7.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/i2cTop_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/i2cTop_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2501.484 ; gain = 0.000 ; free physical = 23373 ; free virtual = 29396
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2501.484 ; gain = 0.000 ; free physical = 23373 ; free virtual = 29396
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2501.484 ; gain = 108.645 ; free physical = 23440 ; free virtual = 29462
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s50csga324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2501.484 ; gain = 108.645 ; free physical = 23440 ; free virtual = 29462
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2501.484 ; gain = 108.645 ; free physical = 23440 ; free virtual = 29462
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'i2cState_reg' in module 'i2cSampling'
INFO: [Synth 8-802] inferred FSM for state register 'obyteState_reg' in module 'sendByteState'
INFO: [Synth 8-802] inferred FSM for state register 'i2cState_reg' in module 'i2cMaster'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              disConnect |                                0 |                              000
          startCondition |                                1 |                              001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'i2cState_reg' using encoding 'sequential' in module 'i2cSampling'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            oAddressMode |                               00 |                               00
                oCmdMode |                               01 |                               01
              oClearMode |                               10 |                               11
               oByteMode |                               11 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'obyteState_reg' using encoding 'sequential' in module 'sendByteState'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              disConnect |                               00 |                              000
          startCondition |                               01 |                              001
           stopCondition |                               10 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'i2cState_reg' using encoding 'sequential' in module 'i2cMaster'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2501.484 ; gain = 108.645 ; free physical = 23431 ; free virtual = 29454
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
	   2 Input    7 Bit       Adders := 1     
	   2 Input    6 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 4     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 4     
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 5     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 12    
+---Muxes : 
	   3 Input   32 Bit        Muxes := 1     
	   2 Input   11 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 3     
	   4 Input    8 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 6     
	   3 Input    4 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 10    
	   5 Input    2 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 1     
	   3 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 23    
	   3 Input    1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 2501.484 ; gain = 108.645 ; free physical = 23416 ; free virtual = 29443
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping	Report
+------------+------------+---------------+----------------+
|Module Name | RTL Object | Depth x Width | Implemented As | 
+------------+------------+---------------+----------------+
|oledState   | p_0_out    | 16x8          | LUT            | 
|oledState   | p_0_out    | 16x8          | LUT            | 
|i2cTop      | p_0_out    | 16x8          | LUT            | 
+------------+------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2501.484 ; gain = 108.645 ; free physical = 23299 ; free virtual = 29325
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 2501.484 ; gain = 108.645 ; free physical = 23292 ; free virtual = 29319
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 2501.484 ; gain = 108.645 ; free physical = 23292 ; free virtual = 29318
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 2501.484 ; gain = 108.645 ; free physical = 23291 ; free virtual = 29318
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 2501.484 ; gain = 108.645 ; free physical = 23292 ; free virtual = 29318
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 2501.484 ; gain = 108.645 ; free physical = 23291 ; free virtual = 29318
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 2501.484 ; gain = 108.645 ; free physical = 23292 ; free virtual = 29318
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 2501.484 ; gain = 108.645 ; free physical = 23291 ; free virtual = 29317
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 2501.484 ; gain = 108.645 ; free physical = 23290 ; free virtual = 29317
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    18|
|3     |LUT1   |     8|
|4     |LUT2   |    34|
|5     |LUT3   |    56|
|6     |LUT4   |    49|
|7     |LUT5   |    17|
|8     |LUT6   |    35|
|9     |FDRE   |   165|
|10    |FDSE   |     8|
|11    |IBUF   |     4|
|12    |IOBUF  |     2|
|13    |OBUF   |     9|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 2501.484 ; gain = 108.645 ; free physical = 23290 ; free virtual = 29316
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2501.484 ; gain = 0.000 ; free physical = 23342 ; free virtual = 29369
Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 2501.484 ; gain = 108.645 ; free physical = 23342 ; free virtual = 29369
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2501.484 ; gain = 0.000 ; free physical = 23426 ; free virtual = 29453
INFO: [Netlist 29-17] Analyzing 20 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2501.484 ; gain = 0.000 ; free physical = 23373 ; free virtual = 29400
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances

INFO: [Common 17-83] Releasing license: Synthesis
42 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:19 . Memory (MB): peak = 2501.484 ; gain = 108.812 ; free physical = 23516 ; free virtual = 29543
INFO: [Common 17-1381] The checkpoint '/home/koutakimura/workspace/ProjectFolder/Xilinx/workspace/ArtyS7/Serial/i2cSlave/i2cSlave.runs/synth_1/i2cTop.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file i2cTop_utilization_synth.rpt -pb i2cTop_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Dec  4 19:24:52 2021...
