DECL|CLOCK_EXTERNAL_BASE_ADDR|macro|CLOCK_EXTERNAL_BASE_ADDR
DECL|CLOCK_PERIPHERAL_BASE_ADDR|macro|CLOCK_PERIPHERAL_BASE_ADDR
DECL|CLOCK_SENSOR_BASE_ADDR|macro|CLOCK_SENSOR_BASE_ADDR
DECL|CLOCK_SYSTEM_CLOCK_CONTROL|macro|CLOCK_SYSTEM_CLOCK_CONTROL
DECL|CONFIG_RTC_0_IRQ_FLAGS|macro|CONFIG_RTC_0_IRQ_FLAGS
DECL|CONFIG_UART_QMSI_0_IRQ_FLAGS|macro|CONFIG_UART_QMSI_0_IRQ_FLAGS
DECL|CONFIG_UART_QMSI_1_IRQ_FLAGS|macro|CONFIG_UART_QMSI_1_IRQ_FLAGS
DECL|GPIO_DW_0_BASE_ADDR|macro|GPIO_DW_0_BASE_ADDR
DECL|GPIO_DW_0_BITS|macro|GPIO_DW_0_BITS
DECL|GPIO_DW_0_IRQ_FLAGS|macro|GPIO_DW_0_IRQ_FLAGS
DECL|GPIO_DW_0_IRQ_FLAGS|macro|GPIO_DW_0_IRQ_FLAGS
DECL|GPIO_DW_0_IRQ|macro|GPIO_DW_0_IRQ
DECL|GPIO_DW_1_BASE_ADDR|macro|GPIO_DW_1_BASE_ADDR
DECL|GPIO_DW_1_BITS|macro|GPIO_DW_1_BITS
DECL|GPIO_DW_1_IRQ_FLAGS|macro|GPIO_DW_1_IRQ_FLAGS
DECL|GPIO_DW_1_IRQ_FLAGS|macro|GPIO_DW_1_IRQ_FLAGS
DECL|GPIO_DW_1_IRQ|macro|GPIO_DW_1_IRQ
DECL|GPIO_DW_IO_ACCESS|macro|GPIO_DW_IO_ACCESS
DECL|GPIO_DW_PORT_0_INT_MASK|macro|GPIO_DW_PORT_0_INT_MASK
DECL|GPIO_DW_PORT_1_INT_MASK|macro|GPIO_DW_PORT_1_INT_MASK
DECL|I2C_SS_0_ERR_MASK|macro|I2C_SS_0_ERR_MASK
DECL|I2C_SS_0_ERR_VECTOR|macro|I2C_SS_0_ERR_VECTOR
DECL|I2C_SS_0_RX_MASK|macro|I2C_SS_0_RX_MASK
DECL|I2C_SS_0_RX_VECTOR|macro|I2C_SS_0_RX_VECTOR
DECL|I2C_SS_0_STOP_MASK|macro|I2C_SS_0_STOP_MASK
DECL|I2C_SS_0_STOP_VECTOR|macro|I2C_SS_0_STOP_VECTOR
DECL|I2C_SS_0_TX_MASK|macro|I2C_SS_0_TX_MASK
DECL|I2C_SS_0_TX_VECTOR|macro|I2C_SS_0_TX_VECTOR
DECL|I2C_SS_1_ERR_MASK|macro|I2C_SS_1_ERR_MASK
DECL|I2C_SS_1_ERR_VECTOR|macro|I2C_SS_1_ERR_VECTOR
DECL|I2C_SS_1_RX_MASK|macro|I2C_SS_1_RX_MASK
DECL|I2C_SS_1_RX_VECTOR|macro|I2C_SS_1_RX_VECTOR
DECL|I2C_SS_1_STOP_MASK|macro|I2C_SS_1_STOP_MASK
DECL|I2C_SS_1_STOP_VECTOR|macro|I2C_SS_1_STOP_VECTOR
DECL|I2C_SS_1_TX_MASK|macro|I2C_SS_1_TX_MASK
DECL|I2C_SS_1_TX_VECTOR|macro|I2C_SS_1_TX_VECTOR
DECL|INT_ENABLE_ARC_BIT_POS|macro|INT_ENABLE_ARC_BIT_POS
DECL|INT_ENABLE_ARC|macro|INT_ENABLE_ARC
DECL|IRQ_ADC_CALIB|macro|IRQ_ADC_CALIB
DECL|IRQ_ADC_ERR|macro|IRQ_ADC_ERR
DECL|IRQ_ADC_IRQ|macro|IRQ_ADC_IRQ
DECL|IRQ_ADC_PWR|macro|IRQ_ADC_PWR
DECL|IRQ_ALWAYS_ON_GPIO|macro|IRQ_ALWAYS_ON_GPIO
DECL|IRQ_ALWAYS_ON_TMR|macro|IRQ_ALWAYS_ON_TMR
DECL|IRQ_COMPARATORS_INTR|macro|IRQ_COMPARATORS_INTR
DECL|IRQ_DMA_CHAN0|macro|IRQ_DMA_CHAN0
DECL|IRQ_DMA_CHAN1|macro|IRQ_DMA_CHAN1
DECL|IRQ_DMA_CHAN2|macro|IRQ_DMA_CHAN2
DECL|IRQ_DMA_CHAN3|macro|IRQ_DMA_CHAN3
DECL|IRQ_DMA_CHAN4|macro|IRQ_DMA_CHAN4
DECL|IRQ_DMA_CHAN5|macro|IRQ_DMA_CHAN5
DECL|IRQ_DMA_CHAN6|macro|IRQ_DMA_CHAN6
DECL|IRQ_DMA_CHAN7|macro|IRQ_DMA_CHAN7
DECL|IRQ_DMA_CHANS_ERR|macro|IRQ_DMA_CHANS_ERR
DECL|IRQ_GET_NUMBER|macro|IRQ_GET_NUMBER
DECL|IRQ_GPIO0_INTR|macro|IRQ_GPIO0_INTR
DECL|IRQ_GPIO1_INTR|macro|IRQ_GPIO1_INTR
DECL|IRQ_GPIO_INTR|macro|IRQ_GPIO_INTR
DECL|IRQ_I2C0_ERR|macro|IRQ_I2C0_ERR
DECL|IRQ_I2C0_RX_AVAIL|macro|IRQ_I2C0_RX_AVAIL
DECL|IRQ_I2C0_STOP_DET|macro|IRQ_I2C0_STOP_DET
DECL|IRQ_I2C0_TX_REQ|macro|IRQ_I2C0_TX_REQ
DECL|IRQ_I2C1_ERR|macro|IRQ_I2C1_ERR
DECL|IRQ_I2C1_RX_AVAIL|macro|IRQ_I2C1_RX_AVAIL
DECL|IRQ_I2C1_STOP_DET|macro|IRQ_I2C1_STOP_DET
DECL|IRQ_I2C1_TX_REQ|macro|IRQ_I2C1_TX_REQ
DECL|IRQ_I2C_MST0_INTR|macro|IRQ_I2C_MST0_INTR
DECL|IRQ_I2C_MST1_INTR|macro|IRQ_I2C_MST1_INTR
DECL|IRQ_I2S_INTR|macro|IRQ_I2S_INTR
DECL|IRQ_INT_FLASH0_CTLR|macro|IRQ_INT_FLASH0_CTLR
DECL|IRQ_INT_FLASH1_CTLR|macro|IRQ_INT_FLASH1_CTLR
DECL|IRQ_INT_SRAM_CTLR|macro|IRQ_INT_SRAM_CTLR
DECL|IRQ_MAILBOXES_INTR|macro|IRQ_MAILBOXES_INTR
DECL|IRQ_PWM_TIMER_INTR|macro|IRQ_PWM_TIMER_INTR
DECL|IRQ_RTC_INTR|macro|IRQ_RTC_INTR
DECL|IRQ_SPI0_ERR_INT|macro|IRQ_SPI0_ERR_INT
DECL|IRQ_SPI0_RX_AVAIL|macro|IRQ_SPI0_RX_AVAIL
DECL|IRQ_SPI0_TX_REQ|macro|IRQ_SPI0_TX_REQ
DECL|IRQ_SPI1_ERR_INT|macro|IRQ_SPI1_ERR_INT
DECL|IRQ_SPI1_RX_AVAIL|macro|IRQ_SPI1_RX_AVAIL
DECL|IRQ_SPI1_TX_REQ|macro|IRQ_SPI1_TX_REQ
DECL|IRQ_SPI_MST0_INTR|macro|IRQ_SPI_MST0_INTR
DECL|IRQ_SPI_MST1_INTR|macro|IRQ_SPI_MST1_INTR
DECL|IRQ_SPI_SLV_INTR|macro|IRQ_SPI_SLV_INTR
DECL|IRQ_SYS_PMU_INTR|macro|IRQ_SYS_PMU_INTR
DECL|IRQ_TIMER0|macro|IRQ_TIMER0
DECL|IRQ_TIMER1|macro|IRQ_TIMER1
DECL|IRQ_UART0_INTR|macro|IRQ_UART0_INTR
DECL|IRQ_UART1_INTR|macro|IRQ_UART1_INTR
DECL|IRQ_USB_INTR|macro|IRQ_USB_INTR
DECL|IRQ_WDOG_INTR|macro|IRQ_WDOG_INTR
DECL|PERIPH_ADDR_BASE_ADC|macro|PERIPH_ADDR_BASE_ADC
DECL|PERIPH_ADDR_BASE_CREG_MST0|macro|PERIPH_ADDR_BASE_CREG_MST0
DECL|PERIPH_ADDR_BASE_CREG_SLV0|macro|PERIPH_ADDR_BASE_CREG_SLV0
DECL|PERIPH_ADDR_BASE_CREG_SLV1|macro|PERIPH_ADDR_BASE_CREG_SLV1
DECL|PERIPH_ADDR_BASE_GPIO0|macro|PERIPH_ADDR_BASE_GPIO0
DECL|PERIPH_ADDR_BASE_GPIO1|macro|PERIPH_ADDR_BASE_GPIO1
DECL|PERIPH_ADDR_BASE_SPI_MST0|macro|PERIPH_ADDR_BASE_SPI_MST0
DECL|PERIPH_ADDR_BASE_SPI_MST1|macro|PERIPH_ADDR_BASE_SPI_MST1
DECL|SCSS_REGISTER_BASE|macro|SCSS_REGISTER_BASE
DECL|SPI_DW_IRQ_FLAGS|macro|SPI_DW_IRQ_FLAGS
DECL|SPI_DW_PORT_0_ERROR_INT_MASK|macro|SPI_DW_PORT_0_ERROR_INT_MASK
DECL|SPI_DW_PORT_0_REGS|macro|SPI_DW_PORT_0_REGS
DECL|SPI_DW_PORT_0_RX_INT_MASK|macro|SPI_DW_PORT_0_RX_INT_MASK
DECL|SPI_DW_PORT_0_TX_INT_MASK|macro|SPI_DW_PORT_0_TX_INT_MASK
DECL|SPI_DW_PORT_1_ERROR_INT_MASK|macro|SPI_DW_PORT_1_ERROR_INT_MASK
DECL|SPI_DW_PORT_1_REGS|macro|SPI_DW_PORT_1_REGS
DECL|SPI_DW_PORT_1_RX_INT_MASK|macro|SPI_DW_PORT_1_RX_INT_MASK
DECL|SPI_DW_PORT_1_TX_INT_MASK|macro|SPI_DW_PORT_1_TX_INT_MASK
DECL|SPI_DW_PORT_2_INT_MASK|macro|SPI_DW_PORT_2_INT_MASK
DECL|SPI_DW_PORT_2_IRQ|macro|SPI_DW_PORT_2_IRQ
DECL|SPI_DW_PORT_2_REGS|macro|SPI_DW_PORT_2_REGS
DECL|SPI_DW_PORT_3_INT_MASK|macro|SPI_DW_PORT_3_INT_MASK
DECL|SPI_DW_PORT_3_IRQ|macro|SPI_DW_PORT_3_IRQ
DECL|SPI_DW_PORT_3_REGS|macro|SPI_DW_PORT_3_REGS
DECL|SYSCLK_DEFAULT_IOSC_HZ|macro|SYSCLK_DEFAULT_IOSC_HZ
DECL|_BOARD__H_|macro|_BOARD__H_
DECL|_quark_se_ss_ready|function|static inline void _quark_se_ss_ready(void)
