Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Fri Jun 14 11:32:54 2024
| Host         : NP running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file page_debug_top_control_sets_placed.rpt
| Design       : page_debug_top
| Device       : xc7k160t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    27 |
|    Minimum number of control sets                        |    27 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   116 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    27 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |    19 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             105 |           42 |
| No           | No                    | Yes                    |              11 |            4 |
| No           | Yes                   | No                     |              22 |            7 |
| Yes          | No                    | No                     |             128 |           33 |
| Yes          | No                    | Yes                    |              10 |            3 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------+--------------------------------------+-----------------------------+------------------+----------------+--------------+
|     Clock Signal    |             Enable Signal            |       Set/Reset Signal      | Slice Load Count | Bel Load Count | Bels / Slice |
+---------------------+--------------------------------------+-----------------------------+------------------+----------------+--------------+
|  sys_clk_IBUF_BUFG  |                                      | sys_rst_IBUF                |                1 |              2 |         2.00 |
|  div_res_reg[0]     | mat_key_inst/status[2][3]_i_1_n_0    |                             |                1 |              4 |         4.00 |
|  div_res_reg[0]     | mat_key_inst/status[0][3]_i_1_n_0    |                             |                2 |              4 |         2.00 |
|  div_res_reg[0]     | mat_key_inst/status[1][3]_i_1_n_0    |                             |                2 |              4 |         2.00 |
|  mat_key_inst/E[14] |                                      |                             |                1 |              4 |         4.00 |
|  mat_key_inst/E[2]  |                                      |                             |                2 |              4 |         2.00 |
|  mat_key_inst/E[5]  |                                      |                             |                2 |              4 |         2.00 |
|  mat_key_inst/E[6]  |                                      |                             |                1 |              4 |         4.00 |
|  mat_key_inst/E[3]  |                                      |                             |                1 |              4 |         4.00 |
|  mat_key_inst/E[4]  |                                      |                             |                2 |              4 |         2.00 |
|  mat_key_inst/E[9]  |                                      |                             |                1 |              4 |         4.00 |
|  mat_key_inst/E[15] |                                      |                             |                2 |              4 |         2.00 |
|  mat_key_inst/E[12] |                                      |                             |                1 |              4 |         4.00 |
|  mat_key_inst/E[8]  |                                      |                             |                1 |              4 |         4.00 |
|  mat_key_inst/E[10] |                                      |                             |                2 |              4 |         2.00 |
|  mat_key_inst/E[0]  |                                      |                             |                1 |              4 |         4.00 |
|  mat_key_inst/E[7]  |                                      |                             |                2 |              4 |         2.00 |
|  mat_key_inst/E[13] |                                      |                             |                1 |              4 |         4.00 |
|  mat_key_inst/E[11] |                                      |                             |                1 |              4 |         4.00 |
|  mat_key_inst/E[1]  |                                      |                             |                1 |              4 |         4.00 |
|  counter_BUFG[1]    |                                      | sys_rst_IBUF                |                3 |              9 |         3.00 |
|  counter_BUFG[1]    |                                      | vga_inst/h_count[9]_i_1_n_0 |                3 |             10 |         3.33 |
|  counter_BUFG[1]    | vga_inst/v_count                     | sys_rst_IBUF                |                3 |             10 |         3.33 |
|  counter_BUFG[1]    |                                      | vga_inst/read_pixel         |                4 |             12 |         3.00 |
|  div_res_reg[0]     |                                      |                             |               14 |             20 |         1.43 |
|  counter_BUFG[1]    |                                      |                             |                6 |             21 |         3.50 |
|  div_res_reg[0]     | mat_key_inst/buffer[0][0][6]_i_1_n_0 |                             |               28 |            116 |         4.14 |
+---------------------+--------------------------------------+-----------------------------+------------------+----------------+--------------+


