;
; File Name: cyfitterrv.inc
; 
; PSoC Creator  4.2
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv.inc
    GET cydevicerv_trm.inc

; DMA
DMA__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL0
DMA__DRQ_NUMBER EQU 0
DMA__NUMBEROF_TDS EQU 0
DMA__PRIORITY EQU 2
DMA__TERMIN_EN EQU 0
DMA__TERMIN_SEL EQU 0
DMA__TERMOUT0_EN EQU 1
DMA__TERMOUT0_SEL EQU 0
DMA__TERMOUT1_EN EQU 0
DMA__TERMOUT1_SEL EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000001

; VGA
VGA__0__INTTYPE EQU CYREG_PICU2_INTTYPE2
VGA__0__MASK EQU 0x04
VGA__0__PC EQU CYREG_PRT2_PC2
VGA__0__PORT EQU 2
VGA__0__SHIFT EQU 2
VGA__AG EQU CYREG_PRT2_AG
VGA__AMUX EQU CYREG_PRT2_AMUX
VGA__BIE EQU CYREG_PRT2_BIE
VGA__BIT_MASK EQU CYREG_PRT2_BIT_MASK
VGA__BYP EQU CYREG_PRT2_BYP
VGA__CTL EQU CYREG_PRT2_CTL
VGA__DM0 EQU CYREG_PRT2_DM0
VGA__DM1 EQU CYREG_PRT2_DM1
VGA__DM2 EQU CYREG_PRT2_DM2
VGA__DR EQU CYREG_PRT2_DR
VGA__INP_DIS EQU CYREG_PRT2_INP_DIS
VGA__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
VGA__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
VGA__LCD_EN EQU CYREG_PRT2_LCD_EN
VGA__MASK EQU 0x04
VGA__PORT EQU 2
VGA__PRT EQU CYREG_PRT2_PRT
VGA__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
VGA__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
VGA__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
VGA__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
VGA__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
VGA__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
VGA__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
VGA__PS EQU CYREG_PRT2_PS
VGA__SHIFT EQU 2
VGA__SLW EQU CYREG_PRT2_SLW
VGA_CLK__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
VGA_CLK__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
VGA_CLK__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
VGA_CLK__CFG2_SRC_SEL_MASK EQU 0x07
VGA_CLK__INDEX EQU 0x00
VGA_CLK__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
VGA_CLK__PM_ACT_MSK EQU 0x01
VGA_CLK__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
VGA_CLK__PM_STBY_MSK EQU 0x01

; VERT
VERT_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
VERT_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB13_14_CTL
VERT_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB13_14_CTL
VERT_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB13_14_CTL
VERT_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB13_14_CTL
VERT_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB13_14_MSK
VERT_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB13_14_MSK
VERT_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB13_14_MSK
VERT_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB13_14_MSK
VERT_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
VERT_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
VERT_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
VERT_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB13_CTL
VERT_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB13_ST_CTL
VERT_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B0_UDB13_CTL
VERT_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB13_ST_CTL
VERT_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
VERT_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
VERT_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
VERT_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB13_MSK
VERT_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB12_13_A0
VERT_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB12_13_A1
VERT_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB12_13_D0
VERT_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB12_13_D1
VERT_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
VERT_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB12_13_F0
VERT_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB12_13_F1
VERT_PWMUDB_sP16_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB12_A0_A1
VERT_PWMUDB_sP16_pwmdp_u0__A0_REG EQU CYREG_B0_UDB12_A0
VERT_PWMUDB_sP16_pwmdp_u0__A1_REG EQU CYREG_B0_UDB12_A1
VERT_PWMUDB_sP16_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB12_D0_D1
VERT_PWMUDB_sP16_pwmdp_u0__D0_REG EQU CYREG_B0_UDB12_D0
VERT_PWMUDB_sP16_pwmdp_u0__D1_REG EQU CYREG_B0_UDB12_D1
VERT_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
VERT_PWMUDB_sP16_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB12_F0_F1
VERT_PWMUDB_sP16_pwmdp_u0__F0_REG EQU CYREG_B0_UDB12_F0
VERT_PWMUDB_sP16_pwmdp_u0__F1_REG EQU CYREG_B0_UDB12_F1
VERT_PWMUDB_sP16_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
VERT_PWMUDB_sP16_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
VERT_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB13_14_A0
VERT_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB13_14_A1
VERT_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB13_14_D0
VERT_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB13_14_D1
VERT_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
VERT_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB13_14_F0
VERT_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB13_14_F1
VERT_PWMUDB_sP16_pwmdp_u1__A0_A1_REG EQU CYREG_B0_UDB13_A0_A1
VERT_PWMUDB_sP16_pwmdp_u1__A0_REG EQU CYREG_B0_UDB13_A0
VERT_PWMUDB_sP16_pwmdp_u1__A1_REG EQU CYREG_B0_UDB13_A1
VERT_PWMUDB_sP16_pwmdp_u1__D0_D1_REG EQU CYREG_B0_UDB13_D0_D1
VERT_PWMUDB_sP16_pwmdp_u1__D0_REG EQU CYREG_B0_UDB13_D0
VERT_PWMUDB_sP16_pwmdp_u1__D1_REG EQU CYREG_B0_UDB13_D1
VERT_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
VERT_PWMUDB_sP16_pwmdp_u1__F0_F1_REG EQU CYREG_B0_UDB13_F0_F1
VERT_PWMUDB_sP16_pwmdp_u1__F0_REG EQU CYREG_B0_UDB13_F0
VERT_PWMUDB_sP16_pwmdp_u1__F1_REG EQU CYREG_B0_UDB13_F1
VERT_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
VERT_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL

; Col_1
Col_1__0__INTTYPE EQU CYREG_PICU3_INTTYPE2
Col_1__0__MASK EQU 0x04
Col_1__0__PC EQU CYREG_PRT3_PC2
Col_1__0__PORT EQU 3
Col_1__0__SHIFT EQU 2
Col_1__AG EQU CYREG_PRT3_AG
Col_1__AMUX EQU CYREG_PRT3_AMUX
Col_1__BIE EQU CYREG_PRT3_BIE
Col_1__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Col_1__BYP EQU CYREG_PRT3_BYP
Col_1__CTL EQU CYREG_PRT3_CTL
Col_1__DM0 EQU CYREG_PRT3_DM0
Col_1__DM1 EQU CYREG_PRT3_DM1
Col_1__DM2 EQU CYREG_PRT3_DM2
Col_1__DR EQU CYREG_PRT3_DR
Col_1__INP_DIS EQU CYREG_PRT3_INP_DIS
Col_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Col_1__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Col_1__LCD_EN EQU CYREG_PRT3_LCD_EN
Col_1__MASK EQU 0x04
Col_1__PORT EQU 3
Col_1__PRT EQU CYREG_PRT3_PRT
Col_1__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Col_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Col_1__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Col_1__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Col_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Col_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Col_1__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Col_1__PS EQU CYREG_PRT3_PS
Col_1__SHIFT EQU 2
Col_1__SLW EQU CYREG_PRT3_SLW

; Col_2
Col_2__0__INTTYPE EQU CYREG_PICU3_INTTYPE4
Col_2__0__MASK EQU 0x10
Col_2__0__PC EQU CYREG_PRT3_PC4
Col_2__0__PORT EQU 3
Col_2__0__SHIFT EQU 4
Col_2__AG EQU CYREG_PRT3_AG
Col_2__AMUX EQU CYREG_PRT3_AMUX
Col_2__BIE EQU CYREG_PRT3_BIE
Col_2__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Col_2__BYP EQU CYREG_PRT3_BYP
Col_2__CTL EQU CYREG_PRT3_CTL
Col_2__DM0 EQU CYREG_PRT3_DM0
Col_2__DM1 EQU CYREG_PRT3_DM1
Col_2__DM2 EQU CYREG_PRT3_DM2
Col_2__DR EQU CYREG_PRT3_DR
Col_2__INP_DIS EQU CYREG_PRT3_INP_DIS
Col_2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Col_2__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Col_2__LCD_EN EQU CYREG_PRT3_LCD_EN
Col_2__MASK EQU 0x10
Col_2__PORT EQU 3
Col_2__PRT EQU CYREG_PRT3_PRT
Col_2__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Col_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Col_2__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Col_2__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Col_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Col_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Col_2__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Col_2__PS EQU CYREG_PRT3_PS
Col_2__SHIFT EQU 4
Col_2__SLW EQU CYREG_PRT3_SLW

; Col_3
Col_3__0__INTTYPE EQU CYREG_PICU3_INTTYPE5
Col_3__0__MASK EQU 0x20
Col_3__0__PC EQU CYREG_PRT3_PC5
Col_3__0__PORT EQU 3
Col_3__0__SHIFT EQU 5
Col_3__AG EQU CYREG_PRT3_AG
Col_3__AMUX EQU CYREG_PRT3_AMUX
Col_3__BIE EQU CYREG_PRT3_BIE
Col_3__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Col_3__BYP EQU CYREG_PRT3_BYP
Col_3__CTL EQU CYREG_PRT3_CTL
Col_3__DM0 EQU CYREG_PRT3_DM0
Col_3__DM1 EQU CYREG_PRT3_DM1
Col_3__DM2 EQU CYREG_PRT3_DM2
Col_3__DR EQU CYREG_PRT3_DR
Col_3__INP_DIS EQU CYREG_PRT3_INP_DIS
Col_3__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Col_3__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Col_3__LCD_EN EQU CYREG_PRT3_LCD_EN
Col_3__MASK EQU 0x20
Col_3__PORT EQU 3
Col_3__PRT EQU CYREG_PRT3_PRT
Col_3__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Col_3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Col_3__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Col_3__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Col_3__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Col_3__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Col_3__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Col_3__PS EQU CYREG_PRT3_PS
Col_3__SHIFT EQU 5
Col_3__SLW EQU CYREG_PRT3_SLW

; Col_4
Col_4__0__INTTYPE EQU CYREG_PICU3_INTTYPE6
Col_4__0__MASK EQU 0x40
Col_4__0__PC EQU CYREG_PRT3_PC6
Col_4__0__PORT EQU 3
Col_4__0__SHIFT EQU 6
Col_4__AG EQU CYREG_PRT3_AG
Col_4__AMUX EQU CYREG_PRT3_AMUX
Col_4__BIE EQU CYREG_PRT3_BIE
Col_4__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Col_4__BYP EQU CYREG_PRT3_BYP
Col_4__CTL EQU CYREG_PRT3_CTL
Col_4__DM0 EQU CYREG_PRT3_DM0
Col_4__DM1 EQU CYREG_PRT3_DM1
Col_4__DM2 EQU CYREG_PRT3_DM2
Col_4__DR EQU CYREG_PRT3_DR
Col_4__INP_DIS EQU CYREG_PRT3_INP_DIS
Col_4__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Col_4__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Col_4__LCD_EN EQU CYREG_PRT3_LCD_EN
Col_4__MASK EQU 0x40
Col_4__PORT EQU 3
Col_4__PRT EQU CYREG_PRT3_PRT
Col_4__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Col_4__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Col_4__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Col_4__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Col_4__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Col_4__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Col_4__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Col_4__PS EQU CYREG_PRT3_PS
Col_4__SHIFT EQU 6
Col_4__SLW EQU CYREG_PRT3_SLW

; HORIZ
HORIZ_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB14_15_ACTL
HORIZ_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB14_15_CTL
HORIZ_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB14_15_CTL
HORIZ_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB14_15_CTL
HORIZ_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB14_15_CTL
HORIZ_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB14_15_MSK
HORIZ_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB14_15_MSK
HORIZ_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB14_15_MSK
HORIZ_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB14_15_MSK
HORIZ_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
HORIZ_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
HORIZ_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB14_ACTL
HORIZ_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB14_CTL
HORIZ_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB14_ST_CTL
HORIZ_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B0_UDB14_CTL
HORIZ_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB14_ST_CTL
HORIZ_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
HORIZ_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB14_MSK_ACTL
HORIZ_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB14_MSK_ACTL
HORIZ_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB14_MSK
HORIZ_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB14_15_A0
HORIZ_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB14_15_A1
HORIZ_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB14_15_D0
HORIZ_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB14_15_D1
HORIZ_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB14_15_ACTL
HORIZ_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB14_15_F0
HORIZ_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB14_15_F1
HORIZ_PWMUDB_sP8_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB14_A0_A1
HORIZ_PWMUDB_sP8_pwmdp_u0__A0_REG EQU CYREG_B0_UDB14_A0
HORIZ_PWMUDB_sP8_pwmdp_u0__A1_REG EQU CYREG_B0_UDB14_A1
HORIZ_PWMUDB_sP8_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB14_D0_D1
HORIZ_PWMUDB_sP8_pwmdp_u0__D0_REG EQU CYREG_B0_UDB14_D0
HORIZ_PWMUDB_sP8_pwmdp_u0__D1_REG EQU CYREG_B0_UDB14_D1
HORIZ_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB14_ACTL
HORIZ_PWMUDB_sP8_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB14_F0_F1
HORIZ_PWMUDB_sP8_pwmdp_u0__F0_REG EQU CYREG_B0_UDB14_F0
HORIZ_PWMUDB_sP8_pwmdp_u0__F1_REG EQU CYREG_B0_UDB14_F1
HORIZ_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB14_MSK_ACTL
HORIZ_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB14_MSK_ACTL

; HSYNC
HSYNC_OUT__0__INTTYPE EQU CYREG_PICU2_INTTYPE4
HSYNC_OUT__0__MASK EQU 0x10
HSYNC_OUT__0__PC EQU CYREG_PRT2_PC4
HSYNC_OUT__0__PORT EQU 2
HSYNC_OUT__0__SHIFT EQU 4
HSYNC_OUT__AG EQU CYREG_PRT2_AG
HSYNC_OUT__AMUX EQU CYREG_PRT2_AMUX
HSYNC_OUT__BIE EQU CYREG_PRT2_BIE
HSYNC_OUT__BIT_MASK EQU CYREG_PRT2_BIT_MASK
HSYNC_OUT__BYP EQU CYREG_PRT2_BYP
HSYNC_OUT__CTL EQU CYREG_PRT2_CTL
HSYNC_OUT__DM0 EQU CYREG_PRT2_DM0
HSYNC_OUT__DM1 EQU CYREG_PRT2_DM1
HSYNC_OUT__DM2 EQU CYREG_PRT2_DM2
HSYNC_OUT__DR EQU CYREG_PRT2_DR
HSYNC_OUT__INP_DIS EQU CYREG_PRT2_INP_DIS
HSYNC_OUT__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
HSYNC_OUT__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
HSYNC_OUT__LCD_EN EQU CYREG_PRT2_LCD_EN
HSYNC_OUT__MASK EQU 0x10
HSYNC_OUT__PORT EQU 2
HSYNC_OUT__PRT EQU CYREG_PRT2_PRT
HSYNC_OUT__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
HSYNC_OUT__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
HSYNC_OUT__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
HSYNC_OUT__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
HSYNC_OUT__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
HSYNC_OUT__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
HSYNC_OUT__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
HSYNC_OUT__PS EQU CYREG_PRT2_PS
HSYNC_OUT__SHIFT EQU 4
HSYNC_OUT__SLW EQU CYREG_PRT2_SLW
HSYNC_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
HSYNC_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB12_13_CTL
HSYNC_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB12_13_CTL
HSYNC_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB12_13_CTL
HSYNC_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB12_13_CTL
HSYNC_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB12_13_MSK
HSYNC_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB12_13_MSK
HSYNC_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB12_13_MSK
HSYNC_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB12_13_MSK
HSYNC_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
HSYNC_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
HSYNC_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
HSYNC_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB12_CTL
HSYNC_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB12_ST_CTL
HSYNC_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B0_UDB12_CTL
HSYNC_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB12_ST_CTL
HSYNC_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
HSYNC_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
HSYNC_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
HSYNC_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB12_MSK
HSYNC_PWMUDB_sP8_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB15_A0_A1
HSYNC_PWMUDB_sP8_pwmdp_u0__A0_REG EQU CYREG_B0_UDB15_A0
HSYNC_PWMUDB_sP8_pwmdp_u0__A1_REG EQU CYREG_B0_UDB15_A1
HSYNC_PWMUDB_sP8_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB15_D0_D1
HSYNC_PWMUDB_sP8_pwmdp_u0__D0_REG EQU CYREG_B0_UDB15_D0
HSYNC_PWMUDB_sP8_pwmdp_u0__D1_REG EQU CYREG_B0_UDB15_D1
HSYNC_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB15_ACTL
HSYNC_PWMUDB_sP8_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB15_F0_F1
HSYNC_PWMUDB_sP8_pwmdp_u0__F0_REG EQU CYREG_B0_UDB15_F0
HSYNC_PWMUDB_sP8_pwmdp_u0__F1_REG EQU CYREG_B0_UDB15_F1
HSYNC_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL
HSYNC_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL

; PIXEL
PIXEL_Sync_ctrl_reg__0__MASK EQU 0x01
PIXEL_Sync_ctrl_reg__0__POS EQU 0
PIXEL_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB15_ACTL
PIXEL_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB15_CTL
PIXEL_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB15_ST_CTL
PIXEL_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB15_CTL
PIXEL_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB15_ST_CTL
PIXEL_Sync_ctrl_reg__MASK EQU 0x01
PIXEL_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL
PIXEL_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL
PIXEL_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB15_MSK

; Row_1
Row_1__0__INTTYPE EQU CYREG_PICU3_INTTYPE7
Row_1__0__MASK EQU 0x80
Row_1__0__PC EQU CYREG_PRT3_PC7
Row_1__0__PORT EQU 3
Row_1__0__SHIFT EQU 7
Row_1__AG EQU CYREG_PRT3_AG
Row_1__AMUX EQU CYREG_PRT3_AMUX
Row_1__BIE EQU CYREG_PRT3_BIE
Row_1__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Row_1__BYP EQU CYREG_PRT3_BYP
Row_1__CTL EQU CYREG_PRT3_CTL
Row_1__DM0 EQU CYREG_PRT3_DM0
Row_1__DM1 EQU CYREG_PRT3_DM1
Row_1__DM2 EQU CYREG_PRT3_DM2
Row_1__DR EQU CYREG_PRT3_DR
Row_1__INP_DIS EQU CYREG_PRT3_INP_DIS
Row_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Row_1__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Row_1__LCD_EN EQU CYREG_PRT3_LCD_EN
Row_1__MASK EQU 0x80
Row_1__PORT EQU 3
Row_1__PRT EQU CYREG_PRT3_PRT
Row_1__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Row_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Row_1__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Row_1__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Row_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Row_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Row_1__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Row_1__PS EQU CYREG_PRT3_PS
Row_1__SHIFT EQU 7
Row_1__SLW EQU CYREG_PRT3_SLW

; Row_2
Row_2__0__INTTYPE EQU CYREG_PICU3_INTTYPE0
Row_2__0__MASK EQU 0x01
Row_2__0__PC EQU CYREG_PRT3_PC0
Row_2__0__PORT EQU 3
Row_2__0__SHIFT EQU 0
Row_2__AG EQU CYREG_PRT3_AG
Row_2__AMUX EQU CYREG_PRT3_AMUX
Row_2__BIE EQU CYREG_PRT3_BIE
Row_2__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Row_2__BYP EQU CYREG_PRT3_BYP
Row_2__CTL EQU CYREG_PRT3_CTL
Row_2__DM0 EQU CYREG_PRT3_DM0
Row_2__DM1 EQU CYREG_PRT3_DM1
Row_2__DM2 EQU CYREG_PRT3_DM2
Row_2__DR EQU CYREG_PRT3_DR
Row_2__INP_DIS EQU CYREG_PRT3_INP_DIS
Row_2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Row_2__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Row_2__LCD_EN EQU CYREG_PRT3_LCD_EN
Row_2__MASK EQU 0x01
Row_2__PORT EQU 3
Row_2__PRT EQU CYREG_PRT3_PRT
Row_2__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Row_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Row_2__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Row_2__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Row_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Row_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Row_2__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Row_2__PS EQU CYREG_PRT3_PS
Row_2__SHIFT EQU 0
Row_2__SLW EQU CYREG_PRT3_SLW

; Row_3
Row_3__0__INTTYPE EQU CYREG_PICU3_INTTYPE1
Row_3__0__MASK EQU 0x02
Row_3__0__PC EQU CYREG_PRT3_PC1
Row_3__0__PORT EQU 3
Row_3__0__SHIFT EQU 1
Row_3__AG EQU CYREG_PRT3_AG
Row_3__AMUX EQU CYREG_PRT3_AMUX
Row_3__BIE EQU CYREG_PRT3_BIE
Row_3__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Row_3__BYP EQU CYREG_PRT3_BYP
Row_3__CTL EQU CYREG_PRT3_CTL
Row_3__DM0 EQU CYREG_PRT3_DM0
Row_3__DM1 EQU CYREG_PRT3_DM1
Row_3__DM2 EQU CYREG_PRT3_DM2
Row_3__DR EQU CYREG_PRT3_DR
Row_3__INP_DIS EQU CYREG_PRT3_INP_DIS
Row_3__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Row_3__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Row_3__LCD_EN EQU CYREG_PRT3_LCD_EN
Row_3__MASK EQU 0x02
Row_3__PORT EQU 3
Row_3__PRT EQU CYREG_PRT3_PRT
Row_3__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Row_3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Row_3__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Row_3__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Row_3__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Row_3__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Row_3__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Row_3__PS EQU CYREG_PRT3_PS
Row_3__SHIFT EQU 1
Row_3__SLW EQU CYREG_PRT3_SLW

; Row_4
Row_4__0__INTTYPE EQU CYREG_PICU3_INTTYPE3
Row_4__0__MASK EQU 0x08
Row_4__0__PC EQU CYREG_PRT3_PC3
Row_4__0__PORT EQU 3
Row_4__0__SHIFT EQU 3
Row_4__AG EQU CYREG_PRT3_AG
Row_4__AMUX EQU CYREG_PRT3_AMUX
Row_4__BIE EQU CYREG_PRT3_BIE
Row_4__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Row_4__BYP EQU CYREG_PRT3_BYP
Row_4__CTL EQU CYREG_PRT3_CTL
Row_4__DM0 EQU CYREG_PRT3_DM0
Row_4__DM1 EQU CYREG_PRT3_DM1
Row_4__DM2 EQU CYREG_PRT3_DM2
Row_4__DR EQU CYREG_PRT3_DR
Row_4__INP_DIS EQU CYREG_PRT3_INP_DIS
Row_4__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Row_4__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Row_4__LCD_EN EQU CYREG_PRT3_LCD_EN
Row_4__MASK EQU 0x08
Row_4__PORT EQU 3
Row_4__PRT EQU CYREG_PRT3_PRT
Row_4__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Row_4__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Row_4__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Row_4__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Row_4__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Row_4__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Row_4__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Row_4__PS EQU CYREG_PRT3_PS
Row_4__SHIFT EQU 3
Row_4__SLW EQU CYREG_PRT3_SLW

; VSYNC
VSYNC_OUT__0__INTTYPE EQU CYREG_PICU2_INTTYPE3
VSYNC_OUT__0__MASK EQU 0x08
VSYNC_OUT__0__PC EQU CYREG_PRT2_PC3
VSYNC_OUT__0__PORT EQU 2
VSYNC_OUT__0__SHIFT EQU 3
VSYNC_OUT__AG EQU CYREG_PRT2_AG
VSYNC_OUT__AMUX EQU CYREG_PRT2_AMUX
VSYNC_OUT__BIE EQU CYREG_PRT2_BIE
VSYNC_OUT__BIT_MASK EQU CYREG_PRT2_BIT_MASK
VSYNC_OUT__BYP EQU CYREG_PRT2_BYP
VSYNC_OUT__CTL EQU CYREG_PRT2_CTL
VSYNC_OUT__DM0 EQU CYREG_PRT2_DM0
VSYNC_OUT__DM1 EQU CYREG_PRT2_DM1
VSYNC_OUT__DM2 EQU CYREG_PRT2_DM2
VSYNC_OUT__DR EQU CYREG_PRT2_DR
VSYNC_OUT__INP_DIS EQU CYREG_PRT2_INP_DIS
VSYNC_OUT__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
VSYNC_OUT__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
VSYNC_OUT__LCD_EN EQU CYREG_PRT2_LCD_EN
VSYNC_OUT__MASK EQU 0x08
VSYNC_OUT__PORT EQU 2
VSYNC_OUT__PRT EQU CYREG_PRT2_PRT
VSYNC_OUT__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
VSYNC_OUT__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
VSYNC_OUT__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
VSYNC_OUT__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
VSYNC_OUT__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
VSYNC_OUT__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
VSYNC_OUT__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
VSYNC_OUT__PS EQU CYREG_PRT2_PS
VSYNC_OUT__SHIFT EQU 3
VSYNC_OUT__SLW EQU CYREG_PRT2_SLW
VSYNC_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
VSYNC_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB10_11_CTL
VSYNC_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB10_11_CTL
VSYNC_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB10_11_CTL
VSYNC_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB10_11_CTL
VSYNC_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB10_11_MSK
VSYNC_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB10_11_MSK
VSYNC_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB10_11_MSK
VSYNC_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB10_11_MSK
VSYNC_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
VSYNC_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
VSYNC_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
VSYNC_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB10_CTL
VSYNC_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB10_ST_CTL
VSYNC_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B0_UDB10_CTL
VSYNC_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB10_ST_CTL
VSYNC_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
VSYNC_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
VSYNC_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
VSYNC_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB10_MSK
VSYNC_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB10_11_A0
VSYNC_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB10_11_A1
VSYNC_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB10_11_D0
VSYNC_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB10_11_D1
VSYNC_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
VSYNC_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB10_11_F0
VSYNC_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB10_11_F1
VSYNC_PWMUDB_sP8_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB10_A0_A1
VSYNC_PWMUDB_sP8_pwmdp_u0__A0_REG EQU CYREG_B0_UDB10_A0
VSYNC_PWMUDB_sP8_pwmdp_u0__A1_REG EQU CYREG_B0_UDB10_A1
VSYNC_PWMUDB_sP8_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB10_D0_D1
VSYNC_PWMUDB_sP8_pwmdp_u0__D0_REG EQU CYREG_B0_UDB10_D0
VSYNC_PWMUDB_sP8_pwmdp_u0__D1_REG EQU CYREG_B0_UDB10_D1
VSYNC_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
VSYNC_PWMUDB_sP8_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB10_F0_F1
VSYNC_PWMUDB_sP8_pwmdp_u0__F0_REG EQU CYREG_B0_UDB10_F0
VSYNC_PWMUDB_sP8_pwmdp_u0__F1_REG EQU CYREG_B0_UDB10_F1
VSYNC_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
VSYNC_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL

; random
random_ClkSp_CtrlReg__0__MASK EQU 0x01
random_ClkSp_CtrlReg__0__POS EQU 0
random_ClkSp_CtrlReg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
random_ClkSp_CtrlReg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB11_12_CTL
random_ClkSp_CtrlReg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB11_12_CTL
random_ClkSp_CtrlReg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB11_12_CTL
random_ClkSp_CtrlReg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB11_12_CTL
random_ClkSp_CtrlReg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB11_12_MSK
random_ClkSp_CtrlReg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB11_12_MSK
random_ClkSp_CtrlReg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB11_12_MSK
random_ClkSp_CtrlReg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB11_12_MSK
random_ClkSp_CtrlReg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
random_ClkSp_CtrlReg__CONTROL_REG EQU CYREG_B0_UDB11_CTL
random_ClkSp_CtrlReg__CONTROL_ST_REG EQU CYREG_B0_UDB11_ST_CTL
random_ClkSp_CtrlReg__COUNT_REG EQU CYREG_B0_UDB11_CTL
random_ClkSp_CtrlReg__COUNT_ST_REG EQU CYREG_B0_UDB11_ST_CTL
random_ClkSp_CtrlReg__MASK EQU 0x01
random_ClkSp_CtrlReg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
random_ClkSp_CtrlReg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
random_ClkSp_CtrlReg__PERIOD_REG EQU CYREG_B0_UDB11_MSK
random_sC8_PRSdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB11_12_A0
random_sC8_PRSdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB11_12_A1
random_sC8_PRSdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB11_12_D0
random_sC8_PRSdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB11_12_D1
random_sC8_PRSdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
random_sC8_PRSdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB11_12_F0
random_sC8_PRSdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB11_12_F1
random_sC8_PRSdp_u0__A0_A1_REG EQU CYREG_B0_UDB11_A0_A1
random_sC8_PRSdp_u0__A0_REG EQU CYREG_B0_UDB11_A0
random_sC8_PRSdp_u0__A1_REG EQU CYREG_B0_UDB11_A1
random_sC8_PRSdp_u0__D0_D1_REG EQU CYREG_B0_UDB11_D0_D1
random_sC8_PRSdp_u0__D0_REG EQU CYREG_B0_UDB11_D0
random_sC8_PRSdp_u0__D1_REG EQU CYREG_B0_UDB11_D1
random_sC8_PRSdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
random_sC8_PRSdp_u0__F0_F1_REG EQU CYREG_B0_UDB11_F0_F1
random_sC8_PRSdp_u0__F0_REG EQU CYREG_B0_UDB11_F0
random_sC8_PRSdp_u0__F1_REG EQU CYREG_B0_UDB11_F1
random_sC8_PRSdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
random_sC8_PRSdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL

; NEWLINE
NEWLINE__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
NEWLINE__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
NEWLINE__INTC_MASK EQU 0x01
NEWLINE__INTC_NUMBER EQU 0
NEWLINE__INTC_PRIOR_NUM EQU 7
NEWLINE__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
NEWLINE__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
NEWLINE__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; pin_led
pin_led__0__INTTYPE EQU CYREG_PICU2_INTTYPE1
pin_led__0__MASK EQU 0x02
pin_led__0__PC EQU CYREG_PRT2_PC1
pin_led__0__PORT EQU 2
pin_led__0__SHIFT EQU 1
pin_led__AG EQU CYREG_PRT2_AG
pin_led__AMUX EQU CYREG_PRT2_AMUX
pin_led__BIE EQU CYREG_PRT2_BIE
pin_led__BIT_MASK EQU CYREG_PRT2_BIT_MASK
pin_led__BYP EQU CYREG_PRT2_BYP
pin_led__CTL EQU CYREG_PRT2_CTL
pin_led__DM0 EQU CYREG_PRT2_DM0
pin_led__DM1 EQU CYREG_PRT2_DM1
pin_led__DM2 EQU CYREG_PRT2_DM2
pin_led__DR EQU CYREG_PRT2_DR
pin_led__INP_DIS EQU CYREG_PRT2_INP_DIS
pin_led__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
pin_led__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
pin_led__LCD_EN EQU CYREG_PRT2_LCD_EN
pin_led__MASK EQU 0x02
pin_led__PORT EQU 2
pin_led__PRT EQU CYREG_PRT2_PRT
pin_led__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
pin_led__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
pin_led__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
pin_led__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
pin_led__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
pin_led__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
pin_led__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
pin_led__PS EQU CYREG_PRT2_PS
pin_led__SHIFT EQU 1
pin_led__SLW EQU CYREG_PRT2_SLW

; pin_snd
pin_snd__0__INTTYPE EQU CYREG_PICU2_INTTYPE0
pin_snd__0__MASK EQU 0x01
pin_snd__0__PC EQU CYREG_PRT2_PC0
pin_snd__0__PORT EQU 2
pin_snd__0__SHIFT EQU 0
pin_snd__AG EQU CYREG_PRT2_AG
pin_snd__AMUX EQU CYREG_PRT2_AMUX
pin_snd__BIE EQU CYREG_PRT2_BIE
pin_snd__BIT_MASK EQU CYREG_PRT2_BIT_MASK
pin_snd__BYP EQU CYREG_PRT2_BYP
pin_snd__CTL EQU CYREG_PRT2_CTL
pin_snd__DM0 EQU CYREG_PRT2_DM0
pin_snd__DM1 EQU CYREG_PRT2_DM1
pin_snd__DM2 EQU CYREG_PRT2_DM2
pin_snd__DR EQU CYREG_PRT2_DR
pin_snd__INP_DIS EQU CYREG_PRT2_INP_DIS
pin_snd__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
pin_snd__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
pin_snd__LCD_EN EQU CYREG_PRT2_LCD_EN
pin_snd__MASK EQU 0x01
pin_snd__PORT EQU 2
pin_snd__PRT EQU CYREG_PRT2_PRT
pin_snd__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
pin_snd__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
pin_snd__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
pin_snd__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
pin_snd__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
pin_snd__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
pin_snd__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
pin_snd__PS EQU CYREG_PRT2_PS
pin_snd__SHIFT EQU 0
pin_snd__SLW EQU CYREG_PRT2_SLW

; clk_timer
clk_timer__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
clk_timer__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
clk_timer__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
clk_timer__CFG2_SRC_SEL_MASK EQU 0x07
clk_timer__INDEX EQU 0x01
clk_timer__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
clk_timer__PM_ACT_MSK EQU 0x02
clk_timer__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
clk_timer__PM_STBY_MSK EQU 0x02

; isr_timer
isr_timer__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_timer__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_timer__INTC_MASK EQU 0x02
isr_timer__INTC_NUMBER EQU 1
isr_timer__INTC_PRIOR_NUM EQU 7
isr_timer__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
isr_timer__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_timer__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; Miscellaneous
BCLK__BUS_CLK__HZ EQU 65142857
BCLK__BUS_CLK__KHZ EQU 65142
BCLK__BUS_CLK__MHZ EQU 65
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 21
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E161069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 21
CYDEV_CHIP_MEMBER_4D EQU 16
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 22
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 20
CYDEV_CHIP_MEMBER_4I EQU 26
CYDEV_CHIP_MEMBER_4J EQU 17
CYDEV_CHIP_MEMBER_4K EQU 18
CYDEV_CHIP_MEMBER_4L EQU 25
CYDEV_CHIP_MEMBER_4M EQU 24
CYDEV_CHIP_MEMBER_4N EQU 11
CYDEV_CHIP_MEMBER_4O EQU 8
CYDEV_CHIP_MEMBER_4P EQU 23
CYDEV_CHIP_MEMBER_4Q EQU 14
CYDEV_CHIP_MEMBER_4R EQU 9
CYDEV_CHIP_MEMBER_4S EQU 12
CYDEV_CHIP_MEMBER_4T EQU 10
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 19
CYDEV_CHIP_MEMBER_4W EQU 13
CYDEV_CHIP_MEMBER_4X EQU 7
CYDEV_CHIP_MEMBER_4Y EQU 15
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 27
CYDEV_CHIP_MEMBER_FM3 EQU 31
CYDEV_CHIP_MEMBER_FM4 EQU 32
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 28
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 29
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 30
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4W_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4X_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Y_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00000002
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
