<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>LanaiGenRegisterInfo.inc source code [llvm/build/lib/Target/Lanai/LanaiGenRegisterInfo.inc] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="llvm::LanaiGenRegisterInfo "/>
<link rel="stylesheet" href="../../../../.././data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../.././data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../.././data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../.././data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/build/lib/Target/Lanai/LanaiGenRegisterInfo.inc'; var root_path = '../../../../..'; var data_path = '../../../../.././data'; var ecma_script_api_version = 2;</script>
<script src='../../../../.././data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>build</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>Lanai</a>/<a href='LanaiGenRegisterInfo.inc.html'>LanaiGenRegisterInfo.inc</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*===- TableGen'erated file -------------------------------------*- C++ -*-===*\</i></td></tr>
<tr><th id="2">2</th><td><i>|*                                                                            *|</i></td></tr>
<tr><th id="3">3</th><td><i>|* Target Register Enum Values                                                *|</i></td></tr>
<tr><th id="4">4</th><td><i>|*                                                                            *|</i></td></tr>
<tr><th id="5">5</th><td><i>|* Automatically generated file, do not edit!                                 *|</i></td></tr>
<tr><th id="6">6</th><td><i>|*                                                                            *|</i></td></tr>
<tr><th id="7">7</th><td><i>\*===----------------------------------------------------------------------===*/</i></td></tr>
<tr><th id="8">8</th><td></td></tr>
<tr><th id="9">9</th><td></td></tr>
<tr><th id="10">10</th><td><u>#<span data-ppcond="10">ifdef</span> <span class="macro" data-ref="_M/GET_REGINFO_ENUM">GET_REGINFO_ENUM</span></u></td></tr>
<tr><th id="11">11</th><td><u>#undef GET_REGINFO_ENUM</u></td></tr>
<tr><th id="12">12</th><td></td></tr>
<tr><th id="13">13</th><td><b>namespace</b> llvm {</td></tr>
<tr><th id="14">14</th><td></td></tr>
<tr><th id="15">15</th><td><b>class</b> MCRegisterClass;</td></tr>
<tr><th id="16">16</th><td><b>extern</b> <em>const</em> MCRegisterClass LanaiMCRegisterClasses[];</td></tr>
<tr><th id="17">17</th><td></td></tr>
<tr><th id="18">18</th><td><b>namespace</b> Lanai {</td></tr>
<tr><th id="19">19</th><td><b>enum</b> {</td></tr>
<tr><th id="20">20</th><td>  NoRegister,</td></tr>
<tr><th id="21">21</th><td>  FP = <var>1</var>,</td></tr>
<tr><th id="22">22</th><td>  PC = <var>2</var>,</td></tr>
<tr><th id="23">23</th><td>  RCA = <var>3</var>,</td></tr>
<tr><th id="24">24</th><td>  RV = <var>4</var>,</td></tr>
<tr><th id="25">25</th><td>  SP = <var>5</var>,</td></tr>
<tr><th id="26">26</th><td>  SR = <var>6</var>,</td></tr>
<tr><th id="27">27</th><td>  R0 = <var>7</var>,</td></tr>
<tr><th id="28">28</th><td>  R1 = <var>8</var>,</td></tr>
<tr><th id="29">29</th><td>  R2 = <var>9</var>,</td></tr>
<tr><th id="30">30</th><td>  R3 = <var>10</var>,</td></tr>
<tr><th id="31">31</th><td>  R4 = <var>11</var>,</td></tr>
<tr><th id="32">32</th><td>  R5 = <var>12</var>,</td></tr>
<tr><th id="33">33</th><td>  R6 = <var>13</var>,</td></tr>
<tr><th id="34">34</th><td>  R7 = <var>14</var>,</td></tr>
<tr><th id="35">35</th><td>  R8 = <var>15</var>,</td></tr>
<tr><th id="36">36</th><td>  R9 = <var>16</var>,</td></tr>
<tr><th id="37">37</th><td>  R10 = <var>17</var>,</td></tr>
<tr><th id="38">38</th><td>  R11 = <var>18</var>,</td></tr>
<tr><th id="39">39</th><td>  R12 = <var>19</var>,</td></tr>
<tr><th id="40">40</th><td>  R13 = <var>20</var>,</td></tr>
<tr><th id="41">41</th><td>  R14 = <var>21</var>,</td></tr>
<tr><th id="42">42</th><td>  R15 = <var>22</var>,</td></tr>
<tr><th id="43">43</th><td>  R16 = <var>23</var>,</td></tr>
<tr><th id="44">44</th><td>  R17 = <var>24</var>,</td></tr>
<tr><th id="45">45</th><td>  R18 = <var>25</var>,</td></tr>
<tr><th id="46">46</th><td>  R19 = <var>26</var>,</td></tr>
<tr><th id="47">47</th><td>  R20 = <var>27</var>,</td></tr>
<tr><th id="48">48</th><td>  R21 = <var>28</var>,</td></tr>
<tr><th id="49">49</th><td>  R22 = <var>29</var>,</td></tr>
<tr><th id="50">50</th><td>  R23 = <var>30</var>,</td></tr>
<tr><th id="51">51</th><td>  R24 = <var>31</var>,</td></tr>
<tr><th id="52">52</th><td>  R25 = <var>32</var>,</td></tr>
<tr><th id="53">53</th><td>  R26 = <var>33</var>,</td></tr>
<tr><th id="54">54</th><td>  R27 = <var>34</var>,</td></tr>
<tr><th id="55">55</th><td>  R28 = <var>35</var>,</td></tr>
<tr><th id="56">56</th><td>  R29 = <var>36</var>,</td></tr>
<tr><th id="57">57</th><td>  R30 = <var>37</var>,</td></tr>
<tr><th id="58">58</th><td>  R31 = <var>38</var>,</td></tr>
<tr><th id="59">59</th><td>  RR1 = <var>39</var>,</td></tr>
<tr><th id="60">60</th><td>  RR2 = <var>40</var>,</td></tr>
<tr><th id="61">61</th><td>  NUM_TARGET_REGS <i>// 41</i></td></tr>
<tr><th id="62">62</th><td>};</td></tr>
<tr><th id="63">63</th><td>} <i>// end namespace Lanai</i></td></tr>
<tr><th id="64">64</th><td></td></tr>
<tr><th id="65">65</th><td><i>// Register classes</i></td></tr>
<tr><th id="66">66</th><td></td></tr>
<tr><th id="67">67</th><td><b>namespace</b> Lanai {</td></tr>
<tr><th id="68">68</th><td><b>enum</b> {</td></tr>
<tr><th id="69">69</th><td>  GPRRegClassID = <var>0</var>,</td></tr>
<tr><th id="70">70</th><td>  GPR_with_sub_32RegClassID = <var>1</var>,</td></tr>
<tr><th id="71">71</th><td>  CCRRegClassID = <var>2</var>,</td></tr>
<tr><th id="72">72</th><td></td></tr>
<tr><th id="73">73</th><td>};</td></tr>
<tr><th id="74">74</th><td>} <i>// end namespace Lanai</i></td></tr>
<tr><th id="75">75</th><td></td></tr>
<tr><th id="76">76</th><td></td></tr>
<tr><th id="77">77</th><td><i>// Subregister indices</i></td></tr>
<tr><th id="78">78</th><td></td></tr>
<tr><th id="79">79</th><td><b>namespace</b> Lanai {</td></tr>
<tr><th id="80">80</th><td><b>enum</b> : uint16_t {</td></tr>
<tr><th id="81">81</th><td>  NoSubRegister,</td></tr>
<tr><th id="82">82</th><td>  sub_32,	<i>// 1</i></td></tr>
<tr><th id="83">83</th><td>  NUM_TARGET_SUBREGS</td></tr>
<tr><th id="84">84</th><td>};</td></tr>
<tr><th id="85">85</th><td>} <i>// end namespace Lanai</i></td></tr>
<tr><th id="86">86</th><td></td></tr>
<tr><th id="87">87</th><td><i>// Register pressure sets enum.</i></td></tr>
<tr><th id="88">88</th><td><b>namespace</b> Lanai {</td></tr>
<tr><th id="89">89</th><td><b>enum</b> RegisterPressureSets {</td></tr>
<tr><th id="90">90</th><td>  GPR_with_sub_32 = <var>0</var>,</td></tr>
<tr><th id="91">91</th><td>  GPR = <var>1</var>,</td></tr>
<tr><th id="92">92</th><td>};</td></tr>
<tr><th id="93">93</th><td>} <i>// end namespace Lanai</i></td></tr>
<tr><th id="94">94</th><td></td></tr>
<tr><th id="95">95</th><td>} <i>// end namespace llvm</i></td></tr>
<tr><th id="96">96</th><td></td></tr>
<tr><th id="97">97</th><td><u>#<span data-ppcond="10">endif</span> // GET_REGINFO_ENUM</u></td></tr>
<tr><th id="98">98</th><td></td></tr>
<tr><th id="99">99</th><td><i>/*===- TableGen'erated file -------------------------------------*- C++ -*-===*\</i></td></tr>
<tr><th id="100">100</th><td><i>|*                                                                            *|</i></td></tr>
<tr><th id="101">101</th><td><i>|* MC Register Information                                                    *|</i></td></tr>
<tr><th id="102">102</th><td><i>|*                                                                            *|</i></td></tr>
<tr><th id="103">103</th><td><i>|* Automatically generated file, do not edit!                                 *|</i></td></tr>
<tr><th id="104">104</th><td><i>|*                                                                            *|</i></td></tr>
<tr><th id="105">105</th><td><i>\*===----------------------------------------------------------------------===*/</i></td></tr>
<tr><th id="106">106</th><td></td></tr>
<tr><th id="107">107</th><td></td></tr>
<tr><th id="108">108</th><td><u>#<span data-ppcond="108">ifdef</span> <span class="macro" data-ref="_M/GET_REGINFO_MC_DESC">GET_REGINFO_MC_DESC</span></u></td></tr>
<tr><th id="109">109</th><td><u>#undef GET_REGINFO_MC_DESC</u></td></tr>
<tr><th id="110">110</th><td></td></tr>
<tr><th id="111">111</th><td><b>namespace</b> llvm {</td></tr>
<tr><th id="112">112</th><td></td></tr>
<tr><th id="113">113</th><td><b>extern</b> <em>const</em> MCPhysReg LanaiRegDiffLists[] = {</td></tr>
<tr><th id="114">114</th><td>  <i>/* 0 */</i> <var>4</var>, <var>0</var>,</td></tr>
<tr><th id="115">115</th><td>  <i>/* 2 */</i> <var>6</var>, <var>0</var>,</td></tr>
<tr><th id="116">116</th><td>  <i>/* 4 */</i> <var>7</var>, <var>0</var>,</td></tr>
<tr><th id="117">117</th><td>  <i>/* 6 */</i> <var>11</var>, <var>0</var>,</td></tr>
<tr><th id="118">118</th><td>  <i>/* 8 */</i> <var>19</var>, <var>0</var>,</td></tr>
<tr><th id="119">119</th><td>  <i>/* 10 */</i> <var>22</var>, <var>0</var>,</td></tr>
<tr><th id="120">120</th><td>  <i>/* 12 */</i> <var>65208</var>, <var>0</var>,</td></tr>
<tr><th id="121">121</th><td>  <i>/* 14 */</i> <var>65419</var>, <var>0</var>,</td></tr>
<tr><th id="122">122</th><td>  <i>/* 16 */</i> <var>65428</var>, <var>0</var>,</td></tr>
<tr><th id="123">123</th><td>  <i>/* 18 */</i> <var>65474</var>, <var>0</var>,</td></tr>
<tr><th id="124">124</th><td>  <i>/* 20 */</i> <var>65509</var>, <var>0</var>,</td></tr>
<tr><th id="125">125</th><td>  <i>/* 22 */</i> <var>65514</var>, <var>0</var>,</td></tr>
<tr><th id="126">126</th><td>  <i>/* 24 */</i> <var>65517</var>, <var>0</var>,</td></tr>
<tr><th id="127">127</th><td>  <i>/* 26 */</i> <var>65525</var>, <var>0</var>,</td></tr>
<tr><th id="128">128</th><td>  <i>/* 28 */</i> <var>65529</var>, <var>0</var>,</td></tr>
<tr><th id="129">129</th><td>  <i>/* 30 */</i> <var>65530</var>, <var>0</var>,</td></tr>
<tr><th id="130">130</th><td>  <i>/* 32 */</i> <var>65531</var>, <var>0</var>,</td></tr>
<tr><th id="131">131</th><td>  <i>/* 34 */</i> <var>65532</var>, <var>0</var>,</td></tr>
<tr><th id="132">132</th><td>  <i>/* 36 */</i> <var>65535</var>, <var>0</var>,</td></tr>
<tr><th id="133">133</th><td>};</td></tr>
<tr><th id="134">134</th><td></td></tr>
<tr><th id="135">135</th><td><b>extern</b> <em>const</em> LaneBitmask LanaiLaneMaskLists[] = {</td></tr>
<tr><th id="136">136</th><td>  <i>/* 0 */</i> LaneBitmask(<var>0x0000000000000000</var>), LaneBitmask::getAll(),</td></tr>
<tr><th id="137">137</th><td>  <i>/* 2 */</i> LaneBitmask(<var>0x0000000000000001</var>), LaneBitmask::getAll(),</td></tr>
<tr><th id="138">138</th><td>};</td></tr>
<tr><th id="139">139</th><td></td></tr>
<tr><th id="140">140</th><td><b>extern</b> <em>const</em> uint16_t LanaiSubRegIdxLists[] = {</td></tr>
<tr><th id="141">141</th><td>  <i>/* 0 */</i> <var>1</var>, <var>0</var>,</td></tr>
<tr><th id="142">142</th><td>};</td></tr>
<tr><th id="143">143</th><td></td></tr>
<tr><th id="144">144</th><td><b>extern</b> <em>const</em> MCRegisterInfo::SubRegCoveredBits LanaiSubRegIdxRanges[] = {</td></tr>
<tr><th id="145">145</th><td>  { <var>65535</var>, <var>65535</var> },</td></tr>
<tr><th id="146">146</th><td>  { <var>0</var>, <var>32</var> },	<i>// sub_32</i></td></tr>
<tr><th id="147">147</th><td>};</td></tr>
<tr><th id="148">148</th><td></td></tr>
<tr><th id="149">149</th><td></td></tr>
<tr><th id="150">150</th><td><u>#ifdef __GNUC__</u></td></tr>
<tr><th id="151">151</th><td><u>#pragma GCC diagnostic push</u></td></tr>
<tr><th id="152">152</th><td><u>#pragma GCC diagnostic ignored "-Woverlength-strings"</u></td></tr>
<tr><th id="153">153</th><td><u>#endif</u></td></tr>
<tr><th id="154">154</th><td><b>extern</b> <em>const</em> <em>char</em> LanaiRegStrings[] = {</td></tr>
<tr><th id="155">155</th><td>  <i>/* 0 */</i> <q>"R10\0"</q></td></tr>
<tr><th id="156">156</th><td>  <i>/* 4 */</i> <q>"R20\0"</q></td></tr>
<tr><th id="157">157</th><td>  <i>/* 8 */</i> <q>"R30\0"</q></td></tr>
<tr><th id="158">158</th><td>  <i>/* 12 */</i> <q>"R0\0"</q></td></tr>
<tr><th id="159">159</th><td>  <i>/* 15 */</i> <q>"R11\0"</q></td></tr>
<tr><th id="160">160</th><td>  <i>/* 19 */</i> <q>"R21\0"</q></td></tr>
<tr><th id="161">161</th><td>  <i>/* 23 */</i> <q>"R31\0"</q></td></tr>
<tr><th id="162">162</th><td>  <i>/* 27 */</i> <q>"RR1\0"</q></td></tr>
<tr><th id="163">163</th><td>  <i>/* 31 */</i> <q>"R12\0"</q></td></tr>
<tr><th id="164">164</th><td>  <i>/* 35 */</i> <q>"R22\0"</q></td></tr>
<tr><th id="165">165</th><td>  <i>/* 39 */</i> <q>"RR2\0"</q></td></tr>
<tr><th id="166">166</th><td>  <i>/* 43 */</i> <q>"R13\0"</q></td></tr>
<tr><th id="167">167</th><td>  <i>/* 47 */</i> <q>"R23\0"</q></td></tr>
<tr><th id="168">168</th><td>  <i>/* 51 */</i> <q>"R3\0"</q></td></tr>
<tr><th id="169">169</th><td>  <i>/* 54 */</i> <q>"R14\0"</q></td></tr>
<tr><th id="170">170</th><td>  <i>/* 58 */</i> <q>"R24\0"</q></td></tr>
<tr><th id="171">171</th><td>  <i>/* 62 */</i> <q>"R4\0"</q></td></tr>
<tr><th id="172">172</th><td>  <i>/* 65 */</i> <q>"R15\0"</q></td></tr>
<tr><th id="173">173</th><td>  <i>/* 69 */</i> <q>"R25\0"</q></td></tr>
<tr><th id="174">174</th><td>  <i>/* 73 */</i> <q>"R5\0"</q></td></tr>
<tr><th id="175">175</th><td>  <i>/* 76 */</i> <q>"R16\0"</q></td></tr>
<tr><th id="176">176</th><td>  <i>/* 80 */</i> <q>"R26\0"</q></td></tr>
<tr><th id="177">177</th><td>  <i>/* 84 */</i> <q>"R6\0"</q></td></tr>
<tr><th id="178">178</th><td>  <i>/* 87 */</i> <q>"R17\0"</q></td></tr>
<tr><th id="179">179</th><td>  <i>/* 91 */</i> <q>"R27\0"</q></td></tr>
<tr><th id="180">180</th><td>  <i>/* 95 */</i> <q>"R7\0"</q></td></tr>
<tr><th id="181">181</th><td>  <i>/* 98 */</i> <q>"R18\0"</q></td></tr>
<tr><th id="182">182</th><td>  <i>/* 102 */</i> <q>"R28\0"</q></td></tr>
<tr><th id="183">183</th><td>  <i>/* 106 */</i> <q>"R8\0"</q></td></tr>
<tr><th id="184">184</th><td>  <i>/* 109 */</i> <q>"R19\0"</q></td></tr>
<tr><th id="185">185</th><td>  <i>/* 113 */</i> <q>"R29\0"</q></td></tr>
<tr><th id="186">186</th><td>  <i>/* 117 */</i> <q>"R9\0"</q></td></tr>
<tr><th id="187">187</th><td>  <i>/* 120 */</i> <q>"RCA\0"</q></td></tr>
<tr><th id="188">188</th><td>  <i>/* 124 */</i> <q>"PC\0"</q></td></tr>
<tr><th id="189">189</th><td>  <i>/* 127 */</i> <q>"FP\0"</q></td></tr>
<tr><th id="190">190</th><td>  <i>/* 130 */</i> <q>"SP\0"</q></td></tr>
<tr><th id="191">191</th><td>  <i>/* 133 */</i> <q>"SR\0"</q></td></tr>
<tr><th id="192">192</th><td>  <i>/* 136 */</i> <q>"RV\0"</q></td></tr>
<tr><th id="193">193</th><td>};</td></tr>
<tr><th id="194">194</th><td><u>#ifdef __GNUC__</u></td></tr>
<tr><th id="195">195</th><td><u>#pragma GCC diagnostic pop</u></td></tr>
<tr><th id="196">196</th><td><u>#endif</u></td></tr>
<tr><th id="197">197</th><td></td></tr>
<tr><th id="198">198</th><td><b>extern</b> <em>const</em> MCRegisterDesc LanaiRegDesc[] = { <i>// Descriptors</i></td></tr>
<tr><th id="199">199</th><td>  { <var>3</var>, <var>0</var>, <var>0</var>, <var>0</var>, <var>0</var>, <var>0</var> },</td></tr>
<tr><th id="200">200</th><td>  { <var>127</var>, <var>6</var>, <var>1</var>, <var>0</var>, <var>577</var>, <var>2</var> },</td></tr>
<tr><th id="201">201</th><td>  { <var>124</var>, <var>4</var>, <var>1</var>, <var>0</var>, <var>577</var>, <var>2</var> },</td></tr>
<tr><th id="202">202</th><td>  { <var>120</var>, <var>8</var>, <var>1</var>, <var>0</var>, <var>577</var>, <var>2</var> },</td></tr>
<tr><th id="203">203</th><td>  { <var>136</var>, <var>6</var>, <var>1</var>, <var>0</var>, <var>577</var>, <var>2</var> },</td></tr>
<tr><th id="204">204</th><td>  { <var>130</var>, <var>2</var>, <var>1</var>, <var>0</var>, <var>577</var>, <var>2</var> },</td></tr>
<tr><th id="205">205</th><td>  { <var>133</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>577</var>, <var>0</var> },</td></tr>
<tr><th id="206">206</th><td>  { <var>12</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>577</var>, <var>0</var> },</td></tr>
<tr><th id="207">207</th><td>  { <var>28</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>577</var>, <var>0</var> },</td></tr>
<tr><th id="208">208</th><td>  { <var>40</var>, <var>1</var>, <var>28</var>, <var>1</var>, <var>295</var>, <var>0</var> },</td></tr>
<tr><th id="209">209</th><td>  { <var>51</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>295</var>, <var>0</var> },</td></tr>
<tr><th id="210">210</th><td>  { <var>62</var>, <var>1</var>, <var>30</var>, <var>1</var>, <var>0</var>, <var>0</var> },</td></tr>
<tr><th id="211">211</th><td>  { <var>73</var>, <var>1</var>, <var>26</var>, <var>1</var>, <var>265</var>, <var>0</var> },</td></tr>
<tr><th id="212">212</th><td>  { <var>84</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>545</var>, <var>0</var> },</td></tr>
<tr><th id="213">213</th><td>  { <var>95</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>545</var>, <var>0</var> },</td></tr>
<tr><th id="214">214</th><td>  { <var>106</var>, <var>1</var>, <var>26</var>, <var>1</var>, <var>232</var>, <var>0</var> },</td></tr>
<tr><th id="215">215</th><td>  { <var>117</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>513</var>, <var>0</var> },</td></tr>
<tr><th id="216">216</th><td>  { <var>0</var>, <var>1</var>, <var>10</var>, <var>1</var>, <var>513</var>, <var>0</var> },</td></tr>
<tr><th id="217">217</th><td>  { <var>15</var>, <var>1</var>, <var>10</var>, <var>1</var>, <var>513</var>, <var>0</var> },</td></tr>
<tr><th id="218">218</th><td>  { <var>31</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>513</var>, <var>0</var> },</td></tr>
<tr><th id="219">219</th><td>  { <var>43</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>513</var>, <var>0</var> },</td></tr>
<tr><th id="220">220</th><td>  { <var>54</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>513</var>, <var>0</var> },</td></tr>
<tr><th id="221">221</th><td>  { <var>65</var>, <var>1</var>, <var>24</var>, <var>1</var>, <var>207</var>, <var>0</var> },</td></tr>
<tr><th id="222">222</th><td>  { <var>76</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>481</var>, <var>0</var> },</td></tr>
<tr><th id="223">223</th><td>  { <var>87</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>481</var>, <var>0</var> },</td></tr>
<tr><th id="224">224</th><td>  { <var>98</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>481</var>, <var>0</var> },</td></tr>
<tr><th id="225">225</th><td>  { <var>109</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>481</var>, <var>0</var> },</td></tr>
<tr><th id="226">226</th><td>  { <var>4</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>481</var>, <var>0</var> },</td></tr>
<tr><th id="227">227</th><td>  { <var>19</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>481</var>, <var>0</var> },</td></tr>
<tr><th id="228">228</th><td>  { <var>35</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>481</var>, <var>0</var> },</td></tr>
<tr><th id="229">229</th><td>  { <var>47</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>481</var>, <var>0</var> },</td></tr>
<tr><th id="230">230</th><td>  { <var>58</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>481</var>, <var>0</var> },</td></tr>
<tr><th id="231">231</th><td>  { <var>69</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>481</var>, <var>0</var> },</td></tr>
<tr><th id="232">232</th><td>  { <var>80</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>481</var>, <var>0</var> },</td></tr>
<tr><th id="233">233</th><td>  { <var>91</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>481</var>, <var>0</var> },</td></tr>
<tr><th id="234">234</th><td>  { <var>102</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>481</var>, <var>0</var> },</td></tr>
<tr><th id="235">235</th><td>  { <var>113</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>481</var>, <var>0</var> },</td></tr>
<tr><th id="236">236</th><td>  { <var>8</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>481</var>, <var>0</var> },</td></tr>
<tr><th id="237">237</th><td>  { <var>23</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>481</var>, <var>0</var> },</td></tr>
<tr><th id="238">238</th><td>  { <var>27</var>, <var>22</var>, <var>1</var>, <var>0</var>, <var>321</var>, <var>2</var> },</td></tr>
<tr><th id="239">239</th><td>  { <var>39</var>, <var>22</var>, <var>1</var>, <var>0</var>, <var>321</var>, <var>2</var> },</td></tr>
<tr><th id="240">240</th><td>};</td></tr>
<tr><th id="241">241</th><td></td></tr>
<tr><th id="242">242</th><td><b>extern</b> <em>const</em> MCPhysReg LanaiRegUnitRoots[][<var>2</var>] = {</td></tr>
<tr><th id="243">243</th><td>  { Lanai::R5 },</td></tr>
<tr><th id="244">244</th><td>  { Lanai::R2 },</td></tr>
<tr><th id="245">245</th><td>  { Lanai::R15 },</td></tr>
<tr><th id="246">246</th><td>  { Lanai::R8 },</td></tr>
<tr><th id="247">247</th><td>  { Lanai::R4 },</td></tr>
<tr><th id="248">248</th><td>  { Lanai::SR },</td></tr>
<tr><th id="249">249</th><td>  { Lanai::R0 },</td></tr>
<tr><th id="250">250</th><td>  { Lanai::R1 },</td></tr>
<tr><th id="251">251</th><td>  { Lanai::R3 },</td></tr>
<tr><th id="252">252</th><td>  { Lanai::R6 },</td></tr>
<tr><th id="253">253</th><td>  { Lanai::R7 },</td></tr>
<tr><th id="254">254</th><td>  { Lanai::R9 },</td></tr>
<tr><th id="255">255</th><td>  { Lanai::R10 },</td></tr>
<tr><th id="256">256</th><td>  { Lanai::R11 },</td></tr>
<tr><th id="257">257</th><td>  { Lanai::R12 },</td></tr>
<tr><th id="258">258</th><td>  { Lanai::R13 },</td></tr>
<tr><th id="259">259</th><td>  { Lanai::R14 },</td></tr>
<tr><th id="260">260</th><td>  { Lanai::R16 },</td></tr>
<tr><th id="261">261</th><td>  { Lanai::R17 },</td></tr>
<tr><th id="262">262</th><td>  { Lanai::R18 },</td></tr>
<tr><th id="263">263</th><td>  { Lanai::R19 },</td></tr>
<tr><th id="264">264</th><td>  { Lanai::R20 },</td></tr>
<tr><th id="265">265</th><td>  { Lanai::R21 },</td></tr>
<tr><th id="266">266</th><td>  { Lanai::R22 },</td></tr>
<tr><th id="267">267</th><td>  { Lanai::R23 },</td></tr>
<tr><th id="268">268</th><td>  { Lanai::R24 },</td></tr>
<tr><th id="269">269</th><td>  { Lanai::R25 },</td></tr>
<tr><th id="270">270</th><td>  { Lanai::R26 },</td></tr>
<tr><th id="271">271</th><td>  { Lanai::R27 },</td></tr>
<tr><th id="272">272</th><td>  { Lanai::R28 },</td></tr>
<tr><th id="273">273</th><td>  { Lanai::R29 },</td></tr>
<tr><th id="274">274</th><td>  { Lanai::R30 },</td></tr>
<tr><th id="275">275</th><td>  { Lanai::R31 },</td></tr>
<tr><th id="276">276</th><td>};</td></tr>
<tr><th id="277">277</th><td></td></tr>
<tr><th id="278">278</th><td><b>namespace</b> {     <i>// Register classes...</i></td></tr>
<tr><th id="279">279</th><td>  <i>// GPR Register Class...</i></td></tr>
<tr><th id="280">280</th><td>  <em>const</em> MCPhysReg GPR[] = {</td></tr>
<tr><th id="281">281</th><td>    Lanai::R3, Lanai::R9, Lanai::R12, Lanai::R13, Lanai::R14, Lanai::R16, Lanai::R17, Lanai::R20, Lanai::R21, Lanai::R22, Lanai::R23, Lanai::R24, Lanai::R25, Lanai::R26, Lanai::R27, Lanai::R28, Lanai::R29, Lanai::R30, Lanai::R31, Lanai::R6, Lanai::R7, Lanai::R18, Lanai::R19, Lanai::R15, Lanai::RCA, Lanai::R10, Lanai::RR1, Lanai::R11, Lanai::RR2, Lanai::R8, Lanai::RV, Lanai::R5, Lanai::FP, Lanai::R4, Lanai::SP, Lanai::R2, Lanai::PC, Lanai::R1, Lanai::R0, </td></tr>
<tr><th id="282">282</th><td>  };</td></tr>
<tr><th id="283">283</th><td></td></tr>
<tr><th id="284">284</th><td>  <i>// GPR Bit set.</i></td></tr>
<tr><th id="285">285</th><td>  <em>const</em> uint8_t GPRBits[] = {</td></tr>
<tr><th id="286">286</th><td>    <var>0xbe</var>, <var>0xff</var>, <var>0xff</var>, <var>0xff</var>, <var>0xff</var>, <var>0x01</var>, </td></tr>
<tr><th id="287">287</th><td>  };</td></tr>
<tr><th id="288">288</th><td></td></tr>
<tr><th id="289">289</th><td>  <i>// GPR_with_sub_32 Register Class...</i></td></tr>
<tr><th id="290">290</th><td>  <em>const</em> MCPhysReg GPR_with_sub_32[] = {</td></tr>
<tr><th id="291">291</th><td>    Lanai::RCA, Lanai::RR1, Lanai::RR2, Lanai::RV, Lanai::FP, Lanai::SP, Lanai::PC, </td></tr>
<tr><th id="292">292</th><td>  };</td></tr>
<tr><th id="293">293</th><td></td></tr>
<tr><th id="294">294</th><td>  <i>// GPR_with_sub_32 Bit set.</i></td></tr>
<tr><th id="295">295</th><td>  <em>const</em> uint8_t GPR_with_sub_32Bits[] = {</td></tr>
<tr><th id="296">296</th><td>    <var>0x3e</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x80</var>, <var>0x01</var>, </td></tr>
<tr><th id="297">297</th><td>  };</td></tr>
<tr><th id="298">298</th><td></td></tr>
<tr><th id="299">299</th><td>  <i>// CCR Register Class...</i></td></tr>
<tr><th id="300">300</th><td>  <em>const</em> MCPhysReg CCR[] = {</td></tr>
<tr><th id="301">301</th><td>    Lanai::SR, </td></tr>
<tr><th id="302">302</th><td>  };</td></tr>
<tr><th id="303">303</th><td></td></tr>
<tr><th id="304">304</th><td>  <i>// CCR Bit set.</i></td></tr>
<tr><th id="305">305</th><td>  <em>const</em> uint8_t CCRBits[] = {</td></tr>
<tr><th id="306">306</th><td>    <var>0x40</var>, </td></tr>
<tr><th id="307">307</th><td>  };</td></tr>
<tr><th id="308">308</th><td></td></tr>
<tr><th id="309">309</th><td>} <i>// end anonymous namespace</i></td></tr>
<tr><th id="310">310</th><td></td></tr>
<tr><th id="311">311</th><td></td></tr>
<tr><th id="312">312</th><td><u>#ifdef __GNUC__</u></td></tr>
<tr><th id="313">313</th><td><u>#pragma GCC diagnostic push</u></td></tr>
<tr><th id="314">314</th><td><u>#pragma GCC diagnostic ignored "-Woverlength-strings"</u></td></tr>
<tr><th id="315">315</th><td><u>#endif</u></td></tr>
<tr><th id="316">316</th><td><b>extern</b> <em>const</em> <em>char</em> LanaiRegClassStrings[] = {</td></tr>
<tr><th id="317">317</th><td>  <i>/* 0 */</i> <q>"GPR_with_sub_32\0"</q></td></tr>
<tr><th id="318">318</th><td>  <i>/* 16 */</i> <q>"CCR\0"</q></td></tr>
<tr><th id="319">319</th><td>  <i>/* 20 */</i> <q>"GPR\0"</q></td></tr>
<tr><th id="320">320</th><td>};</td></tr>
<tr><th id="321">321</th><td><u>#ifdef __GNUC__</u></td></tr>
<tr><th id="322">322</th><td><u>#pragma GCC diagnostic pop</u></td></tr>
<tr><th id="323">323</th><td><u>#endif</u></td></tr>
<tr><th id="324">324</th><td></td></tr>
<tr><th id="325">325</th><td><b>extern</b> <em>const</em> MCRegisterClass LanaiMCRegisterClasses[] = {</td></tr>
<tr><th id="326">326</th><td>  { GPR, GPRBits, <var>20</var>, <var>39</var>, <b>sizeof</b>(GPRBits), Lanai::GPRRegClassID, <var>1</var>, <b>true</b> },</td></tr>
<tr><th id="327">327</th><td>  { GPR_with_sub_32, GPR_with_sub_32Bits, <var>0</var>, <var>7</var>, <b>sizeof</b>(GPR_with_sub_32Bits), Lanai::GPR_with_sub_32RegClassID, <var>1</var>, <b>true</b> },</td></tr>
<tr><th id="328">328</th><td>  { CCR, CCRBits, <var>16</var>, <var>1</var>, <b>sizeof</b>(CCRBits), Lanai::CCRRegClassID, -<var>1</var>, <b>false</b> },</td></tr>
<tr><th id="329">329</th><td>};</td></tr>
<tr><th id="330">330</th><td></td></tr>
<tr><th id="331">331</th><td><i>// Lanai Dwarf&lt;-&gt;LLVM register mappings.</i></td></tr>
<tr><th id="332">332</th><td><b>extern</b> <em>const</em> MCRegisterInfo::DwarfLLVMRegPair LanaiDwarfFlavour0Dwarf2L[] = {</td></tr>
<tr><th id="333">333</th><td>  { <var>0U</var>, Lanai::R0 },</td></tr>
<tr><th id="334">334</th><td>  { <var>1U</var>, Lanai::R1 },</td></tr>
<tr><th id="335">335</th><td>  { <var>2U</var>, Lanai::R2 },</td></tr>
<tr><th id="336">336</th><td>  { <var>3U</var>, Lanai::R3 },</td></tr>
<tr><th id="337">337</th><td>  { <var>4U</var>, Lanai::R4 },</td></tr>
<tr><th id="338">338</th><td>  { <var>5U</var>, Lanai::R5 },</td></tr>
<tr><th id="339">339</th><td>  { <var>6U</var>, Lanai::R6 },</td></tr>
<tr><th id="340">340</th><td>  { <var>7U</var>, Lanai::R7 },</td></tr>
<tr><th id="341">341</th><td>  { <var>8U</var>, Lanai::R8 },</td></tr>
<tr><th id="342">342</th><td>  { <var>9U</var>, Lanai::R9 },</td></tr>
<tr><th id="343">343</th><td>  { <var>10U</var>, Lanai::R10 },</td></tr>
<tr><th id="344">344</th><td>  { <var>11U</var>, Lanai::R11 },</td></tr>
<tr><th id="345">345</th><td>  { <var>12U</var>, Lanai::R12 },</td></tr>
<tr><th id="346">346</th><td>  { <var>13U</var>, Lanai::R13 },</td></tr>
<tr><th id="347">347</th><td>  { <var>14U</var>, Lanai::R14 },</td></tr>
<tr><th id="348">348</th><td>  { <var>15U</var>, Lanai::R15 },</td></tr>
<tr><th id="349">349</th><td>  { <var>16U</var>, Lanai::R16 },</td></tr>
<tr><th id="350">350</th><td>  { <var>17U</var>, Lanai::R17 },</td></tr>
<tr><th id="351">351</th><td>  { <var>18U</var>, Lanai::R18 },</td></tr>
<tr><th id="352">352</th><td>  { <var>19U</var>, Lanai::R19 },</td></tr>
<tr><th id="353">353</th><td>  { <var>20U</var>, Lanai::R20 },</td></tr>
<tr><th id="354">354</th><td>  { <var>21U</var>, Lanai::R21 },</td></tr>
<tr><th id="355">355</th><td>  { <var>22U</var>, Lanai::R22 },</td></tr>
<tr><th id="356">356</th><td>  { <var>23U</var>, Lanai::R23 },</td></tr>
<tr><th id="357">357</th><td>  { <var>24U</var>, Lanai::R24 },</td></tr>
<tr><th id="358">358</th><td>  { <var>25U</var>, Lanai::R25 },</td></tr>
<tr><th id="359">359</th><td>  { <var>26U</var>, Lanai::R26 },</td></tr>
<tr><th id="360">360</th><td>  { <var>27U</var>, Lanai::R27 },</td></tr>
<tr><th id="361">361</th><td>  { <var>28U</var>, Lanai::R28 },</td></tr>
<tr><th id="362">362</th><td>  { <var>29U</var>, Lanai::R29 },</td></tr>
<tr><th id="363">363</th><td>  { <var>30U</var>, Lanai::R30 },</td></tr>
<tr><th id="364">364</th><td>  { <var>31U</var>, Lanai::R31 },</td></tr>
<tr><th id="365">365</th><td>};</td></tr>
<tr><th id="366">366</th><td><b>extern</b> <em>const</em> <em>unsigned</em> LanaiDwarfFlavour0Dwarf2LSize = array_lengthof(LanaiDwarfFlavour0Dwarf2L);</td></tr>
<tr><th id="367">367</th><td></td></tr>
<tr><th id="368">368</th><td><b>extern</b> <em>const</em> MCRegisterInfo::DwarfLLVMRegPair LanaiEHFlavour0Dwarf2L[] = {</td></tr>
<tr><th id="369">369</th><td>  { <var>0U</var>, Lanai::R0 },</td></tr>
<tr><th id="370">370</th><td>  { <var>1U</var>, Lanai::R1 },</td></tr>
<tr><th id="371">371</th><td>  { <var>2U</var>, Lanai::R2 },</td></tr>
<tr><th id="372">372</th><td>  { <var>3U</var>, Lanai::R3 },</td></tr>
<tr><th id="373">373</th><td>  { <var>4U</var>, Lanai::R4 },</td></tr>
<tr><th id="374">374</th><td>  { <var>5U</var>, Lanai::R5 },</td></tr>
<tr><th id="375">375</th><td>  { <var>6U</var>, Lanai::R6 },</td></tr>
<tr><th id="376">376</th><td>  { <var>7U</var>, Lanai::R7 },</td></tr>
<tr><th id="377">377</th><td>  { <var>8U</var>, Lanai::R8 },</td></tr>
<tr><th id="378">378</th><td>  { <var>9U</var>, Lanai::R9 },</td></tr>
<tr><th id="379">379</th><td>  { <var>10U</var>, Lanai::R10 },</td></tr>
<tr><th id="380">380</th><td>  { <var>11U</var>, Lanai::R11 },</td></tr>
<tr><th id="381">381</th><td>  { <var>12U</var>, Lanai::R12 },</td></tr>
<tr><th id="382">382</th><td>  { <var>13U</var>, Lanai::R13 },</td></tr>
<tr><th id="383">383</th><td>  { <var>14U</var>, Lanai::R14 },</td></tr>
<tr><th id="384">384</th><td>  { <var>15U</var>, Lanai::R15 },</td></tr>
<tr><th id="385">385</th><td>  { <var>16U</var>, Lanai::R16 },</td></tr>
<tr><th id="386">386</th><td>  { <var>17U</var>, Lanai::R17 },</td></tr>
<tr><th id="387">387</th><td>  { <var>18U</var>, Lanai::R18 },</td></tr>
<tr><th id="388">388</th><td>  { <var>19U</var>, Lanai::R19 },</td></tr>
<tr><th id="389">389</th><td>  { <var>20U</var>, Lanai::R20 },</td></tr>
<tr><th id="390">390</th><td>  { <var>21U</var>, Lanai::R21 },</td></tr>
<tr><th id="391">391</th><td>  { <var>22U</var>, Lanai::R22 },</td></tr>
<tr><th id="392">392</th><td>  { <var>23U</var>, Lanai::R23 },</td></tr>
<tr><th id="393">393</th><td>  { <var>24U</var>, Lanai::R24 },</td></tr>
<tr><th id="394">394</th><td>  { <var>25U</var>, Lanai::R25 },</td></tr>
<tr><th id="395">395</th><td>  { <var>26U</var>, Lanai::R26 },</td></tr>
<tr><th id="396">396</th><td>  { <var>27U</var>, Lanai::R27 },</td></tr>
<tr><th id="397">397</th><td>  { <var>28U</var>, Lanai::R28 },</td></tr>
<tr><th id="398">398</th><td>  { <var>29U</var>, Lanai::R29 },</td></tr>
<tr><th id="399">399</th><td>  { <var>30U</var>, Lanai::R30 },</td></tr>
<tr><th id="400">400</th><td>  { <var>31U</var>, Lanai::R31 },</td></tr>
<tr><th id="401">401</th><td>};</td></tr>
<tr><th id="402">402</th><td><b>extern</b> <em>const</em> <em>unsigned</em> LanaiEHFlavour0Dwarf2LSize = array_lengthof(LanaiEHFlavour0Dwarf2L);</td></tr>
<tr><th id="403">403</th><td></td></tr>
<tr><th id="404">404</th><td><b>extern</b> <em>const</em> MCRegisterInfo::DwarfLLVMRegPair LanaiDwarfFlavour0L2Dwarf[] = {</td></tr>
<tr><th id="405">405</th><td>  { Lanai::FP, <var>5U</var> },</td></tr>
<tr><th id="406">406</th><td>  { Lanai::PC, <var>2U</var> },</td></tr>
<tr><th id="407">407</th><td>  { Lanai::RCA, <var>15U</var> },</td></tr>
<tr><th id="408">408</th><td>  { Lanai::RV, <var>8U</var> },</td></tr>
<tr><th id="409">409</th><td>  { Lanai::SP, <var>4U</var> },</td></tr>
<tr><th id="410">410</th><td>  { Lanai::R0, <var>0U</var> },</td></tr>
<tr><th id="411">411</th><td>  { Lanai::R1, <var>1U</var> },</td></tr>
<tr><th id="412">412</th><td>  { Lanai::R2, <var>2U</var> },</td></tr>
<tr><th id="413">413</th><td>  { Lanai::R3, <var>3U</var> },</td></tr>
<tr><th id="414">414</th><td>  { Lanai::R4, <var>4U</var> },</td></tr>
<tr><th id="415">415</th><td>  { Lanai::R5, <var>5U</var> },</td></tr>
<tr><th id="416">416</th><td>  { Lanai::R6, <var>6U</var> },</td></tr>
<tr><th id="417">417</th><td>  { Lanai::R7, <var>7U</var> },</td></tr>
<tr><th id="418">418</th><td>  { Lanai::R8, <var>8U</var> },</td></tr>
<tr><th id="419">419</th><td>  { Lanai::R9, <var>9U</var> },</td></tr>
<tr><th id="420">420</th><td>  { Lanai::R10, <var>10U</var> },</td></tr>
<tr><th id="421">421</th><td>  { Lanai::R11, <var>11U</var> },</td></tr>
<tr><th id="422">422</th><td>  { Lanai::R12, <var>12U</var> },</td></tr>
<tr><th id="423">423</th><td>  { Lanai::R13, <var>13U</var> },</td></tr>
<tr><th id="424">424</th><td>  { Lanai::R14, <var>14U</var> },</td></tr>
<tr><th id="425">425</th><td>  { Lanai::R15, <var>15U</var> },</td></tr>
<tr><th id="426">426</th><td>  { Lanai::R16, <var>16U</var> },</td></tr>
<tr><th id="427">427</th><td>  { Lanai::R17, <var>17U</var> },</td></tr>
<tr><th id="428">428</th><td>  { Lanai::R18, <var>18U</var> },</td></tr>
<tr><th id="429">429</th><td>  { Lanai::R19, <var>19U</var> },</td></tr>
<tr><th id="430">430</th><td>  { Lanai::R20, <var>20U</var> },</td></tr>
<tr><th id="431">431</th><td>  { Lanai::R21, <var>21U</var> },</td></tr>
<tr><th id="432">432</th><td>  { Lanai::R22, <var>22U</var> },</td></tr>
<tr><th id="433">433</th><td>  { Lanai::R23, <var>23U</var> },</td></tr>
<tr><th id="434">434</th><td>  { Lanai::R24, <var>24U</var> },</td></tr>
<tr><th id="435">435</th><td>  { Lanai::R25, <var>25U</var> },</td></tr>
<tr><th id="436">436</th><td>  { Lanai::R26, <var>26U</var> },</td></tr>
<tr><th id="437">437</th><td>  { Lanai::R27, <var>27U</var> },</td></tr>
<tr><th id="438">438</th><td>  { Lanai::R28, <var>28U</var> },</td></tr>
<tr><th id="439">439</th><td>  { Lanai::R29, <var>29U</var> },</td></tr>
<tr><th id="440">440</th><td>  { Lanai::R30, <var>30U</var> },</td></tr>
<tr><th id="441">441</th><td>  { Lanai::R31, <var>31U</var> },</td></tr>
<tr><th id="442">442</th><td>  { Lanai::RR1, <var>10U</var> },</td></tr>
<tr><th id="443">443</th><td>  { Lanai::RR2, <var>11U</var> },</td></tr>
<tr><th id="444">444</th><td>};</td></tr>
<tr><th id="445">445</th><td><b>extern</b> <em>const</em> <em>unsigned</em> LanaiDwarfFlavour0L2DwarfSize = array_lengthof(LanaiDwarfFlavour0L2Dwarf);</td></tr>
<tr><th id="446">446</th><td></td></tr>
<tr><th id="447">447</th><td><b>extern</b> <em>const</em> MCRegisterInfo::DwarfLLVMRegPair LanaiEHFlavour0L2Dwarf[] = {</td></tr>
<tr><th id="448">448</th><td>  { Lanai::FP, <var>5U</var> },</td></tr>
<tr><th id="449">449</th><td>  { Lanai::PC, <var>2U</var> },</td></tr>
<tr><th id="450">450</th><td>  { Lanai::RCA, <var>15U</var> },</td></tr>
<tr><th id="451">451</th><td>  { Lanai::RV, <var>8U</var> },</td></tr>
<tr><th id="452">452</th><td>  { Lanai::SP, <var>4U</var> },</td></tr>
<tr><th id="453">453</th><td>  { Lanai::R0, <var>0U</var> },</td></tr>
<tr><th id="454">454</th><td>  { Lanai::R1, <var>1U</var> },</td></tr>
<tr><th id="455">455</th><td>  { Lanai::R2, <var>2U</var> },</td></tr>
<tr><th id="456">456</th><td>  { Lanai::R3, <var>3U</var> },</td></tr>
<tr><th id="457">457</th><td>  { Lanai::R4, <var>4U</var> },</td></tr>
<tr><th id="458">458</th><td>  { Lanai::R5, <var>5U</var> },</td></tr>
<tr><th id="459">459</th><td>  { Lanai::R6, <var>6U</var> },</td></tr>
<tr><th id="460">460</th><td>  { Lanai::R7, <var>7U</var> },</td></tr>
<tr><th id="461">461</th><td>  { Lanai::R8, <var>8U</var> },</td></tr>
<tr><th id="462">462</th><td>  { Lanai::R9, <var>9U</var> },</td></tr>
<tr><th id="463">463</th><td>  { Lanai::R10, <var>10U</var> },</td></tr>
<tr><th id="464">464</th><td>  { Lanai::R11, <var>11U</var> },</td></tr>
<tr><th id="465">465</th><td>  { Lanai::R12, <var>12U</var> },</td></tr>
<tr><th id="466">466</th><td>  { Lanai::R13, <var>13U</var> },</td></tr>
<tr><th id="467">467</th><td>  { Lanai::R14, <var>14U</var> },</td></tr>
<tr><th id="468">468</th><td>  { Lanai::R15, <var>15U</var> },</td></tr>
<tr><th id="469">469</th><td>  { Lanai::R16, <var>16U</var> },</td></tr>
<tr><th id="470">470</th><td>  { Lanai::R17, <var>17U</var> },</td></tr>
<tr><th id="471">471</th><td>  { Lanai::R18, <var>18U</var> },</td></tr>
<tr><th id="472">472</th><td>  { Lanai::R19, <var>19U</var> },</td></tr>
<tr><th id="473">473</th><td>  { Lanai::R20, <var>20U</var> },</td></tr>
<tr><th id="474">474</th><td>  { Lanai::R21, <var>21U</var> },</td></tr>
<tr><th id="475">475</th><td>  { Lanai::R22, <var>22U</var> },</td></tr>
<tr><th id="476">476</th><td>  { Lanai::R23, <var>23U</var> },</td></tr>
<tr><th id="477">477</th><td>  { Lanai::R24, <var>24U</var> },</td></tr>
<tr><th id="478">478</th><td>  { Lanai::R25, <var>25U</var> },</td></tr>
<tr><th id="479">479</th><td>  { Lanai::R26, <var>26U</var> },</td></tr>
<tr><th id="480">480</th><td>  { Lanai::R27, <var>27U</var> },</td></tr>
<tr><th id="481">481</th><td>  { Lanai::R28, <var>28U</var> },</td></tr>
<tr><th id="482">482</th><td>  { Lanai::R29, <var>29U</var> },</td></tr>
<tr><th id="483">483</th><td>  { Lanai::R30, <var>30U</var> },</td></tr>
<tr><th id="484">484</th><td>  { Lanai::R31, <var>31U</var> },</td></tr>
<tr><th id="485">485</th><td>  { Lanai::RR1, <var>10U</var> },</td></tr>
<tr><th id="486">486</th><td>  { Lanai::RR2, <var>11U</var> },</td></tr>
<tr><th id="487">487</th><td>};</td></tr>
<tr><th id="488">488</th><td><b>extern</b> <em>const</em> <em>unsigned</em> LanaiEHFlavour0L2DwarfSize = array_lengthof(LanaiEHFlavour0L2Dwarf);</td></tr>
<tr><th id="489">489</th><td></td></tr>
<tr><th id="490">490</th><td><b>extern</b> <em>const</em> uint16_t LanaiRegEncodingTable[] = {</td></tr>
<tr><th id="491">491</th><td>  <var>0</var>,</td></tr>
<tr><th id="492">492</th><td>  <var>0</var>,</td></tr>
<tr><th id="493">493</th><td>  <var>0</var>,</td></tr>
<tr><th id="494">494</th><td>  <var>0</var>,</td></tr>
<tr><th id="495">495</th><td>  <var>0</var>,</td></tr>
<tr><th id="496">496</th><td>  <var>0</var>,</td></tr>
<tr><th id="497">497</th><td>  <var>0</var>,</td></tr>
<tr><th id="498">498</th><td>  <var>0</var>,</td></tr>
<tr><th id="499">499</th><td>  <var>0</var>,</td></tr>
<tr><th id="500">500</th><td>  <var>0</var>,</td></tr>
<tr><th id="501">501</th><td>  <var>0</var>,</td></tr>
<tr><th id="502">502</th><td>  <var>0</var>,</td></tr>
<tr><th id="503">503</th><td>  <var>0</var>,</td></tr>
<tr><th id="504">504</th><td>  <var>0</var>,</td></tr>
<tr><th id="505">505</th><td>  <var>0</var>,</td></tr>
<tr><th id="506">506</th><td>  <var>0</var>,</td></tr>
<tr><th id="507">507</th><td>  <var>0</var>,</td></tr>
<tr><th id="508">508</th><td>  <var>0</var>,</td></tr>
<tr><th id="509">509</th><td>  <var>0</var>,</td></tr>
<tr><th id="510">510</th><td>  <var>0</var>,</td></tr>
<tr><th id="511">511</th><td>  <var>0</var>,</td></tr>
<tr><th id="512">512</th><td>  <var>0</var>,</td></tr>
<tr><th id="513">513</th><td>  <var>0</var>,</td></tr>
<tr><th id="514">514</th><td>  <var>0</var>,</td></tr>
<tr><th id="515">515</th><td>  <var>0</var>,</td></tr>
<tr><th id="516">516</th><td>  <var>0</var>,</td></tr>
<tr><th id="517">517</th><td>  <var>0</var>,</td></tr>
<tr><th id="518">518</th><td>  <var>0</var>,</td></tr>
<tr><th id="519">519</th><td>  <var>0</var>,</td></tr>
<tr><th id="520">520</th><td>  <var>0</var>,</td></tr>
<tr><th id="521">521</th><td>  <var>0</var>,</td></tr>
<tr><th id="522">522</th><td>  <var>0</var>,</td></tr>
<tr><th id="523">523</th><td>  <var>0</var>,</td></tr>
<tr><th id="524">524</th><td>  <var>0</var>,</td></tr>
<tr><th id="525">525</th><td>  <var>0</var>,</td></tr>
<tr><th id="526">526</th><td>  <var>0</var>,</td></tr>
<tr><th id="527">527</th><td>  <var>0</var>,</td></tr>
<tr><th id="528">528</th><td>  <var>0</var>,</td></tr>
<tr><th id="529">529</th><td>  <var>0</var>,</td></tr>
<tr><th id="530">530</th><td>  <var>0</var>,</td></tr>
<tr><th id="531">531</th><td>  <var>0</var>,</td></tr>
<tr><th id="532">532</th><td>};</td></tr>
<tr><th id="533">533</th><td><em>static</em> <b>inline</b> <em>void</em> InitLanaiMCRegisterInfo(MCRegisterInfo *RI, <em>unsigned</em> RA, <em>unsigned</em> DwarfFlavour = <var>0</var>, <em>unsigned</em> EHFlavour = <var>0</var>, <em>unsigned</em> PC = <var>0</var>) {</td></tr>
<tr><th id="534">534</th><td>  RI-&gt;InitMCRegisterInfo(LanaiRegDesc, <var>41</var>, RA, PC, LanaiMCRegisterClasses, <var>3</var>, LanaiRegUnitRoots, <var>33</var>, LanaiRegDiffLists, LanaiLaneMaskLists, LanaiRegStrings, LanaiRegClassStrings, LanaiSubRegIdxLists, <var>2</var>,</td></tr>
<tr><th id="535">535</th><td>LanaiSubRegIdxRanges, LanaiRegEncodingTable);</td></tr>
<tr><th id="536">536</th><td></td></tr>
<tr><th id="537">537</th><td>  <b>switch</b> (DwarfFlavour) {</td></tr>
<tr><th id="538">538</th><td>  <b>default</b>:</td></tr>
<tr><th id="539">539</th><td>    llvm_unreachable(<q>"Unknown DWARF flavour"</q>);</td></tr>
<tr><th id="540">540</th><td>  <b>case</b> <var>0</var>:</td></tr>
<tr><th id="541">541</th><td>    RI-&gt;mapDwarfRegsToLLVMRegs(LanaiDwarfFlavour0Dwarf2L, LanaiDwarfFlavour0Dwarf2LSize, <b>false</b>);</td></tr>
<tr><th id="542">542</th><td>    <b>break</b>;</td></tr>
<tr><th id="543">543</th><td>  }</td></tr>
<tr><th id="544">544</th><td>  <b>switch</b> (EHFlavour) {</td></tr>
<tr><th id="545">545</th><td>  <b>default</b>:</td></tr>
<tr><th id="546">546</th><td>    llvm_unreachable(<q>"Unknown DWARF flavour"</q>);</td></tr>
<tr><th id="547">547</th><td>  <b>case</b> <var>0</var>:</td></tr>
<tr><th id="548">548</th><td>    RI-&gt;mapDwarfRegsToLLVMRegs(LanaiEHFlavour0Dwarf2L, LanaiEHFlavour0Dwarf2LSize, <b>true</b>);</td></tr>
<tr><th id="549">549</th><td>    <b>break</b>;</td></tr>
<tr><th id="550">550</th><td>  }</td></tr>
<tr><th id="551">551</th><td>  <b>switch</b> (DwarfFlavour) {</td></tr>
<tr><th id="552">552</th><td>  <b>default</b>:</td></tr>
<tr><th id="553">553</th><td>    llvm_unreachable(<q>"Unknown DWARF flavour"</q>);</td></tr>
<tr><th id="554">554</th><td>  <b>case</b> <var>0</var>:</td></tr>
<tr><th id="555">555</th><td>    RI-&gt;mapLLVMRegsToDwarfRegs(LanaiDwarfFlavour0L2Dwarf, LanaiDwarfFlavour0L2DwarfSize, <b>false</b>);</td></tr>
<tr><th id="556">556</th><td>    <b>break</b>;</td></tr>
<tr><th id="557">557</th><td>  }</td></tr>
<tr><th id="558">558</th><td>  <b>switch</b> (EHFlavour) {</td></tr>
<tr><th id="559">559</th><td>  <b>default</b>:</td></tr>
<tr><th id="560">560</th><td>    llvm_unreachable(<q>"Unknown DWARF flavour"</q>);</td></tr>
<tr><th id="561">561</th><td>  <b>case</b> <var>0</var>:</td></tr>
<tr><th id="562">562</th><td>    RI-&gt;mapLLVMRegsToDwarfRegs(LanaiEHFlavour0L2Dwarf, LanaiEHFlavour0L2DwarfSize, <b>true</b>);</td></tr>
<tr><th id="563">563</th><td>    <b>break</b>;</td></tr>
<tr><th id="564">564</th><td>  }</td></tr>
<tr><th id="565">565</th><td>}</td></tr>
<tr><th id="566">566</th><td></td></tr>
<tr><th id="567">567</th><td>} <i>// end namespace llvm</i></td></tr>
<tr><th id="568">568</th><td></td></tr>
<tr><th id="569">569</th><td><u>#<span data-ppcond="108">endif</span> // GET_REGINFO_MC_DESC</u></td></tr>
<tr><th id="570">570</th><td></td></tr>
<tr><th id="571">571</th><td><i>/*===- TableGen'erated file -------------------------------------*- C++ -*-===*\</i></td></tr>
<tr><th id="572">572</th><td><i>|*                                                                            *|</i></td></tr>
<tr><th id="573">573</th><td><i>|* Register Information Header Fragment                                       *|</i></td></tr>
<tr><th id="574">574</th><td><i>|*                                                                            *|</i></td></tr>
<tr><th id="575">575</th><td><i>|* Automatically generated file, do not edit!                                 *|</i></td></tr>
<tr><th id="576">576</th><td><i>|*                                                                            *|</i></td></tr>
<tr><th id="577">577</th><td><i>\*===----------------------------------------------------------------------===*/</i></td></tr>
<tr><th id="578">578</th><td></td></tr>
<tr><th id="579">579</th><td></td></tr>
<tr><th id="580">580</th><td><u>#<span data-ppcond="580">ifdef</span> <a class="macro" href="../../../../llvm/lib/Target/Lanai/LanaiRegisterInfo.h.html#18" data-ref="_M/GET_REGINFO_HEADER">GET_REGINFO_HEADER</a></u></td></tr>
<tr><th id="581">581</th><td><u>#undef <a class="macro" href="../../../../llvm/lib/Target/Lanai/LanaiRegisterInfo.h.html#18" data-ref="_M/GET_REGINFO_HEADER">GET_REGINFO_HEADER</a></u></td></tr>
<tr><th id="582">582</th><td></td></tr>
<tr><th id="583">583</th><td><u>#include <a href="../../../../llvm/include/llvm/CodeGen/TargetRegisterInfo.h.html">"llvm/CodeGen/TargetRegisterInfo.h"</a></u></td></tr>
<tr><th id="584">584</th><td></td></tr>
<tr><th id="585">585</th><td><b>namespace</b> <span class="namespace">llvm</span> {</td></tr>
<tr><th id="586">586</th><td></td></tr>
<tr><th id="587">587</th><td><b>class</b> <dfn class="type" id="llvm::LanaiFrameLowering" title='llvm::LanaiFrameLowering' data-ref="llvm::LanaiFrameLowering" data-ref-filename="llvm..LanaiFrameLowering">LanaiFrameLowering</dfn>;</td></tr>
<tr><th id="588">588</th><td></td></tr>
<tr><th id="589">589</th><td><b>struct</b> <dfn class="type def" id="llvm::LanaiGenRegisterInfo" title='llvm::LanaiGenRegisterInfo' data-ref="llvm::LanaiGenRegisterInfo" data-ref-filename="llvm..LanaiGenRegisterInfo">LanaiGenRegisterInfo</dfn> : <b>public</b> <a class="type" href="../../../../llvm/include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo" data-ref-filename="llvm..TargetRegisterInfo">TargetRegisterInfo</a> {</td></tr>
<tr><th id="590">590</th><td>  <b>explicit</b> <dfn class="decl fn" id="_ZN4llvm20LanaiGenRegisterInfoC1Ejjjjj" title='llvm::LanaiGenRegisterInfo::LanaiGenRegisterInfo' data-ref="_ZN4llvm20LanaiGenRegisterInfoC1Ejjjjj" data-ref-filename="_ZN4llvm20LanaiGenRegisterInfoC1Ejjjjj">LanaiGenRegisterInfo</dfn>(<em>unsigned</em> <dfn class="local col5 decl" id="15RA" title='RA' data-type='unsigned int' data-ref="15RA" data-ref-filename="15RA">RA</dfn>, <em>unsigned</em> <dfn class="local col6 decl" id="16D" title='D' data-type='unsigned int' data-ref="16D" data-ref-filename="16D">D</dfn> = <var>0</var>, <em>unsigned</em> <dfn class="local col7 decl" id="17E" title='E' data-type='unsigned int' data-ref="17E" data-ref-filename="17E">E</dfn> = <var>0</var>,</td></tr>
<tr><th id="591">591</th><td>      <em>unsigned</em> <dfn class="local col8 decl" id="18PC" title='PC' data-type='unsigned int' data-ref="18PC" data-ref-filename="18PC">PC</dfn> = <var>0</var>, <em>unsigned</em> <dfn class="local col9 decl" id="19HwMode" title='HwMode' data-type='unsigned int' data-ref="19HwMode" data-ref-filename="19HwMode">HwMode</dfn> = <var>0</var>);</td></tr>
<tr><th id="592">592</th><td>  <em>unsigned</em> <dfn class="virtual decl fn" id="_ZNK4llvm20LanaiGenRegisterInfo24composeSubRegIndicesImplEjj" title='llvm::LanaiGenRegisterInfo::composeSubRegIndicesImpl' data-ref="_ZNK4llvm20LanaiGenRegisterInfo24composeSubRegIndicesImplEjj" data-ref-filename="_ZNK4llvm20LanaiGenRegisterInfo24composeSubRegIndicesImplEjj">composeSubRegIndicesImpl</dfn>(<em>unsigned</em>, <em>unsigned</em>) <em>const</em> override;</td></tr>
<tr><th id="593">593</th><td>  <a class="type" href="../../../../llvm/include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask" data-ref-filename="llvm..LaneBitmask">LaneBitmask</a> <dfn class="virtual decl fn" id="_ZNK4llvm20LanaiGenRegisterInfo30composeSubRegIndexLaneMaskImplEjNS_11LaneBitmaskE" title='llvm::LanaiGenRegisterInfo::composeSubRegIndexLaneMaskImpl' data-ref="_ZNK4llvm20LanaiGenRegisterInfo30composeSubRegIndexLaneMaskImplEjNS_11LaneBitmaskE" data-ref-filename="_ZNK4llvm20LanaiGenRegisterInfo30composeSubRegIndexLaneMaskImplEjNS_11LaneBitmaskE">composeSubRegIndexLaneMaskImpl</dfn>(<em>unsigned</em>, <a class="type" href="../../../../llvm/include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask" data-ref-filename="llvm..LaneBitmask">LaneBitmask</a>) <em>const</em> override;</td></tr>
<tr><th id="594">594</th><td>  <a class="type" href="../../../../llvm/include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask" data-ref-filename="llvm..LaneBitmask">LaneBitmask</a> <dfn class="virtual decl fn" id="_ZNK4llvm20LanaiGenRegisterInfo37reverseComposeSubRegIndexLaneMaskImplEjNS_11LaneBitmaskE" title='llvm::LanaiGenRegisterInfo::reverseComposeSubRegIndexLaneMaskImpl' data-ref="_ZNK4llvm20LanaiGenRegisterInfo37reverseComposeSubRegIndexLaneMaskImplEjNS_11LaneBitmaskE" data-ref-filename="_ZNK4llvm20LanaiGenRegisterInfo37reverseComposeSubRegIndexLaneMaskImplEjNS_11LaneBitmaskE">reverseComposeSubRegIndexLaneMaskImpl</dfn>(<em>unsigned</em>, <a class="type" href="../../../../llvm/include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask" data-ref-filename="llvm..LaneBitmask">LaneBitmask</a>) <em>const</em> override;</td></tr>
<tr><th id="595">595</th><td>  <em>const</em> <a class="type" href="../../../../llvm/include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="virtual decl fn" id="_ZNK4llvm20LanaiGenRegisterInfo21getSubClassWithSubRegEPKNS_19TargetRegisterClassEj" title='llvm::LanaiGenRegisterInfo::getSubClassWithSubReg' data-ref="_ZNK4llvm20LanaiGenRegisterInfo21getSubClassWithSubRegEPKNS_19TargetRegisterClassEj" data-ref-filename="_ZNK4llvm20LanaiGenRegisterInfo21getSubClassWithSubRegEPKNS_19TargetRegisterClassEj">getSubClassWithSubReg</dfn>(<em>const</em> <a class="type" href="../../../../llvm/include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *, <em>unsigned</em>) <em>const</em> override;</td></tr>
<tr><th id="596">596</th><td>  <em>const</em> <a class="type" href="../../../../llvm/include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::RegClassWeight" title='llvm::RegClassWeight' data-ref="llvm::RegClassWeight" data-ref-filename="llvm..RegClassWeight">RegClassWeight</a> &amp;<dfn class="virtual decl fn" id="_ZNK4llvm20LanaiGenRegisterInfo17getRegClassWeightEPKNS_19TargetRegisterClassE" title='llvm::LanaiGenRegisterInfo::getRegClassWeight' data-ref="_ZNK4llvm20LanaiGenRegisterInfo17getRegClassWeightEPKNS_19TargetRegisterClassE" data-ref-filename="_ZNK4llvm20LanaiGenRegisterInfo17getRegClassWeightEPKNS_19TargetRegisterClassE">getRegClassWeight</dfn>(<em>const</em> <a class="type" href="../../../../llvm/include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col0 decl" id="20RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="20RC" data-ref-filename="20RC">RC</dfn>) <em>const</em> override;</td></tr>
<tr><th id="597">597</th><td>  <em>unsigned</em> <dfn class="virtual decl fn" id="_ZNK4llvm20LanaiGenRegisterInfo16getRegUnitWeightEj" title='llvm::LanaiGenRegisterInfo::getRegUnitWeight' data-ref="_ZNK4llvm20LanaiGenRegisterInfo16getRegUnitWeightEj" data-ref-filename="_ZNK4llvm20LanaiGenRegisterInfo16getRegUnitWeightEj">getRegUnitWeight</dfn>(<em>unsigned</em> <dfn class="local col1 decl" id="21RegUnit" title='RegUnit' data-type='unsigned int' data-ref="21RegUnit" data-ref-filename="21RegUnit">RegUnit</dfn>) <em>const</em> override;</td></tr>
<tr><th id="598">598</th><td>  <em>unsigned</em> <dfn class="virtual decl fn" id="_ZNK4llvm20LanaiGenRegisterInfo21getNumRegPressureSetsEv" title='llvm::LanaiGenRegisterInfo::getNumRegPressureSets' data-ref="_ZNK4llvm20LanaiGenRegisterInfo21getNumRegPressureSetsEv" data-ref-filename="_ZNK4llvm20LanaiGenRegisterInfo21getNumRegPressureSetsEv">getNumRegPressureSets</dfn>() <em>const</em> override;</td></tr>
<tr><th id="599">599</th><td>  <em>const</em> <em>char</em> *<dfn class="virtual decl fn" id="_ZNK4llvm20LanaiGenRegisterInfo21getRegPressureSetNameEj" title='llvm::LanaiGenRegisterInfo::getRegPressureSetName' data-ref="_ZNK4llvm20LanaiGenRegisterInfo21getRegPressureSetNameEj" data-ref-filename="_ZNK4llvm20LanaiGenRegisterInfo21getRegPressureSetNameEj">getRegPressureSetName</dfn>(<em>unsigned</em> <dfn class="local col2 decl" id="22Idx" title='Idx' data-type='unsigned int' data-ref="22Idx" data-ref-filename="22Idx">Idx</dfn>) <em>const</em> override;</td></tr>
<tr><th id="600">600</th><td>  <em>unsigned</em> <dfn class="virtual decl fn" id="_ZNK4llvm20LanaiGenRegisterInfo22getRegPressureSetLimitERKNS_15MachineFunctionEj" title='llvm::LanaiGenRegisterInfo::getRegPressureSetLimit' data-ref="_ZNK4llvm20LanaiGenRegisterInfo22getRegPressureSetLimitERKNS_15MachineFunctionEj" data-ref-filename="_ZNK4llvm20LanaiGenRegisterInfo22getRegPressureSetLimitERKNS_15MachineFunctionEj">getRegPressureSetLimit</dfn>(<em>const</em> <a class="type" href="../../../../llvm/include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col3 decl" id="23MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="23MF" data-ref-filename="23MF">MF</dfn>, <em>unsigned</em> <dfn class="local col4 decl" id="24Idx" title='Idx' data-type='unsigned int' data-ref="24Idx" data-ref-filename="24Idx">Idx</dfn>) <em>const</em> override;</td></tr>
<tr><th id="601">601</th><td>  <em>const</em> <em>int</em> *<dfn class="virtual decl fn" id="_ZNK4llvm20LanaiGenRegisterInfo23getRegClassPressureSetsEPKNS_19TargetRegisterClassE" title='llvm::LanaiGenRegisterInfo::getRegClassPressureSets' data-ref="_ZNK4llvm20LanaiGenRegisterInfo23getRegClassPressureSetsEPKNS_19TargetRegisterClassE" data-ref-filename="_ZNK4llvm20LanaiGenRegisterInfo23getRegClassPressureSetsEPKNS_19TargetRegisterClassE">getRegClassPressureSets</dfn>(<em>const</em> <a class="type" href="../../../../llvm/include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col5 decl" id="25RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="25RC" data-ref-filename="25RC">RC</dfn>) <em>const</em> override;</td></tr>
<tr><th id="602">602</th><td>  <em>const</em> <em>int</em> *<dfn class="virtual decl fn" id="_ZNK4llvm20LanaiGenRegisterInfo22getRegUnitPressureSetsEj" title='llvm::LanaiGenRegisterInfo::getRegUnitPressureSets' data-ref="_ZNK4llvm20LanaiGenRegisterInfo22getRegUnitPressureSetsEj" data-ref-filename="_ZNK4llvm20LanaiGenRegisterInfo22getRegUnitPressureSetsEj">getRegUnitPressureSets</dfn>(<em>unsigned</em> <dfn class="local col6 decl" id="26RegUnit" title='RegUnit' data-type='unsigned int' data-ref="26RegUnit" data-ref-filename="26RegUnit">RegUnit</dfn>) <em>const</em> override;</td></tr>
<tr><th id="603">603</th><td>  <a class="type" href="../../../../llvm/include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef" data-ref-filename="llvm..ArrayRef">ArrayRef</a>&lt;<em>const</em> <em>char</em> *&gt; <dfn class="virtual decl fn" id="_ZNK4llvm20LanaiGenRegisterInfo15getRegMaskNamesEv" title='llvm::LanaiGenRegisterInfo::getRegMaskNames' data-ref="_ZNK4llvm20LanaiGenRegisterInfo15getRegMaskNamesEv" data-ref-filename="_ZNK4llvm20LanaiGenRegisterInfo15getRegMaskNamesEv">getRegMaskNames</dfn>() <em>const</em> override;</td></tr>
<tr><th id="604">604</th><td>  <a class="type" href="../../../../llvm/include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef" data-ref-filename="llvm..ArrayRef">ArrayRef</a>&lt;<em>const</em> <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> *&gt; <dfn class="virtual decl fn" id="_ZNK4llvm20LanaiGenRegisterInfo11getRegMasksEv" title='llvm::LanaiGenRegisterInfo::getRegMasks' data-ref="_ZNK4llvm20LanaiGenRegisterInfo11getRegMasksEv" data-ref-filename="_ZNK4llvm20LanaiGenRegisterInfo11getRegMasksEv">getRegMasks</dfn>() <em>const</em> override;</td></tr>
<tr><th id="605">605</th><td>  <i class="doc">/// Devirtualized TargetFrameLowering.</i></td></tr>
<tr><th id="606">606</th><td>  <em>static</em> <em>const</em> <a class="type" href="#llvm::LanaiFrameLowering" title='llvm::LanaiFrameLowering' data-ref="llvm::LanaiFrameLowering" data-ref-filename="llvm..LanaiFrameLowering">LanaiFrameLowering</a> *<dfn class="decl fn" id="_ZN4llvm20LanaiGenRegisterInfo16getFrameLoweringERKNS_15MachineFunctionE" title='llvm::LanaiGenRegisterInfo::getFrameLowering' data-ref="_ZN4llvm20LanaiGenRegisterInfo16getFrameLoweringERKNS_15MachineFunctionE" data-ref-filename="_ZN4llvm20LanaiGenRegisterInfo16getFrameLoweringERKNS_15MachineFunctionE">getFrameLowering</dfn>(</td></tr>
<tr><th id="607">607</th><td>      <em>const</em> <a class="type" href="../../../../llvm/include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col7 decl" id="27MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="27MF" data-ref-filename="27MF">MF</dfn>);</td></tr>
<tr><th id="608">608</th><td>};</td></tr>
<tr><th id="609">609</th><td></td></tr>
<tr><th id="610">610</th><td><b>namespace</b> <span class="namespace">Lanai</span> { <i>// Register classes</i></td></tr>
<tr><th id="611">611</th><td>  <b>extern</b> <em>const</em> <a class="type" href="../../../../llvm/include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> <dfn class="decl" id="llvm::Lanai::GPRRegClass" title='llvm::Lanai::GPRRegClass' data-ref="llvm::Lanai::GPRRegClass" data-ref-filename="llvm..Lanai..GPRRegClass">GPRRegClass</dfn>;</td></tr>
<tr><th id="612">612</th><td>  <b>extern</b> <em>const</em> <a class="type" href="../../../../llvm/include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> <dfn class="decl" id="llvm::Lanai::GPR_with_sub_32RegClass" title='llvm::Lanai::GPR_with_sub_32RegClass' data-ref="llvm::Lanai::GPR_with_sub_32RegClass" data-ref-filename="llvm..Lanai..GPR_with_sub_32RegClass">GPR_with_sub_32RegClass</dfn>;</td></tr>
<tr><th id="613">613</th><td>  <b>extern</b> <em>const</em> <a class="type" href="../../../../llvm/include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> <dfn class="decl" id="llvm::Lanai::CCRRegClass" title='llvm::Lanai::CCRRegClass' data-ref="llvm::Lanai::CCRRegClass" data-ref-filename="llvm..Lanai..CCRRegClass">CCRRegClass</dfn>;</td></tr>
<tr><th id="614">614</th><td>} <i>// end namespace Lanai</i></td></tr>
<tr><th id="615">615</th><td></td></tr>
<tr><th id="616">616</th><td>} <i>// end namespace llvm</i></td></tr>
<tr><th id="617">617</th><td></td></tr>
<tr><th id="618">618</th><td><u>#<span data-ppcond="580">endif</span> // GET_REGINFO_HEADER</u></td></tr>
<tr><th id="619">619</th><td></td></tr>
<tr><th id="620">620</th><td><i>/*===- TableGen'erated file -------------------------------------*- C++ -*-===*\</i></td></tr>
<tr><th id="621">621</th><td><i>|*                                                                            *|</i></td></tr>
<tr><th id="622">622</th><td><i>|* Target Register and Register Classes Information                           *|</i></td></tr>
<tr><th id="623">623</th><td><i>|*                                                                            *|</i></td></tr>
<tr><th id="624">624</th><td><i>|* Automatically generated file, do not edit!                                 *|</i></td></tr>
<tr><th id="625">625</th><td><i>|*                                                                            *|</i></td></tr>
<tr><th id="626">626</th><td><i>\*===----------------------------------------------------------------------===*/</i></td></tr>
<tr><th id="627">627</th><td></td></tr>
<tr><th id="628">628</th><td></td></tr>
<tr><th id="629">629</th><td><u>#<span data-ppcond="629">ifdef</span> <span class="macro" data-ref="_M/GET_REGINFO_TARGET_DESC">GET_REGINFO_TARGET_DESC</span></u></td></tr>
<tr><th id="630">630</th><td><u>#undef GET_REGINFO_TARGET_DESC</u></td></tr>
<tr><th id="631">631</th><td></td></tr>
<tr><th id="632">632</th><td><b>namespace</b> llvm {</td></tr>
<tr><th id="633">633</th><td></td></tr>
<tr><th id="634">634</th><td><b>extern</b> <em>const</em> MCRegisterClass LanaiMCRegisterClasses[];</td></tr>
<tr><th id="635">635</th><td></td></tr>
<tr><th id="636">636</th><td><em>static</em> <em>const</em> MVT::SimpleValueType VTLists[] = {</td></tr>
<tr><th id="637">637</th><td>  <i>/* 0 */</i> MVT::i32, MVT::Other,</td></tr>
<tr><th id="638">638</th><td>};</td></tr>
<tr><th id="639">639</th><td></td></tr>
<tr><th id="640">640</th><td><em>static</em> <em>const</em> <em>char</em> *<em>const</em> SubRegIndexNameTable[] = { <q>"sub_32"</q>, <q>""</q> };</td></tr>
<tr><th id="641">641</th><td></td></tr>
<tr><th id="642">642</th><td></td></tr>
<tr><th id="643">643</th><td><em>static</em> <em>const</em> LaneBitmask SubRegIndexLaneMaskTable[] = {</td></tr>
<tr><th id="644">644</th><td>  LaneBitmask::getAll(),</td></tr>
<tr><th id="645">645</th><td>  LaneBitmask(<var>0x0000000000000001</var>), <i>// sub_32</i></td></tr>
<tr><th id="646">646</th><td> };</td></tr>
<tr><th id="647">647</th><td></td></tr>
<tr><th id="648">648</th><td></td></tr>
<tr><th id="649">649</th><td></td></tr>
<tr><th id="650">650</th><td><em>static</em> <em>const</em> TargetRegisterInfo::RegClassInfo RegClassInfos[] = {</td></tr>
<tr><th id="651">651</th><td>  <i>// Mode = 0 (Default)</i></td></tr>
<tr><th id="652">652</th><td>  { <var>32</var>, <var>32</var>, <var>32</var>, VTLists+<var>0</var> },    <i>// GPR</i></td></tr>
<tr><th id="653">653</th><td>  { <var>32</var>, <var>32</var>, <var>32</var>, VTLists+<var>0</var> },    <i>// GPR_with_sub_32</i></td></tr>
<tr><th id="654">654</th><td>  { <var>32</var>, <var>32</var>, <var>32</var>, VTLists+<var>0</var> },    <i>// CCR</i></td></tr>
<tr><th id="655">655</th><td>};</td></tr>
<tr><th id="656">656</th><td></td></tr>
<tr><th id="657">657</th><td><em>static</em> <em>const</em> TargetRegisterClass *<em>const</em> NullRegClasses[] = { <b>nullptr</b> };</td></tr>
<tr><th id="658">658</th><td></td></tr>
<tr><th id="659">659</th><td><em>static</em> <em>const</em> uint32_t GPRSubClassMask[] = {</td></tr>
<tr><th id="660">660</th><td>  <var>0x00000003</var>, </td></tr>
<tr><th id="661">661</th><td>  <var>0x00000002</var>, <i>// sub_32</i></td></tr>
<tr><th id="662">662</th><td>};</td></tr>
<tr><th id="663">663</th><td></td></tr>
<tr><th id="664">664</th><td><em>static</em> <em>const</em> uint32_t GPR_with_sub_32SubClassMask[] = {</td></tr>
<tr><th id="665">665</th><td>  <var>0x00000002</var>, </td></tr>
<tr><th id="666">666</th><td>};</td></tr>
<tr><th id="667">667</th><td></td></tr>
<tr><th id="668">668</th><td><em>static</em> <em>const</em> uint32_t CCRSubClassMask[] = {</td></tr>
<tr><th id="669">669</th><td>  <var>0x00000004</var>, </td></tr>
<tr><th id="670">670</th><td>};</td></tr>
<tr><th id="671">671</th><td></td></tr>
<tr><th id="672">672</th><td><em>static</em> <em>const</em> uint16_t SuperRegIdxSeqs[] = {</td></tr>
<tr><th id="673">673</th><td>  <i>/* 0 */</i> <var>1</var>, <var>0</var>,</td></tr>
<tr><th id="674">674</th><td>};</td></tr>
<tr><th id="675">675</th><td></td></tr>
<tr><th id="676">676</th><td><em>static</em> <em>const</em> TargetRegisterClass *<em>const</em> GPR_with_sub_32Superclasses[] = {</td></tr>
<tr><th id="677">677</th><td>  &amp;Lanai::GPRRegClass,</td></tr>
<tr><th id="678">678</th><td>  <b>nullptr</b></td></tr>
<tr><th id="679">679</th><td>};</td></tr>
<tr><th id="680">680</th><td></td></tr>
<tr><th id="681">681</th><td></td></tr>
<tr><th id="682">682</th><td><b>namespace</b> Lanai {   <i>// Register class instances</i></td></tr>
<tr><th id="683">683</th><td>  <b>extern</b> <em>const</em> TargetRegisterClass GPRRegClass = {</td></tr>
<tr><th id="684">684</th><td>    &amp;LanaiMCRegisterClasses[GPRRegClassID],</td></tr>
<tr><th id="685">685</th><td>    GPRSubClassMask,</td></tr>
<tr><th id="686">686</th><td>    SuperRegIdxSeqs + <var>0</var>,</td></tr>
<tr><th id="687">687</th><td>    LaneBitmask(<var>0x0000000000000001</var>),</td></tr>
<tr><th id="688">688</th><td>    <var>0</var>,</td></tr>
<tr><th id="689">689</th><td>    <b>false</b>, <i>/* HasDisjunctSubRegs */</i></td></tr>
<tr><th id="690">690</th><td>    <b>false</b>, <i>/* CoveredBySubRegs */</i></td></tr>
<tr><th id="691">691</th><td>    NullRegClasses,</td></tr>
<tr><th id="692">692</th><td>    <b>nullptr</b></td></tr>
<tr><th id="693">693</th><td>  };</td></tr>
<tr><th id="694">694</th><td></td></tr>
<tr><th id="695">695</th><td>  <b>extern</b> <em>const</em> TargetRegisterClass GPR_with_sub_32RegClass = {</td></tr>
<tr><th id="696">696</th><td>    &amp;LanaiMCRegisterClasses[GPR_with_sub_32RegClassID],</td></tr>
<tr><th id="697">697</th><td>    GPR_with_sub_32SubClassMask,</td></tr>
<tr><th id="698">698</th><td>    SuperRegIdxSeqs + <var>1</var>,</td></tr>
<tr><th id="699">699</th><td>    LaneBitmask(<var>0x0000000000000001</var>),</td></tr>
<tr><th id="700">700</th><td>    <var>0</var>,</td></tr>
<tr><th id="701">701</th><td>    <b>false</b>, <i>/* HasDisjunctSubRegs */</i></td></tr>
<tr><th id="702">702</th><td>    <b>false</b>, <i>/* CoveredBySubRegs */</i></td></tr>
<tr><th id="703">703</th><td>    GPR_with_sub_32Superclasses,</td></tr>
<tr><th id="704">704</th><td>    <b>nullptr</b></td></tr>
<tr><th id="705">705</th><td>  };</td></tr>
<tr><th id="706">706</th><td></td></tr>
<tr><th id="707">707</th><td>  <b>extern</b> <em>const</em> TargetRegisterClass CCRRegClass = {</td></tr>
<tr><th id="708">708</th><td>    &amp;LanaiMCRegisterClasses[CCRRegClassID],</td></tr>
<tr><th id="709">709</th><td>    CCRSubClassMask,</td></tr>
<tr><th id="710">710</th><td>    SuperRegIdxSeqs + <var>1</var>,</td></tr>
<tr><th id="711">711</th><td>    LaneBitmask(<var>0x0000000000000001</var>),</td></tr>
<tr><th id="712">712</th><td>    <var>0</var>,</td></tr>
<tr><th id="713">713</th><td>    <b>false</b>, <i>/* HasDisjunctSubRegs */</i></td></tr>
<tr><th id="714">714</th><td>    <b>false</b>, <i>/* CoveredBySubRegs */</i></td></tr>
<tr><th id="715">715</th><td>    NullRegClasses,</td></tr>
<tr><th id="716">716</th><td>    <b>nullptr</b></td></tr>
<tr><th id="717">717</th><td>  };</td></tr>
<tr><th id="718">718</th><td></td></tr>
<tr><th id="719">719</th><td>} <i>// end namespace Lanai</i></td></tr>
<tr><th id="720">720</th><td></td></tr>
<tr><th id="721">721</th><td><b>namespace</b> {</td></tr>
<tr><th id="722">722</th><td>  <em>const</em> TargetRegisterClass *<em>const</em> RegisterClasses[] = {</td></tr>
<tr><th id="723">723</th><td>    &amp;Lanai::GPRRegClass,</td></tr>
<tr><th id="724">724</th><td>    &amp;Lanai::GPR_with_sub_32RegClass,</td></tr>
<tr><th id="725">725</th><td>    &amp;Lanai::CCRRegClass,</td></tr>
<tr><th id="726">726</th><td>  };</td></tr>
<tr><th id="727">727</th><td>} <i>// end anonymous namespace</i></td></tr>
<tr><th id="728">728</th><td></td></tr>
<tr><th id="729">729</th><td><em>static</em> <em>const</em> TargetRegisterInfoDesc LanaiRegInfoDesc[] = { <i>// Extra Descriptors</i></td></tr>
<tr><th id="730">730</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="731">731</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="732">732</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="733">733</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="734">734</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="735">735</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="736">736</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="737">737</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="738">738</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="739">739</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="740">740</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="741">741</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="742">742</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="743">743</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="744">744</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="745">745</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="746">746</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="747">747</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="748">748</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="749">749</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="750">750</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="751">751</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="752">752</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="753">753</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="754">754</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="755">755</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="756">756</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="757">757</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="758">758</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="759">759</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="760">760</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="761">761</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="762">762</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="763">763</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="764">764</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="765">765</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="766">766</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="767">767</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="768">768</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="769">769</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="770">770</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="771">771</th><td>};</td></tr>
<tr><th id="772">772</th><td><em>unsigned</em> LanaiGenRegisterInfo::composeSubRegIndicesImpl(<em>unsigned</em> IdxA, <em>unsigned</em> IdxB) <em>const</em> {</td></tr>
<tr><th id="773">773</th><td>  <em>static</em> <em>const</em> uint8_t Rows[<var>1</var>][<var>1</var>] = {</td></tr>
<tr><th id="774">774</th><td>    { <var>0</var>, },</td></tr>
<tr><th id="775">775</th><td>  };</td></tr>
<tr><th id="776">776</th><td></td></tr>
<tr><th id="777">777</th><td>  --IdxA; assert(IdxA &lt; <var>1</var>);</td></tr>
<tr><th id="778">778</th><td>  --IdxB; assert(IdxB &lt; <var>1</var>);</td></tr>
<tr><th id="779">779</th><td>  <b>return</b> Rows[<var>0</var>][IdxB];</td></tr>
<tr><th id="780">780</th><td>}</td></tr>
<tr><th id="781">781</th><td></td></tr>
<tr><th id="782">782</th><td>  <b>struct</b> MaskRolOp {</td></tr>
<tr><th id="783">783</th><td>    LaneBitmask Mask;</td></tr>
<tr><th id="784">784</th><td>    uint8_t  RotateLeft;</td></tr>
<tr><th id="785">785</th><td>  };</td></tr>
<tr><th id="786">786</th><td>  <em>static</em> <em>const</em> MaskRolOp LaneMaskComposeSequences[] = {</td></tr>
<tr><th id="787">787</th><td>    { LaneBitmask(<var>0xFFFFFFFFFFFFFFFF</var>),  <var>0</var> }, { LaneBitmask::getNone(), <var>0</var> }  <i>// Sequence 0</i></td></tr>
<tr><th id="788">788</th><td>  };</td></tr>
<tr><th id="789">789</th><td>  <em>static</em> <em>const</em> MaskRolOp *<em>const</em> CompositeSequences[] = {</td></tr>
<tr><th id="790">790</th><td>    &amp;LaneMaskComposeSequences[<var>0</var>] <i>// to sub_32</i></td></tr>
<tr><th id="791">791</th><td>  };</td></tr>
<tr><th id="792">792</th><td></td></tr>
<tr><th id="793">793</th><td>LaneBitmask LanaiGenRegisterInfo::composeSubRegIndexLaneMaskImpl(<em>unsigned</em> IdxA, LaneBitmask LaneMask) <em>const</em> {</td></tr>
<tr><th id="794">794</th><td>  --IdxA; assert(IdxA &lt; <var>1</var> &amp;&amp; <q>"Subregister index out of bounds"</q>);</td></tr>
<tr><th id="795">795</th><td>  LaneBitmask Result;</td></tr>
<tr><th id="796">796</th><td>  <b>for</b> (<em>const</em> MaskRolOp *Ops = CompositeSequences[IdxA]; Ops-&gt;Mask.any(); ++Ops) {</td></tr>
<tr><th id="797">797</th><td>    LaneBitmask::Type M = LaneMask.getAsInteger() &amp; Ops-&gt;Mask.getAsInteger();</td></tr>
<tr><th id="798">798</th><td>    <b>if</b> (<em>unsigned</em> S = Ops-&gt;RotateLeft)</td></tr>
<tr><th id="799">799</th><td>      Result |= LaneBitmask((M &lt;&lt; S) | (M &gt;&gt; (LaneBitmask::BitWidth - S)));</td></tr>
<tr><th id="800">800</th><td>    <b>else</b></td></tr>
<tr><th id="801">801</th><td>      Result |= LaneBitmask(M);</td></tr>
<tr><th id="802">802</th><td>  }</td></tr>
<tr><th id="803">803</th><td>  <b>return</b> Result;</td></tr>
<tr><th id="804">804</th><td>}</td></tr>
<tr><th id="805">805</th><td></td></tr>
<tr><th id="806">806</th><td>LaneBitmask LanaiGenRegisterInfo::reverseComposeSubRegIndexLaneMaskImpl(<em>unsigned</em> IdxA,  LaneBitmask LaneMask) <em>const</em> {</td></tr>
<tr><th id="807">807</th><td>  LaneMask &amp;= getSubRegIndexLaneMask(IdxA);</td></tr>
<tr><th id="808">808</th><td>  --IdxA; assert(IdxA &lt; <var>1</var> &amp;&amp; <q>"Subregister index out of bounds"</q>);</td></tr>
<tr><th id="809">809</th><td>  LaneBitmask Result;</td></tr>
<tr><th id="810">810</th><td>  <b>for</b> (<em>const</em> MaskRolOp *Ops = CompositeSequences[IdxA]; Ops-&gt;Mask.any(); ++Ops) {</td></tr>
<tr><th id="811">811</th><td>    LaneBitmask::Type M = LaneMask.getAsInteger();</td></tr>
<tr><th id="812">812</th><td>    <b>if</b> (<em>unsigned</em> S = Ops-&gt;RotateLeft)</td></tr>
<tr><th id="813">813</th><td>      Result |= LaneBitmask((M &gt;&gt; S) | (M &lt;&lt; (LaneBitmask::BitWidth - S)));</td></tr>
<tr><th id="814">814</th><td>    <b>else</b></td></tr>
<tr><th id="815">815</th><td>      Result |= LaneBitmask(M);</td></tr>
<tr><th id="816">816</th><td>  }</td></tr>
<tr><th id="817">817</th><td>  <b>return</b> Result;</td></tr>
<tr><th id="818">818</th><td>}</td></tr>
<tr><th id="819">819</th><td></td></tr>
<tr><th id="820">820</th><td><em>const</em> TargetRegisterClass *LanaiGenRegisterInfo::getSubClassWithSubReg(<em>const</em> TargetRegisterClass *RC, <em>unsigned</em> Idx) <em>const</em> {</td></tr>
<tr><th id="821">821</th><td>  <em>static</em> <em>const</em> uint8_t Table[<var>3</var>][<var>1</var>] = {</td></tr>
<tr><th id="822">822</th><td>    {	<i>// GPR</i></td></tr>
<tr><th id="823">823</th><td>      <var>2</var>,	<i>// sub_32 -&gt; GPR_with_sub_32</i></td></tr>
<tr><th id="824">824</th><td>    },</td></tr>
<tr><th id="825">825</th><td>    {	<i>// GPR_with_sub_32</i></td></tr>
<tr><th id="826">826</th><td>      <var>2</var>,	<i>// sub_32 -&gt; GPR_with_sub_32</i></td></tr>
<tr><th id="827">827</th><td>    },</td></tr>
<tr><th id="828">828</th><td>    {	<i>// CCR</i></td></tr>
<tr><th id="829">829</th><td>      <var>0</var>,	<i>// sub_32</i></td></tr>
<tr><th id="830">830</th><td>    },</td></tr>
<tr><th id="831">831</th><td>  };</td></tr>
<tr><th id="832">832</th><td>  assert(RC &amp;&amp; <q>"Missing regclass"</q>);</td></tr>
<tr><th id="833">833</th><td>  <b>if</b> (!Idx) <b>return</b> RC;</td></tr>
<tr><th id="834">834</th><td>  --Idx;</td></tr>
<tr><th id="835">835</th><td>  assert(Idx &lt; <var>1</var> &amp;&amp; <q>"Bad subreg"</q>);</td></tr>
<tr><th id="836">836</th><td>  <em>unsigned</em> TV = Table[RC-&gt;getID()][Idx];</td></tr>
<tr><th id="837">837</th><td>  <b>return</b> TV ? getRegClass(TV - <var>1</var>) : <b>nullptr</b>;</td></tr>
<tr><th id="838">838</th><td>}</td></tr>
<tr><th id="839">839</th><td></td></tr>
<tr><th id="840">840</th><td><i class="doc">/// Get the weight in units of pressure for this register class.</i></td></tr>
<tr><th id="841">841</th><td><em>const</em> RegClassWeight &amp;LanaiGenRegisterInfo::</td></tr>
<tr><th id="842">842</th><td>getRegClassWeight(<em>const</em> TargetRegisterClass *RC) <em>const</em> {</td></tr>
<tr><th id="843">843</th><td>  <em>static</em> <em>const</em> RegClassWeight RCWeightTable[] = {</td></tr>
<tr><th id="844">844</th><td>    {<var>1</var>, <var>32</var>},  	<i>// GPR</i></td></tr>
<tr><th id="845">845</th><td>    {<var>1</var>, <var>7</var>},  	<i>// GPR_with_sub_32</i></td></tr>
<tr><th id="846">846</th><td>    {<var>0</var>, <var>0</var>},  	<i>// CCR</i></td></tr>
<tr><th id="847">847</th><td>  };</td></tr>
<tr><th id="848">848</th><td>  <b>return</b> RCWeightTable[RC-&gt;getID()];</td></tr>
<tr><th id="849">849</th><td>}</td></tr>
<tr><th id="850">850</th><td></td></tr>
<tr><th id="851">851</th><td><i class="doc">/// Get the weight in units of pressure for this register unit.</i></td></tr>
<tr><th id="852">852</th><td><em>unsigned</em> LanaiGenRegisterInfo::</td></tr>
<tr><th id="853">853</th><td>getRegUnitWeight(<em>unsigned</em> RegUnit) <em>const</em> {</td></tr>
<tr><th id="854">854</th><td>  assert(RegUnit &lt; <var>33</var> &amp;&amp; <q>"invalid register unit"</q>);</td></tr>
<tr><th id="855">855</th><td>  <i>// All register units have unit weight.</i></td></tr>
<tr><th id="856">856</th><td>  <b>return</b> <var>1</var>;</td></tr>
<tr><th id="857">857</th><td>}</td></tr>
<tr><th id="858">858</th><td></td></tr>
<tr><th id="859">859</th><td></td></tr>
<tr><th id="860">860</th><td><i>// Get the number of dimensions of register pressure.</i></td></tr>
<tr><th id="861">861</th><td><em>unsigned</em> LanaiGenRegisterInfo::getNumRegPressureSets() <em>const</em> {</td></tr>
<tr><th id="862">862</th><td>  <b>return</b> <var>2</var>;</td></tr>
<tr><th id="863">863</th><td>}</td></tr>
<tr><th id="864">864</th><td></td></tr>
<tr><th id="865">865</th><td><i>// Get the name of this register unit pressure set.</i></td></tr>
<tr><th id="866">866</th><td><em>const</em> <em>char</em> *LanaiGenRegisterInfo::</td></tr>
<tr><th id="867">867</th><td>getRegPressureSetName(<em>unsigned</em> Idx) <em>const</em> {</td></tr>
<tr><th id="868">868</th><td>  <em>static</em> <em>const</em> <em>char</em> *<em>const</em> PressureNameTable[] = {</td></tr>
<tr><th id="869">869</th><td>    <q>"GPR_with_sub_32"</q>,</td></tr>
<tr><th id="870">870</th><td>    <q>"GPR"</q>,</td></tr>
<tr><th id="871">871</th><td>  };</td></tr>
<tr><th id="872">872</th><td>  <b>return</b> PressureNameTable[Idx];</td></tr>
<tr><th id="873">873</th><td>}</td></tr>
<tr><th id="874">874</th><td></td></tr>
<tr><th id="875">875</th><td><i>// Get the register unit pressure limit for this dimension.</i></td></tr>
<tr><th id="876">876</th><td><i>// This limit must be adjusted dynamically for reserved registers.</i></td></tr>
<tr><th id="877">877</th><td><em>unsigned</em> LanaiGenRegisterInfo::</td></tr>
<tr><th id="878">878</th><td>getRegPressureSetLimit(<em>const</em> MachineFunction &amp;MF, <em>unsigned</em> Idx) <em>const</em> {</td></tr>
<tr><th id="879">879</th><td>  <em>static</em> <em>const</em> uint8_t PressureLimitTable[] = {</td></tr>
<tr><th id="880">880</th><td>    <var>7</var>,  	<i>// 0: GPR_with_sub_32</i></td></tr>
<tr><th id="881">881</th><td>    <var>32</var>,  	<i>// 1: GPR</i></td></tr>
<tr><th id="882">882</th><td>  };</td></tr>
<tr><th id="883">883</th><td>  <b>return</b> PressureLimitTable[Idx];</td></tr>
<tr><th id="884">884</th><td>}</td></tr>
<tr><th id="885">885</th><td></td></tr>
<tr><th id="886">886</th><td><i class="doc">/// Table of pressure sets per register class or unit.</i></td></tr>
<tr><th id="887">887</th><td><em>static</em> <em>const</em> <em>int</em> RCSetsTable[] = {</td></tr>
<tr><th id="888">888</th><td>  <i>/* 0 */</i> <var>0</var>, <var>1</var>, -<var>1</var>,</td></tr>
<tr><th id="889">889</th><td>};</td></tr>
<tr><th id="890">890</th><td></td></tr>
<tr><th id="891">891</th><td><i class="doc">/// Get the dimensions of register pressure impacted by this register class.</i></td></tr>
<tr><th id="892">892</th><td><i class="doc">/// Returns a -1 terminated array of pressure set IDs</i></td></tr>
<tr><th id="893">893</th><td><em>const</em> <em>int</em> *LanaiGenRegisterInfo::</td></tr>
<tr><th id="894">894</th><td>getRegClassPressureSets(<em>const</em> TargetRegisterClass *RC) <em>const</em> {</td></tr>
<tr><th id="895">895</th><td>  <em>static</em> <em>const</em> uint8_t RCSetStartTable[] = {</td></tr>
<tr><th id="896">896</th><td>    <var>1</var>,<var>0</var>,<var>2</var>,};</td></tr>
<tr><th id="897">897</th><td>  <b>return</b> &amp;RCSetsTable[RCSetStartTable[RC-&gt;getID()]];</td></tr>
<tr><th id="898">898</th><td>}</td></tr>
<tr><th id="899">899</th><td></td></tr>
<tr><th id="900">900</th><td><i class="doc">/// Get the dimensions of register pressure impacted by this register unit.</i></td></tr>
<tr><th id="901">901</th><td><i class="doc">/// Returns a -1 terminated array of pressure set IDs</i></td></tr>
<tr><th id="902">902</th><td><em>const</em> <em>int</em> *LanaiGenRegisterInfo::</td></tr>
<tr><th id="903">903</th><td>getRegUnitPressureSets(<em>unsigned</em> RegUnit) <em>const</em> {</td></tr>
<tr><th id="904">904</th><td>  assert(RegUnit &lt; <var>33</var> &amp;&amp; <q>"invalid register unit"</q>);</td></tr>
<tr><th id="905">905</th><td>  <em>static</em> <em>const</em> uint8_t RUSetStartTable[] = {</td></tr>
<tr><th id="906">906</th><td>    <var>0</var>,<var>0</var>,<var>0</var>,<var>0</var>,<var>0</var>,<var>2</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>0</var>,<var>0</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,};</td></tr>
<tr><th id="907">907</th><td>  <b>return</b> &amp;RCSetsTable[RUSetStartTable[RegUnit]];</td></tr>
<tr><th id="908">908</th><td>}</td></tr>
<tr><th id="909">909</th><td></td></tr>
<tr><th id="910">910</th><td><b>extern</b> <em>const</em> MCRegisterDesc LanaiRegDesc[];</td></tr>
<tr><th id="911">911</th><td><b>extern</b> <em>const</em> MCPhysReg LanaiRegDiffLists[];</td></tr>
<tr><th id="912">912</th><td><b>extern</b> <em>const</em> LaneBitmask LanaiLaneMaskLists[];</td></tr>
<tr><th id="913">913</th><td><b>extern</b> <em>const</em> <em>char</em> LanaiRegStrings[];</td></tr>
<tr><th id="914">914</th><td><b>extern</b> <em>const</em> <em>char</em> LanaiRegClassStrings[];</td></tr>
<tr><th id="915">915</th><td><b>extern</b> <em>const</em> MCPhysReg LanaiRegUnitRoots[][<var>2</var>];</td></tr>
<tr><th id="916">916</th><td><b>extern</b> <em>const</em> uint16_t LanaiSubRegIdxLists[];</td></tr>
<tr><th id="917">917</th><td><b>extern</b> <em>const</em> MCRegisterInfo::SubRegCoveredBits LanaiSubRegIdxRanges[];</td></tr>
<tr><th id="918">918</th><td><b>extern</b> <em>const</em> uint16_t LanaiRegEncodingTable[];</td></tr>
<tr><th id="919">919</th><td><i>// Lanai Dwarf&lt;-&gt;LLVM register mappings.</i></td></tr>
<tr><th id="920">920</th><td><b>extern</b> <em>const</em> MCRegisterInfo::DwarfLLVMRegPair LanaiDwarfFlavour0Dwarf2L[];</td></tr>
<tr><th id="921">921</th><td><b>extern</b> <em>const</em> <em>unsigned</em> LanaiDwarfFlavour0Dwarf2LSize;</td></tr>
<tr><th id="922">922</th><td></td></tr>
<tr><th id="923">923</th><td><b>extern</b> <em>const</em> MCRegisterInfo::DwarfLLVMRegPair LanaiEHFlavour0Dwarf2L[];</td></tr>
<tr><th id="924">924</th><td><b>extern</b> <em>const</em> <em>unsigned</em> LanaiEHFlavour0Dwarf2LSize;</td></tr>
<tr><th id="925">925</th><td></td></tr>
<tr><th id="926">926</th><td><b>extern</b> <em>const</em> MCRegisterInfo::DwarfLLVMRegPair LanaiDwarfFlavour0L2Dwarf[];</td></tr>
<tr><th id="927">927</th><td><b>extern</b> <em>const</em> <em>unsigned</em> LanaiDwarfFlavour0L2DwarfSize;</td></tr>
<tr><th id="928">928</th><td></td></tr>
<tr><th id="929">929</th><td><b>extern</b> <em>const</em> MCRegisterInfo::DwarfLLVMRegPair LanaiEHFlavour0L2Dwarf[];</td></tr>
<tr><th id="930">930</th><td><b>extern</b> <em>const</em> <em>unsigned</em> LanaiEHFlavour0L2DwarfSize;</td></tr>
<tr><th id="931">931</th><td></td></tr>
<tr><th id="932">932</th><td>LanaiGenRegisterInfo::</td></tr>
<tr><th id="933">933</th><td>LanaiGenRegisterInfo(<em>unsigned</em> RA, <em>unsigned</em> DwarfFlavour, <em>unsigned</em> EHFlavour,</td></tr>
<tr><th id="934">934</th><td>      <em>unsigned</em> PC, <em>unsigned</em> HwMode)</td></tr>
<tr><th id="935">935</th><td>  : TargetRegisterInfo(LanaiRegInfoDesc, RegisterClasses, RegisterClasses+<var>3</var>,</td></tr>
<tr><th id="936">936</th><td>             SubRegIndexNameTable, SubRegIndexLaneMaskTable,</td></tr>
<tr><th id="937">937</th><td>             LaneBitmask(<var>0xFFFFFFFFFFFFFFFE</var>), RegClassInfos, HwMode) {</td></tr>
<tr><th id="938">938</th><td>  InitMCRegisterInfo(LanaiRegDesc, <var>41</var>, RA, PC,</td></tr>
<tr><th id="939">939</th><td>                     LanaiMCRegisterClasses, <var>3</var>,</td></tr>
<tr><th id="940">940</th><td>                     LanaiRegUnitRoots,</td></tr>
<tr><th id="941">941</th><td>                     <var>33</var>,</td></tr>
<tr><th id="942">942</th><td>                     LanaiRegDiffLists,</td></tr>
<tr><th id="943">943</th><td>                     LanaiLaneMaskLists,</td></tr>
<tr><th id="944">944</th><td>                     LanaiRegStrings,</td></tr>
<tr><th id="945">945</th><td>                     LanaiRegClassStrings,</td></tr>
<tr><th id="946">946</th><td>                     LanaiSubRegIdxLists,</td></tr>
<tr><th id="947">947</th><td>                     <var>2</var>,</td></tr>
<tr><th id="948">948</th><td>                     LanaiSubRegIdxRanges,</td></tr>
<tr><th id="949">949</th><td>                     LanaiRegEncodingTable);</td></tr>
<tr><th id="950">950</th><td></td></tr>
<tr><th id="951">951</th><td>  <b>switch</b> (DwarfFlavour) {</td></tr>
<tr><th id="952">952</th><td>  <b>default</b>:</td></tr>
<tr><th id="953">953</th><td>    llvm_unreachable(<q>"Unknown DWARF flavour"</q>);</td></tr>
<tr><th id="954">954</th><td>  <b>case</b> <var>0</var>:</td></tr>
<tr><th id="955">955</th><td>    mapDwarfRegsToLLVMRegs(LanaiDwarfFlavour0Dwarf2L, LanaiDwarfFlavour0Dwarf2LSize, <b>false</b>);</td></tr>
<tr><th id="956">956</th><td>    <b>break</b>;</td></tr>
<tr><th id="957">957</th><td>  }</td></tr>
<tr><th id="958">958</th><td>  <b>switch</b> (EHFlavour) {</td></tr>
<tr><th id="959">959</th><td>  <b>default</b>:</td></tr>
<tr><th id="960">960</th><td>    llvm_unreachable(<q>"Unknown DWARF flavour"</q>);</td></tr>
<tr><th id="961">961</th><td>  <b>case</b> <var>0</var>:</td></tr>
<tr><th id="962">962</th><td>    mapDwarfRegsToLLVMRegs(LanaiEHFlavour0Dwarf2L, LanaiEHFlavour0Dwarf2LSize, <b>true</b>);</td></tr>
<tr><th id="963">963</th><td>    <b>break</b>;</td></tr>
<tr><th id="964">964</th><td>  }</td></tr>
<tr><th id="965">965</th><td>  <b>switch</b> (DwarfFlavour) {</td></tr>
<tr><th id="966">966</th><td>  <b>default</b>:</td></tr>
<tr><th id="967">967</th><td>    llvm_unreachable(<q>"Unknown DWARF flavour"</q>);</td></tr>
<tr><th id="968">968</th><td>  <b>case</b> <var>0</var>:</td></tr>
<tr><th id="969">969</th><td>    mapLLVMRegsToDwarfRegs(LanaiDwarfFlavour0L2Dwarf, LanaiDwarfFlavour0L2DwarfSize, <b>false</b>);</td></tr>
<tr><th id="970">970</th><td>    <b>break</b>;</td></tr>
<tr><th id="971">971</th><td>  }</td></tr>
<tr><th id="972">972</th><td>  <b>switch</b> (EHFlavour) {</td></tr>
<tr><th id="973">973</th><td>  <b>default</b>:</td></tr>
<tr><th id="974">974</th><td>    llvm_unreachable(<q>"Unknown DWARF flavour"</q>);</td></tr>
<tr><th id="975">975</th><td>  <b>case</b> <var>0</var>:</td></tr>
<tr><th id="976">976</th><td>    mapLLVMRegsToDwarfRegs(LanaiEHFlavour0L2Dwarf, LanaiEHFlavour0L2DwarfSize, <b>true</b>);</td></tr>
<tr><th id="977">977</th><td>    <b>break</b>;</td></tr>
<tr><th id="978">978</th><td>  }</td></tr>
<tr><th id="979">979</th><td>}</td></tr>
<tr><th id="980">980</th><td></td></tr>
<tr><th id="981">981</th><td><em>static</em> <em>const</em> MCPhysReg CSR_SaveList[] = { <var>0</var> };</td></tr>
<tr><th id="982">982</th><td><em>static</em> <em>const</em> uint32_t CSR_RegMask[] = { <var>0x00000000</var>, <var>0x00000000</var>, };</td></tr>
<tr><th id="983">983</th><td></td></tr>
<tr><th id="984">984</th><td></td></tr>
<tr><th id="985">985</th><td>ArrayRef&lt;<em>const</em> uint32_t *&gt; LanaiGenRegisterInfo::getRegMasks() <em>const</em> {</td></tr>
<tr><th id="986">986</th><td>  <em>static</em> <em>const</em> uint32_t *<em>const</em> Masks[] = {</td></tr>
<tr><th id="987">987</th><td>    CSR_RegMask,</td></tr>
<tr><th id="988">988</th><td>  };</td></tr>
<tr><th id="989">989</th><td>  <b>return</b> makeArrayRef(Masks);</td></tr>
<tr><th id="990">990</th><td>}</td></tr>
<tr><th id="991">991</th><td></td></tr>
<tr><th id="992">992</th><td>ArrayRef&lt;<em>const</em> <em>char</em> *&gt; LanaiGenRegisterInfo::getRegMaskNames() <em>const</em> {</td></tr>
<tr><th id="993">993</th><td>  <em>static</em> <em>const</em> <em>char</em> *<em>const</em> Names[] = {</td></tr>
<tr><th id="994">994</th><td>    <q>"CSR"</q>,</td></tr>
<tr><th id="995">995</th><td>  };</td></tr>
<tr><th id="996">996</th><td>  <b>return</b> makeArrayRef(Names);</td></tr>
<tr><th id="997">997</th><td>}</td></tr>
<tr><th id="998">998</th><td></td></tr>
<tr><th id="999">999</th><td><em>const</em> LanaiFrameLowering *</td></tr>
<tr><th id="1000">1000</th><td>LanaiGenRegisterInfo::getFrameLowering(<em>const</em> MachineFunction &amp;MF) {</td></tr>
<tr><th id="1001">1001</th><td>  <b>return</b> <b>static_cast</b>&lt;<em>const</em> LanaiFrameLowering *&gt;(</td></tr>
<tr><th id="1002">1002</th><td>      MF.getSubtarget().getFrameLowering());</td></tr>
<tr><th id="1003">1003</th><td>}</td></tr>
<tr><th id="1004">1004</th><td></td></tr>
<tr><th id="1005">1005</th><td>} <i>// end namespace llvm</i></td></tr>
<tr><th id="1006">1006</th><td></td></tr>
<tr><th id="1007">1007</th><td><u>#<span data-ppcond="629">endif</span> // GET_REGINFO_TARGET_DESC</u></td></tr>
<tr><th id="1008">1008</th><td></td></tr>
<tr><th id="1009">1009</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='../../../../llvm/lib/Target/Lanai/AsmParser/LanaiAsmParser.cpp.html'>llvm/llvm/lib/Target/Lanai/AsmParser/LanaiAsmParser.cpp</a><br/>Generated on <em>2021-Jul-01</em> from project llvm revision <em>12</em>