m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/yeda_/Documents/ECE_385/ece-385/final_project/simulation/modelsim
vColor_Mapper
Z1 DXx6 sv_std 3 std 0 22 AD7iAPLo6nTIKk<N0eo=D3
Z2 !s110 1543353052
!i10b 1
!s100 =TnN5E`QnZjP5EYZbhYPZ0
IQZidD5oS5>_i5So5:P76E0
Z3 VDg1SIo80bB@j0V0VzS_@n1
!s105 Color_Mapper_sv_unit
S1
R0
Z4 w1543269210
8C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/Color_Mapper.sv
FC:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/Color_Mapper.sv
L0 2
Z5 OV;L;10.5b;63
r1
!s85 0
31
Z6 !s108 1543353052.000000
!s107 C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/Color_Mapper.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog|C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/Color_Mapper.sv|
!i113 1
Z7 o-sv -work work
Z8 !s92 -sv -work work +incdir+C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog
Z9 tCvgOpt 0
n@color_@mapper
vframe_controller
R1
R2
!i10b 1
!s100 6f<lL_cdB_heiUnK2]S3b2
I`SQUMVTI?n]d[ckEWkEjc1
R3
!s105 frame_controller_sv_unit
S1
R0
Z10 w1543309072
8C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/frame_controller.sv
FC:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/frame_controller.sv
L0 3
R5
r1
!s85 0
31
R6
!s107 C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/frame_controller.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog|C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/frame_controller.sv|
!i113 1
R7
R8
R9
vframe_number
R1
Z11 !s110 1543353051
!i10b 1
!s100 ^KZn>;ed`D`Y:bCOYdMlz0
IiU^NM>k=aHg;D=4SXUe^Q1
R3
!s105 frame_number_sv_unit
S1
R0
R4
8C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/frame_number.sv
FC:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/frame_number.sv
L0 2
R5
r1
!s85 0
31
Z12 !s108 1543353051.000000
!s107 C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/frame_number.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog|C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/frame_number.sv|
!i113 1
R7
R8
R9
vmario_cv_game
R1
Z13 !s110 1543353054
!i10b 1
!s100 1E05iEbdQNaF`LWm[`9Z01
IF8[7EZT;1]Qc]77]][C1L2
R3
!s105 mario_cv_game_sv_unit
S1
R0
R10
8C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv
FC:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv
L0 3
R5
r1
!s85 0
31
Z14 !s108 1543353054.000000
!s107 C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog|C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/mario_cv_game.sv|
!i113 1
R7
R8
R9
vRAM_param
!s110 1543353049
!i10b 1
!s100 VZ;biSNznQTYMW7F;A2V53
I_jK3iE6gn<ScWFC:Ej5ge3
R3
R0
w1543312000
8C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/RAM_param.v
FC:/Users/yeda_/Documents/ECE_385/ece-385/final_project/RAM_param.v
L0 39
R5
r1
!s85 0
31
!s108 1543353049.000000
!s107 C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/RAM_param.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/yeda_/Documents/ECE_385/ece-385/final_project|C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/RAM_param.v|
!i113 1
o-vlog01compat -work work
!s92 -vlog01compat -work work +incdir+C:/Users/yeda_/Documents/ECE_385/ece-385/final_project
R9
n@r@a@m_param
vread_frame_mux
R1
R11
!i10b 1
!s100 GfHk=`Hk_o`Q]RTbCF1Qb3
I@10GM@a>kdcoocHYGmi5<2
R3
!s105 read_frame_mux_sv_unit
S1
R0
R4
8C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/read_frame_mux.sv
FC:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/read_frame_mux.sv
L0 1
R5
r1
!s85 0
31
R12
!s107 C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/read_frame_mux.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog|C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/read_frame_mux.sv|
!i113 1
R7
R8
R9
vsprite_controller
R1
R11
!i10b 1
!s100 Pg0?0Bz^n<CgPmHBA5X<F0
ISU3nKdj^jQVGkBnTkN`e_0
R3
!s105 sprite_controller_sv_unit
S1
R0
R10
8C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/sprite_controller.sv
FC:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/sprite_controller.sv
L0 1
R5
r1
!s85 0
31
R12
!s107 C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/sprite_controller.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog|C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/sprite_controller.sv|
!i113 1
R7
R8
R9
vsprite_fifo
R1
R2
!i10b 1
!s100 DIMFMaez=?EELUeDZHNNS0
IaLKQZFbEGGc7BAFGcbVfD2
R3
!s105 sprite_fifo_sv_unit
S1
R0
R10
8C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/sprite_fifo.sv
FC:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/sprite_fifo.sv
L0 1
R5
r1
!s85 0
31
R6
!s107 C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/sprite_fifo.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog|C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/sprite_fifo.sv|
!i113 1
R7
R8
R9
vtestbench
R1
R13
!i10b 1
!s100 EKRj17lRaUMoG[UfzN9:>3
IhXUELdmAF1;ZO>GQKdE_61
R3
!s105 testbench_sv_unit
S1
R0
w1543311099
8C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/testbench.sv
FC:/Users/yeda_/Documents/ECE_385/ece-385/final_project/testbench.sv
L0 1
R5
r1
!s85 0
31
R14
!s107 C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/testbench.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/yeda_/Documents/ECE_385/ece-385/final_project|C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/testbench.sv|
!i113 1
R7
!s92 -sv -work work +incdir+C:/Users/yeda_/Documents/ECE_385/ece-385/final_project
R9
vVGA_controller
R1
R2
!i10b 1
!s100 iJW3E1z`1eZRjA@z>5M>G3
ICCc[9]8zgnO@4W[S^eN5;3
R3
!s105 VGA_controller_sv_unit
S1
R0
w1543352135
8C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/VGA_controller.sv
FC:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/VGA_controller.sv
L0 26
R5
r1
!s85 0
31
R6
!s107 C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/VGA_controller.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog|C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/VGA_controller.sv|
!i113 1
R7
R8
R9
n@v@g@a_controller
vwrite_frame_mux
R1
R11
!i10b 1
!s100 9@WPODgYC=DdPS168z9[C0
I4>K@<gl_9]]K_o^PWCQBQ2
R3
!s105 write_frame_mux_sv_unit
S1
R0
R4
8C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/write_frame_mux.sv
FC:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/write_frame_mux.sv
L0 1
R5
r1
!s85 0
31
R12
!s107 C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/write_frame_mux.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog|C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/write_frame_mux.sv|
!i113 1
R7
R8
R9
