--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml CPU_R_I_J.twx CPU_R_I_J.ncd -o CPU_R_I_J.twr CPU_R_I_J.pcf
-ucf CPU_R_I_J.ucf

Design file:              CPU_R_I_J.ncd
Physical constraint file: CPU_R_I_J.pcf
Device,package,speed:     xc7a100t,fgg484,C,-3 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock SW<0>
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
SW<1>       |    3.451(F)|      SLOW  |    1.468(F)|      SLOW  |SW_0_BUFGP        |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock SW<2> to Pad
---------------+-----------------+------------+-----------------+------------+-----------------------+--------+
               |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                       | Clock  |
Destination    |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s)      | Phase  |
---------------+-----------------+------------+-----------------+------------+-----------------------+--------+
Output_Data<1> |         9.385(F)|      SLOW  |         4.368(F)|      FAST  |SW[3]_ZF_AND_190_o     |   0.000|
Output_Data<2> |         8.681(F)|      SLOW  |         4.019(F)|      FAST  |SW[3]_OF_AND_188_o     |   0.000|
Output_Data<3> |         9.246(F)|      SLOW  |         4.286(F)|      FAST  |SW[3]_GND_1_o_AND_186_o|   0.000|
Output_Data<4> |         9.237(F)|      SLOW  |         4.383(F)|      FAST  |SW[3]_GND_1_o_AND_184_o|   0.000|
Output_Data<5> |         8.832(F)|      SLOW  |         4.054(F)|      FAST  |SW[3]_GND_1_o_AND_182_o|   0.000|
Output_Data<6> |         8.307(F)|      SLOW  |         3.787(F)|      FAST  |SW[3]_GND_1_o_AND_180_o|   0.000|
Output_Data<7> |         7.944(F)|      SLOW  |         3.627(F)|      FAST  |SW[3]_GND_1_o_AND_178_o|   0.000|
Output_Data<8> |         9.468(F)|      SLOW  |         4.450(F)|      FAST  |SW[3]_GND_1_o_AND_176_o|   0.000|
Output_Data<9> |        10.050(F)|      SLOW  |         4.799(F)|      FAST  |SW[3]_GND_1_o_AND_174_o|   0.000|
Output_Data<10>|         9.730(F)|      SLOW  |         4.464(F)|      FAST  |SW[3]_GND_1_o_AND_172_o|   0.000|
Output_Data<11>|         9.316(F)|      SLOW  |         4.306(F)|      FAST  |SW[3]_GND_1_o_AND_170_o|   0.000|
Output_Data<12>|        10.200(F)|      SLOW  |         4.827(F)|      FAST  |SW[3]_GND_1_o_AND_168_o|   0.000|
Output_Data<13>|         9.676(F)|      SLOW  |         4.499(F)|      FAST  |SW[3]_GND_1_o_AND_166_o|   0.000|
Output_Data<14>|         9.834(F)|      SLOW  |         4.643(F)|      FAST  |SW[3]_GND_1_o_AND_164_o|   0.000|
Output_Data<15>|         9.900(F)|      SLOW  |         4.643(F)|      FAST  |SW[3]_GND_1_o_AND_162_o|   0.000|
Output_Data<16>|        10.856(F)|      SLOW  |         5.196(F)|      FAST  |SW[3]_GND_1_o_AND_160_o|   0.000|
Output_Data<17>|        10.239(F)|      SLOW  |         4.924(F)|      FAST  |SW[3]_GND_1_o_AND_158_o|   0.000|
Output_Data<18>|        10.745(F)|      SLOW  |         5.151(F)|      FAST  |SW[3]_GND_1_o_AND_156_o|   0.000|
Output_Data<19>|        10.729(F)|      SLOW  |         5.162(F)|      FAST  |SW[3]_GND_1_o_AND_154_o|   0.000|
Output_Data<20>|        10.531(F)|      SLOW  |         4.995(F)|      FAST  |SW[3]_GND_1_o_AND_152_o|   0.000|
Output_Data<21>|        11.156(F)|      SLOW  |         5.445(F)|      FAST  |SW[3]_GND_1_o_AND_150_o|   0.000|
Output_Data<22>|        11.022(F)|      SLOW  |         5.328(F)|      FAST  |SW[3]_GND_1_o_AND_148_o|   0.000|
Output_Data<23>|        10.841(F)|      SLOW  |         5.204(F)|      FAST  |SW[3]_GND_1_o_AND_146_o|   0.000|
Output_Data<24>|        11.246(F)|      SLOW  |         5.399(F)|      FAST  |SW[3]_GND_1_o_AND_144_o|   0.000|
Output_Data<25>|        11.062(F)|      SLOW  |         5.317(F)|      FAST  |SW[3]_GND_1_o_AND_142_o|   0.000|
Output_Data<26>|        10.945(F)|      SLOW  |         5.245(F)|      FAST  |SW[3]_GND_1_o_AND_140_o|   0.000|
Output_Data<27>|        10.886(F)|      SLOW  |         5.204(F)|      FAST  |SW[3]_GND_1_o_AND_138_o|   0.000|
Output_Data<28>|        10.744(F)|      SLOW  |         5.184(F)|      FAST  |SW[3]_GND_1_o_AND_136_o|   0.000|
Output_Data<29>|        10.731(F)|      SLOW  |         5.144(F)|      FAST  |SW[3]_GND_1_o_AND_134_o|   0.000|
Output_Data<30>|        10.707(F)|      SLOW  |         5.144(F)|      FAST  |SW[3]_GND_1_o_AND_132_o|   0.000|
Output_Data<31>|        10.527(F)|      SLOW  |         5.124(F)|      FAST  |SW[3]_GND_1_o_AND_130_o|   0.000|
Output_Data<32>|        11.408(F)|      SLOW  |         5.605(F)|      FAST  |SW[3]_GND_1_o_AND_128_o|   0.000|
---------------+-----------------+------------+-----------------+------------+-----------------------+--------+

Clock SW<3> to Pad
--------------+-----------------+------------+-----------------+------------+------------------+--------+
              |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination   |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
--------------+-----------------+------------+-----------------+------------+------------------+--------+
Output_Data<1>|        10.065(F)|      SLOW  |         4.746(F)|      FAST  |SW[3]_ZF_AND_190_o|   0.000|
Output_Data<2>|         9.664(F)|      SLOW  |         4.522(F)|      FAST  |SW[3]_OF_AND_188_o|   0.000|
--------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock SW<4> to Pad
---------------+-----------------+------------+-----------------+------------+------------------+--------+
               |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination    |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
---------------+-----------------+------------+-----------------+------------+------------------+--------+
Output_Data<1> |         8.422(R)|      SLOW  |         3.722(R)|      FAST  |SW_4_IBUF_BUFG    |   0.000|
Output_Data<2> |         8.612(R)|      SLOW  |         3.777(R)|      FAST  |SW_4_IBUF_BUFG    |   0.000|
Output_Data<3> |         8.660(R)|      SLOW  |         3.805(R)|      FAST  |SW_4_IBUF_BUFG    |   0.000|
Output_Data<4> |         8.898(R)|      SLOW  |         3.954(R)|      FAST  |SW_4_IBUF_BUFG    |   0.000|
Output_Data<5> |         8.723(R)|      SLOW  |         3.839(R)|      FAST  |SW_4_IBUF_BUFG    |   0.000|
Output_Data<6> |         8.561(R)|      SLOW  |         3.807(R)|      FAST  |SW_4_IBUF_BUFG    |   0.000|
Output_Data<7> |         8.533(R)|      SLOW  |         3.806(R)|      FAST  |SW_4_IBUF_BUFG    |   0.000|
Output_Data<8> |         9.257(R)|      SLOW  |         4.146(R)|      FAST  |SW_4_IBUF_BUFG    |   0.000|
Output_Data<9> |         9.055(R)|      SLOW  |         4.092(R)|      FAST  |SW_4_IBUF_BUFG    |   0.000|
Output_Data<10>|         8.949(R)|      SLOW  |         3.959(R)|      FAST  |SW_4_IBUF_BUFG    |   0.000|
Output_Data<11>|         9.134(R)|      SLOW  |         4.046(R)|      FAST  |SW_4_IBUF_BUFG    |   0.000|
Output_Data<12>|         9.024(R)|      SLOW  |         4.007(R)|      FAST  |SW_4_IBUF_BUFG    |   0.000|
Output_Data<13>|         8.987(R)|      SLOW  |         4.003(R)|      FAST  |SW_4_IBUF_BUFG    |   0.000|
Output_Data<14>|         8.720(R)|      SLOW  |         3.835(R)|      FAST  |SW_4_IBUF_BUFG    |   0.000|
Output_Data<15>|         8.845(R)|      SLOW  |         3.969(R)|      FAST  |SW_4_IBUF_BUFG    |   0.000|
Output_Data<16>|         8.680(R)|      SLOW  |         3.845(R)|      FAST  |SW_4_IBUF_BUFG    |   0.000|
Output_Data<17>|         8.469(R)|      SLOW  |         3.765(R)|      FAST  |SW_4_IBUF_BUFG    |   0.000|
Output_Data<18>|         8.733(R)|      SLOW  |         3.888(R)|      FAST  |SW_4_IBUF_BUFG    |   0.000|
Output_Data<19>|         8.486(R)|      SLOW  |         3.762(R)|      FAST  |SW_4_IBUF_BUFG    |   0.000|
Output_Data<20>|         8.786(R)|      SLOW  |         3.868(R)|      FAST  |SW_4_IBUF_BUFG    |   0.000|
Output_Data<21>|         8.681(R)|      SLOW  |         3.848(R)|      FAST  |SW_4_IBUF_BUFG    |   0.000|
Output_Data<22>|         8.455(R)|      SLOW  |         3.759(R)|      FAST  |SW_4_IBUF_BUFG    |   0.000|
Output_Data<23>|         8.550(R)|      SLOW  |         3.797(R)|      FAST  |SW_4_IBUF_BUFG    |   0.000|
Output_Data<24>|         8.624(R)|      SLOW  |         3.856(R)|      FAST  |SW_4_IBUF_BUFG    |   0.000|
Output_Data<25>|         8.536(R)|      SLOW  |         3.730(R)|      FAST  |SW_4_IBUF_BUFG    |   0.000|
Output_Data<26>|         8.801(R)|      SLOW  |         3.961(R)|      FAST  |SW_4_IBUF_BUFG    |   0.000|
Output_Data<27>|         8.872(R)|      SLOW  |         3.925(R)|      FAST  |SW_4_IBUF_BUFG    |   0.000|
Output_Data<28>|         8.866(R)|      SLOW  |         3.972(R)|      FAST  |SW_4_IBUF_BUFG    |   0.000|
Output_Data<29>|         9.527(R)|      SLOW  |         4.177(R)|      FAST  |SW_4_IBUF_BUFG    |   0.000|
Output_Data<30>|         9.172(R)|      SLOW  |         4.161(R)|      FAST  |SW_4_IBUF_BUFG    |   0.000|
Output_Data<31>|         8.737(R)|      SLOW  |         3.847(R)|      FAST  |SW_4_IBUF_BUFG    |   0.000|
Output_Data<32>|         8.897(R)|      SLOW  |         3.991(R)|      FAST  |SW_4_IBUF_BUFG    |   0.000|
---------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock SW<0>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
SW<0>          |    9.284|    7.149|   10.330|    8.163|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SW<2>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
SW<0>          |         |         |   14.152|   12.017|
SW<2>          |         |         |    2.294|    2.294|
SW<3>          |         |         |    2.250|    2.250|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SW<3>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
SW<0>          |         |         |   14.152|   12.017|
SW<2>          |         |         |    0.485|    0.485|
SW<3>          |         |         |    1.329|    1.329|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SW<4>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
SW<0>          |   14.708|   12.573|         |         |
SW<2>          |    3.497|   11.492|         |         |
SW<3>          |    3.762|   11.492|         |         |
SW<4>          |    1.816|    1.816|         |         |
---------------+---------+---------+---------+---------+


Analysis completed Wed Jun 05 16:51:55 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 5087 MB



