

================================================================
== Vitis HLS Report for 'keccak_absorb_1_Pipeline_VITIS_LOOP_423_6'
================================================================
* Date:           Fri Mar 10 17:23:18 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        crypto_sign
* Solution:       solution2 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a200t-fbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  50.00 ns|  2.965 ns|    13.50 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       10|       10|  0.500 us|  0.500 us|   10|   10|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_423_6  |        8|        8|         1|          1|          1|     8|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+--------+-----+
|       Name      | BRAM_18K| DSP |   FF   |   LUT  | URAM|
+-----------------+---------+-----+--------+--------+-----+
|DSP              |        -|    -|       -|       -|    -|
|Expression       |        -|    -|       0|      22|    -|
|FIFO             |        -|    -|       -|       -|    -|
|Instance         |        -|    -|       -|       -|    -|
|Memory           |        -|    -|       -|       -|    -|
|Multiplexer      |        -|    -|       -|      27|    -|
|Register         |        -|    -|       6|       -|    -|
+-----------------+---------+-----+--------+--------+-----+
|Total            |        0|    0|       6|      49|    0|
+-----------------+---------+-----+--------+--------+-----+
|Available        |      730|  740|  269200|  134600|    0|
+-----------------+---------+-----+--------+--------+-----+
|Utilization (%)  |        0|    0|      ~0|      ~0|    0|
+-----------------+---------+-----+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln423_fu_62_p2   |         +|   0|  0|  13|           4|           1|
    |icmp_ln423_fu_56_p2  |      icmp|   0|  0|   9|           4|           5|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  22|           8|           6|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+----+-----------+-----+-----------+
    |          Name         | LUT| Input Size| Bits| Total Bits|
    +-----------------------+----+-----------+-----+-----------+
    |ap_done_int            |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_64  |   9|          2|    4|          8|
    |i_fu_30                |   9|          2|    4|          8|
    +-----------------------+----+-----------+-----+-----------+
    |Total                  |  27|          6|    9|         18|
    +-----------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------+---+----+-----+-----------+
    |     Name    | FF| LUT| Bits| Const Bits|
    +-------------+---+----+-----+-----------+
    |ap_CS_fsm    |  1|   0|    1|          0|
    |ap_done_reg  |  1|   0|    1|          0|
    |i_fu_30      |  4|   0|    4|          0|
    +-------------+---+----+-----+-----------+
    |Total        |  6|   0|    6|          0|
    +-------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+-------------------------------------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  |               Source Object               |    C Type    |
+------------+-----+-----+------------+-------------------------------------------+--------------+
|ap_clk      |   in|    1|  ap_ctrl_hs|  keccak_absorb.1_Pipeline_VITIS_LOOP_423_6|  return value|
|ap_rst      |   in|    1|  ap_ctrl_hs|  keccak_absorb.1_Pipeline_VITIS_LOOP_423_6|  return value|
|ap_start    |   in|    1|  ap_ctrl_hs|  keccak_absorb.1_Pipeline_VITIS_LOOP_423_6|  return value|
|ap_done     |  out|    1|  ap_ctrl_hs|  keccak_absorb.1_Pipeline_VITIS_LOOP_423_6|  return value|
|ap_idle     |  out|    1|  ap_ctrl_hs|  keccak_absorb.1_Pipeline_VITIS_LOOP_423_6|  return value|
|ap_ready    |  out|    1|  ap_ctrl_hs|  keccak_absorb.1_Pipeline_VITIS_LOOP_423_6|  return value|
|t_address0  |  out|    3|   ap_memory|                                          t|         array|
|t_ce0       |  out|    1|   ap_memory|                                          t|         array|
|t_we0       |  out|    1|   ap_memory|                                          t|         array|
|t_d0        |  out|    8|   ap_memory|                                          t|         array|
+------------+-----+-----+------------+-------------------------------------------+--------------+

