Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.3 (win64) Build 1682563 Mon Oct 10 19:07:27 MDT 2016
| Date         : Tue Apr 16 16:02:19 2019
| Host         : TELOPS258-7 running 64-bit Service Pack 1  (build 7601)
| Command      : report_utilization -file d:/Telops/fir-00257-Storage/reports/fir_00257_Storage_32_utilization_placed_hier.rpt -hierarchical -hierarchical_depth 5
| Design       : fir_257_top
| Device       : 7k160tfbg676-1
| Design State : Routed
-------------------------------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+---------------------------------------------------+---------------------------------------------------------------------------+------------+------------+---------+------+-------+--------+--------+--------------+
|                      Instance                     |                                   Module                                  | Total LUTs | Logic LUTs | LUTRAMs | SRLs |  FFs  | RAMB36 | RAMB18 | DSP48 Blocks |
+---------------------------------------------------+---------------------------------------------------------------------------+------------+------------+---------+------+-------+--------+--------+--------------+
| fir_257_top                                       |                                                                     (top) |      51693 |      41111 |    8548 | 2034 | 61976 |    152 |     38 |           16 |
|   (fir_257_top)                                   |                                                                     (top) |         31 |         31 |       0 |    0 |     0 |      0 |      0 |            0 |
|   AXIL_DEMUX                                      |                                                        axil32_addr_demux4 |        130 |        130 |       0 |    0 |     0 |      0 |      0 |            0 |
|   CORE_BD                                         |                                                                bd_wrapper |      48663 |      38149 |    8548 | 1966 | 57606 |    146 |     35 |            0 |
|     (CORE_BD)                                     |                                                                bd_wrapper |          1 |          1 |       0 |    0 |     0 |      0 |      0 |            0 |
|     core_wrapper_i                                |                                                              core_wrapper |      48662 |      38148 |    8548 | 1966 | 57606 |    146 |     35 |            0 |
|       (core_wrapper_i)                            |                                                              core_wrapper |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|       core_i                                      |                                                                      core |      48662 |      38148 |    8548 | 1966 | 57606 |    146 |     35 |            0 |
|         (core_i)                                  |                                                                      core |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|         INTC                                      |                                                           INTC_imp_PABUAD |        198 |        166 |      32 |    0 |   210 |      0 |      0 |            0 |
|           microblaze_0_axi_intc                   |                                              core_microblaze_0_axi_intc_0 |        198 |        166 |      32 |    0 |   210 |      0 |      0 |            0 |
|           microblaze_0_xlconcat                   |                                              core_microblaze_0_xlconcat_0 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|         MCU                                       |                                                            MCU_imp_N4RJ0G |       1830 |       1621 |      64 |  145 |  1745 |    128 |      0 |            0 |
|           mdm_1                                   |                                                              core_mdm_1_0 |        375 |        287 |       0 |   88 |   342 |      0 |      0 |            0 |
|           microblaze_0                            |                                                       core_microblaze_0_0 |       1279 |       1158 |      64 |   57 |  1340 |      0 |      0 |            0 |
|           microblaze_0_local_memory               |                                      microblaze_0_local_memory_imp_LRV7VF |        177 |        177 |       0 |    0 |    63 |    128 |      0 |            0 |
|         MemoryBuffer                              |                                                   MemoryBuffer_imp_SPXWA4 |      44176 |      33945 |    8436 | 1795 | 52498 |     18 |     33 |            0 |
|           axi_cdma_0                              |                                                         core_axi_cdma_0_0 |       2311 |       2089 |       0 |  222 |  3225 |      0 |      0 |            0 |
|           axi_cdma_1                              |                                                         core_axi_cdma_1_0 |       2305 |       2084 |       0 |  221 |  2935 |      0 |      0 |            0 |
|           axi_datamover_0                         |                                                    core_axi_datamover_0_0 |       1867 |       1611 |       0 |  256 |  1872 |      2 |      1 |            0 |
|           axi_interconnect_0                      |                                                 core_axi_interconnect_0_0 |       2201 |       1461 |     736 |    4 |  3583 |      0 |      0 |            0 |
|           axi_interconnect_1                      |                                                 core_axi_interconnect_1_0 |       2201 |       1461 |     736 |    4 |  3583 |      0 |      0 |            0 |
|           buffer_interconnect_0                   |                                              core_buffer_interconnect_0_0 |      12030 |       8440 |    3580 |   10 | 21196 |     16 |     32 |            0 |
|           dimm0_ctrl                              |                                                         core_dimm0_ctrl_0 |      10622 |       8395 |    1688 |  539 |  8052 |      0 |      0 |            0 |
|           dimm1_ctrl                              |                                                         core_dimm1_ctrl_0 |      10642 |       8407 |    1696 |  539 |  8052 |      0 |      0 |            0 |
|         axi_gpio                                  |                                                           core_axi_gpio_0 |         43 |         43 |       0 |    0 |    52 |      0 |      0 |            0 |
|           U0                                      |                                                   core_axi_gpio_0axi_gpio |         43 |         43 |       0 |    0 |    52 |      0 |      0 |            0 |
|         axi_hwicap_0                              |                                                       core_axi_hwicap_0_0 |        336 |        336 |       0 |    0 |   978 |      0 |      2 |            0 |
|           U0                                      |                                             core_axi_hwicap_0_0axi_hwicap |        336 |        336 |       0 |    0 |   978 |      0 |      2 |            0 |
|         axi_iic_0                                 |                                                          core_axi_iic_0_0 |        400 |        390 |       0 |   10 |   366 |      0 |      0 |            0 |
|           U0                                      |                                                   core_axi_iic_0_0axi_iic |        400 |        390 |       0 |   10 |   366 |      0 |      0 |            0 |
|         axi_interconnect_0                        |                                                 core_axi_interconnect_0_1 |        401 |        401 |       0 |    0 |   280 |      0 |      0 |            0 |
|           s00_couplers                            |                                                  s00_couplers_imp_134BMC2 |         17 |         17 |       0 |    0 |   144 |      0 |      0 |            0 |
|           xbar                                    |                                                               core_xbar_3 |        384 |        384 |       0 |    0 |   136 |      0 |      0 |            0 |
|         axi_quad_spi_0                            |                                                     core_axi_quad_spi_0_0 |        365 |        347 |      16 |    2 |   566 |      0 |      0 |            0 |
|           (axi_quad_spi_0)                        |                                                     core_axi_quad_spi_0_0 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|           U0                                      |                                         core_axi_quad_spi_0_0axi_quad_spi |        365 |        347 |      16 |    2 |   566 |      0 |      0 |            0 |
|         axi_timer_0                               |                                                        core_axi_timer_0_0 |        281 |        281 |       0 |    0 |   216 |      0 |      0 |            0 |
|           U0                                      |                                               core_axi_timer_0_0axi_timer |        281 |        281 |       0 |    0 |   216 |      0 |      0 |            0 |
|         axi_uart_fpga_output                      |                                               core_axi_uart_fpga_output_0 |        339 |        326 |       0 |   13 |   300 |      0 |      0 |            0 |
|           U0                                      |                                  core_axi_uart_fpga_output_0axi_uart16550 |        339 |        326 |       0 |   13 |   300 |      0 |      0 |            0 |
|         clk_wiz_1                                 |                                                          core_clk_wiz_1_0 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|           inst                                    |                                  core_clk_wiz_1_0core_clk_wiz_1_0_clk_wiz |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|         rst_clk_wiz_1_100M                        |                                                 core_rst_clk_wiz_1_100M_0 |         16 |         15 |       0 |    1 |    31 |      0 |      0 |            0 |
|           U0                                      |                                   core_rst_clk_wiz_1_100M_0proc_sys_reset |         16 |         15 |       0 |    1 |    31 |      0 |      0 |            0 |
|         xadc_wiz_0                                |                                                         core_xadc_wiz_0_0 |        277 |        277 |       0 |    0 |   364 |      0 |      0 |            0 |
|           U0                                      |                               core_xadc_wiz_0_0core_xadc_wiz_0_0_axi_xadc |        277 |        277 |       0 |    0 |   364 |      0 |      0 |            0 |
|   MGT                                             |                                                       storage_mgt_wrapper |       1208 |       1140 |       0 |   68 |  2149 |      2 |      2 |            0 |
|     (MGT)                                         |                                                       storage_mgt_wrapper |          3 |          1 |       0 |    2 |     0 |      0 |      0 |            0 |
|     FROM_PROC_FIFO                                |                                                      t_axi4_stream64_fifo |         89 |         89 |       0 |    0 |   177 |      1 |      1 |            0 |
|       agen_d512.t_axi4_stream64_afifo_d512_inst   |                                                t_axi4_stream64_afifo_d512 |         89 |         89 |       0 |    0 |   177 |      1 |      1 |            0 |
|         U0                                        |                         t_axi4_stream64_afifo_d512_fifo_generator_v13_1_2 |         89 |         89 |       0 |    0 |   177 |      1 |      1 |            0 |
|           inst_fifo_gen                           |                   t_axi4_stream64_afifo_d512_fifo_generator_v13_1_2_synth |         89 |         89 |       0 |    0 |   177 |      1 |      1 |            0 |
|     MGT                                           |                                                                 mgt_block |       1069 |       1003 |       0 |   66 |  1860 |      0 |      0 |            0 |
|       (MGT)                                       |                                                                 mgt_block |          4 |          4 |       0 |    0 |     0 |      0 |      0 |            0 |
|       CTRL                                        |                                                                  MGT_CTRL |         89 |         89 |       0 |    0 |   177 |      0 |      0 |            0 |
|         (CTRL)                                    |                                                                  MGT_CTRL |         88 |         88 |       0 |    0 |   143 |      0 |      0 |            0 |
|         core_sync                                 |                                                     double_sync_vector__1 |          0 |          0 |       0 |    0 |    20 |      0 |      0 |            0 |
|         exp_loopback_sync                         |                                        double_sync_vector__parameterized6 |          0 |          0 |       0 |    0 |     6 |      0 |      0 |            0 |
|         exp_pwrdown_sync                          |                                                            double_sync__3 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|         pll_sync                                  |                                                        double_sync_vector |          0 |          0 |       0 |    0 |     4 |      0 |      0 |            0 |
|         sync_resetn_inst                          |                                                            sync_resetn__1 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|       EXP                                         |                                                                   exp_mgt |        974 |        908 |       0 |   66 |  1669 |      0 |      0 |            0 |
|         (EXP)                                     |                                                                   exp_mgt |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|         U0                                        |                                                      exp_mgt_exp_mgt_core |        974 |        908 |       0 |   66 |  1669 |      0 |      0 |            0 |
|           (U0)                                    |                                                      exp_mgt_exp_mgt_core |          2 |          2 |       0 |    0 |     7 |      0 |      0 |            0 |
|           axi_to_ll_pdu_i                         |                                                 exp_mgt_exp_mgt_AXI_TO_LL |          1 |          1 |       0 |    0 |     1 |      0 |      0 |            0 |
|           core_reset_logic_i                      |                                               exp_mgt_exp_mgt_RESET_LOGIC |          3 |          3 |       0 |    0 |    16 |      0 |      0 |            0 |
|           exp_mgt_aurora_lane_4byte_0_i           |                                         exp_mgt_exp_mgt_AURORA_LANE_4BYTE |        191 |        187 |       0 |    4 |   314 |      0 |      0 |            0 |
|           exp_mgt_aurora_lane_4byte_1_i           |                                       exp_mgt_exp_mgt_AURORA_LANE_4BYTE_0 |        185 |        181 |       0 |    4 |   314 |      0 |      0 |            0 |
|           exp_mgt_global_logic_i                  |                                              exp_mgt_exp_mgt_GLOBAL_LOGIC |         56 |         50 |       0 |    6 |   102 |      0 |      0 |            0 |
|           exp_mgt_rx_ll_i                         |                                                     exp_mgt_exp_mgt_RX_LL |        216 |        184 |       0 |   32 |   321 |      0 |      0 |            0 |
|           exp_mgt_tx_ll_i                         |                                                     exp_mgt_exp_mgt_TX_LL |         31 |         31 |       0 |    0 |   252 |      0 |      0 |            0 |
|           gt_reset_cdc_sync                       |                                                  exp_mgt_exp_mgt_cdc_sync |          1 |          1 |       0 |    0 |     3 |      0 |      0 |            0 |
|           gt_wrapper_i                            |                                                exp_mgt_exp_mgt_GT_WRAPPER |        273 |        255 |       0 |   18 |   284 |      0 |      0 |            0 |
|           hpcnt_reset_cdc_sync                    |                                                exp_mgt_exp_mgt_cdc_sync_1 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |            0 |
|           ll_to_axi_pdu_i                         |                                                 exp_mgt_exp_mgt_LL_TO_AXI |          3 |          3 |       0 |    0 |     0 |      0 |      0 |            0 |
|           reset_sync_user_clk_cdc_sync            |                                                exp_mgt_exp_mgt_cdc_sync_2 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |            0 |
|           standard_cc_module_i                    |                                        exp_mgt_exp_mgt_STANDARD_CC_MODULE |         12 |         10 |       0 |    2 |    49 |      0 |      0 |            0 |
|       EXP_CLOCK                                   |                                                      exp_mgt_CLOCK_MODULE |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|       EXP_COMMON                                  |                                                 exp_mgt_gt_common_wrapper |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|       EXP_RESET                                   |                                               exp_mgt_SUPPORT_RESET_LOGIC |          2 |          2 |       0 |    0 |    14 |      0 |      0 |            0 |
|         (EXP_RESET)                               |                                               exp_mgt_SUPPORT_RESET_LOGIC |          2 |          2 |       0 |    0 |    10 |      0 |      0 |            0 |
|         gt_rst_r_cdc_sync                         |                                                    exp_mgt_cdc_sync_exdes |          0 |          0 |       0 |    0 |     4 |      0 |      0 |            0 |
|     TO_PROC_FIFO                                  |                                      t_axi4_stream64_fifo__parameterized1 |         47 |         47 |       0 |    0 |   112 |      1 |      1 |            0 |
|       agen_d16.t_axi4_stream64_afifo_d16_inst     |                                                 t_axi4_stream64_afifo_d16 |         47 |         47 |       0 |    0 |   112 |      1 |      1 |            0 |
|         U0                                        |                          t_axi4_stream64_afifo_d16_fifo_generator_v13_1_2 |         47 |         47 |       0 |    0 |   112 |      1 |      1 |            0 |
|           inst_fifo_gen                           |                    t_axi4_stream64_afifo_d16_fifo_generator_v13_1_2_synth |         47 |         47 |       0 |    0 |   112 |      1 |      1 |            0 |
|   U1                                              |                                                         Buffering_wrapper |       1684 |       1684 |       0 |    0 |  2221 |      4 |      1 |           16 |
|     AXIL_MEM                                      |                                                     memory_access_handler |        100 |        100 |       0 |    0 |     0 |      0 |      0 |            0 |
|     U1                                            |                                                            axis64_tid_gen |          2 |          2 |       0 |    0 |     3 |      0 |      0 |            0 |
|       (U1)                                        |                                                            axis64_tid_gen |          1 |          1 |       0 |    0 |     1 |      0 |      0 |            0 |
|       U1                                          |                                                            sync_resetn__2 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|     U2                                            |                                                                 Buffering |       1582 |       1582 |       0 |    0 |  2218 |      4 |      1 |           16 |
|       (U2)                                        |                                                                 Buffering |          3 |          3 |       0 |    0 |     0 |      0 |      0 |            0 |
|       BUF_CTRL                                    |                                                            Buffering_Ctrl |         62 |         62 |       0 |    0 |   501 |      0 |      0 |            0 |
|         (BUF_CTRL)                                |                                                            Buffering_Ctrl |         57 |         57 |       0 |    0 |   484 |      0 |      0 |            0 |
|         U0A                                       |                                                            sync_resetn__3 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|         U1B                                       |                                                            double_sync__7 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|         U1C                                       |                                                            double_sync__8 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|         U1D                                       |                                                                 Pulse_gen |          4 |          4 |       0 |    0 |     5 |      0 |      0 |            0 |
|         U1E                                       |                                                            double_sync__9 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|         U3B                                       |                                                           double_sync__10 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|         U3D                                       |                                                           double_sync__12 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|       FSM                                         |                                                             BUFFERING_FSM |       1276 |       1276 |       0 |    0 |  1263 |      0 |      0 |           16 |
|         (FSM)                                     |                                                             BUFFERING_FSM |       1276 |       1276 |       0 |    0 |  1259 |      0 |      0 |           16 |
|         WL_sync                                   |                                                               double_sync |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|         inst_sync_reset                           |                                                             sync_reset__1 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|       U11                                         |                                                        axil32_to_native96 |         39 |         39 |       0 |    0 |    54 |      0 |      0 |            0 |
|         (U11)                                     |                                                        axil32_to_native96 |         39 |         39 |       0 |    0 |    52 |      0 |      0 |            0 |
|         sync_reset_inst                           |                                                             sync_reset__2 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|       U16                                         |                                                          axis64_hole_sync |        111 |        111 |       0 |    0 |   213 |      0 |      0 |            0 |
|         (U16)                                     |                                                          axis64_hole_sync |          3 |          3 |       0 |    0 |     1 |      0 |      0 |            0 |
|         U1                                        |                                                             sync_reset__3 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|         U2                                        |                                                                axis64_reg |        106 |        106 |       0 |    0 |   207 |      0 |      0 |            0 |
|           (U2)                                    |                                                                axis64_reg |        106 |        106 |       0 |    0 |   205 |      0 |      0 |            0 |
|           U0                                      |                                                                sync_reset |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|         detect_eof.detect_frame_done0             |                                                     axis64_img_boundaries |          2 |          2 |       0 |    0 |     3 |      0 |      0 |            0 |
|           (detect_eof.detect_frame_done0)         |                                                     axis64_img_boundaries |          1 |          1 |       0 |    0 |     1 |      0 |      0 |            0 |
|           U1                                      |                                                            sync_resetn__5 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|       U2                                          |                                                       axis16_merge_axis64 |         34 |         34 |       0 |    0 |   106 |      0 |      0 |            0 |
|         U1                                        |                                                    ip_axis16_merge_axis64 |         34 |         34 |       0 |    0 |   106 |      0 |      0 |            0 |
|           (U1)                                    |                                                    ip_axis16_merge_axis64 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|           inst                                    | ip_axis16_merge_axis64_axis_dwidth_converter_v1_1_9_axis_dwidth_converter |         34 |         34 |       0 |    0 |   106 |      0 |      0 |            0 |
|       U4                                          |                                                          buffer_table_ram |          3 |          3 |       0 |    0 |     0 |      3 |      0 |            0 |
|         U0                                        |                                       buffer_table_ram_blk_mem_gen_v8_3_4 |          3 |          3 |       0 |    0 |     0 |      3 |      0 |            0 |
|           inst_blk_mem_gen                        |                                 buffer_table_ram_blk_mem_gen_v8_3_4_synth |          3 |          3 |       0 |    0 |     0 |      3 |      0 |            0 |
|       U7                                          |                                                         shift_registers_x |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|       U8                                          |                                      t_axi4_stream64_fifo__parameterized3 |         51 |         51 |       0 |    0 |    75 |      1 |      1 |            0 |
|         (U8)                                      |                                      t_axi4_stream64_fifo__parameterized3 |          2 |          2 |       0 |    0 |     1 |      0 |      0 |            0 |
|         sgen_d128.t_axi4_stream64_sfifo_d128_inst |                                                t_axi4_stream64_sfifo_d128 |         49 |         49 |       0 |    0 |    74 |      1 |      1 |            0 |
|           U0                                      |                         t_axi4_stream64_sfifo_d128_fifo_generator_v13_1_2 |         49 |         49 |       0 |    0 |    74 |      1 |      1 |            0 |
|       U9                                          |                                                            axis64_img_sof |          3 |          3 |       0 |    0 |     4 |      0 |      0 |            0 |
|         (U9)                                      |                                                            axis64_img_sof |          2 |          2 |       0 |    0 |     2 |      0 |      0 |            0 |
|         U1                                        |                                                               sync_resetn |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
+---------------------------------------------------+---------------------------------------------------------------------------+------------+------------+---------+------+-------+--------+--------+--------------+
* Note: The sum of lower-level cells may be larger than their parent cells total, due to cross-hierarchy LUT combining


