Generating HDL for page 14.17.01.1 MEM AR UNITS POS 0 AND 1 BITS-ACC at 8/22/2020 2:16:44 PM
Found combinatorial loop (need D FF) at output of gate at 3B
Found combinatorial loop (need D FF) at output of gate at 2B
Ignoring Logic Block 2E with symbol L
Found combinatorial loop (need D FF) at output of gate at 3G
Found combinatorial loop (need D FF) at output of gate at 2G
Removed 8 outputs from Gate at 1B to ignored block(s) or identical signal names
Removed 7 outputs from Gate at 2D to ignored block(s) or identical signal names
Removed 7 outputs from Gate at 1E to ignored block(s) or identical signal names
Removed 8 outputs from Gate at 1G to ignored block(s) or identical signal names
Added LAMP signal LAMP_11C8K01
Added LAMP signal LAMP_11C8J01
Generating Statement for block at 1A with output pin(s) of OUT_1A_D
	and inputs of PS_SET_MEM_AR_TO_I_AR,OUT_3B_NoPin
	and logic function of NAND
Generating Statement for block at 5B with output pin(s) of OUT_5B_NoPin
	and inputs of PS_AR_BUS_UP0B
	and logic function of NOT
Generating Statement for block at 4B with output pin(s) of OUT_4B_NoPin
	and inputs of OUT_5B_NoPin,PS_SET_MEM_AR_2_GATED
	and logic function of AND
Generating Statement for block at 3B with *latched* output pin(s) of OUT_3B_NoPin_Latch, OUT_3B_NoPin_Latch, OUT_3B_NoPin_Latch
	and inputs of OUT_4B_NoPin,OUT_2B_K
	and logic function of NOR
Generating Statement for block at 2B with *latched* output pin(s) of OUT_2B_K_Latch, OUT_2B_K_Latch, OUT_2B_K_Latch
	and inputs of OUT_3B_NoPin,OUT_4C_NoPin
	and logic function of NOR
Generating Statement for block at 1B with output pin(s) of OUT_1B_E
	and inputs of OUT_3B_NoPin
	and logic function of EQUAL
Generating Statement for block at 5C with output pin(s) of OUT_5C_NoPin
	and inputs of PS_AR_BUS_UP0B
	and logic function of EQUAL
Generating Statement for block at 4C with output pin(s) of OUT_4C_NoPin
	and inputs of OUT_5C_NoPin,PS_SET_MEM_AR_1_GATED
	and logic function of AND
Generating Statement for block at 2C with output pin(s) of OUT_2C_K
	and inputs of OUT_2B_K
	and logic function of NOT
Generating Statement for block at 1C with output pin(s) of 
	and inputs of OUT_2C_K
	and logic function of Lamp
Generating Statement for block at 5D with output pin(s) of OUT_5D_C
	and inputs of PS_ADDR_SCNR_2_POS,PS_AR_BUS_UP0B
	and logic function of NAND
Generating Statement for block at 2D with output pin(s) of OUT_2D_R, OUT_2D_R
	and inputs of OUT_2B_K
	and logic function of EQUAL
Generating Statement for block at 1D with output pin(s) of OUT_1D_A
	and inputs of OUT_2D_R,MY_LOGIC_GATE_B_OR_S
	and logic function of NOR
Generating Statement for block at 1E with output pin(s) of OUT_1E_R, OUT_1E_R
	and inputs of OUT_2G_K
	and logic function of EQUAL
Generating Statement for block at 1F with output pin(s) of OUT_1F_D
	and inputs of PS_SET_MEM_AR_TO_I_AR,OUT_3G_NoPin
	and logic function of NAND
Generating Statement for block at 5G with output pin(s) of OUT_5G_NoPin
	and inputs of PS_AR_BUS_UP1B
	and logic function of NOT
Generating Statement for block at 4G with output pin(s) of OUT_4G_NoPin
	and inputs of OUT_5G_NoPin,PS_SET_MEM_AR_2_GATED
	and logic function of AND
Generating Statement for block at 3G with *latched* output pin(s) of OUT_3G_NoPin_Latch, OUT_3G_NoPin_Latch, OUT_3G_NoPin_Latch
	and inputs of OUT_4G_NoPin,OUT_2G_K
	and logic function of NOR
Generating Statement for block at 2G with *latched* output pin(s) of OUT_2G_K_Latch, OUT_2G_K_Latch, OUT_2G_K_Latch
	and inputs of OUT_3G_NoPin,OUT_4H_NoPin
	and logic function of NOR
Generating Statement for block at 1G with output pin(s) of OUT_1G_E
	and inputs of OUT_3G_NoPin
	and logic function of EQUAL
Generating Statement for block at 5H with output pin(s) of OUT_5H_NoPin
	and inputs of PS_AR_BUS_UP1B
	and logic function of EQUAL
Generating Statement for block at 4H with output pin(s) of OUT_4H_NoPin
	and inputs of OUT_5H_NoPin,PS_SET_MEM_AR_1_GATED
	and logic function of AND
Generating Statement for block at 2H with output pin(s) of OUT_2H_E
	and inputs of OUT_2G_K
	and logic function of NOT
Generating Statement for block at 1H with output pin(s) of 
	and inputs of OUT_2H_E
	and logic function of Lamp
Generating Statement for block at 5I with output pin(s) of OUT_5I_C
	and inputs of PS_ADDR_SCNR_2_POS,PS_AR_BUS_UP1B
	and logic function of NAND
Generating Statement for block at 1I with output pin(s) of OUT_1I_A
	and inputs of OUT_1E_R,MY_LOGIC_GATE_B_OR_S
	and logic function of NOR
Generating output sheet edge signal assignment to 
	signal MS_MEM_AR_TO_I_AR_UP0B
	from gate output OUT_1A_D
Generating output sheet edge signal assignment to 
	signal MY_MEM_AR_NOT_UP0B
	from gate output OUT_1B_E
Generating output sheet edge signal assignment to 
	signal MS_AR_BUS_GTD_OUT_UP0B
	from gate output OUT_5D_C
Generating output sheet edge signal assignment to 
	signal MY_MEM_AR_UP0B
	from gate output OUT_2D_R
Generating output sheet edge signal assignment to 
	signal PY_MEM_AR_UP0B_TO_ADDR_MOD
	from gate output OUT_1D_A
Generating output sheet edge signal assignment to 
	signal MY_MEM_AR_UP1B
	from gate output OUT_1E_R
Generating output sheet edge signal assignment to 
	signal MS_MEM_AR_TO_I_AR_UP1B
	from gate output OUT_1F_D
Generating output sheet edge signal assignment to 
	signal MY_MEM_AR_NOT_UP1B
	from gate output OUT_1G_E
Generating output sheet edge signal assignment to 
	signal MS_AR_BUS_GTD_OUT_UP1B
	from gate output OUT_5I_C
Generating output sheet edge signal assignment to 
	signal PY_MEM_AR_UP1B_TO_ADDR_MOD
	from gate output OUT_1I_A
Generating D Flip Flop for block at 3B
Generating D Flip Flop for block at 2B
Generating D Flip Flop for block at 3G
Generating D Flip Flop for block at 2G
