{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1583257947551 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1583257947559 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 03 14:22:27 2020 " "Processing started: Tue Mar 03 14:22:27 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1583257947559 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583257947559 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off digital_clock -c digital_clock " "Command: quartus_map --read_settings_files=on --write_settings_files=off digital_clock -c digital_clock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583257947559 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1583257947935 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1583257947935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cnt60_a_sec.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cnt60_a_sec.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cnt60_a_sec-a " "Found design unit 1: cnt60_a_sec-a" {  } { { "CNT60_A_SEC.vhd" "" { Text "D:/intelFPGA_lite/program/Digital Clock/CNT60_A_SEC.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583257957999 ""} { "Info" "ISGN_ENTITY_NAME" "1 cnt60_a_sec " "Found entity 1: cnt60_a_sec" {  } { { "CNT60_A_SEC.vhd" "" { Text "D:/intelFPGA_lite/program/Digital Clock/CNT60_A_SEC.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583257957999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583257957999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cnt60_a_min.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cnt60_a_min.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cnt60_a_min-a " "Found design unit 1: cnt60_a_min-a" {  } { { "CNT60_A_MIN.vhd" "" { Text "D:/intelFPGA_lite/program/Digital Clock/CNT60_A_MIN.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583257958001 ""} { "Info" "ISGN_ENTITY_NAME" "1 cnt60_a_min " "Found entity 1: cnt60_a_min" {  } { { "CNT60_A_MIN.vhd" "" { Text "D:/intelFPGA_lite/program/Digital Clock/CNT60_A_MIN.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583257958001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583257958001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cnt60_a_hour.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cnt60_a_hour.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cnt24_a_hour-a " "Found design unit 1: cnt24_a_hour-a" {  } { { "CNT60_A_HOUR.vhd" "" { Text "D:/intelFPGA_lite/program/Digital Clock/CNT60_A_HOUR.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583257958002 ""} { "Info" "ISGN_ENTITY_NAME" "1 cnt24_a_hour " "Found entity 1: cnt24_a_hour" {  } { { "CNT60_A_HOUR.vhd" "" { Text "D:/intelFPGA_lite/program/Digital Clock/CNT60_A_HOUR.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583257958002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583257958002 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "std_logi CNT60_A_HOUR.vhd(13) " "VHDL error at CNT60_A_HOUR.vhd(13): object \"std_logi\" is used but not declared" {  } { { "CNT60_A_HOUR.vhd" "" { Text "D:/intelFPGA_lite/program/Digital Clock/CNT60_A_HOUR.vhd" 13 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1583257958003 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "694 " "Peak virtual memory: 694 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1583257958097 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Mar 03 14:22:38 2020 " "Processing ended: Tue Mar 03 14:22:38 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1583257958097 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1583257958097 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1583257958097 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1583257958097 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 1  " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1583257958690 ""}
