diff --git a/arch/riscv/boot/dts/canaan/cyberdeck.dts b/arch/riscv/boot/dts/canaan/cyberdeck.dts
new file mode 100644
index 0000000..e073895
--- /dev/null
+++ b/arch/riscv/boot/dts/canaan/cyberdeck.dts
@@ -0,0 +1,116 @@
+// SPDX-License-Identifier: GPL-2.0 OR MIT
+/*
+ * Copyright (C) 2024 Yangyu Chen <cyy@cyyself.name>
+ */
+
+#include "k230.dtsi"
+
+/ {
+	model = "Canaan CanMV-K230";
+	compatible = "canaan,canmv-k230", "canaan,kendryte-k230";
+
+	aliases {
+		serial3 = &uart3;
+		i2c0 = &i2c4;
+		i2c1 = &i2c3;
+		mmc0 = &mmc_sd0;
+		mmc1 = &mmc_sd1;
+	};
+
+	chosen {
+		stdout-path = "serial0:115200n8";
+	};
+
+	ddr: memory@0 {
+		device_type = "memory";
+		reg = <0x0 0x0 0x0 0x40000000>;
+	};
+
+	sound {
+		status                      = "okay";
+		compatible                  = "canaan,k230-audio-inno";
+		canaan,model                = "K230_I2S_INNO";
+		canaan,k230-i2s-controller  = <&i2s>;
+		canaan,k230-audio-codec     = <&inno_codec>;
+	};
+
+	pwrseq_wifi: pwrseq_wifi@0 {
+		compatible = "mmc-pwrseq-simple";
+		reset-gpios = <&gpio0 53 GPIO_ACTIVE_LOW>;
+	    post-power-on-delay-ms = <200>;
+	};
+};
+
+&uart0 {
+	status = "okay";
+};
+&uart3 {
+	status = "okay";
+};
+&mmc_sd0{
+	status = "okay";
+	no-1-8-v;
+	cap-sd-highspeed;
+	rx_delay_line = <0x0d>;
+	tx_delay_line = <0xb0>;
+	clocks = <&sd0_cclk_gate>,<&sd0_cclk_gate>;
+	clock-names = "core", "bus";
+};
+&mmc_sd1 {
+    status = "okay";
+    bus-width = <4>;
+    no-1-8-v;
+    cap-sd-highspeed;
+    disable-wp;
+    mmc-pwrseq = <&pwrseq_wifi>;
+    non-removable;
+    supports-sdio;
+    keep-power-in-suspend;
+
+    rx_delay_line = <0x0d>;
+    tx_delay_line = <0xb0>;
+    clocks = <&sd1_cclk_gate>, <&sd1_cclk_gate>;
+    clock-names = "core", "bus";
+
+    mmc_aic8800d: wifi@1 {
+        compatible = "aic8800";
+        reg = <1>;
+        wifi_chip_type = "aic8800";
+        //irq-gpios = <&gpio0 53 GPIO_ACTIVE_HIGH>;
+        clocks = <&sd1_cclk_gate>;
+        clock-names = "sdio_clk";
+        status = "okay";
+    };
+};
+&usb0 {
+	status = "okay";
+};
+&usb1 {
+	dr_mode = "host";
+	status = "okay";
+};
+
+&i2c4
+{
+	status = "okay";
+};
+
+&i2c3
+{
+	status = "okay";
+};
+
+&vo {
+	vth_line = <10>;
+};
+&mipi0
+{
+	// set to csi2
+	id = <2>;
+	reg = <0x0 0x9000a800 0x0 0x800>;
+	interrupts = <121 IRQ_TYPE_LEVEL_HIGH>;
+	resets = <&sysctl_reset K230_RESET_CSI2_REG_OFFSET K230_RESET_CSI2_TYPE
+			  K230_RESET_CSI2_DONE_BIT K230_RESET_CSI2_ASSERT_BIT>,
+	<&sysctl_reset K230_RESET_M2_REG_OFFSET K230_RESET_M2_TYPE
+		 K230_RESET_M2_DONE_BIT K230_RESET_M2_ASSERT_BIT>;
+};
