Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri Nov  2 16:44:31 2018
| Host         : asus running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file fpga_control_sets_placed.rpt
| Design       : fpga
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     9 |
| Unused register locations in slices containing registers |    28 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            1 |
|      4 |            2 |
|      8 |            2 |
|     10 |            1 |
|    16+ |            3 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              38 |            8 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             134 |           19 |
| Yes          | No                    | No                     |               8 |            2 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------+---------------------+---------------------------------------+------------------+----------------+
|            Clock Signal           |    Enable Signal    |            Set/Reset Signal           | Slice Load Count | Bel Load Count |
+-----------------------------------+---------------------+---------------------------------------+------------------+----------------+
|  pppc/E[0]                        |                     | pppc/AR[1]                            |                1 |              2 |
|  pppc/E[1]                        |                     | pppc/AR[0]                            |                1 |              4 |
|  _clk_display/divided_clk_display |                     |                                       |                1 |              4 |
|  pppc/E[1]                        |                     | pppc/AR[2]                            |                1 |              8 |
|  _clk_count/CLK                   | pppc/num[3]_i_1_n_0 |                                       |                2 |              8 |
|  _clk_count/CLK                   |                     |                                       |                2 |             10 |
|  clk_IBUF_BUFG                    |                     |                                       |                5 |             24 |
|  clk_IBUF_BUFG                    |                     | _clk_count/counter_p[30]_i_1_n_0      |                8 |             60 |
|  clk_IBUF_BUFG                    |                     | _clk_display/counter_p[30]_i_1__0_n_0 |                8 |             60 |
+-----------------------------------+---------------------+---------------------------------------+------------------+----------------+


