

        *** GPGPU-Sim Simulator Version 3.2.2  [build gpgpu-sim_git-commit-b59af3f95cf1bd6710f57ba8441bced1b556b409_modified_44] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  16:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 128:64:2,L:R:f:N:L,A:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     8:128:4,L:R:f:N:L,A:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     64:128:6,L:L:m:N:H,A:128:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          1 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      28 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   32 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                   20 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    8 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    2 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        4,1,1,4,1,1,6 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-tlb_size                            4096 # Number of tlb entries per SM.
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:16,L:B:m:W:L,A:1024:1024,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           11 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=1:CCDL=0:RTPL=0 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_geforcegtx1080ti.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    0 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1481.0:2962.0:1481.0:2750.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-gddr_size                            1GB # Size of GDDR in MB/GB.(GLOBAL_HEAP_START, GLOBAL_HEAP_START + gddr_size) would be used for unmanged memory, (GLOBAL_HEAP_START + gddr_size, GLOBAL_HEAP_START + gddr_size*2) would be used for managed memory. 
-page_table_walk_latency                  100 # Average page table walk latency (in core cycle).
-eviction_policy                      lru # Memory eviction policy: lru or random.
-percentage_of_free_page_buffer                    0 # Percentage of free page buffer to trigger the page eviction.
-page_size                            4KB # GDDR page size, only 4KB/2MB avaliable.
-pcie_bandwith                   16.0GB/s # PCI-e bandwith per direction, in GB/s.
-sim_prof_enable                        1 # Enable gpgpu-sim profiler
-hardware_prefetch                      1 # Enable gpgpu-sim hardware prefetcher
-page_fault_latency                 66645 # Average fault latency (in core cycle).
-enable_accurate_simulation                    0 # Enable page fault functional simulation.
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency               222150 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,2,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          1,2,1,1,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  1 # number of bank groups
CCDL                                    0 # column to column delay between accesses to different bank groups
RTPL                                    0 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 22
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007080 	high:15 low:7
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000f7f 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1481000000.000000:2962000000.000000:1481000000.000000:2750000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000067521944632:0.00000000033760972316:0.00000000067521944632:0.00000000036363636364
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
9d398fda6256cacd01eee099c2889360  /home/gpuser/Documents/gpgpu-sim_UVM_new_backprop/benchmarks/Managed/backprop_M/backprop
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/gpuser/Documents/gpgpu-sim_UVM_new_backprop/benchmarks/Managed/backprop_M/backprop
Running md5sum using "md5sum /home/gpuser/Documents/gpgpu-sim_UVM_new_backprop/benchmarks/Managed/backprop_M/backprop "
Parsing file _cuobjdump_complete_output_KgKd9X
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: default
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z24bpnn_adjust_weights_cudaPfiS_iS_S_ : hostFun 0x0x402d5b, fat_cubin_handle = 1
GPGPU-Sim PTX: allocating shared region for "_Z22bpnn_layerforward_CUDAPfS_S_S_ii$__cuda_local_var_17900_34_non_const_input_node" from 0x0 to 0x40 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z22bpnn_layerforward_CUDAPfS_S_S_ii$__cuda_local_var_17901_34_non_const_weight_matrix" from 0x80 to 0x480 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...
GPGPU-Sim PTX: Finding dominators for '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...
GPGPU-Sim PTX: Finding postdominators for '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...
GPGPU-Sim PTX: reconvergence points for _Z22bpnn_layerforward_CUDAPfS_S_S_ii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x068 (_1.ptx:47) @%p2 bra BB0_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x0a0 (_1.ptx:57) cvta.to.global.u64 %rd3, %rd8;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x168 (_1.ptx:82) @%p3 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x250 (_1.ptx:119) setp.eq.s32%p1, %r3, 0;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1c8 (_1.ptx:97) @%p4 bra BB0_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x228 (_1.ptx:112) bar.sync 0;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x248 (_1.ptx:116) @%p5 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x250 (_1.ptx:119) setp.eq.s32%p1, %r3, 0;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x270 (_1.ptx:123) @!%p1 bra BB0_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c8 (_1.ptx:138) ret;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x278 (_1.ptx:124) bra.uni BB0_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x280 (_1.ptx:127) cvt.u32.u64%r20, %rd1;
GPGPU-Sim PTX: ... end of reconvergence points for _Z22bpnn_layerforward_CUDAPfS_S_S_ii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'.
GPGPU-Sim PTX: instruction assembly for function '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...
GPGPU-Sim PTX: Finding dominators for '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...
GPGPU-Sim PTX: Finding postdominators for '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...
GPGPU-Sim PTX: reconvergence points for _Z24bpnn_adjust_weights_cudaPfiS_iS_S_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x470 (_1.ptx:210) @%p1 bra BB1_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x530 (_1.ptx:237) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z24bpnn_adjust_weights_cudaPfiS_iS_S_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_bw2qgM"
Running: cat _ptx_bw2qgM | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_ANQHnA
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_ANQHnA --output-file  /dev/null 2> _ptx_bw2qgMinfo"
GPGPU-Sim PTX: Kernel '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_' : regs=22, lmem=0, smem=0, cmem=80
GPGPU-Sim PTX: Kernel '_Z22bpnn_layerforward_CUDAPfS_S_S_ii' : regs=11, lmem=0, smem=1088, cmem=72
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_bw2qgM _ptx2_ANQHnA _ptx_bw2qgMinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z22bpnn_layerforward_CUDAPfS_S_S_ii : hostFun 0x0x402c0a, fat_cubin_handle = 1
Random number generator seed: 7
cudaMallocManaged called
cudaMallocManaged called
cudaMallocManaged called
cudaMallocManaged called
cudaMallocManaged called
cudaMallocManaged called
cudaMallocManaged called
cudaMallocManaged called
cudaMallocManaged called
cudaMallocManaged called
cudaMallocManaged called
Input layer size : 18000
Starting training kernel
Performing GPU computation

GPGPU-Sim PTX: cudaLaunch for 0x0x402c0a (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z22bpnn_layerforward_CUDAPfS_S_S_ii' to stream 0, gridDim= (1,1125,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: CTA/core = 8, limited by: threads
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
Destroy streams for kernel 1: size 0
kernel_name = _Z22bpnn_layerforward_CUDAPfS_S_S_ii 
kernel_launch_uid = 1 
gpu_sim_cycle = 316491
gpu_sim_insn = 30888000
gpu_ipc =      97.5952
gpu_tot_sim_cycle = 538641
gpu_tot_sim_insn = 30888000
gpu_tot_ipc =      57.3443
gpu_tot_issued_cta = 1125
max_total_param_size = 0
gpu_stall_dramfull = 598
gpu_stall_icnt2sh    = 60678
partiton_reqs_in_parallel = 6962204
partiton_reqs_in_parallel_total    = 0
partiton_level_parallism =      21.9981
partiton_level_parallism_total  =      12.9255
partiton_reqs_in_parallel_util = 6962204
partiton_reqs_in_parallel_util_total    = 0
gpu_sim_cycle_parition_util = 316491
gpu_tot_sim_cycle_parition_util    = 0
partiton_level_parallism_util =      21.9981
partiton_level_parallism_util_total  =      21.9981
partiton_replys_in_parallel = 54758
partiton_replys_in_parallel_total    = 0
L2_BW  =      16.3991 GB/Sec
L2_BW_total  =       9.6357 GB/Sec
gpu_total_sim_rate=20334

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 642375
	L1I_total_cache_misses = 3489
	L1I_total_cache_miss_rate = 0.0054
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6846
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 36000
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0498
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 34208
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 638886
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3489
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6846
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 36000
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 642375
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
901, 713, 776, 714, 842, 713, 781, 719, 902, 715, 775, 714, 841, 718, 782, 715, 903, 716, 777, 714, 844, 712, 782, 723, 900, 712, 777, 713, 840, 711, 781, 720, 900, 712, 774, 713, 841, 714, 781, 716, 902, 715, 778, 714, 843, 716, 780, 724, 902, 714, 777, 715, 842, 713, 782, 720, 900, 716, 775, 715, 843, 717, 782, 719, 
gpgpu_n_tot_thrd_icount = 39060000
gpgpu_n_tot_w_icount = 1220625
gpgpu_n_stall_shd_mem = 49793
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 27562
gpgpu_n_mem_write_global = 27000
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 306000
gpgpu_n_store_insn = 306000
gpgpu_n_shmem_insn = 2286000
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1152000
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 37654
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 7253
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:54835	W0_Idle:616897	W0_Scoreboard:15963102	W1:0	W2:144000	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:185625	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:891000
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 220496 {8:27562,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 2087968 {40:13501,72:4499,136:9000,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 2200496 {40:12375,72:5624,136:9563,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 216000 {8:27000,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 479 
maxdqlatency = 0 
maxmflatency = 134422 
averagemflatency = 13554 
max_icnt2mem_latency = 134175 
max_icnt2sh_latency = 538640 
mrq_lat_table:5631 	405 	759 	2055 	2097 	2289 	2001 	1262 	1626 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	25028 	12243 	26 	8 	663 	128 	3250 	3180 	8316 	1433 	315 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	8020 	15819 	1528 	23 	11565 	510 	0 	8 	0 	663 	152 	3226 	5667 	5829 	1433 	315 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	5888 	13314 	7745 	640 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	2160 	23424 	1416 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	47 	14 	0 	1 	3 	0 	5 	5 	8 	2 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       102       102       104       120        16        16        16        16        16        16        16        16        16        16        16        16 
dram[1]:       102       102       104       104        16        16        16        16        16        16        16        16        16        16        16        16 
dram[2]:       102       102       128        95        16        16        16        16        16        16        16        16        16        16        16        16 
dram[3]:       102       102       104       103        16        16        16        16        16        16        16        16        16        16        16        16 
dram[4]:       102       102       118        87        16        16        16        16        16        16        16        16        16        16        16        16 
dram[5]:       102       102        98        95        16        16        16        16        16        16        16        16        16        16        16        16 
dram[6]:        86        94        95        93        16        16        16        16        16        16        16        16        16        16        16        16 
dram[7]:        85        85        94        94        16        16        16        16        16        16        16        16        16        16        16        16 
dram[8]:        94        85        79        90        16        16        16        16        16        16        16        16        16        16        16        16 
dram[9]:        94        85        89        99        16        16        16        16        16        16        16        16        16        16        16        16 
dram[10]:        85        85       109        86        16        16        16        16        16        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:    129502    129803    130774    130705    131284    131244    139109    139142    111586    111586    111586    111583     82935     82934    126478    126385 
dram[1]:    129948    129792    130596    128376    131244    131235    139146    139096    111585    111586    111582    111586     82925     82928    126472    126486 
dram[2]:    129943    129814    128373    128435    131236    131233    139096    139040    111585    111580    111570    111577     82919     82921    126336    126410 
dram[3]:    129625    129666    128246    128353    131232    131235    139078    139042    111585    111592    111574    111577     82932     82938    126399    126395 
dram[4]:    129723    129496    128238    128289    131236    131237    139040    139040    111588    111589    111579    111580     82930     82931    126546    126461 
dram[5]:    129714    129684    128329    128534    131216    131210    139038    139045    111588    111588    111569    111571     82902     82912    126455    126448 
dram[6]:    129796    129648    128339    128111    131152    131209    139046    139042    111589    111585    111586    111586     82904     82909    126446    126466 
dram[7]:    129199    129343    128108    128184    131212    131208    139045    139044    111587    111584    111590    111591     82929     82929    126476    126462 
dram[8]:    129283    129613    128228    128120    131187    131224    139042    139053    111586    111587    111583    111582     82921     82922    126453    126445 
dram[9]:    129482    129507    127999    128109    131227    131232    139052    139049    111585    111586    111587    111572     82907     82910    126441    126439 
dram[10]:    129301    129730    128085    128146    131232    131237    139070    139070    111588    111587    111579    111581     82928     82933    126437    126389 
average row accesses per activate:
dram[0]: 40.142857 40.428570 33.666668 36.333332 16.000000 16.000000 12.750000 12.750000 16.000000 16.000000 12.500000 12.500000 10.666667 10.666667  7.857143  7.857143 
dram[1]: 40.000000 40.142857 33.666668 33.666668 16.000000 16.000000 12.750000 12.750000 16.000000 16.000000 12.750000 12.750000 10.666667 10.666667  7.857143  7.857143 
dram[2]: 43.428570 42.285713 37.666668 32.166668 16.000000 16.000000 12.750000 12.750000 16.000000 16.000000 12.750000 12.750000 10.666667 10.666667  7.857143  7.857143 
dram[3]: 43.428570 41.142857 36.500000 36.333332 16.000000 16.000000 12.750000 12.750000 16.000000 16.000000 12.750000 12.750000 10.666667 10.666667  7.857143  7.857143 
dram[4]: 39.285713 41.142857 38.833332 33.666668 16.000000 16.000000 12.750000 12.750000 16.000000 16.000000 12.750000 12.750000 10.666667 10.666667  9.333333  9.333333 
dram[5]: 41.000000 40.571430 35.500000 35.000000 16.000000 16.000000 12.750000 12.750000 16.000000 16.000000 12.750000 12.750000 10.666667 10.666667  9.333333  9.333333 
dram[6]: 41.142857 43.428570 33.666668 31.833334 16.000000 16.000000 12.750000 12.750000 16.000000 16.000000 12.750000 12.750000 10.666667 10.666667  9.333333  9.333333 
dram[7]: 40.571430 42.571430 32.000000 32.000000 16.000000 16.000000 12.750000 12.750000 16.000000 16.000000 12.750000 12.750000 10.666667 10.666667 11.000000 10.800000 
dram[8]: 43.428570 40.428570 29.500000 31.333334 16.000000 16.000000 12.500000 12.500000 16.000000 16.000000 12.750000 12.750000 10.666667 10.666667 10.800000 10.800000 
dram[9]: 45.714287 40.000000 31.166666 32.833332 16.000000 16.000000 12.500000 12.500000 16.000000 16.000000 12.750000 12.750000 10.666667 10.666667 10.800000 10.800000 
dram[10]: 37.714287 39.571430 34.500000 30.666666 16.000000 16.000000 12.500000 12.500000 16.000000 16.000000 12.750000 12.750000 10.666667 10.666667 10.800000  7.714286 
average row locality = 18125/882 = 20.549887
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        81        80        74        74        64        64        51        51        48        48        50        50        64        64        55        55 
dram[1]:        80        80        74        74        64        64        51        51        48        48        51        51        64        64        55        55 
dram[2]:        80        80        74        74        64        64        51        51        48        48        51        51        64        64        55        55 
dram[3]:        80        80        74        74        64        64        51        51        48        48        51        51        64        64        55        55 
dram[4]:        80        80        74        74        64        64        51        51        48        48        51        51        64        64        56        56 
dram[5]:        80        80        74        74        64        64        51        51        48        48        51        51        64        64        56        56 
dram[6]:        80        80        74        73        64        64        51        51        48        48        51        51        64        64        56        56 
dram[7]:        80        80        73        73        64        64        51        51        48        48        51        51        64        64        55        54 
dram[8]:        80        80        73        73        64        64        50        50        48        48        51        51        64        64        54        54 
dram[9]:        80        80        73        73        64        64        50        50        48        48        51        51        64        64        54        54 
dram[10]:        80        80        73        73        64        64        50        50        48        48        51        51        64        64        54        54 
total reads: 10697
bank skew: 81/48 = 1.69
chip skew: 976/968 = 1.01
number of total write accesses:
dram[0]:       200       203       128       144         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:       200       201       128       128         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       224       216       152       119         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:       224       208       145       144         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:       195       208       159       128         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:       207       204       139       136         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:       208       224       128       118         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:       204       218       119       119         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:       224       203       104       115         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:       240       200       114       124         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:       184       197       134       111         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 7428
min_bank_accesses = 0!
chip skew: 721/626 = 1.15
average mf latency per bank:
dram[0]:      29917     29396     10958     10168     26014     26047     37169     36548     64325     64425     55471     55520     58952     59014    176557    176634
dram[1]:      29172     28520     10553     10550     26003     26030     35280     35945     64339     64443     55520     55798     58927     58967    175495    177724
dram[2]:      26354     27086      9691     11364     25988     26381     35745     36075     65656     65758     56504     55815     56184     56178    176477    176546
dram[3]:      26386     27667     10823     10576     26330     26071     36587     36472     64321     64442     55755     55812     55930     55920    176420    174179
dram[4]:      28339     26299      9752     11493     25995     26066     37102     35659     64341     64453     54951     57026     56457     56549    211706    211778
dram[5]:      26258     26984     10823     11030     25944     26525     36949     37598     64344     64457     56985     55793     55801     55926    211719    211807
dram[6]:      26662     25259     11043     11374     26624     26172     37022     37097     64331     64435     58917     57433     55836     56045    211649    212237
dram[7]:      26992     25316     11252     10969     26108     26091     37992     38611     64330     65260     58124     58244     56880     56869    194339    177392
dram[8]:      25065     26918     12345     11766     26058     26153     40612     40907     65145     64428     58197     58225     55851     55887    177263    177307
dram[9]:      23898     27340     11786     10820     26107     26160     39641     37524     64335     64422     57984     58760     55829     55895    184291    183321
dram[10]:      28361     27495     10268     11573     26110     26164     38136     38160     64328     65770     58916     58987     55875     55910    185481    184407
maximum mf latency per bank:
dram[0]:     123942    123980     61601     61578     33104     33153     63764     63781     63790     63827     63561     63604     63400     63449    134275    134253
dram[1]:     123986    124000     61604     61593     33104     33127     63768     63787     63729     63797     63547     63601     63388     63476    134345    134159
dram[2]:     123940    123968     61603     61637     33097     33141     63762     63788     63717     63801     63533     63617     63375     63499    134245    134219
dram[3]:     123895    123922     61616     61612     33086     33148     63769     63771     63718     63826     63539     63602     63409     63511    134193    134180
dram[4]:     123906    123936     61627     61641     33115     33173     63750     63766     63723     63875     63527     63631     63424     63529    134087    134103
dram[5]:     123896    123977     59739     59727     33096     33171     63750     63771     63728     63821     63501     63602     63394     63462    134084    134065
dram[6]:     123907    123961     59713     59704     33104     33161     63750     63774     63725     63806     63506     63600     63410     63487    134044    133985
dram[7]:     123905    123964     59738     59680     33112     33154     63757     63786     63726     63850     63558     63600     63424     63464    133859    126569
dram[8]:     123948    123970     59797     59737     33135     33152     63756     63774     63734     63801     63539     63618     63412     63467    126507    126516
dram[9]:     123922    123927     59750     59783     33113     33159     63754     63790     63695     63761     63570     63624     63375     63451    134295    134330
dram[10]:     123916    123965     59767     59711     33100     33161     63757     63789     63690     63786     63559     63689     63426     63448    134422    134326
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=587676 n_nop=582959 n_act=83 n_pre=67 n_req=1648 n_rd=3892 n_write=675 bw_util=0.01554
n_activity=12174 dram_eff=0.7503
bk0: 324a 584552i bk1: 320a 583987i bk2: 296a 585100i bk3: 296a 584669i bk4: 256a 586005i bk5: 256a 585562i bk6: 204a 586456i bk7: 204a 586151i bk8: 192a 587042i bk9: 192a 586653i bk10: 200a 586581i bk11: 200a 586276i bk12: 256a 586440i bk13: 256a 586035i bk14: 220a 585965i bk15: 220a 585583i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.319334
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=587676 n_nop=582975 n_act=82 n_pre=66 n_req=1631 n_rd=3896 n_write=657 bw_util=0.01549
n_activity=12499 dram_eff=0.7285
bk0: 320a 584646i bk1: 320a 584007i bk2: 296a 585175i bk3: 296a 584793i bk4: 256a 585907i bk5: 256a 585519i bk6: 204a 586505i bk7: 204a 586207i bk8: 192a 586999i bk9: 192a 586637i bk10: 204a 586546i bk11: 204a 586213i bk12: 256a 586438i bk13: 256a 586115i bk14: 220a 585995i bk15: 220a 585557i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.3211
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=587676 n_nop=582921 n_act=82 n_pre=66 n_req=1685 n_rd=3896 n_write=711 bw_util=0.01568
n_activity=12606 dram_eff=0.7309
bk0: 320a 584487i bk1: 320a 583873i bk2: 296a 585276i bk3: 296a 584810i bk4: 256a 585885i bk5: 256a 585500i bk6: 204a 586381i bk7: 204a 586026i bk8: 192a 587029i bk9: 192a 586630i bk10: 204a 586481i bk11: 204a 586161i bk12: 256a 586393i bk13: 256a 585969i bk14: 220a 585955i bk15: 220a 585621i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.321357
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=587676 n_nop=582911 n_act=82 n_pre=66 n_req=1695 n_rd=3896 n_write=721 bw_util=0.01571
n_activity=12577 dram_eff=0.7342
bk0: 320a 584404i bk1: 320a 583970i bk2: 296a 585226i bk3: 296a 584698i bk4: 256a 585874i bk5: 256a 585527i bk6: 204a 586324i bk7: 204a 586378i bk8: 192a 587053i bk9: 192a 586643i bk10: 204a 586474i bk11: 204a 586146i bk12: 256a 586438i bk13: 256a 586067i bk14: 220a 585932i bk15: 220a 585562i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.323704
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=587676 n_nop=582938 n_act=80 n_pre=64 n_req=1666 n_rd=3904 n_write=690 bw_util=0.01563
n_activity=12595 dram_eff=0.7295
bk0: 320a 584580i bk1: 320a 584128i bk2: 296a 585167i bk3: 296a 584641i bk4: 256a 585987i bk5: 256a 585603i bk6: 204a 586264i bk7: 204a 586039i bk8: 192a 587005i bk9: 192a 586622i bk10: 204a 586482i bk11: 204a 586161i bk12: 256a 586355i bk13: 256a 585998i bk14: 224a 585985i bk15: 224a 585630i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.323251
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=587676 n_nop=582942 n_act=80 n_pre=64 n_req=1662 n_rd=3904 n_write=686 bw_util=0.01562
n_activity=12575 dram_eff=0.73
bk0: 320a 584487i bk1: 320a 583949i bk2: 296a 585214i bk3: 296a 584631i bk4: 256a 585837i bk5: 256a 585473i bk6: 204a 586345i bk7: 204a 586013i bk8: 192a 587009i bk9: 192a 586634i bk10: 204a 586501i bk11: 204a 586181i bk12: 256a 586490i bk13: 256a 586073i bk14: 224a 585959i bk15: 224a 585592i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.320786
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=587676 n_nop=582954 n_act=80 n_pre=64 n_req=1653 n_rd=3900 n_write=678 bw_util=0.01558
n_activity=12380 dram_eff=0.7396
bk0: 320a 584429i bk1: 320a 583682i bk2: 296a 585203i bk3: 292a 584957i bk4: 256a 585921i bk5: 256a 585569i bk6: 204a 586281i bk7: 204a 586276i bk8: 192a 587029i bk9: 192a 586639i bk10: 204a 586463i bk11: 204a 586128i bk12: 256a 586363i bk13: 256a 586032i bk14: 224a 585957i bk15: 224a 585593i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.324044
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=587676 n_nop=582992 n_act=78 n_pre=62 n_req=1631 n_rd=3884 n_write=660 bw_util=0.01546
n_activity=12434 dram_eff=0.7309
bk0: 320a 584529i bk1: 320a 583910i bk2: 292a 585371i bk3: 292a 584925i bk4: 256a 585902i bk5: 256a 585525i bk6: 204a 586279i bk7: 204a 586012i bk8: 192a 587013i bk9: 192a 586627i bk10: 204a 586467i bk11: 204a 586113i bk12: 256a 586416i bk13: 256a 586067i bk14: 220a 585958i bk15: 216a 585552i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.317292
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=587676 n_nop=583018 n_act=78 n_pre=62 n_req=1614 n_rd=3872 n_write=646 bw_util=0.01538
n_activity=11908 dram_eff=0.7588
bk0: 320a 584269i bk1: 320a 583834i bk2: 292a 585270i bk3: 292a 584710i bk4: 256a 585800i bk5: 256a 585436i bk6: 200a 586399i bk7: 200a 586454i bk8: 192a 587018i bk9: 192a 586615i bk10: 204a 586462i bk11: 204a 586179i bk12: 256a 586439i bk13: 256a 586056i bk14: 216a 585891i bk15: 216a 585675i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.324073
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=587676 n_nop=582986 n_act=78 n_pre=62 n_req=1646 n_rd=3872 n_write=678 bw_util=0.01548
n_activity=12298 dram_eff=0.74
bk0: 320a 584448i bk1: 320a 584015i bk2: 292a 585200i bk3: 292a 584738i bk4: 256a 585839i bk5: 256a 585489i bk6: 200a 586446i bk7: 200a 586369i bk8: 192a 586991i bk9: 192a 586621i bk10: 204a 586503i bk11: 204a 586181i bk12: 256a 586449i bk13: 256a 586088i bk14: 216a 586048i bk15: 216a 585652i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.320304
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=587676 n_nop=583034 n_act=80 n_pre=64 n_req=1594 n_rd=3872 n_write=626 bw_util=0.01531
n_activity=12271 dram_eff=0.7331
bk0: 320a 584720i bk1: 320a 584031i bk2: 292a 585280i bk3: 292a 584919i bk4: 256a 585972i bk5: 256a 585606i bk6: 200a 586569i bk7: 200a 586491i bk8: 192a 586997i bk9: 192a 586631i bk10: 204a 586479i bk11: 204a 586169i bk12: 256a 586458i bk13: 256a 586142i bk14: 216a 586079i bk15: 216a 585670i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.314042

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2505, Miss = 487, Miss_rate = 0.194, Pending_hits = 1053, Reservation_fails = 0
L2_cache_bank[1]: Access = 2479, Miss = 486, Miss_rate = 0.196, Pending_hits = 1052, Reservation_fails = 0
L2_cache_bank[2]: Access = 2493, Miss = 487, Miss_rate = 0.195, Pending_hits = 1030, Reservation_fails = 0
L2_cache_bank[3]: Access = 2496, Miss = 487, Miss_rate = 0.195, Pending_hits = 1030, Reservation_fails = 0
L2_cache_bank[4]: Access = 2496, Miss = 487, Miss_rate = 0.195, Pending_hits = 1088, Reservation_fails = 0
L2_cache_bank[5]: Access = 2496, Miss = 487, Miss_rate = 0.195, Pending_hits = 1069, Reservation_fails = 0
L2_cache_bank[6]: Access = 2496, Miss = 487, Miss_rate = 0.195, Pending_hits = 1085, Reservation_fails = 0
L2_cache_bank[7]: Access = 2494, Miss = 487, Miss_rate = 0.195, Pending_hits = 1076, Reservation_fails = 0
L2_cache_bank[8]: Access = 2524, Miss = 488, Miss_rate = 0.193, Pending_hits = 1091, Reservation_fails = 0
L2_cache_bank[9]: Access = 2524, Miss = 488, Miss_rate = 0.193, Pending_hits = 1119, Reservation_fails = 0
L2_cache_bank[10]: Access = 2524, Miss = 488, Miss_rate = 0.193, Pending_hits = 1092, Reservation_fails = 0
L2_cache_bank[11]: Access = 2524, Miss = 488, Miss_rate = 0.193, Pending_hits = 1090, Reservation_fails = 0
L2_cache_bank[12]: Access = 2516, Miss = 488, Miss_rate = 0.194, Pending_hits = 1068, Reservation_fails = 0
L2_cache_bank[13]: Access = 2508, Miss = 487, Miss_rate = 0.194, Pending_hits = 1102, Reservation_fails = 0
L2_cache_bank[14]: Access = 2470, Miss = 486, Miss_rate = 0.197, Pending_hits = 1021, Reservation_fails = 0
L2_cache_bank[15]: Access = 2461, Miss = 485, Miss_rate = 0.197, Pending_hits = 1056, Reservation_fails = 0
L2_cache_bank[16]: Access = 2459, Miss = 484, Miss_rate = 0.197, Pending_hits = 1040, Reservation_fails = 0
L2_cache_bank[17]: Access = 2459, Miss = 484, Miss_rate = 0.197, Pending_hits = 1026, Reservation_fails = 0
L2_cache_bank[18]: Access = 2459, Miss = 484, Miss_rate = 0.197, Pending_hits = 1048, Reservation_fails = 0
L2_cache_bank[19]: Access = 2457, Miss = 484, Miss_rate = 0.197, Pending_hits = 1021, Reservation_fails = 0
L2_cache_bank[20]: Access = 2459, Miss = 484, Miss_rate = 0.197, Pending_hits = 1044, Reservation_fails = 0
L2_cache_bank[21]: Access = 2459, Miss = 484, Miss_rate = 0.197, Pending_hits = 1036, Reservation_fails = 0
L2_total_cache_accesses = 54758
L2_total_cache_misses = 10697
L2_total_cache_miss_rate = 0.1954
L2_total_cache_pending_hits = 23337
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1122
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 16313
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 10127
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 19572
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 6865
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 563
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 30
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 132
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 27562
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 27000
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.008
L2_cache_fill_port_util = 0.006

icnt_total_pkts_mem_to_simt=117361
icnt_total_pkts_simt_to_mem=113257
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 19.6196
	minimum = 6
	maximum = 137
Network latency average = 14.2821
	minimum = 6
	maximum = 120
Slowest packet = 27
Flit latency average = 13.5154
	minimum = 6
	maximum = 119
Slowest flit = 145073
Fragmentation average = 0.000739618
	minimum = 0
	maximum = 41
Injected packet rate average = 0.00346033
	minimum = 0.0029922 (at node 15)
	maximum = 0.00398749 (at node 36)
Accepted packet rate average = 0.00346033
	minimum = 0.0029922 (at node 15)
	maximum = 0.00398749 (at node 36)
Injected flit rate average = 0.00728674
	minimum = 0.00618187 (at node 15)
	maximum = 0.00862744 (at node 37)
Accepted flit rate average= 0.00728674
	minimum = 0.006422 (at node 15)
	maximum = 0.00820405 (at node 37)
Injected packet length average = 2.10579
Accepted packet length average = 2.10579
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 19.6196 (1 samples)
	minimum = 6 (1 samples)
	maximum = 137 (1 samples)
Network latency average = 14.2821 (1 samples)
	minimum = 6 (1 samples)
	maximum = 120 (1 samples)
Flit latency average = 13.5154 (1 samples)
	minimum = 6 (1 samples)
	maximum = 119 (1 samples)
Fragmentation average = 0.000739618 (1 samples)
	minimum = 0 (1 samples)
	maximum = 41 (1 samples)
Injected packet rate average = 0.00346033 (1 samples)
	minimum = 0.0029922 (1 samples)
	maximum = 0.00398749 (1 samples)
Accepted packet rate average = 0.00346033 (1 samples)
	minimum = 0.0029922 (1 samples)
	maximum = 0.00398749 (1 samples)
Injected flit rate average = 0.00728674 (1 samples)
	minimum = 0.00618187 (1 samples)
	maximum = 0.00862744 (1 samples)
Accepted flit rate average = 0.00728674 (1 samples)
	minimum = 0.006422 (1 samples)
	maximum = 0.00820405 (1 samples)
Injected packet size average = 2.10579 (1 samples)
Accepted packet size average = 2.10579 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 25 min, 19 sec (1519 sec)
gpgpu_simulation_rate = 20334 (inst/sec)
gpgpu_simulation_rate = 354 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x402d5b (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_' to stream 0, gridDim= (1,1125,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: CTA/core = 8, limited by: threads
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
Destroy streams for kernel 2: size 0
kernel_name = _Z24bpnn_adjust_weights_cudaPfiS_iS_S_ 
kernel_launch_uid = 2 
gpu_sim_cycle = 580950
gpu_sim_insn = 15552352
gpu_ipc =      26.7706
gpu_tot_sim_cycle = 1510417
gpu_tot_sim_insn = 46440352
gpu_tot_ipc =      30.7467
gpu_tot_issued_cta = 2250
max_total_param_size = 0
gpu_stall_dramfull = 95694
gpu_stall_icnt2sh    = 177851
partiton_reqs_in_parallel = 12685804
partiton_reqs_in_parallel_total    = 6962204
partiton_level_parallism =      21.8363
partiton_level_parallism_total  =      13.0083
partiton_reqs_in_parallel_util = 12685804
partiton_reqs_in_parallel_util_total    = 6962204
gpu_sim_cycle_parition_util = 580576
gpu_tot_sim_cycle_parition_util    = 316491
partiton_level_parallism_util =      21.8504
partiton_level_parallism_util_total  =      21.9025
partiton_replys_in_parallel = 127244
partiton_replys_in_parallel_total    = 54758
L2_BW  =      20.7603 GB/Sec
L2_BW_total  =      11.4213 GB/Sec
gpu_total_sim_rate=10742

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 894386
	L1I_total_cache_misses = 6796
	L1I_total_cache_miss_rate = 0.0076
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 61381
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 81000
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0221
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 79208
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 887590
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6796
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 61381
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 81000
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 894386
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1262, 1078, 1135, 1076, 1203, 1077, 1142, 1080, 1201, 1019, 1073, 1014, 1140, 1019, 1081, 1016, 1199, 1016, 1073, 1012, 1140, 1009, 1079, 1020, 1199, 1013, 1075, 1015, 1139, 1012, 1080, 1021, 1198, 1007, 1073, 1008, 1139, 1011, 1079, 1013, 1199, 1012, 1075, 1013, 1140, 1015, 1077, 1023, 1199, 1013, 1074, 1015, 1139, 1011, 1079, 1019, 1197, 1015, 1070, 1015, 1141, 1018, 1079, 1021, 
gpgpu_n_tot_thrd_icount = 54612736
gpgpu_n_tot_w_icount = 1706648
gpgpu_n_stall_shd_mem = 2210868
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 118691
gpgpu_n_mem_write_global = 63002
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2322080
gpgpu_n_store_insn = 882032
gpgpu_n_shmem_insn = 2286000
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2592000
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2031448
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 174534
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3354236	W0_Idle:754888	W0_Scoreboard:44564760	W1:0	W2:144000	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:185648	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1377000
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 949528 {8:118691,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 5544176 {40:22503,72:13497,136:27002,}
traffic_breakdown_coretomem[INST_ACC_R] = 2248 {8:281,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 10778136 {40:41626,72:21371,136:55694,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 504016 {8:63002,}
traffic_breakdown_memtocore[INST_ACC_R] = 38216 {136:281,}
maxmrqlatency = 921 
maxdqlatency = 0 
maxmflatency = 134422 
averagemflatency = 12909 
max_icnt2mem_latency = 134175 
max_icnt2sh_latency = 1510416 
mrq_lat_table:12887 	773 	1254 	2981 	4282 	4616 	5285 	5281 	6294 	641 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	79473 	19831 	28679 	5718 	2658 	1576 	4734 	6317 	25886 	6534 	315 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	16193 	32595 	15548 	15508 	18498 	1315 	15817 	14406 	4407 	2602 	1444 	4617 	10900 	21303 	6534 	315 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	50782 	42101 	23177 	2601 	58 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	2160 	23424 	9126 	28292 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	70 	100 	73 	10 	8 	9 	14 	13 	22 	8 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       102       102       104       120        16        16        16        16        16        16        16        16        16        16        16        16 
dram[1]:       102       102       104       104        16        16        16        16        16        16        16        16        16        16        16        16 
dram[2]:       102       102       128        95        16        16        16        16        16        16        16        16        16        16        16        16 
dram[3]:       102       102       104       103        16        16        16        16        16        16        16        16        16        16        16        16 
dram[4]:       102       102       118        87        16        16        16        16        16        16        16        16        16        16        16        16 
dram[5]:       102       102        98        95        16        16        16        16        16        16        16        16        16        16        16        16 
dram[6]:        86        94        95        93        16        16        16        16        16        16        16        16        16        16        16        16 
dram[7]:        85        85        94        94        16        16        16        16        16        16        16        16        16        16        16        16 
dram[8]:        94        85        79        90        16        16        16        16        16        16        16        16        16        16        16        16 
dram[9]:        94        85        89        99        16        16        16        16        16        16        16        16        16        16        16        16 
dram[10]:        85        85       109        86        16        16        16        16        16        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:    149275    149732    136620    136622    131284    131244    140996    140997    115239    122797    121079    121086    124370    124370    126639    126661 
dram[1]:    149860    149860    139406    138870    131244    131235    140998    140998    111585    121698    121101    121069    126131    125584    126666    126591 
dram[2]:    150439    150327    137775    139417    131236    131233    140999    140998    111585    118892    121069    121060    125718    126023    127030    127254 
dram[3]:    149782    149780    138905    137782    131232    131235    140997    141012    116468    111592    121075    121072    126045    123698    126399    127813 
dram[4]:    149804    149818    137782    137866    131236    131237    141006    141000    119975    111589    121074    121066    125955    123809    126546    126461 
dram[5]:    149844    150368    135547    138395    131216    131210    141004    141009    117544    117078    121104    121077    125568    123700    126455    126448 
dram[6]:    150368    150362    138395    138987    131152    131209    141006    141002    111589    119861    121062    121113    127291    125458    126446    126466 
dram[7]:    150367    150411    138984    134776    131212    131208    141003    141005    111587    117673    121108    121107    129511    125464    126476    126462 
dram[8]:    149840    149840    138412    138417    131187    131224    141005    141008    111586    111587    121094    121080    127179    126125    126453    126445 
dram[9]:    149823    149823    138420    138276    131227    131232    141002    140999    121071    111586    121087    121103    124397    123804    126441    126439 
dram[10]:    149827    149829    138271    137780    131232    131237    140995    140997    118892    120641    121065    121073    127236    123697    127209    127316 
average row accesses per activate:
dram[0]:  9.469388 10.590909  7.489796  7.680000  3.826923  4.422222  3.795918  3.875000  5.028572  5.500000  3.956522  3.956522  9.260870  9.260870  7.266667  7.517241 
dram[1]:  8.903846  9.872340  8.000000  7.687500  4.522727  4.627907  4.428571  4.428571  5.677419  5.333333  4.088889  4.181818  9.681818  8.875000  7.266667  7.517241 
dram[2]: 10.083333 10.148936  7.090909  7.039216  3.618182  3.980000  3.481482  4.227273  6.518518  5.333333  4.000000  3.833333  8.875000 10.142858  7.032258  6.812500 
dram[3]: 11.255814  9.591837  7.680000  7.816327  4.522727  4.738095  4.769231  4.133333  4.888889  5.866667  3.833333  3.914894  8.875000  8.875000  6.812500  7.517241 
dram[4]:  8.196428  9.038462  7.653846  7.829787  4.422222  4.326087  3.957447  4.043478  6.068965  6.285714  3.914894  4.000000  8.875000  7.888889  7.064516  7.064516 
dram[5]:  9.791667 11.142858  7.673470  8.904762  3.826923  3.901961  4.043478  4.133333  6.285714  5.866667  3.978261  4.575000  7.344828  8.192307  7.551724  6.441176 
dram[6]:  9.591837 10.521739  7.583333  7.673913  4.422222  4.738095  4.428571  4.536585  5.677419  5.333333  4.159091  4.066667  7.888889  8.875000  6.441176  7.300000 
dram[7]:  8.980769 10.191489  7.265306  7.120000  4.853659  5.102564  4.133333  4.021739  5.866667  5.866667  4.232558  3.978261  9.260870  8.875000  7.857143  7.300000 
dram[8]:  9.680000  9.137255  6.666667  7.291667  4.545455  4.000000  3.538461  3.471698  6.518518  5.677419  3.660000  3.660000  7.448276  8.307693  7.517241  6.411765 
dram[9]: 10.163265  8.267858  7.425532  7.659575  4.545455  4.000000  3.755102  4.000000  5.677419  5.333333  4.066667  4.159091  8.307693  9.818182  7.266667  7.448276 
dram[10]:  8.980000  9.408163  8.363636  6.673077  3.921569  3.921569  4.000000  3.833333  5.028572  4.631579  4.255814  4.159091  9.818182  9.000000  7.200000  6.967742 
average row locality = 44294/7091 = 6.246510
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       209       208       194       194       160       160       147       147       144       144       146       146       174       174       183       183 
dram[1]:       208       208       194       194       160       160       147       147       144       144       147       147       174       174       183       183 
dram[2]:       208       208       194       194       160       160       148       147       144       144       147       147       174       174       183       183 
dram[3]:       208       208       194       194       160       160       147       147       144       144       147       147       174       174       183       183 
dram[4]:       208       208       194       194       160       160       147       147       144       144       147       147       174       174       184       184 
dram[5]:       208       208       192       192       160       160       147       147       144       144       147       147       174       174       184       184 
dram[6]:       208       208       192       191       160       160       147       147       144       144       147       147       174       174       184       184 
dram[7]:       208       208       191       191       160       160       147       147       144       144       147       147       174       174       184       183 
dram[8]:       208       208       191       191       160       160       146       146       144       144       147       147       176       176       183       183 
dram[9]:       208       208       191       191       160       160       146       146       144       144       147       147       176       176       183       182 
dram[10]:       208       208       191       191       160       160       146       146       144       144       147       147       176       176       182       182 
total reads: 29831
bank skew: 209/144 = 1.45
chip skew: 2716/2708 = 1.00
number of total write accesses:
dram[0]:       255       258       173       190        39        39        39        39        32        32        36        36        39        39        35        35 
dram[1]:       255       256       174       175        39        39        39        39        32        32        37        37        39        39        35        35 
dram[2]:       276       269       196       165        39        39        40        39        32        32        37        37        39        39        35        35 
dram[3]:       276       262       190       189        39        39        39        39        32        32        37        37        39        39        35        35 
dram[4]:       251       262       204       174        39        39        39        39        32        32        37        37        39        39        35        35 
dram[5]:       262       260       184       182        39        39        39        39        32        32        36        36        39        39        35        35 
dram[6]:       262       276       172       162        39        39        39        39        32        32        36        36        39        39        35        35 
dram[7]:       259       271       165       165        39        39        39        38        32        32        35        36        39        39        36        36 
dram[8]:       276       258       149       159        40        40        38        38        32        32        36        36        40        40        35        35 
dram[9]:       290       255       158       169        40        40        38        38        32        32        36        36        40        40        35        34 
dram[10]:       241       253       177       156        40        40        38        38        32        32        36        36        40        40        34        34 
total reads: 14463
bank skew: 290/32 = 9.06
chip skew: 1359/1267 = 1.07
average mf latency per bank:
dram[0]:      41747     41270     30985     28956     35225     34928     43981     43855     50374     50472     54322     53471     84174     85196    105321    105366
dram[1]:      41135     40702     30666     30617     34843     34951     43436     43742     50738     51097     54495     55495     85211     84004    104539    105220
dram[2]:      39278     39662     29559     31865     36220     35445    176435     43810     51408     50728     56432     55623     84614     83322    105563    105045
dram[3]:      39055     40072     29386     29342     35047     35052     43605     43374     50745     50378     54852     55558     83468     83726    105713    104333
dram[4]:      40623     39201     28146     30633     34720     35297     43962     43608     50698     50736     55836     55835     83151     83176    113300    113333
dram[5]:      39277     40251     29339     28706     35204     35359     43491     43691     50546     50680     56025     54488     82842     83078    113557    113844
dram[6]:      39997     38350     29168     29847     35263     34808     43462     43794     50386     51011     57215     57445     83890     83506    113364    113457
dram[7]:      39700     38461     30356     30395     34813     34510     44601     44823     50811     50906     57959     57696     83149     83277    107455    103191
dram[8]:      38337     39853     31971     30975     35018     34739     44672     44818     50841     50680     57642     57695     82073     82446    103563    103640
dram[9]:      37229     40049     30399     30075     35386     35320     44460     43947     50800     51328     56765     57061     83278     83423    105551    105668
dram[10]:      40939     40173     29391     31171     36057     36676     44062     44101     51607     51340     57824     57894     82145     82196    106515    106321
maximum mf latency per bank:
dram[0]:     124217    124308    123725    123757     63894     63873     63764     63781     63790     63827    123644    123646    123635    123674    134275    134253
dram[1]:     124149    124150    123633    123671     63997     63098     63768     63787     63729     63797    123650    123620    123661    123690    134345    134159
dram[2]:     124057    124067    130223    123938     64021     64002     63805     63788     63717     63801    123443    123456    123737    123448    134245    134219
dram[3]:     123978    123922    124129    124105     63956     64021     63769     63771     63718     63826    123456    123457    123642    123441    134193    134180
dram[4]:     123906    123936    123720    123893     63997     63971     63750     63787     63723     63875    123631    123632    123820    124410    134087    134103
dram[5]:     123941    123977    124021    124077     63967     63976     63780     63771     63728     63821    123442    123403    123679    124173    134084    134065
dram[6]:     123962    123961    123885    123943     63959     63161     63750     63774     63725     63806    124025    123712    123878    124424    134044    133985
dram[7]:     123905    123964    123808    123816     64052     63990     63813     63786     63726     63850    123434    123446    123724    123659    133859    126569
dram[8]:     123948    123970    124069    124053     64003     63107     63858     63774     63734     63801    123424    123412    123781    123418    126507    126516
dram[9]:     124172    124216    123789    123826     63963     63113     63754     63790     63695     63761    123640    123657    124215    123772    134295    134330
dram[10]:     123948    123998    123528    123811     63988     63101     63757     63789     63690     63786    123647    123657    123939    123680    134422    134326
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1666414 n_nop=1651037 n_act=651 n_pre=635 n_req=4029 n_rd=10852 n_write=3239 bw_util=0.01691
n_activity=37500 dram_eff=0.7515
bk0: 836a 1655934i bk1: 832a 1654758i bk2: 776a 1655437i bk3: 776a 1654234i bk4: 640a 1658793i bk5: 640a 1658195i bk6: 588a 1658690i bk7: 588a 1657942i bk8: 576a 1660512i bk9: 576a 1659819i bk10: 584a 1659517i bk11: 584a 1658561i bk12: 696a 1659495i bk13: 696a 1658207i bk14: 732a 1657005i bk15: 732a 1655977i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.445317
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1666414 n_nop=1651093 n_act=622 n_pre=606 n_req=4016 n_rd=10856 n_write=3237 bw_util=0.01691
n_activity=37638 dram_eff=0.7489
bk0: 832a 1655418i bk1: 832a 1654270i bk2: 776a 1655655i bk3: 776a 1655530i bk4: 640a 1659219i bk5: 640a 1658308i bk6: 588a 1658954i bk7: 588a 1657972i bk8: 576a 1660285i bk9: 576a 1659956i bk10: 588a 1659690i bk11: 588a 1658422i bk12: 696a 1659417i bk13: 696a 1658394i bk14: 732a 1656839i bk15: 732a 1655584i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.444058
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1666414 n_nop=1650975 n_act=666 n_pre=650 n_req=4064 n_rd=10860 n_write=3263 bw_util=0.01695
n_activity=43230 dram_eff=0.6534
bk0: 832a 1655914i bk1: 832a 1654919i bk2: 776a 1657115i bk3: 776a 1656327i bk4: 640a 1660134i bk5: 640a 1659197i bk6: 592a 1658823i bk7: 588a 1657897i bk8: 576a 1661063i bk9: 576a 1659954i bk10: 588a 1659230i bk11: 588a 1658240i bk12: 696a 1659109i bk13: 696a 1657479i bk14: 732a 1656317i bk15: 732a 1655407i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.435431
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1666414 n_nop=1651039 n_act=631 n_pre=615 n_req=4073 n_rd=10856 n_write=3273 bw_util=0.01696
n_activity=37600 dram_eff=0.7515
bk0: 832a 1655705i bk1: 832a 1654796i bk2: 776a 1656508i bk3: 776a 1655392i bk4: 640a 1659670i bk5: 640a 1659087i bk6: 588a 1658650i bk7: 588a 1657995i bk8: 576a 1660510i bk9: 576a 1659479i bk10: 588a 1658993i bk11: 588a 1658103i bk12: 696a 1658938i bk13: 696a 1657736i bk14: 732a 1656272i bk15: 732a 1655524i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.444909
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1666414 n_nop=1650996 n_act=654 n_pre=638 n_req=4049 n_rd=10864 n_write=3262 bw_util=0.01695
n_activity=37814 dram_eff=0.7471
bk0: 832a 1655359i bk1: 832a 1654511i bk2: 776a 1655692i bk3: 776a 1654799i bk4: 640a 1659095i bk5: 640a 1658275i bk6: 588a 1658374i bk7: 588a 1657653i bk8: 576a 1660735i bk9: 576a 1659454i bk10: 588a 1659693i bk11: 588a 1658687i bk12: 696a 1659613i bk13: 696a 1657228i bk14: 736a 1656370i bk15: 736a 1656013i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.444852
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1666414 n_nop=1651054 n_act=637 n_pre=621 n_req=4040 n_rd=10848 n_write=3254 bw_util=0.01692
n_activity=37512 dram_eff=0.7519
bk0: 832a 1655170i bk1: 832a 1654120i bk2: 768a 1656489i bk3: 768a 1655757i bk4: 640a 1659839i bk5: 640a 1658825i bk6: 588a 1658346i bk7: 588a 1657505i bk8: 576a 1661002i bk9: 576a 1659892i bk10: 588a 1659719i bk11: 588a 1658533i bk12: 696a 1658788i bk13: 696a 1656783i bk14: 736a 1656697i bk15: 736a 1655710i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.439
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1666414 n_nop=1651118 n_act=627 n_pre=611 n_req=4023 n_rd=10844 n_write=3214 bw_util=0.01687
n_activity=36843 dram_eff=0.7631
bk0: 832a 1655175i bk1: 832a 1653833i bk2: 768a 1655882i bk3: 764a 1654730i bk4: 640a 1658959i bk5: 640a 1658344i bk6: 588a 1658901i bk7: 588a 1658321i bk8: 576a 1660640i bk9: 576a 1659685i bk10: 588a 1659201i bk11: 588a 1658278i bk12: 696a 1659161i bk13: 696a 1657035i bk14: 736a 1656564i bk15: 736a 1655864i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.444208
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1666414 n_nop=1651128 n_act=623 n_pre=607 n_req=4009 n_rd=10836 n_write=3220 bw_util=0.01687
n_activity=37399 dram_eff=0.7517
bk0: 832a 1655000i bk1: 832a 1654114i bk2: 764a 1656239i bk3: 764a 1655512i bk4: 640a 1659495i bk5: 640a 1658646i bk6: 588a 1657961i bk7: 588a 1657490i bk8: 576a 1660723i bk9: 576a 1659503i bk10: 588a 1658929i bk11: 588a 1657478i bk12: 696a 1658545i bk13: 696a 1657963i bk14: 736a 1656487i bk15: 732a 1655426i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.443242
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1666414 n_nop=1651042 n_act=675 n_pre=659 n_req=3994 n_rd=10840 n_write=3198 bw_util=0.01685
n_activity=37016 dram_eff=0.7585
bk0: 832a 1654999i bk1: 832a 1653589i bk2: 764a 1656258i bk3: 764a 1655327i bk4: 640a 1658593i bk5: 640a 1658420i bk6: 584a 1658115i bk7: 584a 1657842i bk8: 576a 1661018i bk9: 576a 1659797i bk10: 588a 1658823i bk11: 588a 1657650i bk12: 704a 1658243i bk13: 704a 1657185i bk14: 732a 1656329i bk15: 732a 1655083i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.447622
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1666414 n_nop=1651080 n_act=648 n_pre=632 n_req=4022 n_rd=10836 n_write=3218 bw_util=0.01687
n_activity=37077 dram_eff=0.7581
bk0: 832a 1655354i bk1: 832a 1654005i bk2: 764a 1655864i bk3: 764a 1654983i bk4: 640a 1658845i bk5: 640a 1657993i bk6: 584a 1658449i bk7: 584a 1657896i bk8: 576a 1660849i bk9: 576a 1659397i bk10: 588a 1659872i bk11: 588a 1658840i bk12: 704a 1658867i bk13: 704a 1658418i bk14: 732a 1656849i bk15: 728a 1655731i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.447169
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1666414 n_nop=1651092 n_act=658 n_pre=642 n_req=3975 n_rd=10832 n_write=3190 bw_util=0.01683
n_activity=36973 dram_eff=0.7585
bk0: 832a 1655406i bk1: 832a 1654143i bk2: 764a 1656543i bk3: 764a 1655032i bk4: 640a 1658780i bk5: 640a 1657885i bk6: 584a 1658418i bk7: 584a 1657764i bk8: 576a 1660589i bk9: 576a 1659898i bk10: 588a 1659563i bk11: 588a 1658366i bk12: 704a 1659431i bk13: 704a 1658101i bk14: 728a 1656929i bk15: 728a 1655821i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.445351

========= L2 cache stats =========
L2_cache_bank[0]: Access = 7450, Miss = 1357, Miss_rate = 0.182, Pending_hits = 1642, Reservation_fails = 0
L2_cache_bank[1]: Access = 7419, Miss = 1356, Miss_rate = 0.183, Pending_hits = 1638, Reservation_fails = 0
L2_cache_bank[2]: Access = 7470, Miss = 1357, Miss_rate = 0.182, Pending_hits = 1618, Reservation_fails = 0
L2_cache_bank[3]: Access = 7475, Miss = 1357, Miss_rate = 0.182, Pending_hits = 1614, Reservation_fails = 0
L2_cache_bank[4]: Access = 25477, Miss = 1358, Miss_rate = 0.053, Pending_hits = 1798, Reservation_fails = 0
L2_cache_bank[5]: Access = 7475, Miss = 1357, Miss_rate = 0.182, Pending_hits = 1652, Reservation_fails = 0
L2_cache_bank[6]: Access = 7475, Miss = 1357, Miss_rate = 0.182, Pending_hits = 1670, Reservation_fails = 0
L2_cache_bank[7]: Access = 7473, Miss = 1357, Miss_rate = 0.182, Pending_hits = 1663, Reservation_fails = 0
L2_cache_bank[8]: Access = 7498, Miss = 1358, Miss_rate = 0.181, Pending_hits = 1675, Reservation_fails = 0
L2_cache_bank[9]: Access = 7498, Miss = 1358, Miss_rate = 0.181, Pending_hits = 1705, Reservation_fails = 0
L2_cache_bank[10]: Access = 7493, Miss = 1356, Miss_rate = 0.181, Pending_hits = 1681, Reservation_fails = 0
L2_cache_bank[11]: Access = 7493, Miss = 1356, Miss_rate = 0.181, Pending_hits = 1681, Reservation_fails = 0
L2_cache_bank[12]: Access = 7485, Miss = 1356, Miss_rate = 0.181, Pending_hits = 1658, Reservation_fails = 0
L2_cache_bank[13]: Access = 7472, Miss = 1355, Miss_rate = 0.181, Pending_hits = 1696, Reservation_fails = 0
L2_cache_bank[14]: Access = 7451, Miss = 1355, Miss_rate = 0.182, Pending_hits = 1646, Reservation_fails = 0
L2_cache_bank[15]: Access = 7424, Miss = 1354, Miss_rate = 0.182, Pending_hits = 1676, Reservation_fails = 0
L2_cache_bank[16]: Access = 7432, Miss = 1355, Miss_rate = 0.182, Pending_hits = 1633, Reservation_fails = 0
L2_cache_bank[17]: Access = 7405, Miss = 1355, Miss_rate = 0.183, Pending_hits = 1616, Reservation_fails = 0
L2_cache_bank[18]: Access = 7427, Miss = 1355, Miss_rate = 0.182, Pending_hits = 1640, Reservation_fails = 0
L2_cache_bank[19]: Access = 7402, Miss = 1354, Miss_rate = 0.183, Pending_hits = 1617, Reservation_fails = 0
L2_cache_bank[20]: Access = 7404, Miss = 1354, Miss_rate = 0.183, Pending_hits = 1639, Reservation_fails = 0
L2_cache_bank[21]: Access = 7404, Miss = 1354, Miss_rate = 0.183, Pending_hits = 1629, Reservation_fails = 0
L2_total_cache_accesses = 182002
L2_total_cache_misses = 29831
L2_total_cache_miss_rate = 0.1639
L2_total_cache_pending_hits = 36487
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 60031
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 29404
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 29256
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 55574
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 6865
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 563
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 79
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 191
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 11
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 118691
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 63002
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 281
L2_cache_data_port_util = 0.017
L2_cache_fill_port_util = 0.006

icnt_total_pkts_mem_to_simt=490326
icnt_total_pkts_simt_to_mem=339507
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 207.691
	minimum = 6
	maximum = 5481
Network latency average = 118.761
	minimum = 6
	maximum = 3045
Slowest packet = 109971
Flit latency average = 75.9483
	minimum = 6
	maximum = 3045
Slowest flit = 231185
Fragmentation average = 0.119078
	minimum = 0
	maximum = 994
Injected packet rate average = 0.00438056
	minimum = 0.00369223 (at node 7)
	maximum = 0.0197788 (at node 32)
Accepted packet rate average = 0.00438056
	minimum = 0.00369223 (at node 7)
	maximum = 0.0197788 (at node 32)
Injected flit rate average = 0.0103144
	minimum = 0.00655651 (at node 7)
	maximum = 0.0885499 (at node 32)
Accepted flit rate average= 0.0103144
	minimum = 0.00812808 (at node 29)
	maximum = 0.0236535 (at node 32)
Injected packet length average = 2.35459
Accepted packet length average = 2.35459
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 113.655 (2 samples)
	minimum = 6 (2 samples)
	maximum = 2809 (2 samples)
Network latency average = 66.5215 (2 samples)
	minimum = 6 (2 samples)
	maximum = 1582.5 (2 samples)
Flit latency average = 44.7318 (2 samples)
	minimum = 6 (2 samples)
	maximum = 1582 (2 samples)
Fragmentation average = 0.059909 (2 samples)
	minimum = 0 (2 samples)
	maximum = 517.5 (2 samples)
Injected packet rate average = 0.00392044 (2 samples)
	minimum = 0.00334222 (2 samples)
	maximum = 0.0118832 (2 samples)
Accepted packet rate average = 0.00392044 (2 samples)
	minimum = 0.00334222 (2 samples)
	maximum = 0.0118832 (2 samples)
Injected flit rate average = 0.00880058 (2 samples)
	minimum = 0.00636919 (2 samples)
	maximum = 0.0485887 (2 samples)
Accepted flit rate average = 0.00880058 (2 samples)
	minimum = 0.00727504 (2 samples)
	maximum = 0.0159288 (2 samples)
Injected packet size average = 2.24479 (2 samples)
Accepted packet size average = 2.24479 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 12 min, 3 sec (4323 sec)
gpgpu_simulation_rate = 10742 (inst/sec)
gpgpu_simulation_rate = 349 (cycle/sec)
Training done
========================================UVM statistics==============================
========================================TLB statistics(access)==============================
Shader0: Tlb_access: 6579 Tlb_hit: 4364 Tlb_miss: 2215 Tlb_hit_rate: 0.663323
Shader1: Tlb_access: 6622 Tlb_hit: 4341 Tlb_miss: 2281 Tlb_hit_rate: 0.655542
Shader2: Tlb_access: 6565 Tlb_hit: 4302 Tlb_miss: 2263 Tlb_hit_rate: 0.655293
Shader3: Tlb_access: 6400 Tlb_hit: 4212 Tlb_miss: 2188 Tlb_hit_rate: 0.658125
Shader4: Tlb_access: 6433 Tlb_hit: 4209 Tlb_miss: 2224 Tlb_hit_rate: 0.654283
Shader5: Tlb_access: 6518 Tlb_hit: 4324 Tlb_miss: 2194 Tlb_hit_rate: 0.663394
Shader6: Tlb_access: 6196 Tlb_hit: 4107 Tlb_miss: 2089 Tlb_hit_rate: 0.662847
Shader7: Tlb_access: 6174 Tlb_hit: 4052 Tlb_miss: 2122 Tlb_hit_rate: 0.656301
Shader8: Tlb_access: 6532 Tlb_hit: 4280 Tlb_miss: 2252 Tlb_hit_rate: 0.655236
Shader9: Tlb_access: 6554 Tlb_hit: 4348 Tlb_miss: 2206 Tlb_hit_rate: 0.663412
Shader10: Tlb_access: 6426 Tlb_hit: 4226 Tlb_miss: 2200 Tlb_hit_rate: 0.657641
Shader11: Tlb_access: 6458 Tlb_hit: 4231 Tlb_miss: 2227 Tlb_hit_rate: 0.655156
Shader12: Tlb_access: 6412 Tlb_hit: 4204 Tlb_miss: 2208 Tlb_hit_rate: 0.655646
Shader13: Tlb_access: 6610 Tlb_hit: 4424 Tlb_miss: 2186 Tlb_hit_rate: 0.669289
Shader14: Tlb_access: 6744 Tlb_hit: 4446 Tlb_miss: 2298 Tlb_hit_rate: 0.659253
Shader15: Tlb_access: 6633 Tlb_hit: 4419 Tlb_miss: 2214 Tlb_hit_rate: 0.666214
Shader16: Tlb_access: 6746 Tlb_hit: 4483 Tlb_miss: 2263 Tlb_hit_rate: 0.664542
Shader17: Tlb_access: 6224 Tlb_hit: 4061 Tlb_miss: 2163 Tlb_hit_rate: 0.652474
Shader18: Tlb_access: 6258 Tlb_hit: 4074 Tlb_miss: 2184 Tlb_hit_rate: 0.651007
Shader19: Tlb_access: 6451 Tlb_hit: 4248 Tlb_miss: 2203 Tlb_hit_rate: 0.658503
Shader20: Tlb_access: 6522 Tlb_hit: 4282 Tlb_miss: 2240 Tlb_hit_rate: 0.656547
Shader21: Tlb_access: 6275 Tlb_hit: 4094 Tlb_miss: 2181 Tlb_hit_rate: 0.652430
Shader22: Tlb_access: 6408 Tlb_hit: 4206 Tlb_miss: 2202 Tlb_hit_rate: 0.656367
Shader23: Tlb_access: 6611 Tlb_hit: 4305 Tlb_miss: 2306 Tlb_hit_rate: 0.651187
Shader24: Tlb_access: 6625 Tlb_hit: 4371 Tlb_miss: 2254 Tlb_hit_rate: 0.659774
Shader25: Tlb_access: 6587 Tlb_hit: 4301 Tlb_miss: 2286 Tlb_hit_rate: 0.652953
Shader26: Tlb_access: 6637 Tlb_hit: 4372 Tlb_miss: 2265 Tlb_hit_rate: 0.658731
Shader27: Tlb_access: 6493 Tlb_hit: 4262 Tlb_miss: 2231 Tlb_hit_rate: 0.656399
Tlb_tot_access: 181693 Tlb_tot_hit: 119548, Tlb_tot_miss: 62145, Tlb_tot_hit_rate: 0.657967
========================================TLB statistics(validate)==============================
Shader0: Tlb_validate: 184 Tlb_invalidate: 165 Tlb_evict: 0 Tlb_page_evict: 165
Shader1: Tlb_validate: 184 Tlb_invalidate: 165 Tlb_evict: 0 Tlb_page_evict: 165
Shader2: Tlb_validate: 192 Tlb_invalidate: 173 Tlb_evict: 0 Tlb_page_evict: 173
Shader3: Tlb_validate: 170 Tlb_invalidate: 151 Tlb_evict: 0 Tlb_page_evict: 151
Shader4: Tlb_validate: 178 Tlb_invalidate: 159 Tlb_evict: 0 Tlb_page_evict: 159
Shader5: Tlb_validate: 179 Tlb_invalidate: 160 Tlb_evict: 0 Tlb_page_evict: 160
Shader6: Tlb_validate: 167 Tlb_invalidate: 148 Tlb_evict: 0 Tlb_page_evict: 148
Shader7: Tlb_validate: 185 Tlb_invalidate: 166 Tlb_evict: 0 Tlb_page_evict: 166
Shader8: Tlb_validate: 178 Tlb_invalidate: 159 Tlb_evict: 0 Tlb_page_evict: 159
Shader9: Tlb_validate: 174 Tlb_invalidate: 155 Tlb_evict: 0 Tlb_page_evict: 155
Shader10: Tlb_validate: 173 Tlb_invalidate: 154 Tlb_evict: 0 Tlb_page_evict: 154
Shader11: Tlb_validate: 179 Tlb_invalidate: 160 Tlb_evict: 0 Tlb_page_evict: 160
Shader12: Tlb_validate: 184 Tlb_invalidate: 165 Tlb_evict: 0 Tlb_page_evict: 165
Shader13: Tlb_validate: 175 Tlb_invalidate: 156 Tlb_evict: 0 Tlb_page_evict: 156
Shader14: Tlb_validate: 179 Tlb_invalidate: 160 Tlb_evict: 0 Tlb_page_evict: 160
Shader15: Tlb_validate: 181 Tlb_invalidate: 162 Tlb_evict: 0 Tlb_page_evict: 162
Shader16: Tlb_validate: 177 Tlb_invalidate: 158 Tlb_evict: 0 Tlb_page_evict: 158
Shader17: Tlb_validate: 183 Tlb_invalidate: 164 Tlb_evict: 0 Tlb_page_evict: 164
Shader18: Tlb_validate: 174 Tlb_invalidate: 155 Tlb_evict: 0 Tlb_page_evict: 155
Shader19: Tlb_validate: 181 Tlb_invalidate: 162 Tlb_evict: 0 Tlb_page_evict: 162
Shader20: Tlb_validate: 181 Tlb_invalidate: 162 Tlb_evict: 0 Tlb_page_evict: 162
Shader21: Tlb_validate: 179 Tlb_invalidate: 160 Tlb_evict: 0 Tlb_page_evict: 160
Shader22: Tlb_validate: 191 Tlb_invalidate: 172 Tlb_evict: 0 Tlb_page_evict: 172
Shader23: Tlb_validate: 192 Tlb_invalidate: 173 Tlb_evict: 0 Tlb_page_evict: 173
Shader24: Tlb_validate: 179 Tlb_invalidate: 160 Tlb_evict: 0 Tlb_page_evict: 160
Shader25: Tlb_validate: 182 Tlb_invalidate: 163 Tlb_evict: 0 Tlb_page_evict: 163
Shader26: Tlb_validate: 185 Tlb_invalidate: 166 Tlb_evict: 0 Tlb_page_evict: 166
Shader27: Tlb_validate: 192 Tlb_invalidate: 173 Tlb_evict: 0 Tlb_page_evict: 173
Tlb_tot_valiate: 5058 Tlb_invalidate: 4526, Tlb_tot_evict: 0, Tlb_tot_evict page: 4526
========================================TLB statistics(threshing)==============================
Shader0: Total 0
Shader1: Total 0
Shader2: Total 0
Shader3: Total 0
Shader4: Total 0
Shader5: Total 0
Shader6: Total 0
Shader7: Total 0
Shader8: Total 0
Shader9: Total 0
Shader10: Total 0
Shader11: Total 0
Shader12: Total 0
Shader13: Total 0
Shader14: Total 0
Shader15: Total 0
Shader16: Total 0
Shader17: Total 0
Shader18: Total 0
Shader19: Total 0
Shader20: Total 0
Shader21: Total 0
Shader22: Total 0
Shader23: Total 0
Shader24: Total 0
Shader25: Total 0
Shader26: Total 0
Shader27: Total 0
Tlb_tot_thresh: 0
========================================Page fault statistics==============================
Shader0: Page_table_access:2215 Page_hit: 601 Page_miss: 1614 Page_hit_rate: 0.271332 Page_fault: 1 Page_pending: 1613
Shader1: Page_table_access:2281 Page_hit: 599 Page_miss: 1682 Page_hit_rate: 0.262604 Page_fault: 1 Page_pending: 1681
Shader2: Page_table_access:2263 Page_hit: 594 Page_miss: 1669 Page_hit_rate: 0.262483 Page_fault: 1 Page_pending: 1668
Shader3: Page_table_access:2188 Page_hit: 584 Page_miss: 1604 Page_hit_rate: 0.266910 Page_fault: 0 Page_pending: 1604
Shader4: Page_table_access:2224 Page_hit: 543 Page_miss: 1681 Page_hit_rate: 0.244155 Page_fault: 1 Page_pending: 1680
Shader5: Page_table_access:2194 Page_hit: 544 Page_miss: 1650 Page_hit_rate: 0.247949 Page_fault: 0 Page_pending: 1650
Shader6: Page_table_access:2089 Page_hit: 480 Page_miss: 1609 Page_hit_rate: 0.229775 Page_fault: 0 Page_pending: 1608
Shader7: Page_table_access:2122 Page_hit: 535 Page_miss: 1587 Page_hit_rate: 0.252121 Page_fault: 0 Page_pending: 1587
Shader8: Page_table_access:2252 Page_hit: 530 Page_miss: 1722 Page_hit_rate: 0.235346 Page_fault: 1 Page_pending: 1721
Shader9: Page_table_access:2206 Page_hit: 550 Page_miss: 1656 Page_hit_rate: 0.249320 Page_fault: 2 Page_pending: 1654
Shader10: Page_table_access:2200 Page_hit: 622 Page_miss: 1578 Page_hit_rate: 0.282727 Page_fault: 0 Page_pending: 1578
Shader11: Page_table_access:2227 Page_hit: 545 Page_miss: 1682 Page_hit_rate: 0.244724 Page_fault: 0 Page_pending: 1682
Shader12: Page_table_access:2208 Page_hit: 584 Page_miss: 1624 Page_hit_rate: 0.264493 Page_fault: 1 Page_pending: 1623
Shader13: Page_table_access:2186 Page_hit: 545 Page_miss: 1641 Page_hit_rate: 0.249314 Page_fault: 0 Page_pending: 1640
Shader14: Page_table_access:2298 Page_hit: 632 Page_miss: 1666 Page_hit_rate: 0.275022 Page_fault: 2 Page_pending: 1663
Shader15: Page_table_access:2214 Page_hit: 617 Page_miss: 1597 Page_hit_rate: 0.278681 Page_fault: 0 Page_pending: 1597
Shader16: Page_table_access:2263 Page_hit: 511 Page_miss: 1752 Page_hit_rate: 0.225806 Page_fault: 0 Page_pending: 1751
Shader17: Page_table_access:2163 Page_hit: 554 Page_miss: 1609 Page_hit_rate: 0.256126 Page_fault: 1 Page_pending: 1608
Shader18: Page_table_access:2184 Page_hit: 567 Page_miss: 1617 Page_hit_rate: 0.259615 Page_fault: 0 Page_pending: 1616
Shader19: Page_table_access:2203 Page_hit: 553 Page_miss: 1650 Page_hit_rate: 0.251021 Page_fault: 1 Page_pending: 1650
Shader20: Page_table_access:2240 Page_hit: 581 Page_miss: 1659 Page_hit_rate: 0.259375 Page_fault: 2 Page_pending: 1657
Shader21: Page_table_access:2181 Page_hit: 615 Page_miss: 1566 Page_hit_rate: 0.281981 Page_fault: 0 Page_pending: 1565
Shader22: Page_table_access:2202 Page_hit: 552 Page_miss: 1650 Page_hit_rate: 0.250681 Page_fault: 2 Page_pending: 1649
Shader23: Page_table_access:2306 Page_hit: 646 Page_miss: 1660 Page_hit_rate: 0.280139 Page_fault: 5 Page_pending: 1656
Shader24: Page_table_access:2254 Page_hit: 556 Page_miss: 1698 Page_hit_rate: 0.246673 Page_fault: 0 Page_pending: 1698
Shader25: Page_table_access:2286 Page_hit: 631 Page_miss: 1655 Page_hit_rate: 0.276028 Page_fault: 1 Page_pending: 1655
Shader26: Page_table_access:2265 Page_hit: 604 Page_miss: 1661 Page_hit_rate: 0.266667 Page_fault: 0 Page_pending: 1661
Shader27: Page_table_access:2231 Page_hit: 579 Page_miss: 1652 Page_hit_rate: 0.259525 Page_fault: 2 Page_pending: 1652
Page_talbe_tot_access: 62145 Page_tot_hit: 16054, Page_tot_miss 46091, Page_tot_hit_rate: 0.258331 Page_tot_fault: 24 Page_tot_pending: 46067
Total_memory_access_page_fault: 24, Average_latency: 752803.687500
========================================Page threshing statistics==============================
Page_validate: 1616 Page_evict_diry: 0 Page_evict_not_diry: 0
Page_tot_thresh: 0
========================================Memory access statistics==============================
========================================Prefetch statistics==============================
Tot_page_hit: 0, Tot_page_miss: 0, Tot_page_fault: 0
Avg_page_latency: 0.000000, Avg_prefetch_size: -nan, Avg_prefetch_latency: 0.000000
========================================PCI-e statistics==============================
Pcie_read_utilization: 0.686364
[0-25]: 0.056137, [26-50]: 0.022421, [51-75]: 0.921441, [76-100]: 0.000000
Pcie_write_utilization: 0.000000
[0-25]: -nan, [26-50]: -nan, [51-75]: -nan, [76-100]: -nan
F:   222150----T:   538641 	 	 	 Kl: 1 	 Sm: 0 	 T: kernel_launch(213.700882)
F:   223063----T:   225668 	 St: c0000000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   225668----T:   233908 	 St: c0001000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   233908----T:   237720 	 St: c0070000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:   237720----T:   244132 	 St: c0075000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:   244132----T:   246737 	 St: c0080000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   246737----T:   254977 	 St: c0081000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   254977----T:   258407 	 St: c0090000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:   258407----T:   272697 	 St: c0094000 Sz: 114688 	 Sm: 0 	 T: memcpy_h2d(9.648886)
F:   272697----T:   275302 	 St: c06a0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   275302----T:   283542 	 St: c06a1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   283542----T:   286147 	 St: c00b0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   286147----T:   316870 	 St: c00b1000 Sz: 258048 	 Sm: 0 	 T: memcpy_h2d(20.744766)
F:   320864----T:   323469 	 St: c00f0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   323469----T:   384305 	 St: c00f1000 Sz: 520192 	 Sm: 0 	 T: memcpy_h2d(41.077652)
F:   392957----T:   395562 	 St: c0170000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   395562----T:   516651 	 St: c0171000 Sz: 1044480 	 Sm: 0 	 T: memcpy_h2d(81.761650)
F:   516651----T:   519256 	 St: c0010000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   519256----T:   527496 	 St: c0011000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   527496----T:   530101 	 St: c06b0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   530101----T:   538341 	 St: c06b1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   538641----T:   541246 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:   538641----T:   546881 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:   549486----T:   552091 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:   549486----T:   557726 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:   560331----T:   562936 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:   560331----T:   576026 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(10.597569)
F:   578631----T:   581236 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:   578631----T:   609354 	 St: 0 Sz: 258048 	 Sm: 0 	 T: device_sync(20.744766)
F:   611959----T:   614564 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:   611959----T:   672795 	 St: 0 Sz: 520192 	 Sm: 0 	 T: device_sync(41.077652)
F:   675400----T:   678005 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:   675400----T:   704712 	 St: 0 Sz: 245760 	 Sm: 0 	 T: device_sync(19.792032)
F:   929467----T:  1510417 	 	 	 Kl: 2 	 Sm: 0 	 T: kernel_launch(392.268738)
F:   930240----T:   932845 	 St: c0040000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   932845----T:   941085 	 St: c0041000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   941270----T:   944356 	 St: c0480000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:   944356----T:   951678 	 St: c0483000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:   951678----T:   954478 	 St: c0490000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:   954478----T:   962258 	 St: c0492000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:   962258----T:   964863 	 St: c04a0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   964863----T:   980558 	 St: c04a1000 Sz: 126976 	 Sm: 0 	 T: memcpy_h2d(10.597569)
F:   980558----T:   983163 	 St: c0270000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   983163----T:   991403 	 St: c0271000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   991403----T:   994008 	 St: c0280000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   994008----T:   996613 	 St: c0281000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   996613----T:  1004393 	 St: c0282000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  1004393----T:  1006998 	 St: c0290000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1006998----T:  1022693 	 St: c0291000 Sz: 126976 	 Sm: 0 	 T: memcpy_h2d(10.597569)
F:  1022693----T:  1025298 	 St: c04c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1025298----T:  1056021 	 St: c04c1000 Sz: 258048 	 Sm: 0 	 T: memcpy_h2d(20.744766)
F:  1056021----T:  1058626 	 St: c02b0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1058626----T:  1089349 	 St: c02b1000 Sz: 258048 	 Sm: 0 	 T: memcpy_h2d(20.744766)
F:  1100577----T:  1103377 	 St: c0500000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  1103377----T:  1163742 	 St: c0502000 Sz: 516096 	 Sm: 0 	 T: memcpy_h2d(40.759621)
F:  1163742----T:  1166542 	 St: c02f0000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  1166542----T:  1226907 	 St: c02f2000 Sz: 516096 	 Sm: 0 	 T: memcpy_h2d(40.759621)
F:  1254424----T:  1257029 	 St: c0580000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1257029----T:  1378118 	 St: c0581000 Sz: 1044480 	 Sm: 0 	 T: memcpy_h2d(81.761650)
F:  1378118----T:  1380723 	 St: c0370000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1380723----T:  1501812 	 St: c0371000 Sz: 1044480 	 Sm: 0 	 T: memcpy_h2d(81.761650)
F:  1510417----T:  1513022 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  1510417----T:  1518657 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  1521262----T:  1523867 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  1521262----T:  1529502 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  1532107----T:  1534712 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  1532107----T:  1547802 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(10.597569)
F:  1550407----T:  1553012 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  1550407----T:  1581130 	 St: 0 Sz: 258048 	 Sm: 0 	 T: device_sync(20.744766)
F:  1583735----T:  1586340 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  1583735----T:  1644571 	 St: 0 Sz: 520192 	 Sm: 0 	 T: device_sync(41.077652)
F:  1647176----T:  1649781 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  1647176----T:  1768265 	 St: 0 Sz: 1044480 	 Sm: 0 	 T: device_sync(81.761650)
F:  1770870----T:  1773475 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  1770870----T:  1779110 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  1781715----T:  1784320 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  1781715----T:  1789955 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  1792560----T:  1795165 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  1792560----T:  1808255 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(10.597569)
F:  1810860----T:  1813465 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  1810860----T:  1821882 	 St: 0 Sz: 86016 	 Sm: 0 	 T: device_sync(7.442269)
Tot_prefetch_time: 0(cycle), 0.000000(us)
Tot_kernel_exec_time: 897441(cycle), 605.969604(us)
Tot_kernel_exec_time_and_fault_time: 2496921(cycle), 1685.969604(us)
Tot_memcpy_h2d_time: 835274(cycle), 563.993225(us)
Tot_memcpy_d2h_time: 0(cycle), 0.000000(us)
Tot_memcpy_time: 835274(cycle), 563.993225(us)
Tot_devicesync_time: 482746(cycle), 325.959473(us)
Tot_writeback_time: 0(cycle), 0.000000(us)
Tot_memcpy_d2h_sync_wb_time: 482746(cycle), 325.959473(us)
GPGPU-Sim: *** exit detected ***
