#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sun May  3 23:06:02 2020
# Process ID: 22248
# Current directory: C:/Users/hkhaj/Documents/senior-project/hardware/518/518/BUILD/dccn_proj/bdprj.runs/synth_1
# Command line: vivado.exe -log top_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_wrapper.tcl
# Log file: C:/Users/hkhaj/Documents/senior-project/hardware/518/518/BUILD/dccn_proj/bdprj.runs/synth_1/top_wrapper.vds
# Journal file: C:/Users/hkhaj/Documents/senior-project/hardware/518/518/BUILD/dccn_proj/bdprj.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source top_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/hkhaj/Documents/senior-project/hardware/518/518/BUILD/HLS/fp_multipliers/solution_1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/hkhaj/Documents/senior-project/hardware/518/518/BUILD/dccn_proj/bdprj.cache/ip 
Command: synth_design -top top_wrapper -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 5504 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 982.371 ; gain = 235.418
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_wrapper' [C:/Users/hkhaj/Documents/senior-project/hardware/518/518/BUILD/dccn_proj/bdprj.srcs/sources_1/bd/top/hdl/top_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'top' [C:/Users/hkhaj/Documents/senior-project/hardware/518/518/BUILD/dccn_proj/bdprj.srcs/sources_1/bd/top/synth/top.v:13]
INFO: [Synth 8-6157] synthesizing module 'top_blk_mem_gen_0_0' [C:/Users/hkhaj/Documents/senior-project/hardware/518/518/BUILD/dccn_proj/bdprj.runs/synth_1/.Xil/Vivado-22248-DESKTOP-BJ5EQ9A/realtime/top_blk_mem_gen_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'top_blk_mem_gen_0_0' (1#1) [C:/Users/hkhaj/Documents/senior-project/hardware/518/518/BUILD/dccn_proj/bdprj.runs/synth_1/.Xil/Vivado-22248-DESKTOP-BJ5EQ9A/realtime/top_blk_mem_gen_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'top_blk_mem_gen_1_0' [C:/Users/hkhaj/Documents/senior-project/hardware/518/518/BUILD/dccn_proj/bdprj.runs/synth_1/.Xil/Vivado-22248-DESKTOP-BJ5EQ9A/realtime/top_blk_mem_gen_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'top_blk_mem_gen_1_0' (2#1) [C:/Users/hkhaj/Documents/senior-project/hardware/518/518/BUILD/dccn_proj/bdprj.runs/synth_1/.Xil/Vivado-22248-DESKTOP-BJ5EQ9A/realtime/top_blk_mem_gen_1_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'top_blk_mem_gen_2_0' [C:/Users/hkhaj/Documents/senior-project/hardware/518/518/BUILD/dccn_proj/bdprj.runs/synth_1/.Xil/Vivado-22248-DESKTOP-BJ5EQ9A/realtime/top_blk_mem_gen_2_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'top_blk_mem_gen_2_0' (3#1) [C:/Users/hkhaj/Documents/senior-project/hardware/518/518/BUILD/dccn_proj/bdprj.runs/synth_1/.Xil/Vivado-22248-DESKTOP-BJ5EQ9A/realtime/top_blk_mem_gen_2_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'top_blk_mem_gen_3_0' [C:/Users/hkhaj/Documents/senior-project/hardware/518/518/BUILD/dccn_proj/bdprj.runs/synth_1/.Xil/Vivado-22248-DESKTOP-BJ5EQ9A/realtime/top_blk_mem_gen_3_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'top_blk_mem_gen_3_0' (4#1) [C:/Users/hkhaj/Documents/senior-project/hardware/518/518/BUILD/dccn_proj/bdprj.runs/synth_1/.Xil/Vivado-22248-DESKTOP-BJ5EQ9A/realtime/top_blk_mem_gen_3_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'top_blk_mem_gen_4_0' [C:/Users/hkhaj/Documents/senior-project/hardware/518/518/BUILD/dccn_proj/bdprj.runs/synth_1/.Xil/Vivado-22248-DESKTOP-BJ5EQ9A/realtime/top_blk_mem_gen_4_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'top_blk_mem_gen_4_0' (5#1) [C:/Users/hkhaj/Documents/senior-project/hardware/518/518/BUILD/dccn_proj/bdprj.runs/synth_1/.Xil/Vivado-22248-DESKTOP-BJ5EQ9A/realtime/top_blk_mem_gen_4_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'top_blk_mem_gen_5_0' [C:/Users/hkhaj/Documents/senior-project/hardware/518/518/BUILD/dccn_proj/bdprj.runs/synth_1/.Xil/Vivado-22248-DESKTOP-BJ5EQ9A/realtime/top_blk_mem_gen_5_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'top_blk_mem_gen_5_0' (6#1) [C:/Users/hkhaj/Documents/senior-project/hardware/518/518/BUILD/dccn_proj/bdprj.runs/synth_1/.Xil/Vivado-22248-DESKTOP-BJ5EQ9A/realtime/top_blk_mem_gen_5_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'top_bram_controller_v2_0_0' [C:/Users/hkhaj/Documents/senior-project/hardware/518/518/BUILD/dccn_proj/bdprj.runs/synth_1/.Xil/Vivado-22248-DESKTOP-BJ5EQ9A/realtime/top_bram_controller_v2_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'top_bram_controller_v2_0_0' (7#1) [C:/Users/hkhaj/Documents/senior-project/hardware/518/518/BUILD/dccn_proj/bdprj.runs/synth_1/.Xil/Vivado-22248-DESKTOP-BJ5EQ9A/realtime/top_bram_controller_v2_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'top_clk_wiz_0_0' [C:/Users/hkhaj/Documents/senior-project/hardware/518/518/BUILD/dccn_proj/bdprj.runs/synth_1/.Xil/Vivado-22248-DESKTOP-BJ5EQ9A/realtime/top_clk_wiz_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'top_clk_wiz_0_0' (8#1) [C:/Users/hkhaj/Documents/senior-project/hardware/518/518/BUILD/dccn_proj/bdprj.runs/synth_1/.Xil/Vivado-22248-DESKTOP-BJ5EQ9A/realtime/top_clk_wiz_0_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'top_fp_sop_0_0' [C:/Users/hkhaj/Documents/senior-project/hardware/518/518/BUILD/dccn_proj/bdprj.runs/synth_1/.Xil/Vivado-22248-DESKTOP-BJ5EQ9A/realtime/top_fp_sop_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'top_fp_sop_0_0' (9#1) [C:/Users/hkhaj/Documents/senior-project/hardware/518/518/BUILD/dccn_proj/bdprj.runs/synth_1/.Xil/Vivado-22248-DESKTOP-BJ5EQ9A/realtime/top_fp_sop_0_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'fp_sop_0' of module 'top_fp_sop_0_0' has 106 connections declared, but only 103 given [C:/Users/hkhaj/Documents/senior-project/hardware/518/518/BUILD/dccn_proj/bdprj.srcs/sources_1/bd/top/synth/top.v:261]
INFO: [Synth 8-6157] synthesizing module 'top_img_window_v2_0_0' [C:/Users/hkhaj/Documents/senior-project/hardware/518/518/BUILD/dccn_proj/bdprj.runs/synth_1/.Xil/Vivado-22248-DESKTOP-BJ5EQ9A/realtime/top_img_window_v2_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'top_img_window_v2_0_0' (10#1) [C:/Users/hkhaj/Documents/senior-project/hardware/518/518/BUILD/dccn_proj/bdprj.runs/synth_1/.Xil/Vivado-22248-DESKTOP-BJ5EQ9A/realtime/top_img_window_v2_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'top_kernel_bank_v2_0_0' [C:/Users/hkhaj/Documents/senior-project/hardware/518/518/BUILD/dccn_proj/bdprj.runs/synth_1/.Xil/Vivado-22248-DESKTOP-BJ5EQ9A/realtime/top_kernel_bank_v2_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'top_kernel_bank_v2_0_0' (11#1) [C:/Users/hkhaj/Documents/senior-project/hardware/518/518/BUILD/dccn_proj/bdprj.runs/synth_1/.Xil/Vivado-22248-DESKTOP-BJ5EQ9A/realtime/top_kernel_bank_v2_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'top_master_controller_v2_0_0' [C:/Users/hkhaj/Documents/senior-project/hardware/518/518/BUILD/dccn_proj/bdprj.runs/synth_1/.Xil/Vivado-22248-DESKTOP-BJ5EQ9A/realtime/top_master_controller_v2_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'top_master_controller_v2_0_0' (12#1) [C:/Users/hkhaj/Documents/senior-project/hardware/518/518/BUILD/dccn_proj/bdprj.runs/synth_1/.Xil/Vivado-22248-DESKTOP-BJ5EQ9A/realtime/top_master_controller_v2_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'top_proc_sys_reset_0_0' [C:/Users/hkhaj/Documents/senior-project/hardware/518/518/BUILD/dccn_proj/bdprj.runs/synth_1/.Xil/Vivado-22248-DESKTOP-BJ5EQ9A/realtime/top_proc_sys_reset_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'top_proc_sys_reset_0_0' (13#1) [C:/Users/hkhaj/Documents/senior-project/hardware/518/518/BUILD/dccn_proj/bdprj.runs/synth_1/.Xil/Vivado-22248-DESKTOP-BJ5EQ9A/realtime/top_proc_sys_reset_0_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'proc_sys_reset_0' of module 'top_proc_sys_reset_0_0' has 10 connections declared, but only 7 given [C:/Users/hkhaj/Documents/senior-project/hardware/518/518/BUILD/dccn_proj/bdprj.srcs/sources_1/bd/top/synth/top.v:509]
INFO: [Synth 8-6157] synthesizing module 'top_uart_0_0' [C:/Users/hkhaj/Documents/senior-project/hardware/518/518/BUILD/dccn_proj/bdprj.runs/synth_1/.Xil/Vivado-22248-DESKTOP-BJ5EQ9A/realtime/top_uart_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'top_uart_0_0' (14#1) [C:/Users/hkhaj/Documents/senior-project/hardware/518/518/BUILD/dccn_proj/bdprj.runs/synth_1/.Xil/Vivado-22248-DESKTOP-BJ5EQ9A/realtime/top_uart_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'top' (15#1) [C:/Users/hkhaj/Documents/senior-project/hardware/518/518/BUILD/dccn_proj/bdprj.srcs/sources_1/bd/top/synth/top.v:13]
INFO: [Synth 8-6155] done synthesizing module 'top_wrapper' (16#1) [C:/Users/hkhaj/Documents/senior-project/hardware/518/518/BUILD/dccn_proj/bdprj.srcs/sources_1/bd/top/hdl/top_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1058.813 ; gain = 311.859
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1058.813 ; gain = 311.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1058.813 ; gain = 311.859
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1058.813 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/hkhaj/Documents/senior-project/hardware/518/518/BUILD/dccn_proj/bdprj.srcs/sources_1/bd/top/ip/top_blk_mem_gen_0_0/top_blk_mem_gen_0_0/top_blk_mem_gen_4_0_in_context.xdc] for cell 'top_i/blk_mem_gen_0'
Finished Parsing XDC File [c:/Users/hkhaj/Documents/senior-project/hardware/518/518/BUILD/dccn_proj/bdprj.srcs/sources_1/bd/top/ip/top_blk_mem_gen_0_0/top_blk_mem_gen_0_0/top_blk_mem_gen_4_0_in_context.xdc] for cell 'top_i/blk_mem_gen_0'
Parsing XDC File [c:/Users/hkhaj/Documents/senior-project/hardware/518/518/BUILD/dccn_proj/bdprj.srcs/sources_1/bd/top/ip/top_blk_mem_gen_1_0/top_blk_mem_gen_1_0/top_blk_mem_gen_4_0_in_context.xdc] for cell 'top_i/blk_mem_gen_1'
Finished Parsing XDC File [c:/Users/hkhaj/Documents/senior-project/hardware/518/518/BUILD/dccn_proj/bdprj.srcs/sources_1/bd/top/ip/top_blk_mem_gen_1_0/top_blk_mem_gen_1_0/top_blk_mem_gen_4_0_in_context.xdc] for cell 'top_i/blk_mem_gen_1'
Parsing XDC File [c:/Users/hkhaj/Documents/senior-project/hardware/518/518/BUILD/dccn_proj/bdprj.srcs/sources_1/bd/top/ip/top_blk_mem_gen_2_0/top_blk_mem_gen_2_0/top_blk_mem_gen_4_0_in_context.xdc] for cell 'top_i/blk_mem_gen_2'
Finished Parsing XDC File [c:/Users/hkhaj/Documents/senior-project/hardware/518/518/BUILD/dccn_proj/bdprj.srcs/sources_1/bd/top/ip/top_blk_mem_gen_2_0/top_blk_mem_gen_2_0/top_blk_mem_gen_4_0_in_context.xdc] for cell 'top_i/blk_mem_gen_2'
Parsing XDC File [c:/Users/hkhaj/Documents/senior-project/hardware/518/518/BUILD/dccn_proj/bdprj.srcs/sources_1/bd/top/ip/top_blk_mem_gen_3_0/top_blk_mem_gen_3_0/top_blk_mem_gen_4_0_in_context.xdc] for cell 'top_i/blk_mem_gen_3'
Finished Parsing XDC File [c:/Users/hkhaj/Documents/senior-project/hardware/518/518/BUILD/dccn_proj/bdprj.srcs/sources_1/bd/top/ip/top_blk_mem_gen_3_0/top_blk_mem_gen_3_0/top_blk_mem_gen_4_0_in_context.xdc] for cell 'top_i/blk_mem_gen_3'
Parsing XDC File [c:/Users/hkhaj/Documents/senior-project/hardware/518/518/BUILD/dccn_proj/bdprj.srcs/sources_1/bd/top/ip/top_blk_mem_gen_4_0/top_blk_mem_gen_4_0/top_blk_mem_gen_4_0_in_context.xdc] for cell 'top_i/blk_mem_gen_4'
Finished Parsing XDC File [c:/Users/hkhaj/Documents/senior-project/hardware/518/518/BUILD/dccn_proj/bdprj.srcs/sources_1/bd/top/ip/top_blk_mem_gen_4_0/top_blk_mem_gen_4_0/top_blk_mem_gen_4_0_in_context.xdc] for cell 'top_i/blk_mem_gen_4'
Parsing XDC File [c:/Users/hkhaj/Documents/senior-project/hardware/518/518/BUILD/dccn_proj/bdprj.srcs/sources_1/bd/top/ip/top_blk_mem_gen_5_0/top_blk_mem_gen_5_0/top_blk_mem_gen_4_0_in_context.xdc] for cell 'top_i/blk_mem_gen_5'
Finished Parsing XDC File [c:/Users/hkhaj/Documents/senior-project/hardware/518/518/BUILD/dccn_proj/bdprj.srcs/sources_1/bd/top/ip/top_blk_mem_gen_5_0/top_blk_mem_gen_5_0/top_blk_mem_gen_4_0_in_context.xdc] for cell 'top_i/blk_mem_gen_5'
Parsing XDC File [c:/Users/hkhaj/Documents/senior-project/hardware/518/518/BUILD/dccn_proj/bdprj.srcs/sources_1/bd/top/ip/top_bram_controller_v2_0_0/top_bram_controller_v2_0_0/top_bram_controller_v2_0_0_in_context.xdc] for cell 'top_i/bram_controller_v2_0'
Finished Parsing XDC File [c:/Users/hkhaj/Documents/senior-project/hardware/518/518/BUILD/dccn_proj/bdprj.srcs/sources_1/bd/top/ip/top_bram_controller_v2_0_0/top_bram_controller_v2_0_0/top_bram_controller_v2_0_0_in_context.xdc] for cell 'top_i/bram_controller_v2_0'
Parsing XDC File [c:/Users/hkhaj/Documents/senior-project/hardware/518/518/BUILD/dccn_proj/bdprj.srcs/sources_1/bd/top/ip/top_clk_wiz_0_0/top_clk_wiz_0_0/top_clk_wiz_0_0_in_context.xdc] for cell 'top_i/clk_wiz_0'
Finished Parsing XDC File [c:/Users/hkhaj/Documents/senior-project/hardware/518/518/BUILD/dccn_proj/bdprj.srcs/sources_1/bd/top/ip/top_clk_wiz_0_0/top_clk_wiz_0_0/top_clk_wiz_0_0_in_context.xdc] for cell 'top_i/clk_wiz_0'
Parsing XDC File [c:/Users/hkhaj/Documents/senior-project/hardware/518/518/BUILD/dccn_proj/bdprj.srcs/sources_1/bd/top/ip/top_fp_sop_0_0/top_fp_sop_0_0/top_fp_sop_0_0_in_context.xdc] for cell 'top_i/fp_sop_0'
Finished Parsing XDC File [c:/Users/hkhaj/Documents/senior-project/hardware/518/518/BUILD/dccn_proj/bdprj.srcs/sources_1/bd/top/ip/top_fp_sop_0_0/top_fp_sop_0_0/top_fp_sop_0_0_in_context.xdc] for cell 'top_i/fp_sop_0'
Parsing XDC File [c:/Users/hkhaj/Documents/senior-project/hardware/518/518/BUILD/dccn_proj/bdprj.srcs/sources_1/bd/top/ip/top_img_window_v2_0_0/top_img_window_v2_0_0/top_img_window_v2_0_0_in_context.xdc] for cell 'top_i/img_window_v2_0'
Finished Parsing XDC File [c:/Users/hkhaj/Documents/senior-project/hardware/518/518/BUILD/dccn_proj/bdprj.srcs/sources_1/bd/top/ip/top_img_window_v2_0_0/top_img_window_v2_0_0/top_img_window_v2_0_0_in_context.xdc] for cell 'top_i/img_window_v2_0'
Parsing XDC File [c:/Users/hkhaj/Documents/senior-project/hardware/518/518/BUILD/dccn_proj/bdprj.srcs/sources_1/bd/top/ip/top_kernel_bank_v2_0_0/top_kernel_bank_v2_0_0/top_kernel_bank_v2_0_0_in_context.xdc] for cell 'top_i/kernel_bank_v2_0'
Finished Parsing XDC File [c:/Users/hkhaj/Documents/senior-project/hardware/518/518/BUILD/dccn_proj/bdprj.srcs/sources_1/bd/top/ip/top_kernel_bank_v2_0_0/top_kernel_bank_v2_0_0/top_kernel_bank_v2_0_0_in_context.xdc] for cell 'top_i/kernel_bank_v2_0'
Parsing XDC File [c:/Users/hkhaj/Documents/senior-project/hardware/518/518/BUILD/dccn_proj/bdprj.srcs/sources_1/bd/top/ip/top_master_controller_v2_0_0/top_master_controller_v2_0_0/top_master_controller_v2_0_0_in_context.xdc] for cell 'top_i/master_controller_v2_0'
Finished Parsing XDC File [c:/Users/hkhaj/Documents/senior-project/hardware/518/518/BUILD/dccn_proj/bdprj.srcs/sources_1/bd/top/ip/top_master_controller_v2_0_0/top_master_controller_v2_0_0/top_master_controller_v2_0_0_in_context.xdc] for cell 'top_i/master_controller_v2_0'
Parsing XDC File [c:/Users/hkhaj/Documents/senior-project/hardware/518/518/BUILD/dccn_proj/bdprj.srcs/sources_1/bd/top/ip/top_proc_sys_reset_0_0/top_proc_sys_reset_0_0/top_proc_sys_reset_0_0_in_context.xdc] for cell 'top_i/proc_sys_reset_0'
Finished Parsing XDC File [c:/Users/hkhaj/Documents/senior-project/hardware/518/518/BUILD/dccn_proj/bdprj.srcs/sources_1/bd/top/ip/top_proc_sys_reset_0_0/top_proc_sys_reset_0_0/top_proc_sys_reset_0_0_in_context.xdc] for cell 'top_i/proc_sys_reset_0'
Parsing XDC File [c:/Users/hkhaj/Documents/senior-project/hardware/518/518/BUILD/dccn_proj/bdprj.srcs/sources_1/bd/top/ip/top_uart_0_0/top_uart_0_0/top_uart_0_0_in_context.xdc] for cell 'top_i/uart_0'
Finished Parsing XDC File [c:/Users/hkhaj/Documents/senior-project/hardware/518/518/BUILD/dccn_proj/bdprj.srcs/sources_1/bd/top/ip/top_uart_0_0/top_uart_0_0/top_uart_0_0_in_context.xdc] for cell 'top_i/uart_0'
Parsing XDC File [C:/Users/hkhaj/Documents/senior-project/hardware/518/518/BUILD/dccn_proj/bdprj.srcs/constrs_1/imports/Constraint/nexy4ddr.xdc]
Finished Parsing XDC File [C:/Users/hkhaj/Documents/senior-project/hardware/518/518/BUILD/dccn_proj/bdprj.srcs/constrs_1/imports/Constraint/nexy4ddr.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/hkhaj/Documents/senior-project/hardware/518/518/BUILD/dccn_proj/bdprj.srcs/constrs_1/imports/Constraint/nexy4ddr.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/hkhaj/Documents/senior-project/hardware/518/518/BUILD/dccn_proj/bdprj.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/hkhaj/Documents/senior-project/hardware/518/518/BUILD/dccn_proj/bdprj.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1107.617 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1107.617 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'top_i/blk_mem_gen_0' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'top_i/blk_mem_gen_1' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'top_i/blk_mem_gen_2' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'top_i/blk_mem_gen_3' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'top_i/blk_mem_gen_4' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'top_i/blk_mem_gen_5' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1109.598 ; gain = 362.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1109.598 ; gain = 362.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sys_clock. (constraint file  c:/Users/hkhaj/Documents/senior-project/hardware/518/518/BUILD/dccn_proj/bdprj.srcs/sources_1/bd/top/ip/top_clk_wiz_0_0/top_clk_wiz_0_0/top_clk_wiz_0_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clock. (constraint file  c:/Users/hkhaj/Documents/senior-project/hardware/518/518/BUILD/dccn_proj/bdprj.srcs/sources_1/bd/top/ip/top_clk_wiz_0_0/top_clk_wiz_0_0/top_clk_wiz_0_0_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for top_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for top_i/blk_mem_gen_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for top_i/blk_mem_gen_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for top_i/blk_mem_gen_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for top_i/blk_mem_gen_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for top_i/blk_mem_gen_4. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for top_i/blk_mem_gen_5. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for top_i/bram_controller_v2_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for top_i/clk_wiz_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for top_i/fp_sop_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for top_i/img_window_v2_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for top_i/kernel_bank_v2_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for top_i/master_controller_v2_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for top_i/proc_sys_reset_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for top_i/uart_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1109.598 ; gain = 362.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1109.598 ; gain = 362.645
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1109.598 ; gain = 362.645
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1123.613 ; gain = 376.660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1123.762 ; gain = 376.809
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1134.316 ; gain = 387.363
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1148.133 ; gain = 401.180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1148.133 ; gain = 401.180
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1148.133 ; gain = 401.180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1148.133 ; gain = 401.180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1148.133 ; gain = 401.180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1148.133 ; gain = 401.180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------------------+----------+
|      |BlackBox name                |Instances |
+------+-----------------------------+----------+
|1     |top_blk_mem_gen_0_0          |         1|
|2     |top_blk_mem_gen_1_0          |         1|
|3     |top_blk_mem_gen_2_0          |         1|
|4     |top_blk_mem_gen_3_0          |         1|
|5     |top_blk_mem_gen_4_0          |         1|
|6     |top_blk_mem_gen_5_0          |         1|
|7     |top_bram_controller_v2_0_0   |         1|
|8     |top_clk_wiz_0_0              |         1|
|9     |top_fp_sop_0_0               |         1|
|10    |top_img_window_v2_0_0        |         1|
|11    |top_kernel_bank_v2_0_0       |         1|
|12    |top_master_controller_v2_0_0 |         1|
|13    |top_proc_sys_reset_0_0       |         1|
|14    |top_uart_0_0                 |         1|
+------+-----------------------------+----------+

Report Cell Usage: 
+------+-----------------------------+------+
|      |Cell                         |Count |
+------+-----------------------------+------+
|1     |top_blk_mem_gen_0_0          |     1|
|2     |top_blk_mem_gen_1_0          |     1|
|3     |top_blk_mem_gen_2_0          |     1|
|4     |top_blk_mem_gen_3_0          |     1|
|5     |top_blk_mem_gen_4_0          |     1|
|6     |top_blk_mem_gen_5_0          |     1|
|7     |top_bram_controller_v2_0_0   |     1|
|8     |top_clk_wiz_0_0              |     1|
|9     |top_fp_sop_0_0               |     1|
|10    |top_img_window_v2_0_0        |     1|
|11    |top_kernel_bank_v2_0_0       |     1|
|12    |top_master_controller_v2_0_0 |     1|
|13    |top_proc_sys_reset_0_0       |     1|
|14    |top_uart_0_0                 |     1|
|15    |IBUF                         |     3|
|16    |OBUF                         |     2|
+------+-----------------------------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   977|
|2     |  top_i  |top    |   972|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1148.133 ; gain = 401.180
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:24 . Memory (MB): peak = 1148.133 ; gain = 350.395
Synthesis Optimization Complete : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1148.133 ; gain = 401.180
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1160.199 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1165.809 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
45 Infos, 9 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 1165.809 ; gain = 708.496
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1165.809 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/hkhaj/Documents/senior-project/hardware/518/518/BUILD/dccn_proj/bdprj.runs/synth_1/top_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_wrapper_utilization_synth.rpt -pb top_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun May  3 23:06:48 2020...
