// Seed: 813746223
module module_0 (
    input  tri0  id_0,
    output uwire id_1
);
  tri id_3 = -1 == id_0;
endmodule
module module_1 (
    output tri id_0,
    input tri0 id_1,
    output tri1 id_2,
    input tri1 id_3,
    output wand id_4,
    input uwire id_5,
    input supply1 id_6,
    output tri id_7,
    output uwire id_8,
    input uwire id_9,
    output uwire id_10,
    output wor id_11,
    input supply1 id_12,
    input tri0 id_13,
    input tri id_14,
    input supply0 id_15,
    input wire id_16,
    input wire id_17,
    output logic id_18,
    input tri id_19
);
  logic id_21;
  ;
  wire id_22 = id_14;
  module_0 modCall_1 (
      id_9,
      id_10
  );
  assign modCall_1.id_0 = 0;
  wire id_23;
  ;
  always @(*) id_18 <= ~id_13;
  parameter id_24 = 1;
endmodule
