
Basic_Frame_TypeC_2023.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000135c8  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000f00  08013758  08013758  00023758  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08014658  08014658  000304d8  2**0
                  CONTENTS
  4 .ARM          00000008  08014658  08014658  00024658  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08014660  08014660  000304d8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08014660  08014660  00024660  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08014664  08014664  00024664  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000004d8  20000000  08014668  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000304d8  2**0
                  CONTENTS
 10 .bss          0000d884  200004d8  200004d8  000304d8  2**3
                  ALLOC
 11 ._user_heap_stack 00000604  2000dd5c  2000dd5c  000304d8  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000304d8  2**0
                  CONTENTS, READONLY
 13 .debug_info   0005441b  00000000  00000000  00030508  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00009015  00000000  00000000  00084923  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00002420  00000000  00000000  0008d938  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00002098  00000000  00000000  0008fd58  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002d9cd  00000000  00000000  00091df0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0003535a  00000000  00000000  000bf7bd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000e54d2  00000000  00000000  000f4b17  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      000000c1  00000000  00000000  001d9fe9  2**0
                  CONTENTS, READONLY
 21 .debug_frame  0000a258  00000000  00000000  001da0ac  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_loc    0000018a  00000000  00000000  001e4304  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200004d8 	.word	0x200004d8
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08013740 	.word	0x08013740

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200004dc 	.word	0x200004dc
 80001cc:	08013740 	.word	0x08013740

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2f>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bb0:	bf24      	itt	cs
 8000bb2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bb6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bba:	d90d      	bls.n	8000bd8 <__aeabi_d2f+0x30>
 8000bbc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000bc0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bc4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bc8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000bcc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bd0:	bf08      	it	eq
 8000bd2:	f020 0001 	biceq.w	r0, r0, #1
 8000bd6:	4770      	bx	lr
 8000bd8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000bdc:	d121      	bne.n	8000c22 <__aeabi_d2f+0x7a>
 8000bde:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000be2:	bfbc      	itt	lt
 8000be4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000be8:	4770      	bxlt	lr
 8000bea:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000bee:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000bf2:	f1c2 0218 	rsb	r2, r2, #24
 8000bf6:	f1c2 0c20 	rsb	ip, r2, #32
 8000bfa:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bfe:	fa20 f002 	lsr.w	r0, r0, r2
 8000c02:	bf18      	it	ne
 8000c04:	f040 0001 	orrne.w	r0, r0, #1
 8000c08:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c0c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c10:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c14:	ea40 000c 	orr.w	r0, r0, ip
 8000c18:	fa23 f302 	lsr.w	r3, r3, r2
 8000c1c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c20:	e7cc      	b.n	8000bbc <__aeabi_d2f+0x14>
 8000c22:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c26:	d107      	bne.n	8000c38 <__aeabi_d2f+0x90>
 8000c28:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c2c:	bf1e      	ittt	ne
 8000c2e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c32:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c36:	4770      	bxne	lr
 8000c38:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c3c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c40:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c44:	4770      	bx	lr
 8000c46:	bf00      	nop

08000c48 <__aeabi_uldivmod>:
 8000c48:	b953      	cbnz	r3, 8000c60 <__aeabi_uldivmod+0x18>
 8000c4a:	b94a      	cbnz	r2, 8000c60 <__aeabi_uldivmod+0x18>
 8000c4c:	2900      	cmp	r1, #0
 8000c4e:	bf08      	it	eq
 8000c50:	2800      	cmpeq	r0, #0
 8000c52:	bf1c      	itt	ne
 8000c54:	f04f 31ff 	movne.w	r1, #4294967295
 8000c58:	f04f 30ff 	movne.w	r0, #4294967295
 8000c5c:	f000 b96e 	b.w	8000f3c <__aeabi_idiv0>
 8000c60:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c64:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c68:	f000 f806 	bl	8000c78 <__udivmoddi4>
 8000c6c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c70:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c74:	b004      	add	sp, #16
 8000c76:	4770      	bx	lr

08000c78 <__udivmoddi4>:
 8000c78:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c7c:	9d08      	ldr	r5, [sp, #32]
 8000c7e:	4604      	mov	r4, r0
 8000c80:	468c      	mov	ip, r1
 8000c82:	2b00      	cmp	r3, #0
 8000c84:	f040 8083 	bne.w	8000d8e <__udivmoddi4+0x116>
 8000c88:	428a      	cmp	r2, r1
 8000c8a:	4617      	mov	r7, r2
 8000c8c:	d947      	bls.n	8000d1e <__udivmoddi4+0xa6>
 8000c8e:	fab2 f282 	clz	r2, r2
 8000c92:	b142      	cbz	r2, 8000ca6 <__udivmoddi4+0x2e>
 8000c94:	f1c2 0020 	rsb	r0, r2, #32
 8000c98:	fa24 f000 	lsr.w	r0, r4, r0
 8000c9c:	4091      	lsls	r1, r2
 8000c9e:	4097      	lsls	r7, r2
 8000ca0:	ea40 0c01 	orr.w	ip, r0, r1
 8000ca4:	4094      	lsls	r4, r2
 8000ca6:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000caa:	0c23      	lsrs	r3, r4, #16
 8000cac:	fbbc f6f8 	udiv	r6, ip, r8
 8000cb0:	fa1f fe87 	uxth.w	lr, r7
 8000cb4:	fb08 c116 	mls	r1, r8, r6, ip
 8000cb8:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000cbc:	fb06 f10e 	mul.w	r1, r6, lr
 8000cc0:	4299      	cmp	r1, r3
 8000cc2:	d909      	bls.n	8000cd8 <__udivmoddi4+0x60>
 8000cc4:	18fb      	adds	r3, r7, r3
 8000cc6:	f106 30ff 	add.w	r0, r6, #4294967295
 8000cca:	f080 8119 	bcs.w	8000f00 <__udivmoddi4+0x288>
 8000cce:	4299      	cmp	r1, r3
 8000cd0:	f240 8116 	bls.w	8000f00 <__udivmoddi4+0x288>
 8000cd4:	3e02      	subs	r6, #2
 8000cd6:	443b      	add	r3, r7
 8000cd8:	1a5b      	subs	r3, r3, r1
 8000cda:	b2a4      	uxth	r4, r4
 8000cdc:	fbb3 f0f8 	udiv	r0, r3, r8
 8000ce0:	fb08 3310 	mls	r3, r8, r0, r3
 8000ce4:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000ce8:	fb00 fe0e 	mul.w	lr, r0, lr
 8000cec:	45a6      	cmp	lr, r4
 8000cee:	d909      	bls.n	8000d04 <__udivmoddi4+0x8c>
 8000cf0:	193c      	adds	r4, r7, r4
 8000cf2:	f100 33ff 	add.w	r3, r0, #4294967295
 8000cf6:	f080 8105 	bcs.w	8000f04 <__udivmoddi4+0x28c>
 8000cfa:	45a6      	cmp	lr, r4
 8000cfc:	f240 8102 	bls.w	8000f04 <__udivmoddi4+0x28c>
 8000d00:	3802      	subs	r0, #2
 8000d02:	443c      	add	r4, r7
 8000d04:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d08:	eba4 040e 	sub.w	r4, r4, lr
 8000d0c:	2600      	movs	r6, #0
 8000d0e:	b11d      	cbz	r5, 8000d18 <__udivmoddi4+0xa0>
 8000d10:	40d4      	lsrs	r4, r2
 8000d12:	2300      	movs	r3, #0
 8000d14:	e9c5 4300 	strd	r4, r3, [r5]
 8000d18:	4631      	mov	r1, r6
 8000d1a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d1e:	b902      	cbnz	r2, 8000d22 <__udivmoddi4+0xaa>
 8000d20:	deff      	udf	#255	; 0xff
 8000d22:	fab2 f282 	clz	r2, r2
 8000d26:	2a00      	cmp	r2, #0
 8000d28:	d150      	bne.n	8000dcc <__udivmoddi4+0x154>
 8000d2a:	1bcb      	subs	r3, r1, r7
 8000d2c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d30:	fa1f f887 	uxth.w	r8, r7
 8000d34:	2601      	movs	r6, #1
 8000d36:	fbb3 fcfe 	udiv	ip, r3, lr
 8000d3a:	0c21      	lsrs	r1, r4, #16
 8000d3c:	fb0e 331c 	mls	r3, lr, ip, r3
 8000d40:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000d44:	fb08 f30c 	mul.w	r3, r8, ip
 8000d48:	428b      	cmp	r3, r1
 8000d4a:	d907      	bls.n	8000d5c <__udivmoddi4+0xe4>
 8000d4c:	1879      	adds	r1, r7, r1
 8000d4e:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000d52:	d202      	bcs.n	8000d5a <__udivmoddi4+0xe2>
 8000d54:	428b      	cmp	r3, r1
 8000d56:	f200 80e9 	bhi.w	8000f2c <__udivmoddi4+0x2b4>
 8000d5a:	4684      	mov	ip, r0
 8000d5c:	1ac9      	subs	r1, r1, r3
 8000d5e:	b2a3      	uxth	r3, r4
 8000d60:	fbb1 f0fe 	udiv	r0, r1, lr
 8000d64:	fb0e 1110 	mls	r1, lr, r0, r1
 8000d68:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000d6c:	fb08 f800 	mul.w	r8, r8, r0
 8000d70:	45a0      	cmp	r8, r4
 8000d72:	d907      	bls.n	8000d84 <__udivmoddi4+0x10c>
 8000d74:	193c      	adds	r4, r7, r4
 8000d76:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d7a:	d202      	bcs.n	8000d82 <__udivmoddi4+0x10a>
 8000d7c:	45a0      	cmp	r8, r4
 8000d7e:	f200 80d9 	bhi.w	8000f34 <__udivmoddi4+0x2bc>
 8000d82:	4618      	mov	r0, r3
 8000d84:	eba4 0408 	sub.w	r4, r4, r8
 8000d88:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000d8c:	e7bf      	b.n	8000d0e <__udivmoddi4+0x96>
 8000d8e:	428b      	cmp	r3, r1
 8000d90:	d909      	bls.n	8000da6 <__udivmoddi4+0x12e>
 8000d92:	2d00      	cmp	r5, #0
 8000d94:	f000 80b1 	beq.w	8000efa <__udivmoddi4+0x282>
 8000d98:	2600      	movs	r6, #0
 8000d9a:	e9c5 0100 	strd	r0, r1, [r5]
 8000d9e:	4630      	mov	r0, r6
 8000da0:	4631      	mov	r1, r6
 8000da2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000da6:	fab3 f683 	clz	r6, r3
 8000daa:	2e00      	cmp	r6, #0
 8000dac:	d14a      	bne.n	8000e44 <__udivmoddi4+0x1cc>
 8000dae:	428b      	cmp	r3, r1
 8000db0:	d302      	bcc.n	8000db8 <__udivmoddi4+0x140>
 8000db2:	4282      	cmp	r2, r0
 8000db4:	f200 80b8 	bhi.w	8000f28 <__udivmoddi4+0x2b0>
 8000db8:	1a84      	subs	r4, r0, r2
 8000dba:	eb61 0103 	sbc.w	r1, r1, r3
 8000dbe:	2001      	movs	r0, #1
 8000dc0:	468c      	mov	ip, r1
 8000dc2:	2d00      	cmp	r5, #0
 8000dc4:	d0a8      	beq.n	8000d18 <__udivmoddi4+0xa0>
 8000dc6:	e9c5 4c00 	strd	r4, ip, [r5]
 8000dca:	e7a5      	b.n	8000d18 <__udivmoddi4+0xa0>
 8000dcc:	f1c2 0320 	rsb	r3, r2, #32
 8000dd0:	fa20 f603 	lsr.w	r6, r0, r3
 8000dd4:	4097      	lsls	r7, r2
 8000dd6:	fa01 f002 	lsl.w	r0, r1, r2
 8000dda:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000dde:	40d9      	lsrs	r1, r3
 8000de0:	4330      	orrs	r0, r6
 8000de2:	0c03      	lsrs	r3, r0, #16
 8000de4:	fbb1 f6fe 	udiv	r6, r1, lr
 8000de8:	fa1f f887 	uxth.w	r8, r7
 8000dec:	fb0e 1116 	mls	r1, lr, r6, r1
 8000df0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000df4:	fb06 f108 	mul.w	r1, r6, r8
 8000df8:	4299      	cmp	r1, r3
 8000dfa:	fa04 f402 	lsl.w	r4, r4, r2
 8000dfe:	d909      	bls.n	8000e14 <__udivmoddi4+0x19c>
 8000e00:	18fb      	adds	r3, r7, r3
 8000e02:	f106 3cff 	add.w	ip, r6, #4294967295
 8000e06:	f080 808d 	bcs.w	8000f24 <__udivmoddi4+0x2ac>
 8000e0a:	4299      	cmp	r1, r3
 8000e0c:	f240 808a 	bls.w	8000f24 <__udivmoddi4+0x2ac>
 8000e10:	3e02      	subs	r6, #2
 8000e12:	443b      	add	r3, r7
 8000e14:	1a5b      	subs	r3, r3, r1
 8000e16:	b281      	uxth	r1, r0
 8000e18:	fbb3 f0fe 	udiv	r0, r3, lr
 8000e1c:	fb0e 3310 	mls	r3, lr, r0, r3
 8000e20:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e24:	fb00 f308 	mul.w	r3, r0, r8
 8000e28:	428b      	cmp	r3, r1
 8000e2a:	d907      	bls.n	8000e3c <__udivmoddi4+0x1c4>
 8000e2c:	1879      	adds	r1, r7, r1
 8000e2e:	f100 3cff 	add.w	ip, r0, #4294967295
 8000e32:	d273      	bcs.n	8000f1c <__udivmoddi4+0x2a4>
 8000e34:	428b      	cmp	r3, r1
 8000e36:	d971      	bls.n	8000f1c <__udivmoddi4+0x2a4>
 8000e38:	3802      	subs	r0, #2
 8000e3a:	4439      	add	r1, r7
 8000e3c:	1acb      	subs	r3, r1, r3
 8000e3e:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000e42:	e778      	b.n	8000d36 <__udivmoddi4+0xbe>
 8000e44:	f1c6 0c20 	rsb	ip, r6, #32
 8000e48:	fa03 f406 	lsl.w	r4, r3, r6
 8000e4c:	fa22 f30c 	lsr.w	r3, r2, ip
 8000e50:	431c      	orrs	r4, r3
 8000e52:	fa20 f70c 	lsr.w	r7, r0, ip
 8000e56:	fa01 f306 	lsl.w	r3, r1, r6
 8000e5a:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000e5e:	fa21 f10c 	lsr.w	r1, r1, ip
 8000e62:	431f      	orrs	r7, r3
 8000e64:	0c3b      	lsrs	r3, r7, #16
 8000e66:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e6a:	fa1f f884 	uxth.w	r8, r4
 8000e6e:	fb0e 1119 	mls	r1, lr, r9, r1
 8000e72:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000e76:	fb09 fa08 	mul.w	sl, r9, r8
 8000e7a:	458a      	cmp	sl, r1
 8000e7c:	fa02 f206 	lsl.w	r2, r2, r6
 8000e80:	fa00 f306 	lsl.w	r3, r0, r6
 8000e84:	d908      	bls.n	8000e98 <__udivmoddi4+0x220>
 8000e86:	1861      	adds	r1, r4, r1
 8000e88:	f109 30ff 	add.w	r0, r9, #4294967295
 8000e8c:	d248      	bcs.n	8000f20 <__udivmoddi4+0x2a8>
 8000e8e:	458a      	cmp	sl, r1
 8000e90:	d946      	bls.n	8000f20 <__udivmoddi4+0x2a8>
 8000e92:	f1a9 0902 	sub.w	r9, r9, #2
 8000e96:	4421      	add	r1, r4
 8000e98:	eba1 010a 	sub.w	r1, r1, sl
 8000e9c:	b2bf      	uxth	r7, r7
 8000e9e:	fbb1 f0fe 	udiv	r0, r1, lr
 8000ea2:	fb0e 1110 	mls	r1, lr, r0, r1
 8000ea6:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000eaa:	fb00 f808 	mul.w	r8, r0, r8
 8000eae:	45b8      	cmp	r8, r7
 8000eb0:	d907      	bls.n	8000ec2 <__udivmoddi4+0x24a>
 8000eb2:	19e7      	adds	r7, r4, r7
 8000eb4:	f100 31ff 	add.w	r1, r0, #4294967295
 8000eb8:	d22e      	bcs.n	8000f18 <__udivmoddi4+0x2a0>
 8000eba:	45b8      	cmp	r8, r7
 8000ebc:	d92c      	bls.n	8000f18 <__udivmoddi4+0x2a0>
 8000ebe:	3802      	subs	r0, #2
 8000ec0:	4427      	add	r7, r4
 8000ec2:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000ec6:	eba7 0708 	sub.w	r7, r7, r8
 8000eca:	fba0 8902 	umull	r8, r9, r0, r2
 8000ece:	454f      	cmp	r7, r9
 8000ed0:	46c6      	mov	lr, r8
 8000ed2:	4649      	mov	r1, r9
 8000ed4:	d31a      	bcc.n	8000f0c <__udivmoddi4+0x294>
 8000ed6:	d017      	beq.n	8000f08 <__udivmoddi4+0x290>
 8000ed8:	b15d      	cbz	r5, 8000ef2 <__udivmoddi4+0x27a>
 8000eda:	ebb3 020e 	subs.w	r2, r3, lr
 8000ede:	eb67 0701 	sbc.w	r7, r7, r1
 8000ee2:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000ee6:	40f2      	lsrs	r2, r6
 8000ee8:	ea4c 0202 	orr.w	r2, ip, r2
 8000eec:	40f7      	lsrs	r7, r6
 8000eee:	e9c5 2700 	strd	r2, r7, [r5]
 8000ef2:	2600      	movs	r6, #0
 8000ef4:	4631      	mov	r1, r6
 8000ef6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000efa:	462e      	mov	r6, r5
 8000efc:	4628      	mov	r0, r5
 8000efe:	e70b      	b.n	8000d18 <__udivmoddi4+0xa0>
 8000f00:	4606      	mov	r6, r0
 8000f02:	e6e9      	b.n	8000cd8 <__udivmoddi4+0x60>
 8000f04:	4618      	mov	r0, r3
 8000f06:	e6fd      	b.n	8000d04 <__udivmoddi4+0x8c>
 8000f08:	4543      	cmp	r3, r8
 8000f0a:	d2e5      	bcs.n	8000ed8 <__udivmoddi4+0x260>
 8000f0c:	ebb8 0e02 	subs.w	lr, r8, r2
 8000f10:	eb69 0104 	sbc.w	r1, r9, r4
 8000f14:	3801      	subs	r0, #1
 8000f16:	e7df      	b.n	8000ed8 <__udivmoddi4+0x260>
 8000f18:	4608      	mov	r0, r1
 8000f1a:	e7d2      	b.n	8000ec2 <__udivmoddi4+0x24a>
 8000f1c:	4660      	mov	r0, ip
 8000f1e:	e78d      	b.n	8000e3c <__udivmoddi4+0x1c4>
 8000f20:	4681      	mov	r9, r0
 8000f22:	e7b9      	b.n	8000e98 <__udivmoddi4+0x220>
 8000f24:	4666      	mov	r6, ip
 8000f26:	e775      	b.n	8000e14 <__udivmoddi4+0x19c>
 8000f28:	4630      	mov	r0, r6
 8000f2a:	e74a      	b.n	8000dc2 <__udivmoddi4+0x14a>
 8000f2c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f30:	4439      	add	r1, r7
 8000f32:	e713      	b.n	8000d5c <__udivmoddi4+0xe4>
 8000f34:	3802      	subs	r0, #2
 8000f36:	443c      	add	r4, r7
 8000f38:	e724      	b.n	8000d84 <__udivmoddi4+0x10c>
 8000f3a:	bf00      	nop

08000f3c <__aeabi_idiv0>:
 8000f3c:	4770      	bx	lr
 8000f3e:	bf00      	nop

08000f40 <madgwick_ahrs_update>:

static volatile float gx, gy, gz, ax, ay, az, mx, my, mz;

//this function takes 60.8us.(168M)
void madgwick_ahrs_update(AhrsSensor_t *sensor, Attitude_t *atti)
{
 8000f40:	b5b0      	push	{r4, r5, r7, lr}
 8000f42:	b0a6      	sub	sp, #152	; 0x98
 8000f44:	af00      	add	r7, sp, #0
 8000f46:	6078      	str	r0, [r7, #4]
 8000f48:	6039      	str	r1, [r7, #0]
  float s0, s1, s2, s3;
  float qDot1, qDot2, qDot3, qDot4;
  float hx, hy;
  float _2q0mx, _2q0my, _2q0mz, _2q1mx, _2bx, _2bz, _4bx, _4bz, _2q0, _2q1, _2q2, _2q3, _2q0q2, _2q2q3, q0q0, q0q1, q0q2, q0q3, q1q1, q1q2, q1q3, q2q2, q2q3, q3q3;

  gx = sensor->wx;
 8000f4a:	687b      	ldr	r3, [r7, #4]
 8000f4c:	68db      	ldr	r3, [r3, #12]
 8000f4e:	4a20      	ldr	r2, [pc, #128]	; (8000fd0 <madgwick_ahrs_update+0x90>)
 8000f50:	6013      	str	r3, [r2, #0]
  gy = sensor->wy;
 8000f52:	687b      	ldr	r3, [r7, #4]
 8000f54:	691b      	ldr	r3, [r3, #16]
 8000f56:	4a1f      	ldr	r2, [pc, #124]	; (8000fd4 <madgwick_ahrs_update+0x94>)
 8000f58:	6013      	str	r3, [r2, #0]
  gz = sensor->wz;
 8000f5a:	687b      	ldr	r3, [r7, #4]
 8000f5c:	695b      	ldr	r3, [r3, #20]
 8000f5e:	4a1e      	ldr	r2, [pc, #120]	; (8000fd8 <madgwick_ahrs_update+0x98>)
 8000f60:	6013      	str	r3, [r2, #0]
  ax = sensor->ax;
 8000f62:	687b      	ldr	r3, [r7, #4]
 8000f64:	681b      	ldr	r3, [r3, #0]
 8000f66:	4a1d      	ldr	r2, [pc, #116]	; (8000fdc <madgwick_ahrs_update+0x9c>)
 8000f68:	6013      	str	r3, [r2, #0]
  ay = sensor->ay;
 8000f6a:	687b      	ldr	r3, [r7, #4]
 8000f6c:	685b      	ldr	r3, [r3, #4]
 8000f6e:	4a1c      	ldr	r2, [pc, #112]	; (8000fe0 <madgwick_ahrs_update+0xa0>)
 8000f70:	6013      	str	r3, [r2, #0]
  az = sensor->az;
 8000f72:	687b      	ldr	r3, [r7, #4]
 8000f74:	689b      	ldr	r3, [r3, #8]
 8000f76:	4a1b      	ldr	r2, [pc, #108]	; (8000fe4 <madgwick_ahrs_update+0xa4>)
 8000f78:	6013      	str	r3, [r2, #0]
  mx = sensor->mx;
 8000f7a:	687b      	ldr	r3, [r7, #4]
 8000f7c:	699b      	ldr	r3, [r3, #24]
 8000f7e:	4a1a      	ldr	r2, [pc, #104]	; (8000fe8 <madgwick_ahrs_update+0xa8>)
 8000f80:	6013      	str	r3, [r2, #0]
  my = sensor->my;
 8000f82:	687b      	ldr	r3, [r7, #4]
 8000f84:	69db      	ldr	r3, [r3, #28]
 8000f86:	4a19      	ldr	r2, [pc, #100]	; (8000fec <madgwick_ahrs_update+0xac>)
 8000f88:	6013      	str	r3, [r2, #0]
  mz = sensor->mz;
 8000f8a:	687b      	ldr	r3, [r7, #4]
 8000f8c:	6a1b      	ldr	r3, [r3, #32]
 8000f8e:	4a18      	ldr	r2, [pc, #96]	; (8000ff0 <madgwick_ahrs_update+0xb0>)
 8000f90:	6013      	str	r3, [r2, #0]

  // Use IMU algorithm if magnetometer measurement invalid (avoids NaN in magnetometer normalisation)
  if ((mx == 0.0f) && (my == 0.0f) && (mz == 0.0f))
 8000f92:	4b15      	ldr	r3, [pc, #84]	; (8000fe8 <madgwick_ahrs_update+0xa8>)
 8000f94:	edd3 7a00 	vldr	s15, [r3]
 8000f98:	eef5 7a40 	vcmp.f32	s15, #0.0
 8000f9c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000fa0:	d128      	bne.n	8000ff4 <madgwick_ahrs_update+0xb4>
 8000fa2:	4b12      	ldr	r3, [pc, #72]	; (8000fec <madgwick_ahrs_update+0xac>)
 8000fa4:	edd3 7a00 	vldr	s15, [r3]
 8000fa8:	eef5 7a40 	vcmp.f32	s15, #0.0
 8000fac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000fb0:	d120      	bne.n	8000ff4 <madgwick_ahrs_update+0xb4>
 8000fb2:	4b0f      	ldr	r3, [pc, #60]	; (8000ff0 <madgwick_ahrs_update+0xb0>)
 8000fb4:	edd3 7a00 	vldr	s15, [r3]
 8000fb8:	eef5 7a40 	vcmp.f32	s15, #0.0
 8000fbc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000fc0:	d118      	bne.n	8000ff4 <madgwick_ahrs_update+0xb4>
  {
    madgwick_ahrs_updateIMU(sensor, atti);
 8000fc2:	6839      	ldr	r1, [r7, #0]
 8000fc4:	6878      	ldr	r0, [r7, #4]
 8000fc6:	f001 f84d 	bl	8002064 <madgwick_ahrs_updateIMU>
    return;
 8000fca:	f001 b840 	b.w	800204e <madgwick_ahrs_update+0x110e>
 8000fce:	bf00      	nop
 8000fd0:	20000500 	.word	0x20000500
 8000fd4:	20000504 	.word	0x20000504
 8000fd8:	20000508 	.word	0x20000508
 8000fdc:	2000050c 	.word	0x2000050c
 8000fe0:	20000510 	.word	0x20000510
 8000fe4:	20000514 	.word	0x20000514
 8000fe8:	20000518 	.word	0x20000518
 8000fec:	2000051c 	.word	0x2000051c
 8000ff0:	20000520 	.word	0x20000520
  }

  // Rate of change of quaternion from gyroscope
  qDot1 = 0.5f * (-q1 * gx - q2 * gy - q3 * gz);
 8000ff4:	4bd7      	ldr	r3, [pc, #860]	; (8001354 <madgwick_ahrs_update+0x414>)
 8000ff6:	edd3 7a00 	vldr	s15, [r3]
 8000ffa:	eeb1 7a67 	vneg.f32	s14, s15
 8000ffe:	4bd6      	ldr	r3, [pc, #856]	; (8001358 <madgwick_ahrs_update+0x418>)
 8001000:	edd3 7a00 	vldr	s15, [r3]
 8001004:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001008:	4bd4      	ldr	r3, [pc, #848]	; (800135c <madgwick_ahrs_update+0x41c>)
 800100a:	edd3 6a00 	vldr	s13, [r3]
 800100e:	4bd4      	ldr	r3, [pc, #848]	; (8001360 <madgwick_ahrs_update+0x420>)
 8001010:	edd3 7a00 	vldr	s15, [r3]
 8001014:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001018:	ee37 7a67 	vsub.f32	s14, s14, s15
 800101c:	4bd1      	ldr	r3, [pc, #836]	; (8001364 <madgwick_ahrs_update+0x424>)
 800101e:	edd3 6a00 	vldr	s13, [r3]
 8001022:	4bd1      	ldr	r3, [pc, #836]	; (8001368 <madgwick_ahrs_update+0x428>)
 8001024:	edd3 7a00 	vldr	s15, [r3]
 8001028:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800102c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001030:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8001034:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001038:	edc7 7a25 	vstr	s15, [r7, #148]	; 0x94
  qDot2 = 0.5f * (q0 * gx + q2 * gz - q3 * gy);
 800103c:	4bcb      	ldr	r3, [pc, #812]	; (800136c <madgwick_ahrs_update+0x42c>)
 800103e:	ed93 7a00 	vldr	s14, [r3]
 8001042:	4bc5      	ldr	r3, [pc, #788]	; (8001358 <madgwick_ahrs_update+0x418>)
 8001044:	edd3 7a00 	vldr	s15, [r3]
 8001048:	ee27 7a27 	vmul.f32	s14, s14, s15
 800104c:	4bc3      	ldr	r3, [pc, #780]	; (800135c <madgwick_ahrs_update+0x41c>)
 800104e:	edd3 6a00 	vldr	s13, [r3]
 8001052:	4bc5      	ldr	r3, [pc, #788]	; (8001368 <madgwick_ahrs_update+0x428>)
 8001054:	edd3 7a00 	vldr	s15, [r3]
 8001058:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800105c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001060:	4bc0      	ldr	r3, [pc, #768]	; (8001364 <madgwick_ahrs_update+0x424>)
 8001062:	edd3 6a00 	vldr	s13, [r3]
 8001066:	4bbe      	ldr	r3, [pc, #760]	; (8001360 <madgwick_ahrs_update+0x420>)
 8001068:	edd3 7a00 	vldr	s15, [r3]
 800106c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001070:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001074:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8001078:	ee67 7a87 	vmul.f32	s15, s15, s14
 800107c:	edc7 7a24 	vstr	s15, [r7, #144]	; 0x90
  qDot3 = 0.5f * (q0 * gy - q1 * gz + q3 * gx);
 8001080:	4bba      	ldr	r3, [pc, #744]	; (800136c <madgwick_ahrs_update+0x42c>)
 8001082:	ed93 7a00 	vldr	s14, [r3]
 8001086:	4bb6      	ldr	r3, [pc, #728]	; (8001360 <madgwick_ahrs_update+0x420>)
 8001088:	edd3 7a00 	vldr	s15, [r3]
 800108c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001090:	4bb0      	ldr	r3, [pc, #704]	; (8001354 <madgwick_ahrs_update+0x414>)
 8001092:	edd3 6a00 	vldr	s13, [r3]
 8001096:	4bb4      	ldr	r3, [pc, #720]	; (8001368 <madgwick_ahrs_update+0x428>)
 8001098:	edd3 7a00 	vldr	s15, [r3]
 800109c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80010a0:	ee37 7a67 	vsub.f32	s14, s14, s15
 80010a4:	4baf      	ldr	r3, [pc, #700]	; (8001364 <madgwick_ahrs_update+0x424>)
 80010a6:	edd3 6a00 	vldr	s13, [r3]
 80010aa:	4bab      	ldr	r3, [pc, #684]	; (8001358 <madgwick_ahrs_update+0x418>)
 80010ac:	edd3 7a00 	vldr	s15, [r3]
 80010b0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80010b4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80010b8:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 80010bc:	ee67 7a87 	vmul.f32	s15, s15, s14
 80010c0:	edc7 7a23 	vstr	s15, [r7, #140]	; 0x8c
  qDot4 = 0.5f * (q0 * gz + q1 * gy - q2 * gx);
 80010c4:	4ba9      	ldr	r3, [pc, #676]	; (800136c <madgwick_ahrs_update+0x42c>)
 80010c6:	ed93 7a00 	vldr	s14, [r3]
 80010ca:	4ba7      	ldr	r3, [pc, #668]	; (8001368 <madgwick_ahrs_update+0x428>)
 80010cc:	edd3 7a00 	vldr	s15, [r3]
 80010d0:	ee27 7a27 	vmul.f32	s14, s14, s15
 80010d4:	4b9f      	ldr	r3, [pc, #636]	; (8001354 <madgwick_ahrs_update+0x414>)
 80010d6:	edd3 6a00 	vldr	s13, [r3]
 80010da:	4ba1      	ldr	r3, [pc, #644]	; (8001360 <madgwick_ahrs_update+0x420>)
 80010dc:	edd3 7a00 	vldr	s15, [r3]
 80010e0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80010e4:	ee37 7a27 	vadd.f32	s14, s14, s15
 80010e8:	4b9c      	ldr	r3, [pc, #624]	; (800135c <madgwick_ahrs_update+0x41c>)
 80010ea:	edd3 6a00 	vldr	s13, [r3]
 80010ee:	4b9a      	ldr	r3, [pc, #616]	; (8001358 <madgwick_ahrs_update+0x418>)
 80010f0:	edd3 7a00 	vldr	s15, [r3]
 80010f4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80010f8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80010fc:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8001100:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001104:	edc7 7a22 	vstr	s15, [r7, #136]	; 0x88

  // Compute feedback only if accelerometer measurement valid (avoids NaN in accelerometer normalisation)
  if (!((ax == 0.0f) && (ay == 0.0f) && (az == 0.0f)))
 8001108:	4b99      	ldr	r3, [pc, #612]	; (8001370 <madgwick_ahrs_update+0x430>)
 800110a:	edd3 7a00 	vldr	s15, [r3]
 800110e:	eef5 7a40 	vcmp.f32	s15, #0.0
 8001112:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001116:	d110      	bne.n	800113a <madgwick_ahrs_update+0x1fa>
 8001118:	4b96      	ldr	r3, [pc, #600]	; (8001374 <madgwick_ahrs_update+0x434>)
 800111a:	edd3 7a00 	vldr	s15, [r3]
 800111e:	eef5 7a40 	vcmp.f32	s15, #0.0
 8001122:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001126:	d108      	bne.n	800113a <madgwick_ahrs_update+0x1fa>
 8001128:	4b93      	ldr	r3, [pc, #588]	; (8001378 <madgwick_ahrs_update+0x438>)
 800112a:	edd3 7a00 	vldr	s15, [r3]
 800112e:	eef5 7a40 	vcmp.f32	s15, #0.0
 8001132:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001136:	f000 8621 	beq.w	8001d7c <madgwick_ahrs_update+0xe3c>
  {

    // Normalise accelerometer measurement
    recipNorm = invSqrt(ax * ax + ay * ay + az * az);
 800113a:	4b8d      	ldr	r3, [pc, #564]	; (8001370 <madgwick_ahrs_update+0x430>)
 800113c:	ed93 7a00 	vldr	s14, [r3]
 8001140:	4b8b      	ldr	r3, [pc, #556]	; (8001370 <madgwick_ahrs_update+0x430>)
 8001142:	edd3 7a00 	vldr	s15, [r3]
 8001146:	ee27 7a27 	vmul.f32	s14, s14, s15
 800114a:	4b8a      	ldr	r3, [pc, #552]	; (8001374 <madgwick_ahrs_update+0x434>)
 800114c:	edd3 6a00 	vldr	s13, [r3]
 8001150:	4b88      	ldr	r3, [pc, #544]	; (8001374 <madgwick_ahrs_update+0x434>)
 8001152:	edd3 7a00 	vldr	s15, [r3]
 8001156:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800115a:	ee37 7a27 	vadd.f32	s14, s14, s15
 800115e:	4b86      	ldr	r3, [pc, #536]	; (8001378 <madgwick_ahrs_update+0x438>)
 8001160:	edd3 6a00 	vldr	s13, [r3]
 8001164:	4b84      	ldr	r3, [pc, #528]	; (8001378 <madgwick_ahrs_update+0x438>)
 8001166:	edd3 7a00 	vldr	s15, [r3]
 800116a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800116e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001172:	eeb0 0a67 	vmov.f32	s0, s15
 8001176:	f001 fbc3 	bl	8002900 <invSqrt>
 800117a:	ed87 0a21 	vstr	s0, [r7, #132]	; 0x84
    ax *= recipNorm;
 800117e:	4b7c      	ldr	r3, [pc, #496]	; (8001370 <madgwick_ahrs_update+0x430>)
 8001180:	ed93 7a00 	vldr	s14, [r3]
 8001184:	edd7 7a21 	vldr	s15, [r7, #132]	; 0x84
 8001188:	ee67 7a27 	vmul.f32	s15, s14, s15
 800118c:	4b78      	ldr	r3, [pc, #480]	; (8001370 <madgwick_ahrs_update+0x430>)
 800118e:	edc3 7a00 	vstr	s15, [r3]
    ay *= recipNorm;
 8001192:	4b78      	ldr	r3, [pc, #480]	; (8001374 <madgwick_ahrs_update+0x434>)
 8001194:	ed93 7a00 	vldr	s14, [r3]
 8001198:	edd7 7a21 	vldr	s15, [r7, #132]	; 0x84
 800119c:	ee67 7a27 	vmul.f32	s15, s14, s15
 80011a0:	4b74      	ldr	r3, [pc, #464]	; (8001374 <madgwick_ahrs_update+0x434>)
 80011a2:	edc3 7a00 	vstr	s15, [r3]
    az *= recipNorm;
 80011a6:	4b74      	ldr	r3, [pc, #464]	; (8001378 <madgwick_ahrs_update+0x438>)
 80011a8:	ed93 7a00 	vldr	s14, [r3]
 80011ac:	edd7 7a21 	vldr	s15, [r7, #132]	; 0x84
 80011b0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80011b4:	4b70      	ldr	r3, [pc, #448]	; (8001378 <madgwick_ahrs_update+0x438>)
 80011b6:	edc3 7a00 	vstr	s15, [r3]

    // Normalise magnetometer measurement
    recipNorm = invSqrt(mx * mx + my * my + mz * mz);
 80011ba:	4b70      	ldr	r3, [pc, #448]	; (800137c <madgwick_ahrs_update+0x43c>)
 80011bc:	ed93 7a00 	vldr	s14, [r3]
 80011c0:	4b6e      	ldr	r3, [pc, #440]	; (800137c <madgwick_ahrs_update+0x43c>)
 80011c2:	edd3 7a00 	vldr	s15, [r3]
 80011c6:	ee27 7a27 	vmul.f32	s14, s14, s15
 80011ca:	4b6d      	ldr	r3, [pc, #436]	; (8001380 <madgwick_ahrs_update+0x440>)
 80011cc:	edd3 6a00 	vldr	s13, [r3]
 80011d0:	4b6b      	ldr	r3, [pc, #428]	; (8001380 <madgwick_ahrs_update+0x440>)
 80011d2:	edd3 7a00 	vldr	s15, [r3]
 80011d6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80011da:	ee37 7a27 	vadd.f32	s14, s14, s15
 80011de:	4b69      	ldr	r3, [pc, #420]	; (8001384 <madgwick_ahrs_update+0x444>)
 80011e0:	edd3 6a00 	vldr	s13, [r3]
 80011e4:	4b67      	ldr	r3, [pc, #412]	; (8001384 <madgwick_ahrs_update+0x444>)
 80011e6:	edd3 7a00 	vldr	s15, [r3]
 80011ea:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80011ee:	ee77 7a27 	vadd.f32	s15, s14, s15
 80011f2:	eeb0 0a67 	vmov.f32	s0, s15
 80011f6:	f001 fb83 	bl	8002900 <invSqrt>
 80011fa:	ed87 0a21 	vstr	s0, [r7, #132]	; 0x84
    mx *= recipNorm;
 80011fe:	4b5f      	ldr	r3, [pc, #380]	; (800137c <madgwick_ahrs_update+0x43c>)
 8001200:	ed93 7a00 	vldr	s14, [r3]
 8001204:	edd7 7a21 	vldr	s15, [r7, #132]	; 0x84
 8001208:	ee67 7a27 	vmul.f32	s15, s14, s15
 800120c:	4b5b      	ldr	r3, [pc, #364]	; (800137c <madgwick_ahrs_update+0x43c>)
 800120e:	edc3 7a00 	vstr	s15, [r3]
    my *= recipNorm;
 8001212:	4b5b      	ldr	r3, [pc, #364]	; (8001380 <madgwick_ahrs_update+0x440>)
 8001214:	ed93 7a00 	vldr	s14, [r3]
 8001218:	edd7 7a21 	vldr	s15, [r7, #132]	; 0x84
 800121c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001220:	4b57      	ldr	r3, [pc, #348]	; (8001380 <madgwick_ahrs_update+0x440>)
 8001222:	edc3 7a00 	vstr	s15, [r3]
    mz *= recipNorm;
 8001226:	4b57      	ldr	r3, [pc, #348]	; (8001384 <madgwick_ahrs_update+0x444>)
 8001228:	ed93 7a00 	vldr	s14, [r3]
 800122c:	edd7 7a21 	vldr	s15, [r7, #132]	; 0x84
 8001230:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001234:	4b53      	ldr	r3, [pc, #332]	; (8001384 <madgwick_ahrs_update+0x444>)
 8001236:	edc3 7a00 	vstr	s15, [r3]

    // Auxiliary variables to avoid repeated arithmetic
    _2q0mx = 2.0f * q0 * mx;
 800123a:	4b4c      	ldr	r3, [pc, #304]	; (800136c <madgwick_ahrs_update+0x42c>)
 800123c:	edd3 7a00 	vldr	s15, [r3]
 8001240:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8001244:	4b4d      	ldr	r3, [pc, #308]	; (800137c <madgwick_ahrs_update+0x43c>)
 8001246:	edd3 7a00 	vldr	s15, [r3]
 800124a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800124e:	edc7 7a20 	vstr	s15, [r7, #128]	; 0x80
    _2q0my = 2.0f * q0 * my;
 8001252:	4b46      	ldr	r3, [pc, #280]	; (800136c <madgwick_ahrs_update+0x42c>)
 8001254:	edd3 7a00 	vldr	s15, [r3]
 8001258:	ee37 7aa7 	vadd.f32	s14, s15, s15
 800125c:	4b48      	ldr	r3, [pc, #288]	; (8001380 <madgwick_ahrs_update+0x440>)
 800125e:	edd3 7a00 	vldr	s15, [r3]
 8001262:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001266:	edc7 7a1f 	vstr	s15, [r7, #124]	; 0x7c
    _2q0mz = 2.0f * q0 * mz;
 800126a:	4b40      	ldr	r3, [pc, #256]	; (800136c <madgwick_ahrs_update+0x42c>)
 800126c:	edd3 7a00 	vldr	s15, [r3]
 8001270:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8001274:	4b43      	ldr	r3, [pc, #268]	; (8001384 <madgwick_ahrs_update+0x444>)
 8001276:	edd3 7a00 	vldr	s15, [r3]
 800127a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800127e:	edc7 7a1e 	vstr	s15, [r7, #120]	; 0x78
    _2q1mx = 2.0f * q1 * mx;
 8001282:	4b34      	ldr	r3, [pc, #208]	; (8001354 <madgwick_ahrs_update+0x414>)
 8001284:	edd3 7a00 	vldr	s15, [r3]
 8001288:	ee37 7aa7 	vadd.f32	s14, s15, s15
 800128c:	4b3b      	ldr	r3, [pc, #236]	; (800137c <madgwick_ahrs_update+0x43c>)
 800128e:	edd3 7a00 	vldr	s15, [r3]
 8001292:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001296:	edc7 7a1d 	vstr	s15, [r7, #116]	; 0x74
    _2q0 = 2.0f * q0;
 800129a:	4b34      	ldr	r3, [pc, #208]	; (800136c <madgwick_ahrs_update+0x42c>)
 800129c:	edd3 7a00 	vldr	s15, [r3]
 80012a0:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80012a4:	edc7 7a1c 	vstr	s15, [r7, #112]	; 0x70
    _2q1 = 2.0f * q1;
 80012a8:	4b2a      	ldr	r3, [pc, #168]	; (8001354 <madgwick_ahrs_update+0x414>)
 80012aa:	edd3 7a00 	vldr	s15, [r3]
 80012ae:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80012b2:	edc7 7a1b 	vstr	s15, [r7, #108]	; 0x6c
    _2q2 = 2.0f * q2;
 80012b6:	4b29      	ldr	r3, [pc, #164]	; (800135c <madgwick_ahrs_update+0x41c>)
 80012b8:	edd3 7a00 	vldr	s15, [r3]
 80012bc:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80012c0:	edc7 7a1a 	vstr	s15, [r7, #104]	; 0x68
    _2q3 = 2.0f * q3;
 80012c4:	4b27      	ldr	r3, [pc, #156]	; (8001364 <madgwick_ahrs_update+0x424>)
 80012c6:	edd3 7a00 	vldr	s15, [r3]
 80012ca:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80012ce:	edc7 7a19 	vstr	s15, [r7, #100]	; 0x64
    _2q0q2 = 2.0f * q0 * q2;
 80012d2:	4b26      	ldr	r3, [pc, #152]	; (800136c <madgwick_ahrs_update+0x42c>)
 80012d4:	edd3 7a00 	vldr	s15, [r3]
 80012d8:	ee37 7aa7 	vadd.f32	s14, s15, s15
 80012dc:	4b1f      	ldr	r3, [pc, #124]	; (800135c <madgwick_ahrs_update+0x41c>)
 80012de:	edd3 7a00 	vldr	s15, [r3]
 80012e2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80012e6:	edc7 7a18 	vstr	s15, [r7, #96]	; 0x60
    _2q2q3 = 2.0f * q2 * q3;
 80012ea:	4b1c      	ldr	r3, [pc, #112]	; (800135c <madgwick_ahrs_update+0x41c>)
 80012ec:	edd3 7a00 	vldr	s15, [r3]
 80012f0:	ee37 7aa7 	vadd.f32	s14, s15, s15
 80012f4:	4b1b      	ldr	r3, [pc, #108]	; (8001364 <madgwick_ahrs_update+0x424>)
 80012f6:	edd3 7a00 	vldr	s15, [r3]
 80012fa:	ee67 7a27 	vmul.f32	s15, s14, s15
 80012fe:	edc7 7a17 	vstr	s15, [r7, #92]	; 0x5c
    q0q0 = q0 * q0;
 8001302:	4b1a      	ldr	r3, [pc, #104]	; (800136c <madgwick_ahrs_update+0x42c>)
 8001304:	ed93 7a00 	vldr	s14, [r3]
 8001308:	4b18      	ldr	r3, [pc, #96]	; (800136c <madgwick_ahrs_update+0x42c>)
 800130a:	edd3 7a00 	vldr	s15, [r3]
 800130e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001312:	edc7 7a16 	vstr	s15, [r7, #88]	; 0x58
    q0q1 = q0 * q1;
 8001316:	4b15      	ldr	r3, [pc, #84]	; (800136c <madgwick_ahrs_update+0x42c>)
 8001318:	ed93 7a00 	vldr	s14, [r3]
 800131c:	4b0d      	ldr	r3, [pc, #52]	; (8001354 <madgwick_ahrs_update+0x414>)
 800131e:	edd3 7a00 	vldr	s15, [r3]
 8001322:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001326:	edc7 7a15 	vstr	s15, [r7, #84]	; 0x54
    q0q2 = q0 * q2;
 800132a:	4b10      	ldr	r3, [pc, #64]	; (800136c <madgwick_ahrs_update+0x42c>)
 800132c:	ed93 7a00 	vldr	s14, [r3]
 8001330:	4b0a      	ldr	r3, [pc, #40]	; (800135c <madgwick_ahrs_update+0x41c>)
 8001332:	edd3 7a00 	vldr	s15, [r3]
 8001336:	ee67 7a27 	vmul.f32	s15, s14, s15
 800133a:	edc7 7a14 	vstr	s15, [r7, #80]	; 0x50
    q0q3 = q0 * q3;
 800133e:	4b0b      	ldr	r3, [pc, #44]	; (800136c <madgwick_ahrs_update+0x42c>)
 8001340:	ed93 7a00 	vldr	s14, [r3]
 8001344:	4b07      	ldr	r3, [pc, #28]	; (8001364 <madgwick_ahrs_update+0x424>)
 8001346:	edd3 7a00 	vldr	s15, [r3]
 800134a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800134e:	edc7 7a13 	vstr	s15, [r7, #76]	; 0x4c
 8001352:	e019      	b.n	8001388 <madgwick_ahrs_update+0x448>
 8001354:	200004f4 	.word	0x200004f4
 8001358:	20000500 	.word	0x20000500
 800135c:	200004f8 	.word	0x200004f8
 8001360:	20000504 	.word	0x20000504
 8001364:	200004fc 	.word	0x200004fc
 8001368:	20000508 	.word	0x20000508
 800136c:	20000004 	.word	0x20000004
 8001370:	2000050c 	.word	0x2000050c
 8001374:	20000510 	.word	0x20000510
 8001378:	20000514 	.word	0x20000514
 800137c:	20000518 	.word	0x20000518
 8001380:	2000051c 	.word	0x2000051c
 8001384:	20000520 	.word	0x20000520
    q1q1 = q1 * q1;
 8001388:	4be5      	ldr	r3, [pc, #916]	; (8001720 <madgwick_ahrs_update+0x7e0>)
 800138a:	ed93 7a00 	vldr	s14, [r3]
 800138e:	4be4      	ldr	r3, [pc, #912]	; (8001720 <madgwick_ahrs_update+0x7e0>)
 8001390:	edd3 7a00 	vldr	s15, [r3]
 8001394:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001398:	edc7 7a12 	vstr	s15, [r7, #72]	; 0x48
    q1q2 = q1 * q2;
 800139c:	4be0      	ldr	r3, [pc, #896]	; (8001720 <madgwick_ahrs_update+0x7e0>)
 800139e:	ed93 7a00 	vldr	s14, [r3]
 80013a2:	4be0      	ldr	r3, [pc, #896]	; (8001724 <madgwick_ahrs_update+0x7e4>)
 80013a4:	edd3 7a00 	vldr	s15, [r3]
 80013a8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80013ac:	edc7 7a11 	vstr	s15, [r7, #68]	; 0x44
    q1q3 = q1 * q3;
 80013b0:	4bdb      	ldr	r3, [pc, #876]	; (8001720 <madgwick_ahrs_update+0x7e0>)
 80013b2:	ed93 7a00 	vldr	s14, [r3]
 80013b6:	4bdc      	ldr	r3, [pc, #880]	; (8001728 <madgwick_ahrs_update+0x7e8>)
 80013b8:	edd3 7a00 	vldr	s15, [r3]
 80013bc:	ee67 7a27 	vmul.f32	s15, s14, s15
 80013c0:	edc7 7a10 	vstr	s15, [r7, #64]	; 0x40
    q2q2 = q2 * q2;
 80013c4:	4bd7      	ldr	r3, [pc, #860]	; (8001724 <madgwick_ahrs_update+0x7e4>)
 80013c6:	ed93 7a00 	vldr	s14, [r3]
 80013ca:	4bd6      	ldr	r3, [pc, #856]	; (8001724 <madgwick_ahrs_update+0x7e4>)
 80013cc:	edd3 7a00 	vldr	s15, [r3]
 80013d0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80013d4:	edc7 7a0f 	vstr	s15, [r7, #60]	; 0x3c
    q2q3 = q2 * q3;
 80013d8:	4bd2      	ldr	r3, [pc, #840]	; (8001724 <madgwick_ahrs_update+0x7e4>)
 80013da:	ed93 7a00 	vldr	s14, [r3]
 80013de:	4bd2      	ldr	r3, [pc, #840]	; (8001728 <madgwick_ahrs_update+0x7e8>)
 80013e0:	edd3 7a00 	vldr	s15, [r3]
 80013e4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80013e8:	edc7 7a0e 	vstr	s15, [r7, #56]	; 0x38
    q3q3 = q3 * q3;
 80013ec:	4bce      	ldr	r3, [pc, #824]	; (8001728 <madgwick_ahrs_update+0x7e8>)
 80013ee:	ed93 7a00 	vldr	s14, [r3]
 80013f2:	4bcd      	ldr	r3, [pc, #820]	; (8001728 <madgwick_ahrs_update+0x7e8>)
 80013f4:	edd3 7a00 	vldr	s15, [r3]
 80013f8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80013fc:	edc7 7a0d 	vstr	s15, [r7, #52]	; 0x34

    // Reference direction of Earth's magnetic field
    hx = mx * q0q0 - _2q0my * q3 + _2q0mz * q2 + mx * q1q1 + _2q1 * my * q2 + _2q1 * mz * q3 - mx * q2q2 - mx * q3q3;
 8001400:	4bca      	ldr	r3, [pc, #808]	; (800172c <madgwick_ahrs_update+0x7ec>)
 8001402:	ed93 7a00 	vldr	s14, [r3]
 8001406:	edd7 7a16 	vldr	s15, [r7, #88]	; 0x58
 800140a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800140e:	4bc6      	ldr	r3, [pc, #792]	; (8001728 <madgwick_ahrs_update+0x7e8>)
 8001410:	edd3 6a00 	vldr	s13, [r3]
 8001414:	edd7 7a1f 	vldr	s15, [r7, #124]	; 0x7c
 8001418:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800141c:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001420:	4bc0      	ldr	r3, [pc, #768]	; (8001724 <madgwick_ahrs_update+0x7e4>)
 8001422:	edd3 6a00 	vldr	s13, [r3]
 8001426:	edd7 7a1e 	vldr	s15, [r7, #120]	; 0x78
 800142a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800142e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001432:	4bbe      	ldr	r3, [pc, #760]	; (800172c <madgwick_ahrs_update+0x7ec>)
 8001434:	edd3 6a00 	vldr	s13, [r3]
 8001438:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 800143c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001440:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001444:	4bba      	ldr	r3, [pc, #744]	; (8001730 <madgwick_ahrs_update+0x7f0>)
 8001446:	edd3 6a00 	vldr	s13, [r3]
 800144a:	edd7 7a1b 	vldr	s15, [r7, #108]	; 0x6c
 800144e:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8001452:	4bb4      	ldr	r3, [pc, #720]	; (8001724 <madgwick_ahrs_update+0x7e4>)
 8001454:	edd3 7a00 	vldr	s15, [r3]
 8001458:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800145c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001460:	4bb4      	ldr	r3, [pc, #720]	; (8001734 <madgwick_ahrs_update+0x7f4>)
 8001462:	edd3 6a00 	vldr	s13, [r3]
 8001466:	edd7 7a1b 	vldr	s15, [r7, #108]	; 0x6c
 800146a:	ee66 6aa7 	vmul.f32	s13, s13, s15
 800146e:	4bae      	ldr	r3, [pc, #696]	; (8001728 <madgwick_ahrs_update+0x7e8>)
 8001470:	edd3 7a00 	vldr	s15, [r3]
 8001474:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001478:	ee37 7a27 	vadd.f32	s14, s14, s15
 800147c:	4bab      	ldr	r3, [pc, #684]	; (800172c <madgwick_ahrs_update+0x7ec>)
 800147e:	edd3 6a00 	vldr	s13, [r3]
 8001482:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 8001486:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800148a:	ee37 7a67 	vsub.f32	s14, s14, s15
 800148e:	4ba7      	ldr	r3, [pc, #668]	; (800172c <madgwick_ahrs_update+0x7ec>)
 8001490:	edd3 6a00 	vldr	s13, [r3]
 8001494:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 8001498:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800149c:	ee77 7a67 	vsub.f32	s15, s14, s15
 80014a0:	edc7 7a0c 	vstr	s15, [r7, #48]	; 0x30
    hy = _2q0mx * q3 + my * q0q0 - _2q0mz * q1 + _2q1mx * q2 - my * q1q1 + my * q2q2 + _2q2 * mz * q3 - my * q3q3;
 80014a4:	4ba0      	ldr	r3, [pc, #640]	; (8001728 <madgwick_ahrs_update+0x7e8>)
 80014a6:	ed93 7a00 	vldr	s14, [r3]
 80014aa:	edd7 7a20 	vldr	s15, [r7, #128]	; 0x80
 80014ae:	ee27 7a27 	vmul.f32	s14, s14, s15
 80014b2:	4b9f      	ldr	r3, [pc, #636]	; (8001730 <madgwick_ahrs_update+0x7f0>)
 80014b4:	edd3 6a00 	vldr	s13, [r3]
 80014b8:	edd7 7a16 	vldr	s15, [r7, #88]	; 0x58
 80014bc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80014c0:	ee37 7a27 	vadd.f32	s14, s14, s15
 80014c4:	4b96      	ldr	r3, [pc, #600]	; (8001720 <madgwick_ahrs_update+0x7e0>)
 80014c6:	edd3 6a00 	vldr	s13, [r3]
 80014ca:	edd7 7a1e 	vldr	s15, [r7, #120]	; 0x78
 80014ce:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80014d2:	ee37 7a67 	vsub.f32	s14, s14, s15
 80014d6:	4b93      	ldr	r3, [pc, #588]	; (8001724 <madgwick_ahrs_update+0x7e4>)
 80014d8:	edd3 6a00 	vldr	s13, [r3]
 80014dc:	edd7 7a1d 	vldr	s15, [r7, #116]	; 0x74
 80014e0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80014e4:	ee37 7a27 	vadd.f32	s14, s14, s15
 80014e8:	4b91      	ldr	r3, [pc, #580]	; (8001730 <madgwick_ahrs_update+0x7f0>)
 80014ea:	edd3 6a00 	vldr	s13, [r3]
 80014ee:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 80014f2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80014f6:	ee37 7a67 	vsub.f32	s14, s14, s15
 80014fa:	4b8d      	ldr	r3, [pc, #564]	; (8001730 <madgwick_ahrs_update+0x7f0>)
 80014fc:	edd3 6a00 	vldr	s13, [r3]
 8001500:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 8001504:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001508:	ee37 7a27 	vadd.f32	s14, s14, s15
 800150c:	4b89      	ldr	r3, [pc, #548]	; (8001734 <madgwick_ahrs_update+0x7f4>)
 800150e:	edd3 6a00 	vldr	s13, [r3]
 8001512:	edd7 7a1a 	vldr	s15, [r7, #104]	; 0x68
 8001516:	ee66 6aa7 	vmul.f32	s13, s13, s15
 800151a:	4b83      	ldr	r3, [pc, #524]	; (8001728 <madgwick_ahrs_update+0x7e8>)
 800151c:	edd3 7a00 	vldr	s15, [r3]
 8001520:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001524:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001528:	4b81      	ldr	r3, [pc, #516]	; (8001730 <madgwick_ahrs_update+0x7f0>)
 800152a:	edd3 6a00 	vldr	s13, [r3]
 800152e:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 8001532:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001536:	ee77 7a67 	vsub.f32	s15, s14, s15
 800153a:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
    _2bx = sqrt(hx * hx + hy * hy);
 800153e:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 8001542:	ee27 7aa7 	vmul.f32	s14, s15, s15
 8001546:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 800154a:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800154e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001552:	ee17 0a90 	vmov	r0, s15
 8001556:	f7fe fff7 	bl	8000548 <__aeabi_f2d>
 800155a:	4602      	mov	r2, r0
 800155c:	460b      	mov	r3, r1
 800155e:	ec43 2b10 	vmov	d0, r2, r3
 8001562:	f011 fb71 	bl	8012c48 <sqrt>
 8001566:	ec53 2b10 	vmov	r2, r3, d0
 800156a:	4610      	mov	r0, r2
 800156c:	4619      	mov	r1, r3
 800156e:	f7ff fb1b 	bl	8000ba8 <__aeabi_d2f>
 8001572:	4603      	mov	r3, r0
 8001574:	62bb      	str	r3, [r7, #40]	; 0x28
    _2bz = -_2q0mx * q2 + _2q0my * q1 + mz * q0q0 + _2q1mx * q3 - mz * q1q1 + _2q2 * my * q3 - mz * q2q2 + mz * q3q3;
 8001576:	edd7 7a20 	vldr	s15, [r7, #128]	; 0x80
 800157a:	eeb1 7a67 	vneg.f32	s14, s15
 800157e:	4b69      	ldr	r3, [pc, #420]	; (8001724 <madgwick_ahrs_update+0x7e4>)
 8001580:	edd3 7a00 	vldr	s15, [r3]
 8001584:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001588:	4b65      	ldr	r3, [pc, #404]	; (8001720 <madgwick_ahrs_update+0x7e0>)
 800158a:	edd3 6a00 	vldr	s13, [r3]
 800158e:	edd7 7a1f 	vldr	s15, [r7, #124]	; 0x7c
 8001592:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001596:	ee37 7a27 	vadd.f32	s14, s14, s15
 800159a:	4b66      	ldr	r3, [pc, #408]	; (8001734 <madgwick_ahrs_update+0x7f4>)
 800159c:	edd3 6a00 	vldr	s13, [r3]
 80015a0:	edd7 7a16 	vldr	s15, [r7, #88]	; 0x58
 80015a4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80015a8:	ee37 7a27 	vadd.f32	s14, s14, s15
 80015ac:	4b5e      	ldr	r3, [pc, #376]	; (8001728 <madgwick_ahrs_update+0x7e8>)
 80015ae:	edd3 6a00 	vldr	s13, [r3]
 80015b2:	edd7 7a1d 	vldr	s15, [r7, #116]	; 0x74
 80015b6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80015ba:	ee37 7a27 	vadd.f32	s14, s14, s15
 80015be:	4b5d      	ldr	r3, [pc, #372]	; (8001734 <madgwick_ahrs_update+0x7f4>)
 80015c0:	edd3 6a00 	vldr	s13, [r3]
 80015c4:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 80015c8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80015cc:	ee37 7a67 	vsub.f32	s14, s14, s15
 80015d0:	4b57      	ldr	r3, [pc, #348]	; (8001730 <madgwick_ahrs_update+0x7f0>)
 80015d2:	edd3 6a00 	vldr	s13, [r3]
 80015d6:	edd7 7a1a 	vldr	s15, [r7, #104]	; 0x68
 80015da:	ee66 6aa7 	vmul.f32	s13, s13, s15
 80015de:	4b52      	ldr	r3, [pc, #328]	; (8001728 <madgwick_ahrs_update+0x7e8>)
 80015e0:	edd3 7a00 	vldr	s15, [r3]
 80015e4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80015e8:	ee37 7a27 	vadd.f32	s14, s14, s15
 80015ec:	4b51      	ldr	r3, [pc, #324]	; (8001734 <madgwick_ahrs_update+0x7f4>)
 80015ee:	edd3 6a00 	vldr	s13, [r3]
 80015f2:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 80015f6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80015fa:	ee37 7a67 	vsub.f32	s14, s14, s15
 80015fe:	4b4d      	ldr	r3, [pc, #308]	; (8001734 <madgwick_ahrs_update+0x7f4>)
 8001600:	edd3 6a00 	vldr	s13, [r3]
 8001604:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 8001608:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800160c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001610:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
    _4bx = 2.0f * _2bx;
 8001614:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8001618:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800161c:	edc7 7a08 	vstr	s15, [r7, #32]
    _4bz = 2.0f * _2bz;
 8001620:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8001624:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8001628:	edc7 7a07 	vstr	s15, [r7, #28]

    // Gradient decent algorithm corrective step
    s0 = -_2q2 * (2.0f * q1q3 - _2q0q2 - ax) + _2q1 * (2.0f * q0q1 + _2q2q3 - ay) - _2bz * q2 * (_2bx * (0.5f - q2q2 - q3q3) + _2bz * (q1q3 - q0q2) - mx) + (-_2bx * q3 + _2bz * q1) * (_2bx * (q1q2 - q0q3) + _2bz * (q0q1 + q2q3) - my) + _2bx * q2 * (_2bx * (q0q2 + q1q3) + _2bz * (0.5f - q1q1 - q2q2) - mz);
 800162c:	edd7 7a1a 	vldr	s15, [r7, #104]	; 0x68
 8001630:	eeb1 7a67 	vneg.f32	s14, s15
 8001634:	edd7 7a10 	vldr	s15, [r7, #64]	; 0x40
 8001638:	ee77 6aa7 	vadd.f32	s13, s15, s15
 800163c:	edd7 7a18 	vldr	s15, [r7, #96]	; 0x60
 8001640:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8001644:	4b3c      	ldr	r3, [pc, #240]	; (8001738 <madgwick_ahrs_update+0x7f8>)
 8001646:	edd3 7a00 	vldr	s15, [r3]
 800164a:	ee76 7ae7 	vsub.f32	s15, s13, s15
 800164e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001652:	edd7 7a15 	vldr	s15, [r7, #84]	; 0x54
 8001656:	ee77 6aa7 	vadd.f32	s13, s15, s15
 800165a:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 800165e:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8001662:	4b36      	ldr	r3, [pc, #216]	; (800173c <madgwick_ahrs_update+0x7fc>)
 8001664:	edd3 7a00 	vldr	s15, [r3]
 8001668:	ee76 6ae7 	vsub.f32	s13, s13, s15
 800166c:	edd7 7a1b 	vldr	s15, [r7, #108]	; 0x6c
 8001670:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001674:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001678:	4b2a      	ldr	r3, [pc, #168]	; (8001724 <madgwick_ahrs_update+0x7e4>)
 800167a:	edd3 6a00 	vldr	s13, [r3]
 800167e:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8001682:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8001686:	eeb6 6a00 	vmov.f32	s12, #96	; 0x3f000000  0.5
 800168a:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 800168e:	ee36 6a67 	vsub.f32	s12, s12, s15
 8001692:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 8001696:	ee36 6a67 	vsub.f32	s12, s12, s15
 800169a:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 800169e:	ee26 6a27 	vmul.f32	s12, s12, s15
 80016a2:	edd7 5a10 	vldr	s11, [r7, #64]	; 0x40
 80016a6:	edd7 7a14 	vldr	s15, [r7, #80]	; 0x50
 80016aa:	ee75 5ae7 	vsub.f32	s11, s11, s15
 80016ae:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 80016b2:	ee65 7aa7 	vmul.f32	s15, s11, s15
 80016b6:	ee36 6a27 	vadd.f32	s12, s12, s15
 80016ba:	4b1c      	ldr	r3, [pc, #112]	; (800172c <madgwick_ahrs_update+0x7ec>)
 80016bc:	edd3 7a00 	vldr	s15, [r3]
 80016c0:	ee76 7a67 	vsub.f32	s15, s12, s15
 80016c4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80016c8:	ee37 7a67 	vsub.f32	s14, s14, s15
 80016cc:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 80016d0:	eef1 6a67 	vneg.f32	s13, s15
 80016d4:	4b14      	ldr	r3, [pc, #80]	; (8001728 <madgwick_ahrs_update+0x7e8>)
 80016d6:	edd3 7a00 	vldr	s15, [r3]
 80016da:	ee66 6aa7 	vmul.f32	s13, s13, s15
 80016de:	4b10      	ldr	r3, [pc, #64]	; (8001720 <madgwick_ahrs_update+0x7e0>)
 80016e0:	ed93 6a00 	vldr	s12, [r3]
 80016e4:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 80016e8:	ee66 7a27 	vmul.f32	s15, s12, s15
 80016ec:	ee76 6aa7 	vadd.f32	s13, s13, s15
 80016f0:	ed97 6a11 	vldr	s12, [r7, #68]	; 0x44
 80016f4:	edd7 7a13 	vldr	s15, [r7, #76]	; 0x4c
 80016f8:	ee36 6a67 	vsub.f32	s12, s12, s15
 80016fc:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8001700:	ee26 6a27 	vmul.f32	s12, s12, s15
 8001704:	edd7 5a15 	vldr	s11, [r7, #84]	; 0x54
 8001708:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 800170c:	ee75 5aa7 	vadd.f32	s11, s11, s15
 8001710:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8001714:	ee65 7aa7 	vmul.f32	s15, s11, s15
 8001718:	ee36 6a27 	vadd.f32	s12, s12, s15
 800171c:	e010      	b.n	8001740 <madgwick_ahrs_update+0x800>
 800171e:	bf00      	nop
 8001720:	200004f4 	.word	0x200004f4
 8001724:	200004f8 	.word	0x200004f8
 8001728:	200004fc 	.word	0x200004fc
 800172c:	20000518 	.word	0x20000518
 8001730:	2000051c 	.word	0x2000051c
 8001734:	20000520 	.word	0x20000520
 8001738:	2000050c 	.word	0x2000050c
 800173c:	20000510 	.word	0x20000510
 8001740:	4bf0      	ldr	r3, [pc, #960]	; (8001b04 <madgwick_ahrs_update+0xbc4>)
 8001742:	edd3 7a00 	vldr	s15, [r3]
 8001746:	ee76 7a67 	vsub.f32	s15, s12, s15
 800174a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800174e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001752:	4bed      	ldr	r3, [pc, #948]	; (8001b08 <madgwick_ahrs_update+0xbc8>)
 8001754:	edd3 6a00 	vldr	s13, [r3]
 8001758:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 800175c:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8001760:	ed97 6a14 	vldr	s12, [r7, #80]	; 0x50
 8001764:	edd7 7a10 	vldr	s15, [r7, #64]	; 0x40
 8001768:	ee36 6a27 	vadd.f32	s12, s12, s15
 800176c:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8001770:	ee26 6a27 	vmul.f32	s12, s12, s15
 8001774:	eef6 5a00 	vmov.f32	s11, #96	; 0x3f000000  0.5
 8001778:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 800177c:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8001780:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 8001784:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8001788:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 800178c:	ee65 7aa7 	vmul.f32	s15, s11, s15
 8001790:	ee36 6a27 	vadd.f32	s12, s12, s15
 8001794:	4bdd      	ldr	r3, [pc, #884]	; (8001b0c <madgwick_ahrs_update+0xbcc>)
 8001796:	edd3 7a00 	vldr	s15, [r3]
 800179a:	ee76 7a67 	vsub.f32	s15, s12, s15
 800179e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80017a2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80017a6:	edc7 7a06 	vstr	s15, [r7, #24]
    s1 = _2q3 * (2.0f * q1q3 - _2q0q2 - ax) + _2q0 * (2.0f * q0q1 + _2q2q3 - ay) - 4.0f * q1 * (1 - 2.0f * q1q1 - 2.0f * q2q2 - az) + _2bz * q3 * (_2bx * (0.5f - q2q2 - q3q3) + _2bz * (q1q3 - q0q2) - mx) + (_2bx * q2 + _2bz * q0) * (_2bx * (q1q2 - q0q3) + _2bz * (q0q1 + q2q3) - my) + (_2bx * q3 - _4bz * q1) * (_2bx * (q0q2 + q1q3) + _2bz * (0.5f - q1q1 - q2q2) - mz);
 80017aa:	edd7 7a10 	vldr	s15, [r7, #64]	; 0x40
 80017ae:	ee37 7aa7 	vadd.f32	s14, s15, s15
 80017b2:	edd7 7a18 	vldr	s15, [r7, #96]	; 0x60
 80017b6:	ee37 7a67 	vsub.f32	s14, s14, s15
 80017ba:	4bd5      	ldr	r3, [pc, #852]	; (8001b10 <madgwick_ahrs_update+0xbd0>)
 80017bc:	edd3 7a00 	vldr	s15, [r3]
 80017c0:	ee37 7a67 	vsub.f32	s14, s14, s15
 80017c4:	edd7 7a19 	vldr	s15, [r7, #100]	; 0x64
 80017c8:	ee27 7a27 	vmul.f32	s14, s14, s15
 80017cc:	edd7 7a15 	vldr	s15, [r7, #84]	; 0x54
 80017d0:	ee77 6aa7 	vadd.f32	s13, s15, s15
 80017d4:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 80017d8:	ee76 6aa7 	vadd.f32	s13, s13, s15
 80017dc:	4bcd      	ldr	r3, [pc, #820]	; (8001b14 <madgwick_ahrs_update+0xbd4>)
 80017de:	edd3 7a00 	vldr	s15, [r3]
 80017e2:	ee76 6ae7 	vsub.f32	s13, s13, s15
 80017e6:	edd7 7a1c 	vldr	s15, [r7, #112]	; 0x70
 80017ea:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80017ee:	ee37 7a27 	vadd.f32	s14, s14, s15
 80017f2:	4bc9      	ldr	r3, [pc, #804]	; (8001b18 <madgwick_ahrs_update+0xbd8>)
 80017f4:	edd3 7a00 	vldr	s15, [r3]
 80017f8:	eef1 6a00 	vmov.f32	s13, #16	; 0x40800000  4.0
 80017fc:	ee67 6aa6 	vmul.f32	s13, s15, s13
 8001800:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 8001804:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8001808:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 800180c:	ee36 6a67 	vsub.f32	s12, s12, s15
 8001810:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 8001814:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8001818:	ee36 6a67 	vsub.f32	s12, s12, s15
 800181c:	4bbf      	ldr	r3, [pc, #764]	; (8001b1c <madgwick_ahrs_update+0xbdc>)
 800181e:	edd3 7a00 	vldr	s15, [r3]
 8001822:	ee76 7a67 	vsub.f32	s15, s12, s15
 8001826:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800182a:	ee37 7a67 	vsub.f32	s14, s14, s15
 800182e:	4bbc      	ldr	r3, [pc, #752]	; (8001b20 <madgwick_ahrs_update+0xbe0>)
 8001830:	edd3 6a00 	vldr	s13, [r3]
 8001834:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8001838:	ee66 6aa7 	vmul.f32	s13, s13, s15
 800183c:	eeb6 6a00 	vmov.f32	s12, #96	; 0x3f000000  0.5
 8001840:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 8001844:	ee36 6a67 	vsub.f32	s12, s12, s15
 8001848:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 800184c:	ee36 6a67 	vsub.f32	s12, s12, s15
 8001850:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8001854:	ee26 6a27 	vmul.f32	s12, s12, s15
 8001858:	edd7 5a10 	vldr	s11, [r7, #64]	; 0x40
 800185c:	edd7 7a14 	vldr	s15, [r7, #80]	; 0x50
 8001860:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8001864:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8001868:	ee65 7aa7 	vmul.f32	s15, s11, s15
 800186c:	ee36 6a27 	vadd.f32	s12, s12, s15
 8001870:	4bac      	ldr	r3, [pc, #688]	; (8001b24 <madgwick_ahrs_update+0xbe4>)
 8001872:	edd3 7a00 	vldr	s15, [r3]
 8001876:	ee76 7a67 	vsub.f32	s15, s12, s15
 800187a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800187e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001882:	4ba1      	ldr	r3, [pc, #644]	; (8001b08 <madgwick_ahrs_update+0xbc8>)
 8001884:	edd3 6a00 	vldr	s13, [r3]
 8001888:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 800188c:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8001890:	4ba5      	ldr	r3, [pc, #660]	; (8001b28 <madgwick_ahrs_update+0xbe8>)
 8001892:	ed93 6a00 	vldr	s12, [r3]
 8001896:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 800189a:	ee66 7a27 	vmul.f32	s15, s12, s15
 800189e:	ee76 6aa7 	vadd.f32	s13, s13, s15
 80018a2:	ed97 6a11 	vldr	s12, [r7, #68]	; 0x44
 80018a6:	edd7 7a13 	vldr	s15, [r7, #76]	; 0x4c
 80018aa:	ee36 6a67 	vsub.f32	s12, s12, s15
 80018ae:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 80018b2:	ee26 6a27 	vmul.f32	s12, s12, s15
 80018b6:	edd7 5a15 	vldr	s11, [r7, #84]	; 0x54
 80018ba:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 80018be:	ee75 5aa7 	vadd.f32	s11, s11, s15
 80018c2:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 80018c6:	ee65 7aa7 	vmul.f32	s15, s11, s15
 80018ca:	ee36 6a27 	vadd.f32	s12, s12, s15
 80018ce:	4b8d      	ldr	r3, [pc, #564]	; (8001b04 <madgwick_ahrs_update+0xbc4>)
 80018d0:	edd3 7a00 	vldr	s15, [r3]
 80018d4:	ee76 7a67 	vsub.f32	s15, s12, s15
 80018d8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80018dc:	ee37 7a27 	vadd.f32	s14, s14, s15
 80018e0:	4b8f      	ldr	r3, [pc, #572]	; (8001b20 <madgwick_ahrs_update+0xbe0>)
 80018e2:	edd3 6a00 	vldr	s13, [r3]
 80018e6:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 80018ea:	ee66 6aa7 	vmul.f32	s13, s13, s15
 80018ee:	4b8a      	ldr	r3, [pc, #552]	; (8001b18 <madgwick_ahrs_update+0xbd8>)
 80018f0:	ed93 6a00 	vldr	s12, [r3]
 80018f4:	edd7 7a07 	vldr	s15, [r7, #28]
 80018f8:	ee66 7a27 	vmul.f32	s15, s12, s15
 80018fc:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8001900:	ed97 6a14 	vldr	s12, [r7, #80]	; 0x50
 8001904:	edd7 7a10 	vldr	s15, [r7, #64]	; 0x40
 8001908:	ee36 6a27 	vadd.f32	s12, s12, s15
 800190c:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8001910:	ee26 6a27 	vmul.f32	s12, s12, s15
 8001914:	eef6 5a00 	vmov.f32	s11, #96	; 0x3f000000  0.5
 8001918:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 800191c:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8001920:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 8001924:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8001928:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 800192c:	ee65 7aa7 	vmul.f32	s15, s11, s15
 8001930:	ee36 6a27 	vadd.f32	s12, s12, s15
 8001934:	4b75      	ldr	r3, [pc, #468]	; (8001b0c <madgwick_ahrs_update+0xbcc>)
 8001936:	edd3 7a00 	vldr	s15, [r3]
 800193a:	ee76 7a67 	vsub.f32	s15, s12, s15
 800193e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001942:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001946:	edc7 7a05 	vstr	s15, [r7, #20]
    s2 = -_2q0 * (2.0f * q1q3 - _2q0q2 - ax) + _2q3 * (2.0f * q0q1 + _2q2q3 - ay) - 4.0f * q2 * (1 - 2.0f * q1q1 - 2.0f * q2q2 - az) + (-_4bx * q2 - _2bz * q0) * (_2bx * (0.5f - q2q2 - q3q3) + _2bz * (q1q3 - q0q2) - mx) + (_2bx * q1 + _2bz * q3) * (_2bx * (q1q2 - q0q3) + _2bz * (q0q1 + q2q3) - my) + (_2bx * q0 - _4bz * q2) * (_2bx * (q0q2 + q1q3) + _2bz * (0.5f - q1q1 - q2q2) - mz);
 800194a:	edd7 7a1c 	vldr	s15, [r7, #112]	; 0x70
 800194e:	eeb1 7a67 	vneg.f32	s14, s15
 8001952:	edd7 7a10 	vldr	s15, [r7, #64]	; 0x40
 8001956:	ee77 6aa7 	vadd.f32	s13, s15, s15
 800195a:	edd7 7a18 	vldr	s15, [r7, #96]	; 0x60
 800195e:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8001962:	4b6b      	ldr	r3, [pc, #428]	; (8001b10 <madgwick_ahrs_update+0xbd0>)
 8001964:	edd3 7a00 	vldr	s15, [r3]
 8001968:	ee76 7ae7 	vsub.f32	s15, s13, s15
 800196c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001970:	edd7 7a15 	vldr	s15, [r7, #84]	; 0x54
 8001974:	ee77 6aa7 	vadd.f32	s13, s15, s15
 8001978:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 800197c:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8001980:	4b64      	ldr	r3, [pc, #400]	; (8001b14 <madgwick_ahrs_update+0xbd4>)
 8001982:	edd3 7a00 	vldr	s15, [r3]
 8001986:	ee76 6ae7 	vsub.f32	s13, s13, s15
 800198a:	edd7 7a19 	vldr	s15, [r7, #100]	; 0x64
 800198e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001992:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001996:	4b5c      	ldr	r3, [pc, #368]	; (8001b08 <madgwick_ahrs_update+0xbc8>)
 8001998:	edd3 7a00 	vldr	s15, [r3]
 800199c:	eef1 6a00 	vmov.f32	s13, #16	; 0x40800000  4.0
 80019a0:	ee67 6aa6 	vmul.f32	s13, s15, s13
 80019a4:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 80019a8:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80019ac:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 80019b0:	ee36 6a67 	vsub.f32	s12, s12, s15
 80019b4:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 80019b8:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80019bc:	ee36 6a67 	vsub.f32	s12, s12, s15
 80019c0:	4b56      	ldr	r3, [pc, #344]	; (8001b1c <madgwick_ahrs_update+0xbdc>)
 80019c2:	edd3 7a00 	vldr	s15, [r3]
 80019c6:	ee76 7a67 	vsub.f32	s15, s12, s15
 80019ca:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80019ce:	ee37 7a67 	vsub.f32	s14, s14, s15
 80019d2:	edd7 7a08 	vldr	s15, [r7, #32]
 80019d6:	eef1 6a67 	vneg.f32	s13, s15
 80019da:	4b4b      	ldr	r3, [pc, #300]	; (8001b08 <madgwick_ahrs_update+0xbc8>)
 80019dc:	edd3 7a00 	vldr	s15, [r3]
 80019e0:	ee66 6aa7 	vmul.f32	s13, s13, s15
 80019e4:	4b50      	ldr	r3, [pc, #320]	; (8001b28 <madgwick_ahrs_update+0xbe8>)
 80019e6:	ed93 6a00 	vldr	s12, [r3]
 80019ea:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 80019ee:	ee66 7a27 	vmul.f32	s15, s12, s15
 80019f2:	ee76 6ae7 	vsub.f32	s13, s13, s15
 80019f6:	eeb6 6a00 	vmov.f32	s12, #96	; 0x3f000000  0.5
 80019fa:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 80019fe:	ee36 6a67 	vsub.f32	s12, s12, s15
 8001a02:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 8001a06:	ee36 6a67 	vsub.f32	s12, s12, s15
 8001a0a:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8001a0e:	ee26 6a27 	vmul.f32	s12, s12, s15
 8001a12:	edd7 5a10 	vldr	s11, [r7, #64]	; 0x40
 8001a16:	edd7 7a14 	vldr	s15, [r7, #80]	; 0x50
 8001a1a:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8001a1e:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8001a22:	ee65 7aa7 	vmul.f32	s15, s11, s15
 8001a26:	ee36 6a27 	vadd.f32	s12, s12, s15
 8001a2a:	4b3e      	ldr	r3, [pc, #248]	; (8001b24 <madgwick_ahrs_update+0xbe4>)
 8001a2c:	edd3 7a00 	vldr	s15, [r3]
 8001a30:	ee76 7a67 	vsub.f32	s15, s12, s15
 8001a34:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001a38:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001a3c:	4b36      	ldr	r3, [pc, #216]	; (8001b18 <madgwick_ahrs_update+0xbd8>)
 8001a3e:	edd3 6a00 	vldr	s13, [r3]
 8001a42:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8001a46:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8001a4a:	4b35      	ldr	r3, [pc, #212]	; (8001b20 <madgwick_ahrs_update+0xbe0>)
 8001a4c:	ed93 6a00 	vldr	s12, [r3]
 8001a50:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8001a54:	ee66 7a27 	vmul.f32	s15, s12, s15
 8001a58:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8001a5c:	ed97 6a11 	vldr	s12, [r7, #68]	; 0x44
 8001a60:	edd7 7a13 	vldr	s15, [r7, #76]	; 0x4c
 8001a64:	ee36 6a67 	vsub.f32	s12, s12, s15
 8001a68:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8001a6c:	ee26 6a27 	vmul.f32	s12, s12, s15
 8001a70:	edd7 5a15 	vldr	s11, [r7, #84]	; 0x54
 8001a74:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 8001a78:	ee75 5aa7 	vadd.f32	s11, s11, s15
 8001a7c:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8001a80:	ee65 7aa7 	vmul.f32	s15, s11, s15
 8001a84:	ee36 6a27 	vadd.f32	s12, s12, s15
 8001a88:	4b1e      	ldr	r3, [pc, #120]	; (8001b04 <madgwick_ahrs_update+0xbc4>)
 8001a8a:	edd3 7a00 	vldr	s15, [r3]
 8001a8e:	ee76 7a67 	vsub.f32	s15, s12, s15
 8001a92:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001a96:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001a9a:	4b23      	ldr	r3, [pc, #140]	; (8001b28 <madgwick_ahrs_update+0xbe8>)
 8001a9c:	edd3 6a00 	vldr	s13, [r3]
 8001aa0:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8001aa4:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8001aa8:	4b17      	ldr	r3, [pc, #92]	; (8001b08 <madgwick_ahrs_update+0xbc8>)
 8001aaa:	ed93 6a00 	vldr	s12, [r3]
 8001aae:	edd7 7a07 	vldr	s15, [r7, #28]
 8001ab2:	ee66 7a27 	vmul.f32	s15, s12, s15
 8001ab6:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8001aba:	ed97 6a14 	vldr	s12, [r7, #80]	; 0x50
 8001abe:	edd7 7a10 	vldr	s15, [r7, #64]	; 0x40
 8001ac2:	ee36 6a27 	vadd.f32	s12, s12, s15
 8001ac6:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8001aca:	ee26 6a27 	vmul.f32	s12, s12, s15
 8001ace:	eef6 5a00 	vmov.f32	s11, #96	; 0x3f000000  0.5
 8001ad2:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 8001ad6:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8001ada:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 8001ade:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8001ae2:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8001ae6:	ee65 7aa7 	vmul.f32	s15, s11, s15
 8001aea:	ee36 6a27 	vadd.f32	s12, s12, s15
 8001aee:	4b07      	ldr	r3, [pc, #28]	; (8001b0c <madgwick_ahrs_update+0xbcc>)
 8001af0:	edd3 7a00 	vldr	s15, [r3]
 8001af4:	ee76 7a67 	vsub.f32	s15, s12, s15
 8001af8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001afc:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001b00:	e014      	b.n	8001b2c <madgwick_ahrs_update+0xbec>
 8001b02:	bf00      	nop
 8001b04:	2000051c 	.word	0x2000051c
 8001b08:	200004f8 	.word	0x200004f8
 8001b0c:	20000520 	.word	0x20000520
 8001b10:	2000050c 	.word	0x2000050c
 8001b14:	20000510 	.word	0x20000510
 8001b18:	200004f4 	.word	0x200004f4
 8001b1c:	20000514 	.word	0x20000514
 8001b20:	200004fc 	.word	0x200004fc
 8001b24:	20000518 	.word	0x20000518
 8001b28:	20000004 	.word	0x20000004
 8001b2c:	edc7 7a04 	vstr	s15, [r7, #16]
    s3 = _2q1 * (2.0f * q1q3 - _2q0q2 - ax) + _2q2 * (2.0f * q0q1 + _2q2q3 - ay) + (-_4bx * q3 + _2bz * q1) * (_2bx * (0.5f - q2q2 - q3q3) + _2bz * (q1q3 - q0q2) - mx) + (-_2bx * q0 + _2bz * q2) * (_2bx * (q1q2 - q0q3) + _2bz * (q0q1 + q2q3) - my) + _2bx * q1 * (_2bx * (q0q2 + q1q3) + _2bz * (0.5f - q1q1 - q2q2) - mz);
 8001b30:	edd7 7a10 	vldr	s15, [r7, #64]	; 0x40
 8001b34:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8001b38:	edd7 7a18 	vldr	s15, [r7, #96]	; 0x60
 8001b3c:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001b40:	4be8      	ldr	r3, [pc, #928]	; (8001ee4 <madgwick_ahrs_update+0xfa4>)
 8001b42:	edd3 7a00 	vldr	s15, [r3]
 8001b46:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001b4a:	edd7 7a1b 	vldr	s15, [r7, #108]	; 0x6c
 8001b4e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001b52:	edd7 7a15 	vldr	s15, [r7, #84]	; 0x54
 8001b56:	ee77 6aa7 	vadd.f32	s13, s15, s15
 8001b5a:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 8001b5e:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8001b62:	4be1      	ldr	r3, [pc, #900]	; (8001ee8 <madgwick_ahrs_update+0xfa8>)
 8001b64:	edd3 7a00 	vldr	s15, [r3]
 8001b68:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8001b6c:	edd7 7a1a 	vldr	s15, [r7, #104]	; 0x68
 8001b70:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001b74:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001b78:	edd7 7a08 	vldr	s15, [r7, #32]
 8001b7c:	eef1 6a67 	vneg.f32	s13, s15
 8001b80:	4bda      	ldr	r3, [pc, #872]	; (8001eec <madgwick_ahrs_update+0xfac>)
 8001b82:	edd3 7a00 	vldr	s15, [r3]
 8001b86:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8001b8a:	4bd9      	ldr	r3, [pc, #868]	; (8001ef0 <madgwick_ahrs_update+0xfb0>)
 8001b8c:	ed93 6a00 	vldr	s12, [r3]
 8001b90:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8001b94:	ee66 7a27 	vmul.f32	s15, s12, s15
 8001b98:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8001b9c:	eeb6 6a00 	vmov.f32	s12, #96	; 0x3f000000  0.5
 8001ba0:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 8001ba4:	ee36 6a67 	vsub.f32	s12, s12, s15
 8001ba8:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 8001bac:	ee36 6a67 	vsub.f32	s12, s12, s15
 8001bb0:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8001bb4:	ee26 6a27 	vmul.f32	s12, s12, s15
 8001bb8:	edd7 5a10 	vldr	s11, [r7, #64]	; 0x40
 8001bbc:	edd7 7a14 	vldr	s15, [r7, #80]	; 0x50
 8001bc0:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8001bc4:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8001bc8:	ee65 7aa7 	vmul.f32	s15, s11, s15
 8001bcc:	ee36 6a27 	vadd.f32	s12, s12, s15
 8001bd0:	4bc8      	ldr	r3, [pc, #800]	; (8001ef4 <madgwick_ahrs_update+0xfb4>)
 8001bd2:	edd3 7a00 	vldr	s15, [r3]
 8001bd6:	ee76 7a67 	vsub.f32	s15, s12, s15
 8001bda:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001bde:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001be2:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8001be6:	eef1 6a67 	vneg.f32	s13, s15
 8001bea:	4bc3      	ldr	r3, [pc, #780]	; (8001ef8 <madgwick_ahrs_update+0xfb8>)
 8001bec:	edd3 7a00 	vldr	s15, [r3]
 8001bf0:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8001bf4:	4bc1      	ldr	r3, [pc, #772]	; (8001efc <madgwick_ahrs_update+0xfbc>)
 8001bf6:	ed93 6a00 	vldr	s12, [r3]
 8001bfa:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8001bfe:	ee66 7a27 	vmul.f32	s15, s12, s15
 8001c02:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8001c06:	ed97 6a11 	vldr	s12, [r7, #68]	; 0x44
 8001c0a:	edd7 7a13 	vldr	s15, [r7, #76]	; 0x4c
 8001c0e:	ee36 6a67 	vsub.f32	s12, s12, s15
 8001c12:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8001c16:	ee26 6a27 	vmul.f32	s12, s12, s15
 8001c1a:	edd7 5a15 	vldr	s11, [r7, #84]	; 0x54
 8001c1e:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 8001c22:	ee75 5aa7 	vadd.f32	s11, s11, s15
 8001c26:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8001c2a:	ee65 7aa7 	vmul.f32	s15, s11, s15
 8001c2e:	ee36 6a27 	vadd.f32	s12, s12, s15
 8001c32:	4bb3      	ldr	r3, [pc, #716]	; (8001f00 <madgwick_ahrs_update+0xfc0>)
 8001c34:	edd3 7a00 	vldr	s15, [r3]
 8001c38:	ee76 7a67 	vsub.f32	s15, s12, s15
 8001c3c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001c40:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001c44:	4baa      	ldr	r3, [pc, #680]	; (8001ef0 <madgwick_ahrs_update+0xfb0>)
 8001c46:	edd3 6a00 	vldr	s13, [r3]
 8001c4a:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8001c4e:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8001c52:	ed97 6a14 	vldr	s12, [r7, #80]	; 0x50
 8001c56:	edd7 7a10 	vldr	s15, [r7, #64]	; 0x40
 8001c5a:	ee36 6a27 	vadd.f32	s12, s12, s15
 8001c5e:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8001c62:	ee26 6a27 	vmul.f32	s12, s12, s15
 8001c66:	eef6 5a00 	vmov.f32	s11, #96	; 0x3f000000  0.5
 8001c6a:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 8001c6e:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8001c72:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 8001c76:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8001c7a:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8001c7e:	ee65 7aa7 	vmul.f32	s15, s11, s15
 8001c82:	ee36 6a27 	vadd.f32	s12, s12, s15
 8001c86:	4b9f      	ldr	r3, [pc, #636]	; (8001f04 <madgwick_ahrs_update+0xfc4>)
 8001c88:	edd3 7a00 	vldr	s15, [r3]
 8001c8c:	ee76 7a67 	vsub.f32	s15, s12, s15
 8001c90:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001c94:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001c98:	edc7 7a03 	vstr	s15, [r7, #12]
    recipNorm = invSqrt(s0 * s0 + s1 * s1 + s2 * s2 + s3 * s3); // normalise step magnitude
 8001c9c:	edd7 7a06 	vldr	s15, [r7, #24]
 8001ca0:	ee27 7aa7 	vmul.f32	s14, s15, s15
 8001ca4:	edd7 7a05 	vldr	s15, [r7, #20]
 8001ca8:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8001cac:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001cb0:	edd7 7a04 	vldr	s15, [r7, #16]
 8001cb4:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8001cb8:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001cbc:	edd7 7a03 	vldr	s15, [r7, #12]
 8001cc0:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8001cc4:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001cc8:	eeb0 0a67 	vmov.f32	s0, s15
 8001ccc:	f000 fe18 	bl	8002900 <invSqrt>
 8001cd0:	ed87 0a21 	vstr	s0, [r7, #132]	; 0x84
    s0 *= recipNorm;
 8001cd4:	ed97 7a06 	vldr	s14, [r7, #24]
 8001cd8:	edd7 7a21 	vldr	s15, [r7, #132]	; 0x84
 8001cdc:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001ce0:	edc7 7a06 	vstr	s15, [r7, #24]
    s1 *= recipNorm;
 8001ce4:	ed97 7a05 	vldr	s14, [r7, #20]
 8001ce8:	edd7 7a21 	vldr	s15, [r7, #132]	; 0x84
 8001cec:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001cf0:	edc7 7a05 	vstr	s15, [r7, #20]
    s2 *= recipNorm;
 8001cf4:	ed97 7a04 	vldr	s14, [r7, #16]
 8001cf8:	edd7 7a21 	vldr	s15, [r7, #132]	; 0x84
 8001cfc:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001d00:	edc7 7a04 	vstr	s15, [r7, #16]
    s3 *= recipNorm;
 8001d04:	ed97 7a03 	vldr	s14, [r7, #12]
 8001d08:	edd7 7a21 	vldr	s15, [r7, #132]	; 0x84
 8001d0c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001d10:	edc7 7a03 	vstr	s15, [r7, #12]

    // Apply feedback step
    qDot1 -= beta * s0;
 8001d14:	4b7c      	ldr	r3, [pc, #496]	; (8001f08 <madgwick_ahrs_update+0xfc8>)
 8001d16:	ed93 7a00 	vldr	s14, [r3]
 8001d1a:	edd7 7a06 	vldr	s15, [r7, #24]
 8001d1e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001d22:	ed97 7a25 	vldr	s14, [r7, #148]	; 0x94
 8001d26:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001d2a:	edc7 7a25 	vstr	s15, [r7, #148]	; 0x94
    qDot2 -= beta * s1;
 8001d2e:	4b76      	ldr	r3, [pc, #472]	; (8001f08 <madgwick_ahrs_update+0xfc8>)
 8001d30:	ed93 7a00 	vldr	s14, [r3]
 8001d34:	edd7 7a05 	vldr	s15, [r7, #20]
 8001d38:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001d3c:	ed97 7a24 	vldr	s14, [r7, #144]	; 0x90
 8001d40:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001d44:	edc7 7a24 	vstr	s15, [r7, #144]	; 0x90
    qDot3 -= beta * s2;
 8001d48:	4b6f      	ldr	r3, [pc, #444]	; (8001f08 <madgwick_ahrs_update+0xfc8>)
 8001d4a:	ed93 7a00 	vldr	s14, [r3]
 8001d4e:	edd7 7a04 	vldr	s15, [r7, #16]
 8001d52:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001d56:	ed97 7a23 	vldr	s14, [r7, #140]	; 0x8c
 8001d5a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001d5e:	edc7 7a23 	vstr	s15, [r7, #140]	; 0x8c
    qDot4 -= beta * s3;
 8001d62:	4b69      	ldr	r3, [pc, #420]	; (8001f08 <madgwick_ahrs_update+0xfc8>)
 8001d64:	ed93 7a00 	vldr	s14, [r3]
 8001d68:	edd7 7a03 	vldr	s15, [r7, #12]
 8001d6c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001d70:	ed97 7a22 	vldr	s14, [r7, #136]	; 0x88
 8001d74:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001d78:	edc7 7a22 	vstr	s15, [r7, #136]	; 0x88
  }

  // Integrate rate of change of quaternion to yield quaternion
  q0 += qDot1 * (1.0f / sampleFreq);
 8001d7c:	edd7 7a25 	vldr	s15, [r7, #148]	; 0x94
 8001d80:	ed9f 7a62 	vldr	s14, [pc, #392]	; 8001f0c <madgwick_ahrs_update+0xfcc>
 8001d84:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001d88:	4b5b      	ldr	r3, [pc, #364]	; (8001ef8 <madgwick_ahrs_update+0xfb8>)
 8001d8a:	edd3 7a00 	vldr	s15, [r3]
 8001d8e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001d92:	4b59      	ldr	r3, [pc, #356]	; (8001ef8 <madgwick_ahrs_update+0xfb8>)
 8001d94:	edc3 7a00 	vstr	s15, [r3]
  q1 += qDot2 * (1.0f / sampleFreq);
 8001d98:	edd7 7a24 	vldr	s15, [r7, #144]	; 0x90
 8001d9c:	ed9f 7a5b 	vldr	s14, [pc, #364]	; 8001f0c <madgwick_ahrs_update+0xfcc>
 8001da0:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001da4:	4b52      	ldr	r3, [pc, #328]	; (8001ef0 <madgwick_ahrs_update+0xfb0>)
 8001da6:	edd3 7a00 	vldr	s15, [r3]
 8001daa:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001dae:	4b50      	ldr	r3, [pc, #320]	; (8001ef0 <madgwick_ahrs_update+0xfb0>)
 8001db0:	edc3 7a00 	vstr	s15, [r3]
  q2 += qDot3 * (1.0f / sampleFreq);
 8001db4:	edd7 7a23 	vldr	s15, [r7, #140]	; 0x8c
 8001db8:	ed9f 7a54 	vldr	s14, [pc, #336]	; 8001f0c <madgwick_ahrs_update+0xfcc>
 8001dbc:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001dc0:	4b4e      	ldr	r3, [pc, #312]	; (8001efc <madgwick_ahrs_update+0xfbc>)
 8001dc2:	edd3 7a00 	vldr	s15, [r3]
 8001dc6:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001dca:	4b4c      	ldr	r3, [pc, #304]	; (8001efc <madgwick_ahrs_update+0xfbc>)
 8001dcc:	edc3 7a00 	vstr	s15, [r3]
  q3 += qDot4 * (1.0f / sampleFreq);
 8001dd0:	edd7 7a22 	vldr	s15, [r7, #136]	; 0x88
 8001dd4:	ed9f 7a4d 	vldr	s14, [pc, #308]	; 8001f0c <madgwick_ahrs_update+0xfcc>
 8001dd8:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001ddc:	4b43      	ldr	r3, [pc, #268]	; (8001eec <madgwick_ahrs_update+0xfac>)
 8001dde:	edd3 7a00 	vldr	s15, [r3]
 8001de2:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001de6:	4b41      	ldr	r3, [pc, #260]	; (8001eec <madgwick_ahrs_update+0xfac>)
 8001de8:	edc3 7a00 	vstr	s15, [r3]

  // Normalise quaternion
  recipNorm = invSqrt(q0 * q0 + q1 * q1 + q2 * q2 + q3 * q3);
 8001dec:	4b42      	ldr	r3, [pc, #264]	; (8001ef8 <madgwick_ahrs_update+0xfb8>)
 8001dee:	ed93 7a00 	vldr	s14, [r3]
 8001df2:	4b41      	ldr	r3, [pc, #260]	; (8001ef8 <madgwick_ahrs_update+0xfb8>)
 8001df4:	edd3 7a00 	vldr	s15, [r3]
 8001df8:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001dfc:	4b3c      	ldr	r3, [pc, #240]	; (8001ef0 <madgwick_ahrs_update+0xfb0>)
 8001dfe:	edd3 6a00 	vldr	s13, [r3]
 8001e02:	4b3b      	ldr	r3, [pc, #236]	; (8001ef0 <madgwick_ahrs_update+0xfb0>)
 8001e04:	edd3 7a00 	vldr	s15, [r3]
 8001e08:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001e0c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001e10:	4b3a      	ldr	r3, [pc, #232]	; (8001efc <madgwick_ahrs_update+0xfbc>)
 8001e12:	edd3 6a00 	vldr	s13, [r3]
 8001e16:	4b39      	ldr	r3, [pc, #228]	; (8001efc <madgwick_ahrs_update+0xfbc>)
 8001e18:	edd3 7a00 	vldr	s15, [r3]
 8001e1c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001e20:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001e24:	4b31      	ldr	r3, [pc, #196]	; (8001eec <madgwick_ahrs_update+0xfac>)
 8001e26:	edd3 6a00 	vldr	s13, [r3]
 8001e2a:	4b30      	ldr	r3, [pc, #192]	; (8001eec <madgwick_ahrs_update+0xfac>)
 8001e2c:	edd3 7a00 	vldr	s15, [r3]
 8001e30:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001e34:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001e38:	eeb0 0a67 	vmov.f32	s0, s15
 8001e3c:	f000 fd60 	bl	8002900 <invSqrt>
 8001e40:	ed87 0a21 	vstr	s0, [r7, #132]	; 0x84
  q0 *= recipNorm;
 8001e44:	4b2c      	ldr	r3, [pc, #176]	; (8001ef8 <madgwick_ahrs_update+0xfb8>)
 8001e46:	ed93 7a00 	vldr	s14, [r3]
 8001e4a:	edd7 7a21 	vldr	s15, [r7, #132]	; 0x84
 8001e4e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001e52:	4b29      	ldr	r3, [pc, #164]	; (8001ef8 <madgwick_ahrs_update+0xfb8>)
 8001e54:	edc3 7a00 	vstr	s15, [r3]
  q1 *= recipNorm;
 8001e58:	4b25      	ldr	r3, [pc, #148]	; (8001ef0 <madgwick_ahrs_update+0xfb0>)
 8001e5a:	ed93 7a00 	vldr	s14, [r3]
 8001e5e:	edd7 7a21 	vldr	s15, [r7, #132]	; 0x84
 8001e62:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001e66:	4b22      	ldr	r3, [pc, #136]	; (8001ef0 <madgwick_ahrs_update+0xfb0>)
 8001e68:	edc3 7a00 	vstr	s15, [r3]
  q2 *= recipNorm;
 8001e6c:	4b23      	ldr	r3, [pc, #140]	; (8001efc <madgwick_ahrs_update+0xfbc>)
 8001e6e:	ed93 7a00 	vldr	s14, [r3]
 8001e72:	edd7 7a21 	vldr	s15, [r7, #132]	; 0x84
 8001e76:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001e7a:	4b20      	ldr	r3, [pc, #128]	; (8001efc <madgwick_ahrs_update+0xfbc>)
 8001e7c:	edc3 7a00 	vstr	s15, [r3]
  q3 *= recipNorm;
 8001e80:	4b1a      	ldr	r3, [pc, #104]	; (8001eec <madgwick_ahrs_update+0xfac>)
 8001e82:	ed93 7a00 	vldr	s14, [r3]
 8001e86:	edd7 7a21 	vldr	s15, [r7, #132]	; 0x84
 8001e8a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001e8e:	4b17      	ldr	r3, [pc, #92]	; (8001eec <madgwick_ahrs_update+0xfac>)
 8001e90:	edc3 7a00 	vstr	s15, [r3]

  atti->roll = atan2(2 * q2 * q3 + 2 * q0 * q1, -2 * q1 * q1 - 2 * q2 * q2 + 1); // roll     -pi----pi
 8001e94:	4b19      	ldr	r3, [pc, #100]	; (8001efc <madgwick_ahrs_update+0xfbc>)
 8001e96:	edd3 7a00 	vldr	s15, [r3]
 8001e9a:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8001e9e:	4b13      	ldr	r3, [pc, #76]	; (8001eec <madgwick_ahrs_update+0xfac>)
 8001ea0:	edd3 7a00 	vldr	s15, [r3]
 8001ea4:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001ea8:	4b13      	ldr	r3, [pc, #76]	; (8001ef8 <madgwick_ahrs_update+0xfb8>)
 8001eaa:	edd3 7a00 	vldr	s15, [r3]
 8001eae:	ee77 6aa7 	vadd.f32	s13, s15, s15
 8001eb2:	4b0f      	ldr	r3, [pc, #60]	; (8001ef0 <madgwick_ahrs_update+0xfb0>)
 8001eb4:	edd3 7a00 	vldr	s15, [r3]
 8001eb8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001ebc:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001ec0:	ee17 0a90 	vmov	r0, s15
 8001ec4:	f7fe fb40 	bl	8000548 <__aeabi_f2d>
 8001ec8:	4604      	mov	r4, r0
 8001eca:	460d      	mov	r5, r1
 8001ecc:	4b08      	ldr	r3, [pc, #32]	; (8001ef0 <madgwick_ahrs_update+0xfb0>)
 8001ece:	edd3 7a00 	vldr	s15, [r3]
 8001ed2:	eeb8 7a00 	vmov.f32	s14, #128	; 0xc0000000 -2.0
 8001ed6:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001eda:	4b05      	ldr	r3, [pc, #20]	; (8001ef0 <madgwick_ahrs_update+0xfb0>)
 8001edc:	edd3 7a00 	vldr	s15, [r3]
 8001ee0:	e016      	b.n	8001f10 <madgwick_ahrs_update+0xfd0>
 8001ee2:	bf00      	nop
 8001ee4:	2000050c 	.word	0x2000050c
 8001ee8:	20000510 	.word	0x20000510
 8001eec:	200004fc 	.word	0x200004fc
 8001ef0:	200004f4 	.word	0x200004f4
 8001ef4:	20000518 	.word	0x20000518
 8001ef8:	20000004 	.word	0x20000004
 8001efc:	200004f8 	.word	0x200004f8
 8001f00:	2000051c 	.word	0x2000051c
 8001f04:	20000520 	.word	0x20000520
 8001f08:	20000000 	.word	0x20000000
 8001f0c:	3a83126f 	.word	0x3a83126f
 8001f10:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001f14:	4b4f      	ldr	r3, [pc, #316]	; (8002054 <madgwick_ahrs_update+0x1114>)
 8001f16:	edd3 7a00 	vldr	s15, [r3]
 8001f1a:	ee77 6aa7 	vadd.f32	s13, s15, s15
 8001f1e:	4b4d      	ldr	r3, [pc, #308]	; (8002054 <madgwick_ahrs_update+0x1114>)
 8001f20:	edd3 7a00 	vldr	s15, [r3]
 8001f24:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001f28:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001f2c:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8001f30:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001f34:	ee17 0a90 	vmov	r0, s15
 8001f38:	f7fe fb06 	bl	8000548 <__aeabi_f2d>
 8001f3c:	4602      	mov	r2, r0
 8001f3e:	460b      	mov	r3, r1
 8001f40:	ec43 2b11 	vmov	d1, r2, r3
 8001f44:	ec45 4b10 	vmov	d0, r4, r5
 8001f48:	f010 fe7c 	bl	8012c44 <atan2>
 8001f4c:	ec53 2b10 	vmov	r2, r3, d0
 8001f50:	4610      	mov	r0, r2
 8001f52:	4619      	mov	r1, r3
 8001f54:	f7fe fe28 	bl	8000ba8 <__aeabi_d2f>
 8001f58:	4602      	mov	r2, r0
 8001f5a:	683b      	ldr	r3, [r7, #0]
 8001f5c:	601a      	str	r2, [r3, #0]
  atti->pitch = asin(-2 * q1 * q3 + 2 * q0 * q2);                                // pitch    -pi/2----pi/2
 8001f5e:	4b3e      	ldr	r3, [pc, #248]	; (8002058 <madgwick_ahrs_update+0x1118>)
 8001f60:	edd3 7a00 	vldr	s15, [r3]
 8001f64:	eeb8 7a00 	vmov.f32	s14, #128	; 0xc0000000 -2.0
 8001f68:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001f6c:	4b3b      	ldr	r3, [pc, #236]	; (800205c <madgwick_ahrs_update+0x111c>)
 8001f6e:	edd3 7a00 	vldr	s15, [r3]
 8001f72:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001f76:	4b3a      	ldr	r3, [pc, #232]	; (8002060 <madgwick_ahrs_update+0x1120>)
 8001f78:	edd3 7a00 	vldr	s15, [r3]
 8001f7c:	ee77 6aa7 	vadd.f32	s13, s15, s15
 8001f80:	4b34      	ldr	r3, [pc, #208]	; (8002054 <madgwick_ahrs_update+0x1114>)
 8001f82:	edd3 7a00 	vldr	s15, [r3]
 8001f86:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001f8a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001f8e:	ee17 0a90 	vmov	r0, s15
 8001f92:	f7fe fad9 	bl	8000548 <__aeabi_f2d>
 8001f96:	4602      	mov	r2, r0
 8001f98:	460b      	mov	r3, r1
 8001f9a:	ec43 2b10 	vmov	d0, r2, r3
 8001f9e:	f010 fe17 	bl	8012bd0 <asin>
 8001fa2:	ec53 2b10 	vmov	r2, r3, d0
 8001fa6:	4610      	mov	r0, r2
 8001fa8:	4619      	mov	r1, r3
 8001faa:	f7fe fdfd 	bl	8000ba8 <__aeabi_d2f>
 8001fae:	4602      	mov	r2, r0
 8001fb0:	683b      	ldr	r3, [r7, #0]
 8001fb2:	605a      	str	r2, [r3, #4]
  atti->yaw = atan2(2 * q1 * q2 + 2 * q0 * q3, -2 * q2 * q2 - 2 * q3 * q3 + 1);  // yaw      -pi----pi
 8001fb4:	4b28      	ldr	r3, [pc, #160]	; (8002058 <madgwick_ahrs_update+0x1118>)
 8001fb6:	edd3 7a00 	vldr	s15, [r3]
 8001fba:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8001fbe:	4b25      	ldr	r3, [pc, #148]	; (8002054 <madgwick_ahrs_update+0x1114>)
 8001fc0:	edd3 7a00 	vldr	s15, [r3]
 8001fc4:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001fc8:	4b25      	ldr	r3, [pc, #148]	; (8002060 <madgwick_ahrs_update+0x1120>)
 8001fca:	edd3 7a00 	vldr	s15, [r3]
 8001fce:	ee77 6aa7 	vadd.f32	s13, s15, s15
 8001fd2:	4b22      	ldr	r3, [pc, #136]	; (800205c <madgwick_ahrs_update+0x111c>)
 8001fd4:	edd3 7a00 	vldr	s15, [r3]
 8001fd8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001fdc:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001fe0:	ee17 0a90 	vmov	r0, s15
 8001fe4:	f7fe fab0 	bl	8000548 <__aeabi_f2d>
 8001fe8:	4604      	mov	r4, r0
 8001fea:	460d      	mov	r5, r1
 8001fec:	4b19      	ldr	r3, [pc, #100]	; (8002054 <madgwick_ahrs_update+0x1114>)
 8001fee:	edd3 7a00 	vldr	s15, [r3]
 8001ff2:	eeb8 7a00 	vmov.f32	s14, #128	; 0xc0000000 -2.0
 8001ff6:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001ffa:	4b16      	ldr	r3, [pc, #88]	; (8002054 <madgwick_ahrs_update+0x1114>)
 8001ffc:	edd3 7a00 	vldr	s15, [r3]
 8002000:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002004:	4b15      	ldr	r3, [pc, #84]	; (800205c <madgwick_ahrs_update+0x111c>)
 8002006:	edd3 7a00 	vldr	s15, [r3]
 800200a:	ee77 6aa7 	vadd.f32	s13, s15, s15
 800200e:	4b13      	ldr	r3, [pc, #76]	; (800205c <madgwick_ahrs_update+0x111c>)
 8002010:	edd3 7a00 	vldr	s15, [r3]
 8002014:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002018:	ee77 7a67 	vsub.f32	s15, s14, s15
 800201c:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8002020:	ee77 7a87 	vadd.f32	s15, s15, s14
 8002024:	ee17 0a90 	vmov	r0, s15
 8002028:	f7fe fa8e 	bl	8000548 <__aeabi_f2d>
 800202c:	4602      	mov	r2, r0
 800202e:	460b      	mov	r3, r1
 8002030:	ec43 2b11 	vmov	d1, r2, r3
 8002034:	ec45 4b10 	vmov	d0, r4, r5
 8002038:	f010 fe04 	bl	8012c44 <atan2>
 800203c:	ec53 2b10 	vmov	r2, r3, d0
 8002040:	4610      	mov	r0, r2
 8002042:	4619      	mov	r1, r3
 8002044:	f7fe fdb0 	bl	8000ba8 <__aeabi_d2f>
 8002048:	4602      	mov	r2, r0
 800204a:	683b      	ldr	r3, [r7, #0]
 800204c:	609a      	str	r2, [r3, #8]
}
 800204e:	3798      	adds	r7, #152	; 0x98
 8002050:	46bd      	mov	sp, r7
 8002052:	bdb0      	pop	{r4, r5, r7, pc}
 8002054:	200004f8 	.word	0x200004f8
 8002058:	200004f4 	.word	0x200004f4
 800205c:	200004fc 	.word	0x200004fc
 8002060:	20000004 	.word	0x20000004

08002064 <madgwick_ahrs_updateIMU>:

void madgwick_ahrs_updateIMU(AhrsSensor_t *sensor, Attitude_t *atti)
{
 8002064:	b5b0      	push	{r4, r5, r7, lr}
 8002066:	b098      	sub	sp, #96	; 0x60
 8002068:	af00      	add	r7, sp, #0
 800206a:	6078      	str	r0, [r7, #4]
 800206c:	6039      	str	r1, [r7, #0]
  float recipNorm;
  float s0, s1, s2, s3;
  float qDot1, qDot2, qDot3, qDot4;
  float _2q0, _2q1, _2q2, _2q3, _4q0, _4q1, _4q2, _8q1, _8q2, q0q0, q1q1, q2q2, q3q3;

  gx = sensor->wx;
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	68db      	ldr	r3, [r3, #12]
 8002072:	4acf      	ldr	r2, [pc, #828]	; (80023b0 <madgwick_ahrs_updateIMU+0x34c>)
 8002074:	6013      	str	r3, [r2, #0]
  gy = sensor->wy;
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	691b      	ldr	r3, [r3, #16]
 800207a:	4ace      	ldr	r2, [pc, #824]	; (80023b4 <madgwick_ahrs_updateIMU+0x350>)
 800207c:	6013      	str	r3, [r2, #0]
  gz = sensor->wz;
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	695b      	ldr	r3, [r3, #20]
 8002082:	4acd      	ldr	r2, [pc, #820]	; (80023b8 <madgwick_ahrs_updateIMU+0x354>)
 8002084:	6013      	str	r3, [r2, #0]
  ax = sensor->ax;
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	681b      	ldr	r3, [r3, #0]
 800208a:	4acc      	ldr	r2, [pc, #816]	; (80023bc <madgwick_ahrs_updateIMU+0x358>)
 800208c:	6013      	str	r3, [r2, #0]
  ay = sensor->ay;
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	685b      	ldr	r3, [r3, #4]
 8002092:	4acb      	ldr	r2, [pc, #812]	; (80023c0 <madgwick_ahrs_updateIMU+0x35c>)
 8002094:	6013      	str	r3, [r2, #0]
  az = sensor->az;
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	689b      	ldr	r3, [r3, #8]
 800209a:	4aca      	ldr	r2, [pc, #808]	; (80023c4 <madgwick_ahrs_updateIMU+0x360>)
 800209c:	6013      	str	r3, [r2, #0]
  mx = sensor->mx;
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	699b      	ldr	r3, [r3, #24]
 80020a2:	4ac9      	ldr	r2, [pc, #804]	; (80023c8 <madgwick_ahrs_updateIMU+0x364>)
 80020a4:	6013      	str	r3, [r2, #0]
  my = sensor->my;
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	69db      	ldr	r3, [r3, #28]
 80020aa:	4ac8      	ldr	r2, [pc, #800]	; (80023cc <madgwick_ahrs_updateIMU+0x368>)
 80020ac:	6013      	str	r3, [r2, #0]
  mz = sensor->mz;
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	6a1b      	ldr	r3, [r3, #32]
 80020b2:	4ac7      	ldr	r2, [pc, #796]	; (80023d0 <madgwick_ahrs_updateIMU+0x36c>)
 80020b4:	6013      	str	r3, [r2, #0]

  // Rate of change of quaternion from gyroscope
  qDot1 = 0.5f * (-q1 * gx - q2 * gy - q3 * gz);
 80020b6:	4bc7      	ldr	r3, [pc, #796]	; (80023d4 <madgwick_ahrs_updateIMU+0x370>)
 80020b8:	edd3 7a00 	vldr	s15, [r3]
 80020bc:	eeb1 7a67 	vneg.f32	s14, s15
 80020c0:	4bbb      	ldr	r3, [pc, #748]	; (80023b0 <madgwick_ahrs_updateIMU+0x34c>)
 80020c2:	edd3 7a00 	vldr	s15, [r3]
 80020c6:	ee27 7a27 	vmul.f32	s14, s14, s15
 80020ca:	4bc3      	ldr	r3, [pc, #780]	; (80023d8 <madgwick_ahrs_updateIMU+0x374>)
 80020cc:	edd3 6a00 	vldr	s13, [r3]
 80020d0:	4bb8      	ldr	r3, [pc, #736]	; (80023b4 <madgwick_ahrs_updateIMU+0x350>)
 80020d2:	edd3 7a00 	vldr	s15, [r3]
 80020d6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80020da:	ee37 7a67 	vsub.f32	s14, s14, s15
 80020de:	4bbf      	ldr	r3, [pc, #764]	; (80023dc <madgwick_ahrs_updateIMU+0x378>)
 80020e0:	edd3 6a00 	vldr	s13, [r3]
 80020e4:	4bb4      	ldr	r3, [pc, #720]	; (80023b8 <madgwick_ahrs_updateIMU+0x354>)
 80020e6:	edd3 7a00 	vldr	s15, [r3]
 80020ea:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80020ee:	ee77 7a67 	vsub.f32	s15, s14, s15
 80020f2:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 80020f6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80020fa:	edc7 7a17 	vstr	s15, [r7, #92]	; 0x5c
  qDot2 = 0.5f * (q0 * gx + q2 * gz - q3 * gy);
 80020fe:	4bb8      	ldr	r3, [pc, #736]	; (80023e0 <madgwick_ahrs_updateIMU+0x37c>)
 8002100:	ed93 7a00 	vldr	s14, [r3]
 8002104:	4baa      	ldr	r3, [pc, #680]	; (80023b0 <madgwick_ahrs_updateIMU+0x34c>)
 8002106:	edd3 7a00 	vldr	s15, [r3]
 800210a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800210e:	4bb2      	ldr	r3, [pc, #712]	; (80023d8 <madgwick_ahrs_updateIMU+0x374>)
 8002110:	edd3 6a00 	vldr	s13, [r3]
 8002114:	4ba8      	ldr	r3, [pc, #672]	; (80023b8 <madgwick_ahrs_updateIMU+0x354>)
 8002116:	edd3 7a00 	vldr	s15, [r3]
 800211a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800211e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002122:	4bae      	ldr	r3, [pc, #696]	; (80023dc <madgwick_ahrs_updateIMU+0x378>)
 8002124:	edd3 6a00 	vldr	s13, [r3]
 8002128:	4ba2      	ldr	r3, [pc, #648]	; (80023b4 <madgwick_ahrs_updateIMU+0x350>)
 800212a:	edd3 7a00 	vldr	s15, [r3]
 800212e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002132:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002136:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 800213a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800213e:	edc7 7a16 	vstr	s15, [r7, #88]	; 0x58
  qDot3 = 0.5f * (q0 * gy - q1 * gz + q3 * gx);
 8002142:	4ba7      	ldr	r3, [pc, #668]	; (80023e0 <madgwick_ahrs_updateIMU+0x37c>)
 8002144:	ed93 7a00 	vldr	s14, [r3]
 8002148:	4b9a      	ldr	r3, [pc, #616]	; (80023b4 <madgwick_ahrs_updateIMU+0x350>)
 800214a:	edd3 7a00 	vldr	s15, [r3]
 800214e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002152:	4ba0      	ldr	r3, [pc, #640]	; (80023d4 <madgwick_ahrs_updateIMU+0x370>)
 8002154:	edd3 6a00 	vldr	s13, [r3]
 8002158:	4b97      	ldr	r3, [pc, #604]	; (80023b8 <madgwick_ahrs_updateIMU+0x354>)
 800215a:	edd3 7a00 	vldr	s15, [r3]
 800215e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002162:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002166:	4b9d      	ldr	r3, [pc, #628]	; (80023dc <madgwick_ahrs_updateIMU+0x378>)
 8002168:	edd3 6a00 	vldr	s13, [r3]
 800216c:	4b90      	ldr	r3, [pc, #576]	; (80023b0 <madgwick_ahrs_updateIMU+0x34c>)
 800216e:	edd3 7a00 	vldr	s15, [r3]
 8002172:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002176:	ee77 7a27 	vadd.f32	s15, s14, s15
 800217a:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 800217e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002182:	edc7 7a15 	vstr	s15, [r7, #84]	; 0x54
  qDot4 = 0.5f * (q0 * gz + q1 * gy - q2 * gx);
 8002186:	4b96      	ldr	r3, [pc, #600]	; (80023e0 <madgwick_ahrs_updateIMU+0x37c>)
 8002188:	ed93 7a00 	vldr	s14, [r3]
 800218c:	4b8a      	ldr	r3, [pc, #552]	; (80023b8 <madgwick_ahrs_updateIMU+0x354>)
 800218e:	edd3 7a00 	vldr	s15, [r3]
 8002192:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002196:	4b8f      	ldr	r3, [pc, #572]	; (80023d4 <madgwick_ahrs_updateIMU+0x370>)
 8002198:	edd3 6a00 	vldr	s13, [r3]
 800219c:	4b85      	ldr	r3, [pc, #532]	; (80023b4 <madgwick_ahrs_updateIMU+0x350>)
 800219e:	edd3 7a00 	vldr	s15, [r3]
 80021a2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80021a6:	ee37 7a27 	vadd.f32	s14, s14, s15
 80021aa:	4b8b      	ldr	r3, [pc, #556]	; (80023d8 <madgwick_ahrs_updateIMU+0x374>)
 80021ac:	edd3 6a00 	vldr	s13, [r3]
 80021b0:	4b7f      	ldr	r3, [pc, #508]	; (80023b0 <madgwick_ahrs_updateIMU+0x34c>)
 80021b2:	edd3 7a00 	vldr	s15, [r3]
 80021b6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80021ba:	ee77 7a67 	vsub.f32	s15, s14, s15
 80021be:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 80021c2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80021c6:	edc7 7a14 	vstr	s15, [r7, #80]	; 0x50

  // Compute feedback only if accelerometer measurement valid (avoids NaN in accelerometer normalisation)
  if (!((ax == 0.0f) && (ay == 0.0f) && (az == 0.0f)))
 80021ca:	4b7c      	ldr	r3, [pc, #496]	; (80023bc <madgwick_ahrs_updateIMU+0x358>)
 80021cc:	edd3 7a00 	vldr	s15, [r3]
 80021d0:	eef5 7a40 	vcmp.f32	s15, #0.0
 80021d4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80021d8:	d110      	bne.n	80021fc <madgwick_ahrs_updateIMU+0x198>
 80021da:	4b79      	ldr	r3, [pc, #484]	; (80023c0 <madgwick_ahrs_updateIMU+0x35c>)
 80021dc:	edd3 7a00 	vldr	s15, [r3]
 80021e0:	eef5 7a40 	vcmp.f32	s15, #0.0
 80021e4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80021e8:	d108      	bne.n	80021fc <madgwick_ahrs_updateIMU+0x198>
 80021ea:	4b76      	ldr	r3, [pc, #472]	; (80023c4 <madgwick_ahrs_updateIMU+0x360>)
 80021ec:	edd3 7a00 	vldr	s15, [r3]
 80021f0:	eef5 7a40 	vcmp.f32	s15, #0.0
 80021f4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80021f8:	f000 8212 	beq.w	8002620 <madgwick_ahrs_updateIMU+0x5bc>
  {

    // Normalise accelerometer measurement
    recipNorm = invSqrt(ax * ax + ay * ay + az * az);
 80021fc:	4b6f      	ldr	r3, [pc, #444]	; (80023bc <madgwick_ahrs_updateIMU+0x358>)
 80021fe:	ed93 7a00 	vldr	s14, [r3]
 8002202:	4b6e      	ldr	r3, [pc, #440]	; (80023bc <madgwick_ahrs_updateIMU+0x358>)
 8002204:	edd3 7a00 	vldr	s15, [r3]
 8002208:	ee27 7a27 	vmul.f32	s14, s14, s15
 800220c:	4b6c      	ldr	r3, [pc, #432]	; (80023c0 <madgwick_ahrs_updateIMU+0x35c>)
 800220e:	edd3 6a00 	vldr	s13, [r3]
 8002212:	4b6b      	ldr	r3, [pc, #428]	; (80023c0 <madgwick_ahrs_updateIMU+0x35c>)
 8002214:	edd3 7a00 	vldr	s15, [r3]
 8002218:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800221c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002220:	4b68      	ldr	r3, [pc, #416]	; (80023c4 <madgwick_ahrs_updateIMU+0x360>)
 8002222:	edd3 6a00 	vldr	s13, [r3]
 8002226:	4b67      	ldr	r3, [pc, #412]	; (80023c4 <madgwick_ahrs_updateIMU+0x360>)
 8002228:	edd3 7a00 	vldr	s15, [r3]
 800222c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002230:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002234:	eeb0 0a67 	vmov.f32	s0, s15
 8002238:	f000 fb62 	bl	8002900 <invSqrt>
 800223c:	ed87 0a13 	vstr	s0, [r7, #76]	; 0x4c
    ax *= recipNorm;
 8002240:	4b5e      	ldr	r3, [pc, #376]	; (80023bc <madgwick_ahrs_updateIMU+0x358>)
 8002242:	ed93 7a00 	vldr	s14, [r3]
 8002246:	edd7 7a13 	vldr	s15, [r7, #76]	; 0x4c
 800224a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800224e:	4b5b      	ldr	r3, [pc, #364]	; (80023bc <madgwick_ahrs_updateIMU+0x358>)
 8002250:	edc3 7a00 	vstr	s15, [r3]
    ay *= recipNorm;
 8002254:	4b5a      	ldr	r3, [pc, #360]	; (80023c0 <madgwick_ahrs_updateIMU+0x35c>)
 8002256:	ed93 7a00 	vldr	s14, [r3]
 800225a:	edd7 7a13 	vldr	s15, [r7, #76]	; 0x4c
 800225e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002262:	4b57      	ldr	r3, [pc, #348]	; (80023c0 <madgwick_ahrs_updateIMU+0x35c>)
 8002264:	edc3 7a00 	vstr	s15, [r3]
    az *= recipNorm;
 8002268:	4b56      	ldr	r3, [pc, #344]	; (80023c4 <madgwick_ahrs_updateIMU+0x360>)
 800226a:	ed93 7a00 	vldr	s14, [r3]
 800226e:	edd7 7a13 	vldr	s15, [r7, #76]	; 0x4c
 8002272:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002276:	4b53      	ldr	r3, [pc, #332]	; (80023c4 <madgwick_ahrs_updateIMU+0x360>)
 8002278:	edc3 7a00 	vstr	s15, [r3]

    // Auxiliary variables to avoid repeated arithmetic
    _2q0 = 2.0f * q0;
 800227c:	4b58      	ldr	r3, [pc, #352]	; (80023e0 <madgwick_ahrs_updateIMU+0x37c>)
 800227e:	edd3 7a00 	vldr	s15, [r3]
 8002282:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8002286:	edc7 7a12 	vstr	s15, [r7, #72]	; 0x48
    _2q1 = 2.0f * q1;
 800228a:	4b52      	ldr	r3, [pc, #328]	; (80023d4 <madgwick_ahrs_updateIMU+0x370>)
 800228c:	edd3 7a00 	vldr	s15, [r3]
 8002290:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8002294:	edc7 7a11 	vstr	s15, [r7, #68]	; 0x44
    _2q2 = 2.0f * q2;
 8002298:	4b4f      	ldr	r3, [pc, #316]	; (80023d8 <madgwick_ahrs_updateIMU+0x374>)
 800229a:	edd3 7a00 	vldr	s15, [r3]
 800229e:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80022a2:	edc7 7a10 	vstr	s15, [r7, #64]	; 0x40
    _2q3 = 2.0f * q3;
 80022a6:	4b4d      	ldr	r3, [pc, #308]	; (80023dc <madgwick_ahrs_updateIMU+0x378>)
 80022a8:	edd3 7a00 	vldr	s15, [r3]
 80022ac:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80022b0:	edc7 7a0f 	vstr	s15, [r7, #60]	; 0x3c
    _4q0 = 4.0f * q0;
 80022b4:	4b4a      	ldr	r3, [pc, #296]	; (80023e0 <madgwick_ahrs_updateIMU+0x37c>)
 80022b6:	edd3 7a00 	vldr	s15, [r3]
 80022ba:	eeb1 7a00 	vmov.f32	s14, #16	; 0x40800000  4.0
 80022be:	ee67 7a87 	vmul.f32	s15, s15, s14
 80022c2:	edc7 7a0e 	vstr	s15, [r7, #56]	; 0x38
    _4q1 = 4.0f * q1;
 80022c6:	4b43      	ldr	r3, [pc, #268]	; (80023d4 <madgwick_ahrs_updateIMU+0x370>)
 80022c8:	edd3 7a00 	vldr	s15, [r3]
 80022cc:	eeb1 7a00 	vmov.f32	s14, #16	; 0x40800000  4.0
 80022d0:	ee67 7a87 	vmul.f32	s15, s15, s14
 80022d4:	edc7 7a0d 	vstr	s15, [r7, #52]	; 0x34
    _4q2 = 4.0f * q2;
 80022d8:	4b3f      	ldr	r3, [pc, #252]	; (80023d8 <madgwick_ahrs_updateIMU+0x374>)
 80022da:	edd3 7a00 	vldr	s15, [r3]
 80022de:	eeb1 7a00 	vmov.f32	s14, #16	; 0x40800000  4.0
 80022e2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80022e6:	edc7 7a0c 	vstr	s15, [r7, #48]	; 0x30
    _8q1 = 8.0f * q1;
 80022ea:	4b3a      	ldr	r3, [pc, #232]	; (80023d4 <madgwick_ahrs_updateIMU+0x370>)
 80022ec:	edd3 7a00 	vldr	s15, [r3]
 80022f0:	eeb2 7a00 	vmov.f32	s14, #32	; 0x41000000  8.0
 80022f4:	ee67 7a87 	vmul.f32	s15, s15, s14
 80022f8:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
    _8q2 = 8.0f * q2;
 80022fc:	4b36      	ldr	r3, [pc, #216]	; (80023d8 <madgwick_ahrs_updateIMU+0x374>)
 80022fe:	edd3 7a00 	vldr	s15, [r3]
 8002302:	eeb2 7a00 	vmov.f32	s14, #32	; 0x41000000  8.0
 8002306:	ee67 7a87 	vmul.f32	s15, s15, s14
 800230a:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
    q0q0 = q0 * q0;
 800230e:	4b34      	ldr	r3, [pc, #208]	; (80023e0 <madgwick_ahrs_updateIMU+0x37c>)
 8002310:	ed93 7a00 	vldr	s14, [r3]
 8002314:	4b32      	ldr	r3, [pc, #200]	; (80023e0 <madgwick_ahrs_updateIMU+0x37c>)
 8002316:	edd3 7a00 	vldr	s15, [r3]
 800231a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800231e:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
    q1q1 = q1 * q1;
 8002322:	4b2c      	ldr	r3, [pc, #176]	; (80023d4 <madgwick_ahrs_updateIMU+0x370>)
 8002324:	ed93 7a00 	vldr	s14, [r3]
 8002328:	4b2a      	ldr	r3, [pc, #168]	; (80023d4 <madgwick_ahrs_updateIMU+0x370>)
 800232a:	edd3 7a00 	vldr	s15, [r3]
 800232e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002332:	edc7 7a08 	vstr	s15, [r7, #32]
    q2q2 = q2 * q2;
 8002336:	4b28      	ldr	r3, [pc, #160]	; (80023d8 <madgwick_ahrs_updateIMU+0x374>)
 8002338:	ed93 7a00 	vldr	s14, [r3]
 800233c:	4b26      	ldr	r3, [pc, #152]	; (80023d8 <madgwick_ahrs_updateIMU+0x374>)
 800233e:	edd3 7a00 	vldr	s15, [r3]
 8002342:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002346:	edc7 7a07 	vstr	s15, [r7, #28]
    q3q3 = q3 * q3;
 800234a:	4b24      	ldr	r3, [pc, #144]	; (80023dc <madgwick_ahrs_updateIMU+0x378>)
 800234c:	ed93 7a00 	vldr	s14, [r3]
 8002350:	4b22      	ldr	r3, [pc, #136]	; (80023dc <madgwick_ahrs_updateIMU+0x378>)
 8002352:	edd3 7a00 	vldr	s15, [r3]
 8002356:	ee67 7a27 	vmul.f32	s15, s14, s15
 800235a:	edc7 7a06 	vstr	s15, [r7, #24]

    // Gradient decent algorithm corrective step
    s0 = _4q0 * q2q2 + _2q2 * ax + _4q0 * q1q1 - _2q1 * ay;
 800235e:	ed97 7a0e 	vldr	s14, [r7, #56]	; 0x38
 8002362:	edd7 7a07 	vldr	s15, [r7, #28]
 8002366:	ee27 7a27 	vmul.f32	s14, s14, s15
 800236a:	4b14      	ldr	r3, [pc, #80]	; (80023bc <madgwick_ahrs_updateIMU+0x358>)
 800236c:	edd3 6a00 	vldr	s13, [r3]
 8002370:	edd7 7a10 	vldr	s15, [r7, #64]	; 0x40
 8002374:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002378:	ee37 7a27 	vadd.f32	s14, s14, s15
 800237c:	edd7 6a0e 	vldr	s13, [r7, #56]	; 0x38
 8002380:	edd7 7a08 	vldr	s15, [r7, #32]
 8002384:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002388:	ee37 7a27 	vadd.f32	s14, s14, s15
 800238c:	4b0c      	ldr	r3, [pc, #48]	; (80023c0 <madgwick_ahrs_updateIMU+0x35c>)
 800238e:	edd3 6a00 	vldr	s13, [r3]
 8002392:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 8002396:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800239a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800239e:	edc7 7a05 	vstr	s15, [r7, #20]
    s1 = _4q1 * q3q3 - _2q3 * ax + 4.0f * q0q0 * q1 - _2q0 * ay - _4q1 + _8q1 * q1q1 + _8q1 * q2q2 + _4q1 * az;
 80023a2:	ed97 7a0d 	vldr	s14, [r7, #52]	; 0x34
 80023a6:	edd7 7a06 	vldr	s15, [r7, #24]
 80023aa:	ee27 7a27 	vmul.f32	s14, s14, s15
 80023ae:	e019      	b.n	80023e4 <madgwick_ahrs_updateIMU+0x380>
 80023b0:	20000500 	.word	0x20000500
 80023b4:	20000504 	.word	0x20000504
 80023b8:	20000508 	.word	0x20000508
 80023bc:	2000050c 	.word	0x2000050c
 80023c0:	20000510 	.word	0x20000510
 80023c4:	20000514 	.word	0x20000514
 80023c8:	20000518 	.word	0x20000518
 80023cc:	2000051c 	.word	0x2000051c
 80023d0:	20000520 	.word	0x20000520
 80023d4:	200004f4 	.word	0x200004f4
 80023d8:	200004f8 	.word	0x200004f8
 80023dc:	200004fc 	.word	0x200004fc
 80023e0:	20000004 	.word	0x20000004
 80023e4:	4be6      	ldr	r3, [pc, #920]	; (8002780 <madgwick_ahrs_updateIMU+0x71c>)
 80023e6:	edd3 6a00 	vldr	s13, [r3]
 80023ea:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 80023ee:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80023f2:	ee37 7a67 	vsub.f32	s14, s14, s15
 80023f6:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 80023fa:	eef1 6a00 	vmov.f32	s13, #16	; 0x40800000  4.0
 80023fe:	ee67 6aa6 	vmul.f32	s13, s15, s13
 8002402:	4be0      	ldr	r3, [pc, #896]	; (8002784 <madgwick_ahrs_updateIMU+0x720>)
 8002404:	edd3 7a00 	vldr	s15, [r3]
 8002408:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800240c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002410:	4bdd      	ldr	r3, [pc, #884]	; (8002788 <madgwick_ahrs_updateIMU+0x724>)
 8002412:	edd3 6a00 	vldr	s13, [r3]
 8002416:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 800241a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800241e:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002422:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 8002426:	ee37 7a67 	vsub.f32	s14, s14, s15
 800242a:	edd7 6a0b 	vldr	s13, [r7, #44]	; 0x2c
 800242e:	edd7 7a08 	vldr	s15, [r7, #32]
 8002432:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002436:	ee37 7a27 	vadd.f32	s14, s14, s15
 800243a:	edd7 6a0b 	vldr	s13, [r7, #44]	; 0x2c
 800243e:	edd7 7a07 	vldr	s15, [r7, #28]
 8002442:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002446:	ee37 7a27 	vadd.f32	s14, s14, s15
 800244a:	4bd0      	ldr	r3, [pc, #832]	; (800278c <madgwick_ahrs_updateIMU+0x728>)
 800244c:	edd3 6a00 	vldr	s13, [r3]
 8002450:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 8002454:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002458:	ee77 7a27 	vadd.f32	s15, s14, s15
 800245c:	edc7 7a04 	vstr	s15, [r7, #16]
    s2 = 4.0f * q0q0 * q2 + _2q0 * ax + _4q2 * q3q3 - _2q3 * ay - _4q2 + _8q2 * q1q1 + _8q2 * q2q2 + _4q2 * az;
 8002460:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8002464:	eeb1 7a00 	vmov.f32	s14, #16	; 0x40800000  4.0
 8002468:	ee27 7a87 	vmul.f32	s14, s15, s14
 800246c:	4bc8      	ldr	r3, [pc, #800]	; (8002790 <madgwick_ahrs_updateIMU+0x72c>)
 800246e:	edd3 7a00 	vldr	s15, [r3]
 8002472:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002476:	4bc2      	ldr	r3, [pc, #776]	; (8002780 <madgwick_ahrs_updateIMU+0x71c>)
 8002478:	edd3 6a00 	vldr	s13, [r3]
 800247c:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 8002480:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002484:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002488:	edd7 6a0c 	vldr	s13, [r7, #48]	; 0x30
 800248c:	edd7 7a06 	vldr	s15, [r7, #24]
 8002490:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002494:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002498:	4bbb      	ldr	r3, [pc, #748]	; (8002788 <madgwick_ahrs_updateIMU+0x724>)
 800249a:	edd3 6a00 	vldr	s13, [r3]
 800249e:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 80024a2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80024a6:	ee37 7a67 	vsub.f32	s14, s14, s15
 80024aa:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 80024ae:	ee37 7a67 	vsub.f32	s14, s14, s15
 80024b2:	edd7 6a0a 	vldr	s13, [r7, #40]	; 0x28
 80024b6:	edd7 7a08 	vldr	s15, [r7, #32]
 80024ba:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80024be:	ee37 7a27 	vadd.f32	s14, s14, s15
 80024c2:	edd7 6a0a 	vldr	s13, [r7, #40]	; 0x28
 80024c6:	edd7 7a07 	vldr	s15, [r7, #28]
 80024ca:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80024ce:	ee37 7a27 	vadd.f32	s14, s14, s15
 80024d2:	4bae      	ldr	r3, [pc, #696]	; (800278c <madgwick_ahrs_updateIMU+0x728>)
 80024d4:	edd3 6a00 	vldr	s13, [r3]
 80024d8:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 80024dc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80024e0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80024e4:	edc7 7a03 	vstr	s15, [r7, #12]
    s3 = 4.0f * q1q1 * q3 - _2q1 * ax + 4.0f * q2q2 * q3 - _2q2 * ay;
 80024e8:	edd7 7a08 	vldr	s15, [r7, #32]
 80024ec:	eeb1 7a00 	vmov.f32	s14, #16	; 0x40800000  4.0
 80024f0:	ee27 7a87 	vmul.f32	s14, s15, s14
 80024f4:	4ba7      	ldr	r3, [pc, #668]	; (8002794 <madgwick_ahrs_updateIMU+0x730>)
 80024f6:	edd3 7a00 	vldr	s15, [r3]
 80024fa:	ee27 7a27 	vmul.f32	s14, s14, s15
 80024fe:	4ba0      	ldr	r3, [pc, #640]	; (8002780 <madgwick_ahrs_updateIMU+0x71c>)
 8002500:	edd3 6a00 	vldr	s13, [r3]
 8002504:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 8002508:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800250c:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002510:	edd7 7a07 	vldr	s15, [r7, #28]
 8002514:	eef1 6a00 	vmov.f32	s13, #16	; 0x40800000  4.0
 8002518:	ee67 6aa6 	vmul.f32	s13, s15, s13
 800251c:	4b9d      	ldr	r3, [pc, #628]	; (8002794 <madgwick_ahrs_updateIMU+0x730>)
 800251e:	edd3 7a00 	vldr	s15, [r3]
 8002522:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002526:	ee37 7a27 	vadd.f32	s14, s14, s15
 800252a:	4b97      	ldr	r3, [pc, #604]	; (8002788 <madgwick_ahrs_updateIMU+0x724>)
 800252c:	edd3 6a00 	vldr	s13, [r3]
 8002530:	edd7 7a10 	vldr	s15, [r7, #64]	; 0x40
 8002534:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002538:	ee77 7a67 	vsub.f32	s15, s14, s15
 800253c:	edc7 7a02 	vstr	s15, [r7, #8]
    recipNorm = invSqrt(s0 * s0 + s1 * s1 + s2 * s2 + s3 * s3); // normalise step magnitude
 8002540:	edd7 7a05 	vldr	s15, [r7, #20]
 8002544:	ee27 7aa7 	vmul.f32	s14, s15, s15
 8002548:	edd7 7a04 	vldr	s15, [r7, #16]
 800254c:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8002550:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002554:	edd7 7a03 	vldr	s15, [r7, #12]
 8002558:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800255c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002560:	edd7 7a02 	vldr	s15, [r7, #8]
 8002564:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8002568:	ee77 7a27 	vadd.f32	s15, s14, s15
 800256c:	eeb0 0a67 	vmov.f32	s0, s15
 8002570:	f000 f9c6 	bl	8002900 <invSqrt>
 8002574:	ed87 0a13 	vstr	s0, [r7, #76]	; 0x4c
    s0 *= recipNorm;
 8002578:	ed97 7a05 	vldr	s14, [r7, #20]
 800257c:	edd7 7a13 	vldr	s15, [r7, #76]	; 0x4c
 8002580:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002584:	edc7 7a05 	vstr	s15, [r7, #20]
    s1 *= recipNorm;
 8002588:	ed97 7a04 	vldr	s14, [r7, #16]
 800258c:	edd7 7a13 	vldr	s15, [r7, #76]	; 0x4c
 8002590:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002594:	edc7 7a04 	vstr	s15, [r7, #16]
    s2 *= recipNorm;
 8002598:	ed97 7a03 	vldr	s14, [r7, #12]
 800259c:	edd7 7a13 	vldr	s15, [r7, #76]	; 0x4c
 80025a0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80025a4:	edc7 7a03 	vstr	s15, [r7, #12]
    s3 *= recipNorm;
 80025a8:	ed97 7a02 	vldr	s14, [r7, #8]
 80025ac:	edd7 7a13 	vldr	s15, [r7, #76]	; 0x4c
 80025b0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80025b4:	edc7 7a02 	vstr	s15, [r7, #8]

    // Apply feedback step
    qDot1 -= beta * s0;
 80025b8:	4b77      	ldr	r3, [pc, #476]	; (8002798 <madgwick_ahrs_updateIMU+0x734>)
 80025ba:	ed93 7a00 	vldr	s14, [r3]
 80025be:	edd7 7a05 	vldr	s15, [r7, #20]
 80025c2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80025c6:	ed97 7a17 	vldr	s14, [r7, #92]	; 0x5c
 80025ca:	ee77 7a67 	vsub.f32	s15, s14, s15
 80025ce:	edc7 7a17 	vstr	s15, [r7, #92]	; 0x5c
    qDot2 -= beta * s1;
 80025d2:	4b71      	ldr	r3, [pc, #452]	; (8002798 <madgwick_ahrs_updateIMU+0x734>)
 80025d4:	ed93 7a00 	vldr	s14, [r3]
 80025d8:	edd7 7a04 	vldr	s15, [r7, #16]
 80025dc:	ee67 7a27 	vmul.f32	s15, s14, s15
 80025e0:	ed97 7a16 	vldr	s14, [r7, #88]	; 0x58
 80025e4:	ee77 7a67 	vsub.f32	s15, s14, s15
 80025e8:	edc7 7a16 	vstr	s15, [r7, #88]	; 0x58
    qDot3 -= beta * s2;
 80025ec:	4b6a      	ldr	r3, [pc, #424]	; (8002798 <madgwick_ahrs_updateIMU+0x734>)
 80025ee:	ed93 7a00 	vldr	s14, [r3]
 80025f2:	edd7 7a03 	vldr	s15, [r7, #12]
 80025f6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80025fa:	ed97 7a15 	vldr	s14, [r7, #84]	; 0x54
 80025fe:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002602:	edc7 7a15 	vstr	s15, [r7, #84]	; 0x54
    qDot4 -= beta * s3;
 8002606:	4b64      	ldr	r3, [pc, #400]	; (8002798 <madgwick_ahrs_updateIMU+0x734>)
 8002608:	ed93 7a00 	vldr	s14, [r3]
 800260c:	edd7 7a02 	vldr	s15, [r7, #8]
 8002610:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002614:	ed97 7a14 	vldr	s14, [r7, #80]	; 0x50
 8002618:	ee77 7a67 	vsub.f32	s15, s14, s15
 800261c:	edc7 7a14 	vstr	s15, [r7, #80]	; 0x50
  }

  // Integrate rate of change of quaternion to yield quaternion
  q0 += qDot1 * (1.0f / sampleFreq);
 8002620:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 8002624:	ed9f 7a5d 	vldr	s14, [pc, #372]	; 800279c <madgwick_ahrs_updateIMU+0x738>
 8002628:	ee27 7a87 	vmul.f32	s14, s15, s14
 800262c:	4b5c      	ldr	r3, [pc, #368]	; (80027a0 <madgwick_ahrs_updateIMU+0x73c>)
 800262e:	edd3 7a00 	vldr	s15, [r3]
 8002632:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002636:	4b5a      	ldr	r3, [pc, #360]	; (80027a0 <madgwick_ahrs_updateIMU+0x73c>)
 8002638:	edc3 7a00 	vstr	s15, [r3]
  q1 += qDot2 * (1.0f / sampleFreq);
 800263c:	edd7 7a16 	vldr	s15, [r7, #88]	; 0x58
 8002640:	ed9f 7a56 	vldr	s14, [pc, #344]	; 800279c <madgwick_ahrs_updateIMU+0x738>
 8002644:	ee27 7a87 	vmul.f32	s14, s15, s14
 8002648:	4b4e      	ldr	r3, [pc, #312]	; (8002784 <madgwick_ahrs_updateIMU+0x720>)
 800264a:	edd3 7a00 	vldr	s15, [r3]
 800264e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002652:	4b4c      	ldr	r3, [pc, #304]	; (8002784 <madgwick_ahrs_updateIMU+0x720>)
 8002654:	edc3 7a00 	vstr	s15, [r3]
  q2 += qDot3 * (1.0f / sampleFreq);
 8002658:	edd7 7a15 	vldr	s15, [r7, #84]	; 0x54
 800265c:	ed9f 7a4f 	vldr	s14, [pc, #316]	; 800279c <madgwick_ahrs_updateIMU+0x738>
 8002660:	ee27 7a87 	vmul.f32	s14, s15, s14
 8002664:	4b4a      	ldr	r3, [pc, #296]	; (8002790 <madgwick_ahrs_updateIMU+0x72c>)
 8002666:	edd3 7a00 	vldr	s15, [r3]
 800266a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800266e:	4b48      	ldr	r3, [pc, #288]	; (8002790 <madgwick_ahrs_updateIMU+0x72c>)
 8002670:	edc3 7a00 	vstr	s15, [r3]
  q3 += qDot4 * (1.0f / sampleFreq);
 8002674:	edd7 7a14 	vldr	s15, [r7, #80]	; 0x50
 8002678:	ed9f 7a48 	vldr	s14, [pc, #288]	; 800279c <madgwick_ahrs_updateIMU+0x738>
 800267c:	ee27 7a87 	vmul.f32	s14, s15, s14
 8002680:	4b44      	ldr	r3, [pc, #272]	; (8002794 <madgwick_ahrs_updateIMU+0x730>)
 8002682:	edd3 7a00 	vldr	s15, [r3]
 8002686:	ee77 7a27 	vadd.f32	s15, s14, s15
 800268a:	4b42      	ldr	r3, [pc, #264]	; (8002794 <madgwick_ahrs_updateIMU+0x730>)
 800268c:	edc3 7a00 	vstr	s15, [r3]

  // Normalise quaternion
  recipNorm = invSqrt(q0 * q0 + q1 * q1 + q2 * q2 + q3 * q3);
 8002690:	4b43      	ldr	r3, [pc, #268]	; (80027a0 <madgwick_ahrs_updateIMU+0x73c>)
 8002692:	ed93 7a00 	vldr	s14, [r3]
 8002696:	4b42      	ldr	r3, [pc, #264]	; (80027a0 <madgwick_ahrs_updateIMU+0x73c>)
 8002698:	edd3 7a00 	vldr	s15, [r3]
 800269c:	ee27 7a27 	vmul.f32	s14, s14, s15
 80026a0:	4b38      	ldr	r3, [pc, #224]	; (8002784 <madgwick_ahrs_updateIMU+0x720>)
 80026a2:	edd3 6a00 	vldr	s13, [r3]
 80026a6:	4b37      	ldr	r3, [pc, #220]	; (8002784 <madgwick_ahrs_updateIMU+0x720>)
 80026a8:	edd3 7a00 	vldr	s15, [r3]
 80026ac:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80026b0:	ee37 7a27 	vadd.f32	s14, s14, s15
 80026b4:	4b36      	ldr	r3, [pc, #216]	; (8002790 <madgwick_ahrs_updateIMU+0x72c>)
 80026b6:	edd3 6a00 	vldr	s13, [r3]
 80026ba:	4b35      	ldr	r3, [pc, #212]	; (8002790 <madgwick_ahrs_updateIMU+0x72c>)
 80026bc:	edd3 7a00 	vldr	s15, [r3]
 80026c0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80026c4:	ee37 7a27 	vadd.f32	s14, s14, s15
 80026c8:	4b32      	ldr	r3, [pc, #200]	; (8002794 <madgwick_ahrs_updateIMU+0x730>)
 80026ca:	edd3 6a00 	vldr	s13, [r3]
 80026ce:	4b31      	ldr	r3, [pc, #196]	; (8002794 <madgwick_ahrs_updateIMU+0x730>)
 80026d0:	edd3 7a00 	vldr	s15, [r3]
 80026d4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80026d8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80026dc:	eeb0 0a67 	vmov.f32	s0, s15
 80026e0:	f000 f90e 	bl	8002900 <invSqrt>
 80026e4:	ed87 0a13 	vstr	s0, [r7, #76]	; 0x4c
  q0 *= recipNorm;
 80026e8:	4b2d      	ldr	r3, [pc, #180]	; (80027a0 <madgwick_ahrs_updateIMU+0x73c>)
 80026ea:	ed93 7a00 	vldr	s14, [r3]
 80026ee:	edd7 7a13 	vldr	s15, [r7, #76]	; 0x4c
 80026f2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80026f6:	4b2a      	ldr	r3, [pc, #168]	; (80027a0 <madgwick_ahrs_updateIMU+0x73c>)
 80026f8:	edc3 7a00 	vstr	s15, [r3]
  q1 *= recipNorm;
 80026fc:	4b21      	ldr	r3, [pc, #132]	; (8002784 <madgwick_ahrs_updateIMU+0x720>)
 80026fe:	ed93 7a00 	vldr	s14, [r3]
 8002702:	edd7 7a13 	vldr	s15, [r7, #76]	; 0x4c
 8002706:	ee67 7a27 	vmul.f32	s15, s14, s15
 800270a:	4b1e      	ldr	r3, [pc, #120]	; (8002784 <madgwick_ahrs_updateIMU+0x720>)
 800270c:	edc3 7a00 	vstr	s15, [r3]
  q2 *= recipNorm;
 8002710:	4b1f      	ldr	r3, [pc, #124]	; (8002790 <madgwick_ahrs_updateIMU+0x72c>)
 8002712:	ed93 7a00 	vldr	s14, [r3]
 8002716:	edd7 7a13 	vldr	s15, [r7, #76]	; 0x4c
 800271a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800271e:	4b1c      	ldr	r3, [pc, #112]	; (8002790 <madgwick_ahrs_updateIMU+0x72c>)
 8002720:	edc3 7a00 	vstr	s15, [r3]
  q3 *= recipNorm;
 8002724:	4b1b      	ldr	r3, [pc, #108]	; (8002794 <madgwick_ahrs_updateIMU+0x730>)
 8002726:	ed93 7a00 	vldr	s14, [r3]
 800272a:	edd7 7a13 	vldr	s15, [r7, #76]	; 0x4c
 800272e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002732:	4b18      	ldr	r3, [pc, #96]	; (8002794 <madgwick_ahrs_updateIMU+0x730>)
 8002734:	edc3 7a00 	vstr	s15, [r3]

  atti->roll = atan2(2 * q2 * q3 + 2 * q0 * q1, -2 * q1 * q1 - 2 * q2 * q2 + 1); // roll     -pi----pi
 8002738:	4b15      	ldr	r3, [pc, #84]	; (8002790 <madgwick_ahrs_updateIMU+0x72c>)
 800273a:	edd3 7a00 	vldr	s15, [r3]
 800273e:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8002742:	4b14      	ldr	r3, [pc, #80]	; (8002794 <madgwick_ahrs_updateIMU+0x730>)
 8002744:	edd3 7a00 	vldr	s15, [r3]
 8002748:	ee27 7a27 	vmul.f32	s14, s14, s15
 800274c:	4b14      	ldr	r3, [pc, #80]	; (80027a0 <madgwick_ahrs_updateIMU+0x73c>)
 800274e:	edd3 7a00 	vldr	s15, [r3]
 8002752:	ee77 6aa7 	vadd.f32	s13, s15, s15
 8002756:	4b0b      	ldr	r3, [pc, #44]	; (8002784 <madgwick_ahrs_updateIMU+0x720>)
 8002758:	edd3 7a00 	vldr	s15, [r3]
 800275c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002760:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002764:	ee17 0a90 	vmov	r0, s15
 8002768:	f7fd feee 	bl	8000548 <__aeabi_f2d>
 800276c:	4604      	mov	r4, r0
 800276e:	460d      	mov	r5, r1
 8002770:	4b04      	ldr	r3, [pc, #16]	; (8002784 <madgwick_ahrs_updateIMU+0x720>)
 8002772:	edd3 7a00 	vldr	s15, [r3]
 8002776:	eeb8 7a00 	vmov.f32	s14, #128	; 0xc0000000 -2.0
 800277a:	ee27 7a87 	vmul.f32	s14, s15, s14
 800277e:	e011      	b.n	80027a4 <madgwick_ahrs_updateIMU+0x740>
 8002780:	2000050c 	.word	0x2000050c
 8002784:	200004f4 	.word	0x200004f4
 8002788:	20000510 	.word	0x20000510
 800278c:	20000514 	.word	0x20000514
 8002790:	200004f8 	.word	0x200004f8
 8002794:	200004fc 	.word	0x200004fc
 8002798:	20000000 	.word	0x20000000
 800279c:	3a83126f 	.word	0x3a83126f
 80027a0:	20000004 	.word	0x20000004
 80027a4:	4b52      	ldr	r3, [pc, #328]	; (80028f0 <madgwick_ahrs_updateIMU+0x88c>)
 80027a6:	edd3 7a00 	vldr	s15, [r3]
 80027aa:	ee27 7a27 	vmul.f32	s14, s14, s15
 80027ae:	4b51      	ldr	r3, [pc, #324]	; (80028f4 <madgwick_ahrs_updateIMU+0x890>)
 80027b0:	edd3 7a00 	vldr	s15, [r3]
 80027b4:	ee77 6aa7 	vadd.f32	s13, s15, s15
 80027b8:	4b4e      	ldr	r3, [pc, #312]	; (80028f4 <madgwick_ahrs_updateIMU+0x890>)
 80027ba:	edd3 7a00 	vldr	s15, [r3]
 80027be:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80027c2:	ee77 7a67 	vsub.f32	s15, s14, s15
 80027c6:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80027ca:	ee77 7a87 	vadd.f32	s15, s15, s14
 80027ce:	ee17 0a90 	vmov	r0, s15
 80027d2:	f7fd feb9 	bl	8000548 <__aeabi_f2d>
 80027d6:	4602      	mov	r2, r0
 80027d8:	460b      	mov	r3, r1
 80027da:	ec43 2b11 	vmov	d1, r2, r3
 80027de:	ec45 4b10 	vmov	d0, r4, r5
 80027e2:	f010 fa2f 	bl	8012c44 <atan2>
 80027e6:	ec53 2b10 	vmov	r2, r3, d0
 80027ea:	4610      	mov	r0, r2
 80027ec:	4619      	mov	r1, r3
 80027ee:	f7fe f9db 	bl	8000ba8 <__aeabi_d2f>
 80027f2:	4602      	mov	r2, r0
 80027f4:	683b      	ldr	r3, [r7, #0]
 80027f6:	601a      	str	r2, [r3, #0]
  atti->pitch = asin(-2 * q1 * q3 + 2 * q0 * q2);                                // pitch    -pi/2----pi/2
 80027f8:	4b3d      	ldr	r3, [pc, #244]	; (80028f0 <madgwick_ahrs_updateIMU+0x88c>)
 80027fa:	edd3 7a00 	vldr	s15, [r3]
 80027fe:	eeb8 7a00 	vmov.f32	s14, #128	; 0xc0000000 -2.0
 8002802:	ee27 7a87 	vmul.f32	s14, s15, s14
 8002806:	4b3c      	ldr	r3, [pc, #240]	; (80028f8 <madgwick_ahrs_updateIMU+0x894>)
 8002808:	edd3 7a00 	vldr	s15, [r3]
 800280c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002810:	4b3a      	ldr	r3, [pc, #232]	; (80028fc <madgwick_ahrs_updateIMU+0x898>)
 8002812:	edd3 7a00 	vldr	s15, [r3]
 8002816:	ee77 6aa7 	vadd.f32	s13, s15, s15
 800281a:	4b36      	ldr	r3, [pc, #216]	; (80028f4 <madgwick_ahrs_updateIMU+0x890>)
 800281c:	edd3 7a00 	vldr	s15, [r3]
 8002820:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002824:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002828:	ee17 0a90 	vmov	r0, s15
 800282c:	f7fd fe8c 	bl	8000548 <__aeabi_f2d>
 8002830:	4602      	mov	r2, r0
 8002832:	460b      	mov	r3, r1
 8002834:	ec43 2b10 	vmov	d0, r2, r3
 8002838:	f010 f9ca 	bl	8012bd0 <asin>
 800283c:	ec53 2b10 	vmov	r2, r3, d0
 8002840:	4610      	mov	r0, r2
 8002842:	4619      	mov	r1, r3
 8002844:	f7fe f9b0 	bl	8000ba8 <__aeabi_d2f>
 8002848:	4602      	mov	r2, r0
 800284a:	683b      	ldr	r3, [r7, #0]
 800284c:	605a      	str	r2, [r3, #4]
  atti->yaw = atan2(2 * q1 * q2 + 2 * q0 * q3, -2 * q2 * q2 - 2 * q3 * q3 + 1);  // yaw      -pi----pi
 800284e:	4b28      	ldr	r3, [pc, #160]	; (80028f0 <madgwick_ahrs_updateIMU+0x88c>)
 8002850:	edd3 7a00 	vldr	s15, [r3]
 8002854:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8002858:	4b26      	ldr	r3, [pc, #152]	; (80028f4 <madgwick_ahrs_updateIMU+0x890>)
 800285a:	edd3 7a00 	vldr	s15, [r3]
 800285e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002862:	4b26      	ldr	r3, [pc, #152]	; (80028fc <madgwick_ahrs_updateIMU+0x898>)
 8002864:	edd3 7a00 	vldr	s15, [r3]
 8002868:	ee77 6aa7 	vadd.f32	s13, s15, s15
 800286c:	4b22      	ldr	r3, [pc, #136]	; (80028f8 <madgwick_ahrs_updateIMU+0x894>)
 800286e:	edd3 7a00 	vldr	s15, [r3]
 8002872:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002876:	ee77 7a27 	vadd.f32	s15, s14, s15
 800287a:	ee17 0a90 	vmov	r0, s15
 800287e:	f7fd fe63 	bl	8000548 <__aeabi_f2d>
 8002882:	4604      	mov	r4, r0
 8002884:	460d      	mov	r5, r1
 8002886:	4b1b      	ldr	r3, [pc, #108]	; (80028f4 <madgwick_ahrs_updateIMU+0x890>)
 8002888:	edd3 7a00 	vldr	s15, [r3]
 800288c:	eeb8 7a00 	vmov.f32	s14, #128	; 0xc0000000 -2.0
 8002890:	ee27 7a87 	vmul.f32	s14, s15, s14
 8002894:	4b17      	ldr	r3, [pc, #92]	; (80028f4 <madgwick_ahrs_updateIMU+0x890>)
 8002896:	edd3 7a00 	vldr	s15, [r3]
 800289a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800289e:	4b16      	ldr	r3, [pc, #88]	; (80028f8 <madgwick_ahrs_updateIMU+0x894>)
 80028a0:	edd3 7a00 	vldr	s15, [r3]
 80028a4:	ee77 6aa7 	vadd.f32	s13, s15, s15
 80028a8:	4b13      	ldr	r3, [pc, #76]	; (80028f8 <madgwick_ahrs_updateIMU+0x894>)
 80028aa:	edd3 7a00 	vldr	s15, [r3]
 80028ae:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80028b2:	ee77 7a67 	vsub.f32	s15, s14, s15
 80028b6:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80028ba:	ee77 7a87 	vadd.f32	s15, s15, s14
 80028be:	ee17 0a90 	vmov	r0, s15
 80028c2:	f7fd fe41 	bl	8000548 <__aeabi_f2d>
 80028c6:	4602      	mov	r2, r0
 80028c8:	460b      	mov	r3, r1
 80028ca:	ec43 2b11 	vmov	d1, r2, r3
 80028ce:	ec45 4b10 	vmov	d0, r4, r5
 80028d2:	f010 f9b7 	bl	8012c44 <atan2>
 80028d6:	ec53 2b10 	vmov	r2, r3, d0
 80028da:	4610      	mov	r0, r2
 80028dc:	4619      	mov	r1, r3
 80028de:	f7fe f963 	bl	8000ba8 <__aeabi_d2f>
 80028e2:	4602      	mov	r2, r0
 80028e4:	683b      	ldr	r3, [r7, #0]
 80028e6:	609a      	str	r2, [r3, #8]
}
 80028e8:	bf00      	nop
 80028ea:	3760      	adds	r7, #96	; 0x60
 80028ec:	46bd      	mov	sp, r7
 80028ee:	bdb0      	pop	{r4, r5, r7, pc}
 80028f0:	200004f4 	.word	0x200004f4
 80028f4:	200004f8 	.word	0x200004f8
 80028f8:	200004fc 	.word	0x200004fc
 80028fc:	20000004 	.word	0x20000004

08002900 <invSqrt>:
               sizeof(long) must be 4 bytes.
  * @param[in] input:x
  * @retval    1/Sqrt(x)
  */
float invSqrt(float x)
{
 8002900:	b480      	push	{r7}
 8002902:	b087      	sub	sp, #28
 8002904:	af00      	add	r7, sp, #0
 8002906:	ed87 0a01 	vstr	s0, [r7, #4]
  float halfx = 0.5f * x;
 800290a:	edd7 7a01 	vldr	s15, [r7, #4]
 800290e:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8002912:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002916:	edc7 7a05 	vstr	s15, [r7, #20]
  float y = x;
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	613b      	str	r3, [r7, #16]
  long i = *(long *)&y;
 800291e:	f107 0310 	add.w	r3, r7, #16
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	60fb      	str	r3, [r7, #12]
  i = 0x5f3759df - (i >> 1);
 8002926:	68fb      	ldr	r3, [r7, #12]
 8002928:	105a      	asrs	r2, r3, #1
 800292a:	4b12      	ldr	r3, [pc, #72]	; (8002974 <invSqrt+0x74>)
 800292c:	1a9b      	subs	r3, r3, r2
 800292e:	60fb      	str	r3, [r7, #12]
  y = *(float *)&i;
 8002930:	f107 030c 	add.w	r3, r7, #12
 8002934:	681b      	ldr	r3, [r3, #0]
 8002936:	613b      	str	r3, [r7, #16]
  y = y * (1.5f - (halfx * y * y));
 8002938:	ed97 7a04 	vldr	s14, [r7, #16]
 800293c:	edd7 7a05 	vldr	s15, [r7, #20]
 8002940:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002944:	edd7 7a04 	vldr	s15, [r7, #16]
 8002948:	ee67 7a27 	vmul.f32	s15, s14, s15
 800294c:	eeb7 7a08 	vmov.f32	s14, #120	; 0x3fc00000  1.5
 8002950:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002954:	edd7 7a04 	vldr	s15, [r7, #16]
 8002958:	ee67 7a27 	vmul.f32	s15, s14, s15
 800295c:	edc7 7a04 	vstr	s15, [r7, #16]
  return y;
 8002960:	693b      	ldr	r3, [r7, #16]
 8002962:	ee07 3a90 	vmov	s15, r3
}
 8002966:	eeb0 0a67 	vmov.f32	s0, s15
 800296a:	371c      	adds	r7, #28
 800296c:	46bd      	mov	sp, r7
 800296e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002972:	4770      	bx	lr
 8002974:	5f3759df 	.word	0x5f3759df

08002978 <Get_CRC8_Check_Sum>:
0x74, 0x2a, 0xc8, 0x96, 0x15, 0x4b, 0xa9, 0xf7, 0xb6, 0xe8, 0x0a, 0x54, 0xd7, 0x89, 0x6b, 0x35,
};


unsigned char Get_CRC8_Check_Sum(unsigned char *pchMessage,unsigned int dwLength,unsigned char ucCRC8)
{
 8002978:	b480      	push	{r7}
 800297a:	b087      	sub	sp, #28
 800297c:	af00      	add	r7, sp, #0
 800297e:	60f8      	str	r0, [r7, #12]
 8002980:	60b9      	str	r1, [r7, #8]
 8002982:	4613      	mov	r3, r2
 8002984:	71fb      	strb	r3, [r7, #7]
	unsigned char ucIndex;
	while (dwLength--)
 8002986:	e00a      	b.n	800299e <Get_CRC8_Check_Sum+0x26>
	{
		ucIndex = ucCRC8^(*pchMessage++);
 8002988:	68fb      	ldr	r3, [r7, #12]
 800298a:	1c5a      	adds	r2, r3, #1
 800298c:	60fa      	str	r2, [r7, #12]
 800298e:	781a      	ldrb	r2, [r3, #0]
 8002990:	79fb      	ldrb	r3, [r7, #7]
 8002992:	4053      	eors	r3, r2
 8002994:	75fb      	strb	r3, [r7, #23]
		ucCRC8 = CRC8_TAB[ucIndex];
 8002996:	7dfb      	ldrb	r3, [r7, #23]
 8002998:	4a07      	ldr	r2, [pc, #28]	; (80029b8 <Get_CRC8_Check_Sum+0x40>)
 800299a:	5cd3      	ldrb	r3, [r2, r3]
 800299c:	71fb      	strb	r3, [r7, #7]
	while (dwLength--)
 800299e:	68bb      	ldr	r3, [r7, #8]
 80029a0:	1e5a      	subs	r2, r3, #1
 80029a2:	60ba      	str	r2, [r7, #8]
 80029a4:	2b00      	cmp	r3, #0
 80029a6:	d1ef      	bne.n	8002988 <Get_CRC8_Check_Sum+0x10>
	}
	return(ucCRC8);
 80029a8:	79fb      	ldrb	r3, [r7, #7]
}
 80029aa:	4618      	mov	r0, r3
 80029ac:	371c      	adds	r7, #28
 80029ae:	46bd      	mov	sp, r7
 80029b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029b4:	4770      	bx	lr
 80029b6:	bf00      	nop
 80029b8:	080138cc 	.word	0x080138cc

080029bc <Verify_CRC8_Check_Sum>:
** Descriptions: CRC8 Verify function
** Input: Data to Verify,Stream length = Data + checksum
** Output: True or False (CRC Verify Result)
*/
unsigned int Verify_CRC8_Check_Sum(unsigned char *pchMessage, unsigned int dwLength)
{
 80029bc:	b580      	push	{r7, lr}
 80029be:	b084      	sub	sp, #16
 80029c0:	af00      	add	r7, sp, #0
 80029c2:	6078      	str	r0, [r7, #4]
 80029c4:	6039      	str	r1, [r7, #0]
	unsigned char ucExpected = 0;
 80029c6:	2300      	movs	r3, #0
 80029c8:	73fb      	strb	r3, [r7, #15]
	if ((pchMessage == 0) || (dwLength <= 2)) return 0;
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	2b00      	cmp	r3, #0
 80029ce:	d002      	beq.n	80029d6 <Verify_CRC8_Check_Sum+0x1a>
 80029d0:	683b      	ldr	r3, [r7, #0]
 80029d2:	2b02      	cmp	r3, #2
 80029d4:	d801      	bhi.n	80029da <Verify_CRC8_Check_Sum+0x1e>
 80029d6:	2300      	movs	r3, #0
 80029d8:	e013      	b.n	8002a02 <Verify_CRC8_Check_Sum+0x46>
		ucExpected = Get_CRC8_Check_Sum (pchMessage, dwLength-1, CRC8_INIT);
 80029da:	683b      	ldr	r3, [r7, #0]
 80029dc:	3b01      	subs	r3, #1
 80029de:	22ff      	movs	r2, #255	; 0xff
 80029e0:	4619      	mov	r1, r3
 80029e2:	6878      	ldr	r0, [r7, #4]
 80029e4:	f7ff ffc8 	bl	8002978 <Get_CRC8_Check_Sum>
 80029e8:	4603      	mov	r3, r0
 80029ea:	73fb      	strb	r3, [r7, #15]
	return ( ucExpected == pchMessage[dwLength-1] );
 80029ec:	683b      	ldr	r3, [r7, #0]
 80029ee:	3b01      	subs	r3, #1
 80029f0:	687a      	ldr	r2, [r7, #4]
 80029f2:	4413      	add	r3, r2
 80029f4:	781b      	ldrb	r3, [r3, #0]
 80029f6:	7bfa      	ldrb	r2, [r7, #15]
 80029f8:	429a      	cmp	r2, r3
 80029fa:	bf0c      	ite	eq
 80029fc:	2301      	moveq	r3, #1
 80029fe:	2300      	movne	r3, #0
 8002a00:	b2db      	uxtb	r3, r3
}
 8002a02:	4618      	mov	r0, r3
 8002a04:	3710      	adds	r7, #16
 8002a06:	46bd      	mov	sp, r7
 8002a08:	bd80      	pop	{r7, pc}

08002a0a <queueM_init>:
#include "string.h"

/* Since we have multiple can comm works in the future , there is necessity that apply
 * FIFO Queue management of our CAN2 data pool. */
/***************************** CAN COMM QUEUE ************************************/
void queueM_init(QueueManage_t *qm){
 8002a0a:	b480      	push	{r7}
 8002a0c:	b083      	sub	sp, #12
 8002a0e:	af00      	add	r7, sp, #0
 8002a10:	6078      	str	r0, [r7, #4]
	qm->head = 0;
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	2200      	movs	r2, #0
 8002a16:	801a      	strh	r2, [r3, #0]
	qm->tail = 0;
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	2200      	movs	r2, #0
 8002a1c:	805a      	strh	r2, [r3, #2]
}
 8002a1e:	bf00      	nop
 8002a20:	370c      	adds	r7, #12
 8002a22:	46bd      	mov	sp, r7
 8002a24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a28:	4770      	bx	lr
	...

08002a2c <enqueueCanMessage>:
  * @brief     can comms enqueue
  * @param[in] header: can type header
  * @param[in] data: the data would be transmitted
  * @retval    None
  */
void enqueueCanMessage(CAN_TxHeaderTypeDef* header, CanMessage_t *canQueue, QueueManage_t *qm, uint8_t *data){
 8002a2c:	b5b0      	push	{r4, r5, r7, lr}
 8002a2e:	b084      	sub	sp, #16
 8002a30:	af00      	add	r7, sp, #0
 8002a32:	60f8      	str	r0, [r7, #12]
 8002a34:	60b9      	str	r1, [r7, #8]
 8002a36:	607a      	str	r2, [r7, #4]
 8002a38:	603b      	str	r3, [r7, #0]
    if ((qm->tail + 1) % QUEUE_SIZE == qm->head)
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8002a40:	1c5a      	adds	r2, r3, #1
 8002a42:	4b21      	ldr	r3, [pc, #132]	; (8002ac8 <enqueueCanMessage+0x9c>)
 8002a44:	fb83 1302 	smull	r1, r3, r3, r2
 8002a48:	1199      	asrs	r1, r3, #6
 8002a4a:	17d3      	asrs	r3, r2, #31
 8002a4c:	1acb      	subs	r3, r1, r3
 8002a4e:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8002a52:	fb01 f303 	mul.w	r3, r1, r3
 8002a56:	1ad3      	subs	r3, r2, r3
 8002a58:	687a      	ldr	r2, [r7, #4]
 8002a5a:	f9b2 2000 	ldrsh.w	r2, [r2]
 8002a5e:	4293      	cmp	r3, r2
 8002a60:	d02d      	beq.n	8002abe <enqueueCanMessage+0x92>
    {
        /* Queue is full, cannot enqueue message */
        return;
    }
    /* follow fifo rules */
    canQueue[qm->tail].header = *header;
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8002a68:	015b      	lsls	r3, r3, #5
 8002a6a:	68ba      	ldr	r2, [r7, #8]
 8002a6c:	441a      	add	r2, r3
 8002a6e:	68fb      	ldr	r3, [r7, #12]
 8002a70:	4614      	mov	r4, r2
 8002a72:	461d      	mov	r5, r3
 8002a74:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002a76:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002a78:	e895 0003 	ldmia.w	r5, {r0, r1}
 8002a7c:	e884 0003 	stmia.w	r4, {r0, r1}
    memcpy(canQueue[qm->tail].data, data, 8);
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8002a86:	015b      	lsls	r3, r3, #5
 8002a88:	68ba      	ldr	r2, [r7, #8]
 8002a8a:	4413      	add	r3, r2
 8002a8c:	3318      	adds	r3, #24
 8002a8e:	2208      	movs	r2, #8
 8002a90:	6839      	ldr	r1, [r7, #0]
 8002a92:	4618      	mov	r0, r3
 8002a94:	f00d fbf2 	bl	801027c <memcpy>
    /* tail ++ */
    qm->tail = (qm->tail + 1) % QUEUE_SIZE;
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8002a9e:	3301      	adds	r3, #1
 8002aa0:	4a09      	ldr	r2, [pc, #36]	; (8002ac8 <enqueueCanMessage+0x9c>)
 8002aa2:	fb82 1203 	smull	r1, r2, r2, r3
 8002aa6:	1191      	asrs	r1, r2, #6
 8002aa8:	17da      	asrs	r2, r3, #31
 8002aaa:	1a8a      	subs	r2, r1, r2
 8002aac:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8002ab0:	fb01 f202 	mul.w	r2, r1, r2
 8002ab4:	1a9a      	subs	r2, r3, r2
 8002ab6:	b212      	sxth	r2, r2
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	805a      	strh	r2, [r3, #2]
 8002abc:	e000      	b.n	8002ac0 <enqueueCanMessage+0x94>
        return;
 8002abe:	bf00      	nop
}
 8002ac0:	3710      	adds	r7, #16
 8002ac2:	46bd      	mov	sp, r7
 8002ac4:	bdb0      	pop	{r4, r5, r7, pc}
 8002ac6:	bf00      	nop
 8002ac8:	10624dd3 	.word	0x10624dd3

08002acc <sendNextCanMessage>:
/**
  * @brief     can comm send data from queue
  * @param[in] header: can type header
  * @retval    None
  */
void sendNextCanMessage(CAN_HandleTypeDef* hcan, CanMessage_t *canQueue, QueueManage_t *qm){
 8002acc:	b580      	push	{r7, lr}
 8002ace:	b086      	sub	sp, #24
 8002ad0:	af00      	add	r7, sp, #0
 8002ad2:	60f8      	str	r0, [r7, #12]
 8002ad4:	60b9      	str	r1, [r7, #8]
 8002ad6:	607a      	str	r2, [r7, #4]
    if (qm->head == qm->tail)
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	f9b3 2000 	ldrsh.w	r2, [r3]
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8002ae4:	429a      	cmp	r2, r3
 8002ae6:	d02b      	beq.n	8002b40 <sendNextCanMessage+0x74>
    {
        /* Queue is empty, nothing to send */
        return;
    }
    uint32_t mailbox;
    HAL_StatusTypeDef status = HAL_CAN_AddTxMessage(hcan, &(canQueue[qm->head].header), canQueue[qm->head].data, &mailbox);
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002aee:	015b      	lsls	r3, r3, #5
 8002af0:	68ba      	ldr	r2, [r7, #8]
 8002af2:	4413      	add	r3, r2
 8002af4:	4619      	mov	r1, r3
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002afc:	015b      	lsls	r3, r3, #5
 8002afe:	68ba      	ldr	r2, [r7, #8]
 8002b00:	4413      	add	r3, r2
 8002b02:	f103 0218 	add.w	r2, r3, #24
 8002b06:	f107 0310 	add.w	r3, r7, #16
 8002b0a:	68f8      	ldr	r0, [r7, #12]
 8002b0c:	f007 fede 	bl	800a8cc <HAL_CAN_AddTxMessage>
 8002b10:	4603      	mov	r3, r0
 8002b12:	75fb      	strb	r3, [r7, #23]
    if (status == HAL_OK)
 8002b14:	7dfb      	ldrb	r3, [r7, #23]
 8002b16:	2b00      	cmp	r3, #0
 8002b18:	d113      	bne.n	8002b42 <sendNextCanMessage+0x76>
    {
        /* Message has been added to the mailbox successfully, remove it from the queue */
    	qm->head = (qm->head + 1) % QUEUE_SIZE;
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002b20:	3301      	adds	r3, #1
 8002b22:	4a09      	ldr	r2, [pc, #36]	; (8002b48 <sendNextCanMessage+0x7c>)
 8002b24:	fb82 1203 	smull	r1, r2, r2, r3
 8002b28:	1191      	asrs	r1, r2, #6
 8002b2a:	17da      	asrs	r2, r3, #31
 8002b2c:	1a8a      	subs	r2, r1, r2
 8002b2e:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8002b32:	fb01 f202 	mul.w	r2, r1, r2
 8002b36:	1a9a      	subs	r2, r3, r2
 8002b38:	b212      	sxth	r2, r2
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	801a      	strh	r2, [r3, #0]
 8002b3e:	e000      	b.n	8002b42 <sendNextCanMessage+0x76>
        return;
 8002b40:	bf00      	nop
    }
}
 8002b42:	3718      	adds	r7, #24
 8002b44:	46bd      	mov	sp, r7
 8002b46:	bd80      	pop	{r7, pc}
 8002b48:	10624dd3 	.word	0x10624dd3

08002b4c <ff_param_init>:
/**
  * @brief    feed forward control init
  * @param[in] ff: pointer to feed forward control struct
  * @param[in] kf: ff_gain value
  */
void ff_param_init(FeedForward_t *ff, float kf){
 8002b4c:	b480      	push	{r7}
 8002b4e:	b083      	sub	sp, #12
 8002b50:	af00      	add	r7, sp, #0
 8002b52:	6078      	str	r0, [r7, #4]
 8002b54:	ed87 0a00 	vstr	s0, [r7]
	ff->ff_gain = kf;
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	683a      	ldr	r2, [r7, #0]
 8002b5c:	601a      	str	r2, [r3, #0]
	ff->last_input = 0;
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	f04f 0200 	mov.w	r2, #0
 8002b64:	605a      	str	r2, [r3, #4]
	ff->output = 0;
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	f04f 0200 	mov.w	r2, #0
 8002b6c:	609a      	str	r2, [r3, #8]
}
 8002b6e:	bf00      	nop
 8002b70:	370c      	adds	r7, #12
 8002b72:	46bd      	mov	sp, r7
 8002b74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b78:	4770      	bx	lr

08002b7a <feedforward>:
  * @retval    feedforwad prediction value
  *
  * Understanding: Gff(S) = 1 / (Gc_fb(s))
  *
  */
float feedforward(FeedForward_t *ff, float input){
 8002b7a:	b480      	push	{r7}
 8002b7c:	b083      	sub	sp, #12
 8002b7e:	af00      	add	r7, sp, #0
 8002b80:	6078      	str	r0, [r7, #4]
 8002b82:	ed87 0a00 	vstr	s0, [r7]
	ff->output = (input - ff->last_input) * ff->ff_gain + input;
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	edd3 7a01 	vldr	s15, [r3, #4]
 8002b8c:	ed97 7a00 	vldr	s14, [r7]
 8002b90:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	edd3 7a00 	vldr	s15, [r3]
 8002b9a:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002b9e:	edd7 7a00 	vldr	s15, [r7]
 8002ba2:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	edc3 7a02 	vstr	s15, [r3, #8]
	ff->last_input = input;
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	683a      	ldr	r2, [r7, #0]
 8002bb0:	605a      	str	r2, [r3, #4]
	return ff->output;
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	689b      	ldr	r3, [r3, #8]
 8002bb6:	ee07 3a90 	vmov	s15, r3
}
 8002bba:	eeb0 0a67 	vmov.f32	s0, s15
 8002bbe:	370c      	adds	r7, #12
 8002bc0:	46bd      	mov	sp, r7
 8002bc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bc6:	4770      	bx	lr

08002bc8 <pid_param_init>:

/**
  * @brief  pid parameters initialization
  * @retval None
  */
void pid_param_init(PID_t *pid, int32_t max_out, float max_i_out, float max_err, float kp, float ki, float kd){
 8002bc8:	b480      	push	{r7}
 8002bca:	b089      	sub	sp, #36	; 0x24
 8002bcc:	af00      	add	r7, sp, #0
 8002bce:	61f8      	str	r0, [r7, #28]
 8002bd0:	61b9      	str	r1, [r7, #24]
 8002bd2:	ed87 0a05 	vstr	s0, [r7, #20]
 8002bd6:	edc7 0a04 	vstr	s1, [r7, #16]
 8002bda:	ed87 1a03 	vstr	s2, [r7, #12]
 8002bde:	edc7 1a02 	vstr	s3, [r7, #8]
 8002be2:	ed87 2a01 	vstr	s4, [r7, #4]
	pid->kp = kp;
 8002be6:	69fb      	ldr	r3, [r7, #28]
 8002be8:	68fa      	ldr	r2, [r7, #12]
 8002bea:	601a      	str	r2, [r3, #0]
	pid->ki = ki;
 8002bec:	69fb      	ldr	r3, [r7, #28]
 8002bee:	68ba      	ldr	r2, [r7, #8]
 8002bf0:	605a      	str	r2, [r3, #4]
	pid->kd = kd;
 8002bf2:	69fb      	ldr	r3, [r7, #28]
 8002bf4:	687a      	ldr	r2, [r7, #4]
 8002bf6:	609a      	str	r2, [r3, #8]

	pid->max_out = max_out;
 8002bf8:	69bb      	ldr	r3, [r7, #24]
 8002bfa:	ee07 3a90 	vmov	s15, r3
 8002bfe:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002c02:	69fb      	ldr	r3, [r7, #28]
 8002c04:	edc3 7a0b 	vstr	s15, [r3, #44]	; 0x2c
	pid->max_i_out = max_i_out;
 8002c08:	69fb      	ldr	r3, [r7, #28]
 8002c0a:	697a      	ldr	r2, [r7, #20]
 8002c0c:	635a      	str	r2, [r3, #52]	; 0x34
	pid->max_err = max_err;
 8002c0e:	69fb      	ldr	r3, [r7, #28]
 8002c10:	693a      	ldr	r2, [r7, #16]
 8002c12:	631a      	str	r2, [r3, #48]	; 0x30

	pid->err = 0;
 8002c14:	69fb      	ldr	r3, [r7, #28]
 8002c16:	f04f 0200 	mov.w	r2, #0
 8002c1a:	615a      	str	r2, [r3, #20]
	pid->last_err = 0;
 8002c1c:	69fb      	ldr	r3, [r7, #28]
 8002c1e:	f04f 0200 	mov.w	r2, #0
 8002c22:	619a      	str	r2, [r3, #24]
	pid->llast_err = 0;
 8002c24:	69fb      	ldr	r3, [r7, #28]
 8002c26:	f04f 0200 	mov.w	r2, #0
 8002c2a:	61da      	str	r2, [r3, #28]

	pid->total_out = 0;
 8002c2c:	69fb      	ldr	r3, [r7, #28]
 8002c2e:	f04f 0200 	mov.w	r2, #0
 8002c32:	639a      	str	r2, [r3, #56]	; 0x38

}
 8002c34:	bf00      	nop
 8002c36:	3724      	adds	r7, #36	; 0x24
 8002c38:	46bd      	mov	sp, r7
 8002c3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c3e:	4770      	bx	lr

08002c40 <pid_calculate>:
  * @param[in] get: measure feedback value
  * @param[in] set: target value
  * @retval    pid calculate output
  */
float pid_calculate(PID_t *pid, float cur_val, float target_val)
{
 8002c40:	b580      	push	{r7, lr}
 8002c42:	b086      	sub	sp, #24
 8002c44:	af00      	add	r7, sp, #0
 8002c46:	60f8      	str	r0, [r7, #12]
 8002c48:	ed87 0a02 	vstr	s0, [r7, #8]
 8002c4c:	edc7 0a01 	vstr	s1, [r7, #4]
  float dt = 1.0f; //sampling time
 8002c50:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8002c54:	617b      	str	r3, [r7, #20]
  pid->cur_val = cur_val;
 8002c56:	68fb      	ldr	r3, [r7, #12]
 8002c58:	68ba      	ldr	r2, [r7, #8]
 8002c5a:	60da      	str	r2, [r3, #12]
  pid->target_val = target_val;
 8002c5c:	68fb      	ldr	r3, [r7, #12]
 8002c5e:	687a      	ldr	r2, [r7, #4]
 8002c60:	611a      	str	r2, [r3, #16]
  pid->last_err = pid->err;
 8002c62:	68fb      	ldr	r3, [r7, #12]
 8002c64:	695a      	ldr	r2, [r3, #20]
 8002c66:	68fb      	ldr	r3, [r7, #12]
 8002c68:	619a      	str	r2, [r3, #24]
  pid->err = target_val - cur_val;
 8002c6a:	ed97 7a01 	vldr	s14, [r7, #4]
 8002c6e:	edd7 7a02 	vldr	s15, [r7, #8]
 8002c72:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002c76:	68fb      	ldr	r3, [r7, #12]
 8002c78:	edc3 7a05 	vstr	s15, [r3, #20]
  if ((pid->max_err != 0) && (fabs(pid->err) > pid->max_err))
 8002c7c:	68fb      	ldr	r3, [r7, #12]
 8002c7e:	edd3 7a0c 	vldr	s15, [r3, #48]	; 0x30
 8002c82:	eef5 7a40 	vcmp.f32	s15, #0.0
 8002c86:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002c8a:	d00f      	beq.n	8002cac <pid_calculate+0x6c>
 8002c8c:	68fb      	ldr	r3, [r7, #12]
 8002c8e:	edd3 7a05 	vldr	s15, [r3, #20]
 8002c92:	eeb0 7ae7 	vabs.f32	s14, s15
 8002c96:	68fb      	ldr	r3, [r7, #12]
 8002c98:	edd3 7a0c 	vldr	s15, [r3, #48]	; 0x30
 8002c9c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002ca0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002ca4:	dd02      	ble.n	8002cac <pid_calculate+0x6c>
    return 0;
 8002ca6:	f04f 0300 	mov.w	r3, #0
 8002caa:	e05a      	b.n	8002d62 <pid_calculate+0x122>

  pid->pout = pid->kp * pid->err;
 8002cac:	68fb      	ldr	r3, [r7, #12]
 8002cae:	ed93 7a00 	vldr	s14, [r3]
 8002cb2:	68fb      	ldr	r3, [r7, #12]
 8002cb4:	edd3 7a05 	vldr	s15, [r3, #20]
 8002cb8:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002cbc:	68fb      	ldr	r3, [r7, #12]
 8002cbe:	edc3 7a08 	vstr	s15, [r3, #32]
  pid->iout += pid->ki * pid->err *dt;
 8002cc2:	68fb      	ldr	r3, [r7, #12]
 8002cc4:	ed93 7a09 	vldr	s14, [r3, #36]	; 0x24
 8002cc8:	68fb      	ldr	r3, [r7, #12]
 8002cca:	edd3 6a01 	vldr	s13, [r3, #4]
 8002cce:	68fb      	ldr	r3, [r7, #12]
 8002cd0:	edd3 7a05 	vldr	s15, [r3, #20]
 8002cd4:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8002cd8:	edd7 7a05 	vldr	s15, [r7, #20]
 8002cdc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002ce0:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002ce4:	68fb      	ldr	r3, [r7, #12]
 8002ce6:	edc3 7a09 	vstr	s15, [r3, #36]	; 0x24
  pid->dout = pid->kd * (pid->err - pid->last_err) / dt;
 8002cea:	68fb      	ldr	r3, [r7, #12]
 8002cec:	ed93 7a02 	vldr	s14, [r3, #8]
 8002cf0:	68fb      	ldr	r3, [r7, #12]
 8002cf2:	edd3 6a05 	vldr	s13, [r3, #20]
 8002cf6:	68fb      	ldr	r3, [r7, #12]
 8002cf8:	edd3 7a06 	vldr	s15, [r3, #24]
 8002cfc:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8002d00:	ee67 6a27 	vmul.f32	s13, s14, s15
 8002d04:	ed97 7a05 	vldr	s14, [r7, #20]
 8002d08:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002d0c:	68fb      	ldr	r3, [r7, #12]
 8002d0e:	edc3 7a0a 	vstr	s15, [r3, #40]	; 0x28

  abs_limit(&(pid->iout), pid->max_i_out);
 8002d12:	68fb      	ldr	r3, [r7, #12]
 8002d14:	f103 0224 	add.w	r2, r3, #36	; 0x24
 8002d18:	68fb      	ldr	r3, [r7, #12]
 8002d1a:	edd3 7a0d 	vldr	s15, [r3, #52]	; 0x34
 8002d1e:	eeb0 0a67 	vmov.f32	s0, s15
 8002d22:	4610      	mov	r0, r2
 8002d24:	f000 f933 	bl	8002f8e <abs_limit>
  pid->total_out = pid->pout + pid->iout + pid->dout;
 8002d28:	68fb      	ldr	r3, [r7, #12]
 8002d2a:	ed93 7a08 	vldr	s14, [r3, #32]
 8002d2e:	68fb      	ldr	r3, [r7, #12]
 8002d30:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 8002d34:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002d38:	68fb      	ldr	r3, [r7, #12]
 8002d3a:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 8002d3e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002d42:	68fb      	ldr	r3, [r7, #12]
 8002d44:	edc3 7a0e 	vstr	s15, [r3, #56]	; 0x38
  abs_limit(&(pid->total_out), pid->max_out);
 8002d48:	68fb      	ldr	r3, [r7, #12]
 8002d4a:	f103 0238 	add.w	r2, r3, #56	; 0x38
 8002d4e:	68fb      	ldr	r3, [r7, #12]
 8002d50:	edd3 7a0b 	vldr	s15, [r3, #44]	; 0x2c
 8002d54:	eeb0 0a67 	vmov.f32	s0, s15
 8002d58:	4610      	mov	r0, r2
 8002d5a:	f000 f918 	bl	8002f8e <abs_limit>

  return pid->total_out;
 8002d5e:	68fb      	ldr	r3, [r7, #12]
 8002d60:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002d62:	ee07 3a90 	vmov	s15, r3
}
 8002d66:	eeb0 0a67 	vmov.f32	s0, s15
 8002d6a:	3718      	adds	r7, #24
 8002d6c:	46bd      	mov	sp, r7
 8002d6e:	bd80      	pop	{r7, pc}

08002d70 <pid_single_loop_control>:
}
/**
  * @brief  Single-loop pid controller
  * @retval None
  */
float pid_single_loop_control(float target_val, PID_t *pid, float cur_val){
 8002d70:	b580      	push	{r7, lr}
 8002d72:	b084      	sub	sp, #16
 8002d74:	af00      	add	r7, sp, #0
 8002d76:	ed87 0a03 	vstr	s0, [r7, #12]
 8002d7a:	60b8      	str	r0, [r7, #8]
 8002d7c:	edc7 0a01 	vstr	s1, [r7, #4]
	return pid_calculate(pid, cur_val, target_val);
 8002d80:	edd7 0a03 	vldr	s1, [r7, #12]
 8002d84:	ed97 0a01 	vldr	s0, [r7, #4]
 8002d88:	68b8      	ldr	r0, [r7, #8]
 8002d8a:	f7ff ff59 	bl	8002c40 <pid_calculate>
 8002d8e:	eef0 7a40 	vmov.f32	s15, s0
}
 8002d92:	eeb0 0a67 	vmov.f32	s0, s15
 8002d96:	3710      	adds	r7, #16
 8002d98:	46bd      	mov	sp, r7
 8002d9a:	bd80      	pop	{r7, pc}

08002d9c <pid_dual_loop_control>:
/**
  * @brief  Dual-loop pid controller
  * @Note 	Dual control provide more force and greater torque
  * @retval None
  */
float pid_dual_loop_control(float f_tar_val, PID_t *f_pid, PID_t *s_pid, float f_cur_val, float s_cur_val){
 8002d9c:	b580      	push	{r7, lr}
 8002d9e:	b088      	sub	sp, #32
 8002da0:	af00      	add	r7, sp, #0
 8002da2:	ed87 0a05 	vstr	s0, [r7, #20]
 8002da6:	6138      	str	r0, [r7, #16]
 8002da8:	60f9      	str	r1, [r7, #12]
 8002daa:	edc7 0a02 	vstr	s1, [r7, #8]
 8002dae:	ed87 1a01 	vstr	s2, [r7, #4]
	float f_out=0;
 8002db2:	f04f 0300 	mov.w	r3, #0
 8002db6:	61fb      	str	r3, [r7, #28]
	f_out = pid_calculate(f_pid, f_cur_val, f_tar_val);
 8002db8:	edd7 0a05 	vldr	s1, [r7, #20]
 8002dbc:	ed97 0a02 	vldr	s0, [r7, #8]
 8002dc0:	6938      	ldr	r0, [r7, #16]
 8002dc2:	f7ff ff3d 	bl	8002c40 <pid_calculate>
 8002dc6:	ed87 0a07 	vstr	s0, [r7, #28]
	return pid_calculate(s_pid, s_cur_val, f_out);
 8002dca:	edd7 0a07 	vldr	s1, [r7, #28]
 8002dce:	ed97 0a01 	vldr	s0, [r7, #4]
 8002dd2:	68f8      	ldr	r0, [r7, #12]
 8002dd4:	f7ff ff34 	bl	8002c40 <pid_calculate>
 8002dd8:	eef0 7a40 	vmov.f32	s15, s0
}
 8002ddc:	eeb0 0a67 	vmov.f32	s0, s15
 8002de0:	3720      	adds	r7, #32
 8002de2:	46bd      	mov	sp, r7
 8002de4:	bd80      	pop	{r7, pc}

08002de6 <ramp_init>:
 ***************************************************************************/

#include "ramp.h"

void ramp_init(ramp_t *ramp, int32_t scale)
{
 8002de6:	b480      	push	{r7}
 8002de8:	b083      	sub	sp, #12
 8002dea:	af00      	add	r7, sp, #0
 8002dec:	6078      	str	r0, [r7, #4]
 8002dee:	6039      	str	r1, [r7, #0]
  ramp->count = 0;
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	2200      	movs	r2, #0
 8002df4:	601a      	str	r2, [r3, #0]
  ramp->scale = scale;
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	683a      	ldr	r2, [r7, #0]
 8002dfa:	605a      	str	r2, [r3, #4]
}
 8002dfc:	bf00      	nop
 8002dfe:	370c      	adds	r7, #12
 8002e00:	46bd      	mov	sp, r7
 8002e02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e06:	4770      	bx	lr

08002e08 <ramp_calculate>:

float ramp_calculate(ramp_t *ramp)
{
 8002e08:	b480      	push	{r7}
 8002e0a:	b083      	sub	sp, #12
 8002e0c:	af00      	add	r7, sp, #0
 8002e0e:	6078      	str	r0, [r7, #4]
  if (ramp->scale <= 0)
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	685b      	ldr	r3, [r3, #4]
 8002e14:	2b00      	cmp	r3, #0
 8002e16:	dc02      	bgt.n	8002e1e <ramp_calculate+0x16>
    return 0;
 8002e18:	f04f 0300 	mov.w	r3, #0
 8002e1c:	e01f      	b.n	8002e5e <ramp_calculate+0x56>

  if (ramp->count++ >= ramp->scale)
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	681b      	ldr	r3, [r3, #0]
 8002e22:	1c59      	adds	r1, r3, #1
 8002e24:	687a      	ldr	r2, [r7, #4]
 8002e26:	6011      	str	r1, [r2, #0]
 8002e28:	687a      	ldr	r2, [r7, #4]
 8002e2a:	6852      	ldr	r2, [r2, #4]
 8002e2c:	4293      	cmp	r3, r2
 8002e2e:	db03      	blt.n	8002e38 <ramp_calculate+0x30>
    ramp->count = ramp->scale;
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	685a      	ldr	r2, [r3, #4]
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	601a      	str	r2, [r3, #0]

  ramp->out = ramp->count / ((float)ramp->scale);
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	ee07 3a90 	vmov	s15, r3
 8002e40:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	685b      	ldr	r3, [r3, #4]
 8002e48:	ee07 3a90 	vmov	s15, r3
 8002e4c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002e50:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	edc3 7a02 	vstr	s15, [r3, #8]
  return ramp->out;
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	689b      	ldr	r3, [r3, #8]
 8002e5e:	ee07 3a90 	vmov	s15, r3
}
 8002e62:	eeb0 0a67 	vmov.f32	s0, s15
 8002e66:	370c      	adds	r7, #12
 8002e68:	46bd      	mov	sp, r7
 8002e6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e6e:	4770      	bx	lr

08002e70 <kalmanCreate>:
  *         T_R: Measurement noise covariance
  *
  * @retval none
  */
void kalmanCreate(kalman_filter_t *p,float T_Q,float T_R)
{
 8002e70:	b480      	push	{r7}
 8002e72:	b085      	sub	sp, #20
 8002e74:	af00      	add	r7, sp, #0
 8002e76:	60f8      	str	r0, [r7, #12]
 8002e78:	ed87 0a02 	vstr	s0, [r7, #8]
 8002e7c:	edc7 0a01 	vstr	s1, [r7, #4]
    p->X_last = (float)0;
 8002e80:	68fb      	ldr	r3, [r7, #12]
 8002e82:	f04f 0200 	mov.w	r2, #0
 8002e86:	601a      	str	r2, [r3, #0]
    p->P_last = 0;
 8002e88:	68fb      	ldr	r3, [r7, #12]
 8002e8a:	f04f 0200 	mov.w	r2, #0
 8002e8e:	615a      	str	r2, [r3, #20]
    p->Q = T_Q;
 8002e90:	68fb      	ldr	r3, [r7, #12]
 8002e92:	68ba      	ldr	r2, [r7, #8]
 8002e94:	621a      	str	r2, [r3, #32]
    p->R = T_R;
 8002e96:	68fb      	ldr	r3, [r7, #12]
 8002e98:	687a      	ldr	r2, [r7, #4]
 8002e9a:	625a      	str	r2, [r3, #36]	; 0x24
    p->A = 1;
 8002e9c:	68fb      	ldr	r3, [r7, #12]
 8002e9e:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8002ea2:	61da      	str	r2, [r3, #28]
    p->H = 1;
 8002ea4:	68fb      	ldr	r3, [r7, #12]
 8002ea6:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8002eaa:	629a      	str	r2, [r3, #40]	; 0x28
    p->X_mid = p->X_last;
 8002eac:	68fb      	ldr	r3, [r7, #12]
 8002eae:	681a      	ldr	r2, [r3, #0]
 8002eb0:	68fb      	ldr	r3, [r7, #12]
 8002eb2:	605a      	str	r2, [r3, #4]
}
 8002eb4:	bf00      	nop
 8002eb6:	3714      	adds	r7, #20
 8002eb8:	46bd      	mov	sp, r7
 8002eba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ebe:	4770      	bx	lr

08002ec0 <KalmanFilter>:
  * @param  p:  filter
  *         dat: Data to be filtered
  * @retval Filtered data
  */
float KalmanFilter(kalman_filter_t* p,float dat)
{
 8002ec0:	b480      	push	{r7}
 8002ec2:	b083      	sub	sp, #12
 8002ec4:	af00      	add	r7, sp, #0
 8002ec6:	6078      	str	r0, [r7, #4]
 8002ec8:	ed87 0a00 	vstr	s0, [r7]
    p->X_mid =p->A*p->X_last;                     //x(k|k-1) = AX(k-1|k-1)+BU(k)
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	ed93 7a07 	vldr	s14, [r3, #28]
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	edd3 7a00 	vldr	s15, [r3]
 8002ed8:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	edc3 7a01 	vstr	s15, [r3, #4]
    p->P_mid = p->A*p->P_last+p->Q;               //p(k|k-1) = Ap(k-1|k-1)A'+Q
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	ed93 7a07 	vldr	s14, [r3, #28]
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	edd3 7a05 	vldr	s15, [r3, #20]
 8002eee:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	edd3 7a08 	vldr	s15, [r3, #32]
 8002ef8:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	edc3 7a03 	vstr	s15, [r3, #12]
    p->kg = p->P_mid/(p->P_mid+p->R);             //kg(k) = p(k|k-1)H'/(Hp(k|k-1)'+R)
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	edd3 6a03 	vldr	s13, [r3, #12]
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	ed93 7a03 	vldr	s14, [r3, #12]
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 8002f14:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002f18:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	edc3 7a06 	vstr	s15, [r3, #24]
    p->X_now = p->X_mid+p->kg*(dat-p->X_mid);     //x(k|k) = X(k|k-1)+kg(k)(Z(k)-HX(k|k-1))
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	ed93 7a01 	vldr	s14, [r3, #4]
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	edd3 6a06 	vldr	s13, [r3, #24]
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	edd3 7a01 	vldr	s15, [r3, #4]
 8002f34:	ed97 6a00 	vldr	s12, [r7]
 8002f38:	ee76 7a67 	vsub.f32	s15, s12, s15
 8002f3c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002f40:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	edc3 7a02 	vstr	s15, [r3, #8]
    p->P_now = (1-p->kg)*p->P_mid;                //p(k|k) = (I-kg(k)H)P(k|k-1)
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	edd3 7a06 	vldr	s15, [r3, #24]
 8002f50:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8002f54:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	edd3 7a03 	vldr	s15, [r3, #12]
 8002f5e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	edc3 7a04 	vstr	s15, [r3, #16]
    p->P_last = p->P_now;                         //state update
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	691a      	ldr	r2, [r3, #16]
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	615a      	str	r2, [r3, #20]
    p->X_last = p->X_now;
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	689a      	ldr	r2, [r3, #8]
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	601a      	str	r2, [r3, #0]
    return p->X_now;
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	689b      	ldr	r3, [r3, #8]
 8002f7c:	ee07 3a90 	vmov	s15, r3
}
 8002f80:	eeb0 0a67 	vmov.f32	s0, s15
 8002f84:	370c      	adds	r7, #12
 8002f86:	46bd      	mov	sp, r7
 8002f88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f8c:	4770      	bx	lr

08002f8e <abs_limit>:
/**
  * @brief  absolute limitation
  * @retval None
  */
void abs_limit(float *a, float ABS_MAX)
{
 8002f8e:	b480      	push	{r7}
 8002f90:	b083      	sub	sp, #12
 8002f92:	af00      	add	r7, sp, #0
 8002f94:	6078      	str	r0, [r7, #4]
 8002f96:	ed87 0a00 	vstr	s0, [r7]
  if (*a > ABS_MAX)
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	edd3 7a00 	vldr	s15, [r3]
 8002fa0:	ed97 7a00 	vldr	s14, [r7]
 8002fa4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002fa8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002fac:	d502      	bpl.n	8002fb4 <abs_limit+0x26>
    *a = ABS_MAX;
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	683a      	ldr	r2, [r7, #0]
 8002fb2:	601a      	str	r2, [r3, #0]
  if (*a < -ABS_MAX)
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	ed93 7a00 	vldr	s14, [r3]
 8002fba:	edd7 7a00 	vldr	s15, [r7]
 8002fbe:	eef1 7a67 	vneg.f32	s15, s15
 8002fc2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002fc6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002fca:	d400      	bmi.n	8002fce <abs_limit+0x40>
    *a = -ABS_MAX;
}
 8002fcc:	e006      	b.n	8002fdc <abs_limit+0x4e>
    *a = -ABS_MAX;
 8002fce:	edd7 7a00 	vldr	s15, [r7]
 8002fd2:	eef1 7a67 	vneg.f32	s15, s15
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	edc3 7a00 	vstr	s15, [r3]
}
 8002fdc:	bf00      	nop
 8002fde:	370c      	adds	r7, #12
 8002fe0:	46bd      	mov	sp, r7
 8002fe2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fe6:	4770      	bx	lr

08002fe8 <in_out_map>:

/**
  * @brief  map the angle vals for motor angular and radians.
  * @retval mapped radians
  */
float in_out_map(float input, float in_min, float in_max, float out_min, float out_max){
 8002fe8:	b480      	push	{r7}
 8002fea:	b087      	sub	sp, #28
 8002fec:	af00      	add	r7, sp, #0
 8002fee:	ed87 0a05 	vstr	s0, [r7, #20]
 8002ff2:	edc7 0a04 	vstr	s1, [r7, #16]
 8002ff6:	ed87 1a03 	vstr	s2, [r7, #12]
 8002ffa:	edc7 1a02 	vstr	s3, [r7, #8]
 8002ffe:	ed87 2a01 	vstr	s4, [r7, #4]
    return (input - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
 8003002:	ed97 7a05 	vldr	s14, [r7, #20]
 8003006:	edd7 7a04 	vldr	s15, [r7, #16]
 800300a:	ee37 7a67 	vsub.f32	s14, s14, s15
 800300e:	edd7 6a01 	vldr	s13, [r7, #4]
 8003012:	edd7 7a02 	vldr	s15, [r7, #8]
 8003016:	ee76 7ae7 	vsub.f32	s15, s13, s15
 800301a:	ee67 6a27 	vmul.f32	s13, s14, s15
 800301e:	ed97 7a03 	vldr	s14, [r7, #12]
 8003022:	edd7 7a04 	vldr	s15, [r7, #16]
 8003026:	ee77 7a67 	vsub.f32	s15, s14, s15
 800302a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800302e:	edd7 7a02 	vldr	s15, [r7, #8]
 8003032:	ee77 7a27 	vadd.f32	s15, s14, s15
}
 8003036:	eeb0 0a67 	vmov.f32	s0, s15
 800303a:	371c      	adds	r7, #28
 800303c:	46bd      	mov	sp, r7
 800303e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003042:	4770      	bx	lr

08003044 <init_folp_filter>:
* @func groups    : filters
* @brief          : Some filters for data process and normailzation
* @created time	  : Jul, 2023
* @author         : Haoran
******************************************************************************/
void init_folp_filter(first_order_low_pass_t *folp, float a){
 8003044:	b480      	push	{r7}
 8003046:	b083      	sub	sp, #12
 8003048:	af00      	add	r7, sp, #0
 800304a:	6078      	str	r0, [r7, #4]
 800304c:	ed87 0a00 	vstr	s0, [r7]
	folp->a = a;
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	683a      	ldr	r2, [r7, #0]
 8003054:	60da      	str	r2, [r3, #12]
	folp->cur_data = 0;
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	f04f 0200 	mov.w	r2, #0
 800305c:	601a      	str	r2, [r3, #0]
	folp->last_output_data = 0;
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	f04f 0200 	mov.w	r2, #0
 8003064:	609a      	str	r2, [r3, #8]
	folp->output_data = 0;
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	f04f 0200 	mov.w	r2, #0
 800306c:	605a      	str	r2, [r3, #4]
}
 800306e:	bf00      	nop
 8003070:	370c      	adds	r7, #12
 8003072:	46bd      	mov	sp, r7
 8003074:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003078:	4770      	bx	lr
	...

0800307c <first_order_low_pass_filter>:
  * 			hyperparameter: a[0,1] -> smaller : stability up, sensitivity down (used when data is slightly oscillating)
  * 								 	  larger  : stability down, sensitivity up (used when data rapidly changes)
  * @attention significant phase lags. Good suppression of periodic disturbances tho.
  * @retval    output
  */
float first_order_low_pass_filter(first_order_low_pass_t *folp, float data){
 800307c:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8003080:	b082      	sub	sp, #8
 8003082:	af00      	add	r7, sp, #0
 8003084:	6078      	str	r0, [r7, #4]
 8003086:	ed87 0a00 	vstr	s0, [r7]
	folp->cur_data = data;
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	683a      	ldr	r2, [r7, #0]
 800308e:	601a      	str	r2, [r3, #0]
	/* apply equation */
	folp->output_data = folp->a * folp->cur_data + (1.0-folp->a)*folp->last_output_data;
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	ed93 7a03 	vldr	s14, [r3, #12]
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	edd3 7a00 	vldr	s15, [r3]
 800309c:	ee67 7a27 	vmul.f32	s15, s14, s15
 80030a0:	ee17 0a90 	vmov	r0, s15
 80030a4:	f7fd fa50 	bl	8000548 <__aeabi_f2d>
 80030a8:	4604      	mov	r4, r0
 80030aa:	460d      	mov	r5, r1
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	68db      	ldr	r3, [r3, #12]
 80030b0:	4618      	mov	r0, r3
 80030b2:	f7fd fa49 	bl	8000548 <__aeabi_f2d>
 80030b6:	4602      	mov	r2, r0
 80030b8:	460b      	mov	r3, r1
 80030ba:	f04f 0000 	mov.w	r0, #0
 80030be:	4917      	ldr	r1, [pc, #92]	; (800311c <first_order_low_pass_filter+0xa0>)
 80030c0:	f7fd f8e2 	bl	8000288 <__aeabi_dsub>
 80030c4:	4602      	mov	r2, r0
 80030c6:	460b      	mov	r3, r1
 80030c8:	4690      	mov	r8, r2
 80030ca:	4699      	mov	r9, r3
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	689b      	ldr	r3, [r3, #8]
 80030d0:	4618      	mov	r0, r3
 80030d2:	f7fd fa39 	bl	8000548 <__aeabi_f2d>
 80030d6:	4602      	mov	r2, r0
 80030d8:	460b      	mov	r3, r1
 80030da:	4640      	mov	r0, r8
 80030dc:	4649      	mov	r1, r9
 80030de:	f7fd fa8b 	bl	80005f8 <__aeabi_dmul>
 80030e2:	4602      	mov	r2, r0
 80030e4:	460b      	mov	r3, r1
 80030e6:	4620      	mov	r0, r4
 80030e8:	4629      	mov	r1, r5
 80030ea:	f7fd f8cf 	bl	800028c <__adddf3>
 80030ee:	4602      	mov	r2, r0
 80030f0:	460b      	mov	r3, r1
 80030f2:	4610      	mov	r0, r2
 80030f4:	4619      	mov	r1, r3
 80030f6:	f7fd fd57 	bl	8000ba8 <__aeabi_d2f>
 80030fa:	4602      	mov	r2, r0
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	605a      	str	r2, [r3, #4]
	folp->last_output_data = folp->output_data;
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	685a      	ldr	r2, [r3, #4]
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	609a      	str	r2, [r3, #8]
	return folp->output_data;
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	685b      	ldr	r3, [r3, #4]
 800310c:	ee07 3a90 	vmov	s15, r3
}
 8003110:	eeb0 0a67 	vmov.f32	s0, s15
 8003114:	3708      	adds	r7, #8
 8003116:	46bd      	mov	sp, r7
 8003118:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 800311c:	3ff00000 	.word	0x3ff00000

08003120 <init_ewma_filter>:
  */
float first_order_comp_filter(float a,  float lowPF, float highPF){
	return (a*lowPF + (1.0-a)*highPF);
}

void init_ewma_filter(ewma_filter_t *ewma, float a){
 8003120:	b480      	push	{r7}
 8003122:	b083      	sub	sp, #12
 8003124:	af00      	add	r7, sp, #0
 8003126:	6078      	str	r0, [r7, #4]
 8003128:	ed87 0a00 	vstr	s0, [r7]
	ewma->a = a;
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	683a      	ldr	r2, [r7, #0]
 8003130:	609a      	str	r2, [r3, #8]
	ewma->output_data = 0;
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	f04f 0200 	mov.w	r2, #0
 8003138:	601a      	str	r2, [r3, #0]
	ewma->last_output_data = 0;
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	f04f 0200 	mov.w	r2, #0
 8003140:	605a      	str	r2, [r3, #4]
}
 8003142:	bf00      	nop
 8003144:	370c      	adds	r7, #12
 8003146:	46bd      	mov	sp, r7
 8003148:	f85d 7b04 	ldr.w	r7, [sp], #4
 800314c:	4770      	bx	lr
	...

08003150 <ewma_filter>:
  * @param[in] main ewna struct
  * @param[in] current value to be filtered
  * @Note	   output = alpha * reading + (1 - alpha) * lastOutput, seems better than mean sliding filter
  * @retval    output
  */
float ewma_filter(ewma_filter_t *ewma, float cur_data) {
 8003150:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8003154:	b082      	sub	sp, #8
 8003156:	af00      	add	r7, sp, #0
 8003158:	6078      	str	r0, [r7, #4]
 800315a:	ed87 0a00 	vstr	s0, [r7]
	ewma->output_data = ewma->a * cur_data + (1.0 - ewma->a)*ewma->last_output_data;
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	ed93 7a02 	vldr	s14, [r3, #8]
 8003164:	edd7 7a00 	vldr	s15, [r7]
 8003168:	ee67 7a27 	vmul.f32	s15, s14, s15
 800316c:	ee17 0a90 	vmov	r0, s15
 8003170:	f7fd f9ea 	bl	8000548 <__aeabi_f2d>
 8003174:	4604      	mov	r4, r0
 8003176:	460d      	mov	r5, r1
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	689b      	ldr	r3, [r3, #8]
 800317c:	4618      	mov	r0, r3
 800317e:	f7fd f9e3 	bl	8000548 <__aeabi_f2d>
 8003182:	4602      	mov	r2, r0
 8003184:	460b      	mov	r3, r1
 8003186:	f04f 0000 	mov.w	r0, #0
 800318a:	4917      	ldr	r1, [pc, #92]	; (80031e8 <ewma_filter+0x98>)
 800318c:	f7fd f87c 	bl	8000288 <__aeabi_dsub>
 8003190:	4602      	mov	r2, r0
 8003192:	460b      	mov	r3, r1
 8003194:	4690      	mov	r8, r2
 8003196:	4699      	mov	r9, r3
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	685b      	ldr	r3, [r3, #4]
 800319c:	4618      	mov	r0, r3
 800319e:	f7fd f9d3 	bl	8000548 <__aeabi_f2d>
 80031a2:	4602      	mov	r2, r0
 80031a4:	460b      	mov	r3, r1
 80031a6:	4640      	mov	r0, r8
 80031a8:	4649      	mov	r1, r9
 80031aa:	f7fd fa25 	bl	80005f8 <__aeabi_dmul>
 80031ae:	4602      	mov	r2, r0
 80031b0:	460b      	mov	r3, r1
 80031b2:	4620      	mov	r0, r4
 80031b4:	4629      	mov	r1, r5
 80031b6:	f7fd f869 	bl	800028c <__adddf3>
 80031ba:	4602      	mov	r2, r0
 80031bc:	460b      	mov	r3, r1
 80031be:	4610      	mov	r0, r2
 80031c0:	4619      	mov	r1, r3
 80031c2:	f7fd fcf1 	bl	8000ba8 <__aeabi_d2f>
 80031c6:	4602      	mov	r2, r0
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	601a      	str	r2, [r3, #0]
	ewma->last_output_data = ewma->output_data;
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	681a      	ldr	r2, [r3, #0]
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	605a      	str	r2, [r3, #4]
    return ewma->output_data;
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	ee07 3a90 	vmov	s15, r3
}
 80031dc:	eeb0 0a67 	vmov.f32	s0, s15
 80031e0:	3708      	adds	r7, #8
 80031e2:	46bd      	mov	sp, r7
 80031e4:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 80031e8:	3ff00000 	.word	0x3ff00000

080031ec <init_swm_filter>:


void init_swm_filter(sliding_mean_filter_t *filter, size_t window_size){
 80031ec:	b580      	push	{r7, lr}
 80031ee:	b082      	sub	sp, #8
 80031f0:	af00      	add	r7, sp, #0
 80031f2:	6078      	str	r0, [r7, #4]
 80031f4:	6039      	str	r1, [r7, #0]
    /* window size should not be greater than max window size */
	filter->window_size = (window_size <= MAX_WINDOW_SIZE) ? window_size : MAX_WINDOW_SIZE;
 80031f6:	683b      	ldr	r3, [r7, #0]
 80031f8:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 80031fc:	bf28      	it	cs
 80031fe:	f44f 7396 	movcs.w	r3, #300	; 0x12c
 8003202:	461a      	mov	r2, r3
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	f8c3 24b0 	str.w	r2, [r3, #1200]	; 0x4b0
    filter->current_index = 0;
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	2200      	movs	r2, #0
 800320e:	f8c3 24b4 	str.w	r2, [r3, #1204]	; 0x4b4
    filter->sum = 0.0f;
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	f503 6397 	add.w	r3, r3, #1208	; 0x4b8
 8003218:	f04f 0200 	mov.w	r2, #0
 800321c:	601a      	str	r2, [r3, #0]
    memset(filter->window, 0, filter->window_size * sizeof(float));
 800321e:	6878      	ldr	r0, [r7, #4]
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	f8d3 34b0 	ldr.w	r3, [r3, #1200]	; 0x4b0
 8003226:	009b      	lsls	r3, r3, #2
 8003228:	461a      	mov	r2, r3
 800322a:	2100      	movs	r1, #0
 800322c:	f00d f834 	bl	8010298 <memset>
}
 8003230:	bf00      	nop
 8003232:	3708      	adds	r7, #8
 8003234:	46bd      	mov	sp, r7
 8003236:	bd80      	pop	{r7, pc}

08003238 <Chassis_Task_Func>:
* @param argument: Not used
* @retval None
*/
/* Task execution time (per loop): 1ms */
void Chassis_Task_Func(void const * argument)
{
 8003238:	b580      	push	{r7, lr}
 800323a:	b084      	sub	sp, #16
 800323c:	af00      	add	r7, sp, #0
 800323e:	6078      	str	r0, [r7, #4]
  /* task LD indicator */
  HAL_GPIO_WritePin(LED_Red_GPIO_Port, LED_Red_Pin, GPIO_PIN_SET);
 8003240:	2201      	movs	r2, #1
 8003242:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003246:	480d      	ldr	r0, [pc, #52]	; (800327c <Chassis_Task_Func+0x44>)
 8003248:	f008 fe28 	bl	800be9c <HAL_GPIO_WritePin>

  /* init chassis task */
  chasiss_task_init(&chassis); // For remote debug, set act mode as GIMBAL_CENTER
 800324c:	480c      	ldr	r0, [pc, #48]	; (8003280 <Chassis_Task_Func+0x48>)
 800324e:	f000 f81b 	bl	8003288 <chasiss_task_init>
  	  	  	  	  	  	  	   //					set mode as DEBUG_MODE

  /* set task exec period */
  TickType_t xLastWakeTime;
  const TickType_t xFrequency = pdMS_TO_TICKS(1); // task exec period 1ms
 8003252:	2301      	movs	r3, #1
 8003254:	60fb      	str	r3, [r7, #12]

  /* init the task ticks */
  xLastWakeTime = xTaskGetTickCount();
 8003256:	f00c f849 	bl	800f2ec <xTaskGetTickCount>
 800325a:	4603      	mov	r3, r0
 800325c:	60bb      	str	r3, [r7, #8]

  for(;;)
  {
	  /* main chassis task function */
	  chassis_rc_mode_selection(&chassis, &rc);
 800325e:	4909      	ldr	r1, [pc, #36]	; (8003284 <Chassis_Task_Func+0x4c>)
 8003260:	4807      	ldr	r0, [pc, #28]	; (8003280 <Chassis_Task_Func+0x48>)
 8003262:	f000 fda5 	bl	8003db0 <chassis_rc_mode_selection>
	  chassis_exec_act_mode(&chassis);
 8003266:	4806      	ldr	r0, [pc, #24]	; (8003280 <Chassis_Task_Func+0x48>)
 8003268:	f000 fbbe 	bl	80039e8 <chassis_exec_act_mode>

	  /* delay until wake time */
	  vTaskDelayUntil(&xLastWakeTime, xFrequency);
 800326c:	f107 0308 	add.w	r3, r7, #8
 8003270:	68f9      	ldr	r1, [r7, #12]
 8003272:	4618      	mov	r0, r3
 8003274:	f00b fe7e 	bl	800ef74 <vTaskDelayUntil>
	  chassis_rc_mode_selection(&chassis, &rc);
 8003278:	e7f1      	b.n	800325e <Chassis_Task_Func+0x26>
 800327a:	bf00      	nop
 800327c:	40021c00 	.word	0x40021c00
 8003280:	2000d474 	.word	0x2000d474
 8003284:	2000d6b0 	.word	0x2000d6b0

08003288 <chasiss_task_init>:

/*
 * @brief     the initialization process of the chassis task,
 * @param[in] chassis: main chassis handler
 * */
void chasiss_task_init(Chassis_t* chassis_hdlr){
 8003288:	b580      	push	{r7, lr}
 800328a:	b084      	sub	sp, #16
 800328c:	af00      	add	r7, sp, #0
 800328e:	6078      	str	r0, [r7, #4]
	  /* set pid parameters for chassis motors */
	  for(int i=0;i<max_wheel_num;i++){
 8003290:	2300      	movs	r3, #0
 8003292:	60fb      	str	r3, [r7, #12]
 8003294:	e020      	b.n	80032d8 <chasiss_task_init+0x50>
		  motor_init(i, max_out_wheel,  max_I_out_wheel, max_err_wheel, kp_wheel, ki_wheel, kd_wheel,
 8003296:	68fb      	ldr	r3, [r7, #12]
 8003298:	b2db      	uxtb	r3, r3
 800329a:	ed9f 5a23 	vldr	s10, [pc, #140]	; 8003328 <chasiss_task_init+0xa0>
 800329e:	eddf 4a22 	vldr	s9, [pc, #136]	; 8003328 <chasiss_task_init+0xa0>
 80032a2:	ed9f 4a21 	vldr	s8, [pc, #132]	; 8003328 <chasiss_task_init+0xa0>
 80032a6:	eddf 3a20 	vldr	s7, [pc, #128]	; 8003328 <chasiss_task_init+0xa0>
 80032aa:	ed9f 3a1f 	vldr	s6, [pc, #124]	; 8003328 <chasiss_task_init+0xa0>
 80032ae:	eddf 2a1e 	vldr	s5, [pc, #120]	; 8003328 <chasiss_task_init+0xa0>
 80032b2:	2200      	movs	r2, #0
 80032b4:	ed9f 2a1c 	vldr	s4, [pc, #112]	; 8003328 <chasiss_task_init+0xa0>
 80032b8:	eddf 1a1b 	vldr	s3, [pc, #108]	; 8003328 <chasiss_task_init+0xa0>
 80032bc:	eeb1 1a04 	vmov.f32	s2, #20	; 0x40a00000  5.0
 80032c0:	eddf 0a1a 	vldr	s1, [pc, #104]	; 800332c <chasiss_task_init+0xa4>
 80032c4:	ed9f 0a18 	vldr	s0, [pc, #96]	; 8003328 <chasiss_task_init+0xa0>
 80032c8:	f241 3188 	movw	r1, #5000	; 0x1388
 80032cc:	4618      	mov	r0, r3
 80032ce:	f003 fc97 	bl	8006c00 <motor_init>
	  for(int i=0;i<max_wheel_num;i++){
 80032d2:	68fb      	ldr	r3, [r7, #12]
 80032d4:	3301      	adds	r3, #1
 80032d6:	60fb      	str	r3, [r7, #12]
 80032d8:	68fb      	ldr	r3, [r7, #12]
 80032da:	2b03      	cmp	r3, #3
 80032dc:	dddb      	ble.n	8003296 <chasiss_task_init+0xe>
		  							 0, 0, 0, 0, 0, 0,//no second loop
		  							 0);//spd ff gain
	  }
	  pid_param_init(&(chassis_hdlr->f_pid), 8000, 500, 5000, 550, 0.01, 10); // chassis twist pid init
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	3320      	adds	r3, #32
 80032e2:	eeb2 2a04 	vmov.f32	s4, #36	; 0x41200000  10.0
 80032e6:	eddf 1a12 	vldr	s3, [pc, #72]	; 8003330 <chasiss_task_init+0xa8>
 80032ea:	ed9f 1a12 	vldr	s2, [pc, #72]	; 8003334 <chasiss_task_init+0xac>
 80032ee:	eddf 0a0f 	vldr	s1, [pc, #60]	; 800332c <chasiss_task_init+0xa4>
 80032f2:	ed9f 0a11 	vldr	s0, [pc, #68]	; 8003338 <chasiss_task_init+0xb0>
 80032f6:	f44f 51fa 	mov.w	r1, #8000	; 0x1f40
 80032fa:	4618      	mov	r0, r3
 80032fc:	f7ff fc64 	bl	8002bc8 <pid_param_init>
	  /* set initial chassis mode to idle mode or debug mode */
	  chassis_set_mode(chassis_hdlr, IDLE_MODE);
 8003300:	2104      	movs	r1, #4
 8003302:	6878      	ldr	r0, [r7, #4]
 8003304:	f000 fcf0 	bl	8003ce8 <chassis_set_mode>
	  chassis_set_act_mode(chassis_hdlr, INDPET_MODE);// act mode only works when debuging with rc
 8003308:	2103      	movs	r1, #3
 800330a:	6878      	ldr	r0, [r7, #4]
 800330c:	f000 fcfc 	bl	8003d08 <chassis_set_act_mode>
	  chassis_hdlr->chassis_gear_mode = AUTO_GEAR;
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	2200      	movs	r2, #0
 8003314:	f883 208e 	strb.w	r2, [r3, #142]	; 0x8e
	  /* reset data */
	  chassis_reset_data(chassis_hdlr);
 8003318:	6878      	ldr	r0, [r7, #4]
 800331a:	f000 f80f 	bl	800333c <chassis_reset_data>
}
 800331e:	bf00      	nop
 8003320:	3710      	adds	r7, #16
 8003322:	46bd      	mov	sp, r7
 8003324:	bd80      	pop	{r7, pc}
 8003326:	bf00      	nop
 8003328:	00000000 	.word	0x00000000
 800332c:	459c4000 	.word	0x459c4000
 8003330:	3c23d70a 	.word	0x3c23d70a
 8003334:	44098000 	.word	0x44098000
 8003338:	43fa0000 	.word	0x43fa0000

0800333c <chassis_reset_data>:
/*
 * @brief 	  reset all data in the chassis main struct
 * @param[in] chassis_hdlr:chassis main struct
 * @retval    None
 */
void chassis_reset_data(Chassis_t *chassis_hdlr){
 800333c:	b580      	push	{r7, lr}
 800333e:	b084      	sub	sp, #16
 8003340:	af00      	add	r7, sp, #0
 8003342:	6078      	str	r0, [r7, #4]
	/* init both coordinates */
	chassis_hdlr->vx = 0;
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	f04f 0200 	mov.w	r2, #0
 800334a:	601a      	str	r2, [r3, #0]
	chassis_hdlr->vy = 0;
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	f04f 0200 	mov.w	r2, #0
 8003352:	605a      	str	r2, [r3, #4]
	chassis_hdlr->wz = 0;
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	f04f 0200 	mov.w	r2, #0
 800335a:	609a      	str	r2, [r3, #8]
	chassis_hdlr->max_vx = chassis_l1_x_speed;
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	4a1f      	ldr	r2, [pc, #124]	; (80033dc <chassis_reset_data+0xa0>)
 8003360:	60da      	str	r2, [r3, #12]
	chassis_hdlr->max_vy = chassis_l1_y_speed;
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	4a1e      	ldr	r2, [pc, #120]	; (80033e0 <chassis_reset_data+0xa4>)
 8003366:	611a      	str	r2, [r3, #16]
	chassis_hdlr->max_wz = chassis_l1_w_speed;
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	4a1e      	ldr	r2, [pc, #120]	; (80033e4 <chassis_reset_data+0xa8>)
 800336c:	615a      	str	r2, [r3, #20]

	chassis_hdlr->gimbal_axis.vx = 0;
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	f04f 0200 	mov.w	r2, #0
 8003374:	665a      	str	r2, [r3, #100]	; 0x64
	chassis_hdlr->gimbal_axis.vy = 0;
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	f04f 0200 	mov.w	r2, #0
 800337c:	669a      	str	r2, [r3, #104]	; 0x68
	chassis_hdlr->gimbal_axis.wz = 0;
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	f04f 0200 	mov.w	r2, #0
 8003384:	66da      	str	r2, [r3, #108]	; 0x6c
	chassis_hdlr->gimbal_yaw_rel_angle = 0;
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	f04f 0200 	mov.w	r2, #0
 800338c:	619a      	str	r2, [r3, #24]
	chassis_hdlr->gimbal_yaw_abs_angle = 0;
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	f04f 0200 	mov.w	r2, #0
 8003394:	61da      	str	r2, [r3, #28]

	memset(&(chassis_hdlr->gimbal_axis), 0, sizeof(Gimbal_Axis_t));
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	3364      	adds	r3, #100	; 0x64
 800339a:	220c      	movs	r2, #12
 800339c:	2100      	movs	r1, #0
 800339e:	4618      	mov	r0, r3
 80033a0:	f00c ff7a 	bl	8010298 <memset>
	memset(&(chassis_hdlr->ref_power_stat), 0, sizeof(ChassisPowerStat_t));
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	3374      	adds	r3, #116	; 0x74
 80033a8:	220c      	movs	r2, #12
 80033aa:	2100      	movs	r1, #0
 80033ac:	4618      	mov	r0, r3
 80033ae:	f00c ff73 	bl	8010298 <memset>

	/* reset mecanum wheel speed */

	for(int i=0;i<4;i++)
 80033b2:	2300      	movs	r3, #0
 80033b4:	60fb      	str	r3, [r7, #12]
 80033b6:	e009      	b.n	80033cc <chassis_reset_data+0x90>
		chassis_hdlr->mec_spd[i] = 0;
 80033b8:	687a      	ldr	r2, [r7, #4]
 80033ba:	68fb      	ldr	r3, [r7, #12]
 80033bc:	332c      	adds	r3, #44	; 0x2c
 80033be:	005b      	lsls	r3, r3, #1
 80033c0:	4413      	add	r3, r2
 80033c2:	2200      	movs	r2, #0
 80033c4:	809a      	strh	r2, [r3, #4]
	for(int i=0;i<4;i++)
 80033c6:	68fb      	ldr	r3, [r7, #12]
 80033c8:	3301      	adds	r3, #1
 80033ca:	60fb      	str	r3, [r7, #12]
 80033cc:	68fb      	ldr	r3, [r7, #12]
 80033ce:	2b03      	cmp	r3, #3
 80033d0:	ddf2      	ble.n	80033b8 <chassis_reset_data+0x7c>
}
 80033d2:	bf00      	nop
 80033d4:	bf00      	nop
 80033d6:	3710      	adds	r7, #16
 80033d8:	46bd      	mov	sp, r7
 80033da:	bd80      	pop	{r7, pc}
 80033dc:	43960000 	.word	0x43960000
 80033e0:	44160000 	.word	0x44160000
 80033e4:	43af0000 	.word	0x43af0000

080033e8 <mecanum_wheel_calc_speed>:
/*
 * @brief 	  Inversely calculate the mecanum wheel speed
 * @param[in] chassis_hdlr:chassis main struct
 * @retval    None
 */
void mecanum_wheel_calc_speed(Chassis_t *chassis_hdlr){
 80033e8:	b5b0      	push	{r4, r5, r7, lr}
 80033ea:	b082      	sub	sp, #8
 80033ec:	af00      	add	r7, sp, #0
 80033ee:	6078      	str	r0, [r7, #4]
	 *	v3  =  [-vx, -vy,  wz] * (rx + ry) * gear_ratio
	 * 	v4  =  [ vx, -vy,  wz] * (rx + ry) * gear_ratio
	 *
	 * */
	/* X type installation */
	chassis_hdlr->mec_spd[wheel_id1] = (int16_t)(  chassis_hdlr->vx + chassis_hdlr->vy + chassis_hdlr->wz * (CHASSIS_WHEEL_X_LENGTH + CHASSIS_WHEEL_Y_LENGTH)*0.5) * CHASSIS_MOTOR_DEC_RATIO;
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	ed93 7a00 	vldr	s14, [r3]
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	edd3 7a01 	vldr	s15, [r3, #4]
 80033fc:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003400:	ee17 0a90 	vmov	r0, s15
 8003404:	f7fd f8a0 	bl	8000548 <__aeabi_f2d>
 8003408:	4604      	mov	r4, r0
 800340a:	460d      	mov	r5, r1
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	edd3 7a02 	vldr	s15, [r3, #8]
 8003412:	ed9f 7a72 	vldr	s14, [pc, #456]	; 80035dc <mecanum_wheel_calc_speed+0x1f4>
 8003416:	ee67 7a87 	vmul.f32	s15, s15, s14
 800341a:	ee17 0a90 	vmov	r0, s15
 800341e:	f7fd f893 	bl	8000548 <__aeabi_f2d>
 8003422:	f04f 0200 	mov.w	r2, #0
 8003426:	4b6e      	ldr	r3, [pc, #440]	; (80035e0 <mecanum_wheel_calc_speed+0x1f8>)
 8003428:	f7fd f8e6 	bl	80005f8 <__aeabi_dmul>
 800342c:	4602      	mov	r2, r0
 800342e:	460b      	mov	r3, r1
 8003430:	4620      	mov	r0, r4
 8003432:	4629      	mov	r1, r5
 8003434:	f7fc ff2a 	bl	800028c <__adddf3>
 8003438:	4602      	mov	r2, r0
 800343a:	460b      	mov	r3, r1
 800343c:	4610      	mov	r0, r2
 800343e:	4619      	mov	r1, r3
 8003440:	f7fd fb8a 	bl	8000b58 <__aeabi_d2iz>
 8003444:	4603      	mov	r3, r0
 8003446:	b21b      	sxth	r3, r3
 8003448:	ee07 3a90 	vmov	s15, r3
 800344c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003450:	eeb3 7a03 	vmov.f32	s14, #51	; 0x41980000  19.0
 8003454:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003458:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800345c:	ee17 3a90 	vmov	r3, s15
 8003460:	b21a      	sxth	r2, r3
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
	chassis_hdlr->mec_spd[wheel_id2] = (int16_t)(- chassis_hdlr->vx + chassis_hdlr->vy + chassis_hdlr->wz * (CHASSIS_WHEEL_X_LENGTH + CHASSIS_WHEEL_Y_LENGTH)*0.5) * CHASSIS_MOTOR_DEC_RATIO;
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	ed93 7a01 	vldr	s14, [r3, #4]
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	edd3 7a00 	vldr	s15, [r3]
 8003474:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003478:	ee17 0a90 	vmov	r0, s15
 800347c:	f7fd f864 	bl	8000548 <__aeabi_f2d>
 8003480:	4604      	mov	r4, r0
 8003482:	460d      	mov	r5, r1
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	edd3 7a02 	vldr	s15, [r3, #8]
 800348a:	ed9f 7a54 	vldr	s14, [pc, #336]	; 80035dc <mecanum_wheel_calc_speed+0x1f4>
 800348e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003492:	ee17 0a90 	vmov	r0, s15
 8003496:	f7fd f857 	bl	8000548 <__aeabi_f2d>
 800349a:	f04f 0200 	mov.w	r2, #0
 800349e:	4b50      	ldr	r3, [pc, #320]	; (80035e0 <mecanum_wheel_calc_speed+0x1f8>)
 80034a0:	f7fd f8aa 	bl	80005f8 <__aeabi_dmul>
 80034a4:	4602      	mov	r2, r0
 80034a6:	460b      	mov	r3, r1
 80034a8:	4620      	mov	r0, r4
 80034aa:	4629      	mov	r1, r5
 80034ac:	f7fc feee 	bl	800028c <__adddf3>
 80034b0:	4602      	mov	r2, r0
 80034b2:	460b      	mov	r3, r1
 80034b4:	4610      	mov	r0, r2
 80034b6:	4619      	mov	r1, r3
 80034b8:	f7fd fb4e 	bl	8000b58 <__aeabi_d2iz>
 80034bc:	4603      	mov	r3, r0
 80034be:	b21b      	sxth	r3, r3
 80034c0:	ee07 3a90 	vmov	s15, r3
 80034c4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80034c8:	eeb3 7a03 	vmov.f32	s14, #51	; 0x41980000  19.0
 80034cc:	ee67 7a87 	vmul.f32	s15, s15, s14
 80034d0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80034d4:	ee17 3a90 	vmov	r3, s15
 80034d8:	b21a      	sxth	r2, r3
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
	chassis_hdlr->mec_spd[wheel_id3] = (int16_t)(- chassis_hdlr->vx - chassis_hdlr->vy + chassis_hdlr->wz * (CHASSIS_WHEEL_X_LENGTH + CHASSIS_WHEEL_Y_LENGTH)*0.5) * CHASSIS_MOTOR_DEC_RATIO;
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	edd3 7a00 	vldr	s15, [r3]
 80034e6:	eeb1 7a67 	vneg.f32	s14, s15
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	edd3 7a01 	vldr	s15, [r3, #4]
 80034f0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80034f4:	ee17 0a90 	vmov	r0, s15
 80034f8:	f7fd f826 	bl	8000548 <__aeabi_f2d>
 80034fc:	4604      	mov	r4, r0
 80034fe:	460d      	mov	r5, r1
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	edd3 7a02 	vldr	s15, [r3, #8]
 8003506:	ed9f 7a35 	vldr	s14, [pc, #212]	; 80035dc <mecanum_wheel_calc_speed+0x1f4>
 800350a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800350e:	ee17 0a90 	vmov	r0, s15
 8003512:	f7fd f819 	bl	8000548 <__aeabi_f2d>
 8003516:	f04f 0200 	mov.w	r2, #0
 800351a:	4b31      	ldr	r3, [pc, #196]	; (80035e0 <mecanum_wheel_calc_speed+0x1f8>)
 800351c:	f7fd f86c 	bl	80005f8 <__aeabi_dmul>
 8003520:	4602      	mov	r2, r0
 8003522:	460b      	mov	r3, r1
 8003524:	4620      	mov	r0, r4
 8003526:	4629      	mov	r1, r5
 8003528:	f7fc feb0 	bl	800028c <__adddf3>
 800352c:	4602      	mov	r2, r0
 800352e:	460b      	mov	r3, r1
 8003530:	4610      	mov	r0, r2
 8003532:	4619      	mov	r1, r3
 8003534:	f7fd fb10 	bl	8000b58 <__aeabi_d2iz>
 8003538:	4603      	mov	r3, r0
 800353a:	b21b      	sxth	r3, r3
 800353c:	ee07 3a90 	vmov	s15, r3
 8003540:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003544:	eeb3 7a03 	vmov.f32	s14, #51	; 0x41980000  19.0
 8003548:	ee67 7a87 	vmul.f32	s15, s15, s14
 800354c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003550:	ee17 3a90 	vmov	r3, s15
 8003554:	b21a      	sxth	r2, r3
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
	chassis_hdlr->mec_spd[wheel_id4] = (int16_t)(  chassis_hdlr->vx - chassis_hdlr->vy + chassis_hdlr->wz * (CHASSIS_WHEEL_X_LENGTH + CHASSIS_WHEEL_Y_LENGTH)*0.5) * CHASSIS_MOTOR_DEC_RATIO;
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	ed93 7a00 	vldr	s14, [r3]
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	edd3 7a01 	vldr	s15, [r3, #4]
 8003568:	ee77 7a67 	vsub.f32	s15, s14, s15
 800356c:	ee17 0a90 	vmov	r0, s15
 8003570:	f7fc ffea 	bl	8000548 <__aeabi_f2d>
 8003574:	4604      	mov	r4, r0
 8003576:	460d      	mov	r5, r1
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	edd3 7a02 	vldr	s15, [r3, #8]
 800357e:	ed9f 7a17 	vldr	s14, [pc, #92]	; 80035dc <mecanum_wheel_calc_speed+0x1f4>
 8003582:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003586:	ee17 0a90 	vmov	r0, s15
 800358a:	f7fc ffdd 	bl	8000548 <__aeabi_f2d>
 800358e:	f04f 0200 	mov.w	r2, #0
 8003592:	4b13      	ldr	r3, [pc, #76]	; (80035e0 <mecanum_wheel_calc_speed+0x1f8>)
 8003594:	f7fd f830 	bl	80005f8 <__aeabi_dmul>
 8003598:	4602      	mov	r2, r0
 800359a:	460b      	mov	r3, r1
 800359c:	4620      	mov	r0, r4
 800359e:	4629      	mov	r1, r5
 80035a0:	f7fc fe74 	bl	800028c <__adddf3>
 80035a4:	4602      	mov	r2, r0
 80035a6:	460b      	mov	r3, r1
 80035a8:	4610      	mov	r0, r2
 80035aa:	4619      	mov	r1, r3
 80035ac:	f7fd fad4 	bl	8000b58 <__aeabi_d2iz>
 80035b0:	4603      	mov	r3, r0
 80035b2:	b21b      	sxth	r3, r3
 80035b4:	ee07 3a90 	vmov	s15, r3
 80035b8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80035bc:	eeb3 7a03 	vmov.f32	s14, #51	; 0x41980000  19.0
 80035c0:	ee67 7a87 	vmul.f32	s15, s15, s14
 80035c4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80035c8:	ee17 3a90 	vmov	r3, s15
 80035cc:	b21a      	sxth	r2, r3
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62

	/* may apply super super capacity gain here */
	/* may apply level up gain and power limit here when we have referee system feedback */
}
 80035d4:	bf00      	nop
 80035d6:	3708      	adds	r7, #8
 80035d8:	46bd      	mov	sp, r7
 80035da:	bdb0      	pop	{r4, r5, r7, pc}
 80035dc:	3f4ccccd 	.word	0x3f4ccccd
 80035e0:	3fe00000 	.word	0x3fe00000

080035e4 <chassis_execute>:
/*
 * @brief 	  Inversely calculate the mecanum wheel speed
 * @param[in] chassis_hdlr:chassis main struct
 * @retval    None
 */
void chassis_execute(Chassis_t *chassis_hdlr){
 80035e4:	b590      	push	{r4, r7, lr}
 80035e6:	b087      	sub	sp, #28
 80035e8:	af02      	add	r7, sp, #8
 80035ea:	6078      	str	r0, [r7, #4]
	mecanum_wheel_calc_speed(chassis_hdlr);
 80035ec:	6878      	ldr	r0, [r7, #4]
 80035ee:	f7ff fefb 	bl	80033e8 <mecanum_wheel_calc_speed>
	/* Chassis Power Management Starts Here */
//	chassis_power_limit_referee(chassis_hdlr);
	chassis_power_limit_local(chassis_hdlr, chassis_l1_power);
#endif
	/* max +-16834 */
	for(int i=0;i<4;i++){
 80035f2:	2300      	movs	r3, #0
 80035f4:	60fb      	str	r3, [r7, #12]
 80035f6:	e028      	b.n	800364a <chassis_execute+0x66>
		VAL_LIMIT(chassis_hdlr->mec_spd[i], -CHASSIS_MAX_SPEED,CHASSIS_MAX_SPEED);
 80035f8:	687a      	ldr	r2, [r7, #4]
 80035fa:	68fb      	ldr	r3, [r7, #12]
 80035fc:	332c      	adds	r3, #44	; 0x2c
 80035fe:	005b      	lsls	r3, r3, #1
 8003600:	4413      	add	r3, r2
 8003602:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8003606:	4a1f      	ldr	r2, [pc, #124]	; (8003684 <chassis_execute+0xa0>)
 8003608:	4293      	cmp	r3, r2
 800360a:	da08      	bge.n	800361e <chassis_execute+0x3a>
 800360c:	687a      	ldr	r2, [r7, #4]
 800360e:	68fb      	ldr	r3, [r7, #12]
 8003610:	332c      	adds	r3, #44	; 0x2c
 8003612:	005b      	lsls	r3, r3, #1
 8003614:	4413      	add	r3, r2
 8003616:	f64b 623e 	movw	r2, #48702	; 0xbe3e
 800361a:	809a      	strh	r2, [r3, #4]
 800361c:	e012      	b.n	8003644 <chassis_execute+0x60>
 800361e:	687a      	ldr	r2, [r7, #4]
 8003620:	68fb      	ldr	r3, [r7, #12]
 8003622:	332c      	adds	r3, #44	; 0x2c
 8003624:	005b      	lsls	r3, r3, #1
 8003626:	4413      	add	r3, r2
 8003628:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 800362c:	f244 12c1 	movw	r2, #16833	; 0x41c1
 8003630:	4293      	cmp	r3, r2
 8003632:	dd07      	ble.n	8003644 <chassis_execute+0x60>
 8003634:	687a      	ldr	r2, [r7, #4]
 8003636:	68fb      	ldr	r3, [r7, #12]
 8003638:	332c      	adds	r3, #44	; 0x2c
 800363a:	005b      	lsls	r3, r3, #1
 800363c:	4413      	add	r3, r2
 800363e:	f244 12c2 	movw	r2, #16834	; 0x41c2
 8003642:	809a      	strh	r2, [r3, #4]
	for(int i=0;i<4;i++){
 8003644:	68fb      	ldr	r3, [r7, #12]
 8003646:	3301      	adds	r3, #1
 8003648:	60fb      	str	r3, [r7, #12]
 800364a:	68fb      	ldr	r3, [r7, #12]
 800364c:	2b03      	cmp	r3, #3
 800364e:	ddd3      	ble.n	80035f8 <chassis_execute+0x14>
	}
	set_motor_can_current(chassis_hdlr->mec_spd[wheel_id1],
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	f9b3 305c 	ldrsh.w	r3, [r3, #92]	; 0x5c
 8003656:	4618      	mov	r0, r3
						  chassis_hdlr->mec_spd[wheel_id2],
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	f9b3 305e 	ldrsh.w	r3, [r3, #94]	; 0x5e
	set_motor_can_current(chassis_hdlr->mec_spd[wheel_id1],
 800365e:	4619      	mov	r1, r3
						  chassis_hdlr->mec_spd[wheel_id3],
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	f9b3 3060 	ldrsh.w	r3, [r3, #96]	; 0x60
	set_motor_can_current(chassis_hdlr->mec_spd[wheel_id1],
 8003666:	461a      	mov	r2, r3
						  chassis_hdlr->mec_spd[wheel_id4],
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	f9b3 3062 	ldrsh.w	r3, [r3, #98]	; 0x62
	set_motor_can_current(chassis_hdlr->mec_spd[wheel_id1],
 800366e:	461c      	mov	r4, r3
 8003670:	2300      	movs	r3, #0
 8003672:	9300      	str	r3, [sp, #0]
 8003674:	4623      	mov	r3, r4
 8003676:	f003 fc55 	bl	8006f24 <set_motor_can_current>
						  SINGLE_LOOP_PID_CONTROL);
}
 800367a:	bf00      	nop
 800367c:	3714      	adds	r7, #20
 800367e:	46bd      	mov	sp, r7
 8003680:	bd90      	pop	{r4, r7, pc}
 8003682:	bf00      	nop
 8003684:	ffffbe3f 	.word	0xffffbe3f

08003688 <chassis_update_gimbal_coord>:
/*
 * @brief 	  Update chassis gimbal axis data through rc
 * @param[in] chassis_hdlr:chassis main struct
 * @retval    None
 */
void chassis_update_gimbal_coord(Chassis_t *chassis_hdlr, RemoteControl_t *rc_hdlr){
 8003688:	b580      	push	{r7, lr}
 800368a:	b082      	sub	sp, #8
 800368c:	af00      	add	r7, sp, #0
 800368e:	6078      	str	r0, [r7, #4]
 8003690:	6039      	str	r1, [r7, #0]
	if(rc_hdlr->control_mode == CTRLER_MODE){
 8003692:	683b      	ldr	r3, [r7, #0]
 8003694:	f893 3068 	ldrb.w	r3, [r3, #104]	; 0x68
 8003698:	2b00      	cmp	r3, #0
 800369a:	d11e      	bne.n	80036da <chassis_update_gimbal_coord+0x52>
		/* controller data is not required to be filtered */
		chassis_hdlr->gimbal_axis.vx = rc_hdlr->ctrl.ch3; // apply vx data here
 800369c:	683b      	ldr	r3, [r7, #0]
 800369e:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 80036a2:	ee07 3a90 	vmov	s15, r3
 80036a6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	edc3 7a19 	vstr	s15, [r3, #100]	; 0x64
		chassis_hdlr->gimbal_axis.vy = rc_hdlr->ctrl.ch2; // apply vy data here
 80036b0:	683b      	ldr	r3, [r7, #0]
 80036b2:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 80036b6:	ee07 3a90 	vmov	s15, r3
 80036ba:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	edc3 7a1a 	vstr	s15, [r3, #104]	; 0x68
		chassis_hdlr->gimbal_axis.wz = rc_hdlr->ctrl.ch0; // apply wz data here
 80036c4:	683b      	ldr	r3, [r7, #0]
 80036c6:	f9b3 3000 	ldrsh.w	r3, [r3]
 80036ca:	ee07 3a90 	vmov	s15, r3
 80036ce:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	edc3 7a1b 	vstr	s15, [r3, #108]	; 0x6c
				if(chassis_hdlr->gimbal_axis.wz > chassis_hdlr->max_vy)
					chassis_hdlr->gimbal_axis.wz = chassis_hdlr->max_vy;
			}
		}
	}
}
 80036d8:	e155      	b.n	8003986 <chassis_update_gimbal_coord+0x2fe>
	else if(rc_hdlr->control_mode == PC_MODE){
 80036da:	683b      	ldr	r3, [r7, #0]
 80036dc:	f893 3068 	ldrb.w	r3, [r3, #104]	; 0x68
 80036e0:	2b01      	cmp	r3, #1
 80036e2:	f040 8150 	bne.w	8003986 <chassis_update_gimbal_coord+0x2fe>
		if(rc_hdlr->pc.key.W.status == PRESSED && rc_hdlr->pc.key.S.status == PRESSED)
 80036e6:	683b      	ldr	r3, [r7, #0]
 80036e8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80036ec:	2b03      	cmp	r3, #3
 80036ee:	d109      	bne.n	8003704 <chassis_update_gimbal_coord+0x7c>
 80036f0:	683b      	ldr	r3, [r7, #0]
 80036f2:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80036f6:	2b03      	cmp	r3, #3
 80036f8:	d104      	bne.n	8003704 <chassis_update_gimbal_coord+0x7c>
			chassis_hdlr->gimbal_axis.vx = 0;
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	f04f 0200 	mov.w	r2, #0
 8003700:	665a      	str	r2, [r3, #100]	; 0x64
 8003702:	e012      	b.n	800372a <chassis_update_gimbal_coord+0xa2>
		else if(rc_hdlr->pc.key.W.status != PRESSED && rc_hdlr->pc.key.S.status != PRESSED){
 8003704:	683b      	ldr	r3, [r7, #0]
 8003706:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800370a:	2b03      	cmp	r3, #3
 800370c:	d00d      	beq.n	800372a <chassis_update_gimbal_coord+0xa2>
 800370e:	683b      	ldr	r3, [r7, #0]
 8003710:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8003714:	2b03      	cmp	r3, #3
 8003716:	d008      	beq.n	800372a <chassis_update_gimbal_coord+0xa2>
			chassis_brake(&chassis_hdlr->gimbal_axis.vx, 1.0f, 2.0f);
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	3364      	adds	r3, #100	; 0x64
 800371c:	eef0 0a00 	vmov.f32	s1, #0	; 0x40000000  2.0
 8003720:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 8003724:	4618      	mov	r0, r3
 8003726:	f000 faff 	bl	8003d28 <chassis_brake>
		if(rc_hdlr->pc.key.W.status == PRESSED && rc_hdlr->pc.key.S.status != PRESSED){// check holding
 800372a:	683b      	ldr	r3, [r7, #0]
 800372c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003730:	2b03      	cmp	r3, #3
 8003732:	d11d      	bne.n	8003770 <chassis_update_gimbal_coord+0xe8>
 8003734:	683b      	ldr	r3, [r7, #0]
 8003736:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800373a:	2b03      	cmp	r3, #3
 800373c:	d018      	beq.n	8003770 <chassis_update_gimbal_coord+0xe8>
			chassis_hdlr->gimbal_axis.vx += 0.5f; // apply ramp-like mode to engage chassis
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	edd3 7a19 	vldr	s15, [r3, #100]	; 0x64
 8003744:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8003748:	ee77 7a87 	vadd.f32	s15, s15, s14
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	edc3 7a19 	vstr	s15, [r3, #100]	; 0x64
			if(chassis_hdlr->gimbal_axis.vx > chassis_hdlr->max_vx)
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	ed93 7a19 	vldr	s14, [r3, #100]	; 0x64
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	edd3 7a03 	vldr	s15, [r3, #12]
 800375e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003762:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003766:	dd03      	ble.n	8003770 <chassis_update_gimbal_coord+0xe8>
				chassis_hdlr->gimbal_axis.vx = chassis_hdlr->max_vx;
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	68da      	ldr	r2, [r3, #12]
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	665a      	str	r2, [r3, #100]	; 0x64
		if(rc_hdlr->pc.key.S.status == PRESSED && rc_hdlr->pc.key.W.status != PRESSED){// check holding
 8003770:	683b      	ldr	r3, [r7, #0]
 8003772:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8003776:	2b03      	cmp	r3, #3
 8003778:	d123      	bne.n	80037c2 <chassis_update_gimbal_coord+0x13a>
 800377a:	683b      	ldr	r3, [r7, #0]
 800377c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003780:	2b03      	cmp	r3, #3
 8003782:	d01e      	beq.n	80037c2 <chassis_update_gimbal_coord+0x13a>
			chassis_hdlr->gimbal_axis.vx -= 0.5f; // apply ramp-like mode to engage chassis
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	edd3 7a19 	vldr	s15, [r3, #100]	; 0x64
 800378a:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 800378e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	edc3 7a19 	vstr	s15, [r3, #100]	; 0x64
			if(chassis_hdlr->gimbal_axis.vx < -chassis_hdlr->max_vx)
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	ed93 7a19 	vldr	s14, [r3, #100]	; 0x64
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	edd3 7a03 	vldr	s15, [r3, #12]
 80037a4:	eef1 7a67 	vneg.f32	s15, s15
 80037a8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80037ac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80037b0:	d507      	bpl.n	80037c2 <chassis_update_gimbal_coord+0x13a>
				chassis_hdlr->gimbal_axis.vx = -chassis_hdlr->max_vx;
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	edd3 7a03 	vldr	s15, [r3, #12]
 80037b8:	eef1 7a67 	vneg.f32	s15, s15
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	edc3 7a19 	vstr	s15, [r3, #100]	; 0x64
		if(rc_hdlr->pc.key.A.status == PRESSED && rc_hdlr->pc.key.D.status == PRESSED)
 80037c2:	683b      	ldr	r3, [r7, #0]
 80037c4:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80037c8:	2b03      	cmp	r3, #3
 80037ca:	d109      	bne.n	80037e0 <chassis_update_gimbal_coord+0x158>
 80037cc:	683b      	ldr	r3, [r7, #0]
 80037ce:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80037d2:	2b03      	cmp	r3, #3
 80037d4:	d104      	bne.n	80037e0 <chassis_update_gimbal_coord+0x158>
			chassis_hdlr->gimbal_axis.vy = 0;
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	f04f 0200 	mov.w	r2, #0
 80037dc:	669a      	str	r2, [r3, #104]	; 0x68
 80037de:	e012      	b.n	8003806 <chassis_update_gimbal_coord+0x17e>
		else if(rc_hdlr->pc.key.A.status != PRESSED && rc_hdlr->pc.key.D.status != PRESSED){
 80037e0:	683b      	ldr	r3, [r7, #0]
 80037e2:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80037e6:	2b03      	cmp	r3, #3
 80037e8:	d00d      	beq.n	8003806 <chassis_update_gimbal_coord+0x17e>
 80037ea:	683b      	ldr	r3, [r7, #0]
 80037ec:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80037f0:	2b03      	cmp	r3, #3
 80037f2:	d008      	beq.n	8003806 <chassis_update_gimbal_coord+0x17e>
			chassis_brake(&chassis_hdlr->gimbal_axis.vy, 1.0f, 2.0f);
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	3368      	adds	r3, #104	; 0x68
 80037f8:	eef0 0a00 	vmov.f32	s1, #0	; 0x40000000  2.0
 80037fc:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 8003800:	4618      	mov	r0, r3
 8003802:	f000 fa91 	bl	8003d28 <chassis_brake>
		if(rc_hdlr->pc.key.A.status == PRESSED && rc_hdlr->pc.key.D.status != PRESSED){// check holding
 8003806:	683b      	ldr	r3, [r7, #0]
 8003808:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800380c:	2b03      	cmp	r3, #3
 800380e:	d123      	bne.n	8003858 <chassis_update_gimbal_coord+0x1d0>
 8003810:	683b      	ldr	r3, [r7, #0]
 8003812:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8003816:	2b03      	cmp	r3, #3
 8003818:	d01e      	beq.n	8003858 <chassis_update_gimbal_coord+0x1d0>
			chassis_hdlr->gimbal_axis.vy -= 0.5f;// apply ramp-like mode to engage chassis
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	edd3 7a1a 	vldr	s15, [r3, #104]	; 0x68
 8003820:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8003824:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	edc3 7a1a 	vstr	s15, [r3, #104]	; 0x68
			if(chassis_hdlr->gimbal_axis.vy < -chassis_hdlr->max_vy)
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	ed93 7a1a 	vldr	s14, [r3, #104]	; 0x68
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	edd3 7a04 	vldr	s15, [r3, #16]
 800383a:	eef1 7a67 	vneg.f32	s15, s15
 800383e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003842:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003846:	d507      	bpl.n	8003858 <chassis_update_gimbal_coord+0x1d0>
				chassis_hdlr->gimbal_axis.vy = -chassis_hdlr->max_vy;
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	edd3 7a04 	vldr	s15, [r3, #16]
 800384e:	eef1 7a67 	vneg.f32	s15, s15
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	edc3 7a1a 	vstr	s15, [r3, #104]	; 0x68
		if(rc_hdlr->pc.key.D.status == PRESSED && rc_hdlr->pc.key.A.status != PRESSED){// check holding
 8003858:	683b      	ldr	r3, [r7, #0]
 800385a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800385e:	2b03      	cmp	r3, #3
 8003860:	d11d      	bne.n	800389e <chassis_update_gimbal_coord+0x216>
 8003862:	683b      	ldr	r3, [r7, #0]
 8003864:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8003868:	2b03      	cmp	r3, #3
 800386a:	d018      	beq.n	800389e <chassis_update_gimbal_coord+0x216>
			chassis_hdlr->gimbal_axis.vy += 0.5f;// apply ramp-like mode to engage chassis
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	edd3 7a1a 	vldr	s15, [r3, #104]	; 0x68
 8003872:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8003876:	ee77 7a87 	vadd.f32	s15, s15, s14
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	edc3 7a1a 	vstr	s15, [r3, #104]	; 0x68
			if(chassis_hdlr->gimbal_axis.vy > chassis_hdlr->max_vy)
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	ed93 7a1a 	vldr	s14, [r3, #104]	; 0x68
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	edd3 7a04 	vldr	s15, [r3, #16]
 800388c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003890:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003894:	dd03      	ble.n	800389e <chassis_update_gimbal_coord+0x216>
				chassis_hdlr->gimbal_axis.vy = chassis_hdlr->max_vy;
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	691a      	ldr	r2, [r3, #16]
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	669a      	str	r2, [r3, #104]	; 0x68
		if(chassis_hdlr->chassis_act_mode == GIMBAL_FOLLOW){
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	f893 308d 	ldrb.w	r3, [r3, #141]	; 0x8d
 80038a4:	2b01      	cmp	r3, #1
 80038a6:	d16e      	bne.n	8003986 <chassis_update_gimbal_coord+0x2fe>
			if(rc_hdlr->pc.key.Q.status == PRESSED && rc_hdlr->pc.key.E.status == PRESSED)
 80038a8:	683b      	ldr	r3, [r7, #0]
 80038aa:	f893 3048 	ldrb.w	r3, [r3, #72]	; 0x48
 80038ae:	2b03      	cmp	r3, #3
 80038b0:	d109      	bne.n	80038c6 <chassis_update_gimbal_coord+0x23e>
 80038b2:	683b      	ldr	r3, [r7, #0]
 80038b4:	f893 304b 	ldrb.w	r3, [r3, #75]	; 0x4b
 80038b8:	2b03      	cmp	r3, #3
 80038ba:	d104      	bne.n	80038c6 <chassis_update_gimbal_coord+0x23e>
				chassis_hdlr->gimbal_axis.wz = 0;
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	f04f 0200 	mov.w	r2, #0
 80038c2:	66da      	str	r2, [r3, #108]	; 0x6c
 80038c4:	e012      	b.n	80038ec <chassis_update_gimbal_coord+0x264>
			else if(rc_hdlr->pc.key.Q.status != PRESSED && rc_hdlr->pc.key.E.status != PRESSED){
 80038c6:	683b      	ldr	r3, [r7, #0]
 80038c8:	f893 3048 	ldrb.w	r3, [r3, #72]	; 0x48
 80038cc:	2b03      	cmp	r3, #3
 80038ce:	d00d      	beq.n	80038ec <chassis_update_gimbal_coord+0x264>
 80038d0:	683b      	ldr	r3, [r7, #0]
 80038d2:	f893 304b 	ldrb.w	r3, [r3, #75]	; 0x4b
 80038d6:	2b03      	cmp	r3, #3
 80038d8:	d008      	beq.n	80038ec <chassis_update_gimbal_coord+0x264>
				chassis_brake(&chassis_hdlr->gimbal_axis.wz, 1.0f, 2.0f);
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	336c      	adds	r3, #108	; 0x6c
 80038de:	eef0 0a00 	vmov.f32	s1, #0	; 0x40000000  2.0
 80038e2:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 80038e6:	4618      	mov	r0, r3
 80038e8:	f000 fa1e 	bl	8003d28 <chassis_brake>
			if(rc_hdlr->pc.key.Q.status == PRESSED && rc_hdlr->pc.key.E.status != PRESSED){// check holding
 80038ec:	683b      	ldr	r3, [r7, #0]
 80038ee:	f893 3048 	ldrb.w	r3, [r3, #72]	; 0x48
 80038f2:	2b03      	cmp	r3, #3
 80038f4:	d123      	bne.n	800393e <chassis_update_gimbal_coord+0x2b6>
 80038f6:	683b      	ldr	r3, [r7, #0]
 80038f8:	f893 304b 	ldrb.w	r3, [r3, #75]	; 0x4b
 80038fc:	2b03      	cmp	r3, #3
 80038fe:	d01e      	beq.n	800393e <chassis_update_gimbal_coord+0x2b6>
				chassis_hdlr->gimbal_axis.wz -= 0.5f;// apply ramp-like mode to engage chassis
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	edd3 7a1b 	vldr	s15, [r3, #108]	; 0x6c
 8003906:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 800390a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	edc3 7a1b 	vstr	s15, [r3, #108]	; 0x6c
				if(chassis_hdlr->gimbal_axis.wz < -chassis_hdlr->max_wz)
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	ed93 7a1b 	vldr	s14, [r3, #108]	; 0x6c
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	edd3 7a05 	vldr	s15, [r3, #20]
 8003920:	eef1 7a67 	vneg.f32	s15, s15
 8003924:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003928:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800392c:	d507      	bpl.n	800393e <chassis_update_gimbal_coord+0x2b6>
					chassis_hdlr->gimbal_axis.wz = -chassis_hdlr->max_wz;
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	edd3 7a05 	vldr	s15, [r3, #20]
 8003934:	eef1 7a67 	vneg.f32	s15, s15
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	edc3 7a1b 	vstr	s15, [r3, #108]	; 0x6c
			if(rc_hdlr->pc.key.E.status == PRESSED && rc_hdlr->pc.key.Q.status != PRESSED){// check holding
 800393e:	683b      	ldr	r3, [r7, #0]
 8003940:	f893 304b 	ldrb.w	r3, [r3, #75]	; 0x4b
 8003944:	2b03      	cmp	r3, #3
 8003946:	d11e      	bne.n	8003986 <chassis_update_gimbal_coord+0x2fe>
 8003948:	683b      	ldr	r3, [r7, #0]
 800394a:	f893 3048 	ldrb.w	r3, [r3, #72]	; 0x48
 800394e:	2b03      	cmp	r3, #3
 8003950:	d019      	beq.n	8003986 <chassis_update_gimbal_coord+0x2fe>
				chassis_hdlr->gimbal_axis.wz += 0.5f;// apply ramp-like mode to engage chassis
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	edd3 7a1b 	vldr	s15, [r3, #108]	; 0x6c
 8003958:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 800395c:	ee77 7a87 	vadd.f32	s15, s15, s14
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	edc3 7a1b 	vstr	s15, [r3, #108]	; 0x6c
				if(chassis_hdlr->gimbal_axis.wz > chassis_hdlr->max_vy)
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	ed93 7a1b 	vldr	s14, [r3, #108]	; 0x6c
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	edd3 7a04 	vldr	s15, [r3, #16]
 8003972:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003976:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800397a:	dc00      	bgt.n	800397e <chassis_update_gimbal_coord+0x2f6>
}
 800397c:	e003      	b.n	8003986 <chassis_update_gimbal_coord+0x2fe>
					chassis_hdlr->gimbal_axis.wz = chassis_hdlr->max_vy;
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	691a      	ldr	r2, [r3, #16]
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	66da      	str	r2, [r3, #108]	; 0x6c
}
 8003986:	bf00      	nop
 8003988:	3708      	adds	r7, #8
 800398a:	46bd      	mov	sp, r7
 800398c:	bd80      	pop	{r7, pc}
	...

08003990 <chassis_update_chassis_coord>:
/*
 * @brief 	  Update chassis ground data through rc
 * @param[in] chassis_hdlr:chassis main struct
 * @retval    None
 */
void chassis_update_chassis_coord(Chassis_t *chassis_hdlr, RemoteControl_t *rc_hdlr){
 8003990:	b480      	push	{r7}
 8003992:	b083      	sub	sp, #12
 8003994:	af00      	add	r7, sp, #0
 8003996:	6078      	str	r0, [r7, #4]
 8003998:	6039      	str	r1, [r7, #0]
	/*chassis coordinates only for debugging purpose, thus no pc control processing*/
	chassis_hdlr->vx = rc.ctrl.ch3; // apply vx data here
 800399a:	4b12      	ldr	r3, [pc, #72]	; (80039e4 <chassis_update_chassis_coord+0x54>)
 800399c:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 80039a0:	ee07 3a90 	vmov	s15, r3
 80039a4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	edc3 7a00 	vstr	s15, [r3]
	chassis_hdlr->vy = rc.ctrl.ch2; // apply vy data here
 80039ae:	4b0d      	ldr	r3, [pc, #52]	; (80039e4 <chassis_update_chassis_coord+0x54>)
 80039b0:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 80039b4:	ee07 3a90 	vmov	s15, r3
 80039b8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	edc3 7a01 	vstr	s15, [r3, #4]
	chassis_hdlr->wz = rc.ctrl.ch0;
 80039c2:	4b08      	ldr	r3, [pc, #32]	; (80039e4 <chassis_update_chassis_coord+0x54>)
 80039c4:	f9b3 3000 	ldrsh.w	r3, [r3]
 80039c8:	ee07 3a90 	vmov	s15, r3
 80039cc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	edc3 7a02 	vstr	s15, [r3, #8]
}
 80039d6:	bf00      	nop
 80039d8:	370c      	adds	r7, #12
 80039da:	46bd      	mov	sp, r7
 80039dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039e0:	4770      	bx	lr
 80039e2:	bf00      	nop
 80039e4:	2000d6b0 	.word	0x2000d6b0

080039e8 <chassis_exec_act_mode>:
 *			follow gimbal center| move_along gimbal coordinate |
 *			self-spinning while follow the gimbal coordinate | independent(ground coordinate)
 */
//FIXME: Didn't consider the acceleration. Acceleration can help us better explicit the buffer energy.
//		 But with more critical strict on power management.
void chassis_exec_act_mode(Chassis_t *chassis_hdlr){
 80039e8:	b580      	push	{r7, lr}
 80039ea:	ed2d 8b02 	vpush	{d8}
 80039ee:	b082      	sub	sp, #8
 80039f0:	af00      	add	r7, sp, #0
 80039f2:	6078      	str	r0, [r7, #4]
	}
	else
		chassis_gyro_flag = 1;//start the timer counter interrupt
#endif

	if(chassis_hdlr->chassis_mode == IDLE_MODE){
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	f893 308c 	ldrb.w	r3, [r3, #140]	; 0x8c
 80039fa:	2b04      	cmp	r3, #4
 80039fc:	d10c      	bne.n	8003a18 <chassis_exec_act_mode+0x30>
		chassis_hdlr->vx = 0;
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	f04f 0200 	mov.w	r2, #0
 8003a04:	601a      	str	r2, [r3, #0]
		chassis_hdlr->vy = 0;
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	f04f 0200 	mov.w	r2, #0
 8003a0c:	605a      	str	r2, [r3, #4]
		chassis_hdlr->wz = 0;
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	f04f 0200 	mov.w	r2, #0
 8003a14:	609a      	str	r2, [r3, #8]
 8003a16:	e0d8      	b.n	8003bca <chassis_exec_act_mode+0x1e2>
		}
	else if(chassis_hdlr->chassis_act_mode == GIMBAL_CENTER){ // gyro mode
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	f893 308d 	ldrb.w	r3, [r3, #141]	; 0x8d
 8003a1e:	2b00      	cmp	r3, #0
 8003a20:	d11c      	bne.n	8003a5c <chassis_exec_act_mode+0x74>
		/* The front of chassis always chases gimbal yaw's ecd center (aka Twist mode) */
		chassis_hdlr->vx = chassis_hdlr->gimbal_axis.vx;
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	601a      	str	r2, [r3, #0]
		chassis_hdlr->vy = chassis_hdlr->gimbal_axis.vy;
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	605a      	str	r2, [r3, #4]
		chassis_hdlr->wz = -pid_single_loop_control(0, &(chassis_hdlr->f_pid), chassis_hdlr->gimbal_yaw_rel_angle);
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	f103 0220 	add.w	r2, r3, #32
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	edd3 7a06 	vldr	s15, [r3, #24]
 8003a3e:	eef0 0a67 	vmov.f32	s1, s15
 8003a42:	4610      	mov	r0, r2
 8003a44:	ed9f 0aa5 	vldr	s0, [pc, #660]	; 8003cdc <chassis_exec_act_mode+0x2f4>
 8003a48:	f7ff f992 	bl	8002d70 <pid_single_loop_control>
 8003a4c:	eef0 7a40 	vmov.f32	s15, s0
 8003a50:	eef1 7a67 	vneg.f32	s15, s15
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	edc3 7a02 	vstr	s15, [r3, #8]
 8003a5a:	e0b6      	b.n	8003bca <chassis_exec_act_mode+0x1e2>
	}
	else if(chassis_hdlr->chassis_act_mode == GIMBAL_FOLLOW){ // encoder mode
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	f893 308d 	ldrb.w	r3, [r3, #141]	; 0x8d
 8003a62:	2b01      	cmp	r3, #1
 8003a64:	d155      	bne.n	8003b12 <chassis_exec_act_mode+0x12a>
		/* The chassis always move along gimbal's coord/axis , but not chasing yaw's center */
		chassis_hdlr->vx = chassis_hdlr->gimbal_axis.vx * arm_cos_f32(chassis_hdlr->gimbal_yaw_rel_angle) - chassis_hdlr->gimbal_axis.vy * arm_sin_f32(chassis_hdlr->gimbal_yaw_rel_angle);
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	ed93 8a19 	vldr	s16, [r3, #100]	; 0x64
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	edd3 7a06 	vldr	s15, [r3, #24]
 8003a72:	eeb0 0a67 	vmov.f32	s0, s15
 8003a76:	f00c fb67 	bl	8010148 <arm_cos_f32>
 8003a7a:	eef0 7a40 	vmov.f32	s15, s0
 8003a7e:	ee28 8a27 	vmul.f32	s16, s16, s15
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	edd3 8a1a 	vldr	s17, [r3, #104]	; 0x68
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	edd3 7a06 	vldr	s15, [r3, #24]
 8003a8e:	eeb0 0a67 	vmov.f32	s0, s15
 8003a92:	f00c fb0b 	bl	80100ac <arm_sin_f32>
 8003a96:	eef0 7a40 	vmov.f32	s15, s0
 8003a9a:	ee68 7aa7 	vmul.f32	s15, s17, s15
 8003a9e:	ee78 7a67 	vsub.f32	s15, s16, s15
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	edc3 7a00 	vstr	s15, [r3]
		chassis_hdlr->vy = chassis_hdlr->gimbal_axis.vx * arm_sin_f32(chassis_hdlr->gimbal_yaw_rel_angle) + chassis_hdlr->gimbal_axis.vy * arm_cos_f32(chassis_hdlr->gimbal_yaw_rel_angle);
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	ed93 8a19 	vldr	s16, [r3, #100]	; 0x64
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	edd3 7a06 	vldr	s15, [r3, #24]
 8003ab4:	eeb0 0a67 	vmov.f32	s0, s15
 8003ab8:	f00c faf8 	bl	80100ac <arm_sin_f32>
 8003abc:	eef0 7a40 	vmov.f32	s15, s0
 8003ac0:	ee28 8a27 	vmul.f32	s16, s16, s15
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	edd3 8a1a 	vldr	s17, [r3, #104]	; 0x68
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	edd3 7a06 	vldr	s15, [r3, #24]
 8003ad0:	eeb0 0a67 	vmov.f32	s0, s15
 8003ad4:	f00c fb38 	bl	8010148 <arm_cos_f32>
 8003ad8:	eef0 7a40 	vmov.f32	s15, s0
 8003adc:	ee68 7aa7 	vmul.f32	s15, s17, s15
 8003ae0:	ee78 7a27 	vadd.f32	s15, s16, s15
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	edc3 7a01 	vstr	s15, [r3, #4]
		if(rc.control_mode == CTRLER_MODE)
 8003aea:	4b7d      	ldr	r3, [pc, #500]	; (8003ce0 <chassis_exec_act_mode+0x2f8>)
 8003aec:	f893 3068 	ldrb.w	r3, [r3, #104]	; 0x68
 8003af0:	2b00      	cmp	r3, #0
 8003af2:	d104      	bne.n	8003afe <chassis_exec_act_mode+0x116>
			chassis_hdlr->wz = 0;
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	f04f 0200 	mov.w	r2, #0
 8003afa:	609a      	str	r2, [r3, #8]
 8003afc:	e065      	b.n	8003bca <chassis_exec_act_mode+0x1e2>
		else if(rc.control_mode == PC_MODE)
 8003afe:	4b78      	ldr	r3, [pc, #480]	; (8003ce0 <chassis_exec_act_mode+0x2f8>)
 8003b00:	f893 3068 	ldrb.w	r3, [r3, #104]	; 0x68
 8003b04:	2b01      	cmp	r3, #1
 8003b06:	d160      	bne.n	8003bca <chassis_exec_act_mode+0x1e2>
			chassis_hdlr->wz = chassis_hdlr->gimbal_axis.wz;
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	609a      	str	r2, [r3, #8]
 8003b10:	e05b      	b.n	8003bca <chassis_exec_act_mode+0x1e2>
	}
	else if(chassis_hdlr->chassis_act_mode == SELF_GYRO){ // gyro or encoder mode
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	f893 308d 	ldrb.w	r3, [r3, #141]	; 0x8d
 8003b18:	2b02      	cmp	r3, #2
 8003b1a:	d145      	bne.n	8003ba8 <chassis_exec_act_mode+0x1c0>
		/* The chassis always move along gimbal's coord/axis , meanwhile spinning the chassis with a fixed speed */
		chassis_hdlr->vx = chassis_hdlr->gimbal_axis.vx * arm_cos_f32(chassis_hdlr->gimbal_yaw_rel_angle) - chassis_hdlr->gimbal_axis.vy * arm_sin_f32(chassis_hdlr->gimbal_yaw_rel_angle);
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	ed93 8a19 	vldr	s16, [r3, #100]	; 0x64
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	edd3 7a06 	vldr	s15, [r3, #24]
 8003b28:	eeb0 0a67 	vmov.f32	s0, s15
 8003b2c:	f00c fb0c 	bl	8010148 <arm_cos_f32>
 8003b30:	eef0 7a40 	vmov.f32	s15, s0
 8003b34:	ee28 8a27 	vmul.f32	s16, s16, s15
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	edd3 8a1a 	vldr	s17, [r3, #104]	; 0x68
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	edd3 7a06 	vldr	s15, [r3, #24]
 8003b44:	eeb0 0a67 	vmov.f32	s0, s15
 8003b48:	f00c fab0 	bl	80100ac <arm_sin_f32>
 8003b4c:	eef0 7a40 	vmov.f32	s15, s0
 8003b50:	ee68 7aa7 	vmul.f32	s15, s17, s15
 8003b54:	ee78 7a67 	vsub.f32	s15, s16, s15
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	edc3 7a00 	vstr	s15, [r3]
		chassis_hdlr->vy = chassis_hdlr->gimbal_axis.vx * arm_sin_f32(chassis_hdlr->gimbal_yaw_rel_angle) + chassis_hdlr->gimbal_axis.vy * arm_cos_f32(chassis_hdlr->gimbal_yaw_rel_angle);
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	ed93 8a19 	vldr	s16, [r3, #100]	; 0x64
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	edd3 7a06 	vldr	s15, [r3, #24]
 8003b6a:	eeb0 0a67 	vmov.f32	s0, s15
 8003b6e:	f00c fa9d 	bl	80100ac <arm_sin_f32>
 8003b72:	eef0 7a40 	vmov.f32	s15, s0
 8003b76:	ee28 8a27 	vmul.f32	s16, s16, s15
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	edd3 8a1a 	vldr	s17, [r3, #104]	; 0x68
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	edd3 7a06 	vldr	s15, [r3, #24]
 8003b86:	eeb0 0a67 	vmov.f32	s0, s15
 8003b8a:	f00c fadd 	bl	8010148 <arm_cos_f32>
 8003b8e:	eef0 7a40 	vmov.f32	s15, s0
 8003b92:	ee68 7aa7 	vmul.f32	s15, s17, s15
 8003b96:	ee78 7a27 	vadd.f32	s15, s16, s15
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	edc3 7a01 	vstr	s15, [r3, #4]
		/* for robots with slipring */
#ifdef WITH_SLIPRING
		//FIXME apply differential rotary control or use Q&E to change direction
		chassis_hdlr->wz =  CHASSIS_ECD_CONST_OMEGA * 3.5f;
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	4a50      	ldr	r2, [pc, #320]	; (8003ce4 <chassis_exec_act_mode+0x2fc>)
 8003ba4:	609a      	str	r2, [r3, #8]
 8003ba6:	e010      	b.n	8003bca <chassis_exec_act_mode+0x1e2>
			chassis_hdlr->wz =  -CHASSIS_ECD_CONST_OMEGA * 2.0f;
		else
			chassis_gyro_counter = 0;
#endif
	}
	else if(chassis_hdlr->chassis_act_mode == INDPET_MODE){ // encoder mode
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	f893 308d 	ldrb.w	r3, [r3, #141]	; 0x8d
 8003bae:	2b03      	cmp	r3, #3
 8003bb0:	d10b      	bne.n	8003bca <chassis_exec_act_mode+0x1e2>
		/* The chassis follow the ground axis
		 * Also can be used as sentry's chassis cmd
		 *  */
		chassis_hdlr->vx = chassis_hdlr->vx;
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	681a      	ldr	r2, [r3, #0]
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	601a      	str	r2, [r3, #0]
		chassis_hdlr->vy = chassis_hdlr->vy;
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	685a      	ldr	r2, [r3, #4]
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	605a      	str	r2, [r3, #4]
		chassis_hdlr->wz = chassis_hdlr->wz;//CHASSIS_SLEF_GYRO_ANG_VEL * 1.0f;
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	689a      	ldr	r2, [r3, #8]
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	609a      	str	r2, [r3, #8]
	}

	/* set limit axis speed */
	VAL_LIMIT(chassis_hdlr->vx, -chassis_hdlr->max_vx, chassis_hdlr->max_vx);
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	ed93 7a00 	vldr	s14, [r3]
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	edd3 7a03 	vldr	s15, [r3, #12]
 8003bd6:	eef1 7a67 	vneg.f32	s15, s15
 8003bda:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003bde:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003be2:	d808      	bhi.n	8003bf6 <chassis_exec_act_mode+0x20e>
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	edd3 7a03 	vldr	s15, [r3, #12]
 8003bea:	eef1 7a67 	vneg.f32	s15, s15
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	edc3 7a00 	vstr	s15, [r3]
 8003bf4:	e00e      	b.n	8003c14 <chassis_exec_act_mode+0x22c>
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	ed93 7a00 	vldr	s14, [r3]
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	edd3 7a03 	vldr	s15, [r3, #12]
 8003c02:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003c06:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003c0a:	db03      	blt.n	8003c14 <chassis_exec_act_mode+0x22c>
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	68da      	ldr	r2, [r3, #12]
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	601a      	str	r2, [r3, #0]
	VAL_LIMIT(chassis_hdlr->vy, -chassis_hdlr->max_vy, chassis_hdlr->max_vy);
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	ed93 7a01 	vldr	s14, [r3, #4]
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	edd3 7a04 	vldr	s15, [r3, #16]
 8003c20:	eef1 7a67 	vneg.f32	s15, s15
 8003c24:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003c28:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003c2c:	d808      	bhi.n	8003c40 <chassis_exec_act_mode+0x258>
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	edd3 7a04 	vldr	s15, [r3, #16]
 8003c34:	eef1 7a67 	vneg.f32	s15, s15
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	edc3 7a01 	vstr	s15, [r3, #4]
 8003c3e:	e00e      	b.n	8003c5e <chassis_exec_act_mode+0x276>
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	ed93 7a01 	vldr	s14, [r3, #4]
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	edd3 7a04 	vldr	s15, [r3, #16]
 8003c4c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003c50:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003c54:	db03      	blt.n	8003c5e <chassis_exec_act_mode+0x276>
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	691a      	ldr	r2, [r3, #16]
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	605a      	str	r2, [r3, #4]
	VAL_LIMIT(chassis_hdlr->wz, -chassis_hdlr->max_wz, chassis_hdlr->max_wz);
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	ed93 7a02 	vldr	s14, [r3, #8]
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	edd3 7a05 	vldr	s15, [r3, #20]
 8003c6a:	eef1 7a67 	vneg.f32	s15, s15
 8003c6e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003c72:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003c76:	d808      	bhi.n	8003c8a <chassis_exec_act_mode+0x2a2>
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	edd3 7a05 	vldr	s15, [r3, #20]
 8003c7e:	eef1 7a67 	vneg.f32	s15, s15
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	edc3 7a02 	vstr	s15, [r3, #8]
 8003c88:	e00e      	b.n	8003ca8 <chassis_exec_act_mode+0x2c0>
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	ed93 7a02 	vldr	s14, [r3, #8]
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	edd3 7a05 	vldr	s15, [r3, #20]
 8003c96:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003c9a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003c9e:	db03      	blt.n	8003ca8 <chassis_exec_act_mode+0x2c0>
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	695a      	ldr	r2, [r3, #20]
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	609a      	str	r2, [r3, #8]

	if(fabs(chassis_hdlr->wz) < 30.0f)
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	edd3 7a02 	vldr	s15, [r3, #8]
 8003cae:	eef0 7ae7 	vabs.f32	s15, s15
 8003cb2:	eeb3 7a0e 	vmov.f32	s14, #62	; 0x41f00000  30.0
 8003cb6:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003cba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003cbe:	d503      	bpl.n	8003cc8 <chassis_exec_act_mode+0x2e0>
		/* PID dead zone risk management */
		chassis_hdlr->wz = 0;
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	f04f 0200 	mov.w	r2, #0
 8003cc6:	609a      	str	r2, [r3, #8]

	/* execute the cmd */
	chassis_execute(chassis_hdlr);
 8003cc8:	6878      	ldr	r0, [r7, #4]
 8003cca:	f7ff fc8b 	bl	80035e4 <chassis_execute>

}
 8003cce:	bf00      	nop
 8003cd0:	3708      	adds	r7, #8
 8003cd2:	46bd      	mov	sp, r7
 8003cd4:	ecbd 8b02 	vpop	{d8}
 8003cd8:	bd80      	pop	{r7, pc}
 8003cda:	bf00      	nop
 8003cdc:	00000000 	.word	0x00000000
 8003ce0:	2000d6b0 	.word	0x2000d6b0
 8003ce4:	43d20000 	.word	0x43d20000

08003ce8 <chassis_set_mode>:

/*
 * @brief set chassis mode
 *			patrol | detected armor | Auto_Poilt | IDLE(no action) | Debug(remote control)
 */
void chassis_set_mode(Chassis_t *chassis_hdlr, BoardMode_t mode){
 8003ce8:	b480      	push	{r7}
 8003cea:	b083      	sub	sp, #12
 8003cec:	af00      	add	r7, sp, #0
 8003cee:	6078      	str	r0, [r7, #4]
 8003cf0:	460b      	mov	r3, r1
 8003cf2:	70fb      	strb	r3, [r7, #3]
	chassis_hdlr->chassis_mode = mode;
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	78fa      	ldrb	r2, [r7, #3]
 8003cf8:	f883 208c 	strb.w	r2, [r3, #140]	; 0x8c
}
 8003cfc:	bf00      	nop
 8003cfe:	370c      	adds	r7, #12
 8003d00:	46bd      	mov	sp, r7
 8003d02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d06:	4770      	bx	lr

08003d08 <chassis_set_act_mode>:
/*
 * @brief set chassis action mode
 *			follow gimbal center| move_along gimbal coordinate |
 *			self-spinning while follow the gimbal coordinate | independent(ground coordinate)
 */
void chassis_set_act_mode(Chassis_t *chassis_hdlr, BoardActMode_t mode){
 8003d08:	b480      	push	{r7}
 8003d0a:	b083      	sub	sp, #12
 8003d0c:	af00      	add	r7, sp, #0
 8003d0e:	6078      	str	r0, [r7, #4]
 8003d10:	460b      	mov	r3, r1
 8003d12:	70fb      	strb	r3, [r7, #3]
	chassis_hdlr->chassis_act_mode = mode;
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	78fa      	ldrb	r2, [r7, #3]
 8003d18:	f883 208d 	strb.w	r2, [r3, #141]	; 0x8d
}
 8003d1c:	bf00      	nop
 8003d1e:	370c      	adds	r7, #12
 8003d20:	46bd      	mov	sp, r7
 8003d22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d26:	4770      	bx	lr

08003d28 <chassis_brake>:
/*
 * @brief brake the chassis slowly to avoid instant power overlimt
 */
void chassis_brake(float *vel, float ramp_step, float stop_threshold){
 8003d28:	b480      	push	{r7}
 8003d2a:	b085      	sub	sp, #20
 8003d2c:	af00      	add	r7, sp, #0
 8003d2e:	60f8      	str	r0, [r7, #12]
 8003d30:	ed87 0a02 	vstr	s0, [r7, #8]
 8003d34:	edc7 0a01 	vstr	s1, [r7, #4]
	if(*vel > 0)// both release -> brake
 8003d38:	68fb      	ldr	r3, [r7, #12]
 8003d3a:	edd3 7a00 	vldr	s15, [r3]
 8003d3e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003d42:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003d46:	dd0a      	ble.n	8003d5e <chassis_brake+0x36>
		*vel -= ramp_step;//brake need to be quicker
 8003d48:	68fb      	ldr	r3, [r7, #12]
 8003d4a:	ed93 7a00 	vldr	s14, [r3]
 8003d4e:	edd7 7a02 	vldr	s15, [r7, #8]
 8003d52:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003d56:	68fb      	ldr	r3, [r7, #12]
 8003d58:	edc3 7a00 	vstr	s15, [r3]
 8003d5c:	e011      	b.n	8003d82 <chassis_brake+0x5a>
	else if(*vel < 0)
 8003d5e:	68fb      	ldr	r3, [r7, #12]
 8003d60:	edd3 7a00 	vldr	s15, [r3]
 8003d64:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003d68:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003d6c:	d509      	bpl.n	8003d82 <chassis_brake+0x5a>
		*vel += ramp_step;
 8003d6e:	68fb      	ldr	r3, [r7, #12]
 8003d70:	ed93 7a00 	vldr	s14, [r3]
 8003d74:	edd7 7a02 	vldr	s15, [r7, #8]
 8003d78:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003d7c:	68fb      	ldr	r3, [r7, #12]
 8003d7e:	edc3 7a00 	vstr	s15, [r3]
	if(fabs(*vel) < stop_threshold)
 8003d82:	68fb      	ldr	r3, [r7, #12]
 8003d84:	edd3 7a00 	vldr	s15, [r3]
 8003d88:	eef0 7ae7 	vabs.f32	s15, s15
 8003d8c:	ed97 7a01 	vldr	s14, [r7, #4]
 8003d90:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003d94:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003d98:	dc00      	bgt.n	8003d9c <chassis_brake+0x74>
		*vel = 0;
}
 8003d9a:	e003      	b.n	8003da4 <chassis_brake+0x7c>
		*vel = 0;
 8003d9c:	68fb      	ldr	r3, [r7, #12]
 8003d9e:	f04f 0200 	mov.w	r2, #0
 8003da2:	601a      	str	r2, [r3, #0]
}
 8003da4:	bf00      	nop
 8003da6:	3714      	adds	r7, #20
 8003da8:	46bd      	mov	sp, r7
 8003daa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dae:	4770      	bx	lr

08003db0 <chassis_rc_mode_selection>:
/*
 * @brief     mode selection based on remote controller
 * @param[in] chassis: main chassis handler
 * @param[in] rc: main remote controller handler
 * */
static void chassis_rc_mode_selection(Chassis_t* chassis_hdlr, RemoteControl_t *rc_hdlr){
 8003db0:	b580      	push	{r7, lr}
 8003db2:	b084      	sub	sp, #16
 8003db4:	af00      	add	r7, sp, #0
 8003db6:	6078      	str	r0, [r7, #4]
 8003db8:	6039      	str	r1, [r7, #0]
	BoardMode_t    board_mode = IDLE_MODE;
 8003dba:	2304      	movs	r3, #4
 8003dbc:	73fb      	strb	r3, [r7, #15]
	BoardActMode_t act_mode   = INDPET_MODE;
 8003dbe:	2303      	movs	r3, #3
 8003dc0:	73bb      	strb	r3, [r7, #14]

	/* controller end mode selection */
	if(rc_hdlr->control_mode == CTRLER_MODE){
 8003dc2:	683b      	ldr	r3, [r7, #0]
 8003dc4:	f893 3068 	ldrb.w	r3, [r3, #104]	; 0x68
 8003dc8:	2b00      	cmp	r3, #0
 8003dca:	d139      	bne.n	8003e40 <chassis_rc_mode_selection+0x90>
		if(rc_hdlr->ctrl.s1 == SW_MID){
 8003dcc:	683b      	ldr	r3, [r7, #0]
 8003dce:	7a1b      	ldrb	r3, [r3, #8]
 8003dd0:	2b03      	cmp	r3, #3
 8003dd2:	d102      	bne.n	8003dda <chassis_rc_mode_selection+0x2a>
			/* if s1 down, then just shut down everything */
			board_mode = IDLE_MODE;
 8003dd4:	2304      	movs	r3, #4
 8003dd6:	73fb      	strb	r3, [r7, #15]
 8003dd8:	e0ac      	b.n	8003f34 <chassis_rc_mode_selection+0x184>
		}
		else{
			/* else just set up to patrol mode */
			board_mode = PATROL_MODE;
 8003dda:	2300      	movs	r3, #0
 8003ddc:	73fb      	strb	r3, [r7, #15]
			if(rc_hdlr->ctrl.s1 == SW_UP){
 8003dde:	683b      	ldr	r3, [r7, #0]
 8003de0:	7a1b      	ldrb	r3, [r3, #8]
 8003de2:	2b01      	cmp	r3, #1
 8003de4:	d110      	bne.n	8003e08 <chassis_rc_mode_selection+0x58>
				/* chassis follow gimbal center while follow yaw axis */
				act_mode = GIMBAL_CENTER;
 8003de6:	2300      	movs	r3, #0
 8003de8:	73bb      	strb	r3, [r7, #14]
	#ifdef MODE_DEBUG
				/* LD indicator, For debug purposes only */
	#endif
				if(rc_hdlr->ctrl.s1 == SW_UP && rc_hdlr->ctrl.s2 == SW_DOWN){
 8003dea:	683b      	ldr	r3, [r7, #0]
 8003dec:	7a1b      	ldrb	r3, [r3, #8]
 8003dee:	2b01      	cmp	r3, #1
 8003df0:	d105      	bne.n	8003dfe <chassis_rc_mode_selection+0x4e>
 8003df2:	683b      	ldr	r3, [r7, #0]
 8003df4:	7a5b      	ldrb	r3, [r3, #9]
 8003df6:	2b02      	cmp	r3, #2
 8003df8:	d101      	bne.n	8003dfe <chassis_rc_mode_selection+0x4e>
					/* spinning chassis while follow yaw axis */
					act_mode = SELF_GYRO;
 8003dfa:	2302      	movs	r3, #2
 8003dfc:	73bb      	strb	r3, [r7, #14]
	#ifdef MODE_DEBUG
					/* LD indicator, For debug purposes only */
	#endif
				}
				/* update gimbal axis */
				chassis_update_gimbal_coord(chassis_hdlr, rc_hdlr);
 8003dfe:	6839      	ldr	r1, [r7, #0]
 8003e00:	6878      	ldr	r0, [r7, #4]
 8003e02:	f7ff fc41 	bl	8003688 <chassis_update_gimbal_coord>
 8003e06:	e095      	b.n	8003f34 <chassis_rc_mode_selection+0x184>
			}
			else if(rc_hdlr->ctrl.s1 == SW_DOWN){
 8003e08:	683b      	ldr	r3, [r7, #0]
 8003e0a:	7a1b      	ldrb	r3, [r3, #8]
 8003e0c:	2b02      	cmp	r3, #2
 8003e0e:	f040 8091 	bne.w	8003f34 <chassis_rc_mode_selection+0x184>
				/* chassis only follow yaw axis */
				act_mode = GIMBAL_FOLLOW;
 8003e12:	2301      	movs	r3, #1
 8003e14:	73bb      	strb	r3, [r7, #14]
#ifdef MODE_DEBUG
			/* LD indicator, For debug purposes only */
#endif
				/* update gimbal axis */
				chassis_update_gimbal_coord(chassis_hdlr, rc_hdlr);
 8003e16:	6839      	ldr	r1, [r7, #0]
 8003e18:	6878      	ldr	r0, [r7, #4]
 8003e1a:	f7ff fc35 	bl	8003688 <chassis_update_gimbal_coord>
					if(rc_hdlr->ctrl.s1 == SW_DOWN && rc_hdlr->ctrl.s2 == SW_DOWN){
 8003e1e:	683b      	ldr	r3, [r7, #0]
 8003e20:	7a1b      	ldrb	r3, [r3, #8]
 8003e22:	2b02      	cmp	r3, #2
 8003e24:	f040 8086 	bne.w	8003f34 <chassis_rc_mode_selection+0x184>
 8003e28:	683b      	ldr	r3, [r7, #0]
 8003e2a:	7a5b      	ldrb	r3, [r3, #9]
 8003e2c:	2b02      	cmp	r3, #2
 8003e2e:	f040 8081 	bne.w	8003f34 <chassis_rc_mode_selection+0x184>
						/* independent mode */
						act_mode = INDPET_MODE;
 8003e32:	2303      	movs	r3, #3
 8003e34:	73bb      	strb	r3, [r7, #14]
#ifdef MODE_DEBUG
					/* LD indicator, For debug purposes only */
#endif
						/* update ground axis */
						chassis_update_chassis_coord(chassis_hdlr, rc_hdlr);
 8003e36:	6839      	ldr	r1, [r7, #0]
 8003e38:	6878      	ldr	r0, [r7, #4]
 8003e3a:	f7ff fda9 	bl	8003990 <chassis_update_chassis_coord>
 8003e3e:	e079      	b.n	8003f34 <chassis_rc_mode_selection+0x184>
	 * |			 |--------------------------------------------------------   | - Gyro mode
	 * |	         |  	-1        |  	   -1         |	SELF_GYRO	     | __|
	 * -----------------------------------------------------------------------
	 * */
	/* pc end mode selection */
	else if(rc_hdlr->control_mode == PC_MODE){
 8003e40:	683b      	ldr	r3, [r7, #0]
 8003e42:	f893 3068 	ldrb.w	r3, [r3, #104]	; 0x68
 8003e46:	2b01      	cmp	r3, #1
 8003e48:	d174      	bne.n	8003f34 <chassis_rc_mode_selection+0x184>
		if(rc_hdlr->pc.key.key_buffer & KEY_BOARD_G){
 8003e4a:	683b      	ldr	r3, [r7, #0]
 8003e4c:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 8003e50:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003e54:	2b00      	cmp	r3, #0
 8003e56:	d002      	beq.n	8003e5e <chassis_rc_mode_selection+0xae>
				/* if s1 down, then just shut down everything */
				board_mode = IDLE_MODE;
 8003e58:	2304      	movs	r3, #4
 8003e5a:	73fb      	strb	r3, [r7, #15]
 8003e5c:	e06a      	b.n	8003f34 <chassis_rc_mode_selection+0x184>
			}
		else{
			/* else just set up to patrol mode */
			board_mode = PATROL_MODE;
 8003e5e:	2300      	movs	r3, #0
 8003e60:	73fb      	strb	r3, [r7, #15]
			/* update keys state */
//			if(rc_hdlr->pc.key.key_buffer & KEY_BOARD_CTRL)
			if(rc_get_key_status(&rc_hdlr->pc.key.Ctrl) == RELEASED_TO_PRESS)// check rising edge
 8003e62:	683b      	ldr	r3, [r7, #0]
 8003e64:	3354      	adds	r3, #84	; 0x54
 8003e66:	4618      	mov	r0, r3
 8003e68:	f002 fa6c 	bl	8006344 <rc_get_key_status>
 8003e6c:	4603      	mov	r3, r0
 8003e6e:	2b01      	cmp	r3, #1
 8003e70:	d108      	bne.n	8003e84 <chassis_rc_mode_selection+0xd4>
				chassis_pc_mode_toggle = -chassis_pc_mode_toggle;
 8003e72:	4b37      	ldr	r3, [pc, #220]	; (8003f50 <chassis_rc_mode_selection+0x1a0>)
 8003e74:	f993 3000 	ldrsb.w	r3, [r3]
 8003e78:	b2db      	uxtb	r3, r3
 8003e7a:	425b      	negs	r3, r3
 8003e7c:	b2db      	uxtb	r3, r3
 8003e7e:	b25a      	sxtb	r2, r3
 8003e80:	4b33      	ldr	r3, [pc, #204]	; (8003f50 <chassis_rc_mode_selection+0x1a0>)
 8003e82:	701a      	strb	r2, [r3, #0]
			if(rc_get_key_status(&rc_hdlr->pc.key.F) == RELEASED_TO_PRESS) // check rising edge
 8003e84:	683b      	ldr	r3, [r7, #0]
 8003e86:	3357      	adds	r3, #87	; 0x57
 8003e88:	4618      	mov	r0, r3
 8003e8a:	f002 fa5b 	bl	8006344 <rc_get_key_status>
 8003e8e:	4603      	mov	r3, r0
 8003e90:	2b01      	cmp	r3, #1
 8003e92:	d108      	bne.n	8003ea6 <chassis_rc_mode_selection+0xf6>
				chassis_pc_submode_toggle = -chassis_pc_submode_toggle;
 8003e94:	4b2f      	ldr	r3, [pc, #188]	; (8003f54 <chassis_rc_mode_selection+0x1a4>)
 8003e96:	f993 3000 	ldrsb.w	r3, [r3]
 8003e9a:	b2db      	uxtb	r3, r3
 8003e9c:	425b      	negs	r3, r3
 8003e9e:	b2db      	uxtb	r3, r3
 8003ea0:	b25a      	sxtb	r2, r3
 8003ea2:	4b2c      	ldr	r3, [pc, #176]	; (8003f54 <chassis_rc_mode_selection+0x1a4>)
 8003ea4:	701a      	strb	r2, [r3, #0]

			/* mode decide */
			if(chassis_pc_mode_toggle == -1 && chassis_pc_submode_toggle == 1){
 8003ea6:	4b2a      	ldr	r3, [pc, #168]	; (8003f50 <chassis_rc_mode_selection+0x1a0>)
 8003ea8:	f993 3000 	ldrsb.w	r3, [r3]
 8003eac:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003eb0:	d10b      	bne.n	8003eca <chassis_rc_mode_selection+0x11a>
 8003eb2:	4b28      	ldr	r3, [pc, #160]	; (8003f54 <chassis_rc_mode_selection+0x1a4>)
 8003eb4:	f993 3000 	ldrsb.w	r3, [r3]
 8003eb8:	2b01      	cmp	r3, #1
 8003eba:	d106      	bne.n	8003eca <chassis_rc_mode_selection+0x11a>
				/* chassis follow gimbal center while follow yaw axis */
				act_mode = GIMBAL_CENTER;
 8003ebc:	2300      	movs	r3, #0
 8003ebe:	73bb      	strb	r3, [r7, #14]
				/* update gimbal axis */
				chassis_update_gimbal_coord(chassis_hdlr, rc_hdlr);
 8003ec0:	6839      	ldr	r1, [r7, #0]
 8003ec2:	6878      	ldr	r0, [r7, #4]
 8003ec4:	f7ff fbe0 	bl	8003688 <chassis_update_gimbal_coord>
 8003ec8:	e034      	b.n	8003f34 <chassis_rc_mode_selection+0x184>
#ifdef MODE_DEBUG
		/* LD indicator, For debug purposes only */
#endif
			}

			else if(chassis_pc_mode_toggle == -1 && chassis_pc_submode_toggle == -1){
 8003eca:	4b21      	ldr	r3, [pc, #132]	; (8003f50 <chassis_rc_mode_selection+0x1a0>)
 8003ecc:	f993 3000 	ldrsb.w	r3, [r3]
 8003ed0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003ed4:	d10c      	bne.n	8003ef0 <chassis_rc_mode_selection+0x140>
 8003ed6:	4b1f      	ldr	r3, [pc, #124]	; (8003f54 <chassis_rc_mode_selection+0x1a4>)
 8003ed8:	f993 3000 	ldrsb.w	r3, [r3]
 8003edc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003ee0:	d106      	bne.n	8003ef0 <chassis_rc_mode_selection+0x140>
				/* spinning chassis while follow yaw axis */
				act_mode = SELF_GYRO;
 8003ee2:	2302      	movs	r3, #2
 8003ee4:	73bb      	strb	r3, [r7, #14]
				/* update gimbal axis */
				chassis_update_gimbal_coord(chassis_hdlr, rc_hdlr);
 8003ee6:	6839      	ldr	r1, [r7, #0]
 8003ee8:	6878      	ldr	r0, [r7, #4]
 8003eea:	f7ff fbcd 	bl	8003688 <chassis_update_gimbal_coord>
 8003eee:	e021      	b.n	8003f34 <chassis_rc_mode_selection+0x184>
#ifdef MODE_DEBUG
			/* LD indicator, For debug purposes only */
#endif
			}

			else if(chassis_pc_mode_toggle == 1 && chassis_pc_submode_toggle == -1){
 8003ef0:	4b17      	ldr	r3, [pc, #92]	; (8003f50 <chassis_rc_mode_selection+0x1a0>)
 8003ef2:	f993 3000 	ldrsb.w	r3, [r3]
 8003ef6:	2b01      	cmp	r3, #1
 8003ef8:	d10c      	bne.n	8003f14 <chassis_rc_mode_selection+0x164>
 8003efa:	4b16      	ldr	r3, [pc, #88]	; (8003f54 <chassis_rc_mode_selection+0x1a4>)
 8003efc:	f993 3000 	ldrsb.w	r3, [r3]
 8003f00:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003f04:	d106      	bne.n	8003f14 <chassis_rc_mode_selection+0x164>
				/* chassis only follow yaw axis */
				act_mode = GIMBAL_FOLLOW;
 8003f06:	2301      	movs	r3, #1
 8003f08:	73bb      	strb	r3, [r7, #14]
				/* update gimbal axis */
				chassis_update_gimbal_coord(chassis_hdlr, rc_hdlr);
 8003f0a:	6839      	ldr	r1, [r7, #0]
 8003f0c:	6878      	ldr	r0, [r7, #4]
 8003f0e:	f7ff fbbb 	bl	8003688 <chassis_update_gimbal_coord>
 8003f12:	e00f      	b.n	8003f34 <chassis_rc_mode_selection+0x184>
#ifdef MODE_DEBUG
			/* LD indicator, For debug purposes only */
#endif
			}
			else if(chassis_pc_mode_toggle == 1 && chassis_pc_submode_toggle == 1){
 8003f14:	4b0e      	ldr	r3, [pc, #56]	; (8003f50 <chassis_rc_mode_selection+0x1a0>)
 8003f16:	f993 3000 	ldrsb.w	r3, [r3]
 8003f1a:	2b01      	cmp	r3, #1
 8003f1c:	d10a      	bne.n	8003f34 <chassis_rc_mode_selection+0x184>
 8003f1e:	4b0d      	ldr	r3, [pc, #52]	; (8003f54 <chassis_rc_mode_selection+0x1a4>)
 8003f20:	f993 3000 	ldrsb.w	r3, [r3]
 8003f24:	2b01      	cmp	r3, #1
 8003f26:	d105      	bne.n	8003f34 <chassis_rc_mode_selection+0x184>
				/* independent mode */
				act_mode = INDPET_MODE;
 8003f28:	2303      	movs	r3, #3
 8003f2a:	73bb      	strb	r3, [r7, #14]
				/* update ground axis */
				chassis_update_chassis_coord(chassis_hdlr, rc_hdlr);
 8003f2c:	6839      	ldr	r1, [r7, #0]
 8003f2e:	6878      	ldr	r0, [r7, #4]
 8003f30:	f7ff fd2e 	bl	8003990 <chassis_update_chassis_coord>
			}
		}// else patrol mode
	}//pc mode

	/* set modes */
	chassis_set_mode(chassis_hdlr, board_mode);
 8003f34:	7bfb      	ldrb	r3, [r7, #15]
 8003f36:	4619      	mov	r1, r3
 8003f38:	6878      	ldr	r0, [r7, #4]
 8003f3a:	f7ff fed5 	bl	8003ce8 <chassis_set_mode>
	chassis_set_act_mode(chassis_hdlr, act_mode);// act mode only works when debuging with rc
 8003f3e:	7bbb      	ldrb	r3, [r7, #14]
 8003f40:	4619      	mov	r1, r3
 8003f42:	6878      	ldr	r0, [r7, #4]
 8003f44:	f7ff fee0 	bl	8003d08 <chassis_set_act_mode>
}
 8003f48:	bf00      	nop
 8003f4a:	3710      	adds	r7, #16
 8003f4c:	46bd      	mov	sp, r7
 8003f4e:	bd80      	pop	{r7, pc}
 8003f50:	20000008 	.word	0x20000008
 8003f54:	20000009 	.word	0x20000009

08003f58 <Gimbal_Task_Function>:
	static uint8_t dynamic_offset_center_flag = 0;
#endif

/* With encoder mode, task execution time (per loop): 1ms */
void Gimbal_Task_Function(void const * argument)
{
 8003f58:	b5b0      	push	{r4, r5, r7, lr}
 8003f5a:	ed2d 8b02 	vpush	{d8}
 8003f5e:	b088      	sub	sp, #32
 8003f60:	af00      	add	r7, sp, #0
 8003f62:	6078      	str	r0, [r7, #4]

    /* USER CODE BEGIN Gimbal_Task_Function */
	/* gimbal task LD indicator */
	HAL_GPIO_WritePin(LED_Blue_GPIO_Port, LED_Blue_Pin, GPIO_PIN_SET);
 8003f64:	2201      	movs	r2, #1
 8003f66:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8003f6a:	48b5      	ldr	r0, [pc, #724]	; (8004240 <Gimbal_Task_Function+0x2e8>)
 8003f6c:	f007 ff96 	bl	800be9c <HAL_GPIO_WritePin>

	/* init gimbal task */
	gimbal_task_init(&gimbal);
 8003f70:	48b4      	ldr	r0, [pc, #720]	; (8004244 <Gimbal_Task_Function+0x2ec>)
 8003f72:	f000 f9b5 	bl	80042e0 <gimbal_task_init>
	/* define after-detection delay var here */
//	int16_t gimbal_control_counter=0;

	/* set task exec period */
	TickType_t xLastWakeTime;
	const TickType_t xFrequency = pdMS_TO_TICKS(1); // task exec period 1ms
 8003f76:	2301      	movs	r3, #1
 8003f78:	61bb      	str	r3, [r7, #24]

	/* init the task ticks */
	xLastWakeTime = xTaskGetTickCount();
 8003f7a:	f00b f9b7 	bl	800f2ec <xTaskGetTickCount>
 8003f7e:	4603      	mov	r3, r0
 8003f80:	60fb      	str	r3, [r7, #12]

#ifndef GIMBAL_MOTOR_DEBUG //for only test temp closed loop control
	for(;;){

	  /* mode selection */
	  gimbal_rc_mode_selection(&gimbal, &rc);
 8003f82:	49b1      	ldr	r1, [pc, #708]	; (8004248 <Gimbal_Task_Function+0x2f0>)
 8003f84:	48af      	ldr	r0, [pc, #700]	; (8004244 <Gimbal_Task_Function+0x2ec>)
 8003f86:	f000 fd8f 	bl	8004aa8 <gimbal_rc_mode_selection>

	  /* make sure offset already be set to the gyro */
	  if(imu_init_flag == 1)
 8003f8a:	4bb0      	ldr	r3, [pc, #704]	; (800424c <Gimbal_Task_Function+0x2f4>)
 8003f8c:	781b      	ldrb	r3, [r3, #0]
 8003f8e:	2b01      	cmp	r3, #1
 8003f90:	d103      	bne.n	8003f9a <Gimbal_Task_Function+0x42>
		 /* update gyroscope angle */
		 gimbal_gyro_update_abs_angle(&gimbal);
 8003f92:	48ac      	ldr	r0, [pc, #688]	; (8004244 <Gimbal_Task_Function+0x2ec>)
 8003f94:	f000 fb20 	bl	80045d8 <gimbal_gyro_update_abs_angle>
 8003f98:	e008      	b.n	8003fac <Gimbal_Task_Function+0x54>
	  else if(gimbal.gimbal_motor_mode == GYRO_MODE)
 8003f9a:	4baa      	ldr	r3, [pc, #680]	; (8004244 <Gimbal_Task_Function+0x2ec>)
 8003f9c:	f893 3ab0 	ldrb.w	r3, [r3, #2736]	; 0xab0
 8003fa0:	2b00      	cmp	r3, #0
 8003fa2:	d103      	bne.n	8003fac <Gimbal_Task_Function+0x54>
		  /* imu not ready -> deactivate gyro mode*/
		  gimbal.gimbal_act_mode = IDLE_MODE;
 8003fa4:	4ba7      	ldr	r3, [pc, #668]	; (8004244 <Gimbal_Task_Function+0x2ec>)
 8003fa6:	2204      	movs	r2, #4
 8003fa8:	f883 2ab1 	strb.w	r2, [r3, #2737]	; 0xab1

	  /************************************* MODE SELECTION START *************************************/
	  if(gimbal.gimbal_mode == IDLE_MODE){
 8003fac:	4ba5      	ldr	r3, [pc, #660]	; (8004244 <Gimbal_Task_Function+0x2ec>)
 8003fae:	f893 3ab2 	ldrb.w	r3, [r3, #2738]	; 0xab2
 8003fb2:	2b04      	cmp	r3, #4
 8003fb4:	d139      	bne.n	800402a <Gimbal_Task_Function+0xd2>
		  /* use ramp function to approximate zeros */
		  gimbal_get_ecd_fb_data(&gimbal,
 8003fb6:	4aa6      	ldr	r2, [pc, #664]	; (8004250 <Gimbal_Task_Function+0x2f8>)
 8003fb8:	49a6      	ldr	r1, [pc, #664]	; (8004254 <Gimbal_Task_Function+0x2fc>)
 8003fba:	48a2      	ldr	r0, [pc, #648]	; (8004244 <Gimbal_Task_Function+0x2ec>)
 8003fbc:	f000 fb46 	bl	800464c <gimbal_get_ecd_fb_data>
		  						   &(motor_data[yaw_id].motor_feedback),
		  						   &(motor_data[pitch_id].motor_feedback));
		  float temp_idle_yaw = gimbal.yaw_cur_rel_angle + (0-gimbal.yaw_cur_rel_angle)*ramp_calculate(&gimbal.yaw_ramp);
 8003fc0:	4ba0      	ldr	r3, [pc, #640]	; (8004244 <Gimbal_Task_Function+0x2ec>)
 8003fc2:	ed93 8a06 	vldr	s16, [r3, #24]
 8003fc6:	4b9f      	ldr	r3, [pc, #636]	; (8004244 <Gimbal_Task_Function+0x2ec>)
 8003fc8:	edd3 7a06 	vldr	s15, [r3, #24]
 8003fcc:	ed9f 7aa2 	vldr	s14, [pc, #648]	; 8004258 <Gimbal_Task_Function+0x300>
 8003fd0:	ee77 8a67 	vsub.f32	s17, s14, s15
 8003fd4:	48a1      	ldr	r0, [pc, #644]	; (800425c <Gimbal_Task_Function+0x304>)
 8003fd6:	f7fe ff17 	bl	8002e08 <ramp_calculate>
 8003fda:	eef0 7a40 	vmov.f32	s15, s0
 8003fde:	ee68 7aa7 	vmul.f32	s15, s17, s15
 8003fe2:	ee78 7a27 	vadd.f32	s15, s16, s15
 8003fe6:	edc7 7a05 	vstr	s15, [r7, #20]
		  float temp_idle_pitch = gimbal.pitch_cur_rel_angle + (0-gimbal.pitch_cur_rel_angle)*ramp_calculate(&gimbal.pitch_ramp);
 8003fea:	4b96      	ldr	r3, [pc, #600]	; (8004244 <Gimbal_Task_Function+0x2ec>)
 8003fec:	ed93 8a0a 	vldr	s16, [r3, #40]	; 0x28
 8003ff0:	4b94      	ldr	r3, [pc, #592]	; (8004244 <Gimbal_Task_Function+0x2ec>)
 8003ff2:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 8003ff6:	ed9f 7a98 	vldr	s14, [pc, #608]	; 8004258 <Gimbal_Task_Function+0x300>
 8003ffa:	ee77 8a67 	vsub.f32	s17, s14, s15
 8003ffe:	4898      	ldr	r0, [pc, #608]	; (8004260 <Gimbal_Task_Function+0x308>)
 8004000:	f7fe ff02 	bl	8002e08 <ramp_calculate>
 8004004:	eef0 7a40 	vmov.f32	s15, s0
 8004008:	ee68 7aa7 	vmul.f32	s15, s17, s15
 800400c:	ee78 7a27 	vadd.f32	s15, s16, s15
 8004010:	edc7 7a04 	vstr	s15, [r7, #16]
		  /* reset everything */
		  gimbal_set_limited_angle(&gimbal, temp_idle_yaw, temp_idle_pitch);
 8004014:	edd7 0a04 	vldr	s1, [r7, #16]
 8004018:	ed97 0a05 	vldr	s0, [r7, #20]
 800401c:	4889      	ldr	r0, [pc, #548]	; (8004244 <Gimbal_Task_Function+0x2ec>)
 800401e:	f000 fbd3 	bl	80047c8 <gimbal_set_limited_angle>
		  /* turn off dynamic center offset */
		  dynamic_offset_center_flag = 0;
 8004022:	4b90      	ldr	r3, [pc, #576]	; (8004264 <Gimbal_Task_Function+0x30c>)
 8004024:	2200      	movs	r2, #0
 8004026:	701a      	strb	r2, [r3, #0]
 8004028:	e0f6      	b.n	8004218 <Gimbal_Task_Function+0x2c0>
	  }
	  else{
		  /* reset ramp counter for next use */
		  gimbal.pitch_ramp.count = 0;
 800402a:	4b86      	ldr	r3, [pc, #536]	; (8004244 <Gimbal_Task_Function+0x2ec>)
 800402c:	2200      	movs	r2, #0
 800402e:	679a      	str	r2, [r3, #120]	; 0x78
		  gimbal.yaw_ramp.count = 0;
 8004030:	4b84      	ldr	r3, [pc, #528]	; (8004244 <Gimbal_Task_Function+0x2ec>)
 8004032:	2200      	movs	r2, #0
 8004034:	665a      	str	r2, [r3, #100]	; 0x64

		 if(dynamic_offset_center_flag == 0){
 8004036:	4b8b      	ldr	r3, [pc, #556]	; (8004264 <Gimbal_Task_Function+0x30c>)
 8004038:	781b      	ldrb	r3, [r3, #0]
 800403a:	2b00      	cmp	r3, #0
 800403c:	d123      	bne.n	8004086 <Gimbal_Task_Function+0x12e>
			for(int j=0;j<2;j++){
 800403e:	2300      	movs	r3, #0
 8004040:	61fb      	str	r3, [r7, #28]
 8004042:	e01a      	b.n	800407a <Gimbal_Task_Function+0x122>
				* 			  the original center error;
				* Second loop: continues the same operation, while the original
				* 			   center error introduced last time can be corrected.
				* */
				//FIXME: This can be removed by precisely adjusting PID parameters of motor
				gimbal_update_rc_rel_angle(&gimbal, &rc);//update current center value
 8004044:	4980      	ldr	r1, [pc, #512]	; (8004248 <Gimbal_Task_Function+0x2f0>)
 8004046:	487f      	ldr	r0, [pc, #508]	; (8004244 <Gimbal_Task_Function+0x2ec>)
 8004048:	f000 fc1a 	bl	8004880 <gimbal_update_rc_rel_angle>
				gimbal.yaw_ecd_center = gimbal.yaw_ecd_fb.rx_angle;//reset center value
 800404c:	4b7d      	ldr	r3, [pc, #500]	; (8004244 <Gimbal_Task_Function+0x2ec>)
 800404e:	f9b3 2052 	ldrsh.w	r2, [r3, #82]	; 0x52
 8004052:	4b7c      	ldr	r3, [pc, #496]	; (8004244 <Gimbal_Task_Function+0x2ec>)
 8004054:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e
				gimbal.yaw_cur_rel_angle = 0;//reset current rel angle to 0
 8004058:	4b7a      	ldr	r3, [pc, #488]	; (8004244 <Gimbal_Task_Function+0x2ec>)
 800405a:	f04f 0200 	mov.w	r2, #0
 800405e:	619a      	str	r2, [r3, #24]
				gimbal.pitch_ecd_center = gimbal.pitch_ecd_fb.rx_angle;//reset center value
 8004060:	4b78      	ldr	r3, [pc, #480]	; (8004244 <Gimbal_Task_Function+0x2ec>)
 8004062:	f9b3 205a 	ldrsh.w	r2, [r3, #90]	; 0x5a
 8004066:	4b77      	ldr	r3, [pc, #476]	; (8004244 <Gimbal_Task_Function+0x2ec>)
 8004068:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
				gimbal.pitch_cur_rel_angle = 0;//reset current rel angle to 0
 800406c:	4b75      	ldr	r3, [pc, #468]	; (8004244 <Gimbal_Task_Function+0x2ec>)
 800406e:	f04f 0200 	mov.w	r2, #0
 8004072:	629a      	str	r2, [r3, #40]	; 0x28
			for(int j=0;j<2;j++){
 8004074:	69fb      	ldr	r3, [r7, #28]
 8004076:	3301      	adds	r3, #1
 8004078:	61fb      	str	r3, [r7, #28]
 800407a:	69fb      	ldr	r3, [r7, #28]
 800407c:	2b01      	cmp	r3, #1
 800407e:	dde1      	ble.n	8004044 <Gimbal_Task_Function+0xec>
			}
			dynamic_offset_center_flag = 1;
 8004080:	4b78      	ldr	r3, [pc, #480]	; (8004264 <Gimbal_Task_Function+0x30c>)
 8004082:	2201      	movs	r2, #1
 8004084:	701a      	strb	r2, [r3, #0]
		 }

		 memcpy(&temp_pack, &uc_rx_pack, sizeof(UC_Recv_Pack_t));
 8004086:	4a78      	ldr	r2, [pc, #480]	; (8004268 <Gimbal_Task_Function+0x310>)
 8004088:	4b78      	ldr	r3, [pc, #480]	; (800426c <Gimbal_Task_Function+0x314>)
 800408a:	4614      	mov	r4, r2
 800408c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800408e:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
		 /* if operator wants to activate auto-aim AND the camera has detected the object */
		 if(gimbal.gimbal_mode == AUTO_AIM_MODE && temp_pack.target_num > -1){
 8004092:	4b6c      	ldr	r3, [pc, #432]	; (8004244 <Gimbal_Task_Function+0x2ec>)
 8004094:	f893 3ab2 	ldrb.w	r3, [r3, #2738]	; 0xab2
 8004098:	2b02      	cmp	r3, #2
 800409a:	d117      	bne.n	80040cc <Gimbal_Task_Function+0x174>
 800409c:	4b72      	ldr	r3, [pc, #456]	; (8004268 <Gimbal_Task_Function+0x310>)
 800409e:	f993 300c 	ldrsb.w	r3, [r3, #12]
 80040a2:	2b00      	cmp	r3, #0
 80040a4:	db12      	blt.n	80040cc <Gimbal_Task_Function+0x174>
			 /* copy parsed auto aim pack */
//			 memcpy(&temp_pack, &vision_pack, sizeof(CommVision_t));

			 /* activate auto aiming */
			 gimbal_update_autoaim_rel_angle(&gimbal, &rc, &temp_pack);
 80040a6:	4a70      	ldr	r2, [pc, #448]	; (8004268 <Gimbal_Task_Function+0x310>)
 80040a8:	4967      	ldr	r1, [pc, #412]	; (8004248 <Gimbal_Task_Function+0x2f0>)
 80040aa:	4866      	ldr	r0, [pc, #408]	; (8004244 <Gimbal_Task_Function+0x2ec>)
 80040ac:	f000 fd7c 	bl	8004ba8 <gimbal_update_autoaim_rel_angle>
			 /* set limited target angle */
			 gimbal_set_limited_angle(&gimbal, gimbal.yaw_tar_angle, gimbal.pitch_tar_angle);
 80040b0:	4b64      	ldr	r3, [pc, #400]	; (8004244 <Gimbal_Task_Function+0x2ec>)
 80040b2:	edd3 7a04 	vldr	s15, [r3, #16]
 80040b6:	4b63      	ldr	r3, [pc, #396]	; (8004244 <Gimbal_Task_Function+0x2ec>)
 80040b8:	ed93 7a08 	vldr	s14, [r3, #32]
 80040bc:	eef0 0a47 	vmov.f32	s1, s14
 80040c0:	eeb0 0a67 	vmov.f32	s0, s15
 80040c4:	485f      	ldr	r0, [pc, #380]	; (8004244 <Gimbal_Task_Function+0x2ec>)
 80040c6:	f000 fb7f 	bl	80047c8 <gimbal_set_limited_angle>
 80040ca:	e0a5      	b.n	8004218 <Gimbal_Task_Function+0x2c0>
		 }

		 /* artificial targeting */
		 else if(gimbal.gimbal_act_mode == GIMBAL_FOLLOW || \
 80040cc:	4b5d      	ldr	r3, [pc, #372]	; (8004244 <Gimbal_Task_Function+0x2ec>)
 80040ce:	f893 3ab1 	ldrb.w	r3, [r3, #2737]	; 0xab1
 80040d2:	2b01      	cmp	r3, #1
 80040d4:	d004      	beq.n	80040e0 <Gimbal_Task_Function+0x188>
			gimbal.gimbal_act_mode == INDPET_MODE){
 80040d6:	4b5b      	ldr	r3, [pc, #364]	; (8004244 <Gimbal_Task_Function+0x2ec>)
 80040d8:	f893 3ab1 	ldrb.w	r3, [r3, #2737]	; 0xab1
		 else if(gimbal.gimbal_act_mode == GIMBAL_FOLLOW || \
 80040dc:	2b03      	cmp	r3, #3
 80040de:	d111      	bne.n	8004104 <Gimbal_Task_Function+0x1ac>
			/* update gimbal rel angle */
			gimbal_update_rc_rel_angle(&gimbal, &rc);
 80040e0:	4959      	ldr	r1, [pc, #356]	; (8004248 <Gimbal_Task_Function+0x2f0>)
 80040e2:	4858      	ldr	r0, [pc, #352]	; (8004244 <Gimbal_Task_Function+0x2ec>)
 80040e4:	f000 fbcc 	bl	8004880 <gimbal_update_rc_rel_angle>
			/* set limited target angle */
			gimbal_set_limited_angle(&gimbal, gimbal.yaw_tar_angle, gimbal.pitch_tar_angle);
 80040e8:	4b56      	ldr	r3, [pc, #344]	; (8004244 <Gimbal_Task_Function+0x2ec>)
 80040ea:	edd3 7a04 	vldr	s15, [r3, #16]
 80040ee:	4b55      	ldr	r3, [pc, #340]	; (8004244 <Gimbal_Task_Function+0x2ec>)
 80040f0:	ed93 7a08 	vldr	s14, [r3, #32]
 80040f4:	eef0 0a47 	vmov.f32	s1, s14
 80040f8:	eeb0 0a67 	vmov.f32	s0, s15
 80040fc:	4851      	ldr	r0, [pc, #324]	; (8004244 <Gimbal_Task_Function+0x2ec>)
 80040fe:	f000 fb63 	bl	80047c8 <gimbal_set_limited_angle>
 8004102:	e089      	b.n	8004218 <Gimbal_Task_Function+0x2c0>

//			printf("%f,%f\r\n", gimbal.pitch_tar_angle, gimbal.pitch_cur_rel_angle);
		 }

		 else if(gimbal.gimbal_act_mode == GIMBAL_CENTER){
 8004104:	4b4f      	ldr	r3, [pc, #316]	; (8004244 <Gimbal_Task_Function+0x2ec>)
 8004106:	f893 3ab1 	ldrb.w	r3, [r3, #2737]	; 0xab1
 800410a:	2b00      	cmp	r3, #0
 800410c:	d111      	bne.n	8004132 <Gimbal_Task_Function+0x1da>
			/* update gimbal rel angle */
			gimbal_update_rc_rel_angle(&gimbal, &rc);
 800410e:	494e      	ldr	r1, [pc, #312]	; (8004248 <Gimbal_Task_Function+0x2f0>)
 8004110:	484c      	ldr	r0, [pc, #304]	; (8004244 <Gimbal_Task_Function+0x2ec>)
 8004112:	f000 fbb5 	bl	8004880 <gimbal_update_rc_rel_angle>
			/* set limited target angle */
			gimbal_set_limited_angle(&gimbal, gimbal.yaw_tar_angle, gimbal.pitch_tar_angle);
 8004116:	4b4b      	ldr	r3, [pc, #300]	; (8004244 <Gimbal_Task_Function+0x2ec>)
 8004118:	edd3 7a04 	vldr	s15, [r3, #16]
 800411c:	4b49      	ldr	r3, [pc, #292]	; (8004244 <Gimbal_Task_Function+0x2ec>)
 800411e:	ed93 7a08 	vldr	s14, [r3, #32]
 8004122:	eef0 0a47 	vmov.f32	s1, s14
 8004126:	eeb0 0a67 	vmov.f32	s0, s15
 800412a:	4846      	ldr	r0, [pc, #280]	; (8004244 <Gimbal_Task_Function+0x2ec>)
 800412c:	f000 fb4c 	bl	80047c8 <gimbal_set_limited_angle>
 8004130:	e072      	b.n	8004218 <Gimbal_Task_Function+0x2c0>
		 }

		 else if(gimbal.gimbal_act_mode == SELF_GYRO){
 8004132:	4b44      	ldr	r3, [pc, #272]	; (8004244 <Gimbal_Task_Function+0x2ec>)
 8004134:	f893 3ab1 	ldrb.w	r3, [r3, #2737]	; 0xab1
 8004138:	2b02      	cmp	r3, #2
 800413a:	d16d      	bne.n	8004218 <Gimbal_Task_Function+0x2c0>
			if(gimbal.gimbal_motor_mode == GYRO_MODE){
 800413c:	4b41      	ldr	r3, [pc, #260]	; (8004244 <Gimbal_Task_Function+0x2ec>)
 800413e:	f893 3ab0 	ldrb.w	r3, [r3, #2736]	; 0xab0
 8004142:	2b00      	cmp	r3, #0
 8004144:	d111      	bne.n	800416a <Gimbal_Task_Function+0x212>
				/* update gimbal rel ecd angle for pitch */
				gimbal_update_rc_rel_angle(&gimbal, &rc);
 8004146:	4940      	ldr	r1, [pc, #256]	; (8004248 <Gimbal_Task_Function+0x2f0>)
 8004148:	483e      	ldr	r0, [pc, #248]	; (8004244 <Gimbal_Task_Function+0x2ec>)
 800414a:	f000 fb99 	bl	8004880 <gimbal_update_rc_rel_angle>
				/* set limited target angle */
				gimbal_set_limited_angle(&gimbal, gimbal.yaw_tar_angle, gimbal.pitch_tar_angle);
 800414e:	4b3d      	ldr	r3, [pc, #244]	; (8004244 <Gimbal_Task_Function+0x2ec>)
 8004150:	edd3 7a04 	vldr	s15, [r3, #16]
 8004154:	4b3b      	ldr	r3, [pc, #236]	; (8004244 <Gimbal_Task_Function+0x2ec>)
 8004156:	ed93 7a08 	vldr	s14, [r3, #32]
 800415a:	eef0 0a47 	vmov.f32	s1, s14
 800415e:	eeb0 0a67 	vmov.f32	s0, s15
 8004162:	4838      	ldr	r0, [pc, #224]	; (8004244 <Gimbal_Task_Function+0x2ec>)
 8004164:	f000 fb30 	bl	80047c8 <gimbal_set_limited_angle>
 8004168:	e056      	b.n	8004218 <Gimbal_Task_Function+0x2c0>
			}
			/* Dummy version of self gyro based on encoder */
			else if(gimbal.gimbal_motor_mode == ENCODE_MODE){
 800416a:	4b36      	ldr	r3, [pc, #216]	; (8004244 <Gimbal_Task_Function+0x2ec>)
 800416c:	f893 3ab0 	ldrb.w	r3, [r3, #2736]	; 0xab0
 8004170:	2b01      	cmp	r3, #1
 8004172:	d151      	bne.n	8004218 <Gimbal_Task_Function+0x2c0>
					gimbal_update_rc_rel_angle(&gimbal, &rc);
 8004174:	4934      	ldr	r1, [pc, #208]	; (8004248 <Gimbal_Task_Function+0x2f0>)
 8004176:	4833      	ldr	r0, [pc, #204]	; (8004244 <Gimbal_Task_Function+0x2ec>)
 8004178:	f000 fb82 	bl	8004880 <gimbal_update_rc_rel_angle>
					if(abs(rc.ctrl.ch0)<= 5){
 800417c:	4b32      	ldr	r3, [pc, #200]	; (8004248 <Gimbal_Task_Function+0x2f0>)
 800417e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004182:	2b00      	cmp	r3, #0
 8004184:	bfb8      	it	lt
 8004186:	425b      	neglt	r3, r3
 8004188:	b29b      	uxth	r3, r3
 800418a:	2b05      	cmp	r3, #5
 800418c:	d837      	bhi.n	80041fe <Gimbal_Task_Function+0x2a6>
						/* Assume we have the angular velocity of the chassis */
						gimbal.axis.wz = ( CHASSIS_ECD_CONST_OMEGA * 0.4) / 0.05;//CHASSIS_ANG_VEL* chassis_radius/gimbal_radius(meter)
 800418e:	4b2d      	ldr	r3, [pc, #180]	; (8004244 <Gimbal_Task_Function+0x2ec>)
 8004190:	4a37      	ldr	r2, [pc, #220]	; (8004270 <Gimbal_Task_Function+0x318>)
 8004192:	645a      	str	r2, [r3, #68]	; 0x44
						/* rpm = 1/60 * rps = 1/60 * 2*pi rad/s */
						gimbal_set_limited_angle(&gimbal, gimbal.yaw_cur_rel_angle - (gimbal.axis.wz*2*PI/60)*0.00057,//keep tracking rpm
 8004194:	4b2b      	ldr	r3, [pc, #172]	; (8004244 <Gimbal_Task_Function+0x2ec>)
 8004196:	699b      	ldr	r3, [r3, #24]
 8004198:	4618      	mov	r0, r3
 800419a:	f7fc f9d5 	bl	8000548 <__aeabi_f2d>
 800419e:	4604      	mov	r4, r0
 80041a0:	460d      	mov	r5, r1
 80041a2:	4b28      	ldr	r3, [pc, #160]	; (8004244 <Gimbal_Task_Function+0x2ec>)
 80041a4:	edd3 7a11 	vldr	s15, [r3, #68]	; 0x44
 80041a8:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80041ac:	ed9f 7a31 	vldr	s14, [pc, #196]	; 8004274 <Gimbal_Task_Function+0x31c>
 80041b0:	ee67 7a87 	vmul.f32	s15, s15, s14
 80041b4:	ed9f 7a30 	vldr	s14, [pc, #192]	; 8004278 <Gimbal_Task_Function+0x320>
 80041b8:	eec7 6a87 	vdiv.f32	s13, s15, s14
 80041bc:	ee16 0a90 	vmov	r0, s13
 80041c0:	f7fc f9c2 	bl	8000548 <__aeabi_f2d>
 80041c4:	a31c      	add	r3, pc, #112	; (adr r3, 8004238 <Gimbal_Task_Function+0x2e0>)
 80041c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80041ca:	f7fc fa15 	bl	80005f8 <__aeabi_dmul>
 80041ce:	4602      	mov	r2, r0
 80041d0:	460b      	mov	r3, r1
 80041d2:	4620      	mov	r0, r4
 80041d4:	4629      	mov	r1, r5
 80041d6:	f7fc f857 	bl	8000288 <__aeabi_dsub>
 80041da:	4602      	mov	r2, r0
 80041dc:	460b      	mov	r3, r1
 80041de:	4610      	mov	r0, r2
 80041e0:	4619      	mov	r1, r3
 80041e2:	f7fc fce1 	bl	8000ba8 <__aeabi_d2f>
 80041e6:	4602      	mov	r2, r0
 80041e8:	4b16      	ldr	r3, [pc, #88]	; (8004244 <Gimbal_Task_Function+0x2ec>)
 80041ea:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 80041ee:	eef0 0a67 	vmov.f32	s1, s15
 80041f2:	ee00 2a10 	vmov	s0, r2
 80041f6:	4813      	ldr	r0, [pc, #76]	; (8004244 <Gimbal_Task_Function+0x2ec>)
 80041f8:	f000 fae6 	bl	80047c8 <gimbal_set_limited_angle>
 80041fc:	e00c      	b.n	8004218 <Gimbal_Task_Function+0x2c0>
														gimbal.pitch_cur_rel_angle);
					}
					else{
						/* set limited target angle */
						gimbal_set_limited_angle(&gimbal, gimbal.yaw_tar_angle, gimbal.pitch_tar_angle);
 80041fe:	4b11      	ldr	r3, [pc, #68]	; (8004244 <Gimbal_Task_Function+0x2ec>)
 8004200:	edd3 7a04 	vldr	s15, [r3, #16]
 8004204:	4b0f      	ldr	r3, [pc, #60]	; (8004244 <Gimbal_Task_Function+0x2ec>)
 8004206:	ed93 7a08 	vldr	s14, [r3, #32]
 800420a:	eef0 0a47 	vmov.f32	s1, s14
 800420e:	eeb0 0a67 	vmov.f32	s0, s15
 8004212:	480c      	ldr	r0, [pc, #48]	; (8004244 <Gimbal_Task_Function+0x2ec>)
 8004214:	f000 fad8 	bl	80047c8 <gimbal_set_limited_angle>

		}
	}//None IDLE MODE else

	 /* set motor voltage through cascade pid controller */
	 gimbal_cmd_exec(&gimbal, DUAL_LOOP_PID_CONTROL);
 8004218:	2101      	movs	r1, #1
 800421a:	480a      	ldr	r0, [pc, #40]	; (8004244 <Gimbal_Task_Function+0x2ec>)
 800421c:	f000 fd92 	bl	8004d44 <gimbal_cmd_exec>

	 /* update rel angle and send to chassis */
	 gimbal_update_comm_info(&gimbal, &gimbal_angle_message.message);
 8004220:	4916      	ldr	r1, [pc, #88]	; (800427c <Gimbal_Task_Function+0x324>)
 8004222:	4808      	ldr	r0, [pc, #32]	; (8004244 <Gimbal_Task_Function+0x2ec>)
 8004224:	f000 fb08 	bl	8004838 <gimbal_update_comm_info>

	 /* delay until wake time */
	 vTaskDelayUntil(&xLastWakeTime, xFrequency);
 8004228:	f107 030c 	add.w	r3, r7, #12
 800422c:	69b9      	ldr	r1, [r7, #24]
 800422e:	4618      	mov	r0, r3
 8004230:	f00a fea0 	bl	800ef74 <vTaskDelayUntil>
	  gimbal_rc_mode_selection(&gimbal, &rc);
 8004234:	e6a5      	b.n	8003f82 <Gimbal_Task_Function+0x2a>
 8004236:	bf00      	nop
 8004238:	adea8976 	.word	0xadea8976
 800423c:	3f42ad81 	.word	0x3f42ad81
 8004240:	40021c00 	.word	0x40021c00
 8004244:	200047c0 	.word	0x200047c0
 8004248:	2000d6b0 	.word	0x2000d6b0
 800424c:	20000525 	.word	0x20000525
 8004250:	200055e4 	.word	0x200055e4
 8004254:	20005550 	.word	0x20005550
 8004258:	00000000 	.word	0x00000000
 800425c:	20004824 	.word	0x20004824
 8004260:	20004838 	.word	0x20004838
 8004264:	20000524 	.word	0x20000524
 8004268:	2000d62c 	.word	0x2000d62c
 800426c:	2000d7b0 	.word	0x2000d7b0
 8004270:	44700000 	.word	0x44700000
 8004274:	40490fdb 	.word	0x40490fdb
 8004278:	42700000 	.word	0x42700000
 800427c:	20000088 	.word	0x20000088

08004280 <gimbal_set_mode>:
 * @brief     set the gimbal board work mode:
 * 				patrol | detected armor | Auto_Poilt | IDLE(no action) | Debug(remote control)
 * @param[in] gimbal: main gimbal handler
 * @param[in] mode: Board work mode
 * */
void gimbal_set_mode(Gimbal_t *gbal, BoardMode_t mode){
 8004280:	b480      	push	{r7}
 8004282:	b083      	sub	sp, #12
 8004284:	af00      	add	r7, sp, #0
 8004286:	6078      	str	r0, [r7, #4]
 8004288:	460b      	mov	r3, r1
 800428a:	70fb      	strb	r3, [r7, #3]
	gbal->gimbal_mode = mode;
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	78fa      	ldrb	r2, [r7, #3]
 8004290:	f883 2ab2 	strb.w	r2, [r3, #2738]	; 0xab2
}
 8004294:	bf00      	nop
 8004296:	370c      	adds	r7, #12
 8004298:	46bd      	mov	sp, r7
 800429a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800429e:	4770      	bx	lr

080042a0 <gimbal_set_act_mode>:
 * @brief     determime the mode for gimbal actions:
 * 				follow gimbal (master) | follow chassis (slave) or independent
 * @param[in] gimbal: main gimbal handler
 * @param[in] mode: act mode
 * */
void gimbal_set_act_mode(Gimbal_t *gbal, BoardActMode_t mode){
 80042a0:	b480      	push	{r7}
 80042a2:	b083      	sub	sp, #12
 80042a4:	af00      	add	r7, sp, #0
 80042a6:	6078      	str	r0, [r7, #4]
 80042a8:	460b      	mov	r3, r1
 80042aa:	70fb      	strb	r3, [r7, #3]
	gbal->gimbal_act_mode = mode;
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	78fa      	ldrb	r2, [r7, #3]
 80042b0:	f883 2ab1 	strb.w	r2, [r3, #2737]	; 0xab1
}
 80042b4:	bf00      	nop
 80042b6:	370c      	adds	r7, #12
 80042b8:	46bd      	mov	sp, r7
 80042ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042be:	4770      	bx	lr

080042c0 <gimbal_set_motor_mode>:
/*
 * @brief 	  set motor mode: gyro | encoder
 * @param[in] gimbal: main gimbal handler
 * @param[in] mode: motor mode
 * */
void gimbal_set_motor_mode(Gimbal_t *gbal, GimbalMotorMode_t mode){
 80042c0:	b480      	push	{r7}
 80042c2:	b083      	sub	sp, #12
 80042c4:	af00      	add	r7, sp, #0
 80042c6:	6078      	str	r0, [r7, #4]
 80042c8:	460b      	mov	r3, r1
 80042ca:	70fb      	strb	r3, [r7, #3]
	gbal->gimbal_motor_mode = mode;
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	78fa      	ldrb	r2, [r7, #3]
 80042d0:	f883 2ab0 	strb.w	r2, [r3, #2736]	; 0xab0
}
 80042d4:	bf00      	nop
 80042d6:	370c      	adds	r7, #12
 80042d8:	46bd      	mov	sp, r7
 80042da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042de:	4770      	bx	lr

080042e0 <gimbal_task_init>:

/*
 * @brief     the initialization process of the gimbal task,
 * @param[in] gimbal: main gimbal handler
 * */
void gimbal_task_init(Gimbal_t *gbal){
 80042e0:	b580      	push	{r7, lr}
 80042e2:	b082      	sub	sp, #8
 80042e4:	af00      	add	r7, sp, #0
 80042e6:	6078      	str	r0, [r7, #4]
	/* reset rc data */
	rc.ctrl.ch0 = 0;
 80042e8:	4b32      	ldr	r3, [pc, #200]	; (80043b4 <gimbal_task_init+0xd4>)
 80042ea:	2200      	movs	r2, #0
 80042ec:	801a      	strh	r2, [r3, #0]
	rc.ctrl.ch1 = 0;
 80042ee:	4b31      	ldr	r3, [pc, #196]	; (80043b4 <gimbal_task_init+0xd4>)
 80042f0:	2200      	movs	r2, #0
 80042f2:	805a      	strh	r2, [r3, #2]
	rc.ctrl.ch2 = 0;
 80042f4:	4b2f      	ldr	r3, [pc, #188]	; (80043b4 <gimbal_task_init+0xd4>)
 80042f6:	2200      	movs	r2, #0
 80042f8:	809a      	strh	r2, [r3, #4]
	rc.ctrl.ch3 = 0;
 80042fa:	4b2e      	ldr	r3, [pc, #184]	; (80043b4 <gimbal_task_init+0xd4>)
 80042fc:	2200      	movs	r2, #0
 80042fe:	80da      	strh	r2, [r3, #6]
	rc.ctrl.s1 = SW_MID;
 8004300:	4b2c      	ldr	r3, [pc, #176]	; (80043b4 <gimbal_task_init+0xd4>)
 8004302:	2203      	movs	r2, #3
 8004304:	721a      	strb	r2, [r3, #8]
	rc.ctrl.s2 = SW_MID;
 8004306:	4b2b      	ldr	r3, [pc, #172]	; (80043b4 <gimbal_task_init+0xd4>)
 8004308:	2203      	movs	r2, #3
 800430a:	725a      	strb	r2, [r3, #9]

	/* Waiting for imu to be set normal temp */
	osDelay(GIMBAL_INIT_TIME_MS);
 800430c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8004310:	f00a fb07 	bl	800e922 <osDelay>

	/* init motor pid */
	// angular pid based on radian(-pi, pi), speed pid based on rpm(-15000, 15000)
	motor_init(yaw_id, max_out_angle_yaw,  max_I_out_angle_yaw, max_err_angle_yaw, kp_angle_yaw, ki_angle_yaw, kd_angle_yaw,
 8004314:	ed9f 5a28 	vldr	s10, [pc, #160]	; 80043b8 <gimbal_task_init+0xd8>
 8004318:	eef6 4a00 	vmov.f32	s9, #96	; 0x3f000000  0.5
 800431c:	ed9f 4a27 	vldr	s8, [pc, #156]	; 80043bc <gimbal_task_init+0xdc>
 8004320:	eddf 3a27 	vldr	s7, [pc, #156]	; 80043c0 <gimbal_task_init+0xe0>
 8004324:	ed9f 3a27 	vldr	s6, [pc, #156]	; 80043c4 <gimbal_task_init+0xe4>
 8004328:	eddf 2a27 	vldr	s5, [pc, #156]	; 80043c8 <gimbal_task_init+0xe8>
 800432c:	f643 2298 	movw	r2, #15000	; 0x3a98
 8004330:	ed9f 2a21 	vldr	s4, [pc, #132]	; 80043b8 <gimbal_task_init+0xd8>
 8004334:	eddf 1a21 	vldr	s3, [pc, #132]	; 80043bc <gimbal_task_init+0xdc>
 8004338:	ed9f 1a24 	vldr	s2, [pc, #144]	; 80043cc <gimbal_task_init+0xec>
 800433c:	eddf 0a24 	vldr	s1, [pc, #144]	; 80043d0 <gimbal_task_init+0xf0>
 8004340:	ed9f 0a1d 	vldr	s0, [pc, #116]	; 80043b8 <gimbal_task_init+0xd8>
 8004344:	f241 3188 	movw	r1, #5000	; 0x1388
 8004348:	2004      	movs	r0, #4
 800434a:	f002 fc59 	bl	8006c00 <motor_init>
					   max_out_spd_yaw, max_I_out_spd_yaw, max_err_spd_yaw, kp_spd_yaw, ki_spd_yaw, kd_spd_yaw,
					   kf_spd_yaw);//spd ff gain
	motor_init(pitch_id, max_out_angle_pitch,  max_I_out_angle_pitch, max_err_angle_pitch, kp_angle_pitch, ki_angle_pitch, kd_angle_pitch,
 800434e:	ed9f 5a1a 	vldr	s10, [pc, #104]	; 80043b8 <gimbal_task_init+0xd8>
 8004352:	eddf 4a1a 	vldr	s9, [pc, #104]	; 80043bc <gimbal_task_init+0xdc>
 8004356:	ed9f 4a1f 	vldr	s8, [pc, #124]	; 80043d4 <gimbal_task_init+0xf4>
 800435a:	eddf 3a1f 	vldr	s7, [pc, #124]	; 80043d8 <gimbal_task_init+0xf8>
 800435e:	ed9f 3a19 	vldr	s6, [pc, #100]	; 80043c4 <gimbal_task_init+0xe4>
 8004362:	eddf 2a19 	vldr	s5, [pc, #100]	; 80043c8 <gimbal_task_init+0xe8>
 8004366:	f643 2298 	movw	r2, #15000	; 0x3a98
 800436a:	ed9f 2a13 	vldr	s4, [pc, #76]	; 80043b8 <gimbal_task_init+0xd8>
 800436e:	eddf 1a1b 	vldr	s3, [pc, #108]	; 80043dc <gimbal_task_init+0xfc>
 8004372:	ed9f 1a1b 	vldr	s2, [pc, #108]	; 80043e0 <gimbal_task_init+0x100>
 8004376:	eddf 0a1b 	vldr	s1, [pc, #108]	; 80043e4 <gimbal_task_init+0x104>
 800437a:	ed9f 0a0f 	vldr	s0, [pc, #60]	; 80043b8 <gimbal_task_init+0xd8>
 800437e:	f241 3188 	movw	r1, #5000	; 0x1388
 8004382:	2005      	movs	r0, #5
 8004384:	f002 fc3c 	bl	8006c00 <motor_init>
					     max_out_spd_pitch, max_I_out_spd_pitch, max_err_spd_pitch, kp_spd_pitch, ki_spd_pitch, kd_spd_pitch,
					     kf_spd_pitch);//spd ff gain

	/* set init gimbal mode */
	gimbal_set_mode(gbal, PATROL_MODE);     // patrol mode
 8004388:	2100      	movs	r1, #0
 800438a:	6878      	ldr	r0, [r7, #4]
 800438c:	f7ff ff78 	bl	8004280 <gimbal_set_mode>
	gimbal_set_act_mode(gbal, INDPET_MODE); // indepedent mode
 8004390:	2103      	movs	r1, #3
 8004392:	6878      	ldr	r0, [r7, #4]
 8004394:	f7ff ff84 	bl	80042a0 <gimbal_set_act_mode>
	gimbal_set_motor_mode(gbal, ENCODE_MODE);
 8004398:	2101      	movs	r1, #1
 800439a:	6878      	ldr	r0, [r7, #4]
 800439c:	f7ff ff90 	bl	80042c0 <gimbal_set_motor_mode>

	/* reset gimbal data */
	gimbal_reset_data(gbal);
 80043a0:	6878      	ldr	r0, [r7, #4]
 80043a2:	f000 f825 	bl	80043f0 <gimbal_reset_data>

	/* set comm packs init target number */
	gimbal_angle_message.message.vision.target_num = 0;
 80043a6:	4b10      	ldr	r3, [pc, #64]	; (80043e8 <gimbal_task_init+0x108>)
 80043a8:	2200      	movs	r2, #0
 80043aa:	615a      	str	r2, [r3, #20]
}
 80043ac:	bf00      	nop
 80043ae:	3708      	adds	r7, #8
 80043b0:	46bd      	mov	sp, r7
 80043b2:	bd80      	pop	{r7, pc}
 80043b4:	2000d6b0 	.word	0x2000d6b0
 80043b8:	00000000 	.word	0x00000000
 80043bc:	3dcccccd 	.word	0x3dcccccd
 80043c0:	42700000 	.word	0x42700000
 80043c4:	459c4000 	.word	0x459c4000
 80043c8:	453b8000 	.word	0x453b8000
 80043cc:	44098000 	.word	0x44098000
 80043d0:	43fa0000 	.word	0x43fa0000
 80043d4:	3e4ccccd 	.word	0x3e4ccccd
 80043d8:	43660000 	.word	0x43660000
 80043dc:	3d4ccccd 	.word	0x3d4ccccd
 80043e0:	44188000 	.word	0x44188000
 80043e4:	42c80000 	.word	0x42c80000
 80043e8:	20000084 	.word	0x20000084
 80043ec:	00000000 	.word	0x00000000

080043f0 <gimbal_reset_data>:

/*
 * @brief     Reset all data internal gimbal struct
 * @param[in] gimbal: main gimbal handler
 * */
void gimbal_reset_data(Gimbal_t *gbal){
 80043f0:	b580      	push	{r7, lr}
 80043f2:	b082      	sub	sp, #8
 80043f4:	af00      	add	r7, sp, #0
 80043f6:	6078      	str	r0, [r7, #4]
	gbal->yaw_ang_rate = 0.0f;			//not used
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	f04f 0200 	mov.w	r2, #0
 80043fe:	601a      	str	r2, [r3, #0]
	gbal->pitch_ang_rate = 0.0f;        //not used
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	f04f 0200 	mov.w	r2, #0
 8004406:	605a      	str	r2, [r3, #4]
	gbal->yaw_speed_rate = 0.0f;		//not used
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	f04f 0200 	mov.w	r2, #0
 800440e:	609a      	str	r2, [r3, #8]
	gbal->pitch_speed_rate = 0.0f;		//not used
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	f04f 0200 	mov.w	r2, #0
 8004416:	60da      	str	r2, [r3, #12]

	gbal->yaw_cur_abs_angle = 0.0f;
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	f04f 0200 	mov.w	r2, #0
 800441e:	615a      	str	r2, [r3, #20]
	gbal->yaw_prev_angle = 0.0f;
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	f04f 0200 	mov.w	r2, #0
 8004426:	61da      	str	r2, [r3, #28]
	gbal->pitch_cur_abs_angle = 0.0f;
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	f04f 0200 	mov.w	r2, #0
 800442e:	625a      	str	r2, [r3, #36]	; 0x24

	gbal->yaw_cur_rel_angle = 0.0f;
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	f04f 0200 	mov.w	r2, #0
 8004436:	619a      	str	r2, [r3, #24]
	gbal->pitch_cur_rel_angle = 0.0f;
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	f04f 0200 	mov.w	r2, #0
 800443e:	629a      	str	r2, [r3, #40]	; 0x28

	gbal->yaw_turns_count = 0;
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	2200      	movs	r2, #0
 8004444:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
	gbal->yaw_ecd_center = YAW_ECD_CENTER;					//center position of the yaw motor - encoder
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	f44f 721b 	mov.w	r2, #620	; 0x26c
 800444e:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e
	gbal->pitch_ecd_center = PITCH_ECD_CENTER;
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	f640 52ac 	movw	r2, #3500	; 0xdac
 8004458:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50

	gbal->gyro_offset_slope = -1.84228e-10;
 800445c:	6879      	ldr	r1, [r7, #4]
 800445e:	a347      	add	r3, pc, #284	; (adr r3, 800457c <gimbal_reset_data+0x18c>)
 8004460:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004464:	e9c1 230c 	strd	r2, r3, [r1, #48]	; 0x30
	gbal->gyro_offset_count = 0;
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	2200      	movs	r2, #0
 800446c:	639a      	str	r2, [r3, #56]	; 0x38
	gbal->euler_angle.timestamp = dwt_getCnt_us();
 800446e:	f002 fb21 	bl	8006ab4 <dwt_getCnt_us>
 8004472:	4602      	mov	r2, r0
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8

	gbal->yaw_tar_angle = 0.0f;
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	f04f 0200 	mov.w	r2, #0
 8004480:	611a      	str	r2, [r3, #16]
	gbal->pitch_tar_angle = 0.0f;
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	f04f 0200 	mov.w	r2, #0
 8004488:	621a      	str	r2, [r3, #32]
	gbal->yaw_tar_spd = 0.0f;
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	2200      	movs	r2, #0
 800448e:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
	gbal->pitch_tar_spd = 0.0f;
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	2200      	movs	r2, #0
 8004496:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a

	gbal->axis.vx = 0;
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	f04f 0200 	mov.w	r2, #0
 80044a0:	63da      	str	r2, [r3, #60]	; 0x3c
	gbal->axis.vy = 0;
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	f04f 0200 	mov.w	r2, #0
 80044a8:	641a      	str	r2, [r3, #64]	; 0x40
	gbal->axis.wz = 0;
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	f04f 0200 	mov.w	r2, #0
 80044b0:	645a      	str	r2, [r3, #68]	; 0x44

	init_folp_filter(&gbal->folp_f, 0.95f);
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	f603 2374 	addw	r3, r3, #2676	; 0xa74
 80044b8:	ed9f 0a2d 	vldr	s0, [pc, #180]	; 8004570 <gimbal_reset_data+0x180>
 80044bc:	4618      	mov	r0, r3
 80044be:	f7fe fdc1 	bl	8003044 <init_folp_filter>

	init_ewma_filter(&gbal->ewma_f_x, 0.50f);//0.65 for older client
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	33cc      	adds	r3, #204	; 0xcc
 80044c6:	eeb6 0a00 	vmov.f32	s0, #96	; 0x3f000000  0.5
 80044ca:	4618      	mov	r0, r3
 80044cc:	f7fe fe28 	bl	8003120 <init_ewma_filter>
	init_ewma_filter(&gbal->ewma_f_y, 0.50f);//0.6 for older client
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	33d8      	adds	r3, #216	; 0xd8
 80044d4:	eeb6 0a00 	vmov.f32	s0, #96	; 0x3f000000  0.5
 80044d8:	4618      	mov	r0, r3
 80044da:	f7fe fe21 	bl	8003120 <init_ewma_filter>
	init_ewma_filter(&gbal->ewma_f_aim_yaw, 0.95f);//0.65 for older client
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	f603 235c 	addw	r3, r3, #2652	; 0xa5c
 80044e4:	ed9f 0a22 	vldr	s0, [pc, #136]	; 8004570 <gimbal_reset_data+0x180>
 80044e8:	4618      	mov	r0, r3
 80044ea:	f7fe fe19 	bl	8003120 <init_ewma_filter>
	init_ewma_filter(&gbal->ewma_f_aim_pitch, 0.95f);//0.6 for older client
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	f603 2368 	addw	r3, r3, #2664	; 0xa68
 80044f4:	ed9f 0a1e 	vldr	s0, [pc, #120]	; 8004570 <gimbal_reset_data+0x180>
 80044f8:	4618      	mov	r0, r3
 80044fa:	f7fe fe11 	bl	8003120 <init_ewma_filter>

	init_swm_filter(&gbal->swm_f_x, 50);// window size 50
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	33e4      	adds	r3, #228	; 0xe4
 8004502:	2132      	movs	r1, #50	; 0x32
 8004504:	4618      	mov	r0, r3
 8004506:	f7fe fe71 	bl	80031ec <init_swm_filter>
	init_swm_filter(&gbal->swm_f_y, 50);
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	f503 63b4 	add.w	r3, r3, #1440	; 0x5a0
 8004510:	2132      	movs	r1, #50	; 0x32
 8004512:	4618      	mov	r0, r3
 8004514:	f7fe fe6a 	bl	80031ec <init_swm_filter>

	memset(&(gbal->ahrs_sensor), 0, sizeof(AhrsSensor_t));
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	338c      	adds	r3, #140	; 0x8c
 800451c:	2230      	movs	r2, #48	; 0x30
 800451e:	2100      	movs	r1, #0
 8004520:	4618      	mov	r0, r3
 8004522:	f00b feb9 	bl	8010298 <memset>
	memset(&(gbal->euler_angle), 0, sizeof(Attitude_t));
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	33bc      	adds	r3, #188	; 0xbc
 800452a:	2210      	movs	r2, #16
 800452c:	2100      	movs	r1, #0
 800452e:	4618      	mov	r0, r3
 8004530:	f00b feb2 	bl	8010298 <memset>
	memset(&(gbal->yaw_ecd_fb), 0, sizeof(Motor_Feedback_Data_t));
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	3352      	adds	r3, #82	; 0x52
 8004538:	2208      	movs	r2, #8
 800453a:	2100      	movs	r1, #0
 800453c:	4618      	mov	r0, r3
 800453e:	f00b feab 	bl	8010298 <memset>
	memset(&(gbal->pitch_ecd_fb), 0, sizeof(Motor_Feedback_Data_t));
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	335a      	adds	r3, #90	; 0x5a
 8004546:	2208      	movs	r2, #8
 8004548:	2100      	movs	r1, #0
 800454a:	4618      	mov	r0, r3
 800454c:	f00b fea4 	bl	8010298 <memset>

	kalmanCreate(&(gbal->kalman_f), 0.0005, 0.02);
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	f603 2384 	addw	r3, r3, #2692	; 0xa84
 8004556:	eddf 0a07 	vldr	s1, [pc, #28]	; 8004574 <gimbal_reset_data+0x184>
 800455a:	ed9f 0a07 	vldr	s0, [pc, #28]	; 8004578 <gimbal_reset_data+0x188>
 800455e:	4618      	mov	r0, r3
 8004560:	f7fe fc86 	bl	8002e70 <kalmanCreate>
}
 8004564:	bf00      	nop
 8004566:	3708      	adds	r7, #8
 8004568:	46bd      	mov	sp, r7
 800456a:	bd80      	pop	{r7, pc}
 800456c:	f3af 8000 	nop.w
 8004570:	3f733333 	.word	0x3f733333
 8004574:	3ca3d70a 	.word	0x3ca3d70a
 8004578:	3a03126f 	.word	0x3a03126f
 800457c:	4de6c37d 	.word	0x4de6c37d
 8004580:	bde951f2 	.word	0xbde951f2

08004584 <gimbal_get_raw_mpu_data>:
/******************  MODE SELECTION FUNCTIONS BELOW ********************/
void gimbal_get_raw_mpu_data(Gimbal_t *gbal, IMU_t *imu_hldr){
 8004584:	b580      	push	{r7, lr}
 8004586:	b082      	sub	sp, #8
 8004588:	af00      	add	r7, sp, #0
 800458a:	6078      	str	r0, [r7, #4]
 800458c:	6039      	str	r1, [r7, #0]
	memcpy(&(gbal->ahrs_sensor), &(imu_hldr->ahrs_sensor), sizeof(AhrsSensor_t));
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	f103 008c 	add.w	r0, r3, #140	; 0x8c
 8004594:	683b      	ldr	r3, [r7, #0]
 8004596:	3348      	adds	r3, #72	; 0x48
 8004598:	2230      	movs	r2, #48	; 0x30
 800459a:	4619      	mov	r1, r3
 800459c:	f00b fe6e 	bl	801027c <memcpy>
}
 80045a0:	bf00      	nop
 80045a2:	3708      	adds	r7, #8
 80045a4:	46bd      	mov	sp, r7
 80045a6:	bd80      	pop	{r7, pc}

080045a8 <gimbal_get_euler_angle>:
/*
 * @brief     Copy the gyroscope data from imu and calculate quaternion
 * 			  and euler's angle through attitude-breakdown algorithms.
 * @param[in] gimbal: main gimbal handler
 * */
void gimbal_get_euler_angle(Gimbal_t *gbal){
 80045a8:	b580      	push	{r7, lr}
 80045aa:	b082      	sub	sp, #8
 80045ac:	af00      	add	r7, sp, #0
 80045ae:	6078      	str	r0, [r7, #4]
	gimbal_get_raw_mpu_data(gbal, &imu); // copy data to avoid mem leaks
 80045b0:	4908      	ldr	r1, [pc, #32]	; (80045d4 <gimbal_get_euler_angle+0x2c>)
 80045b2:	6878      	ldr	r0, [r7, #4]
 80045b4:	f7ff ffe6 	bl	8004584 <gimbal_get_raw_mpu_data>
//	atti_math_calc(&gbal->ahrs_sensor, &gbal->euler_angle); //complementary filter parsed angle
//	mahony_ahrs_update(&(gbal->ahrs_sensor), &(gbal->euler_angle));	//mahony algo
	madgwick_ahrs_update(&(gbal->ahrs_sensor), &(gbal->euler_angle));  //madgwick algo
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	f103 028c 	add.w	r2, r3, #140	; 0x8c
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	33bc      	adds	r3, #188	; 0xbc
 80045c2:	4619      	mov	r1, r3
 80045c4:	4610      	mov	r0, r2
 80045c6:	f7fc fcbb 	bl	8000f40 <madgwick_ahrs_update>
}
 80045ca:	bf00      	nop
 80045cc:	3708      	adds	r7, #8
 80045ce:	46bd      	mov	sp, r7
 80045d0:	bd80      	pop	{r7, pc}
 80045d2:	bf00      	nop
 80045d4:	20004670 	.word	0x20004670

080045d8 <gimbal_gyro_update_abs_angle>:
/*
 * @brief     Copy the gyroscope data from imu and calculate quaternion
 * 			  and euler's absolute angle through attitude-breakdown algorithms.
 * @param[in] gbal: main gimbal handler
 * */
void gimbal_gyro_update_abs_angle(Gimbal_t *gbal){
 80045d8:	b580      	push	{r7, lr}
 80045da:	b084      	sub	sp, #16
 80045dc:	af00      	add	r7, sp, #0
 80045de:	6078      	str	r0, [r7, #4]
	 /* get timestamp */
	 uint32_t DWTcnt = dwt_getCnt_us();// systemclock_core 168MHz ->usec
 80045e0:	f002 fa68 	bl	8006ab4 <dwt_getCnt_us>
 80045e4:	60f8      	str	r0, [r7, #12]
	 uint32_t delta_t = DWTcnt - gbal->euler_angle.timestamp;
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	f8d3 30c8 	ldr.w	r3, [r3, #200]	; 0xc8
 80045ec:	68fa      	ldr	r2, [r7, #12]
 80045ee:	1ad3      	subs	r3, r2, r3
 80045f0:	60bb      	str	r3, [r7, #8]
	 if(delta_t < 3000){
 80045f2:	68bb      	ldr	r3, [r7, #8]
 80045f4:	f640 32b7 	movw	r2, #2999	; 0xbb7
 80045f8:	4293      	cmp	r3, r2
 80045fa:	d802      	bhi.n	8004602 <gimbal_gyro_update_abs_angle+0x2a>
         delta_t = 3000;//random setting, avoid overflow
 80045fc:	f640 33b8 	movw	r3, #3000	; 0xbb8
 8004600:	60bb      	str	r3, [r7, #8]
     /* Cumulative number of compensation counts */
//     gbal->gyro_offset_count += 1;
	 }
	 gimbal_get_euler_angle(gbal);
 8004602:	6878      	ldr	r0, [r7, #4]
 8004604:	f7ff ffd0 	bl	80045a8 <gimbal_get_euler_angle>
	 /* filter the yaw angle data to handle shift */
//	 gbal->euler_angle.yaw = first_order_low_pass_filter(&(gbal->folp_f), gbal->euler_angle.yaw);
	 gbal->euler_angle.yaw = KalmanFilter(&(gbal->kalman_f), gbal->euler_angle.yaw);
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	f603 2284 	addw	r2, r3, #2692	; 0xa84
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	edd3 7a31 	vldr	s15, [r3, #196]	; 0xc4
 8004614:	eeb0 0a67 	vmov.f32	s0, s15
 8004618:	4610      	mov	r0, r2
 800461a:	f7fe fc51 	bl	8002ec0 <KalmanFilter>
 800461e:	eef0 7a40 	vmov.f32	s15, s0
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	edc3 7a31 	vstr	s15, [r3, #196]	; 0xc4

	 /* apply an integral linear offset for yaw angle */
	 gbal->yaw_cur_abs_angle = gbal->euler_angle.yaw; //- delta_t *gbal->gyro_offset_slope*gbal->gyro_offset_count;
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	f8d3 20c4 	ldr.w	r2, [r3, #196]	; 0xc4
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	615a      	str	r2, [r3, #20]
	 gbal->euler_angle.timestamp = DWTcnt;
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	68fa      	ldr	r2, [r7, #12]
 8004636:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8

	 /* update the turns */
//	 gimbal_update_turns(gbal, PI);
	 /* apply first order filter to pitch angle */
//	 gbal->euler_angle.pitch = first_order_low_pass_filter(&(gbal->folp_f), gbal->euler_angle.pitch);
	 gbal->pitch_cur_abs_angle = gbal->euler_angle.pitch;
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	f8d3 20c0 	ldr.w	r2, [r3, #192]	; 0xc0
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	625a      	str	r2, [r3, #36]	; 0x24

	 /* update angular velocity */
}
 8004644:	bf00      	nop
 8004646:	3710      	adds	r7, #16
 8004648:	46bd      	mov	sp, r7
 800464a:	bd80      	pop	{r7, pc}

0800464c <gimbal_get_ecd_fb_data>:
/*
 * @brief     update the relevant encoder angle
 * @param[in] gbal: main gimbal handler
 * */
void gimbal_get_ecd_fb_data(Gimbal_t *gbal, Motor_Feedback_Data_t *yaw_motor_fb, Motor_Feedback_Data_t *pitch_motor_fb){
 800464c:	b580      	push	{r7, lr}
 800464e:	b084      	sub	sp, #16
 8004650:	af00      	add	r7, sp, #0
 8004652:	60f8      	str	r0, [r7, #12]
 8004654:	60b9      	str	r1, [r7, #8]
 8004656:	607a      	str	r2, [r7, #4]
	memcpy(&(gbal->yaw_ecd_fb), yaw_motor_fb, sizeof(Motor_Feedback_Data_t));
 8004658:	68fb      	ldr	r3, [r7, #12]
 800465a:	3352      	adds	r3, #82	; 0x52
 800465c:	2208      	movs	r2, #8
 800465e:	68b9      	ldr	r1, [r7, #8]
 8004660:	4618      	mov	r0, r3
 8004662:	f00b fe0b 	bl	801027c <memcpy>
	gbal->yaw_ecd_fb.rx_angle = gimbal_get_ecd_rel_angle(gbal->yaw_ecd_fb.rx_angle, gbal->yaw_ecd_center);
 8004666:	68fb      	ldr	r3, [r7, #12]
 8004668:	f9b3 2052 	ldrsh.w	r2, [r3, #82]	; 0x52
 800466c:	68fb      	ldr	r3, [r7, #12]
 800466e:	f9b3 304e 	ldrsh.w	r3, [r3, #78]	; 0x4e
 8004672:	4619      	mov	r1, r3
 8004674:	4610      	mov	r0, r2
 8004676:	f000 f822 	bl	80046be <gimbal_get_ecd_rel_angle>
 800467a:	4603      	mov	r3, r0
 800467c:	461a      	mov	r2, r3
 800467e:	68fb      	ldr	r3, [r7, #12]
 8004680:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
	memcpy(&(gbal->pitch_ecd_fb), pitch_motor_fb, sizeof(Motor_Feedback_Data_t));
 8004684:	68fb      	ldr	r3, [r7, #12]
 8004686:	335a      	adds	r3, #90	; 0x5a
 8004688:	2208      	movs	r2, #8
 800468a:	6879      	ldr	r1, [r7, #4]
 800468c:	4618      	mov	r0, r3
 800468e:	f00b fdf5 	bl	801027c <memcpy>
	gbal->pitch_ecd_fb.rx_angle = gimbal_get_ecd_rel_angle(gbal->pitch_ecd_fb.rx_angle, gbal->pitch_ecd_center);
 8004692:	68fb      	ldr	r3, [r7, #12]
 8004694:	f9b3 205a 	ldrsh.w	r2, [r3, #90]	; 0x5a
 8004698:	68fb      	ldr	r3, [r7, #12]
 800469a:	f9b3 3050 	ldrsh.w	r3, [r3, #80]	; 0x50
 800469e:	4619      	mov	r1, r3
 80046a0:	4610      	mov	r0, r2
 80046a2:	f000 f80c 	bl	80046be <gimbal_get_ecd_rel_angle>
 80046a6:	4603      	mov	r3, r0
 80046a8:	461a      	mov	r2, r3
 80046aa:	68fb      	ldr	r3, [r7, #12]
 80046ac:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
	gimbal_update_ecd_rel_angle(gbal);
 80046b0:	68f8      	ldr	r0, [r7, #12]
 80046b2:	f000 f849 	bl	8004748 <gimbal_update_ecd_rel_angle>
}
 80046b6:	bf00      	nop
 80046b8:	3710      	adds	r7, #16
 80046ba:	46bd      	mov	sp, r7
 80046bc:	bd80      	pop	{r7, pc}

080046be <gimbal_get_ecd_rel_angle>:
 * @brief     Get relative angle of gimbal motors.
 * @param[in] raw_ecd: abs yaw ecd angle from feedback
 * @param[in] center_offset: the center offset of ecd mode
 * */
int16_t gimbal_get_ecd_rel_angle(int16_t raw_ecd, int16_t center_offset)
{
 80046be:	b480      	push	{r7}
 80046c0:	b085      	sub	sp, #20
 80046c2:	af00      	add	r7, sp, #0
 80046c4:	4603      	mov	r3, r0
 80046c6:	460a      	mov	r2, r1
 80046c8:	80fb      	strh	r3, [r7, #6]
 80046ca:	4613      	mov	r3, r2
 80046cc:	80bb      	strh	r3, [r7, #4]
  /* declare a 16-bit signed integer tmp to store the relative angle */
  int16_t tmp = 0;
 80046ce:	2300      	movs	r3, #0
 80046d0:	81fb      	strh	r3, [r7, #14]

  /*  check if the center offset is in the upper half of the ecd range (4096-8191) */
  if (center_offset >= 4096){
 80046d2:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80046d6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80046da:	db16      	blt.n	800470a <gimbal_get_ecd_rel_angle+0x4c>
    /*  check if the raw ecd value is in the same half circle as the center offset */
    if (raw_ecd > center_offset - 4096)
 80046dc:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80046e0:	f6a3 72ff 	subw	r2, r3, #4095	; 0xfff
 80046e4:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80046e8:	429a      	cmp	r2, r3
 80046ea:	dc05      	bgt.n	80046f8 <gimbal_get_ecd_rel_angle+0x3a>
      /*  the raw ecd value is in the same half circle as the center offset
          so, simply subtract the center offset from the raw ecd to get the relative angle */
      tmp = raw_ecd - center_offset;
 80046ec:	88fa      	ldrh	r2, [r7, #6]
 80046ee:	88bb      	ldrh	r3, [r7, #4]
 80046f0:	1ad3      	subs	r3, r2, r3
 80046f2:	b29b      	uxth	r3, r3
 80046f4:	81fb      	strh	r3, [r7, #14]
 80046f6:	e01e      	b.n	8004736 <gimbal_get_ecd_rel_angle+0x78>
    else
      /*  the raw ecd value is in the different half circle from the center offset
          subtract the center offset from the raw ecd plus 8192 to get the relative angle */
      tmp = raw_ecd + 8192 - center_offset;
 80046f8:	88fa      	ldrh	r2, [r7, #6]
 80046fa:	88bb      	ldrh	r3, [r7, #4]
 80046fc:	1ad3      	subs	r3, r2, r3
 80046fe:	b29b      	uxth	r3, r3
 8004700:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 8004704:	b29b      	uxth	r3, r3
 8004706:	81fb      	strh	r3, [r7, #14]
 8004708:	e015      	b.n	8004736 <gimbal_get_ecd_rel_angle+0x78>
  }
  /*  check if the center offset is in the lower half of the ecd range (0-4095) */
  else{
    /*  check if the raw ecd value is in the different half circle from the center offset */
    if (raw_ecd > center_offset + 4096)
 800470a:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800470e:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8004712:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004716:	429a      	cmp	r2, r3
 8004718:	dd08      	ble.n	800472c <gimbal_get_ecd_rel_angle+0x6e>
      /*  the raw ecd value is in the different half circle from the center offset
          subtract the center offset and 8192 from the raw ecd to get the relative angle */
      tmp = raw_ecd - 8192 - center_offset;
 800471a:	88fa      	ldrh	r2, [r7, #6]
 800471c:	88bb      	ldrh	r3, [r7, #4]
 800471e:	1ad3      	subs	r3, r2, r3
 8004720:	b29b      	uxth	r3, r3
 8004722:	f5a3 5300 	sub.w	r3, r3, #8192	; 0x2000
 8004726:	b29b      	uxth	r3, r3
 8004728:	81fb      	strh	r3, [r7, #14]
 800472a:	e004      	b.n	8004736 <gimbal_get_ecd_rel_angle+0x78>
    else
      /*  the raw ecd value is in the same half circle as the center offset
          so, simply subtract the center offset from the raw ecd to get the relative angle */
      tmp = raw_ecd - center_offset;
 800472c:	88fa      	ldrh	r2, [r7, #6]
 800472e:	88bb      	ldrh	r3, [r7, #4]
 8004730:	1ad3      	subs	r3, r2, r3
 8004732:	b29b      	uxth	r3, r3
 8004734:	81fb      	strh	r3, [r7, #14]
  }
  return tmp;
 8004736:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
}
 800473a:	4618      	mov	r0, r3
 800473c:	3714      	adds	r7, #20
 800473e:	46bd      	mov	sp, r7
 8004740:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004744:	4770      	bx	lr
	...

08004748 <gimbal_update_ecd_rel_angle>:
/*
 * @brief     Update gimbal motor relative and mapped angle using encoder
 * @param[in] gbal: main gimbal handler
 * */
void gimbal_update_ecd_rel_angle(Gimbal_t *gbal){
 8004748:	b580      	push	{r7, lr}
 800474a:	b082      	sub	sp, #8
 800474c:	af00      	add	r7, sp, #0
 800474e:	6078      	str	r0, [r7, #4]
	gbal->yaw_cur_rel_angle = in_out_map(gbal->yaw_ecd_fb.rx_angle,-4095,4096,-PI,PI);
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	f9b3 3052 	ldrsh.w	r3, [r3, #82]	; 0x52
 8004756:	ee07 3a90 	vmov	s15, r3
 800475a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800475e:	ed9f 2a16 	vldr	s4, [pc, #88]	; 80047b8 <gimbal_update_ecd_rel_angle+0x70>
 8004762:	eddf 1a16 	vldr	s3, [pc, #88]	; 80047bc <gimbal_update_ecd_rel_angle+0x74>
 8004766:	ed9f 1a16 	vldr	s2, [pc, #88]	; 80047c0 <gimbal_update_ecd_rel_angle+0x78>
 800476a:	eddf 0a16 	vldr	s1, [pc, #88]	; 80047c4 <gimbal_update_ecd_rel_angle+0x7c>
 800476e:	eeb0 0a67 	vmov.f32	s0, s15
 8004772:	f7fe fc39 	bl	8002fe8 <in_out_map>
 8004776:	eef0 7a40 	vmov.f32	s15, s0
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	edc3 7a06 	vstr	s15, [r3, #24]
	gbal->pitch_cur_rel_angle = in_out_map(gbal->pitch_ecd_fb.rx_angle,-4095,4096,-PI,PI);
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	f9b3 305a 	ldrsh.w	r3, [r3, #90]	; 0x5a
 8004786:	ee07 3a90 	vmov	s15, r3
 800478a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800478e:	ed9f 2a0a 	vldr	s4, [pc, #40]	; 80047b8 <gimbal_update_ecd_rel_angle+0x70>
 8004792:	eddf 1a0a 	vldr	s3, [pc, #40]	; 80047bc <gimbal_update_ecd_rel_angle+0x74>
 8004796:	ed9f 1a0a 	vldr	s2, [pc, #40]	; 80047c0 <gimbal_update_ecd_rel_angle+0x78>
 800479a:	eddf 0a0a 	vldr	s1, [pc, #40]	; 80047c4 <gimbal_update_ecd_rel_angle+0x7c>
 800479e:	eeb0 0a67 	vmov.f32	s0, s15
 80047a2:	f7fe fc21 	bl	8002fe8 <in_out_map>
 80047a6:	eef0 7a40 	vmov.f32	s15, s0
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	edc3 7a0a 	vstr	s15, [r3, #40]	; 0x28
}
 80047b0:	bf00      	nop
 80047b2:	3708      	adds	r7, #8
 80047b4:	46bd      	mov	sp, r7
 80047b6:	bd80      	pop	{r7, pc}
 80047b8:	40490fdb 	.word	0x40490fdb
 80047bc:	c0490fdb 	.word	0xc0490fdb
 80047c0:	45800000 	.word	0x45800000
 80047c4:	c57ff000 	.word	0xc57ff000

080047c8 <gimbal_set_limited_angle>:
/*
 * @brief     set the target angle with limited range
 * @param[in] gbal: main gimbal handler
 * @param[in] target yaw and pitch relative angle(-pi, pi)
 */
void gimbal_set_limited_angle(Gimbal_t *gbal, float yaw_target_angle, float pitch_target_angle){
 80047c8:	b480      	push	{r7}
 80047ca:	b085      	sub	sp, #20
 80047cc:	af00      	add	r7, sp, #0
 80047ce:	60f8      	str	r0, [r7, #12]
 80047d0:	ed87 0a02 	vstr	s0, [r7, #8]
 80047d4:	edc7 0a01 	vstr	s1, [r7, #4]
	gbal->yaw_tar_angle = yaw_target_angle;
 80047d8:	68fb      	ldr	r3, [r7, #12]
 80047da:	68ba      	ldr	r2, [r7, #8]
 80047dc:	611a      	str	r2, [r3, #16]
	gbal->pitch_tar_angle = pitch_target_angle;
 80047de:	68fb      	ldr	r3, [r7, #12]
 80047e0:	687a      	ldr	r2, [r7, #4]
 80047e2:	621a      	str	r2, [r3, #32]
	/* only set limit for yaw where is no slipring */
//	VAL_LIMIT(gbal->yaw_tar_angle,
//				   -PI,
//				    PI);
	/* set the limit for pitch */
	VAL_LIMIT(gbal->pitch_tar_angle,
 80047e4:	68fb      	ldr	r3, [r7, #12]
 80047e6:	edd3 7a08 	vldr	s15, [r3, #32]
 80047ea:	ed9f 7a0f 	vldr	s14, [pc, #60]	; 8004828 <gimbal_set_limited_angle+0x60>
 80047ee:	eef4 7ac7 	vcmpe.f32	s15, s14
 80047f2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80047f6:	d803      	bhi.n	8004800 <gimbal_set_limited_angle+0x38>
 80047f8:	68fb      	ldr	r3, [r7, #12]
 80047fa:	4a0c      	ldr	r2, [pc, #48]	; (800482c <gimbal_set_limited_angle+0x64>)
 80047fc:	621a      	str	r2, [r3, #32]
				   -PITCH_GYRO_DELTA,
					PITCH_GYRO_DELTA);
}
 80047fe:	e00d      	b.n	800481c <gimbal_set_limited_angle+0x54>
	VAL_LIMIT(gbal->pitch_tar_angle,
 8004800:	68fb      	ldr	r3, [r7, #12]
 8004802:	edd3 7a08 	vldr	s15, [r3, #32]
 8004806:	ed9f 7a0a 	vldr	s14, [pc, #40]	; 8004830 <gimbal_set_limited_angle+0x68>
 800480a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800480e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004812:	da00      	bge.n	8004816 <gimbal_set_limited_angle+0x4e>
}
 8004814:	e002      	b.n	800481c <gimbal_set_limited_angle+0x54>
	VAL_LIMIT(gbal->pitch_tar_angle,
 8004816:	68fb      	ldr	r3, [r7, #12]
 8004818:	4a06      	ldr	r2, [pc, #24]	; (8004834 <gimbal_set_limited_angle+0x6c>)
 800481a:	621a      	str	r2, [r3, #32]
}
 800481c:	bf00      	nop
 800481e:	3714      	adds	r7, #20
 8004820:	46bd      	mov	sp, r7
 8004822:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004826:	4770      	bx	lr
 8004828:	bf060a95 	.word	0xbf060a95
 800482c:	bf060a95 	.word	0xbf060a95
 8004830:	3f060a95 	.word	0x3f060a95
 8004834:	3f060a95 	.word	0x3f060a95

08004838 <gimbal_update_comm_info>:
    VAL_LIMIT(gbal->yaw_tar_spd, -5000, 5000);
}

#ifndef GIMBAL_MOTOR_DEBUG
/******************************** For Comms Below ********************************/
static void gimbal_update_comm_info(Gimbal_t *gbal, CommMessageUnion_t *cmu){
 8004838:	b480      	push	{r7}
 800483a:	b085      	sub	sp, #20
 800483c:	af00      	add	r7, sp, #0
 800483e:	6078      	str	r0, [r7, #4]
 8004840:	6039      	str	r1, [r7, #0]
	float temp_angle = YAW_POSITIVE_DIR * gbal->yaw_cur_rel_angle * YAW_GEAR_RATIO;
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	699b      	ldr	r3, [r3, #24]
 8004846:	60fb      	str	r3, [r7, #12]
	cmu->comm_ga.angle_data[0] = -temp_angle;//the direction of this are inverse.
 8004848:	edd7 7a03 	vldr	s15, [r7, #12]
 800484c:	eef1 7a67 	vneg.f32	s15, s15
 8004850:	683b      	ldr	r3, [r7, #0]
 8004852:	edc3 7a00 	vstr	s15, [r3]
	cmu->comm_ga.angle_data[1] = gbal->yaw_cur_abs_angle;
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	695a      	ldr	r2, [r3, #20]
 800485a:	683b      	ldr	r3, [r7, #0]
 800485c:	605a      	str	r2, [r3, #4]
	cmu->comm_ga.angle_data[2] = 0;
 800485e:	683b      	ldr	r3, [r7, #0]
 8004860:	f04f 0200 	mov.w	r2, #0
 8004864:	609a      	str	r2, [r3, #8]
	cmu->comm_ga.angle_data[3] = 0;
 8004866:	683b      	ldr	r3, [r7, #0]
 8004868:	f04f 0200 	mov.w	r2, #0
 800486c:	60da      	str	r2, [r3, #12]
	cmu->comm_ga.send_flag = 1;
 800486e:	683b      	ldr	r3, [r7, #0]
 8004870:	2201      	movs	r2, #1
 8004872:	741a      	strb	r2, [r3, #16]
}
 8004874:	bf00      	nop
 8004876:	3714      	adds	r7, #20
 8004878:	46bd      	mov	sp, r7
 800487a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800487e:	4770      	bx	lr

08004880 <gimbal_update_rc_rel_angle>:

static void gimbal_update_rc_rel_angle(Gimbal_t *gbal, RemoteControl_t *rc_hdlr){
 8004880:	b580      	push	{r7, lr}
 8004882:	b086      	sub	sp, #24
 8004884:	af00      	add	r7, sp, #0
 8004886:	6078      	str	r0, [r7, #4]
 8004888:	6039      	str	r1, [r7, #0]
	float cur_yaw_target = 0.0;
 800488a:	f04f 0300 	mov.w	r3, #0
 800488e:	617b      	str	r3, [r7, #20]
	float cur_pitch_target = 0.0;
 8004890:	f04f 0300 	mov.w	r3, #0
 8004894:	613b      	str	r3, [r7, #16]
	float delta_yaw= 0.0;
 8004896:	f04f 0300 	mov.w	r3, #0
 800489a:	60fb      	str	r3, [r7, #12]
	float delta_pitch = 0.0;
 800489c:	f04f 0300 	mov.w	r3, #0
 80048a0:	60bb      	str	r3, [r7, #8]
	//FIXME: not memcpy, may overwrite previous data, only test
	/* get the latest delta angle of pitch and yaw motor */
	if(rc_hdlr->control_mode == CTRLER_MODE){
 80048a2:	683b      	ldr	r3, [r7, #0]
 80048a4:	f893 3068 	ldrb.w	r3, [r3, #104]	; 0x68
 80048a8:	2b00      	cmp	r3, #0
 80048aa:	d12a      	bne.n	8004902 <gimbal_update_rc_rel_angle+0x82>
		//TODO fine tune the precision of the controller
		delta_yaw = in_out_map(rc_hdlr->ctrl.ch0, -CHANNEL_OFFSET_MAX_ABS_VAL, CHANNEL_OFFSET_MAX_ABS_VAL,
 80048ac:	683b      	ldr	r3, [r7, #0]
 80048ae:	f9b3 3000 	ldrsh.w	r3, [r3]
 80048b2:	ee07 3a90 	vmov	s15, r3
 80048b6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80048ba:	ed9f 2a6d 	vldr	s4, [pc, #436]	; 8004a70 <gimbal_update_rc_rel_angle+0x1f0>
 80048be:	eddf 1a6d 	vldr	s3, [pc, #436]	; 8004a74 <gimbal_update_rc_rel_angle+0x1f4>
 80048c2:	ed9f 1a6d 	vldr	s2, [pc, #436]	; 8004a78 <gimbal_update_rc_rel_angle+0x1f8>
 80048c6:	eddf 0a6d 	vldr	s1, [pc, #436]	; 8004a7c <gimbal_update_rc_rel_angle+0x1fc>
 80048ca:	eeb0 0a67 	vmov.f32	s0, s15
 80048ce:	f7fe fb8b 	bl	8002fe8 <in_out_map>
 80048d2:	ed87 0a03 	vstr	s0, [r7, #12]
										-0.5*0.16667*PI, 0.5*0.16667*PI);//(-15d, 15d)
		delta_pitch = in_out_map(rc_hdlr->ctrl.ch1, -CHANNEL_OFFSET_MAX_ABS_VAL, CHANNEL_OFFSET_MAX_ABS_VAL,
 80048d6:	683b      	ldr	r3, [r7, #0]
 80048d8:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 80048dc:	ee07 3a90 	vmov	s15, r3
 80048e0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80048e4:	ed9f 2a66 	vldr	s4, [pc, #408]	; 8004a80 <gimbal_update_rc_rel_angle+0x200>
 80048e8:	eddf 1a66 	vldr	s3, [pc, #408]	; 8004a84 <gimbal_update_rc_rel_angle+0x204>
 80048ec:	ed9f 1a62 	vldr	s2, [pc, #392]	; 8004a78 <gimbal_update_rc_rel_angle+0x1f8>
 80048f0:	eddf 0a62 	vldr	s1, [pc, #392]	; 8004a7c <gimbal_update_rc_rel_angle+0x1fc>
 80048f4:	eeb0 0a67 	vmov.f32	s0, s15
 80048f8:	f7fe fb76 	bl	8002fe8 <in_out_map>
 80048fc:	ed87 0a02 	vstr	s0, [r7, #8]
 8004900:	e05e      	b.n	80049c0 <gimbal_update_rc_rel_angle+0x140>
										-0.39*0.16667*PI, 0.391*0.16667*PI);//(-12d, 12d)
	}
	else if(rc_hdlr->control_mode == PC_MODE){
 8004902:	683b      	ldr	r3, [r7, #0]
 8004904:	f893 3068 	ldrb.w	r3, [r3, #104]	; 0x68
 8004908:	2b01      	cmp	r3, #1
 800490a:	d159      	bne.n	80049c0 <gimbal_update_rc_rel_angle+0x140>
		//TODO fine tune the precision of the mouse
		/* expotional filter applied here */
		rc_hdlr->pc.mouse.x = ewma_filter(&gbal->ewma_f_x, rc_hdlr->pc.mouse.x);
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	f103 02cc 	add.w	r2, r3, #204	; 0xcc
 8004912:	683b      	ldr	r3, [r7, #0]
 8004914:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 8004918:	ee07 3a90 	vmov	s15, r3
 800491c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004920:	eeb0 0a67 	vmov.f32	s0, s15
 8004924:	4610      	mov	r0, r2
 8004926:	f7fe fc13 	bl	8003150 <ewma_filter>
 800492a:	eef0 7a40 	vmov.f32	s15, s0
 800492e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8004932:	ee17 3a90 	vmov	r3, s15
 8004936:	b21a      	sxth	r2, r3
 8004938:	683b      	ldr	r3, [r7, #0]
 800493a:	819a      	strh	r2, [r3, #12]
//		rc_hdlr->pc.mouse.x = sliding_window_mean_filter(&gbal->swm_f_x, rc_hdlr->pc.mouse.x);
		delta_yaw = in_out_map(rc_hdlr->pc.mouse.x, -MOUSE_MAX_SPEED_VALUE, MOUSE_MAX_SPEED_VALUE,
 800493c:	683b      	ldr	r3, [r7, #0]
 800493e:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 8004942:	ee07 3a90 	vmov	s15, r3
 8004946:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800494a:	ed9f 2a4f 	vldr	s4, [pc, #316]	; 8004a88 <gimbal_update_rc_rel_angle+0x208>
 800494e:	eddf 1a4f 	vldr	s3, [pc, #316]	; 8004a8c <gimbal_update_rc_rel_angle+0x20c>
 8004952:	ed9f 1a4f 	vldr	s2, [pc, #316]	; 8004a90 <gimbal_update_rc_rel_angle+0x210>
 8004956:	eddf 0a4f 	vldr	s1, [pc, #316]	; 8004a94 <gimbal_update_rc_rel_angle+0x214>
 800495a:	eeb0 0a67 	vmov.f32	s0, s15
 800495e:	f7fe fb43 	bl	8002fe8 <in_out_map>
 8004962:	ed87 0a03 	vstr	s0, [r7, #12]
												-30*PI, 30*PI);// 1000 -> 2*pi, old value +-30*PI
		rc_hdlr->pc.mouse.y = ewma_filter(&gbal->ewma_f_y, rc_hdlr->pc.mouse.y);
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	f103 02d8 	add.w	r2, r3, #216	; 0xd8
 800496c:	683b      	ldr	r3, [r7, #0]
 800496e:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 8004972:	ee07 3a90 	vmov	s15, r3
 8004976:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800497a:	eeb0 0a67 	vmov.f32	s0, s15
 800497e:	4610      	mov	r0, r2
 8004980:	f7fe fbe6 	bl	8003150 <ewma_filter>
 8004984:	eef0 7a40 	vmov.f32	s15, s0
 8004988:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800498c:	ee17 3a90 	vmov	r3, s15
 8004990:	b21a      	sxth	r2, r3
 8004992:	683b      	ldr	r3, [r7, #0]
 8004994:	81da      	strh	r2, [r3, #14]
//		rc_hdlr->pc.mouse.y = sliding_window_mean_filter(&gbal->swm_f_y, rc_hdlr->pc.mouse.y);
		delta_pitch = in_out_map(rc_hdlr->pc.mouse.y, -MOUSE_MAX_SPEED_VALUE, MOUSE_MAX_SPEED_VALUE,
 8004996:	683b      	ldr	r3, [r7, #0]
 8004998:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 800499c:	ee07 3a90 	vmov	s15, r3
 80049a0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80049a4:	ed9f 2a38 	vldr	s4, [pc, #224]	; 8004a88 <gimbal_update_rc_rel_angle+0x208>
 80049a8:	eddf 1a38 	vldr	s3, [pc, #224]	; 8004a8c <gimbal_update_rc_rel_angle+0x20c>
 80049ac:	ed9f 1a38 	vldr	s2, [pc, #224]	; 8004a90 <gimbal_update_rc_rel_angle+0x210>
 80049b0:	eddf 0a38 	vldr	s1, [pc, #224]	; 8004a94 <gimbal_update_rc_rel_angle+0x214>
 80049b4:	eeb0 0a67 	vmov.f32	s0, s15
 80049b8:	f7fe fb16 	bl	8002fe8 <in_out_map>
 80049bc:	ed87 0a02 	vstr	s0, [r7, #8]
												-30*PI, 30*PI);// 1000 -> 2*pi, old value +-30*PI
	}
	/* get the latest angle position of pitch and yaw motor */
	gimbal_get_ecd_fb_data(&gimbal,
 80049c0:	4a35      	ldr	r2, [pc, #212]	; (8004a98 <gimbal_update_rc_rel_angle+0x218>)
 80049c2:	4936      	ldr	r1, [pc, #216]	; (8004a9c <gimbal_update_rc_rel_angle+0x21c>)
 80049c4:	4836      	ldr	r0, [pc, #216]	; (8004aa0 <gimbal_update_rc_rel_angle+0x220>)
 80049c6:	f7ff fe41 	bl	800464c <gimbal_get_ecd_fb_data>
						   &(motor_data[yaw_id].motor_feedback),
						   &(motor_data[pitch_id].motor_feedback));
	/* NOTE: Even if the target was beyond pi, the motor still tracked the same dir bc of spd loop and phase delay,
	 * and right about next time, the feedback of motor would be changed from pi to -pi(or inverse), which will
	 * also update the target into right scale of angle */
	if(gbal->gimbal_motor_mode == GYRO_MODE){
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	f893 3ab0 	ldrb.w	r3, [r3, #2736]	; 0xab0
 80049d0:	2b00      	cmp	r3, #0
 80049d2:	d112      	bne.n	80049fa <gimbal_update_rc_rel_angle+0x17a>
		cur_yaw_target = gbal->yaw_cur_abs_angle - delta_yaw; // only yaw use abs values
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	ed93 7a05 	vldr	s14, [r3, #20]
 80049da:	edd7 7a03 	vldr	s15, [r7, #12]
 80049de:	ee77 7a67 	vsub.f32	s15, s14, s15
 80049e2:	edc7 7a05 	vstr	s15, [r7, #20]
		cur_pitch_target = gbal->pitch_cur_rel_angle + delta_pitch;
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 80049ec:	ed97 7a02 	vldr	s14, [r7, #8]
 80049f0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80049f4:	edc7 7a04 	vstr	s15, [r7, #16]
 80049f8:	e011      	b.n	8004a1e <gimbal_update_rc_rel_angle+0x19e>
	}
	else{
		cur_yaw_target = gbal->yaw_cur_rel_angle - delta_yaw;
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	ed93 7a06 	vldr	s14, [r3, #24]
 8004a00:	edd7 7a03 	vldr	s15, [r7, #12]
 8004a04:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004a08:	edc7 7a05 	vstr	s15, [r7, #20]
		cur_pitch_target = gbal->pitch_cur_rel_angle + delta_pitch;
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 8004a12:	ed97 7a02 	vldr	s14, [r7, #8]
 8004a16:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004a1a:	edc7 7a04 	vstr	s15, [r7, #16]
	}
	/* avoid small noise to spin the yaw */
	if(fabs(delta_yaw)>= 0.5*DEGREE2RAD)
 8004a1e:	edd7 7a03 	vldr	s15, [r7, #12]
 8004a22:	eef0 7ae7 	vabs.f32	s15, s15
 8004a26:	ed9f 7a1f 	vldr	s14, [pc, #124]	; 8004aa4 <gimbal_update_rc_rel_angle+0x224>
 8004a2a:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004a2e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004a32:	db02      	blt.n	8004a3a <gimbal_update_rc_rel_angle+0x1ba>
		gbal->yaw_tar_angle = cur_yaw_target;
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	697a      	ldr	r2, [r7, #20]
 8004a38:	611a      	str	r2, [r3, #16]
	if(fabs(delta_pitch)>= 0.5*DEGREE2RAD)
 8004a3a:	edd7 7a02 	vldr	s15, [r7, #8]
 8004a3e:	eef0 7ae7 	vabs.f32	s15, s15
 8004a42:	ed9f 7a18 	vldr	s14, [pc, #96]	; 8004aa4 <gimbal_update_rc_rel_angle+0x224>
 8004a46:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004a4a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004a4e:	db02      	blt.n	8004a56 <gimbal_update_rc_rel_angle+0x1d6>
		gbal->pitch_tar_angle = cur_pitch_target;
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	693a      	ldr	r2, [r7, #16]
 8004a54:	621a      	str	r2, [r3, #32]
	/* independent mode don't allow set yaw angle */
	if(gbal->gimbal_act_mode == INDPET_MODE)
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	f893 3ab1 	ldrb.w	r3, [r3, #2737]	; 0xab1
 8004a5c:	2b03      	cmp	r3, #3
 8004a5e:	d103      	bne.n	8004a68 <gimbal_update_rc_rel_angle+0x1e8>
		gbal->yaw_tar_angle = 0;
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	f04f 0200 	mov.w	r2, #0
 8004a66:	611a      	str	r2, [r3, #16]
}
 8004a68:	bf00      	nop
 8004a6a:	3718      	adds	r7, #24
 8004a6c:	46bd      	mov	sp, r7
 8004a6e:	bd80      	pop	{r7, pc}
 8004a70:	3e860b42 	.word	0x3e860b42
 8004a74:	be860b42 	.word	0xbe860b42
 8004a78:	44250000 	.word	0x44250000
 8004a7c:	c4250000 	.word	0xc4250000
 8004a80:	3e51a510 	.word	0x3e51a510
 8004a84:	be511bcd 	.word	0xbe511bcd
 8004a88:	42bc7edd 	.word	0x42bc7edd
 8004a8c:	c2bc7edd 	.word	0xc2bc7edd
 8004a90:	46ea6000 	.word	0x46ea6000
 8004a94:	c6ea6000 	.word	0xc6ea6000
 8004a98:	200055e4 	.word	0x200055e4
 8004a9c:	20005550 	.word	0x20005550
 8004aa0:	200047c0 	.word	0x200047c0
 8004aa4:	3c0efa39 	.word	0x3c0efa39

08004aa8 <gimbal_rc_mode_selection>:
/*
 * @brief     mode selection based on remote controller
 * @param[in] chassis: main chassis handler
 * @param[in] rc: main remote controller handler
 * */
static void gimbal_rc_mode_selection(Gimbal_t* gbal, RemoteControl_t *rc_hdlr){
 8004aa8:	b580      	push	{r7, lr}
 8004aaa:	b084      	sub	sp, #16
 8004aac:	af00      	add	r7, sp, #0
 8004aae:	6078      	str	r0, [r7, #4]
 8004ab0:	6039      	str	r1, [r7, #0]
	BoardMode_t    board_mode = IDLE_MODE;
 8004ab2:	2304      	movs	r3, #4
 8004ab4:	73fb      	strb	r3, [r7, #15]
	BoardActMode_t act_mode   = INDPET_MODE;
 8004ab6:	2303      	movs	r3, #3
 8004ab8:	73bb      	strb	r3, [r7, #14]
	GimbalMotorMode_t motor_mode = ENCODE_MODE;
 8004aba:	2301      	movs	r3, #1
 8004abc:	737b      	strb	r3, [r7, #13]
	if(rc_hdlr->control_mode == CTRLER_MODE){
 8004abe:	683b      	ldr	r3, [r7, #0]
 8004ac0:	f893 3068 	ldrb.w	r3, [r3, #104]	; 0x68
 8004ac4:	2b00      	cmp	r3, #0
 8004ac6:	d132      	bne.n	8004b2e <gimbal_rc_mode_selection+0x86>
		if(rc_hdlr->ctrl.s1 == SW_MID){
 8004ac8:	683b      	ldr	r3, [r7, #0]
 8004aca:	7a1b      	ldrb	r3, [r3, #8]
 8004acc:	2b03      	cmp	r3, #3
 8004ace:	d102      	bne.n	8004ad6 <gimbal_rc_mode_selection+0x2e>
			/* if s1 down, then just shut down everything */
			board_mode = IDLE_MODE;
 8004ad0:	2304      	movs	r3, #4
 8004ad2:	73fb      	strb	r3, [r7, #15]
 8004ad4:	e053      	b.n	8004b7e <gimbal_rc_mode_selection+0xd6>
		}
		else{
			/* else just set up to patrol mode */
			board_mode = PATROL_MODE;
 8004ad6:	2300      	movs	r3, #0
 8004ad8:	73fb      	strb	r3, [r7, #15]
			if(rc_hdlr->ctrl.s1 == SW_UP){
 8004ada:	683b      	ldr	r3, [r7, #0]
 8004adc:	7a1b      	ldrb	r3, [r3, #8]
 8004ade:	2b01      	cmp	r3, #1
 8004ae0:	d110      	bne.n	8004b04 <gimbal_rc_mode_selection+0x5c>
				/* chassis follow gimbal center while follow yaw axis */
				act_mode = GIMBAL_CENTER;
 8004ae2:	2300      	movs	r3, #0
 8004ae4:	73bb      	strb	r3, [r7, #14]
				motor_mode = GYRO_MODE;
 8004ae6:	2300      	movs	r3, #0
 8004ae8:	737b      	strb	r3, [r7, #13]
#ifdef MODE_DEBUG
				/* LD indicator, For debug purposes only */
#endif
				if(rc_hdlr->ctrl.s1 == SW_UP && rc_hdlr->ctrl.s2 == SW_DOWN){
 8004aea:	683b      	ldr	r3, [r7, #0]
 8004aec:	7a1b      	ldrb	r3, [r3, #8]
 8004aee:	2b01      	cmp	r3, #1
 8004af0:	d145      	bne.n	8004b7e <gimbal_rc_mode_selection+0xd6>
 8004af2:	683b      	ldr	r3, [r7, #0]
 8004af4:	7a5b      	ldrb	r3, [r3, #9]
 8004af6:	2b02      	cmp	r3, #2
 8004af8:	d141      	bne.n	8004b7e <gimbal_rc_mode_selection+0xd6>
					/* spinning chassis while follow yaw axis */
					act_mode = SELF_GYRO;
 8004afa:	2302      	movs	r3, #2
 8004afc:	73bb      	strb	r3, [r7, #14]
					motor_mode = GYRO_MODE;//ENCODE_MODE
 8004afe:	2300      	movs	r3, #0
 8004b00:	737b      	strb	r3, [r7, #13]
 8004b02:	e03c      	b.n	8004b7e <gimbal_rc_mode_selection+0xd6>
#ifdef MODE_DEBUG
					/* LD indicator, For debug purposes only */
#endif
				}
			}
			else if(rc_hdlr->ctrl.s1 == SW_DOWN){
 8004b04:	683b      	ldr	r3, [r7, #0]
 8004b06:	7a1b      	ldrb	r3, [r3, #8]
 8004b08:	2b02      	cmp	r3, #2
 8004b0a:	d138      	bne.n	8004b7e <gimbal_rc_mode_selection+0xd6>
				/* chassis only follow yaw axis */
				act_mode = GIMBAL_FOLLOW;
 8004b0c:	2301      	movs	r3, #1
 8004b0e:	73bb      	strb	r3, [r7, #14]
				motor_mode = ENCODE_MODE;
 8004b10:	2301      	movs	r3, #1
 8004b12:	737b      	strb	r3, [r7, #13]
#ifdef MODE_DEBUG
				/* LD indicator, For debug purposes only */
#endif
				if(rc_hdlr->ctrl.s1 == SW_DOWN && rc_hdlr->ctrl.s2 == SW_DOWN){
 8004b14:	683b      	ldr	r3, [r7, #0]
 8004b16:	7a1b      	ldrb	r3, [r3, #8]
 8004b18:	2b02      	cmp	r3, #2
 8004b1a:	d130      	bne.n	8004b7e <gimbal_rc_mode_selection+0xd6>
 8004b1c:	683b      	ldr	r3, [r7, #0]
 8004b1e:	7a5b      	ldrb	r3, [r3, #9]
 8004b20:	2b02      	cmp	r3, #2
 8004b22:	d12c      	bne.n	8004b7e <gimbal_rc_mode_selection+0xd6>
					/* independent mode */
					act_mode = INDPET_MODE;
 8004b24:	2303      	movs	r3, #3
 8004b26:	73bb      	strb	r3, [r7, #14]
					motor_mode = ENCODE_MODE;
 8004b28:	2301      	movs	r3, #1
 8004b2a:	737b      	strb	r3, [r7, #13]
 8004b2c:	e027      	b.n	8004b7e <gimbal_rc_mode_selection+0xd6>
			}
		}
	}

	/* pc mode selection */
	else if(rc_hdlr->control_mode == PC_MODE){
 8004b2e:	683b      	ldr	r3, [r7, #0]
 8004b30:	f893 3068 	ldrb.w	r3, [r3, #104]	; 0x68
 8004b34:	2b01      	cmp	r3, #1
 8004b36:	d122      	bne.n	8004b7e <gimbal_rc_mode_selection+0xd6>
		/* from comm rc pack to obtain mode */
		board_mode = gbal->gimbal_mode;
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	f893 3ab2 	ldrb.w	r3, [r3, #2738]	; 0xab2
 8004b3e:	73fb      	strb	r3, [r7, #15]
		act_mode = gbal->gimbal_act_mode;
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	f893 3ab1 	ldrb.w	r3, [r3, #2737]	; 0xab1
 8004b46:	73bb      	strb	r3, [r7, #14]

		/* update motor mode */
		if(rc_hdlr->pc.mouse.right_click.status == PRESSED)
 8004b48:	683b      	ldr	r3, [r7, #0]
 8004b4a:	7ddb      	ldrb	r3, [r3, #23]
 8004b4c:	2b03      	cmp	r3, #3
 8004b4e:	d102      	bne.n	8004b56 <gimbal_rc_mode_selection+0xae>
			board_mode = AUTO_AIM_MODE;
 8004b50:	2302      	movs	r3, #2
 8004b52:	73fb      	strb	r3, [r7, #15]
 8004b54:	e002      	b.n	8004b5c <gimbal_rc_mode_selection+0xb4>
		else
			uc_rx_pack_init(&temp_pack);
 8004b56:	4813      	ldr	r0, [pc, #76]	; (8004ba4 <gimbal_rc_mode_selection+0xfc>)
 8004b58:	f003 fa60 	bl	800801c <uc_rx_pack_init>

		if(act_mode == GIMBAL_FOLLOW){
 8004b5c:	7bbb      	ldrb	r3, [r7, #14]
 8004b5e:	2b01      	cmp	r3, #1
 8004b60:	d102      	bne.n	8004b68 <gimbal_rc_mode_selection+0xc0>
			motor_mode = ENCODE_MODE;
 8004b62:	2301      	movs	r3, #1
 8004b64:	737b      	strb	r3, [r7, #13]
 8004b66:	e00a      	b.n	8004b7e <gimbal_rc_mode_selection+0xd6>
#ifdef MODE_DEBUG
			/* LD indicator, For debug purposes only */
#endif
		}
		else if(act_mode == GIMBAL_CENTER){
 8004b68:	7bbb      	ldrb	r3, [r7, #14]
 8004b6a:	2b00      	cmp	r3, #0
 8004b6c:	d102      	bne.n	8004b74 <gimbal_rc_mode_selection+0xcc>
			motor_mode = GYRO_MODE;
 8004b6e:	2300      	movs	r3, #0
 8004b70:	737b      	strb	r3, [r7, #13]
 8004b72:	e004      	b.n	8004b7e <gimbal_rc_mode_selection+0xd6>
#ifdef MODE_DEBUG
			/* LD indicator, For debug purposes only */
#endif
		}
		else if(act_mode == SELF_GYRO){
 8004b74:	7bbb      	ldrb	r3, [r7, #14]
 8004b76:	2b02      	cmp	r3, #2
 8004b78:	d101      	bne.n	8004b7e <gimbal_rc_mode_selection+0xd6>
			motor_mode = GYRO_MODE;
 8004b7a:	2300      	movs	r3, #0
 8004b7c:	737b      	strb	r3, [r7, #13]
#endif
		}
	}

	/* set modes */
	gimbal_set_mode(gbal, board_mode);
 8004b7e:	7bfb      	ldrb	r3, [r7, #15]
 8004b80:	4619      	mov	r1, r3
 8004b82:	6878      	ldr	r0, [r7, #4]
 8004b84:	f7ff fb7c 	bl	8004280 <gimbal_set_mode>
	gimbal_set_act_mode(gbal, act_mode);// act mode only works when debuging with rc
 8004b88:	7bbb      	ldrb	r3, [r7, #14]
 8004b8a:	4619      	mov	r1, r3
 8004b8c:	6878      	ldr	r0, [r7, #4]
 8004b8e:	f7ff fb87 	bl	80042a0 <gimbal_set_act_mode>
	gimbal_set_motor_mode(gbal, motor_mode);
 8004b92:	7b7b      	ldrb	r3, [r7, #13]
 8004b94:	4619      	mov	r1, r3
 8004b96:	6878      	ldr	r0, [r7, #4]
 8004b98:	f7ff fb92 	bl	80042c0 <gimbal_set_motor_mode>
}
 8004b9c:	bf00      	nop
 8004b9e:	3710      	adds	r7, #16
 8004ba0:	46bd      	mov	sp, r7
 8004ba2:	bd80      	pop	{r7, pc}
 8004ba4:	2000d62c 	.word	0x2000d62c

08004ba8 <gimbal_update_autoaim_rel_angle>:

/******************************** For Comms Above **************************************/
/******************************** For Auto Aiming Below ********************************/
static void gimbal_update_autoaim_rel_angle(Gimbal_t *gbal, RemoteControl_t *rc_hdlr, UC_Recv_Pack_t *pack){
 8004ba8:	b580      	push	{r7, lr}
 8004baa:	b088      	sub	sp, #32
 8004bac:	af00      	add	r7, sp, #0
 8004bae:	60f8      	str	r0, [r7, #12]
 8004bb0:	60b9      	str	r1, [r7, #8]
 8004bb2:	607a      	str	r2, [r7, #4]
	float cur_yaw_target = 0.0;
 8004bb4:	f04f 0300 	mov.w	r3, #0
 8004bb8:	61fb      	str	r3, [r7, #28]
	float cur_pitch_target = 0.0;
 8004bba:	f04f 0300 	mov.w	r3, #0
 8004bbe:	61bb      	str	r3, [r7, #24]
	float delta_yaw= 0.0;
 8004bc0:	f04f 0300 	mov.w	r3, #0
 8004bc4:	617b      	str	r3, [r7, #20]
	float delta_pitch = 0.0;
 8004bc6:	f04f 0300 	mov.w	r3, #0
 8004bca:	613b      	str	r3, [r7, #16]

	if(rc_hdlr->control_mode == PC_MODE){
 8004bcc:	68bb      	ldr	r3, [r7, #8]
 8004bce:	f893 3068 	ldrb.w	r3, [r3, #104]	; 0x68
 8004bd2:	2b01      	cmp	r3, #1
 8004bd4:	d141      	bne.n	8004c5a <gimbal_update_autoaim_rel_angle+0xb2>
		/* filter applied here, TODO may add kalman filter here, depends on data input */
		pack->delta_yaw = ewma_filter(&gbal->ewma_f_aim_yaw, pack->delta_yaw);
 8004bd6:	68fb      	ldr	r3, [r7, #12]
 8004bd8:	f603 225c 	addw	r2, r3, #2652	; 0xa5c
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	edd3 7a01 	vldr	s15, [r3, #4]
 8004be2:	eeb0 0a67 	vmov.f32	s0, s15
 8004be6:	4610      	mov	r0, r2
 8004be8:	f7fe fab2 	bl	8003150 <ewma_filter>
 8004bec:	eef0 7a40 	vmov.f32	s15, s0
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	edc3 7a01 	vstr	s15, [r3, #4]
//		pack->yaw_data = sliding_window_mean_filter(&gbal->swm_f_aim_yaw, pack->yaw_data);
		delta_yaw = in_out_map(pack->delta_yaw, -180.0, 180.0, -PI,PI);// 1000 -> 2*pi, old value +-30*PI
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	edd3 7a01 	vldr	s15, [r3, #4]
 8004bfc:	ed9f 2a4a 	vldr	s4, [pc, #296]	; 8004d28 <gimbal_update_autoaim_rel_angle+0x180>
 8004c00:	eddf 1a4a 	vldr	s3, [pc, #296]	; 8004d2c <gimbal_update_autoaim_rel_angle+0x184>
 8004c04:	ed9f 1a4a 	vldr	s2, [pc, #296]	; 8004d30 <gimbal_update_autoaim_rel_angle+0x188>
 8004c08:	eddf 0a4a 	vldr	s1, [pc, #296]	; 8004d34 <gimbal_update_autoaim_rel_angle+0x18c>
 8004c0c:	eeb0 0a67 	vmov.f32	s0, s15
 8004c10:	f7fe f9ea 	bl	8002fe8 <in_out_map>
 8004c14:	ed87 0a05 	vstr	s0, [r7, #20]
		pack->delta_pitch = ewma_filter(&gbal->ewma_f_aim_pitch, pack->delta_pitch);
 8004c18:	68fb      	ldr	r3, [r7, #12]
 8004c1a:	f603 2268 	addw	r2, r3, #2664	; 0xa68
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	edd3 7a02 	vldr	s15, [r3, #8]
 8004c24:	eeb0 0a67 	vmov.f32	s0, s15
 8004c28:	4610      	mov	r0, r2
 8004c2a:	f7fe fa91 	bl	8003150 <ewma_filter>
 8004c2e:	eef0 7a40 	vmov.f32	s15, s0
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	edc3 7a02 	vstr	s15, [r3, #8]
//		pack->pitch_data = sliding_window_mean_filter(&gbal->swm_f_aim_pitch, pack->yaw_data);
		delta_pitch = in_out_map(pack->delta_pitch, -180.0, 180.0, -PI,PI);// 1000 -> 2*pi, old value +-30*PI
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	edd3 7a02 	vldr	s15, [r3, #8]
 8004c3e:	ed9f 2a3a 	vldr	s4, [pc, #232]	; 8004d28 <gimbal_update_autoaim_rel_angle+0x180>
 8004c42:	eddf 1a3a 	vldr	s3, [pc, #232]	; 8004d2c <gimbal_update_autoaim_rel_angle+0x184>
 8004c46:	ed9f 1a3a 	vldr	s2, [pc, #232]	; 8004d30 <gimbal_update_autoaim_rel_angle+0x188>
 8004c4a:	eddf 0a3a 	vldr	s1, [pc, #232]	; 8004d34 <gimbal_update_autoaim_rel_angle+0x18c>
 8004c4e:	eeb0 0a67 	vmov.f32	s0, s15
 8004c52:	f7fe f9c9 	bl	8002fe8 <in_out_map>
 8004c56:	ed87 0a04 	vstr	s0, [r7, #16]
	}
	/* get the latest angle position of pitch and yaw motor */
	gimbal_get_ecd_fb_data(&gimbal,
 8004c5a:	4a37      	ldr	r2, [pc, #220]	; (8004d38 <gimbal_update_autoaim_rel_angle+0x190>)
 8004c5c:	4937      	ldr	r1, [pc, #220]	; (8004d3c <gimbal_update_autoaim_rel_angle+0x194>)
 8004c5e:	4838      	ldr	r0, [pc, #224]	; (8004d40 <gimbal_update_autoaim_rel_angle+0x198>)
 8004c60:	f7ff fcf4 	bl	800464c <gimbal_get_ecd_fb_data>
						   &(motor_data[yaw_id].motor_feedback),
						   &(motor_data[pitch_id].motor_feedback));
	/* NOTE: Even if the target was beyond pi, the motor still tracked the same dir bc of spd loop and phase delay,
	 * and right about next time, the feedback of motor would be changed from pi to -pi(or inverse), which will
	 * also update the target into right scale of angle */
	if(gbal->gimbal_motor_mode == GYRO_MODE){
 8004c64:	68fb      	ldr	r3, [r7, #12]
 8004c66:	f893 3ab0 	ldrb.w	r3, [r3, #2736]	; 0xab0
 8004c6a:	2b00      	cmp	r3, #0
 8004c6c:	d112      	bne.n	8004c94 <gimbal_update_autoaim_rel_angle+0xec>
		cur_yaw_target = gbal->yaw_cur_abs_angle - delta_yaw; // only yaw use abs values
 8004c6e:	68fb      	ldr	r3, [r7, #12]
 8004c70:	ed93 7a05 	vldr	s14, [r3, #20]
 8004c74:	edd7 7a05 	vldr	s15, [r7, #20]
 8004c78:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004c7c:	edc7 7a07 	vstr	s15, [r7, #28]
		cur_pitch_target = gbal->pitch_cur_rel_angle + delta_pitch;
 8004c80:	68fb      	ldr	r3, [r7, #12]
 8004c82:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 8004c86:	ed97 7a04 	vldr	s14, [r7, #16]
 8004c8a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004c8e:	edc7 7a06 	vstr	s15, [r7, #24]
 8004c92:	e011      	b.n	8004cb8 <gimbal_update_autoaim_rel_angle+0x110>
	}
	else{
		cur_yaw_target = gbal->yaw_cur_rel_angle - delta_yaw;
 8004c94:	68fb      	ldr	r3, [r7, #12]
 8004c96:	ed93 7a06 	vldr	s14, [r3, #24]
 8004c9a:	edd7 7a05 	vldr	s15, [r7, #20]
 8004c9e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004ca2:	edc7 7a07 	vstr	s15, [r7, #28]
		cur_pitch_target = gbal->pitch_cur_rel_angle + delta_pitch;
 8004ca6:	68fb      	ldr	r3, [r7, #12]
 8004ca8:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 8004cac:	ed97 7a04 	vldr	s14, [r7, #16]
 8004cb0:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004cb4:	edc7 7a06 	vstr	s15, [r7, #24]
	}
	/* avoid small noise to spin the yaw */
	if(fabs(delta_yaw)>= 0.3*DEGREE2RAD)
 8004cb8:	edd7 7a05 	vldr	s15, [r7, #20]
 8004cbc:	eef0 7ae7 	vabs.f32	s15, s15
 8004cc0:	ee17 0a90 	vmov	r0, s15
 8004cc4:	f7fb fc40 	bl	8000548 <__aeabi_f2d>
 8004cc8:	a315      	add	r3, pc, #84	; (adr r3, 8004d20 <gimbal_update_autoaim_rel_angle+0x178>)
 8004cca:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004cce:	f7fb ff19 	bl	8000b04 <__aeabi_dcmpge>
 8004cd2:	4603      	mov	r3, r0
 8004cd4:	2b00      	cmp	r3, #0
 8004cd6:	d002      	beq.n	8004cde <gimbal_update_autoaim_rel_angle+0x136>
		gbal->yaw_tar_angle = cur_yaw_target;
 8004cd8:	68fb      	ldr	r3, [r7, #12]
 8004cda:	69fa      	ldr	r2, [r7, #28]
 8004cdc:	611a      	str	r2, [r3, #16]
	if(fabs(delta_pitch)>= 0.3*DEGREE2RAD)
 8004cde:	edd7 7a04 	vldr	s15, [r7, #16]
 8004ce2:	eef0 7ae7 	vabs.f32	s15, s15
 8004ce6:	ee17 0a90 	vmov	r0, s15
 8004cea:	f7fb fc2d 	bl	8000548 <__aeabi_f2d>
 8004cee:	a30c      	add	r3, pc, #48	; (adr r3, 8004d20 <gimbal_update_autoaim_rel_angle+0x178>)
 8004cf0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004cf4:	f7fb ff06 	bl	8000b04 <__aeabi_dcmpge>
 8004cf8:	4603      	mov	r3, r0
 8004cfa:	2b00      	cmp	r3, #0
 8004cfc:	d002      	beq.n	8004d04 <gimbal_update_autoaim_rel_angle+0x15c>
		gbal->pitch_tar_angle = cur_pitch_target;
 8004cfe:	68fb      	ldr	r3, [r7, #12]
 8004d00:	69ba      	ldr	r2, [r7, #24]
 8004d02:	621a      	str	r2, [r3, #32]
	/* independent mode don't allow set yaw angle */
	if(gbal->gimbal_act_mode == INDPET_MODE)
 8004d04:	68fb      	ldr	r3, [r7, #12]
 8004d06:	f893 3ab1 	ldrb.w	r3, [r3, #2737]	; 0xab1
 8004d0a:	2b03      	cmp	r3, #3
 8004d0c:	d103      	bne.n	8004d16 <gimbal_update_autoaim_rel_angle+0x16e>
		gbal->yaw_tar_angle = 0;
 8004d0e:	68fb      	ldr	r3, [r7, #12]
 8004d10:	f04f 0200 	mov.w	r2, #0
 8004d14:	611a      	str	r2, [r3, #16]
}
 8004d16:	bf00      	nop
 8004d18:	3720      	adds	r7, #32
 8004d1a:	46bd      	mov	sp, r7
 8004d1c:	bd80      	pop	{r7, pc}
 8004d1e:	bf00      	nop
 8004d20:	59999999 	.word	0x59999999
 8004d24:	3f757255 	.word	0x3f757255
 8004d28:	40490fdb 	.word	0x40490fdb
 8004d2c:	c0490fdb 	.word	0xc0490fdb
 8004d30:	43340000 	.word	0x43340000
 8004d34:	c3340000 	.word	0xc3340000
 8004d38:	200055e4 	.word	0x200055e4
 8004d3c:	20005550 	.word	0x20005550
 8004d40:	200047c0 	.word	0x200047c0

08004d44 <gimbal_cmd_exec>:
 * @brief     Execute the cmd set by previous gimbal function. Usually the last called func.
 * @param[in] gbal: main gimbal handler
 * @param[in] mode: DUAL_LOOP_PID_CONTROL/SINGLE_LOOP_PID_CONTROL/GIMBAL_STOP
 * retval 	  None
 */
void gimbal_cmd_exec(Gimbal_t *gbal, uint8_t mode){
 8004d44:	b580      	push	{r7, lr}
 8004d46:	b082      	sub	sp, #8
 8004d48:	af00      	add	r7, sp, #0
 8004d4a:	6078      	str	r0, [r7, #4]
 8004d4c:	460b      	mov	r3, r1
 8004d4e:	70fb      	strb	r3, [r7, #3]
	if(mode == DUAL_LOOP_PID_CONTROL)
 8004d50:	78fb      	ldrb	r3, [r7, #3]
 8004d52:	2b01      	cmp	r3, #1
 8004d54:	d112      	bne.n	8004d7c <gimbal_cmd_exec+0x38>
	 /* set motor voltage through cascade pid controller */
		  set_motor_can_volt(gimbal.yaw_tar_angle,
 8004d56:	4b2f      	ldr	r3, [pc, #188]	; (8004e14 <gimbal_cmd_exec+0xd0>)
 8004d58:	edd3 7a04 	vldr	s15, [r3, #16]
 8004d5c:	4b2d      	ldr	r3, [pc, #180]	; (8004e14 <gimbal_cmd_exec+0xd0>)
 8004d5e:	ed93 7a08 	vldr	s14, [r3, #32]
 8004d62:	78fa      	ldrb	r2, [r7, #3]
 8004d64:	4b2b      	ldr	r3, [pc, #172]	; (8004e14 <gimbal_cmd_exec+0xd0>)
 8004d66:	f893 3ab0 	ldrb.w	r3, [r3, #2736]	; 0xab0
 8004d6a:	2100      	movs	r1, #0
 8004d6c:	2000      	movs	r0, #0
 8004d6e:	eef0 0a47 	vmov.f32	s1, s14
 8004d72:	eeb0 0a67 	vmov.f32	s0, s15
 8004d76:	f001 ffa1 	bl	8006cbc <set_motor_can_volt>
	}
	else{
		motor_data[pitch_id].tx_data = 0;
		motor_data[yaw_id].tx_data = 0;
	}
}
 8004d7a:	e047      	b.n	8004e0c <gimbal_cmd_exec+0xc8>
	else if(mode == SINGLE_LOOP_PID_CONTROL){ // only spd control
 8004d7c:	78fb      	ldrb	r3, [r7, #3]
 8004d7e:	2b00      	cmp	r3, #0
 8004d80:	d13c      	bne.n	8004dfc <gimbal_cmd_exec+0xb8>
		motor_data[pitch_id].tx_data = pid_single_loop_control(gbal->pitch_tar_spd,
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	f9b3 304a 	ldrsh.w	r3, [r3, #74]	; 0x4a
 8004d88:	ee07 3a90 	vmov	s15, r3
 8004d8c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
														motor_data[pitch_id].motor_feedback.rx_rpm);
 8004d90:	4b21      	ldr	r3, [pc, #132]	; (8004e18 <gimbal_cmd_exec+0xd4>)
 8004d92:	f9b3 336e 	ldrsh.w	r3, [r3, #878]	; 0x36e
		motor_data[pitch_id].tx_data = pid_single_loop_control(gbal->pitch_tar_spd,
 8004d96:	ee07 3a10 	vmov	s14, r3
 8004d9a:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8004d9e:	eef0 0a47 	vmov.f32	s1, s14
 8004da2:	481e      	ldr	r0, [pc, #120]	; (8004e1c <gimbal_cmd_exec+0xd8>)
 8004da4:	eeb0 0a67 	vmov.f32	s0, s15
 8004da8:	f7fd ffe2 	bl	8002d70 <pid_single_loop_control>
 8004dac:	eef0 7a40 	vmov.f32	s15, s0
 8004db0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8004db4:	ee17 2a90 	vmov	r2, s15
 8004db8:	4b17      	ldr	r3, [pc, #92]	; (8004e18 <gimbal_cmd_exec+0xd4>)
 8004dba:	f8c3 2374 	str.w	r2, [r3, #884]	; 0x374
		motor_data[yaw_id].tx_data = pid_single_loop_control(gbal->yaw_tar_spd,
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	f9b3 3048 	ldrsh.w	r3, [r3, #72]	; 0x48
 8004dc4:	ee07 3a90 	vmov	s15, r3
 8004dc8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
														motor_data[yaw_id].motor_feedback.rx_rpm);
 8004dcc:	4b12      	ldr	r3, [pc, #72]	; (8004e18 <gimbal_cmd_exec+0xd4>)
 8004dce:	f9b3 32da 	ldrsh.w	r3, [r3, #730]	; 0x2da
		motor_data[yaw_id].tx_data = pid_single_loop_control(gbal->yaw_tar_spd,
 8004dd2:	ee07 3a10 	vmov	s14, r3
 8004dd6:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8004dda:	eef0 0a47 	vmov.f32	s1, s14
 8004dde:	4810      	ldr	r0, [pc, #64]	; (8004e20 <gimbal_cmd_exec+0xdc>)
 8004de0:	eeb0 0a67 	vmov.f32	s0, s15
 8004de4:	f7fd ffc4 	bl	8002d70 <pid_single_loop_control>
 8004de8:	eef0 7a40 	vmov.f32	s15, s0
 8004dec:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8004df0:	ee17 2a90 	vmov	r2, s15
 8004df4:	4b08      	ldr	r3, [pc, #32]	; (8004e18 <gimbal_cmd_exec+0xd4>)
 8004df6:	f8c3 22e0 	str.w	r2, [r3, #736]	; 0x2e0
}
 8004dfa:	e007      	b.n	8004e0c <gimbal_cmd_exec+0xc8>
		motor_data[pitch_id].tx_data = 0;
 8004dfc:	4b06      	ldr	r3, [pc, #24]	; (8004e18 <gimbal_cmd_exec+0xd4>)
 8004dfe:	2200      	movs	r2, #0
 8004e00:	f8c3 2374 	str.w	r2, [r3, #884]	; 0x374
		motor_data[yaw_id].tx_data = 0;
 8004e04:	4b04      	ldr	r3, [pc, #16]	; (8004e18 <gimbal_cmd_exec+0xd4>)
 8004e06:	2200      	movs	r2, #0
 8004e08:	f8c3 22e0 	str.w	r2, [r3, #736]	; 0x2e0
}
 8004e0c:	bf00      	nop
 8004e0e:	3708      	adds	r7, #8
 8004e10:	46bd      	mov	sp, r7
 8004e12:	bd80      	pop	{r7, pc}
 8004e14:	200047c0 	.word	0x200047c0
 8004e18:	20005278 	.word	0x20005278
 8004e1c:	2000559c 	.word	0x2000559c
 8004e20:	20005508 	.word	0x20005508
 8004e24:	00000000 	.word	0x00000000

08004e28 <Shoot_Task_Func>:
int16_t shoot_counter= 0;
extern TIM_HandleTypeDef htim1;

//FIXME: Once we have referee system, we can limit the motor power
void Shoot_Task_Func(void const * argument)
{
 8004e28:	b580      	push	{r7, lr}
 8004e2a:	b084      	sub	sp, #16
 8004e2c:	af00      	add	r7, sp, #0
 8004e2e:	6078      	str	r0, [r7, #4]
  /* Infinite loop */
  shoot_task_init(&shoot);
 8004e30:	484f      	ldr	r0, [pc, #316]	; (8004f70 <Shoot_Task_Func+0x148>)
 8004e32:	f000 f8a7 	bl	8004f84 <shoot_task_init>

  /* set task exec period */
  TickType_t xLastWakeTime;
  const TickType_t xFrequency = pdMS_TO_TICKS(10); // task exec period 10ms
 8004e36:	230a      	movs	r3, #10
 8004e38:	60fb      	str	r3, [r7, #12]

  /* init the task ticks */
  xLastWakeTime = xTaskGetTickCount();
 8004e3a:	f00a fa57 	bl	800f2ec <xTaskGetTickCount>
 8004e3e:	4603      	mov	r3, r0
 8004e40:	60bb      	str	r3, [r7, #8]
  for(;;)
  {

	  //FIXME: rc debug needed
//	  if(gimbal.gimbal_mode == DEBUG_MODE)
	  shoot_mode_rc_selection(&shoot, &rc);
 8004e42:	494c      	ldr	r1, [pc, #304]	; (8004f74 <Shoot_Task_Func+0x14c>)
 8004e44:	484a      	ldr	r0, [pc, #296]	; (8004f70 <Shoot_Task_Func+0x148>)
 8004e46:	f000 fb6d 	bl	8005524 <shoot_mode_rc_selection>

	  /* select lid status */
	  shoot_lid_status_selection(&shoot, &rc);
 8004e4a:	494a      	ldr	r1, [pc, #296]	; (8004f74 <Shoot_Task_Func+0x14c>)
 8004e4c:	4848      	ldr	r0, [pc, #288]	; (8004f70 <Shoot_Task_Func+0x148>)
 8004e4e:	f000 fbb6 	bl	80055be <shoot_lid_status_selection>

	  /* get feedback of the magazine motor */
	  shoot_mag_get_rel_angle(&shoot);
 8004e52:	4847      	ldr	r0, [pc, #284]	; (8004f70 <Shoot_Task_Func+0x148>)
 8004e54:	f000 fabc 	bl	80053d0 <shoot_mag_get_rel_angle>

	  /* check the magazine status */
	  shoot_detect_mag_status(&shoot);
 8004e58:	4845      	ldr	r0, [pc, #276]	; (8004f70 <Shoot_Task_Func+0x148>)
 8004e5a:	f000 fbbd 	bl	80055d8 <shoot_detect_mag_status>
	  /********** sentry only begins **********/
//	  if(comm_pack.vision.fire_cmd == 1)
//	  {
	  /********** sentry only ends ***********/
	  	 /* determine if open lid */
	  	 if(shoot.lid_status == OPEN){//if sentry, delete this function
 8004e5e:	4b44      	ldr	r3, [pc, #272]	; (8004f70 <Shoot_Task_Func+0x148>)
 8004e60:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 8004e64:	2b01      	cmp	r3, #1
 8004e66:	d103      	bne.n	8004e70 <Shoot_Task_Func+0x48>
	  		set_servo_value(SERVO_PWM_OPEN_LID);
 8004e68:	2050      	movs	r0, #80	; 0x50
 8004e6a:	f000 f9c9 	bl	8005200 <set_servo_value>
 8004e6e:	e007      	b.n	8004e80 <Shoot_Task_Func+0x58>
	  	 }
	  	 else if(shoot.lid_status == CLOSE){
 8004e70:	4b3f      	ldr	r3, [pc, #252]	; (8004f70 <Shoot_Task_Func+0x148>)
 8004e72:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 8004e76:	2b02      	cmp	r3, #2
 8004e78:	d102      	bne.n	8004e80 <Shoot_Task_Func+0x58>
	  	 	set_servo_value(SERVO_PWM_CLOSE_LID);
 8004e7a:	20f5      	movs	r0, #245	; 0xf5
 8004e7c:	f000 f9c0 	bl	8005200 <set_servo_value>
	  	 }

	  	 /* formal shoot task functions begins */
	  	 if(shoot.shoot_act_mode == SHOOT_CEASE){
 8004e80:	4b3b      	ldr	r3, [pc, #236]	; (8004f70 <Shoot_Task_Func+0x148>)
 8004e82:	f893 3071 	ldrb.w	r3, [r3, #113]	; 0x71
 8004e86:	2b03      	cmp	r3, #3
 8004e88:	d106      	bne.n	8004e98 <Shoot_Task_Func+0x70>
	  		shoot.mag_turns_counter = 0;//clear magazine turns
 8004e8a:	4b39      	ldr	r3, [pc, #228]	; (8004f70 <Shoot_Task_Func+0x148>)
 8004e8c:	2200      	movs	r2, #0
 8004e8e:	615a      	str	r2, [r3, #20]
	  		shoot_stop(&shoot);
 8004e90:	4837      	ldr	r0, [pc, #220]	; (8004f70 <Shoot_Task_Func+0x148>)
 8004e92:	f000 f9c7 	bl	8005224 <shoot_stop>
 8004e96:	e05a      	b.n	8004f4e <Shoot_Task_Func+0x126>
//	  		buzzer_stop();
	  	 }
	  	 else if(shoot.shoot_act_mode == SHOOT_RESERVE){
 8004e98:	4b35      	ldr	r3, [pc, #212]	; (8004f70 <Shoot_Task_Func+0x148>)
 8004e9a:	f893 3071 	ldrb.w	r3, [r3, #113]	; 0x71
 8004e9e:	2b02      	cmp	r3, #2
 8004ea0:	d125      	bne.n	8004eee <Shoot_Task_Func+0xc6>
			  /* reserve the magazine motor for a while */
			  //FIXME: didn't consider if the reserve spin also stuck
			  shoot_reserve_flag = 1;
 8004ea2:	4b35      	ldr	r3, [pc, #212]	; (8004f78 <Shoot_Task_Func+0x150>)
 8004ea4:	2201      	movs	r2, #1
 8004ea6:	701a      	strb	r2, [r3, #0]
			  while(shoot_reserve_counter<20){//20*100ms = 2s
 8004ea8:	e016      	b.n	8004ed8 <Shoot_Task_Func+0xb0>
				  set_mag_motor_angle(&shoot, shoot.mag_cur_angle - 0.3*PI);
 8004eaa:	4b31      	ldr	r3, [pc, #196]	; (8004f70 <Shoot_Task_Func+0x148>)
 8004eac:	edd3 7a02 	vldr	s15, [r3, #8]
 8004eb0:	ed9f 7a32 	vldr	s14, [pc, #200]	; 8004f7c <Shoot_Task_Func+0x154>
 8004eb4:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8004eb8:	eeb0 0a67 	vmov.f32	s0, s15
 8004ebc:	482c      	ldr	r0, [pc, #176]	; (8004f70 <Shoot_Task_Func+0x148>)
 8004ebe:	f000 f973 	bl	80051a8 <set_mag_motor_angle>
#ifndef USE_CAN_FRIC
				  set_fric_motor_speed(&shoot, LEVEL_ONE_PWM);
#else
				  set_fric_motor_current(&shoot, LEVEL_ONE_CAN_SPD);
 8004ec2:	f640 31b8 	movw	r1, #3000	; 0xbb8
 8004ec6:	482a      	ldr	r0, [pc, #168]	; (8004f70 <Shoot_Task_Func+0x148>)
 8004ec8:	f000 f989 	bl	80051de <set_fric_motor_current>
#endif
				  shoot_execute(&shoot);
 8004ecc:	4828      	ldr	r0, [pc, #160]	; (8004f70 <Shoot_Task_Func+0x148>)
 8004ece:	f000 fa09 	bl	80052e4 <shoot_execute>
				  osDelay(1);//release mcu
 8004ed2:	2001      	movs	r0, #1
 8004ed4:	f009 fd25 	bl	800e922 <osDelay>
			  while(shoot_reserve_counter<20){//20*100ms = 2s
 8004ed8:	4b29      	ldr	r3, [pc, #164]	; (8004f80 <Shoot_Task_Func+0x158>)
 8004eda:	781b      	ldrb	r3, [r3, #0]
 8004edc:	2b13      	cmp	r3, #19
 8004ede:	d9e4      	bls.n	8004eaa <Shoot_Task_Func+0x82>
			  }
			  /* reset timer13 flag and counter */
			  shoot_reserve_flag = 0;
 8004ee0:	4b25      	ldr	r3, [pc, #148]	; (8004f78 <Shoot_Task_Func+0x150>)
 8004ee2:	2200      	movs	r2, #0
 8004ee4:	701a      	strb	r2, [r3, #0]
			  shoot_reserve_counter = 0;
 8004ee6:	4b26      	ldr	r3, [pc, #152]	; (8004f80 <Shoot_Task_Func+0x158>)
 8004ee8:	2200      	movs	r2, #0
 8004eea:	701a      	strb	r2, [r3, #0]
 8004eec:	e02f      	b.n	8004f4e <Shoot_Task_Func+0x126>
		  }
	  	  else if(shoot.shoot_act_mode == SHOOT_ONCE){
 8004eee:	4b20      	ldr	r3, [pc, #128]	; (8004f70 <Shoot_Task_Func+0x148>)
 8004ef0:	f893 3071 	ldrb.w	r3, [r3, #113]	; 0x71
 8004ef4:	2b00      	cmp	r3, #0
 8004ef6:	d10a      	bne.n	8004f0e <Shoot_Task_Func+0xe6>
	  		 /* need referee system to determine shooting spd */
	  		  set_mag_motor_angle(&shoot, 0.3*PI);
 8004ef8:	ed9f 0a20 	vldr	s0, [pc, #128]	; 8004f7c <Shoot_Task_Func+0x154>
 8004efc:	481c      	ldr	r0, [pc, #112]	; (8004f70 <Shoot_Task_Func+0x148>)
 8004efe:	f000 f953 	bl	80051a8 <set_mag_motor_angle>
#ifndef USE_CAN_FRIC
	  		  set_fric_motor_speed(&shoot, LEVEL_ONE_PWM);
#else
	  		  set_fric_motor_current(&shoot, LEVEL_ONE_CAN_SPD);
 8004f02:	f640 31b8 	movw	r1, #3000	; 0xbb8
 8004f06:	481a      	ldr	r0, [pc, #104]	; (8004f70 <Shoot_Task_Func+0x148>)
 8004f08:	f000 f969 	bl	80051de <set_fric_motor_current>
 8004f0c:	e01f      	b.n	8004f4e <Shoot_Task_Func+0x126>
#endif
		  }
		  else if(shoot.shoot_act_mode == SHOOT_CONT){
 8004f0e:	4b18      	ldr	r3, [pc, #96]	; (8004f70 <Shoot_Task_Func+0x148>)
 8004f10:	f893 3071 	ldrb.w	r3, [r3, #113]	; 0x71
 8004f14:	2b01      	cmp	r3, #1
 8004f16:	d11a      	bne.n	8004f4e <Shoot_Task_Func+0x126>
			  if(rc.pc.mouse.right_click.status == PRESSED){
				  /* auto aimming engage */
			  }
			  /* FIXME need referee system to determine shooting spd */
			  set_mag_motor_angle(&shoot, shoot.mag_cur_angle + SHOOT_CONT_MAG_SPEED);//keep spinning
 8004f18:	4b15      	ldr	r3, [pc, #84]	; (8004f70 <Shoot_Task_Func+0x148>)
 8004f1a:	689b      	ldr	r3, [r3, #8]
 8004f1c:	4618      	mov	r0, r3
 8004f1e:	f7fb fb13 	bl	8000548 <__aeabi_f2d>
 8004f22:	a311      	add	r3, pc, #68	; (adr r3, 8004f68 <Shoot_Task_Func+0x140>)
 8004f24:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f28:	f7fb f9b0 	bl	800028c <__adddf3>
 8004f2c:	4602      	mov	r2, r0
 8004f2e:	460b      	mov	r3, r1
 8004f30:	4610      	mov	r0, r2
 8004f32:	4619      	mov	r1, r3
 8004f34:	f7fb fe38 	bl	8000ba8 <__aeabi_d2f>
 8004f38:	4603      	mov	r3, r0
 8004f3a:	ee00 3a10 	vmov	s0, r3
 8004f3e:	480c      	ldr	r0, [pc, #48]	; (8004f70 <Shoot_Task_Func+0x148>)
 8004f40:	f000 f932 	bl	80051a8 <set_mag_motor_angle>
#ifndef USE_CAN_FRIC
			  set_fric_motor_speed(&shoot, LEVEL_ONE_PWM);
#else
	  		  set_fric_motor_current(&shoot, LEVEL_ONE_CAN_SPD);
 8004f44:	f640 31b8 	movw	r1, #3000	; 0xbb8
 8004f48:	4809      	ldr	r0, [pc, #36]	; (8004f70 <Shoot_Task_Func+0x148>)
 8004f4a:	f000 f948 	bl	80051de <set_fric_motor_current>
//		  /* shooting delay, considering if keep shoot*/
//		  shoot_stop(&shoot);
//	  }
	  /********** sentry only ends ***********/

	  shoot_execute(&shoot);
 8004f4e:	4808      	ldr	r0, [pc, #32]	; (8004f70 <Shoot_Task_Func+0x148>)
 8004f50:	f000 f9c8 	bl	80052e4 <shoot_execute>

	  /* delay until wake time */
	  vTaskDelayUntil(&xLastWakeTime, xFrequency);
 8004f54:	f107 0308 	add.w	r3, r7, #8
 8004f58:	68f9      	ldr	r1, [r7, #12]
 8004f5a:	4618      	mov	r0, r3
 8004f5c:	f00a f80a 	bl	800ef74 <vTaskDelayUntil>
	  shoot_mode_rc_selection(&shoot, &rc);
 8004f60:	e76f      	b.n	8004e42 <Shoot_Task_Func+0x1a>
 8004f62:	bf00      	nop
 8004f64:	f3af 8000 	nop.w
 8004f68:	90000000 	.word	0x90000000
 8004f6c:	400197c9 	.word	0x400197c9
 8004f70:	2000d63c 	.word	0x2000d63c
 8004f74:	2000d6b0 	.word	0x2000d6b0
 8004f78:	200007dc 	.word	0x200007dc
 8004f7c:	3f71463a 	.word	0x3f71463a
 8004f80:	200007dd 	.word	0x200007dd

08004f84 <shoot_task_init>:
/**
  * @brief     shoot task initialization
  * @param[in] shoot main struct
  * @retval    None
  */
void shoot_task_init(Shoot_t *sht){
 8004f84:	b580      	push	{r7, lr}
 8004f86:	b082      	sub	sp, #8
 8004f88:	af00      	add	r7, sp, #0
 8004f8a:	6078      	str	r0, [r7, #4]
	/* init pid of magazine motor */
	// Note this is only for 2006, the pid params need to fine tune with the actual payload
	motor_init(mag_2006_id, max_out_angle_mag_2006,  max_I_out_angle_mag_2006, max_err_angle_mag_2006, //angular loop
 8004f8c:	eeb7 5a00 	vmov.f32	s10, #112	; 0x3f800000  1.0
 8004f90:	eddf 4a25 	vldr	s9, [pc, #148]	; 8005028 <shoot_task_init+0xa4>
 8004f94:	ed9f 4a25 	vldr	s8, [pc, #148]	; 800502c <shoot_task_init+0xa8>
 8004f98:	eef0 3a08 	vmov.f32	s7, #8	; 0x40400000  3.0
 8004f9c:	ed9f 3a24 	vldr	s6, [pc, #144]	; 8005030 <shoot_task_init+0xac>
 8004fa0:	eddf 2a24 	vldr	s5, [pc, #144]	; 8005034 <shoot_task_init+0xb0>
 8004fa4:	f242 720f 	movw	r2, #9999	; 0x270f
 8004fa8:	ed9f 2a1f 	vldr	s4, [pc, #124]	; 8005028 <shoot_task_init+0xa4>
 8004fac:	eddf 1a1e 	vldr	s3, [pc, #120]	; 8005028 <shoot_task_init+0xa4>
 8004fb0:	ed9f 1a21 	vldr	s2, [pc, #132]	; 8005038 <shoot_task_init+0xb4>
 8004fb4:	eddf 0a21 	vldr	s1, [pc, #132]	; 800503c <shoot_task_init+0xb8>
 8004fb8:	ed9f 0a1b 	vldr	s0, [pc, #108]	; 8005028 <shoot_task_init+0xa4>
 8004fbc:	f241 3188 	movw	r1, #5000	; 0x1388
 8004fc0:	2006      	movs	r0, #6
 8004fc2:	f001 fe1d 	bl	8006c00 <motor_init>
//							max_out_spd_mag_3508, max_I_out_spd_mag_3508, max_err_spd_mag_3508, //spd loop
//								kp_spd_mag_3508, ki_spd_mag_3508, kd_spd_mag_3508,
//							kf_spd_mag_3508);//spd ff gain

	/* init friction motors */
	shoot_firc_init(&shoot);
 8004fc6:	481e      	ldr	r0, [pc, #120]	; (8005040 <shoot_task_init+0xbc>)
 8004fc8:	f000 f842 	bl	8005050 <shoot_firc_init>
#ifndef USE_CAN_FRIC
	ramp_init(&shoot.fric_left_ramp, (LEVEL_ONE_PWM-MIN_PWM_ON_TIME));
	ramp_init(&shoot.fric_right_ramp, (LEVEL_ONE_PWM-MIN_PWM_ON_TIME));
#else
	ramp_init(&shoot.fric_left_ramp, FRIC_CAN_RAMP_DELAY);
 8004fcc:	2114      	movs	r1, #20
 8004fce:	481d      	ldr	r0, [pc, #116]	; (8005044 <shoot_task_init+0xc0>)
 8004fd0:	f7fd ff09 	bl	8002de6 <ramp_init>
	ramp_init(&shoot.fric_right_ramp, FRIC_CAN_RAMP_DELAY);
 8004fd4:	2114      	movs	r1, #20
 8004fd6:	481c      	ldr	r0, [pc, #112]	; (8005048 <shoot_task_init+0xc4>)
 8004fd8:	f7fd ff05 	bl	8002de6 <ramp_init>
#endif

	/* init servo motor */
	shoot_servo_init();
 8004fdc:	f000 f8b6 	bl	800514c <shoot_servo_init>

	/* init parameters */
	shoot_params_init(sht);
 8004fe0:	6878      	ldr	r0, [r7, #4]
 8004fe2:	f000 f87f 	bl	80050e4 <shoot_params_init>

	/* reset feedback value */
	memset(&(sht->mag_fb), 0, sizeof(Motor_Feedback_Data_t));
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	3330      	adds	r3, #48	; 0x30
 8004fea:	2208      	movs	r2, #8
 8004fec:	2100      	movs	r1, #0
 8004fee:	4618      	mov	r0, r3
 8004ff0:	f00b f952 	bl	8010298 <memset>
	memset(&(sht->left_fric_fb), 0, sizeof(Motor_Feedback_Data_t));
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	3338      	adds	r3, #56	; 0x38
 8004ff8:	2208      	movs	r2, #8
 8004ffa:	2100      	movs	r1, #0
 8004ffc:	4618      	mov	r0, r3
 8004ffe:	f00b f94b 	bl	8010298 <memset>
	memset(&(sht->right_fric_fb), 0, sizeof(Motor_Feedback_Data_t));
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	3340      	adds	r3, #64	; 0x40
 8005006:	2208      	movs	r2, #8
 8005008:	2100      	movs	r1, #0
 800500a:	4618      	mov	r0, r3
 800500c:	f00b f944 	bl	8010298 <memset>

	/* set shoot mode */
	set_shoot_mode(sht, SHOOT_CEASE);
 8005010:	2103      	movs	r1, #3
 8005012:	6878      	ldr	r0, [r7, #4]
 8005014:	f000 f8a8 	bl	8005168 <set_shoot_mode>

	/* set comm packs init target number */
	vision_message.message.vision.target_num = 0;
 8005018:	4b0c      	ldr	r3, [pc, #48]	; (800504c <shoot_task_init+0xc8>)
 800501a:	2200      	movs	r2, #0
 800501c:	615a      	str	r2, [r3, #20]
}
 800501e:	bf00      	nop
 8005020:	3708      	adds	r7, #8
 8005022:	46bd      	mov	sp, r7
 8005024:	bd80      	pop	{r7, pc}
 8005026:	bf00      	nop
 8005028:	00000000 	.word	0x00000000
 800502c:	3c23d70a 	.word	0x3c23d70a
 8005030:	459c4000 	.word	0x459c4000
 8005034:	43fa0000 	.word	0x43fa0000
 8005038:	447a0000 	.word	0x447a0000
 800503c:	426ec2d4 	.word	0x426ec2d4
 8005040:	2000d63c 	.word	0x2000d63c
 8005044:	2000d684 	.word	0x2000d684
 8005048:	2000d698 	.word	0x2000d698
 800504c:	2000028c 	.word	0x2000028c

08005050 <shoot_firc_init>:
/**
  * @brief     friction wheel motor init, depends on motors type
  * @param[in] None
  * @retval    None
  */
void shoot_firc_init(Shoot_t *sht){
 8005050:	b580      	push	{r7, lr}
 8005052:	b082      	sub	sp, #8
 8005054:	af00      	add	r7, sp, #0
 8005056:	6078      	str	r0, [r7, #4]
	__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, MIN_PWM_ON_TIME);
	__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_4, MIN_PWM_ON_TIME);
	osDelay(3000);
#else
	/* the pid params need to fine tune with the actual payload */
	motor_init(fric_left_id, max_out_spd_fric,  max_I_out_spd_fric, max_err_spd_fric, kp_spd_fric, ki_spd_fric, kd_spd_fric,
 8005058:	ed9f 5a1f 	vldr	s10, [pc, #124]	; 80050d8 <shoot_firc_init+0x88>
 800505c:	eddf 4a1e 	vldr	s9, [pc, #120]	; 80050d8 <shoot_firc_init+0x88>
 8005060:	ed9f 4a1d 	vldr	s8, [pc, #116]	; 80050d8 <shoot_firc_init+0x88>
 8005064:	eddf 3a1c 	vldr	s7, [pc, #112]	; 80050d8 <shoot_firc_init+0x88>
 8005068:	ed9f 3a1b 	vldr	s6, [pc, #108]	; 80050d8 <shoot_firc_init+0x88>
 800506c:	eddf 2a1a 	vldr	s5, [pc, #104]	; 80050d8 <shoot_firc_init+0x88>
 8005070:	2200      	movs	r2, #0
 8005072:	eeb6 2a00 	vmov.f32	s4, #96	; 0x3f000000  0.5
 8005076:	eef6 1a00 	vmov.f32	s3, #96	; 0x3f000000  0.5
 800507a:	eeb2 1a04 	vmov.f32	s2, #36	; 0x41200000  10.0
 800507e:	eddf 0a17 	vldr	s1, [pc, #92]	; 80050dc <shoot_firc_init+0x8c>
 8005082:	ed9f 0a17 	vldr	s0, [pc, #92]	; 80050e0 <shoot_firc_init+0x90>
 8005086:	f242 7110 	movw	r1, #10000	; 0x2710
 800508a:	2000      	movs	r0, #0
 800508c:	f001 fdb8 	bl	8006c00 <motor_init>
							 0, 0, 0, 0, 0, 0,//no second loop
							 0);//spd ff gain
	motor_init(fric_right_id, max_out_spd_fric,  max_I_out_spd_fric, max_err_spd_fric, kp_spd_fric, ki_spd_fric, kd_spd_fric,
 8005090:	ed9f 5a11 	vldr	s10, [pc, #68]	; 80050d8 <shoot_firc_init+0x88>
 8005094:	eddf 4a10 	vldr	s9, [pc, #64]	; 80050d8 <shoot_firc_init+0x88>
 8005098:	ed9f 4a0f 	vldr	s8, [pc, #60]	; 80050d8 <shoot_firc_init+0x88>
 800509c:	eddf 3a0e 	vldr	s7, [pc, #56]	; 80050d8 <shoot_firc_init+0x88>
 80050a0:	ed9f 3a0d 	vldr	s6, [pc, #52]	; 80050d8 <shoot_firc_init+0x88>
 80050a4:	eddf 2a0c 	vldr	s5, [pc, #48]	; 80050d8 <shoot_firc_init+0x88>
 80050a8:	2200      	movs	r2, #0
 80050aa:	eeb6 2a00 	vmov.f32	s4, #96	; 0x3f000000  0.5
 80050ae:	eef6 1a00 	vmov.f32	s3, #96	; 0x3f000000  0.5
 80050b2:	eeb2 1a04 	vmov.f32	s2, #36	; 0x41200000  10.0
 80050b6:	eddf 0a09 	vldr	s1, [pc, #36]	; 80050dc <shoot_firc_init+0x8c>
 80050ba:	ed9f 0a09 	vldr	s0, [pc, #36]	; 80050e0 <shoot_firc_init+0x90>
 80050be:	f242 7110 	movw	r1, #10000	; 0x2710
 80050c2:	2001      	movs	r0, #1
 80050c4:	f001 fd9c 	bl	8006c00 <motor_init>
							 0, 0, 0, 0, 0, 0,//no second loop
							 0);//spd ff gain
	set_fric_motor_current(sht, 0);
 80050c8:	2100      	movs	r1, #0
 80050ca:	6878      	ldr	r0, [r7, #4]
 80050cc:	f000 f887 	bl	80051de <set_fric_motor_current>
#endif
}
 80050d0:	bf00      	nop
 80050d2:	3708      	adds	r7, #8
 80050d4:	46bd      	mov	sp, r7
 80050d6:	bd80      	pop	{r7, pc}
 80050d8:	00000000 	.word	0x00000000
 80050dc:	459c4000 	.word	0x459c4000
 80050e0:	43fa0000 	.word	0x43fa0000

080050e4 <shoot_params_init>:

void shoot_params_init(Shoot_t *sht){
 80050e4:	b480      	push	{r7}
 80050e6:	b083      	sub	sp, #12
 80050e8:	af00      	add	r7, sp, #0
 80050ea:	6078      	str	r0, [r7, #4]
	sht->mag_cur_angle = 0;
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	f04f 0200 	mov.w	r2, #0
 80050f2:	609a      	str	r2, [r3, #8]
	sht->mag_tar_angle = 0;
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	f04f 0200 	mov.w	r2, #0
 80050fa:	605a      	str	r2, [r3, #4]
	sht->mag_pre_ecd_angle = 0;
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	f04f 0200 	mov.w	r2, #0
 8005102:	60da      	str	r2, [r3, #12]
	sht->mag_tar_spd   = 0;
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	f04f 0200 	mov.w	r2, #0
 800510a:	601a      	str	r2, [r3, #0]
#ifndef USE_CAN_FRIC
	sht->fric_tar_spd = MIN_PWM_ON_TIME;
#else
	sht->fric_can_tar_spd = 0;
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	2200      	movs	r2, #0
 8005110:	625a      	str	r2, [r3, #36]	; 0x24
#endif
	sht->mag_turns_counter = 0;
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	2200      	movs	r2, #0
 8005116:	615a      	str	r2, [r3, #20]
	sht->mag_center_offset = 0;
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	2200      	movs	r2, #0
 800511c:	821a      	strh	r2, [r3, #16]
	sht->prev_angle_reset = 1;
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	2201      	movs	r2, #1
 8005122:	769a      	strb	r2, [r3, #26]
	sht->fric_engage_flag = 0;
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	2200      	movs	r2, #0
 8005128:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
	sht->fric_left_cur_spd = 0;
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	2200      	movs	r2, #0
 8005130:	841a      	strh	r2, [r3, #32]
	sht->fric_right_cur_spd = 0;
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	2200      	movs	r2, #0
 8005136:	845a      	strh	r2, [r3, #34]	; 0x22
	sht->fric_counter = 0;
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	2200      	movs	r2, #0
 800513c:	62da      	str	r2, [r3, #44]	; 0x2c
}
 800513e:	bf00      	nop
 8005140:	370c      	adds	r7, #12
 8005142:	46bd      	mov	sp, r7
 8005144:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005148:	4770      	bx	lr
	...

0800514c <shoot_servo_init>:

void shoot_servo_init(void){
 800514c:	b580      	push	{r7, lr}
 800514e:	af00      	add	r7, sp, #0
	/* Start PWM */
	HAL_TIM_PWM_Start(&htim8,TIM_CHANNEL_2);
 8005150:	2104      	movs	r1, #4
 8005152:	4804      	ldr	r0, [pc, #16]	; (8005164 <shoot_servo_init+0x18>)
 8005154:	f008 f866 	bl	800d224 <HAL_TIM_PWM_Start>

	/* adjust to zero degree */
	__HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_2, SERVO_PWM_STOP_LID);
 8005158:	4b02      	ldr	r3, [pc, #8]	; (8005164 <shoot_servo_init+0x18>)
 800515a:	681b      	ldr	r3, [r3, #0]
 800515c:	2232      	movs	r2, #50	; 0x32
 800515e:	639a      	str	r2, [r3, #56]	; 0x38
}
 8005160:	bf00      	nop
 8005162:	bd80      	pop	{r7, pc}
 8005164:	2000d994 	.word	0x2000d994

08005168 <set_shoot_mode>:
  * @brief     set the shoot action mode
  * @param[in] main struct of shoot task
  * @param[in] mode: shoot act mode
  * @retval    None
  */
void set_shoot_mode(Shoot_t *sht, ShootActMode_t mode){
 8005168:	b480      	push	{r7}
 800516a:	b083      	sub	sp, #12
 800516c:	af00      	add	r7, sp, #0
 800516e:	6078      	str	r0, [r7, #4]
 8005170:	460b      	mov	r3, r1
 8005172:	70fb      	strb	r3, [r7, #3]
	sht->shoot_act_mode = mode;
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	78fa      	ldrb	r2, [r7, #3]
 8005178:	f883 2071 	strb.w	r2, [r3, #113]	; 0x71
}
 800517c:	bf00      	nop
 800517e:	370c      	adds	r7, #12
 8005180:	46bd      	mov	sp, r7
 8005182:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005186:	4770      	bx	lr

08005188 <set_lid_status>:

void set_lid_status(Shoot_t *sht, ShootLidStatus_t status){
 8005188:	b480      	push	{r7}
 800518a:	b083      	sub	sp, #12
 800518c:	af00      	add	r7, sp, #0
 800518e:	6078      	str	r0, [r7, #4]
 8005190:	460b      	mov	r3, r1
 8005192:	70fb      	strb	r3, [r7, #3]
	sht->lid_status = status;
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	78fa      	ldrb	r2, [r7, #3]
 8005198:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
}
 800519c:	bf00      	nop
 800519e:	370c      	adds	r7, #12
 80051a0:	46bd      	mov	sp, r7
 80051a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051a6:	4770      	bx	lr

080051a8 <set_mag_motor_angle>:
void set_mag_motor_speed(Shoot_t *sht, float spd){
	sht->mag_tar_spd = spd;
}


void set_mag_motor_angle(Shoot_t *sht, float tar_angle){//-pi, pi
 80051a8:	b480      	push	{r7}
 80051aa:	b083      	sub	sp, #12
 80051ac:	af00      	add	r7, sp, #0
 80051ae:	6078      	str	r0, [r7, #4]
 80051b0:	ed87 0a00 	vstr	s0, [r7]
	if(sht->shoot_act_mode == SHOOT_ONCE){
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	f893 3071 	ldrb.w	r3, [r3, #113]	; 0x71
 80051ba:	2b00      	cmp	r3, #0
 80051bc:	d103      	bne.n	80051c6 <set_mag_motor_angle+0x1e>
		/* for once, the input target is a rel angle of current shaft */
		sht->mag_tar_angle = tar_angle;
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	683a      	ldr	r2, [r7, #0]
 80051c2:	605a      	str	r2, [r3, #4]
	else{
		/* for burst shooting, just set the input target */
		sht->mag_tar_angle = tar_angle; // (-pi, pi)
		sht->mag_turns_counter = 0;
	}
}
 80051c4:	e005      	b.n	80051d2 <set_mag_motor_angle+0x2a>
		sht->mag_tar_angle = tar_angle; // (-pi, pi)
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	683a      	ldr	r2, [r7, #0]
 80051ca:	605a      	str	r2, [r3, #4]
		sht->mag_turns_counter = 0;
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	2200      	movs	r2, #0
 80051d0:	615a      	str	r2, [r3, #20]
}
 80051d2:	bf00      	nop
 80051d4:	370c      	adds	r7, #12
 80051d6:	46bd      	mov	sp, r7
 80051d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051dc:	4770      	bx	lr

080051de <set_fric_motor_current>:

void set_fric_motor_speed(Shoot_t *sht, int16_t spd){
	sht->fric_tar_spd = spd;
}

void set_fric_motor_current(Shoot_t *sht, int16_t spd){
 80051de:	b480      	push	{r7}
 80051e0:	b083      	sub	sp, #12
 80051e2:	af00      	add	r7, sp, #0
 80051e4:	6078      	str	r0, [r7, #4]
 80051e6:	460b      	mov	r3, r1
 80051e8:	807b      	strh	r3, [r7, #2]
	sht->fric_can_tar_spd = spd;
 80051ea:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	625a      	str	r2, [r3, #36]	; 0x24
}
 80051f2:	bf00      	nop
 80051f4:	370c      	adds	r7, #12
 80051f6:	46bd      	mov	sp, r7
 80051f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051fc:	4770      	bx	lr
	...

08005200 <set_servo_value>:

void set_servo_value(uint16_t pwm_value){
 8005200:	b480      	push	{r7}
 8005202:	b083      	sub	sp, #12
 8005204:	af00      	add	r7, sp, #0
 8005206:	4603      	mov	r3, r0
 8005208:	80fb      	strh	r3, [r7, #6]
	__HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_2, pwm_value);
 800520a:	4b05      	ldr	r3, [pc, #20]	; (8005220 <set_servo_value+0x20>)
 800520c:	681b      	ldr	r3, [r3, #0]
 800520e:	88fa      	ldrh	r2, [r7, #6]
 8005210:	639a      	str	r2, [r3, #56]	; 0x38
}
 8005212:	bf00      	nop
 8005214:	370c      	adds	r7, #12
 8005216:	46bd      	mov	sp, r7
 8005218:	f85d 7b04 	ldr.w	r7, [sp], #4
 800521c:	4770      	bx	lr
 800521e:	bf00      	nop
 8005220:	2000d994 	.word	0x2000d994

08005224 <shoot_stop>:
/**
  * @brief     shoot cease fire
  * @param[in] shoot main struct
  * @retval    None
  */
void shoot_stop(Shoot_t *sht){
 8005224:	b580      	push	{r7, lr}
 8005226:	b082      	sub	sp, #8
 8005228:	af00      	add	r7, sp, #0
 800522a:	6078      	str	r0, [r7, #4]

	/* stop magazine motor first */
	set_mag_motor_angle(sht, 0);
 800522c:	ed9f 0a11 	vldr	s0, [pc, #68]	; 8005274 <shoot_stop+0x50>
 8005230:	6878      	ldr	r0, [r7, #4]
 8005232:	f7ff ffb9 	bl	80051a8 <set_mag_motor_angle>
	sht->mag_cur_angle = 0;//ensure the err is 0
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	f04f 0200 	mov.w	r2, #0
 800523c:	609a      	str	r2, [r3, #8]
	sht->fric_right_ramp.count = 0;
	sht->fric_engage_flag = 0;
	sht->fric_left_cur_spd = 0;
	sht->fric_right_cur_spd = 0;
#else
	set_fric_motor_current(sht, 0);
 800523e:	2100      	movs	r1, #0
 8005240:	6878      	ldr	r0, [r7, #4]
 8005242:	f7ff ffcc 	bl	80051de <set_fric_motor_current>
	sht->fric_engage_flag = 0;
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	2200      	movs	r2, #0
 800524a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
	sht->fric_left_ramp.count = 0;
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	2200      	movs	r2, #0
 8005252:	649a      	str	r2, [r3, #72]	; 0x48
	sht->fric_right_ramp.count = 0;
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	2200      	movs	r2, #0
 8005258:	65da      	str	r2, [r3, #92]	; 0x5c
	sht->fric_left_cur_spd = 0;
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	2200      	movs	r2, #0
 800525e:	841a      	strh	r2, [r3, #32]
	sht->fric_right_cur_spd = 0;
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	2200      	movs	r2, #0
 8005264:	845a      	strh	r2, [r3, #34]	; 0x22
	sht->fric_counter = 0;
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	2200      	movs	r2, #0
 800526a:	62da      	str	r2, [r3, #44]	; 0x2c
#endif
}
 800526c:	bf00      	nop
 800526e:	3708      	adds	r7, #8
 8005270:	46bd      	mov	sp, r7
 8005272:	bd80      	pop	{r7, pc}
 8005274:	00000000 	.word	0x00000000

08005278 <shoot_fric_can_engagement>:
  * @brief     friction engage functions, for can-based motor
  * @param[in] shoot main struct
  * @param[in] target can torque current -> rpm / speed
  * @retval    None
  */
void shoot_fric_can_engagement(Shoot_t *sht, uint16_t target_can){
 8005278:	b580      	push	{r7, lr}
 800527a:	b084      	sub	sp, #16
 800527c:	af02      	add	r7, sp, #8
 800527e:	6078      	str	r0, [r7, #4]
 8005280:	460b      	mov	r3, r1
 8005282:	807b      	strh	r3, [r7, #2]
	/* obtain motor feedback for determining the current rpm */
	shoot_fric_get_feedback(sht);
 8005284:	6878      	ldr	r0, [r7, #4]
 8005286:	f000 f877 	bl	8005378 <shoot_fric_get_feedback>
	sht->fric_left_cur_spd = sht->left_fric_fb.rx_rpm;
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	f9b3 303a 	ldrsh.w	r3, [r3, #58]	; 0x3a
 8005290:	b29a      	uxth	r2, r3
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	841a      	strh	r2, [r3, #32]
	sht->fric_right_cur_spd = sht->right_fric_fb.rx_rpm;
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	f9b3 3042 	ldrsh.w	r3, [r3, #66]	; 0x42
 800529c:	b29a      	uxth	r2, r3
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	845a      	strh	r2, [r3, #34]	; 0x22

	if(sht->fric_engage_flag == 0){
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80052a8:	2b00      	cmp	r3, #0
 80052aa:	d108      	bne.n	80052be <shoot_fric_can_engagement+0x46>
		/* engage fric wheel using ramp funcion */
//		  sht->fric_can_tar_spd  = ramp_calculate(&shoot.fric_left_ramp)  * target_can;
//		  sht->fric_can_tar_spd  = ramp_calculate(&shoot.fric_right_ramp) * target_can;
		/* engage fric wheel without ramp funcion */
		  sht->fric_can_tar_spd = target_can;
 80052ac:	887a      	ldrh	r2, [r7, #2]
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	625a      	str	r2, [r3, #36]	; 0x24
		  sht->fric_counter++; // delay counter, when counter reaches given value then engage mag
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80052b6:	1c5a      	adds	r2, r3, #1
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	62da      	str	r2, [r3, #44]	; 0x2c
 80052bc:	e002      	b.n	80052c4 <shoot_fric_can_engagement+0x4c>
		  	  	  	  	  	   // delay time = fric_counter * ABStaskdelay
		}
	else{
		sht->fric_can_tar_spd = target_can;
 80052be:	887a      	ldrh	r2, [r7, #2]
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	625a      	str	r2, [r3, #36]	; 0x24
	}
	/* update send value of CAN */
	set_motor_can_current(-sht->fric_can_tar_spd, // left  fric
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052c8:	4258      	negs	r0, r3
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	6a59      	ldr	r1, [r3, #36]	; 0x24
 80052ce:	2300      	movs	r3, #0
 80052d0:	9300      	str	r3, [sp, #0]
 80052d2:	2300      	movs	r3, #0
 80052d4:	2200      	movs	r2, #0
 80052d6:	f001 fe25 	bl	8006f24 <set_motor_can_current>
						  sht->fric_can_tar_spd,// right fric
						  0,
						  0,
						  SINGLE_LOOP_PID_CONTROL);

}
 80052da:	bf00      	nop
 80052dc:	3708      	adds	r7, #8
 80052de:	46bd      	mov	sp, r7
 80052e0:	bd80      	pop	{r7, pc}
	...

080052e4 <shoot_execute>:
  * @brief     shoot main execute function
  * 			call this to engage fire process
  * @param[in] shoot main struct
  * @retval    None
  */
void shoot_execute(Shoot_t *sht){
 80052e4:	b580      	push	{r7, lr}
 80052e6:	b084      	sub	sp, #16
 80052e8:	af02      	add	r7, sp, #8
 80052ea:	6078      	str	r0, [r7, #4]
	}
    else
    	shoot_fric_pwm_engagement(sht, sht->fric_tar_spd);
#else
	/* try single loop first, not considering single shoot using angle loop */
	if(sht->shoot_act_mode == SHOOT_CEASE || sht->shoot_act_mode == SHOOT_RESERVE){
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	f893 3071 	ldrb.w	r3, [r3, #113]	; 0x71
 80052f2:	2b03      	cmp	r3, #3
 80052f4:	d004      	beq.n	8005300 <shoot_execute+0x1c>
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	f893 3071 	ldrb.w	r3, [r3, #113]	; 0x71
 80052fc:	2b02      	cmp	r3, #2
 80052fe:	d10b      	bne.n	8005318 <shoot_execute+0x34>
		set_motor_can_current(sht->fric_can_tar_spd, // left  fric
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	6a58      	ldr	r0, [r3, #36]	; 0x24
							  -sht->fric_can_tar_spd,// right fric
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	6a5b      	ldr	r3, [r3, #36]	; 0x24
		set_motor_can_current(sht->fric_can_tar_spd, // left  fric
 8005308:	4259      	negs	r1, r3
 800530a:	2300      	movs	r3, #0
 800530c:	9300      	str	r3, [sp, #0]
 800530e:	2300      	movs	r3, #0
 8005310:	2200      	movs	r2, #0
 8005312:	f001 fe07 	bl	8006f24 <set_motor_can_current>
 8005316:	e013      	b.n	8005340 <shoot_execute+0x5c>
							  0,
							  0,
							  SINGLE_LOOP_PID_CONTROL);
	}else{
		shoot_fric_can_engagement(sht, sht->fric_can_tar_spd);//
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800531c:	b29b      	uxth	r3, r3
 800531e:	4619      	mov	r1, r3
 8005320:	6878      	ldr	r0, [r7, #4]
 8005322:	f7ff ffa9 	bl	8005278 <shoot_fric_can_engagement>
		if(sht->fric_engage_flag == 0 && sht->fric_counter >=FRIC_CAN_RAMP_DELAY){
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800532c:	2b00      	cmp	r3, #0
 800532e:	d107      	bne.n	8005340 <shoot_execute+0x5c>
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005334:	2b13      	cmp	r3, #19
 8005336:	d903      	bls.n	8005340 <shoot_execute+0x5c>
//			osDelay(500);
			sht->fric_engage_flag = 1;
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	2201      	movs	r2, #1
 800533c:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		}
	}
#endif
	/* activate magazine later */
	if(sht->shoot_act_mode == SHOOT_CEASE || sht->shoot_act_mode == SHOOT_RESERVE)
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	f893 3071 	ldrb.w	r3, [r3, #113]	; 0x71
 8005346:	2b03      	cmp	r3, #3
 8005348:	d004      	beq.n	8005354 <shoot_execute+0x70>
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	f893 3071 	ldrb.w	r3, [r3, #113]	; 0x71
 8005350:	2b02      	cmp	r3, #2
 8005352:	d103      	bne.n	800535c <shoot_execute+0x78>
		shoot_mag_dual_loop_control(&shoot);
 8005354:	4807      	ldr	r0, [pc, #28]	; (8005374 <shoot_execute+0x90>)
 8005356:	f000 f8b7 	bl	80054c8 <shoot_mag_dual_loop_control>
	else if(sht->fric_engage_flag == 1) // frictions are engaged
		shoot_mag_dual_loop_control(&shoot);
}
 800535a:	e007      	b.n	800536c <shoot_execute+0x88>
	else if(sht->fric_engage_flag == 1) // frictions are engaged
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8005362:	2b01      	cmp	r3, #1
 8005364:	d102      	bne.n	800536c <shoot_execute+0x88>
		shoot_mag_dual_loop_control(&shoot);
 8005366:	4803      	ldr	r0, [pc, #12]	; (8005374 <shoot_execute+0x90>)
 8005368:	f000 f8ae 	bl	80054c8 <shoot_mag_dual_loop_control>
}
 800536c:	bf00      	nop
 800536e:	3708      	adds	r7, #8
 8005370:	46bd      	mov	sp, r7
 8005372:	bd80      	pop	{r7, pc}
 8005374:	2000d63c 	.word	0x2000d63c

08005378 <shoot_fric_get_feedback>:
/**
  * @brief     shoot mode selection based on
  * @param[in] shoot main struct
  * @retval    None
  */
void shoot_fric_get_feedback(Shoot_t *sht){
 8005378:	b580      	push	{r7, lr}
 800537a:	b082      	sub	sp, #8
 800537c:	af00      	add	r7, sp, #0
 800537e:	6078      	str	r0, [r7, #4]
	memcpy(&(sht->left_fric_fb), &motor_data[fric_left_id].motor_feedback, sizeof(Motor_Feedback_Data_t));
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	3338      	adds	r3, #56	; 0x38
 8005384:	2208      	movs	r2, #8
 8005386:	4907      	ldr	r1, [pc, #28]	; (80053a4 <shoot_fric_get_feedback+0x2c>)
 8005388:	4618      	mov	r0, r3
 800538a:	f00a ff77 	bl	801027c <memcpy>
	memcpy(&(sht->right_fric_fb), &motor_data[fric_right_id].motor_feedback, sizeof(Motor_Feedback_Data_t));
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	3340      	adds	r3, #64	; 0x40
 8005392:	2208      	movs	r2, #8
 8005394:	4904      	ldr	r1, [pc, #16]	; (80053a8 <shoot_fric_get_feedback+0x30>)
 8005396:	4618      	mov	r0, r3
 8005398:	f00a ff70 	bl	801027c <memcpy>

}
 800539c:	bf00      	nop
 800539e:	3708      	adds	r7, #8
 80053a0:	46bd      	mov	sp, r7
 80053a2:	bd80      	pop	{r7, pc}
 80053a4:	20005300 	.word	0x20005300
 80053a8:	20005394 	.word	0x20005394

080053ac <shoot_mag_get_feedback>:
/**
  * @brief     shoot mode selection based on
  * @param[in] shoot main struct
  * @retval    None
  */
void shoot_mag_get_feedback(Shoot_t *sht){
 80053ac:	b580      	push	{r7, lr}
 80053ae:	b082      	sub	sp, #8
 80053b0:	af00      	add	r7, sp, #0
 80053b2:	6078      	str	r0, [r7, #4]
	memcpy(&(sht->mag_fb), &motor_data[mag_2006_id].motor_feedback, sizeof(Motor_Feedback_Data_t));
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	3330      	adds	r3, #48	; 0x30
 80053b8:	2208      	movs	r2, #8
 80053ba:	4904      	ldr	r1, [pc, #16]	; (80053cc <shoot_mag_get_feedback+0x20>)
 80053bc:	4618      	mov	r0, r3
 80053be:	f00a ff5d 	bl	801027c <memcpy>
}
 80053c2:	bf00      	nop
 80053c4:	3708      	adds	r7, #8
 80053c6:	46bd      	mov	sp, r7
 80053c8:	bd80      	pop	{r7, pc}
 80053ca:	bf00      	nop
 80053cc:	20005678 	.word	0x20005678

080053d0 <shoot_mag_get_rel_angle>:

void shoot_mag_get_rel_angle(Shoot_t *sht){
 80053d0:	b580      	push	{r7, lr}
 80053d2:	b082      	sub	sp, #8
 80053d4:	af00      	add	r7, sp, #0
 80053d6:	6078      	str	r0, [r7, #4]
	/* get latest feedback of mag motor */
	shoot_mag_get_feedback(sht);
 80053d8:	6878      	ldr	r0, [r7, #4]
 80053da:	f7ff ffe7 	bl	80053ac <shoot_mag_get_feedback>
	/* update truns */
	shoot_mag_update_turns(sht, sht->mag_fb.rx_angle, sht->mag_pre_ecd_angle);
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	f9b3 1030 	ldrsh.w	r1, [r3, #48]	; 0x30
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	edd3 7a03 	vldr	s15, [r3, #12]
 80053ea:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80053ee:	ee17 3a90 	vmov	r3, s15
 80053f2:	b21b      	sxth	r3, r3
 80053f4:	461a      	mov	r2, r3
 80053f6:	6878      	ldr	r0, [r7, #4]
 80053f8:	f000 f83c 	bl	8005474 <shoot_mag_update_turns>
	/* calca current mag angle, range is roughly (0, 2pi)*/
	sht->mag_cur_angle = (sht->mag_turns_counter*2*PI / SHOOT_MAG_GEAR_RATIO) + // the angle the turns has been done
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	695b      	ldr	r3, [r3, #20]
 8005400:	005b      	lsls	r3, r3, #1
 8005402:	ee07 3a90 	vmov	s15, r3
 8005406:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800540a:	ed9f 7a18 	vldr	s14, [pc, #96]	; 800546c <shoot_mag_get_rel_angle+0x9c>
 800540e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005412:	eef3 6a03 	vmov.f32	s13, #51	; 0x41980000  19.0
 8005416:	ee87 7aa6 	vdiv.f32	s14, s15, s13
						 (sht->mag_fb.rx_angle/8192*(2*PI)/SHOOT_MAG_GEAR_RATIO);// the current rx angle
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	; 0x30
 8005420:	2b00      	cmp	r3, #0
 8005422:	da02      	bge.n	800542a <shoot_mag_get_rel_angle+0x5a>
 8005424:	f503 53ff 	add.w	r3, r3, #8160	; 0x1fe0
 8005428:	331f      	adds	r3, #31
 800542a:	135b      	asrs	r3, r3, #13
 800542c:	b21b      	sxth	r3, r3
 800542e:	ee07 3a90 	vmov	s15, r3
 8005432:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005436:	eddf 6a0e 	vldr	s13, [pc, #56]	; 8005470 <shoot_mag_get_rel_angle+0xa0>
 800543a:	ee67 6aa6 	vmul.f32	s13, s15, s13
 800543e:	eeb3 6a03 	vmov.f32	s12, #51	; 0x41980000  19.0
 8005442:	eec6 7a86 	vdiv.f32	s15, s13, s12
	sht->mag_cur_angle = (sht->mag_turns_counter*2*PI / SHOOT_MAG_GEAR_RATIO) + // the angle the turns has been done
 8005446:	ee77 7a27 	vadd.f32	s15, s14, s15
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	edc3 7a02 	vstr	s15, [r3, #8]
	/* mapped from encoder value to (-pi, pi) */
	sht->mag_pre_ecd_angle = sht->mag_fb.rx_angle;
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	; 0x30
 8005456:	ee07 3a90 	vmov	s15, r3
 800545a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	edc3 7a03 	vstr	s15, [r3, #12]
	/* update turns */
}
 8005464:	bf00      	nop
 8005466:	3708      	adds	r7, #8
 8005468:	46bd      	mov	sp, r7
 800546a:	bd80      	pop	{r7, pc}
 800546c:	40490fdb 	.word	0x40490fdb
 8005470:	40c90fdb 	.word	0x40c90fdb

08005474 <shoot_mag_update_turns>:
 * @brief     Get latest turns of magazine motor from previous ecd angle.
 * @param[in] raw_ecd: abs yaw ecd angle from feedback
 * @param[in] prev_ecd: the center offset of ecd mode
 * */
int16_t shoot_mag_update_turns(Shoot_t *sht, int16_t raw_ecd, int16_t prev_ecd)
{
 8005474:	b480      	push	{r7}
 8005476:	b083      	sub	sp, #12
 8005478:	af00      	add	r7, sp, #0
 800547a:	6078      	str	r0, [r7, #4]
 800547c:	460b      	mov	r3, r1
 800547e:	807b      	strh	r3, [r7, #2]
 8005480:	4613      	mov	r3, r2
 8005482:	803b      	strh	r3, [r7, #0]
	//FiXME: this 4096 value actually depends on sampling time of the fedback
	//		 we now assume that the motor would not spin beyond half a cycle between
	//	     two samples.(depends on the rpm and task ticks, use uart to output)
    if (raw_ecd - prev_ecd < -4096)//fine tuning here
 8005484:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 8005488:	f9b7 3000 	ldrsh.w	r3, [r7]
 800548c:	1ad3      	subs	r3, r2, r3
 800548e:	f513 5f80 	cmn.w	r3, #4096	; 0x1000
 8005492:	da05      	bge.n	80054a0 <shoot_mag_update_turns+0x2c>
    	sht->mag_turns_counter++;
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	695b      	ldr	r3, [r3, #20]
 8005498:	1c5a      	adds	r2, r3, #1
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	615a      	str	r2, [r3, #20]
 800549e:	e00c      	b.n	80054ba <shoot_mag_update_turns+0x46>
    else if (raw_ecd - prev_ecd > 4096)
 80054a0:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 80054a4:	f9b7 3000 	ldrsh.w	r3, [r7]
 80054a8:	1ad3      	subs	r3, r2, r3
 80054aa:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80054ae:	dd04      	ble.n	80054ba <shoot_mag_update_turns+0x46>
        sht->mag_turns_counter--;
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	695b      	ldr	r3, [r3, #20]
 80054b4:	1e5a      	subs	r2, r3, #1
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	615a      	str	r2, [r3, #20]
    return 0;
 80054ba:	2300      	movs	r3, #0
}
 80054bc:	4618      	mov	r0, r3
 80054be:	370c      	adds	r7, #12
 80054c0:	46bd      	mov	sp, r7
 80054c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054c6:	4770      	bx	lr

080054c8 <shoot_mag_dual_loop_control>:
/*
 * @brief     angle/spd dual control of magazine motor
 * @param[in] main shoot struct
 * @param[in] prev_ecd: the center offset of ecd mode
 * */
void shoot_mag_dual_loop_control(Shoot_t *sht){
 80054c8:	b580      	push	{r7, lr}
 80054ca:	b082      	sub	sp, #8
 80054cc:	af00      	add	r7, sp, #0
 80054ce:	6078      	str	r0, [r7, #4]
	/* This is only for 2006 motor, used for infantry and sentry */
	motor_data[mag_2006_id].tx_data = pid_dual_loop_control(sht->mag_tar_angle,
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	edd3 7a01 	vldr	s15, [r3, #4]
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	ed93 7a02 	vldr	s14, [r3, #8]
												 &(motor_data[mag_2006_id].motor_info.f_pid),
												 &(motor_data[mag_2006_id].motor_info.s_pid),
												 sht->mag_cur_angle,
												 sht->mag_fb.rx_rpm);//pid without ff
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	f9b3 3032 	ldrsh.w	r3, [r3, #50]	; 0x32
	motor_data[mag_2006_id].tx_data = pid_dual_loop_control(sht->mag_tar_angle,
 80054e2:	ee06 3a90 	vmov	s13, r3
 80054e6:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 80054ea:	eeb0 1a66 	vmov.f32	s2, s13
 80054ee:	eef0 0a47 	vmov.f32	s1, s14
 80054f2:	4909      	ldr	r1, [pc, #36]	; (8005518 <shoot_mag_dual_loop_control+0x50>)
 80054f4:	4809      	ldr	r0, [pc, #36]	; (800551c <shoot_mag_dual_loop_control+0x54>)
 80054f6:	eeb0 0a67 	vmov.f32	s0, s15
 80054fa:	f7fd fc4f 	bl	8002d9c <pid_dual_loop_control>
 80054fe:	eef0 7a40 	vmov.f32	s15, s0
 8005502:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8005506:	ee17 2a90 	vmov	r2, s15
 800550a:	4b05      	ldr	r3, [pc, #20]	; (8005520 <shoot_mag_dual_loop_control+0x58>)
 800550c:	f8c3 2408 	str.w	r2, [r3, #1032]	; 0x408
//	motor_data[mag_3508_id].tx_data = pid_dual_loop_control(sht->mag_tar_angle,
//												 &(motor_data[mag_3508_id].motor_info.f_pid),
//												 &(motor_data[mag_3508_id].motor_info.s_pid),
//												 sht->mag_cur_angle,
//												 sht->mag_fb.rx_rpm);
}
 8005510:	bf00      	nop
 8005512:	3708      	adds	r7, #8
 8005514:	46bd      	mov	sp, r7
 8005516:	bd80      	pop	{r7, pc}
 8005518:	20005630 	.word	0x20005630
 800551c:	200055f4 	.word	0x200055f4
 8005520:	20005278 	.word	0x20005278

08005524 <shoot_mode_rc_selection>:
  * @brief     shoot mode selection based on input rc switch
  * @param[in] shoot main struct
  * @param[in] rc main struct
  * @retval    None
  */
static void shoot_mode_rc_selection(Shoot_t *sht, RemoteControl_t *rc){
 8005524:	b580      	push	{r7, lr}
 8005526:	b084      	sub	sp, #16
 8005528:	af00      	add	r7, sp, #0
 800552a:	6078      	str	r0, [r7, #4]
 800552c:	6039      	str	r1, [r7, #0]
	ShootActMode_t mode;
	if(rc->control_mode == CTRLER_MODE){
 800552e:	683b      	ldr	r3, [r7, #0]
 8005530:	f893 3068 	ldrb.w	r3, [r3, #104]	; 0x68
 8005534:	2b00      	cmp	r3, #0
 8005536:	d11a      	bne.n	800556e <shoot_mode_rc_selection+0x4a>
		/* always judge cease fire first */
		if(rc->ctrl.s2 == SW_MID || rc->ctrl.s1 == SW_MID || rc->ctrl.s2 == SW_DOWN)
 8005538:	683b      	ldr	r3, [r7, #0]
 800553a:	7a5b      	ldrb	r3, [r3, #9]
 800553c:	2b03      	cmp	r3, #3
 800553e:	d007      	beq.n	8005550 <shoot_mode_rc_selection+0x2c>
 8005540:	683b      	ldr	r3, [r7, #0]
 8005542:	7a1b      	ldrb	r3, [r3, #8]
 8005544:	2b03      	cmp	r3, #3
 8005546:	d003      	beq.n	8005550 <shoot_mode_rc_selection+0x2c>
 8005548:	683b      	ldr	r3, [r7, #0]
 800554a:	7a5b      	ldrb	r3, [r3, #9]
 800554c:	2b02      	cmp	r3, #2
 800554e:	d102      	bne.n	8005556 <shoot_mode_rc_selection+0x32>
			mode = SHOOT_CEASE;
 8005550:	2303      	movs	r3, #3
 8005552:	73fb      	strb	r3, [r7, #15]
 8005554:	e005      	b.n	8005562 <shoot_mode_rc_selection+0x3e>
		else{
			if(rc->ctrl.s2 == SW_UP){
 8005556:	683b      	ldr	r3, [r7, #0]
 8005558:	7a5b      	ldrb	r3, [r3, #9]
 800555a:	2b01      	cmp	r3, #1
 800555c:	d101      	bne.n	8005562 <shoot_mode_rc_selection+0x3e>
				mode = SHOOT_CONT;//SHOOT_CONT;
 800555e:	2301      	movs	r3, #1
 8005560:	73fb      	strb	r3, [r7, #15]
			}
		}
		set_shoot_mode(sht, mode);
 8005562:	7bfb      	ldrb	r3, [r7, #15]
 8005564:	4619      	mov	r1, r3
 8005566:	6878      	ldr	r0, [r7, #4]
 8005568:	f7ff fdfe 	bl	8005168 <set_shoot_mode>
			}

		}
		set_shoot_mode(sht, mode);
	}
}
 800556c:	e023      	b.n	80055b6 <shoot_mode_rc_selection+0x92>
	else if(rc->control_mode == PC_MODE){
 800556e:	683b      	ldr	r3, [r7, #0]
 8005570:	f893 3068 	ldrb.w	r3, [r3, #104]	; 0x68
 8005574:	2b01      	cmp	r3, #1
 8005576:	d11e      	bne.n	80055b6 <shoot_mode_rc_selection+0x92>
		if(rc->pc.mouse.left_click.status == RELEASED){
 8005578:	683b      	ldr	r3, [r7, #0]
 800557a:	7d1b      	ldrb	r3, [r3, #20]
 800557c:	2b00      	cmp	r3, #0
 800557e:	d105      	bne.n	800558c <shoot_mode_rc_selection+0x68>
			mode = SHOOT_CEASE;
 8005580:	2303      	movs	r3, #3
 8005582:	73fb      	strb	r3, [r7, #15]
			rc->pc.mouse.left_click.pre_status = RELEASED;
 8005584:	683b      	ldr	r3, [r7, #0]
 8005586:	2200      	movs	r2, #0
 8005588:	755a      	strb	r2, [r3, #21]
 800558a:	e00f      	b.n	80055ac <shoot_mode_rc_selection+0x88>
			if(rc->pc.mouse.left_click.status == PRESSED){
 800558c:	683b      	ldr	r3, [r7, #0]
 800558e:	7d1b      	ldrb	r3, [r3, #20]
 8005590:	2b03      	cmp	r3, #3
 8005592:	d105      	bne.n	80055a0 <shoot_mode_rc_selection+0x7c>
				mode = SHOOT_CONT;//SHOOT_CONT;
 8005594:	2301      	movs	r3, #1
 8005596:	73fb      	strb	r3, [r7, #15]
				rc->pc.mouse.left_click.pre_status = PRESSED;
 8005598:	683b      	ldr	r3, [r7, #0]
 800559a:	2203      	movs	r2, #3
 800559c:	755a      	strb	r2, [r3, #21]
 800559e:	e005      	b.n	80055ac <shoot_mode_rc_selection+0x88>
			else if(rc->pc.mouse.left_click.status == RELEASED_TO_PRESS){//check rising edge
 80055a0:	683b      	ldr	r3, [r7, #0]
 80055a2:	7d1b      	ldrb	r3, [r3, #20]
 80055a4:	2b01      	cmp	r3, #1
 80055a6:	d101      	bne.n	80055ac <shoot_mode_rc_selection+0x88>
				mode = SHOOT_ONCE;//SHOOT_CONT;
 80055a8:	2300      	movs	r3, #0
 80055aa:	73fb      	strb	r3, [r7, #15]
		set_shoot_mode(sht, mode);
 80055ac:	7bfb      	ldrb	r3, [r7, #15]
 80055ae:	4619      	mov	r1, r3
 80055b0:	6878      	ldr	r0, [r7, #4]
 80055b2:	f7ff fdd9 	bl	8005168 <set_shoot_mode>
}
 80055b6:	bf00      	nop
 80055b8:	3710      	adds	r7, #16
 80055ba:	46bd      	mov	sp, r7
 80055bc:	bd80      	pop	{r7, pc}

080055be <shoot_lid_status_selection>:
  * @brief     determine if we need to open/close lid
  * @param[in] shoot main struct
  * @param[in] rc main struct
  * @retval    None
  */
static void shoot_lid_status_selection(Shoot_t *sht, RemoteControl_t *rc){
 80055be:	b580      	push	{r7, lr}
 80055c0:	b082      	sub	sp, #8
 80055c2:	af00      	add	r7, sp, #0
 80055c4:	6078      	str	r0, [r7, #4]
 80055c6:	6039      	str	r1, [r7, #0]
	/* since we don't have enough button on controller, just set stop */
	set_lid_status(sht, STOP);
 80055c8:	2100      	movs	r1, #0
 80055ca:	6878      	ldr	r0, [r7, #4]
 80055cc:	f7ff fddc 	bl	8005188 <set_lid_status>
}
 80055d0:	bf00      	nop
 80055d2:	3708      	adds	r7, #8
 80055d4:	46bd      	mov	sp, r7
 80055d6:	bd80      	pop	{r7, pc}

080055d8 <shoot_detect_mag_status>:
  * @brief     check if we need to reserve the mag motor
  * @param[in] shoot main struct
  * @param[in] rc main struct
  * @retval    None
  */
void shoot_detect_mag_status(Shoot_t *sht){
 80055d8:	b580      	push	{r7, lr}
 80055da:	b082      	sub	sp, #8
 80055dc:	af00      	add	r7, sp, #0
 80055de:	6078      	str	r0, [r7, #4]
	if(sht->shoot_act_mode != SHOOT_CEASE){
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	f893 3071 	ldrb.w	r3, [r3, #113]	; 0x71
 80055e6:	2b03      	cmp	r3, #3
 80055e8:	d02a      	beq.n	8005640 <shoot_detect_mag_status+0x68>
		/* check if the magazine motor stuck */
		if(abs(sht->mag_fb.rx_rpm)<=10)
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	f9b3 3032 	ldrsh.w	r3, [r3, #50]	; 0x32
 80055f0:	2b00      	cmp	r3, #0
 80055f2:	bfb8      	it	lt
 80055f4:	425b      	neglt	r3, r3
 80055f6:	b29b      	uxth	r3, r3
 80055f8:	2b0a      	cmp	r3, #10
 80055fa:	d803      	bhi.n	8005604 <shoot_detect_mag_status+0x2c>
			/* engage check process */
			shoot_check_flag = 1;
 80055fc:	4b12      	ldr	r3, [pc, #72]	; (8005648 <shoot_detect_mag_status+0x70>)
 80055fe:	2201      	movs	r2, #1
 8005600:	701a      	strb	r2, [r3, #0]
 8005602:	e005      	b.n	8005610 <shoot_detect_mag_status+0x38>
		else{
			/* if not, clear flag and counter*/
			shoot_check_flag = 0;
 8005604:	4b10      	ldr	r3, [pc, #64]	; (8005648 <shoot_detect_mag_status+0x70>)
 8005606:	2200      	movs	r2, #0
 8005608:	701a      	strb	r2, [r3, #0]
			shoot_check_counter = 0;
 800560a:	4b10      	ldr	r3, [pc, #64]	; (800564c <shoot_detect_mag_status+0x74>)
 800560c:	2200      	movs	r2, #0
 800560e:	801a      	strh	r2, [r3, #0]
		}

		/* if the flag has been set and count more than 1s */
		//FIXME: Need to test the actual check duration
		if(shoot_check_flag != 1 || (shoot_check_flag == 1 && shoot_check_counter < 10) )
 8005610:	4b0d      	ldr	r3, [pc, #52]	; (8005648 <shoot_detect_mag_status+0x70>)
 8005612:	781b      	ldrb	r3, [r3, #0]
 8005614:	2b01      	cmp	r3, #1
 8005616:	d112      	bne.n	800563e <shoot_detect_mag_status+0x66>
 8005618:	4b0b      	ldr	r3, [pc, #44]	; (8005648 <shoot_detect_mag_status+0x70>)
 800561a:	781b      	ldrb	r3, [r3, #0]
 800561c:	2b01      	cmp	r3, #1
 800561e:	d103      	bne.n	8005628 <shoot_detect_mag_status+0x50>
 8005620:	4b0a      	ldr	r3, [pc, #40]	; (800564c <shoot_detect_mag_status+0x74>)
 8005622:	881b      	ldrh	r3, [r3, #0]
 8005624:	2b09      	cmp	r3, #9
 8005626:	d90a      	bls.n	800563e <shoot_detect_mag_status+0x66>
			return;// motor process normally or check time less than 2s
		else{//shoot_check_counter >= 20
			/* set auto reserve process */
			set_shoot_mode(sht, SHOOT_RESERVE);
 8005628:	2102      	movs	r1, #2
 800562a:	6878      	ldr	r0, [r7, #4]
 800562c:	f7ff fd9c 	bl	8005168 <set_shoot_mode>
			/* clear flags and counter */
			shoot_check_flag = 0;
 8005630:	4b05      	ldr	r3, [pc, #20]	; (8005648 <shoot_detect_mag_status+0x70>)
 8005632:	2200      	movs	r2, #0
 8005634:	701a      	strb	r2, [r3, #0]
			shoot_check_counter = 0;
 8005636:	4b05      	ldr	r3, [pc, #20]	; (800564c <shoot_detect_mag_status+0x74>)
 8005638:	2200      	movs	r2, #0
 800563a:	801a      	strh	r2, [r3, #0]
 800563c:	e000      	b.n	8005640 <shoot_detect_mag_status+0x68>
			return;// motor process normally or check time less than 2s
 800563e:	bf00      	nop
		}
	}
}
 8005640:	3708      	adds	r7, #8
 8005642:	46bd      	mov	sp, r7
 8005644:	bd80      	pop	{r7, pc}
 8005646:	bf00      	nop
 8005648:	200007de 	.word	0x200007de
 800564c:	200007e0 	.word	0x200007e0

08005650 <Comm_Task_Func>:
* @brief Function implementing the Comm_Task thread. Set for the comm task bw upper and lower boards
* @param argument: Not used
* @retval None
*/
void Comm_Task_Func(void const * argument)
{
 8005650:	b580      	push	{r7, lr}
 8005652:	b082      	sub	sp, #8
 8005654:	af00      	add	r7, sp, #0
 8005656:	6078      	str	r0, [r7, #4]
	while(1){
		if(USART_COMM == 1){
			usart_comm_process();
		}
		else{
			if(board_status == CHASSIS_BOARD)
 8005658:	4b07      	ldr	r3, [pc, #28]	; (8005678 <Comm_Task_Func+0x28>)
 800565a:	781b      	ldrb	r3, [r3, #0]
 800565c:	2b01      	cmp	r3, #1
 800565e:	d103      	bne.n	8005668 <Comm_Task_Func+0x18>
				can_comm_process(&chassis_comm);
 8005660:	4806      	ldr	r0, [pc, #24]	; (800567c <Comm_Task_Func+0x2c>)
 8005662:	f000 f89d 	bl	80057a0 <can_comm_process>
 8005666:	e7f7      	b.n	8005658 <Comm_Task_Func+0x8>
			else if(board_status == GIMBAL_BOARD)
 8005668:	4b03      	ldr	r3, [pc, #12]	; (8005678 <Comm_Task_Func+0x28>)
 800566a:	781b      	ldrb	r3, [r3, #0]
 800566c:	2b00      	cmp	r3, #0
 800566e:	d1f3      	bne.n	8005658 <Comm_Task_Func+0x8>
				can_comm_process(&gimbal_comm);
 8005670:	4803      	ldr	r0, [pc, #12]	; (8005680 <Comm_Task_Func+0x30>)
 8005672:	f000 f895 	bl	80057a0 <can_comm_process>
		if(USART_COMM == 1){
 8005676:	e7ef      	b.n	8005658 <Comm_Task_Func+0x8>
 8005678:	20004718 	.word	0x20004718
 800567c:	20004760 	.word	0x20004760
 8005680:	2000571c 	.word	0x2000571c

08005684 <can_comm_subscribe_process>:
/**
* @brief CAN commnication message subscription
* @param None
* @retval None
*/
void can_comm_subscribe_process(void){
 8005684:	b580      	push	{r7, lr}
 8005686:	af00      	add	r7, sp, #0
	if(board_status == CHASSIS_BOARD){
 8005688:	4b19      	ldr	r3, [pc, #100]	; (80056f0 <can_comm_subscribe_process+0x6c>)
 800568a:	781b      	ldrb	r3, [r3, #0]
 800568c:	2b01      	cmp	r3, #1
 800568e:	d114      	bne.n	80056ba <can_comm_subscribe_process+0x36>
		comm_subscribe(&chassis_comm.sub_list, COMM_REMOTE_CONTROL, Transmitter);
 8005690:	2201      	movs	r2, #1
 8005692:	2102      	movs	r1, #2
 8005694:	4817      	ldr	r0, [pc, #92]	; (80056f4 <can_comm_subscribe_process+0x70>)
 8005696:	f002 fdcf 	bl	8008238 <comm_subscribe>
		comm_subscribe(&chassis_comm.sub_list, COMM_PC_CONTROL, Transmitter);
 800569a:	2201      	movs	r2, #1
 800569c:	2104      	movs	r1, #4
 800569e:	4815      	ldr	r0, [pc, #84]	; (80056f4 <can_comm_subscribe_process+0x70>)
 80056a0:	f002 fdca 	bl	8008238 <comm_subscribe>
		comm_subscribe(&chassis_comm.sub_list, COMM_EXT_PC_CONTROL, Transmitter);
 80056a4:	2201      	movs	r2, #1
 80056a6:	2120      	movs	r1, #32
 80056a8:	4812      	ldr	r0, [pc, #72]	; (80056f4 <can_comm_subscribe_process+0x70>)
 80056aa:	f002 fdc5 	bl	8008238 <comm_subscribe>
		comm_subscribe(&chassis_comm.sub_list, COMM_GIMBAL_ANGLE, Receiver);
 80056ae:	2200      	movs	r2, #0
 80056b0:	2101      	movs	r1, #1
 80056b2:	4810      	ldr	r0, [pc, #64]	; (80056f4 <can_comm_subscribe_process+0x70>)
 80056b4:	f002 fdc0 	bl	8008238 <comm_subscribe>
		comm_subscribe(&gimbal_comm.sub_list, COMM_GIMBAL_ANGLE, Transmitter);
		comm_subscribe(&gimbal_comm.sub_list, COMM_REMOTE_CONTROL, Receiver);
		comm_subscribe(&gimbal_comm.sub_list, COMM_PC_CONTROL, Receiver);
		comm_subscribe(&gimbal_comm.sub_list, COMM_EXT_PC_CONTROL, Receiver);
	}
}
 80056b8:	e017      	b.n	80056ea <can_comm_subscribe_process+0x66>
	else if(board_status == GIMBAL_BOARD){
 80056ba:	4b0d      	ldr	r3, [pc, #52]	; (80056f0 <can_comm_subscribe_process+0x6c>)
 80056bc:	781b      	ldrb	r3, [r3, #0]
 80056be:	2b00      	cmp	r3, #0
 80056c0:	d113      	bne.n	80056ea <can_comm_subscribe_process+0x66>
		comm_subscribe(&gimbal_comm.sub_list, COMM_GIMBAL_ANGLE, Transmitter);
 80056c2:	2201      	movs	r2, #1
 80056c4:	2101      	movs	r1, #1
 80056c6:	480c      	ldr	r0, [pc, #48]	; (80056f8 <can_comm_subscribe_process+0x74>)
 80056c8:	f002 fdb6 	bl	8008238 <comm_subscribe>
		comm_subscribe(&gimbal_comm.sub_list, COMM_REMOTE_CONTROL, Receiver);
 80056cc:	2200      	movs	r2, #0
 80056ce:	2102      	movs	r1, #2
 80056d0:	4809      	ldr	r0, [pc, #36]	; (80056f8 <can_comm_subscribe_process+0x74>)
 80056d2:	f002 fdb1 	bl	8008238 <comm_subscribe>
		comm_subscribe(&gimbal_comm.sub_list, COMM_PC_CONTROL, Receiver);
 80056d6:	2200      	movs	r2, #0
 80056d8:	2104      	movs	r1, #4
 80056da:	4807      	ldr	r0, [pc, #28]	; (80056f8 <can_comm_subscribe_process+0x74>)
 80056dc:	f002 fdac 	bl	8008238 <comm_subscribe>
		comm_subscribe(&gimbal_comm.sub_list, COMM_EXT_PC_CONTROL, Receiver);
 80056e0:	2200      	movs	r2, #0
 80056e2:	2120      	movs	r1, #32
 80056e4:	4804      	ldr	r0, [pc, #16]	; (80056f8 <can_comm_subscribe_process+0x74>)
 80056e6:	f002 fda7 	bl	8008238 <comm_subscribe>
}
 80056ea:	bf00      	nop
 80056ec:	bd80      	pop	{r7, pc}
 80056ee:	bf00      	nop
 80056f0:	20004718 	.word	0x20004718
 80056f4:	200047b4 	.word	0x200047b4
 80056f8:	20005770 	.word	0x20005770

080056fc <can_comm_reset_config>:
/**
* @brief CAN commnication struct initialization
* @param None
* @retval None
*/
void can_comm_reset_config(BoardComm_t *comm){
 80056fc:	b580      	push	{r7, lr}
 80056fe:	b084      	sub	sp, #16
 8005700:	af00      	add	r7, sp, #0
 8005702:	6078      	str	r0, [r7, #4]
	comm->comm_mode = CAN_COMM_MODE;
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	2201      	movs	r2, #1
 8005708:	701a      	strb	r2, [r3, #0]
	comm->can_comm.comm_id = IDLE_COMM_ID;
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	f44f 7240 	mov.w	r2, #768	; 0x300
 8005710:	605a      	str	r2, [r3, #4]
	/* init rx buffer */

	for(int i = 0; i < TOTAL_COMM_ID; i++) {
 8005712:	2300      	movs	r3, #0
 8005714:	60fb      	str	r3, [r7, #12]
 8005716:	e025      	b.n	8005764 <can_comm_reset_config+0x68>
		if(i<4)
 8005718:	68fb      	ldr	r3, [r7, #12]
 800571a:	2b03      	cmp	r3, #3
 800571c:	dc06      	bgt.n	800572c <can_comm_reset_config+0x30>
			comm->can_comm.tx_data[i] = 0;
 800571e:	687a      	ldr	r2, [r7, #4]
 8005720:	68fb      	ldr	r3, [r7, #12]
 8005722:	3304      	adds	r3, #4
 8005724:	005b      	lsls	r3, r3, #1
 8005726:	4413      	add	r3, r2
 8005728:	2200      	movs	r2, #0
 800572a:	809a      	strh	r2, [r3, #4]
		comm->can_comm.rx_data[i][0] = 0;
 800572c:	687a      	ldr	r2, [r7, #4]
 800572e:	68fb      	ldr	r3, [r7, #12]
 8005730:	3302      	adds	r3, #2
 8005732:	00db      	lsls	r3, r3, #3
 8005734:	4413      	add	r3, r2
 8005736:	2200      	movs	r2, #0
 8005738:	809a      	strh	r2, [r3, #4]
		comm->can_comm.rx_data[i][1] = 0;
 800573a:	687a      	ldr	r2, [r7, #4]
 800573c:	68fb      	ldr	r3, [r7, #12]
 800573e:	00db      	lsls	r3, r3, #3
 8005740:	4413      	add	r3, r2
 8005742:	2200      	movs	r2, #0
 8005744:	82da      	strh	r2, [r3, #22]
		comm->can_comm.rx_data[i][2] = 0;
 8005746:	687a      	ldr	r2, [r7, #4]
 8005748:	68fb      	ldr	r3, [r7, #12]
 800574a:	00db      	lsls	r3, r3, #3
 800574c:	4413      	add	r3, r2
 800574e:	2200      	movs	r2, #0
 8005750:	831a      	strh	r2, [r3, #24]
		comm->can_comm.rx_data[i][3] = 0;
 8005752:	687a      	ldr	r2, [r7, #4]
 8005754:	68fb      	ldr	r3, [r7, #12]
 8005756:	00db      	lsls	r3, r3, #3
 8005758:	4413      	add	r3, r2
 800575a:	2200      	movs	r2, #0
 800575c:	835a      	strh	r2, [r3, #26]
	for(int i = 0; i < TOTAL_COMM_ID; i++) {
 800575e:	68fb      	ldr	r3, [r7, #12]
 8005760:	3301      	adds	r3, #1
 8005762:	60fb      	str	r3, [r7, #12]
 8005764:	68fb      	ldr	r3, [r7, #12]
 8005766:	2b06      	cmp	r3, #6
 8005768:	ddd6      	ble.n	8005718 <can_comm_reset_config+0x1c>
	}
    comm->can_comm.can_send_comm_data = can_send_comm_data;
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	4a09      	ldr	r2, [pc, #36]	; (8005794 <can_comm_reset_config+0x98>)
 800576e:	64da      	str	r2, [r3, #76]	; 0x4c
    comm->can_comm.can_recv_comm_data = can_recv_comm_data;
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	4a09      	ldr	r2, [pc, #36]	; (8005798 <can_comm_reset_config+0x9c>)
 8005774:	651a      	str	r2, [r3, #80]	; 0x50

    /* init subscription list */
    memset(&comm->sub_list, 0, sizeof(CommMessageSublist_t));
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	3354      	adds	r3, #84	; 0x54
 800577a:	2204      	movs	r2, #4
 800577c:	2100      	movs	r1, #0
 800577e:	4618      	mov	r0, r3
 8005780:	f00a fd8a 	bl	8010298 <memset>
	/* init fifo queue */
	queueM_init(&canqm);
 8005784:	4805      	ldr	r0, [pc, #20]	; (800579c <can_comm_reset_config+0xa0>)
 8005786:	f7fd f940 	bl	8002a0a <queueM_init>
}
 800578a:	bf00      	nop
 800578c:	3710      	adds	r7, #16
 800578e:	46bd      	mov	sp, r7
 8005790:	bd80      	pop	{r7, pc}
 8005792:	bf00      	nop
 8005794:	08005ac5 	.word	0x08005ac5
 8005798:	08005b89 	.word	0x08005b89
 800579c:	2000d504 	.word	0x2000d504

080057a0 <can_comm_process>:
* @brief CAN communication process
* @param None
* @retval None
*/
/* Task exec time: 5ms */
void can_comm_process(BoardComm_t *comm){
 80057a0:	b580      	push	{r7, lr}
 80057a2:	b084      	sub	sp, #16
 80057a4:	af00      	add	r7, sp, #0
 80057a6:	6078      	str	r0, [r7, #4]

	TickType_t xLastWakeTime;
	const TickType_t xFrequency = pdMS_TO_TICKS(5); // 200hz make sure this task quicker than rc app
 80057a8:	2305      	movs	r3, #5
 80057aa:	60fb      	str	r3, [r7, #12]

	/* reset the comm struct configure */
	can_comm_reset_config(comm);
 80057ac:	6878      	ldr	r0, [r7, #4]
 80057ae:	f7ff ffa5 	bl	80056fc <can_comm_reset_config>
	/* subscribe the message before starting comms */
	can_comm_subscribe_process();
 80057b2:	f7ff ff67 	bl	8005684 <can_comm_subscribe_process>

	/* init the task ticks */
    xLastWakeTime = xTaskGetTickCount();
 80057b6:	f009 fd99 	bl	800f2ec <xTaskGetTickCount>
 80057ba:	4603      	mov	r3, r0
 80057bc:	60bb      	str	r3, [r7, #8]

	for(;;){

		/* recv data */
		comm->can_comm.can_recv_comm_data(&hcan2, 8, comm->can_comm.rx_data);
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80057c2:	687a      	ldr	r2, [r7, #4]
 80057c4:	3214      	adds	r2, #20
 80057c6:	2108      	movs	r1, #8
 80057c8:	4883      	ldr	r0, [pc, #524]	; (80059d8 <can_comm_process+0x238>)
 80057ca:	4798      	blx	r3
		/* process data */
		if(isSubscribed(&comm->sub_list, COMM_GIMBAL_ANGLE) == SUB_SUCCESS){
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	3354      	adds	r3, #84	; 0x54
 80057d0:	2101      	movs	r1, #1
 80057d2:	4618      	mov	r0, r3
 80057d4:	f002 fdda 	bl	800838c <isSubscribed>
 80057d8:	4603      	mov	r3, r0
 80057da:	2b00      	cmp	r3, #0
 80057dc:	d138      	bne.n	8005850 <can_comm_process+0xb0>
			switch(gimbal_angle_message.role){
 80057de:	4b7f      	ldr	r3, [pc, #508]	; (80059dc <can_comm_process+0x23c>)
 80057e0:	785b      	ldrb	r3, [r3, #1]
 80057e2:	2b00      	cmp	r3, #0
 80057e4:	d01b      	beq.n	800581e <can_comm_process+0x7e>
 80057e6:	2b01      	cmp	r3, #1
 80057e8:	d137      	bne.n	800585a <can_comm_process+0xba>
			 	 /* need to scale and re-scale angle data in both side */
				case Transmitter:
					if(gimbal_angle_message.message.comm_ga.send_flag == 1){
 80057ea:	4b7c      	ldr	r3, [pc, #496]	; (80059dc <can_comm_process+0x23c>)
 80057ec:	7d1b      	ldrb	r3, [r3, #20]
 80057ee:	2b01      	cmp	r3, #1
 80057f0:	d130      	bne.n	8005854 <can_comm_process+0xb4>
						process_tx_data_ftoi16(gimbal_angle_message.message.comm_ga.angle_data, comm->can_comm.tx_data, 4, ANGLE_COMM_SCALE_FACTOR);
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	330c      	adds	r3, #12
 80057f6:	ed9f 0a7a 	vldr	s0, [pc, #488]	; 80059e0 <can_comm_process+0x240>
 80057fa:	2204      	movs	r2, #4
 80057fc:	4619      	mov	r1, r3
 80057fe:	4879      	ldr	r0, [pc, #484]	; (80059e4 <can_comm_process+0x244>)
 8005800:	f000 f902 	bl	8005a08 <process_tx_data_ftoi16>
						comm->can_comm.can_send_comm_data(&hcan2, comm->can_comm.tx_data, ANGLE_COMM_ID);
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005808:	687a      	ldr	r2, [r7, #4]
 800580a:	f102 010c 	add.w	r1, r2, #12
 800580e:	f240 3201 	movw	r2, #769	; 0x301
 8005812:	4871      	ldr	r0, [pc, #452]	; (80059d8 <can_comm_process+0x238>)
 8005814:	4798      	blx	r3
						gimbal_angle_message.message.comm_ga.send_flag = 0;//reset flag to avoid message flooding
 8005816:	4b71      	ldr	r3, [pc, #452]	; (80059dc <can_comm_process+0x23c>)
 8005818:	2200      	movs	r2, #0
 800581a:	751a      	strb	r2, [r3, #20]
					}
					break;
 800581c:	e01a      	b.n	8005854 <can_comm_process+0xb4>
				case Receiver:
					if(can_comm_rx[ANGLE_IDX].comm_id == ANGLE_COMM_ID){
 800581e:	4b72      	ldr	r3, [pc, #456]	; (80059e8 <can_comm_process+0x248>)
 8005820:	68db      	ldr	r3, [r3, #12]
 8005822:	f240 3201 	movw	r2, #769	; 0x301
 8005826:	4293      	cmp	r3, r2
 8005828:	d116      	bne.n	8005858 <can_comm_process+0xb8>
						process_rx_data_i16tof(comm, gimbal_angle_message.message.comm_ga.angle_data, ANGLE_COMM_SCALE_FACTOR, ANGLE_IDX);
 800582a:	2201      	movs	r2, #1
 800582c:	ed9f 0a6c 	vldr	s0, [pc, #432]	; 80059e0 <can_comm_process+0x240>
 8005830:	496c      	ldr	r1, [pc, #432]	; (80059e4 <can_comm_process+0x244>)
 8005832:	6878      	ldr	r0, [r7, #4]
 8005834:	f000 f915 	bl	8005a62 <process_rx_data_i16tof>
						chassis.gimbal_yaw_rel_angle = gimbal_angle_message.message.comm_ga.angle_data[0];//can_rx_scale_buffer[ANGLE_IDX][0];
 8005838:	4b68      	ldr	r3, [pc, #416]	; (80059dc <can_comm_process+0x23c>)
 800583a:	685b      	ldr	r3, [r3, #4]
 800583c:	4a6b      	ldr	r2, [pc, #428]	; (80059ec <can_comm_process+0x24c>)
 800583e:	6193      	str	r3, [r2, #24]
						chassis.gimbal_yaw_abs_angle = gimbal_angle_message.message.comm_ga.angle_data[1];//can_rx_scale_buffer[ANGLE_IDX][1];
 8005840:	4b66      	ldr	r3, [pc, #408]	; (80059dc <can_comm_process+0x23c>)
 8005842:	689b      	ldr	r3, [r3, #8]
 8005844:	4a69      	ldr	r2, [pc, #420]	; (80059ec <can_comm_process+0x24c>)
 8005846:	61d3      	str	r3, [r2, #28]
						can_comm_rx[ANGLE_IDX].comm_id = 0;//reset id to avoid message flooding
 8005848:	4b67      	ldr	r3, [pc, #412]	; (80059e8 <can_comm_process+0x248>)
 800584a:	2200      	movs	r2, #0
 800584c:	60da      	str	r2, [r3, #12]
					}
					break;
 800584e:	e003      	b.n	8005858 <can_comm_process+0xb8>
			}
		}
 8005850:	bf00      	nop
 8005852:	e002      	b.n	800585a <can_comm_process+0xba>
					break;
 8005854:	bf00      	nop
 8005856:	e000      	b.n	800585a <can_comm_process+0xba>
					break;
 8005858:	bf00      	nop
		if(isSubscribed(&comm->sub_list, COMM_REMOTE_CONTROL) == SUB_SUCCESS){
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	3354      	adds	r3, #84	; 0x54
 800585e:	2102      	movs	r1, #2
 8005860:	4618      	mov	r0, r3
 8005862:	f002 fd93 	bl	800838c <isSubscribed>
 8005866:	4603      	mov	r3, r0
 8005868:	2b00      	cmp	r3, #0
 800586a:	d15c      	bne.n	8005926 <can_comm_process+0x186>
			switch(rc_message.role){
 800586c:	4b60      	ldr	r3, [pc, #384]	; (80059f0 <can_comm_process+0x250>)
 800586e:	785b      	ldrb	r3, [r3, #1]
 8005870:	2b00      	cmp	r3, #0
 8005872:	d019      	beq.n	80058a8 <can_comm_process+0x108>
 8005874:	2b01      	cmp	r3, #1
 8005876:	d15b      	bne.n	8005930 <can_comm_process+0x190>
				case Transmitter:
					if(rc_message.message.comm_rc.send_flag == 1){
 8005878:	4b5d      	ldr	r3, [pc, #372]	; (80059f0 <can_comm_process+0x250>)
 800587a:	7b1b      	ldrb	r3, [r3, #12]
 800587c:	2b01      	cmp	r3, #1
 800587e:	d154      	bne.n	800592a <can_comm_process+0x18a>
						memcpy(comm->can_comm.tx_data, &(rc_message.message.comm_rc.rc_data), sizeof(rc_message.message.comm_rc.rc_data));
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	330c      	adds	r3, #12
 8005884:	2208      	movs	r2, #8
 8005886:	495b      	ldr	r1, [pc, #364]	; (80059f4 <can_comm_process+0x254>)
 8005888:	4618      	mov	r0, r3
 800588a:	f00a fcf7 	bl	801027c <memcpy>
						comm->can_comm.can_send_comm_data(&hcan2, comm->can_comm.tx_data, RC_COMM_ID);
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005892:	687a      	ldr	r2, [r7, #4]
 8005894:	f102 010c 	add.w	r1, r2, #12
 8005898:	f240 3202 	movw	r2, #770	; 0x302
 800589c:	484e      	ldr	r0, [pc, #312]	; (80059d8 <can_comm_process+0x238>)
 800589e:	4798      	blx	r3
						rc_message.message.comm_rc.send_flag = 0;//reset flag to avoid message flooding
 80058a0:	4b53      	ldr	r3, [pc, #332]	; (80059f0 <can_comm_process+0x250>)
 80058a2:	2200      	movs	r2, #0
 80058a4:	731a      	strb	r2, [r3, #12]
					}
					break;
 80058a6:	e040      	b.n	800592a <can_comm_process+0x18a>
				case Receiver:
					if(can_comm_rx[RC_IDX].comm_id == RC_COMM_ID){
 80058a8:	4b4f      	ldr	r3, [pc, #316]	; (80059e8 <can_comm_process+0x248>)
 80058aa:	699b      	ldr	r3, [r3, #24]
 80058ac:	f240 3202 	movw	r2, #770	; 0x302
 80058b0:	4293      	cmp	r3, r2
 80058b2:	d13c      	bne.n	800592e <can_comm_process+0x18e>
						rc.ctrl.s1  = comm->can_comm.rx_data[RC_IDX][2];
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	f9b3 3028 	ldrsh.w	r3, [r3, #40]	; 0x28
 80058ba:	b2da      	uxtb	r2, r3
 80058bc:	4b4e      	ldr	r3, [pc, #312]	; (80059f8 <can_comm_process+0x258>)
 80058be:	721a      	strb	r2, [r3, #8]
						rc.ctrl.s2  = comm->can_comm.rx_data[RC_IDX][3];
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	f9b3 302a 	ldrsh.w	r3, [r3, #42]	; 0x2a
 80058c6:	b2da      	uxtb	r2, r3
 80058c8:	4b4b      	ldr	r3, [pc, #300]	; (80059f8 <can_comm_process+0x258>)
 80058ca:	725a      	strb	r2, [r3, #9]
						if(rc.ctrl.s1 == SW_MID && rc.ctrl.s2 == SW_DOWN){
 80058cc:	4b4a      	ldr	r3, [pc, #296]	; (80059f8 <can_comm_process+0x258>)
 80058ce:	7a1b      	ldrb	r3, [r3, #8]
 80058d0:	2b03      	cmp	r3, #3
 80058d2:	d116      	bne.n	8005902 <can_comm_process+0x162>
 80058d4:	4b48      	ldr	r3, [pc, #288]	; (80059f8 <can_comm_process+0x258>)
 80058d6:	7a5b      	ldrb	r3, [r3, #9]
 80058d8:	2b02      	cmp	r3, #2
 80058da:	d112      	bne.n	8005902 <can_comm_process+0x162>
							rc.control_mode = PC_MODE;
 80058dc:	4b46      	ldr	r3, [pc, #280]	; (80059f8 <can_comm_process+0x258>)
 80058de:	2201      	movs	r2, #1
 80058e0:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
							/* update gimbal mode */
							//FIXME: if have multiple gimbals, we need to change this.
							gimbal.gimbal_mode = comm->can_comm.rx_data[RC_IDX][0];
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	f9b3 3024 	ldrsh.w	r3, [r3, #36]	; 0x24
 80058ea:	b2da      	uxtb	r2, r3
 80058ec:	4b43      	ldr	r3, [pc, #268]	; (80059fc <can_comm_process+0x25c>)
 80058ee:	f883 2ab2 	strb.w	r2, [r3, #2738]	; 0xab2
							gimbal.gimbal_act_mode = comm->can_comm.rx_data[RC_IDX][1];
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	f9b3 3026 	ldrsh.w	r3, [r3, #38]	; 0x26
 80058f8:	b2da      	uxtb	r2, r3
 80058fa:	4b40      	ldr	r3, [pc, #256]	; (80059fc <can_comm_process+0x25c>)
 80058fc:	f883 2ab1 	strb.w	r2, [r3, #2737]	; 0xab1
 8005900:	e00d      	b.n	800591e <can_comm_process+0x17e>
						}
						else{
							rc.control_mode = CTRLER_MODE;
 8005902:	4b3d      	ldr	r3, [pc, #244]	; (80059f8 <can_comm_process+0x258>)
 8005904:	2200      	movs	r2, #0
 8005906:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
							/* get normal controller data*/
							rc.ctrl.ch0 = comm->can_comm.rx_data[RC_IDX][0];
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	f9b3 2024 	ldrsh.w	r2, [r3, #36]	; 0x24
 8005910:	4b39      	ldr	r3, [pc, #228]	; (80059f8 <can_comm_process+0x258>)
 8005912:	801a      	strh	r2, [r3, #0]
							rc.ctrl.ch1 = comm->can_comm.rx_data[RC_IDX][1];
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	f9b3 2026 	ldrsh.w	r2, [r3, #38]	; 0x26
 800591a:	4b37      	ldr	r3, [pc, #220]	; (80059f8 <can_comm_process+0x258>)
 800591c:	805a      	strh	r2, [r3, #2]
						}
						can_comm_rx[RC_IDX].comm_id = 0;//reset id to avoid message flooding
 800591e:	4b32      	ldr	r3, [pc, #200]	; (80059e8 <can_comm_process+0x248>)
 8005920:	2200      	movs	r2, #0
 8005922:	619a      	str	r2, [r3, #24]
					}

					break;
 8005924:	e003      	b.n	800592e <can_comm_process+0x18e>
			 }
		}
 8005926:	bf00      	nop
 8005928:	e002      	b.n	8005930 <can_comm_process+0x190>
					break;
 800592a:	bf00      	nop
 800592c:	e000      	b.n	8005930 <can_comm_process+0x190>
					break;
 800592e:	bf00      	nop
		if(isSubscribed(&comm->sub_list, COMM_PC_CONTROL) == SUB_SUCCESS){
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	3354      	adds	r3, #84	; 0x54
 8005934:	2104      	movs	r1, #4
 8005936:	4618      	mov	r0, r3
 8005938:	f002 fd28 	bl	800838c <isSubscribed>
 800593c:	4603      	mov	r3, r0
 800593e:	2b00      	cmp	r3, #0
 8005940:	d13d      	bne.n	80059be <can_comm_process+0x21e>
			switch(pc_message.role){
 8005942:	4b2f      	ldr	r3, [pc, #188]	; (8005a00 <can_comm_process+0x260>)
 8005944:	785b      	ldrb	r3, [r3, #1]
 8005946:	2b00      	cmp	r3, #0
 8005948:	d019      	beq.n	800597e <can_comm_process+0x1de>
 800594a:	2b01      	cmp	r3, #1
 800594c:	d13c      	bne.n	80059c8 <can_comm_process+0x228>
				case Transmitter:
					if(pc_message.message.comm_pc.send_flag == 1){
 800594e:	4b2c      	ldr	r3, [pc, #176]	; (8005a00 <can_comm_process+0x260>)
 8005950:	7b1b      	ldrb	r3, [r3, #12]
 8005952:	2b01      	cmp	r3, #1
 8005954:	d135      	bne.n	80059c2 <can_comm_process+0x222>
						memcpy(comm->can_comm.tx_data, &(pc_message.message.comm_pc.pc_data), sizeof(pc_message.message.comm_pc.pc_data));
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	330c      	adds	r3, #12
 800595a:	2208      	movs	r2, #8
 800595c:	4929      	ldr	r1, [pc, #164]	; (8005a04 <can_comm_process+0x264>)
 800595e:	4618      	mov	r0, r3
 8005960:	f00a fc8c 	bl	801027c <memcpy>
						comm->can_comm.can_send_comm_data(&hcan2, comm->can_comm.tx_data, PC_COMM_ID);
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005968:	687a      	ldr	r2, [r7, #4]
 800596a:	f102 010c 	add.w	r1, r2, #12
 800596e:	f240 3203 	movw	r2, #771	; 0x303
 8005972:	4819      	ldr	r0, [pc, #100]	; (80059d8 <can_comm_process+0x238>)
 8005974:	4798      	blx	r3
						pc_message.message.comm_pc.send_flag = 0;//reset flag to avoid message flooding
 8005976:	4b22      	ldr	r3, [pc, #136]	; (8005a00 <can_comm_process+0x260>)
 8005978:	2200      	movs	r2, #0
 800597a:	731a      	strb	r2, [r3, #12]
					}
					break;
 800597c:	e021      	b.n	80059c2 <can_comm_process+0x222>
				case Receiver:
					if(can_comm_rx[PC_IDX].comm_id == PC_COMM_ID){
 800597e:	4b1a      	ldr	r3, [pc, #104]	; (80059e8 <can_comm_process+0x248>)
 8005980:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005982:	f240 3203 	movw	r2, #771	; 0x303
 8005986:	4293      	cmp	r3, r2
 8005988:	d11d      	bne.n	80059c6 <can_comm_process+0x226>
						rc.pc.mouse.x = comm->can_comm.rx_data[PC_IDX][0];
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	f9b3 202c 	ldrsh.w	r2, [r3, #44]	; 0x2c
 8005990:	4b19      	ldr	r3, [pc, #100]	; (80059f8 <can_comm_process+0x258>)
 8005992:	819a      	strh	r2, [r3, #12]
						rc.pc.mouse.y = comm->can_comm.rx_data[PC_IDX][1];
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	f9b3 202e 	ldrsh.w	r2, [r3, #46]	; 0x2e
 800599a:	4b17      	ldr	r3, [pc, #92]	; (80059f8 <can_comm_process+0x258>)
 800599c:	81da      	strh	r2, [r3, #14]
						rc.pc.mouse.left_click.status  = comm->can_comm.rx_data[PC_IDX][2];
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	; 0x30
 80059a4:	b2da      	uxtb	r2, r3
 80059a6:	4b14      	ldr	r3, [pc, #80]	; (80059f8 <can_comm_process+0x258>)
 80059a8:	751a      	strb	r2, [r3, #20]
						rc.pc.mouse.right_click.status  = comm->can_comm.rx_data[PC_IDX][3];
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	f9b3 3032 	ldrsh.w	r3, [r3, #50]	; 0x32
 80059b0:	b2da      	uxtb	r2, r3
 80059b2:	4b11      	ldr	r3, [pc, #68]	; (80059f8 <can_comm_process+0x258>)
 80059b4:	75da      	strb	r2, [r3, #23]
						can_comm_rx[PC_IDX].comm_id = 0;//reset id to avoid message flooding
 80059b6:	4b0c      	ldr	r3, [pc, #48]	; (80059e8 <can_comm_process+0x248>)
 80059b8:	2200      	movs	r2, #0
 80059ba:	625a      	str	r2, [r3, #36]	; 0x24
					}
					break;
 80059bc:	e003      	b.n	80059c6 <can_comm_process+0x226>
			 }
		}
 80059be:	bf00      	nop
 80059c0:	e002      	b.n	80059c8 <can_comm_process+0x228>
					break;
 80059c2:	bf00      	nop
 80059c4:	e000      	b.n	80059c8 <can_comm_process+0x228>
					break;
 80059c6:	bf00      	nop

		/* delay until wake time */
		vTaskDelayUntil(&xLastWakeTime, xFrequency);
 80059c8:	f107 0308 	add.w	r3, r7, #8
 80059cc:	68f9      	ldr	r1, [r7, #12]
 80059ce:	4618      	mov	r0, r3
 80059d0:	f009 fad0 	bl	800ef74 <vTaskDelayUntil>
		comm->can_comm.can_recv_comm_data(&hcan2, 8, comm->can_comm.rx_data);
 80059d4:	e6f3      	b.n	80057be <can_comm_process+0x1e>
 80059d6:	bf00      	nop
 80059d8:	2000d7c0 	.word	0x2000d7c0
 80059dc:	20000084 	.word	0x20000084
 80059e0:	461b283d 	.word	0x461b283d
 80059e4:	20000088 	.word	0x20000088
 80059e8:	20000530 	.word	0x20000530
 80059ec:	2000d474 	.word	0x2000d474
 80059f0:	200000ec 	.word	0x200000ec
 80059f4:	200000f0 	.word	0x200000f0
 80059f8:	2000d6b0 	.word	0x2000d6b0
 80059fc:	200047c0 	.word	0x200047c0
 8005a00:	20000154 	.word	0x20000154
 8005a04:	20000158 	.word	0x20000158

08005a08 <process_tx_data_ftoi16>:
/**
* @brief CAN commnication send data float to int16
* @param comm: main comm app struct
* 		 scale_factor: corresponding scale_factor
*/
void process_tx_data_ftoi16(float* input_data, int16_t* output_data, int length, float scale_factor){
 8005a08:	b480      	push	{r7}
 8005a0a:	b087      	sub	sp, #28
 8005a0c:	af00      	add	r7, sp, #0
 8005a0e:	60f8      	str	r0, [r7, #12]
 8005a10:	60b9      	str	r1, [r7, #8]
 8005a12:	607a      	str	r2, [r7, #4]
 8005a14:	ed87 0a00 	vstr	s0, [r7]
    for (int i = 0; i < length; i++) {
 8005a18:	2300      	movs	r3, #0
 8005a1a:	617b      	str	r3, [r7, #20]
 8005a1c:	e016      	b.n	8005a4c <process_tx_data_ftoi16+0x44>
        output_data[i] = (int16_t)(input_data[i] * scale_factor);
 8005a1e:	697b      	ldr	r3, [r7, #20]
 8005a20:	009b      	lsls	r3, r3, #2
 8005a22:	68fa      	ldr	r2, [r7, #12]
 8005a24:	4413      	add	r3, r2
 8005a26:	ed93 7a00 	vldr	s14, [r3]
 8005a2a:	edd7 7a00 	vldr	s15, [r7]
 8005a2e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005a32:	697b      	ldr	r3, [r7, #20]
 8005a34:	005b      	lsls	r3, r3, #1
 8005a36:	68ba      	ldr	r2, [r7, #8]
 8005a38:	4413      	add	r3, r2
 8005a3a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8005a3e:	ee17 2a90 	vmov	r2, s15
 8005a42:	b212      	sxth	r2, r2
 8005a44:	801a      	strh	r2, [r3, #0]
    for (int i = 0; i < length; i++) {
 8005a46:	697b      	ldr	r3, [r7, #20]
 8005a48:	3301      	adds	r3, #1
 8005a4a:	617b      	str	r3, [r7, #20]
 8005a4c:	697a      	ldr	r2, [r7, #20]
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	429a      	cmp	r2, r3
 8005a52:	dbe4      	blt.n	8005a1e <process_tx_data_ftoi16+0x16>
    }
}
 8005a54:	bf00      	nop
 8005a56:	bf00      	nop
 8005a58:	371c      	adds	r7, #28
 8005a5a:	46bd      	mov	sp, r7
 8005a5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a60:	4770      	bx	lr

08005a62 <process_rx_data_i16tof>:
/**
* @brief CAN commnication recving data int16 to float
* @param comm: main comm app struct
* 		 scale_factor: corresponding scale_factor
*/
void process_rx_data_i16tof(BoardComm_t *comm, float *output_buffer, float scale_factor, uint32_t idx) {
 8005a62:	b480      	push	{r7}
 8005a64:	b087      	sub	sp, #28
 8005a66:	af00      	add	r7, sp, #0
 8005a68:	60f8      	str	r0, [r7, #12]
 8005a6a:	60b9      	str	r1, [r7, #8]
 8005a6c:	ed87 0a01 	vstr	s0, [r7, #4]
 8005a70:	603a      	str	r2, [r7, #0]
	/*we cannot set the output buffer as a local variable in this fucntion
	 * since it may cause "dangling pointer" problem */
    for (int i = 0; i < 4; i++) {
 8005a72:	2300      	movs	r3, #0
 8005a74:	617b      	str	r3, [r7, #20]
 8005a76:	e01a      	b.n	8005aae <process_rx_data_i16tof+0x4c>
//        comm->can_comm.rx_data[idx][i] = (comm->can_comm.rx_data[idx][i*2] << 8) | comm->can_comm.rx_data[1][i*2+1];
        output_buffer[i] = (float)comm->can_comm.rx_data[idx][i] / scale_factor;
 8005a78:	68fa      	ldr	r2, [r7, #12]
 8005a7a:	683b      	ldr	r3, [r7, #0]
 8005a7c:	0099      	lsls	r1, r3, #2
 8005a7e:	697b      	ldr	r3, [r7, #20]
 8005a80:	440b      	add	r3, r1
 8005a82:	3308      	adds	r3, #8
 8005a84:	005b      	lsls	r3, r3, #1
 8005a86:	4413      	add	r3, r2
 8005a88:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8005a8c:	ee07 3a90 	vmov	s15, r3
 8005a90:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8005a94:	697b      	ldr	r3, [r7, #20]
 8005a96:	009b      	lsls	r3, r3, #2
 8005a98:	68ba      	ldr	r2, [r7, #8]
 8005a9a:	4413      	add	r3, r2
 8005a9c:	ed97 7a01 	vldr	s14, [r7, #4]
 8005aa0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005aa4:	edc3 7a00 	vstr	s15, [r3]
    for (int i = 0; i < 4; i++) {
 8005aa8:	697b      	ldr	r3, [r7, #20]
 8005aaa:	3301      	adds	r3, #1
 8005aac:	617b      	str	r3, [r7, #20]
 8005aae:	697b      	ldr	r3, [r7, #20]
 8005ab0:	2b03      	cmp	r3, #3
 8005ab2:	dde1      	ble.n	8005a78 <process_rx_data_i16tof+0x16>
    }
}
 8005ab4:	bf00      	nop
 8005ab6:	bf00      	nop
 8005ab8:	371c      	adds	r7, #28
 8005aba:	46bd      	mov	sp, r7
 8005abc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ac0:	4770      	bx	lr
	...

08005ac4 <can_send_comm_data>:
* @param CAN_HandleTypeDef object: hcan pointer refer to a HAL CAN structure
* 		 int32_t* send_data: The data is ready to be sent
* 		 uint32_t comm_id：
* @retval None
*/
void can_send_comm_data(CAN_HandleTypeDef* hcan, int16_t* send_data, uint32_t comm_id){
 8005ac4:	b580      	push	{r7, lr}
 8005ac6:	b08c      	sub	sp, #48	; 0x30
 8005ac8:	af00      	add	r7, sp, #0
 8005aca:	60f8      	str	r0, [r7, #12]
 8005acc:	60b9      	str	r1, [r7, #8]
 8005ace:	607a      	str	r2, [r7, #4]
	uint8_t comm_can_send_data[8];
//	uint32_t send_mail_box;
	CAN_TxHeaderTypeDef  comm_tx_message;

	comm_tx_message.IDE = CAN_ID_STD;
 8005ad0:	2300      	movs	r3, #0
 8005ad2:	61bb      	str	r3, [r7, #24]
	comm_tx_message.RTR = CAN_RTR_DATA;
 8005ad4:	2300      	movs	r3, #0
 8005ad6:	61fb      	str	r3, [r7, #28]
	comm_tx_message.DLC = 0x08;
 8005ad8:	2308      	movs	r3, #8
 8005ada:	623b      	str	r3, [r7, #32]
	comm_tx_message.StdId = comm_id;
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	613b      	str	r3, [r7, #16]

	comm_can_send_data[0] = send_data[0] >> 8;
 8005ae0:	68bb      	ldr	r3, [r7, #8]
 8005ae2:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005ae6:	121b      	asrs	r3, r3, #8
 8005ae8:	b21b      	sxth	r3, r3
 8005aea:	b2db      	uxtb	r3, r3
 8005aec:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
	comm_can_send_data[1] = send_data[0];
 8005af0:	68bb      	ldr	r3, [r7, #8]
 8005af2:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005af6:	b2db      	uxtb	r3, r3
 8005af8:	f887 3029 	strb.w	r3, [r7, #41]	; 0x29
	comm_can_send_data[2] = send_data[1] >> 8;
 8005afc:	68bb      	ldr	r3, [r7, #8]
 8005afe:	3302      	adds	r3, #2
 8005b00:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005b04:	121b      	asrs	r3, r3, #8
 8005b06:	b21b      	sxth	r3, r3
 8005b08:	b2db      	uxtb	r3, r3
 8005b0a:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
	comm_can_send_data[3] = send_data[1];
 8005b0e:	68bb      	ldr	r3, [r7, #8]
 8005b10:	3302      	adds	r3, #2
 8005b12:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005b16:	b2db      	uxtb	r3, r3
 8005b18:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
	comm_can_send_data[4] = send_data[2] >> 8;
 8005b1c:	68bb      	ldr	r3, [r7, #8]
 8005b1e:	3304      	adds	r3, #4
 8005b20:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005b24:	121b      	asrs	r3, r3, #8
 8005b26:	b21b      	sxth	r3, r3
 8005b28:	b2db      	uxtb	r3, r3
 8005b2a:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
	comm_can_send_data[5] = send_data[2];
 8005b2e:	68bb      	ldr	r3, [r7, #8]
 8005b30:	3304      	adds	r3, #4
 8005b32:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005b36:	b2db      	uxtb	r3, r3
 8005b38:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
	comm_can_send_data[6] = send_data[3] >> 8;
 8005b3c:	68bb      	ldr	r3, [r7, #8]
 8005b3e:	3306      	adds	r3, #6
 8005b40:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005b44:	121b      	asrs	r3, r3, #8
 8005b46:	b21b      	sxth	r3, r3
 8005b48:	b2db      	uxtb	r3, r3
 8005b4a:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
	comm_can_send_data[7] = send_data[3];
 8005b4e:	68bb      	ldr	r3, [r7, #8]
 8005b50:	3306      	adds	r3, #6
 8005b52:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005b56:	b2db      	uxtb	r3, r3
 8005b58:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

	/* send to fifo queue*/
	enqueueCanMessage(&comm_tx_message, canQueue, &canqm, comm_can_send_data);
 8005b5c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8005b60:	f107 0010 	add.w	r0, r7, #16
 8005b64:	4a06      	ldr	r2, [pc, #24]	; (8005b80 <can_send_comm_data+0xbc>)
 8005b66:	4907      	ldr	r1, [pc, #28]	; (8005b84 <can_send_comm_data+0xc0>)
 8005b68:	f7fc ff60 	bl	8002a2c <enqueueCanMessage>

//	if(HAL_CAN_GetTxMailboxesFreeLevel(hcan)>0){
		sendNextCanMessage(hcan, canQueue, &canqm);
 8005b6c:	4a04      	ldr	r2, [pc, #16]	; (8005b80 <can_send_comm_data+0xbc>)
 8005b6e:	4905      	ldr	r1, [pc, #20]	; (8005b84 <can_send_comm_data+0xc0>)
 8005b70:	68f8      	ldr	r0, [r7, #12]
 8005b72:	f7fc ffab 	bl	8002acc <sendNextCanMessage>
//		HAL_CAN_AddTxMessage(hcan, &comm_tx_message, comm_can_send_data, (uint32_t *)CAN_TX_MAILBOX0);
//	}
}
 8005b76:	bf00      	nop
 8005b78:	3730      	adds	r7, #48	; 0x30
 8005b7a:	46bd      	mov	sp, r7
 8005b7c:	bd80      	pop	{r7, pc}
 8005b7e:	bf00      	nop
 8005b80:	2000d504 	.word	0x2000d504
 8005b84:	20005774 	.word	0x20005774

08005b88 <can_recv_comm_data>:
* @brief CAN commnication receiving function, activated for CAN2 comms
* @param CAN_HandleTypeDef object: A can pointer refer to a CAN structure
* 		 int32_t* send_data: The data is ready to be sent
* @retval None
*/
void can_recv_comm_data(CAN_HandleTypeDef* hcan, uint32_t data_len, int16_t (*rx_buffer)[TOTAL_COMM_ID][4]){
 8005b88:	b580      	push	{r7, lr}
 8005b8a:	b088      	sub	sp, #32
 8005b8c:	af00      	add	r7, sp, #0
 8005b8e:	60f8      	str	r0, [r7, #12]
 8005b90:	60b9      	str	r1, [r7, #8]
 8005b92:	607a      	str	r2, [r7, #4]
	uint8_t comm_temp_rx_buffer[8];
	for(int i=0;i<TOTAL_COMM_ID;i++){
 8005b94:	2300      	movs	r3, #0
 8005b96:	61fb      	str	r3, [r7, #28]
 8005b98:	e042      	b.n	8005c20 <can_recv_comm_data+0x98>
		memcpy(comm_temp_rx_buffer, can_comm_rx[i].comm_rx_buffer, data_len);
 8005b9a:	69fa      	ldr	r2, [r7, #28]
 8005b9c:	4613      	mov	r3, r2
 8005b9e:	005b      	lsls	r3, r3, #1
 8005ba0:	4413      	add	r3, r2
 8005ba2:	009b      	lsls	r3, r3, #2
 8005ba4:	4a22      	ldr	r2, [pc, #136]	; (8005c30 <can_recv_comm_data+0xa8>)
 8005ba6:	4413      	add	r3, r2
 8005ba8:	1d19      	adds	r1, r3, #4
 8005baa:	f107 0314 	add.w	r3, r7, #20
 8005bae:	68ba      	ldr	r2, [r7, #8]
 8005bb0:	4618      	mov	r0, r3
 8005bb2:	f00a fb63 	bl	801027c <memcpy>
		(*rx_buffer)[i][0] = (int16_t)(comm_temp_rx_buffer[0] << 8 | comm_temp_rx_buffer[1]);
 8005bb6:	7d3b      	ldrb	r3, [r7, #20]
 8005bb8:	021b      	lsls	r3, r3, #8
 8005bba:	b21a      	sxth	r2, r3
 8005bbc:	7d7b      	ldrb	r3, [r7, #21]
 8005bbe:	b21b      	sxth	r3, r3
 8005bc0:	4313      	orrs	r3, r2
 8005bc2:	b219      	sxth	r1, r3
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	69fa      	ldr	r2, [r7, #28]
 8005bc8:	f823 1032 	strh.w	r1, [r3, r2, lsl #3]
		(*rx_buffer)[i][1] = (int16_t)(comm_temp_rx_buffer[2] << 8 | comm_temp_rx_buffer[3]);
 8005bcc:	7dbb      	ldrb	r3, [r7, #22]
 8005bce:	021b      	lsls	r3, r3, #8
 8005bd0:	b21a      	sxth	r2, r3
 8005bd2:	7dfb      	ldrb	r3, [r7, #23]
 8005bd4:	b21b      	sxth	r3, r3
 8005bd6:	4313      	orrs	r3, r2
 8005bd8:	b219      	sxth	r1, r3
 8005bda:	687a      	ldr	r2, [r7, #4]
 8005bdc:	69fb      	ldr	r3, [r7, #28]
 8005bde:	00db      	lsls	r3, r3, #3
 8005be0:	4413      	add	r3, r2
 8005be2:	460a      	mov	r2, r1
 8005be4:	805a      	strh	r2, [r3, #2]
		(*rx_buffer)[i][2] = (int16_t)(comm_temp_rx_buffer[4] << 8 | comm_temp_rx_buffer[5]);
 8005be6:	7e3b      	ldrb	r3, [r7, #24]
 8005be8:	021b      	lsls	r3, r3, #8
 8005bea:	b21a      	sxth	r2, r3
 8005bec:	7e7b      	ldrb	r3, [r7, #25]
 8005bee:	b21b      	sxth	r3, r3
 8005bf0:	4313      	orrs	r3, r2
 8005bf2:	b219      	sxth	r1, r3
 8005bf4:	687a      	ldr	r2, [r7, #4]
 8005bf6:	69fb      	ldr	r3, [r7, #28]
 8005bf8:	00db      	lsls	r3, r3, #3
 8005bfa:	4413      	add	r3, r2
 8005bfc:	460a      	mov	r2, r1
 8005bfe:	809a      	strh	r2, [r3, #4]
		(*rx_buffer)[i][3] = (int16_t)(comm_temp_rx_buffer[6] << 8 | comm_temp_rx_buffer[7]);
 8005c00:	7ebb      	ldrb	r3, [r7, #26]
 8005c02:	021b      	lsls	r3, r3, #8
 8005c04:	b21a      	sxth	r2, r3
 8005c06:	7efb      	ldrb	r3, [r7, #27]
 8005c08:	b21b      	sxth	r3, r3
 8005c0a:	4313      	orrs	r3, r2
 8005c0c:	b219      	sxth	r1, r3
 8005c0e:	687a      	ldr	r2, [r7, #4]
 8005c10:	69fb      	ldr	r3, [r7, #28]
 8005c12:	00db      	lsls	r3, r3, #3
 8005c14:	4413      	add	r3, r2
 8005c16:	460a      	mov	r2, r1
 8005c18:	80da      	strh	r2, [r3, #6]
	for(int i=0;i<TOTAL_COMM_ID;i++){
 8005c1a:	69fb      	ldr	r3, [r7, #28]
 8005c1c:	3301      	adds	r3, #1
 8005c1e:	61fb      	str	r3, [r7, #28]
 8005c20:	69fb      	ldr	r3, [r7, #28]
 8005c22:	2b06      	cmp	r3, #6
 8005c24:	ddb9      	ble.n	8005b9a <can_recv_comm_data+0x12>
	}
}
 8005c26:	bf00      	nop
 8005c28:	bf00      	nop
 8005c2a:	3720      	adds	r7, #32
 8005c2c:	46bd      	mov	sp, r7
 8005c2e:	bd80      	pop	{r7, pc}
 8005c30:	20000530 	.word	0x20000530

08005c34 <RC_Task_Func>:
/**
  * @brief     main remote control task
  * @param[in] None
  * @retval    None
  */
void RC_Task_Func(){
 8005c34:	b580      	push	{r7, lr}
 8005c36:	b082      	sub	sp, #8
 8005c38:	af00      	add	r7, sp, #0

	/* set task exec period */
	TickType_t xLastWakeTime;
	const TickType_t xFrequency = pdMS_TO_TICKS(10); // 100Hz, make sure this task slower than comm app
 8005c3a:	230a      	movs	r3, #10
 8005c3c:	607b      	str	r3, [r7, #4]

	/* init rc task */
	rc_task_init(&rc);
 8005c3e:	480c      	ldr	r0, [pc, #48]	; (8005c70 <RC_Task_Func+0x3c>)
 8005c40:	f000 f81e 	bl	8005c80 <rc_task_init>

	/* reset rc test */
	rc_reset(&rc);
 8005c44:	480a      	ldr	r0, [pc, #40]	; (8005c70 <RC_Task_Func+0x3c>)
 8005c46:	f000 fb37 	bl	80062b8 <rc_reset>

	/* init the task ticks */
	xLastWakeTime = xTaskGetTickCount();
 8005c4a:	f009 fb4f 	bl	800f2ec <xTaskGetTickCount>
 8005c4e:	4603      	mov	r3, r0
 8005c50:	603b      	str	r3, [r7, #0]

	for(;;){

		rc_process_rx_data(&rc, rc_rx_buffer);
 8005c52:	4908      	ldr	r1, [pc, #32]	; (8005c74 <RC_Task_Func+0x40>)
 8005c54:	4806      	ldr	r0, [pc, #24]	; (8005c70 <RC_Task_Func+0x3c>)
 8005c56:	f000 f8b1 	bl	8005dbc <rc_process_rx_data>
		rc_update_comm_pack(&rc, &(rc_message.message.comm_rc), &(pc_message.message.comm_pc));
 8005c5a:	4a07      	ldr	r2, [pc, #28]	; (8005c78 <RC_Task_Func+0x44>)
 8005c5c:	4907      	ldr	r1, [pc, #28]	; (8005c7c <RC_Task_Func+0x48>)
 8005c5e:	4804      	ldr	r0, [pc, #16]	; (8005c70 <RC_Task_Func+0x3c>)
 8005c60:	f000 fac6 	bl	80061f0 <rc_update_comm_pack>

		/* delay until wake time */
	    vTaskDelayUntil(&xLastWakeTime, xFrequency);
 8005c64:	463b      	mov	r3, r7
 8005c66:	6879      	ldr	r1, [r7, #4]
 8005c68:	4618      	mov	r0, r3
 8005c6a:	f009 f983 	bl	800ef74 <vTaskDelayUntil>
		rc_process_rx_data(&rc, rc_rx_buffer);
 8005c6e:	e7f0      	b.n	8005c52 <RC_Task_Func+0x1e>
 8005c70:	2000d6b0 	.word	0x2000d6b0
 8005c74:	2000d868 	.word	0x2000d868
 8005c78:	20000158 	.word	0x20000158
 8005c7c:	200000f0 	.word	0x200000f0

08005c80 <rc_task_init>:
/**
  * @brief     init all the struct before task begin
  * @param[in] main rc struct
  * @retval    None
  */
void rc_task_init(RemoteControl_t *rc_hdlr){
 8005c80:	b580      	push	{r7, lr}
 8005c82:	b082      	sub	sp, #8
 8005c84:	af00      	add	r7, sp, #0
 8005c86:	6078      	str	r0, [r7, #4]
	/* controller init */
	rc_hdlr->ctrl.ch0 = 0;
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	2200      	movs	r2, #0
 8005c8c:	801a      	strh	r2, [r3, #0]
	rc_hdlr->ctrl.ch1 = 0;
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	2200      	movs	r2, #0
 8005c92:	805a      	strh	r2, [r3, #2]
	rc_hdlr->ctrl.ch2 = 0;
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	2200      	movs	r2, #0
 8005c98:	809a      	strh	r2, [r3, #4]
	rc_hdlr->ctrl.ch3 = 0;
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	2200      	movs	r2, #0
 8005c9e:	80da      	strh	r2, [r3, #6]
	rc_hdlr->ctrl.s1 = SW_MID; //idle mode
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	2203      	movs	r2, #3
 8005ca4:	721a      	strb	r2, [r3, #8]
	rc_hdlr->ctrl.s2 = SW_MID; //cease fire
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	2203      	movs	r2, #3
 8005caa:	725a      	strb	r2, [r3, #9]

	/* pc init */
	rc_hdlr->pc.mouse.x = 0;
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	2200      	movs	r2, #0
 8005cb0:	819a      	strh	r2, [r3, #12]
	rc_hdlr->pc.mouse.y = 0;
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	2200      	movs	r2, #0
 8005cb6:	81da      	strh	r2, [r3, #14]
	rc_hdlr->pc.mouse.z = 0;
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	2200      	movs	r2, #0
 8005cbc:	821a      	strh	r2, [r3, #16]
	rc_hdlr->pc.mouse.click_l = 0;
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	2200      	movs	r2, #0
 8005cc2:	749a      	strb	r2, [r3, #18]
	rc_hdlr->pc.mouse.click_r = 0;
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	2200      	movs	r2, #0
 8005cc8:	74da      	strb	r2, [r3, #19]

	rc_key_init(&rc_hdlr->pc.key.W);
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	333c      	adds	r3, #60	; 0x3c
 8005cce:	4618      	mov	r0, r3
 8005cd0:	f000 fb06 	bl	80062e0 <rc_key_init>
	rc_key_init(&rc_hdlr->pc.key.A);
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	333f      	adds	r3, #63	; 0x3f
 8005cd8:	4618      	mov	r0, r3
 8005cda:	f000 fb01 	bl	80062e0 <rc_key_init>
	rc_key_init(&rc_hdlr->pc.key.S);
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	3342      	adds	r3, #66	; 0x42
 8005ce2:	4618      	mov	r0, r3
 8005ce4:	f000 fafc 	bl	80062e0 <rc_key_init>
	rc_key_init(&rc_hdlr->pc.key.D);
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	3345      	adds	r3, #69	; 0x45
 8005cec:	4618      	mov	r0, r3
 8005cee:	f000 faf7 	bl	80062e0 <rc_key_init>
	rc_key_init(&rc_hdlr->pc.key.Q);
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	3348      	adds	r3, #72	; 0x48
 8005cf6:	4618      	mov	r0, r3
 8005cf8:	f000 faf2 	bl	80062e0 <rc_key_init>
	rc_key_init(&rc_hdlr->pc.key.E);
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	334b      	adds	r3, #75	; 0x4b
 8005d00:	4618      	mov	r0, r3
 8005d02:	f000 faed 	bl	80062e0 <rc_key_init>
	rc_key_init(&rc_hdlr->pc.key.R);
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	334e      	adds	r3, #78	; 0x4e
 8005d0a:	4618      	mov	r0, r3
 8005d0c:	f000 fae8 	bl	80062e0 <rc_key_init>
	rc_key_init(&rc_hdlr->pc.key.V);
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	3351      	adds	r3, #81	; 0x51
 8005d14:	4618      	mov	r0, r3
 8005d16:	f000 fae3 	bl	80062e0 <rc_key_init>
	rc_key_init(&rc_hdlr->pc.key.Ctrl);
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	3354      	adds	r3, #84	; 0x54
 8005d1e:	4618      	mov	r0, r3
 8005d20:	f000 fade 	bl	80062e0 <rc_key_init>
	rc_key_init(&rc_hdlr->pc.key.F);
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	3357      	adds	r3, #87	; 0x57
 8005d28:	4618      	mov	r0, r3
 8005d2a:	f000 fad9 	bl	80062e0 <rc_key_init>
	rc_key_init(&rc_hdlr->pc.key.Shift);
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	335a      	adds	r3, #90	; 0x5a
 8005d32:	4618      	mov	r0, r3
 8005d34:	f000 fad4 	bl	80062e0 <rc_key_init>
	rc_key_init(&rc_hdlr->pc.key.G);
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	335d      	adds	r3, #93	; 0x5d
 8005d3c:	4618      	mov	r0, r3
 8005d3e:	f000 facf 	bl	80062e0 <rc_key_init>
	rc_key_init(&rc_hdlr->pc.key.C);
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	3360      	adds	r3, #96	; 0x60
 8005d46:	4618      	mov	r0, r3
 8005d48:	f000 faca 	bl	80062e0 <rc_key_init>
	rc_key_init(&rc_hdlr->pc.key.B);
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	3363      	adds	r3, #99	; 0x63
 8005d50:	4618      	mov	r0, r3
 8005d52:	f000 fac5 	bl	80062e0 <rc_key_init>
	rc_key_init(&rc_hdlr->pc.mouse.left_click);
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	3314      	adds	r3, #20
 8005d5a:	4618      	mov	r0, r3
 8005d5c:	f000 fac0 	bl	80062e0 <rc_key_init>
	rc_key_init(&rc_hdlr->pc.mouse.right_click);
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	3317      	adds	r3, #23
 8005d64:	4618      	mov	r0, r3
 8005d66:	f000 fabb 	bl	80062e0 <rc_key_init>


	/* init low pass params */
	rc_hdlr->pc.mouse.x_folp.a = 0.95;
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	4a12      	ldr	r2, [pc, #72]	; (8005db8 <rc_task_init+0x138>)
 8005d6e:	629a      	str	r2, [r3, #40]	; 0x28
	rc_hdlr->pc.mouse.x_folp.cur_data = 0;
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	f04f 0200 	mov.w	r2, #0
 8005d76:	61da      	str	r2, [r3, #28]
	rc_hdlr->pc.mouse.x_folp.last_output_data = 0;
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	f04f 0200 	mov.w	r2, #0
 8005d7e:	625a      	str	r2, [r3, #36]	; 0x24
	rc_hdlr->pc.mouse.x_folp.output_data = 0;
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	f04f 0200 	mov.w	r2, #0
 8005d86:	621a      	str	r2, [r3, #32]

	rc_hdlr->pc.mouse.y_folp.a = 0.95;
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	4a0b      	ldr	r2, [pc, #44]	; (8005db8 <rc_task_init+0x138>)
 8005d8c:	639a      	str	r2, [r3, #56]	; 0x38
	rc_hdlr->pc.mouse.y_folp.cur_data = 0;
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	f04f 0200 	mov.w	r2, #0
 8005d94:	62da      	str	r2, [r3, #44]	; 0x2c
	rc_hdlr->pc.mouse.y_folp.last_output_data = 0;
 8005d96:	687b      	ldr	r3, [r7, #4]
 8005d98:	f04f 0200 	mov.w	r2, #0
 8005d9c:	635a      	str	r2, [r3, #52]	; 0x34
	rc_hdlr->pc.mouse.y_folp.output_data = 0;
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	f04f 0200 	mov.w	r2, #0
 8005da4:	631a      	str	r2, [r3, #48]	; 0x30

	/* apply deflaut mode */
	rc_hdlr->control_mode = CTRLER_MODE;
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	2200      	movs	r2, #0
 8005daa:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
}
 8005dae:	bf00      	nop
 8005db0:	3708      	adds	r7, #8
 8005db2:	46bd      	mov	sp, r7
 8005db4:	bd80      	pop	{r7, pc}
 8005db6:	bf00      	nop
 8005db8:	3f733333 	.word	0x3f733333

08005dbc <rc_process_rx_data>:
/**
  * @brief     rc process recv data from dbus
  * @param[in] main rc struct
  * @retval    None
  */
void rc_process_rx_data(RemoteControl_t *rc_hdlr, uint8_t *rc_rx_buffer){
 8005dbc:	b580      	push	{r7, lr}
 8005dbe:	b082      	sub	sp, #8
 8005dc0:	af00      	add	r7, sp, #0
 8005dc2:	6078      	str	r0, [r7, #4]
 8005dc4:	6039      	str	r1, [r7, #0]
	/* no matter what mode, read switch data */
	rc_hdlr->ctrl.s1   = ((rc_rx_buffer[5] >> 4)& 0x000C) >> 2;
 8005dc6:	683b      	ldr	r3, [r7, #0]
 8005dc8:	3305      	adds	r3, #5
 8005dca:	781b      	ldrb	r3, [r3, #0]
 8005dcc:	091b      	lsrs	r3, r3, #4
 8005dce:	b2db      	uxtb	r3, r3
 8005dd0:	109b      	asrs	r3, r3, #2
 8005dd2:	b2db      	uxtb	r3, r3
 8005dd4:	f003 0303 	and.w	r3, r3, #3
 8005dd8:	b2da      	uxtb	r2, r3
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	721a      	strb	r2, [r3, #8]
	rc_hdlr->ctrl.s2   = ((rc_rx_buffer[5] >> 4)& 0x0003);      //may use this as mode swap indicator
 8005dde:	683b      	ldr	r3, [r7, #0]
 8005de0:	3305      	adds	r3, #5
 8005de2:	781b      	ldrb	r3, [r3, #0]
 8005de4:	091b      	lsrs	r3, r3, #4
 8005de6:	b2db      	uxtb	r3, r3
 8005de8:	f003 0303 	and.w	r3, r3, #3
 8005dec:	b2da      	uxtb	r2, r3
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	725a      	strb	r2, [r3, #9]

	/* currently hard coding */
	if(rc_hdlr->ctrl.s1 == SW_MID && rc_hdlr->ctrl.s2 == SW_DOWN)
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	7a1b      	ldrb	r3, [r3, #8]
 8005df6:	2b03      	cmp	r3, #3
 8005df8:	d108      	bne.n	8005e0c <rc_process_rx_data+0x50>
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	7a5b      	ldrb	r3, [r3, #9]
 8005dfe:	2b02      	cmp	r3, #2
 8005e00:	d104      	bne.n	8005e0c <rc_process_rx_data+0x50>
		rc_hdlr->control_mode = PC_MODE;
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	2201      	movs	r2, #1
 8005e06:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
 8005e0a:	e003      	b.n	8005e14 <rc_process_rx_data+0x58>
	else
		rc_hdlr->control_mode = CTRLER_MODE;
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	2200      	movs	r2, #0
 8005e10:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68

	if(rc_hdlr->control_mode == CTRLER_MODE){
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	f893 3068 	ldrb.w	r3, [r3, #104]	; 0x68
 8005e1a:	2b00      	cmp	r3, #0
 8005e1c:	f040 80ab 	bne.w	8005f76 <rc_process_rx_data+0x1ba>
		/* remote controller parse process */
		rc_hdlr->ctrl.ch0  = ((rc_rx_buffer[0]| (rc_rx_buffer[1] << 8)) & 0x07ff) - CHANNEL_CENTER;
 8005e20:	683b      	ldr	r3, [r7, #0]
 8005e22:	781b      	ldrb	r3, [r3, #0]
 8005e24:	b21a      	sxth	r2, r3
 8005e26:	683b      	ldr	r3, [r7, #0]
 8005e28:	3301      	adds	r3, #1
 8005e2a:	781b      	ldrb	r3, [r3, #0]
 8005e2c:	021b      	lsls	r3, r3, #8
 8005e2e:	b21b      	sxth	r3, r3
 8005e30:	4313      	orrs	r3, r2
 8005e32:	b21b      	sxth	r3, r3
 8005e34:	b29b      	uxth	r3, r3
 8005e36:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8005e3a:	b29b      	uxth	r3, r3
 8005e3c:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
 8005e40:	b29b      	uxth	r3, r3
 8005e42:	b21a      	sxth	r2, r3
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	801a      	strh	r2, [r3, #0]
		rc_hdlr->ctrl.ch1  = (((rc_rx_buffer[1] >> 3) | (rc_rx_buffer[2] << 5)) & 0x07ff) - CHANNEL_CENTER;
 8005e48:	683b      	ldr	r3, [r7, #0]
 8005e4a:	3301      	adds	r3, #1
 8005e4c:	781b      	ldrb	r3, [r3, #0]
 8005e4e:	08db      	lsrs	r3, r3, #3
 8005e50:	b2db      	uxtb	r3, r3
 8005e52:	b21a      	sxth	r2, r3
 8005e54:	683b      	ldr	r3, [r7, #0]
 8005e56:	3302      	adds	r3, #2
 8005e58:	781b      	ldrb	r3, [r3, #0]
 8005e5a:	015b      	lsls	r3, r3, #5
 8005e5c:	b21b      	sxth	r3, r3
 8005e5e:	4313      	orrs	r3, r2
 8005e60:	b21b      	sxth	r3, r3
 8005e62:	b29b      	uxth	r3, r3
 8005e64:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8005e68:	b29b      	uxth	r3, r3
 8005e6a:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
 8005e6e:	b29b      	uxth	r3, r3
 8005e70:	b21a      	sxth	r2, r3
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	805a      	strh	r2, [r3, #2]
		rc_hdlr->ctrl.ch2  = (((rc_rx_buffer[2] >> 6) | (rc_rx_buffer[3] << 2) | (rc_rx_buffer[4] << 10)) & 0x07ff) - CHANNEL_CENTER;
 8005e76:	683b      	ldr	r3, [r7, #0]
 8005e78:	3302      	adds	r3, #2
 8005e7a:	781b      	ldrb	r3, [r3, #0]
 8005e7c:	099b      	lsrs	r3, r3, #6
 8005e7e:	b2db      	uxtb	r3, r3
 8005e80:	b21a      	sxth	r2, r3
 8005e82:	683b      	ldr	r3, [r7, #0]
 8005e84:	3303      	adds	r3, #3
 8005e86:	781b      	ldrb	r3, [r3, #0]
 8005e88:	009b      	lsls	r3, r3, #2
 8005e8a:	b21b      	sxth	r3, r3
 8005e8c:	4313      	orrs	r3, r2
 8005e8e:	b21a      	sxth	r2, r3
 8005e90:	683b      	ldr	r3, [r7, #0]
 8005e92:	3304      	adds	r3, #4
 8005e94:	781b      	ldrb	r3, [r3, #0]
 8005e96:	029b      	lsls	r3, r3, #10
 8005e98:	b21b      	sxth	r3, r3
 8005e9a:	4313      	orrs	r3, r2
 8005e9c:	b21b      	sxth	r3, r3
 8005e9e:	b29b      	uxth	r3, r3
 8005ea0:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8005ea4:	b29b      	uxth	r3, r3
 8005ea6:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
 8005eaa:	b29b      	uxth	r3, r3
 8005eac:	b21a      	sxth	r2, r3
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	809a      	strh	r2, [r3, #4]
		rc_hdlr->ctrl.ch3  = (((rc_rx_buffer[4] >> 1) | (rc_rx_buffer[5] << 7)) & 0x07ff) - CHANNEL_CENTER;
 8005eb2:	683b      	ldr	r3, [r7, #0]
 8005eb4:	3304      	adds	r3, #4
 8005eb6:	781b      	ldrb	r3, [r3, #0]
 8005eb8:	085b      	lsrs	r3, r3, #1
 8005eba:	b2db      	uxtb	r3, r3
 8005ebc:	b21a      	sxth	r2, r3
 8005ebe:	683b      	ldr	r3, [r7, #0]
 8005ec0:	3305      	adds	r3, #5
 8005ec2:	781b      	ldrb	r3, [r3, #0]
 8005ec4:	01db      	lsls	r3, r3, #7
 8005ec6:	b21b      	sxth	r3, r3
 8005ec8:	4313      	orrs	r3, r2
 8005eca:	b21b      	sxth	r3, r3
 8005ecc:	b29b      	uxth	r3, r3
 8005ece:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8005ed2:	b29b      	uxth	r3, r3
 8005ed4:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
 8005ed8:	b29b      	uxth	r3, r3
 8005eda:	b21a      	sxth	r2, r3
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	80da      	strh	r2, [r3, #6]
		rc_hdlr->ctrl.wheel = ((rc_rx_buffer[16]|(rc_rx_buffer[17]<<8))&0x07FF) - CHANNEL_CENTER;
 8005ee0:	683b      	ldr	r3, [r7, #0]
 8005ee2:	3310      	adds	r3, #16
 8005ee4:	781b      	ldrb	r3, [r3, #0]
 8005ee6:	b21a      	sxth	r2, r3
 8005ee8:	683b      	ldr	r3, [r7, #0]
 8005eea:	3311      	adds	r3, #17
 8005eec:	781b      	ldrb	r3, [r3, #0]
 8005eee:	021b      	lsls	r3, r3, #8
 8005ef0:	b21b      	sxth	r3, r3
 8005ef2:	4313      	orrs	r3, r2
 8005ef4:	b21b      	sxth	r3, r3
 8005ef6:	b29b      	uxth	r3, r3
 8005ef8:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8005efc:	b29b      	uxth	r3, r3
 8005efe:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
 8005f02:	b29b      	uxth	r3, r3
 8005f04:	b21a      	sxth	r2, r3
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	815a      	strh	r2, [r3, #10]

		/* calibration process to avoid some unexpected values */
		if ((abs(rc_hdlr->ctrl.ch0)  > CHANNEL_OFFSET_MAX_ABS_VAL) ||(abs(rc_hdlr->ctrl.ch1) > CHANNEL_OFFSET_MAX_ABS_VAL) || \
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005f10:	2b00      	cmp	r3, #0
 8005f12:	bfb8      	it	lt
 8005f14:	425b      	neglt	r3, r3
 8005f16:	b29b      	uxth	r3, r3
 8005f18:	f5b3 7f25 	cmp.w	r3, #660	; 0x294
 8005f1c:	d81e      	bhi.n	8005f5c <rc_process_rx_data+0x1a0>
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8005f24:	2b00      	cmp	r3, #0
 8005f26:	bfb8      	it	lt
 8005f28:	425b      	neglt	r3, r3
 8005f2a:	b29b      	uxth	r3, r3
 8005f2c:	f5b3 7f25 	cmp.w	r3, #660	; 0x294
 8005f30:	d814      	bhi.n	8005f5c <rc_process_rx_data+0x1a0>
			 (abs(rc_hdlr->ctrl.ch2) > CHANNEL_OFFSET_MAX_ABS_VAL) ||(abs(rc_hdlr->ctrl.ch3) > CHANNEL_OFFSET_MAX_ABS_VAL))
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8005f38:	2b00      	cmp	r3, #0
 8005f3a:	bfb8      	it	lt
 8005f3c:	425b      	neglt	r3, r3
 8005f3e:	b29b      	uxth	r3, r3
		if ((abs(rc_hdlr->ctrl.ch0)  > CHANNEL_OFFSET_MAX_ABS_VAL) ||(abs(rc_hdlr->ctrl.ch1) > CHANNEL_OFFSET_MAX_ABS_VAL) || \
 8005f40:	f5b3 7f25 	cmp.w	r3, #660	; 0x294
 8005f44:	d80a      	bhi.n	8005f5c <rc_process_rx_data+0x1a0>
			 (abs(rc_hdlr->ctrl.ch2) > CHANNEL_OFFSET_MAX_ABS_VAL) ||(abs(rc_hdlr->ctrl.ch3) > CHANNEL_OFFSET_MAX_ABS_VAL))
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 8005f4c:	2b00      	cmp	r3, #0
 8005f4e:	bfb8      	it	lt
 8005f50:	425b      	neglt	r3, r3
 8005f52:	b29b      	uxth	r3, r3
 8005f54:	f5b3 7f25 	cmp.w	r3, #660	; 0x294
 8005f58:	f240 8143 	bls.w	80061e2 <rc_process_rx_data+0x426>
		  {
			rc.ctrl.ch0 = 0;
 8005f5c:	4ba3      	ldr	r3, [pc, #652]	; (80061ec <rc_process_rx_data+0x430>)
 8005f5e:	2200      	movs	r2, #0
 8005f60:	801a      	strh	r2, [r3, #0]
			rc.ctrl.ch1 = 0;
 8005f62:	4ba2      	ldr	r3, [pc, #648]	; (80061ec <rc_process_rx_data+0x430>)
 8005f64:	2200      	movs	r2, #0
 8005f66:	805a      	strh	r2, [r3, #2]
			rc.ctrl.ch2 = 0;
 8005f68:	4ba0      	ldr	r3, [pc, #640]	; (80061ec <rc_process_rx_data+0x430>)
 8005f6a:	2200      	movs	r2, #0
 8005f6c:	809a      	strh	r2, [r3, #4]
			rc.ctrl.ch3 = 0;
 8005f6e:	4b9f      	ldr	r3, [pc, #636]	; (80061ec <rc_process_rx_data+0x430>)
 8005f70:	2200      	movs	r2, #0
 8005f72:	80da      	strh	r2, [r3, #6]

		rc_key_scan(&rc_hdlr->pc.mouse.left_click, rc_hdlr->pc.mouse.click_l, 0x0001);
		rc_key_scan(&rc_hdlr->pc.mouse.right_click, rc_hdlr->pc.mouse.click_r, 0x0001);

	}
}
 8005f74:	e135      	b.n	80061e2 <rc_process_rx_data+0x426>
	else if(rc_hdlr->control_mode == PC_MODE){
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	f893 3068 	ldrb.w	r3, [r3, #104]	; 0x68
 8005f7c:	2b01      	cmp	r3, #1
 8005f7e:	f040 8130 	bne.w	80061e2 <rc_process_rx_data+0x426>
		rc_hdlr->pc.mouse.x = rc_rx_buffer[6] | (rc_rx_buffer[7] << 8);
 8005f82:	683b      	ldr	r3, [r7, #0]
 8005f84:	3306      	adds	r3, #6
 8005f86:	781b      	ldrb	r3, [r3, #0]
 8005f88:	b21a      	sxth	r2, r3
 8005f8a:	683b      	ldr	r3, [r7, #0]
 8005f8c:	3307      	adds	r3, #7
 8005f8e:	781b      	ldrb	r3, [r3, #0]
 8005f90:	021b      	lsls	r3, r3, #8
 8005f92:	b21b      	sxth	r3, r3
 8005f94:	4313      	orrs	r3, r2
 8005f96:	b21a      	sxth	r2, r3
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	819a      	strh	r2, [r3, #12]
		rc_hdlr->pc.mouse.y = rc_rx_buffer[8] | (rc_rx_buffer[9] << 8);
 8005f9c:	683b      	ldr	r3, [r7, #0]
 8005f9e:	3308      	adds	r3, #8
 8005fa0:	781b      	ldrb	r3, [r3, #0]
 8005fa2:	b21a      	sxth	r2, r3
 8005fa4:	683b      	ldr	r3, [r7, #0]
 8005fa6:	3309      	adds	r3, #9
 8005fa8:	781b      	ldrb	r3, [r3, #0]
 8005faa:	021b      	lsls	r3, r3, #8
 8005fac:	b21b      	sxth	r3, r3
 8005fae:	4313      	orrs	r3, r2
 8005fb0:	b21a      	sxth	r2, r3
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	81da      	strh	r2, [r3, #14]
		rc_hdlr->pc.mouse.z = rc_rx_buffer[10] | (rc_rx_buffer[11] << 8);//why the official parse process has z axis??
 8005fb6:	683b      	ldr	r3, [r7, #0]
 8005fb8:	330a      	adds	r3, #10
 8005fba:	781b      	ldrb	r3, [r3, #0]
 8005fbc:	b21a      	sxth	r2, r3
 8005fbe:	683b      	ldr	r3, [r7, #0]
 8005fc0:	330b      	adds	r3, #11
 8005fc2:	781b      	ldrb	r3, [r3, #0]
 8005fc4:	021b      	lsls	r3, r3, #8
 8005fc6:	b21b      	sxth	r3, r3
 8005fc8:	4313      	orrs	r3, r2
 8005fca:	b21a      	sxth	r2, r3
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	821a      	strh	r2, [r3, #16]
		rc_hdlr->pc.mouse.click_l = rc_rx_buffer[12];
 8005fd0:	683b      	ldr	r3, [r7, #0]
 8005fd2:	7b1a      	ldrb	r2, [r3, #12]
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	749a      	strb	r2, [r3, #18]
		rc_hdlr->pc.mouse.click_r = rc_rx_buffer[13];
 8005fd8:	683b      	ldr	r3, [r7, #0]
 8005fda:	7b5a      	ldrb	r2, [r3, #13]
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	74da      	strb	r2, [r3, #19]
		rc_hdlr->pc.key.key_buffer = rc_rx_buffer[14] | (rc_rx_buffer[15] << 8);//multiple keys reading
 8005fe0:	683b      	ldr	r3, [r7, #0]
 8005fe2:	330e      	adds	r3, #14
 8005fe4:	781b      	ldrb	r3, [r3, #0]
 8005fe6:	b21a      	sxth	r2, r3
 8005fe8:	683b      	ldr	r3, [r7, #0]
 8005fea:	330f      	adds	r3, #15
 8005fec:	781b      	ldrb	r3, [r3, #0]
 8005fee:	021b      	lsls	r3, r3, #8
 8005ff0:	b21b      	sxth	r3, r3
 8005ff2:	4313      	orrs	r3, r2
 8005ff4:	b21b      	sxth	r3, r3
 8005ff6:	b29a      	uxth	r2, r3
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66
		rc_key_scan(&rc_hdlr->pc.key.W, rc_hdlr->pc.key.key_buffer, KEY_BOARD_W);
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	f103 003c 	add.w	r0, r3, #60	; 0x3c
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 800600a:	2201      	movs	r2, #1
 800600c:	4619      	mov	r1, r3
 800600e:	f000 f97a 	bl	8006306 <rc_key_scan>
		rc_key_scan(&rc_hdlr->pc.key.S, rc_hdlr->pc.key.key_buffer, KEY_BOARD_S);
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	f103 0042 	add.w	r0, r3, #66	; 0x42
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 800601e:	2202      	movs	r2, #2
 8006020:	4619      	mov	r1, r3
 8006022:	f000 f970 	bl	8006306 <rc_key_scan>
		rc_key_scan(&rc_hdlr->pc.key.A, rc_hdlr->pc.key.key_buffer, KEY_BOARD_A);
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	f103 003f 	add.w	r0, r3, #63	; 0x3f
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 8006032:	2204      	movs	r2, #4
 8006034:	4619      	mov	r1, r3
 8006036:	f000 f966 	bl	8006306 <rc_key_scan>
		rc_key_scan(&rc_hdlr->pc.key.D, rc_hdlr->pc.key.key_buffer, KEY_BOARD_D);
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	f103 0045 	add.w	r0, r3, #69	; 0x45
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 8006046:	2208      	movs	r2, #8
 8006048:	4619      	mov	r1, r3
 800604a:	f000 f95c 	bl	8006306 <rc_key_scan>
		rc_key_scan(&rc_hdlr->pc.key.Shift, rc_hdlr->pc.key.key_buffer, KEY_BOARD_SHIFT);
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	f103 005a 	add.w	r0, r3, #90	; 0x5a
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 800605a:	2210      	movs	r2, #16
 800605c:	4619      	mov	r1, r3
 800605e:	f000 f952 	bl	8006306 <rc_key_scan>
		rc_key_scan(&rc_hdlr->pc.key.Ctrl, rc_hdlr->pc.key.key_buffer, KEY_BOARD_CTRL);
 8006062:	687b      	ldr	r3, [r7, #4]
 8006064:	f103 0054 	add.w	r0, r3, #84	; 0x54
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 800606e:	2220      	movs	r2, #32
 8006070:	4619      	mov	r1, r3
 8006072:	f000 f948 	bl	8006306 <rc_key_scan>
		rc_key_scan(&rc_hdlr->pc.key.Q, rc_hdlr->pc.key.key_buffer, KEY_BOARD_Q);
 8006076:	687b      	ldr	r3, [r7, #4]
 8006078:	f103 0048 	add.w	r0, r3, #72	; 0x48
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 8006082:	2240      	movs	r2, #64	; 0x40
 8006084:	4619      	mov	r1, r3
 8006086:	f000 f93e 	bl	8006306 <rc_key_scan>
		rc_key_scan(&rc_hdlr->pc.key.E, rc_hdlr->pc.key.key_buffer, KEY_BOARD_E);
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	f103 004b 	add.w	r0, r3, #75	; 0x4b
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 8006096:	2280      	movs	r2, #128	; 0x80
 8006098:	4619      	mov	r1, r3
 800609a:	f000 f934 	bl	8006306 <rc_key_scan>
		rc_key_scan(&rc_hdlr->pc.key.R, rc_hdlr->pc.key.key_buffer, KEY_BOARD_R);
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	f103 004e 	add.w	r0, r3, #78	; 0x4e
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 80060aa:	f44f 7280 	mov.w	r2, #256	; 0x100
 80060ae:	4619      	mov	r1, r3
 80060b0:	f000 f929 	bl	8006306 <rc_key_scan>
		rc_key_scan(&rc_hdlr->pc.key.F, rc_hdlr->pc.key.key_buffer, KEY_BOARD_F);
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	f103 0057 	add.w	r0, r3, #87	; 0x57
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 80060c0:	f44f 7200 	mov.w	r2, #512	; 0x200
 80060c4:	4619      	mov	r1, r3
 80060c6:	f000 f91e 	bl	8006306 <rc_key_scan>
		rc_key_scan(&rc_hdlr->pc.key.G, rc_hdlr->pc.key.key_buffer, KEY_BOARD_G);
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	f103 005d 	add.w	r0, r3, #93	; 0x5d
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 80060d6:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80060da:	4619      	mov	r1, r3
 80060dc:	f000 f913 	bl	8006306 <rc_key_scan>
		rc_key_scan(&rc_hdlr->pc.key.C, rc_hdlr->pc.key.key_buffer, KEY_BOARD_C);
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	f103 0060 	add.w	r0, r3, #96	; 0x60
 80060e6:	687b      	ldr	r3, [r7, #4]
 80060e8:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 80060ec:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80060f0:	4619      	mov	r1, r3
 80060f2:	f000 f908 	bl	8006306 <rc_key_scan>
		rc_key_scan(&rc_hdlr->pc.key.V, rc_hdlr->pc.key.key_buffer, KEY_BOARD_V);
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	f103 0051 	add.w	r0, r3, #81	; 0x51
 80060fc:	687b      	ldr	r3, [r7, #4]
 80060fe:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 8006102:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8006106:	4619      	mov	r1, r3
 8006108:	f000 f8fd 	bl	8006306 <rc_key_scan>
		rc_key_scan(&rc_hdlr->pc.key.B, rc_hdlr->pc.key.key_buffer, KEY_BOARD_B);
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	f103 0063 	add.w	r0, r3, #99	; 0x63
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 8006118:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 800611c:	4619      	mov	r1, r3
 800611e:	f000 f8f2 	bl	8006306 <rc_key_scan>
		rc_hdlr->pc.mouse.x = first_order_low_pass_filter(&rc_hdlr->pc.mouse.x_folp, rc_hdlr->pc.mouse.x);
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	f103 021c 	add.w	r2, r3, #28
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 800612e:	ee07 3a90 	vmov	s15, r3
 8006132:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8006136:	eeb0 0a67 	vmov.f32	s0, s15
 800613a:	4610      	mov	r0, r2
 800613c:	f7fc ff9e 	bl	800307c <first_order_low_pass_filter>
 8006140:	eef0 7a40 	vmov.f32	s15, s0
 8006144:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8006148:	ee17 3a90 	vmov	r3, s15
 800614c:	b21a      	sxth	r2, r3
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	819a      	strh	r2, [r3, #12]
		rc_hdlr->pc.mouse.y = first_order_low_pass_filter(&rc_hdlr->pc.mouse.y_folp, rc_hdlr->pc.mouse.y);
 8006152:	687b      	ldr	r3, [r7, #4]
 8006154:	f103 022c 	add.w	r2, r3, #44	; 0x2c
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 800615e:	ee07 3a90 	vmov	s15, r3
 8006162:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8006166:	eeb0 0a67 	vmov.f32	s0, s15
 800616a:	4610      	mov	r0, r2
 800616c:	f7fc ff86 	bl	800307c <first_order_low_pass_filter>
 8006170:	eef0 7a40 	vmov.f32	s15, s0
 8006174:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8006178:	ee17 3a90 	vmov	r3, s15
 800617c:	b21a      	sxth	r2, r3
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	81da      	strh	r2, [r3, #14]
		if ((abs(rc_hdlr->pc.mouse.x)  > MOUSE_MAX_SPEED_VALUE) ||(abs(rc_hdlr->pc.mouse.x) > MOUSE_MAX_SPEED_VALUE)){
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 8006188:	2b00      	cmp	r3, #0
 800618a:	bfb8      	it	lt
 800618c:	425b      	neglt	r3, r3
 800618e:	b29b      	uxth	r3, r3
 8006190:	f247 5230 	movw	r2, #30000	; 0x7530
 8006194:	4293      	cmp	r3, r2
 8006196:	d80a      	bhi.n	80061ae <rc_process_rx_data+0x3f2>
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 800619e:	2b00      	cmp	r3, #0
 80061a0:	bfb8      	it	lt
 80061a2:	425b      	neglt	r3, r3
 80061a4:	b29b      	uxth	r3, r3
 80061a6:	f247 5230 	movw	r2, #30000	; 0x7530
 80061aa:	4293      	cmp	r3, r2
 80061ac:	d905      	bls.n	80061ba <rc_process_rx_data+0x3fe>
			rc_hdlr->pc.mouse.x = 0;
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	2200      	movs	r2, #0
 80061b2:	819a      	strh	r2, [r3, #12]
			rc_hdlr->pc.mouse.y = 0;
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	2200      	movs	r2, #0
 80061b8:	81da      	strh	r2, [r3, #14]
		rc_key_scan(&rc_hdlr->pc.mouse.left_click, rc_hdlr->pc.mouse.click_l, 0x0001);
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	f103 0014 	add.w	r0, r3, #20
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	7c9b      	ldrb	r3, [r3, #18]
 80061c4:	b29b      	uxth	r3, r3
 80061c6:	2201      	movs	r2, #1
 80061c8:	4619      	mov	r1, r3
 80061ca:	f000 f89c 	bl	8006306 <rc_key_scan>
		rc_key_scan(&rc_hdlr->pc.mouse.right_click, rc_hdlr->pc.mouse.click_r, 0x0001);
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	f103 0017 	add.w	r0, r3, #23
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	7cdb      	ldrb	r3, [r3, #19]
 80061d8:	b29b      	uxth	r3, r3
 80061da:	2201      	movs	r2, #1
 80061dc:	4619      	mov	r1, r3
 80061de:	f000 f892 	bl	8006306 <rc_key_scan>
}
 80061e2:	bf00      	nop
 80061e4:	3708      	adds	r7, #8
 80061e6:	46bd      	mov	sp, r7
 80061e8:	bd80      	pop	{r7, pc}
 80061ea:	bf00      	nop
 80061ec:	2000d6b0 	.word	0x2000d6b0

080061f0 <rc_update_comm_pack>:
  * @brief     update the remote comm pack
  * @param[in] main rc struct
  * @param[in] comm rc struct
  * @retval    None
  */
static void rc_update_comm_pack(RemoteControl_t *rc_hdlr, CommRemoteControl_t *comm_rc, CommPCControl_t *comm_pc){
 80061f0:	b480      	push	{r7}
 80061f2:	b085      	sub	sp, #20
 80061f4:	af00      	add	r7, sp, #0
 80061f6:	60f8      	str	r0, [r7, #12]
 80061f8:	60b9      	str	r1, [r7, #8]
 80061fa:	607a      	str	r2, [r7, #4]
	if(rc_hdlr->control_mode == CTRLER_MODE){
 80061fc:	68fb      	ldr	r3, [r7, #12]
 80061fe:	f893 3068 	ldrb.w	r3, [r3, #104]	; 0x68
 8006202:	2b00      	cmp	r3, #0
 8006204:	d11a      	bne.n	800623c <rc_update_comm_pack+0x4c>
		comm_rc->rc_data[0] = rc_hdlr->ctrl.ch0;
 8006206:	68fb      	ldr	r3, [r7, #12]
 8006208:	f9b3 2000 	ldrsh.w	r2, [r3]
 800620c:	68bb      	ldr	r3, [r7, #8]
 800620e:	801a      	strh	r2, [r3, #0]
		comm_rc->rc_data[1] = rc_hdlr->ctrl.ch1;
 8006210:	68fb      	ldr	r3, [r7, #12]
 8006212:	f9b3 2002 	ldrsh.w	r2, [r3, #2]
 8006216:	68bb      	ldr	r3, [r7, #8]
 8006218:	805a      	strh	r2, [r3, #2]
		comm_rc->rc_data[2]  = rc_hdlr->ctrl.s1;
 800621a:	68fb      	ldr	r3, [r7, #12]
 800621c:	7a1b      	ldrb	r3, [r3, #8]
 800621e:	b21a      	sxth	r2, r3
 8006220:	68bb      	ldr	r3, [r7, #8]
 8006222:	809a      	strh	r2, [r3, #4]
		comm_rc->rc_data[3]  = rc_hdlr->ctrl.s2;
 8006224:	68fb      	ldr	r3, [r7, #12]
 8006226:	7a5b      	ldrb	r3, [r3, #9]
 8006228:	b21a      	sxth	r2, r3
 800622a:	68bb      	ldr	r3, [r7, #8]
 800622c:	80da      	strh	r2, [r3, #6]
		comm_rc->send_flag = 1;
 800622e:	68bb      	ldr	r3, [r7, #8]
 8006230:	2201      	movs	r2, #1
 8006232:	721a      	strb	r2, [r3, #8]

		/* not send pc data */
		comm_pc->send_flag = 0;
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	2200      	movs	r2, #0
 8006238:	721a      	strb	r2, [r3, #8]
		comm_pc->pc_data[1] = rc_hdlr->pc.mouse.y;
		comm_pc->pc_data[2]  = rc_hdlr->pc.mouse.left_click.status;
		comm_pc->pc_data[3]  = rc_hdlr->pc.mouse.right_click.status;
		comm_pc->send_flag = 1;
	}
}
 800623a:	e034      	b.n	80062a6 <rc_update_comm_pack+0xb6>
	else if(rc_hdlr->control_mode == PC_MODE){
 800623c:	68fb      	ldr	r3, [r7, #12]
 800623e:	f893 3068 	ldrb.w	r3, [r3, #104]	; 0x68
 8006242:	2b01      	cmp	r3, #1
 8006244:	d12f      	bne.n	80062a6 <rc_update_comm_pack+0xb6>
		comm_rc->rc_data[0] = chassis.chassis_mode;//board mode
 8006246:	4b1b      	ldr	r3, [pc, #108]	; (80062b4 <rc_update_comm_pack+0xc4>)
 8006248:	f893 308c 	ldrb.w	r3, [r3, #140]	; 0x8c
 800624c:	b21a      	sxth	r2, r3
 800624e:	68bb      	ldr	r3, [r7, #8]
 8006250:	801a      	strh	r2, [r3, #0]
		comm_rc->rc_data[1] = chassis.chassis_act_mode;//act_mode
 8006252:	4b18      	ldr	r3, [pc, #96]	; (80062b4 <rc_update_comm_pack+0xc4>)
 8006254:	f893 308d 	ldrb.w	r3, [r3, #141]	; 0x8d
 8006258:	b21a      	sxth	r2, r3
 800625a:	68bb      	ldr	r3, [r7, #8]
 800625c:	805a      	strh	r2, [r3, #2]
		comm_rc->rc_data[2]  = rc_hdlr->ctrl.s1;
 800625e:	68fb      	ldr	r3, [r7, #12]
 8006260:	7a1b      	ldrb	r3, [r3, #8]
 8006262:	b21a      	sxth	r2, r3
 8006264:	68bb      	ldr	r3, [r7, #8]
 8006266:	809a      	strh	r2, [r3, #4]
		comm_rc->rc_data[3]  = rc_hdlr->ctrl.s2;
 8006268:	68fb      	ldr	r3, [r7, #12]
 800626a:	7a5b      	ldrb	r3, [r3, #9]
 800626c:	b21a      	sxth	r2, r3
 800626e:	68bb      	ldr	r3, [r7, #8]
 8006270:	80da      	strh	r2, [r3, #6]
		comm_rc->send_flag = 1;
 8006272:	68bb      	ldr	r3, [r7, #8]
 8006274:	2201      	movs	r2, #1
 8006276:	721a      	strb	r2, [r3, #8]
		comm_pc->pc_data[0] = rc_hdlr->pc.mouse.x;
 8006278:	68fb      	ldr	r3, [r7, #12]
 800627a:	f9b3 200c 	ldrsh.w	r2, [r3, #12]
 800627e:	687b      	ldr	r3, [r7, #4]
 8006280:	801a      	strh	r2, [r3, #0]
		comm_pc->pc_data[1] = rc_hdlr->pc.mouse.y;
 8006282:	68fb      	ldr	r3, [r7, #12]
 8006284:	f9b3 200e 	ldrsh.w	r2, [r3, #14]
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	805a      	strh	r2, [r3, #2]
		comm_pc->pc_data[2]  = rc_hdlr->pc.mouse.left_click.status;
 800628c:	68fb      	ldr	r3, [r7, #12]
 800628e:	7d1b      	ldrb	r3, [r3, #20]
 8006290:	b21a      	sxth	r2, r3
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	809a      	strh	r2, [r3, #4]
		comm_pc->pc_data[3]  = rc_hdlr->pc.mouse.right_click.status;
 8006296:	68fb      	ldr	r3, [r7, #12]
 8006298:	7ddb      	ldrb	r3, [r3, #23]
 800629a:	b21a      	sxth	r2, r3
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	80da      	strh	r2, [r3, #6]
		comm_pc->send_flag = 1;
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	2201      	movs	r2, #1
 80062a4:	721a      	strb	r2, [r3, #8]
}
 80062a6:	bf00      	nop
 80062a8:	3714      	adds	r7, #20
 80062aa:	46bd      	mov	sp, r7
 80062ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062b0:	4770      	bx	lr
 80062b2:	bf00      	nop
 80062b4:	2000d474 	.word	0x2000d474

080062b8 <rc_reset>:
/**
  * @brief     reset everything when error occurs
  * @param[in] main rc struct
  * @retval    None
  */
void rc_reset(RemoteControl_t *rc_hdlr){
 80062b8:	b580      	push	{r7, lr}
 80062ba:	b082      	sub	sp, #8
 80062bc:	af00      	add	r7, sp, #0
 80062be:	6078      	str	r0, [r7, #4]
	/* stop DMA */
	HAL_UART_DMAStop(&huart3);
 80062c0:	4805      	ldr	r0, [pc, #20]	; (80062d8 <rc_reset+0x20>)
 80062c2:	f007 fe3e 	bl	800df42 <HAL_UART_DMAStop>
	/* try to reconnect to rc */
	HAL_UART_Receive_DMA(&huart3, rc_rx_buffer, DBUS_BUFFER_LEN);
 80062c6:	2212      	movs	r2, #18
 80062c8:	4904      	ldr	r1, [pc, #16]	; (80062dc <rc_reset+0x24>)
 80062ca:	4803      	ldr	r0, [pc, #12]	; (80062d8 <rc_reset+0x20>)
 80062cc:	f007 fe09 	bl	800dee2 <HAL_UART_Receive_DMA>
}
 80062d0:	bf00      	nop
 80062d2:	3708      	adds	r7, #8
 80062d4:	46bd      	mov	sp, r7
 80062d6:	bd80      	pop	{r7, pc}
 80062d8:	2000dbbc 	.word	0x2000dbbc
 80062dc:	2000d868 	.word	0x2000d868

080062e0 <rc_key_init>:
/**
  * @brief	   key object initialization
  * @param[in] key object
  * @retval    None
  */
void rc_key_init(KeyObject_t *key){
 80062e0:	b480      	push	{r7}
 80062e2:	b083      	sub	sp, #12
 80062e4:	af00      	add	r7, sp, #0
 80062e6:	6078      	str	r0, [r7, #4]
	key->status = RELEASED;
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	2200      	movs	r2, #0
 80062ec:	701a      	strb	r2, [r3, #0]
	key->pre_status = RELEASED;
 80062ee:	687b      	ldr	r3, [r7, #4]
 80062f0:	2200      	movs	r2, #0
 80062f2:	705a      	strb	r2, [r3, #1]
	key->status_count = 0;
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	2200      	movs	r2, #0
 80062f8:	709a      	strb	r2, [r3, #2]
}
 80062fa:	bf00      	nop
 80062fc:	370c      	adds	r7, #12
 80062fe:	46bd      	mov	sp, r7
 8006300:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006304:	4770      	bx	lr

08006306 <rc_key_scan>:
/**
  * @brief	   key object initialization
  * @param[in] key object
  * @retval    None
  */
void rc_key_scan(KeyObject_t *key_obj, uint16_t key_buffer, uint16_t compare_key){
 8006306:	b580      	push	{r7, lr}
 8006308:	b082      	sub	sp, #8
 800630a:	af00      	add	r7, sp, #0
 800630c:	6078      	str	r0, [r7, #4]
 800630e:	460b      	mov	r3, r1
 8006310:	807b      	strh	r3, [r7, #2]
 8006312:	4613      	mov	r3, r2
 8006314:	803b      	strh	r3, [r7, #0]
	if(key_buffer & compare_key)
 8006316:	887a      	ldrh	r2, [r7, #2]
 8006318:	883b      	ldrh	r3, [r7, #0]
 800631a:	4013      	ands	r3, r2
 800631c:	b29b      	uxth	r3, r3
 800631e:	2b00      	cmp	r3, #0
 8006320:	d006      	beq.n	8006330 <rc_key_scan+0x2a>
		key_obj->status_count++;
 8006322:	687b      	ldr	r3, [r7, #4]
 8006324:	789b      	ldrb	r3, [r3, #2]
 8006326:	3301      	adds	r3, #1
 8006328:	b2da      	uxtb	r2, r3
 800632a:	687b      	ldr	r3, [r7, #4]
 800632c:	709a      	strb	r2, [r3, #2]
 800632e:	e002      	b.n	8006336 <rc_key_scan+0x30>
	else
		key_obj->status_count = 0;
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	2200      	movs	r2, #0
 8006334:	709a      	strb	r2, [r3, #2]
	rc_get_key_status(key_obj);
 8006336:	6878      	ldr	r0, [r7, #4]
 8006338:	f000 f804 	bl	8006344 <rc_get_key_status>
}
 800633c:	bf00      	nop
 800633e:	3708      	adds	r7, #8
 8006340:	46bd      	mov	sp, r7
 8006342:	bd80      	pop	{r7, pc}

08006344 <rc_get_key_status>:
/**
  * @brief     get the current key status based on the count
  * @param[in] key object
  * @retval    current key status
  */
KeyStatus_t rc_get_key_status(KeyObject_t *key){
 8006344:	b480      	push	{r7}
 8006346:	b083      	sub	sp, #12
 8006348:	af00      	add	r7, sp, #0
 800634a:	6078      	str	r0, [r7, #4]
	key->pre_status = key->status;
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	781a      	ldrb	r2, [r3, #0]
 8006350:	687b      	ldr	r3, [r7, #4]
 8006352:	705a      	strb	r2, [r3, #1]
	if(key->status_count > 1){// hold pressed
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	789b      	ldrb	r3, [r3, #2]
 8006358:	2b01      	cmp	r3, #1
 800635a:	d919      	bls.n	8006390 <rc_get_key_status+0x4c>
		switch(key->pre_status){
 800635c:	687b      	ldr	r3, [r7, #4]
 800635e:	785b      	ldrb	r3, [r3, #1]
 8006360:	2b02      	cmp	r3, #2
 8006362:	dc02      	bgt.n	800636a <rc_get_key_status+0x26>
 8006364:	2b00      	cmp	r3, #0
 8006366:	da03      	bge.n	8006370 <rc_get_key_status+0x2c>
 8006368:	e00a      	b.n	8006380 <rc_get_key_status+0x3c>
 800636a:	2b03      	cmp	r3, #3
 800636c:	d004      	beq.n	8006378 <rc_get_key_status+0x34>
 800636e:	e007      	b.n	8006380 <rc_get_key_status+0x3c>
			/* in this case, we have 2 possible pre status */
			case RELEASED:
			case PRESSED_TO_RELEASE:
			case RELEASED_TO_PRESS: key->status = PRESSED;break;
 8006370:	687b      	ldr	r3, [r7, #4]
 8006372:	2203      	movs	r2, #3
 8006374:	701a      	strb	r2, [r3, #0]
 8006376:	e003      	b.n	8006380 <rc_get_key_status+0x3c>
			case PRESSED: key->status = PRESSED;break;
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	2203      	movs	r2, #3
 800637c:	701a      	strb	r2, [r3, #0]
 800637e:	bf00      	nop
		}
		if(key->status_count > 100)
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	789b      	ldrb	r3, [r3, #2]
 8006384:	2b64      	cmp	r3, #100	; 0x64
 8006386:	d93c      	bls.n	8006402 <rc_get_key_status+0xbe>
			key->status_count = 100; //avoid infinite addition
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	2264      	movs	r2, #100	; 0x64
 800638c:	709a      	strb	r2, [r3, #2]
 800638e:	e038      	b.n	8006402 <rc_get_key_status+0xbe>
	}
	else if(key->status_count == 1){ // rising edge triggered
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	789b      	ldrb	r3, [r3, #2]
 8006394:	2b01      	cmp	r3, #1
 8006396:	d115      	bne.n	80063c4 <rc_get_key_status+0x80>
		switch(key->pre_status){
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	785b      	ldrb	r3, [r3, #1]
 800639c:	2b03      	cmp	r3, #3
 800639e:	d009      	beq.n	80063b4 <rc_get_key_status+0x70>
 80063a0:	2b03      	cmp	r3, #3
 80063a2:	dc2e      	bgt.n	8006402 <rc_get_key_status+0xbe>
 80063a4:	2b01      	cmp	r3, #1
 80063a6:	dc02      	bgt.n	80063ae <rc_get_key_status+0x6a>
 80063a8:	2b00      	cmp	r3, #0
 80063aa:	da03      	bge.n	80063b4 <rc_get_key_status+0x70>
 80063ac:	e029      	b.n	8006402 <rc_get_key_status+0xbe>
 80063ae:	2b02      	cmp	r3, #2
 80063b0:	d004      	beq.n	80063bc <rc_get_key_status+0x78>
 80063b2:	e026      	b.n	8006402 <rc_get_key_status+0xbe>
			/* in this case , we have 2 possible pre status */
			case RELEASED_TO_PRESS:
			case PRESSED:
			case RELEASED: key->status = RELEASED_TO_PRESS;break;
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	2201      	movs	r2, #1
 80063b8:	701a      	strb	r2, [r3, #0]
 80063ba:	e022      	b.n	8006402 <rc_get_key_status+0xbe>
			case PRESSED_TO_RELEASE:key->status = RELEASED_TO_PRESS;break;// count not ++, indicate																	 // not pressed
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	2201      	movs	r2, #1
 80063c0:	701a      	strb	r2, [r3, #0]
 80063c2:	e01e      	b.n	8006402 <rc_get_key_status+0xbe>
		}
	}
	else if(key->status_count == 0){ // released
 80063c4:	687b      	ldr	r3, [r7, #4]
 80063c6:	789b      	ldrb	r3, [r3, #2]
 80063c8:	2b00      	cmp	r3, #0
 80063ca:	d119      	bne.n	8006400 <rc_get_key_status+0xbc>
		switch(key->pre_status){
 80063cc:	687b      	ldr	r3, [r7, #4]
 80063ce:	785b      	ldrb	r3, [r3, #1]
 80063d0:	2b03      	cmp	r3, #3
 80063d2:	d00d      	beq.n	80063f0 <rc_get_key_status+0xac>
 80063d4:	2b03      	cmp	r3, #3
 80063d6:	dc14      	bgt.n	8006402 <rc_get_key_status+0xbe>
 80063d8:	2b01      	cmp	r3, #1
 80063da:	dc02      	bgt.n	80063e2 <rc_get_key_status+0x9e>
 80063dc:	2b00      	cmp	r3, #0
 80063de:	da03      	bge.n	80063e8 <rc_get_key_status+0xa4>
 80063e0:	e00f      	b.n	8006402 <rc_get_key_status+0xbe>
 80063e2:	2b02      	cmp	r3, #2
 80063e4:	d008      	beq.n	80063f8 <rc_get_key_status+0xb4>
 80063e6:	e00c      	b.n	8006402 <rc_get_key_status+0xbe>
			/* in this case , we have 3 possible pre status */
			case RELEASED_TO_PRESS:
			case RELEASED: key->status = RELEASED;break;//release
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	2200      	movs	r2, #0
 80063ec:	701a      	strb	r2, [r3, #0]
 80063ee:	e008      	b.n	8006402 <rc_get_key_status+0xbe>
			case PRESSED: key->status  =  PRESSED_TO_RELEASE;break;//just release, falling edge triggered
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	2202      	movs	r2, #2
 80063f4:	701a      	strb	r2, [r3, #0]
 80063f6:	e004      	b.n	8006402 <rc_get_key_status+0xbe>
			case PRESSED_TO_RELEASE:key->status = RELEASED;break; // release
 80063f8:	687b      	ldr	r3, [r7, #4]
 80063fa:	2200      	movs	r2, #0
 80063fc:	701a      	strb	r2, [r3, #0]
 80063fe:	e000      	b.n	8006402 <rc_get_key_status+0xbe>
		}
	}
 8006400:	bf00      	nop
	return key->status;
 8006402:	687b      	ldr	r3, [r7, #4]
 8006404:	781b      	ldrb	r3, [r3, #0]
}
 8006406:	4618      	mov	r0, r3
 8006408:	370c      	adds	r7, #12
 800640a:	46bd      	mov	sp, r7
 800640c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006410:	4770      	bx	lr
	...

08006414 <IMU_Task_Function>:
/**
  * @brief     IMU task main entry function
  * @retval    None
  */
/* Task execution time (per loop): 1 ms */
void IMU_Task_Function(void){
 8006414:	b580      	push	{r7, lr}
 8006416:	b082      	sub	sp, #8
 8006418:	af00      	add	r7, sp, #0

	/* set task exec period */
	TickType_t xLastWakeTime;
	const TickType_t xFrequency = pdMS_TO_TICKS(1); // task exec period 1ms
 800641a:	2301      	movs	r3, #1
 800641c:	607b      	str	r3, [r7, #4]

	/* init the task ticks */
	xLastWakeTime = xTaskGetTickCount();
 800641e:	f008 ff65 	bl	800f2ec <xTaskGetTickCount>
 8006422:	4603      	mov	r3, r0
 8006424:	603b      	str	r3, [r7, #0]

	/* main imu task begins */
	for(;;){

		/* set watch point */
		if( imu_init_flag != 1){//gimbal_cali_done_flag == 1 &&
 8006426:	4b1b      	ldr	r3, [pc, #108]	; (8006494 <IMU_Task_Function+0x80>)
 8006428:	781b      	ldrb	r3, [r3, #0]
 800642a:	2b01      	cmp	r3, #1
 800642c:	d023      	beq.n	8006476 <IMU_Task_Function+0x62>

			/* init imu parameters */
			imu_task_init();
 800642e:	f000 f839 	bl	80064a4 <imu_task_init>

			while(imu.temp_status != NORMAL){
 8006432:	e00d      	b.n	8006450 <IMU_Task_Function+0x3c>
				imu.temp = get_BMI088_temperature();
 8006434:	f001 fb12 	bl	8007a5c <get_BMI088_temperature>
 8006438:	eef0 7a40 	vmov.f32	s15, s0
 800643c:	4b16      	ldr	r3, [pc, #88]	; (8006498 <IMU_Task_Function+0x84>)
 800643e:	edc3 7a00 	vstr	s15, [r3]
				imu_temp_pid_control();
 8006442:	f000 f88f 	bl	8006564 <imu_temp_pid_control>
				vTaskDelayUntil(&xLastWakeTime, xFrequency);
 8006446:	463b      	mov	r3, r7
 8006448:	6879      	ldr	r1, [r7, #4]
 800644a:	4618      	mov	r0, r3
 800644c:	f008 fd92 	bl	800ef74 <vTaskDelayUntil>
			while(imu.temp_status != NORMAL){
 8006450:	4b11      	ldr	r3, [pc, #68]	; (8006498 <IMU_Task_Function+0x84>)
 8006452:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8006456:	2b00      	cmp	r3, #0
 8006458:	d1ec      	bne.n	8006434 <IMU_Task_Function+0x20>
			}

			/* set the offset when the temperature reach normal status */
			__HAL_TIM_SET_COMPARE(&IMU_TMP_PWM_HTIM, IMU_TMP_PWM_CHANNEL, 1000);//small current to keep tmp
 800645a:	4b10      	ldr	r3, [pc, #64]	; (800649c <IMU_Task_Function+0x88>)
 800645c:	681b      	ldr	r3, [r3, #0]
 800645e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8006462:	635a      	str	r2, [r3, #52]	; 0x34
			bmi088_get_offset();
 8006464:	f001 fd2c 	bl	8007ec0 <bmi088_get_offset>

			/* imu init finished */
			imu_init_flag = 1;
 8006468:	4b0a      	ldr	r3, [pc, #40]	; (8006494 <IMU_Task_Function+0x80>)
 800646a:	2201      	movs	r2, #1
 800646c:	701a      	strb	r2, [r3, #0]
			buzzer_play_mario(300);
 800646e:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8006472:	f000 fa93 	bl	800699c <buzzer_play_mario>
			}

		/* IMU temperature PID control*/
		imu_temp_pid_control();
 8006476:	f000 f875 	bl	8006564 <imu_temp_pid_control>
		/* read the mpu data */
		if(imu_init_flag == 1){
 800647a:	4b06      	ldr	r3, [pc, #24]	; (8006494 <IMU_Task_Function+0x80>)
 800647c:	781b      	ldrb	r3, [r3, #0]
 800647e:	2b01      	cmp	r3, #1
 8006480:	d102      	bne.n	8006488 <IMU_Task_Function+0x74>
			bmi088_get_data(&imu.ahrs_sensor);
 8006482:	4807      	ldr	r0, [pc, #28]	; (80064a0 <IMU_Task_Function+0x8c>)
 8006484:	f001 fc1c 	bl	8007cc0 <bmi088_get_data>
		}

		/* delay utill wake time */
		vTaskDelayUntil(&xLastWakeTime, xFrequency);
 8006488:	463b      	mov	r3, r7
 800648a:	6879      	ldr	r1, [r7, #4]
 800648c:	4618      	mov	r0, r3
 800648e:	f008 fd71 	bl	800ef74 <vTaskDelayUntil>
		if( imu_init_flag != 1){//gimbal_cali_done_flag == 1 &&
 8006492:	e7c8      	b.n	8006426 <IMU_Task_Function+0x12>
 8006494:	20000525 	.word	0x20000525
 8006498:	20004670 	.word	0x20004670
 800649c:	2000da24 	.word	0x2000da24
 80064a0:	200046b8 	.word	0x200046b8

080064a4 <imu_task_init>:

	}
}

void imu_task_init(void){
 80064a4:	b580      	push	{r7, lr}
 80064a6:	af00      	add	r7, sp, #0
	/* inint bmi088 */
	bmi088_device_init();
 80064a8:	f001 fc40 	bl	8007d2c <bmi088_device_init>
	/* init sensor pid */
	pid_param_init(&(imu.tmp_pid), 2000, 1500, 25, 900, 0.10, 0.05);
 80064ac:	ed9f 2a16 	vldr	s4, [pc, #88]	; 8006508 <imu_task_init+0x64>
 80064b0:	eddf 1a16 	vldr	s3, [pc, #88]	; 800650c <imu_task_init+0x68>
 80064b4:	ed9f 1a16 	vldr	s2, [pc, #88]	; 8006510 <imu_task_init+0x6c>
 80064b8:	eef3 0a09 	vmov.f32	s1, #57	; 0x41c80000  25.0
 80064bc:	ed9f 0a15 	vldr	s0, [pc, #84]	; 8006514 <imu_task_init+0x70>
 80064c0:	f44f 61fa 	mov.w	r1, #2000	; 0x7d0
 80064c4:	4814      	ldr	r0, [pc, #80]	; (8006518 <imu_task_init+0x74>)
 80064c6:	f7fc fb7f 	bl	8002bc8 <pid_param_init>
	set_imu_temp_status(&imu, ABNORMAL);
 80064ca:	2101      	movs	r1, #1
 80064cc:	4813      	ldr	r0, [pc, #76]	; (800651c <imu_task_init+0x78>)
 80064ce:	f000 f827 	bl	8006520 <set_imu_temp_status>
	imu.imu_mode = GA_MODE; // forbid ist8310
 80064d2:	4b12      	ldr	r3, [pc, #72]	; (800651c <imu_task_init+0x78>)
 80064d4:	2201      	movs	r2, #1
 80064d6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    if(imu.imu_mode == GA_MODE){
 80064da:	4b10      	ldr	r3, [pc, #64]	; (800651c <imu_task_init+0x78>)
 80064dc:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80064e0:	2b01      	cmp	r3, #1
 80064e2:	d10b      	bne.n	80064fc <imu_task_init+0x58>
    	// no use ist8310
		imu.ahrs_sensor.mx = 0.0f;
 80064e4:	4b0d      	ldr	r3, [pc, #52]	; (800651c <imu_task_init+0x78>)
 80064e6:	f04f 0200 	mov.w	r2, #0
 80064ea:	661a      	str	r2, [r3, #96]	; 0x60
		imu.ahrs_sensor.my = 0.0f;
 80064ec:	4b0b      	ldr	r3, [pc, #44]	; (800651c <imu_task_init+0x78>)
 80064ee:	f04f 0200 	mov.w	r2, #0
 80064f2:	665a      	str	r2, [r3, #100]	; 0x64
		imu.ahrs_sensor.mz = 0.0f;
 80064f4:	4b09      	ldr	r3, [pc, #36]	; (800651c <imu_task_init+0x78>)
 80064f6:	f04f 0200 	mov.w	r2, #0
 80064fa:	669a      	str	r2, [r3, #104]	; 0x68
    }
//	imu.sample_time = DWT_Get();
	imu.temp = 0.0;
 80064fc:	4b07      	ldr	r3, [pc, #28]	; (800651c <imu_task_init+0x78>)
 80064fe:	f04f 0200 	mov.w	r2, #0
 8006502:	601a      	str	r2, [r3, #0]
}
 8006504:	bf00      	nop
 8006506:	bd80      	pop	{r7, pc}
 8006508:	3d4ccccd 	.word	0x3d4ccccd
 800650c:	3dcccccd 	.word	0x3dcccccd
 8006510:	44610000 	.word	0x44610000
 8006514:	44bb8000 	.word	0x44bb8000
 8006518:	20004678 	.word	0x20004678
 800651c:	20004670 	.word	0x20004670

08006520 <set_imu_temp_status>:
  * @brief     set IMU temp status
  * @param[in] pimu: main imu sturct
  * @param[in] status: IMU_temp_status enum variable
  * @retval    None
  */
void set_imu_temp_status(IMU_t *pimu, IMU_temp_status status){
 8006520:	b480      	push	{r7}
 8006522:	b083      	sub	sp, #12
 8006524:	af00      	add	r7, sp, #0
 8006526:	6078      	str	r0, [r7, #4]
 8006528:	460b      	mov	r3, r1
 800652a:	70fb      	strb	r3, [r7, #3]
	pimu->temp_status = status;
 800652c:	687b      	ldr	r3, [r7, #4]
 800652e:	78fa      	ldrb	r2, [r7, #3]
 8006530:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
}
 8006534:	bf00      	nop
 8006536:	370c      	adds	r7, #12
 8006538:	46bd      	mov	sp, r7
 800653a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800653e:	4770      	bx	lr

08006540 <set_imu_pwm>:

void set_imu_pwm(IMU_t *pimu, uint16_t pwm){
 8006540:	b480      	push	{r7}
 8006542:	b083      	sub	sp, #12
 8006544:	af00      	add	r7, sp, #0
 8006546:	6078      	str	r0, [r7, #4]
 8006548:	460b      	mov	r3, r1
 800654a:	807b      	strh	r3, [r7, #2]
	 __HAL_TIM_SET_COMPARE(&IMU_TMP_PWM_HTIM, IMU_TMP_PWM_CHANNEL, pwm);
 800654c:	4b04      	ldr	r3, [pc, #16]	; (8006560 <set_imu_pwm+0x20>)
 800654e:	681b      	ldr	r3, [r3, #0]
 8006550:	887a      	ldrh	r2, [r7, #2]
 8006552:	635a      	str	r2, [r3, #52]	; 0x34
}
 8006554:	bf00      	nop
 8006556:	370c      	adds	r7, #12
 8006558:	46bd      	mov	sp, r7
 800655a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800655e:	4770      	bx	lr
 8006560:	2000da24 	.word	0x2000da24

08006564 <imu_temp_pid_control>:
  * @brief  temperature of imu pid control
  * @param[in]: Not used
  * @retval 0
  */
int32_t imu_temp_pid_control(void)
{
 8006564:	b580      	push	{r7, lr}
 8006566:	b082      	sub	sp, #8
 8006568:	af00      	add	r7, sp, #0
  float temp=imu.temp;
 800656a:	4b37      	ldr	r3, [pc, #220]	; (8006648 <imu_temp_pid_control+0xe4>)
 800656c:	681b      	ldr	r3, [r3, #0]
 800656e:	607b      	str	r3, [r7, #4]
  pid_single_loop_control(DEFAULT_IMU_TEMP, &(imu.tmp_pid), temp); // pid control
 8006570:	edd7 0a01 	vldr	s1, [r7, #4]
 8006574:	4835      	ldr	r0, [pc, #212]	; (800664c <imu_temp_pid_control+0xe8>)
 8006576:	ed9f 0a36 	vldr	s0, [pc, #216]	; 8006650 <imu_temp_pid_control+0xec>
 800657a:	f7fc fbf9 	bl	8002d70 <pid_single_loop_control>

  if(temp <= (DEFAULT_IMU_TEMP+0.1f) && temp >= (DEFAULT_IMU_TEMP-0.1f)){
 800657e:	edd7 7a01 	vldr	s15, [r7, #4]
 8006582:	ed9f 7a34 	vldr	s14, [pc, #208]	; 8006654 <imu_temp_pid_control+0xf0>
 8006586:	eef4 7ac7 	vcmpe.f32	s15, s14
 800658a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800658e:	d81f      	bhi.n	80065d0 <imu_temp_pid_control+0x6c>
 8006590:	edd7 7a01 	vldr	s15, [r7, #4]
 8006594:	ed9f 7a30 	vldr	s14, [pc, #192]	; 8006658 <imu_temp_pid_control+0xf4>
 8006598:	eef4 7ac7 	vcmpe.f32	s15, s14
 800659c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80065a0:	db16      	blt.n	80065d0 <imu_temp_pid_control+0x6c>
	  HAL_GPIO_WritePin(LED_Red_GPIO_Port, LED_Red_Pin, GPIO_PIN_RESET);
 80065a2:	2200      	movs	r2, #0
 80065a4:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80065a8:	482c      	ldr	r0, [pc, #176]	; (800665c <imu_temp_pid_control+0xf8>)
 80065aa:	f005 fc77 	bl	800be9c <HAL_GPIO_WritePin>
	  set_imu_pwm(&imu, imu.tmp_pid.total_out);
 80065ae:	4b26      	ldr	r3, [pc, #152]	; (8006648 <imu_temp_pid_control+0xe4>)
 80065b0:	edd3 7a10 	vldr	s15, [r3, #64]	; 0x40
 80065b4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80065b8:	ee17 3a90 	vmov	r3, s15
 80065bc:	b29b      	uxth	r3, r3
 80065be:	4619      	mov	r1, r3
 80065c0:	4821      	ldr	r0, [pc, #132]	; (8006648 <imu_temp_pid_control+0xe4>)
 80065c2:	f7ff ffbd 	bl	8006540 <set_imu_pwm>
	  set_imu_temp_status(&imu, NORMAL);
 80065c6:	2100      	movs	r1, #0
 80065c8:	481f      	ldr	r0, [pc, #124]	; (8006648 <imu_temp_pid_control+0xe4>)
 80065ca:	f7ff ffa9 	bl	8006520 <set_imu_temp_status>
 80065ce:	e035      	b.n	800663c <imu_temp_pid_control+0xd8>
  }
  else if(temp > DEFAULT_IMU_TEMP + 0.1f){
 80065d0:	edd7 7a01 	vldr	s15, [r7, #4]
 80065d4:	ed9f 7a1f 	vldr	s14, [pc, #124]	; 8006654 <imu_temp_pid_control+0xf0>
 80065d8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80065dc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80065e0:	dd16      	ble.n	8006610 <imu_temp_pid_control+0xac>
	  HAL_GPIO_WritePin(LED_Red_GPIO_Port, LED_Red_Pin, GPIO_PIN_SET);
 80065e2:	2201      	movs	r2, #1
 80065e4:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80065e8:	481c      	ldr	r0, [pc, #112]	; (800665c <imu_temp_pid_control+0xf8>)
 80065ea:	f005 fc57 	bl	800be9c <HAL_GPIO_WritePin>
	  set_imu_pwm(&imu, imu.tmp_pid.total_out);
 80065ee:	4b16      	ldr	r3, [pc, #88]	; (8006648 <imu_temp_pid_control+0xe4>)
 80065f0:	edd3 7a10 	vldr	s15, [r3, #64]	; 0x40
 80065f4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80065f8:	ee17 3a90 	vmov	r3, s15
 80065fc:	b29b      	uxth	r3, r3
 80065fe:	4619      	mov	r1, r3
 8006600:	4811      	ldr	r0, [pc, #68]	; (8006648 <imu_temp_pid_control+0xe4>)
 8006602:	f7ff ff9d 	bl	8006540 <set_imu_pwm>
	  set_imu_temp_status(&imu, ABNORMAL);
 8006606:	2101      	movs	r1, #1
 8006608:	480f      	ldr	r0, [pc, #60]	; (8006648 <imu_temp_pid_control+0xe4>)
 800660a:	f7ff ff89 	bl	8006520 <set_imu_temp_status>
 800660e:	e015      	b.n	800663c <imu_temp_pid_control+0xd8>
  }
  else{
	  HAL_GPIO_WritePin(LED_Red_GPIO_Port, LED_Red_Pin, GPIO_PIN_SET);
 8006610:	2201      	movs	r2, #1
 8006612:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8006616:	4811      	ldr	r0, [pc, #68]	; (800665c <imu_temp_pid_control+0xf8>)
 8006618:	f005 fc40 	bl	800be9c <HAL_GPIO_WritePin>
	  set_imu_pwm(&imu, imu.tmp_pid.total_out);
 800661c:	4b0a      	ldr	r3, [pc, #40]	; (8006648 <imu_temp_pid_control+0xe4>)
 800661e:	edd3 7a10 	vldr	s15, [r3, #64]	; 0x40
 8006622:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006626:	ee17 3a90 	vmov	r3, s15
 800662a:	b29b      	uxth	r3, r3
 800662c:	4619      	mov	r1, r3
 800662e:	4806      	ldr	r0, [pc, #24]	; (8006648 <imu_temp_pid_control+0xe4>)
 8006630:	f7ff ff86 	bl	8006540 <set_imu_pwm>
	  set_imu_temp_status(&imu, ABNORMAL);
 8006634:	2101      	movs	r1, #1
 8006636:	4804      	ldr	r0, [pc, #16]	; (8006648 <imu_temp_pid_control+0xe4>)
 8006638:	f7ff ff72 	bl	8006520 <set_imu_temp_status>
  }
  return 0;
 800663c:	2300      	movs	r3, #0
}
 800663e:	4618      	mov	r0, r3
 8006640:	3708      	adds	r7, #8
 8006642:	46bd      	mov	sp, r7
 8006644:	bd80      	pop	{r7, pc}
 8006646:	bf00      	nop
 8006648:	20004670 	.word	0x20004670
 800664c:	20004678 	.word	0x20004678
 8006650:	42340000 	.word	0x42340000
 8006654:	42346666 	.word	0x42346666
 8006658:	4233999a 	.word	0x4233999a
 800665c:	40021c00 	.word	0x40021c00

08006660 <Timer_Task_Func>:
* @retval None
*/

/* Task execution time (per loop): 1ms */
//FIXME: this task takes too much time to run, try to optimize it within 2-3ms
void Timer_Task_Func(void const * argument){
 8006660:	b580      	push	{r7, lr}
 8006662:	b086      	sub	sp, #24
 8006664:	af02      	add	r7, sp, #8
 8006666:	6078      	str	r0, [r7, #4]

	/* set task exec period */
	TickType_t xLastWakeTime;
	const TickType_t xFrequency = pdMS_TO_TICKS(1); // task exec period 1ms
 8006668:	2301      	movs	r3, #1
 800666a:	60fb      	str	r3, [r7, #12]

	/* init the task ticks */
	xLastWakeTime = xTaskGetTickCount();
 800666c:	f008 fe3e 	bl	800f2ec <xTaskGetTickCount>
 8006670:	4603      	mov	r3, r0
 8006672:	60bb      	str	r3, [r7, #8]

	for (;;){

		//FIXME: may put this read fucntion to can pending callback function
		Motor_Data_Read(&hcan1);
 8006674:	4824      	ldr	r0, [pc, #144]	; (8006708 <Timer_Task_Func+0xa8>)
 8006676:	f000 fa2f 	bl	8006ad8 <Motor_Data_Read>
		/* CAN data  */
		if(board_status == CHASSIS_BOARD){
 800667a:	4b24      	ldr	r3, [pc, #144]	; (800670c <Timer_Task_Func+0xac>)
 800667c:	781b      	ldrb	r3, [r3, #0]
 800667e:	2b01      	cmp	r3, #1
 8006680:	d115      	bne.n	80066ae <Timer_Task_Func+0x4e>
			Motor_Data_Send(&hcan1, MOTOR_3508_STDID,
 8006682:	4b23      	ldr	r3, [pc, #140]	; (8006710 <Timer_Task_Func+0xb0>)
 8006684:	f8d3 1090 	ldr.w	r1, [r3, #144]	; 0x90
 8006688:	4b21      	ldr	r3, [pc, #132]	; (8006710 <Timer_Task_Func+0xb0>)
 800668a:	f8d3 0124 	ldr.w	r0, [r3, #292]	; 0x124
 800668e:	4b20      	ldr	r3, [pc, #128]	; (8006710 <Timer_Task_Func+0xb0>)
 8006690:	f8d3 31b8 	ldr.w	r3, [r3, #440]	; 0x1b8
 8006694:	4a1e      	ldr	r2, [pc, #120]	; (8006710 <Timer_Task_Func+0xb0>)
 8006696:	f8d2 224c 	ldr.w	r2, [r2, #588]	; 0x24c
 800669a:	9201      	str	r2, [sp, #4]
 800669c:	9300      	str	r3, [sp, #0]
 800669e:	4603      	mov	r3, r0
 80066a0:	460a      	mov	r2, r1
 80066a2:	f44f 7100 	mov.w	r1, #512	; 0x200
 80066a6:	4818      	ldr	r0, [pc, #96]	; (8006708 <Timer_Task_Func+0xa8>)
 80066a8:	f000 fa72 	bl	8006b90 <Motor_Data_Send>
 80066ac:	e024      	b.n	80066f8 <Timer_Task_Func+0x98>
							motor_data[0].tx_data,
							motor_data[1].tx_data,
							motor_data[2].tx_data,
							motor_data[3].tx_data);
		}
		else if(board_status == GIMBAL_BOARD){
 80066ae:	4b17      	ldr	r3, [pc, #92]	; (800670c <Timer_Task_Func+0xac>)
 80066b0:	781b      	ldrb	r3, [r3, #0]
 80066b2:	2b00      	cmp	r3, #0
 80066b4:	d120      	bne.n	80066f8 <Timer_Task_Func+0x98>
			Motor_Data_Send(&hcan1, MOTOR_6020_STDID,
 80066b6:	4b16      	ldr	r3, [pc, #88]	; (8006710 <Timer_Task_Func+0xb0>)
 80066b8:	f8d3 22e0 	ldr.w	r2, [r3, #736]	; 0x2e0
 80066bc:	4b14      	ldr	r3, [pc, #80]	; (8006710 <Timer_Task_Func+0xb0>)
 80066be:	f8d3 1374 	ldr.w	r1, [r3, #884]	; 0x374
 80066c2:	4b13      	ldr	r3, [pc, #76]	; (8006710 <Timer_Task_Func+0xb0>)
 80066c4:	f8d3 3408 	ldr.w	r3, [r3, #1032]	; 0x408
 80066c8:	2000      	movs	r0, #0
 80066ca:	9001      	str	r0, [sp, #4]
 80066cc:	9300      	str	r3, [sp, #0]
 80066ce:	460b      	mov	r3, r1
 80066d0:	f240 11ff 	movw	r1, #511	; 0x1ff
 80066d4:	480c      	ldr	r0, [pc, #48]	; (8006708 <Timer_Task_Func+0xa8>)
 80066d6:	f000 fa5b 	bl	8006b90 <Motor_Data_Send>
							motor_data[4].tx_data,
							motor_data[5].tx_data,
							motor_data[6].tx_data,
							0);
#ifdef USE_CAN_FRIC
			Motor_Data_Send(&hcan1, MOTOR_3508_STDID,
 80066da:	4b0d      	ldr	r3, [pc, #52]	; (8006710 <Timer_Task_Func+0xb0>)
 80066dc:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 80066e0:	4b0b      	ldr	r3, [pc, #44]	; (8006710 <Timer_Task_Func+0xb0>)
 80066e2:	f8d3 3124 	ldr.w	r3, [r3, #292]	; 0x124
 80066e6:	2100      	movs	r1, #0
 80066e8:	9101      	str	r1, [sp, #4]
 80066ea:	2100      	movs	r1, #0
 80066ec:	9100      	str	r1, [sp, #0]
 80066ee:	f44f 7100 	mov.w	r1, #512	; 0x200
 80066f2:	4805      	ldr	r0, [pc, #20]	; (8006708 <Timer_Task_Func+0xa8>)
 80066f4:	f000 fa4c 	bl	8006b90 <Motor_Data_Send>
							0);
#endif
		}

		/* delay until wake time */
		vTaskDelayUntil(&xLastWakeTime, xFrequency);
 80066f8:	f107 0308 	add.w	r3, r7, #8
 80066fc:	68f9      	ldr	r1, [r7, #12]
 80066fe:	4618      	mov	r0, r3
 8006700:	f008 fc38 	bl	800ef74 <vTaskDelayUntil>
		Motor_Data_Read(&hcan1);
 8006704:	e7b6      	b.n	8006674 <Timer_Task_Func+0x14>
 8006706:	bf00      	nop
 8006708:	2000d7e8 	.word	0x2000d7e8
 800670c:	20004718 	.word	0x20004718
 8006710:	20005278 	.word	0x20005278

08006714 <WatchDog_Task_Function>:
/**
  * @brief     watch dog task main entry function
  * @retval    None
  */
/* Task execution time (per loop): 100 ms */
void WatchDog_Task_Function(void){
 8006714:	b580      	push	{r7, lr}
 8006716:	b082      	sub	sp, #8
 8006718:	af00      	add	r7, sp, #0
	/* define wd global flag */
	static uint8_t wd_daemon_flag = 0;

	/* init the watch dog program */
	wdg_task_init();
 800671a:	f000 f81b 	bl	8006754 <wdg_task_init>

	/* set task exec period */
	TickType_t xLastWakeTime;
	const TickType_t xFrequency = pdMS_TO_TICKS(100); // task exec period 1ms
 800671e:	2364      	movs	r3, #100	; 0x64
 8006720:	607b      	str	r3, [r7, #4]

	/* init the task ticks */
	xLastWakeTime = xTaskGetTickCount();
 8006722:	f008 fde3 	bl	800f2ec <xTaskGetTickCount>
 8006726:	4603      	mov	r3, r0
 8006728:	603b      	str	r3, [r7, #0]

	/* main imu task begins */
	for(;;){

		/* self check progress*/
		if(self_check_system() == CHECK_OK)
 800672a:	f001 ff0d 	bl	8008548 <self_check_system>
 800672e:	4603      	mov	r3, r0
 8006730:	2b00      	cmp	r3, #0
 8006732:	d103      	bne.n	800673c <WatchDog_Task_Function+0x28>
			wd_daemon_flag = 0;//pass
 8006734:	4b06      	ldr	r3, [pc, #24]	; (8006750 <WatchDog_Task_Function+0x3c>)
 8006736:	2200      	movs	r2, #0
 8006738:	701a      	strb	r2, [r3, #0]
 800673a:	e002      	b.n	8006742 <WatchDog_Task_Function+0x2e>
		else
			wd_daemon_flag = 1;//fail
 800673c:	4b04      	ldr	r3, [pc, #16]	; (8006750 <WatchDog_Task_Function+0x3c>)
 800673e:	2201      	movs	r2, #1
 8006740:	701a      	strb	r2, [r3, #0]
		//       but currently just feed dog whatever the check pass or fail
#ifdef USE_IWDG
		wdg_daemon_feed_dog();
#endif
		/* delay utill wake time */
		vTaskDelayUntil(&xLastWakeTime, xFrequency);
 8006742:	463b      	mov	r3, r7
 8006744:	6879      	ldr	r1, [r7, #4]
 8006746:	4618      	mov	r0, r3
 8006748:	f008 fc14 	bl	800ef74 <vTaskDelayUntil>
		if(self_check_system() == CHECK_OK)
 800674c:	e7ed      	b.n	800672a <WatchDog_Task_Function+0x16>
 800674e:	bf00      	nop
 8006750:	20000526 	.word	0x20000526

08006754 <wdg_task_init>:

	}
}

void wdg_task_init(void){
 8006754:	b580      	push	{r7, lr}
 8006756:	af00      	add	r7, sp, #0
	/* set a binary watch dog semaphore */
	wdgSemaphore = xSemaphoreCreateBinary();
 8006758:	2203      	movs	r2, #3
 800675a:	2100      	movs	r1, #0
 800675c:	2001      	movs	r0, #1
 800675e:	f008 fa11 	bl	800eb84 <xQueueGenericCreate>
 8006762:	4603      	mov	r3, r0
 8006764:	4a01      	ldr	r2, [pc, #4]	; (800676c <wdg_task_init+0x18>)
 8006766:	6013      	str	r3, [r2, #0]
}
 8006768:	bf00      	nop
 800676a:	bd80      	pop	{r7, pc}
 800676c:	2000d71c 	.word	0x2000d71c

08006770 <buzzer_init>:
 * param[in] times want to be buzzed
 * param[in] delay duration
 * retval None
 * author Haoran
 */
void buzzer_init(Buzzer_t *buzz){
 8006770:	b580      	push	{r7, lr}
 8006772:	b082      	sub	sp, #8
 8006774:	af00      	add	r7, sp, #0
 8006776:	6078      	str	r0, [r7, #4]
	buzz->buzz_times = 0;
 8006778:	687b      	ldr	r3, [r7, #4]
 800677a:	2200      	movs	r2, #0
 800677c:	721a      	strb	r2, [r3, #8]
	buzz->buzzer_tick = 0;
 800677e:	687b      	ldr	r3, [r7, #4]
 8006780:	2200      	movs	r2, #0
 8006782:	601a      	str	r2, [r3, #0]
	buzz->times_tick  =0;
 8006784:	687b      	ldr	r3, [r7, #4]
 8006786:	2200      	movs	r2, #0
 8006788:	605a      	str	r2, [r3, #4]
	HAL_TIM_PWM_Start(&BUZZ_HTIM, BUZZ_PWM_CH);
 800678a:	2108      	movs	r1, #8
 800678c:	4803      	ldr	r0, [pc, #12]	; (800679c <buzzer_init+0x2c>)
 800678e:	f006 fd49 	bl	800d224 <HAL_TIM_PWM_Start>
}
 8006792:	bf00      	nop
 8006794:	3708      	adds	r7, #8
 8006796:	46bd      	mov	sp, r7
 8006798:	bd80      	pop	{r7, pc}
 800679a:	bf00      	nop
 800679c:	2000d9dc 	.word	0x2000d9dc

080067a0 <buzzer_set_tune>:

void buzzer_set_tune(uint16_t tune, uint16_t ctrl){
 80067a0:	b480      	push	{r7}
 80067a2:	b083      	sub	sp, #12
 80067a4:	af00      	add	r7, sp, #0
 80067a6:	4603      	mov	r3, r0
 80067a8:	460a      	mov	r2, r1
 80067aa:	80fb      	strh	r3, [r7, #6]
 80067ac:	4613      	mov	r3, r2
 80067ae:	80bb      	strh	r3, [r7, #4]
    /* set Auto-reload value for the timer */
    __HAL_TIM_SET_AUTORELOAD(&BUZZ_HTIM, tune);
 80067b0:	4b08      	ldr	r3, [pc, #32]	; (80067d4 <buzzer_set_tune+0x34>)
 80067b2:	681b      	ldr	r3, [r3, #0]
 80067b4:	88fa      	ldrh	r2, [r7, #6]
 80067b6:	62da      	str	r2, [r3, #44]	; 0x2c
 80067b8:	88fb      	ldrh	r3, [r7, #6]
 80067ba:	4a06      	ldr	r2, [pc, #24]	; (80067d4 <buzzer_set_tune+0x34>)
 80067bc:	60d3      	str	r3, [r2, #12]
    /* set compare value to control duty cycle */
    __HAL_TIM_SET_COMPARE(&BUZZ_HTIM, BUZZ_PWM_CH, ctrl);
 80067be:	4b05      	ldr	r3, [pc, #20]	; (80067d4 <buzzer_set_tune+0x34>)
 80067c0:	681b      	ldr	r3, [r3, #0]
 80067c2:	88ba      	ldrh	r2, [r7, #4]
 80067c4:	63da      	str	r2, [r3, #60]	; 0x3c
}
 80067c6:	bf00      	nop
 80067c8:	370c      	adds	r7, #12
 80067ca:	46bd      	mov	sp, r7
 80067cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067d0:	4770      	bx	lr
 80067d2:	bf00      	nop
 80067d4:	2000d9dc 	.word	0x2000d9dc

080067d8 <buzzer_alarm_times>:
 * param[in] times want to be buzzed
 * param[in] delay duration
 * retval None
 * author Haoran
 */
void buzzer_alarm_times(uint8_t times, uint16_t duration, Buzzer_t *buzz){
 80067d8:	b580      	push	{r7, lr}
 80067da:	b084      	sub	sp, #16
 80067dc:	af00      	add	r7, sp, #0
 80067de:	4603      	mov	r3, r0
 80067e0:	603a      	str	r2, [r7, #0]
 80067e2:	71fb      	strb	r3, [r7, #7]
 80067e4:	460b      	mov	r3, r1
 80067e6:	80bb      	strh	r3, [r7, #4]
	/* check if a period of alarm has been called */
	uint32_t cur_ticks = HAL_GetTick();
 80067e8:	f003 fe44 	bl	800a474 <HAL_GetTick>
 80067ec:	60f8      	str	r0, [r7, #12]
    if(cur_ticks - buzz->buzzer_tick > duration){
 80067ee:	683b      	ldr	r3, [r7, #0]
 80067f0:	681b      	ldr	r3, [r3, #0]
 80067f2:	68fa      	ldr	r2, [r7, #12]
 80067f4:	1ad2      	subs	r2, r2, r3
 80067f6:	88bb      	ldrh	r3, [r7, #4]
 80067f8:	429a      	cmp	r2, r3
 80067fa:	d909      	bls.n	8006810 <buzzer_alarm_times+0x38>
        buzz->buzzer_tick = cur_ticks;
 80067fc:	683b      	ldr	r3, [r7, #0]
 80067fe:	68fa      	ldr	r2, [r7, #12]
 8006800:	601a      	str	r2, [r3, #0]
        buzz->times_tick = cur_ticks;
 8006802:	683b      	ldr	r3, [r7, #0]
 8006804:	68fa      	ldr	r2, [r7, #12]
 8006806:	605a      	str	r2, [r3, #4]
        buzz->buzz_times = times; // Set the number of times buzzer should play
 8006808:	683b      	ldr	r3, [r7, #0]
 800680a:	79fa      	ldrb	r2, [r7, #7]
 800680c:	721a      	strb	r2, [r3, #8]
        else{
            buzz->buzz_times--;
            buzz->times_tick = cur_ticks;
        }
    }
}
 800680e:	e025      	b.n	800685c <buzzer_alarm_times+0x84>
    else if(buzz->buzz_times != 0){
 8006810:	683b      	ldr	r3, [r7, #0]
 8006812:	7a1b      	ldrb	r3, [r3, #8]
 8006814:	2b00      	cmp	r3, #0
 8006816:	d021      	beq.n	800685c <buzzer_alarm_times+0x84>
        if(cur_ticks - buzz->times_tick < 200){			     //use Hal_GetTick to use for both
 8006818:	683b      	ldr	r3, [r7, #0]
 800681a:	685b      	ldr	r3, [r3, #4]
 800681c:	68fa      	ldr	r2, [r7, #12]
 800681e:	1ad3      	subs	r3, r2, r3
 8006820:	2bc7      	cmp	r3, #199	; 0xc7
 8006822:	d805      	bhi.n	8006830 <buzzer_alarm_times+0x58>
            buzzer_set_tune(7135, 100); // play the tone c1  //in freertos and normal program
 8006824:	2164      	movs	r1, #100	; 0x64
 8006826:	f641 30df 	movw	r0, #7135	; 0x1bdf
 800682a:	f7ff ffb9 	bl	80067a0 <buzzer_set_tune>
}
 800682e:	e015      	b.n	800685c <buzzer_alarm_times+0x84>
        else if(cur_ticks - buzz->times_tick < 400){
 8006830:	683b      	ldr	r3, [r7, #0]
 8006832:	685b      	ldr	r3, [r3, #4]
 8006834:	68fa      	ldr	r2, [r7, #12]
 8006836:	1ad3      	subs	r3, r2, r3
 8006838:	f5b3 7fc8 	cmp.w	r3, #400	; 0x190
 800683c:	d205      	bcs.n	800684a <buzzer_alarm_times+0x72>
            buzzer_set_tune(7135, 0);  // silence the buzzer
 800683e:	2100      	movs	r1, #0
 8006840:	f641 30df 	movw	r0, #7135	; 0x1bdf
 8006844:	f7ff ffac 	bl	80067a0 <buzzer_set_tune>
}
 8006848:	e008      	b.n	800685c <buzzer_alarm_times+0x84>
            buzz->buzz_times--;
 800684a:	683b      	ldr	r3, [r7, #0]
 800684c:	7a1b      	ldrb	r3, [r3, #8]
 800684e:	3b01      	subs	r3, #1
 8006850:	b2da      	uxtb	r2, r3
 8006852:	683b      	ldr	r3, [r7, #0]
 8006854:	721a      	strb	r2, [r3, #8]
            buzz->times_tick = cur_ticks;
 8006856:	683b      	ldr	r3, [r7, #0]
 8006858:	68fa      	ldr	r2, [r7, #12]
 800685a:	605a      	str	r2, [r3, #4]
}
 800685c:	bf00      	nop
 800685e:	3710      	adds	r7, #16
 8006860:	46bd      	mov	sp, r7
 8006862:	bd80      	pop	{r7, pc}

08006864 <buzzer_play_g0>:


/* below are the buzzer tune play functions, used for imu task and for fun! */
void buzzer_play_g0(int32_t duration){
 8006864:	b580      	push	{r7, lr}
 8006866:	b082      	sub	sp, #8
 8006868:	af00      	add	r7, sp, #0
 800686a:	6078      	str	r0, [r7, #4]
	__HAL_TIM_SET_COUNTER(&BUZZ_HTIM,0);
 800686c:	4b0e      	ldr	r3, [pc, #56]	; (80068a8 <buzzer_play_g0+0x44>)
 800686e:	681b      	ldr	r3, [r3, #0]
 8006870:	2200      	movs	r2, #0
 8006872:	625a      	str	r2, [r3, #36]	; 0x24
	//__HAL_TIM_PRESCALER(&BUZZ_HTIM, 35);
	__HAL_TIM_SET_AUTORELOAD(&BUZZ_HTIM,9523);
 8006874:	4b0c      	ldr	r3, [pc, #48]	; (80068a8 <buzzer_play_g0+0x44>)
 8006876:	681b      	ldr	r3, [r3, #0]
 8006878:	f242 5233 	movw	r2, #9523	; 0x2533
 800687c:	62da      	str	r2, [r3, #44]	; 0x2c
 800687e:	4b0a      	ldr	r3, [pc, #40]	; (80068a8 <buzzer_play_g0+0x44>)
 8006880:	f242 5233 	movw	r2, #9523	; 0x2533
 8006884:	60da      	str	r2, [r3, #12]
	__HAL_TIM_SET_COMPARE(&BUZZ_HTIM,BUZZ_PWM_CH,100);
 8006886:	4b08      	ldr	r3, [pc, #32]	; (80068a8 <buzzer_play_g0+0x44>)
 8006888:	681b      	ldr	r3, [r3, #0]
 800688a:	2264      	movs	r2, #100	; 0x64
 800688c:	63da      	str	r2, [r3, #60]	; 0x3c
	osDelay(duration);
 800688e:	687b      	ldr	r3, [r7, #4]
 8006890:	4618      	mov	r0, r3
 8006892:	f008 f846 	bl	800e922 <osDelay>
	__HAL_TIM_SET_COMPARE(&BUZZ_HTIM,BUZZ_PWM_CH,0);
 8006896:	4b04      	ldr	r3, [pc, #16]	; (80068a8 <buzzer_play_g0+0x44>)
 8006898:	681b      	ldr	r3, [r3, #0]
 800689a:	2200      	movs	r2, #0
 800689c:	63da      	str	r2, [r3, #60]	; 0x3c
}
 800689e:	bf00      	nop
 80068a0:	3708      	adds	r7, #8
 80068a2:	46bd      	mov	sp, r7
 80068a4:	bd80      	pop	{r7, pc}
 80068a6:	bf00      	nop
 80068a8:	2000d9dc 	.word	0x2000d9dc

080068ac <buzzer_play_c1>:

void buzzer_play_c1(int32_t duration){
 80068ac:	b580      	push	{r7, lr}
 80068ae:	b082      	sub	sp, #8
 80068b0:	af00      	add	r7, sp, #0
 80068b2:	6078      	str	r0, [r7, #4]
	__HAL_TIM_SET_COUNTER(&BUZZ_HTIM,0);
 80068b4:	4b0e      	ldr	r3, [pc, #56]	; (80068f0 <buzzer_play_c1+0x44>)
 80068b6:	681b      	ldr	r3, [r3, #0]
 80068b8:	2200      	movs	r2, #0
 80068ba:	625a      	str	r2, [r3, #36]	; 0x24
	//__HAL_TIM_PRESCALER(&BUZZ_HTIM, 35);
	__HAL_TIM_SET_AUTORELOAD(&BUZZ_HTIM,7135);
 80068bc:	4b0c      	ldr	r3, [pc, #48]	; (80068f0 <buzzer_play_c1+0x44>)
 80068be:	681b      	ldr	r3, [r3, #0]
 80068c0:	f641 32df 	movw	r2, #7135	; 0x1bdf
 80068c4:	62da      	str	r2, [r3, #44]	; 0x2c
 80068c6:	4b0a      	ldr	r3, [pc, #40]	; (80068f0 <buzzer_play_c1+0x44>)
 80068c8:	f641 32df 	movw	r2, #7135	; 0x1bdf
 80068cc:	60da      	str	r2, [r3, #12]
	__HAL_TIM_SET_COMPARE(&BUZZ_HTIM,BUZZ_PWM_CH,100);
 80068ce:	4b08      	ldr	r3, [pc, #32]	; (80068f0 <buzzer_play_c1+0x44>)
 80068d0:	681b      	ldr	r3, [r3, #0]
 80068d2:	2264      	movs	r2, #100	; 0x64
 80068d4:	63da      	str	r2, [r3, #60]	; 0x3c
	osDelay(duration);
 80068d6:	687b      	ldr	r3, [r7, #4]
 80068d8:	4618      	mov	r0, r3
 80068da:	f008 f822 	bl	800e922 <osDelay>
	__HAL_TIM_SET_COMPARE(&BUZZ_HTIM,BUZZ_PWM_CH,0);
 80068de:	4b04      	ldr	r3, [pc, #16]	; (80068f0 <buzzer_play_c1+0x44>)
 80068e0:	681b      	ldr	r3, [r3, #0]
 80068e2:	2200      	movs	r2, #0
 80068e4:	63da      	str	r2, [r3, #60]	; 0x3c
}
 80068e6:	bf00      	nop
 80068e8:	3708      	adds	r7, #8
 80068ea:	46bd      	mov	sp, r7
 80068ec:	bd80      	pop	{r7, pc}
 80068ee:	bf00      	nop
 80068f0:	2000d9dc 	.word	0x2000d9dc

080068f4 <buzzer_play_e1>:
	__HAL_TIM_SET_COMPARE(&BUZZ_HTIM,BUZZ_PWM_CH,100);
	osDelay(duration);
	__HAL_TIM_SET_COMPARE(&BUZZ_HTIM,BUZZ_PWM_CH,0);
}

void buzzer_play_e1(int32_t duration){
 80068f4:	b580      	push	{r7, lr}
 80068f6:	b082      	sub	sp, #8
 80068f8:	af00      	add	r7, sp, #0
 80068fa:	6078      	str	r0, [r7, #4]
	//__HAL_TIM_PRESCALER(&BUZZ_HTIM, 25);
	__HAL_TIM_SET_COUNTER(&BUZZ_HTIM,0);
 80068fc:	4b0e      	ldr	r3, [pc, #56]	; (8006938 <buzzer_play_e1+0x44>)
 80068fe:	681b      	ldr	r3, [r3, #0]
 8006900:	2200      	movs	r2, #0
 8006902:	625a      	str	r2, [r3, #36]	; 0x24
	__HAL_TIM_SET_AUTORELOAD(&BUZZ_HTIM,5662);
 8006904:	4b0c      	ldr	r3, [pc, #48]	; (8006938 <buzzer_play_e1+0x44>)
 8006906:	681b      	ldr	r3, [r3, #0]
 8006908:	f241 621e 	movw	r2, #5662	; 0x161e
 800690c:	62da      	str	r2, [r3, #44]	; 0x2c
 800690e:	4b0a      	ldr	r3, [pc, #40]	; (8006938 <buzzer_play_e1+0x44>)
 8006910:	f241 621e 	movw	r2, #5662	; 0x161e
 8006914:	60da      	str	r2, [r3, #12]
	__HAL_TIM_SET_COMPARE(&BUZZ_HTIM,BUZZ_PWM_CH,100);
 8006916:	4b08      	ldr	r3, [pc, #32]	; (8006938 <buzzer_play_e1+0x44>)
 8006918:	681b      	ldr	r3, [r3, #0]
 800691a:	2264      	movs	r2, #100	; 0x64
 800691c:	63da      	str	r2, [r3, #60]	; 0x3c
	osDelay(duration);
 800691e:	687b      	ldr	r3, [r7, #4]
 8006920:	4618      	mov	r0, r3
 8006922:	f007 fffe 	bl	800e922 <osDelay>
	__HAL_TIM_SET_COMPARE(&BUZZ_HTIM,BUZZ_PWM_CH,0);
 8006926:	4b04      	ldr	r3, [pc, #16]	; (8006938 <buzzer_play_e1+0x44>)
 8006928:	681b      	ldr	r3, [r3, #0]
 800692a:	2200      	movs	r2, #0
 800692c:	63da      	str	r2, [r3, #60]	; 0x3c
}
 800692e:	bf00      	nop
 8006930:	3708      	adds	r7, #8
 8006932:	46bd      	mov	sp, r7
 8006934:	bd80      	pop	{r7, pc}
 8006936:	bf00      	nop
 8006938:	2000d9dc 	.word	0x2000d9dc

0800693c <buzzer_play_g1>:
	__HAL_TIM_SET_COMPARE(&BUZZ_HTIM,BUZZ_PWM_CH,100);
	osDelay(duration);
	__HAL_TIM_SET_COMPARE(&BUZZ_HTIM,BUZZ_PWM_CH,0);
}

void buzzer_play_g1(int32_t duration){
 800693c:	b580      	push	{r7, lr}
 800693e:	b082      	sub	sp, #8
 8006940:	af00      	add	r7, sp, #0
 8006942:	6078      	str	r0, [r7, #4]
	//__HAL_TIM_PRESCALER(&BUZZ_HTIM, 21);
	__HAL_TIM_SET_COUNTER(&BUZZ_HTIM,0);
 8006944:	4b0e      	ldr	r3, [pc, #56]	; (8006980 <buzzer_play_g1+0x44>)
 8006946:	681b      	ldr	r3, [r3, #0]
 8006948:	2200      	movs	r2, #0
 800694a:	625a      	str	r2, [r3, #36]	; 0x24
	__HAL_TIM_SET_AUTORELOAD(&BUZZ_HTIM,4761);
 800694c:	4b0c      	ldr	r3, [pc, #48]	; (8006980 <buzzer_play_g1+0x44>)
 800694e:	681b      	ldr	r3, [r3, #0]
 8006950:	f241 2299 	movw	r2, #4761	; 0x1299
 8006954:	62da      	str	r2, [r3, #44]	; 0x2c
 8006956:	4b0a      	ldr	r3, [pc, #40]	; (8006980 <buzzer_play_g1+0x44>)
 8006958:	f241 2299 	movw	r2, #4761	; 0x1299
 800695c:	60da      	str	r2, [r3, #12]
	__HAL_TIM_SET_COMPARE(&BUZZ_HTIM,BUZZ_PWM_CH,100);
 800695e:	4b08      	ldr	r3, [pc, #32]	; (8006980 <buzzer_play_g1+0x44>)
 8006960:	681b      	ldr	r3, [r3, #0]
 8006962:	2264      	movs	r2, #100	; 0x64
 8006964:	63da      	str	r2, [r3, #60]	; 0x3c
	osDelay(duration);
 8006966:	687b      	ldr	r3, [r7, #4]
 8006968:	4618      	mov	r0, r3
 800696a:	f007 ffda 	bl	800e922 <osDelay>
	__HAL_TIM_SET_COMPARE(&BUZZ_HTIM,BUZZ_PWM_CH,0);
 800696e:	4b04      	ldr	r3, [pc, #16]	; (8006980 <buzzer_play_g1+0x44>)
 8006970:	681b      	ldr	r3, [r3, #0]
 8006972:	2200      	movs	r2, #0
 8006974:	63da      	str	r2, [r3, #60]	; 0x3c
}
 8006976:	bf00      	nop
 8006978:	3708      	adds	r7, #8
 800697a:	46bd      	mov	sp, r7
 800697c:	bd80      	pop	{r7, pc}
 800697e:	bf00      	nop
 8006980:	2000d9dc 	.word	0x2000d9dc

08006984 <buzzer_rest>:
	__HAL_TIM_SET_COMPARE(&BUZZ_HTIM,BUZZ_PWM_CH,100);
	osDelay(duration);
	__HAL_TIM_SET_COMPARE(&BUZZ_HTIM,BUZZ_PWM_CH,0);
}

void buzzer_rest(int32_t duration){
 8006984:	b580      	push	{r7, lr}
 8006986:	b082      	sub	sp, #8
 8006988:	af00      	add	r7, sp, #0
 800698a:	6078      	str	r0, [r7, #4]
	osDelay(duration);
 800698c:	687b      	ldr	r3, [r7, #4]
 800698e:	4618      	mov	r0, r3
 8006990:	f007 ffc7 	bl	800e922 <osDelay>
}
 8006994:	bf00      	nop
 8006996:	3708      	adds	r7, #8
 8006998:	46bd      	mov	sp, r7
 800699a:	bd80      	pop	{r7, pc}

0800699c <buzzer_play_mario>:
	buzzer_play_b1(duration);
	buzzer_play_c2(duration);
}


void buzzer_play_mario(int32_t bpm){
 800699c:	b580      	push	{r7, lr}
 800699e:	b084      	sub	sp, #16
 80069a0:	af00      	add	r7, sp, #0
 80069a2:	6078      	str	r0, [r7, #4]
	int32_t quarter=(double)60/bpm*1000;
 80069a4:	6878      	ldr	r0, [r7, #4]
 80069a6:	f7f9 fdbd 	bl	8000524 <__aeabi_i2d>
 80069aa:	4602      	mov	r2, r0
 80069ac:	460b      	mov	r3, r1
 80069ae:	f04f 0000 	mov.w	r0, #0
 80069b2:	492d      	ldr	r1, [pc, #180]	; (8006a68 <buzzer_play_mario+0xcc>)
 80069b4:	f7f9 ff4a 	bl	800084c <__aeabi_ddiv>
 80069b8:	4602      	mov	r2, r0
 80069ba:	460b      	mov	r3, r1
 80069bc:	4610      	mov	r0, r2
 80069be:	4619      	mov	r1, r3
 80069c0:	f04f 0200 	mov.w	r2, #0
 80069c4:	4b29      	ldr	r3, [pc, #164]	; (8006a6c <buzzer_play_mario+0xd0>)
 80069c6:	f7f9 fe17 	bl	80005f8 <__aeabi_dmul>
 80069ca:	4602      	mov	r2, r0
 80069cc:	460b      	mov	r3, r1
 80069ce:	4610      	mov	r0, r2
 80069d0:	4619      	mov	r1, r3
 80069d2:	f7fa f8c1 	bl	8000b58 <__aeabi_d2iz>
 80069d6:	4603      	mov	r3, r0
 80069d8:	60fb      	str	r3, [r7, #12]
	int32_t eighth=(double)60/bpm*1000*0.5;
 80069da:	6878      	ldr	r0, [r7, #4]
 80069dc:	f7f9 fda2 	bl	8000524 <__aeabi_i2d>
 80069e0:	4602      	mov	r2, r0
 80069e2:	460b      	mov	r3, r1
 80069e4:	f04f 0000 	mov.w	r0, #0
 80069e8:	491f      	ldr	r1, [pc, #124]	; (8006a68 <buzzer_play_mario+0xcc>)
 80069ea:	f7f9 ff2f 	bl	800084c <__aeabi_ddiv>
 80069ee:	4602      	mov	r2, r0
 80069f0:	460b      	mov	r3, r1
 80069f2:	4610      	mov	r0, r2
 80069f4:	4619      	mov	r1, r3
 80069f6:	f04f 0200 	mov.w	r2, #0
 80069fa:	4b1c      	ldr	r3, [pc, #112]	; (8006a6c <buzzer_play_mario+0xd0>)
 80069fc:	f7f9 fdfc 	bl	80005f8 <__aeabi_dmul>
 8006a00:	4602      	mov	r2, r0
 8006a02:	460b      	mov	r3, r1
 8006a04:	4610      	mov	r0, r2
 8006a06:	4619      	mov	r1, r3
 8006a08:	f04f 0200 	mov.w	r2, #0
 8006a0c:	4b18      	ldr	r3, [pc, #96]	; (8006a70 <buzzer_play_mario+0xd4>)
 8006a0e:	f7f9 fdf3 	bl	80005f8 <__aeabi_dmul>
 8006a12:	4602      	mov	r2, r0
 8006a14:	460b      	mov	r3, r1
 8006a16:	4610      	mov	r0, r2
 8006a18:	4619      	mov	r1, r3
 8006a1a:	f7fa f89d 	bl	8000b58 <__aeabi_d2iz>
 8006a1e:	4603      	mov	r3, r0
 8006a20:	60bb      	str	r3, [r7, #8]

	buzzer_play_e1(eighth);
 8006a22:	68b8      	ldr	r0, [r7, #8]
 8006a24:	f7ff ff66 	bl	80068f4 <buzzer_play_e1>
	buzzer_play_e1(eighth);
 8006a28:	68b8      	ldr	r0, [r7, #8]
 8006a2a:	f7ff ff63 	bl	80068f4 <buzzer_play_e1>
	buzzer_rest(eighth);
 8006a2e:	68b8      	ldr	r0, [r7, #8]
 8006a30:	f7ff ffa8 	bl	8006984 <buzzer_rest>
	buzzer_play_e1(eighth);
 8006a34:	68b8      	ldr	r0, [r7, #8]
 8006a36:	f7ff ff5d 	bl	80068f4 <buzzer_play_e1>
	buzzer_rest(eighth);
 8006a3a:	68b8      	ldr	r0, [r7, #8]
 8006a3c:	f7ff ffa2 	bl	8006984 <buzzer_rest>
	buzzer_play_c1(eighth);
 8006a40:	68b8      	ldr	r0, [r7, #8]
 8006a42:	f7ff ff33 	bl	80068ac <buzzer_play_c1>
	buzzer_play_e1(quarter);
 8006a46:	68f8      	ldr	r0, [r7, #12]
 8006a48:	f7ff ff54 	bl	80068f4 <buzzer_play_e1>
	buzzer_play_g1(quarter);
 8006a4c:	68f8      	ldr	r0, [r7, #12]
 8006a4e:	f7ff ff75 	bl	800693c <buzzer_play_g1>
	buzzer_rest(quarter);
 8006a52:	68f8      	ldr	r0, [r7, #12]
 8006a54:	f7ff ff96 	bl	8006984 <buzzer_rest>
	buzzer_play_g0(quarter);
 8006a58:	68f8      	ldr	r0, [r7, #12]
 8006a5a:	f7ff ff03 	bl	8006864 <buzzer_play_g0>
}
 8006a5e:	bf00      	nop
 8006a60:	3710      	adds	r7, #16
 8006a62:	46bd      	mov	sp, r7
 8006a64:	bd80      	pop	{r7, pc}
 8006a66:	bf00      	nop
 8006a68:	404e0000 	.word	0x404e0000
 8006a6c:	408f4000 	.word	0x408f4000
 8006a70:	3fe00000 	.word	0x3fe00000

08006a74 <dwt_init>:

/**
  * @brief     DWT init function
  * @retval    None
  */
void dwt_init(void) {
 8006a74:	b480      	push	{r7}
 8006a76:	af00      	add	r7, sp, #0
    if (!(CoreDebug->DEMCR & CoreDebug_DEMCR_TRCENA_Msk)) {
 8006a78:	4b0c      	ldr	r3, [pc, #48]	; (8006aac <dwt_init+0x38>)
 8006a7a:	68db      	ldr	r3, [r3, #12]
 8006a7c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8006a80:	2b00      	cmp	r3, #0
 8006a82:	d10e      	bne.n	8006aa2 <dwt_init+0x2e>
        CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk; // Enable Debug Core
 8006a84:	4b09      	ldr	r3, [pc, #36]	; (8006aac <dwt_init+0x38>)
 8006a86:	68db      	ldr	r3, [r3, #12]
 8006a88:	4a08      	ldr	r2, [pc, #32]	; (8006aac <dwt_init+0x38>)
 8006a8a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8006a8e:	60d3      	str	r3, [r2, #12]
        DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk; // Enable Cycle Counter
 8006a90:	4b07      	ldr	r3, [pc, #28]	; (8006ab0 <dwt_init+0x3c>)
 8006a92:	681b      	ldr	r3, [r3, #0]
 8006a94:	4a06      	ldr	r2, [pc, #24]	; (8006ab0 <dwt_init+0x3c>)
 8006a96:	f043 0301 	orr.w	r3, r3, #1
 8006a9a:	6013      	str	r3, [r2, #0]
        DWT->CYCCNT = 0; // Reset Cycle Counter Value
 8006a9c:	4b04      	ldr	r3, [pc, #16]	; (8006ab0 <dwt_init+0x3c>)
 8006a9e:	2200      	movs	r2, #0
 8006aa0:	605a      	str	r2, [r3, #4]
    }
}
 8006aa2:	bf00      	nop
 8006aa4:	46bd      	mov	sp, r7
 8006aa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006aaa:	4770      	bx	lr
 8006aac:	e000edf0 	.word	0xe000edf0
 8006ab0:	e0001000 	.word	0xe0001000

08006ab4 <dwt_getCnt_us>:
/**
  * @brief    get timestamp from dwt
  * @retval   time count of dwt
  */
uint32_t dwt_getCnt_us(void){
 8006ab4:	b480      	push	{r7}
 8006ab6:	af00      	add	r7, sp, #0
    return DWT->CYCCNT / SYSTEM_CORE_FREQ;//unit: usec
 8006ab8:	4b05      	ldr	r3, [pc, #20]	; (8006ad0 <dwt_getCnt_us+0x1c>)
 8006aba:	685b      	ldr	r3, [r3, #4]
 8006abc:	08db      	lsrs	r3, r3, #3
 8006abe:	4a05      	ldr	r2, [pc, #20]	; (8006ad4 <dwt_getCnt_us+0x20>)
 8006ac0:	fba2 2303 	umull	r2, r3, r2, r3
 8006ac4:	085b      	lsrs	r3, r3, #1
}
 8006ac6:	4618      	mov	r0, r3
 8006ac8:	46bd      	mov	sp, r7
 8006aca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ace:	4770      	bx	lr
 8006ad0:	e0001000 	.word	0xe0001000
 8006ad4:	18618619 	.word	0x18618619

08006ad8 <Motor_Data_Read>:
/**
  * @brief     Read feedback from the motor sensor
  * @param[in] can1/can2 type header
  * @retval    None
  */
void Motor_Data_Read(CAN_HandleTypeDef* hcan) {
 8006ad8:	b480      	push	{r7}
 8006ada:	b087      	sub	sp, #28
 8006adc:	af00      	add	r7, sp, #0
 8006ade:	6078      	str	r0, [r7, #4]
	uint8_t motorStatus[MOTOR_COUNT];
	for (int i=0; i<MOTOR_COUNT; i++){
 8006ae0:	2300      	movs	r3, #0
 8006ae2:	617b      	str	r3, [r7, #20]
 8006ae4:	e046      	b.n	8006b74 <Motor_Data_Read+0x9c>
		memcpy(motorStatus, can_rx_buffer[i], 8);
 8006ae6:	697b      	ldr	r3, [r7, #20]
 8006ae8:	00db      	lsls	r3, r3, #3
 8006aea:	4a27      	ldr	r2, [pc, #156]	; (8006b88 <Motor_Data_Read+0xb0>)
 8006aec:	441a      	add	r2, r3
 8006aee:	f107 030c 	add.w	r3, r7, #12
 8006af2:	6810      	ldr	r0, [r2, #0]
 8006af4:	6851      	ldr	r1, [r2, #4]
 8006af6:	c303      	stmia	r3!, {r0, r1}
		motor_data[i].motor_feedback.rx_angle	=(int16_t)(motorStatus[0] << 8 | motorStatus[1]);
 8006af8:	7b3b      	ldrb	r3, [r7, #12]
 8006afa:	021b      	lsls	r3, r3, #8
 8006afc:	b21a      	sxth	r2, r3
 8006afe:	7b7b      	ldrb	r3, [r7, #13]
 8006b00:	b21b      	sxth	r3, r3
 8006b02:	4313      	orrs	r3, r2
 8006b04:	b218      	sxth	r0, r3
 8006b06:	4a21      	ldr	r2, [pc, #132]	; (8006b8c <Motor_Data_Read+0xb4>)
 8006b08:	697b      	ldr	r3, [r7, #20]
 8006b0a:	2194      	movs	r1, #148	; 0x94
 8006b0c:	fb01 f303 	mul.w	r3, r1, r3
 8006b10:	4413      	add	r3, r2
 8006b12:	3388      	adds	r3, #136	; 0x88
 8006b14:	4602      	mov	r2, r0
 8006b16:	801a      	strh	r2, [r3, #0]
		motor_data[i].motor_feedback.rx_rpm		=(int16_t)(motorStatus[2] << 8 | motorStatus[3]);
 8006b18:	7bbb      	ldrb	r3, [r7, #14]
 8006b1a:	021b      	lsls	r3, r3, #8
 8006b1c:	b21a      	sxth	r2, r3
 8006b1e:	7bfb      	ldrb	r3, [r7, #15]
 8006b20:	b21b      	sxth	r3, r3
 8006b22:	4313      	orrs	r3, r2
 8006b24:	b218      	sxth	r0, r3
 8006b26:	4a19      	ldr	r2, [pc, #100]	; (8006b8c <Motor_Data_Read+0xb4>)
 8006b28:	697b      	ldr	r3, [r7, #20]
 8006b2a:	2194      	movs	r1, #148	; 0x94
 8006b2c:	fb01 f303 	mul.w	r3, r1, r3
 8006b30:	4413      	add	r3, r2
 8006b32:	338a      	adds	r3, #138	; 0x8a
 8006b34:	4602      	mov	r2, r0
 8006b36:	801a      	strh	r2, [r3, #0]
		motor_data[i].motor_feedback.rx_current =(int16_t)(motorStatus[4] << 8 | motorStatus[5]);
 8006b38:	7c3b      	ldrb	r3, [r7, #16]
 8006b3a:	021b      	lsls	r3, r3, #8
 8006b3c:	b21a      	sxth	r2, r3
 8006b3e:	7c7b      	ldrb	r3, [r7, #17]
 8006b40:	b21b      	sxth	r3, r3
 8006b42:	4313      	orrs	r3, r2
 8006b44:	b218      	sxth	r0, r3
 8006b46:	4a11      	ldr	r2, [pc, #68]	; (8006b8c <Motor_Data_Read+0xb4>)
 8006b48:	697b      	ldr	r3, [r7, #20]
 8006b4a:	2194      	movs	r1, #148	; 0x94
 8006b4c:	fb01 f303 	mul.w	r3, r1, r3
 8006b50:	4413      	add	r3, r2
 8006b52:	338c      	adds	r3, #140	; 0x8c
 8006b54:	4602      	mov	r2, r0
 8006b56:	801a      	strh	r2, [r3, #0]
		motor_data[i].motor_feedback.rx_temp	=(int16_t)(motorStatus[6]);
 8006b58:	7cbb      	ldrb	r3, [r7, #18]
 8006b5a:	b218      	sxth	r0, r3
 8006b5c:	4a0b      	ldr	r2, [pc, #44]	; (8006b8c <Motor_Data_Read+0xb4>)
 8006b5e:	697b      	ldr	r3, [r7, #20]
 8006b60:	2194      	movs	r1, #148	; 0x94
 8006b62:	fb01 f303 	mul.w	r3, r1, r3
 8006b66:	4413      	add	r3, r2
 8006b68:	338e      	adds	r3, #142	; 0x8e
 8006b6a:	4602      	mov	r2, r0
 8006b6c:	801a      	strh	r2, [r3, #0]
	for (int i=0; i<MOTOR_COUNT; i++){
 8006b6e:	697b      	ldr	r3, [r7, #20]
 8006b70:	3301      	adds	r3, #1
 8006b72:	617b      	str	r3, [r7, #20]
 8006b74:	697b      	ldr	r3, [r7, #20]
 8006b76:	2b07      	cmp	r3, #7
 8006b78:	ddb5      	ble.n	8006ae6 <Motor_Data_Read+0xe>
	}
}
 8006b7a:	bf00      	nop
 8006b7c:	bf00      	nop
 8006b7e:	371c      	adds	r7, #28
 8006b80:	46bd      	mov	sp, r7
 8006b82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b86:	4770      	bx	lr
 8006b88:	2000471c 	.word	0x2000471c
 8006b8c:	20005278 	.word	0x20005278

08006b90 <Motor_Data_Send>:
  * @param[in] can1/can2 type header
  * @param[in] Stdid of can device
  * @param[in] data set to different can devices
  * @retval    None
  */
void Motor_Data_Send(CAN_HandleTypeDef* hcan, int32_t id, int32_t d1, int32_t d2, int32_t d3, int32_t d4){
 8006b90:	b580      	push	{r7, lr}
 8006b92:	b08c      	sub	sp, #48	; 0x30
 8006b94:	af00      	add	r7, sp, #0
 8006b96:	60f8      	str	r0, [r7, #12]
 8006b98:	60b9      	str	r1, [r7, #8]
 8006b9a:	607a      	str	r2, [r7, #4]
 8006b9c:	603b      	str	r3, [r7, #0]
	CAN_TxHeaderTypeDef  tx_header;
	uint8_t				 tx_data[8];

	tx_header.StdId = id;
 8006b9e:	68bb      	ldr	r3, [r7, #8]
 8006ba0:	61bb      	str	r3, [r7, #24]
	tx_header.IDE = CAN_ID_STD;
 8006ba2:	2300      	movs	r3, #0
 8006ba4:	623b      	str	r3, [r7, #32]
	tx_header.RTR = CAN_RTR_DATA;
 8006ba6:	2300      	movs	r3, #0
 8006ba8:	627b      	str	r3, [r7, #36]	; 0x24
	tx_header.DLC = 0x08;
 8006baa:	2308      	movs	r3, #8
 8006bac:	62bb      	str	r3, [r7, #40]	; 0x28

	tx_data[0] = d1 >> 8;
 8006bae:	687b      	ldr	r3, [r7, #4]
 8006bb0:	121b      	asrs	r3, r3, #8
 8006bb2:	b2db      	uxtb	r3, r3
 8006bb4:	743b      	strb	r3, [r7, #16]
	tx_data[1] = d1;
 8006bb6:	687b      	ldr	r3, [r7, #4]
 8006bb8:	b2db      	uxtb	r3, r3
 8006bba:	747b      	strb	r3, [r7, #17]
	tx_data[2] = d2 >> 8;
 8006bbc:	683b      	ldr	r3, [r7, #0]
 8006bbe:	121b      	asrs	r3, r3, #8
 8006bc0:	b2db      	uxtb	r3, r3
 8006bc2:	74bb      	strb	r3, [r7, #18]
	tx_data[3] = d2;
 8006bc4:	683b      	ldr	r3, [r7, #0]
 8006bc6:	b2db      	uxtb	r3, r3
 8006bc8:	74fb      	strb	r3, [r7, #19]
	tx_data[4] = d3 >> 8;
 8006bca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006bcc:	121b      	asrs	r3, r3, #8
 8006bce:	b2db      	uxtb	r3, r3
 8006bd0:	753b      	strb	r3, [r7, #20]
	tx_data[5] = d3;
 8006bd2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006bd4:	b2db      	uxtb	r3, r3
 8006bd6:	757b      	strb	r3, [r7, #21]
	tx_data[6] = d4 >> 8;
 8006bd8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006bda:	121b      	asrs	r3, r3, #8
 8006bdc:	b2db      	uxtb	r3, r3
 8006bde:	75bb      	strb	r3, [r7, #22]
	tx_data[7] = d4;
 8006be0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006be2:	b2db      	uxtb	r3, r3
 8006be4:	75fb      	strb	r3, [r7, #23]

	HAL_CAN_AddTxMessage(hcan, &tx_header, tx_data, (uint32_t*)CAN_TX_MAILBOX0);
 8006be6:	f107 0210 	add.w	r2, r7, #16
 8006bea:	f107 0118 	add.w	r1, r7, #24
 8006bee:	2301      	movs	r3, #1
 8006bf0:	68f8      	ldr	r0, [r7, #12]
 8006bf2:	f003 fe6b 	bl	800a8cc <HAL_CAN_AddTxMessage>
}
 8006bf6:	bf00      	nop
 8006bf8:	3730      	adds	r7, #48	; 0x30
 8006bfa:	46bd      	mov	sp, r7
 8006bfc:	bd80      	pop	{r7, pc}
	...

08006c00 <motor_init>:
  * @brief     initialize the motor parameters
  * @retval    None
  */
void motor_init(uint8_t motor_id, int32_t max_out_f, float max_i_out_f, float max_err_f, float kp_f, float ki_f, float kd_f,
								  int32_t max_out_s, float max_i_out_s, float max_err_s, float kp_s, float ki_s, float kd_s,
								  float kf){
 8006c00:	b580      	push	{r7, lr}
 8006c02:	b08e      	sub	sp, #56	; 0x38
 8006c04:	af00      	add	r7, sp, #0
 8006c06:	4603      	mov	r3, r0
 8006c08:	6339      	str	r1, [r7, #48]	; 0x30
 8006c0a:	ed87 0a0b 	vstr	s0, [r7, #44]	; 0x2c
 8006c0e:	edc7 0a0a 	vstr	s1, [r7, #40]	; 0x28
 8006c12:	ed87 1a09 	vstr	s2, [r7, #36]	; 0x24
 8006c16:	edc7 1a08 	vstr	s3, [r7, #32]
 8006c1a:	ed87 2a07 	vstr	s4, [r7, #28]
 8006c1e:	61ba      	str	r2, [r7, #24]
 8006c20:	edc7 2a05 	vstr	s5, [r7, #20]
 8006c24:	ed87 3a04 	vstr	s6, [r7, #16]
 8006c28:	edc7 3a03 	vstr	s7, [r7, #12]
 8006c2c:	ed87 4a02 	vstr	s8, [r7, #8]
 8006c30:	edc7 4a01 	vstr	s9, [r7, #4]
 8006c34:	ed87 5a00 	vstr	s10, [r7]
 8006c38:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	pid_param_init(&(motor_data[motor_id].motor_info.f_pid), max_out_f, max_i_out_f, max_err_f, kp_f, ki_f, kd_f);
 8006c3c:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8006c40:	2294      	movs	r2, #148	; 0x94
 8006c42:	fb02 f303 	mul.w	r3, r2, r3
 8006c46:	4a1c      	ldr	r2, [pc, #112]	; (8006cb8 <motor_init+0xb8>)
 8006c48:	4413      	add	r3, r2
 8006c4a:	3304      	adds	r3, #4
 8006c4c:	ed97 2a07 	vldr	s4, [r7, #28]
 8006c50:	edd7 1a08 	vldr	s3, [r7, #32]
 8006c54:	ed97 1a09 	vldr	s2, [r7, #36]	; 0x24
 8006c58:	edd7 0a0a 	vldr	s1, [r7, #40]	; 0x28
 8006c5c:	ed97 0a0b 	vldr	s0, [r7, #44]	; 0x2c
 8006c60:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8006c62:	4618      	mov	r0, r3
 8006c64:	f7fb ffb0 	bl	8002bc8 <pid_param_init>
	pid_param_init(&(motor_data[motor_id].motor_info.s_pid), max_out_s, max_i_out_s, max_err_s, kp_s, ki_s, kd_s);
 8006c68:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8006c6c:	2294      	movs	r2, #148	; 0x94
 8006c6e:	fb02 f303 	mul.w	r3, r2, r3
 8006c72:	3340      	adds	r3, #64	; 0x40
 8006c74:	4a10      	ldr	r2, [pc, #64]	; (8006cb8 <motor_init+0xb8>)
 8006c76:	4413      	add	r3, r2
 8006c78:	ed97 2a01 	vldr	s4, [r7, #4]
 8006c7c:	edd7 1a02 	vldr	s3, [r7, #8]
 8006c80:	ed97 1a03 	vldr	s2, [r7, #12]
 8006c84:	edd7 0a04 	vldr	s1, [r7, #16]
 8006c88:	ed97 0a05 	vldr	s0, [r7, #20]
 8006c8c:	69b9      	ldr	r1, [r7, #24]
 8006c8e:	4618      	mov	r0, r3
 8006c90:	f7fb ff9a 	bl	8002bc8 <pid_param_init>
	ff_param_init(&(motor_data[motor_id].motor_info.ff), kf);
 8006c94:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8006c98:	2294      	movs	r2, #148	; 0x94
 8006c9a:	fb02 f303 	mul.w	r3, r2, r3
 8006c9e:	3378      	adds	r3, #120	; 0x78
 8006ca0:	4a05      	ldr	r2, [pc, #20]	; (8006cb8 <motor_init+0xb8>)
 8006ca2:	4413      	add	r3, r2
 8006ca4:	3304      	adds	r3, #4
 8006ca6:	ed97 0a00 	vldr	s0, [r7]
 8006caa:	4618      	mov	r0, r3
 8006cac:	f7fb ff4e 	bl	8002b4c <ff_param_init>
}
 8006cb0:	bf00      	nop
 8006cb2:	3738      	adds	r7, #56	; 0x38
 8006cb4:	46bd      	mov	sp, r7
 8006cb6:	bd80      	pop	{r7, pc}
 8006cb8:	20005278 	.word	0x20005278

08006cbc <set_motor_can_volt>:
  * @param[in] can1/can2 type header
  * @param[in] Stdid of can device
  * @param[in] velocity/angle set to different can devices
  * @retval    None
  */
void set_motor_can_volt(float a1, float a2, int32_t v3, int32_t v4, int32_t control_indicator, GimbalMotorMode_t mode){
 8006cbc:	b580      	push	{r7, lr}
 8006cbe:	ed2d 8b02 	vpush	{d8}
 8006cc2:	b086      	sub	sp, #24
 8006cc4:	af00      	add	r7, sp, #0
 8006cc6:	ed87 0a05 	vstr	s0, [r7, #20]
 8006cca:	edc7 0a04 	vstr	s1, [r7, #16]
 8006cce:	60f8      	str	r0, [r7, #12]
 8006cd0:	60b9      	str	r1, [r7, #8]
 8006cd2:	607a      	str	r2, [r7, #4]
 8006cd4:	70fb      	strb	r3, [r7, #3]

	if(control_indicator == DUAL_LOOP_PID_CONTROL && mode == ENCODE_MODE){
 8006cd6:	687b      	ldr	r3, [r7, #4]
 8006cd8:	2b01      	cmp	r3, #1
 8006cda:	d17b      	bne.n	8006dd4 <set_motor_can_volt+0x118>
 8006cdc:	78fb      	ldrb	r3, [r7, #3]
 8006cde:	2b01      	cmp	r3, #1
 8006ce0:	d178      	bne.n	8006dd4 <set_motor_can_volt+0x118>
			motor_data[yaw_id].tx_data = pid_dual_loop_control(feedforward(&motor_data[yaw_id].motor_info.ff, a1),//pid+ff
 8006ce2:	ed97 0a05 	vldr	s0, [r7, #20]
 8006ce6:	4882      	ldr	r0, [pc, #520]	; (8006ef0 <set_motor_can_volt+0x234>)
 8006ce8:	f7fb ff47 	bl	8002b7a <feedforward>
 8006cec:	eeb0 8a40 	vmov.f32	s16, s0
														  &(motor_data[yaw_id].motor_info.f_pid),
														  &(motor_data[yaw_id].motor_info.s_pid),
														  in_out_map(gimbal_get_ecd_rel_angle(motor_data[yaw_id].motor_feedback.rx_angle, YAW_ECD_CENTER),
 8006cf0:	4b80      	ldr	r3, [pc, #512]	; (8006ef4 <set_motor_can_volt+0x238>)
 8006cf2:	f9b3 32d8 	ldrsh.w	r3, [r3, #728]	; 0x2d8
 8006cf6:	f44f 711b 	mov.w	r1, #620	; 0x26c
 8006cfa:	4618      	mov	r0, r3
 8006cfc:	f7fd fcdf 	bl	80046be <gimbal_get_ecd_rel_angle>
 8006d00:	4603      	mov	r3, r0
 8006d02:	ee07 3a90 	vmov	s15, r3
			motor_data[yaw_id].tx_data = pid_dual_loop_control(feedforward(&motor_data[yaw_id].motor_info.ff, a1),//pid+ff
 8006d06:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8006d0a:	ed9f 2a7b 	vldr	s4, [pc, #492]	; 8006ef8 <set_motor_can_volt+0x23c>
 8006d0e:	eddf 1a7b 	vldr	s3, [pc, #492]	; 8006efc <set_motor_can_volt+0x240>
 8006d12:	ed9f 1a7b 	vldr	s2, [pc, #492]	; 8006f00 <set_motor_can_volt+0x244>
 8006d16:	eddf 0a7b 	vldr	s1, [pc, #492]	; 8006f04 <set_motor_can_volt+0x248>
 8006d1a:	eeb0 0a67 	vmov.f32	s0, s15
 8006d1e:	f7fc f963 	bl	8002fe8 <in_out_map>
 8006d22:	eeb0 7a40 	vmov.f32	s14, s0
														  			 -4095,4095,-PI,PI),
														  motor_data[yaw_id].motor_feedback.rx_rpm);
 8006d26:	4b73      	ldr	r3, [pc, #460]	; (8006ef4 <set_motor_can_volt+0x238>)
 8006d28:	f9b3 32da 	ldrsh.w	r3, [r3, #730]	; 0x2da
			motor_data[yaw_id].tx_data = pid_dual_loop_control(feedforward(&motor_data[yaw_id].motor_info.ff, a1),//pid+ff
 8006d2c:	ee07 3a90 	vmov	s15, r3
 8006d30:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8006d34:	eeb0 1a67 	vmov.f32	s2, s15
 8006d38:	eef0 0a47 	vmov.f32	s1, s14
 8006d3c:	4972      	ldr	r1, [pc, #456]	; (8006f08 <set_motor_can_volt+0x24c>)
 8006d3e:	4873      	ldr	r0, [pc, #460]	; (8006f0c <set_motor_can_volt+0x250>)
 8006d40:	eeb0 0a48 	vmov.f32	s0, s16
 8006d44:	f7fc f82a 	bl	8002d9c <pid_dual_loop_control>
 8006d48:	eef0 7a40 	vmov.f32	s15, s0
 8006d4c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8006d50:	ee17 2a90 	vmov	r2, s15
 8006d54:	4b67      	ldr	r3, [pc, #412]	; (8006ef4 <set_motor_can_volt+0x238>)
 8006d56:	f8c3 22e0 	str.w	r2, [r3, #736]	; 0x2e0
			motor_data[pitch_id].tx_data = pid_dual_loop_control(feedforward(&motor_data[pitch_id].motor_info.ff, a2),//pid+ff
 8006d5a:	ed97 0a04 	vldr	s0, [r7, #16]
 8006d5e:	486c      	ldr	r0, [pc, #432]	; (8006f10 <set_motor_can_volt+0x254>)
 8006d60:	f7fb ff0b 	bl	8002b7a <feedforward>
 8006d64:	eeb0 8a40 	vmov.f32	s16, s0
														  &(motor_data[pitch_id].motor_info.f_pid),
														  &(motor_data[pitch_id].motor_info.s_pid),
                                    					  in_out_map(gimbal_get_ecd_rel_angle(motor_data[pitch_id].motor_feedback.rx_angle, PITCH_ECD_CENTER),
 8006d68:	4b62      	ldr	r3, [pc, #392]	; (8006ef4 <set_motor_can_volt+0x238>)
 8006d6a:	f9b3 336c 	ldrsh.w	r3, [r3, #876]	; 0x36c
 8006d6e:	f640 51ac 	movw	r1, #3500	; 0xdac
 8006d72:	4618      	mov	r0, r3
 8006d74:	f7fd fca3 	bl	80046be <gimbal_get_ecd_rel_angle>
 8006d78:	4603      	mov	r3, r0
 8006d7a:	ee07 3a90 	vmov	s15, r3
			motor_data[pitch_id].tx_data = pid_dual_loop_control(feedforward(&motor_data[pitch_id].motor_info.ff, a2),//pid+ff
 8006d7e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8006d82:	ed9f 2a5d 	vldr	s4, [pc, #372]	; 8006ef8 <set_motor_can_volt+0x23c>
 8006d86:	eddf 1a5d 	vldr	s3, [pc, #372]	; 8006efc <set_motor_can_volt+0x240>
 8006d8a:	ed9f 1a5d 	vldr	s2, [pc, #372]	; 8006f00 <set_motor_can_volt+0x244>
 8006d8e:	eddf 0a5d 	vldr	s1, [pc, #372]	; 8006f04 <set_motor_can_volt+0x248>
 8006d92:	eeb0 0a67 	vmov.f32	s0, s15
 8006d96:	f7fc f927 	bl	8002fe8 <in_out_map>
 8006d9a:	eeb0 7a40 	vmov.f32	s14, s0
																     -4095,4095,-PI,PI),
														  motor_data[pitch_id].motor_feedback.rx_rpm);
 8006d9e:	4b55      	ldr	r3, [pc, #340]	; (8006ef4 <set_motor_can_volt+0x238>)
 8006da0:	f9b3 336e 	ldrsh.w	r3, [r3, #878]	; 0x36e
			motor_data[pitch_id].tx_data = pid_dual_loop_control(feedforward(&motor_data[pitch_id].motor_info.ff, a2),//pid+ff
 8006da4:	ee07 3a90 	vmov	s15, r3
 8006da8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8006dac:	eeb0 1a67 	vmov.f32	s2, s15
 8006db0:	eef0 0a47 	vmov.f32	s1, s14
 8006db4:	4957      	ldr	r1, [pc, #348]	; (8006f14 <set_motor_can_volt+0x258>)
 8006db6:	4858      	ldr	r0, [pc, #352]	; (8006f18 <set_motor_can_volt+0x25c>)
 8006db8:	eeb0 0a48 	vmov.f32	s0, s16
 8006dbc:	f7fb ffee 	bl	8002d9c <pid_dual_loop_control>
 8006dc0:	eef0 7a40 	vmov.f32	s15, s0
 8006dc4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8006dc8:	ee17 2a90 	vmov	r2, s15
 8006dcc:	4b49      	ldr	r3, [pc, #292]	; (8006ef4 <set_motor_can_volt+0x238>)
 8006dce:	f8c3 2374 	str.w	r2, [r3, #884]	; 0x374
 8006dd2:	e086      	b.n	8006ee2 <set_motor_can_volt+0x226>
		}
	else if(control_indicator == DUAL_LOOP_PID_CONTROL && mode == GYRO_MODE){
 8006dd4:	687b      	ldr	r3, [r7, #4]
 8006dd6:	2b01      	cmp	r3, #1
 8006dd8:	d163      	bne.n	8006ea2 <set_motor_can_volt+0x1e6>
 8006dda:	78fb      	ldrb	r3, [r7, #3]
 8006ddc:	2b00      	cmp	r3, #0
 8006dde:	d160      	bne.n	8006ea2 <set_motor_can_volt+0x1e6>
			motor_data[yaw_id].tx_data = pid_dual_loop_control(feedforward(&motor_data[yaw_id].motor_info.ff, a1),//pid+ff
 8006de0:	ed97 0a05 	vldr	s0, [r7, #20]
 8006de4:	4842      	ldr	r0, [pc, #264]	; (8006ef0 <set_motor_can_volt+0x234>)
 8006de6:	f7fb fec8 	bl	8002b7a <feedforward>
 8006dea:	eef0 6a40 	vmov.f32	s13, s0
 8006dee:	4b4b      	ldr	r3, [pc, #300]	; (8006f1c <set_motor_can_volt+0x260>)
 8006df0:	edd3 7a05 	vldr	s15, [r3, #20]
														  &(motor_data[yaw_id].motor_info.f_pid),
														  &(motor_data[yaw_id].motor_info.s_pid),
														  gimbal.yaw_cur_abs_angle,
														  motor_data[yaw_id].motor_feedback.rx_rpm);//pid+ff
 8006df4:	4b3f      	ldr	r3, [pc, #252]	; (8006ef4 <set_motor_can_volt+0x238>)
 8006df6:	f9b3 32da 	ldrsh.w	r3, [r3, #730]	; 0x2da
			motor_data[yaw_id].tx_data = pid_dual_loop_control(feedforward(&motor_data[yaw_id].motor_info.ff, a1),//pid+ff
 8006dfa:	ee07 3a10 	vmov	s14, r3
 8006dfe:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8006e02:	eeb0 1a47 	vmov.f32	s2, s14
 8006e06:	eef0 0a67 	vmov.f32	s1, s15
 8006e0a:	493f      	ldr	r1, [pc, #252]	; (8006f08 <set_motor_can_volt+0x24c>)
 8006e0c:	483f      	ldr	r0, [pc, #252]	; (8006f0c <set_motor_can_volt+0x250>)
 8006e0e:	eeb0 0a66 	vmov.f32	s0, s13
 8006e12:	f7fb ffc3 	bl	8002d9c <pid_dual_loop_control>
 8006e16:	eef0 7a40 	vmov.f32	s15, s0
 8006e1a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8006e1e:	ee17 2a90 	vmov	r2, s15
 8006e22:	4b34      	ldr	r3, [pc, #208]	; (8006ef4 <set_motor_can_volt+0x238>)
 8006e24:	f8c3 22e0 	str.w	r2, [r3, #736]	; 0x2e0
			motor_data[pitch_id].tx_data = pid_dual_loop_control(feedforward(&motor_data[pitch_id].motor_info.ff, a2),//pid+ff, pitch always use rel angle from encoder
 8006e28:	ed97 0a04 	vldr	s0, [r7, #16]
 8006e2c:	4838      	ldr	r0, [pc, #224]	; (8006f10 <set_motor_can_volt+0x254>)
 8006e2e:	f7fb fea4 	bl	8002b7a <feedforward>
 8006e32:	eeb0 8a40 	vmov.f32	s16, s0
														  &(motor_data[pitch_id].motor_info.f_pid),
														  &(motor_data[pitch_id].motor_info.s_pid),
														  in_out_map(gimbal_get_ecd_rel_angle(motor_data[pitch_id].motor_feedback.rx_angle, PITCH_ECD_CENTER),
 8006e36:	4b2f      	ldr	r3, [pc, #188]	; (8006ef4 <set_motor_can_volt+0x238>)
 8006e38:	f9b3 336c 	ldrsh.w	r3, [r3, #876]	; 0x36c
 8006e3c:	f640 51ac 	movw	r1, #3500	; 0xdac
 8006e40:	4618      	mov	r0, r3
 8006e42:	f7fd fc3c 	bl	80046be <gimbal_get_ecd_rel_angle>
 8006e46:	4603      	mov	r3, r0
 8006e48:	ee07 3a90 	vmov	s15, r3
			motor_data[pitch_id].tx_data = pid_dual_loop_control(feedforward(&motor_data[pitch_id].motor_info.ff, a2),//pid+ff, pitch always use rel angle from encoder
 8006e4c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8006e50:	ed9f 2a29 	vldr	s4, [pc, #164]	; 8006ef8 <set_motor_can_volt+0x23c>
 8006e54:	eddf 1a29 	vldr	s3, [pc, #164]	; 8006efc <set_motor_can_volt+0x240>
 8006e58:	ed9f 1a29 	vldr	s2, [pc, #164]	; 8006f00 <set_motor_can_volt+0x244>
 8006e5c:	eddf 0a29 	vldr	s1, [pc, #164]	; 8006f04 <set_motor_can_volt+0x248>
 8006e60:	eeb0 0a67 	vmov.f32	s0, s15
 8006e64:	f7fc f8c0 	bl	8002fe8 <in_out_map>
 8006e68:	eeb0 7a40 	vmov.f32	s14, s0
														  		     -4095,4095,-PI,PI),
														  motor_data[pitch_id].motor_feedback.rx_rpm);//pid+ff
 8006e6c:	4b21      	ldr	r3, [pc, #132]	; (8006ef4 <set_motor_can_volt+0x238>)
 8006e6e:	f9b3 336e 	ldrsh.w	r3, [r3, #878]	; 0x36e
			motor_data[pitch_id].tx_data = pid_dual_loop_control(feedforward(&motor_data[pitch_id].motor_info.ff, a2),//pid+ff, pitch always use rel angle from encoder
 8006e72:	ee07 3a90 	vmov	s15, r3
 8006e76:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8006e7a:	eeb0 1a67 	vmov.f32	s2, s15
 8006e7e:	eef0 0a47 	vmov.f32	s1, s14
 8006e82:	4924      	ldr	r1, [pc, #144]	; (8006f14 <set_motor_can_volt+0x258>)
 8006e84:	4824      	ldr	r0, [pc, #144]	; (8006f18 <set_motor_can_volt+0x25c>)
 8006e86:	eeb0 0a48 	vmov.f32	s0, s16
 8006e8a:	f7fb ff87 	bl	8002d9c <pid_dual_loop_control>
 8006e8e:	eef0 7a40 	vmov.f32	s15, s0
 8006e92:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8006e96:	ee17 2a90 	vmov	r2, s15
 8006e9a:	4b16      	ldr	r3, [pc, #88]	; (8006ef4 <set_motor_can_volt+0x238>)
 8006e9c:	f8c3 2374 	str.w	r2, [r3, #884]	; 0x374
 8006ea0:	e01f      	b.n	8006ee2 <set_motor_can_volt+0x226>


	}
	else if(control_indicator == SINGLE_LOOP_PID_CONTROL){
 8006ea2:	687b      	ldr	r3, [r7, #4]
 8006ea4:	2b00      	cmp	r3, #0
 8006ea6:	d11c      	bne.n	8006ee2 <set_motor_can_volt+0x226>
			// only for spd control, dual loop control in the shoot app
			motor_data[mag_2006_id].tx_data = pid_single_loop_control(v3,
 8006ea8:	68fb      	ldr	r3, [r7, #12]
 8006eaa:	ee07 3a90 	vmov	s15, r3
 8006eae:	eef8 7ae7 	vcvt.f32.s32	s15, s15
															&(motor_data[mag_2006_id].motor_info.s_pid),
														      motor_data[mag_2006_id].motor_feedback.rx_rpm);
 8006eb2:	4b10      	ldr	r3, [pc, #64]	; (8006ef4 <set_motor_can_volt+0x238>)
 8006eb4:	f9b3 3402 	ldrsh.w	r3, [r3, #1026]	; 0x402
			motor_data[mag_2006_id].tx_data = pid_single_loop_control(v3,
 8006eb8:	ee07 3a10 	vmov	s14, r3
 8006ebc:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8006ec0:	eef0 0a47 	vmov.f32	s1, s14
 8006ec4:	4816      	ldr	r0, [pc, #88]	; (8006f20 <set_motor_can_volt+0x264>)
 8006ec6:	eeb0 0a67 	vmov.f32	s0, s15
 8006eca:	f7fb ff51 	bl	8002d70 <pid_single_loop_control>
 8006ece:	eef0 7a40 	vmov.f32	s15, s0
 8006ed2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8006ed6:	ee17 2a90 	vmov	r2, s15
 8006eda:	4b06      	ldr	r3, [pc, #24]	; (8006ef4 <set_motor_can_volt+0x238>)
 8006edc:	f8c3 2408 	str.w	r2, [r3, #1032]	; 0x408
			/* not applied */
//			motor_data[7].tx_data = pid_single_loop_control(v4,
//															motor_data[7].motor_info.f_pid,
//															motor_data[7].motor_feedback.rx_rpm);
		}
}
 8006ee0:	e7ff      	b.n	8006ee2 <set_motor_can_volt+0x226>
 8006ee2:	bf00      	nop
 8006ee4:	3718      	adds	r7, #24
 8006ee6:	46bd      	mov	sp, r7
 8006ee8:	ecbd 8b02 	vpop	{d8}
 8006eec:	bd80      	pop	{r7, pc}
 8006eee:	bf00      	nop
 8006ef0:	20005544 	.word	0x20005544
 8006ef4:	20005278 	.word	0x20005278
 8006ef8:	40490fdb 	.word	0x40490fdb
 8006efc:	c0490fdb 	.word	0xc0490fdb
 8006f00:	457ff000 	.word	0x457ff000
 8006f04:	c57ff000 	.word	0xc57ff000
 8006f08:	20005508 	.word	0x20005508
 8006f0c:	200054cc 	.word	0x200054cc
 8006f10:	200055d8 	.word	0x200055d8
 8006f14:	2000559c 	.word	0x2000559c
 8006f18:	20005560 	.word	0x20005560
 8006f1c:	200047c0 	.word	0x200047c0
 8006f20:	20005630 	.word	0x20005630

08006f24 <set_motor_can_current>:



void set_motor_can_current(int32_t v1, int32_t v2, int32_t v3, int32_t v4, int32_t control_indicator){
 8006f24:	b580      	push	{r7, lr}
 8006f26:	b084      	sub	sp, #16
 8006f28:	af00      	add	r7, sp, #0
 8006f2a:	60f8      	str	r0, [r7, #12]
 8006f2c:	60b9      	str	r1, [r7, #8]
 8006f2e:	607a      	str	r2, [r7, #4]
 8006f30:	603b      	str	r3, [r7, #0]
	if(control_indicator == DUAL_LOOP_PID_CONTROL){// only for hero magazine
 8006f32:	69bb      	ldr	r3, [r7, #24]
 8006f34:	2b01      	cmp	r3, #1
 8006f36:	f000 80ac 	beq.w	8007092 <set_motor_can_current+0x16e>
		/* implemented in shoot app */
	}
	else if(control_indicator == SINGLE_LOOP_SHOOT_CONTROL){
 8006f3a:	69bb      	ldr	r3, [r7, #24]
 8006f3c:	2b02      	cmp	r3, #2
 8006f3e:	d138      	bne.n	8006fb2 <set_motor_can_current+0x8e>
		motor_data[fric_left_id].tx_data = pid_single_loop_control(v1,
 8006f40:	68fb      	ldr	r3, [r7, #12]
 8006f42:	ee07 3a90 	vmov	s15, r3
 8006f46:	eef8 7ae7 	vcvt.f32.s32	s15, s15
																&(motor_data[fric_left_id].motor_info.f_pid),
															    motor_data[fric_left_id].motor_feedback.rx_current);
 8006f4a:	4b54      	ldr	r3, [pc, #336]	; (800709c <set_motor_can_current+0x178>)
 8006f4c:	f9b3 308c 	ldrsh.w	r3, [r3, #140]	; 0x8c
		motor_data[fric_left_id].tx_data = pid_single_loop_control(v1,
 8006f50:	ee07 3a10 	vmov	s14, r3
 8006f54:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8006f58:	eef0 0a47 	vmov.f32	s1, s14
 8006f5c:	4850      	ldr	r0, [pc, #320]	; (80070a0 <set_motor_can_current+0x17c>)
 8006f5e:	eeb0 0a67 	vmov.f32	s0, s15
 8006f62:	f7fb ff05 	bl	8002d70 <pid_single_loop_control>
 8006f66:	eef0 7a40 	vmov.f32	s15, s0
 8006f6a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8006f6e:	ee17 2a90 	vmov	r2, s15
 8006f72:	4b4a      	ldr	r3, [pc, #296]	; (800709c <set_motor_can_current+0x178>)
 8006f74:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
		motor_data[fric_right_id].tx_data = pid_single_loop_control(v2,
 8006f78:	68bb      	ldr	r3, [r7, #8]
 8006f7a:	ee07 3a90 	vmov	s15, r3
 8006f7e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
																&(motor_data[fric_right_id].motor_info.f_pid),
																motor_data[fric_right_id].motor_feedback.rx_current);
 8006f82:	4b46      	ldr	r3, [pc, #280]	; (800709c <set_motor_can_current+0x178>)
 8006f84:	f9b3 3120 	ldrsh.w	r3, [r3, #288]	; 0x120
		motor_data[fric_right_id].tx_data = pid_single_loop_control(v2,
 8006f88:	ee07 3a10 	vmov	s14, r3
 8006f8c:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8006f90:	eef0 0a47 	vmov.f32	s1, s14
 8006f94:	4843      	ldr	r0, [pc, #268]	; (80070a4 <set_motor_can_current+0x180>)
 8006f96:	eeb0 0a67 	vmov.f32	s0, s15
 8006f9a:	f7fb fee9 	bl	8002d70 <pid_single_loop_control>
 8006f9e:	eef0 7a40 	vmov.f32	s15, s0
 8006fa2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8006fa6:	ee17 2a90 	vmov	r2, s15
 8006faa:	4b3c      	ldr	r3, [pc, #240]	; (800709c <set_motor_can_current+0x178>)
 8006fac:	f8c3 2124 	str.w	r2, [r3, #292]	; 0x124
													    motor_data[wheel_id3].motor_feedback.rx_rpm);
		motor_data[wheel_id4].tx_data = pid_single_loop_control(v4,
														&(motor_data[wheel_id4].motor_info.f_pid),
													    motor_data[wheel_id4].motor_feedback.rx_rpm);
	}
}
 8006fb0:	e06f      	b.n	8007092 <set_motor_can_current+0x16e>
		motor_data[wheel_id1].tx_data = pid_single_loop_control(v1,
 8006fb2:	68fb      	ldr	r3, [r7, #12]
 8006fb4:	ee07 3a90 	vmov	s15, r3
 8006fb8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
													    motor_data[wheel_id1].motor_feedback.rx_rpm);
 8006fbc:	4b37      	ldr	r3, [pc, #220]	; (800709c <set_motor_can_current+0x178>)
 8006fbe:	f9b3 308a 	ldrsh.w	r3, [r3, #138]	; 0x8a
		motor_data[wheel_id1].tx_data = pid_single_loop_control(v1,
 8006fc2:	ee07 3a10 	vmov	s14, r3
 8006fc6:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8006fca:	eef0 0a47 	vmov.f32	s1, s14
 8006fce:	4834      	ldr	r0, [pc, #208]	; (80070a0 <set_motor_can_current+0x17c>)
 8006fd0:	eeb0 0a67 	vmov.f32	s0, s15
 8006fd4:	f7fb fecc 	bl	8002d70 <pid_single_loop_control>
 8006fd8:	eef0 7a40 	vmov.f32	s15, s0
 8006fdc:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8006fe0:	ee17 2a90 	vmov	r2, s15
 8006fe4:	4b2d      	ldr	r3, [pc, #180]	; (800709c <set_motor_can_current+0x178>)
 8006fe6:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
		motor_data[wheel_id2].tx_data = pid_single_loop_control(v2,
 8006fea:	68bb      	ldr	r3, [r7, #8]
 8006fec:	ee07 3a90 	vmov	s15, r3
 8006ff0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
													    motor_data[wheel_id2].motor_feedback.rx_rpm);
 8006ff4:	4b29      	ldr	r3, [pc, #164]	; (800709c <set_motor_can_current+0x178>)
 8006ff6:	f9b3 311e 	ldrsh.w	r3, [r3, #286]	; 0x11e
		motor_data[wheel_id2].tx_data = pid_single_loop_control(v2,
 8006ffa:	ee07 3a10 	vmov	s14, r3
 8006ffe:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8007002:	eef0 0a47 	vmov.f32	s1, s14
 8007006:	4827      	ldr	r0, [pc, #156]	; (80070a4 <set_motor_can_current+0x180>)
 8007008:	eeb0 0a67 	vmov.f32	s0, s15
 800700c:	f7fb feb0 	bl	8002d70 <pid_single_loop_control>
 8007010:	eef0 7a40 	vmov.f32	s15, s0
 8007014:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8007018:	ee17 2a90 	vmov	r2, s15
 800701c:	4b1f      	ldr	r3, [pc, #124]	; (800709c <set_motor_can_current+0x178>)
 800701e:	f8c3 2124 	str.w	r2, [r3, #292]	; 0x124
		motor_data[wheel_id3].tx_data = pid_single_loop_control(v3,
 8007022:	687b      	ldr	r3, [r7, #4]
 8007024:	ee07 3a90 	vmov	s15, r3
 8007028:	eef8 7ae7 	vcvt.f32.s32	s15, s15
													    motor_data[wheel_id3].motor_feedback.rx_rpm);
 800702c:	4b1b      	ldr	r3, [pc, #108]	; (800709c <set_motor_can_current+0x178>)
 800702e:	f9b3 31b2 	ldrsh.w	r3, [r3, #434]	; 0x1b2
		motor_data[wheel_id3].tx_data = pid_single_loop_control(v3,
 8007032:	ee07 3a10 	vmov	s14, r3
 8007036:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800703a:	eef0 0a47 	vmov.f32	s1, s14
 800703e:	481a      	ldr	r0, [pc, #104]	; (80070a8 <set_motor_can_current+0x184>)
 8007040:	eeb0 0a67 	vmov.f32	s0, s15
 8007044:	f7fb fe94 	bl	8002d70 <pid_single_loop_control>
 8007048:	eef0 7a40 	vmov.f32	s15, s0
 800704c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8007050:	ee17 2a90 	vmov	r2, s15
 8007054:	4b11      	ldr	r3, [pc, #68]	; (800709c <set_motor_can_current+0x178>)
 8007056:	f8c3 21b8 	str.w	r2, [r3, #440]	; 0x1b8
		motor_data[wheel_id4].tx_data = pid_single_loop_control(v4,
 800705a:	683b      	ldr	r3, [r7, #0]
 800705c:	ee07 3a90 	vmov	s15, r3
 8007060:	eef8 7ae7 	vcvt.f32.s32	s15, s15
													    motor_data[wheel_id4].motor_feedback.rx_rpm);
 8007064:	4b0d      	ldr	r3, [pc, #52]	; (800709c <set_motor_can_current+0x178>)
 8007066:	f9b3 3246 	ldrsh.w	r3, [r3, #582]	; 0x246
		motor_data[wheel_id4].tx_data = pid_single_loop_control(v4,
 800706a:	ee07 3a10 	vmov	s14, r3
 800706e:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8007072:	eef0 0a47 	vmov.f32	s1, s14
 8007076:	480d      	ldr	r0, [pc, #52]	; (80070ac <set_motor_can_current+0x188>)
 8007078:	eeb0 0a67 	vmov.f32	s0, s15
 800707c:	f7fb fe78 	bl	8002d70 <pid_single_loop_control>
 8007080:	eef0 7a40 	vmov.f32	s15, s0
 8007084:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8007088:	ee17 2a90 	vmov	r2, s15
 800708c:	4b03      	ldr	r3, [pc, #12]	; (800709c <set_motor_can_current+0x178>)
 800708e:	f8c3 224c 	str.w	r2, [r3, #588]	; 0x24c
}
 8007092:	bf00      	nop
 8007094:	3710      	adds	r7, #16
 8007096:	46bd      	mov	sp, r7
 8007098:	bd80      	pop	{r7, pc}
 800709a:	bf00      	nop
 800709c:	20005278 	.word	0x20005278
 80070a0:	2000527c 	.word	0x2000527c
 80070a4:	20005310 	.word	0x20005310
 80070a8:	200053a4 	.word	0x200053a4
 80070ac:	20005438 	.word	0x20005438

080070b0 <BMI088_init>:
    {BMI088_GYRO_INT3_INT4_IO_MAP, BMI088_GYRO_DRDY_IO_INT3, BMI088_GYRO_INT3_INT4_IO_MAP_ERROR}

};

uint8_t BMI088_init(void)
{
 80070b0:	b580      	push	{r7, lr}
 80070b2:	b082      	sub	sp, #8
 80070b4:	af00      	add	r7, sp, #0
    uint8_t ERROR = BMI088_NO_ERROR;
 80070b6:	2300      	movs	r3, #0
 80070b8:	71fb      	strb	r3, [r7, #7]
    // GPIO and SPI  Init .
    BMI088_GPIO_Init();
 80070ba:	f000 fd5b 	bl	8007b74 <BMI088_GPIO_Init>
    BMI088_Com_Init();
 80070be:	f000 fd60 	bl	8007b82 <BMI088_Com_Init>

    // self test pass and init
    if (bmi088_accel_self_test() != BMI088_NO_ERROR)
 80070c2:	f000 f975 	bl	80073b0 <bmi088_accel_self_test>
 80070c6:	4603      	mov	r3, r0
 80070c8:	2b00      	cmp	r3, #0
 80070ca:	d004      	beq.n	80070d6 <BMI088_init+0x26>
    {
        ERROR |= BMI088_SELF_TEST_ACCEL_ERROR;
 80070cc:	79fb      	ldrb	r3, [r7, #7]
 80070ce:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80070d2:	71fb      	strb	r3, [r7, #7]
 80070d4:	e006      	b.n	80070e4 <BMI088_init+0x34>
    }
    else
    {
        ERROR |= bmi088_accel_init();
 80070d6:	f000 f81b 	bl	8007110 <bmi088_accel_init>
 80070da:	4603      	mov	r3, r0
 80070dc:	461a      	mov	r2, r3
 80070de:	79fb      	ldrb	r3, [r7, #7]
 80070e0:	4313      	orrs	r3, r2
 80070e2:	71fb      	strb	r3, [r7, #7]
    }

    if (bmi088_gyro_self_test() != BMI088_NO_ERROR)
 80070e4:	f000 fb38 	bl	8007758 <bmi088_gyro_self_test>
 80070e8:	4603      	mov	r3, r0
 80070ea:	2b00      	cmp	r3, #0
 80070ec:	d004      	beq.n	80070f8 <BMI088_init+0x48>
    {
        ERROR |= BMI088_SELF_TEST_GYRO_ERROR;
 80070ee:	79fb      	ldrb	r3, [r7, #7]
 80070f0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80070f4:	71fb      	strb	r3, [r7, #7]
 80070f6:	e006      	b.n	8007106 <BMI088_init+0x56>
    }
    else
    {
        ERROR |= bmi088_gyro_init();
 80070f8:	f000 f8c2 	bl	8007280 <bmi088_gyro_init>
 80070fc:	4603      	mov	r3, r0
 80070fe:	461a      	mov	r2, r3
 8007100:	79fb      	ldrb	r3, [r7, #7]
 8007102:	4313      	orrs	r3, r2
 8007104:	71fb      	strb	r3, [r7, #7]
    }
    return ERROR;
 8007106:	79fb      	ldrb	r3, [r7, #7]
}
 8007108:	4618      	mov	r0, r3
 800710a:	3708      	adds	r7, #8
 800710c:	46bd      	mov	sp, r7
 800710e:	bd80      	pop	{r7, pc}

08007110 <bmi088_accel_init>:

uint8_t bmi088_accel_init(void)
{
 8007110:	b580      	push	{r7, lr}
 8007112:	b082      	sub	sp, #8
 8007114:	af00      	add	r7, sp, #0
    uint8_t res = 0;
 8007116:	2300      	movs	r3, #0
 8007118:	71bb      	strb	r3, [r7, #6]
    uint8_t write_reg_num = 0;
 800711a:	2300      	movs	r3, #0
 800711c:	71fb      	strb	r3, [r7, #7]

    //check commiunication
    BMI088_ACCEL_Read_Single_Reg(BMI088_ACC_CHIP_ID, res);
 800711e:	f000 fd89 	bl	8007c34 <BMI088_ACCEL_NS_L>
 8007122:	2080      	movs	r0, #128	; 0x80
 8007124:	f000 fdb6 	bl	8007c94 <BMI088_Read_Write_Byte>
 8007128:	2055      	movs	r0, #85	; 0x55
 800712a:	f000 fdb3 	bl	8007c94 <BMI088_Read_Write_Byte>
 800712e:	2055      	movs	r0, #85	; 0x55
 8007130:	f000 fdb0 	bl	8007c94 <BMI088_Read_Write_Byte>
 8007134:	4603      	mov	r3, r0
 8007136:	71bb      	strb	r3, [r7, #6]
 8007138:	f000 fd88 	bl	8007c4c <BMI088_ACCEL_NS_H>
    BMI088_Delay_us(BMI088_COM_WAIT_SENSOR_TIME);
 800713c:	2096      	movs	r0, #150	; 0x96
 800713e:	f000 fd35 	bl	8007bac <BMI088_Delay_us>
    BMI088_ACCEL_Read_Single_Reg(BMI088_ACC_CHIP_ID, res);
 8007142:	f000 fd77 	bl	8007c34 <BMI088_ACCEL_NS_L>
 8007146:	2080      	movs	r0, #128	; 0x80
 8007148:	f000 fda4 	bl	8007c94 <BMI088_Read_Write_Byte>
 800714c:	2055      	movs	r0, #85	; 0x55
 800714e:	f000 fda1 	bl	8007c94 <BMI088_Read_Write_Byte>
 8007152:	2055      	movs	r0, #85	; 0x55
 8007154:	f000 fd9e 	bl	8007c94 <BMI088_Read_Write_Byte>
 8007158:	4603      	mov	r3, r0
 800715a:	71bb      	strb	r3, [r7, #6]
 800715c:	f000 fd76 	bl	8007c4c <BMI088_ACCEL_NS_H>
    BMI088_Delay_us(BMI088_COM_WAIT_SENSOR_TIME);
 8007160:	2096      	movs	r0, #150	; 0x96
 8007162:	f000 fd23 	bl	8007bac <BMI088_Delay_us>

    //accel software reset
    BMI088_ACCEL_Write_Single_Reg(BMI088_ACC_SOFTRESET, BMI088_ACC_SOFTRESET_VALUE);
 8007166:	f000 fd65 	bl	8007c34 <BMI088_ACCEL_NS_L>
 800716a:	21b6      	movs	r1, #182	; 0xb6
 800716c:	207e      	movs	r0, #126	; 0x7e
 800716e:	f000 fcb0 	bl	8007ad2 <BMI088_Write_Single_Reg>
 8007172:	f000 fd6b 	bl	8007c4c <BMI088_ACCEL_NS_H>
    BMI088_Delay_ms(BMI088_LONG_DELAY_TIME);
 8007176:	2050      	movs	r0, #80	; 0x50
 8007178:	f000 fd0a 	bl	8007b90 <BMI088_Delay_ms>

    //check commiunication is normal after reset
    BMI088_ACCEL_Read_Single_Reg(BMI088_ACC_CHIP_ID, res);
 800717c:	f000 fd5a 	bl	8007c34 <BMI088_ACCEL_NS_L>
 8007180:	2080      	movs	r0, #128	; 0x80
 8007182:	f000 fd87 	bl	8007c94 <BMI088_Read_Write_Byte>
 8007186:	2055      	movs	r0, #85	; 0x55
 8007188:	f000 fd84 	bl	8007c94 <BMI088_Read_Write_Byte>
 800718c:	2055      	movs	r0, #85	; 0x55
 800718e:	f000 fd81 	bl	8007c94 <BMI088_Read_Write_Byte>
 8007192:	4603      	mov	r3, r0
 8007194:	71bb      	strb	r3, [r7, #6]
 8007196:	f000 fd59 	bl	8007c4c <BMI088_ACCEL_NS_H>
    BMI088_Delay_us(BMI088_COM_WAIT_SENSOR_TIME);
 800719a:	2096      	movs	r0, #150	; 0x96
 800719c:	f000 fd06 	bl	8007bac <BMI088_Delay_us>
    BMI088_ACCEL_Read_Single_Reg(BMI088_ACC_CHIP_ID, res);
 80071a0:	f000 fd48 	bl	8007c34 <BMI088_ACCEL_NS_L>
 80071a4:	2080      	movs	r0, #128	; 0x80
 80071a6:	f000 fd75 	bl	8007c94 <BMI088_Read_Write_Byte>
 80071aa:	2055      	movs	r0, #85	; 0x55
 80071ac:	f000 fd72 	bl	8007c94 <BMI088_Read_Write_Byte>
 80071b0:	2055      	movs	r0, #85	; 0x55
 80071b2:	f000 fd6f 	bl	8007c94 <BMI088_Read_Write_Byte>
 80071b6:	4603      	mov	r3, r0
 80071b8:	71bb      	strb	r3, [r7, #6]
 80071ba:	f000 fd47 	bl	8007c4c <BMI088_ACCEL_NS_H>
    BMI088_Delay_us(BMI088_COM_WAIT_SENSOR_TIME);
 80071be:	2096      	movs	r0, #150	; 0x96
 80071c0:	f000 fcf4 	bl	8007bac <BMI088_Delay_us>

    // check the "who am I"
    if (res != BMI088_ACC_CHIP_ID_VALUE)
 80071c4:	79bb      	ldrb	r3, [r7, #6]
 80071c6:	2b1e      	cmp	r3, #30
 80071c8:	d001      	beq.n	80071ce <bmi088_accel_init+0xbe>
    {
        return BMI088_NO_SENSOR;
 80071ca:	23ff      	movs	r3, #255	; 0xff
 80071cc:	e052      	b.n	8007274 <bmi088_accel_init+0x164>
    }

    //set accel sonsor config and check
    for (write_reg_num = 0; write_reg_num < BMI088_Write_ACCEL_Reg_Num; write_reg_num++)
 80071ce:	2300      	movs	r3, #0
 80071d0:	71fb      	strb	r3, [r7, #7]
 80071d2:	e04b      	b.n	800726c <bmi088_accel_init+0x15c>
    {

        BMI088_ACCEL_Write_Single_Reg(write_BMI088_ACCEL_Reg_Data_ERROR[write_reg_num][0], write_BMI088_ACCEL_Reg_Data_ERROR[write_reg_num][1]);
 80071d4:	f000 fd2e 	bl	8007c34 <BMI088_ACCEL_NS_L>
 80071d8:	79fa      	ldrb	r2, [r7, #7]
 80071da:	4928      	ldr	r1, [pc, #160]	; (800727c <bmi088_accel_init+0x16c>)
 80071dc:	4613      	mov	r3, r2
 80071de:	005b      	lsls	r3, r3, #1
 80071e0:	4413      	add	r3, r2
 80071e2:	440b      	add	r3, r1
 80071e4:	7818      	ldrb	r0, [r3, #0]
 80071e6:	79fa      	ldrb	r2, [r7, #7]
 80071e8:	4924      	ldr	r1, [pc, #144]	; (800727c <bmi088_accel_init+0x16c>)
 80071ea:	4613      	mov	r3, r2
 80071ec:	005b      	lsls	r3, r3, #1
 80071ee:	4413      	add	r3, r2
 80071f0:	440b      	add	r3, r1
 80071f2:	3301      	adds	r3, #1
 80071f4:	781b      	ldrb	r3, [r3, #0]
 80071f6:	4619      	mov	r1, r3
 80071f8:	f000 fc6b 	bl	8007ad2 <BMI088_Write_Single_Reg>
 80071fc:	f000 fd26 	bl	8007c4c <BMI088_ACCEL_NS_H>
        BMI088_Delay_us(BMI088_COM_WAIT_SENSOR_TIME);
 8007200:	2096      	movs	r0, #150	; 0x96
 8007202:	f000 fcd3 	bl	8007bac <BMI088_Delay_us>

        BMI088_ACCEL_Read_Single_Reg(write_BMI088_ACCEL_Reg_Data_ERROR[write_reg_num][0], res);
 8007206:	f000 fd15 	bl	8007c34 <BMI088_ACCEL_NS_L>
 800720a:	79fa      	ldrb	r2, [r7, #7]
 800720c:	491b      	ldr	r1, [pc, #108]	; (800727c <bmi088_accel_init+0x16c>)
 800720e:	4613      	mov	r3, r2
 8007210:	005b      	lsls	r3, r3, #1
 8007212:	4413      	add	r3, r2
 8007214:	440b      	add	r3, r1
 8007216:	781b      	ldrb	r3, [r3, #0]
 8007218:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800721c:	b2db      	uxtb	r3, r3
 800721e:	4618      	mov	r0, r3
 8007220:	f000 fd38 	bl	8007c94 <BMI088_Read_Write_Byte>
 8007224:	2055      	movs	r0, #85	; 0x55
 8007226:	f000 fd35 	bl	8007c94 <BMI088_Read_Write_Byte>
 800722a:	2055      	movs	r0, #85	; 0x55
 800722c:	f000 fd32 	bl	8007c94 <BMI088_Read_Write_Byte>
 8007230:	4603      	mov	r3, r0
 8007232:	71bb      	strb	r3, [r7, #6]
 8007234:	f000 fd0a 	bl	8007c4c <BMI088_ACCEL_NS_H>
        BMI088_Delay_us(BMI088_COM_WAIT_SENSOR_TIME);
 8007238:	2096      	movs	r0, #150	; 0x96
 800723a:	f000 fcb7 	bl	8007bac <BMI088_Delay_us>

        if (res != write_BMI088_ACCEL_Reg_Data_ERROR[write_reg_num][1])
 800723e:	79fa      	ldrb	r2, [r7, #7]
 8007240:	490e      	ldr	r1, [pc, #56]	; (800727c <bmi088_accel_init+0x16c>)
 8007242:	4613      	mov	r3, r2
 8007244:	005b      	lsls	r3, r3, #1
 8007246:	4413      	add	r3, r2
 8007248:	440b      	add	r3, r1
 800724a:	3301      	adds	r3, #1
 800724c:	781b      	ldrb	r3, [r3, #0]
 800724e:	79ba      	ldrb	r2, [r7, #6]
 8007250:	429a      	cmp	r2, r3
 8007252:	d008      	beq.n	8007266 <bmi088_accel_init+0x156>
        {
            return write_BMI088_ACCEL_Reg_Data_ERROR[write_reg_num][2];
 8007254:	79fa      	ldrb	r2, [r7, #7]
 8007256:	4909      	ldr	r1, [pc, #36]	; (800727c <bmi088_accel_init+0x16c>)
 8007258:	4613      	mov	r3, r2
 800725a:	005b      	lsls	r3, r3, #1
 800725c:	4413      	add	r3, r2
 800725e:	440b      	add	r3, r1
 8007260:	3302      	adds	r3, #2
 8007262:	781b      	ldrb	r3, [r3, #0]
 8007264:	e006      	b.n	8007274 <bmi088_accel_init+0x164>
    for (write_reg_num = 0; write_reg_num < BMI088_Write_ACCEL_Reg_Num; write_reg_num++)
 8007266:	79fb      	ldrb	r3, [r7, #7]
 8007268:	3301      	adds	r3, #1
 800726a:	71fb      	strb	r3, [r7, #7]
 800726c:	79fb      	ldrb	r3, [r7, #7]
 800726e:	2b05      	cmp	r3, #5
 8007270:	d9b0      	bls.n	80071d4 <bmi088_accel_init+0xc4>
        }
    }
    return BMI088_NO_ERROR;
 8007272:	2300      	movs	r3, #0
}
 8007274:	4618      	mov	r0, r3
 8007276:	3708      	adds	r7, #8
 8007278:	46bd      	mov	sp, r7
 800727a:	bd80      	pop	{r7, pc}
 800727c:	20000014 	.word	0x20000014

08007280 <bmi088_gyro_init>:

uint8_t bmi088_gyro_init(void)
{
 8007280:	b580      	push	{r7, lr}
 8007282:	b082      	sub	sp, #8
 8007284:	af00      	add	r7, sp, #0
    uint8_t write_reg_num = 0;
 8007286:	2300      	movs	r3, #0
 8007288:	71fb      	strb	r3, [r7, #7]
    uint8_t res = 0;
 800728a:	2300      	movs	r3, #0
 800728c:	71bb      	strb	r3, [r7, #6]

    //check commiunication
    BMI088_GYRO_Read_Single_Reg(BMI088_GYRO_CHIP_ID, res);
 800728e:	f000 fce9 	bl	8007c64 <BMI088_GYRO_NS_L>
 8007292:	1dbb      	adds	r3, r7, #6
 8007294:	4619      	mov	r1, r3
 8007296:	2000      	movs	r0, #0
 8007298:	f000 fc2f 	bl	8007afa <BMI088_Read_Single_Reg>
 800729c:	f000 fcee 	bl	8007c7c <BMI088_GYRO_NS_H>
    BMI088_Delay_us(BMI088_COM_WAIT_SENSOR_TIME);
 80072a0:	2096      	movs	r0, #150	; 0x96
 80072a2:	f000 fc83 	bl	8007bac <BMI088_Delay_us>
    BMI088_GYRO_Read_Single_Reg(BMI088_GYRO_CHIP_ID, res);
 80072a6:	f000 fcdd 	bl	8007c64 <BMI088_GYRO_NS_L>
 80072aa:	1dbb      	adds	r3, r7, #6
 80072ac:	4619      	mov	r1, r3
 80072ae:	2000      	movs	r0, #0
 80072b0:	f000 fc23 	bl	8007afa <BMI088_Read_Single_Reg>
 80072b4:	f000 fce2 	bl	8007c7c <BMI088_GYRO_NS_H>
    BMI088_Delay_us(BMI088_COM_WAIT_SENSOR_TIME);
 80072b8:	2096      	movs	r0, #150	; 0x96
 80072ba:	f000 fc77 	bl	8007bac <BMI088_Delay_us>

    //reset the gyro SENSOR
    BMI088_GYRO_Write_Single_Reg(BMI088_GYRO_SOFTRESET, BMI088_GYRO_SOFTRESET_VALUE);
 80072be:	f000 fcd1 	bl	8007c64 <BMI088_GYRO_NS_L>
 80072c2:	21b6      	movs	r1, #182	; 0xb6
 80072c4:	2014      	movs	r0, #20
 80072c6:	f000 fc04 	bl	8007ad2 <BMI088_Write_Single_Reg>
 80072ca:	f000 fcd7 	bl	8007c7c <BMI088_GYRO_NS_H>
    BMI088_Delay_ms(BMI088_LONG_DELAY_TIME);
 80072ce:	2050      	movs	r0, #80	; 0x50
 80072d0:	f000 fc5e 	bl	8007b90 <BMI088_Delay_ms>
    //check commiunication is normal after reset
    BMI088_GYRO_Read_Single_Reg(BMI088_GYRO_CHIP_ID, res);
 80072d4:	f000 fcc6 	bl	8007c64 <BMI088_GYRO_NS_L>
 80072d8:	1dbb      	adds	r3, r7, #6
 80072da:	4619      	mov	r1, r3
 80072dc:	2000      	movs	r0, #0
 80072de:	f000 fc0c 	bl	8007afa <BMI088_Read_Single_Reg>
 80072e2:	f000 fccb 	bl	8007c7c <BMI088_GYRO_NS_H>
    BMI088_Delay_us(BMI088_COM_WAIT_SENSOR_TIME);
 80072e6:	2096      	movs	r0, #150	; 0x96
 80072e8:	f000 fc60 	bl	8007bac <BMI088_Delay_us>
    BMI088_GYRO_Read_Single_Reg(BMI088_GYRO_CHIP_ID, res);
 80072ec:	f000 fcba 	bl	8007c64 <BMI088_GYRO_NS_L>
 80072f0:	1dbb      	adds	r3, r7, #6
 80072f2:	4619      	mov	r1, r3
 80072f4:	2000      	movs	r0, #0
 80072f6:	f000 fc00 	bl	8007afa <BMI088_Read_Single_Reg>
 80072fa:	f000 fcbf 	bl	8007c7c <BMI088_GYRO_NS_H>
    BMI088_Delay_us(BMI088_COM_WAIT_SENSOR_TIME);
 80072fe:	2096      	movs	r0, #150	; 0x96
 8007300:	f000 fc54 	bl	8007bac <BMI088_Delay_us>

    // check the "who am I"
    if (res != BMI088_GYRO_CHIP_ID_VALUE)
 8007304:	79bb      	ldrb	r3, [r7, #6]
 8007306:	2b0f      	cmp	r3, #15
 8007308:	d001      	beq.n	800730e <bmi088_gyro_init+0x8e>
    {
        return BMI088_NO_SENSOR;
 800730a:	23ff      	movs	r3, #255	; 0xff
 800730c:	e049      	b.n	80073a2 <bmi088_gyro_init+0x122>
    }

    //set gyro sonsor config and check
    for (write_reg_num = 0; write_reg_num < BMI088_Write_GYRO_Reg_Num; write_reg_num++)
 800730e:	2300      	movs	r3, #0
 8007310:	71fb      	strb	r3, [r7, #7]
 8007312:	e042      	b.n	800739a <bmi088_gyro_init+0x11a>
    {

        BMI088_GYRO_Write_Single_Reg(write_BMI088_GYRO_Reg_Data_ERROR[write_reg_num][0], write_BMI088_GYRO_Reg_Data_ERROR[write_reg_num][1]);
 8007314:	f000 fca6 	bl	8007c64 <BMI088_GYRO_NS_L>
 8007318:	79fa      	ldrb	r2, [r7, #7]
 800731a:	4924      	ldr	r1, [pc, #144]	; (80073ac <bmi088_gyro_init+0x12c>)
 800731c:	4613      	mov	r3, r2
 800731e:	005b      	lsls	r3, r3, #1
 8007320:	4413      	add	r3, r2
 8007322:	440b      	add	r3, r1
 8007324:	7818      	ldrb	r0, [r3, #0]
 8007326:	79fa      	ldrb	r2, [r7, #7]
 8007328:	4920      	ldr	r1, [pc, #128]	; (80073ac <bmi088_gyro_init+0x12c>)
 800732a:	4613      	mov	r3, r2
 800732c:	005b      	lsls	r3, r3, #1
 800732e:	4413      	add	r3, r2
 8007330:	440b      	add	r3, r1
 8007332:	3301      	adds	r3, #1
 8007334:	781b      	ldrb	r3, [r3, #0]
 8007336:	4619      	mov	r1, r3
 8007338:	f000 fbcb 	bl	8007ad2 <BMI088_Write_Single_Reg>
 800733c:	f000 fc9e 	bl	8007c7c <BMI088_GYRO_NS_H>
        BMI088_Delay_us(BMI088_COM_WAIT_SENSOR_TIME);
 8007340:	2096      	movs	r0, #150	; 0x96
 8007342:	f000 fc33 	bl	8007bac <BMI088_Delay_us>

        BMI088_GYRO_Read_Single_Reg(write_BMI088_GYRO_Reg_Data_ERROR[write_reg_num][0], res);
 8007346:	f000 fc8d 	bl	8007c64 <BMI088_GYRO_NS_L>
 800734a:	79fa      	ldrb	r2, [r7, #7]
 800734c:	4917      	ldr	r1, [pc, #92]	; (80073ac <bmi088_gyro_init+0x12c>)
 800734e:	4613      	mov	r3, r2
 8007350:	005b      	lsls	r3, r3, #1
 8007352:	4413      	add	r3, r2
 8007354:	440b      	add	r3, r1
 8007356:	781b      	ldrb	r3, [r3, #0]
 8007358:	1dba      	adds	r2, r7, #6
 800735a:	4611      	mov	r1, r2
 800735c:	4618      	mov	r0, r3
 800735e:	f000 fbcc 	bl	8007afa <BMI088_Read_Single_Reg>
 8007362:	f000 fc8b 	bl	8007c7c <BMI088_GYRO_NS_H>
        BMI088_Delay_us(BMI088_COM_WAIT_SENSOR_TIME);
 8007366:	2096      	movs	r0, #150	; 0x96
 8007368:	f000 fc20 	bl	8007bac <BMI088_Delay_us>

        if (res != write_BMI088_GYRO_Reg_Data_ERROR[write_reg_num][1])
 800736c:	79fa      	ldrb	r2, [r7, #7]
 800736e:	490f      	ldr	r1, [pc, #60]	; (80073ac <bmi088_gyro_init+0x12c>)
 8007370:	4613      	mov	r3, r2
 8007372:	005b      	lsls	r3, r3, #1
 8007374:	4413      	add	r3, r2
 8007376:	440b      	add	r3, r1
 8007378:	3301      	adds	r3, #1
 800737a:	781a      	ldrb	r2, [r3, #0]
 800737c:	79bb      	ldrb	r3, [r7, #6]
 800737e:	429a      	cmp	r2, r3
 8007380:	d008      	beq.n	8007394 <bmi088_gyro_init+0x114>
        {
            return write_BMI088_GYRO_Reg_Data_ERROR[write_reg_num][2];
 8007382:	79fa      	ldrb	r2, [r7, #7]
 8007384:	4909      	ldr	r1, [pc, #36]	; (80073ac <bmi088_gyro_init+0x12c>)
 8007386:	4613      	mov	r3, r2
 8007388:	005b      	lsls	r3, r3, #1
 800738a:	4413      	add	r3, r2
 800738c:	440b      	add	r3, r1
 800738e:	3302      	adds	r3, #2
 8007390:	781b      	ldrb	r3, [r3, #0]
 8007392:	e006      	b.n	80073a2 <bmi088_gyro_init+0x122>
    for (write_reg_num = 0; write_reg_num < BMI088_Write_GYRO_Reg_Num; write_reg_num++)
 8007394:	79fb      	ldrb	r3, [r7, #7]
 8007396:	3301      	adds	r3, #1
 8007398:	71fb      	strb	r3, [r7, #7]
 800739a:	79fb      	ldrb	r3, [r7, #7]
 800739c:	2b05      	cmp	r3, #5
 800739e:	d9b9      	bls.n	8007314 <bmi088_gyro_init+0x94>
        }
    }

    return BMI088_NO_ERROR;
 80073a0:	2300      	movs	r3, #0
}
 80073a2:	4618      	mov	r0, r3
 80073a4:	3708      	adds	r7, #8
 80073a6:	46bd      	mov	sp, r7
 80073a8:	bd80      	pop	{r7, pc}
 80073aa:	bf00      	nop
 80073ac:	20000028 	.word	0x20000028

080073b0 <bmi088_accel_self_test>:

uint8_t bmi088_accel_self_test(void)
{
 80073b0:	b580      	push	{r7, lr}
 80073b2:	b086      	sub	sp, #24
 80073b4:	af00      	add	r7, sp, #0

    int16_t self_test_accel[2][3];

    uint8_t buf[6] = {0, 0, 0, 0, 0, 0};
 80073b6:	4ad1      	ldr	r2, [pc, #836]	; (80076fc <bmi088_accel_self_test+0x34c>)
 80073b8:	463b      	mov	r3, r7
 80073ba:	e892 0003 	ldmia.w	r2, {r0, r1}
 80073be:	6018      	str	r0, [r3, #0]
 80073c0:	3304      	adds	r3, #4
 80073c2:	8019      	strh	r1, [r3, #0]
    uint8_t res = 0;
 80073c4:	2300      	movs	r3, #0
 80073c6:	75bb      	strb	r3, [r7, #22]

    uint8_t write_reg_num = 0;
 80073c8:	2300      	movs	r3, #0
 80073ca:	75fb      	strb	r3, [r7, #23]
        {BMI088_ACC_SELF_TEST, BMI088_ACC_SELF_TEST_POSITIVE_SIGNAL, BMI088_ACC_PWR_CONF_ERROR},
        {BMI088_ACC_SELF_TEST, BMI088_ACC_SELF_TEST_NEGATIVE_SIGNAL, BMI088_ACC_PWR_CONF_ERROR}

    };
    //check commiunication is normal
    BMI088_ACCEL_Read_Single_Reg(BMI088_ACC_CHIP_ID, res);
 80073cc:	f000 fc32 	bl	8007c34 <BMI088_ACCEL_NS_L>
 80073d0:	2080      	movs	r0, #128	; 0x80
 80073d2:	f000 fc5f 	bl	8007c94 <BMI088_Read_Write_Byte>
 80073d6:	2055      	movs	r0, #85	; 0x55
 80073d8:	f000 fc5c 	bl	8007c94 <BMI088_Read_Write_Byte>
 80073dc:	2055      	movs	r0, #85	; 0x55
 80073de:	f000 fc59 	bl	8007c94 <BMI088_Read_Write_Byte>
 80073e2:	4603      	mov	r3, r0
 80073e4:	75bb      	strb	r3, [r7, #22]
 80073e6:	f000 fc31 	bl	8007c4c <BMI088_ACCEL_NS_H>
    BMI088_Delay_us(BMI088_COM_WAIT_SENSOR_TIME);
 80073ea:	2096      	movs	r0, #150	; 0x96
 80073ec:	f000 fbde 	bl	8007bac <BMI088_Delay_us>
    BMI088_ACCEL_Read_Single_Reg(BMI088_ACC_CHIP_ID, res);
 80073f0:	f000 fc20 	bl	8007c34 <BMI088_ACCEL_NS_L>
 80073f4:	2080      	movs	r0, #128	; 0x80
 80073f6:	f000 fc4d 	bl	8007c94 <BMI088_Read_Write_Byte>
 80073fa:	2055      	movs	r0, #85	; 0x55
 80073fc:	f000 fc4a 	bl	8007c94 <BMI088_Read_Write_Byte>
 8007400:	2055      	movs	r0, #85	; 0x55
 8007402:	f000 fc47 	bl	8007c94 <BMI088_Read_Write_Byte>
 8007406:	4603      	mov	r3, r0
 8007408:	75bb      	strb	r3, [r7, #22]
 800740a:	f000 fc1f 	bl	8007c4c <BMI088_ACCEL_NS_H>
    BMI088_Delay_us(BMI088_COM_WAIT_SENSOR_TIME);
 800740e:	2096      	movs	r0, #150	; 0x96
 8007410:	f000 fbcc 	bl	8007bac <BMI088_Delay_us>

    // reset  bmi088 accel SENSOR and wait for > 50ms
    BMI088_ACCEL_Write_Single_Reg(BMI088_ACC_SOFTRESET, BMI088_ACC_SOFTRESET_VALUE);
 8007414:	f000 fc0e 	bl	8007c34 <BMI088_ACCEL_NS_L>
 8007418:	21b6      	movs	r1, #182	; 0xb6
 800741a:	207e      	movs	r0, #126	; 0x7e
 800741c:	f000 fb59 	bl	8007ad2 <BMI088_Write_Single_Reg>
 8007420:	f000 fc14 	bl	8007c4c <BMI088_ACCEL_NS_H>
    BMI088_Delay_ms(BMI088_LONG_DELAY_TIME);
 8007424:	2050      	movs	r0, #80	; 0x50
 8007426:	f000 fbb3 	bl	8007b90 <BMI088_Delay_ms>

    //check commiunication is normal
    BMI088_ACCEL_Read_Single_Reg(BMI088_ACC_CHIP_ID, res);
 800742a:	f000 fc03 	bl	8007c34 <BMI088_ACCEL_NS_L>
 800742e:	2080      	movs	r0, #128	; 0x80
 8007430:	f000 fc30 	bl	8007c94 <BMI088_Read_Write_Byte>
 8007434:	2055      	movs	r0, #85	; 0x55
 8007436:	f000 fc2d 	bl	8007c94 <BMI088_Read_Write_Byte>
 800743a:	2055      	movs	r0, #85	; 0x55
 800743c:	f000 fc2a 	bl	8007c94 <BMI088_Read_Write_Byte>
 8007440:	4603      	mov	r3, r0
 8007442:	75bb      	strb	r3, [r7, #22]
 8007444:	f000 fc02 	bl	8007c4c <BMI088_ACCEL_NS_H>
    BMI088_Delay_us(BMI088_COM_WAIT_SENSOR_TIME);
 8007448:	2096      	movs	r0, #150	; 0x96
 800744a:	f000 fbaf 	bl	8007bac <BMI088_Delay_us>
    BMI088_ACCEL_Read_Single_Reg(BMI088_ACC_CHIP_ID, res);
 800744e:	f000 fbf1 	bl	8007c34 <BMI088_ACCEL_NS_L>
 8007452:	2080      	movs	r0, #128	; 0x80
 8007454:	f000 fc1e 	bl	8007c94 <BMI088_Read_Write_Byte>
 8007458:	2055      	movs	r0, #85	; 0x55
 800745a:	f000 fc1b 	bl	8007c94 <BMI088_Read_Write_Byte>
 800745e:	2055      	movs	r0, #85	; 0x55
 8007460:	f000 fc18 	bl	8007c94 <BMI088_Read_Write_Byte>
 8007464:	4603      	mov	r3, r0
 8007466:	75bb      	strb	r3, [r7, #22]
 8007468:	f000 fbf0 	bl	8007c4c <BMI088_ACCEL_NS_H>
    BMI088_Delay_us(BMI088_COM_WAIT_SENSOR_TIME);
 800746c:	2096      	movs	r0, #150	; 0x96
 800746e:	f000 fb9d 	bl	8007bac <BMI088_Delay_us>

    if (res != BMI088_ACC_CHIP_ID_VALUE)
 8007472:	7dbb      	ldrb	r3, [r7, #22]
 8007474:	2b1e      	cmp	r3, #30
 8007476:	d001      	beq.n	800747c <bmi088_accel_self_test+0xcc>
    {
        return BMI088_NO_SENSOR;
 8007478:	23ff      	movs	r3, #255	; 0xff
 800747a:	e168      	b.n	800774e <bmi088_accel_self_test+0x39e>
    }

    // set the accel register
    for (write_reg_num = 0; write_reg_num < 4; write_reg_num++)
 800747c:	2300      	movs	r3, #0
 800747e:	75fb      	strb	r3, [r7, #23]
 8007480:	e04e      	b.n	8007520 <bmi088_accel_self_test+0x170>
    {

        BMI088_ACCEL_Write_Single_Reg(write_BMI088_ACCEL_self_test_Reg_Data_ERROR[write_reg_num][0], write_BMI088_ACCEL_self_test_Reg_Data_ERROR[write_reg_num][1]);
 8007482:	f000 fbd7 	bl	8007c34 <BMI088_ACCEL_NS_L>
 8007486:	7dfa      	ldrb	r2, [r7, #23]
 8007488:	499d      	ldr	r1, [pc, #628]	; (8007700 <bmi088_accel_self_test+0x350>)
 800748a:	4613      	mov	r3, r2
 800748c:	005b      	lsls	r3, r3, #1
 800748e:	4413      	add	r3, r2
 8007490:	440b      	add	r3, r1
 8007492:	7818      	ldrb	r0, [r3, #0]
 8007494:	7dfa      	ldrb	r2, [r7, #23]
 8007496:	499a      	ldr	r1, [pc, #616]	; (8007700 <bmi088_accel_self_test+0x350>)
 8007498:	4613      	mov	r3, r2
 800749a:	005b      	lsls	r3, r3, #1
 800749c:	4413      	add	r3, r2
 800749e:	440b      	add	r3, r1
 80074a0:	3301      	adds	r3, #1
 80074a2:	781b      	ldrb	r3, [r3, #0]
 80074a4:	4619      	mov	r1, r3
 80074a6:	f000 fb14 	bl	8007ad2 <BMI088_Write_Single_Reg>
 80074aa:	f000 fbcf 	bl	8007c4c <BMI088_ACCEL_NS_H>
        BMI088_Delay_us(BMI088_COM_WAIT_SENSOR_TIME);
 80074ae:	2096      	movs	r0, #150	; 0x96
 80074b0:	f000 fb7c 	bl	8007bac <BMI088_Delay_us>

        BMI088_ACCEL_Read_Single_Reg(write_BMI088_ACCEL_self_test_Reg_Data_ERROR[write_reg_num][0], res);
 80074b4:	f000 fbbe 	bl	8007c34 <BMI088_ACCEL_NS_L>
 80074b8:	7dfa      	ldrb	r2, [r7, #23]
 80074ba:	4991      	ldr	r1, [pc, #580]	; (8007700 <bmi088_accel_self_test+0x350>)
 80074bc:	4613      	mov	r3, r2
 80074be:	005b      	lsls	r3, r3, #1
 80074c0:	4413      	add	r3, r2
 80074c2:	440b      	add	r3, r1
 80074c4:	781b      	ldrb	r3, [r3, #0]
 80074c6:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80074ca:	b2db      	uxtb	r3, r3
 80074cc:	4618      	mov	r0, r3
 80074ce:	f000 fbe1 	bl	8007c94 <BMI088_Read_Write_Byte>
 80074d2:	2055      	movs	r0, #85	; 0x55
 80074d4:	f000 fbde 	bl	8007c94 <BMI088_Read_Write_Byte>
 80074d8:	2055      	movs	r0, #85	; 0x55
 80074da:	f000 fbdb 	bl	8007c94 <BMI088_Read_Write_Byte>
 80074de:	4603      	mov	r3, r0
 80074e0:	75bb      	strb	r3, [r7, #22]
 80074e2:	f000 fbb3 	bl	8007c4c <BMI088_ACCEL_NS_H>
        BMI088_Delay_us(BMI088_COM_WAIT_SENSOR_TIME);
 80074e6:	2096      	movs	r0, #150	; 0x96
 80074e8:	f000 fb60 	bl	8007bac <BMI088_Delay_us>

        if (res != write_BMI088_ACCEL_self_test_Reg_Data_ERROR[write_reg_num][1])
 80074ec:	7dfa      	ldrb	r2, [r7, #23]
 80074ee:	4984      	ldr	r1, [pc, #528]	; (8007700 <bmi088_accel_self_test+0x350>)
 80074f0:	4613      	mov	r3, r2
 80074f2:	005b      	lsls	r3, r3, #1
 80074f4:	4413      	add	r3, r2
 80074f6:	440b      	add	r3, r1
 80074f8:	3301      	adds	r3, #1
 80074fa:	781b      	ldrb	r3, [r3, #0]
 80074fc:	7dba      	ldrb	r2, [r7, #22]
 80074fe:	429a      	cmp	r2, r3
 8007500:	d008      	beq.n	8007514 <bmi088_accel_self_test+0x164>
        {
            return write_BMI088_ACCEL_self_test_Reg_Data_ERROR[write_reg_num][2];
 8007502:	7dfa      	ldrb	r2, [r7, #23]
 8007504:	497e      	ldr	r1, [pc, #504]	; (8007700 <bmi088_accel_self_test+0x350>)
 8007506:	4613      	mov	r3, r2
 8007508:	005b      	lsls	r3, r3, #1
 800750a:	4413      	add	r3, r2
 800750c:	440b      	add	r3, r1
 800750e:	3302      	adds	r3, #2
 8007510:	781b      	ldrb	r3, [r3, #0]
 8007512:	e11c      	b.n	800774e <bmi088_accel_self_test+0x39e>
        }
        // accel conf and accel range  . the two register set need wait for > 50ms
        BMI088_Delay_ms(BMI088_LONG_DELAY_TIME);
 8007514:	2050      	movs	r0, #80	; 0x50
 8007516:	f000 fb3b 	bl	8007b90 <BMI088_Delay_ms>
    for (write_reg_num = 0; write_reg_num < 4; write_reg_num++)
 800751a:	7dfb      	ldrb	r3, [r7, #23]
 800751c:	3301      	adds	r3, #1
 800751e:	75fb      	strb	r3, [r7, #23]
 8007520:	7dfb      	ldrb	r3, [r7, #23]
 8007522:	2b03      	cmp	r3, #3
 8007524:	d9ad      	bls.n	8007482 <bmi088_accel_self_test+0xd2>
    }

    // self test include postive and negative
    for (write_reg_num = 0; write_reg_num < 2; write_reg_num++)
 8007526:	2300      	movs	r3, #0
 8007528:	75fb      	strb	r3, [r7, #23]
 800752a:	e096      	b.n	800765a <bmi088_accel_self_test+0x2aa>
    {

        BMI088_ACCEL_Write_Single_Reg(write_BMI088_ACCEL_self_test_Reg_Data_ERROR[write_reg_num + 4][0], write_BMI088_ACCEL_self_test_Reg_Data_ERROR[write_reg_num + 4][1]);
 800752c:	f000 fb82 	bl	8007c34 <BMI088_ACCEL_NS_L>
 8007530:	7dfb      	ldrb	r3, [r7, #23]
 8007532:	1d1a      	adds	r2, r3, #4
 8007534:	4972      	ldr	r1, [pc, #456]	; (8007700 <bmi088_accel_self_test+0x350>)
 8007536:	4613      	mov	r3, r2
 8007538:	005b      	lsls	r3, r3, #1
 800753a:	4413      	add	r3, r2
 800753c:	440b      	add	r3, r1
 800753e:	7818      	ldrb	r0, [r3, #0]
 8007540:	7dfb      	ldrb	r3, [r7, #23]
 8007542:	1d1a      	adds	r2, r3, #4
 8007544:	496e      	ldr	r1, [pc, #440]	; (8007700 <bmi088_accel_self_test+0x350>)
 8007546:	4613      	mov	r3, r2
 8007548:	005b      	lsls	r3, r3, #1
 800754a:	4413      	add	r3, r2
 800754c:	440b      	add	r3, r1
 800754e:	3301      	adds	r3, #1
 8007550:	781b      	ldrb	r3, [r3, #0]
 8007552:	4619      	mov	r1, r3
 8007554:	f000 fabd 	bl	8007ad2 <BMI088_Write_Single_Reg>
 8007558:	f000 fb78 	bl	8007c4c <BMI088_ACCEL_NS_H>
        BMI088_Delay_us(BMI088_COM_WAIT_SENSOR_TIME);
 800755c:	2096      	movs	r0, #150	; 0x96
 800755e:	f000 fb25 	bl	8007bac <BMI088_Delay_us>

        BMI088_ACCEL_Read_Single_Reg(write_BMI088_ACCEL_self_test_Reg_Data_ERROR[write_reg_num + 4][0], res);
 8007562:	f000 fb67 	bl	8007c34 <BMI088_ACCEL_NS_L>
 8007566:	7dfb      	ldrb	r3, [r7, #23]
 8007568:	1d1a      	adds	r2, r3, #4
 800756a:	4965      	ldr	r1, [pc, #404]	; (8007700 <bmi088_accel_self_test+0x350>)
 800756c:	4613      	mov	r3, r2
 800756e:	005b      	lsls	r3, r3, #1
 8007570:	4413      	add	r3, r2
 8007572:	440b      	add	r3, r1
 8007574:	781b      	ldrb	r3, [r3, #0]
 8007576:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800757a:	b2db      	uxtb	r3, r3
 800757c:	4618      	mov	r0, r3
 800757e:	f000 fb89 	bl	8007c94 <BMI088_Read_Write_Byte>
 8007582:	2055      	movs	r0, #85	; 0x55
 8007584:	f000 fb86 	bl	8007c94 <BMI088_Read_Write_Byte>
 8007588:	2055      	movs	r0, #85	; 0x55
 800758a:	f000 fb83 	bl	8007c94 <BMI088_Read_Write_Byte>
 800758e:	4603      	mov	r3, r0
 8007590:	75bb      	strb	r3, [r7, #22]
 8007592:	f000 fb5b 	bl	8007c4c <BMI088_ACCEL_NS_H>
        BMI088_Delay_us(BMI088_COM_WAIT_SENSOR_TIME);
 8007596:	2096      	movs	r0, #150	; 0x96
 8007598:	f000 fb08 	bl	8007bac <BMI088_Delay_us>

        if (res != write_BMI088_ACCEL_self_test_Reg_Data_ERROR[write_reg_num + 4][1])
 800759c:	7dfb      	ldrb	r3, [r7, #23]
 800759e:	1d1a      	adds	r2, r3, #4
 80075a0:	4957      	ldr	r1, [pc, #348]	; (8007700 <bmi088_accel_self_test+0x350>)
 80075a2:	4613      	mov	r3, r2
 80075a4:	005b      	lsls	r3, r3, #1
 80075a6:	4413      	add	r3, r2
 80075a8:	440b      	add	r3, r1
 80075aa:	3301      	adds	r3, #1
 80075ac:	781b      	ldrb	r3, [r3, #0]
 80075ae:	7dba      	ldrb	r2, [r7, #22]
 80075b0:	429a      	cmp	r2, r3
 80075b2:	d009      	beq.n	80075c8 <bmi088_accel_self_test+0x218>
        {
            return write_BMI088_ACCEL_self_test_Reg_Data_ERROR[write_reg_num + 4][2];
 80075b4:	7dfb      	ldrb	r3, [r7, #23]
 80075b6:	1d1a      	adds	r2, r3, #4
 80075b8:	4951      	ldr	r1, [pc, #324]	; (8007700 <bmi088_accel_self_test+0x350>)
 80075ba:	4613      	mov	r3, r2
 80075bc:	005b      	lsls	r3, r3, #1
 80075be:	4413      	add	r3, r2
 80075c0:	440b      	add	r3, r1
 80075c2:	3302      	adds	r3, #2
 80075c4:	781b      	ldrb	r3, [r3, #0]
 80075c6:	e0c2      	b.n	800774e <bmi088_accel_self_test+0x39e>
        }
        // accel conf and accel range  . the two register set need wait for > 50ms
        BMI088_Delay_ms(BMI088_LONG_DELAY_TIME);
 80075c8:	2050      	movs	r0, #80	; 0x50
 80075ca:	f000 fae1 	bl	8007b90 <BMI088_Delay_ms>

        // read response accel
        BMI088_ACCEL_Read_Muli_Reg(BMI088_ACCEL_XOUT_L, buf, 6);
 80075ce:	f000 fb31 	bl	8007c34 <BMI088_ACCEL_NS_L>
 80075d2:	2092      	movs	r0, #146	; 0x92
 80075d4:	f000 fb5e 	bl	8007c94 <BMI088_Read_Write_Byte>
 80075d8:	463b      	mov	r3, r7
 80075da:	2206      	movs	r2, #6
 80075dc:	4619      	mov	r1, r3
 80075de:	2012      	movs	r0, #18
 80075e0:	f000 faa3 	bl	8007b2a <BMI088_Read_Muli_Reg>
 80075e4:	f000 fb32 	bl	8007c4c <BMI088_ACCEL_NS_H>

        self_test_accel[write_reg_num][0] = (int16_t)((buf[1]) << 8) | buf[0];
 80075e8:	787b      	ldrb	r3, [r7, #1]
 80075ea:	021b      	lsls	r3, r3, #8
 80075ec:	b219      	sxth	r1, r3
 80075ee:	783b      	ldrb	r3, [r7, #0]
 80075f0:	b21b      	sxth	r3, r3
 80075f2:	7dfa      	ldrb	r2, [r7, #23]
 80075f4:	430b      	orrs	r3, r1
 80075f6:	b219      	sxth	r1, r3
 80075f8:	4613      	mov	r3, r2
 80075fa:	005b      	lsls	r3, r3, #1
 80075fc:	4413      	add	r3, r2
 80075fe:	005b      	lsls	r3, r3, #1
 8007600:	f107 0218 	add.w	r2, r7, #24
 8007604:	4413      	add	r3, r2
 8007606:	3b10      	subs	r3, #16
 8007608:	460a      	mov	r2, r1
 800760a:	801a      	strh	r2, [r3, #0]
        self_test_accel[write_reg_num][1] = (int16_t)((buf[3]) << 8) | buf[2];
 800760c:	78fb      	ldrb	r3, [r7, #3]
 800760e:	021b      	lsls	r3, r3, #8
 8007610:	b219      	sxth	r1, r3
 8007612:	78bb      	ldrb	r3, [r7, #2]
 8007614:	b21b      	sxth	r3, r3
 8007616:	7dfa      	ldrb	r2, [r7, #23]
 8007618:	430b      	orrs	r3, r1
 800761a:	b219      	sxth	r1, r3
 800761c:	4613      	mov	r3, r2
 800761e:	005b      	lsls	r3, r3, #1
 8007620:	4413      	add	r3, r2
 8007622:	005b      	lsls	r3, r3, #1
 8007624:	f107 0218 	add.w	r2, r7, #24
 8007628:	4413      	add	r3, r2
 800762a:	3b0e      	subs	r3, #14
 800762c:	460a      	mov	r2, r1
 800762e:	801a      	strh	r2, [r3, #0]
        self_test_accel[write_reg_num][2] = (int16_t)((buf[5]) << 8) | buf[4];
 8007630:	797b      	ldrb	r3, [r7, #5]
 8007632:	021b      	lsls	r3, r3, #8
 8007634:	b219      	sxth	r1, r3
 8007636:	793b      	ldrb	r3, [r7, #4]
 8007638:	b21b      	sxth	r3, r3
 800763a:	7dfa      	ldrb	r2, [r7, #23]
 800763c:	430b      	orrs	r3, r1
 800763e:	b219      	sxth	r1, r3
 8007640:	4613      	mov	r3, r2
 8007642:	005b      	lsls	r3, r3, #1
 8007644:	4413      	add	r3, r2
 8007646:	005b      	lsls	r3, r3, #1
 8007648:	f107 0218 	add.w	r2, r7, #24
 800764c:	4413      	add	r3, r2
 800764e:	3b0c      	subs	r3, #12
 8007650:	460a      	mov	r2, r1
 8007652:	801a      	strh	r2, [r3, #0]
    for (write_reg_num = 0; write_reg_num < 2; write_reg_num++)
 8007654:	7dfb      	ldrb	r3, [r7, #23]
 8007656:	3301      	adds	r3, #1
 8007658:	75fb      	strb	r3, [r7, #23]
 800765a:	7dfb      	ldrb	r3, [r7, #23]
 800765c:	2b01      	cmp	r3, #1
 800765e:	f67f af65 	bls.w	800752c <bmi088_accel_self_test+0x17c>
    }

    //set self test off
    BMI088_ACCEL_Write_Single_Reg(BMI088_ACC_SELF_TEST, BMI088_ACC_SELF_TEST_OFF);
 8007662:	f000 fae7 	bl	8007c34 <BMI088_ACCEL_NS_L>
 8007666:	2100      	movs	r1, #0
 8007668:	206d      	movs	r0, #109	; 0x6d
 800766a:	f000 fa32 	bl	8007ad2 <BMI088_Write_Single_Reg>
 800766e:	f000 faed 	bl	8007c4c <BMI088_ACCEL_NS_H>
    BMI088_Delay_us(BMI088_COM_WAIT_SENSOR_TIME);
 8007672:	2096      	movs	r0, #150	; 0x96
 8007674:	f000 fa9a 	bl	8007bac <BMI088_Delay_us>
    BMI088_ACCEL_Read_Single_Reg(BMI088_ACC_SELF_TEST, res);
 8007678:	f000 fadc 	bl	8007c34 <BMI088_ACCEL_NS_L>
 800767c:	20ed      	movs	r0, #237	; 0xed
 800767e:	f000 fb09 	bl	8007c94 <BMI088_Read_Write_Byte>
 8007682:	2055      	movs	r0, #85	; 0x55
 8007684:	f000 fb06 	bl	8007c94 <BMI088_Read_Write_Byte>
 8007688:	2055      	movs	r0, #85	; 0x55
 800768a:	f000 fb03 	bl	8007c94 <BMI088_Read_Write_Byte>
 800768e:	4603      	mov	r3, r0
 8007690:	75bb      	strb	r3, [r7, #22]
 8007692:	f000 fadb 	bl	8007c4c <BMI088_ACCEL_NS_H>
    BMI088_Delay_us(BMI088_COM_WAIT_SENSOR_TIME);
 8007696:	2096      	movs	r0, #150	; 0x96
 8007698:	f000 fa88 	bl	8007bac <BMI088_Delay_us>

    if (res != (BMI088_ACC_SELF_TEST_OFF))
 800769c:	7dbb      	ldrb	r3, [r7, #22]
 800769e:	2b00      	cmp	r3, #0
 80076a0:	d001      	beq.n	80076a6 <bmi088_accel_self_test+0x2f6>
    {
        return BMI088_ACC_SELF_TEST_ERROR;
 80076a2:	2304      	movs	r3, #4
 80076a4:	e053      	b.n	800774e <bmi088_accel_self_test+0x39e>
    }

    //reset the accel SENSOR
    BMI088_ACCEL_Write_Single_Reg(BMI088_ACC_SOFTRESET, BMI088_ACC_SOFTRESET_VALUE);
 80076a6:	f000 fac5 	bl	8007c34 <BMI088_ACCEL_NS_L>
 80076aa:	21b6      	movs	r1, #182	; 0xb6
 80076ac:	207e      	movs	r0, #126	; 0x7e
 80076ae:	f000 fa10 	bl	8007ad2 <BMI088_Write_Single_Reg>
 80076b2:	f000 facb 	bl	8007c4c <BMI088_ACCEL_NS_H>
    BMI088_Delay_ms(BMI088_LONG_DELAY_TIME);
 80076b6:	2050      	movs	r0, #80	; 0x50
 80076b8:	f000 fa6a 	bl	8007b90 <BMI088_Delay_ms>

    if ((self_test_accel[0][0] - self_test_accel[1][0] < 1365) || (self_test_accel[0][1] - self_test_accel[1][1] < 1365) || (self_test_accel[0][2] - self_test_accel[1][2] < 680))
 80076bc:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 80076c0:	461a      	mov	r2, r3
 80076c2:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80076c6:	1ad3      	subs	r3, r2, r3
 80076c8:	f240 5254 	movw	r2, #1364	; 0x554
 80076cc:	4293      	cmp	r3, r2
 80076ce:	dd12      	ble.n	80076f6 <bmi088_accel_self_test+0x346>
 80076d0:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 80076d4:	461a      	mov	r2, r3
 80076d6:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 80076da:	1ad3      	subs	r3, r2, r3
 80076dc:	f240 5254 	movw	r2, #1364	; 0x554
 80076e0:	4293      	cmp	r3, r2
 80076e2:	dd08      	ble.n	80076f6 <bmi088_accel_self_test+0x346>
 80076e4:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 80076e8:	461a      	mov	r2, r3
 80076ea:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80076ee:	1ad3      	subs	r3, r2, r3
 80076f0:	f5b3 7f2a 	cmp.w	r3, #680	; 0x2a8
 80076f4:	da06      	bge.n	8007704 <bmi088_accel_self_test+0x354>
    {
        return BMI088_SELF_TEST_ACCEL_ERROR;
 80076f6:	2380      	movs	r3, #128	; 0x80
 80076f8:	e029      	b.n	800774e <bmi088_accel_self_test+0x39e>
 80076fa:	bf00      	nop
 80076fc:	08013758 	.word	0x08013758
 8007700:	080139cc 	.word	0x080139cc
    }

    BMI088_ACCEL_Read_Single_Reg(BMI088_ACC_CHIP_ID, res);
 8007704:	f000 fa96 	bl	8007c34 <BMI088_ACCEL_NS_L>
 8007708:	2080      	movs	r0, #128	; 0x80
 800770a:	f000 fac3 	bl	8007c94 <BMI088_Read_Write_Byte>
 800770e:	2055      	movs	r0, #85	; 0x55
 8007710:	f000 fac0 	bl	8007c94 <BMI088_Read_Write_Byte>
 8007714:	2055      	movs	r0, #85	; 0x55
 8007716:	f000 fabd 	bl	8007c94 <BMI088_Read_Write_Byte>
 800771a:	4603      	mov	r3, r0
 800771c:	75bb      	strb	r3, [r7, #22]
 800771e:	f000 fa95 	bl	8007c4c <BMI088_ACCEL_NS_H>
    BMI088_Delay_us(BMI088_COM_WAIT_SENSOR_TIME);
 8007722:	2096      	movs	r0, #150	; 0x96
 8007724:	f000 fa42 	bl	8007bac <BMI088_Delay_us>
    BMI088_ACCEL_Read_Single_Reg(BMI088_ACC_CHIP_ID, res);
 8007728:	f000 fa84 	bl	8007c34 <BMI088_ACCEL_NS_L>
 800772c:	2080      	movs	r0, #128	; 0x80
 800772e:	f000 fab1 	bl	8007c94 <BMI088_Read_Write_Byte>
 8007732:	2055      	movs	r0, #85	; 0x55
 8007734:	f000 faae 	bl	8007c94 <BMI088_Read_Write_Byte>
 8007738:	2055      	movs	r0, #85	; 0x55
 800773a:	f000 faab 	bl	8007c94 <BMI088_Read_Write_Byte>
 800773e:	4603      	mov	r3, r0
 8007740:	75bb      	strb	r3, [r7, #22]
 8007742:	f000 fa83 	bl	8007c4c <BMI088_ACCEL_NS_H>
    BMI088_Delay_us(BMI088_COM_WAIT_SENSOR_TIME);
 8007746:	2096      	movs	r0, #150	; 0x96
 8007748:	f000 fa30 	bl	8007bac <BMI088_Delay_us>

    return BMI088_NO_ERROR;
 800774c:	2300      	movs	r3, #0
}
 800774e:	4618      	mov	r0, r3
 8007750:	3718      	adds	r7, #24
 8007752:	46bd      	mov	sp, r7
 8007754:	bd80      	pop	{r7, pc}
 8007756:	bf00      	nop

08007758 <bmi088_gyro_self_test>:

uint8_t bmi088_gyro_self_test(void)
{
 8007758:	b580      	push	{r7, lr}
 800775a:	b082      	sub	sp, #8
 800775c:	af00      	add	r7, sp, #0
    uint8_t res = 0;
 800775e:	2300      	movs	r3, #0
 8007760:	71bb      	strb	r3, [r7, #6]
    uint8_t retry = 0;
 8007762:	2300      	movs	r3, #0
 8007764:	71fb      	strb	r3, [r7, #7]
    //check commiunication is normal
    BMI088_GYRO_Read_Single_Reg(BMI088_GYRO_CHIP_ID, res);
 8007766:	f000 fa7d 	bl	8007c64 <BMI088_GYRO_NS_L>
 800776a:	1dbb      	adds	r3, r7, #6
 800776c:	4619      	mov	r1, r3
 800776e:	2000      	movs	r0, #0
 8007770:	f000 f9c3 	bl	8007afa <BMI088_Read_Single_Reg>
 8007774:	f000 fa82 	bl	8007c7c <BMI088_GYRO_NS_H>
    BMI088_Delay_us(BMI088_COM_WAIT_SENSOR_TIME);
 8007778:	2096      	movs	r0, #150	; 0x96
 800777a:	f000 fa17 	bl	8007bac <BMI088_Delay_us>
    BMI088_GYRO_Read_Single_Reg(BMI088_GYRO_CHIP_ID, res);
 800777e:	f000 fa71 	bl	8007c64 <BMI088_GYRO_NS_L>
 8007782:	1dbb      	adds	r3, r7, #6
 8007784:	4619      	mov	r1, r3
 8007786:	2000      	movs	r0, #0
 8007788:	f000 f9b7 	bl	8007afa <BMI088_Read_Single_Reg>
 800778c:	f000 fa76 	bl	8007c7c <BMI088_GYRO_NS_H>
    BMI088_Delay_us(BMI088_COM_WAIT_SENSOR_TIME);
 8007790:	2096      	movs	r0, #150	; 0x96
 8007792:	f000 fa0b 	bl	8007bac <BMI088_Delay_us>
    //reset the gyro SENSOR
    BMI088_GYRO_Write_Single_Reg(BMI088_GYRO_SOFTRESET, BMI088_GYRO_SOFTRESET_VALUE);
 8007796:	f000 fa65 	bl	8007c64 <BMI088_GYRO_NS_L>
 800779a:	21b6      	movs	r1, #182	; 0xb6
 800779c:	2014      	movs	r0, #20
 800779e:	f000 f998 	bl	8007ad2 <BMI088_Write_Single_Reg>
 80077a2:	f000 fa6b 	bl	8007c7c <BMI088_GYRO_NS_H>
    BMI088_Delay_ms(BMI088_LONG_DELAY_TIME);
 80077a6:	2050      	movs	r0, #80	; 0x50
 80077a8:	f000 f9f2 	bl	8007b90 <BMI088_Delay_ms>
    //check commiunication is normal after reset
    BMI088_GYRO_Read_Single_Reg(BMI088_GYRO_CHIP_ID, res);
 80077ac:	f000 fa5a 	bl	8007c64 <BMI088_GYRO_NS_L>
 80077b0:	1dbb      	adds	r3, r7, #6
 80077b2:	4619      	mov	r1, r3
 80077b4:	2000      	movs	r0, #0
 80077b6:	f000 f9a0 	bl	8007afa <BMI088_Read_Single_Reg>
 80077ba:	f000 fa5f 	bl	8007c7c <BMI088_GYRO_NS_H>
    BMI088_Delay_us(BMI088_COM_WAIT_SENSOR_TIME);
 80077be:	2096      	movs	r0, #150	; 0x96
 80077c0:	f000 f9f4 	bl	8007bac <BMI088_Delay_us>
    BMI088_GYRO_Read_Single_Reg(BMI088_GYRO_CHIP_ID, res);
 80077c4:	f000 fa4e 	bl	8007c64 <BMI088_GYRO_NS_L>
 80077c8:	1dbb      	adds	r3, r7, #6
 80077ca:	4619      	mov	r1, r3
 80077cc:	2000      	movs	r0, #0
 80077ce:	f000 f994 	bl	8007afa <BMI088_Read_Single_Reg>
 80077d2:	f000 fa53 	bl	8007c7c <BMI088_GYRO_NS_H>
    BMI088_Delay_us(BMI088_COM_WAIT_SENSOR_TIME);
 80077d6:	2096      	movs	r0, #150	; 0x96
 80077d8:	f000 f9e8 	bl	8007bac <BMI088_Delay_us>

    BMI088_GYRO_Write_Single_Reg(BMI088_GYRO_SELF_TEST, BMI088_GYRO_TRIG_BIST);
 80077dc:	f000 fa42 	bl	8007c64 <BMI088_GYRO_NS_L>
 80077e0:	2101      	movs	r1, #1
 80077e2:	203c      	movs	r0, #60	; 0x3c
 80077e4:	f000 f975 	bl	8007ad2 <BMI088_Write_Single_Reg>
 80077e8:	f000 fa48 	bl	8007c7c <BMI088_GYRO_NS_H>
    BMI088_Delay_ms(BMI088_LONG_DELAY_TIME);
 80077ec:	2050      	movs	r0, #80	; 0x50
 80077ee:	f000 f9cf 	bl	8007b90 <BMI088_Delay_ms>

    do
    {

        BMI088_GYRO_Read_Single_Reg(BMI088_GYRO_SELF_TEST, res);
 80077f2:	f000 fa37 	bl	8007c64 <BMI088_GYRO_NS_L>
 80077f6:	1dbb      	adds	r3, r7, #6
 80077f8:	4619      	mov	r1, r3
 80077fa:	203c      	movs	r0, #60	; 0x3c
 80077fc:	f000 f97d 	bl	8007afa <BMI088_Read_Single_Reg>
 8007800:	f000 fa3c 	bl	8007c7c <BMI088_GYRO_NS_H>
        BMI088_Delay_us(BMI088_COM_WAIT_SENSOR_TIME);
 8007804:	2096      	movs	r0, #150	; 0x96
 8007806:	f000 f9d1 	bl	8007bac <BMI088_Delay_us>
        retry++;
 800780a:	79fb      	ldrb	r3, [r7, #7]
 800780c:	3301      	adds	r3, #1
 800780e:	71fb      	strb	r3, [r7, #7]
    }
    while (!(res & BMI088_GYRO_BIST_RDY) && retry < 10);
 8007810:	79bb      	ldrb	r3, [r7, #6]
 8007812:	f003 0302 	and.w	r3, r3, #2
 8007816:	2b00      	cmp	r3, #0
 8007818:	d102      	bne.n	8007820 <bmi088_gyro_self_test+0xc8>
 800781a:	79fb      	ldrb	r3, [r7, #7]
 800781c:	2b09      	cmp	r3, #9
 800781e:	d9e8      	bls.n	80077f2 <bmi088_gyro_self_test+0x9a>

    if (retry == 10)
 8007820:	79fb      	ldrb	r3, [r7, #7]
 8007822:	2b0a      	cmp	r3, #10
 8007824:	d101      	bne.n	800782a <bmi088_gyro_self_test+0xd2>
    {
        return BMI088_SELF_TEST_GYRO_ERROR;
 8007826:	2340      	movs	r3, #64	; 0x40
 8007828:	e007      	b.n	800783a <bmi088_gyro_self_test+0xe2>
    }

    if (res & BMI088_GYRO_BIST_FAIL)
 800782a:	79bb      	ldrb	r3, [r7, #6]
 800782c:	f003 0304 	and.w	r3, r3, #4
 8007830:	2b00      	cmp	r3, #0
 8007832:	d001      	beq.n	8007838 <bmi088_gyro_self_test+0xe0>
    {
        return BMI088_SELF_TEST_GYRO_ERROR;
 8007834:	2340      	movs	r3, #64	; 0x40
 8007836:	e000      	b.n	800783a <bmi088_gyro_self_test+0xe2>
    }

    return BMI088_NO_ERROR;
 8007838:	2300      	movs	r3, #0
}
 800783a:	4618      	mov	r0, r3
 800783c:	3708      	adds	r7, #8
 800783e:	46bd      	mov	sp, r7
 8007840:	bd80      	pop	{r7, pc}
	...

08007844 <BMI088_Read>:
}

int16_t gyro_x, gyro_y, gyro_z, accel_x, accel_y, accel_z;

void BMI088_Read(float gyro[3], float accel[3], float *temperature)
{
 8007844:	b580      	push	{r7, lr}
 8007846:	b088      	sub	sp, #32
 8007848:	af00      	add	r7, sp, #0
 800784a:	60f8      	str	r0, [r7, #12]
 800784c:	60b9      	str	r1, [r7, #8]
 800784e:	607a      	str	r2, [r7, #4]
    uint8_t buf[8] = {0, 0, 0, 0, 0, 0};
 8007850:	4a79      	ldr	r2, [pc, #484]	; (8007a38 <BMI088_Read+0x1f4>)
 8007852:	f107 0314 	add.w	r3, r7, #20
 8007856:	e892 0003 	ldmia.w	r2, {r0, r1}
 800785a:	6018      	str	r0, [r3, #0]
 800785c:	3304      	adds	r3, #4
 800785e:	8019      	strh	r1, [r3, #0]
 8007860:	3302      	adds	r3, #2
 8007862:	0c0a      	lsrs	r2, r1, #16
 8007864:	701a      	strb	r2, [r3, #0]
 8007866:	2300      	movs	r3, #0
 8007868:	76fb      	strb	r3, [r7, #27]
    int16_t bmi088_raw_temp;

    BMI088_ACCEL_Read_Muli_Reg(BMI088_ACCEL_XOUT_L, buf, 6);
 800786a:	f000 f9e3 	bl	8007c34 <BMI088_ACCEL_NS_L>
 800786e:	2092      	movs	r0, #146	; 0x92
 8007870:	f000 fa10 	bl	8007c94 <BMI088_Read_Write_Byte>
 8007874:	f107 0314 	add.w	r3, r7, #20
 8007878:	2206      	movs	r2, #6
 800787a:	4619      	mov	r1, r3
 800787c:	2012      	movs	r0, #18
 800787e:	f000 f954 	bl	8007b2a <BMI088_Read_Muli_Reg>
 8007882:	f000 f9e3 	bl	8007c4c <BMI088_ACCEL_NS_H>

    bmi088_raw_temp = (int16_t)((buf[1]) << 8) | buf[0];
 8007886:	7d7b      	ldrb	r3, [r7, #21]
 8007888:	021b      	lsls	r3, r3, #8
 800788a:	b21a      	sxth	r2, r3
 800788c:	7d3b      	ldrb	r3, [r7, #20]
 800788e:	b21b      	sxth	r3, r3
 8007890:	4313      	orrs	r3, r2
 8007892:	83fb      	strh	r3, [r7, #30]
    accel[0] = bmi088_raw_temp * BMI088_ACCEL_SEN;
 8007894:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8007898:	ee07 3a90 	vmov	s15, r3
 800789c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80078a0:	4b66      	ldr	r3, [pc, #408]	; (8007a3c <BMI088_Read+0x1f8>)
 80078a2:	edd3 7a00 	vldr	s15, [r3]
 80078a6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80078aa:	68bb      	ldr	r3, [r7, #8]
 80078ac:	edc3 7a00 	vstr	s15, [r3]
    accel_x = bmi088_raw_temp;
 80078b0:	4a63      	ldr	r2, [pc, #396]	; (8007a40 <BMI088_Read+0x1fc>)
 80078b2:	8bfb      	ldrh	r3, [r7, #30]
 80078b4:	8013      	strh	r3, [r2, #0]
    bmi088_raw_temp = (int16_t)((buf[3]) << 8) | buf[2];
 80078b6:	7dfb      	ldrb	r3, [r7, #23]
 80078b8:	021b      	lsls	r3, r3, #8
 80078ba:	b21a      	sxth	r2, r3
 80078bc:	7dbb      	ldrb	r3, [r7, #22]
 80078be:	b21b      	sxth	r3, r3
 80078c0:	4313      	orrs	r3, r2
 80078c2:	83fb      	strh	r3, [r7, #30]
    accel[1] = bmi088_raw_temp * BMI088_ACCEL_SEN;
 80078c4:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 80078c8:	ee07 3a90 	vmov	s15, r3
 80078cc:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80078d0:	4b5a      	ldr	r3, [pc, #360]	; (8007a3c <BMI088_Read+0x1f8>)
 80078d2:	edd3 7a00 	vldr	s15, [r3]
 80078d6:	68bb      	ldr	r3, [r7, #8]
 80078d8:	3304      	adds	r3, #4
 80078da:	ee67 7a27 	vmul.f32	s15, s14, s15
 80078de:	edc3 7a00 	vstr	s15, [r3]
    accel_y = bmi088_raw_temp;
 80078e2:	4a58      	ldr	r2, [pc, #352]	; (8007a44 <BMI088_Read+0x200>)
 80078e4:	8bfb      	ldrh	r3, [r7, #30]
 80078e6:	8013      	strh	r3, [r2, #0]
    bmi088_raw_temp = (int16_t)((buf[5]) << 8) | buf[4];
 80078e8:	7e7b      	ldrb	r3, [r7, #25]
 80078ea:	021b      	lsls	r3, r3, #8
 80078ec:	b21a      	sxth	r2, r3
 80078ee:	7e3b      	ldrb	r3, [r7, #24]
 80078f0:	b21b      	sxth	r3, r3
 80078f2:	4313      	orrs	r3, r2
 80078f4:	83fb      	strh	r3, [r7, #30]
    accel[2] = bmi088_raw_temp * BMI088_ACCEL_SEN;
 80078f6:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 80078fa:	ee07 3a90 	vmov	s15, r3
 80078fe:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8007902:	4b4e      	ldr	r3, [pc, #312]	; (8007a3c <BMI088_Read+0x1f8>)
 8007904:	edd3 7a00 	vldr	s15, [r3]
 8007908:	68bb      	ldr	r3, [r7, #8]
 800790a:	3308      	adds	r3, #8
 800790c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007910:	edc3 7a00 	vstr	s15, [r3]
    accel_z = bmi088_raw_temp;
 8007914:	4a4c      	ldr	r2, [pc, #304]	; (8007a48 <BMI088_Read+0x204>)
 8007916:	8bfb      	ldrh	r3, [r7, #30]
 8007918:	8013      	strh	r3, [r2, #0]

    BMI088_GYRO_Read_Muli_Reg(BMI088_GYRO_CHIP_ID, buf, 8);
 800791a:	f000 f9a3 	bl	8007c64 <BMI088_GYRO_NS_L>
 800791e:	f107 0314 	add.w	r3, r7, #20
 8007922:	2208      	movs	r2, #8
 8007924:	4619      	mov	r1, r3
 8007926:	2000      	movs	r0, #0
 8007928:	f000 f8ff 	bl	8007b2a <BMI088_Read_Muli_Reg>
 800792c:	f000 f9a6 	bl	8007c7c <BMI088_GYRO_NS_H>
    if (buf[0] == BMI088_GYRO_CHIP_ID_VALUE)
 8007930:	7d3b      	ldrb	r3, [r7, #20]
 8007932:	2b0f      	cmp	r3, #15
 8007934:	d149      	bne.n	80079ca <BMI088_Read+0x186>
    {
        bmi088_raw_temp = (int16_t)((buf[3]) << 8) | buf[2];
 8007936:	7dfb      	ldrb	r3, [r7, #23]
 8007938:	021b      	lsls	r3, r3, #8
 800793a:	b21a      	sxth	r2, r3
 800793c:	7dbb      	ldrb	r3, [r7, #22]
 800793e:	b21b      	sxth	r3, r3
 8007940:	4313      	orrs	r3, r2
 8007942:	83fb      	strh	r3, [r7, #30]
        gyro[0] = bmi088_raw_temp * BMI088_GYRO_SEN;
 8007944:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8007948:	ee07 3a90 	vmov	s15, r3
 800794c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8007950:	4b3e      	ldr	r3, [pc, #248]	; (8007a4c <BMI088_Read+0x208>)
 8007952:	edd3 7a00 	vldr	s15, [r3]
 8007956:	ee67 7a27 	vmul.f32	s15, s14, s15
 800795a:	68fb      	ldr	r3, [r7, #12]
 800795c:	edc3 7a00 	vstr	s15, [r3]
        gyro_x = bmi088_raw_temp;
 8007960:	4a3b      	ldr	r2, [pc, #236]	; (8007a50 <BMI088_Read+0x20c>)
 8007962:	8bfb      	ldrh	r3, [r7, #30]
 8007964:	8013      	strh	r3, [r2, #0]
        bmi088_raw_temp = (int16_t)((buf[5]) << 8) | buf[4];
 8007966:	7e7b      	ldrb	r3, [r7, #25]
 8007968:	021b      	lsls	r3, r3, #8
 800796a:	b21a      	sxth	r2, r3
 800796c:	7e3b      	ldrb	r3, [r7, #24]
 800796e:	b21b      	sxth	r3, r3
 8007970:	4313      	orrs	r3, r2
 8007972:	83fb      	strh	r3, [r7, #30]
        gyro[1] = bmi088_raw_temp * BMI088_GYRO_SEN;
 8007974:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8007978:	ee07 3a90 	vmov	s15, r3
 800797c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8007980:	4b32      	ldr	r3, [pc, #200]	; (8007a4c <BMI088_Read+0x208>)
 8007982:	edd3 7a00 	vldr	s15, [r3]
 8007986:	68fb      	ldr	r3, [r7, #12]
 8007988:	3304      	adds	r3, #4
 800798a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800798e:	edc3 7a00 	vstr	s15, [r3]
        gyro_y = bmi088_raw_temp;
 8007992:	4a30      	ldr	r2, [pc, #192]	; (8007a54 <BMI088_Read+0x210>)
 8007994:	8bfb      	ldrh	r3, [r7, #30]
 8007996:	8013      	strh	r3, [r2, #0]
        bmi088_raw_temp = (int16_t)((buf[7]) << 8) | buf[6];
 8007998:	7efb      	ldrb	r3, [r7, #27]
 800799a:	021b      	lsls	r3, r3, #8
 800799c:	b21a      	sxth	r2, r3
 800799e:	7ebb      	ldrb	r3, [r7, #26]
 80079a0:	b21b      	sxth	r3, r3
 80079a2:	4313      	orrs	r3, r2
 80079a4:	83fb      	strh	r3, [r7, #30]
        gyro[2] = bmi088_raw_temp * BMI088_GYRO_SEN;
 80079a6:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 80079aa:	ee07 3a90 	vmov	s15, r3
 80079ae:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80079b2:	4b26      	ldr	r3, [pc, #152]	; (8007a4c <BMI088_Read+0x208>)
 80079b4:	edd3 7a00 	vldr	s15, [r3]
 80079b8:	68fb      	ldr	r3, [r7, #12]
 80079ba:	3308      	adds	r3, #8
 80079bc:	ee67 7a27 	vmul.f32	s15, s14, s15
 80079c0:	edc3 7a00 	vstr	s15, [r3]
        gyro_z = bmi088_raw_temp;
 80079c4:	4a24      	ldr	r2, [pc, #144]	; (8007a58 <BMI088_Read+0x214>)
 80079c6:	8bfb      	ldrh	r3, [r7, #30]
 80079c8:	8013      	strh	r3, [r2, #0]
    }
    BMI088_ACCEL_Read_Muli_Reg(BMI088_TEMP_M, buf, 2);
 80079ca:	f000 f933 	bl	8007c34 <BMI088_ACCEL_NS_L>
 80079ce:	20a2      	movs	r0, #162	; 0xa2
 80079d0:	f000 f960 	bl	8007c94 <BMI088_Read_Write_Byte>
 80079d4:	f107 0314 	add.w	r3, r7, #20
 80079d8:	2202      	movs	r2, #2
 80079da:	4619      	mov	r1, r3
 80079dc:	2022      	movs	r0, #34	; 0x22
 80079de:	f000 f8a4 	bl	8007b2a <BMI088_Read_Muli_Reg>
 80079e2:	f000 f933 	bl	8007c4c <BMI088_ACCEL_NS_H>

    bmi088_raw_temp = (int16_t)((buf[0] << 3) | (buf[1] >> 5));
 80079e6:	7d3b      	ldrb	r3, [r7, #20]
 80079e8:	00db      	lsls	r3, r3, #3
 80079ea:	b21a      	sxth	r2, r3
 80079ec:	7d7b      	ldrb	r3, [r7, #21]
 80079ee:	095b      	lsrs	r3, r3, #5
 80079f0:	b2db      	uxtb	r3, r3
 80079f2:	b21b      	sxth	r3, r3
 80079f4:	4313      	orrs	r3, r2
 80079f6:	83fb      	strh	r3, [r7, #30]

    if (bmi088_raw_temp > 1023)
 80079f8:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 80079fc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007a00:	db04      	blt.n	8007a0c <BMI088_Read+0x1c8>
    {
        bmi088_raw_temp -= 2048;
 8007a02:	8bfb      	ldrh	r3, [r7, #30]
 8007a04:	f5a3 6300 	sub.w	r3, r3, #2048	; 0x800
 8007a08:	b29b      	uxth	r3, r3
 8007a0a:	83fb      	strh	r3, [r7, #30]
    }

    *temperature = bmi088_raw_temp * BMI088_TEMP_FACTOR + BMI088_TEMP_OFFSET;
 8007a0c:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8007a10:	ee07 3a90 	vmov	s15, r3
 8007a14:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8007a18:	eeb4 7a00 	vmov.f32	s14, #64	; 0x3e000000  0.125
 8007a1c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8007a20:	eeb3 7a07 	vmov.f32	s14, #55	; 0x41b80000  23.0
 8007a24:	ee77 7a87 	vadd.f32	s15, s15, s14
 8007a28:	687b      	ldr	r3, [r7, #4]
 8007a2a:	edc3 7a00 	vstr	s15, [r3]
}
 8007a2e:	bf00      	nop
 8007a30:	3720      	adds	r7, #32
 8007a32:	46bd      	mov	sp, r7
 8007a34:	bd80      	pop	{r7, pc}
 8007a36:	bf00      	nop
 8007a38:	08013760 	.word	0x08013760
 8007a3c:	2000000c 	.word	0x2000000c
 8007a40:	2000d72c 	.word	0x2000d72c
 8007a44:	2000d730 	.word	0x2000d730
 8007a48:	2000d734 	.word	0x2000d734
 8007a4c:	20000010 	.word	0x20000010
 8007a50:	2000d732 	.word	0x2000d732
 8007a54:	2000d72e 	.word	0x2000d72e
 8007a58:	2000d736 	.word	0x2000d736

08007a5c <get_BMI088_temperature>:

    return SENSOR_time;
}

float get_BMI088_temperature(void)
{
 8007a5c:	b580      	push	{r7, lr}
 8007a5e:	b084      	sub	sp, #16
 8007a60:	af00      	add	r7, sp, #0
    uint8_t buf[2];
    float temperature;
    int16_t temperature_raw_temp;
    BMI088_ACCEL_Read_Muli_Reg(BMI088_TEMP_M, buf, 2);
 8007a62:	f000 f8e7 	bl	8007c34 <BMI088_ACCEL_NS_L>
 8007a66:	20a2      	movs	r0, #162	; 0xa2
 8007a68:	f000 f914 	bl	8007c94 <BMI088_Read_Write_Byte>
 8007a6c:	1d3b      	adds	r3, r7, #4
 8007a6e:	2202      	movs	r2, #2
 8007a70:	4619      	mov	r1, r3
 8007a72:	2022      	movs	r0, #34	; 0x22
 8007a74:	f000 f859 	bl	8007b2a <BMI088_Read_Muli_Reg>
 8007a78:	f000 f8e8 	bl	8007c4c <BMI088_ACCEL_NS_H>
    temperature_raw_temp = (int16_t)((buf[0] << 3) | (buf[1] >> 5));
 8007a7c:	793b      	ldrb	r3, [r7, #4]
 8007a7e:	00db      	lsls	r3, r3, #3
 8007a80:	b21a      	sxth	r2, r3
 8007a82:	797b      	ldrb	r3, [r7, #5]
 8007a84:	095b      	lsrs	r3, r3, #5
 8007a86:	b2db      	uxtb	r3, r3
 8007a88:	b21b      	sxth	r3, r3
 8007a8a:	4313      	orrs	r3, r2
 8007a8c:	81fb      	strh	r3, [r7, #14]
    if (temperature_raw_temp > 1023)
 8007a8e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8007a92:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007a96:	db04      	blt.n	8007aa2 <get_BMI088_temperature+0x46>
    {
        temperature_raw_temp -= 2048;
 8007a98:	89fb      	ldrh	r3, [r7, #14]
 8007a9a:	f5a3 6300 	sub.w	r3, r3, #2048	; 0x800
 8007a9e:	b29b      	uxth	r3, r3
 8007aa0:	81fb      	strh	r3, [r7, #14]
    }
    temperature = temperature_raw_temp * BMI088_TEMP_FACTOR + BMI088_TEMP_OFFSET;
 8007aa2:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8007aa6:	ee07 3a90 	vmov	s15, r3
 8007aaa:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8007aae:	eeb4 7a00 	vmov.f32	s14, #64	; 0x3e000000  0.125
 8007ab2:	ee67 7a87 	vmul.f32	s15, s15, s14
 8007ab6:	eeb3 7a07 	vmov.f32	s14, #55	; 0x41b80000  23.0
 8007aba:	ee77 7a87 	vadd.f32	s15, s15, s14
 8007abe:	edc7 7a02 	vstr	s15, [r7, #8]
    return temperature;
 8007ac2:	68bb      	ldr	r3, [r7, #8]
 8007ac4:	ee07 3a90 	vmov	s15, r3
}
 8007ac8:	eeb0 0a67 	vmov.f32	s0, s15
 8007acc:	3710      	adds	r7, #16
 8007ace:	46bd      	mov	sp, r7
 8007ad0:	bd80      	pop	{r7, pc}

08007ad2 <BMI088_Write_Single_Reg>:
    accel[2] = accel_raw_temp * BMI088_ACCEL_SEN;
}

#if defined(BMI088_USE_SPI)
static void BMI088_Write_Single_Reg(uint8_t reg, uint8_t data)
{
 8007ad2:	b580      	push	{r7, lr}
 8007ad4:	b082      	sub	sp, #8
 8007ad6:	af00      	add	r7, sp, #0
 8007ad8:	4603      	mov	r3, r0
 8007ada:	460a      	mov	r2, r1
 8007adc:	71fb      	strb	r3, [r7, #7]
 8007ade:	4613      	mov	r3, r2
 8007ae0:	71bb      	strb	r3, [r7, #6]
    BMI088_Read_Write_Byte(reg);
 8007ae2:	79fb      	ldrb	r3, [r7, #7]
 8007ae4:	4618      	mov	r0, r3
 8007ae6:	f000 f8d5 	bl	8007c94 <BMI088_Read_Write_Byte>
    BMI088_Read_Write_Byte(data);
 8007aea:	79bb      	ldrb	r3, [r7, #6]
 8007aec:	4618      	mov	r0, r3
 8007aee:	f000 f8d1 	bl	8007c94 <BMI088_Read_Write_Byte>
}
 8007af2:	bf00      	nop
 8007af4:	3708      	adds	r7, #8
 8007af6:	46bd      	mov	sp, r7
 8007af8:	bd80      	pop	{r7, pc}

08007afa <BMI088_Read_Single_Reg>:

static void BMI088_Read_Single_Reg(uint8_t reg, uint8_t *return_data)
{
 8007afa:	b580      	push	{r7, lr}
 8007afc:	b082      	sub	sp, #8
 8007afe:	af00      	add	r7, sp, #0
 8007b00:	4603      	mov	r3, r0
 8007b02:	6039      	str	r1, [r7, #0]
 8007b04:	71fb      	strb	r3, [r7, #7]
    BMI088_Read_Write_Byte(reg | 0x80);
 8007b06:	79fb      	ldrb	r3, [r7, #7]
 8007b08:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8007b0c:	b2db      	uxtb	r3, r3
 8007b0e:	4618      	mov	r0, r3
 8007b10:	f000 f8c0 	bl	8007c94 <BMI088_Read_Write_Byte>
    *return_data = BMI088_Read_Write_Byte(0x55);
 8007b14:	2055      	movs	r0, #85	; 0x55
 8007b16:	f000 f8bd 	bl	8007c94 <BMI088_Read_Write_Byte>
 8007b1a:	4603      	mov	r3, r0
 8007b1c:	461a      	mov	r2, r3
 8007b1e:	683b      	ldr	r3, [r7, #0]
 8007b20:	701a      	strb	r2, [r3, #0]
}
 8007b22:	bf00      	nop
 8007b24:	3708      	adds	r7, #8
 8007b26:	46bd      	mov	sp, r7
 8007b28:	bd80      	pop	{r7, pc}

08007b2a <BMI088_Read_Muli_Reg>:

static void BMI088_Read_Muli_Reg(uint8_t reg, uint8_t *buf, uint8_t len)
{
 8007b2a:	b580      	push	{r7, lr}
 8007b2c:	b082      	sub	sp, #8
 8007b2e:	af00      	add	r7, sp, #0
 8007b30:	4603      	mov	r3, r0
 8007b32:	6039      	str	r1, [r7, #0]
 8007b34:	71fb      	strb	r3, [r7, #7]
 8007b36:	4613      	mov	r3, r2
 8007b38:	71bb      	strb	r3, [r7, #6]
    BMI088_Read_Write_Byte(reg | 0x80);
 8007b3a:	79fb      	ldrb	r3, [r7, #7]
 8007b3c:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8007b40:	b2db      	uxtb	r3, r3
 8007b42:	4618      	mov	r0, r3
 8007b44:	f000 f8a6 	bl	8007c94 <BMI088_Read_Write_Byte>

    while (len != 0)
 8007b48:	e00c      	b.n	8007b64 <BMI088_Read_Muli_Reg+0x3a>
    {
        *buf = BMI088_Read_Write_Byte(0x55);
 8007b4a:	2055      	movs	r0, #85	; 0x55
 8007b4c:	f000 f8a2 	bl	8007c94 <BMI088_Read_Write_Byte>
 8007b50:	4603      	mov	r3, r0
 8007b52:	461a      	mov	r2, r3
 8007b54:	683b      	ldr	r3, [r7, #0]
 8007b56:	701a      	strb	r2, [r3, #0]
        buf++;
 8007b58:	683b      	ldr	r3, [r7, #0]
 8007b5a:	3301      	adds	r3, #1
 8007b5c:	603b      	str	r3, [r7, #0]
        len--;
 8007b5e:	79bb      	ldrb	r3, [r7, #6]
 8007b60:	3b01      	subs	r3, #1
 8007b62:	71bb      	strb	r3, [r7, #6]
    while (len != 0)
 8007b64:	79bb      	ldrb	r3, [r7, #6]
 8007b66:	2b00      	cmp	r3, #0
 8007b68:	d1ef      	bne.n	8007b4a <BMI088_Read_Muli_Reg+0x20>
    }
}
 8007b6a:	bf00      	nop
 8007b6c:	bf00      	nop
 8007b6e:	3708      	adds	r7, #8
 8007b70:	46bd      	mov	sp, r7
 8007b72:	bd80      	pop	{r7, pc}

08007b74 <BMI088_GPIO_Init>:
#include "cmsis_os.h"

extern SPI_HandleTypeDef hspi1;

void BMI088_GPIO_Init(void)
{
 8007b74:	b480      	push	{r7}
 8007b76:	af00      	add	r7, sp, #0

}
 8007b78:	bf00      	nop
 8007b7a:	46bd      	mov	sp, r7
 8007b7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b80:	4770      	bx	lr

08007b82 <BMI088_Com_Init>:

void BMI088_Com_Init(void)
{
 8007b82:	b480      	push	{r7}
 8007b84:	af00      	add	r7, sp, #0


}
 8007b86:	bf00      	nop
 8007b88:	46bd      	mov	sp, r7
 8007b8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b8e:	4770      	bx	lr

08007b90 <BMI088_Delay_ms>:

void BMI088_Delay_ms(uint16_t ms)
{
 8007b90:	b580      	push	{r7, lr}
 8007b92:	b082      	sub	sp, #8
 8007b94:	af00      	add	r7, sp, #0
 8007b96:	4603      	mov	r3, r0
 8007b98:	80fb      	strh	r3, [r7, #6]

    osDelay(ms);
 8007b9a:	88fb      	ldrh	r3, [r7, #6]
 8007b9c:	4618      	mov	r0, r3
 8007b9e:	f006 fec0 	bl	800e922 <osDelay>
}
 8007ba2:	bf00      	nop
 8007ba4:	3708      	adds	r7, #8
 8007ba6:	46bd      	mov	sp, r7
 8007ba8:	bd80      	pop	{r7, pc}
	...

08007bac <BMI088_Delay_us>:

void BMI088_Delay_us(uint16_t us)
{
 8007bac:	b480      	push	{r7}
 8007bae:	b089      	sub	sp, #36	; 0x24
 8007bb0:	af00      	add	r7, sp, #0
 8007bb2:	4603      	mov	r3, r0
 8007bb4:	80fb      	strh	r3, [r7, #6]
    uint32_t ticks = 0;
 8007bb6:	2300      	movs	r3, #0
 8007bb8:	617b      	str	r3, [r7, #20]
    uint32_t told = 0;
 8007bba:	2300      	movs	r3, #0
 8007bbc:	61fb      	str	r3, [r7, #28]
    uint32_t tnow = 0;
 8007bbe:	2300      	movs	r3, #0
 8007bc0:	613b      	str	r3, [r7, #16]
    uint32_t tcnt = 0;
 8007bc2:	2300      	movs	r3, #0
 8007bc4:	61bb      	str	r3, [r7, #24]
    uint32_t reload = 0;
 8007bc6:	2300      	movs	r3, #0
 8007bc8:	60fb      	str	r3, [r7, #12]
    reload = SysTick->LOAD;
 8007bca:	4b19      	ldr	r3, [pc, #100]	; (8007c30 <BMI088_Delay_us+0x84>)
 8007bcc:	685b      	ldr	r3, [r3, #4]
 8007bce:	60fb      	str	r3, [r7, #12]
    ticks = us * 168;
 8007bd0:	88fb      	ldrh	r3, [r7, #6]
 8007bd2:	22a8      	movs	r2, #168	; 0xa8
 8007bd4:	fb02 f303 	mul.w	r3, r2, r3
 8007bd8:	617b      	str	r3, [r7, #20]
    told = SysTick->VAL;
 8007bda:	4b15      	ldr	r3, [pc, #84]	; (8007c30 <BMI088_Delay_us+0x84>)
 8007bdc:	689b      	ldr	r3, [r3, #8]
 8007bde:	61fb      	str	r3, [r7, #28]
    while (1)
    {
        tnow = SysTick->VAL;
 8007be0:	4b13      	ldr	r3, [pc, #76]	; (8007c30 <BMI088_Delay_us+0x84>)
 8007be2:	689b      	ldr	r3, [r3, #8]
 8007be4:	613b      	str	r3, [r7, #16]
        if (tnow != told)
 8007be6:	693a      	ldr	r2, [r7, #16]
 8007be8:	69fb      	ldr	r3, [r7, #28]
 8007bea:	429a      	cmp	r2, r3
 8007bec:	d0f8      	beq.n	8007be0 <BMI088_Delay_us+0x34>
        {
            if (tnow < told)
 8007bee:	693a      	ldr	r2, [r7, #16]
 8007bf0:	69fb      	ldr	r3, [r7, #28]
 8007bf2:	429a      	cmp	r2, r3
 8007bf4:	d206      	bcs.n	8007c04 <BMI088_Delay_us+0x58>
            {
                tcnt += told - tnow;
 8007bf6:	69fa      	ldr	r2, [r7, #28]
 8007bf8:	693b      	ldr	r3, [r7, #16]
 8007bfa:	1ad3      	subs	r3, r2, r3
 8007bfc:	69ba      	ldr	r2, [r7, #24]
 8007bfe:	4413      	add	r3, r2
 8007c00:	61bb      	str	r3, [r7, #24]
 8007c02:	e007      	b.n	8007c14 <BMI088_Delay_us+0x68>
            }
            else
            {
                tcnt += reload - tnow + told;
 8007c04:	68fa      	ldr	r2, [r7, #12]
 8007c06:	693b      	ldr	r3, [r7, #16]
 8007c08:	1ad2      	subs	r2, r2, r3
 8007c0a:	69fb      	ldr	r3, [r7, #28]
 8007c0c:	4413      	add	r3, r2
 8007c0e:	69ba      	ldr	r2, [r7, #24]
 8007c10:	4413      	add	r3, r2
 8007c12:	61bb      	str	r3, [r7, #24]
            }
            told = tnow;
 8007c14:	693b      	ldr	r3, [r7, #16]
 8007c16:	61fb      	str	r3, [r7, #28]
            if (tcnt >= ticks)
 8007c18:	69ba      	ldr	r2, [r7, #24]
 8007c1a:	697b      	ldr	r3, [r7, #20]
 8007c1c:	429a      	cmp	r2, r3
 8007c1e:	d200      	bcs.n	8007c22 <BMI088_Delay_us+0x76>
        tnow = SysTick->VAL;
 8007c20:	e7de      	b.n	8007be0 <BMI088_Delay_us+0x34>
            {
                break;
 8007c22:	bf00      	nop
            }
        }
    }


}
 8007c24:	bf00      	nop
 8007c26:	3724      	adds	r7, #36	; 0x24
 8007c28:	46bd      	mov	sp, r7
 8007c2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c2e:	4770      	bx	lr
 8007c30:	e000e010 	.word	0xe000e010

08007c34 <BMI088_ACCEL_NS_L>:

void BMI088_ACCEL_NS_L(void)
{
 8007c34:	b580      	push	{r7, lr}
 8007c36:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(CS1_ACCEL_GPIO_Port, CS1_ACCEL_Pin, GPIO_PIN_RESET);
 8007c38:	2200      	movs	r2, #0
 8007c3a:	2110      	movs	r1, #16
 8007c3c:	4802      	ldr	r0, [pc, #8]	; (8007c48 <BMI088_ACCEL_NS_L+0x14>)
 8007c3e:	f004 f92d 	bl	800be9c <HAL_GPIO_WritePin>
}
 8007c42:	bf00      	nop
 8007c44:	bd80      	pop	{r7, pc}
 8007c46:	bf00      	nop
 8007c48:	40020000 	.word	0x40020000

08007c4c <BMI088_ACCEL_NS_H>:
void BMI088_ACCEL_NS_H(void)
{
 8007c4c:	b580      	push	{r7, lr}
 8007c4e:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(CS1_ACCEL_GPIO_Port, CS1_ACCEL_Pin, GPIO_PIN_SET);
 8007c50:	2201      	movs	r2, #1
 8007c52:	2110      	movs	r1, #16
 8007c54:	4802      	ldr	r0, [pc, #8]	; (8007c60 <BMI088_ACCEL_NS_H+0x14>)
 8007c56:	f004 f921 	bl	800be9c <HAL_GPIO_WritePin>
}
 8007c5a:	bf00      	nop
 8007c5c:	bd80      	pop	{r7, pc}
 8007c5e:	bf00      	nop
 8007c60:	40020000 	.word	0x40020000

08007c64 <BMI088_GYRO_NS_L>:

void BMI088_GYRO_NS_L(void)
{
 8007c64:	b580      	push	{r7, lr}
 8007c66:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(CS1_GYRO_GPIO_Port, CS1_GYRO_Pin, GPIO_PIN_RESET);
 8007c68:	2200      	movs	r2, #0
 8007c6a:	2101      	movs	r1, #1
 8007c6c:	4802      	ldr	r0, [pc, #8]	; (8007c78 <BMI088_GYRO_NS_L+0x14>)
 8007c6e:	f004 f915 	bl	800be9c <HAL_GPIO_WritePin>
}
 8007c72:	bf00      	nop
 8007c74:	bd80      	pop	{r7, pc}
 8007c76:	bf00      	nop
 8007c78:	40020400 	.word	0x40020400

08007c7c <BMI088_GYRO_NS_H>:
void BMI088_GYRO_NS_H(void)
{
 8007c7c:	b580      	push	{r7, lr}
 8007c7e:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(CS1_GYRO_GPIO_Port, CS1_GYRO_Pin, GPIO_PIN_SET);
 8007c80:	2201      	movs	r2, #1
 8007c82:	2101      	movs	r1, #1
 8007c84:	4802      	ldr	r0, [pc, #8]	; (8007c90 <BMI088_GYRO_NS_H+0x14>)
 8007c86:	f004 f909 	bl	800be9c <HAL_GPIO_WritePin>
}
 8007c8a:	bf00      	nop
 8007c8c:	bd80      	pop	{r7, pc}
 8007c8e:	bf00      	nop
 8007c90:	40020400 	.word	0x40020400

08007c94 <BMI088_Read_Write_Byte>:

uint8_t BMI088_Read_Write_Byte(uint8_t txdata)
{
 8007c94:	b580      	push	{r7, lr}
 8007c96:	b086      	sub	sp, #24
 8007c98:	af02      	add	r7, sp, #8
 8007c9a:	4603      	mov	r3, r0
 8007c9c:	71fb      	strb	r3, [r7, #7]
    uint8_t rx_data;
    HAL_SPI_TransmitReceive(&hspi1, &txdata, &rx_data, 1, 1000);
 8007c9e:	f107 020f 	add.w	r2, r7, #15
 8007ca2:	1df9      	adds	r1, r7, #7
 8007ca4:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8007ca8:	9300      	str	r3, [sp, #0]
 8007caa:	2301      	movs	r3, #1
 8007cac:	4803      	ldr	r0, [pc, #12]	; (8007cbc <BMI088_Read_Write_Byte+0x28>)
 8007cae:	f004 ff3c 	bl	800cb2a <HAL_SPI_TransmitReceive>
    return rx_data;
 8007cb2:	7bfb      	ldrb	r3, [r7, #15]
}
 8007cb4:	4618      	mov	r0, r3
 8007cb6:	3710      	adds	r7, #16
 8007cb8:	46bd      	mov	sp, r7
 8007cba:	bd80      	pop	{r7, pc}
 8007cbc:	2000d87c 	.word	0x2000d87c

08007cc0 <bmi088_get_data>:
//float ins_angle[3];

static void bmi088_cali_slove(float gyro[3], float accel[3], bmi088_real_data_t *bmi088);

void bmi088_get_data(AhrsSensor_t *sensor)
{
 8007cc0:	b580      	push	{r7, lr}
 8007cc2:	b082      	sub	sp, #8
 8007cc4:	af00      	add	r7, sp, #0
 8007cc6:	6078      	str	r0, [r7, #4]
	/* read bmi088 rawa data */
    BMI088_Read(bmi088_real_data.gyro, bmi088_real_data.accel, &imu.temp);
 8007cc8:	4a12      	ldr	r2, [pc, #72]	; (8007d14 <bmi088_get_data+0x54>)
 8007cca:	4913      	ldr	r1, [pc, #76]	; (8007d18 <bmi088_get_data+0x58>)
 8007ccc:	4813      	ldr	r0, [pc, #76]	; (8007d1c <bmi088_get_data+0x5c>)
 8007cce:	f7ff fdb9 	bl	8007844 <BMI088_Read>
    /* data fusion with the offset */
    bmi088_cali_slove(gyro, accel, &bmi088_real_data);
 8007cd2:	4a13      	ldr	r2, [pc, #76]	; (8007d20 <bmi088_get_data+0x60>)
 8007cd4:	4913      	ldr	r1, [pc, #76]	; (8007d24 <bmi088_get_data+0x64>)
 8007cd6:	4814      	ldr	r0, [pc, #80]	; (8007d28 <bmi088_get_data+0x68>)
 8007cd8:	f000 f904 	bl	8007ee4 <bmi088_cali_slove>

    sensor->ax = accel[0];
 8007cdc:	4b11      	ldr	r3, [pc, #68]	; (8007d24 <bmi088_get_data+0x64>)
 8007cde:	681a      	ldr	r2, [r3, #0]
 8007ce0:	687b      	ldr	r3, [r7, #4]
 8007ce2:	601a      	str	r2, [r3, #0]
    sensor->ay = accel[1];
 8007ce4:	4b0f      	ldr	r3, [pc, #60]	; (8007d24 <bmi088_get_data+0x64>)
 8007ce6:	685a      	ldr	r2, [r3, #4]
 8007ce8:	687b      	ldr	r3, [r7, #4]
 8007cea:	605a      	str	r2, [r3, #4]
    sensor->az = accel[2];
 8007cec:	4b0d      	ldr	r3, [pc, #52]	; (8007d24 <bmi088_get_data+0x64>)
 8007cee:	689a      	ldr	r2, [r3, #8]
 8007cf0:	687b      	ldr	r3, [r7, #4]
 8007cf2:	609a      	str	r2, [r3, #8]

    sensor->wx = gyro[0];
 8007cf4:	4b0c      	ldr	r3, [pc, #48]	; (8007d28 <bmi088_get_data+0x68>)
 8007cf6:	681a      	ldr	r2, [r3, #0]
 8007cf8:	687b      	ldr	r3, [r7, #4]
 8007cfa:	60da      	str	r2, [r3, #12]
    sensor->wy = gyro[1];
 8007cfc:	4b0a      	ldr	r3, [pc, #40]	; (8007d28 <bmi088_get_data+0x68>)
 8007cfe:	685a      	ldr	r2, [r3, #4]
 8007d00:	687b      	ldr	r3, [r7, #4]
 8007d02:	611a      	str	r2, [r3, #16]
    sensor->wz = gyro[2];
 8007d04:	4b08      	ldr	r3, [pc, #32]	; (8007d28 <bmi088_get_data+0x68>)
 8007d06:	689a      	ldr	r2, [r3, #8]
 8007d08:	687b      	ldr	r3, [r7, #4]
 8007d0a:	615a      	str	r2, [r3, #20]
}
 8007d0c:	bf00      	nop
 8007d0e:	3708      	adds	r7, #8
 8007d10:	46bd      	mov	sp, r7
 8007d12:	bd80      	pop	{r7, pc}
 8007d14:	20004670 	.word	0x20004670
 8007d18:	2000d784 	.word	0x2000d784
 8007d1c:	2000d794 	.word	0x2000d794
 8007d20:	2000d780 	.word	0x2000d780
 8007d24:	2000d744 	.word	0x2000d744
 8007d28:	2000d75c 	.word	0x2000d75c

08007d2c <bmi088_device_init>:
  * @brief  bmi088 init
  * @param
  * @retval error code
  */
uint8_t bmi088_device_init(void)
{
 8007d2c:	b580      	push	{r7, lr}
 8007d2e:	af00      	add	r7, sp, #0
    BMI088_init();
 8007d30:	f7ff f9be 	bl	80070b0 <BMI088_init>
    BMI088_Read(bmi088_real_data.gyro, bmi088_real_data.accel, &temperature);
 8007d34:	4a06      	ldr	r2, [pc, #24]	; (8007d50 <bmi088_device_init+0x24>)
 8007d36:	4907      	ldr	r1, [pc, #28]	; (8007d54 <bmi088_device_init+0x28>)
 8007d38:	4807      	ldr	r0, [pc, #28]	; (8007d58 <bmi088_device_init+0x2c>)
 8007d3a:	f7ff fd83 	bl	8007844 <BMI088_Read>
    bmi088_cali_slove(gyro, accel, &bmi088_real_data);
 8007d3e:	4a07      	ldr	r2, [pc, #28]	; (8007d5c <bmi088_device_init+0x30>)
 8007d40:	4907      	ldr	r1, [pc, #28]	; (8007d60 <bmi088_device_init+0x34>)
 8007d42:	4808      	ldr	r0, [pc, #32]	; (8007d64 <bmi088_device_init+0x38>)
 8007d44:	f000 f8ce 	bl	8007ee4 <bmi088_cali_slove>

//    AHRS_init(ins_quat, accel, mag);
//    get_angle(ins_quat, ins_angle, ins_angle + 1, ins_angle + 2);//for ist

    return 0;
 8007d48:	2300      	movs	r3, #0
}
 8007d4a:	4618      	mov	r0, r3
 8007d4c:	bd80      	pop	{r7, pc}
 8007d4e:	bf00      	nop
 8007d50:	20000528 	.word	0x20000528
 8007d54:	2000d784 	.word	0x2000d784
 8007d58:	2000d794 	.word	0x2000d794
 8007d5c:	2000d780 	.word	0x2000d780
 8007d60:	2000d744 	.word	0x2000d744
 8007d64:	2000d75c 	.word	0x2000d75c

08007d68 <bmi088_set_offset>:
  * @brief  bmi088 get gyrp offset
  * @param
  * @retval error code
  */
uint8_t bmi088_set_offset(void)
{
 8007d68:	b580      	push	{r7, lr}
 8007d6a:	b088      	sub	sp, #32
 8007d6c:	af00      	add	r7, sp, #0

    float gyro[3], accel[3];

    for (int i = 0; i < 300; i++)
 8007d6e:	2300      	movs	r3, #0
 8007d70:	61fb      	str	r3, [r7, #28]
 8007d72:	e048      	b.n	8007e06 <bmi088_set_offset+0x9e>
    {
        BMI088_Read(gyro, accel, &temperature);
 8007d74:	1d39      	adds	r1, r7, #4
 8007d76:	f107 0310 	add.w	r3, r7, #16
 8007d7a:	4a4d      	ldr	r2, [pc, #308]	; (8007eb0 <bmi088_set_offset+0x148>)
 8007d7c:	4618      	mov	r0, r3
 8007d7e:	f7ff fd61 	bl	8007844 <BMI088_Read>
        gyro_offset[0] += gyro[0];
 8007d82:	4b4c      	ldr	r3, [pc, #304]	; (8007eb4 <bmi088_set_offset+0x14c>)
 8007d84:	ed93 7a00 	vldr	s14, [r3]
 8007d88:	edd7 7a04 	vldr	s15, [r7, #16]
 8007d8c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8007d90:	4b48      	ldr	r3, [pc, #288]	; (8007eb4 <bmi088_set_offset+0x14c>)
 8007d92:	edc3 7a00 	vstr	s15, [r3]
        gyro_offset[1] += gyro[1];
 8007d96:	4b47      	ldr	r3, [pc, #284]	; (8007eb4 <bmi088_set_offset+0x14c>)
 8007d98:	ed93 7a01 	vldr	s14, [r3, #4]
 8007d9c:	edd7 7a05 	vldr	s15, [r7, #20]
 8007da0:	ee77 7a27 	vadd.f32	s15, s14, s15
 8007da4:	4b43      	ldr	r3, [pc, #268]	; (8007eb4 <bmi088_set_offset+0x14c>)
 8007da6:	edc3 7a01 	vstr	s15, [r3, #4]
        gyro_offset[2] += gyro[2];
 8007daa:	4b42      	ldr	r3, [pc, #264]	; (8007eb4 <bmi088_set_offset+0x14c>)
 8007dac:	ed93 7a02 	vldr	s14, [r3, #8]
 8007db0:	edd7 7a06 	vldr	s15, [r7, #24]
 8007db4:	ee77 7a27 	vadd.f32	s15, s14, s15
 8007db8:	4b3e      	ldr	r3, [pc, #248]	; (8007eb4 <bmi088_set_offset+0x14c>)
 8007dba:	edc3 7a02 	vstr	s15, [r3, #8]

        accel_offset[0] += accel[0];
 8007dbe:	4b3e      	ldr	r3, [pc, #248]	; (8007eb8 <bmi088_set_offset+0x150>)
 8007dc0:	ed93 7a00 	vldr	s14, [r3]
 8007dc4:	edd7 7a01 	vldr	s15, [r7, #4]
 8007dc8:	ee77 7a27 	vadd.f32	s15, s14, s15
 8007dcc:	4b3a      	ldr	r3, [pc, #232]	; (8007eb8 <bmi088_set_offset+0x150>)
 8007dce:	edc3 7a00 	vstr	s15, [r3]
        accel_offset[1] += accel[1];
 8007dd2:	4b39      	ldr	r3, [pc, #228]	; (8007eb8 <bmi088_set_offset+0x150>)
 8007dd4:	ed93 7a01 	vldr	s14, [r3, #4]
 8007dd8:	edd7 7a02 	vldr	s15, [r7, #8]
 8007ddc:	ee77 7a27 	vadd.f32	s15, s14, s15
 8007de0:	4b35      	ldr	r3, [pc, #212]	; (8007eb8 <bmi088_set_offset+0x150>)
 8007de2:	edc3 7a01 	vstr	s15, [r3, #4]
        accel_offset[2] += accel[2];
 8007de6:	4b34      	ldr	r3, [pc, #208]	; (8007eb8 <bmi088_set_offset+0x150>)
 8007de8:	ed93 7a02 	vldr	s14, [r3, #8]
 8007dec:	edd7 7a03 	vldr	s15, [r7, #12]
 8007df0:	ee77 7a27 	vadd.f32	s15, s14, s15
 8007df4:	4b30      	ldr	r3, [pc, #192]	; (8007eb8 <bmi088_set_offset+0x150>)
 8007df6:	edc3 7a02 	vstr	s15, [r3, #8]

        /* delay a given period */
        osDelay(3);
 8007dfa:	2003      	movs	r0, #3
 8007dfc:	f006 fd91 	bl	800e922 <osDelay>
    for (int i = 0; i < 300; i++)
 8007e00:	69fb      	ldr	r3, [r7, #28]
 8007e02:	3301      	adds	r3, #1
 8007e04:	61fb      	str	r3, [r7, #28]
 8007e06:	69fb      	ldr	r3, [r7, #28]
 8007e08:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 8007e0c:	dbb2      	blt.n	8007d74 <bmi088_set_offset+0xc>
    }

    gyro_offset[0] = gyro_offset[0] / 300;
 8007e0e:	4b29      	ldr	r3, [pc, #164]	; (8007eb4 <bmi088_set_offset+0x14c>)
 8007e10:	ed93 7a00 	vldr	s14, [r3]
 8007e14:	eddf 6a29 	vldr	s13, [pc, #164]	; 8007ebc <bmi088_set_offset+0x154>
 8007e18:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8007e1c:	4b25      	ldr	r3, [pc, #148]	; (8007eb4 <bmi088_set_offset+0x14c>)
 8007e1e:	edc3 7a00 	vstr	s15, [r3]
    gyro_offset[1] = gyro_offset[1] / 300;
 8007e22:	4b24      	ldr	r3, [pc, #144]	; (8007eb4 <bmi088_set_offset+0x14c>)
 8007e24:	ed93 7a01 	vldr	s14, [r3, #4]
 8007e28:	eddf 6a24 	vldr	s13, [pc, #144]	; 8007ebc <bmi088_set_offset+0x154>
 8007e2c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8007e30:	4b20      	ldr	r3, [pc, #128]	; (8007eb4 <bmi088_set_offset+0x14c>)
 8007e32:	edc3 7a01 	vstr	s15, [r3, #4]
    gyro_offset[2] = gyro_offset[2] / 300;
 8007e36:	4b1f      	ldr	r3, [pc, #124]	; (8007eb4 <bmi088_set_offset+0x14c>)
 8007e38:	ed93 7a02 	vldr	s14, [r3, #8]
 8007e3c:	eddf 6a1f 	vldr	s13, [pc, #124]	; 8007ebc <bmi088_set_offset+0x154>
 8007e40:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8007e44:	4b1b      	ldr	r3, [pc, #108]	; (8007eb4 <bmi088_set_offset+0x14c>)
 8007e46:	edc3 7a02 	vstr	s15, [r3, #8]

    accel_offset[0] += accel_offset[0] / 300;
 8007e4a:	4b1b      	ldr	r3, [pc, #108]	; (8007eb8 <bmi088_set_offset+0x150>)
 8007e4c:	ed93 7a00 	vldr	s14, [r3]
 8007e50:	4b19      	ldr	r3, [pc, #100]	; (8007eb8 <bmi088_set_offset+0x150>)
 8007e52:	edd3 6a00 	vldr	s13, [r3]
 8007e56:	ed9f 6a19 	vldr	s12, [pc, #100]	; 8007ebc <bmi088_set_offset+0x154>
 8007e5a:	eec6 7a86 	vdiv.f32	s15, s13, s12
 8007e5e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8007e62:	4b15      	ldr	r3, [pc, #84]	; (8007eb8 <bmi088_set_offset+0x150>)
 8007e64:	edc3 7a00 	vstr	s15, [r3]
	accel_offset[1] += accel_offset[1] / 300;
 8007e68:	4b13      	ldr	r3, [pc, #76]	; (8007eb8 <bmi088_set_offset+0x150>)
 8007e6a:	ed93 7a01 	vldr	s14, [r3, #4]
 8007e6e:	4b12      	ldr	r3, [pc, #72]	; (8007eb8 <bmi088_set_offset+0x150>)
 8007e70:	edd3 6a01 	vldr	s13, [r3, #4]
 8007e74:	ed9f 6a11 	vldr	s12, [pc, #68]	; 8007ebc <bmi088_set_offset+0x154>
 8007e78:	eec6 7a86 	vdiv.f32	s15, s13, s12
 8007e7c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8007e80:	4b0d      	ldr	r3, [pc, #52]	; (8007eb8 <bmi088_set_offset+0x150>)
 8007e82:	edc3 7a01 	vstr	s15, [r3, #4]
	accel_offset[2] += accel_offset[2] / 300;
 8007e86:	4b0c      	ldr	r3, [pc, #48]	; (8007eb8 <bmi088_set_offset+0x150>)
 8007e88:	ed93 7a02 	vldr	s14, [r3, #8]
 8007e8c:	4b0a      	ldr	r3, [pc, #40]	; (8007eb8 <bmi088_set_offset+0x150>)
 8007e8e:	edd3 6a02 	vldr	s13, [r3, #8]
 8007e92:	ed9f 6a0a 	vldr	s12, [pc, #40]	; 8007ebc <bmi088_set_offset+0x154>
 8007e96:	eec6 7a86 	vdiv.f32	s15, s13, s12
 8007e9a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8007e9e:	4b06      	ldr	r3, [pc, #24]	; (8007eb8 <bmi088_set_offset+0x150>)
 8007ea0:	edc3 7a02 	vstr	s15, [r3, #8]

    return 0;
 8007ea4:	2300      	movs	r3, #0
}
 8007ea6:	4618      	mov	r0, r3
 8007ea8:	3720      	adds	r7, #32
 8007eaa:	46bd      	mov	sp, r7
 8007eac:	bd80      	pop	{r7, pc}
 8007eae:	bf00      	nop
 8007eb0:	20000528 	.word	0x20000528
 8007eb4:	2000d768 	.word	0x2000d768
 8007eb8:	2000d738 	.word	0x2000d738
 8007ebc:	43960000 	.word	0x43960000

08007ec0 <bmi088_get_offset>:

uint8_t bmi088_get_offset(void)
{
 8007ec0:	b580      	push	{r7, lr}
 8007ec2:	b082      	sub	sp, #8
 8007ec4:	af00      	add	r7, sp, #0
    size_t read_len = 0;
 8007ec6:	2300      	movs	r3, #0
 8007ec8:	607b      	str	r3, [r7, #4]
    if (read_len == sizeof(gyro_offset))
 8007eca:	687b      	ldr	r3, [r7, #4]
 8007ecc:	2b0c      	cmp	r3, #12
 8007ece:	d101      	bne.n	8007ed4 <bmi088_get_offset+0x14>
    {
        /* read ok */
        return 0;
 8007ed0:	2300      	movs	r3, #0
 8007ed2:	e002      	b.n	8007eda <bmi088_get_offset+0x1a>
    }
    else
    {
        bmi088_set_offset();
 8007ed4:	f7ff ff48 	bl	8007d68 <bmi088_set_offset>
    }

    return 0;
 8007ed8:	2300      	movs	r3, #0
}
 8007eda:	4618      	mov	r0, r3
 8007edc:	3708      	adds	r7, #8
 8007ede:	46bd      	mov	sp, r7
 8007ee0:	bd80      	pop	{r7, pc}
	...

08007ee4 <bmi088_cali_slove>:

static void bmi088_cali_slove(float gyro[3], float accel[3], bmi088_real_data_t *bmi088)
{
 8007ee4:	b480      	push	{r7}
 8007ee6:	b087      	sub	sp, #28
 8007ee8:	af00      	add	r7, sp, #0
 8007eea:	60f8      	str	r0, [r7, #12]
 8007eec:	60b9      	str	r1, [r7, #8]
 8007eee:	607a      	str	r2, [r7, #4]
    for (uint8_t i = 0; i < 3; i++)
 8007ef0:	2300      	movs	r3, #0
 8007ef2:	75fb      	strb	r3, [r7, #23]
 8007ef4:	e07e      	b.n	8007ff4 <bmi088_cali_slove+0x110>
    {
        gyro[i] = bmi088->gyro[0] * gyro_scale_factor[i][0] + bmi088->gyro[1] * gyro_scale_factor[i][1] + bmi088->gyro[2] * gyro_scale_factor[i][2] - gyro_offset[i];
 8007ef6:	687b      	ldr	r3, [r7, #4]
 8007ef8:	ed93 7a05 	vldr	s14, [r3, #20]
 8007efc:	7dfa      	ldrb	r2, [r7, #23]
 8007efe:	4943      	ldr	r1, [pc, #268]	; (800800c <bmi088_cali_slove+0x128>)
 8007f00:	4613      	mov	r3, r2
 8007f02:	005b      	lsls	r3, r3, #1
 8007f04:	4413      	add	r3, r2
 8007f06:	009b      	lsls	r3, r3, #2
 8007f08:	440b      	add	r3, r1
 8007f0a:	edd3 7a00 	vldr	s15, [r3]
 8007f0e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8007f12:	687b      	ldr	r3, [r7, #4]
 8007f14:	edd3 6a06 	vldr	s13, [r3, #24]
 8007f18:	7dfa      	ldrb	r2, [r7, #23]
 8007f1a:	493c      	ldr	r1, [pc, #240]	; (800800c <bmi088_cali_slove+0x128>)
 8007f1c:	4613      	mov	r3, r2
 8007f1e:	005b      	lsls	r3, r3, #1
 8007f20:	4413      	add	r3, r2
 8007f22:	009b      	lsls	r3, r3, #2
 8007f24:	440b      	add	r3, r1
 8007f26:	3304      	adds	r3, #4
 8007f28:	edd3 7a00 	vldr	s15, [r3]
 8007f2c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8007f30:	ee37 7a27 	vadd.f32	s14, s14, s15
 8007f34:	687b      	ldr	r3, [r7, #4]
 8007f36:	edd3 6a07 	vldr	s13, [r3, #28]
 8007f3a:	7dfa      	ldrb	r2, [r7, #23]
 8007f3c:	4933      	ldr	r1, [pc, #204]	; (800800c <bmi088_cali_slove+0x128>)
 8007f3e:	4613      	mov	r3, r2
 8007f40:	005b      	lsls	r3, r3, #1
 8007f42:	4413      	add	r3, r2
 8007f44:	009b      	lsls	r3, r3, #2
 8007f46:	440b      	add	r3, r1
 8007f48:	3308      	adds	r3, #8
 8007f4a:	edd3 7a00 	vldr	s15, [r3]
 8007f4e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8007f52:	ee37 7a27 	vadd.f32	s14, s14, s15
 8007f56:	7dfb      	ldrb	r3, [r7, #23]
 8007f58:	4a2d      	ldr	r2, [pc, #180]	; (8008010 <bmi088_cali_slove+0x12c>)
 8007f5a:	009b      	lsls	r3, r3, #2
 8007f5c:	4413      	add	r3, r2
 8007f5e:	edd3 7a00 	vldr	s15, [r3]
 8007f62:	7dfb      	ldrb	r3, [r7, #23]
 8007f64:	009b      	lsls	r3, r3, #2
 8007f66:	68fa      	ldr	r2, [r7, #12]
 8007f68:	4413      	add	r3, r2
 8007f6a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8007f6e:	edc3 7a00 	vstr	s15, [r3]
        accel[i] = bmi088->accel[0] * accel_scale_factor[i][0] + bmi088->accel[1] * accel_scale_factor[i][1] + bmi088->accel[2] * accel_scale_factor[i][2] - accel_offset[i];
 8007f72:	687b      	ldr	r3, [r7, #4]
 8007f74:	ed93 7a01 	vldr	s14, [r3, #4]
 8007f78:	7dfa      	ldrb	r2, [r7, #23]
 8007f7a:	4926      	ldr	r1, [pc, #152]	; (8008014 <bmi088_cali_slove+0x130>)
 8007f7c:	4613      	mov	r3, r2
 8007f7e:	005b      	lsls	r3, r3, #1
 8007f80:	4413      	add	r3, r2
 8007f82:	009b      	lsls	r3, r3, #2
 8007f84:	440b      	add	r3, r1
 8007f86:	edd3 7a00 	vldr	s15, [r3]
 8007f8a:	ee27 7a27 	vmul.f32	s14, s14, s15
 8007f8e:	687b      	ldr	r3, [r7, #4]
 8007f90:	edd3 6a02 	vldr	s13, [r3, #8]
 8007f94:	7dfa      	ldrb	r2, [r7, #23]
 8007f96:	491f      	ldr	r1, [pc, #124]	; (8008014 <bmi088_cali_slove+0x130>)
 8007f98:	4613      	mov	r3, r2
 8007f9a:	005b      	lsls	r3, r3, #1
 8007f9c:	4413      	add	r3, r2
 8007f9e:	009b      	lsls	r3, r3, #2
 8007fa0:	440b      	add	r3, r1
 8007fa2:	3304      	adds	r3, #4
 8007fa4:	edd3 7a00 	vldr	s15, [r3]
 8007fa8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8007fac:	ee37 7a27 	vadd.f32	s14, s14, s15
 8007fb0:	687b      	ldr	r3, [r7, #4]
 8007fb2:	edd3 6a03 	vldr	s13, [r3, #12]
 8007fb6:	7dfa      	ldrb	r2, [r7, #23]
 8007fb8:	4916      	ldr	r1, [pc, #88]	; (8008014 <bmi088_cali_slove+0x130>)
 8007fba:	4613      	mov	r3, r2
 8007fbc:	005b      	lsls	r3, r3, #1
 8007fbe:	4413      	add	r3, r2
 8007fc0:	009b      	lsls	r3, r3, #2
 8007fc2:	440b      	add	r3, r1
 8007fc4:	3308      	adds	r3, #8
 8007fc6:	edd3 7a00 	vldr	s15, [r3]
 8007fca:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8007fce:	ee37 7a27 	vadd.f32	s14, s14, s15
 8007fd2:	7dfb      	ldrb	r3, [r7, #23]
 8007fd4:	4a10      	ldr	r2, [pc, #64]	; (8008018 <bmi088_cali_slove+0x134>)
 8007fd6:	009b      	lsls	r3, r3, #2
 8007fd8:	4413      	add	r3, r2
 8007fda:	edd3 7a00 	vldr	s15, [r3]
 8007fde:	7dfb      	ldrb	r3, [r7, #23]
 8007fe0:	009b      	lsls	r3, r3, #2
 8007fe2:	68ba      	ldr	r2, [r7, #8]
 8007fe4:	4413      	add	r3, r2
 8007fe6:	ee77 7a67 	vsub.f32	s15, s14, s15
 8007fea:	edc3 7a00 	vstr	s15, [r3]
    for (uint8_t i = 0; i < 3; i++)
 8007fee:	7dfb      	ldrb	r3, [r7, #23]
 8007ff0:	3301      	adds	r3, #1
 8007ff2:	75fb      	strb	r3, [r7, #23]
 8007ff4:	7dfb      	ldrb	r3, [r7, #23]
 8007ff6:	2b02      	cmp	r3, #2
 8007ff8:	f67f af7d 	bls.w	8007ef6 <bmi088_cali_slove+0x12>
    }
}
 8007ffc:	bf00      	nop
 8007ffe:	bf00      	nop
 8008000:	371c      	adds	r7, #28
 8008002:	46bd      	mov	sp, r7
 8008004:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008008:	4770      	bx	lr
 800800a:	bf00      	nop
 800800c:	2000003c 	.word	0x2000003c
 8008010:	2000d768 	.word	0x2000d768
 8008014:	20000060 	.word	0x20000060
 8008018:	2000d738 	.word	0x2000d738

0800801c <uc_rx_pack_init>:
#include "auto_aim.h"

/* define the global UC pack */
UC_Recv_Pack_t uc_rx_pack;

void uc_rx_pack_init(UC_Recv_Pack_t *uc_rx_pack){
 800801c:	b480      	push	{r7}
 800801e:	b083      	sub	sp, #12
 8008020:	af00      	add	r7, sp, #0
 8008022:	6078      	str	r0, [r7, #4]
	/* header */
	uc_rx_pack->header = 0;           // 1 byte
 8008024:	687b      	ldr	r3, [r7, #4]
 8008026:	2200      	movs	r2, #0
 8008028:	701a      	strb	r2, [r3, #0]

	/* auto aiming */
	uc_rx_pack->delta_yaw = 0.0;	   // 4 bytes
 800802a:	687b      	ldr	r3, [r7, #4]
 800802c:	f04f 0200 	mov.w	r2, #0
 8008030:	605a      	str	r2, [r3, #4]
	uc_rx_pack->delta_pitch = 0.0;	   // 4 bytes
 8008032:	687b      	ldr	r3, [r7, #4]
 8008034:	f04f 0200 	mov.w	r2, #0
 8008038:	609a      	str	r2, [r3, #8]
	uc_rx_pack->target_num=-1;       // 1 byte
 800803a:	687b      	ldr	r3, [r7, #4]
 800803c:	22ff      	movs	r2, #255	; 0xff
 800803e:	731a      	strb	r2, [r3, #12]

	/* checksum calibration */
	uc_rx_pack->checksum= 0;           // 2 bytes
 8008040:	687b      	ldr	r3, [r7, #4]
 8008042:	2200      	movs	r2, #0
 8008044:	81da      	strh	r2, [r3, #14]
}
 8008046:	bf00      	nop
 8008048:	370c      	adds	r7, #12
 800804a:	46bd      	mov	sp, r7
 800804c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008050:	4770      	bx	lr

08008052 <calculate_checksum>:

uint16_t calculate_checksum(const char data[], size_t length){
 8008052:	b480      	push	{r7}
 8008054:	b085      	sub	sp, #20
 8008056:	af00      	add	r7, sp, #0
 8008058:	6078      	str	r0, [r7, #4]
 800805a:	6039      	str	r1, [r7, #0]
	uint16_t checksum = 0;
 800805c:	2300      	movs	r3, #0
 800805e:	81fb      	strh	r3, [r7, #14]
	for (size_t i = UC_RX_READ_START; i < length; i++){
 8008060:	2301      	movs	r3, #1
 8008062:	60bb      	str	r3, [r7, #8]
 8008064:	e00a      	b.n	800807c <calculate_checksum+0x2a>
		checksum += (uint8_t)data[i];  // Cast to unsigned char to ensure correct addition
 8008066:	687a      	ldr	r2, [r7, #4]
 8008068:	68bb      	ldr	r3, [r7, #8]
 800806a:	4413      	add	r3, r2
 800806c:	781b      	ldrb	r3, [r3, #0]
 800806e:	b29a      	uxth	r2, r3
 8008070:	89fb      	ldrh	r3, [r7, #14]
 8008072:	4413      	add	r3, r2
 8008074:	81fb      	strh	r3, [r7, #14]
	for (size_t i = UC_RX_READ_START; i < length; i++){
 8008076:	68bb      	ldr	r3, [r7, #8]
 8008078:	3301      	adds	r3, #1
 800807a:	60bb      	str	r3, [r7, #8]
 800807c:	68ba      	ldr	r2, [r7, #8]
 800807e:	683b      	ldr	r3, [r7, #0]
 8008080:	429a      	cmp	r2, r3
 8008082:	d3f0      	bcc.n	8008066 <calculate_checksum+0x14>
	}
	checksum = checksum % 256;
 8008084:	89fb      	ldrh	r3, [r7, #14]
 8008086:	b2db      	uxtb	r3, r3
 8008088:	81fb      	strh	r3, [r7, #14]
	return checksum;  // Return a value in the range [0, 255]
 800808a:	89fb      	ldrh	r3, [r7, #14]
}
 800808c:	4618      	mov	r0, r3
 800808e:	3714      	adds	r7, #20
 8008090:	46bd      	mov	sp, r7
 8008092:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008096:	4770      	bx	lr

08008098 <uc_parse_recv_packet>:

uint8_t uc_parse_recv_packet(const char recv_pack[], UC_Recv_Pack_t *uc_rx_pack) {
 8008098:	b580      	push	{r7, lr}
 800809a:	b084      	sub	sp, #16
 800809c:	af00      	add	r7, sp, #0
 800809e:	6078      	str	r0, [r7, #4]
 80080a0:	6039      	str	r1, [r7, #0]
	uc_rx_pack->header = recv_pack[0];
 80080a2:	687b      	ldr	r3, [r7, #4]
 80080a4:	781a      	ldrb	r2, [r3, #0]
 80080a6:	683b      	ldr	r3, [r7, #0]
 80080a8:	701a      	strb	r2, [r3, #0]
	if (uc_rx_pack->header != 0x1A) { // header was hard-coding
 80080aa:	683b      	ldr	r3, [r7, #0]
 80080ac:	781b      	ldrb	r3, [r3, #0]
 80080ae:	2b1a      	cmp	r3, #26
 80080b0:	d001      	beq.n	80080b6 <uc_parse_recv_packet+0x1e>
		return -1; //header failed, drop the pack
 80080b2:	23ff      	movs	r3, #255	; 0xff
 80080b4:	e02d      	b.n	8008112 <uc_parse_recv_packet+0x7a>
	}

	// assuming little-endian byte order
	uc_rx_pack->delta_yaw = *((float*)(recv_pack + 1));
 80080b6:	687b      	ldr	r3, [r7, #4]
 80080b8:	3301      	adds	r3, #1
 80080ba:	681a      	ldr	r2, [r3, #0]
 80080bc:	683b      	ldr	r3, [r7, #0]
 80080be:	605a      	str	r2, [r3, #4]
	uc_rx_pack->delta_pitch = *((float*)(recv_pack + 5));
 80080c0:	687b      	ldr	r3, [r7, #4]
 80080c2:	3305      	adds	r3, #5
 80080c4:	681a      	ldr	r2, [r3, #0]
 80080c6:	683b      	ldr	r3, [r7, #0]
 80080c8:	609a      	str	r2, [r3, #8]
	uc_rx_pack->target_num = recv_pack[9];
 80080ca:	687b      	ldr	r3, [r7, #4]
 80080cc:	3309      	adds	r3, #9
 80080ce:	781b      	ldrb	r3, [r3, #0]
 80080d0:	b25a      	sxtb	r2, r3
 80080d2:	683b      	ldr	r3, [r7, #0]
 80080d4:	731a      	strb	r2, [r3, #12]
	uc_rx_pack->checksum = (recv_pack[10] << 8) | recv_pack[11];
 80080d6:	687b      	ldr	r3, [r7, #4]
 80080d8:	330a      	adds	r3, #10
 80080da:	781b      	ldrb	r3, [r3, #0]
 80080dc:	021b      	lsls	r3, r3, #8
 80080de:	b21a      	sxth	r2, r3
 80080e0:	687b      	ldr	r3, [r7, #4]
 80080e2:	330b      	adds	r3, #11
 80080e4:	781b      	ldrb	r3, [r3, #0]
 80080e6:	b21b      	sxth	r3, r3
 80080e8:	4313      	orrs	r3, r2
 80080ea:	b21b      	sxth	r3, r3
 80080ec:	b29a      	uxth	r2, r3
 80080ee:	683b      	ldr	r3, [r7, #0]
 80080f0:	81da      	strh	r2, [r3, #14]

	// calculate and compare checksum
	uint16_t calculated_checksum = calculate_checksum(recv_pack, UC_RX_DATALEN);  // exclude the checksum field itself
 80080f2:	210a      	movs	r1, #10
 80080f4:	6878      	ldr	r0, [r7, #4]
 80080f6:	f7ff ffac 	bl	8008052 <calculate_checksum>
 80080fa:	4603      	mov	r3, r0
 80080fc:	81fb      	strh	r3, [r7, #14]
	if (calculated_checksum != (uc_rx_pack->checksum % 256)) {
 80080fe:	683b      	ldr	r3, [r7, #0]
 8008100:	89db      	ldrh	r3, [r3, #14]
 8008102:	b2db      	uxtb	r3, r3
 8008104:	b29b      	uxth	r3, r3
 8008106:	89fa      	ldrh	r2, [r7, #14]
 8008108:	429a      	cmp	r2, r3
 800810a:	d001      	beq.n	8008110 <uc_parse_recv_packet+0x78>
		return -1; // check failed, drop the pack
 800810c:	23ff      	movs	r3, #255	; 0xff
 800810e:	e000      	b.n	8008112 <uc_parse_recv_packet+0x7a>
	}
	else {
		return 0; // check successfully
 8008110:	2300      	movs	r3, #0
	}
}
 8008112:	4618      	mov	r0, r3
 8008114:	3710      	adds	r7, #16
 8008116:	46bd      	mov	sp, r7
 8008118:	bd80      	pop	{r7, pc}

0800811a <gimbal_angle_message_init>:
/* define vars here */
//Comm_t comm_pack;

/* declare all used message */
/* init comm for gimbal angle info */
void gimbal_angle_message_init(CommMessageUnion_t *cmu){
 800811a:	b480      	push	{r7}
 800811c:	b085      	sub	sp, #20
 800811e:	af00      	add	r7, sp, #0
 8008120:	6078      	str	r0, [r7, #4]
	for(uint8_t i=0;i<4;i++)
 8008122:	2300      	movs	r3, #0
 8008124:	73fb      	strb	r3, [r7, #15]
 8008126:	e009      	b.n	800813c <gimbal_angle_message_init+0x22>
		cmu->comm_ga.angle_data[i] = 0.0f;
 8008128:	7bfb      	ldrb	r3, [r7, #15]
 800812a:	687a      	ldr	r2, [r7, #4]
 800812c:	009b      	lsls	r3, r3, #2
 800812e:	4413      	add	r3, r2
 8008130:	f04f 0200 	mov.w	r2, #0
 8008134:	601a      	str	r2, [r3, #0]
	for(uint8_t i=0;i<4;i++)
 8008136:	7bfb      	ldrb	r3, [r7, #15]
 8008138:	3301      	adds	r3, #1
 800813a:	73fb      	strb	r3, [r7, #15]
 800813c:	7bfb      	ldrb	r3, [r7, #15]
 800813e:	2b03      	cmp	r3, #3
 8008140:	d9f2      	bls.n	8008128 <gimbal_angle_message_init+0xe>
	cmu->comm_ga.send_flag = 0;//reset flag
 8008142:	687b      	ldr	r3, [r7, #4]
 8008144:	2200      	movs	r2, #0
 8008146:	741a      	strb	r2, [r3, #16]
}
 8008148:	bf00      	nop
 800814a:	3714      	adds	r7, #20
 800814c:	46bd      	mov	sp, r7
 800814e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008152:	4770      	bx	lr

08008154 <rc_message_init>:
    .message_type = COMM_GIMBAL_ANGLE,
    .init = gimbal_angle_message_init
};

/* init comm for rc info */
void rc_message_init(CommMessageUnion_t *cmu){
 8008154:	b480      	push	{r7}
 8008156:	b085      	sub	sp, #20
 8008158:	af00      	add	r7, sp, #0
 800815a:	6078      	str	r0, [r7, #4]
	for(uint8_t i=0;i<2;i++)
 800815c:	2300      	movs	r3, #0
 800815e:	73fb      	strb	r3, [r7, #15]
 8008160:	e007      	b.n	8008172 <rc_message_init+0x1e>
		cmu->comm_rc.rc_data[i] = 0;
 8008162:	7bfa      	ldrb	r2, [r7, #15]
 8008164:	687b      	ldr	r3, [r7, #4]
 8008166:	2100      	movs	r1, #0
 8008168:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
	for(uint8_t i=0;i<2;i++)
 800816c:	7bfb      	ldrb	r3, [r7, #15]
 800816e:	3301      	adds	r3, #1
 8008170:	73fb      	strb	r3, [r7, #15]
 8008172:	7bfb      	ldrb	r3, [r7, #15]
 8008174:	2b01      	cmp	r3, #1
 8008176:	d9f4      	bls.n	8008162 <rc_message_init+0xe>
	cmu->comm_rc.rc_data[2] = SW_MID;
 8008178:	687b      	ldr	r3, [r7, #4]
 800817a:	2203      	movs	r2, #3
 800817c:	809a      	strh	r2, [r3, #4]
	cmu->comm_rc.rc_data[3] = SW_MID;
 800817e:	687b      	ldr	r3, [r7, #4]
 8008180:	2203      	movs	r2, #3
 8008182:	80da      	strh	r2, [r3, #6]
	cmu->comm_rc.send_flag = 0;//reset flag
 8008184:	687b      	ldr	r3, [r7, #4]
 8008186:	2200      	movs	r2, #0
 8008188:	721a      	strb	r2, [r3, #8]
}
 800818a:	bf00      	nop
 800818c:	3714      	adds	r7, #20
 800818e:	46bd      	mov	sp, r7
 8008190:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008194:	4770      	bx	lr

08008196 <pc_message_init>:
    .message_type = COMM_REMOTE_CONTROL,
    .init = rc_message_init
};

/* init comm for pc info */
void pc_message_init(CommMessageUnion_t *cmu){
 8008196:	b480      	push	{r7}
 8008198:	b085      	sub	sp, #20
 800819a:	af00      	add	r7, sp, #0
 800819c:	6078      	str	r0, [r7, #4]
	for(uint8_t i=0;i<2;i++)
 800819e:	2300      	movs	r3, #0
 80081a0:	73fb      	strb	r3, [r7, #15]
 80081a2:	e007      	b.n	80081b4 <pc_message_init+0x1e>
		cmu->comm_pc.pc_data[i] = 0;
 80081a4:	7bfa      	ldrb	r2, [r7, #15]
 80081a6:	687b      	ldr	r3, [r7, #4]
 80081a8:	2100      	movs	r1, #0
 80081aa:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
	for(uint8_t i=0;i<2;i++)
 80081ae:	7bfb      	ldrb	r3, [r7, #15]
 80081b0:	3301      	adds	r3, #1
 80081b2:	73fb      	strb	r3, [r7, #15]
 80081b4:	7bfb      	ldrb	r3, [r7, #15]
 80081b6:	2b01      	cmp	r3, #1
 80081b8:	d9f4      	bls.n	80081a4 <pc_message_init+0xe>
	cmu->comm_pc.pc_data[2] = RELEASED;
 80081ba:	687b      	ldr	r3, [r7, #4]
 80081bc:	2200      	movs	r2, #0
 80081be:	809a      	strh	r2, [r3, #4]
	cmu->comm_pc.pc_data[3] = RELEASED;
 80081c0:	687b      	ldr	r3, [r7, #4]
 80081c2:	2200      	movs	r2, #0
 80081c4:	80da      	strh	r2, [r3, #6]
	cmu->comm_pc.send_flag = 0;//reset flag
 80081c6:	687b      	ldr	r3, [r7, #4]
 80081c8:	2200      	movs	r2, #0
 80081ca:	721a      	strb	r2, [r3, #8]
}
 80081cc:	bf00      	nop
 80081ce:	3714      	adds	r7, #20
 80081d0:	46bd      	mov	sp, r7
 80081d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081d6:	4770      	bx	lr

080081d8 <pc_ext_message_init>:
CommMessage_t pc_message = {
    .message_type = COMM_PC_CONTROL,
    .init = pc_message_init
};

void pc_ext_message_init(CommMessageUnion_t *cmu){
 80081d8:	b480      	push	{r7}
 80081da:	b085      	sub	sp, #20
 80081dc:	af00      	add	r7, sp, #0
 80081de:	6078      	str	r0, [r7, #4]
	for(uint8_t i = 0;i<3; i++)
 80081e0:	2300      	movs	r3, #0
 80081e2:	73fb      	strb	r3, [r7, #15]
 80081e4:	e007      	b.n	80081f6 <pc_ext_message_init+0x1e>
		cmu->comm_ext_pc.pc_data[i] = RELEASED;
 80081e6:	7bfa      	ldrb	r2, [r7, #15]
 80081e8:	687b      	ldr	r3, [r7, #4]
 80081ea:	2100      	movs	r1, #0
 80081ec:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
	for(uint8_t i = 0;i<3; i++)
 80081f0:	7bfb      	ldrb	r3, [r7, #15]
 80081f2:	3301      	adds	r3, #1
 80081f4:	73fb      	strb	r3, [r7, #15]
 80081f6:	7bfb      	ldrb	r3, [r7, #15]
 80081f8:	2b02      	cmp	r3, #2
 80081fa:	d9f4      	bls.n	80081e6 <pc_ext_message_init+0xe>
	cmu->comm_ext_pc.send_flag = 0;//reset flag
 80081fc:	687b      	ldr	r3, [r7, #4]
 80081fe:	2200      	movs	r2, #0
 8008200:	719a      	strb	r2, [r3, #6]
}
 8008202:	bf00      	nop
 8008204:	3714      	adds	r7, #20
 8008206:	46bd      	mov	sp, r7
 8008208:	f85d 7b04 	ldr.w	r7, [sp], #4
 800820c:	4770      	bx	lr

0800820e <ref_message_init>:
    .init = pc_ext_message_init
};


/* init comm for referee info */
void ref_message_init(CommMessageUnion_t* cmu){
 800820e:	b480      	push	{r7}
 8008210:	b083      	sub	sp, #12
 8008212:	af00      	add	r7, sp, #0
 8008214:	6078      	str	r0, [r7, #4]
	/* not implement yet */
	return;
 8008216:	bf00      	nop
}
 8008218:	370c      	adds	r7, #12
 800821a:	46bd      	mov	sp, r7
 800821c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008220:	4770      	bx	lr

08008222 <vision_message_init>:
    .message_type = COMM_REFEREE,
    .init = ref_message_init
};

/* init comm for computer vision massage info */
void vision_message_init(CommMessageUnion_t* cmu){
 8008222:	b480      	push	{r7}
 8008224:	b083      	sub	sp, #12
 8008226:	af00      	add	r7, sp, #0
 8008228:	6078      	str	r0, [r7, #4]
	/* not implement yet */
	return;
 800822a:	bf00      	nop
}
 800822c:	370c      	adds	r7, #12
 800822e:	46bd      	mov	sp, r7
 8008230:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008234:	4770      	bx	lr
	...

08008238 <comm_subscribe>:
 * @brief 	  comm message subscribe function
 * @param[in] sub: comm message subscribe list
 * @param[in] msgType: comm message type
 * @retval    None
 */
void comm_subscribe(CommMessageSublist_t *sub, CommMessageType_t msgType, CommRole_t role) {
 8008238:	b580      	push	{r7, lr}
 800823a:	b082      	sub	sp, #8
 800823c:	af00      	add	r7, sp, #0
 800823e:	6078      	str	r0, [r7, #4]
 8008240:	460b      	mov	r3, r1
 8008242:	70fb      	strb	r3, [r7, #3]
 8008244:	4613      	mov	r3, r2
 8008246:	70bb      	strb	r3, [r7, #2]
    /* update subscription list */
    sub->sub_list |= msgType;//use mask to set bit
 8008248:	687b      	ldr	r3, [r7, #4]
 800824a:	881a      	ldrh	r2, [r3, #0]
 800824c:	78fb      	ldrb	r3, [r7, #3]
 800824e:	b29b      	uxth	r3, r3
 8008250:	4313      	orrs	r3, r2
 8008252:	b29a      	uxth	r2, r3
 8008254:	687b      	ldr	r3, [r7, #4]
 8008256:	801a      	strh	r2, [r3, #0]
    sub->sub_list_num++;			//total num plus one
 8008258:	687b      	ldr	r3, [r7, #4]
 800825a:	885b      	ldrh	r3, [r3, #2]
 800825c:	3301      	adds	r3, #1
 800825e:	b29a      	uxth	r2, r3
 8008260:	687b      	ldr	r3, [r7, #4]
 8008262:	805a      	strh	r2, [r3, #2]

    /* call the appropriate init function */
    switch (msgType) {
 8008264:	78fb      	ldrb	r3, [r7, #3]
 8008266:	3b01      	subs	r3, #1
 8008268:	2b1f      	cmp	r3, #31
 800826a:	d873      	bhi.n	8008354 <comm_subscribe+0x11c>
 800826c:	a201      	add	r2, pc, #4	; (adr r2, 8008274 <comm_subscribe+0x3c>)
 800826e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008272:	bf00      	nop
 8008274:	080082f5 	.word	0x080082f5
 8008278:	08008305 	.word	0x08008305
 800827c:	08008355 	.word	0x08008355
 8008280:	08008315 	.word	0x08008315
 8008284:	08008355 	.word	0x08008355
 8008288:	08008355 	.word	0x08008355
 800828c:	08008355 	.word	0x08008355
 8008290:	08008335 	.word	0x08008335
 8008294:	08008355 	.word	0x08008355
 8008298:	08008355 	.word	0x08008355
 800829c:	08008355 	.word	0x08008355
 80082a0:	08008355 	.word	0x08008355
 80082a4:	08008355 	.word	0x08008355
 80082a8:	08008355 	.word	0x08008355
 80082ac:	08008355 	.word	0x08008355
 80082b0:	08008345 	.word	0x08008345
 80082b4:	08008355 	.word	0x08008355
 80082b8:	08008355 	.word	0x08008355
 80082bc:	08008355 	.word	0x08008355
 80082c0:	08008355 	.word	0x08008355
 80082c4:	08008355 	.word	0x08008355
 80082c8:	08008355 	.word	0x08008355
 80082cc:	08008355 	.word	0x08008355
 80082d0:	08008355 	.word	0x08008355
 80082d4:	08008355 	.word	0x08008355
 80082d8:	08008355 	.word	0x08008355
 80082dc:	08008355 	.word	0x08008355
 80082e0:	08008355 	.word	0x08008355
 80082e4:	08008355 	.word	0x08008355
 80082e8:	08008355 	.word	0x08008355
 80082ec:	08008355 	.word	0x08008355
 80082f0:	08008325 	.word	0x08008325
        case COMM_GIMBAL_ANGLE:
        	gimbal_angle_message.role = role;
 80082f4:	4a19      	ldr	r2, [pc, #100]	; (800835c <comm_subscribe+0x124>)
 80082f6:	78bb      	ldrb	r3, [r7, #2]
 80082f8:	7053      	strb	r3, [r2, #1]
            gimbal_angle_message.init(&(gimbal_angle_message.message));
 80082fa:	4b18      	ldr	r3, [pc, #96]	; (800835c <comm_subscribe+0x124>)
 80082fc:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80082fe:	4818      	ldr	r0, [pc, #96]	; (8008360 <comm_subscribe+0x128>)
 8008300:	4798      	blx	r3
            break;
 8008302:	e027      	b.n	8008354 <comm_subscribe+0x11c>
        case COMM_REMOTE_CONTROL:
        	rc_message.role = role;
 8008304:	4a17      	ldr	r2, [pc, #92]	; (8008364 <comm_subscribe+0x12c>)
 8008306:	78bb      	ldrb	r3, [r7, #2]
 8008308:	7053      	strb	r3, [r2, #1]
            rc_message.init(&(rc_message.message));
 800830a:	4b16      	ldr	r3, [pc, #88]	; (8008364 <comm_subscribe+0x12c>)
 800830c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800830e:	4816      	ldr	r0, [pc, #88]	; (8008368 <comm_subscribe+0x130>)
 8008310:	4798      	blx	r3
            break;
 8008312:	e01f      	b.n	8008354 <comm_subscribe+0x11c>
        case COMM_PC_CONTROL:
			pc_message.role = role;
 8008314:	4a15      	ldr	r2, [pc, #84]	; (800836c <comm_subscribe+0x134>)
 8008316:	78bb      	ldrb	r3, [r7, #2]
 8008318:	7053      	strb	r3, [r2, #1]
			pc_message.init(&(pc_message.message));
 800831a:	4b14      	ldr	r3, [pc, #80]	; (800836c <comm_subscribe+0x134>)
 800831c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800831e:	4814      	ldr	r0, [pc, #80]	; (8008370 <comm_subscribe+0x138>)
 8008320:	4798      	blx	r3
			break;
 8008322:	e017      	b.n	8008354 <comm_subscribe+0x11c>
        case COMM_EXT_PC_CONTROL:
        	pc_add_message.role = role;
 8008324:	4a13      	ldr	r2, [pc, #76]	; (8008374 <comm_subscribe+0x13c>)
 8008326:	78bb      	ldrb	r3, [r7, #2]
 8008328:	7053      	strb	r3, [r2, #1]
        	pc_add_message.init(&(pc_add_message.message));
 800832a:	4b12      	ldr	r3, [pc, #72]	; (8008374 <comm_subscribe+0x13c>)
 800832c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800832e:	4812      	ldr	r0, [pc, #72]	; (8008378 <comm_subscribe+0x140>)
 8008330:	4798      	blx	r3
        	break;
 8008332:	e00f      	b.n	8008354 <comm_subscribe+0x11c>
        case COMM_REFEREE:
        	ref_message.role = role;
 8008334:	4a11      	ldr	r2, [pc, #68]	; (800837c <comm_subscribe+0x144>)
 8008336:	78bb      	ldrb	r3, [r7, #2]
 8008338:	7053      	strb	r3, [r2, #1]
            ref_message.init(&(ref_message.message));
 800833a:	4b10      	ldr	r3, [pc, #64]	; (800837c <comm_subscribe+0x144>)
 800833c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800833e:	4810      	ldr	r0, [pc, #64]	; (8008380 <comm_subscribe+0x148>)
 8008340:	4798      	blx	r3
            break;
 8008342:	e007      	b.n	8008354 <comm_subscribe+0x11c>
        case COMM_VISION:
        	vision_message.role = role;
 8008344:	4a0f      	ldr	r2, [pc, #60]	; (8008384 <comm_subscribe+0x14c>)
 8008346:	78bb      	ldrb	r3, [r7, #2]
 8008348:	7053      	strb	r3, [r2, #1]
            vision_message.init(&(vision_message.message));
 800834a:	4b0e      	ldr	r3, [pc, #56]	; (8008384 <comm_subscribe+0x14c>)
 800834c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800834e:	480e      	ldr	r0, [pc, #56]	; (8008388 <comm_subscribe+0x150>)
 8008350:	4798      	blx	r3
            break;
 8008352:	bf00      	nop
    }
}
 8008354:	bf00      	nop
 8008356:	3708      	adds	r7, #8
 8008358:	46bd      	mov	sp, r7
 800835a:	bd80      	pop	{r7, pc}
 800835c:	20000084 	.word	0x20000084
 8008360:	20000088 	.word	0x20000088
 8008364:	200000ec 	.word	0x200000ec
 8008368:	200000f0 	.word	0x200000f0
 800836c:	20000154 	.word	0x20000154
 8008370:	20000158 	.word	0x20000158
 8008374:	200001bc 	.word	0x200001bc
 8008378:	200001c0 	.word	0x200001c0
 800837c:	20000224 	.word	0x20000224
 8008380:	20000228 	.word	0x20000228
 8008384:	2000028c 	.word	0x2000028c
 8008388:	20000290 	.word	0x20000290

0800838c <isSubscribed>:

CommSubscribeStatus_t isSubscribed(CommMessageSublist_t *sub, CommMessageType_t msgType){
 800838c:	b480      	push	{r7}
 800838e:	b083      	sub	sp, #12
 8008390:	af00      	add	r7, sp, #0
 8008392:	6078      	str	r0, [r7, #4]
 8008394:	460b      	mov	r3, r1
 8008396:	70fb      	strb	r3, [r7, #3]
     if((sub->sub_list & msgType) != 0)
 8008398:	687b      	ldr	r3, [r7, #4]
 800839a:	881b      	ldrh	r3, [r3, #0]
 800839c:	461a      	mov	r2, r3
 800839e:	78fb      	ldrb	r3, [r7, #3]
 80083a0:	4013      	ands	r3, r2
 80083a2:	2b00      	cmp	r3, #0
 80083a4:	d001      	beq.n	80083aa <isSubscribed+0x1e>
    	 return SUB_SUCCESS;
 80083a6:	2300      	movs	r3, #0
 80083a8:	e000      	b.n	80083ac <isSubscribed+0x20>
     else
    	 return SUB_FAIL;
 80083aa:	2301      	movs	r3, #1
}
 80083ac:	4618      	mov	r0, r3
 80083ae:	370c      	adds	r7, #12
 80083b0:	46bd      	mov	sp, r7
 80083b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083b6:	4770      	bx	lr

080083b8 <referee_init>:
/**
  * @brief     init ref sys struct
  * @param[in] main ref struct
  * @retval    None
  */
void referee_init(Referee_t *ref){
 80083b8:	b580      	push	{r7, lr}
 80083ba:	b082      	sub	sp, #8
 80083bc:	af00      	add	r7, sp, #0
 80083be:	6078      	str	r0, [r7, #4]

	memset(&(ref->header), 0, sizeof(frame_header_t));
 80083c0:	687b      	ldr	r3, [r7, #4]
 80083c2:	2205      	movs	r2, #5
 80083c4:	2100      	movs	r1, #0
 80083c6:	4618      	mov	r0, r3
 80083c8:	f007 ff66 	bl	8010298 <memset>

	memset(&(ref->game_status_data),  0, sizeof(game_status_t));
 80083cc:	687b      	ldr	r3, [r7, #4]
 80083ce:	332e      	adds	r3, #46	; 0x2e
 80083d0:	220b      	movs	r2, #11
 80083d2:	2100      	movs	r1, #0
 80083d4:	4618      	mov	r0, r3
 80083d6:	f007 ff5f 	bl	8010298 <memset>
	memset(&(ref->HP_data), 		  0, sizeof(game_robot_HP_t));
 80083da:	687b      	ldr	r3, [r7, #4]
 80083dc:	3339      	adds	r3, #57	; 0x39
 80083de:	2220      	movs	r2, #32
 80083e0:	2100      	movs	r1, #0
 80083e2:	4618      	mov	r0, r3
 80083e4:	f007 ff58 	bl	8010298 <memset>
	memset(&(ref->robot_status_data), 0, sizeof(robot_status_t));
 80083e8:	687b      	ldr	r3, [r7, #4]
 80083ea:	3359      	adds	r3, #89	; 0x59
 80083ec:	221b      	movs	r2, #27
 80083ee:	2100      	movs	r1, #0
 80083f0:	4618      	mov	r0, r3
 80083f2:	f007 ff51 	bl	8010298 <memset>
	memset(&(ref->power_heat_data),   0, sizeof(power_heat_data_t));
 80083f6:	687b      	ldr	r3, [r7, #4]
 80083f8:	3374      	adds	r3, #116	; 0x74
 80083fa:	2210      	movs	r2, #16
 80083fc:	2100      	movs	r1, #0
 80083fe:	4618      	mov	r0, r3
 8008400:	f007 ff4a 	bl	8010298 <memset>
	memset(&(ref->shoot_data), 		  0, sizeof(shoot_data_t));
 8008404:	687b      	ldr	r3, [r7, #4]
 8008406:	3384      	adds	r3, #132	; 0x84
 8008408:	2207      	movs	r2, #7
 800840a:	2100      	movs	r1, #0
 800840c:	4618      	mov	r0, r3
 800840e:	f007 ff43 	bl	8010298 <memset>
	memset(&(ref->ui_intrect_data),   0, sizeof(robot_interaction_data_t));
 8008412:	687b      	ldr	r3, [r7, #4]
 8008414:	338b      	adds	r3, #139	; 0x8b
 8008416:	2277      	movs	r2, #119	; 0x77
 8008418:	2100      	movs	r1, #0
 800841a:	4618      	mov	r0, r3
 800841c:	f007 ff3c 	bl	8010298 <memset>
	memset(&(ref->custom_robot_data), 0, sizeof(custom_robot_data_t));
 8008420:	687b      	ldr	r3, [r7, #4]
 8008422:	f503 7381 	add.w	r3, r3, #258	; 0x102
 8008426:	221e      	movs	r2, #30
 8008428:	2100      	movs	r1, #0
 800842a:	4618      	mov	r0, r3
 800842c:	f007 ff34 	bl	8010298 <memset>
}
 8008430:	bf00      	nop
 8008432:	3708      	adds	r7, #8
 8008434:	46bd      	mov	sp, r7
 8008436:	bd80      	pop	{r7, pc}

08008438 <referee_read_data>:
  * @brief     init ref sys struct
  * @param[in] main ref struct
  * @param[in] received frame (array) from ref sys // abodoned, directly copy within uart3 dma
  * @retval    None
  */
void referee_read_data(Referee_t *ref, uint8_t *rx_frame){
 8008438:	b580      	push	{r7, lr}
 800843a:	b082      	sub	sp, #8
 800843c:	af00      	add	r7, sp, #0
 800843e:	6078      	str	r0, [r7, #4]
 8008440:	6039      	str	r1, [r7, #0]

	referee_parsed_flag = 0;
 8008442:	4b40      	ldr	r3, [pc, #256]	; (8008544 <referee_read_data+0x10c>)
 8008444:	2200      	movs	r2, #0
 8008446:	801a      	strh	r2, [r3, #0]

	if (rx_frame == NULL) {
 8008448:	683b      	ldr	r3, [r7, #0]
 800844a:	2b00      	cmp	r3, #0
 800844c:	d075      	beq.n	800853a <referee_read_data+0x102>
		// frame is NULL, return
		return;
	}
	/* copy frame header */
	memcpy(&ref->header, rx_frame, HEADER_LEN);
 800844e:	687b      	ldr	r3, [r7, #4]
 8008450:	2205      	movs	r2, #5
 8008452:	6839      	ldr	r1, [r7, #0]
 8008454:	4618      	mov	r0, r3
 8008456:	f007 ff11 	bl	801027c <memcpy>

	/* frame header CRC8 verification */
	if(ref->header.sof == SOF_ID && Verify_CRC8_Check_Sum(&(ref->header), HEADER_LEN) == 1){
 800845a:	687b      	ldr	r3, [r7, #4]
 800845c:	781b      	ldrb	r3, [r3, #0]
 800845e:	2ba5      	cmp	r3, #165	; 0xa5
 8008460:	d10d      	bne.n	800847e <referee_read_data+0x46>
 8008462:	687b      	ldr	r3, [r7, #4]
 8008464:	2105      	movs	r1, #5
 8008466:	4618      	mov	r0, r3
 8008468:	f7fa faa8 	bl	80029bc <Verify_CRC8_Check_Sum>
 800846c:	4603      	mov	r3, r0
 800846e:	2b01      	cmp	r3, #1
 8008470:	d105      	bne.n	800847e <referee_read_data+0x46>
		/* successfully verified */
		ref->ref_cmd_id = *(uint16_t *)(rx_frame + HEADER_LEN); //point to the addr of the cmd id
 8008472:	683b      	ldr	r3, [r7, #0]
 8008474:	3305      	adds	r3, #5
 8008476:	881a      	ldrh	r2, [r3, #0]
 8008478:	687b      	ldr	r3, [r7, #4]
 800847a:	f8a3 2120 	strh.w	r2, [r3, #288]	; 0x120
	}
	//uint8_t ref_data_index = HEADER_LEN + CMD_LEN;// an index value pointed to current data addr
	memcpy(ref->ref_data, rx_frame + HEADER_LEN + CMD_LEN, sizeof(ref->ref_data));//pointer to the beginning of the data addr
 800847e:	687b      	ldr	r3, [r7, #4]
 8008480:	1d58      	adds	r0, r3, #5
 8008482:	683b      	ldr	r3, [r7, #0]
 8008484:	3307      	adds	r3, #7
 8008486:	2229      	movs	r2, #41	; 0x29
 8008488:	4619      	mov	r1, r3
 800848a:	f007 fef7 	bl	801027c <memcpy>


	/* parse the frame and get referee data */
	switch(ref->ref_cmd_id){
 800848e:	687b      	ldr	r3, [r7, #4]
 8008490:	f8b3 3120 	ldrh.w	r3, [r3, #288]	; 0x120
 8008494:	b29b      	uxth	r3, r3
 8008496:	f240 2207 	movw	r2, #519	; 0x207
 800849a:	4293      	cmp	r3, r2
 800849c:	d03f      	beq.n	800851e <referee_read_data+0xe6>
 800849e:	f5b3 7f02 	cmp.w	r3, #520	; 0x208
 80084a2:	da46      	bge.n	8008532 <referee_read_data+0xfa>
 80084a4:	f240 2202 	movw	r2, #514	; 0x202
 80084a8:	4293      	cmp	r3, r2
 80084aa:	d02e      	beq.n	800850a <referee_read_data+0xd2>
 80084ac:	f240 2202 	movw	r2, #514	; 0x202
 80084b0:	4293      	cmp	r3, r2
 80084b2:	dc3e      	bgt.n	8008532 <referee_read_data+0xfa>
 80084b4:	f240 2201 	movw	r2, #513	; 0x201
 80084b8:	4293      	cmp	r3, r2
 80084ba:	d01c      	beq.n	80084f6 <referee_read_data+0xbe>
 80084bc:	f240 2201 	movw	r2, #513	; 0x201
 80084c0:	4293      	cmp	r3, r2
 80084c2:	dc36      	bgt.n	8008532 <referee_read_data+0xfa>
 80084c4:	2b01      	cmp	r3, #1
 80084c6:	d002      	beq.n	80084ce <referee_read_data+0x96>
 80084c8:	2b03      	cmp	r3, #3
 80084ca:	d00a      	beq.n	80084e2 <referee_read_data+0xaa>
 80084cc:	e031      	b.n	8008532 <referee_read_data+0xfa>
		case GAME_STAT_ID: {
			memcpy(&(ref->game_status_data), ref->ref_data, sizeof(game_status_t));break;
 80084ce:	687b      	ldr	r3, [r7, #4]
 80084d0:	f103 002e 	add.w	r0, r3, #46	; 0x2e
 80084d4:	687b      	ldr	r3, [r7, #4]
 80084d6:	3305      	adds	r3, #5
 80084d8:	220b      	movs	r2, #11
 80084da:	4619      	mov	r1, r3
 80084dc:	f007 fece 	bl	801027c <memcpy>
 80084e0:	e027      	b.n	8008532 <referee_read_data+0xfa>
		}
		case GMAE_HP_ID: {
			memcpy(&(ref->HP_data), ref->ref_data, sizeof(game_robot_HP_t));break;
 80084e2:	687b      	ldr	r3, [r7, #4]
 80084e4:	f103 0039 	add.w	r0, r3, #57	; 0x39
 80084e8:	687b      	ldr	r3, [r7, #4]
 80084ea:	3305      	adds	r3, #5
 80084ec:	2220      	movs	r2, #32
 80084ee:	4619      	mov	r1, r3
 80084f0:	f007 fec4 	bl	801027c <memcpy>
 80084f4:	e01d      	b.n	8008532 <referee_read_data+0xfa>
		}
		case ROBOT_STAT_ID: {
			memcpy(&(ref->robot_status_data), ref->ref_data, sizeof(robot_status_t));break;
 80084f6:	687b      	ldr	r3, [r7, #4]
 80084f8:	f103 0059 	add.w	r0, r3, #89	; 0x59
 80084fc:	687b      	ldr	r3, [r7, #4]
 80084fe:	3305      	adds	r3, #5
 8008500:	221b      	movs	r2, #27
 8008502:	4619      	mov	r1, r3
 8008504:	f007 feba 	bl	801027c <memcpy>
 8008508:	e013      	b.n	8008532 <referee_read_data+0xfa>
		}
		case POWER_HEAT_ID: {
			memcpy(&(ref->power_heat_data), ref->ref_data, sizeof(power_heat_data_t));break;
 800850a:	687b      	ldr	r3, [r7, #4]
 800850c:	f103 0074 	add.w	r0, r3, #116	; 0x74
 8008510:	687b      	ldr	r3, [r7, #4]
 8008512:	3305      	adds	r3, #5
 8008514:	2210      	movs	r2, #16
 8008516:	4619      	mov	r1, r3
 8008518:	f007 feb0 	bl	801027c <memcpy>
 800851c:	e009      	b.n	8008532 <referee_read_data+0xfa>
		}
		case SHOOT_ID: {
			memcpy(&(ref->shoot_data), ref->ref_data, sizeof(shoot_data_t));break;
 800851e:	687b      	ldr	r3, [r7, #4]
 8008520:	f103 0084 	add.w	r0, r3, #132	; 0x84
 8008524:	687b      	ldr	r3, [r7, #4]
 8008526:	3305      	adds	r3, #5
 8008528:	2207      	movs	r2, #7
 800852a:	4619      	mov	r1, r3
 800852c:	f007 fea6 	bl	801027c <memcpy>
 8008530:	bf00      	nop
		}

	}

	referee_parsed_flag = 1;
 8008532:	4b04      	ldr	r3, [pc, #16]	; (8008544 <referee_read_data+0x10c>)
 8008534:	2201      	movs	r2, #1
 8008536:	801a      	strh	r2, [r3, #0]
 8008538:	e000      	b.n	800853c <referee_read_data+0x104>
		return;
 800853a:	bf00      	nop
}
 800853c:	3708      	adds	r7, #8
 800853e:	46bd      	mov	sp, r7
 8008540:	bd80      	pop	{r7, pc}
 8008542:	bf00      	nop
 8008544:	2000052c 	.word	0x2000052c

08008548 <self_check_system>:
/**
  * @brief    self-check system mian func
  * @param[in] motor id to be checked
  * @retval    SelfCheckStatus_t
  */
SelfCheckStatus_t self_check_system(){
 8008548:	b580      	push	{r7, lr}
 800854a:	af00      	add	r7, sp, #0
	/* motor check processes */
	if(board_status == CHASSIS_BOARD){
 800854c:	4b36      	ldr	r3, [pc, #216]	; (8008628 <self_check_system+0xe0>)
 800854e:	781b      	ldrb	r3, [r3, #0]
 8008550:	2b01      	cmp	r3, #1
 8008552:	d137      	bne.n	80085c4 <self_check_system+0x7c>
		if(self_check_motors(wheel_id1) == CHECK_FAIL){
 8008554:	2000      	movs	r0, #0
 8008556:	f000 f86b 	bl	8008630 <self_check_motors>
 800855a:	4603      	mov	r3, r0
 800855c:	2b01      	cmp	r3, #1
 800855e:	d107      	bne.n	8008570 <self_check_system+0x28>
			buzzer_alarm_times(1, TWO_SECOND_CNT, &buzzer);// 1 buzz per second
 8008560:	4a32      	ldr	r2, [pc, #200]	; (800862c <self_check_system+0xe4>)
 8008562:	f44f 61fa 	mov.w	r1, #2000	; 0x7d0
 8008566:	2001      	movs	r0, #1
 8008568:	f7fe f936 	bl	80067d8 <buzzer_alarm_times>
			return CHECK_FAIL;
 800856c:	2301      	movs	r3, #1
 800856e:	e058      	b.n	8008622 <self_check_system+0xda>
		}
		else if(self_check_motors(wheel_id2) == CHECK_FAIL){
 8008570:	2001      	movs	r0, #1
 8008572:	f000 f85d 	bl	8008630 <self_check_motors>
 8008576:	4603      	mov	r3, r0
 8008578:	2b01      	cmp	r3, #1
 800857a:	d107      	bne.n	800858c <self_check_system+0x44>
			buzzer_alarm_times(2, TWO_SECOND_CNT, &buzzer);// 2 buzz per second
 800857c:	4a2b      	ldr	r2, [pc, #172]	; (800862c <self_check_system+0xe4>)
 800857e:	f44f 61fa 	mov.w	r1, #2000	; 0x7d0
 8008582:	2002      	movs	r0, #2
 8008584:	f7fe f928 	bl	80067d8 <buzzer_alarm_times>
			return CHECK_FAIL;
 8008588:	2301      	movs	r3, #1
 800858a:	e04a      	b.n	8008622 <self_check_system+0xda>
		}
		else if(self_check_motors(wheel_id3) == CHECK_FAIL){
 800858c:	2002      	movs	r0, #2
 800858e:	f000 f84f 	bl	8008630 <self_check_motors>
 8008592:	4603      	mov	r3, r0
 8008594:	2b01      	cmp	r3, #1
 8008596:	d107      	bne.n	80085a8 <self_check_system+0x60>
			buzzer_alarm_times(3, TWO_SECOND_CNT, &buzzer);// 3 buzz per second
 8008598:	4a24      	ldr	r2, [pc, #144]	; (800862c <self_check_system+0xe4>)
 800859a:	f44f 61fa 	mov.w	r1, #2000	; 0x7d0
 800859e:	2003      	movs	r0, #3
 80085a0:	f7fe f91a 	bl	80067d8 <buzzer_alarm_times>
			return CHECK_FAIL;
 80085a4:	2301      	movs	r3, #1
 80085a6:	e03c      	b.n	8008622 <self_check_system+0xda>
		}
		else if(self_check_motors(wheel_id4) == CHECK_FAIL){
 80085a8:	2003      	movs	r0, #3
 80085aa:	f000 f841 	bl	8008630 <self_check_motors>
 80085ae:	4603      	mov	r3, r0
 80085b0:	2b01      	cmp	r3, #1
 80085b2:	d135      	bne.n	8008620 <self_check_system+0xd8>
			buzzer_alarm_times(4, TWO_SECOND_CNT, &buzzer);// 4 buzz per second
 80085b4:	4a1d      	ldr	r2, [pc, #116]	; (800862c <self_check_system+0xe4>)
 80085b6:	f44f 61fa 	mov.w	r1, #2000	; 0x7d0
 80085ba:	2004      	movs	r0, #4
 80085bc:	f7fe f90c 	bl	80067d8 <buzzer_alarm_times>
			return CHECK_FAIL;
 80085c0:	2301      	movs	r3, #1
 80085c2:	e02e      	b.n	8008622 <self_check_system+0xda>
		}
	}
	else if(board_status == GIMBAL_BOARD){
 80085c4:	4b18      	ldr	r3, [pc, #96]	; (8008628 <self_check_system+0xe0>)
 80085c6:	781b      	ldrb	r3, [r3, #0]
 80085c8:	2b00      	cmp	r3, #0
 80085ca:	d129      	bne.n	8008620 <self_check_system+0xd8>
		if(self_check_motors(yaw_id) == CHECK_FAIL){
 80085cc:	2004      	movs	r0, #4
 80085ce:	f000 f82f 	bl	8008630 <self_check_motors>
 80085d2:	4603      	mov	r3, r0
 80085d4:	2b01      	cmp	r3, #1
 80085d6:	d107      	bne.n	80085e8 <self_check_system+0xa0>
			buzzer_alarm_times(1, TWO_SECOND_CNT, &buzzer);// 1 buzz per second
 80085d8:	4a14      	ldr	r2, [pc, #80]	; (800862c <self_check_system+0xe4>)
 80085da:	f44f 61fa 	mov.w	r1, #2000	; 0x7d0
 80085de:	2001      	movs	r0, #1
 80085e0:	f7fe f8fa 	bl	80067d8 <buzzer_alarm_times>
			return CHECK_FAIL;
 80085e4:	2301      	movs	r3, #1
 80085e6:	e01c      	b.n	8008622 <self_check_system+0xda>
		}
		else if(self_check_motors(pitch_id) == CHECK_FAIL){
 80085e8:	2005      	movs	r0, #5
 80085ea:	f000 f821 	bl	8008630 <self_check_motors>
 80085ee:	4603      	mov	r3, r0
 80085f0:	2b01      	cmp	r3, #1
 80085f2:	d107      	bne.n	8008604 <self_check_system+0xbc>
			buzzer_alarm_times(2, TWO_SECOND_CNT, &buzzer);// 2 buzz per second
 80085f4:	4a0d      	ldr	r2, [pc, #52]	; (800862c <self_check_system+0xe4>)
 80085f6:	f44f 61fa 	mov.w	r1, #2000	; 0x7d0
 80085fa:	2002      	movs	r0, #2
 80085fc:	f7fe f8ec 	bl	80067d8 <buzzer_alarm_times>
			return CHECK_FAIL;
 8008600:	2301      	movs	r3, #1
 8008602:	e00e      	b.n	8008622 <self_check_system+0xda>
		}
		else if(self_check_motors(mag_2006_id) == CHECK_FAIL){
 8008604:	2006      	movs	r0, #6
 8008606:	f000 f813 	bl	8008630 <self_check_motors>
 800860a:	4603      	mov	r3, r0
 800860c:	2b01      	cmp	r3, #1
 800860e:	d107      	bne.n	8008620 <self_check_system+0xd8>
			buzzer_alarm_times(3, TWO_SECOND_CNT, &buzzer);// 3 buzz per second
 8008610:	4a06      	ldr	r2, [pc, #24]	; (800862c <self_check_system+0xe4>)
 8008612:	f44f 61fa 	mov.w	r1, #2000	; 0x7d0
 8008616:	2003      	movs	r0, #3
 8008618:	f7fe f8de 	bl	80067d8 <buzzer_alarm_times>
			return CHECK_FAIL;
 800861c:	2301      	movs	r3, #1
 800861e:	e000      	b.n	8008622 <self_check_system+0xda>
		}
	}
	/* RC check processes */
	return CHECK_OK;
 8008620:	2300      	movs	r3, #0
}
 8008622:	4618      	mov	r0, r3
 8008624:	bd80      	pop	{r7, pc}
 8008626:	bf00      	nop
 8008628:	20004718 	.word	0x20004718
 800862c:	2000d720 	.word	0x2000d720

08008630 <self_check_motors>:
/**
  * @brief     self check DJI CAN motor status based on feedback
  * @param[in] motor id to be checked
  * @retval    SelfCheckStatus_t
  */
SelfCheckStatus_t self_check_motors(uint8_t motor_id){
 8008630:	b480      	push	{r7}
 8008632:	b083      	sub	sp, #12
 8008634:	af00      	add	r7, sp, #0
 8008636:	4603      	mov	r3, r0
 8008638:	71fb      	strb	r3, [r7, #7]
	/* check motor online status */
	if(motor_data[motor_id].motor_feedback.rx_angle > 0){
 800863a:	79fb      	ldrb	r3, [r7, #7]
 800863c:	4a09      	ldr	r2, [pc, #36]	; (8008664 <self_check_motors+0x34>)
 800863e:	2194      	movs	r1, #148	; 0x94
 8008640:	fb01 f303 	mul.w	r3, r1, r3
 8008644:	4413      	add	r3, r2
 8008646:	3388      	adds	r3, #136	; 0x88
 8008648:	f9b3 3000 	ldrsh.w	r3, [r3]
 800864c:	2b00      	cmp	r3, #0
 800864e:	dd01      	ble.n	8008654 <self_check_motors+0x24>
		/* this may have issue when the fb angle exactly equal to 0 (very rare)*/
		return 	CHECK_OK;
 8008650:	2300      	movs	r3, #0
 8008652:	e000      	b.n	8008656 <self_check_motors+0x26>
	}
	return CHECK_FAIL;
 8008654:	2301      	movs	r3, #1
}
 8008656:	4618      	mov	r0, r3
 8008658:	370c      	adds	r7, #12
 800865a:	46bd      	mov	sp, r7
 800865c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008660:	4770      	bx	lr
 8008662:	bf00      	nop
 8008664:	20005278 	.word	0x20005278

08008668 <MX_CAN1_Init>:
CAN_HandleTypeDef hcan1;
CAN_HandleTypeDef hcan2;

/* CAN1 init function */
void MX_CAN1_Init(void)
{
 8008668:	b580      	push	{r7, lr}
 800866a:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 800866c:	4b17      	ldr	r3, [pc, #92]	; (80086cc <MX_CAN1_Init+0x64>)
 800866e:	4a18      	ldr	r2, [pc, #96]	; (80086d0 <MX_CAN1_Init+0x68>)
 8008670:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 3;
 8008672:	4b16      	ldr	r3, [pc, #88]	; (80086cc <MX_CAN1_Init+0x64>)
 8008674:	2203      	movs	r2, #3
 8008676:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 8008678:	4b14      	ldr	r3, [pc, #80]	; (80086cc <MX_CAN1_Init+0x64>)
 800867a:	2200      	movs	r2, #0
 800867c:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 800867e:	4b13      	ldr	r3, [pc, #76]	; (80086cc <MX_CAN1_Init+0x64>)
 8008680:	2200      	movs	r2, #0
 8008682:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_10TQ;
 8008684:	4b11      	ldr	r3, [pc, #68]	; (80086cc <MX_CAN1_Init+0x64>)
 8008686:	f44f 2210 	mov.w	r2, #589824	; 0x90000
 800868a:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_3TQ;
 800868c:	4b0f      	ldr	r3, [pc, #60]	; (80086cc <MX_CAN1_Init+0x64>)
 800868e:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8008692:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 8008694:	4b0d      	ldr	r3, [pc, #52]	; (80086cc <MX_CAN1_Init+0x64>)
 8008696:	2200      	movs	r2, #0
 8008698:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = ENABLE;
 800869a:	4b0c      	ldr	r3, [pc, #48]	; (80086cc <MX_CAN1_Init+0x64>)
 800869c:	2201      	movs	r2, #1
 800869e:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = ENABLE;
 80086a0:	4b0a      	ldr	r3, [pc, #40]	; (80086cc <MX_CAN1_Init+0x64>)
 80086a2:	2201      	movs	r2, #1
 80086a4:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = ENABLE;
 80086a6:	4b09      	ldr	r3, [pc, #36]	; (80086cc <MX_CAN1_Init+0x64>)
 80086a8:	2201      	movs	r2, #1
 80086aa:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 80086ac:	4b07      	ldr	r3, [pc, #28]	; (80086cc <MX_CAN1_Init+0x64>)
 80086ae:	2200      	movs	r2, #0
 80086b0:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = ENABLE;
 80086b2:	4b06      	ldr	r3, [pc, #24]	; (80086cc <MX_CAN1_Init+0x64>)
 80086b4:	2201      	movs	r2, #1
 80086b6:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 80086b8:	4804      	ldr	r0, [pc, #16]	; (80086cc <MX_CAN1_Init+0x64>)
 80086ba:	f001 fee7 	bl	800a48c <HAL_CAN_Init>
 80086be:	4603      	mov	r3, r0
 80086c0:	2b00      	cmp	r3, #0
 80086c2:	d001      	beq.n	80086c8 <MX_CAN1_Init+0x60>
  {
    Error_Handler();
 80086c4:	f000 fe6c 	bl	80093a0 <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */

  /* USER CODE END CAN1_Init 2 */

}
 80086c8:	bf00      	nop
 80086ca:	bd80      	pop	{r7, pc}
 80086cc:	2000d7e8 	.word	0x2000d7e8
 80086d0:	40006400 	.word	0x40006400

080086d4 <MX_CAN2_Init>:
/* CAN2 init function */
void MX_CAN2_Init(void)
{
 80086d4:	b580      	push	{r7, lr}
 80086d6:	af00      	add	r7, sp, #0
  /* USER CODE END CAN2_Init 0 */

  /* USER CODE BEGIN CAN2_Init 1 */

  /* USER CODE END CAN2_Init 1 */
  hcan2.Instance = CAN2;
 80086d8:	4b17      	ldr	r3, [pc, #92]	; (8008738 <MX_CAN2_Init+0x64>)
 80086da:	4a18      	ldr	r2, [pc, #96]	; (800873c <MX_CAN2_Init+0x68>)
 80086dc:	601a      	str	r2, [r3, #0]
  hcan2.Init.Prescaler = 3;
 80086de:	4b16      	ldr	r3, [pc, #88]	; (8008738 <MX_CAN2_Init+0x64>)
 80086e0:	2203      	movs	r2, #3
 80086e2:	605a      	str	r2, [r3, #4]
  hcan2.Init.Mode = CAN_MODE_NORMAL;
 80086e4:	4b14      	ldr	r3, [pc, #80]	; (8008738 <MX_CAN2_Init+0x64>)
 80086e6:	2200      	movs	r2, #0
 80086e8:	609a      	str	r2, [r3, #8]
  hcan2.Init.SyncJumpWidth = CAN_SJW_1TQ;
 80086ea:	4b13      	ldr	r3, [pc, #76]	; (8008738 <MX_CAN2_Init+0x64>)
 80086ec:	2200      	movs	r2, #0
 80086ee:	60da      	str	r2, [r3, #12]
  hcan2.Init.TimeSeg1 = CAN_BS1_10TQ;
 80086f0:	4b11      	ldr	r3, [pc, #68]	; (8008738 <MX_CAN2_Init+0x64>)
 80086f2:	f44f 2210 	mov.w	r2, #589824	; 0x90000
 80086f6:	611a      	str	r2, [r3, #16]
  hcan2.Init.TimeSeg2 = CAN_BS2_3TQ;
 80086f8:	4b0f      	ldr	r3, [pc, #60]	; (8008738 <MX_CAN2_Init+0x64>)
 80086fa:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 80086fe:	615a      	str	r2, [r3, #20]
  hcan2.Init.TimeTriggeredMode = DISABLE;
 8008700:	4b0d      	ldr	r3, [pc, #52]	; (8008738 <MX_CAN2_Init+0x64>)
 8008702:	2200      	movs	r2, #0
 8008704:	761a      	strb	r2, [r3, #24]
  hcan2.Init.AutoBusOff = ENABLE;
 8008706:	4b0c      	ldr	r3, [pc, #48]	; (8008738 <MX_CAN2_Init+0x64>)
 8008708:	2201      	movs	r2, #1
 800870a:	765a      	strb	r2, [r3, #25]
  hcan2.Init.AutoWakeUp = ENABLE;
 800870c:	4b0a      	ldr	r3, [pc, #40]	; (8008738 <MX_CAN2_Init+0x64>)
 800870e:	2201      	movs	r2, #1
 8008710:	769a      	strb	r2, [r3, #26]
  hcan2.Init.AutoRetransmission = ENABLE;
 8008712:	4b09      	ldr	r3, [pc, #36]	; (8008738 <MX_CAN2_Init+0x64>)
 8008714:	2201      	movs	r2, #1
 8008716:	76da      	strb	r2, [r3, #27]
  hcan2.Init.ReceiveFifoLocked = DISABLE;
 8008718:	4b07      	ldr	r3, [pc, #28]	; (8008738 <MX_CAN2_Init+0x64>)
 800871a:	2200      	movs	r2, #0
 800871c:	771a      	strb	r2, [r3, #28]
  hcan2.Init.TransmitFifoPriority = ENABLE;
 800871e:	4b06      	ldr	r3, [pc, #24]	; (8008738 <MX_CAN2_Init+0x64>)
 8008720:	2201      	movs	r2, #1
 8008722:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan2) != HAL_OK)
 8008724:	4804      	ldr	r0, [pc, #16]	; (8008738 <MX_CAN2_Init+0x64>)
 8008726:	f001 feb1 	bl	800a48c <HAL_CAN_Init>
 800872a:	4603      	mov	r3, r0
 800872c:	2b00      	cmp	r3, #0
 800872e:	d001      	beq.n	8008734 <MX_CAN2_Init+0x60>
  {
    Error_Handler();
 8008730:	f000 fe36 	bl	80093a0 <Error_Handler>
  }
  /* USER CODE BEGIN CAN2_Init 2 */

  /* USER CODE END CAN2_Init 2 */

}
 8008734:	bf00      	nop
 8008736:	bd80      	pop	{r7, pc}
 8008738:	2000d7c0 	.word	0x2000d7c0
 800873c:	40006800 	.word	0x40006800

08008740 <HAL_CAN_MspInit>:

static uint32_t HAL_RCC_CAN1_CLK_ENABLED=0;

void HAL_CAN_MspInit(CAN_HandleTypeDef* canHandle)
{
 8008740:	b580      	push	{r7, lr}
 8008742:	b08c      	sub	sp, #48	; 0x30
 8008744:	af00      	add	r7, sp, #0
 8008746:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8008748:	f107 031c 	add.w	r3, r7, #28
 800874c:	2200      	movs	r2, #0
 800874e:	601a      	str	r2, [r3, #0]
 8008750:	605a      	str	r2, [r3, #4]
 8008752:	609a      	str	r2, [r3, #8]
 8008754:	60da      	str	r2, [r3, #12]
 8008756:	611a      	str	r2, [r3, #16]
  if(canHandle->Instance==CAN1)
 8008758:	687b      	ldr	r3, [r7, #4]
 800875a:	681b      	ldr	r3, [r3, #0]
 800875c:	4a52      	ldr	r2, [pc, #328]	; (80088a8 <HAL_CAN_MspInit+0x168>)
 800875e:	4293      	cmp	r3, r2
 8008760:	d145      	bne.n	80087ee <HAL_CAN_MspInit+0xae>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* CAN1 clock enable */
    HAL_RCC_CAN1_CLK_ENABLED++;
 8008762:	4b52      	ldr	r3, [pc, #328]	; (80088ac <HAL_CAN_MspInit+0x16c>)
 8008764:	681b      	ldr	r3, [r3, #0]
 8008766:	3301      	adds	r3, #1
 8008768:	4a50      	ldr	r2, [pc, #320]	; (80088ac <HAL_CAN_MspInit+0x16c>)
 800876a:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_CAN1_CLK_ENABLED==1){
 800876c:	4b4f      	ldr	r3, [pc, #316]	; (80088ac <HAL_CAN_MspInit+0x16c>)
 800876e:	681b      	ldr	r3, [r3, #0]
 8008770:	2b01      	cmp	r3, #1
 8008772:	d10d      	bne.n	8008790 <HAL_CAN_MspInit+0x50>
      __HAL_RCC_CAN1_CLK_ENABLE();
 8008774:	2300      	movs	r3, #0
 8008776:	61bb      	str	r3, [r7, #24]
 8008778:	4b4d      	ldr	r3, [pc, #308]	; (80088b0 <HAL_CAN_MspInit+0x170>)
 800877a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800877c:	4a4c      	ldr	r2, [pc, #304]	; (80088b0 <HAL_CAN_MspInit+0x170>)
 800877e:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8008782:	6413      	str	r3, [r2, #64]	; 0x40
 8008784:	4b4a      	ldr	r3, [pc, #296]	; (80088b0 <HAL_CAN_MspInit+0x170>)
 8008786:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008788:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800878c:	61bb      	str	r3, [r7, #24]
 800878e:	69bb      	ldr	r3, [r7, #24]
    }

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8008790:	2300      	movs	r3, #0
 8008792:	617b      	str	r3, [r7, #20]
 8008794:	4b46      	ldr	r3, [pc, #280]	; (80088b0 <HAL_CAN_MspInit+0x170>)
 8008796:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008798:	4a45      	ldr	r2, [pc, #276]	; (80088b0 <HAL_CAN_MspInit+0x170>)
 800879a:	f043 0308 	orr.w	r3, r3, #8
 800879e:	6313      	str	r3, [r2, #48]	; 0x30
 80087a0:	4b43      	ldr	r3, [pc, #268]	; (80088b0 <HAL_CAN_MspInit+0x170>)
 80087a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80087a4:	f003 0308 	and.w	r3, r3, #8
 80087a8:	617b      	str	r3, [r7, #20]
 80087aa:	697b      	ldr	r3, [r7, #20]
    /**CAN1 GPIO Configuration
    PD0     ------> CAN1_RX
    PD1     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80087ac:	2303      	movs	r3, #3
 80087ae:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80087b0:	2302      	movs	r3, #2
 80087b2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80087b4:	2300      	movs	r3, #0
 80087b6:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80087b8:	2303      	movs	r3, #3
 80087ba:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 80087bc:	2309      	movs	r3, #9
 80087be:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80087c0:	f107 031c 	add.w	r3, r7, #28
 80087c4:	4619      	mov	r1, r3
 80087c6:	483b      	ldr	r0, [pc, #236]	; (80088b4 <HAL_CAN_MspInit+0x174>)
 80087c8:	f003 f9b4 	bl	800bb34 <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_TX_IRQn, 5, 0);
 80087cc:	2200      	movs	r2, #0
 80087ce:	2105      	movs	r1, #5
 80087d0:	2013      	movs	r0, #19
 80087d2:	f002 fd98 	bl	800b306 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_TX_IRQn);
 80087d6:	2013      	movs	r0, #19
 80087d8:	f002 fdb1 	bl	800b33e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 5, 0);
 80087dc:	2200      	movs	r2, #0
 80087de:	2105      	movs	r1, #5
 80087e0:	2014      	movs	r0, #20
 80087e2:	f002 fd90 	bl	800b306 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 80087e6:	2014      	movs	r0, #20
 80087e8:	f002 fda9 	bl	800b33e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(CAN2_RX0_IRQn);
  /* USER CODE BEGIN CAN2_MspInit 1 */

  /* USER CODE END CAN2_MspInit 1 */
  }
}
 80087ec:	e057      	b.n	800889e <HAL_CAN_MspInit+0x15e>
  else if(canHandle->Instance==CAN2)
 80087ee:	687b      	ldr	r3, [r7, #4]
 80087f0:	681b      	ldr	r3, [r3, #0]
 80087f2:	4a31      	ldr	r2, [pc, #196]	; (80088b8 <HAL_CAN_MspInit+0x178>)
 80087f4:	4293      	cmp	r3, r2
 80087f6:	d152      	bne.n	800889e <HAL_CAN_MspInit+0x15e>
    __HAL_RCC_CAN2_CLK_ENABLE();
 80087f8:	2300      	movs	r3, #0
 80087fa:	613b      	str	r3, [r7, #16]
 80087fc:	4b2c      	ldr	r3, [pc, #176]	; (80088b0 <HAL_CAN_MspInit+0x170>)
 80087fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008800:	4a2b      	ldr	r2, [pc, #172]	; (80088b0 <HAL_CAN_MspInit+0x170>)
 8008802:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8008806:	6413      	str	r3, [r2, #64]	; 0x40
 8008808:	4b29      	ldr	r3, [pc, #164]	; (80088b0 <HAL_CAN_MspInit+0x170>)
 800880a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800880c:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8008810:	613b      	str	r3, [r7, #16]
 8008812:	693b      	ldr	r3, [r7, #16]
    HAL_RCC_CAN1_CLK_ENABLED++;
 8008814:	4b25      	ldr	r3, [pc, #148]	; (80088ac <HAL_CAN_MspInit+0x16c>)
 8008816:	681b      	ldr	r3, [r3, #0]
 8008818:	3301      	adds	r3, #1
 800881a:	4a24      	ldr	r2, [pc, #144]	; (80088ac <HAL_CAN_MspInit+0x16c>)
 800881c:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_CAN1_CLK_ENABLED==1){
 800881e:	4b23      	ldr	r3, [pc, #140]	; (80088ac <HAL_CAN_MspInit+0x16c>)
 8008820:	681b      	ldr	r3, [r3, #0]
 8008822:	2b01      	cmp	r3, #1
 8008824:	d10d      	bne.n	8008842 <HAL_CAN_MspInit+0x102>
      __HAL_RCC_CAN1_CLK_ENABLE();
 8008826:	2300      	movs	r3, #0
 8008828:	60fb      	str	r3, [r7, #12]
 800882a:	4b21      	ldr	r3, [pc, #132]	; (80088b0 <HAL_CAN_MspInit+0x170>)
 800882c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800882e:	4a20      	ldr	r2, [pc, #128]	; (80088b0 <HAL_CAN_MspInit+0x170>)
 8008830:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8008834:	6413      	str	r3, [r2, #64]	; 0x40
 8008836:	4b1e      	ldr	r3, [pc, #120]	; (80088b0 <HAL_CAN_MspInit+0x170>)
 8008838:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800883a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800883e:	60fb      	str	r3, [r7, #12]
 8008840:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8008842:	2300      	movs	r3, #0
 8008844:	60bb      	str	r3, [r7, #8]
 8008846:	4b1a      	ldr	r3, [pc, #104]	; (80088b0 <HAL_CAN_MspInit+0x170>)
 8008848:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800884a:	4a19      	ldr	r2, [pc, #100]	; (80088b0 <HAL_CAN_MspInit+0x170>)
 800884c:	f043 0302 	orr.w	r3, r3, #2
 8008850:	6313      	str	r3, [r2, #48]	; 0x30
 8008852:	4b17      	ldr	r3, [pc, #92]	; (80088b0 <HAL_CAN_MspInit+0x170>)
 8008854:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008856:	f003 0302 	and.w	r3, r3, #2
 800885a:	60bb      	str	r3, [r7, #8]
 800885c:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 800885e:	2360      	movs	r3, #96	; 0x60
 8008860:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008862:	2302      	movs	r3, #2
 8008864:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008866:	2300      	movs	r3, #0
 8008868:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800886a:	2303      	movs	r3, #3
 800886c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN2;
 800886e:	2309      	movs	r3, #9
 8008870:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8008872:	f107 031c 	add.w	r3, r7, #28
 8008876:	4619      	mov	r1, r3
 8008878:	4810      	ldr	r0, [pc, #64]	; (80088bc <HAL_CAN_MspInit+0x17c>)
 800887a:	f003 f95b 	bl	800bb34 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(CAN2_TX_IRQn, 5, 0);
 800887e:	2200      	movs	r2, #0
 8008880:	2105      	movs	r1, #5
 8008882:	203f      	movs	r0, #63	; 0x3f
 8008884:	f002 fd3f 	bl	800b306 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN2_TX_IRQn);
 8008888:	203f      	movs	r0, #63	; 0x3f
 800888a:	f002 fd58 	bl	800b33e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN2_RX0_IRQn, 5, 0);
 800888e:	2200      	movs	r2, #0
 8008890:	2105      	movs	r1, #5
 8008892:	2040      	movs	r0, #64	; 0x40
 8008894:	f002 fd37 	bl	800b306 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN2_RX0_IRQn);
 8008898:	2040      	movs	r0, #64	; 0x40
 800889a:	f002 fd50 	bl	800b33e <HAL_NVIC_EnableIRQ>
}
 800889e:	bf00      	nop
 80088a0:	3730      	adds	r7, #48	; 0x30
 80088a2:	46bd      	mov	sp, r7
 80088a4:	bd80      	pop	{r7, pc}
 80088a6:	bf00      	nop
 80088a8:	40006400 	.word	0x40006400
 80088ac:	20000584 	.word	0x20000584
 80088b0:	40023800 	.word	0x40023800
 80088b4:	40020c00 	.word	0x40020c00
 80088b8:	40006800 	.word	0x40006800
 80088bc:	40020400 	.word	0x40020400

080088c0 <can_filter_enable>:
  /* USER CODE END CAN2_MspDeInit 1 */
  }
}

/* USER CODE BEGIN 1 */
void can_filter_enable(CAN_HandleTypeDef* hcan){
 80088c0:	b580      	push	{r7, lr}
 80088c2:	b08c      	sub	sp, #48	; 0x30
 80088c4:	af00      	add	r7, sp, #0
 80088c6:	6078      	str	r0, [r7, #4]
	CAN_FilterTypeDef CAN_FilterConfigStructure;

	CAN_FilterConfigStructure.FilterIdHigh = 0x0000;
 80088c8:	2300      	movs	r3, #0
 80088ca:	60bb      	str	r3, [r7, #8]
	CAN_FilterConfigStructure.FilterIdLow = 0x0000;
 80088cc:	2300      	movs	r3, #0
 80088ce:	60fb      	str	r3, [r7, #12]
	CAN_FilterConfigStructure.FilterMaskIdHigh = 0x0000;
 80088d0:	2300      	movs	r3, #0
 80088d2:	613b      	str	r3, [r7, #16]
	CAN_FilterConfigStructure.FilterMaskIdLow = 0x0000;
 80088d4:	2300      	movs	r3, #0
 80088d6:	617b      	str	r3, [r7, #20]
	CAN_FilterConfigStructure.FilterFIFOAssignment = CAN_FILTER_FIFO0;
 80088d8:	2300      	movs	r3, #0
 80088da:	61bb      	str	r3, [r7, #24]
	CAN_FilterConfigStructure.FilterMode = CAN_FILTERMODE_IDMASK;
 80088dc:	2300      	movs	r3, #0
 80088de:	623b      	str	r3, [r7, #32]
	CAN_FilterConfigStructure.FilterScale = CAN_FILTERSCALE_32BIT;
 80088e0:	2301      	movs	r3, #1
 80088e2:	627b      	str	r3, [r7, #36]	; 0x24
	CAN_FilterConfigStructure.FilterActivation = ENABLE;
 80088e4:	2301      	movs	r3, #1
 80088e6:	62bb      	str	r3, [r7, #40]	; 0x28
	if(hcan == &hcan1){
 80088e8:	687b      	ldr	r3, [r7, #4]
 80088ea:	4a0e      	ldr	r2, [pc, #56]	; (8008924 <can_filter_enable+0x64>)
 80088ec:	4293      	cmp	r3, r2
 80088ee:	d102      	bne.n	80088f6 <can_filter_enable+0x36>
//		CAN_FilterConfigStructure.SlaveStartFilterBank = 27;
		CAN_FilterConfigStructure.FilterBank = 0;
 80088f0:	2300      	movs	r3, #0
 80088f2:	61fb      	str	r3, [r7, #28]
 80088f4:	e007      	b.n	8008906 <can_filter_enable+0x46>
	}
	else if(hcan == &hcan2){
 80088f6:	687b      	ldr	r3, [r7, #4]
 80088f8:	4a0b      	ldr	r2, [pc, #44]	; (8008928 <can_filter_enable+0x68>)
 80088fa:	4293      	cmp	r3, r2
 80088fc:	d103      	bne.n	8008906 <can_filter_enable+0x46>
		//FIXME: Test current back filter idx
		CAN_FilterConfigStructure.SlaveStartFilterBank = 14;
 80088fe:	230e      	movs	r3, #14
 8008900:	62fb      	str	r3, [r7, #44]	; 0x2c
		CAN_FilterConfigStructure.FilterBank = 14;
 8008902:	230e      	movs	r3, #14
 8008904:	61fb      	str	r3, [r7, #28]
	}

	HAL_CAN_ConfigFilter(hcan, &CAN_FilterConfigStructure);
 8008906:	f107 0308 	add.w	r3, r7, #8
 800890a:	4619      	mov	r1, r3
 800890c:	6878      	ldr	r0, [r7, #4]
 800890e:	f001 feb9 	bl	800a684 <HAL_CAN_ConfigFilter>
	// activate the canx msg callback interrupt
	HAL_CAN_ActivateNotification(hcan, CAN_IT_RX_FIFO0_MSG_PENDING);
 8008912:	2102      	movs	r1, #2
 8008914:	6878      	ldr	r0, [r7, #4]
 8008916:	f002 f9c6 	bl	800aca6 <HAL_CAN_ActivateNotification>
}
 800891a:	bf00      	nop
 800891c:	3730      	adds	r7, #48	; 0x30
 800891e:	46bd      	mov	sp, r7
 8008920:	bd80      	pop	{r7, pc}
 8008922:	bf00      	nop
 8008924:	2000d7e8 	.word	0x2000d7e8
 8008928:	2000d7c0 	.word	0x2000d7c0

0800892c <HAL_CAN_RxFifo0MsgPendingCallback>:
/* This function activates whenever the RxFifo receives a message
 * The StdId is obtained from the can message, then it is written into the buffer array (it is an array of arrays)
 * To figure out which motor it is for the read/write functions, we will refer to a table - see notes from March 25, 2021
 * There may be a better table later
*/
void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan){
 800892c:	b580      	push	{r7, lr}
 800892e:	b08a      	sub	sp, #40	; 0x28
 8008930:	af00      	add	r7, sp, #0
 8008932:	6078      	str	r0, [r7, #4]
	CAN_RxHeaderTypeDef rx_header;
	rx_header.StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[CAN_RX_FIFO0].RIR) >> CAN_TI0R_STID_Pos;
 8008934:	687b      	ldr	r3, [r7, #4]
 8008936:	681b      	ldr	r3, [r3, #0]
 8008938:	f8d3 31b0 	ldr.w	r3, [r3, #432]	; 0x1b0
 800893c:	0d5b      	lsrs	r3, r3, #21
 800893e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8008942:	60bb      	str	r3, [r7, #8]
	if(hcan == &hcan1){
 8008944:	687b      	ldr	r3, [r7, #4]
 8008946:	4a2d      	ldr	r2, [pc, #180]	; (80089fc <HAL_CAN_RxFifo0MsgPendingCallback+0xd0>)
 8008948:	4293      	cmp	r3, r2
 800894a:	d10f      	bne.n	800896c <HAL_CAN_RxFifo0MsgPendingCallback+0x40>
		uint8_t idx=rx_header.StdId-CAN_RX_ID_START;
 800894c:	68bb      	ldr	r3, [r7, #8]
 800894e:	b2db      	uxtb	r3, r3
 8008950:	3b01      	subs	r3, #1
 8008952:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
		HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO0, &rx_header, can_rx_buffer[idx]);
 8008956:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800895a:	00db      	lsls	r3, r3, #3
 800895c:	4a28      	ldr	r2, [pc, #160]	; (8008a00 <HAL_CAN_RxFifo0MsgPendingCallback+0xd4>)
 800895e:	4413      	add	r3, r2
 8008960:	f107 0208 	add.w	r2, r7, #8
 8008964:	2100      	movs	r1, #0
 8008966:	6878      	ldr	r0, [r7, #4]
 8008968:	f002 f88b 	bl	800aa82 <HAL_CAN_GetRxMessage>
	}
	if(hcan == &hcan2){
 800896c:	687b      	ldr	r3, [r7, #4]
 800896e:	4a25      	ldr	r2, [pc, #148]	; (8008a04 <HAL_CAN_RxFifo0MsgPendingCallback+0xd8>)
 8008970:	4293      	cmp	r3, r2
 8008972:	d13f      	bne.n	80089f4 <HAL_CAN_RxFifo0MsgPendingCallback+0xc8>
		if(board_status==CHASSIS_BOARD){
 8008974:	4b24      	ldr	r3, [pc, #144]	; (8008a08 <HAL_CAN_RxFifo0MsgPendingCallback+0xdc>)
 8008976:	781b      	ldrb	r3, [r3, #0]
 8008978:	2b01      	cmp	r3, #1
 800897a:	d11b      	bne.n	80089b4 <HAL_CAN_RxFifo0MsgPendingCallback+0x88>
			uint8_t idx=rx_header.StdId-IDLE_COMM_ID;
 800897c:	68bb      	ldr	r3, [r7, #8]
 800897e:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
			can_comm_rx[idx].comm_id = rx_header.StdId;
 8008982:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 8008986:	68b9      	ldr	r1, [r7, #8]
 8008988:	4820      	ldr	r0, [pc, #128]	; (8008a0c <HAL_CAN_RxFifo0MsgPendingCallback+0xe0>)
 800898a:	4613      	mov	r3, r2
 800898c:	005b      	lsls	r3, r3, #1
 800898e:	4413      	add	r3, r2
 8008990:	009b      	lsls	r3, r3, #2
 8008992:	4403      	add	r3, r0
 8008994:	6019      	str	r1, [r3, #0]
			HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO0, &rx_header, can_comm_rx[idx].comm_rx_buffer);
 8008996:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 800899a:	4613      	mov	r3, r2
 800899c:	005b      	lsls	r3, r3, #1
 800899e:	4413      	add	r3, r2
 80089a0:	009b      	lsls	r3, r3, #2
 80089a2:	4a1a      	ldr	r2, [pc, #104]	; (8008a0c <HAL_CAN_RxFifo0MsgPendingCallback+0xe0>)
 80089a4:	4413      	add	r3, r2
 80089a6:	3304      	adds	r3, #4
 80089a8:	f107 0208 	add.w	r2, r7, #8
 80089ac:	2100      	movs	r1, #0
 80089ae:	6878      	ldr	r0, [r7, #4]
 80089b0:	f002 f867 	bl	800aa82 <HAL_CAN_GetRxMessage>
		}
		if(board_status==GIMBAL_BOARD){
 80089b4:	4b14      	ldr	r3, [pc, #80]	; (8008a08 <HAL_CAN_RxFifo0MsgPendingCallback+0xdc>)
 80089b6:	781b      	ldrb	r3, [r3, #0]
 80089b8:	2b00      	cmp	r3, #0
 80089ba:	d11b      	bne.n	80089f4 <HAL_CAN_RxFifo0MsgPendingCallback+0xc8>
			uint8_t idx=rx_header.StdId-IDLE_COMM_ID;
 80089bc:	68bb      	ldr	r3, [r7, #8]
 80089be:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
			can_comm_rx[idx].comm_id = rx_header.StdId;
 80089c2:	f897 2025 	ldrb.w	r2, [r7, #37]	; 0x25
 80089c6:	68b9      	ldr	r1, [r7, #8]
 80089c8:	4810      	ldr	r0, [pc, #64]	; (8008a0c <HAL_CAN_RxFifo0MsgPendingCallback+0xe0>)
 80089ca:	4613      	mov	r3, r2
 80089cc:	005b      	lsls	r3, r3, #1
 80089ce:	4413      	add	r3, r2
 80089d0:	009b      	lsls	r3, r3, #2
 80089d2:	4403      	add	r3, r0
 80089d4:	6019      	str	r1, [r3, #0]
			HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO0, &rx_header, can_comm_rx[idx].comm_rx_buffer);
 80089d6:	f897 2025 	ldrb.w	r2, [r7, #37]	; 0x25
 80089da:	4613      	mov	r3, r2
 80089dc:	005b      	lsls	r3, r3, #1
 80089de:	4413      	add	r3, r2
 80089e0:	009b      	lsls	r3, r3, #2
 80089e2:	4a0a      	ldr	r2, [pc, #40]	; (8008a0c <HAL_CAN_RxFifo0MsgPendingCallback+0xe0>)
 80089e4:	4413      	add	r3, r2
 80089e6:	3304      	adds	r3, #4
 80089e8:	f107 0208 	add.w	r2, r7, #8
 80089ec:	2100      	movs	r1, #0
 80089ee:	6878      	ldr	r0, [r7, #4]
 80089f0:	f002 f847 	bl	800aa82 <HAL_CAN_GetRxMessage>
		}
	}
}
 80089f4:	bf00      	nop
 80089f6:	3728      	adds	r7, #40	; 0x28
 80089f8:	46bd      	mov	sp, r7
 80089fa:	bd80      	pop	{r7, pc}
 80089fc:	2000d7e8 	.word	0x2000d7e8
 8008a00:	2000471c 	.word	0x2000471c
 8008a04:	2000d7c0 	.word	0x2000d7c0
 8008a08:	20004718 	.word	0x20004718
 8008a0c:	20000530 	.word	0x20000530

08008a10 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8008a10:	b580      	push	{r7, lr}
 8008a12:	b082      	sub	sp, #8
 8008a14:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8008a16:	2300      	movs	r3, #0
 8008a18:	607b      	str	r3, [r7, #4]
 8008a1a:	4b27      	ldr	r3, [pc, #156]	; (8008ab8 <MX_DMA_Init+0xa8>)
 8008a1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008a1e:	4a26      	ldr	r2, [pc, #152]	; (8008ab8 <MX_DMA_Init+0xa8>)
 8008a20:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8008a24:	6313      	str	r3, [r2, #48]	; 0x30
 8008a26:	4b24      	ldr	r3, [pc, #144]	; (8008ab8 <MX_DMA_Init+0xa8>)
 8008a28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008a2a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8008a2e:	607b      	str	r3, [r7, #4]
 8008a30:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8008a32:	2300      	movs	r3, #0
 8008a34:	603b      	str	r3, [r7, #0]
 8008a36:	4b20      	ldr	r3, [pc, #128]	; (8008ab8 <MX_DMA_Init+0xa8>)
 8008a38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008a3a:	4a1f      	ldr	r2, [pc, #124]	; (8008ab8 <MX_DMA_Init+0xa8>)
 8008a3c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8008a40:	6313      	str	r3, [r2, #48]	; 0x30
 8008a42:	4b1d      	ldr	r3, [pc, #116]	; (8008ab8 <MX_DMA_Init+0xa8>)
 8008a44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008a46:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8008a4a:	603b      	str	r3, [r7, #0]
 8008a4c:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 5, 0);
 8008a4e:	2200      	movs	r2, #0
 8008a50:	2105      	movs	r1, #5
 8008a52:	200c      	movs	r0, #12
 8008a54:	f002 fc57 	bl	800b306 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 8008a58:	200c      	movs	r0, #12
 8008a5a:	f002 fc70 	bl	800b33e <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 5, 0);
 8008a5e:	2200      	movs	r2, #0
 8008a60:	2105      	movs	r1, #5
 8008a62:	2010      	movs	r0, #16
 8008a64:	f002 fc4f 	bl	800b306 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8008a68:	2010      	movs	r0, #16
 8008a6a:	f002 fc68 	bl	800b33e <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 5, 0);
 8008a6e:	2200      	movs	r2, #0
 8008a70:	2105      	movs	r1, #5
 8008a72:	203a      	movs	r0, #58	; 0x3a
 8008a74:	f002 fc47 	bl	800b306 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 8008a78:	203a      	movs	r0, #58	; 0x3a
 8008a7a:	f002 fc60 	bl	800b33e <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 5, 0);
 8008a7e:	2200      	movs	r2, #0
 8008a80:	2105      	movs	r1, #5
 8008a82:	203b      	movs	r0, #59	; 0x3b
 8008a84:	f002 fc3f 	bl	800b306 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 8008a88:	203b      	movs	r0, #59	; 0x3b
 8008a8a:	f002 fc58 	bl	800b33e <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream5_IRQn, 5, 0);
 8008a8e:	2200      	movs	r2, #0
 8008a90:	2105      	movs	r1, #5
 8008a92:	2044      	movs	r0, #68	; 0x44
 8008a94:	f002 fc37 	bl	800b306 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream5_IRQn);
 8008a98:	2044      	movs	r0, #68	; 0x44
 8008a9a:	f002 fc50 	bl	800b33e <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream7_IRQn, 5, 0);
 8008a9e:	2200      	movs	r2, #0
 8008aa0:	2105      	movs	r1, #5
 8008aa2:	2046      	movs	r0, #70	; 0x46
 8008aa4:	f002 fc2f 	bl	800b306 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream7_IRQn);
 8008aa8:	2046      	movs	r0, #70	; 0x46
 8008aaa:	f002 fc48 	bl	800b33e <HAL_NVIC_EnableIRQ>

}
 8008aae:	bf00      	nop
 8008ab0:	3708      	adds	r7, #8
 8008ab2:	46bd      	mov	sp, r7
 8008ab4:	bd80      	pop	{r7, pc}
 8008ab6:	bf00      	nop
 8008ab8:	40023800 	.word	0x40023800

08008abc <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8008abc:	b480      	push	{r7}
 8008abe:	b085      	sub	sp, #20
 8008ac0:	af00      	add	r7, sp, #0
 8008ac2:	60f8      	str	r0, [r7, #12]
 8008ac4:	60b9      	str	r1, [r7, #8]
 8008ac6:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8008ac8:	68fb      	ldr	r3, [r7, #12]
 8008aca:	4a07      	ldr	r2, [pc, #28]	; (8008ae8 <vApplicationGetIdleTaskMemory+0x2c>)
 8008acc:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8008ace:	68bb      	ldr	r3, [r7, #8]
 8008ad0:	4a06      	ldr	r2, [pc, #24]	; (8008aec <vApplicationGetIdleTaskMemory+0x30>)
 8008ad2:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8008ad4:	687b      	ldr	r3, [r7, #4]
 8008ad6:	2280      	movs	r2, #128	; 0x80
 8008ad8:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 8008ada:	bf00      	nop
 8008adc:	3714      	adds	r7, #20
 8008ade:	46bd      	mov	sp, r7
 8008ae0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ae4:	4770      	bx	lr
 8008ae6:	bf00      	nop
 8008ae8:	20000588 	.word	0x20000588
 8008aec:	200005dc 	.word	0x200005dc

08008af0 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8008af0:	b5b0      	push	{r4, r5, r7, lr}
 8008af2:	b0c8      	sub	sp, #288	; 0x120
 8008af4:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 8008af6:	4b58      	ldr	r3, [pc, #352]	; (8008c58 <MX_FREERTOS_Init+0x168>)
 8008af8:	f107 04e4 	add.w	r4, r7, #228	; 0xe4
 8008afc:	461d      	mov	r5, r3
 8008afe:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8008b00:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8008b02:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8008b06:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 8008b0a:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 8008b0e:	2100      	movs	r1, #0
 8008b10:	4618      	mov	r0, r3
 8008b12:	f005 feba 	bl	800e88a <osThreadCreate>
 8008b16:	4603      	mov	r3, r0
 8008b18:	4a50      	ldr	r2, [pc, #320]	; (8008c5c <MX_FREERTOS_Init+0x16c>)
 8008b1a:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  osThreadDef(TimerTask, Timer_Task_Func, osPriorityHigh, 0, 256);
 8008b1c:	4b50      	ldr	r3, [pc, #320]	; (8008c60 <MX_FREERTOS_Init+0x170>)
 8008b1e:	f107 04c8 	add.w	r4, r7, #200	; 0xc8
 8008b22:	461d      	mov	r5, r3
 8008b24:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8008b26:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8008b28:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8008b2c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
    TimerTaskHandle = osThreadCreate(osThread(TimerTask), NULL);
 8008b30:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 8008b34:	2100      	movs	r1, #0
 8008b36:	4618      	mov	r0, r3
 8008b38:	f005 fea7 	bl	800e88a <osThreadCreate>
 8008b3c:	f8c7 011c 	str.w	r0, [r7, #284]	; 0x11c

    osThreadDef(CommTask, Comm_Task_Func, osPriorityHigh, 0, 256);
 8008b40:	4b48      	ldr	r3, [pc, #288]	; (8008c64 <MX_FREERTOS_Init+0x174>)
 8008b42:	f107 04ac 	add.w	r4, r7, #172	; 0xac
 8008b46:	461d      	mov	r5, r3
 8008b48:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8008b4a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8008b4c:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8008b50:	e884 0007 	stmia.w	r4, {r0, r1, r2}
    CommTaskHandle = osThreadCreate(osThread(CommTask), NULL);
 8008b54:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8008b58:	2100      	movs	r1, #0
 8008b5a:	4618      	mov	r0, r3
 8008b5c:	f005 fe95 	bl	800e88a <osThreadCreate>
 8008b60:	f8c7 0118 	str.w	r0, [r7, #280]	; 0x118

    osThreadDef(WDGTask, WatchDog_Task_Function, osPriorityHigh, 0, 256);
 8008b64:	4b40      	ldr	r3, [pc, #256]	; (8008c68 <MX_FREERTOS_Init+0x178>)
 8008b66:	f107 0490 	add.w	r4, r7, #144	; 0x90
 8008b6a:	461d      	mov	r5, r3
 8008b6c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8008b6e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8008b70:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8008b74:	e884 0007 	stmia.w	r4, {r0, r1, r2}
    WDGTaskHandle = osThreadCreate(osThread(WDGTask), NULL);
 8008b78:	f107 0390 	add.w	r3, r7, #144	; 0x90
 8008b7c:	2100      	movs	r1, #0
 8008b7e:	4618      	mov	r0, r3
 8008b80:	f005 fe83 	bl	800e88a <osThreadCreate>
 8008b84:	f8c7 0114 	str.w	r0, [r7, #276]	; 0x114


    if(board_status == CHASSIS_BOARD){
 8008b88:	4b38      	ldr	r3, [pc, #224]	; (8008c6c <MX_FREERTOS_Init+0x17c>)
 8008b8a:	781b      	ldrb	r3, [r3, #0]
 8008b8c:	2b01      	cmp	r3, #1
 8008b8e:	d124      	bne.n	8008bda <MX_FREERTOS_Init+0xea>
    	  osThreadDef(ChassisTask, Chassis_Task_Func, osPriorityRealtime, 0, 256);
 8008b90:	4b37      	ldr	r3, [pc, #220]	; (8008c70 <MX_FREERTOS_Init+0x180>)
 8008b92:	f107 0474 	add.w	r4, r7, #116	; 0x74
 8008b96:	461d      	mov	r5, r3
 8008b98:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8008b9a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8008b9c:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8008ba0:	e884 0007 	stmia.w	r4, {r0, r1, r2}
    	  ChassisTaskHandle = osThreadCreate(osThread(ChassisTask), NULL);
 8008ba4:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8008ba8:	2100      	movs	r1, #0
 8008baa:	4618      	mov	r0, r3
 8008bac:	f005 fe6d 	bl	800e88a <osThreadCreate>
 8008bb0:	f8c7 0104 	str.w	r0, [r7, #260]	; 0x104

    	  osThreadDef(RCTask, RC_Task_Func, osPriorityHigh, 0, 384);
 8008bb4:	4b2f      	ldr	r3, [pc, #188]	; (8008c74 <MX_FREERTOS_Init+0x184>)
 8008bb6:	f107 0458 	add.w	r4, r7, #88	; 0x58
 8008bba:	461d      	mov	r5, r3
 8008bbc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8008bbe:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8008bc0:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8008bc4:	e884 0007 	stmia.w	r4, {r0, r1, r2}
    	  RCTaskHandle = osThreadCreate(osThread(RCTask), NULL);
 8008bc8:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8008bcc:	2100      	movs	r1, #0
 8008bce:	4618      	mov	r0, r3
 8008bd0:	f005 fe5b 	bl	800e88a <osThreadCreate>
 8008bd4:	f8c7 0100 	str.w	r0, [r7, #256]	; 0x100
    	  osThreadDef(IMUTask, IMU_Task_Function, osPriorityHigh, 0, 256);
    	  IMUTaskHandle = osThreadCreate(osThread(IMUTask), NULL);
      }
  /* USER CODE END RTOS_THREADS */

}
 8008bd8:	e039      	b.n	8008c4e <MX_FREERTOS_Init+0x15e>
    else if(board_status == GIMBAL_BOARD){
 8008bda:	4b24      	ldr	r3, [pc, #144]	; (8008c6c <MX_FREERTOS_Init+0x17c>)
 8008bdc:	781b      	ldrb	r3, [r3, #0]
 8008bde:	2b00      	cmp	r3, #0
 8008be0:	d135      	bne.n	8008c4e <MX_FREERTOS_Init+0x15e>
    	  osThreadDef(GimbalTask, Gimbal_Task_Function, osPriorityRealtime, 0, 512);
 8008be2:	4b25      	ldr	r3, [pc, #148]	; (8008c78 <MX_FREERTOS_Init+0x188>)
 8008be4:	f107 043c 	add.w	r4, r7, #60	; 0x3c
 8008be8:	461d      	mov	r5, r3
 8008bea:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8008bec:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8008bee:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8008bf2:	e884 0007 	stmia.w	r4, {r0, r1, r2}
    	  GimbalTaskHandle = osThreadCreate(osThread(GimbalTask), NULL);
 8008bf6:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8008bfa:	2100      	movs	r1, #0
 8008bfc:	4618      	mov	r0, r3
 8008bfe:	f005 fe44 	bl	800e88a <osThreadCreate>
 8008c02:	f8c7 0110 	str.w	r0, [r7, #272]	; 0x110
    	  osThreadDef(ShootTask, Shoot_Task_Func, osPriorityHigh, 0, 256);
 8008c06:	f107 0320 	add.w	r3, r7, #32
 8008c0a:	4a1c      	ldr	r2, [pc, #112]	; (8008c7c <MX_FREERTOS_Init+0x18c>)
 8008c0c:	461c      	mov	r4, r3
 8008c0e:	4615      	mov	r5, r2
 8008c10:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8008c12:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8008c14:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8008c18:	e884 0007 	stmia.w	r4, {r0, r1, r2}
    	  ShootTaskHandle = osThreadCreate(osThread(ShootTask), NULL);
 8008c1c:	f107 0320 	add.w	r3, r7, #32
 8008c20:	2100      	movs	r1, #0
 8008c22:	4618      	mov	r0, r3
 8008c24:	f005 fe31 	bl	800e88a <osThreadCreate>
 8008c28:	f8c7 010c 	str.w	r0, [r7, #268]	; 0x10c
    	  osThreadDef(IMUTask, IMU_Task_Function, osPriorityHigh, 0, 256);
 8008c2c:	1d3b      	adds	r3, r7, #4
 8008c2e:	4a14      	ldr	r2, [pc, #80]	; (8008c80 <MX_FREERTOS_Init+0x190>)
 8008c30:	461c      	mov	r4, r3
 8008c32:	4615      	mov	r5, r2
 8008c34:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8008c36:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8008c38:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8008c3c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
    	  IMUTaskHandle = osThreadCreate(osThread(IMUTask), NULL);
 8008c40:	1d3b      	adds	r3, r7, #4
 8008c42:	2100      	movs	r1, #0
 8008c44:	4618      	mov	r0, r3
 8008c46:	f005 fe20 	bl	800e88a <osThreadCreate>
 8008c4a:	f8c7 0108 	str.w	r0, [r7, #264]	; 0x108
}
 8008c4e:	bf00      	nop
 8008c50:	f507 7790 	add.w	r7, r7, #288	; 0x120
 8008c54:	46bd      	mov	sp, r7
 8008c56:	bdb0      	pop	{r4, r5, r7, pc}
 8008c58:	080137c8 	.word	0x080137c8
 8008c5c:	2000d810 	.word	0x2000d810
 8008c60:	080137e4 	.word	0x080137e4
 8008c64:	08013800 	.word	0x08013800
 8008c68:	0801381c 	.word	0x0801381c
 8008c6c:	20004718 	.word	0x20004718
 8008c70:	08013838 	.word	0x08013838
 8008c74:	08013854 	.word	0x08013854
 8008c78:	08013870 	.word	0x08013870
 8008c7c:	0801388c 	.word	0x0801388c
 8008c80:	080138a8 	.word	0x080138a8

08008c84 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8008c84:	b580      	push	{r7, lr}
 8008c86:	b082      	sub	sp, #8
 8008c88:	af00      	add	r7, sp, #0
 8008c8a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8008c8c:	2001      	movs	r0, #1
 8008c8e:	f005 fe48 	bl	800e922 <osDelay>
 8008c92:	e7fb      	b.n	8008c8c <StartDefaultTask+0x8>

08008c94 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8008c94:	b580      	push	{r7, lr}
 8008c96:	b08e      	sub	sp, #56	; 0x38
 8008c98:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8008c9a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8008c9e:	2200      	movs	r2, #0
 8008ca0:	601a      	str	r2, [r3, #0]
 8008ca2:	605a      	str	r2, [r3, #4]
 8008ca4:	609a      	str	r2, [r3, #8]
 8008ca6:	60da      	str	r2, [r3, #12]
 8008ca8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8008caa:	2300      	movs	r3, #0
 8008cac:	623b      	str	r3, [r7, #32]
 8008cae:	4b94      	ldr	r3, [pc, #592]	; (8008f00 <MX_GPIO_Init+0x26c>)
 8008cb0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008cb2:	4a93      	ldr	r2, [pc, #588]	; (8008f00 <MX_GPIO_Init+0x26c>)
 8008cb4:	f043 0302 	orr.w	r3, r3, #2
 8008cb8:	6313      	str	r3, [r2, #48]	; 0x30
 8008cba:	4b91      	ldr	r3, [pc, #580]	; (8008f00 <MX_GPIO_Init+0x26c>)
 8008cbc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008cbe:	f003 0302 	and.w	r3, r3, #2
 8008cc2:	623b      	str	r3, [r7, #32]
 8008cc4:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8008cc6:	2300      	movs	r3, #0
 8008cc8:	61fb      	str	r3, [r7, #28]
 8008cca:	4b8d      	ldr	r3, [pc, #564]	; (8008f00 <MX_GPIO_Init+0x26c>)
 8008ccc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008cce:	4a8c      	ldr	r2, [pc, #560]	; (8008f00 <MX_GPIO_Init+0x26c>)
 8008cd0:	f043 0301 	orr.w	r3, r3, #1
 8008cd4:	6313      	str	r3, [r2, #48]	; 0x30
 8008cd6:	4b8a      	ldr	r3, [pc, #552]	; (8008f00 <MX_GPIO_Init+0x26c>)
 8008cd8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008cda:	f003 0301 	and.w	r3, r3, #1
 8008cde:	61fb      	str	r3, [r7, #28]
 8008ce0:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8008ce2:	2300      	movs	r3, #0
 8008ce4:	61bb      	str	r3, [r7, #24]
 8008ce6:	4b86      	ldr	r3, [pc, #536]	; (8008f00 <MX_GPIO_Init+0x26c>)
 8008ce8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008cea:	4a85      	ldr	r2, [pc, #532]	; (8008f00 <MX_GPIO_Init+0x26c>)
 8008cec:	f043 0308 	orr.w	r3, r3, #8
 8008cf0:	6313      	str	r3, [r2, #48]	; 0x30
 8008cf2:	4b83      	ldr	r3, [pc, #524]	; (8008f00 <MX_GPIO_Init+0x26c>)
 8008cf4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008cf6:	f003 0308 	and.w	r3, r3, #8
 8008cfa:	61bb      	str	r3, [r7, #24]
 8008cfc:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8008cfe:	2300      	movs	r3, #0
 8008d00:	617b      	str	r3, [r7, #20]
 8008d02:	4b7f      	ldr	r3, [pc, #508]	; (8008f00 <MX_GPIO_Init+0x26c>)
 8008d04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008d06:	4a7e      	ldr	r2, [pc, #504]	; (8008f00 <MX_GPIO_Init+0x26c>)
 8008d08:	f043 0304 	orr.w	r3, r3, #4
 8008d0c:	6313      	str	r3, [r2, #48]	; 0x30
 8008d0e:	4b7c      	ldr	r3, [pc, #496]	; (8008f00 <MX_GPIO_Init+0x26c>)
 8008d10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008d12:	f003 0304 	and.w	r3, r3, #4
 8008d16:	617b      	str	r3, [r7, #20]
 8008d18:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOI_CLK_ENABLE();
 8008d1a:	2300      	movs	r3, #0
 8008d1c:	613b      	str	r3, [r7, #16]
 8008d1e:	4b78      	ldr	r3, [pc, #480]	; (8008f00 <MX_GPIO_Init+0x26c>)
 8008d20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008d22:	4a77      	ldr	r2, [pc, #476]	; (8008f00 <MX_GPIO_Init+0x26c>)
 8008d24:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008d28:	6313      	str	r3, [r2, #48]	; 0x30
 8008d2a:	4b75      	ldr	r3, [pc, #468]	; (8008f00 <MX_GPIO_Init+0x26c>)
 8008d2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008d2e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008d32:	613b      	str	r3, [r7, #16]
 8008d34:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8008d36:	2300      	movs	r3, #0
 8008d38:	60fb      	str	r3, [r7, #12]
 8008d3a:	4b71      	ldr	r3, [pc, #452]	; (8008f00 <MX_GPIO_Init+0x26c>)
 8008d3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008d3e:	4a70      	ldr	r2, [pc, #448]	; (8008f00 <MX_GPIO_Init+0x26c>)
 8008d40:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008d44:	6313      	str	r3, [r2, #48]	; 0x30
 8008d46:	4b6e      	ldr	r3, [pc, #440]	; (8008f00 <MX_GPIO_Init+0x26c>)
 8008d48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008d4a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008d4e:	60fb      	str	r3, [r7, #12]
 8008d50:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8008d52:	2300      	movs	r3, #0
 8008d54:	60bb      	str	r3, [r7, #8]
 8008d56:	4b6a      	ldr	r3, [pc, #424]	; (8008f00 <MX_GPIO_Init+0x26c>)
 8008d58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008d5a:	4a69      	ldr	r2, [pc, #420]	; (8008f00 <MX_GPIO_Init+0x26c>)
 8008d5c:	f043 0320 	orr.w	r3, r3, #32
 8008d60:	6313      	str	r3, [r2, #48]	; 0x30
 8008d62:	4b67      	ldr	r3, [pc, #412]	; (8008f00 <MX_GPIO_Init+0x26c>)
 8008d64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008d66:	f003 0320 	and.w	r3, r3, #32
 8008d6a:	60bb      	str	r3, [r7, #8]
 8008d6c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8008d6e:	2300      	movs	r3, #0
 8008d70:	607b      	str	r3, [r7, #4]
 8008d72:	4b63      	ldr	r3, [pc, #396]	; (8008f00 <MX_GPIO_Init+0x26c>)
 8008d74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008d76:	4a62      	ldr	r2, [pc, #392]	; (8008f00 <MX_GPIO_Init+0x26c>)
 8008d78:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008d7c:	6313      	str	r3, [r2, #48]	; 0x30
 8008d7e:	4b60      	ldr	r3, [pc, #384]	; (8008f00 <MX_GPIO_Init+0x26c>)
 8008d80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008d82:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008d86:	607b      	str	r3, [r7, #4]
 8008d88:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_SET);
 8008d8a:	2201      	movs	r2, #1
 8008d8c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8008d90:	485c      	ldr	r0, [pc, #368]	; (8008f04 <MX_GPIO_Init+0x270>)
 8008d92:	f003 f883 	bl	800be9c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(RSTN_IST8310_GPIO_Port, RSTN_IST8310_Pin, GPIO_PIN_SET);
 8008d96:	2201      	movs	r2, #1
 8008d98:	2140      	movs	r1, #64	; 0x40
 8008d9a:	485b      	ldr	r0, [pc, #364]	; (8008f08 <MX_GPIO_Init+0x274>)
 8008d9c:	f003 f87e 	bl	800be9c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOH, LED_Red_Pin|LED_Green_Pin|LED_Blue_Pin, GPIO_PIN_RESET);
 8008da0:	2200      	movs	r2, #0
 8008da2:	f44f 51e0 	mov.w	r1, #7168	; 0x1c00
 8008da6:	4859      	ldr	r0, [pc, #356]	; (8008f0c <MX_GPIO_Init+0x278>)
 8008da8:	f003 f878 	bl	800be9c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS1_ACCEL_GPIO_Port, CS1_ACCEL_Pin, GPIO_PIN_SET);
 8008dac:	2201      	movs	r2, #1
 8008dae:	2110      	movs	r1, #16
 8008db0:	4857      	ldr	r0, [pc, #348]	; (8008f10 <MX_GPIO_Init+0x27c>)
 8008db2:	f003 f873 	bl	800be9c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS1_GYRO_GPIO_Port, CS1_GYRO_Pin, GPIO_PIN_SET);
 8008db6:	2201      	movs	r2, #1
 8008db8:	2101      	movs	r1, #1
 8008dba:	4856      	ldr	r0, [pc, #344]	; (8008f14 <MX_GPIO_Init+0x280>)
 8008dbc:	f003 f86e 	bl	800be9c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(HIGH_VOLT_GPIO_Port, HIGH_VOLT_Pin, GPIO_PIN_RESET);
 8008dc0:	2200      	movs	r2, #0
 8008dc2:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8008dc6:	4853      	ldr	r0, [pc, #332]	; (8008f14 <MX_GPIO_Init+0x280>)
 8008dc8:	f003 f868 	bl	800be9c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 8008dcc:	f44f 7380 	mov.w	r3, #256	; 0x100
 8008dd0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8008dd2:	2301      	movs	r3, #1
 8008dd4:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008dd6:	2300      	movs	r3, #0
 8008dd8:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8008dda:	2300      	movs	r3, #0
 8008ddc:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8008dde:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8008de2:	4619      	mov	r1, r3
 8008de4:	4847      	ldr	r0, [pc, #284]	; (8008f04 <MX_GPIO_Init+0x270>)
 8008de6:	f002 fea5 	bl	800bb34 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = Board_Status_Pin;
 8008dea:	2302      	movs	r3, #2
 8008dec:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8008dee:	2300      	movs	r3, #0
 8008df0:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8008df2:	2301      	movs	r3, #1
 8008df4:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(Board_Status_GPIO_Port, &GPIO_InitStruct);
 8008df6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8008dfa:	4619      	mov	r1, r3
 8008dfc:	4846      	ldr	r0, [pc, #280]	; (8008f18 <MX_GPIO_Init+0x284>)
 8008dfe:	f002 fe99 	bl	800bb34 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = RSTN_IST8310_Pin;
 8008e02:	2340      	movs	r3, #64	; 0x40
 8008e04:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8008e06:	2301      	movs	r3, #1
 8008e08:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8008e0a:	2301      	movs	r3, #1
 8008e0c:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8008e0e:	2301      	movs	r3, #1
 8008e10:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(RSTN_IST8310_GPIO_Port, &GPIO_InitStruct);
 8008e12:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8008e16:	4619      	mov	r1, r3
 8008e18:	483b      	ldr	r0, [pc, #236]	; (8008f08 <MX_GPIO_Init+0x274>)
 8008e1a:	f002 fe8b 	bl	800bb34 <HAL_GPIO_Init>

  /*Configure GPIO pins : PHPin PHPin PHPin */
  GPIO_InitStruct.Pin = LED_Red_Pin|LED_Green_Pin|LED_Blue_Pin;
 8008e1e:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8008e22:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8008e24:	2301      	movs	r3, #1
 8008e26:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008e28:	2300      	movs	r3, #0
 8008e2a:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8008e2c:	2300      	movs	r3, #0
 8008e2e:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8008e30:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8008e34:	4619      	mov	r1, r3
 8008e36:	4835      	ldr	r0, [pc, #212]	; (8008f0c <MX_GPIO_Init+0x278>)
 8008e38:	f002 fe7c 	bl	800bb34 <HAL_GPIO_Init>

  /*Configure GPIO pins : PGPin PGPin */
  GPIO_InitStruct.Pin = DRDY_IST8310_Pin|SOFTWARE_EXTI_Pin;
 8008e3c:	2309      	movs	r3, #9
 8008e3e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8008e40:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8008e44:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8008e46:	2301      	movs	r3, #1
 8008e48:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8008e4a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8008e4e:	4619      	mov	r1, r3
 8008e50:	482d      	ldr	r0, [pc, #180]	; (8008f08 <MX_GPIO_Init+0x274>)
 8008e52:	f002 fe6f 	bl	800bb34 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = CS1_ACCEL_Pin;
 8008e56:	2310      	movs	r3, #16
 8008e58:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8008e5a:	2301      	movs	r3, #1
 8008e5c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8008e5e:	2301      	movs	r3, #1
 8008e60:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8008e62:	2302      	movs	r3, #2
 8008e64:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(CS1_ACCEL_GPIO_Port, &GPIO_InitStruct);
 8008e66:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8008e6a:	4619      	mov	r1, r3
 8008e6c:	4828      	ldr	r0, [pc, #160]	; (8008f10 <MX_GPIO_Init+0x27c>)
 8008e6e:	f002 fe61 	bl	800bb34 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = INT1_ACCEL_Pin|INT1_GYRO_Pin;
 8008e72:	2330      	movs	r3, #48	; 0x30
 8008e74:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8008e76:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8008e7a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8008e7c:	2301      	movs	r3, #1
 8008e7e:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8008e80:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8008e84:	4619      	mov	r1, r3
 8008e86:	481f      	ldr	r0, [pc, #124]	; (8008f04 <MX_GPIO_Init+0x270>)
 8008e88:	f002 fe54 	bl	800bb34 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = CS1_GYRO_Pin;
 8008e8c:	2301      	movs	r3, #1
 8008e8e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8008e90:	2301      	movs	r3, #1
 8008e92:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8008e94:	2301      	movs	r3, #1
 8008e96:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8008e98:	2302      	movs	r3, #2
 8008e9a:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(CS1_GYRO_GPIO_Port, &GPIO_InitStruct);
 8008e9c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8008ea0:	4619      	mov	r1, r3
 8008ea2:	481c      	ldr	r0, [pc, #112]	; (8008f14 <MX_GPIO_Init+0x280>)
 8008ea4:	f002 fe46 	bl	800bb34 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = HIGH_VOLT_Pin;
 8008ea8:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8008eac:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8008eae:	2301      	movs	r3, #1
 8008eb0:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008eb2:	2300      	movs	r3, #0
 8008eb4:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8008eb6:	2300      	movs	r3, #0
 8008eb8:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(HIGH_VOLT_GPIO_Port, &GPIO_InitStruct);
 8008eba:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8008ebe:	4619      	mov	r1, r3
 8008ec0:	4814      	ldr	r0, [pc, #80]	; (8008f14 <MX_GPIO_Init+0x280>)
 8008ec2:	f002 fe37 	bl	800bb34 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 5, 0);
 8008ec6:	2200      	movs	r2, #0
 8008ec8:	2105      	movs	r1, #5
 8008eca:	2006      	movs	r0, #6
 8008ecc:	f002 fa1b 	bl	800b306 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8008ed0:	2006      	movs	r0, #6
 8008ed2:	f002 fa34 	bl	800b33e <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI4_IRQn, 5, 0);
 8008ed6:	2200      	movs	r2, #0
 8008ed8:	2105      	movs	r1, #5
 8008eda:	200a      	movs	r0, #10
 8008edc:	f002 fa13 	bl	800b306 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 8008ee0:	200a      	movs	r0, #10
 8008ee2:	f002 fa2c 	bl	800b33e <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 5, 0);
 8008ee6:	2200      	movs	r2, #0
 8008ee8:	2105      	movs	r1, #5
 8008eea:	2017      	movs	r0, #23
 8008eec:	f002 fa0b 	bl	800b306 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8008ef0:	2017      	movs	r0, #23
 8008ef2:	f002 fa24 	bl	800b33e <HAL_NVIC_EnableIRQ>

}
 8008ef6:	bf00      	nop
 8008ef8:	3738      	adds	r7, #56	; 0x38
 8008efa:	46bd      	mov	sp, r7
 8008efc:	bd80      	pop	{r7, pc}
 8008efe:	bf00      	nop
 8008f00:	40023800 	.word	0x40023800
 8008f04:	40020800 	.word	0x40020800
 8008f08:	40021800 	.word	0x40021800
 8008f0c:	40021c00 	.word	0x40021c00
 8008f10:	40020000 	.word	0x40020000
 8008f14:	40020400 	.word	0x40020400
 8008f18:	40021400 	.word	0x40021400

08008f1c <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 2 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin){
 8008f1c:	b480      	push	{r7}
 8008f1e:	b083      	sub	sp, #12
 8008f20:	af00      	add	r7, sp, #0
 8008f22:	4603      	mov	r3, r0
 8008f24:	80fb      	strh	r3, [r7, #6]
	/* Not Implement Button IT Yet,
	 * may be reserved for gyro calibration */
}
 8008f26:	bf00      	nop
 8008f28:	370c      	adds	r7, #12
 8008f2a:	46bd      	mov	sp, r7
 8008f2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f30:	4770      	bx	lr
	...

08008f34 <MX_I2C3_Init>:

I2C_HandleTypeDef hi2c3;

/* I2C3 init function */
void MX_I2C3_Init(void)
{
 8008f34:	b580      	push	{r7, lr}
 8008f36:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 8008f38:	4b12      	ldr	r3, [pc, #72]	; (8008f84 <MX_I2C3_Init+0x50>)
 8008f3a:	4a13      	ldr	r2, [pc, #76]	; (8008f88 <MX_I2C3_Init+0x54>)
 8008f3c:	601a      	str	r2, [r3, #0]
  hi2c3.Init.ClockSpeed = 400000;
 8008f3e:	4b11      	ldr	r3, [pc, #68]	; (8008f84 <MX_I2C3_Init+0x50>)
 8008f40:	4a12      	ldr	r2, [pc, #72]	; (8008f8c <MX_I2C3_Init+0x58>)
 8008f42:	605a      	str	r2, [r3, #4]
  hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8008f44:	4b0f      	ldr	r3, [pc, #60]	; (8008f84 <MX_I2C3_Init+0x50>)
 8008f46:	2200      	movs	r2, #0
 8008f48:	609a      	str	r2, [r3, #8]
  hi2c3.Init.OwnAddress1 = 0;
 8008f4a:	4b0e      	ldr	r3, [pc, #56]	; (8008f84 <MX_I2C3_Init+0x50>)
 8008f4c:	2200      	movs	r2, #0
 8008f4e:	60da      	str	r2, [r3, #12]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8008f50:	4b0c      	ldr	r3, [pc, #48]	; (8008f84 <MX_I2C3_Init+0x50>)
 8008f52:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8008f56:	611a      	str	r2, [r3, #16]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8008f58:	4b0a      	ldr	r3, [pc, #40]	; (8008f84 <MX_I2C3_Init+0x50>)
 8008f5a:	2200      	movs	r2, #0
 8008f5c:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2 = 0;
 8008f5e:	4b09      	ldr	r3, [pc, #36]	; (8008f84 <MX_I2C3_Init+0x50>)
 8008f60:	2200      	movs	r2, #0
 8008f62:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8008f64:	4b07      	ldr	r3, [pc, #28]	; (8008f84 <MX_I2C3_Init+0x50>)
 8008f66:	2200      	movs	r2, #0
 8008f68:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8008f6a:	4b06      	ldr	r3, [pc, #24]	; (8008f84 <MX_I2C3_Init+0x50>)
 8008f6c:	2200      	movs	r2, #0
 8008f6e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 8008f70:	4804      	ldr	r0, [pc, #16]	; (8008f84 <MX_I2C3_Init+0x50>)
 8008f72:	f002 ffc5 	bl	800bf00 <HAL_I2C_Init>
 8008f76:	4603      	mov	r3, r0
 8008f78:	2b00      	cmp	r3, #0
 8008f7a:	d001      	beq.n	8008f80 <MX_I2C3_Init+0x4c>
  {
    Error_Handler();
 8008f7c:	f000 fa10 	bl	80093a0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 8008f80:	bf00      	nop
 8008f82:	bd80      	pop	{r7, pc}
 8008f84:	2000d814 	.word	0x2000d814
 8008f88:	40005c00 	.word	0x40005c00
 8008f8c:	00061a80 	.word	0x00061a80

08008f90 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8008f90:	b580      	push	{r7, lr}
 8008f92:	b08a      	sub	sp, #40	; 0x28
 8008f94:	af00      	add	r7, sp, #0
 8008f96:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8008f98:	f107 0314 	add.w	r3, r7, #20
 8008f9c:	2200      	movs	r2, #0
 8008f9e:	601a      	str	r2, [r3, #0]
 8008fa0:	605a      	str	r2, [r3, #4]
 8008fa2:	609a      	str	r2, [r3, #8]
 8008fa4:	60da      	str	r2, [r3, #12]
 8008fa6:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C3)
 8008fa8:	687b      	ldr	r3, [r7, #4]
 8008faa:	681b      	ldr	r3, [r3, #0]
 8008fac:	4a29      	ldr	r2, [pc, #164]	; (8009054 <HAL_I2C_MspInit+0xc4>)
 8008fae:	4293      	cmp	r3, r2
 8008fb0:	d14b      	bne.n	800904a <HAL_I2C_MspInit+0xba>
  {
  /* USER CODE BEGIN I2C3_MspInit 0 */

  /* USER CODE END I2C3_MspInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8008fb2:	2300      	movs	r3, #0
 8008fb4:	613b      	str	r3, [r7, #16]
 8008fb6:	4b28      	ldr	r3, [pc, #160]	; (8009058 <HAL_I2C_MspInit+0xc8>)
 8008fb8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008fba:	4a27      	ldr	r2, [pc, #156]	; (8009058 <HAL_I2C_MspInit+0xc8>)
 8008fbc:	f043 0304 	orr.w	r3, r3, #4
 8008fc0:	6313      	str	r3, [r2, #48]	; 0x30
 8008fc2:	4b25      	ldr	r3, [pc, #148]	; (8009058 <HAL_I2C_MspInit+0xc8>)
 8008fc4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008fc6:	f003 0304 	and.w	r3, r3, #4
 8008fca:	613b      	str	r3, [r7, #16]
 8008fcc:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8008fce:	2300      	movs	r3, #0
 8008fd0:	60fb      	str	r3, [r7, #12]
 8008fd2:	4b21      	ldr	r3, [pc, #132]	; (8009058 <HAL_I2C_MspInit+0xc8>)
 8008fd4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008fd6:	4a20      	ldr	r2, [pc, #128]	; (8009058 <HAL_I2C_MspInit+0xc8>)
 8008fd8:	f043 0301 	orr.w	r3, r3, #1
 8008fdc:	6313      	str	r3, [r2, #48]	; 0x30
 8008fde:	4b1e      	ldr	r3, [pc, #120]	; (8009058 <HAL_I2C_MspInit+0xc8>)
 8008fe0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008fe2:	f003 0301 	and.w	r3, r3, #1
 8008fe6:	60fb      	str	r3, [r7, #12]
 8008fe8:	68fb      	ldr	r3, [r7, #12]
    /**I2C3 GPIO Configuration
    PC9     ------> I2C3_SDA
    PA8     ------> I2C3_SCL
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8008fea:	f44f 7300 	mov.w	r3, #512	; 0x200
 8008fee:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8008ff0:	2312      	movs	r3, #18
 8008ff2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8008ff4:	2301      	movs	r3, #1
 8008ff6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8008ff8:	2303      	movs	r3, #3
 8008ffa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8008ffc:	2304      	movs	r3, #4
 8008ffe:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8009000:	f107 0314 	add.w	r3, r7, #20
 8009004:	4619      	mov	r1, r3
 8009006:	4815      	ldr	r0, [pc, #84]	; (800905c <HAL_I2C_MspInit+0xcc>)
 8009008:	f002 fd94 	bl	800bb34 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_8;
 800900c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8009010:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8009012:	2312      	movs	r3, #18
 8009014:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8009016:	2301      	movs	r3, #1
 8009018:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800901a:	2303      	movs	r3, #3
 800901c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 800901e:	2304      	movs	r3, #4
 8009020:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8009022:	f107 0314 	add.w	r3, r7, #20
 8009026:	4619      	mov	r1, r3
 8009028:	480d      	ldr	r0, [pc, #52]	; (8009060 <HAL_I2C_MspInit+0xd0>)
 800902a:	f002 fd83 	bl	800bb34 <HAL_GPIO_Init>

    /* I2C3 clock enable */
    __HAL_RCC_I2C3_CLK_ENABLE();
 800902e:	2300      	movs	r3, #0
 8009030:	60bb      	str	r3, [r7, #8]
 8009032:	4b09      	ldr	r3, [pc, #36]	; (8009058 <HAL_I2C_MspInit+0xc8>)
 8009034:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009036:	4a08      	ldr	r2, [pc, #32]	; (8009058 <HAL_I2C_MspInit+0xc8>)
 8009038:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800903c:	6413      	str	r3, [r2, #64]	; 0x40
 800903e:	4b06      	ldr	r3, [pc, #24]	; (8009058 <HAL_I2C_MspInit+0xc8>)
 8009040:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009042:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8009046:	60bb      	str	r3, [r7, #8]
 8009048:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }
}
 800904a:	bf00      	nop
 800904c:	3728      	adds	r7, #40	; 0x28
 800904e:	46bd      	mov	sp, r7
 8009050:	bd80      	pop	{r7, pc}
 8009052:	bf00      	nop
 8009054:	40005c00 	.word	0x40005c00
 8009058:	40023800 	.word	0x40023800
 800905c:	40020800 	.word	0x40020800
 8009060:	40020000 	.word	0x40020000

08009064 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8009064:	b580      	push	{r7, lr}
 8009066:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8009068:	f001 f99e 	bl	800a3a8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800906c:	f000 f838 	bl	80090e0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8009070:	f7ff fe10 	bl	8008c94 <MX_GPIO_Init>
  MX_DMA_Init();
 8009074:	f7ff fccc 	bl	8008a10 <MX_DMA_Init>
  MX_CAN1_Init();
 8009078:	f7ff faf6 	bl	8008668 <MX_CAN1_Init>
  MX_CAN2_Init();
 800907c:	f7ff fb2a 	bl	80086d4 <MX_CAN2_Init>
  MX_TIM4_Init();
 8009080:	f000 fc34 	bl	80098ec <MX_TIM4_Init>
  MX_TIM8_Init();
 8009084:	f000 fcfc 	bl	8009a80 <MX_TIM8_Init>
  MX_TIM10_Init();
 8009088:	f000 fd7e 	bl	8009b88 <MX_TIM10_Init>
  MX_TIM13_Init();
 800908c:	f000 fdca 	bl	8009c24 <MX_TIM13_Init>
  MX_USART1_UART_Init();
 8009090:	f000 ff30 	bl	8009ef4 <MX_USART1_UART_Init>
  MX_USART3_UART_Init();
 8009094:	f000 ff8a 	bl	8009fac <MX_USART3_UART_Init>
  MX_USART2_UART_Init();
 8009098:	f000 ff56 	bl	8009f48 <MX_USART2_UART_Init>
  MX_SPI1_Init();
 800909c:	f000 f986 	bl	80093ac <MX_SPI1_Init>
  MX_I2C3_Init();
 80090a0:	f7ff ff48 	bl	8008f34 <MX_I2C3_Init>
  MX_TIM5_Init();
 80090a4:	f000 fc7c 	bl	80099a0 <MX_TIM5_Init>
  /* USER CODE BEGIN 2 */
#ifdef USE_IWDG
/*To deactivate IWDG, go to main.h and comment #define USE_IWDG 1 */
  MX_IWDG_Init();//enable IWDG, period 2s
#endif
	HAL_GPIO_WritePin(LED_Green_GPIO_Port, LED_Green_Pin, GPIO_PIN_RESET);// turn off the green led
 80090a8:	2200      	movs	r2, #0
 80090aa:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80090ae:	480b      	ldr	r0, [pc, #44]	; (80090dc <main+0x78>)
 80090b0:	f002 fef4 	bl	800be9c <HAL_GPIO_WritePin>
	if(firmware_and_system_init() != HAL_OK){
 80090b4:	f000 f880 	bl	80091b8 <firmware_and_system_init>
 80090b8:	4603      	mov	r3, r0
 80090ba:	2b00      	cmp	r3, #0
 80090bc:	d002      	beq.n	80090c4 <main+0x60>
	  Error_Handler();
 80090be:	f000 f96f 	bl	80093a0 <Error_Handler>
 80090c2:	e005      	b.n	80090d0 <main+0x6c>
	}
	else
	  HAL_GPIO_WritePin(LED_Green_GPIO_Port, LED_Green_Pin, GPIO_PIN_SET);// turn on the green led
 80090c4:	2201      	movs	r2, #1
 80090c6:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80090ca:	4804      	ldr	r0, [pc, #16]	; (80090dc <main+0x78>)
 80090cc:	f002 fee6 	bl	800be9c <HAL_GPIO_WritePin>
  /* USER CODE END 2 */

  /* Call init function for freertos objects (in freertos.c) */
  MX_FREERTOS_Init();
 80090d0:	f7ff fd0e 	bl	8008af0 <MX_FREERTOS_Init>
  /* Start scheduler */
  osKernelStart();
 80090d4:	f005 fbd2 	bl	800e87c <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80090d8:	e7fe      	b.n	80090d8 <main+0x74>
 80090da:	bf00      	nop
 80090dc:	40021c00 	.word	0x40021c00

080090e0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80090e0:	b580      	push	{r7, lr}
 80090e2:	b094      	sub	sp, #80	; 0x50
 80090e4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80090e6:	f107 0320 	add.w	r3, r7, #32
 80090ea:	2230      	movs	r2, #48	; 0x30
 80090ec:	2100      	movs	r1, #0
 80090ee:	4618      	mov	r0, r3
 80090f0:	f007 f8d2 	bl	8010298 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80090f4:	f107 030c 	add.w	r3, r7, #12
 80090f8:	2200      	movs	r2, #0
 80090fa:	601a      	str	r2, [r3, #0]
 80090fc:	605a      	str	r2, [r3, #4]
 80090fe:	609a      	str	r2, [r3, #8]
 8009100:	60da      	str	r2, [r3, #12]
 8009102:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8009104:	2300      	movs	r3, #0
 8009106:	60bb      	str	r3, [r7, #8]
 8009108:	4b29      	ldr	r3, [pc, #164]	; (80091b0 <SystemClock_Config+0xd0>)
 800910a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800910c:	4a28      	ldr	r2, [pc, #160]	; (80091b0 <SystemClock_Config+0xd0>)
 800910e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8009112:	6413      	str	r3, [r2, #64]	; 0x40
 8009114:	4b26      	ldr	r3, [pc, #152]	; (80091b0 <SystemClock_Config+0xd0>)
 8009116:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009118:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800911c:	60bb      	str	r3, [r7, #8]
 800911e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8009120:	2300      	movs	r3, #0
 8009122:	607b      	str	r3, [r7, #4]
 8009124:	4b23      	ldr	r3, [pc, #140]	; (80091b4 <SystemClock_Config+0xd4>)
 8009126:	681b      	ldr	r3, [r3, #0]
 8009128:	4a22      	ldr	r2, [pc, #136]	; (80091b4 <SystemClock_Config+0xd4>)
 800912a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800912e:	6013      	str	r3, [r2, #0]
 8009130:	4b20      	ldr	r3, [pc, #128]	; (80091b4 <SystemClock_Config+0xd4>)
 8009132:	681b      	ldr	r3, [r3, #0]
 8009134:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8009138:	607b      	str	r3, [r7, #4]
 800913a:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
 800913c:	2309      	movs	r3, #9
 800913e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8009140:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8009144:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8009146:	2301      	movs	r3, #1
 8009148:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800914a:	2302      	movs	r3, #2
 800914c:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800914e:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8009152:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 6;
 8009154:	2306      	movs	r3, #6
 8009156:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8009158:	23a8      	movs	r3, #168	; 0xa8
 800915a:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800915c:	2302      	movs	r3, #2
 800915e:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8009160:	2304      	movs	r3, #4
 8009162:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8009164:	f107 0320 	add.w	r3, r7, #32
 8009168:	4618      	mov	r0, r3
 800916a:	f003 f80d 	bl	800c188 <HAL_RCC_OscConfig>
 800916e:	4603      	mov	r3, r0
 8009170:	2b00      	cmp	r3, #0
 8009172:	d001      	beq.n	8009178 <SystemClock_Config+0x98>
  {
    Error_Handler();
 8009174:	f000 f914 	bl	80093a0 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8009178:	230f      	movs	r3, #15
 800917a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800917c:	2302      	movs	r3, #2
 800917e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8009180:	2300      	movs	r3, #0
 8009182:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8009184:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8009188:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800918a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800918e:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8009190:	f107 030c 	add.w	r3, r7, #12
 8009194:	2105      	movs	r1, #5
 8009196:	4618      	mov	r0, r3
 8009198:	f003 fa6e 	bl	800c678 <HAL_RCC_ClockConfig>
 800919c:	4603      	mov	r3, r0
 800919e:	2b00      	cmp	r3, #0
 80091a0:	d001      	beq.n	80091a6 <SystemClock_Config+0xc6>
  {
    Error_Handler();
 80091a2:	f000 f8fd 	bl	80093a0 <Error_Handler>
  }
}
 80091a6:	bf00      	nop
 80091a8:	3750      	adds	r7, #80	; 0x50
 80091aa:	46bd      	mov	sp, r7
 80091ac:	bd80      	pop	{r7, pc}
 80091ae:	bf00      	nop
 80091b0:	40023800 	.word	0x40023800
 80091b4:	40007000 	.word	0x40007000

080091b8 <firmware_and_system_init>:

/* USER CODE BEGIN 4 */
HAL_StatusTypeDef firmware_and_system_init(void){
 80091b8:	b580      	push	{r7, lr}
 80091ba:	b082      	sub	sp, #8
 80091bc:	af00      	add	r7, sp, #0
 /* CAN1 & CAN2 Init */
 if( HAL_CAN_Start(&hcan1) != HAL_OK){
 80091be:	482d      	ldr	r0, [pc, #180]	; (8009274 <firmware_and_system_init+0xbc>)
 80091c0:	f001 fb40 	bl	800a844 <HAL_CAN_Start>
 80091c4:	4603      	mov	r3, r0
 80091c6:	2b00      	cmp	r3, #0
 80091c8:	d001      	beq.n	80091ce <firmware_and_system_init+0x16>
	 return HAL_ERROR;
 80091ca:	2301      	movs	r3, #1
 80091cc:	e04d      	b.n	800926a <firmware_and_system_init+0xb2>
 }
 if( HAL_CAN_Start(&hcan2) != HAL_OK){
 80091ce:	482a      	ldr	r0, [pc, #168]	; (8009278 <firmware_and_system_init+0xc0>)
 80091d0:	f001 fb38 	bl	800a844 <HAL_CAN_Start>
 80091d4:	4603      	mov	r3, r0
 80091d6:	2b00      	cmp	r3, #0
 80091d8:	d001      	beq.n	80091de <firmware_and_system_init+0x26>
 	 return HAL_ERROR;
 80091da:	2301      	movs	r3, #1
 80091dc:	e045      	b.n	800926a <firmware_and_system_init+0xb2>
 }
 /* CAN1 & CAN2 filter Init */
 can_filter_enable(&hcan1);
 80091de:	4825      	ldr	r0, [pc, #148]	; (8009274 <firmware_and_system_init+0xbc>)
 80091e0:	f7ff fb6e 	bl	80088c0 <can_filter_enable>
 can_filter_enable(&hcan2);
 80091e4:	4824      	ldr	r0, [pc, #144]	; (8009278 <firmware_and_system_init+0xc0>)
 80091e6:	f7ff fb6b 	bl	80088c0 <can_filter_enable>

 /* Timer 13 IT Init */
 if( HAL_TIM_Base_Start_IT(&htim13) != HAL_OK){
 80091ea:	4824      	ldr	r0, [pc, #144]	; (800927c <firmware_and_system_init+0xc4>)
 80091ec:	f003 ff5a 	bl	800d0a4 <HAL_TIM_Base_Start_IT>
 80091f0:	4603      	mov	r3, r0
 80091f2:	2b00      	cmp	r3, #0
 80091f4:	d001      	beq.n	80091fa <firmware_and_system_init+0x42>
  	 return HAL_ERROR;
 80091f6:	2301      	movs	r3, #1
 80091f8:	e037      	b.n	800926a <firmware_and_system_init+0xb2>
 }
 /* Heat PWM signal Init */
 if( HAL_TIM_PWM_Start(&htim10,TIM_CHANNEL_1) != HAL_OK){
 80091fa:	2100      	movs	r1, #0
 80091fc:	4820      	ldr	r0, [pc, #128]	; (8009280 <firmware_and_system_init+0xc8>)
 80091fe:	f004 f811 	bl	800d224 <HAL_TIM_PWM_Start>
 8009202:	4603      	mov	r3, r0
 8009204:	2b00      	cmp	r3, #0
 8009206:	d001      	beq.n	800920c <firmware_and_system_init+0x54>
   	 return HAL_ERROR;
 8009208:	2301      	movs	r3, #1
 800920a:	e02e      	b.n	800926a <firmware_and_system_init+0xb2>
 }
 /* Read Board Status */
 if(HAL_GPIO_ReadPin(Board_Status_GPIO_Port, Board_Status_Pin) == GPIO_PIN_RESET)
 800920c:	2102      	movs	r1, #2
 800920e:	481d      	ldr	r0, [pc, #116]	; (8009284 <firmware_and_system_init+0xcc>)
 8009210:	f002 fe2c 	bl	800be6c <HAL_GPIO_ReadPin>
 8009214:	4603      	mov	r3, r0
 8009216:	2b00      	cmp	r3, #0
 8009218:	d103      	bne.n	8009222 <firmware_and_system_init+0x6a>
	  board_status = CHASSIS_BOARD;
 800921a:	4b1b      	ldr	r3, [pc, #108]	; (8009288 <firmware_and_system_init+0xd0>)
 800921c:	2201      	movs	r2, #1
 800921e:	701a      	strb	r2, [r3, #0]
 8009220:	e002      	b.n	8009228 <firmware_and_system_init+0x70>
 else
	  board_status = GIMBAL_BOARD;
 8009222:	4b19      	ldr	r3, [pc, #100]	; (8009288 <firmware_and_system_init+0xd0>)
 8009224:	2200      	movs	r2, #0
 8009226:	701a      	strb	r2, [r3, #0]

 /* init fb struct of motors */
 for(int i=0;i<MOTOR_COUNT;i++){
 8009228:	2300      	movs	r3, #0
 800922a:	607b      	str	r3, [r7, #4]
 800922c:	e00e      	b.n	800924c <firmware_and_system_init+0x94>
	 memset(&(motor_data[i].motor_feedback), 0, sizeof(Motor_Feedback_Data_t));
 800922e:	687b      	ldr	r3, [r7, #4]
 8009230:	2294      	movs	r2, #148	; 0x94
 8009232:	fb02 f303 	mul.w	r3, r2, r3
 8009236:	3388      	adds	r3, #136	; 0x88
 8009238:	4a14      	ldr	r2, [pc, #80]	; (800928c <firmware_and_system_init+0xd4>)
 800923a:	4413      	add	r3, r2
 800923c:	2208      	movs	r2, #8
 800923e:	2100      	movs	r1, #0
 8009240:	4618      	mov	r0, r3
 8009242:	f007 f829 	bl	8010298 <memset>
 for(int i=0;i<MOTOR_COUNT;i++){
 8009246:	687b      	ldr	r3, [r7, #4]
 8009248:	3301      	adds	r3, #1
 800924a:	607b      	str	r3, [r7, #4]
 800924c:	687b      	ldr	r3, [r7, #4]
 800924e:	2b07      	cmp	r3, #7
 8009250:	dded      	ble.n	800922e <firmware_and_system_init+0x76>
 }
 /* referee system init*/
 referee_init(&referee);
 8009252:	480f      	ldr	r0, [pc, #60]	; (8009290 <firmware_and_system_init+0xd8>)
 8009254:	f7ff f8b0 	bl	80083b8 <referee_init>

 /* init buzzer */
 buzzer_init(&buzzer);
 8009258:	480e      	ldr	r0, [pc, #56]	; (8009294 <firmware_and_system_init+0xdc>)
 800925a:	f7fd fa89 	bl	8006770 <buzzer_init>

 /* init vision pack */
 uc_rx_pack_init(&uc_rx_pack);
 800925e:	480e      	ldr	r0, [pc, #56]	; (8009298 <firmware_and_system_init+0xe0>)
 8009260:	f7fe fedc 	bl	800801c <uc_rx_pack_init>

 /* DWT init */
 dwt_init();
 8009264:	f7fd fc06 	bl	8006a74 <dwt_init>

 return HAL_OK;
 8009268:	2300      	movs	r3, #0
}
 800926a:	4618      	mov	r0, r3
 800926c:	3708      	adds	r7, #8
 800926e:	46bd      	mov	sp, r7
 8009270:	bd80      	pop	{r7, pc}
 8009272:	bf00      	nop
 8009274:	2000d7e8 	.word	0x2000d7e8
 8009278:	2000d7c0 	.word	0x2000d7c0
 800927c:	2000dab4 	.word	0x2000dab4
 8009280:	2000da24 	.word	0x2000da24
 8009284:	40021400 	.word	0x40021400
 8009288:	20004718 	.word	0x20004718
 800928c:	20005278 	.word	0x20005278
 8009290:	2000d508 	.word	0x2000d508
 8009294:	2000d720 	.word	0x2000d720
 8009298:	2000d7b0 	.word	0x2000d7b0

0800929c <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800929c:	b580      	push	{r7, lr}
 800929e:	b082      	sub	sp, #8
 80092a0:	af00      	add	r7, sp, #0
 80092a2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */
	if(htim->Instance == TIM13)
 80092a4:	687b      	ldr	r3, [r7, #4]
 80092a6:	681b      	ldr	r3, [r3, #0]
 80092a8:	4a15      	ldr	r2, [pc, #84]	; (8009300 <HAL_TIM_PeriodElapsedCallback+0x64>)
 80092aa:	4293      	cmp	r3, r2
 80092ac:	d11c      	bne.n	80092e8 <HAL_TIM_PeriodElapsedCallback+0x4c>
	{
		if(debugger_signal_flag == 1)
 80092ae:	4b15      	ldr	r3, [pc, #84]	; (8009304 <HAL_TIM_PeriodElapsedCallback+0x68>)
 80092b0:	681b      	ldr	r3, [r3, #0]
 80092b2:	2b01      	cmp	r3, #1
 80092b4:	d104      	bne.n	80092c0 <HAL_TIM_PeriodElapsedCallback+0x24>
			++debugger_signal_counter;
 80092b6:	4b14      	ldr	r3, [pc, #80]	; (8009308 <HAL_TIM_PeriodElapsedCallback+0x6c>)
 80092b8:	681b      	ldr	r3, [r3, #0]
 80092ba:	3301      	adds	r3, #1
 80092bc:	4a12      	ldr	r2, [pc, #72]	; (8009308 <HAL_TIM_PeriodElapsedCallback+0x6c>)
 80092be:	6013      	str	r3, [r2, #0]
		if(shoot_reserve_flag == 1)
 80092c0:	4b12      	ldr	r3, [pc, #72]	; (800930c <HAL_TIM_PeriodElapsedCallback+0x70>)
 80092c2:	781b      	ldrb	r3, [r3, #0]
 80092c4:	2b01      	cmp	r3, #1
 80092c6:	d105      	bne.n	80092d4 <HAL_TIM_PeriodElapsedCallback+0x38>
			++shoot_reserve_counter;
 80092c8:	4b11      	ldr	r3, [pc, #68]	; (8009310 <HAL_TIM_PeriodElapsedCallback+0x74>)
 80092ca:	781b      	ldrb	r3, [r3, #0]
 80092cc:	3301      	adds	r3, #1
 80092ce:	b2da      	uxtb	r2, r3
 80092d0:	4b0f      	ldr	r3, [pc, #60]	; (8009310 <HAL_TIM_PeriodElapsedCallback+0x74>)
 80092d2:	701a      	strb	r2, [r3, #0]
		if(chassis_gyro_flag ==1)
 80092d4:	4b0f      	ldr	r3, [pc, #60]	; (8009314 <HAL_TIM_PeriodElapsedCallback+0x78>)
 80092d6:	781b      	ldrb	r3, [r3, #0]
 80092d8:	2b01      	cmp	r3, #1
 80092da:	d105      	bne.n	80092e8 <HAL_TIM_PeriodElapsedCallback+0x4c>
			++chassis_gyro_counter;
 80092dc:	4b0e      	ldr	r3, [pc, #56]	; (8009318 <HAL_TIM_PeriodElapsedCallback+0x7c>)
 80092de:	881b      	ldrh	r3, [r3, #0]
 80092e0:	3301      	adds	r3, #1
 80092e2:	b29a      	uxth	r2, r3
 80092e4:	4b0c      	ldr	r3, [pc, #48]	; (8009318 <HAL_TIM_PeriodElapsedCallback+0x7c>)
 80092e6:	801a      	strh	r2, [r3, #0]
	}
	  /* USER CODE END Callback 0 */
	  if (htim->Instance == TIM5) {
 80092e8:	687b      	ldr	r3, [r7, #4]
 80092ea:	681b      	ldr	r3, [r3, #0]
 80092ec:	4a0b      	ldr	r2, [pc, #44]	; (800931c <HAL_TIM_PeriodElapsedCallback+0x80>)
 80092ee:	4293      	cmp	r3, r2
 80092f0:	d101      	bne.n	80092f6 <HAL_TIM_PeriodElapsedCallback+0x5a>
		  HAL_IncTick();
 80092f2:	f001 f8ab 	bl	800a44c <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80092f6:	bf00      	nop
 80092f8:	3708      	adds	r7, #8
 80092fa:	46bd      	mov	sp, r7
 80092fc:	bd80      	pop	{r7, pc}
 80092fe:	bf00      	nop
 8009300:	40001c00 	.word	0x40001c00
 8009304:	200007e8 	.word	0x200007e8
 8009308:	200007e4 	.word	0x200007e4
 800930c:	200007dc 	.word	0x200007dc
 8009310:	200007dd 	.word	0x200007dd
 8009314:	200008ee 	.word	0x200008ee
 8009318:	200008ec 	.word	0x200008ec
 800931c:	40000c00 	.word	0x40000c00

08009320 <HAL_UART_RxCpltCallback>:
 * @note   This function is called when：
 * 			 Referee system recv: UART3_DMA1_Stream1
 * 			 Mini PC recv: 		  UART6_DMA2_Stream1
 *
 * */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){
 8009320:	b580      	push	{r7, lr}
 8009322:	b084      	sub	sp, #16
 8009324:	af00      	add	r7, sp, #0
 8009326:	6078      	str	r0, [r7, #4]
  if(huart == &huart2 && board_status == CHASSIS_BOARD){
 8009328:	687b      	ldr	r3, [r7, #4]
 800932a:	4a16      	ldr	r2, [pc, #88]	; (8009384 <HAL_UART_RxCpltCallback+0x64>)
 800932c:	4293      	cmp	r3, r2
 800932e:	d10d      	bne.n	800934c <HAL_UART_RxCpltCallback+0x2c>
 8009330:	4b15      	ldr	r3, [pc, #84]	; (8009388 <HAL_UART_RxCpltCallback+0x68>)
 8009332:	781b      	ldrb	r3, [r3, #0]
 8009334:	2b01      	cmp	r3, #1
 8009336:	d109      	bne.n	800934c <HAL_UART_RxCpltCallback+0x2c>
	 /*read data*/
	 referee_read_data(&referee, ref_rx_frame);
 8009338:	4914      	ldr	r1, [pc, #80]	; (800938c <HAL_UART_RxCpltCallback+0x6c>)
 800933a:	4815      	ldr	r0, [pc, #84]	; (8009390 <HAL_UART_RxCpltCallback+0x70>)
 800933c:	f7ff f87c 	bl	8008438 <referee_read_data>
	 /* re-activate DMA */
	 HAL_UART_Receive_DMA(&huart2, ref_rx_frame, sizeof(ref_rx_frame));
 8009340:	f44f 7280 	mov.w	r2, #256	; 0x100
 8009344:	4911      	ldr	r1, [pc, #68]	; (800938c <HAL_UART_RxCpltCallback+0x6c>)
 8009346:	480f      	ldr	r0, [pc, #60]	; (8009384 <HAL_UART_RxCpltCallback+0x64>)
 8009348:	f004 fdcb 	bl	800dee2 <HAL_UART_Receive_DMA>
  }
  if(huart == &huart1 && board_status == GIMBAL_BOARD){
 800934c:	687b      	ldr	r3, [r7, #4]
 800934e:	4a11      	ldr	r2, [pc, #68]	; (8009394 <HAL_UART_RxCpltCallback+0x74>)
 8009350:	4293      	cmp	r3, r2
 8009352:	d113      	bne.n	800937c <HAL_UART_RxCpltCallback+0x5c>
 8009354:	4b0c      	ldr	r3, [pc, #48]	; (8009388 <HAL_UART_RxCpltCallback+0x68>)
 8009356:	781b      	ldrb	r3, [r3, #0]
 8009358:	2b00      	cmp	r3, #0
 800935a:	d10f      	bne.n	800937c <HAL_UART_RxCpltCallback+0x5c>
	  uint8_t fail_indicator = 1;
 800935c:	2301      	movs	r3, #1
 800935e:	73fb      	strb	r3, [r7, #15]
	  /*read data from mini pc pack*/
	  fail_indicator = uc_parse_recv_packet(pdata, &uc_rx_pack);
 8009360:	490d      	ldr	r1, [pc, #52]	; (8009398 <HAL_UART_RxCpltCallback+0x78>)
 8009362:	480e      	ldr	r0, [pc, #56]	; (800939c <HAL_UART_RxCpltCallback+0x7c>)
 8009364:	f7fe fe98 	bl	8008098 <uc_parse_recv_packet>
 8009368:	4603      	mov	r3, r0
 800936a:	73fb      	strb	r3, [r7, #15]
	  /* re-activate DMA */
	  if(fail_indicator == 0)
 800936c:	7bfb      	ldrb	r3, [r7, #15]
 800936e:	2b00      	cmp	r3, #0
 8009370:	d104      	bne.n	800937c <HAL_UART_RxCpltCallback+0x5c>
		  HAL_UART_Receive_DMA(&huart1, pdata, UC_RX_PACKLEN);
 8009372:	220c      	movs	r2, #12
 8009374:	4909      	ldr	r1, [pc, #36]	; (800939c <HAL_UART_RxCpltCallback+0x7c>)
 8009376:	4807      	ldr	r0, [pc, #28]	; (8009394 <HAL_UART_RxCpltCallback+0x74>)
 8009378:	f004 fdb3 	bl	800dee2 <HAL_UART_Receive_DMA>
  }
}
 800937c:	bf00      	nop
 800937e:	3710      	adds	r7, #16
 8009380:	46bd      	mov	sp, r7
 8009382:	bd80      	pop	{r7, pc}
 8009384:	2000dd04 	.word	0x2000dd04
 8009388:	20004718 	.word	0x20004718
 800938c:	200007ec 	.word	0x200007ec
 8009390:	2000d508 	.word	0x2000d508
 8009394:	2000dcc0 	.word	0x2000dcc0
 8009398:	2000d7b0 	.word	0x2000d7b0
 800939c:	200008f0 	.word	0x200008f0

080093a0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80093a0:	b480      	push	{r7}
 80093a2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80093a4:	b672      	cpsid	i
}
 80093a6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80093a8:	e7fe      	b.n	80093a8 <Error_Handler+0x8>
	...

080093ac <MX_SPI1_Init>:
DMA_HandleTypeDef hdma_spi1_rx;
DMA_HandleTypeDef hdma_spi1_tx;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 80093ac:	b580      	push	{r7, lr}
 80093ae:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 80093b0:	4b17      	ldr	r3, [pc, #92]	; (8009410 <MX_SPI1_Init+0x64>)
 80093b2:	4a18      	ldr	r2, [pc, #96]	; (8009414 <MX_SPI1_Init+0x68>)
 80093b4:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80093b6:	4b16      	ldr	r3, [pc, #88]	; (8009410 <MX_SPI1_Init+0x64>)
 80093b8:	f44f 7282 	mov.w	r2, #260	; 0x104
 80093bc:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80093be:	4b14      	ldr	r3, [pc, #80]	; (8009410 <MX_SPI1_Init+0x64>)
 80093c0:	2200      	movs	r2, #0
 80093c2:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80093c4:	4b12      	ldr	r3, [pc, #72]	; (8009410 <MX_SPI1_Init+0x64>)
 80093c6:	2200      	movs	r2, #0
 80093c8:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_HIGH;
 80093ca:	4b11      	ldr	r3, [pc, #68]	; (8009410 <MX_SPI1_Init+0x64>)
 80093cc:	2202      	movs	r2, #2
 80093ce:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 80093d0:	4b0f      	ldr	r3, [pc, #60]	; (8009410 <MX_SPI1_Init+0x64>)
 80093d2:	2201      	movs	r2, #1
 80093d4:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80093d6:	4b0e      	ldr	r3, [pc, #56]	; (8009410 <MX_SPI1_Init+0x64>)
 80093d8:	f44f 7200 	mov.w	r2, #512	; 0x200
 80093dc:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 80093de:	4b0c      	ldr	r3, [pc, #48]	; (8009410 <MX_SPI1_Init+0x64>)
 80093e0:	2238      	movs	r2, #56	; 0x38
 80093e2:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80093e4:	4b0a      	ldr	r3, [pc, #40]	; (8009410 <MX_SPI1_Init+0x64>)
 80093e6:	2200      	movs	r2, #0
 80093e8:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80093ea:	4b09      	ldr	r3, [pc, #36]	; (8009410 <MX_SPI1_Init+0x64>)
 80093ec:	2200      	movs	r2, #0
 80093ee:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80093f0:	4b07      	ldr	r3, [pc, #28]	; (8009410 <MX_SPI1_Init+0x64>)
 80093f2:	2200      	movs	r2, #0
 80093f4:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 80093f6:	4b06      	ldr	r3, [pc, #24]	; (8009410 <MX_SPI1_Init+0x64>)
 80093f8:	220a      	movs	r2, #10
 80093fa:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80093fc:	4804      	ldr	r0, [pc, #16]	; (8009410 <MX_SPI1_Init+0x64>)
 80093fe:	f003 fb0b 	bl	800ca18 <HAL_SPI_Init>
 8009402:	4603      	mov	r3, r0
 8009404:	2b00      	cmp	r3, #0
 8009406:	d001      	beq.n	800940c <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8009408:	f7ff ffca 	bl	80093a0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800940c:	bf00      	nop
 800940e:	bd80      	pop	{r7, pc}
 8009410:	2000d87c 	.word	0x2000d87c
 8009414:	40013000 	.word	0x40013000

08009418 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8009418:	b580      	push	{r7, lr}
 800941a:	b08a      	sub	sp, #40	; 0x28
 800941c:	af00      	add	r7, sp, #0
 800941e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8009420:	f107 0314 	add.w	r3, r7, #20
 8009424:	2200      	movs	r2, #0
 8009426:	601a      	str	r2, [r3, #0]
 8009428:	605a      	str	r2, [r3, #4]
 800942a:	609a      	str	r2, [r3, #8]
 800942c:	60da      	str	r2, [r3, #12]
 800942e:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 8009430:	687b      	ldr	r3, [r7, #4]
 8009432:	681b      	ldr	r3, [r3, #0]
 8009434:	4a57      	ldr	r2, [pc, #348]	; (8009594 <HAL_SPI_MspInit+0x17c>)
 8009436:	4293      	cmp	r3, r2
 8009438:	f040 80a8 	bne.w	800958c <HAL_SPI_MspInit+0x174>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800943c:	2300      	movs	r3, #0
 800943e:	613b      	str	r3, [r7, #16]
 8009440:	4b55      	ldr	r3, [pc, #340]	; (8009598 <HAL_SPI_MspInit+0x180>)
 8009442:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009444:	4a54      	ldr	r2, [pc, #336]	; (8009598 <HAL_SPI_MspInit+0x180>)
 8009446:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800944a:	6453      	str	r3, [r2, #68]	; 0x44
 800944c:	4b52      	ldr	r3, [pc, #328]	; (8009598 <HAL_SPI_MspInit+0x180>)
 800944e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009450:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8009454:	613b      	str	r3, [r7, #16]
 8009456:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8009458:	2300      	movs	r3, #0
 800945a:	60fb      	str	r3, [r7, #12]
 800945c:	4b4e      	ldr	r3, [pc, #312]	; (8009598 <HAL_SPI_MspInit+0x180>)
 800945e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009460:	4a4d      	ldr	r2, [pc, #308]	; (8009598 <HAL_SPI_MspInit+0x180>)
 8009462:	f043 0302 	orr.w	r3, r3, #2
 8009466:	6313      	str	r3, [r2, #48]	; 0x30
 8009468:	4b4b      	ldr	r3, [pc, #300]	; (8009598 <HAL_SPI_MspInit+0x180>)
 800946a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800946c:	f003 0302 	and.w	r3, r3, #2
 8009470:	60fb      	str	r3, [r7, #12]
 8009472:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8009474:	2300      	movs	r3, #0
 8009476:	60bb      	str	r3, [r7, #8]
 8009478:	4b47      	ldr	r3, [pc, #284]	; (8009598 <HAL_SPI_MspInit+0x180>)
 800947a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800947c:	4a46      	ldr	r2, [pc, #280]	; (8009598 <HAL_SPI_MspInit+0x180>)
 800947e:	f043 0301 	orr.w	r3, r3, #1
 8009482:	6313      	str	r3, [r2, #48]	; 0x30
 8009484:	4b44      	ldr	r3, [pc, #272]	; (8009598 <HAL_SPI_MspInit+0x180>)
 8009486:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009488:	f003 0301 	and.w	r3, r3, #1
 800948c:	60bb      	str	r3, [r7, #8]
 800948e:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PB4     ------> SPI1_MISO
    PB3     ------> SPI1_SCK
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_3;
 8009490:	2318      	movs	r3, #24
 8009492:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8009494:	2302      	movs	r3, #2
 8009496:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009498:	2300      	movs	r3, #0
 800949a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800949c:	2303      	movs	r3, #3
 800949e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80094a0:	2305      	movs	r3, #5
 80094a2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80094a4:	f107 0314 	add.w	r3, r7, #20
 80094a8:	4619      	mov	r1, r3
 80094aa:	483c      	ldr	r0, [pc, #240]	; (800959c <HAL_SPI_MspInit+0x184>)
 80094ac:	f002 fb42 	bl	800bb34 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7;
 80094b0:	2380      	movs	r3, #128	; 0x80
 80094b2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80094b4:	2302      	movs	r3, #2
 80094b6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80094b8:	2300      	movs	r3, #0
 80094ba:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80094bc:	2303      	movs	r3, #3
 80094be:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80094c0:	2305      	movs	r3, #5
 80094c2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80094c4:	f107 0314 	add.w	r3, r7, #20
 80094c8:	4619      	mov	r1, r3
 80094ca:	4835      	ldr	r0, [pc, #212]	; (80095a0 <HAL_SPI_MspInit+0x188>)
 80094cc:	f002 fb32 	bl	800bb34 <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_RX Init */
    hdma_spi1_rx.Instance = DMA2_Stream2;
 80094d0:	4b34      	ldr	r3, [pc, #208]	; (80095a4 <HAL_SPI_MspInit+0x18c>)
 80094d2:	4a35      	ldr	r2, [pc, #212]	; (80095a8 <HAL_SPI_MspInit+0x190>)
 80094d4:	601a      	str	r2, [r3, #0]
    hdma_spi1_rx.Init.Channel = DMA_CHANNEL_3;
 80094d6:	4b33      	ldr	r3, [pc, #204]	; (80095a4 <HAL_SPI_MspInit+0x18c>)
 80094d8:	f04f 62c0 	mov.w	r2, #100663296	; 0x6000000
 80094dc:	605a      	str	r2, [r3, #4]
    hdma_spi1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80094de:	4b31      	ldr	r3, [pc, #196]	; (80095a4 <HAL_SPI_MspInit+0x18c>)
 80094e0:	2200      	movs	r2, #0
 80094e2:	609a      	str	r2, [r3, #8]
    hdma_spi1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80094e4:	4b2f      	ldr	r3, [pc, #188]	; (80095a4 <HAL_SPI_MspInit+0x18c>)
 80094e6:	2200      	movs	r2, #0
 80094e8:	60da      	str	r2, [r3, #12]
    hdma_spi1_rx.Init.MemInc = DMA_MINC_ENABLE;
 80094ea:	4b2e      	ldr	r3, [pc, #184]	; (80095a4 <HAL_SPI_MspInit+0x18c>)
 80094ec:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80094f0:	611a      	str	r2, [r3, #16]
    hdma_spi1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80094f2:	4b2c      	ldr	r3, [pc, #176]	; (80095a4 <HAL_SPI_MspInit+0x18c>)
 80094f4:	2200      	movs	r2, #0
 80094f6:	615a      	str	r2, [r3, #20]
    hdma_spi1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80094f8:	4b2a      	ldr	r3, [pc, #168]	; (80095a4 <HAL_SPI_MspInit+0x18c>)
 80094fa:	2200      	movs	r2, #0
 80094fc:	619a      	str	r2, [r3, #24]
    hdma_spi1_rx.Init.Mode = DMA_NORMAL;
 80094fe:	4b29      	ldr	r3, [pc, #164]	; (80095a4 <HAL_SPI_MspInit+0x18c>)
 8009500:	2200      	movs	r2, #0
 8009502:	61da      	str	r2, [r3, #28]
    hdma_spi1_rx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8009504:	4b27      	ldr	r3, [pc, #156]	; (80095a4 <HAL_SPI_MspInit+0x18c>)
 8009506:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 800950a:	621a      	str	r2, [r3, #32]
    hdma_spi1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800950c:	4b25      	ldr	r3, [pc, #148]	; (80095a4 <HAL_SPI_MspInit+0x18c>)
 800950e:	2200      	movs	r2, #0
 8009510:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi1_rx) != HAL_OK)
 8009512:	4824      	ldr	r0, [pc, #144]	; (80095a4 <HAL_SPI_MspInit+0x18c>)
 8009514:	f001 ff2e 	bl	800b374 <HAL_DMA_Init>
 8009518:	4603      	mov	r3, r0
 800951a:	2b00      	cmp	r3, #0
 800951c:	d001      	beq.n	8009522 <HAL_SPI_MspInit+0x10a>
    {
      Error_Handler();
 800951e:	f7ff ff3f 	bl	80093a0 <Error_Handler>
    }

    __HAL_LINKDMA(spiHandle,hdmarx,hdma_spi1_rx);
 8009522:	687b      	ldr	r3, [r7, #4]
 8009524:	4a1f      	ldr	r2, [pc, #124]	; (80095a4 <HAL_SPI_MspInit+0x18c>)
 8009526:	64da      	str	r2, [r3, #76]	; 0x4c
 8009528:	4a1e      	ldr	r2, [pc, #120]	; (80095a4 <HAL_SPI_MspInit+0x18c>)
 800952a:	687b      	ldr	r3, [r7, #4]
 800952c:	6393      	str	r3, [r2, #56]	; 0x38

    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA2_Stream3;
 800952e:	4b1f      	ldr	r3, [pc, #124]	; (80095ac <HAL_SPI_MspInit+0x194>)
 8009530:	4a1f      	ldr	r2, [pc, #124]	; (80095b0 <HAL_SPI_MspInit+0x198>)
 8009532:	601a      	str	r2, [r3, #0]
    hdma_spi1_tx.Init.Channel = DMA_CHANNEL_3;
 8009534:	4b1d      	ldr	r3, [pc, #116]	; (80095ac <HAL_SPI_MspInit+0x194>)
 8009536:	f04f 62c0 	mov.w	r2, #100663296	; 0x6000000
 800953a:	605a      	str	r2, [r3, #4]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800953c:	4b1b      	ldr	r3, [pc, #108]	; (80095ac <HAL_SPI_MspInit+0x194>)
 800953e:	2240      	movs	r2, #64	; 0x40
 8009540:	609a      	str	r2, [r3, #8]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8009542:	4b1a      	ldr	r3, [pc, #104]	; (80095ac <HAL_SPI_MspInit+0x194>)
 8009544:	2200      	movs	r2, #0
 8009546:	60da      	str	r2, [r3, #12]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8009548:	4b18      	ldr	r3, [pc, #96]	; (80095ac <HAL_SPI_MspInit+0x194>)
 800954a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800954e:	611a      	str	r2, [r3, #16]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8009550:	4b16      	ldr	r3, [pc, #88]	; (80095ac <HAL_SPI_MspInit+0x194>)
 8009552:	2200      	movs	r2, #0
 8009554:	615a      	str	r2, [r3, #20]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8009556:	4b15      	ldr	r3, [pc, #84]	; (80095ac <HAL_SPI_MspInit+0x194>)
 8009558:	2200      	movs	r2, #0
 800955a:	619a      	str	r2, [r3, #24]
    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 800955c:	4b13      	ldr	r3, [pc, #76]	; (80095ac <HAL_SPI_MspInit+0x194>)
 800955e:	2200      	movs	r2, #0
 8009560:	61da      	str	r2, [r3, #28]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_HIGH;
 8009562:	4b12      	ldr	r3, [pc, #72]	; (80095ac <HAL_SPI_MspInit+0x194>)
 8009564:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8009568:	621a      	str	r2, [r3, #32]
    hdma_spi1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800956a:	4b10      	ldr	r3, [pc, #64]	; (80095ac <HAL_SPI_MspInit+0x194>)
 800956c:	2200      	movs	r2, #0
 800956e:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 8009570:	480e      	ldr	r0, [pc, #56]	; (80095ac <HAL_SPI_MspInit+0x194>)
 8009572:	f001 feff 	bl	800b374 <HAL_DMA_Init>
 8009576:	4603      	mov	r3, r0
 8009578:	2b00      	cmp	r3, #0
 800957a:	d001      	beq.n	8009580 <HAL_SPI_MspInit+0x168>
    {
      Error_Handler();
 800957c:	f7ff ff10 	bl	80093a0 <Error_Handler>
    }

    __HAL_LINKDMA(spiHandle,hdmatx,hdma_spi1_tx);
 8009580:	687b      	ldr	r3, [r7, #4]
 8009582:	4a0a      	ldr	r2, [pc, #40]	; (80095ac <HAL_SPI_MspInit+0x194>)
 8009584:	649a      	str	r2, [r3, #72]	; 0x48
 8009586:	4a09      	ldr	r2, [pc, #36]	; (80095ac <HAL_SPI_MspInit+0x194>)
 8009588:	687b      	ldr	r3, [r7, #4]
 800958a:	6393      	str	r3, [r2, #56]	; 0x38
//	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
//    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
//    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
  /* USER CODE END SPI1_MspInit 1 */
  }
}
 800958c:	bf00      	nop
 800958e:	3728      	adds	r7, #40	; 0x28
 8009590:	46bd      	mov	sp, r7
 8009592:	bd80      	pop	{r7, pc}
 8009594:	40013000 	.word	0x40013000
 8009598:	40023800 	.word	0x40023800
 800959c:	40020400 	.word	0x40020400
 80095a0:	40020000 	.word	0x40020000
 80095a4:	2000d8d4 	.word	0x2000d8d4
 80095a8:	40026440 	.word	0x40026440
 80095ac:	2000d934 	.word	0x2000d934
 80095b0:	40026458 	.word	0x40026458

080095b4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80095b4:	b580      	push	{r7, lr}
 80095b6:	b082      	sub	sp, #8
 80095b8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80095ba:	2300      	movs	r3, #0
 80095bc:	607b      	str	r3, [r7, #4]
 80095be:	4b12      	ldr	r3, [pc, #72]	; (8009608 <HAL_MspInit+0x54>)
 80095c0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80095c2:	4a11      	ldr	r2, [pc, #68]	; (8009608 <HAL_MspInit+0x54>)
 80095c4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80095c8:	6453      	str	r3, [r2, #68]	; 0x44
 80095ca:	4b0f      	ldr	r3, [pc, #60]	; (8009608 <HAL_MspInit+0x54>)
 80095cc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80095ce:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80095d2:	607b      	str	r3, [r7, #4]
 80095d4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80095d6:	2300      	movs	r3, #0
 80095d8:	603b      	str	r3, [r7, #0]
 80095da:	4b0b      	ldr	r3, [pc, #44]	; (8009608 <HAL_MspInit+0x54>)
 80095dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80095de:	4a0a      	ldr	r2, [pc, #40]	; (8009608 <HAL_MspInit+0x54>)
 80095e0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80095e4:	6413      	str	r3, [r2, #64]	; 0x40
 80095e6:	4b08      	ldr	r3, [pc, #32]	; (8009608 <HAL_MspInit+0x54>)
 80095e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80095ea:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80095ee:	603b      	str	r3, [r7, #0]
 80095f0:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80095f2:	2200      	movs	r2, #0
 80095f4:	210f      	movs	r1, #15
 80095f6:	f06f 0001 	mvn.w	r0, #1
 80095fa:	f001 fe84 	bl	800b306 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80095fe:	bf00      	nop
 8009600:	3708      	adds	r7, #8
 8009602:	46bd      	mov	sp, r7
 8009604:	bd80      	pop	{r7, pc}
 8009606:	bf00      	nop
 8009608:	40023800 	.word	0x40023800

0800960c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800960c:	b480      	push	{r7}
 800960e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8009610:	e7fe      	b.n	8009610 <NMI_Handler+0x4>

08009612 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8009612:	b480      	push	{r7}
 8009614:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8009616:	e7fe      	b.n	8009616 <HardFault_Handler+0x4>

08009618 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8009618:	b480      	push	{r7}
 800961a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800961c:	e7fe      	b.n	800961c <MemManage_Handler+0x4>

0800961e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800961e:	b480      	push	{r7}
 8009620:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8009622:	e7fe      	b.n	8009622 <BusFault_Handler+0x4>

08009624 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8009624:	b480      	push	{r7}
 8009626:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8009628:	e7fe      	b.n	8009628 <UsageFault_Handler+0x4>

0800962a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800962a:	b480      	push	{r7}
 800962c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800962e:	bf00      	nop
 8009630:	46bd      	mov	sp, r7
 8009632:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009636:	4770      	bx	lr

08009638 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8009638:	b580      	push	{r7, lr}
 800963a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800963c:	f000 ff06 	bl	800a44c <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 8009640:	f006 f8b0 	bl	800f7a4 <xTaskGetSchedulerState>
 8009644:	4603      	mov	r3, r0
 8009646:	2b01      	cmp	r3, #1
 8009648:	d001      	beq.n	800964e <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 800964a:	f006 faf5 	bl	800fc38 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800964e:	bf00      	nop
 8009650:	bd80      	pop	{r7, pc}

08009652 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8009652:	b580      	push	{r7, lr}
 8009654:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(SOFTWARE_EXTI_Pin);
 8009656:	2001      	movs	r0, #1
 8009658:	f002 fc3a 	bl	800bed0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 800965c:	bf00      	nop
 800965e:	bd80      	pop	{r7, pc}

08009660 <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 8009660:	b580      	push	{r7, lr}
 8009662:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */

  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(CS1_ACCEL_Pin);
 8009664:	2010      	movs	r0, #16
 8009666:	f002 fc33 	bl	800bed0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 800966a:	bf00      	nop
 800966c:	bd80      	pop	{r7, pc}
	...

08009670 <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 8009670:	b580      	push	{r7, lr}
 8009672:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 8009674:	4802      	ldr	r0, [pc, #8]	; (8009680 <DMA1_Stream1_IRQHandler+0x10>)
 8009676:	f001 fff3 	bl	800b660 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 800967a:	bf00      	nop
 800967c:	bd80      	pop	{r7, pc}
 800967e:	bf00      	nop
 8009680:	2000db5c 	.word	0x2000db5c

08009684 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8009684:	b580      	push	{r7, lr}
 8009686:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8009688:	4802      	ldr	r0, [pc, #8]	; (8009694 <DMA1_Stream5_IRQHandler+0x10>)
 800968a:	f001 ffe9 	bl	800b660 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 800968e:	bf00      	nop
 8009690:	bd80      	pop	{r7, pc}
 8009692:	bf00      	nop
 8009694:	2000dafc 	.word	0x2000dafc

08009698 <CAN1_TX_IRQHandler>:

/**
  * @brief This function handles CAN1 TX interrupts.
  */
void CAN1_TX_IRQHandler(void)
{
 8009698:	b580      	push	{r7, lr}
 800969a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_TX_IRQn 0 */

  /* USER CODE END CAN1_TX_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 800969c:	4802      	ldr	r0, [pc, #8]	; (80096a8 <CAN1_TX_IRQHandler+0x10>)
 800969e:	f001 fb28 	bl	800acf2 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_TX_IRQn 1 */

  /* USER CODE END CAN1_TX_IRQn 1 */
}
 80096a2:	bf00      	nop
 80096a4:	bd80      	pop	{r7, pc}
 80096a6:	bf00      	nop
 80096a8:	2000d7e8 	.word	0x2000d7e8

080096ac <CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles CAN1 RX0 interrupts.
  */
void CAN1_RX0_IRQHandler(void)
{
 80096ac:	b580      	push	{r7, lr}
 80096ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX0_IRQn 0 */

  /* USER CODE END CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 80096b0:	4802      	ldr	r0, [pc, #8]	; (80096bc <CAN1_RX0_IRQHandler+0x10>)
 80096b2:	f001 fb1e 	bl	800acf2 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX0_IRQn 1 */

  /* USER CODE END CAN1_RX0_IRQn 1 */
}
 80096b6:	bf00      	nop
 80096b8:	bd80      	pop	{r7, pc}
 80096ba:	bf00      	nop
 80096bc:	2000d7e8 	.word	0x2000d7e8

080096c0 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 80096c0:	b580      	push	{r7, lr}
 80096c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(INT1_GYRO_Pin);
 80096c4:	2020      	movs	r0, #32
 80096c6:	f002 fc03 	bl	800bed0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 80096ca:	bf00      	nop
 80096cc:	bd80      	pop	{r7, pc}
	...

080096d0 <TIM8_UP_TIM13_IRQHandler>:

/**
  * @brief This function handles TIM8 update interrupt and TIM13 global interrupt.
  */
void TIM8_UP_TIM13_IRQHandler(void)
{
 80096d0:	b580      	push	{r7, lr}
 80096d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_UP_TIM13_IRQn 0 */

  /* USER CODE END TIM8_UP_TIM13_IRQn 0 */
  HAL_TIM_IRQHandler(&htim8);
 80096d4:	4803      	ldr	r0, [pc, #12]	; (80096e4 <TIM8_UP_TIM13_IRQHandler+0x14>)
 80096d6:	f003 fe6d 	bl	800d3b4 <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim13);
 80096da:	4803      	ldr	r0, [pc, #12]	; (80096e8 <TIM8_UP_TIM13_IRQHandler+0x18>)
 80096dc:	f003 fe6a 	bl	800d3b4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_UP_TIM13_IRQn 1 */

  /* USER CODE END TIM8_UP_TIM13_IRQn 1 */
}
 80096e0:	bf00      	nop
 80096e2:	bd80      	pop	{r7, pc}
 80096e4:	2000d994 	.word	0x2000d994
 80096e8:	2000dab4 	.word	0x2000dab4

080096ec <CAN2_TX_IRQHandler>:

/**
  * @brief This function handles CAN2 TX interrupts.
  */
void CAN2_TX_IRQHandler(void)
{
 80096ec:	b580      	push	{r7, lr}
 80096ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN2_TX_IRQn 0 */

  /* USER CODE END CAN2_TX_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan2);
 80096f0:	4802      	ldr	r0, [pc, #8]	; (80096fc <CAN2_TX_IRQHandler+0x10>)
 80096f2:	f001 fafe 	bl	800acf2 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN2_TX_IRQn 1 */

  /* USER CODE END CAN2_TX_IRQn 1 */
}
 80096f6:	bf00      	nop
 80096f8:	bd80      	pop	{r7, pc}
 80096fa:	bf00      	nop
 80096fc:	2000d7c0 	.word	0x2000d7c0

08009700 <CAN2_RX0_IRQHandler>:

/**
  * @brief This function handles CAN2 RX0 interrupts.
  */
void CAN2_RX0_IRQHandler(void)
{
 8009700:	b580      	push	{r7, lr}
 8009702:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN2_RX0_IRQn 0 */

  /* USER CODE END CAN2_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan2);
 8009704:	4802      	ldr	r0, [pc, #8]	; (8009710 <CAN2_RX0_IRQHandler+0x10>)
 8009706:	f001 faf4 	bl	800acf2 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN2_RX0_IRQn 1 */

  /* USER CODE END CAN2_RX0_IRQn 1 */
}
 800970a:	bf00      	nop
 800970c:	bd80      	pop	{r7, pc}
 800970e:	bf00      	nop
 8009710:	2000d7c0 	.word	0x2000d7c0

08009714 <DMA2_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA2 stream5 global interrupt.
  */
void DMA2_Stream5_IRQHandler(void)
{
 8009714:	b580      	push	{r7, lr}
 8009716:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream5_IRQn 0 */

  /* USER CODE END DMA2_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8009718:	4802      	ldr	r0, [pc, #8]	; (8009724 <DMA2_Stream5_IRQHandler+0x10>)
 800971a:	f001 ffa1 	bl	800b660 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream5_IRQn 1 */

  /* USER CODE END DMA2_Stream5_IRQn 1 */
}
 800971e:	bf00      	nop
 8009720:	bd80      	pop	{r7, pc}
 8009722:	bf00      	nop
 8009724:	2000dc60 	.word	0x2000dc60

08009728 <DMA2_Stream7_IRQHandler>:

/**
  * @brief This function handles DMA2 stream7 global interrupt.
  */
void DMA2_Stream7_IRQHandler(void)
{
 8009728:	b580      	push	{r7, lr}
 800972a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream7_IRQn 0 */

  /* USER CODE END DMA2_Stream7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 800972c:	4802      	ldr	r0, [pc, #8]	; (8009738 <DMA2_Stream7_IRQHandler+0x10>)
 800972e:	f001 ff97 	bl	800b660 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream7_IRQn 1 */

  /* USER CODE END DMA2_Stream7_IRQn 1 */
}
 8009732:	bf00      	nop
 8009734:	bd80      	pop	{r7, pc}
 8009736:	bf00      	nop
 8009738:	2000dc00 	.word	0x2000dc00

0800973c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800973c:	b480      	push	{r7}
 800973e:	af00      	add	r7, sp, #0
	return 1;
 8009740:	2301      	movs	r3, #1
}
 8009742:	4618      	mov	r0, r3
 8009744:	46bd      	mov	sp, r7
 8009746:	f85d 7b04 	ldr.w	r7, [sp], #4
 800974a:	4770      	bx	lr

0800974c <_kill>:

int _kill(int pid, int sig)
{
 800974c:	b580      	push	{r7, lr}
 800974e:	b082      	sub	sp, #8
 8009750:	af00      	add	r7, sp, #0
 8009752:	6078      	str	r0, [r7, #4]
 8009754:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8009756:	f006 fd55 	bl	8010204 <__errno>
 800975a:	4603      	mov	r3, r0
 800975c:	2216      	movs	r2, #22
 800975e:	601a      	str	r2, [r3, #0]
	return -1;
 8009760:	f04f 33ff 	mov.w	r3, #4294967295
}
 8009764:	4618      	mov	r0, r3
 8009766:	3708      	adds	r7, #8
 8009768:	46bd      	mov	sp, r7
 800976a:	bd80      	pop	{r7, pc}

0800976c <_exit>:

void _exit (int status)
{
 800976c:	b580      	push	{r7, lr}
 800976e:	b082      	sub	sp, #8
 8009770:	af00      	add	r7, sp, #0
 8009772:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8009774:	f04f 31ff 	mov.w	r1, #4294967295
 8009778:	6878      	ldr	r0, [r7, #4]
 800977a:	f7ff ffe7 	bl	800974c <_kill>
	while (1) {}		/* Make sure we hang here */
 800977e:	e7fe      	b.n	800977e <_exit+0x12>

08009780 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8009780:	b580      	push	{r7, lr}
 8009782:	b086      	sub	sp, #24
 8009784:	af00      	add	r7, sp, #0
 8009786:	60f8      	str	r0, [r7, #12]
 8009788:	60b9      	str	r1, [r7, #8]
 800978a:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800978c:	2300      	movs	r3, #0
 800978e:	617b      	str	r3, [r7, #20]
 8009790:	e00a      	b.n	80097a8 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8009792:	f3af 8000 	nop.w
 8009796:	4601      	mov	r1, r0
 8009798:	68bb      	ldr	r3, [r7, #8]
 800979a:	1c5a      	adds	r2, r3, #1
 800979c:	60ba      	str	r2, [r7, #8]
 800979e:	b2ca      	uxtb	r2, r1
 80097a0:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80097a2:	697b      	ldr	r3, [r7, #20]
 80097a4:	3301      	adds	r3, #1
 80097a6:	617b      	str	r3, [r7, #20]
 80097a8:	697a      	ldr	r2, [r7, #20]
 80097aa:	687b      	ldr	r3, [r7, #4]
 80097ac:	429a      	cmp	r2, r3
 80097ae:	dbf0      	blt.n	8009792 <_read+0x12>
	}

return len;
 80097b0:	687b      	ldr	r3, [r7, #4]
}
 80097b2:	4618      	mov	r0, r3
 80097b4:	3718      	adds	r7, #24
 80097b6:	46bd      	mov	sp, r7
 80097b8:	bd80      	pop	{r7, pc}

080097ba <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80097ba:	b580      	push	{r7, lr}
 80097bc:	b086      	sub	sp, #24
 80097be:	af00      	add	r7, sp, #0
 80097c0:	60f8      	str	r0, [r7, #12]
 80097c2:	60b9      	str	r1, [r7, #8]
 80097c4:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80097c6:	2300      	movs	r3, #0
 80097c8:	617b      	str	r3, [r7, #20]
 80097ca:	e009      	b.n	80097e0 <_write+0x26>
	{
		__io_putchar(*ptr++);
 80097cc:	68bb      	ldr	r3, [r7, #8]
 80097ce:	1c5a      	adds	r2, r3, #1
 80097d0:	60ba      	str	r2, [r7, #8]
 80097d2:	781b      	ldrb	r3, [r3, #0]
 80097d4:	4618      	mov	r0, r3
 80097d6:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80097da:	697b      	ldr	r3, [r7, #20]
 80097dc:	3301      	adds	r3, #1
 80097de:	617b      	str	r3, [r7, #20]
 80097e0:	697a      	ldr	r2, [r7, #20]
 80097e2:	687b      	ldr	r3, [r7, #4]
 80097e4:	429a      	cmp	r2, r3
 80097e6:	dbf1      	blt.n	80097cc <_write+0x12>
	}
	return len;
 80097e8:	687b      	ldr	r3, [r7, #4]
}
 80097ea:	4618      	mov	r0, r3
 80097ec:	3718      	adds	r7, #24
 80097ee:	46bd      	mov	sp, r7
 80097f0:	bd80      	pop	{r7, pc}

080097f2 <_close>:

int _close(int file)
{
 80097f2:	b480      	push	{r7}
 80097f4:	b083      	sub	sp, #12
 80097f6:	af00      	add	r7, sp, #0
 80097f8:	6078      	str	r0, [r7, #4]
	return -1;
 80097fa:	f04f 33ff 	mov.w	r3, #4294967295
}
 80097fe:	4618      	mov	r0, r3
 8009800:	370c      	adds	r7, #12
 8009802:	46bd      	mov	sp, r7
 8009804:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009808:	4770      	bx	lr

0800980a <_fstat>:


int _fstat(int file, struct stat *st)
{
 800980a:	b480      	push	{r7}
 800980c:	b083      	sub	sp, #12
 800980e:	af00      	add	r7, sp, #0
 8009810:	6078      	str	r0, [r7, #4]
 8009812:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8009814:	683b      	ldr	r3, [r7, #0]
 8009816:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800981a:	605a      	str	r2, [r3, #4]
	return 0;
 800981c:	2300      	movs	r3, #0
}
 800981e:	4618      	mov	r0, r3
 8009820:	370c      	adds	r7, #12
 8009822:	46bd      	mov	sp, r7
 8009824:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009828:	4770      	bx	lr

0800982a <_isatty>:

int _isatty(int file)
{
 800982a:	b480      	push	{r7}
 800982c:	b083      	sub	sp, #12
 800982e:	af00      	add	r7, sp, #0
 8009830:	6078      	str	r0, [r7, #4]
	return 1;
 8009832:	2301      	movs	r3, #1
}
 8009834:	4618      	mov	r0, r3
 8009836:	370c      	adds	r7, #12
 8009838:	46bd      	mov	sp, r7
 800983a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800983e:	4770      	bx	lr

08009840 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8009840:	b480      	push	{r7}
 8009842:	b085      	sub	sp, #20
 8009844:	af00      	add	r7, sp, #0
 8009846:	60f8      	str	r0, [r7, #12]
 8009848:	60b9      	str	r1, [r7, #8]
 800984a:	607a      	str	r2, [r7, #4]
	return 0;
 800984c:	2300      	movs	r3, #0
}
 800984e:	4618      	mov	r0, r3
 8009850:	3714      	adds	r7, #20
 8009852:	46bd      	mov	sp, r7
 8009854:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009858:	4770      	bx	lr
	...

0800985c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800985c:	b580      	push	{r7, lr}
 800985e:	b086      	sub	sp, #24
 8009860:	af00      	add	r7, sp, #0
 8009862:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8009864:	4a14      	ldr	r2, [pc, #80]	; (80098b8 <_sbrk+0x5c>)
 8009866:	4b15      	ldr	r3, [pc, #84]	; (80098bc <_sbrk+0x60>)
 8009868:	1ad3      	subs	r3, r2, r3
 800986a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800986c:	697b      	ldr	r3, [r7, #20]
 800986e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8009870:	4b13      	ldr	r3, [pc, #76]	; (80098c0 <_sbrk+0x64>)
 8009872:	681b      	ldr	r3, [r3, #0]
 8009874:	2b00      	cmp	r3, #0
 8009876:	d102      	bne.n	800987e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8009878:	4b11      	ldr	r3, [pc, #68]	; (80098c0 <_sbrk+0x64>)
 800987a:	4a12      	ldr	r2, [pc, #72]	; (80098c4 <_sbrk+0x68>)
 800987c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800987e:	4b10      	ldr	r3, [pc, #64]	; (80098c0 <_sbrk+0x64>)
 8009880:	681a      	ldr	r2, [r3, #0]
 8009882:	687b      	ldr	r3, [r7, #4]
 8009884:	4413      	add	r3, r2
 8009886:	693a      	ldr	r2, [r7, #16]
 8009888:	429a      	cmp	r2, r3
 800988a:	d207      	bcs.n	800989c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800988c:	f006 fcba 	bl	8010204 <__errno>
 8009890:	4603      	mov	r3, r0
 8009892:	220c      	movs	r2, #12
 8009894:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8009896:	f04f 33ff 	mov.w	r3, #4294967295
 800989a:	e009      	b.n	80098b0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800989c:	4b08      	ldr	r3, [pc, #32]	; (80098c0 <_sbrk+0x64>)
 800989e:	681b      	ldr	r3, [r3, #0]
 80098a0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80098a2:	4b07      	ldr	r3, [pc, #28]	; (80098c0 <_sbrk+0x64>)
 80098a4:	681a      	ldr	r2, [r3, #0]
 80098a6:	687b      	ldr	r3, [r7, #4]
 80098a8:	4413      	add	r3, r2
 80098aa:	4a05      	ldr	r2, [pc, #20]	; (80098c0 <_sbrk+0x64>)
 80098ac:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80098ae:	68fb      	ldr	r3, [r7, #12]
}
 80098b0:	4618      	mov	r0, r3
 80098b2:	3718      	adds	r7, #24
 80098b4:	46bd      	mov	sp, r7
 80098b6:	bd80      	pop	{r7, pc}
 80098b8:	20020000 	.word	0x20020000
 80098bc:	00000400 	.word	0x00000400
 80098c0:	20000910 	.word	0x20000910
 80098c4:	2000dd60 	.word	0x2000dd60

080098c8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80098c8:	b480      	push	{r7}
 80098ca:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80098cc:	4b06      	ldr	r3, [pc, #24]	; (80098e8 <SystemInit+0x20>)
 80098ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80098d2:	4a05      	ldr	r2, [pc, #20]	; (80098e8 <SystemInit+0x20>)
 80098d4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80098d8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80098dc:	bf00      	nop
 80098de:	46bd      	mov	sp, r7
 80098e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098e4:	4770      	bx	lr
 80098e6:	bf00      	nop
 80098e8:	e000ed00 	.word	0xe000ed00

080098ec <MX_TIM4_Init>:
TIM_HandleTypeDef htim10;
TIM_HandleTypeDef htim13;

/* TIM4 init function */
void MX_TIM4_Init(void)
{
 80098ec:	b580      	push	{r7, lr}
 80098ee:	b08a      	sub	sp, #40	; 0x28
 80098f0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80098f2:	f107 0320 	add.w	r3, r7, #32
 80098f6:	2200      	movs	r2, #0
 80098f8:	601a      	str	r2, [r3, #0]
 80098fa:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80098fc:	1d3b      	adds	r3, r7, #4
 80098fe:	2200      	movs	r2, #0
 8009900:	601a      	str	r2, [r3, #0]
 8009902:	605a      	str	r2, [r3, #4]
 8009904:	609a      	str	r2, [r3, #8]
 8009906:	60da      	str	r2, [r3, #12]
 8009908:	611a      	str	r2, [r3, #16]
 800990a:	615a      	str	r2, [r3, #20]
 800990c:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 800990e:	4b22      	ldr	r3, [pc, #136]	; (8009998 <MX_TIM4_Init+0xac>)
 8009910:	4a22      	ldr	r2, [pc, #136]	; (800999c <MX_TIM4_Init+0xb0>)
 8009912:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 35;
 8009914:	4b20      	ldr	r3, [pc, #128]	; (8009998 <MX_TIM4_Init+0xac>)
 8009916:	2223      	movs	r2, #35	; 0x23
 8009918:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 800991a:	4b1f      	ldr	r3, [pc, #124]	; (8009998 <MX_TIM4_Init+0xac>)
 800991c:	2200      	movs	r2, #0
 800991e:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 9999;
 8009920:	4b1d      	ldr	r3, [pc, #116]	; (8009998 <MX_TIM4_Init+0xac>)
 8009922:	f242 720f 	movw	r2, #9999	; 0x270f
 8009926:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8009928:	4b1b      	ldr	r3, [pc, #108]	; (8009998 <MX_TIM4_Init+0xac>)
 800992a:	2200      	movs	r2, #0
 800992c:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800992e:	4b1a      	ldr	r3, [pc, #104]	; (8009998 <MX_TIM4_Init+0xac>)
 8009930:	2200      	movs	r2, #0
 8009932:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8009934:	4818      	ldr	r0, [pc, #96]	; (8009998 <MX_TIM4_Init+0xac>)
 8009936:	f003 fc25 	bl	800d184 <HAL_TIM_PWM_Init>
 800993a:	4603      	mov	r3, r0
 800993c:	2b00      	cmp	r3, #0
 800993e:	d001      	beq.n	8009944 <MX_TIM4_Init+0x58>
  {
    Error_Handler();
 8009940:	f7ff fd2e 	bl	80093a0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8009944:	2300      	movs	r3, #0
 8009946:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8009948:	2300      	movs	r3, #0
 800994a:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 800994c:	f107 0320 	add.w	r3, r7, #32
 8009950:	4619      	mov	r1, r3
 8009952:	4811      	ldr	r0, [pc, #68]	; (8009998 <MX_TIM4_Init+0xac>)
 8009954:	f004 f996 	bl	800dc84 <HAL_TIMEx_MasterConfigSynchronization>
 8009958:	4603      	mov	r3, r0
 800995a:	2b00      	cmp	r3, #0
 800995c:	d001      	beq.n	8009962 <MX_TIM4_Init+0x76>
  {
    Error_Handler();
 800995e:	f7ff fd1f 	bl	80093a0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8009962:	2360      	movs	r3, #96	; 0x60
 8009964:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8009966:	2300      	movs	r3, #0
 8009968:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800996a:	2300      	movs	r3, #0
 800996c:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800996e:	2300      	movs	r3, #0
 8009970:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8009972:	1d3b      	adds	r3, r7, #4
 8009974:	2208      	movs	r2, #8
 8009976:	4619      	mov	r1, r3
 8009978:	4807      	ldr	r0, [pc, #28]	; (8009998 <MX_TIM4_Init+0xac>)
 800997a:	f003 fe23 	bl	800d5c4 <HAL_TIM_PWM_ConfigChannel>
 800997e:	4603      	mov	r3, r0
 8009980:	2b00      	cmp	r3, #0
 8009982:	d001      	beq.n	8009988 <MX_TIM4_Init+0x9c>
  {
    Error_Handler();
 8009984:	f7ff fd0c 	bl	80093a0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 8009988:	4803      	ldr	r0, [pc, #12]	; (8009998 <MX_TIM4_Init+0xac>)
 800998a:	f000 fa01 	bl	8009d90 <HAL_TIM_MspPostInit>

}
 800998e:	bf00      	nop
 8009990:	3728      	adds	r7, #40	; 0x28
 8009992:	46bd      	mov	sp, r7
 8009994:	bd80      	pop	{r7, pc}
 8009996:	bf00      	nop
 8009998:	2000d9dc 	.word	0x2000d9dc
 800999c:	40000800 	.word	0x40000800

080099a0 <MX_TIM5_Init>:
/* TIM5 init function */
void MX_TIM5_Init(void)
{
 80099a0:	b580      	push	{r7, lr}
 80099a2:	b08a      	sub	sp, #40	; 0x28
 80099a4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80099a6:	f107 0320 	add.w	r3, r7, #32
 80099aa:	2200      	movs	r2, #0
 80099ac:	601a      	str	r2, [r3, #0]
 80099ae:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80099b0:	1d3b      	adds	r3, r7, #4
 80099b2:	2200      	movs	r2, #0
 80099b4:	601a      	str	r2, [r3, #0]
 80099b6:	605a      	str	r2, [r3, #4]
 80099b8:	609a      	str	r2, [r3, #8]
 80099ba:	60da      	str	r2, [r3, #12]
 80099bc:	611a      	str	r2, [r3, #16]
 80099be:	615a      	str	r2, [r3, #20]
 80099c0:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 80099c2:	4b2d      	ldr	r3, [pc, #180]	; (8009a78 <MX_TIM5_Init+0xd8>)
 80099c4:	4a2d      	ldr	r2, [pc, #180]	; (8009a7c <MX_TIM5_Init+0xdc>)
 80099c6:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 80099c8:	4b2b      	ldr	r3, [pc, #172]	; (8009a78 <MX_TIM5_Init+0xd8>)
 80099ca:	2200      	movs	r2, #0
 80099cc:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 80099ce:	4b2a      	ldr	r3, [pc, #168]	; (8009a78 <MX_TIM5_Init+0xd8>)
 80099d0:	2200      	movs	r2, #0
 80099d2:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 65535;
 80099d4:	4b28      	ldr	r3, [pc, #160]	; (8009a78 <MX_TIM5_Init+0xd8>)
 80099d6:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80099da:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80099dc:	4b26      	ldr	r3, [pc, #152]	; (8009a78 <MX_TIM5_Init+0xd8>)
 80099de:	2200      	movs	r2, #0
 80099e0:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80099e2:	4b25      	ldr	r3, [pc, #148]	; (8009a78 <MX_TIM5_Init+0xd8>)
 80099e4:	2200      	movs	r2, #0
 80099e6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim5) != HAL_OK)
 80099e8:	4823      	ldr	r0, [pc, #140]	; (8009a78 <MX_TIM5_Init+0xd8>)
 80099ea:	f003 fbcb 	bl	800d184 <HAL_TIM_PWM_Init>
 80099ee:	4603      	mov	r3, r0
 80099f0:	2b00      	cmp	r3, #0
 80099f2:	d001      	beq.n	80099f8 <MX_TIM5_Init+0x58>
  {
    Error_Handler();
 80099f4:	f7ff fcd4 	bl	80093a0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80099f8:	2300      	movs	r3, #0
 80099fa:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80099fc:	2300      	movs	r3, #0
 80099fe:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8009a00:	f107 0320 	add.w	r3, r7, #32
 8009a04:	4619      	mov	r1, r3
 8009a06:	481c      	ldr	r0, [pc, #112]	; (8009a78 <MX_TIM5_Init+0xd8>)
 8009a08:	f004 f93c 	bl	800dc84 <HAL_TIMEx_MasterConfigSynchronization>
 8009a0c:	4603      	mov	r3, r0
 8009a0e:	2b00      	cmp	r3, #0
 8009a10:	d001      	beq.n	8009a16 <MX_TIM5_Init+0x76>
  {
    Error_Handler();
 8009a12:	f7ff fcc5 	bl	80093a0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8009a16:	2360      	movs	r3, #96	; 0x60
 8009a18:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 10000;
 8009a1a:	f242 7310 	movw	r3, #10000	; 0x2710
 8009a1e:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8009a20:	2300      	movs	r3, #0
 8009a22:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8009a24:	2300      	movs	r3, #0
 8009a26:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8009a28:	1d3b      	adds	r3, r7, #4
 8009a2a:	2200      	movs	r2, #0
 8009a2c:	4619      	mov	r1, r3
 8009a2e:	4812      	ldr	r0, [pc, #72]	; (8009a78 <MX_TIM5_Init+0xd8>)
 8009a30:	f003 fdc8 	bl	800d5c4 <HAL_TIM_PWM_ConfigChannel>
 8009a34:	4603      	mov	r3, r0
 8009a36:	2b00      	cmp	r3, #0
 8009a38:	d001      	beq.n	8009a3e <MX_TIM5_Init+0x9e>
  {
    Error_Handler();
 8009a3a:	f7ff fcb1 	bl	80093a0 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8009a3e:	1d3b      	adds	r3, r7, #4
 8009a40:	2204      	movs	r2, #4
 8009a42:	4619      	mov	r1, r3
 8009a44:	480c      	ldr	r0, [pc, #48]	; (8009a78 <MX_TIM5_Init+0xd8>)
 8009a46:	f003 fdbd 	bl	800d5c4 <HAL_TIM_PWM_ConfigChannel>
 8009a4a:	4603      	mov	r3, r0
 8009a4c:	2b00      	cmp	r3, #0
 8009a4e:	d001      	beq.n	8009a54 <MX_TIM5_Init+0xb4>
  {
    Error_Handler();
 8009a50:	f7ff fca6 	bl	80093a0 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8009a54:	1d3b      	adds	r3, r7, #4
 8009a56:	2208      	movs	r2, #8
 8009a58:	4619      	mov	r1, r3
 8009a5a:	4807      	ldr	r0, [pc, #28]	; (8009a78 <MX_TIM5_Init+0xd8>)
 8009a5c:	f003 fdb2 	bl	800d5c4 <HAL_TIM_PWM_ConfigChannel>
 8009a60:	4603      	mov	r3, r0
 8009a62:	2b00      	cmp	r3, #0
 8009a64:	d001      	beq.n	8009a6a <MX_TIM5_Init+0xca>
  {
    Error_Handler();
 8009a66:	f7ff fc9b 	bl	80093a0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */
  HAL_TIM_MspPostInit(&htim5);
 8009a6a:	4803      	ldr	r0, [pc, #12]	; (8009a78 <MX_TIM5_Init+0xd8>)
 8009a6c:	f000 f990 	bl	8009d90 <HAL_TIM_MspPostInit>

}
 8009a70:	bf00      	nop
 8009a72:	3728      	adds	r7, #40	; 0x28
 8009a74:	46bd      	mov	sp, r7
 8009a76:	bd80      	pop	{r7, pc}
 8009a78:	2000da6c 	.word	0x2000da6c
 8009a7c:	40000c00 	.word	0x40000c00

08009a80 <MX_TIM8_Init>:
/* TIM8 init function */
void MX_TIM8_Init(void)
{
 8009a80:	b580      	push	{r7, lr}
 8009a82:	b092      	sub	sp, #72	; 0x48
 8009a84:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8009a86:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8009a8a:	2200      	movs	r2, #0
 8009a8c:	601a      	str	r2, [r3, #0]
 8009a8e:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8009a90:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8009a94:	2200      	movs	r2, #0
 8009a96:	601a      	str	r2, [r3, #0]
 8009a98:	605a      	str	r2, [r3, #4]
 8009a9a:	609a      	str	r2, [r3, #8]
 8009a9c:	60da      	str	r2, [r3, #12]
 8009a9e:	611a      	str	r2, [r3, #16]
 8009aa0:	615a      	str	r2, [r3, #20]
 8009aa2:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8009aa4:	1d3b      	adds	r3, r7, #4
 8009aa6:	2220      	movs	r2, #32
 8009aa8:	2100      	movs	r1, #0
 8009aaa:	4618      	mov	r0, r3
 8009aac:	f006 fbf4 	bl	8010298 <memset>

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 8009ab0:	4b33      	ldr	r3, [pc, #204]	; (8009b80 <MX_TIM8_Init+0x100>)
 8009ab2:	4a34      	ldr	r2, [pc, #208]	; (8009b84 <MX_TIM8_Init+0x104>)
 8009ab4:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 839;
 8009ab6:	4b32      	ldr	r3, [pc, #200]	; (8009b80 <MX_TIM8_Init+0x100>)
 8009ab8:	f240 3247 	movw	r2, #839	; 0x347
 8009abc:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8009abe:	4b30      	ldr	r3, [pc, #192]	; (8009b80 <MX_TIM8_Init+0x100>)
 8009ac0:	2200      	movs	r2, #0
 8009ac2:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 1999;
 8009ac4:	4b2e      	ldr	r3, [pc, #184]	; (8009b80 <MX_TIM8_Init+0x100>)
 8009ac6:	f240 72cf 	movw	r2, #1999	; 0x7cf
 8009aca:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8009acc:	4b2c      	ldr	r3, [pc, #176]	; (8009b80 <MX_TIM8_Init+0x100>)
 8009ace:	2200      	movs	r2, #0
 8009ad0:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8009ad2:	4b2b      	ldr	r3, [pc, #172]	; (8009b80 <MX_TIM8_Init+0x100>)
 8009ad4:	2200      	movs	r2, #0
 8009ad6:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8009ad8:	4b29      	ldr	r3, [pc, #164]	; (8009b80 <MX_TIM8_Init+0x100>)
 8009ada:	2200      	movs	r2, #0
 8009adc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 8009ade:	4828      	ldr	r0, [pc, #160]	; (8009b80 <MX_TIM8_Init+0x100>)
 8009ae0:	f003 fb50 	bl	800d184 <HAL_TIM_PWM_Init>
 8009ae4:	4603      	mov	r3, r0
 8009ae6:	2b00      	cmp	r3, #0
 8009ae8:	d001      	beq.n	8009aee <MX_TIM8_Init+0x6e>
  {
    Error_Handler();
 8009aea:	f7ff fc59 	bl	80093a0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8009aee:	2300      	movs	r3, #0
 8009af0:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8009af2:	2300      	movs	r3, #0
 8009af4:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8009af6:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8009afa:	4619      	mov	r1, r3
 8009afc:	4820      	ldr	r0, [pc, #128]	; (8009b80 <MX_TIM8_Init+0x100>)
 8009afe:	f004 f8c1 	bl	800dc84 <HAL_TIMEx_MasterConfigSynchronization>
 8009b02:	4603      	mov	r3, r0
 8009b04:	2b00      	cmp	r3, #0
 8009b06:	d001      	beq.n	8009b0c <MX_TIM8_Init+0x8c>
  {
    Error_Handler();
 8009b08:	f7ff fc4a 	bl	80093a0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8009b0c:	2360      	movs	r3, #96	; 0x60
 8009b0e:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 8009b10:	2300      	movs	r3, #0
 8009b12:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8009b14:	2300      	movs	r3, #0
 8009b16:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8009b18:	2300      	movs	r3, #0
 8009b1a:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8009b1c:	2300      	movs	r3, #0
 8009b1e:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8009b20:	2300      	movs	r3, #0
 8009b22:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8009b24:	2300      	movs	r3, #0
 8009b26:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8009b28:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8009b2c:	2204      	movs	r2, #4
 8009b2e:	4619      	mov	r1, r3
 8009b30:	4813      	ldr	r0, [pc, #76]	; (8009b80 <MX_TIM8_Init+0x100>)
 8009b32:	f003 fd47 	bl	800d5c4 <HAL_TIM_PWM_ConfigChannel>
 8009b36:	4603      	mov	r3, r0
 8009b38:	2b00      	cmp	r3, #0
 8009b3a:	d001      	beq.n	8009b40 <MX_TIM8_Init+0xc0>
  {
    Error_Handler();
 8009b3c:	f7ff fc30 	bl	80093a0 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8009b40:	2300      	movs	r3, #0
 8009b42:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8009b44:	2300      	movs	r3, #0
 8009b46:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8009b48:	2300      	movs	r3, #0
 8009b4a:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8009b4c:	2300      	movs	r3, #0
 8009b4e:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8009b50:	2300      	movs	r3, #0
 8009b52:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8009b54:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8009b58:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8009b5a:	2300      	movs	r3, #0
 8009b5c:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 8009b5e:	1d3b      	adds	r3, r7, #4
 8009b60:	4619      	mov	r1, r3
 8009b62:	4807      	ldr	r0, [pc, #28]	; (8009b80 <MX_TIM8_Init+0x100>)
 8009b64:	f004 f90a 	bl	800dd7c <HAL_TIMEx_ConfigBreakDeadTime>
 8009b68:	4603      	mov	r3, r0
 8009b6a:	2b00      	cmp	r3, #0
 8009b6c:	d001      	beq.n	8009b72 <MX_TIM8_Init+0xf2>
  {
    Error_Handler();
 8009b6e:	f7ff fc17 	bl	80093a0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */
  HAL_TIM_MspPostInit(&htim8);
 8009b72:	4803      	ldr	r0, [pc, #12]	; (8009b80 <MX_TIM8_Init+0x100>)
 8009b74:	f000 f90c 	bl	8009d90 <HAL_TIM_MspPostInit>

}
 8009b78:	bf00      	nop
 8009b7a:	3748      	adds	r7, #72	; 0x48
 8009b7c:	46bd      	mov	sp, r7
 8009b7e:	bd80      	pop	{r7, pc}
 8009b80:	2000d994 	.word	0x2000d994
 8009b84:	40010400 	.word	0x40010400

08009b88 <MX_TIM10_Init>:
/* TIM10 init function */
void MX_TIM10_Init(void)
{
 8009b88:	b580      	push	{r7, lr}
 8009b8a:	b088      	sub	sp, #32
 8009b8c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM10_Init 0 */

  /* USER CODE END TIM10_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 8009b8e:	1d3b      	adds	r3, r7, #4
 8009b90:	2200      	movs	r2, #0
 8009b92:	601a      	str	r2, [r3, #0]
 8009b94:	605a      	str	r2, [r3, #4]
 8009b96:	609a      	str	r2, [r3, #8]
 8009b98:	60da      	str	r2, [r3, #12]
 8009b9a:	611a      	str	r2, [r3, #16]
 8009b9c:	615a      	str	r2, [r3, #20]
 8009b9e:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM10_Init 1 */

  /* USER CODE END TIM10_Init 1 */
  htim10.Instance = TIM10;
 8009ba0:	4b1e      	ldr	r3, [pc, #120]	; (8009c1c <MX_TIM10_Init+0x94>)
 8009ba2:	4a1f      	ldr	r2, [pc, #124]	; (8009c20 <MX_TIM10_Init+0x98>)
 8009ba4:	601a      	str	r2, [r3, #0]
  htim10.Init.Prescaler = 0;
 8009ba6:	4b1d      	ldr	r3, [pc, #116]	; (8009c1c <MX_TIM10_Init+0x94>)
 8009ba8:	2200      	movs	r2, #0
 8009baa:	605a      	str	r2, [r3, #4]
  htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 8009bac:	4b1b      	ldr	r3, [pc, #108]	; (8009c1c <MX_TIM10_Init+0x94>)
 8009bae:	2200      	movs	r2, #0
 8009bb0:	609a      	str	r2, [r3, #8]
  htim10.Init.Period = 3999;
 8009bb2:	4b1a      	ldr	r3, [pc, #104]	; (8009c1c <MX_TIM10_Init+0x94>)
 8009bb4:	f640 729f 	movw	r2, #3999	; 0xf9f
 8009bb8:	60da      	str	r2, [r3, #12]
  htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8009bba:	4b18      	ldr	r3, [pc, #96]	; (8009c1c <MX_TIM10_Init+0x94>)
 8009bbc:	2200      	movs	r2, #0
 8009bbe:	611a      	str	r2, [r3, #16]
  htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8009bc0:	4b16      	ldr	r3, [pc, #88]	; (8009c1c <MX_TIM10_Init+0x94>)
 8009bc2:	2200      	movs	r2, #0
 8009bc4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 8009bc6:	4815      	ldr	r0, [pc, #84]	; (8009c1c <MX_TIM10_Init+0x94>)
 8009bc8:	f003 fa1c 	bl	800d004 <HAL_TIM_Base_Init>
 8009bcc:	4603      	mov	r3, r0
 8009bce:	2b00      	cmp	r3, #0
 8009bd0:	d001      	beq.n	8009bd6 <MX_TIM10_Init+0x4e>
  {
    Error_Handler();
 8009bd2:	f7ff fbe5 	bl	80093a0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim10) != HAL_OK)
 8009bd6:	4811      	ldr	r0, [pc, #68]	; (8009c1c <MX_TIM10_Init+0x94>)
 8009bd8:	f003 fad4 	bl	800d184 <HAL_TIM_PWM_Init>
 8009bdc:	4603      	mov	r3, r0
 8009bde:	2b00      	cmp	r3, #0
 8009be0:	d001      	beq.n	8009be6 <MX_TIM10_Init+0x5e>
  {
    Error_Handler();
 8009be2:	f7ff fbdd 	bl	80093a0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8009be6:	2360      	movs	r3, #96	; 0x60
 8009be8:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8009bea:	2300      	movs	r3, #0
 8009bec:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8009bee:	2300      	movs	r3, #0
 8009bf0:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8009bf2:	2300      	movs	r3, #0
 8009bf4:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim10, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8009bf6:	1d3b      	adds	r3, r7, #4
 8009bf8:	2200      	movs	r2, #0
 8009bfa:	4619      	mov	r1, r3
 8009bfc:	4807      	ldr	r0, [pc, #28]	; (8009c1c <MX_TIM10_Init+0x94>)
 8009bfe:	f003 fce1 	bl	800d5c4 <HAL_TIM_PWM_ConfigChannel>
 8009c02:	4603      	mov	r3, r0
 8009c04:	2b00      	cmp	r3, #0
 8009c06:	d001      	beq.n	8009c0c <MX_TIM10_Init+0x84>
  {
    Error_Handler();
 8009c08:	f7ff fbca 	bl	80093a0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM10_Init 2 */

  /* USER CODE END TIM10_Init 2 */
  HAL_TIM_MspPostInit(&htim10);
 8009c0c:	4803      	ldr	r0, [pc, #12]	; (8009c1c <MX_TIM10_Init+0x94>)
 8009c0e:	f000 f8bf 	bl	8009d90 <HAL_TIM_MspPostInit>

}
 8009c12:	bf00      	nop
 8009c14:	3720      	adds	r7, #32
 8009c16:	46bd      	mov	sp, r7
 8009c18:	bd80      	pop	{r7, pc}
 8009c1a:	bf00      	nop
 8009c1c:	2000da24 	.word	0x2000da24
 8009c20:	40014400 	.word	0x40014400

08009c24 <MX_TIM13_Init>:
/* TIM13 init function */
void MX_TIM13_Init(void)
{
 8009c24:	b580      	push	{r7, lr}
 8009c26:	af00      	add	r7, sp, #0
  /* USER CODE END TIM13_Init 0 */

  /* USER CODE BEGIN TIM13_Init 1 */

  /* USER CODE END TIM13_Init 1 */
  htim13.Instance = TIM13;
 8009c28:	4b0e      	ldr	r3, [pc, #56]	; (8009c64 <MX_TIM13_Init+0x40>)
 8009c2a:	4a0f      	ldr	r2, [pc, #60]	; (8009c68 <MX_TIM13_Init+0x44>)
 8009c2c:	601a      	str	r2, [r3, #0]
  htim13.Init.Prescaler = 839;
 8009c2e:	4b0d      	ldr	r3, [pc, #52]	; (8009c64 <MX_TIM13_Init+0x40>)
 8009c30:	f240 3247 	movw	r2, #839	; 0x347
 8009c34:	605a      	str	r2, [r3, #4]
  htim13.Init.CounterMode = TIM_COUNTERMODE_UP;
 8009c36:	4b0b      	ldr	r3, [pc, #44]	; (8009c64 <MX_TIM13_Init+0x40>)
 8009c38:	2200      	movs	r2, #0
 8009c3a:	609a      	str	r2, [r3, #8]
  htim13.Init.Period = 9999;
 8009c3c:	4b09      	ldr	r3, [pc, #36]	; (8009c64 <MX_TIM13_Init+0x40>)
 8009c3e:	f242 720f 	movw	r2, #9999	; 0x270f
 8009c42:	60da      	str	r2, [r3, #12]
  htim13.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8009c44:	4b07      	ldr	r3, [pc, #28]	; (8009c64 <MX_TIM13_Init+0x40>)
 8009c46:	2200      	movs	r2, #0
 8009c48:	611a      	str	r2, [r3, #16]
  htim13.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8009c4a:	4b06      	ldr	r3, [pc, #24]	; (8009c64 <MX_TIM13_Init+0x40>)
 8009c4c:	2200      	movs	r2, #0
 8009c4e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim13) != HAL_OK)
 8009c50:	4804      	ldr	r0, [pc, #16]	; (8009c64 <MX_TIM13_Init+0x40>)
 8009c52:	f003 f9d7 	bl	800d004 <HAL_TIM_Base_Init>
 8009c56:	4603      	mov	r3, r0
 8009c58:	2b00      	cmp	r3, #0
 8009c5a:	d001      	beq.n	8009c60 <MX_TIM13_Init+0x3c>
  {
    Error_Handler();
 8009c5c:	f7ff fba0 	bl	80093a0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM13_Init 2 */

  /* USER CODE END TIM13_Init 2 */

}
 8009c60:	bf00      	nop
 8009c62:	bd80      	pop	{r7, pc}
 8009c64:	2000dab4 	.word	0x2000dab4
 8009c68:	40001c00 	.word	0x40001c00

08009c6c <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 8009c6c:	b580      	push	{r7, lr}
 8009c6e:	b086      	sub	sp, #24
 8009c70:	af00      	add	r7, sp, #0
 8009c72:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM4)
 8009c74:	687b      	ldr	r3, [r7, #4]
 8009c76:	681b      	ldr	r3, [r3, #0]
 8009c78:	4a22      	ldr	r2, [pc, #136]	; (8009d04 <HAL_TIM_PWM_MspInit+0x98>)
 8009c7a:	4293      	cmp	r3, r2
 8009c7c:	d10e      	bne.n	8009c9c <HAL_TIM_PWM_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* TIM4 clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 8009c7e:	2300      	movs	r3, #0
 8009c80:	617b      	str	r3, [r7, #20]
 8009c82:	4b21      	ldr	r3, [pc, #132]	; (8009d08 <HAL_TIM_PWM_MspInit+0x9c>)
 8009c84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009c86:	4a20      	ldr	r2, [pc, #128]	; (8009d08 <HAL_TIM_PWM_MspInit+0x9c>)
 8009c88:	f043 0304 	orr.w	r3, r3, #4
 8009c8c:	6413      	str	r3, [r2, #64]	; 0x40
 8009c8e:	4b1e      	ldr	r3, [pc, #120]	; (8009d08 <HAL_TIM_PWM_MspInit+0x9c>)
 8009c90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009c92:	f003 0304 	and.w	r3, r3, #4
 8009c96:	617b      	str	r3, [r7, #20]
 8009c98:	697b      	ldr	r3, [r7, #20]
    HAL_NVIC_EnableIRQ(TIM8_UP_TIM13_IRQn);
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }
}
 8009c9a:	e02e      	b.n	8009cfa <HAL_TIM_PWM_MspInit+0x8e>
  else if(tim_pwmHandle->Instance==TIM5)
 8009c9c:	687b      	ldr	r3, [r7, #4]
 8009c9e:	681b      	ldr	r3, [r3, #0]
 8009ca0:	4a1a      	ldr	r2, [pc, #104]	; (8009d0c <HAL_TIM_PWM_MspInit+0xa0>)
 8009ca2:	4293      	cmp	r3, r2
 8009ca4:	d10e      	bne.n	8009cc4 <HAL_TIM_PWM_MspInit+0x58>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8009ca6:	2300      	movs	r3, #0
 8009ca8:	613b      	str	r3, [r7, #16]
 8009caa:	4b17      	ldr	r3, [pc, #92]	; (8009d08 <HAL_TIM_PWM_MspInit+0x9c>)
 8009cac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009cae:	4a16      	ldr	r2, [pc, #88]	; (8009d08 <HAL_TIM_PWM_MspInit+0x9c>)
 8009cb0:	f043 0308 	orr.w	r3, r3, #8
 8009cb4:	6413      	str	r3, [r2, #64]	; 0x40
 8009cb6:	4b14      	ldr	r3, [pc, #80]	; (8009d08 <HAL_TIM_PWM_MspInit+0x9c>)
 8009cb8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009cba:	f003 0308 	and.w	r3, r3, #8
 8009cbe:	613b      	str	r3, [r7, #16]
 8009cc0:	693b      	ldr	r3, [r7, #16]
}
 8009cc2:	e01a      	b.n	8009cfa <HAL_TIM_PWM_MspInit+0x8e>
  else if(tim_pwmHandle->Instance==TIM8)
 8009cc4:	687b      	ldr	r3, [r7, #4]
 8009cc6:	681b      	ldr	r3, [r3, #0]
 8009cc8:	4a11      	ldr	r2, [pc, #68]	; (8009d10 <HAL_TIM_PWM_MspInit+0xa4>)
 8009cca:	4293      	cmp	r3, r2
 8009ccc:	d115      	bne.n	8009cfa <HAL_TIM_PWM_MspInit+0x8e>
    __HAL_RCC_TIM8_CLK_ENABLE();
 8009cce:	2300      	movs	r3, #0
 8009cd0:	60fb      	str	r3, [r7, #12]
 8009cd2:	4b0d      	ldr	r3, [pc, #52]	; (8009d08 <HAL_TIM_PWM_MspInit+0x9c>)
 8009cd4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009cd6:	4a0c      	ldr	r2, [pc, #48]	; (8009d08 <HAL_TIM_PWM_MspInit+0x9c>)
 8009cd8:	f043 0302 	orr.w	r3, r3, #2
 8009cdc:	6453      	str	r3, [r2, #68]	; 0x44
 8009cde:	4b0a      	ldr	r3, [pc, #40]	; (8009d08 <HAL_TIM_PWM_MspInit+0x9c>)
 8009ce0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009ce2:	f003 0302 	and.w	r3, r3, #2
 8009ce6:	60fb      	str	r3, [r7, #12]
 8009ce8:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM8_UP_TIM13_IRQn, 5, 0);
 8009cea:	2200      	movs	r2, #0
 8009cec:	2105      	movs	r1, #5
 8009cee:	202c      	movs	r0, #44	; 0x2c
 8009cf0:	f001 fb09 	bl	800b306 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_UP_TIM13_IRQn);
 8009cf4:	202c      	movs	r0, #44	; 0x2c
 8009cf6:	f001 fb22 	bl	800b33e <HAL_NVIC_EnableIRQ>
}
 8009cfa:	bf00      	nop
 8009cfc:	3718      	adds	r7, #24
 8009cfe:	46bd      	mov	sp, r7
 8009d00:	bd80      	pop	{r7, pc}
 8009d02:	bf00      	nop
 8009d04:	40000800 	.word	0x40000800
 8009d08:	40023800 	.word	0x40023800
 8009d0c:	40000c00 	.word	0x40000c00
 8009d10:	40010400 	.word	0x40010400

08009d14 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8009d14:	b580      	push	{r7, lr}
 8009d16:	b084      	sub	sp, #16
 8009d18:	af00      	add	r7, sp, #0
 8009d1a:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM10)
 8009d1c:	687b      	ldr	r3, [r7, #4]
 8009d1e:	681b      	ldr	r3, [r3, #0]
 8009d20:	4a18      	ldr	r2, [pc, #96]	; (8009d84 <HAL_TIM_Base_MspInit+0x70>)
 8009d22:	4293      	cmp	r3, r2
 8009d24:	d10e      	bne.n	8009d44 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM10_MspInit 0 */

  /* USER CODE END TIM10_MspInit 0 */
    /* TIM10 clock enable */
    __HAL_RCC_TIM10_CLK_ENABLE();
 8009d26:	2300      	movs	r3, #0
 8009d28:	60fb      	str	r3, [r7, #12]
 8009d2a:	4b17      	ldr	r3, [pc, #92]	; (8009d88 <HAL_TIM_Base_MspInit+0x74>)
 8009d2c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009d2e:	4a16      	ldr	r2, [pc, #88]	; (8009d88 <HAL_TIM_Base_MspInit+0x74>)
 8009d30:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8009d34:	6453      	str	r3, [r2, #68]	; 0x44
 8009d36:	4b14      	ldr	r3, [pc, #80]	; (8009d88 <HAL_TIM_Base_MspInit+0x74>)
 8009d38:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009d3a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009d3e:	60fb      	str	r3, [r7, #12]
 8009d40:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_EnableIRQ(TIM8_UP_TIM13_IRQn);
  /* USER CODE BEGIN TIM13_MspInit 1 */

  /* USER CODE END TIM13_MspInit 1 */
  }
}
 8009d42:	e01a      	b.n	8009d7a <HAL_TIM_Base_MspInit+0x66>
  else if(tim_baseHandle->Instance==TIM13)
 8009d44:	687b      	ldr	r3, [r7, #4]
 8009d46:	681b      	ldr	r3, [r3, #0]
 8009d48:	4a10      	ldr	r2, [pc, #64]	; (8009d8c <HAL_TIM_Base_MspInit+0x78>)
 8009d4a:	4293      	cmp	r3, r2
 8009d4c:	d115      	bne.n	8009d7a <HAL_TIM_Base_MspInit+0x66>
    __HAL_RCC_TIM13_CLK_ENABLE();
 8009d4e:	2300      	movs	r3, #0
 8009d50:	60bb      	str	r3, [r7, #8]
 8009d52:	4b0d      	ldr	r3, [pc, #52]	; (8009d88 <HAL_TIM_Base_MspInit+0x74>)
 8009d54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009d56:	4a0c      	ldr	r2, [pc, #48]	; (8009d88 <HAL_TIM_Base_MspInit+0x74>)
 8009d58:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009d5c:	6413      	str	r3, [r2, #64]	; 0x40
 8009d5e:	4b0a      	ldr	r3, [pc, #40]	; (8009d88 <HAL_TIM_Base_MspInit+0x74>)
 8009d60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009d62:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009d66:	60bb      	str	r3, [r7, #8]
 8009d68:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM8_UP_TIM13_IRQn, 5, 0);
 8009d6a:	2200      	movs	r2, #0
 8009d6c:	2105      	movs	r1, #5
 8009d6e:	202c      	movs	r0, #44	; 0x2c
 8009d70:	f001 fac9 	bl	800b306 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_UP_TIM13_IRQn);
 8009d74:	202c      	movs	r0, #44	; 0x2c
 8009d76:	f001 fae2 	bl	800b33e <HAL_NVIC_EnableIRQ>
}
 8009d7a:	bf00      	nop
 8009d7c:	3710      	adds	r7, #16
 8009d7e:	46bd      	mov	sp, r7
 8009d80:	bd80      	pop	{r7, pc}
 8009d82:	bf00      	nop
 8009d84:	40014400 	.word	0x40014400
 8009d88:	40023800 	.word	0x40023800
 8009d8c:	40001c00 	.word	0x40001c00

08009d90 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8009d90:	b580      	push	{r7, lr}
 8009d92:	b08c      	sub	sp, #48	; 0x30
 8009d94:	af00      	add	r7, sp, #0
 8009d96:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8009d98:	f107 031c 	add.w	r3, r7, #28
 8009d9c:	2200      	movs	r2, #0
 8009d9e:	601a      	str	r2, [r3, #0]
 8009da0:	605a      	str	r2, [r3, #4]
 8009da2:	609a      	str	r2, [r3, #8]
 8009da4:	60da      	str	r2, [r3, #12]
 8009da6:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM4)
 8009da8:	687b      	ldr	r3, [r7, #4]
 8009daa:	681b      	ldr	r3, [r3, #0]
 8009dac:	4a48      	ldr	r2, [pc, #288]	; (8009ed0 <HAL_TIM_MspPostInit+0x140>)
 8009dae:	4293      	cmp	r3, r2
 8009db0:	d11f      	bne.n	8009df2 <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM4_MspPostInit 0 */

  /* USER CODE END TIM4_MspPostInit 0 */
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8009db2:	2300      	movs	r3, #0
 8009db4:	61bb      	str	r3, [r7, #24]
 8009db6:	4b47      	ldr	r3, [pc, #284]	; (8009ed4 <HAL_TIM_MspPostInit+0x144>)
 8009db8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009dba:	4a46      	ldr	r2, [pc, #280]	; (8009ed4 <HAL_TIM_MspPostInit+0x144>)
 8009dbc:	f043 0308 	orr.w	r3, r3, #8
 8009dc0:	6313      	str	r3, [r2, #48]	; 0x30
 8009dc2:	4b44      	ldr	r3, [pc, #272]	; (8009ed4 <HAL_TIM_MspPostInit+0x144>)
 8009dc4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009dc6:	f003 0308 	and.w	r3, r3, #8
 8009dca:	61bb      	str	r3, [r7, #24]
 8009dcc:	69bb      	ldr	r3, [r7, #24]
    /**TIM4 GPIO Configuration
    PD14     ------> TIM4_CH3
    */
    GPIO_InitStruct.Pin = Buzzer_Pin_Pin;
 8009dce:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8009dd2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8009dd4:	2302      	movs	r3, #2
 8009dd6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009dd8:	2300      	movs	r3, #0
 8009dda:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8009ddc:	2300      	movs	r3, #0
 8009dde:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8009de0:	2302      	movs	r3, #2
 8009de2:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(Buzzer_Pin_GPIO_Port, &GPIO_InitStruct);
 8009de4:	f107 031c 	add.w	r3, r7, #28
 8009de8:	4619      	mov	r1, r3
 8009dea:	483b      	ldr	r0, [pc, #236]	; (8009ed8 <HAL_TIM_MspPostInit+0x148>)
 8009dec:	f001 fea2 	bl	800bb34 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM10_MspPostInit 1 */

  /* USER CODE END TIM10_MspPostInit 1 */
  }

}
 8009df0:	e06a      	b.n	8009ec8 <HAL_TIM_MspPostInit+0x138>
  else if(timHandle->Instance==TIM5)
 8009df2:	687b      	ldr	r3, [r7, #4]
 8009df4:	681b      	ldr	r3, [r3, #0]
 8009df6:	4a39      	ldr	r2, [pc, #228]	; (8009edc <HAL_TIM_MspPostInit+0x14c>)
 8009df8:	4293      	cmp	r3, r2
 8009dfa:	d11e      	bne.n	8009e3a <HAL_TIM_MspPostInit+0xaa>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8009dfc:	2300      	movs	r3, #0
 8009dfe:	617b      	str	r3, [r7, #20]
 8009e00:	4b34      	ldr	r3, [pc, #208]	; (8009ed4 <HAL_TIM_MspPostInit+0x144>)
 8009e02:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009e04:	4a33      	ldr	r2, [pc, #204]	; (8009ed4 <HAL_TIM_MspPostInit+0x144>)
 8009e06:	f043 0301 	orr.w	r3, r3, #1
 8009e0a:	6313      	str	r3, [r2, #48]	; 0x30
 8009e0c:	4b31      	ldr	r3, [pc, #196]	; (8009ed4 <HAL_TIM_MspPostInit+0x144>)
 8009e0e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009e10:	f003 0301 	and.w	r3, r3, #1
 8009e14:	617b      	str	r3, [r7, #20]
 8009e16:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_0|GPIO_PIN_2;
 8009e18:	2307      	movs	r3, #7
 8009e1a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8009e1c:	2302      	movs	r3, #2
 8009e1e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009e20:	2300      	movs	r3, #0
 8009e22:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8009e24:	2300      	movs	r3, #0
 8009e26:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 8009e28:	2302      	movs	r3, #2
 8009e2a:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8009e2c:	f107 031c 	add.w	r3, r7, #28
 8009e30:	4619      	mov	r1, r3
 8009e32:	482b      	ldr	r0, [pc, #172]	; (8009ee0 <HAL_TIM_MspPostInit+0x150>)
 8009e34:	f001 fe7e 	bl	800bb34 <HAL_GPIO_Init>
}
 8009e38:	e046      	b.n	8009ec8 <HAL_TIM_MspPostInit+0x138>
  else if(timHandle->Instance==TIM8)
 8009e3a:	687b      	ldr	r3, [r7, #4]
 8009e3c:	681b      	ldr	r3, [r3, #0]
 8009e3e:	4a29      	ldr	r2, [pc, #164]	; (8009ee4 <HAL_TIM_MspPostInit+0x154>)
 8009e40:	4293      	cmp	r3, r2
 8009e42:	d11e      	bne.n	8009e82 <HAL_TIM_MspPostInit+0xf2>
    __HAL_RCC_GPIOI_CLK_ENABLE();
 8009e44:	2300      	movs	r3, #0
 8009e46:	613b      	str	r3, [r7, #16]
 8009e48:	4b22      	ldr	r3, [pc, #136]	; (8009ed4 <HAL_TIM_MspPostInit+0x144>)
 8009e4a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009e4c:	4a21      	ldr	r2, [pc, #132]	; (8009ed4 <HAL_TIM_MspPostInit+0x144>)
 8009e4e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8009e52:	6313      	str	r3, [r2, #48]	; 0x30
 8009e54:	4b1f      	ldr	r3, [pc, #124]	; (8009ed4 <HAL_TIM_MspPostInit+0x144>)
 8009e56:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009e58:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009e5c:	613b      	str	r3, [r7, #16]
 8009e5e:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = Servo_Motor_Pin_Pin;
 8009e60:	2340      	movs	r3, #64	; 0x40
 8009e62:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8009e64:	2302      	movs	r3, #2
 8009e66:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009e68:	2300      	movs	r3, #0
 8009e6a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8009e6c:	2300      	movs	r3, #0
 8009e6e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 8009e70:	2303      	movs	r3, #3
 8009e72:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(Servo_Motor_Pin_GPIO_Port, &GPIO_InitStruct);
 8009e74:	f107 031c 	add.w	r3, r7, #28
 8009e78:	4619      	mov	r1, r3
 8009e7a:	481b      	ldr	r0, [pc, #108]	; (8009ee8 <HAL_TIM_MspPostInit+0x158>)
 8009e7c:	f001 fe5a 	bl	800bb34 <HAL_GPIO_Init>
}
 8009e80:	e022      	b.n	8009ec8 <HAL_TIM_MspPostInit+0x138>
  else if(timHandle->Instance==TIM10)
 8009e82:	687b      	ldr	r3, [r7, #4]
 8009e84:	681b      	ldr	r3, [r3, #0]
 8009e86:	4a19      	ldr	r2, [pc, #100]	; (8009eec <HAL_TIM_MspPostInit+0x15c>)
 8009e88:	4293      	cmp	r3, r2
 8009e8a:	d11d      	bne.n	8009ec8 <HAL_TIM_MspPostInit+0x138>
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8009e8c:	2300      	movs	r3, #0
 8009e8e:	60fb      	str	r3, [r7, #12]
 8009e90:	4b10      	ldr	r3, [pc, #64]	; (8009ed4 <HAL_TIM_MspPostInit+0x144>)
 8009e92:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009e94:	4a0f      	ldr	r2, [pc, #60]	; (8009ed4 <HAL_TIM_MspPostInit+0x144>)
 8009e96:	f043 0320 	orr.w	r3, r3, #32
 8009e9a:	6313      	str	r3, [r2, #48]	; 0x30
 8009e9c:	4b0d      	ldr	r3, [pc, #52]	; (8009ed4 <HAL_TIM_MspPostInit+0x144>)
 8009e9e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009ea0:	f003 0320 	and.w	r3, r3, #32
 8009ea4:	60fb      	str	r3, [r7, #12]
 8009ea6:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = IMU_Heat_Pin_Pin;
 8009ea8:	2340      	movs	r3, #64	; 0x40
 8009eaa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8009eac:	2302      	movs	r3, #2
 8009eae:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009eb0:	2300      	movs	r3, #0
 8009eb2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8009eb4:	2300      	movs	r3, #0
 8009eb6:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM10;
 8009eb8:	2303      	movs	r3, #3
 8009eba:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(IMU_Heat_Pin_GPIO_Port, &GPIO_InitStruct);
 8009ebc:	f107 031c 	add.w	r3, r7, #28
 8009ec0:	4619      	mov	r1, r3
 8009ec2:	480b      	ldr	r0, [pc, #44]	; (8009ef0 <HAL_TIM_MspPostInit+0x160>)
 8009ec4:	f001 fe36 	bl	800bb34 <HAL_GPIO_Init>
}
 8009ec8:	bf00      	nop
 8009eca:	3730      	adds	r7, #48	; 0x30
 8009ecc:	46bd      	mov	sp, r7
 8009ece:	bd80      	pop	{r7, pc}
 8009ed0:	40000800 	.word	0x40000800
 8009ed4:	40023800 	.word	0x40023800
 8009ed8:	40020c00 	.word	0x40020c00
 8009edc:	40000c00 	.word	0x40000c00
 8009ee0:	40020000 	.word	0x40020000
 8009ee4:	40010400 	.word	0x40010400
 8009ee8:	40022000 	.word	0x40022000
 8009eec:	40014400 	.word	0x40014400
 8009ef0:	40021400 	.word	0x40021400

08009ef4 <MX_USART1_UART_Init>:
DMA_HandleTypeDef hdma_usart3_rx;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8009ef4:	b580      	push	{r7, lr}
 8009ef6:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8009ef8:	4b11      	ldr	r3, [pc, #68]	; (8009f40 <MX_USART1_UART_Init+0x4c>)
 8009efa:	4a12      	ldr	r2, [pc, #72]	; (8009f44 <MX_USART1_UART_Init+0x50>)
 8009efc:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8009efe:	4b10      	ldr	r3, [pc, #64]	; (8009f40 <MX_USART1_UART_Init+0x4c>)
 8009f00:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8009f04:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8009f06:	4b0e      	ldr	r3, [pc, #56]	; (8009f40 <MX_USART1_UART_Init+0x4c>)
 8009f08:	2200      	movs	r2, #0
 8009f0a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8009f0c:	4b0c      	ldr	r3, [pc, #48]	; (8009f40 <MX_USART1_UART_Init+0x4c>)
 8009f0e:	2200      	movs	r2, #0
 8009f10:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8009f12:	4b0b      	ldr	r3, [pc, #44]	; (8009f40 <MX_USART1_UART_Init+0x4c>)
 8009f14:	2200      	movs	r2, #0
 8009f16:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8009f18:	4b09      	ldr	r3, [pc, #36]	; (8009f40 <MX_USART1_UART_Init+0x4c>)
 8009f1a:	220c      	movs	r2, #12
 8009f1c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8009f1e:	4b08      	ldr	r3, [pc, #32]	; (8009f40 <MX_USART1_UART_Init+0x4c>)
 8009f20:	2200      	movs	r2, #0
 8009f22:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8009f24:	4b06      	ldr	r3, [pc, #24]	; (8009f40 <MX_USART1_UART_Init+0x4c>)
 8009f26:	2200      	movs	r2, #0
 8009f28:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8009f2a:	4805      	ldr	r0, [pc, #20]	; (8009f40 <MX_USART1_UART_Init+0x4c>)
 8009f2c:	f003 ff8c 	bl	800de48 <HAL_UART_Init>
 8009f30:	4603      	mov	r3, r0
 8009f32:	2b00      	cmp	r3, #0
 8009f34:	d001      	beq.n	8009f3a <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8009f36:	f7ff fa33 	bl	80093a0 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8009f3a:	bf00      	nop
 8009f3c:	bd80      	pop	{r7, pc}
 8009f3e:	bf00      	nop
 8009f40:	2000dcc0 	.word	0x2000dcc0
 8009f44:	40011000 	.word	0x40011000

08009f48 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8009f48:	b580      	push	{r7, lr}
 8009f4a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8009f4c:	4b14      	ldr	r3, [pc, #80]	; (8009fa0 <MX_USART2_UART_Init+0x58>)
 8009f4e:	4a15      	ldr	r2, [pc, #84]	; (8009fa4 <MX_USART2_UART_Init+0x5c>)
 8009f50:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8009f52:	4b13      	ldr	r3, [pc, #76]	; (8009fa0 <MX_USART2_UART_Init+0x58>)
 8009f54:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8009f58:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8009f5a:	4b11      	ldr	r3, [pc, #68]	; (8009fa0 <MX_USART2_UART_Init+0x58>)
 8009f5c:	2200      	movs	r2, #0
 8009f5e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8009f60:	4b0f      	ldr	r3, [pc, #60]	; (8009fa0 <MX_USART2_UART_Init+0x58>)
 8009f62:	2200      	movs	r2, #0
 8009f64:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8009f66:	4b0e      	ldr	r3, [pc, #56]	; (8009fa0 <MX_USART2_UART_Init+0x58>)
 8009f68:	2200      	movs	r2, #0
 8009f6a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8009f6c:	4b0c      	ldr	r3, [pc, #48]	; (8009fa0 <MX_USART2_UART_Init+0x58>)
 8009f6e:	220c      	movs	r2, #12
 8009f70:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8009f72:	4b0b      	ldr	r3, [pc, #44]	; (8009fa0 <MX_USART2_UART_Init+0x58>)
 8009f74:	2200      	movs	r2, #0
 8009f76:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8009f78:	4b09      	ldr	r3, [pc, #36]	; (8009fa0 <MX_USART2_UART_Init+0x58>)
 8009f7a:	2200      	movs	r2, #0
 8009f7c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8009f7e:	4808      	ldr	r0, [pc, #32]	; (8009fa0 <MX_USART2_UART_Init+0x58>)
 8009f80:	f003 ff62 	bl	800de48 <HAL_UART_Init>
 8009f84:	4603      	mov	r3, r0
 8009f86:	2b00      	cmp	r3, #0
 8009f88:	d002      	beq.n	8009f90 <MX_USART2_UART_Init+0x48>
  {
    Error_Handler();
 8009f8a:	f7ff fa09 	bl	80093a0 <Error_Handler>
  else{
 	  HAL_UART_Receive_DMA(&huart2, ref_rx_frame, sizeof(ref_rx_frame));
   }
  /* USER CODE END USART2_Init 2 */

}
 8009f8e:	e005      	b.n	8009f9c <MX_USART2_UART_Init+0x54>
 	  HAL_UART_Receive_DMA(&huart2, ref_rx_frame, sizeof(ref_rx_frame));
 8009f90:	f44f 7280 	mov.w	r2, #256	; 0x100
 8009f94:	4904      	ldr	r1, [pc, #16]	; (8009fa8 <MX_USART2_UART_Init+0x60>)
 8009f96:	4802      	ldr	r0, [pc, #8]	; (8009fa0 <MX_USART2_UART_Init+0x58>)
 8009f98:	f003 ffa3 	bl	800dee2 <HAL_UART_Receive_DMA>
}
 8009f9c:	bf00      	nop
 8009f9e:	bd80      	pop	{r7, pc}
 8009fa0:	2000dd04 	.word	0x2000dd04
 8009fa4:	40004400 	.word	0x40004400
 8009fa8:	200007ec 	.word	0x200007ec

08009fac <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8009fac:	b580      	push	{r7, lr}
 8009fae:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8009fb0:	4b11      	ldr	r3, [pc, #68]	; (8009ff8 <MX_USART3_UART_Init+0x4c>)
 8009fb2:	4a12      	ldr	r2, [pc, #72]	; (8009ffc <MX_USART3_UART_Init+0x50>)
 8009fb4:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 100000;
 8009fb6:	4b10      	ldr	r3, [pc, #64]	; (8009ff8 <MX_USART3_UART_Init+0x4c>)
 8009fb8:	4a11      	ldr	r2, [pc, #68]	; (800a000 <MX_USART3_UART_Init+0x54>)
 8009fba:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8009fbc:	4b0e      	ldr	r3, [pc, #56]	; (8009ff8 <MX_USART3_UART_Init+0x4c>)
 8009fbe:	2200      	movs	r2, #0
 8009fc0:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8009fc2:	4b0d      	ldr	r3, [pc, #52]	; (8009ff8 <MX_USART3_UART_Init+0x4c>)
 8009fc4:	2200      	movs	r2, #0
 8009fc6:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_EVEN;
 8009fc8:	4b0b      	ldr	r3, [pc, #44]	; (8009ff8 <MX_USART3_UART_Init+0x4c>)
 8009fca:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8009fce:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8009fd0:	4b09      	ldr	r3, [pc, #36]	; (8009ff8 <MX_USART3_UART_Init+0x4c>)
 8009fd2:	220c      	movs	r2, #12
 8009fd4:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8009fd6:	4b08      	ldr	r3, [pc, #32]	; (8009ff8 <MX_USART3_UART_Init+0x4c>)
 8009fd8:	2200      	movs	r2, #0
 8009fda:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8009fdc:	4b06      	ldr	r3, [pc, #24]	; (8009ff8 <MX_USART3_UART_Init+0x4c>)
 8009fde:	2200      	movs	r2, #0
 8009fe0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8009fe2:	4805      	ldr	r0, [pc, #20]	; (8009ff8 <MX_USART3_UART_Init+0x4c>)
 8009fe4:	f003 ff30 	bl	800de48 <HAL_UART_Init>
 8009fe8:	4603      	mov	r3, r0
 8009fea:	2b00      	cmp	r3, #0
 8009fec:	d001      	beq.n	8009ff2 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8009fee:	f7ff f9d7 	bl	80093a0 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */
//  HAL_UART_Receive_IT(&huart3, rc_rx_buffer, DBUS_BUFFER_LEN);
  /* USER CODE END USART3_Init 2 */

}
 8009ff2:	bf00      	nop
 8009ff4:	bd80      	pop	{r7, pc}
 8009ff6:	bf00      	nop
 8009ff8:	2000dbbc 	.word	0x2000dbbc
 8009ffc:	40004800 	.word	0x40004800
 800a000:	000186a0 	.word	0x000186a0

0800a004 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 800a004:	b580      	push	{r7, lr}
 800a006:	b08e      	sub	sp, #56	; 0x38
 800a008:	af00      	add	r7, sp, #0
 800a00a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800a00c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800a010:	2200      	movs	r2, #0
 800a012:	601a      	str	r2, [r3, #0]
 800a014:	605a      	str	r2, [r3, #4]
 800a016:	609a      	str	r2, [r3, #8]
 800a018:	60da      	str	r2, [r3, #12]
 800a01a:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 800a01c:	687b      	ldr	r3, [r7, #4]
 800a01e:	681b      	ldr	r3, [r3, #0]
 800a020:	4a88      	ldr	r2, [pc, #544]	; (800a244 <HAL_UART_MspInit+0x240>)
 800a022:	4293      	cmp	r3, r2
 800a024:	f040 80ac 	bne.w	800a180 <HAL_UART_MspInit+0x17c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800a028:	2300      	movs	r3, #0
 800a02a:	623b      	str	r3, [r7, #32]
 800a02c:	4b86      	ldr	r3, [pc, #536]	; (800a248 <HAL_UART_MspInit+0x244>)
 800a02e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a030:	4a85      	ldr	r2, [pc, #532]	; (800a248 <HAL_UART_MspInit+0x244>)
 800a032:	f043 0310 	orr.w	r3, r3, #16
 800a036:	6453      	str	r3, [r2, #68]	; 0x44
 800a038:	4b83      	ldr	r3, [pc, #524]	; (800a248 <HAL_UART_MspInit+0x244>)
 800a03a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a03c:	f003 0310 	and.w	r3, r3, #16
 800a040:	623b      	str	r3, [r7, #32]
 800a042:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800a044:	2300      	movs	r3, #0
 800a046:	61fb      	str	r3, [r7, #28]
 800a048:	4b7f      	ldr	r3, [pc, #508]	; (800a248 <HAL_UART_MspInit+0x244>)
 800a04a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a04c:	4a7e      	ldr	r2, [pc, #504]	; (800a248 <HAL_UART_MspInit+0x244>)
 800a04e:	f043 0302 	orr.w	r3, r3, #2
 800a052:	6313      	str	r3, [r2, #48]	; 0x30
 800a054:	4b7c      	ldr	r3, [pc, #496]	; (800a248 <HAL_UART_MspInit+0x244>)
 800a056:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a058:	f003 0302 	and.w	r3, r3, #2
 800a05c:	61fb      	str	r3, [r7, #28]
 800a05e:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800a060:	2300      	movs	r3, #0
 800a062:	61bb      	str	r3, [r7, #24]
 800a064:	4b78      	ldr	r3, [pc, #480]	; (800a248 <HAL_UART_MspInit+0x244>)
 800a066:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a068:	4a77      	ldr	r2, [pc, #476]	; (800a248 <HAL_UART_MspInit+0x244>)
 800a06a:	f043 0301 	orr.w	r3, r3, #1
 800a06e:	6313      	str	r3, [r2, #48]	; 0x30
 800a070:	4b75      	ldr	r3, [pc, #468]	; (800a248 <HAL_UART_MspInit+0x244>)
 800a072:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a074:	f003 0301 	and.w	r3, r3, #1
 800a078:	61bb      	str	r3, [r7, #24]
 800a07a:	69bb      	ldr	r3, [r7, #24]
    /**USART1 GPIO Configuration
    PB7     ------> USART1_RX
    PA9     ------> USART1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 800a07c:	2380      	movs	r3, #128	; 0x80
 800a07e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a080:	2302      	movs	r3, #2
 800a082:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a084:	2300      	movs	r3, #0
 800a086:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800a088:	2303      	movs	r3, #3
 800a08a:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800a08c:	2307      	movs	r3, #7
 800a08e:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800a090:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800a094:	4619      	mov	r1, r3
 800a096:	486d      	ldr	r0, [pc, #436]	; (800a24c <HAL_UART_MspInit+0x248>)
 800a098:	f001 fd4c 	bl	800bb34 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9;
 800a09c:	f44f 7300 	mov.w	r3, #512	; 0x200
 800a0a0:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a0a2:	2302      	movs	r3, #2
 800a0a4:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a0a6:	2300      	movs	r3, #0
 800a0a8:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800a0aa:	2303      	movs	r3, #3
 800a0ac:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800a0ae:	2307      	movs	r3, #7
 800a0b0:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800a0b2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800a0b6:	4619      	mov	r1, r3
 800a0b8:	4865      	ldr	r0, [pc, #404]	; (800a250 <HAL_UART_MspInit+0x24c>)
 800a0ba:	f001 fd3b 	bl	800bb34 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA2_Stream5;
 800a0be:	4b65      	ldr	r3, [pc, #404]	; (800a254 <HAL_UART_MspInit+0x250>)
 800a0c0:	4a65      	ldr	r2, [pc, #404]	; (800a258 <HAL_UART_MspInit+0x254>)
 800a0c2:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Channel = DMA_CHANNEL_4;
 800a0c4:	4b63      	ldr	r3, [pc, #396]	; (800a254 <HAL_UART_MspInit+0x250>)
 800a0c6:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800a0ca:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800a0cc:	4b61      	ldr	r3, [pc, #388]	; (800a254 <HAL_UART_MspInit+0x250>)
 800a0ce:	2200      	movs	r2, #0
 800a0d0:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800a0d2:	4b60      	ldr	r3, [pc, #384]	; (800a254 <HAL_UART_MspInit+0x250>)
 800a0d4:	2200      	movs	r2, #0
 800a0d6:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 800a0d8:	4b5e      	ldr	r3, [pc, #376]	; (800a254 <HAL_UART_MspInit+0x250>)
 800a0da:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800a0de:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800a0e0:	4b5c      	ldr	r3, [pc, #368]	; (800a254 <HAL_UART_MspInit+0x250>)
 800a0e2:	2200      	movs	r2, #0
 800a0e4:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800a0e6:	4b5b      	ldr	r3, [pc, #364]	; (800a254 <HAL_UART_MspInit+0x250>)
 800a0e8:	2200      	movs	r2, #0
 800a0ea:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_CIRCULAR;
 800a0ec:	4b59      	ldr	r3, [pc, #356]	; (800a254 <HAL_UART_MspInit+0x250>)
 800a0ee:	f44f 7280 	mov.w	r2, #256	; 0x100
 800a0f2:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_HIGH;
 800a0f4:	4b57      	ldr	r3, [pc, #348]	; (800a254 <HAL_UART_MspInit+0x250>)
 800a0f6:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800a0fa:	621a      	str	r2, [r3, #32]
    hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800a0fc:	4b55      	ldr	r3, [pc, #340]	; (800a254 <HAL_UART_MspInit+0x250>)
 800a0fe:	2200      	movs	r2, #0
 800a100:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 800a102:	4854      	ldr	r0, [pc, #336]	; (800a254 <HAL_UART_MspInit+0x250>)
 800a104:	f001 f936 	bl	800b374 <HAL_DMA_Init>
 800a108:	4603      	mov	r3, r0
 800a10a:	2b00      	cmp	r3, #0
 800a10c:	d001      	beq.n	800a112 <HAL_UART_MspInit+0x10e>
    {
      Error_Handler();
 800a10e:	f7ff f947 	bl	80093a0 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart1_rx);
 800a112:	687b      	ldr	r3, [r7, #4]
 800a114:	4a4f      	ldr	r2, [pc, #316]	; (800a254 <HAL_UART_MspInit+0x250>)
 800a116:	639a      	str	r2, [r3, #56]	; 0x38
 800a118:	4a4e      	ldr	r2, [pc, #312]	; (800a254 <HAL_UART_MspInit+0x250>)
 800a11a:	687b      	ldr	r3, [r7, #4]
 800a11c:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA2_Stream7;
 800a11e:	4b4f      	ldr	r3, [pc, #316]	; (800a25c <HAL_UART_MspInit+0x258>)
 800a120:	4a4f      	ldr	r2, [pc, #316]	; (800a260 <HAL_UART_MspInit+0x25c>)
 800a122:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Channel = DMA_CHANNEL_4;
 800a124:	4b4d      	ldr	r3, [pc, #308]	; (800a25c <HAL_UART_MspInit+0x258>)
 800a126:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800a12a:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800a12c:	4b4b      	ldr	r3, [pc, #300]	; (800a25c <HAL_UART_MspInit+0x258>)
 800a12e:	2240      	movs	r2, #64	; 0x40
 800a130:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800a132:	4b4a      	ldr	r3, [pc, #296]	; (800a25c <HAL_UART_MspInit+0x258>)
 800a134:	2200      	movs	r2, #0
 800a136:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 800a138:	4b48      	ldr	r3, [pc, #288]	; (800a25c <HAL_UART_MspInit+0x258>)
 800a13a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800a13e:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800a140:	4b46      	ldr	r3, [pc, #280]	; (800a25c <HAL_UART_MspInit+0x258>)
 800a142:	2200      	movs	r2, #0
 800a144:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800a146:	4b45      	ldr	r3, [pc, #276]	; (800a25c <HAL_UART_MspInit+0x258>)
 800a148:	2200      	movs	r2, #0
 800a14a:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Mode = DMA_CIRCULAR;
 800a14c:	4b43      	ldr	r3, [pc, #268]	; (800a25c <HAL_UART_MspInit+0x258>)
 800a14e:	f44f 7280 	mov.w	r2, #256	; 0x100
 800a152:	61da      	str	r2, [r3, #28]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_HIGH;
 800a154:	4b41      	ldr	r3, [pc, #260]	; (800a25c <HAL_UART_MspInit+0x258>)
 800a156:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800a15a:	621a      	str	r2, [r3, #32]
    hdma_usart1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800a15c:	4b3f      	ldr	r3, [pc, #252]	; (800a25c <HAL_UART_MspInit+0x258>)
 800a15e:	2200      	movs	r2, #0
 800a160:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 800a162:	483e      	ldr	r0, [pc, #248]	; (800a25c <HAL_UART_MspInit+0x258>)
 800a164:	f001 f906 	bl	800b374 <HAL_DMA_Init>
 800a168:	4603      	mov	r3, r0
 800a16a:	2b00      	cmp	r3, #0
 800a16c:	d001      	beq.n	800a172 <HAL_UART_MspInit+0x16e>
    {
      Error_Handler();
 800a16e:	f7ff f917 	bl	80093a0 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart1_tx);
 800a172:	687b      	ldr	r3, [r7, #4]
 800a174:	4a39      	ldr	r2, [pc, #228]	; (800a25c <HAL_UART_MspInit+0x258>)
 800a176:	635a      	str	r2, [r3, #52]	; 0x34
 800a178:	4a38      	ldr	r2, [pc, #224]	; (800a25c <HAL_UART_MspInit+0x258>)
 800a17a:	687b      	ldr	r3, [r7, #4]
 800a17c:	6393      	str	r3, [r2, #56]	; 0x38

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 800a17e:	e0db      	b.n	800a338 <HAL_UART_MspInit+0x334>
  else if(uartHandle->Instance==USART2)
 800a180:	687b      	ldr	r3, [r7, #4]
 800a182:	681b      	ldr	r3, [r3, #0]
 800a184:	4a37      	ldr	r2, [pc, #220]	; (800a264 <HAL_UART_MspInit+0x260>)
 800a186:	4293      	cmp	r3, r2
 800a188:	d174      	bne.n	800a274 <HAL_UART_MspInit+0x270>
    __HAL_RCC_USART2_CLK_ENABLE();
 800a18a:	2300      	movs	r3, #0
 800a18c:	617b      	str	r3, [r7, #20]
 800a18e:	4b2e      	ldr	r3, [pc, #184]	; (800a248 <HAL_UART_MspInit+0x244>)
 800a190:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a192:	4a2d      	ldr	r2, [pc, #180]	; (800a248 <HAL_UART_MspInit+0x244>)
 800a194:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800a198:	6413      	str	r3, [r2, #64]	; 0x40
 800a19a:	4b2b      	ldr	r3, [pc, #172]	; (800a248 <HAL_UART_MspInit+0x244>)
 800a19c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a19e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a1a2:	617b      	str	r3, [r7, #20]
 800a1a4:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800a1a6:	2300      	movs	r3, #0
 800a1a8:	613b      	str	r3, [r7, #16]
 800a1aa:	4b27      	ldr	r3, [pc, #156]	; (800a248 <HAL_UART_MspInit+0x244>)
 800a1ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a1ae:	4a26      	ldr	r2, [pc, #152]	; (800a248 <HAL_UART_MspInit+0x244>)
 800a1b0:	f043 0308 	orr.w	r3, r3, #8
 800a1b4:	6313      	str	r3, [r2, #48]	; 0x30
 800a1b6:	4b24      	ldr	r3, [pc, #144]	; (800a248 <HAL_UART_MspInit+0x244>)
 800a1b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a1ba:	f003 0308 	and.w	r3, r3, #8
 800a1be:	613b      	str	r3, [r7, #16]
 800a1c0:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_5;
 800a1c2:	2360      	movs	r3, #96	; 0x60
 800a1c4:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a1c6:	2302      	movs	r3, #2
 800a1c8:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a1ca:	2300      	movs	r3, #0
 800a1cc:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800a1ce:	2303      	movs	r3, #3
 800a1d0:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800a1d2:	2307      	movs	r3, #7
 800a1d4:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800a1d6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800a1da:	4619      	mov	r1, r3
 800a1dc:	4822      	ldr	r0, [pc, #136]	; (800a268 <HAL_UART_MspInit+0x264>)
 800a1de:	f001 fca9 	bl	800bb34 <HAL_GPIO_Init>
    hdma_usart2_rx.Instance = DMA1_Stream5;
 800a1e2:	4b22      	ldr	r3, [pc, #136]	; (800a26c <HAL_UART_MspInit+0x268>)
 800a1e4:	4a22      	ldr	r2, [pc, #136]	; (800a270 <HAL_UART_MspInit+0x26c>)
 800a1e6:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 800a1e8:	4b20      	ldr	r3, [pc, #128]	; (800a26c <HAL_UART_MspInit+0x268>)
 800a1ea:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800a1ee:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800a1f0:	4b1e      	ldr	r3, [pc, #120]	; (800a26c <HAL_UART_MspInit+0x268>)
 800a1f2:	2200      	movs	r2, #0
 800a1f4:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800a1f6:	4b1d      	ldr	r3, [pc, #116]	; (800a26c <HAL_UART_MspInit+0x268>)
 800a1f8:	2200      	movs	r2, #0
 800a1fa:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 800a1fc:	4b1b      	ldr	r3, [pc, #108]	; (800a26c <HAL_UART_MspInit+0x268>)
 800a1fe:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800a202:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800a204:	4b19      	ldr	r3, [pc, #100]	; (800a26c <HAL_UART_MspInit+0x268>)
 800a206:	2200      	movs	r2, #0
 800a208:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800a20a:	4b18      	ldr	r3, [pc, #96]	; (800a26c <HAL_UART_MspInit+0x268>)
 800a20c:	2200      	movs	r2, #0
 800a20e:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 800a210:	4b16      	ldr	r3, [pc, #88]	; (800a26c <HAL_UART_MspInit+0x268>)
 800a212:	2200      	movs	r2, #0
 800a214:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_HIGH;
 800a216:	4b15      	ldr	r3, [pc, #84]	; (800a26c <HAL_UART_MspInit+0x268>)
 800a218:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800a21c:	621a      	str	r2, [r3, #32]
    hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800a21e:	4b13      	ldr	r3, [pc, #76]	; (800a26c <HAL_UART_MspInit+0x268>)
 800a220:	2200      	movs	r2, #0
 800a222:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 800a224:	4811      	ldr	r0, [pc, #68]	; (800a26c <HAL_UART_MspInit+0x268>)
 800a226:	f001 f8a5 	bl	800b374 <HAL_DMA_Init>
 800a22a:	4603      	mov	r3, r0
 800a22c:	2b00      	cmp	r3, #0
 800a22e:	d001      	beq.n	800a234 <HAL_UART_MspInit+0x230>
      Error_Handler();
 800a230:	f7ff f8b6 	bl	80093a0 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart2_rx);
 800a234:	687b      	ldr	r3, [r7, #4]
 800a236:	4a0d      	ldr	r2, [pc, #52]	; (800a26c <HAL_UART_MspInit+0x268>)
 800a238:	639a      	str	r2, [r3, #56]	; 0x38
 800a23a:	4a0c      	ldr	r2, [pc, #48]	; (800a26c <HAL_UART_MspInit+0x268>)
 800a23c:	687b      	ldr	r3, [r7, #4]
 800a23e:	6393      	str	r3, [r2, #56]	; 0x38
}
 800a240:	e07a      	b.n	800a338 <HAL_UART_MspInit+0x334>
 800a242:	bf00      	nop
 800a244:	40011000 	.word	0x40011000
 800a248:	40023800 	.word	0x40023800
 800a24c:	40020400 	.word	0x40020400
 800a250:	40020000 	.word	0x40020000
 800a254:	2000dc60 	.word	0x2000dc60
 800a258:	40026488 	.word	0x40026488
 800a25c:	2000dc00 	.word	0x2000dc00
 800a260:	400264b8 	.word	0x400264b8
 800a264:	40004400 	.word	0x40004400
 800a268:	40020c00 	.word	0x40020c00
 800a26c:	2000dafc 	.word	0x2000dafc
 800a270:	40026088 	.word	0x40026088
  else if(uartHandle->Instance==USART3)
 800a274:	687b      	ldr	r3, [r7, #4]
 800a276:	681b      	ldr	r3, [r3, #0]
 800a278:	4a31      	ldr	r2, [pc, #196]	; (800a340 <HAL_UART_MspInit+0x33c>)
 800a27a:	4293      	cmp	r3, r2
 800a27c:	d15c      	bne.n	800a338 <HAL_UART_MspInit+0x334>
    __HAL_RCC_USART3_CLK_ENABLE();
 800a27e:	2300      	movs	r3, #0
 800a280:	60fb      	str	r3, [r7, #12]
 800a282:	4b30      	ldr	r3, [pc, #192]	; (800a344 <HAL_UART_MspInit+0x340>)
 800a284:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a286:	4a2f      	ldr	r2, [pc, #188]	; (800a344 <HAL_UART_MspInit+0x340>)
 800a288:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800a28c:	6413      	str	r3, [r2, #64]	; 0x40
 800a28e:	4b2d      	ldr	r3, [pc, #180]	; (800a344 <HAL_UART_MspInit+0x340>)
 800a290:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a292:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800a296:	60fb      	str	r3, [r7, #12]
 800a298:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800a29a:	2300      	movs	r3, #0
 800a29c:	60bb      	str	r3, [r7, #8]
 800a29e:	4b29      	ldr	r3, [pc, #164]	; (800a344 <HAL_UART_MspInit+0x340>)
 800a2a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a2a2:	4a28      	ldr	r2, [pc, #160]	; (800a344 <HAL_UART_MspInit+0x340>)
 800a2a4:	f043 0304 	orr.w	r3, r3, #4
 800a2a8:	6313      	str	r3, [r2, #48]	; 0x30
 800a2aa:	4b26      	ldr	r3, [pc, #152]	; (800a344 <HAL_UART_MspInit+0x340>)
 800a2ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a2ae:	f003 0304 	and.w	r3, r3, #4
 800a2b2:	60bb      	str	r3, [r7, #8]
 800a2b4:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_10;
 800a2b6:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 800a2ba:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a2bc:	2302      	movs	r3, #2
 800a2be:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a2c0:	2300      	movs	r3, #0
 800a2c2:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800a2c4:	2303      	movs	r3, #3
 800a2c6:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 800a2c8:	2307      	movs	r3, #7
 800a2ca:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800a2cc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800a2d0:	4619      	mov	r1, r3
 800a2d2:	481d      	ldr	r0, [pc, #116]	; (800a348 <HAL_UART_MspInit+0x344>)
 800a2d4:	f001 fc2e 	bl	800bb34 <HAL_GPIO_Init>
    hdma_usart3_rx.Instance = DMA1_Stream1;
 800a2d8:	4b1c      	ldr	r3, [pc, #112]	; (800a34c <HAL_UART_MspInit+0x348>)
 800a2da:	4a1d      	ldr	r2, [pc, #116]	; (800a350 <HAL_UART_MspInit+0x34c>)
 800a2dc:	601a      	str	r2, [r3, #0]
    hdma_usart3_rx.Init.Channel = DMA_CHANNEL_4;
 800a2de:	4b1b      	ldr	r3, [pc, #108]	; (800a34c <HAL_UART_MspInit+0x348>)
 800a2e0:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800a2e4:	605a      	str	r2, [r3, #4]
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800a2e6:	4b19      	ldr	r3, [pc, #100]	; (800a34c <HAL_UART_MspInit+0x348>)
 800a2e8:	2200      	movs	r2, #0
 800a2ea:	609a      	str	r2, [r3, #8]
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800a2ec:	4b17      	ldr	r3, [pc, #92]	; (800a34c <HAL_UART_MspInit+0x348>)
 800a2ee:	2200      	movs	r2, #0
 800a2f0:	60da      	str	r2, [r3, #12]
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 800a2f2:	4b16      	ldr	r3, [pc, #88]	; (800a34c <HAL_UART_MspInit+0x348>)
 800a2f4:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800a2f8:	611a      	str	r2, [r3, #16]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800a2fa:	4b14      	ldr	r3, [pc, #80]	; (800a34c <HAL_UART_MspInit+0x348>)
 800a2fc:	2200      	movs	r2, #0
 800a2fe:	615a      	str	r2, [r3, #20]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800a300:	4b12      	ldr	r3, [pc, #72]	; (800a34c <HAL_UART_MspInit+0x348>)
 800a302:	2200      	movs	r2, #0
 800a304:	619a      	str	r2, [r3, #24]
    hdma_usart3_rx.Init.Mode = DMA_CIRCULAR;
 800a306:	4b11      	ldr	r3, [pc, #68]	; (800a34c <HAL_UART_MspInit+0x348>)
 800a308:	f44f 7280 	mov.w	r2, #256	; 0x100
 800a30c:	61da      	str	r2, [r3, #28]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 800a30e:	4b0f      	ldr	r3, [pc, #60]	; (800a34c <HAL_UART_MspInit+0x348>)
 800a310:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 800a314:	621a      	str	r2, [r3, #32]
    hdma_usart3_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800a316:	4b0d      	ldr	r3, [pc, #52]	; (800a34c <HAL_UART_MspInit+0x348>)
 800a318:	2200      	movs	r2, #0
 800a31a:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 800a31c:	480b      	ldr	r0, [pc, #44]	; (800a34c <HAL_UART_MspInit+0x348>)
 800a31e:	f001 f829 	bl	800b374 <HAL_DMA_Init>
 800a322:	4603      	mov	r3, r0
 800a324:	2b00      	cmp	r3, #0
 800a326:	d001      	beq.n	800a32c <HAL_UART_MspInit+0x328>
      Error_Handler();
 800a328:	f7ff f83a 	bl	80093a0 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart3_rx);
 800a32c:	687b      	ldr	r3, [r7, #4]
 800a32e:	4a07      	ldr	r2, [pc, #28]	; (800a34c <HAL_UART_MspInit+0x348>)
 800a330:	639a      	str	r2, [r3, #56]	; 0x38
 800a332:	4a06      	ldr	r2, [pc, #24]	; (800a34c <HAL_UART_MspInit+0x348>)
 800a334:	687b      	ldr	r3, [r7, #4]
 800a336:	6393      	str	r3, [r2, #56]	; 0x38
}
 800a338:	bf00      	nop
 800a33a:	3738      	adds	r7, #56	; 0x38
 800a33c:	46bd      	mov	sp, r7
 800a33e:	bd80      	pop	{r7, pc}
 800a340:	40004800 	.word	0x40004800
 800a344:	40023800 	.word	0x40023800
 800a348:	40020800 	.word	0x40020800
 800a34c:	2000db5c 	.word	0x2000db5c
 800a350:	40026028 	.word	0x40026028

0800a354 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 800a354:	f8df d034 	ldr.w	sp, [pc, #52]	; 800a38c <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800a358:	480d      	ldr	r0, [pc, #52]	; (800a390 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800a35a:	490e      	ldr	r1, [pc, #56]	; (800a394 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 800a35c:	4a0e      	ldr	r2, [pc, #56]	; (800a398 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800a35e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800a360:	e002      	b.n	800a368 <LoopCopyDataInit>

0800a362 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800a362:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800a364:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800a366:	3304      	adds	r3, #4

0800a368 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800a368:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800a36a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800a36c:	d3f9      	bcc.n	800a362 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800a36e:	4a0b      	ldr	r2, [pc, #44]	; (800a39c <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 800a370:	4c0b      	ldr	r4, [pc, #44]	; (800a3a0 <LoopFillZerobss+0x26>)
  movs r3, #0
 800a372:	2300      	movs	r3, #0
  b LoopFillZerobss
 800a374:	e001      	b.n	800a37a <LoopFillZerobss>

0800a376 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800a376:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800a378:	3204      	adds	r2, #4

0800a37a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800a37a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800a37c:	d3fb      	bcc.n	800a376 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800a37e:	f7ff faa3 	bl	80098c8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800a382:	f005 ff57 	bl	8010234 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800a386:	f7fe fe6d 	bl	8009064 <main>
  bx  lr    
 800a38a:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 800a38c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800a390:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800a394:	200004d8 	.word	0x200004d8
  ldr r2, =_sidata
 800a398:	08014668 	.word	0x08014668
  ldr r2, =_sbss
 800a39c:	200004d8 	.word	0x200004d8
  ldr r4, =_ebss
 800a3a0:	2000dd5c 	.word	0x2000dd5c

0800a3a4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800a3a4:	e7fe      	b.n	800a3a4 <ADC_IRQHandler>
	...

0800a3a8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800a3a8:	b580      	push	{r7, lr}
 800a3aa:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800a3ac:	4b0e      	ldr	r3, [pc, #56]	; (800a3e8 <HAL_Init+0x40>)
 800a3ae:	681b      	ldr	r3, [r3, #0]
 800a3b0:	4a0d      	ldr	r2, [pc, #52]	; (800a3e8 <HAL_Init+0x40>)
 800a3b2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800a3b6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800a3b8:	4b0b      	ldr	r3, [pc, #44]	; (800a3e8 <HAL_Init+0x40>)
 800a3ba:	681b      	ldr	r3, [r3, #0]
 800a3bc:	4a0a      	ldr	r2, [pc, #40]	; (800a3e8 <HAL_Init+0x40>)
 800a3be:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800a3c2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800a3c4:	4b08      	ldr	r3, [pc, #32]	; (800a3e8 <HAL_Init+0x40>)
 800a3c6:	681b      	ldr	r3, [r3, #0]
 800a3c8:	4a07      	ldr	r2, [pc, #28]	; (800a3e8 <HAL_Init+0x40>)
 800a3ca:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800a3ce:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800a3d0:	2003      	movs	r0, #3
 800a3d2:	f000 ff8d 	bl	800b2f0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800a3d6:	200f      	movs	r0, #15
 800a3d8:	f000 f808 	bl	800a3ec <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800a3dc:	f7ff f8ea 	bl	80095b4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800a3e0:	2300      	movs	r3, #0
}
 800a3e2:	4618      	mov	r0, r3
 800a3e4:	bd80      	pop	{r7, pc}
 800a3e6:	bf00      	nop
 800a3e8:	40023c00 	.word	0x40023c00

0800a3ec <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800a3ec:	b580      	push	{r7, lr}
 800a3ee:	b082      	sub	sp, #8
 800a3f0:	af00      	add	r7, sp, #0
 800a3f2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800a3f4:	4b12      	ldr	r3, [pc, #72]	; (800a440 <HAL_InitTick+0x54>)
 800a3f6:	681a      	ldr	r2, [r3, #0]
 800a3f8:	4b12      	ldr	r3, [pc, #72]	; (800a444 <HAL_InitTick+0x58>)
 800a3fa:	781b      	ldrb	r3, [r3, #0]
 800a3fc:	4619      	mov	r1, r3
 800a3fe:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800a402:	fbb3 f3f1 	udiv	r3, r3, r1
 800a406:	fbb2 f3f3 	udiv	r3, r2, r3
 800a40a:	4618      	mov	r0, r3
 800a40c:	f000 ffa5 	bl	800b35a <HAL_SYSTICK_Config>
 800a410:	4603      	mov	r3, r0
 800a412:	2b00      	cmp	r3, #0
 800a414:	d001      	beq.n	800a41a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800a416:	2301      	movs	r3, #1
 800a418:	e00e      	b.n	800a438 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800a41a:	687b      	ldr	r3, [r7, #4]
 800a41c:	2b0f      	cmp	r3, #15
 800a41e:	d80a      	bhi.n	800a436 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800a420:	2200      	movs	r2, #0
 800a422:	6879      	ldr	r1, [r7, #4]
 800a424:	f04f 30ff 	mov.w	r0, #4294967295
 800a428:	f000 ff6d 	bl	800b306 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800a42c:	4a06      	ldr	r2, [pc, #24]	; (800a448 <HAL_InitTick+0x5c>)
 800a42e:	687b      	ldr	r3, [r7, #4]
 800a430:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800a432:	2300      	movs	r3, #0
 800a434:	e000      	b.n	800a438 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800a436:	2301      	movs	r3, #1
}
 800a438:	4618      	mov	r0, r3
 800a43a:	3708      	adds	r7, #8
 800a43c:	46bd      	mov	sp, r7
 800a43e:	bd80      	pop	{r7, pc}
 800a440:	200002f4 	.word	0x200002f4
 800a444:	200002fc 	.word	0x200002fc
 800a448:	200002f8 	.word	0x200002f8

0800a44c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800a44c:	b480      	push	{r7}
 800a44e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800a450:	4b06      	ldr	r3, [pc, #24]	; (800a46c <HAL_IncTick+0x20>)
 800a452:	781b      	ldrb	r3, [r3, #0]
 800a454:	461a      	mov	r2, r3
 800a456:	4b06      	ldr	r3, [pc, #24]	; (800a470 <HAL_IncTick+0x24>)
 800a458:	681b      	ldr	r3, [r3, #0]
 800a45a:	4413      	add	r3, r2
 800a45c:	4a04      	ldr	r2, [pc, #16]	; (800a470 <HAL_IncTick+0x24>)
 800a45e:	6013      	str	r3, [r2, #0]
}
 800a460:	bf00      	nop
 800a462:	46bd      	mov	sp, r7
 800a464:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a468:	4770      	bx	lr
 800a46a:	bf00      	nop
 800a46c:	200002fc 	.word	0x200002fc
 800a470:	2000dd48 	.word	0x2000dd48

0800a474 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800a474:	b480      	push	{r7}
 800a476:	af00      	add	r7, sp, #0
  return uwTick;
 800a478:	4b03      	ldr	r3, [pc, #12]	; (800a488 <HAL_GetTick+0x14>)
 800a47a:	681b      	ldr	r3, [r3, #0]
}
 800a47c:	4618      	mov	r0, r3
 800a47e:	46bd      	mov	sp, r7
 800a480:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a484:	4770      	bx	lr
 800a486:	bf00      	nop
 800a488:	2000dd48 	.word	0x2000dd48

0800a48c <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 800a48c:	b580      	push	{r7, lr}
 800a48e:	b084      	sub	sp, #16
 800a490:	af00      	add	r7, sp, #0
 800a492:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 800a494:	687b      	ldr	r3, [r7, #4]
 800a496:	2b00      	cmp	r3, #0
 800a498:	d101      	bne.n	800a49e <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 800a49a:	2301      	movs	r3, #1
 800a49c:	e0ed      	b.n	800a67a <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 800a49e:	687b      	ldr	r3, [r7, #4]
 800a4a0:	f893 3020 	ldrb.w	r3, [r3, #32]
 800a4a4:	b2db      	uxtb	r3, r3
 800a4a6:	2b00      	cmp	r3, #0
 800a4a8:	d102      	bne.n	800a4b0 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 800a4aa:	6878      	ldr	r0, [r7, #4]
 800a4ac:	f7fe f948 	bl	8008740 <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 800a4b0:	687b      	ldr	r3, [r7, #4]
 800a4b2:	681b      	ldr	r3, [r3, #0]
 800a4b4:	681a      	ldr	r2, [r3, #0]
 800a4b6:	687b      	ldr	r3, [r7, #4]
 800a4b8:	681b      	ldr	r3, [r3, #0]
 800a4ba:	f042 0201 	orr.w	r2, r2, #1
 800a4be:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800a4c0:	f7ff ffd8 	bl	800a474 <HAL_GetTick>
 800a4c4:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 800a4c6:	e012      	b.n	800a4ee <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 800a4c8:	f7ff ffd4 	bl	800a474 <HAL_GetTick>
 800a4cc:	4602      	mov	r2, r0
 800a4ce:	68fb      	ldr	r3, [r7, #12]
 800a4d0:	1ad3      	subs	r3, r2, r3
 800a4d2:	2b0a      	cmp	r3, #10
 800a4d4:	d90b      	bls.n	800a4ee <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800a4d6:	687b      	ldr	r3, [r7, #4]
 800a4d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a4da:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 800a4de:	687b      	ldr	r3, [r7, #4]
 800a4e0:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 800a4e2:	687b      	ldr	r3, [r7, #4]
 800a4e4:	2205      	movs	r2, #5
 800a4e6:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 800a4ea:	2301      	movs	r3, #1
 800a4ec:	e0c5      	b.n	800a67a <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 800a4ee:	687b      	ldr	r3, [r7, #4]
 800a4f0:	681b      	ldr	r3, [r3, #0]
 800a4f2:	685b      	ldr	r3, [r3, #4]
 800a4f4:	f003 0301 	and.w	r3, r3, #1
 800a4f8:	2b00      	cmp	r3, #0
 800a4fa:	d0e5      	beq.n	800a4c8 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 800a4fc:	687b      	ldr	r3, [r7, #4]
 800a4fe:	681b      	ldr	r3, [r3, #0]
 800a500:	681a      	ldr	r2, [r3, #0]
 800a502:	687b      	ldr	r3, [r7, #4]
 800a504:	681b      	ldr	r3, [r3, #0]
 800a506:	f022 0202 	bic.w	r2, r2, #2
 800a50a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800a50c:	f7ff ffb2 	bl	800a474 <HAL_GetTick>
 800a510:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 800a512:	e012      	b.n	800a53a <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 800a514:	f7ff ffae 	bl	800a474 <HAL_GetTick>
 800a518:	4602      	mov	r2, r0
 800a51a:	68fb      	ldr	r3, [r7, #12]
 800a51c:	1ad3      	subs	r3, r2, r3
 800a51e:	2b0a      	cmp	r3, #10
 800a520:	d90b      	bls.n	800a53a <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800a522:	687b      	ldr	r3, [r7, #4]
 800a524:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a526:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 800a52a:	687b      	ldr	r3, [r7, #4]
 800a52c:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 800a52e:	687b      	ldr	r3, [r7, #4]
 800a530:	2205      	movs	r2, #5
 800a532:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 800a536:	2301      	movs	r3, #1
 800a538:	e09f      	b.n	800a67a <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 800a53a:	687b      	ldr	r3, [r7, #4]
 800a53c:	681b      	ldr	r3, [r3, #0]
 800a53e:	685b      	ldr	r3, [r3, #4]
 800a540:	f003 0302 	and.w	r3, r3, #2
 800a544:	2b00      	cmp	r3, #0
 800a546:	d1e5      	bne.n	800a514 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 800a548:	687b      	ldr	r3, [r7, #4]
 800a54a:	7e1b      	ldrb	r3, [r3, #24]
 800a54c:	2b01      	cmp	r3, #1
 800a54e:	d108      	bne.n	800a562 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 800a550:	687b      	ldr	r3, [r7, #4]
 800a552:	681b      	ldr	r3, [r3, #0]
 800a554:	681a      	ldr	r2, [r3, #0]
 800a556:	687b      	ldr	r3, [r7, #4]
 800a558:	681b      	ldr	r3, [r3, #0]
 800a55a:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800a55e:	601a      	str	r2, [r3, #0]
 800a560:	e007      	b.n	800a572 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 800a562:	687b      	ldr	r3, [r7, #4]
 800a564:	681b      	ldr	r3, [r3, #0]
 800a566:	681a      	ldr	r2, [r3, #0]
 800a568:	687b      	ldr	r3, [r7, #4]
 800a56a:	681b      	ldr	r3, [r3, #0]
 800a56c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800a570:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 800a572:	687b      	ldr	r3, [r7, #4]
 800a574:	7e5b      	ldrb	r3, [r3, #25]
 800a576:	2b01      	cmp	r3, #1
 800a578:	d108      	bne.n	800a58c <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 800a57a:	687b      	ldr	r3, [r7, #4]
 800a57c:	681b      	ldr	r3, [r3, #0]
 800a57e:	681a      	ldr	r2, [r3, #0]
 800a580:	687b      	ldr	r3, [r7, #4]
 800a582:	681b      	ldr	r3, [r3, #0]
 800a584:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800a588:	601a      	str	r2, [r3, #0]
 800a58a:	e007      	b.n	800a59c <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 800a58c:	687b      	ldr	r3, [r7, #4]
 800a58e:	681b      	ldr	r3, [r3, #0]
 800a590:	681a      	ldr	r2, [r3, #0]
 800a592:	687b      	ldr	r3, [r7, #4]
 800a594:	681b      	ldr	r3, [r3, #0]
 800a596:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800a59a:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 800a59c:	687b      	ldr	r3, [r7, #4]
 800a59e:	7e9b      	ldrb	r3, [r3, #26]
 800a5a0:	2b01      	cmp	r3, #1
 800a5a2:	d108      	bne.n	800a5b6 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 800a5a4:	687b      	ldr	r3, [r7, #4]
 800a5a6:	681b      	ldr	r3, [r3, #0]
 800a5a8:	681a      	ldr	r2, [r3, #0]
 800a5aa:	687b      	ldr	r3, [r7, #4]
 800a5ac:	681b      	ldr	r3, [r3, #0]
 800a5ae:	f042 0220 	orr.w	r2, r2, #32
 800a5b2:	601a      	str	r2, [r3, #0]
 800a5b4:	e007      	b.n	800a5c6 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 800a5b6:	687b      	ldr	r3, [r7, #4]
 800a5b8:	681b      	ldr	r3, [r3, #0]
 800a5ba:	681a      	ldr	r2, [r3, #0]
 800a5bc:	687b      	ldr	r3, [r7, #4]
 800a5be:	681b      	ldr	r3, [r3, #0]
 800a5c0:	f022 0220 	bic.w	r2, r2, #32
 800a5c4:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 800a5c6:	687b      	ldr	r3, [r7, #4]
 800a5c8:	7edb      	ldrb	r3, [r3, #27]
 800a5ca:	2b01      	cmp	r3, #1
 800a5cc:	d108      	bne.n	800a5e0 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 800a5ce:	687b      	ldr	r3, [r7, #4]
 800a5d0:	681b      	ldr	r3, [r3, #0]
 800a5d2:	681a      	ldr	r2, [r3, #0]
 800a5d4:	687b      	ldr	r3, [r7, #4]
 800a5d6:	681b      	ldr	r3, [r3, #0]
 800a5d8:	f022 0210 	bic.w	r2, r2, #16
 800a5dc:	601a      	str	r2, [r3, #0]
 800a5de:	e007      	b.n	800a5f0 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 800a5e0:	687b      	ldr	r3, [r7, #4]
 800a5e2:	681b      	ldr	r3, [r3, #0]
 800a5e4:	681a      	ldr	r2, [r3, #0]
 800a5e6:	687b      	ldr	r3, [r7, #4]
 800a5e8:	681b      	ldr	r3, [r3, #0]
 800a5ea:	f042 0210 	orr.w	r2, r2, #16
 800a5ee:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 800a5f0:	687b      	ldr	r3, [r7, #4]
 800a5f2:	7f1b      	ldrb	r3, [r3, #28]
 800a5f4:	2b01      	cmp	r3, #1
 800a5f6:	d108      	bne.n	800a60a <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 800a5f8:	687b      	ldr	r3, [r7, #4]
 800a5fa:	681b      	ldr	r3, [r3, #0]
 800a5fc:	681a      	ldr	r2, [r3, #0]
 800a5fe:	687b      	ldr	r3, [r7, #4]
 800a600:	681b      	ldr	r3, [r3, #0]
 800a602:	f042 0208 	orr.w	r2, r2, #8
 800a606:	601a      	str	r2, [r3, #0]
 800a608:	e007      	b.n	800a61a <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 800a60a:	687b      	ldr	r3, [r7, #4]
 800a60c:	681b      	ldr	r3, [r3, #0]
 800a60e:	681a      	ldr	r2, [r3, #0]
 800a610:	687b      	ldr	r3, [r7, #4]
 800a612:	681b      	ldr	r3, [r3, #0]
 800a614:	f022 0208 	bic.w	r2, r2, #8
 800a618:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 800a61a:	687b      	ldr	r3, [r7, #4]
 800a61c:	7f5b      	ldrb	r3, [r3, #29]
 800a61e:	2b01      	cmp	r3, #1
 800a620:	d108      	bne.n	800a634 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 800a622:	687b      	ldr	r3, [r7, #4]
 800a624:	681b      	ldr	r3, [r3, #0]
 800a626:	681a      	ldr	r2, [r3, #0]
 800a628:	687b      	ldr	r3, [r7, #4]
 800a62a:	681b      	ldr	r3, [r3, #0]
 800a62c:	f042 0204 	orr.w	r2, r2, #4
 800a630:	601a      	str	r2, [r3, #0]
 800a632:	e007      	b.n	800a644 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 800a634:	687b      	ldr	r3, [r7, #4]
 800a636:	681b      	ldr	r3, [r3, #0]
 800a638:	681a      	ldr	r2, [r3, #0]
 800a63a:	687b      	ldr	r3, [r7, #4]
 800a63c:	681b      	ldr	r3, [r3, #0]
 800a63e:	f022 0204 	bic.w	r2, r2, #4
 800a642:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 800a644:	687b      	ldr	r3, [r7, #4]
 800a646:	689a      	ldr	r2, [r3, #8]
 800a648:	687b      	ldr	r3, [r7, #4]
 800a64a:	68db      	ldr	r3, [r3, #12]
 800a64c:	431a      	orrs	r2, r3
 800a64e:	687b      	ldr	r3, [r7, #4]
 800a650:	691b      	ldr	r3, [r3, #16]
 800a652:	431a      	orrs	r2, r3
 800a654:	687b      	ldr	r3, [r7, #4]
 800a656:	695b      	ldr	r3, [r3, #20]
 800a658:	ea42 0103 	orr.w	r1, r2, r3
 800a65c:	687b      	ldr	r3, [r7, #4]
 800a65e:	685b      	ldr	r3, [r3, #4]
 800a660:	1e5a      	subs	r2, r3, #1
 800a662:	687b      	ldr	r3, [r7, #4]
 800a664:	681b      	ldr	r3, [r3, #0]
 800a666:	430a      	orrs	r2, r1
 800a668:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 800a66a:	687b      	ldr	r3, [r7, #4]
 800a66c:	2200      	movs	r2, #0
 800a66e:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 800a670:	687b      	ldr	r3, [r7, #4]
 800a672:	2201      	movs	r2, #1
 800a674:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 800a678:	2300      	movs	r3, #0
}
 800a67a:	4618      	mov	r0, r3
 800a67c:	3710      	adds	r7, #16
 800a67e:	46bd      	mov	sp, r7
 800a680:	bd80      	pop	{r7, pc}
	...

0800a684 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, CAN_FilterTypeDef *sFilterConfig)
{
 800a684:	b480      	push	{r7}
 800a686:	b087      	sub	sp, #28
 800a688:	af00      	add	r7, sp, #0
 800a68a:	6078      	str	r0, [r7, #4]
 800a68c:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 800a68e:	687b      	ldr	r3, [r7, #4]
 800a690:	681b      	ldr	r3, [r3, #0]
 800a692:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 800a694:	687b      	ldr	r3, [r7, #4]
 800a696:	f893 3020 	ldrb.w	r3, [r3, #32]
 800a69a:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 800a69c:	7cfb      	ldrb	r3, [r7, #19]
 800a69e:	2b01      	cmp	r3, #1
 800a6a0:	d003      	beq.n	800a6aa <HAL_CAN_ConfigFilter+0x26>
 800a6a2:	7cfb      	ldrb	r3, [r7, #19]
 800a6a4:	2b02      	cmp	r3, #2
 800a6a6:	f040 80be 	bne.w	800a826 <HAL_CAN_ConfigFilter+0x1a2>
      assert_param(IS_CAN_FILTER_BANK_DUAL(sFilterConfig->SlaveStartFilterBank));
    }
#elif defined(CAN2)
    /* CAN1 and CAN2 are dual instances with 28 common filters banks */
    /* Select master instance to access the filter banks */
    can_ip = CAN1;
 800a6aa:	4b65      	ldr	r3, [pc, #404]	; (800a840 <HAL_CAN_ConfigFilter+0x1bc>)
 800a6ac:	617b      	str	r3, [r7, #20]
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 800a6ae:	697b      	ldr	r3, [r7, #20]
 800a6b0:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800a6b4:	f043 0201 	orr.w	r2, r3, #1
 800a6b8:	697b      	ldr	r3, [r7, #20]
 800a6ba:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
      SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
    }

#elif defined(CAN2)
    /* Select the start filter number of CAN2 slave instance */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
 800a6be:	697b      	ldr	r3, [r7, #20]
 800a6c0:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800a6c4:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 800a6c8:	697b      	ldr	r3, [r7, #20]
 800a6ca:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
 800a6ce:	697b      	ldr	r3, [r7, #20]
 800a6d0:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 800a6d4:	683b      	ldr	r3, [r7, #0]
 800a6d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a6d8:	021b      	lsls	r3, r3, #8
 800a6da:	431a      	orrs	r2, r3
 800a6dc:	697b      	ldr	r3, [r7, #20]
 800a6de:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

#endif
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 800a6e2:	683b      	ldr	r3, [r7, #0]
 800a6e4:	695b      	ldr	r3, [r3, #20]
 800a6e6:	f003 031f 	and.w	r3, r3, #31
 800a6ea:	2201      	movs	r2, #1
 800a6ec:	fa02 f303 	lsl.w	r3, r2, r3
 800a6f0:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 800a6f2:	697b      	ldr	r3, [r7, #20]
 800a6f4:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 800a6f8:	68fb      	ldr	r3, [r7, #12]
 800a6fa:	43db      	mvns	r3, r3
 800a6fc:	401a      	ands	r2, r3
 800a6fe:	697b      	ldr	r3, [r7, #20]
 800a700:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 800a704:	683b      	ldr	r3, [r7, #0]
 800a706:	69db      	ldr	r3, [r3, #28]
 800a708:	2b00      	cmp	r3, #0
 800a70a:	d123      	bne.n	800a754 <HAL_CAN_ConfigFilter+0xd0>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 800a70c:	697b      	ldr	r3, [r7, #20]
 800a70e:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 800a712:	68fb      	ldr	r3, [r7, #12]
 800a714:	43db      	mvns	r3, r3
 800a716:	401a      	ands	r2, r3
 800a718:	697b      	ldr	r3, [r7, #20]
 800a71a:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 800a71e:	683b      	ldr	r3, [r7, #0]
 800a720:	68db      	ldr	r3, [r3, #12]
 800a722:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 800a724:	683b      	ldr	r3, [r7, #0]
 800a726:	685b      	ldr	r3, [r3, #4]
 800a728:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800a72a:	683a      	ldr	r2, [r7, #0]
 800a72c:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 800a72e:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800a730:	697b      	ldr	r3, [r7, #20]
 800a732:	3248      	adds	r2, #72	; 0x48
 800a734:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800a738:	683b      	ldr	r3, [r7, #0]
 800a73a:	689b      	ldr	r3, [r3, #8]
 800a73c:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 800a73e:	683b      	ldr	r3, [r7, #0]
 800a740:	681b      	ldr	r3, [r3, #0]
 800a742:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800a744:	683b      	ldr	r3, [r7, #0]
 800a746:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800a748:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800a74a:	6979      	ldr	r1, [r7, #20]
 800a74c:	3348      	adds	r3, #72	; 0x48
 800a74e:	00db      	lsls	r3, r3, #3
 800a750:	440b      	add	r3, r1
 800a752:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 800a754:	683b      	ldr	r3, [r7, #0]
 800a756:	69db      	ldr	r3, [r3, #28]
 800a758:	2b01      	cmp	r3, #1
 800a75a:	d122      	bne.n	800a7a2 <HAL_CAN_ConfigFilter+0x11e>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 800a75c:	697b      	ldr	r3, [r7, #20]
 800a75e:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 800a762:	68fb      	ldr	r3, [r7, #12]
 800a764:	431a      	orrs	r2, r3
 800a766:	697b      	ldr	r3, [r7, #20]
 800a768:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 800a76c:	683b      	ldr	r3, [r7, #0]
 800a76e:	681b      	ldr	r3, [r3, #0]
 800a770:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 800a772:	683b      	ldr	r3, [r7, #0]
 800a774:	685b      	ldr	r3, [r3, #4]
 800a776:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800a778:	683a      	ldr	r2, [r7, #0]
 800a77a:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 800a77c:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800a77e:	697b      	ldr	r3, [r7, #20]
 800a780:	3248      	adds	r2, #72	; 0x48
 800a782:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800a786:	683b      	ldr	r3, [r7, #0]
 800a788:	689b      	ldr	r3, [r3, #8]
 800a78a:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 800a78c:	683b      	ldr	r3, [r7, #0]
 800a78e:	68db      	ldr	r3, [r3, #12]
 800a790:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800a792:	683b      	ldr	r3, [r7, #0]
 800a794:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800a796:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800a798:	6979      	ldr	r1, [r7, #20]
 800a79a:	3348      	adds	r3, #72	; 0x48
 800a79c:	00db      	lsls	r3, r3, #3
 800a79e:	440b      	add	r3, r1
 800a7a0:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 800a7a2:	683b      	ldr	r3, [r7, #0]
 800a7a4:	699b      	ldr	r3, [r3, #24]
 800a7a6:	2b00      	cmp	r3, #0
 800a7a8:	d109      	bne.n	800a7be <HAL_CAN_ConfigFilter+0x13a>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 800a7aa:	697b      	ldr	r3, [r7, #20]
 800a7ac:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800a7b0:	68fb      	ldr	r3, [r7, #12]
 800a7b2:	43db      	mvns	r3, r3
 800a7b4:	401a      	ands	r2, r3
 800a7b6:	697b      	ldr	r3, [r7, #20]
 800a7b8:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 800a7bc:	e007      	b.n	800a7ce <HAL_CAN_ConfigFilter+0x14a>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 800a7be:	697b      	ldr	r3, [r7, #20]
 800a7c0:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800a7c4:	68fb      	ldr	r3, [r7, #12]
 800a7c6:	431a      	orrs	r2, r3
 800a7c8:	697b      	ldr	r3, [r7, #20]
 800a7ca:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 800a7ce:	683b      	ldr	r3, [r7, #0]
 800a7d0:	691b      	ldr	r3, [r3, #16]
 800a7d2:	2b00      	cmp	r3, #0
 800a7d4:	d109      	bne.n	800a7ea <HAL_CAN_ConfigFilter+0x166>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 800a7d6:	697b      	ldr	r3, [r7, #20]
 800a7d8:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 800a7dc:	68fb      	ldr	r3, [r7, #12]
 800a7de:	43db      	mvns	r3, r3
 800a7e0:	401a      	ands	r2, r3
 800a7e2:	697b      	ldr	r3, [r7, #20]
 800a7e4:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 800a7e8:	e007      	b.n	800a7fa <HAL_CAN_ConfigFilter+0x176>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 800a7ea:	697b      	ldr	r3, [r7, #20]
 800a7ec:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 800a7f0:	68fb      	ldr	r3, [r7, #12]
 800a7f2:	431a      	orrs	r2, r3
 800a7f4:	697b      	ldr	r3, [r7, #20]
 800a7f6:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 800a7fa:	683b      	ldr	r3, [r7, #0]
 800a7fc:	6a1b      	ldr	r3, [r3, #32]
 800a7fe:	2b01      	cmp	r3, #1
 800a800:	d107      	bne.n	800a812 <HAL_CAN_ConfigFilter+0x18e>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 800a802:	697b      	ldr	r3, [r7, #20]
 800a804:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 800a808:	68fb      	ldr	r3, [r7, #12]
 800a80a:	431a      	orrs	r2, r3
 800a80c:	697b      	ldr	r3, [r7, #20]
 800a80e:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 800a812:	697b      	ldr	r3, [r7, #20]
 800a814:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800a818:	f023 0201 	bic.w	r2, r3, #1
 800a81c:	697b      	ldr	r3, [r7, #20]
 800a81e:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Return function status */
    return HAL_OK;
 800a822:	2300      	movs	r3, #0
 800a824:	e006      	b.n	800a834 <HAL_CAN_ConfigFilter+0x1b0>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800a826:	687b      	ldr	r3, [r7, #4]
 800a828:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a82a:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 800a82e:	687b      	ldr	r3, [r7, #4]
 800a830:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 800a832:	2301      	movs	r3, #1
  }
}
 800a834:	4618      	mov	r0, r3
 800a836:	371c      	adds	r7, #28
 800a838:	46bd      	mov	sp, r7
 800a83a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a83e:	4770      	bx	lr
 800a840:	40006400 	.word	0x40006400

0800a844 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 800a844:	b580      	push	{r7, lr}
 800a846:	b084      	sub	sp, #16
 800a848:	af00      	add	r7, sp, #0
 800a84a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 800a84c:	687b      	ldr	r3, [r7, #4]
 800a84e:	f893 3020 	ldrb.w	r3, [r3, #32]
 800a852:	b2db      	uxtb	r3, r3
 800a854:	2b01      	cmp	r3, #1
 800a856:	d12e      	bne.n	800a8b6 <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 800a858:	687b      	ldr	r3, [r7, #4]
 800a85a:	2202      	movs	r2, #2
 800a85c:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 800a860:	687b      	ldr	r3, [r7, #4]
 800a862:	681b      	ldr	r3, [r3, #0]
 800a864:	681a      	ldr	r2, [r3, #0]
 800a866:	687b      	ldr	r3, [r7, #4]
 800a868:	681b      	ldr	r3, [r3, #0]
 800a86a:	f022 0201 	bic.w	r2, r2, #1
 800a86e:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 800a870:	f7ff fe00 	bl	800a474 <HAL_GetTick>
 800a874:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 800a876:	e012      	b.n	800a89e <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 800a878:	f7ff fdfc 	bl	800a474 <HAL_GetTick>
 800a87c:	4602      	mov	r2, r0
 800a87e:	68fb      	ldr	r3, [r7, #12]
 800a880:	1ad3      	subs	r3, r2, r3
 800a882:	2b0a      	cmp	r3, #10
 800a884:	d90b      	bls.n	800a89e <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800a886:	687b      	ldr	r3, [r7, #4]
 800a888:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a88a:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 800a88e:	687b      	ldr	r3, [r7, #4]
 800a890:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 800a892:	687b      	ldr	r3, [r7, #4]
 800a894:	2205      	movs	r2, #5
 800a896:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 800a89a:	2301      	movs	r3, #1
 800a89c:	e012      	b.n	800a8c4 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 800a89e:	687b      	ldr	r3, [r7, #4]
 800a8a0:	681b      	ldr	r3, [r3, #0]
 800a8a2:	685b      	ldr	r3, [r3, #4]
 800a8a4:	f003 0301 	and.w	r3, r3, #1
 800a8a8:	2b00      	cmp	r3, #0
 800a8aa:	d1e5      	bne.n	800a878 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 800a8ac:	687b      	ldr	r3, [r7, #4]
 800a8ae:	2200      	movs	r2, #0
 800a8b0:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 800a8b2:	2300      	movs	r3, #0
 800a8b4:	e006      	b.n	800a8c4 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 800a8b6:	687b      	ldr	r3, [r7, #4]
 800a8b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a8ba:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 800a8be:	687b      	ldr	r3, [r7, #4]
 800a8c0:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 800a8c2:	2301      	movs	r3, #1
  }
}
 800a8c4:	4618      	mov	r0, r3
 800a8c6:	3710      	adds	r7, #16
 800a8c8:	46bd      	mov	sp, r7
 800a8ca:	bd80      	pop	{r7, pc}

0800a8cc <HAL_CAN_AddTxMessage>:
  *         the TxMailbox used to store the Tx message.
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, CAN_TxHeaderTypeDef *pHeader, uint8_t aData[], uint32_t *pTxMailbox)
{
 800a8cc:	b480      	push	{r7}
 800a8ce:	b089      	sub	sp, #36	; 0x24
 800a8d0:	af00      	add	r7, sp, #0
 800a8d2:	60f8      	str	r0, [r7, #12]
 800a8d4:	60b9      	str	r1, [r7, #8]
 800a8d6:	607a      	str	r2, [r7, #4]
 800a8d8:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 800a8da:	68fb      	ldr	r3, [r7, #12]
 800a8dc:	f893 3020 	ldrb.w	r3, [r3, #32]
 800a8e0:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 800a8e2:	68fb      	ldr	r3, [r7, #12]
 800a8e4:	681b      	ldr	r3, [r3, #0]
 800a8e6:	689b      	ldr	r3, [r3, #8]
 800a8e8:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 800a8ea:	7ffb      	ldrb	r3, [r7, #31]
 800a8ec:	2b01      	cmp	r3, #1
 800a8ee:	d003      	beq.n	800a8f8 <HAL_CAN_AddTxMessage+0x2c>
 800a8f0:	7ffb      	ldrb	r3, [r7, #31]
 800a8f2:	2b02      	cmp	r3, #2
 800a8f4:	f040 80b8 	bne.w	800aa68 <HAL_CAN_AddTxMessage+0x19c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 800a8f8:	69bb      	ldr	r3, [r7, #24]
 800a8fa:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800a8fe:	2b00      	cmp	r3, #0
 800a900:	d10a      	bne.n	800a918 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 800a902:	69bb      	ldr	r3, [r7, #24]
 800a904:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 800a908:	2b00      	cmp	r3, #0
 800a90a:	d105      	bne.n	800a918 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 800a90c:	69bb      	ldr	r3, [r7, #24]
 800a90e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 800a912:	2b00      	cmp	r3, #0
 800a914:	f000 80a0 	beq.w	800aa58 <HAL_CAN_AddTxMessage+0x18c>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 800a918:	69bb      	ldr	r3, [r7, #24]
 800a91a:	0e1b      	lsrs	r3, r3, #24
 800a91c:	f003 0303 	and.w	r3, r3, #3
 800a920:	617b      	str	r3, [r7, #20]

      /* Check transmit mailbox value */
      if (transmitmailbox > 2U)
 800a922:	697b      	ldr	r3, [r7, #20]
 800a924:	2b02      	cmp	r3, #2
 800a926:	d907      	bls.n	800a938 <HAL_CAN_AddTxMessage+0x6c>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_INTERNAL;
 800a928:	68fb      	ldr	r3, [r7, #12]
 800a92a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a92c:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 800a930:	68fb      	ldr	r3, [r7, #12]
 800a932:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 800a934:	2301      	movs	r3, #1
 800a936:	e09e      	b.n	800aa76 <HAL_CAN_AddTxMessage+0x1aa>
      }

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 800a938:	2201      	movs	r2, #1
 800a93a:	697b      	ldr	r3, [r7, #20]
 800a93c:	409a      	lsls	r2, r3
 800a93e:	683b      	ldr	r3, [r7, #0]
 800a940:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 800a942:	68bb      	ldr	r3, [r7, #8]
 800a944:	689b      	ldr	r3, [r3, #8]
 800a946:	2b00      	cmp	r3, #0
 800a948:	d10d      	bne.n	800a966 <HAL_CAN_AddTxMessage+0x9a>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 800a94a:	68bb      	ldr	r3, [r7, #8]
 800a94c:	681b      	ldr	r3, [r3, #0]
 800a94e:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 800a950:	68bb      	ldr	r3, [r7, #8]
 800a952:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 800a954:	68f9      	ldr	r1, [r7, #12]
 800a956:	6809      	ldr	r1, [r1, #0]
 800a958:	431a      	orrs	r2, r3
 800a95a:	697b      	ldr	r3, [r7, #20]
 800a95c:	3318      	adds	r3, #24
 800a95e:	011b      	lsls	r3, r3, #4
 800a960:	440b      	add	r3, r1
 800a962:	601a      	str	r2, [r3, #0]
 800a964:	e00f      	b.n	800a986 <HAL_CAN_AddTxMessage+0xba>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800a966:	68bb      	ldr	r3, [r7, #8]
 800a968:	685b      	ldr	r3, [r3, #4]
 800a96a:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 800a96c:	68bb      	ldr	r3, [r7, #8]
 800a96e:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800a970:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 800a972:	68bb      	ldr	r3, [r7, #8]
 800a974:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800a976:	68f9      	ldr	r1, [r7, #12]
 800a978:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 800a97a:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800a97c:	697b      	ldr	r3, [r7, #20]
 800a97e:	3318      	adds	r3, #24
 800a980:	011b      	lsls	r3, r3, #4
 800a982:	440b      	add	r3, r1
 800a984:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 800a986:	68fb      	ldr	r3, [r7, #12]
 800a988:	6819      	ldr	r1, [r3, #0]
 800a98a:	68bb      	ldr	r3, [r7, #8]
 800a98c:	691a      	ldr	r2, [r3, #16]
 800a98e:	697b      	ldr	r3, [r7, #20]
 800a990:	3318      	adds	r3, #24
 800a992:	011b      	lsls	r3, r3, #4
 800a994:	440b      	add	r3, r1
 800a996:	3304      	adds	r3, #4
 800a998:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 800a99a:	68bb      	ldr	r3, [r7, #8]
 800a99c:	7d1b      	ldrb	r3, [r3, #20]
 800a99e:	2b01      	cmp	r3, #1
 800a9a0:	d111      	bne.n	800a9c6 <HAL_CAN_AddTxMessage+0xfa>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 800a9a2:	68fb      	ldr	r3, [r7, #12]
 800a9a4:	681a      	ldr	r2, [r3, #0]
 800a9a6:	697b      	ldr	r3, [r7, #20]
 800a9a8:	3318      	adds	r3, #24
 800a9aa:	011b      	lsls	r3, r3, #4
 800a9ac:	4413      	add	r3, r2
 800a9ae:	3304      	adds	r3, #4
 800a9b0:	681b      	ldr	r3, [r3, #0]
 800a9b2:	68fa      	ldr	r2, [r7, #12]
 800a9b4:	6811      	ldr	r1, [r2, #0]
 800a9b6:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800a9ba:	697b      	ldr	r3, [r7, #20]
 800a9bc:	3318      	adds	r3, #24
 800a9be:	011b      	lsls	r3, r3, #4
 800a9c0:	440b      	add	r3, r1
 800a9c2:	3304      	adds	r3, #4
 800a9c4:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 800a9c6:	687b      	ldr	r3, [r7, #4]
 800a9c8:	3307      	adds	r3, #7
 800a9ca:	781b      	ldrb	r3, [r3, #0]
 800a9cc:	061a      	lsls	r2, r3, #24
 800a9ce:	687b      	ldr	r3, [r7, #4]
 800a9d0:	3306      	adds	r3, #6
 800a9d2:	781b      	ldrb	r3, [r3, #0]
 800a9d4:	041b      	lsls	r3, r3, #16
 800a9d6:	431a      	orrs	r2, r3
 800a9d8:	687b      	ldr	r3, [r7, #4]
 800a9da:	3305      	adds	r3, #5
 800a9dc:	781b      	ldrb	r3, [r3, #0]
 800a9de:	021b      	lsls	r3, r3, #8
 800a9e0:	4313      	orrs	r3, r2
 800a9e2:	687a      	ldr	r2, [r7, #4]
 800a9e4:	3204      	adds	r2, #4
 800a9e6:	7812      	ldrb	r2, [r2, #0]
 800a9e8:	4610      	mov	r0, r2
 800a9ea:	68fa      	ldr	r2, [r7, #12]
 800a9ec:	6811      	ldr	r1, [r2, #0]
 800a9ee:	ea43 0200 	orr.w	r2, r3, r0
 800a9f2:	697b      	ldr	r3, [r7, #20]
 800a9f4:	011b      	lsls	r3, r3, #4
 800a9f6:	440b      	add	r3, r1
 800a9f8:	f503 73c6 	add.w	r3, r3, #396	; 0x18c
 800a9fc:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 800a9fe:	687b      	ldr	r3, [r7, #4]
 800aa00:	3303      	adds	r3, #3
 800aa02:	781b      	ldrb	r3, [r3, #0]
 800aa04:	061a      	lsls	r2, r3, #24
 800aa06:	687b      	ldr	r3, [r7, #4]
 800aa08:	3302      	adds	r3, #2
 800aa0a:	781b      	ldrb	r3, [r3, #0]
 800aa0c:	041b      	lsls	r3, r3, #16
 800aa0e:	431a      	orrs	r2, r3
 800aa10:	687b      	ldr	r3, [r7, #4]
 800aa12:	3301      	adds	r3, #1
 800aa14:	781b      	ldrb	r3, [r3, #0]
 800aa16:	021b      	lsls	r3, r3, #8
 800aa18:	4313      	orrs	r3, r2
 800aa1a:	687a      	ldr	r2, [r7, #4]
 800aa1c:	7812      	ldrb	r2, [r2, #0]
 800aa1e:	4610      	mov	r0, r2
 800aa20:	68fa      	ldr	r2, [r7, #12]
 800aa22:	6811      	ldr	r1, [r2, #0]
 800aa24:	ea43 0200 	orr.w	r2, r3, r0
 800aa28:	697b      	ldr	r3, [r7, #20]
 800aa2a:	011b      	lsls	r3, r3, #4
 800aa2c:	440b      	add	r3, r1
 800aa2e:	f503 73c4 	add.w	r3, r3, #392	; 0x188
 800aa32:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 800aa34:	68fb      	ldr	r3, [r7, #12]
 800aa36:	681a      	ldr	r2, [r3, #0]
 800aa38:	697b      	ldr	r3, [r7, #20]
 800aa3a:	3318      	adds	r3, #24
 800aa3c:	011b      	lsls	r3, r3, #4
 800aa3e:	4413      	add	r3, r2
 800aa40:	681b      	ldr	r3, [r3, #0]
 800aa42:	68fa      	ldr	r2, [r7, #12]
 800aa44:	6811      	ldr	r1, [r2, #0]
 800aa46:	f043 0201 	orr.w	r2, r3, #1
 800aa4a:	697b      	ldr	r3, [r7, #20]
 800aa4c:	3318      	adds	r3, #24
 800aa4e:	011b      	lsls	r3, r3, #4
 800aa50:	440b      	add	r3, r1
 800aa52:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 800aa54:	2300      	movs	r3, #0
 800aa56:	e00e      	b.n	800aa76 <HAL_CAN_AddTxMessage+0x1aa>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 800aa58:	68fb      	ldr	r3, [r7, #12]
 800aa5a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800aa5c:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 800aa60:	68fb      	ldr	r3, [r7, #12]
 800aa62:	625a      	str	r2, [r3, #36]	; 0x24

      return HAL_ERROR;
 800aa64:	2301      	movs	r3, #1
 800aa66:	e006      	b.n	800aa76 <HAL_CAN_AddTxMessage+0x1aa>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800aa68:	68fb      	ldr	r3, [r7, #12]
 800aa6a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800aa6c:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 800aa70:	68fb      	ldr	r3, [r7, #12]
 800aa72:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 800aa74:	2301      	movs	r3, #1
  }
}
 800aa76:	4618      	mov	r0, r3
 800aa78:	3724      	adds	r7, #36	; 0x24
 800aa7a:	46bd      	mov	sp, r7
 800aa7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa80:	4770      	bx	lr

0800aa82 <HAL_CAN_GetRxMessage>:
  *         of the Rx frame will be stored.
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo, CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 800aa82:	b480      	push	{r7}
 800aa84:	b087      	sub	sp, #28
 800aa86:	af00      	add	r7, sp, #0
 800aa88:	60f8      	str	r0, [r7, #12]
 800aa8a:	60b9      	str	r1, [r7, #8]
 800aa8c:	607a      	str	r2, [r7, #4]
 800aa8e:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 800aa90:	68fb      	ldr	r3, [r7, #12]
 800aa92:	f893 3020 	ldrb.w	r3, [r3, #32]
 800aa96:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 800aa98:	7dfb      	ldrb	r3, [r7, #23]
 800aa9a:	2b01      	cmp	r3, #1
 800aa9c:	d003      	beq.n	800aaa6 <HAL_CAN_GetRxMessage+0x24>
 800aa9e:	7dfb      	ldrb	r3, [r7, #23]
 800aaa0:	2b02      	cmp	r3, #2
 800aaa2:	f040 80f3 	bne.w	800ac8c <HAL_CAN_GetRxMessage+0x20a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 800aaa6:	68bb      	ldr	r3, [r7, #8]
 800aaa8:	2b00      	cmp	r3, #0
 800aaaa:	d10e      	bne.n	800aaca <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 800aaac:	68fb      	ldr	r3, [r7, #12]
 800aaae:	681b      	ldr	r3, [r3, #0]
 800aab0:	68db      	ldr	r3, [r3, #12]
 800aab2:	f003 0303 	and.w	r3, r3, #3
 800aab6:	2b00      	cmp	r3, #0
 800aab8:	d116      	bne.n	800aae8 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 800aaba:	68fb      	ldr	r3, [r7, #12]
 800aabc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800aabe:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 800aac2:	68fb      	ldr	r3, [r7, #12]
 800aac4:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 800aac6:	2301      	movs	r3, #1
 800aac8:	e0e7      	b.n	800ac9a <HAL_CAN_GetRxMessage+0x218>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 800aaca:	68fb      	ldr	r3, [r7, #12]
 800aacc:	681b      	ldr	r3, [r3, #0]
 800aace:	691b      	ldr	r3, [r3, #16]
 800aad0:	f003 0303 	and.w	r3, r3, #3
 800aad4:	2b00      	cmp	r3, #0
 800aad6:	d107      	bne.n	800aae8 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 800aad8:	68fb      	ldr	r3, [r7, #12]
 800aada:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800aadc:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 800aae0:	68fb      	ldr	r3, [r7, #12]
 800aae2:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 800aae4:	2301      	movs	r3, #1
 800aae6:	e0d8      	b.n	800ac9a <HAL_CAN_GetRxMessage+0x218>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 800aae8:	68fb      	ldr	r3, [r7, #12]
 800aaea:	681a      	ldr	r2, [r3, #0]
 800aaec:	68bb      	ldr	r3, [r7, #8]
 800aaee:	331b      	adds	r3, #27
 800aaf0:	011b      	lsls	r3, r3, #4
 800aaf2:	4413      	add	r3, r2
 800aaf4:	681b      	ldr	r3, [r3, #0]
 800aaf6:	f003 0204 	and.w	r2, r3, #4
 800aafa:	687b      	ldr	r3, [r7, #4]
 800aafc:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 800aafe:	687b      	ldr	r3, [r7, #4]
 800ab00:	689b      	ldr	r3, [r3, #8]
 800ab02:	2b00      	cmp	r3, #0
 800ab04:	d10c      	bne.n	800ab20 <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 800ab06:	68fb      	ldr	r3, [r7, #12]
 800ab08:	681a      	ldr	r2, [r3, #0]
 800ab0a:	68bb      	ldr	r3, [r7, #8]
 800ab0c:	331b      	adds	r3, #27
 800ab0e:	011b      	lsls	r3, r3, #4
 800ab10:	4413      	add	r3, r2
 800ab12:	681b      	ldr	r3, [r3, #0]
 800ab14:	0d5b      	lsrs	r3, r3, #21
 800ab16:	f3c3 020a 	ubfx	r2, r3, #0, #11
 800ab1a:	687b      	ldr	r3, [r7, #4]
 800ab1c:	601a      	str	r2, [r3, #0]
 800ab1e:	e00b      	b.n	800ab38 <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 800ab20:	68fb      	ldr	r3, [r7, #12]
 800ab22:	681a      	ldr	r2, [r3, #0]
 800ab24:	68bb      	ldr	r3, [r7, #8]
 800ab26:	331b      	adds	r3, #27
 800ab28:	011b      	lsls	r3, r3, #4
 800ab2a:	4413      	add	r3, r2
 800ab2c:	681b      	ldr	r3, [r3, #0]
 800ab2e:	08db      	lsrs	r3, r3, #3
 800ab30:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 800ab34:	687b      	ldr	r3, [r7, #4]
 800ab36:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 800ab38:	68fb      	ldr	r3, [r7, #12]
 800ab3a:	681a      	ldr	r2, [r3, #0]
 800ab3c:	68bb      	ldr	r3, [r7, #8]
 800ab3e:	331b      	adds	r3, #27
 800ab40:	011b      	lsls	r3, r3, #4
 800ab42:	4413      	add	r3, r2
 800ab44:	681b      	ldr	r3, [r3, #0]
 800ab46:	f003 0202 	and.w	r2, r3, #2
 800ab4a:	687b      	ldr	r3, [r7, #4]
 800ab4c:	60da      	str	r2, [r3, #12]
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 800ab4e:	68fb      	ldr	r3, [r7, #12]
 800ab50:	681a      	ldr	r2, [r3, #0]
 800ab52:	68bb      	ldr	r3, [r7, #8]
 800ab54:	331b      	adds	r3, #27
 800ab56:	011b      	lsls	r3, r3, #4
 800ab58:	4413      	add	r3, r2
 800ab5a:	3304      	adds	r3, #4
 800ab5c:	681b      	ldr	r3, [r3, #0]
 800ab5e:	f003 020f 	and.w	r2, r3, #15
 800ab62:	687b      	ldr	r3, [r7, #4]
 800ab64:	611a      	str	r2, [r3, #16]
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 800ab66:	68fb      	ldr	r3, [r7, #12]
 800ab68:	681a      	ldr	r2, [r3, #0]
 800ab6a:	68bb      	ldr	r3, [r7, #8]
 800ab6c:	331b      	adds	r3, #27
 800ab6e:	011b      	lsls	r3, r3, #4
 800ab70:	4413      	add	r3, r2
 800ab72:	3304      	adds	r3, #4
 800ab74:	681b      	ldr	r3, [r3, #0]
 800ab76:	0a1b      	lsrs	r3, r3, #8
 800ab78:	b2da      	uxtb	r2, r3
 800ab7a:	687b      	ldr	r3, [r7, #4]
 800ab7c:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 800ab7e:	68fb      	ldr	r3, [r7, #12]
 800ab80:	681a      	ldr	r2, [r3, #0]
 800ab82:	68bb      	ldr	r3, [r7, #8]
 800ab84:	331b      	adds	r3, #27
 800ab86:	011b      	lsls	r3, r3, #4
 800ab88:	4413      	add	r3, r2
 800ab8a:	3304      	adds	r3, #4
 800ab8c:	681b      	ldr	r3, [r3, #0]
 800ab8e:	0c1b      	lsrs	r3, r3, #16
 800ab90:	b29a      	uxth	r2, r3
 800ab92:	687b      	ldr	r3, [r7, #4]
 800ab94:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 800ab96:	68fb      	ldr	r3, [r7, #12]
 800ab98:	681a      	ldr	r2, [r3, #0]
 800ab9a:	68bb      	ldr	r3, [r7, #8]
 800ab9c:	011b      	lsls	r3, r3, #4
 800ab9e:	4413      	add	r3, r2
 800aba0:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 800aba4:	681b      	ldr	r3, [r3, #0]
 800aba6:	b2da      	uxtb	r2, r3
 800aba8:	683b      	ldr	r3, [r7, #0]
 800abaa:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 800abac:	68fb      	ldr	r3, [r7, #12]
 800abae:	681a      	ldr	r2, [r3, #0]
 800abb0:	68bb      	ldr	r3, [r7, #8]
 800abb2:	011b      	lsls	r3, r3, #4
 800abb4:	4413      	add	r3, r2
 800abb6:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 800abba:	681b      	ldr	r3, [r3, #0]
 800abbc:	0a1a      	lsrs	r2, r3, #8
 800abbe:	683b      	ldr	r3, [r7, #0]
 800abc0:	3301      	adds	r3, #1
 800abc2:	b2d2      	uxtb	r2, r2
 800abc4:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 800abc6:	68fb      	ldr	r3, [r7, #12]
 800abc8:	681a      	ldr	r2, [r3, #0]
 800abca:	68bb      	ldr	r3, [r7, #8]
 800abcc:	011b      	lsls	r3, r3, #4
 800abce:	4413      	add	r3, r2
 800abd0:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 800abd4:	681b      	ldr	r3, [r3, #0]
 800abd6:	0c1a      	lsrs	r2, r3, #16
 800abd8:	683b      	ldr	r3, [r7, #0]
 800abda:	3302      	adds	r3, #2
 800abdc:	b2d2      	uxtb	r2, r2
 800abde:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 800abe0:	68fb      	ldr	r3, [r7, #12]
 800abe2:	681a      	ldr	r2, [r3, #0]
 800abe4:	68bb      	ldr	r3, [r7, #8]
 800abe6:	011b      	lsls	r3, r3, #4
 800abe8:	4413      	add	r3, r2
 800abea:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 800abee:	681b      	ldr	r3, [r3, #0]
 800abf0:	0e1a      	lsrs	r2, r3, #24
 800abf2:	683b      	ldr	r3, [r7, #0]
 800abf4:	3303      	adds	r3, #3
 800abf6:	b2d2      	uxtb	r2, r2
 800abf8:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 800abfa:	68fb      	ldr	r3, [r7, #12]
 800abfc:	681a      	ldr	r2, [r3, #0]
 800abfe:	68bb      	ldr	r3, [r7, #8]
 800ac00:	011b      	lsls	r3, r3, #4
 800ac02:	4413      	add	r3, r2
 800ac04:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 800ac08:	681a      	ldr	r2, [r3, #0]
 800ac0a:	683b      	ldr	r3, [r7, #0]
 800ac0c:	3304      	adds	r3, #4
 800ac0e:	b2d2      	uxtb	r2, r2
 800ac10:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 800ac12:	68fb      	ldr	r3, [r7, #12]
 800ac14:	681a      	ldr	r2, [r3, #0]
 800ac16:	68bb      	ldr	r3, [r7, #8]
 800ac18:	011b      	lsls	r3, r3, #4
 800ac1a:	4413      	add	r3, r2
 800ac1c:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 800ac20:	681b      	ldr	r3, [r3, #0]
 800ac22:	0a1a      	lsrs	r2, r3, #8
 800ac24:	683b      	ldr	r3, [r7, #0]
 800ac26:	3305      	adds	r3, #5
 800ac28:	b2d2      	uxtb	r2, r2
 800ac2a:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 800ac2c:	68fb      	ldr	r3, [r7, #12]
 800ac2e:	681a      	ldr	r2, [r3, #0]
 800ac30:	68bb      	ldr	r3, [r7, #8]
 800ac32:	011b      	lsls	r3, r3, #4
 800ac34:	4413      	add	r3, r2
 800ac36:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 800ac3a:	681b      	ldr	r3, [r3, #0]
 800ac3c:	0c1a      	lsrs	r2, r3, #16
 800ac3e:	683b      	ldr	r3, [r7, #0]
 800ac40:	3306      	adds	r3, #6
 800ac42:	b2d2      	uxtb	r2, r2
 800ac44:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 800ac46:	68fb      	ldr	r3, [r7, #12]
 800ac48:	681a      	ldr	r2, [r3, #0]
 800ac4a:	68bb      	ldr	r3, [r7, #8]
 800ac4c:	011b      	lsls	r3, r3, #4
 800ac4e:	4413      	add	r3, r2
 800ac50:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 800ac54:	681b      	ldr	r3, [r3, #0]
 800ac56:	0e1a      	lsrs	r2, r3, #24
 800ac58:	683b      	ldr	r3, [r7, #0]
 800ac5a:	3307      	adds	r3, #7
 800ac5c:	b2d2      	uxtb	r2, r2
 800ac5e:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 800ac60:	68bb      	ldr	r3, [r7, #8]
 800ac62:	2b00      	cmp	r3, #0
 800ac64:	d108      	bne.n	800ac78 <HAL_CAN_GetRxMessage+0x1f6>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 800ac66:	68fb      	ldr	r3, [r7, #12]
 800ac68:	681b      	ldr	r3, [r3, #0]
 800ac6a:	68da      	ldr	r2, [r3, #12]
 800ac6c:	68fb      	ldr	r3, [r7, #12]
 800ac6e:	681b      	ldr	r3, [r3, #0]
 800ac70:	f042 0220 	orr.w	r2, r2, #32
 800ac74:	60da      	str	r2, [r3, #12]
 800ac76:	e007      	b.n	800ac88 <HAL_CAN_GetRxMessage+0x206>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 800ac78:	68fb      	ldr	r3, [r7, #12]
 800ac7a:	681b      	ldr	r3, [r3, #0]
 800ac7c:	691a      	ldr	r2, [r3, #16]
 800ac7e:	68fb      	ldr	r3, [r7, #12]
 800ac80:	681b      	ldr	r3, [r3, #0]
 800ac82:	f042 0220 	orr.w	r2, r2, #32
 800ac86:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 800ac88:	2300      	movs	r3, #0
 800ac8a:	e006      	b.n	800ac9a <HAL_CAN_GetRxMessage+0x218>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800ac8c:	68fb      	ldr	r3, [r7, #12]
 800ac8e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ac90:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 800ac94:	68fb      	ldr	r3, [r7, #12]
 800ac96:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 800ac98:	2301      	movs	r3, #1
  }
}
 800ac9a:	4618      	mov	r0, r3
 800ac9c:	371c      	adds	r7, #28
 800ac9e:	46bd      	mov	sp, r7
 800aca0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aca4:	4770      	bx	lr

0800aca6 <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 800aca6:	b480      	push	{r7}
 800aca8:	b085      	sub	sp, #20
 800acaa:	af00      	add	r7, sp, #0
 800acac:	6078      	str	r0, [r7, #4]
 800acae:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 800acb0:	687b      	ldr	r3, [r7, #4]
 800acb2:	f893 3020 	ldrb.w	r3, [r3, #32]
 800acb6:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 800acb8:	7bfb      	ldrb	r3, [r7, #15]
 800acba:	2b01      	cmp	r3, #1
 800acbc:	d002      	beq.n	800acc4 <HAL_CAN_ActivateNotification+0x1e>
 800acbe:	7bfb      	ldrb	r3, [r7, #15]
 800acc0:	2b02      	cmp	r3, #2
 800acc2:	d109      	bne.n	800acd8 <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 800acc4:	687b      	ldr	r3, [r7, #4]
 800acc6:	681b      	ldr	r3, [r3, #0]
 800acc8:	6959      	ldr	r1, [r3, #20]
 800acca:	687b      	ldr	r3, [r7, #4]
 800accc:	681b      	ldr	r3, [r3, #0]
 800acce:	683a      	ldr	r2, [r7, #0]
 800acd0:	430a      	orrs	r2, r1
 800acd2:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 800acd4:	2300      	movs	r3, #0
 800acd6:	e006      	b.n	800ace6 <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800acd8:	687b      	ldr	r3, [r7, #4]
 800acda:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800acdc:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 800ace0:	687b      	ldr	r3, [r7, #4]
 800ace2:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 800ace4:	2301      	movs	r3, #1
  }
}
 800ace6:	4618      	mov	r0, r3
 800ace8:	3714      	adds	r7, #20
 800acea:	46bd      	mov	sp, r7
 800acec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800acf0:	4770      	bx	lr

0800acf2 <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 800acf2:	b580      	push	{r7, lr}
 800acf4:	b08a      	sub	sp, #40	; 0x28
 800acf6:	af00      	add	r7, sp, #0
 800acf8:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 800acfa:	2300      	movs	r3, #0
 800acfc:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 800acfe:	687b      	ldr	r3, [r7, #4]
 800ad00:	681b      	ldr	r3, [r3, #0]
 800ad02:	695b      	ldr	r3, [r3, #20]
 800ad04:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 800ad06:	687b      	ldr	r3, [r7, #4]
 800ad08:	681b      	ldr	r3, [r3, #0]
 800ad0a:	685b      	ldr	r3, [r3, #4]
 800ad0c:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 800ad0e:	687b      	ldr	r3, [r7, #4]
 800ad10:	681b      	ldr	r3, [r3, #0]
 800ad12:	689b      	ldr	r3, [r3, #8]
 800ad14:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 800ad16:	687b      	ldr	r3, [r7, #4]
 800ad18:	681b      	ldr	r3, [r3, #0]
 800ad1a:	68db      	ldr	r3, [r3, #12]
 800ad1c:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 800ad1e:	687b      	ldr	r3, [r7, #4]
 800ad20:	681b      	ldr	r3, [r3, #0]
 800ad22:	691b      	ldr	r3, [r3, #16]
 800ad24:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 800ad26:	687b      	ldr	r3, [r7, #4]
 800ad28:	681b      	ldr	r3, [r3, #0]
 800ad2a:	699b      	ldr	r3, [r3, #24]
 800ad2c:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 800ad2e:	6a3b      	ldr	r3, [r7, #32]
 800ad30:	f003 0301 	and.w	r3, r3, #1
 800ad34:	2b00      	cmp	r3, #0
 800ad36:	d07c      	beq.n	800ae32 <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 800ad38:	69bb      	ldr	r3, [r7, #24]
 800ad3a:	f003 0301 	and.w	r3, r3, #1
 800ad3e:	2b00      	cmp	r3, #0
 800ad40:	d023      	beq.n	800ad8a <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 800ad42:	687b      	ldr	r3, [r7, #4]
 800ad44:	681b      	ldr	r3, [r3, #0]
 800ad46:	2201      	movs	r2, #1
 800ad48:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 800ad4a:	69bb      	ldr	r3, [r7, #24]
 800ad4c:	f003 0302 	and.w	r3, r3, #2
 800ad50:	2b00      	cmp	r3, #0
 800ad52:	d003      	beq.n	800ad5c <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 800ad54:	6878      	ldr	r0, [r7, #4]
 800ad56:	f000 f983 	bl	800b060 <HAL_CAN_TxMailbox0CompleteCallback>
 800ad5a:	e016      	b.n	800ad8a <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 800ad5c:	69bb      	ldr	r3, [r7, #24]
 800ad5e:	f003 0304 	and.w	r3, r3, #4
 800ad62:	2b00      	cmp	r3, #0
 800ad64:	d004      	beq.n	800ad70 <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 800ad66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ad68:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800ad6c:	627b      	str	r3, [r7, #36]	; 0x24
 800ad6e:	e00c      	b.n	800ad8a <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 800ad70:	69bb      	ldr	r3, [r7, #24]
 800ad72:	f003 0308 	and.w	r3, r3, #8
 800ad76:	2b00      	cmp	r3, #0
 800ad78:	d004      	beq.n	800ad84 <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 800ad7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ad7c:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800ad80:	627b      	str	r3, [r7, #36]	; 0x24
 800ad82:	e002      	b.n	800ad8a <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 800ad84:	6878      	ldr	r0, [r7, #4]
 800ad86:	f000 f989 	bl	800b09c <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 800ad8a:	69bb      	ldr	r3, [r7, #24]
 800ad8c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800ad90:	2b00      	cmp	r3, #0
 800ad92:	d024      	beq.n	800adde <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 800ad94:	687b      	ldr	r3, [r7, #4]
 800ad96:	681b      	ldr	r3, [r3, #0]
 800ad98:	f44f 7280 	mov.w	r2, #256	; 0x100
 800ad9c:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 800ad9e:	69bb      	ldr	r3, [r7, #24]
 800ada0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800ada4:	2b00      	cmp	r3, #0
 800ada6:	d003      	beq.n	800adb0 <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 800ada8:	6878      	ldr	r0, [r7, #4]
 800adaa:	f000 f963 	bl	800b074 <HAL_CAN_TxMailbox1CompleteCallback>
 800adae:	e016      	b.n	800adde <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 800adb0:	69bb      	ldr	r3, [r7, #24]
 800adb2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800adb6:	2b00      	cmp	r3, #0
 800adb8:	d004      	beq.n	800adc4 <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 800adba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800adbc:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800adc0:	627b      	str	r3, [r7, #36]	; 0x24
 800adc2:	e00c      	b.n	800adde <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 800adc4:	69bb      	ldr	r3, [r7, #24]
 800adc6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800adca:	2b00      	cmp	r3, #0
 800adcc:	d004      	beq.n	800add8 <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 800adce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800add0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800add4:	627b      	str	r3, [r7, #36]	; 0x24
 800add6:	e002      	b.n	800adde <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 800add8:	6878      	ldr	r0, [r7, #4]
 800adda:	f000 f969 	bl	800b0b0 <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 800adde:	69bb      	ldr	r3, [r7, #24]
 800ade0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800ade4:	2b00      	cmp	r3, #0
 800ade6:	d024      	beq.n	800ae32 <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 800ade8:	687b      	ldr	r3, [r7, #4]
 800adea:	681b      	ldr	r3, [r3, #0]
 800adec:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800adf0:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 800adf2:	69bb      	ldr	r3, [r7, #24]
 800adf4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800adf8:	2b00      	cmp	r3, #0
 800adfa:	d003      	beq.n	800ae04 <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 800adfc:	6878      	ldr	r0, [r7, #4]
 800adfe:	f000 f943 	bl	800b088 <HAL_CAN_TxMailbox2CompleteCallback>
 800ae02:	e016      	b.n	800ae32 <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 800ae04:	69bb      	ldr	r3, [r7, #24]
 800ae06:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800ae0a:	2b00      	cmp	r3, #0
 800ae0c:	d004      	beq.n	800ae18 <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 800ae0e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ae10:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800ae14:	627b      	str	r3, [r7, #36]	; 0x24
 800ae16:	e00c      	b.n	800ae32 <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 800ae18:	69bb      	ldr	r3, [r7, #24]
 800ae1a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800ae1e:	2b00      	cmp	r3, #0
 800ae20:	d004      	beq.n	800ae2c <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 800ae22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ae24:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800ae28:	627b      	str	r3, [r7, #36]	; 0x24
 800ae2a:	e002      	b.n	800ae32 <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 800ae2c:	6878      	ldr	r0, [r7, #4]
 800ae2e:	f000 f949 	bl	800b0c4 <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 800ae32:	6a3b      	ldr	r3, [r7, #32]
 800ae34:	f003 0308 	and.w	r3, r3, #8
 800ae38:	2b00      	cmp	r3, #0
 800ae3a:	d00c      	beq.n	800ae56 <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 800ae3c:	697b      	ldr	r3, [r7, #20]
 800ae3e:	f003 0310 	and.w	r3, r3, #16
 800ae42:	2b00      	cmp	r3, #0
 800ae44:	d007      	beq.n	800ae56 <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 800ae46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ae48:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800ae4c:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 800ae4e:	687b      	ldr	r3, [r7, #4]
 800ae50:	681b      	ldr	r3, [r3, #0]
 800ae52:	2210      	movs	r2, #16
 800ae54:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 800ae56:	6a3b      	ldr	r3, [r7, #32]
 800ae58:	f003 0304 	and.w	r3, r3, #4
 800ae5c:	2b00      	cmp	r3, #0
 800ae5e:	d00b      	beq.n	800ae78 <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 800ae60:	697b      	ldr	r3, [r7, #20]
 800ae62:	f003 0308 	and.w	r3, r3, #8
 800ae66:	2b00      	cmp	r3, #0
 800ae68:	d006      	beq.n	800ae78 <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 800ae6a:	687b      	ldr	r3, [r7, #4]
 800ae6c:	681b      	ldr	r3, [r3, #0]
 800ae6e:	2208      	movs	r2, #8
 800ae70:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 800ae72:	6878      	ldr	r0, [r7, #4]
 800ae74:	f000 f930 	bl	800b0d8 <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 800ae78:	6a3b      	ldr	r3, [r7, #32]
 800ae7a:	f003 0302 	and.w	r3, r3, #2
 800ae7e:	2b00      	cmp	r3, #0
 800ae80:	d009      	beq.n	800ae96 <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 800ae82:	687b      	ldr	r3, [r7, #4]
 800ae84:	681b      	ldr	r3, [r3, #0]
 800ae86:	68db      	ldr	r3, [r3, #12]
 800ae88:	f003 0303 	and.w	r3, r3, #3
 800ae8c:	2b00      	cmp	r3, #0
 800ae8e:	d002      	beq.n	800ae96 <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 800ae90:	6878      	ldr	r0, [r7, #4]
 800ae92:	f7fd fd4b 	bl	800892c <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 800ae96:	6a3b      	ldr	r3, [r7, #32]
 800ae98:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ae9c:	2b00      	cmp	r3, #0
 800ae9e:	d00c      	beq.n	800aeba <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 800aea0:	693b      	ldr	r3, [r7, #16]
 800aea2:	f003 0310 	and.w	r3, r3, #16
 800aea6:	2b00      	cmp	r3, #0
 800aea8:	d007      	beq.n	800aeba <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 800aeaa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aeac:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800aeb0:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 800aeb2:	687b      	ldr	r3, [r7, #4]
 800aeb4:	681b      	ldr	r3, [r3, #0]
 800aeb6:	2210      	movs	r2, #16
 800aeb8:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 800aeba:	6a3b      	ldr	r3, [r7, #32]
 800aebc:	f003 0320 	and.w	r3, r3, #32
 800aec0:	2b00      	cmp	r3, #0
 800aec2:	d00b      	beq.n	800aedc <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 800aec4:	693b      	ldr	r3, [r7, #16]
 800aec6:	f003 0308 	and.w	r3, r3, #8
 800aeca:	2b00      	cmp	r3, #0
 800aecc:	d006      	beq.n	800aedc <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 800aece:	687b      	ldr	r3, [r7, #4]
 800aed0:	681b      	ldr	r3, [r3, #0]
 800aed2:	2208      	movs	r2, #8
 800aed4:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 800aed6:	6878      	ldr	r0, [r7, #4]
 800aed8:	f000 f912 	bl	800b100 <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 800aedc:	6a3b      	ldr	r3, [r7, #32]
 800aede:	f003 0310 	and.w	r3, r3, #16
 800aee2:	2b00      	cmp	r3, #0
 800aee4:	d009      	beq.n	800aefa <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 800aee6:	687b      	ldr	r3, [r7, #4]
 800aee8:	681b      	ldr	r3, [r3, #0]
 800aeea:	691b      	ldr	r3, [r3, #16]
 800aeec:	f003 0303 	and.w	r3, r3, #3
 800aef0:	2b00      	cmp	r3, #0
 800aef2:	d002      	beq.n	800aefa <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 800aef4:	6878      	ldr	r0, [r7, #4]
 800aef6:	f000 f8f9 	bl	800b0ec <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 800aefa:	6a3b      	ldr	r3, [r7, #32]
 800aefc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800af00:	2b00      	cmp	r3, #0
 800af02:	d00b      	beq.n	800af1c <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 800af04:	69fb      	ldr	r3, [r7, #28]
 800af06:	f003 0310 	and.w	r3, r3, #16
 800af0a:	2b00      	cmp	r3, #0
 800af0c:	d006      	beq.n	800af1c <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 800af0e:	687b      	ldr	r3, [r7, #4]
 800af10:	681b      	ldr	r3, [r3, #0]
 800af12:	2210      	movs	r2, #16
 800af14:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 800af16:	6878      	ldr	r0, [r7, #4]
 800af18:	f000 f8fc 	bl	800b114 <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 800af1c:	6a3b      	ldr	r3, [r7, #32]
 800af1e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800af22:	2b00      	cmp	r3, #0
 800af24:	d00b      	beq.n	800af3e <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 800af26:	69fb      	ldr	r3, [r7, #28]
 800af28:	f003 0308 	and.w	r3, r3, #8
 800af2c:	2b00      	cmp	r3, #0
 800af2e:	d006      	beq.n	800af3e <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 800af30:	687b      	ldr	r3, [r7, #4]
 800af32:	681b      	ldr	r3, [r3, #0]
 800af34:	2208      	movs	r2, #8
 800af36:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 800af38:	6878      	ldr	r0, [r7, #4]
 800af3a:	f000 f8f5 	bl	800b128 <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 800af3e:	6a3b      	ldr	r3, [r7, #32]
 800af40:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800af44:	2b00      	cmp	r3, #0
 800af46:	d07b      	beq.n	800b040 <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 800af48:	69fb      	ldr	r3, [r7, #28]
 800af4a:	f003 0304 	and.w	r3, r3, #4
 800af4e:	2b00      	cmp	r3, #0
 800af50:	d072      	beq.n	800b038 <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 800af52:	6a3b      	ldr	r3, [r7, #32]
 800af54:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800af58:	2b00      	cmp	r3, #0
 800af5a:	d008      	beq.n	800af6e <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 800af5c:	68fb      	ldr	r3, [r7, #12]
 800af5e:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 800af62:	2b00      	cmp	r3, #0
 800af64:	d003      	beq.n	800af6e <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 800af66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800af68:	f043 0301 	orr.w	r3, r3, #1
 800af6c:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 800af6e:	6a3b      	ldr	r3, [r7, #32]
 800af70:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800af74:	2b00      	cmp	r3, #0
 800af76:	d008      	beq.n	800af8a <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 800af78:	68fb      	ldr	r3, [r7, #12]
 800af7a:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 800af7e:	2b00      	cmp	r3, #0
 800af80:	d003      	beq.n	800af8a <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 800af82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800af84:	f043 0302 	orr.w	r3, r3, #2
 800af88:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 800af8a:	6a3b      	ldr	r3, [r7, #32]
 800af8c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800af90:	2b00      	cmp	r3, #0
 800af92:	d008      	beq.n	800afa6 <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 800af94:	68fb      	ldr	r3, [r7, #12]
 800af96:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 800af9a:	2b00      	cmp	r3, #0
 800af9c:	d003      	beq.n	800afa6 <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 800af9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800afa0:	f043 0304 	orr.w	r3, r3, #4
 800afa4:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 800afa6:	6a3b      	ldr	r3, [r7, #32]
 800afa8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800afac:	2b00      	cmp	r3, #0
 800afae:	d043      	beq.n	800b038 <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 800afb0:	68fb      	ldr	r3, [r7, #12]
 800afb2:	f003 0370 	and.w	r3, r3, #112	; 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 800afb6:	2b00      	cmp	r3, #0
 800afb8:	d03e      	beq.n	800b038 <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 800afba:	68fb      	ldr	r3, [r7, #12]
 800afbc:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800afc0:	2b60      	cmp	r3, #96	; 0x60
 800afc2:	d02b      	beq.n	800b01c <HAL_CAN_IRQHandler+0x32a>
 800afc4:	2b60      	cmp	r3, #96	; 0x60
 800afc6:	d82e      	bhi.n	800b026 <HAL_CAN_IRQHandler+0x334>
 800afc8:	2b50      	cmp	r3, #80	; 0x50
 800afca:	d022      	beq.n	800b012 <HAL_CAN_IRQHandler+0x320>
 800afcc:	2b50      	cmp	r3, #80	; 0x50
 800afce:	d82a      	bhi.n	800b026 <HAL_CAN_IRQHandler+0x334>
 800afd0:	2b40      	cmp	r3, #64	; 0x40
 800afd2:	d019      	beq.n	800b008 <HAL_CAN_IRQHandler+0x316>
 800afd4:	2b40      	cmp	r3, #64	; 0x40
 800afd6:	d826      	bhi.n	800b026 <HAL_CAN_IRQHandler+0x334>
 800afd8:	2b30      	cmp	r3, #48	; 0x30
 800afda:	d010      	beq.n	800affe <HAL_CAN_IRQHandler+0x30c>
 800afdc:	2b30      	cmp	r3, #48	; 0x30
 800afde:	d822      	bhi.n	800b026 <HAL_CAN_IRQHandler+0x334>
 800afe0:	2b10      	cmp	r3, #16
 800afe2:	d002      	beq.n	800afea <HAL_CAN_IRQHandler+0x2f8>
 800afe4:	2b20      	cmp	r3, #32
 800afe6:	d005      	beq.n	800aff4 <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 800afe8:	e01d      	b.n	800b026 <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 800afea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800afec:	f043 0308 	orr.w	r3, r3, #8
 800aff0:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800aff2:	e019      	b.n	800b028 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 800aff4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aff6:	f043 0310 	orr.w	r3, r3, #16
 800affa:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800affc:	e014      	b.n	800b028 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 800affe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b000:	f043 0320 	orr.w	r3, r3, #32
 800b004:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800b006:	e00f      	b.n	800b028 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 800b008:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b00a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b00e:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800b010:	e00a      	b.n	800b028 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 800b012:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b014:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b018:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800b01a:	e005      	b.n	800b028 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 800b01c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b01e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800b022:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800b024:	e000      	b.n	800b028 <HAL_CAN_IRQHandler+0x336>
            break;
 800b026:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 800b028:	687b      	ldr	r3, [r7, #4]
 800b02a:	681b      	ldr	r3, [r3, #0]
 800b02c:	699a      	ldr	r2, [r3, #24]
 800b02e:	687b      	ldr	r3, [r7, #4]
 800b030:	681b      	ldr	r3, [r3, #0]
 800b032:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 800b036:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 800b038:	687b      	ldr	r3, [r7, #4]
 800b03a:	681b      	ldr	r3, [r3, #0]
 800b03c:	2204      	movs	r2, #4
 800b03e:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 800b040:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b042:	2b00      	cmp	r3, #0
 800b044:	d008      	beq.n	800b058 <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 800b046:	687b      	ldr	r3, [r7, #4]
 800b048:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800b04a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b04c:	431a      	orrs	r2, r3
 800b04e:	687b      	ldr	r3, [r7, #4]
 800b050:	625a      	str	r2, [r3, #36]	; 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 800b052:	6878      	ldr	r0, [r7, #4]
 800b054:	f000 f872 	bl	800b13c <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 800b058:	bf00      	nop
 800b05a:	3728      	adds	r7, #40	; 0x28
 800b05c:	46bd      	mov	sp, r7
 800b05e:	bd80      	pop	{r7, pc}

0800b060 <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 800b060:	b480      	push	{r7}
 800b062:	b083      	sub	sp, #12
 800b064:	af00      	add	r7, sp, #0
 800b066:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 800b068:	bf00      	nop
 800b06a:	370c      	adds	r7, #12
 800b06c:	46bd      	mov	sp, r7
 800b06e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b072:	4770      	bx	lr

0800b074 <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 800b074:	b480      	push	{r7}
 800b076:	b083      	sub	sp, #12
 800b078:	af00      	add	r7, sp, #0
 800b07a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 800b07c:	bf00      	nop
 800b07e:	370c      	adds	r7, #12
 800b080:	46bd      	mov	sp, r7
 800b082:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b086:	4770      	bx	lr

0800b088 <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 800b088:	b480      	push	{r7}
 800b08a:	b083      	sub	sp, #12
 800b08c:	af00      	add	r7, sp, #0
 800b08e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 800b090:	bf00      	nop
 800b092:	370c      	adds	r7, #12
 800b094:	46bd      	mov	sp, r7
 800b096:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b09a:	4770      	bx	lr

0800b09c <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 800b09c:	b480      	push	{r7}
 800b09e:	b083      	sub	sp, #12
 800b0a0:	af00      	add	r7, sp, #0
 800b0a2:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 800b0a4:	bf00      	nop
 800b0a6:	370c      	adds	r7, #12
 800b0a8:	46bd      	mov	sp, r7
 800b0aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0ae:	4770      	bx	lr

0800b0b0 <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 800b0b0:	b480      	push	{r7}
 800b0b2:	b083      	sub	sp, #12
 800b0b4:	af00      	add	r7, sp, #0
 800b0b6:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 800b0b8:	bf00      	nop
 800b0ba:	370c      	adds	r7, #12
 800b0bc:	46bd      	mov	sp, r7
 800b0be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0c2:	4770      	bx	lr

0800b0c4 <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 800b0c4:	b480      	push	{r7}
 800b0c6:	b083      	sub	sp, #12
 800b0c8:	af00      	add	r7, sp, #0
 800b0ca:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 800b0cc:	bf00      	nop
 800b0ce:	370c      	adds	r7, #12
 800b0d0:	46bd      	mov	sp, r7
 800b0d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0d6:	4770      	bx	lr

0800b0d8 <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 800b0d8:	b480      	push	{r7}
 800b0da:	b083      	sub	sp, #12
 800b0dc:	af00      	add	r7, sp, #0
 800b0de:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 800b0e0:	bf00      	nop
 800b0e2:	370c      	adds	r7, #12
 800b0e4:	46bd      	mov	sp, r7
 800b0e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0ea:	4770      	bx	lr

0800b0ec <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 800b0ec:	b480      	push	{r7}
 800b0ee:	b083      	sub	sp, #12
 800b0f0:	af00      	add	r7, sp, #0
 800b0f2:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 800b0f4:	bf00      	nop
 800b0f6:	370c      	adds	r7, #12
 800b0f8:	46bd      	mov	sp, r7
 800b0fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0fe:	4770      	bx	lr

0800b100 <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 800b100:	b480      	push	{r7}
 800b102:	b083      	sub	sp, #12
 800b104:	af00      	add	r7, sp, #0
 800b106:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 800b108:	bf00      	nop
 800b10a:	370c      	adds	r7, #12
 800b10c:	46bd      	mov	sp, r7
 800b10e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b112:	4770      	bx	lr

0800b114 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 800b114:	b480      	push	{r7}
 800b116:	b083      	sub	sp, #12
 800b118:	af00      	add	r7, sp, #0
 800b11a:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 800b11c:	bf00      	nop
 800b11e:	370c      	adds	r7, #12
 800b120:	46bd      	mov	sp, r7
 800b122:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b126:	4770      	bx	lr

0800b128 <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 800b128:	b480      	push	{r7}
 800b12a:	b083      	sub	sp, #12
 800b12c:	af00      	add	r7, sp, #0
 800b12e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 800b130:	bf00      	nop
 800b132:	370c      	adds	r7, #12
 800b134:	46bd      	mov	sp, r7
 800b136:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b13a:	4770      	bx	lr

0800b13c <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 800b13c:	b480      	push	{r7}
 800b13e:	b083      	sub	sp, #12
 800b140:	af00      	add	r7, sp, #0
 800b142:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 800b144:	bf00      	nop
 800b146:	370c      	adds	r7, #12
 800b148:	46bd      	mov	sp, r7
 800b14a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b14e:	4770      	bx	lr

0800b150 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800b150:	b480      	push	{r7}
 800b152:	b085      	sub	sp, #20
 800b154:	af00      	add	r7, sp, #0
 800b156:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800b158:	687b      	ldr	r3, [r7, #4]
 800b15a:	f003 0307 	and.w	r3, r3, #7
 800b15e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800b160:	4b0c      	ldr	r3, [pc, #48]	; (800b194 <__NVIC_SetPriorityGrouping+0x44>)
 800b162:	68db      	ldr	r3, [r3, #12]
 800b164:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800b166:	68ba      	ldr	r2, [r7, #8]
 800b168:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800b16c:	4013      	ands	r3, r2
 800b16e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800b170:	68fb      	ldr	r3, [r7, #12]
 800b172:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800b174:	68bb      	ldr	r3, [r7, #8]
 800b176:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800b178:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800b17c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800b180:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800b182:	4a04      	ldr	r2, [pc, #16]	; (800b194 <__NVIC_SetPriorityGrouping+0x44>)
 800b184:	68bb      	ldr	r3, [r7, #8]
 800b186:	60d3      	str	r3, [r2, #12]
}
 800b188:	bf00      	nop
 800b18a:	3714      	adds	r7, #20
 800b18c:	46bd      	mov	sp, r7
 800b18e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b192:	4770      	bx	lr
 800b194:	e000ed00 	.word	0xe000ed00

0800b198 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800b198:	b480      	push	{r7}
 800b19a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800b19c:	4b04      	ldr	r3, [pc, #16]	; (800b1b0 <__NVIC_GetPriorityGrouping+0x18>)
 800b19e:	68db      	ldr	r3, [r3, #12]
 800b1a0:	0a1b      	lsrs	r3, r3, #8
 800b1a2:	f003 0307 	and.w	r3, r3, #7
}
 800b1a6:	4618      	mov	r0, r3
 800b1a8:	46bd      	mov	sp, r7
 800b1aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1ae:	4770      	bx	lr
 800b1b0:	e000ed00 	.word	0xe000ed00

0800b1b4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800b1b4:	b480      	push	{r7}
 800b1b6:	b083      	sub	sp, #12
 800b1b8:	af00      	add	r7, sp, #0
 800b1ba:	4603      	mov	r3, r0
 800b1bc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800b1be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800b1c2:	2b00      	cmp	r3, #0
 800b1c4:	db0b      	blt.n	800b1de <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800b1c6:	79fb      	ldrb	r3, [r7, #7]
 800b1c8:	f003 021f 	and.w	r2, r3, #31
 800b1cc:	4907      	ldr	r1, [pc, #28]	; (800b1ec <__NVIC_EnableIRQ+0x38>)
 800b1ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800b1d2:	095b      	lsrs	r3, r3, #5
 800b1d4:	2001      	movs	r0, #1
 800b1d6:	fa00 f202 	lsl.w	r2, r0, r2
 800b1da:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800b1de:	bf00      	nop
 800b1e0:	370c      	adds	r7, #12
 800b1e2:	46bd      	mov	sp, r7
 800b1e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1e8:	4770      	bx	lr
 800b1ea:	bf00      	nop
 800b1ec:	e000e100 	.word	0xe000e100

0800b1f0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800b1f0:	b480      	push	{r7}
 800b1f2:	b083      	sub	sp, #12
 800b1f4:	af00      	add	r7, sp, #0
 800b1f6:	4603      	mov	r3, r0
 800b1f8:	6039      	str	r1, [r7, #0]
 800b1fa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800b1fc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800b200:	2b00      	cmp	r3, #0
 800b202:	db0a      	blt.n	800b21a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800b204:	683b      	ldr	r3, [r7, #0]
 800b206:	b2da      	uxtb	r2, r3
 800b208:	490c      	ldr	r1, [pc, #48]	; (800b23c <__NVIC_SetPriority+0x4c>)
 800b20a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800b20e:	0112      	lsls	r2, r2, #4
 800b210:	b2d2      	uxtb	r2, r2
 800b212:	440b      	add	r3, r1
 800b214:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800b218:	e00a      	b.n	800b230 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800b21a:	683b      	ldr	r3, [r7, #0]
 800b21c:	b2da      	uxtb	r2, r3
 800b21e:	4908      	ldr	r1, [pc, #32]	; (800b240 <__NVIC_SetPriority+0x50>)
 800b220:	79fb      	ldrb	r3, [r7, #7]
 800b222:	f003 030f 	and.w	r3, r3, #15
 800b226:	3b04      	subs	r3, #4
 800b228:	0112      	lsls	r2, r2, #4
 800b22a:	b2d2      	uxtb	r2, r2
 800b22c:	440b      	add	r3, r1
 800b22e:	761a      	strb	r2, [r3, #24]
}
 800b230:	bf00      	nop
 800b232:	370c      	adds	r7, #12
 800b234:	46bd      	mov	sp, r7
 800b236:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b23a:	4770      	bx	lr
 800b23c:	e000e100 	.word	0xe000e100
 800b240:	e000ed00 	.word	0xe000ed00

0800b244 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800b244:	b480      	push	{r7}
 800b246:	b089      	sub	sp, #36	; 0x24
 800b248:	af00      	add	r7, sp, #0
 800b24a:	60f8      	str	r0, [r7, #12]
 800b24c:	60b9      	str	r1, [r7, #8]
 800b24e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800b250:	68fb      	ldr	r3, [r7, #12]
 800b252:	f003 0307 	and.w	r3, r3, #7
 800b256:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800b258:	69fb      	ldr	r3, [r7, #28]
 800b25a:	f1c3 0307 	rsb	r3, r3, #7
 800b25e:	2b04      	cmp	r3, #4
 800b260:	bf28      	it	cs
 800b262:	2304      	movcs	r3, #4
 800b264:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800b266:	69fb      	ldr	r3, [r7, #28]
 800b268:	3304      	adds	r3, #4
 800b26a:	2b06      	cmp	r3, #6
 800b26c:	d902      	bls.n	800b274 <NVIC_EncodePriority+0x30>
 800b26e:	69fb      	ldr	r3, [r7, #28]
 800b270:	3b03      	subs	r3, #3
 800b272:	e000      	b.n	800b276 <NVIC_EncodePriority+0x32>
 800b274:	2300      	movs	r3, #0
 800b276:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800b278:	f04f 32ff 	mov.w	r2, #4294967295
 800b27c:	69bb      	ldr	r3, [r7, #24]
 800b27e:	fa02 f303 	lsl.w	r3, r2, r3
 800b282:	43da      	mvns	r2, r3
 800b284:	68bb      	ldr	r3, [r7, #8]
 800b286:	401a      	ands	r2, r3
 800b288:	697b      	ldr	r3, [r7, #20]
 800b28a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800b28c:	f04f 31ff 	mov.w	r1, #4294967295
 800b290:	697b      	ldr	r3, [r7, #20]
 800b292:	fa01 f303 	lsl.w	r3, r1, r3
 800b296:	43d9      	mvns	r1, r3
 800b298:	687b      	ldr	r3, [r7, #4]
 800b29a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800b29c:	4313      	orrs	r3, r2
         );
}
 800b29e:	4618      	mov	r0, r3
 800b2a0:	3724      	adds	r7, #36	; 0x24
 800b2a2:	46bd      	mov	sp, r7
 800b2a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2a8:	4770      	bx	lr
	...

0800b2ac <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800b2ac:	b580      	push	{r7, lr}
 800b2ae:	b082      	sub	sp, #8
 800b2b0:	af00      	add	r7, sp, #0
 800b2b2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800b2b4:	687b      	ldr	r3, [r7, #4]
 800b2b6:	3b01      	subs	r3, #1
 800b2b8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800b2bc:	d301      	bcc.n	800b2c2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800b2be:	2301      	movs	r3, #1
 800b2c0:	e00f      	b.n	800b2e2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800b2c2:	4a0a      	ldr	r2, [pc, #40]	; (800b2ec <SysTick_Config+0x40>)
 800b2c4:	687b      	ldr	r3, [r7, #4]
 800b2c6:	3b01      	subs	r3, #1
 800b2c8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800b2ca:	210f      	movs	r1, #15
 800b2cc:	f04f 30ff 	mov.w	r0, #4294967295
 800b2d0:	f7ff ff8e 	bl	800b1f0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800b2d4:	4b05      	ldr	r3, [pc, #20]	; (800b2ec <SysTick_Config+0x40>)
 800b2d6:	2200      	movs	r2, #0
 800b2d8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800b2da:	4b04      	ldr	r3, [pc, #16]	; (800b2ec <SysTick_Config+0x40>)
 800b2dc:	2207      	movs	r2, #7
 800b2de:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800b2e0:	2300      	movs	r3, #0
}
 800b2e2:	4618      	mov	r0, r3
 800b2e4:	3708      	adds	r7, #8
 800b2e6:	46bd      	mov	sp, r7
 800b2e8:	bd80      	pop	{r7, pc}
 800b2ea:	bf00      	nop
 800b2ec:	e000e010 	.word	0xe000e010

0800b2f0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800b2f0:	b580      	push	{r7, lr}
 800b2f2:	b082      	sub	sp, #8
 800b2f4:	af00      	add	r7, sp, #0
 800b2f6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800b2f8:	6878      	ldr	r0, [r7, #4]
 800b2fa:	f7ff ff29 	bl	800b150 <__NVIC_SetPriorityGrouping>
}
 800b2fe:	bf00      	nop
 800b300:	3708      	adds	r7, #8
 800b302:	46bd      	mov	sp, r7
 800b304:	bd80      	pop	{r7, pc}

0800b306 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800b306:	b580      	push	{r7, lr}
 800b308:	b086      	sub	sp, #24
 800b30a:	af00      	add	r7, sp, #0
 800b30c:	4603      	mov	r3, r0
 800b30e:	60b9      	str	r1, [r7, #8]
 800b310:	607a      	str	r2, [r7, #4]
 800b312:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800b314:	2300      	movs	r3, #0
 800b316:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800b318:	f7ff ff3e 	bl	800b198 <__NVIC_GetPriorityGrouping>
 800b31c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800b31e:	687a      	ldr	r2, [r7, #4]
 800b320:	68b9      	ldr	r1, [r7, #8]
 800b322:	6978      	ldr	r0, [r7, #20]
 800b324:	f7ff ff8e 	bl	800b244 <NVIC_EncodePriority>
 800b328:	4602      	mov	r2, r0
 800b32a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800b32e:	4611      	mov	r1, r2
 800b330:	4618      	mov	r0, r3
 800b332:	f7ff ff5d 	bl	800b1f0 <__NVIC_SetPriority>
}
 800b336:	bf00      	nop
 800b338:	3718      	adds	r7, #24
 800b33a:	46bd      	mov	sp, r7
 800b33c:	bd80      	pop	{r7, pc}

0800b33e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800b33e:	b580      	push	{r7, lr}
 800b340:	b082      	sub	sp, #8
 800b342:	af00      	add	r7, sp, #0
 800b344:	4603      	mov	r3, r0
 800b346:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800b348:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800b34c:	4618      	mov	r0, r3
 800b34e:	f7ff ff31 	bl	800b1b4 <__NVIC_EnableIRQ>
}
 800b352:	bf00      	nop
 800b354:	3708      	adds	r7, #8
 800b356:	46bd      	mov	sp, r7
 800b358:	bd80      	pop	{r7, pc}

0800b35a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800b35a:	b580      	push	{r7, lr}
 800b35c:	b082      	sub	sp, #8
 800b35e:	af00      	add	r7, sp, #0
 800b360:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800b362:	6878      	ldr	r0, [r7, #4]
 800b364:	f7ff ffa2 	bl	800b2ac <SysTick_Config>
 800b368:	4603      	mov	r3, r0
}
 800b36a:	4618      	mov	r0, r3
 800b36c:	3708      	adds	r7, #8
 800b36e:	46bd      	mov	sp, r7
 800b370:	bd80      	pop	{r7, pc}
	...

0800b374 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800b374:	b580      	push	{r7, lr}
 800b376:	b086      	sub	sp, #24
 800b378:	af00      	add	r7, sp, #0
 800b37a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 800b37c:	2300      	movs	r3, #0
 800b37e:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 800b380:	f7ff f878 	bl	800a474 <HAL_GetTick>
 800b384:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800b386:	687b      	ldr	r3, [r7, #4]
 800b388:	2b00      	cmp	r3, #0
 800b38a:	d101      	bne.n	800b390 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 800b38c:	2301      	movs	r3, #1
 800b38e:	e099      	b.n	800b4c4 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800b390:	687b      	ldr	r3, [r7, #4]
 800b392:	2202      	movs	r2, #2
 800b394:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 800b398:	687b      	ldr	r3, [r7, #4]
 800b39a:	2200      	movs	r2, #0
 800b39c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 800b3a0:	687b      	ldr	r3, [r7, #4]
 800b3a2:	681b      	ldr	r3, [r3, #0]
 800b3a4:	681a      	ldr	r2, [r3, #0]
 800b3a6:	687b      	ldr	r3, [r7, #4]
 800b3a8:	681b      	ldr	r3, [r3, #0]
 800b3aa:	f022 0201 	bic.w	r2, r2, #1
 800b3ae:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800b3b0:	e00f      	b.n	800b3d2 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800b3b2:	f7ff f85f 	bl	800a474 <HAL_GetTick>
 800b3b6:	4602      	mov	r2, r0
 800b3b8:	693b      	ldr	r3, [r7, #16]
 800b3ba:	1ad3      	subs	r3, r2, r3
 800b3bc:	2b05      	cmp	r3, #5
 800b3be:	d908      	bls.n	800b3d2 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800b3c0:	687b      	ldr	r3, [r7, #4]
 800b3c2:	2220      	movs	r2, #32
 800b3c4:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800b3c6:	687b      	ldr	r3, [r7, #4]
 800b3c8:	2203      	movs	r2, #3
 800b3ca:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 800b3ce:	2303      	movs	r3, #3
 800b3d0:	e078      	b.n	800b4c4 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800b3d2:	687b      	ldr	r3, [r7, #4]
 800b3d4:	681b      	ldr	r3, [r3, #0]
 800b3d6:	681b      	ldr	r3, [r3, #0]
 800b3d8:	f003 0301 	and.w	r3, r3, #1
 800b3dc:	2b00      	cmp	r3, #0
 800b3de:	d1e8      	bne.n	800b3b2 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 800b3e0:	687b      	ldr	r3, [r7, #4]
 800b3e2:	681b      	ldr	r3, [r3, #0]
 800b3e4:	681b      	ldr	r3, [r3, #0]
 800b3e6:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 800b3e8:	697a      	ldr	r2, [r7, #20]
 800b3ea:	4b38      	ldr	r3, [pc, #224]	; (800b4cc <HAL_DMA_Init+0x158>)
 800b3ec:	4013      	ands	r3, r2
 800b3ee:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800b3f0:	687b      	ldr	r3, [r7, #4]
 800b3f2:	685a      	ldr	r2, [r3, #4]
 800b3f4:	687b      	ldr	r3, [r7, #4]
 800b3f6:	689b      	ldr	r3, [r3, #8]
 800b3f8:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800b3fa:	687b      	ldr	r3, [r7, #4]
 800b3fc:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800b3fe:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800b400:	687b      	ldr	r3, [r7, #4]
 800b402:	691b      	ldr	r3, [r3, #16]
 800b404:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800b406:	687b      	ldr	r3, [r7, #4]
 800b408:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800b40a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800b40c:	687b      	ldr	r3, [r7, #4]
 800b40e:	699b      	ldr	r3, [r3, #24]
 800b410:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800b412:	687b      	ldr	r3, [r7, #4]
 800b414:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800b416:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800b418:	687b      	ldr	r3, [r7, #4]
 800b41a:	6a1b      	ldr	r3, [r3, #32]
 800b41c:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800b41e:	697a      	ldr	r2, [r7, #20]
 800b420:	4313      	orrs	r3, r2
 800b422:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800b424:	687b      	ldr	r3, [r7, #4]
 800b426:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b428:	2b04      	cmp	r3, #4
 800b42a:	d107      	bne.n	800b43c <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 800b42c:	687b      	ldr	r3, [r7, #4]
 800b42e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b430:	687b      	ldr	r3, [r7, #4]
 800b432:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b434:	4313      	orrs	r3, r2
 800b436:	697a      	ldr	r2, [r7, #20]
 800b438:	4313      	orrs	r3, r2
 800b43a:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 800b43c:	687b      	ldr	r3, [r7, #4]
 800b43e:	681b      	ldr	r3, [r3, #0]
 800b440:	697a      	ldr	r2, [r7, #20]
 800b442:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 800b444:	687b      	ldr	r3, [r7, #4]
 800b446:	681b      	ldr	r3, [r3, #0]
 800b448:	695b      	ldr	r3, [r3, #20]
 800b44a:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 800b44c:	697b      	ldr	r3, [r7, #20]
 800b44e:	f023 0307 	bic.w	r3, r3, #7
 800b452:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 800b454:	687b      	ldr	r3, [r7, #4]
 800b456:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b458:	697a      	ldr	r2, [r7, #20]
 800b45a:	4313      	orrs	r3, r2
 800b45c:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800b45e:	687b      	ldr	r3, [r7, #4]
 800b460:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b462:	2b04      	cmp	r3, #4
 800b464:	d117      	bne.n	800b496 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800b466:	687b      	ldr	r3, [r7, #4]
 800b468:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b46a:	697a      	ldr	r2, [r7, #20]
 800b46c:	4313      	orrs	r3, r2
 800b46e:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 800b470:	687b      	ldr	r3, [r7, #4]
 800b472:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b474:	2b00      	cmp	r3, #0
 800b476:	d00e      	beq.n	800b496 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 800b478:	6878      	ldr	r0, [r7, #4]
 800b47a:	f000 fadf 	bl	800ba3c <DMA_CheckFifoParam>
 800b47e:	4603      	mov	r3, r0
 800b480:	2b00      	cmp	r3, #0
 800b482:	d008      	beq.n	800b496 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800b484:	687b      	ldr	r3, [r7, #4]
 800b486:	2240      	movs	r2, #64	; 0x40
 800b488:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800b48a:	687b      	ldr	r3, [r7, #4]
 800b48c:	2201      	movs	r2, #1
 800b48e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 800b492:	2301      	movs	r3, #1
 800b494:	e016      	b.n	800b4c4 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800b496:	687b      	ldr	r3, [r7, #4]
 800b498:	681b      	ldr	r3, [r3, #0]
 800b49a:	697a      	ldr	r2, [r7, #20]
 800b49c:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800b49e:	6878      	ldr	r0, [r7, #4]
 800b4a0:	f000 fa96 	bl	800b9d0 <DMA_CalcBaseAndBitshift>
 800b4a4:	4603      	mov	r3, r0
 800b4a6:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 800b4a8:	687b      	ldr	r3, [r7, #4]
 800b4aa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800b4ac:	223f      	movs	r2, #63	; 0x3f
 800b4ae:	409a      	lsls	r2, r3
 800b4b0:	68fb      	ldr	r3, [r7, #12]
 800b4b2:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800b4b4:	687b      	ldr	r3, [r7, #4]
 800b4b6:	2200      	movs	r2, #0
 800b4b8:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800b4ba:	687b      	ldr	r3, [r7, #4]
 800b4bc:	2201      	movs	r2, #1
 800b4be:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 800b4c2:	2300      	movs	r3, #0
}
 800b4c4:	4618      	mov	r0, r3
 800b4c6:	3718      	adds	r7, #24
 800b4c8:	46bd      	mov	sp, r7
 800b4ca:	bd80      	pop	{r7, pc}
 800b4cc:	f010803f 	.word	0xf010803f

0800b4d0 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800b4d0:	b580      	push	{r7, lr}
 800b4d2:	b086      	sub	sp, #24
 800b4d4:	af00      	add	r7, sp, #0
 800b4d6:	60f8      	str	r0, [r7, #12]
 800b4d8:	60b9      	str	r1, [r7, #8]
 800b4da:	607a      	str	r2, [r7, #4]
 800b4dc:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800b4de:	2300      	movs	r3, #0
 800b4e0:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800b4e2:	68fb      	ldr	r3, [r7, #12]
 800b4e4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b4e6:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 800b4e8:	68fb      	ldr	r3, [r7, #12]
 800b4ea:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800b4ee:	2b01      	cmp	r3, #1
 800b4f0:	d101      	bne.n	800b4f6 <HAL_DMA_Start_IT+0x26>
 800b4f2:	2302      	movs	r3, #2
 800b4f4:	e040      	b.n	800b578 <HAL_DMA_Start_IT+0xa8>
 800b4f6:	68fb      	ldr	r3, [r7, #12]
 800b4f8:	2201      	movs	r2, #1
 800b4fa:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800b4fe:	68fb      	ldr	r3, [r7, #12]
 800b500:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800b504:	b2db      	uxtb	r3, r3
 800b506:	2b01      	cmp	r3, #1
 800b508:	d12f      	bne.n	800b56a <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800b50a:	68fb      	ldr	r3, [r7, #12]
 800b50c:	2202      	movs	r2, #2
 800b50e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800b512:	68fb      	ldr	r3, [r7, #12]
 800b514:	2200      	movs	r2, #0
 800b516:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800b518:	683b      	ldr	r3, [r7, #0]
 800b51a:	687a      	ldr	r2, [r7, #4]
 800b51c:	68b9      	ldr	r1, [r7, #8]
 800b51e:	68f8      	ldr	r0, [r7, #12]
 800b520:	f000 fa28 	bl	800b974 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800b524:	68fb      	ldr	r3, [r7, #12]
 800b526:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800b528:	223f      	movs	r2, #63	; 0x3f
 800b52a:	409a      	lsls	r2, r3
 800b52c:	693b      	ldr	r3, [r7, #16]
 800b52e:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 800b530:	68fb      	ldr	r3, [r7, #12]
 800b532:	681b      	ldr	r3, [r3, #0]
 800b534:	681a      	ldr	r2, [r3, #0]
 800b536:	68fb      	ldr	r3, [r7, #12]
 800b538:	681b      	ldr	r3, [r3, #0]
 800b53a:	f042 0216 	orr.w	r2, r2, #22
 800b53e:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 800b540:	68fb      	ldr	r3, [r7, #12]
 800b542:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b544:	2b00      	cmp	r3, #0
 800b546:	d007      	beq.n	800b558 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 800b548:	68fb      	ldr	r3, [r7, #12]
 800b54a:	681b      	ldr	r3, [r3, #0]
 800b54c:	681a      	ldr	r2, [r3, #0]
 800b54e:	68fb      	ldr	r3, [r7, #12]
 800b550:	681b      	ldr	r3, [r3, #0]
 800b552:	f042 0208 	orr.w	r2, r2, #8
 800b556:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800b558:	68fb      	ldr	r3, [r7, #12]
 800b55a:	681b      	ldr	r3, [r3, #0]
 800b55c:	681a      	ldr	r2, [r3, #0]
 800b55e:	68fb      	ldr	r3, [r7, #12]
 800b560:	681b      	ldr	r3, [r3, #0]
 800b562:	f042 0201 	orr.w	r2, r2, #1
 800b566:	601a      	str	r2, [r3, #0]
 800b568:	e005      	b.n	800b576 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 800b56a:	68fb      	ldr	r3, [r7, #12]
 800b56c:	2200      	movs	r2, #0
 800b56e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800b572:	2302      	movs	r3, #2
 800b574:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 800b576:	7dfb      	ldrb	r3, [r7, #23]
}
 800b578:	4618      	mov	r0, r3
 800b57a:	3718      	adds	r7, #24
 800b57c:	46bd      	mov	sp, r7
 800b57e:	bd80      	pop	{r7, pc}

0800b580 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800b580:	b580      	push	{r7, lr}
 800b582:	b084      	sub	sp, #16
 800b584:	af00      	add	r7, sp, #0
 800b586:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800b588:	687b      	ldr	r3, [r7, #4]
 800b58a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b58c:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 800b58e:	f7fe ff71 	bl	800a474 <HAL_GetTick>
 800b592:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800b594:	687b      	ldr	r3, [r7, #4]
 800b596:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800b59a:	b2db      	uxtb	r3, r3
 800b59c:	2b02      	cmp	r3, #2
 800b59e:	d008      	beq.n	800b5b2 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800b5a0:	687b      	ldr	r3, [r7, #4]
 800b5a2:	2280      	movs	r2, #128	; 0x80
 800b5a4:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800b5a6:	687b      	ldr	r3, [r7, #4]
 800b5a8:	2200      	movs	r2, #0
 800b5aa:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 800b5ae:	2301      	movs	r3, #1
 800b5b0:	e052      	b.n	800b658 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800b5b2:	687b      	ldr	r3, [r7, #4]
 800b5b4:	681b      	ldr	r3, [r3, #0]
 800b5b6:	681a      	ldr	r2, [r3, #0]
 800b5b8:	687b      	ldr	r3, [r7, #4]
 800b5ba:	681b      	ldr	r3, [r3, #0]
 800b5bc:	f022 0216 	bic.w	r2, r2, #22
 800b5c0:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 800b5c2:	687b      	ldr	r3, [r7, #4]
 800b5c4:	681b      	ldr	r3, [r3, #0]
 800b5c6:	695a      	ldr	r2, [r3, #20]
 800b5c8:	687b      	ldr	r3, [r7, #4]
 800b5ca:	681b      	ldr	r3, [r3, #0]
 800b5cc:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800b5d0:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800b5d2:	687b      	ldr	r3, [r7, #4]
 800b5d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b5d6:	2b00      	cmp	r3, #0
 800b5d8:	d103      	bne.n	800b5e2 <HAL_DMA_Abort+0x62>
 800b5da:	687b      	ldr	r3, [r7, #4]
 800b5dc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800b5de:	2b00      	cmp	r3, #0
 800b5e0:	d007      	beq.n	800b5f2 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 800b5e2:	687b      	ldr	r3, [r7, #4]
 800b5e4:	681b      	ldr	r3, [r3, #0]
 800b5e6:	681a      	ldr	r2, [r3, #0]
 800b5e8:	687b      	ldr	r3, [r7, #4]
 800b5ea:	681b      	ldr	r3, [r3, #0]
 800b5ec:	f022 0208 	bic.w	r2, r2, #8
 800b5f0:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800b5f2:	687b      	ldr	r3, [r7, #4]
 800b5f4:	681b      	ldr	r3, [r3, #0]
 800b5f6:	681a      	ldr	r2, [r3, #0]
 800b5f8:	687b      	ldr	r3, [r7, #4]
 800b5fa:	681b      	ldr	r3, [r3, #0]
 800b5fc:	f022 0201 	bic.w	r2, r2, #1
 800b600:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800b602:	e013      	b.n	800b62c <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800b604:	f7fe ff36 	bl	800a474 <HAL_GetTick>
 800b608:	4602      	mov	r2, r0
 800b60a:	68bb      	ldr	r3, [r7, #8]
 800b60c:	1ad3      	subs	r3, r2, r3
 800b60e:	2b05      	cmp	r3, #5
 800b610:	d90c      	bls.n	800b62c <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800b612:	687b      	ldr	r3, [r7, #4]
 800b614:	2220      	movs	r2, #32
 800b616:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 800b618:	687b      	ldr	r3, [r7, #4]
 800b61a:	2203      	movs	r2, #3
 800b61c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800b620:	687b      	ldr	r3, [r7, #4]
 800b622:	2200      	movs	r2, #0
 800b624:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 800b628:	2303      	movs	r3, #3
 800b62a:	e015      	b.n	800b658 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800b62c:	687b      	ldr	r3, [r7, #4]
 800b62e:	681b      	ldr	r3, [r3, #0]
 800b630:	681b      	ldr	r3, [r3, #0]
 800b632:	f003 0301 	and.w	r3, r3, #1
 800b636:	2b00      	cmp	r3, #0
 800b638:	d1e4      	bne.n	800b604 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800b63a:	687b      	ldr	r3, [r7, #4]
 800b63c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800b63e:	223f      	movs	r2, #63	; 0x3f
 800b640:	409a      	lsls	r2, r3
 800b642:	68fb      	ldr	r3, [r7, #12]
 800b644:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 800b646:	687b      	ldr	r3, [r7, #4]
 800b648:	2201      	movs	r2, #1
 800b64a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800b64e:	687b      	ldr	r3, [r7, #4]
 800b650:	2200      	movs	r2, #0
 800b652:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 800b656:	2300      	movs	r3, #0
}
 800b658:	4618      	mov	r0, r3
 800b65a:	3710      	adds	r7, #16
 800b65c:	46bd      	mov	sp, r7
 800b65e:	bd80      	pop	{r7, pc}

0800b660 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800b660:	b580      	push	{r7, lr}
 800b662:	b086      	sub	sp, #24
 800b664:	af00      	add	r7, sp, #0
 800b666:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 800b668:	2300      	movs	r3, #0
 800b66a:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 800b66c:	4b92      	ldr	r3, [pc, #584]	; (800b8b8 <HAL_DMA_IRQHandler+0x258>)
 800b66e:	681b      	ldr	r3, [r3, #0]
 800b670:	4a92      	ldr	r2, [pc, #584]	; (800b8bc <HAL_DMA_IRQHandler+0x25c>)
 800b672:	fba2 2303 	umull	r2, r3, r2, r3
 800b676:	0a9b      	lsrs	r3, r3, #10
 800b678:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800b67a:	687b      	ldr	r3, [r7, #4]
 800b67c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b67e:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 800b680:	693b      	ldr	r3, [r7, #16]
 800b682:	681b      	ldr	r3, [r3, #0]
 800b684:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800b686:	687b      	ldr	r3, [r7, #4]
 800b688:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800b68a:	2208      	movs	r2, #8
 800b68c:	409a      	lsls	r2, r3
 800b68e:	68fb      	ldr	r3, [r7, #12]
 800b690:	4013      	ands	r3, r2
 800b692:	2b00      	cmp	r3, #0
 800b694:	d01a      	beq.n	800b6cc <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800b696:	687b      	ldr	r3, [r7, #4]
 800b698:	681b      	ldr	r3, [r3, #0]
 800b69a:	681b      	ldr	r3, [r3, #0]
 800b69c:	f003 0304 	and.w	r3, r3, #4
 800b6a0:	2b00      	cmp	r3, #0
 800b6a2:	d013      	beq.n	800b6cc <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 800b6a4:	687b      	ldr	r3, [r7, #4]
 800b6a6:	681b      	ldr	r3, [r3, #0]
 800b6a8:	681a      	ldr	r2, [r3, #0]
 800b6aa:	687b      	ldr	r3, [r7, #4]
 800b6ac:	681b      	ldr	r3, [r3, #0]
 800b6ae:	f022 0204 	bic.w	r2, r2, #4
 800b6b2:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 800b6b4:	687b      	ldr	r3, [r7, #4]
 800b6b6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800b6b8:	2208      	movs	r2, #8
 800b6ba:	409a      	lsls	r2, r3
 800b6bc:	693b      	ldr	r3, [r7, #16]
 800b6be:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 800b6c0:	687b      	ldr	r3, [r7, #4]
 800b6c2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b6c4:	f043 0201 	orr.w	r2, r3, #1
 800b6c8:	687b      	ldr	r3, [r7, #4]
 800b6ca:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 800b6cc:	687b      	ldr	r3, [r7, #4]
 800b6ce:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800b6d0:	2201      	movs	r2, #1
 800b6d2:	409a      	lsls	r2, r3
 800b6d4:	68fb      	ldr	r3, [r7, #12]
 800b6d6:	4013      	ands	r3, r2
 800b6d8:	2b00      	cmp	r3, #0
 800b6da:	d012      	beq.n	800b702 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 800b6dc:	687b      	ldr	r3, [r7, #4]
 800b6de:	681b      	ldr	r3, [r3, #0]
 800b6e0:	695b      	ldr	r3, [r3, #20]
 800b6e2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b6e6:	2b00      	cmp	r3, #0
 800b6e8:	d00b      	beq.n	800b702 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800b6ea:	687b      	ldr	r3, [r7, #4]
 800b6ec:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800b6ee:	2201      	movs	r2, #1
 800b6f0:	409a      	lsls	r2, r3
 800b6f2:	693b      	ldr	r3, [r7, #16]
 800b6f4:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800b6f6:	687b      	ldr	r3, [r7, #4]
 800b6f8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b6fa:	f043 0202 	orr.w	r2, r3, #2
 800b6fe:	687b      	ldr	r3, [r7, #4]
 800b700:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800b702:	687b      	ldr	r3, [r7, #4]
 800b704:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800b706:	2204      	movs	r2, #4
 800b708:	409a      	lsls	r2, r3
 800b70a:	68fb      	ldr	r3, [r7, #12]
 800b70c:	4013      	ands	r3, r2
 800b70e:	2b00      	cmp	r3, #0
 800b710:	d012      	beq.n	800b738 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800b712:	687b      	ldr	r3, [r7, #4]
 800b714:	681b      	ldr	r3, [r3, #0]
 800b716:	681b      	ldr	r3, [r3, #0]
 800b718:	f003 0302 	and.w	r3, r3, #2
 800b71c:	2b00      	cmp	r3, #0
 800b71e:	d00b      	beq.n	800b738 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 800b720:	687b      	ldr	r3, [r7, #4]
 800b722:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800b724:	2204      	movs	r2, #4
 800b726:	409a      	lsls	r2, r3
 800b728:	693b      	ldr	r3, [r7, #16]
 800b72a:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 800b72c:	687b      	ldr	r3, [r7, #4]
 800b72e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b730:	f043 0204 	orr.w	r2, r3, #4
 800b734:	687b      	ldr	r3, [r7, #4]
 800b736:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 800b738:	687b      	ldr	r3, [r7, #4]
 800b73a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800b73c:	2210      	movs	r2, #16
 800b73e:	409a      	lsls	r2, r3
 800b740:	68fb      	ldr	r3, [r7, #12]
 800b742:	4013      	ands	r3, r2
 800b744:	2b00      	cmp	r3, #0
 800b746:	d043      	beq.n	800b7d0 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 800b748:	687b      	ldr	r3, [r7, #4]
 800b74a:	681b      	ldr	r3, [r3, #0]
 800b74c:	681b      	ldr	r3, [r3, #0]
 800b74e:	f003 0308 	and.w	r3, r3, #8
 800b752:	2b00      	cmp	r3, #0
 800b754:	d03c      	beq.n	800b7d0 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800b756:	687b      	ldr	r3, [r7, #4]
 800b758:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800b75a:	2210      	movs	r2, #16
 800b75c:	409a      	lsls	r2, r3
 800b75e:	693b      	ldr	r3, [r7, #16]
 800b760:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800b762:	687b      	ldr	r3, [r7, #4]
 800b764:	681b      	ldr	r3, [r3, #0]
 800b766:	681b      	ldr	r3, [r3, #0]
 800b768:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800b76c:	2b00      	cmp	r3, #0
 800b76e:	d018      	beq.n	800b7a2 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800b770:	687b      	ldr	r3, [r7, #4]
 800b772:	681b      	ldr	r3, [r3, #0]
 800b774:	681b      	ldr	r3, [r3, #0]
 800b776:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800b77a:	2b00      	cmp	r3, #0
 800b77c:	d108      	bne.n	800b790 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800b77e:	687b      	ldr	r3, [r7, #4]
 800b780:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b782:	2b00      	cmp	r3, #0
 800b784:	d024      	beq.n	800b7d0 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800b786:	687b      	ldr	r3, [r7, #4]
 800b788:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b78a:	6878      	ldr	r0, [r7, #4]
 800b78c:	4798      	blx	r3
 800b78e:	e01f      	b.n	800b7d0 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 800b790:	687b      	ldr	r3, [r7, #4]
 800b792:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800b794:	2b00      	cmp	r3, #0
 800b796:	d01b      	beq.n	800b7d0 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 800b798:	687b      	ldr	r3, [r7, #4]
 800b79a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800b79c:	6878      	ldr	r0, [r7, #4]
 800b79e:	4798      	blx	r3
 800b7a0:	e016      	b.n	800b7d0 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800b7a2:	687b      	ldr	r3, [r7, #4]
 800b7a4:	681b      	ldr	r3, [r3, #0]
 800b7a6:	681b      	ldr	r3, [r3, #0]
 800b7a8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b7ac:	2b00      	cmp	r3, #0
 800b7ae:	d107      	bne.n	800b7c0 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800b7b0:	687b      	ldr	r3, [r7, #4]
 800b7b2:	681b      	ldr	r3, [r3, #0]
 800b7b4:	681a      	ldr	r2, [r3, #0]
 800b7b6:	687b      	ldr	r3, [r7, #4]
 800b7b8:	681b      	ldr	r3, [r3, #0]
 800b7ba:	f022 0208 	bic.w	r2, r2, #8
 800b7be:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 800b7c0:	687b      	ldr	r3, [r7, #4]
 800b7c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b7c4:	2b00      	cmp	r3, #0
 800b7c6:	d003      	beq.n	800b7d0 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 800b7c8:	687b      	ldr	r3, [r7, #4]
 800b7ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b7cc:	6878      	ldr	r0, [r7, #4]
 800b7ce:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 800b7d0:	687b      	ldr	r3, [r7, #4]
 800b7d2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800b7d4:	2220      	movs	r2, #32
 800b7d6:	409a      	lsls	r2, r3
 800b7d8:	68fb      	ldr	r3, [r7, #12]
 800b7da:	4013      	ands	r3, r2
 800b7dc:	2b00      	cmp	r3, #0
 800b7de:	f000 808e 	beq.w	800b8fe <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800b7e2:	687b      	ldr	r3, [r7, #4]
 800b7e4:	681b      	ldr	r3, [r3, #0]
 800b7e6:	681b      	ldr	r3, [r3, #0]
 800b7e8:	f003 0310 	and.w	r3, r3, #16
 800b7ec:	2b00      	cmp	r3, #0
 800b7ee:	f000 8086 	beq.w	800b8fe <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800b7f2:	687b      	ldr	r3, [r7, #4]
 800b7f4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800b7f6:	2220      	movs	r2, #32
 800b7f8:	409a      	lsls	r2, r3
 800b7fa:	693b      	ldr	r3, [r7, #16]
 800b7fc:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800b7fe:	687b      	ldr	r3, [r7, #4]
 800b800:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800b804:	b2db      	uxtb	r3, r3
 800b806:	2b05      	cmp	r3, #5
 800b808:	d136      	bne.n	800b878 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800b80a:	687b      	ldr	r3, [r7, #4]
 800b80c:	681b      	ldr	r3, [r3, #0]
 800b80e:	681a      	ldr	r2, [r3, #0]
 800b810:	687b      	ldr	r3, [r7, #4]
 800b812:	681b      	ldr	r3, [r3, #0]
 800b814:	f022 0216 	bic.w	r2, r2, #22
 800b818:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800b81a:	687b      	ldr	r3, [r7, #4]
 800b81c:	681b      	ldr	r3, [r3, #0]
 800b81e:	695a      	ldr	r2, [r3, #20]
 800b820:	687b      	ldr	r3, [r7, #4]
 800b822:	681b      	ldr	r3, [r3, #0]
 800b824:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800b828:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800b82a:	687b      	ldr	r3, [r7, #4]
 800b82c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b82e:	2b00      	cmp	r3, #0
 800b830:	d103      	bne.n	800b83a <HAL_DMA_IRQHandler+0x1da>
 800b832:	687b      	ldr	r3, [r7, #4]
 800b834:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800b836:	2b00      	cmp	r3, #0
 800b838:	d007      	beq.n	800b84a <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800b83a:	687b      	ldr	r3, [r7, #4]
 800b83c:	681b      	ldr	r3, [r3, #0]
 800b83e:	681a      	ldr	r2, [r3, #0]
 800b840:	687b      	ldr	r3, [r7, #4]
 800b842:	681b      	ldr	r3, [r3, #0]
 800b844:	f022 0208 	bic.w	r2, r2, #8
 800b848:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800b84a:	687b      	ldr	r3, [r7, #4]
 800b84c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800b84e:	223f      	movs	r2, #63	; 0x3f
 800b850:	409a      	lsls	r2, r3
 800b852:	693b      	ldr	r3, [r7, #16]
 800b854:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800b856:	687b      	ldr	r3, [r7, #4]
 800b858:	2201      	movs	r2, #1
 800b85a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800b85e:	687b      	ldr	r3, [r7, #4]
 800b860:	2200      	movs	r2, #0
 800b862:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 800b866:	687b      	ldr	r3, [r7, #4]
 800b868:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b86a:	2b00      	cmp	r3, #0
 800b86c:	d07d      	beq.n	800b96a <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 800b86e:	687b      	ldr	r3, [r7, #4]
 800b870:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b872:	6878      	ldr	r0, [r7, #4]
 800b874:	4798      	blx	r3
        }
        return;
 800b876:	e078      	b.n	800b96a <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800b878:	687b      	ldr	r3, [r7, #4]
 800b87a:	681b      	ldr	r3, [r3, #0]
 800b87c:	681b      	ldr	r3, [r3, #0]
 800b87e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800b882:	2b00      	cmp	r3, #0
 800b884:	d01c      	beq.n	800b8c0 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800b886:	687b      	ldr	r3, [r7, #4]
 800b888:	681b      	ldr	r3, [r3, #0]
 800b88a:	681b      	ldr	r3, [r3, #0]
 800b88c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800b890:	2b00      	cmp	r3, #0
 800b892:	d108      	bne.n	800b8a6 <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 800b894:	687b      	ldr	r3, [r7, #4]
 800b896:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800b898:	2b00      	cmp	r3, #0
 800b89a:	d030      	beq.n	800b8fe <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 800b89c:	687b      	ldr	r3, [r7, #4]
 800b89e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800b8a0:	6878      	ldr	r0, [r7, #4]
 800b8a2:	4798      	blx	r3
 800b8a4:	e02b      	b.n	800b8fe <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 800b8a6:	687b      	ldr	r3, [r7, #4]
 800b8a8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b8aa:	2b00      	cmp	r3, #0
 800b8ac:	d027      	beq.n	800b8fe <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 800b8ae:	687b      	ldr	r3, [r7, #4]
 800b8b0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b8b2:	6878      	ldr	r0, [r7, #4]
 800b8b4:	4798      	blx	r3
 800b8b6:	e022      	b.n	800b8fe <HAL_DMA_IRQHandler+0x29e>
 800b8b8:	200002f4 	.word	0x200002f4
 800b8bc:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800b8c0:	687b      	ldr	r3, [r7, #4]
 800b8c2:	681b      	ldr	r3, [r3, #0]
 800b8c4:	681b      	ldr	r3, [r3, #0]
 800b8c6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b8ca:	2b00      	cmp	r3, #0
 800b8cc:	d10f      	bne.n	800b8ee <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 800b8ce:	687b      	ldr	r3, [r7, #4]
 800b8d0:	681b      	ldr	r3, [r3, #0]
 800b8d2:	681a      	ldr	r2, [r3, #0]
 800b8d4:	687b      	ldr	r3, [r7, #4]
 800b8d6:	681b      	ldr	r3, [r3, #0]
 800b8d8:	f022 0210 	bic.w	r2, r2, #16
 800b8dc:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800b8de:	687b      	ldr	r3, [r7, #4]
 800b8e0:	2201      	movs	r2, #1
 800b8e2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800b8e6:	687b      	ldr	r3, [r7, #4]
 800b8e8:	2200      	movs	r2, #0
 800b8ea:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 800b8ee:	687b      	ldr	r3, [r7, #4]
 800b8f0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b8f2:	2b00      	cmp	r3, #0
 800b8f4:	d003      	beq.n	800b8fe <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 800b8f6:	687b      	ldr	r3, [r7, #4]
 800b8f8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b8fa:	6878      	ldr	r0, [r7, #4]
 800b8fc:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800b8fe:	687b      	ldr	r3, [r7, #4]
 800b900:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b902:	2b00      	cmp	r3, #0
 800b904:	d032      	beq.n	800b96c <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 800b906:	687b      	ldr	r3, [r7, #4]
 800b908:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b90a:	f003 0301 	and.w	r3, r3, #1
 800b90e:	2b00      	cmp	r3, #0
 800b910:	d022      	beq.n	800b958 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 800b912:	687b      	ldr	r3, [r7, #4]
 800b914:	2205      	movs	r2, #5
 800b916:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 800b91a:	687b      	ldr	r3, [r7, #4]
 800b91c:	681b      	ldr	r3, [r3, #0]
 800b91e:	681a      	ldr	r2, [r3, #0]
 800b920:	687b      	ldr	r3, [r7, #4]
 800b922:	681b      	ldr	r3, [r3, #0]
 800b924:	f022 0201 	bic.w	r2, r2, #1
 800b928:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 800b92a:	68bb      	ldr	r3, [r7, #8]
 800b92c:	3301      	adds	r3, #1
 800b92e:	60bb      	str	r3, [r7, #8]
 800b930:	697a      	ldr	r2, [r7, #20]
 800b932:	429a      	cmp	r2, r3
 800b934:	d307      	bcc.n	800b946 <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 800b936:	687b      	ldr	r3, [r7, #4]
 800b938:	681b      	ldr	r3, [r3, #0]
 800b93a:	681b      	ldr	r3, [r3, #0]
 800b93c:	f003 0301 	and.w	r3, r3, #1
 800b940:	2b00      	cmp	r3, #0
 800b942:	d1f2      	bne.n	800b92a <HAL_DMA_IRQHandler+0x2ca>
 800b944:	e000      	b.n	800b948 <HAL_DMA_IRQHandler+0x2e8>
          break;
 800b946:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800b948:	687b      	ldr	r3, [r7, #4]
 800b94a:	2201      	movs	r2, #1
 800b94c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800b950:	687b      	ldr	r3, [r7, #4]
 800b952:	2200      	movs	r2, #0
 800b954:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 800b958:	687b      	ldr	r3, [r7, #4]
 800b95a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800b95c:	2b00      	cmp	r3, #0
 800b95e:	d005      	beq.n	800b96c <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800b960:	687b      	ldr	r3, [r7, #4]
 800b962:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800b964:	6878      	ldr	r0, [r7, #4]
 800b966:	4798      	blx	r3
 800b968:	e000      	b.n	800b96c <HAL_DMA_IRQHandler+0x30c>
        return;
 800b96a:	bf00      	nop
    }
  }
}
 800b96c:	3718      	adds	r7, #24
 800b96e:	46bd      	mov	sp, r7
 800b970:	bd80      	pop	{r7, pc}
 800b972:	bf00      	nop

0800b974 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800b974:	b480      	push	{r7}
 800b976:	b085      	sub	sp, #20
 800b978:	af00      	add	r7, sp, #0
 800b97a:	60f8      	str	r0, [r7, #12]
 800b97c:	60b9      	str	r1, [r7, #8]
 800b97e:	607a      	str	r2, [r7, #4]
 800b980:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800b982:	68fb      	ldr	r3, [r7, #12]
 800b984:	681b      	ldr	r3, [r3, #0]
 800b986:	681a      	ldr	r2, [r3, #0]
 800b988:	68fb      	ldr	r3, [r7, #12]
 800b98a:	681b      	ldr	r3, [r3, #0]
 800b98c:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800b990:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800b992:	68fb      	ldr	r3, [r7, #12]
 800b994:	681b      	ldr	r3, [r3, #0]
 800b996:	683a      	ldr	r2, [r7, #0]
 800b998:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800b99a:	68fb      	ldr	r3, [r7, #12]
 800b99c:	689b      	ldr	r3, [r3, #8]
 800b99e:	2b40      	cmp	r3, #64	; 0x40
 800b9a0:	d108      	bne.n	800b9b4 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 800b9a2:	68fb      	ldr	r3, [r7, #12]
 800b9a4:	681b      	ldr	r3, [r3, #0]
 800b9a6:	687a      	ldr	r2, [r7, #4]
 800b9a8:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 800b9aa:	68fb      	ldr	r3, [r7, #12]
 800b9ac:	681b      	ldr	r3, [r3, #0]
 800b9ae:	68ba      	ldr	r2, [r7, #8]
 800b9b0:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800b9b2:	e007      	b.n	800b9c4 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 800b9b4:	68fb      	ldr	r3, [r7, #12]
 800b9b6:	681b      	ldr	r3, [r3, #0]
 800b9b8:	68ba      	ldr	r2, [r7, #8]
 800b9ba:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 800b9bc:	68fb      	ldr	r3, [r7, #12]
 800b9be:	681b      	ldr	r3, [r3, #0]
 800b9c0:	687a      	ldr	r2, [r7, #4]
 800b9c2:	60da      	str	r2, [r3, #12]
}
 800b9c4:	bf00      	nop
 800b9c6:	3714      	adds	r7, #20
 800b9c8:	46bd      	mov	sp, r7
 800b9ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9ce:	4770      	bx	lr

0800b9d0 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 800b9d0:	b480      	push	{r7}
 800b9d2:	b085      	sub	sp, #20
 800b9d4:	af00      	add	r7, sp, #0
 800b9d6:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 800b9d8:	687b      	ldr	r3, [r7, #4]
 800b9da:	681b      	ldr	r3, [r3, #0]
 800b9dc:	b2db      	uxtb	r3, r3
 800b9de:	3b10      	subs	r3, #16
 800b9e0:	4a14      	ldr	r2, [pc, #80]	; (800ba34 <DMA_CalcBaseAndBitshift+0x64>)
 800b9e2:	fba2 2303 	umull	r2, r3, r2, r3
 800b9e6:	091b      	lsrs	r3, r3, #4
 800b9e8:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800b9ea:	4a13      	ldr	r2, [pc, #76]	; (800ba38 <DMA_CalcBaseAndBitshift+0x68>)
 800b9ec:	68fb      	ldr	r3, [r7, #12]
 800b9ee:	4413      	add	r3, r2
 800b9f0:	781b      	ldrb	r3, [r3, #0]
 800b9f2:	461a      	mov	r2, r3
 800b9f4:	687b      	ldr	r3, [r7, #4]
 800b9f6:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 800b9f8:	68fb      	ldr	r3, [r7, #12]
 800b9fa:	2b03      	cmp	r3, #3
 800b9fc:	d909      	bls.n	800ba12 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800b9fe:	687b      	ldr	r3, [r7, #4]
 800ba00:	681b      	ldr	r3, [r3, #0]
 800ba02:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800ba06:	f023 0303 	bic.w	r3, r3, #3
 800ba0a:	1d1a      	adds	r2, r3, #4
 800ba0c:	687b      	ldr	r3, [r7, #4]
 800ba0e:	659a      	str	r2, [r3, #88]	; 0x58
 800ba10:	e007      	b.n	800ba22 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800ba12:	687b      	ldr	r3, [r7, #4]
 800ba14:	681b      	ldr	r3, [r3, #0]
 800ba16:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800ba1a:	f023 0303 	bic.w	r3, r3, #3
 800ba1e:	687a      	ldr	r2, [r7, #4]
 800ba20:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 800ba22:	687b      	ldr	r3, [r7, #4]
 800ba24:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 800ba26:	4618      	mov	r0, r3
 800ba28:	3714      	adds	r7, #20
 800ba2a:	46bd      	mov	sp, r7
 800ba2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba30:	4770      	bx	lr
 800ba32:	bf00      	nop
 800ba34:	aaaaaaab 	.word	0xaaaaaaab
 800ba38:	080139f8 	.word	0x080139f8

0800ba3c <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 800ba3c:	b480      	push	{r7}
 800ba3e:	b085      	sub	sp, #20
 800ba40:	af00      	add	r7, sp, #0
 800ba42:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800ba44:	2300      	movs	r3, #0
 800ba46:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 800ba48:	687b      	ldr	r3, [r7, #4]
 800ba4a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ba4c:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800ba4e:	687b      	ldr	r3, [r7, #4]
 800ba50:	699b      	ldr	r3, [r3, #24]
 800ba52:	2b00      	cmp	r3, #0
 800ba54:	d11f      	bne.n	800ba96 <DMA_CheckFifoParam+0x5a>
 800ba56:	68bb      	ldr	r3, [r7, #8]
 800ba58:	2b03      	cmp	r3, #3
 800ba5a:	d856      	bhi.n	800bb0a <DMA_CheckFifoParam+0xce>
 800ba5c:	a201      	add	r2, pc, #4	; (adr r2, 800ba64 <DMA_CheckFifoParam+0x28>)
 800ba5e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ba62:	bf00      	nop
 800ba64:	0800ba75 	.word	0x0800ba75
 800ba68:	0800ba87 	.word	0x0800ba87
 800ba6c:	0800ba75 	.word	0x0800ba75
 800ba70:	0800bb0b 	.word	0x0800bb0b
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800ba74:	687b      	ldr	r3, [r7, #4]
 800ba76:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ba78:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800ba7c:	2b00      	cmp	r3, #0
 800ba7e:	d046      	beq.n	800bb0e <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 800ba80:	2301      	movs	r3, #1
 800ba82:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800ba84:	e043      	b.n	800bb0e <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800ba86:	687b      	ldr	r3, [r7, #4]
 800ba88:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ba8a:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800ba8e:	d140      	bne.n	800bb12 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 800ba90:	2301      	movs	r3, #1
 800ba92:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800ba94:	e03d      	b.n	800bb12 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800ba96:	687b      	ldr	r3, [r7, #4]
 800ba98:	699b      	ldr	r3, [r3, #24]
 800ba9a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800ba9e:	d121      	bne.n	800bae4 <DMA_CheckFifoParam+0xa8>
 800baa0:	68bb      	ldr	r3, [r7, #8]
 800baa2:	2b03      	cmp	r3, #3
 800baa4:	d837      	bhi.n	800bb16 <DMA_CheckFifoParam+0xda>
 800baa6:	a201      	add	r2, pc, #4	; (adr r2, 800baac <DMA_CheckFifoParam+0x70>)
 800baa8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800baac:	0800babd 	.word	0x0800babd
 800bab0:	0800bac3 	.word	0x0800bac3
 800bab4:	0800babd 	.word	0x0800babd
 800bab8:	0800bad5 	.word	0x0800bad5
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 800babc:	2301      	movs	r3, #1
 800babe:	73fb      	strb	r3, [r7, #15]
      break;
 800bac0:	e030      	b.n	800bb24 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800bac2:	687b      	ldr	r3, [r7, #4]
 800bac4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bac6:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800baca:	2b00      	cmp	r3, #0
 800bacc:	d025      	beq.n	800bb1a <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 800bace:	2301      	movs	r3, #1
 800bad0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800bad2:	e022      	b.n	800bb1a <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800bad4:	687b      	ldr	r3, [r7, #4]
 800bad6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bad8:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800badc:	d11f      	bne.n	800bb1e <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 800bade:	2301      	movs	r3, #1
 800bae0:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800bae2:	e01c      	b.n	800bb1e <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 800bae4:	68bb      	ldr	r3, [r7, #8]
 800bae6:	2b02      	cmp	r3, #2
 800bae8:	d903      	bls.n	800baf2 <DMA_CheckFifoParam+0xb6>
 800baea:	68bb      	ldr	r3, [r7, #8]
 800baec:	2b03      	cmp	r3, #3
 800baee:	d003      	beq.n	800baf8 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 800baf0:	e018      	b.n	800bb24 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 800baf2:	2301      	movs	r3, #1
 800baf4:	73fb      	strb	r3, [r7, #15]
      break;
 800baf6:	e015      	b.n	800bb24 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800baf8:	687b      	ldr	r3, [r7, #4]
 800bafa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bafc:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800bb00:	2b00      	cmp	r3, #0
 800bb02:	d00e      	beq.n	800bb22 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 800bb04:	2301      	movs	r3, #1
 800bb06:	73fb      	strb	r3, [r7, #15]
      break;
 800bb08:	e00b      	b.n	800bb22 <DMA_CheckFifoParam+0xe6>
      break;
 800bb0a:	bf00      	nop
 800bb0c:	e00a      	b.n	800bb24 <DMA_CheckFifoParam+0xe8>
      break;
 800bb0e:	bf00      	nop
 800bb10:	e008      	b.n	800bb24 <DMA_CheckFifoParam+0xe8>
      break;
 800bb12:	bf00      	nop
 800bb14:	e006      	b.n	800bb24 <DMA_CheckFifoParam+0xe8>
      break;
 800bb16:	bf00      	nop
 800bb18:	e004      	b.n	800bb24 <DMA_CheckFifoParam+0xe8>
      break;
 800bb1a:	bf00      	nop
 800bb1c:	e002      	b.n	800bb24 <DMA_CheckFifoParam+0xe8>
      break;   
 800bb1e:	bf00      	nop
 800bb20:	e000      	b.n	800bb24 <DMA_CheckFifoParam+0xe8>
      break;
 800bb22:	bf00      	nop
    }
  } 
  
  return status; 
 800bb24:	7bfb      	ldrb	r3, [r7, #15]
}
 800bb26:	4618      	mov	r0, r3
 800bb28:	3714      	adds	r7, #20
 800bb2a:	46bd      	mov	sp, r7
 800bb2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb30:	4770      	bx	lr
 800bb32:	bf00      	nop

0800bb34 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800bb34:	b480      	push	{r7}
 800bb36:	b089      	sub	sp, #36	; 0x24
 800bb38:	af00      	add	r7, sp, #0
 800bb3a:	6078      	str	r0, [r7, #4]
 800bb3c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800bb3e:	2300      	movs	r3, #0
 800bb40:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800bb42:	2300      	movs	r3, #0
 800bb44:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800bb46:	2300      	movs	r3, #0
 800bb48:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800bb4a:	2300      	movs	r3, #0
 800bb4c:	61fb      	str	r3, [r7, #28]
 800bb4e:	e16b      	b.n	800be28 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800bb50:	2201      	movs	r2, #1
 800bb52:	69fb      	ldr	r3, [r7, #28]
 800bb54:	fa02 f303 	lsl.w	r3, r2, r3
 800bb58:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800bb5a:	683b      	ldr	r3, [r7, #0]
 800bb5c:	681b      	ldr	r3, [r3, #0]
 800bb5e:	697a      	ldr	r2, [r7, #20]
 800bb60:	4013      	ands	r3, r2
 800bb62:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800bb64:	693a      	ldr	r2, [r7, #16]
 800bb66:	697b      	ldr	r3, [r7, #20]
 800bb68:	429a      	cmp	r2, r3
 800bb6a:	f040 815a 	bne.w	800be22 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800bb6e:	683b      	ldr	r3, [r7, #0]
 800bb70:	685b      	ldr	r3, [r3, #4]
 800bb72:	f003 0303 	and.w	r3, r3, #3
 800bb76:	2b01      	cmp	r3, #1
 800bb78:	d005      	beq.n	800bb86 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800bb7a:	683b      	ldr	r3, [r7, #0]
 800bb7c:	685b      	ldr	r3, [r3, #4]
 800bb7e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800bb82:	2b02      	cmp	r3, #2
 800bb84:	d130      	bne.n	800bbe8 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800bb86:	687b      	ldr	r3, [r7, #4]
 800bb88:	689b      	ldr	r3, [r3, #8]
 800bb8a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800bb8c:	69fb      	ldr	r3, [r7, #28]
 800bb8e:	005b      	lsls	r3, r3, #1
 800bb90:	2203      	movs	r2, #3
 800bb92:	fa02 f303 	lsl.w	r3, r2, r3
 800bb96:	43db      	mvns	r3, r3
 800bb98:	69ba      	ldr	r2, [r7, #24]
 800bb9a:	4013      	ands	r3, r2
 800bb9c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800bb9e:	683b      	ldr	r3, [r7, #0]
 800bba0:	68da      	ldr	r2, [r3, #12]
 800bba2:	69fb      	ldr	r3, [r7, #28]
 800bba4:	005b      	lsls	r3, r3, #1
 800bba6:	fa02 f303 	lsl.w	r3, r2, r3
 800bbaa:	69ba      	ldr	r2, [r7, #24]
 800bbac:	4313      	orrs	r3, r2
 800bbae:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800bbb0:	687b      	ldr	r3, [r7, #4]
 800bbb2:	69ba      	ldr	r2, [r7, #24]
 800bbb4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800bbb6:	687b      	ldr	r3, [r7, #4]
 800bbb8:	685b      	ldr	r3, [r3, #4]
 800bbba:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800bbbc:	2201      	movs	r2, #1
 800bbbe:	69fb      	ldr	r3, [r7, #28]
 800bbc0:	fa02 f303 	lsl.w	r3, r2, r3
 800bbc4:	43db      	mvns	r3, r3
 800bbc6:	69ba      	ldr	r2, [r7, #24]
 800bbc8:	4013      	ands	r3, r2
 800bbca:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800bbcc:	683b      	ldr	r3, [r7, #0]
 800bbce:	685b      	ldr	r3, [r3, #4]
 800bbd0:	091b      	lsrs	r3, r3, #4
 800bbd2:	f003 0201 	and.w	r2, r3, #1
 800bbd6:	69fb      	ldr	r3, [r7, #28]
 800bbd8:	fa02 f303 	lsl.w	r3, r2, r3
 800bbdc:	69ba      	ldr	r2, [r7, #24]
 800bbde:	4313      	orrs	r3, r2
 800bbe0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800bbe2:	687b      	ldr	r3, [r7, #4]
 800bbe4:	69ba      	ldr	r2, [r7, #24]
 800bbe6:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800bbe8:	683b      	ldr	r3, [r7, #0]
 800bbea:	685b      	ldr	r3, [r3, #4]
 800bbec:	f003 0303 	and.w	r3, r3, #3
 800bbf0:	2b03      	cmp	r3, #3
 800bbf2:	d017      	beq.n	800bc24 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800bbf4:	687b      	ldr	r3, [r7, #4]
 800bbf6:	68db      	ldr	r3, [r3, #12]
 800bbf8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800bbfa:	69fb      	ldr	r3, [r7, #28]
 800bbfc:	005b      	lsls	r3, r3, #1
 800bbfe:	2203      	movs	r2, #3
 800bc00:	fa02 f303 	lsl.w	r3, r2, r3
 800bc04:	43db      	mvns	r3, r3
 800bc06:	69ba      	ldr	r2, [r7, #24]
 800bc08:	4013      	ands	r3, r2
 800bc0a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800bc0c:	683b      	ldr	r3, [r7, #0]
 800bc0e:	689a      	ldr	r2, [r3, #8]
 800bc10:	69fb      	ldr	r3, [r7, #28]
 800bc12:	005b      	lsls	r3, r3, #1
 800bc14:	fa02 f303 	lsl.w	r3, r2, r3
 800bc18:	69ba      	ldr	r2, [r7, #24]
 800bc1a:	4313      	orrs	r3, r2
 800bc1c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800bc1e:	687b      	ldr	r3, [r7, #4]
 800bc20:	69ba      	ldr	r2, [r7, #24]
 800bc22:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800bc24:	683b      	ldr	r3, [r7, #0]
 800bc26:	685b      	ldr	r3, [r3, #4]
 800bc28:	f003 0303 	and.w	r3, r3, #3
 800bc2c:	2b02      	cmp	r3, #2
 800bc2e:	d123      	bne.n	800bc78 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800bc30:	69fb      	ldr	r3, [r7, #28]
 800bc32:	08da      	lsrs	r2, r3, #3
 800bc34:	687b      	ldr	r3, [r7, #4]
 800bc36:	3208      	adds	r2, #8
 800bc38:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bc3c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800bc3e:	69fb      	ldr	r3, [r7, #28]
 800bc40:	f003 0307 	and.w	r3, r3, #7
 800bc44:	009b      	lsls	r3, r3, #2
 800bc46:	220f      	movs	r2, #15
 800bc48:	fa02 f303 	lsl.w	r3, r2, r3
 800bc4c:	43db      	mvns	r3, r3
 800bc4e:	69ba      	ldr	r2, [r7, #24]
 800bc50:	4013      	ands	r3, r2
 800bc52:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800bc54:	683b      	ldr	r3, [r7, #0]
 800bc56:	691a      	ldr	r2, [r3, #16]
 800bc58:	69fb      	ldr	r3, [r7, #28]
 800bc5a:	f003 0307 	and.w	r3, r3, #7
 800bc5e:	009b      	lsls	r3, r3, #2
 800bc60:	fa02 f303 	lsl.w	r3, r2, r3
 800bc64:	69ba      	ldr	r2, [r7, #24]
 800bc66:	4313      	orrs	r3, r2
 800bc68:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800bc6a:	69fb      	ldr	r3, [r7, #28]
 800bc6c:	08da      	lsrs	r2, r3, #3
 800bc6e:	687b      	ldr	r3, [r7, #4]
 800bc70:	3208      	adds	r2, #8
 800bc72:	69b9      	ldr	r1, [r7, #24]
 800bc74:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800bc78:	687b      	ldr	r3, [r7, #4]
 800bc7a:	681b      	ldr	r3, [r3, #0]
 800bc7c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800bc7e:	69fb      	ldr	r3, [r7, #28]
 800bc80:	005b      	lsls	r3, r3, #1
 800bc82:	2203      	movs	r2, #3
 800bc84:	fa02 f303 	lsl.w	r3, r2, r3
 800bc88:	43db      	mvns	r3, r3
 800bc8a:	69ba      	ldr	r2, [r7, #24]
 800bc8c:	4013      	ands	r3, r2
 800bc8e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800bc90:	683b      	ldr	r3, [r7, #0]
 800bc92:	685b      	ldr	r3, [r3, #4]
 800bc94:	f003 0203 	and.w	r2, r3, #3
 800bc98:	69fb      	ldr	r3, [r7, #28]
 800bc9a:	005b      	lsls	r3, r3, #1
 800bc9c:	fa02 f303 	lsl.w	r3, r2, r3
 800bca0:	69ba      	ldr	r2, [r7, #24]
 800bca2:	4313      	orrs	r3, r2
 800bca4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800bca6:	687b      	ldr	r3, [r7, #4]
 800bca8:	69ba      	ldr	r2, [r7, #24]
 800bcaa:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800bcac:	683b      	ldr	r3, [r7, #0]
 800bcae:	685b      	ldr	r3, [r3, #4]
 800bcb0:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800bcb4:	2b00      	cmp	r3, #0
 800bcb6:	f000 80b4 	beq.w	800be22 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800bcba:	2300      	movs	r3, #0
 800bcbc:	60fb      	str	r3, [r7, #12]
 800bcbe:	4b60      	ldr	r3, [pc, #384]	; (800be40 <HAL_GPIO_Init+0x30c>)
 800bcc0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800bcc2:	4a5f      	ldr	r2, [pc, #380]	; (800be40 <HAL_GPIO_Init+0x30c>)
 800bcc4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800bcc8:	6453      	str	r3, [r2, #68]	; 0x44
 800bcca:	4b5d      	ldr	r3, [pc, #372]	; (800be40 <HAL_GPIO_Init+0x30c>)
 800bccc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800bcce:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800bcd2:	60fb      	str	r3, [r7, #12]
 800bcd4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800bcd6:	4a5b      	ldr	r2, [pc, #364]	; (800be44 <HAL_GPIO_Init+0x310>)
 800bcd8:	69fb      	ldr	r3, [r7, #28]
 800bcda:	089b      	lsrs	r3, r3, #2
 800bcdc:	3302      	adds	r3, #2
 800bcde:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800bce2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800bce4:	69fb      	ldr	r3, [r7, #28]
 800bce6:	f003 0303 	and.w	r3, r3, #3
 800bcea:	009b      	lsls	r3, r3, #2
 800bcec:	220f      	movs	r2, #15
 800bcee:	fa02 f303 	lsl.w	r3, r2, r3
 800bcf2:	43db      	mvns	r3, r3
 800bcf4:	69ba      	ldr	r2, [r7, #24]
 800bcf6:	4013      	ands	r3, r2
 800bcf8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800bcfa:	687b      	ldr	r3, [r7, #4]
 800bcfc:	4a52      	ldr	r2, [pc, #328]	; (800be48 <HAL_GPIO_Init+0x314>)
 800bcfe:	4293      	cmp	r3, r2
 800bd00:	d02b      	beq.n	800bd5a <HAL_GPIO_Init+0x226>
 800bd02:	687b      	ldr	r3, [r7, #4]
 800bd04:	4a51      	ldr	r2, [pc, #324]	; (800be4c <HAL_GPIO_Init+0x318>)
 800bd06:	4293      	cmp	r3, r2
 800bd08:	d025      	beq.n	800bd56 <HAL_GPIO_Init+0x222>
 800bd0a:	687b      	ldr	r3, [r7, #4]
 800bd0c:	4a50      	ldr	r2, [pc, #320]	; (800be50 <HAL_GPIO_Init+0x31c>)
 800bd0e:	4293      	cmp	r3, r2
 800bd10:	d01f      	beq.n	800bd52 <HAL_GPIO_Init+0x21e>
 800bd12:	687b      	ldr	r3, [r7, #4]
 800bd14:	4a4f      	ldr	r2, [pc, #316]	; (800be54 <HAL_GPIO_Init+0x320>)
 800bd16:	4293      	cmp	r3, r2
 800bd18:	d019      	beq.n	800bd4e <HAL_GPIO_Init+0x21a>
 800bd1a:	687b      	ldr	r3, [r7, #4]
 800bd1c:	4a4e      	ldr	r2, [pc, #312]	; (800be58 <HAL_GPIO_Init+0x324>)
 800bd1e:	4293      	cmp	r3, r2
 800bd20:	d013      	beq.n	800bd4a <HAL_GPIO_Init+0x216>
 800bd22:	687b      	ldr	r3, [r7, #4]
 800bd24:	4a4d      	ldr	r2, [pc, #308]	; (800be5c <HAL_GPIO_Init+0x328>)
 800bd26:	4293      	cmp	r3, r2
 800bd28:	d00d      	beq.n	800bd46 <HAL_GPIO_Init+0x212>
 800bd2a:	687b      	ldr	r3, [r7, #4]
 800bd2c:	4a4c      	ldr	r2, [pc, #304]	; (800be60 <HAL_GPIO_Init+0x32c>)
 800bd2e:	4293      	cmp	r3, r2
 800bd30:	d007      	beq.n	800bd42 <HAL_GPIO_Init+0x20e>
 800bd32:	687b      	ldr	r3, [r7, #4]
 800bd34:	4a4b      	ldr	r2, [pc, #300]	; (800be64 <HAL_GPIO_Init+0x330>)
 800bd36:	4293      	cmp	r3, r2
 800bd38:	d101      	bne.n	800bd3e <HAL_GPIO_Init+0x20a>
 800bd3a:	2307      	movs	r3, #7
 800bd3c:	e00e      	b.n	800bd5c <HAL_GPIO_Init+0x228>
 800bd3e:	2308      	movs	r3, #8
 800bd40:	e00c      	b.n	800bd5c <HAL_GPIO_Init+0x228>
 800bd42:	2306      	movs	r3, #6
 800bd44:	e00a      	b.n	800bd5c <HAL_GPIO_Init+0x228>
 800bd46:	2305      	movs	r3, #5
 800bd48:	e008      	b.n	800bd5c <HAL_GPIO_Init+0x228>
 800bd4a:	2304      	movs	r3, #4
 800bd4c:	e006      	b.n	800bd5c <HAL_GPIO_Init+0x228>
 800bd4e:	2303      	movs	r3, #3
 800bd50:	e004      	b.n	800bd5c <HAL_GPIO_Init+0x228>
 800bd52:	2302      	movs	r3, #2
 800bd54:	e002      	b.n	800bd5c <HAL_GPIO_Init+0x228>
 800bd56:	2301      	movs	r3, #1
 800bd58:	e000      	b.n	800bd5c <HAL_GPIO_Init+0x228>
 800bd5a:	2300      	movs	r3, #0
 800bd5c:	69fa      	ldr	r2, [r7, #28]
 800bd5e:	f002 0203 	and.w	r2, r2, #3
 800bd62:	0092      	lsls	r2, r2, #2
 800bd64:	4093      	lsls	r3, r2
 800bd66:	69ba      	ldr	r2, [r7, #24]
 800bd68:	4313      	orrs	r3, r2
 800bd6a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800bd6c:	4935      	ldr	r1, [pc, #212]	; (800be44 <HAL_GPIO_Init+0x310>)
 800bd6e:	69fb      	ldr	r3, [r7, #28]
 800bd70:	089b      	lsrs	r3, r3, #2
 800bd72:	3302      	adds	r3, #2
 800bd74:	69ba      	ldr	r2, [r7, #24]
 800bd76:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800bd7a:	4b3b      	ldr	r3, [pc, #236]	; (800be68 <HAL_GPIO_Init+0x334>)
 800bd7c:	681b      	ldr	r3, [r3, #0]
 800bd7e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800bd80:	693b      	ldr	r3, [r7, #16]
 800bd82:	43db      	mvns	r3, r3
 800bd84:	69ba      	ldr	r2, [r7, #24]
 800bd86:	4013      	ands	r3, r2
 800bd88:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800bd8a:	683b      	ldr	r3, [r7, #0]
 800bd8c:	685b      	ldr	r3, [r3, #4]
 800bd8e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800bd92:	2b00      	cmp	r3, #0
 800bd94:	d003      	beq.n	800bd9e <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 800bd96:	69ba      	ldr	r2, [r7, #24]
 800bd98:	693b      	ldr	r3, [r7, #16]
 800bd9a:	4313      	orrs	r3, r2
 800bd9c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800bd9e:	4a32      	ldr	r2, [pc, #200]	; (800be68 <HAL_GPIO_Init+0x334>)
 800bda0:	69bb      	ldr	r3, [r7, #24]
 800bda2:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 800bda4:	4b30      	ldr	r3, [pc, #192]	; (800be68 <HAL_GPIO_Init+0x334>)
 800bda6:	685b      	ldr	r3, [r3, #4]
 800bda8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800bdaa:	693b      	ldr	r3, [r7, #16]
 800bdac:	43db      	mvns	r3, r3
 800bdae:	69ba      	ldr	r2, [r7, #24]
 800bdb0:	4013      	ands	r3, r2
 800bdb2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800bdb4:	683b      	ldr	r3, [r7, #0]
 800bdb6:	685b      	ldr	r3, [r3, #4]
 800bdb8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800bdbc:	2b00      	cmp	r3, #0
 800bdbe:	d003      	beq.n	800bdc8 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 800bdc0:	69ba      	ldr	r2, [r7, #24]
 800bdc2:	693b      	ldr	r3, [r7, #16]
 800bdc4:	4313      	orrs	r3, r2
 800bdc6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800bdc8:	4a27      	ldr	r2, [pc, #156]	; (800be68 <HAL_GPIO_Init+0x334>)
 800bdca:	69bb      	ldr	r3, [r7, #24]
 800bdcc:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800bdce:	4b26      	ldr	r3, [pc, #152]	; (800be68 <HAL_GPIO_Init+0x334>)
 800bdd0:	689b      	ldr	r3, [r3, #8]
 800bdd2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800bdd4:	693b      	ldr	r3, [r7, #16]
 800bdd6:	43db      	mvns	r3, r3
 800bdd8:	69ba      	ldr	r2, [r7, #24]
 800bdda:	4013      	ands	r3, r2
 800bddc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800bdde:	683b      	ldr	r3, [r7, #0]
 800bde0:	685b      	ldr	r3, [r3, #4]
 800bde2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800bde6:	2b00      	cmp	r3, #0
 800bde8:	d003      	beq.n	800bdf2 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 800bdea:	69ba      	ldr	r2, [r7, #24]
 800bdec:	693b      	ldr	r3, [r7, #16]
 800bdee:	4313      	orrs	r3, r2
 800bdf0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800bdf2:	4a1d      	ldr	r2, [pc, #116]	; (800be68 <HAL_GPIO_Init+0x334>)
 800bdf4:	69bb      	ldr	r3, [r7, #24]
 800bdf6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800bdf8:	4b1b      	ldr	r3, [pc, #108]	; (800be68 <HAL_GPIO_Init+0x334>)
 800bdfa:	68db      	ldr	r3, [r3, #12]
 800bdfc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800bdfe:	693b      	ldr	r3, [r7, #16]
 800be00:	43db      	mvns	r3, r3
 800be02:	69ba      	ldr	r2, [r7, #24]
 800be04:	4013      	ands	r3, r2
 800be06:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800be08:	683b      	ldr	r3, [r7, #0]
 800be0a:	685b      	ldr	r3, [r3, #4]
 800be0c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800be10:	2b00      	cmp	r3, #0
 800be12:	d003      	beq.n	800be1c <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 800be14:	69ba      	ldr	r2, [r7, #24]
 800be16:	693b      	ldr	r3, [r7, #16]
 800be18:	4313      	orrs	r3, r2
 800be1a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800be1c:	4a12      	ldr	r2, [pc, #72]	; (800be68 <HAL_GPIO_Init+0x334>)
 800be1e:	69bb      	ldr	r3, [r7, #24]
 800be20:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800be22:	69fb      	ldr	r3, [r7, #28]
 800be24:	3301      	adds	r3, #1
 800be26:	61fb      	str	r3, [r7, #28]
 800be28:	69fb      	ldr	r3, [r7, #28]
 800be2a:	2b0f      	cmp	r3, #15
 800be2c:	f67f ae90 	bls.w	800bb50 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800be30:	bf00      	nop
 800be32:	bf00      	nop
 800be34:	3724      	adds	r7, #36	; 0x24
 800be36:	46bd      	mov	sp, r7
 800be38:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be3c:	4770      	bx	lr
 800be3e:	bf00      	nop
 800be40:	40023800 	.word	0x40023800
 800be44:	40013800 	.word	0x40013800
 800be48:	40020000 	.word	0x40020000
 800be4c:	40020400 	.word	0x40020400
 800be50:	40020800 	.word	0x40020800
 800be54:	40020c00 	.word	0x40020c00
 800be58:	40021000 	.word	0x40021000
 800be5c:	40021400 	.word	0x40021400
 800be60:	40021800 	.word	0x40021800
 800be64:	40021c00 	.word	0x40021c00
 800be68:	40013c00 	.word	0x40013c00

0800be6c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800be6c:	b480      	push	{r7}
 800be6e:	b085      	sub	sp, #20
 800be70:	af00      	add	r7, sp, #0
 800be72:	6078      	str	r0, [r7, #4]
 800be74:	460b      	mov	r3, r1
 800be76:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800be78:	687b      	ldr	r3, [r7, #4]
 800be7a:	691a      	ldr	r2, [r3, #16]
 800be7c:	887b      	ldrh	r3, [r7, #2]
 800be7e:	4013      	ands	r3, r2
 800be80:	2b00      	cmp	r3, #0
 800be82:	d002      	beq.n	800be8a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800be84:	2301      	movs	r3, #1
 800be86:	73fb      	strb	r3, [r7, #15]
 800be88:	e001      	b.n	800be8e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800be8a:	2300      	movs	r3, #0
 800be8c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800be8e:	7bfb      	ldrb	r3, [r7, #15]
}
 800be90:	4618      	mov	r0, r3
 800be92:	3714      	adds	r7, #20
 800be94:	46bd      	mov	sp, r7
 800be96:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be9a:	4770      	bx	lr

0800be9c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800be9c:	b480      	push	{r7}
 800be9e:	b083      	sub	sp, #12
 800bea0:	af00      	add	r7, sp, #0
 800bea2:	6078      	str	r0, [r7, #4]
 800bea4:	460b      	mov	r3, r1
 800bea6:	807b      	strh	r3, [r7, #2]
 800bea8:	4613      	mov	r3, r2
 800beaa:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800beac:	787b      	ldrb	r3, [r7, #1]
 800beae:	2b00      	cmp	r3, #0
 800beb0:	d003      	beq.n	800beba <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800beb2:	887a      	ldrh	r2, [r7, #2]
 800beb4:	687b      	ldr	r3, [r7, #4]
 800beb6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800beb8:	e003      	b.n	800bec2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800beba:	887b      	ldrh	r3, [r7, #2]
 800bebc:	041a      	lsls	r2, r3, #16
 800bebe:	687b      	ldr	r3, [r7, #4]
 800bec0:	619a      	str	r2, [r3, #24]
}
 800bec2:	bf00      	nop
 800bec4:	370c      	adds	r7, #12
 800bec6:	46bd      	mov	sp, r7
 800bec8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800becc:	4770      	bx	lr
	...

0800bed0 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800bed0:	b580      	push	{r7, lr}
 800bed2:	b082      	sub	sp, #8
 800bed4:	af00      	add	r7, sp, #0
 800bed6:	4603      	mov	r3, r0
 800bed8:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 800beda:	4b08      	ldr	r3, [pc, #32]	; (800befc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800bedc:	695a      	ldr	r2, [r3, #20]
 800bede:	88fb      	ldrh	r3, [r7, #6]
 800bee0:	4013      	ands	r3, r2
 800bee2:	2b00      	cmp	r3, #0
 800bee4:	d006      	beq.n	800bef4 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800bee6:	4a05      	ldr	r2, [pc, #20]	; (800befc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800bee8:	88fb      	ldrh	r3, [r7, #6]
 800beea:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800beec:	88fb      	ldrh	r3, [r7, #6]
 800beee:	4618      	mov	r0, r3
 800bef0:	f7fd f814 	bl	8008f1c <HAL_GPIO_EXTI_Callback>
  }
}
 800bef4:	bf00      	nop
 800bef6:	3708      	adds	r7, #8
 800bef8:	46bd      	mov	sp, r7
 800befa:	bd80      	pop	{r7, pc}
 800befc:	40013c00 	.word	0x40013c00

0800bf00 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800bf00:	b580      	push	{r7, lr}
 800bf02:	b084      	sub	sp, #16
 800bf04:	af00      	add	r7, sp, #0
 800bf06:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800bf08:	687b      	ldr	r3, [r7, #4]
 800bf0a:	2b00      	cmp	r3, #0
 800bf0c:	d101      	bne.n	800bf12 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800bf0e:	2301      	movs	r3, #1
 800bf10:	e12b      	b.n	800c16a <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800bf12:	687b      	ldr	r3, [r7, #4]
 800bf14:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800bf18:	b2db      	uxtb	r3, r3
 800bf1a:	2b00      	cmp	r3, #0
 800bf1c:	d106      	bne.n	800bf2c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800bf1e:	687b      	ldr	r3, [r7, #4]
 800bf20:	2200      	movs	r2, #0
 800bf22:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800bf26:	6878      	ldr	r0, [r7, #4]
 800bf28:	f7fd f832 	bl	8008f90 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800bf2c:	687b      	ldr	r3, [r7, #4]
 800bf2e:	2224      	movs	r2, #36	; 0x24
 800bf30:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800bf34:	687b      	ldr	r3, [r7, #4]
 800bf36:	681b      	ldr	r3, [r3, #0]
 800bf38:	681a      	ldr	r2, [r3, #0]
 800bf3a:	687b      	ldr	r3, [r7, #4]
 800bf3c:	681b      	ldr	r3, [r3, #0]
 800bf3e:	f022 0201 	bic.w	r2, r2, #1
 800bf42:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 800bf44:	687b      	ldr	r3, [r7, #4]
 800bf46:	681b      	ldr	r3, [r3, #0]
 800bf48:	681a      	ldr	r2, [r3, #0]
 800bf4a:	687b      	ldr	r3, [r7, #4]
 800bf4c:	681b      	ldr	r3, [r3, #0]
 800bf4e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800bf52:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 800bf54:	687b      	ldr	r3, [r7, #4]
 800bf56:	681b      	ldr	r3, [r3, #0]
 800bf58:	681a      	ldr	r2, [r3, #0]
 800bf5a:	687b      	ldr	r3, [r7, #4]
 800bf5c:	681b      	ldr	r3, [r3, #0]
 800bf5e:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800bf62:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 800bf64:	f000 fd30 	bl	800c9c8 <HAL_RCC_GetPCLK1Freq>
 800bf68:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800bf6a:	687b      	ldr	r3, [r7, #4]
 800bf6c:	685b      	ldr	r3, [r3, #4]
 800bf6e:	4a81      	ldr	r2, [pc, #516]	; (800c174 <HAL_I2C_Init+0x274>)
 800bf70:	4293      	cmp	r3, r2
 800bf72:	d807      	bhi.n	800bf84 <HAL_I2C_Init+0x84>
 800bf74:	68fb      	ldr	r3, [r7, #12]
 800bf76:	4a80      	ldr	r2, [pc, #512]	; (800c178 <HAL_I2C_Init+0x278>)
 800bf78:	4293      	cmp	r3, r2
 800bf7a:	bf94      	ite	ls
 800bf7c:	2301      	movls	r3, #1
 800bf7e:	2300      	movhi	r3, #0
 800bf80:	b2db      	uxtb	r3, r3
 800bf82:	e006      	b.n	800bf92 <HAL_I2C_Init+0x92>
 800bf84:	68fb      	ldr	r3, [r7, #12]
 800bf86:	4a7d      	ldr	r2, [pc, #500]	; (800c17c <HAL_I2C_Init+0x27c>)
 800bf88:	4293      	cmp	r3, r2
 800bf8a:	bf94      	ite	ls
 800bf8c:	2301      	movls	r3, #1
 800bf8e:	2300      	movhi	r3, #0
 800bf90:	b2db      	uxtb	r3, r3
 800bf92:	2b00      	cmp	r3, #0
 800bf94:	d001      	beq.n	800bf9a <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800bf96:	2301      	movs	r3, #1
 800bf98:	e0e7      	b.n	800c16a <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800bf9a:	68fb      	ldr	r3, [r7, #12]
 800bf9c:	4a78      	ldr	r2, [pc, #480]	; (800c180 <HAL_I2C_Init+0x280>)
 800bf9e:	fba2 2303 	umull	r2, r3, r2, r3
 800bfa2:	0c9b      	lsrs	r3, r3, #18
 800bfa4:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800bfa6:	687b      	ldr	r3, [r7, #4]
 800bfa8:	681b      	ldr	r3, [r3, #0]
 800bfaa:	685b      	ldr	r3, [r3, #4]
 800bfac:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 800bfb0:	687b      	ldr	r3, [r7, #4]
 800bfb2:	681b      	ldr	r3, [r3, #0]
 800bfb4:	68ba      	ldr	r2, [r7, #8]
 800bfb6:	430a      	orrs	r2, r1
 800bfb8:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800bfba:	687b      	ldr	r3, [r7, #4]
 800bfbc:	681b      	ldr	r3, [r3, #0]
 800bfbe:	6a1b      	ldr	r3, [r3, #32]
 800bfc0:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 800bfc4:	687b      	ldr	r3, [r7, #4]
 800bfc6:	685b      	ldr	r3, [r3, #4]
 800bfc8:	4a6a      	ldr	r2, [pc, #424]	; (800c174 <HAL_I2C_Init+0x274>)
 800bfca:	4293      	cmp	r3, r2
 800bfcc:	d802      	bhi.n	800bfd4 <HAL_I2C_Init+0xd4>
 800bfce:	68bb      	ldr	r3, [r7, #8]
 800bfd0:	3301      	adds	r3, #1
 800bfd2:	e009      	b.n	800bfe8 <HAL_I2C_Init+0xe8>
 800bfd4:	68bb      	ldr	r3, [r7, #8]
 800bfd6:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800bfda:	fb02 f303 	mul.w	r3, r2, r3
 800bfde:	4a69      	ldr	r2, [pc, #420]	; (800c184 <HAL_I2C_Init+0x284>)
 800bfe0:	fba2 2303 	umull	r2, r3, r2, r3
 800bfe4:	099b      	lsrs	r3, r3, #6
 800bfe6:	3301      	adds	r3, #1
 800bfe8:	687a      	ldr	r2, [r7, #4]
 800bfea:	6812      	ldr	r2, [r2, #0]
 800bfec:	430b      	orrs	r3, r1
 800bfee:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 800bff0:	687b      	ldr	r3, [r7, #4]
 800bff2:	681b      	ldr	r3, [r3, #0]
 800bff4:	69db      	ldr	r3, [r3, #28]
 800bff6:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 800bffa:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 800bffe:	687b      	ldr	r3, [r7, #4]
 800c000:	685b      	ldr	r3, [r3, #4]
 800c002:	495c      	ldr	r1, [pc, #368]	; (800c174 <HAL_I2C_Init+0x274>)
 800c004:	428b      	cmp	r3, r1
 800c006:	d819      	bhi.n	800c03c <HAL_I2C_Init+0x13c>
 800c008:	68fb      	ldr	r3, [r7, #12]
 800c00a:	1e59      	subs	r1, r3, #1
 800c00c:	687b      	ldr	r3, [r7, #4]
 800c00e:	685b      	ldr	r3, [r3, #4]
 800c010:	005b      	lsls	r3, r3, #1
 800c012:	fbb1 f3f3 	udiv	r3, r1, r3
 800c016:	1c59      	adds	r1, r3, #1
 800c018:	f640 73fc 	movw	r3, #4092	; 0xffc
 800c01c:	400b      	ands	r3, r1
 800c01e:	2b00      	cmp	r3, #0
 800c020:	d00a      	beq.n	800c038 <HAL_I2C_Init+0x138>
 800c022:	68fb      	ldr	r3, [r7, #12]
 800c024:	1e59      	subs	r1, r3, #1
 800c026:	687b      	ldr	r3, [r7, #4]
 800c028:	685b      	ldr	r3, [r3, #4]
 800c02a:	005b      	lsls	r3, r3, #1
 800c02c:	fbb1 f3f3 	udiv	r3, r1, r3
 800c030:	3301      	adds	r3, #1
 800c032:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800c036:	e051      	b.n	800c0dc <HAL_I2C_Init+0x1dc>
 800c038:	2304      	movs	r3, #4
 800c03a:	e04f      	b.n	800c0dc <HAL_I2C_Init+0x1dc>
 800c03c:	687b      	ldr	r3, [r7, #4]
 800c03e:	689b      	ldr	r3, [r3, #8]
 800c040:	2b00      	cmp	r3, #0
 800c042:	d111      	bne.n	800c068 <HAL_I2C_Init+0x168>
 800c044:	68fb      	ldr	r3, [r7, #12]
 800c046:	1e58      	subs	r0, r3, #1
 800c048:	687b      	ldr	r3, [r7, #4]
 800c04a:	6859      	ldr	r1, [r3, #4]
 800c04c:	460b      	mov	r3, r1
 800c04e:	005b      	lsls	r3, r3, #1
 800c050:	440b      	add	r3, r1
 800c052:	fbb0 f3f3 	udiv	r3, r0, r3
 800c056:	3301      	adds	r3, #1
 800c058:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800c05c:	2b00      	cmp	r3, #0
 800c05e:	bf0c      	ite	eq
 800c060:	2301      	moveq	r3, #1
 800c062:	2300      	movne	r3, #0
 800c064:	b2db      	uxtb	r3, r3
 800c066:	e012      	b.n	800c08e <HAL_I2C_Init+0x18e>
 800c068:	68fb      	ldr	r3, [r7, #12]
 800c06a:	1e58      	subs	r0, r3, #1
 800c06c:	687b      	ldr	r3, [r7, #4]
 800c06e:	6859      	ldr	r1, [r3, #4]
 800c070:	460b      	mov	r3, r1
 800c072:	009b      	lsls	r3, r3, #2
 800c074:	440b      	add	r3, r1
 800c076:	0099      	lsls	r1, r3, #2
 800c078:	440b      	add	r3, r1
 800c07a:	fbb0 f3f3 	udiv	r3, r0, r3
 800c07e:	3301      	adds	r3, #1
 800c080:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800c084:	2b00      	cmp	r3, #0
 800c086:	bf0c      	ite	eq
 800c088:	2301      	moveq	r3, #1
 800c08a:	2300      	movne	r3, #0
 800c08c:	b2db      	uxtb	r3, r3
 800c08e:	2b00      	cmp	r3, #0
 800c090:	d001      	beq.n	800c096 <HAL_I2C_Init+0x196>
 800c092:	2301      	movs	r3, #1
 800c094:	e022      	b.n	800c0dc <HAL_I2C_Init+0x1dc>
 800c096:	687b      	ldr	r3, [r7, #4]
 800c098:	689b      	ldr	r3, [r3, #8]
 800c09a:	2b00      	cmp	r3, #0
 800c09c:	d10e      	bne.n	800c0bc <HAL_I2C_Init+0x1bc>
 800c09e:	68fb      	ldr	r3, [r7, #12]
 800c0a0:	1e58      	subs	r0, r3, #1
 800c0a2:	687b      	ldr	r3, [r7, #4]
 800c0a4:	6859      	ldr	r1, [r3, #4]
 800c0a6:	460b      	mov	r3, r1
 800c0a8:	005b      	lsls	r3, r3, #1
 800c0aa:	440b      	add	r3, r1
 800c0ac:	fbb0 f3f3 	udiv	r3, r0, r3
 800c0b0:	3301      	adds	r3, #1
 800c0b2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800c0b6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800c0ba:	e00f      	b.n	800c0dc <HAL_I2C_Init+0x1dc>
 800c0bc:	68fb      	ldr	r3, [r7, #12]
 800c0be:	1e58      	subs	r0, r3, #1
 800c0c0:	687b      	ldr	r3, [r7, #4]
 800c0c2:	6859      	ldr	r1, [r3, #4]
 800c0c4:	460b      	mov	r3, r1
 800c0c6:	009b      	lsls	r3, r3, #2
 800c0c8:	440b      	add	r3, r1
 800c0ca:	0099      	lsls	r1, r3, #2
 800c0cc:	440b      	add	r3, r1
 800c0ce:	fbb0 f3f3 	udiv	r3, r0, r3
 800c0d2:	3301      	adds	r3, #1
 800c0d4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800c0d8:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800c0dc:	6879      	ldr	r1, [r7, #4]
 800c0de:	6809      	ldr	r1, [r1, #0]
 800c0e0:	4313      	orrs	r3, r2
 800c0e2:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 800c0e4:	687b      	ldr	r3, [r7, #4]
 800c0e6:	681b      	ldr	r3, [r3, #0]
 800c0e8:	681b      	ldr	r3, [r3, #0]
 800c0ea:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 800c0ee:	687b      	ldr	r3, [r7, #4]
 800c0f0:	69da      	ldr	r2, [r3, #28]
 800c0f2:	687b      	ldr	r3, [r7, #4]
 800c0f4:	6a1b      	ldr	r3, [r3, #32]
 800c0f6:	431a      	orrs	r2, r3
 800c0f8:	687b      	ldr	r3, [r7, #4]
 800c0fa:	681b      	ldr	r3, [r3, #0]
 800c0fc:	430a      	orrs	r2, r1
 800c0fe:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 800c100:	687b      	ldr	r3, [r7, #4]
 800c102:	681b      	ldr	r3, [r3, #0]
 800c104:	689b      	ldr	r3, [r3, #8]
 800c106:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 800c10a:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800c10e:	687a      	ldr	r2, [r7, #4]
 800c110:	6911      	ldr	r1, [r2, #16]
 800c112:	687a      	ldr	r2, [r7, #4]
 800c114:	68d2      	ldr	r2, [r2, #12]
 800c116:	4311      	orrs	r1, r2
 800c118:	687a      	ldr	r2, [r7, #4]
 800c11a:	6812      	ldr	r2, [r2, #0]
 800c11c:	430b      	orrs	r3, r1
 800c11e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 800c120:	687b      	ldr	r3, [r7, #4]
 800c122:	681b      	ldr	r3, [r3, #0]
 800c124:	68db      	ldr	r3, [r3, #12]
 800c126:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 800c12a:	687b      	ldr	r3, [r7, #4]
 800c12c:	695a      	ldr	r2, [r3, #20]
 800c12e:	687b      	ldr	r3, [r7, #4]
 800c130:	699b      	ldr	r3, [r3, #24]
 800c132:	431a      	orrs	r2, r3
 800c134:	687b      	ldr	r3, [r7, #4]
 800c136:	681b      	ldr	r3, [r3, #0]
 800c138:	430a      	orrs	r2, r1
 800c13a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800c13c:	687b      	ldr	r3, [r7, #4]
 800c13e:	681b      	ldr	r3, [r3, #0]
 800c140:	681a      	ldr	r2, [r3, #0]
 800c142:	687b      	ldr	r3, [r7, #4]
 800c144:	681b      	ldr	r3, [r3, #0]
 800c146:	f042 0201 	orr.w	r2, r2, #1
 800c14a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800c14c:	687b      	ldr	r3, [r7, #4]
 800c14e:	2200      	movs	r2, #0
 800c150:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800c152:	687b      	ldr	r3, [r7, #4]
 800c154:	2220      	movs	r2, #32
 800c156:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800c15a:	687b      	ldr	r3, [r7, #4]
 800c15c:	2200      	movs	r2, #0
 800c15e:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800c160:	687b      	ldr	r3, [r7, #4]
 800c162:	2200      	movs	r2, #0
 800c164:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800c168:	2300      	movs	r3, #0
}
 800c16a:	4618      	mov	r0, r3
 800c16c:	3710      	adds	r7, #16
 800c16e:	46bd      	mov	sp, r7
 800c170:	bd80      	pop	{r7, pc}
 800c172:	bf00      	nop
 800c174:	000186a0 	.word	0x000186a0
 800c178:	001e847f 	.word	0x001e847f
 800c17c:	003d08ff 	.word	0x003d08ff
 800c180:	431bde83 	.word	0x431bde83
 800c184:	10624dd3 	.word	0x10624dd3

0800c188 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800c188:	b580      	push	{r7, lr}
 800c18a:	b086      	sub	sp, #24
 800c18c:	af00      	add	r7, sp, #0
 800c18e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800c190:	687b      	ldr	r3, [r7, #4]
 800c192:	2b00      	cmp	r3, #0
 800c194:	d101      	bne.n	800c19a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800c196:	2301      	movs	r3, #1
 800c198:	e264      	b.n	800c664 <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800c19a:	687b      	ldr	r3, [r7, #4]
 800c19c:	681b      	ldr	r3, [r3, #0]
 800c19e:	f003 0301 	and.w	r3, r3, #1
 800c1a2:	2b00      	cmp	r3, #0
 800c1a4:	d075      	beq.n	800c292 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800c1a6:	4ba3      	ldr	r3, [pc, #652]	; (800c434 <HAL_RCC_OscConfig+0x2ac>)
 800c1a8:	689b      	ldr	r3, [r3, #8]
 800c1aa:	f003 030c 	and.w	r3, r3, #12
 800c1ae:	2b04      	cmp	r3, #4
 800c1b0:	d00c      	beq.n	800c1cc <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800c1b2:	4ba0      	ldr	r3, [pc, #640]	; (800c434 <HAL_RCC_OscConfig+0x2ac>)
 800c1b4:	689b      	ldr	r3, [r3, #8]
 800c1b6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800c1ba:	2b08      	cmp	r3, #8
 800c1bc:	d112      	bne.n	800c1e4 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800c1be:	4b9d      	ldr	r3, [pc, #628]	; (800c434 <HAL_RCC_OscConfig+0x2ac>)
 800c1c0:	685b      	ldr	r3, [r3, #4]
 800c1c2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800c1c6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800c1ca:	d10b      	bne.n	800c1e4 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800c1cc:	4b99      	ldr	r3, [pc, #612]	; (800c434 <HAL_RCC_OscConfig+0x2ac>)
 800c1ce:	681b      	ldr	r3, [r3, #0]
 800c1d0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800c1d4:	2b00      	cmp	r3, #0
 800c1d6:	d05b      	beq.n	800c290 <HAL_RCC_OscConfig+0x108>
 800c1d8:	687b      	ldr	r3, [r7, #4]
 800c1da:	685b      	ldr	r3, [r3, #4]
 800c1dc:	2b00      	cmp	r3, #0
 800c1de:	d157      	bne.n	800c290 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800c1e0:	2301      	movs	r3, #1
 800c1e2:	e23f      	b.n	800c664 <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800c1e4:	687b      	ldr	r3, [r7, #4]
 800c1e6:	685b      	ldr	r3, [r3, #4]
 800c1e8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800c1ec:	d106      	bne.n	800c1fc <HAL_RCC_OscConfig+0x74>
 800c1ee:	4b91      	ldr	r3, [pc, #580]	; (800c434 <HAL_RCC_OscConfig+0x2ac>)
 800c1f0:	681b      	ldr	r3, [r3, #0]
 800c1f2:	4a90      	ldr	r2, [pc, #576]	; (800c434 <HAL_RCC_OscConfig+0x2ac>)
 800c1f4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800c1f8:	6013      	str	r3, [r2, #0]
 800c1fa:	e01d      	b.n	800c238 <HAL_RCC_OscConfig+0xb0>
 800c1fc:	687b      	ldr	r3, [r7, #4]
 800c1fe:	685b      	ldr	r3, [r3, #4]
 800c200:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800c204:	d10c      	bne.n	800c220 <HAL_RCC_OscConfig+0x98>
 800c206:	4b8b      	ldr	r3, [pc, #556]	; (800c434 <HAL_RCC_OscConfig+0x2ac>)
 800c208:	681b      	ldr	r3, [r3, #0]
 800c20a:	4a8a      	ldr	r2, [pc, #552]	; (800c434 <HAL_RCC_OscConfig+0x2ac>)
 800c20c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800c210:	6013      	str	r3, [r2, #0]
 800c212:	4b88      	ldr	r3, [pc, #544]	; (800c434 <HAL_RCC_OscConfig+0x2ac>)
 800c214:	681b      	ldr	r3, [r3, #0]
 800c216:	4a87      	ldr	r2, [pc, #540]	; (800c434 <HAL_RCC_OscConfig+0x2ac>)
 800c218:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800c21c:	6013      	str	r3, [r2, #0]
 800c21e:	e00b      	b.n	800c238 <HAL_RCC_OscConfig+0xb0>
 800c220:	4b84      	ldr	r3, [pc, #528]	; (800c434 <HAL_RCC_OscConfig+0x2ac>)
 800c222:	681b      	ldr	r3, [r3, #0]
 800c224:	4a83      	ldr	r2, [pc, #524]	; (800c434 <HAL_RCC_OscConfig+0x2ac>)
 800c226:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800c22a:	6013      	str	r3, [r2, #0]
 800c22c:	4b81      	ldr	r3, [pc, #516]	; (800c434 <HAL_RCC_OscConfig+0x2ac>)
 800c22e:	681b      	ldr	r3, [r3, #0]
 800c230:	4a80      	ldr	r2, [pc, #512]	; (800c434 <HAL_RCC_OscConfig+0x2ac>)
 800c232:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800c236:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800c238:	687b      	ldr	r3, [r7, #4]
 800c23a:	685b      	ldr	r3, [r3, #4]
 800c23c:	2b00      	cmp	r3, #0
 800c23e:	d013      	beq.n	800c268 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800c240:	f7fe f918 	bl	800a474 <HAL_GetTick>
 800c244:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800c246:	e008      	b.n	800c25a <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800c248:	f7fe f914 	bl	800a474 <HAL_GetTick>
 800c24c:	4602      	mov	r2, r0
 800c24e:	693b      	ldr	r3, [r7, #16]
 800c250:	1ad3      	subs	r3, r2, r3
 800c252:	2b64      	cmp	r3, #100	; 0x64
 800c254:	d901      	bls.n	800c25a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800c256:	2303      	movs	r3, #3
 800c258:	e204      	b.n	800c664 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800c25a:	4b76      	ldr	r3, [pc, #472]	; (800c434 <HAL_RCC_OscConfig+0x2ac>)
 800c25c:	681b      	ldr	r3, [r3, #0]
 800c25e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800c262:	2b00      	cmp	r3, #0
 800c264:	d0f0      	beq.n	800c248 <HAL_RCC_OscConfig+0xc0>
 800c266:	e014      	b.n	800c292 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800c268:	f7fe f904 	bl	800a474 <HAL_GetTick>
 800c26c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800c26e:	e008      	b.n	800c282 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800c270:	f7fe f900 	bl	800a474 <HAL_GetTick>
 800c274:	4602      	mov	r2, r0
 800c276:	693b      	ldr	r3, [r7, #16]
 800c278:	1ad3      	subs	r3, r2, r3
 800c27a:	2b64      	cmp	r3, #100	; 0x64
 800c27c:	d901      	bls.n	800c282 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800c27e:	2303      	movs	r3, #3
 800c280:	e1f0      	b.n	800c664 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800c282:	4b6c      	ldr	r3, [pc, #432]	; (800c434 <HAL_RCC_OscConfig+0x2ac>)
 800c284:	681b      	ldr	r3, [r3, #0]
 800c286:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800c28a:	2b00      	cmp	r3, #0
 800c28c:	d1f0      	bne.n	800c270 <HAL_RCC_OscConfig+0xe8>
 800c28e:	e000      	b.n	800c292 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800c290:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800c292:	687b      	ldr	r3, [r7, #4]
 800c294:	681b      	ldr	r3, [r3, #0]
 800c296:	f003 0302 	and.w	r3, r3, #2
 800c29a:	2b00      	cmp	r3, #0
 800c29c:	d063      	beq.n	800c366 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800c29e:	4b65      	ldr	r3, [pc, #404]	; (800c434 <HAL_RCC_OscConfig+0x2ac>)
 800c2a0:	689b      	ldr	r3, [r3, #8]
 800c2a2:	f003 030c 	and.w	r3, r3, #12
 800c2a6:	2b00      	cmp	r3, #0
 800c2a8:	d00b      	beq.n	800c2c2 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800c2aa:	4b62      	ldr	r3, [pc, #392]	; (800c434 <HAL_RCC_OscConfig+0x2ac>)
 800c2ac:	689b      	ldr	r3, [r3, #8]
 800c2ae:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800c2b2:	2b08      	cmp	r3, #8
 800c2b4:	d11c      	bne.n	800c2f0 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800c2b6:	4b5f      	ldr	r3, [pc, #380]	; (800c434 <HAL_RCC_OscConfig+0x2ac>)
 800c2b8:	685b      	ldr	r3, [r3, #4]
 800c2ba:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800c2be:	2b00      	cmp	r3, #0
 800c2c0:	d116      	bne.n	800c2f0 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800c2c2:	4b5c      	ldr	r3, [pc, #368]	; (800c434 <HAL_RCC_OscConfig+0x2ac>)
 800c2c4:	681b      	ldr	r3, [r3, #0]
 800c2c6:	f003 0302 	and.w	r3, r3, #2
 800c2ca:	2b00      	cmp	r3, #0
 800c2cc:	d005      	beq.n	800c2da <HAL_RCC_OscConfig+0x152>
 800c2ce:	687b      	ldr	r3, [r7, #4]
 800c2d0:	68db      	ldr	r3, [r3, #12]
 800c2d2:	2b01      	cmp	r3, #1
 800c2d4:	d001      	beq.n	800c2da <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800c2d6:	2301      	movs	r3, #1
 800c2d8:	e1c4      	b.n	800c664 <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800c2da:	4b56      	ldr	r3, [pc, #344]	; (800c434 <HAL_RCC_OscConfig+0x2ac>)
 800c2dc:	681b      	ldr	r3, [r3, #0]
 800c2de:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800c2e2:	687b      	ldr	r3, [r7, #4]
 800c2e4:	691b      	ldr	r3, [r3, #16]
 800c2e6:	00db      	lsls	r3, r3, #3
 800c2e8:	4952      	ldr	r1, [pc, #328]	; (800c434 <HAL_RCC_OscConfig+0x2ac>)
 800c2ea:	4313      	orrs	r3, r2
 800c2ec:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800c2ee:	e03a      	b.n	800c366 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800c2f0:	687b      	ldr	r3, [r7, #4]
 800c2f2:	68db      	ldr	r3, [r3, #12]
 800c2f4:	2b00      	cmp	r3, #0
 800c2f6:	d020      	beq.n	800c33a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800c2f8:	4b4f      	ldr	r3, [pc, #316]	; (800c438 <HAL_RCC_OscConfig+0x2b0>)
 800c2fa:	2201      	movs	r2, #1
 800c2fc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800c2fe:	f7fe f8b9 	bl	800a474 <HAL_GetTick>
 800c302:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800c304:	e008      	b.n	800c318 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800c306:	f7fe f8b5 	bl	800a474 <HAL_GetTick>
 800c30a:	4602      	mov	r2, r0
 800c30c:	693b      	ldr	r3, [r7, #16]
 800c30e:	1ad3      	subs	r3, r2, r3
 800c310:	2b02      	cmp	r3, #2
 800c312:	d901      	bls.n	800c318 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800c314:	2303      	movs	r3, #3
 800c316:	e1a5      	b.n	800c664 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800c318:	4b46      	ldr	r3, [pc, #280]	; (800c434 <HAL_RCC_OscConfig+0x2ac>)
 800c31a:	681b      	ldr	r3, [r3, #0]
 800c31c:	f003 0302 	and.w	r3, r3, #2
 800c320:	2b00      	cmp	r3, #0
 800c322:	d0f0      	beq.n	800c306 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800c324:	4b43      	ldr	r3, [pc, #268]	; (800c434 <HAL_RCC_OscConfig+0x2ac>)
 800c326:	681b      	ldr	r3, [r3, #0]
 800c328:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800c32c:	687b      	ldr	r3, [r7, #4]
 800c32e:	691b      	ldr	r3, [r3, #16]
 800c330:	00db      	lsls	r3, r3, #3
 800c332:	4940      	ldr	r1, [pc, #256]	; (800c434 <HAL_RCC_OscConfig+0x2ac>)
 800c334:	4313      	orrs	r3, r2
 800c336:	600b      	str	r3, [r1, #0]
 800c338:	e015      	b.n	800c366 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800c33a:	4b3f      	ldr	r3, [pc, #252]	; (800c438 <HAL_RCC_OscConfig+0x2b0>)
 800c33c:	2200      	movs	r2, #0
 800c33e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800c340:	f7fe f898 	bl	800a474 <HAL_GetTick>
 800c344:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800c346:	e008      	b.n	800c35a <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800c348:	f7fe f894 	bl	800a474 <HAL_GetTick>
 800c34c:	4602      	mov	r2, r0
 800c34e:	693b      	ldr	r3, [r7, #16]
 800c350:	1ad3      	subs	r3, r2, r3
 800c352:	2b02      	cmp	r3, #2
 800c354:	d901      	bls.n	800c35a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800c356:	2303      	movs	r3, #3
 800c358:	e184      	b.n	800c664 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800c35a:	4b36      	ldr	r3, [pc, #216]	; (800c434 <HAL_RCC_OscConfig+0x2ac>)
 800c35c:	681b      	ldr	r3, [r3, #0]
 800c35e:	f003 0302 	and.w	r3, r3, #2
 800c362:	2b00      	cmp	r3, #0
 800c364:	d1f0      	bne.n	800c348 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800c366:	687b      	ldr	r3, [r7, #4]
 800c368:	681b      	ldr	r3, [r3, #0]
 800c36a:	f003 0308 	and.w	r3, r3, #8
 800c36e:	2b00      	cmp	r3, #0
 800c370:	d030      	beq.n	800c3d4 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800c372:	687b      	ldr	r3, [r7, #4]
 800c374:	695b      	ldr	r3, [r3, #20]
 800c376:	2b00      	cmp	r3, #0
 800c378:	d016      	beq.n	800c3a8 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800c37a:	4b30      	ldr	r3, [pc, #192]	; (800c43c <HAL_RCC_OscConfig+0x2b4>)
 800c37c:	2201      	movs	r2, #1
 800c37e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800c380:	f7fe f878 	bl	800a474 <HAL_GetTick>
 800c384:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800c386:	e008      	b.n	800c39a <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800c388:	f7fe f874 	bl	800a474 <HAL_GetTick>
 800c38c:	4602      	mov	r2, r0
 800c38e:	693b      	ldr	r3, [r7, #16]
 800c390:	1ad3      	subs	r3, r2, r3
 800c392:	2b02      	cmp	r3, #2
 800c394:	d901      	bls.n	800c39a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800c396:	2303      	movs	r3, #3
 800c398:	e164      	b.n	800c664 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800c39a:	4b26      	ldr	r3, [pc, #152]	; (800c434 <HAL_RCC_OscConfig+0x2ac>)
 800c39c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800c39e:	f003 0302 	and.w	r3, r3, #2
 800c3a2:	2b00      	cmp	r3, #0
 800c3a4:	d0f0      	beq.n	800c388 <HAL_RCC_OscConfig+0x200>
 800c3a6:	e015      	b.n	800c3d4 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800c3a8:	4b24      	ldr	r3, [pc, #144]	; (800c43c <HAL_RCC_OscConfig+0x2b4>)
 800c3aa:	2200      	movs	r2, #0
 800c3ac:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800c3ae:	f7fe f861 	bl	800a474 <HAL_GetTick>
 800c3b2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800c3b4:	e008      	b.n	800c3c8 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800c3b6:	f7fe f85d 	bl	800a474 <HAL_GetTick>
 800c3ba:	4602      	mov	r2, r0
 800c3bc:	693b      	ldr	r3, [r7, #16]
 800c3be:	1ad3      	subs	r3, r2, r3
 800c3c0:	2b02      	cmp	r3, #2
 800c3c2:	d901      	bls.n	800c3c8 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 800c3c4:	2303      	movs	r3, #3
 800c3c6:	e14d      	b.n	800c664 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800c3c8:	4b1a      	ldr	r3, [pc, #104]	; (800c434 <HAL_RCC_OscConfig+0x2ac>)
 800c3ca:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800c3cc:	f003 0302 	and.w	r3, r3, #2
 800c3d0:	2b00      	cmp	r3, #0
 800c3d2:	d1f0      	bne.n	800c3b6 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800c3d4:	687b      	ldr	r3, [r7, #4]
 800c3d6:	681b      	ldr	r3, [r3, #0]
 800c3d8:	f003 0304 	and.w	r3, r3, #4
 800c3dc:	2b00      	cmp	r3, #0
 800c3de:	f000 80a0 	beq.w	800c522 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 800c3e2:	2300      	movs	r3, #0
 800c3e4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800c3e6:	4b13      	ldr	r3, [pc, #76]	; (800c434 <HAL_RCC_OscConfig+0x2ac>)
 800c3e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c3ea:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800c3ee:	2b00      	cmp	r3, #0
 800c3f0:	d10f      	bne.n	800c412 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800c3f2:	2300      	movs	r3, #0
 800c3f4:	60bb      	str	r3, [r7, #8]
 800c3f6:	4b0f      	ldr	r3, [pc, #60]	; (800c434 <HAL_RCC_OscConfig+0x2ac>)
 800c3f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c3fa:	4a0e      	ldr	r2, [pc, #56]	; (800c434 <HAL_RCC_OscConfig+0x2ac>)
 800c3fc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800c400:	6413      	str	r3, [r2, #64]	; 0x40
 800c402:	4b0c      	ldr	r3, [pc, #48]	; (800c434 <HAL_RCC_OscConfig+0x2ac>)
 800c404:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c406:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800c40a:	60bb      	str	r3, [r7, #8]
 800c40c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800c40e:	2301      	movs	r3, #1
 800c410:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800c412:	4b0b      	ldr	r3, [pc, #44]	; (800c440 <HAL_RCC_OscConfig+0x2b8>)
 800c414:	681b      	ldr	r3, [r3, #0]
 800c416:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800c41a:	2b00      	cmp	r3, #0
 800c41c:	d121      	bne.n	800c462 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800c41e:	4b08      	ldr	r3, [pc, #32]	; (800c440 <HAL_RCC_OscConfig+0x2b8>)
 800c420:	681b      	ldr	r3, [r3, #0]
 800c422:	4a07      	ldr	r2, [pc, #28]	; (800c440 <HAL_RCC_OscConfig+0x2b8>)
 800c424:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800c428:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800c42a:	f7fe f823 	bl	800a474 <HAL_GetTick>
 800c42e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800c430:	e011      	b.n	800c456 <HAL_RCC_OscConfig+0x2ce>
 800c432:	bf00      	nop
 800c434:	40023800 	.word	0x40023800
 800c438:	42470000 	.word	0x42470000
 800c43c:	42470e80 	.word	0x42470e80
 800c440:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800c444:	f7fe f816 	bl	800a474 <HAL_GetTick>
 800c448:	4602      	mov	r2, r0
 800c44a:	693b      	ldr	r3, [r7, #16]
 800c44c:	1ad3      	subs	r3, r2, r3
 800c44e:	2b02      	cmp	r3, #2
 800c450:	d901      	bls.n	800c456 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 800c452:	2303      	movs	r3, #3
 800c454:	e106      	b.n	800c664 <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800c456:	4b85      	ldr	r3, [pc, #532]	; (800c66c <HAL_RCC_OscConfig+0x4e4>)
 800c458:	681b      	ldr	r3, [r3, #0]
 800c45a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800c45e:	2b00      	cmp	r3, #0
 800c460:	d0f0      	beq.n	800c444 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800c462:	687b      	ldr	r3, [r7, #4]
 800c464:	689b      	ldr	r3, [r3, #8]
 800c466:	2b01      	cmp	r3, #1
 800c468:	d106      	bne.n	800c478 <HAL_RCC_OscConfig+0x2f0>
 800c46a:	4b81      	ldr	r3, [pc, #516]	; (800c670 <HAL_RCC_OscConfig+0x4e8>)
 800c46c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800c46e:	4a80      	ldr	r2, [pc, #512]	; (800c670 <HAL_RCC_OscConfig+0x4e8>)
 800c470:	f043 0301 	orr.w	r3, r3, #1
 800c474:	6713      	str	r3, [r2, #112]	; 0x70
 800c476:	e01c      	b.n	800c4b2 <HAL_RCC_OscConfig+0x32a>
 800c478:	687b      	ldr	r3, [r7, #4]
 800c47a:	689b      	ldr	r3, [r3, #8]
 800c47c:	2b05      	cmp	r3, #5
 800c47e:	d10c      	bne.n	800c49a <HAL_RCC_OscConfig+0x312>
 800c480:	4b7b      	ldr	r3, [pc, #492]	; (800c670 <HAL_RCC_OscConfig+0x4e8>)
 800c482:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800c484:	4a7a      	ldr	r2, [pc, #488]	; (800c670 <HAL_RCC_OscConfig+0x4e8>)
 800c486:	f043 0304 	orr.w	r3, r3, #4
 800c48a:	6713      	str	r3, [r2, #112]	; 0x70
 800c48c:	4b78      	ldr	r3, [pc, #480]	; (800c670 <HAL_RCC_OscConfig+0x4e8>)
 800c48e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800c490:	4a77      	ldr	r2, [pc, #476]	; (800c670 <HAL_RCC_OscConfig+0x4e8>)
 800c492:	f043 0301 	orr.w	r3, r3, #1
 800c496:	6713      	str	r3, [r2, #112]	; 0x70
 800c498:	e00b      	b.n	800c4b2 <HAL_RCC_OscConfig+0x32a>
 800c49a:	4b75      	ldr	r3, [pc, #468]	; (800c670 <HAL_RCC_OscConfig+0x4e8>)
 800c49c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800c49e:	4a74      	ldr	r2, [pc, #464]	; (800c670 <HAL_RCC_OscConfig+0x4e8>)
 800c4a0:	f023 0301 	bic.w	r3, r3, #1
 800c4a4:	6713      	str	r3, [r2, #112]	; 0x70
 800c4a6:	4b72      	ldr	r3, [pc, #456]	; (800c670 <HAL_RCC_OscConfig+0x4e8>)
 800c4a8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800c4aa:	4a71      	ldr	r2, [pc, #452]	; (800c670 <HAL_RCC_OscConfig+0x4e8>)
 800c4ac:	f023 0304 	bic.w	r3, r3, #4
 800c4b0:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800c4b2:	687b      	ldr	r3, [r7, #4]
 800c4b4:	689b      	ldr	r3, [r3, #8]
 800c4b6:	2b00      	cmp	r3, #0
 800c4b8:	d015      	beq.n	800c4e6 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800c4ba:	f7fd ffdb 	bl	800a474 <HAL_GetTick>
 800c4be:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800c4c0:	e00a      	b.n	800c4d8 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800c4c2:	f7fd ffd7 	bl	800a474 <HAL_GetTick>
 800c4c6:	4602      	mov	r2, r0
 800c4c8:	693b      	ldr	r3, [r7, #16]
 800c4ca:	1ad3      	subs	r3, r2, r3
 800c4cc:	f241 3288 	movw	r2, #5000	; 0x1388
 800c4d0:	4293      	cmp	r3, r2
 800c4d2:	d901      	bls.n	800c4d8 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 800c4d4:	2303      	movs	r3, #3
 800c4d6:	e0c5      	b.n	800c664 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800c4d8:	4b65      	ldr	r3, [pc, #404]	; (800c670 <HAL_RCC_OscConfig+0x4e8>)
 800c4da:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800c4dc:	f003 0302 	and.w	r3, r3, #2
 800c4e0:	2b00      	cmp	r3, #0
 800c4e2:	d0ee      	beq.n	800c4c2 <HAL_RCC_OscConfig+0x33a>
 800c4e4:	e014      	b.n	800c510 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800c4e6:	f7fd ffc5 	bl	800a474 <HAL_GetTick>
 800c4ea:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800c4ec:	e00a      	b.n	800c504 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800c4ee:	f7fd ffc1 	bl	800a474 <HAL_GetTick>
 800c4f2:	4602      	mov	r2, r0
 800c4f4:	693b      	ldr	r3, [r7, #16]
 800c4f6:	1ad3      	subs	r3, r2, r3
 800c4f8:	f241 3288 	movw	r2, #5000	; 0x1388
 800c4fc:	4293      	cmp	r3, r2
 800c4fe:	d901      	bls.n	800c504 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 800c500:	2303      	movs	r3, #3
 800c502:	e0af      	b.n	800c664 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800c504:	4b5a      	ldr	r3, [pc, #360]	; (800c670 <HAL_RCC_OscConfig+0x4e8>)
 800c506:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800c508:	f003 0302 	and.w	r3, r3, #2
 800c50c:	2b00      	cmp	r3, #0
 800c50e:	d1ee      	bne.n	800c4ee <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800c510:	7dfb      	ldrb	r3, [r7, #23]
 800c512:	2b01      	cmp	r3, #1
 800c514:	d105      	bne.n	800c522 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800c516:	4b56      	ldr	r3, [pc, #344]	; (800c670 <HAL_RCC_OscConfig+0x4e8>)
 800c518:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c51a:	4a55      	ldr	r2, [pc, #340]	; (800c670 <HAL_RCC_OscConfig+0x4e8>)
 800c51c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800c520:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800c522:	687b      	ldr	r3, [r7, #4]
 800c524:	699b      	ldr	r3, [r3, #24]
 800c526:	2b00      	cmp	r3, #0
 800c528:	f000 809b 	beq.w	800c662 <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800c52c:	4b50      	ldr	r3, [pc, #320]	; (800c670 <HAL_RCC_OscConfig+0x4e8>)
 800c52e:	689b      	ldr	r3, [r3, #8]
 800c530:	f003 030c 	and.w	r3, r3, #12
 800c534:	2b08      	cmp	r3, #8
 800c536:	d05c      	beq.n	800c5f2 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800c538:	687b      	ldr	r3, [r7, #4]
 800c53a:	699b      	ldr	r3, [r3, #24]
 800c53c:	2b02      	cmp	r3, #2
 800c53e:	d141      	bne.n	800c5c4 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800c540:	4b4c      	ldr	r3, [pc, #304]	; (800c674 <HAL_RCC_OscConfig+0x4ec>)
 800c542:	2200      	movs	r2, #0
 800c544:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800c546:	f7fd ff95 	bl	800a474 <HAL_GetTick>
 800c54a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800c54c:	e008      	b.n	800c560 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800c54e:	f7fd ff91 	bl	800a474 <HAL_GetTick>
 800c552:	4602      	mov	r2, r0
 800c554:	693b      	ldr	r3, [r7, #16]
 800c556:	1ad3      	subs	r3, r2, r3
 800c558:	2b02      	cmp	r3, #2
 800c55a:	d901      	bls.n	800c560 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 800c55c:	2303      	movs	r3, #3
 800c55e:	e081      	b.n	800c664 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800c560:	4b43      	ldr	r3, [pc, #268]	; (800c670 <HAL_RCC_OscConfig+0x4e8>)
 800c562:	681b      	ldr	r3, [r3, #0]
 800c564:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800c568:	2b00      	cmp	r3, #0
 800c56a:	d1f0      	bne.n	800c54e <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800c56c:	687b      	ldr	r3, [r7, #4]
 800c56e:	69da      	ldr	r2, [r3, #28]
 800c570:	687b      	ldr	r3, [r7, #4]
 800c572:	6a1b      	ldr	r3, [r3, #32]
 800c574:	431a      	orrs	r2, r3
 800c576:	687b      	ldr	r3, [r7, #4]
 800c578:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c57a:	019b      	lsls	r3, r3, #6
 800c57c:	431a      	orrs	r2, r3
 800c57e:	687b      	ldr	r3, [r7, #4]
 800c580:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c582:	085b      	lsrs	r3, r3, #1
 800c584:	3b01      	subs	r3, #1
 800c586:	041b      	lsls	r3, r3, #16
 800c588:	431a      	orrs	r2, r3
 800c58a:	687b      	ldr	r3, [r7, #4]
 800c58c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c58e:	061b      	lsls	r3, r3, #24
 800c590:	4937      	ldr	r1, [pc, #220]	; (800c670 <HAL_RCC_OscConfig+0x4e8>)
 800c592:	4313      	orrs	r3, r2
 800c594:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800c596:	4b37      	ldr	r3, [pc, #220]	; (800c674 <HAL_RCC_OscConfig+0x4ec>)
 800c598:	2201      	movs	r2, #1
 800c59a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800c59c:	f7fd ff6a 	bl	800a474 <HAL_GetTick>
 800c5a0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800c5a2:	e008      	b.n	800c5b6 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800c5a4:	f7fd ff66 	bl	800a474 <HAL_GetTick>
 800c5a8:	4602      	mov	r2, r0
 800c5aa:	693b      	ldr	r3, [r7, #16]
 800c5ac:	1ad3      	subs	r3, r2, r3
 800c5ae:	2b02      	cmp	r3, #2
 800c5b0:	d901      	bls.n	800c5b6 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 800c5b2:	2303      	movs	r3, #3
 800c5b4:	e056      	b.n	800c664 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800c5b6:	4b2e      	ldr	r3, [pc, #184]	; (800c670 <HAL_RCC_OscConfig+0x4e8>)
 800c5b8:	681b      	ldr	r3, [r3, #0]
 800c5ba:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800c5be:	2b00      	cmp	r3, #0
 800c5c0:	d0f0      	beq.n	800c5a4 <HAL_RCC_OscConfig+0x41c>
 800c5c2:	e04e      	b.n	800c662 <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800c5c4:	4b2b      	ldr	r3, [pc, #172]	; (800c674 <HAL_RCC_OscConfig+0x4ec>)
 800c5c6:	2200      	movs	r2, #0
 800c5c8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800c5ca:	f7fd ff53 	bl	800a474 <HAL_GetTick>
 800c5ce:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800c5d0:	e008      	b.n	800c5e4 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800c5d2:	f7fd ff4f 	bl	800a474 <HAL_GetTick>
 800c5d6:	4602      	mov	r2, r0
 800c5d8:	693b      	ldr	r3, [r7, #16]
 800c5da:	1ad3      	subs	r3, r2, r3
 800c5dc:	2b02      	cmp	r3, #2
 800c5de:	d901      	bls.n	800c5e4 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 800c5e0:	2303      	movs	r3, #3
 800c5e2:	e03f      	b.n	800c664 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800c5e4:	4b22      	ldr	r3, [pc, #136]	; (800c670 <HAL_RCC_OscConfig+0x4e8>)
 800c5e6:	681b      	ldr	r3, [r3, #0]
 800c5e8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800c5ec:	2b00      	cmp	r3, #0
 800c5ee:	d1f0      	bne.n	800c5d2 <HAL_RCC_OscConfig+0x44a>
 800c5f0:	e037      	b.n	800c662 <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800c5f2:	687b      	ldr	r3, [r7, #4]
 800c5f4:	699b      	ldr	r3, [r3, #24]
 800c5f6:	2b01      	cmp	r3, #1
 800c5f8:	d101      	bne.n	800c5fe <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 800c5fa:	2301      	movs	r3, #1
 800c5fc:	e032      	b.n	800c664 <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800c5fe:	4b1c      	ldr	r3, [pc, #112]	; (800c670 <HAL_RCC_OscConfig+0x4e8>)
 800c600:	685b      	ldr	r3, [r3, #4]
 800c602:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800c604:	687b      	ldr	r3, [r7, #4]
 800c606:	699b      	ldr	r3, [r3, #24]
 800c608:	2b01      	cmp	r3, #1
 800c60a:	d028      	beq.n	800c65e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800c60c:	68fb      	ldr	r3, [r7, #12]
 800c60e:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800c612:	687b      	ldr	r3, [r7, #4]
 800c614:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800c616:	429a      	cmp	r2, r3
 800c618:	d121      	bne.n	800c65e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800c61a:	68fb      	ldr	r3, [r7, #12]
 800c61c:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800c620:	687b      	ldr	r3, [r7, #4]
 800c622:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800c624:	429a      	cmp	r2, r3
 800c626:	d11a      	bne.n	800c65e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800c628:	68fa      	ldr	r2, [r7, #12]
 800c62a:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800c62e:	4013      	ands	r3, r2
 800c630:	687a      	ldr	r2, [r7, #4]
 800c632:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800c634:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800c636:	4293      	cmp	r3, r2
 800c638:	d111      	bne.n	800c65e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800c63a:	68fb      	ldr	r3, [r7, #12]
 800c63c:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800c640:	687b      	ldr	r3, [r7, #4]
 800c642:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c644:	085b      	lsrs	r3, r3, #1
 800c646:	3b01      	subs	r3, #1
 800c648:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800c64a:	429a      	cmp	r2, r3
 800c64c:	d107      	bne.n	800c65e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800c64e:	68fb      	ldr	r3, [r7, #12]
 800c650:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800c654:	687b      	ldr	r3, [r7, #4]
 800c656:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c658:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800c65a:	429a      	cmp	r2, r3
 800c65c:	d001      	beq.n	800c662 <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 800c65e:	2301      	movs	r3, #1
 800c660:	e000      	b.n	800c664 <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 800c662:	2300      	movs	r3, #0
}
 800c664:	4618      	mov	r0, r3
 800c666:	3718      	adds	r7, #24
 800c668:	46bd      	mov	sp, r7
 800c66a:	bd80      	pop	{r7, pc}
 800c66c:	40007000 	.word	0x40007000
 800c670:	40023800 	.word	0x40023800
 800c674:	42470060 	.word	0x42470060

0800c678 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800c678:	b580      	push	{r7, lr}
 800c67a:	b084      	sub	sp, #16
 800c67c:	af00      	add	r7, sp, #0
 800c67e:	6078      	str	r0, [r7, #4]
 800c680:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800c682:	687b      	ldr	r3, [r7, #4]
 800c684:	2b00      	cmp	r3, #0
 800c686:	d101      	bne.n	800c68c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800c688:	2301      	movs	r3, #1
 800c68a:	e0cc      	b.n	800c826 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800c68c:	4b68      	ldr	r3, [pc, #416]	; (800c830 <HAL_RCC_ClockConfig+0x1b8>)
 800c68e:	681b      	ldr	r3, [r3, #0]
 800c690:	f003 0307 	and.w	r3, r3, #7
 800c694:	683a      	ldr	r2, [r7, #0]
 800c696:	429a      	cmp	r2, r3
 800c698:	d90c      	bls.n	800c6b4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800c69a:	4b65      	ldr	r3, [pc, #404]	; (800c830 <HAL_RCC_ClockConfig+0x1b8>)
 800c69c:	683a      	ldr	r2, [r7, #0]
 800c69e:	b2d2      	uxtb	r2, r2
 800c6a0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800c6a2:	4b63      	ldr	r3, [pc, #396]	; (800c830 <HAL_RCC_ClockConfig+0x1b8>)
 800c6a4:	681b      	ldr	r3, [r3, #0]
 800c6a6:	f003 0307 	and.w	r3, r3, #7
 800c6aa:	683a      	ldr	r2, [r7, #0]
 800c6ac:	429a      	cmp	r2, r3
 800c6ae:	d001      	beq.n	800c6b4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800c6b0:	2301      	movs	r3, #1
 800c6b2:	e0b8      	b.n	800c826 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800c6b4:	687b      	ldr	r3, [r7, #4]
 800c6b6:	681b      	ldr	r3, [r3, #0]
 800c6b8:	f003 0302 	and.w	r3, r3, #2
 800c6bc:	2b00      	cmp	r3, #0
 800c6be:	d020      	beq.n	800c702 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800c6c0:	687b      	ldr	r3, [r7, #4]
 800c6c2:	681b      	ldr	r3, [r3, #0]
 800c6c4:	f003 0304 	and.w	r3, r3, #4
 800c6c8:	2b00      	cmp	r3, #0
 800c6ca:	d005      	beq.n	800c6d8 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800c6cc:	4b59      	ldr	r3, [pc, #356]	; (800c834 <HAL_RCC_ClockConfig+0x1bc>)
 800c6ce:	689b      	ldr	r3, [r3, #8]
 800c6d0:	4a58      	ldr	r2, [pc, #352]	; (800c834 <HAL_RCC_ClockConfig+0x1bc>)
 800c6d2:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800c6d6:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800c6d8:	687b      	ldr	r3, [r7, #4]
 800c6da:	681b      	ldr	r3, [r3, #0]
 800c6dc:	f003 0308 	and.w	r3, r3, #8
 800c6e0:	2b00      	cmp	r3, #0
 800c6e2:	d005      	beq.n	800c6f0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800c6e4:	4b53      	ldr	r3, [pc, #332]	; (800c834 <HAL_RCC_ClockConfig+0x1bc>)
 800c6e6:	689b      	ldr	r3, [r3, #8]
 800c6e8:	4a52      	ldr	r2, [pc, #328]	; (800c834 <HAL_RCC_ClockConfig+0x1bc>)
 800c6ea:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800c6ee:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800c6f0:	4b50      	ldr	r3, [pc, #320]	; (800c834 <HAL_RCC_ClockConfig+0x1bc>)
 800c6f2:	689b      	ldr	r3, [r3, #8]
 800c6f4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800c6f8:	687b      	ldr	r3, [r7, #4]
 800c6fa:	689b      	ldr	r3, [r3, #8]
 800c6fc:	494d      	ldr	r1, [pc, #308]	; (800c834 <HAL_RCC_ClockConfig+0x1bc>)
 800c6fe:	4313      	orrs	r3, r2
 800c700:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800c702:	687b      	ldr	r3, [r7, #4]
 800c704:	681b      	ldr	r3, [r3, #0]
 800c706:	f003 0301 	and.w	r3, r3, #1
 800c70a:	2b00      	cmp	r3, #0
 800c70c:	d044      	beq.n	800c798 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800c70e:	687b      	ldr	r3, [r7, #4]
 800c710:	685b      	ldr	r3, [r3, #4]
 800c712:	2b01      	cmp	r3, #1
 800c714:	d107      	bne.n	800c726 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800c716:	4b47      	ldr	r3, [pc, #284]	; (800c834 <HAL_RCC_ClockConfig+0x1bc>)
 800c718:	681b      	ldr	r3, [r3, #0]
 800c71a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800c71e:	2b00      	cmp	r3, #0
 800c720:	d119      	bne.n	800c756 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800c722:	2301      	movs	r3, #1
 800c724:	e07f      	b.n	800c826 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800c726:	687b      	ldr	r3, [r7, #4]
 800c728:	685b      	ldr	r3, [r3, #4]
 800c72a:	2b02      	cmp	r3, #2
 800c72c:	d003      	beq.n	800c736 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800c72e:	687b      	ldr	r3, [r7, #4]
 800c730:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800c732:	2b03      	cmp	r3, #3
 800c734:	d107      	bne.n	800c746 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800c736:	4b3f      	ldr	r3, [pc, #252]	; (800c834 <HAL_RCC_ClockConfig+0x1bc>)
 800c738:	681b      	ldr	r3, [r3, #0]
 800c73a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800c73e:	2b00      	cmp	r3, #0
 800c740:	d109      	bne.n	800c756 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800c742:	2301      	movs	r3, #1
 800c744:	e06f      	b.n	800c826 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800c746:	4b3b      	ldr	r3, [pc, #236]	; (800c834 <HAL_RCC_ClockConfig+0x1bc>)
 800c748:	681b      	ldr	r3, [r3, #0]
 800c74a:	f003 0302 	and.w	r3, r3, #2
 800c74e:	2b00      	cmp	r3, #0
 800c750:	d101      	bne.n	800c756 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800c752:	2301      	movs	r3, #1
 800c754:	e067      	b.n	800c826 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800c756:	4b37      	ldr	r3, [pc, #220]	; (800c834 <HAL_RCC_ClockConfig+0x1bc>)
 800c758:	689b      	ldr	r3, [r3, #8]
 800c75a:	f023 0203 	bic.w	r2, r3, #3
 800c75e:	687b      	ldr	r3, [r7, #4]
 800c760:	685b      	ldr	r3, [r3, #4]
 800c762:	4934      	ldr	r1, [pc, #208]	; (800c834 <HAL_RCC_ClockConfig+0x1bc>)
 800c764:	4313      	orrs	r3, r2
 800c766:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800c768:	f7fd fe84 	bl	800a474 <HAL_GetTick>
 800c76c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800c76e:	e00a      	b.n	800c786 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800c770:	f7fd fe80 	bl	800a474 <HAL_GetTick>
 800c774:	4602      	mov	r2, r0
 800c776:	68fb      	ldr	r3, [r7, #12]
 800c778:	1ad3      	subs	r3, r2, r3
 800c77a:	f241 3288 	movw	r2, #5000	; 0x1388
 800c77e:	4293      	cmp	r3, r2
 800c780:	d901      	bls.n	800c786 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800c782:	2303      	movs	r3, #3
 800c784:	e04f      	b.n	800c826 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800c786:	4b2b      	ldr	r3, [pc, #172]	; (800c834 <HAL_RCC_ClockConfig+0x1bc>)
 800c788:	689b      	ldr	r3, [r3, #8]
 800c78a:	f003 020c 	and.w	r2, r3, #12
 800c78e:	687b      	ldr	r3, [r7, #4]
 800c790:	685b      	ldr	r3, [r3, #4]
 800c792:	009b      	lsls	r3, r3, #2
 800c794:	429a      	cmp	r2, r3
 800c796:	d1eb      	bne.n	800c770 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800c798:	4b25      	ldr	r3, [pc, #148]	; (800c830 <HAL_RCC_ClockConfig+0x1b8>)
 800c79a:	681b      	ldr	r3, [r3, #0]
 800c79c:	f003 0307 	and.w	r3, r3, #7
 800c7a0:	683a      	ldr	r2, [r7, #0]
 800c7a2:	429a      	cmp	r2, r3
 800c7a4:	d20c      	bcs.n	800c7c0 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800c7a6:	4b22      	ldr	r3, [pc, #136]	; (800c830 <HAL_RCC_ClockConfig+0x1b8>)
 800c7a8:	683a      	ldr	r2, [r7, #0]
 800c7aa:	b2d2      	uxtb	r2, r2
 800c7ac:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800c7ae:	4b20      	ldr	r3, [pc, #128]	; (800c830 <HAL_RCC_ClockConfig+0x1b8>)
 800c7b0:	681b      	ldr	r3, [r3, #0]
 800c7b2:	f003 0307 	and.w	r3, r3, #7
 800c7b6:	683a      	ldr	r2, [r7, #0]
 800c7b8:	429a      	cmp	r2, r3
 800c7ba:	d001      	beq.n	800c7c0 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800c7bc:	2301      	movs	r3, #1
 800c7be:	e032      	b.n	800c826 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800c7c0:	687b      	ldr	r3, [r7, #4]
 800c7c2:	681b      	ldr	r3, [r3, #0]
 800c7c4:	f003 0304 	and.w	r3, r3, #4
 800c7c8:	2b00      	cmp	r3, #0
 800c7ca:	d008      	beq.n	800c7de <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800c7cc:	4b19      	ldr	r3, [pc, #100]	; (800c834 <HAL_RCC_ClockConfig+0x1bc>)
 800c7ce:	689b      	ldr	r3, [r3, #8]
 800c7d0:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800c7d4:	687b      	ldr	r3, [r7, #4]
 800c7d6:	68db      	ldr	r3, [r3, #12]
 800c7d8:	4916      	ldr	r1, [pc, #88]	; (800c834 <HAL_RCC_ClockConfig+0x1bc>)
 800c7da:	4313      	orrs	r3, r2
 800c7dc:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800c7de:	687b      	ldr	r3, [r7, #4]
 800c7e0:	681b      	ldr	r3, [r3, #0]
 800c7e2:	f003 0308 	and.w	r3, r3, #8
 800c7e6:	2b00      	cmp	r3, #0
 800c7e8:	d009      	beq.n	800c7fe <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800c7ea:	4b12      	ldr	r3, [pc, #72]	; (800c834 <HAL_RCC_ClockConfig+0x1bc>)
 800c7ec:	689b      	ldr	r3, [r3, #8]
 800c7ee:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800c7f2:	687b      	ldr	r3, [r7, #4]
 800c7f4:	691b      	ldr	r3, [r3, #16]
 800c7f6:	00db      	lsls	r3, r3, #3
 800c7f8:	490e      	ldr	r1, [pc, #56]	; (800c834 <HAL_RCC_ClockConfig+0x1bc>)
 800c7fa:	4313      	orrs	r3, r2
 800c7fc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800c7fe:	f000 f821 	bl	800c844 <HAL_RCC_GetSysClockFreq>
 800c802:	4602      	mov	r2, r0
 800c804:	4b0b      	ldr	r3, [pc, #44]	; (800c834 <HAL_RCC_ClockConfig+0x1bc>)
 800c806:	689b      	ldr	r3, [r3, #8]
 800c808:	091b      	lsrs	r3, r3, #4
 800c80a:	f003 030f 	and.w	r3, r3, #15
 800c80e:	490a      	ldr	r1, [pc, #40]	; (800c838 <HAL_RCC_ClockConfig+0x1c0>)
 800c810:	5ccb      	ldrb	r3, [r1, r3]
 800c812:	fa22 f303 	lsr.w	r3, r2, r3
 800c816:	4a09      	ldr	r2, [pc, #36]	; (800c83c <HAL_RCC_ClockConfig+0x1c4>)
 800c818:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800c81a:	4b09      	ldr	r3, [pc, #36]	; (800c840 <HAL_RCC_ClockConfig+0x1c8>)
 800c81c:	681b      	ldr	r3, [r3, #0]
 800c81e:	4618      	mov	r0, r3
 800c820:	f7fd fde4 	bl	800a3ec <HAL_InitTick>

  return HAL_OK;
 800c824:	2300      	movs	r3, #0
}
 800c826:	4618      	mov	r0, r3
 800c828:	3710      	adds	r7, #16
 800c82a:	46bd      	mov	sp, r7
 800c82c:	bd80      	pop	{r7, pc}
 800c82e:	bf00      	nop
 800c830:	40023c00 	.word	0x40023c00
 800c834:	40023800 	.word	0x40023800
 800c838:	080139e0 	.word	0x080139e0
 800c83c:	200002f4 	.word	0x200002f4
 800c840:	200002f8 	.word	0x200002f8

0800c844 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800c844:	b5b0      	push	{r4, r5, r7, lr}
 800c846:	b084      	sub	sp, #16
 800c848:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 800c84a:	2100      	movs	r1, #0
 800c84c:	6079      	str	r1, [r7, #4]
 800c84e:	2100      	movs	r1, #0
 800c850:	60f9      	str	r1, [r7, #12]
 800c852:	2100      	movs	r1, #0
 800c854:	6039      	str	r1, [r7, #0]
  uint32_t sysclockfreq = 0U;
 800c856:	2100      	movs	r1, #0
 800c858:	60b9      	str	r1, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800c85a:	4952      	ldr	r1, [pc, #328]	; (800c9a4 <HAL_RCC_GetSysClockFreq+0x160>)
 800c85c:	6889      	ldr	r1, [r1, #8]
 800c85e:	f001 010c 	and.w	r1, r1, #12
 800c862:	2908      	cmp	r1, #8
 800c864:	d00d      	beq.n	800c882 <HAL_RCC_GetSysClockFreq+0x3e>
 800c866:	2908      	cmp	r1, #8
 800c868:	f200 8094 	bhi.w	800c994 <HAL_RCC_GetSysClockFreq+0x150>
 800c86c:	2900      	cmp	r1, #0
 800c86e:	d002      	beq.n	800c876 <HAL_RCC_GetSysClockFreq+0x32>
 800c870:	2904      	cmp	r1, #4
 800c872:	d003      	beq.n	800c87c <HAL_RCC_GetSysClockFreq+0x38>
 800c874:	e08e      	b.n	800c994 <HAL_RCC_GetSysClockFreq+0x150>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800c876:	4b4c      	ldr	r3, [pc, #304]	; (800c9a8 <HAL_RCC_GetSysClockFreq+0x164>)
 800c878:	60bb      	str	r3, [r7, #8]
       break;
 800c87a:	e08e      	b.n	800c99a <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800c87c:	4b4b      	ldr	r3, [pc, #300]	; (800c9ac <HAL_RCC_GetSysClockFreq+0x168>)
 800c87e:	60bb      	str	r3, [r7, #8]
      break;
 800c880:	e08b      	b.n	800c99a <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800c882:	4948      	ldr	r1, [pc, #288]	; (800c9a4 <HAL_RCC_GetSysClockFreq+0x160>)
 800c884:	6849      	ldr	r1, [r1, #4]
 800c886:	f001 013f 	and.w	r1, r1, #63	; 0x3f
 800c88a:	6079      	str	r1, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800c88c:	4945      	ldr	r1, [pc, #276]	; (800c9a4 <HAL_RCC_GetSysClockFreq+0x160>)
 800c88e:	6849      	ldr	r1, [r1, #4]
 800c890:	f401 0180 	and.w	r1, r1, #4194304	; 0x400000
 800c894:	2900      	cmp	r1, #0
 800c896:	d024      	beq.n	800c8e2 <HAL_RCC_GetSysClockFreq+0x9e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800c898:	4942      	ldr	r1, [pc, #264]	; (800c9a4 <HAL_RCC_GetSysClockFreq+0x160>)
 800c89a:	6849      	ldr	r1, [r1, #4]
 800c89c:	0989      	lsrs	r1, r1, #6
 800c89e:	4608      	mov	r0, r1
 800c8a0:	f04f 0100 	mov.w	r1, #0
 800c8a4:	f240 14ff 	movw	r4, #511	; 0x1ff
 800c8a8:	f04f 0500 	mov.w	r5, #0
 800c8ac:	ea00 0204 	and.w	r2, r0, r4
 800c8b0:	ea01 0305 	and.w	r3, r1, r5
 800c8b4:	493d      	ldr	r1, [pc, #244]	; (800c9ac <HAL_RCC_GetSysClockFreq+0x168>)
 800c8b6:	fb01 f003 	mul.w	r0, r1, r3
 800c8ba:	2100      	movs	r1, #0
 800c8bc:	fb01 f102 	mul.w	r1, r1, r2
 800c8c0:	1844      	adds	r4, r0, r1
 800c8c2:	493a      	ldr	r1, [pc, #232]	; (800c9ac <HAL_RCC_GetSysClockFreq+0x168>)
 800c8c4:	fba2 0101 	umull	r0, r1, r2, r1
 800c8c8:	1863      	adds	r3, r4, r1
 800c8ca:	4619      	mov	r1, r3
 800c8cc:	687b      	ldr	r3, [r7, #4]
 800c8ce:	461a      	mov	r2, r3
 800c8d0:	f04f 0300 	mov.w	r3, #0
 800c8d4:	f7f4 f9b8 	bl	8000c48 <__aeabi_uldivmod>
 800c8d8:	4602      	mov	r2, r0
 800c8da:	460b      	mov	r3, r1
 800c8dc:	4613      	mov	r3, r2
 800c8de:	60fb      	str	r3, [r7, #12]
 800c8e0:	e04a      	b.n	800c978 <HAL_RCC_GetSysClockFreq+0x134>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800c8e2:	4b30      	ldr	r3, [pc, #192]	; (800c9a4 <HAL_RCC_GetSysClockFreq+0x160>)
 800c8e4:	685b      	ldr	r3, [r3, #4]
 800c8e6:	099b      	lsrs	r3, r3, #6
 800c8e8:	461a      	mov	r2, r3
 800c8ea:	f04f 0300 	mov.w	r3, #0
 800c8ee:	f240 10ff 	movw	r0, #511	; 0x1ff
 800c8f2:	f04f 0100 	mov.w	r1, #0
 800c8f6:	ea02 0400 	and.w	r4, r2, r0
 800c8fa:	ea03 0501 	and.w	r5, r3, r1
 800c8fe:	4620      	mov	r0, r4
 800c900:	4629      	mov	r1, r5
 800c902:	f04f 0200 	mov.w	r2, #0
 800c906:	f04f 0300 	mov.w	r3, #0
 800c90a:	014b      	lsls	r3, r1, #5
 800c90c:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 800c910:	0142      	lsls	r2, r0, #5
 800c912:	4610      	mov	r0, r2
 800c914:	4619      	mov	r1, r3
 800c916:	1b00      	subs	r0, r0, r4
 800c918:	eb61 0105 	sbc.w	r1, r1, r5
 800c91c:	f04f 0200 	mov.w	r2, #0
 800c920:	f04f 0300 	mov.w	r3, #0
 800c924:	018b      	lsls	r3, r1, #6
 800c926:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 800c92a:	0182      	lsls	r2, r0, #6
 800c92c:	1a12      	subs	r2, r2, r0
 800c92e:	eb63 0301 	sbc.w	r3, r3, r1
 800c932:	f04f 0000 	mov.w	r0, #0
 800c936:	f04f 0100 	mov.w	r1, #0
 800c93a:	00d9      	lsls	r1, r3, #3
 800c93c:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800c940:	00d0      	lsls	r0, r2, #3
 800c942:	4602      	mov	r2, r0
 800c944:	460b      	mov	r3, r1
 800c946:	1912      	adds	r2, r2, r4
 800c948:	eb45 0303 	adc.w	r3, r5, r3
 800c94c:	f04f 0000 	mov.w	r0, #0
 800c950:	f04f 0100 	mov.w	r1, #0
 800c954:	0299      	lsls	r1, r3, #10
 800c956:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 800c95a:	0290      	lsls	r0, r2, #10
 800c95c:	4602      	mov	r2, r0
 800c95e:	460b      	mov	r3, r1
 800c960:	4610      	mov	r0, r2
 800c962:	4619      	mov	r1, r3
 800c964:	687b      	ldr	r3, [r7, #4]
 800c966:	461a      	mov	r2, r3
 800c968:	f04f 0300 	mov.w	r3, #0
 800c96c:	f7f4 f96c 	bl	8000c48 <__aeabi_uldivmod>
 800c970:	4602      	mov	r2, r0
 800c972:	460b      	mov	r3, r1
 800c974:	4613      	mov	r3, r2
 800c976:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800c978:	4b0a      	ldr	r3, [pc, #40]	; (800c9a4 <HAL_RCC_GetSysClockFreq+0x160>)
 800c97a:	685b      	ldr	r3, [r3, #4]
 800c97c:	0c1b      	lsrs	r3, r3, #16
 800c97e:	f003 0303 	and.w	r3, r3, #3
 800c982:	3301      	adds	r3, #1
 800c984:	005b      	lsls	r3, r3, #1
 800c986:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 800c988:	68fa      	ldr	r2, [r7, #12]
 800c98a:	683b      	ldr	r3, [r7, #0]
 800c98c:	fbb2 f3f3 	udiv	r3, r2, r3
 800c990:	60bb      	str	r3, [r7, #8]
      break;
 800c992:	e002      	b.n	800c99a <HAL_RCC_GetSysClockFreq+0x156>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800c994:	4b04      	ldr	r3, [pc, #16]	; (800c9a8 <HAL_RCC_GetSysClockFreq+0x164>)
 800c996:	60bb      	str	r3, [r7, #8]
      break;
 800c998:	bf00      	nop
    }
  }
  return sysclockfreq;
 800c99a:	68bb      	ldr	r3, [r7, #8]
}
 800c99c:	4618      	mov	r0, r3
 800c99e:	3710      	adds	r7, #16
 800c9a0:	46bd      	mov	sp, r7
 800c9a2:	bdb0      	pop	{r4, r5, r7, pc}
 800c9a4:	40023800 	.word	0x40023800
 800c9a8:	00f42400 	.word	0x00f42400
 800c9ac:	00b71b00 	.word	0x00b71b00

0800c9b0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800c9b0:	b480      	push	{r7}
 800c9b2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800c9b4:	4b03      	ldr	r3, [pc, #12]	; (800c9c4 <HAL_RCC_GetHCLKFreq+0x14>)
 800c9b6:	681b      	ldr	r3, [r3, #0]
}
 800c9b8:	4618      	mov	r0, r3
 800c9ba:	46bd      	mov	sp, r7
 800c9bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c9c0:	4770      	bx	lr
 800c9c2:	bf00      	nop
 800c9c4:	200002f4 	.word	0x200002f4

0800c9c8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800c9c8:	b580      	push	{r7, lr}
 800c9ca:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 800c9cc:	f7ff fff0 	bl	800c9b0 <HAL_RCC_GetHCLKFreq>
 800c9d0:	4602      	mov	r2, r0
 800c9d2:	4b05      	ldr	r3, [pc, #20]	; (800c9e8 <HAL_RCC_GetPCLK1Freq+0x20>)
 800c9d4:	689b      	ldr	r3, [r3, #8]
 800c9d6:	0a9b      	lsrs	r3, r3, #10
 800c9d8:	f003 0307 	and.w	r3, r3, #7
 800c9dc:	4903      	ldr	r1, [pc, #12]	; (800c9ec <HAL_RCC_GetPCLK1Freq+0x24>)
 800c9de:	5ccb      	ldrb	r3, [r1, r3]
 800c9e0:	fa22 f303 	lsr.w	r3, r2, r3
}
 800c9e4:	4618      	mov	r0, r3
 800c9e6:	bd80      	pop	{r7, pc}
 800c9e8:	40023800 	.word	0x40023800
 800c9ec:	080139f0 	.word	0x080139f0

0800c9f0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800c9f0:	b580      	push	{r7, lr}
 800c9f2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 800c9f4:	f7ff ffdc 	bl	800c9b0 <HAL_RCC_GetHCLKFreq>
 800c9f8:	4602      	mov	r2, r0
 800c9fa:	4b05      	ldr	r3, [pc, #20]	; (800ca10 <HAL_RCC_GetPCLK2Freq+0x20>)
 800c9fc:	689b      	ldr	r3, [r3, #8]
 800c9fe:	0b5b      	lsrs	r3, r3, #13
 800ca00:	f003 0307 	and.w	r3, r3, #7
 800ca04:	4903      	ldr	r1, [pc, #12]	; (800ca14 <HAL_RCC_GetPCLK2Freq+0x24>)
 800ca06:	5ccb      	ldrb	r3, [r1, r3]
 800ca08:	fa22 f303 	lsr.w	r3, r2, r3
}
 800ca0c:	4618      	mov	r0, r3
 800ca0e:	bd80      	pop	{r7, pc}
 800ca10:	40023800 	.word	0x40023800
 800ca14:	080139f0 	.word	0x080139f0

0800ca18 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800ca18:	b580      	push	{r7, lr}
 800ca1a:	b082      	sub	sp, #8
 800ca1c:	af00      	add	r7, sp, #0
 800ca1e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800ca20:	687b      	ldr	r3, [r7, #4]
 800ca22:	2b00      	cmp	r3, #0
 800ca24:	d101      	bne.n	800ca2a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800ca26:	2301      	movs	r3, #1
 800ca28:	e07b      	b.n	800cb22 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800ca2a:	687b      	ldr	r3, [r7, #4]
 800ca2c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ca2e:	2b00      	cmp	r3, #0
 800ca30:	d108      	bne.n	800ca44 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800ca32:	687b      	ldr	r3, [r7, #4]
 800ca34:	685b      	ldr	r3, [r3, #4]
 800ca36:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800ca3a:	d009      	beq.n	800ca50 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800ca3c:	687b      	ldr	r3, [r7, #4]
 800ca3e:	2200      	movs	r2, #0
 800ca40:	61da      	str	r2, [r3, #28]
 800ca42:	e005      	b.n	800ca50 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800ca44:	687b      	ldr	r3, [r7, #4]
 800ca46:	2200      	movs	r2, #0
 800ca48:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800ca4a:	687b      	ldr	r3, [r7, #4]
 800ca4c:	2200      	movs	r2, #0
 800ca4e:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800ca50:	687b      	ldr	r3, [r7, #4]
 800ca52:	2200      	movs	r2, #0
 800ca54:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800ca56:	687b      	ldr	r3, [r7, #4]
 800ca58:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800ca5c:	b2db      	uxtb	r3, r3
 800ca5e:	2b00      	cmp	r3, #0
 800ca60:	d106      	bne.n	800ca70 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800ca62:	687b      	ldr	r3, [r7, #4]
 800ca64:	2200      	movs	r2, #0
 800ca66:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800ca6a:	6878      	ldr	r0, [r7, #4]
 800ca6c:	f7fc fcd4 	bl	8009418 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800ca70:	687b      	ldr	r3, [r7, #4]
 800ca72:	2202      	movs	r2, #2
 800ca74:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800ca78:	687b      	ldr	r3, [r7, #4]
 800ca7a:	681b      	ldr	r3, [r3, #0]
 800ca7c:	681a      	ldr	r2, [r3, #0]
 800ca7e:	687b      	ldr	r3, [r7, #4]
 800ca80:	681b      	ldr	r3, [r3, #0]
 800ca82:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800ca86:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800ca88:	687b      	ldr	r3, [r7, #4]
 800ca8a:	685b      	ldr	r3, [r3, #4]
 800ca8c:	f403 7282 	and.w	r2, r3, #260	; 0x104
 800ca90:	687b      	ldr	r3, [r7, #4]
 800ca92:	689b      	ldr	r3, [r3, #8]
 800ca94:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 800ca98:	431a      	orrs	r2, r3
 800ca9a:	687b      	ldr	r3, [r7, #4]
 800ca9c:	68db      	ldr	r3, [r3, #12]
 800ca9e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800caa2:	431a      	orrs	r2, r3
 800caa4:	687b      	ldr	r3, [r7, #4]
 800caa6:	691b      	ldr	r3, [r3, #16]
 800caa8:	f003 0302 	and.w	r3, r3, #2
 800caac:	431a      	orrs	r2, r3
 800caae:	687b      	ldr	r3, [r7, #4]
 800cab0:	695b      	ldr	r3, [r3, #20]
 800cab2:	f003 0301 	and.w	r3, r3, #1
 800cab6:	431a      	orrs	r2, r3
 800cab8:	687b      	ldr	r3, [r7, #4]
 800caba:	699b      	ldr	r3, [r3, #24]
 800cabc:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800cac0:	431a      	orrs	r2, r3
 800cac2:	687b      	ldr	r3, [r7, #4]
 800cac4:	69db      	ldr	r3, [r3, #28]
 800cac6:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800caca:	431a      	orrs	r2, r3
 800cacc:	687b      	ldr	r3, [r7, #4]
 800cace:	6a1b      	ldr	r3, [r3, #32]
 800cad0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800cad4:	ea42 0103 	orr.w	r1, r2, r3
 800cad8:	687b      	ldr	r3, [r7, #4]
 800cada:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800cadc:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 800cae0:	687b      	ldr	r3, [r7, #4]
 800cae2:	681b      	ldr	r3, [r3, #0]
 800cae4:	430a      	orrs	r2, r1
 800cae6:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 800cae8:	687b      	ldr	r3, [r7, #4]
 800caea:	699b      	ldr	r3, [r3, #24]
 800caec:	0c1b      	lsrs	r3, r3, #16
 800caee:	f003 0104 	and.w	r1, r3, #4
 800caf2:	687b      	ldr	r3, [r7, #4]
 800caf4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800caf6:	f003 0210 	and.w	r2, r3, #16
 800cafa:	687b      	ldr	r3, [r7, #4]
 800cafc:	681b      	ldr	r3, [r3, #0]
 800cafe:	430a      	orrs	r2, r1
 800cb00:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800cb02:	687b      	ldr	r3, [r7, #4]
 800cb04:	681b      	ldr	r3, [r3, #0]
 800cb06:	69da      	ldr	r2, [r3, #28]
 800cb08:	687b      	ldr	r3, [r7, #4]
 800cb0a:	681b      	ldr	r3, [r3, #0]
 800cb0c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800cb10:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800cb12:	687b      	ldr	r3, [r7, #4]
 800cb14:	2200      	movs	r2, #0
 800cb16:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800cb18:	687b      	ldr	r3, [r7, #4]
 800cb1a:	2201      	movs	r2, #1
 800cb1c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 800cb20:	2300      	movs	r3, #0
}
 800cb22:	4618      	mov	r0, r3
 800cb24:	3708      	adds	r7, #8
 800cb26:	46bd      	mov	sp, r7
 800cb28:	bd80      	pop	{r7, pc}

0800cb2a <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 800cb2a:	b580      	push	{r7, lr}
 800cb2c:	b08c      	sub	sp, #48	; 0x30
 800cb2e:	af00      	add	r7, sp, #0
 800cb30:	60f8      	str	r0, [r7, #12]
 800cb32:	60b9      	str	r1, [r7, #8]
 800cb34:	607a      	str	r2, [r7, #4]
 800cb36:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800cb38:	2301      	movs	r3, #1
 800cb3a:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 800cb3c:	2300      	movs	r3, #0
 800cb3e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800cb42:	68fb      	ldr	r3, [r7, #12]
 800cb44:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800cb48:	2b01      	cmp	r3, #1
 800cb4a:	d101      	bne.n	800cb50 <HAL_SPI_TransmitReceive+0x26>
 800cb4c:	2302      	movs	r3, #2
 800cb4e:	e18a      	b.n	800ce66 <HAL_SPI_TransmitReceive+0x33c>
 800cb50:	68fb      	ldr	r3, [r7, #12]
 800cb52:	2201      	movs	r2, #1
 800cb54:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800cb58:	f7fd fc8c 	bl	800a474 <HAL_GetTick>
 800cb5c:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800cb5e:	68fb      	ldr	r3, [r7, #12]
 800cb60:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800cb64:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 800cb68:	68fb      	ldr	r3, [r7, #12]
 800cb6a:	685b      	ldr	r3, [r3, #4]
 800cb6c:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 800cb6e:	887b      	ldrh	r3, [r7, #2]
 800cb70:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800cb72:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800cb76:	2b01      	cmp	r3, #1
 800cb78:	d00f      	beq.n	800cb9a <HAL_SPI_TransmitReceive+0x70>
 800cb7a:	69fb      	ldr	r3, [r7, #28]
 800cb7c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800cb80:	d107      	bne.n	800cb92 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800cb82:	68fb      	ldr	r3, [r7, #12]
 800cb84:	689b      	ldr	r3, [r3, #8]
 800cb86:	2b00      	cmp	r3, #0
 800cb88:	d103      	bne.n	800cb92 <HAL_SPI_TransmitReceive+0x68>
 800cb8a:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800cb8e:	2b04      	cmp	r3, #4
 800cb90:	d003      	beq.n	800cb9a <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 800cb92:	2302      	movs	r3, #2
 800cb94:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800cb98:	e15b      	b.n	800ce52 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800cb9a:	68bb      	ldr	r3, [r7, #8]
 800cb9c:	2b00      	cmp	r3, #0
 800cb9e:	d005      	beq.n	800cbac <HAL_SPI_TransmitReceive+0x82>
 800cba0:	687b      	ldr	r3, [r7, #4]
 800cba2:	2b00      	cmp	r3, #0
 800cba4:	d002      	beq.n	800cbac <HAL_SPI_TransmitReceive+0x82>
 800cba6:	887b      	ldrh	r3, [r7, #2]
 800cba8:	2b00      	cmp	r3, #0
 800cbaa:	d103      	bne.n	800cbb4 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 800cbac:	2301      	movs	r3, #1
 800cbae:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800cbb2:	e14e      	b.n	800ce52 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800cbb4:	68fb      	ldr	r3, [r7, #12]
 800cbb6:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800cbba:	b2db      	uxtb	r3, r3
 800cbbc:	2b04      	cmp	r3, #4
 800cbbe:	d003      	beq.n	800cbc8 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800cbc0:	68fb      	ldr	r3, [r7, #12]
 800cbc2:	2205      	movs	r2, #5
 800cbc4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800cbc8:	68fb      	ldr	r3, [r7, #12]
 800cbca:	2200      	movs	r2, #0
 800cbcc:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800cbce:	68fb      	ldr	r3, [r7, #12]
 800cbd0:	687a      	ldr	r2, [r7, #4]
 800cbd2:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 800cbd4:	68fb      	ldr	r3, [r7, #12]
 800cbd6:	887a      	ldrh	r2, [r7, #2]
 800cbd8:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 800cbda:	68fb      	ldr	r3, [r7, #12]
 800cbdc:	887a      	ldrh	r2, [r7, #2]
 800cbde:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800cbe0:	68fb      	ldr	r3, [r7, #12]
 800cbe2:	68ba      	ldr	r2, [r7, #8]
 800cbe4:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 800cbe6:	68fb      	ldr	r3, [r7, #12]
 800cbe8:	887a      	ldrh	r2, [r7, #2]
 800cbea:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 800cbec:	68fb      	ldr	r3, [r7, #12]
 800cbee:	887a      	ldrh	r2, [r7, #2]
 800cbf0:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800cbf2:	68fb      	ldr	r3, [r7, #12]
 800cbf4:	2200      	movs	r2, #0
 800cbf6:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 800cbf8:	68fb      	ldr	r3, [r7, #12]
 800cbfa:	2200      	movs	r2, #0
 800cbfc:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800cbfe:	68fb      	ldr	r3, [r7, #12]
 800cc00:	681b      	ldr	r3, [r3, #0]
 800cc02:	681b      	ldr	r3, [r3, #0]
 800cc04:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800cc08:	2b40      	cmp	r3, #64	; 0x40
 800cc0a:	d007      	beq.n	800cc1c <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800cc0c:	68fb      	ldr	r3, [r7, #12]
 800cc0e:	681b      	ldr	r3, [r3, #0]
 800cc10:	681a      	ldr	r2, [r3, #0]
 800cc12:	68fb      	ldr	r3, [r7, #12]
 800cc14:	681b      	ldr	r3, [r3, #0]
 800cc16:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800cc1a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800cc1c:	68fb      	ldr	r3, [r7, #12]
 800cc1e:	68db      	ldr	r3, [r3, #12]
 800cc20:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800cc24:	d178      	bne.n	800cd18 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800cc26:	68fb      	ldr	r3, [r7, #12]
 800cc28:	685b      	ldr	r3, [r3, #4]
 800cc2a:	2b00      	cmp	r3, #0
 800cc2c:	d002      	beq.n	800cc34 <HAL_SPI_TransmitReceive+0x10a>
 800cc2e:	8b7b      	ldrh	r3, [r7, #26]
 800cc30:	2b01      	cmp	r3, #1
 800cc32:	d166      	bne.n	800cd02 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800cc34:	68fb      	ldr	r3, [r7, #12]
 800cc36:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cc38:	881a      	ldrh	r2, [r3, #0]
 800cc3a:	68fb      	ldr	r3, [r7, #12]
 800cc3c:	681b      	ldr	r3, [r3, #0]
 800cc3e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800cc40:	68fb      	ldr	r3, [r7, #12]
 800cc42:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cc44:	1c9a      	adds	r2, r3, #2
 800cc46:	68fb      	ldr	r3, [r7, #12]
 800cc48:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800cc4a:	68fb      	ldr	r3, [r7, #12]
 800cc4c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800cc4e:	b29b      	uxth	r3, r3
 800cc50:	3b01      	subs	r3, #1
 800cc52:	b29a      	uxth	r2, r3
 800cc54:	68fb      	ldr	r3, [r7, #12]
 800cc56:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800cc58:	e053      	b.n	800cd02 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800cc5a:	68fb      	ldr	r3, [r7, #12]
 800cc5c:	681b      	ldr	r3, [r3, #0]
 800cc5e:	689b      	ldr	r3, [r3, #8]
 800cc60:	f003 0302 	and.w	r3, r3, #2
 800cc64:	2b02      	cmp	r3, #2
 800cc66:	d11b      	bne.n	800cca0 <HAL_SPI_TransmitReceive+0x176>
 800cc68:	68fb      	ldr	r3, [r7, #12]
 800cc6a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800cc6c:	b29b      	uxth	r3, r3
 800cc6e:	2b00      	cmp	r3, #0
 800cc70:	d016      	beq.n	800cca0 <HAL_SPI_TransmitReceive+0x176>
 800cc72:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cc74:	2b01      	cmp	r3, #1
 800cc76:	d113      	bne.n	800cca0 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800cc78:	68fb      	ldr	r3, [r7, #12]
 800cc7a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cc7c:	881a      	ldrh	r2, [r3, #0]
 800cc7e:	68fb      	ldr	r3, [r7, #12]
 800cc80:	681b      	ldr	r3, [r3, #0]
 800cc82:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800cc84:	68fb      	ldr	r3, [r7, #12]
 800cc86:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cc88:	1c9a      	adds	r2, r3, #2
 800cc8a:	68fb      	ldr	r3, [r7, #12]
 800cc8c:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800cc8e:	68fb      	ldr	r3, [r7, #12]
 800cc90:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800cc92:	b29b      	uxth	r3, r3
 800cc94:	3b01      	subs	r3, #1
 800cc96:	b29a      	uxth	r2, r3
 800cc98:	68fb      	ldr	r3, [r7, #12]
 800cc9a:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800cc9c:	2300      	movs	r3, #0
 800cc9e:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800cca0:	68fb      	ldr	r3, [r7, #12]
 800cca2:	681b      	ldr	r3, [r3, #0]
 800cca4:	689b      	ldr	r3, [r3, #8]
 800cca6:	f003 0301 	and.w	r3, r3, #1
 800ccaa:	2b01      	cmp	r3, #1
 800ccac:	d119      	bne.n	800cce2 <HAL_SPI_TransmitReceive+0x1b8>
 800ccae:	68fb      	ldr	r3, [r7, #12]
 800ccb0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800ccb2:	b29b      	uxth	r3, r3
 800ccb4:	2b00      	cmp	r3, #0
 800ccb6:	d014      	beq.n	800cce2 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800ccb8:	68fb      	ldr	r3, [r7, #12]
 800ccba:	681b      	ldr	r3, [r3, #0]
 800ccbc:	68da      	ldr	r2, [r3, #12]
 800ccbe:	68fb      	ldr	r3, [r7, #12]
 800ccc0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ccc2:	b292      	uxth	r2, r2
 800ccc4:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800ccc6:	68fb      	ldr	r3, [r7, #12]
 800ccc8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ccca:	1c9a      	adds	r2, r3, #2
 800cccc:	68fb      	ldr	r3, [r7, #12]
 800ccce:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800ccd0:	68fb      	ldr	r3, [r7, #12]
 800ccd2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800ccd4:	b29b      	uxth	r3, r3
 800ccd6:	3b01      	subs	r3, #1
 800ccd8:	b29a      	uxth	r2, r3
 800ccda:	68fb      	ldr	r3, [r7, #12]
 800ccdc:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800ccde:	2301      	movs	r3, #1
 800cce0:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800cce2:	f7fd fbc7 	bl	800a474 <HAL_GetTick>
 800cce6:	4602      	mov	r2, r0
 800cce8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ccea:	1ad3      	subs	r3, r2, r3
 800ccec:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800ccee:	429a      	cmp	r2, r3
 800ccf0:	d807      	bhi.n	800cd02 <HAL_SPI_TransmitReceive+0x1d8>
 800ccf2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ccf4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ccf8:	d003      	beq.n	800cd02 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 800ccfa:	2303      	movs	r3, #3
 800ccfc:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 800cd00:	e0a7      	b.n	800ce52 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800cd02:	68fb      	ldr	r3, [r7, #12]
 800cd04:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800cd06:	b29b      	uxth	r3, r3
 800cd08:	2b00      	cmp	r3, #0
 800cd0a:	d1a6      	bne.n	800cc5a <HAL_SPI_TransmitReceive+0x130>
 800cd0c:	68fb      	ldr	r3, [r7, #12]
 800cd0e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800cd10:	b29b      	uxth	r3, r3
 800cd12:	2b00      	cmp	r3, #0
 800cd14:	d1a1      	bne.n	800cc5a <HAL_SPI_TransmitReceive+0x130>
 800cd16:	e07c      	b.n	800ce12 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800cd18:	68fb      	ldr	r3, [r7, #12]
 800cd1a:	685b      	ldr	r3, [r3, #4]
 800cd1c:	2b00      	cmp	r3, #0
 800cd1e:	d002      	beq.n	800cd26 <HAL_SPI_TransmitReceive+0x1fc>
 800cd20:	8b7b      	ldrh	r3, [r7, #26]
 800cd22:	2b01      	cmp	r3, #1
 800cd24:	d16b      	bne.n	800cdfe <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800cd26:	68fb      	ldr	r3, [r7, #12]
 800cd28:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800cd2a:	68fb      	ldr	r3, [r7, #12]
 800cd2c:	681b      	ldr	r3, [r3, #0]
 800cd2e:	330c      	adds	r3, #12
 800cd30:	7812      	ldrb	r2, [r2, #0]
 800cd32:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800cd34:	68fb      	ldr	r3, [r7, #12]
 800cd36:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cd38:	1c5a      	adds	r2, r3, #1
 800cd3a:	68fb      	ldr	r3, [r7, #12]
 800cd3c:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800cd3e:	68fb      	ldr	r3, [r7, #12]
 800cd40:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800cd42:	b29b      	uxth	r3, r3
 800cd44:	3b01      	subs	r3, #1
 800cd46:	b29a      	uxth	r2, r3
 800cd48:	68fb      	ldr	r3, [r7, #12]
 800cd4a:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800cd4c:	e057      	b.n	800cdfe <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800cd4e:	68fb      	ldr	r3, [r7, #12]
 800cd50:	681b      	ldr	r3, [r3, #0]
 800cd52:	689b      	ldr	r3, [r3, #8]
 800cd54:	f003 0302 	and.w	r3, r3, #2
 800cd58:	2b02      	cmp	r3, #2
 800cd5a:	d11c      	bne.n	800cd96 <HAL_SPI_TransmitReceive+0x26c>
 800cd5c:	68fb      	ldr	r3, [r7, #12]
 800cd5e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800cd60:	b29b      	uxth	r3, r3
 800cd62:	2b00      	cmp	r3, #0
 800cd64:	d017      	beq.n	800cd96 <HAL_SPI_TransmitReceive+0x26c>
 800cd66:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cd68:	2b01      	cmp	r3, #1
 800cd6a:	d114      	bne.n	800cd96 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800cd6c:	68fb      	ldr	r3, [r7, #12]
 800cd6e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800cd70:	68fb      	ldr	r3, [r7, #12]
 800cd72:	681b      	ldr	r3, [r3, #0]
 800cd74:	330c      	adds	r3, #12
 800cd76:	7812      	ldrb	r2, [r2, #0]
 800cd78:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800cd7a:	68fb      	ldr	r3, [r7, #12]
 800cd7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cd7e:	1c5a      	adds	r2, r3, #1
 800cd80:	68fb      	ldr	r3, [r7, #12]
 800cd82:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800cd84:	68fb      	ldr	r3, [r7, #12]
 800cd86:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800cd88:	b29b      	uxth	r3, r3
 800cd8a:	3b01      	subs	r3, #1
 800cd8c:	b29a      	uxth	r2, r3
 800cd8e:	68fb      	ldr	r3, [r7, #12]
 800cd90:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800cd92:	2300      	movs	r3, #0
 800cd94:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800cd96:	68fb      	ldr	r3, [r7, #12]
 800cd98:	681b      	ldr	r3, [r3, #0]
 800cd9a:	689b      	ldr	r3, [r3, #8]
 800cd9c:	f003 0301 	and.w	r3, r3, #1
 800cda0:	2b01      	cmp	r3, #1
 800cda2:	d119      	bne.n	800cdd8 <HAL_SPI_TransmitReceive+0x2ae>
 800cda4:	68fb      	ldr	r3, [r7, #12]
 800cda6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800cda8:	b29b      	uxth	r3, r3
 800cdaa:	2b00      	cmp	r3, #0
 800cdac:	d014      	beq.n	800cdd8 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 800cdae:	68fb      	ldr	r3, [r7, #12]
 800cdb0:	681b      	ldr	r3, [r3, #0]
 800cdb2:	68da      	ldr	r2, [r3, #12]
 800cdb4:	68fb      	ldr	r3, [r7, #12]
 800cdb6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800cdb8:	b2d2      	uxtb	r2, r2
 800cdba:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 800cdbc:	68fb      	ldr	r3, [r7, #12]
 800cdbe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800cdc0:	1c5a      	adds	r2, r3, #1
 800cdc2:	68fb      	ldr	r3, [r7, #12]
 800cdc4:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800cdc6:	68fb      	ldr	r3, [r7, #12]
 800cdc8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800cdca:	b29b      	uxth	r3, r3
 800cdcc:	3b01      	subs	r3, #1
 800cdce:	b29a      	uxth	r2, r3
 800cdd0:	68fb      	ldr	r3, [r7, #12]
 800cdd2:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800cdd4:	2301      	movs	r3, #1
 800cdd6:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800cdd8:	f7fd fb4c 	bl	800a474 <HAL_GetTick>
 800cddc:	4602      	mov	r2, r0
 800cdde:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cde0:	1ad3      	subs	r3, r2, r3
 800cde2:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800cde4:	429a      	cmp	r2, r3
 800cde6:	d803      	bhi.n	800cdf0 <HAL_SPI_TransmitReceive+0x2c6>
 800cde8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cdea:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cdee:	d102      	bne.n	800cdf6 <HAL_SPI_TransmitReceive+0x2cc>
 800cdf0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cdf2:	2b00      	cmp	r3, #0
 800cdf4:	d103      	bne.n	800cdfe <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 800cdf6:	2303      	movs	r3, #3
 800cdf8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 800cdfc:	e029      	b.n	800ce52 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800cdfe:	68fb      	ldr	r3, [r7, #12]
 800ce00:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800ce02:	b29b      	uxth	r3, r3
 800ce04:	2b00      	cmp	r3, #0
 800ce06:	d1a2      	bne.n	800cd4e <HAL_SPI_TransmitReceive+0x224>
 800ce08:	68fb      	ldr	r3, [r7, #12]
 800ce0a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800ce0c:	b29b      	uxth	r3, r3
 800ce0e:	2b00      	cmp	r3, #0
 800ce10:	d19d      	bne.n	800cd4e <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800ce12:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800ce14:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800ce16:	68f8      	ldr	r0, [r7, #12]
 800ce18:	f000 f8b2 	bl	800cf80 <SPI_EndRxTxTransaction>
 800ce1c:	4603      	mov	r3, r0
 800ce1e:	2b00      	cmp	r3, #0
 800ce20:	d006      	beq.n	800ce30 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 800ce22:	2301      	movs	r3, #1
 800ce24:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800ce28:	68fb      	ldr	r3, [r7, #12]
 800ce2a:	2220      	movs	r2, #32
 800ce2c:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 800ce2e:	e010      	b.n	800ce52 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800ce30:	68fb      	ldr	r3, [r7, #12]
 800ce32:	689b      	ldr	r3, [r3, #8]
 800ce34:	2b00      	cmp	r3, #0
 800ce36:	d10b      	bne.n	800ce50 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800ce38:	2300      	movs	r3, #0
 800ce3a:	617b      	str	r3, [r7, #20]
 800ce3c:	68fb      	ldr	r3, [r7, #12]
 800ce3e:	681b      	ldr	r3, [r3, #0]
 800ce40:	68db      	ldr	r3, [r3, #12]
 800ce42:	617b      	str	r3, [r7, #20]
 800ce44:	68fb      	ldr	r3, [r7, #12]
 800ce46:	681b      	ldr	r3, [r3, #0]
 800ce48:	689b      	ldr	r3, [r3, #8]
 800ce4a:	617b      	str	r3, [r7, #20]
 800ce4c:	697b      	ldr	r3, [r7, #20]
 800ce4e:	e000      	b.n	800ce52 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 800ce50:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800ce52:	68fb      	ldr	r3, [r7, #12]
 800ce54:	2201      	movs	r2, #1
 800ce56:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 800ce5a:	68fb      	ldr	r3, [r7, #12]
 800ce5c:	2200      	movs	r2, #0
 800ce5e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800ce62:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 800ce66:	4618      	mov	r0, r3
 800ce68:	3730      	adds	r7, #48	; 0x30
 800ce6a:	46bd      	mov	sp, r7
 800ce6c:	bd80      	pop	{r7, pc}
	...

0800ce70 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800ce70:	b580      	push	{r7, lr}
 800ce72:	b088      	sub	sp, #32
 800ce74:	af00      	add	r7, sp, #0
 800ce76:	60f8      	str	r0, [r7, #12]
 800ce78:	60b9      	str	r1, [r7, #8]
 800ce7a:	603b      	str	r3, [r7, #0]
 800ce7c:	4613      	mov	r3, r2
 800ce7e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800ce80:	f7fd faf8 	bl	800a474 <HAL_GetTick>
 800ce84:	4602      	mov	r2, r0
 800ce86:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ce88:	1a9b      	subs	r3, r3, r2
 800ce8a:	683a      	ldr	r2, [r7, #0]
 800ce8c:	4413      	add	r3, r2
 800ce8e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800ce90:	f7fd faf0 	bl	800a474 <HAL_GetTick>
 800ce94:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800ce96:	4b39      	ldr	r3, [pc, #228]	; (800cf7c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800ce98:	681b      	ldr	r3, [r3, #0]
 800ce9a:	015b      	lsls	r3, r3, #5
 800ce9c:	0d1b      	lsrs	r3, r3, #20
 800ce9e:	69fa      	ldr	r2, [r7, #28]
 800cea0:	fb02 f303 	mul.w	r3, r2, r3
 800cea4:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800cea6:	e054      	b.n	800cf52 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 800cea8:	683b      	ldr	r3, [r7, #0]
 800ceaa:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ceae:	d050      	beq.n	800cf52 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800ceb0:	f7fd fae0 	bl	800a474 <HAL_GetTick>
 800ceb4:	4602      	mov	r2, r0
 800ceb6:	69bb      	ldr	r3, [r7, #24]
 800ceb8:	1ad3      	subs	r3, r2, r3
 800ceba:	69fa      	ldr	r2, [r7, #28]
 800cebc:	429a      	cmp	r2, r3
 800cebe:	d902      	bls.n	800cec6 <SPI_WaitFlagStateUntilTimeout+0x56>
 800cec0:	69fb      	ldr	r3, [r7, #28]
 800cec2:	2b00      	cmp	r3, #0
 800cec4:	d13d      	bne.n	800cf42 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800cec6:	68fb      	ldr	r3, [r7, #12]
 800cec8:	681b      	ldr	r3, [r3, #0]
 800ceca:	685a      	ldr	r2, [r3, #4]
 800cecc:	68fb      	ldr	r3, [r7, #12]
 800cece:	681b      	ldr	r3, [r3, #0]
 800ced0:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800ced4:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800ced6:	68fb      	ldr	r3, [r7, #12]
 800ced8:	685b      	ldr	r3, [r3, #4]
 800ceda:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800cede:	d111      	bne.n	800cf04 <SPI_WaitFlagStateUntilTimeout+0x94>
 800cee0:	68fb      	ldr	r3, [r7, #12]
 800cee2:	689b      	ldr	r3, [r3, #8]
 800cee4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800cee8:	d004      	beq.n	800cef4 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800ceea:	68fb      	ldr	r3, [r7, #12]
 800ceec:	689b      	ldr	r3, [r3, #8]
 800ceee:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800cef2:	d107      	bne.n	800cf04 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800cef4:	68fb      	ldr	r3, [r7, #12]
 800cef6:	681b      	ldr	r3, [r3, #0]
 800cef8:	681a      	ldr	r2, [r3, #0]
 800cefa:	68fb      	ldr	r3, [r7, #12]
 800cefc:	681b      	ldr	r3, [r3, #0]
 800cefe:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800cf02:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800cf04:	68fb      	ldr	r3, [r7, #12]
 800cf06:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800cf08:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800cf0c:	d10f      	bne.n	800cf2e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800cf0e:	68fb      	ldr	r3, [r7, #12]
 800cf10:	681b      	ldr	r3, [r3, #0]
 800cf12:	681a      	ldr	r2, [r3, #0]
 800cf14:	68fb      	ldr	r3, [r7, #12]
 800cf16:	681b      	ldr	r3, [r3, #0]
 800cf18:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800cf1c:	601a      	str	r2, [r3, #0]
 800cf1e:	68fb      	ldr	r3, [r7, #12]
 800cf20:	681b      	ldr	r3, [r3, #0]
 800cf22:	681a      	ldr	r2, [r3, #0]
 800cf24:	68fb      	ldr	r3, [r7, #12]
 800cf26:	681b      	ldr	r3, [r3, #0]
 800cf28:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800cf2c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800cf2e:	68fb      	ldr	r3, [r7, #12]
 800cf30:	2201      	movs	r2, #1
 800cf32:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800cf36:	68fb      	ldr	r3, [r7, #12]
 800cf38:	2200      	movs	r2, #0
 800cf3a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 800cf3e:	2303      	movs	r3, #3
 800cf40:	e017      	b.n	800cf72 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 800cf42:	697b      	ldr	r3, [r7, #20]
 800cf44:	2b00      	cmp	r3, #0
 800cf46:	d101      	bne.n	800cf4c <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800cf48:	2300      	movs	r3, #0
 800cf4a:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800cf4c:	697b      	ldr	r3, [r7, #20]
 800cf4e:	3b01      	subs	r3, #1
 800cf50:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800cf52:	68fb      	ldr	r3, [r7, #12]
 800cf54:	681b      	ldr	r3, [r3, #0]
 800cf56:	689a      	ldr	r2, [r3, #8]
 800cf58:	68bb      	ldr	r3, [r7, #8]
 800cf5a:	4013      	ands	r3, r2
 800cf5c:	68ba      	ldr	r2, [r7, #8]
 800cf5e:	429a      	cmp	r2, r3
 800cf60:	bf0c      	ite	eq
 800cf62:	2301      	moveq	r3, #1
 800cf64:	2300      	movne	r3, #0
 800cf66:	b2db      	uxtb	r3, r3
 800cf68:	461a      	mov	r2, r3
 800cf6a:	79fb      	ldrb	r3, [r7, #7]
 800cf6c:	429a      	cmp	r2, r3
 800cf6e:	d19b      	bne.n	800cea8 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800cf70:	2300      	movs	r3, #0
}
 800cf72:	4618      	mov	r0, r3
 800cf74:	3720      	adds	r7, #32
 800cf76:	46bd      	mov	sp, r7
 800cf78:	bd80      	pop	{r7, pc}
 800cf7a:	bf00      	nop
 800cf7c:	200002f4 	.word	0x200002f4

0800cf80 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800cf80:	b580      	push	{r7, lr}
 800cf82:	b088      	sub	sp, #32
 800cf84:	af02      	add	r7, sp, #8
 800cf86:	60f8      	str	r0, [r7, #12]
 800cf88:	60b9      	str	r1, [r7, #8]
 800cf8a:	607a      	str	r2, [r7, #4]
  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800cf8c:	4b1b      	ldr	r3, [pc, #108]	; (800cffc <SPI_EndRxTxTransaction+0x7c>)
 800cf8e:	681b      	ldr	r3, [r3, #0]
 800cf90:	4a1b      	ldr	r2, [pc, #108]	; (800d000 <SPI_EndRxTxTransaction+0x80>)
 800cf92:	fba2 2303 	umull	r2, r3, r2, r3
 800cf96:	0d5b      	lsrs	r3, r3, #21
 800cf98:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800cf9c:	fb02 f303 	mul.w	r3, r2, r3
 800cfa0:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800cfa2:	68fb      	ldr	r3, [r7, #12]
 800cfa4:	685b      	ldr	r3, [r3, #4]
 800cfa6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800cfaa:	d112      	bne.n	800cfd2 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800cfac:	687b      	ldr	r3, [r7, #4]
 800cfae:	9300      	str	r3, [sp, #0]
 800cfb0:	68bb      	ldr	r3, [r7, #8]
 800cfb2:	2200      	movs	r2, #0
 800cfb4:	2180      	movs	r1, #128	; 0x80
 800cfb6:	68f8      	ldr	r0, [r7, #12]
 800cfb8:	f7ff ff5a 	bl	800ce70 <SPI_WaitFlagStateUntilTimeout>
 800cfbc:	4603      	mov	r3, r0
 800cfbe:	2b00      	cmp	r3, #0
 800cfc0:	d016      	beq.n	800cff0 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800cfc2:	68fb      	ldr	r3, [r7, #12]
 800cfc4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800cfc6:	f043 0220 	orr.w	r2, r3, #32
 800cfca:	68fb      	ldr	r3, [r7, #12]
 800cfcc:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 800cfce:	2303      	movs	r3, #3
 800cfd0:	e00f      	b.n	800cff2 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 800cfd2:	697b      	ldr	r3, [r7, #20]
 800cfd4:	2b00      	cmp	r3, #0
 800cfd6:	d00a      	beq.n	800cfee <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 800cfd8:	697b      	ldr	r3, [r7, #20]
 800cfda:	3b01      	subs	r3, #1
 800cfdc:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800cfde:	68fb      	ldr	r3, [r7, #12]
 800cfe0:	681b      	ldr	r3, [r3, #0]
 800cfe2:	689b      	ldr	r3, [r3, #8]
 800cfe4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800cfe8:	2b80      	cmp	r3, #128	; 0x80
 800cfea:	d0f2      	beq.n	800cfd2 <SPI_EndRxTxTransaction+0x52>
 800cfec:	e000      	b.n	800cff0 <SPI_EndRxTxTransaction+0x70>
        break;
 800cfee:	bf00      	nop
  }

  return HAL_OK;
 800cff0:	2300      	movs	r3, #0
}
 800cff2:	4618      	mov	r0, r3
 800cff4:	3718      	adds	r7, #24
 800cff6:	46bd      	mov	sp, r7
 800cff8:	bd80      	pop	{r7, pc}
 800cffa:	bf00      	nop
 800cffc:	200002f4 	.word	0x200002f4
 800d000:	165e9f81 	.word	0x165e9f81

0800d004 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800d004:	b580      	push	{r7, lr}
 800d006:	b082      	sub	sp, #8
 800d008:	af00      	add	r7, sp, #0
 800d00a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800d00c:	687b      	ldr	r3, [r7, #4]
 800d00e:	2b00      	cmp	r3, #0
 800d010:	d101      	bne.n	800d016 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800d012:	2301      	movs	r3, #1
 800d014:	e041      	b.n	800d09a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800d016:	687b      	ldr	r3, [r7, #4]
 800d018:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800d01c:	b2db      	uxtb	r3, r3
 800d01e:	2b00      	cmp	r3, #0
 800d020:	d106      	bne.n	800d030 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800d022:	687b      	ldr	r3, [r7, #4]
 800d024:	2200      	movs	r2, #0
 800d026:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800d02a:	6878      	ldr	r0, [r7, #4]
 800d02c:	f7fc fe72 	bl	8009d14 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800d030:	687b      	ldr	r3, [r7, #4]
 800d032:	2202      	movs	r2, #2
 800d034:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800d038:	687b      	ldr	r3, [r7, #4]
 800d03a:	681a      	ldr	r2, [r3, #0]
 800d03c:	687b      	ldr	r3, [r7, #4]
 800d03e:	3304      	adds	r3, #4
 800d040:	4619      	mov	r1, r3
 800d042:	4610      	mov	r0, r2
 800d044:	f000 fba8 	bl	800d798 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800d048:	687b      	ldr	r3, [r7, #4]
 800d04a:	2201      	movs	r2, #1
 800d04c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800d050:	687b      	ldr	r3, [r7, #4]
 800d052:	2201      	movs	r2, #1
 800d054:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800d058:	687b      	ldr	r3, [r7, #4]
 800d05a:	2201      	movs	r2, #1
 800d05c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800d060:	687b      	ldr	r3, [r7, #4]
 800d062:	2201      	movs	r2, #1
 800d064:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800d068:	687b      	ldr	r3, [r7, #4]
 800d06a:	2201      	movs	r2, #1
 800d06c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800d070:	687b      	ldr	r3, [r7, #4]
 800d072:	2201      	movs	r2, #1
 800d074:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800d078:	687b      	ldr	r3, [r7, #4]
 800d07a:	2201      	movs	r2, #1
 800d07c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800d080:	687b      	ldr	r3, [r7, #4]
 800d082:	2201      	movs	r2, #1
 800d084:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800d088:	687b      	ldr	r3, [r7, #4]
 800d08a:	2201      	movs	r2, #1
 800d08c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800d090:	687b      	ldr	r3, [r7, #4]
 800d092:	2201      	movs	r2, #1
 800d094:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800d098:	2300      	movs	r3, #0
}
 800d09a:	4618      	mov	r0, r3
 800d09c:	3708      	adds	r7, #8
 800d09e:	46bd      	mov	sp, r7
 800d0a0:	bd80      	pop	{r7, pc}
	...

0800d0a4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800d0a4:	b480      	push	{r7}
 800d0a6:	b085      	sub	sp, #20
 800d0a8:	af00      	add	r7, sp, #0
 800d0aa:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800d0ac:	687b      	ldr	r3, [r7, #4]
 800d0ae:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800d0b2:	b2db      	uxtb	r3, r3
 800d0b4:	2b01      	cmp	r3, #1
 800d0b6:	d001      	beq.n	800d0bc <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800d0b8:	2301      	movs	r3, #1
 800d0ba:	e04e      	b.n	800d15a <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800d0bc:	687b      	ldr	r3, [r7, #4]
 800d0be:	2202      	movs	r2, #2
 800d0c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800d0c4:	687b      	ldr	r3, [r7, #4]
 800d0c6:	681b      	ldr	r3, [r3, #0]
 800d0c8:	68da      	ldr	r2, [r3, #12]
 800d0ca:	687b      	ldr	r3, [r7, #4]
 800d0cc:	681b      	ldr	r3, [r3, #0]
 800d0ce:	f042 0201 	orr.w	r2, r2, #1
 800d0d2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800d0d4:	687b      	ldr	r3, [r7, #4]
 800d0d6:	681b      	ldr	r3, [r3, #0]
 800d0d8:	4a23      	ldr	r2, [pc, #140]	; (800d168 <HAL_TIM_Base_Start_IT+0xc4>)
 800d0da:	4293      	cmp	r3, r2
 800d0dc:	d022      	beq.n	800d124 <HAL_TIM_Base_Start_IT+0x80>
 800d0de:	687b      	ldr	r3, [r7, #4]
 800d0e0:	681b      	ldr	r3, [r3, #0]
 800d0e2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800d0e6:	d01d      	beq.n	800d124 <HAL_TIM_Base_Start_IT+0x80>
 800d0e8:	687b      	ldr	r3, [r7, #4]
 800d0ea:	681b      	ldr	r3, [r3, #0]
 800d0ec:	4a1f      	ldr	r2, [pc, #124]	; (800d16c <HAL_TIM_Base_Start_IT+0xc8>)
 800d0ee:	4293      	cmp	r3, r2
 800d0f0:	d018      	beq.n	800d124 <HAL_TIM_Base_Start_IT+0x80>
 800d0f2:	687b      	ldr	r3, [r7, #4]
 800d0f4:	681b      	ldr	r3, [r3, #0]
 800d0f6:	4a1e      	ldr	r2, [pc, #120]	; (800d170 <HAL_TIM_Base_Start_IT+0xcc>)
 800d0f8:	4293      	cmp	r3, r2
 800d0fa:	d013      	beq.n	800d124 <HAL_TIM_Base_Start_IT+0x80>
 800d0fc:	687b      	ldr	r3, [r7, #4]
 800d0fe:	681b      	ldr	r3, [r3, #0]
 800d100:	4a1c      	ldr	r2, [pc, #112]	; (800d174 <HAL_TIM_Base_Start_IT+0xd0>)
 800d102:	4293      	cmp	r3, r2
 800d104:	d00e      	beq.n	800d124 <HAL_TIM_Base_Start_IT+0x80>
 800d106:	687b      	ldr	r3, [r7, #4]
 800d108:	681b      	ldr	r3, [r3, #0]
 800d10a:	4a1b      	ldr	r2, [pc, #108]	; (800d178 <HAL_TIM_Base_Start_IT+0xd4>)
 800d10c:	4293      	cmp	r3, r2
 800d10e:	d009      	beq.n	800d124 <HAL_TIM_Base_Start_IT+0x80>
 800d110:	687b      	ldr	r3, [r7, #4]
 800d112:	681b      	ldr	r3, [r3, #0]
 800d114:	4a19      	ldr	r2, [pc, #100]	; (800d17c <HAL_TIM_Base_Start_IT+0xd8>)
 800d116:	4293      	cmp	r3, r2
 800d118:	d004      	beq.n	800d124 <HAL_TIM_Base_Start_IT+0x80>
 800d11a:	687b      	ldr	r3, [r7, #4]
 800d11c:	681b      	ldr	r3, [r3, #0]
 800d11e:	4a18      	ldr	r2, [pc, #96]	; (800d180 <HAL_TIM_Base_Start_IT+0xdc>)
 800d120:	4293      	cmp	r3, r2
 800d122:	d111      	bne.n	800d148 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800d124:	687b      	ldr	r3, [r7, #4]
 800d126:	681b      	ldr	r3, [r3, #0]
 800d128:	689b      	ldr	r3, [r3, #8]
 800d12a:	f003 0307 	and.w	r3, r3, #7
 800d12e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800d130:	68fb      	ldr	r3, [r7, #12]
 800d132:	2b06      	cmp	r3, #6
 800d134:	d010      	beq.n	800d158 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800d136:	687b      	ldr	r3, [r7, #4]
 800d138:	681b      	ldr	r3, [r3, #0]
 800d13a:	681a      	ldr	r2, [r3, #0]
 800d13c:	687b      	ldr	r3, [r7, #4]
 800d13e:	681b      	ldr	r3, [r3, #0]
 800d140:	f042 0201 	orr.w	r2, r2, #1
 800d144:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800d146:	e007      	b.n	800d158 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800d148:	687b      	ldr	r3, [r7, #4]
 800d14a:	681b      	ldr	r3, [r3, #0]
 800d14c:	681a      	ldr	r2, [r3, #0]
 800d14e:	687b      	ldr	r3, [r7, #4]
 800d150:	681b      	ldr	r3, [r3, #0]
 800d152:	f042 0201 	orr.w	r2, r2, #1
 800d156:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800d158:	2300      	movs	r3, #0
}
 800d15a:	4618      	mov	r0, r3
 800d15c:	3714      	adds	r7, #20
 800d15e:	46bd      	mov	sp, r7
 800d160:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d164:	4770      	bx	lr
 800d166:	bf00      	nop
 800d168:	40010000 	.word	0x40010000
 800d16c:	40000400 	.word	0x40000400
 800d170:	40000800 	.word	0x40000800
 800d174:	40000c00 	.word	0x40000c00
 800d178:	40010400 	.word	0x40010400
 800d17c:	40014000 	.word	0x40014000
 800d180:	40001800 	.word	0x40001800

0800d184 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800d184:	b580      	push	{r7, lr}
 800d186:	b082      	sub	sp, #8
 800d188:	af00      	add	r7, sp, #0
 800d18a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800d18c:	687b      	ldr	r3, [r7, #4]
 800d18e:	2b00      	cmp	r3, #0
 800d190:	d101      	bne.n	800d196 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800d192:	2301      	movs	r3, #1
 800d194:	e041      	b.n	800d21a <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800d196:	687b      	ldr	r3, [r7, #4]
 800d198:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800d19c:	b2db      	uxtb	r3, r3
 800d19e:	2b00      	cmp	r3, #0
 800d1a0:	d106      	bne.n	800d1b0 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800d1a2:	687b      	ldr	r3, [r7, #4]
 800d1a4:	2200      	movs	r2, #0
 800d1a6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800d1aa:	6878      	ldr	r0, [r7, #4]
 800d1ac:	f7fc fd5e 	bl	8009c6c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800d1b0:	687b      	ldr	r3, [r7, #4]
 800d1b2:	2202      	movs	r2, #2
 800d1b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800d1b8:	687b      	ldr	r3, [r7, #4]
 800d1ba:	681a      	ldr	r2, [r3, #0]
 800d1bc:	687b      	ldr	r3, [r7, #4]
 800d1be:	3304      	adds	r3, #4
 800d1c0:	4619      	mov	r1, r3
 800d1c2:	4610      	mov	r0, r2
 800d1c4:	f000 fae8 	bl	800d798 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800d1c8:	687b      	ldr	r3, [r7, #4]
 800d1ca:	2201      	movs	r2, #1
 800d1cc:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800d1d0:	687b      	ldr	r3, [r7, #4]
 800d1d2:	2201      	movs	r2, #1
 800d1d4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800d1d8:	687b      	ldr	r3, [r7, #4]
 800d1da:	2201      	movs	r2, #1
 800d1dc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800d1e0:	687b      	ldr	r3, [r7, #4]
 800d1e2:	2201      	movs	r2, #1
 800d1e4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800d1e8:	687b      	ldr	r3, [r7, #4]
 800d1ea:	2201      	movs	r2, #1
 800d1ec:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800d1f0:	687b      	ldr	r3, [r7, #4]
 800d1f2:	2201      	movs	r2, #1
 800d1f4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800d1f8:	687b      	ldr	r3, [r7, #4]
 800d1fa:	2201      	movs	r2, #1
 800d1fc:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800d200:	687b      	ldr	r3, [r7, #4]
 800d202:	2201      	movs	r2, #1
 800d204:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800d208:	687b      	ldr	r3, [r7, #4]
 800d20a:	2201      	movs	r2, #1
 800d20c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800d210:	687b      	ldr	r3, [r7, #4]
 800d212:	2201      	movs	r2, #1
 800d214:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800d218:	2300      	movs	r3, #0
}
 800d21a:	4618      	mov	r0, r3
 800d21c:	3708      	adds	r7, #8
 800d21e:	46bd      	mov	sp, r7
 800d220:	bd80      	pop	{r7, pc}
	...

0800d224 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800d224:	b580      	push	{r7, lr}
 800d226:	b084      	sub	sp, #16
 800d228:	af00      	add	r7, sp, #0
 800d22a:	6078      	str	r0, [r7, #4]
 800d22c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800d22e:	683b      	ldr	r3, [r7, #0]
 800d230:	2b00      	cmp	r3, #0
 800d232:	d109      	bne.n	800d248 <HAL_TIM_PWM_Start+0x24>
 800d234:	687b      	ldr	r3, [r7, #4]
 800d236:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800d23a:	b2db      	uxtb	r3, r3
 800d23c:	2b01      	cmp	r3, #1
 800d23e:	bf14      	ite	ne
 800d240:	2301      	movne	r3, #1
 800d242:	2300      	moveq	r3, #0
 800d244:	b2db      	uxtb	r3, r3
 800d246:	e022      	b.n	800d28e <HAL_TIM_PWM_Start+0x6a>
 800d248:	683b      	ldr	r3, [r7, #0]
 800d24a:	2b04      	cmp	r3, #4
 800d24c:	d109      	bne.n	800d262 <HAL_TIM_PWM_Start+0x3e>
 800d24e:	687b      	ldr	r3, [r7, #4]
 800d250:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800d254:	b2db      	uxtb	r3, r3
 800d256:	2b01      	cmp	r3, #1
 800d258:	bf14      	ite	ne
 800d25a:	2301      	movne	r3, #1
 800d25c:	2300      	moveq	r3, #0
 800d25e:	b2db      	uxtb	r3, r3
 800d260:	e015      	b.n	800d28e <HAL_TIM_PWM_Start+0x6a>
 800d262:	683b      	ldr	r3, [r7, #0]
 800d264:	2b08      	cmp	r3, #8
 800d266:	d109      	bne.n	800d27c <HAL_TIM_PWM_Start+0x58>
 800d268:	687b      	ldr	r3, [r7, #4]
 800d26a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800d26e:	b2db      	uxtb	r3, r3
 800d270:	2b01      	cmp	r3, #1
 800d272:	bf14      	ite	ne
 800d274:	2301      	movne	r3, #1
 800d276:	2300      	moveq	r3, #0
 800d278:	b2db      	uxtb	r3, r3
 800d27a:	e008      	b.n	800d28e <HAL_TIM_PWM_Start+0x6a>
 800d27c:	687b      	ldr	r3, [r7, #4]
 800d27e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800d282:	b2db      	uxtb	r3, r3
 800d284:	2b01      	cmp	r3, #1
 800d286:	bf14      	ite	ne
 800d288:	2301      	movne	r3, #1
 800d28a:	2300      	moveq	r3, #0
 800d28c:	b2db      	uxtb	r3, r3
 800d28e:	2b00      	cmp	r3, #0
 800d290:	d001      	beq.n	800d296 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 800d292:	2301      	movs	r3, #1
 800d294:	e07c      	b.n	800d390 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800d296:	683b      	ldr	r3, [r7, #0]
 800d298:	2b00      	cmp	r3, #0
 800d29a:	d104      	bne.n	800d2a6 <HAL_TIM_PWM_Start+0x82>
 800d29c:	687b      	ldr	r3, [r7, #4]
 800d29e:	2202      	movs	r2, #2
 800d2a0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800d2a4:	e013      	b.n	800d2ce <HAL_TIM_PWM_Start+0xaa>
 800d2a6:	683b      	ldr	r3, [r7, #0]
 800d2a8:	2b04      	cmp	r3, #4
 800d2aa:	d104      	bne.n	800d2b6 <HAL_TIM_PWM_Start+0x92>
 800d2ac:	687b      	ldr	r3, [r7, #4]
 800d2ae:	2202      	movs	r2, #2
 800d2b0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800d2b4:	e00b      	b.n	800d2ce <HAL_TIM_PWM_Start+0xaa>
 800d2b6:	683b      	ldr	r3, [r7, #0]
 800d2b8:	2b08      	cmp	r3, #8
 800d2ba:	d104      	bne.n	800d2c6 <HAL_TIM_PWM_Start+0xa2>
 800d2bc:	687b      	ldr	r3, [r7, #4]
 800d2be:	2202      	movs	r2, #2
 800d2c0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800d2c4:	e003      	b.n	800d2ce <HAL_TIM_PWM_Start+0xaa>
 800d2c6:	687b      	ldr	r3, [r7, #4]
 800d2c8:	2202      	movs	r2, #2
 800d2ca:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800d2ce:	687b      	ldr	r3, [r7, #4]
 800d2d0:	681b      	ldr	r3, [r3, #0]
 800d2d2:	2201      	movs	r2, #1
 800d2d4:	6839      	ldr	r1, [r7, #0]
 800d2d6:	4618      	mov	r0, r3
 800d2d8:	f000 fcae 	bl	800dc38 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800d2dc:	687b      	ldr	r3, [r7, #4]
 800d2de:	681b      	ldr	r3, [r3, #0]
 800d2e0:	4a2d      	ldr	r2, [pc, #180]	; (800d398 <HAL_TIM_PWM_Start+0x174>)
 800d2e2:	4293      	cmp	r3, r2
 800d2e4:	d004      	beq.n	800d2f0 <HAL_TIM_PWM_Start+0xcc>
 800d2e6:	687b      	ldr	r3, [r7, #4]
 800d2e8:	681b      	ldr	r3, [r3, #0]
 800d2ea:	4a2c      	ldr	r2, [pc, #176]	; (800d39c <HAL_TIM_PWM_Start+0x178>)
 800d2ec:	4293      	cmp	r3, r2
 800d2ee:	d101      	bne.n	800d2f4 <HAL_TIM_PWM_Start+0xd0>
 800d2f0:	2301      	movs	r3, #1
 800d2f2:	e000      	b.n	800d2f6 <HAL_TIM_PWM_Start+0xd2>
 800d2f4:	2300      	movs	r3, #0
 800d2f6:	2b00      	cmp	r3, #0
 800d2f8:	d007      	beq.n	800d30a <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800d2fa:	687b      	ldr	r3, [r7, #4]
 800d2fc:	681b      	ldr	r3, [r3, #0]
 800d2fe:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800d300:	687b      	ldr	r3, [r7, #4]
 800d302:	681b      	ldr	r3, [r3, #0]
 800d304:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800d308:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800d30a:	687b      	ldr	r3, [r7, #4]
 800d30c:	681b      	ldr	r3, [r3, #0]
 800d30e:	4a22      	ldr	r2, [pc, #136]	; (800d398 <HAL_TIM_PWM_Start+0x174>)
 800d310:	4293      	cmp	r3, r2
 800d312:	d022      	beq.n	800d35a <HAL_TIM_PWM_Start+0x136>
 800d314:	687b      	ldr	r3, [r7, #4]
 800d316:	681b      	ldr	r3, [r3, #0]
 800d318:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800d31c:	d01d      	beq.n	800d35a <HAL_TIM_PWM_Start+0x136>
 800d31e:	687b      	ldr	r3, [r7, #4]
 800d320:	681b      	ldr	r3, [r3, #0]
 800d322:	4a1f      	ldr	r2, [pc, #124]	; (800d3a0 <HAL_TIM_PWM_Start+0x17c>)
 800d324:	4293      	cmp	r3, r2
 800d326:	d018      	beq.n	800d35a <HAL_TIM_PWM_Start+0x136>
 800d328:	687b      	ldr	r3, [r7, #4]
 800d32a:	681b      	ldr	r3, [r3, #0]
 800d32c:	4a1d      	ldr	r2, [pc, #116]	; (800d3a4 <HAL_TIM_PWM_Start+0x180>)
 800d32e:	4293      	cmp	r3, r2
 800d330:	d013      	beq.n	800d35a <HAL_TIM_PWM_Start+0x136>
 800d332:	687b      	ldr	r3, [r7, #4]
 800d334:	681b      	ldr	r3, [r3, #0]
 800d336:	4a1c      	ldr	r2, [pc, #112]	; (800d3a8 <HAL_TIM_PWM_Start+0x184>)
 800d338:	4293      	cmp	r3, r2
 800d33a:	d00e      	beq.n	800d35a <HAL_TIM_PWM_Start+0x136>
 800d33c:	687b      	ldr	r3, [r7, #4]
 800d33e:	681b      	ldr	r3, [r3, #0]
 800d340:	4a16      	ldr	r2, [pc, #88]	; (800d39c <HAL_TIM_PWM_Start+0x178>)
 800d342:	4293      	cmp	r3, r2
 800d344:	d009      	beq.n	800d35a <HAL_TIM_PWM_Start+0x136>
 800d346:	687b      	ldr	r3, [r7, #4]
 800d348:	681b      	ldr	r3, [r3, #0]
 800d34a:	4a18      	ldr	r2, [pc, #96]	; (800d3ac <HAL_TIM_PWM_Start+0x188>)
 800d34c:	4293      	cmp	r3, r2
 800d34e:	d004      	beq.n	800d35a <HAL_TIM_PWM_Start+0x136>
 800d350:	687b      	ldr	r3, [r7, #4]
 800d352:	681b      	ldr	r3, [r3, #0]
 800d354:	4a16      	ldr	r2, [pc, #88]	; (800d3b0 <HAL_TIM_PWM_Start+0x18c>)
 800d356:	4293      	cmp	r3, r2
 800d358:	d111      	bne.n	800d37e <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800d35a:	687b      	ldr	r3, [r7, #4]
 800d35c:	681b      	ldr	r3, [r3, #0]
 800d35e:	689b      	ldr	r3, [r3, #8]
 800d360:	f003 0307 	and.w	r3, r3, #7
 800d364:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800d366:	68fb      	ldr	r3, [r7, #12]
 800d368:	2b06      	cmp	r3, #6
 800d36a:	d010      	beq.n	800d38e <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 800d36c:	687b      	ldr	r3, [r7, #4]
 800d36e:	681b      	ldr	r3, [r3, #0]
 800d370:	681a      	ldr	r2, [r3, #0]
 800d372:	687b      	ldr	r3, [r7, #4]
 800d374:	681b      	ldr	r3, [r3, #0]
 800d376:	f042 0201 	orr.w	r2, r2, #1
 800d37a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800d37c:	e007      	b.n	800d38e <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800d37e:	687b      	ldr	r3, [r7, #4]
 800d380:	681b      	ldr	r3, [r3, #0]
 800d382:	681a      	ldr	r2, [r3, #0]
 800d384:	687b      	ldr	r3, [r7, #4]
 800d386:	681b      	ldr	r3, [r3, #0]
 800d388:	f042 0201 	orr.w	r2, r2, #1
 800d38c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800d38e:	2300      	movs	r3, #0
}
 800d390:	4618      	mov	r0, r3
 800d392:	3710      	adds	r7, #16
 800d394:	46bd      	mov	sp, r7
 800d396:	bd80      	pop	{r7, pc}
 800d398:	40010000 	.word	0x40010000
 800d39c:	40010400 	.word	0x40010400
 800d3a0:	40000400 	.word	0x40000400
 800d3a4:	40000800 	.word	0x40000800
 800d3a8:	40000c00 	.word	0x40000c00
 800d3ac:	40014000 	.word	0x40014000
 800d3b0:	40001800 	.word	0x40001800

0800d3b4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800d3b4:	b580      	push	{r7, lr}
 800d3b6:	b082      	sub	sp, #8
 800d3b8:	af00      	add	r7, sp, #0
 800d3ba:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800d3bc:	687b      	ldr	r3, [r7, #4]
 800d3be:	681b      	ldr	r3, [r3, #0]
 800d3c0:	691b      	ldr	r3, [r3, #16]
 800d3c2:	f003 0302 	and.w	r3, r3, #2
 800d3c6:	2b02      	cmp	r3, #2
 800d3c8:	d122      	bne.n	800d410 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800d3ca:	687b      	ldr	r3, [r7, #4]
 800d3cc:	681b      	ldr	r3, [r3, #0]
 800d3ce:	68db      	ldr	r3, [r3, #12]
 800d3d0:	f003 0302 	and.w	r3, r3, #2
 800d3d4:	2b02      	cmp	r3, #2
 800d3d6:	d11b      	bne.n	800d410 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800d3d8:	687b      	ldr	r3, [r7, #4]
 800d3da:	681b      	ldr	r3, [r3, #0]
 800d3dc:	f06f 0202 	mvn.w	r2, #2
 800d3e0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800d3e2:	687b      	ldr	r3, [r7, #4]
 800d3e4:	2201      	movs	r2, #1
 800d3e6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800d3e8:	687b      	ldr	r3, [r7, #4]
 800d3ea:	681b      	ldr	r3, [r3, #0]
 800d3ec:	699b      	ldr	r3, [r3, #24]
 800d3ee:	f003 0303 	and.w	r3, r3, #3
 800d3f2:	2b00      	cmp	r3, #0
 800d3f4:	d003      	beq.n	800d3fe <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800d3f6:	6878      	ldr	r0, [r7, #4]
 800d3f8:	f000 f9b0 	bl	800d75c <HAL_TIM_IC_CaptureCallback>
 800d3fc:	e005      	b.n	800d40a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800d3fe:	6878      	ldr	r0, [r7, #4]
 800d400:	f000 f9a2 	bl	800d748 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800d404:	6878      	ldr	r0, [r7, #4]
 800d406:	f000 f9b3 	bl	800d770 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800d40a:	687b      	ldr	r3, [r7, #4]
 800d40c:	2200      	movs	r2, #0
 800d40e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800d410:	687b      	ldr	r3, [r7, #4]
 800d412:	681b      	ldr	r3, [r3, #0]
 800d414:	691b      	ldr	r3, [r3, #16]
 800d416:	f003 0304 	and.w	r3, r3, #4
 800d41a:	2b04      	cmp	r3, #4
 800d41c:	d122      	bne.n	800d464 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800d41e:	687b      	ldr	r3, [r7, #4]
 800d420:	681b      	ldr	r3, [r3, #0]
 800d422:	68db      	ldr	r3, [r3, #12]
 800d424:	f003 0304 	and.w	r3, r3, #4
 800d428:	2b04      	cmp	r3, #4
 800d42a:	d11b      	bne.n	800d464 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800d42c:	687b      	ldr	r3, [r7, #4]
 800d42e:	681b      	ldr	r3, [r3, #0]
 800d430:	f06f 0204 	mvn.w	r2, #4
 800d434:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800d436:	687b      	ldr	r3, [r7, #4]
 800d438:	2202      	movs	r2, #2
 800d43a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800d43c:	687b      	ldr	r3, [r7, #4]
 800d43e:	681b      	ldr	r3, [r3, #0]
 800d440:	699b      	ldr	r3, [r3, #24]
 800d442:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800d446:	2b00      	cmp	r3, #0
 800d448:	d003      	beq.n	800d452 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800d44a:	6878      	ldr	r0, [r7, #4]
 800d44c:	f000 f986 	bl	800d75c <HAL_TIM_IC_CaptureCallback>
 800d450:	e005      	b.n	800d45e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800d452:	6878      	ldr	r0, [r7, #4]
 800d454:	f000 f978 	bl	800d748 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800d458:	6878      	ldr	r0, [r7, #4]
 800d45a:	f000 f989 	bl	800d770 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800d45e:	687b      	ldr	r3, [r7, #4]
 800d460:	2200      	movs	r2, #0
 800d462:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800d464:	687b      	ldr	r3, [r7, #4]
 800d466:	681b      	ldr	r3, [r3, #0]
 800d468:	691b      	ldr	r3, [r3, #16]
 800d46a:	f003 0308 	and.w	r3, r3, #8
 800d46e:	2b08      	cmp	r3, #8
 800d470:	d122      	bne.n	800d4b8 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800d472:	687b      	ldr	r3, [r7, #4]
 800d474:	681b      	ldr	r3, [r3, #0]
 800d476:	68db      	ldr	r3, [r3, #12]
 800d478:	f003 0308 	and.w	r3, r3, #8
 800d47c:	2b08      	cmp	r3, #8
 800d47e:	d11b      	bne.n	800d4b8 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800d480:	687b      	ldr	r3, [r7, #4]
 800d482:	681b      	ldr	r3, [r3, #0]
 800d484:	f06f 0208 	mvn.w	r2, #8
 800d488:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800d48a:	687b      	ldr	r3, [r7, #4]
 800d48c:	2204      	movs	r2, #4
 800d48e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800d490:	687b      	ldr	r3, [r7, #4]
 800d492:	681b      	ldr	r3, [r3, #0]
 800d494:	69db      	ldr	r3, [r3, #28]
 800d496:	f003 0303 	and.w	r3, r3, #3
 800d49a:	2b00      	cmp	r3, #0
 800d49c:	d003      	beq.n	800d4a6 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800d49e:	6878      	ldr	r0, [r7, #4]
 800d4a0:	f000 f95c 	bl	800d75c <HAL_TIM_IC_CaptureCallback>
 800d4a4:	e005      	b.n	800d4b2 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800d4a6:	6878      	ldr	r0, [r7, #4]
 800d4a8:	f000 f94e 	bl	800d748 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800d4ac:	6878      	ldr	r0, [r7, #4]
 800d4ae:	f000 f95f 	bl	800d770 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800d4b2:	687b      	ldr	r3, [r7, #4]
 800d4b4:	2200      	movs	r2, #0
 800d4b6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800d4b8:	687b      	ldr	r3, [r7, #4]
 800d4ba:	681b      	ldr	r3, [r3, #0]
 800d4bc:	691b      	ldr	r3, [r3, #16]
 800d4be:	f003 0310 	and.w	r3, r3, #16
 800d4c2:	2b10      	cmp	r3, #16
 800d4c4:	d122      	bne.n	800d50c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800d4c6:	687b      	ldr	r3, [r7, #4]
 800d4c8:	681b      	ldr	r3, [r3, #0]
 800d4ca:	68db      	ldr	r3, [r3, #12]
 800d4cc:	f003 0310 	and.w	r3, r3, #16
 800d4d0:	2b10      	cmp	r3, #16
 800d4d2:	d11b      	bne.n	800d50c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800d4d4:	687b      	ldr	r3, [r7, #4]
 800d4d6:	681b      	ldr	r3, [r3, #0]
 800d4d8:	f06f 0210 	mvn.w	r2, #16
 800d4dc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800d4de:	687b      	ldr	r3, [r7, #4]
 800d4e0:	2208      	movs	r2, #8
 800d4e2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800d4e4:	687b      	ldr	r3, [r7, #4]
 800d4e6:	681b      	ldr	r3, [r3, #0]
 800d4e8:	69db      	ldr	r3, [r3, #28]
 800d4ea:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800d4ee:	2b00      	cmp	r3, #0
 800d4f0:	d003      	beq.n	800d4fa <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800d4f2:	6878      	ldr	r0, [r7, #4]
 800d4f4:	f000 f932 	bl	800d75c <HAL_TIM_IC_CaptureCallback>
 800d4f8:	e005      	b.n	800d506 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800d4fa:	6878      	ldr	r0, [r7, #4]
 800d4fc:	f000 f924 	bl	800d748 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800d500:	6878      	ldr	r0, [r7, #4]
 800d502:	f000 f935 	bl	800d770 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800d506:	687b      	ldr	r3, [r7, #4]
 800d508:	2200      	movs	r2, #0
 800d50a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800d50c:	687b      	ldr	r3, [r7, #4]
 800d50e:	681b      	ldr	r3, [r3, #0]
 800d510:	691b      	ldr	r3, [r3, #16]
 800d512:	f003 0301 	and.w	r3, r3, #1
 800d516:	2b01      	cmp	r3, #1
 800d518:	d10e      	bne.n	800d538 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800d51a:	687b      	ldr	r3, [r7, #4]
 800d51c:	681b      	ldr	r3, [r3, #0]
 800d51e:	68db      	ldr	r3, [r3, #12]
 800d520:	f003 0301 	and.w	r3, r3, #1
 800d524:	2b01      	cmp	r3, #1
 800d526:	d107      	bne.n	800d538 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800d528:	687b      	ldr	r3, [r7, #4]
 800d52a:	681b      	ldr	r3, [r3, #0]
 800d52c:	f06f 0201 	mvn.w	r2, #1
 800d530:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800d532:	6878      	ldr	r0, [r7, #4]
 800d534:	f7fb feb2 	bl	800929c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800d538:	687b      	ldr	r3, [r7, #4]
 800d53a:	681b      	ldr	r3, [r3, #0]
 800d53c:	691b      	ldr	r3, [r3, #16]
 800d53e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800d542:	2b80      	cmp	r3, #128	; 0x80
 800d544:	d10e      	bne.n	800d564 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800d546:	687b      	ldr	r3, [r7, #4]
 800d548:	681b      	ldr	r3, [r3, #0]
 800d54a:	68db      	ldr	r3, [r3, #12]
 800d54c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800d550:	2b80      	cmp	r3, #128	; 0x80
 800d552:	d107      	bne.n	800d564 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800d554:	687b      	ldr	r3, [r7, #4]
 800d556:	681b      	ldr	r3, [r3, #0]
 800d558:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800d55c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800d55e:	6878      	ldr	r0, [r7, #4]
 800d560:	f000 fc68 	bl	800de34 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800d564:	687b      	ldr	r3, [r7, #4]
 800d566:	681b      	ldr	r3, [r3, #0]
 800d568:	691b      	ldr	r3, [r3, #16]
 800d56a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800d56e:	2b40      	cmp	r3, #64	; 0x40
 800d570:	d10e      	bne.n	800d590 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800d572:	687b      	ldr	r3, [r7, #4]
 800d574:	681b      	ldr	r3, [r3, #0]
 800d576:	68db      	ldr	r3, [r3, #12]
 800d578:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800d57c:	2b40      	cmp	r3, #64	; 0x40
 800d57e:	d107      	bne.n	800d590 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800d580:	687b      	ldr	r3, [r7, #4]
 800d582:	681b      	ldr	r3, [r3, #0]
 800d584:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800d588:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800d58a:	6878      	ldr	r0, [r7, #4]
 800d58c:	f000 f8fa 	bl	800d784 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800d590:	687b      	ldr	r3, [r7, #4]
 800d592:	681b      	ldr	r3, [r3, #0]
 800d594:	691b      	ldr	r3, [r3, #16]
 800d596:	f003 0320 	and.w	r3, r3, #32
 800d59a:	2b20      	cmp	r3, #32
 800d59c:	d10e      	bne.n	800d5bc <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800d59e:	687b      	ldr	r3, [r7, #4]
 800d5a0:	681b      	ldr	r3, [r3, #0]
 800d5a2:	68db      	ldr	r3, [r3, #12]
 800d5a4:	f003 0320 	and.w	r3, r3, #32
 800d5a8:	2b20      	cmp	r3, #32
 800d5aa:	d107      	bne.n	800d5bc <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800d5ac:	687b      	ldr	r3, [r7, #4]
 800d5ae:	681b      	ldr	r3, [r3, #0]
 800d5b0:	f06f 0220 	mvn.w	r2, #32
 800d5b4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800d5b6:	6878      	ldr	r0, [r7, #4]
 800d5b8:	f000 fc32 	bl	800de20 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800d5bc:	bf00      	nop
 800d5be:	3708      	adds	r7, #8
 800d5c0:	46bd      	mov	sp, r7
 800d5c2:	bd80      	pop	{r7, pc}

0800d5c4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800d5c4:	b580      	push	{r7, lr}
 800d5c6:	b086      	sub	sp, #24
 800d5c8:	af00      	add	r7, sp, #0
 800d5ca:	60f8      	str	r0, [r7, #12]
 800d5cc:	60b9      	str	r1, [r7, #8]
 800d5ce:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800d5d0:	2300      	movs	r3, #0
 800d5d2:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800d5d4:	68fb      	ldr	r3, [r7, #12]
 800d5d6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800d5da:	2b01      	cmp	r3, #1
 800d5dc:	d101      	bne.n	800d5e2 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800d5de:	2302      	movs	r3, #2
 800d5e0:	e0ae      	b.n	800d740 <HAL_TIM_PWM_ConfigChannel+0x17c>
 800d5e2:	68fb      	ldr	r3, [r7, #12]
 800d5e4:	2201      	movs	r2, #1
 800d5e6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 800d5ea:	687b      	ldr	r3, [r7, #4]
 800d5ec:	2b0c      	cmp	r3, #12
 800d5ee:	f200 809f 	bhi.w	800d730 <HAL_TIM_PWM_ConfigChannel+0x16c>
 800d5f2:	a201      	add	r2, pc, #4	; (adr r2, 800d5f8 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800d5f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d5f8:	0800d62d 	.word	0x0800d62d
 800d5fc:	0800d731 	.word	0x0800d731
 800d600:	0800d731 	.word	0x0800d731
 800d604:	0800d731 	.word	0x0800d731
 800d608:	0800d66d 	.word	0x0800d66d
 800d60c:	0800d731 	.word	0x0800d731
 800d610:	0800d731 	.word	0x0800d731
 800d614:	0800d731 	.word	0x0800d731
 800d618:	0800d6af 	.word	0x0800d6af
 800d61c:	0800d731 	.word	0x0800d731
 800d620:	0800d731 	.word	0x0800d731
 800d624:	0800d731 	.word	0x0800d731
 800d628:	0800d6ef 	.word	0x0800d6ef
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800d62c:	68fb      	ldr	r3, [r7, #12]
 800d62e:	681b      	ldr	r3, [r3, #0]
 800d630:	68b9      	ldr	r1, [r7, #8]
 800d632:	4618      	mov	r0, r3
 800d634:	f000 f950 	bl	800d8d8 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800d638:	68fb      	ldr	r3, [r7, #12]
 800d63a:	681b      	ldr	r3, [r3, #0]
 800d63c:	699a      	ldr	r2, [r3, #24]
 800d63e:	68fb      	ldr	r3, [r7, #12]
 800d640:	681b      	ldr	r3, [r3, #0]
 800d642:	f042 0208 	orr.w	r2, r2, #8
 800d646:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800d648:	68fb      	ldr	r3, [r7, #12]
 800d64a:	681b      	ldr	r3, [r3, #0]
 800d64c:	699a      	ldr	r2, [r3, #24]
 800d64e:	68fb      	ldr	r3, [r7, #12]
 800d650:	681b      	ldr	r3, [r3, #0]
 800d652:	f022 0204 	bic.w	r2, r2, #4
 800d656:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800d658:	68fb      	ldr	r3, [r7, #12]
 800d65a:	681b      	ldr	r3, [r3, #0]
 800d65c:	6999      	ldr	r1, [r3, #24]
 800d65e:	68bb      	ldr	r3, [r7, #8]
 800d660:	691a      	ldr	r2, [r3, #16]
 800d662:	68fb      	ldr	r3, [r7, #12]
 800d664:	681b      	ldr	r3, [r3, #0]
 800d666:	430a      	orrs	r2, r1
 800d668:	619a      	str	r2, [r3, #24]
      break;
 800d66a:	e064      	b.n	800d736 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800d66c:	68fb      	ldr	r3, [r7, #12]
 800d66e:	681b      	ldr	r3, [r3, #0]
 800d670:	68b9      	ldr	r1, [r7, #8]
 800d672:	4618      	mov	r0, r3
 800d674:	f000 f9a0 	bl	800d9b8 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800d678:	68fb      	ldr	r3, [r7, #12]
 800d67a:	681b      	ldr	r3, [r3, #0]
 800d67c:	699a      	ldr	r2, [r3, #24]
 800d67e:	68fb      	ldr	r3, [r7, #12]
 800d680:	681b      	ldr	r3, [r3, #0]
 800d682:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800d686:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800d688:	68fb      	ldr	r3, [r7, #12]
 800d68a:	681b      	ldr	r3, [r3, #0]
 800d68c:	699a      	ldr	r2, [r3, #24]
 800d68e:	68fb      	ldr	r3, [r7, #12]
 800d690:	681b      	ldr	r3, [r3, #0]
 800d692:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800d696:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800d698:	68fb      	ldr	r3, [r7, #12]
 800d69a:	681b      	ldr	r3, [r3, #0]
 800d69c:	6999      	ldr	r1, [r3, #24]
 800d69e:	68bb      	ldr	r3, [r7, #8]
 800d6a0:	691b      	ldr	r3, [r3, #16]
 800d6a2:	021a      	lsls	r2, r3, #8
 800d6a4:	68fb      	ldr	r3, [r7, #12]
 800d6a6:	681b      	ldr	r3, [r3, #0]
 800d6a8:	430a      	orrs	r2, r1
 800d6aa:	619a      	str	r2, [r3, #24]
      break;
 800d6ac:	e043      	b.n	800d736 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800d6ae:	68fb      	ldr	r3, [r7, #12]
 800d6b0:	681b      	ldr	r3, [r3, #0]
 800d6b2:	68b9      	ldr	r1, [r7, #8]
 800d6b4:	4618      	mov	r0, r3
 800d6b6:	f000 f9f5 	bl	800daa4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800d6ba:	68fb      	ldr	r3, [r7, #12]
 800d6bc:	681b      	ldr	r3, [r3, #0]
 800d6be:	69da      	ldr	r2, [r3, #28]
 800d6c0:	68fb      	ldr	r3, [r7, #12]
 800d6c2:	681b      	ldr	r3, [r3, #0]
 800d6c4:	f042 0208 	orr.w	r2, r2, #8
 800d6c8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800d6ca:	68fb      	ldr	r3, [r7, #12]
 800d6cc:	681b      	ldr	r3, [r3, #0]
 800d6ce:	69da      	ldr	r2, [r3, #28]
 800d6d0:	68fb      	ldr	r3, [r7, #12]
 800d6d2:	681b      	ldr	r3, [r3, #0]
 800d6d4:	f022 0204 	bic.w	r2, r2, #4
 800d6d8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800d6da:	68fb      	ldr	r3, [r7, #12]
 800d6dc:	681b      	ldr	r3, [r3, #0]
 800d6de:	69d9      	ldr	r1, [r3, #28]
 800d6e0:	68bb      	ldr	r3, [r7, #8]
 800d6e2:	691a      	ldr	r2, [r3, #16]
 800d6e4:	68fb      	ldr	r3, [r7, #12]
 800d6e6:	681b      	ldr	r3, [r3, #0]
 800d6e8:	430a      	orrs	r2, r1
 800d6ea:	61da      	str	r2, [r3, #28]
      break;
 800d6ec:	e023      	b.n	800d736 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800d6ee:	68fb      	ldr	r3, [r7, #12]
 800d6f0:	681b      	ldr	r3, [r3, #0]
 800d6f2:	68b9      	ldr	r1, [r7, #8]
 800d6f4:	4618      	mov	r0, r3
 800d6f6:	f000 fa49 	bl	800db8c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800d6fa:	68fb      	ldr	r3, [r7, #12]
 800d6fc:	681b      	ldr	r3, [r3, #0]
 800d6fe:	69da      	ldr	r2, [r3, #28]
 800d700:	68fb      	ldr	r3, [r7, #12]
 800d702:	681b      	ldr	r3, [r3, #0]
 800d704:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800d708:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800d70a:	68fb      	ldr	r3, [r7, #12]
 800d70c:	681b      	ldr	r3, [r3, #0]
 800d70e:	69da      	ldr	r2, [r3, #28]
 800d710:	68fb      	ldr	r3, [r7, #12]
 800d712:	681b      	ldr	r3, [r3, #0]
 800d714:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800d718:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800d71a:	68fb      	ldr	r3, [r7, #12]
 800d71c:	681b      	ldr	r3, [r3, #0]
 800d71e:	69d9      	ldr	r1, [r3, #28]
 800d720:	68bb      	ldr	r3, [r7, #8]
 800d722:	691b      	ldr	r3, [r3, #16]
 800d724:	021a      	lsls	r2, r3, #8
 800d726:	68fb      	ldr	r3, [r7, #12]
 800d728:	681b      	ldr	r3, [r3, #0]
 800d72a:	430a      	orrs	r2, r1
 800d72c:	61da      	str	r2, [r3, #28]
      break;
 800d72e:	e002      	b.n	800d736 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 800d730:	2301      	movs	r3, #1
 800d732:	75fb      	strb	r3, [r7, #23]
      break;
 800d734:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800d736:	68fb      	ldr	r3, [r7, #12]
 800d738:	2200      	movs	r2, #0
 800d73a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800d73e:	7dfb      	ldrb	r3, [r7, #23]
}
 800d740:	4618      	mov	r0, r3
 800d742:	3718      	adds	r7, #24
 800d744:	46bd      	mov	sp, r7
 800d746:	bd80      	pop	{r7, pc}

0800d748 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800d748:	b480      	push	{r7}
 800d74a:	b083      	sub	sp, #12
 800d74c:	af00      	add	r7, sp, #0
 800d74e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800d750:	bf00      	nop
 800d752:	370c      	adds	r7, #12
 800d754:	46bd      	mov	sp, r7
 800d756:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d75a:	4770      	bx	lr

0800d75c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800d75c:	b480      	push	{r7}
 800d75e:	b083      	sub	sp, #12
 800d760:	af00      	add	r7, sp, #0
 800d762:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800d764:	bf00      	nop
 800d766:	370c      	adds	r7, #12
 800d768:	46bd      	mov	sp, r7
 800d76a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d76e:	4770      	bx	lr

0800d770 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800d770:	b480      	push	{r7}
 800d772:	b083      	sub	sp, #12
 800d774:	af00      	add	r7, sp, #0
 800d776:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800d778:	bf00      	nop
 800d77a:	370c      	adds	r7, #12
 800d77c:	46bd      	mov	sp, r7
 800d77e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d782:	4770      	bx	lr

0800d784 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800d784:	b480      	push	{r7}
 800d786:	b083      	sub	sp, #12
 800d788:	af00      	add	r7, sp, #0
 800d78a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800d78c:	bf00      	nop
 800d78e:	370c      	adds	r7, #12
 800d790:	46bd      	mov	sp, r7
 800d792:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d796:	4770      	bx	lr

0800d798 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800d798:	b480      	push	{r7}
 800d79a:	b085      	sub	sp, #20
 800d79c:	af00      	add	r7, sp, #0
 800d79e:	6078      	str	r0, [r7, #4]
 800d7a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800d7a2:	687b      	ldr	r3, [r7, #4]
 800d7a4:	681b      	ldr	r3, [r3, #0]
 800d7a6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800d7a8:	687b      	ldr	r3, [r7, #4]
 800d7aa:	4a40      	ldr	r2, [pc, #256]	; (800d8ac <TIM_Base_SetConfig+0x114>)
 800d7ac:	4293      	cmp	r3, r2
 800d7ae:	d013      	beq.n	800d7d8 <TIM_Base_SetConfig+0x40>
 800d7b0:	687b      	ldr	r3, [r7, #4]
 800d7b2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800d7b6:	d00f      	beq.n	800d7d8 <TIM_Base_SetConfig+0x40>
 800d7b8:	687b      	ldr	r3, [r7, #4]
 800d7ba:	4a3d      	ldr	r2, [pc, #244]	; (800d8b0 <TIM_Base_SetConfig+0x118>)
 800d7bc:	4293      	cmp	r3, r2
 800d7be:	d00b      	beq.n	800d7d8 <TIM_Base_SetConfig+0x40>
 800d7c0:	687b      	ldr	r3, [r7, #4]
 800d7c2:	4a3c      	ldr	r2, [pc, #240]	; (800d8b4 <TIM_Base_SetConfig+0x11c>)
 800d7c4:	4293      	cmp	r3, r2
 800d7c6:	d007      	beq.n	800d7d8 <TIM_Base_SetConfig+0x40>
 800d7c8:	687b      	ldr	r3, [r7, #4]
 800d7ca:	4a3b      	ldr	r2, [pc, #236]	; (800d8b8 <TIM_Base_SetConfig+0x120>)
 800d7cc:	4293      	cmp	r3, r2
 800d7ce:	d003      	beq.n	800d7d8 <TIM_Base_SetConfig+0x40>
 800d7d0:	687b      	ldr	r3, [r7, #4]
 800d7d2:	4a3a      	ldr	r2, [pc, #232]	; (800d8bc <TIM_Base_SetConfig+0x124>)
 800d7d4:	4293      	cmp	r3, r2
 800d7d6:	d108      	bne.n	800d7ea <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800d7d8:	68fb      	ldr	r3, [r7, #12]
 800d7da:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800d7de:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800d7e0:	683b      	ldr	r3, [r7, #0]
 800d7e2:	685b      	ldr	r3, [r3, #4]
 800d7e4:	68fa      	ldr	r2, [r7, #12]
 800d7e6:	4313      	orrs	r3, r2
 800d7e8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800d7ea:	687b      	ldr	r3, [r7, #4]
 800d7ec:	4a2f      	ldr	r2, [pc, #188]	; (800d8ac <TIM_Base_SetConfig+0x114>)
 800d7ee:	4293      	cmp	r3, r2
 800d7f0:	d02b      	beq.n	800d84a <TIM_Base_SetConfig+0xb2>
 800d7f2:	687b      	ldr	r3, [r7, #4]
 800d7f4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800d7f8:	d027      	beq.n	800d84a <TIM_Base_SetConfig+0xb2>
 800d7fa:	687b      	ldr	r3, [r7, #4]
 800d7fc:	4a2c      	ldr	r2, [pc, #176]	; (800d8b0 <TIM_Base_SetConfig+0x118>)
 800d7fe:	4293      	cmp	r3, r2
 800d800:	d023      	beq.n	800d84a <TIM_Base_SetConfig+0xb2>
 800d802:	687b      	ldr	r3, [r7, #4]
 800d804:	4a2b      	ldr	r2, [pc, #172]	; (800d8b4 <TIM_Base_SetConfig+0x11c>)
 800d806:	4293      	cmp	r3, r2
 800d808:	d01f      	beq.n	800d84a <TIM_Base_SetConfig+0xb2>
 800d80a:	687b      	ldr	r3, [r7, #4]
 800d80c:	4a2a      	ldr	r2, [pc, #168]	; (800d8b8 <TIM_Base_SetConfig+0x120>)
 800d80e:	4293      	cmp	r3, r2
 800d810:	d01b      	beq.n	800d84a <TIM_Base_SetConfig+0xb2>
 800d812:	687b      	ldr	r3, [r7, #4]
 800d814:	4a29      	ldr	r2, [pc, #164]	; (800d8bc <TIM_Base_SetConfig+0x124>)
 800d816:	4293      	cmp	r3, r2
 800d818:	d017      	beq.n	800d84a <TIM_Base_SetConfig+0xb2>
 800d81a:	687b      	ldr	r3, [r7, #4]
 800d81c:	4a28      	ldr	r2, [pc, #160]	; (800d8c0 <TIM_Base_SetConfig+0x128>)
 800d81e:	4293      	cmp	r3, r2
 800d820:	d013      	beq.n	800d84a <TIM_Base_SetConfig+0xb2>
 800d822:	687b      	ldr	r3, [r7, #4]
 800d824:	4a27      	ldr	r2, [pc, #156]	; (800d8c4 <TIM_Base_SetConfig+0x12c>)
 800d826:	4293      	cmp	r3, r2
 800d828:	d00f      	beq.n	800d84a <TIM_Base_SetConfig+0xb2>
 800d82a:	687b      	ldr	r3, [r7, #4]
 800d82c:	4a26      	ldr	r2, [pc, #152]	; (800d8c8 <TIM_Base_SetConfig+0x130>)
 800d82e:	4293      	cmp	r3, r2
 800d830:	d00b      	beq.n	800d84a <TIM_Base_SetConfig+0xb2>
 800d832:	687b      	ldr	r3, [r7, #4]
 800d834:	4a25      	ldr	r2, [pc, #148]	; (800d8cc <TIM_Base_SetConfig+0x134>)
 800d836:	4293      	cmp	r3, r2
 800d838:	d007      	beq.n	800d84a <TIM_Base_SetConfig+0xb2>
 800d83a:	687b      	ldr	r3, [r7, #4]
 800d83c:	4a24      	ldr	r2, [pc, #144]	; (800d8d0 <TIM_Base_SetConfig+0x138>)
 800d83e:	4293      	cmp	r3, r2
 800d840:	d003      	beq.n	800d84a <TIM_Base_SetConfig+0xb2>
 800d842:	687b      	ldr	r3, [r7, #4]
 800d844:	4a23      	ldr	r2, [pc, #140]	; (800d8d4 <TIM_Base_SetConfig+0x13c>)
 800d846:	4293      	cmp	r3, r2
 800d848:	d108      	bne.n	800d85c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800d84a:	68fb      	ldr	r3, [r7, #12]
 800d84c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800d850:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800d852:	683b      	ldr	r3, [r7, #0]
 800d854:	68db      	ldr	r3, [r3, #12]
 800d856:	68fa      	ldr	r2, [r7, #12]
 800d858:	4313      	orrs	r3, r2
 800d85a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800d85c:	68fb      	ldr	r3, [r7, #12]
 800d85e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800d862:	683b      	ldr	r3, [r7, #0]
 800d864:	695b      	ldr	r3, [r3, #20]
 800d866:	4313      	orrs	r3, r2
 800d868:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800d86a:	687b      	ldr	r3, [r7, #4]
 800d86c:	68fa      	ldr	r2, [r7, #12]
 800d86e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800d870:	683b      	ldr	r3, [r7, #0]
 800d872:	689a      	ldr	r2, [r3, #8]
 800d874:	687b      	ldr	r3, [r7, #4]
 800d876:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800d878:	683b      	ldr	r3, [r7, #0]
 800d87a:	681a      	ldr	r2, [r3, #0]
 800d87c:	687b      	ldr	r3, [r7, #4]
 800d87e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800d880:	687b      	ldr	r3, [r7, #4]
 800d882:	4a0a      	ldr	r2, [pc, #40]	; (800d8ac <TIM_Base_SetConfig+0x114>)
 800d884:	4293      	cmp	r3, r2
 800d886:	d003      	beq.n	800d890 <TIM_Base_SetConfig+0xf8>
 800d888:	687b      	ldr	r3, [r7, #4]
 800d88a:	4a0c      	ldr	r2, [pc, #48]	; (800d8bc <TIM_Base_SetConfig+0x124>)
 800d88c:	4293      	cmp	r3, r2
 800d88e:	d103      	bne.n	800d898 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800d890:	683b      	ldr	r3, [r7, #0]
 800d892:	691a      	ldr	r2, [r3, #16]
 800d894:	687b      	ldr	r3, [r7, #4]
 800d896:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800d898:	687b      	ldr	r3, [r7, #4]
 800d89a:	2201      	movs	r2, #1
 800d89c:	615a      	str	r2, [r3, #20]
}
 800d89e:	bf00      	nop
 800d8a0:	3714      	adds	r7, #20
 800d8a2:	46bd      	mov	sp, r7
 800d8a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d8a8:	4770      	bx	lr
 800d8aa:	bf00      	nop
 800d8ac:	40010000 	.word	0x40010000
 800d8b0:	40000400 	.word	0x40000400
 800d8b4:	40000800 	.word	0x40000800
 800d8b8:	40000c00 	.word	0x40000c00
 800d8bc:	40010400 	.word	0x40010400
 800d8c0:	40014000 	.word	0x40014000
 800d8c4:	40014400 	.word	0x40014400
 800d8c8:	40014800 	.word	0x40014800
 800d8cc:	40001800 	.word	0x40001800
 800d8d0:	40001c00 	.word	0x40001c00
 800d8d4:	40002000 	.word	0x40002000

0800d8d8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800d8d8:	b480      	push	{r7}
 800d8da:	b087      	sub	sp, #28
 800d8dc:	af00      	add	r7, sp, #0
 800d8de:	6078      	str	r0, [r7, #4]
 800d8e0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800d8e2:	687b      	ldr	r3, [r7, #4]
 800d8e4:	6a1b      	ldr	r3, [r3, #32]
 800d8e6:	f023 0201 	bic.w	r2, r3, #1
 800d8ea:	687b      	ldr	r3, [r7, #4]
 800d8ec:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800d8ee:	687b      	ldr	r3, [r7, #4]
 800d8f0:	6a1b      	ldr	r3, [r3, #32]
 800d8f2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800d8f4:	687b      	ldr	r3, [r7, #4]
 800d8f6:	685b      	ldr	r3, [r3, #4]
 800d8f8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800d8fa:	687b      	ldr	r3, [r7, #4]
 800d8fc:	699b      	ldr	r3, [r3, #24]
 800d8fe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800d900:	68fb      	ldr	r3, [r7, #12]
 800d902:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800d906:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800d908:	68fb      	ldr	r3, [r7, #12]
 800d90a:	f023 0303 	bic.w	r3, r3, #3
 800d90e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800d910:	683b      	ldr	r3, [r7, #0]
 800d912:	681b      	ldr	r3, [r3, #0]
 800d914:	68fa      	ldr	r2, [r7, #12]
 800d916:	4313      	orrs	r3, r2
 800d918:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800d91a:	697b      	ldr	r3, [r7, #20]
 800d91c:	f023 0302 	bic.w	r3, r3, #2
 800d920:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800d922:	683b      	ldr	r3, [r7, #0]
 800d924:	689b      	ldr	r3, [r3, #8]
 800d926:	697a      	ldr	r2, [r7, #20]
 800d928:	4313      	orrs	r3, r2
 800d92a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800d92c:	687b      	ldr	r3, [r7, #4]
 800d92e:	4a20      	ldr	r2, [pc, #128]	; (800d9b0 <TIM_OC1_SetConfig+0xd8>)
 800d930:	4293      	cmp	r3, r2
 800d932:	d003      	beq.n	800d93c <TIM_OC1_SetConfig+0x64>
 800d934:	687b      	ldr	r3, [r7, #4]
 800d936:	4a1f      	ldr	r2, [pc, #124]	; (800d9b4 <TIM_OC1_SetConfig+0xdc>)
 800d938:	4293      	cmp	r3, r2
 800d93a:	d10c      	bne.n	800d956 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800d93c:	697b      	ldr	r3, [r7, #20]
 800d93e:	f023 0308 	bic.w	r3, r3, #8
 800d942:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800d944:	683b      	ldr	r3, [r7, #0]
 800d946:	68db      	ldr	r3, [r3, #12]
 800d948:	697a      	ldr	r2, [r7, #20]
 800d94a:	4313      	orrs	r3, r2
 800d94c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800d94e:	697b      	ldr	r3, [r7, #20]
 800d950:	f023 0304 	bic.w	r3, r3, #4
 800d954:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800d956:	687b      	ldr	r3, [r7, #4]
 800d958:	4a15      	ldr	r2, [pc, #84]	; (800d9b0 <TIM_OC1_SetConfig+0xd8>)
 800d95a:	4293      	cmp	r3, r2
 800d95c:	d003      	beq.n	800d966 <TIM_OC1_SetConfig+0x8e>
 800d95e:	687b      	ldr	r3, [r7, #4]
 800d960:	4a14      	ldr	r2, [pc, #80]	; (800d9b4 <TIM_OC1_SetConfig+0xdc>)
 800d962:	4293      	cmp	r3, r2
 800d964:	d111      	bne.n	800d98a <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800d966:	693b      	ldr	r3, [r7, #16]
 800d968:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800d96c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800d96e:	693b      	ldr	r3, [r7, #16]
 800d970:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800d974:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800d976:	683b      	ldr	r3, [r7, #0]
 800d978:	695b      	ldr	r3, [r3, #20]
 800d97a:	693a      	ldr	r2, [r7, #16]
 800d97c:	4313      	orrs	r3, r2
 800d97e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800d980:	683b      	ldr	r3, [r7, #0]
 800d982:	699b      	ldr	r3, [r3, #24]
 800d984:	693a      	ldr	r2, [r7, #16]
 800d986:	4313      	orrs	r3, r2
 800d988:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800d98a:	687b      	ldr	r3, [r7, #4]
 800d98c:	693a      	ldr	r2, [r7, #16]
 800d98e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800d990:	687b      	ldr	r3, [r7, #4]
 800d992:	68fa      	ldr	r2, [r7, #12]
 800d994:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800d996:	683b      	ldr	r3, [r7, #0]
 800d998:	685a      	ldr	r2, [r3, #4]
 800d99a:	687b      	ldr	r3, [r7, #4]
 800d99c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800d99e:	687b      	ldr	r3, [r7, #4]
 800d9a0:	697a      	ldr	r2, [r7, #20]
 800d9a2:	621a      	str	r2, [r3, #32]
}
 800d9a4:	bf00      	nop
 800d9a6:	371c      	adds	r7, #28
 800d9a8:	46bd      	mov	sp, r7
 800d9aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d9ae:	4770      	bx	lr
 800d9b0:	40010000 	.word	0x40010000
 800d9b4:	40010400 	.word	0x40010400

0800d9b8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800d9b8:	b480      	push	{r7}
 800d9ba:	b087      	sub	sp, #28
 800d9bc:	af00      	add	r7, sp, #0
 800d9be:	6078      	str	r0, [r7, #4]
 800d9c0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800d9c2:	687b      	ldr	r3, [r7, #4]
 800d9c4:	6a1b      	ldr	r3, [r3, #32]
 800d9c6:	f023 0210 	bic.w	r2, r3, #16
 800d9ca:	687b      	ldr	r3, [r7, #4]
 800d9cc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800d9ce:	687b      	ldr	r3, [r7, #4]
 800d9d0:	6a1b      	ldr	r3, [r3, #32]
 800d9d2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800d9d4:	687b      	ldr	r3, [r7, #4]
 800d9d6:	685b      	ldr	r3, [r3, #4]
 800d9d8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800d9da:	687b      	ldr	r3, [r7, #4]
 800d9dc:	699b      	ldr	r3, [r3, #24]
 800d9de:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800d9e0:	68fb      	ldr	r3, [r7, #12]
 800d9e2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800d9e6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800d9e8:	68fb      	ldr	r3, [r7, #12]
 800d9ea:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800d9ee:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800d9f0:	683b      	ldr	r3, [r7, #0]
 800d9f2:	681b      	ldr	r3, [r3, #0]
 800d9f4:	021b      	lsls	r3, r3, #8
 800d9f6:	68fa      	ldr	r2, [r7, #12]
 800d9f8:	4313      	orrs	r3, r2
 800d9fa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800d9fc:	697b      	ldr	r3, [r7, #20]
 800d9fe:	f023 0320 	bic.w	r3, r3, #32
 800da02:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800da04:	683b      	ldr	r3, [r7, #0]
 800da06:	689b      	ldr	r3, [r3, #8]
 800da08:	011b      	lsls	r3, r3, #4
 800da0a:	697a      	ldr	r2, [r7, #20]
 800da0c:	4313      	orrs	r3, r2
 800da0e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800da10:	687b      	ldr	r3, [r7, #4]
 800da12:	4a22      	ldr	r2, [pc, #136]	; (800da9c <TIM_OC2_SetConfig+0xe4>)
 800da14:	4293      	cmp	r3, r2
 800da16:	d003      	beq.n	800da20 <TIM_OC2_SetConfig+0x68>
 800da18:	687b      	ldr	r3, [r7, #4]
 800da1a:	4a21      	ldr	r2, [pc, #132]	; (800daa0 <TIM_OC2_SetConfig+0xe8>)
 800da1c:	4293      	cmp	r3, r2
 800da1e:	d10d      	bne.n	800da3c <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800da20:	697b      	ldr	r3, [r7, #20]
 800da22:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800da26:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800da28:	683b      	ldr	r3, [r7, #0]
 800da2a:	68db      	ldr	r3, [r3, #12]
 800da2c:	011b      	lsls	r3, r3, #4
 800da2e:	697a      	ldr	r2, [r7, #20]
 800da30:	4313      	orrs	r3, r2
 800da32:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800da34:	697b      	ldr	r3, [r7, #20]
 800da36:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800da3a:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800da3c:	687b      	ldr	r3, [r7, #4]
 800da3e:	4a17      	ldr	r2, [pc, #92]	; (800da9c <TIM_OC2_SetConfig+0xe4>)
 800da40:	4293      	cmp	r3, r2
 800da42:	d003      	beq.n	800da4c <TIM_OC2_SetConfig+0x94>
 800da44:	687b      	ldr	r3, [r7, #4]
 800da46:	4a16      	ldr	r2, [pc, #88]	; (800daa0 <TIM_OC2_SetConfig+0xe8>)
 800da48:	4293      	cmp	r3, r2
 800da4a:	d113      	bne.n	800da74 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800da4c:	693b      	ldr	r3, [r7, #16]
 800da4e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800da52:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800da54:	693b      	ldr	r3, [r7, #16]
 800da56:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800da5a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800da5c:	683b      	ldr	r3, [r7, #0]
 800da5e:	695b      	ldr	r3, [r3, #20]
 800da60:	009b      	lsls	r3, r3, #2
 800da62:	693a      	ldr	r2, [r7, #16]
 800da64:	4313      	orrs	r3, r2
 800da66:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800da68:	683b      	ldr	r3, [r7, #0]
 800da6a:	699b      	ldr	r3, [r3, #24]
 800da6c:	009b      	lsls	r3, r3, #2
 800da6e:	693a      	ldr	r2, [r7, #16]
 800da70:	4313      	orrs	r3, r2
 800da72:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800da74:	687b      	ldr	r3, [r7, #4]
 800da76:	693a      	ldr	r2, [r7, #16]
 800da78:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800da7a:	687b      	ldr	r3, [r7, #4]
 800da7c:	68fa      	ldr	r2, [r7, #12]
 800da7e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800da80:	683b      	ldr	r3, [r7, #0]
 800da82:	685a      	ldr	r2, [r3, #4]
 800da84:	687b      	ldr	r3, [r7, #4]
 800da86:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800da88:	687b      	ldr	r3, [r7, #4]
 800da8a:	697a      	ldr	r2, [r7, #20]
 800da8c:	621a      	str	r2, [r3, #32]
}
 800da8e:	bf00      	nop
 800da90:	371c      	adds	r7, #28
 800da92:	46bd      	mov	sp, r7
 800da94:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da98:	4770      	bx	lr
 800da9a:	bf00      	nop
 800da9c:	40010000 	.word	0x40010000
 800daa0:	40010400 	.word	0x40010400

0800daa4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800daa4:	b480      	push	{r7}
 800daa6:	b087      	sub	sp, #28
 800daa8:	af00      	add	r7, sp, #0
 800daaa:	6078      	str	r0, [r7, #4]
 800daac:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800daae:	687b      	ldr	r3, [r7, #4]
 800dab0:	6a1b      	ldr	r3, [r3, #32]
 800dab2:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800dab6:	687b      	ldr	r3, [r7, #4]
 800dab8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800daba:	687b      	ldr	r3, [r7, #4]
 800dabc:	6a1b      	ldr	r3, [r3, #32]
 800dabe:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800dac0:	687b      	ldr	r3, [r7, #4]
 800dac2:	685b      	ldr	r3, [r3, #4]
 800dac4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800dac6:	687b      	ldr	r3, [r7, #4]
 800dac8:	69db      	ldr	r3, [r3, #28]
 800daca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800dacc:	68fb      	ldr	r3, [r7, #12]
 800dace:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800dad2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800dad4:	68fb      	ldr	r3, [r7, #12]
 800dad6:	f023 0303 	bic.w	r3, r3, #3
 800dada:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800dadc:	683b      	ldr	r3, [r7, #0]
 800dade:	681b      	ldr	r3, [r3, #0]
 800dae0:	68fa      	ldr	r2, [r7, #12]
 800dae2:	4313      	orrs	r3, r2
 800dae4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800dae6:	697b      	ldr	r3, [r7, #20]
 800dae8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800daec:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800daee:	683b      	ldr	r3, [r7, #0]
 800daf0:	689b      	ldr	r3, [r3, #8]
 800daf2:	021b      	lsls	r3, r3, #8
 800daf4:	697a      	ldr	r2, [r7, #20]
 800daf6:	4313      	orrs	r3, r2
 800daf8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800dafa:	687b      	ldr	r3, [r7, #4]
 800dafc:	4a21      	ldr	r2, [pc, #132]	; (800db84 <TIM_OC3_SetConfig+0xe0>)
 800dafe:	4293      	cmp	r3, r2
 800db00:	d003      	beq.n	800db0a <TIM_OC3_SetConfig+0x66>
 800db02:	687b      	ldr	r3, [r7, #4]
 800db04:	4a20      	ldr	r2, [pc, #128]	; (800db88 <TIM_OC3_SetConfig+0xe4>)
 800db06:	4293      	cmp	r3, r2
 800db08:	d10d      	bne.n	800db26 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800db0a:	697b      	ldr	r3, [r7, #20]
 800db0c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800db10:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800db12:	683b      	ldr	r3, [r7, #0]
 800db14:	68db      	ldr	r3, [r3, #12]
 800db16:	021b      	lsls	r3, r3, #8
 800db18:	697a      	ldr	r2, [r7, #20]
 800db1a:	4313      	orrs	r3, r2
 800db1c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800db1e:	697b      	ldr	r3, [r7, #20]
 800db20:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800db24:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800db26:	687b      	ldr	r3, [r7, #4]
 800db28:	4a16      	ldr	r2, [pc, #88]	; (800db84 <TIM_OC3_SetConfig+0xe0>)
 800db2a:	4293      	cmp	r3, r2
 800db2c:	d003      	beq.n	800db36 <TIM_OC3_SetConfig+0x92>
 800db2e:	687b      	ldr	r3, [r7, #4]
 800db30:	4a15      	ldr	r2, [pc, #84]	; (800db88 <TIM_OC3_SetConfig+0xe4>)
 800db32:	4293      	cmp	r3, r2
 800db34:	d113      	bne.n	800db5e <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800db36:	693b      	ldr	r3, [r7, #16]
 800db38:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800db3c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800db3e:	693b      	ldr	r3, [r7, #16]
 800db40:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800db44:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800db46:	683b      	ldr	r3, [r7, #0]
 800db48:	695b      	ldr	r3, [r3, #20]
 800db4a:	011b      	lsls	r3, r3, #4
 800db4c:	693a      	ldr	r2, [r7, #16]
 800db4e:	4313      	orrs	r3, r2
 800db50:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800db52:	683b      	ldr	r3, [r7, #0]
 800db54:	699b      	ldr	r3, [r3, #24]
 800db56:	011b      	lsls	r3, r3, #4
 800db58:	693a      	ldr	r2, [r7, #16]
 800db5a:	4313      	orrs	r3, r2
 800db5c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800db5e:	687b      	ldr	r3, [r7, #4]
 800db60:	693a      	ldr	r2, [r7, #16]
 800db62:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800db64:	687b      	ldr	r3, [r7, #4]
 800db66:	68fa      	ldr	r2, [r7, #12]
 800db68:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800db6a:	683b      	ldr	r3, [r7, #0]
 800db6c:	685a      	ldr	r2, [r3, #4]
 800db6e:	687b      	ldr	r3, [r7, #4]
 800db70:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800db72:	687b      	ldr	r3, [r7, #4]
 800db74:	697a      	ldr	r2, [r7, #20]
 800db76:	621a      	str	r2, [r3, #32]
}
 800db78:	bf00      	nop
 800db7a:	371c      	adds	r7, #28
 800db7c:	46bd      	mov	sp, r7
 800db7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800db82:	4770      	bx	lr
 800db84:	40010000 	.word	0x40010000
 800db88:	40010400 	.word	0x40010400

0800db8c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800db8c:	b480      	push	{r7}
 800db8e:	b087      	sub	sp, #28
 800db90:	af00      	add	r7, sp, #0
 800db92:	6078      	str	r0, [r7, #4]
 800db94:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800db96:	687b      	ldr	r3, [r7, #4]
 800db98:	6a1b      	ldr	r3, [r3, #32]
 800db9a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800db9e:	687b      	ldr	r3, [r7, #4]
 800dba0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800dba2:	687b      	ldr	r3, [r7, #4]
 800dba4:	6a1b      	ldr	r3, [r3, #32]
 800dba6:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800dba8:	687b      	ldr	r3, [r7, #4]
 800dbaa:	685b      	ldr	r3, [r3, #4]
 800dbac:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800dbae:	687b      	ldr	r3, [r7, #4]
 800dbb0:	69db      	ldr	r3, [r3, #28]
 800dbb2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800dbb4:	68fb      	ldr	r3, [r7, #12]
 800dbb6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800dbba:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800dbbc:	68fb      	ldr	r3, [r7, #12]
 800dbbe:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800dbc2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800dbc4:	683b      	ldr	r3, [r7, #0]
 800dbc6:	681b      	ldr	r3, [r3, #0]
 800dbc8:	021b      	lsls	r3, r3, #8
 800dbca:	68fa      	ldr	r2, [r7, #12]
 800dbcc:	4313      	orrs	r3, r2
 800dbce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800dbd0:	693b      	ldr	r3, [r7, #16]
 800dbd2:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800dbd6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800dbd8:	683b      	ldr	r3, [r7, #0]
 800dbda:	689b      	ldr	r3, [r3, #8]
 800dbdc:	031b      	lsls	r3, r3, #12
 800dbde:	693a      	ldr	r2, [r7, #16]
 800dbe0:	4313      	orrs	r3, r2
 800dbe2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800dbe4:	687b      	ldr	r3, [r7, #4]
 800dbe6:	4a12      	ldr	r2, [pc, #72]	; (800dc30 <TIM_OC4_SetConfig+0xa4>)
 800dbe8:	4293      	cmp	r3, r2
 800dbea:	d003      	beq.n	800dbf4 <TIM_OC4_SetConfig+0x68>
 800dbec:	687b      	ldr	r3, [r7, #4]
 800dbee:	4a11      	ldr	r2, [pc, #68]	; (800dc34 <TIM_OC4_SetConfig+0xa8>)
 800dbf0:	4293      	cmp	r3, r2
 800dbf2:	d109      	bne.n	800dc08 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800dbf4:	697b      	ldr	r3, [r7, #20]
 800dbf6:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800dbfa:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800dbfc:	683b      	ldr	r3, [r7, #0]
 800dbfe:	695b      	ldr	r3, [r3, #20]
 800dc00:	019b      	lsls	r3, r3, #6
 800dc02:	697a      	ldr	r2, [r7, #20]
 800dc04:	4313      	orrs	r3, r2
 800dc06:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800dc08:	687b      	ldr	r3, [r7, #4]
 800dc0a:	697a      	ldr	r2, [r7, #20]
 800dc0c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800dc0e:	687b      	ldr	r3, [r7, #4]
 800dc10:	68fa      	ldr	r2, [r7, #12]
 800dc12:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800dc14:	683b      	ldr	r3, [r7, #0]
 800dc16:	685a      	ldr	r2, [r3, #4]
 800dc18:	687b      	ldr	r3, [r7, #4]
 800dc1a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800dc1c:	687b      	ldr	r3, [r7, #4]
 800dc1e:	693a      	ldr	r2, [r7, #16]
 800dc20:	621a      	str	r2, [r3, #32]
}
 800dc22:	bf00      	nop
 800dc24:	371c      	adds	r7, #28
 800dc26:	46bd      	mov	sp, r7
 800dc28:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc2c:	4770      	bx	lr
 800dc2e:	bf00      	nop
 800dc30:	40010000 	.word	0x40010000
 800dc34:	40010400 	.word	0x40010400

0800dc38 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800dc38:	b480      	push	{r7}
 800dc3a:	b087      	sub	sp, #28
 800dc3c:	af00      	add	r7, sp, #0
 800dc3e:	60f8      	str	r0, [r7, #12]
 800dc40:	60b9      	str	r1, [r7, #8]
 800dc42:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800dc44:	68bb      	ldr	r3, [r7, #8]
 800dc46:	f003 031f 	and.w	r3, r3, #31
 800dc4a:	2201      	movs	r2, #1
 800dc4c:	fa02 f303 	lsl.w	r3, r2, r3
 800dc50:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800dc52:	68fb      	ldr	r3, [r7, #12]
 800dc54:	6a1a      	ldr	r2, [r3, #32]
 800dc56:	697b      	ldr	r3, [r7, #20]
 800dc58:	43db      	mvns	r3, r3
 800dc5a:	401a      	ands	r2, r3
 800dc5c:	68fb      	ldr	r3, [r7, #12]
 800dc5e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800dc60:	68fb      	ldr	r3, [r7, #12]
 800dc62:	6a1a      	ldr	r2, [r3, #32]
 800dc64:	68bb      	ldr	r3, [r7, #8]
 800dc66:	f003 031f 	and.w	r3, r3, #31
 800dc6a:	6879      	ldr	r1, [r7, #4]
 800dc6c:	fa01 f303 	lsl.w	r3, r1, r3
 800dc70:	431a      	orrs	r2, r3
 800dc72:	68fb      	ldr	r3, [r7, #12]
 800dc74:	621a      	str	r2, [r3, #32]
}
 800dc76:	bf00      	nop
 800dc78:	371c      	adds	r7, #28
 800dc7a:	46bd      	mov	sp, r7
 800dc7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc80:	4770      	bx	lr
	...

0800dc84 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800dc84:	b480      	push	{r7}
 800dc86:	b085      	sub	sp, #20
 800dc88:	af00      	add	r7, sp, #0
 800dc8a:	6078      	str	r0, [r7, #4]
 800dc8c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800dc8e:	687b      	ldr	r3, [r7, #4]
 800dc90:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800dc94:	2b01      	cmp	r3, #1
 800dc96:	d101      	bne.n	800dc9c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800dc98:	2302      	movs	r3, #2
 800dc9a:	e05a      	b.n	800dd52 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 800dc9c:	687b      	ldr	r3, [r7, #4]
 800dc9e:	2201      	movs	r2, #1
 800dca0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800dca4:	687b      	ldr	r3, [r7, #4]
 800dca6:	2202      	movs	r2, #2
 800dca8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800dcac:	687b      	ldr	r3, [r7, #4]
 800dcae:	681b      	ldr	r3, [r3, #0]
 800dcb0:	685b      	ldr	r3, [r3, #4]
 800dcb2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800dcb4:	687b      	ldr	r3, [r7, #4]
 800dcb6:	681b      	ldr	r3, [r3, #0]
 800dcb8:	689b      	ldr	r3, [r3, #8]
 800dcba:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800dcbc:	68fb      	ldr	r3, [r7, #12]
 800dcbe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800dcc2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800dcc4:	683b      	ldr	r3, [r7, #0]
 800dcc6:	681b      	ldr	r3, [r3, #0]
 800dcc8:	68fa      	ldr	r2, [r7, #12]
 800dcca:	4313      	orrs	r3, r2
 800dccc:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800dcce:	687b      	ldr	r3, [r7, #4]
 800dcd0:	681b      	ldr	r3, [r3, #0]
 800dcd2:	68fa      	ldr	r2, [r7, #12]
 800dcd4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800dcd6:	687b      	ldr	r3, [r7, #4]
 800dcd8:	681b      	ldr	r3, [r3, #0]
 800dcda:	4a21      	ldr	r2, [pc, #132]	; (800dd60 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 800dcdc:	4293      	cmp	r3, r2
 800dcde:	d022      	beq.n	800dd26 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800dce0:	687b      	ldr	r3, [r7, #4]
 800dce2:	681b      	ldr	r3, [r3, #0]
 800dce4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800dce8:	d01d      	beq.n	800dd26 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800dcea:	687b      	ldr	r3, [r7, #4]
 800dcec:	681b      	ldr	r3, [r3, #0]
 800dcee:	4a1d      	ldr	r2, [pc, #116]	; (800dd64 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800dcf0:	4293      	cmp	r3, r2
 800dcf2:	d018      	beq.n	800dd26 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800dcf4:	687b      	ldr	r3, [r7, #4]
 800dcf6:	681b      	ldr	r3, [r3, #0]
 800dcf8:	4a1b      	ldr	r2, [pc, #108]	; (800dd68 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800dcfa:	4293      	cmp	r3, r2
 800dcfc:	d013      	beq.n	800dd26 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800dcfe:	687b      	ldr	r3, [r7, #4]
 800dd00:	681b      	ldr	r3, [r3, #0]
 800dd02:	4a1a      	ldr	r2, [pc, #104]	; (800dd6c <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 800dd04:	4293      	cmp	r3, r2
 800dd06:	d00e      	beq.n	800dd26 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800dd08:	687b      	ldr	r3, [r7, #4]
 800dd0a:	681b      	ldr	r3, [r3, #0]
 800dd0c:	4a18      	ldr	r2, [pc, #96]	; (800dd70 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800dd0e:	4293      	cmp	r3, r2
 800dd10:	d009      	beq.n	800dd26 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800dd12:	687b      	ldr	r3, [r7, #4]
 800dd14:	681b      	ldr	r3, [r3, #0]
 800dd16:	4a17      	ldr	r2, [pc, #92]	; (800dd74 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800dd18:	4293      	cmp	r3, r2
 800dd1a:	d004      	beq.n	800dd26 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800dd1c:	687b      	ldr	r3, [r7, #4]
 800dd1e:	681b      	ldr	r3, [r3, #0]
 800dd20:	4a15      	ldr	r2, [pc, #84]	; (800dd78 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800dd22:	4293      	cmp	r3, r2
 800dd24:	d10c      	bne.n	800dd40 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800dd26:	68bb      	ldr	r3, [r7, #8]
 800dd28:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800dd2c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800dd2e:	683b      	ldr	r3, [r7, #0]
 800dd30:	685b      	ldr	r3, [r3, #4]
 800dd32:	68ba      	ldr	r2, [r7, #8]
 800dd34:	4313      	orrs	r3, r2
 800dd36:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800dd38:	687b      	ldr	r3, [r7, #4]
 800dd3a:	681b      	ldr	r3, [r3, #0]
 800dd3c:	68ba      	ldr	r2, [r7, #8]
 800dd3e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800dd40:	687b      	ldr	r3, [r7, #4]
 800dd42:	2201      	movs	r2, #1
 800dd44:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800dd48:	687b      	ldr	r3, [r7, #4]
 800dd4a:	2200      	movs	r2, #0
 800dd4c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800dd50:	2300      	movs	r3, #0
}
 800dd52:	4618      	mov	r0, r3
 800dd54:	3714      	adds	r7, #20
 800dd56:	46bd      	mov	sp, r7
 800dd58:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd5c:	4770      	bx	lr
 800dd5e:	bf00      	nop
 800dd60:	40010000 	.word	0x40010000
 800dd64:	40000400 	.word	0x40000400
 800dd68:	40000800 	.word	0x40000800
 800dd6c:	40000c00 	.word	0x40000c00
 800dd70:	40010400 	.word	0x40010400
 800dd74:	40014000 	.word	0x40014000
 800dd78:	40001800 	.word	0x40001800

0800dd7c <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800dd7c:	b480      	push	{r7}
 800dd7e:	b085      	sub	sp, #20
 800dd80:	af00      	add	r7, sp, #0
 800dd82:	6078      	str	r0, [r7, #4]
 800dd84:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800dd86:	2300      	movs	r3, #0
 800dd88:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800dd8a:	687b      	ldr	r3, [r7, #4]
 800dd8c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800dd90:	2b01      	cmp	r3, #1
 800dd92:	d101      	bne.n	800dd98 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800dd94:	2302      	movs	r3, #2
 800dd96:	e03d      	b.n	800de14 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 800dd98:	687b      	ldr	r3, [r7, #4]
 800dd9a:	2201      	movs	r2, #1
 800dd9c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800dda0:	68fb      	ldr	r3, [r7, #12]
 800dda2:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800dda6:	683b      	ldr	r3, [r7, #0]
 800dda8:	68db      	ldr	r3, [r3, #12]
 800ddaa:	4313      	orrs	r3, r2
 800ddac:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800ddae:	68fb      	ldr	r3, [r7, #12]
 800ddb0:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800ddb4:	683b      	ldr	r3, [r7, #0]
 800ddb6:	689b      	ldr	r3, [r3, #8]
 800ddb8:	4313      	orrs	r3, r2
 800ddba:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800ddbc:	68fb      	ldr	r3, [r7, #12]
 800ddbe:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800ddc2:	683b      	ldr	r3, [r7, #0]
 800ddc4:	685b      	ldr	r3, [r3, #4]
 800ddc6:	4313      	orrs	r3, r2
 800ddc8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800ddca:	68fb      	ldr	r3, [r7, #12]
 800ddcc:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800ddd0:	683b      	ldr	r3, [r7, #0]
 800ddd2:	681b      	ldr	r3, [r3, #0]
 800ddd4:	4313      	orrs	r3, r2
 800ddd6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800ddd8:	68fb      	ldr	r3, [r7, #12]
 800ddda:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800ddde:	683b      	ldr	r3, [r7, #0]
 800dde0:	691b      	ldr	r3, [r3, #16]
 800dde2:	4313      	orrs	r3, r2
 800dde4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800dde6:	68fb      	ldr	r3, [r7, #12]
 800dde8:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800ddec:	683b      	ldr	r3, [r7, #0]
 800ddee:	695b      	ldr	r3, [r3, #20]
 800ddf0:	4313      	orrs	r3, r2
 800ddf2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800ddf4:	68fb      	ldr	r3, [r7, #12]
 800ddf6:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800ddfa:	683b      	ldr	r3, [r7, #0]
 800ddfc:	69db      	ldr	r3, [r3, #28]
 800ddfe:	4313      	orrs	r3, r2
 800de00:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800de02:	687b      	ldr	r3, [r7, #4]
 800de04:	681b      	ldr	r3, [r3, #0]
 800de06:	68fa      	ldr	r2, [r7, #12]
 800de08:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 800de0a:	687b      	ldr	r3, [r7, #4]
 800de0c:	2200      	movs	r2, #0
 800de0e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800de12:	2300      	movs	r3, #0
}
 800de14:	4618      	mov	r0, r3
 800de16:	3714      	adds	r7, #20
 800de18:	46bd      	mov	sp, r7
 800de1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de1e:	4770      	bx	lr

0800de20 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800de20:	b480      	push	{r7}
 800de22:	b083      	sub	sp, #12
 800de24:	af00      	add	r7, sp, #0
 800de26:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800de28:	bf00      	nop
 800de2a:	370c      	adds	r7, #12
 800de2c:	46bd      	mov	sp, r7
 800de2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de32:	4770      	bx	lr

0800de34 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800de34:	b480      	push	{r7}
 800de36:	b083      	sub	sp, #12
 800de38:	af00      	add	r7, sp, #0
 800de3a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800de3c:	bf00      	nop
 800de3e:	370c      	adds	r7, #12
 800de40:	46bd      	mov	sp, r7
 800de42:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de46:	4770      	bx	lr

0800de48 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800de48:	b580      	push	{r7, lr}
 800de4a:	b082      	sub	sp, #8
 800de4c:	af00      	add	r7, sp, #0
 800de4e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800de50:	687b      	ldr	r3, [r7, #4]
 800de52:	2b00      	cmp	r3, #0
 800de54:	d101      	bne.n	800de5a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800de56:	2301      	movs	r3, #1
 800de58:	e03f      	b.n	800deda <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800de5a:	687b      	ldr	r3, [r7, #4]
 800de5c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800de60:	b2db      	uxtb	r3, r3
 800de62:	2b00      	cmp	r3, #0
 800de64:	d106      	bne.n	800de74 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800de66:	687b      	ldr	r3, [r7, #4]
 800de68:	2200      	movs	r2, #0
 800de6a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800de6e:	6878      	ldr	r0, [r7, #4]
 800de70:	f7fc f8c8 	bl	800a004 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800de74:	687b      	ldr	r3, [r7, #4]
 800de76:	2224      	movs	r2, #36	; 0x24
 800de78:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800de7c:	687b      	ldr	r3, [r7, #4]
 800de7e:	681b      	ldr	r3, [r3, #0]
 800de80:	68da      	ldr	r2, [r3, #12]
 800de82:	687b      	ldr	r3, [r7, #4]
 800de84:	681b      	ldr	r3, [r3, #0]
 800de86:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800de8a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800de8c:	6878      	ldr	r0, [r7, #4]
 800de8e:	f000 fb15 	bl	800e4bc <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800de92:	687b      	ldr	r3, [r7, #4]
 800de94:	681b      	ldr	r3, [r3, #0]
 800de96:	691a      	ldr	r2, [r3, #16]
 800de98:	687b      	ldr	r3, [r7, #4]
 800de9a:	681b      	ldr	r3, [r3, #0]
 800de9c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800dea0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800dea2:	687b      	ldr	r3, [r7, #4]
 800dea4:	681b      	ldr	r3, [r3, #0]
 800dea6:	695a      	ldr	r2, [r3, #20]
 800dea8:	687b      	ldr	r3, [r7, #4]
 800deaa:	681b      	ldr	r3, [r3, #0]
 800deac:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800deb0:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800deb2:	687b      	ldr	r3, [r7, #4]
 800deb4:	681b      	ldr	r3, [r3, #0]
 800deb6:	68da      	ldr	r2, [r3, #12]
 800deb8:	687b      	ldr	r3, [r7, #4]
 800deba:	681b      	ldr	r3, [r3, #0]
 800debc:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800dec0:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800dec2:	687b      	ldr	r3, [r7, #4]
 800dec4:	2200      	movs	r2, #0
 800dec6:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 800dec8:	687b      	ldr	r3, [r7, #4]
 800deca:	2220      	movs	r2, #32
 800decc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 800ded0:	687b      	ldr	r3, [r7, #4]
 800ded2:	2220      	movs	r2, #32
 800ded4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800ded8:	2300      	movs	r3, #0
}
 800deda:	4618      	mov	r0, r3
 800dedc:	3708      	adds	r7, #8
 800dede:	46bd      	mov	sp, r7
 800dee0:	bd80      	pop	{r7, pc}

0800dee2 <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800dee2:	b580      	push	{r7, lr}
 800dee4:	b084      	sub	sp, #16
 800dee6:	af00      	add	r7, sp, #0
 800dee8:	60f8      	str	r0, [r7, #12]
 800deea:	60b9      	str	r1, [r7, #8]
 800deec:	4613      	mov	r3, r2
 800deee:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800def0:	68fb      	ldr	r3, [r7, #12]
 800def2:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800def6:	b2db      	uxtb	r3, r3
 800def8:	2b20      	cmp	r3, #32
 800defa:	d11d      	bne.n	800df38 <HAL_UART_Receive_DMA+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 800defc:	68bb      	ldr	r3, [r7, #8]
 800defe:	2b00      	cmp	r3, #0
 800df00:	d002      	beq.n	800df08 <HAL_UART_Receive_DMA+0x26>
 800df02:	88fb      	ldrh	r3, [r7, #6]
 800df04:	2b00      	cmp	r3, #0
 800df06:	d101      	bne.n	800df0c <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 800df08:	2301      	movs	r3, #1
 800df0a:	e016      	b.n	800df3a <HAL_UART_Receive_DMA+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800df0c:	68fb      	ldr	r3, [r7, #12]
 800df0e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800df12:	2b01      	cmp	r3, #1
 800df14:	d101      	bne.n	800df1a <HAL_UART_Receive_DMA+0x38>
 800df16:	2302      	movs	r3, #2
 800df18:	e00f      	b.n	800df3a <HAL_UART_Receive_DMA+0x58>
 800df1a:	68fb      	ldr	r3, [r7, #12]
 800df1c:	2201      	movs	r2, #1
 800df1e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800df22:	68fb      	ldr	r3, [r7, #12]
 800df24:	2200      	movs	r2, #0
 800df26:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_DMA(huart, pData, Size));
 800df28:	88fb      	ldrh	r3, [r7, #6]
 800df2a:	461a      	mov	r2, r3
 800df2c:	68b9      	ldr	r1, [r7, #8]
 800df2e:	68f8      	ldr	r0, [r7, #12]
 800df30:	f000 f99e 	bl	800e270 <UART_Start_Receive_DMA>
 800df34:	4603      	mov	r3, r0
 800df36:	e000      	b.n	800df3a <HAL_UART_Receive_DMA+0x58>
  }
  else
  {
    return HAL_BUSY;
 800df38:	2302      	movs	r3, #2
  }
}
 800df3a:	4618      	mov	r0, r3
 800df3c:	3710      	adds	r7, #16
 800df3e:	46bd      	mov	sp, r7
 800df40:	bd80      	pop	{r7, pc}

0800df42 <HAL_UART_DMAStop>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DMAStop(UART_HandleTypeDef *huart)
{
 800df42:	b580      	push	{r7, lr}
 800df44:	b090      	sub	sp, #64	; 0x40
 800df46:	af00      	add	r7, sp, #0
 800df48:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 800df4a:	2300      	movs	r3, #0
 800df4c:	63fb      	str	r3, [r7, #60]	; 0x3c
     when calling HAL_DMA_Abort() API the DMA TX/RX Transfer complete interrupt is generated
     and the correspond call back is executed HAL_UART_TxCpltCallback() / HAL_UART_RxCpltCallback()
     */

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 800df4e:	687b      	ldr	r3, [r7, #4]
 800df50:	681b      	ldr	r3, [r3, #0]
 800df52:	695b      	ldr	r3, [r3, #20]
 800df54:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800df58:	2b80      	cmp	r3, #128	; 0x80
 800df5a:	bf0c      	ite	eq
 800df5c:	2301      	moveq	r3, #1
 800df5e:	2300      	movne	r3, #0
 800df60:	b2db      	uxtb	r3, r3
 800df62:	63fb      	str	r3, [r7, #60]	; 0x3c
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 800df64:	687b      	ldr	r3, [r7, #4]
 800df66:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800df6a:	b2db      	uxtb	r3, r3
 800df6c:	2b21      	cmp	r3, #33	; 0x21
 800df6e:	d128      	bne.n	800dfc2 <HAL_UART_DMAStop+0x80>
 800df70:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800df72:	2b00      	cmp	r3, #0
 800df74:	d025      	beq.n	800dfc2 <HAL_UART_DMAStop+0x80>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800df76:	687b      	ldr	r3, [r7, #4]
 800df78:	681b      	ldr	r3, [r3, #0]
 800df7a:	3314      	adds	r3, #20
 800df7c:	627b      	str	r3, [r7, #36]	; 0x24
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800df7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800df80:	e853 3f00 	ldrex	r3, [r3]
 800df84:	623b      	str	r3, [r7, #32]
   return(result);
 800df86:	6a3b      	ldr	r3, [r7, #32]
 800df88:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800df8c:	63bb      	str	r3, [r7, #56]	; 0x38
 800df8e:	687b      	ldr	r3, [r7, #4]
 800df90:	681b      	ldr	r3, [r3, #0]
 800df92:	3314      	adds	r3, #20
 800df94:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800df96:	633a      	str	r2, [r7, #48]	; 0x30
 800df98:	62fb      	str	r3, [r7, #44]	; 0x2c
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800df9a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800df9c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800df9e:	e841 2300 	strex	r3, r2, [r1]
 800dfa2:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800dfa4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800dfa6:	2b00      	cmp	r3, #0
 800dfa8:	d1e5      	bne.n	800df76 <HAL_UART_DMAStop+0x34>

    /* Abort the UART DMA Tx stream */
    if (huart->hdmatx != NULL)
 800dfaa:	687b      	ldr	r3, [r7, #4]
 800dfac:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800dfae:	2b00      	cmp	r3, #0
 800dfb0:	d004      	beq.n	800dfbc <HAL_UART_DMAStop+0x7a>
    {
      HAL_DMA_Abort(huart->hdmatx);
 800dfb2:	687b      	ldr	r3, [r7, #4]
 800dfb4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800dfb6:	4618      	mov	r0, r3
 800dfb8:	f7fd fae2 	bl	800b580 <HAL_DMA_Abort>
    }
    UART_EndTxTransfer(huart);
 800dfbc:	6878      	ldr	r0, [r7, #4]
 800dfbe:	f000 f9f1 	bl	800e3a4 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800dfc2:	687b      	ldr	r3, [r7, #4]
 800dfc4:	681b      	ldr	r3, [r3, #0]
 800dfc6:	695b      	ldr	r3, [r3, #20]
 800dfc8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800dfcc:	2b40      	cmp	r3, #64	; 0x40
 800dfce:	bf0c      	ite	eq
 800dfd0:	2301      	moveq	r3, #1
 800dfd2:	2300      	movne	r3, #0
 800dfd4:	b2db      	uxtb	r3, r3
 800dfd6:	63fb      	str	r3, [r7, #60]	; 0x3c
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 800dfd8:	687b      	ldr	r3, [r7, #4]
 800dfda:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800dfde:	b2db      	uxtb	r3, r3
 800dfe0:	2b22      	cmp	r3, #34	; 0x22
 800dfe2:	d128      	bne.n	800e036 <HAL_UART_DMAStop+0xf4>
 800dfe4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800dfe6:	2b00      	cmp	r3, #0
 800dfe8:	d025      	beq.n	800e036 <HAL_UART_DMAStop+0xf4>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800dfea:	687b      	ldr	r3, [r7, #4]
 800dfec:	681b      	ldr	r3, [r3, #0]
 800dfee:	3314      	adds	r3, #20
 800dff0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dff2:	693b      	ldr	r3, [r7, #16]
 800dff4:	e853 3f00 	ldrex	r3, [r3]
 800dff8:	60fb      	str	r3, [r7, #12]
   return(result);
 800dffa:	68fb      	ldr	r3, [r7, #12]
 800dffc:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800e000:	637b      	str	r3, [r7, #52]	; 0x34
 800e002:	687b      	ldr	r3, [r7, #4]
 800e004:	681b      	ldr	r3, [r3, #0]
 800e006:	3314      	adds	r3, #20
 800e008:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800e00a:	61fa      	str	r2, [r7, #28]
 800e00c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e00e:	69b9      	ldr	r1, [r7, #24]
 800e010:	69fa      	ldr	r2, [r7, #28]
 800e012:	e841 2300 	strex	r3, r2, [r1]
 800e016:	617b      	str	r3, [r7, #20]
   return(result);
 800e018:	697b      	ldr	r3, [r7, #20]
 800e01a:	2b00      	cmp	r3, #0
 800e01c:	d1e5      	bne.n	800dfea <HAL_UART_DMAStop+0xa8>

    /* Abort the UART DMA Rx stream */
    if (huart->hdmarx != NULL)
 800e01e:	687b      	ldr	r3, [r7, #4]
 800e020:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e022:	2b00      	cmp	r3, #0
 800e024:	d004      	beq.n	800e030 <HAL_UART_DMAStop+0xee>
    {
      HAL_DMA_Abort(huart->hdmarx);
 800e026:	687b      	ldr	r3, [r7, #4]
 800e028:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e02a:	4618      	mov	r0, r3
 800e02c:	f7fd faa8 	bl	800b580 <HAL_DMA_Abort>
    }
    UART_EndRxTransfer(huart);
 800e030:	6878      	ldr	r0, [r7, #4]
 800e032:	f000 f9df 	bl	800e3f4 <UART_EndRxTransfer>
  }

  return HAL_OK;
 800e036:	2300      	movs	r3, #0
}
 800e038:	4618      	mov	r0, r3
 800e03a:	3740      	adds	r7, #64	; 0x40
 800e03c:	46bd      	mov	sp, r7
 800e03e:	bd80      	pop	{r7, pc}

0800e040 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800e040:	b480      	push	{r7}
 800e042:	b083      	sub	sp, #12
 800e044:	af00      	add	r7, sp, #0
 800e046:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 800e048:	bf00      	nop
 800e04a:	370c      	adds	r7, #12
 800e04c:	46bd      	mov	sp, r7
 800e04e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e052:	4770      	bx	lr

0800e054 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800e054:	b480      	push	{r7}
 800e056:	b083      	sub	sp, #12
 800e058:	af00      	add	r7, sp, #0
 800e05a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800e05c:	bf00      	nop
 800e05e:	370c      	adds	r7, #12
 800e060:	46bd      	mov	sp, r7
 800e062:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e066:	4770      	bx	lr

0800e068 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800e068:	b480      	push	{r7}
 800e06a:	b083      	sub	sp, #12
 800e06c:	af00      	add	r7, sp, #0
 800e06e:	6078      	str	r0, [r7, #4]
 800e070:	460b      	mov	r3, r1
 800e072:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800e074:	bf00      	nop
 800e076:	370c      	adds	r7, #12
 800e078:	46bd      	mov	sp, r7
 800e07a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e07e:	4770      	bx	lr

0800e080 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800e080:	b580      	push	{r7, lr}
 800e082:	b09c      	sub	sp, #112	; 0x70
 800e084:	af00      	add	r7, sp, #0
 800e086:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800e088:	687b      	ldr	r3, [r7, #4]
 800e08a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e08c:	66fb      	str	r3, [r7, #108]	; 0x6c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 800e08e:	687b      	ldr	r3, [r7, #4]
 800e090:	681b      	ldr	r3, [r3, #0]
 800e092:	681b      	ldr	r3, [r3, #0]
 800e094:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800e098:	2b00      	cmp	r3, #0
 800e09a:	d172      	bne.n	800e182 <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 800e09c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800e09e:	2200      	movs	r2, #0
 800e0a0:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800e0a2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800e0a4:	681b      	ldr	r3, [r3, #0]
 800e0a6:	330c      	adds	r3, #12
 800e0a8:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e0aa:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800e0ac:	e853 3f00 	ldrex	r3, [r3]
 800e0b0:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800e0b2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800e0b4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800e0b8:	66bb      	str	r3, [r7, #104]	; 0x68
 800e0ba:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800e0bc:	681b      	ldr	r3, [r3, #0]
 800e0be:	330c      	adds	r3, #12
 800e0c0:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800e0c2:	65ba      	str	r2, [r7, #88]	; 0x58
 800e0c4:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e0c6:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800e0c8:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800e0ca:	e841 2300 	strex	r3, r2, [r1]
 800e0ce:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800e0d0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800e0d2:	2b00      	cmp	r3, #0
 800e0d4:	d1e5      	bne.n	800e0a2 <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800e0d6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800e0d8:	681b      	ldr	r3, [r3, #0]
 800e0da:	3314      	adds	r3, #20
 800e0dc:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e0de:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e0e0:	e853 3f00 	ldrex	r3, [r3]
 800e0e4:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800e0e6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800e0e8:	f023 0301 	bic.w	r3, r3, #1
 800e0ec:	667b      	str	r3, [r7, #100]	; 0x64
 800e0ee:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800e0f0:	681b      	ldr	r3, [r3, #0]
 800e0f2:	3314      	adds	r3, #20
 800e0f4:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800e0f6:	647a      	str	r2, [r7, #68]	; 0x44
 800e0f8:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e0fa:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800e0fc:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800e0fe:	e841 2300 	strex	r3, r2, [r1]
 800e102:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800e104:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800e106:	2b00      	cmp	r3, #0
 800e108:	d1e5      	bne.n	800e0d6 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800e10a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800e10c:	681b      	ldr	r3, [r3, #0]
 800e10e:	3314      	adds	r3, #20
 800e110:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e112:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e114:	e853 3f00 	ldrex	r3, [r3]
 800e118:	623b      	str	r3, [r7, #32]
   return(result);
 800e11a:	6a3b      	ldr	r3, [r7, #32]
 800e11c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800e120:	663b      	str	r3, [r7, #96]	; 0x60
 800e122:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800e124:	681b      	ldr	r3, [r3, #0]
 800e126:	3314      	adds	r3, #20
 800e128:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800e12a:	633a      	str	r2, [r7, #48]	; 0x30
 800e12c:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e12e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800e130:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800e132:	e841 2300 	strex	r3, r2, [r1]
 800e136:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800e138:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e13a:	2b00      	cmp	r3, #0
 800e13c:	d1e5      	bne.n	800e10a <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800e13e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800e140:	2220      	movs	r2, #32
 800e142:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800e146:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800e148:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e14a:	2b01      	cmp	r3, #1
 800e14c:	d119      	bne.n	800e182 <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800e14e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800e150:	681b      	ldr	r3, [r3, #0]
 800e152:	330c      	adds	r3, #12
 800e154:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e156:	693b      	ldr	r3, [r7, #16]
 800e158:	e853 3f00 	ldrex	r3, [r3]
 800e15c:	60fb      	str	r3, [r7, #12]
   return(result);
 800e15e:	68fb      	ldr	r3, [r7, #12]
 800e160:	f023 0310 	bic.w	r3, r3, #16
 800e164:	65fb      	str	r3, [r7, #92]	; 0x5c
 800e166:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800e168:	681b      	ldr	r3, [r3, #0]
 800e16a:	330c      	adds	r3, #12
 800e16c:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800e16e:	61fa      	str	r2, [r7, #28]
 800e170:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e172:	69b9      	ldr	r1, [r7, #24]
 800e174:	69fa      	ldr	r2, [r7, #28]
 800e176:	e841 2300 	strex	r3, r2, [r1]
 800e17a:	617b      	str	r3, [r7, #20]
   return(result);
 800e17c:	697b      	ldr	r3, [r7, #20]
 800e17e:	2b00      	cmp	r3, #0
 800e180:	d1e5      	bne.n	800e14e <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800e182:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800e184:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e186:	2b01      	cmp	r3, #1
 800e188:	d106      	bne.n	800e198 <UART_DMAReceiveCplt+0x118>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800e18a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800e18c:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800e18e:	4619      	mov	r1, r3
 800e190:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 800e192:	f7ff ff69 	bl	800e068 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800e196:	e002      	b.n	800e19e <UART_DMAReceiveCplt+0x11e>
    HAL_UART_RxCpltCallback(huart);
 800e198:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 800e19a:	f7fb f8c1 	bl	8009320 <HAL_UART_RxCpltCallback>
}
 800e19e:	bf00      	nop
 800e1a0:	3770      	adds	r7, #112	; 0x70
 800e1a2:	46bd      	mov	sp, r7
 800e1a4:	bd80      	pop	{r7, pc}

0800e1a6 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800e1a6:	b580      	push	{r7, lr}
 800e1a8:	b084      	sub	sp, #16
 800e1aa:	af00      	add	r7, sp, #0
 800e1ac:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800e1ae:	687b      	ldr	r3, [r7, #4]
 800e1b0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e1b2:	60fb      	str	r3, [r7, #12]

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800e1b4:	68fb      	ldr	r3, [r7, #12]
 800e1b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e1b8:	2b01      	cmp	r3, #1
 800e1ba:	d108      	bne.n	800e1ce <UART_DMARxHalfCplt+0x28>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 800e1bc:	68fb      	ldr	r3, [r7, #12]
 800e1be:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800e1c0:	085b      	lsrs	r3, r3, #1
 800e1c2:	b29b      	uxth	r3, r3
 800e1c4:	4619      	mov	r1, r3
 800e1c6:	68f8      	ldr	r0, [r7, #12]
 800e1c8:	f7ff ff4e 	bl	800e068 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800e1cc:	e002      	b.n	800e1d4 <UART_DMARxHalfCplt+0x2e>
    HAL_UART_RxHalfCpltCallback(huart);
 800e1ce:	68f8      	ldr	r0, [r7, #12]
 800e1d0:	f7ff ff36 	bl	800e040 <HAL_UART_RxHalfCpltCallback>
}
 800e1d4:	bf00      	nop
 800e1d6:	3710      	adds	r7, #16
 800e1d8:	46bd      	mov	sp, r7
 800e1da:	bd80      	pop	{r7, pc}

0800e1dc <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800e1dc:	b580      	push	{r7, lr}
 800e1de:	b084      	sub	sp, #16
 800e1e0:	af00      	add	r7, sp, #0
 800e1e2:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 800e1e4:	2300      	movs	r3, #0
 800e1e6:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800e1e8:	687b      	ldr	r3, [r7, #4]
 800e1ea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e1ec:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 800e1ee:	68bb      	ldr	r3, [r7, #8]
 800e1f0:	681b      	ldr	r3, [r3, #0]
 800e1f2:	695b      	ldr	r3, [r3, #20]
 800e1f4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800e1f8:	2b80      	cmp	r3, #128	; 0x80
 800e1fa:	bf0c      	ite	eq
 800e1fc:	2301      	moveq	r3, #1
 800e1fe:	2300      	movne	r3, #0
 800e200:	b2db      	uxtb	r3, r3
 800e202:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 800e204:	68bb      	ldr	r3, [r7, #8]
 800e206:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800e20a:	b2db      	uxtb	r3, r3
 800e20c:	2b21      	cmp	r3, #33	; 0x21
 800e20e:	d108      	bne.n	800e222 <UART_DMAError+0x46>
 800e210:	68fb      	ldr	r3, [r7, #12]
 800e212:	2b00      	cmp	r3, #0
 800e214:	d005      	beq.n	800e222 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 800e216:	68bb      	ldr	r3, [r7, #8]
 800e218:	2200      	movs	r2, #0
 800e21a:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 800e21c:	68b8      	ldr	r0, [r7, #8]
 800e21e:	f000 f8c1 	bl	800e3a4 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800e222:	68bb      	ldr	r3, [r7, #8]
 800e224:	681b      	ldr	r3, [r3, #0]
 800e226:	695b      	ldr	r3, [r3, #20]
 800e228:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800e22c:	2b40      	cmp	r3, #64	; 0x40
 800e22e:	bf0c      	ite	eq
 800e230:	2301      	moveq	r3, #1
 800e232:	2300      	movne	r3, #0
 800e234:	b2db      	uxtb	r3, r3
 800e236:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 800e238:	68bb      	ldr	r3, [r7, #8]
 800e23a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800e23e:	b2db      	uxtb	r3, r3
 800e240:	2b22      	cmp	r3, #34	; 0x22
 800e242:	d108      	bne.n	800e256 <UART_DMAError+0x7a>
 800e244:	68fb      	ldr	r3, [r7, #12]
 800e246:	2b00      	cmp	r3, #0
 800e248:	d005      	beq.n	800e256 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 800e24a:	68bb      	ldr	r3, [r7, #8]
 800e24c:	2200      	movs	r2, #0
 800e24e:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 800e250:	68b8      	ldr	r0, [r7, #8]
 800e252:	f000 f8cf 	bl	800e3f4 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800e256:	68bb      	ldr	r3, [r7, #8]
 800e258:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e25a:	f043 0210 	orr.w	r2, r3, #16
 800e25e:	68bb      	ldr	r3, [r7, #8]
 800e260:	641a      	str	r2, [r3, #64]	; 0x40
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800e262:	68b8      	ldr	r0, [r7, #8]
 800e264:	f7ff fef6 	bl	800e054 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800e268:	bf00      	nop
 800e26a:	3710      	adds	r7, #16
 800e26c:	46bd      	mov	sp, r7
 800e26e:	bd80      	pop	{r7, pc}

0800e270 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800e270:	b580      	push	{r7, lr}
 800e272:	b098      	sub	sp, #96	; 0x60
 800e274:	af00      	add	r7, sp, #0
 800e276:	60f8      	str	r0, [r7, #12]
 800e278:	60b9      	str	r1, [r7, #8]
 800e27a:	4613      	mov	r3, r2
 800e27c:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 800e27e:	68ba      	ldr	r2, [r7, #8]
 800e280:	68fb      	ldr	r3, [r7, #12]
 800e282:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 800e284:	68fb      	ldr	r3, [r7, #12]
 800e286:	88fa      	ldrh	r2, [r7, #6]
 800e288:	859a      	strh	r2, [r3, #44]	; 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800e28a:	68fb      	ldr	r3, [r7, #12]
 800e28c:	2200      	movs	r2, #0
 800e28e:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800e290:	68fb      	ldr	r3, [r7, #12]
 800e292:	2222      	movs	r2, #34	; 0x22
 800e294:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800e298:	68fb      	ldr	r3, [r7, #12]
 800e29a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e29c:	4a3e      	ldr	r2, [pc, #248]	; (800e398 <UART_Start_Receive_DMA+0x128>)
 800e29e:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800e2a0:	68fb      	ldr	r3, [r7, #12]
 800e2a2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e2a4:	4a3d      	ldr	r2, [pc, #244]	; (800e39c <UART_Start_Receive_DMA+0x12c>)
 800e2a6:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 800e2a8:	68fb      	ldr	r3, [r7, #12]
 800e2aa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e2ac:	4a3c      	ldr	r2, [pc, #240]	; (800e3a0 <UART_Start_Receive_DMA+0x130>)
 800e2ae:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 800e2b0:	68fb      	ldr	r3, [r7, #12]
 800e2b2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e2b4:	2200      	movs	r2, #0
 800e2b6:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 800e2b8:	f107 0308 	add.w	r3, r7, #8
 800e2bc:	65fb      	str	r3, [r7, #92]	; 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 800e2be:	68fb      	ldr	r3, [r7, #12]
 800e2c0:	6b98      	ldr	r0, [r3, #56]	; 0x38
 800e2c2:	68fb      	ldr	r3, [r7, #12]
 800e2c4:	681b      	ldr	r3, [r3, #0]
 800e2c6:	3304      	adds	r3, #4
 800e2c8:	4619      	mov	r1, r3
 800e2ca:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800e2cc:	681a      	ldr	r2, [r3, #0]
 800e2ce:	88fb      	ldrh	r3, [r7, #6]
 800e2d0:	f7fd f8fe 	bl	800b4d0 <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 800e2d4:	2300      	movs	r3, #0
 800e2d6:	613b      	str	r3, [r7, #16]
 800e2d8:	68fb      	ldr	r3, [r7, #12]
 800e2da:	681b      	ldr	r3, [r3, #0]
 800e2dc:	681b      	ldr	r3, [r3, #0]
 800e2de:	613b      	str	r3, [r7, #16]
 800e2e0:	68fb      	ldr	r3, [r7, #12]
 800e2e2:	681b      	ldr	r3, [r3, #0]
 800e2e4:	685b      	ldr	r3, [r3, #4]
 800e2e6:	613b      	str	r3, [r7, #16]
 800e2e8:	693b      	ldr	r3, [r7, #16]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800e2ea:	68fb      	ldr	r3, [r7, #12]
 800e2ec:	2200      	movs	r2, #0
 800e2ee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the UART Parity Error Interrupt */
  ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800e2f2:	68fb      	ldr	r3, [r7, #12]
 800e2f4:	681b      	ldr	r3, [r3, #0]
 800e2f6:	330c      	adds	r3, #12
 800e2f8:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e2fa:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800e2fc:	e853 3f00 	ldrex	r3, [r3]
 800e300:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800e302:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800e304:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800e308:	65bb      	str	r3, [r7, #88]	; 0x58
 800e30a:	68fb      	ldr	r3, [r7, #12]
 800e30c:	681b      	ldr	r3, [r3, #0]
 800e30e:	330c      	adds	r3, #12
 800e310:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800e312:	64fa      	str	r2, [r7, #76]	; 0x4c
 800e314:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e316:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 800e318:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800e31a:	e841 2300 	strex	r3, r2, [r1]
 800e31e:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 800e320:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800e322:	2b00      	cmp	r3, #0
 800e324:	d1e5      	bne.n	800e2f2 <UART_Start_Receive_DMA+0x82>

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800e326:	68fb      	ldr	r3, [r7, #12]
 800e328:	681b      	ldr	r3, [r3, #0]
 800e32a:	3314      	adds	r3, #20
 800e32c:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e32e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e330:	e853 3f00 	ldrex	r3, [r3]
 800e334:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800e336:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e338:	f043 0301 	orr.w	r3, r3, #1
 800e33c:	657b      	str	r3, [r7, #84]	; 0x54
 800e33e:	68fb      	ldr	r3, [r7, #12]
 800e340:	681b      	ldr	r3, [r3, #0]
 800e342:	3314      	adds	r3, #20
 800e344:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800e346:	63ba      	str	r2, [r7, #56]	; 0x38
 800e348:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e34a:	6b79      	ldr	r1, [r7, #52]	; 0x34
 800e34c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800e34e:	e841 2300 	strex	r3, r2, [r1]
 800e352:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800e354:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e356:	2b00      	cmp	r3, #0
 800e358:	d1e5      	bne.n	800e326 <UART_Start_Receive_DMA+0xb6>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800e35a:	68fb      	ldr	r3, [r7, #12]
 800e35c:	681b      	ldr	r3, [r3, #0]
 800e35e:	3314      	adds	r3, #20
 800e360:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e362:	69bb      	ldr	r3, [r7, #24]
 800e364:	e853 3f00 	ldrex	r3, [r3]
 800e368:	617b      	str	r3, [r7, #20]
   return(result);
 800e36a:	697b      	ldr	r3, [r7, #20]
 800e36c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800e370:	653b      	str	r3, [r7, #80]	; 0x50
 800e372:	68fb      	ldr	r3, [r7, #12]
 800e374:	681b      	ldr	r3, [r3, #0]
 800e376:	3314      	adds	r3, #20
 800e378:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800e37a:	627a      	str	r2, [r7, #36]	; 0x24
 800e37c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e37e:	6a39      	ldr	r1, [r7, #32]
 800e380:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800e382:	e841 2300 	strex	r3, r2, [r1]
 800e386:	61fb      	str	r3, [r7, #28]
   return(result);
 800e388:	69fb      	ldr	r3, [r7, #28]
 800e38a:	2b00      	cmp	r3, #0
 800e38c:	d1e5      	bne.n	800e35a <UART_Start_Receive_DMA+0xea>

  return HAL_OK;
 800e38e:	2300      	movs	r3, #0
}
 800e390:	4618      	mov	r0, r3
 800e392:	3760      	adds	r7, #96	; 0x60
 800e394:	46bd      	mov	sp, r7
 800e396:	bd80      	pop	{r7, pc}
 800e398:	0800e081 	.word	0x0800e081
 800e39c:	0800e1a7 	.word	0x0800e1a7
 800e3a0:	0800e1dd 	.word	0x0800e1dd

0800e3a4 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800e3a4:	b480      	push	{r7}
 800e3a6:	b089      	sub	sp, #36	; 0x24
 800e3a8:	af00      	add	r7, sp, #0
 800e3aa:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 800e3ac:	687b      	ldr	r3, [r7, #4]
 800e3ae:	681b      	ldr	r3, [r3, #0]
 800e3b0:	330c      	adds	r3, #12
 800e3b2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e3b4:	68fb      	ldr	r3, [r7, #12]
 800e3b6:	e853 3f00 	ldrex	r3, [r3]
 800e3ba:	60bb      	str	r3, [r7, #8]
   return(result);
 800e3bc:	68bb      	ldr	r3, [r7, #8]
 800e3be:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 800e3c2:	61fb      	str	r3, [r7, #28]
 800e3c4:	687b      	ldr	r3, [r7, #4]
 800e3c6:	681b      	ldr	r3, [r3, #0]
 800e3c8:	330c      	adds	r3, #12
 800e3ca:	69fa      	ldr	r2, [r7, #28]
 800e3cc:	61ba      	str	r2, [r7, #24]
 800e3ce:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e3d0:	6979      	ldr	r1, [r7, #20]
 800e3d2:	69ba      	ldr	r2, [r7, #24]
 800e3d4:	e841 2300 	strex	r3, r2, [r1]
 800e3d8:	613b      	str	r3, [r7, #16]
   return(result);
 800e3da:	693b      	ldr	r3, [r7, #16]
 800e3dc:	2b00      	cmp	r3, #0
 800e3de:	d1e5      	bne.n	800e3ac <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800e3e0:	687b      	ldr	r3, [r7, #4]
 800e3e2:	2220      	movs	r2, #32
 800e3e4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
}
 800e3e8:	bf00      	nop
 800e3ea:	3724      	adds	r7, #36	; 0x24
 800e3ec:	46bd      	mov	sp, r7
 800e3ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e3f2:	4770      	bx	lr

0800e3f4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800e3f4:	b480      	push	{r7}
 800e3f6:	b095      	sub	sp, #84	; 0x54
 800e3f8:	af00      	add	r7, sp, #0
 800e3fa:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800e3fc:	687b      	ldr	r3, [r7, #4]
 800e3fe:	681b      	ldr	r3, [r3, #0]
 800e400:	330c      	adds	r3, #12
 800e402:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e404:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800e406:	e853 3f00 	ldrex	r3, [r3]
 800e40a:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800e40c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e40e:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800e412:	64fb      	str	r3, [r7, #76]	; 0x4c
 800e414:	687b      	ldr	r3, [r7, #4]
 800e416:	681b      	ldr	r3, [r3, #0]
 800e418:	330c      	adds	r3, #12
 800e41a:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800e41c:	643a      	str	r2, [r7, #64]	; 0x40
 800e41e:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e420:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800e422:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800e424:	e841 2300 	strex	r3, r2, [r1]
 800e428:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800e42a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e42c:	2b00      	cmp	r3, #0
 800e42e:	d1e5      	bne.n	800e3fc <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800e430:	687b      	ldr	r3, [r7, #4]
 800e432:	681b      	ldr	r3, [r3, #0]
 800e434:	3314      	adds	r3, #20
 800e436:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e438:	6a3b      	ldr	r3, [r7, #32]
 800e43a:	e853 3f00 	ldrex	r3, [r3]
 800e43e:	61fb      	str	r3, [r7, #28]
   return(result);
 800e440:	69fb      	ldr	r3, [r7, #28]
 800e442:	f023 0301 	bic.w	r3, r3, #1
 800e446:	64bb      	str	r3, [r7, #72]	; 0x48
 800e448:	687b      	ldr	r3, [r7, #4]
 800e44a:	681b      	ldr	r3, [r3, #0]
 800e44c:	3314      	adds	r3, #20
 800e44e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800e450:	62fa      	str	r2, [r7, #44]	; 0x2c
 800e452:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e454:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800e456:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800e458:	e841 2300 	strex	r3, r2, [r1]
 800e45c:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800e45e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e460:	2b00      	cmp	r3, #0
 800e462:	d1e5      	bne.n	800e430 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800e464:	687b      	ldr	r3, [r7, #4]
 800e466:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e468:	2b01      	cmp	r3, #1
 800e46a:	d119      	bne.n	800e4a0 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800e46c:	687b      	ldr	r3, [r7, #4]
 800e46e:	681b      	ldr	r3, [r3, #0]
 800e470:	330c      	adds	r3, #12
 800e472:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e474:	68fb      	ldr	r3, [r7, #12]
 800e476:	e853 3f00 	ldrex	r3, [r3]
 800e47a:	60bb      	str	r3, [r7, #8]
   return(result);
 800e47c:	68bb      	ldr	r3, [r7, #8]
 800e47e:	f023 0310 	bic.w	r3, r3, #16
 800e482:	647b      	str	r3, [r7, #68]	; 0x44
 800e484:	687b      	ldr	r3, [r7, #4]
 800e486:	681b      	ldr	r3, [r3, #0]
 800e488:	330c      	adds	r3, #12
 800e48a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800e48c:	61ba      	str	r2, [r7, #24]
 800e48e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e490:	6979      	ldr	r1, [r7, #20]
 800e492:	69ba      	ldr	r2, [r7, #24]
 800e494:	e841 2300 	strex	r3, r2, [r1]
 800e498:	613b      	str	r3, [r7, #16]
   return(result);
 800e49a:	693b      	ldr	r3, [r7, #16]
 800e49c:	2b00      	cmp	r3, #0
 800e49e:	d1e5      	bne.n	800e46c <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800e4a0:	687b      	ldr	r3, [r7, #4]
 800e4a2:	2220      	movs	r2, #32
 800e4a4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800e4a8:	687b      	ldr	r3, [r7, #4]
 800e4aa:	2200      	movs	r2, #0
 800e4ac:	631a      	str	r2, [r3, #48]	; 0x30
}
 800e4ae:	bf00      	nop
 800e4b0:	3754      	adds	r7, #84	; 0x54
 800e4b2:	46bd      	mov	sp, r7
 800e4b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e4b8:	4770      	bx	lr
	...

0800e4bc <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800e4bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e4c0:	b09f      	sub	sp, #124	; 0x7c
 800e4c2:	af00      	add	r7, sp, #0
 800e4c4:	66f8      	str	r0, [r7, #108]	; 0x6c
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800e4c6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800e4c8:	681b      	ldr	r3, [r3, #0]
 800e4ca:	691b      	ldr	r3, [r3, #16]
 800e4cc:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 800e4d0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800e4d2:	68d9      	ldr	r1, [r3, #12]
 800e4d4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800e4d6:	681a      	ldr	r2, [r3, #0]
 800e4d8:	ea40 0301 	orr.w	r3, r0, r1
 800e4dc:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800e4de:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800e4e0:	689a      	ldr	r2, [r3, #8]
 800e4e2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800e4e4:	691b      	ldr	r3, [r3, #16]
 800e4e6:	431a      	orrs	r2, r3
 800e4e8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800e4ea:	695b      	ldr	r3, [r3, #20]
 800e4ec:	431a      	orrs	r2, r3
 800e4ee:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800e4f0:	69db      	ldr	r3, [r3, #28]
 800e4f2:	4313      	orrs	r3, r2
 800e4f4:	673b      	str	r3, [r7, #112]	; 0x70
  MODIFY_REG(huart->Instance->CR1,
 800e4f6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800e4f8:	681b      	ldr	r3, [r3, #0]
 800e4fa:	68db      	ldr	r3, [r3, #12]
 800e4fc:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 800e500:	f021 010c 	bic.w	r1, r1, #12
 800e504:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800e506:	681a      	ldr	r2, [r3, #0]
 800e508:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800e50a:	430b      	orrs	r3, r1
 800e50c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800e50e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800e510:	681b      	ldr	r3, [r3, #0]
 800e512:	695b      	ldr	r3, [r3, #20]
 800e514:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800e518:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800e51a:	6999      	ldr	r1, [r3, #24]
 800e51c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800e51e:	681a      	ldr	r2, [r3, #0]
 800e520:	ea40 0301 	orr.w	r3, r0, r1
 800e524:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800e526:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800e528:	681a      	ldr	r2, [r3, #0]
 800e52a:	4bc5      	ldr	r3, [pc, #788]	; (800e840 <UART_SetConfig+0x384>)
 800e52c:	429a      	cmp	r2, r3
 800e52e:	d004      	beq.n	800e53a <UART_SetConfig+0x7e>
 800e530:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800e532:	681a      	ldr	r2, [r3, #0]
 800e534:	4bc3      	ldr	r3, [pc, #780]	; (800e844 <UART_SetConfig+0x388>)
 800e536:	429a      	cmp	r2, r3
 800e538:	d103      	bne.n	800e542 <UART_SetConfig+0x86>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800e53a:	f7fe fa59 	bl	800c9f0 <HAL_RCC_GetPCLK2Freq>
 800e53e:	6778      	str	r0, [r7, #116]	; 0x74
 800e540:	e002      	b.n	800e548 <UART_SetConfig+0x8c>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800e542:	f7fe fa41 	bl	800c9c8 <HAL_RCC_GetPCLK1Freq>
 800e546:	6778      	str	r0, [r7, #116]	; 0x74
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800e548:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800e54a:	69db      	ldr	r3, [r3, #28]
 800e54c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800e550:	f040 80b6 	bne.w	800e6c0 <UART_SetConfig+0x204>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800e554:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800e556:	461c      	mov	r4, r3
 800e558:	f04f 0500 	mov.w	r5, #0
 800e55c:	4622      	mov	r2, r4
 800e55e:	462b      	mov	r3, r5
 800e560:	1891      	adds	r1, r2, r2
 800e562:	6439      	str	r1, [r7, #64]	; 0x40
 800e564:	415b      	adcs	r3, r3
 800e566:	647b      	str	r3, [r7, #68]	; 0x44
 800e568:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800e56c:	1912      	adds	r2, r2, r4
 800e56e:	eb45 0303 	adc.w	r3, r5, r3
 800e572:	f04f 0000 	mov.w	r0, #0
 800e576:	f04f 0100 	mov.w	r1, #0
 800e57a:	00d9      	lsls	r1, r3, #3
 800e57c:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800e580:	00d0      	lsls	r0, r2, #3
 800e582:	4602      	mov	r2, r0
 800e584:	460b      	mov	r3, r1
 800e586:	1911      	adds	r1, r2, r4
 800e588:	6639      	str	r1, [r7, #96]	; 0x60
 800e58a:	416b      	adcs	r3, r5
 800e58c:	667b      	str	r3, [r7, #100]	; 0x64
 800e58e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800e590:	685b      	ldr	r3, [r3, #4]
 800e592:	461a      	mov	r2, r3
 800e594:	f04f 0300 	mov.w	r3, #0
 800e598:	1891      	adds	r1, r2, r2
 800e59a:	63b9      	str	r1, [r7, #56]	; 0x38
 800e59c:	415b      	adcs	r3, r3
 800e59e:	63fb      	str	r3, [r7, #60]	; 0x3c
 800e5a0:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800e5a4:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 800e5a8:	f7f2 fb4e 	bl	8000c48 <__aeabi_uldivmod>
 800e5ac:	4602      	mov	r2, r0
 800e5ae:	460b      	mov	r3, r1
 800e5b0:	4ba5      	ldr	r3, [pc, #660]	; (800e848 <UART_SetConfig+0x38c>)
 800e5b2:	fba3 2302 	umull	r2, r3, r3, r2
 800e5b6:	095b      	lsrs	r3, r3, #5
 800e5b8:	011e      	lsls	r6, r3, #4
 800e5ba:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800e5bc:	461c      	mov	r4, r3
 800e5be:	f04f 0500 	mov.w	r5, #0
 800e5c2:	4622      	mov	r2, r4
 800e5c4:	462b      	mov	r3, r5
 800e5c6:	1891      	adds	r1, r2, r2
 800e5c8:	6339      	str	r1, [r7, #48]	; 0x30
 800e5ca:	415b      	adcs	r3, r3
 800e5cc:	637b      	str	r3, [r7, #52]	; 0x34
 800e5ce:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 800e5d2:	1912      	adds	r2, r2, r4
 800e5d4:	eb45 0303 	adc.w	r3, r5, r3
 800e5d8:	f04f 0000 	mov.w	r0, #0
 800e5dc:	f04f 0100 	mov.w	r1, #0
 800e5e0:	00d9      	lsls	r1, r3, #3
 800e5e2:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800e5e6:	00d0      	lsls	r0, r2, #3
 800e5e8:	4602      	mov	r2, r0
 800e5ea:	460b      	mov	r3, r1
 800e5ec:	1911      	adds	r1, r2, r4
 800e5ee:	65b9      	str	r1, [r7, #88]	; 0x58
 800e5f0:	416b      	adcs	r3, r5
 800e5f2:	65fb      	str	r3, [r7, #92]	; 0x5c
 800e5f4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800e5f6:	685b      	ldr	r3, [r3, #4]
 800e5f8:	461a      	mov	r2, r3
 800e5fa:	f04f 0300 	mov.w	r3, #0
 800e5fe:	1891      	adds	r1, r2, r2
 800e600:	62b9      	str	r1, [r7, #40]	; 0x28
 800e602:	415b      	adcs	r3, r3
 800e604:	62fb      	str	r3, [r7, #44]	; 0x2c
 800e606:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800e60a:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 800e60e:	f7f2 fb1b 	bl	8000c48 <__aeabi_uldivmod>
 800e612:	4602      	mov	r2, r0
 800e614:	460b      	mov	r3, r1
 800e616:	4b8c      	ldr	r3, [pc, #560]	; (800e848 <UART_SetConfig+0x38c>)
 800e618:	fba3 1302 	umull	r1, r3, r3, r2
 800e61c:	095b      	lsrs	r3, r3, #5
 800e61e:	2164      	movs	r1, #100	; 0x64
 800e620:	fb01 f303 	mul.w	r3, r1, r3
 800e624:	1ad3      	subs	r3, r2, r3
 800e626:	00db      	lsls	r3, r3, #3
 800e628:	3332      	adds	r3, #50	; 0x32
 800e62a:	4a87      	ldr	r2, [pc, #540]	; (800e848 <UART_SetConfig+0x38c>)
 800e62c:	fba2 2303 	umull	r2, r3, r2, r3
 800e630:	095b      	lsrs	r3, r3, #5
 800e632:	005b      	lsls	r3, r3, #1
 800e634:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800e638:	441e      	add	r6, r3
 800e63a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800e63c:	4618      	mov	r0, r3
 800e63e:	f04f 0100 	mov.w	r1, #0
 800e642:	4602      	mov	r2, r0
 800e644:	460b      	mov	r3, r1
 800e646:	1894      	adds	r4, r2, r2
 800e648:	623c      	str	r4, [r7, #32]
 800e64a:	415b      	adcs	r3, r3
 800e64c:	627b      	str	r3, [r7, #36]	; 0x24
 800e64e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800e652:	1812      	adds	r2, r2, r0
 800e654:	eb41 0303 	adc.w	r3, r1, r3
 800e658:	f04f 0400 	mov.w	r4, #0
 800e65c:	f04f 0500 	mov.w	r5, #0
 800e660:	00dd      	lsls	r5, r3, #3
 800e662:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800e666:	00d4      	lsls	r4, r2, #3
 800e668:	4622      	mov	r2, r4
 800e66a:	462b      	mov	r3, r5
 800e66c:	1814      	adds	r4, r2, r0
 800e66e:	653c      	str	r4, [r7, #80]	; 0x50
 800e670:	414b      	adcs	r3, r1
 800e672:	657b      	str	r3, [r7, #84]	; 0x54
 800e674:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800e676:	685b      	ldr	r3, [r3, #4]
 800e678:	461a      	mov	r2, r3
 800e67a:	f04f 0300 	mov.w	r3, #0
 800e67e:	1891      	adds	r1, r2, r2
 800e680:	61b9      	str	r1, [r7, #24]
 800e682:	415b      	adcs	r3, r3
 800e684:	61fb      	str	r3, [r7, #28]
 800e686:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800e68a:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 800e68e:	f7f2 fadb 	bl	8000c48 <__aeabi_uldivmod>
 800e692:	4602      	mov	r2, r0
 800e694:	460b      	mov	r3, r1
 800e696:	4b6c      	ldr	r3, [pc, #432]	; (800e848 <UART_SetConfig+0x38c>)
 800e698:	fba3 1302 	umull	r1, r3, r3, r2
 800e69c:	095b      	lsrs	r3, r3, #5
 800e69e:	2164      	movs	r1, #100	; 0x64
 800e6a0:	fb01 f303 	mul.w	r3, r1, r3
 800e6a4:	1ad3      	subs	r3, r2, r3
 800e6a6:	00db      	lsls	r3, r3, #3
 800e6a8:	3332      	adds	r3, #50	; 0x32
 800e6aa:	4a67      	ldr	r2, [pc, #412]	; (800e848 <UART_SetConfig+0x38c>)
 800e6ac:	fba2 2303 	umull	r2, r3, r2, r3
 800e6b0:	095b      	lsrs	r3, r3, #5
 800e6b2:	f003 0207 	and.w	r2, r3, #7
 800e6b6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800e6b8:	681b      	ldr	r3, [r3, #0]
 800e6ba:	4432      	add	r2, r6
 800e6bc:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800e6be:	e0b9      	b.n	800e834 <UART_SetConfig+0x378>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800e6c0:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800e6c2:	461c      	mov	r4, r3
 800e6c4:	f04f 0500 	mov.w	r5, #0
 800e6c8:	4622      	mov	r2, r4
 800e6ca:	462b      	mov	r3, r5
 800e6cc:	1891      	adds	r1, r2, r2
 800e6ce:	6139      	str	r1, [r7, #16]
 800e6d0:	415b      	adcs	r3, r3
 800e6d2:	617b      	str	r3, [r7, #20]
 800e6d4:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800e6d8:	1912      	adds	r2, r2, r4
 800e6da:	eb45 0303 	adc.w	r3, r5, r3
 800e6de:	f04f 0000 	mov.w	r0, #0
 800e6e2:	f04f 0100 	mov.w	r1, #0
 800e6e6:	00d9      	lsls	r1, r3, #3
 800e6e8:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800e6ec:	00d0      	lsls	r0, r2, #3
 800e6ee:	4602      	mov	r2, r0
 800e6f0:	460b      	mov	r3, r1
 800e6f2:	eb12 0804 	adds.w	r8, r2, r4
 800e6f6:	eb43 0905 	adc.w	r9, r3, r5
 800e6fa:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800e6fc:	685b      	ldr	r3, [r3, #4]
 800e6fe:	4618      	mov	r0, r3
 800e700:	f04f 0100 	mov.w	r1, #0
 800e704:	f04f 0200 	mov.w	r2, #0
 800e708:	f04f 0300 	mov.w	r3, #0
 800e70c:	008b      	lsls	r3, r1, #2
 800e70e:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800e712:	0082      	lsls	r2, r0, #2
 800e714:	4640      	mov	r0, r8
 800e716:	4649      	mov	r1, r9
 800e718:	f7f2 fa96 	bl	8000c48 <__aeabi_uldivmod>
 800e71c:	4602      	mov	r2, r0
 800e71e:	460b      	mov	r3, r1
 800e720:	4b49      	ldr	r3, [pc, #292]	; (800e848 <UART_SetConfig+0x38c>)
 800e722:	fba3 2302 	umull	r2, r3, r3, r2
 800e726:	095b      	lsrs	r3, r3, #5
 800e728:	011e      	lsls	r6, r3, #4
 800e72a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800e72c:	4618      	mov	r0, r3
 800e72e:	f04f 0100 	mov.w	r1, #0
 800e732:	4602      	mov	r2, r0
 800e734:	460b      	mov	r3, r1
 800e736:	1894      	adds	r4, r2, r2
 800e738:	60bc      	str	r4, [r7, #8]
 800e73a:	415b      	adcs	r3, r3
 800e73c:	60fb      	str	r3, [r7, #12]
 800e73e:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800e742:	1812      	adds	r2, r2, r0
 800e744:	eb41 0303 	adc.w	r3, r1, r3
 800e748:	f04f 0400 	mov.w	r4, #0
 800e74c:	f04f 0500 	mov.w	r5, #0
 800e750:	00dd      	lsls	r5, r3, #3
 800e752:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800e756:	00d4      	lsls	r4, r2, #3
 800e758:	4622      	mov	r2, r4
 800e75a:	462b      	mov	r3, r5
 800e75c:	1814      	adds	r4, r2, r0
 800e75e:	64bc      	str	r4, [r7, #72]	; 0x48
 800e760:	414b      	adcs	r3, r1
 800e762:	64fb      	str	r3, [r7, #76]	; 0x4c
 800e764:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800e766:	685b      	ldr	r3, [r3, #4]
 800e768:	4618      	mov	r0, r3
 800e76a:	f04f 0100 	mov.w	r1, #0
 800e76e:	f04f 0200 	mov.w	r2, #0
 800e772:	f04f 0300 	mov.w	r3, #0
 800e776:	008b      	lsls	r3, r1, #2
 800e778:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800e77c:	0082      	lsls	r2, r0, #2
 800e77e:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 800e782:	f7f2 fa61 	bl	8000c48 <__aeabi_uldivmod>
 800e786:	4602      	mov	r2, r0
 800e788:	460b      	mov	r3, r1
 800e78a:	4b2f      	ldr	r3, [pc, #188]	; (800e848 <UART_SetConfig+0x38c>)
 800e78c:	fba3 1302 	umull	r1, r3, r3, r2
 800e790:	095b      	lsrs	r3, r3, #5
 800e792:	2164      	movs	r1, #100	; 0x64
 800e794:	fb01 f303 	mul.w	r3, r1, r3
 800e798:	1ad3      	subs	r3, r2, r3
 800e79a:	011b      	lsls	r3, r3, #4
 800e79c:	3332      	adds	r3, #50	; 0x32
 800e79e:	4a2a      	ldr	r2, [pc, #168]	; (800e848 <UART_SetConfig+0x38c>)
 800e7a0:	fba2 2303 	umull	r2, r3, r2, r3
 800e7a4:	095b      	lsrs	r3, r3, #5
 800e7a6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800e7aa:	441e      	add	r6, r3
 800e7ac:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800e7ae:	4618      	mov	r0, r3
 800e7b0:	f04f 0100 	mov.w	r1, #0
 800e7b4:	4602      	mov	r2, r0
 800e7b6:	460b      	mov	r3, r1
 800e7b8:	1894      	adds	r4, r2, r2
 800e7ba:	603c      	str	r4, [r7, #0]
 800e7bc:	415b      	adcs	r3, r3
 800e7be:	607b      	str	r3, [r7, #4]
 800e7c0:	e9d7 2300 	ldrd	r2, r3, [r7]
 800e7c4:	1812      	adds	r2, r2, r0
 800e7c6:	eb41 0303 	adc.w	r3, r1, r3
 800e7ca:	f04f 0400 	mov.w	r4, #0
 800e7ce:	f04f 0500 	mov.w	r5, #0
 800e7d2:	00dd      	lsls	r5, r3, #3
 800e7d4:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800e7d8:	00d4      	lsls	r4, r2, #3
 800e7da:	4622      	mov	r2, r4
 800e7dc:	462b      	mov	r3, r5
 800e7de:	eb12 0a00 	adds.w	sl, r2, r0
 800e7e2:	eb43 0b01 	adc.w	fp, r3, r1
 800e7e6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800e7e8:	685b      	ldr	r3, [r3, #4]
 800e7ea:	4618      	mov	r0, r3
 800e7ec:	f04f 0100 	mov.w	r1, #0
 800e7f0:	f04f 0200 	mov.w	r2, #0
 800e7f4:	f04f 0300 	mov.w	r3, #0
 800e7f8:	008b      	lsls	r3, r1, #2
 800e7fa:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800e7fe:	0082      	lsls	r2, r0, #2
 800e800:	4650      	mov	r0, sl
 800e802:	4659      	mov	r1, fp
 800e804:	f7f2 fa20 	bl	8000c48 <__aeabi_uldivmod>
 800e808:	4602      	mov	r2, r0
 800e80a:	460b      	mov	r3, r1
 800e80c:	4b0e      	ldr	r3, [pc, #56]	; (800e848 <UART_SetConfig+0x38c>)
 800e80e:	fba3 1302 	umull	r1, r3, r3, r2
 800e812:	095b      	lsrs	r3, r3, #5
 800e814:	2164      	movs	r1, #100	; 0x64
 800e816:	fb01 f303 	mul.w	r3, r1, r3
 800e81a:	1ad3      	subs	r3, r2, r3
 800e81c:	011b      	lsls	r3, r3, #4
 800e81e:	3332      	adds	r3, #50	; 0x32
 800e820:	4a09      	ldr	r2, [pc, #36]	; (800e848 <UART_SetConfig+0x38c>)
 800e822:	fba2 2303 	umull	r2, r3, r2, r3
 800e826:	095b      	lsrs	r3, r3, #5
 800e828:	f003 020f 	and.w	r2, r3, #15
 800e82c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800e82e:	681b      	ldr	r3, [r3, #0]
 800e830:	4432      	add	r2, r6
 800e832:	609a      	str	r2, [r3, #8]
}
 800e834:	bf00      	nop
 800e836:	377c      	adds	r7, #124	; 0x7c
 800e838:	46bd      	mov	sp, r7
 800e83a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e83e:	bf00      	nop
 800e840:	40011000 	.word	0x40011000
 800e844:	40011400 	.word	0x40011400
 800e848:	51eb851f 	.word	0x51eb851f

0800e84c <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 800e84c:	b480      	push	{r7}
 800e84e:	b085      	sub	sp, #20
 800e850:	af00      	add	r7, sp, #0
 800e852:	4603      	mov	r3, r0
 800e854:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 800e856:	2300      	movs	r3, #0
 800e858:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 800e85a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800e85e:	2b84      	cmp	r3, #132	; 0x84
 800e860:	d005      	beq.n	800e86e <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 800e862:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800e866:	68fb      	ldr	r3, [r7, #12]
 800e868:	4413      	add	r3, r2
 800e86a:	3303      	adds	r3, #3
 800e86c:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 800e86e:	68fb      	ldr	r3, [r7, #12]
}
 800e870:	4618      	mov	r0, r3
 800e872:	3714      	adds	r7, #20
 800e874:	46bd      	mov	sp, r7
 800e876:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e87a:	4770      	bx	lr

0800e87c <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 800e87c:	b580      	push	{r7, lr}
 800e87e:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 800e880:	f000 fc2a 	bl	800f0d8 <vTaskStartScheduler>
  
  return osOK;
 800e884:	2300      	movs	r3, #0
}
 800e886:	4618      	mov	r0, r3
 800e888:	bd80      	pop	{r7, pc}

0800e88a <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 800e88a:	b5f0      	push	{r4, r5, r6, r7, lr}
 800e88c:	b089      	sub	sp, #36	; 0x24
 800e88e:	af04      	add	r7, sp, #16
 800e890:	6078      	str	r0, [r7, #4]
 800e892:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 800e894:	687b      	ldr	r3, [r7, #4]
 800e896:	695b      	ldr	r3, [r3, #20]
 800e898:	2b00      	cmp	r3, #0
 800e89a:	d020      	beq.n	800e8de <osThreadCreate+0x54>
 800e89c:	687b      	ldr	r3, [r7, #4]
 800e89e:	699b      	ldr	r3, [r3, #24]
 800e8a0:	2b00      	cmp	r3, #0
 800e8a2:	d01c      	beq.n	800e8de <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800e8a4:	687b      	ldr	r3, [r7, #4]
 800e8a6:	685c      	ldr	r4, [r3, #4]
 800e8a8:	687b      	ldr	r3, [r7, #4]
 800e8aa:	681d      	ldr	r5, [r3, #0]
 800e8ac:	687b      	ldr	r3, [r7, #4]
 800e8ae:	691e      	ldr	r6, [r3, #16]
 800e8b0:	687b      	ldr	r3, [r7, #4]
 800e8b2:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 800e8b6:	4618      	mov	r0, r3
 800e8b8:	f7ff ffc8 	bl	800e84c <makeFreeRtosPriority>
 800e8bc:	4601      	mov	r1, r0
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
 800e8be:	687b      	ldr	r3, [r7, #4]
 800e8c0:	695b      	ldr	r3, [r3, #20]
 800e8c2:	687a      	ldr	r2, [r7, #4]
 800e8c4:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800e8c6:	9202      	str	r2, [sp, #8]
 800e8c8:	9301      	str	r3, [sp, #4]
 800e8ca:	9100      	str	r1, [sp, #0]
 800e8cc:	683b      	ldr	r3, [r7, #0]
 800e8ce:	4632      	mov	r2, r6
 800e8d0:	4629      	mov	r1, r5
 800e8d2:	4620      	mov	r0, r4
 800e8d4:	f000 f9af 	bl	800ec36 <xTaskCreateStatic>
 800e8d8:	4603      	mov	r3, r0
 800e8da:	60fb      	str	r3, [r7, #12]
 800e8dc:	e01c      	b.n	800e918 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800e8de:	687b      	ldr	r3, [r7, #4]
 800e8e0:	685c      	ldr	r4, [r3, #4]
 800e8e2:	687b      	ldr	r3, [r7, #4]
 800e8e4:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800e8e6:	687b      	ldr	r3, [r7, #4]
 800e8e8:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800e8ea:	b29e      	uxth	r6, r3
 800e8ec:	687b      	ldr	r3, [r7, #4]
 800e8ee:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 800e8f2:	4618      	mov	r0, r3
 800e8f4:	f7ff ffaa 	bl	800e84c <makeFreeRtosPriority>
 800e8f8:	4602      	mov	r2, r0
 800e8fa:	f107 030c 	add.w	r3, r7, #12
 800e8fe:	9301      	str	r3, [sp, #4]
 800e900:	9200      	str	r2, [sp, #0]
 800e902:	683b      	ldr	r3, [r7, #0]
 800e904:	4632      	mov	r2, r6
 800e906:	4629      	mov	r1, r5
 800e908:	4620      	mov	r0, r4
 800e90a:	f000 f9f1 	bl	800ecf0 <xTaskCreate>
 800e90e:	4603      	mov	r3, r0
 800e910:	2b01      	cmp	r3, #1
 800e912:	d001      	beq.n	800e918 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 800e914:	2300      	movs	r3, #0
 800e916:	e000      	b.n	800e91a <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 800e918:	68fb      	ldr	r3, [r7, #12]
}
 800e91a:	4618      	mov	r0, r3
 800e91c:	3714      	adds	r7, #20
 800e91e:	46bd      	mov	sp, r7
 800e920:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800e922 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 800e922:	b580      	push	{r7, lr}
 800e924:	b084      	sub	sp, #16
 800e926:	af00      	add	r7, sp, #0
 800e928:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 800e92a:	687b      	ldr	r3, [r7, #4]
 800e92c:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 800e92e:	68fb      	ldr	r3, [r7, #12]
 800e930:	2b00      	cmp	r3, #0
 800e932:	d001      	beq.n	800e938 <osDelay+0x16>
 800e934:	68fb      	ldr	r3, [r7, #12]
 800e936:	e000      	b.n	800e93a <osDelay+0x18>
 800e938:	2301      	movs	r3, #1
 800e93a:	4618      	mov	r0, r3
 800e93c:	f000 fb98 	bl	800f070 <vTaskDelay>
  
  return osOK;
 800e940:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 800e942:	4618      	mov	r0, r3
 800e944:	3710      	adds	r7, #16
 800e946:	46bd      	mov	sp, r7
 800e948:	bd80      	pop	{r7, pc}

0800e94a <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800e94a:	b480      	push	{r7}
 800e94c:	b083      	sub	sp, #12
 800e94e:	af00      	add	r7, sp, #0
 800e950:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800e952:	687b      	ldr	r3, [r7, #4]
 800e954:	f103 0208 	add.w	r2, r3, #8
 800e958:	687b      	ldr	r3, [r7, #4]
 800e95a:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800e95c:	687b      	ldr	r3, [r7, #4]
 800e95e:	f04f 32ff 	mov.w	r2, #4294967295
 800e962:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800e964:	687b      	ldr	r3, [r7, #4]
 800e966:	f103 0208 	add.w	r2, r3, #8
 800e96a:	687b      	ldr	r3, [r7, #4]
 800e96c:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800e96e:	687b      	ldr	r3, [r7, #4]
 800e970:	f103 0208 	add.w	r2, r3, #8
 800e974:	687b      	ldr	r3, [r7, #4]
 800e976:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800e978:	687b      	ldr	r3, [r7, #4]
 800e97a:	2200      	movs	r2, #0
 800e97c:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800e97e:	bf00      	nop
 800e980:	370c      	adds	r7, #12
 800e982:	46bd      	mov	sp, r7
 800e984:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e988:	4770      	bx	lr

0800e98a <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800e98a:	b480      	push	{r7}
 800e98c:	b083      	sub	sp, #12
 800e98e:	af00      	add	r7, sp, #0
 800e990:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800e992:	687b      	ldr	r3, [r7, #4]
 800e994:	2200      	movs	r2, #0
 800e996:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800e998:	bf00      	nop
 800e99a:	370c      	adds	r7, #12
 800e99c:	46bd      	mov	sp, r7
 800e99e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e9a2:	4770      	bx	lr

0800e9a4 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800e9a4:	b480      	push	{r7}
 800e9a6:	b085      	sub	sp, #20
 800e9a8:	af00      	add	r7, sp, #0
 800e9aa:	6078      	str	r0, [r7, #4]
 800e9ac:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800e9ae:	687b      	ldr	r3, [r7, #4]
 800e9b0:	685b      	ldr	r3, [r3, #4]
 800e9b2:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800e9b4:	683b      	ldr	r3, [r7, #0]
 800e9b6:	68fa      	ldr	r2, [r7, #12]
 800e9b8:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800e9ba:	68fb      	ldr	r3, [r7, #12]
 800e9bc:	689a      	ldr	r2, [r3, #8]
 800e9be:	683b      	ldr	r3, [r7, #0]
 800e9c0:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800e9c2:	68fb      	ldr	r3, [r7, #12]
 800e9c4:	689b      	ldr	r3, [r3, #8]
 800e9c6:	683a      	ldr	r2, [r7, #0]
 800e9c8:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800e9ca:	68fb      	ldr	r3, [r7, #12]
 800e9cc:	683a      	ldr	r2, [r7, #0]
 800e9ce:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800e9d0:	683b      	ldr	r3, [r7, #0]
 800e9d2:	687a      	ldr	r2, [r7, #4]
 800e9d4:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800e9d6:	687b      	ldr	r3, [r7, #4]
 800e9d8:	681b      	ldr	r3, [r3, #0]
 800e9da:	1c5a      	adds	r2, r3, #1
 800e9dc:	687b      	ldr	r3, [r7, #4]
 800e9de:	601a      	str	r2, [r3, #0]
}
 800e9e0:	bf00      	nop
 800e9e2:	3714      	adds	r7, #20
 800e9e4:	46bd      	mov	sp, r7
 800e9e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e9ea:	4770      	bx	lr

0800e9ec <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800e9ec:	b480      	push	{r7}
 800e9ee:	b085      	sub	sp, #20
 800e9f0:	af00      	add	r7, sp, #0
 800e9f2:	6078      	str	r0, [r7, #4]
 800e9f4:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800e9f6:	683b      	ldr	r3, [r7, #0]
 800e9f8:	681b      	ldr	r3, [r3, #0]
 800e9fa:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800e9fc:	68bb      	ldr	r3, [r7, #8]
 800e9fe:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ea02:	d103      	bne.n	800ea0c <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800ea04:	687b      	ldr	r3, [r7, #4]
 800ea06:	691b      	ldr	r3, [r3, #16]
 800ea08:	60fb      	str	r3, [r7, #12]
 800ea0a:	e00c      	b.n	800ea26 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800ea0c:	687b      	ldr	r3, [r7, #4]
 800ea0e:	3308      	adds	r3, #8
 800ea10:	60fb      	str	r3, [r7, #12]
 800ea12:	e002      	b.n	800ea1a <vListInsert+0x2e>
 800ea14:	68fb      	ldr	r3, [r7, #12]
 800ea16:	685b      	ldr	r3, [r3, #4]
 800ea18:	60fb      	str	r3, [r7, #12]
 800ea1a:	68fb      	ldr	r3, [r7, #12]
 800ea1c:	685b      	ldr	r3, [r3, #4]
 800ea1e:	681b      	ldr	r3, [r3, #0]
 800ea20:	68ba      	ldr	r2, [r7, #8]
 800ea22:	429a      	cmp	r2, r3
 800ea24:	d2f6      	bcs.n	800ea14 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800ea26:	68fb      	ldr	r3, [r7, #12]
 800ea28:	685a      	ldr	r2, [r3, #4]
 800ea2a:	683b      	ldr	r3, [r7, #0]
 800ea2c:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800ea2e:	683b      	ldr	r3, [r7, #0]
 800ea30:	685b      	ldr	r3, [r3, #4]
 800ea32:	683a      	ldr	r2, [r7, #0]
 800ea34:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800ea36:	683b      	ldr	r3, [r7, #0]
 800ea38:	68fa      	ldr	r2, [r7, #12]
 800ea3a:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800ea3c:	68fb      	ldr	r3, [r7, #12]
 800ea3e:	683a      	ldr	r2, [r7, #0]
 800ea40:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800ea42:	683b      	ldr	r3, [r7, #0]
 800ea44:	687a      	ldr	r2, [r7, #4]
 800ea46:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800ea48:	687b      	ldr	r3, [r7, #4]
 800ea4a:	681b      	ldr	r3, [r3, #0]
 800ea4c:	1c5a      	adds	r2, r3, #1
 800ea4e:	687b      	ldr	r3, [r7, #4]
 800ea50:	601a      	str	r2, [r3, #0]
}
 800ea52:	bf00      	nop
 800ea54:	3714      	adds	r7, #20
 800ea56:	46bd      	mov	sp, r7
 800ea58:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea5c:	4770      	bx	lr

0800ea5e <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800ea5e:	b480      	push	{r7}
 800ea60:	b085      	sub	sp, #20
 800ea62:	af00      	add	r7, sp, #0
 800ea64:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800ea66:	687b      	ldr	r3, [r7, #4]
 800ea68:	691b      	ldr	r3, [r3, #16]
 800ea6a:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800ea6c:	687b      	ldr	r3, [r7, #4]
 800ea6e:	685b      	ldr	r3, [r3, #4]
 800ea70:	687a      	ldr	r2, [r7, #4]
 800ea72:	6892      	ldr	r2, [r2, #8]
 800ea74:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800ea76:	687b      	ldr	r3, [r7, #4]
 800ea78:	689b      	ldr	r3, [r3, #8]
 800ea7a:	687a      	ldr	r2, [r7, #4]
 800ea7c:	6852      	ldr	r2, [r2, #4]
 800ea7e:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800ea80:	68fb      	ldr	r3, [r7, #12]
 800ea82:	685b      	ldr	r3, [r3, #4]
 800ea84:	687a      	ldr	r2, [r7, #4]
 800ea86:	429a      	cmp	r2, r3
 800ea88:	d103      	bne.n	800ea92 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800ea8a:	687b      	ldr	r3, [r7, #4]
 800ea8c:	689a      	ldr	r2, [r3, #8]
 800ea8e:	68fb      	ldr	r3, [r7, #12]
 800ea90:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800ea92:	687b      	ldr	r3, [r7, #4]
 800ea94:	2200      	movs	r2, #0
 800ea96:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800ea98:	68fb      	ldr	r3, [r7, #12]
 800ea9a:	681b      	ldr	r3, [r3, #0]
 800ea9c:	1e5a      	subs	r2, r3, #1
 800ea9e:	68fb      	ldr	r3, [r7, #12]
 800eaa0:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800eaa2:	68fb      	ldr	r3, [r7, #12]
 800eaa4:	681b      	ldr	r3, [r3, #0]
}
 800eaa6:	4618      	mov	r0, r3
 800eaa8:	3714      	adds	r7, #20
 800eaaa:	46bd      	mov	sp, r7
 800eaac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eab0:	4770      	bx	lr
	...

0800eab4 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800eab4:	b580      	push	{r7, lr}
 800eab6:	b084      	sub	sp, #16
 800eab8:	af00      	add	r7, sp, #0
 800eaba:	6078      	str	r0, [r7, #4]
 800eabc:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800eabe:	687b      	ldr	r3, [r7, #4]
 800eac0:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800eac2:	68fb      	ldr	r3, [r7, #12]
 800eac4:	2b00      	cmp	r3, #0
 800eac6:	d10a      	bne.n	800eade <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800eac8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800eacc:	f383 8811 	msr	BASEPRI, r3
 800ead0:	f3bf 8f6f 	isb	sy
 800ead4:	f3bf 8f4f 	dsb	sy
 800ead8:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800eada:	bf00      	nop
 800eadc:	e7fe      	b.n	800eadc <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800eade:	f001 f819 	bl	800fb14 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800eae2:	68fb      	ldr	r3, [r7, #12]
 800eae4:	681a      	ldr	r2, [r3, #0]
 800eae6:	68fb      	ldr	r3, [r7, #12]
 800eae8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800eaea:	68f9      	ldr	r1, [r7, #12]
 800eaec:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800eaee:	fb01 f303 	mul.w	r3, r1, r3
 800eaf2:	441a      	add	r2, r3
 800eaf4:	68fb      	ldr	r3, [r7, #12]
 800eaf6:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800eaf8:	68fb      	ldr	r3, [r7, #12]
 800eafa:	2200      	movs	r2, #0
 800eafc:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800eafe:	68fb      	ldr	r3, [r7, #12]
 800eb00:	681a      	ldr	r2, [r3, #0]
 800eb02:	68fb      	ldr	r3, [r7, #12]
 800eb04:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800eb06:	68fb      	ldr	r3, [r7, #12]
 800eb08:	681a      	ldr	r2, [r3, #0]
 800eb0a:	68fb      	ldr	r3, [r7, #12]
 800eb0c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800eb0e:	3b01      	subs	r3, #1
 800eb10:	68f9      	ldr	r1, [r7, #12]
 800eb12:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800eb14:	fb01 f303 	mul.w	r3, r1, r3
 800eb18:	441a      	add	r2, r3
 800eb1a:	68fb      	ldr	r3, [r7, #12]
 800eb1c:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800eb1e:	68fb      	ldr	r3, [r7, #12]
 800eb20:	22ff      	movs	r2, #255	; 0xff
 800eb22:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800eb26:	68fb      	ldr	r3, [r7, #12]
 800eb28:	22ff      	movs	r2, #255	; 0xff
 800eb2a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 800eb2e:	683b      	ldr	r3, [r7, #0]
 800eb30:	2b00      	cmp	r3, #0
 800eb32:	d114      	bne.n	800eb5e <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800eb34:	68fb      	ldr	r3, [r7, #12]
 800eb36:	691b      	ldr	r3, [r3, #16]
 800eb38:	2b00      	cmp	r3, #0
 800eb3a:	d01a      	beq.n	800eb72 <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800eb3c:	68fb      	ldr	r3, [r7, #12]
 800eb3e:	3310      	adds	r3, #16
 800eb40:	4618      	mov	r0, r3
 800eb42:	f000 fcf7 	bl	800f534 <xTaskRemoveFromEventList>
 800eb46:	4603      	mov	r3, r0
 800eb48:	2b00      	cmp	r3, #0
 800eb4a:	d012      	beq.n	800eb72 <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800eb4c:	4b0c      	ldr	r3, [pc, #48]	; (800eb80 <xQueueGenericReset+0xcc>)
 800eb4e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800eb52:	601a      	str	r2, [r3, #0]
 800eb54:	f3bf 8f4f 	dsb	sy
 800eb58:	f3bf 8f6f 	isb	sy
 800eb5c:	e009      	b.n	800eb72 <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800eb5e:	68fb      	ldr	r3, [r7, #12]
 800eb60:	3310      	adds	r3, #16
 800eb62:	4618      	mov	r0, r3
 800eb64:	f7ff fef1 	bl	800e94a <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800eb68:	68fb      	ldr	r3, [r7, #12]
 800eb6a:	3324      	adds	r3, #36	; 0x24
 800eb6c:	4618      	mov	r0, r3
 800eb6e:	f7ff feec 	bl	800e94a <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800eb72:	f000 ffff 	bl	800fb74 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800eb76:	2301      	movs	r3, #1
}
 800eb78:	4618      	mov	r0, r3
 800eb7a:	3710      	adds	r7, #16
 800eb7c:	46bd      	mov	sp, r7
 800eb7e:	bd80      	pop	{r7, pc}
 800eb80:	e000ed04 	.word	0xe000ed04

0800eb84 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800eb84:	b580      	push	{r7, lr}
 800eb86:	b08a      	sub	sp, #40	; 0x28
 800eb88:	af02      	add	r7, sp, #8
 800eb8a:	60f8      	str	r0, [r7, #12]
 800eb8c:	60b9      	str	r1, [r7, #8]
 800eb8e:	4613      	mov	r3, r2
 800eb90:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800eb92:	68fb      	ldr	r3, [r7, #12]
 800eb94:	2b00      	cmp	r3, #0
 800eb96:	d10a      	bne.n	800ebae <xQueueGenericCreate+0x2a>
	__asm volatile
 800eb98:	f04f 0350 	mov.w	r3, #80	; 0x50
 800eb9c:	f383 8811 	msr	BASEPRI, r3
 800eba0:	f3bf 8f6f 	isb	sy
 800eba4:	f3bf 8f4f 	dsb	sy
 800eba8:	613b      	str	r3, [r7, #16]
}
 800ebaa:	bf00      	nop
 800ebac:	e7fe      	b.n	800ebac <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800ebae:	68fb      	ldr	r3, [r7, #12]
 800ebb0:	68ba      	ldr	r2, [r7, #8]
 800ebb2:	fb02 f303 	mul.w	r3, r2, r3
 800ebb6:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800ebb8:	69fb      	ldr	r3, [r7, #28]
 800ebba:	3348      	adds	r3, #72	; 0x48
 800ebbc:	4618      	mov	r0, r3
 800ebbe:	f001 f88b 	bl	800fcd8 <pvPortMalloc>
 800ebc2:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800ebc4:	69bb      	ldr	r3, [r7, #24]
 800ebc6:	2b00      	cmp	r3, #0
 800ebc8:	d011      	beq.n	800ebee <xQueueGenericCreate+0x6a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800ebca:	69bb      	ldr	r3, [r7, #24]
 800ebcc:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800ebce:	697b      	ldr	r3, [r7, #20]
 800ebd0:	3348      	adds	r3, #72	; 0x48
 800ebd2:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800ebd4:	69bb      	ldr	r3, [r7, #24]
 800ebd6:	2200      	movs	r2, #0
 800ebd8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800ebdc:	79fa      	ldrb	r2, [r7, #7]
 800ebde:	69bb      	ldr	r3, [r7, #24]
 800ebe0:	9300      	str	r3, [sp, #0]
 800ebe2:	4613      	mov	r3, r2
 800ebe4:	697a      	ldr	r2, [r7, #20]
 800ebe6:	68b9      	ldr	r1, [r7, #8]
 800ebe8:	68f8      	ldr	r0, [r7, #12]
 800ebea:	f000 f805 	bl	800ebf8 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800ebee:	69bb      	ldr	r3, [r7, #24]
	}
 800ebf0:	4618      	mov	r0, r3
 800ebf2:	3720      	adds	r7, #32
 800ebf4:	46bd      	mov	sp, r7
 800ebf6:	bd80      	pop	{r7, pc}

0800ebf8 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800ebf8:	b580      	push	{r7, lr}
 800ebfa:	b084      	sub	sp, #16
 800ebfc:	af00      	add	r7, sp, #0
 800ebfe:	60f8      	str	r0, [r7, #12]
 800ec00:	60b9      	str	r1, [r7, #8]
 800ec02:	607a      	str	r2, [r7, #4]
 800ec04:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800ec06:	68bb      	ldr	r3, [r7, #8]
 800ec08:	2b00      	cmp	r3, #0
 800ec0a:	d103      	bne.n	800ec14 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800ec0c:	69bb      	ldr	r3, [r7, #24]
 800ec0e:	69ba      	ldr	r2, [r7, #24]
 800ec10:	601a      	str	r2, [r3, #0]
 800ec12:	e002      	b.n	800ec1a <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800ec14:	69bb      	ldr	r3, [r7, #24]
 800ec16:	687a      	ldr	r2, [r7, #4]
 800ec18:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800ec1a:	69bb      	ldr	r3, [r7, #24]
 800ec1c:	68fa      	ldr	r2, [r7, #12]
 800ec1e:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800ec20:	69bb      	ldr	r3, [r7, #24]
 800ec22:	68ba      	ldr	r2, [r7, #8]
 800ec24:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800ec26:	2101      	movs	r1, #1
 800ec28:	69b8      	ldr	r0, [r7, #24]
 800ec2a:	f7ff ff43 	bl	800eab4 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800ec2e:	bf00      	nop
 800ec30:	3710      	adds	r7, #16
 800ec32:	46bd      	mov	sp, r7
 800ec34:	bd80      	pop	{r7, pc}

0800ec36 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800ec36:	b580      	push	{r7, lr}
 800ec38:	b08e      	sub	sp, #56	; 0x38
 800ec3a:	af04      	add	r7, sp, #16
 800ec3c:	60f8      	str	r0, [r7, #12]
 800ec3e:	60b9      	str	r1, [r7, #8]
 800ec40:	607a      	str	r2, [r7, #4]
 800ec42:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800ec44:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ec46:	2b00      	cmp	r3, #0
 800ec48:	d10a      	bne.n	800ec60 <xTaskCreateStatic+0x2a>
	__asm volatile
 800ec4a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ec4e:	f383 8811 	msr	BASEPRI, r3
 800ec52:	f3bf 8f6f 	isb	sy
 800ec56:	f3bf 8f4f 	dsb	sy
 800ec5a:	623b      	str	r3, [r7, #32]
}
 800ec5c:	bf00      	nop
 800ec5e:	e7fe      	b.n	800ec5e <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800ec60:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ec62:	2b00      	cmp	r3, #0
 800ec64:	d10a      	bne.n	800ec7c <xTaskCreateStatic+0x46>
	__asm volatile
 800ec66:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ec6a:	f383 8811 	msr	BASEPRI, r3
 800ec6e:	f3bf 8f6f 	isb	sy
 800ec72:	f3bf 8f4f 	dsb	sy
 800ec76:	61fb      	str	r3, [r7, #28]
}
 800ec78:	bf00      	nop
 800ec7a:	e7fe      	b.n	800ec7a <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800ec7c:	2354      	movs	r3, #84	; 0x54
 800ec7e:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800ec80:	693b      	ldr	r3, [r7, #16]
 800ec82:	2b54      	cmp	r3, #84	; 0x54
 800ec84:	d00a      	beq.n	800ec9c <xTaskCreateStatic+0x66>
	__asm volatile
 800ec86:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ec8a:	f383 8811 	msr	BASEPRI, r3
 800ec8e:	f3bf 8f6f 	isb	sy
 800ec92:	f3bf 8f4f 	dsb	sy
 800ec96:	61bb      	str	r3, [r7, #24]
}
 800ec98:	bf00      	nop
 800ec9a:	e7fe      	b.n	800ec9a <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800ec9c:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800ec9e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800eca0:	2b00      	cmp	r3, #0
 800eca2:	d01e      	beq.n	800ece2 <xTaskCreateStatic+0xac>
 800eca4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800eca6:	2b00      	cmp	r3, #0
 800eca8:	d01b      	beq.n	800ece2 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800ecaa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ecac:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800ecae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ecb0:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800ecb2:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800ecb4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ecb6:	2202      	movs	r2, #2
 800ecb8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800ecbc:	2300      	movs	r3, #0
 800ecbe:	9303      	str	r3, [sp, #12]
 800ecc0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ecc2:	9302      	str	r3, [sp, #8]
 800ecc4:	f107 0314 	add.w	r3, r7, #20
 800ecc8:	9301      	str	r3, [sp, #4]
 800ecca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800eccc:	9300      	str	r3, [sp, #0]
 800ecce:	683b      	ldr	r3, [r7, #0]
 800ecd0:	687a      	ldr	r2, [r7, #4]
 800ecd2:	68b9      	ldr	r1, [r7, #8]
 800ecd4:	68f8      	ldr	r0, [r7, #12]
 800ecd6:	f000 f850 	bl	800ed7a <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800ecda:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800ecdc:	f000 f8e0 	bl	800eea0 <prvAddNewTaskToReadyList>
 800ece0:	e001      	b.n	800ece6 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 800ece2:	2300      	movs	r3, #0
 800ece4:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800ece6:	697b      	ldr	r3, [r7, #20]
	}
 800ece8:	4618      	mov	r0, r3
 800ecea:	3728      	adds	r7, #40	; 0x28
 800ecec:	46bd      	mov	sp, r7
 800ecee:	bd80      	pop	{r7, pc}

0800ecf0 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800ecf0:	b580      	push	{r7, lr}
 800ecf2:	b08c      	sub	sp, #48	; 0x30
 800ecf4:	af04      	add	r7, sp, #16
 800ecf6:	60f8      	str	r0, [r7, #12]
 800ecf8:	60b9      	str	r1, [r7, #8]
 800ecfa:	603b      	str	r3, [r7, #0]
 800ecfc:	4613      	mov	r3, r2
 800ecfe:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800ed00:	88fb      	ldrh	r3, [r7, #6]
 800ed02:	009b      	lsls	r3, r3, #2
 800ed04:	4618      	mov	r0, r3
 800ed06:	f000 ffe7 	bl	800fcd8 <pvPortMalloc>
 800ed0a:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800ed0c:	697b      	ldr	r3, [r7, #20]
 800ed0e:	2b00      	cmp	r3, #0
 800ed10:	d00e      	beq.n	800ed30 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800ed12:	2054      	movs	r0, #84	; 0x54
 800ed14:	f000 ffe0 	bl	800fcd8 <pvPortMalloc>
 800ed18:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800ed1a:	69fb      	ldr	r3, [r7, #28]
 800ed1c:	2b00      	cmp	r3, #0
 800ed1e:	d003      	beq.n	800ed28 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800ed20:	69fb      	ldr	r3, [r7, #28]
 800ed22:	697a      	ldr	r2, [r7, #20]
 800ed24:	631a      	str	r2, [r3, #48]	; 0x30
 800ed26:	e005      	b.n	800ed34 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800ed28:	6978      	ldr	r0, [r7, #20]
 800ed2a:	f001 f8a1 	bl	800fe70 <vPortFree>
 800ed2e:	e001      	b.n	800ed34 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800ed30:	2300      	movs	r3, #0
 800ed32:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800ed34:	69fb      	ldr	r3, [r7, #28]
 800ed36:	2b00      	cmp	r3, #0
 800ed38:	d017      	beq.n	800ed6a <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800ed3a:	69fb      	ldr	r3, [r7, #28]
 800ed3c:	2200      	movs	r2, #0
 800ed3e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800ed42:	88fa      	ldrh	r2, [r7, #6]
 800ed44:	2300      	movs	r3, #0
 800ed46:	9303      	str	r3, [sp, #12]
 800ed48:	69fb      	ldr	r3, [r7, #28]
 800ed4a:	9302      	str	r3, [sp, #8]
 800ed4c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ed4e:	9301      	str	r3, [sp, #4]
 800ed50:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ed52:	9300      	str	r3, [sp, #0]
 800ed54:	683b      	ldr	r3, [r7, #0]
 800ed56:	68b9      	ldr	r1, [r7, #8]
 800ed58:	68f8      	ldr	r0, [r7, #12]
 800ed5a:	f000 f80e 	bl	800ed7a <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800ed5e:	69f8      	ldr	r0, [r7, #28]
 800ed60:	f000 f89e 	bl	800eea0 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800ed64:	2301      	movs	r3, #1
 800ed66:	61bb      	str	r3, [r7, #24]
 800ed68:	e002      	b.n	800ed70 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800ed6a:	f04f 33ff 	mov.w	r3, #4294967295
 800ed6e:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800ed70:	69bb      	ldr	r3, [r7, #24]
	}
 800ed72:	4618      	mov	r0, r3
 800ed74:	3720      	adds	r7, #32
 800ed76:	46bd      	mov	sp, r7
 800ed78:	bd80      	pop	{r7, pc}

0800ed7a <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800ed7a:	b580      	push	{r7, lr}
 800ed7c:	b088      	sub	sp, #32
 800ed7e:	af00      	add	r7, sp, #0
 800ed80:	60f8      	str	r0, [r7, #12]
 800ed82:	60b9      	str	r1, [r7, #8]
 800ed84:	607a      	str	r2, [r7, #4]
 800ed86:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800ed88:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ed8a:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800ed8c:	687b      	ldr	r3, [r7, #4]
 800ed8e:	009b      	lsls	r3, r3, #2
 800ed90:	461a      	mov	r2, r3
 800ed92:	21a5      	movs	r1, #165	; 0xa5
 800ed94:	f001 fa80 	bl	8010298 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800ed98:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ed9a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800ed9c:	687b      	ldr	r3, [r7, #4]
 800ed9e:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800eda2:	3b01      	subs	r3, #1
 800eda4:	009b      	lsls	r3, r3, #2
 800eda6:	4413      	add	r3, r2
 800eda8:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800edaa:	69bb      	ldr	r3, [r7, #24]
 800edac:	f023 0307 	bic.w	r3, r3, #7
 800edb0:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800edb2:	69bb      	ldr	r3, [r7, #24]
 800edb4:	f003 0307 	and.w	r3, r3, #7
 800edb8:	2b00      	cmp	r3, #0
 800edba:	d00a      	beq.n	800edd2 <prvInitialiseNewTask+0x58>
	__asm volatile
 800edbc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800edc0:	f383 8811 	msr	BASEPRI, r3
 800edc4:	f3bf 8f6f 	isb	sy
 800edc8:	f3bf 8f4f 	dsb	sy
 800edcc:	617b      	str	r3, [r7, #20]
}
 800edce:	bf00      	nop
 800edd0:	e7fe      	b.n	800edd0 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800edd2:	68bb      	ldr	r3, [r7, #8]
 800edd4:	2b00      	cmp	r3, #0
 800edd6:	d01f      	beq.n	800ee18 <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800edd8:	2300      	movs	r3, #0
 800edda:	61fb      	str	r3, [r7, #28]
 800eddc:	e012      	b.n	800ee04 <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800edde:	68ba      	ldr	r2, [r7, #8]
 800ede0:	69fb      	ldr	r3, [r7, #28]
 800ede2:	4413      	add	r3, r2
 800ede4:	7819      	ldrb	r1, [r3, #0]
 800ede6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800ede8:	69fb      	ldr	r3, [r7, #28]
 800edea:	4413      	add	r3, r2
 800edec:	3334      	adds	r3, #52	; 0x34
 800edee:	460a      	mov	r2, r1
 800edf0:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800edf2:	68ba      	ldr	r2, [r7, #8]
 800edf4:	69fb      	ldr	r3, [r7, #28]
 800edf6:	4413      	add	r3, r2
 800edf8:	781b      	ldrb	r3, [r3, #0]
 800edfa:	2b00      	cmp	r3, #0
 800edfc:	d006      	beq.n	800ee0c <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800edfe:	69fb      	ldr	r3, [r7, #28]
 800ee00:	3301      	adds	r3, #1
 800ee02:	61fb      	str	r3, [r7, #28]
 800ee04:	69fb      	ldr	r3, [r7, #28]
 800ee06:	2b0f      	cmp	r3, #15
 800ee08:	d9e9      	bls.n	800edde <prvInitialiseNewTask+0x64>
 800ee0a:	e000      	b.n	800ee0e <prvInitialiseNewTask+0x94>
			{
				break;
 800ee0c:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800ee0e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ee10:	2200      	movs	r2, #0
 800ee12:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800ee16:	e003      	b.n	800ee20 <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800ee18:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ee1a:	2200      	movs	r2, #0
 800ee1c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800ee20:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ee22:	2b06      	cmp	r3, #6
 800ee24:	d901      	bls.n	800ee2a <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800ee26:	2306      	movs	r3, #6
 800ee28:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800ee2a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ee2c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800ee2e:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800ee30:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ee32:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800ee34:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 800ee36:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ee38:	2200      	movs	r2, #0
 800ee3a:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800ee3c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ee3e:	3304      	adds	r3, #4
 800ee40:	4618      	mov	r0, r3
 800ee42:	f7ff fda2 	bl	800e98a <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800ee46:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ee48:	3318      	adds	r3, #24
 800ee4a:	4618      	mov	r0, r3
 800ee4c:	f7ff fd9d 	bl	800e98a <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800ee50:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ee52:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800ee54:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800ee56:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ee58:	f1c3 0207 	rsb	r2, r3, #7
 800ee5c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ee5e:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800ee60:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ee62:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800ee64:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800ee66:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ee68:	2200      	movs	r2, #0
 800ee6a:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800ee6c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ee6e:	2200      	movs	r2, #0
 800ee70:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
	}
	#endif

	#if( INCLUDE_xTaskAbortDelay == 1 )
	{
		pxNewTCB->ucDelayAborted = pdFALSE;
 800ee74:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ee76:	2200      	movs	r2, #0
 800ee78:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800ee7c:	683a      	ldr	r2, [r7, #0]
 800ee7e:	68f9      	ldr	r1, [r7, #12]
 800ee80:	69b8      	ldr	r0, [r7, #24]
 800ee82:	f000 fd17 	bl	800f8b4 <pxPortInitialiseStack>
 800ee86:	4602      	mov	r2, r0
 800ee88:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ee8a:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800ee8c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ee8e:	2b00      	cmp	r3, #0
 800ee90:	d002      	beq.n	800ee98 <prvInitialiseNewTask+0x11e>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800ee92:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ee94:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800ee96:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800ee98:	bf00      	nop
 800ee9a:	3720      	adds	r7, #32
 800ee9c:	46bd      	mov	sp, r7
 800ee9e:	bd80      	pop	{r7, pc}

0800eea0 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800eea0:	b580      	push	{r7, lr}
 800eea2:	b082      	sub	sp, #8
 800eea4:	af00      	add	r7, sp, #0
 800eea6:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800eea8:	f000 fe34 	bl	800fb14 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800eeac:	4b2a      	ldr	r3, [pc, #168]	; (800ef58 <prvAddNewTaskToReadyList+0xb8>)
 800eeae:	681b      	ldr	r3, [r3, #0]
 800eeb0:	3301      	adds	r3, #1
 800eeb2:	4a29      	ldr	r2, [pc, #164]	; (800ef58 <prvAddNewTaskToReadyList+0xb8>)
 800eeb4:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800eeb6:	4b29      	ldr	r3, [pc, #164]	; (800ef5c <prvAddNewTaskToReadyList+0xbc>)
 800eeb8:	681b      	ldr	r3, [r3, #0]
 800eeba:	2b00      	cmp	r3, #0
 800eebc:	d109      	bne.n	800eed2 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800eebe:	4a27      	ldr	r2, [pc, #156]	; (800ef5c <prvAddNewTaskToReadyList+0xbc>)
 800eec0:	687b      	ldr	r3, [r7, #4]
 800eec2:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800eec4:	4b24      	ldr	r3, [pc, #144]	; (800ef58 <prvAddNewTaskToReadyList+0xb8>)
 800eec6:	681b      	ldr	r3, [r3, #0]
 800eec8:	2b01      	cmp	r3, #1
 800eeca:	d110      	bne.n	800eeee <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800eecc:	f000 fbac 	bl	800f628 <prvInitialiseTaskLists>
 800eed0:	e00d      	b.n	800eeee <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800eed2:	4b23      	ldr	r3, [pc, #140]	; (800ef60 <prvAddNewTaskToReadyList+0xc0>)
 800eed4:	681b      	ldr	r3, [r3, #0]
 800eed6:	2b00      	cmp	r3, #0
 800eed8:	d109      	bne.n	800eeee <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800eeda:	4b20      	ldr	r3, [pc, #128]	; (800ef5c <prvAddNewTaskToReadyList+0xbc>)
 800eedc:	681b      	ldr	r3, [r3, #0]
 800eede:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800eee0:	687b      	ldr	r3, [r7, #4]
 800eee2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800eee4:	429a      	cmp	r2, r3
 800eee6:	d802      	bhi.n	800eeee <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800eee8:	4a1c      	ldr	r2, [pc, #112]	; (800ef5c <prvAddNewTaskToReadyList+0xbc>)
 800eeea:	687b      	ldr	r3, [r7, #4]
 800eeec:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800eeee:	4b1d      	ldr	r3, [pc, #116]	; (800ef64 <prvAddNewTaskToReadyList+0xc4>)
 800eef0:	681b      	ldr	r3, [r3, #0]
 800eef2:	3301      	adds	r3, #1
 800eef4:	4a1b      	ldr	r2, [pc, #108]	; (800ef64 <prvAddNewTaskToReadyList+0xc4>)
 800eef6:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800eef8:	687b      	ldr	r3, [r7, #4]
 800eefa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800eefc:	2201      	movs	r2, #1
 800eefe:	409a      	lsls	r2, r3
 800ef00:	4b19      	ldr	r3, [pc, #100]	; (800ef68 <prvAddNewTaskToReadyList+0xc8>)
 800ef02:	681b      	ldr	r3, [r3, #0]
 800ef04:	4313      	orrs	r3, r2
 800ef06:	4a18      	ldr	r2, [pc, #96]	; (800ef68 <prvAddNewTaskToReadyList+0xc8>)
 800ef08:	6013      	str	r3, [r2, #0]
 800ef0a:	687b      	ldr	r3, [r7, #4]
 800ef0c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ef0e:	4613      	mov	r3, r2
 800ef10:	009b      	lsls	r3, r3, #2
 800ef12:	4413      	add	r3, r2
 800ef14:	009b      	lsls	r3, r3, #2
 800ef16:	4a15      	ldr	r2, [pc, #84]	; (800ef6c <prvAddNewTaskToReadyList+0xcc>)
 800ef18:	441a      	add	r2, r3
 800ef1a:	687b      	ldr	r3, [r7, #4]
 800ef1c:	3304      	adds	r3, #4
 800ef1e:	4619      	mov	r1, r3
 800ef20:	4610      	mov	r0, r2
 800ef22:	f7ff fd3f 	bl	800e9a4 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800ef26:	f000 fe25 	bl	800fb74 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800ef2a:	4b0d      	ldr	r3, [pc, #52]	; (800ef60 <prvAddNewTaskToReadyList+0xc0>)
 800ef2c:	681b      	ldr	r3, [r3, #0]
 800ef2e:	2b00      	cmp	r3, #0
 800ef30:	d00e      	beq.n	800ef50 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800ef32:	4b0a      	ldr	r3, [pc, #40]	; (800ef5c <prvAddNewTaskToReadyList+0xbc>)
 800ef34:	681b      	ldr	r3, [r3, #0]
 800ef36:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ef38:	687b      	ldr	r3, [r7, #4]
 800ef3a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ef3c:	429a      	cmp	r2, r3
 800ef3e:	d207      	bcs.n	800ef50 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800ef40:	4b0b      	ldr	r3, [pc, #44]	; (800ef70 <prvAddNewTaskToReadyList+0xd0>)
 800ef42:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ef46:	601a      	str	r2, [r3, #0]
 800ef48:	f3bf 8f4f 	dsb	sy
 800ef4c:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800ef50:	bf00      	nop
 800ef52:	3708      	adds	r7, #8
 800ef54:	46bd      	mov	sp, r7
 800ef56:	bd80      	pop	{r7, pc}
 800ef58:	20000a14 	.word	0x20000a14
 800ef5c:	20000914 	.word	0x20000914
 800ef60:	20000a20 	.word	0x20000a20
 800ef64:	20000a30 	.word	0x20000a30
 800ef68:	20000a1c 	.word	0x20000a1c
 800ef6c:	20000918 	.word	0x20000918
 800ef70:	e000ed04 	.word	0xe000ed04

0800ef74 <vTaskDelayUntil>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelayUntil == 1 )

	void vTaskDelayUntil( TickType_t * const pxPreviousWakeTime, const TickType_t xTimeIncrement )
	{
 800ef74:	b580      	push	{r7, lr}
 800ef76:	b08a      	sub	sp, #40	; 0x28
 800ef78:	af00      	add	r7, sp, #0
 800ef7a:	6078      	str	r0, [r7, #4]
 800ef7c:	6039      	str	r1, [r7, #0]
	TickType_t xTimeToWake;
	BaseType_t xAlreadyYielded, xShouldDelay = pdFALSE;
 800ef7e:	2300      	movs	r3, #0
 800ef80:	627b      	str	r3, [r7, #36]	; 0x24

		configASSERT( pxPreviousWakeTime );
 800ef82:	687b      	ldr	r3, [r7, #4]
 800ef84:	2b00      	cmp	r3, #0
 800ef86:	d10a      	bne.n	800ef9e <vTaskDelayUntil+0x2a>
	__asm volatile
 800ef88:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ef8c:	f383 8811 	msr	BASEPRI, r3
 800ef90:	f3bf 8f6f 	isb	sy
 800ef94:	f3bf 8f4f 	dsb	sy
 800ef98:	617b      	str	r3, [r7, #20]
}
 800ef9a:	bf00      	nop
 800ef9c:	e7fe      	b.n	800ef9c <vTaskDelayUntil+0x28>
		configASSERT( ( xTimeIncrement > 0U ) );
 800ef9e:	683b      	ldr	r3, [r7, #0]
 800efa0:	2b00      	cmp	r3, #0
 800efa2:	d10a      	bne.n	800efba <vTaskDelayUntil+0x46>
	__asm volatile
 800efa4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800efa8:	f383 8811 	msr	BASEPRI, r3
 800efac:	f3bf 8f6f 	isb	sy
 800efb0:	f3bf 8f4f 	dsb	sy
 800efb4:	613b      	str	r3, [r7, #16]
}
 800efb6:	bf00      	nop
 800efb8:	e7fe      	b.n	800efb8 <vTaskDelayUntil+0x44>
		configASSERT( uxSchedulerSuspended == 0 );
 800efba:	4b2a      	ldr	r3, [pc, #168]	; (800f064 <vTaskDelayUntil+0xf0>)
 800efbc:	681b      	ldr	r3, [r3, #0]
 800efbe:	2b00      	cmp	r3, #0
 800efc0:	d00a      	beq.n	800efd8 <vTaskDelayUntil+0x64>
	__asm volatile
 800efc2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800efc6:	f383 8811 	msr	BASEPRI, r3
 800efca:	f3bf 8f6f 	isb	sy
 800efce:	f3bf 8f4f 	dsb	sy
 800efd2:	60fb      	str	r3, [r7, #12]
}
 800efd4:	bf00      	nop
 800efd6:	e7fe      	b.n	800efd6 <vTaskDelayUntil+0x62>

		vTaskSuspendAll();
 800efd8:	f000 f8de 	bl	800f198 <vTaskSuspendAll>
		{
			/* Minor optimisation.  The tick count cannot change in this
			block. */
			const TickType_t xConstTickCount = xTickCount;
 800efdc:	4b22      	ldr	r3, [pc, #136]	; (800f068 <vTaskDelayUntil+0xf4>)
 800efde:	681b      	ldr	r3, [r3, #0]
 800efe0:	623b      	str	r3, [r7, #32]

			/* Generate the tick time at which the task wants to wake. */
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
 800efe2:	687b      	ldr	r3, [r7, #4]
 800efe4:	681b      	ldr	r3, [r3, #0]
 800efe6:	683a      	ldr	r2, [r7, #0]
 800efe8:	4413      	add	r3, r2
 800efea:	61fb      	str	r3, [r7, #28]

			if( xConstTickCount < *pxPreviousWakeTime )
 800efec:	687b      	ldr	r3, [r7, #4]
 800efee:	681b      	ldr	r3, [r3, #0]
 800eff0:	6a3a      	ldr	r2, [r7, #32]
 800eff2:	429a      	cmp	r2, r3
 800eff4:	d20b      	bcs.n	800f00e <vTaskDelayUntil+0x9a>
				/* The tick count has overflowed since this function was
				lasted called.  In this case the only time we should ever
				actually delay is if the wake time has also	overflowed,
				and the wake time is greater than the tick time.  When this
				is the case it is as if neither time had overflowed. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xConstTickCount ) )
 800eff6:	687b      	ldr	r3, [r7, #4]
 800eff8:	681b      	ldr	r3, [r3, #0]
 800effa:	69fa      	ldr	r2, [r7, #28]
 800effc:	429a      	cmp	r2, r3
 800effe:	d211      	bcs.n	800f024 <vTaskDelayUntil+0xb0>
 800f000:	69fa      	ldr	r2, [r7, #28]
 800f002:	6a3b      	ldr	r3, [r7, #32]
 800f004:	429a      	cmp	r2, r3
 800f006:	d90d      	bls.n	800f024 <vTaskDelayUntil+0xb0>
				{
					xShouldDelay = pdTRUE;
 800f008:	2301      	movs	r3, #1
 800f00a:	627b      	str	r3, [r7, #36]	; 0x24
 800f00c:	e00a      	b.n	800f024 <vTaskDelayUntil+0xb0>
			else
			{
				/* The tick time has not overflowed.  In this case we will
				delay if either the wake time has overflowed, and/or the
				tick time is less than the wake time. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xConstTickCount ) )
 800f00e:	687b      	ldr	r3, [r7, #4]
 800f010:	681b      	ldr	r3, [r3, #0]
 800f012:	69fa      	ldr	r2, [r7, #28]
 800f014:	429a      	cmp	r2, r3
 800f016:	d303      	bcc.n	800f020 <vTaskDelayUntil+0xac>
 800f018:	69fa      	ldr	r2, [r7, #28]
 800f01a:	6a3b      	ldr	r3, [r7, #32]
 800f01c:	429a      	cmp	r2, r3
 800f01e:	d901      	bls.n	800f024 <vTaskDelayUntil+0xb0>
				{
					xShouldDelay = pdTRUE;
 800f020:	2301      	movs	r3, #1
 800f022:	627b      	str	r3, [r7, #36]	; 0x24
					mtCOVERAGE_TEST_MARKER();
				}
			}

			/* Update the wake time ready for the next call. */
			*pxPreviousWakeTime = xTimeToWake;
 800f024:	687b      	ldr	r3, [r7, #4]
 800f026:	69fa      	ldr	r2, [r7, #28]
 800f028:	601a      	str	r2, [r3, #0]

			if( xShouldDelay != pdFALSE )
 800f02a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f02c:	2b00      	cmp	r3, #0
 800f02e:	d006      	beq.n	800f03e <vTaskDelayUntil+0xca>
			{
				traceTASK_DELAY_UNTIL( xTimeToWake );

				/* prvAddCurrentTaskToDelayedList() needs the block time, not
				the time to wake, so subtract the current tick count. */
				prvAddCurrentTaskToDelayedList( xTimeToWake - xConstTickCount, pdFALSE );
 800f030:	69fa      	ldr	r2, [r7, #28]
 800f032:	6a3b      	ldr	r3, [r7, #32]
 800f034:	1ad3      	subs	r3, r2, r3
 800f036:	2100      	movs	r1, #0
 800f038:	4618      	mov	r0, r3
 800f03a:	f000 fbd1 	bl	800f7e0 <prvAddCurrentTaskToDelayedList>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		xAlreadyYielded = xTaskResumeAll();
 800f03e:	f000 f8b9 	bl	800f1b4 <xTaskResumeAll>
 800f042:	61b8      	str	r0, [r7, #24]

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800f044:	69bb      	ldr	r3, [r7, #24]
 800f046:	2b00      	cmp	r3, #0
 800f048:	d107      	bne.n	800f05a <vTaskDelayUntil+0xe6>
		{
			portYIELD_WITHIN_API();
 800f04a:	4b08      	ldr	r3, [pc, #32]	; (800f06c <vTaskDelayUntil+0xf8>)
 800f04c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800f050:	601a      	str	r2, [r3, #0]
 800f052:	f3bf 8f4f 	dsb	sy
 800f056:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800f05a:	bf00      	nop
 800f05c:	3728      	adds	r7, #40	; 0x28
 800f05e:	46bd      	mov	sp, r7
 800f060:	bd80      	pop	{r7, pc}
 800f062:	bf00      	nop
 800f064:	20000a3c 	.word	0x20000a3c
 800f068:	20000a18 	.word	0x20000a18
 800f06c:	e000ed04 	.word	0xe000ed04

0800f070 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800f070:	b580      	push	{r7, lr}
 800f072:	b084      	sub	sp, #16
 800f074:	af00      	add	r7, sp, #0
 800f076:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800f078:	2300      	movs	r3, #0
 800f07a:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800f07c:	687b      	ldr	r3, [r7, #4]
 800f07e:	2b00      	cmp	r3, #0
 800f080:	d017      	beq.n	800f0b2 <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800f082:	4b13      	ldr	r3, [pc, #76]	; (800f0d0 <vTaskDelay+0x60>)
 800f084:	681b      	ldr	r3, [r3, #0]
 800f086:	2b00      	cmp	r3, #0
 800f088:	d00a      	beq.n	800f0a0 <vTaskDelay+0x30>
	__asm volatile
 800f08a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f08e:	f383 8811 	msr	BASEPRI, r3
 800f092:	f3bf 8f6f 	isb	sy
 800f096:	f3bf 8f4f 	dsb	sy
 800f09a:	60bb      	str	r3, [r7, #8]
}
 800f09c:	bf00      	nop
 800f09e:	e7fe      	b.n	800f09e <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800f0a0:	f000 f87a 	bl	800f198 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800f0a4:	2100      	movs	r1, #0
 800f0a6:	6878      	ldr	r0, [r7, #4]
 800f0a8:	f000 fb9a 	bl	800f7e0 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800f0ac:	f000 f882 	bl	800f1b4 <xTaskResumeAll>
 800f0b0:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800f0b2:	68fb      	ldr	r3, [r7, #12]
 800f0b4:	2b00      	cmp	r3, #0
 800f0b6:	d107      	bne.n	800f0c8 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 800f0b8:	4b06      	ldr	r3, [pc, #24]	; (800f0d4 <vTaskDelay+0x64>)
 800f0ba:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800f0be:	601a      	str	r2, [r3, #0]
 800f0c0:	f3bf 8f4f 	dsb	sy
 800f0c4:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800f0c8:	bf00      	nop
 800f0ca:	3710      	adds	r7, #16
 800f0cc:	46bd      	mov	sp, r7
 800f0ce:	bd80      	pop	{r7, pc}
 800f0d0:	20000a3c 	.word	0x20000a3c
 800f0d4:	e000ed04 	.word	0xe000ed04

0800f0d8 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800f0d8:	b580      	push	{r7, lr}
 800f0da:	b08a      	sub	sp, #40	; 0x28
 800f0dc:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800f0de:	2300      	movs	r3, #0
 800f0e0:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800f0e2:	2300      	movs	r3, #0
 800f0e4:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800f0e6:	463a      	mov	r2, r7
 800f0e8:	1d39      	adds	r1, r7, #4
 800f0ea:	f107 0308 	add.w	r3, r7, #8
 800f0ee:	4618      	mov	r0, r3
 800f0f0:	f7f9 fce4 	bl	8008abc <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800f0f4:	6839      	ldr	r1, [r7, #0]
 800f0f6:	687b      	ldr	r3, [r7, #4]
 800f0f8:	68ba      	ldr	r2, [r7, #8]
 800f0fa:	9202      	str	r2, [sp, #8]
 800f0fc:	9301      	str	r3, [sp, #4]
 800f0fe:	2300      	movs	r3, #0
 800f100:	9300      	str	r3, [sp, #0]
 800f102:	2300      	movs	r3, #0
 800f104:	460a      	mov	r2, r1
 800f106:	491e      	ldr	r1, [pc, #120]	; (800f180 <vTaskStartScheduler+0xa8>)
 800f108:	481e      	ldr	r0, [pc, #120]	; (800f184 <vTaskStartScheduler+0xac>)
 800f10a:	f7ff fd94 	bl	800ec36 <xTaskCreateStatic>
 800f10e:	4603      	mov	r3, r0
 800f110:	4a1d      	ldr	r2, [pc, #116]	; (800f188 <vTaskStartScheduler+0xb0>)
 800f112:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800f114:	4b1c      	ldr	r3, [pc, #112]	; (800f188 <vTaskStartScheduler+0xb0>)
 800f116:	681b      	ldr	r3, [r3, #0]
 800f118:	2b00      	cmp	r3, #0
 800f11a:	d002      	beq.n	800f122 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800f11c:	2301      	movs	r3, #1
 800f11e:	617b      	str	r3, [r7, #20]
 800f120:	e001      	b.n	800f126 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800f122:	2300      	movs	r3, #0
 800f124:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800f126:	697b      	ldr	r3, [r7, #20]
 800f128:	2b01      	cmp	r3, #1
 800f12a:	d116      	bne.n	800f15a <vTaskStartScheduler+0x82>
	__asm volatile
 800f12c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f130:	f383 8811 	msr	BASEPRI, r3
 800f134:	f3bf 8f6f 	isb	sy
 800f138:	f3bf 8f4f 	dsb	sy
 800f13c:	613b      	str	r3, [r7, #16]
}
 800f13e:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800f140:	4b12      	ldr	r3, [pc, #72]	; (800f18c <vTaskStartScheduler+0xb4>)
 800f142:	f04f 32ff 	mov.w	r2, #4294967295
 800f146:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800f148:	4b11      	ldr	r3, [pc, #68]	; (800f190 <vTaskStartScheduler+0xb8>)
 800f14a:	2201      	movs	r2, #1
 800f14c:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800f14e:	4b11      	ldr	r3, [pc, #68]	; (800f194 <vTaskStartScheduler+0xbc>)
 800f150:	2200      	movs	r2, #0
 800f152:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800f154:	f000 fc3c 	bl	800f9d0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800f158:	e00e      	b.n	800f178 <vTaskStartScheduler+0xa0>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800f15a:	697b      	ldr	r3, [r7, #20]
 800f15c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f160:	d10a      	bne.n	800f178 <vTaskStartScheduler+0xa0>
	__asm volatile
 800f162:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f166:	f383 8811 	msr	BASEPRI, r3
 800f16a:	f3bf 8f6f 	isb	sy
 800f16e:	f3bf 8f4f 	dsb	sy
 800f172:	60fb      	str	r3, [r7, #12]
}
 800f174:	bf00      	nop
 800f176:	e7fe      	b.n	800f176 <vTaskStartScheduler+0x9e>
}
 800f178:	bf00      	nop
 800f17a:	3718      	adds	r7, #24
 800f17c:	46bd      	mov	sp, r7
 800f17e:	bd80      	pop	{r7, pc}
 800f180:	080138c4 	.word	0x080138c4
 800f184:	0800f5f9 	.word	0x0800f5f9
 800f188:	20000a38 	.word	0x20000a38
 800f18c:	20000a34 	.word	0x20000a34
 800f190:	20000a20 	.word	0x20000a20
 800f194:	20000a18 	.word	0x20000a18

0800f198 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800f198:	b480      	push	{r7}
 800f19a:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800f19c:	4b04      	ldr	r3, [pc, #16]	; (800f1b0 <vTaskSuspendAll+0x18>)
 800f19e:	681b      	ldr	r3, [r3, #0]
 800f1a0:	3301      	adds	r3, #1
 800f1a2:	4a03      	ldr	r2, [pc, #12]	; (800f1b0 <vTaskSuspendAll+0x18>)
 800f1a4:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800f1a6:	bf00      	nop
 800f1a8:	46bd      	mov	sp, r7
 800f1aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f1ae:	4770      	bx	lr
 800f1b0:	20000a3c 	.word	0x20000a3c

0800f1b4 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800f1b4:	b580      	push	{r7, lr}
 800f1b6:	b084      	sub	sp, #16
 800f1b8:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800f1ba:	2300      	movs	r3, #0
 800f1bc:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800f1be:	2300      	movs	r3, #0
 800f1c0:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800f1c2:	4b41      	ldr	r3, [pc, #260]	; (800f2c8 <xTaskResumeAll+0x114>)
 800f1c4:	681b      	ldr	r3, [r3, #0]
 800f1c6:	2b00      	cmp	r3, #0
 800f1c8:	d10a      	bne.n	800f1e0 <xTaskResumeAll+0x2c>
	__asm volatile
 800f1ca:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f1ce:	f383 8811 	msr	BASEPRI, r3
 800f1d2:	f3bf 8f6f 	isb	sy
 800f1d6:	f3bf 8f4f 	dsb	sy
 800f1da:	603b      	str	r3, [r7, #0]
}
 800f1dc:	bf00      	nop
 800f1de:	e7fe      	b.n	800f1de <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800f1e0:	f000 fc98 	bl	800fb14 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800f1e4:	4b38      	ldr	r3, [pc, #224]	; (800f2c8 <xTaskResumeAll+0x114>)
 800f1e6:	681b      	ldr	r3, [r3, #0]
 800f1e8:	3b01      	subs	r3, #1
 800f1ea:	4a37      	ldr	r2, [pc, #220]	; (800f2c8 <xTaskResumeAll+0x114>)
 800f1ec:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800f1ee:	4b36      	ldr	r3, [pc, #216]	; (800f2c8 <xTaskResumeAll+0x114>)
 800f1f0:	681b      	ldr	r3, [r3, #0]
 800f1f2:	2b00      	cmp	r3, #0
 800f1f4:	d161      	bne.n	800f2ba <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800f1f6:	4b35      	ldr	r3, [pc, #212]	; (800f2cc <xTaskResumeAll+0x118>)
 800f1f8:	681b      	ldr	r3, [r3, #0]
 800f1fa:	2b00      	cmp	r3, #0
 800f1fc:	d05d      	beq.n	800f2ba <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800f1fe:	e02e      	b.n	800f25e <xTaskResumeAll+0xaa>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800f200:	4b33      	ldr	r3, [pc, #204]	; (800f2d0 <xTaskResumeAll+0x11c>)
 800f202:	68db      	ldr	r3, [r3, #12]
 800f204:	68db      	ldr	r3, [r3, #12]
 800f206:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800f208:	68fb      	ldr	r3, [r7, #12]
 800f20a:	3318      	adds	r3, #24
 800f20c:	4618      	mov	r0, r3
 800f20e:	f7ff fc26 	bl	800ea5e <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800f212:	68fb      	ldr	r3, [r7, #12]
 800f214:	3304      	adds	r3, #4
 800f216:	4618      	mov	r0, r3
 800f218:	f7ff fc21 	bl	800ea5e <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800f21c:	68fb      	ldr	r3, [r7, #12]
 800f21e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f220:	2201      	movs	r2, #1
 800f222:	409a      	lsls	r2, r3
 800f224:	4b2b      	ldr	r3, [pc, #172]	; (800f2d4 <xTaskResumeAll+0x120>)
 800f226:	681b      	ldr	r3, [r3, #0]
 800f228:	4313      	orrs	r3, r2
 800f22a:	4a2a      	ldr	r2, [pc, #168]	; (800f2d4 <xTaskResumeAll+0x120>)
 800f22c:	6013      	str	r3, [r2, #0]
 800f22e:	68fb      	ldr	r3, [r7, #12]
 800f230:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800f232:	4613      	mov	r3, r2
 800f234:	009b      	lsls	r3, r3, #2
 800f236:	4413      	add	r3, r2
 800f238:	009b      	lsls	r3, r3, #2
 800f23a:	4a27      	ldr	r2, [pc, #156]	; (800f2d8 <xTaskResumeAll+0x124>)
 800f23c:	441a      	add	r2, r3
 800f23e:	68fb      	ldr	r3, [r7, #12]
 800f240:	3304      	adds	r3, #4
 800f242:	4619      	mov	r1, r3
 800f244:	4610      	mov	r0, r2
 800f246:	f7ff fbad 	bl	800e9a4 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800f24a:	68fb      	ldr	r3, [r7, #12]
 800f24c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800f24e:	4b23      	ldr	r3, [pc, #140]	; (800f2dc <xTaskResumeAll+0x128>)
 800f250:	681b      	ldr	r3, [r3, #0]
 800f252:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f254:	429a      	cmp	r2, r3
 800f256:	d302      	bcc.n	800f25e <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 800f258:	4b21      	ldr	r3, [pc, #132]	; (800f2e0 <xTaskResumeAll+0x12c>)
 800f25a:	2201      	movs	r2, #1
 800f25c:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800f25e:	4b1c      	ldr	r3, [pc, #112]	; (800f2d0 <xTaskResumeAll+0x11c>)
 800f260:	681b      	ldr	r3, [r3, #0]
 800f262:	2b00      	cmp	r3, #0
 800f264:	d1cc      	bne.n	800f200 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800f266:	68fb      	ldr	r3, [r7, #12]
 800f268:	2b00      	cmp	r3, #0
 800f26a:	d001      	beq.n	800f270 <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800f26c:	f000 fa7a 	bl	800f764 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800f270:	4b1c      	ldr	r3, [pc, #112]	; (800f2e4 <xTaskResumeAll+0x130>)
 800f272:	681b      	ldr	r3, [r3, #0]
 800f274:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800f276:	687b      	ldr	r3, [r7, #4]
 800f278:	2b00      	cmp	r3, #0
 800f27a:	d010      	beq.n	800f29e <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800f27c:	f000 f846 	bl	800f30c <xTaskIncrementTick>
 800f280:	4603      	mov	r3, r0
 800f282:	2b00      	cmp	r3, #0
 800f284:	d002      	beq.n	800f28c <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 800f286:	4b16      	ldr	r3, [pc, #88]	; (800f2e0 <xTaskResumeAll+0x12c>)
 800f288:	2201      	movs	r2, #1
 800f28a:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800f28c:	687b      	ldr	r3, [r7, #4]
 800f28e:	3b01      	subs	r3, #1
 800f290:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800f292:	687b      	ldr	r3, [r7, #4]
 800f294:	2b00      	cmp	r3, #0
 800f296:	d1f1      	bne.n	800f27c <xTaskResumeAll+0xc8>

						xPendedTicks = 0;
 800f298:	4b12      	ldr	r3, [pc, #72]	; (800f2e4 <xTaskResumeAll+0x130>)
 800f29a:	2200      	movs	r2, #0
 800f29c:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800f29e:	4b10      	ldr	r3, [pc, #64]	; (800f2e0 <xTaskResumeAll+0x12c>)
 800f2a0:	681b      	ldr	r3, [r3, #0]
 800f2a2:	2b00      	cmp	r3, #0
 800f2a4:	d009      	beq.n	800f2ba <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800f2a6:	2301      	movs	r3, #1
 800f2a8:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800f2aa:	4b0f      	ldr	r3, [pc, #60]	; (800f2e8 <xTaskResumeAll+0x134>)
 800f2ac:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800f2b0:	601a      	str	r2, [r3, #0]
 800f2b2:	f3bf 8f4f 	dsb	sy
 800f2b6:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800f2ba:	f000 fc5b 	bl	800fb74 <vPortExitCritical>

	return xAlreadyYielded;
 800f2be:	68bb      	ldr	r3, [r7, #8]
}
 800f2c0:	4618      	mov	r0, r3
 800f2c2:	3710      	adds	r7, #16
 800f2c4:	46bd      	mov	sp, r7
 800f2c6:	bd80      	pop	{r7, pc}
 800f2c8:	20000a3c 	.word	0x20000a3c
 800f2cc:	20000a14 	.word	0x20000a14
 800f2d0:	200009d4 	.word	0x200009d4
 800f2d4:	20000a1c 	.word	0x20000a1c
 800f2d8:	20000918 	.word	0x20000918
 800f2dc:	20000914 	.word	0x20000914
 800f2e0:	20000a28 	.word	0x20000a28
 800f2e4:	20000a24 	.word	0x20000a24
 800f2e8:	e000ed04 	.word	0xe000ed04

0800f2ec <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800f2ec:	b480      	push	{r7}
 800f2ee:	b083      	sub	sp, #12
 800f2f0:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800f2f2:	4b05      	ldr	r3, [pc, #20]	; (800f308 <xTaskGetTickCount+0x1c>)
 800f2f4:	681b      	ldr	r3, [r3, #0]
 800f2f6:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800f2f8:	687b      	ldr	r3, [r7, #4]
}
 800f2fa:	4618      	mov	r0, r3
 800f2fc:	370c      	adds	r7, #12
 800f2fe:	46bd      	mov	sp, r7
 800f300:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f304:	4770      	bx	lr
 800f306:	bf00      	nop
 800f308:	20000a18 	.word	0x20000a18

0800f30c <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800f30c:	b580      	push	{r7, lr}
 800f30e:	b086      	sub	sp, #24
 800f310:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800f312:	2300      	movs	r3, #0
 800f314:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800f316:	4b4e      	ldr	r3, [pc, #312]	; (800f450 <xTaskIncrementTick+0x144>)
 800f318:	681b      	ldr	r3, [r3, #0]
 800f31a:	2b00      	cmp	r3, #0
 800f31c:	f040 808e 	bne.w	800f43c <xTaskIncrementTick+0x130>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800f320:	4b4c      	ldr	r3, [pc, #304]	; (800f454 <xTaskIncrementTick+0x148>)
 800f322:	681b      	ldr	r3, [r3, #0]
 800f324:	3301      	adds	r3, #1
 800f326:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800f328:	4a4a      	ldr	r2, [pc, #296]	; (800f454 <xTaskIncrementTick+0x148>)
 800f32a:	693b      	ldr	r3, [r7, #16]
 800f32c:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800f32e:	693b      	ldr	r3, [r7, #16]
 800f330:	2b00      	cmp	r3, #0
 800f332:	d120      	bne.n	800f376 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 800f334:	4b48      	ldr	r3, [pc, #288]	; (800f458 <xTaskIncrementTick+0x14c>)
 800f336:	681b      	ldr	r3, [r3, #0]
 800f338:	681b      	ldr	r3, [r3, #0]
 800f33a:	2b00      	cmp	r3, #0
 800f33c:	d00a      	beq.n	800f354 <xTaskIncrementTick+0x48>
	__asm volatile
 800f33e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f342:	f383 8811 	msr	BASEPRI, r3
 800f346:	f3bf 8f6f 	isb	sy
 800f34a:	f3bf 8f4f 	dsb	sy
 800f34e:	603b      	str	r3, [r7, #0]
}
 800f350:	bf00      	nop
 800f352:	e7fe      	b.n	800f352 <xTaskIncrementTick+0x46>
 800f354:	4b40      	ldr	r3, [pc, #256]	; (800f458 <xTaskIncrementTick+0x14c>)
 800f356:	681b      	ldr	r3, [r3, #0]
 800f358:	60fb      	str	r3, [r7, #12]
 800f35a:	4b40      	ldr	r3, [pc, #256]	; (800f45c <xTaskIncrementTick+0x150>)
 800f35c:	681b      	ldr	r3, [r3, #0]
 800f35e:	4a3e      	ldr	r2, [pc, #248]	; (800f458 <xTaskIncrementTick+0x14c>)
 800f360:	6013      	str	r3, [r2, #0]
 800f362:	4a3e      	ldr	r2, [pc, #248]	; (800f45c <xTaskIncrementTick+0x150>)
 800f364:	68fb      	ldr	r3, [r7, #12]
 800f366:	6013      	str	r3, [r2, #0]
 800f368:	4b3d      	ldr	r3, [pc, #244]	; (800f460 <xTaskIncrementTick+0x154>)
 800f36a:	681b      	ldr	r3, [r3, #0]
 800f36c:	3301      	adds	r3, #1
 800f36e:	4a3c      	ldr	r2, [pc, #240]	; (800f460 <xTaskIncrementTick+0x154>)
 800f370:	6013      	str	r3, [r2, #0]
 800f372:	f000 f9f7 	bl	800f764 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800f376:	4b3b      	ldr	r3, [pc, #236]	; (800f464 <xTaskIncrementTick+0x158>)
 800f378:	681b      	ldr	r3, [r3, #0]
 800f37a:	693a      	ldr	r2, [r7, #16]
 800f37c:	429a      	cmp	r2, r3
 800f37e:	d348      	bcc.n	800f412 <xTaskIncrementTick+0x106>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800f380:	4b35      	ldr	r3, [pc, #212]	; (800f458 <xTaskIncrementTick+0x14c>)
 800f382:	681b      	ldr	r3, [r3, #0]
 800f384:	681b      	ldr	r3, [r3, #0]
 800f386:	2b00      	cmp	r3, #0
 800f388:	d104      	bne.n	800f394 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800f38a:	4b36      	ldr	r3, [pc, #216]	; (800f464 <xTaskIncrementTick+0x158>)
 800f38c:	f04f 32ff 	mov.w	r2, #4294967295
 800f390:	601a      	str	r2, [r3, #0]
					break;
 800f392:	e03e      	b.n	800f412 <xTaskIncrementTick+0x106>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800f394:	4b30      	ldr	r3, [pc, #192]	; (800f458 <xTaskIncrementTick+0x14c>)
 800f396:	681b      	ldr	r3, [r3, #0]
 800f398:	68db      	ldr	r3, [r3, #12]
 800f39a:	68db      	ldr	r3, [r3, #12]
 800f39c:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800f39e:	68bb      	ldr	r3, [r7, #8]
 800f3a0:	685b      	ldr	r3, [r3, #4]
 800f3a2:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800f3a4:	693a      	ldr	r2, [r7, #16]
 800f3a6:	687b      	ldr	r3, [r7, #4]
 800f3a8:	429a      	cmp	r2, r3
 800f3aa:	d203      	bcs.n	800f3b4 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800f3ac:	4a2d      	ldr	r2, [pc, #180]	; (800f464 <xTaskIncrementTick+0x158>)
 800f3ae:	687b      	ldr	r3, [r7, #4]
 800f3b0:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800f3b2:	e02e      	b.n	800f412 <xTaskIncrementTick+0x106>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800f3b4:	68bb      	ldr	r3, [r7, #8]
 800f3b6:	3304      	adds	r3, #4
 800f3b8:	4618      	mov	r0, r3
 800f3ba:	f7ff fb50 	bl	800ea5e <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800f3be:	68bb      	ldr	r3, [r7, #8]
 800f3c0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800f3c2:	2b00      	cmp	r3, #0
 800f3c4:	d004      	beq.n	800f3d0 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800f3c6:	68bb      	ldr	r3, [r7, #8]
 800f3c8:	3318      	adds	r3, #24
 800f3ca:	4618      	mov	r0, r3
 800f3cc:	f7ff fb47 	bl	800ea5e <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800f3d0:	68bb      	ldr	r3, [r7, #8]
 800f3d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f3d4:	2201      	movs	r2, #1
 800f3d6:	409a      	lsls	r2, r3
 800f3d8:	4b23      	ldr	r3, [pc, #140]	; (800f468 <xTaskIncrementTick+0x15c>)
 800f3da:	681b      	ldr	r3, [r3, #0]
 800f3dc:	4313      	orrs	r3, r2
 800f3de:	4a22      	ldr	r2, [pc, #136]	; (800f468 <xTaskIncrementTick+0x15c>)
 800f3e0:	6013      	str	r3, [r2, #0]
 800f3e2:	68bb      	ldr	r3, [r7, #8]
 800f3e4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800f3e6:	4613      	mov	r3, r2
 800f3e8:	009b      	lsls	r3, r3, #2
 800f3ea:	4413      	add	r3, r2
 800f3ec:	009b      	lsls	r3, r3, #2
 800f3ee:	4a1f      	ldr	r2, [pc, #124]	; (800f46c <xTaskIncrementTick+0x160>)
 800f3f0:	441a      	add	r2, r3
 800f3f2:	68bb      	ldr	r3, [r7, #8]
 800f3f4:	3304      	adds	r3, #4
 800f3f6:	4619      	mov	r1, r3
 800f3f8:	4610      	mov	r0, r2
 800f3fa:	f7ff fad3 	bl	800e9a4 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800f3fe:	68bb      	ldr	r3, [r7, #8]
 800f400:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800f402:	4b1b      	ldr	r3, [pc, #108]	; (800f470 <xTaskIncrementTick+0x164>)
 800f404:	681b      	ldr	r3, [r3, #0]
 800f406:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f408:	429a      	cmp	r2, r3
 800f40a:	d3b9      	bcc.n	800f380 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 800f40c:	2301      	movs	r3, #1
 800f40e:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800f410:	e7b6      	b.n	800f380 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800f412:	4b17      	ldr	r3, [pc, #92]	; (800f470 <xTaskIncrementTick+0x164>)
 800f414:	681b      	ldr	r3, [r3, #0]
 800f416:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800f418:	4914      	ldr	r1, [pc, #80]	; (800f46c <xTaskIncrementTick+0x160>)
 800f41a:	4613      	mov	r3, r2
 800f41c:	009b      	lsls	r3, r3, #2
 800f41e:	4413      	add	r3, r2
 800f420:	009b      	lsls	r3, r3, #2
 800f422:	440b      	add	r3, r1
 800f424:	681b      	ldr	r3, [r3, #0]
 800f426:	2b01      	cmp	r3, #1
 800f428:	d901      	bls.n	800f42e <xTaskIncrementTick+0x122>
			{
				xSwitchRequired = pdTRUE;
 800f42a:	2301      	movs	r3, #1
 800f42c:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800f42e:	4b11      	ldr	r3, [pc, #68]	; (800f474 <xTaskIncrementTick+0x168>)
 800f430:	681b      	ldr	r3, [r3, #0]
 800f432:	2b00      	cmp	r3, #0
 800f434:	d007      	beq.n	800f446 <xTaskIncrementTick+0x13a>
			{
				xSwitchRequired = pdTRUE;
 800f436:	2301      	movs	r3, #1
 800f438:	617b      	str	r3, [r7, #20]
 800f43a:	e004      	b.n	800f446 <xTaskIncrementTick+0x13a>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800f43c:	4b0e      	ldr	r3, [pc, #56]	; (800f478 <xTaskIncrementTick+0x16c>)
 800f43e:	681b      	ldr	r3, [r3, #0]
 800f440:	3301      	adds	r3, #1
 800f442:	4a0d      	ldr	r2, [pc, #52]	; (800f478 <xTaskIncrementTick+0x16c>)
 800f444:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800f446:	697b      	ldr	r3, [r7, #20]
}
 800f448:	4618      	mov	r0, r3
 800f44a:	3718      	adds	r7, #24
 800f44c:	46bd      	mov	sp, r7
 800f44e:	bd80      	pop	{r7, pc}
 800f450:	20000a3c 	.word	0x20000a3c
 800f454:	20000a18 	.word	0x20000a18
 800f458:	200009cc 	.word	0x200009cc
 800f45c:	200009d0 	.word	0x200009d0
 800f460:	20000a2c 	.word	0x20000a2c
 800f464:	20000a34 	.word	0x20000a34
 800f468:	20000a1c 	.word	0x20000a1c
 800f46c:	20000918 	.word	0x20000918
 800f470:	20000914 	.word	0x20000914
 800f474:	20000a28 	.word	0x20000a28
 800f478:	20000a24 	.word	0x20000a24

0800f47c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800f47c:	b480      	push	{r7}
 800f47e:	b087      	sub	sp, #28
 800f480:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800f482:	4b27      	ldr	r3, [pc, #156]	; (800f520 <vTaskSwitchContext+0xa4>)
 800f484:	681b      	ldr	r3, [r3, #0]
 800f486:	2b00      	cmp	r3, #0
 800f488:	d003      	beq.n	800f492 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800f48a:	4b26      	ldr	r3, [pc, #152]	; (800f524 <vTaskSwitchContext+0xa8>)
 800f48c:	2201      	movs	r2, #1
 800f48e:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800f490:	e03f      	b.n	800f512 <vTaskSwitchContext+0x96>
		xYieldPending = pdFALSE;
 800f492:	4b24      	ldr	r3, [pc, #144]	; (800f524 <vTaskSwitchContext+0xa8>)
 800f494:	2200      	movs	r2, #0
 800f496:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800f498:	4b23      	ldr	r3, [pc, #140]	; (800f528 <vTaskSwitchContext+0xac>)
 800f49a:	681b      	ldr	r3, [r3, #0]
 800f49c:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 800f49e:	68fb      	ldr	r3, [r7, #12]
 800f4a0:	fab3 f383 	clz	r3, r3
 800f4a4:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 800f4a6:	7afb      	ldrb	r3, [r7, #11]
 800f4a8:	f1c3 031f 	rsb	r3, r3, #31
 800f4ac:	617b      	str	r3, [r7, #20]
 800f4ae:	491f      	ldr	r1, [pc, #124]	; (800f52c <vTaskSwitchContext+0xb0>)
 800f4b0:	697a      	ldr	r2, [r7, #20]
 800f4b2:	4613      	mov	r3, r2
 800f4b4:	009b      	lsls	r3, r3, #2
 800f4b6:	4413      	add	r3, r2
 800f4b8:	009b      	lsls	r3, r3, #2
 800f4ba:	440b      	add	r3, r1
 800f4bc:	681b      	ldr	r3, [r3, #0]
 800f4be:	2b00      	cmp	r3, #0
 800f4c0:	d10a      	bne.n	800f4d8 <vTaskSwitchContext+0x5c>
	__asm volatile
 800f4c2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f4c6:	f383 8811 	msr	BASEPRI, r3
 800f4ca:	f3bf 8f6f 	isb	sy
 800f4ce:	f3bf 8f4f 	dsb	sy
 800f4d2:	607b      	str	r3, [r7, #4]
}
 800f4d4:	bf00      	nop
 800f4d6:	e7fe      	b.n	800f4d6 <vTaskSwitchContext+0x5a>
 800f4d8:	697a      	ldr	r2, [r7, #20]
 800f4da:	4613      	mov	r3, r2
 800f4dc:	009b      	lsls	r3, r3, #2
 800f4de:	4413      	add	r3, r2
 800f4e0:	009b      	lsls	r3, r3, #2
 800f4e2:	4a12      	ldr	r2, [pc, #72]	; (800f52c <vTaskSwitchContext+0xb0>)
 800f4e4:	4413      	add	r3, r2
 800f4e6:	613b      	str	r3, [r7, #16]
 800f4e8:	693b      	ldr	r3, [r7, #16]
 800f4ea:	685b      	ldr	r3, [r3, #4]
 800f4ec:	685a      	ldr	r2, [r3, #4]
 800f4ee:	693b      	ldr	r3, [r7, #16]
 800f4f0:	605a      	str	r2, [r3, #4]
 800f4f2:	693b      	ldr	r3, [r7, #16]
 800f4f4:	685a      	ldr	r2, [r3, #4]
 800f4f6:	693b      	ldr	r3, [r7, #16]
 800f4f8:	3308      	adds	r3, #8
 800f4fa:	429a      	cmp	r2, r3
 800f4fc:	d104      	bne.n	800f508 <vTaskSwitchContext+0x8c>
 800f4fe:	693b      	ldr	r3, [r7, #16]
 800f500:	685b      	ldr	r3, [r3, #4]
 800f502:	685a      	ldr	r2, [r3, #4]
 800f504:	693b      	ldr	r3, [r7, #16]
 800f506:	605a      	str	r2, [r3, #4]
 800f508:	693b      	ldr	r3, [r7, #16]
 800f50a:	685b      	ldr	r3, [r3, #4]
 800f50c:	68db      	ldr	r3, [r3, #12]
 800f50e:	4a08      	ldr	r2, [pc, #32]	; (800f530 <vTaskSwitchContext+0xb4>)
 800f510:	6013      	str	r3, [r2, #0]
}
 800f512:	bf00      	nop
 800f514:	371c      	adds	r7, #28
 800f516:	46bd      	mov	sp, r7
 800f518:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f51c:	4770      	bx	lr
 800f51e:	bf00      	nop
 800f520:	20000a3c 	.word	0x20000a3c
 800f524:	20000a28 	.word	0x20000a28
 800f528:	20000a1c 	.word	0x20000a1c
 800f52c:	20000918 	.word	0x20000918
 800f530:	20000914 	.word	0x20000914

0800f534 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800f534:	b580      	push	{r7, lr}
 800f536:	b086      	sub	sp, #24
 800f538:	af00      	add	r7, sp, #0
 800f53a:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800f53c:	687b      	ldr	r3, [r7, #4]
 800f53e:	68db      	ldr	r3, [r3, #12]
 800f540:	68db      	ldr	r3, [r3, #12]
 800f542:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800f544:	693b      	ldr	r3, [r7, #16]
 800f546:	2b00      	cmp	r3, #0
 800f548:	d10a      	bne.n	800f560 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 800f54a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f54e:	f383 8811 	msr	BASEPRI, r3
 800f552:	f3bf 8f6f 	isb	sy
 800f556:	f3bf 8f4f 	dsb	sy
 800f55a:	60fb      	str	r3, [r7, #12]
}
 800f55c:	bf00      	nop
 800f55e:	e7fe      	b.n	800f55e <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800f560:	693b      	ldr	r3, [r7, #16]
 800f562:	3318      	adds	r3, #24
 800f564:	4618      	mov	r0, r3
 800f566:	f7ff fa7a 	bl	800ea5e <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800f56a:	4b1d      	ldr	r3, [pc, #116]	; (800f5e0 <xTaskRemoveFromEventList+0xac>)
 800f56c:	681b      	ldr	r3, [r3, #0]
 800f56e:	2b00      	cmp	r3, #0
 800f570:	d11c      	bne.n	800f5ac <xTaskRemoveFromEventList+0x78>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800f572:	693b      	ldr	r3, [r7, #16]
 800f574:	3304      	adds	r3, #4
 800f576:	4618      	mov	r0, r3
 800f578:	f7ff fa71 	bl	800ea5e <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800f57c:	693b      	ldr	r3, [r7, #16]
 800f57e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f580:	2201      	movs	r2, #1
 800f582:	409a      	lsls	r2, r3
 800f584:	4b17      	ldr	r3, [pc, #92]	; (800f5e4 <xTaskRemoveFromEventList+0xb0>)
 800f586:	681b      	ldr	r3, [r3, #0]
 800f588:	4313      	orrs	r3, r2
 800f58a:	4a16      	ldr	r2, [pc, #88]	; (800f5e4 <xTaskRemoveFromEventList+0xb0>)
 800f58c:	6013      	str	r3, [r2, #0]
 800f58e:	693b      	ldr	r3, [r7, #16]
 800f590:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800f592:	4613      	mov	r3, r2
 800f594:	009b      	lsls	r3, r3, #2
 800f596:	4413      	add	r3, r2
 800f598:	009b      	lsls	r3, r3, #2
 800f59a:	4a13      	ldr	r2, [pc, #76]	; (800f5e8 <xTaskRemoveFromEventList+0xb4>)
 800f59c:	441a      	add	r2, r3
 800f59e:	693b      	ldr	r3, [r7, #16]
 800f5a0:	3304      	adds	r3, #4
 800f5a2:	4619      	mov	r1, r3
 800f5a4:	4610      	mov	r0, r2
 800f5a6:	f7ff f9fd 	bl	800e9a4 <vListInsertEnd>
 800f5aa:	e005      	b.n	800f5b8 <xTaskRemoveFromEventList+0x84>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800f5ac:	693b      	ldr	r3, [r7, #16]
 800f5ae:	3318      	adds	r3, #24
 800f5b0:	4619      	mov	r1, r3
 800f5b2:	480e      	ldr	r0, [pc, #56]	; (800f5ec <xTaskRemoveFromEventList+0xb8>)
 800f5b4:	f7ff f9f6 	bl	800e9a4 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800f5b8:	693b      	ldr	r3, [r7, #16]
 800f5ba:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800f5bc:	4b0c      	ldr	r3, [pc, #48]	; (800f5f0 <xTaskRemoveFromEventList+0xbc>)
 800f5be:	681b      	ldr	r3, [r3, #0]
 800f5c0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f5c2:	429a      	cmp	r2, r3
 800f5c4:	d905      	bls.n	800f5d2 <xTaskRemoveFromEventList+0x9e>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800f5c6:	2301      	movs	r3, #1
 800f5c8:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800f5ca:	4b0a      	ldr	r3, [pc, #40]	; (800f5f4 <xTaskRemoveFromEventList+0xc0>)
 800f5cc:	2201      	movs	r2, #1
 800f5ce:	601a      	str	r2, [r3, #0]
 800f5d0:	e001      	b.n	800f5d6 <xTaskRemoveFromEventList+0xa2>
	}
	else
	{
		xReturn = pdFALSE;
 800f5d2:	2300      	movs	r3, #0
 800f5d4:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800f5d6:	697b      	ldr	r3, [r7, #20]
}
 800f5d8:	4618      	mov	r0, r3
 800f5da:	3718      	adds	r7, #24
 800f5dc:	46bd      	mov	sp, r7
 800f5de:	bd80      	pop	{r7, pc}
 800f5e0:	20000a3c 	.word	0x20000a3c
 800f5e4:	20000a1c 	.word	0x20000a1c
 800f5e8:	20000918 	.word	0x20000918
 800f5ec:	200009d4 	.word	0x200009d4
 800f5f0:	20000914 	.word	0x20000914
 800f5f4:	20000a28 	.word	0x20000a28

0800f5f8 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800f5f8:	b580      	push	{r7, lr}
 800f5fa:	b082      	sub	sp, #8
 800f5fc:	af00      	add	r7, sp, #0
 800f5fe:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800f600:	f000 f852 	bl	800f6a8 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800f604:	4b06      	ldr	r3, [pc, #24]	; (800f620 <prvIdleTask+0x28>)
 800f606:	681b      	ldr	r3, [r3, #0]
 800f608:	2b01      	cmp	r3, #1
 800f60a:	d9f9      	bls.n	800f600 <prvIdleTask+0x8>
			{
				taskYIELD();
 800f60c:	4b05      	ldr	r3, [pc, #20]	; (800f624 <prvIdleTask+0x2c>)
 800f60e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800f612:	601a      	str	r2, [r3, #0]
 800f614:	f3bf 8f4f 	dsb	sy
 800f618:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800f61c:	e7f0      	b.n	800f600 <prvIdleTask+0x8>
 800f61e:	bf00      	nop
 800f620:	20000918 	.word	0x20000918
 800f624:	e000ed04 	.word	0xe000ed04

0800f628 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800f628:	b580      	push	{r7, lr}
 800f62a:	b082      	sub	sp, #8
 800f62c:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800f62e:	2300      	movs	r3, #0
 800f630:	607b      	str	r3, [r7, #4]
 800f632:	e00c      	b.n	800f64e <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800f634:	687a      	ldr	r2, [r7, #4]
 800f636:	4613      	mov	r3, r2
 800f638:	009b      	lsls	r3, r3, #2
 800f63a:	4413      	add	r3, r2
 800f63c:	009b      	lsls	r3, r3, #2
 800f63e:	4a12      	ldr	r2, [pc, #72]	; (800f688 <prvInitialiseTaskLists+0x60>)
 800f640:	4413      	add	r3, r2
 800f642:	4618      	mov	r0, r3
 800f644:	f7ff f981 	bl	800e94a <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800f648:	687b      	ldr	r3, [r7, #4]
 800f64a:	3301      	adds	r3, #1
 800f64c:	607b      	str	r3, [r7, #4]
 800f64e:	687b      	ldr	r3, [r7, #4]
 800f650:	2b06      	cmp	r3, #6
 800f652:	d9ef      	bls.n	800f634 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800f654:	480d      	ldr	r0, [pc, #52]	; (800f68c <prvInitialiseTaskLists+0x64>)
 800f656:	f7ff f978 	bl	800e94a <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800f65a:	480d      	ldr	r0, [pc, #52]	; (800f690 <prvInitialiseTaskLists+0x68>)
 800f65c:	f7ff f975 	bl	800e94a <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800f660:	480c      	ldr	r0, [pc, #48]	; (800f694 <prvInitialiseTaskLists+0x6c>)
 800f662:	f7ff f972 	bl	800e94a <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800f666:	480c      	ldr	r0, [pc, #48]	; (800f698 <prvInitialiseTaskLists+0x70>)
 800f668:	f7ff f96f 	bl	800e94a <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800f66c:	480b      	ldr	r0, [pc, #44]	; (800f69c <prvInitialiseTaskLists+0x74>)
 800f66e:	f7ff f96c 	bl	800e94a <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800f672:	4b0b      	ldr	r3, [pc, #44]	; (800f6a0 <prvInitialiseTaskLists+0x78>)
 800f674:	4a05      	ldr	r2, [pc, #20]	; (800f68c <prvInitialiseTaskLists+0x64>)
 800f676:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800f678:	4b0a      	ldr	r3, [pc, #40]	; (800f6a4 <prvInitialiseTaskLists+0x7c>)
 800f67a:	4a05      	ldr	r2, [pc, #20]	; (800f690 <prvInitialiseTaskLists+0x68>)
 800f67c:	601a      	str	r2, [r3, #0]
}
 800f67e:	bf00      	nop
 800f680:	3708      	adds	r7, #8
 800f682:	46bd      	mov	sp, r7
 800f684:	bd80      	pop	{r7, pc}
 800f686:	bf00      	nop
 800f688:	20000918 	.word	0x20000918
 800f68c:	200009a4 	.word	0x200009a4
 800f690:	200009b8 	.word	0x200009b8
 800f694:	200009d4 	.word	0x200009d4
 800f698:	200009e8 	.word	0x200009e8
 800f69c:	20000a00 	.word	0x20000a00
 800f6a0:	200009cc 	.word	0x200009cc
 800f6a4:	200009d0 	.word	0x200009d0

0800f6a8 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800f6a8:	b580      	push	{r7, lr}
 800f6aa:	b082      	sub	sp, #8
 800f6ac:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800f6ae:	e019      	b.n	800f6e4 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800f6b0:	f000 fa30 	bl	800fb14 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800f6b4:	4b10      	ldr	r3, [pc, #64]	; (800f6f8 <prvCheckTasksWaitingTermination+0x50>)
 800f6b6:	68db      	ldr	r3, [r3, #12]
 800f6b8:	68db      	ldr	r3, [r3, #12]
 800f6ba:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800f6bc:	687b      	ldr	r3, [r7, #4]
 800f6be:	3304      	adds	r3, #4
 800f6c0:	4618      	mov	r0, r3
 800f6c2:	f7ff f9cc 	bl	800ea5e <uxListRemove>
				--uxCurrentNumberOfTasks;
 800f6c6:	4b0d      	ldr	r3, [pc, #52]	; (800f6fc <prvCheckTasksWaitingTermination+0x54>)
 800f6c8:	681b      	ldr	r3, [r3, #0]
 800f6ca:	3b01      	subs	r3, #1
 800f6cc:	4a0b      	ldr	r2, [pc, #44]	; (800f6fc <prvCheckTasksWaitingTermination+0x54>)
 800f6ce:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800f6d0:	4b0b      	ldr	r3, [pc, #44]	; (800f700 <prvCheckTasksWaitingTermination+0x58>)
 800f6d2:	681b      	ldr	r3, [r3, #0]
 800f6d4:	3b01      	subs	r3, #1
 800f6d6:	4a0a      	ldr	r2, [pc, #40]	; (800f700 <prvCheckTasksWaitingTermination+0x58>)
 800f6d8:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800f6da:	f000 fa4b 	bl	800fb74 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800f6de:	6878      	ldr	r0, [r7, #4]
 800f6e0:	f000 f810 	bl	800f704 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800f6e4:	4b06      	ldr	r3, [pc, #24]	; (800f700 <prvCheckTasksWaitingTermination+0x58>)
 800f6e6:	681b      	ldr	r3, [r3, #0]
 800f6e8:	2b00      	cmp	r3, #0
 800f6ea:	d1e1      	bne.n	800f6b0 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800f6ec:	bf00      	nop
 800f6ee:	bf00      	nop
 800f6f0:	3708      	adds	r7, #8
 800f6f2:	46bd      	mov	sp, r7
 800f6f4:	bd80      	pop	{r7, pc}
 800f6f6:	bf00      	nop
 800f6f8:	200009e8 	.word	0x200009e8
 800f6fc:	20000a14 	.word	0x20000a14
 800f700:	200009fc 	.word	0x200009fc

0800f704 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800f704:	b580      	push	{r7, lr}
 800f706:	b084      	sub	sp, #16
 800f708:	af00      	add	r7, sp, #0
 800f70a:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800f70c:	687b      	ldr	r3, [r7, #4]
 800f70e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800f712:	2b00      	cmp	r3, #0
 800f714:	d108      	bne.n	800f728 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800f716:	687b      	ldr	r3, [r7, #4]
 800f718:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800f71a:	4618      	mov	r0, r3
 800f71c:	f000 fba8 	bl	800fe70 <vPortFree>
				vPortFree( pxTCB );
 800f720:	6878      	ldr	r0, [r7, #4]
 800f722:	f000 fba5 	bl	800fe70 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800f726:	e018      	b.n	800f75a <prvDeleteTCB+0x56>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800f728:	687b      	ldr	r3, [r7, #4]
 800f72a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800f72e:	2b01      	cmp	r3, #1
 800f730:	d103      	bne.n	800f73a <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 800f732:	6878      	ldr	r0, [r7, #4]
 800f734:	f000 fb9c 	bl	800fe70 <vPortFree>
	}
 800f738:	e00f      	b.n	800f75a <prvDeleteTCB+0x56>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800f73a:	687b      	ldr	r3, [r7, #4]
 800f73c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800f740:	2b02      	cmp	r3, #2
 800f742:	d00a      	beq.n	800f75a <prvDeleteTCB+0x56>
	__asm volatile
 800f744:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f748:	f383 8811 	msr	BASEPRI, r3
 800f74c:	f3bf 8f6f 	isb	sy
 800f750:	f3bf 8f4f 	dsb	sy
 800f754:	60fb      	str	r3, [r7, #12]
}
 800f756:	bf00      	nop
 800f758:	e7fe      	b.n	800f758 <prvDeleteTCB+0x54>
	}
 800f75a:	bf00      	nop
 800f75c:	3710      	adds	r7, #16
 800f75e:	46bd      	mov	sp, r7
 800f760:	bd80      	pop	{r7, pc}
	...

0800f764 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800f764:	b480      	push	{r7}
 800f766:	b083      	sub	sp, #12
 800f768:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800f76a:	4b0c      	ldr	r3, [pc, #48]	; (800f79c <prvResetNextTaskUnblockTime+0x38>)
 800f76c:	681b      	ldr	r3, [r3, #0]
 800f76e:	681b      	ldr	r3, [r3, #0]
 800f770:	2b00      	cmp	r3, #0
 800f772:	d104      	bne.n	800f77e <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800f774:	4b0a      	ldr	r3, [pc, #40]	; (800f7a0 <prvResetNextTaskUnblockTime+0x3c>)
 800f776:	f04f 32ff 	mov.w	r2, #4294967295
 800f77a:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800f77c:	e008      	b.n	800f790 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800f77e:	4b07      	ldr	r3, [pc, #28]	; (800f79c <prvResetNextTaskUnblockTime+0x38>)
 800f780:	681b      	ldr	r3, [r3, #0]
 800f782:	68db      	ldr	r3, [r3, #12]
 800f784:	68db      	ldr	r3, [r3, #12]
 800f786:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800f788:	687b      	ldr	r3, [r7, #4]
 800f78a:	685b      	ldr	r3, [r3, #4]
 800f78c:	4a04      	ldr	r2, [pc, #16]	; (800f7a0 <prvResetNextTaskUnblockTime+0x3c>)
 800f78e:	6013      	str	r3, [r2, #0]
}
 800f790:	bf00      	nop
 800f792:	370c      	adds	r7, #12
 800f794:	46bd      	mov	sp, r7
 800f796:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f79a:	4770      	bx	lr
 800f79c:	200009cc 	.word	0x200009cc
 800f7a0:	20000a34 	.word	0x20000a34

0800f7a4 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800f7a4:	b480      	push	{r7}
 800f7a6:	b083      	sub	sp, #12
 800f7a8:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800f7aa:	4b0b      	ldr	r3, [pc, #44]	; (800f7d8 <xTaskGetSchedulerState+0x34>)
 800f7ac:	681b      	ldr	r3, [r3, #0]
 800f7ae:	2b00      	cmp	r3, #0
 800f7b0:	d102      	bne.n	800f7b8 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800f7b2:	2301      	movs	r3, #1
 800f7b4:	607b      	str	r3, [r7, #4]
 800f7b6:	e008      	b.n	800f7ca <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800f7b8:	4b08      	ldr	r3, [pc, #32]	; (800f7dc <xTaskGetSchedulerState+0x38>)
 800f7ba:	681b      	ldr	r3, [r3, #0]
 800f7bc:	2b00      	cmp	r3, #0
 800f7be:	d102      	bne.n	800f7c6 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800f7c0:	2302      	movs	r3, #2
 800f7c2:	607b      	str	r3, [r7, #4]
 800f7c4:	e001      	b.n	800f7ca <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800f7c6:	2300      	movs	r3, #0
 800f7c8:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800f7ca:	687b      	ldr	r3, [r7, #4]
	}
 800f7cc:	4618      	mov	r0, r3
 800f7ce:	370c      	adds	r7, #12
 800f7d0:	46bd      	mov	sp, r7
 800f7d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f7d6:	4770      	bx	lr
 800f7d8:	20000a20 	.word	0x20000a20
 800f7dc:	20000a3c 	.word	0x20000a3c

0800f7e0 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800f7e0:	b580      	push	{r7, lr}
 800f7e2:	b084      	sub	sp, #16
 800f7e4:	af00      	add	r7, sp, #0
 800f7e6:	6078      	str	r0, [r7, #4]
 800f7e8:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800f7ea:	4b2b      	ldr	r3, [pc, #172]	; (800f898 <prvAddCurrentTaskToDelayedList+0xb8>)
 800f7ec:	681b      	ldr	r3, [r3, #0]
 800f7ee:	60fb      	str	r3, [r7, #12]
	#if( INCLUDE_xTaskAbortDelay == 1 )
	{
		/* About to enter a delayed list, so ensure the ucDelayAborted flag is
		reset to pdFALSE so it can be detected as having been set to pdTRUE
		when the task leaves the Blocked state. */
		pxCurrentTCB->ucDelayAborted = pdFALSE;
 800f7f0:	4b2a      	ldr	r3, [pc, #168]	; (800f89c <prvAddCurrentTaskToDelayedList+0xbc>)
 800f7f2:	681b      	ldr	r3, [r3, #0]
 800f7f4:	2200      	movs	r2, #0
 800f7f6:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800f7fa:	4b28      	ldr	r3, [pc, #160]	; (800f89c <prvAddCurrentTaskToDelayedList+0xbc>)
 800f7fc:	681b      	ldr	r3, [r3, #0]
 800f7fe:	3304      	adds	r3, #4
 800f800:	4618      	mov	r0, r3
 800f802:	f7ff f92c 	bl	800ea5e <uxListRemove>
 800f806:	4603      	mov	r3, r0
 800f808:	2b00      	cmp	r3, #0
 800f80a:	d10b      	bne.n	800f824 <prvAddCurrentTaskToDelayedList+0x44>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 800f80c:	4b23      	ldr	r3, [pc, #140]	; (800f89c <prvAddCurrentTaskToDelayedList+0xbc>)
 800f80e:	681b      	ldr	r3, [r3, #0]
 800f810:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f812:	2201      	movs	r2, #1
 800f814:	fa02 f303 	lsl.w	r3, r2, r3
 800f818:	43da      	mvns	r2, r3
 800f81a:	4b21      	ldr	r3, [pc, #132]	; (800f8a0 <prvAddCurrentTaskToDelayedList+0xc0>)
 800f81c:	681b      	ldr	r3, [r3, #0]
 800f81e:	4013      	ands	r3, r2
 800f820:	4a1f      	ldr	r2, [pc, #124]	; (800f8a0 <prvAddCurrentTaskToDelayedList+0xc0>)
 800f822:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800f824:	687b      	ldr	r3, [r7, #4]
 800f826:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f82a:	d10a      	bne.n	800f842 <prvAddCurrentTaskToDelayedList+0x62>
 800f82c:	683b      	ldr	r3, [r7, #0]
 800f82e:	2b00      	cmp	r3, #0
 800f830:	d007      	beq.n	800f842 <prvAddCurrentTaskToDelayedList+0x62>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800f832:	4b1a      	ldr	r3, [pc, #104]	; (800f89c <prvAddCurrentTaskToDelayedList+0xbc>)
 800f834:	681b      	ldr	r3, [r3, #0]
 800f836:	3304      	adds	r3, #4
 800f838:	4619      	mov	r1, r3
 800f83a:	481a      	ldr	r0, [pc, #104]	; (800f8a4 <prvAddCurrentTaskToDelayedList+0xc4>)
 800f83c:	f7ff f8b2 	bl	800e9a4 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800f840:	e026      	b.n	800f890 <prvAddCurrentTaskToDelayedList+0xb0>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800f842:	68fa      	ldr	r2, [r7, #12]
 800f844:	687b      	ldr	r3, [r7, #4]
 800f846:	4413      	add	r3, r2
 800f848:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800f84a:	4b14      	ldr	r3, [pc, #80]	; (800f89c <prvAddCurrentTaskToDelayedList+0xbc>)
 800f84c:	681b      	ldr	r3, [r3, #0]
 800f84e:	68ba      	ldr	r2, [r7, #8]
 800f850:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800f852:	68ba      	ldr	r2, [r7, #8]
 800f854:	68fb      	ldr	r3, [r7, #12]
 800f856:	429a      	cmp	r2, r3
 800f858:	d209      	bcs.n	800f86e <prvAddCurrentTaskToDelayedList+0x8e>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800f85a:	4b13      	ldr	r3, [pc, #76]	; (800f8a8 <prvAddCurrentTaskToDelayedList+0xc8>)
 800f85c:	681a      	ldr	r2, [r3, #0]
 800f85e:	4b0f      	ldr	r3, [pc, #60]	; (800f89c <prvAddCurrentTaskToDelayedList+0xbc>)
 800f860:	681b      	ldr	r3, [r3, #0]
 800f862:	3304      	adds	r3, #4
 800f864:	4619      	mov	r1, r3
 800f866:	4610      	mov	r0, r2
 800f868:	f7ff f8c0 	bl	800e9ec <vListInsert>
}
 800f86c:	e010      	b.n	800f890 <prvAddCurrentTaskToDelayedList+0xb0>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800f86e:	4b0f      	ldr	r3, [pc, #60]	; (800f8ac <prvAddCurrentTaskToDelayedList+0xcc>)
 800f870:	681a      	ldr	r2, [r3, #0]
 800f872:	4b0a      	ldr	r3, [pc, #40]	; (800f89c <prvAddCurrentTaskToDelayedList+0xbc>)
 800f874:	681b      	ldr	r3, [r3, #0]
 800f876:	3304      	adds	r3, #4
 800f878:	4619      	mov	r1, r3
 800f87a:	4610      	mov	r0, r2
 800f87c:	f7ff f8b6 	bl	800e9ec <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800f880:	4b0b      	ldr	r3, [pc, #44]	; (800f8b0 <prvAddCurrentTaskToDelayedList+0xd0>)
 800f882:	681b      	ldr	r3, [r3, #0]
 800f884:	68ba      	ldr	r2, [r7, #8]
 800f886:	429a      	cmp	r2, r3
 800f888:	d202      	bcs.n	800f890 <prvAddCurrentTaskToDelayedList+0xb0>
					xNextTaskUnblockTime = xTimeToWake;
 800f88a:	4a09      	ldr	r2, [pc, #36]	; (800f8b0 <prvAddCurrentTaskToDelayedList+0xd0>)
 800f88c:	68bb      	ldr	r3, [r7, #8]
 800f88e:	6013      	str	r3, [r2, #0]
}
 800f890:	bf00      	nop
 800f892:	3710      	adds	r7, #16
 800f894:	46bd      	mov	sp, r7
 800f896:	bd80      	pop	{r7, pc}
 800f898:	20000a18 	.word	0x20000a18
 800f89c:	20000914 	.word	0x20000914
 800f8a0:	20000a1c 	.word	0x20000a1c
 800f8a4:	20000a00 	.word	0x20000a00
 800f8a8:	200009d0 	.word	0x200009d0
 800f8ac:	200009cc 	.word	0x200009cc
 800f8b0:	20000a34 	.word	0x20000a34

0800f8b4 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800f8b4:	b480      	push	{r7}
 800f8b6:	b085      	sub	sp, #20
 800f8b8:	af00      	add	r7, sp, #0
 800f8ba:	60f8      	str	r0, [r7, #12]
 800f8bc:	60b9      	str	r1, [r7, #8]
 800f8be:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800f8c0:	68fb      	ldr	r3, [r7, #12]
 800f8c2:	3b04      	subs	r3, #4
 800f8c4:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800f8c6:	68fb      	ldr	r3, [r7, #12]
 800f8c8:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800f8cc:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800f8ce:	68fb      	ldr	r3, [r7, #12]
 800f8d0:	3b04      	subs	r3, #4
 800f8d2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800f8d4:	68bb      	ldr	r3, [r7, #8]
 800f8d6:	f023 0201 	bic.w	r2, r3, #1
 800f8da:	68fb      	ldr	r3, [r7, #12]
 800f8dc:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800f8de:	68fb      	ldr	r3, [r7, #12]
 800f8e0:	3b04      	subs	r3, #4
 800f8e2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800f8e4:	4a0c      	ldr	r2, [pc, #48]	; (800f918 <pxPortInitialiseStack+0x64>)
 800f8e6:	68fb      	ldr	r3, [r7, #12]
 800f8e8:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800f8ea:	68fb      	ldr	r3, [r7, #12]
 800f8ec:	3b14      	subs	r3, #20
 800f8ee:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800f8f0:	687a      	ldr	r2, [r7, #4]
 800f8f2:	68fb      	ldr	r3, [r7, #12]
 800f8f4:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800f8f6:	68fb      	ldr	r3, [r7, #12]
 800f8f8:	3b04      	subs	r3, #4
 800f8fa:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800f8fc:	68fb      	ldr	r3, [r7, #12]
 800f8fe:	f06f 0202 	mvn.w	r2, #2
 800f902:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800f904:	68fb      	ldr	r3, [r7, #12]
 800f906:	3b20      	subs	r3, #32
 800f908:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800f90a:	68fb      	ldr	r3, [r7, #12]
}
 800f90c:	4618      	mov	r0, r3
 800f90e:	3714      	adds	r7, #20
 800f910:	46bd      	mov	sp, r7
 800f912:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f916:	4770      	bx	lr
 800f918:	0800f91d 	.word	0x0800f91d

0800f91c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800f91c:	b480      	push	{r7}
 800f91e:	b085      	sub	sp, #20
 800f920:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800f922:	2300      	movs	r3, #0
 800f924:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800f926:	4b12      	ldr	r3, [pc, #72]	; (800f970 <prvTaskExitError+0x54>)
 800f928:	681b      	ldr	r3, [r3, #0]
 800f92a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f92e:	d00a      	beq.n	800f946 <prvTaskExitError+0x2a>
	__asm volatile
 800f930:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f934:	f383 8811 	msr	BASEPRI, r3
 800f938:	f3bf 8f6f 	isb	sy
 800f93c:	f3bf 8f4f 	dsb	sy
 800f940:	60fb      	str	r3, [r7, #12]
}
 800f942:	bf00      	nop
 800f944:	e7fe      	b.n	800f944 <prvTaskExitError+0x28>
	__asm volatile
 800f946:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f94a:	f383 8811 	msr	BASEPRI, r3
 800f94e:	f3bf 8f6f 	isb	sy
 800f952:	f3bf 8f4f 	dsb	sy
 800f956:	60bb      	str	r3, [r7, #8]
}
 800f958:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800f95a:	bf00      	nop
 800f95c:	687b      	ldr	r3, [r7, #4]
 800f95e:	2b00      	cmp	r3, #0
 800f960:	d0fc      	beq.n	800f95c <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800f962:	bf00      	nop
 800f964:	bf00      	nop
 800f966:	3714      	adds	r7, #20
 800f968:	46bd      	mov	sp, r7
 800f96a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f96e:	4770      	bx	lr
 800f970:	20000300 	.word	0x20000300
	...

0800f980 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800f980:	4b07      	ldr	r3, [pc, #28]	; (800f9a0 <pxCurrentTCBConst2>)
 800f982:	6819      	ldr	r1, [r3, #0]
 800f984:	6808      	ldr	r0, [r1, #0]
 800f986:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f98a:	f380 8809 	msr	PSP, r0
 800f98e:	f3bf 8f6f 	isb	sy
 800f992:	f04f 0000 	mov.w	r0, #0
 800f996:	f380 8811 	msr	BASEPRI, r0
 800f99a:	4770      	bx	lr
 800f99c:	f3af 8000 	nop.w

0800f9a0 <pxCurrentTCBConst2>:
 800f9a0:	20000914 	.word	0x20000914
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800f9a4:	bf00      	nop
 800f9a6:	bf00      	nop

0800f9a8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800f9a8:	4808      	ldr	r0, [pc, #32]	; (800f9cc <prvPortStartFirstTask+0x24>)
 800f9aa:	6800      	ldr	r0, [r0, #0]
 800f9ac:	6800      	ldr	r0, [r0, #0]
 800f9ae:	f380 8808 	msr	MSP, r0
 800f9b2:	f04f 0000 	mov.w	r0, #0
 800f9b6:	f380 8814 	msr	CONTROL, r0
 800f9ba:	b662      	cpsie	i
 800f9bc:	b661      	cpsie	f
 800f9be:	f3bf 8f4f 	dsb	sy
 800f9c2:	f3bf 8f6f 	isb	sy
 800f9c6:	df00      	svc	0
 800f9c8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800f9ca:	bf00      	nop
 800f9cc:	e000ed08 	.word	0xe000ed08

0800f9d0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800f9d0:	b580      	push	{r7, lr}
 800f9d2:	b086      	sub	sp, #24
 800f9d4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800f9d6:	4b46      	ldr	r3, [pc, #280]	; (800faf0 <xPortStartScheduler+0x120>)
 800f9d8:	681b      	ldr	r3, [r3, #0]
 800f9da:	4a46      	ldr	r2, [pc, #280]	; (800faf4 <xPortStartScheduler+0x124>)
 800f9dc:	4293      	cmp	r3, r2
 800f9de:	d10a      	bne.n	800f9f6 <xPortStartScheduler+0x26>
	__asm volatile
 800f9e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f9e4:	f383 8811 	msr	BASEPRI, r3
 800f9e8:	f3bf 8f6f 	isb	sy
 800f9ec:	f3bf 8f4f 	dsb	sy
 800f9f0:	613b      	str	r3, [r7, #16]
}
 800f9f2:	bf00      	nop
 800f9f4:	e7fe      	b.n	800f9f4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800f9f6:	4b3e      	ldr	r3, [pc, #248]	; (800faf0 <xPortStartScheduler+0x120>)
 800f9f8:	681b      	ldr	r3, [r3, #0]
 800f9fa:	4a3f      	ldr	r2, [pc, #252]	; (800faf8 <xPortStartScheduler+0x128>)
 800f9fc:	4293      	cmp	r3, r2
 800f9fe:	d10a      	bne.n	800fa16 <xPortStartScheduler+0x46>
	__asm volatile
 800fa00:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fa04:	f383 8811 	msr	BASEPRI, r3
 800fa08:	f3bf 8f6f 	isb	sy
 800fa0c:	f3bf 8f4f 	dsb	sy
 800fa10:	60fb      	str	r3, [r7, #12]
}
 800fa12:	bf00      	nop
 800fa14:	e7fe      	b.n	800fa14 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800fa16:	4b39      	ldr	r3, [pc, #228]	; (800fafc <xPortStartScheduler+0x12c>)
 800fa18:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800fa1a:	697b      	ldr	r3, [r7, #20]
 800fa1c:	781b      	ldrb	r3, [r3, #0]
 800fa1e:	b2db      	uxtb	r3, r3
 800fa20:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800fa22:	697b      	ldr	r3, [r7, #20]
 800fa24:	22ff      	movs	r2, #255	; 0xff
 800fa26:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800fa28:	697b      	ldr	r3, [r7, #20]
 800fa2a:	781b      	ldrb	r3, [r3, #0]
 800fa2c:	b2db      	uxtb	r3, r3
 800fa2e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800fa30:	78fb      	ldrb	r3, [r7, #3]
 800fa32:	b2db      	uxtb	r3, r3
 800fa34:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800fa38:	b2da      	uxtb	r2, r3
 800fa3a:	4b31      	ldr	r3, [pc, #196]	; (800fb00 <xPortStartScheduler+0x130>)
 800fa3c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800fa3e:	4b31      	ldr	r3, [pc, #196]	; (800fb04 <xPortStartScheduler+0x134>)
 800fa40:	2207      	movs	r2, #7
 800fa42:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800fa44:	e009      	b.n	800fa5a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 800fa46:	4b2f      	ldr	r3, [pc, #188]	; (800fb04 <xPortStartScheduler+0x134>)
 800fa48:	681b      	ldr	r3, [r3, #0]
 800fa4a:	3b01      	subs	r3, #1
 800fa4c:	4a2d      	ldr	r2, [pc, #180]	; (800fb04 <xPortStartScheduler+0x134>)
 800fa4e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800fa50:	78fb      	ldrb	r3, [r7, #3]
 800fa52:	b2db      	uxtb	r3, r3
 800fa54:	005b      	lsls	r3, r3, #1
 800fa56:	b2db      	uxtb	r3, r3
 800fa58:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800fa5a:	78fb      	ldrb	r3, [r7, #3]
 800fa5c:	b2db      	uxtb	r3, r3
 800fa5e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800fa62:	2b80      	cmp	r3, #128	; 0x80
 800fa64:	d0ef      	beq.n	800fa46 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800fa66:	4b27      	ldr	r3, [pc, #156]	; (800fb04 <xPortStartScheduler+0x134>)
 800fa68:	681b      	ldr	r3, [r3, #0]
 800fa6a:	f1c3 0307 	rsb	r3, r3, #7
 800fa6e:	2b04      	cmp	r3, #4
 800fa70:	d00a      	beq.n	800fa88 <xPortStartScheduler+0xb8>
	__asm volatile
 800fa72:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fa76:	f383 8811 	msr	BASEPRI, r3
 800fa7a:	f3bf 8f6f 	isb	sy
 800fa7e:	f3bf 8f4f 	dsb	sy
 800fa82:	60bb      	str	r3, [r7, #8]
}
 800fa84:	bf00      	nop
 800fa86:	e7fe      	b.n	800fa86 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800fa88:	4b1e      	ldr	r3, [pc, #120]	; (800fb04 <xPortStartScheduler+0x134>)
 800fa8a:	681b      	ldr	r3, [r3, #0]
 800fa8c:	021b      	lsls	r3, r3, #8
 800fa8e:	4a1d      	ldr	r2, [pc, #116]	; (800fb04 <xPortStartScheduler+0x134>)
 800fa90:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800fa92:	4b1c      	ldr	r3, [pc, #112]	; (800fb04 <xPortStartScheduler+0x134>)
 800fa94:	681b      	ldr	r3, [r3, #0]
 800fa96:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800fa9a:	4a1a      	ldr	r2, [pc, #104]	; (800fb04 <xPortStartScheduler+0x134>)
 800fa9c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800fa9e:	687b      	ldr	r3, [r7, #4]
 800faa0:	b2da      	uxtb	r2, r3
 800faa2:	697b      	ldr	r3, [r7, #20]
 800faa4:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800faa6:	4b18      	ldr	r3, [pc, #96]	; (800fb08 <xPortStartScheduler+0x138>)
 800faa8:	681b      	ldr	r3, [r3, #0]
 800faaa:	4a17      	ldr	r2, [pc, #92]	; (800fb08 <xPortStartScheduler+0x138>)
 800faac:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800fab0:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800fab2:	4b15      	ldr	r3, [pc, #84]	; (800fb08 <xPortStartScheduler+0x138>)
 800fab4:	681b      	ldr	r3, [r3, #0]
 800fab6:	4a14      	ldr	r2, [pc, #80]	; (800fb08 <xPortStartScheduler+0x138>)
 800fab8:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800fabc:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800fabe:	f000 f8dd 	bl	800fc7c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800fac2:	4b12      	ldr	r3, [pc, #72]	; (800fb0c <xPortStartScheduler+0x13c>)
 800fac4:	2200      	movs	r2, #0
 800fac6:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800fac8:	f000 f8fc 	bl	800fcc4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800facc:	4b10      	ldr	r3, [pc, #64]	; (800fb10 <xPortStartScheduler+0x140>)
 800face:	681b      	ldr	r3, [r3, #0]
 800fad0:	4a0f      	ldr	r2, [pc, #60]	; (800fb10 <xPortStartScheduler+0x140>)
 800fad2:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800fad6:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800fad8:	f7ff ff66 	bl	800f9a8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800fadc:	f7ff fcce 	bl	800f47c <vTaskSwitchContext>
	prvTaskExitError();
 800fae0:	f7ff ff1c 	bl	800f91c <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800fae4:	2300      	movs	r3, #0
}
 800fae6:	4618      	mov	r0, r3
 800fae8:	3718      	adds	r7, #24
 800faea:	46bd      	mov	sp, r7
 800faec:	bd80      	pop	{r7, pc}
 800faee:	bf00      	nop
 800faf0:	e000ed00 	.word	0xe000ed00
 800faf4:	410fc271 	.word	0x410fc271
 800faf8:	410fc270 	.word	0x410fc270
 800fafc:	e000e400 	.word	0xe000e400
 800fb00:	20000a40 	.word	0x20000a40
 800fb04:	20000a44 	.word	0x20000a44
 800fb08:	e000ed20 	.word	0xe000ed20
 800fb0c:	20000300 	.word	0x20000300
 800fb10:	e000ef34 	.word	0xe000ef34

0800fb14 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800fb14:	b480      	push	{r7}
 800fb16:	b083      	sub	sp, #12
 800fb18:	af00      	add	r7, sp, #0
	__asm volatile
 800fb1a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fb1e:	f383 8811 	msr	BASEPRI, r3
 800fb22:	f3bf 8f6f 	isb	sy
 800fb26:	f3bf 8f4f 	dsb	sy
 800fb2a:	607b      	str	r3, [r7, #4]
}
 800fb2c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800fb2e:	4b0f      	ldr	r3, [pc, #60]	; (800fb6c <vPortEnterCritical+0x58>)
 800fb30:	681b      	ldr	r3, [r3, #0]
 800fb32:	3301      	adds	r3, #1
 800fb34:	4a0d      	ldr	r2, [pc, #52]	; (800fb6c <vPortEnterCritical+0x58>)
 800fb36:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800fb38:	4b0c      	ldr	r3, [pc, #48]	; (800fb6c <vPortEnterCritical+0x58>)
 800fb3a:	681b      	ldr	r3, [r3, #0]
 800fb3c:	2b01      	cmp	r3, #1
 800fb3e:	d10f      	bne.n	800fb60 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800fb40:	4b0b      	ldr	r3, [pc, #44]	; (800fb70 <vPortEnterCritical+0x5c>)
 800fb42:	681b      	ldr	r3, [r3, #0]
 800fb44:	b2db      	uxtb	r3, r3
 800fb46:	2b00      	cmp	r3, #0
 800fb48:	d00a      	beq.n	800fb60 <vPortEnterCritical+0x4c>
	__asm volatile
 800fb4a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fb4e:	f383 8811 	msr	BASEPRI, r3
 800fb52:	f3bf 8f6f 	isb	sy
 800fb56:	f3bf 8f4f 	dsb	sy
 800fb5a:	603b      	str	r3, [r7, #0]
}
 800fb5c:	bf00      	nop
 800fb5e:	e7fe      	b.n	800fb5e <vPortEnterCritical+0x4a>
	}
}
 800fb60:	bf00      	nop
 800fb62:	370c      	adds	r7, #12
 800fb64:	46bd      	mov	sp, r7
 800fb66:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fb6a:	4770      	bx	lr
 800fb6c:	20000300 	.word	0x20000300
 800fb70:	e000ed04 	.word	0xe000ed04

0800fb74 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800fb74:	b480      	push	{r7}
 800fb76:	b083      	sub	sp, #12
 800fb78:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800fb7a:	4b12      	ldr	r3, [pc, #72]	; (800fbc4 <vPortExitCritical+0x50>)
 800fb7c:	681b      	ldr	r3, [r3, #0]
 800fb7e:	2b00      	cmp	r3, #0
 800fb80:	d10a      	bne.n	800fb98 <vPortExitCritical+0x24>
	__asm volatile
 800fb82:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fb86:	f383 8811 	msr	BASEPRI, r3
 800fb8a:	f3bf 8f6f 	isb	sy
 800fb8e:	f3bf 8f4f 	dsb	sy
 800fb92:	607b      	str	r3, [r7, #4]
}
 800fb94:	bf00      	nop
 800fb96:	e7fe      	b.n	800fb96 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800fb98:	4b0a      	ldr	r3, [pc, #40]	; (800fbc4 <vPortExitCritical+0x50>)
 800fb9a:	681b      	ldr	r3, [r3, #0]
 800fb9c:	3b01      	subs	r3, #1
 800fb9e:	4a09      	ldr	r2, [pc, #36]	; (800fbc4 <vPortExitCritical+0x50>)
 800fba0:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800fba2:	4b08      	ldr	r3, [pc, #32]	; (800fbc4 <vPortExitCritical+0x50>)
 800fba4:	681b      	ldr	r3, [r3, #0]
 800fba6:	2b00      	cmp	r3, #0
 800fba8:	d105      	bne.n	800fbb6 <vPortExitCritical+0x42>
 800fbaa:	2300      	movs	r3, #0
 800fbac:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800fbae:	683b      	ldr	r3, [r7, #0]
 800fbb0:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800fbb4:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800fbb6:	bf00      	nop
 800fbb8:	370c      	adds	r7, #12
 800fbba:	46bd      	mov	sp, r7
 800fbbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fbc0:	4770      	bx	lr
 800fbc2:	bf00      	nop
 800fbc4:	20000300 	.word	0x20000300
	...

0800fbd0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800fbd0:	f3ef 8009 	mrs	r0, PSP
 800fbd4:	f3bf 8f6f 	isb	sy
 800fbd8:	4b15      	ldr	r3, [pc, #84]	; (800fc30 <pxCurrentTCBConst>)
 800fbda:	681a      	ldr	r2, [r3, #0]
 800fbdc:	f01e 0f10 	tst.w	lr, #16
 800fbe0:	bf08      	it	eq
 800fbe2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800fbe6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fbea:	6010      	str	r0, [r2, #0]
 800fbec:	e92d 0009 	stmdb	sp!, {r0, r3}
 800fbf0:	f04f 0050 	mov.w	r0, #80	; 0x50
 800fbf4:	f380 8811 	msr	BASEPRI, r0
 800fbf8:	f3bf 8f4f 	dsb	sy
 800fbfc:	f3bf 8f6f 	isb	sy
 800fc00:	f7ff fc3c 	bl	800f47c <vTaskSwitchContext>
 800fc04:	f04f 0000 	mov.w	r0, #0
 800fc08:	f380 8811 	msr	BASEPRI, r0
 800fc0c:	bc09      	pop	{r0, r3}
 800fc0e:	6819      	ldr	r1, [r3, #0]
 800fc10:	6808      	ldr	r0, [r1, #0]
 800fc12:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fc16:	f01e 0f10 	tst.w	lr, #16
 800fc1a:	bf08      	it	eq
 800fc1c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800fc20:	f380 8809 	msr	PSP, r0
 800fc24:	f3bf 8f6f 	isb	sy
 800fc28:	4770      	bx	lr
 800fc2a:	bf00      	nop
 800fc2c:	f3af 8000 	nop.w

0800fc30 <pxCurrentTCBConst>:
 800fc30:	20000914 	.word	0x20000914
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800fc34:	bf00      	nop
 800fc36:	bf00      	nop

0800fc38 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800fc38:	b580      	push	{r7, lr}
 800fc3a:	b082      	sub	sp, #8
 800fc3c:	af00      	add	r7, sp, #0
	__asm volatile
 800fc3e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fc42:	f383 8811 	msr	BASEPRI, r3
 800fc46:	f3bf 8f6f 	isb	sy
 800fc4a:	f3bf 8f4f 	dsb	sy
 800fc4e:	607b      	str	r3, [r7, #4]
}
 800fc50:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800fc52:	f7ff fb5b 	bl	800f30c <xTaskIncrementTick>
 800fc56:	4603      	mov	r3, r0
 800fc58:	2b00      	cmp	r3, #0
 800fc5a:	d003      	beq.n	800fc64 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800fc5c:	4b06      	ldr	r3, [pc, #24]	; (800fc78 <xPortSysTickHandler+0x40>)
 800fc5e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800fc62:	601a      	str	r2, [r3, #0]
 800fc64:	2300      	movs	r3, #0
 800fc66:	603b      	str	r3, [r7, #0]
	__asm volatile
 800fc68:	683b      	ldr	r3, [r7, #0]
 800fc6a:	f383 8811 	msr	BASEPRI, r3
}
 800fc6e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800fc70:	bf00      	nop
 800fc72:	3708      	adds	r7, #8
 800fc74:	46bd      	mov	sp, r7
 800fc76:	bd80      	pop	{r7, pc}
 800fc78:	e000ed04 	.word	0xe000ed04

0800fc7c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800fc7c:	b480      	push	{r7}
 800fc7e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800fc80:	4b0b      	ldr	r3, [pc, #44]	; (800fcb0 <vPortSetupTimerInterrupt+0x34>)
 800fc82:	2200      	movs	r2, #0
 800fc84:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800fc86:	4b0b      	ldr	r3, [pc, #44]	; (800fcb4 <vPortSetupTimerInterrupt+0x38>)
 800fc88:	2200      	movs	r2, #0
 800fc8a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800fc8c:	4b0a      	ldr	r3, [pc, #40]	; (800fcb8 <vPortSetupTimerInterrupt+0x3c>)
 800fc8e:	681b      	ldr	r3, [r3, #0]
 800fc90:	4a0a      	ldr	r2, [pc, #40]	; (800fcbc <vPortSetupTimerInterrupt+0x40>)
 800fc92:	fba2 2303 	umull	r2, r3, r2, r3
 800fc96:	099b      	lsrs	r3, r3, #6
 800fc98:	4a09      	ldr	r2, [pc, #36]	; (800fcc0 <vPortSetupTimerInterrupt+0x44>)
 800fc9a:	3b01      	subs	r3, #1
 800fc9c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800fc9e:	4b04      	ldr	r3, [pc, #16]	; (800fcb0 <vPortSetupTimerInterrupt+0x34>)
 800fca0:	2207      	movs	r2, #7
 800fca2:	601a      	str	r2, [r3, #0]
}
 800fca4:	bf00      	nop
 800fca6:	46bd      	mov	sp, r7
 800fca8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fcac:	4770      	bx	lr
 800fcae:	bf00      	nop
 800fcb0:	e000e010 	.word	0xe000e010
 800fcb4:	e000e018 	.word	0xe000e018
 800fcb8:	200002f4 	.word	0x200002f4
 800fcbc:	10624dd3 	.word	0x10624dd3
 800fcc0:	e000e014 	.word	0xe000e014

0800fcc4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800fcc4:	f8df 000c 	ldr.w	r0, [pc, #12]	; 800fcd4 <vPortEnableVFP+0x10>
 800fcc8:	6801      	ldr	r1, [r0, #0]
 800fcca:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800fcce:	6001      	str	r1, [r0, #0]
 800fcd0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800fcd2:	bf00      	nop
 800fcd4:	e000ed88 	.word	0xe000ed88

0800fcd8 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800fcd8:	b580      	push	{r7, lr}
 800fcda:	b08a      	sub	sp, #40	; 0x28
 800fcdc:	af00      	add	r7, sp, #0
 800fcde:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800fce0:	2300      	movs	r3, #0
 800fce2:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800fce4:	f7ff fa58 	bl	800f198 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800fce8:	4b5b      	ldr	r3, [pc, #364]	; (800fe58 <pvPortMalloc+0x180>)
 800fcea:	681b      	ldr	r3, [r3, #0]
 800fcec:	2b00      	cmp	r3, #0
 800fcee:	d101      	bne.n	800fcf4 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800fcf0:	f000 f920 	bl	800ff34 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800fcf4:	4b59      	ldr	r3, [pc, #356]	; (800fe5c <pvPortMalloc+0x184>)
 800fcf6:	681a      	ldr	r2, [r3, #0]
 800fcf8:	687b      	ldr	r3, [r7, #4]
 800fcfa:	4013      	ands	r3, r2
 800fcfc:	2b00      	cmp	r3, #0
 800fcfe:	f040 8093 	bne.w	800fe28 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800fd02:	687b      	ldr	r3, [r7, #4]
 800fd04:	2b00      	cmp	r3, #0
 800fd06:	d01d      	beq.n	800fd44 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 800fd08:	2208      	movs	r2, #8
 800fd0a:	687b      	ldr	r3, [r7, #4]
 800fd0c:	4413      	add	r3, r2
 800fd0e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800fd10:	687b      	ldr	r3, [r7, #4]
 800fd12:	f003 0307 	and.w	r3, r3, #7
 800fd16:	2b00      	cmp	r3, #0
 800fd18:	d014      	beq.n	800fd44 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800fd1a:	687b      	ldr	r3, [r7, #4]
 800fd1c:	f023 0307 	bic.w	r3, r3, #7
 800fd20:	3308      	adds	r3, #8
 800fd22:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800fd24:	687b      	ldr	r3, [r7, #4]
 800fd26:	f003 0307 	and.w	r3, r3, #7
 800fd2a:	2b00      	cmp	r3, #0
 800fd2c:	d00a      	beq.n	800fd44 <pvPortMalloc+0x6c>
	__asm volatile
 800fd2e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fd32:	f383 8811 	msr	BASEPRI, r3
 800fd36:	f3bf 8f6f 	isb	sy
 800fd3a:	f3bf 8f4f 	dsb	sy
 800fd3e:	617b      	str	r3, [r7, #20]
}
 800fd40:	bf00      	nop
 800fd42:	e7fe      	b.n	800fd42 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800fd44:	687b      	ldr	r3, [r7, #4]
 800fd46:	2b00      	cmp	r3, #0
 800fd48:	d06e      	beq.n	800fe28 <pvPortMalloc+0x150>
 800fd4a:	4b45      	ldr	r3, [pc, #276]	; (800fe60 <pvPortMalloc+0x188>)
 800fd4c:	681b      	ldr	r3, [r3, #0]
 800fd4e:	687a      	ldr	r2, [r7, #4]
 800fd50:	429a      	cmp	r2, r3
 800fd52:	d869      	bhi.n	800fe28 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800fd54:	4b43      	ldr	r3, [pc, #268]	; (800fe64 <pvPortMalloc+0x18c>)
 800fd56:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800fd58:	4b42      	ldr	r3, [pc, #264]	; (800fe64 <pvPortMalloc+0x18c>)
 800fd5a:	681b      	ldr	r3, [r3, #0]
 800fd5c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800fd5e:	e004      	b.n	800fd6a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 800fd60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fd62:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800fd64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fd66:	681b      	ldr	r3, [r3, #0]
 800fd68:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800fd6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fd6c:	685b      	ldr	r3, [r3, #4]
 800fd6e:	687a      	ldr	r2, [r7, #4]
 800fd70:	429a      	cmp	r2, r3
 800fd72:	d903      	bls.n	800fd7c <pvPortMalloc+0xa4>
 800fd74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fd76:	681b      	ldr	r3, [r3, #0]
 800fd78:	2b00      	cmp	r3, #0
 800fd7a:	d1f1      	bne.n	800fd60 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800fd7c:	4b36      	ldr	r3, [pc, #216]	; (800fe58 <pvPortMalloc+0x180>)
 800fd7e:	681b      	ldr	r3, [r3, #0]
 800fd80:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800fd82:	429a      	cmp	r2, r3
 800fd84:	d050      	beq.n	800fe28 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800fd86:	6a3b      	ldr	r3, [r7, #32]
 800fd88:	681b      	ldr	r3, [r3, #0]
 800fd8a:	2208      	movs	r2, #8
 800fd8c:	4413      	add	r3, r2
 800fd8e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800fd90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fd92:	681a      	ldr	r2, [r3, #0]
 800fd94:	6a3b      	ldr	r3, [r7, #32]
 800fd96:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800fd98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fd9a:	685a      	ldr	r2, [r3, #4]
 800fd9c:	687b      	ldr	r3, [r7, #4]
 800fd9e:	1ad2      	subs	r2, r2, r3
 800fda0:	2308      	movs	r3, #8
 800fda2:	005b      	lsls	r3, r3, #1
 800fda4:	429a      	cmp	r2, r3
 800fda6:	d91f      	bls.n	800fde8 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800fda8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800fdaa:	687b      	ldr	r3, [r7, #4]
 800fdac:	4413      	add	r3, r2
 800fdae:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800fdb0:	69bb      	ldr	r3, [r7, #24]
 800fdb2:	f003 0307 	and.w	r3, r3, #7
 800fdb6:	2b00      	cmp	r3, #0
 800fdb8:	d00a      	beq.n	800fdd0 <pvPortMalloc+0xf8>
	__asm volatile
 800fdba:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fdbe:	f383 8811 	msr	BASEPRI, r3
 800fdc2:	f3bf 8f6f 	isb	sy
 800fdc6:	f3bf 8f4f 	dsb	sy
 800fdca:	613b      	str	r3, [r7, #16]
}
 800fdcc:	bf00      	nop
 800fdce:	e7fe      	b.n	800fdce <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800fdd0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fdd2:	685a      	ldr	r2, [r3, #4]
 800fdd4:	687b      	ldr	r3, [r7, #4]
 800fdd6:	1ad2      	subs	r2, r2, r3
 800fdd8:	69bb      	ldr	r3, [r7, #24]
 800fdda:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800fddc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fdde:	687a      	ldr	r2, [r7, #4]
 800fde0:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800fde2:	69b8      	ldr	r0, [r7, #24]
 800fde4:	f000 f908 	bl	800fff8 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800fde8:	4b1d      	ldr	r3, [pc, #116]	; (800fe60 <pvPortMalloc+0x188>)
 800fdea:	681a      	ldr	r2, [r3, #0]
 800fdec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fdee:	685b      	ldr	r3, [r3, #4]
 800fdf0:	1ad3      	subs	r3, r2, r3
 800fdf2:	4a1b      	ldr	r2, [pc, #108]	; (800fe60 <pvPortMalloc+0x188>)
 800fdf4:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800fdf6:	4b1a      	ldr	r3, [pc, #104]	; (800fe60 <pvPortMalloc+0x188>)
 800fdf8:	681a      	ldr	r2, [r3, #0]
 800fdfa:	4b1b      	ldr	r3, [pc, #108]	; (800fe68 <pvPortMalloc+0x190>)
 800fdfc:	681b      	ldr	r3, [r3, #0]
 800fdfe:	429a      	cmp	r2, r3
 800fe00:	d203      	bcs.n	800fe0a <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800fe02:	4b17      	ldr	r3, [pc, #92]	; (800fe60 <pvPortMalloc+0x188>)
 800fe04:	681b      	ldr	r3, [r3, #0]
 800fe06:	4a18      	ldr	r2, [pc, #96]	; (800fe68 <pvPortMalloc+0x190>)
 800fe08:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800fe0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fe0c:	685a      	ldr	r2, [r3, #4]
 800fe0e:	4b13      	ldr	r3, [pc, #76]	; (800fe5c <pvPortMalloc+0x184>)
 800fe10:	681b      	ldr	r3, [r3, #0]
 800fe12:	431a      	orrs	r2, r3
 800fe14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fe16:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800fe18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fe1a:	2200      	movs	r2, #0
 800fe1c:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800fe1e:	4b13      	ldr	r3, [pc, #76]	; (800fe6c <pvPortMalloc+0x194>)
 800fe20:	681b      	ldr	r3, [r3, #0]
 800fe22:	3301      	adds	r3, #1
 800fe24:	4a11      	ldr	r2, [pc, #68]	; (800fe6c <pvPortMalloc+0x194>)
 800fe26:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800fe28:	f7ff f9c4 	bl	800f1b4 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800fe2c:	69fb      	ldr	r3, [r7, #28]
 800fe2e:	f003 0307 	and.w	r3, r3, #7
 800fe32:	2b00      	cmp	r3, #0
 800fe34:	d00a      	beq.n	800fe4c <pvPortMalloc+0x174>
	__asm volatile
 800fe36:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fe3a:	f383 8811 	msr	BASEPRI, r3
 800fe3e:	f3bf 8f6f 	isb	sy
 800fe42:	f3bf 8f4f 	dsb	sy
 800fe46:	60fb      	str	r3, [r7, #12]
}
 800fe48:	bf00      	nop
 800fe4a:	e7fe      	b.n	800fe4a <pvPortMalloc+0x172>
	return pvReturn;
 800fe4c:	69fb      	ldr	r3, [r7, #28]
}
 800fe4e:	4618      	mov	r0, r3
 800fe50:	3728      	adds	r7, #40	; 0x28
 800fe52:	46bd      	mov	sp, r7
 800fe54:	bd80      	pop	{r7, pc}
 800fe56:	bf00      	nop
 800fe58:	20004650 	.word	0x20004650
 800fe5c:	20004664 	.word	0x20004664
 800fe60:	20004654 	.word	0x20004654
 800fe64:	20004648 	.word	0x20004648
 800fe68:	20004658 	.word	0x20004658
 800fe6c:	2000465c 	.word	0x2000465c

0800fe70 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800fe70:	b580      	push	{r7, lr}
 800fe72:	b086      	sub	sp, #24
 800fe74:	af00      	add	r7, sp, #0
 800fe76:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800fe78:	687b      	ldr	r3, [r7, #4]
 800fe7a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800fe7c:	687b      	ldr	r3, [r7, #4]
 800fe7e:	2b00      	cmp	r3, #0
 800fe80:	d04d      	beq.n	800ff1e <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800fe82:	2308      	movs	r3, #8
 800fe84:	425b      	negs	r3, r3
 800fe86:	697a      	ldr	r2, [r7, #20]
 800fe88:	4413      	add	r3, r2
 800fe8a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800fe8c:	697b      	ldr	r3, [r7, #20]
 800fe8e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800fe90:	693b      	ldr	r3, [r7, #16]
 800fe92:	685a      	ldr	r2, [r3, #4]
 800fe94:	4b24      	ldr	r3, [pc, #144]	; (800ff28 <vPortFree+0xb8>)
 800fe96:	681b      	ldr	r3, [r3, #0]
 800fe98:	4013      	ands	r3, r2
 800fe9a:	2b00      	cmp	r3, #0
 800fe9c:	d10a      	bne.n	800feb4 <vPortFree+0x44>
	__asm volatile
 800fe9e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fea2:	f383 8811 	msr	BASEPRI, r3
 800fea6:	f3bf 8f6f 	isb	sy
 800feaa:	f3bf 8f4f 	dsb	sy
 800feae:	60fb      	str	r3, [r7, #12]
}
 800feb0:	bf00      	nop
 800feb2:	e7fe      	b.n	800feb2 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800feb4:	693b      	ldr	r3, [r7, #16]
 800feb6:	681b      	ldr	r3, [r3, #0]
 800feb8:	2b00      	cmp	r3, #0
 800feba:	d00a      	beq.n	800fed2 <vPortFree+0x62>
	__asm volatile
 800febc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fec0:	f383 8811 	msr	BASEPRI, r3
 800fec4:	f3bf 8f6f 	isb	sy
 800fec8:	f3bf 8f4f 	dsb	sy
 800fecc:	60bb      	str	r3, [r7, #8]
}
 800fece:	bf00      	nop
 800fed0:	e7fe      	b.n	800fed0 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800fed2:	693b      	ldr	r3, [r7, #16]
 800fed4:	685a      	ldr	r2, [r3, #4]
 800fed6:	4b14      	ldr	r3, [pc, #80]	; (800ff28 <vPortFree+0xb8>)
 800fed8:	681b      	ldr	r3, [r3, #0]
 800feda:	4013      	ands	r3, r2
 800fedc:	2b00      	cmp	r3, #0
 800fede:	d01e      	beq.n	800ff1e <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800fee0:	693b      	ldr	r3, [r7, #16]
 800fee2:	681b      	ldr	r3, [r3, #0]
 800fee4:	2b00      	cmp	r3, #0
 800fee6:	d11a      	bne.n	800ff1e <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800fee8:	693b      	ldr	r3, [r7, #16]
 800feea:	685a      	ldr	r2, [r3, #4]
 800feec:	4b0e      	ldr	r3, [pc, #56]	; (800ff28 <vPortFree+0xb8>)
 800feee:	681b      	ldr	r3, [r3, #0]
 800fef0:	43db      	mvns	r3, r3
 800fef2:	401a      	ands	r2, r3
 800fef4:	693b      	ldr	r3, [r7, #16]
 800fef6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800fef8:	f7ff f94e 	bl	800f198 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800fefc:	693b      	ldr	r3, [r7, #16]
 800fefe:	685a      	ldr	r2, [r3, #4]
 800ff00:	4b0a      	ldr	r3, [pc, #40]	; (800ff2c <vPortFree+0xbc>)
 800ff02:	681b      	ldr	r3, [r3, #0]
 800ff04:	4413      	add	r3, r2
 800ff06:	4a09      	ldr	r2, [pc, #36]	; (800ff2c <vPortFree+0xbc>)
 800ff08:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800ff0a:	6938      	ldr	r0, [r7, #16]
 800ff0c:	f000 f874 	bl	800fff8 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800ff10:	4b07      	ldr	r3, [pc, #28]	; (800ff30 <vPortFree+0xc0>)
 800ff12:	681b      	ldr	r3, [r3, #0]
 800ff14:	3301      	adds	r3, #1
 800ff16:	4a06      	ldr	r2, [pc, #24]	; (800ff30 <vPortFree+0xc0>)
 800ff18:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800ff1a:	f7ff f94b 	bl	800f1b4 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800ff1e:	bf00      	nop
 800ff20:	3718      	adds	r7, #24
 800ff22:	46bd      	mov	sp, r7
 800ff24:	bd80      	pop	{r7, pc}
 800ff26:	bf00      	nop
 800ff28:	20004664 	.word	0x20004664
 800ff2c:	20004654 	.word	0x20004654
 800ff30:	20004660 	.word	0x20004660

0800ff34 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800ff34:	b480      	push	{r7}
 800ff36:	b085      	sub	sp, #20
 800ff38:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800ff3a:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 800ff3e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800ff40:	4b27      	ldr	r3, [pc, #156]	; (800ffe0 <prvHeapInit+0xac>)
 800ff42:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800ff44:	68fb      	ldr	r3, [r7, #12]
 800ff46:	f003 0307 	and.w	r3, r3, #7
 800ff4a:	2b00      	cmp	r3, #0
 800ff4c:	d00c      	beq.n	800ff68 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800ff4e:	68fb      	ldr	r3, [r7, #12]
 800ff50:	3307      	adds	r3, #7
 800ff52:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800ff54:	68fb      	ldr	r3, [r7, #12]
 800ff56:	f023 0307 	bic.w	r3, r3, #7
 800ff5a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800ff5c:	68ba      	ldr	r2, [r7, #8]
 800ff5e:	68fb      	ldr	r3, [r7, #12]
 800ff60:	1ad3      	subs	r3, r2, r3
 800ff62:	4a1f      	ldr	r2, [pc, #124]	; (800ffe0 <prvHeapInit+0xac>)
 800ff64:	4413      	add	r3, r2
 800ff66:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800ff68:	68fb      	ldr	r3, [r7, #12]
 800ff6a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800ff6c:	4a1d      	ldr	r2, [pc, #116]	; (800ffe4 <prvHeapInit+0xb0>)
 800ff6e:	687b      	ldr	r3, [r7, #4]
 800ff70:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800ff72:	4b1c      	ldr	r3, [pc, #112]	; (800ffe4 <prvHeapInit+0xb0>)
 800ff74:	2200      	movs	r2, #0
 800ff76:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800ff78:	687b      	ldr	r3, [r7, #4]
 800ff7a:	68ba      	ldr	r2, [r7, #8]
 800ff7c:	4413      	add	r3, r2
 800ff7e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800ff80:	2208      	movs	r2, #8
 800ff82:	68fb      	ldr	r3, [r7, #12]
 800ff84:	1a9b      	subs	r3, r3, r2
 800ff86:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800ff88:	68fb      	ldr	r3, [r7, #12]
 800ff8a:	f023 0307 	bic.w	r3, r3, #7
 800ff8e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800ff90:	68fb      	ldr	r3, [r7, #12]
 800ff92:	4a15      	ldr	r2, [pc, #84]	; (800ffe8 <prvHeapInit+0xb4>)
 800ff94:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800ff96:	4b14      	ldr	r3, [pc, #80]	; (800ffe8 <prvHeapInit+0xb4>)
 800ff98:	681b      	ldr	r3, [r3, #0]
 800ff9a:	2200      	movs	r2, #0
 800ff9c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800ff9e:	4b12      	ldr	r3, [pc, #72]	; (800ffe8 <prvHeapInit+0xb4>)
 800ffa0:	681b      	ldr	r3, [r3, #0]
 800ffa2:	2200      	movs	r2, #0
 800ffa4:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800ffa6:	687b      	ldr	r3, [r7, #4]
 800ffa8:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800ffaa:	683b      	ldr	r3, [r7, #0]
 800ffac:	68fa      	ldr	r2, [r7, #12]
 800ffae:	1ad2      	subs	r2, r2, r3
 800ffb0:	683b      	ldr	r3, [r7, #0]
 800ffb2:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800ffb4:	4b0c      	ldr	r3, [pc, #48]	; (800ffe8 <prvHeapInit+0xb4>)
 800ffb6:	681a      	ldr	r2, [r3, #0]
 800ffb8:	683b      	ldr	r3, [r7, #0]
 800ffba:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800ffbc:	683b      	ldr	r3, [r7, #0]
 800ffbe:	685b      	ldr	r3, [r3, #4]
 800ffc0:	4a0a      	ldr	r2, [pc, #40]	; (800ffec <prvHeapInit+0xb8>)
 800ffc2:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800ffc4:	683b      	ldr	r3, [r7, #0]
 800ffc6:	685b      	ldr	r3, [r3, #4]
 800ffc8:	4a09      	ldr	r2, [pc, #36]	; (800fff0 <prvHeapInit+0xbc>)
 800ffca:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800ffcc:	4b09      	ldr	r3, [pc, #36]	; (800fff4 <prvHeapInit+0xc0>)
 800ffce:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800ffd2:	601a      	str	r2, [r3, #0]
}
 800ffd4:	bf00      	nop
 800ffd6:	3714      	adds	r7, #20
 800ffd8:	46bd      	mov	sp, r7
 800ffda:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ffde:	4770      	bx	lr
 800ffe0:	20000a48 	.word	0x20000a48
 800ffe4:	20004648 	.word	0x20004648
 800ffe8:	20004650 	.word	0x20004650
 800ffec:	20004658 	.word	0x20004658
 800fff0:	20004654 	.word	0x20004654
 800fff4:	20004664 	.word	0x20004664

0800fff8 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800fff8:	b480      	push	{r7}
 800fffa:	b085      	sub	sp, #20
 800fffc:	af00      	add	r7, sp, #0
 800fffe:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8010000:	4b28      	ldr	r3, [pc, #160]	; (80100a4 <prvInsertBlockIntoFreeList+0xac>)
 8010002:	60fb      	str	r3, [r7, #12]
 8010004:	e002      	b.n	801000c <prvInsertBlockIntoFreeList+0x14>
 8010006:	68fb      	ldr	r3, [r7, #12]
 8010008:	681b      	ldr	r3, [r3, #0]
 801000a:	60fb      	str	r3, [r7, #12]
 801000c:	68fb      	ldr	r3, [r7, #12]
 801000e:	681b      	ldr	r3, [r3, #0]
 8010010:	687a      	ldr	r2, [r7, #4]
 8010012:	429a      	cmp	r2, r3
 8010014:	d8f7      	bhi.n	8010006 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8010016:	68fb      	ldr	r3, [r7, #12]
 8010018:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 801001a:	68fb      	ldr	r3, [r7, #12]
 801001c:	685b      	ldr	r3, [r3, #4]
 801001e:	68ba      	ldr	r2, [r7, #8]
 8010020:	4413      	add	r3, r2
 8010022:	687a      	ldr	r2, [r7, #4]
 8010024:	429a      	cmp	r2, r3
 8010026:	d108      	bne.n	801003a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8010028:	68fb      	ldr	r3, [r7, #12]
 801002a:	685a      	ldr	r2, [r3, #4]
 801002c:	687b      	ldr	r3, [r7, #4]
 801002e:	685b      	ldr	r3, [r3, #4]
 8010030:	441a      	add	r2, r3
 8010032:	68fb      	ldr	r3, [r7, #12]
 8010034:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8010036:	68fb      	ldr	r3, [r7, #12]
 8010038:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 801003a:	687b      	ldr	r3, [r7, #4]
 801003c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 801003e:	687b      	ldr	r3, [r7, #4]
 8010040:	685b      	ldr	r3, [r3, #4]
 8010042:	68ba      	ldr	r2, [r7, #8]
 8010044:	441a      	add	r2, r3
 8010046:	68fb      	ldr	r3, [r7, #12]
 8010048:	681b      	ldr	r3, [r3, #0]
 801004a:	429a      	cmp	r2, r3
 801004c:	d118      	bne.n	8010080 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 801004e:	68fb      	ldr	r3, [r7, #12]
 8010050:	681a      	ldr	r2, [r3, #0]
 8010052:	4b15      	ldr	r3, [pc, #84]	; (80100a8 <prvInsertBlockIntoFreeList+0xb0>)
 8010054:	681b      	ldr	r3, [r3, #0]
 8010056:	429a      	cmp	r2, r3
 8010058:	d00d      	beq.n	8010076 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 801005a:	687b      	ldr	r3, [r7, #4]
 801005c:	685a      	ldr	r2, [r3, #4]
 801005e:	68fb      	ldr	r3, [r7, #12]
 8010060:	681b      	ldr	r3, [r3, #0]
 8010062:	685b      	ldr	r3, [r3, #4]
 8010064:	441a      	add	r2, r3
 8010066:	687b      	ldr	r3, [r7, #4]
 8010068:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 801006a:	68fb      	ldr	r3, [r7, #12]
 801006c:	681b      	ldr	r3, [r3, #0]
 801006e:	681a      	ldr	r2, [r3, #0]
 8010070:	687b      	ldr	r3, [r7, #4]
 8010072:	601a      	str	r2, [r3, #0]
 8010074:	e008      	b.n	8010088 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8010076:	4b0c      	ldr	r3, [pc, #48]	; (80100a8 <prvInsertBlockIntoFreeList+0xb0>)
 8010078:	681a      	ldr	r2, [r3, #0]
 801007a:	687b      	ldr	r3, [r7, #4]
 801007c:	601a      	str	r2, [r3, #0]
 801007e:	e003      	b.n	8010088 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8010080:	68fb      	ldr	r3, [r7, #12]
 8010082:	681a      	ldr	r2, [r3, #0]
 8010084:	687b      	ldr	r3, [r7, #4]
 8010086:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8010088:	68fa      	ldr	r2, [r7, #12]
 801008a:	687b      	ldr	r3, [r7, #4]
 801008c:	429a      	cmp	r2, r3
 801008e:	d002      	beq.n	8010096 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8010090:	68fb      	ldr	r3, [r7, #12]
 8010092:	687a      	ldr	r2, [r7, #4]
 8010094:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8010096:	bf00      	nop
 8010098:	3714      	adds	r7, #20
 801009a:	46bd      	mov	sp, r7
 801009c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80100a0:	4770      	bx	lr
 80100a2:	bf00      	nop
 80100a4:	20004648 	.word	0x20004648
 80100a8:	20004650 	.word	0x20004650

080100ac <arm_sin_f32>:
 80100ac:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 80100b0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80100b4:	d42c      	bmi.n	8010110 <arm_sin_f32+0x64>
 80100b6:	eddf 7a20 	vldr	s15, [pc, #128]	; 8010138 <arm_sin_f32+0x8c>
 80100ba:	ee20 0a27 	vmul.f32	s0, s0, s15
 80100be:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 80100c2:	d432      	bmi.n	801012a <arm_sin_f32+0x7e>
 80100c4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80100c8:	eddf 6a1c 	vldr	s13, [pc, #112]	; 801013c <arm_sin_f32+0x90>
 80100cc:	4a1c      	ldr	r2, [pc, #112]	; (8010140 <arm_sin_f32+0x94>)
 80100ce:	ee30 0a67 	vsub.f32	s0, s0, s15
 80100d2:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80100d6:	ee20 0a26 	vmul.f32	s0, s0, s13
 80100da:	eefc 7ac0 	vcvt.u32.f32	s15, s0
 80100de:	ee17 3a90 	vmov	r3, s15
 80100e2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80100e6:	ee07 3a90 	vmov	s15, r3
 80100ea:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80100ee:	eb02 0183 	add.w	r1, r2, r3, lsl #2
 80100f2:	ee70 7a67 	vsub.f32	s15, s0, s15
 80100f6:	edd1 6a01 	vldr	s13, [r1, #4]
 80100fa:	ed91 0a00 	vldr	s0, [r1]
 80100fe:	ee37 7a67 	vsub.f32	s14, s14, s15
 8010102:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8010106:	ee27 0a00 	vmul.f32	s0, s14, s0
 801010a:	ee30 0a27 	vadd.f32	s0, s0, s15
 801010e:	4770      	bx	lr
 8010110:	eddf 7a0c 	vldr	s15, [pc, #48]	; 8010144 <arm_sin_f32+0x98>
 8010114:	eeb4 0ae7 	vcmpe.f32	s0, s15
 8010118:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801011c:	da0b      	bge.n	8010136 <arm_sin_f32+0x8a>
 801011e:	eddf 7a06 	vldr	s15, [pc, #24]	; 8010138 <arm_sin_f32+0x8c>
 8010122:	ee20 0a27 	vmul.f32	s0, s0, s15
 8010126:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 801012a:	ee17 3a90 	vmov	r3, s15
 801012e:	3b01      	subs	r3, #1
 8010130:	ee07 3a90 	vmov	s15, r3
 8010134:	e7c6      	b.n	80100c4 <arm_sin_f32+0x18>
 8010136:	4770      	bx	lr
 8010138:	3e22f983 	.word	0x3e22f983
 801013c:	44000000 	.word	0x44000000
 8010140:	08013a00 	.word	0x08013a00
 8010144:	b44c02cd 	.word	0xb44c02cd

08010148 <arm_cos_f32>:
 8010148:	eddf 7a1c 	vldr	s15, [pc, #112]	; 80101bc <arm_cos_f32+0x74>
 801014c:	ee20 0a27 	vmul.f32	s0, s0, s15
 8010150:	eef5 7a00 	vmov.f32	s15, #80	; 0x3e800000  0.250
 8010154:	ee30 0a27 	vadd.f32	s0, s0, s15
 8010158:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 801015c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010160:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 8010164:	d504      	bpl.n	8010170 <arm_cos_f32+0x28>
 8010166:	ee17 3a90 	vmov	r3, s15
 801016a:	3b01      	subs	r3, #1
 801016c:	ee07 3a90 	vmov	s15, r3
 8010170:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8010174:	eddf 6a12 	vldr	s13, [pc, #72]	; 80101c0 <arm_cos_f32+0x78>
 8010178:	4a12      	ldr	r2, [pc, #72]	; (80101c4 <arm_cos_f32+0x7c>)
 801017a:	ee30 0a67 	vsub.f32	s0, s0, s15
 801017e:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8010182:	ee20 0a26 	vmul.f32	s0, s0, s13
 8010186:	eefc 7ac0 	vcvt.u32.f32	s15, s0
 801018a:	ee17 3a90 	vmov	r3, s15
 801018e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8010192:	ee07 3a90 	vmov	s15, r3
 8010196:	eef8 7a67 	vcvt.f32.u32	s15, s15
 801019a:	eb02 0183 	add.w	r1, r2, r3, lsl #2
 801019e:	ee70 7a67 	vsub.f32	s15, s0, s15
 80101a2:	edd1 6a01 	vldr	s13, [r1, #4]
 80101a6:	ed91 0a00 	vldr	s0, [r1]
 80101aa:	ee37 7a67 	vsub.f32	s14, s14, s15
 80101ae:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80101b2:	ee27 0a00 	vmul.f32	s0, s14, s0
 80101b6:	ee30 0a27 	vadd.f32	s0, s0, s15
 80101ba:	4770      	bx	lr
 80101bc:	3e22f983 	.word	0x3e22f983
 80101c0:	44000000 	.word	0x44000000
 80101c4:	08013a00 	.word	0x08013a00

080101c8 <__assert_func>:
 80101c8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80101ca:	4614      	mov	r4, r2
 80101cc:	461a      	mov	r2, r3
 80101ce:	4b09      	ldr	r3, [pc, #36]	; (80101f4 <__assert_func+0x2c>)
 80101d0:	681b      	ldr	r3, [r3, #0]
 80101d2:	4605      	mov	r5, r0
 80101d4:	68d8      	ldr	r0, [r3, #12]
 80101d6:	b14c      	cbz	r4, 80101ec <__assert_func+0x24>
 80101d8:	4b07      	ldr	r3, [pc, #28]	; (80101f8 <__assert_func+0x30>)
 80101da:	9100      	str	r1, [sp, #0]
 80101dc:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80101e0:	4906      	ldr	r1, [pc, #24]	; (80101fc <__assert_func+0x34>)
 80101e2:	462b      	mov	r3, r5
 80101e4:	f000 f814 	bl	8010210 <fiprintf>
 80101e8:	f000 fee2 	bl	8010fb0 <abort>
 80101ec:	4b04      	ldr	r3, [pc, #16]	; (8010200 <__assert_func+0x38>)
 80101ee:	461c      	mov	r4, r3
 80101f0:	e7f3      	b.n	80101da <__assert_func+0x12>
 80101f2:	bf00      	nop
 80101f4:	20000304 	.word	0x20000304
 80101f8:	08014204 	.word	0x08014204
 80101fc:	08014211 	.word	0x08014211
 8010200:	0801423f 	.word	0x0801423f

08010204 <__errno>:
 8010204:	4b01      	ldr	r3, [pc, #4]	; (801020c <__errno+0x8>)
 8010206:	6818      	ldr	r0, [r3, #0]
 8010208:	4770      	bx	lr
 801020a:	bf00      	nop
 801020c:	20000304 	.word	0x20000304

08010210 <fiprintf>:
 8010210:	b40e      	push	{r1, r2, r3}
 8010212:	b503      	push	{r0, r1, lr}
 8010214:	4601      	mov	r1, r0
 8010216:	ab03      	add	r3, sp, #12
 8010218:	4805      	ldr	r0, [pc, #20]	; (8010230 <fiprintf+0x20>)
 801021a:	f853 2b04 	ldr.w	r2, [r3], #4
 801021e:	6800      	ldr	r0, [r0, #0]
 8010220:	9301      	str	r3, [sp, #4]
 8010222:	f000 f86b 	bl	80102fc <_vfiprintf_r>
 8010226:	b002      	add	sp, #8
 8010228:	f85d eb04 	ldr.w	lr, [sp], #4
 801022c:	b003      	add	sp, #12
 801022e:	4770      	bx	lr
 8010230:	20000304 	.word	0x20000304

08010234 <__libc_init_array>:
 8010234:	b570      	push	{r4, r5, r6, lr}
 8010236:	4d0d      	ldr	r5, [pc, #52]	; (801026c <__libc_init_array+0x38>)
 8010238:	4c0d      	ldr	r4, [pc, #52]	; (8010270 <__libc_init_array+0x3c>)
 801023a:	1b64      	subs	r4, r4, r5
 801023c:	10a4      	asrs	r4, r4, #2
 801023e:	2600      	movs	r6, #0
 8010240:	42a6      	cmp	r6, r4
 8010242:	d109      	bne.n	8010258 <__libc_init_array+0x24>
 8010244:	4d0b      	ldr	r5, [pc, #44]	; (8010274 <__libc_init_array+0x40>)
 8010246:	4c0c      	ldr	r4, [pc, #48]	; (8010278 <__libc_init_array+0x44>)
 8010248:	f003 fa7a 	bl	8013740 <_init>
 801024c:	1b64      	subs	r4, r4, r5
 801024e:	10a4      	asrs	r4, r4, #2
 8010250:	2600      	movs	r6, #0
 8010252:	42a6      	cmp	r6, r4
 8010254:	d105      	bne.n	8010262 <__libc_init_array+0x2e>
 8010256:	bd70      	pop	{r4, r5, r6, pc}
 8010258:	f855 3b04 	ldr.w	r3, [r5], #4
 801025c:	4798      	blx	r3
 801025e:	3601      	adds	r6, #1
 8010260:	e7ee      	b.n	8010240 <__libc_init_array+0xc>
 8010262:	f855 3b04 	ldr.w	r3, [r5], #4
 8010266:	4798      	blx	r3
 8010268:	3601      	adds	r6, #1
 801026a:	e7f2      	b.n	8010252 <__libc_init_array+0x1e>
 801026c:	08014660 	.word	0x08014660
 8010270:	08014660 	.word	0x08014660
 8010274:	08014660 	.word	0x08014660
 8010278:	08014664 	.word	0x08014664

0801027c <memcpy>:
 801027c:	440a      	add	r2, r1
 801027e:	4291      	cmp	r1, r2
 8010280:	f100 33ff 	add.w	r3, r0, #4294967295
 8010284:	d100      	bne.n	8010288 <memcpy+0xc>
 8010286:	4770      	bx	lr
 8010288:	b510      	push	{r4, lr}
 801028a:	f811 4b01 	ldrb.w	r4, [r1], #1
 801028e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8010292:	4291      	cmp	r1, r2
 8010294:	d1f9      	bne.n	801028a <memcpy+0xe>
 8010296:	bd10      	pop	{r4, pc}

08010298 <memset>:
 8010298:	4402      	add	r2, r0
 801029a:	4603      	mov	r3, r0
 801029c:	4293      	cmp	r3, r2
 801029e:	d100      	bne.n	80102a2 <memset+0xa>
 80102a0:	4770      	bx	lr
 80102a2:	f803 1b01 	strb.w	r1, [r3], #1
 80102a6:	e7f9      	b.n	801029c <memset+0x4>

080102a8 <__sfputc_r>:
 80102a8:	6893      	ldr	r3, [r2, #8]
 80102aa:	3b01      	subs	r3, #1
 80102ac:	2b00      	cmp	r3, #0
 80102ae:	b410      	push	{r4}
 80102b0:	6093      	str	r3, [r2, #8]
 80102b2:	da08      	bge.n	80102c6 <__sfputc_r+0x1e>
 80102b4:	6994      	ldr	r4, [r2, #24]
 80102b6:	42a3      	cmp	r3, r4
 80102b8:	db01      	blt.n	80102be <__sfputc_r+0x16>
 80102ba:	290a      	cmp	r1, #10
 80102bc:	d103      	bne.n	80102c6 <__sfputc_r+0x1e>
 80102be:	f85d 4b04 	ldr.w	r4, [sp], #4
 80102c2:	f000 bdb5 	b.w	8010e30 <__swbuf_r>
 80102c6:	6813      	ldr	r3, [r2, #0]
 80102c8:	1c58      	adds	r0, r3, #1
 80102ca:	6010      	str	r0, [r2, #0]
 80102cc:	7019      	strb	r1, [r3, #0]
 80102ce:	4608      	mov	r0, r1
 80102d0:	f85d 4b04 	ldr.w	r4, [sp], #4
 80102d4:	4770      	bx	lr

080102d6 <__sfputs_r>:
 80102d6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80102d8:	4606      	mov	r6, r0
 80102da:	460f      	mov	r7, r1
 80102dc:	4614      	mov	r4, r2
 80102de:	18d5      	adds	r5, r2, r3
 80102e0:	42ac      	cmp	r4, r5
 80102e2:	d101      	bne.n	80102e8 <__sfputs_r+0x12>
 80102e4:	2000      	movs	r0, #0
 80102e6:	e007      	b.n	80102f8 <__sfputs_r+0x22>
 80102e8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80102ec:	463a      	mov	r2, r7
 80102ee:	4630      	mov	r0, r6
 80102f0:	f7ff ffda 	bl	80102a8 <__sfputc_r>
 80102f4:	1c43      	adds	r3, r0, #1
 80102f6:	d1f3      	bne.n	80102e0 <__sfputs_r+0xa>
 80102f8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080102fc <_vfiprintf_r>:
 80102fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010300:	460d      	mov	r5, r1
 8010302:	b09d      	sub	sp, #116	; 0x74
 8010304:	4614      	mov	r4, r2
 8010306:	4698      	mov	r8, r3
 8010308:	4606      	mov	r6, r0
 801030a:	b118      	cbz	r0, 8010314 <_vfiprintf_r+0x18>
 801030c:	6983      	ldr	r3, [r0, #24]
 801030e:	b90b      	cbnz	r3, 8010314 <_vfiprintf_r+0x18>
 8010310:	f001 fde8 	bl	8011ee4 <__sinit>
 8010314:	4b89      	ldr	r3, [pc, #548]	; (801053c <_vfiprintf_r+0x240>)
 8010316:	429d      	cmp	r5, r3
 8010318:	d11b      	bne.n	8010352 <_vfiprintf_r+0x56>
 801031a:	6875      	ldr	r5, [r6, #4]
 801031c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 801031e:	07d9      	lsls	r1, r3, #31
 8010320:	d405      	bmi.n	801032e <_vfiprintf_r+0x32>
 8010322:	89ab      	ldrh	r3, [r5, #12]
 8010324:	059a      	lsls	r2, r3, #22
 8010326:	d402      	bmi.n	801032e <_vfiprintf_r+0x32>
 8010328:	6da8      	ldr	r0, [r5, #88]	; 0x58
 801032a:	f001 fe7e 	bl	801202a <__retarget_lock_acquire_recursive>
 801032e:	89ab      	ldrh	r3, [r5, #12]
 8010330:	071b      	lsls	r3, r3, #28
 8010332:	d501      	bpl.n	8010338 <_vfiprintf_r+0x3c>
 8010334:	692b      	ldr	r3, [r5, #16]
 8010336:	b9eb      	cbnz	r3, 8010374 <_vfiprintf_r+0x78>
 8010338:	4629      	mov	r1, r5
 801033a:	4630      	mov	r0, r6
 801033c:	f000 fdca 	bl	8010ed4 <__swsetup_r>
 8010340:	b1c0      	cbz	r0, 8010374 <_vfiprintf_r+0x78>
 8010342:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8010344:	07dc      	lsls	r4, r3, #31
 8010346:	d50e      	bpl.n	8010366 <_vfiprintf_r+0x6a>
 8010348:	f04f 30ff 	mov.w	r0, #4294967295
 801034c:	b01d      	add	sp, #116	; 0x74
 801034e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010352:	4b7b      	ldr	r3, [pc, #492]	; (8010540 <_vfiprintf_r+0x244>)
 8010354:	429d      	cmp	r5, r3
 8010356:	d101      	bne.n	801035c <_vfiprintf_r+0x60>
 8010358:	68b5      	ldr	r5, [r6, #8]
 801035a:	e7df      	b.n	801031c <_vfiprintf_r+0x20>
 801035c:	4b79      	ldr	r3, [pc, #484]	; (8010544 <_vfiprintf_r+0x248>)
 801035e:	429d      	cmp	r5, r3
 8010360:	bf08      	it	eq
 8010362:	68f5      	ldreq	r5, [r6, #12]
 8010364:	e7da      	b.n	801031c <_vfiprintf_r+0x20>
 8010366:	89ab      	ldrh	r3, [r5, #12]
 8010368:	0598      	lsls	r0, r3, #22
 801036a:	d4ed      	bmi.n	8010348 <_vfiprintf_r+0x4c>
 801036c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 801036e:	f001 fe5d 	bl	801202c <__retarget_lock_release_recursive>
 8010372:	e7e9      	b.n	8010348 <_vfiprintf_r+0x4c>
 8010374:	2300      	movs	r3, #0
 8010376:	9309      	str	r3, [sp, #36]	; 0x24
 8010378:	2320      	movs	r3, #32
 801037a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 801037e:	f8cd 800c 	str.w	r8, [sp, #12]
 8010382:	2330      	movs	r3, #48	; 0x30
 8010384:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8010548 <_vfiprintf_r+0x24c>
 8010388:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 801038c:	f04f 0901 	mov.w	r9, #1
 8010390:	4623      	mov	r3, r4
 8010392:	469a      	mov	sl, r3
 8010394:	f813 2b01 	ldrb.w	r2, [r3], #1
 8010398:	b10a      	cbz	r2, 801039e <_vfiprintf_r+0xa2>
 801039a:	2a25      	cmp	r2, #37	; 0x25
 801039c:	d1f9      	bne.n	8010392 <_vfiprintf_r+0x96>
 801039e:	ebba 0b04 	subs.w	fp, sl, r4
 80103a2:	d00b      	beq.n	80103bc <_vfiprintf_r+0xc0>
 80103a4:	465b      	mov	r3, fp
 80103a6:	4622      	mov	r2, r4
 80103a8:	4629      	mov	r1, r5
 80103aa:	4630      	mov	r0, r6
 80103ac:	f7ff ff93 	bl	80102d6 <__sfputs_r>
 80103b0:	3001      	adds	r0, #1
 80103b2:	f000 80aa 	beq.w	801050a <_vfiprintf_r+0x20e>
 80103b6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80103b8:	445a      	add	r2, fp
 80103ba:	9209      	str	r2, [sp, #36]	; 0x24
 80103bc:	f89a 3000 	ldrb.w	r3, [sl]
 80103c0:	2b00      	cmp	r3, #0
 80103c2:	f000 80a2 	beq.w	801050a <_vfiprintf_r+0x20e>
 80103c6:	2300      	movs	r3, #0
 80103c8:	f04f 32ff 	mov.w	r2, #4294967295
 80103cc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80103d0:	f10a 0a01 	add.w	sl, sl, #1
 80103d4:	9304      	str	r3, [sp, #16]
 80103d6:	9307      	str	r3, [sp, #28]
 80103d8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80103dc:	931a      	str	r3, [sp, #104]	; 0x68
 80103de:	4654      	mov	r4, sl
 80103e0:	2205      	movs	r2, #5
 80103e2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80103e6:	4858      	ldr	r0, [pc, #352]	; (8010548 <_vfiprintf_r+0x24c>)
 80103e8:	f7ef fefa 	bl	80001e0 <memchr>
 80103ec:	9a04      	ldr	r2, [sp, #16]
 80103ee:	b9d8      	cbnz	r0, 8010428 <_vfiprintf_r+0x12c>
 80103f0:	06d1      	lsls	r1, r2, #27
 80103f2:	bf44      	itt	mi
 80103f4:	2320      	movmi	r3, #32
 80103f6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80103fa:	0713      	lsls	r3, r2, #28
 80103fc:	bf44      	itt	mi
 80103fe:	232b      	movmi	r3, #43	; 0x2b
 8010400:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8010404:	f89a 3000 	ldrb.w	r3, [sl]
 8010408:	2b2a      	cmp	r3, #42	; 0x2a
 801040a:	d015      	beq.n	8010438 <_vfiprintf_r+0x13c>
 801040c:	9a07      	ldr	r2, [sp, #28]
 801040e:	4654      	mov	r4, sl
 8010410:	2000      	movs	r0, #0
 8010412:	f04f 0c0a 	mov.w	ip, #10
 8010416:	4621      	mov	r1, r4
 8010418:	f811 3b01 	ldrb.w	r3, [r1], #1
 801041c:	3b30      	subs	r3, #48	; 0x30
 801041e:	2b09      	cmp	r3, #9
 8010420:	d94e      	bls.n	80104c0 <_vfiprintf_r+0x1c4>
 8010422:	b1b0      	cbz	r0, 8010452 <_vfiprintf_r+0x156>
 8010424:	9207      	str	r2, [sp, #28]
 8010426:	e014      	b.n	8010452 <_vfiprintf_r+0x156>
 8010428:	eba0 0308 	sub.w	r3, r0, r8
 801042c:	fa09 f303 	lsl.w	r3, r9, r3
 8010430:	4313      	orrs	r3, r2
 8010432:	9304      	str	r3, [sp, #16]
 8010434:	46a2      	mov	sl, r4
 8010436:	e7d2      	b.n	80103de <_vfiprintf_r+0xe2>
 8010438:	9b03      	ldr	r3, [sp, #12]
 801043a:	1d19      	adds	r1, r3, #4
 801043c:	681b      	ldr	r3, [r3, #0]
 801043e:	9103      	str	r1, [sp, #12]
 8010440:	2b00      	cmp	r3, #0
 8010442:	bfbb      	ittet	lt
 8010444:	425b      	neglt	r3, r3
 8010446:	f042 0202 	orrlt.w	r2, r2, #2
 801044a:	9307      	strge	r3, [sp, #28]
 801044c:	9307      	strlt	r3, [sp, #28]
 801044e:	bfb8      	it	lt
 8010450:	9204      	strlt	r2, [sp, #16]
 8010452:	7823      	ldrb	r3, [r4, #0]
 8010454:	2b2e      	cmp	r3, #46	; 0x2e
 8010456:	d10c      	bne.n	8010472 <_vfiprintf_r+0x176>
 8010458:	7863      	ldrb	r3, [r4, #1]
 801045a:	2b2a      	cmp	r3, #42	; 0x2a
 801045c:	d135      	bne.n	80104ca <_vfiprintf_r+0x1ce>
 801045e:	9b03      	ldr	r3, [sp, #12]
 8010460:	1d1a      	adds	r2, r3, #4
 8010462:	681b      	ldr	r3, [r3, #0]
 8010464:	9203      	str	r2, [sp, #12]
 8010466:	2b00      	cmp	r3, #0
 8010468:	bfb8      	it	lt
 801046a:	f04f 33ff 	movlt.w	r3, #4294967295
 801046e:	3402      	adds	r4, #2
 8010470:	9305      	str	r3, [sp, #20]
 8010472:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8010558 <_vfiprintf_r+0x25c>
 8010476:	7821      	ldrb	r1, [r4, #0]
 8010478:	2203      	movs	r2, #3
 801047a:	4650      	mov	r0, sl
 801047c:	f7ef feb0 	bl	80001e0 <memchr>
 8010480:	b140      	cbz	r0, 8010494 <_vfiprintf_r+0x198>
 8010482:	2340      	movs	r3, #64	; 0x40
 8010484:	eba0 000a 	sub.w	r0, r0, sl
 8010488:	fa03 f000 	lsl.w	r0, r3, r0
 801048c:	9b04      	ldr	r3, [sp, #16]
 801048e:	4303      	orrs	r3, r0
 8010490:	3401      	adds	r4, #1
 8010492:	9304      	str	r3, [sp, #16]
 8010494:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010498:	482c      	ldr	r0, [pc, #176]	; (801054c <_vfiprintf_r+0x250>)
 801049a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 801049e:	2206      	movs	r2, #6
 80104a0:	f7ef fe9e 	bl	80001e0 <memchr>
 80104a4:	2800      	cmp	r0, #0
 80104a6:	d03f      	beq.n	8010528 <_vfiprintf_r+0x22c>
 80104a8:	4b29      	ldr	r3, [pc, #164]	; (8010550 <_vfiprintf_r+0x254>)
 80104aa:	bb1b      	cbnz	r3, 80104f4 <_vfiprintf_r+0x1f8>
 80104ac:	9b03      	ldr	r3, [sp, #12]
 80104ae:	3307      	adds	r3, #7
 80104b0:	f023 0307 	bic.w	r3, r3, #7
 80104b4:	3308      	adds	r3, #8
 80104b6:	9303      	str	r3, [sp, #12]
 80104b8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80104ba:	443b      	add	r3, r7
 80104bc:	9309      	str	r3, [sp, #36]	; 0x24
 80104be:	e767      	b.n	8010390 <_vfiprintf_r+0x94>
 80104c0:	fb0c 3202 	mla	r2, ip, r2, r3
 80104c4:	460c      	mov	r4, r1
 80104c6:	2001      	movs	r0, #1
 80104c8:	e7a5      	b.n	8010416 <_vfiprintf_r+0x11a>
 80104ca:	2300      	movs	r3, #0
 80104cc:	3401      	adds	r4, #1
 80104ce:	9305      	str	r3, [sp, #20]
 80104d0:	4619      	mov	r1, r3
 80104d2:	f04f 0c0a 	mov.w	ip, #10
 80104d6:	4620      	mov	r0, r4
 80104d8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80104dc:	3a30      	subs	r2, #48	; 0x30
 80104de:	2a09      	cmp	r2, #9
 80104e0:	d903      	bls.n	80104ea <_vfiprintf_r+0x1ee>
 80104e2:	2b00      	cmp	r3, #0
 80104e4:	d0c5      	beq.n	8010472 <_vfiprintf_r+0x176>
 80104e6:	9105      	str	r1, [sp, #20]
 80104e8:	e7c3      	b.n	8010472 <_vfiprintf_r+0x176>
 80104ea:	fb0c 2101 	mla	r1, ip, r1, r2
 80104ee:	4604      	mov	r4, r0
 80104f0:	2301      	movs	r3, #1
 80104f2:	e7f0      	b.n	80104d6 <_vfiprintf_r+0x1da>
 80104f4:	ab03      	add	r3, sp, #12
 80104f6:	9300      	str	r3, [sp, #0]
 80104f8:	462a      	mov	r2, r5
 80104fa:	4b16      	ldr	r3, [pc, #88]	; (8010554 <_vfiprintf_r+0x258>)
 80104fc:	a904      	add	r1, sp, #16
 80104fe:	4630      	mov	r0, r6
 8010500:	f000 f8cc 	bl	801069c <_printf_float>
 8010504:	4607      	mov	r7, r0
 8010506:	1c78      	adds	r0, r7, #1
 8010508:	d1d6      	bne.n	80104b8 <_vfiprintf_r+0x1bc>
 801050a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 801050c:	07d9      	lsls	r1, r3, #31
 801050e:	d405      	bmi.n	801051c <_vfiprintf_r+0x220>
 8010510:	89ab      	ldrh	r3, [r5, #12]
 8010512:	059a      	lsls	r2, r3, #22
 8010514:	d402      	bmi.n	801051c <_vfiprintf_r+0x220>
 8010516:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8010518:	f001 fd88 	bl	801202c <__retarget_lock_release_recursive>
 801051c:	89ab      	ldrh	r3, [r5, #12]
 801051e:	065b      	lsls	r3, r3, #25
 8010520:	f53f af12 	bmi.w	8010348 <_vfiprintf_r+0x4c>
 8010524:	9809      	ldr	r0, [sp, #36]	; 0x24
 8010526:	e711      	b.n	801034c <_vfiprintf_r+0x50>
 8010528:	ab03      	add	r3, sp, #12
 801052a:	9300      	str	r3, [sp, #0]
 801052c:	462a      	mov	r2, r5
 801052e:	4b09      	ldr	r3, [pc, #36]	; (8010554 <_vfiprintf_r+0x258>)
 8010530:	a904      	add	r1, sp, #16
 8010532:	4630      	mov	r0, r6
 8010534:	f000 fb56 	bl	8010be4 <_printf_i>
 8010538:	e7e4      	b.n	8010504 <_vfiprintf_r+0x208>
 801053a:	bf00      	nop
 801053c:	08014340 	.word	0x08014340
 8010540:	08014360 	.word	0x08014360
 8010544:	08014320 	.word	0x08014320
 8010548:	08014244 	.word	0x08014244
 801054c:	0801424e 	.word	0x0801424e
 8010550:	0801069d 	.word	0x0801069d
 8010554:	080102d7 	.word	0x080102d7
 8010558:	0801424a 	.word	0x0801424a

0801055c <__cvt>:
 801055c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8010560:	ec55 4b10 	vmov	r4, r5, d0
 8010564:	2d00      	cmp	r5, #0
 8010566:	460e      	mov	r6, r1
 8010568:	4619      	mov	r1, r3
 801056a:	462b      	mov	r3, r5
 801056c:	bfbb      	ittet	lt
 801056e:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8010572:	461d      	movlt	r5, r3
 8010574:	2300      	movge	r3, #0
 8010576:	232d      	movlt	r3, #45	; 0x2d
 8010578:	700b      	strb	r3, [r1, #0]
 801057a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 801057c:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8010580:	4691      	mov	r9, r2
 8010582:	f023 0820 	bic.w	r8, r3, #32
 8010586:	bfbc      	itt	lt
 8010588:	4622      	movlt	r2, r4
 801058a:	4614      	movlt	r4, r2
 801058c:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8010590:	d005      	beq.n	801059e <__cvt+0x42>
 8010592:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8010596:	d100      	bne.n	801059a <__cvt+0x3e>
 8010598:	3601      	adds	r6, #1
 801059a:	2102      	movs	r1, #2
 801059c:	e000      	b.n	80105a0 <__cvt+0x44>
 801059e:	2103      	movs	r1, #3
 80105a0:	ab03      	add	r3, sp, #12
 80105a2:	9301      	str	r3, [sp, #4]
 80105a4:	ab02      	add	r3, sp, #8
 80105a6:	9300      	str	r3, [sp, #0]
 80105a8:	ec45 4b10 	vmov	d0, r4, r5
 80105ac:	4653      	mov	r3, sl
 80105ae:	4632      	mov	r2, r6
 80105b0:	f000 fd92 	bl	80110d8 <_dtoa_r>
 80105b4:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 80105b8:	4607      	mov	r7, r0
 80105ba:	d102      	bne.n	80105c2 <__cvt+0x66>
 80105bc:	f019 0f01 	tst.w	r9, #1
 80105c0:	d022      	beq.n	8010608 <__cvt+0xac>
 80105c2:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80105c6:	eb07 0906 	add.w	r9, r7, r6
 80105ca:	d110      	bne.n	80105ee <__cvt+0x92>
 80105cc:	783b      	ldrb	r3, [r7, #0]
 80105ce:	2b30      	cmp	r3, #48	; 0x30
 80105d0:	d10a      	bne.n	80105e8 <__cvt+0x8c>
 80105d2:	2200      	movs	r2, #0
 80105d4:	2300      	movs	r3, #0
 80105d6:	4620      	mov	r0, r4
 80105d8:	4629      	mov	r1, r5
 80105da:	f7f0 fa75 	bl	8000ac8 <__aeabi_dcmpeq>
 80105de:	b918      	cbnz	r0, 80105e8 <__cvt+0x8c>
 80105e0:	f1c6 0601 	rsb	r6, r6, #1
 80105e4:	f8ca 6000 	str.w	r6, [sl]
 80105e8:	f8da 3000 	ldr.w	r3, [sl]
 80105ec:	4499      	add	r9, r3
 80105ee:	2200      	movs	r2, #0
 80105f0:	2300      	movs	r3, #0
 80105f2:	4620      	mov	r0, r4
 80105f4:	4629      	mov	r1, r5
 80105f6:	f7f0 fa67 	bl	8000ac8 <__aeabi_dcmpeq>
 80105fa:	b108      	cbz	r0, 8010600 <__cvt+0xa4>
 80105fc:	f8cd 900c 	str.w	r9, [sp, #12]
 8010600:	2230      	movs	r2, #48	; 0x30
 8010602:	9b03      	ldr	r3, [sp, #12]
 8010604:	454b      	cmp	r3, r9
 8010606:	d307      	bcc.n	8010618 <__cvt+0xbc>
 8010608:	9b03      	ldr	r3, [sp, #12]
 801060a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 801060c:	1bdb      	subs	r3, r3, r7
 801060e:	4638      	mov	r0, r7
 8010610:	6013      	str	r3, [r2, #0]
 8010612:	b004      	add	sp, #16
 8010614:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010618:	1c59      	adds	r1, r3, #1
 801061a:	9103      	str	r1, [sp, #12]
 801061c:	701a      	strb	r2, [r3, #0]
 801061e:	e7f0      	b.n	8010602 <__cvt+0xa6>

08010620 <__exponent>:
 8010620:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8010622:	4603      	mov	r3, r0
 8010624:	2900      	cmp	r1, #0
 8010626:	bfb8      	it	lt
 8010628:	4249      	neglt	r1, r1
 801062a:	f803 2b02 	strb.w	r2, [r3], #2
 801062e:	bfb4      	ite	lt
 8010630:	222d      	movlt	r2, #45	; 0x2d
 8010632:	222b      	movge	r2, #43	; 0x2b
 8010634:	2909      	cmp	r1, #9
 8010636:	7042      	strb	r2, [r0, #1]
 8010638:	dd2a      	ble.n	8010690 <__exponent+0x70>
 801063a:	f10d 0407 	add.w	r4, sp, #7
 801063e:	46a4      	mov	ip, r4
 8010640:	270a      	movs	r7, #10
 8010642:	46a6      	mov	lr, r4
 8010644:	460a      	mov	r2, r1
 8010646:	fb91 f6f7 	sdiv	r6, r1, r7
 801064a:	fb07 1516 	mls	r5, r7, r6, r1
 801064e:	3530      	adds	r5, #48	; 0x30
 8010650:	2a63      	cmp	r2, #99	; 0x63
 8010652:	f104 34ff 	add.w	r4, r4, #4294967295
 8010656:	f80e 5c01 	strb.w	r5, [lr, #-1]
 801065a:	4631      	mov	r1, r6
 801065c:	dcf1      	bgt.n	8010642 <__exponent+0x22>
 801065e:	3130      	adds	r1, #48	; 0x30
 8010660:	f1ae 0502 	sub.w	r5, lr, #2
 8010664:	f804 1c01 	strb.w	r1, [r4, #-1]
 8010668:	1c44      	adds	r4, r0, #1
 801066a:	4629      	mov	r1, r5
 801066c:	4561      	cmp	r1, ip
 801066e:	d30a      	bcc.n	8010686 <__exponent+0x66>
 8010670:	f10d 0209 	add.w	r2, sp, #9
 8010674:	eba2 020e 	sub.w	r2, r2, lr
 8010678:	4565      	cmp	r5, ip
 801067a:	bf88      	it	hi
 801067c:	2200      	movhi	r2, #0
 801067e:	4413      	add	r3, r2
 8010680:	1a18      	subs	r0, r3, r0
 8010682:	b003      	add	sp, #12
 8010684:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8010686:	f811 2b01 	ldrb.w	r2, [r1], #1
 801068a:	f804 2f01 	strb.w	r2, [r4, #1]!
 801068e:	e7ed      	b.n	801066c <__exponent+0x4c>
 8010690:	2330      	movs	r3, #48	; 0x30
 8010692:	3130      	adds	r1, #48	; 0x30
 8010694:	7083      	strb	r3, [r0, #2]
 8010696:	70c1      	strb	r1, [r0, #3]
 8010698:	1d03      	adds	r3, r0, #4
 801069a:	e7f1      	b.n	8010680 <__exponent+0x60>

0801069c <_printf_float>:
 801069c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80106a0:	ed2d 8b02 	vpush	{d8}
 80106a4:	b08d      	sub	sp, #52	; 0x34
 80106a6:	460c      	mov	r4, r1
 80106a8:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 80106ac:	4616      	mov	r6, r2
 80106ae:	461f      	mov	r7, r3
 80106b0:	4605      	mov	r5, r0
 80106b2:	f001 fcb5 	bl	8012020 <_localeconv_r>
 80106b6:	f8d0 a000 	ldr.w	sl, [r0]
 80106ba:	4650      	mov	r0, sl
 80106bc:	f7ef fd88 	bl	80001d0 <strlen>
 80106c0:	2300      	movs	r3, #0
 80106c2:	930a      	str	r3, [sp, #40]	; 0x28
 80106c4:	6823      	ldr	r3, [r4, #0]
 80106c6:	9305      	str	r3, [sp, #20]
 80106c8:	f8d8 3000 	ldr.w	r3, [r8]
 80106cc:	f894 b018 	ldrb.w	fp, [r4, #24]
 80106d0:	3307      	adds	r3, #7
 80106d2:	f023 0307 	bic.w	r3, r3, #7
 80106d6:	f103 0208 	add.w	r2, r3, #8
 80106da:	f8c8 2000 	str.w	r2, [r8]
 80106de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80106e2:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 80106e6:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 80106ea:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80106ee:	9307      	str	r3, [sp, #28]
 80106f0:	f8cd 8018 	str.w	r8, [sp, #24]
 80106f4:	ee08 0a10 	vmov	s16, r0
 80106f8:	4b9f      	ldr	r3, [pc, #636]	; (8010978 <_printf_float+0x2dc>)
 80106fa:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80106fe:	f04f 32ff 	mov.w	r2, #4294967295
 8010702:	f7f0 fa13 	bl	8000b2c <__aeabi_dcmpun>
 8010706:	bb88      	cbnz	r0, 801076c <_printf_float+0xd0>
 8010708:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 801070c:	4b9a      	ldr	r3, [pc, #616]	; (8010978 <_printf_float+0x2dc>)
 801070e:	f04f 32ff 	mov.w	r2, #4294967295
 8010712:	f7f0 f9ed 	bl	8000af0 <__aeabi_dcmple>
 8010716:	bb48      	cbnz	r0, 801076c <_printf_float+0xd0>
 8010718:	2200      	movs	r2, #0
 801071a:	2300      	movs	r3, #0
 801071c:	4640      	mov	r0, r8
 801071e:	4649      	mov	r1, r9
 8010720:	f7f0 f9dc 	bl	8000adc <__aeabi_dcmplt>
 8010724:	b110      	cbz	r0, 801072c <_printf_float+0x90>
 8010726:	232d      	movs	r3, #45	; 0x2d
 8010728:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 801072c:	4b93      	ldr	r3, [pc, #588]	; (801097c <_printf_float+0x2e0>)
 801072e:	4894      	ldr	r0, [pc, #592]	; (8010980 <_printf_float+0x2e4>)
 8010730:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8010734:	bf94      	ite	ls
 8010736:	4698      	movls	r8, r3
 8010738:	4680      	movhi	r8, r0
 801073a:	2303      	movs	r3, #3
 801073c:	6123      	str	r3, [r4, #16]
 801073e:	9b05      	ldr	r3, [sp, #20]
 8010740:	f023 0204 	bic.w	r2, r3, #4
 8010744:	6022      	str	r2, [r4, #0]
 8010746:	f04f 0900 	mov.w	r9, #0
 801074a:	9700      	str	r7, [sp, #0]
 801074c:	4633      	mov	r3, r6
 801074e:	aa0b      	add	r2, sp, #44	; 0x2c
 8010750:	4621      	mov	r1, r4
 8010752:	4628      	mov	r0, r5
 8010754:	f000 f9d8 	bl	8010b08 <_printf_common>
 8010758:	3001      	adds	r0, #1
 801075a:	f040 8090 	bne.w	801087e <_printf_float+0x1e2>
 801075e:	f04f 30ff 	mov.w	r0, #4294967295
 8010762:	b00d      	add	sp, #52	; 0x34
 8010764:	ecbd 8b02 	vpop	{d8}
 8010768:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801076c:	4642      	mov	r2, r8
 801076e:	464b      	mov	r3, r9
 8010770:	4640      	mov	r0, r8
 8010772:	4649      	mov	r1, r9
 8010774:	f7f0 f9da 	bl	8000b2c <__aeabi_dcmpun>
 8010778:	b140      	cbz	r0, 801078c <_printf_float+0xf0>
 801077a:	464b      	mov	r3, r9
 801077c:	2b00      	cmp	r3, #0
 801077e:	bfbc      	itt	lt
 8010780:	232d      	movlt	r3, #45	; 0x2d
 8010782:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8010786:	487f      	ldr	r0, [pc, #508]	; (8010984 <_printf_float+0x2e8>)
 8010788:	4b7f      	ldr	r3, [pc, #508]	; (8010988 <_printf_float+0x2ec>)
 801078a:	e7d1      	b.n	8010730 <_printf_float+0x94>
 801078c:	6863      	ldr	r3, [r4, #4]
 801078e:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8010792:	9206      	str	r2, [sp, #24]
 8010794:	1c5a      	adds	r2, r3, #1
 8010796:	d13f      	bne.n	8010818 <_printf_float+0x17c>
 8010798:	2306      	movs	r3, #6
 801079a:	6063      	str	r3, [r4, #4]
 801079c:	9b05      	ldr	r3, [sp, #20]
 801079e:	6861      	ldr	r1, [r4, #4]
 80107a0:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 80107a4:	2300      	movs	r3, #0
 80107a6:	9303      	str	r3, [sp, #12]
 80107a8:	ab0a      	add	r3, sp, #40	; 0x28
 80107aa:	e9cd b301 	strd	fp, r3, [sp, #4]
 80107ae:	ab09      	add	r3, sp, #36	; 0x24
 80107b0:	ec49 8b10 	vmov	d0, r8, r9
 80107b4:	9300      	str	r3, [sp, #0]
 80107b6:	6022      	str	r2, [r4, #0]
 80107b8:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 80107bc:	4628      	mov	r0, r5
 80107be:	f7ff fecd 	bl	801055c <__cvt>
 80107c2:	9b06      	ldr	r3, [sp, #24]
 80107c4:	9909      	ldr	r1, [sp, #36]	; 0x24
 80107c6:	2b47      	cmp	r3, #71	; 0x47
 80107c8:	4680      	mov	r8, r0
 80107ca:	d108      	bne.n	80107de <_printf_float+0x142>
 80107cc:	1cc8      	adds	r0, r1, #3
 80107ce:	db02      	blt.n	80107d6 <_printf_float+0x13a>
 80107d0:	6863      	ldr	r3, [r4, #4]
 80107d2:	4299      	cmp	r1, r3
 80107d4:	dd41      	ble.n	801085a <_printf_float+0x1be>
 80107d6:	f1ab 0b02 	sub.w	fp, fp, #2
 80107da:	fa5f fb8b 	uxtb.w	fp, fp
 80107de:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80107e2:	d820      	bhi.n	8010826 <_printf_float+0x18a>
 80107e4:	3901      	subs	r1, #1
 80107e6:	465a      	mov	r2, fp
 80107e8:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80107ec:	9109      	str	r1, [sp, #36]	; 0x24
 80107ee:	f7ff ff17 	bl	8010620 <__exponent>
 80107f2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80107f4:	1813      	adds	r3, r2, r0
 80107f6:	2a01      	cmp	r2, #1
 80107f8:	4681      	mov	r9, r0
 80107fa:	6123      	str	r3, [r4, #16]
 80107fc:	dc02      	bgt.n	8010804 <_printf_float+0x168>
 80107fe:	6822      	ldr	r2, [r4, #0]
 8010800:	07d2      	lsls	r2, r2, #31
 8010802:	d501      	bpl.n	8010808 <_printf_float+0x16c>
 8010804:	3301      	adds	r3, #1
 8010806:	6123      	str	r3, [r4, #16]
 8010808:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 801080c:	2b00      	cmp	r3, #0
 801080e:	d09c      	beq.n	801074a <_printf_float+0xae>
 8010810:	232d      	movs	r3, #45	; 0x2d
 8010812:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8010816:	e798      	b.n	801074a <_printf_float+0xae>
 8010818:	9a06      	ldr	r2, [sp, #24]
 801081a:	2a47      	cmp	r2, #71	; 0x47
 801081c:	d1be      	bne.n	801079c <_printf_float+0x100>
 801081e:	2b00      	cmp	r3, #0
 8010820:	d1bc      	bne.n	801079c <_printf_float+0x100>
 8010822:	2301      	movs	r3, #1
 8010824:	e7b9      	b.n	801079a <_printf_float+0xfe>
 8010826:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 801082a:	d118      	bne.n	801085e <_printf_float+0x1c2>
 801082c:	2900      	cmp	r1, #0
 801082e:	6863      	ldr	r3, [r4, #4]
 8010830:	dd0b      	ble.n	801084a <_printf_float+0x1ae>
 8010832:	6121      	str	r1, [r4, #16]
 8010834:	b913      	cbnz	r3, 801083c <_printf_float+0x1a0>
 8010836:	6822      	ldr	r2, [r4, #0]
 8010838:	07d0      	lsls	r0, r2, #31
 801083a:	d502      	bpl.n	8010842 <_printf_float+0x1a6>
 801083c:	3301      	adds	r3, #1
 801083e:	440b      	add	r3, r1
 8010840:	6123      	str	r3, [r4, #16]
 8010842:	65a1      	str	r1, [r4, #88]	; 0x58
 8010844:	f04f 0900 	mov.w	r9, #0
 8010848:	e7de      	b.n	8010808 <_printf_float+0x16c>
 801084a:	b913      	cbnz	r3, 8010852 <_printf_float+0x1b6>
 801084c:	6822      	ldr	r2, [r4, #0]
 801084e:	07d2      	lsls	r2, r2, #31
 8010850:	d501      	bpl.n	8010856 <_printf_float+0x1ba>
 8010852:	3302      	adds	r3, #2
 8010854:	e7f4      	b.n	8010840 <_printf_float+0x1a4>
 8010856:	2301      	movs	r3, #1
 8010858:	e7f2      	b.n	8010840 <_printf_float+0x1a4>
 801085a:	f04f 0b67 	mov.w	fp, #103	; 0x67
 801085e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8010860:	4299      	cmp	r1, r3
 8010862:	db05      	blt.n	8010870 <_printf_float+0x1d4>
 8010864:	6823      	ldr	r3, [r4, #0]
 8010866:	6121      	str	r1, [r4, #16]
 8010868:	07d8      	lsls	r0, r3, #31
 801086a:	d5ea      	bpl.n	8010842 <_printf_float+0x1a6>
 801086c:	1c4b      	adds	r3, r1, #1
 801086e:	e7e7      	b.n	8010840 <_printf_float+0x1a4>
 8010870:	2900      	cmp	r1, #0
 8010872:	bfd4      	ite	le
 8010874:	f1c1 0202 	rsble	r2, r1, #2
 8010878:	2201      	movgt	r2, #1
 801087a:	4413      	add	r3, r2
 801087c:	e7e0      	b.n	8010840 <_printf_float+0x1a4>
 801087e:	6823      	ldr	r3, [r4, #0]
 8010880:	055a      	lsls	r2, r3, #21
 8010882:	d407      	bmi.n	8010894 <_printf_float+0x1f8>
 8010884:	6923      	ldr	r3, [r4, #16]
 8010886:	4642      	mov	r2, r8
 8010888:	4631      	mov	r1, r6
 801088a:	4628      	mov	r0, r5
 801088c:	47b8      	blx	r7
 801088e:	3001      	adds	r0, #1
 8010890:	d12c      	bne.n	80108ec <_printf_float+0x250>
 8010892:	e764      	b.n	801075e <_printf_float+0xc2>
 8010894:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8010898:	f240 80e0 	bls.w	8010a5c <_printf_float+0x3c0>
 801089c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80108a0:	2200      	movs	r2, #0
 80108a2:	2300      	movs	r3, #0
 80108a4:	f7f0 f910 	bl	8000ac8 <__aeabi_dcmpeq>
 80108a8:	2800      	cmp	r0, #0
 80108aa:	d034      	beq.n	8010916 <_printf_float+0x27a>
 80108ac:	4a37      	ldr	r2, [pc, #220]	; (801098c <_printf_float+0x2f0>)
 80108ae:	2301      	movs	r3, #1
 80108b0:	4631      	mov	r1, r6
 80108b2:	4628      	mov	r0, r5
 80108b4:	47b8      	blx	r7
 80108b6:	3001      	adds	r0, #1
 80108b8:	f43f af51 	beq.w	801075e <_printf_float+0xc2>
 80108bc:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80108c0:	429a      	cmp	r2, r3
 80108c2:	db02      	blt.n	80108ca <_printf_float+0x22e>
 80108c4:	6823      	ldr	r3, [r4, #0]
 80108c6:	07d8      	lsls	r0, r3, #31
 80108c8:	d510      	bpl.n	80108ec <_printf_float+0x250>
 80108ca:	ee18 3a10 	vmov	r3, s16
 80108ce:	4652      	mov	r2, sl
 80108d0:	4631      	mov	r1, r6
 80108d2:	4628      	mov	r0, r5
 80108d4:	47b8      	blx	r7
 80108d6:	3001      	adds	r0, #1
 80108d8:	f43f af41 	beq.w	801075e <_printf_float+0xc2>
 80108dc:	f04f 0800 	mov.w	r8, #0
 80108e0:	f104 091a 	add.w	r9, r4, #26
 80108e4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80108e6:	3b01      	subs	r3, #1
 80108e8:	4543      	cmp	r3, r8
 80108ea:	dc09      	bgt.n	8010900 <_printf_float+0x264>
 80108ec:	6823      	ldr	r3, [r4, #0]
 80108ee:	079b      	lsls	r3, r3, #30
 80108f0:	f100 8105 	bmi.w	8010afe <_printf_float+0x462>
 80108f4:	68e0      	ldr	r0, [r4, #12]
 80108f6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80108f8:	4298      	cmp	r0, r3
 80108fa:	bfb8      	it	lt
 80108fc:	4618      	movlt	r0, r3
 80108fe:	e730      	b.n	8010762 <_printf_float+0xc6>
 8010900:	2301      	movs	r3, #1
 8010902:	464a      	mov	r2, r9
 8010904:	4631      	mov	r1, r6
 8010906:	4628      	mov	r0, r5
 8010908:	47b8      	blx	r7
 801090a:	3001      	adds	r0, #1
 801090c:	f43f af27 	beq.w	801075e <_printf_float+0xc2>
 8010910:	f108 0801 	add.w	r8, r8, #1
 8010914:	e7e6      	b.n	80108e4 <_printf_float+0x248>
 8010916:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8010918:	2b00      	cmp	r3, #0
 801091a:	dc39      	bgt.n	8010990 <_printf_float+0x2f4>
 801091c:	4a1b      	ldr	r2, [pc, #108]	; (801098c <_printf_float+0x2f0>)
 801091e:	2301      	movs	r3, #1
 8010920:	4631      	mov	r1, r6
 8010922:	4628      	mov	r0, r5
 8010924:	47b8      	blx	r7
 8010926:	3001      	adds	r0, #1
 8010928:	f43f af19 	beq.w	801075e <_printf_float+0xc2>
 801092c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8010930:	4313      	orrs	r3, r2
 8010932:	d102      	bne.n	801093a <_printf_float+0x29e>
 8010934:	6823      	ldr	r3, [r4, #0]
 8010936:	07d9      	lsls	r1, r3, #31
 8010938:	d5d8      	bpl.n	80108ec <_printf_float+0x250>
 801093a:	ee18 3a10 	vmov	r3, s16
 801093e:	4652      	mov	r2, sl
 8010940:	4631      	mov	r1, r6
 8010942:	4628      	mov	r0, r5
 8010944:	47b8      	blx	r7
 8010946:	3001      	adds	r0, #1
 8010948:	f43f af09 	beq.w	801075e <_printf_float+0xc2>
 801094c:	f04f 0900 	mov.w	r9, #0
 8010950:	f104 0a1a 	add.w	sl, r4, #26
 8010954:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8010956:	425b      	negs	r3, r3
 8010958:	454b      	cmp	r3, r9
 801095a:	dc01      	bgt.n	8010960 <_printf_float+0x2c4>
 801095c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801095e:	e792      	b.n	8010886 <_printf_float+0x1ea>
 8010960:	2301      	movs	r3, #1
 8010962:	4652      	mov	r2, sl
 8010964:	4631      	mov	r1, r6
 8010966:	4628      	mov	r0, r5
 8010968:	47b8      	blx	r7
 801096a:	3001      	adds	r0, #1
 801096c:	f43f aef7 	beq.w	801075e <_printf_float+0xc2>
 8010970:	f109 0901 	add.w	r9, r9, #1
 8010974:	e7ee      	b.n	8010954 <_printf_float+0x2b8>
 8010976:	bf00      	nop
 8010978:	7fefffff 	.word	0x7fefffff
 801097c:	08014255 	.word	0x08014255
 8010980:	08014259 	.word	0x08014259
 8010984:	08014261 	.word	0x08014261
 8010988:	0801425d 	.word	0x0801425d
 801098c:	08014265 	.word	0x08014265
 8010990:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8010992:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8010994:	429a      	cmp	r2, r3
 8010996:	bfa8      	it	ge
 8010998:	461a      	movge	r2, r3
 801099a:	2a00      	cmp	r2, #0
 801099c:	4691      	mov	r9, r2
 801099e:	dc37      	bgt.n	8010a10 <_printf_float+0x374>
 80109a0:	f04f 0b00 	mov.w	fp, #0
 80109a4:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80109a8:	f104 021a 	add.w	r2, r4, #26
 80109ac:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80109ae:	9305      	str	r3, [sp, #20]
 80109b0:	eba3 0309 	sub.w	r3, r3, r9
 80109b4:	455b      	cmp	r3, fp
 80109b6:	dc33      	bgt.n	8010a20 <_printf_float+0x384>
 80109b8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80109bc:	429a      	cmp	r2, r3
 80109be:	db3b      	blt.n	8010a38 <_printf_float+0x39c>
 80109c0:	6823      	ldr	r3, [r4, #0]
 80109c2:	07da      	lsls	r2, r3, #31
 80109c4:	d438      	bmi.n	8010a38 <_printf_float+0x39c>
 80109c6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80109c8:	9b05      	ldr	r3, [sp, #20]
 80109ca:	9909      	ldr	r1, [sp, #36]	; 0x24
 80109cc:	1ad3      	subs	r3, r2, r3
 80109ce:	eba2 0901 	sub.w	r9, r2, r1
 80109d2:	4599      	cmp	r9, r3
 80109d4:	bfa8      	it	ge
 80109d6:	4699      	movge	r9, r3
 80109d8:	f1b9 0f00 	cmp.w	r9, #0
 80109dc:	dc35      	bgt.n	8010a4a <_printf_float+0x3ae>
 80109de:	f04f 0800 	mov.w	r8, #0
 80109e2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80109e6:	f104 0a1a 	add.w	sl, r4, #26
 80109ea:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80109ee:	1a9b      	subs	r3, r3, r2
 80109f0:	eba3 0309 	sub.w	r3, r3, r9
 80109f4:	4543      	cmp	r3, r8
 80109f6:	f77f af79 	ble.w	80108ec <_printf_float+0x250>
 80109fa:	2301      	movs	r3, #1
 80109fc:	4652      	mov	r2, sl
 80109fe:	4631      	mov	r1, r6
 8010a00:	4628      	mov	r0, r5
 8010a02:	47b8      	blx	r7
 8010a04:	3001      	adds	r0, #1
 8010a06:	f43f aeaa 	beq.w	801075e <_printf_float+0xc2>
 8010a0a:	f108 0801 	add.w	r8, r8, #1
 8010a0e:	e7ec      	b.n	80109ea <_printf_float+0x34e>
 8010a10:	4613      	mov	r3, r2
 8010a12:	4631      	mov	r1, r6
 8010a14:	4642      	mov	r2, r8
 8010a16:	4628      	mov	r0, r5
 8010a18:	47b8      	blx	r7
 8010a1a:	3001      	adds	r0, #1
 8010a1c:	d1c0      	bne.n	80109a0 <_printf_float+0x304>
 8010a1e:	e69e      	b.n	801075e <_printf_float+0xc2>
 8010a20:	2301      	movs	r3, #1
 8010a22:	4631      	mov	r1, r6
 8010a24:	4628      	mov	r0, r5
 8010a26:	9205      	str	r2, [sp, #20]
 8010a28:	47b8      	blx	r7
 8010a2a:	3001      	adds	r0, #1
 8010a2c:	f43f ae97 	beq.w	801075e <_printf_float+0xc2>
 8010a30:	9a05      	ldr	r2, [sp, #20]
 8010a32:	f10b 0b01 	add.w	fp, fp, #1
 8010a36:	e7b9      	b.n	80109ac <_printf_float+0x310>
 8010a38:	ee18 3a10 	vmov	r3, s16
 8010a3c:	4652      	mov	r2, sl
 8010a3e:	4631      	mov	r1, r6
 8010a40:	4628      	mov	r0, r5
 8010a42:	47b8      	blx	r7
 8010a44:	3001      	adds	r0, #1
 8010a46:	d1be      	bne.n	80109c6 <_printf_float+0x32a>
 8010a48:	e689      	b.n	801075e <_printf_float+0xc2>
 8010a4a:	9a05      	ldr	r2, [sp, #20]
 8010a4c:	464b      	mov	r3, r9
 8010a4e:	4442      	add	r2, r8
 8010a50:	4631      	mov	r1, r6
 8010a52:	4628      	mov	r0, r5
 8010a54:	47b8      	blx	r7
 8010a56:	3001      	adds	r0, #1
 8010a58:	d1c1      	bne.n	80109de <_printf_float+0x342>
 8010a5a:	e680      	b.n	801075e <_printf_float+0xc2>
 8010a5c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8010a5e:	2a01      	cmp	r2, #1
 8010a60:	dc01      	bgt.n	8010a66 <_printf_float+0x3ca>
 8010a62:	07db      	lsls	r3, r3, #31
 8010a64:	d538      	bpl.n	8010ad8 <_printf_float+0x43c>
 8010a66:	2301      	movs	r3, #1
 8010a68:	4642      	mov	r2, r8
 8010a6a:	4631      	mov	r1, r6
 8010a6c:	4628      	mov	r0, r5
 8010a6e:	47b8      	blx	r7
 8010a70:	3001      	adds	r0, #1
 8010a72:	f43f ae74 	beq.w	801075e <_printf_float+0xc2>
 8010a76:	ee18 3a10 	vmov	r3, s16
 8010a7a:	4652      	mov	r2, sl
 8010a7c:	4631      	mov	r1, r6
 8010a7e:	4628      	mov	r0, r5
 8010a80:	47b8      	blx	r7
 8010a82:	3001      	adds	r0, #1
 8010a84:	f43f ae6b 	beq.w	801075e <_printf_float+0xc2>
 8010a88:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8010a8c:	2200      	movs	r2, #0
 8010a8e:	2300      	movs	r3, #0
 8010a90:	f7f0 f81a 	bl	8000ac8 <__aeabi_dcmpeq>
 8010a94:	b9d8      	cbnz	r0, 8010ace <_printf_float+0x432>
 8010a96:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8010a98:	f108 0201 	add.w	r2, r8, #1
 8010a9c:	3b01      	subs	r3, #1
 8010a9e:	4631      	mov	r1, r6
 8010aa0:	4628      	mov	r0, r5
 8010aa2:	47b8      	blx	r7
 8010aa4:	3001      	adds	r0, #1
 8010aa6:	d10e      	bne.n	8010ac6 <_printf_float+0x42a>
 8010aa8:	e659      	b.n	801075e <_printf_float+0xc2>
 8010aaa:	2301      	movs	r3, #1
 8010aac:	4652      	mov	r2, sl
 8010aae:	4631      	mov	r1, r6
 8010ab0:	4628      	mov	r0, r5
 8010ab2:	47b8      	blx	r7
 8010ab4:	3001      	adds	r0, #1
 8010ab6:	f43f ae52 	beq.w	801075e <_printf_float+0xc2>
 8010aba:	f108 0801 	add.w	r8, r8, #1
 8010abe:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8010ac0:	3b01      	subs	r3, #1
 8010ac2:	4543      	cmp	r3, r8
 8010ac4:	dcf1      	bgt.n	8010aaa <_printf_float+0x40e>
 8010ac6:	464b      	mov	r3, r9
 8010ac8:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8010acc:	e6dc      	b.n	8010888 <_printf_float+0x1ec>
 8010ace:	f04f 0800 	mov.w	r8, #0
 8010ad2:	f104 0a1a 	add.w	sl, r4, #26
 8010ad6:	e7f2      	b.n	8010abe <_printf_float+0x422>
 8010ad8:	2301      	movs	r3, #1
 8010ada:	4642      	mov	r2, r8
 8010adc:	e7df      	b.n	8010a9e <_printf_float+0x402>
 8010ade:	2301      	movs	r3, #1
 8010ae0:	464a      	mov	r2, r9
 8010ae2:	4631      	mov	r1, r6
 8010ae4:	4628      	mov	r0, r5
 8010ae6:	47b8      	blx	r7
 8010ae8:	3001      	adds	r0, #1
 8010aea:	f43f ae38 	beq.w	801075e <_printf_float+0xc2>
 8010aee:	f108 0801 	add.w	r8, r8, #1
 8010af2:	68e3      	ldr	r3, [r4, #12]
 8010af4:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8010af6:	1a5b      	subs	r3, r3, r1
 8010af8:	4543      	cmp	r3, r8
 8010afa:	dcf0      	bgt.n	8010ade <_printf_float+0x442>
 8010afc:	e6fa      	b.n	80108f4 <_printf_float+0x258>
 8010afe:	f04f 0800 	mov.w	r8, #0
 8010b02:	f104 0919 	add.w	r9, r4, #25
 8010b06:	e7f4      	b.n	8010af2 <_printf_float+0x456>

08010b08 <_printf_common>:
 8010b08:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8010b0c:	4616      	mov	r6, r2
 8010b0e:	4699      	mov	r9, r3
 8010b10:	688a      	ldr	r2, [r1, #8]
 8010b12:	690b      	ldr	r3, [r1, #16]
 8010b14:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8010b18:	4293      	cmp	r3, r2
 8010b1a:	bfb8      	it	lt
 8010b1c:	4613      	movlt	r3, r2
 8010b1e:	6033      	str	r3, [r6, #0]
 8010b20:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8010b24:	4607      	mov	r7, r0
 8010b26:	460c      	mov	r4, r1
 8010b28:	b10a      	cbz	r2, 8010b2e <_printf_common+0x26>
 8010b2a:	3301      	adds	r3, #1
 8010b2c:	6033      	str	r3, [r6, #0]
 8010b2e:	6823      	ldr	r3, [r4, #0]
 8010b30:	0699      	lsls	r1, r3, #26
 8010b32:	bf42      	ittt	mi
 8010b34:	6833      	ldrmi	r3, [r6, #0]
 8010b36:	3302      	addmi	r3, #2
 8010b38:	6033      	strmi	r3, [r6, #0]
 8010b3a:	6825      	ldr	r5, [r4, #0]
 8010b3c:	f015 0506 	ands.w	r5, r5, #6
 8010b40:	d106      	bne.n	8010b50 <_printf_common+0x48>
 8010b42:	f104 0a19 	add.w	sl, r4, #25
 8010b46:	68e3      	ldr	r3, [r4, #12]
 8010b48:	6832      	ldr	r2, [r6, #0]
 8010b4a:	1a9b      	subs	r3, r3, r2
 8010b4c:	42ab      	cmp	r3, r5
 8010b4e:	dc26      	bgt.n	8010b9e <_printf_common+0x96>
 8010b50:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8010b54:	1e13      	subs	r3, r2, #0
 8010b56:	6822      	ldr	r2, [r4, #0]
 8010b58:	bf18      	it	ne
 8010b5a:	2301      	movne	r3, #1
 8010b5c:	0692      	lsls	r2, r2, #26
 8010b5e:	d42b      	bmi.n	8010bb8 <_printf_common+0xb0>
 8010b60:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8010b64:	4649      	mov	r1, r9
 8010b66:	4638      	mov	r0, r7
 8010b68:	47c0      	blx	r8
 8010b6a:	3001      	adds	r0, #1
 8010b6c:	d01e      	beq.n	8010bac <_printf_common+0xa4>
 8010b6e:	6823      	ldr	r3, [r4, #0]
 8010b70:	68e5      	ldr	r5, [r4, #12]
 8010b72:	6832      	ldr	r2, [r6, #0]
 8010b74:	f003 0306 	and.w	r3, r3, #6
 8010b78:	2b04      	cmp	r3, #4
 8010b7a:	bf08      	it	eq
 8010b7c:	1aad      	subeq	r5, r5, r2
 8010b7e:	68a3      	ldr	r3, [r4, #8]
 8010b80:	6922      	ldr	r2, [r4, #16]
 8010b82:	bf0c      	ite	eq
 8010b84:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8010b88:	2500      	movne	r5, #0
 8010b8a:	4293      	cmp	r3, r2
 8010b8c:	bfc4      	itt	gt
 8010b8e:	1a9b      	subgt	r3, r3, r2
 8010b90:	18ed      	addgt	r5, r5, r3
 8010b92:	2600      	movs	r6, #0
 8010b94:	341a      	adds	r4, #26
 8010b96:	42b5      	cmp	r5, r6
 8010b98:	d11a      	bne.n	8010bd0 <_printf_common+0xc8>
 8010b9a:	2000      	movs	r0, #0
 8010b9c:	e008      	b.n	8010bb0 <_printf_common+0xa8>
 8010b9e:	2301      	movs	r3, #1
 8010ba0:	4652      	mov	r2, sl
 8010ba2:	4649      	mov	r1, r9
 8010ba4:	4638      	mov	r0, r7
 8010ba6:	47c0      	blx	r8
 8010ba8:	3001      	adds	r0, #1
 8010baa:	d103      	bne.n	8010bb4 <_printf_common+0xac>
 8010bac:	f04f 30ff 	mov.w	r0, #4294967295
 8010bb0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010bb4:	3501      	adds	r5, #1
 8010bb6:	e7c6      	b.n	8010b46 <_printf_common+0x3e>
 8010bb8:	18e1      	adds	r1, r4, r3
 8010bba:	1c5a      	adds	r2, r3, #1
 8010bbc:	2030      	movs	r0, #48	; 0x30
 8010bbe:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8010bc2:	4422      	add	r2, r4
 8010bc4:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8010bc8:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8010bcc:	3302      	adds	r3, #2
 8010bce:	e7c7      	b.n	8010b60 <_printf_common+0x58>
 8010bd0:	2301      	movs	r3, #1
 8010bd2:	4622      	mov	r2, r4
 8010bd4:	4649      	mov	r1, r9
 8010bd6:	4638      	mov	r0, r7
 8010bd8:	47c0      	blx	r8
 8010bda:	3001      	adds	r0, #1
 8010bdc:	d0e6      	beq.n	8010bac <_printf_common+0xa4>
 8010bde:	3601      	adds	r6, #1
 8010be0:	e7d9      	b.n	8010b96 <_printf_common+0x8e>
	...

08010be4 <_printf_i>:
 8010be4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8010be8:	460c      	mov	r4, r1
 8010bea:	4691      	mov	r9, r2
 8010bec:	7e27      	ldrb	r7, [r4, #24]
 8010bee:	990c      	ldr	r1, [sp, #48]	; 0x30
 8010bf0:	2f78      	cmp	r7, #120	; 0x78
 8010bf2:	4680      	mov	r8, r0
 8010bf4:	469a      	mov	sl, r3
 8010bf6:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8010bfa:	d807      	bhi.n	8010c0c <_printf_i+0x28>
 8010bfc:	2f62      	cmp	r7, #98	; 0x62
 8010bfe:	d80a      	bhi.n	8010c16 <_printf_i+0x32>
 8010c00:	2f00      	cmp	r7, #0
 8010c02:	f000 80d8 	beq.w	8010db6 <_printf_i+0x1d2>
 8010c06:	2f58      	cmp	r7, #88	; 0x58
 8010c08:	f000 80a3 	beq.w	8010d52 <_printf_i+0x16e>
 8010c0c:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8010c10:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8010c14:	e03a      	b.n	8010c8c <_printf_i+0xa8>
 8010c16:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8010c1a:	2b15      	cmp	r3, #21
 8010c1c:	d8f6      	bhi.n	8010c0c <_printf_i+0x28>
 8010c1e:	a001      	add	r0, pc, #4	; (adr r0, 8010c24 <_printf_i+0x40>)
 8010c20:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8010c24:	08010c7d 	.word	0x08010c7d
 8010c28:	08010c91 	.word	0x08010c91
 8010c2c:	08010c0d 	.word	0x08010c0d
 8010c30:	08010c0d 	.word	0x08010c0d
 8010c34:	08010c0d 	.word	0x08010c0d
 8010c38:	08010c0d 	.word	0x08010c0d
 8010c3c:	08010c91 	.word	0x08010c91
 8010c40:	08010c0d 	.word	0x08010c0d
 8010c44:	08010c0d 	.word	0x08010c0d
 8010c48:	08010c0d 	.word	0x08010c0d
 8010c4c:	08010c0d 	.word	0x08010c0d
 8010c50:	08010d9d 	.word	0x08010d9d
 8010c54:	08010cc1 	.word	0x08010cc1
 8010c58:	08010d7f 	.word	0x08010d7f
 8010c5c:	08010c0d 	.word	0x08010c0d
 8010c60:	08010c0d 	.word	0x08010c0d
 8010c64:	08010dbf 	.word	0x08010dbf
 8010c68:	08010c0d 	.word	0x08010c0d
 8010c6c:	08010cc1 	.word	0x08010cc1
 8010c70:	08010c0d 	.word	0x08010c0d
 8010c74:	08010c0d 	.word	0x08010c0d
 8010c78:	08010d87 	.word	0x08010d87
 8010c7c:	680b      	ldr	r3, [r1, #0]
 8010c7e:	1d1a      	adds	r2, r3, #4
 8010c80:	681b      	ldr	r3, [r3, #0]
 8010c82:	600a      	str	r2, [r1, #0]
 8010c84:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8010c88:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8010c8c:	2301      	movs	r3, #1
 8010c8e:	e0a3      	b.n	8010dd8 <_printf_i+0x1f4>
 8010c90:	6825      	ldr	r5, [r4, #0]
 8010c92:	6808      	ldr	r0, [r1, #0]
 8010c94:	062e      	lsls	r6, r5, #24
 8010c96:	f100 0304 	add.w	r3, r0, #4
 8010c9a:	d50a      	bpl.n	8010cb2 <_printf_i+0xce>
 8010c9c:	6805      	ldr	r5, [r0, #0]
 8010c9e:	600b      	str	r3, [r1, #0]
 8010ca0:	2d00      	cmp	r5, #0
 8010ca2:	da03      	bge.n	8010cac <_printf_i+0xc8>
 8010ca4:	232d      	movs	r3, #45	; 0x2d
 8010ca6:	426d      	negs	r5, r5
 8010ca8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8010cac:	485e      	ldr	r0, [pc, #376]	; (8010e28 <_printf_i+0x244>)
 8010cae:	230a      	movs	r3, #10
 8010cb0:	e019      	b.n	8010ce6 <_printf_i+0x102>
 8010cb2:	f015 0f40 	tst.w	r5, #64	; 0x40
 8010cb6:	6805      	ldr	r5, [r0, #0]
 8010cb8:	600b      	str	r3, [r1, #0]
 8010cba:	bf18      	it	ne
 8010cbc:	b22d      	sxthne	r5, r5
 8010cbe:	e7ef      	b.n	8010ca0 <_printf_i+0xbc>
 8010cc0:	680b      	ldr	r3, [r1, #0]
 8010cc2:	6825      	ldr	r5, [r4, #0]
 8010cc4:	1d18      	adds	r0, r3, #4
 8010cc6:	6008      	str	r0, [r1, #0]
 8010cc8:	0628      	lsls	r0, r5, #24
 8010cca:	d501      	bpl.n	8010cd0 <_printf_i+0xec>
 8010ccc:	681d      	ldr	r5, [r3, #0]
 8010cce:	e002      	b.n	8010cd6 <_printf_i+0xf2>
 8010cd0:	0669      	lsls	r1, r5, #25
 8010cd2:	d5fb      	bpl.n	8010ccc <_printf_i+0xe8>
 8010cd4:	881d      	ldrh	r5, [r3, #0]
 8010cd6:	4854      	ldr	r0, [pc, #336]	; (8010e28 <_printf_i+0x244>)
 8010cd8:	2f6f      	cmp	r7, #111	; 0x6f
 8010cda:	bf0c      	ite	eq
 8010cdc:	2308      	moveq	r3, #8
 8010cde:	230a      	movne	r3, #10
 8010ce0:	2100      	movs	r1, #0
 8010ce2:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8010ce6:	6866      	ldr	r6, [r4, #4]
 8010ce8:	60a6      	str	r6, [r4, #8]
 8010cea:	2e00      	cmp	r6, #0
 8010cec:	bfa2      	ittt	ge
 8010cee:	6821      	ldrge	r1, [r4, #0]
 8010cf0:	f021 0104 	bicge.w	r1, r1, #4
 8010cf4:	6021      	strge	r1, [r4, #0]
 8010cf6:	b90d      	cbnz	r5, 8010cfc <_printf_i+0x118>
 8010cf8:	2e00      	cmp	r6, #0
 8010cfa:	d04d      	beq.n	8010d98 <_printf_i+0x1b4>
 8010cfc:	4616      	mov	r6, r2
 8010cfe:	fbb5 f1f3 	udiv	r1, r5, r3
 8010d02:	fb03 5711 	mls	r7, r3, r1, r5
 8010d06:	5dc7      	ldrb	r7, [r0, r7]
 8010d08:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8010d0c:	462f      	mov	r7, r5
 8010d0e:	42bb      	cmp	r3, r7
 8010d10:	460d      	mov	r5, r1
 8010d12:	d9f4      	bls.n	8010cfe <_printf_i+0x11a>
 8010d14:	2b08      	cmp	r3, #8
 8010d16:	d10b      	bne.n	8010d30 <_printf_i+0x14c>
 8010d18:	6823      	ldr	r3, [r4, #0]
 8010d1a:	07df      	lsls	r7, r3, #31
 8010d1c:	d508      	bpl.n	8010d30 <_printf_i+0x14c>
 8010d1e:	6923      	ldr	r3, [r4, #16]
 8010d20:	6861      	ldr	r1, [r4, #4]
 8010d22:	4299      	cmp	r1, r3
 8010d24:	bfde      	ittt	le
 8010d26:	2330      	movle	r3, #48	; 0x30
 8010d28:	f806 3c01 	strble.w	r3, [r6, #-1]
 8010d2c:	f106 36ff 	addle.w	r6, r6, #4294967295
 8010d30:	1b92      	subs	r2, r2, r6
 8010d32:	6122      	str	r2, [r4, #16]
 8010d34:	f8cd a000 	str.w	sl, [sp]
 8010d38:	464b      	mov	r3, r9
 8010d3a:	aa03      	add	r2, sp, #12
 8010d3c:	4621      	mov	r1, r4
 8010d3e:	4640      	mov	r0, r8
 8010d40:	f7ff fee2 	bl	8010b08 <_printf_common>
 8010d44:	3001      	adds	r0, #1
 8010d46:	d14c      	bne.n	8010de2 <_printf_i+0x1fe>
 8010d48:	f04f 30ff 	mov.w	r0, #4294967295
 8010d4c:	b004      	add	sp, #16
 8010d4e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010d52:	4835      	ldr	r0, [pc, #212]	; (8010e28 <_printf_i+0x244>)
 8010d54:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8010d58:	6823      	ldr	r3, [r4, #0]
 8010d5a:	680e      	ldr	r6, [r1, #0]
 8010d5c:	061f      	lsls	r7, r3, #24
 8010d5e:	f856 5b04 	ldr.w	r5, [r6], #4
 8010d62:	600e      	str	r6, [r1, #0]
 8010d64:	d514      	bpl.n	8010d90 <_printf_i+0x1ac>
 8010d66:	07d9      	lsls	r1, r3, #31
 8010d68:	bf44      	itt	mi
 8010d6a:	f043 0320 	orrmi.w	r3, r3, #32
 8010d6e:	6023      	strmi	r3, [r4, #0]
 8010d70:	b91d      	cbnz	r5, 8010d7a <_printf_i+0x196>
 8010d72:	6823      	ldr	r3, [r4, #0]
 8010d74:	f023 0320 	bic.w	r3, r3, #32
 8010d78:	6023      	str	r3, [r4, #0]
 8010d7a:	2310      	movs	r3, #16
 8010d7c:	e7b0      	b.n	8010ce0 <_printf_i+0xfc>
 8010d7e:	6823      	ldr	r3, [r4, #0]
 8010d80:	f043 0320 	orr.w	r3, r3, #32
 8010d84:	6023      	str	r3, [r4, #0]
 8010d86:	2378      	movs	r3, #120	; 0x78
 8010d88:	4828      	ldr	r0, [pc, #160]	; (8010e2c <_printf_i+0x248>)
 8010d8a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8010d8e:	e7e3      	b.n	8010d58 <_printf_i+0x174>
 8010d90:	065e      	lsls	r6, r3, #25
 8010d92:	bf48      	it	mi
 8010d94:	b2ad      	uxthmi	r5, r5
 8010d96:	e7e6      	b.n	8010d66 <_printf_i+0x182>
 8010d98:	4616      	mov	r6, r2
 8010d9a:	e7bb      	b.n	8010d14 <_printf_i+0x130>
 8010d9c:	680b      	ldr	r3, [r1, #0]
 8010d9e:	6826      	ldr	r6, [r4, #0]
 8010da0:	6960      	ldr	r0, [r4, #20]
 8010da2:	1d1d      	adds	r5, r3, #4
 8010da4:	600d      	str	r5, [r1, #0]
 8010da6:	0635      	lsls	r5, r6, #24
 8010da8:	681b      	ldr	r3, [r3, #0]
 8010daa:	d501      	bpl.n	8010db0 <_printf_i+0x1cc>
 8010dac:	6018      	str	r0, [r3, #0]
 8010dae:	e002      	b.n	8010db6 <_printf_i+0x1d2>
 8010db0:	0671      	lsls	r1, r6, #25
 8010db2:	d5fb      	bpl.n	8010dac <_printf_i+0x1c8>
 8010db4:	8018      	strh	r0, [r3, #0]
 8010db6:	2300      	movs	r3, #0
 8010db8:	6123      	str	r3, [r4, #16]
 8010dba:	4616      	mov	r6, r2
 8010dbc:	e7ba      	b.n	8010d34 <_printf_i+0x150>
 8010dbe:	680b      	ldr	r3, [r1, #0]
 8010dc0:	1d1a      	adds	r2, r3, #4
 8010dc2:	600a      	str	r2, [r1, #0]
 8010dc4:	681e      	ldr	r6, [r3, #0]
 8010dc6:	6862      	ldr	r2, [r4, #4]
 8010dc8:	2100      	movs	r1, #0
 8010dca:	4630      	mov	r0, r6
 8010dcc:	f7ef fa08 	bl	80001e0 <memchr>
 8010dd0:	b108      	cbz	r0, 8010dd6 <_printf_i+0x1f2>
 8010dd2:	1b80      	subs	r0, r0, r6
 8010dd4:	6060      	str	r0, [r4, #4]
 8010dd6:	6863      	ldr	r3, [r4, #4]
 8010dd8:	6123      	str	r3, [r4, #16]
 8010dda:	2300      	movs	r3, #0
 8010ddc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8010de0:	e7a8      	b.n	8010d34 <_printf_i+0x150>
 8010de2:	6923      	ldr	r3, [r4, #16]
 8010de4:	4632      	mov	r2, r6
 8010de6:	4649      	mov	r1, r9
 8010de8:	4640      	mov	r0, r8
 8010dea:	47d0      	blx	sl
 8010dec:	3001      	adds	r0, #1
 8010dee:	d0ab      	beq.n	8010d48 <_printf_i+0x164>
 8010df0:	6823      	ldr	r3, [r4, #0]
 8010df2:	079b      	lsls	r3, r3, #30
 8010df4:	d413      	bmi.n	8010e1e <_printf_i+0x23a>
 8010df6:	68e0      	ldr	r0, [r4, #12]
 8010df8:	9b03      	ldr	r3, [sp, #12]
 8010dfa:	4298      	cmp	r0, r3
 8010dfc:	bfb8      	it	lt
 8010dfe:	4618      	movlt	r0, r3
 8010e00:	e7a4      	b.n	8010d4c <_printf_i+0x168>
 8010e02:	2301      	movs	r3, #1
 8010e04:	4632      	mov	r2, r6
 8010e06:	4649      	mov	r1, r9
 8010e08:	4640      	mov	r0, r8
 8010e0a:	47d0      	blx	sl
 8010e0c:	3001      	adds	r0, #1
 8010e0e:	d09b      	beq.n	8010d48 <_printf_i+0x164>
 8010e10:	3501      	adds	r5, #1
 8010e12:	68e3      	ldr	r3, [r4, #12]
 8010e14:	9903      	ldr	r1, [sp, #12]
 8010e16:	1a5b      	subs	r3, r3, r1
 8010e18:	42ab      	cmp	r3, r5
 8010e1a:	dcf2      	bgt.n	8010e02 <_printf_i+0x21e>
 8010e1c:	e7eb      	b.n	8010df6 <_printf_i+0x212>
 8010e1e:	2500      	movs	r5, #0
 8010e20:	f104 0619 	add.w	r6, r4, #25
 8010e24:	e7f5      	b.n	8010e12 <_printf_i+0x22e>
 8010e26:	bf00      	nop
 8010e28:	08014267 	.word	0x08014267
 8010e2c:	08014278 	.word	0x08014278

08010e30 <__swbuf_r>:
 8010e30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010e32:	460e      	mov	r6, r1
 8010e34:	4614      	mov	r4, r2
 8010e36:	4605      	mov	r5, r0
 8010e38:	b118      	cbz	r0, 8010e42 <__swbuf_r+0x12>
 8010e3a:	6983      	ldr	r3, [r0, #24]
 8010e3c:	b90b      	cbnz	r3, 8010e42 <__swbuf_r+0x12>
 8010e3e:	f001 f851 	bl	8011ee4 <__sinit>
 8010e42:	4b21      	ldr	r3, [pc, #132]	; (8010ec8 <__swbuf_r+0x98>)
 8010e44:	429c      	cmp	r4, r3
 8010e46:	d12b      	bne.n	8010ea0 <__swbuf_r+0x70>
 8010e48:	686c      	ldr	r4, [r5, #4]
 8010e4a:	69a3      	ldr	r3, [r4, #24]
 8010e4c:	60a3      	str	r3, [r4, #8]
 8010e4e:	89a3      	ldrh	r3, [r4, #12]
 8010e50:	071a      	lsls	r2, r3, #28
 8010e52:	d52f      	bpl.n	8010eb4 <__swbuf_r+0x84>
 8010e54:	6923      	ldr	r3, [r4, #16]
 8010e56:	b36b      	cbz	r3, 8010eb4 <__swbuf_r+0x84>
 8010e58:	6923      	ldr	r3, [r4, #16]
 8010e5a:	6820      	ldr	r0, [r4, #0]
 8010e5c:	1ac0      	subs	r0, r0, r3
 8010e5e:	6963      	ldr	r3, [r4, #20]
 8010e60:	b2f6      	uxtb	r6, r6
 8010e62:	4283      	cmp	r3, r0
 8010e64:	4637      	mov	r7, r6
 8010e66:	dc04      	bgt.n	8010e72 <__swbuf_r+0x42>
 8010e68:	4621      	mov	r1, r4
 8010e6a:	4628      	mov	r0, r5
 8010e6c:	f000 ffa6 	bl	8011dbc <_fflush_r>
 8010e70:	bb30      	cbnz	r0, 8010ec0 <__swbuf_r+0x90>
 8010e72:	68a3      	ldr	r3, [r4, #8]
 8010e74:	3b01      	subs	r3, #1
 8010e76:	60a3      	str	r3, [r4, #8]
 8010e78:	6823      	ldr	r3, [r4, #0]
 8010e7a:	1c5a      	adds	r2, r3, #1
 8010e7c:	6022      	str	r2, [r4, #0]
 8010e7e:	701e      	strb	r6, [r3, #0]
 8010e80:	6963      	ldr	r3, [r4, #20]
 8010e82:	3001      	adds	r0, #1
 8010e84:	4283      	cmp	r3, r0
 8010e86:	d004      	beq.n	8010e92 <__swbuf_r+0x62>
 8010e88:	89a3      	ldrh	r3, [r4, #12]
 8010e8a:	07db      	lsls	r3, r3, #31
 8010e8c:	d506      	bpl.n	8010e9c <__swbuf_r+0x6c>
 8010e8e:	2e0a      	cmp	r6, #10
 8010e90:	d104      	bne.n	8010e9c <__swbuf_r+0x6c>
 8010e92:	4621      	mov	r1, r4
 8010e94:	4628      	mov	r0, r5
 8010e96:	f000 ff91 	bl	8011dbc <_fflush_r>
 8010e9a:	b988      	cbnz	r0, 8010ec0 <__swbuf_r+0x90>
 8010e9c:	4638      	mov	r0, r7
 8010e9e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8010ea0:	4b0a      	ldr	r3, [pc, #40]	; (8010ecc <__swbuf_r+0x9c>)
 8010ea2:	429c      	cmp	r4, r3
 8010ea4:	d101      	bne.n	8010eaa <__swbuf_r+0x7a>
 8010ea6:	68ac      	ldr	r4, [r5, #8]
 8010ea8:	e7cf      	b.n	8010e4a <__swbuf_r+0x1a>
 8010eaa:	4b09      	ldr	r3, [pc, #36]	; (8010ed0 <__swbuf_r+0xa0>)
 8010eac:	429c      	cmp	r4, r3
 8010eae:	bf08      	it	eq
 8010eb0:	68ec      	ldreq	r4, [r5, #12]
 8010eb2:	e7ca      	b.n	8010e4a <__swbuf_r+0x1a>
 8010eb4:	4621      	mov	r1, r4
 8010eb6:	4628      	mov	r0, r5
 8010eb8:	f000 f80c 	bl	8010ed4 <__swsetup_r>
 8010ebc:	2800      	cmp	r0, #0
 8010ebe:	d0cb      	beq.n	8010e58 <__swbuf_r+0x28>
 8010ec0:	f04f 37ff 	mov.w	r7, #4294967295
 8010ec4:	e7ea      	b.n	8010e9c <__swbuf_r+0x6c>
 8010ec6:	bf00      	nop
 8010ec8:	08014340 	.word	0x08014340
 8010ecc:	08014360 	.word	0x08014360
 8010ed0:	08014320 	.word	0x08014320

08010ed4 <__swsetup_r>:
 8010ed4:	4b32      	ldr	r3, [pc, #200]	; (8010fa0 <__swsetup_r+0xcc>)
 8010ed6:	b570      	push	{r4, r5, r6, lr}
 8010ed8:	681d      	ldr	r5, [r3, #0]
 8010eda:	4606      	mov	r6, r0
 8010edc:	460c      	mov	r4, r1
 8010ede:	b125      	cbz	r5, 8010eea <__swsetup_r+0x16>
 8010ee0:	69ab      	ldr	r3, [r5, #24]
 8010ee2:	b913      	cbnz	r3, 8010eea <__swsetup_r+0x16>
 8010ee4:	4628      	mov	r0, r5
 8010ee6:	f000 fffd 	bl	8011ee4 <__sinit>
 8010eea:	4b2e      	ldr	r3, [pc, #184]	; (8010fa4 <__swsetup_r+0xd0>)
 8010eec:	429c      	cmp	r4, r3
 8010eee:	d10f      	bne.n	8010f10 <__swsetup_r+0x3c>
 8010ef0:	686c      	ldr	r4, [r5, #4]
 8010ef2:	89a3      	ldrh	r3, [r4, #12]
 8010ef4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8010ef8:	0719      	lsls	r1, r3, #28
 8010efa:	d42c      	bmi.n	8010f56 <__swsetup_r+0x82>
 8010efc:	06dd      	lsls	r5, r3, #27
 8010efe:	d411      	bmi.n	8010f24 <__swsetup_r+0x50>
 8010f00:	2309      	movs	r3, #9
 8010f02:	6033      	str	r3, [r6, #0]
 8010f04:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8010f08:	81a3      	strh	r3, [r4, #12]
 8010f0a:	f04f 30ff 	mov.w	r0, #4294967295
 8010f0e:	e03e      	b.n	8010f8e <__swsetup_r+0xba>
 8010f10:	4b25      	ldr	r3, [pc, #148]	; (8010fa8 <__swsetup_r+0xd4>)
 8010f12:	429c      	cmp	r4, r3
 8010f14:	d101      	bne.n	8010f1a <__swsetup_r+0x46>
 8010f16:	68ac      	ldr	r4, [r5, #8]
 8010f18:	e7eb      	b.n	8010ef2 <__swsetup_r+0x1e>
 8010f1a:	4b24      	ldr	r3, [pc, #144]	; (8010fac <__swsetup_r+0xd8>)
 8010f1c:	429c      	cmp	r4, r3
 8010f1e:	bf08      	it	eq
 8010f20:	68ec      	ldreq	r4, [r5, #12]
 8010f22:	e7e6      	b.n	8010ef2 <__swsetup_r+0x1e>
 8010f24:	0758      	lsls	r0, r3, #29
 8010f26:	d512      	bpl.n	8010f4e <__swsetup_r+0x7a>
 8010f28:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8010f2a:	b141      	cbz	r1, 8010f3e <__swsetup_r+0x6a>
 8010f2c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8010f30:	4299      	cmp	r1, r3
 8010f32:	d002      	beq.n	8010f3a <__swsetup_r+0x66>
 8010f34:	4630      	mov	r0, r6
 8010f36:	f001 fc75 	bl	8012824 <_free_r>
 8010f3a:	2300      	movs	r3, #0
 8010f3c:	6363      	str	r3, [r4, #52]	; 0x34
 8010f3e:	89a3      	ldrh	r3, [r4, #12]
 8010f40:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8010f44:	81a3      	strh	r3, [r4, #12]
 8010f46:	2300      	movs	r3, #0
 8010f48:	6063      	str	r3, [r4, #4]
 8010f4a:	6923      	ldr	r3, [r4, #16]
 8010f4c:	6023      	str	r3, [r4, #0]
 8010f4e:	89a3      	ldrh	r3, [r4, #12]
 8010f50:	f043 0308 	orr.w	r3, r3, #8
 8010f54:	81a3      	strh	r3, [r4, #12]
 8010f56:	6923      	ldr	r3, [r4, #16]
 8010f58:	b94b      	cbnz	r3, 8010f6e <__swsetup_r+0x9a>
 8010f5a:	89a3      	ldrh	r3, [r4, #12]
 8010f5c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8010f60:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8010f64:	d003      	beq.n	8010f6e <__swsetup_r+0x9a>
 8010f66:	4621      	mov	r1, r4
 8010f68:	4630      	mov	r0, r6
 8010f6a:	f001 f885 	bl	8012078 <__smakebuf_r>
 8010f6e:	89a0      	ldrh	r0, [r4, #12]
 8010f70:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8010f74:	f010 0301 	ands.w	r3, r0, #1
 8010f78:	d00a      	beq.n	8010f90 <__swsetup_r+0xbc>
 8010f7a:	2300      	movs	r3, #0
 8010f7c:	60a3      	str	r3, [r4, #8]
 8010f7e:	6963      	ldr	r3, [r4, #20]
 8010f80:	425b      	negs	r3, r3
 8010f82:	61a3      	str	r3, [r4, #24]
 8010f84:	6923      	ldr	r3, [r4, #16]
 8010f86:	b943      	cbnz	r3, 8010f9a <__swsetup_r+0xc6>
 8010f88:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8010f8c:	d1ba      	bne.n	8010f04 <__swsetup_r+0x30>
 8010f8e:	bd70      	pop	{r4, r5, r6, pc}
 8010f90:	0781      	lsls	r1, r0, #30
 8010f92:	bf58      	it	pl
 8010f94:	6963      	ldrpl	r3, [r4, #20]
 8010f96:	60a3      	str	r3, [r4, #8]
 8010f98:	e7f4      	b.n	8010f84 <__swsetup_r+0xb0>
 8010f9a:	2000      	movs	r0, #0
 8010f9c:	e7f7      	b.n	8010f8e <__swsetup_r+0xba>
 8010f9e:	bf00      	nop
 8010fa0:	20000304 	.word	0x20000304
 8010fa4:	08014340 	.word	0x08014340
 8010fa8:	08014360 	.word	0x08014360
 8010fac:	08014320 	.word	0x08014320

08010fb0 <abort>:
 8010fb0:	b508      	push	{r3, lr}
 8010fb2:	2006      	movs	r0, #6
 8010fb4:	f001 fd18 	bl	80129e8 <raise>
 8010fb8:	2001      	movs	r0, #1
 8010fba:	f7f8 fbd7 	bl	800976c <_exit>

08010fbe <quorem>:
 8010fbe:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010fc2:	6903      	ldr	r3, [r0, #16]
 8010fc4:	690c      	ldr	r4, [r1, #16]
 8010fc6:	42a3      	cmp	r3, r4
 8010fc8:	4607      	mov	r7, r0
 8010fca:	f2c0 8081 	blt.w	80110d0 <quorem+0x112>
 8010fce:	3c01      	subs	r4, #1
 8010fd0:	f101 0814 	add.w	r8, r1, #20
 8010fd4:	f100 0514 	add.w	r5, r0, #20
 8010fd8:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8010fdc:	9301      	str	r3, [sp, #4]
 8010fde:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8010fe2:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8010fe6:	3301      	adds	r3, #1
 8010fe8:	429a      	cmp	r2, r3
 8010fea:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8010fee:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8010ff2:	fbb2 f6f3 	udiv	r6, r2, r3
 8010ff6:	d331      	bcc.n	801105c <quorem+0x9e>
 8010ff8:	f04f 0e00 	mov.w	lr, #0
 8010ffc:	4640      	mov	r0, r8
 8010ffe:	46ac      	mov	ip, r5
 8011000:	46f2      	mov	sl, lr
 8011002:	f850 2b04 	ldr.w	r2, [r0], #4
 8011006:	b293      	uxth	r3, r2
 8011008:	fb06 e303 	mla	r3, r6, r3, lr
 801100c:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8011010:	b29b      	uxth	r3, r3
 8011012:	ebaa 0303 	sub.w	r3, sl, r3
 8011016:	0c12      	lsrs	r2, r2, #16
 8011018:	f8dc a000 	ldr.w	sl, [ip]
 801101c:	fb06 e202 	mla	r2, r6, r2, lr
 8011020:	fa13 f38a 	uxtah	r3, r3, sl
 8011024:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8011028:	fa1f fa82 	uxth.w	sl, r2
 801102c:	f8dc 2000 	ldr.w	r2, [ip]
 8011030:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 8011034:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8011038:	b29b      	uxth	r3, r3
 801103a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801103e:	4581      	cmp	r9, r0
 8011040:	f84c 3b04 	str.w	r3, [ip], #4
 8011044:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8011048:	d2db      	bcs.n	8011002 <quorem+0x44>
 801104a:	f855 300b 	ldr.w	r3, [r5, fp]
 801104e:	b92b      	cbnz	r3, 801105c <quorem+0x9e>
 8011050:	9b01      	ldr	r3, [sp, #4]
 8011052:	3b04      	subs	r3, #4
 8011054:	429d      	cmp	r5, r3
 8011056:	461a      	mov	r2, r3
 8011058:	d32e      	bcc.n	80110b8 <quorem+0xfa>
 801105a:	613c      	str	r4, [r7, #16]
 801105c:	4638      	mov	r0, r7
 801105e:	f001 fad1 	bl	8012604 <__mcmp>
 8011062:	2800      	cmp	r0, #0
 8011064:	db24      	blt.n	80110b0 <quorem+0xf2>
 8011066:	3601      	adds	r6, #1
 8011068:	4628      	mov	r0, r5
 801106a:	f04f 0c00 	mov.w	ip, #0
 801106e:	f858 2b04 	ldr.w	r2, [r8], #4
 8011072:	f8d0 e000 	ldr.w	lr, [r0]
 8011076:	b293      	uxth	r3, r2
 8011078:	ebac 0303 	sub.w	r3, ip, r3
 801107c:	0c12      	lsrs	r2, r2, #16
 801107e:	fa13 f38e 	uxtah	r3, r3, lr
 8011082:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8011086:	eb02 4223 	add.w	r2, r2, r3, asr #16
 801108a:	b29b      	uxth	r3, r3
 801108c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8011090:	45c1      	cmp	r9, r8
 8011092:	f840 3b04 	str.w	r3, [r0], #4
 8011096:	ea4f 4c22 	mov.w	ip, r2, asr #16
 801109a:	d2e8      	bcs.n	801106e <quorem+0xb0>
 801109c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80110a0:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80110a4:	b922      	cbnz	r2, 80110b0 <quorem+0xf2>
 80110a6:	3b04      	subs	r3, #4
 80110a8:	429d      	cmp	r5, r3
 80110aa:	461a      	mov	r2, r3
 80110ac:	d30a      	bcc.n	80110c4 <quorem+0x106>
 80110ae:	613c      	str	r4, [r7, #16]
 80110b0:	4630      	mov	r0, r6
 80110b2:	b003      	add	sp, #12
 80110b4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80110b8:	6812      	ldr	r2, [r2, #0]
 80110ba:	3b04      	subs	r3, #4
 80110bc:	2a00      	cmp	r2, #0
 80110be:	d1cc      	bne.n	801105a <quorem+0x9c>
 80110c0:	3c01      	subs	r4, #1
 80110c2:	e7c7      	b.n	8011054 <quorem+0x96>
 80110c4:	6812      	ldr	r2, [r2, #0]
 80110c6:	3b04      	subs	r3, #4
 80110c8:	2a00      	cmp	r2, #0
 80110ca:	d1f0      	bne.n	80110ae <quorem+0xf0>
 80110cc:	3c01      	subs	r4, #1
 80110ce:	e7eb      	b.n	80110a8 <quorem+0xea>
 80110d0:	2000      	movs	r0, #0
 80110d2:	e7ee      	b.n	80110b2 <quorem+0xf4>
 80110d4:	0000      	movs	r0, r0
	...

080110d8 <_dtoa_r>:
 80110d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80110dc:	ed2d 8b02 	vpush	{d8}
 80110e0:	ec57 6b10 	vmov	r6, r7, d0
 80110e4:	b095      	sub	sp, #84	; 0x54
 80110e6:	6a45      	ldr	r5, [r0, #36]	; 0x24
 80110e8:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 80110ec:	9105      	str	r1, [sp, #20]
 80110ee:	e9cd 6702 	strd	r6, r7, [sp, #8]
 80110f2:	4604      	mov	r4, r0
 80110f4:	9209      	str	r2, [sp, #36]	; 0x24
 80110f6:	930f      	str	r3, [sp, #60]	; 0x3c
 80110f8:	b975      	cbnz	r5, 8011118 <_dtoa_r+0x40>
 80110fa:	2010      	movs	r0, #16
 80110fc:	f000 fffc 	bl	80120f8 <malloc>
 8011100:	4602      	mov	r2, r0
 8011102:	6260      	str	r0, [r4, #36]	; 0x24
 8011104:	b920      	cbnz	r0, 8011110 <_dtoa_r+0x38>
 8011106:	4bb2      	ldr	r3, [pc, #712]	; (80113d0 <_dtoa_r+0x2f8>)
 8011108:	21ea      	movs	r1, #234	; 0xea
 801110a:	48b2      	ldr	r0, [pc, #712]	; (80113d4 <_dtoa_r+0x2fc>)
 801110c:	f7ff f85c 	bl	80101c8 <__assert_func>
 8011110:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8011114:	6005      	str	r5, [r0, #0]
 8011116:	60c5      	str	r5, [r0, #12]
 8011118:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801111a:	6819      	ldr	r1, [r3, #0]
 801111c:	b151      	cbz	r1, 8011134 <_dtoa_r+0x5c>
 801111e:	685a      	ldr	r2, [r3, #4]
 8011120:	604a      	str	r2, [r1, #4]
 8011122:	2301      	movs	r3, #1
 8011124:	4093      	lsls	r3, r2
 8011126:	608b      	str	r3, [r1, #8]
 8011128:	4620      	mov	r0, r4
 801112a:	f001 f82d 	bl	8012188 <_Bfree>
 801112e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8011130:	2200      	movs	r2, #0
 8011132:	601a      	str	r2, [r3, #0]
 8011134:	1e3b      	subs	r3, r7, #0
 8011136:	bfb9      	ittee	lt
 8011138:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 801113c:	9303      	strlt	r3, [sp, #12]
 801113e:	2300      	movge	r3, #0
 8011140:	f8c8 3000 	strge.w	r3, [r8]
 8011144:	f8dd 900c 	ldr.w	r9, [sp, #12]
 8011148:	4ba3      	ldr	r3, [pc, #652]	; (80113d8 <_dtoa_r+0x300>)
 801114a:	bfbc      	itt	lt
 801114c:	2201      	movlt	r2, #1
 801114e:	f8c8 2000 	strlt.w	r2, [r8]
 8011152:	ea33 0309 	bics.w	r3, r3, r9
 8011156:	d11b      	bne.n	8011190 <_dtoa_r+0xb8>
 8011158:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 801115a:	f242 730f 	movw	r3, #9999	; 0x270f
 801115e:	6013      	str	r3, [r2, #0]
 8011160:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8011164:	4333      	orrs	r3, r6
 8011166:	f000 857a 	beq.w	8011c5e <_dtoa_r+0xb86>
 801116a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 801116c:	b963      	cbnz	r3, 8011188 <_dtoa_r+0xb0>
 801116e:	4b9b      	ldr	r3, [pc, #620]	; (80113dc <_dtoa_r+0x304>)
 8011170:	e024      	b.n	80111bc <_dtoa_r+0xe4>
 8011172:	4b9b      	ldr	r3, [pc, #620]	; (80113e0 <_dtoa_r+0x308>)
 8011174:	9300      	str	r3, [sp, #0]
 8011176:	3308      	adds	r3, #8
 8011178:	9a21      	ldr	r2, [sp, #132]	; 0x84
 801117a:	6013      	str	r3, [r2, #0]
 801117c:	9800      	ldr	r0, [sp, #0]
 801117e:	b015      	add	sp, #84	; 0x54
 8011180:	ecbd 8b02 	vpop	{d8}
 8011184:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011188:	4b94      	ldr	r3, [pc, #592]	; (80113dc <_dtoa_r+0x304>)
 801118a:	9300      	str	r3, [sp, #0]
 801118c:	3303      	adds	r3, #3
 801118e:	e7f3      	b.n	8011178 <_dtoa_r+0xa0>
 8011190:	ed9d 7b02 	vldr	d7, [sp, #8]
 8011194:	2200      	movs	r2, #0
 8011196:	ec51 0b17 	vmov	r0, r1, d7
 801119a:	2300      	movs	r3, #0
 801119c:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 80111a0:	f7ef fc92 	bl	8000ac8 <__aeabi_dcmpeq>
 80111a4:	4680      	mov	r8, r0
 80111a6:	b158      	cbz	r0, 80111c0 <_dtoa_r+0xe8>
 80111a8:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80111aa:	2301      	movs	r3, #1
 80111ac:	6013      	str	r3, [r2, #0]
 80111ae:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80111b0:	2b00      	cmp	r3, #0
 80111b2:	f000 8551 	beq.w	8011c58 <_dtoa_r+0xb80>
 80111b6:	488b      	ldr	r0, [pc, #556]	; (80113e4 <_dtoa_r+0x30c>)
 80111b8:	6018      	str	r0, [r3, #0]
 80111ba:	1e43      	subs	r3, r0, #1
 80111bc:	9300      	str	r3, [sp, #0]
 80111be:	e7dd      	b.n	801117c <_dtoa_r+0xa4>
 80111c0:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 80111c4:	aa12      	add	r2, sp, #72	; 0x48
 80111c6:	a913      	add	r1, sp, #76	; 0x4c
 80111c8:	4620      	mov	r0, r4
 80111ca:	f001 fabf 	bl	801274c <__d2b>
 80111ce:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80111d2:	4683      	mov	fp, r0
 80111d4:	2d00      	cmp	r5, #0
 80111d6:	d07c      	beq.n	80112d2 <_dtoa_r+0x1fa>
 80111d8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80111da:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 80111de:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80111e2:	e9dd 670a 	ldrd	r6, r7, [sp, #40]	; 0x28
 80111e6:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 80111ea:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 80111ee:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 80111f2:	4b7d      	ldr	r3, [pc, #500]	; (80113e8 <_dtoa_r+0x310>)
 80111f4:	2200      	movs	r2, #0
 80111f6:	4630      	mov	r0, r6
 80111f8:	4639      	mov	r1, r7
 80111fa:	f7ef f845 	bl	8000288 <__aeabi_dsub>
 80111fe:	a36e      	add	r3, pc, #440	; (adr r3, 80113b8 <_dtoa_r+0x2e0>)
 8011200:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011204:	f7ef f9f8 	bl	80005f8 <__aeabi_dmul>
 8011208:	a36d      	add	r3, pc, #436	; (adr r3, 80113c0 <_dtoa_r+0x2e8>)
 801120a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801120e:	f7ef f83d 	bl	800028c <__adddf3>
 8011212:	4606      	mov	r6, r0
 8011214:	4628      	mov	r0, r5
 8011216:	460f      	mov	r7, r1
 8011218:	f7ef f984 	bl	8000524 <__aeabi_i2d>
 801121c:	a36a      	add	r3, pc, #424	; (adr r3, 80113c8 <_dtoa_r+0x2f0>)
 801121e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011222:	f7ef f9e9 	bl	80005f8 <__aeabi_dmul>
 8011226:	4602      	mov	r2, r0
 8011228:	460b      	mov	r3, r1
 801122a:	4630      	mov	r0, r6
 801122c:	4639      	mov	r1, r7
 801122e:	f7ef f82d 	bl	800028c <__adddf3>
 8011232:	4606      	mov	r6, r0
 8011234:	460f      	mov	r7, r1
 8011236:	f7ef fc8f 	bl	8000b58 <__aeabi_d2iz>
 801123a:	2200      	movs	r2, #0
 801123c:	4682      	mov	sl, r0
 801123e:	2300      	movs	r3, #0
 8011240:	4630      	mov	r0, r6
 8011242:	4639      	mov	r1, r7
 8011244:	f7ef fc4a 	bl	8000adc <__aeabi_dcmplt>
 8011248:	b148      	cbz	r0, 801125e <_dtoa_r+0x186>
 801124a:	4650      	mov	r0, sl
 801124c:	f7ef f96a 	bl	8000524 <__aeabi_i2d>
 8011250:	4632      	mov	r2, r6
 8011252:	463b      	mov	r3, r7
 8011254:	f7ef fc38 	bl	8000ac8 <__aeabi_dcmpeq>
 8011258:	b908      	cbnz	r0, 801125e <_dtoa_r+0x186>
 801125a:	f10a 3aff 	add.w	sl, sl, #4294967295
 801125e:	f1ba 0f16 	cmp.w	sl, #22
 8011262:	d854      	bhi.n	801130e <_dtoa_r+0x236>
 8011264:	4b61      	ldr	r3, [pc, #388]	; (80113ec <_dtoa_r+0x314>)
 8011266:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 801126a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801126e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8011272:	f7ef fc33 	bl	8000adc <__aeabi_dcmplt>
 8011276:	2800      	cmp	r0, #0
 8011278:	d04b      	beq.n	8011312 <_dtoa_r+0x23a>
 801127a:	f10a 3aff 	add.w	sl, sl, #4294967295
 801127e:	2300      	movs	r3, #0
 8011280:	930e      	str	r3, [sp, #56]	; 0x38
 8011282:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8011284:	1b5d      	subs	r5, r3, r5
 8011286:	1e6b      	subs	r3, r5, #1
 8011288:	9304      	str	r3, [sp, #16]
 801128a:	bf43      	ittte	mi
 801128c:	2300      	movmi	r3, #0
 801128e:	f1c5 0801 	rsbmi	r8, r5, #1
 8011292:	9304      	strmi	r3, [sp, #16]
 8011294:	f04f 0800 	movpl.w	r8, #0
 8011298:	f1ba 0f00 	cmp.w	sl, #0
 801129c:	db3b      	blt.n	8011316 <_dtoa_r+0x23e>
 801129e:	9b04      	ldr	r3, [sp, #16]
 80112a0:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 80112a4:	4453      	add	r3, sl
 80112a6:	9304      	str	r3, [sp, #16]
 80112a8:	2300      	movs	r3, #0
 80112aa:	9306      	str	r3, [sp, #24]
 80112ac:	9b05      	ldr	r3, [sp, #20]
 80112ae:	2b09      	cmp	r3, #9
 80112b0:	d869      	bhi.n	8011386 <_dtoa_r+0x2ae>
 80112b2:	2b05      	cmp	r3, #5
 80112b4:	bfc4      	itt	gt
 80112b6:	3b04      	subgt	r3, #4
 80112b8:	9305      	strgt	r3, [sp, #20]
 80112ba:	9b05      	ldr	r3, [sp, #20]
 80112bc:	f1a3 0302 	sub.w	r3, r3, #2
 80112c0:	bfcc      	ite	gt
 80112c2:	2500      	movgt	r5, #0
 80112c4:	2501      	movle	r5, #1
 80112c6:	2b03      	cmp	r3, #3
 80112c8:	d869      	bhi.n	801139e <_dtoa_r+0x2c6>
 80112ca:	e8df f003 	tbb	[pc, r3]
 80112ce:	4e2c      	.short	0x4e2c
 80112d0:	5a4c      	.short	0x5a4c
 80112d2:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 80112d6:	441d      	add	r5, r3
 80112d8:	f205 4332 	addw	r3, r5, #1074	; 0x432
 80112dc:	2b20      	cmp	r3, #32
 80112de:	bfc1      	itttt	gt
 80112e0:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 80112e4:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 80112e8:	fa09 f303 	lslgt.w	r3, r9, r3
 80112ec:	fa26 f000 	lsrgt.w	r0, r6, r0
 80112f0:	bfda      	itte	le
 80112f2:	f1c3 0320 	rsble	r3, r3, #32
 80112f6:	fa06 f003 	lslle.w	r0, r6, r3
 80112fa:	4318      	orrgt	r0, r3
 80112fc:	f7ef f902 	bl	8000504 <__aeabi_ui2d>
 8011300:	2301      	movs	r3, #1
 8011302:	4606      	mov	r6, r0
 8011304:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8011308:	3d01      	subs	r5, #1
 801130a:	9310      	str	r3, [sp, #64]	; 0x40
 801130c:	e771      	b.n	80111f2 <_dtoa_r+0x11a>
 801130e:	2301      	movs	r3, #1
 8011310:	e7b6      	b.n	8011280 <_dtoa_r+0x1a8>
 8011312:	900e      	str	r0, [sp, #56]	; 0x38
 8011314:	e7b5      	b.n	8011282 <_dtoa_r+0x1aa>
 8011316:	f1ca 0300 	rsb	r3, sl, #0
 801131a:	9306      	str	r3, [sp, #24]
 801131c:	2300      	movs	r3, #0
 801131e:	eba8 080a 	sub.w	r8, r8, sl
 8011322:	930d      	str	r3, [sp, #52]	; 0x34
 8011324:	e7c2      	b.n	80112ac <_dtoa_r+0x1d4>
 8011326:	2300      	movs	r3, #0
 8011328:	9308      	str	r3, [sp, #32]
 801132a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801132c:	2b00      	cmp	r3, #0
 801132e:	dc39      	bgt.n	80113a4 <_dtoa_r+0x2cc>
 8011330:	f04f 0901 	mov.w	r9, #1
 8011334:	f8cd 9004 	str.w	r9, [sp, #4]
 8011338:	464b      	mov	r3, r9
 801133a:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 801133e:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8011340:	2200      	movs	r2, #0
 8011342:	6042      	str	r2, [r0, #4]
 8011344:	2204      	movs	r2, #4
 8011346:	f102 0614 	add.w	r6, r2, #20
 801134a:	429e      	cmp	r6, r3
 801134c:	6841      	ldr	r1, [r0, #4]
 801134e:	d92f      	bls.n	80113b0 <_dtoa_r+0x2d8>
 8011350:	4620      	mov	r0, r4
 8011352:	f000 fed9 	bl	8012108 <_Balloc>
 8011356:	9000      	str	r0, [sp, #0]
 8011358:	2800      	cmp	r0, #0
 801135a:	d14b      	bne.n	80113f4 <_dtoa_r+0x31c>
 801135c:	4b24      	ldr	r3, [pc, #144]	; (80113f0 <_dtoa_r+0x318>)
 801135e:	4602      	mov	r2, r0
 8011360:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8011364:	e6d1      	b.n	801110a <_dtoa_r+0x32>
 8011366:	2301      	movs	r3, #1
 8011368:	e7de      	b.n	8011328 <_dtoa_r+0x250>
 801136a:	2300      	movs	r3, #0
 801136c:	9308      	str	r3, [sp, #32]
 801136e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8011370:	eb0a 0903 	add.w	r9, sl, r3
 8011374:	f109 0301 	add.w	r3, r9, #1
 8011378:	2b01      	cmp	r3, #1
 801137a:	9301      	str	r3, [sp, #4]
 801137c:	bfb8      	it	lt
 801137e:	2301      	movlt	r3, #1
 8011380:	e7dd      	b.n	801133e <_dtoa_r+0x266>
 8011382:	2301      	movs	r3, #1
 8011384:	e7f2      	b.n	801136c <_dtoa_r+0x294>
 8011386:	2501      	movs	r5, #1
 8011388:	2300      	movs	r3, #0
 801138a:	9305      	str	r3, [sp, #20]
 801138c:	9508      	str	r5, [sp, #32]
 801138e:	f04f 39ff 	mov.w	r9, #4294967295
 8011392:	2200      	movs	r2, #0
 8011394:	f8cd 9004 	str.w	r9, [sp, #4]
 8011398:	2312      	movs	r3, #18
 801139a:	9209      	str	r2, [sp, #36]	; 0x24
 801139c:	e7cf      	b.n	801133e <_dtoa_r+0x266>
 801139e:	2301      	movs	r3, #1
 80113a0:	9308      	str	r3, [sp, #32]
 80113a2:	e7f4      	b.n	801138e <_dtoa_r+0x2b6>
 80113a4:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 80113a8:	f8cd 9004 	str.w	r9, [sp, #4]
 80113ac:	464b      	mov	r3, r9
 80113ae:	e7c6      	b.n	801133e <_dtoa_r+0x266>
 80113b0:	3101      	adds	r1, #1
 80113b2:	6041      	str	r1, [r0, #4]
 80113b4:	0052      	lsls	r2, r2, #1
 80113b6:	e7c6      	b.n	8011346 <_dtoa_r+0x26e>
 80113b8:	636f4361 	.word	0x636f4361
 80113bc:	3fd287a7 	.word	0x3fd287a7
 80113c0:	8b60c8b3 	.word	0x8b60c8b3
 80113c4:	3fc68a28 	.word	0x3fc68a28
 80113c8:	509f79fb 	.word	0x509f79fb
 80113cc:	3fd34413 	.word	0x3fd34413
 80113d0:	08014296 	.word	0x08014296
 80113d4:	080142ad 	.word	0x080142ad
 80113d8:	7ff00000 	.word	0x7ff00000
 80113dc:	08014292 	.word	0x08014292
 80113e0:	08014289 	.word	0x08014289
 80113e4:	08014266 	.word	0x08014266
 80113e8:	3ff80000 	.word	0x3ff80000
 80113ec:	08014408 	.word	0x08014408
 80113f0:	0801430c 	.word	0x0801430c
 80113f4:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80113f6:	9a00      	ldr	r2, [sp, #0]
 80113f8:	601a      	str	r2, [r3, #0]
 80113fa:	9b01      	ldr	r3, [sp, #4]
 80113fc:	2b0e      	cmp	r3, #14
 80113fe:	f200 80ad 	bhi.w	801155c <_dtoa_r+0x484>
 8011402:	2d00      	cmp	r5, #0
 8011404:	f000 80aa 	beq.w	801155c <_dtoa_r+0x484>
 8011408:	f1ba 0f00 	cmp.w	sl, #0
 801140c:	dd36      	ble.n	801147c <_dtoa_r+0x3a4>
 801140e:	4ac3      	ldr	r2, [pc, #780]	; (801171c <_dtoa_r+0x644>)
 8011410:	f00a 030f 	and.w	r3, sl, #15
 8011414:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8011418:	ed93 7b00 	vldr	d7, [r3]
 801141c:	f41a 7f80 	tst.w	sl, #256	; 0x100
 8011420:	ea4f 172a 	mov.w	r7, sl, asr #4
 8011424:	eeb0 8a47 	vmov.f32	s16, s14
 8011428:	eef0 8a67 	vmov.f32	s17, s15
 801142c:	d016      	beq.n	801145c <_dtoa_r+0x384>
 801142e:	4bbc      	ldr	r3, [pc, #752]	; (8011720 <_dtoa_r+0x648>)
 8011430:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8011434:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8011438:	f7ef fa08 	bl	800084c <__aeabi_ddiv>
 801143c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8011440:	f007 070f 	and.w	r7, r7, #15
 8011444:	2503      	movs	r5, #3
 8011446:	4eb6      	ldr	r6, [pc, #728]	; (8011720 <_dtoa_r+0x648>)
 8011448:	b957      	cbnz	r7, 8011460 <_dtoa_r+0x388>
 801144a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801144e:	ec53 2b18 	vmov	r2, r3, d8
 8011452:	f7ef f9fb 	bl	800084c <__aeabi_ddiv>
 8011456:	e9cd 0102 	strd	r0, r1, [sp, #8]
 801145a:	e029      	b.n	80114b0 <_dtoa_r+0x3d8>
 801145c:	2502      	movs	r5, #2
 801145e:	e7f2      	b.n	8011446 <_dtoa_r+0x36e>
 8011460:	07f9      	lsls	r1, r7, #31
 8011462:	d508      	bpl.n	8011476 <_dtoa_r+0x39e>
 8011464:	ec51 0b18 	vmov	r0, r1, d8
 8011468:	e9d6 2300 	ldrd	r2, r3, [r6]
 801146c:	f7ef f8c4 	bl	80005f8 <__aeabi_dmul>
 8011470:	ec41 0b18 	vmov	d8, r0, r1
 8011474:	3501      	adds	r5, #1
 8011476:	107f      	asrs	r7, r7, #1
 8011478:	3608      	adds	r6, #8
 801147a:	e7e5      	b.n	8011448 <_dtoa_r+0x370>
 801147c:	f000 80a6 	beq.w	80115cc <_dtoa_r+0x4f4>
 8011480:	f1ca 0600 	rsb	r6, sl, #0
 8011484:	4ba5      	ldr	r3, [pc, #660]	; (801171c <_dtoa_r+0x644>)
 8011486:	4fa6      	ldr	r7, [pc, #664]	; (8011720 <_dtoa_r+0x648>)
 8011488:	f006 020f 	and.w	r2, r6, #15
 801148c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8011490:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011494:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8011498:	f7ef f8ae 	bl	80005f8 <__aeabi_dmul>
 801149c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80114a0:	1136      	asrs	r6, r6, #4
 80114a2:	2300      	movs	r3, #0
 80114a4:	2502      	movs	r5, #2
 80114a6:	2e00      	cmp	r6, #0
 80114a8:	f040 8085 	bne.w	80115b6 <_dtoa_r+0x4de>
 80114ac:	2b00      	cmp	r3, #0
 80114ae:	d1d2      	bne.n	8011456 <_dtoa_r+0x37e>
 80114b0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80114b2:	2b00      	cmp	r3, #0
 80114b4:	f000 808c 	beq.w	80115d0 <_dtoa_r+0x4f8>
 80114b8:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 80114bc:	4b99      	ldr	r3, [pc, #612]	; (8011724 <_dtoa_r+0x64c>)
 80114be:	2200      	movs	r2, #0
 80114c0:	4630      	mov	r0, r6
 80114c2:	4639      	mov	r1, r7
 80114c4:	f7ef fb0a 	bl	8000adc <__aeabi_dcmplt>
 80114c8:	2800      	cmp	r0, #0
 80114ca:	f000 8081 	beq.w	80115d0 <_dtoa_r+0x4f8>
 80114ce:	9b01      	ldr	r3, [sp, #4]
 80114d0:	2b00      	cmp	r3, #0
 80114d2:	d07d      	beq.n	80115d0 <_dtoa_r+0x4f8>
 80114d4:	f1b9 0f00 	cmp.w	r9, #0
 80114d8:	dd3c      	ble.n	8011554 <_dtoa_r+0x47c>
 80114da:	f10a 33ff 	add.w	r3, sl, #4294967295
 80114de:	9307      	str	r3, [sp, #28]
 80114e0:	2200      	movs	r2, #0
 80114e2:	4b91      	ldr	r3, [pc, #580]	; (8011728 <_dtoa_r+0x650>)
 80114e4:	4630      	mov	r0, r6
 80114e6:	4639      	mov	r1, r7
 80114e8:	f7ef f886 	bl	80005f8 <__aeabi_dmul>
 80114ec:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80114f0:	3501      	adds	r5, #1
 80114f2:	f8cd 9030 	str.w	r9, [sp, #48]	; 0x30
 80114f6:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 80114fa:	4628      	mov	r0, r5
 80114fc:	f7ef f812 	bl	8000524 <__aeabi_i2d>
 8011500:	4632      	mov	r2, r6
 8011502:	463b      	mov	r3, r7
 8011504:	f7ef f878 	bl	80005f8 <__aeabi_dmul>
 8011508:	4b88      	ldr	r3, [pc, #544]	; (801172c <_dtoa_r+0x654>)
 801150a:	2200      	movs	r2, #0
 801150c:	f7ee febe 	bl	800028c <__adddf3>
 8011510:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 8011514:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8011518:	9303      	str	r3, [sp, #12]
 801151a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 801151c:	2b00      	cmp	r3, #0
 801151e:	d15c      	bne.n	80115da <_dtoa_r+0x502>
 8011520:	4b83      	ldr	r3, [pc, #524]	; (8011730 <_dtoa_r+0x658>)
 8011522:	2200      	movs	r2, #0
 8011524:	4630      	mov	r0, r6
 8011526:	4639      	mov	r1, r7
 8011528:	f7ee feae 	bl	8000288 <__aeabi_dsub>
 801152c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8011530:	4606      	mov	r6, r0
 8011532:	460f      	mov	r7, r1
 8011534:	f7ef faf0 	bl	8000b18 <__aeabi_dcmpgt>
 8011538:	2800      	cmp	r0, #0
 801153a:	f040 8296 	bne.w	8011a6a <_dtoa_r+0x992>
 801153e:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 8011542:	4630      	mov	r0, r6
 8011544:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8011548:	4639      	mov	r1, r7
 801154a:	f7ef fac7 	bl	8000adc <__aeabi_dcmplt>
 801154e:	2800      	cmp	r0, #0
 8011550:	f040 8288 	bne.w	8011a64 <_dtoa_r+0x98c>
 8011554:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8011558:	e9cd 2302 	strd	r2, r3, [sp, #8]
 801155c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 801155e:	2b00      	cmp	r3, #0
 8011560:	f2c0 8158 	blt.w	8011814 <_dtoa_r+0x73c>
 8011564:	f1ba 0f0e 	cmp.w	sl, #14
 8011568:	f300 8154 	bgt.w	8011814 <_dtoa_r+0x73c>
 801156c:	4b6b      	ldr	r3, [pc, #428]	; (801171c <_dtoa_r+0x644>)
 801156e:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8011572:	e9d3 8900 	ldrd	r8, r9, [r3]
 8011576:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8011578:	2b00      	cmp	r3, #0
 801157a:	f280 80e3 	bge.w	8011744 <_dtoa_r+0x66c>
 801157e:	9b01      	ldr	r3, [sp, #4]
 8011580:	2b00      	cmp	r3, #0
 8011582:	f300 80df 	bgt.w	8011744 <_dtoa_r+0x66c>
 8011586:	f040 826d 	bne.w	8011a64 <_dtoa_r+0x98c>
 801158a:	4b69      	ldr	r3, [pc, #420]	; (8011730 <_dtoa_r+0x658>)
 801158c:	2200      	movs	r2, #0
 801158e:	4640      	mov	r0, r8
 8011590:	4649      	mov	r1, r9
 8011592:	f7ef f831 	bl	80005f8 <__aeabi_dmul>
 8011596:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 801159a:	f7ef fab3 	bl	8000b04 <__aeabi_dcmpge>
 801159e:	9e01      	ldr	r6, [sp, #4]
 80115a0:	4637      	mov	r7, r6
 80115a2:	2800      	cmp	r0, #0
 80115a4:	f040 8243 	bne.w	8011a2e <_dtoa_r+0x956>
 80115a8:	9d00      	ldr	r5, [sp, #0]
 80115aa:	2331      	movs	r3, #49	; 0x31
 80115ac:	f805 3b01 	strb.w	r3, [r5], #1
 80115b0:	f10a 0a01 	add.w	sl, sl, #1
 80115b4:	e23f      	b.n	8011a36 <_dtoa_r+0x95e>
 80115b6:	07f2      	lsls	r2, r6, #31
 80115b8:	d505      	bpl.n	80115c6 <_dtoa_r+0x4ee>
 80115ba:	e9d7 2300 	ldrd	r2, r3, [r7]
 80115be:	f7ef f81b 	bl	80005f8 <__aeabi_dmul>
 80115c2:	3501      	adds	r5, #1
 80115c4:	2301      	movs	r3, #1
 80115c6:	1076      	asrs	r6, r6, #1
 80115c8:	3708      	adds	r7, #8
 80115ca:	e76c      	b.n	80114a6 <_dtoa_r+0x3ce>
 80115cc:	2502      	movs	r5, #2
 80115ce:	e76f      	b.n	80114b0 <_dtoa_r+0x3d8>
 80115d0:	9b01      	ldr	r3, [sp, #4]
 80115d2:	f8cd a01c 	str.w	sl, [sp, #28]
 80115d6:	930c      	str	r3, [sp, #48]	; 0x30
 80115d8:	e78d      	b.n	80114f6 <_dtoa_r+0x41e>
 80115da:	9900      	ldr	r1, [sp, #0]
 80115dc:	980c      	ldr	r0, [sp, #48]	; 0x30
 80115de:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80115e0:	4b4e      	ldr	r3, [pc, #312]	; (801171c <_dtoa_r+0x644>)
 80115e2:	ed9d 7b02 	vldr	d7, [sp, #8]
 80115e6:	4401      	add	r1, r0
 80115e8:	9102      	str	r1, [sp, #8]
 80115ea:	9908      	ldr	r1, [sp, #32]
 80115ec:	eeb0 8a47 	vmov.f32	s16, s14
 80115f0:	eef0 8a67 	vmov.f32	s17, s15
 80115f4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80115f8:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80115fc:	2900      	cmp	r1, #0
 80115fe:	d045      	beq.n	801168c <_dtoa_r+0x5b4>
 8011600:	494c      	ldr	r1, [pc, #304]	; (8011734 <_dtoa_r+0x65c>)
 8011602:	2000      	movs	r0, #0
 8011604:	f7ef f922 	bl	800084c <__aeabi_ddiv>
 8011608:	ec53 2b18 	vmov	r2, r3, d8
 801160c:	f7ee fe3c 	bl	8000288 <__aeabi_dsub>
 8011610:	9d00      	ldr	r5, [sp, #0]
 8011612:	ec41 0b18 	vmov	d8, r0, r1
 8011616:	4639      	mov	r1, r7
 8011618:	4630      	mov	r0, r6
 801161a:	f7ef fa9d 	bl	8000b58 <__aeabi_d2iz>
 801161e:	900c      	str	r0, [sp, #48]	; 0x30
 8011620:	f7ee ff80 	bl	8000524 <__aeabi_i2d>
 8011624:	4602      	mov	r2, r0
 8011626:	460b      	mov	r3, r1
 8011628:	4630      	mov	r0, r6
 801162a:	4639      	mov	r1, r7
 801162c:	f7ee fe2c 	bl	8000288 <__aeabi_dsub>
 8011630:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8011632:	3330      	adds	r3, #48	; 0x30
 8011634:	f805 3b01 	strb.w	r3, [r5], #1
 8011638:	ec53 2b18 	vmov	r2, r3, d8
 801163c:	4606      	mov	r6, r0
 801163e:	460f      	mov	r7, r1
 8011640:	f7ef fa4c 	bl	8000adc <__aeabi_dcmplt>
 8011644:	2800      	cmp	r0, #0
 8011646:	d165      	bne.n	8011714 <_dtoa_r+0x63c>
 8011648:	4632      	mov	r2, r6
 801164a:	463b      	mov	r3, r7
 801164c:	4935      	ldr	r1, [pc, #212]	; (8011724 <_dtoa_r+0x64c>)
 801164e:	2000      	movs	r0, #0
 8011650:	f7ee fe1a 	bl	8000288 <__aeabi_dsub>
 8011654:	ec53 2b18 	vmov	r2, r3, d8
 8011658:	f7ef fa40 	bl	8000adc <__aeabi_dcmplt>
 801165c:	2800      	cmp	r0, #0
 801165e:	f040 80b9 	bne.w	80117d4 <_dtoa_r+0x6fc>
 8011662:	9b02      	ldr	r3, [sp, #8]
 8011664:	429d      	cmp	r5, r3
 8011666:	f43f af75 	beq.w	8011554 <_dtoa_r+0x47c>
 801166a:	4b2f      	ldr	r3, [pc, #188]	; (8011728 <_dtoa_r+0x650>)
 801166c:	ec51 0b18 	vmov	r0, r1, d8
 8011670:	2200      	movs	r2, #0
 8011672:	f7ee ffc1 	bl	80005f8 <__aeabi_dmul>
 8011676:	4b2c      	ldr	r3, [pc, #176]	; (8011728 <_dtoa_r+0x650>)
 8011678:	ec41 0b18 	vmov	d8, r0, r1
 801167c:	2200      	movs	r2, #0
 801167e:	4630      	mov	r0, r6
 8011680:	4639      	mov	r1, r7
 8011682:	f7ee ffb9 	bl	80005f8 <__aeabi_dmul>
 8011686:	4606      	mov	r6, r0
 8011688:	460f      	mov	r7, r1
 801168a:	e7c4      	b.n	8011616 <_dtoa_r+0x53e>
 801168c:	ec51 0b17 	vmov	r0, r1, d7
 8011690:	f7ee ffb2 	bl	80005f8 <__aeabi_dmul>
 8011694:	9b02      	ldr	r3, [sp, #8]
 8011696:	9d00      	ldr	r5, [sp, #0]
 8011698:	930c      	str	r3, [sp, #48]	; 0x30
 801169a:	ec41 0b18 	vmov	d8, r0, r1
 801169e:	4639      	mov	r1, r7
 80116a0:	4630      	mov	r0, r6
 80116a2:	f7ef fa59 	bl	8000b58 <__aeabi_d2iz>
 80116a6:	9011      	str	r0, [sp, #68]	; 0x44
 80116a8:	f7ee ff3c 	bl	8000524 <__aeabi_i2d>
 80116ac:	4602      	mov	r2, r0
 80116ae:	460b      	mov	r3, r1
 80116b0:	4630      	mov	r0, r6
 80116b2:	4639      	mov	r1, r7
 80116b4:	f7ee fde8 	bl	8000288 <__aeabi_dsub>
 80116b8:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80116ba:	3330      	adds	r3, #48	; 0x30
 80116bc:	f805 3b01 	strb.w	r3, [r5], #1
 80116c0:	9b02      	ldr	r3, [sp, #8]
 80116c2:	429d      	cmp	r5, r3
 80116c4:	4606      	mov	r6, r0
 80116c6:	460f      	mov	r7, r1
 80116c8:	f04f 0200 	mov.w	r2, #0
 80116cc:	d134      	bne.n	8011738 <_dtoa_r+0x660>
 80116ce:	4b19      	ldr	r3, [pc, #100]	; (8011734 <_dtoa_r+0x65c>)
 80116d0:	ec51 0b18 	vmov	r0, r1, d8
 80116d4:	f7ee fdda 	bl	800028c <__adddf3>
 80116d8:	4602      	mov	r2, r0
 80116da:	460b      	mov	r3, r1
 80116dc:	4630      	mov	r0, r6
 80116de:	4639      	mov	r1, r7
 80116e0:	f7ef fa1a 	bl	8000b18 <__aeabi_dcmpgt>
 80116e4:	2800      	cmp	r0, #0
 80116e6:	d175      	bne.n	80117d4 <_dtoa_r+0x6fc>
 80116e8:	ec53 2b18 	vmov	r2, r3, d8
 80116ec:	4911      	ldr	r1, [pc, #68]	; (8011734 <_dtoa_r+0x65c>)
 80116ee:	2000      	movs	r0, #0
 80116f0:	f7ee fdca 	bl	8000288 <__aeabi_dsub>
 80116f4:	4602      	mov	r2, r0
 80116f6:	460b      	mov	r3, r1
 80116f8:	4630      	mov	r0, r6
 80116fa:	4639      	mov	r1, r7
 80116fc:	f7ef f9ee 	bl	8000adc <__aeabi_dcmplt>
 8011700:	2800      	cmp	r0, #0
 8011702:	f43f af27 	beq.w	8011554 <_dtoa_r+0x47c>
 8011706:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8011708:	1e6b      	subs	r3, r5, #1
 801170a:	930c      	str	r3, [sp, #48]	; 0x30
 801170c:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8011710:	2b30      	cmp	r3, #48	; 0x30
 8011712:	d0f8      	beq.n	8011706 <_dtoa_r+0x62e>
 8011714:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8011718:	e04a      	b.n	80117b0 <_dtoa_r+0x6d8>
 801171a:	bf00      	nop
 801171c:	08014408 	.word	0x08014408
 8011720:	080143e0 	.word	0x080143e0
 8011724:	3ff00000 	.word	0x3ff00000
 8011728:	40240000 	.word	0x40240000
 801172c:	401c0000 	.word	0x401c0000
 8011730:	40140000 	.word	0x40140000
 8011734:	3fe00000 	.word	0x3fe00000
 8011738:	4baf      	ldr	r3, [pc, #700]	; (80119f8 <_dtoa_r+0x920>)
 801173a:	f7ee ff5d 	bl	80005f8 <__aeabi_dmul>
 801173e:	4606      	mov	r6, r0
 8011740:	460f      	mov	r7, r1
 8011742:	e7ac      	b.n	801169e <_dtoa_r+0x5c6>
 8011744:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8011748:	9d00      	ldr	r5, [sp, #0]
 801174a:	4642      	mov	r2, r8
 801174c:	464b      	mov	r3, r9
 801174e:	4630      	mov	r0, r6
 8011750:	4639      	mov	r1, r7
 8011752:	f7ef f87b 	bl	800084c <__aeabi_ddiv>
 8011756:	f7ef f9ff 	bl	8000b58 <__aeabi_d2iz>
 801175a:	9002      	str	r0, [sp, #8]
 801175c:	f7ee fee2 	bl	8000524 <__aeabi_i2d>
 8011760:	4642      	mov	r2, r8
 8011762:	464b      	mov	r3, r9
 8011764:	f7ee ff48 	bl	80005f8 <__aeabi_dmul>
 8011768:	4602      	mov	r2, r0
 801176a:	460b      	mov	r3, r1
 801176c:	4630      	mov	r0, r6
 801176e:	4639      	mov	r1, r7
 8011770:	f7ee fd8a 	bl	8000288 <__aeabi_dsub>
 8011774:	9e02      	ldr	r6, [sp, #8]
 8011776:	9f01      	ldr	r7, [sp, #4]
 8011778:	3630      	adds	r6, #48	; 0x30
 801177a:	f805 6b01 	strb.w	r6, [r5], #1
 801177e:	9e00      	ldr	r6, [sp, #0]
 8011780:	1bae      	subs	r6, r5, r6
 8011782:	42b7      	cmp	r7, r6
 8011784:	4602      	mov	r2, r0
 8011786:	460b      	mov	r3, r1
 8011788:	d137      	bne.n	80117fa <_dtoa_r+0x722>
 801178a:	f7ee fd7f 	bl	800028c <__adddf3>
 801178e:	4642      	mov	r2, r8
 8011790:	464b      	mov	r3, r9
 8011792:	4606      	mov	r6, r0
 8011794:	460f      	mov	r7, r1
 8011796:	f7ef f9bf 	bl	8000b18 <__aeabi_dcmpgt>
 801179a:	b9c8      	cbnz	r0, 80117d0 <_dtoa_r+0x6f8>
 801179c:	4642      	mov	r2, r8
 801179e:	464b      	mov	r3, r9
 80117a0:	4630      	mov	r0, r6
 80117a2:	4639      	mov	r1, r7
 80117a4:	f7ef f990 	bl	8000ac8 <__aeabi_dcmpeq>
 80117a8:	b110      	cbz	r0, 80117b0 <_dtoa_r+0x6d8>
 80117aa:	9b02      	ldr	r3, [sp, #8]
 80117ac:	07d9      	lsls	r1, r3, #31
 80117ae:	d40f      	bmi.n	80117d0 <_dtoa_r+0x6f8>
 80117b0:	4620      	mov	r0, r4
 80117b2:	4659      	mov	r1, fp
 80117b4:	f000 fce8 	bl	8012188 <_Bfree>
 80117b8:	2300      	movs	r3, #0
 80117ba:	702b      	strb	r3, [r5, #0]
 80117bc:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80117be:	f10a 0001 	add.w	r0, sl, #1
 80117c2:	6018      	str	r0, [r3, #0]
 80117c4:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80117c6:	2b00      	cmp	r3, #0
 80117c8:	f43f acd8 	beq.w	801117c <_dtoa_r+0xa4>
 80117cc:	601d      	str	r5, [r3, #0]
 80117ce:	e4d5      	b.n	801117c <_dtoa_r+0xa4>
 80117d0:	f8cd a01c 	str.w	sl, [sp, #28]
 80117d4:	462b      	mov	r3, r5
 80117d6:	461d      	mov	r5, r3
 80117d8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80117dc:	2a39      	cmp	r2, #57	; 0x39
 80117de:	d108      	bne.n	80117f2 <_dtoa_r+0x71a>
 80117e0:	9a00      	ldr	r2, [sp, #0]
 80117e2:	429a      	cmp	r2, r3
 80117e4:	d1f7      	bne.n	80117d6 <_dtoa_r+0x6fe>
 80117e6:	9a07      	ldr	r2, [sp, #28]
 80117e8:	9900      	ldr	r1, [sp, #0]
 80117ea:	3201      	adds	r2, #1
 80117ec:	9207      	str	r2, [sp, #28]
 80117ee:	2230      	movs	r2, #48	; 0x30
 80117f0:	700a      	strb	r2, [r1, #0]
 80117f2:	781a      	ldrb	r2, [r3, #0]
 80117f4:	3201      	adds	r2, #1
 80117f6:	701a      	strb	r2, [r3, #0]
 80117f8:	e78c      	b.n	8011714 <_dtoa_r+0x63c>
 80117fa:	4b7f      	ldr	r3, [pc, #508]	; (80119f8 <_dtoa_r+0x920>)
 80117fc:	2200      	movs	r2, #0
 80117fe:	f7ee fefb 	bl	80005f8 <__aeabi_dmul>
 8011802:	2200      	movs	r2, #0
 8011804:	2300      	movs	r3, #0
 8011806:	4606      	mov	r6, r0
 8011808:	460f      	mov	r7, r1
 801180a:	f7ef f95d 	bl	8000ac8 <__aeabi_dcmpeq>
 801180e:	2800      	cmp	r0, #0
 8011810:	d09b      	beq.n	801174a <_dtoa_r+0x672>
 8011812:	e7cd      	b.n	80117b0 <_dtoa_r+0x6d8>
 8011814:	9a08      	ldr	r2, [sp, #32]
 8011816:	2a00      	cmp	r2, #0
 8011818:	f000 80c4 	beq.w	80119a4 <_dtoa_r+0x8cc>
 801181c:	9a05      	ldr	r2, [sp, #20]
 801181e:	2a01      	cmp	r2, #1
 8011820:	f300 80a8 	bgt.w	8011974 <_dtoa_r+0x89c>
 8011824:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8011826:	2a00      	cmp	r2, #0
 8011828:	f000 80a0 	beq.w	801196c <_dtoa_r+0x894>
 801182c:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8011830:	9e06      	ldr	r6, [sp, #24]
 8011832:	4645      	mov	r5, r8
 8011834:	9a04      	ldr	r2, [sp, #16]
 8011836:	2101      	movs	r1, #1
 8011838:	441a      	add	r2, r3
 801183a:	4620      	mov	r0, r4
 801183c:	4498      	add	r8, r3
 801183e:	9204      	str	r2, [sp, #16]
 8011840:	f000 fd5e 	bl	8012300 <__i2b>
 8011844:	4607      	mov	r7, r0
 8011846:	2d00      	cmp	r5, #0
 8011848:	dd0b      	ble.n	8011862 <_dtoa_r+0x78a>
 801184a:	9b04      	ldr	r3, [sp, #16]
 801184c:	2b00      	cmp	r3, #0
 801184e:	dd08      	ble.n	8011862 <_dtoa_r+0x78a>
 8011850:	42ab      	cmp	r3, r5
 8011852:	9a04      	ldr	r2, [sp, #16]
 8011854:	bfa8      	it	ge
 8011856:	462b      	movge	r3, r5
 8011858:	eba8 0803 	sub.w	r8, r8, r3
 801185c:	1aed      	subs	r5, r5, r3
 801185e:	1ad3      	subs	r3, r2, r3
 8011860:	9304      	str	r3, [sp, #16]
 8011862:	9b06      	ldr	r3, [sp, #24]
 8011864:	b1fb      	cbz	r3, 80118a6 <_dtoa_r+0x7ce>
 8011866:	9b08      	ldr	r3, [sp, #32]
 8011868:	2b00      	cmp	r3, #0
 801186a:	f000 809f 	beq.w	80119ac <_dtoa_r+0x8d4>
 801186e:	2e00      	cmp	r6, #0
 8011870:	dd11      	ble.n	8011896 <_dtoa_r+0x7be>
 8011872:	4639      	mov	r1, r7
 8011874:	4632      	mov	r2, r6
 8011876:	4620      	mov	r0, r4
 8011878:	f000 fdfe 	bl	8012478 <__pow5mult>
 801187c:	465a      	mov	r2, fp
 801187e:	4601      	mov	r1, r0
 8011880:	4607      	mov	r7, r0
 8011882:	4620      	mov	r0, r4
 8011884:	f000 fd52 	bl	801232c <__multiply>
 8011888:	4659      	mov	r1, fp
 801188a:	9007      	str	r0, [sp, #28]
 801188c:	4620      	mov	r0, r4
 801188e:	f000 fc7b 	bl	8012188 <_Bfree>
 8011892:	9b07      	ldr	r3, [sp, #28]
 8011894:	469b      	mov	fp, r3
 8011896:	9b06      	ldr	r3, [sp, #24]
 8011898:	1b9a      	subs	r2, r3, r6
 801189a:	d004      	beq.n	80118a6 <_dtoa_r+0x7ce>
 801189c:	4659      	mov	r1, fp
 801189e:	4620      	mov	r0, r4
 80118a0:	f000 fdea 	bl	8012478 <__pow5mult>
 80118a4:	4683      	mov	fp, r0
 80118a6:	2101      	movs	r1, #1
 80118a8:	4620      	mov	r0, r4
 80118aa:	f000 fd29 	bl	8012300 <__i2b>
 80118ae:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80118b0:	2b00      	cmp	r3, #0
 80118b2:	4606      	mov	r6, r0
 80118b4:	dd7c      	ble.n	80119b0 <_dtoa_r+0x8d8>
 80118b6:	461a      	mov	r2, r3
 80118b8:	4601      	mov	r1, r0
 80118ba:	4620      	mov	r0, r4
 80118bc:	f000 fddc 	bl	8012478 <__pow5mult>
 80118c0:	9b05      	ldr	r3, [sp, #20]
 80118c2:	2b01      	cmp	r3, #1
 80118c4:	4606      	mov	r6, r0
 80118c6:	dd76      	ble.n	80119b6 <_dtoa_r+0x8de>
 80118c8:	2300      	movs	r3, #0
 80118ca:	9306      	str	r3, [sp, #24]
 80118cc:	6933      	ldr	r3, [r6, #16]
 80118ce:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 80118d2:	6918      	ldr	r0, [r3, #16]
 80118d4:	f000 fcc4 	bl	8012260 <__hi0bits>
 80118d8:	f1c0 0020 	rsb	r0, r0, #32
 80118dc:	9b04      	ldr	r3, [sp, #16]
 80118de:	4418      	add	r0, r3
 80118e0:	f010 001f 	ands.w	r0, r0, #31
 80118e4:	f000 8086 	beq.w	80119f4 <_dtoa_r+0x91c>
 80118e8:	f1c0 0320 	rsb	r3, r0, #32
 80118ec:	2b04      	cmp	r3, #4
 80118ee:	dd7f      	ble.n	80119f0 <_dtoa_r+0x918>
 80118f0:	f1c0 001c 	rsb	r0, r0, #28
 80118f4:	9b04      	ldr	r3, [sp, #16]
 80118f6:	4403      	add	r3, r0
 80118f8:	4480      	add	r8, r0
 80118fa:	4405      	add	r5, r0
 80118fc:	9304      	str	r3, [sp, #16]
 80118fe:	f1b8 0f00 	cmp.w	r8, #0
 8011902:	dd05      	ble.n	8011910 <_dtoa_r+0x838>
 8011904:	4659      	mov	r1, fp
 8011906:	4642      	mov	r2, r8
 8011908:	4620      	mov	r0, r4
 801190a:	f000 fe0f 	bl	801252c <__lshift>
 801190e:	4683      	mov	fp, r0
 8011910:	9b04      	ldr	r3, [sp, #16]
 8011912:	2b00      	cmp	r3, #0
 8011914:	dd05      	ble.n	8011922 <_dtoa_r+0x84a>
 8011916:	4631      	mov	r1, r6
 8011918:	461a      	mov	r2, r3
 801191a:	4620      	mov	r0, r4
 801191c:	f000 fe06 	bl	801252c <__lshift>
 8011920:	4606      	mov	r6, r0
 8011922:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8011924:	2b00      	cmp	r3, #0
 8011926:	d069      	beq.n	80119fc <_dtoa_r+0x924>
 8011928:	4631      	mov	r1, r6
 801192a:	4658      	mov	r0, fp
 801192c:	f000 fe6a 	bl	8012604 <__mcmp>
 8011930:	2800      	cmp	r0, #0
 8011932:	da63      	bge.n	80119fc <_dtoa_r+0x924>
 8011934:	2300      	movs	r3, #0
 8011936:	4659      	mov	r1, fp
 8011938:	220a      	movs	r2, #10
 801193a:	4620      	mov	r0, r4
 801193c:	f000 fc46 	bl	80121cc <__multadd>
 8011940:	9b08      	ldr	r3, [sp, #32]
 8011942:	f10a 3aff 	add.w	sl, sl, #4294967295
 8011946:	4683      	mov	fp, r0
 8011948:	2b00      	cmp	r3, #0
 801194a:	f000 818f 	beq.w	8011c6c <_dtoa_r+0xb94>
 801194e:	4639      	mov	r1, r7
 8011950:	2300      	movs	r3, #0
 8011952:	220a      	movs	r2, #10
 8011954:	4620      	mov	r0, r4
 8011956:	f000 fc39 	bl	80121cc <__multadd>
 801195a:	f1b9 0f00 	cmp.w	r9, #0
 801195e:	4607      	mov	r7, r0
 8011960:	f300 808e 	bgt.w	8011a80 <_dtoa_r+0x9a8>
 8011964:	9b05      	ldr	r3, [sp, #20]
 8011966:	2b02      	cmp	r3, #2
 8011968:	dc50      	bgt.n	8011a0c <_dtoa_r+0x934>
 801196a:	e089      	b.n	8011a80 <_dtoa_r+0x9a8>
 801196c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 801196e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8011972:	e75d      	b.n	8011830 <_dtoa_r+0x758>
 8011974:	9b01      	ldr	r3, [sp, #4]
 8011976:	1e5e      	subs	r6, r3, #1
 8011978:	9b06      	ldr	r3, [sp, #24]
 801197a:	42b3      	cmp	r3, r6
 801197c:	bfbf      	itttt	lt
 801197e:	9b06      	ldrlt	r3, [sp, #24]
 8011980:	9606      	strlt	r6, [sp, #24]
 8011982:	1af2      	sublt	r2, r6, r3
 8011984:	9b0d      	ldrlt	r3, [sp, #52]	; 0x34
 8011986:	bfb6      	itet	lt
 8011988:	189b      	addlt	r3, r3, r2
 801198a:	1b9e      	subge	r6, r3, r6
 801198c:	930d      	strlt	r3, [sp, #52]	; 0x34
 801198e:	9b01      	ldr	r3, [sp, #4]
 8011990:	bfb8      	it	lt
 8011992:	2600      	movlt	r6, #0
 8011994:	2b00      	cmp	r3, #0
 8011996:	bfb5      	itete	lt
 8011998:	eba8 0503 	sublt.w	r5, r8, r3
 801199c:	9b01      	ldrge	r3, [sp, #4]
 801199e:	2300      	movlt	r3, #0
 80119a0:	4645      	movge	r5, r8
 80119a2:	e747      	b.n	8011834 <_dtoa_r+0x75c>
 80119a4:	9e06      	ldr	r6, [sp, #24]
 80119a6:	9f08      	ldr	r7, [sp, #32]
 80119a8:	4645      	mov	r5, r8
 80119aa:	e74c      	b.n	8011846 <_dtoa_r+0x76e>
 80119ac:	9a06      	ldr	r2, [sp, #24]
 80119ae:	e775      	b.n	801189c <_dtoa_r+0x7c4>
 80119b0:	9b05      	ldr	r3, [sp, #20]
 80119b2:	2b01      	cmp	r3, #1
 80119b4:	dc18      	bgt.n	80119e8 <_dtoa_r+0x910>
 80119b6:	9b02      	ldr	r3, [sp, #8]
 80119b8:	b9b3      	cbnz	r3, 80119e8 <_dtoa_r+0x910>
 80119ba:	9b03      	ldr	r3, [sp, #12]
 80119bc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80119c0:	b9a3      	cbnz	r3, 80119ec <_dtoa_r+0x914>
 80119c2:	9b03      	ldr	r3, [sp, #12]
 80119c4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80119c8:	0d1b      	lsrs	r3, r3, #20
 80119ca:	051b      	lsls	r3, r3, #20
 80119cc:	b12b      	cbz	r3, 80119da <_dtoa_r+0x902>
 80119ce:	9b04      	ldr	r3, [sp, #16]
 80119d0:	3301      	adds	r3, #1
 80119d2:	9304      	str	r3, [sp, #16]
 80119d4:	f108 0801 	add.w	r8, r8, #1
 80119d8:	2301      	movs	r3, #1
 80119da:	9306      	str	r3, [sp, #24]
 80119dc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80119de:	2b00      	cmp	r3, #0
 80119e0:	f47f af74 	bne.w	80118cc <_dtoa_r+0x7f4>
 80119e4:	2001      	movs	r0, #1
 80119e6:	e779      	b.n	80118dc <_dtoa_r+0x804>
 80119e8:	2300      	movs	r3, #0
 80119ea:	e7f6      	b.n	80119da <_dtoa_r+0x902>
 80119ec:	9b02      	ldr	r3, [sp, #8]
 80119ee:	e7f4      	b.n	80119da <_dtoa_r+0x902>
 80119f0:	d085      	beq.n	80118fe <_dtoa_r+0x826>
 80119f2:	4618      	mov	r0, r3
 80119f4:	301c      	adds	r0, #28
 80119f6:	e77d      	b.n	80118f4 <_dtoa_r+0x81c>
 80119f8:	40240000 	.word	0x40240000
 80119fc:	9b01      	ldr	r3, [sp, #4]
 80119fe:	2b00      	cmp	r3, #0
 8011a00:	dc38      	bgt.n	8011a74 <_dtoa_r+0x99c>
 8011a02:	9b05      	ldr	r3, [sp, #20]
 8011a04:	2b02      	cmp	r3, #2
 8011a06:	dd35      	ble.n	8011a74 <_dtoa_r+0x99c>
 8011a08:	f8dd 9004 	ldr.w	r9, [sp, #4]
 8011a0c:	f1b9 0f00 	cmp.w	r9, #0
 8011a10:	d10d      	bne.n	8011a2e <_dtoa_r+0x956>
 8011a12:	4631      	mov	r1, r6
 8011a14:	464b      	mov	r3, r9
 8011a16:	2205      	movs	r2, #5
 8011a18:	4620      	mov	r0, r4
 8011a1a:	f000 fbd7 	bl	80121cc <__multadd>
 8011a1e:	4601      	mov	r1, r0
 8011a20:	4606      	mov	r6, r0
 8011a22:	4658      	mov	r0, fp
 8011a24:	f000 fdee 	bl	8012604 <__mcmp>
 8011a28:	2800      	cmp	r0, #0
 8011a2a:	f73f adbd 	bgt.w	80115a8 <_dtoa_r+0x4d0>
 8011a2e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8011a30:	9d00      	ldr	r5, [sp, #0]
 8011a32:	ea6f 0a03 	mvn.w	sl, r3
 8011a36:	f04f 0800 	mov.w	r8, #0
 8011a3a:	4631      	mov	r1, r6
 8011a3c:	4620      	mov	r0, r4
 8011a3e:	f000 fba3 	bl	8012188 <_Bfree>
 8011a42:	2f00      	cmp	r7, #0
 8011a44:	f43f aeb4 	beq.w	80117b0 <_dtoa_r+0x6d8>
 8011a48:	f1b8 0f00 	cmp.w	r8, #0
 8011a4c:	d005      	beq.n	8011a5a <_dtoa_r+0x982>
 8011a4e:	45b8      	cmp	r8, r7
 8011a50:	d003      	beq.n	8011a5a <_dtoa_r+0x982>
 8011a52:	4641      	mov	r1, r8
 8011a54:	4620      	mov	r0, r4
 8011a56:	f000 fb97 	bl	8012188 <_Bfree>
 8011a5a:	4639      	mov	r1, r7
 8011a5c:	4620      	mov	r0, r4
 8011a5e:	f000 fb93 	bl	8012188 <_Bfree>
 8011a62:	e6a5      	b.n	80117b0 <_dtoa_r+0x6d8>
 8011a64:	2600      	movs	r6, #0
 8011a66:	4637      	mov	r7, r6
 8011a68:	e7e1      	b.n	8011a2e <_dtoa_r+0x956>
 8011a6a:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 8011a6c:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8011a70:	4637      	mov	r7, r6
 8011a72:	e599      	b.n	80115a8 <_dtoa_r+0x4d0>
 8011a74:	9b08      	ldr	r3, [sp, #32]
 8011a76:	f8dd 9004 	ldr.w	r9, [sp, #4]
 8011a7a:	2b00      	cmp	r3, #0
 8011a7c:	f000 80fd 	beq.w	8011c7a <_dtoa_r+0xba2>
 8011a80:	2d00      	cmp	r5, #0
 8011a82:	dd05      	ble.n	8011a90 <_dtoa_r+0x9b8>
 8011a84:	4639      	mov	r1, r7
 8011a86:	462a      	mov	r2, r5
 8011a88:	4620      	mov	r0, r4
 8011a8a:	f000 fd4f 	bl	801252c <__lshift>
 8011a8e:	4607      	mov	r7, r0
 8011a90:	9b06      	ldr	r3, [sp, #24]
 8011a92:	2b00      	cmp	r3, #0
 8011a94:	d05c      	beq.n	8011b50 <_dtoa_r+0xa78>
 8011a96:	6879      	ldr	r1, [r7, #4]
 8011a98:	4620      	mov	r0, r4
 8011a9a:	f000 fb35 	bl	8012108 <_Balloc>
 8011a9e:	4605      	mov	r5, r0
 8011aa0:	b928      	cbnz	r0, 8011aae <_dtoa_r+0x9d6>
 8011aa2:	4b80      	ldr	r3, [pc, #512]	; (8011ca4 <_dtoa_r+0xbcc>)
 8011aa4:	4602      	mov	r2, r0
 8011aa6:	f240 21ea 	movw	r1, #746	; 0x2ea
 8011aaa:	f7ff bb2e 	b.w	801110a <_dtoa_r+0x32>
 8011aae:	693a      	ldr	r2, [r7, #16]
 8011ab0:	3202      	adds	r2, #2
 8011ab2:	0092      	lsls	r2, r2, #2
 8011ab4:	f107 010c 	add.w	r1, r7, #12
 8011ab8:	300c      	adds	r0, #12
 8011aba:	f7fe fbdf 	bl	801027c <memcpy>
 8011abe:	2201      	movs	r2, #1
 8011ac0:	4629      	mov	r1, r5
 8011ac2:	4620      	mov	r0, r4
 8011ac4:	f000 fd32 	bl	801252c <__lshift>
 8011ac8:	9b00      	ldr	r3, [sp, #0]
 8011aca:	3301      	adds	r3, #1
 8011acc:	9301      	str	r3, [sp, #4]
 8011ace:	9b00      	ldr	r3, [sp, #0]
 8011ad0:	444b      	add	r3, r9
 8011ad2:	9307      	str	r3, [sp, #28]
 8011ad4:	9b02      	ldr	r3, [sp, #8]
 8011ad6:	f003 0301 	and.w	r3, r3, #1
 8011ada:	46b8      	mov	r8, r7
 8011adc:	9306      	str	r3, [sp, #24]
 8011ade:	4607      	mov	r7, r0
 8011ae0:	9b01      	ldr	r3, [sp, #4]
 8011ae2:	4631      	mov	r1, r6
 8011ae4:	3b01      	subs	r3, #1
 8011ae6:	4658      	mov	r0, fp
 8011ae8:	9302      	str	r3, [sp, #8]
 8011aea:	f7ff fa68 	bl	8010fbe <quorem>
 8011aee:	4603      	mov	r3, r0
 8011af0:	3330      	adds	r3, #48	; 0x30
 8011af2:	9004      	str	r0, [sp, #16]
 8011af4:	4641      	mov	r1, r8
 8011af6:	4658      	mov	r0, fp
 8011af8:	9308      	str	r3, [sp, #32]
 8011afa:	f000 fd83 	bl	8012604 <__mcmp>
 8011afe:	463a      	mov	r2, r7
 8011b00:	4681      	mov	r9, r0
 8011b02:	4631      	mov	r1, r6
 8011b04:	4620      	mov	r0, r4
 8011b06:	f000 fd99 	bl	801263c <__mdiff>
 8011b0a:	68c2      	ldr	r2, [r0, #12]
 8011b0c:	9b08      	ldr	r3, [sp, #32]
 8011b0e:	4605      	mov	r5, r0
 8011b10:	bb02      	cbnz	r2, 8011b54 <_dtoa_r+0xa7c>
 8011b12:	4601      	mov	r1, r0
 8011b14:	4658      	mov	r0, fp
 8011b16:	f000 fd75 	bl	8012604 <__mcmp>
 8011b1a:	9b08      	ldr	r3, [sp, #32]
 8011b1c:	4602      	mov	r2, r0
 8011b1e:	4629      	mov	r1, r5
 8011b20:	4620      	mov	r0, r4
 8011b22:	e9cd 3208 	strd	r3, r2, [sp, #32]
 8011b26:	f000 fb2f 	bl	8012188 <_Bfree>
 8011b2a:	9b05      	ldr	r3, [sp, #20]
 8011b2c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8011b2e:	9d01      	ldr	r5, [sp, #4]
 8011b30:	ea43 0102 	orr.w	r1, r3, r2
 8011b34:	9b06      	ldr	r3, [sp, #24]
 8011b36:	430b      	orrs	r3, r1
 8011b38:	9b08      	ldr	r3, [sp, #32]
 8011b3a:	d10d      	bne.n	8011b58 <_dtoa_r+0xa80>
 8011b3c:	2b39      	cmp	r3, #57	; 0x39
 8011b3e:	d029      	beq.n	8011b94 <_dtoa_r+0xabc>
 8011b40:	f1b9 0f00 	cmp.w	r9, #0
 8011b44:	dd01      	ble.n	8011b4a <_dtoa_r+0xa72>
 8011b46:	9b04      	ldr	r3, [sp, #16]
 8011b48:	3331      	adds	r3, #49	; 0x31
 8011b4a:	9a02      	ldr	r2, [sp, #8]
 8011b4c:	7013      	strb	r3, [r2, #0]
 8011b4e:	e774      	b.n	8011a3a <_dtoa_r+0x962>
 8011b50:	4638      	mov	r0, r7
 8011b52:	e7b9      	b.n	8011ac8 <_dtoa_r+0x9f0>
 8011b54:	2201      	movs	r2, #1
 8011b56:	e7e2      	b.n	8011b1e <_dtoa_r+0xa46>
 8011b58:	f1b9 0f00 	cmp.w	r9, #0
 8011b5c:	db06      	blt.n	8011b6c <_dtoa_r+0xa94>
 8011b5e:	9905      	ldr	r1, [sp, #20]
 8011b60:	ea41 0909 	orr.w	r9, r1, r9
 8011b64:	9906      	ldr	r1, [sp, #24]
 8011b66:	ea59 0101 	orrs.w	r1, r9, r1
 8011b6a:	d120      	bne.n	8011bae <_dtoa_r+0xad6>
 8011b6c:	2a00      	cmp	r2, #0
 8011b6e:	ddec      	ble.n	8011b4a <_dtoa_r+0xa72>
 8011b70:	4659      	mov	r1, fp
 8011b72:	2201      	movs	r2, #1
 8011b74:	4620      	mov	r0, r4
 8011b76:	9301      	str	r3, [sp, #4]
 8011b78:	f000 fcd8 	bl	801252c <__lshift>
 8011b7c:	4631      	mov	r1, r6
 8011b7e:	4683      	mov	fp, r0
 8011b80:	f000 fd40 	bl	8012604 <__mcmp>
 8011b84:	2800      	cmp	r0, #0
 8011b86:	9b01      	ldr	r3, [sp, #4]
 8011b88:	dc02      	bgt.n	8011b90 <_dtoa_r+0xab8>
 8011b8a:	d1de      	bne.n	8011b4a <_dtoa_r+0xa72>
 8011b8c:	07da      	lsls	r2, r3, #31
 8011b8e:	d5dc      	bpl.n	8011b4a <_dtoa_r+0xa72>
 8011b90:	2b39      	cmp	r3, #57	; 0x39
 8011b92:	d1d8      	bne.n	8011b46 <_dtoa_r+0xa6e>
 8011b94:	9a02      	ldr	r2, [sp, #8]
 8011b96:	2339      	movs	r3, #57	; 0x39
 8011b98:	7013      	strb	r3, [r2, #0]
 8011b9a:	462b      	mov	r3, r5
 8011b9c:	461d      	mov	r5, r3
 8011b9e:	3b01      	subs	r3, #1
 8011ba0:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8011ba4:	2a39      	cmp	r2, #57	; 0x39
 8011ba6:	d050      	beq.n	8011c4a <_dtoa_r+0xb72>
 8011ba8:	3201      	adds	r2, #1
 8011baa:	701a      	strb	r2, [r3, #0]
 8011bac:	e745      	b.n	8011a3a <_dtoa_r+0x962>
 8011bae:	2a00      	cmp	r2, #0
 8011bb0:	dd03      	ble.n	8011bba <_dtoa_r+0xae2>
 8011bb2:	2b39      	cmp	r3, #57	; 0x39
 8011bb4:	d0ee      	beq.n	8011b94 <_dtoa_r+0xabc>
 8011bb6:	3301      	adds	r3, #1
 8011bb8:	e7c7      	b.n	8011b4a <_dtoa_r+0xa72>
 8011bba:	9a01      	ldr	r2, [sp, #4]
 8011bbc:	9907      	ldr	r1, [sp, #28]
 8011bbe:	f802 3c01 	strb.w	r3, [r2, #-1]
 8011bc2:	428a      	cmp	r2, r1
 8011bc4:	d02a      	beq.n	8011c1c <_dtoa_r+0xb44>
 8011bc6:	4659      	mov	r1, fp
 8011bc8:	2300      	movs	r3, #0
 8011bca:	220a      	movs	r2, #10
 8011bcc:	4620      	mov	r0, r4
 8011bce:	f000 fafd 	bl	80121cc <__multadd>
 8011bd2:	45b8      	cmp	r8, r7
 8011bd4:	4683      	mov	fp, r0
 8011bd6:	f04f 0300 	mov.w	r3, #0
 8011bda:	f04f 020a 	mov.w	r2, #10
 8011bde:	4641      	mov	r1, r8
 8011be0:	4620      	mov	r0, r4
 8011be2:	d107      	bne.n	8011bf4 <_dtoa_r+0xb1c>
 8011be4:	f000 faf2 	bl	80121cc <__multadd>
 8011be8:	4680      	mov	r8, r0
 8011bea:	4607      	mov	r7, r0
 8011bec:	9b01      	ldr	r3, [sp, #4]
 8011bee:	3301      	adds	r3, #1
 8011bf0:	9301      	str	r3, [sp, #4]
 8011bf2:	e775      	b.n	8011ae0 <_dtoa_r+0xa08>
 8011bf4:	f000 faea 	bl	80121cc <__multadd>
 8011bf8:	4639      	mov	r1, r7
 8011bfa:	4680      	mov	r8, r0
 8011bfc:	2300      	movs	r3, #0
 8011bfe:	220a      	movs	r2, #10
 8011c00:	4620      	mov	r0, r4
 8011c02:	f000 fae3 	bl	80121cc <__multadd>
 8011c06:	4607      	mov	r7, r0
 8011c08:	e7f0      	b.n	8011bec <_dtoa_r+0xb14>
 8011c0a:	f1b9 0f00 	cmp.w	r9, #0
 8011c0e:	9a00      	ldr	r2, [sp, #0]
 8011c10:	bfcc      	ite	gt
 8011c12:	464d      	movgt	r5, r9
 8011c14:	2501      	movle	r5, #1
 8011c16:	4415      	add	r5, r2
 8011c18:	f04f 0800 	mov.w	r8, #0
 8011c1c:	4659      	mov	r1, fp
 8011c1e:	2201      	movs	r2, #1
 8011c20:	4620      	mov	r0, r4
 8011c22:	9301      	str	r3, [sp, #4]
 8011c24:	f000 fc82 	bl	801252c <__lshift>
 8011c28:	4631      	mov	r1, r6
 8011c2a:	4683      	mov	fp, r0
 8011c2c:	f000 fcea 	bl	8012604 <__mcmp>
 8011c30:	2800      	cmp	r0, #0
 8011c32:	dcb2      	bgt.n	8011b9a <_dtoa_r+0xac2>
 8011c34:	d102      	bne.n	8011c3c <_dtoa_r+0xb64>
 8011c36:	9b01      	ldr	r3, [sp, #4]
 8011c38:	07db      	lsls	r3, r3, #31
 8011c3a:	d4ae      	bmi.n	8011b9a <_dtoa_r+0xac2>
 8011c3c:	462b      	mov	r3, r5
 8011c3e:	461d      	mov	r5, r3
 8011c40:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8011c44:	2a30      	cmp	r2, #48	; 0x30
 8011c46:	d0fa      	beq.n	8011c3e <_dtoa_r+0xb66>
 8011c48:	e6f7      	b.n	8011a3a <_dtoa_r+0x962>
 8011c4a:	9a00      	ldr	r2, [sp, #0]
 8011c4c:	429a      	cmp	r2, r3
 8011c4e:	d1a5      	bne.n	8011b9c <_dtoa_r+0xac4>
 8011c50:	f10a 0a01 	add.w	sl, sl, #1
 8011c54:	2331      	movs	r3, #49	; 0x31
 8011c56:	e779      	b.n	8011b4c <_dtoa_r+0xa74>
 8011c58:	4b13      	ldr	r3, [pc, #76]	; (8011ca8 <_dtoa_r+0xbd0>)
 8011c5a:	f7ff baaf 	b.w	80111bc <_dtoa_r+0xe4>
 8011c5e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8011c60:	2b00      	cmp	r3, #0
 8011c62:	f47f aa86 	bne.w	8011172 <_dtoa_r+0x9a>
 8011c66:	4b11      	ldr	r3, [pc, #68]	; (8011cac <_dtoa_r+0xbd4>)
 8011c68:	f7ff baa8 	b.w	80111bc <_dtoa_r+0xe4>
 8011c6c:	f1b9 0f00 	cmp.w	r9, #0
 8011c70:	dc03      	bgt.n	8011c7a <_dtoa_r+0xba2>
 8011c72:	9b05      	ldr	r3, [sp, #20]
 8011c74:	2b02      	cmp	r3, #2
 8011c76:	f73f aec9 	bgt.w	8011a0c <_dtoa_r+0x934>
 8011c7a:	9d00      	ldr	r5, [sp, #0]
 8011c7c:	4631      	mov	r1, r6
 8011c7e:	4658      	mov	r0, fp
 8011c80:	f7ff f99d 	bl	8010fbe <quorem>
 8011c84:	f100 0330 	add.w	r3, r0, #48	; 0x30
 8011c88:	f805 3b01 	strb.w	r3, [r5], #1
 8011c8c:	9a00      	ldr	r2, [sp, #0]
 8011c8e:	1aaa      	subs	r2, r5, r2
 8011c90:	4591      	cmp	r9, r2
 8011c92:	ddba      	ble.n	8011c0a <_dtoa_r+0xb32>
 8011c94:	4659      	mov	r1, fp
 8011c96:	2300      	movs	r3, #0
 8011c98:	220a      	movs	r2, #10
 8011c9a:	4620      	mov	r0, r4
 8011c9c:	f000 fa96 	bl	80121cc <__multadd>
 8011ca0:	4683      	mov	fp, r0
 8011ca2:	e7eb      	b.n	8011c7c <_dtoa_r+0xba4>
 8011ca4:	0801430c 	.word	0x0801430c
 8011ca8:	08014265 	.word	0x08014265
 8011cac:	08014289 	.word	0x08014289

08011cb0 <__sflush_r>:
 8011cb0:	898a      	ldrh	r2, [r1, #12]
 8011cb2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011cb6:	4605      	mov	r5, r0
 8011cb8:	0710      	lsls	r0, r2, #28
 8011cba:	460c      	mov	r4, r1
 8011cbc:	d458      	bmi.n	8011d70 <__sflush_r+0xc0>
 8011cbe:	684b      	ldr	r3, [r1, #4]
 8011cc0:	2b00      	cmp	r3, #0
 8011cc2:	dc05      	bgt.n	8011cd0 <__sflush_r+0x20>
 8011cc4:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8011cc6:	2b00      	cmp	r3, #0
 8011cc8:	dc02      	bgt.n	8011cd0 <__sflush_r+0x20>
 8011cca:	2000      	movs	r0, #0
 8011ccc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011cd0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8011cd2:	2e00      	cmp	r6, #0
 8011cd4:	d0f9      	beq.n	8011cca <__sflush_r+0x1a>
 8011cd6:	2300      	movs	r3, #0
 8011cd8:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8011cdc:	682f      	ldr	r7, [r5, #0]
 8011cde:	602b      	str	r3, [r5, #0]
 8011ce0:	d032      	beq.n	8011d48 <__sflush_r+0x98>
 8011ce2:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8011ce4:	89a3      	ldrh	r3, [r4, #12]
 8011ce6:	075a      	lsls	r2, r3, #29
 8011ce8:	d505      	bpl.n	8011cf6 <__sflush_r+0x46>
 8011cea:	6863      	ldr	r3, [r4, #4]
 8011cec:	1ac0      	subs	r0, r0, r3
 8011cee:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8011cf0:	b10b      	cbz	r3, 8011cf6 <__sflush_r+0x46>
 8011cf2:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8011cf4:	1ac0      	subs	r0, r0, r3
 8011cf6:	2300      	movs	r3, #0
 8011cf8:	4602      	mov	r2, r0
 8011cfa:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8011cfc:	6a21      	ldr	r1, [r4, #32]
 8011cfe:	4628      	mov	r0, r5
 8011d00:	47b0      	blx	r6
 8011d02:	1c43      	adds	r3, r0, #1
 8011d04:	89a3      	ldrh	r3, [r4, #12]
 8011d06:	d106      	bne.n	8011d16 <__sflush_r+0x66>
 8011d08:	6829      	ldr	r1, [r5, #0]
 8011d0a:	291d      	cmp	r1, #29
 8011d0c:	d82c      	bhi.n	8011d68 <__sflush_r+0xb8>
 8011d0e:	4a2a      	ldr	r2, [pc, #168]	; (8011db8 <__sflush_r+0x108>)
 8011d10:	40ca      	lsrs	r2, r1
 8011d12:	07d6      	lsls	r6, r2, #31
 8011d14:	d528      	bpl.n	8011d68 <__sflush_r+0xb8>
 8011d16:	2200      	movs	r2, #0
 8011d18:	6062      	str	r2, [r4, #4]
 8011d1a:	04d9      	lsls	r1, r3, #19
 8011d1c:	6922      	ldr	r2, [r4, #16]
 8011d1e:	6022      	str	r2, [r4, #0]
 8011d20:	d504      	bpl.n	8011d2c <__sflush_r+0x7c>
 8011d22:	1c42      	adds	r2, r0, #1
 8011d24:	d101      	bne.n	8011d2a <__sflush_r+0x7a>
 8011d26:	682b      	ldr	r3, [r5, #0]
 8011d28:	b903      	cbnz	r3, 8011d2c <__sflush_r+0x7c>
 8011d2a:	6560      	str	r0, [r4, #84]	; 0x54
 8011d2c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8011d2e:	602f      	str	r7, [r5, #0]
 8011d30:	2900      	cmp	r1, #0
 8011d32:	d0ca      	beq.n	8011cca <__sflush_r+0x1a>
 8011d34:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8011d38:	4299      	cmp	r1, r3
 8011d3a:	d002      	beq.n	8011d42 <__sflush_r+0x92>
 8011d3c:	4628      	mov	r0, r5
 8011d3e:	f000 fd71 	bl	8012824 <_free_r>
 8011d42:	2000      	movs	r0, #0
 8011d44:	6360      	str	r0, [r4, #52]	; 0x34
 8011d46:	e7c1      	b.n	8011ccc <__sflush_r+0x1c>
 8011d48:	6a21      	ldr	r1, [r4, #32]
 8011d4a:	2301      	movs	r3, #1
 8011d4c:	4628      	mov	r0, r5
 8011d4e:	47b0      	blx	r6
 8011d50:	1c41      	adds	r1, r0, #1
 8011d52:	d1c7      	bne.n	8011ce4 <__sflush_r+0x34>
 8011d54:	682b      	ldr	r3, [r5, #0]
 8011d56:	2b00      	cmp	r3, #0
 8011d58:	d0c4      	beq.n	8011ce4 <__sflush_r+0x34>
 8011d5a:	2b1d      	cmp	r3, #29
 8011d5c:	d001      	beq.n	8011d62 <__sflush_r+0xb2>
 8011d5e:	2b16      	cmp	r3, #22
 8011d60:	d101      	bne.n	8011d66 <__sflush_r+0xb6>
 8011d62:	602f      	str	r7, [r5, #0]
 8011d64:	e7b1      	b.n	8011cca <__sflush_r+0x1a>
 8011d66:	89a3      	ldrh	r3, [r4, #12]
 8011d68:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8011d6c:	81a3      	strh	r3, [r4, #12]
 8011d6e:	e7ad      	b.n	8011ccc <__sflush_r+0x1c>
 8011d70:	690f      	ldr	r7, [r1, #16]
 8011d72:	2f00      	cmp	r7, #0
 8011d74:	d0a9      	beq.n	8011cca <__sflush_r+0x1a>
 8011d76:	0793      	lsls	r3, r2, #30
 8011d78:	680e      	ldr	r6, [r1, #0]
 8011d7a:	bf08      	it	eq
 8011d7c:	694b      	ldreq	r3, [r1, #20]
 8011d7e:	600f      	str	r7, [r1, #0]
 8011d80:	bf18      	it	ne
 8011d82:	2300      	movne	r3, #0
 8011d84:	eba6 0807 	sub.w	r8, r6, r7
 8011d88:	608b      	str	r3, [r1, #8]
 8011d8a:	f1b8 0f00 	cmp.w	r8, #0
 8011d8e:	dd9c      	ble.n	8011cca <__sflush_r+0x1a>
 8011d90:	6a21      	ldr	r1, [r4, #32]
 8011d92:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8011d94:	4643      	mov	r3, r8
 8011d96:	463a      	mov	r2, r7
 8011d98:	4628      	mov	r0, r5
 8011d9a:	47b0      	blx	r6
 8011d9c:	2800      	cmp	r0, #0
 8011d9e:	dc06      	bgt.n	8011dae <__sflush_r+0xfe>
 8011da0:	89a3      	ldrh	r3, [r4, #12]
 8011da2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8011da6:	81a3      	strh	r3, [r4, #12]
 8011da8:	f04f 30ff 	mov.w	r0, #4294967295
 8011dac:	e78e      	b.n	8011ccc <__sflush_r+0x1c>
 8011dae:	4407      	add	r7, r0
 8011db0:	eba8 0800 	sub.w	r8, r8, r0
 8011db4:	e7e9      	b.n	8011d8a <__sflush_r+0xda>
 8011db6:	bf00      	nop
 8011db8:	20400001 	.word	0x20400001

08011dbc <_fflush_r>:
 8011dbc:	b538      	push	{r3, r4, r5, lr}
 8011dbe:	690b      	ldr	r3, [r1, #16]
 8011dc0:	4605      	mov	r5, r0
 8011dc2:	460c      	mov	r4, r1
 8011dc4:	b913      	cbnz	r3, 8011dcc <_fflush_r+0x10>
 8011dc6:	2500      	movs	r5, #0
 8011dc8:	4628      	mov	r0, r5
 8011dca:	bd38      	pop	{r3, r4, r5, pc}
 8011dcc:	b118      	cbz	r0, 8011dd6 <_fflush_r+0x1a>
 8011dce:	6983      	ldr	r3, [r0, #24]
 8011dd0:	b90b      	cbnz	r3, 8011dd6 <_fflush_r+0x1a>
 8011dd2:	f000 f887 	bl	8011ee4 <__sinit>
 8011dd6:	4b14      	ldr	r3, [pc, #80]	; (8011e28 <_fflush_r+0x6c>)
 8011dd8:	429c      	cmp	r4, r3
 8011dda:	d11b      	bne.n	8011e14 <_fflush_r+0x58>
 8011ddc:	686c      	ldr	r4, [r5, #4]
 8011dde:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8011de2:	2b00      	cmp	r3, #0
 8011de4:	d0ef      	beq.n	8011dc6 <_fflush_r+0xa>
 8011de6:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8011de8:	07d0      	lsls	r0, r2, #31
 8011dea:	d404      	bmi.n	8011df6 <_fflush_r+0x3a>
 8011dec:	0599      	lsls	r1, r3, #22
 8011dee:	d402      	bmi.n	8011df6 <_fflush_r+0x3a>
 8011df0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8011df2:	f000 f91a 	bl	801202a <__retarget_lock_acquire_recursive>
 8011df6:	4628      	mov	r0, r5
 8011df8:	4621      	mov	r1, r4
 8011dfa:	f7ff ff59 	bl	8011cb0 <__sflush_r>
 8011dfe:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8011e00:	07da      	lsls	r2, r3, #31
 8011e02:	4605      	mov	r5, r0
 8011e04:	d4e0      	bmi.n	8011dc8 <_fflush_r+0xc>
 8011e06:	89a3      	ldrh	r3, [r4, #12]
 8011e08:	059b      	lsls	r3, r3, #22
 8011e0a:	d4dd      	bmi.n	8011dc8 <_fflush_r+0xc>
 8011e0c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8011e0e:	f000 f90d 	bl	801202c <__retarget_lock_release_recursive>
 8011e12:	e7d9      	b.n	8011dc8 <_fflush_r+0xc>
 8011e14:	4b05      	ldr	r3, [pc, #20]	; (8011e2c <_fflush_r+0x70>)
 8011e16:	429c      	cmp	r4, r3
 8011e18:	d101      	bne.n	8011e1e <_fflush_r+0x62>
 8011e1a:	68ac      	ldr	r4, [r5, #8]
 8011e1c:	e7df      	b.n	8011dde <_fflush_r+0x22>
 8011e1e:	4b04      	ldr	r3, [pc, #16]	; (8011e30 <_fflush_r+0x74>)
 8011e20:	429c      	cmp	r4, r3
 8011e22:	bf08      	it	eq
 8011e24:	68ec      	ldreq	r4, [r5, #12]
 8011e26:	e7da      	b.n	8011dde <_fflush_r+0x22>
 8011e28:	08014340 	.word	0x08014340
 8011e2c:	08014360 	.word	0x08014360
 8011e30:	08014320 	.word	0x08014320

08011e34 <std>:
 8011e34:	2300      	movs	r3, #0
 8011e36:	b510      	push	{r4, lr}
 8011e38:	4604      	mov	r4, r0
 8011e3a:	e9c0 3300 	strd	r3, r3, [r0]
 8011e3e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8011e42:	6083      	str	r3, [r0, #8]
 8011e44:	8181      	strh	r1, [r0, #12]
 8011e46:	6643      	str	r3, [r0, #100]	; 0x64
 8011e48:	81c2      	strh	r2, [r0, #14]
 8011e4a:	6183      	str	r3, [r0, #24]
 8011e4c:	4619      	mov	r1, r3
 8011e4e:	2208      	movs	r2, #8
 8011e50:	305c      	adds	r0, #92	; 0x5c
 8011e52:	f7fe fa21 	bl	8010298 <memset>
 8011e56:	4b05      	ldr	r3, [pc, #20]	; (8011e6c <std+0x38>)
 8011e58:	6263      	str	r3, [r4, #36]	; 0x24
 8011e5a:	4b05      	ldr	r3, [pc, #20]	; (8011e70 <std+0x3c>)
 8011e5c:	62a3      	str	r3, [r4, #40]	; 0x28
 8011e5e:	4b05      	ldr	r3, [pc, #20]	; (8011e74 <std+0x40>)
 8011e60:	62e3      	str	r3, [r4, #44]	; 0x2c
 8011e62:	4b05      	ldr	r3, [pc, #20]	; (8011e78 <std+0x44>)
 8011e64:	6224      	str	r4, [r4, #32]
 8011e66:	6323      	str	r3, [r4, #48]	; 0x30
 8011e68:	bd10      	pop	{r4, pc}
 8011e6a:	bf00      	nop
 8011e6c:	08012a21 	.word	0x08012a21
 8011e70:	08012a43 	.word	0x08012a43
 8011e74:	08012a7b 	.word	0x08012a7b
 8011e78:	08012a9f 	.word	0x08012a9f

08011e7c <_cleanup_r>:
 8011e7c:	4901      	ldr	r1, [pc, #4]	; (8011e84 <_cleanup_r+0x8>)
 8011e7e:	f000 b8af 	b.w	8011fe0 <_fwalk_reent>
 8011e82:	bf00      	nop
 8011e84:	08011dbd 	.word	0x08011dbd

08011e88 <__sfmoreglue>:
 8011e88:	b570      	push	{r4, r5, r6, lr}
 8011e8a:	1e4a      	subs	r2, r1, #1
 8011e8c:	2568      	movs	r5, #104	; 0x68
 8011e8e:	4355      	muls	r5, r2
 8011e90:	460e      	mov	r6, r1
 8011e92:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8011e96:	f000 fd15 	bl	80128c4 <_malloc_r>
 8011e9a:	4604      	mov	r4, r0
 8011e9c:	b140      	cbz	r0, 8011eb0 <__sfmoreglue+0x28>
 8011e9e:	2100      	movs	r1, #0
 8011ea0:	e9c0 1600 	strd	r1, r6, [r0]
 8011ea4:	300c      	adds	r0, #12
 8011ea6:	60a0      	str	r0, [r4, #8]
 8011ea8:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8011eac:	f7fe f9f4 	bl	8010298 <memset>
 8011eb0:	4620      	mov	r0, r4
 8011eb2:	bd70      	pop	{r4, r5, r6, pc}

08011eb4 <__sfp_lock_acquire>:
 8011eb4:	4801      	ldr	r0, [pc, #4]	; (8011ebc <__sfp_lock_acquire+0x8>)
 8011eb6:	f000 b8b8 	b.w	801202a <__retarget_lock_acquire_recursive>
 8011eba:	bf00      	nop
 8011ebc:	2000dd54 	.word	0x2000dd54

08011ec0 <__sfp_lock_release>:
 8011ec0:	4801      	ldr	r0, [pc, #4]	; (8011ec8 <__sfp_lock_release+0x8>)
 8011ec2:	f000 b8b3 	b.w	801202c <__retarget_lock_release_recursive>
 8011ec6:	bf00      	nop
 8011ec8:	2000dd54 	.word	0x2000dd54

08011ecc <__sinit_lock_acquire>:
 8011ecc:	4801      	ldr	r0, [pc, #4]	; (8011ed4 <__sinit_lock_acquire+0x8>)
 8011ece:	f000 b8ac 	b.w	801202a <__retarget_lock_acquire_recursive>
 8011ed2:	bf00      	nop
 8011ed4:	2000dd4f 	.word	0x2000dd4f

08011ed8 <__sinit_lock_release>:
 8011ed8:	4801      	ldr	r0, [pc, #4]	; (8011ee0 <__sinit_lock_release+0x8>)
 8011eda:	f000 b8a7 	b.w	801202c <__retarget_lock_release_recursive>
 8011ede:	bf00      	nop
 8011ee0:	2000dd4f 	.word	0x2000dd4f

08011ee4 <__sinit>:
 8011ee4:	b510      	push	{r4, lr}
 8011ee6:	4604      	mov	r4, r0
 8011ee8:	f7ff fff0 	bl	8011ecc <__sinit_lock_acquire>
 8011eec:	69a3      	ldr	r3, [r4, #24]
 8011eee:	b11b      	cbz	r3, 8011ef8 <__sinit+0x14>
 8011ef0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8011ef4:	f7ff bff0 	b.w	8011ed8 <__sinit_lock_release>
 8011ef8:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8011efc:	6523      	str	r3, [r4, #80]	; 0x50
 8011efe:	4b13      	ldr	r3, [pc, #76]	; (8011f4c <__sinit+0x68>)
 8011f00:	4a13      	ldr	r2, [pc, #76]	; (8011f50 <__sinit+0x6c>)
 8011f02:	681b      	ldr	r3, [r3, #0]
 8011f04:	62a2      	str	r2, [r4, #40]	; 0x28
 8011f06:	42a3      	cmp	r3, r4
 8011f08:	bf04      	itt	eq
 8011f0a:	2301      	moveq	r3, #1
 8011f0c:	61a3      	streq	r3, [r4, #24]
 8011f0e:	4620      	mov	r0, r4
 8011f10:	f000 f820 	bl	8011f54 <__sfp>
 8011f14:	6060      	str	r0, [r4, #4]
 8011f16:	4620      	mov	r0, r4
 8011f18:	f000 f81c 	bl	8011f54 <__sfp>
 8011f1c:	60a0      	str	r0, [r4, #8]
 8011f1e:	4620      	mov	r0, r4
 8011f20:	f000 f818 	bl	8011f54 <__sfp>
 8011f24:	2200      	movs	r2, #0
 8011f26:	60e0      	str	r0, [r4, #12]
 8011f28:	2104      	movs	r1, #4
 8011f2a:	6860      	ldr	r0, [r4, #4]
 8011f2c:	f7ff ff82 	bl	8011e34 <std>
 8011f30:	68a0      	ldr	r0, [r4, #8]
 8011f32:	2201      	movs	r2, #1
 8011f34:	2109      	movs	r1, #9
 8011f36:	f7ff ff7d 	bl	8011e34 <std>
 8011f3a:	68e0      	ldr	r0, [r4, #12]
 8011f3c:	2202      	movs	r2, #2
 8011f3e:	2112      	movs	r1, #18
 8011f40:	f7ff ff78 	bl	8011e34 <std>
 8011f44:	2301      	movs	r3, #1
 8011f46:	61a3      	str	r3, [r4, #24]
 8011f48:	e7d2      	b.n	8011ef0 <__sinit+0xc>
 8011f4a:	bf00      	nop
 8011f4c:	08014240 	.word	0x08014240
 8011f50:	08011e7d 	.word	0x08011e7d

08011f54 <__sfp>:
 8011f54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011f56:	4607      	mov	r7, r0
 8011f58:	f7ff ffac 	bl	8011eb4 <__sfp_lock_acquire>
 8011f5c:	4b1e      	ldr	r3, [pc, #120]	; (8011fd8 <__sfp+0x84>)
 8011f5e:	681e      	ldr	r6, [r3, #0]
 8011f60:	69b3      	ldr	r3, [r6, #24]
 8011f62:	b913      	cbnz	r3, 8011f6a <__sfp+0x16>
 8011f64:	4630      	mov	r0, r6
 8011f66:	f7ff ffbd 	bl	8011ee4 <__sinit>
 8011f6a:	3648      	adds	r6, #72	; 0x48
 8011f6c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8011f70:	3b01      	subs	r3, #1
 8011f72:	d503      	bpl.n	8011f7c <__sfp+0x28>
 8011f74:	6833      	ldr	r3, [r6, #0]
 8011f76:	b30b      	cbz	r3, 8011fbc <__sfp+0x68>
 8011f78:	6836      	ldr	r6, [r6, #0]
 8011f7a:	e7f7      	b.n	8011f6c <__sfp+0x18>
 8011f7c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8011f80:	b9d5      	cbnz	r5, 8011fb8 <__sfp+0x64>
 8011f82:	4b16      	ldr	r3, [pc, #88]	; (8011fdc <__sfp+0x88>)
 8011f84:	60e3      	str	r3, [r4, #12]
 8011f86:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8011f8a:	6665      	str	r5, [r4, #100]	; 0x64
 8011f8c:	f000 f84c 	bl	8012028 <__retarget_lock_init_recursive>
 8011f90:	f7ff ff96 	bl	8011ec0 <__sfp_lock_release>
 8011f94:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8011f98:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8011f9c:	6025      	str	r5, [r4, #0]
 8011f9e:	61a5      	str	r5, [r4, #24]
 8011fa0:	2208      	movs	r2, #8
 8011fa2:	4629      	mov	r1, r5
 8011fa4:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8011fa8:	f7fe f976 	bl	8010298 <memset>
 8011fac:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8011fb0:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8011fb4:	4620      	mov	r0, r4
 8011fb6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8011fb8:	3468      	adds	r4, #104	; 0x68
 8011fba:	e7d9      	b.n	8011f70 <__sfp+0x1c>
 8011fbc:	2104      	movs	r1, #4
 8011fbe:	4638      	mov	r0, r7
 8011fc0:	f7ff ff62 	bl	8011e88 <__sfmoreglue>
 8011fc4:	4604      	mov	r4, r0
 8011fc6:	6030      	str	r0, [r6, #0]
 8011fc8:	2800      	cmp	r0, #0
 8011fca:	d1d5      	bne.n	8011f78 <__sfp+0x24>
 8011fcc:	f7ff ff78 	bl	8011ec0 <__sfp_lock_release>
 8011fd0:	230c      	movs	r3, #12
 8011fd2:	603b      	str	r3, [r7, #0]
 8011fd4:	e7ee      	b.n	8011fb4 <__sfp+0x60>
 8011fd6:	bf00      	nop
 8011fd8:	08014240 	.word	0x08014240
 8011fdc:	ffff0001 	.word	0xffff0001

08011fe0 <_fwalk_reent>:
 8011fe0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8011fe4:	4606      	mov	r6, r0
 8011fe6:	4688      	mov	r8, r1
 8011fe8:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8011fec:	2700      	movs	r7, #0
 8011fee:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8011ff2:	f1b9 0901 	subs.w	r9, r9, #1
 8011ff6:	d505      	bpl.n	8012004 <_fwalk_reent+0x24>
 8011ff8:	6824      	ldr	r4, [r4, #0]
 8011ffa:	2c00      	cmp	r4, #0
 8011ffc:	d1f7      	bne.n	8011fee <_fwalk_reent+0xe>
 8011ffe:	4638      	mov	r0, r7
 8012000:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8012004:	89ab      	ldrh	r3, [r5, #12]
 8012006:	2b01      	cmp	r3, #1
 8012008:	d907      	bls.n	801201a <_fwalk_reent+0x3a>
 801200a:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 801200e:	3301      	adds	r3, #1
 8012010:	d003      	beq.n	801201a <_fwalk_reent+0x3a>
 8012012:	4629      	mov	r1, r5
 8012014:	4630      	mov	r0, r6
 8012016:	47c0      	blx	r8
 8012018:	4307      	orrs	r7, r0
 801201a:	3568      	adds	r5, #104	; 0x68
 801201c:	e7e9      	b.n	8011ff2 <_fwalk_reent+0x12>
	...

08012020 <_localeconv_r>:
 8012020:	4800      	ldr	r0, [pc, #0]	; (8012024 <_localeconv_r+0x4>)
 8012022:	4770      	bx	lr
 8012024:	20000458 	.word	0x20000458

08012028 <__retarget_lock_init_recursive>:
 8012028:	4770      	bx	lr

0801202a <__retarget_lock_acquire_recursive>:
 801202a:	4770      	bx	lr

0801202c <__retarget_lock_release_recursive>:
 801202c:	4770      	bx	lr

0801202e <__swhatbuf_r>:
 801202e:	b570      	push	{r4, r5, r6, lr}
 8012030:	460e      	mov	r6, r1
 8012032:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012036:	2900      	cmp	r1, #0
 8012038:	b096      	sub	sp, #88	; 0x58
 801203a:	4614      	mov	r4, r2
 801203c:	461d      	mov	r5, r3
 801203e:	da07      	bge.n	8012050 <__swhatbuf_r+0x22>
 8012040:	2300      	movs	r3, #0
 8012042:	602b      	str	r3, [r5, #0]
 8012044:	89b3      	ldrh	r3, [r6, #12]
 8012046:	061a      	lsls	r2, r3, #24
 8012048:	d410      	bmi.n	801206c <__swhatbuf_r+0x3e>
 801204a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 801204e:	e00e      	b.n	801206e <__swhatbuf_r+0x40>
 8012050:	466a      	mov	r2, sp
 8012052:	f000 fd4b 	bl	8012aec <_fstat_r>
 8012056:	2800      	cmp	r0, #0
 8012058:	dbf2      	blt.n	8012040 <__swhatbuf_r+0x12>
 801205a:	9a01      	ldr	r2, [sp, #4]
 801205c:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8012060:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8012064:	425a      	negs	r2, r3
 8012066:	415a      	adcs	r2, r3
 8012068:	602a      	str	r2, [r5, #0]
 801206a:	e7ee      	b.n	801204a <__swhatbuf_r+0x1c>
 801206c:	2340      	movs	r3, #64	; 0x40
 801206e:	2000      	movs	r0, #0
 8012070:	6023      	str	r3, [r4, #0]
 8012072:	b016      	add	sp, #88	; 0x58
 8012074:	bd70      	pop	{r4, r5, r6, pc}
	...

08012078 <__smakebuf_r>:
 8012078:	898b      	ldrh	r3, [r1, #12]
 801207a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 801207c:	079d      	lsls	r5, r3, #30
 801207e:	4606      	mov	r6, r0
 8012080:	460c      	mov	r4, r1
 8012082:	d507      	bpl.n	8012094 <__smakebuf_r+0x1c>
 8012084:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8012088:	6023      	str	r3, [r4, #0]
 801208a:	6123      	str	r3, [r4, #16]
 801208c:	2301      	movs	r3, #1
 801208e:	6163      	str	r3, [r4, #20]
 8012090:	b002      	add	sp, #8
 8012092:	bd70      	pop	{r4, r5, r6, pc}
 8012094:	ab01      	add	r3, sp, #4
 8012096:	466a      	mov	r2, sp
 8012098:	f7ff ffc9 	bl	801202e <__swhatbuf_r>
 801209c:	9900      	ldr	r1, [sp, #0]
 801209e:	4605      	mov	r5, r0
 80120a0:	4630      	mov	r0, r6
 80120a2:	f000 fc0f 	bl	80128c4 <_malloc_r>
 80120a6:	b948      	cbnz	r0, 80120bc <__smakebuf_r+0x44>
 80120a8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80120ac:	059a      	lsls	r2, r3, #22
 80120ae:	d4ef      	bmi.n	8012090 <__smakebuf_r+0x18>
 80120b0:	f023 0303 	bic.w	r3, r3, #3
 80120b4:	f043 0302 	orr.w	r3, r3, #2
 80120b8:	81a3      	strh	r3, [r4, #12]
 80120ba:	e7e3      	b.n	8012084 <__smakebuf_r+0xc>
 80120bc:	4b0d      	ldr	r3, [pc, #52]	; (80120f4 <__smakebuf_r+0x7c>)
 80120be:	62b3      	str	r3, [r6, #40]	; 0x28
 80120c0:	89a3      	ldrh	r3, [r4, #12]
 80120c2:	6020      	str	r0, [r4, #0]
 80120c4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80120c8:	81a3      	strh	r3, [r4, #12]
 80120ca:	9b00      	ldr	r3, [sp, #0]
 80120cc:	6163      	str	r3, [r4, #20]
 80120ce:	9b01      	ldr	r3, [sp, #4]
 80120d0:	6120      	str	r0, [r4, #16]
 80120d2:	b15b      	cbz	r3, 80120ec <__smakebuf_r+0x74>
 80120d4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80120d8:	4630      	mov	r0, r6
 80120da:	f000 fd19 	bl	8012b10 <_isatty_r>
 80120de:	b128      	cbz	r0, 80120ec <__smakebuf_r+0x74>
 80120e0:	89a3      	ldrh	r3, [r4, #12]
 80120e2:	f023 0303 	bic.w	r3, r3, #3
 80120e6:	f043 0301 	orr.w	r3, r3, #1
 80120ea:	81a3      	strh	r3, [r4, #12]
 80120ec:	89a0      	ldrh	r0, [r4, #12]
 80120ee:	4305      	orrs	r5, r0
 80120f0:	81a5      	strh	r5, [r4, #12]
 80120f2:	e7cd      	b.n	8012090 <__smakebuf_r+0x18>
 80120f4:	08011e7d 	.word	0x08011e7d

080120f8 <malloc>:
 80120f8:	4b02      	ldr	r3, [pc, #8]	; (8012104 <malloc+0xc>)
 80120fa:	4601      	mov	r1, r0
 80120fc:	6818      	ldr	r0, [r3, #0]
 80120fe:	f000 bbe1 	b.w	80128c4 <_malloc_r>
 8012102:	bf00      	nop
 8012104:	20000304 	.word	0x20000304

08012108 <_Balloc>:
 8012108:	b570      	push	{r4, r5, r6, lr}
 801210a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 801210c:	4604      	mov	r4, r0
 801210e:	460d      	mov	r5, r1
 8012110:	b976      	cbnz	r6, 8012130 <_Balloc+0x28>
 8012112:	2010      	movs	r0, #16
 8012114:	f7ff fff0 	bl	80120f8 <malloc>
 8012118:	4602      	mov	r2, r0
 801211a:	6260      	str	r0, [r4, #36]	; 0x24
 801211c:	b920      	cbnz	r0, 8012128 <_Balloc+0x20>
 801211e:	4b18      	ldr	r3, [pc, #96]	; (8012180 <_Balloc+0x78>)
 8012120:	4818      	ldr	r0, [pc, #96]	; (8012184 <_Balloc+0x7c>)
 8012122:	2166      	movs	r1, #102	; 0x66
 8012124:	f7fe f850 	bl	80101c8 <__assert_func>
 8012128:	e9c0 6601 	strd	r6, r6, [r0, #4]
 801212c:	6006      	str	r6, [r0, #0]
 801212e:	60c6      	str	r6, [r0, #12]
 8012130:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8012132:	68f3      	ldr	r3, [r6, #12]
 8012134:	b183      	cbz	r3, 8012158 <_Balloc+0x50>
 8012136:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8012138:	68db      	ldr	r3, [r3, #12]
 801213a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 801213e:	b9b8      	cbnz	r0, 8012170 <_Balloc+0x68>
 8012140:	2101      	movs	r1, #1
 8012142:	fa01 f605 	lsl.w	r6, r1, r5
 8012146:	1d72      	adds	r2, r6, #5
 8012148:	0092      	lsls	r2, r2, #2
 801214a:	4620      	mov	r0, r4
 801214c:	f000 fb5a 	bl	8012804 <_calloc_r>
 8012150:	b160      	cbz	r0, 801216c <_Balloc+0x64>
 8012152:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8012156:	e00e      	b.n	8012176 <_Balloc+0x6e>
 8012158:	2221      	movs	r2, #33	; 0x21
 801215a:	2104      	movs	r1, #4
 801215c:	4620      	mov	r0, r4
 801215e:	f000 fb51 	bl	8012804 <_calloc_r>
 8012162:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8012164:	60f0      	str	r0, [r6, #12]
 8012166:	68db      	ldr	r3, [r3, #12]
 8012168:	2b00      	cmp	r3, #0
 801216a:	d1e4      	bne.n	8012136 <_Balloc+0x2e>
 801216c:	2000      	movs	r0, #0
 801216e:	bd70      	pop	{r4, r5, r6, pc}
 8012170:	6802      	ldr	r2, [r0, #0]
 8012172:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8012176:	2300      	movs	r3, #0
 8012178:	e9c0 3303 	strd	r3, r3, [r0, #12]
 801217c:	e7f7      	b.n	801216e <_Balloc+0x66>
 801217e:	bf00      	nop
 8012180:	08014296 	.word	0x08014296
 8012184:	08014380 	.word	0x08014380

08012188 <_Bfree>:
 8012188:	b570      	push	{r4, r5, r6, lr}
 801218a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 801218c:	4605      	mov	r5, r0
 801218e:	460c      	mov	r4, r1
 8012190:	b976      	cbnz	r6, 80121b0 <_Bfree+0x28>
 8012192:	2010      	movs	r0, #16
 8012194:	f7ff ffb0 	bl	80120f8 <malloc>
 8012198:	4602      	mov	r2, r0
 801219a:	6268      	str	r0, [r5, #36]	; 0x24
 801219c:	b920      	cbnz	r0, 80121a8 <_Bfree+0x20>
 801219e:	4b09      	ldr	r3, [pc, #36]	; (80121c4 <_Bfree+0x3c>)
 80121a0:	4809      	ldr	r0, [pc, #36]	; (80121c8 <_Bfree+0x40>)
 80121a2:	218a      	movs	r1, #138	; 0x8a
 80121a4:	f7fe f810 	bl	80101c8 <__assert_func>
 80121a8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80121ac:	6006      	str	r6, [r0, #0]
 80121ae:	60c6      	str	r6, [r0, #12]
 80121b0:	b13c      	cbz	r4, 80121c2 <_Bfree+0x3a>
 80121b2:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80121b4:	6862      	ldr	r2, [r4, #4]
 80121b6:	68db      	ldr	r3, [r3, #12]
 80121b8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80121bc:	6021      	str	r1, [r4, #0]
 80121be:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80121c2:	bd70      	pop	{r4, r5, r6, pc}
 80121c4:	08014296 	.word	0x08014296
 80121c8:	08014380 	.word	0x08014380

080121cc <__multadd>:
 80121cc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80121d0:	690e      	ldr	r6, [r1, #16]
 80121d2:	4607      	mov	r7, r0
 80121d4:	4698      	mov	r8, r3
 80121d6:	460c      	mov	r4, r1
 80121d8:	f101 0014 	add.w	r0, r1, #20
 80121dc:	2300      	movs	r3, #0
 80121de:	6805      	ldr	r5, [r0, #0]
 80121e0:	b2a9      	uxth	r1, r5
 80121e2:	fb02 8101 	mla	r1, r2, r1, r8
 80121e6:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 80121ea:	0c2d      	lsrs	r5, r5, #16
 80121ec:	fb02 c505 	mla	r5, r2, r5, ip
 80121f0:	b289      	uxth	r1, r1
 80121f2:	3301      	adds	r3, #1
 80121f4:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 80121f8:	429e      	cmp	r6, r3
 80121fa:	f840 1b04 	str.w	r1, [r0], #4
 80121fe:	ea4f 4815 	mov.w	r8, r5, lsr #16
 8012202:	dcec      	bgt.n	80121de <__multadd+0x12>
 8012204:	f1b8 0f00 	cmp.w	r8, #0
 8012208:	d022      	beq.n	8012250 <__multadd+0x84>
 801220a:	68a3      	ldr	r3, [r4, #8]
 801220c:	42b3      	cmp	r3, r6
 801220e:	dc19      	bgt.n	8012244 <__multadd+0x78>
 8012210:	6861      	ldr	r1, [r4, #4]
 8012212:	4638      	mov	r0, r7
 8012214:	3101      	adds	r1, #1
 8012216:	f7ff ff77 	bl	8012108 <_Balloc>
 801221a:	4605      	mov	r5, r0
 801221c:	b928      	cbnz	r0, 801222a <__multadd+0x5e>
 801221e:	4602      	mov	r2, r0
 8012220:	4b0d      	ldr	r3, [pc, #52]	; (8012258 <__multadd+0x8c>)
 8012222:	480e      	ldr	r0, [pc, #56]	; (801225c <__multadd+0x90>)
 8012224:	21b5      	movs	r1, #181	; 0xb5
 8012226:	f7fd ffcf 	bl	80101c8 <__assert_func>
 801222a:	6922      	ldr	r2, [r4, #16]
 801222c:	3202      	adds	r2, #2
 801222e:	f104 010c 	add.w	r1, r4, #12
 8012232:	0092      	lsls	r2, r2, #2
 8012234:	300c      	adds	r0, #12
 8012236:	f7fe f821 	bl	801027c <memcpy>
 801223a:	4621      	mov	r1, r4
 801223c:	4638      	mov	r0, r7
 801223e:	f7ff ffa3 	bl	8012188 <_Bfree>
 8012242:	462c      	mov	r4, r5
 8012244:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 8012248:	3601      	adds	r6, #1
 801224a:	f8c3 8014 	str.w	r8, [r3, #20]
 801224e:	6126      	str	r6, [r4, #16]
 8012250:	4620      	mov	r0, r4
 8012252:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012256:	bf00      	nop
 8012258:	0801430c 	.word	0x0801430c
 801225c:	08014380 	.word	0x08014380

08012260 <__hi0bits>:
 8012260:	0c03      	lsrs	r3, r0, #16
 8012262:	041b      	lsls	r3, r3, #16
 8012264:	b9d3      	cbnz	r3, 801229c <__hi0bits+0x3c>
 8012266:	0400      	lsls	r0, r0, #16
 8012268:	2310      	movs	r3, #16
 801226a:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 801226e:	bf04      	itt	eq
 8012270:	0200      	lsleq	r0, r0, #8
 8012272:	3308      	addeq	r3, #8
 8012274:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8012278:	bf04      	itt	eq
 801227a:	0100      	lsleq	r0, r0, #4
 801227c:	3304      	addeq	r3, #4
 801227e:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8012282:	bf04      	itt	eq
 8012284:	0080      	lsleq	r0, r0, #2
 8012286:	3302      	addeq	r3, #2
 8012288:	2800      	cmp	r0, #0
 801228a:	db05      	blt.n	8012298 <__hi0bits+0x38>
 801228c:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8012290:	f103 0301 	add.w	r3, r3, #1
 8012294:	bf08      	it	eq
 8012296:	2320      	moveq	r3, #32
 8012298:	4618      	mov	r0, r3
 801229a:	4770      	bx	lr
 801229c:	2300      	movs	r3, #0
 801229e:	e7e4      	b.n	801226a <__hi0bits+0xa>

080122a0 <__lo0bits>:
 80122a0:	6803      	ldr	r3, [r0, #0]
 80122a2:	f013 0207 	ands.w	r2, r3, #7
 80122a6:	4601      	mov	r1, r0
 80122a8:	d00b      	beq.n	80122c2 <__lo0bits+0x22>
 80122aa:	07da      	lsls	r2, r3, #31
 80122ac:	d424      	bmi.n	80122f8 <__lo0bits+0x58>
 80122ae:	0798      	lsls	r0, r3, #30
 80122b0:	bf49      	itett	mi
 80122b2:	085b      	lsrmi	r3, r3, #1
 80122b4:	089b      	lsrpl	r3, r3, #2
 80122b6:	2001      	movmi	r0, #1
 80122b8:	600b      	strmi	r3, [r1, #0]
 80122ba:	bf5c      	itt	pl
 80122bc:	600b      	strpl	r3, [r1, #0]
 80122be:	2002      	movpl	r0, #2
 80122c0:	4770      	bx	lr
 80122c2:	b298      	uxth	r0, r3
 80122c4:	b9b0      	cbnz	r0, 80122f4 <__lo0bits+0x54>
 80122c6:	0c1b      	lsrs	r3, r3, #16
 80122c8:	2010      	movs	r0, #16
 80122ca:	f013 0fff 	tst.w	r3, #255	; 0xff
 80122ce:	bf04      	itt	eq
 80122d0:	0a1b      	lsreq	r3, r3, #8
 80122d2:	3008      	addeq	r0, #8
 80122d4:	071a      	lsls	r2, r3, #28
 80122d6:	bf04      	itt	eq
 80122d8:	091b      	lsreq	r3, r3, #4
 80122da:	3004      	addeq	r0, #4
 80122dc:	079a      	lsls	r2, r3, #30
 80122de:	bf04      	itt	eq
 80122e0:	089b      	lsreq	r3, r3, #2
 80122e2:	3002      	addeq	r0, #2
 80122e4:	07da      	lsls	r2, r3, #31
 80122e6:	d403      	bmi.n	80122f0 <__lo0bits+0x50>
 80122e8:	085b      	lsrs	r3, r3, #1
 80122ea:	f100 0001 	add.w	r0, r0, #1
 80122ee:	d005      	beq.n	80122fc <__lo0bits+0x5c>
 80122f0:	600b      	str	r3, [r1, #0]
 80122f2:	4770      	bx	lr
 80122f4:	4610      	mov	r0, r2
 80122f6:	e7e8      	b.n	80122ca <__lo0bits+0x2a>
 80122f8:	2000      	movs	r0, #0
 80122fa:	4770      	bx	lr
 80122fc:	2020      	movs	r0, #32
 80122fe:	4770      	bx	lr

08012300 <__i2b>:
 8012300:	b510      	push	{r4, lr}
 8012302:	460c      	mov	r4, r1
 8012304:	2101      	movs	r1, #1
 8012306:	f7ff feff 	bl	8012108 <_Balloc>
 801230a:	4602      	mov	r2, r0
 801230c:	b928      	cbnz	r0, 801231a <__i2b+0x1a>
 801230e:	4b05      	ldr	r3, [pc, #20]	; (8012324 <__i2b+0x24>)
 8012310:	4805      	ldr	r0, [pc, #20]	; (8012328 <__i2b+0x28>)
 8012312:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8012316:	f7fd ff57 	bl	80101c8 <__assert_func>
 801231a:	2301      	movs	r3, #1
 801231c:	6144      	str	r4, [r0, #20]
 801231e:	6103      	str	r3, [r0, #16]
 8012320:	bd10      	pop	{r4, pc}
 8012322:	bf00      	nop
 8012324:	0801430c 	.word	0x0801430c
 8012328:	08014380 	.word	0x08014380

0801232c <__multiply>:
 801232c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012330:	4614      	mov	r4, r2
 8012332:	690a      	ldr	r2, [r1, #16]
 8012334:	6923      	ldr	r3, [r4, #16]
 8012336:	429a      	cmp	r2, r3
 8012338:	bfb8      	it	lt
 801233a:	460b      	movlt	r3, r1
 801233c:	460d      	mov	r5, r1
 801233e:	bfbc      	itt	lt
 8012340:	4625      	movlt	r5, r4
 8012342:	461c      	movlt	r4, r3
 8012344:	f8d5 a010 	ldr.w	sl, [r5, #16]
 8012348:	f8d4 9010 	ldr.w	r9, [r4, #16]
 801234c:	68ab      	ldr	r3, [r5, #8]
 801234e:	6869      	ldr	r1, [r5, #4]
 8012350:	eb0a 0709 	add.w	r7, sl, r9
 8012354:	42bb      	cmp	r3, r7
 8012356:	b085      	sub	sp, #20
 8012358:	bfb8      	it	lt
 801235a:	3101      	addlt	r1, #1
 801235c:	f7ff fed4 	bl	8012108 <_Balloc>
 8012360:	b930      	cbnz	r0, 8012370 <__multiply+0x44>
 8012362:	4602      	mov	r2, r0
 8012364:	4b42      	ldr	r3, [pc, #264]	; (8012470 <__multiply+0x144>)
 8012366:	4843      	ldr	r0, [pc, #268]	; (8012474 <__multiply+0x148>)
 8012368:	f240 115d 	movw	r1, #349	; 0x15d
 801236c:	f7fd ff2c 	bl	80101c8 <__assert_func>
 8012370:	f100 0614 	add.w	r6, r0, #20
 8012374:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 8012378:	4633      	mov	r3, r6
 801237a:	2200      	movs	r2, #0
 801237c:	4543      	cmp	r3, r8
 801237e:	d31e      	bcc.n	80123be <__multiply+0x92>
 8012380:	f105 0c14 	add.w	ip, r5, #20
 8012384:	f104 0314 	add.w	r3, r4, #20
 8012388:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 801238c:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 8012390:	9202      	str	r2, [sp, #8]
 8012392:	ebac 0205 	sub.w	r2, ip, r5
 8012396:	3a15      	subs	r2, #21
 8012398:	f022 0203 	bic.w	r2, r2, #3
 801239c:	3204      	adds	r2, #4
 801239e:	f105 0115 	add.w	r1, r5, #21
 80123a2:	458c      	cmp	ip, r1
 80123a4:	bf38      	it	cc
 80123a6:	2204      	movcc	r2, #4
 80123a8:	9201      	str	r2, [sp, #4]
 80123aa:	9a02      	ldr	r2, [sp, #8]
 80123ac:	9303      	str	r3, [sp, #12]
 80123ae:	429a      	cmp	r2, r3
 80123b0:	d808      	bhi.n	80123c4 <__multiply+0x98>
 80123b2:	2f00      	cmp	r7, #0
 80123b4:	dc55      	bgt.n	8012462 <__multiply+0x136>
 80123b6:	6107      	str	r7, [r0, #16]
 80123b8:	b005      	add	sp, #20
 80123ba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80123be:	f843 2b04 	str.w	r2, [r3], #4
 80123c2:	e7db      	b.n	801237c <__multiply+0x50>
 80123c4:	f8b3 a000 	ldrh.w	sl, [r3]
 80123c8:	f1ba 0f00 	cmp.w	sl, #0
 80123cc:	d020      	beq.n	8012410 <__multiply+0xe4>
 80123ce:	f105 0e14 	add.w	lr, r5, #20
 80123d2:	46b1      	mov	r9, r6
 80123d4:	2200      	movs	r2, #0
 80123d6:	f85e 4b04 	ldr.w	r4, [lr], #4
 80123da:	f8d9 b000 	ldr.w	fp, [r9]
 80123de:	b2a1      	uxth	r1, r4
 80123e0:	fa1f fb8b 	uxth.w	fp, fp
 80123e4:	fb0a b101 	mla	r1, sl, r1, fp
 80123e8:	4411      	add	r1, r2
 80123ea:	f8d9 2000 	ldr.w	r2, [r9]
 80123ee:	0c24      	lsrs	r4, r4, #16
 80123f0:	0c12      	lsrs	r2, r2, #16
 80123f2:	fb0a 2404 	mla	r4, sl, r4, r2
 80123f6:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 80123fa:	b289      	uxth	r1, r1
 80123fc:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 8012400:	45f4      	cmp	ip, lr
 8012402:	f849 1b04 	str.w	r1, [r9], #4
 8012406:	ea4f 4214 	mov.w	r2, r4, lsr #16
 801240a:	d8e4      	bhi.n	80123d6 <__multiply+0xaa>
 801240c:	9901      	ldr	r1, [sp, #4]
 801240e:	5072      	str	r2, [r6, r1]
 8012410:	9a03      	ldr	r2, [sp, #12]
 8012412:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8012416:	3304      	adds	r3, #4
 8012418:	f1b9 0f00 	cmp.w	r9, #0
 801241c:	d01f      	beq.n	801245e <__multiply+0x132>
 801241e:	6834      	ldr	r4, [r6, #0]
 8012420:	f105 0114 	add.w	r1, r5, #20
 8012424:	46b6      	mov	lr, r6
 8012426:	f04f 0a00 	mov.w	sl, #0
 801242a:	880a      	ldrh	r2, [r1, #0]
 801242c:	f8be b002 	ldrh.w	fp, [lr, #2]
 8012430:	fb09 b202 	mla	r2, r9, r2, fp
 8012434:	4492      	add	sl, r2
 8012436:	b2a4      	uxth	r4, r4
 8012438:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 801243c:	f84e 4b04 	str.w	r4, [lr], #4
 8012440:	f851 4b04 	ldr.w	r4, [r1], #4
 8012444:	f8be 2000 	ldrh.w	r2, [lr]
 8012448:	0c24      	lsrs	r4, r4, #16
 801244a:	fb09 2404 	mla	r4, r9, r4, r2
 801244e:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 8012452:	458c      	cmp	ip, r1
 8012454:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8012458:	d8e7      	bhi.n	801242a <__multiply+0xfe>
 801245a:	9a01      	ldr	r2, [sp, #4]
 801245c:	50b4      	str	r4, [r6, r2]
 801245e:	3604      	adds	r6, #4
 8012460:	e7a3      	b.n	80123aa <__multiply+0x7e>
 8012462:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8012466:	2b00      	cmp	r3, #0
 8012468:	d1a5      	bne.n	80123b6 <__multiply+0x8a>
 801246a:	3f01      	subs	r7, #1
 801246c:	e7a1      	b.n	80123b2 <__multiply+0x86>
 801246e:	bf00      	nop
 8012470:	0801430c 	.word	0x0801430c
 8012474:	08014380 	.word	0x08014380

08012478 <__pow5mult>:
 8012478:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801247c:	4615      	mov	r5, r2
 801247e:	f012 0203 	ands.w	r2, r2, #3
 8012482:	4606      	mov	r6, r0
 8012484:	460f      	mov	r7, r1
 8012486:	d007      	beq.n	8012498 <__pow5mult+0x20>
 8012488:	4c25      	ldr	r4, [pc, #148]	; (8012520 <__pow5mult+0xa8>)
 801248a:	3a01      	subs	r2, #1
 801248c:	2300      	movs	r3, #0
 801248e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8012492:	f7ff fe9b 	bl	80121cc <__multadd>
 8012496:	4607      	mov	r7, r0
 8012498:	10ad      	asrs	r5, r5, #2
 801249a:	d03d      	beq.n	8012518 <__pow5mult+0xa0>
 801249c:	6a74      	ldr	r4, [r6, #36]	; 0x24
 801249e:	b97c      	cbnz	r4, 80124c0 <__pow5mult+0x48>
 80124a0:	2010      	movs	r0, #16
 80124a2:	f7ff fe29 	bl	80120f8 <malloc>
 80124a6:	4602      	mov	r2, r0
 80124a8:	6270      	str	r0, [r6, #36]	; 0x24
 80124aa:	b928      	cbnz	r0, 80124b8 <__pow5mult+0x40>
 80124ac:	4b1d      	ldr	r3, [pc, #116]	; (8012524 <__pow5mult+0xac>)
 80124ae:	481e      	ldr	r0, [pc, #120]	; (8012528 <__pow5mult+0xb0>)
 80124b0:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 80124b4:	f7fd fe88 	bl	80101c8 <__assert_func>
 80124b8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80124bc:	6004      	str	r4, [r0, #0]
 80124be:	60c4      	str	r4, [r0, #12]
 80124c0:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 80124c4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80124c8:	b94c      	cbnz	r4, 80124de <__pow5mult+0x66>
 80124ca:	f240 2171 	movw	r1, #625	; 0x271
 80124ce:	4630      	mov	r0, r6
 80124d0:	f7ff ff16 	bl	8012300 <__i2b>
 80124d4:	2300      	movs	r3, #0
 80124d6:	f8c8 0008 	str.w	r0, [r8, #8]
 80124da:	4604      	mov	r4, r0
 80124dc:	6003      	str	r3, [r0, #0]
 80124de:	f04f 0900 	mov.w	r9, #0
 80124e2:	07eb      	lsls	r3, r5, #31
 80124e4:	d50a      	bpl.n	80124fc <__pow5mult+0x84>
 80124e6:	4639      	mov	r1, r7
 80124e8:	4622      	mov	r2, r4
 80124ea:	4630      	mov	r0, r6
 80124ec:	f7ff ff1e 	bl	801232c <__multiply>
 80124f0:	4639      	mov	r1, r7
 80124f2:	4680      	mov	r8, r0
 80124f4:	4630      	mov	r0, r6
 80124f6:	f7ff fe47 	bl	8012188 <_Bfree>
 80124fa:	4647      	mov	r7, r8
 80124fc:	106d      	asrs	r5, r5, #1
 80124fe:	d00b      	beq.n	8012518 <__pow5mult+0xa0>
 8012500:	6820      	ldr	r0, [r4, #0]
 8012502:	b938      	cbnz	r0, 8012514 <__pow5mult+0x9c>
 8012504:	4622      	mov	r2, r4
 8012506:	4621      	mov	r1, r4
 8012508:	4630      	mov	r0, r6
 801250a:	f7ff ff0f 	bl	801232c <__multiply>
 801250e:	6020      	str	r0, [r4, #0]
 8012510:	f8c0 9000 	str.w	r9, [r0]
 8012514:	4604      	mov	r4, r0
 8012516:	e7e4      	b.n	80124e2 <__pow5mult+0x6a>
 8012518:	4638      	mov	r0, r7
 801251a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801251e:	bf00      	nop
 8012520:	080144d0 	.word	0x080144d0
 8012524:	08014296 	.word	0x08014296
 8012528:	08014380 	.word	0x08014380

0801252c <__lshift>:
 801252c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8012530:	460c      	mov	r4, r1
 8012532:	6849      	ldr	r1, [r1, #4]
 8012534:	6923      	ldr	r3, [r4, #16]
 8012536:	eb03 1862 	add.w	r8, r3, r2, asr #5
 801253a:	68a3      	ldr	r3, [r4, #8]
 801253c:	4607      	mov	r7, r0
 801253e:	4691      	mov	r9, r2
 8012540:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8012544:	f108 0601 	add.w	r6, r8, #1
 8012548:	42b3      	cmp	r3, r6
 801254a:	db0b      	blt.n	8012564 <__lshift+0x38>
 801254c:	4638      	mov	r0, r7
 801254e:	f7ff fddb 	bl	8012108 <_Balloc>
 8012552:	4605      	mov	r5, r0
 8012554:	b948      	cbnz	r0, 801256a <__lshift+0x3e>
 8012556:	4602      	mov	r2, r0
 8012558:	4b28      	ldr	r3, [pc, #160]	; (80125fc <__lshift+0xd0>)
 801255a:	4829      	ldr	r0, [pc, #164]	; (8012600 <__lshift+0xd4>)
 801255c:	f240 11d9 	movw	r1, #473	; 0x1d9
 8012560:	f7fd fe32 	bl	80101c8 <__assert_func>
 8012564:	3101      	adds	r1, #1
 8012566:	005b      	lsls	r3, r3, #1
 8012568:	e7ee      	b.n	8012548 <__lshift+0x1c>
 801256a:	2300      	movs	r3, #0
 801256c:	f100 0114 	add.w	r1, r0, #20
 8012570:	f100 0210 	add.w	r2, r0, #16
 8012574:	4618      	mov	r0, r3
 8012576:	4553      	cmp	r3, sl
 8012578:	db33      	blt.n	80125e2 <__lshift+0xb6>
 801257a:	6920      	ldr	r0, [r4, #16]
 801257c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8012580:	f104 0314 	add.w	r3, r4, #20
 8012584:	f019 091f 	ands.w	r9, r9, #31
 8012588:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 801258c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8012590:	d02b      	beq.n	80125ea <__lshift+0xbe>
 8012592:	f1c9 0e20 	rsb	lr, r9, #32
 8012596:	468a      	mov	sl, r1
 8012598:	2200      	movs	r2, #0
 801259a:	6818      	ldr	r0, [r3, #0]
 801259c:	fa00 f009 	lsl.w	r0, r0, r9
 80125a0:	4302      	orrs	r2, r0
 80125a2:	f84a 2b04 	str.w	r2, [sl], #4
 80125a6:	f853 2b04 	ldr.w	r2, [r3], #4
 80125aa:	459c      	cmp	ip, r3
 80125ac:	fa22 f20e 	lsr.w	r2, r2, lr
 80125b0:	d8f3      	bhi.n	801259a <__lshift+0x6e>
 80125b2:	ebac 0304 	sub.w	r3, ip, r4
 80125b6:	3b15      	subs	r3, #21
 80125b8:	f023 0303 	bic.w	r3, r3, #3
 80125bc:	3304      	adds	r3, #4
 80125be:	f104 0015 	add.w	r0, r4, #21
 80125c2:	4584      	cmp	ip, r0
 80125c4:	bf38      	it	cc
 80125c6:	2304      	movcc	r3, #4
 80125c8:	50ca      	str	r2, [r1, r3]
 80125ca:	b10a      	cbz	r2, 80125d0 <__lshift+0xa4>
 80125cc:	f108 0602 	add.w	r6, r8, #2
 80125d0:	3e01      	subs	r6, #1
 80125d2:	4638      	mov	r0, r7
 80125d4:	612e      	str	r6, [r5, #16]
 80125d6:	4621      	mov	r1, r4
 80125d8:	f7ff fdd6 	bl	8012188 <_Bfree>
 80125dc:	4628      	mov	r0, r5
 80125de:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80125e2:	f842 0f04 	str.w	r0, [r2, #4]!
 80125e6:	3301      	adds	r3, #1
 80125e8:	e7c5      	b.n	8012576 <__lshift+0x4a>
 80125ea:	3904      	subs	r1, #4
 80125ec:	f853 2b04 	ldr.w	r2, [r3], #4
 80125f0:	f841 2f04 	str.w	r2, [r1, #4]!
 80125f4:	459c      	cmp	ip, r3
 80125f6:	d8f9      	bhi.n	80125ec <__lshift+0xc0>
 80125f8:	e7ea      	b.n	80125d0 <__lshift+0xa4>
 80125fa:	bf00      	nop
 80125fc:	0801430c 	.word	0x0801430c
 8012600:	08014380 	.word	0x08014380

08012604 <__mcmp>:
 8012604:	b530      	push	{r4, r5, lr}
 8012606:	6902      	ldr	r2, [r0, #16]
 8012608:	690c      	ldr	r4, [r1, #16]
 801260a:	1b12      	subs	r2, r2, r4
 801260c:	d10e      	bne.n	801262c <__mcmp+0x28>
 801260e:	f100 0314 	add.w	r3, r0, #20
 8012612:	3114      	adds	r1, #20
 8012614:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8012618:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 801261c:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8012620:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8012624:	42a5      	cmp	r5, r4
 8012626:	d003      	beq.n	8012630 <__mcmp+0x2c>
 8012628:	d305      	bcc.n	8012636 <__mcmp+0x32>
 801262a:	2201      	movs	r2, #1
 801262c:	4610      	mov	r0, r2
 801262e:	bd30      	pop	{r4, r5, pc}
 8012630:	4283      	cmp	r3, r0
 8012632:	d3f3      	bcc.n	801261c <__mcmp+0x18>
 8012634:	e7fa      	b.n	801262c <__mcmp+0x28>
 8012636:	f04f 32ff 	mov.w	r2, #4294967295
 801263a:	e7f7      	b.n	801262c <__mcmp+0x28>

0801263c <__mdiff>:
 801263c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012640:	460c      	mov	r4, r1
 8012642:	4606      	mov	r6, r0
 8012644:	4611      	mov	r1, r2
 8012646:	4620      	mov	r0, r4
 8012648:	4617      	mov	r7, r2
 801264a:	f7ff ffdb 	bl	8012604 <__mcmp>
 801264e:	1e05      	subs	r5, r0, #0
 8012650:	d110      	bne.n	8012674 <__mdiff+0x38>
 8012652:	4629      	mov	r1, r5
 8012654:	4630      	mov	r0, r6
 8012656:	f7ff fd57 	bl	8012108 <_Balloc>
 801265a:	b930      	cbnz	r0, 801266a <__mdiff+0x2e>
 801265c:	4b39      	ldr	r3, [pc, #228]	; (8012744 <__mdiff+0x108>)
 801265e:	4602      	mov	r2, r0
 8012660:	f240 2132 	movw	r1, #562	; 0x232
 8012664:	4838      	ldr	r0, [pc, #224]	; (8012748 <__mdiff+0x10c>)
 8012666:	f7fd fdaf 	bl	80101c8 <__assert_func>
 801266a:	2301      	movs	r3, #1
 801266c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8012670:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012674:	bfa4      	itt	ge
 8012676:	463b      	movge	r3, r7
 8012678:	4627      	movge	r7, r4
 801267a:	4630      	mov	r0, r6
 801267c:	6879      	ldr	r1, [r7, #4]
 801267e:	bfa6      	itte	ge
 8012680:	461c      	movge	r4, r3
 8012682:	2500      	movge	r5, #0
 8012684:	2501      	movlt	r5, #1
 8012686:	f7ff fd3f 	bl	8012108 <_Balloc>
 801268a:	b920      	cbnz	r0, 8012696 <__mdiff+0x5a>
 801268c:	4b2d      	ldr	r3, [pc, #180]	; (8012744 <__mdiff+0x108>)
 801268e:	4602      	mov	r2, r0
 8012690:	f44f 7110 	mov.w	r1, #576	; 0x240
 8012694:	e7e6      	b.n	8012664 <__mdiff+0x28>
 8012696:	693e      	ldr	r6, [r7, #16]
 8012698:	60c5      	str	r5, [r0, #12]
 801269a:	6925      	ldr	r5, [r4, #16]
 801269c:	f107 0114 	add.w	r1, r7, #20
 80126a0:	f104 0914 	add.w	r9, r4, #20
 80126a4:	f100 0e14 	add.w	lr, r0, #20
 80126a8:	f107 0210 	add.w	r2, r7, #16
 80126ac:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 80126b0:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 80126b4:	46f2      	mov	sl, lr
 80126b6:	2700      	movs	r7, #0
 80126b8:	f859 3b04 	ldr.w	r3, [r9], #4
 80126bc:	f852 bf04 	ldr.w	fp, [r2, #4]!
 80126c0:	fa1f f883 	uxth.w	r8, r3
 80126c4:	fa17 f78b 	uxtah	r7, r7, fp
 80126c8:	0c1b      	lsrs	r3, r3, #16
 80126ca:	eba7 0808 	sub.w	r8, r7, r8
 80126ce:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 80126d2:	eb03 4328 	add.w	r3, r3, r8, asr #16
 80126d6:	fa1f f888 	uxth.w	r8, r8
 80126da:	141f      	asrs	r7, r3, #16
 80126dc:	454d      	cmp	r5, r9
 80126de:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 80126e2:	f84a 3b04 	str.w	r3, [sl], #4
 80126e6:	d8e7      	bhi.n	80126b8 <__mdiff+0x7c>
 80126e8:	1b2b      	subs	r3, r5, r4
 80126ea:	3b15      	subs	r3, #21
 80126ec:	f023 0303 	bic.w	r3, r3, #3
 80126f0:	3304      	adds	r3, #4
 80126f2:	3415      	adds	r4, #21
 80126f4:	42a5      	cmp	r5, r4
 80126f6:	bf38      	it	cc
 80126f8:	2304      	movcc	r3, #4
 80126fa:	4419      	add	r1, r3
 80126fc:	4473      	add	r3, lr
 80126fe:	469e      	mov	lr, r3
 8012700:	460d      	mov	r5, r1
 8012702:	4565      	cmp	r5, ip
 8012704:	d30e      	bcc.n	8012724 <__mdiff+0xe8>
 8012706:	f10c 0203 	add.w	r2, ip, #3
 801270a:	1a52      	subs	r2, r2, r1
 801270c:	f022 0203 	bic.w	r2, r2, #3
 8012710:	3903      	subs	r1, #3
 8012712:	458c      	cmp	ip, r1
 8012714:	bf38      	it	cc
 8012716:	2200      	movcc	r2, #0
 8012718:	441a      	add	r2, r3
 801271a:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 801271e:	b17b      	cbz	r3, 8012740 <__mdiff+0x104>
 8012720:	6106      	str	r6, [r0, #16]
 8012722:	e7a5      	b.n	8012670 <__mdiff+0x34>
 8012724:	f855 8b04 	ldr.w	r8, [r5], #4
 8012728:	fa17 f488 	uxtah	r4, r7, r8
 801272c:	1422      	asrs	r2, r4, #16
 801272e:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 8012732:	b2a4      	uxth	r4, r4
 8012734:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8012738:	f84e 4b04 	str.w	r4, [lr], #4
 801273c:	1417      	asrs	r7, r2, #16
 801273e:	e7e0      	b.n	8012702 <__mdiff+0xc6>
 8012740:	3e01      	subs	r6, #1
 8012742:	e7ea      	b.n	801271a <__mdiff+0xde>
 8012744:	0801430c 	.word	0x0801430c
 8012748:	08014380 	.word	0x08014380

0801274c <__d2b>:
 801274c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8012750:	4689      	mov	r9, r1
 8012752:	2101      	movs	r1, #1
 8012754:	ec57 6b10 	vmov	r6, r7, d0
 8012758:	4690      	mov	r8, r2
 801275a:	f7ff fcd5 	bl	8012108 <_Balloc>
 801275e:	4604      	mov	r4, r0
 8012760:	b930      	cbnz	r0, 8012770 <__d2b+0x24>
 8012762:	4602      	mov	r2, r0
 8012764:	4b25      	ldr	r3, [pc, #148]	; (80127fc <__d2b+0xb0>)
 8012766:	4826      	ldr	r0, [pc, #152]	; (8012800 <__d2b+0xb4>)
 8012768:	f240 310a 	movw	r1, #778	; 0x30a
 801276c:	f7fd fd2c 	bl	80101c8 <__assert_func>
 8012770:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8012774:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8012778:	bb35      	cbnz	r5, 80127c8 <__d2b+0x7c>
 801277a:	2e00      	cmp	r6, #0
 801277c:	9301      	str	r3, [sp, #4]
 801277e:	d028      	beq.n	80127d2 <__d2b+0x86>
 8012780:	4668      	mov	r0, sp
 8012782:	9600      	str	r6, [sp, #0]
 8012784:	f7ff fd8c 	bl	80122a0 <__lo0bits>
 8012788:	9900      	ldr	r1, [sp, #0]
 801278a:	b300      	cbz	r0, 80127ce <__d2b+0x82>
 801278c:	9a01      	ldr	r2, [sp, #4]
 801278e:	f1c0 0320 	rsb	r3, r0, #32
 8012792:	fa02 f303 	lsl.w	r3, r2, r3
 8012796:	430b      	orrs	r3, r1
 8012798:	40c2      	lsrs	r2, r0
 801279a:	6163      	str	r3, [r4, #20]
 801279c:	9201      	str	r2, [sp, #4]
 801279e:	9b01      	ldr	r3, [sp, #4]
 80127a0:	61a3      	str	r3, [r4, #24]
 80127a2:	2b00      	cmp	r3, #0
 80127a4:	bf14      	ite	ne
 80127a6:	2202      	movne	r2, #2
 80127a8:	2201      	moveq	r2, #1
 80127aa:	6122      	str	r2, [r4, #16]
 80127ac:	b1d5      	cbz	r5, 80127e4 <__d2b+0x98>
 80127ae:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 80127b2:	4405      	add	r5, r0
 80127b4:	f8c9 5000 	str.w	r5, [r9]
 80127b8:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 80127bc:	f8c8 0000 	str.w	r0, [r8]
 80127c0:	4620      	mov	r0, r4
 80127c2:	b003      	add	sp, #12
 80127c4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80127c8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80127cc:	e7d5      	b.n	801277a <__d2b+0x2e>
 80127ce:	6161      	str	r1, [r4, #20]
 80127d0:	e7e5      	b.n	801279e <__d2b+0x52>
 80127d2:	a801      	add	r0, sp, #4
 80127d4:	f7ff fd64 	bl	80122a0 <__lo0bits>
 80127d8:	9b01      	ldr	r3, [sp, #4]
 80127da:	6163      	str	r3, [r4, #20]
 80127dc:	2201      	movs	r2, #1
 80127de:	6122      	str	r2, [r4, #16]
 80127e0:	3020      	adds	r0, #32
 80127e2:	e7e3      	b.n	80127ac <__d2b+0x60>
 80127e4:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80127e8:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 80127ec:	f8c9 0000 	str.w	r0, [r9]
 80127f0:	6918      	ldr	r0, [r3, #16]
 80127f2:	f7ff fd35 	bl	8012260 <__hi0bits>
 80127f6:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80127fa:	e7df      	b.n	80127bc <__d2b+0x70>
 80127fc:	0801430c 	.word	0x0801430c
 8012800:	08014380 	.word	0x08014380

08012804 <_calloc_r>:
 8012804:	b513      	push	{r0, r1, r4, lr}
 8012806:	434a      	muls	r2, r1
 8012808:	4611      	mov	r1, r2
 801280a:	9201      	str	r2, [sp, #4]
 801280c:	f000 f85a 	bl	80128c4 <_malloc_r>
 8012810:	4604      	mov	r4, r0
 8012812:	b118      	cbz	r0, 801281c <_calloc_r+0x18>
 8012814:	9a01      	ldr	r2, [sp, #4]
 8012816:	2100      	movs	r1, #0
 8012818:	f7fd fd3e 	bl	8010298 <memset>
 801281c:	4620      	mov	r0, r4
 801281e:	b002      	add	sp, #8
 8012820:	bd10      	pop	{r4, pc}
	...

08012824 <_free_r>:
 8012824:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8012826:	2900      	cmp	r1, #0
 8012828:	d048      	beq.n	80128bc <_free_r+0x98>
 801282a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801282e:	9001      	str	r0, [sp, #4]
 8012830:	2b00      	cmp	r3, #0
 8012832:	f1a1 0404 	sub.w	r4, r1, #4
 8012836:	bfb8      	it	lt
 8012838:	18e4      	addlt	r4, r4, r3
 801283a:	f000 f99d 	bl	8012b78 <__malloc_lock>
 801283e:	4a20      	ldr	r2, [pc, #128]	; (80128c0 <_free_r+0x9c>)
 8012840:	9801      	ldr	r0, [sp, #4]
 8012842:	6813      	ldr	r3, [r2, #0]
 8012844:	4615      	mov	r5, r2
 8012846:	b933      	cbnz	r3, 8012856 <_free_r+0x32>
 8012848:	6063      	str	r3, [r4, #4]
 801284a:	6014      	str	r4, [r2, #0]
 801284c:	b003      	add	sp, #12
 801284e:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8012852:	f000 b997 	b.w	8012b84 <__malloc_unlock>
 8012856:	42a3      	cmp	r3, r4
 8012858:	d90b      	bls.n	8012872 <_free_r+0x4e>
 801285a:	6821      	ldr	r1, [r4, #0]
 801285c:	1862      	adds	r2, r4, r1
 801285e:	4293      	cmp	r3, r2
 8012860:	bf04      	itt	eq
 8012862:	681a      	ldreq	r2, [r3, #0]
 8012864:	685b      	ldreq	r3, [r3, #4]
 8012866:	6063      	str	r3, [r4, #4]
 8012868:	bf04      	itt	eq
 801286a:	1852      	addeq	r2, r2, r1
 801286c:	6022      	streq	r2, [r4, #0]
 801286e:	602c      	str	r4, [r5, #0]
 8012870:	e7ec      	b.n	801284c <_free_r+0x28>
 8012872:	461a      	mov	r2, r3
 8012874:	685b      	ldr	r3, [r3, #4]
 8012876:	b10b      	cbz	r3, 801287c <_free_r+0x58>
 8012878:	42a3      	cmp	r3, r4
 801287a:	d9fa      	bls.n	8012872 <_free_r+0x4e>
 801287c:	6811      	ldr	r1, [r2, #0]
 801287e:	1855      	adds	r5, r2, r1
 8012880:	42a5      	cmp	r5, r4
 8012882:	d10b      	bne.n	801289c <_free_r+0x78>
 8012884:	6824      	ldr	r4, [r4, #0]
 8012886:	4421      	add	r1, r4
 8012888:	1854      	adds	r4, r2, r1
 801288a:	42a3      	cmp	r3, r4
 801288c:	6011      	str	r1, [r2, #0]
 801288e:	d1dd      	bne.n	801284c <_free_r+0x28>
 8012890:	681c      	ldr	r4, [r3, #0]
 8012892:	685b      	ldr	r3, [r3, #4]
 8012894:	6053      	str	r3, [r2, #4]
 8012896:	4421      	add	r1, r4
 8012898:	6011      	str	r1, [r2, #0]
 801289a:	e7d7      	b.n	801284c <_free_r+0x28>
 801289c:	d902      	bls.n	80128a4 <_free_r+0x80>
 801289e:	230c      	movs	r3, #12
 80128a0:	6003      	str	r3, [r0, #0]
 80128a2:	e7d3      	b.n	801284c <_free_r+0x28>
 80128a4:	6825      	ldr	r5, [r4, #0]
 80128a6:	1961      	adds	r1, r4, r5
 80128a8:	428b      	cmp	r3, r1
 80128aa:	bf04      	itt	eq
 80128ac:	6819      	ldreq	r1, [r3, #0]
 80128ae:	685b      	ldreq	r3, [r3, #4]
 80128b0:	6063      	str	r3, [r4, #4]
 80128b2:	bf04      	itt	eq
 80128b4:	1949      	addeq	r1, r1, r5
 80128b6:	6021      	streq	r1, [r4, #0]
 80128b8:	6054      	str	r4, [r2, #4]
 80128ba:	e7c7      	b.n	801284c <_free_r+0x28>
 80128bc:	b003      	add	sp, #12
 80128be:	bd30      	pop	{r4, r5, pc}
 80128c0:	20004668 	.word	0x20004668

080128c4 <_malloc_r>:
 80128c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80128c6:	1ccd      	adds	r5, r1, #3
 80128c8:	f025 0503 	bic.w	r5, r5, #3
 80128cc:	3508      	adds	r5, #8
 80128ce:	2d0c      	cmp	r5, #12
 80128d0:	bf38      	it	cc
 80128d2:	250c      	movcc	r5, #12
 80128d4:	2d00      	cmp	r5, #0
 80128d6:	4606      	mov	r6, r0
 80128d8:	db01      	blt.n	80128de <_malloc_r+0x1a>
 80128da:	42a9      	cmp	r1, r5
 80128dc:	d903      	bls.n	80128e6 <_malloc_r+0x22>
 80128de:	230c      	movs	r3, #12
 80128e0:	6033      	str	r3, [r6, #0]
 80128e2:	2000      	movs	r0, #0
 80128e4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80128e6:	f000 f947 	bl	8012b78 <__malloc_lock>
 80128ea:	4921      	ldr	r1, [pc, #132]	; (8012970 <_malloc_r+0xac>)
 80128ec:	680a      	ldr	r2, [r1, #0]
 80128ee:	4614      	mov	r4, r2
 80128f0:	b99c      	cbnz	r4, 801291a <_malloc_r+0x56>
 80128f2:	4f20      	ldr	r7, [pc, #128]	; (8012974 <_malloc_r+0xb0>)
 80128f4:	683b      	ldr	r3, [r7, #0]
 80128f6:	b923      	cbnz	r3, 8012902 <_malloc_r+0x3e>
 80128f8:	4621      	mov	r1, r4
 80128fa:	4630      	mov	r0, r6
 80128fc:	f000 f83c 	bl	8012978 <_sbrk_r>
 8012900:	6038      	str	r0, [r7, #0]
 8012902:	4629      	mov	r1, r5
 8012904:	4630      	mov	r0, r6
 8012906:	f000 f837 	bl	8012978 <_sbrk_r>
 801290a:	1c43      	adds	r3, r0, #1
 801290c:	d123      	bne.n	8012956 <_malloc_r+0x92>
 801290e:	230c      	movs	r3, #12
 8012910:	6033      	str	r3, [r6, #0]
 8012912:	4630      	mov	r0, r6
 8012914:	f000 f936 	bl	8012b84 <__malloc_unlock>
 8012918:	e7e3      	b.n	80128e2 <_malloc_r+0x1e>
 801291a:	6823      	ldr	r3, [r4, #0]
 801291c:	1b5b      	subs	r3, r3, r5
 801291e:	d417      	bmi.n	8012950 <_malloc_r+0x8c>
 8012920:	2b0b      	cmp	r3, #11
 8012922:	d903      	bls.n	801292c <_malloc_r+0x68>
 8012924:	6023      	str	r3, [r4, #0]
 8012926:	441c      	add	r4, r3
 8012928:	6025      	str	r5, [r4, #0]
 801292a:	e004      	b.n	8012936 <_malloc_r+0x72>
 801292c:	6863      	ldr	r3, [r4, #4]
 801292e:	42a2      	cmp	r2, r4
 8012930:	bf0c      	ite	eq
 8012932:	600b      	streq	r3, [r1, #0]
 8012934:	6053      	strne	r3, [r2, #4]
 8012936:	4630      	mov	r0, r6
 8012938:	f000 f924 	bl	8012b84 <__malloc_unlock>
 801293c:	f104 000b 	add.w	r0, r4, #11
 8012940:	1d23      	adds	r3, r4, #4
 8012942:	f020 0007 	bic.w	r0, r0, #7
 8012946:	1ac2      	subs	r2, r0, r3
 8012948:	d0cc      	beq.n	80128e4 <_malloc_r+0x20>
 801294a:	1a1b      	subs	r3, r3, r0
 801294c:	50a3      	str	r3, [r4, r2]
 801294e:	e7c9      	b.n	80128e4 <_malloc_r+0x20>
 8012950:	4622      	mov	r2, r4
 8012952:	6864      	ldr	r4, [r4, #4]
 8012954:	e7cc      	b.n	80128f0 <_malloc_r+0x2c>
 8012956:	1cc4      	adds	r4, r0, #3
 8012958:	f024 0403 	bic.w	r4, r4, #3
 801295c:	42a0      	cmp	r0, r4
 801295e:	d0e3      	beq.n	8012928 <_malloc_r+0x64>
 8012960:	1a21      	subs	r1, r4, r0
 8012962:	4630      	mov	r0, r6
 8012964:	f000 f808 	bl	8012978 <_sbrk_r>
 8012968:	3001      	adds	r0, #1
 801296a:	d1dd      	bne.n	8012928 <_malloc_r+0x64>
 801296c:	e7cf      	b.n	801290e <_malloc_r+0x4a>
 801296e:	bf00      	nop
 8012970:	20004668 	.word	0x20004668
 8012974:	2000466c 	.word	0x2000466c

08012978 <_sbrk_r>:
 8012978:	b538      	push	{r3, r4, r5, lr}
 801297a:	4d06      	ldr	r5, [pc, #24]	; (8012994 <_sbrk_r+0x1c>)
 801297c:	2300      	movs	r3, #0
 801297e:	4604      	mov	r4, r0
 8012980:	4608      	mov	r0, r1
 8012982:	602b      	str	r3, [r5, #0]
 8012984:	f7f6 ff6a 	bl	800985c <_sbrk>
 8012988:	1c43      	adds	r3, r0, #1
 801298a:	d102      	bne.n	8012992 <_sbrk_r+0x1a>
 801298c:	682b      	ldr	r3, [r5, #0]
 801298e:	b103      	cbz	r3, 8012992 <_sbrk_r+0x1a>
 8012990:	6023      	str	r3, [r4, #0]
 8012992:	bd38      	pop	{r3, r4, r5, pc}
 8012994:	2000dd58 	.word	0x2000dd58

08012998 <_raise_r>:
 8012998:	291f      	cmp	r1, #31
 801299a:	b538      	push	{r3, r4, r5, lr}
 801299c:	4604      	mov	r4, r0
 801299e:	460d      	mov	r5, r1
 80129a0:	d904      	bls.n	80129ac <_raise_r+0x14>
 80129a2:	2316      	movs	r3, #22
 80129a4:	6003      	str	r3, [r0, #0]
 80129a6:	f04f 30ff 	mov.w	r0, #4294967295
 80129aa:	bd38      	pop	{r3, r4, r5, pc}
 80129ac:	6c42      	ldr	r2, [r0, #68]	; 0x44
 80129ae:	b112      	cbz	r2, 80129b6 <_raise_r+0x1e>
 80129b0:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80129b4:	b94b      	cbnz	r3, 80129ca <_raise_r+0x32>
 80129b6:	4620      	mov	r0, r4
 80129b8:	f000 f830 	bl	8012a1c <_getpid_r>
 80129bc:	462a      	mov	r2, r5
 80129be:	4601      	mov	r1, r0
 80129c0:	4620      	mov	r0, r4
 80129c2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80129c6:	f000 b817 	b.w	80129f8 <_kill_r>
 80129ca:	2b01      	cmp	r3, #1
 80129cc:	d00a      	beq.n	80129e4 <_raise_r+0x4c>
 80129ce:	1c59      	adds	r1, r3, #1
 80129d0:	d103      	bne.n	80129da <_raise_r+0x42>
 80129d2:	2316      	movs	r3, #22
 80129d4:	6003      	str	r3, [r0, #0]
 80129d6:	2001      	movs	r0, #1
 80129d8:	e7e7      	b.n	80129aa <_raise_r+0x12>
 80129da:	2400      	movs	r4, #0
 80129dc:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 80129e0:	4628      	mov	r0, r5
 80129e2:	4798      	blx	r3
 80129e4:	2000      	movs	r0, #0
 80129e6:	e7e0      	b.n	80129aa <_raise_r+0x12>

080129e8 <raise>:
 80129e8:	4b02      	ldr	r3, [pc, #8]	; (80129f4 <raise+0xc>)
 80129ea:	4601      	mov	r1, r0
 80129ec:	6818      	ldr	r0, [r3, #0]
 80129ee:	f7ff bfd3 	b.w	8012998 <_raise_r>
 80129f2:	bf00      	nop
 80129f4:	20000304 	.word	0x20000304

080129f8 <_kill_r>:
 80129f8:	b538      	push	{r3, r4, r5, lr}
 80129fa:	4d07      	ldr	r5, [pc, #28]	; (8012a18 <_kill_r+0x20>)
 80129fc:	2300      	movs	r3, #0
 80129fe:	4604      	mov	r4, r0
 8012a00:	4608      	mov	r0, r1
 8012a02:	4611      	mov	r1, r2
 8012a04:	602b      	str	r3, [r5, #0]
 8012a06:	f7f6 fea1 	bl	800974c <_kill>
 8012a0a:	1c43      	adds	r3, r0, #1
 8012a0c:	d102      	bne.n	8012a14 <_kill_r+0x1c>
 8012a0e:	682b      	ldr	r3, [r5, #0]
 8012a10:	b103      	cbz	r3, 8012a14 <_kill_r+0x1c>
 8012a12:	6023      	str	r3, [r4, #0]
 8012a14:	bd38      	pop	{r3, r4, r5, pc}
 8012a16:	bf00      	nop
 8012a18:	2000dd58 	.word	0x2000dd58

08012a1c <_getpid_r>:
 8012a1c:	f7f6 be8e 	b.w	800973c <_getpid>

08012a20 <__sread>:
 8012a20:	b510      	push	{r4, lr}
 8012a22:	460c      	mov	r4, r1
 8012a24:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012a28:	f000 f8b2 	bl	8012b90 <_read_r>
 8012a2c:	2800      	cmp	r0, #0
 8012a2e:	bfab      	itete	ge
 8012a30:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8012a32:	89a3      	ldrhlt	r3, [r4, #12]
 8012a34:	181b      	addge	r3, r3, r0
 8012a36:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8012a3a:	bfac      	ite	ge
 8012a3c:	6563      	strge	r3, [r4, #84]	; 0x54
 8012a3e:	81a3      	strhlt	r3, [r4, #12]
 8012a40:	bd10      	pop	{r4, pc}

08012a42 <__swrite>:
 8012a42:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012a46:	461f      	mov	r7, r3
 8012a48:	898b      	ldrh	r3, [r1, #12]
 8012a4a:	05db      	lsls	r3, r3, #23
 8012a4c:	4605      	mov	r5, r0
 8012a4e:	460c      	mov	r4, r1
 8012a50:	4616      	mov	r6, r2
 8012a52:	d505      	bpl.n	8012a60 <__swrite+0x1e>
 8012a54:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012a58:	2302      	movs	r3, #2
 8012a5a:	2200      	movs	r2, #0
 8012a5c:	f000 f868 	bl	8012b30 <_lseek_r>
 8012a60:	89a3      	ldrh	r3, [r4, #12]
 8012a62:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8012a66:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8012a6a:	81a3      	strh	r3, [r4, #12]
 8012a6c:	4632      	mov	r2, r6
 8012a6e:	463b      	mov	r3, r7
 8012a70:	4628      	mov	r0, r5
 8012a72:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8012a76:	f000 b817 	b.w	8012aa8 <_write_r>

08012a7a <__sseek>:
 8012a7a:	b510      	push	{r4, lr}
 8012a7c:	460c      	mov	r4, r1
 8012a7e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012a82:	f000 f855 	bl	8012b30 <_lseek_r>
 8012a86:	1c43      	adds	r3, r0, #1
 8012a88:	89a3      	ldrh	r3, [r4, #12]
 8012a8a:	bf15      	itete	ne
 8012a8c:	6560      	strne	r0, [r4, #84]	; 0x54
 8012a8e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8012a92:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8012a96:	81a3      	strheq	r3, [r4, #12]
 8012a98:	bf18      	it	ne
 8012a9a:	81a3      	strhne	r3, [r4, #12]
 8012a9c:	bd10      	pop	{r4, pc}

08012a9e <__sclose>:
 8012a9e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012aa2:	f000 b813 	b.w	8012acc <_close_r>
	...

08012aa8 <_write_r>:
 8012aa8:	b538      	push	{r3, r4, r5, lr}
 8012aaa:	4d07      	ldr	r5, [pc, #28]	; (8012ac8 <_write_r+0x20>)
 8012aac:	4604      	mov	r4, r0
 8012aae:	4608      	mov	r0, r1
 8012ab0:	4611      	mov	r1, r2
 8012ab2:	2200      	movs	r2, #0
 8012ab4:	602a      	str	r2, [r5, #0]
 8012ab6:	461a      	mov	r2, r3
 8012ab8:	f7f6 fe7f 	bl	80097ba <_write>
 8012abc:	1c43      	adds	r3, r0, #1
 8012abe:	d102      	bne.n	8012ac6 <_write_r+0x1e>
 8012ac0:	682b      	ldr	r3, [r5, #0]
 8012ac2:	b103      	cbz	r3, 8012ac6 <_write_r+0x1e>
 8012ac4:	6023      	str	r3, [r4, #0]
 8012ac6:	bd38      	pop	{r3, r4, r5, pc}
 8012ac8:	2000dd58 	.word	0x2000dd58

08012acc <_close_r>:
 8012acc:	b538      	push	{r3, r4, r5, lr}
 8012ace:	4d06      	ldr	r5, [pc, #24]	; (8012ae8 <_close_r+0x1c>)
 8012ad0:	2300      	movs	r3, #0
 8012ad2:	4604      	mov	r4, r0
 8012ad4:	4608      	mov	r0, r1
 8012ad6:	602b      	str	r3, [r5, #0]
 8012ad8:	f7f6 fe8b 	bl	80097f2 <_close>
 8012adc:	1c43      	adds	r3, r0, #1
 8012ade:	d102      	bne.n	8012ae6 <_close_r+0x1a>
 8012ae0:	682b      	ldr	r3, [r5, #0]
 8012ae2:	b103      	cbz	r3, 8012ae6 <_close_r+0x1a>
 8012ae4:	6023      	str	r3, [r4, #0]
 8012ae6:	bd38      	pop	{r3, r4, r5, pc}
 8012ae8:	2000dd58 	.word	0x2000dd58

08012aec <_fstat_r>:
 8012aec:	b538      	push	{r3, r4, r5, lr}
 8012aee:	4d07      	ldr	r5, [pc, #28]	; (8012b0c <_fstat_r+0x20>)
 8012af0:	2300      	movs	r3, #0
 8012af2:	4604      	mov	r4, r0
 8012af4:	4608      	mov	r0, r1
 8012af6:	4611      	mov	r1, r2
 8012af8:	602b      	str	r3, [r5, #0]
 8012afa:	f7f6 fe86 	bl	800980a <_fstat>
 8012afe:	1c43      	adds	r3, r0, #1
 8012b00:	d102      	bne.n	8012b08 <_fstat_r+0x1c>
 8012b02:	682b      	ldr	r3, [r5, #0]
 8012b04:	b103      	cbz	r3, 8012b08 <_fstat_r+0x1c>
 8012b06:	6023      	str	r3, [r4, #0]
 8012b08:	bd38      	pop	{r3, r4, r5, pc}
 8012b0a:	bf00      	nop
 8012b0c:	2000dd58 	.word	0x2000dd58

08012b10 <_isatty_r>:
 8012b10:	b538      	push	{r3, r4, r5, lr}
 8012b12:	4d06      	ldr	r5, [pc, #24]	; (8012b2c <_isatty_r+0x1c>)
 8012b14:	2300      	movs	r3, #0
 8012b16:	4604      	mov	r4, r0
 8012b18:	4608      	mov	r0, r1
 8012b1a:	602b      	str	r3, [r5, #0]
 8012b1c:	f7f6 fe85 	bl	800982a <_isatty>
 8012b20:	1c43      	adds	r3, r0, #1
 8012b22:	d102      	bne.n	8012b2a <_isatty_r+0x1a>
 8012b24:	682b      	ldr	r3, [r5, #0]
 8012b26:	b103      	cbz	r3, 8012b2a <_isatty_r+0x1a>
 8012b28:	6023      	str	r3, [r4, #0]
 8012b2a:	bd38      	pop	{r3, r4, r5, pc}
 8012b2c:	2000dd58 	.word	0x2000dd58

08012b30 <_lseek_r>:
 8012b30:	b538      	push	{r3, r4, r5, lr}
 8012b32:	4d07      	ldr	r5, [pc, #28]	; (8012b50 <_lseek_r+0x20>)
 8012b34:	4604      	mov	r4, r0
 8012b36:	4608      	mov	r0, r1
 8012b38:	4611      	mov	r1, r2
 8012b3a:	2200      	movs	r2, #0
 8012b3c:	602a      	str	r2, [r5, #0]
 8012b3e:	461a      	mov	r2, r3
 8012b40:	f7f6 fe7e 	bl	8009840 <_lseek>
 8012b44:	1c43      	adds	r3, r0, #1
 8012b46:	d102      	bne.n	8012b4e <_lseek_r+0x1e>
 8012b48:	682b      	ldr	r3, [r5, #0]
 8012b4a:	b103      	cbz	r3, 8012b4e <_lseek_r+0x1e>
 8012b4c:	6023      	str	r3, [r4, #0]
 8012b4e:	bd38      	pop	{r3, r4, r5, pc}
 8012b50:	2000dd58 	.word	0x2000dd58

08012b54 <__ascii_mbtowc>:
 8012b54:	b082      	sub	sp, #8
 8012b56:	b901      	cbnz	r1, 8012b5a <__ascii_mbtowc+0x6>
 8012b58:	a901      	add	r1, sp, #4
 8012b5a:	b142      	cbz	r2, 8012b6e <__ascii_mbtowc+0x1a>
 8012b5c:	b14b      	cbz	r3, 8012b72 <__ascii_mbtowc+0x1e>
 8012b5e:	7813      	ldrb	r3, [r2, #0]
 8012b60:	600b      	str	r3, [r1, #0]
 8012b62:	7812      	ldrb	r2, [r2, #0]
 8012b64:	1e10      	subs	r0, r2, #0
 8012b66:	bf18      	it	ne
 8012b68:	2001      	movne	r0, #1
 8012b6a:	b002      	add	sp, #8
 8012b6c:	4770      	bx	lr
 8012b6e:	4610      	mov	r0, r2
 8012b70:	e7fb      	b.n	8012b6a <__ascii_mbtowc+0x16>
 8012b72:	f06f 0001 	mvn.w	r0, #1
 8012b76:	e7f8      	b.n	8012b6a <__ascii_mbtowc+0x16>

08012b78 <__malloc_lock>:
 8012b78:	4801      	ldr	r0, [pc, #4]	; (8012b80 <__malloc_lock+0x8>)
 8012b7a:	f7ff ba56 	b.w	801202a <__retarget_lock_acquire_recursive>
 8012b7e:	bf00      	nop
 8012b80:	2000dd50 	.word	0x2000dd50

08012b84 <__malloc_unlock>:
 8012b84:	4801      	ldr	r0, [pc, #4]	; (8012b8c <__malloc_unlock+0x8>)
 8012b86:	f7ff ba51 	b.w	801202c <__retarget_lock_release_recursive>
 8012b8a:	bf00      	nop
 8012b8c:	2000dd50 	.word	0x2000dd50

08012b90 <_read_r>:
 8012b90:	b538      	push	{r3, r4, r5, lr}
 8012b92:	4d07      	ldr	r5, [pc, #28]	; (8012bb0 <_read_r+0x20>)
 8012b94:	4604      	mov	r4, r0
 8012b96:	4608      	mov	r0, r1
 8012b98:	4611      	mov	r1, r2
 8012b9a:	2200      	movs	r2, #0
 8012b9c:	602a      	str	r2, [r5, #0]
 8012b9e:	461a      	mov	r2, r3
 8012ba0:	f7f6 fdee 	bl	8009780 <_read>
 8012ba4:	1c43      	adds	r3, r0, #1
 8012ba6:	d102      	bne.n	8012bae <_read_r+0x1e>
 8012ba8:	682b      	ldr	r3, [r5, #0]
 8012baa:	b103      	cbz	r3, 8012bae <_read_r+0x1e>
 8012bac:	6023      	str	r3, [r4, #0]
 8012bae:	bd38      	pop	{r3, r4, r5, pc}
 8012bb0:	2000dd58 	.word	0x2000dd58

08012bb4 <__ascii_wctomb>:
 8012bb4:	b149      	cbz	r1, 8012bca <__ascii_wctomb+0x16>
 8012bb6:	2aff      	cmp	r2, #255	; 0xff
 8012bb8:	bf85      	ittet	hi
 8012bba:	238a      	movhi	r3, #138	; 0x8a
 8012bbc:	6003      	strhi	r3, [r0, #0]
 8012bbe:	700a      	strbls	r2, [r1, #0]
 8012bc0:	f04f 30ff 	movhi.w	r0, #4294967295
 8012bc4:	bf98      	it	ls
 8012bc6:	2001      	movls	r0, #1
 8012bc8:	4770      	bx	lr
 8012bca:	4608      	mov	r0, r1
 8012bcc:	4770      	bx	lr
	...

08012bd0 <asin>:
 8012bd0:	b538      	push	{r3, r4, r5, lr}
 8012bd2:	ed2d 8b02 	vpush	{d8}
 8012bd6:	ec55 4b10 	vmov	r4, r5, d0
 8012bda:	f000 f869 	bl	8012cb0 <__ieee754_asin>
 8012bde:	4b16      	ldr	r3, [pc, #88]	; (8012c38 <asin+0x68>)
 8012be0:	eeb0 8a40 	vmov.f32	s16, s0
 8012be4:	eef0 8a60 	vmov.f32	s17, s1
 8012be8:	f993 3000 	ldrsb.w	r3, [r3]
 8012bec:	3301      	adds	r3, #1
 8012bee:	d01c      	beq.n	8012c2a <asin+0x5a>
 8012bf0:	4622      	mov	r2, r4
 8012bf2:	462b      	mov	r3, r5
 8012bf4:	4620      	mov	r0, r4
 8012bf6:	4629      	mov	r1, r5
 8012bf8:	f7ed ff98 	bl	8000b2c <__aeabi_dcmpun>
 8012bfc:	b9a8      	cbnz	r0, 8012c2a <asin+0x5a>
 8012bfe:	ec45 4b10 	vmov	d0, r4, r5
 8012c02:	f000 fd89 	bl	8013718 <fabs>
 8012c06:	4b0d      	ldr	r3, [pc, #52]	; (8012c3c <asin+0x6c>)
 8012c08:	ec51 0b10 	vmov	r0, r1, d0
 8012c0c:	2200      	movs	r2, #0
 8012c0e:	f7ed ff83 	bl	8000b18 <__aeabi_dcmpgt>
 8012c12:	b150      	cbz	r0, 8012c2a <asin+0x5a>
 8012c14:	f7fd faf6 	bl	8010204 <__errno>
 8012c18:	ecbd 8b02 	vpop	{d8}
 8012c1c:	2321      	movs	r3, #33	; 0x21
 8012c1e:	6003      	str	r3, [r0, #0]
 8012c20:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8012c24:	4806      	ldr	r0, [pc, #24]	; (8012c40 <asin+0x70>)
 8012c26:	f000 bd83 	b.w	8013730 <nan>
 8012c2a:	eeb0 0a48 	vmov.f32	s0, s16
 8012c2e:	eef0 0a68 	vmov.f32	s1, s17
 8012c32:	ecbd 8b02 	vpop	{d8}
 8012c36:	bd38      	pop	{r3, r4, r5, pc}
 8012c38:	200004d4 	.word	0x200004d4
 8012c3c:	3ff00000 	.word	0x3ff00000
 8012c40:	0801423f 	.word	0x0801423f

08012c44 <atan2>:
 8012c44:	f000 ba48 	b.w	80130d8 <__ieee754_atan2>

08012c48 <sqrt>:
 8012c48:	b538      	push	{r3, r4, r5, lr}
 8012c4a:	ed2d 8b02 	vpush	{d8}
 8012c4e:	ec55 4b10 	vmov	r4, r5, d0
 8012c52:	f000 fb0b 	bl	801326c <__ieee754_sqrt>
 8012c56:	4b15      	ldr	r3, [pc, #84]	; (8012cac <sqrt+0x64>)
 8012c58:	eeb0 8a40 	vmov.f32	s16, s0
 8012c5c:	eef0 8a60 	vmov.f32	s17, s1
 8012c60:	f993 3000 	ldrsb.w	r3, [r3]
 8012c64:	3301      	adds	r3, #1
 8012c66:	d019      	beq.n	8012c9c <sqrt+0x54>
 8012c68:	4622      	mov	r2, r4
 8012c6a:	462b      	mov	r3, r5
 8012c6c:	4620      	mov	r0, r4
 8012c6e:	4629      	mov	r1, r5
 8012c70:	f7ed ff5c 	bl	8000b2c <__aeabi_dcmpun>
 8012c74:	b990      	cbnz	r0, 8012c9c <sqrt+0x54>
 8012c76:	2200      	movs	r2, #0
 8012c78:	2300      	movs	r3, #0
 8012c7a:	4620      	mov	r0, r4
 8012c7c:	4629      	mov	r1, r5
 8012c7e:	f7ed ff2d 	bl	8000adc <__aeabi_dcmplt>
 8012c82:	b158      	cbz	r0, 8012c9c <sqrt+0x54>
 8012c84:	f7fd fabe 	bl	8010204 <__errno>
 8012c88:	2321      	movs	r3, #33	; 0x21
 8012c8a:	6003      	str	r3, [r0, #0]
 8012c8c:	2200      	movs	r2, #0
 8012c8e:	2300      	movs	r3, #0
 8012c90:	4610      	mov	r0, r2
 8012c92:	4619      	mov	r1, r3
 8012c94:	f7ed fdda 	bl	800084c <__aeabi_ddiv>
 8012c98:	ec41 0b18 	vmov	d8, r0, r1
 8012c9c:	eeb0 0a48 	vmov.f32	s0, s16
 8012ca0:	eef0 0a68 	vmov.f32	s1, s17
 8012ca4:	ecbd 8b02 	vpop	{d8}
 8012ca8:	bd38      	pop	{r3, r4, r5, pc}
 8012caa:	bf00      	nop
 8012cac:	200004d4 	.word	0x200004d4

08012cb0 <__ieee754_asin>:
 8012cb0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012cb4:	ed2d 8b04 	vpush	{d8-d9}
 8012cb8:	ec55 4b10 	vmov	r4, r5, d0
 8012cbc:	4bcc      	ldr	r3, [pc, #816]	; (8012ff0 <__ieee754_asin+0x340>)
 8012cbe:	b083      	sub	sp, #12
 8012cc0:	f025 4800 	bic.w	r8, r5, #2147483648	; 0x80000000
 8012cc4:	4598      	cmp	r8, r3
 8012cc6:	9501      	str	r5, [sp, #4]
 8012cc8:	dd35      	ble.n	8012d36 <__ieee754_asin+0x86>
 8012cca:	ee10 3a10 	vmov	r3, s0
 8012cce:	f108 4840 	add.w	r8, r8, #3221225472	; 0xc0000000
 8012cd2:	f508 1880 	add.w	r8, r8, #1048576	; 0x100000
 8012cd6:	ea58 0303 	orrs.w	r3, r8, r3
 8012cda:	d117      	bne.n	8012d0c <__ieee754_asin+0x5c>
 8012cdc:	a3aa      	add	r3, pc, #680	; (adr r3, 8012f88 <__ieee754_asin+0x2d8>)
 8012cde:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012ce2:	ee10 0a10 	vmov	r0, s0
 8012ce6:	4629      	mov	r1, r5
 8012ce8:	f7ed fc86 	bl	80005f8 <__aeabi_dmul>
 8012cec:	a3a8      	add	r3, pc, #672	; (adr r3, 8012f90 <__ieee754_asin+0x2e0>)
 8012cee:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012cf2:	4606      	mov	r6, r0
 8012cf4:	460f      	mov	r7, r1
 8012cf6:	4620      	mov	r0, r4
 8012cf8:	4629      	mov	r1, r5
 8012cfa:	f7ed fc7d 	bl	80005f8 <__aeabi_dmul>
 8012cfe:	4602      	mov	r2, r0
 8012d00:	460b      	mov	r3, r1
 8012d02:	4630      	mov	r0, r6
 8012d04:	4639      	mov	r1, r7
 8012d06:	f7ed fac1 	bl	800028c <__adddf3>
 8012d0a:	e00b      	b.n	8012d24 <__ieee754_asin+0x74>
 8012d0c:	ee10 2a10 	vmov	r2, s0
 8012d10:	462b      	mov	r3, r5
 8012d12:	ee10 0a10 	vmov	r0, s0
 8012d16:	4629      	mov	r1, r5
 8012d18:	f7ed fab6 	bl	8000288 <__aeabi_dsub>
 8012d1c:	4602      	mov	r2, r0
 8012d1e:	460b      	mov	r3, r1
 8012d20:	f7ed fd94 	bl	800084c <__aeabi_ddiv>
 8012d24:	4604      	mov	r4, r0
 8012d26:	460d      	mov	r5, r1
 8012d28:	ec45 4b10 	vmov	d0, r4, r5
 8012d2c:	b003      	add	sp, #12
 8012d2e:	ecbd 8b04 	vpop	{d8-d9}
 8012d32:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012d36:	4baf      	ldr	r3, [pc, #700]	; (8012ff4 <__ieee754_asin+0x344>)
 8012d38:	4598      	cmp	r8, r3
 8012d3a:	dc11      	bgt.n	8012d60 <__ieee754_asin+0xb0>
 8012d3c:	f1b8 5f79 	cmp.w	r8, #1044381696	; 0x3e400000
 8012d40:	f280 80ae 	bge.w	8012ea0 <__ieee754_asin+0x1f0>
 8012d44:	a394      	add	r3, pc, #592	; (adr r3, 8012f98 <__ieee754_asin+0x2e8>)
 8012d46:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012d4a:	ee10 0a10 	vmov	r0, s0
 8012d4e:	4629      	mov	r1, r5
 8012d50:	f7ed fa9c 	bl	800028c <__adddf3>
 8012d54:	4ba8      	ldr	r3, [pc, #672]	; (8012ff8 <__ieee754_asin+0x348>)
 8012d56:	2200      	movs	r2, #0
 8012d58:	f7ed fede 	bl	8000b18 <__aeabi_dcmpgt>
 8012d5c:	2800      	cmp	r0, #0
 8012d5e:	d1e3      	bne.n	8012d28 <__ieee754_asin+0x78>
 8012d60:	ec45 4b10 	vmov	d0, r4, r5
 8012d64:	f000 fcd8 	bl	8013718 <fabs>
 8012d68:	49a3      	ldr	r1, [pc, #652]	; (8012ff8 <__ieee754_asin+0x348>)
 8012d6a:	ec53 2b10 	vmov	r2, r3, d0
 8012d6e:	2000      	movs	r0, #0
 8012d70:	f7ed fa8a 	bl	8000288 <__aeabi_dsub>
 8012d74:	4ba1      	ldr	r3, [pc, #644]	; (8012ffc <__ieee754_asin+0x34c>)
 8012d76:	2200      	movs	r2, #0
 8012d78:	f7ed fc3e 	bl	80005f8 <__aeabi_dmul>
 8012d7c:	a388      	add	r3, pc, #544	; (adr r3, 8012fa0 <__ieee754_asin+0x2f0>)
 8012d7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012d82:	4604      	mov	r4, r0
 8012d84:	460d      	mov	r5, r1
 8012d86:	f7ed fc37 	bl	80005f8 <__aeabi_dmul>
 8012d8a:	a387      	add	r3, pc, #540	; (adr r3, 8012fa8 <__ieee754_asin+0x2f8>)
 8012d8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012d90:	f7ed fa7c 	bl	800028c <__adddf3>
 8012d94:	4622      	mov	r2, r4
 8012d96:	462b      	mov	r3, r5
 8012d98:	f7ed fc2e 	bl	80005f8 <__aeabi_dmul>
 8012d9c:	a384      	add	r3, pc, #528	; (adr r3, 8012fb0 <__ieee754_asin+0x300>)
 8012d9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012da2:	f7ed fa71 	bl	8000288 <__aeabi_dsub>
 8012da6:	4622      	mov	r2, r4
 8012da8:	462b      	mov	r3, r5
 8012daa:	f7ed fc25 	bl	80005f8 <__aeabi_dmul>
 8012dae:	a382      	add	r3, pc, #520	; (adr r3, 8012fb8 <__ieee754_asin+0x308>)
 8012db0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012db4:	f7ed fa6a 	bl	800028c <__adddf3>
 8012db8:	4622      	mov	r2, r4
 8012dba:	462b      	mov	r3, r5
 8012dbc:	f7ed fc1c 	bl	80005f8 <__aeabi_dmul>
 8012dc0:	a37f      	add	r3, pc, #508	; (adr r3, 8012fc0 <__ieee754_asin+0x310>)
 8012dc2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012dc6:	f7ed fa5f 	bl	8000288 <__aeabi_dsub>
 8012dca:	4622      	mov	r2, r4
 8012dcc:	462b      	mov	r3, r5
 8012dce:	f7ed fc13 	bl	80005f8 <__aeabi_dmul>
 8012dd2:	a37d      	add	r3, pc, #500	; (adr r3, 8012fc8 <__ieee754_asin+0x318>)
 8012dd4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012dd8:	f7ed fa58 	bl	800028c <__adddf3>
 8012ddc:	4622      	mov	r2, r4
 8012dde:	462b      	mov	r3, r5
 8012de0:	f7ed fc0a 	bl	80005f8 <__aeabi_dmul>
 8012de4:	a37a      	add	r3, pc, #488	; (adr r3, 8012fd0 <__ieee754_asin+0x320>)
 8012de6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012dea:	ec41 0b18 	vmov	d8, r0, r1
 8012dee:	4620      	mov	r0, r4
 8012df0:	4629      	mov	r1, r5
 8012df2:	f7ed fc01 	bl	80005f8 <__aeabi_dmul>
 8012df6:	a378      	add	r3, pc, #480	; (adr r3, 8012fd8 <__ieee754_asin+0x328>)
 8012df8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012dfc:	f7ed fa44 	bl	8000288 <__aeabi_dsub>
 8012e00:	4622      	mov	r2, r4
 8012e02:	462b      	mov	r3, r5
 8012e04:	f7ed fbf8 	bl	80005f8 <__aeabi_dmul>
 8012e08:	a375      	add	r3, pc, #468	; (adr r3, 8012fe0 <__ieee754_asin+0x330>)
 8012e0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012e0e:	f7ed fa3d 	bl	800028c <__adddf3>
 8012e12:	4622      	mov	r2, r4
 8012e14:	462b      	mov	r3, r5
 8012e16:	f7ed fbef 	bl	80005f8 <__aeabi_dmul>
 8012e1a:	a373      	add	r3, pc, #460	; (adr r3, 8012fe8 <__ieee754_asin+0x338>)
 8012e1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012e20:	f7ed fa32 	bl	8000288 <__aeabi_dsub>
 8012e24:	4622      	mov	r2, r4
 8012e26:	462b      	mov	r3, r5
 8012e28:	f7ed fbe6 	bl	80005f8 <__aeabi_dmul>
 8012e2c:	4b72      	ldr	r3, [pc, #456]	; (8012ff8 <__ieee754_asin+0x348>)
 8012e2e:	2200      	movs	r2, #0
 8012e30:	f7ed fa2c 	bl	800028c <__adddf3>
 8012e34:	ec45 4b10 	vmov	d0, r4, r5
 8012e38:	4606      	mov	r6, r0
 8012e3a:	460f      	mov	r7, r1
 8012e3c:	f000 fa16 	bl	801326c <__ieee754_sqrt>
 8012e40:	4b6f      	ldr	r3, [pc, #444]	; (8013000 <__ieee754_asin+0x350>)
 8012e42:	4598      	cmp	r8, r3
 8012e44:	ec5b ab10 	vmov	sl, fp, d0
 8012e48:	f340 80dc 	ble.w	8013004 <__ieee754_asin+0x354>
 8012e4c:	4632      	mov	r2, r6
 8012e4e:	463b      	mov	r3, r7
 8012e50:	ec51 0b18 	vmov	r0, r1, d8
 8012e54:	f7ed fcfa 	bl	800084c <__aeabi_ddiv>
 8012e58:	4652      	mov	r2, sl
 8012e5a:	465b      	mov	r3, fp
 8012e5c:	f7ed fbcc 	bl	80005f8 <__aeabi_dmul>
 8012e60:	4652      	mov	r2, sl
 8012e62:	465b      	mov	r3, fp
 8012e64:	f7ed fa12 	bl	800028c <__adddf3>
 8012e68:	4602      	mov	r2, r0
 8012e6a:	460b      	mov	r3, r1
 8012e6c:	f7ed fa0e 	bl	800028c <__adddf3>
 8012e70:	a347      	add	r3, pc, #284	; (adr r3, 8012f90 <__ieee754_asin+0x2e0>)
 8012e72:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012e76:	f7ed fa07 	bl	8000288 <__aeabi_dsub>
 8012e7a:	4602      	mov	r2, r0
 8012e7c:	460b      	mov	r3, r1
 8012e7e:	a142      	add	r1, pc, #264	; (adr r1, 8012f88 <__ieee754_asin+0x2d8>)
 8012e80:	e9d1 0100 	ldrd	r0, r1, [r1]
 8012e84:	f7ed fa00 	bl	8000288 <__aeabi_dsub>
 8012e88:	9b01      	ldr	r3, [sp, #4]
 8012e8a:	2b00      	cmp	r3, #0
 8012e8c:	bfdc      	itt	le
 8012e8e:	4602      	movle	r2, r0
 8012e90:	f101 4300 	addle.w	r3, r1, #2147483648	; 0x80000000
 8012e94:	4604      	mov	r4, r0
 8012e96:	460d      	mov	r5, r1
 8012e98:	bfdc      	itt	le
 8012e9a:	4614      	movle	r4, r2
 8012e9c:	461d      	movle	r5, r3
 8012e9e:	e743      	b.n	8012d28 <__ieee754_asin+0x78>
 8012ea0:	ee10 2a10 	vmov	r2, s0
 8012ea4:	ee10 0a10 	vmov	r0, s0
 8012ea8:	462b      	mov	r3, r5
 8012eaa:	4629      	mov	r1, r5
 8012eac:	f7ed fba4 	bl	80005f8 <__aeabi_dmul>
 8012eb0:	a33b      	add	r3, pc, #236	; (adr r3, 8012fa0 <__ieee754_asin+0x2f0>)
 8012eb2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012eb6:	4606      	mov	r6, r0
 8012eb8:	460f      	mov	r7, r1
 8012eba:	f7ed fb9d 	bl	80005f8 <__aeabi_dmul>
 8012ebe:	a33a      	add	r3, pc, #232	; (adr r3, 8012fa8 <__ieee754_asin+0x2f8>)
 8012ec0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012ec4:	f7ed f9e2 	bl	800028c <__adddf3>
 8012ec8:	4632      	mov	r2, r6
 8012eca:	463b      	mov	r3, r7
 8012ecc:	f7ed fb94 	bl	80005f8 <__aeabi_dmul>
 8012ed0:	a337      	add	r3, pc, #220	; (adr r3, 8012fb0 <__ieee754_asin+0x300>)
 8012ed2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012ed6:	f7ed f9d7 	bl	8000288 <__aeabi_dsub>
 8012eda:	4632      	mov	r2, r6
 8012edc:	463b      	mov	r3, r7
 8012ede:	f7ed fb8b 	bl	80005f8 <__aeabi_dmul>
 8012ee2:	a335      	add	r3, pc, #212	; (adr r3, 8012fb8 <__ieee754_asin+0x308>)
 8012ee4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012ee8:	f7ed f9d0 	bl	800028c <__adddf3>
 8012eec:	4632      	mov	r2, r6
 8012eee:	463b      	mov	r3, r7
 8012ef0:	f7ed fb82 	bl	80005f8 <__aeabi_dmul>
 8012ef4:	a332      	add	r3, pc, #200	; (adr r3, 8012fc0 <__ieee754_asin+0x310>)
 8012ef6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012efa:	f7ed f9c5 	bl	8000288 <__aeabi_dsub>
 8012efe:	4632      	mov	r2, r6
 8012f00:	463b      	mov	r3, r7
 8012f02:	f7ed fb79 	bl	80005f8 <__aeabi_dmul>
 8012f06:	a330      	add	r3, pc, #192	; (adr r3, 8012fc8 <__ieee754_asin+0x318>)
 8012f08:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012f0c:	f7ed f9be 	bl	800028c <__adddf3>
 8012f10:	4632      	mov	r2, r6
 8012f12:	463b      	mov	r3, r7
 8012f14:	f7ed fb70 	bl	80005f8 <__aeabi_dmul>
 8012f18:	a32d      	add	r3, pc, #180	; (adr r3, 8012fd0 <__ieee754_asin+0x320>)
 8012f1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012f1e:	4680      	mov	r8, r0
 8012f20:	4689      	mov	r9, r1
 8012f22:	4630      	mov	r0, r6
 8012f24:	4639      	mov	r1, r7
 8012f26:	f7ed fb67 	bl	80005f8 <__aeabi_dmul>
 8012f2a:	a32b      	add	r3, pc, #172	; (adr r3, 8012fd8 <__ieee754_asin+0x328>)
 8012f2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012f30:	f7ed f9aa 	bl	8000288 <__aeabi_dsub>
 8012f34:	4632      	mov	r2, r6
 8012f36:	463b      	mov	r3, r7
 8012f38:	f7ed fb5e 	bl	80005f8 <__aeabi_dmul>
 8012f3c:	a328      	add	r3, pc, #160	; (adr r3, 8012fe0 <__ieee754_asin+0x330>)
 8012f3e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012f42:	f7ed f9a3 	bl	800028c <__adddf3>
 8012f46:	4632      	mov	r2, r6
 8012f48:	463b      	mov	r3, r7
 8012f4a:	f7ed fb55 	bl	80005f8 <__aeabi_dmul>
 8012f4e:	a326      	add	r3, pc, #152	; (adr r3, 8012fe8 <__ieee754_asin+0x338>)
 8012f50:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012f54:	f7ed f998 	bl	8000288 <__aeabi_dsub>
 8012f58:	4632      	mov	r2, r6
 8012f5a:	463b      	mov	r3, r7
 8012f5c:	f7ed fb4c 	bl	80005f8 <__aeabi_dmul>
 8012f60:	4b25      	ldr	r3, [pc, #148]	; (8012ff8 <__ieee754_asin+0x348>)
 8012f62:	2200      	movs	r2, #0
 8012f64:	f7ed f992 	bl	800028c <__adddf3>
 8012f68:	4602      	mov	r2, r0
 8012f6a:	460b      	mov	r3, r1
 8012f6c:	4640      	mov	r0, r8
 8012f6e:	4649      	mov	r1, r9
 8012f70:	f7ed fc6c 	bl	800084c <__aeabi_ddiv>
 8012f74:	4622      	mov	r2, r4
 8012f76:	462b      	mov	r3, r5
 8012f78:	f7ed fb3e 	bl	80005f8 <__aeabi_dmul>
 8012f7c:	4602      	mov	r2, r0
 8012f7e:	460b      	mov	r3, r1
 8012f80:	4620      	mov	r0, r4
 8012f82:	4629      	mov	r1, r5
 8012f84:	e6bf      	b.n	8012d06 <__ieee754_asin+0x56>
 8012f86:	bf00      	nop
 8012f88:	54442d18 	.word	0x54442d18
 8012f8c:	3ff921fb 	.word	0x3ff921fb
 8012f90:	33145c07 	.word	0x33145c07
 8012f94:	3c91a626 	.word	0x3c91a626
 8012f98:	8800759c 	.word	0x8800759c
 8012f9c:	7e37e43c 	.word	0x7e37e43c
 8012fa0:	0dfdf709 	.word	0x0dfdf709
 8012fa4:	3f023de1 	.word	0x3f023de1
 8012fa8:	7501b288 	.word	0x7501b288
 8012fac:	3f49efe0 	.word	0x3f49efe0
 8012fb0:	b5688f3b 	.word	0xb5688f3b
 8012fb4:	3fa48228 	.word	0x3fa48228
 8012fb8:	0e884455 	.word	0x0e884455
 8012fbc:	3fc9c155 	.word	0x3fc9c155
 8012fc0:	03eb6f7d 	.word	0x03eb6f7d
 8012fc4:	3fd4d612 	.word	0x3fd4d612
 8012fc8:	55555555 	.word	0x55555555
 8012fcc:	3fc55555 	.word	0x3fc55555
 8012fd0:	b12e9282 	.word	0xb12e9282
 8012fd4:	3fb3b8c5 	.word	0x3fb3b8c5
 8012fd8:	1b8d0159 	.word	0x1b8d0159
 8012fdc:	3fe6066c 	.word	0x3fe6066c
 8012fe0:	9c598ac8 	.word	0x9c598ac8
 8012fe4:	40002ae5 	.word	0x40002ae5
 8012fe8:	1c8a2d4b 	.word	0x1c8a2d4b
 8012fec:	40033a27 	.word	0x40033a27
 8012ff0:	3fefffff 	.word	0x3fefffff
 8012ff4:	3fdfffff 	.word	0x3fdfffff
 8012ff8:	3ff00000 	.word	0x3ff00000
 8012ffc:	3fe00000 	.word	0x3fe00000
 8013000:	3fef3332 	.word	0x3fef3332
 8013004:	ee10 2a10 	vmov	r2, s0
 8013008:	ee10 0a10 	vmov	r0, s0
 801300c:	465b      	mov	r3, fp
 801300e:	4659      	mov	r1, fp
 8013010:	f7ed f93c 	bl	800028c <__adddf3>
 8013014:	4632      	mov	r2, r6
 8013016:	463b      	mov	r3, r7
 8013018:	ec41 0b19 	vmov	d9, r0, r1
 801301c:	ec51 0b18 	vmov	r0, r1, d8
 8013020:	f7ed fc14 	bl	800084c <__aeabi_ddiv>
 8013024:	4602      	mov	r2, r0
 8013026:	460b      	mov	r3, r1
 8013028:	ec51 0b19 	vmov	r0, r1, d9
 801302c:	f7ed fae4 	bl	80005f8 <__aeabi_dmul>
 8013030:	f04f 0800 	mov.w	r8, #0
 8013034:	4606      	mov	r6, r0
 8013036:	460f      	mov	r7, r1
 8013038:	4642      	mov	r2, r8
 801303a:	465b      	mov	r3, fp
 801303c:	4640      	mov	r0, r8
 801303e:	4659      	mov	r1, fp
 8013040:	f7ed fada 	bl	80005f8 <__aeabi_dmul>
 8013044:	4602      	mov	r2, r0
 8013046:	460b      	mov	r3, r1
 8013048:	4620      	mov	r0, r4
 801304a:	4629      	mov	r1, r5
 801304c:	f7ed f91c 	bl	8000288 <__aeabi_dsub>
 8013050:	4642      	mov	r2, r8
 8013052:	4604      	mov	r4, r0
 8013054:	460d      	mov	r5, r1
 8013056:	465b      	mov	r3, fp
 8013058:	4650      	mov	r0, sl
 801305a:	4659      	mov	r1, fp
 801305c:	f7ed f916 	bl	800028c <__adddf3>
 8013060:	4602      	mov	r2, r0
 8013062:	460b      	mov	r3, r1
 8013064:	4620      	mov	r0, r4
 8013066:	4629      	mov	r1, r5
 8013068:	f7ed fbf0 	bl	800084c <__aeabi_ddiv>
 801306c:	4602      	mov	r2, r0
 801306e:	460b      	mov	r3, r1
 8013070:	f7ed f90c 	bl	800028c <__adddf3>
 8013074:	4602      	mov	r2, r0
 8013076:	460b      	mov	r3, r1
 8013078:	a113      	add	r1, pc, #76	; (adr r1, 80130c8 <__ieee754_asin+0x418>)
 801307a:	e9d1 0100 	ldrd	r0, r1, [r1]
 801307e:	f7ed f903 	bl	8000288 <__aeabi_dsub>
 8013082:	4602      	mov	r2, r0
 8013084:	460b      	mov	r3, r1
 8013086:	4630      	mov	r0, r6
 8013088:	4639      	mov	r1, r7
 801308a:	f7ed f8fd 	bl	8000288 <__aeabi_dsub>
 801308e:	4642      	mov	r2, r8
 8013090:	4604      	mov	r4, r0
 8013092:	460d      	mov	r5, r1
 8013094:	465b      	mov	r3, fp
 8013096:	4640      	mov	r0, r8
 8013098:	4659      	mov	r1, fp
 801309a:	f7ed f8f7 	bl	800028c <__adddf3>
 801309e:	4602      	mov	r2, r0
 80130a0:	460b      	mov	r3, r1
 80130a2:	a10b      	add	r1, pc, #44	; (adr r1, 80130d0 <__ieee754_asin+0x420>)
 80130a4:	e9d1 0100 	ldrd	r0, r1, [r1]
 80130a8:	f7ed f8ee 	bl	8000288 <__aeabi_dsub>
 80130ac:	4602      	mov	r2, r0
 80130ae:	460b      	mov	r3, r1
 80130b0:	4620      	mov	r0, r4
 80130b2:	4629      	mov	r1, r5
 80130b4:	f7ed f8e8 	bl	8000288 <__aeabi_dsub>
 80130b8:	4602      	mov	r2, r0
 80130ba:	460b      	mov	r3, r1
 80130bc:	a104      	add	r1, pc, #16	; (adr r1, 80130d0 <__ieee754_asin+0x420>)
 80130be:	e9d1 0100 	ldrd	r0, r1, [r1]
 80130c2:	e6df      	b.n	8012e84 <__ieee754_asin+0x1d4>
 80130c4:	f3af 8000 	nop.w
 80130c8:	33145c07 	.word	0x33145c07
 80130cc:	3c91a626 	.word	0x3c91a626
 80130d0:	54442d18 	.word	0x54442d18
 80130d4:	3fe921fb 	.word	0x3fe921fb

080130d8 <__ieee754_atan2>:
 80130d8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80130dc:	ec57 6b11 	vmov	r6, r7, d1
 80130e0:	4273      	negs	r3, r6
 80130e2:	f8df e184 	ldr.w	lr, [pc, #388]	; 8013268 <__ieee754_atan2+0x190>
 80130e6:	f027 4200 	bic.w	r2, r7, #2147483648	; 0x80000000
 80130ea:	4333      	orrs	r3, r6
 80130ec:	ea42 73d3 	orr.w	r3, r2, r3, lsr #31
 80130f0:	4573      	cmp	r3, lr
 80130f2:	ec51 0b10 	vmov	r0, r1, d0
 80130f6:	ee11 8a10 	vmov	r8, s2
 80130fa:	d80a      	bhi.n	8013112 <__ieee754_atan2+0x3a>
 80130fc:	4244      	negs	r4, r0
 80130fe:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8013102:	4304      	orrs	r4, r0
 8013104:	ea43 74d4 	orr.w	r4, r3, r4, lsr #31
 8013108:	4574      	cmp	r4, lr
 801310a:	ee10 9a10 	vmov	r9, s0
 801310e:	468c      	mov	ip, r1
 8013110:	d907      	bls.n	8013122 <__ieee754_atan2+0x4a>
 8013112:	4632      	mov	r2, r6
 8013114:	463b      	mov	r3, r7
 8013116:	f7ed f8b9 	bl	800028c <__adddf3>
 801311a:	ec41 0b10 	vmov	d0, r0, r1
 801311e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8013122:	f107 4440 	add.w	r4, r7, #3221225472	; 0xc0000000
 8013126:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 801312a:	4334      	orrs	r4, r6
 801312c:	d103      	bne.n	8013136 <__ieee754_atan2+0x5e>
 801312e:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8013132:	f000 b951 	b.w	80133d8 <atan>
 8013136:	17bc      	asrs	r4, r7, #30
 8013138:	f004 0402 	and.w	r4, r4, #2
 801313c:	ea53 0909 	orrs.w	r9, r3, r9
 8013140:	ea44 74d1 	orr.w	r4, r4, r1, lsr #31
 8013144:	d107      	bne.n	8013156 <__ieee754_atan2+0x7e>
 8013146:	2c02      	cmp	r4, #2
 8013148:	d060      	beq.n	801320c <__ieee754_atan2+0x134>
 801314a:	2c03      	cmp	r4, #3
 801314c:	d1e5      	bne.n	801311a <__ieee754_atan2+0x42>
 801314e:	a142      	add	r1, pc, #264	; (adr r1, 8013258 <__ieee754_atan2+0x180>)
 8013150:	e9d1 0100 	ldrd	r0, r1, [r1]
 8013154:	e7e1      	b.n	801311a <__ieee754_atan2+0x42>
 8013156:	ea52 0808 	orrs.w	r8, r2, r8
 801315a:	d106      	bne.n	801316a <__ieee754_atan2+0x92>
 801315c:	f1bc 0f00 	cmp.w	ip, #0
 8013160:	da5f      	bge.n	8013222 <__ieee754_atan2+0x14a>
 8013162:	a13f      	add	r1, pc, #252	; (adr r1, 8013260 <__ieee754_atan2+0x188>)
 8013164:	e9d1 0100 	ldrd	r0, r1, [r1]
 8013168:	e7d7      	b.n	801311a <__ieee754_atan2+0x42>
 801316a:	4572      	cmp	r2, lr
 801316c:	d10f      	bne.n	801318e <__ieee754_atan2+0xb6>
 801316e:	4293      	cmp	r3, r2
 8013170:	f104 34ff 	add.w	r4, r4, #4294967295
 8013174:	d107      	bne.n	8013186 <__ieee754_atan2+0xae>
 8013176:	2c02      	cmp	r4, #2
 8013178:	d84c      	bhi.n	8013214 <__ieee754_atan2+0x13c>
 801317a:	4b35      	ldr	r3, [pc, #212]	; (8013250 <__ieee754_atan2+0x178>)
 801317c:	eb03 04c4 	add.w	r4, r3, r4, lsl #3
 8013180:	e9d4 0100 	ldrd	r0, r1, [r4]
 8013184:	e7c9      	b.n	801311a <__ieee754_atan2+0x42>
 8013186:	2c02      	cmp	r4, #2
 8013188:	d848      	bhi.n	801321c <__ieee754_atan2+0x144>
 801318a:	4b32      	ldr	r3, [pc, #200]	; (8013254 <__ieee754_atan2+0x17c>)
 801318c:	e7f6      	b.n	801317c <__ieee754_atan2+0xa4>
 801318e:	4573      	cmp	r3, lr
 8013190:	d0e4      	beq.n	801315c <__ieee754_atan2+0x84>
 8013192:	1a9b      	subs	r3, r3, r2
 8013194:	f1b3 7f74 	cmp.w	r3, #63963136	; 0x3d00000
 8013198:	ea4f 5223 	mov.w	r2, r3, asr #20
 801319c:	da1e      	bge.n	80131dc <__ieee754_atan2+0x104>
 801319e:	2f00      	cmp	r7, #0
 80131a0:	da01      	bge.n	80131a6 <__ieee754_atan2+0xce>
 80131a2:	323c      	adds	r2, #60	; 0x3c
 80131a4:	db1e      	blt.n	80131e4 <__ieee754_atan2+0x10c>
 80131a6:	4632      	mov	r2, r6
 80131a8:	463b      	mov	r3, r7
 80131aa:	f7ed fb4f 	bl	800084c <__aeabi_ddiv>
 80131ae:	ec41 0b10 	vmov	d0, r0, r1
 80131b2:	f000 fab1 	bl	8013718 <fabs>
 80131b6:	f000 f90f 	bl	80133d8 <atan>
 80131ba:	ec51 0b10 	vmov	r0, r1, d0
 80131be:	2c01      	cmp	r4, #1
 80131c0:	d013      	beq.n	80131ea <__ieee754_atan2+0x112>
 80131c2:	2c02      	cmp	r4, #2
 80131c4:	d015      	beq.n	80131f2 <__ieee754_atan2+0x11a>
 80131c6:	2c00      	cmp	r4, #0
 80131c8:	d0a7      	beq.n	801311a <__ieee754_atan2+0x42>
 80131ca:	a319      	add	r3, pc, #100	; (adr r3, 8013230 <__ieee754_atan2+0x158>)
 80131cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80131d0:	f7ed f85a 	bl	8000288 <__aeabi_dsub>
 80131d4:	a318      	add	r3, pc, #96	; (adr r3, 8013238 <__ieee754_atan2+0x160>)
 80131d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80131da:	e014      	b.n	8013206 <__ieee754_atan2+0x12e>
 80131dc:	a118      	add	r1, pc, #96	; (adr r1, 8013240 <__ieee754_atan2+0x168>)
 80131de:	e9d1 0100 	ldrd	r0, r1, [r1]
 80131e2:	e7ec      	b.n	80131be <__ieee754_atan2+0xe6>
 80131e4:	2000      	movs	r0, #0
 80131e6:	2100      	movs	r1, #0
 80131e8:	e7e9      	b.n	80131be <__ieee754_atan2+0xe6>
 80131ea:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80131ee:	4619      	mov	r1, r3
 80131f0:	e793      	b.n	801311a <__ieee754_atan2+0x42>
 80131f2:	a30f      	add	r3, pc, #60	; (adr r3, 8013230 <__ieee754_atan2+0x158>)
 80131f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80131f8:	f7ed f846 	bl	8000288 <__aeabi_dsub>
 80131fc:	4602      	mov	r2, r0
 80131fe:	460b      	mov	r3, r1
 8013200:	a10d      	add	r1, pc, #52	; (adr r1, 8013238 <__ieee754_atan2+0x160>)
 8013202:	e9d1 0100 	ldrd	r0, r1, [r1]
 8013206:	f7ed f83f 	bl	8000288 <__aeabi_dsub>
 801320a:	e786      	b.n	801311a <__ieee754_atan2+0x42>
 801320c:	a10a      	add	r1, pc, #40	; (adr r1, 8013238 <__ieee754_atan2+0x160>)
 801320e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8013212:	e782      	b.n	801311a <__ieee754_atan2+0x42>
 8013214:	a10c      	add	r1, pc, #48	; (adr r1, 8013248 <__ieee754_atan2+0x170>)
 8013216:	e9d1 0100 	ldrd	r0, r1, [r1]
 801321a:	e77e      	b.n	801311a <__ieee754_atan2+0x42>
 801321c:	2000      	movs	r0, #0
 801321e:	2100      	movs	r1, #0
 8013220:	e77b      	b.n	801311a <__ieee754_atan2+0x42>
 8013222:	a107      	add	r1, pc, #28	; (adr r1, 8013240 <__ieee754_atan2+0x168>)
 8013224:	e9d1 0100 	ldrd	r0, r1, [r1]
 8013228:	e777      	b.n	801311a <__ieee754_atan2+0x42>
 801322a:	bf00      	nop
 801322c:	f3af 8000 	nop.w
 8013230:	33145c07 	.word	0x33145c07
 8013234:	3ca1a626 	.word	0x3ca1a626
 8013238:	54442d18 	.word	0x54442d18
 801323c:	400921fb 	.word	0x400921fb
 8013240:	54442d18 	.word	0x54442d18
 8013244:	3ff921fb 	.word	0x3ff921fb
 8013248:	54442d18 	.word	0x54442d18
 801324c:	3fe921fb 	.word	0x3fe921fb
 8013250:	080145e8 	.word	0x080145e8
 8013254:	08014600 	.word	0x08014600
 8013258:	54442d18 	.word	0x54442d18
 801325c:	c00921fb 	.word	0xc00921fb
 8013260:	54442d18 	.word	0x54442d18
 8013264:	bff921fb 	.word	0xbff921fb
 8013268:	7ff00000 	.word	0x7ff00000

0801326c <__ieee754_sqrt>:
 801326c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013270:	ec55 4b10 	vmov	r4, r5, d0
 8013274:	4e56      	ldr	r6, [pc, #344]	; (80133d0 <__ieee754_sqrt+0x164>)
 8013276:	43ae      	bics	r6, r5
 8013278:	ee10 0a10 	vmov	r0, s0
 801327c:	ee10 3a10 	vmov	r3, s0
 8013280:	4629      	mov	r1, r5
 8013282:	462a      	mov	r2, r5
 8013284:	d110      	bne.n	80132a8 <__ieee754_sqrt+0x3c>
 8013286:	ee10 2a10 	vmov	r2, s0
 801328a:	462b      	mov	r3, r5
 801328c:	f7ed f9b4 	bl	80005f8 <__aeabi_dmul>
 8013290:	4602      	mov	r2, r0
 8013292:	460b      	mov	r3, r1
 8013294:	4620      	mov	r0, r4
 8013296:	4629      	mov	r1, r5
 8013298:	f7ec fff8 	bl	800028c <__adddf3>
 801329c:	4604      	mov	r4, r0
 801329e:	460d      	mov	r5, r1
 80132a0:	ec45 4b10 	vmov	d0, r4, r5
 80132a4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80132a8:	2d00      	cmp	r5, #0
 80132aa:	dc10      	bgt.n	80132ce <__ieee754_sqrt+0x62>
 80132ac:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 80132b0:	4330      	orrs	r0, r6
 80132b2:	d0f5      	beq.n	80132a0 <__ieee754_sqrt+0x34>
 80132b4:	b15d      	cbz	r5, 80132ce <__ieee754_sqrt+0x62>
 80132b6:	ee10 2a10 	vmov	r2, s0
 80132ba:	462b      	mov	r3, r5
 80132bc:	ee10 0a10 	vmov	r0, s0
 80132c0:	f7ec ffe2 	bl	8000288 <__aeabi_dsub>
 80132c4:	4602      	mov	r2, r0
 80132c6:	460b      	mov	r3, r1
 80132c8:	f7ed fac0 	bl	800084c <__aeabi_ddiv>
 80132cc:	e7e6      	b.n	801329c <__ieee754_sqrt+0x30>
 80132ce:	1509      	asrs	r1, r1, #20
 80132d0:	d076      	beq.n	80133c0 <__ieee754_sqrt+0x154>
 80132d2:	f3c2 0213 	ubfx	r2, r2, #0, #20
 80132d6:	07ce      	lsls	r6, r1, #31
 80132d8:	f442 1080 	orr.w	r0, r2, #1048576	; 0x100000
 80132dc:	bf5e      	ittt	pl
 80132de:	0fda      	lsrpl	r2, r3, #31
 80132e0:	005b      	lslpl	r3, r3, #1
 80132e2:	eb02 0040 	addpl.w	r0, r2, r0, lsl #1
 80132e6:	0fda      	lsrs	r2, r3, #31
 80132e8:	f2a1 35ff 	subw	r5, r1, #1023	; 0x3ff
 80132ec:	eb02 0240 	add.w	r2, r2, r0, lsl #1
 80132f0:	2000      	movs	r0, #0
 80132f2:	106d      	asrs	r5, r5, #1
 80132f4:	005b      	lsls	r3, r3, #1
 80132f6:	f04f 0e16 	mov.w	lr, #22
 80132fa:	4684      	mov	ip, r0
 80132fc:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8013300:	eb0c 0401 	add.w	r4, ip, r1
 8013304:	4294      	cmp	r4, r2
 8013306:	bfde      	ittt	le
 8013308:	1b12      	suble	r2, r2, r4
 801330a:	eb04 0c01 	addle.w	ip, r4, r1
 801330e:	1840      	addle	r0, r0, r1
 8013310:	0052      	lsls	r2, r2, #1
 8013312:	f1be 0e01 	subs.w	lr, lr, #1
 8013316:	eb02 72d3 	add.w	r2, r2, r3, lsr #31
 801331a:	ea4f 0151 	mov.w	r1, r1, lsr #1
 801331e:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8013322:	d1ed      	bne.n	8013300 <__ieee754_sqrt+0x94>
 8013324:	4671      	mov	r1, lr
 8013326:	2720      	movs	r7, #32
 8013328:	f04f 4400 	mov.w	r4, #2147483648	; 0x80000000
 801332c:	4562      	cmp	r2, ip
 801332e:	eb04 060e 	add.w	r6, r4, lr
 8013332:	dc02      	bgt.n	801333a <__ieee754_sqrt+0xce>
 8013334:	d113      	bne.n	801335e <__ieee754_sqrt+0xf2>
 8013336:	429e      	cmp	r6, r3
 8013338:	d811      	bhi.n	801335e <__ieee754_sqrt+0xf2>
 801333a:	2e00      	cmp	r6, #0
 801333c:	eb06 0e04 	add.w	lr, r6, r4
 8013340:	da43      	bge.n	80133ca <__ieee754_sqrt+0x15e>
 8013342:	f1be 0f00 	cmp.w	lr, #0
 8013346:	db40      	blt.n	80133ca <__ieee754_sqrt+0x15e>
 8013348:	f10c 0801 	add.w	r8, ip, #1
 801334c:	eba2 020c 	sub.w	r2, r2, ip
 8013350:	429e      	cmp	r6, r3
 8013352:	bf88      	it	hi
 8013354:	f102 32ff 	addhi.w	r2, r2, #4294967295
 8013358:	1b9b      	subs	r3, r3, r6
 801335a:	4421      	add	r1, r4
 801335c:	46c4      	mov	ip, r8
 801335e:	0052      	lsls	r2, r2, #1
 8013360:	3f01      	subs	r7, #1
 8013362:	eb02 72d3 	add.w	r2, r2, r3, lsr #31
 8013366:	ea4f 0454 	mov.w	r4, r4, lsr #1
 801336a:	ea4f 0343 	mov.w	r3, r3, lsl #1
 801336e:	d1dd      	bne.n	801332c <__ieee754_sqrt+0xc0>
 8013370:	4313      	orrs	r3, r2
 8013372:	d006      	beq.n	8013382 <__ieee754_sqrt+0x116>
 8013374:	1c4c      	adds	r4, r1, #1
 8013376:	bf13      	iteet	ne
 8013378:	3101      	addne	r1, #1
 801337a:	3001      	addeq	r0, #1
 801337c:	4639      	moveq	r1, r7
 801337e:	f021 0101 	bicne.w	r1, r1, #1
 8013382:	1043      	asrs	r3, r0, #1
 8013384:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 8013388:	0849      	lsrs	r1, r1, #1
 801338a:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 801338e:	07c2      	lsls	r2, r0, #31
 8013390:	bf48      	it	mi
 8013392:	f041 4100 	orrmi.w	r1, r1, #2147483648	; 0x80000000
 8013396:	eb03 5705 	add.w	r7, r3, r5, lsl #20
 801339a:	460c      	mov	r4, r1
 801339c:	463d      	mov	r5, r7
 801339e:	e77f      	b.n	80132a0 <__ieee754_sqrt+0x34>
 80133a0:	0ada      	lsrs	r2, r3, #11
 80133a2:	3815      	subs	r0, #21
 80133a4:	055b      	lsls	r3, r3, #21
 80133a6:	2a00      	cmp	r2, #0
 80133a8:	d0fa      	beq.n	80133a0 <__ieee754_sqrt+0x134>
 80133aa:	02d7      	lsls	r7, r2, #11
 80133ac:	d50a      	bpl.n	80133c4 <__ieee754_sqrt+0x158>
 80133ae:	f1c1 0420 	rsb	r4, r1, #32
 80133b2:	fa23 f404 	lsr.w	r4, r3, r4
 80133b6:	1e4d      	subs	r5, r1, #1
 80133b8:	408b      	lsls	r3, r1
 80133ba:	4322      	orrs	r2, r4
 80133bc:	1b41      	subs	r1, r0, r5
 80133be:	e788      	b.n	80132d2 <__ieee754_sqrt+0x66>
 80133c0:	4608      	mov	r0, r1
 80133c2:	e7f0      	b.n	80133a6 <__ieee754_sqrt+0x13a>
 80133c4:	0052      	lsls	r2, r2, #1
 80133c6:	3101      	adds	r1, #1
 80133c8:	e7ef      	b.n	80133aa <__ieee754_sqrt+0x13e>
 80133ca:	46e0      	mov	r8, ip
 80133cc:	e7be      	b.n	801334c <__ieee754_sqrt+0xe0>
 80133ce:	bf00      	nop
 80133d0:	7ff00000 	.word	0x7ff00000
 80133d4:	00000000 	.word	0x00000000

080133d8 <atan>:
 80133d8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80133dc:	ec55 4b10 	vmov	r4, r5, d0
 80133e0:	4bc3      	ldr	r3, [pc, #780]	; (80136f0 <atan+0x318>)
 80133e2:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 80133e6:	429e      	cmp	r6, r3
 80133e8:	46ab      	mov	fp, r5
 80133ea:	dd18      	ble.n	801341e <atan+0x46>
 80133ec:	4bc1      	ldr	r3, [pc, #772]	; (80136f4 <atan+0x31c>)
 80133ee:	429e      	cmp	r6, r3
 80133f0:	dc01      	bgt.n	80133f6 <atan+0x1e>
 80133f2:	d109      	bne.n	8013408 <atan+0x30>
 80133f4:	b144      	cbz	r4, 8013408 <atan+0x30>
 80133f6:	4622      	mov	r2, r4
 80133f8:	462b      	mov	r3, r5
 80133fa:	4620      	mov	r0, r4
 80133fc:	4629      	mov	r1, r5
 80133fe:	f7ec ff45 	bl	800028c <__adddf3>
 8013402:	4604      	mov	r4, r0
 8013404:	460d      	mov	r5, r1
 8013406:	e006      	b.n	8013416 <atan+0x3e>
 8013408:	f1bb 0f00 	cmp.w	fp, #0
 801340c:	f300 8131 	bgt.w	8013672 <atan+0x29a>
 8013410:	a59b      	add	r5, pc, #620	; (adr r5, 8013680 <atan+0x2a8>)
 8013412:	e9d5 4500 	ldrd	r4, r5, [r5]
 8013416:	ec45 4b10 	vmov	d0, r4, r5
 801341a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801341e:	4bb6      	ldr	r3, [pc, #728]	; (80136f8 <atan+0x320>)
 8013420:	429e      	cmp	r6, r3
 8013422:	dc14      	bgt.n	801344e <atan+0x76>
 8013424:	f1a3 73de 	sub.w	r3, r3, #29097984	; 0x1bc0000
 8013428:	429e      	cmp	r6, r3
 801342a:	dc0d      	bgt.n	8013448 <atan+0x70>
 801342c:	a396      	add	r3, pc, #600	; (adr r3, 8013688 <atan+0x2b0>)
 801342e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013432:	ee10 0a10 	vmov	r0, s0
 8013436:	4629      	mov	r1, r5
 8013438:	f7ec ff28 	bl	800028c <__adddf3>
 801343c:	4baf      	ldr	r3, [pc, #700]	; (80136fc <atan+0x324>)
 801343e:	2200      	movs	r2, #0
 8013440:	f7ed fb6a 	bl	8000b18 <__aeabi_dcmpgt>
 8013444:	2800      	cmp	r0, #0
 8013446:	d1e6      	bne.n	8013416 <atan+0x3e>
 8013448:	f04f 3aff 	mov.w	sl, #4294967295
 801344c:	e02b      	b.n	80134a6 <atan+0xce>
 801344e:	f000 f963 	bl	8013718 <fabs>
 8013452:	4bab      	ldr	r3, [pc, #684]	; (8013700 <atan+0x328>)
 8013454:	429e      	cmp	r6, r3
 8013456:	ec55 4b10 	vmov	r4, r5, d0
 801345a:	f300 80bf 	bgt.w	80135dc <atan+0x204>
 801345e:	f5a3 2350 	sub.w	r3, r3, #851968	; 0xd0000
 8013462:	429e      	cmp	r6, r3
 8013464:	f300 80a0 	bgt.w	80135a8 <atan+0x1d0>
 8013468:	ee10 2a10 	vmov	r2, s0
 801346c:	ee10 0a10 	vmov	r0, s0
 8013470:	462b      	mov	r3, r5
 8013472:	4629      	mov	r1, r5
 8013474:	f7ec ff0a 	bl	800028c <__adddf3>
 8013478:	4ba0      	ldr	r3, [pc, #640]	; (80136fc <atan+0x324>)
 801347a:	2200      	movs	r2, #0
 801347c:	f7ec ff04 	bl	8000288 <__aeabi_dsub>
 8013480:	2200      	movs	r2, #0
 8013482:	4606      	mov	r6, r0
 8013484:	460f      	mov	r7, r1
 8013486:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 801348a:	4620      	mov	r0, r4
 801348c:	4629      	mov	r1, r5
 801348e:	f7ec fefd 	bl	800028c <__adddf3>
 8013492:	4602      	mov	r2, r0
 8013494:	460b      	mov	r3, r1
 8013496:	4630      	mov	r0, r6
 8013498:	4639      	mov	r1, r7
 801349a:	f7ed f9d7 	bl	800084c <__aeabi_ddiv>
 801349e:	f04f 0a00 	mov.w	sl, #0
 80134a2:	4604      	mov	r4, r0
 80134a4:	460d      	mov	r5, r1
 80134a6:	4622      	mov	r2, r4
 80134a8:	462b      	mov	r3, r5
 80134aa:	4620      	mov	r0, r4
 80134ac:	4629      	mov	r1, r5
 80134ae:	f7ed f8a3 	bl	80005f8 <__aeabi_dmul>
 80134b2:	4602      	mov	r2, r0
 80134b4:	460b      	mov	r3, r1
 80134b6:	4680      	mov	r8, r0
 80134b8:	4689      	mov	r9, r1
 80134ba:	f7ed f89d 	bl	80005f8 <__aeabi_dmul>
 80134be:	a374      	add	r3, pc, #464	; (adr r3, 8013690 <atan+0x2b8>)
 80134c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80134c4:	4606      	mov	r6, r0
 80134c6:	460f      	mov	r7, r1
 80134c8:	f7ed f896 	bl	80005f8 <__aeabi_dmul>
 80134cc:	a372      	add	r3, pc, #456	; (adr r3, 8013698 <atan+0x2c0>)
 80134ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80134d2:	f7ec fedb 	bl	800028c <__adddf3>
 80134d6:	4632      	mov	r2, r6
 80134d8:	463b      	mov	r3, r7
 80134da:	f7ed f88d 	bl	80005f8 <__aeabi_dmul>
 80134de:	a370      	add	r3, pc, #448	; (adr r3, 80136a0 <atan+0x2c8>)
 80134e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80134e4:	f7ec fed2 	bl	800028c <__adddf3>
 80134e8:	4632      	mov	r2, r6
 80134ea:	463b      	mov	r3, r7
 80134ec:	f7ed f884 	bl	80005f8 <__aeabi_dmul>
 80134f0:	a36d      	add	r3, pc, #436	; (adr r3, 80136a8 <atan+0x2d0>)
 80134f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80134f6:	f7ec fec9 	bl	800028c <__adddf3>
 80134fa:	4632      	mov	r2, r6
 80134fc:	463b      	mov	r3, r7
 80134fe:	f7ed f87b 	bl	80005f8 <__aeabi_dmul>
 8013502:	a36b      	add	r3, pc, #428	; (adr r3, 80136b0 <atan+0x2d8>)
 8013504:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013508:	f7ec fec0 	bl	800028c <__adddf3>
 801350c:	4632      	mov	r2, r6
 801350e:	463b      	mov	r3, r7
 8013510:	f7ed f872 	bl	80005f8 <__aeabi_dmul>
 8013514:	a368      	add	r3, pc, #416	; (adr r3, 80136b8 <atan+0x2e0>)
 8013516:	e9d3 2300 	ldrd	r2, r3, [r3]
 801351a:	f7ec feb7 	bl	800028c <__adddf3>
 801351e:	4642      	mov	r2, r8
 8013520:	464b      	mov	r3, r9
 8013522:	f7ed f869 	bl	80005f8 <__aeabi_dmul>
 8013526:	a366      	add	r3, pc, #408	; (adr r3, 80136c0 <atan+0x2e8>)
 8013528:	e9d3 2300 	ldrd	r2, r3, [r3]
 801352c:	4680      	mov	r8, r0
 801352e:	4689      	mov	r9, r1
 8013530:	4630      	mov	r0, r6
 8013532:	4639      	mov	r1, r7
 8013534:	f7ed f860 	bl	80005f8 <__aeabi_dmul>
 8013538:	a363      	add	r3, pc, #396	; (adr r3, 80136c8 <atan+0x2f0>)
 801353a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801353e:	f7ec fea3 	bl	8000288 <__aeabi_dsub>
 8013542:	4632      	mov	r2, r6
 8013544:	463b      	mov	r3, r7
 8013546:	f7ed f857 	bl	80005f8 <__aeabi_dmul>
 801354a:	a361      	add	r3, pc, #388	; (adr r3, 80136d0 <atan+0x2f8>)
 801354c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013550:	f7ec fe9a 	bl	8000288 <__aeabi_dsub>
 8013554:	4632      	mov	r2, r6
 8013556:	463b      	mov	r3, r7
 8013558:	f7ed f84e 	bl	80005f8 <__aeabi_dmul>
 801355c:	a35e      	add	r3, pc, #376	; (adr r3, 80136d8 <atan+0x300>)
 801355e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013562:	f7ec fe91 	bl	8000288 <__aeabi_dsub>
 8013566:	4632      	mov	r2, r6
 8013568:	463b      	mov	r3, r7
 801356a:	f7ed f845 	bl	80005f8 <__aeabi_dmul>
 801356e:	a35c      	add	r3, pc, #368	; (adr r3, 80136e0 <atan+0x308>)
 8013570:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013574:	f7ec fe88 	bl	8000288 <__aeabi_dsub>
 8013578:	4632      	mov	r2, r6
 801357a:	463b      	mov	r3, r7
 801357c:	f7ed f83c 	bl	80005f8 <__aeabi_dmul>
 8013580:	4602      	mov	r2, r0
 8013582:	460b      	mov	r3, r1
 8013584:	4640      	mov	r0, r8
 8013586:	4649      	mov	r1, r9
 8013588:	f7ec fe80 	bl	800028c <__adddf3>
 801358c:	4622      	mov	r2, r4
 801358e:	462b      	mov	r3, r5
 8013590:	f7ed f832 	bl	80005f8 <__aeabi_dmul>
 8013594:	f1ba 3fff 	cmp.w	sl, #4294967295
 8013598:	4602      	mov	r2, r0
 801359a:	460b      	mov	r3, r1
 801359c:	d14b      	bne.n	8013636 <atan+0x25e>
 801359e:	4620      	mov	r0, r4
 80135a0:	4629      	mov	r1, r5
 80135a2:	f7ec fe71 	bl	8000288 <__aeabi_dsub>
 80135a6:	e72c      	b.n	8013402 <atan+0x2a>
 80135a8:	ee10 0a10 	vmov	r0, s0
 80135ac:	4b53      	ldr	r3, [pc, #332]	; (80136fc <atan+0x324>)
 80135ae:	2200      	movs	r2, #0
 80135b0:	4629      	mov	r1, r5
 80135b2:	f7ec fe69 	bl	8000288 <__aeabi_dsub>
 80135b6:	4b51      	ldr	r3, [pc, #324]	; (80136fc <atan+0x324>)
 80135b8:	4606      	mov	r6, r0
 80135ba:	460f      	mov	r7, r1
 80135bc:	2200      	movs	r2, #0
 80135be:	4620      	mov	r0, r4
 80135c0:	4629      	mov	r1, r5
 80135c2:	f7ec fe63 	bl	800028c <__adddf3>
 80135c6:	4602      	mov	r2, r0
 80135c8:	460b      	mov	r3, r1
 80135ca:	4630      	mov	r0, r6
 80135cc:	4639      	mov	r1, r7
 80135ce:	f7ed f93d 	bl	800084c <__aeabi_ddiv>
 80135d2:	f04f 0a01 	mov.w	sl, #1
 80135d6:	4604      	mov	r4, r0
 80135d8:	460d      	mov	r5, r1
 80135da:	e764      	b.n	80134a6 <atan+0xce>
 80135dc:	4b49      	ldr	r3, [pc, #292]	; (8013704 <atan+0x32c>)
 80135de:	429e      	cmp	r6, r3
 80135e0:	da1d      	bge.n	801361e <atan+0x246>
 80135e2:	ee10 0a10 	vmov	r0, s0
 80135e6:	4b48      	ldr	r3, [pc, #288]	; (8013708 <atan+0x330>)
 80135e8:	2200      	movs	r2, #0
 80135ea:	4629      	mov	r1, r5
 80135ec:	f7ec fe4c 	bl	8000288 <__aeabi_dsub>
 80135f0:	4b45      	ldr	r3, [pc, #276]	; (8013708 <atan+0x330>)
 80135f2:	4606      	mov	r6, r0
 80135f4:	460f      	mov	r7, r1
 80135f6:	2200      	movs	r2, #0
 80135f8:	4620      	mov	r0, r4
 80135fa:	4629      	mov	r1, r5
 80135fc:	f7ec fffc 	bl	80005f8 <__aeabi_dmul>
 8013600:	4b3e      	ldr	r3, [pc, #248]	; (80136fc <atan+0x324>)
 8013602:	2200      	movs	r2, #0
 8013604:	f7ec fe42 	bl	800028c <__adddf3>
 8013608:	4602      	mov	r2, r0
 801360a:	460b      	mov	r3, r1
 801360c:	4630      	mov	r0, r6
 801360e:	4639      	mov	r1, r7
 8013610:	f7ed f91c 	bl	800084c <__aeabi_ddiv>
 8013614:	f04f 0a02 	mov.w	sl, #2
 8013618:	4604      	mov	r4, r0
 801361a:	460d      	mov	r5, r1
 801361c:	e743      	b.n	80134a6 <atan+0xce>
 801361e:	462b      	mov	r3, r5
 8013620:	ee10 2a10 	vmov	r2, s0
 8013624:	4939      	ldr	r1, [pc, #228]	; (801370c <atan+0x334>)
 8013626:	2000      	movs	r0, #0
 8013628:	f7ed f910 	bl	800084c <__aeabi_ddiv>
 801362c:	f04f 0a03 	mov.w	sl, #3
 8013630:	4604      	mov	r4, r0
 8013632:	460d      	mov	r5, r1
 8013634:	e737      	b.n	80134a6 <atan+0xce>
 8013636:	4b36      	ldr	r3, [pc, #216]	; (8013710 <atan+0x338>)
 8013638:	4e36      	ldr	r6, [pc, #216]	; (8013714 <atan+0x33c>)
 801363a:	eb06 06ca 	add.w	r6, r6, sl, lsl #3
 801363e:	eb03 0aca 	add.w	sl, r3, sl, lsl #3
 8013642:	e9da 2300 	ldrd	r2, r3, [sl]
 8013646:	f7ec fe1f 	bl	8000288 <__aeabi_dsub>
 801364a:	4622      	mov	r2, r4
 801364c:	462b      	mov	r3, r5
 801364e:	f7ec fe1b 	bl	8000288 <__aeabi_dsub>
 8013652:	4602      	mov	r2, r0
 8013654:	460b      	mov	r3, r1
 8013656:	e9d6 0100 	ldrd	r0, r1, [r6]
 801365a:	f7ec fe15 	bl	8000288 <__aeabi_dsub>
 801365e:	f1bb 0f00 	cmp.w	fp, #0
 8013662:	4604      	mov	r4, r0
 8013664:	460d      	mov	r5, r1
 8013666:	f6bf aed6 	bge.w	8013416 <atan+0x3e>
 801366a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 801366e:	461d      	mov	r5, r3
 8013670:	e6d1      	b.n	8013416 <atan+0x3e>
 8013672:	a51d      	add	r5, pc, #116	; (adr r5, 80136e8 <atan+0x310>)
 8013674:	e9d5 4500 	ldrd	r4, r5, [r5]
 8013678:	e6cd      	b.n	8013416 <atan+0x3e>
 801367a:	bf00      	nop
 801367c:	f3af 8000 	nop.w
 8013680:	54442d18 	.word	0x54442d18
 8013684:	bff921fb 	.word	0xbff921fb
 8013688:	8800759c 	.word	0x8800759c
 801368c:	7e37e43c 	.word	0x7e37e43c
 8013690:	e322da11 	.word	0xe322da11
 8013694:	3f90ad3a 	.word	0x3f90ad3a
 8013698:	24760deb 	.word	0x24760deb
 801369c:	3fa97b4b 	.word	0x3fa97b4b
 80136a0:	a0d03d51 	.word	0xa0d03d51
 80136a4:	3fb10d66 	.word	0x3fb10d66
 80136a8:	c54c206e 	.word	0xc54c206e
 80136ac:	3fb745cd 	.word	0x3fb745cd
 80136b0:	920083ff 	.word	0x920083ff
 80136b4:	3fc24924 	.word	0x3fc24924
 80136b8:	5555550d 	.word	0x5555550d
 80136bc:	3fd55555 	.word	0x3fd55555
 80136c0:	2c6a6c2f 	.word	0x2c6a6c2f
 80136c4:	bfa2b444 	.word	0xbfa2b444
 80136c8:	52defd9a 	.word	0x52defd9a
 80136cc:	3fadde2d 	.word	0x3fadde2d
 80136d0:	af749a6d 	.word	0xaf749a6d
 80136d4:	3fb3b0f2 	.word	0x3fb3b0f2
 80136d8:	fe231671 	.word	0xfe231671
 80136dc:	3fbc71c6 	.word	0x3fbc71c6
 80136e0:	9998ebc4 	.word	0x9998ebc4
 80136e4:	3fc99999 	.word	0x3fc99999
 80136e8:	54442d18 	.word	0x54442d18
 80136ec:	3ff921fb 	.word	0x3ff921fb
 80136f0:	440fffff 	.word	0x440fffff
 80136f4:	7ff00000 	.word	0x7ff00000
 80136f8:	3fdbffff 	.word	0x3fdbffff
 80136fc:	3ff00000 	.word	0x3ff00000
 8013700:	3ff2ffff 	.word	0x3ff2ffff
 8013704:	40038000 	.word	0x40038000
 8013708:	3ff80000 	.word	0x3ff80000
 801370c:	bff00000 	.word	0xbff00000
 8013710:	08014638 	.word	0x08014638
 8013714:	08014618 	.word	0x08014618

08013718 <fabs>:
 8013718:	ec51 0b10 	vmov	r0, r1, d0
 801371c:	ee10 2a10 	vmov	r2, s0
 8013720:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8013724:	ec43 2b10 	vmov	d0, r2, r3
 8013728:	4770      	bx	lr
 801372a:	0000      	movs	r0, r0
 801372c:	0000      	movs	r0, r0
	...

08013730 <nan>:
 8013730:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8013738 <nan+0x8>
 8013734:	4770      	bx	lr
 8013736:	bf00      	nop
 8013738:	00000000 	.word	0x00000000
 801373c:	7ff80000 	.word	0x7ff80000

08013740 <_init>:
 8013740:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013742:	bf00      	nop
 8013744:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8013746:	bc08      	pop	{r3}
 8013748:	469e      	mov	lr, r3
 801374a:	4770      	bx	lr

0801374c <_fini>:
 801374c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801374e:	bf00      	nop
 8013750:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8013752:	bc08      	pop	{r3}
 8013754:	469e      	mov	lr, r3
 8013756:	4770      	bx	lr
