

================================================================
== Vivado HLS Report for 'set_bias_conv1x1_1'
================================================================
* Date:           Tue Jun 16 15:34:09 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        final
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 5.526 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     4122|     4122| 41.220 us | 41.220 us |  4122|  4122|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |       82|       82|         1|          1|          1|    82|    yes   |
        |- Loop 2  |       82|       82|         1|          1|          1|    82|    yes   |
        |- Loop 3  |       82|       82|         1|          1|          1|    82|    yes   |
        |- Loop 4  |       82|       82|         1|          1|          1|    82|    yes   |
        |- Loop 5  |       50|       50|         1|          1|          1|    50|    yes   |
        |- Loop 6  |       50|       50|         1|          1|          1|    50|    yes   |
        |- Loop 7  |       50|       50|         1|          1|          1|    50|    yes   |
        |- Loop 8  |       50|       50|         1|          1|          1|    50|    yes   |
        |- Loop 9  |     3840|     3840|         1|          1|          1|  3840|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      1|       -|      -|    -|
|Expression       |        -|      -|       0|    519|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|     104|     40|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|   1576|    -|
|Register         |        -|      -|     162|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      1|     266|   2135|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      432|    360|  141120|  70560|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|   ~0  |   ~0   |      3|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------+----------------------+---------+-------+----+----+-----+
    |          Instance         |        Module        | BRAM_18K| DSP48E| FF | LUT| URAM|
    +---------------------------+----------------------+---------+-------+----+----+-----+
    |Thinker_urem_3ns_hbi_U825  |Thinker_urem_3ns_hbi  |        0|      0|  46|  17|    0|
    |Thinker_urem_4ns_g8j_U824  |Thinker_urem_4ns_g8j  |        0|      0|  58|  23|    0|
    +---------------------------+----------------------+---------+-------+----+----+-----+
    |Total                      |                      |        0|      0| 104|  40|    0|
    +---------------------------+----------------------+---------+-------+----+----+-----+

    * DSP48E: 
    +---------------------------+----------------------+--------------+
    |          Instance         |        Module        |  Expression  |
    +---------------------------+----------------------+--------------+
    |Thinker_mac_muladibs_U826  |Thinker_mac_muladibs  | i0 * i1 + i2 |
    +---------------------------+----------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |add_ln159_fu_2317_p2       |     +    |      0|  0|   9|           2|           2|
    |add_ln203_1_fu_2433_p2     |     +    |      0|  0|  20|          13|          12|
    |add_ln203_2_fu_2647_p2     |     +    |      0|  0|  20|          13|           7|
    |add_ln203_3_fu_2603_p2     |     +    |      0|  0|  20|          13|           7|
    |add_ln203_5_fu_2579_p2     |     +    |      0|  0|  20|          13|           7|
    |add_ln203_6_fu_2537_p2     |     +    |      0|  0|  20|          13|           7|
    |add_ln203_7_fu_2641_p2     |     +    |      0|  0|  20|          13|           7|
    |add_ln203_8_fu_2597_p2     |     +    |      0|  0|  20|          13|           7|
    |add_ln203_fu_2479_p2       |     +    |      0|  0|  20|          13|          12|
    |add_ln245_fu_2679_p2       |     +    |      0|  0|  19|          12|           1|
    |h_1_fu_2531_p2             |     +    |      0|  0|  15|           6|           1|
    |h_2_fu_2635_p2             |     +    |      0|  0|  15|           6|           1|
    |h_3_fu_2591_p2             |     +    |      0|  0|  15|           6|           1|
    |h_5_fu_2685_p2             |     +    |      0|  0|  15|           6|           1|
    |h_fu_2573_p2               |     +    |      0|  0|  15|           6|           1|
    |w_1_fu_2355_p2             |     +    |      0|  0|  15|           7|           1|
    |w_2_fu_2469_p2             |     +    |      0|  0|  15|           7|           1|
    |w_3_fu_2423_p2             |     +    |      0|  0|  15|           7|           1|
    |w_4_fu_2740_p2             |     +    |      0|  0|  15|           7|           1|
    |w_fu_2391_p2               |     +    |      0|  0|  15|           7|           1|
    |and_ln164_fu_2343_p2       |    and   |      0|  0|   2|           1|           1|
    |and_ln183_fu_2381_p2       |    and   |      0|  0|   2|           1|           1|
    |and_ln205_fu_2459_p2       |    and   |      0|  0|   2|           1|           1|
    |and_ln223_fu_2543_p2       |    and   |      0|  0|   2|           1|           1|
    |xdyd_fu_2777_p2            |    and   |      0|  0|   2|           1|           1|
    |xdyu_fu_2768_p2            |    and   |      0|  0|   2|           1|           1|
    |xuyd_fu_2759_p2            |    and   |      0|  0|   2|           1|           1|
    |xuyu_fu_2750_p2            |    and   |      0|  0|   2|           1|           1|
    |icmp_ln165_fu_2385_p2      |   icmp   |      0|  0|  11|           7|           7|
    |icmp_ln174_fu_2349_p2      |   icmp   |      0|  0|  11|           7|           7|
    |icmp_ln184_fu_2463_p2      |   icmp   |      0|  0|  11|           7|           7|
    |icmp_ln193_fu_2417_p2      |   icmp   |      0|  0|  11|           7|           7|
    |icmp_ln206_fu_2567_p2      |   icmp   |      0|  0|  11|           6|           5|
    |icmp_ln215_fu_2525_p2      |   icmp   |      0|  0|  11|           6|           5|
    |icmp_ln224_fu_2629_p2      |   icmp   |      0|  0|  11|           6|           5|
    |icmp_ln233_fu_2585_p2      |   icmp   |      0|  0|  11|           6|           5|
    |icmp_ln245_fu_2673_p2      |   icmp   |      0|  0|  13|          12|          10|
    |icmp_ln246_fu_2691_p2      |   icmp   |      0|  0|  11|           7|           7|
    |x_down_fu_2322_p2          |   icmp   |      0|  0|   8|           2|           2|
    |x_up_fu_2311_p2            |   icmp   |      0|  0|   8|           2|           1|
    |y_down_fu_2337_p2          |   icmp   |      0|  0|   8|           2|           2|
    |y_up_fu_2331_p2            |   icmp   |      0|  0|   8|           2|           1|
    |or_ln254_fu_2746_p2        |    or    |      0|  0|   2|           1|           1|
    |or_ln255_fu_2755_p2        |    or    |      0|  0|   2|           1|           1|
    |or_ln256_fu_2764_p2        |    or    |      0|  0|   2|           1|           1|
    |or_ln257_fu_2773_p2        |    or    |      0|  0|   2|           1|           1|
    |select_ln250_1_fu_2705_p3  |  select  |      0|  0|   6|           1|           6|
    |select_ln250_fu_2697_p3    |  select  |      0|  0|   7|           1|           1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |Total                      |          |      0|  0| 519|         276|         169|
    +---------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+-----+-----------+-----+-----------+
    |           Name          | LUT | Input Size| Bits| Total Bits|
    +-------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                |  113|         24|    1|         24|
    |buf_0_V_address0         |   53|         12|   13|        156|
    |buf_0_V_address1         |   15|          3|   13|         39|
    |buf_0_V_d0               |   15|          3|   13|         39|
    |buf_10_V_address0        |   53|         12|   13|        156|
    |buf_10_V_address1        |   15|          3|   13|         39|
    |buf_10_V_d0              |   15|          3|   13|         39|
    |buf_11_V_address0        |   53|         12|   13|        156|
    |buf_11_V_address1        |   15|          3|   13|         39|
    |buf_11_V_d0              |   15|          3|   13|         39|
    |buf_12_V_address0        |   53|         12|   13|        156|
    |buf_12_V_address1        |   15|          3|   13|         39|
    |buf_12_V_d0              |   15|          3|   13|         39|
    |buf_13_V_address0        |   53|         12|   13|        156|
    |buf_13_V_address1        |   15|          3|   13|         39|
    |buf_13_V_d0              |   15|          3|   13|         39|
    |buf_14_V_address0        |   53|         12|   13|        156|
    |buf_14_V_address1        |   15|          3|   13|         39|
    |buf_14_V_d0              |   15|          3|   13|         39|
    |buf_15_V_address0        |   53|         12|   13|        156|
    |buf_15_V_address1        |   15|          3|   13|         39|
    |buf_15_V_d0              |   15|          3|   13|         39|
    |buf_1_V_address0         |   53|         12|   13|        156|
    |buf_1_V_address1         |   15|          3|   13|         39|
    |buf_1_V_d0               |   15|          3|   13|         39|
    |buf_2_V_address0         |   53|         12|   13|        156|
    |buf_2_V_address1         |   15|          3|   13|         39|
    |buf_2_V_d0               |   15|          3|   13|         39|
    |buf_3_V_address0         |   53|         12|   13|        156|
    |buf_3_V_address1         |   15|          3|   13|         39|
    |buf_3_V_d0               |   15|          3|   13|         39|
    |buf_4_V_address0         |   53|         12|   13|        156|
    |buf_4_V_address1         |   15|          3|   13|         39|
    |buf_4_V_d0               |   15|          3|   13|         39|
    |buf_5_V_address0         |   53|         12|   13|        156|
    |buf_5_V_address1         |   15|          3|   13|         39|
    |buf_5_V_d0               |   15|          3|   13|         39|
    |buf_6_V_address0         |   53|         12|   13|        156|
    |buf_6_V_address1         |   15|          3|   13|         39|
    |buf_6_V_d0               |   15|          3|   13|         39|
    |buf_7_V_address0         |   53|         12|   13|        156|
    |buf_7_V_address1         |   15|          3|   13|         39|
    |buf_7_V_d0               |   15|          3|   13|         39|
    |buf_8_V_address0         |   53|         12|   13|        156|
    |buf_8_V_address1         |   15|          3|   13|         39|
    |buf_8_V_d0               |   15|          3|   13|         39|
    |buf_9_V_address0         |   53|         12|   13|        156|
    |buf_9_V_address1         |   15|          3|   13|         39|
    |buf_9_V_d0               |   15|          3|   13|         39|
    |h10_0_reg_2228           |    9|          2|    6|         12|
    |h12_0_reg_2206           |    9|          2|    6|         12|
    |h14_0_reg_2261           |    9|          2|    6|         12|
    |h8_0_reg_2162            |    9|          2|    6|         12|
    |h_0_reg_2184             |    9|          2|    6|         12|
    |indvar_flatten_reg_2250  |    9|          2|   12|         24|
    |phi_mul1253_reg_2173     |    9|          2|   13|         26|
    |phi_mul1255_reg_2239     |    9|          2|   13|         26|
    |phi_mul1257_reg_2217     |    9|          2|   13|         26|
    |phi_mul_reg_2195         |    9|          2|   13|         26|
    |w15_0_reg_2272           |    9|          2|    7|         14|
    |w1_0_reg_2118            |    9|          2|    7|         14|
    |w3_0_reg_2151            |    9|          2|    7|         14|
    |w5_0_reg_2140            |    9|          2|    7|         14|
    |w_0_reg_2129             |    9|          2|    7|         14|
    +-------------------------+-----+-----------+-----+-----------+
    |Total                    | 1576|        342|  754|       4026|
    +-------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |  23|   0|   23|          0|
    |h10_0_reg_2228           |   6|   0|    6|          0|
    |h12_0_reg_2206           |   6|   0|    6|          0|
    |h14_0_reg_2261           |   6|   0|    6|          0|
    |h8_0_reg_2162            |   6|   0|    6|          0|
    |h_0_reg_2184             |   6|   0|    6|          0|
    |indvar_flatten_reg_2250  |  12|   0|   12|          0|
    |phi_mul1253_reg_2173     |  13|   0|   13|          0|
    |phi_mul1255_reg_2239     |  13|   0|   13|          0|
    |phi_mul1257_reg_2217     |  13|   0|   13|          0|
    |phi_mul_reg_2195         |  13|   0|   13|          0|
    |trunc_ln159_reg_2801     |   2|   0|    2|          0|
    |urem_ln160_reg_2816      |   2|   0|    2|          0|
    |w15_0_reg_2272           |   7|   0|    7|          0|
    |w1_0_reg_2118            |   7|   0|    7|          0|
    |w3_0_reg_2151            |   7|   0|    7|          0|
    |w5_0_reg_2140            |   7|   0|    7|          0|
    |w_0_reg_2129             |   7|   0|    7|          0|
    |x_down_reg_3238          |   1|   0|    1|          0|
    |x_up_reg_3232            |   1|   0|    1|          0|
    |xdyd_reg_3387            |   1|   0|    1|          0|
    |xdyu_reg_3383            |   1|   0|    1|          0|
    |y_down_reg_3252          |   1|   0|    1|          0|
    |y_up_reg_3245            |   1|   0|    1|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 162|   0|  162|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+----------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+----------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                |  in |    1| ap_ctrl_hs |  set_bias_conv1x1.1  | return value |
|ap_rst                |  in |    1| ap_ctrl_hs |  set_bias_conv1x1.1  | return value |
|ap_start              |  in |    1| ap_ctrl_hs |  set_bias_conv1x1.1  | return value |
|ap_done               | out |    1| ap_ctrl_hs |  set_bias_conv1x1.1  | return value |
|ap_idle               | out |    1| ap_ctrl_hs |  set_bias_conv1x1.1  | return value |
|ap_ready              | out |    1| ap_ctrl_hs |  set_bias_conv1x1.1  | return value |
|buf_0_V_address0      | out |   13|  ap_memory |        buf_0_V       |     array    |
|buf_0_V_ce0           | out |    1|  ap_memory |        buf_0_V       |     array    |
|buf_0_V_we0           | out |    1|  ap_memory |        buf_0_V       |     array    |
|buf_0_V_d0            | out |   13|  ap_memory |        buf_0_V       |     array    |
|buf_0_V_address1      | out |   13|  ap_memory |        buf_0_V       |     array    |
|buf_0_V_ce1           | out |    1|  ap_memory |        buf_0_V       |     array    |
|buf_0_V_we1           | out |    1|  ap_memory |        buf_0_V       |     array    |
|buf_0_V_d1            | out |   13|  ap_memory |        buf_0_V       |     array    |
|buf_1_V_address0      | out |   13|  ap_memory |        buf_1_V       |     array    |
|buf_1_V_ce0           | out |    1|  ap_memory |        buf_1_V       |     array    |
|buf_1_V_we0           | out |    1|  ap_memory |        buf_1_V       |     array    |
|buf_1_V_d0            | out |   13|  ap_memory |        buf_1_V       |     array    |
|buf_1_V_address1      | out |   13|  ap_memory |        buf_1_V       |     array    |
|buf_1_V_ce1           | out |    1|  ap_memory |        buf_1_V       |     array    |
|buf_1_V_we1           | out |    1|  ap_memory |        buf_1_V       |     array    |
|buf_1_V_d1            | out |   13|  ap_memory |        buf_1_V       |     array    |
|buf_2_V_address0      | out |   13|  ap_memory |        buf_2_V       |     array    |
|buf_2_V_ce0           | out |    1|  ap_memory |        buf_2_V       |     array    |
|buf_2_V_we0           | out |    1|  ap_memory |        buf_2_V       |     array    |
|buf_2_V_d0            | out |   13|  ap_memory |        buf_2_V       |     array    |
|buf_2_V_address1      | out |   13|  ap_memory |        buf_2_V       |     array    |
|buf_2_V_ce1           | out |    1|  ap_memory |        buf_2_V       |     array    |
|buf_2_V_we1           | out |    1|  ap_memory |        buf_2_V       |     array    |
|buf_2_V_d1            | out |   13|  ap_memory |        buf_2_V       |     array    |
|buf_3_V_address0      | out |   13|  ap_memory |        buf_3_V       |     array    |
|buf_3_V_ce0           | out |    1|  ap_memory |        buf_3_V       |     array    |
|buf_3_V_we0           | out |    1|  ap_memory |        buf_3_V       |     array    |
|buf_3_V_d0            | out |   13|  ap_memory |        buf_3_V       |     array    |
|buf_3_V_address1      | out |   13|  ap_memory |        buf_3_V       |     array    |
|buf_3_V_ce1           | out |    1|  ap_memory |        buf_3_V       |     array    |
|buf_3_V_we1           | out |    1|  ap_memory |        buf_3_V       |     array    |
|buf_3_V_d1            | out |   13|  ap_memory |        buf_3_V       |     array    |
|buf_4_V_address0      | out |   13|  ap_memory |        buf_4_V       |     array    |
|buf_4_V_ce0           | out |    1|  ap_memory |        buf_4_V       |     array    |
|buf_4_V_we0           | out |    1|  ap_memory |        buf_4_V       |     array    |
|buf_4_V_d0            | out |   13|  ap_memory |        buf_4_V       |     array    |
|buf_4_V_address1      | out |   13|  ap_memory |        buf_4_V       |     array    |
|buf_4_V_ce1           | out |    1|  ap_memory |        buf_4_V       |     array    |
|buf_4_V_we1           | out |    1|  ap_memory |        buf_4_V       |     array    |
|buf_4_V_d1            | out |   13|  ap_memory |        buf_4_V       |     array    |
|buf_5_V_address0      | out |   13|  ap_memory |        buf_5_V       |     array    |
|buf_5_V_ce0           | out |    1|  ap_memory |        buf_5_V       |     array    |
|buf_5_V_we0           | out |    1|  ap_memory |        buf_5_V       |     array    |
|buf_5_V_d0            | out |   13|  ap_memory |        buf_5_V       |     array    |
|buf_5_V_address1      | out |   13|  ap_memory |        buf_5_V       |     array    |
|buf_5_V_ce1           | out |    1|  ap_memory |        buf_5_V       |     array    |
|buf_5_V_we1           | out |    1|  ap_memory |        buf_5_V       |     array    |
|buf_5_V_d1            | out |   13|  ap_memory |        buf_5_V       |     array    |
|buf_6_V_address0      | out |   13|  ap_memory |        buf_6_V       |     array    |
|buf_6_V_ce0           | out |    1|  ap_memory |        buf_6_V       |     array    |
|buf_6_V_we0           | out |    1|  ap_memory |        buf_6_V       |     array    |
|buf_6_V_d0            | out |   13|  ap_memory |        buf_6_V       |     array    |
|buf_6_V_address1      | out |   13|  ap_memory |        buf_6_V       |     array    |
|buf_6_V_ce1           | out |    1|  ap_memory |        buf_6_V       |     array    |
|buf_6_V_we1           | out |    1|  ap_memory |        buf_6_V       |     array    |
|buf_6_V_d1            | out |   13|  ap_memory |        buf_6_V       |     array    |
|buf_7_V_address0      | out |   13|  ap_memory |        buf_7_V       |     array    |
|buf_7_V_ce0           | out |    1|  ap_memory |        buf_7_V       |     array    |
|buf_7_V_we0           | out |    1|  ap_memory |        buf_7_V       |     array    |
|buf_7_V_d0            | out |   13|  ap_memory |        buf_7_V       |     array    |
|buf_7_V_address1      | out |   13|  ap_memory |        buf_7_V       |     array    |
|buf_7_V_ce1           | out |    1|  ap_memory |        buf_7_V       |     array    |
|buf_7_V_we1           | out |    1|  ap_memory |        buf_7_V       |     array    |
|buf_7_V_d1            | out |   13|  ap_memory |        buf_7_V       |     array    |
|buf_8_V_address0      | out |   13|  ap_memory |        buf_8_V       |     array    |
|buf_8_V_ce0           | out |    1|  ap_memory |        buf_8_V       |     array    |
|buf_8_V_we0           | out |    1|  ap_memory |        buf_8_V       |     array    |
|buf_8_V_d0            | out |   13|  ap_memory |        buf_8_V       |     array    |
|buf_8_V_address1      | out |   13|  ap_memory |        buf_8_V       |     array    |
|buf_8_V_ce1           | out |    1|  ap_memory |        buf_8_V       |     array    |
|buf_8_V_we1           | out |    1|  ap_memory |        buf_8_V       |     array    |
|buf_8_V_d1            | out |   13|  ap_memory |        buf_8_V       |     array    |
|buf_9_V_address0      | out |   13|  ap_memory |        buf_9_V       |     array    |
|buf_9_V_ce0           | out |    1|  ap_memory |        buf_9_V       |     array    |
|buf_9_V_we0           | out |    1|  ap_memory |        buf_9_V       |     array    |
|buf_9_V_d0            | out |   13|  ap_memory |        buf_9_V       |     array    |
|buf_9_V_address1      | out |   13|  ap_memory |        buf_9_V       |     array    |
|buf_9_V_ce1           | out |    1|  ap_memory |        buf_9_V       |     array    |
|buf_9_V_we1           | out |    1|  ap_memory |        buf_9_V       |     array    |
|buf_9_V_d1            | out |   13|  ap_memory |        buf_9_V       |     array    |
|buf_10_V_address0     | out |   13|  ap_memory |       buf_10_V       |     array    |
|buf_10_V_ce0          | out |    1|  ap_memory |       buf_10_V       |     array    |
|buf_10_V_we0          | out |    1|  ap_memory |       buf_10_V       |     array    |
|buf_10_V_d0           | out |   13|  ap_memory |       buf_10_V       |     array    |
|buf_10_V_address1     | out |   13|  ap_memory |       buf_10_V       |     array    |
|buf_10_V_ce1          | out |    1|  ap_memory |       buf_10_V       |     array    |
|buf_10_V_we1          | out |    1|  ap_memory |       buf_10_V       |     array    |
|buf_10_V_d1           | out |   13|  ap_memory |       buf_10_V       |     array    |
|buf_11_V_address0     | out |   13|  ap_memory |       buf_11_V       |     array    |
|buf_11_V_ce0          | out |    1|  ap_memory |       buf_11_V       |     array    |
|buf_11_V_we0          | out |    1|  ap_memory |       buf_11_V       |     array    |
|buf_11_V_d0           | out |   13|  ap_memory |       buf_11_V       |     array    |
|buf_11_V_address1     | out |   13|  ap_memory |       buf_11_V       |     array    |
|buf_11_V_ce1          | out |    1|  ap_memory |       buf_11_V       |     array    |
|buf_11_V_we1          | out |    1|  ap_memory |       buf_11_V       |     array    |
|buf_11_V_d1           | out |   13|  ap_memory |       buf_11_V       |     array    |
|buf_12_V_address0     | out |   13|  ap_memory |       buf_12_V       |     array    |
|buf_12_V_ce0          | out |    1|  ap_memory |       buf_12_V       |     array    |
|buf_12_V_we0          | out |    1|  ap_memory |       buf_12_V       |     array    |
|buf_12_V_d0           | out |   13|  ap_memory |       buf_12_V       |     array    |
|buf_12_V_address1     | out |   13|  ap_memory |       buf_12_V       |     array    |
|buf_12_V_ce1          | out |    1|  ap_memory |       buf_12_V       |     array    |
|buf_12_V_we1          | out |    1|  ap_memory |       buf_12_V       |     array    |
|buf_12_V_d1           | out |   13|  ap_memory |       buf_12_V       |     array    |
|buf_13_V_address0     | out |   13|  ap_memory |       buf_13_V       |     array    |
|buf_13_V_ce0          | out |    1|  ap_memory |       buf_13_V       |     array    |
|buf_13_V_we0          | out |    1|  ap_memory |       buf_13_V       |     array    |
|buf_13_V_d0           | out |   13|  ap_memory |       buf_13_V       |     array    |
|buf_13_V_address1     | out |   13|  ap_memory |       buf_13_V       |     array    |
|buf_13_V_ce1          | out |    1|  ap_memory |       buf_13_V       |     array    |
|buf_13_V_we1          | out |    1|  ap_memory |       buf_13_V       |     array    |
|buf_13_V_d1           | out |   13|  ap_memory |       buf_13_V       |     array    |
|buf_14_V_address0     | out |   13|  ap_memory |       buf_14_V       |     array    |
|buf_14_V_ce0          | out |    1|  ap_memory |       buf_14_V       |     array    |
|buf_14_V_we0          | out |    1|  ap_memory |       buf_14_V       |     array    |
|buf_14_V_d0           | out |   13|  ap_memory |       buf_14_V       |     array    |
|buf_14_V_address1     | out |   13|  ap_memory |       buf_14_V       |     array    |
|buf_14_V_ce1          | out |    1|  ap_memory |       buf_14_V       |     array    |
|buf_14_V_we1          | out |    1|  ap_memory |       buf_14_V       |     array    |
|buf_14_V_d1           | out |   13|  ap_memory |       buf_14_V       |     array    |
|buf_15_V_address0     | out |   13|  ap_memory |       buf_15_V       |     array    |
|buf_15_V_ce0          | out |    1|  ap_memory |       buf_15_V       |     array    |
|buf_15_V_we0          | out |    1|  ap_memory |       buf_15_V       |     array    |
|buf_15_V_d0           | out |   13|  ap_memory |       buf_15_V       |     array    |
|buf_15_V_address1     | out |   13|  ap_memory |       buf_15_V       |     array    |
|buf_15_V_ce1          | out |    1|  ap_memory |       buf_15_V       |     array    |
|buf_15_V_we1          | out |    1|  ap_memory |       buf_15_V       |     array    |
|buf_15_V_d1           | out |   13|  ap_memory |       buf_15_V       |     array    |
|bias_0_V_read         |  in |   13|   ap_none  |     bias_0_V_read    |    scalar    |
|bias_1_V_read         |  in |   13|   ap_none  |     bias_1_V_read    |    scalar    |
|bias_2_V_read         |  in |   13|   ap_none  |     bias_2_V_read    |    scalar    |
|bias_3_V_read         |  in |   13|   ap_none  |     bias_3_V_read    |    scalar    |
|bias_4_V_read         |  in |   13|   ap_none  |     bias_4_V_read    |    scalar    |
|bias_5_V_read         |  in |   13|   ap_none  |     bias_5_V_read    |    scalar    |
|bias_6_V_read         |  in |   13|   ap_none  |     bias_6_V_read    |    scalar    |
|bias_7_V_read         |  in |   13|   ap_none  |     bias_7_V_read    |    scalar    |
|bias_8_V_read         |  in |   13|   ap_none  |     bias_8_V_read    |    scalar    |
|bias_9_V_read         |  in |   13|   ap_none  |     bias_9_V_read    |    scalar    |
|bias_10_V_read        |  in |   13|   ap_none  |    bias_10_V_read    |    scalar    |
|bias_11_V_read        |  in |   13|   ap_none  |    bias_11_V_read    |    scalar    |
|bias_12_V_read        |  in |   13|   ap_none  |    bias_12_V_read    |    scalar    |
|bias_13_V_read        |  in |   13|   ap_none  |    bias_13_V_read    |    scalar    |
|bias_14_V_read        |  in |   13|   ap_none  |    bias_14_V_read    |    scalar    |
|bias_15_V_read        |  in |   13|   ap_none  |    bias_15_V_read    |    scalar    |
|x                     |  in |    4|   ap_none  |           x          |    scalar    |
|y                     |  in |    4|   ap_none  |           y          |    scalar    |
|number_ofpart_for_on  |  in |    4|   ap_none  | number_ofpart_for_on |    scalar    |
|pad                   |  in |    1|   ap_none  |          pad         |    scalar    |
+----------------------+-----+-----+------------+----------------------+--------------+

