// Seed: 2771528691
module module_0;
  assign id_1 = -1;
  module_2 modCall_1 ();
  assign modCall_1.id_3 = 0;
  parameter id_2 = id_2;
  wire id_3;
endmodule
module module_1 (
    output logic id_0,
    input  wor   id_1
);
  initial $display((-1 && -1));
  module_0 modCall_1 ();
  assign modCall_1.id_2 = 0;
  wire id_3;
  always id_0 <= -1;
endmodule
module module_2;
  bit  id_1 = -1;
  wand id_2 = id_2 || 1;
  always id_1 <= id_1;
  uwire id_3 = id_3 & id_1;
  wire  id_4;
  always_latch $display(id_3 == id_2);
endmodule
module module_3;
  wire id_2;
  module_2 modCall_1 ();
  tri0 id_3, id_4, id_5;
  assign id_4 = 1;
  wire id_6;
  wire id_7;
  wire id_8;
  wire id_9, id_10, id_11;
  localparam id_12 = 1'b0 || 1 * id_1;
  wire id_13;
  wire id_14;
endmodule
