

================================================================
== Vivado HLS Report for 'Loop_neuronLoop_proc'
================================================================
* Date:           Wed May  9 20:09:58 2018

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        ANN
* Solution:       MASTERAXI
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.75|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   23|   25|   23|   25|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+-----+-----+----------+-----------+-----------+------+----------+
        |              |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+-----+-----+----------+-----------+-----------+------+----------+
        |- neuronLoop  |    9|    9|         8|          1|          1|     3|    yes   |
        +--------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|DSP              |        -|      -|      -|      -|
|Expression       |        -|     24|      0|   1248|
|FIFO             |        -|      -|      -|      -|
|Instance         |        -|      -|      0|     60|
|Memory           |        8|      -|      0|      0|
|Multiplexer      |        -|      -|      -|    302|
|Register         |        0|      -|   2245|    128|
+-----------------+---------+-------+-------+-------+
|Total            |        8|     24|   2245|   1738|
+-----------------+---------+-------+-------+-------+
|Available        |      120|     80|  35200|  17600|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |        6|     30|      6|      9|
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+---+----+
    |         Instance        |        Module        | BRAM_18K| DSP48E| FF| LUT|
    +-------------------------+----------------------+---------+-------+---+----+
    |TOPANN_mux_32_32_dEe_U5  |TOPANN_mux_32_32_dEe  |        0|      0|  0|  15|
    |TOPANN_mux_32_32_dEe_U6  |TOPANN_mux_32_32_dEe  |        0|      0|  0|  15|
    |TOPANN_mux_32_32_dEe_U7  |TOPANN_mux_32_32_dEe  |        0|      0|  0|  15|
    |TOPANN_mux_32_32_dEe_U8  |TOPANN_mux_32_32_dEe  |        0|      0|  0|  15|
    +-------------------------+----------------------+---------+-------+---+----+
    |Total                    |                      |        0|      0|  0|  60|
    +-------------------------+----------------------+---------+-------+---+----+

    * DSP48: 
    N/A

    * Memory: 
    +-----------------+----------------------+---------+---+----+------+-----+------+-------------+
    |      Memory     |        Module        | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +-----------------+----------------------+---------+---+----+------+-----+------+-------------+
    |coeTanSig_V_U    |Loop_neuronLoop_pbkb  |        6|  0|   0|  4096|   25|     1|       102400|
    |layerResult_V_U  |Loop_neuronLoop_pcud  |        2|  0|   0|     3|   26|     1|           78|
    +-----------------+----------------------+---------+---+----+------+-----+------+-------------+
    |Total            |                      |        8|  0|   0|  4099|   51|     2|       102478|
    +-----------------+----------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------+----------+-------+---+----+------------+------------+
    |         Variable Name        | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------+----------+-------+---+----+------------+------------+
    |p_Val2_3_1_i_i_fu_988_p2      |     *    |      3|  0|  20|          32|          26|
    |p_Val2_3_2_i_i_fu_1014_p2     |     *    |      3|  0|  20|          32|          26|
    |p_Val2_3_i_i_fu_962_p2        |     *    |      3|  0|  20|          32|          26|
    |p_Val2_8_1_i_i_fu_614_p2      |     *    |      3|  0|  20|          32|          32|
    |p_Val2_8_2_i_i_fu_636_p2      |     *    |      3|  0|  20|          32|          32|
    |p_Val2_8_i_i_fu_592_p2        |     *    |      3|  0|  20|          32|          32|
    |r_V_4_fu_889_p2               |     *    |      3|  0|  20|          32|          28|
    |r_V_5_fu_1250_p2              |     *    |      3|  0|  20|          32|          28|
    |neuronIndex_fu_547_p2         |     +    |      0|  0|  10|           2|           1|
    |p_Val2_13_2_i_i_fu_1208_p2    |     +    |      0|  0|  28|          32|          32|
    |p_Val2_14_2_i_i_fu_847_p2     |     +    |      0|  0|  28|          32|          32|
    |r_V_2_fu_880_p2               |     +    |      0|  0|  28|          28|          28|
    |r_V_fu_1242_p2                |     +    |      0|  0|  28|          28|          28|
    |ret_V_1_fu_924_p2             |     +    |      0|  0|  20|           1|          13|
    |ret_V_fu_1285_p2              |     +    |      0|  0|  20|           1|          13|
    |tmp10_i_fu_1188_p2            |     +    |      0|  0|  28|           2|           2|
    |tmp11_i_fu_1236_p2            |     +    |      0|  0|  28|          27|          28|
    |tmp2_i_fu_1169_p2             |     +    |      0|  0|  28|          32|          32|
    |tmp3_i_fu_1182_p2             |     +    |      0|  0|  28|           2|           2|
    |tmp4_i_fu_798_p2              |     +    |      0|  0|  28|          32|          32|
    |tmp5_i_fu_790_p2              |     +    |      0|  0|  28|          32|          32|
    |tmp6_i_fu_809_p2              |     +    |      0|  0|  28|           2|           2|
    |tmp7_i_fu_803_p2              |     +    |      0|  0|  28|           2|           2|
    |tmp8_i_fu_875_p2              |     +    |      0|  0|  28|          27|          28|
    |tmp9_i_fu_1177_p2             |     +    |      0|  0|  28|          32|          32|
    |tmpCalc_V_2_fu_1219_p2        |     +    |      0|  0|  28|          32|          32|
    |tmpCalc_V_fu_858_p2           |     +    |      0|  0|  28|          32|          32|
    |tmp_13_i_fu_794_p2            |     +    |      0|  0|  35|          28|          28|
    |tmp_15_i_fu_840_p2            |     +    |      0|  0|  28|          28|          28|
    |tmp_17_i_fu_852_p2            |     +    |      0|  0|  28|          28|          28|
    |tmp_3_i_fu_1173_p2            |     +    |      0|  0|  35|          28|          28|
    |tmp_7_i_fu_1213_p2            |     +    |      0|  0|  28|          28|          28|
    |tmp_i_67_fu_1201_p2           |     +    |      0|  0|  28|          28|          28|
    |qb_assign_1_1_i_i_fu_1124_p2  |    and   |      0|  0|   8|           1|           1|
    |qb_assign_1_2_i_i_fu_1159_p2  |    and   |      0|  0|   8|           1|           1|
    |qb_assign_1_i_i_fu_1089_p2    |    and   |      0|  0|   8|           1|           1|
    |qb_assign_3_1_i_i_fu_745_p2   |    and   |      0|  0|   8|           1|           1|
    |qb_assign_3_2_i_i_fu_780_p2   |    and   |      0|  0|   8|           1|           1|
    |qb_assign_3_i_i_fu_710_p2     |    and   |      0|  0|   8|           1|           1|
    |exitcond1_i_i_fu_541_p2       |   icmp   |      0|  0|   8|           2|           2|
    |r_1_i_i_fu_727_p2             |   icmp   |      0|  0|  18|          23|           1|
    |r_2_1_i_i_fu_1106_p2          |   icmp   |      0|  0|  18|          23|           1|
    |r_2_2_i_i_fu_1141_p2          |   icmp   |      0|  0|  18|          23|           1|
    |r_2_i_i_fu_1071_p2            |   icmp   |      0|  0|  18|          23|           1|
    |r_i_i_62_fu_762_p2            |   icmp   |      0|  0|  18|          23|           1|
    |r_i_i_fu_692_p2               |   icmp   |      0|  0|  18|          23|           1|
    |tmp_15_i_i_fu_863_p2          |   icmp   |      0|  0|  18|          32|          27|
    |tmp_16_i_i_fu_1230_p2         |   icmp   |      0|  0|  18|          32|          28|
    |tmp_18_i_i_fu_869_p2          |   icmp   |      0|  0|  18|          32|          28|
    |tmp_21_i_i_fu_1280_p2         |   icmp   |      0|  0|  24|          48|           1|
    |tmp_23_i_i_fu_919_p2          |   icmp   |      0|  0|  24|          48|           1|
    |tmp_i_i_69_fu_1224_p2         |   icmp   |      0|  0|  18|          32|          27|
    |ap_block_state1               |    or    |      0|  0|   8|           1|           1|
    |r_i_i1_1_i_i_fu_739_p2        |    or    |      0|  0|   8|           1|           1|
    |r_i_i1_2_i_i_fu_774_p2        |    or    |      0|  0|   8|           1|           1|
    |r_i_i1_i_i_fu_704_p2          |    or    |      0|  0|   8|           1|           1|
    |r_i_i_1_i_i_fu_1118_p2        |    or    |      0|  0|   8|           1|           1|
    |r_i_i_2_i_i_fu_1153_p2        |    or    |      0|  0|   8|           1|           1|
    |r_i_i_i_i_fu_1083_p2          |    or    |      0|  0|   8|           1|           1|
    |p_1_i_i_fu_1291_p3            |  select  |      0|  0|  13|           1|          13|
    |p_2_i_i_fu_1299_p3            |  select  |      0|  0|  13|           1|          13|
    |p_3_i_i_fu_938_p3             |  select  |      0|  0|  13|           1|          13|
    |p_i_i_fu_930_p3               |  select  |      0|  0|  13|           1|          13|
    |ap_enable_pp0                 |    xor   |      0|  0|   8|           1|           2|
    |ap_enable_reg_pp0_iter1       |    xor   |      0|  0|   8|           2|           1|
    +------------------------------+----------+-------+---+----+------------+------------+
    |Total                         |          |     24|  0|1248|        1186|         989|
    +------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------------+----+-----------+-----+-----------+
    |                   Name                   | LUT| Input Size| Bits| Total Bits|
    +------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                 |  89|         18|    1|         18|
    |ap_done                                   |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                   |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter7                   |   9|          2|    1|          2|
    |ap_phi_mux_neuronIndex_i_i_phi_fu_486_p4  |   9|          2|    2|          4|
    |ap_sig_ioackin_m_axi_result_V_AWREADY     |   9|          2|    1|          2|
    |ap_sig_ioackin_m_axi_result_V_WREADY      |   9|          2|    1|          2|
    |coeTanSig_V_address0                      |  15|          3|   12|         36|
    |layerResult_V_address0                    |  27|          5|    2|         10|
    |layerResult_V_address1                    |  27|          5|    2|         10|
    |layerResult_V_d0                          |  15|          3|   26|         78|
    |layerResult_V_d1                          |  15|          3|   26|         78|
    |layerResult_V_gep24_s_reg_494             |  15|          3|   26|         78|
    |neuronIndex_i_i_reg_482                   |   9|          2|    2|          4|
    |result_V_blk_n_AW                         |   9|          2|    1|          2|
    |result_V_blk_n_B                          |   9|          2|    1|          2|
    |result_V_blk_n_W                          |   9|          2|    1|          2|
    |result_V_offset_blk_n                     |   9|          2|    1|          2|
    +------------------------------------------+----+-----------+-----+-----------+
    |Total                                     | 302|         62|  108|        334|
    +------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------+----+----+-----+-----------+
    |                  Name                 | FF | LUT| Bits| Const Bits|
    +---------------------------------------+----+----+-----+-----------+
    |OP2_V_11_i_i_reg_1328                  |  64|   0|   64|          0|
    |OP2_V_1_1_i_i_reg_1333                 |  64|   0|   64|          0|
    |OP2_V_1_2_i_i_reg_1338                 |  64|   0|   64|          0|
    |ap_CS_fsm                              |  17|   0|   17|          0|
    |ap_done_reg                            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                |   1|   0|    1|          0|
    |ap_reg_ioackin_m_axi_result_V_AWREADY  |   1|   0|    1|          0|
    |ap_reg_ioackin_m_axi_result_V_WREADY   |   1|   0|    1|          0|
    |ap_reg_pp0_iter3_tmp_14_i_reg_1485     |  28|   0|   28|          0|
    |exitcond1_i_i_reg_1403                 |   1|   0|    1|          0|
    |layerResult_V_gep24_s_reg_494          |  26|   0|   26|          0|
    |layerResult_V_load_1_reg_1600          |  26|   0|   26|          0|
    |layerResult_V_load_2_reg_1610          |  26|   0|   26|          0|
    |layerResult_V_load_reg_1565            |  26|   0|   26|          0|
    |neuronIndex_i_i_reg_482                |   2|   0|    2|          0|
    |neuronIndex_reg_1407                   |   2|   0|    2|          0|
    |outputLayerWeigth_0_1_reg_1590         |  32|   0|   32|          0|
    |outputLayerWeigth_1_1_reg_1595         |  32|   0|   32|          0|
    |outputLayerWeigth_2_1_reg_1605         |  32|   0|   32|          0|
    |p_Val2_1_reg_1506                      |  32|   0|   32|          0|
    |p_Val2_3_1_i_i_reg_1631                |  58|   0|   58|          0|
    |p_Val2_3_2_i_i_reg_1647                |  58|   0|   58|          0|
    |p_Val2_3_i_i_reg_1615                  |  58|   0|   58|          0|
    |p_Val2_4_1_i_i_reg_1637                |  32|   0|   32|          0|
    |p_Val2_4_2_i_i_reg_1653                |  32|   0|   32|          0|
    |p_Val2_4_i_i_reg_1621                  |  32|   0|   32|          0|
    |p_Val2_8_1_i_i_reg_1443                |  64|   0|   64|          0|
    |p_Val2_8_2_i_i_reg_1459                |  64|   0|   64|          0|
    |p_Val2_8_i_i_reg_1427                  |  64|   0|   64|          0|
    |p_Val2_9_1_i_i_reg_1449                |  32|   0|   32|          0|
    |p_Val2_9_2_i_i_reg_1465                |  32|   0|   32|          0|
    |p_Val2_9_i_i_reg_1433                  |  32|   0|   32|          0|
    |p_Val2_s_reg_1699                      |  32|   0|   32|          0|
    |r_V_2_reg_1529                         |  28|   0|   28|          0|
    |r_V_4_reg_1534                         |  60|   0|   60|          0|
    |r_V_5_reg_1722                         |  60|   0|   60|          0|
    |r_V_reg_1717                           |  28|   0|   28|          0|
    |result_V_addr_reg_1322                 |  30|   0|   32|          2|
    |tmp10_i_reg_1693                       |   2|   0|    2|          0|
    |tmp4_i_reg_1495                        |  32|   0|   32|          0|
    |tmp6_i_reg_1500                        |   2|   0|    2|          0|
    |tmp9_i_reg_1688                        |  32|   0|   32|          0|
    |tmp_10_i_reg_1422                      |  32|   0|   32|          0|
    |tmp_11_i_reg_1475                      |  28|   0|   28|          0|
    |tmp_11_reg_1438                        |  23|   0|   23|          0|
    |tmp_12_i_reg_1480                      |  28|   0|   28|          0|
    |tmp_13_i_reg_1490                      |  28|   0|   28|          0|
    |tmp_14_i_reg_1485                      |  28|   0|   28|          0|
    |tmp_14_reg_1454                        |  23|   0|   23|          0|
    |tmp_15_i_i_reg_1521                    |   1|   0|    1|          0|
    |tmp_16_i_i_reg_1713                    |   1|   0|    1|          0|
    |tmp_17_reg_1470                        |  23|   0|   23|          0|
    |tmp_18_i_i_reg_1525                    |   1|   0|    1|          0|
    |tmp_19_i_reg_1727                      |  12|   0|   12|          0|
    |tmp_19_reg_1511                        |  28|   0|   28|          0|
    |tmp_1_i_reg_1668                       |  28|   0|   28|          0|
    |tmp_1_reg_1626                         |  23|   0|   23|          0|
    |tmp_20_i_reg_1539                      |  12|   0|   12|          0|
    |tmp_21_reg_1732                        |  48|   0|   48|          0|
    |tmp_23_reg_1544                        |  48|   0|   48|          0|
    |tmp_3_i_reg_1683                       |  28|   0|   28|          0|
    |tmp_4_i_reg_1673                       |  28|   0|   28|          0|
    |tmp_4_reg_1642                         |  23|   0|   23|          0|
    |tmp_7_reg_1658                         |  23|   0|   23|          0|
    |tmp_8_i_reg_1412                       |  32|   0|   32|          0|
    |tmp_9_i_reg_1417                       |  32|   0|   32|          0|
    |tmp_9_reg_1704                         |  28|   0|   28|          0|
    |tmp_i_i_69_reg_1709                    |   1|   0|    1|          0|
    |tmp_i_i_reg_1516                       |   2|   0|   64|         62|
    |tmp_i_reg_1663                         |  28|   0|   28|          0|
    |neuronIndex_i_i_reg_482                |  64|  32|    2|          0|
    |tmp_15_i_i_reg_1521                    |  64|  32|    1|          0|
    |tmp_18_i_i_reg_1525                    |  64|  32|    1|          0|
    |tmp_i_i_reg_1516                       |  64|  32|   64|         62|
    +---------------------------------------+----+----+-----+-----------+
    |Total                                  |2245| 128| 2121|        126|
    +---------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------+-----+-----+------------+-----------------------+--------------+
|            RTL Ports           | Dir | Bits|  Protocol  |     Source Object     |    C Type    |
+--------------------------------+-----+-----+------------+-----------------------+--------------+
|ap_clk                          |  in |    1| ap_ctrl_hs |  Loop_neuronLoop_proc | return value |
|ap_rst                          |  in |    1| ap_ctrl_hs |  Loop_neuronLoop_proc | return value |
|ap_start                        |  in |    1| ap_ctrl_hs |  Loop_neuronLoop_proc | return value |
|ap_done                         | out |    1| ap_ctrl_hs |  Loop_neuronLoop_proc | return value |
|ap_continue                     |  in |    1| ap_ctrl_hs |  Loop_neuronLoop_proc | return value |
|ap_idle                         | out |    1| ap_ctrl_hs |  Loop_neuronLoop_proc | return value |
|ap_ready                        | out |    1| ap_ctrl_hs |  Loop_neuronLoop_proc | return value |
|layerWeigth_0_0_V_address0      | out |    1|  ap_memory |   layerWeigth_0_0_V   |     array    |
|layerWeigth_0_0_V_ce0           | out |    1|  ap_memory |   layerWeigth_0_0_V   |     array    |
|layerWeigth_0_0_V_q0            |  in |   32|  ap_memory |   layerWeigth_0_0_V   |     array    |
|layerWeigth_1_0_V_address0      | out |    1|  ap_memory |   layerWeigth_1_0_V   |     array    |
|layerWeigth_1_0_V_ce0           | out |    1|  ap_memory |   layerWeigth_1_0_V   |     array    |
|layerWeigth_1_0_V_q0            |  in |   32|  ap_memory |   layerWeigth_1_0_V   |     array    |
|layerWeigth_2_0_V_address0      | out |    1|  ap_memory |   layerWeigth_2_0_V   |     array    |
|layerWeigth_2_0_V_ce0           | out |    1|  ap_memory |   layerWeigth_2_0_V   |     array    |
|layerWeigth_2_0_V_q0            |  in |   32|  ap_memory |   layerWeigth_2_0_V   |     array    |
|p_read                          |  in |   32|   ap_none  |         p_read        |    scalar    |
|layerWeigth_0_1_V_address0      | out |    1|  ap_memory |   layerWeigth_0_1_V   |     array    |
|layerWeigth_0_1_V_ce0           | out |    1|  ap_memory |   layerWeigth_0_1_V   |     array    |
|layerWeigth_0_1_V_q0            |  in |   32|  ap_memory |   layerWeigth_0_1_V   |     array    |
|layerWeigth_1_1_V_address0      | out |    1|  ap_memory |   layerWeigth_1_1_V   |     array    |
|layerWeigth_1_1_V_ce0           | out |    1|  ap_memory |   layerWeigth_1_1_V   |     array    |
|layerWeigth_1_1_V_q0            |  in |   32|  ap_memory |   layerWeigth_1_1_V   |     array    |
|layerWeigth_2_1_V_address0      | out |    1|  ap_memory |   layerWeigth_2_1_V   |     array    |
|layerWeigth_2_1_V_ce0           | out |    1|  ap_memory |   layerWeigth_2_1_V   |     array    |
|layerWeigth_2_1_V_q0            |  in |   32|  ap_memory |   layerWeigth_2_1_V   |     array    |
|p_read1                         |  in |   32|   ap_none  |        p_read1        |    scalar    |
|layerWeigth_0_2_V_address0      | out |    1|  ap_memory |   layerWeigth_0_2_V   |     array    |
|layerWeigth_0_2_V_ce0           | out |    1|  ap_memory |   layerWeigth_0_2_V   |     array    |
|layerWeigth_0_2_V_q0            |  in |   32|  ap_memory |   layerWeigth_0_2_V   |     array    |
|layerWeigth_1_2_V_address0      | out |    1|  ap_memory |   layerWeigth_1_2_V   |     array    |
|layerWeigth_1_2_V_ce0           | out |    1|  ap_memory |   layerWeigth_1_2_V   |     array    |
|layerWeigth_1_2_V_q0            |  in |   32|  ap_memory |   layerWeigth_1_2_V   |     array    |
|layerWeigth_2_2_V_address0      | out |    1|  ap_memory |   layerWeigth_2_2_V   |     array    |
|layerWeigth_2_2_V_ce0           | out |    1|  ap_memory |   layerWeigth_2_2_V   |     array    |
|layerWeigth_2_2_V_q0            |  in |   32|  ap_memory |   layerWeigth_2_2_V   |     array    |
|p_read2                         |  in |   32|   ap_none  |        p_read2        |    scalar    |
|bias_0_V_address0               | out |    1|  ap_memory |        bias_0_V       |     array    |
|bias_0_V_ce0                    | out |    1|  ap_memory |        bias_0_V       |     array    |
|bias_0_V_q0                     |  in |   32|  ap_memory |        bias_0_V       |     array    |
|bias_1_V_address0               | out |    1|  ap_memory |        bias_1_V       |     array    |
|bias_1_V_ce0                    | out |    1|  ap_memory |        bias_1_V       |     array    |
|bias_1_V_q0                     |  in |   32|  ap_memory |        bias_1_V       |     array    |
|bias_2_V_address0               | out |    1|  ap_memory |        bias_2_V       |     array    |
|bias_2_V_ce0                    | out |    1|  ap_memory |        bias_2_V       |     array    |
|bias_2_V_q0                     |  in |   32|  ap_memory |        bias_2_V       |     array    |
|outputLayerWeigth_0_V_address0  | out |    1|  ap_memory | outputLayerWeigth_0_V |     array    |
|outputLayerWeigth_0_V_ce0       | out |    1|  ap_memory | outputLayerWeigth_0_V |     array    |
|outputLayerWeigth_0_V_q0        |  in |   32|  ap_memory | outputLayerWeigth_0_V |     array    |
|outputLayerWeigth_1_V_address0  | out |    1|  ap_memory | outputLayerWeigth_1_V |     array    |
|outputLayerWeigth_1_V_ce0       | out |    1|  ap_memory | outputLayerWeigth_1_V |     array    |
|outputLayerWeigth_1_V_q0        |  in |   32|  ap_memory | outputLayerWeigth_1_V |     array    |
|outputLayerWeigth_2_V_address0  | out |    1|  ap_memory | outputLayerWeigth_2_V |     array    |
|outputLayerWeigth_2_V_ce0       | out |    1|  ap_memory | outputLayerWeigth_2_V |     array    |
|outputLayerWeigth_2_V_q0        |  in |   32|  ap_memory | outputLayerWeigth_2_V |     array    |
|outputLayerBias_V_address0      | out |    1|  ap_memory |   outputLayerBias_V   |     array    |
|outputLayerBias_V_ce0           | out |    1|  ap_memory |   outputLayerBias_V   |     array    |
|outputLayerBias_V_q0            |  in |   32|  ap_memory |   outputLayerBias_V   |     array    |
|m_axi_result_V_AWVALID          | out |    1|    m_axi   |        result_V       |    pointer   |
|m_axi_result_V_AWREADY          |  in |    1|    m_axi   |        result_V       |    pointer   |
|m_axi_result_V_AWADDR           | out |   32|    m_axi   |        result_V       |    pointer   |
|m_axi_result_V_AWID             | out |    1|    m_axi   |        result_V       |    pointer   |
|m_axi_result_V_AWLEN            | out |   32|    m_axi   |        result_V       |    pointer   |
|m_axi_result_V_AWSIZE           | out |    3|    m_axi   |        result_V       |    pointer   |
|m_axi_result_V_AWBURST          | out |    2|    m_axi   |        result_V       |    pointer   |
|m_axi_result_V_AWLOCK           | out |    2|    m_axi   |        result_V       |    pointer   |
|m_axi_result_V_AWCACHE          | out |    4|    m_axi   |        result_V       |    pointer   |
|m_axi_result_V_AWPROT           | out |    3|    m_axi   |        result_V       |    pointer   |
|m_axi_result_V_AWQOS            | out |    4|    m_axi   |        result_V       |    pointer   |
|m_axi_result_V_AWREGION         | out |    4|    m_axi   |        result_V       |    pointer   |
|m_axi_result_V_AWUSER           | out |    1|    m_axi   |        result_V       |    pointer   |
|m_axi_result_V_WVALID           | out |    1|    m_axi   |        result_V       |    pointer   |
|m_axi_result_V_WREADY           |  in |    1|    m_axi   |        result_V       |    pointer   |
|m_axi_result_V_WDATA            | out |   32|    m_axi   |        result_V       |    pointer   |
|m_axi_result_V_WSTRB            | out |    4|    m_axi   |        result_V       |    pointer   |
|m_axi_result_V_WLAST            | out |    1|    m_axi   |        result_V       |    pointer   |
|m_axi_result_V_WID              | out |    1|    m_axi   |        result_V       |    pointer   |
|m_axi_result_V_WUSER            | out |    1|    m_axi   |        result_V       |    pointer   |
|m_axi_result_V_ARVALID          | out |    1|    m_axi   |        result_V       |    pointer   |
|m_axi_result_V_ARREADY          |  in |    1|    m_axi   |        result_V       |    pointer   |
|m_axi_result_V_ARADDR           | out |   32|    m_axi   |        result_V       |    pointer   |
|m_axi_result_V_ARID             | out |    1|    m_axi   |        result_V       |    pointer   |
|m_axi_result_V_ARLEN            | out |   32|    m_axi   |        result_V       |    pointer   |
|m_axi_result_V_ARSIZE           | out |    3|    m_axi   |        result_V       |    pointer   |
|m_axi_result_V_ARBURST          | out |    2|    m_axi   |        result_V       |    pointer   |
|m_axi_result_V_ARLOCK           | out |    2|    m_axi   |        result_V       |    pointer   |
|m_axi_result_V_ARCACHE          | out |    4|    m_axi   |        result_V       |    pointer   |
|m_axi_result_V_ARPROT           | out |    3|    m_axi   |        result_V       |    pointer   |
|m_axi_result_V_ARQOS            | out |    4|    m_axi   |        result_V       |    pointer   |
|m_axi_result_V_ARREGION         | out |    4|    m_axi   |        result_V       |    pointer   |
|m_axi_result_V_ARUSER           | out |    1|    m_axi   |        result_V       |    pointer   |
|m_axi_result_V_RVALID           |  in |    1|    m_axi   |        result_V       |    pointer   |
|m_axi_result_V_RREADY           | out |    1|    m_axi   |        result_V       |    pointer   |
|m_axi_result_V_RDATA            |  in |   32|    m_axi   |        result_V       |    pointer   |
|m_axi_result_V_RLAST            |  in |    1|    m_axi   |        result_V       |    pointer   |
|m_axi_result_V_RID              |  in |    1|    m_axi   |        result_V       |    pointer   |
|m_axi_result_V_RUSER            |  in |    1|    m_axi   |        result_V       |    pointer   |
|m_axi_result_V_RRESP            |  in |    2|    m_axi   |        result_V       |    pointer   |
|m_axi_result_V_BVALID           |  in |    1|    m_axi   |        result_V       |    pointer   |
|m_axi_result_V_BREADY           | out |    1|    m_axi   |        result_V       |    pointer   |
|m_axi_result_V_BRESP            |  in |    2|    m_axi   |        result_V       |    pointer   |
|m_axi_result_V_BID              |  in |    1|    m_axi   |        result_V       |    pointer   |
|m_axi_result_V_BUSER            |  in |    1|    m_axi   |        result_V       |    pointer   |
|result_V_offset_dout            |  in |   32|   ap_fifo  |    result_V_offset    |    pointer   |
|result_V_offset_empty_n         |  in |    1|   ap_fifo  |    result_V_offset    |    pointer   |
|result_V_offset_read            | out |    1|   ap_fifo  |    result_V_offset    |    pointer   |
+--------------------------------+-----+-----+------------+-----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 24
* Pipeline : 1
  Pipeline-0 : II = 1, D = 8, States = { 2 3 4 5 6 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	10  / (exitcond1_i_i)
	3  / (!exitcond1_i_i)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	2  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / (!tmp_i_i_69 & !tmp_16_i_i)
	18  / (tmp_i_i_69) | (tmp_16_i_i)
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 

* FSM state operations: 

 <State 1> : 3.63ns
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecMemCore([1 x i32]* %layerWeigth_2_2_V, [1 x i8]* @p_str, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%empty_43 = call i32 (...)* @_ssdm_op_SpecMemCore([1 x i32]* %layerWeigth_2_1_V, [1 x i8]* @p_str, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%empty_44 = call i32 (...)* @_ssdm_op_SpecMemCore([1 x i32]* %layerWeigth_2_0_V, [1 x i8]* @p_str, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%empty_45 = call i32 (...)* @_ssdm_op_SpecMemCore([1 x i32]* %layerWeigth_1_2_V, [1 x i8]* @p_str, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%empty_46 = call i32 (...)* @_ssdm_op_SpecMemCore([1 x i32]* %layerWeigth_1_1_V, [1 x i8]* @p_str, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%empty_47 = call i32 (...)* @_ssdm_op_SpecMemCore([1 x i32]* %layerWeigth_1_0_V, [1 x i8]* @p_str, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%empty_48 = call i32 (...)* @_ssdm_op_SpecMemCore([1 x i32]* %layerWeigth_0_2_V, [1 x i8]* @p_str, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%empty_49 = call i32 (...)* @_ssdm_op_SpecMemCore([1 x i32]* %layerWeigth_0_1_V, [1 x i8]* @p_str, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%empty_50 = call i32 (...)* @_ssdm_op_SpecMemCore([1 x i32]* %layerWeigth_0_0_V, [1 x i8]* @p_str, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%empty_51 = call i32 (...)* @_ssdm_op_SpecMemCore([1 x i32]* %bias_2_V, [1 x i8]* @p_str, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%empty_52 = call i32 (...)* @_ssdm_op_SpecMemCore([1 x i32]* %bias_1_V, [1 x i8]* @p_str, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%empty_53 = call i32 (...)* @_ssdm_op_SpecMemCore([1 x i32]* %bias_0_V, [1 x i8]* @p_str, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%empty_54 = call i32 (...)* @_ssdm_op_SpecMemCore([1 x i32]* %outputLayerWeigth_2_V, [1 x i8]* @p_str, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%empty_55 = call i32 (...)* @_ssdm_op_SpecMemCore([1 x i32]* %outputLayerWeigth_1_V, [1 x i8]* @p_str, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%empty_56 = call i32 (...)* @_ssdm_op_SpecMemCore([1 x i32]* %outputLayerWeigth_0_V, [1 x i8]* @p_str, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%empty_57 = call i32 (...)* @_ssdm_op_SpecMemCore([1 x i32]* %outputLayerBias_V, [1 x i8]* @p_str, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%p_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %p_read2)"
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%p_read_2 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %p_read1)"
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%p_read_3 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %p_read)"
ST_1 : Operation 44 [1/1] (2.32ns)   --->   "%layerResult_V = alloca [3 x i26], align 4" [ANN/ANN.cpp:9]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 26> <Depth = 3> <RAM>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %result_V, [6 x i8]* @p_str6, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 1, [7 x i8]* @p_str7, [6 x i8]* @p_str8, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %result_V_offset, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_1 : Operation 47 [1/1] (3.63ns)   --->   "%result_V_offset_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %result_V_offset)"   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1> <FIFO>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%result_V_offset1_i = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %result_V_offset_read, i32 2, i32 31)"
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_2_i = zext i30 %result_V_offset1_i to i64"
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%result_V_addr = getelementptr i32* %result_V, i64 %tmp_2_i"
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %result_V, [6 x i8]* @p_str6, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 1, [7 x i8]* @p_str7, [6 x i8]* @p_str8, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%OP2_V_11_i_i = sext i32 %p_read_3 to i64" [ANN/ANN.cpp:19]
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%OP2_V_1_1_i_i = sext i32 %p_read_2 to i64" [ANN/ANN.cpp:19]
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%OP2_V_1_2_i_i = sext i32 %p_read_1 to i64" [ANN/ANN.cpp:19]
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%layerWeigth_0_0_V_s = getelementptr [1 x i32]* %layerWeigth_0_0_V, i64 0, i64 0"
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%layerWeigth_1_0_V_s = getelementptr [1 x i32]* %layerWeigth_1_0_V, i64 0, i64 0"
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%layerWeigth_2_0_V_s = getelementptr [1 x i32]* %layerWeigth_2_0_V, i64 0, i64 0"
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%layerWeigth_0_1_V_s = getelementptr [1 x i32]* %layerWeigth_0_1_V, i64 0, i64 0"
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%layerWeigth_1_1_V_s = getelementptr [1 x i32]* %layerWeigth_1_1_V, i64 0, i64 0"
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%layerWeigth_2_1_V_s = getelementptr [1 x i32]* %layerWeigth_2_1_V, i64 0, i64 0"
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%layerWeigth_0_2_V_s = getelementptr [1 x i32]* %layerWeigth_0_2_V, i64 0, i64 0"
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%layerWeigth_1_2_V_s = getelementptr [1 x i32]* %layerWeigth_1_2_V, i64 0, i64 0"
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%layerWeigth_2_2_V_s = getelementptr [1 x i32]* %layerWeigth_2_2_V, i64 0, i64 0"
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%bias_0_V_addr = getelementptr [1 x i32]* %bias_0_V, i64 0, i64 0"
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%bias_1_V_addr = getelementptr [1 x i32]* %bias_1_V, i64 0, i64 0"
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%bias_2_V_addr = getelementptr [1 x i32]* %bias_2_V, i64 0, i64 0"
ST_1 : Operation 67 [1/1] (1.76ns)   --->   "br label %burst.rd.end.i.i"

 <State 2> : 2.32ns
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%neuronIndex_i_i = phi i2 [ %neuronIndex, %0 ], [ 0, %entry ]"
ST_2 : Operation 69 [1/1] (0.95ns)   --->   "%exitcond1_i_i = icmp eq i2 %neuronIndex_i_i, -1" [ANN/ANN.cpp:13]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (1.56ns)   --->   "%neuronIndex = add i2 %neuronIndex_i_i, 1" [ANN/ANN.cpp:13]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "br i1 %exitcond1_i_i, label %"ap_fixed_base<64, 16, true, 5, 3, 0>.exit.0.i.i", label %"ap_fixed_base<64, 16, true, 5, 3, 0>.exit524.0.i.i"" [ANN/ANN.cpp:13]
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_5_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str10)" [ANN/ANN.cpp:14]
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_6_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([18 x i8]* @p_str11)" [ANN/ANN.cpp:18]
ST_2 : Operation 74 [2/2] (2.32ns)   --->   "%layerWeigth_0_0_V_1 = load i32* %layerWeigth_0_0_V_s, align 4"   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1> <RAM>
ST_2 : Operation 75 [2/2] (2.32ns)   --->   "%layerWeigth_1_0_V_1 = load i32* %layerWeigth_1_0_V_s, align 4"   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1> <RAM>
ST_2 : Operation 76 [2/2] (2.32ns)   --->   "%layerWeigth_2_0_V_1 = load i32* %layerWeigth_2_0_V_s, align 4"   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1> <RAM>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_10_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([18 x i8]* @p_str11)" [ANN/ANN.cpp:18]
ST_2 : Operation 78 [2/2] (2.32ns)   --->   "%layerWeigth_0_1_V_1 = load i32* %layerWeigth_0_1_V_s, align 4"   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1> <RAM>
ST_2 : Operation 79 [2/2] (2.32ns)   --->   "%layerWeigth_1_1_V_1 = load i32* %layerWeigth_1_1_V_s, align 4"   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1> <RAM>
ST_2 : Operation 80 [2/2] (2.32ns)   --->   "%layerWeigth_2_1_V_1 = load i32* %layerWeigth_2_1_V_s, align 4"   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1> <RAM>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_12_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([18 x i8]* @p_str11)" [ANN/ANN.cpp:18]
ST_2 : Operation 82 [2/2] (2.32ns)   --->   "%layerWeigth_0_2_V_1 = load i32* %layerWeigth_0_2_V_s, align 4"   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1> <RAM>
ST_2 : Operation 83 [2/2] (2.32ns)   --->   "%layerWeigth_1_2_V_1 = load i32* %layerWeigth_1_2_V_s, align 4"   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1> <RAM>
ST_2 : Operation 84 [2/2] (2.32ns)   --->   "%layerWeigth_2_2_V_1 = load i32* %layerWeigth_2_2_V_s, align 4"   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1> <RAM>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%empty_58 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str10, i32 %tmp_5_i_i)" [ANN/ANN.cpp:35]
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "br label %burst.rd.end.i.i" [ANN/ANN.cpp:13]

 <State 3> : 4.10ns
ST_3 : Operation 87 [1/2] (2.32ns)   --->   "%layerWeigth_0_0_V_1 = load i32* %layerWeigth_0_0_V_s, align 4"   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1> <RAM>
ST_3 : Operation 88 [1/2] (2.32ns)   --->   "%layerWeigth_1_0_V_1 = load i32* %layerWeigth_1_0_V_s, align 4"   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1> <RAM>
ST_3 : Operation 89 [1/2] (2.32ns)   --->   "%layerWeigth_2_0_V_1 = load i32* %layerWeigth_2_0_V_s, align 4"   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1> <RAM>
ST_3 : Operation 90 [1/1] (1.77ns)   --->   "%tmp_8_i = call i32 @_ssdm_op_Mux.ap_auto.3i32.i2(i32 %layerWeigth_0_0_V_1, i32 %layerWeigth_1_0_V_1, i32 %layerWeigth_2_0_V_1, i2 %neuronIndex_i_i)" [ANN/ANN.cpp:13]   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 91 [1/2] (2.32ns)   --->   "%layerWeigth_0_1_V_1 = load i32* %layerWeigth_0_1_V_s, align 4"   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1> <RAM>
ST_3 : Operation 92 [1/2] (2.32ns)   --->   "%layerWeigth_1_1_V_1 = load i32* %layerWeigth_1_1_V_s, align 4"   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1> <RAM>
ST_3 : Operation 93 [1/2] (2.32ns)   --->   "%layerWeigth_2_1_V_1 = load i32* %layerWeigth_2_1_V_s, align 4"   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1> <RAM>
ST_3 : Operation 94 [1/1] (1.77ns)   --->   "%tmp_9_i = call i32 @_ssdm_op_Mux.ap_auto.3i32.i2(i32 %layerWeigth_0_1_V_1, i32 %layerWeigth_1_1_V_1, i32 %layerWeigth_2_1_V_1, i2 %neuronIndex_i_i)" [ANN/ANN.cpp:13]   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 95 [1/2] (2.32ns)   --->   "%layerWeigth_0_2_V_1 = load i32* %layerWeigth_0_2_V_s, align 4"   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1> <RAM>
ST_3 : Operation 96 [1/2] (2.32ns)   --->   "%layerWeigth_1_2_V_1 = load i32* %layerWeigth_1_2_V_s, align 4"   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1> <RAM>
ST_3 : Operation 97 [1/2] (2.32ns)   --->   "%layerWeigth_2_2_V_1 = load i32* %layerWeigth_2_2_V_s, align 4"   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1> <RAM>
ST_3 : Operation 98 [1/1] (1.77ns)   --->   "%tmp_10_i = call i32 @_ssdm_op_Mux.ap_auto.3i32.i2(i32 %layerWeigth_0_2_V_1, i32 %layerWeigth_1_2_V_1, i32 %layerWeigth_2_2_V_1, i2 %neuronIndex_i_i)" [ANN/ANN.cpp:13]   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

 <State 4> : 8.51ns
ST_4 : Operation 99 [1/1] (0.00ns)   --->   "%OP1_V_11_i_i = sext i32 %tmp_8_i to i64" [ANN/ANN.cpp:19]
ST_4 : Operation 100 [1/1] (8.51ns)   --->   "%p_Val2_8_i_i = mul nsw i64 %OP1_V_11_i_i, %OP2_V_11_i_i" [ANN/ANN.cpp:19]   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 101 [1/1] (0.00ns)   --->   "%p_Val2_9_i_i = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %p_Val2_8_i_i, i32 24, i32 55)" [ANN/ANN.cpp:19]
ST_4 : Operation 102 [1/1] (0.00ns)   --->   "%tmp_11 = trunc i64 %p_Val2_8_i_i to i23" [ANN/ANN.cpp:19]
ST_4 : Operation 103 [1/1] (0.00ns)   --->   "%OP1_V_1_1_i_i = sext i32 %tmp_9_i to i64" [ANN/ANN.cpp:19]
ST_4 : Operation 104 [1/1] (8.51ns)   --->   "%p_Val2_8_1_i_i = mul nsw i64 %OP1_V_1_1_i_i, %OP2_V_1_1_i_i" [ANN/ANN.cpp:19]   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 105 [1/1] (0.00ns)   --->   "%p_Val2_9_1_i_i = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %p_Val2_8_1_i_i, i32 24, i32 55)" [ANN/ANN.cpp:19]
ST_4 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_14 = trunc i64 %p_Val2_8_1_i_i to i23" [ANN/ANN.cpp:19]
ST_4 : Operation 107 [1/1] (0.00ns)   --->   "%OP1_V_1_2_i_i = sext i32 %tmp_10_i to i64" [ANN/ANN.cpp:19]
ST_4 : Operation 108 [1/1] (8.51ns)   --->   "%p_Val2_8_2_i_i = mul nsw i64 %OP1_V_1_2_i_i, %OP2_V_1_2_i_i" [ANN/ANN.cpp:19]   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 109 [1/1] (0.00ns)   --->   "%p_Val2_9_2_i_i = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %p_Val2_8_2_i_i, i32 24, i32 55)" [ANN/ANN.cpp:19]
ST_4 : Operation 110 [1/1] (0.00ns)   --->   "%tmp_17 = trunc i64 %p_Val2_8_2_i_i to i23" [ANN/ANN.cpp:19]
ST_4 : Operation 111 [1/1] (0.00ns)   --->   "%tmp_11_i = call i28 @_ssdm_op_PartSelect.i28.i64.i32.i32(i64 %p_Val2_8_1_i_i, i32 24, i32 51)" [ANN/ANN.cpp:19]
ST_4 : Operation 112 [1/1] (0.00ns)   --->   "%tmp_12_i = call i28 @_ssdm_op_PartSelect.i28.i64.i32.i32(i64 %p_Val2_8_i_i, i32 24, i32 51)" [ANN/ANN.cpp:19]
ST_4 : Operation 113 [1/1] (0.00ns)   --->   "%tmp_14_i = call i28 @_ssdm_op_PartSelect.i28.i64.i32.i32(i64 %p_Val2_8_2_i_i, i32 24, i32 51)" [ANN/ANN.cpp:19]
ST_4 : Operation 114 [2/2] (2.32ns)   --->   "%bias_0_V_load = load i32* %bias_0_V_addr, align 4"   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1> <RAM>
ST_4 : Operation 115 [2/2] (2.32ns)   --->   "%bias_1_V_load = load i32* %bias_1_V_addr, align 4"   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1> <RAM>
ST_4 : Operation 116 [2/2] (2.32ns)   --->   "%bias_2_V_load = load i32* %bias_2_V_addr, align 4"   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1> <RAM>

 <State 5> : 5.45ns
ST_5 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node qb_assign_3_i_i)   --->   "%tmp_10 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_8_i_i, i32 23)" [ANN/ANN.cpp:19]
ST_5 : Operation 118 [1/1] (2.44ns)   --->   "%r_i_i = icmp ne i23 %tmp_11, 0" [ANN/ANN.cpp:19]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node qb_assign_3_i_i)   --->   "%tmp_12 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_8_i_i, i32 24)" [ANN/ANN.cpp:19]
ST_5 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node qb_assign_3_i_i)   --->   "%r_i_i1_i_i = or i1 %tmp_12, %r_i_i" [ANN/ANN.cpp:19]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 121 [1/1] (0.93ns) (out node of the LUT)   --->   "%qb_assign_3_i_i = and i1 %r_i_i1_i_i, %tmp_10" [ANN/ANN.cpp:19]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 122 [1/1] (0.00ns)   --->   "%tmp_17_i_cast_i = zext i1 %qb_assign_3_i_i to i2" [ANN/ANN.cpp:21]
ST_5 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node qb_assign_3_1_i_i)   --->   "%tmp_13 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_8_1_i_i, i32 23)" [ANN/ANN.cpp:19]
ST_5 : Operation 124 [1/1] (2.44ns)   --->   "%r_1_i_i = icmp ne i23 %tmp_14, 0" [ANN/ANN.cpp:19]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node qb_assign_3_1_i_i)   --->   "%tmp_15 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_8_1_i_i, i32 24)" [ANN/ANN.cpp:19]
ST_5 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node qb_assign_3_1_i_i)   --->   "%r_i_i1_1_i_i = or i1 %tmp_15, %r_1_i_i" [ANN/ANN.cpp:19]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 127 [1/1] (0.93ns) (out node of the LUT)   --->   "%qb_assign_3_1_i_i = and i1 %r_i_i1_1_i_i, %tmp_13" [ANN/ANN.cpp:19]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 128 [1/1] (0.00ns)   --->   "%tmp_17_1_i_cast_i = zext i1 %qb_assign_3_1_i_i to i2" [ANN/ANN.cpp:21]
ST_5 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node qb_assign_3_2_i_i)   --->   "%tmp_16 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_8_2_i_i, i32 23)" [ANN/ANN.cpp:19]
ST_5 : Operation 130 [1/1] (2.44ns)   --->   "%r_i_i_62 = icmp ne i23 %tmp_17, 0" [ANN/ANN.cpp:19]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node qb_assign_3_2_i_i)   --->   "%tmp_18 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_8_2_i_i, i32 24)" [ANN/ANN.cpp:19]
ST_5 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node qb_assign_3_2_i_i)   --->   "%r_i_i1_2_i_i = or i1 %tmp_18, %r_i_i_62" [ANN/ANN.cpp:19]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 133 [1/1] (0.93ns) (out node of the LUT)   --->   "%qb_assign_3_2_i_i = and i1 %r_i_i1_2_i_i, %tmp_16" [ANN/ANN.cpp:19]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 134 [1/1] (0.00ns)   --->   "%tmp_17_2_i_cast_i = zext i1 %qb_assign_3_2_i_i to i2" [ANN/ANN.cpp:20]
ST_5 : Operation 135 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp5_i = add i32 %p_Val2_9_i_i, %p_Val2_9_1_i_i" [ANN/ANN.cpp:20]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.12> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 136 [1/1] (2.43ns)   --->   "%tmp_13_i = add i28 %tmp_11_i, %tmp_12_i" [ANN/ANN.cpp:19]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 137 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp4_i = add i32 %tmp5_i, %p_Val2_9_2_i_i" [ANN/ANN.cpp:20]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.12> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 138 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp7_i = add i2 %tmp_17_i_cast_i, %tmp_17_1_i_cast_i" [ANN/ANN.cpp:20]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.12> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 139 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%tmp6_i = add i2 %tmp7_i, %tmp_17_2_i_cast_i" [ANN/ANN.cpp:20]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.12> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 140 [1/2] (2.32ns)   --->   "%bias_0_V_load = load i32* %bias_0_V_addr, align 4"   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1> <RAM>
ST_5 : Operation 141 [1/2] (2.32ns)   --->   "%bias_1_V_load = load i32* %bias_1_V_addr, align 4"   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1> <RAM>
ST_5 : Operation 142 [1/2] (2.32ns)   --->   "%bias_2_V_load = load i32* %bias_2_V_addr, align 4"   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1> <RAM>
ST_5 : Operation 143 [1/1] (1.77ns)   --->   "%p_Val2_1 = call i32 @_ssdm_op_Mux.ap_auto.3i32.i2(i32 %bias_0_V_load, i32 %bias_1_V_load, i32 %bias_2_V_load, i2 %neuronIndex_i_i)" [ANN/ANN.cpp:13]   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 144 [1/1] (0.00ns)   --->   "%tmp_19 = trunc i32 %p_Val2_1 to i28" [ANN/ANN.cpp:13]

 <State 6> : 8.71ns
ST_6 : Operation 145 [1/1] (0.00ns)   --->   "%tmp_i_i = zext i2 %neuronIndex_i_i to i64" [ANN/ANN.cpp:19]
ST_6 : Operation 146 [1/1] (0.00ns)   --->   "%tmp6_cast_i = zext i2 %tmp6_i to i32" [ANN/ANN.cpp:20]
ST_6 : Operation 147 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_15_i = add i28 %tmp_14_i, %tmp_13_i" [ANN/ANN.cpp:19]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.12> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 148 [1/1] (0.00ns)   --->   "%tmp_16_i = zext i2 %tmp6_i to i28" [ANN/ANN.cpp:20]
ST_6 : Operation 149 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%p_Val2_14_2_i_i = add i32 %tmp6_cast_i, %tmp4_i" [ANN/ANN.cpp:20]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.12> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 150 [1/1] (4.25ns) (root node of TernaryAdder)   --->   "%tmp_17_i = add i28 %tmp_15_i, %tmp_16_i" [ANN/ANN.cpp:19]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.12> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 151 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmpCalc_V = add i32 %p_Val2_1, %p_Val2_14_2_i_i" [ANN/ANN.cpp:22]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.12> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 152 [1/1] (2.47ns)   --->   "%tmp_15_i_i = icmp sgt i32 %tmpCalc_V, 83886080" [ANN/ANN.cpp:23]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 153 [1/1] (0.00ns)   --->   "br i1 %tmp_15_i_i, label %._crit_edge.i367.i.i, label %._crit_edge.i345.i.i" [ANN/ANN.cpp:23]
ST_6 : Operation 154 [1/1] (2.47ns)   --->   "%tmp_18_i_i = icmp slt i32 %tmpCalc_V, -83886080" [ANN/ANN.cpp:27]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 155 [1/1] (0.00ns)   --->   "br i1 %tmp_18_i_i, label %._crit_edge.i323.i.i, label %._crit_edge.i301.i_ifconv.i" [ANN/ANN.cpp:27]
ST_6 : Operation 156 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp8_i = add i28 83886080, %tmp_19" [ANN/ANN.cpp:31]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.12> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 157 [1/1] (4.25ns) (root node of TernaryAdder)   --->   "%r_V_2 = add i28 %tmp_17_i, %tmp8_i" [ANN/ANN.cpp:31]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.12> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 158 [1/1] (0.00ns)   --->   "%layerResult_V_addr_4 = getelementptr [3 x i26]* %layerResult_V, i64 0, i64 %tmp_i_i" [ANN/ANN.cpp:28]
ST_6 : Operation 159 [1/1] (2.32ns)   --->   "store i26 -16777216, i26* %layerResult_V_addr_4, align 4" [ANN/ANN.cpp:28]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 26> <Depth = 3> <RAM>
ST_6 : Operation 160 [1/1] (0.00ns)   --->   "br label %1" [ANN/ANN.cpp:28]
ST_6 : Operation 161 [1/1] (0.00ns)   --->   "br label %0"
ST_6 : Operation 162 [1/1] (0.00ns)   --->   "%layerResult_V_addr_3 = getelementptr [3 x i26]* %layerResult_V, i64 0, i64 %tmp_i_i" [ANN/ANN.cpp:24]
ST_6 : Operation 163 [1/1] (2.32ns)   --->   "store i26 16777216, i26* %layerResult_V_addr_3, align 4" [ANN/ANN.cpp:24]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 26> <Depth = 3> <RAM>
ST_6 : Operation 164 [1/1] (0.00ns)   --->   "br label %0" [ANN/ANN.cpp:24]

 <State 7> : 8.51ns
ST_7 : Operation 165 [1/1] (0.00ns)   --->   "%OP1_V_3_cast_i_i = zext i28 %r_V_2 to i60" [ANN/ANN.cpp:31]
ST_7 : Operation 166 [1/1] (8.51ns)   --->   "%r_V_4 = mul i60 -1728053248, %OP1_V_3_cast_i_i" [ANN/ANN.cpp:31]   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 167 [1/1] (0.00ns)   --->   "%tmp_20_i = call i12 @_ssdm_op_PartSelect.i12.i60.i32.i32(i60 %r_V_4, i32 48, i32 59)" [ANN/ANN.cpp:31]
ST_7 : Operation 168 [1/1] (0.00ns)   --->   "%tmp_23 = trunc i60 %r_V_4 to i48" [ANN/ANN.cpp:31]

 <State 8> : 7.46ns
ST_8 : Operation 169 [1/1] (0.00ns)   --->   "%ret_V_1_cast_i = sext i12 %tmp_20_i to i13" [ANN/ANN.cpp:31]
ST_8 : Operation 170 [1/1] (0.00ns) (grouped into LUT with out node p_3_i_i)   --->   "%tmp_22 = call i1 @_ssdm_op_BitSelect.i1.i60.i32(i60 %r_V_4, i32 59)" [ANN/ANN.cpp:31]
ST_8 : Operation 171 [1/1] (2.83ns)   --->   "%tmp_23_i_i = icmp eq i48 %tmp_23, 0" [ANN/ANN.cpp:31]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 172 [1/1] (1.99ns)   --->   "%ret_V_1 = add i13 1, %ret_V_1_cast_i" [ANN/ANN.cpp:31]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 173 [1/1] (0.00ns) (grouped into LUT with out node p_3_i_i)   --->   "%p_i_i = select i1 %tmp_23_i_i, i13 %ret_V_1_cast_i, i13 %ret_V_1" [ANN/ANN.cpp:31]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 174 [1/1] (1.37ns) (out node of the LUT)   --->   "%p_3_i_i = select i1 %tmp_22, i13 %p_i_i, i13 %ret_V_1_cast_i" [ANN/ANN.cpp:31]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 175 [1/1] (0.00ns)   --->   "%tmp_24_i_i = sext i13 %p_3_i_i to i64" [ANN/ANN.cpp:32]
ST_8 : Operation 176 [1/1] (0.00ns)   --->   "%coeTanSig_V_addr_1 = getelementptr [4096 x i25]* @coeTanSig_V, i64 0, i64 %tmp_24_i_i" [ANN/ANN.cpp:32]
ST_8 : Operation 177 [2/2] (3.25ns)   --->   "%coeTanSig_V_load_1 = load i25* %coeTanSig_V_addr_1, align 4" [ANN/ANN.cpp:32]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 25> <Depth = 4096> <ROM>

 <State 9> : 5.58ns
ST_9 : Operation 178 [1/1] (0.00ns)   --->   "%empty_59 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"
ST_9 : Operation 179 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str10) nounwind" [ANN/ANN.cpp:14]
ST_9 : Operation 180 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [ANN/ANN.cpp:15]
ST_9 : Operation 181 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLatency(i32 2, i32 10, [1 x i8]* @p_str) nounwind" [ANN/ANN.cpp:19]
ST_9 : Operation 182 [1/1] (0.00ns)   --->   "%empty_60 = call i32 (...)* @_ssdm_op_SpecRegionEnd([18 x i8]* @p_str11, i32 %tmp_6_i_i)" [ANN/ANN.cpp:21]
ST_9 : Operation 183 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLatency(i32 2, i32 10, [1 x i8]* @p_str) nounwind" [ANN/ANN.cpp:19]
ST_9 : Operation 184 [1/1] (0.00ns)   --->   "%empty_61 = call i32 (...)* @_ssdm_op_SpecRegionEnd([18 x i8]* @p_str11, i32 %tmp_10_i_i)" [ANN/ANN.cpp:21]
ST_9 : Operation 185 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLatency(i32 2, i32 10, [1 x i8]* @p_str) nounwind" [ANN/ANN.cpp:19]
ST_9 : Operation 186 [1/1] (0.00ns)   --->   "%empty_63 = call i32 (...)* @_ssdm_op_SpecRegionEnd([18 x i8]* @p_str11, i32 %tmp_12_i_i)" [ANN/ANN.cpp:21]
ST_9 : Operation 187 [1/2] (3.25ns)   --->   "%coeTanSig_V_load_1 = load i25* %coeTanSig_V_addr_1, align 4" [ANN/ANN.cpp:32]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 25> <Depth = 4096> <ROM>
ST_9 : Operation 188 [1/1] (0.00ns)   --->   "%coeTanSig_V_load_1_c = sext i25 %coeTanSig_V_load_1 to i26" [ANN/ANN.cpp:32]
ST_9 : Operation 189 [1/1] (0.00ns)   --->   "%layerResult_V_addr_5 = getelementptr [3 x i26]* %layerResult_V, i64 0, i64 %tmp_i_i" [ANN/ANN.cpp:32]
ST_9 : Operation 190 [1/1] (2.32ns)   --->   "store i26 %coeTanSig_V_load_1_c, i26* %layerResult_V_addr_5, align 4" [ANN/ANN.cpp:32]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 26> <Depth = 3> <RAM>
ST_9 : Operation 191 [1/1] (0.00ns)   --->   "br label %1"

 <State 10> : 2.32ns
ST_10 : Operation 192 [1/1] (0.00ns)   --->   "%tmp_2_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([18 x i8]* @p_str12)" [ANN/ANN.cpp:39]
ST_10 : Operation 193 [1/1] (0.00ns)   --->   "%layerResult_V_addr = getelementptr [3 x i26]* %layerResult_V, i64 0, i64 0" [ANN/ANN.cpp:40]
ST_10 : Operation 194 [2/2] (2.32ns)   --->   "%layerResult_V_load = load i26* %layerResult_V_addr, align 4" [ANN/ANN.cpp:40]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 26> <Depth = 3> <RAM>

 <State 11> : 2.32ns
ST_11 : Operation 195 [1/1] (0.00ns)   --->   "%outputLayerWeigth_0 = getelementptr [1 x i32]* %outputLayerWeigth_0_V, i64 0, i64 0"
ST_11 : Operation 196 [2/2] (2.32ns)   --->   "%outputLayerWeigth_0_1 = load i32* %outputLayerWeigth_0, align 4" [ANN/ANN.cpp:40]   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1> <RAM>
ST_11 : Operation 197 [1/2] (2.32ns)   --->   "%layerResult_V_load = load i26* %layerResult_V_addr, align 4" [ANN/ANN.cpp:40]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 26> <Depth = 3> <RAM>
ST_11 : Operation 198 [1/1] (0.00ns)   --->   "%tmp_3_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([18 x i8]* @p_str12)" [ANN/ANN.cpp:39]
ST_11 : Operation 199 [1/1] (0.00ns)   --->   "%outputLayerWeigth_1 = getelementptr [1 x i32]* %outputLayerWeigth_1_V, i64 0, i64 0"
ST_11 : Operation 200 [2/2] (2.32ns)   --->   "%outputLayerWeigth_1_1 = load i32* %outputLayerWeigth_1, align 4" [ANN/ANN.cpp:40]   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1> <RAM>
ST_11 : Operation 201 [1/1] (0.00ns)   --->   "%layerResult_V_addr_1 = getelementptr [3 x i26]* %layerResult_V, i64 0, i64 1" [ANN/ANN.cpp:40]
ST_11 : Operation 202 [2/2] (2.32ns)   --->   "%layerResult_V_load_1 = load i26* %layerResult_V_addr_1, align 4" [ANN/ANN.cpp:40]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 26> <Depth = 3> <RAM>
ST_11 : Operation 203 [1/1] (0.00ns)   --->   "%tmp_4_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([18 x i8]* @p_str12)" [ANN/ANN.cpp:39]
ST_11 : Operation 204 [1/1] (0.00ns)   --->   "%outputLayerWeigth_2 = getelementptr [1 x i32]* %outputLayerWeigth_2_V, i64 0, i64 0"
ST_11 : Operation 205 [2/2] (2.32ns)   --->   "%outputLayerWeigth_2_1 = load i32* %outputLayerWeigth_2, align 4" [ANN/ANN.cpp:40]   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1> <RAM>
ST_11 : Operation 206 [1/1] (0.00ns)   --->   "%layerResult_V_addr_2 = getelementptr [3 x i26]* %layerResult_V, i64 0, i64 2" [ANN/ANN.cpp:40]
ST_11 : Operation 207 [2/2] (2.32ns)   --->   "%layerResult_V_load_2 = load i26* %layerResult_V_addr_2, align 4" [ANN/ANN.cpp:40]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 26> <Depth = 3> <RAM>

 <State 12> : 2.32ns
ST_12 : Operation 208 [1/2] (2.32ns)   --->   "%outputLayerWeigth_0_1 = load i32* %outputLayerWeigth_0, align 4" [ANN/ANN.cpp:40]   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1> <RAM>
ST_12 : Operation 209 [1/2] (2.32ns)   --->   "%outputLayerWeigth_1_1 = load i32* %outputLayerWeigth_1, align 4" [ANN/ANN.cpp:40]   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1> <RAM>
ST_12 : Operation 210 [1/2] (2.32ns)   --->   "%layerResult_V_load_1 = load i26* %layerResult_V_addr_1, align 4" [ANN/ANN.cpp:40]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 26> <Depth = 3> <RAM>
ST_12 : Operation 211 [1/2] (2.32ns)   --->   "%outputLayerWeigth_2_1 = load i32* %outputLayerWeigth_2, align 4" [ANN/ANN.cpp:40]   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1> <RAM>
ST_12 : Operation 212 [1/2] (2.32ns)   --->   "%layerResult_V_load_2 = load i26* %layerResult_V_addr_2, align 4" [ANN/ANN.cpp:40]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 26> <Depth = 3> <RAM>

 <State 13> : 8.51ns
ST_13 : Operation 213 [1/1] (0.00ns)   --->   "%OP1_V_cast_i_i = sext i32 %outputLayerWeigth_0_1 to i58" [ANN/ANN.cpp:40]
ST_13 : Operation 214 [1/1] (0.00ns)   --->   "%OP2_V_cast_i_i = sext i26 %layerResult_V_load to i58" [ANN/ANN.cpp:40]
ST_13 : Operation 215 [1/1] (8.51ns)   --->   "%p_Val2_3_i_i = mul i58 %OP1_V_cast_i_i, %OP2_V_cast_i_i" [ANN/ANN.cpp:40]   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 216 [1/1] (0.00ns)   --->   "%p_Val2_4_i_i = call i32 @_ssdm_op_PartSelect.i32.i58.i32.i32(i58 %p_Val2_3_i_i, i32 24, i32 55)" [ANN/ANN.cpp:40]
ST_13 : Operation 217 [1/1] (0.00ns)   --->   "%tmp_1 = trunc i58 %p_Val2_3_i_i to i23" [ANN/ANN.cpp:40]
ST_13 : Operation 218 [1/1] (0.00ns)   --->   "%OP1_V_1_cast_i_i = sext i32 %outputLayerWeigth_1_1 to i58" [ANN/ANN.cpp:40]
ST_13 : Operation 219 [1/1] (0.00ns)   --->   "%OP2_V_1_cast_i_i = sext i26 %layerResult_V_load_1 to i58" [ANN/ANN.cpp:40]
ST_13 : Operation 220 [1/1] (8.51ns)   --->   "%p_Val2_3_1_i_i = mul i58 %OP1_V_1_cast_i_i, %OP2_V_1_cast_i_i" [ANN/ANN.cpp:40]   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 221 [1/1] (0.00ns)   --->   "%p_Val2_4_1_i_i = call i32 @_ssdm_op_PartSelect.i32.i58.i32.i32(i58 %p_Val2_3_1_i_i, i32 24, i32 55)" [ANN/ANN.cpp:40]
ST_13 : Operation 222 [1/1] (0.00ns)   --->   "%tmp_4 = trunc i58 %p_Val2_3_1_i_i to i23" [ANN/ANN.cpp:40]
ST_13 : Operation 223 [1/1] (0.00ns)   --->   "%OP1_V_cast_i_i_66 = sext i32 %outputLayerWeigth_2_1 to i58" [ANN/ANN.cpp:40]
ST_13 : Operation 224 [1/1] (0.00ns)   --->   "%OP2_V_2_cast_i_i = sext i26 %layerResult_V_load_2 to i58" [ANN/ANN.cpp:40]
ST_13 : Operation 225 [1/1] (8.51ns)   --->   "%p_Val2_3_2_i_i = mul i58 %OP1_V_cast_i_i_66, %OP2_V_2_cast_i_i" [ANN/ANN.cpp:40]   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 226 [1/1] (0.00ns)   --->   "%p_Val2_4_2_i_i = call i32 @_ssdm_op_PartSelect.i32.i58.i32.i32(i58 %p_Val2_3_2_i_i, i32 24, i32 55)" [ANN/ANN.cpp:40]
ST_13 : Operation 227 [1/1] (0.00ns)   --->   "%tmp_7 = trunc i58 %p_Val2_3_2_i_i to i23" [ANN/ANN.cpp:40]
ST_13 : Operation 228 [1/1] (0.00ns)   --->   "%tmp_i = call i28 @_ssdm_op_PartSelect.i28.i58.i32.i32(i58 %p_Val2_3_2_i_i, i32 24, i32 51)" [ANN/ANN.cpp:40]
ST_13 : Operation 229 [1/1] (0.00ns)   --->   "%tmp_1_i = call i28 @_ssdm_op_PartSelect.i28.i58.i32.i32(i58 %p_Val2_3_1_i_i, i32 24, i32 51)" [ANN/ANN.cpp:40]
ST_13 : Operation 230 [1/1] (0.00ns)   --->   "%tmp_4_i = call i28 @_ssdm_op_PartSelect.i28.i58.i32.i32(i58 %p_Val2_3_i_i, i32 24, i32 51)" [ANN/ANN.cpp:40]
ST_13 : Operation 231 [1/1] (0.00ns)   --->   "%outputLayerBias_V_ad = getelementptr [1 x i32]* %outputLayerBias_V, i64 0, i64 0"
ST_13 : Operation 232 [2/2] (2.32ns)   --->   "%p_Val2_s = load i32* %outputLayerBias_V_ad, align 4" [ANN/ANN.cpp:43]   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1> <RAM>

 <State 14> : 5.45ns
ST_14 : Operation 233 [1/1] (0.00ns) (grouped into LUT with out node qb_assign_1_i_i)   --->   "%tmp = call i1 @_ssdm_op_BitSelect.i1.i58.i32(i58 %p_Val2_3_i_i, i32 23)" [ANN/ANN.cpp:40]
ST_14 : Operation 234 [1/1] (2.44ns)   --->   "%r_2_i_i = icmp ne i23 %tmp_1, 0" [ANN/ANN.cpp:40]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 235 [1/1] (0.00ns) (grouped into LUT with out node qb_assign_1_i_i)   --->   "%tmp_2 = call i1 @_ssdm_op_BitSelect.i1.i58.i32(i58 %p_Val2_3_i_i, i32 24)" [ANN/ANN.cpp:40]
ST_14 : Operation 236 [1/1] (0.00ns) (grouped into LUT with out node qb_assign_1_i_i)   --->   "%r_i_i_i_i = or i1 %tmp_2, %r_2_i_i" [ANN/ANN.cpp:40]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 237 [1/1] (0.93ns) (out node of the LUT)   --->   "%qb_assign_1_i_i = and i1 %r_i_i_i_i, %tmp" [ANN/ANN.cpp:40]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 238 [1/1] (0.00ns)   --->   "%tmp_7_i_cast_i = zext i1 %qb_assign_1_i_i to i2" [ANN/ANN.cpp:42]
ST_14 : Operation 239 [1/1] (0.00ns) (grouped into LUT with out node qb_assign_1_1_i_i)   --->   "%tmp_3 = call i1 @_ssdm_op_BitSelect.i1.i58.i32(i58 %p_Val2_3_1_i_i, i32 23)" [ANN/ANN.cpp:40]
ST_14 : Operation 240 [1/1] (2.44ns)   --->   "%r_2_1_i_i = icmp ne i23 %tmp_4, 0" [ANN/ANN.cpp:40]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 241 [1/1] (0.00ns) (grouped into LUT with out node qb_assign_1_1_i_i)   --->   "%tmp_5 = call i1 @_ssdm_op_BitSelect.i1.i58.i32(i58 %p_Val2_3_1_i_i, i32 24)" [ANN/ANN.cpp:40]
ST_14 : Operation 242 [1/1] (0.00ns) (grouped into LUT with out node qb_assign_1_1_i_i)   --->   "%r_i_i_1_i_i = or i1 %tmp_5, %r_2_1_i_i" [ANN/ANN.cpp:40]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 243 [1/1] (0.93ns) (out node of the LUT)   --->   "%qb_assign_1_1_i_i = and i1 %r_i_i_1_i_i, %tmp_3" [ANN/ANN.cpp:40]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 244 [1/1] (0.00ns)   --->   "%tmp_7_1_i_cast_i = zext i1 %qb_assign_1_1_i_i to i2" [ANN/ANN.cpp:42]
ST_14 : Operation 245 [1/1] (0.00ns) (grouped into LUT with out node qb_assign_1_2_i_i)   --->   "%tmp_6 = call i1 @_ssdm_op_BitSelect.i1.i58.i32(i58 %p_Val2_3_2_i_i, i32 23)" [ANN/ANN.cpp:40]
ST_14 : Operation 246 [1/1] (2.44ns)   --->   "%r_2_2_i_i = icmp ne i23 %tmp_7, 0" [ANN/ANN.cpp:40]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 247 [1/1] (0.00ns) (grouped into LUT with out node qb_assign_1_2_i_i)   --->   "%tmp_8 = call i1 @_ssdm_op_BitSelect.i1.i58.i32(i58 %p_Val2_3_2_i_i, i32 24)" [ANN/ANN.cpp:40]
ST_14 : Operation 248 [1/1] (0.00ns) (grouped into LUT with out node qb_assign_1_2_i_i)   --->   "%r_i_i_2_i_i = or i1 %tmp_8, %r_2_2_i_i" [ANN/ANN.cpp:40]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 249 [1/1] (0.93ns) (out node of the LUT)   --->   "%qb_assign_1_2_i_i = and i1 %r_i_i_2_i_i, %tmp_6" [ANN/ANN.cpp:40]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 250 [1/1] (0.00ns)   --->   "%tmp_7_2_i_cast_i = zext i1 %qb_assign_1_2_i_i to i2" [ANN/ANN.cpp:41]
ST_14 : Operation 251 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp2_i = add i32 %p_Val2_4_1_i_i, %p_Val2_4_2_i_i" [ANN/ANN.cpp:41]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.12> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 252 [1/1] (2.43ns)   --->   "%tmp_3_i = add i28 %tmp_i, %tmp_1_i" [ANN/ANN.cpp:40]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 253 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp9_i = add i32 %tmp2_i, %p_Val2_4_i_i" [ANN/ANN.cpp:41]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.12> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 254 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp3_i = add i2 %tmp_7_1_i_cast_i, %tmp_7_2_i_cast_i" [ANN/ANN.cpp:41]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.12> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 255 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%tmp10_i = add i2 %tmp3_i, %tmp_7_i_cast_i" [ANN/ANN.cpp:41]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.12> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 256 [1/2] (2.32ns)   --->   "%p_Val2_s = load i32* %outputLayerBias_V_ad, align 4" [ANN/ANN.cpp:43]   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1> <RAM>
ST_14 : Operation 257 [1/1] (0.00ns)   --->   "%tmp_9 = trunc i32 %p_Val2_s to i28" [ANN/ANN.cpp:43]

 <State 15> : 8.71ns
ST_15 : Operation 258 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLatency(i32 2, i32 10, [1 x i8]* @p_str) nounwind" [ANN/ANN.cpp:40]
ST_15 : Operation 259 [1/1] (0.00ns)   --->   "%empty_64 = call i32 (...)* @_ssdm_op_SpecRegionEnd([18 x i8]* @p_str12, i32 %tmp_2_i_i)" [ANN/ANN.cpp:42]
ST_15 : Operation 260 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLatency(i32 2, i32 10, [1 x i8]* @p_str) nounwind" [ANN/ANN.cpp:40]
ST_15 : Operation 261 [1/1] (0.00ns)   --->   "%empty_65 = call i32 (...)* @_ssdm_op_SpecRegionEnd([18 x i8]* @p_str12, i32 %tmp_3_i_i)" [ANN/ANN.cpp:42]
ST_15 : Operation 262 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLatency(i32 2, i32 10, [1 x i8]* @p_str) nounwind" [ANN/ANN.cpp:40]
ST_15 : Operation 263 [1/1] (0.00ns)   --->   "%tmp13_cast_i = zext i2 %tmp10_i to i32" [ANN/ANN.cpp:41]
ST_15 : Operation 264 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_i_67 = add i28 %tmp_4_i, %tmp_3_i" [ANN/ANN.cpp:40]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.12> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 265 [1/1] (0.00ns)   --->   "%tmp_5_i = zext i2 %tmp10_i to i28" [ANN/ANN.cpp:41]
ST_15 : Operation 266 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%p_Val2_13_2_i_i = add i32 %tmp13_cast_i, %tmp9_i" [ANN/ANN.cpp:41]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.12> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 267 [1/1] (0.00ns)   --->   "%empty_68 = call i32 (...)* @_ssdm_op_SpecRegionEnd([18 x i8]* @p_str12, i32 %tmp_4_i_i)" [ANN/ANN.cpp:42]
ST_15 : Operation 268 [1/1] (4.25ns) (root node of TernaryAdder)   --->   "%tmp_7_i = add i28 %tmp_i_67, %tmp_5_i" [ANN/ANN.cpp:40]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.12> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 269 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmpCalc_V_2 = add i32 %p_Val2_s, %p_Val2_13_2_i_i" [ANN/ANN.cpp:43]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.12> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 270 [1/1] (2.47ns)   --->   "%tmp_i_i_69 = icmp sgt i32 %tmpCalc_V_2, 83886080" [ANN/ANN.cpp:44]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 271 [1/1] (0.00ns)   --->   "br i1 %tmp_i_i_69, label %._crit_edge88.i265.i.i, label %._crit_edge88.i419.i.i" [ANN/ANN.cpp:44]
ST_15 : Operation 272 [1/1] (2.47ns)   --->   "%tmp_16_i_i = icmp slt i32 %tmpCalc_V_2, -83886080" [ANN/ANN.cpp:48]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 273 [1/1] (0.00ns)   --->   "br i1 %tmp_16_i_i, label %._crit_edge88.i441.i.i, label %._crit_edge88.i463.i_ifconv.i" [ANN/ANN.cpp:48]
ST_15 : Operation 274 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp11_i = add i28 83886080, %tmp_7_i" [ANN/ANN.cpp:52]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.12> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 275 [1/1] (4.25ns) (root node of TernaryAdder)   --->   "%r_V = add i28 %tmp_9, %tmp11_i" [ANN/ANN.cpp:52]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.12> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 276 [1/1] (2.32ns)   --->   "store i26 -16777216, i26* %layerResult_V_addr, align 4" [ANN/ANN.cpp:49]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 26> <Depth = 3> <RAM>
ST_15 : Operation 277 [1/1] (1.81ns)   --->   "br label %.exit" [ANN/ANN.cpp:49]
ST_15 : Operation 278 [1/1] (2.32ns)   --->   "store i26 16777216, i26* %layerResult_V_addr, align 4" [ANN/ANN.cpp:45]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 26> <Depth = 3> <RAM>
ST_15 : Operation 279 [1/1] (1.81ns)   --->   "br label %.exit" [ANN/ANN.cpp:45]

 <State 16> : 8.51ns
ST_16 : Operation 280 [1/1] (0.00ns)   --->   "%OP1_V_2_cast_i_i = zext i28 %r_V to i60" [ANN/ANN.cpp:52]
ST_16 : Operation 281 [1/1] (8.51ns)   --->   "%r_V_5 = mul i60 -1728053248, %OP1_V_2_cast_i_i" [ANN/ANN.cpp:52]   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 282 [1/1] (0.00ns)   --->   "%tmp_19_i = call i12 @_ssdm_op_PartSelect.i12.i60.i32.i32(i60 %r_V_5, i32 48, i32 59)" [ANN/ANN.cpp:52]
ST_16 : Operation 283 [1/1] (0.00ns)   --->   "%tmp_21 = trunc i60 %r_V_5 to i48" [ANN/ANN.cpp:52]

 <State 17> : 7.46ns
ST_17 : Operation 284 [1/1] (0.00ns)   --->   "%ret_V_cast_i = sext i12 %tmp_19_i to i13" [ANN/ANN.cpp:52]
ST_17 : Operation 285 [1/1] (0.00ns) (grouped into LUT with out node p_2_i_i)   --->   "%tmp_20 = call i1 @_ssdm_op_BitSelect.i1.i60.i32(i60 %r_V_5, i32 59)" [ANN/ANN.cpp:52]
ST_17 : Operation 286 [1/1] (2.83ns)   --->   "%tmp_21_i_i = icmp eq i48 %tmp_21, 0" [ANN/ANN.cpp:52]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 287 [1/1] (1.99ns)   --->   "%ret_V = add i13 1, %ret_V_cast_i" [ANN/ANN.cpp:52]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 288 [1/1] (0.00ns) (grouped into LUT with out node p_2_i_i)   --->   "%p_1_i_i = select i1 %tmp_21_i_i, i13 %ret_V_cast_i, i13 %ret_V" [ANN/ANN.cpp:52]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 289 [1/1] (1.37ns) (out node of the LUT)   --->   "%p_2_i_i = select i1 %tmp_20, i13 %p_1_i_i, i13 %ret_V_cast_i" [ANN/ANN.cpp:52]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 290 [1/1] (0.00ns)   --->   "%tmp_22_i_i = sext i13 %p_2_i_i to i64" [ANN/ANN.cpp:53]
ST_17 : Operation 291 [1/1] (0.00ns)   --->   "%coeTanSig_V_addr = getelementptr [4096 x i25]* @coeTanSig_V, i64 0, i64 %tmp_22_i_i" [ANN/ANN.cpp:53]
ST_17 : Operation 292 [2/2] (3.25ns)   --->   "%coeTanSig_V_load = load i25* %coeTanSig_V_addr, align 4" [ANN/ANN.cpp:53]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 25> <Depth = 4096> <ROM>

 <State 18> : 8.75ns
ST_18 : Operation 293 [1/2] (3.25ns)   --->   "%coeTanSig_V_load = load i25* %coeTanSig_V_addr, align 4" [ANN/ANN.cpp:53]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 25> <Depth = 4096> <ROM>
ST_18 : Operation 294 [1/1] (0.00ns)   --->   "%coeTanSig_V_load_cas = sext i25 %coeTanSig_V_load to i26" [ANN/ANN.cpp:53]
ST_18 : Operation 295 [1/1] (2.32ns)   --->   "store i26 %coeTanSig_V_load_cas, i26* %layerResult_V_addr, align 4" [ANN/ANN.cpp:53]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 26> <Depth = 3> <RAM>
ST_18 : Operation 296 [1/1] (1.81ns)   --->   "br label %.exit"
ST_18 : Operation 297 [1/1] (8.75ns)   --->   "%result_V_addr_i_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %result_V_addr, i32 1)" [ANN/ANN.cpp:59]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 19> : 8.75ns
ST_19 : Operation 298 [1/1] (0.00ns)   --->   "%layerResult_V_gep24_s = phi i26 [ 16777216, %._crit_edge88.i265.i.i ], [ %coeTanSig_V_load_cas, %._crit_edge88.i463.i_ifconv.i ], [ -16777216, %._crit_edge88.i441.i.i ]" [ANN/ANN.cpp:53]
ST_19 : Operation 299 [1/1] (0.00ns)   --->   "%layerResult_V_gep24_1 = sext i26 %layerResult_V_gep24_s to i32" [ANN/ANN.cpp:53]
ST_19 : Operation 300 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i32P(i32* %result_V_addr, i32 %layerResult_V_gep24_1, i4 -1)" [ANN/ANN.cpp:59]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 20> : 8.75ns
ST_20 : Operation 301 [5/5] (8.75ns)   --->   "%result_V_addr_i_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %result_V_addr)" [ANN/ANN.cpp:59]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 21> : 8.75ns
ST_21 : Operation 302 [4/5] (8.75ns)   --->   "%result_V_addr_i_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %result_V_addr)" [ANN/ANN.cpp:59]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 22> : 8.75ns
ST_22 : Operation 303 [3/5] (8.75ns)   --->   "%result_V_addr_i_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %result_V_addr)" [ANN/ANN.cpp:59]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 23> : 8.75ns
ST_23 : Operation 304 [2/5] (8.75ns)   --->   "%result_V_addr_i_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %result_V_addr)" [ANN/ANN.cpp:59]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 24> : 8.75ns
ST_24 : Operation 305 [1/5] (8.75ns)   --->   "%result_V_addr_i_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %result_V_addr)" [ANN/ANN.cpp:59]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 306 [1/1] (0.00ns)   --->   "ret void"


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ layerWeigth_0_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ layerWeigth_1_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ layerWeigth_2_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ layerWeigth_0_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ layerWeigth_1_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ layerWeigth_2_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_read1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ layerWeigth_0_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ layerWeigth_1_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ layerWeigth_2_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_read2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ bias_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ bias_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ bias_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ outputLayerWeigth_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ outputLayerWeigth_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ outputLayerWeigth_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ outputLayerBias_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ result_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ result_V_offset]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ coeTanSig_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
empty                 (specmemcore      ) [ 0000000000000000000000000]
empty_43              (specmemcore      ) [ 0000000000000000000000000]
empty_44              (specmemcore      ) [ 0000000000000000000000000]
empty_45              (specmemcore      ) [ 0000000000000000000000000]
empty_46              (specmemcore      ) [ 0000000000000000000000000]
empty_47              (specmemcore      ) [ 0000000000000000000000000]
empty_48              (specmemcore      ) [ 0000000000000000000000000]
empty_49              (specmemcore      ) [ 0000000000000000000000000]
empty_50              (specmemcore      ) [ 0000000000000000000000000]
empty_51              (specmemcore      ) [ 0000000000000000000000000]
empty_52              (specmemcore      ) [ 0000000000000000000000000]
empty_53              (specmemcore      ) [ 0000000000000000000000000]
empty_54              (specmemcore      ) [ 0000000000000000000000000]
empty_55              (specmemcore      ) [ 0000000000000000000000000]
empty_56              (specmemcore      ) [ 0000000000000000000000000]
empty_57              (specmemcore      ) [ 0000000000000000000000000]
p_read_1              (read             ) [ 0000000000000000000000000]
p_read_2              (read             ) [ 0000000000000000000000000]
p_read_3              (read             ) [ 0000000000000000000000000]
layerResult_V         (alloca           ) [ 0011111111110000000000000]
StgValue_45           (specinterface    ) [ 0000000000000000000000000]
StgValue_46           (specinterface    ) [ 0000000000000000000000000]
result_V_offset_read  (read             ) [ 0000000000000000000000000]
result_V_offset1_i    (partselect       ) [ 0000000000000000000000000]
tmp_2_i               (zext             ) [ 0000000000000000000000000]
result_V_addr         (getelementptr    ) [ 0011111111111111111111111]
StgValue_51           (specinterface    ) [ 0000000000000000000000000]
OP2_V_11_i_i          (sext             ) [ 0011111111000000000000000]
OP2_V_1_1_i_i         (sext             ) [ 0011111111000000000000000]
OP2_V_1_2_i_i         (sext             ) [ 0011111111000000000000000]
layerWeigth_0_0_V_s   (getelementptr    ) [ 0011111111000000000000000]
layerWeigth_1_0_V_s   (getelementptr    ) [ 0011111111000000000000000]
layerWeigth_2_0_V_s   (getelementptr    ) [ 0011111111000000000000000]
layerWeigth_0_1_V_s   (getelementptr    ) [ 0011111111000000000000000]
layerWeigth_1_1_V_s   (getelementptr    ) [ 0011111111000000000000000]
layerWeigth_2_1_V_s   (getelementptr    ) [ 0011111111000000000000000]
layerWeigth_0_2_V_s   (getelementptr    ) [ 0011111111000000000000000]
layerWeigth_1_2_V_s   (getelementptr    ) [ 0011111111000000000000000]
layerWeigth_2_2_V_s   (getelementptr    ) [ 0011111111000000000000000]
bias_0_V_addr         (getelementptr    ) [ 0011111111000000000000000]
bias_1_V_addr         (getelementptr    ) [ 0011111111000000000000000]
bias_2_V_addr         (getelementptr    ) [ 0011111111000000000000000]
StgValue_67           (br               ) [ 0111111111000000000000000]
neuronIndex_i_i       (phi              ) [ 0011111111000000000000000]
exitcond1_i_i         (icmp             ) [ 0011111111000000000000000]
neuronIndex           (add              ) [ 0111111111000000000000000]
StgValue_71           (br               ) [ 0000000000000000000000000]
tmp_5_i_i             (specregionbegin  ) [ 0000000000000000000000000]
tmp_6_i_i             (specregionbegin  ) [ 0011111111000000000000000]
tmp_10_i_i            (specregionbegin  ) [ 0011111111000000000000000]
tmp_12_i_i            (specregionbegin  ) [ 0011111111000000000000000]
empty_58              (specregionend    ) [ 0000000000000000000000000]
StgValue_86           (br               ) [ 0111111111000000000000000]
layerWeigth_0_0_V_1   (load             ) [ 0000000000000000000000000]
layerWeigth_1_0_V_1   (load             ) [ 0000000000000000000000000]
layerWeigth_2_0_V_1   (load             ) [ 0000000000000000000000000]
tmp_8_i               (mux              ) [ 0010100000000000000000000]
layerWeigth_0_1_V_1   (load             ) [ 0000000000000000000000000]
layerWeigth_1_1_V_1   (load             ) [ 0000000000000000000000000]
layerWeigth_2_1_V_1   (load             ) [ 0000000000000000000000000]
tmp_9_i               (mux              ) [ 0010100000000000000000000]
layerWeigth_0_2_V_1   (load             ) [ 0000000000000000000000000]
layerWeigth_1_2_V_1   (load             ) [ 0000000000000000000000000]
layerWeigth_2_2_V_1   (load             ) [ 0000000000000000000000000]
tmp_10_i              (mux              ) [ 0010100000000000000000000]
OP1_V_11_i_i          (sext             ) [ 0000000000000000000000000]
p_Val2_8_i_i          (mul              ) [ 0010010000000000000000000]
p_Val2_9_i_i          (partselect       ) [ 0010010000000000000000000]
tmp_11                (trunc            ) [ 0010010000000000000000000]
OP1_V_1_1_i_i         (sext             ) [ 0000000000000000000000000]
p_Val2_8_1_i_i        (mul              ) [ 0010010000000000000000000]
p_Val2_9_1_i_i        (partselect       ) [ 0010010000000000000000000]
tmp_14                (trunc            ) [ 0010010000000000000000000]
OP1_V_1_2_i_i         (sext             ) [ 0000000000000000000000000]
p_Val2_8_2_i_i        (mul              ) [ 0010010000000000000000000]
p_Val2_9_2_i_i        (partselect       ) [ 0010010000000000000000000]
tmp_17                (trunc            ) [ 0010010000000000000000000]
tmp_11_i              (partselect       ) [ 0010010000000000000000000]
tmp_12_i              (partselect       ) [ 0010010000000000000000000]
tmp_14_i              (partselect       ) [ 0010011000000000000000000]
tmp_10                (bitselect        ) [ 0000000000000000000000000]
r_i_i                 (icmp             ) [ 0000000000000000000000000]
tmp_12                (bitselect        ) [ 0000000000000000000000000]
r_i_i1_i_i            (or               ) [ 0000000000000000000000000]
qb_assign_3_i_i       (and              ) [ 0000000000000000000000000]
tmp_17_i_cast_i       (zext             ) [ 0000000000000000000000000]
tmp_13                (bitselect        ) [ 0000000000000000000000000]
r_1_i_i               (icmp             ) [ 0000000000000000000000000]
tmp_15                (bitselect        ) [ 0000000000000000000000000]
r_i_i1_1_i_i          (or               ) [ 0000000000000000000000000]
qb_assign_3_1_i_i     (and              ) [ 0000000000000000000000000]
tmp_17_1_i_cast_i     (zext             ) [ 0000000000000000000000000]
tmp_16                (bitselect        ) [ 0000000000000000000000000]
r_i_i_62              (icmp             ) [ 0000000000000000000000000]
tmp_18                (bitselect        ) [ 0000000000000000000000000]
r_i_i1_2_i_i          (or               ) [ 0000000000000000000000000]
qb_assign_3_2_i_i     (and              ) [ 0000000000000000000000000]
tmp_17_2_i_cast_i     (zext             ) [ 0000000000000000000000000]
tmp5_i                (add              ) [ 0000000000000000000000000]
tmp_13_i              (add              ) [ 0010001000000000000000000]
tmp4_i                (add              ) [ 0010001000000000000000000]
tmp7_i                (add              ) [ 0000000000000000000000000]
tmp6_i                (add              ) [ 0010001000000000000000000]
bias_0_V_load         (load             ) [ 0000000000000000000000000]
bias_1_V_load         (load             ) [ 0000000000000000000000000]
bias_2_V_load         (load             ) [ 0000000000000000000000000]
p_Val2_1              (mux              ) [ 0010001000000000000000000]
tmp_19                (trunc            ) [ 0010001000000000000000000]
tmp_i_i               (zext             ) [ 0010000111000000000000000]
tmp6_cast_i           (zext             ) [ 0000000000000000000000000]
tmp_15_i              (add              ) [ 0000000000000000000000000]
tmp_16_i              (zext             ) [ 0000000000000000000000000]
p_Val2_14_2_i_i       (add              ) [ 0000000000000000000000000]
tmp_17_i              (add              ) [ 0000000000000000000000000]
tmpCalc_V             (add              ) [ 0000000000000000000000000]
tmp_15_i_i            (icmp             ) [ 0011111111000000000000000]
StgValue_153          (br               ) [ 0000000000000000000000000]
tmp_18_i_i            (icmp             ) [ 0011111111000000000000000]
StgValue_155          (br               ) [ 0000000000000000000000000]
tmp8_i                (add              ) [ 0000000000000000000000000]
r_V_2                 (add              ) [ 0010000100000000000000000]
layerResult_V_addr_4  (getelementptr    ) [ 0000000000000000000000000]
StgValue_159          (store            ) [ 0000000000000000000000000]
StgValue_160          (br               ) [ 0000000000000000000000000]
StgValue_161          (br               ) [ 0000000000000000000000000]
layerResult_V_addr_3  (getelementptr    ) [ 0000000000000000000000000]
StgValue_163          (store            ) [ 0000000000000000000000000]
StgValue_164          (br               ) [ 0000000000000000000000000]
OP1_V_3_cast_i_i      (zext             ) [ 0000000000000000000000000]
r_V_4                 (mul              ) [ 0010000010000000000000000]
tmp_20_i              (partselect       ) [ 0010000010000000000000000]
tmp_23                (trunc            ) [ 0010000010000000000000000]
ret_V_1_cast_i        (sext             ) [ 0000000000000000000000000]
tmp_22                (bitselect        ) [ 0000000000000000000000000]
tmp_23_i_i            (icmp             ) [ 0000000000000000000000000]
ret_V_1               (add              ) [ 0000000000000000000000000]
p_i_i                 (select           ) [ 0000000000000000000000000]
p_3_i_i               (select           ) [ 0000000000000000000000000]
tmp_24_i_i            (sext             ) [ 0000000000000000000000000]
coeTanSig_V_addr_1    (getelementptr    ) [ 0010000001000000000000000]
empty_59              (speclooptripcount) [ 0000000000000000000000000]
StgValue_179          (specloopname     ) [ 0000000000000000000000000]
StgValue_180          (specpipeline     ) [ 0000000000000000000000000]
StgValue_181          (speclatency      ) [ 0000000000000000000000000]
empty_60              (specregionend    ) [ 0000000000000000000000000]
StgValue_183          (speclatency      ) [ 0000000000000000000000000]
empty_61              (specregionend    ) [ 0000000000000000000000000]
StgValue_185          (speclatency      ) [ 0000000000000000000000000]
empty_63              (specregionend    ) [ 0000000000000000000000000]
coeTanSig_V_load_1    (load             ) [ 0000000000000000000000000]
coeTanSig_V_load_1_c  (sext             ) [ 0000000000000000000000000]
layerResult_V_addr_5  (getelementptr    ) [ 0000000000000000000000000]
StgValue_190          (store            ) [ 0000000000000000000000000]
StgValue_191          (br               ) [ 0000000000000000000000000]
tmp_2_i_i             (specregionbegin  ) [ 0000000000011111000000000]
layerResult_V_addr    (getelementptr    ) [ 0000000000011111111000000]
outputLayerWeigth_0   (getelementptr    ) [ 0000000000001000000000000]
layerResult_V_load    (load             ) [ 0000000000001100000000000]
tmp_3_i_i             (specregionbegin  ) [ 0000000000001111000000000]
outputLayerWeigth_1   (getelementptr    ) [ 0000000000001000000000000]
layerResult_V_addr_1  (getelementptr    ) [ 0000000000001000000000000]
tmp_4_i_i             (specregionbegin  ) [ 0000000000001111000000000]
outputLayerWeigth_2   (getelementptr    ) [ 0000000000001000000000000]
layerResult_V_addr_2  (getelementptr    ) [ 0000000000001000000000000]
outputLayerWeigth_0_1 (load             ) [ 0000000000000100000000000]
outputLayerWeigth_1_1 (load             ) [ 0000000000000100000000000]
layerResult_V_load_1  (load             ) [ 0000000000000100000000000]
outputLayerWeigth_2_1 (load             ) [ 0000000000000100000000000]
layerResult_V_load_2  (load             ) [ 0000000000000100000000000]
OP1_V_cast_i_i        (sext             ) [ 0000000000000000000000000]
OP2_V_cast_i_i        (sext             ) [ 0000000000000000000000000]
p_Val2_3_i_i          (mul              ) [ 0000000000000010000000000]
p_Val2_4_i_i          (partselect       ) [ 0000000000000010000000000]
tmp_1                 (trunc            ) [ 0000000000000010000000000]
OP1_V_1_cast_i_i      (sext             ) [ 0000000000000000000000000]
OP2_V_1_cast_i_i      (sext             ) [ 0000000000000000000000000]
p_Val2_3_1_i_i        (mul              ) [ 0000000000000010000000000]
p_Val2_4_1_i_i        (partselect       ) [ 0000000000000010000000000]
tmp_4                 (trunc            ) [ 0000000000000010000000000]
OP1_V_cast_i_i_66     (sext             ) [ 0000000000000000000000000]
OP2_V_2_cast_i_i      (sext             ) [ 0000000000000000000000000]
p_Val2_3_2_i_i        (mul              ) [ 0000000000000010000000000]
p_Val2_4_2_i_i        (partselect       ) [ 0000000000000010000000000]
tmp_7                 (trunc            ) [ 0000000000000010000000000]
tmp_i                 (partselect       ) [ 0000000000000010000000000]
tmp_1_i               (partselect       ) [ 0000000000000010000000000]
tmp_4_i               (partselect       ) [ 0000000000000011000000000]
outputLayerBias_V_ad  (getelementptr    ) [ 0000000000000010000000000]
tmp                   (bitselect        ) [ 0000000000000000000000000]
r_2_i_i               (icmp             ) [ 0000000000000000000000000]
tmp_2                 (bitselect        ) [ 0000000000000000000000000]
r_i_i_i_i             (or               ) [ 0000000000000000000000000]
qb_assign_1_i_i       (and              ) [ 0000000000000000000000000]
tmp_7_i_cast_i        (zext             ) [ 0000000000000000000000000]
tmp_3                 (bitselect        ) [ 0000000000000000000000000]
r_2_1_i_i             (icmp             ) [ 0000000000000000000000000]
tmp_5                 (bitselect        ) [ 0000000000000000000000000]
r_i_i_1_i_i           (or               ) [ 0000000000000000000000000]
qb_assign_1_1_i_i     (and              ) [ 0000000000000000000000000]
tmp_7_1_i_cast_i      (zext             ) [ 0000000000000000000000000]
tmp_6                 (bitselect        ) [ 0000000000000000000000000]
r_2_2_i_i             (icmp             ) [ 0000000000000000000000000]
tmp_8                 (bitselect        ) [ 0000000000000000000000000]
r_i_i_2_i_i           (or               ) [ 0000000000000000000000000]
qb_assign_1_2_i_i     (and              ) [ 0000000000000000000000000]
tmp_7_2_i_cast_i      (zext             ) [ 0000000000000000000000000]
tmp2_i                (add              ) [ 0000000000000000000000000]
tmp_3_i               (add              ) [ 0000000000000001000000000]
tmp9_i                (add              ) [ 0000000000000001000000000]
tmp3_i                (add              ) [ 0000000000000000000000000]
tmp10_i               (add              ) [ 0000000000000001000000000]
p_Val2_s              (load             ) [ 0000000000000001000000000]
tmp_9                 (trunc            ) [ 0000000000000001000000000]
StgValue_258          (speclatency      ) [ 0000000000000000000000000]
empty_64              (specregionend    ) [ 0000000000000000000000000]
StgValue_260          (speclatency      ) [ 0000000000000000000000000]
empty_65              (specregionend    ) [ 0000000000000000000000000]
StgValue_262          (speclatency      ) [ 0000000000000000000000000]
tmp13_cast_i          (zext             ) [ 0000000000000000000000000]
tmp_i_67              (add              ) [ 0000000000000000000000000]
tmp_5_i               (zext             ) [ 0000000000000000000000000]
p_Val2_13_2_i_i       (add              ) [ 0000000000000000000000000]
empty_68              (specregionend    ) [ 0000000000000000000000000]
tmp_7_i               (add              ) [ 0000000000000000000000000]
tmpCalc_V_2           (add              ) [ 0000000000000000000000000]
tmp_i_i_69            (icmp             ) [ 0000000000000001111000000]
StgValue_271          (br               ) [ 0000000000000000000000000]
tmp_16_i_i            (icmp             ) [ 0000000000000001111000000]
StgValue_273          (br               ) [ 0000000000000000000000000]
tmp11_i               (add              ) [ 0000000000000000000000000]
r_V                   (add              ) [ 0000000000000000100000000]
StgValue_276          (store            ) [ 0000000000000000000000000]
StgValue_277          (br               ) [ 0000000000000001111100000]
StgValue_278          (store            ) [ 0000000000000000000000000]
StgValue_279          (br               ) [ 0000000000000001111100000]
OP1_V_2_cast_i_i      (zext             ) [ 0000000000000000000000000]
r_V_5                 (mul              ) [ 0000000000000000010000000]
tmp_19_i              (partselect       ) [ 0000000000000000010000000]
tmp_21                (trunc            ) [ 0000000000000000010000000]
ret_V_cast_i          (sext             ) [ 0000000000000000000000000]
tmp_20                (bitselect        ) [ 0000000000000000000000000]
tmp_21_i_i            (icmp             ) [ 0000000000000000000000000]
ret_V                 (add              ) [ 0000000000000000000000000]
p_1_i_i               (select           ) [ 0000000000000000000000000]
p_2_i_i               (select           ) [ 0000000000000000000000000]
tmp_22_i_i            (sext             ) [ 0000000000000000000000000]
coeTanSig_V_addr      (getelementptr    ) [ 0000000000000000001000000]
coeTanSig_V_load      (load             ) [ 0000000000000000000000000]
coeTanSig_V_load_cas  (sext             ) [ 0000000000000001001100000]
StgValue_295          (store            ) [ 0000000000000000000000000]
StgValue_296          (br               ) [ 0000000000000001001100000]
result_V_addr_i_req   (writereq         ) [ 0000000000000000000000000]
layerResult_V_gep24_s (phi              ) [ 0000000000000000000100000]
layerResult_V_gep24_1 (sext             ) [ 0000000000000000000000000]
StgValue_300          (write            ) [ 0000000000000000000000000]
result_V_addr_i_resp  (writeresp        ) [ 0000000000000000000000000]
StgValue_306          (ret              ) [ 0000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="layerWeigth_0_0_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layerWeigth_0_0_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="layerWeigth_1_0_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layerWeigth_1_0_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="layerWeigth_2_0_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layerWeigth_2_0_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_read">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="layerWeigth_0_1_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layerWeigth_0_1_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="layerWeigth_1_1_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layerWeigth_1_1_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="layerWeigth_2_1_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layerWeigth_2_1_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="p_read1">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read1"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="layerWeigth_0_2_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layerWeigth_0_2_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="layerWeigth_1_2_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layerWeigth_1_2_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="layerWeigth_2_2_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layerWeigth_2_2_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="p_read2">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read2"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="bias_0_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias_0_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="bias_1_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias_1_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="bias_2_V">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias_2_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="outputLayerWeigth_0_V">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outputLayerWeigth_0_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="outputLayerWeigth_1_V">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outputLayerWeigth_1_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="outputLayerWeigth_2_V">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outputLayerWeigth_2_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="outputLayerBias_V">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outputLayerBias_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="result_V">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="result_V"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="result_V_offset">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="result_V_offset"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="coeTanSig_V">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="coeTanSig_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="RAM_1P_str"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i32P"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i30.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str10"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str11"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.3i32.i2"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i28.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i12.i60.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i60.i32"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLatency"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str12"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i58.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i28.i58.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i58.i32"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.i32P"/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.i32P"/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.i32P"/></StgValue>
</bind>
</comp>

<comp id="168" class="1004" name="layerResult_V_alloca_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="0"/>
<pin id="170" dir="1" index="1" bw="26" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="layerResult_V/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="p_read_1_read_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="32" slack="0"/>
<pin id="174" dir="0" index="1" bw="32" slack="0"/>
<pin id="175" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_1/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="p_read_2_read_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="32" slack="0"/>
<pin id="180" dir="0" index="1" bw="32" slack="0"/>
<pin id="181" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_2/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="p_read_3_read_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="32" slack="0"/>
<pin id="186" dir="0" index="1" bw="32" slack="0"/>
<pin id="187" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_3/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="result_V_offset_read_read_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="32" slack="0"/>
<pin id="192" dir="0" index="1" bw="32" slack="0"/>
<pin id="193" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="result_V_offset_read/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="grp_writeresp_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="0"/>
<pin id="198" dir="0" index="1" bw="32" slack="10"/>
<pin id="199" dir="0" index="2" bw="1" slack="0"/>
<pin id="200" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="result_V_addr_i_req/18 result_V_addr_i_resp/20 "/>
</bind>
</comp>

<comp id="203" class="1004" name="StgValue_300_write_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="0" slack="0"/>
<pin id="205" dir="0" index="1" bw="32" slack="11"/>
<pin id="206" dir="0" index="2" bw="26" slack="0"/>
<pin id="207" dir="0" index="3" bw="1" slack="0"/>
<pin id="208" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_300/19 "/>
</bind>
</comp>

<comp id="212" class="1004" name="layerWeigth_0_0_V_s_gep_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="32" slack="0"/>
<pin id="214" dir="0" index="1" bw="1" slack="0"/>
<pin id="215" dir="0" index="2" bw="1" slack="0"/>
<pin id="216" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layerWeigth_0_0_V_s/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="layerWeigth_1_0_V_s_gep_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="32" slack="0"/>
<pin id="222" dir="0" index="1" bw="1" slack="0"/>
<pin id="223" dir="0" index="2" bw="1" slack="0"/>
<pin id="224" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layerWeigth_1_0_V_s/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="layerWeigth_2_0_V_s_gep_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="32" slack="0"/>
<pin id="230" dir="0" index="1" bw="1" slack="0"/>
<pin id="231" dir="0" index="2" bw="1" slack="0"/>
<pin id="232" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layerWeigth_2_0_V_s/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="layerWeigth_0_1_V_s_gep_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="32" slack="0"/>
<pin id="238" dir="0" index="1" bw="1" slack="0"/>
<pin id="239" dir="0" index="2" bw="1" slack="0"/>
<pin id="240" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layerWeigth_0_1_V_s/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="layerWeigth_1_1_V_s_gep_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="32" slack="0"/>
<pin id="246" dir="0" index="1" bw="1" slack="0"/>
<pin id="247" dir="0" index="2" bw="1" slack="0"/>
<pin id="248" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layerWeigth_1_1_V_s/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="layerWeigth_2_1_V_s_gep_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="32" slack="0"/>
<pin id="254" dir="0" index="1" bw="1" slack="0"/>
<pin id="255" dir="0" index="2" bw="1" slack="0"/>
<pin id="256" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layerWeigth_2_1_V_s/1 "/>
</bind>
</comp>

<comp id="260" class="1004" name="layerWeigth_0_2_V_s_gep_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="32" slack="0"/>
<pin id="262" dir="0" index="1" bw="1" slack="0"/>
<pin id="263" dir="0" index="2" bw="1" slack="0"/>
<pin id="264" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layerWeigth_0_2_V_s/1 "/>
</bind>
</comp>

<comp id="268" class="1004" name="layerWeigth_1_2_V_s_gep_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="32" slack="0"/>
<pin id="270" dir="0" index="1" bw="1" slack="0"/>
<pin id="271" dir="0" index="2" bw="1" slack="0"/>
<pin id="272" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layerWeigth_1_2_V_s/1 "/>
</bind>
</comp>

<comp id="276" class="1004" name="layerWeigth_2_2_V_s_gep_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="32" slack="0"/>
<pin id="278" dir="0" index="1" bw="1" slack="0"/>
<pin id="279" dir="0" index="2" bw="1" slack="0"/>
<pin id="280" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layerWeigth_2_2_V_s/1 "/>
</bind>
</comp>

<comp id="284" class="1004" name="bias_0_V_addr_gep_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="32" slack="0"/>
<pin id="286" dir="0" index="1" bw="1" slack="0"/>
<pin id="287" dir="0" index="2" bw="1" slack="0"/>
<pin id="288" dir="1" index="3" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bias_0_V_addr/1 "/>
</bind>
</comp>

<comp id="292" class="1004" name="bias_1_V_addr_gep_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="32" slack="0"/>
<pin id="294" dir="0" index="1" bw="1" slack="0"/>
<pin id="295" dir="0" index="2" bw="1" slack="0"/>
<pin id="296" dir="1" index="3" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bias_1_V_addr/1 "/>
</bind>
</comp>

<comp id="300" class="1004" name="bias_2_V_addr_gep_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="32" slack="0"/>
<pin id="302" dir="0" index="1" bw="1" slack="0"/>
<pin id="303" dir="0" index="2" bw="1" slack="0"/>
<pin id="304" dir="1" index="3" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bias_2_V_addr/1 "/>
</bind>
</comp>

<comp id="308" class="1004" name="grp_access_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="1" slack="1"/>
<pin id="310" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="311" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="layerWeigth_0_0_V_1/2 "/>
</bind>
</comp>

<comp id="312" class="1004" name="grp_access_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="1" slack="1"/>
<pin id="314" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="315" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="layerWeigth_1_0_V_1/2 "/>
</bind>
</comp>

<comp id="316" class="1004" name="grp_access_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="1" slack="1"/>
<pin id="318" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="319" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="layerWeigth_2_0_V_1/2 "/>
</bind>
</comp>

<comp id="320" class="1004" name="grp_access_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="1" slack="1"/>
<pin id="322" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="323" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="layerWeigth_0_1_V_1/2 "/>
</bind>
</comp>

<comp id="324" class="1004" name="grp_access_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="1" slack="1"/>
<pin id="326" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="327" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="layerWeigth_1_1_V_1/2 "/>
</bind>
</comp>

<comp id="328" class="1004" name="grp_access_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="1" slack="1"/>
<pin id="330" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="331" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="layerWeigth_2_1_V_1/2 "/>
</bind>
</comp>

<comp id="332" class="1004" name="grp_access_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="1" slack="1"/>
<pin id="334" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="335" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="layerWeigth_0_2_V_1/2 "/>
</bind>
</comp>

<comp id="336" class="1004" name="grp_access_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="1" slack="1"/>
<pin id="338" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="339" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="layerWeigth_1_2_V_1/2 "/>
</bind>
</comp>

<comp id="340" class="1004" name="grp_access_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="1" slack="1"/>
<pin id="342" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="343" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="layerWeigth_2_2_V_1/2 "/>
</bind>
</comp>

<comp id="344" class="1004" name="grp_access_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="1" slack="3"/>
<pin id="346" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="347" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="bias_0_V_load/4 "/>
</bind>
</comp>

<comp id="348" class="1004" name="grp_access_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="1" slack="3"/>
<pin id="350" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="351" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="bias_1_V_load/4 "/>
</bind>
</comp>

<comp id="352" class="1004" name="grp_access_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="1" slack="3"/>
<pin id="354" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="355" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="bias_2_V_load/4 "/>
</bind>
</comp>

<comp id="356" class="1004" name="layerResult_V_addr_4_gep_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="26" slack="2147483647"/>
<pin id="358" dir="0" index="1" bw="1" slack="0"/>
<pin id="359" dir="0" index="2" bw="2" slack="0"/>
<pin id="360" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layerResult_V_addr_4/6 "/>
</bind>
</comp>

<comp id="362" class="1004" name="grp_access_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="2" slack="0"/>
<pin id="364" dir="0" index="1" bw="26" slack="0"/>
<pin id="394" dir="0" index="3" bw="2" slack="0"/>
<pin id="395" dir="0" index="4" bw="26" slack="0"/>
<pin id="365" dir="1" index="2" bw="26" slack="1"/>
<pin id="396" dir="1" index="5" bw="26" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="StgValue_159/6 StgValue_163/6 StgValue_190/9 layerResult_V_load/10 layerResult_V_load_1/11 layerResult_V_load_2/11 StgValue_276/15 StgValue_278/15 StgValue_295/18 "/>
</bind>
</comp>

<comp id="368" class="1004" name="layerResult_V_addr_3_gep_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="26" slack="2147483647"/>
<pin id="370" dir="0" index="1" bw="1" slack="0"/>
<pin id="371" dir="0" index="2" bw="2" slack="0"/>
<pin id="372" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layerResult_V_addr_3/6 "/>
</bind>
</comp>

<comp id="376" class="1004" name="coeTanSig_V_addr_1_gep_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="25" slack="0"/>
<pin id="378" dir="0" index="1" bw="1" slack="0"/>
<pin id="379" dir="0" index="2" bw="13" slack="0"/>
<pin id="380" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="coeTanSig_V_addr_1/8 "/>
</bind>
</comp>

<comp id="383" class="1004" name="grp_access_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="12" slack="0"/>
<pin id="385" dir="0" index="1" bw="25" slack="2147483647"/>
<pin id="386" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="coeTanSig_V_load_1/8 coeTanSig_V_load/17 "/>
</bind>
</comp>

<comp id="388" class="1004" name="layerResult_V_addr_5_gep_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="26" slack="2147483647"/>
<pin id="390" dir="0" index="1" bw="1" slack="0"/>
<pin id="391" dir="0" index="2" bw="2" slack="3"/>
<pin id="392" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layerResult_V_addr_5/9 "/>
</bind>
</comp>

<comp id="398" class="1004" name="layerResult_V_addr_gep_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="26" slack="2147483647"/>
<pin id="400" dir="0" index="1" bw="1" slack="0"/>
<pin id="401" dir="0" index="2" bw="1" slack="0"/>
<pin id="402" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layerResult_V_addr/10 "/>
</bind>
</comp>

<comp id="406" class="1004" name="outputLayerWeigth_0_gep_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="32" slack="0"/>
<pin id="408" dir="0" index="1" bw="1" slack="0"/>
<pin id="409" dir="0" index="2" bw="1" slack="0"/>
<pin id="410" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="outputLayerWeigth_0/11 "/>
</bind>
</comp>

<comp id="414" class="1004" name="grp_access_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="1" slack="0"/>
<pin id="416" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="417" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="outputLayerWeigth_0_1/11 "/>
</bind>
</comp>

<comp id="419" class="1004" name="outputLayerWeigth_1_gep_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="32" slack="0"/>
<pin id="421" dir="0" index="1" bw="1" slack="0"/>
<pin id="422" dir="0" index="2" bw="1" slack="0"/>
<pin id="423" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="outputLayerWeigth_1/11 "/>
</bind>
</comp>

<comp id="427" class="1004" name="grp_access_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="1" slack="0"/>
<pin id="429" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="430" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="outputLayerWeigth_1_1/11 "/>
</bind>
</comp>

<comp id="432" class="1004" name="layerResult_V_addr_1_gep_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="26" slack="2147483647"/>
<pin id="434" dir="0" index="1" bw="1" slack="0"/>
<pin id="435" dir="0" index="2" bw="1" slack="0"/>
<pin id="436" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layerResult_V_addr_1/11 "/>
</bind>
</comp>

<comp id="440" class="1004" name="outputLayerWeigth_2_gep_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="32" slack="0"/>
<pin id="442" dir="0" index="1" bw="1" slack="0"/>
<pin id="443" dir="0" index="2" bw="1" slack="0"/>
<pin id="444" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="outputLayerWeigth_2/11 "/>
</bind>
</comp>

<comp id="448" class="1004" name="grp_access_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="1" slack="0"/>
<pin id="450" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="451" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="outputLayerWeigth_2_1/11 "/>
</bind>
</comp>

<comp id="453" class="1004" name="layerResult_V_addr_2_gep_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="26" slack="2147483647"/>
<pin id="455" dir="0" index="1" bw="1" slack="0"/>
<pin id="456" dir="0" index="2" bw="3" slack="0"/>
<pin id="457" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layerResult_V_addr_2/11 "/>
</bind>
</comp>

<comp id="461" class="1004" name="outputLayerBias_V_ad_gep_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="32" slack="0"/>
<pin id="463" dir="0" index="1" bw="1" slack="0"/>
<pin id="464" dir="0" index="2" bw="1" slack="0"/>
<pin id="465" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="outputLayerBias_V_ad/13 "/>
</bind>
</comp>

<comp id="469" class="1004" name="grp_access_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="1" slack="0"/>
<pin id="471" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="472" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_s/13 "/>
</bind>
</comp>

<comp id="474" class="1004" name="coeTanSig_V_addr_gep_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="25" slack="0"/>
<pin id="476" dir="0" index="1" bw="1" slack="0"/>
<pin id="477" dir="0" index="2" bw="13" slack="0"/>
<pin id="478" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="coeTanSig_V_addr/17 "/>
</bind>
</comp>

<comp id="482" class="1005" name="neuronIndex_i_i_reg_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="2" slack="1"/>
<pin id="484" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="neuronIndex_i_i (phireg) "/>
</bind>
</comp>

<comp id="486" class="1004" name="neuronIndex_i_i_phi_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="2" slack="0"/>
<pin id="488" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="489" dir="0" index="2" bw="1" slack="1"/>
<pin id="490" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="491" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="neuronIndex_i_i/2 "/>
</bind>
</comp>

<comp id="494" class="1005" name="layerResult_V_gep24_s_reg_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="26" slack="4"/>
<pin id="496" dir="1" index="1" bw="26" slack="4"/>
</pin_list>
<bind>
<opset="layerResult_V_gep24_s (phireg) "/>
</bind>
</comp>

<comp id="499" class="1004" name="layerResult_V_gep24_s_phi_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="26" slack="4"/>
<pin id="501" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="502" dir="0" index="2" bw="25" slack="1"/>
<pin id="503" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="504" dir="0" index="4" bw="25" slack="4"/>
<pin id="505" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="506" dir="1" index="6" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="layerResult_V_gep24_s/19 "/>
</bind>
</comp>

<comp id="509" class="1004" name="result_V_offset1_i_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="30" slack="0"/>
<pin id="511" dir="0" index="1" bw="32" slack="0"/>
<pin id="512" dir="0" index="2" bw="3" slack="0"/>
<pin id="513" dir="0" index="3" bw="6" slack="0"/>
<pin id="514" dir="1" index="4" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="result_V_offset1_i/1 "/>
</bind>
</comp>

<comp id="519" class="1004" name="tmp_2_i_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="30" slack="0"/>
<pin id="521" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_2_i/1 "/>
</bind>
</comp>

<comp id="523" class="1004" name="result_V_addr_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="32" slack="0"/>
<pin id="525" dir="0" index="1" bw="32" slack="0"/>
<pin id="526" dir="1" index="2" bw="32" slack="10"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="result_V_addr/1 "/>
</bind>
</comp>

<comp id="529" class="1004" name="OP2_V_11_i_i_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="32" slack="0"/>
<pin id="531" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP2_V_11_i_i/1 "/>
</bind>
</comp>

<comp id="533" class="1004" name="OP2_V_1_1_i_i_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="32" slack="0"/>
<pin id="535" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP2_V_1_1_i_i/1 "/>
</bind>
</comp>

<comp id="537" class="1004" name="OP2_V_1_2_i_i_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="32" slack="0"/>
<pin id="539" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP2_V_1_2_i_i/1 "/>
</bind>
</comp>

<comp id="541" class="1004" name="exitcond1_i_i_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="2" slack="0"/>
<pin id="543" dir="0" index="1" bw="2" slack="0"/>
<pin id="544" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1_i_i/2 "/>
</bind>
</comp>

<comp id="547" class="1004" name="neuronIndex_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="2" slack="0"/>
<pin id="549" dir="0" index="1" bw="1" slack="0"/>
<pin id="550" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="neuronIndex/2 "/>
</bind>
</comp>

<comp id="553" class="1004" name="tmp_8_i_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="32" slack="0"/>
<pin id="555" dir="0" index="1" bw="32" slack="0"/>
<pin id="556" dir="0" index="2" bw="32" slack="0"/>
<pin id="557" dir="0" index="3" bw="32" slack="0"/>
<pin id="558" dir="0" index="4" bw="2" slack="1"/>
<pin id="559" dir="1" index="5" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_8_i/3 "/>
</bind>
</comp>

<comp id="565" class="1004" name="tmp_9_i_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="32" slack="0"/>
<pin id="567" dir="0" index="1" bw="32" slack="0"/>
<pin id="568" dir="0" index="2" bw="32" slack="0"/>
<pin id="569" dir="0" index="3" bw="32" slack="0"/>
<pin id="570" dir="0" index="4" bw="2" slack="1"/>
<pin id="571" dir="1" index="5" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_9_i/3 "/>
</bind>
</comp>

<comp id="577" class="1004" name="tmp_10_i_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="32" slack="0"/>
<pin id="579" dir="0" index="1" bw="32" slack="0"/>
<pin id="580" dir="0" index="2" bw="32" slack="0"/>
<pin id="581" dir="0" index="3" bw="32" slack="0"/>
<pin id="582" dir="0" index="4" bw="2" slack="1"/>
<pin id="583" dir="1" index="5" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_10_i/3 "/>
</bind>
</comp>

<comp id="589" class="1004" name="OP1_V_11_i_i_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="32" slack="1"/>
<pin id="591" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP1_V_11_i_i/4 "/>
</bind>
</comp>

<comp id="592" class="1004" name="p_Val2_8_i_i_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="32" slack="0"/>
<pin id="594" dir="0" index="1" bw="32" slack="3"/>
<pin id="595" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_8_i_i/4 "/>
</bind>
</comp>

<comp id="597" class="1004" name="p_Val2_9_i_i_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="32" slack="0"/>
<pin id="599" dir="0" index="1" bw="64" slack="0"/>
<pin id="600" dir="0" index="2" bw="6" slack="0"/>
<pin id="601" dir="0" index="3" bw="7" slack="0"/>
<pin id="602" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_9_i_i/4 "/>
</bind>
</comp>

<comp id="607" class="1004" name="tmp_11_fu_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="64" slack="0"/>
<pin id="609" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_11/4 "/>
</bind>
</comp>

<comp id="611" class="1004" name="OP1_V_1_1_i_i_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="32" slack="1"/>
<pin id="613" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP1_V_1_1_i_i/4 "/>
</bind>
</comp>

<comp id="614" class="1004" name="p_Val2_8_1_i_i_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="32" slack="0"/>
<pin id="616" dir="0" index="1" bw="32" slack="3"/>
<pin id="617" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_8_1_i_i/4 "/>
</bind>
</comp>

<comp id="619" class="1004" name="p_Val2_9_1_i_i_fu_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="32" slack="0"/>
<pin id="621" dir="0" index="1" bw="64" slack="0"/>
<pin id="622" dir="0" index="2" bw="6" slack="0"/>
<pin id="623" dir="0" index="3" bw="7" slack="0"/>
<pin id="624" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_9_1_i_i/4 "/>
</bind>
</comp>

<comp id="629" class="1004" name="tmp_14_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="64" slack="0"/>
<pin id="631" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_14/4 "/>
</bind>
</comp>

<comp id="633" class="1004" name="OP1_V_1_2_i_i_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="32" slack="1"/>
<pin id="635" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP1_V_1_2_i_i/4 "/>
</bind>
</comp>

<comp id="636" class="1004" name="p_Val2_8_2_i_i_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="32" slack="0"/>
<pin id="638" dir="0" index="1" bw="32" slack="3"/>
<pin id="639" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_8_2_i_i/4 "/>
</bind>
</comp>

<comp id="641" class="1004" name="p_Val2_9_2_i_i_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="32" slack="0"/>
<pin id="643" dir="0" index="1" bw="64" slack="0"/>
<pin id="644" dir="0" index="2" bw="6" slack="0"/>
<pin id="645" dir="0" index="3" bw="7" slack="0"/>
<pin id="646" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_9_2_i_i/4 "/>
</bind>
</comp>

<comp id="651" class="1004" name="tmp_17_fu_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="64" slack="0"/>
<pin id="653" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_17/4 "/>
</bind>
</comp>

<comp id="655" class="1004" name="tmp_11_i_fu_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="28" slack="0"/>
<pin id="657" dir="0" index="1" bw="64" slack="0"/>
<pin id="658" dir="0" index="2" bw="6" slack="0"/>
<pin id="659" dir="0" index="3" bw="7" slack="0"/>
<pin id="660" dir="1" index="4" bw="28" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_11_i/4 "/>
</bind>
</comp>

<comp id="665" class="1004" name="tmp_12_i_fu_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="28" slack="0"/>
<pin id="667" dir="0" index="1" bw="64" slack="0"/>
<pin id="668" dir="0" index="2" bw="6" slack="0"/>
<pin id="669" dir="0" index="3" bw="7" slack="0"/>
<pin id="670" dir="1" index="4" bw="28" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_12_i/4 "/>
</bind>
</comp>

<comp id="675" class="1004" name="tmp_14_i_fu_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="28" slack="0"/>
<pin id="677" dir="0" index="1" bw="64" slack="0"/>
<pin id="678" dir="0" index="2" bw="6" slack="0"/>
<pin id="679" dir="0" index="3" bw="7" slack="0"/>
<pin id="680" dir="1" index="4" bw="28" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_14_i/4 "/>
</bind>
</comp>

<comp id="685" class="1004" name="tmp_10_fu_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="1" slack="0"/>
<pin id="687" dir="0" index="1" bw="64" slack="1"/>
<pin id="688" dir="0" index="2" bw="6" slack="0"/>
<pin id="689" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_10/5 "/>
</bind>
</comp>

<comp id="692" class="1004" name="r_i_i_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="23" slack="1"/>
<pin id="694" dir="0" index="1" bw="23" slack="0"/>
<pin id="695" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="r_i_i/5 "/>
</bind>
</comp>

<comp id="697" class="1004" name="tmp_12_fu_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="1" slack="0"/>
<pin id="699" dir="0" index="1" bw="64" slack="1"/>
<pin id="700" dir="0" index="2" bw="6" slack="0"/>
<pin id="701" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_12/5 "/>
</bind>
</comp>

<comp id="704" class="1004" name="r_i_i1_i_i_fu_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="1" slack="0"/>
<pin id="706" dir="0" index="1" bw="1" slack="0"/>
<pin id="707" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="r_i_i1_i_i/5 "/>
</bind>
</comp>

<comp id="710" class="1004" name="qb_assign_3_i_i_fu_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="1" slack="0"/>
<pin id="712" dir="0" index="1" bw="1" slack="0"/>
<pin id="713" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="qb_assign_3_i_i/5 "/>
</bind>
</comp>

<comp id="716" class="1004" name="tmp_17_i_cast_i_fu_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="1" slack="0"/>
<pin id="718" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_17_i_cast_i/5 "/>
</bind>
</comp>

<comp id="720" class="1004" name="tmp_13_fu_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="1" slack="0"/>
<pin id="722" dir="0" index="1" bw="64" slack="1"/>
<pin id="723" dir="0" index="2" bw="6" slack="0"/>
<pin id="724" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_13/5 "/>
</bind>
</comp>

<comp id="727" class="1004" name="r_1_i_i_fu_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="23" slack="1"/>
<pin id="729" dir="0" index="1" bw="23" slack="0"/>
<pin id="730" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="r_1_i_i/5 "/>
</bind>
</comp>

<comp id="732" class="1004" name="tmp_15_fu_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="1" slack="0"/>
<pin id="734" dir="0" index="1" bw="64" slack="1"/>
<pin id="735" dir="0" index="2" bw="6" slack="0"/>
<pin id="736" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_15/5 "/>
</bind>
</comp>

<comp id="739" class="1004" name="r_i_i1_1_i_i_fu_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="1" slack="0"/>
<pin id="741" dir="0" index="1" bw="1" slack="0"/>
<pin id="742" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="r_i_i1_1_i_i/5 "/>
</bind>
</comp>

<comp id="745" class="1004" name="qb_assign_3_1_i_i_fu_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="1" slack="0"/>
<pin id="747" dir="0" index="1" bw="1" slack="0"/>
<pin id="748" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="qb_assign_3_1_i_i/5 "/>
</bind>
</comp>

<comp id="751" class="1004" name="tmp_17_1_i_cast_i_fu_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="1" slack="0"/>
<pin id="753" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_17_1_i_cast_i/5 "/>
</bind>
</comp>

<comp id="755" class="1004" name="tmp_16_fu_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="1" slack="0"/>
<pin id="757" dir="0" index="1" bw="64" slack="1"/>
<pin id="758" dir="0" index="2" bw="6" slack="0"/>
<pin id="759" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_16/5 "/>
</bind>
</comp>

<comp id="762" class="1004" name="r_i_i_62_fu_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="23" slack="1"/>
<pin id="764" dir="0" index="1" bw="23" slack="0"/>
<pin id="765" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="r_i_i_62/5 "/>
</bind>
</comp>

<comp id="767" class="1004" name="tmp_18_fu_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="1" slack="0"/>
<pin id="769" dir="0" index="1" bw="64" slack="1"/>
<pin id="770" dir="0" index="2" bw="6" slack="0"/>
<pin id="771" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_18/5 "/>
</bind>
</comp>

<comp id="774" class="1004" name="r_i_i1_2_i_i_fu_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="1" slack="0"/>
<pin id="776" dir="0" index="1" bw="1" slack="0"/>
<pin id="777" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="r_i_i1_2_i_i/5 "/>
</bind>
</comp>

<comp id="780" class="1004" name="qb_assign_3_2_i_i_fu_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="1" slack="0"/>
<pin id="782" dir="0" index="1" bw="1" slack="0"/>
<pin id="783" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="qb_assign_3_2_i_i/5 "/>
</bind>
</comp>

<comp id="786" class="1004" name="tmp_17_2_i_cast_i_fu_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="1" slack="0"/>
<pin id="788" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_17_2_i_cast_i/5 "/>
</bind>
</comp>

<comp id="790" class="1004" name="tmp5_i_fu_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="32" slack="1"/>
<pin id="792" dir="0" index="1" bw="32" slack="1"/>
<pin id="793" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp5_i/5 "/>
</bind>
</comp>

<comp id="794" class="1004" name="tmp_13_i_fu_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="28" slack="1"/>
<pin id="796" dir="0" index="1" bw="28" slack="1"/>
<pin id="797" dir="1" index="2" bw="28" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_13_i/5 "/>
</bind>
</comp>

<comp id="798" class="1004" name="tmp4_i_fu_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="32" slack="0"/>
<pin id="800" dir="0" index="1" bw="32" slack="1"/>
<pin id="801" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp4_i/5 "/>
</bind>
</comp>

<comp id="803" class="1004" name="tmp7_i_fu_803">
<pin_list>
<pin id="804" dir="0" index="0" bw="1" slack="0"/>
<pin id="805" dir="0" index="1" bw="1" slack="0"/>
<pin id="806" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp7_i/5 "/>
</bind>
</comp>

<comp id="809" class="1004" name="tmp6_i_fu_809">
<pin_list>
<pin id="810" dir="0" index="0" bw="2" slack="0"/>
<pin id="811" dir="0" index="1" bw="1" slack="0"/>
<pin id="812" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp6_i/5 "/>
</bind>
</comp>

<comp id="815" class="1004" name="p_Val2_1_fu_815">
<pin_list>
<pin id="816" dir="0" index="0" bw="32" slack="0"/>
<pin id="817" dir="0" index="1" bw="32" slack="0"/>
<pin id="818" dir="0" index="2" bw="32" slack="0"/>
<pin id="819" dir="0" index="3" bw="32" slack="0"/>
<pin id="820" dir="0" index="4" bw="2" slack="3"/>
<pin id="821" dir="1" index="5" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="p_Val2_1/5 "/>
</bind>
</comp>

<comp id="827" class="1004" name="tmp_19_fu_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="32" slack="0"/>
<pin id="829" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_19/5 "/>
</bind>
</comp>

<comp id="831" class="1004" name="tmp_i_i_fu_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="2" slack="4"/>
<pin id="833" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i_i/6 "/>
</bind>
</comp>

<comp id="837" class="1004" name="tmp6_cast_i_fu_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="2" slack="1"/>
<pin id="839" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp6_cast_i/6 "/>
</bind>
</comp>

<comp id="840" class="1004" name="tmp_15_i_fu_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="28" slack="2"/>
<pin id="842" dir="0" index="1" bw="28" slack="1"/>
<pin id="843" dir="1" index="2" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_15_i/6 "/>
</bind>
</comp>

<comp id="844" class="1004" name="tmp_16_i_fu_844">
<pin_list>
<pin id="845" dir="0" index="0" bw="2" slack="1"/>
<pin id="846" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_16_i/6 "/>
</bind>
</comp>

<comp id="847" class="1004" name="p_Val2_14_2_i_i_fu_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="2" slack="0"/>
<pin id="849" dir="0" index="1" bw="32" slack="1"/>
<pin id="850" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_14_2_i_i/6 "/>
</bind>
</comp>

<comp id="852" class="1004" name="tmp_17_i_fu_852">
<pin_list>
<pin id="853" dir="0" index="0" bw="28" slack="0"/>
<pin id="854" dir="0" index="1" bw="2" slack="0"/>
<pin id="855" dir="1" index="2" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_17_i/6 "/>
</bind>
</comp>

<comp id="858" class="1004" name="tmpCalc_V_fu_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="32" slack="1"/>
<pin id="860" dir="0" index="1" bw="32" slack="0"/>
<pin id="861" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmpCalc_V/6 "/>
</bind>
</comp>

<comp id="863" class="1004" name="tmp_15_i_i_fu_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="32" slack="0"/>
<pin id="865" dir="0" index="1" bw="32" slack="0"/>
<pin id="866" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_15_i_i/6 "/>
</bind>
</comp>

<comp id="869" class="1004" name="tmp_18_i_i_fu_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="32" slack="0"/>
<pin id="871" dir="0" index="1" bw="32" slack="0"/>
<pin id="872" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_18_i_i/6 "/>
</bind>
</comp>

<comp id="875" class="1004" name="tmp8_i_fu_875">
<pin_list>
<pin id="876" dir="0" index="0" bw="28" slack="0"/>
<pin id="877" dir="0" index="1" bw="28" slack="1"/>
<pin id="878" dir="1" index="2" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp8_i/6 "/>
</bind>
</comp>

<comp id="880" class="1004" name="r_V_2_fu_880">
<pin_list>
<pin id="881" dir="0" index="0" bw="28" slack="0"/>
<pin id="882" dir="0" index="1" bw="28" slack="0"/>
<pin id="883" dir="1" index="2" bw="28" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_V_2/6 "/>
</bind>
</comp>

<comp id="886" class="1004" name="OP1_V_3_cast_i_i_fu_886">
<pin_list>
<pin id="887" dir="0" index="0" bw="28" slack="1"/>
<pin id="888" dir="1" index="1" bw="60" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="OP1_V_3_cast_i_i/7 "/>
</bind>
</comp>

<comp id="889" class="1004" name="r_V_4_fu_889">
<pin_list>
<pin id="890" dir="0" index="0" bw="32" slack="0"/>
<pin id="891" dir="0" index="1" bw="28" slack="0"/>
<pin id="892" dir="1" index="2" bw="60" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_4/7 "/>
</bind>
</comp>

<comp id="895" class="1004" name="tmp_20_i_fu_895">
<pin_list>
<pin id="896" dir="0" index="0" bw="12" slack="0"/>
<pin id="897" dir="0" index="1" bw="60" slack="0"/>
<pin id="898" dir="0" index="2" bw="7" slack="0"/>
<pin id="899" dir="0" index="3" bw="7" slack="0"/>
<pin id="900" dir="1" index="4" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_20_i/7 "/>
</bind>
</comp>

<comp id="905" class="1004" name="tmp_23_fu_905">
<pin_list>
<pin id="906" dir="0" index="0" bw="60" slack="0"/>
<pin id="907" dir="1" index="1" bw="48" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_23/7 "/>
</bind>
</comp>

<comp id="909" class="1004" name="ret_V_1_cast_i_fu_909">
<pin_list>
<pin id="910" dir="0" index="0" bw="12" slack="1"/>
<pin id="911" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="ret_V_1_cast_i/8 "/>
</bind>
</comp>

<comp id="912" class="1004" name="tmp_22_fu_912">
<pin_list>
<pin id="913" dir="0" index="0" bw="1" slack="0"/>
<pin id="914" dir="0" index="1" bw="60" slack="1"/>
<pin id="915" dir="0" index="2" bw="7" slack="0"/>
<pin id="916" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_22/8 "/>
</bind>
</comp>

<comp id="919" class="1004" name="tmp_23_i_i_fu_919">
<pin_list>
<pin id="920" dir="0" index="0" bw="48" slack="1"/>
<pin id="921" dir="0" index="1" bw="48" slack="0"/>
<pin id="922" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_23_i_i/8 "/>
</bind>
</comp>

<comp id="924" class="1004" name="ret_V_1_fu_924">
<pin_list>
<pin id="925" dir="0" index="0" bw="1" slack="0"/>
<pin id="926" dir="0" index="1" bw="12" slack="0"/>
<pin id="927" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_1/8 "/>
</bind>
</comp>

<comp id="930" class="1004" name="p_i_i_fu_930">
<pin_list>
<pin id="931" dir="0" index="0" bw="1" slack="0"/>
<pin id="932" dir="0" index="1" bw="13" slack="0"/>
<pin id="933" dir="0" index="2" bw="13" slack="0"/>
<pin id="934" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_i_i/8 "/>
</bind>
</comp>

<comp id="938" class="1004" name="p_3_i_i_fu_938">
<pin_list>
<pin id="939" dir="0" index="0" bw="1" slack="0"/>
<pin id="940" dir="0" index="1" bw="13" slack="0"/>
<pin id="941" dir="0" index="2" bw="13" slack="0"/>
<pin id="942" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_3_i_i/8 "/>
</bind>
</comp>

<comp id="946" class="1004" name="tmp_24_i_i_fu_946">
<pin_list>
<pin id="947" dir="0" index="0" bw="13" slack="0"/>
<pin id="948" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_24_i_i/8 "/>
</bind>
</comp>

<comp id="951" class="1004" name="coeTanSig_V_load_1_c_fu_951">
<pin_list>
<pin id="952" dir="0" index="0" bw="25" slack="0"/>
<pin id="953" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="coeTanSig_V_load_1_c/9 "/>
</bind>
</comp>

<comp id="956" class="1004" name="OP1_V_cast_i_i_fu_956">
<pin_list>
<pin id="957" dir="0" index="0" bw="32" slack="1"/>
<pin id="958" dir="1" index="1" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP1_V_cast_i_i/13 "/>
</bind>
</comp>

<comp id="959" class="1004" name="OP2_V_cast_i_i_fu_959">
<pin_list>
<pin id="960" dir="0" index="0" bw="26" slack="2"/>
<pin id="961" dir="1" index="1" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP2_V_cast_i_i/13 "/>
</bind>
</comp>

<comp id="962" class="1004" name="p_Val2_3_i_i_fu_962">
<pin_list>
<pin id="963" dir="0" index="0" bw="32" slack="0"/>
<pin id="964" dir="0" index="1" bw="26" slack="0"/>
<pin id="965" dir="1" index="2" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_3_i_i/13 "/>
</bind>
</comp>

<comp id="968" class="1004" name="p_Val2_4_i_i_fu_968">
<pin_list>
<pin id="969" dir="0" index="0" bw="32" slack="0"/>
<pin id="970" dir="0" index="1" bw="58" slack="0"/>
<pin id="971" dir="0" index="2" bw="6" slack="0"/>
<pin id="972" dir="0" index="3" bw="7" slack="0"/>
<pin id="973" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_4_i_i/13 "/>
</bind>
</comp>

<comp id="978" class="1004" name="tmp_1_fu_978">
<pin_list>
<pin id="979" dir="0" index="0" bw="58" slack="0"/>
<pin id="980" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_1/13 "/>
</bind>
</comp>

<comp id="982" class="1004" name="OP1_V_1_cast_i_i_fu_982">
<pin_list>
<pin id="983" dir="0" index="0" bw="32" slack="1"/>
<pin id="984" dir="1" index="1" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP1_V_1_cast_i_i/13 "/>
</bind>
</comp>

<comp id="985" class="1004" name="OP2_V_1_cast_i_i_fu_985">
<pin_list>
<pin id="986" dir="0" index="0" bw="26" slack="1"/>
<pin id="987" dir="1" index="1" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP2_V_1_cast_i_i/13 "/>
</bind>
</comp>

<comp id="988" class="1004" name="p_Val2_3_1_i_i_fu_988">
<pin_list>
<pin id="989" dir="0" index="0" bw="32" slack="0"/>
<pin id="990" dir="0" index="1" bw="26" slack="0"/>
<pin id="991" dir="1" index="2" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_3_1_i_i/13 "/>
</bind>
</comp>

<comp id="994" class="1004" name="p_Val2_4_1_i_i_fu_994">
<pin_list>
<pin id="995" dir="0" index="0" bw="32" slack="0"/>
<pin id="996" dir="0" index="1" bw="58" slack="0"/>
<pin id="997" dir="0" index="2" bw="6" slack="0"/>
<pin id="998" dir="0" index="3" bw="7" slack="0"/>
<pin id="999" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_4_1_i_i/13 "/>
</bind>
</comp>

<comp id="1004" class="1004" name="tmp_4_fu_1004">
<pin_list>
<pin id="1005" dir="0" index="0" bw="58" slack="0"/>
<pin id="1006" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_4/13 "/>
</bind>
</comp>

<comp id="1008" class="1004" name="OP1_V_cast_i_i_66_fu_1008">
<pin_list>
<pin id="1009" dir="0" index="0" bw="32" slack="1"/>
<pin id="1010" dir="1" index="1" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP1_V_cast_i_i_66/13 "/>
</bind>
</comp>

<comp id="1011" class="1004" name="OP2_V_2_cast_i_i_fu_1011">
<pin_list>
<pin id="1012" dir="0" index="0" bw="26" slack="1"/>
<pin id="1013" dir="1" index="1" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP2_V_2_cast_i_i/13 "/>
</bind>
</comp>

<comp id="1014" class="1004" name="p_Val2_3_2_i_i_fu_1014">
<pin_list>
<pin id="1015" dir="0" index="0" bw="32" slack="0"/>
<pin id="1016" dir="0" index="1" bw="26" slack="0"/>
<pin id="1017" dir="1" index="2" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_3_2_i_i/13 "/>
</bind>
</comp>

<comp id="1020" class="1004" name="p_Val2_4_2_i_i_fu_1020">
<pin_list>
<pin id="1021" dir="0" index="0" bw="32" slack="0"/>
<pin id="1022" dir="0" index="1" bw="58" slack="0"/>
<pin id="1023" dir="0" index="2" bw="6" slack="0"/>
<pin id="1024" dir="0" index="3" bw="7" slack="0"/>
<pin id="1025" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_4_2_i_i/13 "/>
</bind>
</comp>

<comp id="1030" class="1004" name="tmp_7_fu_1030">
<pin_list>
<pin id="1031" dir="0" index="0" bw="58" slack="0"/>
<pin id="1032" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_7/13 "/>
</bind>
</comp>

<comp id="1034" class="1004" name="tmp_i_fu_1034">
<pin_list>
<pin id="1035" dir="0" index="0" bw="28" slack="0"/>
<pin id="1036" dir="0" index="1" bw="58" slack="0"/>
<pin id="1037" dir="0" index="2" bw="6" slack="0"/>
<pin id="1038" dir="0" index="3" bw="7" slack="0"/>
<pin id="1039" dir="1" index="4" bw="28" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_i/13 "/>
</bind>
</comp>

<comp id="1044" class="1004" name="tmp_1_i_fu_1044">
<pin_list>
<pin id="1045" dir="0" index="0" bw="28" slack="0"/>
<pin id="1046" dir="0" index="1" bw="58" slack="0"/>
<pin id="1047" dir="0" index="2" bw="6" slack="0"/>
<pin id="1048" dir="0" index="3" bw="7" slack="0"/>
<pin id="1049" dir="1" index="4" bw="28" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1_i/13 "/>
</bind>
</comp>

<comp id="1054" class="1004" name="tmp_4_i_fu_1054">
<pin_list>
<pin id="1055" dir="0" index="0" bw="28" slack="0"/>
<pin id="1056" dir="0" index="1" bw="58" slack="0"/>
<pin id="1057" dir="0" index="2" bw="6" slack="0"/>
<pin id="1058" dir="0" index="3" bw="7" slack="0"/>
<pin id="1059" dir="1" index="4" bw="28" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4_i/13 "/>
</bind>
</comp>

<comp id="1064" class="1004" name="tmp_fu_1064">
<pin_list>
<pin id="1065" dir="0" index="0" bw="1" slack="0"/>
<pin id="1066" dir="0" index="1" bw="58" slack="1"/>
<pin id="1067" dir="0" index="2" bw="6" slack="0"/>
<pin id="1068" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/14 "/>
</bind>
</comp>

<comp id="1071" class="1004" name="r_2_i_i_fu_1071">
<pin_list>
<pin id="1072" dir="0" index="0" bw="23" slack="1"/>
<pin id="1073" dir="0" index="1" bw="23" slack="0"/>
<pin id="1074" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="r_2_i_i/14 "/>
</bind>
</comp>

<comp id="1076" class="1004" name="tmp_2_fu_1076">
<pin_list>
<pin id="1077" dir="0" index="0" bw="1" slack="0"/>
<pin id="1078" dir="0" index="1" bw="58" slack="1"/>
<pin id="1079" dir="0" index="2" bw="6" slack="0"/>
<pin id="1080" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_2/14 "/>
</bind>
</comp>

<comp id="1083" class="1004" name="r_i_i_i_i_fu_1083">
<pin_list>
<pin id="1084" dir="0" index="0" bw="1" slack="0"/>
<pin id="1085" dir="0" index="1" bw="1" slack="0"/>
<pin id="1086" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="r_i_i_i_i/14 "/>
</bind>
</comp>

<comp id="1089" class="1004" name="qb_assign_1_i_i_fu_1089">
<pin_list>
<pin id="1090" dir="0" index="0" bw="1" slack="0"/>
<pin id="1091" dir="0" index="1" bw="1" slack="0"/>
<pin id="1092" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="qb_assign_1_i_i/14 "/>
</bind>
</comp>

<comp id="1095" class="1004" name="tmp_7_i_cast_i_fu_1095">
<pin_list>
<pin id="1096" dir="0" index="0" bw="1" slack="0"/>
<pin id="1097" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_7_i_cast_i/14 "/>
</bind>
</comp>

<comp id="1099" class="1004" name="tmp_3_fu_1099">
<pin_list>
<pin id="1100" dir="0" index="0" bw="1" slack="0"/>
<pin id="1101" dir="0" index="1" bw="58" slack="1"/>
<pin id="1102" dir="0" index="2" bw="6" slack="0"/>
<pin id="1103" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_3/14 "/>
</bind>
</comp>

<comp id="1106" class="1004" name="r_2_1_i_i_fu_1106">
<pin_list>
<pin id="1107" dir="0" index="0" bw="23" slack="1"/>
<pin id="1108" dir="0" index="1" bw="23" slack="0"/>
<pin id="1109" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="r_2_1_i_i/14 "/>
</bind>
</comp>

<comp id="1111" class="1004" name="tmp_5_fu_1111">
<pin_list>
<pin id="1112" dir="0" index="0" bw="1" slack="0"/>
<pin id="1113" dir="0" index="1" bw="58" slack="1"/>
<pin id="1114" dir="0" index="2" bw="6" slack="0"/>
<pin id="1115" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_5/14 "/>
</bind>
</comp>

<comp id="1118" class="1004" name="r_i_i_1_i_i_fu_1118">
<pin_list>
<pin id="1119" dir="0" index="0" bw="1" slack="0"/>
<pin id="1120" dir="0" index="1" bw="1" slack="0"/>
<pin id="1121" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="r_i_i_1_i_i/14 "/>
</bind>
</comp>

<comp id="1124" class="1004" name="qb_assign_1_1_i_i_fu_1124">
<pin_list>
<pin id="1125" dir="0" index="0" bw="1" slack="0"/>
<pin id="1126" dir="0" index="1" bw="1" slack="0"/>
<pin id="1127" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="qb_assign_1_1_i_i/14 "/>
</bind>
</comp>

<comp id="1130" class="1004" name="tmp_7_1_i_cast_i_fu_1130">
<pin_list>
<pin id="1131" dir="0" index="0" bw="1" slack="0"/>
<pin id="1132" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_7_1_i_cast_i/14 "/>
</bind>
</comp>

<comp id="1134" class="1004" name="tmp_6_fu_1134">
<pin_list>
<pin id="1135" dir="0" index="0" bw="1" slack="0"/>
<pin id="1136" dir="0" index="1" bw="58" slack="1"/>
<pin id="1137" dir="0" index="2" bw="6" slack="0"/>
<pin id="1138" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_6/14 "/>
</bind>
</comp>

<comp id="1141" class="1004" name="r_2_2_i_i_fu_1141">
<pin_list>
<pin id="1142" dir="0" index="0" bw="23" slack="1"/>
<pin id="1143" dir="0" index="1" bw="23" slack="0"/>
<pin id="1144" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="r_2_2_i_i/14 "/>
</bind>
</comp>

<comp id="1146" class="1004" name="tmp_8_fu_1146">
<pin_list>
<pin id="1147" dir="0" index="0" bw="1" slack="0"/>
<pin id="1148" dir="0" index="1" bw="58" slack="1"/>
<pin id="1149" dir="0" index="2" bw="6" slack="0"/>
<pin id="1150" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_8/14 "/>
</bind>
</comp>

<comp id="1153" class="1004" name="r_i_i_2_i_i_fu_1153">
<pin_list>
<pin id="1154" dir="0" index="0" bw="1" slack="0"/>
<pin id="1155" dir="0" index="1" bw="1" slack="0"/>
<pin id="1156" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="r_i_i_2_i_i/14 "/>
</bind>
</comp>

<comp id="1159" class="1004" name="qb_assign_1_2_i_i_fu_1159">
<pin_list>
<pin id="1160" dir="0" index="0" bw="1" slack="0"/>
<pin id="1161" dir="0" index="1" bw="1" slack="0"/>
<pin id="1162" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="qb_assign_1_2_i_i/14 "/>
</bind>
</comp>

<comp id="1165" class="1004" name="tmp_7_2_i_cast_i_fu_1165">
<pin_list>
<pin id="1166" dir="0" index="0" bw="1" slack="0"/>
<pin id="1167" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_7_2_i_cast_i/14 "/>
</bind>
</comp>

<comp id="1169" class="1004" name="tmp2_i_fu_1169">
<pin_list>
<pin id="1170" dir="0" index="0" bw="32" slack="1"/>
<pin id="1171" dir="0" index="1" bw="32" slack="1"/>
<pin id="1172" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp2_i/14 "/>
</bind>
</comp>

<comp id="1173" class="1004" name="tmp_3_i_fu_1173">
<pin_list>
<pin id="1174" dir="0" index="0" bw="28" slack="1"/>
<pin id="1175" dir="0" index="1" bw="28" slack="1"/>
<pin id="1176" dir="1" index="2" bw="28" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_3_i/14 "/>
</bind>
</comp>

<comp id="1177" class="1004" name="tmp9_i_fu_1177">
<pin_list>
<pin id="1178" dir="0" index="0" bw="32" slack="0"/>
<pin id="1179" dir="0" index="1" bw="32" slack="1"/>
<pin id="1180" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp9_i/14 "/>
</bind>
</comp>

<comp id="1182" class="1004" name="tmp3_i_fu_1182">
<pin_list>
<pin id="1183" dir="0" index="0" bw="1" slack="0"/>
<pin id="1184" dir="0" index="1" bw="1" slack="0"/>
<pin id="1185" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp3_i/14 "/>
</bind>
</comp>

<comp id="1188" class="1004" name="tmp10_i_fu_1188">
<pin_list>
<pin id="1189" dir="0" index="0" bw="2" slack="0"/>
<pin id="1190" dir="0" index="1" bw="1" slack="0"/>
<pin id="1191" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp10_i/14 "/>
</bind>
</comp>

<comp id="1194" class="1004" name="tmp_9_fu_1194">
<pin_list>
<pin id="1195" dir="0" index="0" bw="32" slack="0"/>
<pin id="1196" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_9/14 "/>
</bind>
</comp>

<comp id="1198" class="1004" name="tmp13_cast_i_fu_1198">
<pin_list>
<pin id="1199" dir="0" index="0" bw="2" slack="1"/>
<pin id="1200" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp13_cast_i/15 "/>
</bind>
</comp>

<comp id="1201" class="1004" name="tmp_i_67_fu_1201">
<pin_list>
<pin id="1202" dir="0" index="0" bw="28" slack="2"/>
<pin id="1203" dir="0" index="1" bw="28" slack="1"/>
<pin id="1204" dir="1" index="2" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_i_67/15 "/>
</bind>
</comp>

<comp id="1205" class="1004" name="tmp_5_i_fu_1205">
<pin_list>
<pin id="1206" dir="0" index="0" bw="2" slack="1"/>
<pin id="1207" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_5_i/15 "/>
</bind>
</comp>

<comp id="1208" class="1004" name="p_Val2_13_2_i_i_fu_1208">
<pin_list>
<pin id="1209" dir="0" index="0" bw="2" slack="0"/>
<pin id="1210" dir="0" index="1" bw="32" slack="1"/>
<pin id="1211" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_13_2_i_i/15 "/>
</bind>
</comp>

<comp id="1213" class="1004" name="tmp_7_i_fu_1213">
<pin_list>
<pin id="1214" dir="0" index="0" bw="28" slack="0"/>
<pin id="1215" dir="0" index="1" bw="2" slack="0"/>
<pin id="1216" dir="1" index="2" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_7_i/15 "/>
</bind>
</comp>

<comp id="1219" class="1004" name="tmpCalc_V_2_fu_1219">
<pin_list>
<pin id="1220" dir="0" index="0" bw="32" slack="1"/>
<pin id="1221" dir="0" index="1" bw="32" slack="0"/>
<pin id="1222" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmpCalc_V_2/15 "/>
</bind>
</comp>

<comp id="1224" class="1004" name="tmp_i_i_69_fu_1224">
<pin_list>
<pin id="1225" dir="0" index="0" bw="32" slack="0"/>
<pin id="1226" dir="0" index="1" bw="32" slack="0"/>
<pin id="1227" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_i_i_69/15 "/>
</bind>
</comp>

<comp id="1230" class="1004" name="tmp_16_i_i_fu_1230">
<pin_list>
<pin id="1231" dir="0" index="0" bw="32" slack="0"/>
<pin id="1232" dir="0" index="1" bw="32" slack="0"/>
<pin id="1233" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_16_i_i/15 "/>
</bind>
</comp>

<comp id="1236" class="1004" name="tmp11_i_fu_1236">
<pin_list>
<pin id="1237" dir="0" index="0" bw="28" slack="0"/>
<pin id="1238" dir="0" index="1" bw="28" slack="0"/>
<pin id="1239" dir="1" index="2" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp11_i/15 "/>
</bind>
</comp>

<comp id="1242" class="1004" name="r_V_fu_1242">
<pin_list>
<pin id="1243" dir="0" index="0" bw="28" slack="1"/>
<pin id="1244" dir="0" index="1" bw="28" slack="0"/>
<pin id="1245" dir="1" index="2" bw="28" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_V/15 "/>
</bind>
</comp>

<comp id="1247" class="1004" name="OP1_V_2_cast_i_i_fu_1247">
<pin_list>
<pin id="1248" dir="0" index="0" bw="28" slack="1"/>
<pin id="1249" dir="1" index="1" bw="60" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="OP1_V_2_cast_i_i/16 "/>
</bind>
</comp>

<comp id="1250" class="1004" name="r_V_5_fu_1250">
<pin_list>
<pin id="1251" dir="0" index="0" bw="32" slack="0"/>
<pin id="1252" dir="0" index="1" bw="28" slack="0"/>
<pin id="1253" dir="1" index="2" bw="60" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_5/16 "/>
</bind>
</comp>

<comp id="1256" class="1004" name="tmp_19_i_fu_1256">
<pin_list>
<pin id="1257" dir="0" index="0" bw="12" slack="0"/>
<pin id="1258" dir="0" index="1" bw="60" slack="0"/>
<pin id="1259" dir="0" index="2" bw="7" slack="0"/>
<pin id="1260" dir="0" index="3" bw="7" slack="0"/>
<pin id="1261" dir="1" index="4" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_19_i/16 "/>
</bind>
</comp>

<comp id="1266" class="1004" name="tmp_21_fu_1266">
<pin_list>
<pin id="1267" dir="0" index="0" bw="60" slack="0"/>
<pin id="1268" dir="1" index="1" bw="48" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_21/16 "/>
</bind>
</comp>

<comp id="1270" class="1004" name="ret_V_cast_i_fu_1270">
<pin_list>
<pin id="1271" dir="0" index="0" bw="12" slack="1"/>
<pin id="1272" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="ret_V_cast_i/17 "/>
</bind>
</comp>

<comp id="1273" class="1004" name="tmp_20_fu_1273">
<pin_list>
<pin id="1274" dir="0" index="0" bw="1" slack="0"/>
<pin id="1275" dir="0" index="1" bw="60" slack="1"/>
<pin id="1276" dir="0" index="2" bw="7" slack="0"/>
<pin id="1277" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_20/17 "/>
</bind>
</comp>

<comp id="1280" class="1004" name="tmp_21_i_i_fu_1280">
<pin_list>
<pin id="1281" dir="0" index="0" bw="48" slack="1"/>
<pin id="1282" dir="0" index="1" bw="48" slack="0"/>
<pin id="1283" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_21_i_i/17 "/>
</bind>
</comp>

<comp id="1285" class="1004" name="ret_V_fu_1285">
<pin_list>
<pin id="1286" dir="0" index="0" bw="1" slack="0"/>
<pin id="1287" dir="0" index="1" bw="12" slack="0"/>
<pin id="1288" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V/17 "/>
</bind>
</comp>

<comp id="1291" class="1004" name="p_1_i_i_fu_1291">
<pin_list>
<pin id="1292" dir="0" index="0" bw="1" slack="0"/>
<pin id="1293" dir="0" index="1" bw="13" slack="0"/>
<pin id="1294" dir="0" index="2" bw="13" slack="0"/>
<pin id="1295" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_1_i_i/17 "/>
</bind>
</comp>

<comp id="1299" class="1004" name="p_2_i_i_fu_1299">
<pin_list>
<pin id="1300" dir="0" index="0" bw="1" slack="0"/>
<pin id="1301" dir="0" index="1" bw="13" slack="0"/>
<pin id="1302" dir="0" index="2" bw="13" slack="0"/>
<pin id="1303" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_2_i_i/17 "/>
</bind>
</comp>

<comp id="1307" class="1004" name="tmp_22_i_i_fu_1307">
<pin_list>
<pin id="1308" dir="0" index="0" bw="13" slack="0"/>
<pin id="1309" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_22_i_i/17 "/>
</bind>
</comp>

<comp id="1312" class="1004" name="coeTanSig_V_load_cas_fu_1312">
<pin_list>
<pin id="1313" dir="0" index="0" bw="25" slack="0"/>
<pin id="1314" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="coeTanSig_V_load_cas/18 "/>
</bind>
</comp>

<comp id="1317" class="1004" name="layerResult_V_gep24_1_fu_1317">
<pin_list>
<pin id="1318" dir="0" index="0" bw="26" slack="0"/>
<pin id="1319" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="layerResult_V_gep24_1/19 "/>
</bind>
</comp>

<comp id="1322" class="1005" name="result_V_addr_reg_1322">
<pin_list>
<pin id="1323" dir="0" index="0" bw="32" slack="10"/>
<pin id="1324" dir="1" index="1" bw="32" slack="10"/>
</pin_list>
<bind>
<opset="result_V_addr "/>
</bind>
</comp>

<comp id="1328" class="1005" name="OP2_V_11_i_i_reg_1328">
<pin_list>
<pin id="1329" dir="0" index="0" bw="64" slack="3"/>
<pin id="1330" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="OP2_V_11_i_i "/>
</bind>
</comp>

<comp id="1333" class="1005" name="OP2_V_1_1_i_i_reg_1333">
<pin_list>
<pin id="1334" dir="0" index="0" bw="64" slack="3"/>
<pin id="1335" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="OP2_V_1_1_i_i "/>
</bind>
</comp>

<comp id="1338" class="1005" name="OP2_V_1_2_i_i_reg_1338">
<pin_list>
<pin id="1339" dir="0" index="0" bw="64" slack="3"/>
<pin id="1340" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="OP2_V_1_2_i_i "/>
</bind>
</comp>

<comp id="1343" class="1005" name="layerWeigth_0_0_V_s_reg_1343">
<pin_list>
<pin id="1344" dir="0" index="0" bw="1" slack="1"/>
<pin id="1345" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="layerWeigth_0_0_V_s "/>
</bind>
</comp>

<comp id="1348" class="1005" name="layerWeigth_1_0_V_s_reg_1348">
<pin_list>
<pin id="1349" dir="0" index="0" bw="1" slack="1"/>
<pin id="1350" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="layerWeigth_1_0_V_s "/>
</bind>
</comp>

<comp id="1353" class="1005" name="layerWeigth_2_0_V_s_reg_1353">
<pin_list>
<pin id="1354" dir="0" index="0" bw="1" slack="1"/>
<pin id="1355" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="layerWeigth_2_0_V_s "/>
</bind>
</comp>

<comp id="1358" class="1005" name="layerWeigth_0_1_V_s_reg_1358">
<pin_list>
<pin id="1359" dir="0" index="0" bw="1" slack="1"/>
<pin id="1360" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="layerWeigth_0_1_V_s "/>
</bind>
</comp>

<comp id="1363" class="1005" name="layerWeigth_1_1_V_s_reg_1363">
<pin_list>
<pin id="1364" dir="0" index="0" bw="1" slack="1"/>
<pin id="1365" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="layerWeigth_1_1_V_s "/>
</bind>
</comp>

<comp id="1368" class="1005" name="layerWeigth_2_1_V_s_reg_1368">
<pin_list>
<pin id="1369" dir="0" index="0" bw="1" slack="1"/>
<pin id="1370" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="layerWeigth_2_1_V_s "/>
</bind>
</comp>

<comp id="1373" class="1005" name="layerWeigth_0_2_V_s_reg_1373">
<pin_list>
<pin id="1374" dir="0" index="0" bw="1" slack="1"/>
<pin id="1375" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="layerWeigth_0_2_V_s "/>
</bind>
</comp>

<comp id="1378" class="1005" name="layerWeigth_1_2_V_s_reg_1378">
<pin_list>
<pin id="1379" dir="0" index="0" bw="1" slack="1"/>
<pin id="1380" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="layerWeigth_1_2_V_s "/>
</bind>
</comp>

<comp id="1383" class="1005" name="layerWeigth_2_2_V_s_reg_1383">
<pin_list>
<pin id="1384" dir="0" index="0" bw="1" slack="1"/>
<pin id="1385" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="layerWeigth_2_2_V_s "/>
</bind>
</comp>

<comp id="1388" class="1005" name="bias_0_V_addr_reg_1388">
<pin_list>
<pin id="1389" dir="0" index="0" bw="1" slack="3"/>
<pin id="1390" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="bias_0_V_addr "/>
</bind>
</comp>

<comp id="1393" class="1005" name="bias_1_V_addr_reg_1393">
<pin_list>
<pin id="1394" dir="0" index="0" bw="1" slack="3"/>
<pin id="1395" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="bias_1_V_addr "/>
</bind>
</comp>

<comp id="1398" class="1005" name="bias_2_V_addr_reg_1398">
<pin_list>
<pin id="1399" dir="0" index="0" bw="1" slack="3"/>
<pin id="1400" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="bias_2_V_addr "/>
</bind>
</comp>

<comp id="1403" class="1005" name="exitcond1_i_i_reg_1403">
<pin_list>
<pin id="1404" dir="0" index="0" bw="1" slack="1"/>
<pin id="1405" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond1_i_i "/>
</bind>
</comp>

<comp id="1407" class="1005" name="neuronIndex_reg_1407">
<pin_list>
<pin id="1408" dir="0" index="0" bw="2" slack="0"/>
<pin id="1409" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="neuronIndex "/>
</bind>
</comp>

<comp id="1412" class="1005" name="tmp_8_i_reg_1412">
<pin_list>
<pin id="1413" dir="0" index="0" bw="32" slack="1"/>
<pin id="1414" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8_i "/>
</bind>
</comp>

<comp id="1417" class="1005" name="tmp_9_i_reg_1417">
<pin_list>
<pin id="1418" dir="0" index="0" bw="32" slack="1"/>
<pin id="1419" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_9_i "/>
</bind>
</comp>

<comp id="1422" class="1005" name="tmp_10_i_reg_1422">
<pin_list>
<pin id="1423" dir="0" index="0" bw="32" slack="1"/>
<pin id="1424" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_10_i "/>
</bind>
</comp>

<comp id="1427" class="1005" name="p_Val2_8_i_i_reg_1427">
<pin_list>
<pin id="1428" dir="0" index="0" bw="64" slack="1"/>
<pin id="1429" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_8_i_i "/>
</bind>
</comp>

<comp id="1433" class="1005" name="p_Val2_9_i_i_reg_1433">
<pin_list>
<pin id="1434" dir="0" index="0" bw="32" slack="1"/>
<pin id="1435" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_9_i_i "/>
</bind>
</comp>

<comp id="1438" class="1005" name="tmp_11_reg_1438">
<pin_list>
<pin id="1439" dir="0" index="0" bw="23" slack="1"/>
<pin id="1440" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="tmp_11 "/>
</bind>
</comp>

<comp id="1443" class="1005" name="p_Val2_8_1_i_i_reg_1443">
<pin_list>
<pin id="1444" dir="0" index="0" bw="64" slack="1"/>
<pin id="1445" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_8_1_i_i "/>
</bind>
</comp>

<comp id="1449" class="1005" name="p_Val2_9_1_i_i_reg_1449">
<pin_list>
<pin id="1450" dir="0" index="0" bw="32" slack="1"/>
<pin id="1451" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_9_1_i_i "/>
</bind>
</comp>

<comp id="1454" class="1005" name="tmp_14_reg_1454">
<pin_list>
<pin id="1455" dir="0" index="0" bw="23" slack="1"/>
<pin id="1456" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="tmp_14 "/>
</bind>
</comp>

<comp id="1459" class="1005" name="p_Val2_8_2_i_i_reg_1459">
<pin_list>
<pin id="1460" dir="0" index="0" bw="64" slack="1"/>
<pin id="1461" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_8_2_i_i "/>
</bind>
</comp>

<comp id="1465" class="1005" name="p_Val2_9_2_i_i_reg_1465">
<pin_list>
<pin id="1466" dir="0" index="0" bw="32" slack="1"/>
<pin id="1467" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_9_2_i_i "/>
</bind>
</comp>

<comp id="1470" class="1005" name="tmp_17_reg_1470">
<pin_list>
<pin id="1471" dir="0" index="0" bw="23" slack="1"/>
<pin id="1472" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="tmp_17 "/>
</bind>
</comp>

<comp id="1475" class="1005" name="tmp_11_i_reg_1475">
<pin_list>
<pin id="1476" dir="0" index="0" bw="28" slack="1"/>
<pin id="1477" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opset="tmp_11_i "/>
</bind>
</comp>

<comp id="1480" class="1005" name="tmp_12_i_reg_1480">
<pin_list>
<pin id="1481" dir="0" index="0" bw="28" slack="1"/>
<pin id="1482" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opset="tmp_12_i "/>
</bind>
</comp>

<comp id="1485" class="1005" name="tmp_14_i_reg_1485">
<pin_list>
<pin id="1486" dir="0" index="0" bw="28" slack="2"/>
<pin id="1487" dir="1" index="1" bw="28" slack="2"/>
</pin_list>
<bind>
<opset="tmp_14_i "/>
</bind>
</comp>

<comp id="1490" class="1005" name="tmp_13_i_reg_1490">
<pin_list>
<pin id="1491" dir="0" index="0" bw="28" slack="1"/>
<pin id="1492" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opset="tmp_13_i "/>
</bind>
</comp>

<comp id="1495" class="1005" name="tmp4_i_reg_1495">
<pin_list>
<pin id="1496" dir="0" index="0" bw="32" slack="1"/>
<pin id="1497" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp4_i "/>
</bind>
</comp>

<comp id="1500" class="1005" name="tmp6_i_reg_1500">
<pin_list>
<pin id="1501" dir="0" index="0" bw="2" slack="1"/>
<pin id="1502" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp6_i "/>
</bind>
</comp>

<comp id="1506" class="1005" name="p_Val2_1_reg_1506">
<pin_list>
<pin id="1507" dir="0" index="0" bw="32" slack="1"/>
<pin id="1508" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_1 "/>
</bind>
</comp>

<comp id="1511" class="1005" name="tmp_19_reg_1511">
<pin_list>
<pin id="1512" dir="0" index="0" bw="28" slack="1"/>
<pin id="1513" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opset="tmp_19 "/>
</bind>
</comp>

<comp id="1516" class="1005" name="tmp_i_i_reg_1516">
<pin_list>
<pin id="1517" dir="0" index="0" bw="64" slack="3"/>
<pin id="1518" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="tmp_i_i "/>
</bind>
</comp>

<comp id="1521" class="1005" name="tmp_15_i_i_reg_1521">
<pin_list>
<pin id="1522" dir="0" index="0" bw="1" slack="1"/>
<pin id="1523" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_15_i_i "/>
</bind>
</comp>

<comp id="1525" class="1005" name="tmp_18_i_i_reg_1525">
<pin_list>
<pin id="1526" dir="0" index="0" bw="1" slack="1"/>
<pin id="1527" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_18_i_i "/>
</bind>
</comp>

<comp id="1529" class="1005" name="r_V_2_reg_1529">
<pin_list>
<pin id="1530" dir="0" index="0" bw="28" slack="1"/>
<pin id="1531" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opset="r_V_2 "/>
</bind>
</comp>

<comp id="1534" class="1005" name="r_V_4_reg_1534">
<pin_list>
<pin id="1535" dir="0" index="0" bw="60" slack="1"/>
<pin id="1536" dir="1" index="1" bw="60" slack="1"/>
</pin_list>
<bind>
<opset="r_V_4 "/>
</bind>
</comp>

<comp id="1539" class="1005" name="tmp_20_i_reg_1539">
<pin_list>
<pin id="1540" dir="0" index="0" bw="12" slack="1"/>
<pin id="1541" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="tmp_20_i "/>
</bind>
</comp>

<comp id="1544" class="1005" name="tmp_23_reg_1544">
<pin_list>
<pin id="1545" dir="0" index="0" bw="48" slack="1"/>
<pin id="1546" dir="1" index="1" bw="48" slack="1"/>
</pin_list>
<bind>
<opset="tmp_23 "/>
</bind>
</comp>

<comp id="1549" class="1005" name="coeTanSig_V_addr_1_reg_1549">
<pin_list>
<pin id="1550" dir="0" index="0" bw="12" slack="1"/>
<pin id="1551" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="coeTanSig_V_addr_1 "/>
</bind>
</comp>

<comp id="1554" class="1005" name="layerResult_V_addr_reg_1554">
<pin_list>
<pin id="1555" dir="0" index="0" bw="2" slack="1"/>
<pin id="1556" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="layerResult_V_addr "/>
</bind>
</comp>

<comp id="1560" class="1005" name="outputLayerWeigth_0_reg_1560">
<pin_list>
<pin id="1561" dir="0" index="0" bw="1" slack="1"/>
<pin id="1562" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="outputLayerWeigth_0 "/>
</bind>
</comp>

<comp id="1565" class="1005" name="layerResult_V_load_reg_1565">
<pin_list>
<pin id="1566" dir="0" index="0" bw="26" slack="2"/>
<pin id="1567" dir="1" index="1" bw="26" slack="2"/>
</pin_list>
<bind>
<opset="layerResult_V_load "/>
</bind>
</comp>

<comp id="1570" class="1005" name="outputLayerWeigth_1_reg_1570">
<pin_list>
<pin id="1571" dir="0" index="0" bw="1" slack="1"/>
<pin id="1572" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="outputLayerWeigth_1 "/>
</bind>
</comp>

<comp id="1575" class="1005" name="layerResult_V_addr_1_reg_1575">
<pin_list>
<pin id="1576" dir="0" index="0" bw="2" slack="1"/>
<pin id="1577" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="layerResult_V_addr_1 "/>
</bind>
</comp>

<comp id="1580" class="1005" name="outputLayerWeigth_2_reg_1580">
<pin_list>
<pin id="1581" dir="0" index="0" bw="1" slack="1"/>
<pin id="1582" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="outputLayerWeigth_2 "/>
</bind>
</comp>

<comp id="1585" class="1005" name="layerResult_V_addr_2_reg_1585">
<pin_list>
<pin id="1586" dir="0" index="0" bw="2" slack="1"/>
<pin id="1587" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="layerResult_V_addr_2 "/>
</bind>
</comp>

<comp id="1590" class="1005" name="outputLayerWeigth_0_1_reg_1590">
<pin_list>
<pin id="1591" dir="0" index="0" bw="32" slack="1"/>
<pin id="1592" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="outputLayerWeigth_0_1 "/>
</bind>
</comp>

<comp id="1595" class="1005" name="outputLayerWeigth_1_1_reg_1595">
<pin_list>
<pin id="1596" dir="0" index="0" bw="32" slack="1"/>
<pin id="1597" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="outputLayerWeigth_1_1 "/>
</bind>
</comp>

<comp id="1600" class="1005" name="layerResult_V_load_1_reg_1600">
<pin_list>
<pin id="1601" dir="0" index="0" bw="26" slack="1"/>
<pin id="1602" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="layerResult_V_load_1 "/>
</bind>
</comp>

<comp id="1605" class="1005" name="outputLayerWeigth_2_1_reg_1605">
<pin_list>
<pin id="1606" dir="0" index="0" bw="32" slack="1"/>
<pin id="1607" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="outputLayerWeigth_2_1 "/>
</bind>
</comp>

<comp id="1610" class="1005" name="layerResult_V_load_2_reg_1610">
<pin_list>
<pin id="1611" dir="0" index="0" bw="26" slack="1"/>
<pin id="1612" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="layerResult_V_load_2 "/>
</bind>
</comp>

<comp id="1615" class="1005" name="p_Val2_3_i_i_reg_1615">
<pin_list>
<pin id="1616" dir="0" index="0" bw="58" slack="1"/>
<pin id="1617" dir="1" index="1" bw="58" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_3_i_i "/>
</bind>
</comp>

<comp id="1621" class="1005" name="p_Val2_4_i_i_reg_1621">
<pin_list>
<pin id="1622" dir="0" index="0" bw="32" slack="1"/>
<pin id="1623" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_4_i_i "/>
</bind>
</comp>

<comp id="1626" class="1005" name="tmp_1_reg_1626">
<pin_list>
<pin id="1627" dir="0" index="0" bw="23" slack="1"/>
<pin id="1628" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="1631" class="1005" name="p_Val2_3_1_i_i_reg_1631">
<pin_list>
<pin id="1632" dir="0" index="0" bw="58" slack="1"/>
<pin id="1633" dir="1" index="1" bw="58" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_3_1_i_i "/>
</bind>
</comp>

<comp id="1637" class="1005" name="p_Val2_4_1_i_i_reg_1637">
<pin_list>
<pin id="1638" dir="0" index="0" bw="32" slack="1"/>
<pin id="1639" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_4_1_i_i "/>
</bind>
</comp>

<comp id="1642" class="1005" name="tmp_4_reg_1642">
<pin_list>
<pin id="1643" dir="0" index="0" bw="23" slack="1"/>
<pin id="1644" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="1647" class="1005" name="p_Val2_3_2_i_i_reg_1647">
<pin_list>
<pin id="1648" dir="0" index="0" bw="58" slack="1"/>
<pin id="1649" dir="1" index="1" bw="58" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_3_2_i_i "/>
</bind>
</comp>

<comp id="1653" class="1005" name="p_Val2_4_2_i_i_reg_1653">
<pin_list>
<pin id="1654" dir="0" index="0" bw="32" slack="1"/>
<pin id="1655" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_4_2_i_i "/>
</bind>
</comp>

<comp id="1658" class="1005" name="tmp_7_reg_1658">
<pin_list>
<pin id="1659" dir="0" index="0" bw="23" slack="1"/>
<pin id="1660" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

<comp id="1663" class="1005" name="tmp_i_reg_1663">
<pin_list>
<pin id="1664" dir="0" index="0" bw="28" slack="1"/>
<pin id="1665" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i "/>
</bind>
</comp>

<comp id="1668" class="1005" name="tmp_1_i_reg_1668">
<pin_list>
<pin id="1669" dir="0" index="0" bw="28" slack="1"/>
<pin id="1670" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1_i "/>
</bind>
</comp>

<comp id="1673" class="1005" name="tmp_4_i_reg_1673">
<pin_list>
<pin id="1674" dir="0" index="0" bw="28" slack="2"/>
<pin id="1675" dir="1" index="1" bw="28" slack="2"/>
</pin_list>
<bind>
<opset="tmp_4_i "/>
</bind>
</comp>

<comp id="1678" class="1005" name="outputLayerBias_V_ad_reg_1678">
<pin_list>
<pin id="1679" dir="0" index="0" bw="1" slack="1"/>
<pin id="1680" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="outputLayerBias_V_ad "/>
</bind>
</comp>

<comp id="1683" class="1005" name="tmp_3_i_reg_1683">
<pin_list>
<pin id="1684" dir="0" index="0" bw="28" slack="1"/>
<pin id="1685" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3_i "/>
</bind>
</comp>

<comp id="1688" class="1005" name="tmp9_i_reg_1688">
<pin_list>
<pin id="1689" dir="0" index="0" bw="32" slack="1"/>
<pin id="1690" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp9_i "/>
</bind>
</comp>

<comp id="1693" class="1005" name="tmp10_i_reg_1693">
<pin_list>
<pin id="1694" dir="0" index="0" bw="2" slack="1"/>
<pin id="1695" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp10_i "/>
</bind>
</comp>

<comp id="1699" class="1005" name="p_Val2_s_reg_1699">
<pin_list>
<pin id="1700" dir="0" index="0" bw="32" slack="1"/>
<pin id="1701" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_s "/>
</bind>
</comp>

<comp id="1704" class="1005" name="tmp_9_reg_1704">
<pin_list>
<pin id="1705" dir="0" index="0" bw="28" slack="1"/>
<pin id="1706" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opset="tmp_9 "/>
</bind>
</comp>

<comp id="1709" class="1005" name="tmp_i_i_69_reg_1709">
<pin_list>
<pin id="1710" dir="0" index="0" bw="1" slack="3"/>
<pin id="1711" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_i_i_69 "/>
</bind>
</comp>

<comp id="1713" class="1005" name="tmp_16_i_i_reg_1713">
<pin_list>
<pin id="1714" dir="0" index="0" bw="1" slack="3"/>
<pin id="1715" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_16_i_i "/>
</bind>
</comp>

<comp id="1717" class="1005" name="r_V_reg_1717">
<pin_list>
<pin id="1718" dir="0" index="0" bw="28" slack="1"/>
<pin id="1719" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opset="r_V "/>
</bind>
</comp>

<comp id="1722" class="1005" name="r_V_5_reg_1722">
<pin_list>
<pin id="1723" dir="0" index="0" bw="60" slack="1"/>
<pin id="1724" dir="1" index="1" bw="60" slack="1"/>
</pin_list>
<bind>
<opset="r_V_5 "/>
</bind>
</comp>

<comp id="1727" class="1005" name="tmp_19_i_reg_1727">
<pin_list>
<pin id="1728" dir="0" index="0" bw="12" slack="1"/>
<pin id="1729" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="tmp_19_i "/>
</bind>
</comp>

<comp id="1732" class="1005" name="tmp_21_reg_1732">
<pin_list>
<pin id="1733" dir="0" index="0" bw="48" slack="1"/>
<pin id="1734" dir="1" index="1" bw="48" slack="1"/>
</pin_list>
<bind>
<opset="tmp_21 "/>
</bind>
</comp>

<comp id="1737" class="1005" name="coeTanSig_V_addr_reg_1737">
<pin_list>
<pin id="1738" dir="0" index="0" bw="12" slack="1"/>
<pin id="1739" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="coeTanSig_V_addr "/>
</bind>
</comp>

<comp id="1742" class="1005" name="coeTanSig_V_load_cas_reg_1742">
<pin_list>
<pin id="1743" dir="0" index="0" bw="26" slack="1"/>
<pin id="1744" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="coeTanSig_V_load_cas "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="171"><net_src comp="54" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="176"><net_src comp="52" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="22" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="182"><net_src comp="52" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="14" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="188"><net_src comp="52" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="189"><net_src comp="6" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="194"><net_src comp="74" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="195"><net_src comp="40" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="201"><net_src comp="160" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="202"><net_src comp="62" pin="0"/><net_sink comp="196" pin=2"/></net>

<net id="209"><net_src comp="162" pin="0"/><net_sink comp="203" pin=0"/></net>

<net id="210"><net_src comp="164" pin="0"/><net_sink comp="203" pin=3"/></net>

<net id="211"><net_src comp="166" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="217"><net_src comp="0" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="218"><net_src comp="80" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="219"><net_src comp="80" pin="0"/><net_sink comp="212" pin=2"/></net>

<net id="225"><net_src comp="2" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="226"><net_src comp="80" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="227"><net_src comp="80" pin="0"/><net_sink comp="220" pin=2"/></net>

<net id="233"><net_src comp="4" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="234"><net_src comp="80" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="235"><net_src comp="80" pin="0"/><net_sink comp="228" pin=2"/></net>

<net id="241"><net_src comp="8" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="242"><net_src comp="80" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="243"><net_src comp="80" pin="0"/><net_sink comp="236" pin=2"/></net>

<net id="249"><net_src comp="10" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="250"><net_src comp="80" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="251"><net_src comp="80" pin="0"/><net_sink comp="244" pin=2"/></net>

<net id="257"><net_src comp="12" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="258"><net_src comp="80" pin="0"/><net_sink comp="252" pin=1"/></net>

<net id="259"><net_src comp="80" pin="0"/><net_sink comp="252" pin=2"/></net>

<net id="265"><net_src comp="16" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="266"><net_src comp="80" pin="0"/><net_sink comp="260" pin=1"/></net>

<net id="267"><net_src comp="80" pin="0"/><net_sink comp="260" pin=2"/></net>

<net id="273"><net_src comp="18" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="274"><net_src comp="80" pin="0"/><net_sink comp="268" pin=1"/></net>

<net id="275"><net_src comp="80" pin="0"/><net_sink comp="268" pin=2"/></net>

<net id="281"><net_src comp="20" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="282"><net_src comp="80" pin="0"/><net_sink comp="276" pin=1"/></net>

<net id="283"><net_src comp="80" pin="0"/><net_sink comp="276" pin=2"/></net>

<net id="289"><net_src comp="24" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="290"><net_src comp="80" pin="0"/><net_sink comp="284" pin=1"/></net>

<net id="291"><net_src comp="80" pin="0"/><net_sink comp="284" pin=2"/></net>

<net id="297"><net_src comp="26" pin="0"/><net_sink comp="292" pin=0"/></net>

<net id="298"><net_src comp="80" pin="0"/><net_sink comp="292" pin=1"/></net>

<net id="299"><net_src comp="80" pin="0"/><net_sink comp="292" pin=2"/></net>

<net id="305"><net_src comp="28" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="306"><net_src comp="80" pin="0"/><net_sink comp="300" pin=1"/></net>

<net id="307"><net_src comp="80" pin="0"/><net_sink comp="300" pin=2"/></net>

<net id="361"><net_src comp="80" pin="0"/><net_sink comp="356" pin=1"/></net>

<net id="366"><net_src comp="120" pin="0"/><net_sink comp="362" pin=1"/></net>

<net id="367"><net_src comp="356" pin="3"/><net_sink comp="362" pin=0"/></net>

<net id="373"><net_src comp="80" pin="0"/><net_sink comp="368" pin=1"/></net>

<net id="374"><net_src comp="122" pin="0"/><net_sink comp="362" pin=1"/></net>

<net id="375"><net_src comp="368" pin="3"/><net_sink comp="362" pin=0"/></net>

<net id="381"><net_src comp="42" pin="0"/><net_sink comp="376" pin=0"/></net>

<net id="382"><net_src comp="80" pin="0"/><net_sink comp="376" pin=1"/></net>

<net id="387"><net_src comp="376" pin="3"/><net_sink comp="383" pin=0"/></net>

<net id="393"><net_src comp="80" pin="0"/><net_sink comp="388" pin=1"/></net>

<net id="397"><net_src comp="388" pin="3"/><net_sink comp="362" pin=3"/></net>

<net id="403"><net_src comp="80" pin="0"/><net_sink comp="398" pin=1"/></net>

<net id="404"><net_src comp="80" pin="0"/><net_sink comp="398" pin=2"/></net>

<net id="405"><net_src comp="398" pin="3"/><net_sink comp="362" pin=3"/></net>

<net id="411"><net_src comp="30" pin="0"/><net_sink comp="406" pin=0"/></net>

<net id="412"><net_src comp="80" pin="0"/><net_sink comp="406" pin=1"/></net>

<net id="413"><net_src comp="80" pin="0"/><net_sink comp="406" pin=2"/></net>

<net id="418"><net_src comp="406" pin="3"/><net_sink comp="414" pin=0"/></net>

<net id="424"><net_src comp="32" pin="0"/><net_sink comp="419" pin=0"/></net>

<net id="425"><net_src comp="80" pin="0"/><net_sink comp="419" pin=1"/></net>

<net id="426"><net_src comp="80" pin="0"/><net_sink comp="419" pin=2"/></net>

<net id="431"><net_src comp="419" pin="3"/><net_sink comp="427" pin=0"/></net>

<net id="437"><net_src comp="80" pin="0"/><net_sink comp="432" pin=1"/></net>

<net id="438"><net_src comp="54" pin="0"/><net_sink comp="432" pin=2"/></net>

<net id="439"><net_src comp="432" pin="3"/><net_sink comp="362" pin=0"/></net>

<net id="445"><net_src comp="34" pin="0"/><net_sink comp="440" pin=0"/></net>

<net id="446"><net_src comp="80" pin="0"/><net_sink comp="440" pin=1"/></net>

<net id="447"><net_src comp="80" pin="0"/><net_sink comp="440" pin=2"/></net>

<net id="452"><net_src comp="440" pin="3"/><net_sink comp="448" pin=0"/></net>

<net id="458"><net_src comp="80" pin="0"/><net_sink comp="453" pin=1"/></net>

<net id="459"><net_src comp="152" pin="0"/><net_sink comp="453" pin=2"/></net>

<net id="460"><net_src comp="453" pin="3"/><net_sink comp="362" pin=3"/></net>

<net id="466"><net_src comp="36" pin="0"/><net_sink comp="461" pin=0"/></net>

<net id="467"><net_src comp="80" pin="0"/><net_sink comp="461" pin=1"/></net>

<net id="468"><net_src comp="80" pin="0"/><net_sink comp="461" pin=2"/></net>

<net id="473"><net_src comp="461" pin="3"/><net_sink comp="469" pin=0"/></net>

<net id="479"><net_src comp="42" pin="0"/><net_sink comp="474" pin=0"/></net>

<net id="480"><net_src comp="80" pin="0"/><net_sink comp="474" pin=1"/></net>

<net id="481"><net_src comp="474" pin="3"/><net_sink comp="383" pin=0"/></net>

<net id="485"><net_src comp="82" pin="0"/><net_sink comp="482" pin=0"/></net>

<net id="492"><net_src comp="482" pin="1"/><net_sink comp="486" pin=2"/></net>

<net id="493"><net_src comp="486" pin="4"/><net_sink comp="482" pin=0"/></net>

<net id="497"><net_src comp="122" pin="0"/><net_sink comp="494" pin=0"/></net>

<net id="498"><net_src comp="120" pin="0"/><net_sink comp="494" pin=0"/></net>

<net id="507"><net_src comp="494" pin="1"/><net_sink comp="499" pin=0"/></net>

<net id="508"><net_src comp="494" pin="1"/><net_sink comp="499" pin=4"/></net>

<net id="515"><net_src comp="76" pin="0"/><net_sink comp="509" pin=0"/></net>

<net id="516"><net_src comp="190" pin="2"/><net_sink comp="509" pin=1"/></net>

<net id="517"><net_src comp="72" pin="0"/><net_sink comp="509" pin=2"/></net>

<net id="518"><net_src comp="78" pin="0"/><net_sink comp="509" pin=3"/></net>

<net id="522"><net_src comp="509" pin="4"/><net_sink comp="519" pin=0"/></net>

<net id="527"><net_src comp="38" pin="0"/><net_sink comp="523" pin=0"/></net>

<net id="528"><net_src comp="519" pin="1"/><net_sink comp="523" pin=1"/></net>

<net id="532"><net_src comp="184" pin="2"/><net_sink comp="529" pin=0"/></net>

<net id="536"><net_src comp="178" pin="2"/><net_sink comp="533" pin=0"/></net>

<net id="540"><net_src comp="172" pin="2"/><net_sink comp="537" pin=0"/></net>

<net id="545"><net_src comp="486" pin="4"/><net_sink comp="541" pin=0"/></net>

<net id="546"><net_src comp="84" pin="0"/><net_sink comp="541" pin=1"/></net>

<net id="551"><net_src comp="486" pin="4"/><net_sink comp="547" pin=0"/></net>

<net id="552"><net_src comp="86" pin="0"/><net_sink comp="547" pin=1"/></net>

<net id="560"><net_src comp="96" pin="0"/><net_sink comp="553" pin=0"/></net>

<net id="561"><net_src comp="308" pin="2"/><net_sink comp="553" pin=1"/></net>

<net id="562"><net_src comp="312" pin="2"/><net_sink comp="553" pin=2"/></net>

<net id="563"><net_src comp="316" pin="2"/><net_sink comp="553" pin=3"/></net>

<net id="564"><net_src comp="482" pin="1"/><net_sink comp="553" pin=4"/></net>

<net id="572"><net_src comp="96" pin="0"/><net_sink comp="565" pin=0"/></net>

<net id="573"><net_src comp="320" pin="2"/><net_sink comp="565" pin=1"/></net>

<net id="574"><net_src comp="324" pin="2"/><net_sink comp="565" pin=2"/></net>

<net id="575"><net_src comp="328" pin="2"/><net_sink comp="565" pin=3"/></net>

<net id="576"><net_src comp="482" pin="1"/><net_sink comp="565" pin=4"/></net>

<net id="584"><net_src comp="96" pin="0"/><net_sink comp="577" pin=0"/></net>

<net id="585"><net_src comp="332" pin="2"/><net_sink comp="577" pin=1"/></net>

<net id="586"><net_src comp="336" pin="2"/><net_sink comp="577" pin=2"/></net>

<net id="587"><net_src comp="340" pin="2"/><net_sink comp="577" pin=3"/></net>

<net id="588"><net_src comp="482" pin="1"/><net_sink comp="577" pin=4"/></net>

<net id="596"><net_src comp="589" pin="1"/><net_sink comp="592" pin=0"/></net>

<net id="603"><net_src comp="98" pin="0"/><net_sink comp="597" pin=0"/></net>

<net id="604"><net_src comp="592" pin="2"/><net_sink comp="597" pin=1"/></net>

<net id="605"><net_src comp="100" pin="0"/><net_sink comp="597" pin=2"/></net>

<net id="606"><net_src comp="102" pin="0"/><net_sink comp="597" pin=3"/></net>

<net id="610"><net_src comp="592" pin="2"/><net_sink comp="607" pin=0"/></net>

<net id="618"><net_src comp="611" pin="1"/><net_sink comp="614" pin=0"/></net>

<net id="625"><net_src comp="98" pin="0"/><net_sink comp="619" pin=0"/></net>

<net id="626"><net_src comp="614" pin="2"/><net_sink comp="619" pin=1"/></net>

<net id="627"><net_src comp="100" pin="0"/><net_sink comp="619" pin=2"/></net>

<net id="628"><net_src comp="102" pin="0"/><net_sink comp="619" pin=3"/></net>

<net id="632"><net_src comp="614" pin="2"/><net_sink comp="629" pin=0"/></net>

<net id="640"><net_src comp="633" pin="1"/><net_sink comp="636" pin=0"/></net>

<net id="647"><net_src comp="98" pin="0"/><net_sink comp="641" pin=0"/></net>

<net id="648"><net_src comp="636" pin="2"/><net_sink comp="641" pin=1"/></net>

<net id="649"><net_src comp="100" pin="0"/><net_sink comp="641" pin=2"/></net>

<net id="650"><net_src comp="102" pin="0"/><net_sink comp="641" pin=3"/></net>

<net id="654"><net_src comp="636" pin="2"/><net_sink comp="651" pin=0"/></net>

<net id="661"><net_src comp="104" pin="0"/><net_sink comp="655" pin=0"/></net>

<net id="662"><net_src comp="614" pin="2"/><net_sink comp="655" pin=1"/></net>

<net id="663"><net_src comp="100" pin="0"/><net_sink comp="655" pin=2"/></net>

<net id="664"><net_src comp="106" pin="0"/><net_sink comp="655" pin=3"/></net>

<net id="671"><net_src comp="104" pin="0"/><net_sink comp="665" pin=0"/></net>

<net id="672"><net_src comp="592" pin="2"/><net_sink comp="665" pin=1"/></net>

<net id="673"><net_src comp="100" pin="0"/><net_sink comp="665" pin=2"/></net>

<net id="674"><net_src comp="106" pin="0"/><net_sink comp="665" pin=3"/></net>

<net id="681"><net_src comp="104" pin="0"/><net_sink comp="675" pin=0"/></net>

<net id="682"><net_src comp="636" pin="2"/><net_sink comp="675" pin=1"/></net>

<net id="683"><net_src comp="100" pin="0"/><net_sink comp="675" pin=2"/></net>

<net id="684"><net_src comp="106" pin="0"/><net_sink comp="675" pin=3"/></net>

<net id="690"><net_src comp="108" pin="0"/><net_sink comp="685" pin=0"/></net>

<net id="691"><net_src comp="110" pin="0"/><net_sink comp="685" pin=2"/></net>

<net id="696"><net_src comp="112" pin="0"/><net_sink comp="692" pin=1"/></net>

<net id="702"><net_src comp="108" pin="0"/><net_sink comp="697" pin=0"/></net>

<net id="703"><net_src comp="100" pin="0"/><net_sink comp="697" pin=2"/></net>

<net id="708"><net_src comp="697" pin="3"/><net_sink comp="704" pin=0"/></net>

<net id="709"><net_src comp="692" pin="2"/><net_sink comp="704" pin=1"/></net>

<net id="714"><net_src comp="704" pin="2"/><net_sink comp="710" pin=0"/></net>

<net id="715"><net_src comp="685" pin="3"/><net_sink comp="710" pin=1"/></net>

<net id="719"><net_src comp="710" pin="2"/><net_sink comp="716" pin=0"/></net>

<net id="725"><net_src comp="108" pin="0"/><net_sink comp="720" pin=0"/></net>

<net id="726"><net_src comp="110" pin="0"/><net_sink comp="720" pin=2"/></net>

<net id="731"><net_src comp="112" pin="0"/><net_sink comp="727" pin=1"/></net>

<net id="737"><net_src comp="108" pin="0"/><net_sink comp="732" pin=0"/></net>

<net id="738"><net_src comp="100" pin="0"/><net_sink comp="732" pin=2"/></net>

<net id="743"><net_src comp="732" pin="3"/><net_sink comp="739" pin=0"/></net>

<net id="744"><net_src comp="727" pin="2"/><net_sink comp="739" pin=1"/></net>

<net id="749"><net_src comp="739" pin="2"/><net_sink comp="745" pin=0"/></net>

<net id="750"><net_src comp="720" pin="3"/><net_sink comp="745" pin=1"/></net>

<net id="754"><net_src comp="745" pin="2"/><net_sink comp="751" pin=0"/></net>

<net id="760"><net_src comp="108" pin="0"/><net_sink comp="755" pin=0"/></net>

<net id="761"><net_src comp="110" pin="0"/><net_sink comp="755" pin=2"/></net>

<net id="766"><net_src comp="112" pin="0"/><net_sink comp="762" pin=1"/></net>

<net id="772"><net_src comp="108" pin="0"/><net_sink comp="767" pin=0"/></net>

<net id="773"><net_src comp="100" pin="0"/><net_sink comp="767" pin=2"/></net>

<net id="778"><net_src comp="767" pin="3"/><net_sink comp="774" pin=0"/></net>

<net id="779"><net_src comp="762" pin="2"/><net_sink comp="774" pin=1"/></net>

<net id="784"><net_src comp="774" pin="2"/><net_sink comp="780" pin=0"/></net>

<net id="785"><net_src comp="755" pin="3"/><net_sink comp="780" pin=1"/></net>

<net id="789"><net_src comp="780" pin="2"/><net_sink comp="786" pin=0"/></net>

<net id="802"><net_src comp="790" pin="2"/><net_sink comp="798" pin=0"/></net>

<net id="807"><net_src comp="716" pin="1"/><net_sink comp="803" pin=0"/></net>

<net id="808"><net_src comp="751" pin="1"/><net_sink comp="803" pin=1"/></net>

<net id="813"><net_src comp="803" pin="2"/><net_sink comp="809" pin=0"/></net>

<net id="814"><net_src comp="786" pin="1"/><net_sink comp="809" pin=1"/></net>

<net id="822"><net_src comp="96" pin="0"/><net_sink comp="815" pin=0"/></net>

<net id="823"><net_src comp="344" pin="2"/><net_sink comp="815" pin=1"/></net>

<net id="824"><net_src comp="348" pin="2"/><net_sink comp="815" pin=2"/></net>

<net id="825"><net_src comp="352" pin="2"/><net_sink comp="815" pin=3"/></net>

<net id="826"><net_src comp="482" pin="1"/><net_sink comp="815" pin=4"/></net>

<net id="830"><net_src comp="815" pin="5"/><net_sink comp="827" pin=0"/></net>

<net id="834"><net_src comp="482" pin="1"/><net_sink comp="831" pin=0"/></net>

<net id="835"><net_src comp="831" pin="1"/><net_sink comp="356" pin=2"/></net>

<net id="836"><net_src comp="831" pin="1"/><net_sink comp="368" pin=2"/></net>

<net id="851"><net_src comp="837" pin="1"/><net_sink comp="847" pin=0"/></net>

<net id="856"><net_src comp="840" pin="2"/><net_sink comp="852" pin=0"/></net>

<net id="857"><net_src comp="844" pin="1"/><net_sink comp="852" pin=1"/></net>

<net id="862"><net_src comp="847" pin="2"/><net_sink comp="858" pin=1"/></net>

<net id="867"><net_src comp="858" pin="2"/><net_sink comp="863" pin=0"/></net>

<net id="868"><net_src comp="114" pin="0"/><net_sink comp="863" pin=1"/></net>

<net id="873"><net_src comp="858" pin="2"/><net_sink comp="869" pin=0"/></net>

<net id="874"><net_src comp="116" pin="0"/><net_sink comp="869" pin=1"/></net>

<net id="879"><net_src comp="118" pin="0"/><net_sink comp="875" pin=0"/></net>

<net id="884"><net_src comp="852" pin="2"/><net_sink comp="880" pin=0"/></net>

<net id="885"><net_src comp="875" pin="2"/><net_sink comp="880" pin=1"/></net>

<net id="893"><net_src comp="124" pin="0"/><net_sink comp="889" pin=0"/></net>

<net id="894"><net_src comp="886" pin="1"/><net_sink comp="889" pin=1"/></net>

<net id="901"><net_src comp="126" pin="0"/><net_sink comp="895" pin=0"/></net>

<net id="902"><net_src comp="889" pin="2"/><net_sink comp="895" pin=1"/></net>

<net id="903"><net_src comp="128" pin="0"/><net_sink comp="895" pin=2"/></net>

<net id="904"><net_src comp="130" pin="0"/><net_sink comp="895" pin=3"/></net>

<net id="908"><net_src comp="889" pin="2"/><net_sink comp="905" pin=0"/></net>

<net id="917"><net_src comp="132" pin="0"/><net_sink comp="912" pin=0"/></net>

<net id="918"><net_src comp="130" pin="0"/><net_sink comp="912" pin=2"/></net>

<net id="923"><net_src comp="134" pin="0"/><net_sink comp="919" pin=1"/></net>

<net id="928"><net_src comp="136" pin="0"/><net_sink comp="924" pin=0"/></net>

<net id="929"><net_src comp="909" pin="1"/><net_sink comp="924" pin=1"/></net>

<net id="935"><net_src comp="919" pin="2"/><net_sink comp="930" pin=0"/></net>

<net id="936"><net_src comp="909" pin="1"/><net_sink comp="930" pin=1"/></net>

<net id="937"><net_src comp="924" pin="2"/><net_sink comp="930" pin=2"/></net>

<net id="943"><net_src comp="912" pin="3"/><net_sink comp="938" pin=0"/></net>

<net id="944"><net_src comp="930" pin="3"/><net_sink comp="938" pin=1"/></net>

<net id="945"><net_src comp="909" pin="1"/><net_sink comp="938" pin=2"/></net>

<net id="949"><net_src comp="938" pin="3"/><net_sink comp="946" pin=0"/></net>

<net id="950"><net_src comp="946" pin="1"/><net_sink comp="376" pin=2"/></net>

<net id="954"><net_src comp="383" pin="2"/><net_sink comp="951" pin=0"/></net>

<net id="955"><net_src comp="951" pin="1"/><net_sink comp="362" pin=4"/></net>

<net id="966"><net_src comp="956" pin="1"/><net_sink comp="962" pin=0"/></net>

<net id="967"><net_src comp="959" pin="1"/><net_sink comp="962" pin=1"/></net>

<net id="974"><net_src comp="154" pin="0"/><net_sink comp="968" pin=0"/></net>

<net id="975"><net_src comp="962" pin="2"/><net_sink comp="968" pin=1"/></net>

<net id="976"><net_src comp="100" pin="0"/><net_sink comp="968" pin=2"/></net>

<net id="977"><net_src comp="102" pin="0"/><net_sink comp="968" pin=3"/></net>

<net id="981"><net_src comp="962" pin="2"/><net_sink comp="978" pin=0"/></net>

<net id="992"><net_src comp="982" pin="1"/><net_sink comp="988" pin=0"/></net>

<net id="993"><net_src comp="985" pin="1"/><net_sink comp="988" pin=1"/></net>

<net id="1000"><net_src comp="154" pin="0"/><net_sink comp="994" pin=0"/></net>

<net id="1001"><net_src comp="988" pin="2"/><net_sink comp="994" pin=1"/></net>

<net id="1002"><net_src comp="100" pin="0"/><net_sink comp="994" pin=2"/></net>

<net id="1003"><net_src comp="102" pin="0"/><net_sink comp="994" pin=3"/></net>

<net id="1007"><net_src comp="988" pin="2"/><net_sink comp="1004" pin=0"/></net>

<net id="1018"><net_src comp="1008" pin="1"/><net_sink comp="1014" pin=0"/></net>

<net id="1019"><net_src comp="1011" pin="1"/><net_sink comp="1014" pin=1"/></net>

<net id="1026"><net_src comp="154" pin="0"/><net_sink comp="1020" pin=0"/></net>

<net id="1027"><net_src comp="1014" pin="2"/><net_sink comp="1020" pin=1"/></net>

<net id="1028"><net_src comp="100" pin="0"/><net_sink comp="1020" pin=2"/></net>

<net id="1029"><net_src comp="102" pin="0"/><net_sink comp="1020" pin=3"/></net>

<net id="1033"><net_src comp="1014" pin="2"/><net_sink comp="1030" pin=0"/></net>

<net id="1040"><net_src comp="156" pin="0"/><net_sink comp="1034" pin=0"/></net>

<net id="1041"><net_src comp="1014" pin="2"/><net_sink comp="1034" pin=1"/></net>

<net id="1042"><net_src comp="100" pin="0"/><net_sink comp="1034" pin=2"/></net>

<net id="1043"><net_src comp="106" pin="0"/><net_sink comp="1034" pin=3"/></net>

<net id="1050"><net_src comp="156" pin="0"/><net_sink comp="1044" pin=0"/></net>

<net id="1051"><net_src comp="988" pin="2"/><net_sink comp="1044" pin=1"/></net>

<net id="1052"><net_src comp="100" pin="0"/><net_sink comp="1044" pin=2"/></net>

<net id="1053"><net_src comp="106" pin="0"/><net_sink comp="1044" pin=3"/></net>

<net id="1060"><net_src comp="156" pin="0"/><net_sink comp="1054" pin=0"/></net>

<net id="1061"><net_src comp="962" pin="2"/><net_sink comp="1054" pin=1"/></net>

<net id="1062"><net_src comp="100" pin="0"/><net_sink comp="1054" pin=2"/></net>

<net id="1063"><net_src comp="106" pin="0"/><net_sink comp="1054" pin=3"/></net>

<net id="1069"><net_src comp="158" pin="0"/><net_sink comp="1064" pin=0"/></net>

<net id="1070"><net_src comp="110" pin="0"/><net_sink comp="1064" pin=2"/></net>

<net id="1075"><net_src comp="112" pin="0"/><net_sink comp="1071" pin=1"/></net>

<net id="1081"><net_src comp="158" pin="0"/><net_sink comp="1076" pin=0"/></net>

<net id="1082"><net_src comp="100" pin="0"/><net_sink comp="1076" pin=2"/></net>

<net id="1087"><net_src comp="1076" pin="3"/><net_sink comp="1083" pin=0"/></net>

<net id="1088"><net_src comp="1071" pin="2"/><net_sink comp="1083" pin=1"/></net>

<net id="1093"><net_src comp="1083" pin="2"/><net_sink comp="1089" pin=0"/></net>

<net id="1094"><net_src comp="1064" pin="3"/><net_sink comp="1089" pin=1"/></net>

<net id="1098"><net_src comp="1089" pin="2"/><net_sink comp="1095" pin=0"/></net>

<net id="1104"><net_src comp="158" pin="0"/><net_sink comp="1099" pin=0"/></net>

<net id="1105"><net_src comp="110" pin="0"/><net_sink comp="1099" pin=2"/></net>

<net id="1110"><net_src comp="112" pin="0"/><net_sink comp="1106" pin=1"/></net>

<net id="1116"><net_src comp="158" pin="0"/><net_sink comp="1111" pin=0"/></net>

<net id="1117"><net_src comp="100" pin="0"/><net_sink comp="1111" pin=2"/></net>

<net id="1122"><net_src comp="1111" pin="3"/><net_sink comp="1118" pin=0"/></net>

<net id="1123"><net_src comp="1106" pin="2"/><net_sink comp="1118" pin=1"/></net>

<net id="1128"><net_src comp="1118" pin="2"/><net_sink comp="1124" pin=0"/></net>

<net id="1129"><net_src comp="1099" pin="3"/><net_sink comp="1124" pin=1"/></net>

<net id="1133"><net_src comp="1124" pin="2"/><net_sink comp="1130" pin=0"/></net>

<net id="1139"><net_src comp="158" pin="0"/><net_sink comp="1134" pin=0"/></net>

<net id="1140"><net_src comp="110" pin="0"/><net_sink comp="1134" pin=2"/></net>

<net id="1145"><net_src comp="112" pin="0"/><net_sink comp="1141" pin=1"/></net>

<net id="1151"><net_src comp="158" pin="0"/><net_sink comp="1146" pin=0"/></net>

<net id="1152"><net_src comp="100" pin="0"/><net_sink comp="1146" pin=2"/></net>

<net id="1157"><net_src comp="1146" pin="3"/><net_sink comp="1153" pin=0"/></net>

<net id="1158"><net_src comp="1141" pin="2"/><net_sink comp="1153" pin=1"/></net>

<net id="1163"><net_src comp="1153" pin="2"/><net_sink comp="1159" pin=0"/></net>

<net id="1164"><net_src comp="1134" pin="3"/><net_sink comp="1159" pin=1"/></net>

<net id="1168"><net_src comp="1159" pin="2"/><net_sink comp="1165" pin=0"/></net>

<net id="1181"><net_src comp="1169" pin="2"/><net_sink comp="1177" pin=0"/></net>

<net id="1186"><net_src comp="1130" pin="1"/><net_sink comp="1182" pin=0"/></net>

<net id="1187"><net_src comp="1165" pin="1"/><net_sink comp="1182" pin=1"/></net>

<net id="1192"><net_src comp="1182" pin="2"/><net_sink comp="1188" pin=0"/></net>

<net id="1193"><net_src comp="1095" pin="1"/><net_sink comp="1188" pin=1"/></net>

<net id="1197"><net_src comp="469" pin="2"/><net_sink comp="1194" pin=0"/></net>

<net id="1212"><net_src comp="1198" pin="1"/><net_sink comp="1208" pin=0"/></net>

<net id="1217"><net_src comp="1201" pin="2"/><net_sink comp="1213" pin=0"/></net>

<net id="1218"><net_src comp="1205" pin="1"/><net_sink comp="1213" pin=1"/></net>

<net id="1223"><net_src comp="1208" pin="2"/><net_sink comp="1219" pin=1"/></net>

<net id="1228"><net_src comp="1219" pin="2"/><net_sink comp="1224" pin=0"/></net>

<net id="1229"><net_src comp="114" pin="0"/><net_sink comp="1224" pin=1"/></net>

<net id="1234"><net_src comp="1219" pin="2"/><net_sink comp="1230" pin=0"/></net>

<net id="1235"><net_src comp="116" pin="0"/><net_sink comp="1230" pin=1"/></net>

<net id="1240"><net_src comp="118" pin="0"/><net_sink comp="1236" pin=0"/></net>

<net id="1241"><net_src comp="1213" pin="2"/><net_sink comp="1236" pin=1"/></net>

<net id="1246"><net_src comp="1236" pin="2"/><net_sink comp="1242" pin=1"/></net>

<net id="1254"><net_src comp="124" pin="0"/><net_sink comp="1250" pin=0"/></net>

<net id="1255"><net_src comp="1247" pin="1"/><net_sink comp="1250" pin=1"/></net>

<net id="1262"><net_src comp="126" pin="0"/><net_sink comp="1256" pin=0"/></net>

<net id="1263"><net_src comp="1250" pin="2"/><net_sink comp="1256" pin=1"/></net>

<net id="1264"><net_src comp="128" pin="0"/><net_sink comp="1256" pin=2"/></net>

<net id="1265"><net_src comp="130" pin="0"/><net_sink comp="1256" pin=3"/></net>

<net id="1269"><net_src comp="1250" pin="2"/><net_sink comp="1266" pin=0"/></net>

<net id="1278"><net_src comp="132" pin="0"/><net_sink comp="1273" pin=0"/></net>

<net id="1279"><net_src comp="130" pin="0"/><net_sink comp="1273" pin=2"/></net>

<net id="1284"><net_src comp="134" pin="0"/><net_sink comp="1280" pin=1"/></net>

<net id="1289"><net_src comp="136" pin="0"/><net_sink comp="1285" pin=0"/></net>

<net id="1290"><net_src comp="1270" pin="1"/><net_sink comp="1285" pin=1"/></net>

<net id="1296"><net_src comp="1280" pin="2"/><net_sink comp="1291" pin=0"/></net>

<net id="1297"><net_src comp="1270" pin="1"/><net_sink comp="1291" pin=1"/></net>

<net id="1298"><net_src comp="1285" pin="2"/><net_sink comp="1291" pin=2"/></net>

<net id="1304"><net_src comp="1273" pin="3"/><net_sink comp="1299" pin=0"/></net>

<net id="1305"><net_src comp="1291" pin="3"/><net_sink comp="1299" pin=1"/></net>

<net id="1306"><net_src comp="1270" pin="1"/><net_sink comp="1299" pin=2"/></net>

<net id="1310"><net_src comp="1299" pin="3"/><net_sink comp="1307" pin=0"/></net>

<net id="1311"><net_src comp="1307" pin="1"/><net_sink comp="474" pin=2"/></net>

<net id="1315"><net_src comp="383" pin="2"/><net_sink comp="1312" pin=0"/></net>

<net id="1316"><net_src comp="1312" pin="1"/><net_sink comp="362" pin=4"/></net>

<net id="1320"><net_src comp="499" pin="6"/><net_sink comp="1317" pin=0"/></net>

<net id="1321"><net_src comp="1317" pin="1"/><net_sink comp="203" pin=2"/></net>

<net id="1325"><net_src comp="523" pin="2"/><net_sink comp="1322" pin=0"/></net>

<net id="1326"><net_src comp="1322" pin="1"/><net_sink comp="196" pin=1"/></net>

<net id="1327"><net_src comp="1322" pin="1"/><net_sink comp="203" pin=1"/></net>

<net id="1331"><net_src comp="529" pin="1"/><net_sink comp="1328" pin=0"/></net>

<net id="1332"><net_src comp="1328" pin="1"/><net_sink comp="592" pin=1"/></net>

<net id="1336"><net_src comp="533" pin="1"/><net_sink comp="1333" pin=0"/></net>

<net id="1337"><net_src comp="1333" pin="1"/><net_sink comp="614" pin=1"/></net>

<net id="1341"><net_src comp="537" pin="1"/><net_sink comp="1338" pin=0"/></net>

<net id="1342"><net_src comp="1338" pin="1"/><net_sink comp="636" pin=1"/></net>

<net id="1346"><net_src comp="212" pin="3"/><net_sink comp="1343" pin=0"/></net>

<net id="1347"><net_src comp="1343" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="1351"><net_src comp="220" pin="3"/><net_sink comp="1348" pin=0"/></net>

<net id="1352"><net_src comp="1348" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="1356"><net_src comp="228" pin="3"/><net_sink comp="1353" pin=0"/></net>

<net id="1357"><net_src comp="1353" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="1361"><net_src comp="236" pin="3"/><net_sink comp="1358" pin=0"/></net>

<net id="1362"><net_src comp="1358" pin="1"/><net_sink comp="320" pin=0"/></net>

<net id="1366"><net_src comp="244" pin="3"/><net_sink comp="1363" pin=0"/></net>

<net id="1367"><net_src comp="1363" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="1371"><net_src comp="252" pin="3"/><net_sink comp="1368" pin=0"/></net>

<net id="1372"><net_src comp="1368" pin="1"/><net_sink comp="328" pin=0"/></net>

<net id="1376"><net_src comp="260" pin="3"/><net_sink comp="1373" pin=0"/></net>

<net id="1377"><net_src comp="1373" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="1381"><net_src comp="268" pin="3"/><net_sink comp="1378" pin=0"/></net>

<net id="1382"><net_src comp="1378" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="1386"><net_src comp="276" pin="3"/><net_sink comp="1383" pin=0"/></net>

<net id="1387"><net_src comp="1383" pin="1"/><net_sink comp="340" pin=0"/></net>

<net id="1391"><net_src comp="284" pin="3"/><net_sink comp="1388" pin=0"/></net>

<net id="1392"><net_src comp="1388" pin="1"/><net_sink comp="344" pin=0"/></net>

<net id="1396"><net_src comp="292" pin="3"/><net_sink comp="1393" pin=0"/></net>

<net id="1397"><net_src comp="1393" pin="1"/><net_sink comp="348" pin=0"/></net>

<net id="1401"><net_src comp="300" pin="3"/><net_sink comp="1398" pin=0"/></net>

<net id="1402"><net_src comp="1398" pin="1"/><net_sink comp="352" pin=0"/></net>

<net id="1406"><net_src comp="541" pin="2"/><net_sink comp="1403" pin=0"/></net>

<net id="1410"><net_src comp="547" pin="2"/><net_sink comp="1407" pin=0"/></net>

<net id="1411"><net_src comp="1407" pin="1"/><net_sink comp="486" pin=0"/></net>

<net id="1415"><net_src comp="553" pin="5"/><net_sink comp="1412" pin=0"/></net>

<net id="1416"><net_src comp="1412" pin="1"/><net_sink comp="589" pin=0"/></net>

<net id="1420"><net_src comp="565" pin="5"/><net_sink comp="1417" pin=0"/></net>

<net id="1421"><net_src comp="1417" pin="1"/><net_sink comp="611" pin=0"/></net>

<net id="1425"><net_src comp="577" pin="5"/><net_sink comp="1422" pin=0"/></net>

<net id="1426"><net_src comp="1422" pin="1"/><net_sink comp="633" pin=0"/></net>

<net id="1430"><net_src comp="592" pin="2"/><net_sink comp="1427" pin=0"/></net>

<net id="1431"><net_src comp="1427" pin="1"/><net_sink comp="685" pin=1"/></net>

<net id="1432"><net_src comp="1427" pin="1"/><net_sink comp="697" pin=1"/></net>

<net id="1436"><net_src comp="597" pin="4"/><net_sink comp="1433" pin=0"/></net>

<net id="1437"><net_src comp="1433" pin="1"/><net_sink comp="790" pin=0"/></net>

<net id="1441"><net_src comp="607" pin="1"/><net_sink comp="1438" pin=0"/></net>

<net id="1442"><net_src comp="1438" pin="1"/><net_sink comp="692" pin=0"/></net>

<net id="1446"><net_src comp="614" pin="2"/><net_sink comp="1443" pin=0"/></net>

<net id="1447"><net_src comp="1443" pin="1"/><net_sink comp="720" pin=1"/></net>

<net id="1448"><net_src comp="1443" pin="1"/><net_sink comp="732" pin=1"/></net>

<net id="1452"><net_src comp="619" pin="4"/><net_sink comp="1449" pin=0"/></net>

<net id="1453"><net_src comp="1449" pin="1"/><net_sink comp="790" pin=1"/></net>

<net id="1457"><net_src comp="629" pin="1"/><net_sink comp="1454" pin=0"/></net>

<net id="1458"><net_src comp="1454" pin="1"/><net_sink comp="727" pin=0"/></net>

<net id="1462"><net_src comp="636" pin="2"/><net_sink comp="1459" pin=0"/></net>

<net id="1463"><net_src comp="1459" pin="1"/><net_sink comp="755" pin=1"/></net>

<net id="1464"><net_src comp="1459" pin="1"/><net_sink comp="767" pin=1"/></net>

<net id="1468"><net_src comp="641" pin="4"/><net_sink comp="1465" pin=0"/></net>

<net id="1469"><net_src comp="1465" pin="1"/><net_sink comp="798" pin=1"/></net>

<net id="1473"><net_src comp="651" pin="1"/><net_sink comp="1470" pin=0"/></net>

<net id="1474"><net_src comp="1470" pin="1"/><net_sink comp="762" pin=0"/></net>

<net id="1478"><net_src comp="655" pin="4"/><net_sink comp="1475" pin=0"/></net>

<net id="1479"><net_src comp="1475" pin="1"/><net_sink comp="794" pin=0"/></net>

<net id="1483"><net_src comp="665" pin="4"/><net_sink comp="1480" pin=0"/></net>

<net id="1484"><net_src comp="1480" pin="1"/><net_sink comp="794" pin=1"/></net>

<net id="1488"><net_src comp="675" pin="4"/><net_sink comp="1485" pin=0"/></net>

<net id="1489"><net_src comp="1485" pin="1"/><net_sink comp="840" pin=0"/></net>

<net id="1493"><net_src comp="794" pin="2"/><net_sink comp="1490" pin=0"/></net>

<net id="1494"><net_src comp="1490" pin="1"/><net_sink comp="840" pin=1"/></net>

<net id="1498"><net_src comp="798" pin="2"/><net_sink comp="1495" pin=0"/></net>

<net id="1499"><net_src comp="1495" pin="1"/><net_sink comp="847" pin=1"/></net>

<net id="1503"><net_src comp="809" pin="2"/><net_sink comp="1500" pin=0"/></net>

<net id="1504"><net_src comp="1500" pin="1"/><net_sink comp="837" pin=0"/></net>

<net id="1505"><net_src comp="1500" pin="1"/><net_sink comp="844" pin=0"/></net>

<net id="1509"><net_src comp="815" pin="5"/><net_sink comp="1506" pin=0"/></net>

<net id="1510"><net_src comp="1506" pin="1"/><net_sink comp="858" pin=0"/></net>

<net id="1514"><net_src comp="827" pin="1"/><net_sink comp="1511" pin=0"/></net>

<net id="1515"><net_src comp="1511" pin="1"/><net_sink comp="875" pin=1"/></net>

<net id="1519"><net_src comp="831" pin="1"/><net_sink comp="1516" pin=0"/></net>

<net id="1520"><net_src comp="1516" pin="1"/><net_sink comp="388" pin=2"/></net>

<net id="1524"><net_src comp="863" pin="2"/><net_sink comp="1521" pin=0"/></net>

<net id="1528"><net_src comp="869" pin="2"/><net_sink comp="1525" pin=0"/></net>

<net id="1532"><net_src comp="880" pin="2"/><net_sink comp="1529" pin=0"/></net>

<net id="1533"><net_src comp="1529" pin="1"/><net_sink comp="886" pin=0"/></net>

<net id="1537"><net_src comp="889" pin="2"/><net_sink comp="1534" pin=0"/></net>

<net id="1538"><net_src comp="1534" pin="1"/><net_sink comp="912" pin=1"/></net>

<net id="1542"><net_src comp="895" pin="4"/><net_sink comp="1539" pin=0"/></net>

<net id="1543"><net_src comp="1539" pin="1"/><net_sink comp="909" pin=0"/></net>

<net id="1547"><net_src comp="905" pin="1"/><net_sink comp="1544" pin=0"/></net>

<net id="1548"><net_src comp="1544" pin="1"/><net_sink comp="919" pin=0"/></net>

<net id="1552"><net_src comp="376" pin="3"/><net_sink comp="1549" pin=0"/></net>

<net id="1553"><net_src comp="1549" pin="1"/><net_sink comp="383" pin=0"/></net>

<net id="1557"><net_src comp="398" pin="3"/><net_sink comp="1554" pin=0"/></net>

<net id="1558"><net_src comp="1554" pin="1"/><net_sink comp="362" pin=3"/></net>

<net id="1559"><net_src comp="1554" pin="1"/><net_sink comp="362" pin=0"/></net>

<net id="1563"><net_src comp="406" pin="3"/><net_sink comp="1560" pin=0"/></net>

<net id="1564"><net_src comp="1560" pin="1"/><net_sink comp="414" pin=0"/></net>

<net id="1568"><net_src comp="362" pin="5"/><net_sink comp="1565" pin=0"/></net>

<net id="1569"><net_src comp="1565" pin="1"/><net_sink comp="959" pin=0"/></net>

<net id="1573"><net_src comp="419" pin="3"/><net_sink comp="1570" pin=0"/></net>

<net id="1574"><net_src comp="1570" pin="1"/><net_sink comp="427" pin=0"/></net>

<net id="1578"><net_src comp="432" pin="3"/><net_sink comp="1575" pin=0"/></net>

<net id="1579"><net_src comp="1575" pin="1"/><net_sink comp="362" pin=0"/></net>

<net id="1583"><net_src comp="440" pin="3"/><net_sink comp="1580" pin=0"/></net>

<net id="1584"><net_src comp="1580" pin="1"/><net_sink comp="448" pin=0"/></net>

<net id="1588"><net_src comp="453" pin="3"/><net_sink comp="1585" pin=0"/></net>

<net id="1589"><net_src comp="1585" pin="1"/><net_sink comp="362" pin=3"/></net>

<net id="1593"><net_src comp="414" pin="2"/><net_sink comp="1590" pin=0"/></net>

<net id="1594"><net_src comp="1590" pin="1"/><net_sink comp="956" pin=0"/></net>

<net id="1598"><net_src comp="427" pin="2"/><net_sink comp="1595" pin=0"/></net>

<net id="1599"><net_src comp="1595" pin="1"/><net_sink comp="982" pin=0"/></net>

<net id="1603"><net_src comp="362" pin="2"/><net_sink comp="1600" pin=0"/></net>

<net id="1604"><net_src comp="1600" pin="1"/><net_sink comp="985" pin=0"/></net>

<net id="1608"><net_src comp="448" pin="2"/><net_sink comp="1605" pin=0"/></net>

<net id="1609"><net_src comp="1605" pin="1"/><net_sink comp="1008" pin=0"/></net>

<net id="1613"><net_src comp="362" pin="5"/><net_sink comp="1610" pin=0"/></net>

<net id="1614"><net_src comp="1610" pin="1"/><net_sink comp="1011" pin=0"/></net>

<net id="1618"><net_src comp="962" pin="2"/><net_sink comp="1615" pin=0"/></net>

<net id="1619"><net_src comp="1615" pin="1"/><net_sink comp="1064" pin=1"/></net>

<net id="1620"><net_src comp="1615" pin="1"/><net_sink comp="1076" pin=1"/></net>

<net id="1624"><net_src comp="968" pin="4"/><net_sink comp="1621" pin=0"/></net>

<net id="1625"><net_src comp="1621" pin="1"/><net_sink comp="1177" pin=1"/></net>

<net id="1629"><net_src comp="978" pin="1"/><net_sink comp="1626" pin=0"/></net>

<net id="1630"><net_src comp="1626" pin="1"/><net_sink comp="1071" pin=0"/></net>

<net id="1634"><net_src comp="988" pin="2"/><net_sink comp="1631" pin=0"/></net>

<net id="1635"><net_src comp="1631" pin="1"/><net_sink comp="1099" pin=1"/></net>

<net id="1636"><net_src comp="1631" pin="1"/><net_sink comp="1111" pin=1"/></net>

<net id="1640"><net_src comp="994" pin="4"/><net_sink comp="1637" pin=0"/></net>

<net id="1641"><net_src comp="1637" pin="1"/><net_sink comp="1169" pin=0"/></net>

<net id="1645"><net_src comp="1004" pin="1"/><net_sink comp="1642" pin=0"/></net>

<net id="1646"><net_src comp="1642" pin="1"/><net_sink comp="1106" pin=0"/></net>

<net id="1650"><net_src comp="1014" pin="2"/><net_sink comp="1647" pin=0"/></net>

<net id="1651"><net_src comp="1647" pin="1"/><net_sink comp="1134" pin=1"/></net>

<net id="1652"><net_src comp="1647" pin="1"/><net_sink comp="1146" pin=1"/></net>

<net id="1656"><net_src comp="1020" pin="4"/><net_sink comp="1653" pin=0"/></net>

<net id="1657"><net_src comp="1653" pin="1"/><net_sink comp="1169" pin=1"/></net>

<net id="1661"><net_src comp="1030" pin="1"/><net_sink comp="1658" pin=0"/></net>

<net id="1662"><net_src comp="1658" pin="1"/><net_sink comp="1141" pin=0"/></net>

<net id="1666"><net_src comp="1034" pin="4"/><net_sink comp="1663" pin=0"/></net>

<net id="1667"><net_src comp="1663" pin="1"/><net_sink comp="1173" pin=0"/></net>

<net id="1671"><net_src comp="1044" pin="4"/><net_sink comp="1668" pin=0"/></net>

<net id="1672"><net_src comp="1668" pin="1"/><net_sink comp="1173" pin=1"/></net>

<net id="1676"><net_src comp="1054" pin="4"/><net_sink comp="1673" pin=0"/></net>

<net id="1677"><net_src comp="1673" pin="1"/><net_sink comp="1201" pin=0"/></net>

<net id="1681"><net_src comp="461" pin="3"/><net_sink comp="1678" pin=0"/></net>

<net id="1682"><net_src comp="1678" pin="1"/><net_sink comp="469" pin=0"/></net>

<net id="1686"><net_src comp="1173" pin="2"/><net_sink comp="1683" pin=0"/></net>

<net id="1687"><net_src comp="1683" pin="1"/><net_sink comp="1201" pin=1"/></net>

<net id="1691"><net_src comp="1177" pin="2"/><net_sink comp="1688" pin=0"/></net>

<net id="1692"><net_src comp="1688" pin="1"/><net_sink comp="1208" pin=1"/></net>

<net id="1696"><net_src comp="1188" pin="2"/><net_sink comp="1693" pin=0"/></net>

<net id="1697"><net_src comp="1693" pin="1"/><net_sink comp="1198" pin=0"/></net>

<net id="1698"><net_src comp="1693" pin="1"/><net_sink comp="1205" pin=0"/></net>

<net id="1702"><net_src comp="469" pin="2"/><net_sink comp="1699" pin=0"/></net>

<net id="1703"><net_src comp="1699" pin="1"/><net_sink comp="1219" pin=0"/></net>

<net id="1707"><net_src comp="1194" pin="1"/><net_sink comp="1704" pin=0"/></net>

<net id="1708"><net_src comp="1704" pin="1"/><net_sink comp="1242" pin=0"/></net>

<net id="1712"><net_src comp="1224" pin="2"/><net_sink comp="1709" pin=0"/></net>

<net id="1716"><net_src comp="1230" pin="2"/><net_sink comp="1713" pin=0"/></net>

<net id="1720"><net_src comp="1242" pin="2"/><net_sink comp="1717" pin=0"/></net>

<net id="1721"><net_src comp="1717" pin="1"/><net_sink comp="1247" pin=0"/></net>

<net id="1725"><net_src comp="1250" pin="2"/><net_sink comp="1722" pin=0"/></net>

<net id="1726"><net_src comp="1722" pin="1"/><net_sink comp="1273" pin=1"/></net>

<net id="1730"><net_src comp="1256" pin="4"/><net_sink comp="1727" pin=0"/></net>

<net id="1731"><net_src comp="1727" pin="1"/><net_sink comp="1270" pin=0"/></net>

<net id="1735"><net_src comp="1266" pin="1"/><net_sink comp="1732" pin=0"/></net>

<net id="1736"><net_src comp="1732" pin="1"/><net_sink comp="1280" pin=0"/></net>

<net id="1740"><net_src comp="474" pin="3"/><net_sink comp="1737" pin=0"/></net>

<net id="1741"><net_src comp="1737" pin="1"/><net_sink comp="383" pin=0"/></net>

<net id="1745"><net_src comp="1312" pin="1"/><net_sink comp="1742" pin=0"/></net>

<net id="1746"><net_src comp="1742" pin="1"/><net_sink comp="499" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: layerWeigth_0_0_V | {}
	Port: layerWeigth_1_0_V | {}
	Port: layerWeigth_2_0_V | {}
	Port: layerWeigth_0_1_V | {}
	Port: layerWeigth_1_1_V | {}
	Port: layerWeigth_2_1_V | {}
	Port: layerWeigth_0_2_V | {}
	Port: layerWeigth_1_2_V | {}
	Port: layerWeigth_2_2_V | {}
	Port: bias_0_V | {}
	Port: bias_1_V | {}
	Port: bias_2_V | {}
	Port: outputLayerWeigth_0_V | {}
	Port: outputLayerWeigth_1_V | {}
	Port: outputLayerWeigth_2_V | {}
	Port: outputLayerBias_V | {}
	Port: result_V | {18 19 20 21 22 23 24 }
	Port: coeTanSig_V | {}
 - Input state : 
	Port: Loop_neuronLoop_proc : layerWeigth_0_0_V | {2 3 }
	Port: Loop_neuronLoop_proc : layerWeigth_1_0_V | {2 3 }
	Port: Loop_neuronLoop_proc : layerWeigth_2_0_V | {2 3 }
	Port: Loop_neuronLoop_proc : p_read | {1 }
	Port: Loop_neuronLoop_proc : layerWeigth_0_1_V | {2 3 }
	Port: Loop_neuronLoop_proc : layerWeigth_1_1_V | {2 3 }
	Port: Loop_neuronLoop_proc : layerWeigth_2_1_V | {2 3 }
	Port: Loop_neuronLoop_proc : p_read1 | {1 }
	Port: Loop_neuronLoop_proc : layerWeigth_0_2_V | {2 3 }
	Port: Loop_neuronLoop_proc : layerWeigth_1_2_V | {2 3 }
	Port: Loop_neuronLoop_proc : layerWeigth_2_2_V | {2 3 }
	Port: Loop_neuronLoop_proc : p_read2 | {1 }
	Port: Loop_neuronLoop_proc : bias_0_V | {4 5 }
	Port: Loop_neuronLoop_proc : bias_1_V | {4 5 }
	Port: Loop_neuronLoop_proc : bias_2_V | {4 5 }
	Port: Loop_neuronLoop_proc : outputLayerWeigth_0_V | {11 12 }
	Port: Loop_neuronLoop_proc : outputLayerWeigth_1_V | {11 12 }
	Port: Loop_neuronLoop_proc : outputLayerWeigth_2_V | {11 12 }
	Port: Loop_neuronLoop_proc : outputLayerBias_V | {13 14 }
	Port: Loop_neuronLoop_proc : result_V | {}
	Port: Loop_neuronLoop_proc : result_V_offset | {1 }
	Port: Loop_neuronLoop_proc : coeTanSig_V | {8 9 17 18 }
  - Chain level:
	State 1
		tmp_2_i : 1
		result_V_addr : 2
	State 2
		exitcond1_i_i : 1
		neuronIndex : 1
		StgValue_71 : 2
		empty_58 : 1
	State 3
		tmp_8_i : 1
		tmp_9_i : 1
		tmp_10_i : 1
	State 4
		p_Val2_8_i_i : 1
		p_Val2_9_i_i : 2
		tmp_11 : 2
		p_Val2_8_1_i_i : 1
		p_Val2_9_1_i_i : 2
		tmp_14 : 2
		p_Val2_8_2_i_i : 1
		p_Val2_9_2_i_i : 2
		tmp_17 : 2
		tmp_11_i : 2
		tmp_12_i : 2
		tmp_14_i : 2
	State 5
		r_i_i1_i_i : 1
		qb_assign_3_i_i : 1
		tmp_17_i_cast_i : 1
		r_i_i1_1_i_i : 1
		qb_assign_3_1_i_i : 1
		tmp_17_1_i_cast_i : 1
		r_i_i1_2_i_i : 1
		qb_assign_3_2_i_i : 1
		tmp_17_2_i_cast_i : 1
		tmp4_i : 1
		tmp7_i : 2
		tmp6_i : 3
		p_Val2_1 : 1
		tmp_19 : 2
	State 6
		p_Val2_14_2_i_i : 1
		tmp_17_i : 1
		tmpCalc_V : 2
		tmp_15_i_i : 3
		StgValue_153 : 4
		tmp_18_i_i : 3
		StgValue_155 : 4
		r_V_2 : 2
		layerResult_V_addr_4 : 1
		StgValue_159 : 2
		layerResult_V_addr_3 : 1
		StgValue_163 : 2
	State 7
		r_V_4 : 1
		tmp_20_i : 2
		tmp_23 : 2
	State 8
		ret_V_1 : 1
		p_i_i : 2
		p_3_i_i : 3
		tmp_24_i_i : 4
		coeTanSig_V_addr_1 : 5
		coeTanSig_V_load_1 : 6
	State 9
		coeTanSig_V_load_1_c : 1
		StgValue_190 : 2
	State 10
		layerResult_V_load : 1
	State 11
		outputLayerWeigth_0_1 : 1
		outputLayerWeigth_1_1 : 1
		layerResult_V_load_1 : 1
		outputLayerWeigth_2_1 : 1
		layerResult_V_load_2 : 1
	State 12
	State 13
		p_Val2_3_i_i : 1
		p_Val2_4_i_i : 2
		tmp_1 : 2
		p_Val2_3_1_i_i : 1
		p_Val2_4_1_i_i : 2
		tmp_4 : 2
		p_Val2_3_2_i_i : 1
		p_Val2_4_2_i_i : 2
		tmp_7 : 2
		tmp_i : 2
		tmp_1_i : 2
		tmp_4_i : 2
		p_Val2_s : 1
	State 14
		r_i_i_i_i : 1
		qb_assign_1_i_i : 1
		tmp_7_i_cast_i : 1
		r_i_i_1_i_i : 1
		qb_assign_1_1_i_i : 1
		tmp_7_1_i_cast_i : 1
		r_i_i_2_i_i : 1
		qb_assign_1_2_i_i : 1
		tmp_7_2_i_cast_i : 1
		tmp9_i : 1
		tmp3_i : 2
		tmp10_i : 3
		tmp_9 : 1
	State 15
		p_Val2_13_2_i_i : 1
		tmp_7_i : 1
		tmpCalc_V_2 : 2
		tmp_i_i_69 : 3
		StgValue_271 : 4
		tmp_16_i_i : 3
		StgValue_273 : 4
		tmp11_i : 2
		r_V : 3
	State 16
		r_V_5 : 1
		tmp_19_i : 2
		tmp_21 : 2
	State 17
		ret_V : 1
		p_1_i_i : 2
		p_2_i_i : 3
		tmp_22_i_i : 4
		coeTanSig_V_addr : 5
		coeTanSig_V_load : 6
	State 18
		coeTanSig_V_load_cas : 1
		StgValue_295 : 2
	State 19
		layerResult_V_gep24_1 : 1
		StgValue_300 : 2
	State 20
	State 21
	State 22
	State 23
	State 24


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|---------|---------|---------|
| Operation|          Functional Unit         |  DSP48E |    FF   |   LUT   |
|----------|----------------------------------|---------|---------|---------|
|          |        neuronIndex_fu_547        |    0    |    0    |    10   |
|          |           tmp5_i_fu_790          |    0    |    0    |    28   |
|          |          tmp_13_i_fu_794         |    0    |    0    |    35   |
|          |           tmp4_i_fu_798          |    0    |    0    |    28   |
|          |           tmp7_i_fu_803          |    0    |    0    |    28   |
|          |           tmp6_i_fu_809          |    0    |    0    |    28   |
|          |          tmp_15_i_fu_840         |    0    |    0    |    28   |
|          |      p_Val2_14_2_i_i_fu_847      |    0    |    0    |    28   |
|          |          tmp_17_i_fu_852         |    0    |    0    |    28   |
|          |         tmpCalc_V_fu_858         |    0    |    0    |    28   |
|          |           tmp8_i_fu_875          |    0    |    0    |    28   |
|          |           r_V_2_fu_880           |    0    |    0    |    28   |
|    add   |          ret_V_1_fu_924          |    0    |    0    |    19   |
|          |          tmp2_i_fu_1169          |    0    |    0    |    28   |
|          |          tmp_3_i_fu_1173         |    0    |    0    |    35   |
|          |          tmp9_i_fu_1177          |    0    |    0    |    28   |
|          |          tmp3_i_fu_1182          |    0    |    0    |    28   |
|          |          tmp10_i_fu_1188         |    0    |    0    |    28   |
|          |         tmp_i_67_fu_1201         |    0    |    0    |    28   |
|          |      p_Val2_13_2_i_i_fu_1208     |    0    |    0    |    28   |
|          |          tmp_7_i_fu_1213         |    0    |    0    |    28   |
|          |        tmpCalc_V_2_fu_1219       |    0    |    0    |    28   |
|          |          tmp11_i_fu_1236         |    0    |    0    |    28   |
|          |            r_V_fu_1242           |    0    |    0    |    28   |
|          |           ret_V_fu_1285          |    0    |    0    |    19   |
|----------|----------------------------------|---------|---------|---------|
|          |       exitcond1_i_i_fu_541       |    0    |    0    |    8    |
|          |           r_i_i_fu_692           |    0    |    0    |    18   |
|          |          r_1_i_i_fu_727          |    0    |    0    |    18   |
|          |          r_i_i_62_fu_762         |    0    |    0    |    18   |
|          |         tmp_15_i_i_fu_863        |    0    |    0    |    18   |
|          |         tmp_18_i_i_fu_869        |    0    |    0    |    18   |
|   icmp   |         tmp_23_i_i_fu_919        |    0    |    0    |    24   |
|          |          r_2_i_i_fu_1071         |    0    |    0    |    18   |
|          |         r_2_1_i_i_fu_1106        |    0    |    0    |    18   |
|          |         r_2_2_i_i_fu_1141        |    0    |    0    |    18   |
|          |        tmp_i_i_69_fu_1224        |    0    |    0    |    18   |
|          |        tmp_16_i_i_fu_1230        |    0    |    0    |    18   |
|          |        tmp_21_i_i_fu_1280        |    0    |    0    |    24   |
|----------|----------------------------------|---------|---------|---------|
|          |        p_Val2_8_i_i_fu_592       |    3    |    0    |    20   |
|          |       p_Val2_8_1_i_i_fu_614      |    3    |    0    |    20   |
|          |       p_Val2_8_2_i_i_fu_636      |    3    |    0    |    20   |
|    mul   |           r_V_4_fu_889           |    3    |    0    |    20   |
|          |        p_Val2_3_i_i_fu_962       |    3    |    0    |    20   |
|          |       p_Val2_3_1_i_i_fu_988      |    3    |    0    |    20   |
|          |      p_Val2_3_2_i_i_fu_1014      |    3    |    0    |    20   |
|          |           r_V_5_fu_1250          |    3    |    0    |    20   |
|----------|----------------------------------|---------|---------|---------|
|          |          tmp_8_i_fu_553          |    0    |    0    |    15   |
|    mux   |          tmp_9_i_fu_565          |    0    |    0    |    15   |
|          |          tmp_10_i_fu_577         |    0    |    0    |    15   |
|          |          p_Val2_1_fu_815         |    0    |    0    |    15   |
|----------|----------------------------------|---------|---------|---------|
|          |           p_i_i_fu_930           |    0    |    0    |    13   |
|  select  |          p_3_i_i_fu_938          |    0    |    0    |    13   |
|          |          p_1_i_i_fu_1291         |    0    |    0    |    13   |
|          |          p_2_i_i_fu_1299         |    0    |    0    |    13   |
|----------|----------------------------------|---------|---------|---------|
|          |         r_i_i1_i_i_fu_704        |    0    |    0    |    8    |
|          |        r_i_i1_1_i_i_fu_739       |    0    |    0    |    8    |
|    or    |        r_i_i1_2_i_i_fu_774       |    0    |    0    |    8    |
|          |         r_i_i_i_i_fu_1083        |    0    |    0    |    8    |
|          |        r_i_i_1_i_i_fu_1118       |    0    |    0    |    8    |
|          |        r_i_i_2_i_i_fu_1153       |    0    |    0    |    8    |
|----------|----------------------------------|---------|---------|---------|
|          |      qb_assign_3_i_i_fu_710      |    0    |    0    |    8    |
|          |     qb_assign_3_1_i_i_fu_745     |    0    |    0    |    8    |
|    and   |     qb_assign_3_2_i_i_fu_780     |    0    |    0    |    8    |
|          |      qb_assign_1_i_i_fu_1089     |    0    |    0    |    8    |
|          |     qb_assign_1_1_i_i_fu_1124    |    0    |    0    |    8    |
|          |     qb_assign_1_2_i_i_fu_1159    |    0    |    0    |    8    |
|----------|----------------------------------|---------|---------|---------|
|          |       p_read_1_read_fu_172       |    0    |    0    |    0    |
|   read   |       p_read_2_read_fu_178       |    0    |    0    |    0    |
|          |       p_read_3_read_fu_184       |    0    |    0    |    0    |
|          | result_V_offset_read_read_fu_190 |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
| writeresp|       grp_writeresp_fu_196       |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|   write  |     StgValue_300_write_fu_203    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |     result_V_offset1_i_fu_509    |    0    |    0    |    0    |
|          |        p_Val2_9_i_i_fu_597       |    0    |    0    |    0    |
|          |       p_Val2_9_1_i_i_fu_619      |    0    |    0    |    0    |
|          |       p_Val2_9_2_i_i_fu_641      |    0    |    0    |    0    |
|          |          tmp_11_i_fu_655         |    0    |    0    |    0    |
|          |          tmp_12_i_fu_665         |    0    |    0    |    0    |
|          |          tmp_14_i_fu_675         |    0    |    0    |    0    |
|partselect|          tmp_20_i_fu_895         |    0    |    0    |    0    |
|          |        p_Val2_4_i_i_fu_968       |    0    |    0    |    0    |
|          |       p_Val2_4_1_i_i_fu_994      |    0    |    0    |    0    |
|          |      p_Val2_4_2_i_i_fu_1020      |    0    |    0    |    0    |
|          |           tmp_i_fu_1034          |    0    |    0    |    0    |
|          |          tmp_1_i_fu_1044         |    0    |    0    |    0    |
|          |          tmp_4_i_fu_1054         |    0    |    0    |    0    |
|          |         tmp_19_i_fu_1256         |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |          tmp_2_i_fu_519          |    0    |    0    |    0    |
|          |      tmp_17_i_cast_i_fu_716      |    0    |    0    |    0    |
|          |     tmp_17_1_i_cast_i_fu_751     |    0    |    0    |    0    |
|          |     tmp_17_2_i_cast_i_fu_786     |    0    |    0    |    0    |
|          |          tmp_i_i_fu_831          |    0    |    0    |    0    |
|          |        tmp6_cast_i_fu_837        |    0    |    0    |    0    |
|   zext   |          tmp_16_i_fu_844         |    0    |    0    |    0    |
|          |      OP1_V_3_cast_i_i_fu_886     |    0    |    0    |    0    |
|          |      tmp_7_i_cast_i_fu_1095      |    0    |    0    |    0    |
|          |     tmp_7_1_i_cast_i_fu_1130     |    0    |    0    |    0    |
|          |     tmp_7_2_i_cast_i_fu_1165     |    0    |    0    |    0    |
|          |       tmp13_cast_i_fu_1198       |    0    |    0    |    0    |
|          |          tmp_5_i_fu_1205         |    0    |    0    |    0    |
|          |     OP1_V_2_cast_i_i_fu_1247     |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |        OP2_V_11_i_i_fu_529       |    0    |    0    |    0    |
|          |       OP2_V_1_1_i_i_fu_533       |    0    |    0    |    0    |
|          |       OP2_V_1_2_i_i_fu_537       |    0    |    0    |    0    |
|          |        OP1_V_11_i_i_fu_589       |    0    |    0    |    0    |
|          |       OP1_V_1_1_i_i_fu_611       |    0    |    0    |    0    |
|          |       OP1_V_1_2_i_i_fu_633       |    0    |    0    |    0    |
|          |       ret_V_1_cast_i_fu_909      |    0    |    0    |    0    |
|          |         tmp_24_i_i_fu_946        |    0    |    0    |    0    |
|          |    coeTanSig_V_load_1_c_fu_951   |    0    |    0    |    0    |
|   sext   |       OP1_V_cast_i_i_fu_956      |    0    |    0    |    0    |
|          |       OP2_V_cast_i_i_fu_959      |    0    |    0    |    0    |
|          |      OP1_V_1_cast_i_i_fu_982     |    0    |    0    |    0    |
|          |      OP2_V_1_cast_i_i_fu_985     |    0    |    0    |    0    |
|          |     OP1_V_cast_i_i_66_fu_1008    |    0    |    0    |    0    |
|          |     OP2_V_2_cast_i_i_fu_1011     |    0    |    0    |    0    |
|          |       ret_V_cast_i_fu_1270       |    0    |    0    |    0    |
|          |        tmp_22_i_i_fu_1307        |    0    |    0    |    0    |
|          |   coeTanSig_V_load_cas_fu_1312   |    0    |    0    |    0    |
|          |   layerResult_V_gep24_1_fu_1317  |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |           tmp_11_fu_607          |    0    |    0    |    0    |
|          |           tmp_14_fu_629          |    0    |    0    |    0    |
|          |           tmp_17_fu_651          |    0    |    0    |    0    |
|          |           tmp_19_fu_827          |    0    |    0    |    0    |
|   trunc  |           tmp_23_fu_905          |    0    |    0    |    0    |
|          |           tmp_1_fu_978           |    0    |    0    |    0    |
|          |           tmp_4_fu_1004          |    0    |    0    |    0    |
|          |           tmp_7_fu_1030          |    0    |    0    |    0    |
|          |           tmp_9_fu_1194          |    0    |    0    |    0    |
|          |          tmp_21_fu_1266          |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |           tmp_10_fu_685          |    0    |    0    |    0    |
|          |           tmp_12_fu_697          |    0    |    0    |    0    |
|          |           tmp_13_fu_720          |    0    |    0    |    0    |
|          |           tmp_15_fu_732          |    0    |    0    |    0    |
|          |           tmp_16_fu_755          |    0    |    0    |    0    |
|          |           tmp_18_fu_767          |    0    |    0    |    0    |
| bitselect|           tmp_22_fu_912          |    0    |    0    |    0    |
|          |            tmp_fu_1064           |    0    |    0    |    0    |
|          |           tmp_2_fu_1076          |    0    |    0    |    0    |
|          |           tmp_3_fu_1099          |    0    |    0    |    0    |
|          |           tmp_5_fu_1111          |    0    |    0    |    0    |
|          |           tmp_6_fu_1134          |    0    |    0    |    0    |
|          |           tmp_8_fu_1146          |    0    |    0    |    0    |
|          |          tmp_20_fu_1273          |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|   Total  |                                  |    24   |    0    |   1282  |
|----------|----------------------------------|---------|---------|---------|

Memories:
+-------------+--------+--------+--------+
|             |  BRAM  |   FF   |   LUT  |
+-------------+--------+--------+--------+
|layerResult_V|    2   |    0   |    0   |
+-------------+--------+--------+--------+
|    Total    |    2   |    0   |    0   |
+-------------+--------+--------+--------+

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|     OP2_V_11_i_i_reg_1328    |   64   |
|    OP2_V_1_1_i_i_reg_1333    |   64   |
|    OP2_V_1_2_i_i_reg_1338    |   64   |
|    bias_0_V_addr_reg_1388    |    1   |
|    bias_1_V_addr_reg_1393    |    1   |
|    bias_2_V_addr_reg_1398    |    1   |
|  coeTanSig_V_addr_1_reg_1549 |   12   |
|   coeTanSig_V_addr_reg_1737  |   12   |
| coeTanSig_V_load_cas_reg_1742|   26   |
|    exitcond1_i_i_reg_1403    |    1   |
| layerResult_V_addr_1_reg_1575|    2   |
| layerResult_V_addr_2_reg_1585|    2   |
|  layerResult_V_addr_reg_1554 |    2   |
| layerResult_V_gep24_s_reg_494|   26   |
| layerResult_V_load_1_reg_1600|   26   |
| layerResult_V_load_2_reg_1610|   26   |
|  layerResult_V_load_reg_1565 |   26   |
| layerWeigth_0_0_V_s_reg_1343 |    1   |
| layerWeigth_0_1_V_s_reg_1358 |    1   |
| layerWeigth_0_2_V_s_reg_1373 |    1   |
| layerWeigth_1_0_V_s_reg_1348 |    1   |
| layerWeigth_1_1_V_s_reg_1363 |    1   |
| layerWeigth_1_2_V_s_reg_1378 |    1   |
| layerWeigth_2_0_V_s_reg_1353 |    1   |
| layerWeigth_2_1_V_s_reg_1368 |    1   |
| layerWeigth_2_2_V_s_reg_1383 |    1   |
|    neuronIndex_i_i_reg_482   |    2   |
|     neuronIndex_reg_1407     |    2   |
| outputLayerBias_V_ad_reg_1678|    1   |
|outputLayerWeigth_0_1_reg_1590|   32   |
| outputLayerWeigth_0_reg_1560 |    1   |
|outputLayerWeigth_1_1_reg_1595|   32   |
| outputLayerWeigth_1_reg_1570 |    1   |
|outputLayerWeigth_2_1_reg_1605|   32   |
| outputLayerWeigth_2_reg_1580 |    1   |
|       p_Val2_1_reg_1506      |   32   |
|    p_Val2_3_1_i_i_reg_1631   |   58   |
|    p_Val2_3_2_i_i_reg_1647   |   58   |
|     p_Val2_3_i_i_reg_1615    |   58   |
|    p_Val2_4_1_i_i_reg_1637   |   32   |
|    p_Val2_4_2_i_i_reg_1653   |   32   |
|     p_Val2_4_i_i_reg_1621    |   32   |
|    p_Val2_8_1_i_i_reg_1443   |   64   |
|    p_Val2_8_2_i_i_reg_1459   |   64   |
|     p_Val2_8_i_i_reg_1427    |   64   |
|    p_Val2_9_1_i_i_reg_1449   |   32   |
|    p_Val2_9_2_i_i_reg_1465   |   32   |
|     p_Val2_9_i_i_reg_1433    |   32   |
|       p_Val2_s_reg_1699      |   32   |
|        r_V_2_reg_1529        |   28   |
|        r_V_4_reg_1534        |   60   |
|        r_V_5_reg_1722        |   60   |
|         r_V_reg_1717         |   28   |
|    result_V_addr_reg_1322    |   32   |
|       tmp10_i_reg_1693       |    2   |
|        tmp4_i_reg_1495       |   32   |
|        tmp6_i_reg_1500       |    2   |
|        tmp9_i_reg_1688       |   32   |
|       tmp_10_i_reg_1422      |   32   |
|       tmp_11_i_reg_1475      |   28   |
|        tmp_11_reg_1438       |   23   |
|       tmp_12_i_reg_1480      |   28   |
|       tmp_13_i_reg_1490      |   28   |
|       tmp_14_i_reg_1485      |   28   |
|        tmp_14_reg_1454       |   23   |
|      tmp_15_i_i_reg_1521     |    1   |
|      tmp_16_i_i_reg_1713     |    1   |
|        tmp_17_reg_1470       |   23   |
|      tmp_18_i_i_reg_1525     |    1   |
|       tmp_19_i_reg_1727      |   12   |
|        tmp_19_reg_1511       |   28   |
|       tmp_1_i_reg_1668       |   28   |
|        tmp_1_reg_1626        |   23   |
|       tmp_20_i_reg_1539      |   12   |
|        tmp_21_reg_1732       |   48   |
|        tmp_23_reg_1544       |   48   |
|       tmp_3_i_reg_1683       |   28   |
|       tmp_4_i_reg_1673       |   28   |
|        tmp_4_reg_1642        |   23   |
|        tmp_7_reg_1658        |   23   |
|       tmp_8_i_reg_1412       |   32   |
|       tmp_9_i_reg_1417       |   32   |
|        tmp_9_reg_1704        |   28   |
|      tmp_i_i_69_reg_1709     |    1   |
|       tmp_i_i_reg_1516       |   64   |
|        tmp_i_reg_1663        |   28   |
+------------------------------+--------+
|             Total            |  2069  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------------------|------|------|------|--------||---------||---------|
|              Comp             |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------------------|------|------|------|--------||---------||---------|
|      grp_writeresp_fu_196     |  p0  |   2  |   1  |    2   |
|       grp_access_fu_362       |  p0  |   5  |   2  |   10   ||    27   |
|       grp_access_fu_362       |  p1  |   2  |  26  |   52   |
|       grp_access_fu_362       |  p3  |   5  |   2  |   10   ||    27   |
|       grp_access_fu_362       |  p4  |   2  |  26  |   52   ||    9    |
|       grp_access_fu_383       |  p0  |   4  |  12  |   48   ||    21   |
|       grp_access_fu_414       |  p0  |   2  |   1  |    2   ||    9    |
|       grp_access_fu_427       |  p0  |   2  |   1  |    2   ||    9    |
|       grp_access_fu_448       |  p0  |   2  |   1  |    2   ||    9    |
|       grp_access_fu_469       |  p0  |   2  |   1  |    2   ||    9    |
|    neuronIndex_i_i_reg_482    |  p0  |   2  |   2  |    4   ||    9    |
| layerResult_V_gep24_s_reg_494 |  p0  |   2  |  26  |   52   |
|-------------------------------|------|------|------|--------||---------||---------|
|             Total             |      |      |      |   238  ||  21.594 ||   129   |
|-------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |   24   |    -   |    0   |  1282  |
|   Memory  |    2   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |   21   |    -   |   129  |
|  Register |    -   |    -   |    -   |  2069  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    2   |   24   |   21   |  2069  |  1411  |
+-----------+--------+--------+--------+--------+--------+
