#! /bin/csh -f

rm -rf work
vlib work

vlog ../../../tech/ihp-sg13g2/libs.ref/sg13g2_stdcell/verilog/sg13g2_stdcell.v
vlog ../../../tech/ihp-sg13g2/libs.ref/sg13g2_io/verilog/sg13g2_io.v
vlog ../../../tech/ihp-sg13g2/libs.ref/sg13g2_sram/verilog/RM_IHPSG13_1P_core_behavioral_bm_bist.v
vlog +define+FUNCTIONAL ../../../tech/ihp-sg13g2/libs.ref/sg13g2_sram/verilog/RM_IHPSG13_1P_256x64_c2_bm_bist.v

vlog ../tsdb_outdir/dft_inserted_designs/croc_soc_post_layout.dft_inserted_design/croc_soc.vg 

vlog patterns/croc_soc_stuck_serial.v 
vsim -c -voptargs="+acc" croc_soc_croc_soc_stuck_serial_v_ctl -l logfiles/verilog.log_stuck_serial -do "if {0} {log -r /*}; run -all"

vlog patterns/croc_soc_stuck_parallel.v 
vsim -c -voptargs="+acc" croc_soc_croc_soc_stuck_parallel_v_ctl -l logfiles/verilog.log_stuck_parallel -do "if {0} {log -r /*}; run -all"

vlog patterns/croc_soc_transition_serial.v 
vsim -c -voptargs="+acc" croc_soc_croc_soc_transition_serial_v_ctl -l logfiles/verilog.log_transition_serial -do "if {0} {log -r /*}; run -all"

vlog patterns/croc_soc_transition_parallel.v 
vsim -c -voptargs="+acc" croc_soc_croc_soc_transition_parallel_v_ctl -l logfiles/verilog.log_transition_parallel  -do "if {0} {log -r /*}; run -all"
