<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <title>Stratix® 10 FPGAs and SoC FPGAs</title>

    <link rel="stylesheet" href="/css/mv_product/FPGAs_SoC_FPGAs_and_CPLDs_stratix_series_stratix_series_stratix_10_FPGAs_and_SoC_FPGAs_application.css">
    
    <link rel="stylesheet" href="/css/yatri.css">
    <!-- ***** Bootstrap *****  -->
    <link href="https://cdn.jsdelivr.net/npm/bootstrap@5.0.2/dist/css/bootstrap.min.css" rel="stylesheet" integrity="sha384-EVSTQN3/azprG1Anm3QDgpJLIm9Nao0Yz1ztcQTwFspd3yD65VohhpuuCOmLASjC" crossorigin="anonymous">
    <!-- ***** Fontawesome *****  -->
    <link rel="stylesheet" href="https://cdnjs.cloudflare.com/ajax/libs/font-awesome/6.6.0/css/all.min.css" integrity="sha512-Kc323vGBEqzTmouAECnVceyQqyqdsSiqLQISBL29aUW4U/M7pSPA/gEUZQqv1cwx4OnYxTxve5UMg5GT6L4JJg==" crossorigin="anonymous" referrerpolicy="no-referrer" />
    <!-- ***** Google Fonts *****  -->
    <link rel="stylesheet" href="https://fonts.googleapis.com/css2?family=Material+Symbols+Outlined:opsz,wght,FILL,GRAD@24,400,0,0" />

    <style>
        nav{
            position: relative !important;
        }
        .mv_teaching_padd{
            padding-inline: 4.6875rem 9rem !important;
        }
    </style>
</head>
<body>

    <!-- header -->
    <header>
        <div id="navbar"></div>
    </header> 

    <!----------------------------------- Agilex™ FPG ---------------------------->
    <section>
        <div class="mv_intel_data_bg_color">
            <div class="container">
                <div class="row">
                    <div class="mv_intel_data_content col-lg-9 col-md-12"">
                        <h1>Intel® Stratix® 10 FPGA and SoC FPGA</h1>
                        <div class=" mv_intel_data_respomsive_image">
                            <img src="/img/mv_image/stratix-10-framed-badge_1920-1080_10.webp" alt="">
                        </div>
                        <p>Intel® Stratix® 10 FPGA and SoC FPGA deliver innovative advantages in performance, power efficiency, density, and system integration. Featuring the revolutionary Intel® Hyperflex™ FPGA Architecture and built combining Intel's patented Embedded Multi-Die Interconnect Bridge (EMIB) technology, the Advanced Interface Bus (AIB), and a growing portfolio of chiplets, Intel® Stratix® 10 devices deliver up to 2X performance gains over previous-generation, high-performance FPGA.<sup>1</sup></p>
                        <p>See also: <a href="">FPGA Design Software, <a href="">Design Store</a>, <a href="">Downloads</a>, <a href="">Community</a>, and <a href="">Support</a></p>
                    </div>
                    <div class="mv_intel_data_image col-lg-3 col-md-12">
                        <img src="/img/mv_image/stratix-10-framed-badge_1920-1080_10.webp" alt="">
                    </div>
                </div>
            </div>  
        </div>
        <div class="mv_key_bg_color">
            <div class="container">
                <ul class="nav nav-pills mv_nav_pills_key_features" id="pills-tab" role="tablist">
                    <li class="nav-item" role="presentation">
                        <a href="/vaidikhtml/mv_product/FPGAs_SoC_FPGAs_and_CPLDs_stratix_series_stratix_series_stratix_10_FPGAs_and_SoC_FPGAs_overview.html" class="nav-link mv_nav_link_key_features" id="pills-home-tab" role="tab">Overview</a>
                    </li>
                    <li class="nav-item" role="presentation">
                        <a href="" class="nav-link mv_nav_link_key_features" id="pills-profile-tab" role="tab">Products</a>
                    </li>
                    <li class="nav-item" role="presentation">
                        <a href="" class="nav-link mv_nav_link_key_features" id="pills-profile-tab" role="tab">Documentation</a>
                    </li>
                    <li class="nav-item" role="presentation">
                        <a href="/vaidikhtml/mv_product/FPGAs_SoC_FPGAs_and_CPLDs_stratix_series_stratix_series_stratix_10_FPGAs_and_SoC_FPGAs_features.html" class="nav-link mv_nav_link_key_features" id="pills-profile-tab" role="tab">Features</a>
                    </li>
                    <li class="nav-item" role="presentation">
                        <button class="nav-link mv_nav_link_key_features active" id="pills-app-tab"
                            data-bs-toggle="pill" data-bs-target="#pills-home" type="button" role="tab"
                            aria-controls="pills-home" aria-selected="true">Applications</button>
                    </li>
                </ul>
            </div>
        </div>
    </section>
    <!-- --------------------------------------------------------------------- -->

    <!----------------------------- Data Center -------------------------------->
    <section>
        <div class="mv_learn_more_padd">
            <div class="container">
                <div class="mv_intel_satrix_10">
                    <h1 style="font-weight: 350;">Data Center Accelerationn</h1>
                </div>
            </div>
        </div>
    </section>
    <!-- --------------------------------------------------------------------------- -->

    <!------------------------------------- Accelerator ---------------------------------->
    <section>
        <div style="padding-bottom: 2em; padding-top: 2em;" class="mv_transceiver_padd">
            <div class="container">
                <div class="row justify-content-center">
                    <div class="col-xxl-6 col-xl-6 col-lg-7 col-md-6">
                        <div class="mv_silder_flex">
                            <div class="item">
                                <div class="mv_industry_download" data-bs-toggle="modal" data-bs-target="#mv_developer_usability_1">
                                    <i class="fa-solid fa-up-right-and-down-left-from-center"></i>
                                    <a href=""></a>
                                </div>
                                <img class="w-100" src="/img/mv_image/s10-applications-data-center-accel-16x9.jpg.rendition.intel.web.1072.603.jpg" alt="">
                            </div>
                        </div>
                    </div>
                </div>
            </div>
        </div>
    </section>
    <!-- --------------------------------------------------------------------------- -->

    <!----------------------------- Cognitive Computing -------------------------------->
    <section>
        <div class="mv_learn_more_padd">
            <div class="container">
                <h2 style="text-align: center; font-weight: 350;">Cognitive Computing</h2>
                <div class="row">
                    <div style="padding: 16px;" class="col-md-6 col-sm-6">
                        <h4 style="font-weight: 350;" class="mb-3">High-Performance Accelerators</h4>
                        <ul class="mb-0">
                            <li>Up to 8.6 TFLOPS.</li>
                            <li>Up to 143 INT8 or 286 INT4 TOPS at ~1-2 TOPS/W2.</li>
                            <li>Highest fabric performance.</li>
                            <li>Highest memory bandwidth.</li>
                        </ul>
                    </div>
                    <div style="padding: 16px;" class="col-md-6 col-sm-6">
                        <h4 style="font-weight: 350;" class="mb-3">Algorithm Flexibility</h4>
                        <ul class="mb-0">
                            <li>OpenCL*2 platform.</li>
                            <li>Software front end for security and flow control with integrated ARM* Cortex*-A53 hard processor system.</li>
                        </ul>
                    </div>
                </div>
            </div>
        </div>
    </section>
    <!-- --------------------------------------------------------------------------- -->

    <!----------------------------- Unique to Intel -------------------------------->
    <section>
        <div class="mv_learn_more_padd">
            <div class="container">
                <h2 style="font-weight: 350;">Unique to Intel® Stratix® 10 Devices</h2>
                <ul class="mb-0">
                    <li>First FPGA devices to support Intel® Ultra Path Interconnect (UPI) for direct coherent connection to Intel® Xeon® Scalable processor.</li>
                    <li>FPGA PCIe* hard IP with configuration up to Gen4 x16 at 16 Gbps.</li>
                    <li>Intel® Hyperflex™ FPGA Architecture delivers up to 1 GHz performance, enabling breakthroughs in computational throughput.</li>
                    <li>Hardened single-precision floating-point DSP block, compliant with IEEE 754 standard, delivers GPU-class floating performance at a fraction of the power.</li>
                    <li>Hardened AI Tensor Block tuned for common matrix-matrix or vector-matrix multiplications in AI acceleration applications resulting in up to 143 INT8 TOPS or 286 INT4 TOPS.<sup>3</sup></li>
                    <li>Secure cloud solutions using the security features.</li>
                </ul>
            </div>
        </div>
    </section>
    <!-- --------------------------------------------------------------------- -->

    <!----------------------------- Wireline -------------------------------->
    <section>
        <div class="mv_learn_more_padd">
            <div class="container">
                <div class="mv_intel_satrix_10">
                    <h1 style="font-weight: 350;">Wireline</h1>
                    <h3 style="font-weight: 350;">Bridging and Aggregation</h3>
                </div>
            </div>
        </div>
    </section>
    <!-- --------------------------------------------------------------------------- -->

    <!------------------------------------- Packet ---------------------------------->
    <section>
        <div style="padding-bottom: 2em; padding-top: 2em;" class="mv_transceiver_padd">
            <div class="container">
                <div class="row justify-content-center">
                    <div class="col-xxl-6 col-xl-6 col-lg-7 col-md-6">
                        <div class="mv_silder_flex">
                            <div class="item">
                                <div class="mv_industry_download" data-bs-toggle="modal" data-bs-target="#mv_developer_usability_2">
                                    <i class="fa-solid fa-up-right-and-down-left-from-center"></i>
                                    <a href=""></a>
                                </div>
                                <img class="w-100" src="/img/mv_image/s10-applications-bridging-aggregation-16x9.jpg.rendition.intel.web.1072.603.jpg" alt="">
                            </div>
                        </div>
                    </div>
                </div>
            </div>
        </div>
    </section>
    <!-- --------------------------------------------------------------------------- -->

    <!----------------------------- Enabling New Network -------------------------------->
    <section>
        <div class="mv_learn_more_padd">
            <div class="container">
                <h2 style="text-align: center; font-weight: 350;">Enabling New Network Infrastructure</h2>
                <div class="row">
                    <div style="padding: 16px;" class="col-md-6 col-sm-6">
                        <h4 style="font-weight: 350;" class="mb-3">High Throughput with Power Efficiency</h4>
                        <ul class="mb-0">
                            <li>Up to 10 TFLOPS 400G traffic manager with 600 million packet per second throughput.</li>
                            <li>Less than 1 watt per 10 Gbps.</li>
                        </ul>
                    </div>
                    <div style="padding: 16px;" class="col-md-6 col-sm-6">
                        <h4 style="font-weight: 350;" class="mb-3">Algorithm Flexibility</h4>
                        <ul class="mb-0">
                            <li>Adaptable, scalable, and optimized IP portolio including 400G Ethernet.</li>
                            <li>Integrated processor for system monitoring and management.</li>
                        </ul>
                    </div>
                </div>
            </div>
        </div>
    </section>
    <!-- --------------------------------------------------------------------------- -->

    <!----------------------------- Unique to Intel -------------------------------->
    <section>
        <div style="background-color: #F7F7F7;" class="mv_learn_more_padd">
            <div class="container">
                <h2 style="font-weight: 350;">Unique to Intel® Stratix® 10 Devices</h2>
                <ul class="mb-0">
                    <li><b>f<sub>MAX</sub></b> over 700 MHz using the Intel® HyperFlex™ FPGA Architecture enabling 400G Ethernet.</li>
                    <li>512 bit wide datapath running at 2X performance enables half-size IP compared to conventional architectures.</li>
                </ul>
            </div>
        </div>
    </section>
    <!-- --------------------------------------------------------------------- -->

    <!----------------------------- OTN/Data -------------------------------->
    <section>
        <div class="mv_learn_more_padd">
            <div class="container">
                <div class="mv_intel_satrix_10">
                    <h1 style="font-weight: 350;">OTN/Data Center Interconnect</h1>
                </div>
            </div>
        </div>
    </section>
    <!-- --------------------------------------------------------------------------- -->

    <!------------------------------------- oDuc ---------------------------------->
    <section>
        <div style="padding-bottom: 2em; padding-top: 2em;" class="mv_transceiver_padd">
            <div class="container">
                <div class="row justify-content-center">
                    <div class="col-xxl-5 col-xl-6 col-lg-7 col-md-6">
                        <div class="mv_silder_flex">
                            <div class="item">
                                <div class="mv_industry_download" data-bs-toggle="modal" data-bs-target="#mv_developer_usability_3">
                                    <i class="fa-solid fa-up-right-and-down-left-from-center"></i>
                                    <a href=""></a>
                                </div>
                                <img class="w-100" src="/img/mv_image/s10-applications-OTN-DCI-16x9.png.rendition.intel.web.1072.603.png" alt="">
                            </div>
                        </div>
                    </div>
                </div>
            </div>
        </div>
    </section>
    <!-- --------------------------------------------------------------------------- -->

    <!----------------------------- 400 Gbit/s -------------------------------->
    <section>
        <div class="mv_learn_more_padd">
            <div class="container">
                <div class="mv_intel_satrix_10">
                    <h1 style="font-weight: 350;">400 Gbit/s Muxponder for Metro / DCI Features</h1>
                </div>
            </div>
        </div>
    </section>
    <!-- --------------------------------------------------------------------------- -->

    <!----------------------------- Four OTU4 -------------------------------->
    <section>
        <div style="background-color: #fff; padding-top: 2.5rem; padding-bottom: 2.5rem;">
            <div class="container">
                <div class="row">
                    <div style="padding: 16px;" class="col-xl-3 col-lg-4 col-md-6 col-sm-6">
                        <h4 style="font-weight: 350;">Four OTU4 Line Side Interface</h4>
                        <ul class="mb-0">
                            <li>OTL4.4.</li>
                            <li>GFEC.</li>
                            <li>ODUk/flex – ODU4 multiplexer.</li>
                        </ul>
                    </div>
                    <div style="padding: 16px;" class="col-xl-3 col-lg-4 col-md-6 col-sm-6">
                        <h4 style="font-weight: 350;">20 ‘Any Rate’ Client Interfaces</h4>
                        <ul class="mb-0">
                            <li>16 interfaces from 1GE to 25GE/32GFC</li>
                            <li>Alternatively 4 x 100GE.</li>
                            <li>4 interfaces of 1-14G.</li>
                        </ul>
                    </div>
                    <div style="padding: 16px;" class="col-xl-3 col-lg-4 col-md-6 col-sm-6">
                        <h4 style="font-weight: 350;">Cross-Connect</h4>
                        <ul class="mb-0">
                            <li>Full add/drop connectivity between line-line and line-client.</li>
                            <li>Protection switching.</li>
                        </ul>
                    </div>
                    <div style="padding: 16px;" class="col-xl-3 col-lg-4 col-md-6 col-sm-6">
                        <h4 style="font-weight: 350;">Optional Features</h4>
                        <ul class="mb-0">
                            <li>128GFC client.</li>
                            <li>KP-FEC (544, 514) for clients.</li>
                            <li>PAM4 transceivers.</li>
                        </ul>
                    </div>
                </div>
            </div>
        </div>
    </section>
    <!-- --------------------------------------------------------------------------- -->
     
    <!------------------------------------- Adapt ---------------------------------->
    <section>
        <div style="padding-bottom: 2em; padding-top: 2em;" class="mv_transceiver_padd">
            <div class="container">
                <div class="row justify-content-center">
                    <div class="col-xxl-5 col-xl-6 col-lg-7 col-md-6">
                        <div class="mv_silder_flex">
                            <div class="item">
                                <img class="w-100" src="/img/mv_image/s10-applications-400G-Muxponder-Metro-16x9.jpg.rendition.intel.web.1072.603.jpg" alt="">
                            </div>
                        </div>
                    </div>
                </div>
            </div>
        </div>
    </section>
    <!-- --------------------------------------------------------------------------- -->

    <!----------------------------- 2.4 Tbit/s -------------------------------->
    <section>
        <div class="mv_learn_more_padd">
            <div class="container">
                <div class="mv_intel_satrix_10">
                    <h1 style="font-weight: 350;">2.4 Tbit/s Switch/Muxponder for DCI</h1>
                </div>
            </div>
        </div>
    </section>
    <!-- --------------------------------------------------------------------------- -->

    <!------------------------------- Ethernet Flows ------------------------------------>
    <section>
        <div class="mv_discover_more_padd">
            <div class="container">
                <div class="row mv_intel_tiber_content">
                    <div class="mv_intel_tiber col-xxl-3 col-xl-3 col-md-6 col-sm-6">
                        <div class="mv_intel_card">
                            <div style="align-content: center;">
                                <p>2.4 Tbit/s Cross-connect between Ethernet Flows.</p>
                            </div>
                        </div>
                    </div>
                    <div class="mv_intel_tiber col-xxl-3 col-xl-3 col-md-6 col-sm-6">
                        <div class="mv_intel_card">
                            <div style="align-content: center;">
                                <p>1.2 Tbit/s FlexE Muxponder/Transponder.</p>
                            </div>
                        </div>
                    </div>
                    <div class="mv_intel_tiber col-xxl-3 col-xl-3 col-md-6 col-sm-6">
                        <div class="mv_intel_card">
                            <div style="align-content: center;">
                                <p>(528,514,10) RS-FEC and (544,514,10) KP-FEC Support.</p>
                            </div>
                        </div>
                    </div>
                    <div class="mv_intel_tiber col-xxl-3 col-xl-3 col-md-6 col-sm-6">
                        <div class="mv_intel_card">
                            <div style="align-content: center;">
                                <p>Optical interfaces: FlexE Server, 100GE, 25GE, 10GE.</p>
                            </div>
                        </div>
                    </div>
                </div>
            </div>
        </div>
    </section>
    <!-- --------------------------------------------------------------------------- -->

    <!------------------------------- FlexE Configurable ------------------------------------>
    <section>
        <div class="mv_discover_more_padd">
            <div class="container">
                <div class="row mv_intel_tiber_content">
                    <div class="mv_intel_tiber col-xxl-4 col-md-6 col-sm-6">
                        <div class="mv_intel_card">
                            <div style="align-content: center;">
                                <p>FlexE Configurable as 400G/200G+200G/100G+300G.</p>
                            </div>
                        </div>
                    </div>
                    <div class="mv_intel_tiber col-xxl-4 col-md-6 col-sm-6">
                        <div class="mv_intel_card">
                            <div style="align-content: center;">
                                <p>Cross-connect Supports: 10/25/50/100GE Flows.</p>
                            </div>
                        </div>
                    </div>
                    <div class="mv_intel_tiber col-xxl-4 col-md-6 col-sm-6">
                        <div class="mv_intel_card">
                            <div style="align-content: center;">
                                <p>Low Power FEC Hard IP while Providing Fabric Flexibility.</p>
                            </div>
                        </div>
                    </div>
                </div>
            </div>
        </div>
    </section>
    <!-- --------------------------------------------------------------------------- -->

    <!----------------------------- Devices -------------------------------->
    <section>
        <div style="background-color: #F7F7F7;" class="mv_learn_more_padd">
            <div class="container">
                <h2 style="font-weight: 350;">Unique to Intel® Stratix® 10 Devices</h2>
                <ul class="mb-0">
                    <li>Heterogeneous 3D System-in-Package (SiP) integration of transceiver tiles delivers 30G backplane support with a path to 58G data rates.</li>
                    <li>Intel® Hyperflex™ FPGA Architecture enables 2X performance resulting in significant IP size reduction.</li>
                    <li>Hardened single-precision floating-point DSP block, compliant with IEEE 754 standard, delivers GPU-class floating performance at a fraction of the power.</li>
                    <li>Secure cloud solutions using the security features.</li>
                </ul>
            </div>
        </div>
    </section>
    <!-- --------------------------------------------------------------------- -->

    <!----------------------------- Radar -------------------------------->
    <section>
        <div class="mv_learn_more_padd">
            <div class="container">
                <div class="mv_intel_satrix_10">
                    <h1 style="font-weight: 350;">Radar</h1>
                </div>
            </div>
        </div>
    </section>
    <!-- --------------------------------------------------------------------------- -->

    <!------------------------------------- Primarily ---------------------------------->
    <section>
        <div style="padding-bottom: 2em; padding-top: 2em;" class="mv_transceiver_padd">
            <div class="container">
                <div class="row justify-content-center">
                    <div class="col-xxl-5 col-xl-6 col-lg-7 col-md-6">
                        <div class="mv_silder_flex">
                            <div class="item">
                                <div class="mv_industry_download" data-bs-toggle="modal" data-bs-target="#mv_developer_usability_4">
                                    <i class="fa-solid fa-up-right-and-down-left-from-center"></i>
                                    <a href=""></a>
                                </div>
                                <img class="w-100" src="/img/mv_image/s10-applications-radar-16x9.jpg.rendition.intel.web.1072.603.jpg" alt="">
                            </div>
                        </div>
                    </div>
                </div>
            </div>
        </div>
    </section>
    <!-- --------------------------------------------------------------------------- -->

    <!----------------------------- Digitizing the -------------------------------->
    <section>
        <div class="mv_learn_more_padd">
            <div class="container">
                <h2 style="text-align: center; font-weight: 350;">Digitizing the Radar Front-End</h2>
                <div class="row">
                    <div style="padding: 16px;" class="col-md-6 col-sm-6">
                        <h4 style="font-weight: 350;" class="mb-3">High Throughput with Power Efficiency</h4>
                        <ul class="mb-0">
                            <li>Up to 10 TFLOPS single-precision floating-point performance.</li>
                            <li>Up to 80 GFLOPS/Watt.</li>
                        </ul>
                    </div>
                    <div style="padding: 16px;" class="col-md-6 col-sm-6">
                        <h4 style="font-weight: 350;" class="mb-3">High-throughput Front End</h4>
                        <ul class="mb-0">
                            <li>High number of simultaneous beams with high bandwidth.</li>
                            <li>Beam former IP.</li>
                        </ul>
                    </div>
                </div>
            </div>
        </div>
    </section>
    <!-- --------------------------------------------------------------------------- -->

    <!----------------------------- Up to 10 TFLOPS -------------------------------->
    <section>
        <div style="background-color: #F7F7F7;" class="mv_learn_more_padd">
            <div class="container">
                <h2 style="font-weight: 350;">Unique to Intel® Stratix® 10 Devices</h2>
                <ul class="mb-0">
                    <li>Up to 10 TFLOPS of IEEE 754 compliant single-precision floating-point performance delivers GPU class performance at a fraction of the power.</li>
                    <li>Cover <b>f<sub>MAX</sub></b> up to 1 GHz enabling high throughput beam processing.</li>
                </ul>
            </div>
        </div>
    </section>
    <!-- --------------------------------------------------------------------- -->

    <!----------------------------- ASIC -------------------------------->
    <section>
        <div class="mv_learn_more_padd">
            <div class="container">
                <div class="mv_intel_satrix_10">
                    <h1 style="font-weight: 350;">ASIC Prototyping and Emulation</h1>
                </div>
            </div>
        </div>
    </section>
    <!-- --------------------------------------------------------------------------- -->

    <!------------------------------------- Module ---------------------------------->
    <section>
        <div style="padding-bottom: 2em; padding-top: 2em;" class="mv_transceiver_padd">
            <div class="container">
                <div class="row justify-content-center">
                    <div class="col-xxl-5 col-xl-6 col-lg-7 col-md-6">
                        <div class="mv_silder_flex">
                            <div class="item">
                                <img class="w-100" src="/img/mv_image/s10-applications-asic-prototyping.jpg.rendition.intel.web.1072.603.jpg" alt="">
                            </div>
                        </div>
                    </div>
                </div>
            </div>
        </div>
    </section>
    <!-- --------------------------------------------------------------------------- -->

    <!----------------------------- Four OTU4 -------------------------------->
    <section>
        <div style="background-color: #fff; padding-top: 2.5rem; padding-bottom: 2.5rem;">
            <div class="container">
                <h1 style="font-weight: 350; text-align: center;">Highest FPGA Fabric Capacity</h1>
                <div class="row">
                    <div style="padding: 16px;" class="col-xl-4 col-lg-4 col-md-6 col-sm-6">
                        <h4 style="font-weight: 350;">Highest Density for Scalability</h4>
                        <ul class="mb-0">
                            <li>10.2 million LE core fabric.</li>
                        </ul>
                    </div>
                    <div style="padding: 16px;" class="col-xl-4 col-lg-4 col-md-6 col-sm-6">
                        <h4 style="font-weight: 350;">Highest I/O Counts for Flexibility</h4>
                        <ul class="mb-0">
                            <li>2,300+ I/Os.</li>
                        </ul>
                    </div>
                    <div style="padding: 16px;" class="col-xl-4 col-lg-4 col-md-6 col-sm-6">
                        <h4 style="font-weight: 350;">Integration with Multiple Fabric and Transceiver Chiplets</h4>
                        <ul class="mb-0">
                            <li>Intel® Embedded Multi-Die Interconnect Bridge (EMIB) technology.</li>
                        </ul>
                    </div>
                </div>
            </div>
        </div>
    </section>
    <!-- --------------------------------------------------------------------------- -->

    <!----------------------------- Highest density -------------------------------->
    <section>
        <div style="background-color: #F7F7F7;" class="mv_learn_more_padd">
            <div class="container">
                <h2 style="font-weight: 350;">Unique to Intel® Stratix® 10 Devices</h2>
                <ul class="mb-0">
                    <li>Highest density enable customers to scale prototyping and emulation solution.</li>
                    <li>Highest I/O counts provide flexibility for design partitioning across multiple FPGAs.</li>
                </ul>
            </div>
        </div>
    </section>
    <!-- --------------------------------------------------------------------- -->

    <!----------------------------- ASIC -------------------------------->
    <section>
        <div class="mv_learn_more_padd">
            <div class="container">
                <div class="mv_intel_satrix_10">
                    <h1 style="font-weight: 350;">Cyber Security</h1>
                    <h3 style="font-weight: 350;" class="mb-0">Network Intrusion Detection and Prevention</h3>
                </div>
            </div>
        </div>
    </section>
    <!-- --------------------------------------------------------------------------- -->

    <!------------------------------------- Custom ---------------------------------->
    <section>
        <div style="padding-bottom: 2em; padding-top: 2em;" class="mv_transceiver_padd">
            <div class="container">
                <div class="row justify-content-center">
                    <div class="col-xxl-5 col-xl-6 col-lg-7 col-md-6">
                        <div class="mv_silder_flex">
                            <div class="item">
                                <div class="mv_industry_download" data-bs-toggle="modal" data-bs-target="#mv_developer_usability_5">
                                    <i class="fa-solid fa-up-right-and-down-left-from-center"></i>
                                    <a href=""></a>
                                </div>
                                <img class="w-100" src="/img/mv_image/s10-applications-intrustion-detection-16x9.jpg.rendition.intel.web.1072.603.jpg" alt="">
                            </div>
                        </div>
                    </div>
                </div>
            </div>
        </div>
    </section>
    <!-- --------------------------------------------------------------------------- -->

    <!----------------------------- 400G Throughput -------------------------------->
    <section>
        <div class="mv_learn_more_padd">
            <div class="container">
                <h1 style="text-align: center; font-weight: 350;">400G Throughput Bump-in-the-Wire</h1>
                <div class="row">
                    <div style="padding: 16px;" class="col-md-6 col-sm-6">
                        <h4 style="font-weight: 350;" class="mb-2">Line Rate Analysis of Data Traffic</h4>
                        <ul class="mb-0">
                            <li>From 1G to 400G</li>
                            <li>Implement Intrusion Prevention Systems (IPS) and Intrusion Detection Systems (IDS) on streaming traffic.</li>
                        </ul>
                    </div>
                    <div style="padding: 16px;" class="col-md-6 col-sm-6">
                        <h4 style="font-weight: 350;" class="mb-2">Bump-in-the-Wire</h4>
                        <ul class="mb-0">
                            <li>Security performed on traffic flows prior to entering network.</li>
                            <li>Continuous network monitoring or tagging of live traffic.</li>
                        </ul>
                    </div>
                </div>
            </div>
        </div>
    </section>
    <!-- --------------------------------------------------------------------------- -->

    <!----------------------------- Highest density -------------------------------->
    <section>
        <div style="background-color: #F7F7F7;" class="mv_learn_more_padd">
            <div class="container">
                <h2 style="font-weight: 350;">Unique to Intel® Stratix® 10 Devices</h2>
                <ul class="mb-0">
                    <li><b>f<sub>MAX</sub></b> over 900 MHz allows monitoring of all supported protocols at line rates.</li>
                    <li>ARM* Cortex*-A53 processor enables direct interfacing with existing IT software.</li>
                    <li>Partial reconfiguration and OpenCL* platform allow for easy rules updates.</li>
                </ul>
            </div>
        </div>
    </section>
    <!-- --------------------------------------------------------------------- -->

    <!------------------------- Additional Resources --------------------------->
    <section>
        <div class="mv_add_padd">
            <div class="container">
                <div class="mv_add_main">
                    <h1 style="font-weight: 350;">Additional Resources</h2>
                    <p>Explore more content related to Altera® FPGA devices such as development boards, intellectual property, support and more.</p>
                    <div class="row">
                        <div class="col-xxl-3 col-xl-4 col-lg-6 col-md-6 mb-3">
                            <div class="mv_add_con">
                                <div class="mv_add_img">
                                    <img src="/img/mv_image/support-resources-trans-icon_1440-1080.webp" alt="">
                                </div>
                                <div class="mv_add_text">
                                    <h4><a class="b_special_a" href="">Support Resources</a></h4>
                                    <p>Resource center for training, documentation, downloads, tools and support options.</p>
                                </div>
                            </div>
                        </div>
                        <div class="col-xxl-3 col-xl-4 col-lg-6 col-md-6 mb-3">
                            <div class="mv_add_con">
                                <div class="mv_add_img">
                                    <img src="/img/mv_image/development-kits-trans-icon_1440-1080.webp" alt="">
                                </div>
                                <div class="mv_add_text">
                                    <h4><a class="b_special_a" href="">Development Boards</a></h4>
                                    <p>Get started with our FPGA and accelerate your time-to-market with Altera-validated hardware and designs.</p>
                                </div>
                            </div>
                        </div>
                        <div class="col-xxl-3 col-xl-4 col-lg-6 col-md-6 mb-3">
                            <div class="mv_add_con">
                                <div class="mv_add_img">
                                    <img src="/img/mv_image/intellectual-property-trans-icon_1440-1080.webp" alt="">
                                </div>
                                <div class="mv_add_text">
                                    <h4><a class="b_special_a" href="">Intellectual Property</a></h4>
                                    <p>Shorten your design cycle with a broad portfolio of Altera-validated IP cores and reference designs.</p>
                                </div>
                            </div>
                        </div>
                        <div class="col-xxl-3 col-xl-4 col-lg-6 col-md-6 mb-3">
                            <div class="mv_add_con">
                                <div class="mv_add_img">
                                    <img src="/img/mv_image/design-tools-trans-icon_1440-1080.webp" alt="">
                                </div>
                                <div class="mv_add_text">
                                    <h4><a class="b_special_a" href="">FPGA Design Software</a></h4>
                                    <p>Explore Quartus Prime Software and our suite of productivity-enhancing tools to help you rapidly complete your hardware and software designs.</p>
                                </div>
                            </div>
                        </div>
                        <div class="col-xxl-3 col-xl-4 col-lg-6 col-md-6 mb-3">
                            <div class="mv_add_con">
                                <div class="mv_add_img">
                                    <img src="/img/mv_image/contact-sales-trans-icon_1440-1080.webp" alt="">
                                </div>
                                <div class="mv_add_text">
                                    <h4><a class="b_special_a" href="">Contact Sales</a></h4>
                                    <p>Get in touch with sales for your Altera® FPGA product design and acceleration needs.</p>
                                </div>
                            </div>
                        </div>
                        <div class="col-xxl-3 col-xl-4 col-lg-6 col-md-6 mb-3">
                            <div class="mv_add_con">
                                <div class="mv_add_img">
                                    <img src="/img/mv_image/where-to-buy-trans-icon_1440-1080.webp" alt="">
                                </div>
                                <div class="mv_add_text">
                                    <h4><a class="b_special_a" href="">Where to Buy</a></h4>
                                    <p>Contact an Altera® Authorized Distributor today.</p>
                                </div>
                            </div>
                        </div>
                    </div>
                </div>
            </div>
        </div>
    </section>
    <!-- --------------------------------------------------------------------- -->

    <!-------------------- Product and Performance Information ----------------------->
    <section class="container py-5">
        <h4 class="h6">Product and Performance Information</h4>
        <div class="disclaimer mb-2" style="font-size: 12px;"><sup>1</sup> Comparison based on Stratix® V vs. Intel® Stratix® 10 using Intel® Quartus® Prime Pro 16.1 Early Beta. Stratix® V Designs were optimized using 3 step optimization process of Hyper-Retiming, Hyper-Pipelining, and Hyper-Optimization in order to utilize Intel® Stratix® 10 architecture enhancements of distributed registers in core fabric. Designs were analyzed using Intel® Quartus® Prime Pro Fast Forward Compile performance exploration tool. For more details, refer to Intel® Hyperflex™ FPGA Architecture Overview White Paper: <a class="b_special_a1" href="">https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/wp/wp-01220-hyperflex-architecture-fpga-socs.pdf</a>. Actual performance users will achieve varies based on level of design optimization applied. Tests measure performance of components on a particular test, in specific systems. Differences in hardware, software, or configuration will affect actual performance. Consult other sources of information to evaluate performance as you consider your purchase. For more complete information about performance and benchmark results, visit <a class="b_special_a1" href="">www.intel.com/benchmarks</a>.</div>
        <div class="disclaimer mb-2" style="font-size: 12px;"><sup>2</sup> OpenCL* and the OpenCL* logo are trademarks of Apple Inc. used by permission by Khronos.</div>
        <div class="disclaimer mb-2" style="font-size: 12px;"><sup>3</sup> Based on internal Intel estimates.<br>
            Tests measure performance of components on a particular test, in specific systems. Differences in hardware, software, or configuration will affect actual performance. Consult other sources of information to evaluate performance as you consider your purchase. For more complete information about performance and benchmark results, visit <a class="b_special_a1" href="">www.intel.com/benchmarks</a>.<br>
            Intel® technologies may require enabled hardware, software or service activation. <br>
            No product or component can be absolutely secure. <br>
            Results have been estimated or simulated. Your costs and results may vary. <br>
            © Intel Corporation. Intel, the Intel logo, and other Intel marks are trademarks of Intel Corporation or its subsidiaries. Other names and brands may be claimed as the property of others.</div>
    </section>
    <!-- ---------------------------------------------------------------------------- -->

    <!-- footer -->
    <footer>
        <div id="footer"></div>
    </footer>

    <!------------------------------------ Model ----------------------------------->
    <!-- Accelerator -->
    <div class="modal" id="mv_developer_usability_1" tabindex="-1">
        <div class="modal-dialog mv_industry_dialog">
            <div class="modal-content mv_industry_model_content">
                <div class="modal-body mv_industry_body">
                    <button type="button" data-bs-dismiss="modal" aria-label="Close">
                        <span><i class="fa-solid fa-xmark"></i></span>
                    </button>
                    <div class="mv_enlarged-image">
                        <img src="/img/mv_image/s10-applications-data-center-accel-16x9.jpg.rendition.intel.web.1920.1080.jpg" alt="">
                    </div>
                </div>
            </div>
        </div>
    </div>

    <!-- Packet -->
    <div class="modal" id="mv_developer_usability_2" tabindex="-1">
        <div class="modal-dialog mv_industry_dialog">
            <div class="modal-content mv_industry_model_content">
                <div class="modal-body mv_industry_body">
                    <button type="button" data-bs-dismiss="modal" aria-label="Close">
                        <span><i class="fa-solid fa-xmark"></i></span>
                    </button>
                    <div class="mv_enlarged-image">
                        <img src="/img/mv_image/s10-applications-bridging-aggregation-16x9.jpg.rendition.intel.web.1920.1080.jpg" alt="">
                    </div>
                </div>
            </div>
        </div>
    </div>

    <!-- oDuc -->
    <div class="modal" id="mv_developer_usability_3" tabindex="-1">
        <div class="modal-dialog mv_industry_dialog">
            <div class="modal-content mv_industry_model_content">
                <div class="modal-body mv_industry_body">
                    <button type="button" data-bs-dismiss="modal" aria-label="Close">
                        <span><i class="fa-solid fa-xmark"></i></span>
                    </button>
                    <div class="mv_enlarged-image">
                        <img src="/img/mv_image/s10-applications-OTN-DCI-16x9.png.rendition.intel.web.1920.1080.png" alt="">
                    </div>
                </div>
            </div>
        </div>
    </div>

    <!-- Primarily -->
    <div class="modal" id="mv_developer_usability_4" tabindex="-1">
        <div class="modal-dialog mv_industry_dialog">
            <div class="modal-content mv_industry_model_content">
                <div class="modal-body mv_industry_body">
                    <button type="button" data-bs-dismiss="modal" aria-label="Close">
                        <span><i class="fa-solid fa-xmark"></i></span>
                    </button>
                    <div class="mv_enlarged-image">
                        <img src="/img/mv_image/s10-applications-radar-16x9.jpg.rendition.intel.web.1920.1080.jpg" alt="">
                    </div>
                </div>
            </div>
        </div>
    </div>

    <!-- Custom -->
    <div class="modal" id="mv_developer_usability_5" tabindex="-1">
        <div class="modal-dialog mv_industry_dialog">
            <div class="modal-content mv_industry_model_content">
                <div class="modal-body mv_industry_body">
                    <button type="button" data-bs-dismiss="modal" aria-label="Close">
                        <span><i class="fa-solid fa-xmark"></i></span>
                    </button>
                    <div class="mv_enlarged-image">
                        <img src="/img/mv_image/s10-applications-intrustion-detection-16x9.jpg.rendition.intel.web.1920.1080.jpg" alt="">
                    </div>
                </div>
            </div>
        </div>
    </div>
    <!-- --------------------------------------------------------------------------- -->

</body>

    <script src="https://cdn.jsdelivr.net/npm/bootstrap@5.0.2/dist/js/bootstrap.bundle.min.js" integrity="sha384-MrcW6ZMFYlzcLA8Nl+NtUVF0sA7MsXsP1UyJoMp4YLEuNSfAP+JcXn/tWtIaxVXM" crossorigin="anonymous"></script>

    <script>
        // navbar include
        fetch('/y_index/y_navbar.html')
            .then(response => response.text())
            .then(data => {
                document.getElementById('navbar').innerHTML = data;
            });
        // footer include 
        fetch('/y_index/y_footer.html')
            .then(response => response.text())
            .then(data => {
                document.getElementById('footer').innerHTML = data;
            });
    </script>

</html>