<?xml version="1.0" encoding="UTF-8"?>
<Module DBSchema="Primary" DBVersion="2.46">
  <Parameters>
    <Parameter>
      <Name>ADDR_WIDTH</Name>
      <UID>e81939a75f4c5926349d66c57a4db019da2da19a</UID>
      <Condition>True</Condition>
      <DataType>Integer</DataType>
      <DefaultValue>'d19</DefaultValue>
      <Description></Description>
      <Documentation>AXI address width</Documentation>
      <Notes></Notes>
      <Scope>Input</Scope>
      <User></User>
      <Visibility>Private</Visibility>
    </Parameter>
    <Parameter>
      <Name>DATA_WIDTH</Name>
      <UID>ab0d5a3369b4ccbd18a285d42cbdb0344f73f42f</UID>
      <Condition>True</Condition>
      <DataType>Integer</DataType>
      <DefaultValue>'d64</DefaultValue>
      <Description></Description>
      <Documentation>AXI data width</Documentation>
      <Notes></Notes>
      <Scope>Input</Scope>
      <User></User>
      <Visibility>Private</Visibility>
    </Parameter>
    <Parameter>
      <Name>ID_WIDTH</Name>
      <UID>aa06c94ca4294d2e2b543856aa5fcfaa1a085d5a</UID>
      <Condition>True</Condition>
      <DataType>Integer</DataType>
      <DefaultValue>'d4</DefaultValue>
      <Description></Description>
      <Documentation>AXI ID width for all channels</Documentation>
      <Notes></Notes>
      <Scope>Input</Scope>
      <User></User>
      <Visibility>Private</Visibility>
    </Parameter>
    <Parameter>
      <Name>QCLK_SYNC_EN</Name>
      <UID>e4300377420e64ebdd27af6d9e0063ea7e247888</UID>
      <Condition>True</Condition>
      <DataType>Integer</DataType>
      <DefaultValue>'d0</DefaultValue>
      <Description></Description>
      <Documentation>Controls whether a 2-stage DFF synchronizer is inserted on the clock Q-Channel input</Documentation>
      <Notes></Notes>
      <Scope>Input</Scope>
      <User></User>
      <Visibility>Private</Visibility>
    </Parameter>
    <Parameter>
      <Name>QPWR_SYNC_EN</Name>
      <UID>c8a4b81efef23ff98f245ae20cf2116d26a58c59</UID>
      <Condition>True</Condition>
      <DataType>Integer</DataType>
      <DefaultValue>'d0</DefaultValue>
      <Description></Description>
      <Documentation>Controls whether a 2-stage DFF synchronizer is inserted on the power Q-Channel input</Documentation>
      <Notes></Notes>
      <Scope>Input</Scope>
      <User></User>
      <Visibility>Private</Visibility>
    </Parameter>
    <Parameter>
      <Name>QEXT_SYNC_EN</Name>
      <UID>72559cdb7c100cf2b1cc1c79839201b5e0128c07</UID>
      <Condition>True</Condition>
      <DataType>Integer</DataType>
      <DefaultValue>'d0</DefaultValue>
      <Description></Description>
      <Documentation>Controls whether a 2-stage DFF synchronizer is inserted on the external gating Q-Channel input</Documentation>
      <Notes></Notes>
      <Scope>Input</Scope>
      <User></User>
      <Visibility>Private</Visibility>
    </Parameter>
    <Parameter>
      <Name>EXCLUSIVE_MONITORS</Name>
      <UID>8ed5ad0cd717e4d5d74d876295fc488b62ed68e2</UID>
      <Condition>True</Condition>
      <DataType>Integer</DataType>
      <DefaultValue>'d16</DefaultValue>
      <Description></Description>
      <Documentation>Controls the number of Exclusive Access Monitors which observe and track AXI exclusive access transactions.The number of exclusive monitors must be less than 2^ID_WIDTH, since any given ID is only stored in one of the monitors.</Documentation>
      <Notes></Notes>
      <Scope>Input</Scope>
      <User></User>
      <Visibility>Private</Visibility>
    </Parameter>
    <Parameter>
      <Name>AR_BUF_SIZE</Name>
      <UID>5d061e07f961a81c996792317686dde19a903953</UID>
      <Condition>True</Condition>
      <DataType>Integer</DataType>
      <DefaultValue>'d16</DefaultValue>
      <Description></Description>
      <Documentation>Controls the FIFO depth on the AR channel. The value chosen sets how many transactions (address, ID, length, burst type, size) that the SRAM controller can store.</Documentation>
      <Notes></Notes>
      <Scope>Input</Scope>
      <User></User>
      <Visibility>Private</Visibility>
    </Parameter>
    <Parameter>
      <Name>AW_BUF_SIZE</Name>
      <UID>ab6a15775f2b950b281735fc4de4fd82f7f39d78</UID>
      <Condition>True</Condition>
      <DataType>Integer</DataType>
      <DefaultValue>'d16</DefaultValue>
      <Description></Description>
      <Documentation>Controls the FIFO depth on the AW channel. The value chosen sets how many transactions (address, ID, length, burst type, size) that the SRAM controller can store.</Documentation>
      <Notes></Notes>
      <Scope>Input</Scope>
      <User></User>
      <Visibility>Private</Visibility>
    </Parameter>
    <Parameter>
      <Name>W_BUF_SIZE</Name>
      <UID>b573e427b24ad1c0c036ab4094850a1c40f3ab6a</UID>
      <Condition>True</Condition>
      <DataType>Integer</DataType>
      <DefaultValue>'d16</DefaultValue>
      <Description></Description>
      <Documentation>Controls the FIFO depth on the W channel. The value chosen sets how many write beats (data and strobe information) that the SRAM controller can store. Note: Arm recommends that the write data queue can hold an integral multiple of processor cache-lines, to ensure that evictions are completed as fast as possible.</Documentation>
      <Notes></Notes>
      <Scope>Input</Scope>
      <User></User>
      <Visibility>Private</Visibility>
    </Parameter>
    <Parameter>
      <Name>AXI5_POISON_EN</Name>
      <UID>c7233f06dc68efb2983e9e981f61c03d9bdc65ac</UID>
      <Condition>True</Condition>
      <DataType>Integer</DataType>
      <DefaultValue>'d0</DefaultValue>
      <Description></Description>
      <Documentation>Controls whether the SMC supports AXI5 data poisoning. When set to 1, the SRAM Controller adds extra bits on the memd and memq that contain the poison information.</Documentation>
      <Notes></Notes>
      <Scope>Input</Scope>
      <User></User>
      <Visibility>Private</Visibility>
    </Parameter>
    <Parameter>
      <Name>REGISTER_AXI_AR</Name>
      <UID>a71acd7bd1bc4e7270e0c61f27ed14b2aa9788d6</UID>
      <Condition>True</Condition>
      <DataType>String</DataType>
      <DefaultValue>BYPASS</DefaultValue>
      <Description></Description>
      <Documentation>Controls whether the AR buffer is bypassed in the first cycle of the transaction</Documentation>
      <Notes></Notes>
      <Scope>Input</Scope>
      <User></User>
      <Visibility>Private</Visibility>
    </Parameter>
    <Parameter>
      <Name>REGISTER_AXI_R</Name>
      <UID>6b835fe27f49983dcbedcd138949868509a359e7</UID>
      <Condition>True</Condition>
      <DataType>String</DataType>
      <DefaultValue>BYPASS</DefaultValue>
      <Description></Description>
      <Documentation>Controls whether the R buffer is bypassed in the first cycle of the transaction</Documentation>
      <Notes></Notes>
      <Scope>Input</Scope>
      <User></User>
      <Visibility>Private</Visibility>
    </Parameter>
  </Parameters>
  <Properties>
    <HardwareName>sie300_axi5_sram_ctrl_mead</HardwareName>
    <SoftwareName>&lt;Inherit&gt;</SoftwareName>
    <Description>Your module description, here.</Description>
    <Documentation>Your module documentation, here.</Documentation>
    <Address>'h0000</Address>
    <AddressUnitBits>8</AddressUnitBits>
    <ByteOrder>LittleEndian</ByteOrder>
    <AddressWidth>'d32</AddressWidth>
    <BitFieldScope>Register</BitFieldScope>
    <RegisterScope>Local</RegisterScope>
    <ReserveOption>AutomaticReadZero</ReserveOption>
    <NameSpaceProtection>True</NameSpaceProtection>
    <EnumerationScope>Local</EnumerationScope>
    <MemoryAccessMethod>MemoryMappedRegister</MemoryAccessMethod>
    <Notes>Your module engineering notes, here.</Notes>
    <User></User>
    <GeneratorOptions></GeneratorOptions>
    <Dictionary></Dictionary>
    <VariantContext>Generic</VariantContext>
    <ModuleEditMode>Engineering</ModuleEditMode>
    <DocSetToUse>DS1</DocSetToUse>
  </Properties>
  <PageMasks>
  </PageMasks>
  <Ports>
  </Ports>
  <MemoryMap>
    <BitFields>
      <UID>9732a885ef8cb3755665840fe7b1e425362d974e</UID>
    </BitFields>
    <RegisterMaps>
      <UID>f662e10b04d237131586d463403b4e3f40ff63e8</UID>
    </RegisterMaps>
    <MemoryRegions>
      <UID>07f0e67f6d252fc4ddd401407c01f7f3053ebb91</UID>
    </MemoryRegions>
  </MemoryMap>
  <Instances>
  </Instances>
  <Interrupts>
  </Interrupts>
  <Triggers>
  </Triggers>
  <DMAChannels>
  </DMAChannels>
  <ChipSignals>
  </ChipSignals>
  <Pads>
  </Pads>
  <Packages>
  </Packages>
  <FunctionalGroups>
    <UID>211bcc4142d4d27eb0a0b29d930dd01627bc74b8</UID>
  </FunctionalGroups>
  <Suppressions>
  </Suppressions>
</Module>
