Initialize SIGNATURE TABLE
ST_SET: 1
ST_WAY: 256
ST_TAG_BIT: 16
ST_TAG_MASK: ffff

Initialize PATTERN TABLE
PT_SET: 512
PT_WAY: 4
SIG_DELTA_BIT: 7
C_SIG_BIT: 4
C_DELTA_BIT: 4

Initialize PREFETCH FILTER
FILTER_SET: 1024

*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 50000000
Simulation Instructions: 50000000
Number of CPUs: 1
LLC sets: 2048
LLC ways: 16
Off-chip DRAM Size: 4096 MB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

CPU 0 runs /Users/gandhardeshpande/Desktop/CSE240C/HW1/ChampSim/ipc1_public/spec_perlbench_001.champsimtrace.xz
L1I Barca has been initializedCPU 0 L1D next line prefetcher
Heartbeat CPU 0 instructions: 10000000 cycles: 3276083 heartbeat IPC: 3.05243 cumulative IPC: 3.05243 (Simulation time: 0 hr 0 min 20 sec) 
Heartbeat CPU 0 instructions: 20000000 cycles: 6540960 heartbeat IPC: 3.0629 cumulative IPC: 3.05766 (Simulation time: 0 hr 0 min 43 sec) 
Heartbeat CPU 0 instructions: 30000002 cycles: 9857787 heartbeat IPC: 3.01493 cumulative IPC: 3.04328 (Simulation time: 0 hr 1 min 6 sec) 
Heartbeat CPU 0 instructions: 40000002 cycles: 13113261 heartbeat IPC: 3.07175 cumulative IPC: 3.05035 (Simulation time: 0 hr 1 min 30 sec) 
Heartbeat CPU 0 instructions: 50000001 cycles: 16387316 heartbeat IPC: 3.05432 cumulative IPC: 3.05114 (Simulation time: 0 hr 1 min 53 sec) 

Warmup complete CPU 0 instructions: 50000001 cycles: 16387316 (Simulation time: 0 hr 1 min 53 sec) 

Heartbeat CPU 0 instructions: 60000001 cycles: 24677027 heartbeat IPC: 1.20631 cumulative IPC: 1.20631 (Simulation time: 0 hr 2 min 15 sec) 
Heartbeat CPU 0 instructions: 70000003 cycles: 32769585 heartbeat IPC: 1.2357 cumulative IPC: 1.22083 (Simulation time: 0 hr 2 min 42 sec) 
Heartbeat CPU 0 instructions: 80000000 cycles: 41180207 heartbeat IPC: 1.18897 cumulative IPC: 1.21002 (Simulation time: 0 hr 3 min 5 sec) 
Heartbeat CPU 0 instructions: 90000000 cycles: 46936677 heartbeat IPC: 1.73718 cumulative IPC: 1.30936 (Simulation time: 0 hr 3 min 27 sec) 
Heartbeat CPU 0 instructions: 100000002 cycles: 52843402 heartbeat IPC: 1.69299 cumulative IPC: 1.37151 (Simulation time: 0 hr 3 min 48 sec) 
Finished CPU 0 instructions: 50000001 cycles: 36456086 cumulative IPC: 1.37151 (Simulation time: 0 hr 3 min 48 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 1.37151 instructions: 50000001 cycles: 36456086
L1D TOTAL     ACCESS:   20693822  HIT:   20278732  MISS:     415090
L1D LOAD      ACCESS:    7176674  HIT:    6962992  MISS:     213682
L1D RFO       ACCESS:    6542020  HIT:    6523499  MISS:      18521
L1D PREFETCH  ACCESS:    6975128  HIT:    6792241  MISS:     182887
L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1D PREFETCH  REQUESTED:    7192349  ISSUED:    7076359  USEFUL:      55203  USELESS:     127680
L1D AVERAGE MISS LATENCY: 59.3461 cycles
L1I TOTAL     ACCESS:   10310262  HIT:    9363865  MISS:     946397
L1I LOAD      ACCESS:    9149221  HIT:    9059367  MISS:      89854
L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  ACCESS:    1161041  HIT:     304498  MISS:     856543
L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  REQUESTED:    1335000  ISSUED:    1335000  USEFUL:     451520  USELESS:     405049
L1I AVERAGE MISS LATENCY: 15.5846 cycles
L2C TOTAL     ACCESS:    1839713  HIT:    1672566  MISS:     167147
L2C LOAD      ACCESS:     242895  HIT:     164133  MISS:      78762
L2C RFO       ACCESS:      18279  HIT:      12827  MISS:       5452
L2C PREFETCH  ACCESS:    1499593  HIT:    1417031  MISS:      82562
L2C WRITEBACK ACCESS:      78946  HIT:      78575  MISS:        371
L2C PREFETCH  REQUESTED:     968618  ISSUED:     968592  USEFUL:       4761  USELESS:      77791
L2C AVERAGE MISS LATENCY: 122.012 cycles
LLC TOTAL     ACCESS:     404820  HIT:     263840  MISS:     140980
LLC LOAD      ACCESS:      78761  HIT:      28987  MISS:      49774
LLC RFO       ACCESS:       5452  HIT:       2414  MISS:       3038
LLC PREFETCH  ACCESS:     295208  HIT:     207550  MISS:      87658
LLC WRITEBACK ACCESS:      25399  HIT:      24889  MISS:        510
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:      12228  USELESS:      75753
LLC AVERAGE MISS LATENCY: 160.107 cycles
Major fault: 0 Minor fault: 6364
CPU 0 L1D next line prefetcher final stats

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      32181  ROW_BUFFER_MISS:     108287
 DBUS_CONGESTED:      56096
 WQ ROW_BUFFER_HIT:       4254  ROW_BUFFER_MISS:      13103  FULL:          0

 AVG_CONGESTED_CYCLE: 4

CPU 0 Branch Prediction Accuracy: 98.7418% MPKI: 2.47758 Average ROB Occupancy at Mispredict: 80.0672

Branch types
NOT_BRANCH: 40154100 80.3082%
BRANCH_DIRECT_JUMP: 817094 1.63419%
BRANCH_INDIRECT: 303787 0.607574%
BRANCH_CONDITIONAL: 7492103 14.9842%
BRANCH_DIRECT_CALL: 471777 0.943554%
BRANCH_INDIRECT_CALL: 144546 0.289092%
BRANCH_RETURN: 616324 1.23265%
BRANCH_OTHER: 0 0%

