# //  ModelSim SE-64 2021.1 Jan 19 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim SE-64 and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do divconv.do
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is jstine@mimi.ecen.okstate.edu.
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 12:35:20 on May 01,2024
# vlog -reportprogress 300 mult_R4_64_64_cs.v sbtm_a1.sv sbtm_a0.sv sbtm_div.sv sbtm_a4.sv sbtm_a5.sv sbtm_sqrt.sv fsm.sv divconv.sv test_divconvDP.sv 
# -- Compiling module mult64
# -- Compiling module multiplier
# -- Compiling module aaoi
# -- Compiling module halfAdd
# -- Compiling module r4bs
# -- Compiling module r4be
# -- Compiling module fullAdd_xc
# -- Compiling module maj
# -- Compiling module fourtwo_x
# -- Compiling module inverter
# -- Compiling module buffer
# -- Compiling module subxor
# -- Compiling module xnor2
# -- Compiling module xor2
# -- Compiling module xor3
# -- Compiling module xor3c
# -- Compiling module fullAdd_x
# -- Compiling module nand2
# -- Compiling module nand3
# -- Compiling module and3
# -- Compiling module and2
# -- Compiling module nor2
# -- Compiling module or2
# -- Compiling module nor3
# -- Compiling module nand5
# -- Compiling module and5
# -- Compiling module nand4
# -- Compiling module and4
# -- Compiling module oai
# -- Compiling module aoi
# -- Compiling module min
# -- Compiling module sum_b
# -- Compiling module fullAdd_i
# -- Compiling module fullAdd
# -- Compiling module blackCell
# -- Compiling module grayCell
# -- Compiling module sbtm_a1
# -- Compiling module sbtm_a0
# -- Compiling module sbtm_div
# -- Compiling module sbtm_a2
# -- Compiling module sbtm_a3
# -- Compiling module sbtm_sqrt
# -- Compiling module fsm
# -- Compiling module divconv
# -- Compiling module adder
# -- Compiling module flopenr
# -- Compiling module flopr
# -- Compiling module flopenrc
# -- Compiling module floprc
# -- Compiling module mux2
# -- Compiling module mux3
# -- Compiling module mux4
# -- Compiling module mux5
# -- Compiling module mux6
# -- Compiling module eqcmp
# -- Compiling module fa
# -- Compiling module csa
# -- Compiling module tb
# 
# Top level modules:
# 	mult64
# 	fourtwo_x
# 	nand2
# 	nand3
# 	and3
# 	nor2
# 	or2
# 	nor3
# 	nand5
# 	and5
# 	nand4
# 	and4
# 	oai
# 	fullAdd
# 	blackCell
# 	adder
# 	flopr
# 	flopenrc
# 	floprc
# 	mux3
# 	mux4
# 	eqcmp
# 	tb
# End time: 12:35:21 on May 01,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" work.tb 
# Start time: 12:35:21 on May 01,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Note: (vopt-143) Recognized 1 FSM in module "fsm(fast)".
# Loading sv_std.std
# Loading work.tb(fast)
# Loading work.divconv(fast)
# Loading work.sbtm_div(fast)
# Loading work.sbtm_a0(fast)
# Loading work.sbtm_a1(fast)
# Loading work.sbtm_sqrt(fast)
# Loading work.sbtm_a2(fast)
# Loading work.sbtm_a3(fast)
# Loading work.mux6(fast)
# Loading work.mux5(fast)
# Loading work.mux2(fast)
# Loading work.mux2(fast__1)
# Loading work.multiplier(fast)
# Loading work.buffer(fast)
# Loading work.r4be(fast)
# Loading work.inverter(fast)
# Loading work.r4bs(fast)
# Loading work.aaoi(fast)
# Loading work.xnor2(fast)
# Loading work.halfAdd(fast)
# Loading work.and2(fast)
# Loading work.xor2(fast)
# Loading work.subxor(fast)
# Loading work.fullAdd_x(fast)
# Loading work.xor3c(fast)
# Loading work.maj(fast)
# Loading work.min(fast)
# Loading work.xor3(fast)
# Loading work.csa(fast)
# Loading work.fa(fast)
# Loading work.mux2(fast__2)
# Loading work.flopenr(fast)
# Loading work.flopenr(fast__1)
# Loading work.fsm(fast)
# .main_pane.wave.interior.cs.body.pw.wf
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: jstine  Hostname: mimi.ecen.okstate.edu  ProcessID: 55251
#           Attempting to use alternate WLF file "./wlftsvan06".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftsvan06
# End time: 15:08:07 on May 01,2024, Elapsed time: 2:32:46
# Errors: 0, Warnings: 2
