/*
 * Copyright (c) 2017 Marvell.
 * This program is provided "as is" without any warranty of any kind,
 * and is distributed under the applicable Marvell proprietary limited use
 * license agreement.
 */

#ifndef __RVU_H_
#define __RVU_H_

#include <cassert.h>

/*
 * Total 30MB of memory is reserved for mailbox, msix table,
 * firwmare data and s/w attestation info
 *   - 26MB is for RVU mailbox
 *   - 2MB for MSI-X table (must be greater or equeals to hardware limit):
 *     - 128KB for PF's MSIX vectors.
 *     - HW VF's MSIX vectors start from 128KB offset
 *   - fwdata @ offset 28M
 *   - s/w attestation info at offset (30M - 4K)
 * OcteonTx2 has a max of 24 PFs and 256 VFs, cn10k has max of 32 PFs and 256 VFs
 */
#ifdef RVU_MBOX_DYNAMIC
# define MSIX_TABLE_BASE	RVU_MEM_BASE
#else
#define PF_MBOX_BASE		RVU_MEM_BASE
#define PF_MBOX_SIZE		0x000200000
#define VF_MBOX_BASE		(PF_MBOX_BASE + PF_MBOX_SIZE)
#define VF_MBOX_SIZE		0x001800000
#define MSIX_TABLE_BASE		(VF_MBOX_BASE + VF_MBOX_SIZE)
#endif

#define MSIX_TABLE_SIZE		0x200000

#ifdef PLAT_RVU_LMT_MAPTBL_SIZE
# define RVU_LMT_MAPTBL_SIZE	PLAT_RVU_LMT_MAPTBL_SIZE
# define RVU_LMT_MAPTBL_BASE	(MSIX_TABLE_BASE + MSIX_TABLE_SIZE)
# define SH_FWDATA_BASE		(RVU_LMT_MAPTBL_BASE + RVU_LMT_MAPTBL_SIZE)
#else
# define SH_FWDATA_BASE		(MSIX_TABLE_BASE + MSIX_TABLE_SIZE)
#endif

#define SH_FWDATA_SIZE		(0x200000 - SW_ATTEST_INFO_SIZE)
#define SH_FWDATA_LIMIT		(SH_FWDATA_BASE + SH_FWDATA_SIZE)

#if ENABLE_ATTESTATION_SERVICE
# define SW_ATTEST_INFO_BASE	SH_FWDATA_LIMIT
# define SW_ATTEST_INFO_SIZE	0x1000
# define SW_ATTEST_INFO_LIMIT	(SW_ATTEST_INFO_BASE + SW_ATTEST_INFO_SIZE)
/* intent is to ensure that the last area ends exactly at the RVU mem limit */
CASSERT(SW_ATTEST_INFO_LIMIT == (RVU_MEM_BASE + RVU_MEM_SIZE),
	invalid_rvu_mem_layout);
#else
# define SW_ATTEST_INFO_SIZE	0
/* intent is to ensure that the last area ends exactly at the RVU mem limit */
CASSERT(SH_FWDATA_LIMIT == (RVU_MEM_BASE + RVU_MEM_SIZE),
	invalid_rvu_mem_layout);
#endif

CASSERT(MSIX_TABLE_BASE + MSIX_TABLE_SIZE <= SH_FWDATA_BASE,
	sh_fwdate_overlaps_with_msix_table);

/*
 * Due to hardware errata, RVU_PRIV_PF()_MSIX_CFG fields PF_MSIXT_OFFSET
 * and VF_MSIXT_OFFSET has to be aligned to multiple of 64.
 */
#define RVU_OFFSET_ALIGNMENT	(1 << 6)
#define RVU_ALIGNMENT_MASK    (RVU_OFFSET_ALIGNMENT - 1)

#define DEVID_MASK	0xff
#define CLASS_CODE_MASK	0xffffff
#define RVU_CLASS_CODE	0x020000
#define CPT_CLASS_CODE	0x108000
/* It is Generic System Peripheral with subclass System peripheral */
#define GSP_CLASS_CODE	0x088000

#define MAX_RVU_VFS_PER_PF		128
#define SSO_TIM_TO_NPA_PFS_FACTOR	3/4
#define RVU_MSIX_VEC_SIZE 		16
#define CPT_AF_VF_MSIX_FACTOR		2

/* Number of AF interrupts consumed by PF0 */
#define RVU_AF_INT_VEC_E_MSIX_SIZE	5

/* Number of MSI-X per VF */
#define RVU_VF_INT_VEC_COUNT			1

/* Bit 0 is MBOX in RVU_PF_INT register */
#define RVU_PF_INT_SET_MBOX		1

/* Bit 0 is MBOX in RVU_VF_INT register */
#define RVU_VF_INT_SET_MBOX		1

#define FALSE	0
#define TRUE	1

#define NIX_DISABLED	U(-1)
#define MAX_NIX		2

typedef struct pci_config {
	int pf_devid;
	int vf_devid;
	int class_code;
} pci_config_t;

struct rvu_device {
	int enable;
	int num_vfs;
	int first_hwvf;
	int pf_num_msix_vec;
	int vf_num_msix_vec;
	int pf_res_nix_id; /* Enable npa/nix to PF */
	pci_config_t pci; /* PCI configuration */
};

typedef enum {
	RVU_AF            = 0,
	RVU_ETH_FIRST     = 1,
#if defined(PLAT_CN10K_FAMILY)
	RVU_ETH_LAST      = MAX_RVU_PFS - 5 /* i.e. last-4 */,
	FIXED_RVU_IPSEC   = MAX_RVU_PFS - 4 /* i.e. last-3 */,
#else
	RVU_ETH_LAST      = MAX_RVU_PFS - 4 /* i.e. last-3 */,
#endif
	FIXED_RVU_SSO_TIM = MAX_RVU_PFS - 3 /* i.e. last-2 */,
	FIXED_RVU_NPA     = MAX_RVU_PFS - 2 /* i.e. last-1 */,
	/* It is not fixed, can be changed via fuses */
	RVU_LAST	= MAX_RVU_PFS - 1,
} rvu_device;


int octeontx_clear_lf_to_pf_mapping(void);
void octeontx_rvu_init(void);

#endif
