# -------------------------------------------------------------------------- #
#
# Copyright (C) 2020  Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions 
# and other software and tools, and any partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Intel Program License 
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel FPGA IP License Agreement, or other applicable license
# agreement, including, without limitation, that your use is for
# the sole purpose of programming logic devices manufactured by
# Intel and sold by Intel or its authorized distributors.  Please
# refer to the applicable agreement for further details, at
# https://fpgasoftware.intel.com/eula.
#
# -------------------------------------------------------------------------- #
#
# Quartus Prime
# Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition
# Date created = 07:52:18  September 23, 2020
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		project_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus Prime software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "MAX 10"
set_global_assignment -name DEVICE 10M02SCM153I7G
set_global_assignment -name TOP_LEVEL_ENTITY Root
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 20.1.0
set_global_assignment -name PROJECT_CREATION_TIME_DATE "07:52:18  SEPTEMBER 23, 2020"
set_global_assignment -name LAST_QUARTUS_VERSION "20.1.0 Lite Edition"
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name MIN_CORE_JUNCTION_TEMP "-40"
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 100
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 256
set_global_assignment -name EDA_SIMULATION_TOOL "ModelSim-Altera (Verilog)"
set_global_assignment -name EDA_TIME_SCALE "1 ps" -section_id eda_simulation
set_global_assignment -name EDA_OUTPUT_DATA_FORMAT "VERILOG HDL" -section_id eda_simulation
set_global_assignment -name EDA_GENERATE_FUNCTIONAL_NETLIST OFF -section_id eda_board_design_timing
set_global_assignment -name EDA_GENERATE_FUNCTIONAL_NETLIST OFF -section_id eda_board_design_symbol
set_global_assignment -name EDA_GENERATE_FUNCTIONAL_NETLIST OFF -section_id eda_board_design_signal_integrity
set_global_assignment -name EDA_GENERATE_FUNCTIONAL_NETLIST OFF -section_id eda_board_design_boundary_scan
set_global_assignment -name POWER_PRESET_COOLING_SOLUTION "23 MM HEAT SINK WITH 200 LFPM AIRFLOW"
set_global_assignment -name POWER_BOARD_THERMAL_MODEL "NONE (CONSERVATIVE)"
set_global_assignment -name FLOW_ENABLE_POWER_ANALYZER ON
set_global_assignment -name POWER_DEFAULT_INPUT_IO_TOGGLE_RATE "12.5 %"
set_global_assignment -name ENABLE_OCT_DONE OFF
set_global_assignment -name ENABLE_BOOT_SEL_PIN OFF
set_global_assignment -name USE_CONFIGURATION_DEVICE ON
set_global_assignment -name CRC_ERROR_OPEN_DRAIN OFF
set_global_assignment -name RESERVE_ALL_UNUSED_PINS_WEAK_PULLUP "AS INPUT TRI-STATED WITH WEAK PULL-UP"
set_global_assignment -name OUTPUT_IO_TIMING_NEAR_END_VMEAS "HALF VCCIO" -rise
set_global_assignment -name OUTPUT_IO_TIMING_NEAR_END_VMEAS "HALF VCCIO" -fall
set_global_assignment -name OUTPUT_IO_TIMING_FAR_END_VMEAS "HALF SIGNAL SWING" -rise
set_global_assignment -name OUTPUT_IO_TIMING_FAR_END_VMEAS "HALF SIGNAL SWING" -fall
set_global_assignment -name STRATIX_DEVICE_IO_STANDARD "3.3-V LVTTL"
set_location_assignment PIN_J14 -to keyI[3]
set_location_assignment PIN_J11 -to keyI[2]
set_location_assignment PIN_K14 -to keyI[1]
set_location_assignment PIN_J9 -to keyI[0]
set_location_assignment PIN_K11 -to ledO[7]
set_location_assignment PIN_K12 -to ledO[5]
set_location_assignment PIN_L11 -to ledO[6]
set_location_assignment PIN_L15 -to ledO[4]
set_location_assignment PIN_M12 -to ledO[3]
set_location_assignment PIN_M14 -to ledO[2]
set_location_assignment PIN_N14 -to ledO[1]
set_location_assignment PIN_N15 -to ledO[0]
set_location_assignment PIN_D12 -to rgbO[0]
set_location_assignment PIN_C14 -to rgbO[1]
set_location_assignment PIN_C15 -to rgbO[2]
set_location_assignment PIN_E14 -to rgbO[3]
set_location_assignment PIN_E15 -to rgbO[4]
set_location_assignment PIN_G15 -to rgbO[5]
set_location_assignment PIN_E1 -to segO1[0]
set_location_assignment PIN_D2 -to segO1[1]
set_location_assignment PIN_K2 -to segO1[2]
set_location_assignment PIN_J2 -to segO1[3]
set_location_assignment PIN_G2 -to segO1[4]
set_location_assignment PIN_F5 -to segO1[5]
set_location_assignment PIN_G5 -to segO1[6]
set_location_assignment PIN_L1 -to segO1[7]
set_location_assignment PIN_A3 -to segO2[0]
set_location_assignment PIN_A2 -to segO2[1]
set_location_assignment PIN_P2 -to segO2[2]
set_location_assignment PIN_P1 -to segO2[3]
set_location_assignment PIN_N1 -to segO2[4]
set_location_assignment PIN_C1 -to segO2[5]
set_location_assignment PIN_C2 -to segO2[6]
set_location_assignment PIN_R2 -to segO2[7]
set_location_assignment PIN_J12 -to swI[0]
set_location_assignment PIN_H11 -to swI[1]
set_location_assignment PIN_H12 -to swI[2]
set_location_assignment PIN_H13 -to swI[3]
set_location_assignment PIN_E2 -to segDig[0]
set_location_assignment PIN_B1 -to segDig[1]
set_location_assignment PIN_J5 -to clkI
set_global_assignment -name VERILOG_FILE source/working.v
set_global_assignment -name VERILOG_FILE source/root_tb.v
set_global_assignment -name VERILOG_FILE source/root.v
set_global_assignment -name VERILOG_FILE source/utils/D3to8.v
set_global_assignment -name VERILOG_FILE source/utils/Num.v
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_global_assignment -name EDA_TEST_BENCH_ENABLE_STATUS TEST_BENCH_MODE -section_id eda_simulation
set_global_assignment -name EDA_NATIVELINK_SIMULATION_TEST_BENCH Test -section_id eda_simulation
set_global_assignment -name EDA_TEST_BENCH_NAME Test -section_id eda_simulation
set_global_assignment -name EDA_DESIGN_INSTANCE_NAME NA -section_id Test
set_global_assignment -name EDA_TEST_BENCH_MODULE_NAME Test -section_id Test
set_global_assignment -name EDA_TEST_BENCH_FILE source/root_tb.v -section_id Test
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top