Running: fuse.exe -relaunch -intstyle "ise" -incremental -o "C:/Users/Jesus/Xilinx/Proyecto32/ControlUnit_DidaComp_tb_isim_beh.exe" -prj "C:/Users/Jesus/Xilinx/Proyecto32/ControlUnit_DidaComp_tb_beh.prj" "work.ControlUnit_DidaComp_tb" 
ISim P.28xd (signature 0xa0883be4)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/Jesus/Xilinx/Proyecto32/ControlUnit_DidaComp.vhd" into library work
Parsing VHDL file "C:/Users/Jesus/Xilinx/Proyecto32/ControlUnit_DidaComp_tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling architecture behavioral of entity ControlUnit_DidaComp [controlunit_didacomp_default]
Compiling architecture behavior of entity controlunit_didacomp_tb
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 5 VHDL Units
Built simulation executable C:/Users/Jesus/Xilinx/Proyecto32/ControlUnit_DidaComp_tb_isim_beh.exe
Fuse Memory Usage: 29784 KB
Fuse CPU Usage: 546 ms
