--------------------------------------------------------------------------------
Release 13.2 Trace  (lin)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

/Software/xilinx/13.2/ISE_DS/ISE/bin/lin/unwrapped/trce -intstyle ise -v 3 -s 1
-n 3 -fastpaths -xml dlx_toplevel.twx dlx_toplevel.ncd -o dlx_toplevel.twr
dlx_toplevel.pcf -ucf dlx_toplevel.ucf

Design file:              dlx_toplevel.ncd
Physical constraint file: dlx_toplevel.pcf
Device,package,speed:     xc5vlx110t,ff1136,-1 (PRODUCTION 1.73 2011-06-20, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
32 logic loops found and disabled.

  ----------------------------------------------------------------------
 ! Warning: The following connections close logic loops, and some paths !
 !          through these connections may not be analyzed. To better    !
 !          understand the logic associated with these loops, run a     !
 !          Analyze Against User-Defined End-Point Analysis inside      !
 !          Timing Analyzer (timingan) with the listed signal as a      !
 !          source NET (*signal_name). The Timing Report will display   !
 !          all the paths associated with this signal and the logic     !
 !          loop will be reported.                                      !
 !                                                                      !
 ! Signal                            Driver            Load             !
 ! --------------------------------  ----------------  ---------------- !
 ! datadb_mem<4>                     SLICE_X34Y60.B    SLICE_X63Y59.B1  !
 ! datadb_mem<5>                     SLICE_X34Y60.D    SLICE_X63Y59.D6  !
 ! datadb_mem<6>                     SLICE_X35Y63.B    SLICE_X62Y59.B1  !
 ! datadb_mem<7>                     SLICE_X35Y63.D    SLICE_X62Y59.D2  !
 ! datadb_mem<0>                     SLICE_X34Y88.B    SLICE_X63Y77.B2  !
 ! datadb_mem<1>                     SLICE_X34Y88.D    SLICE_X63Y77.D6  !
 ! datadb_mem<2>                     SLICE_X33Y93.B    SLICE_X63Y78.B5  !
 ! datadb_mem<3>                     SLICE_X33Y93.D    SLICE_X63Y78.D4  !
 ! datadb_mem<8>                     SLICE_X60Y86.B    SLICE_X69Y77.B3  !
 ! datadb_mem<9>                     SLICE_X60Y86.D    SLICE_X69Y77.D6  !
 ! datadb_mem<10>                    SLICE_X42Y85.B    SLICE_X62Y77.B4  !
 ! datadb_mem<11>                    SLICE_X42Y85.D    SLICE_X62Y77.D4  !
 ! datadb_mem<12>                    SLICE_X63Y68.B    SLICE_X68Y69.B3  !
 ! datadb_mem<13>                    SLICE_X63Y68.D    SLICE_X68Y69.D6  !
 ! datadb_mem<14>                    SLICE_X71Y65.B    SLICE_X72Y65.B5  !
 ! datadb_mem<15>                    SLICE_X71Y65.D    SLICE_X72Y65.D4  !
 ! datadb_mem<26>                    SLICE_X60Y106.B   SLICE_X71Y86.C3  !
 ! datadb_mem<27>                    SLICE_X60Y106.D   SLICE_X71Y86.D3  !
 ! datadb_mem<28>                    SLICE_X70Y109.B   SLICE_X70Y86.A5  !
 ! datadb_mem<29>                    SLICE_X70Y109.D   SLICE_X70Y86.B5  !
 ! datadb_mem<18>                    SLICE_X71Y81.B    SLICE_X70Y78.A4  !
 ! datadb_mem<19>                    SLICE_X71Y81.D    SLICE_X70Y80.A1  !
 ! datadb_mem<30>                    SLICE_X73Y107.B   SLICE_X70Y86.C5  !
 ! datadb_mem<31>                    SLICE_X72Y105.C   SLICE_X70Y86.D3  !
 ! datadb_mem<22>                    SLICE_X80Y69.B    SLICE_X72Y68.A5  !
 ! datadb_mem<23>                    SLICE_X80Y69.D    SLICE_X74Y69.A2  !
 ! datadb_mem<16>                    SLICE_X80Y93.B    SLICE_X71Y83.C5  !
 ! datadb_mem<17>                    SLICE_X80Y93.D    SLICE_X73Y81.A1  !
 ! datadb_mem<20>                    SLICE_X83Y95.B    SLICE_X75Y77.C3  !
 ! datadb_mem<21>                    SLICE_X83Y95.D    SLICE_X74Y78.A2  !
 ! datadb_mem<24>                    SLICE_X88Y111.B   SLICE_X71Y86.A3  !
 ! datadb_mem<25>                    SLICE_X88Y111.D   SLICE_X71Y86.B3  !
  ---------------------------------------------------------------------- 


================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk_in" 100 MHz HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   8.332ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk_in" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.668ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 8.332ns (120.019MHz) (Tdcmpc)
  Physical resource: Inst_DCM_100/DCM_ADV_INST/CLKIN
  Logical resource: Inst_DCM_100/DCM_ADV_INST/CLKIN
  Location pin: DCM_ADV_X0Y0.CLKIN
  Clock network: Inst_DCM_100/CLKIN_IBUFG
--------------------------------------------------------------------------------
Slack: 1.668ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 8.332ns (120.019MHz) (Tdcmpco)
  Physical resource: Inst_DCM_100/DCM_ADV_INST/CLK0
  Logical resource: Inst_DCM_100/DCM_ADV_INST/CLK0
  Location pin: DCM_ADV_X0Y0.CLK0
  Clock network: Inst_DCM_100/CLK0_BUF
--------------------------------------------------------------------------------
Slack: 4.666ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: Inst_DCM_100/DCM_ADV_INST/CLKIN
  Logical resource: Inst_DCM_100/DCM_ADV_INST/CLKIN
  Location pin: DCM_ADV_X0Y0.CLKIN
  Clock network: Inst_DCM_100/CLKIN_IBUFG
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Inst_DCM_100_CLK0_BUF = PERIOD TIMEGRP 
"Inst_DCM_100_CLK0_BUF" TS_clk HIGH         50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   4.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Inst_DCM_100_CLK0_BUF = PERIOD TIMEGRP "Inst_DCM_100_CLK0_BUF" TS_clk HIGH
        50%;
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: Inst_DCM_100/PLL_ADV_INST/CLKIN1
  Logical resource: Inst_DCM_100/PLL_ADV_INST/CLKIN1
  Location pin: PLL_ADV_X0Y0.CLKIN1
  Clock network: Inst_DCM_100/CLK0_BUF
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: Inst_DCM_100/PLL_ADV_INST/CLKIN1
  Logical resource: Inst_DCM_100/PLL_ADV_INST/CLKIN1
  Location pin: PLL_ADV_X0Y0.CLKIN1
  Clock network: Inst_DCM_100/CLK0_BUF
--------------------------------------------------------------------------------
Slack: 8.334ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.666ns (600.240MHz) (Tbgper_I)
  Physical resource: Inst_DCM_100/CLK0_BUFG_INST/I0
  Logical resource: Inst_DCM_100/CLK0_BUFG_INST/I0
  Location pin: BUFGCTRL_X0Y0.I0
  Clock network: Inst_DCM_100/CLK0_BUF
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Inst_DCM_100_CLKOUT0_BUF = PERIOD TIMEGRP 
"Inst_DCM_100_CLKOUT0_BUF"         TS_Inst_DCM_100_CLK0_BUF HIGH 50%;

 21468 paths analyzed, 472 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.347ns.
--------------------------------------------------------------------------------

Paths for end point kcuart_tx_instance/pipeline_serial (SLICE_X29Y68.D1), 5 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.653ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Mtrien_data_out (FF)
  Destination:          kcuart_tx_instance/pipeline_serial (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.174ns (Levels of Logic = 2)
  Clock Path Skew:      -4.949ns (1.571 - 6.520)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.224ns

  Clock Uncertainty:          0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.195ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: Mtrien_data_out to kcuart_tx_instance/pipeline_serial
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y63.BQ      Tcko                  0.471   Mtrien_data_out
                                                       Mtrien_data_out
    SLICE_X29Y68.A4      net (fanout=4)        0.882   Mtrien_data_out
    SLICE_X29Y68.A       Tilo                  0.094   serial0_out_OBUF
                                                       kcuart_tx_instance/mux1_lut
    SLICE_X29Y68.D1      net (fanout=1)        0.699   kcuart_tx_instance/data_01
    SLICE_X29Y68.CLK     Tas                   0.028   serial0_out_OBUF
                                                       kcuart_tx_instance/mux7_muxf6
                                                       kcuart_tx_instance/pipeline_serial
    -------------------------------------------------  ---------------------------
    Total                                      2.174ns (0.593ns logic, 1.581ns route)
                                                       (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.916ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Mtridata_data_out_1 (FF)
  Destination:          kcuart_tx_instance/pipeline_serial (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.903ns (Levels of Logic = 2)
  Clock Path Skew:      -4.957ns (1.571 - 6.528)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.224ns

  Clock Uncertainty:          0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.195ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: Mtridata_data_out_1 to kcuart_tx_instance/pipeline_serial
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y69.BQ      Tcko                  0.450   Mtridata_data_out<3>
                                                       Mtridata_data_out_1
    SLICE_X29Y68.A3      net (fanout=1)        0.632   Mtridata_data_out<1>
    SLICE_X29Y68.A       Tilo                  0.094   serial0_out_OBUF
                                                       kcuart_tx_instance/mux1_lut
    SLICE_X29Y68.D1      net (fanout=1)        0.699   kcuart_tx_instance/data_01
    SLICE_X29Y68.CLK     Tas                   0.028   serial0_out_OBUF
                                                       kcuart_tx_instance/mux7_muxf6
                                                       kcuart_tx_instance/pipeline_serial
    -------------------------------------------------  ---------------------------
    Total                                      1.903ns (0.572ns logic, 1.331ns route)
                                                       (30.1% logic, 69.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.002ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Mtridata_data_out_0 (FF)
  Destination:          kcuart_tx_instance/pipeline_serial (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.817ns (Levels of Logic = 2)
  Clock Path Skew:      -4.957ns (1.571 - 6.528)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.224ns

  Clock Uncertainty:          0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.195ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: Mtridata_data_out_0 to kcuart_tx_instance/pipeline_serial
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y69.AQ      Tcko                  0.450   Mtridata_data_out<3>
                                                       Mtridata_data_out_0
    SLICE_X29Y68.A5      net (fanout=1)        0.546   Mtridata_data_out<0>
    SLICE_X29Y68.A       Tilo                  0.094   serial0_out_OBUF
                                                       kcuart_tx_instance/mux1_lut
    SLICE_X29Y68.D1      net (fanout=1)        0.699   kcuart_tx_instance/data_01
    SLICE_X29Y68.CLK     Tas                   0.028   serial0_out_OBUF
                                                       kcuart_tx_instance/mux7_muxf6
                                                       kcuart_tx_instance/pipeline_serial
    -------------------------------------------------  ---------------------------
    Total                                      1.817ns (0.572ns logic, 1.245ns route)
                                                       (31.5% logic, 68.5% route)

--------------------------------------------------------------------------------

Paths for end point kcuart_tx_instance/pipeline_serial (SLICE_X29Y68.D2), 5 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.831ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Mtrien_data_out (FF)
  Destination:          kcuart_tx_instance/pipeline_serial (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.996ns (Levels of Logic = 2)
  Clock Path Skew:      -4.949ns (1.571 - 6.520)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.224ns

  Clock Uncertainty:          0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.195ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: Mtrien_data_out to kcuart_tx_instance/pipeline_serial
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y63.BQ      Tcko                  0.471   Mtrien_data_out
                                                       Mtrien_data_out
    SLICE_X29Y67.A5      net (fanout=4)        0.598   Mtrien_data_out
    SLICE_X29Y67.A       Tilo                  0.094   Mtridata_data_out<7>
                                                       kcuart_tx_instance/mux4_lut
    SLICE_X29Y68.D2      net (fanout=1)        0.805   kcuart_tx_instance/data_67
    SLICE_X29Y68.CLK     Tas                   0.028   serial0_out_OBUF
                                                       kcuart_tx_instance/mux7_muxf6
                                                       kcuart_tx_instance/pipeline_serial
    -------------------------------------------------  ---------------------------
    Total                                      1.996ns (0.593ns logic, 1.403ns route)
                                                       (29.7% logic, 70.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.841ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Mtridata_data_out_6 (FF)
  Destination:          kcuart_tx_instance/pipeline_serial (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.967ns (Levels of Logic = 2)
  Clock Path Skew:      -4.968ns (1.571 - 6.539)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.224ns

  Clock Uncertainty:          0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.195ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: Mtridata_data_out_6 to kcuart_tx_instance/pipeline_serial
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y67.CQ      Tcko                  0.450   Mtridata_data_out<7>
                                                       Mtridata_data_out_6
    SLICE_X29Y67.A2      net (fanout=1)        0.590   Mtridata_data_out<6>
    SLICE_X29Y67.A       Tilo                  0.094   Mtridata_data_out<7>
                                                       kcuart_tx_instance/mux4_lut
    SLICE_X29Y68.D2      net (fanout=1)        0.805   kcuart_tx_instance/data_67
    SLICE_X29Y68.CLK     Tas                   0.028   serial0_out_OBUF
                                                       kcuart_tx_instance/mux7_muxf6
                                                       kcuart_tx_instance/pipeline_serial
    -------------------------------------------------  ---------------------------
    Total                                      1.967ns (0.572ns logic, 1.395ns route)
                                                       (29.1% logic, 70.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.851ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Mtridata_data_out_7 (FF)
  Destination:          kcuart_tx_instance/pipeline_serial (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.957ns (Levels of Logic = 2)
  Clock Path Skew:      -4.968ns (1.571 - 6.539)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.224ns

  Clock Uncertainty:          0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.195ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: Mtridata_data_out_7 to kcuart_tx_instance/pipeline_serial
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y67.DQ      Tcko                  0.450   Mtridata_data_out<7>
                                                       Mtridata_data_out_7
    SLICE_X29Y67.A3      net (fanout=1)        0.580   Mtridata_data_out<7>
    SLICE_X29Y67.A       Tilo                  0.094   Mtridata_data_out<7>
                                                       kcuart_tx_instance/mux4_lut
    SLICE_X29Y68.D2      net (fanout=1)        0.805   kcuart_tx_instance/data_67
    SLICE_X29Y68.CLK     Tas                   0.028   serial0_out_OBUF
                                                       kcuart_tx_instance/mux7_muxf6
                                                       kcuart_tx_instance/pipeline_serial
    -------------------------------------------------  ---------------------------
    Total                                      1.957ns (0.572ns logic, 1.385ns route)
                                                       (29.2% logic, 70.8% route)

--------------------------------------------------------------------------------

Paths for end point kcuart_tx_instance/pipeline_serial (SLICE_X29Y68.D5), 5 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.881ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Mtrien_data_out (FF)
  Destination:          kcuart_tx_instance/pipeline_serial (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.946ns (Levels of Logic = 2)
  Clock Path Skew:      -4.949ns (1.571 - 6.520)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.224ns

  Clock Uncertainty:          0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.195ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: Mtrien_data_out to kcuart_tx_instance/pipeline_serial
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y63.BQ      Tcko                  0.471   Mtrien_data_out
                                                       Mtrien_data_out
    SLICE_X29Y68.C2      net (fanout=4)        1.127   Mtrien_data_out
    SLICE_X29Y68.C       Tilo                  0.094   serial0_out_OBUF
                                                       kcuart_tx_instance/mux2_lut
    SLICE_X29Y68.D5      net (fanout=1)        0.226   kcuart_tx_instance/data_23
    SLICE_X29Y68.CLK     Tas                   0.028   serial0_out_OBUF
                                                       kcuart_tx_instance/mux7_muxf6
                                                       kcuart_tx_instance/pipeline_serial
    -------------------------------------------------  ---------------------------
    Total                                      1.946ns (0.593ns logic, 1.353ns route)
                                                       (30.5% logic, 69.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.441ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Mtridata_data_out_2 (FF)
  Destination:          kcuart_tx_instance/pipeline_serial (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.378ns (Levels of Logic = 2)
  Clock Path Skew:      -4.957ns (1.571 - 6.528)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.224ns

  Clock Uncertainty:          0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.195ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: Mtridata_data_out_2 to kcuart_tx_instance/pipeline_serial
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y69.CQ      Tcko                  0.450   Mtridata_data_out<3>
                                                       Mtridata_data_out_2
    SLICE_X29Y68.C3      net (fanout=1)        0.580   Mtridata_data_out<2>
    SLICE_X29Y68.C       Tilo                  0.094   serial0_out_OBUF
                                                       kcuart_tx_instance/mux2_lut
    SLICE_X29Y68.D5      net (fanout=1)        0.226   kcuart_tx_instance/data_23
    SLICE_X29Y68.CLK     Tas                   0.028   serial0_out_OBUF
                                                       kcuart_tx_instance/mux7_muxf6
                                                       kcuart_tx_instance/pipeline_serial
    -------------------------------------------------  ---------------------------
    Total                                      1.378ns (0.572ns logic, 0.806ns route)
                                                       (41.5% logic, 58.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.687ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Mtridata_data_out_3 (FF)
  Destination:          kcuart_tx_instance/pipeline_serial (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.132ns (Levels of Logic = 2)
  Clock Path Skew:      -4.957ns (1.571 - 6.528)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.224ns

  Clock Uncertainty:          0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.195ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: Mtridata_data_out_3 to kcuart_tx_instance/pipeline_serial
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y69.DQ      Tcko                  0.450   Mtridata_data_out<3>
                                                       Mtridata_data_out_3
    SLICE_X29Y68.C6      net (fanout=1)        0.334   Mtridata_data_out<3>
    SLICE_X29Y68.C       Tilo                  0.094   serial0_out_OBUF
                                                       kcuart_tx_instance/mux2_lut
    SLICE_X29Y68.D5      net (fanout=1)        0.226   kcuart_tx_instance/data_23
    SLICE_X29Y68.CLK     Tas                   0.028   serial0_out_OBUF
                                                       kcuart_tx_instance/mux7_muxf6
                                                       kcuart_tx_instance/pipeline_serial
    -------------------------------------------------  ---------------------------
    Total                                      1.132ns (0.572ns logic, 0.560ns route)
                                                       (50.5% logic, 49.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_Inst_DCM_100_CLKOUT0_BUF = PERIOD TIMEGRP "Inst_DCM_100_CLKOUT0_BUF"
        TS_Inst_DCM_100_CLK0_BUF HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Debouncer1/dataDebounced_1 (SLICE_X8Y88.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.317ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Debouncer1/lastDataSource_1 (FF)
  Destination:          Debouncer1/dataDebounced_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.326ns (Levels of Logic = 0)
  Clock Path Skew:      0.009ns (0.128 - 0.119)
  Source Clock:         clk_100 rising at 10.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Debouncer1/lastDataSource_1 to Debouncer1/dataDebounced_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y88.AQ       Tcko                  0.414   Debouncer1/lastDataSource<1>
                                                       Debouncer1/lastDataSource_1
    SLICE_X8Y88.BX       net (fanout=2)        0.154   Debouncer1/lastDataSource<1>
    SLICE_X8Y88.CLK      Tckdi       (-Th)     0.242   Debouncer1/dataDebounced<3>
                                                       Debouncer1/dataDebounced_1
    -------------------------------------------------  ---------------------------
    Total                                      0.326ns (0.172ns logic, 0.154ns route)
                                                       (52.8% logic, 47.2% route)

--------------------------------------------------------------------------------

Paths for end point Debouncer1/dataDebounced_3 (SLICE_X8Y88.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.468ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Debouncer1/lastDataSource_3 (FF)
  Destination:          Debouncer1/dataDebounced_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.482ns (Levels of Logic = 0)
  Clock Path Skew:      0.014ns (0.128 - 0.114)
  Source Clock:         clk_100 rising at 10.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Debouncer1/lastDataSource_3 to Debouncer1/dataDebounced_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y90.AQ       Tcko                  0.414   Debouncer1/lastDataSource<3>
                                                       Debouncer1/lastDataSource_3
    SLICE_X8Y88.DX       net (fanout=3)        0.298   Debouncer1/lastDataSource<3>
    SLICE_X8Y88.CLK      Tckdi       (-Th)     0.230   Debouncer1/dataDebounced<3>
                                                       Debouncer1/dataDebounced_3
    -------------------------------------------------  ---------------------------
    Total                                      0.482ns (0.184ns logic, 0.298ns route)
                                                       (38.2% logic, 61.8% route)

--------------------------------------------------------------------------------

Paths for end point kcuart_tx_instance/Tx_stop_reg (SLICE_X28Y67.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.539ns (requirement - (clock path skew + uncertainty - data path))
  Source:               kcuart_tx_instance/Tx_run_reg (FF)
  Destination:          kcuart_tx_instance/Tx_stop_reg (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.539ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_100 rising at 10.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: kcuart_tx_instance/Tx_run_reg to kcuart_tx_instance/Tx_stop_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y67.CQ      Tcko                  0.433   kcuart_tx_instance/Tx_stop
                                                       kcuart_tx_instance/Tx_run_reg
    SLICE_X28Y67.D6      net (fanout=10)       0.322   kcuart_tx_instance/Tx_run
    SLICE_X28Y67.CLK     Tah         (-Th)     0.216   kcuart_tx_instance/Tx_stop
                                                       kcuart_tx_instance/stop_lut
                                                       kcuart_tx_instance/Tx_stop_reg
    -------------------------------------------------  ---------------------------
    Total                                      0.539ns (0.217ns logic, 0.322ns route)
                                                       (40.3% logic, 59.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Inst_DCM_100_CLKOUT0_BUF = PERIOD TIMEGRP "Inst_DCM_100_CLKOUT0_BUF"
        TS_Inst_DCM_100_CLK0_BUF HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.778ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: AudioR/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/CLKAL
  Logical resource: AudioR/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/CLKAL
  Location pin: RAMB36_X1Y4.CLKARDCLKL
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 7.778ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: AudioR/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/REGCLKAL
  Logical resource: AudioR/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/REGCLKAL
  Location pin: RAMB36_X1Y4.REGCLKARDRCLKL
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 7.778ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: BROM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP/CLKAL
  Logical resource: BROM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP/CLKAL
  Location pin: RAMB36_X4Y0.CLKARDCLKL
  Clock network: clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Inst_DCM_100_CLKOUT1_BUF = PERIOD TIMEGRP 
"Inst_DCM_100_CLKOUT1_BUF"         TS_Inst_DCM_100_CLK0_BUF * 0.8 HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.222ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Inst_DCM_100_CLKOUT1_BUF = PERIOD TIMEGRP "Inst_DCM_100_CLKOUT1_BUF"
        TS_Inst_DCM_100_CLK0_BUF * 0.8 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 10.278ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: AudioR/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/CLKAL
  Logical resource: AudioR/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/CLKAL
  Location pin: RAMB36_X1Y4.CLKARDCLKL
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 10.278ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: AudioR/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/REGCLKAL
  Logical resource: AudioR/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/REGCLKAL
  Location pin: RAMB36_X1Y4.REGCLKARDRCLKL
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 10.278ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: BROM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP/CLKAL
  Logical resource: BROM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP/CLKAL
  Location pin: RAMB36_X4Y0.CLKARDCLKL
  Clock network: clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Inst_DCM_100_CLKOUT2_BUF = PERIOD TIMEGRP 
"Inst_DCM_100_CLKOUT2_BUF"         TS_Inst_DCM_100_CLK0_BUF * 0.666666667 HIGH 
50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.222ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Inst_DCM_100_CLKOUT2_BUF = PERIOD TIMEGRP "Inst_DCM_100_CLKOUT2_BUF"
        TS_Inst_DCM_100_CLK0_BUF * 0.666666667 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 12.778ns (period - min period limit)
  Period: 15.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: AudioR/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/CLKAL
  Logical resource: AudioR/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/CLKAL
  Location pin: RAMB36_X1Y4.CLKARDCLKL
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 12.778ns (period - min period limit)
  Period: 15.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: AudioR/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/REGCLKAL
  Logical resource: AudioR/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/REGCLKAL
  Location pin: RAMB36_X1Y4.REGCLKARDRCLKL
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 12.778ns (period - min period limit)
  Period: 15.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: BROM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP/CLKAL
  Logical resource: BROM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP/CLKAL
  Location pin: RAMB36_X4Y0.CLKARDCLKL
  Clock network: clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Inst_DCM_100_CLKOUT3_BUF = PERIOD TIMEGRP 
"Inst_DCM_100_CLKOUT3_BUF"         TS_Inst_DCM_100_CLK0_BUF * 0.5 HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.222ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Inst_DCM_100_CLKOUT3_BUF = PERIOD TIMEGRP "Inst_DCM_100_CLKOUT3_BUF"
        TS_Inst_DCM_100_CLK0_BUF * 0.5 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.778ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: AudioR/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/CLKAL
  Logical resource: AudioR/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/CLKAL
  Location pin: RAMB36_X1Y4.CLKARDCLKL
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 17.778ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: AudioR/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/REGCLKAL
  Logical resource: AudioR/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/REGCLKAL
  Location pin: RAMB36_X1Y4.REGCLKARDRCLKL
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 17.778ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: BROM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP/CLKAL
  Logical resource: BROM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP/CLKAL
  Location pin: RAMB36_X4Y0.CLKARDCLKL
  Clock network: clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Inst_DCM_100_CLKOUT4_BUF = PERIOD TIMEGRP 
"Inst_DCM_100_CLKOUT4_BUF"         TS_Inst_DCM_100_CLK0_BUF * 0.4 HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.222ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Inst_DCM_100_CLKOUT4_BUF = PERIOD TIMEGRP "Inst_DCM_100_CLKOUT4_BUF"
        TS_Inst_DCM_100_CLK0_BUF * 0.4 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 22.778ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: AudioR/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/CLKAL
  Logical resource: AudioR/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/CLKAL
  Location pin: RAMB36_X1Y4.CLKARDCLKL
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 22.778ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: AudioR/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/REGCLKAL
  Logical resource: AudioR/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/REGCLKAL
  Location pin: RAMB36_X1Y4.REGCLKARDRCLKL
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 22.778ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: BROM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP/CLKAL
  Logical resource: BROM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP/CLKAL
  Location pin: RAMB36_X4Y0.CLKARDCLKL
  Clock network: clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Inst_DCM_100_CLKOUT5_BUF = PERIOD TIMEGRP 
"Inst_DCM_100_CLKOUT5_BUF"         TS_Inst_DCM_100_CLK0_BUF * 0.25 HIGH 50%;

 2071741 paths analyzed, 19843 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  19.532ns.
--------------------------------------------------------------------------------

Paths for end point Mtridata_datadb_ports<2>_1 (SLICE_X30Y71.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     5.117ns (requirement - (data path - clock path skew + uncertainty))
  Source:               kcuart_rx_instance/data_loop[1].data_reg (FF)
  Destination:          Mtridata_datadb_ports<2>_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.922ns (Levels of Logic = 0)
  Clock Path Skew:      3.263ns (4.951 - 1.688)
  Source Clock:         clk_100 rising at 30.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.224ns

  Clock Uncertainty:          0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.195ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: kcuart_rx_instance/data_loop[1].data_reg to Mtridata_datadb_ports<2>_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y72.BQ      Tcko                  0.471   data_in<2>
                                                       kcuart_rx_instance/data_loop[1].data_reg
    SLICE_X30Y71.BX      net (fanout=2)        7.469   data_in<1>
    SLICE_X30Y71.CLK     Tdick                -0.018   Mtridata_datadb_ports<2><3>
                                                       Mtridata_datadb_ports<2>_1
    -------------------------------------------------  ---------------------------
    Total                                      7.922ns (0.453ns logic, 7.469ns route)
                                                       (5.7% logic, 94.3% route)

--------------------------------------------------------------------------------

Paths for end point Mtrien_datadb_ports<2> (SLICE_X30Y65.CE), 1374 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.293ns (requirement - (data path - clock path skew + uncertainty))
  Source:               kcuart_rx_instance/strobe_reg (FF)
  Destination:          Mtrien_datadb_ports<2> (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.779ns (Levels of Logic = 1)
  Clock Path Skew:      3.296ns (4.964 - 1.668)
  Source Clock:         clk_100 rising at 30.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.224ns

  Clock Uncertainty:          0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.195ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: kcuart_rx_instance/strobe_reg to Mtrien_datadb_ports<2>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y65.AQ      Tcko                  0.450   Tx_complete
                                                       kcuart_rx_instance/strobe_reg
    SLICE_X31Y65.C3      net (fanout=4)        0.623   write_buffer
    SLICE_X31Y65.C       Tilo                  0.094   Mtrien_datadb_ports<2>_not0001
                                                       Mtrien_datadb_ports<2>_not00011
    SLICE_X30Y65.CE      net (fanout=1)        6.386   Mtrien_datadb_ports<2>_not0001
    SLICE_X30Y65.CLK     Tceck                 0.226   Mtrien_datadb_ports<2>
                                                       Mtrien_datadb_ports<2>
    -------------------------------------------------  ---------------------------
    Total                                      7.779ns (0.770ns logic, 7.009ns route)
                                                       (9.9% logic, 90.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     23.309ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CPU0/UA_PREG08/DOUT_4 (FF)
  Destination:          Mtrien_datadb_ports<2> (FF)
  Requirement:          40.000ns
  Data Path Delay:      16.349ns (Levels of Logic = 6)
  Clock Path Skew:      -0.118ns (1.245 - 1.363)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.224ns

  Clock Uncertainty:          0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.195ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: CPU0/UA_PREG08/DOUT_4 to Mtrien_datadb_ports<2>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y43.AQ      Tcko                  0.450   CPU0/UA_PREG08/DOUT<7>
                                                       CPU0/UA_PREG08/DOUT_4
    SLICE_X46Y68.A2      net (fanout=260)      2.804   CPU0/UA_PREG08/DOUT<4>
    SLICE_X46Y68.COUT    Topcya                0.509   i_memorymapper/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy<3>2
                                                       i_memorymapper/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_lut<0>21
                                                       i_memorymapper/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy<3>_1
    SLICE_X46Y69.CIN     net (fanout=1)        0.000   i_memorymapper/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy<3>2
    SLICE_X46Y69.CMUX    Tcinc                 0.352   i_memorymapper/selector_isInRangeOfSpecificPort<2>
                                                       i_memorymapper/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy<6>_0
    SLICE_X46Y69.D3      net (fanout=4)        0.638   i_memorymapper/selector_isInRangeOfSpecificPort_2_cmp_ge0001
    SLICE_X46Y69.D       Tilo                  0.094   i_memorymapper/selector_isInRangeOfSpecificPort<2>
                                                       i_memorymapper/selector_isInRangeOfSpecificPort_2_and0000
    SLICE_X48Y66.D2      net (fanout=5)        1.449   i_memorymapper/selector_isInRangeOfSpecificPort<2>
    SLICE_X48Y66.D       Tilo                  0.094   i_memorymapper/selector<0>
                                                       i_memorymapper/selector<0>
    SLICE_X32Y63.A2      net (fanout=11)       2.087   i_memorymapper/selector<0>
    SLICE_X32Y63.A       Tilo                  0.094   Mtrien_data_out
                                                       i_memorymapper/DataReq_ports_2_mux00001
    SLICE_X31Y65.C1      net (fanout=9)        1.072   datareq_ports<2>
    SLICE_X31Y65.C       Tilo                  0.094   Mtrien_datadb_ports<2>_not0001
                                                       Mtrien_datadb_ports<2>_not00011
    SLICE_X30Y65.CE      net (fanout=1)        6.386   Mtrien_datadb_ports<2>_not0001
    SLICE_X30Y65.CLK     Tceck                 0.226   Mtrien_datadb_ports<2>
                                                       Mtrien_datadb_ports<2>
    -------------------------------------------------  ---------------------------
    Total                                     16.349ns (1.913ns logic, 14.436ns route)
                                                       (11.7% logic, 88.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     23.404ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CPU0/UA_PREG08/DOUT_13 (FF)
  Destination:          Mtrien_datadb_ports<2> (FF)
  Requirement:          40.000ns
  Data Path Delay:      16.286ns (Levels of Logic = 6)
  Clock Path Skew:      -0.086ns (1.245 - 1.331)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.224ns

  Clock Uncertainty:          0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.195ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: CPU0/UA_PREG08/DOUT_13 to Mtrien_datadb_ports<2>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y45.AQ      Tcko                  0.450   CPU0/UA_PREG08/DOUT<15>
                                                       CPU0/UA_PREG08/DOUT_13
    SLICE_X46Y68.C4      net (fanout=266)      2.827   CPU0/UA_PREG08/DOUT<13>
    SLICE_X46Y68.COUT    Topcyc                0.423   i_memorymapper/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy<3>2
                                                       i_memorymapper/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_lut<2>2
                                                       i_memorymapper/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy<3>_1
    SLICE_X46Y69.CIN     net (fanout=1)        0.000   i_memorymapper/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy<3>2
    SLICE_X46Y69.CMUX    Tcinc                 0.352   i_memorymapper/selector_isInRangeOfSpecificPort<2>
                                                       i_memorymapper/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy<6>_0
    SLICE_X46Y69.D3      net (fanout=4)        0.638   i_memorymapper/selector_isInRangeOfSpecificPort_2_cmp_ge0001
    SLICE_X46Y69.D       Tilo                  0.094   i_memorymapper/selector_isInRangeOfSpecificPort<2>
                                                       i_memorymapper/selector_isInRangeOfSpecificPort_2_and0000
    SLICE_X48Y66.D2      net (fanout=5)        1.449   i_memorymapper/selector_isInRangeOfSpecificPort<2>
    SLICE_X48Y66.D       Tilo                  0.094   i_memorymapper/selector<0>
                                                       i_memorymapper/selector<0>
    SLICE_X32Y63.A2      net (fanout=11)       2.087   i_memorymapper/selector<0>
    SLICE_X32Y63.A       Tilo                  0.094   Mtrien_data_out
                                                       i_memorymapper/DataReq_ports_2_mux00001
    SLICE_X31Y65.C1      net (fanout=9)        1.072   datareq_ports<2>
    SLICE_X31Y65.C       Tilo                  0.094   Mtrien_datadb_ports<2>_not0001
                                                       Mtrien_datadb_ports<2>_not00011
    SLICE_X30Y65.CE      net (fanout=1)        6.386   Mtrien_datadb_ports<2>_not0001
    SLICE_X30Y65.CLK     Tceck                 0.226   Mtrien_datadb_ports<2>
                                                       Mtrien_datadb_ports<2>
    -------------------------------------------------  ---------------------------
    Total                                     16.286ns (1.827ns logic, 14.459ns route)
                                                       (11.2% logic, 88.8% route)

--------------------------------------------------------------------------------

Paths for end point Mtridata_datadb_ports<2>_6 (SLICE_X30Y62.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     5.621ns (requirement - (data path - clock path skew + uncertainty))
  Source:               kcuart_rx_instance/data_loop[6].data_reg (FF)
  Destination:          Mtridata_datadb_ports<2>_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.426ns (Levels of Logic = 0)
  Clock Path Skew:      3.271ns (4.972 - 1.701)
  Source Clock:         clk_100 rising at 30.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.224ns

  Clock Uncertainty:          0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.195ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: kcuart_rx_instance/data_loop[6].data_reg to Mtridata_datadb_ports<2>_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y64.AQ      Tcko                  0.471   data_in<6>
                                                       kcuart_rx_instance/data_loop[6].data_reg
    SLICE_X30Y62.CX      net (fanout=2)        6.960   data_in<6>
    SLICE_X30Y62.CLK     Tdick                -0.005   Mtridata_datadb_ports<2><7>
                                                       Mtridata_datadb_ports<2>_6
    -------------------------------------------------  ---------------------------
    Total                                      7.426ns (0.466ns logic, 6.960ns route)
                                                       (6.3% logic, 93.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_Inst_DCM_100_CLKOUT5_BUF = PERIOD TIMEGRP "Inst_DCM_100_CLKOUT5_BUF"
        TS_Inst_DCM_100_CLK0_BUF * 0.25 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point AudioL/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP (RAMB36_X1Y21.DIADIL5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.287ns (requirement - (clock path skew + uncertainty - data path))
  Source:               AudioL/fifoDataIn_5 (FF)
  Destination:          AudioL/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.513ns (Levels of Logic = 0)
  Clock Path Skew:      0.226ns (0.781 - 0.555)
  Source Clock:         clk rising at 40.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: AudioL/fifoDataIn_5 to AudioL/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X29Y106.BQ        Tcko                  0.414   AudioL/fifoDataIn<7>
                                                          AudioL/fifoDataIn_5
    RAMB36_X1Y21.DIADIL5    net (fanout=2)        0.385   AudioL/fifoDataIn<5>
    RAMB36_X1Y21.CLKARDCLKL Trckd_DIA   (-Th)     0.286   AudioL/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP
                                                          AudioL/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP
    ----------------------------------------------------  ---------------------------
    Total                                         0.513ns (0.128ns logic, 0.385ns route)
                                                          (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------

Paths for end point AudioL/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP (RAMB36_X1Y21.DIADIL7), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.288ns (requirement - (clock path skew + uncertainty - data path))
  Source:               AudioL/fifoDataIn_7 (FF)
  Destination:          AudioL/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.514ns (Levels of Logic = 0)
  Clock Path Skew:      0.226ns (0.781 - 0.555)
  Source Clock:         clk rising at 40.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: AudioL/fifoDataIn_7 to AudioL/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X29Y106.DQ        Tcko                  0.414   AudioL/fifoDataIn<7>
                                                          AudioL/fifoDataIn_7
    RAMB36_X1Y21.DIADIL7    net (fanout=2)        0.386   AudioL/fifoDataIn<7>
    RAMB36_X1Y21.CLKARDCLKL Trckd_DIA   (-Th)     0.286   AudioL/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP
                                                          AudioL/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP
    ----------------------------------------------------  ---------------------------
    Total                                         0.514ns (0.128ns logic, 0.386ns route)
                                                          (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------

Paths for end point CPU0/UA_PREG30/DOUT_0 (SLICE_X94Y39.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.293ns (requirement - (clock path skew + uncertainty - data path))
  Source:               CPU0/UA_PREG00/DOUT_0 (FF)
  Destination:          CPU0/UA_PREG30/DOUT_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.495ns (Levels of Logic = 1)
  Clock Path Skew:      0.202ns (1.610 - 1.408)
  Source Clock:         clk rising at 40.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: CPU0/UA_PREG00/DOUT_0 to CPU0/UA_PREG30/DOUT_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y41.AQ      Tcko                  0.414   CPU0/UA_PREG00/DOUT<3>
                                                       CPU0/UA_PREG00/DOUT_0
    SLICE_X94Y39.A6      net (fanout=2)        0.278   CPU0/UA_PREG00/DOUT<0>
    SLICE_X94Y39.CLK     Tah         (-Th)     0.197   CPU0/UA_PREG30/DOUT<3>
                                                       CPU0/UA_MUX05/DOUT<0>1
                                                       CPU0/UA_PREG30/DOUT_0
    -------------------------------------------------  ---------------------------
    Total                                      0.495ns (0.217ns logic, 0.278ns route)
                                                       (43.8% logic, 56.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Inst_DCM_100_CLKOUT5_BUF = PERIOD TIMEGRP "Inst_DCM_100_CLKOUT5_BUF"
        TS_Inst_DCM_100_CLK0_BUF * 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 37.778ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: AudioR/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/CLKAL
  Logical resource: AudioR/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/CLKAL
  Location pin: RAMB36_X1Y4.CLKARDCLKL
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 37.778ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: AudioR/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/REGCLKAL
  Logical resource: AudioR/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/REGCLKAL
  Location pin: RAMB36_X1Y4.REGCLKARDRCLKL
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 37.778ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: BROM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP/CLKAL
  Logical resource: BROM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP/CLKAL
  Location pin: RAMB36_X4Y0.CLKARDCLKL
  Clock network: clk
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_clk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clk                         |     10.000ns|      8.332ns|      7.347ns|            0|            0|            0|      2093209|
| TS_Inst_DCM_100_CLK0_BUF      |     10.000ns|      4.000ns|      7.347ns|            0|            0|            0|      2093209|
|  TS_Inst_DCM_100_CLKOUT0_BUF  |     10.000ns|      7.347ns|          N/A|            0|            0|        21468|            0|
|  TS_Inst_DCM_100_CLKOUT1_BUF  |     12.500ns|      2.222ns|          N/A|            0|            0|            0|            0|
|  TS_Inst_DCM_100_CLKOUT2_BUF  |     15.000ns|      2.222ns|          N/A|            0|            0|            0|            0|
|  TS_Inst_DCM_100_CLKOUT3_BUF  |     20.000ns|      2.222ns|          N/A|            0|            0|            0|            0|
|  TS_Inst_DCM_100_CLKOUT4_BUF  |     25.000ns|      2.222ns|          N/A|            0|            0|            0|            0|
|  TS_Inst_DCM_100_CLKOUT5_BUF  |     40.000ns|     19.532ns|          N/A|            0|            0|      2071741|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_in
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_in         |   16.691|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 2093209 paths, 0 nets, and 31072 connections

Design statistics:
   Minimum period:  19.532ns{1}   (Maximum frequency:  51.198MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Sep  6 21:30:28 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 377 MB



