<stg><name>A_IO_L2_in_2_x1</name>


<trans_list>

<trans id="430" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="431" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
<literal name="and_ln14455" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="453" from="2" to="17">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
<literal name="and_ln14455" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="476" from="2" to="30">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="432" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1811" val="0"/>
<literal name="icmp_ln870_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="437" from="3" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1811" val="0"/>
<literal name="icmp_ln870_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="444" from="3" to="16">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1811" val="1"/>
<literal name="or_ln14455" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="445" from="3" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1811" val="1"/>
<literal name="or_ln14455" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="490" from="4" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1817" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="491" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1817" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="489" from="5" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="436" from="6" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="493" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="495" from="8" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1816" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="496" from="8" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1816" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="494" from="9" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="443" from="10" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="502" from="11" to="16">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1815" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="503" from="11" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1815" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="498" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="499" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="500" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="501" from="15" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="475" from="16" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="454" from="17" to="18">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1810" val="0"/>
<literal name="icmp_ln870" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="459" from="17" to="21">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1810" val="0"/>
<literal name="icmp_ln870" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="466" from="17" to="16">
<condition id="-1">
<or_exp><and_exp><literal name="or_ln14455" val="0"/>
<literal name="icmp_ln890_1810" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="467" from="17" to="25">
<condition id="-1">
<or_exp><and_exp><literal name="or_ln14455" val="1"/>
<literal name="icmp_ln890_1810" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="506" from="18" to="20">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1814" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="507" from="18" to="19">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1814" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="505" from="19" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="458" from="20" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="509" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="511" from="22" to="24">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1813" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="512" from="22" to="23">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1813" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="510" from="23" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="465" from="24" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="518" from="25" to="16">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1812" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="519" from="25" to="26">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1812" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="514" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="515" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="516" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="517" from="29" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="477" from="30" to="31">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1806" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="479" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="480" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="523" from="33" to="36">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="524" from="33" to="34">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="521" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="522" from="35" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="487" from="36" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:0 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_A_PE_2_0_x143, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:1 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_A_IO_L2_in_3_x18, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:2 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_A_IO_L2_in_2_x17, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_A_PE_2_0_x143, void @empty_281, i32 0, i32 0, void @empty_295, i32 0, i32 0, void @empty_295, void @empty_295, void @empty_295, i32 0, i32 0, i32 0, i32 0, void @empty_295, void @empty_295

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_A_IO_L2_in_3_x18, void @empty_281, i32 0, i32 0, void @empty_295, i32 0, i32 0, void @empty_295, void @empty_295, void @empty_295, i32 0, i32 0, i32 0, i32 0, void @empty_295, void @empty_295

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_A_IO_L2_in_2_x17, void @empty_281, i32 0, i32 0, void @empty_295, i32 0, i32 0, void @empty_295, void @empty_295, void @empty_295, i32 0, i32 0, i32 0, i32 0, void @empty_295, void @empty_295

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="512" op_0_bw="64">
<![CDATA[
:6 %local_A_ping_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_A_ping_V"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="512" op_0_bw="64">
<![CDATA[
:7 %local_A_pong_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_A_pong_V"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="256" op_0_bw="64">
<![CDATA[
:8 %data_split_V_38 = alloca i64 1

]]></Node>
<StgValue><ssdm name="data_split_V_38"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="256" op_0_bw="64">
<![CDATA[
:9 %data_split_V_37 = alloca i64 1

]]></Node>
<StgValue><ssdm name="data_split_V_37"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="256" op_0_bw="64">
<![CDATA[
:10 %data_split_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="data_split_V"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:11 %specmemcore_ln14444 = specmemcore void @_ssdm_op_SpecMemCore, i512 %local_A_ping_V, i64 666, i64 24, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln14444"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:12 %specmemcore_ln14445 = specmemcore void @_ssdm_op_SpecMemCore, i512 %local_A_pong_V, i64 666, i64 24, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln14445"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="1" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13 %data_split_V_37_addr = getelementptr i256 %data_split_V_37, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="data_split_V_37_addr"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14 %data_split_V_37_addr_1 = getelementptr i256 %data_split_V_37, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="data_split_V_37_addr_1"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="1" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15 %data_split_V_38_addr = getelementptr i256 %data_split_V_38, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="data_split_V_38_addr"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16 %data_split_V_38_addr_1 = getelementptr i256 %data_split_V_38, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="data_split_V_38_addr_1"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0">
<![CDATA[
:17 %br_ln14454 = br void

]]></Node>
<StgValue><ssdm name="br_ln14454"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0">
<![CDATA[
:0 %indvar_flatten199 = phi i12 0, void, i12 %add_ln890_432, void %.loopexit1242

]]></Node>
<StgValue><ssdm name="indvar_flatten199"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
:1 %indvar_flatten185 = phi i11 0, void, i11 %select_ln890_668, void %.loopexit1242

]]></Node>
<StgValue><ssdm name="indvar_flatten185"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
:2 %intra_trans_en = phi i1 0, void, i1 1, void %.loopexit1242

]]></Node>
<StgValue><ssdm name="intra_trans_en"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
:3 %arb_35 = phi i1 0, void, i1 %arb, void %.loopexit1242

]]></Node>
<StgValue><ssdm name="arb_35"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
:4 %c2_V = phi i8 0, void, i8 %c2_V_129, void %.loopexit1242

]]></Node>
<StgValue><ssdm name="c2_V"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:5 %add_ln890_432 = add i12 %indvar_flatten199, i12 1

]]></Node>
<StgValue><ssdm name="add_ln890_432"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:6 %icmp_ln890 = icmp_eq  i12 %indvar_flatten199, i12 3072

]]></Node>
<StgValue><ssdm name="icmp_ln890"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:7 %br_ln890 = br i1 %icmp_ln890, void %.split80, void %.preheader.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln890"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split80:0 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @A_IO_L2_in_2_x1_loop_1_A_IO_L2_in_2_x1_loop_2_A_IO_L2_in_2_x1_loop_3_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.split80:1 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3072, i64 3072, i64 3072

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split80:2 %icmp_ln890380 = icmp_eq  i11 %indvar_flatten185, i11 768

]]></Node>
<StgValue><ssdm name="icmp_ln890380"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split80:3 %or_ln14454 = or i1 %icmp_ln890380, i1 %intra_trans_en

]]></Node>
<StgValue><ssdm name="or_ln14454"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split80:4 %xor_ln14454 = xor i1 %icmp_ln890380, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln14454"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split80:5 %and_ln14454 = and i1 %arb_35, i1 %xor_ln14454

]]></Node>
<StgValue><ssdm name="and_ln14454"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split80:6 %icmp_ln14456 = icmp_eq  i8 %c2_V, i8 128

]]></Node>
<StgValue><ssdm name="icmp_ln14456"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split80:7 %and_ln14454_1 = and i1 %icmp_ln14456, i1 %xor_ln14454

]]></Node>
<StgValue><ssdm name="and_ln14454_1"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split80:8 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @A_IO_L2_in_2_x1_loop_2_A_IO_L2_in_2_x1_loop_3_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split80:9 %or_ln14455 = or i1 %and_ln14454_1, i1 %or_ln14454

]]></Node>
<StgValue><ssdm name="or_ln14455"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split80:10 %xor_ln14455 = xor i1 %icmp_ln14456, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln14455"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split80:11 %or_ln14455_1 = or i1 %icmp_ln890380, i1 %xor_ln14455

]]></Node>
<StgValue><ssdm name="or_ln14455_1"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split80:12 %and_ln14455 = and i1 %and_ln14454, i1 %or_ln14455_1

]]></Node>
<StgValue><ssdm name="and_ln14455"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split80:13 %specloopname_ln14456 = specloopname void @_ssdm_op_SpecLoopName, void @empty_552

]]></Node>
<StgValue><ssdm name="specloopname_ln14456"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split80:14 %br_ln14460 = br i1 %and_ln14455, void %.preheader15.preheader, void %.preheader9.preheader

]]></Node>
<StgValue><ssdm name="br_ln14460"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
<literal name="and_ln14455" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0">
<![CDATA[
.preheader15.preheader:0 %br_ln890 = br void %.preheader15

]]></Node>
<StgValue><ssdm name="br_ln890"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
<literal name="and_ln14455" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="0">
<![CDATA[
.preheader9.preheader:0 %br_ln890 = br void %.preheader9

]]></Node>
<StgValue><ssdm name="br_ln890"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader.preheader:0 %br_ln14605 = br void %.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln14605"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="81" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader15:0 %c3_V_1 = phi i3 %add_ln691_1737, void %.loopexit1238, i3 2, void %.preheader15.preheader

]]></Node>
<StgValue><ssdm name="c3_V_1"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader15:1 %icmp_ln890_1811 = icmp_eq  i3 %c3_V_1, i3 4

]]></Node>
<StgValue><ssdm name="icmp_ln890_1811"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader15:2 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader15:3 %br_ln14462 = br i1 %icmp_ln890_1811, void %.split63, void

]]></Node>
<StgValue><ssdm name="br_ln14462"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1811" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split63:0 %specloopname_ln1616 = specloopname void @_ssdm_op_SpecLoopName, void @empty_537

]]></Node>
<StgValue><ssdm name="specloopname_ln1616"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1811" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.split63:1 %icmp_ln870_1 = icmp_eq  i3 %c3_V_1, i3 2

]]></Node>
<StgValue><ssdm name="icmp_ln870_1"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1811" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split63:2 %br_ln14465 = br i1 %icmp_ln870_1, void %.preheader12.preheader.preheader, void %.preheader13.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln14465"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1811" val="0"/>
<literal name="icmp_ln870_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0">
<![CDATA[
.preheader12.preheader.preheader:0 %br_ln890 = br void %.preheader12.preheader

]]></Node>
<StgValue><ssdm name="br_ln890"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1811" val="0"/>
<literal name="icmp_ln870_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0">
<![CDATA[
.preheader13.preheader.preheader:0 %br_ln14466 = br void %.preheader13.preheader

]]></Node>
<StgValue><ssdm name="br_ln14466"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1811" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0 %br_ln14501 = br i1 %or_ln14455, void %.loopexit1242, void %.preheader10.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln14501"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1811" val="1"/>
<literal name="or_ln14455" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="0">
<![CDATA[
.preheader10.preheader.preheader:0 %br_ln14502 = br void %.preheader10.preheader

]]></Node>
<StgValue><ssdm name="br_ln14502"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="92" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
.preheader12.preheader:0 %indvar_flatten33 = phi i10 %add_ln890_430, void %.preheader12, i10 0, void %.preheader12.preheader.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten33"/></StgValue>
</operation>

<operation id="93" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader12.preheader:1 %add_ln890_430 = add i10 %indvar_flatten33, i10 1

]]></Node>
<StgValue><ssdm name="add_ln890_430"/></StgValue>
</operation>

<operation id="94" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader12.preheader:2 %icmp_ln890_1817 = icmp_eq  i10 %indvar_flatten33, i10 512

]]></Node>
<StgValue><ssdm name="icmp_ln890_1817"/></StgValue>
</operation>

<operation id="95" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader12.preheader:3 %br_ln890 = br i1 %icmp_ln890_1817, void %.preheader12, void %.loopexit1238.loopexit

]]></Node>
<StgValue><ssdm name="br_ln890"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="96" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader12:0 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @A_IO_L2_in_2_x1_loop_8_A_IO_L2_in_2_x1_loop_9_A_IO_L2_in_2_x1_loop_10_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="97" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader12:1 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 512, i64 512, i64 512

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="98" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader12:2 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @A_IO_L2_in_2_x1_loop_9_A_IO_L2_in_2_x1_loop_10_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="99" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader12:3 %specpipeline_ln14484 = specpipeline void @_ssdm_op_SpecPipeline, i32 2, i32 0, i32 0, i32 0, void @empty_295

]]></Node>
<StgValue><ssdm name="specpipeline_ln14484"/></StgValue>
</operation>

<operation id="100" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader12:4 %specloopname_ln14484 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1521

]]></Node>
<StgValue><ssdm name="specloopname_ln14484"/></StgValue>
</operation>

<operation id="101" st_id="5" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.preheader12:5 %tmp_735 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_2_x17

]]></Node>
<StgValue><ssdm name="tmp_735"/></StgValue>
</operation>

<operation id="102" st_id="5" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512">
<![CDATA[
.preheader12:6 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_3_x18, i512 %tmp_735

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="103" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0">
<![CDATA[
.preheader12:7 %br_ln0 = br void %.preheader12.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="104" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0">
<![CDATA[
.loopexit1238.loopexit:0 %br_ln0 = br void %.loopexit1238

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="105" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
.preheader13.preheader:0 %indvar_flatten13 = phi i10 %add_ln890_429, void %.preheader13, i10 0, void %.preheader13.preheader.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten13"/></StgValue>
</operation>

<operation id="106" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader13.preheader:5 %add_ln890_429 = add i10 %indvar_flatten13, i10 1

]]></Node>
<StgValue><ssdm name="add_ln890_429"/></StgValue>
</operation>

<operation id="107" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader13.preheader:6 %icmp_ln890_1816 = icmp_eq  i10 %indvar_flatten13, i10 512

]]></Node>
<StgValue><ssdm name="icmp_ln890_1816"/></StgValue>
</operation>

<operation id="108" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader13.preheader:7 %br_ln890 = br i1 %icmp_ln890_1816, void %.preheader13, void %.loopexit1238.loopexit441

]]></Node>
<StgValue><ssdm name="br_ln890"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="109" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader13.preheader:1 %c4_V_105 = phi i5 %select_ln890_664, void %.preheader13, i5 0, void %.preheader13.preheader.preheader

]]></Node>
<StgValue><ssdm name="c4_V_105"/></StgValue>
</operation>

<operation id="110" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
.preheader13.preheader:2 %indvar_flatten = phi i7 %select_ln890_667, void %.preheader13, i7 0, void %.preheader13.preheader.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="111" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.preheader13.preheader:3 %c5_V_150 = phi i2 %select_ln890_666, void %.preheader13, i2 0, void %.preheader13.preheader.preheader

]]></Node>
<StgValue><ssdm name="c5_V_150"/></StgValue>
</operation>

<operation id="112" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader13.preheader:4 %c6_V_184 = phi i5 %add_ln691_1734, void %.preheader13, i5 0, void %.preheader13.preheader.preheader

]]></Node>
<StgValue><ssdm name="c6_V_184"/></StgValue>
</operation>

<operation id="113" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1816" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader13:0 %add_ln691_1732 = add i5 %c4_V_105, i5 1

]]></Node>
<StgValue><ssdm name="add_ln691_1732"/></StgValue>
</operation>

<operation id="114" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1816" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader13:3 %icmp_ln890_1826 = icmp_eq  i7 %indvar_flatten, i7 32

]]></Node>
<StgValue><ssdm name="icmp_ln890_1826"/></StgValue>
</operation>

<operation id="115" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1816" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.preheader13:4 %select_ln890_663 = select i1 %icmp_ln890_1826, i2 0, i2 %c5_V_150

]]></Node>
<StgValue><ssdm name="select_ln890_663"/></StgValue>
</operation>

<operation id="116" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1816" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader13:5 %select_ln890_664 = select i1 %icmp_ln890_1826, i5 %add_ln691_1732, i5 %c4_V_105

]]></Node>
<StgValue><ssdm name="select_ln890_664"/></StgValue>
</operation>

<operation id="117" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1816" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader13:6 %shl_ln14476 = shl i5 %select_ln890_664, i5 1

]]></Node>
<StgValue><ssdm name="shl_ln14476"/></StgValue>
</operation>

<operation id="118" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1816" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader13:7 %xor_ln890_10 = xor i1 %icmp_ln890_1826, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln890_10"/></StgValue>
</operation>

<operation id="119" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1816" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader13:8 %icmp_ln890_1827 = icmp_eq  i5 %c6_V_184, i5 16

]]></Node>
<StgValue><ssdm name="icmp_ln890_1827"/></StgValue>
</operation>

<operation id="120" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1816" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader13:9 %and_ln890_17 = and i1 %icmp_ln890_1827, i1 %xor_ln890_10

]]></Node>
<StgValue><ssdm name="and_ln890_17"/></StgValue>
</operation>

<operation id="121" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1816" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader13:10 %add_ln691_1733 = add i2 %select_ln890_663, i2 1

]]></Node>
<StgValue><ssdm name="add_ln691_1733"/></StgValue>
</operation>

<operation id="122" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1816" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader13:12 %or_ln890_72 = or i1 %and_ln890_17, i1 %icmp_ln890_1826

]]></Node>
<StgValue><ssdm name="or_ln890_72"/></StgValue>
</operation>

<operation id="123" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1816" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader13:13 %select_ln890_665 = select i1 %or_ln890_72, i5 0, i5 %c6_V_184

]]></Node>
<StgValue><ssdm name="select_ln890_665"/></StgValue>
</operation>

<operation id="124" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1816" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.preheader13:14 %select_ln890_666 = select i1 %and_ln890_17, i2 %add_ln691_1733, i2 %select_ln890_663

]]></Node>
<StgValue><ssdm name="select_ln890_666"/></StgValue>
</operation>

<operation id="125" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1816" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="5" op_0_bw="2">
<![CDATA[
.preheader13:15 %zext_ln14476 = zext i2 %select_ln890_666

]]></Node>
<StgValue><ssdm name="zext_ln14476"/></StgValue>
</operation>

<operation id="126" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1816" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader13:16 %add_ln14476 = add i5 %shl_ln14476, i5 %zext_ln14476

]]></Node>
<StgValue><ssdm name="add_ln14476"/></StgValue>
</operation>

<operation id="127" st_id="8" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1816" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.preheader13:24 %tmp = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_2_x17

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="128" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1816" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader13:27 %add_ln890_428 = add i7 %indvar_flatten, i7 1

]]></Node>
<StgValue><ssdm name="add_ln890_428"/></StgValue>
</operation>

<operation id="129" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1816" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
.preheader13:28 %select_ln890_667 = select i1 %icmp_ln890_1826, i7 1, i7 %add_ln890_428

]]></Node>
<StgValue><ssdm name="select_ln890_667"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="130" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1816" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader13:1 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @A_IO_L2_in_2_x1_loop_5_A_IO_L2_in_2_x1_loop_6_A_IO_L2_in_2_x1_loop_7_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="131" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1816" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader13:2 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 512, i64 512, i64 512

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="132" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1816" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader13:11 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @A_IO_L2_in_2_x1_loop_6_A_IO_L2_in_2_x1_loop_7_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="133" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1816" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
.preheader13:17 %tmp_757_cast = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %add_ln14476, i4 0

]]></Node>
<StgValue><ssdm name="tmp_757_cast"/></StgValue>
</operation>

<operation id="134" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1816" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="9" op_0_bw="5">
<![CDATA[
.preheader13:18 %zext_ln14476_1 = zext i5 %select_ln890_665

]]></Node>
<StgValue><ssdm name="zext_ln14476_1"/></StgValue>
</operation>

<operation id="135" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1816" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader13:19 %add_ln14476_1 = add i9 %tmp_757_cast, i9 %zext_ln14476_1

]]></Node>
<StgValue><ssdm name="add_ln14476_1"/></StgValue>
</operation>

<operation id="136" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1816" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="64" op_0_bw="9">
<![CDATA[
.preheader13:20 %zext_ln14476_2 = zext i9 %add_ln14476_1

]]></Node>
<StgValue><ssdm name="zext_ln14476_2"/></StgValue>
</operation>

<operation id="137" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1816" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="9" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader13:21 %local_A_pong_V_addr = getelementptr i512 %local_A_pong_V, i64 0, i64 %zext_ln14476_2

]]></Node>
<StgValue><ssdm name="local_A_pong_V_addr"/></StgValue>
</operation>

<operation id="138" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1816" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader13:22 %specpipeline_ln14469 = specpipeline void @_ssdm_op_SpecPipeline, i32 2, i32 0, i32 0, i32 0, void @empty_295

]]></Node>
<StgValue><ssdm name="specpipeline_ln14469"/></StgValue>
</operation>

<operation id="139" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1816" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader13:23 %specloopname_ln14469 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1294

]]></Node>
<StgValue><ssdm name="specloopname_ln14469"/></StgValue>
</operation>

<operation id="140" st_id="9" stage="1" lat="1">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1816" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="512" op_1_bw="9">
<![CDATA[
.preheader13:25 %store_ln14476 = store i512 %tmp, i9 %local_A_pong_V_addr

]]></Node>
<StgValue><ssdm name="store_ln14476"/></StgValue>
</operation>

<operation id="141" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1816" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader13:26 %add_ln691_1734 = add i5 %select_ln890_665, i5 1

]]></Node>
<StgValue><ssdm name="add_ln691_1734"/></StgValue>
</operation>

<operation id="142" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1816" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="0">
<![CDATA[
.preheader13:29 %br_ln0 = br void %.preheader13.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="143" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="0">
<![CDATA[
.loopexit1238.loopexit441:0 %br_ln0 = br void %.loopexit1238

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="144" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.loopexit1238:0 %add_ln691_1737 = add i3 %c3_V_1, i3 1

]]></Node>
<StgValue><ssdm name="add_ln691_1737"/></StgValue>
</operation>

<operation id="145" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="0">
<![CDATA[
.loopexit1238:1 %br_ln0 = br void %.preheader15

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="146" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="14" op_0_bw="14" op_1_bw="0" op_2_bw="14" op_3_bw="0">
<![CDATA[
.preheader10.preheader:0 %indvar_flatten84 = phi i14 %add_ln890_427, void %.preheader10, i14 0, void %.preheader10.preheader.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten84"/></StgValue>
</operation>

<operation id="147" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.preheader10.preheader:1 %c5_V_149 = phi i2 %select_ln890_658, void %.preheader10, i2 0, void %.preheader10.preheader.preheader

]]></Node>
<StgValue><ssdm name="c5_V_149"/></StgValue>
</operation>

<operation id="148" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="14" op_0_bw="14" op_1_bw="0" op_2_bw="14" op_3_bw="0">
<![CDATA[
.preheader10.preheader:2 %indvar_flatten54 = phi i14 %select_ln890_662, void %.preheader10, i14 0, void %.preheader10.preheader.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten54"/></StgValue>
</operation>

<operation id="149" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
.preheader10.preheader:3 %c6_V_182 = phi i6 %select_ln890_660, void %.preheader10, i6 0, void %.preheader10.preheader.preheader

]]></Node>
<StgValue><ssdm name="c6_V_182"/></StgValue>
</operation>

<operation id="150" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
.preheader10.preheader:4 %indvar_flatten41 = phi i9 %select_ln890_661, void %.preheader10, i9 0, void %.preheader10.preheader.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten41"/></StgValue>
</operation>

<operation id="151" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader10.preheader:5 %c8_V_4 = phi i5 %add_ln691_1731, void %.preheader10, i5 0, void %.preheader10.preheader.preheader

]]></Node>
<StgValue><ssdm name="c8_V_4"/></StgValue>
</operation>

<operation id="152" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader10.preheader:6 %add_ln890_427 = add i14 %indvar_flatten84, i14 1

]]></Node>
<StgValue><ssdm name="add_ln890_427"/></StgValue>
</operation>

<operation id="153" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="4" op_0_bw="4" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader10.preheader:7 %div_i_i6 = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %c6_V_182, i32 1, i32 4

]]></Node>
<StgValue><ssdm name="div_i_i6"/></StgValue>
</operation>

<operation id="154" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="1" op_0_bw="6">
<![CDATA[
.preheader10.preheader:8 %empty = trunc i6 %c6_V_182

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="155" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader10.preheader:9 %icmp_ln890_1815 = icmp_eq  i14 %indvar_flatten84, i14 8192

]]></Node>
<StgValue><ssdm name="icmp_ln890_1815"/></StgValue>
</operation>

<operation id="156" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader10.preheader:10 %br_ln890 = br i1 %icmp_ln890_1815, void %.preheader10, void %.loopexit1242.loopexit440

]]></Node>
<StgValue><ssdm name="br_ln890"/></StgValue>
</operation>

<operation id="157" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1815" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader10:0 %add_ln691_1729 = add i2 %c5_V_149, i2 1

]]></Node>
<StgValue><ssdm name="add_ln691_1729"/></StgValue>
</operation>

<operation id="158" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1815" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader10:3 %icmp_ln890_1823 = icmp_eq  i14 %indvar_flatten54, i14 4096

]]></Node>
<StgValue><ssdm name="icmp_ln890_1823"/></StgValue>
</operation>

<operation id="159" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1815" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader10:4 %select_ln890_657 = select i1 %icmp_ln890_1823, i6 0, i6 %c6_V_182

]]></Node>
<StgValue><ssdm name="select_ln890_657"/></StgValue>
</operation>

<operation id="160" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1815" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.preheader10:5 %select_ln890_658 = select i1 %icmp_ln890_1823, i2 %add_ln691_1729, i2 %c5_V_149

]]></Node>
<StgValue><ssdm name="select_ln890_658"/></StgValue>
</operation>

<operation id="161" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1815" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader10:7 %select_ln890_659 = select i1 %icmp_ln890_1823, i4 0, i4 %div_i_i6

]]></Node>
<StgValue><ssdm name="select_ln890_659"/></StgValue>
</operation>

<operation id="162" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1815" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader10:8 %xor_ln890_13 = xor i1 %icmp_ln890_1823, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln890_13"/></StgValue>
</operation>

<operation id="163" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1815" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader10:9 %and_ln890_20 = and i1 %empty, i1 %xor_ln890_13

]]></Node>
<StgValue><ssdm name="and_ln890_20"/></StgValue>
</operation>

<operation id="164" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1815" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader10:10 %xor_ln890_9 = xor i1 %icmp_ln890_1823, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln890_9"/></StgValue>
</operation>

<operation id="165" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1815" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader10:11 %icmp_ln890_1824 = icmp_eq  i5 %c8_V_4, i5 16

]]></Node>
<StgValue><ssdm name="icmp_ln890_1824"/></StgValue>
</operation>

<operation id="166" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1815" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader10:12 %and_ln890_15 = and i1 %icmp_ln890_1824, i1 %xor_ln890_9

]]></Node>
<StgValue><ssdm name="and_ln890_15"/></StgValue>
</operation>

<operation id="167" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1815" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader10:13 %icmp_ln890_1825 = icmp_eq  i9 %indvar_flatten41, i9 128

]]></Node>
<StgValue><ssdm name="icmp_ln890_1825"/></StgValue>
</operation>

<operation id="168" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1815" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader10:14 %and_ln890_16 = and i1 %icmp_ln890_1825, i1 %xor_ln890_9

]]></Node>
<StgValue><ssdm name="and_ln890_16"/></StgValue>
</operation>

<operation id="169" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1815" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader10:15 %add_ln691_1730 = add i6 %select_ln890_657, i6 1

]]></Node>
<StgValue><ssdm name="add_ln691_1730"/></StgValue>
</operation>

<operation id="170" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1815" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="4" op_0_bw="4" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader10:17 %div_i_i623_mid1 = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %add_ln691_1730, i32 1, i32 4

]]></Node>
<StgValue><ssdm name="div_i_i623_mid1"/></StgValue>
</operation>

<operation id="171" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1815" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader10:18 %select_ln14503 = select i1 %and_ln890_16, i4 %div_i_i623_mid1, i4 %select_ln890_659

]]></Node>
<StgValue><ssdm name="select_ln14503"/></StgValue>
</operation>

<operation id="172" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1815" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="1" op_0_bw="6">
<![CDATA[
.preheader10:19 %empty_2547 = trunc i6 %add_ln691_1730

]]></Node>
<StgValue><ssdm name="empty_2547"/></StgValue>
</operation>

<operation id="173" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1815" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader10:20 %select_ln14503_1 = select i1 %and_ln890_16, i1 %empty_2547, i1 %and_ln890_20

]]></Node>
<StgValue><ssdm name="select_ln14503_1"/></StgValue>
</operation>

<operation id="174" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1815" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader10:22 %xor_ln14503 = xor i1 %icmp_ln890_1825, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln14503"/></StgValue>
</operation>

<operation id="175" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1815" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader10:23 %or_ln14503 = or i1 %icmp_ln890_1823, i1 %xor_ln14503

]]></Node>
<StgValue><ssdm name="or_ln14503"/></StgValue>
</operation>

<operation id="176" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1815" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader10:24 %and_ln14503 = and i1 %and_ln890_15, i1 %or_ln14503

]]></Node>
<StgValue><ssdm name="and_ln14503"/></StgValue>
</operation>

<operation id="177" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1815" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader10:25 %select_ln890_660 = select i1 %and_ln890_16, i6 %add_ln691_1730, i6 %select_ln890_657

]]></Node>
<StgValue><ssdm name="select_ln890_660"/></StgValue>
</operation>

<operation id="178" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1815" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader10:27 %or_ln14505 = or i1 %and_ln14503, i1 %and_ln890_16

]]></Node>
<StgValue><ssdm name="or_ln14505"/></StgValue>
</operation>

<operation id="179" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1815" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader10:28 %or_ln14505_1 = or i1 %or_ln14505, i1 %icmp_ln890_1823

]]></Node>
<StgValue><ssdm name="or_ln14505_1"/></StgValue>
</operation>

<operation id="180" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1815" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader10:29 %select_ln14505 = select i1 %or_ln14505_1, i5 0, i5 %c8_V_4

]]></Node>
<StgValue><ssdm name="select_ln14505"/></StgValue>
</operation>

<operation id="181" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1815" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader10:46 %add_ln890_425 = add i9 %indvar_flatten41, i9 1

]]></Node>
<StgValue><ssdm name="add_ln890_425"/></StgValue>
</operation>

<operation id="182" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1815" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader10:47 %or_ln890_71 = or i1 %and_ln890_16, i1 %icmp_ln890_1823

]]></Node>
<StgValue><ssdm name="or_ln890_71"/></StgValue>
</operation>

<operation id="183" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1815" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
.preheader10:48 %select_ln890_661 = select i1 %or_ln890_71, i9 1, i9 %add_ln890_425

]]></Node>
<StgValue><ssdm name="select_ln890_661"/></StgValue>
</operation>

<operation id="184" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1815" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader10:49 %add_ln890_426 = add i14 %indvar_flatten54, i14 1

]]></Node>
<StgValue><ssdm name="add_ln890_426"/></StgValue>
</operation>

<operation id="185" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1815" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
.preheader10:50 %select_ln890_662 = select i1 %icmp_ln890_1823, i14 1, i14 %add_ln890_426

]]></Node>
<StgValue><ssdm name="select_ln890_662"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="186" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1815" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="5" op_0_bw="2">
<![CDATA[
.preheader10:6 %zext_ln14513 = zext i2 %select_ln890_658

]]></Node>
<StgValue><ssdm name="zext_ln14513"/></StgValue>
</operation>

<operation id="187" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1815" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader10:30 %shl_ln14513 = shl i5 %select_ln14505, i5 1

]]></Node>
<StgValue><ssdm name="shl_ln14513"/></StgValue>
</operation>

<operation id="188" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1815" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader10:31 %add_ln14513 = add i5 %shl_ln14513, i5 %zext_ln14513

]]></Node>
<StgValue><ssdm name="add_ln14513"/></StgValue>
</operation>

<operation id="189" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1815" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
.preheader10:32 %or_ln4 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %add_ln14513, i4 %select_ln14503

]]></Node>
<StgValue><ssdm name="or_ln4"/></StgValue>
</operation>

<operation id="190" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1815" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="64" op_0_bw="9">
<![CDATA[
.preheader10:33 %zext_ln14513_1 = zext i9 %or_ln4

]]></Node>
<StgValue><ssdm name="zext_ln14513_1"/></StgValue>
</operation>

<operation id="191" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1815" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="9" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader10:34 %local_A_ping_V_addr_6 = getelementptr i512 %local_A_ping_V, i64 0, i64 %zext_ln14513_1

]]></Node>
<StgValue><ssdm name="local_A_ping_V_addr_6"/></StgValue>
</operation>

<operation id="192" st_id="12" stage="2" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1815" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="512" op_0_bw="9">
<![CDATA[
.preheader10:37 %in_data_V_88 = load i9 %local_A_ping_V_addr_6

]]></Node>
<StgValue><ssdm name="in_data_V_88"/></StgValue>
</operation>

<operation id="193" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1815" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader10:45 %add_ln691_1731 = add i5 %select_ln14505, i5 1

]]></Node>
<StgValue><ssdm name="add_ln691_1731"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="194" st_id="13" stage="1" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1815" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="512" op_0_bw="9">
<![CDATA[
.preheader10:37 %in_data_V_88 = load i9 %local_A_ping_V_addr_6

]]></Node>
<StgValue><ssdm name="in_data_V_88"/></StgValue>
</operation>

<operation id="195" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1815" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="256" op_0_bw="512">
<![CDATA[
.preheader10:38 %trunc_ln674_100 = trunc i512 %in_data_V_88

]]></Node>
<StgValue><ssdm name="trunc_ln674_100"/></StgValue>
</operation>

<operation id="196" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1815" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="256" op_1_bw="1">
<![CDATA[
.preheader10:39 %store_ln14515 = store i256 %trunc_ln674_100, i1 %data_split_V_38_addr

]]></Node>
<StgValue><ssdm name="store_ln14515"/></StgValue>
</operation>

<operation id="197" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1815" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="256" op_0_bw="256" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader10:40 %p_Result_1 = partselect i256 @_ssdm_op_PartSelect.i256.i512.i32.i32, i512 %in_data_V_88, i32 256, i32 511

]]></Node>
<StgValue><ssdm name="p_Result_1"/></StgValue>
</operation>

<operation id="198" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1815" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="0" op_0_bw="256" op_1_bw="1">
<![CDATA[
.preheader10:41 %store_ln14515 = store i256 %p_Result_1, i1 %data_split_V_38_addr_1

]]></Node>
<StgValue><ssdm name="store_ln14515"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="199" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1815" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="64" op_0_bw="1">
<![CDATA[
.preheader10:21 %zext_ln14503 = zext i1 %select_ln14503_1

]]></Node>
<StgValue><ssdm name="zext_ln14503"/></StgValue>
</operation>

<operation id="200" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1815" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="1" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader10:42 %data_split_V_38_addr_2 = getelementptr i256 %data_split_V_38, i64 0, i64 %zext_ln14503

]]></Node>
<StgValue><ssdm name="data_split_V_38_addr_2"/></StgValue>
</operation>

<operation id="201" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1815" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="256" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader10:43 %data_split_V_38_load = load i1 %data_split_V_38_addr_2

]]></Node>
<StgValue><ssdm name="data_split_V_38_load"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="202" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1815" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader10:1 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @A_IO_L2_in_2_x1_loop_11_A_IO_L2_in_2_x1_loop_13_A_IO_L2_in_2_x1_loop_14_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="203" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1815" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader10:2 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8192, i64 8192, i64 8192

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="204" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1815" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader10:16 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @A_IO_L2_in_2_x1_loop_12_A_IO_L2_in_2_x1_loop_13_A_IO_L2_in_2_x1_loop_14_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="205" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1815" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader10:26 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @A_IO_L2_in_2_x1_loop_13_A_IO_L2_in_2_x1_loop_14_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="206" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1815" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader10:35 %specpipeline_ln14507 = specpipeline void @_ssdm_op_SpecPipeline, i32 2, i32 0, i32 0, i32 0, void @empty_295

]]></Node>
<StgValue><ssdm name="specpipeline_ln14507"/></StgValue>
</operation>

<operation id="207" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1815" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader10:36 %specloopname_ln14507 = specloopname void @_ssdm_op_SpecLoopName, void @empty_550

]]></Node>
<StgValue><ssdm name="specloopname_ln14507"/></StgValue>
</operation>

<operation id="208" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1815" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="256" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader10:43 %data_split_V_38_load = load i1 %data_split_V_38_addr_2

]]></Node>
<StgValue><ssdm name="data_split_V_38_load"/></StgValue>
</operation>

<operation id="209" st_id="15" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1815" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256">
<![CDATA[
.preheader10:44 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_A_PE_2_0_x143, i256 %data_split_V_38_load

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="210" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1815" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="0">
<![CDATA[
.preheader10:51 %br_ln0 = br void %.preheader10.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="211" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln14455" val="0"/>
<literal name="or_ln14455" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="0" op_0_bw="0">
<![CDATA[
.loopexit1242.loopexit440:0 %br_ln0 = br void %.loopexit1242

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="212" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln14455" val="1"/>
<literal name="or_ln14455" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="0" op_0_bw="0">
<![CDATA[
.loopexit1242.loopexit:0 %br_ln0 = br void %.loopexit1242

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="213" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.loopexit1242:0 %arb = xor i1 %and_ln14455, i1 1

]]></Node>
<StgValue><ssdm name="arb"/></StgValue>
</operation>

<operation id="214" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.loopexit1242:1 %add_ln691_1735 = add i8 %c2_V, i8 1

]]></Node>
<StgValue><ssdm name="add_ln691_1735"/></StgValue>
</operation>

<operation id="215" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.loopexit1242:2 %or_ln691 = or i1 %and_ln14454_1, i1 %icmp_ln890380

]]></Node>
<StgValue><ssdm name="or_ln691"/></StgValue>
</operation>

<operation id="216" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.loopexit1242:3 %c2_V_129 = select i1 %or_ln691, i8 1, i8 %add_ln691_1735

]]></Node>
<StgValue><ssdm name="c2_V_129"/></StgValue>
</operation>

<operation id="217" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890380" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.loopexit1242:4 %add_ln890_431 = add i11 %indvar_flatten185, i11 1

]]></Node>
<StgValue><ssdm name="add_ln890_431"/></StgValue>
</operation>

<operation id="218" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
.loopexit1242:5 %select_ln890_668 = select i1 %icmp_ln890380, i11 1, i11 %add_ln890_431

]]></Node>
<StgValue><ssdm name="select_ln890_668"/></StgValue>
</operation>

<operation id="219" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="0" op_0_bw="0">
<![CDATA[
.loopexit1242:6 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="220" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader9:0 %c3_V = phi i3 %add_ln691_1736, void %.loopexit1240, i3 2, void %.preheader9.preheader

]]></Node>
<StgValue><ssdm name="c3_V"/></StgValue>
</operation>

<operation id="221" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader9:1 %icmp_ln890_1810 = icmp_eq  i3 %c3_V, i3 4

]]></Node>
<StgValue><ssdm name="icmp_ln890_1810"/></StgValue>
</operation>

<operation id="222" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader9:2 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="223" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader9:3 %br_ln14528 = br i1 %icmp_ln890_1810, void %.split39, void

]]></Node>
<StgValue><ssdm name="br_ln14528"/></StgValue>
</operation>

<operation id="224" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1810" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split39:0 %specloopname_ln1616 = specloopname void @_ssdm_op_SpecLoopName, void @empty_967

]]></Node>
<StgValue><ssdm name="specloopname_ln1616"/></StgValue>
</operation>

<operation id="225" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1810" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.split39:1 %icmp_ln870 = icmp_eq  i3 %c3_V, i3 2

]]></Node>
<StgValue><ssdm name="icmp_ln870"/></StgValue>
</operation>

<operation id="226" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1810" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split39:2 %br_ln14531 = br i1 %icmp_ln870, void %.preheader6.preheader.preheader, void %.preheader7.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln14531"/></StgValue>
</operation>

<operation id="227" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1810" val="0"/>
<literal name="icmp_ln870" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="0" op_0_bw="0">
<![CDATA[
.preheader6.preheader.preheader:0 %br_ln890 = br void %.preheader6.preheader

]]></Node>
<StgValue><ssdm name="br_ln890"/></StgValue>
</operation>

<operation id="228" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1810" val="0"/>
<literal name="icmp_ln870" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="0" op_0_bw="0">
<![CDATA[
.preheader7.preheader.preheader:0 %br_ln14532 = br void %.preheader7.preheader

]]></Node>
<StgValue><ssdm name="br_ln14532"/></StgValue>
</operation>

<operation id="229" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1810" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0 %br_ln14567 = br i1 %or_ln14455, void %.loopexit1242, void %.preheader5.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln14567"/></StgValue>
</operation>

<operation id="230" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln14455" val="1"/>
<literal name="icmp_ln890_1810" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="0" op_0_bw="0">
<![CDATA[
.preheader5.preheader.preheader:0 %br_ln14568 = br void %.preheader5.preheader

]]></Node>
<StgValue><ssdm name="br_ln14568"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="231" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
.preheader6.preheader:0 %indvar_flatten126 = phi i10 %add_ln890_424, void %.preheader6, i10 0, void %.preheader6.preheader.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten126"/></StgValue>
</operation>

<operation id="232" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader6.preheader:1 %add_ln890_424 = add i10 %indvar_flatten126, i10 1

]]></Node>
<StgValue><ssdm name="add_ln890_424"/></StgValue>
</operation>

<operation id="233" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader6.preheader:2 %icmp_ln890_1814 = icmp_eq  i10 %indvar_flatten126, i10 512

]]></Node>
<StgValue><ssdm name="icmp_ln890_1814"/></StgValue>
</operation>

<operation id="234" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader6.preheader:3 %br_ln890 = br i1 %icmp_ln890_1814, void %.preheader6, void %.loopexit1240.loopexit

]]></Node>
<StgValue><ssdm name="br_ln890"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="235" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader6:0 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @A_IO_L2_in_2_x1_loop_20_A_IO_L2_in_2_x1_loop_21_A_IO_L2_in_2_x1_loop_22_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="236" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader6:1 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 512, i64 512, i64 512

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="237" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader6:2 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @A_IO_L2_in_2_x1_loop_21_A_IO_L2_in_2_x1_loop_22_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="238" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader6:3 %specpipeline_ln14550 = specpipeline void @_ssdm_op_SpecPipeline, i32 2, i32 0, i32 0, i32 0, void @empty_295

]]></Node>
<StgValue><ssdm name="specpipeline_ln14550"/></StgValue>
</operation>

<operation id="239" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader6:4 %specloopname_ln14550 = specloopname void @_ssdm_op_SpecLoopName, void @empty_33

]]></Node>
<StgValue><ssdm name="specloopname_ln14550"/></StgValue>
</operation>

<operation id="240" st_id="19" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.preheader6:5 %tmp_737 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_2_x17

]]></Node>
<StgValue><ssdm name="tmp_737"/></StgValue>
</operation>

<operation id="241" st_id="19" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512">
<![CDATA[
.preheader6:6 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_3_x18, i512 %tmp_737

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="242" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="0" op_0_bw="0">
<![CDATA[
.preheader6:7 %br_ln0 = br void %.preheader6.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="243" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="0" op_0_bw="0">
<![CDATA[
.loopexit1240.loopexit:0 %br_ln0 = br void %.loopexit1240

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="244" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
.preheader7.preheader:0 %indvar_flatten106 = phi i10 %add_ln890_423, void %.preheader7, i10 0, void %.preheader7.preheader.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten106"/></StgValue>
</operation>

<operation id="245" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader7.preheader:5 %add_ln890_423 = add i10 %indvar_flatten106, i10 1

]]></Node>
<StgValue><ssdm name="add_ln890_423"/></StgValue>
</operation>

<operation id="246" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader7.preheader:6 %icmp_ln890_1813 = icmp_eq  i10 %indvar_flatten106, i10 512

]]></Node>
<StgValue><ssdm name="icmp_ln890_1813"/></StgValue>
</operation>

<operation id="247" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader7.preheader:7 %br_ln890 = br i1 %icmp_ln890_1813, void %.preheader7, void %.loopexit1240.loopexit439

]]></Node>
<StgValue><ssdm name="br_ln890"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="248" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader7.preheader:1 %c4_V = phi i5 %select_ln890_653, void %.preheader7, i5 0, void %.preheader7.preheader.preheader

]]></Node>
<StgValue><ssdm name="c4_V"/></StgValue>
</operation>

<operation id="249" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
.preheader7.preheader:2 %indvar_flatten92 = phi i7 %select_ln890_656, void %.preheader7, i7 0, void %.preheader7.preheader.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten92"/></StgValue>
</operation>

<operation id="250" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.preheader7.preheader:3 %c5_V_148 = phi i2 %select_ln890_655, void %.preheader7, i2 0, void %.preheader7.preheader.preheader

]]></Node>
<StgValue><ssdm name="c5_V_148"/></StgValue>
</operation>

<operation id="251" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader7.preheader:4 %c6_V_183 = phi i5 %add_ln691_1728, void %.preheader7, i5 0, void %.preheader7.preheader.preheader

]]></Node>
<StgValue><ssdm name="c6_V_183"/></StgValue>
</operation>

<operation id="252" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1813" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader7:0 %add_ln691_1726 = add i5 %c4_V, i5 1

]]></Node>
<StgValue><ssdm name="add_ln691_1726"/></StgValue>
</operation>

<operation id="253" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1813" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader7:3 %icmp_ln890_1821 = icmp_eq  i7 %indvar_flatten92, i7 32

]]></Node>
<StgValue><ssdm name="icmp_ln890_1821"/></StgValue>
</operation>

<operation id="254" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1813" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.preheader7:4 %select_ln890_652 = select i1 %icmp_ln890_1821, i2 0, i2 %c5_V_148

]]></Node>
<StgValue><ssdm name="select_ln890_652"/></StgValue>
</operation>

<operation id="255" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1813" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader7:5 %select_ln890_653 = select i1 %icmp_ln890_1821, i5 %add_ln691_1726, i5 %c4_V

]]></Node>
<StgValue><ssdm name="select_ln890_653"/></StgValue>
</operation>

<operation id="256" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1813" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader7:6 %shl_ln14542 = shl i5 %select_ln890_653, i5 1

]]></Node>
<StgValue><ssdm name="shl_ln14542"/></StgValue>
</operation>

<operation id="257" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1813" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader7:7 %xor_ln890_8 = xor i1 %icmp_ln890_1821, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln890_8"/></StgValue>
</operation>

<operation id="258" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1813" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader7:8 %icmp_ln890_1822 = icmp_eq  i5 %c6_V_183, i5 16

]]></Node>
<StgValue><ssdm name="icmp_ln890_1822"/></StgValue>
</operation>

<operation id="259" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1813" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader7:9 %and_ln890_14 = and i1 %icmp_ln890_1822, i1 %xor_ln890_8

]]></Node>
<StgValue><ssdm name="and_ln890_14"/></StgValue>
</operation>

<operation id="260" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1813" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader7:10 %add_ln691_1727 = add i2 %select_ln890_652, i2 1

]]></Node>
<StgValue><ssdm name="add_ln691_1727"/></StgValue>
</operation>

<operation id="261" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1813" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader7:12 %or_ln890_70 = or i1 %and_ln890_14, i1 %icmp_ln890_1821

]]></Node>
<StgValue><ssdm name="or_ln890_70"/></StgValue>
</operation>

<operation id="262" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1813" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader7:13 %select_ln890_654 = select i1 %or_ln890_70, i5 0, i5 %c6_V_183

]]></Node>
<StgValue><ssdm name="select_ln890_654"/></StgValue>
</operation>

<operation id="263" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1813" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.preheader7:14 %select_ln890_655 = select i1 %and_ln890_14, i2 %add_ln691_1727, i2 %select_ln890_652

]]></Node>
<StgValue><ssdm name="select_ln890_655"/></StgValue>
</operation>

<operation id="264" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1813" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="5" op_0_bw="2">
<![CDATA[
.preheader7:15 %zext_ln14542 = zext i2 %select_ln890_655

]]></Node>
<StgValue><ssdm name="zext_ln14542"/></StgValue>
</operation>

<operation id="265" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1813" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader7:16 %add_ln14542 = add i5 %shl_ln14542, i5 %zext_ln14542

]]></Node>
<StgValue><ssdm name="add_ln14542"/></StgValue>
</operation>

<operation id="266" st_id="22" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1813" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.preheader7:24 %tmp_736 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_2_x17

]]></Node>
<StgValue><ssdm name="tmp_736"/></StgValue>
</operation>

<operation id="267" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1813" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader7:27 %add_ln890_422 = add i7 %indvar_flatten92, i7 1

]]></Node>
<StgValue><ssdm name="add_ln890_422"/></StgValue>
</operation>

<operation id="268" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1813" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
.preheader7:28 %select_ln890_656 = select i1 %icmp_ln890_1821, i7 1, i7 %add_ln890_422

]]></Node>
<StgValue><ssdm name="select_ln890_656"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="269" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1813" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader7:1 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @A_IO_L2_in_2_x1_loop_17_A_IO_L2_in_2_x1_loop_18_A_IO_L2_in_2_x1_loop_19_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="270" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1813" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader7:2 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 512, i64 512, i64 512

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="271" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1813" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader7:11 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @A_IO_L2_in_2_x1_loop_18_A_IO_L2_in_2_x1_loop_19_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="272" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1813" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
.preheader7:17 %tmp_751_cast = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %add_ln14542, i4 0

]]></Node>
<StgValue><ssdm name="tmp_751_cast"/></StgValue>
</operation>

<operation id="273" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1813" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="9" op_0_bw="5">
<![CDATA[
.preheader7:18 %zext_ln14542_1 = zext i5 %select_ln890_654

]]></Node>
<StgValue><ssdm name="zext_ln14542_1"/></StgValue>
</operation>

<operation id="274" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1813" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader7:19 %add_ln14542_1 = add i9 %tmp_751_cast, i9 %zext_ln14542_1

]]></Node>
<StgValue><ssdm name="add_ln14542_1"/></StgValue>
</operation>

<operation id="275" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1813" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="64" op_0_bw="9">
<![CDATA[
.preheader7:20 %zext_ln14542_2 = zext i9 %add_ln14542_1

]]></Node>
<StgValue><ssdm name="zext_ln14542_2"/></StgValue>
</operation>

<operation id="276" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1813" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="9" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader7:21 %local_A_ping_V_addr_5 = getelementptr i512 %local_A_ping_V, i64 0, i64 %zext_ln14542_2

]]></Node>
<StgValue><ssdm name="local_A_ping_V_addr_5"/></StgValue>
</operation>

<operation id="277" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1813" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader7:22 %specpipeline_ln14535 = specpipeline void @_ssdm_op_SpecPipeline, i32 2, i32 0, i32 0, i32 0, void @empty_295

]]></Node>
<StgValue><ssdm name="specpipeline_ln14535"/></StgValue>
</operation>

<operation id="278" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1813" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader7:23 %specloopname_ln14535 = specloopname void @_ssdm_op_SpecLoopName, void @empty_132

]]></Node>
<StgValue><ssdm name="specloopname_ln14535"/></StgValue>
</operation>

<operation id="279" st_id="23" stage="1" lat="1">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1813" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="0" op_0_bw="512" op_1_bw="9">
<![CDATA[
.preheader7:25 %store_ln14542 = store i512 %tmp_736, i9 %local_A_ping_V_addr_5

]]></Node>
<StgValue><ssdm name="store_ln14542"/></StgValue>
</operation>

<operation id="280" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1813" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader7:26 %add_ln691_1728 = add i5 %select_ln890_654, i5 1

]]></Node>
<StgValue><ssdm name="add_ln691_1728"/></StgValue>
</operation>

<operation id="281" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1813" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="0" op_0_bw="0">
<![CDATA[
.preheader7:29 %br_ln0 = br void %.preheader7.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="282" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="0" op_0_bw="0">
<![CDATA[
.loopexit1240.loopexit439:0 %br_ln0 = br void %.loopexit1240

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="283" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.loopexit1240:0 %add_ln691_1736 = add i3 %c3_V, i3 1

]]></Node>
<StgValue><ssdm name="add_ln691_1736"/></StgValue>
</operation>

<operation id="284" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="0" op_0_bw="0">
<![CDATA[
.loopexit1240:1 %br_ln0 = br void %.preheader9

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="285" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="14" op_0_bw="14" op_1_bw="0" op_2_bw="14" op_3_bw="0">
<![CDATA[
.preheader5.preheader:0 %indvar_flatten177 = phi i14 %add_ln890_421, void %.preheader5, i14 0, void %.preheader5.preheader.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten177"/></StgValue>
</operation>

<operation id="286" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.preheader5.preheader:1 %c5_V_147 = phi i2 %select_ln890_647, void %.preheader5, i2 0, void %.preheader5.preheader.preheader

]]></Node>
<StgValue><ssdm name="c5_V_147"/></StgValue>
</operation>

<operation id="287" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="14" op_0_bw="14" op_1_bw="0" op_2_bw="14" op_3_bw="0">
<![CDATA[
.preheader5.preheader:2 %indvar_flatten147 = phi i14 %select_ln890_651, void %.preheader5, i14 0, void %.preheader5.preheader.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten147"/></StgValue>
</operation>

<operation id="288" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
.preheader5.preheader:3 %c6_V_181 = phi i6 %select_ln890_649, void %.preheader5, i6 0, void %.preheader5.preheader.preheader

]]></Node>
<StgValue><ssdm name="c6_V_181"/></StgValue>
</operation>

<operation id="289" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
.preheader5.preheader:4 %indvar_flatten134 = phi i9 %select_ln890_650, void %.preheader5, i9 0, void %.preheader5.preheader.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten134"/></StgValue>
</operation>

<operation id="290" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader5.preheader:5 %c8_V_3 = phi i5 %add_ln691_1725, void %.preheader5, i5 0, void %.preheader5.preheader.preheader

]]></Node>
<StgValue><ssdm name="c8_V_3"/></StgValue>
</operation>

<operation id="291" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader5.preheader:6 %add_ln890_421 = add i14 %indvar_flatten177, i14 1

]]></Node>
<StgValue><ssdm name="add_ln890_421"/></StgValue>
</operation>

<operation id="292" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="4" op_0_bw="4" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader5.preheader:7 %div_i_i5 = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %c6_V_181, i32 1, i32 4

]]></Node>
<StgValue><ssdm name="div_i_i5"/></StgValue>
</operation>

<operation id="293" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="1" op_0_bw="6">
<![CDATA[
.preheader5.preheader:8 %empty_2548 = trunc i6 %c6_V_181

]]></Node>
<StgValue><ssdm name="empty_2548"/></StgValue>
</operation>

<operation id="294" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader5.preheader:9 %icmp_ln890_1812 = icmp_eq  i14 %indvar_flatten177, i14 8192

]]></Node>
<StgValue><ssdm name="icmp_ln890_1812"/></StgValue>
</operation>

<operation id="295" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader5.preheader:10 %br_ln890 = br i1 %icmp_ln890_1812, void %.preheader5, void %.loopexit1242.loopexit

]]></Node>
<StgValue><ssdm name="br_ln890"/></StgValue>
</operation>

<operation id="296" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1812" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader5:0 %add_ln691_1723 = add i2 %c5_V_147, i2 1

]]></Node>
<StgValue><ssdm name="add_ln691_1723"/></StgValue>
</operation>

<operation id="297" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1812" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader5:3 %icmp_ln890_1818 = icmp_eq  i14 %indvar_flatten147, i14 4096

]]></Node>
<StgValue><ssdm name="icmp_ln890_1818"/></StgValue>
</operation>

<operation id="298" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1812" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader5:4 %select_ln890_646 = select i1 %icmp_ln890_1818, i6 0, i6 %c6_V_181

]]></Node>
<StgValue><ssdm name="select_ln890_646"/></StgValue>
</operation>

<operation id="299" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1812" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.preheader5:5 %select_ln890_647 = select i1 %icmp_ln890_1818, i2 %add_ln691_1723, i2 %c5_V_147

]]></Node>
<StgValue><ssdm name="select_ln890_647"/></StgValue>
</operation>

<operation id="300" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1812" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader5:7 %select_ln890_648 = select i1 %icmp_ln890_1818, i4 0, i4 %div_i_i5

]]></Node>
<StgValue><ssdm name="select_ln890_648"/></StgValue>
</operation>

<operation id="301" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1812" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader5:8 %xor_ln890_12 = xor i1 %icmp_ln890_1818, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln890_12"/></StgValue>
</operation>

<operation id="302" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1812" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader5:9 %and_ln890_19 = and i1 %empty_2548, i1 %xor_ln890_12

]]></Node>
<StgValue><ssdm name="and_ln890_19"/></StgValue>
</operation>

<operation id="303" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1812" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader5:10 %xor_ln890_7 = xor i1 %icmp_ln890_1818, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln890_7"/></StgValue>
</operation>

<operation id="304" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1812" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader5:11 %icmp_ln890_1819 = icmp_eq  i5 %c8_V_3, i5 16

]]></Node>
<StgValue><ssdm name="icmp_ln890_1819"/></StgValue>
</operation>

<operation id="305" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1812" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader5:12 %and_ln890_12 = and i1 %icmp_ln890_1819, i1 %xor_ln890_7

]]></Node>
<StgValue><ssdm name="and_ln890_12"/></StgValue>
</operation>

<operation id="306" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1812" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader5:13 %icmp_ln890_1820 = icmp_eq  i9 %indvar_flatten134, i9 128

]]></Node>
<StgValue><ssdm name="icmp_ln890_1820"/></StgValue>
</operation>

<operation id="307" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1812" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader5:14 %and_ln890_13 = and i1 %icmp_ln890_1820, i1 %xor_ln890_7

]]></Node>
<StgValue><ssdm name="and_ln890_13"/></StgValue>
</operation>

<operation id="308" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1812" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader5:15 %add_ln691_1724 = add i6 %select_ln890_646, i6 1

]]></Node>
<StgValue><ssdm name="add_ln691_1724"/></StgValue>
</operation>

<operation id="309" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1812" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="4" op_0_bw="4" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader5:17 %div_i_i367_mid1 = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %add_ln691_1724, i32 1, i32 4

]]></Node>
<StgValue><ssdm name="div_i_i367_mid1"/></StgValue>
</operation>

<operation id="310" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1812" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader5:18 %select_ln14569 = select i1 %and_ln890_13, i4 %div_i_i367_mid1, i4 %select_ln890_648

]]></Node>
<StgValue><ssdm name="select_ln14569"/></StgValue>
</operation>

<operation id="311" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1812" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="1" op_0_bw="6">
<![CDATA[
.preheader5:19 %empty_2549 = trunc i6 %add_ln691_1724

]]></Node>
<StgValue><ssdm name="empty_2549"/></StgValue>
</operation>

<operation id="312" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1812" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader5:20 %select_ln14569_1 = select i1 %and_ln890_13, i1 %empty_2549, i1 %and_ln890_19

]]></Node>
<StgValue><ssdm name="select_ln14569_1"/></StgValue>
</operation>

<operation id="313" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1812" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader5:22 %xor_ln14569 = xor i1 %icmp_ln890_1820, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln14569"/></StgValue>
</operation>

<operation id="314" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1812" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader5:23 %or_ln14569 = or i1 %icmp_ln890_1818, i1 %xor_ln14569

]]></Node>
<StgValue><ssdm name="or_ln14569"/></StgValue>
</operation>

<operation id="315" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1812" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader5:24 %and_ln14569 = and i1 %and_ln890_12, i1 %or_ln14569

]]></Node>
<StgValue><ssdm name="and_ln14569"/></StgValue>
</operation>

<operation id="316" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1812" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader5:25 %select_ln890_649 = select i1 %and_ln890_13, i6 %add_ln691_1724, i6 %select_ln890_646

]]></Node>
<StgValue><ssdm name="select_ln890_649"/></StgValue>
</operation>

<operation id="317" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1812" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader5:27 %or_ln14571 = or i1 %and_ln14569, i1 %and_ln890_13

]]></Node>
<StgValue><ssdm name="or_ln14571"/></StgValue>
</operation>

<operation id="318" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1812" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader5:28 %or_ln14571_1 = or i1 %or_ln14571, i1 %icmp_ln890_1818

]]></Node>
<StgValue><ssdm name="or_ln14571_1"/></StgValue>
</operation>

<operation id="319" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1812" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader5:29 %select_ln14571 = select i1 %or_ln14571_1, i5 0, i5 %c8_V_3

]]></Node>
<StgValue><ssdm name="select_ln14571"/></StgValue>
</operation>

<operation id="320" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1812" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader5:46 %add_ln890_419 = add i9 %indvar_flatten134, i9 1

]]></Node>
<StgValue><ssdm name="add_ln890_419"/></StgValue>
</operation>

<operation id="321" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1812" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader5:47 %or_ln890_69 = or i1 %and_ln890_13, i1 %icmp_ln890_1818

]]></Node>
<StgValue><ssdm name="or_ln890_69"/></StgValue>
</operation>

<operation id="322" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1812" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
.preheader5:48 %select_ln890_650 = select i1 %or_ln890_69, i9 1, i9 %add_ln890_419

]]></Node>
<StgValue><ssdm name="select_ln890_650"/></StgValue>
</operation>

<operation id="323" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1812" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader5:49 %add_ln890_420 = add i14 %indvar_flatten147, i14 1

]]></Node>
<StgValue><ssdm name="add_ln890_420"/></StgValue>
</operation>

<operation id="324" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1812" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
.preheader5:50 %select_ln890_651 = select i1 %icmp_ln890_1818, i14 1, i14 %add_ln890_420

]]></Node>
<StgValue><ssdm name="select_ln890_651"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="325" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1812" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="5" op_0_bw="2">
<![CDATA[
.preheader5:6 %zext_ln14579 = zext i2 %select_ln890_647

]]></Node>
<StgValue><ssdm name="zext_ln14579"/></StgValue>
</operation>

<operation id="326" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1812" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader5:30 %shl_ln14579 = shl i5 %select_ln14571, i5 1

]]></Node>
<StgValue><ssdm name="shl_ln14579"/></StgValue>
</operation>

<operation id="327" st_id="26" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1812" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader5:31 %add_ln14579 = add i5 %shl_ln14579, i5 %zext_ln14579

]]></Node>
<StgValue><ssdm name="add_ln14579"/></StgValue>
</operation>

<operation id="328" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1812" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
.preheader5:32 %or_ln3 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %add_ln14579, i4 %select_ln14569

]]></Node>
<StgValue><ssdm name="or_ln3"/></StgValue>
</operation>

<operation id="329" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1812" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="64" op_0_bw="9">
<![CDATA[
.preheader5:33 %zext_ln14579_1 = zext i9 %or_ln3

]]></Node>
<StgValue><ssdm name="zext_ln14579_1"/></StgValue>
</operation>

<operation id="330" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1812" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="9" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5:34 %local_A_pong_V_addr_3 = getelementptr i512 %local_A_pong_V, i64 0, i64 %zext_ln14579_1

]]></Node>
<StgValue><ssdm name="local_A_pong_V_addr_3"/></StgValue>
</operation>

<operation id="331" st_id="26" stage="2" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1812" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="512" op_0_bw="9">
<![CDATA[
.preheader5:37 %in_data_V_87 = load i9 %local_A_pong_V_addr_3

]]></Node>
<StgValue><ssdm name="in_data_V_87"/></StgValue>
</operation>

<operation id="332" st_id="26" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1812" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader5:45 %add_ln691_1725 = add i5 %select_ln14571, i5 1

]]></Node>
<StgValue><ssdm name="add_ln691_1725"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="333" st_id="27" stage="1" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1812" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="512" op_0_bw="9">
<![CDATA[
.preheader5:37 %in_data_V_87 = load i9 %local_A_pong_V_addr_3

]]></Node>
<StgValue><ssdm name="in_data_V_87"/></StgValue>
</operation>

<operation id="334" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1812" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="256" op_0_bw="512">
<![CDATA[
.preheader5:38 %trunc_ln674_99 = trunc i512 %in_data_V_87

]]></Node>
<StgValue><ssdm name="trunc_ln674_99"/></StgValue>
</operation>

<operation id="335" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1812" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="0" op_0_bw="256" op_1_bw="1">
<![CDATA[
.preheader5:39 %store_ln14581 = store i256 %trunc_ln674_99, i1 %data_split_V_37_addr

]]></Node>
<StgValue><ssdm name="store_ln14581"/></StgValue>
</operation>

<operation id="336" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1812" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="256" op_0_bw="256" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader5:40 %p_Result_4591_1 = partselect i256 @_ssdm_op_PartSelect.i256.i512.i32.i32, i512 %in_data_V_87, i32 256, i32 511

]]></Node>
<StgValue><ssdm name="p_Result_4591_1"/></StgValue>
</operation>

<operation id="337" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1812" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="0" op_0_bw="256" op_1_bw="1">
<![CDATA[
.preheader5:41 %store_ln14581 = store i256 %p_Result_4591_1, i1 %data_split_V_37_addr_1

]]></Node>
<StgValue><ssdm name="store_ln14581"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="338" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1812" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="64" op_0_bw="1">
<![CDATA[
.preheader5:21 %zext_ln14569 = zext i1 %select_ln14569_1

]]></Node>
<StgValue><ssdm name="zext_ln14569"/></StgValue>
</operation>

<operation id="339" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1812" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="1" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5:42 %data_split_V_37_addr_2 = getelementptr i256 %data_split_V_37, i64 0, i64 %zext_ln14569

]]></Node>
<StgValue><ssdm name="data_split_V_37_addr_2"/></StgValue>
</operation>

<operation id="340" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1812" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="256" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader5:43 %data_split_V_37_load = load i1 %data_split_V_37_addr_2

]]></Node>
<StgValue><ssdm name="data_split_V_37_load"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="341" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1812" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader5:1 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @A_IO_L2_in_2_x1_loop_23_A_IO_L2_in_2_x1_loop_25_A_IO_L2_in_2_x1_loop_26_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="342" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1812" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader5:2 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8192, i64 8192, i64 8192

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="343" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1812" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader5:16 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @A_IO_L2_in_2_x1_loop_24_A_IO_L2_in_2_x1_loop_25_A_IO_L2_in_2_x1_loop_26_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="344" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1812" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader5:26 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @A_IO_L2_in_2_x1_loop_25_A_IO_L2_in_2_x1_loop_26_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="345" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1812" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader5:35 %specpipeline_ln14573 = specpipeline void @_ssdm_op_SpecPipeline, i32 2, i32 0, i32 0, i32 0, void @empty_295

]]></Node>
<StgValue><ssdm name="specpipeline_ln14573"/></StgValue>
</operation>

<operation id="346" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1812" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader5:36 %specloopname_ln14573 = specloopname void @_ssdm_op_SpecLoopName, void @empty_129

]]></Node>
<StgValue><ssdm name="specloopname_ln14573"/></StgValue>
</operation>

<operation id="347" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1812" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="256" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader5:43 %data_split_V_37_load = load i1 %data_split_V_37_addr_2

]]></Node>
<StgValue><ssdm name="data_split_V_37_load"/></StgValue>
</operation>

<operation id="348" st_id="29" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1812" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256">
<![CDATA[
.preheader5:44 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_A_PE_2_0_x143, i256 %data_split_V_37_load

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="349" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1812" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="0" op_0_bw="0">
<![CDATA[
.preheader5:51 %br_ln0 = br void %.preheader5.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="350" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="14" op_0_bw="14" op_1_bw="0" op_2_bw="14" op_3_bw="0">
<![CDATA[
.preheader.preheader:0 %indvar_flatten250 = phi i14 %add_ln890_418, void, i14 0, void %.preheader.preheader.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten250"/></StgValue>
</operation>

<operation id="351" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.preheader.preheader:1 %c5_V = phi i2 %select_ln890_641, void, i2 0, void %.preheader.preheader.preheader

]]></Node>
<StgValue><ssdm name="c5_V"/></StgValue>
</operation>

<operation id="352" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="14" op_0_bw="14" op_1_bw="0" op_2_bw="14" op_3_bw="0">
<![CDATA[
.preheader.preheader:2 %indvar_flatten220 = phi i14 %select_ln890_645, void, i14 0, void %.preheader.preheader.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten220"/></StgValue>
</operation>

<operation id="353" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
.preheader.preheader:3 %c6_V = phi i6 %select_ln890_643, void, i6 0, void %.preheader.preheader.preheader

]]></Node>
<StgValue><ssdm name="c6_V"/></StgValue>
</operation>

<operation id="354" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
.preheader.preheader:4 %indvar_flatten207 = phi i9 %select_ln890_644, void, i9 0, void %.preheader.preheader.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten207"/></StgValue>
</operation>

<operation id="355" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader.preheader:5 %c8_V = phi i5 %add_ln691_1721, void, i5 0, void %.preheader.preheader.preheader

]]></Node>
<StgValue><ssdm name="c8_V"/></StgValue>
</operation>

<operation id="356" st_id="30" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader.preheader:6 %add_ln890_418 = add i14 %indvar_flatten250, i14 1

]]></Node>
<StgValue><ssdm name="add_ln890_418"/></StgValue>
</operation>

<operation id="357" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="4" op_0_bw="4" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:7 %div_i_i = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %c6_V, i32 1, i32 4

]]></Node>
<StgValue><ssdm name="div_i_i"/></StgValue>
</operation>

<operation id="358" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="1" op_0_bw="6">
<![CDATA[
.preheader.preheader:8 %empty_2550 = trunc i6 %c6_V

]]></Node>
<StgValue><ssdm name="empty_2550"/></StgValue>
</operation>

<operation id="359" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader.preheader:9 %icmp_ln890_1806 = icmp_eq  i14 %indvar_flatten250, i14 8192

]]></Node>
<StgValue><ssdm name="icmp_ln890_1806"/></StgValue>
</operation>

<operation id="360" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.preheader:10 %br_ln890 = br i1 %icmp_ln890_1806, void %.preheader, void %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln890"/></StgValue>
</operation>

<operation id="361" st_id="30" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1806" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader:0 %add_ln691 = add i2 %c5_V, i2 1

]]></Node>
<StgValue><ssdm name="add_ln691"/></StgValue>
</operation>

<operation id="362" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1806" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader:3 %icmp_ln890_1807 = icmp_eq  i14 %indvar_flatten220, i14 4096

]]></Node>
<StgValue><ssdm name="icmp_ln890_1807"/></StgValue>
</operation>

<operation id="363" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1806" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader:4 %select_ln890 = select i1 %icmp_ln890_1807, i6 0, i6 %c6_V

]]></Node>
<StgValue><ssdm name="select_ln890"/></StgValue>
</operation>

<operation id="364" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1806" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.preheader:5 %select_ln890_641 = select i1 %icmp_ln890_1807, i2 %add_ln691, i2 %c5_V

]]></Node>
<StgValue><ssdm name="select_ln890_641"/></StgValue>
</operation>

<operation id="365" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1806" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader:7 %select_ln890_642 = select i1 %icmp_ln890_1807, i4 0, i4 %div_i_i

]]></Node>
<StgValue><ssdm name="select_ln890_642"/></StgValue>
</operation>

<operation id="366" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1806" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:8 %xor_ln890_11 = xor i1 %icmp_ln890_1807, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln890_11"/></StgValue>
</operation>

<operation id="367" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1806" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:9 %and_ln890_18 = and i1 %empty_2550, i1 %xor_ln890_11

]]></Node>
<StgValue><ssdm name="and_ln890_18"/></StgValue>
</operation>

<operation id="368" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1806" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:10 %xor_ln890 = xor i1 %icmp_ln890_1807, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln890"/></StgValue>
</operation>

<operation id="369" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1806" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader:11 %icmp_ln890_1808 = icmp_eq  i5 %c8_V, i5 16

]]></Node>
<StgValue><ssdm name="icmp_ln890_1808"/></StgValue>
</operation>

<operation id="370" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1806" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:12 %and_ln890 = and i1 %icmp_ln890_1808, i1 %xor_ln890

]]></Node>
<StgValue><ssdm name="and_ln890"/></StgValue>
</operation>

<operation id="371" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1806" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader:13 %icmp_ln890_1809 = icmp_eq  i9 %indvar_flatten207, i9 128

]]></Node>
<StgValue><ssdm name="icmp_ln890_1809"/></StgValue>
</operation>

<operation id="372" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1806" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:14 %and_ln890_11 = and i1 %icmp_ln890_1809, i1 %xor_ln890

]]></Node>
<StgValue><ssdm name="and_ln890_11"/></StgValue>
</operation>

<operation id="373" st_id="30" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1806" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader:15 %add_ln691_1720 = add i6 %select_ln890, i6 1

]]></Node>
<StgValue><ssdm name="add_ln691_1720"/></StgValue>
</operation>

<operation id="374" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1806" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="4" op_0_bw="4" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader:17 %div_i_i203_mid1 = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %add_ln691_1720, i32 1, i32 4

]]></Node>
<StgValue><ssdm name="div_i_i203_mid1"/></StgValue>
</operation>

<operation id="375" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1806" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader:18 %select_ln14606 = select i1 %and_ln890_11, i4 %div_i_i203_mid1, i4 %select_ln890_642

]]></Node>
<StgValue><ssdm name="select_ln14606"/></StgValue>
</operation>

<operation id="376" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1806" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="1" op_0_bw="6">
<![CDATA[
.preheader:19 %empty_2551 = trunc i6 %add_ln691_1720

]]></Node>
<StgValue><ssdm name="empty_2551"/></StgValue>
</operation>

<operation id="377" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1806" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader:20 %select_ln14606_1 = select i1 %and_ln890_11, i1 %empty_2551, i1 %and_ln890_18

]]></Node>
<StgValue><ssdm name="select_ln14606_1"/></StgValue>
</operation>

<operation id="378" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1806" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:22 %xor_ln14606 = xor i1 %icmp_ln890_1809, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln14606"/></StgValue>
</operation>

<operation id="379" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1806" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:23 %or_ln14606 = or i1 %icmp_ln890_1807, i1 %xor_ln14606

]]></Node>
<StgValue><ssdm name="or_ln14606"/></StgValue>
</operation>

<operation id="380" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1806" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:24 %and_ln14606 = and i1 %and_ln890, i1 %or_ln14606

]]></Node>
<StgValue><ssdm name="and_ln14606"/></StgValue>
</operation>

<operation id="381" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1806" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader:25 %select_ln890_643 = select i1 %and_ln890_11, i6 %add_ln691_1720, i6 %select_ln890

]]></Node>
<StgValue><ssdm name="select_ln890_643"/></StgValue>
</operation>

<operation id="382" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1806" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:27 %or_ln14608 = or i1 %and_ln14606, i1 %and_ln890_11

]]></Node>
<StgValue><ssdm name="or_ln14608"/></StgValue>
</operation>

<operation id="383" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1806" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:28 %or_ln14608_1 = or i1 %or_ln14608, i1 %icmp_ln890_1807

]]></Node>
<StgValue><ssdm name="or_ln14608_1"/></StgValue>
</operation>

<operation id="384" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1806" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader:29 %select_ln14608 = select i1 %or_ln14608_1, i5 0, i5 %c8_V

]]></Node>
<StgValue><ssdm name="select_ln14608"/></StgValue>
</operation>

<operation id="385" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1806" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="0">
<![CDATA[
.loopexit:0 %ret_ln14659 = ret

]]></Node>
<StgValue><ssdm name="ret_ln14659"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="386" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="5" op_0_bw="2">
<![CDATA[
.preheader:6 %zext_ln14616 = zext i2 %select_ln890_641

]]></Node>
<StgValue><ssdm name="zext_ln14616"/></StgValue>
</operation>

<operation id="387" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader:30 %shl_ln14616 = shl i5 %select_ln14608, i5 1

]]></Node>
<StgValue><ssdm name="shl_ln14616"/></StgValue>
</operation>

<operation id="388" st_id="31" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader:31 %add_ln14616 = add i5 %shl_ln14616, i5 %zext_ln14616

]]></Node>
<StgValue><ssdm name="add_ln14616"/></StgValue>
</operation>

<operation id="389" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
.preheader:32 %or_ln = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %add_ln14616, i4 %select_ln14606

]]></Node>
<StgValue><ssdm name="or_ln"/></StgValue>
</operation>

<operation id="390" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="64" op_0_bw="9">
<![CDATA[
.preheader:33 %zext_ln14616_1 = zext i9 %or_ln

]]></Node>
<StgValue><ssdm name="zext_ln14616_1"/></StgValue>
</operation>

<operation id="391" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="9" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:34 %local_A_ping_V_addr = getelementptr i512 %local_A_ping_V, i64 0, i64 %zext_ln14616_1

]]></Node>
<StgValue><ssdm name="local_A_ping_V_addr"/></StgValue>
</operation>

<operation id="392" st_id="31" stage="2" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="512" op_0_bw="9">
<![CDATA[
.preheader:36 %in_data_V = load i9 %local_A_ping_V_addr

]]></Node>
<StgValue><ssdm name="in_data_V"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="393" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader:1 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @A_IO_L2_in_2_x1_loop_28_A_IO_L2_in_2_x1_loop_30_A_IO_L2_in_2_x1_loop_31_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="394" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:2 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8192, i64 8192, i64 8192

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="395" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader:16 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @A_IO_L2_in_2_x1_loop_29_A_IO_L2_in_2_x1_loop_30_A_IO_L2_in_2_x1_loop_31_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="396" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="64" op_0_bw="1">
<![CDATA[
.preheader:21 %zext_ln14606 = zext i1 %select_ln14606_1

]]></Node>
<StgValue><ssdm name="zext_ln14606"/></StgValue>
</operation>

<operation id="397" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader:26 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @A_IO_L2_in_2_x1_loop_30_A_IO_L2_in_2_x1_loop_31_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="398" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader:35 %specloopname_ln14610 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0

]]></Node>
<StgValue><ssdm name="specloopname_ln14610"/></StgValue>
</operation>

<operation id="399" st_id="32" stage="1" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="512" op_0_bw="9">
<![CDATA[
.preheader:36 %in_data_V = load i9 %local_A_ping_V_addr

]]></Node>
<StgValue><ssdm name="in_data_V"/></StgValue>
</operation>

<operation id="400" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="1" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:37 %data_split_V_addr210 = getelementptr i256 %data_split_V, i64 0, i64 %zext_ln14606

]]></Node>
<StgValue><ssdm name="data_split_V_addr210"/></StgValue>
</operation>

<operation id="401" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="0" op_0_bw="0">
<![CDATA[
.preheader:38 %br_ln14617 = br void

]]></Node>
<StgValue><ssdm name="br_ln14617"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="402" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
:0 %n_V = phi i2 %add_ln691_1722, void %ifFalse, i2 0, void %.preheader

]]></Node>
<StgValue><ssdm name="n_V"/></StgValue>
</operation>

<operation id="403" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="512" op_0_bw="512" op_1_bw="0" op_2_bw="512" op_3_bw="0">
<![CDATA[
:1 %p_Val2_s = phi i512 %zext_ln1497, void %ifFalse, i512 %in_data_V, void %.preheader

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="404" st_id="33" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:2 %add_ln691_1722 = add i2 %n_V, i2 1

]]></Node>
<StgValue><ssdm name="add_ln691_1722"/></StgValue>
</operation>

<operation id="405" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:3 %icmp_ln878 = icmp_eq  i2 %n_V, i2 2

]]></Node>
<StgValue><ssdm name="icmp_ln878"/></StgValue>
</operation>

<operation id="406" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="407" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln14617 = br i1 %icmp_ln878, void %.split, void

]]></Node>
<StgValue><ssdm name="br_ln14617"/></StgValue>
</operation>

<operation id="408" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="64" op_0_bw="2">
<![CDATA[
.split:0 %zext_ln878 = zext i2 %n_V

]]></Node>
<StgValue><ssdm name="zext_ln878"/></StgValue>
</operation>

<operation id="409" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="256" op_0_bw="512">
<![CDATA[
.split:3 %trunc_ln674 = trunc i512 %p_Val2_s

]]></Node>
<StgValue><ssdm name="trunc_ln674"/></StgValue>
</operation>

<operation id="410" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="1" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:4 %data_split_V_addr_355 = getelementptr i256 %data_split_V, i64 0, i64 %zext_ln878

]]></Node>
<StgValue><ssdm name="data_split_V_addr_355"/></StgValue>
</operation>

<operation id="411" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="0" op_0_bw="256" op_1_bw="1">
<![CDATA[
.split:5 %store_ln14618 = store i256 %trunc_ln674, i1 %data_split_V_addr_355

]]></Node>
<StgValue><ssdm name="store_ln14618"/></StgValue>
</operation>

<operation id="412" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="256" op_0_bw="256" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:6 %r = partselect i256 @_ssdm_op_PartSelect.i256.i512.i32.i32, i512 %p_Val2_s, i32 256, i32 511

]]></Node>
<StgValue><ssdm name="r"/></StgValue>
</operation>

<operation id="413" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.split:8 %icmp_ln878_30 = icmp_eq  i2 %add_ln691_1722, i2 2

]]></Node>
<StgValue><ssdm name="icmp_ln878_30"/></StgValue>
</operation>

<operation id="414" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split:9 %br_ln878 = br i1 %icmp_ln878_30, void %ifFalse, void %ifTrue

]]></Node>
<StgValue><ssdm name="br_ln878"/></StgValue>
</operation>

<operation id="415" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="0" op_0_bw="0">
<![CDATA[
ifFalse:0 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="416" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.split:1 %specpipeline_ln674 = specpipeline void @_ssdm_op_SpecPipeline, i32 2, i32 0, i32 0, i32 0, void @empty_295

]]></Node>
<StgValue><ssdm name="specpipeline_ln674"/></StgValue>
</operation>

<operation id="417" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split:2 %specloopname_ln674 = specloopname void @_ssdm_op_SpecLoopName, void @empty_127

]]></Node>
<StgValue><ssdm name="specloopname_ln674"/></StgValue>
</operation>

<operation id="418" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="512" op_0_bw="256">
<![CDATA[
.split:7 %zext_ln1497 = zext i256 %r

]]></Node>
<StgValue><ssdm name="zext_ln1497"/></StgValue>
</operation>

<operation id="419" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
<literal name="icmp_ln878_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="256" op_0_bw="1" op_1_bw="0">
<![CDATA[
ifTrue:0 %data_split_V_load = load i1 %data_split_V_addr210

]]></Node>
<StgValue><ssdm name="data_split_V_load"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="420" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="256" op_0_bw="1" op_1_bw="0">
<![CDATA[
ifTrue:0 %data_split_V_load = load i1 %data_split_V_addr210

]]></Node>
<StgValue><ssdm name="data_split_V_load"/></StgValue>
</operation>

<operation id="421" st_id="35" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256">
<![CDATA[
ifTrue:1 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_A_PE_2_0_x143, i256 %data_split_V_load

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="422" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="0" op_0_bw="0">
<![CDATA[
ifTrue:2 %br_ln0 = br void %ifFalse

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="423" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:0 %add_ln691_1721 = add i5 %select_ln14608, i5 1

]]></Node>
<StgValue><ssdm name="add_ln691_1721"/></StgValue>
</operation>

<operation id="424" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1 %add_ln890 = add i9 %indvar_flatten207, i9 1

]]></Node>
<StgValue><ssdm name="add_ln890"/></StgValue>
</operation>

<operation id="425" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2 %or_ln890 = or i1 %and_ln890_11, i1 %icmp_ln890_1807

]]></Node>
<StgValue><ssdm name="or_ln890"/></StgValue>
</operation>

<operation id="426" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
:3 %select_ln890_644 = select i1 %or_ln890, i9 1, i9 %add_ln890

]]></Node>
<StgValue><ssdm name="select_ln890_644"/></StgValue>
</operation>

<operation id="427" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1807" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:4 %add_ln890_417 = add i14 %indvar_flatten220, i14 1

]]></Node>
<StgValue><ssdm name="add_ln890_417"/></StgValue>
</operation>

<operation id="428" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
:5 %select_ln890_645 = select i1 %icmp_ln890_1807, i14 1, i14 %add_ln890_417

]]></Node>
<StgValue><ssdm name="select_ln890_645"/></StgValue>
</operation>

<operation id="429" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="0" op_0_bw="0">
<![CDATA[
:6 %br_ln0 = br void %.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
