[2025-07-13 17:21:34.748451] |==============================================================================|
[2025-07-13 17:21:34.748586] |=========                      OpenRAM v1.2.47                       =========|
[2025-07-13 17:21:34.748633] |=========                                                            =========|
[2025-07-13 17:21:34.748663] |=========               VLSI Design and Automation Lab               =========|
[2025-07-13 17:21:34.748690] |=========        Computer Science and Engineering Department         =========|
[2025-07-13 17:21:34.748715] |=========            University of California Santa Cruz             =========|
[2025-07-13 17:21:34.748739] |=========                                                            =========|
[2025-07-13 17:21:34.748763] |=========          Usage help: openram-user-group@ucsc.edu           =========|
[2025-07-13 17:21:34.748787] |=========        Development help: openram-dev-group@ucsc.edu        =========|
[2025-07-13 17:21:34.748810] |=========                See LICENSE for license info                =========|
[2025-07-13 17:21:34.748834] |==============================================================================|
[2025-07-13 17:21:34.748863] ** Start: 07/13/2025 17:21:34
[2025-07-13 17:21:34.748891] Technology: freepdk45
[2025-07-13 17:21:34.748916] Total size: 2432 bits
[2025-07-13 17:21:34.748943] Word size: 19
Words: 128
Banks: 1
[2025-07-13 17:21:34.748974] RW ports: 0
R-only ports: 1
W-only ports: 1
[2025-07-13 17:21:34.749000] Design supply routing skipped. Supplies will have multiple must-connect pins. (route_supplies=True to enable supply routing).
[2025-07-13 17:21:34.749026] DRC/LVS/PEX is only run on the top-level design to save run-time (inline_lvsdrc=True to do inline checking).
[2025-07-13 17:21:34.749050] DRC/LVS/PEX is disabled (check_lvsdrc=True to enable).
[2025-07-13 17:21:34.749072] Characterization is disabled (using analytical delay models) (analytical_delay=False to simulate).
[2025-07-13 17:21:34.749095] Only generating nominal corner timing.
[2025-07-13 17:21:34.749119] Words per row: None
[2025-07-13 17:21:34.749152] Output files are: 
[2025-07-13 17:21:34.749178] /home/padraig/Tools/OpenRAM/macro/sram_0rw1r1w_19_128_freepdk45/sram_0rw1r1w_19_128_freepdk45.lvs
[2025-07-13 17:21:34.749202] /home/padraig/Tools/OpenRAM/macro/sram_0rw1r1w_19_128_freepdk45/sram_0rw1r1w_19_128_freepdk45.sp
[2025-07-13 17:21:34.749225] /home/padraig/Tools/OpenRAM/macro/sram_0rw1r1w_19_128_freepdk45/sram_0rw1r1w_19_128_freepdk45.v
[2025-07-13 17:21:34.749248] /home/padraig/Tools/OpenRAM/macro/sram_0rw1r1w_19_128_freepdk45/sram_0rw1r1w_19_128_freepdk45.lib
[2025-07-13 17:21:34.749271] /home/padraig/Tools/OpenRAM/macro/sram_0rw1r1w_19_128_freepdk45/sram_0rw1r1w_19_128_freepdk45.py
[2025-07-13 17:21:34.749300] /home/padraig/Tools/OpenRAM/macro/sram_0rw1r1w_19_128_freepdk45/sram_0rw1r1w_19_128_freepdk45.html
[2025-07-13 17:21:34.749336] /home/padraig/Tools/OpenRAM/macro/sram_0rw1r1w_19_128_freepdk45/sram_0rw1r1w_19_128_freepdk45.log
[2025-07-13 17:21:34.749374] /home/padraig/Tools/OpenRAM/macro/sram_0rw1r1w_19_128_freepdk45/sram_0rw1r1w_19_128_freepdk45.lef
[2025-07-13 17:21:34.749408] /home/padraig/Tools/OpenRAM/macro/sram_0rw1r1w_19_128_freepdk45/sram_0rw1r1w_19_128_freepdk45.gds
[2025-07-13 17:21:38.578339] ** Submodules: 3.8 seconds
[2025-07-13 17:21:38.591456] ** Placement: 0.0 seconds
[2025-07-13 17:22:00.147408] ** Routing: 21.6 seconds
[2025-07-13 17:22:00.149428] ** Verification: 0.0 seconds
[2025-07-13 17:22:00.149471] ** SRAM creation: 25.4 seconds
[2025-07-13 17:22:00.149512] SP: Writing to /home/padraig/Tools/OpenRAM/macro/sram_0rw1r1w_19_128_freepdk45/sram_0rw1r1w_19_128_freepdk45.sp
[2025-07-13 17:22:00.216418] ** Spice writing: 0.1 seconds
[2025-07-13 17:22:00.216460] DELAY: Writing stimulus...
[2025-07-13 17:22:00.484246] ** DELAY: 0.3 seconds
[2025-07-13 17:22:00.527431] GDS: Writing to /home/padraig/Tools/OpenRAM/macro/sram_0rw1r1w_19_128_freepdk45/sram_0rw1r1w_19_128_freepdk45.gds
[2025-07-13 17:22:00.655218] ** GDS: 0.1 seconds
[2025-07-13 17:22:00.655277] LEF: Writing to /home/padraig/Tools/OpenRAM/macro/sram_0rw1r1w_19_128_freepdk45/sram_0rw1r1w_19_128_freepdk45.lef
[2025-07-13 17:22:00.667605] ** LEF: 0.0 seconds
[2025-07-13 17:22:00.667643] LVS: Writing to /home/padraig/Tools/OpenRAM/macro/sram_0rw1r1w_19_128_freepdk45/sram_0rw1r1w_19_128_freepdk45.lvs.sp
[2025-07-13 17:22:00.712173] ** LVS writing: 0.0 seconds
[2025-07-13 17:22:00.712217] LIB: Characterizing... 
[2025-07-13 17:22:00.756139] WARNING: file elmore.py: line 45: In analytical mode, all ports have the timing of the first read port.

[2025-07-13 17:22:01.001258] ** Characterization: 0.3 seconds
[2025-07-13 17:22:01.001495] Config: Writing to /home/padraig/Tools/OpenRAM/macro/sram_0rw1r1w_19_128_freepdk45/sram_0rw1r1w_19_128_freepdk45.py
[2025-07-13 17:22:01.001550] ** Config: 0.0 seconds
[2025-07-13 17:22:01.002304] Datasheet: Writing to /home/padraig/Tools/OpenRAM/macro/sram_0rw1r1w_19_128_freepdk45/sram_0rw1r1w_19_128_freepdk45.html
[2025-07-13 17:22:01.003256] ** Datasheet: 0.0 seconds
[2025-07-13 17:22:01.003294] Verilog: Writing to /home/padraig/Tools/OpenRAM/macro/sram_0rw1r1w_19_128_freepdk45/sram_0rw1r1w_19_128_freepdk45.v
[2025-07-13 17:22:01.003414] ** Verilog: 0.0 seconds
[2025-07-13 17:22:01.004429] ** End: 26.3 seconds
