# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 471 \
    name wpack_0_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_wpack_0_V_read \
    op interface \
    ports { wpack_0_V_read { I 26 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 472 \
    name wpack_1_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_wpack_1_V_read \
    op interface \
    ports { wpack_1_V_read { I 26 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 473 \
    name wpack_2_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_wpack_2_V_read \
    op interface \
    ports { wpack_2_V_read { I 26 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 474 \
    name wpack_3_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_wpack_3_V_read \
    op interface \
    ports { wpack_3_V_read { I 26 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 475 \
    name wpack_4_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_wpack_4_V_read \
    op interface \
    ports { wpack_4_V_read { I 26 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 476 \
    name wpack_5_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_wpack_5_V_read \
    op interface \
    ports { wpack_5_V_read { I 26 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 477 \
    name wpack_6_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_wpack_6_V_read \
    op interface \
    ports { wpack_6_V_read { I 26 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 478 \
    name wpack_7_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_wpack_7_V_read \
    op interface \
    ports { wpack_7_V_read { I 26 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 479 \
    name ipack_0_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_ipack_0_V_read \
    op interface \
    ports { ipack_0_V_read { I 15 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 480 \
    name ipack_1_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_ipack_1_V_read \
    op interface \
    ports { ipack_1_V_read { I 15 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 481 \
    name ipack_2_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_ipack_2_V_read \
    op interface \
    ports { ipack_2_V_read { I 15 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 482 \
    name ipack_3_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_ipack_3_V_read \
    op interface \
    ports { ipack_3_V_read { I 15 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 483 \
    name ipack_4_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_ipack_4_V_read \
    op interface \
    ports { ipack_4_V_read { I 15 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 484 \
    name ipack_5_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_ipack_5_V_read \
    op interface \
    ports { ipack_5_V_read { I 15 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 485 \
    name ipack_6_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_ipack_6_V_read \
    op interface \
    ports { ipack_6_V_read { I 15 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 486 \
    name ipack_7_V_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_ipack_7_V_read \
    op interface \
    ports { ipack_7_V_read { I 15 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_return \
    type ap_return \
    reset_level 1 \
    sync_rst true \
    corename ap_return \
    op interface \
    ports { ap_return { O 1 vector } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_ce
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_ce] == "cg_default_interface_gen_ce"} {
eval "cg_default_interface_gen_ce { \
    id -4 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_ce \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


