<?xml version="1.0" encoding="UTF-8"?>
<deploy
 date="2016.01.16.16:51:06"
 outputDirectory="/home/peter/quartus/nand2tetris_fpga/hack/qsys/">
 <perimeter>
  <parameter
     name="AUTO_GENERATION_ID"
     type="Integer"
     defaultValue="0"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_UNIQUE_ID"
     type="String"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_FAMILY"
     type="String"
     defaultValue="Cyclone IV E"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE"
     type="String"
     defaultValue="EP4CE22F17C7"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_SPEEDGRADE"
     type="String"
     defaultValue="7"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <interface name="clk" kind="clock" start="0">
   <property name="clockRate" value="50000000" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="clk_clk" direction="input" role="clk" width="1" />
  </interface>
  <interface name="reset" kind="reset" start="0">
   <property name="associatedClock" value="" />
   <property name="synchronousEdges" value="NONE" />
   <port name="reset_reset_n" direction="input" role="reset_n" width="1" />
  </interface>
  <interface name="sdram_clock_areset_conduit" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="sdram_clock_areset_conduit_export"
       direction="input"
       role="export"
       width="1" />
  </interface>
  <interface name="sdram_clock_c0" kind="clock" start="1">
   <property name="associatedDirectClock" value="" />
   <property name="clockRate" value="50000000" />
   <property name="clockRateKnown" value="true" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="sdram_clock_c0_clk" direction="output" role="clk" width="1" />
  </interface>
  <interface name="sdram_read_control" kind="conduit" start="0">
   <property name="associatedClock" value="clk" />
   <property name="associatedReset" value="reset" />
   <port
       name="sdram_read_control_fixed_location"
       direction="input"
       role="fixed_location"
       width="1" />
   <port
       name="sdram_read_control_read_base"
       direction="input"
       role="read_base"
       width="32" />
   <port
       name="sdram_read_control_read_length"
       direction="input"
       role="read_length"
       width="32" />
   <port name="sdram_read_control_go" direction="input" role="go" width="1" />
   <port
       name="sdram_read_control_done"
       direction="output"
       role="done"
       width="1" />
   <port
       name="sdram_read_control_early_done"
       direction="output"
       role="early_done"
       width="1" />
  </interface>
  <interface name="sdram_read_user" kind="conduit" start="0">
   <property name="associatedClock" value="clk" />
   <property name="associatedReset" value="reset" />
   <port
       name="sdram_read_user_read_buffer"
       direction="input"
       role="read_buffer"
       width="1" />
   <port
       name="sdram_read_user_buffer_output_data"
       direction="output"
       role="buffer_output_data"
       width="64" />
   <port
       name="sdram_read_user_data_available"
       direction="output"
       role="data_available"
       width="1" />
  </interface>
  <interface name="sdram_wire" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port name="sdram_wire_addr" direction="output" role="addr" width="13" />
   <port name="sdram_wire_ba" direction="output" role="ba" width="2" />
   <port name="sdram_wire_cas_n" direction="output" role="cas_n" width="1" />
   <port name="sdram_wire_cke" direction="output" role="cke" width="1" />
   <port name="sdram_wire_cs_n" direction="output" role="cs_n" width="1" />
   <port name="sdram_wire_dq" direction="bidir" role="dq" width="16" />
   <port name="sdram_wire_dqm" direction="output" role="dqm" width="2" />
   <port name="sdram_wire_ras_n" direction="output" role="ras_n" width="1" />
   <port name="sdram_wire_we_n" direction="output" role="we_n" width="1" />
  </interface>
  <interface name="sdram_write_control" kind="conduit" start="0">
   <property name="associatedClock" value="clk" />
   <property name="associatedReset" value="reset" />
   <port
       name="sdram_write_control_fixed_location"
       direction="input"
       role="fixed_location"
       width="1" />
   <port
       name="sdram_write_control_write_base"
       direction="input"
       role="write_base"
       width="32" />
   <port
       name="sdram_write_control_write_length"
       direction="input"
       role="write_length"
       width="32" />
   <port name="sdram_write_control_go" direction="input" role="go" width="1" />
   <port
       name="sdram_write_control_done"
       direction="output"
       role="done"
       width="1" />
  </interface>
  <interface name="sdram_write_user" kind="conduit" start="0">
   <property name="associatedClock" value="clk" />
   <property name="associatedReset" value="reset" />
   <port
       name="sdram_write_user_write_buffer"
       direction="input"
       role="write_buffer"
       width="1" />
   <port
       name="sdram_write_user_buffer_input_data"
       direction="input"
       role="buffer_input_data"
       width="16" />
   <port
       name="sdram_write_user_buffer_full"
       direction="output"
       role="buffer_full"
       width="1" />
  </interface>
 </perimeter>
 <entity
   path=""
   parameterizationKey="qsys:1.0:AUTO_CLK_CLOCK_DOMAIN=-1,AUTO_CLK_CLOCK_RATE=-1,AUTO_CLK_RESET_DOMAIN=-1,AUTO_DEVICE=EP4CE22F17C7,AUTO_DEVICE_FAMILY=Cyclone IV E,AUTO_DEVICE_SPEEDGRADE=7,AUTO_GENERATION_ID=1452963045,AUTO_UNIQUE_ID=(clock_source:15.1:clockFrequency=50000000,clockFrequencyKnown=true,inputClockFrequency=0,resetSynchronousEdges=NONE)(altera_avalon_new_sdram_controller:15.1:TAC=5.5,TMRD=3,TRCD=20.0,TRFC=70.0,TRP=20.0,TWR=14.0,addressWidth=24,bankWidth=2,casLatency=3,clockRate=50000000,columnWidth=9,componentName=qsys_sdram,dataWidth=16,generateSimulationModel=false,initNOPDelay=0.0,initRefreshCommands=2,masteredTristateBridgeSlave=0,model=single_Micron_MT48LC4M32B2_7_chip,numberOfBanks=4,numberOfChipSelects=1,pinsSharedViaTriState=false,powerUpDelay=100.0,refreshPeriod=15.625,registerDataIn=true,rowWidth=13,size=33554432)(altpll:15.1:AUTO_DEVICE_FAMILY=Cyclone IV E,AUTO_INCLK_INTERFACE_CLOCK_RATE=50000000,AVALON_USE_SEPARATE_SYSCLK=NO,BANDWIDTH=,BANDWIDTH_TYPE=AUTO,CLK0_DIVIDE_BY=1,CLK0_DUTY_CYCLE=50,CLK0_MULTIPLY_BY=1,CLK0_PHASE_SHIFT=-3000,CLK1_DIVIDE_BY=,CLK1_DUTY_CYCLE=,CLK1_MULTIPLY_BY=,CLK1_PHASE_SHIFT=,CLK2_DIVIDE_BY=,CLK2_DUTY_CYCLE=,CLK2_MULTIPLY_BY=,CLK2_PHASE_SHIFT=,CLK3_DIVIDE_BY=,CLK3_DUTY_CYCLE=,CLK3_MULTIPLY_BY=,CLK3_PHASE_SHIFT=,CLK4_DIVIDE_BY=,CLK4_DUTY_CYCLE=,CLK4_MULTIPLY_BY=,CLK4_PHASE_SHIFT=,CLK5_DIVIDE_BY=,CLK5_DUTY_CYCLE=,CLK5_MULTIPLY_BY=,CLK5_PHASE_SHIFT=,CLK6_DIVIDE_BY=,CLK6_DUTY_CYCLE=,CLK6_MULTIPLY_BY=,CLK6_PHASE_SHIFT=,CLK7_DIVIDE_BY=,CLK7_DUTY_CYCLE=,CLK7_MULTIPLY_BY=,CLK7_PHASE_SHIFT=,CLK8_DIVIDE_BY=,CLK8_DUTY_CYCLE=,CLK8_MULTIPLY_BY=,CLK8_PHASE_SHIFT=,CLK9_DIVIDE_BY=,CLK9_DUTY_CYCLE=,CLK9_MULTIPLY_BY=,CLK9_PHASE_SHIFT=,COMPENSATE_CLOCK=CLK0,DOWN_SPREAD=,DPA_DIVIDER=,DPA_DIVIDE_BY=,DPA_MULTIPLY_BY=,ENABLE_SWITCH_OVER_COUNTER=,EXTCLK0_DIVIDE_BY=,EXTCLK0_DUTY_CYCLE=,EXTCLK0_MULTIPLY_BY=,EXTCLK0_PHASE_SHIFT=,EXTCLK1_DIVIDE_BY=,EXTCLK1_DUTY_CYCLE=,EXTCLK1_MULTIPLY_BY=,EXTCLK1_PHASE_SHIFT=,EXTCLK2_DIVIDE_BY=,EXTCLK2_DUTY_CYCLE=,EXTCLK2_MULTIPLY_BY=,EXTCLK2_PHASE_SHIFT=,EXTCLK3_DIVIDE_BY=,EXTCLK3_DUTY_CYCLE=,EXTCLK3_MULTIPLY_BY=,EXTCLK3_PHASE_SHIFT=,FEEDBACK_SOURCE=,GATE_LOCK_COUNTER=,GATE_LOCK_SIGNAL=,HIDDEN_CONSTANTS=CT#PORT_clk5 PORT_UNUSED CT#PORT_clk4 PORT_UNUSED CT#PORT_clk3 PORT_UNUSED CT#PORT_clk2 PORT_UNUSED CT#PORT_clk1 PORT_UNUSED CT#PORT_clk0 PORT_USED CT#CLK0_MULTIPLY_BY 1 CT#PORT_SCANWRITE PORT_UNUSED CT#PORT_SCANACLR PORT_UNUSED CT#PORT_PFDENA PORT_UNUSED CT#PORT_PLLENA PORT_UNUSED CT#PORT_SCANDATA PORT_UNUSED CT#PORT_SCANCLKENA PORT_UNUSED CT#WIDTH_CLOCK 5 CT#PORT_SCANDATAOUT PORT_UNUSED CT#LPM_TYPE altpll CT#PLL_TYPE AUTO CT#CLK0_PHASE_SHIFT -3000 CT#PORT_PHASEDONE PORT_UNUSED CT#OPERATION_MODE NORMAL CT#PORT_CONFIGUPDATE PORT_UNUSED CT#COMPENSATE_CLOCK CLK0 CT#PORT_CLKSWITCH PORT_UNUSED CT#INCLK0_INPUT_FREQUENCY 20000 CT#PORT_SCANDONE PORT_UNUSED CT#PORT_CLKLOSS PORT_UNUSED CT#PORT_INCLK1 PORT_UNUSED CT#AVALON_USE_SEPARATE_SYSCLK NO CT#PORT_INCLK0 PORT_USED CT#PORT_clkena5 PORT_UNUSED CT#PORT_clkena4 PORT_UNUSED CT#PORT_clkena3 PORT_UNUSED CT#PORT_clkena2 PORT_UNUSED CT#PORT_clkena1 PORT_UNUSED CT#PORT_clkena0 PORT_UNUSED CT#PORT_ARESET PORT_UNUSED CT#BANDWIDTH_TYPE AUTO CT#INTENDED_DEVICE_FAMILY {Cyclone IV E} CT#PORT_SCANREAD PORT_UNUSED CT#PORT_PHASESTEP PORT_UNUSED CT#PORT_SCANCLK PORT_UNUSED CT#PORT_CLKBAD1 PORT_UNUSED CT#PORT_CLKBAD0 PORT_UNUSED CT#PORT_FBIN PORT_UNUSED CT#PORT_PHASEUPDOWN PORT_UNUSED CT#PORT_extclk3 PORT_UNUSED CT#PORT_extclk2 PORT_UNUSED CT#PORT_extclk1 PORT_UNUSED CT#PORT_PHASECOUNTERSELECT PORT_UNUSED CT#PORT_extclk0 PORT_UNUSED CT#PORT_ACTIVECLOCK PORT_UNUSED CT#CLK0_DUTY_CYCLE 50 CT#CLK0_DIVIDE_BY 1 CT#PORT_LOCKED PORT_UNUSED,HIDDEN_CUSTOM_ELABORATION=altpll_avalon_elaboration,HIDDEN_CUSTOM_POST_EDIT=altpll_avalon_post_edit,HIDDEN_IF_PORTS=IF#locked {output 0} IF#reset {input 0} IF#clk {input 0} IF#readdata {output 32} IF#write {input 0} IF#phasedone {output 0} IF#address {input 2} IF#c0 {output 0} IF#writedata {input 32} IF#read {input 0} IF#areset {input 0},HIDDEN_IS_FIRST_EDIT=0,HIDDEN_IS_NUMERIC=IN#WIDTH_CLOCK 1 IN#CLK0_DUTY_CYCLE 1 IN#PLL_TARGET_HARCOPY_CHECK 1 IN#SWITCHOVER_COUNT_EDIT 1 IN#INCLK0_INPUT_FREQUENCY 1 IN#PLL_LVDS_PLL_CHECK 1 IN#PLL_AUTOPLL_CHECK 1 IN#PLL_FASTPLL_CHECK 1 IN#PLL_ENHPLL_CHECK 1 IN#DIV_FACTOR0 1 IN#LVDS_MODE_DATA_RATE_DIRTY 1 IN#GLOCK_COUNTER_EDIT 1 IN#CLK0_DIVIDE_BY 1 IN#MULT_FACTOR0 1 IN#CLK0_MULTIPLY_BY 1 IN#USE_MIL_SPEED_GRADE 1,HIDDEN_MF_PORTS=MF#areset 1 MF#clk 1 MF#locked 1 MF#inclk 1,HIDDEN_PRIVATES=PT#GLOCKED_FEATURE_ENABLED 0 PT#SPREAD_FEATURE_ENABLED 0 PT#BANDWIDTH_FREQ_UNIT MHz PT#CUR_DEDICATED_CLK c0 PT#INCLK0_FREQ_EDIT 50.000 PT#BANDWIDTH_PRESET Low PT#PLL_LVDS_PLL_CHECK 0 PT#BANDWIDTH_USE_PRESET 0 PT#AVALON_USE_SEPARATE_SYSCLK NO PT#PLL_ENHPLL_CHECK 0 PT#OUTPUT_FREQ_UNIT0 MHz PT#PHASE_RECONFIG_FEATURE_ENABLED 1 PT#CREATE_CLKBAD_CHECK 0 PT#CLKSWITCH_CHECK 0 PT#INCLK1_FREQ_EDIT 100.000 PT#NORMAL_MODE_RADIO 1 PT#SRC_SYNCH_COMP_RADIO 0 PT#PLL_ARESET_CHECK 0 PT#LONG_SCAN_RADIO 1 PT#SCAN_FEATURE_ENABLED 1 PT#PHASE_RECONFIG_INPUTS_CHECK 0 PT#USE_CLK0 1 PT#PRIMARY_CLK_COMBO inclk0 PT#BANDWIDTH 1.000 PT#GLOCKED_COUNTER_EDIT_CHANGED 1 PT#PLL_FASTPLL_CHECK 0 PT#SPREAD_FREQ_UNIT KHz PT#PLL_AUTOPLL_CHECK 1 PT#LVDS_PHASE_SHIFT_UNIT0 deg PT#SWITCHOVER_FEATURE_ENABLED 0 PT#MIG_DEVICE_SPEED_GRADE Any PT#OUTPUT_FREQ_MODE0 0 PT#BANDWIDTH_FEATURE_ENABLED 1 PT#INCLK0_FREQ_UNIT_COMBO MHz PT#ZERO_DELAY_RADIO 0 PT#OUTPUT_FREQ0 100.00000000 PT#SHORT_SCAN_RADIO 0 PT#LVDS_MODE_DATA_RATE_DIRTY 0 PT#CUR_FBIN_CLK c0 PT#PLL_ADVANCED_PARAM_CHECK 0 PT#CLKBAD_SWITCHOVER_CHECK 0 PT#PHASE_SHIFT_STEP_ENABLED_CHECK 0 PT#DEVICE_SPEED_GRADE Any PT#PLL_FBMIMIC_CHECK 0 PT#LVDS_MODE_DATA_RATE {Not Available} PT#LOCKED_OUTPUT_CHECK 0 PT#SPREAD_PERCENT 0.500 PT#PHASE_SHIFT0 -3.00000000 PT#DIV_FACTOR0 1 PT#CNX_NO_COMPENSATE_RADIO 0 PT#USE_CLKENA0 0 PT#CREATE_INCLK1_CHECK 0 PT#GLOCK_COUNTER_EDIT 1048575 PT#INCLK1_FREQ_UNIT_COMBO MHz PT#EFF_OUTPUT_FREQ_VALUE0 50.000000 PT#SPREAD_FREQ 50.000 PT#USE_MIL_SPEED_GRADE 0 PT#EXPLICIT_SWITCHOVER_COUNTER 0 PT#STICKY_CLK0 1 PT#EXT_FEEDBACK_RADIO 0 PT#MIRROR_CLK0 0 PT#SWITCHOVER_COUNT_EDIT 1 PT#SELF_RESET_LOCK_LOSS 0 PT#PLL_PFDENA_CHECK 0 PT#INT_FEEDBACK__MODE_RADIO 1 PT#INCLK1_FREQ_EDIT_CHANGED 1 PT#CLKLOSS_CHECK 0 PT#SYNTH_WRAPPER_GEN_POSTFIX 0 PT#PHASE_SHIFT_UNIT0 ns PT#BANDWIDTH_USE_AUTO 1 PT#HAS_MANUAL_SWITCHOVER 1 PT#MULT_FACTOR0 1 PT#SPREAD_USE 0 PT#GLOCKED_MODE_CHECK 0 PT#SACN_INPUTS_CHECK 0 PT#DUTY_CYCLE0 50.00000000 PT#INTENDED_DEVICE_FAMILY {Cyclone IV E} PT#PLL_TARGET_HARCOPY_CHECK 0 PT#INCLK1_FREQ_UNIT_CHANGED 1 PT#RECONFIG_FILE ALTPLL1451736917455352.mif PT#ACTIVECLK_CHECK 0,HIDDEN_USED_PORTS=UP#locked used UP#c0 used UP#areset used UP#inclk0 used,INCLK0_INPUT_FREQUENCY=20000,INCLK1_INPUT_FREQUENCY=,INTENDED_DEVICE_FAMILY=Cyclone IV E,INVALID_LOCK_MULTIPLIER=,LOCK_HIGH=,LOCK_LOW=,OPERATION_MODE=NORMAL,PLL_TYPE=AUTO,PORT_ACTIVECLOCK=PORT_UNUSED,PORT_ARESET=PORT_UNUSED,PORT_CLKBAD0=PORT_UNUSED,PORT_CLKBAD1=PORT_UNUSED,PORT_CLKLOSS=PORT_UNUSED,PORT_CLKSWITCH=PORT_UNUSED,PORT_CONFIGUPDATE=PORT_UNUSED,PORT_ENABLE0=,PORT_ENABLE1=,PORT_FBIN=PORT_UNUSED,PORT_FBOUT=,PORT_INCLK0=PORT_USED,PORT_INCLK1=PORT_UNUSED,PORT_LOCKED=PORT_UNUSED,PORT_PFDENA=PORT_UNUSED,PORT_PHASECOUNTERSELECT=PORT_UNUSED,PORT_PHASEDONE=PORT_UNUSED,PORT_PHASESTEP=PORT_UNUSED,PORT_PHASEUPDOWN=PORT_UNUSED,PORT_PLLENA=PORT_UNUSED,PORT_SCANACLR=PORT_UNUSED,PORT_SCANCLK=PORT_UNUSED,PORT_SCANCLKENA=PORT_UNUSED,PORT_SCANDATA=PORT_UNUSED,PORT_SCANDATAOUT=PORT_UNUSED,PORT_SCANDONE=PORT_UNUSED,PORT_SCANREAD=PORT_UNUSED,PORT_SCANWRITE=PORT_UNUSED,PORT_SCLKOUT0=,PORT_SCLKOUT1=,PORT_VCOOVERRANGE=,PORT_VCOUNDERRANGE=,PORT_clk0=PORT_USED,PORT_clk1=PORT_UNUSED,PORT_clk2=PORT_UNUSED,PORT_clk3=PORT_UNUSED,PORT_clk4=PORT_UNUSED,PORT_clk5=PORT_UNUSED,PORT_clk6=,PORT_clk7=,PORT_clk8=,PORT_clk9=,PORT_clkena0=PORT_UNUSED,PORT_clkena1=PORT_UNUSED,PORT_clkena2=PORT_UNUSED,PORT_clkena3=PORT_UNUSED,PORT_clkena4=PORT_UNUSED,PORT_clkena5=PORT_UNUSED,PORT_extclk0=PORT_UNUSED,PORT_extclk1=PORT_UNUSED,PORT_extclk2=PORT_UNUSED,PORT_extclk3=PORT_UNUSED,PORT_extclkena0=,PORT_extclkena1=,PORT_extclkena2=,PORT_extclkena3=,PRIMARY_CLOCK=,QUALIFY_CONF_DONE=,SCAN_CHAIN=,SCAN_CHAIN_MIF_FILE=,SCLKOUT0_PHASE_SHIFT=,SCLKOUT1_PHASE_SHIFT=,SELF_RESET_ON_GATED_LOSS_LOCK=,SELF_RESET_ON_LOSS_LOCK=,SKIP_VCO=,SPREAD_FREQUENCY=,SWITCH_OVER_COUNTER=,SWITCH_OVER_ON_GATED_LOCK=,SWITCH_OVER_ON_LOSSCLK=,SWITCH_OVER_TYPE=,USING_FBMIMICBIDIR_PORT=,VALID_LOCK_MULTIPLIER=,VCO_DIVIDE_BY=,VCO_FREQUENCY_CONTROL=,VCO_MULTIPLY_BY=,VCO_PHASE_SHIFT_STEP=,WIDTH_CLOCK=5,WIDTH_PHASECOUNTERSELECT=)(master_template:15.1:ADDRESS_WIDTH=32,AUTO_CLOCK_RESET_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone IV E,BURST_CAPABLE=0,BURST_COUNT_WIDTH=2,DATA_WIDTH=64,FIFO_DEPTH=8,FIFO_DEPTH_LOG2=3,MASTER_DIRECTION=0,MAXIMUM_BURST_COUNT=2,MEMORY_BASED_FIFO=0)(master_template:15.1:ADDRESS_WIDTH=32,AUTO_CLOCK_RESET_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone IV E,BURST_CAPABLE=0,BURST_COUNT_WIDTH=2,DATA_WIDTH=16,FIFO_DEPTH=8,FIFO_DEPTH_LOG2=3,MASTER_DIRECTION=1,MAXIMUM_BURST_COUNT=2,MEMORY_BASED_FIFO=0)(avalon:15.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon:15.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)"
   instancePathKey="qsys"
   kind="qsys"
   version="1.0"
   name="qsys">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_GENERATION_ID" value="1452963045" />
  <parameter name="AUTO_DEVICE" value="EP4CE22F17C7" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="AUTO_CLK_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_CLK_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_UNIQUE_ID" value="" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="7" />
  <generatedFiles>
   <file
       path="/home/peter/quartus/nand2tetris_fpga/hack/qsys/synthesis/qsys.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/peter/quartus/nand2tetris_fpga/hack/qsys/synthesis/submodules/qsys_sdram.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/peter/quartus/nand2tetris_fpga/hack/qsys/synthesis/submodules/qsys_sdram_clock.v"
       type="VERILOG" />
   <file
       path="/home/peter/quartus/nand2tetris_fpga/hack/qsys/synthesis/submodules/custom_master.v"
       type="VERILOG" />
   <file
       path="/home/peter/quartus/nand2tetris_fpga/hack/qsys/synthesis/submodules/burst_write_master.v"
       type="VERILOG" />
   <file
       path="/home/peter/quartus/nand2tetris_fpga/hack/qsys/synthesis/submodules/burst_read_master.v"
       type="VERILOG" />
   <file
       path="/home/peter/quartus/nand2tetris_fpga/hack/qsys/synthesis/submodules/write_master.v"
       type="VERILOG" />
   <file
       path="/home/peter/quartus/nand2tetris_fpga/hack/qsys/synthesis/submodules/latency_aware_read_master.v"
       type="VERILOG" />
   <file
       path="/home/peter/quartus/nand2tetris_fpga/hack/qsys/synthesis/submodules/qsys_mm_interconnect_0.v"
       type="VERILOG" />
   <file
       path="/home/peter/quartus/nand2tetris_fpga/hack/qsys/synthesis/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/peter/quartus/nand2tetris_fpga/hack/qsys/synthesis/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/peter/quartus/nand2tetris_fpga/hack/qsys/synthesis/submodules/altera_merlin_master_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/peter/quartus/nand2tetris_fpga/hack/qsys/synthesis/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/peter/quartus/nand2tetris_fpga/hack/qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/peter/quartus/nand2tetris_fpga/hack/qsys/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG" />
   <file
       path="/home/peter/quartus/nand2tetris_fpga/hack/qsys/synthesis/submodules/qsys_mm_interconnect_0_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/peter/quartus/nand2tetris_fpga/hack/qsys/synthesis/submodules/qsys_mm_interconnect_0_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/peter/quartus/nand2tetris_fpga/hack/qsys/synthesis/submodules/qsys_mm_interconnect_0_router_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/peter/quartus/nand2tetris_fpga/hack/qsys/synthesis/submodules/altera_merlin_burst_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/peter/quartus/nand2tetris_fpga/hack/qsys/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/peter/quartus/nand2tetris_fpga/hack/qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/peter/quartus/nand2tetris_fpga/hack/qsys/synthesis/submodules/altera_merlin_burst_adapter_new.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/peter/quartus/nand2tetris_fpga/hack/qsys/synthesis/submodules/altera_incr_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/peter/quartus/nand2tetris_fpga/hack/qsys/synthesis/submodules/altera_wrap_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/peter/quartus/nand2tetris_fpga/hack/qsys/synthesis/submodules/altera_default_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/peter/quartus/nand2tetris_fpga/hack/qsys/synthesis/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/peter/quartus/nand2tetris_fpga/hack/qsys/synthesis/submodules/altera_avalon_st_pipeline_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/peter/quartus/nand2tetris_fpga/hack/qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/peter/quartus/nand2tetris_fpga/hack/qsys/synthesis/submodules/qsys_mm_interconnect_0_cmd_demux.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="/home/peter/quartus/nand2tetris_fpga/hack/qsys/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="/home/peter/quartus/nand2tetris_fpga/hack/qsys/synthesis/submodules/qsys_mm_interconnect_0_cmd_mux.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="/home/peter/quartus/nand2tetris_fpga/hack/qsys/synthesis/submodules/qsys_mm_interconnect_0_rsp_demux.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="/home/peter/quartus/nand2tetris_fpga/hack/qsys/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="/home/peter/quartus/nand2tetris_fpga/hack/qsys/synthesis/submodules/qsys_mm_interconnect_0_rsp_mux.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="/home/peter/quartus/nand2tetris_fpga/hack/qsys/synthesis/submodules/altera_merlin_width_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/peter/quartus/nand2tetris_fpga/hack/qsys/synthesis/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/peter/quartus/nand2tetris_fpga/hack/qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/peter/quartus/nand2tetris_fpga/hack/qsys/synthesis/submodules/qsys_mm_interconnect_0_avalon_st_adapter.v"
       type="VERILOG" />
   <file
       path="/home/peter/quartus/nand2tetris_fpga/hack/qsys/synthesis/submodules/qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/peter/quartus/nand2tetris_fpga/hack/qsys/synthesis/submodules/altera_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/peter/quartus/nand2tetris_fpga/hack/qsys/synthesis/submodules/altera_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/peter/quartus/nand2tetris_fpga/hack/qsys/synthesis/submodules/altera_reset_controller.sdc"
       type="SDC"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file path="/home/peter/quartus/nand2tetris_fpga/hack/qsys.qsys" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="/home/peter/altera_lite/15.1/ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/altera_avalon_new_sdram_controller_hw.tcl" />
   <file
       path="/home/peter/altera_lite/15.1/ip/altera/sopc_builder_ip/altera_avalon_altpll/altera_avalon_altpll_hw.tcl" />
   <file
       path="/home/peter/quartus/nand2tetris_fpga/hack/ip/Master_Template/custom_masters_hw.tcl" />
   <file
       path="/home/peter/quartus/nand2tetris_fpga/hack/ip/Master_Template/custom_master.v" />
   <file
       path="/home/peter/quartus/nand2tetris_fpga/hack/ip/Master_Template/burst_write_master.v" />
   <file
       path="/home/peter/quartus/nand2tetris_fpga/hack/ip/Master_Template/burst_read_master.v" />
   <file
       path="/home/peter/quartus/nand2tetris_fpga/hack/ip/Master_Template/write_master.v" />
   <file
       path="/home/peter/quartus/nand2tetris_fpga/hack/ip/Master_Template/latency_aware_read_master.v" />
   <file
       path="/home/peter/altera_lite/15.1/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
   <file
       path="/home/peter/altera_lite/15.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="/home/peter/altera_lite/15.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="/home/peter/altera_lite/15.1/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="/home/peter/altera_lite/15.1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="/home/peter/altera_lite/15.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="/home/peter/altera_lite/15.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="/home/peter/altera_lite/15.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/home/peter/altera_lite/15.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/home/peter/altera_lite/15.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/home/peter/altera_lite/15.1/ip/altera/merlin/altera_merlin_burst_adapter/altera_merlin_burst_adapter_hw.tcl" />
   <file
       path="/home/peter/altera_lite/15.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="/home/peter/altera_lite/15.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/home/peter/altera_lite/15.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv" />
   <file
       path="/home/peter/altera_lite/15.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="/home/peter/altera_lite/15.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/home/peter/altera_lite/15.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv" />
   <file
       path="/home/peter/altera_lite/15.1/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
   <file
       path="/home/peter/altera_lite/15.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="/home/peter/altera_lite/15.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
   <file
       path="/home/peter/altera_lite/15.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </childSourceFiles>
  <messages>
   <message level="Debug" culprit="qsys">queue size: 0 starting:qsys "qsys"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>5</b> modules, <b>10</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>4</b> modules, <b>8</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_translator_transform"><![CDATA[After transform: <b>7</b> modules, <b>17</b> connections]]></message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces sdram_read.avalon_master and sdram_read_avalon_master_translator.avalon_anti_master_0</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces sdram_write.avalon_master and sdram_write_avalon_master_translator.avalon_anti_master_0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces sdram_s1_translator.avalon_anti_slave_0 and sdram.s1</message>
   <message level="Debug" culprit="merlin_domain_transform"><![CDATA[After transform: <b>13</b> modules, <b>44</b> connections]]></message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_router_transform"><![CDATA[After transform: <b>16</b> modules, <b>53</b> connections]]></message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_burst_transform"><![CDATA[After transform: <b>17</b> modules, <b>56</b> connections]]></message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_network_to_switch_transform"><![CDATA[After transform: <b>22</b> modules, <b>66</b> connections]]></message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_width_transform"><![CDATA[After transform: <b>24</b> modules, <b>72</b> connections]]></message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_clock_and_reset_bridge_transform"><![CDATA[After transform: <b>26</b> modules, <b>97</b> connections]]></message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>6</b> modules, <b>13</b> connections]]></message>
   <message level="Debug" culprit="merlin_mm_transform"><![CDATA[After transform: <b>6</b> modules, <b>13</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="reset_adaptation_transform"><![CDATA[After transform: <b>7</b> modules, <b>15</b> connections]]></message>
   <message level="Debug" culprit="qsys"><![CDATA["<b>qsys</b>" reuses <b>altera_avalon_new_sdram_controller</b> "<b>submodules/qsys_sdram</b>"]]></message>
   <message level="Debug" culprit="qsys"><![CDATA["<b>qsys</b>" reuses <b>altpll</b> "<b>submodules/qsys_sdram_clock</b>"]]></message>
   <message level="Debug" culprit="qsys"><![CDATA["<b>qsys</b>" reuses <b>master_template</b> "<b>submodules/custom_master</b>"]]></message>
   <message level="Debug" culprit="qsys"><![CDATA["<b>qsys</b>" reuses <b>master_template</b> "<b>submodules/custom_master</b>"]]></message>
   <message level="Debug" culprit="qsys"><![CDATA["<b>qsys</b>" reuses <b>altera_mm_interconnect</b> "<b>submodules/qsys_mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="qsys"><![CDATA["<b>qsys</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="qsys">queue size: 5 starting:altera_avalon_new_sdram_controller "submodules/qsys_sdram"</message>
   <message level="Info" culprit="sdram">Starting RTL generation for module 'qsys_sdram'</message>
   <message level="Info" culprit="sdram">  Generation command is [exec /home/peter/altera_lite/15.1/quartus/linux64/perl/bin/perl -I /home/peter/altera_lite/15.1/quartus/linux64/perl/lib -I /home/peter/altera_lite/15.1/quartus/sopc_builder/bin/europa -I /home/peter/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I /home/peter/altera_lite/15.1/quartus/sopc_builder/bin -I /home/peter/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/peter/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- /home/peter/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=qsys_sdram --dir=/tmp/alt6816_168018244956205741.dir/0005_sdram_gen/ --quartus_dir=/home/peter/altera_lite/15.1/quartus --verilog --config=/tmp/alt6816_168018244956205741.dir/0005_sdram_gen//qsys_sdram_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="sdram">Done RTL generation for module 'qsys_sdram'</message>
   <message level="Info" culprit="sdram"><![CDATA["<b>qsys</b>" instantiated <b>altera_avalon_new_sdram_controller</b> "<b>sdram</b>"]]></message>
   <message level="Debug" culprit="qsys">queue size: 4 starting:altpll "submodules/qsys_sdram_clock"</message>
   <message level="Debug">set ALTERA_HW_TCL_KEEP_TEMP_FILES=1 to retain temp files</message>
   <message level="Debug">Command: /home/peter/altera_lite/15.1/quartus/linux64/quartus_map not_a_project --generate_hdl_interface=/tmp/alt6816_168018244956205741.dir/0006_sopcgen/qsys_sdram_clock.v --source=/tmp/alt6816_168018244956205741.dir/0006_sopcgen/qsys_sdram_clock.v --set=HDL_INTERFACE_OUTPUT_PATH=/tmp/alt6816_168018244956205741.dir/0007_sopcqmap/ --ini=disable_check_quartus_compatibility_qsys_only=on</message>
   <message level="Debug">Command took 4.553s</message>
   <message level="Info" culprit="sdram_clock"><![CDATA["<b>qsys</b>" instantiated <b>altpll</b> "<b>sdram_clock</b>"]]></message>
   <message level="Debug" culprit="qsys">queue size: 3 starting:master_template "submodules/custom_master"</message>
   <message level="Debug">set ALTERA_HW_TCL_KEEP_TEMP_FILES=1 to retain temp files</message>
   <message level="Debug">Command: /home/peter/altera_lite/15.1/quartus/linux64/quartus_map not_a_project --generate_hdl_interface=/home/peter/quartus/nand2tetris_fpga/hack/ip/Master_Template/custom_master.v --source=/home/peter/quartus/nand2tetris_fpga/hack/ip/Master_Template/burst_write_master.v --source=/home/peter/quartus/nand2tetris_fpga/hack/ip/Master_Template/burst_read_master.v --source=/home/peter/quartus/nand2tetris_fpga/hack/ip/Master_Template/write_master.v --source=/home/peter/quartus/nand2tetris_fpga/hack/ip/Master_Template/latency_aware_read_master.v --source=/home/peter/quartus/nand2tetris_fpga/hack/ip/Master_Template/custom_master.v --set=HDL_INTERFACE_OUTPUT_PATH=/tmp/alt6816_168018244956205741.dir/0004_sopcqmap/ --ini=disable_check_quartus_compatibility_qsys_only=on</message>
   <message level="Debug">Command took 4.554s</message>
   <message level="Debug">set ALTERA_HW_TCL_KEEP_TEMP_FILES=1 to retain temp files</message>
   <message level="Debug">Command: /home/peter/altera_lite/15.1/quartus/linux64/quartus_sh -t /tmp/alt6816_168018244956205741.dir/0008_sopcqmap/not_a_project_setup.tcl</message>
   <message level="Debug">Command: /home/peter/altera_lite/15.1/quartus/linux64/quartus_map not_a_project --generate_hdl_interface=/home/peter/quartus/nand2tetris_fpga/hack/ip/Master_Template/custom_master.v --set=HDL_INTERFACE_OUTPUT_PATH=/tmp/alt6816_168018244956205741.dir/0008_sopcqmap/ --set=HDL_INTERFACE_INSTANCE_NAME=inst --set=HDL_INTERFACE_INSTANCE_ENTITY=custom_master --set=HDL_INTERFACE_INSTANCE_PARAMETERS=MASTER_DIRECTION=D"0";DATA_WIDTH=D"64";ADDRESS_WIDTH=D"32";BURST_CAPABLE=D"0";MAXIMUM_BURST_COUNT=D"2";BURST_COUNT_WIDTH=D"2";FIFO_DEPTH=D"8";FIFO_DEPTH_LOG2=D"3";MEMORY_BASED_FIFO=D"0"; --ini=disable_check_quartus_compatibility_qsys_only=on</message>
   <message level="Debug">Command took 5.462s</message>
   <message level="Debug">Command took 6.363s</message>
   <message level="Info" culprit="sdram_read"><![CDATA["<b>qsys</b>" instantiated <b>master_template</b> "<b>sdram_read</b>"]]></message>
   <message level="Debug" culprit="qsys">queue size: 1 starting:altera_mm_interconnect "submodules/qsys_mm_interconnect_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>22</b> modules, <b>64</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>22</b> modules, <b>64</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>22</b> modules, <b>64</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>22</b> modules, <b>64</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter.clk_bridge_0">Timing: ELA:1/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter.rst_bridge_0">Timing: ELA:2/0.001s/0.002s</message>
   <message level="Debug" culprit="avalon_st_adapter.error_adapter_0">Timing: ELA:1/0.009s</message>
   <message level="Debug" culprit="avalon_st_adapter">Timing: COM:3/0.065s/0.088s</message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalonst_AvalonStreamingTransform"><![CDATA[After transform: <b>23</b> modules, <b>67</b> connections]]></message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/qsys_mm_interconnect_0_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/qsys_mm_interconnect_0_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/qsys_mm_interconnect_0_router_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/qsys_mm_interconnect_0_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/qsys_mm_interconnect_0_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/qsys_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/qsys_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/qsys_mm_interconnect_0_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/qsys_mm_interconnect_0_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/qsys_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_0"><![CDATA["<b>qsys</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="qsys">queue size: 20 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="sdram_read_avalon_master_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>sdram_read_avalon_master_translator</b>"]]></message>
   <message level="Debug" culprit="qsys">queue size: 18 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="sdram_s1_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>sdram_s1_translator</b>"]]></message>
   <message level="Debug" culprit="qsys">queue size: 17 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message level="Info" culprit="sdram_read_avalon_master_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_agent</b> "<b>sdram_read_avalon_master_agent</b>"]]></message>
   <message level="Debug" culprit="qsys">queue size: 15 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message level="Info" culprit="sdram_s1_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>sdram_s1_agent</b>"]]></message>
   <message level="Debug" culprit="qsys">queue size: 14 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="sdram_s1_agent_rsp_fifo"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>sdram_s1_agent_rsp_fifo</b>"]]></message>
   <message level="Debug" culprit="qsys">queue size: 12 starting:altera_merlin_router "submodules/qsys_mm_interconnect_0_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
   <message level="Debug" culprit="qsys">queue size: 11 starting:altera_merlin_router "submodules/qsys_mm_interconnect_0_router_001"</message>
   <message level="Info" culprit="router_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"]]></message>
   <message level="Debug" culprit="qsys">queue size: 10 starting:altera_merlin_router "submodules/qsys_mm_interconnect_0_router_002"</message>
   <message level="Info" culprit="router_002"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_002</b>"]]></message>
   <message level="Debug" culprit="qsys">queue size: 9 starting:altera_merlin_burst_adapter "submodules/altera_merlin_burst_adapter"</message>
   <message level="Info" culprit="sdram_s1_burst_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_burst_adapter</b> "<b>sdram_s1_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="qsys">queue size: 8 starting:altera_merlin_demultiplexer "submodules/qsys_mm_interconnect_0_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
   <message level="Debug" culprit="qsys">queue size: 6 starting:altera_merlin_multiplexer "submodules/qsys_mm_interconnect_0_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
   <message level="Debug" culprit="qsys">queue size: 5 starting:altera_merlin_demultiplexer "submodules/qsys_mm_interconnect_0_rsp_demux"</message>
   <message level="Info" culprit="rsp_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux</b>"]]></message>
   <message level="Debug" culprit="qsys">queue size: 4 starting:altera_merlin_multiplexer "submodules/qsys_mm_interconnect_0_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/peter/quartus/nand2tetris_fpga/hack/qsys/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="qsys">queue size: 2 starting:altera_merlin_width_adapter "submodules/altera_merlin_width_adapter"</message>
   <message level="Info" culprit="sdram_read_avalon_master_rsp_width_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_width_adapter</b> "<b>sdram_read_avalon_master_rsp_width_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/peter/quartus/nand2tetris_fpga/hack/qsys/synthesis/submodules/altera_merlin_address_alignment.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/peter/quartus/nand2tetris_fpga/hack/qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv</b>]]></message>
   <message level="Debug" culprit="qsys">queue size: 0 starting:altera_avalon_st_adapter "submodules/qsys_mm_interconnect_0_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>error_adapter</b> "<b>submodules/qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="qsys">queue size: 0 starting:error_adapter "submodules/qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
   <message level="Debug" culprit="qsys">queue size: 21 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>qsys</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_new_sdram_controller:15.1:TAC=5.5,TMRD=3,TRCD=20.0,TRFC=70.0,TRP=20.0,TWR=14.0,addressWidth=24,bankWidth=2,casLatency=3,clockRate=50000000,columnWidth=9,componentName=qsys_sdram,dataWidth=16,generateSimulationModel=false,initNOPDelay=0.0,initRefreshCommands=2,masteredTristateBridgeSlave=0,model=single_Micron_MT48LC4M32B2_7_chip,numberOfBanks=4,numberOfChipSelects=1,pinsSharedViaTriState=false,powerUpDelay=100.0,refreshPeriod=15.625,registerDataIn=true,rowWidth=13,size=33554432"
   instancePathKey="qsys:.:sdram"
   kind="altera_avalon_new_sdram_controller"
   version="15.1"
   name="qsys_sdram">
  <parameter name="registerDataIn" value="true" />
  <parameter name="casLatency" value="3" />
  <parameter name="refreshPeriod" value="15.625" />
  <parameter name="masteredTristateBridgeSlave" value="0" />
  <parameter name="TMRD" value="3" />
  <parameter name="pinsSharedViaTriState" value="false" />
  <parameter name="clockRate" value="50000000" />
  <parameter name="TRP" value="20.0" />
  <parameter name="numberOfChipSelects" value="1" />
  <parameter name="columnWidth" value="9" />
  <parameter name="componentName" value="qsys_sdram" />
  <parameter name="TRFC" value="70.0" />
  <parameter name="generateSimulationModel" value="false" />
  <parameter name="dataWidth" value="16" />
  <parameter name="rowWidth" value="13" />
  <parameter name="bankWidth" value="2" />
  <parameter name="powerUpDelay" value="100.0" />
  <parameter name="TWR" value="14.0" />
  <parameter name="size" value="33554432" />
  <parameter name="TAC" value="5.5" />
  <parameter name="initRefreshCommands" value="2" />
  <parameter name="TRCD" value="20.0" />
  <parameter name="initNOPDelay" value="0.0" />
  <parameter name="addressWidth" value="24" />
  <parameter name="numberOfBanks" value="4" />
  <generatedFiles>
   <file
       path="/home/peter/quartus/nand2tetris_fpga/hack/qsys/synthesis/submodules/qsys_sdram.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/peter/altera_lite/15.1/ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/altera_avalon_new_sdram_controller_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="qsys" as="sdram" />
  <messages>
   <message level="Debug" culprit="qsys">queue size: 5 starting:altera_avalon_new_sdram_controller "submodules/qsys_sdram"</message>
   <message level="Info" culprit="sdram">Starting RTL generation for module 'qsys_sdram'</message>
   <message level="Info" culprit="sdram">  Generation command is [exec /home/peter/altera_lite/15.1/quartus/linux64/perl/bin/perl -I /home/peter/altera_lite/15.1/quartus/linux64/perl/lib -I /home/peter/altera_lite/15.1/quartus/sopc_builder/bin/europa -I /home/peter/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I /home/peter/altera_lite/15.1/quartus/sopc_builder/bin -I /home/peter/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/peter/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- /home/peter/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=qsys_sdram --dir=/tmp/alt6816_168018244956205741.dir/0005_sdram_gen/ --quartus_dir=/home/peter/altera_lite/15.1/quartus --verilog --config=/tmp/alt6816_168018244956205741.dir/0005_sdram_gen//qsys_sdram_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="sdram">Done RTL generation for module 'qsys_sdram'</message>
   <message level="Info" culprit="sdram"><![CDATA["<b>qsys</b>" instantiated <b>altera_avalon_new_sdram_controller</b> "<b>sdram</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altpll:15.1:AUTO_DEVICE_FAMILY=Cyclone IV E,AUTO_INCLK_INTERFACE_CLOCK_RATE=50000000,AVALON_USE_SEPARATE_SYSCLK=NO,BANDWIDTH=,BANDWIDTH_TYPE=AUTO,CLK0_DIVIDE_BY=1,CLK0_DUTY_CYCLE=50,CLK0_MULTIPLY_BY=1,CLK0_PHASE_SHIFT=-3000,CLK1_DIVIDE_BY=,CLK1_DUTY_CYCLE=,CLK1_MULTIPLY_BY=,CLK1_PHASE_SHIFT=,CLK2_DIVIDE_BY=,CLK2_DUTY_CYCLE=,CLK2_MULTIPLY_BY=,CLK2_PHASE_SHIFT=,CLK3_DIVIDE_BY=,CLK3_DUTY_CYCLE=,CLK3_MULTIPLY_BY=,CLK3_PHASE_SHIFT=,CLK4_DIVIDE_BY=,CLK4_DUTY_CYCLE=,CLK4_MULTIPLY_BY=,CLK4_PHASE_SHIFT=,CLK5_DIVIDE_BY=,CLK5_DUTY_CYCLE=,CLK5_MULTIPLY_BY=,CLK5_PHASE_SHIFT=,CLK6_DIVIDE_BY=,CLK6_DUTY_CYCLE=,CLK6_MULTIPLY_BY=,CLK6_PHASE_SHIFT=,CLK7_DIVIDE_BY=,CLK7_DUTY_CYCLE=,CLK7_MULTIPLY_BY=,CLK7_PHASE_SHIFT=,CLK8_DIVIDE_BY=,CLK8_DUTY_CYCLE=,CLK8_MULTIPLY_BY=,CLK8_PHASE_SHIFT=,CLK9_DIVIDE_BY=,CLK9_DUTY_CYCLE=,CLK9_MULTIPLY_BY=,CLK9_PHASE_SHIFT=,COMPENSATE_CLOCK=CLK0,DOWN_SPREAD=,DPA_DIVIDER=,DPA_DIVIDE_BY=,DPA_MULTIPLY_BY=,ENABLE_SWITCH_OVER_COUNTER=,EXTCLK0_DIVIDE_BY=,EXTCLK0_DUTY_CYCLE=,EXTCLK0_MULTIPLY_BY=,EXTCLK0_PHASE_SHIFT=,EXTCLK1_DIVIDE_BY=,EXTCLK1_DUTY_CYCLE=,EXTCLK1_MULTIPLY_BY=,EXTCLK1_PHASE_SHIFT=,EXTCLK2_DIVIDE_BY=,EXTCLK2_DUTY_CYCLE=,EXTCLK2_MULTIPLY_BY=,EXTCLK2_PHASE_SHIFT=,EXTCLK3_DIVIDE_BY=,EXTCLK3_DUTY_CYCLE=,EXTCLK3_MULTIPLY_BY=,EXTCLK3_PHASE_SHIFT=,FEEDBACK_SOURCE=,GATE_LOCK_COUNTER=,GATE_LOCK_SIGNAL=,HIDDEN_CONSTANTS=CT#PORT_clk5 PORT_UNUSED CT#PORT_clk4 PORT_UNUSED CT#PORT_clk3 PORT_UNUSED CT#PORT_clk2 PORT_UNUSED CT#PORT_clk1 PORT_UNUSED CT#PORT_clk0 PORT_USED CT#CLK0_MULTIPLY_BY 1 CT#PORT_SCANWRITE PORT_UNUSED CT#PORT_SCANACLR PORT_UNUSED CT#PORT_PFDENA PORT_UNUSED CT#PORT_PLLENA PORT_UNUSED CT#PORT_SCANDATA PORT_UNUSED CT#PORT_SCANCLKENA PORT_UNUSED CT#WIDTH_CLOCK 5 CT#PORT_SCANDATAOUT PORT_UNUSED CT#LPM_TYPE altpll CT#PLL_TYPE AUTO CT#CLK0_PHASE_SHIFT -3000 CT#PORT_PHASEDONE PORT_UNUSED CT#OPERATION_MODE NORMAL CT#PORT_CONFIGUPDATE PORT_UNUSED CT#COMPENSATE_CLOCK CLK0 CT#PORT_CLKSWITCH PORT_UNUSED CT#INCLK0_INPUT_FREQUENCY 20000 CT#PORT_SCANDONE PORT_UNUSED CT#PORT_CLKLOSS PORT_UNUSED CT#PORT_INCLK1 PORT_UNUSED CT#AVALON_USE_SEPARATE_SYSCLK NO CT#PORT_INCLK0 PORT_USED CT#PORT_clkena5 PORT_UNUSED CT#PORT_clkena4 PORT_UNUSED CT#PORT_clkena3 PORT_UNUSED CT#PORT_clkena2 PORT_UNUSED CT#PORT_clkena1 PORT_UNUSED CT#PORT_clkena0 PORT_UNUSED CT#PORT_ARESET PORT_UNUSED CT#BANDWIDTH_TYPE AUTO CT#INTENDED_DEVICE_FAMILY {Cyclone IV E} CT#PORT_SCANREAD PORT_UNUSED CT#PORT_PHASESTEP PORT_UNUSED CT#PORT_SCANCLK PORT_UNUSED CT#PORT_CLKBAD1 PORT_UNUSED CT#PORT_CLKBAD0 PORT_UNUSED CT#PORT_FBIN PORT_UNUSED CT#PORT_PHASEUPDOWN PORT_UNUSED CT#PORT_extclk3 PORT_UNUSED CT#PORT_extclk2 PORT_UNUSED CT#PORT_extclk1 PORT_UNUSED CT#PORT_PHASECOUNTERSELECT PORT_UNUSED CT#PORT_extclk0 PORT_UNUSED CT#PORT_ACTIVECLOCK PORT_UNUSED CT#CLK0_DUTY_CYCLE 50 CT#CLK0_DIVIDE_BY 1 CT#PORT_LOCKED PORT_UNUSED,HIDDEN_CUSTOM_ELABORATION=altpll_avalon_elaboration,HIDDEN_CUSTOM_POST_EDIT=altpll_avalon_post_edit,HIDDEN_IF_PORTS=IF#locked {output 0} IF#reset {input 0} IF#clk {input 0} IF#readdata {output 32} IF#write {input 0} IF#phasedone {output 0} IF#address {input 2} IF#c0 {output 0} IF#writedata {input 32} IF#read {input 0} IF#areset {input 0},HIDDEN_IS_FIRST_EDIT=0,HIDDEN_IS_NUMERIC=IN#WIDTH_CLOCK 1 IN#CLK0_DUTY_CYCLE 1 IN#PLL_TARGET_HARCOPY_CHECK 1 IN#SWITCHOVER_COUNT_EDIT 1 IN#INCLK0_INPUT_FREQUENCY 1 IN#PLL_LVDS_PLL_CHECK 1 IN#PLL_AUTOPLL_CHECK 1 IN#PLL_FASTPLL_CHECK 1 IN#PLL_ENHPLL_CHECK 1 IN#DIV_FACTOR0 1 IN#LVDS_MODE_DATA_RATE_DIRTY 1 IN#GLOCK_COUNTER_EDIT 1 IN#CLK0_DIVIDE_BY 1 IN#MULT_FACTOR0 1 IN#CLK0_MULTIPLY_BY 1 IN#USE_MIL_SPEED_GRADE 1,HIDDEN_MF_PORTS=MF#areset 1 MF#clk 1 MF#locked 1 MF#inclk 1,HIDDEN_PRIVATES=PT#GLOCKED_FEATURE_ENABLED 0 PT#SPREAD_FEATURE_ENABLED 0 PT#BANDWIDTH_FREQ_UNIT MHz PT#CUR_DEDICATED_CLK c0 PT#INCLK0_FREQ_EDIT 50.000 PT#BANDWIDTH_PRESET Low PT#PLL_LVDS_PLL_CHECK 0 PT#BANDWIDTH_USE_PRESET 0 PT#AVALON_USE_SEPARATE_SYSCLK NO PT#PLL_ENHPLL_CHECK 0 PT#OUTPUT_FREQ_UNIT0 MHz PT#PHASE_RECONFIG_FEATURE_ENABLED 1 PT#CREATE_CLKBAD_CHECK 0 PT#CLKSWITCH_CHECK 0 PT#INCLK1_FREQ_EDIT 100.000 PT#NORMAL_MODE_RADIO 1 PT#SRC_SYNCH_COMP_RADIO 0 PT#PLL_ARESET_CHECK 0 PT#LONG_SCAN_RADIO 1 PT#SCAN_FEATURE_ENABLED 1 PT#PHASE_RECONFIG_INPUTS_CHECK 0 PT#USE_CLK0 1 PT#PRIMARY_CLK_COMBO inclk0 PT#BANDWIDTH 1.000 PT#GLOCKED_COUNTER_EDIT_CHANGED 1 PT#PLL_FASTPLL_CHECK 0 PT#SPREAD_FREQ_UNIT KHz PT#PLL_AUTOPLL_CHECK 1 PT#LVDS_PHASE_SHIFT_UNIT0 deg PT#SWITCHOVER_FEATURE_ENABLED 0 PT#MIG_DEVICE_SPEED_GRADE Any PT#OUTPUT_FREQ_MODE0 0 PT#BANDWIDTH_FEATURE_ENABLED 1 PT#INCLK0_FREQ_UNIT_COMBO MHz PT#ZERO_DELAY_RADIO 0 PT#OUTPUT_FREQ0 100.00000000 PT#SHORT_SCAN_RADIO 0 PT#LVDS_MODE_DATA_RATE_DIRTY 0 PT#CUR_FBIN_CLK c0 PT#PLL_ADVANCED_PARAM_CHECK 0 PT#CLKBAD_SWITCHOVER_CHECK 0 PT#PHASE_SHIFT_STEP_ENABLED_CHECK 0 PT#DEVICE_SPEED_GRADE Any PT#PLL_FBMIMIC_CHECK 0 PT#LVDS_MODE_DATA_RATE {Not Available} PT#LOCKED_OUTPUT_CHECK 0 PT#SPREAD_PERCENT 0.500 PT#PHASE_SHIFT0 -3.00000000 PT#DIV_FACTOR0 1 PT#CNX_NO_COMPENSATE_RADIO 0 PT#USE_CLKENA0 0 PT#CREATE_INCLK1_CHECK 0 PT#GLOCK_COUNTER_EDIT 1048575 PT#INCLK1_FREQ_UNIT_COMBO MHz PT#EFF_OUTPUT_FREQ_VALUE0 50.000000 PT#SPREAD_FREQ 50.000 PT#USE_MIL_SPEED_GRADE 0 PT#EXPLICIT_SWITCHOVER_COUNTER 0 PT#STICKY_CLK0 1 PT#EXT_FEEDBACK_RADIO 0 PT#MIRROR_CLK0 0 PT#SWITCHOVER_COUNT_EDIT 1 PT#SELF_RESET_LOCK_LOSS 0 PT#PLL_PFDENA_CHECK 0 PT#INT_FEEDBACK__MODE_RADIO 1 PT#INCLK1_FREQ_EDIT_CHANGED 1 PT#CLKLOSS_CHECK 0 PT#SYNTH_WRAPPER_GEN_POSTFIX 0 PT#PHASE_SHIFT_UNIT0 ns PT#BANDWIDTH_USE_AUTO 1 PT#HAS_MANUAL_SWITCHOVER 1 PT#MULT_FACTOR0 1 PT#SPREAD_USE 0 PT#GLOCKED_MODE_CHECK 0 PT#SACN_INPUTS_CHECK 0 PT#DUTY_CYCLE0 50.00000000 PT#INTENDED_DEVICE_FAMILY {Cyclone IV E} PT#PLL_TARGET_HARCOPY_CHECK 0 PT#INCLK1_FREQ_UNIT_CHANGED 1 PT#RECONFIG_FILE ALTPLL1451736917455352.mif PT#ACTIVECLK_CHECK 0,HIDDEN_USED_PORTS=UP#locked used UP#c0 used UP#areset used UP#inclk0 used,INCLK0_INPUT_FREQUENCY=20000,INCLK1_INPUT_FREQUENCY=,INTENDED_DEVICE_FAMILY=Cyclone IV E,INVALID_LOCK_MULTIPLIER=,LOCK_HIGH=,LOCK_LOW=,OPERATION_MODE=NORMAL,PLL_TYPE=AUTO,PORT_ACTIVECLOCK=PORT_UNUSED,PORT_ARESET=PORT_UNUSED,PORT_CLKBAD0=PORT_UNUSED,PORT_CLKBAD1=PORT_UNUSED,PORT_CLKLOSS=PORT_UNUSED,PORT_CLKSWITCH=PORT_UNUSED,PORT_CONFIGUPDATE=PORT_UNUSED,PORT_ENABLE0=,PORT_ENABLE1=,PORT_FBIN=PORT_UNUSED,PORT_FBOUT=,PORT_INCLK0=PORT_USED,PORT_INCLK1=PORT_UNUSED,PORT_LOCKED=PORT_UNUSED,PORT_PFDENA=PORT_UNUSED,PORT_PHASECOUNTERSELECT=PORT_UNUSED,PORT_PHASEDONE=PORT_UNUSED,PORT_PHASESTEP=PORT_UNUSED,PORT_PHASEUPDOWN=PORT_UNUSED,PORT_PLLENA=PORT_UNUSED,PORT_SCANACLR=PORT_UNUSED,PORT_SCANCLK=PORT_UNUSED,PORT_SCANCLKENA=PORT_UNUSED,PORT_SCANDATA=PORT_UNUSED,PORT_SCANDATAOUT=PORT_UNUSED,PORT_SCANDONE=PORT_UNUSED,PORT_SCANREAD=PORT_UNUSED,PORT_SCANWRITE=PORT_UNUSED,PORT_SCLKOUT0=,PORT_SCLKOUT1=,PORT_VCOOVERRANGE=,PORT_VCOUNDERRANGE=,PORT_clk0=PORT_USED,PORT_clk1=PORT_UNUSED,PORT_clk2=PORT_UNUSED,PORT_clk3=PORT_UNUSED,PORT_clk4=PORT_UNUSED,PORT_clk5=PORT_UNUSED,PORT_clk6=,PORT_clk7=,PORT_clk8=,PORT_clk9=,PORT_clkena0=PORT_UNUSED,PORT_clkena1=PORT_UNUSED,PORT_clkena2=PORT_UNUSED,PORT_clkena3=PORT_UNUSED,PORT_clkena4=PORT_UNUSED,PORT_clkena5=PORT_UNUSED,PORT_extclk0=PORT_UNUSED,PORT_extclk1=PORT_UNUSED,PORT_extclk2=PORT_UNUSED,PORT_extclk3=PORT_UNUSED,PORT_extclkena0=,PORT_extclkena1=,PORT_extclkena2=,PORT_extclkena3=,PRIMARY_CLOCK=,QUALIFY_CONF_DONE=,SCAN_CHAIN=,SCAN_CHAIN_MIF_FILE=,SCLKOUT0_PHASE_SHIFT=,SCLKOUT1_PHASE_SHIFT=,SELF_RESET_ON_GATED_LOSS_LOCK=,SELF_RESET_ON_LOSS_LOCK=,SKIP_VCO=,SPREAD_FREQUENCY=,SWITCH_OVER_COUNTER=,SWITCH_OVER_ON_GATED_LOCK=,SWITCH_OVER_ON_LOSSCLK=,SWITCH_OVER_TYPE=,USING_FBMIMICBIDIR_PORT=,VALID_LOCK_MULTIPLIER=,VCO_DIVIDE_BY=,VCO_FREQUENCY_CONTROL=,VCO_MULTIPLY_BY=,VCO_PHASE_SHIFT_STEP=,WIDTH_CLOCK=5,WIDTH_PHASECOUNTERSELECT="
   instancePathKey="qsys:.:sdram_clock"
   kind="altpll"
   version="15.1"
   name="qsys_sdram_clock">
  <parameter name="CLK3_PHASE_SHIFT" value="" />
  <parameter name="PORT_LOCKED" value="PORT_UNUSED" />
  <parameter name="CLK2_PHASE_SHIFT" value="" />
  <parameter name="CLK4_PHASE_SHIFT" value="" />
  <parameter name="CLK5_DUTY_CYCLE" value="" />
  <parameter name="PORT_SCANDATAOUT" value="PORT_UNUSED" />
  <parameter name="CLK1_PHASE_SHIFT" value="" />
  <parameter name="CLK5_PHASE_SHIFT" value="" />
  <parameter name="HIDDEN_CUSTOM_ELABORATION" value="altpll_avalon_elaboration" />
  <parameter name="CLK8_DUTY_CYCLE" value="" />
  <parameter name="CLK0_DIVIDE_BY" value="1" />
  <parameter name="CLK7_PHASE_SHIFT" value="" />
  <parameter name="CLK0_PHASE_SHIFT" value="-3000" />
  <parameter name="CLK6_PHASE_SHIFT" value="" />
  <parameter name="CLK8_PHASE_SHIFT" value="" />
  <parameter name="PORT_clk8" value="" />
  <parameter name="INVALID_LOCK_MULTIPLIER" value="" />
  <parameter name="PORT_clk9" value="" />
  <parameter name="PORT_clk6" value="" />
  <parameter name="PORT_clk7" value="" />
  <parameter name="EXTCLK2_DIVIDE_BY" value="" />
  <parameter name="PORT_clk4" value="PORT_UNUSED" />
  <parameter name="PORT_clk5" value="PORT_UNUSED" />
  <parameter name="PORT_clk2" value="PORT_UNUSED" />
  <parameter name="EXTCLK3_DUTY_CYCLE" value="" />
  <parameter name="PORT_clk3" value="PORT_UNUSED" />
  <parameter name="PORT_clk0" value="PORT_USED" />
  <parameter name="PORT_clk1" value="PORT_UNUSED" />
  <parameter name="INCLK0_INPUT_FREQUENCY" value="20000" />
  <parameter name="PORT_extclkena0" value="" />
  <parameter name="SKIP_VCO" value="" />
  <parameter name="PORT_extclkena1" value="" />
  <parameter name="PORT_extclkena2" value="" />
  <parameter name="CLK2_DUTY_CYCLE" value="" />
  <parameter name="PORT_extclkena3" value="" />
  <parameter name="PORT_CONFIGUPDATE" value="PORT_UNUSED" />
  <parameter name="GATE_LOCK_SIGNAL" value="" />
  <parameter name="CLK7_DIVIDE_BY" value="" />
  <parameter name="CLK8_DIVIDE_BY" value="" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="AUTO_INCLK_INTERFACE_CLOCK_RATE" value="50000000" />
  <parameter name="PORT_ENABLE1" value="" />
  <parameter name="PORT_VCOUNDERRANGE" value="" />
  <parameter name="GATE_LOCK_COUNTER" value="" />
  <parameter name="ENABLE_SWITCH_OVER_COUNTER" value="" />
  <parameter name="SWITCH_OVER_TYPE" value="" />
  <parameter name="PORT_ENABLE0" value="" />
  <parameter name="EXTCLK3_DIVIDE_BY" value="" />
  <parameter name="PORT_SCANACLR" value="PORT_UNUSED" />
  <parameter name="CLK1_DIVIDE_BY" value="" />
  <parameter name="CLK9_DIVIDE_BY" value="" />
  <parameter name="FEEDBACK_SOURCE" value="" />
  <parameter name="CLK1_DUTY_CYCLE" value="" />
  <parameter name="BANDWIDTH_TYPE" value="AUTO" />
  <parameter name="SPREAD_FREQUENCY" value="" />
  <parameter name="PORT_PLLENA" value="PORT_UNUSED" />
  <parameter name="LOCK_HIGH" value="" />
  <parameter
     name="HIDDEN_USED_PORTS"
     value="UP#locked used UP#c0 used UP#areset used UP#inclk0 used" />
  <parameter name="EXTCLK1_DIVIDE_BY" value="" />
  <parameter name="DOWN_SPREAD" value="" />
  <parameter name="PORT_SCANDONE" value="PORT_UNUSED" />
  <parameter name="SWITCH_OVER_ON_LOSSCLK" value="" />
  <parameter name="PORT_SCANCLKENA" value="PORT_UNUSED" />
  <parameter name="PORT_FBOUT" value="" />
  <parameter name="VCO_FREQUENCY_CONTROL" value="" />
  <parameter
     name="HIDDEN_IF_PORTS"
     value="IF#locked {output 0} IF#reset {input 0} IF#clk {input 0} IF#readdata {output 32} IF#write {input 0} IF#phasedone {output 0} IF#address {input 2} IF#c0 {output 0} IF#writedata {input 32} IF#read {input 0} IF#areset {input 0}" />
  <parameter
     name="HIDDEN_MF_PORTS"
     value="MF#areset 1 MF#clk 1 MF#locked 1 MF#inclk 1" />
  <parameter name="CLK9_PHASE_SHIFT" value="" />
  <parameter name="CLK6_DIVIDE_BY" value="" />
  <parameter name="CLK3_DIVIDE_BY" value="" />
  <parameter name="EXTCLK0_MULTIPLY_BY" value="" />
  <parameter name="PORT_PHASEUPDOWN" value="PORT_UNUSED" />
  <parameter name="BANDWIDTH" value="" />
  <parameter name="CLK0_DUTY_CYCLE" value="50" />
  <parameter name="WIDTH_CLOCK" value="5" />
  <parameter name="EXTCLK1_MULTIPLY_BY" value="" />
  <parameter name="VCO_PHASE_SHIFT_STEP" value="" />
  <parameter name="PLL_TYPE" value="AUTO" />
  <parameter name="EXTCLK2_MULTIPLY_BY" value="" />
  <parameter name="EXTCLK3_MULTIPLY_BY" value="" />
  <parameter name="CLK4_DIVIDE_BY" value="" />
  <parameter name="PORT_FBIN" value="PORT_UNUSED" />
  <parameter name="SWITCH_OVER_ON_GATED_LOCK" value="" />
  <parameter name="PORT_PHASECOUNTERSELECT" value="PORT_UNUSED" />
  <parameter name="PORT_VCOOVERRANGE" value="" />
  <parameter name="DPA_DIVIDE_BY" value="" />
  <parameter
     name="HIDDEN_PRIVATES"
     value="PT#GLOCKED_FEATURE_ENABLED 0 PT#SPREAD_FEATURE_ENABLED 0 PT#BANDWIDTH_FREQ_UNIT MHz PT#CUR_DEDICATED_CLK c0 PT#INCLK0_FREQ_EDIT 50.000 PT#BANDWIDTH_PRESET Low PT#PLL_LVDS_PLL_CHECK 0 PT#BANDWIDTH_USE_PRESET 0 PT#AVALON_USE_SEPARATE_SYSCLK NO PT#PLL_ENHPLL_CHECK 0 PT#OUTPUT_FREQ_UNIT0 MHz PT#PHASE_RECONFIG_FEATURE_ENABLED 1 PT#CREATE_CLKBAD_CHECK 0 PT#CLKSWITCH_CHECK 0 PT#INCLK1_FREQ_EDIT 100.000 PT#NORMAL_MODE_RADIO 1 PT#SRC_SYNCH_COMP_RADIO 0 PT#PLL_ARESET_CHECK 0 PT#LONG_SCAN_RADIO 1 PT#SCAN_FEATURE_ENABLED 1 PT#PHASE_RECONFIG_INPUTS_CHECK 0 PT#USE_CLK0 1 PT#PRIMARY_CLK_COMBO inclk0 PT#BANDWIDTH 1.000 PT#GLOCKED_COUNTER_EDIT_CHANGED 1 PT#PLL_FASTPLL_CHECK 0 PT#SPREAD_FREQ_UNIT KHz PT#PLL_AUTOPLL_CHECK 1 PT#LVDS_PHASE_SHIFT_UNIT0 deg PT#SWITCHOVER_FEATURE_ENABLED 0 PT#MIG_DEVICE_SPEED_GRADE Any PT#OUTPUT_FREQ_MODE0 0 PT#BANDWIDTH_FEATURE_ENABLED 1 PT#INCLK0_FREQ_UNIT_COMBO MHz PT#ZERO_DELAY_RADIO 0 PT#OUTPUT_FREQ0 100.00000000 PT#SHORT_SCAN_RADIO 0 PT#LVDS_MODE_DATA_RATE_DIRTY 0 PT#CUR_FBIN_CLK c0 PT#PLL_ADVANCED_PARAM_CHECK 0 PT#CLKBAD_SWITCHOVER_CHECK 0 PT#PHASE_SHIFT_STEP_ENABLED_CHECK 0 PT#DEVICE_SPEED_GRADE Any PT#PLL_FBMIMIC_CHECK 0 PT#LVDS_MODE_DATA_RATE {Not Available} PT#LOCKED_OUTPUT_CHECK 0 PT#SPREAD_PERCENT 0.500 PT#PHASE_SHIFT0 -3.00000000 PT#DIV_FACTOR0 1 PT#CNX_NO_COMPENSATE_RADIO 0 PT#USE_CLKENA0 0 PT#CREATE_INCLK1_CHECK 0 PT#GLOCK_COUNTER_EDIT 1048575 PT#INCLK1_FREQ_UNIT_COMBO MHz PT#EFF_OUTPUT_FREQ_VALUE0 50.000000 PT#SPREAD_FREQ 50.000 PT#USE_MIL_SPEED_GRADE 0 PT#EXPLICIT_SWITCHOVER_COUNTER 0 PT#STICKY_CLK0 1 PT#EXT_FEEDBACK_RADIO 0 PT#MIRROR_CLK0 0 PT#SWITCHOVER_COUNT_EDIT 1 PT#SELF_RESET_LOCK_LOSS 0 PT#PLL_PFDENA_CHECK 0 PT#INT_FEEDBACK__MODE_RADIO 1 PT#INCLK1_FREQ_EDIT_CHANGED 1 PT#CLKLOSS_CHECK 0 PT#SYNTH_WRAPPER_GEN_POSTFIX 0 PT#PHASE_SHIFT_UNIT0 ns PT#BANDWIDTH_USE_AUTO 1 PT#HAS_MANUAL_SWITCHOVER 1 PT#MULT_FACTOR0 1 PT#SPREAD_USE 0 PT#GLOCKED_MODE_CHECK 0 PT#SACN_INPUTS_CHECK 0 PT#DUTY_CYCLE0 50.00000000 PT#INTENDED_DEVICE_FAMILY {Cyclone IV E} PT#PLL_TARGET_HARCOPY_CHECK 0 PT#INCLK1_FREQ_UNIT_CHANGED 1 PT#RECONFIG_FILE ALTPLL1451736917455352.mif PT#ACTIVECLK_CHECK 0" />
  <parameter name="VCO_DIVIDE_BY" value="" />
  <parameter name="CLK3_DUTY_CYCLE" value="" />
  <parameter name="SCAN_CHAIN" value="" />
  <parameter name="LOCK_LOW" value="" />
  <parameter name="CLK0_MULTIPLY_BY" value="1" />
  <parameter name="PORT_SCANWRITE" value="PORT_UNUSED" />
  <parameter name="CLK1_MULTIPLY_BY" value="" />
  <parameter name="PORT_SCLKOUT1" value="" />
  <parameter
     name="HIDDEN_IS_NUMERIC"
     value="IN#WIDTH_CLOCK 1 IN#CLK0_DUTY_CYCLE 1 IN#PLL_TARGET_HARCOPY_CHECK 1 IN#SWITCHOVER_COUNT_EDIT 1 IN#INCLK0_INPUT_FREQUENCY 1 IN#PLL_LVDS_PLL_CHECK 1 IN#PLL_AUTOPLL_CHECK 1 IN#PLL_FASTPLL_CHECK 1 IN#PLL_ENHPLL_CHECK 1 IN#DIV_FACTOR0 1 IN#LVDS_MODE_DATA_RATE_DIRTY 1 IN#GLOCK_COUNTER_EDIT 1 IN#CLK0_DIVIDE_BY 1 IN#MULT_FACTOR0 1 IN#CLK0_MULTIPLY_BY 1 IN#USE_MIL_SPEED_GRADE 1" />
  <parameter name="CLK3_MULTIPLY_BY" value="" />
  <parameter name="PORT_CLKLOSS" value="PORT_UNUSED" />
  <parameter name="CLK2_MULTIPLY_BY" value="" />
  <parameter name="CLK4_MULTIPLY_BY" value="" />
  <parameter name="PORT_SCLKOUT0" value="" />
  <parameter name="PORT_SCANREAD" value="PORT_UNUSED" />
  <parameter name="CLK4_DUTY_CYCLE" value="" />
  <parameter name="PORT_clkena0" value="PORT_UNUSED" />
  <parameter name="PORT_PHASEDONE" value="PORT_UNUSED" />
  <parameter name="PORT_clkena1" value="PORT_UNUSED" />
  <parameter name="PORT_clkena2" value="PORT_UNUSED" />
  <parameter name="PORT_PFDENA" value="PORT_UNUSED" />
  <parameter name="PORT_clkena3" value="PORT_UNUSED" />
  <parameter name="PORT_SCANDATA" value="PORT_UNUSED" />
  <parameter name="CLK6_MULTIPLY_BY" value="" />
  <parameter name="EXTCLK0_DIVIDE_BY" value="" />
  <parameter name="CLK5_MULTIPLY_BY" value="" />
  <parameter name="INTENDED_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="OPERATION_MODE" value="NORMAL" />
  <parameter name="EXTCLK2_DUTY_CYCLE" value="" />
  <parameter name="WIDTH_PHASECOUNTERSELECT" value="" />
  <parameter name="SWITCH_OVER_COUNTER" value="" />
  <parameter name="CLK7_MULTIPLY_BY" value="" />
  <parameter name="PORT_clkena4" value="PORT_UNUSED" />
  <parameter name="PORT_clkena5" value="PORT_UNUSED" />
  <parameter name="SCAN_CHAIN_MIF_FILE" value="" />
  <parameter name="CLK8_MULTIPLY_BY" value="" />
  <parameter name="CLK9_MULTIPLY_BY" value="" />
  <parameter name="EXTCLK2_PHASE_SHIFT" value="" />
  <parameter name="COMPENSATE_CLOCK" value="CLK0" />
  <parameter name="PORT_INCLK0" value="PORT_USED" />
  <parameter name="PORT_CLKSWITCH" value="PORT_UNUSED" />
  <parameter name="EXTCLK3_PHASE_SHIFT" value="" />
  <parameter name="PORT_INCLK1" value="PORT_UNUSED" />
  <parameter name="CLK5_DIVIDE_BY" value="" />
  <parameter name="CLK9_DUTY_CYCLE" value="" />
  <parameter name="CLK6_DUTY_CYCLE" value="" />
  <parameter name="DPA_DIVIDER" value="" />
  <parameter name="VCO_MULTIPLY_BY" value="" />
  <parameter name="EXTCLK1_PHASE_SHIFT" value="" />
  <parameter
     name="HIDDEN_CONSTANTS"
     value="CT#PORT_clk5 PORT_UNUSED CT#PORT_clk4 PORT_UNUSED CT#PORT_clk3 PORT_UNUSED CT#PORT_clk2 PORT_UNUSED CT#PORT_clk1 PORT_UNUSED CT#PORT_clk0 PORT_USED CT#CLK0_MULTIPLY_BY 1 CT#PORT_SCANWRITE PORT_UNUSED CT#PORT_SCANACLR PORT_UNUSED CT#PORT_PFDENA PORT_UNUSED CT#PORT_PLLENA PORT_UNUSED CT#PORT_SCANDATA PORT_UNUSED CT#PORT_SCANCLKENA PORT_UNUSED CT#WIDTH_CLOCK 5 CT#PORT_SCANDATAOUT PORT_UNUSED CT#LPM_TYPE altpll CT#PLL_TYPE AUTO CT#CLK0_PHASE_SHIFT -3000 CT#PORT_PHASEDONE PORT_UNUSED CT#OPERATION_MODE NORMAL CT#PORT_CONFIGUPDATE PORT_UNUSED CT#COMPENSATE_CLOCK CLK0 CT#PORT_CLKSWITCH PORT_UNUSED CT#INCLK0_INPUT_FREQUENCY 20000 CT#PORT_SCANDONE PORT_UNUSED CT#PORT_CLKLOSS PORT_UNUSED CT#PORT_INCLK1 PORT_UNUSED CT#AVALON_USE_SEPARATE_SYSCLK NO CT#PORT_INCLK0 PORT_USED CT#PORT_clkena5 PORT_UNUSED CT#PORT_clkena4 PORT_UNUSED CT#PORT_clkena3 PORT_UNUSED CT#PORT_clkena2 PORT_UNUSED CT#PORT_clkena1 PORT_UNUSED CT#PORT_clkena0 PORT_UNUSED CT#PORT_ARESET PORT_UNUSED CT#BANDWIDTH_TYPE AUTO CT#INTENDED_DEVICE_FAMILY {Cyclone IV E} CT#PORT_SCANREAD PORT_UNUSED CT#PORT_PHASESTEP PORT_UNUSED CT#PORT_SCANCLK PORT_UNUSED CT#PORT_CLKBAD1 PORT_UNUSED CT#PORT_CLKBAD0 PORT_UNUSED CT#PORT_FBIN PORT_UNUSED CT#PORT_PHASEUPDOWN PORT_UNUSED CT#PORT_extclk3 PORT_UNUSED CT#PORT_extclk2 PORT_UNUSED CT#PORT_extclk1 PORT_UNUSED CT#PORT_PHASECOUNTERSELECT PORT_UNUSED CT#PORT_extclk0 PORT_UNUSED CT#PORT_ACTIVECLOCK PORT_UNUSED CT#CLK0_DUTY_CYCLE 50 CT#CLK0_DIVIDE_BY 1 CT#PORT_LOCKED PORT_UNUSED" />
  <parameter name="EXTCLK0_PHASE_SHIFT" value="" />
  <parameter name="AVALON_USE_SEPARATE_SYSCLK" value="NO" />
  <parameter name="SELF_RESET_ON_LOSS_LOCK" value="" />
  <parameter name="CLK2_DIVIDE_BY" value="" />
  <parameter name="PORT_PHASESTEP" value="PORT_UNUSED" />
  <parameter name="USING_FBMIMICBIDIR_PORT" value="" />
  <parameter name="PORT_CLKBAD1" value="PORT_UNUSED" />
  <parameter name="QUALIFY_CONF_DONE" value="" />
  <parameter name="PORT_ARESET" value="PORT_UNUSED" />
  <parameter name="DPA_MULTIPLY_BY" value="" />
  <parameter name="INCLK1_INPUT_FREQUENCY" value="" />
  <parameter name="CLK7_DUTY_CYCLE" value="" />
  <parameter name="EXTCLK0_DUTY_CYCLE" value="" />
  <parameter name="HIDDEN_CUSTOM_POST_EDIT" value="altpll_avalon_post_edit" />
  <parameter name="HIDDEN_IS_FIRST_EDIT" value="0" />
  <parameter name="VALID_LOCK_MULTIPLIER" value="" />
  <parameter name="PRIMARY_CLOCK" value="" />
  <parameter name="SELF_RESET_ON_GATED_LOSS_LOCK" value="" />
  <parameter name="SCLKOUT0_PHASE_SHIFT" value="" />
  <parameter name="PORT_ACTIVECLOCK" value="PORT_UNUSED" />
  <parameter name="PORT_SCANCLK" value="PORT_UNUSED" />
  <parameter name="SCLKOUT1_PHASE_SHIFT" value="" />
  <parameter name="PORT_extclk3" value="PORT_UNUSED" />
  <parameter name="EXTCLK1_DUTY_CYCLE" value="" />
  <parameter name="PORT_extclk0" value="PORT_UNUSED" />
  <parameter name="PORT_CLKBAD0" value="PORT_UNUSED" />
  <parameter name="PORT_extclk2" value="PORT_UNUSED" />
  <parameter name="PORT_extclk1" value="PORT_UNUSED" />
  <generatedFiles>
   <file
       path="/home/peter/quartus/nand2tetris_fpga/hack/qsys/synthesis/submodules/qsys_sdram_clock.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/peter/altera_lite/15.1/ip/altera/sopc_builder_ip/altera_avalon_altpll/altera_avalon_altpll_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="qsys" as="sdram_clock" />
  <messages>
   <message level="Debug" culprit="qsys">queue size: 4 starting:altpll "submodules/qsys_sdram_clock"</message>
   <message level="Debug">set ALTERA_HW_TCL_KEEP_TEMP_FILES=1 to retain temp files</message>
   <message level="Debug">Command: /home/peter/altera_lite/15.1/quartus/linux64/quartus_map not_a_project --generate_hdl_interface=/tmp/alt6816_168018244956205741.dir/0006_sopcgen/qsys_sdram_clock.v --source=/tmp/alt6816_168018244956205741.dir/0006_sopcgen/qsys_sdram_clock.v --set=HDL_INTERFACE_OUTPUT_PATH=/tmp/alt6816_168018244956205741.dir/0007_sopcqmap/ --ini=disable_check_quartus_compatibility_qsys_only=on</message>
   <message level="Debug">Command took 4.553s</message>
   <message level="Info" culprit="sdram_clock"><![CDATA["<b>qsys</b>" instantiated <b>altpll</b> "<b>sdram_clock</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="master_template:15.1:ADDRESS_WIDTH=32,AUTO_CLOCK_RESET_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone IV E,BURST_CAPABLE=0,BURST_COUNT_WIDTH=2,DATA_WIDTH=64,FIFO_DEPTH=8,FIFO_DEPTH_LOG2=3,MASTER_DIRECTION=0,MAXIMUM_BURST_COUNT=2,MEMORY_BASED_FIFO=0"
   instancePathKey="qsys:.:sdram_read"
   kind="master_template"
   version="15.1"
   name="custom_master">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="AUTO_CLOCK_RESET_CLOCK_RATE" value="50000000" />
  <generatedFiles>
   <file
       path="/home/peter/quartus/nand2tetris_fpga/hack/qsys/synthesis/submodules/custom_master.v"
       type="VERILOG" />
   <file
       path="/home/peter/quartus/nand2tetris_fpga/hack/qsys/synthesis/submodules/burst_write_master.v"
       type="VERILOG" />
   <file
       path="/home/peter/quartus/nand2tetris_fpga/hack/qsys/synthesis/submodules/burst_read_master.v"
       type="VERILOG" />
   <file
       path="/home/peter/quartus/nand2tetris_fpga/hack/qsys/synthesis/submodules/write_master.v"
       type="VERILOG" />
   <file
       path="/home/peter/quartus/nand2tetris_fpga/hack/qsys/synthesis/submodules/latency_aware_read_master.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/peter/quartus/nand2tetris_fpga/hack/ip/Master_Template/custom_masters_hw.tcl" />
   <file
       path="/home/peter/quartus/nand2tetris_fpga/hack/ip/Master_Template/custom_master.v" />
   <file
       path="/home/peter/quartus/nand2tetris_fpga/hack/ip/Master_Template/burst_write_master.v" />
   <file
       path="/home/peter/quartus/nand2tetris_fpga/hack/ip/Master_Template/burst_read_master.v" />
   <file
       path="/home/peter/quartus/nand2tetris_fpga/hack/ip/Master_Template/write_master.v" />
   <file
       path="/home/peter/quartus/nand2tetris_fpga/hack/ip/Master_Template/latency_aware_read_master.v" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="qsys" as="sdram_read,sdram_write" />
  <messages>
   <message level="Debug" culprit="qsys">queue size: 3 starting:master_template "submodules/custom_master"</message>
   <message level="Debug">set ALTERA_HW_TCL_KEEP_TEMP_FILES=1 to retain temp files</message>
   <message level="Debug">Command: /home/peter/altera_lite/15.1/quartus/linux64/quartus_map not_a_project --generate_hdl_interface=/home/peter/quartus/nand2tetris_fpga/hack/ip/Master_Template/custom_master.v --source=/home/peter/quartus/nand2tetris_fpga/hack/ip/Master_Template/burst_write_master.v --source=/home/peter/quartus/nand2tetris_fpga/hack/ip/Master_Template/burst_read_master.v --source=/home/peter/quartus/nand2tetris_fpga/hack/ip/Master_Template/write_master.v --source=/home/peter/quartus/nand2tetris_fpga/hack/ip/Master_Template/latency_aware_read_master.v --source=/home/peter/quartus/nand2tetris_fpga/hack/ip/Master_Template/custom_master.v --set=HDL_INTERFACE_OUTPUT_PATH=/tmp/alt6816_168018244956205741.dir/0004_sopcqmap/ --ini=disable_check_quartus_compatibility_qsys_only=on</message>
   <message level="Debug">Command took 4.554s</message>
   <message level="Debug">set ALTERA_HW_TCL_KEEP_TEMP_FILES=1 to retain temp files</message>
   <message level="Debug">Command: /home/peter/altera_lite/15.1/quartus/linux64/quartus_sh -t /tmp/alt6816_168018244956205741.dir/0008_sopcqmap/not_a_project_setup.tcl</message>
   <message level="Debug">Command: /home/peter/altera_lite/15.1/quartus/linux64/quartus_map not_a_project --generate_hdl_interface=/home/peter/quartus/nand2tetris_fpga/hack/ip/Master_Template/custom_master.v --set=HDL_INTERFACE_OUTPUT_PATH=/tmp/alt6816_168018244956205741.dir/0008_sopcqmap/ --set=HDL_INTERFACE_INSTANCE_NAME=inst --set=HDL_INTERFACE_INSTANCE_ENTITY=custom_master --set=HDL_INTERFACE_INSTANCE_PARAMETERS=MASTER_DIRECTION=D"0";DATA_WIDTH=D"64";ADDRESS_WIDTH=D"32";BURST_CAPABLE=D"0";MAXIMUM_BURST_COUNT=D"2";BURST_COUNT_WIDTH=D"2";FIFO_DEPTH=D"8";FIFO_DEPTH_LOG2=D"3";MEMORY_BASED_FIFO=D"0"; --ini=disable_check_quartus_compatibility_qsys_only=on</message>
   <message level="Debug">Command took 5.462s</message>
   <message level="Debug">Command took 6.363s</message>
   <message level="Info" culprit="sdram_read"><![CDATA["<b>qsys</b>" instantiated <b>master_template</b> "<b>sdram_read</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_mm_interconnect:15.1:AUTO_DEVICE=EP4CE22F17C7,AUTO_DEVICE_FAMILY=Cyclone IV E,AUTO_DEVICE_SPEEDGRADE=,COMPOSE_CONTENTS=add_instance {sdram_read_avalon_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {sdram_read_avalon_master_translator} {AV_ADDRESS_W} {32};set_instance_parameter_value {sdram_read_avalon_master_translator} {AV_DATA_W} {64};set_instance_parameter_value {sdram_read_avalon_master_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {sdram_read_avalon_master_translator} {AV_BYTEENABLE_W} {8};set_instance_parameter_value {sdram_read_avalon_master_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {sdram_read_avalon_master_translator} {UAV_BURSTCOUNT_W} {4};set_instance_parameter_value {sdram_read_avalon_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {sdram_read_avalon_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {sdram_read_avalon_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {sdram_read_avalon_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {sdram_read_avalon_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {sdram_read_avalon_master_translator} {USE_READDATA} {1};set_instance_parameter_value {sdram_read_avalon_master_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {sdram_read_avalon_master_translator} {USE_READ} {1};set_instance_parameter_value {sdram_read_avalon_master_translator} {USE_WRITE} {0};set_instance_parameter_value {sdram_read_avalon_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {sdram_read_avalon_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {sdram_read_avalon_master_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {sdram_read_avalon_master_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {sdram_read_avalon_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {sdram_read_avalon_master_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {sdram_read_avalon_master_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {sdram_read_avalon_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {sdram_read_avalon_master_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {sdram_read_avalon_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {sdram_read_avalon_master_translator} {USE_LOCK} {0};set_instance_parameter_value {sdram_read_avalon_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {sdram_read_avalon_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {sdram_read_avalon_master_translator} {AV_SYMBOLS_PER_WORD} {8};set_instance_parameter_value {sdram_read_avalon_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {sdram_read_avalon_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {sdram_read_avalon_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sdram_read_avalon_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sdram_read_avalon_master_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sdram_read_avalon_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {sdram_read_avalon_master_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {sdram_read_avalon_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {sdram_read_avalon_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {sdram_read_avalon_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {sdram_read_avalon_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {sdram_read_avalon_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {sdram_read_avalon_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {sdram_read_avalon_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {sdram_read_avalon_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {sdram_read_avalon_master_translator} {SYNC_RESET} {0};add_instance {sdram_write_avalon_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {sdram_write_avalon_master_translator} {AV_ADDRESS_W} {32};set_instance_parameter_value {sdram_write_avalon_master_translator} {AV_DATA_W} {16};set_instance_parameter_value {sdram_write_avalon_master_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {sdram_write_avalon_master_translator} {AV_BYTEENABLE_W} {2};set_instance_parameter_value {sdram_write_avalon_master_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {sdram_write_avalon_master_translator} {UAV_BURSTCOUNT_W} {2};set_instance_parameter_value {sdram_write_avalon_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {sdram_write_avalon_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {sdram_write_avalon_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {sdram_write_avalon_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {sdram_write_avalon_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {sdram_write_avalon_master_translator} {USE_READDATA} {0};set_instance_parameter_value {sdram_write_avalon_master_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {sdram_write_avalon_master_translator} {USE_READ} {0};set_instance_parameter_value {sdram_write_avalon_master_translator} {USE_WRITE} {1};set_instance_parameter_value {sdram_write_avalon_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {sdram_write_avalon_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {sdram_write_avalon_master_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {sdram_write_avalon_master_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {sdram_write_avalon_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {sdram_write_avalon_master_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {sdram_write_avalon_master_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {sdram_write_avalon_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {sdram_write_avalon_master_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {sdram_write_avalon_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {sdram_write_avalon_master_translator} {USE_LOCK} {0};set_instance_parameter_value {sdram_write_avalon_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {sdram_write_avalon_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {sdram_write_avalon_master_translator} {AV_SYMBOLS_PER_WORD} {2};set_instance_parameter_value {sdram_write_avalon_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {sdram_write_avalon_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {sdram_write_avalon_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sdram_write_avalon_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sdram_write_avalon_master_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sdram_write_avalon_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {sdram_write_avalon_master_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {sdram_write_avalon_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {sdram_write_avalon_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {sdram_write_avalon_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {sdram_write_avalon_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {sdram_write_avalon_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {sdram_write_avalon_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {sdram_write_avalon_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {sdram_write_avalon_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {sdram_write_avalon_master_translator} {SYNC_RESET} {0};add_instance {sdram_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {sdram_s1_translator} {AV_ADDRESS_W} {24};set_instance_parameter_value {sdram_s1_translator} {AV_DATA_W} {16};set_instance_parameter_value {sdram_s1_translator} {UAV_DATA_W} {16};set_instance_parameter_value {sdram_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {sdram_s1_translator} {AV_BYTEENABLE_W} {2};set_instance_parameter_value {sdram_s1_translator} {UAV_BYTEENABLE_W} {2};set_instance_parameter_value {sdram_s1_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {sdram_s1_translator} {UAV_BURSTCOUNT_W} {2};set_instance_parameter_value {sdram_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {sdram_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {sdram_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {sdram_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {sdram_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {sdram_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {sdram_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {sdram_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {sdram_s1_translator} {USE_READ} {1};set_instance_parameter_value {sdram_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {sdram_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {sdram_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {sdram_s1_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {sdram_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {sdram_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {sdram_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {sdram_s1_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {sdram_s1_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {sdram_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {sdram_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {sdram_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {sdram_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {sdram_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {sdram_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {sdram_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {sdram_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {sdram_s1_translator} {AV_SYMBOLS_PER_WORD} {2};set_instance_parameter_value {sdram_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {sdram_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {sdram_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sdram_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sdram_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {sdram_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sdram_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {7};set_instance_parameter_value {sdram_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {sdram_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {sdram_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {sdram_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {sdram_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {sdram_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {sdram_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {sdram_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {sdram_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {sdram_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {sdram_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {sdram_read_avalon_master_agent} {altera_merlin_master_agent};set_instance_parameter_value {sdram_read_avalon_master_agent} {PKT_ORI_BURST_SIZE_H} {138};set_instance_parameter_value {sdram_read_avalon_master_agent} {PKT_ORI_BURST_SIZE_L} {136};set_instance_parameter_value {sdram_read_avalon_master_agent} {PKT_RESPONSE_STATUS_H} {135};set_instance_parameter_value {sdram_read_avalon_master_agent} {PKT_RESPONSE_STATUS_L} {134};set_instance_parameter_value {sdram_read_avalon_master_agent} {PKT_QOS_H} {123};set_instance_parameter_value {sdram_read_avalon_master_agent} {PKT_QOS_L} {123};set_instance_parameter_value {sdram_read_avalon_master_agent} {PKT_DATA_SIDEBAND_H} {121};set_instance_parameter_value {sdram_read_avalon_master_agent} {PKT_DATA_SIDEBAND_L} {121};set_instance_parameter_value {sdram_read_avalon_master_agent} {PKT_ADDR_SIDEBAND_H} {120};set_instance_parameter_value {sdram_read_avalon_master_agent} {PKT_ADDR_SIDEBAND_L} {120};set_instance_parameter_value {sdram_read_avalon_master_agent} {PKT_BURST_TYPE_H} {119};set_instance_parameter_value {sdram_read_avalon_master_agent} {PKT_BURST_TYPE_L} {118};set_instance_parameter_value {sdram_read_avalon_master_agent} {PKT_CACHE_H} {133};set_instance_parameter_value {sdram_read_avalon_master_agent} {PKT_CACHE_L} {130};set_instance_parameter_value {sdram_read_avalon_master_agent} {PKT_THREAD_ID_H} {126};set_instance_parameter_value {sdram_read_avalon_master_agent} {PKT_THREAD_ID_L} {126};set_instance_parameter_value {sdram_read_avalon_master_agent} {PKT_BURST_SIZE_H} {117};set_instance_parameter_value {sdram_read_avalon_master_agent} {PKT_BURST_SIZE_L} {115};set_instance_parameter_value {sdram_read_avalon_master_agent} {PKT_TRANS_EXCLUSIVE} {109};set_instance_parameter_value {sdram_read_avalon_master_agent} {PKT_TRANS_LOCK} {108};set_instance_parameter_value {sdram_read_avalon_master_agent} {PKT_BEGIN_BURST} {122};set_instance_parameter_value {sdram_read_avalon_master_agent} {PKT_PROTECTION_H} {129};set_instance_parameter_value {sdram_read_avalon_master_agent} {PKT_PROTECTION_L} {127};set_instance_parameter_value {sdram_read_avalon_master_agent} {PKT_BURSTWRAP_H} {114};set_instance_parameter_value {sdram_read_avalon_master_agent} {PKT_BURSTWRAP_L} {114};set_instance_parameter_value {sdram_read_avalon_master_agent} {PKT_BYTE_CNT_H} {113};set_instance_parameter_value {sdram_read_avalon_master_agent} {PKT_BYTE_CNT_L} {110};set_instance_parameter_value {sdram_read_avalon_master_agent} {PKT_ADDR_H} {103};set_instance_parameter_value {sdram_read_avalon_master_agent} {PKT_ADDR_L} {72};set_instance_parameter_value {sdram_read_avalon_master_agent} {PKT_TRANS_COMPRESSED_READ} {104};set_instance_parameter_value {sdram_read_avalon_master_agent} {PKT_TRANS_POSTED} {105};set_instance_parameter_value {sdram_read_avalon_master_agent} {PKT_TRANS_WRITE} {106};set_instance_parameter_value {sdram_read_avalon_master_agent} {PKT_TRANS_READ} {107};set_instance_parameter_value {sdram_read_avalon_master_agent} {PKT_DATA_H} {63};set_instance_parameter_value {sdram_read_avalon_master_agent} {PKT_DATA_L} {0};set_instance_parameter_value {sdram_read_avalon_master_agent} {PKT_BYTEEN_H} {71};set_instance_parameter_value {sdram_read_avalon_master_agent} {PKT_BYTEEN_L} {64};set_instance_parameter_value {sdram_read_avalon_master_agent} {PKT_SRC_ID_H} {124};set_instance_parameter_value {sdram_read_avalon_master_agent} {PKT_SRC_ID_L} {124};set_instance_parameter_value {sdram_read_avalon_master_agent} {PKT_DEST_ID_H} {125};set_instance_parameter_value {sdram_read_avalon_master_agent} {PKT_DEST_ID_L} {125};set_instance_parameter_value {sdram_read_avalon_master_agent} {ST_DATA_W} {139};set_instance_parameter_value {sdram_read_avalon_master_agent} {ST_CHANNEL_W} {2};set_instance_parameter_value {sdram_read_avalon_master_agent} {AV_BURSTCOUNT_W} {4};set_instance_parameter_value {sdram_read_avalon_master_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sdram_read_avalon_master_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {sdram_read_avalon_master_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(138:136) response_status(135:134) cache(133:130) protection(129:127) thread_id(126) dest_id(125) src_id(124) qos(123) begin_burst(122) data_sideband(121) addr_sideband(120) burst_type(119:118) burst_size(117:115) burstwrap(114) byte_cnt(113:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {sdram_read_avalon_master_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;sdram_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000002000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {sdram_read_avalon_master_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {sdram_read_avalon_master_agent} {ID} {0};set_instance_parameter_value {sdram_read_avalon_master_agent} {BURSTWRAP_VALUE} {1};set_instance_parameter_value {sdram_read_avalon_master_agent} {CACHE_VALUE} {0};set_instance_parameter_value {sdram_read_avalon_master_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {sdram_read_avalon_master_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {sdram_read_avalon_master_agent} {USE_WRITERESPONSE} {0};add_instance {sdram_write_avalon_master_agent} {altera_merlin_master_agent};set_instance_parameter_value {sdram_write_avalon_master_agent} {PKT_ORI_BURST_SIZE_H} {84};set_instance_parameter_value {sdram_write_avalon_master_agent} {PKT_ORI_BURST_SIZE_L} {82};set_instance_parameter_value {sdram_write_avalon_master_agent} {PKT_RESPONSE_STATUS_H} {81};set_instance_parameter_value {sdram_write_avalon_master_agent} {PKT_RESPONSE_STATUS_L} {80};set_instance_parameter_value {sdram_write_avalon_master_agent} {PKT_QOS_H} {69};set_instance_parameter_value {sdram_write_avalon_master_agent} {PKT_QOS_L} {69};set_instance_parameter_value {sdram_write_avalon_master_agent} {PKT_DATA_SIDEBAND_H} {67};set_instance_parameter_value {sdram_write_avalon_master_agent} {PKT_DATA_SIDEBAND_L} {67};set_instance_parameter_value {sdram_write_avalon_master_agent} {PKT_ADDR_SIDEBAND_H} {66};set_instance_parameter_value {sdram_write_avalon_master_agent} {PKT_ADDR_SIDEBAND_L} {66};set_instance_parameter_value {sdram_write_avalon_master_agent} {PKT_BURST_TYPE_H} {65};set_instance_parameter_value {sdram_write_avalon_master_agent} {PKT_BURST_TYPE_L} {64};set_instance_parameter_value {sdram_write_avalon_master_agent} {PKT_CACHE_H} {79};set_instance_parameter_value {sdram_write_avalon_master_agent} {PKT_CACHE_L} {76};set_instance_parameter_value {sdram_write_avalon_master_agent} {PKT_THREAD_ID_H} {72};set_instance_parameter_value {sdram_write_avalon_master_agent} {PKT_THREAD_ID_L} {72};set_instance_parameter_value {sdram_write_avalon_master_agent} {PKT_BURST_SIZE_H} {63};set_instance_parameter_value {sdram_write_avalon_master_agent} {PKT_BURST_SIZE_L} {61};set_instance_parameter_value {sdram_write_avalon_master_agent} {PKT_TRANS_EXCLUSIVE} {55};set_instance_parameter_value {sdram_write_avalon_master_agent} {PKT_TRANS_LOCK} {54};set_instance_parameter_value {sdram_write_avalon_master_agent} {PKT_BEGIN_BURST} {68};set_instance_parameter_value {sdram_write_avalon_master_agent} {PKT_PROTECTION_H} {75};set_instance_parameter_value {sdram_write_avalon_master_agent} {PKT_PROTECTION_L} {73};set_instance_parameter_value {sdram_write_avalon_master_agent} {PKT_BURSTWRAP_H} {60};set_instance_parameter_value {sdram_write_avalon_master_agent} {PKT_BURSTWRAP_L} {60};set_instance_parameter_value {sdram_write_avalon_master_agent} {PKT_BYTE_CNT_H} {59};set_instance_parameter_value {sdram_write_avalon_master_agent} {PKT_BYTE_CNT_L} {56};set_instance_parameter_value {sdram_write_avalon_master_agent} {PKT_ADDR_H} {49};set_instance_parameter_value {sdram_write_avalon_master_agent} {PKT_ADDR_L} {18};set_instance_parameter_value {sdram_write_avalon_master_agent} {PKT_TRANS_COMPRESSED_READ} {50};set_instance_parameter_value {sdram_write_avalon_master_agent} {PKT_TRANS_POSTED} {51};set_instance_parameter_value {sdram_write_avalon_master_agent} {PKT_TRANS_WRITE} {52};set_instance_parameter_value {sdram_write_avalon_master_agent} {PKT_TRANS_READ} {53};set_instance_parameter_value {sdram_write_avalon_master_agent} {PKT_DATA_H} {15};set_instance_parameter_value {sdram_write_avalon_master_agent} {PKT_DATA_L} {0};set_instance_parameter_value {sdram_write_avalon_master_agent} {PKT_BYTEEN_H} {17};set_instance_parameter_value {sdram_write_avalon_master_agent} {PKT_BYTEEN_L} {16};set_instance_parameter_value {sdram_write_avalon_master_agent} {PKT_SRC_ID_H} {70};set_instance_parameter_value {sdram_write_avalon_master_agent} {PKT_SRC_ID_L} {70};set_instance_parameter_value {sdram_write_avalon_master_agent} {PKT_DEST_ID_H} {71};set_instance_parameter_value {sdram_write_avalon_master_agent} {PKT_DEST_ID_L} {71};set_instance_parameter_value {sdram_write_avalon_master_agent} {ST_DATA_W} {85};set_instance_parameter_value {sdram_write_avalon_master_agent} {ST_CHANNEL_W} {2};set_instance_parameter_value {sdram_write_avalon_master_agent} {AV_BURSTCOUNT_W} {2};set_instance_parameter_value {sdram_write_avalon_master_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sdram_write_avalon_master_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {sdram_write_avalon_master_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(84:82) response_status(81:80) cache(79:76) protection(75:73) thread_id(72) dest_id(71) src_id(70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};set_instance_parameter_value {sdram_write_avalon_master_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;sdram_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000002000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {sdram_write_avalon_master_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {sdram_write_avalon_master_agent} {ID} {1};set_instance_parameter_value {sdram_write_avalon_master_agent} {BURSTWRAP_VALUE} {1};set_instance_parameter_value {sdram_write_avalon_master_agent} {CACHE_VALUE} {0};set_instance_parameter_value {sdram_write_avalon_master_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {sdram_write_avalon_master_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {sdram_write_avalon_master_agent} {USE_WRITERESPONSE} {0};add_instance {sdram_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {sdram_s1_agent} {PKT_ORI_BURST_SIZE_H} {84};set_instance_parameter_value {sdram_s1_agent} {PKT_ORI_BURST_SIZE_L} {82};set_instance_parameter_value {sdram_s1_agent} {PKT_RESPONSE_STATUS_H} {81};set_instance_parameter_value {sdram_s1_agent} {PKT_RESPONSE_STATUS_L} {80};set_instance_parameter_value {sdram_s1_agent} {PKT_BURST_SIZE_H} {63};set_instance_parameter_value {sdram_s1_agent} {PKT_BURST_SIZE_L} {61};set_instance_parameter_value {sdram_s1_agent} {PKT_TRANS_LOCK} {54};set_instance_parameter_value {sdram_s1_agent} {PKT_BEGIN_BURST} {68};set_instance_parameter_value {sdram_s1_agent} {PKT_PROTECTION_H} {75};set_instance_parameter_value {sdram_s1_agent} {PKT_PROTECTION_L} {73};set_instance_parameter_value {sdram_s1_agent} {PKT_BURSTWRAP_H} {60};set_instance_parameter_value {sdram_s1_agent} {PKT_BURSTWRAP_L} {60};set_instance_parameter_value {sdram_s1_agent} {PKT_BYTE_CNT_H} {59};set_instance_parameter_value {sdram_s1_agent} {PKT_BYTE_CNT_L} {56};set_instance_parameter_value {sdram_s1_agent} {PKT_ADDR_H} {49};set_instance_parameter_value {sdram_s1_agent} {PKT_ADDR_L} {18};set_instance_parameter_value {sdram_s1_agent} {PKT_TRANS_COMPRESSED_READ} {50};set_instance_parameter_value {sdram_s1_agent} {PKT_TRANS_POSTED} {51};set_instance_parameter_value {sdram_s1_agent} {PKT_TRANS_WRITE} {52};set_instance_parameter_value {sdram_s1_agent} {PKT_TRANS_READ} {53};set_instance_parameter_value {sdram_s1_agent} {PKT_DATA_H} {15};set_instance_parameter_value {sdram_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {sdram_s1_agent} {PKT_BYTEEN_H} {17};set_instance_parameter_value {sdram_s1_agent} {PKT_BYTEEN_L} {16};set_instance_parameter_value {sdram_s1_agent} {PKT_SRC_ID_H} {70};set_instance_parameter_value {sdram_s1_agent} {PKT_SRC_ID_L} {70};set_instance_parameter_value {sdram_s1_agent} {PKT_DEST_ID_H} {71};set_instance_parameter_value {sdram_s1_agent} {PKT_DEST_ID_L} {71};set_instance_parameter_value {sdram_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {sdram_s1_agent} {ST_CHANNEL_W} {2};set_instance_parameter_value {sdram_s1_agent} {ST_DATA_W} {85};set_instance_parameter_value {sdram_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {sdram_s1_agent} {AVS_BURSTCOUNT_W} {2};set_instance_parameter_value {sdram_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sdram_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(84:82) response_status(81:80) cache(79:76) protection(75:73) thread_id(72) dest_id(71) src_id(70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};set_instance_parameter_value {sdram_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {1};set_instance_parameter_value {sdram_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {sdram_s1_agent} {MAX_BYTE_CNT} {2};set_instance_parameter_value {sdram_s1_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {sdram_s1_agent} {ID} {0};set_instance_parameter_value {sdram_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {sdram_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {sdram_s1_agent} {ECC_ENABLE} {0};add_instance {sdram_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {sdram_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {sdram_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {86};set_instance_parameter_value {sdram_s1_agent_rsp_fifo} {FIFO_DEPTH} {8};set_instance_parameter_value {sdram_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {sdram_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {sdram_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {sdram_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {sdram_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {sdram_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {sdram_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {sdram_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {sdram_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {sdram_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {sdram_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {sdram_s1_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {sdram_s1_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {sdram_s1_agent_rdata_fifo} {BITS_PER_SYMBOL} {18};set_instance_parameter_value {sdram_s1_agent_rdata_fifo} {FIFO_DEPTH} {8};set_instance_parameter_value {sdram_s1_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {sdram_s1_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {sdram_s1_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {sdram_s1_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {sdram_s1_agent_rdata_fifo} {EMPTY_LATENCY} {3};set_instance_parameter_value {sdram_s1_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {1};set_instance_parameter_value {sdram_s1_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {sdram_s1_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {sdram_s1_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {sdram_s1_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {sdram_s1_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {router} {altera_merlin_router};set_instance_parameter_value {router} {DESTINATION_ID} {0 };set_instance_parameter_value {router} {CHANNEL_ID} {1 };set_instance_parameter_value {router} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router} {START_ADDRESS} {0x0 };set_instance_parameter_value {router} {END_ADDRESS} {0x2000000 };set_instance_parameter_value {router} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router} {SPAN_OFFSET} {};set_instance_parameter_value {router} {PKT_ADDR_H} {103};set_instance_parameter_value {router} {PKT_ADDR_L} {72};set_instance_parameter_value {router} {PKT_PROTECTION_H} {129};set_instance_parameter_value {router} {PKT_PROTECTION_L} {127};set_instance_parameter_value {router} {PKT_DEST_ID_H} {125};set_instance_parameter_value {router} {PKT_DEST_ID_L} {125};set_instance_parameter_value {router} {PKT_TRANS_WRITE} {106};set_instance_parameter_value {router} {PKT_TRANS_READ} {107};set_instance_parameter_value {router} {ST_DATA_W} {139};set_instance_parameter_value {router} {ST_CHANNEL_W} {2};set_instance_parameter_value {router} {DECODER_TYPE} {0};set_instance_parameter_value {router} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_DESTID} {0};set_instance_parameter_value {router} {MERLIN_PACKET_FORMAT} {ori_burst_size(138:136) response_status(135:134) cache(133:130) protection(129:127) thread_id(126) dest_id(125) src_id(124) qos(123) begin_burst(122) data_sideband(121) addr_sideband(120) burst_type(119:118) burst_size(117:115) burstwrap(114) byte_cnt(113:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {router} {MEMORY_ALIASING_DECODE} {0};add_instance {router_001} {altera_merlin_router};set_instance_parameter_value {router_001} {DESTINATION_ID} {0 };set_instance_parameter_value {router_001} {CHANNEL_ID} {1 };set_instance_parameter_value {router_001} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_001} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {END_ADDRESS} {0x2000000 };set_instance_parameter_value {router_001} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_001} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_001} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_001} {SPAN_OFFSET} {};set_instance_parameter_value {router_001} {PKT_ADDR_H} {49};set_instance_parameter_value {router_001} {PKT_ADDR_L} {18};set_instance_parameter_value {router_001} {PKT_PROTECTION_H} {75};set_instance_parameter_value {router_001} {PKT_PROTECTION_L} {73};set_instance_parameter_value {router_001} {PKT_DEST_ID_H} {71};set_instance_parameter_value {router_001} {PKT_DEST_ID_L} {71};set_instance_parameter_value {router_001} {PKT_TRANS_WRITE} {52};set_instance_parameter_value {router_001} {PKT_TRANS_READ} {53};set_instance_parameter_value {router_001} {ST_DATA_W} {85};set_instance_parameter_value {router_001} {ST_CHANNEL_W} {2};set_instance_parameter_value {router_001} {DECODER_TYPE} {0};set_instance_parameter_value {router_001} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_001} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(84:82) response_status(81:80) cache(79:76) protection(75:73) thread_id(72) dest_id(71) src_id(70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};set_instance_parameter_value {router_001} {MEMORY_ALIASING_DECODE} {0};add_instance {router_002} {altera_merlin_router};set_instance_parameter_value {router_002} {DESTINATION_ID} {0 1 };set_instance_parameter_value {router_002} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_002} {TYPE_OF_TRANSACTION} {read write };set_instance_parameter_value {router_002} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_002} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_002} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_002} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_002} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_002} {SPAN_OFFSET} {};set_instance_parameter_value {router_002} {PKT_ADDR_H} {49};set_instance_parameter_value {router_002} {PKT_ADDR_L} {18};set_instance_parameter_value {router_002} {PKT_PROTECTION_H} {75};set_instance_parameter_value {router_002} {PKT_PROTECTION_L} {73};set_instance_parameter_value {router_002} {PKT_DEST_ID_H} {71};set_instance_parameter_value {router_002} {PKT_DEST_ID_L} {71};set_instance_parameter_value {router_002} {PKT_TRANS_WRITE} {52};set_instance_parameter_value {router_002} {PKT_TRANS_READ} {53};set_instance_parameter_value {router_002} {ST_DATA_W} {85};set_instance_parameter_value {router_002} {ST_CHANNEL_W} {2};set_instance_parameter_value {router_002} {DECODER_TYPE} {1};set_instance_parameter_value {router_002} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_002} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(84:82) response_status(81:80) cache(79:76) protection(75:73) thread_id(72) dest_id(71) src_id(70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};set_instance_parameter_value {router_002} {MEMORY_ALIASING_DECODE} {0};add_instance {sdram_s1_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {sdram_s1_burst_adapter} {PKT_ADDR_H} {49};set_instance_parameter_value {sdram_s1_burst_adapter} {PKT_ADDR_L} {18};set_instance_parameter_value {sdram_s1_burst_adapter} {PKT_BEGIN_BURST} {68};set_instance_parameter_value {sdram_s1_burst_adapter} {PKT_BYTE_CNT_H} {59};set_instance_parameter_value {sdram_s1_burst_adapter} {PKT_BYTE_CNT_L} {56};set_instance_parameter_value {sdram_s1_burst_adapter} {PKT_BYTEEN_H} {17};set_instance_parameter_value {sdram_s1_burst_adapter} {PKT_BYTEEN_L} {16};set_instance_parameter_value {sdram_s1_burst_adapter} {PKT_BURST_SIZE_H} {63};set_instance_parameter_value {sdram_s1_burst_adapter} {PKT_BURST_SIZE_L} {61};set_instance_parameter_value {sdram_s1_burst_adapter} {PKT_BURST_TYPE_H} {65};set_instance_parameter_value {sdram_s1_burst_adapter} {PKT_BURST_TYPE_L} {64};set_instance_parameter_value {sdram_s1_burst_adapter} {PKT_BURSTWRAP_H} {60};set_instance_parameter_value {sdram_s1_burst_adapter} {PKT_BURSTWRAP_L} {60};set_instance_parameter_value {sdram_s1_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {50};set_instance_parameter_value {sdram_s1_burst_adapter} {PKT_TRANS_WRITE} {52};set_instance_parameter_value {sdram_s1_burst_adapter} {PKT_TRANS_READ} {53};set_instance_parameter_value {sdram_s1_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {sdram_s1_burst_adapter} {IN_NARROW_SIZE} {0};set_instance_parameter_value {sdram_s1_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {sdram_s1_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {sdram_s1_burst_adapter} {ST_DATA_W} {85};set_instance_parameter_value {sdram_s1_burst_adapter} {ST_CHANNEL_W} {2};set_instance_parameter_value {sdram_s1_burst_adapter} {OUT_BYTE_CNT_H} {57};set_instance_parameter_value {sdram_s1_burst_adapter} {OUT_BURSTWRAP_H} {60};set_instance_parameter_value {sdram_s1_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(84:82) response_status(81:80) cache(79:76) protection(75:73) thread_id(72) dest_id(71) src_id(70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};set_instance_parameter_value {sdram_s1_burst_adapter} {COMPRESSED_READ_SUPPORT} {0};set_instance_parameter_value {sdram_s1_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {sdram_s1_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {sdram_s1_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {sdram_s1_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {sdram_s1_burst_adapter} {BURSTWRAP_CONST_MASK} {1};set_instance_parameter_value {sdram_s1_burst_adapter} {BURSTWRAP_CONST_VALUE} {1};set_instance_parameter_value {sdram_s1_burst_adapter} {ADAPTER_VERSION} {13.1};add_instance {cmd_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux} {ST_DATA_W} {85};set_instance_parameter_value {cmd_demux} {ST_CHANNEL_W} {2};set_instance_parameter_value {cmd_demux} {NUM_OUTPUTS} {1};set_instance_parameter_value {cmd_demux} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(84:82) response_status(81:80) cache(79:76) protection(75:73) thread_id(72) dest_id(71) src_id(70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};add_instance {cmd_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_001} {ST_DATA_W} {85};set_instance_parameter_value {cmd_demux_001} {ST_CHANNEL_W} {2};set_instance_parameter_value {cmd_demux_001} {NUM_OUTPUTS} {1};set_instance_parameter_value {cmd_demux_001} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(84:82) response_status(81:80) cache(79:76) protection(75:73) thread_id(72) dest_id(71) src_id(70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};add_instance {cmd_mux} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux} {ST_DATA_W} {85};set_instance_parameter_value {cmd_mux} {ST_CHANNEL_W} {2};set_instance_parameter_value {cmd_mux} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux} {PKT_TRANS_LOCK} {54};set_instance_parameter_value {cmd_mux} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(84:82) response_status(81:80) cache(79:76) protection(75:73) thread_id(72) dest_id(71) src_id(70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};add_instance {rsp_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux} {ST_DATA_W} {85};set_instance_parameter_value {rsp_demux} {ST_CHANNEL_W} {2};set_instance_parameter_value {rsp_demux} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(84:82) response_status(81:80) cache(79:76) protection(75:73) thread_id(72) dest_id(71) src_id(70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};add_instance {rsp_mux} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux} {ST_DATA_W} {85};set_instance_parameter_value {rsp_mux} {ST_CHANNEL_W} {2};set_instance_parameter_value {rsp_mux} {NUM_INPUTS} {1};set_instance_parameter_value {rsp_mux} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux} {PKT_TRANS_LOCK} {54};set_instance_parameter_value {rsp_mux} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {rsp_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(84:82) response_status(81:80) cache(79:76) protection(75:73) thread_id(72) dest_id(71) src_id(70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};add_instance {rsp_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_001} {ST_DATA_W} {85};set_instance_parameter_value {rsp_mux_001} {ST_CHANNEL_W} {2};set_instance_parameter_value {rsp_mux_001} {NUM_INPUTS} {1};set_instance_parameter_value {rsp_mux_001} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_001} {PKT_TRANS_LOCK} {54};set_instance_parameter_value {rsp_mux_001} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_001} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {rsp_mux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(84:82) response_status(81:80) cache(79:76) protection(75:73) thread_id(72) dest_id(71) src_id(70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};add_instance {sdram_read_avalon_master_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {sdram_read_avalon_master_rsp_width_adapter} {IN_PKT_ADDR_H} {49};set_instance_parameter_value {sdram_read_avalon_master_rsp_width_adapter} {IN_PKT_ADDR_L} {18};set_instance_parameter_value {sdram_read_avalon_master_rsp_width_adapter} {IN_PKT_DATA_H} {15};set_instance_parameter_value {sdram_read_avalon_master_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {sdram_read_avalon_master_rsp_width_adapter} {IN_PKT_BYTEEN_H} {17};set_instance_parameter_value {sdram_read_avalon_master_rsp_width_adapter} {IN_PKT_BYTEEN_L} {16};set_instance_parameter_value {sdram_read_avalon_master_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {59};set_instance_parameter_value {sdram_read_avalon_master_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {56};set_instance_parameter_value {sdram_read_avalon_master_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {50};set_instance_parameter_value {sdram_read_avalon_master_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {52};set_instance_parameter_value {sdram_read_avalon_master_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {60};set_instance_parameter_value {sdram_read_avalon_master_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {60};set_instance_parameter_value {sdram_read_avalon_master_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {63};set_instance_parameter_value {sdram_read_avalon_master_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {61};set_instance_parameter_value {sdram_read_avalon_master_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {81};set_instance_parameter_value {sdram_read_avalon_master_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {80};set_instance_parameter_value {sdram_read_avalon_master_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {55};set_instance_parameter_value {sdram_read_avalon_master_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {65};set_instance_parameter_value {sdram_read_avalon_master_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {64};set_instance_parameter_value {sdram_read_avalon_master_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {82};set_instance_parameter_value {sdram_read_avalon_master_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {84};set_instance_parameter_value {sdram_read_avalon_master_rsp_width_adapter} {IN_ST_DATA_W} {85};set_instance_parameter_value {sdram_read_avalon_master_rsp_width_adapter} {OUT_PKT_ADDR_H} {103};set_instance_parameter_value {sdram_read_avalon_master_rsp_width_adapter} {OUT_PKT_ADDR_L} {72};set_instance_parameter_value {sdram_read_avalon_master_rsp_width_adapter} {OUT_PKT_DATA_H} {63};set_instance_parameter_value {sdram_read_avalon_master_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {sdram_read_avalon_master_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {71};set_instance_parameter_value {sdram_read_avalon_master_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {64};set_instance_parameter_value {sdram_read_avalon_master_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {113};set_instance_parameter_value {sdram_read_avalon_master_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {110};set_instance_parameter_value {sdram_read_avalon_master_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {104};set_instance_parameter_value {sdram_read_avalon_master_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {117};set_instance_parameter_value {sdram_read_avalon_master_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {115};set_instance_parameter_value {sdram_read_avalon_master_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {135};set_instance_parameter_value {sdram_read_avalon_master_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {134};set_instance_parameter_value {sdram_read_avalon_master_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {109};set_instance_parameter_value {sdram_read_avalon_master_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {119};set_instance_parameter_value {sdram_read_avalon_master_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {118};set_instance_parameter_value {sdram_read_avalon_master_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {136};set_instance_parameter_value {sdram_read_avalon_master_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {138};set_instance_parameter_value {sdram_read_avalon_master_rsp_width_adapter} {OUT_ST_DATA_W} {139};set_instance_parameter_value {sdram_read_avalon_master_rsp_width_adapter} {ST_CHANNEL_W} {2};set_instance_parameter_value {sdram_read_avalon_master_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {1};set_instance_parameter_value {sdram_read_avalon_master_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {sdram_read_avalon_master_rsp_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {sdram_read_avalon_master_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {sdram_read_avalon_master_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(84:82) response_status(81:80) cache(79:76) protection(75:73) thread_id(72) dest_id(71) src_id(70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};set_instance_parameter_value {sdram_read_avalon_master_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(138:136) response_status(135:134) cache(133:130) protection(129:127) thread_id(126) dest_id(125) src_id(124) qos(123) begin_burst(122) data_sideband(121) addr_sideband(120) burst_type(119:118) burst_size(117:115) burstwrap(114) byte_cnt(113:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {sdram_read_avalon_master_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {sdram_read_avalon_master_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {sdram_read_avalon_master_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {sdram_read_avalon_master_cmd_width_adapter} {IN_PKT_ADDR_H} {103};set_instance_parameter_value {sdram_read_avalon_master_cmd_width_adapter} {IN_PKT_ADDR_L} {72};set_instance_parameter_value {sdram_read_avalon_master_cmd_width_adapter} {IN_PKT_DATA_H} {63};set_instance_parameter_value {sdram_read_avalon_master_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {sdram_read_avalon_master_cmd_width_adapter} {IN_PKT_BYTEEN_H} {71};set_instance_parameter_value {sdram_read_avalon_master_cmd_width_adapter} {IN_PKT_BYTEEN_L} {64};set_instance_parameter_value {sdram_read_avalon_master_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {113};set_instance_parameter_value {sdram_read_avalon_master_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {110};set_instance_parameter_value {sdram_read_avalon_master_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {104};set_instance_parameter_value {sdram_read_avalon_master_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {106};set_instance_parameter_value {sdram_read_avalon_master_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {114};set_instance_parameter_value {sdram_read_avalon_master_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {114};set_instance_parameter_value {sdram_read_avalon_master_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {117};set_instance_parameter_value {sdram_read_avalon_master_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {115};set_instance_parameter_value {sdram_read_avalon_master_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {135};set_instance_parameter_value {sdram_read_avalon_master_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {134};set_instance_parameter_value {sdram_read_avalon_master_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {109};set_instance_parameter_value {sdram_read_avalon_master_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {119};set_instance_parameter_value {sdram_read_avalon_master_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {118};set_instance_parameter_value {sdram_read_avalon_master_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {136};set_instance_parameter_value {sdram_read_avalon_master_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {138};set_instance_parameter_value {sdram_read_avalon_master_cmd_width_adapter} {IN_ST_DATA_W} {139};set_instance_parameter_value {sdram_read_avalon_master_cmd_width_adapter} {OUT_PKT_ADDR_H} {49};set_instance_parameter_value {sdram_read_avalon_master_cmd_width_adapter} {OUT_PKT_ADDR_L} {18};set_instance_parameter_value {sdram_read_avalon_master_cmd_width_adapter} {OUT_PKT_DATA_H} {15};set_instance_parameter_value {sdram_read_avalon_master_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {sdram_read_avalon_master_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {17};set_instance_parameter_value {sdram_read_avalon_master_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {16};set_instance_parameter_value {sdram_read_avalon_master_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {59};set_instance_parameter_value {sdram_read_avalon_master_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {56};set_instance_parameter_value {sdram_read_avalon_master_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {50};set_instance_parameter_value {sdram_read_avalon_master_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {63};set_instance_parameter_value {sdram_read_avalon_master_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {61};set_instance_parameter_value {sdram_read_avalon_master_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {81};set_instance_parameter_value {sdram_read_avalon_master_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {80};set_instance_parameter_value {sdram_read_avalon_master_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {55};set_instance_parameter_value {sdram_read_avalon_master_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {65};set_instance_parameter_value {sdram_read_avalon_master_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {64};set_instance_parameter_value {sdram_read_avalon_master_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {82};set_instance_parameter_value {sdram_read_avalon_master_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {84};set_instance_parameter_value {sdram_read_avalon_master_cmd_width_adapter} {OUT_ST_DATA_W} {85};set_instance_parameter_value {sdram_read_avalon_master_cmd_width_adapter} {ST_CHANNEL_W} {2};set_instance_parameter_value {sdram_read_avalon_master_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {sdram_read_avalon_master_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {sdram_read_avalon_master_cmd_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {sdram_read_avalon_master_cmd_width_adapter} {PACKING} {1};set_instance_parameter_value {sdram_read_avalon_master_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(138:136) response_status(135:134) cache(133:130) protection(129:127) thread_id(126) dest_id(125) src_id(124) qos(123) begin_burst(122) data_sideband(121) addr_sideband(120) burst_type(119:118) burst_size(117:115) burstwrap(114) byte_cnt(113:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {sdram_read_avalon_master_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(84:82) response_status(81:80) cache(79:76) protection(75:73) thread_id(72) dest_id(71) src_id(70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};set_instance_parameter_value {sdram_read_avalon_master_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {sdram_read_avalon_master_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {sdram_read_clock_reset_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {sdram_read_clock_reset_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {sdram_read_clock_reset_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {sdram_read_clock_reset_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {sdram_read_clock_reset_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {clk_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {clk_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {50000000};set_instance_parameter_value {clk_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {sdram_read_avalon_master_translator.avalon_universal_master_0} {sdram_read_avalon_master_agent.av} {avalon};set_connection_parameter_value {sdram_read_avalon_master_translator.avalon_universal_master_0/sdram_read_avalon_master_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {sdram_read_avalon_master_translator.avalon_universal_master_0/sdram_read_avalon_master_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {sdram_read_avalon_master_translator.avalon_universal_master_0/sdram_read_avalon_master_agent.av} {defaultConnection} {false};add_connection {sdram_write_avalon_master_translator.avalon_universal_master_0} {sdram_write_avalon_master_agent.av} {avalon};set_connection_parameter_value {sdram_write_avalon_master_translator.avalon_universal_master_0/sdram_write_avalon_master_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {sdram_write_avalon_master_translator.avalon_universal_master_0/sdram_write_avalon_master_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {sdram_write_avalon_master_translator.avalon_universal_master_0/sdram_write_avalon_master_agent.av} {defaultConnection} {false};add_connection {rsp_mux_001.src} {sdram_write_avalon_master_agent.rp} {avalon_streaming};preview_set_connection_tag {rsp_mux_001.src/sdram_write_avalon_master_agent.rp} {qsys_mm.response};add_connection {sdram_s1_agent.m0} {sdram_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {sdram_s1_agent.m0/sdram_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {sdram_s1_agent.m0/sdram_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {sdram_s1_agent.m0/sdram_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {sdram_s1_agent.rf_source} {sdram_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {sdram_s1_agent_rsp_fifo.out} {sdram_s1_agent.rf_sink} {avalon_streaming};add_connection {sdram_s1_agent.rdata_fifo_src} {sdram_s1_agent_rdata_fifo.in} {avalon_streaming};add_connection {sdram_s1_agent_rdata_fifo.out} {sdram_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {sdram_read_avalon_master_agent.cp} {router.sink} {avalon_streaming};preview_set_connection_tag {sdram_read_avalon_master_agent.cp/router.sink} {qsys_mm.command};add_connection {sdram_write_avalon_master_agent.cp} {router_001.sink} {avalon_streaming};preview_set_connection_tag {sdram_write_avalon_master_agent.cp/router_001.sink} {qsys_mm.command};add_connection {router_001.src} {cmd_demux_001.sink} {avalon_streaming};preview_set_connection_tag {router_001.src/cmd_demux_001.sink} {qsys_mm.command};add_connection {sdram_s1_agent.rp} {router_002.sink} {avalon_streaming};preview_set_connection_tag {sdram_s1_agent.rp/router_002.sink} {qsys_mm.response};add_connection {router_002.src} {rsp_demux.sink} {avalon_streaming};preview_set_connection_tag {router_002.src/rsp_demux.sink} {qsys_mm.response};add_connection {cmd_mux.src} {sdram_s1_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {cmd_mux.src/sdram_s1_burst_adapter.sink0} {qsys_mm.command};add_connection {sdram_s1_burst_adapter.source0} {sdram_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {sdram_s1_burst_adapter.source0/sdram_s1_agent.cp} {qsys_mm.command};add_connection {cmd_demux.src0} {cmd_mux.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src0} {cmd_mux.sink1} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src0/cmd_mux.sink1} {qsys_mm.command};add_connection {rsp_demux.src0} {rsp_mux.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.response};add_connection {rsp_demux.src1} {rsp_mux_001.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux.src1/rsp_mux_001.sink0} {qsys_mm.response};add_connection {rsp_mux.src} {sdram_read_avalon_master_rsp_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {rsp_mux.src/sdram_read_avalon_master_rsp_width_adapter.sink} {qsys_mm.response};add_connection {sdram_read_avalon_master_rsp_width_adapter.src} {sdram_read_avalon_master_agent.rp} {avalon_streaming};preview_set_connection_tag {sdram_read_avalon_master_rsp_width_adapter.src/sdram_read_avalon_master_agent.rp} {qsys_mm.response};add_connection {router.src} {sdram_read_avalon_master_cmd_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {router.src/sdram_read_avalon_master_cmd_width_adapter.sink} {qsys_mm.command};add_connection {sdram_read_avalon_master_cmd_width_adapter.src} {cmd_demux.sink} {avalon_streaming};preview_set_connection_tag {sdram_read_avalon_master_cmd_width_adapter.src/cmd_demux.sink} {qsys_mm.command};add_connection {sdram_read_clock_reset_reset_reset_bridge.out_reset} {sdram_read_avalon_master_translator.reset} {reset};add_connection {sdram_read_clock_reset_reset_reset_bridge.out_reset} {sdram_write_avalon_master_translator.reset} {reset};add_connection {sdram_read_clock_reset_reset_reset_bridge.out_reset} {sdram_s1_translator.reset} {reset};add_connection {sdram_read_clock_reset_reset_reset_bridge.out_reset} {sdram_read_avalon_master_agent.clk_reset} {reset};add_connection {sdram_read_clock_reset_reset_reset_bridge.out_reset} {sdram_write_avalon_master_agent.clk_reset} {reset};add_connection {sdram_read_clock_reset_reset_reset_bridge.out_reset} {sdram_s1_agent.clk_reset} {reset};add_connection {sdram_read_clock_reset_reset_reset_bridge.out_reset} {sdram_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {sdram_read_clock_reset_reset_reset_bridge.out_reset} {sdram_s1_agent_rdata_fifo.clk_reset} {reset};add_connection {sdram_read_clock_reset_reset_reset_bridge.out_reset} {router.clk_reset} {reset};add_connection {sdram_read_clock_reset_reset_reset_bridge.out_reset} {router_001.clk_reset} {reset};add_connection {sdram_read_clock_reset_reset_reset_bridge.out_reset} {router_002.clk_reset} {reset};add_connection {sdram_read_clock_reset_reset_reset_bridge.out_reset} {sdram_s1_burst_adapter.cr0_reset} {reset};add_connection {sdram_read_clock_reset_reset_reset_bridge.out_reset} {cmd_demux.clk_reset} {reset};add_connection {sdram_read_clock_reset_reset_reset_bridge.out_reset} {cmd_demux_001.clk_reset} {reset};add_connection {sdram_read_clock_reset_reset_reset_bridge.out_reset} {cmd_mux.clk_reset} {reset};add_connection {sdram_read_clock_reset_reset_reset_bridge.out_reset} {rsp_demux.clk_reset} {reset};add_connection {sdram_read_clock_reset_reset_reset_bridge.out_reset} {rsp_mux.clk_reset} {reset};add_connection {sdram_read_clock_reset_reset_reset_bridge.out_reset} {rsp_mux_001.clk_reset} {reset};add_connection {sdram_read_clock_reset_reset_reset_bridge.out_reset} {sdram_read_avalon_master_rsp_width_adapter.clk_reset} {reset};add_connection {sdram_read_clock_reset_reset_reset_bridge.out_reset} {sdram_read_avalon_master_cmd_width_adapter.clk_reset} {reset};add_connection {clk_clk_clock_bridge.out_clk} {sdram_read_avalon_master_translator.clk} {clock};add_connection {clk_clk_clock_bridge.out_clk} {sdram_write_avalon_master_translator.clk} {clock};add_connection {clk_clk_clock_bridge.out_clk} {sdram_s1_translator.clk} {clock};add_connection {clk_clk_clock_bridge.out_clk} {sdram_read_avalon_master_agent.clk} {clock};add_connection {clk_clk_clock_bridge.out_clk} {sdram_write_avalon_master_agent.clk} {clock};add_connection {clk_clk_clock_bridge.out_clk} {sdram_s1_agent.clk} {clock};add_connection {clk_clk_clock_bridge.out_clk} {sdram_s1_agent_rsp_fifo.clk} {clock};add_connection {clk_clk_clock_bridge.out_clk} {sdram_s1_agent_rdata_fifo.clk} {clock};add_connection {clk_clk_clock_bridge.out_clk} {router.clk} {clock};add_connection {clk_clk_clock_bridge.out_clk} {router_001.clk} {clock};add_connection {clk_clk_clock_bridge.out_clk} {router_002.clk} {clock};add_connection {clk_clk_clock_bridge.out_clk} {sdram_s1_burst_adapter.cr0} {clock};add_connection {clk_clk_clock_bridge.out_clk} {cmd_demux.clk} {clock};add_connection {clk_clk_clock_bridge.out_clk} {rsp_mux.clk} {clock};add_connection {clk_clk_clock_bridge.out_clk} {cmd_demux_001.clk} {clock};add_connection {clk_clk_clock_bridge.out_clk} {rsp_mux_001.clk} {clock};add_connection {clk_clk_clock_bridge.out_clk} {cmd_mux.clk} {clock};add_connection {clk_clk_clock_bridge.out_clk} {rsp_demux.clk} {clock};add_connection {clk_clk_clock_bridge.out_clk} {sdram_read_avalon_master_rsp_width_adapter.clk} {clock};add_connection {clk_clk_clock_bridge.out_clk} {sdram_read_avalon_master_cmd_width_adapter.clk} {clock};add_connection {clk_clk_clock_bridge.out_clk} {sdram_read_clock_reset_reset_reset_bridge.clk} {clock};add_interface {clk_clk} {clock} {slave};set_interface_property {clk_clk} {EXPORT_OF} {clk_clk_clock_bridge.in_clk};add_interface {sdram_read_clock_reset_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {sdram_read_clock_reset_reset_reset_bridge_in_reset} {EXPORT_OF} {sdram_read_clock_reset_reset_reset_bridge.in_reset};add_interface {sdram_read_avalon_master} {avalon} {slave};set_interface_property {sdram_read_avalon_master} {EXPORT_OF} {sdram_read_avalon_master_translator.avalon_anti_master_0};add_interface {sdram_write_avalon_master} {avalon} {slave};set_interface_property {sdram_write_avalon_master} {EXPORT_OF} {sdram_write_avalon_master_translator.avalon_anti_master_0};add_interface {sdram_s1} {avalon} {master};set_interface_property {sdram_s1} {EXPORT_OF} {sdram_s1_translator.avalon_anti_slave_0};set_module_assignment {interconnect_id.sdram.s1} {0};set_module_assignment {interconnect_id.sdram_read.avalon_master} {0};set_module_assignment {interconnect_id.sdram_write.avalon_master} {1};(altera_merlin_master_translator:15.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=32,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=8,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_W=64,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=8,AV_WRITE_WAIT=0,SYNC_RESET=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=0,USE_WRITEDATA=0,USE_WRITERESPONSE=0)(altera_merlin_master_translator:15.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=32,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=2,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_W=16,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=2,AV_WRITE_WAIT=0,SYNC_RESET=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=2,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_READ=0,USE_READDATA=0,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:15.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=24,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=2,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=16,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=7,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=2,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=50000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=2,UAV_BYTEENABLE_W=2,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=16,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_master_agent:15.1:ADDR_MAP=&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;sdram_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000002000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_W=4,AV_LINEWRAPBURSTS=0,BURSTWRAP_VALUE=1,CACHE_VALUE=0,ID=0,MERLIN_PACKET_FORMAT=ori_burst_size(138:136) response_status(135:134) cache(133:130) protection(129:127) thread_id(126) dest_id(125) src_id(124) qos(123) begin_burst(122) data_sideband(121) addr_sideband(120) burst_type(119:118) burst_size(117:115) burstwrap(114) byte_cnt(113:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),PKT_ADDR_H=103,PKT_ADDR_L=72,PKT_ADDR_SIDEBAND_H=120,PKT_ADDR_SIDEBAND_L=120,PKT_BEGIN_BURST=122,PKT_BURSTWRAP_H=114,PKT_BURSTWRAP_L=114,PKT_BURST_SIZE_H=117,PKT_BURST_SIZE_L=115,PKT_BURST_TYPE_H=119,PKT_BURST_TYPE_L=118,PKT_BYTEEN_H=71,PKT_BYTEEN_L=64,PKT_BYTE_CNT_H=113,PKT_BYTE_CNT_L=110,PKT_CACHE_H=133,PKT_CACHE_L=130,PKT_DATA_H=63,PKT_DATA_L=0,PKT_DATA_SIDEBAND_H=121,PKT_DATA_SIDEBAND_L=121,PKT_DEST_ID_H=125,PKT_DEST_ID_L=125,PKT_ORI_BURST_SIZE_H=138,PKT_ORI_BURST_SIZE_L=136,PKT_PROTECTION_H=129,PKT_PROTECTION_L=127,PKT_QOS_H=123,PKT_QOS_L=123,PKT_RESPONSE_STATUS_H=135,PKT_RESPONSE_STATUS_L=134,PKT_SRC_ID_H=124,PKT_SRC_ID_L=124,PKT_THREAD_ID_H=126,PKT_THREAD_ID_L=126,PKT_TRANS_COMPRESSED_READ=104,PKT_TRANS_EXCLUSIVE=109,PKT_TRANS_LOCK=108,PKT_TRANS_POSTED=105,PKT_TRANS_READ=107,PKT_TRANS_WRITE=106,SECURE_ACCESS_BIT=1,ST_CHANNEL_W=2,ST_DATA_W=139,SUPPRESS_0_BYTEEN_RSP=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_merlin_master_agent:15.1:ADDR_MAP=&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;sdram_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000002000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_W=2,AV_LINEWRAPBURSTS=0,BURSTWRAP_VALUE=1,CACHE_VALUE=0,ID=1,MERLIN_PACKET_FORMAT=ori_burst_size(84:82) response_status(81:80) cache(79:76) protection(75:73) thread_id(72) dest_id(71) src_id(70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0),PKT_ADDR_H=49,PKT_ADDR_L=18,PKT_ADDR_SIDEBAND_H=66,PKT_ADDR_SIDEBAND_L=66,PKT_BEGIN_BURST=68,PKT_BURSTWRAP_H=60,PKT_BURSTWRAP_L=60,PKT_BURST_SIZE_H=63,PKT_BURST_SIZE_L=61,PKT_BURST_TYPE_H=65,PKT_BURST_TYPE_L=64,PKT_BYTEEN_H=17,PKT_BYTEEN_L=16,PKT_BYTE_CNT_H=59,PKT_BYTE_CNT_L=56,PKT_CACHE_H=79,PKT_CACHE_L=76,PKT_DATA_H=15,PKT_DATA_L=0,PKT_DATA_SIDEBAND_H=67,PKT_DATA_SIDEBAND_L=67,PKT_DEST_ID_H=71,PKT_DEST_ID_L=71,PKT_ORI_BURST_SIZE_H=84,PKT_ORI_BURST_SIZE_L=82,PKT_PROTECTION_H=75,PKT_PROTECTION_L=73,PKT_QOS_H=69,PKT_QOS_L=69,PKT_RESPONSE_STATUS_H=81,PKT_RESPONSE_STATUS_L=80,PKT_SRC_ID_H=70,PKT_SRC_ID_L=70,PKT_THREAD_ID_H=72,PKT_THREAD_ID_L=72,PKT_TRANS_COMPRESSED_READ=50,PKT_TRANS_EXCLUSIVE=55,PKT_TRANS_LOCK=54,PKT_TRANS_POSTED=51,PKT_TRANS_READ=53,PKT_TRANS_WRITE=52,SECURE_ACCESS_BIT=1,ST_CHANNEL_W=2,ST_DATA_W=85,SUPPRESS_0_BYTEEN_RSP=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_merlin_slave_agent:15.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=2,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=0,MAX_BURSTWRAP=1,MAX_BYTE_CNT=2,MERLIN_PACKET_FORMAT=ori_burst_size(84:82) response_status(81:80) cache(79:76) protection(75:73) thread_id(72) dest_id(71) src_id(70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0),PKT_ADDR_H=49,PKT_ADDR_L=18,PKT_BEGIN_BURST=68,PKT_BURSTWRAP_H=60,PKT_BURSTWRAP_L=60,PKT_BURST_SIZE_H=63,PKT_BURST_SIZE_L=61,PKT_BYTEEN_H=17,PKT_BYTEEN_L=16,PKT_BYTE_CNT_H=59,PKT_BYTE_CNT_L=56,PKT_DATA_H=15,PKT_DATA_L=0,PKT_DEST_ID_H=71,PKT_DEST_ID_L=71,PKT_ORI_BURST_SIZE_H=84,PKT_ORI_BURST_SIZE_L=82,PKT_PROTECTION_H=75,PKT_PROTECTION_L=73,PKT_RESPONSE_STATUS_H=81,PKT_RESPONSE_STATUS_L=80,PKT_SRC_ID_H=70,PKT_SRC_ID_L=70,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=50,PKT_TRANS_LOCK=54,PKT_TRANS_POSTED=51,PKT_TRANS_READ=53,PKT_TRANS_WRITE=52,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=2,ST_DATA_W=85,SUPPRESS_0_BYTEEN_CMD=1,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:15.1:AUTO_DEVICE_FAMILY=Cyclone IV E,BITS_PER_SYMBOL=86,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=8,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_avalon_sc_fifo:15.1:AUTO_DEVICE_FAMILY=Cyclone IV E,BITS_PER_SYMBOL=18,CHANNEL_WIDTH=0,EMPTY_LATENCY=3,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=8,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=1,USE_PACKETS=0,USE_STORE_FORWARD=0)(altera_merlin_router:15.1:CHANNEL_ID=1,DECODER_TYPE=0,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x2000000,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(138:136) response_status(135:134) cache(133:130) protection(129:127) thread_id(126) dest_id(125) src_id(124) qos(123) begin_burst(122) data_sideband(121) addr_sideband(120) burst_type(119:118) burst_size(117:115) burstwrap(114) byte_cnt(113:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),NON_SECURED_TAG=1,PKT_ADDR_H=103,PKT_ADDR_L=72,PKT_DEST_ID_H=125,PKT_DEST_ID_L=125,PKT_PROTECTION_H=129,PKT_PROTECTION_L=127,PKT_TRANS_READ=107,PKT_TRANS_WRITE=106,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x2000000:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=2,ST_DATA_W=139,TYPE_OF_TRANSACTION=both)(altera_merlin_router:15.1:CHANNEL_ID=1,DECODER_TYPE=0,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x2000000,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(84:82) response_status(81:80) cache(79:76) protection(75:73) thread_id(72) dest_id(71) src_id(70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0),NON_SECURED_TAG=1,PKT_ADDR_H=49,PKT_ADDR_L=18,PKT_DEST_ID_H=71,PKT_DEST_ID_L=71,PKT_PROTECTION_H=75,PKT_PROTECTION_L=73,PKT_TRANS_READ=53,PKT_TRANS_WRITE=52,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x2000000:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=2,ST_DATA_W=85,TYPE_OF_TRANSACTION=both)(altera_merlin_router:15.1:CHANNEL_ID=01,10,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,1,END_ADDRESS=0x0,0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(84:82) response_status(81:80) cache(79:76) protection(75:73) thread_id(72) dest_id(71) src_id(70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=49,PKT_ADDR_L=18,PKT_DEST_ID_H=71,PKT_DEST_ID_L=71,PKT_PROTECTION_H=75,PKT_PROTECTION_L=73,PKT_TRANS_READ=53,PKT_TRANS_WRITE=52,SECURED_RANGE_LIST=0,0,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=0:01:0x0:0x0:read:1:0:0:1,1:10:0x0:0x0:write:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x0,ST_CHANNEL_W=2,ST_DATA_W=85,TYPE_OF_TRANSACTION=read,write)(altera_merlin_burst_adapter:15.1:ADAPTER_VERSION=13.1,BURSTWRAP_CONST_MASK=1,BURSTWRAP_CONST_VALUE=1,BYTEENABLE_SYNTHESIS=1,COMPRESSED_READ_SUPPORT=0,INCOMPLETE_WRAP_SUPPORT=0,IN_NARROW_SIZE=0,MERLIN_PACKET_FORMAT=ori_burst_size(84:82) response_status(81:80) cache(79:76) protection(75:73) thread_id(72) dest_id(71) src_id(70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0),NO_WRAP_SUPPORT=0,OUT_BURSTWRAP_H=60,OUT_BYTE_CNT_H=57,OUT_COMPLETE_WRAP=0,OUT_FIXED=0,OUT_NARROW_SIZE=0,PIPE_INPUTS=0,PKT_ADDR_H=49,PKT_ADDR_L=18,PKT_BEGIN_BURST=68,PKT_BURSTWRAP_H=60,PKT_BURSTWRAP_L=60,PKT_BURST_SIZE_H=63,PKT_BURST_SIZE_L=61,PKT_BURST_TYPE_H=65,PKT_BURST_TYPE_L=64,PKT_BYTEEN_H=17,PKT_BYTEEN_L=16,PKT_BYTE_CNT_H=59,PKT_BYTE_CNT_L=56,PKT_TRANS_COMPRESSED_READ=50,PKT_TRANS_READ=53,PKT_TRANS_WRITE=52,ST_CHANNEL_W=2,ST_DATA_W=85)(altera_merlin_demultiplexer:15.1:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=ori_burst_size(84:82) response_status(81:80) cache(79:76) protection(75:73) thread_id(72) dest_id(71) src_id(70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0),NUM_OUTPUTS=1,ST_CHANNEL_W=2,ST_DATA_W=85,VALID_WIDTH=1)(altera_merlin_demultiplexer:15.1:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=ori_burst_size(84:82) response_status(81:80) cache(79:76) protection(75:73) thread_id(72) dest_id(71) src_id(70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0),NUM_OUTPUTS=1,ST_CHANNEL_W=2,ST_DATA_W=85,VALID_WIDTH=1)(altera_merlin_multiplexer:15.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,1,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=ori_burst_size(84:82) response_status(81:80) cache(79:76) protection(75:73) thread_id(72) dest_id(71) src_id(70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0),NUM_INPUTS=2,PIPELINE_ARB=1,PKT_TRANS_LOCK=54,ST_CHANNEL_W=2,ST_DATA_W=85,USE_EXTERNAL_ARB=0)(altera_merlin_demultiplexer:15.1:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=ori_burst_size(84:82) response_status(81:80) cache(79:76) protection(75:73) thread_id(72) dest_id(71) src_id(70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0),NUM_OUTPUTS=2,ST_CHANNEL_W=2,ST_DATA_W=85,VALID_WIDTH=1)(altera_merlin_multiplexer:15.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=ori_burst_size(84:82) response_status(81:80) cache(79:76) protection(75:73) thread_id(72) dest_id(71) src_id(70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0),NUM_INPUTS=1,PIPELINE_ARB=0,PKT_TRANS_LOCK=54,ST_CHANNEL_W=2,ST_DATA_W=85,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:15.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=ori_burst_size(84:82) response_status(81:80) cache(79:76) protection(75:73) thread_id(72) dest_id(71) src_id(70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0),NUM_INPUTS=1,PIPELINE_ARB=0,PKT_TRANS_LOCK=54,ST_CHANNEL_W=2,ST_DATA_W=85,USE_EXTERNAL_ARB=0)(altera_merlin_width_adapter:15.1:COMMAND_SIZE_W=3,CONSTANT_BURST_SIZE=1,ENABLE_ADDRESS_ALIGNMENT=0,IN_MERLIN_PACKET_FORMAT=ori_burst_size(84:82) response_status(81:80) cache(79:76) protection(75:73) thread_id(72) dest_id(71) src_id(70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0),IN_PKT_ADDR_H=49,IN_PKT_ADDR_L=18,IN_PKT_BURSTWRAP_H=60,IN_PKT_BURSTWRAP_L=60,IN_PKT_BURST_SIZE_H=63,IN_PKT_BURST_SIZE_L=61,IN_PKT_BURST_TYPE_H=65,IN_PKT_BURST_TYPE_L=64,IN_PKT_BYTEEN_H=17,IN_PKT_BYTEEN_L=16,IN_PKT_BYTE_CNT_H=59,IN_PKT_BYTE_CNT_L=56,IN_PKT_DATA_H=15,IN_PKT_DATA_L=0,IN_PKT_ORI_BURST_SIZE_H=84,IN_PKT_ORI_BURST_SIZE_L=82,IN_PKT_RESPONSE_STATUS_H=81,IN_PKT_RESPONSE_STATUS_L=80,IN_PKT_TRANS_COMPRESSED_READ=50,IN_PKT_TRANS_EXCLUSIVE=55,IN_PKT_TRANS_WRITE=52,IN_ST_DATA_W=85,OPTIMIZE_FOR_RSP=1,OUT_MERLIN_PACKET_FORMAT=ori_burst_size(138:136) response_status(135:134) cache(133:130) protection(129:127) thread_id(126) dest_id(125) src_id(124) qos(123) begin_burst(122) data_sideband(121) addr_sideband(120) burst_type(119:118) burst_size(117:115) burstwrap(114) byte_cnt(113:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),OUT_PKT_ADDR_H=103,OUT_PKT_ADDR_L=72,OUT_PKT_BURST_SIZE_H=117,OUT_PKT_BURST_SIZE_L=115,OUT_PKT_BURST_TYPE_H=119,OUT_PKT_BURST_TYPE_L=118,OUT_PKT_BYTEEN_H=71,OUT_PKT_BYTEEN_L=64,OUT_PKT_BYTE_CNT_H=113,OUT_PKT_BYTE_CNT_L=110,OUT_PKT_DATA_H=63,OUT_PKT_DATA_L=0,OUT_PKT_ORI_BURST_SIZE_H=138,OUT_PKT_ORI_BURST_SIZE_L=136,OUT_PKT_RESPONSE_STATUS_H=135,OUT_PKT_RESPONSE_STATUS_L=134,OUT_PKT_TRANS_COMPRESSED_READ=104,OUT_PKT_TRANS_EXCLUSIVE=109,OUT_ST_DATA_W=139,PACKING=1,RESPONSE_PATH=1,ST_CHANNEL_W=2)(altera_merlin_width_adapter:15.1:COMMAND_SIZE_W=3,CONSTANT_BURST_SIZE=1,ENABLE_ADDRESS_ALIGNMENT=0,IN_MERLIN_PACKET_FORMAT=ori_burst_size(138:136) response_status(135:134) cache(133:130) protection(129:127) thread_id(126) dest_id(125) src_id(124) qos(123) begin_burst(122) data_sideband(121) addr_sideband(120) burst_type(119:118) burst_size(117:115) burstwrap(114) byte_cnt(113:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),IN_PKT_ADDR_H=103,IN_PKT_ADDR_L=72,IN_PKT_BURSTWRAP_H=114,IN_PKT_BURSTWRAP_L=114,IN_PKT_BURST_SIZE_H=117,IN_PKT_BURST_SIZE_L=115,IN_PKT_BURST_TYPE_H=119,IN_PKT_BURST_TYPE_L=118,IN_PKT_BYTEEN_H=71,IN_PKT_BYTEEN_L=64,IN_PKT_BYTE_CNT_H=113,IN_PKT_BYTE_CNT_L=110,IN_PKT_DATA_H=63,IN_PKT_DATA_L=0,IN_PKT_ORI_BURST_SIZE_H=138,IN_PKT_ORI_BURST_SIZE_L=136,IN_PKT_RESPONSE_STATUS_H=135,IN_PKT_RESPONSE_STATUS_L=134,IN_PKT_TRANS_COMPRESSED_READ=104,IN_PKT_TRANS_EXCLUSIVE=109,IN_PKT_TRANS_WRITE=106,IN_ST_DATA_W=139,OPTIMIZE_FOR_RSP=0,OUT_MERLIN_PACKET_FORMAT=ori_burst_size(84:82) response_status(81:80) cache(79:76) protection(75:73) thread_id(72) dest_id(71) src_id(70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0),OUT_PKT_ADDR_H=49,OUT_PKT_ADDR_L=18,OUT_PKT_BURST_SIZE_H=63,OUT_PKT_BURST_SIZE_L=61,OUT_PKT_BURST_TYPE_H=65,OUT_PKT_BURST_TYPE_L=64,OUT_PKT_BYTEEN_H=17,OUT_PKT_BYTEEN_L=16,OUT_PKT_BYTE_CNT_H=59,OUT_PKT_BYTE_CNT_L=56,OUT_PKT_DATA_H=15,OUT_PKT_DATA_L=0,OUT_PKT_ORI_BURST_SIZE_H=84,OUT_PKT_ORI_BURST_SIZE_L=82,OUT_PKT_RESPONSE_STATUS_H=81,OUT_PKT_RESPONSE_STATUS_L=80,OUT_PKT_TRANS_COMPRESSED_READ=50,OUT_PKT_TRANS_EXCLUSIVE=55,OUT_ST_DATA_W=85,PACKING=1,RESPONSE_PATH=0,ST_CHANNEL_W=2)(altera_reset_bridge:15.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=50000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_clock_bridge:15.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=50000000,NUM_CLOCK_OUTPUTS=1)(avalon:15.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon:15.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:15.1:)(avalon:15.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)"
   instancePathKey="qsys:.:mm_interconnect_0"
   kind="altera_mm_interconnect"
   version="15.1"
   name="qsys_mm_interconnect_0">
  <parameter name="AUTO_DEVICE" value="EP4CE22F17C7" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter
     name="COMPOSE_CONTENTS"
     value="add_instance {sdram_read_avalon_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {sdram_read_avalon_master_translator} {AV_ADDRESS_W} {32};set_instance_parameter_value {sdram_read_avalon_master_translator} {AV_DATA_W} {64};set_instance_parameter_value {sdram_read_avalon_master_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {sdram_read_avalon_master_translator} {AV_BYTEENABLE_W} {8};set_instance_parameter_value {sdram_read_avalon_master_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {sdram_read_avalon_master_translator} {UAV_BURSTCOUNT_W} {4};set_instance_parameter_value {sdram_read_avalon_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {sdram_read_avalon_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {sdram_read_avalon_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {sdram_read_avalon_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {sdram_read_avalon_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {sdram_read_avalon_master_translator} {USE_READDATA} {1};set_instance_parameter_value {sdram_read_avalon_master_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {sdram_read_avalon_master_translator} {USE_READ} {1};set_instance_parameter_value {sdram_read_avalon_master_translator} {USE_WRITE} {0};set_instance_parameter_value {sdram_read_avalon_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {sdram_read_avalon_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {sdram_read_avalon_master_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {sdram_read_avalon_master_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {sdram_read_avalon_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {sdram_read_avalon_master_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {sdram_read_avalon_master_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {sdram_read_avalon_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {sdram_read_avalon_master_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {sdram_read_avalon_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {sdram_read_avalon_master_translator} {USE_LOCK} {0};set_instance_parameter_value {sdram_read_avalon_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {sdram_read_avalon_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {sdram_read_avalon_master_translator} {AV_SYMBOLS_PER_WORD} {8};set_instance_parameter_value {sdram_read_avalon_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {sdram_read_avalon_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {sdram_read_avalon_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sdram_read_avalon_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sdram_read_avalon_master_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sdram_read_avalon_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {sdram_read_avalon_master_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {sdram_read_avalon_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {sdram_read_avalon_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {sdram_read_avalon_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {sdram_read_avalon_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {sdram_read_avalon_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {sdram_read_avalon_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {sdram_read_avalon_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {sdram_read_avalon_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {sdram_read_avalon_master_translator} {SYNC_RESET} {0};add_instance {sdram_write_avalon_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {sdram_write_avalon_master_translator} {AV_ADDRESS_W} {32};set_instance_parameter_value {sdram_write_avalon_master_translator} {AV_DATA_W} {16};set_instance_parameter_value {sdram_write_avalon_master_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {sdram_write_avalon_master_translator} {AV_BYTEENABLE_W} {2};set_instance_parameter_value {sdram_write_avalon_master_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {sdram_write_avalon_master_translator} {UAV_BURSTCOUNT_W} {2};set_instance_parameter_value {sdram_write_avalon_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {sdram_write_avalon_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {sdram_write_avalon_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {sdram_write_avalon_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {sdram_write_avalon_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {sdram_write_avalon_master_translator} {USE_READDATA} {0};set_instance_parameter_value {sdram_write_avalon_master_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {sdram_write_avalon_master_translator} {USE_READ} {0};set_instance_parameter_value {sdram_write_avalon_master_translator} {USE_WRITE} {1};set_instance_parameter_value {sdram_write_avalon_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {sdram_write_avalon_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {sdram_write_avalon_master_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {sdram_write_avalon_master_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {sdram_write_avalon_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {sdram_write_avalon_master_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {sdram_write_avalon_master_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {sdram_write_avalon_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {sdram_write_avalon_master_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {sdram_write_avalon_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {sdram_write_avalon_master_translator} {USE_LOCK} {0};set_instance_parameter_value {sdram_write_avalon_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {sdram_write_avalon_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {sdram_write_avalon_master_translator} {AV_SYMBOLS_PER_WORD} {2};set_instance_parameter_value {sdram_write_avalon_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {sdram_write_avalon_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {sdram_write_avalon_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sdram_write_avalon_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sdram_write_avalon_master_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sdram_write_avalon_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {sdram_write_avalon_master_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {sdram_write_avalon_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {sdram_write_avalon_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {sdram_write_avalon_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {sdram_write_avalon_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {sdram_write_avalon_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {sdram_write_avalon_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {sdram_write_avalon_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {sdram_write_avalon_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {sdram_write_avalon_master_translator} {SYNC_RESET} {0};add_instance {sdram_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {sdram_s1_translator} {AV_ADDRESS_W} {24};set_instance_parameter_value {sdram_s1_translator} {AV_DATA_W} {16};set_instance_parameter_value {sdram_s1_translator} {UAV_DATA_W} {16};set_instance_parameter_value {sdram_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {sdram_s1_translator} {AV_BYTEENABLE_W} {2};set_instance_parameter_value {sdram_s1_translator} {UAV_BYTEENABLE_W} {2};set_instance_parameter_value {sdram_s1_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {sdram_s1_translator} {UAV_BURSTCOUNT_W} {2};set_instance_parameter_value {sdram_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {sdram_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {sdram_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {sdram_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {sdram_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {sdram_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {sdram_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {sdram_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {sdram_s1_translator} {USE_READ} {1};set_instance_parameter_value {sdram_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {sdram_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {sdram_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {sdram_s1_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {sdram_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {sdram_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {sdram_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {sdram_s1_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {sdram_s1_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {sdram_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {sdram_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {sdram_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {sdram_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {sdram_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {sdram_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {sdram_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {sdram_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {sdram_s1_translator} {AV_SYMBOLS_PER_WORD} {2};set_instance_parameter_value {sdram_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {sdram_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {sdram_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sdram_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sdram_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {sdram_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sdram_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {7};set_instance_parameter_value {sdram_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {sdram_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {sdram_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {sdram_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {sdram_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {sdram_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {sdram_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {sdram_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {sdram_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {sdram_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {sdram_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {sdram_read_avalon_master_agent} {altera_merlin_master_agent};set_instance_parameter_value {sdram_read_avalon_master_agent} {PKT_ORI_BURST_SIZE_H} {138};set_instance_parameter_value {sdram_read_avalon_master_agent} {PKT_ORI_BURST_SIZE_L} {136};set_instance_parameter_value {sdram_read_avalon_master_agent} {PKT_RESPONSE_STATUS_H} {135};set_instance_parameter_value {sdram_read_avalon_master_agent} {PKT_RESPONSE_STATUS_L} {134};set_instance_parameter_value {sdram_read_avalon_master_agent} {PKT_QOS_H} {123};set_instance_parameter_value {sdram_read_avalon_master_agent} {PKT_QOS_L} {123};set_instance_parameter_value {sdram_read_avalon_master_agent} {PKT_DATA_SIDEBAND_H} {121};set_instance_parameter_value {sdram_read_avalon_master_agent} {PKT_DATA_SIDEBAND_L} {121};set_instance_parameter_value {sdram_read_avalon_master_agent} {PKT_ADDR_SIDEBAND_H} {120};set_instance_parameter_value {sdram_read_avalon_master_agent} {PKT_ADDR_SIDEBAND_L} {120};set_instance_parameter_value {sdram_read_avalon_master_agent} {PKT_BURST_TYPE_H} {119};set_instance_parameter_value {sdram_read_avalon_master_agent} {PKT_BURST_TYPE_L} {118};set_instance_parameter_value {sdram_read_avalon_master_agent} {PKT_CACHE_H} {133};set_instance_parameter_value {sdram_read_avalon_master_agent} {PKT_CACHE_L} {130};set_instance_parameter_value {sdram_read_avalon_master_agent} {PKT_THREAD_ID_H} {126};set_instance_parameter_value {sdram_read_avalon_master_agent} {PKT_THREAD_ID_L} {126};set_instance_parameter_value {sdram_read_avalon_master_agent} {PKT_BURST_SIZE_H} {117};set_instance_parameter_value {sdram_read_avalon_master_agent} {PKT_BURST_SIZE_L} {115};set_instance_parameter_value {sdram_read_avalon_master_agent} {PKT_TRANS_EXCLUSIVE} {109};set_instance_parameter_value {sdram_read_avalon_master_agent} {PKT_TRANS_LOCK} {108};set_instance_parameter_value {sdram_read_avalon_master_agent} {PKT_BEGIN_BURST} {122};set_instance_parameter_value {sdram_read_avalon_master_agent} {PKT_PROTECTION_H} {129};set_instance_parameter_value {sdram_read_avalon_master_agent} {PKT_PROTECTION_L} {127};set_instance_parameter_value {sdram_read_avalon_master_agent} {PKT_BURSTWRAP_H} {114};set_instance_parameter_value {sdram_read_avalon_master_agent} {PKT_BURSTWRAP_L} {114};set_instance_parameter_value {sdram_read_avalon_master_agent} {PKT_BYTE_CNT_H} {113};set_instance_parameter_value {sdram_read_avalon_master_agent} {PKT_BYTE_CNT_L} {110};set_instance_parameter_value {sdram_read_avalon_master_agent} {PKT_ADDR_H} {103};set_instance_parameter_value {sdram_read_avalon_master_agent} {PKT_ADDR_L} {72};set_instance_parameter_value {sdram_read_avalon_master_agent} {PKT_TRANS_COMPRESSED_READ} {104};set_instance_parameter_value {sdram_read_avalon_master_agent} {PKT_TRANS_POSTED} {105};set_instance_parameter_value {sdram_read_avalon_master_agent} {PKT_TRANS_WRITE} {106};set_instance_parameter_value {sdram_read_avalon_master_agent} {PKT_TRANS_READ} {107};set_instance_parameter_value {sdram_read_avalon_master_agent} {PKT_DATA_H} {63};set_instance_parameter_value {sdram_read_avalon_master_agent} {PKT_DATA_L} {0};set_instance_parameter_value {sdram_read_avalon_master_agent} {PKT_BYTEEN_H} {71};set_instance_parameter_value {sdram_read_avalon_master_agent} {PKT_BYTEEN_L} {64};set_instance_parameter_value {sdram_read_avalon_master_agent} {PKT_SRC_ID_H} {124};set_instance_parameter_value {sdram_read_avalon_master_agent} {PKT_SRC_ID_L} {124};set_instance_parameter_value {sdram_read_avalon_master_agent} {PKT_DEST_ID_H} {125};set_instance_parameter_value {sdram_read_avalon_master_agent} {PKT_DEST_ID_L} {125};set_instance_parameter_value {sdram_read_avalon_master_agent} {ST_DATA_W} {139};set_instance_parameter_value {sdram_read_avalon_master_agent} {ST_CHANNEL_W} {2};set_instance_parameter_value {sdram_read_avalon_master_agent} {AV_BURSTCOUNT_W} {4};set_instance_parameter_value {sdram_read_avalon_master_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sdram_read_avalon_master_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {sdram_read_avalon_master_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(138:136) response_status(135:134) cache(133:130) protection(129:127) thread_id(126) dest_id(125) src_id(124) qos(123) begin_burst(122) data_sideband(121) addr_sideband(120) burst_type(119:118) burst_size(117:115) burstwrap(114) byte_cnt(113:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {sdram_read_avalon_master_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;sdram_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000002000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {sdram_read_avalon_master_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {sdram_read_avalon_master_agent} {ID} {0};set_instance_parameter_value {sdram_read_avalon_master_agent} {BURSTWRAP_VALUE} {1};set_instance_parameter_value {sdram_read_avalon_master_agent} {CACHE_VALUE} {0};set_instance_parameter_value {sdram_read_avalon_master_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {sdram_read_avalon_master_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {sdram_read_avalon_master_agent} {USE_WRITERESPONSE} {0};add_instance {sdram_write_avalon_master_agent} {altera_merlin_master_agent};set_instance_parameter_value {sdram_write_avalon_master_agent} {PKT_ORI_BURST_SIZE_H} {84};set_instance_parameter_value {sdram_write_avalon_master_agent} {PKT_ORI_BURST_SIZE_L} {82};set_instance_parameter_value {sdram_write_avalon_master_agent} {PKT_RESPONSE_STATUS_H} {81};set_instance_parameter_value {sdram_write_avalon_master_agent} {PKT_RESPONSE_STATUS_L} {80};set_instance_parameter_value {sdram_write_avalon_master_agent} {PKT_QOS_H} {69};set_instance_parameter_value {sdram_write_avalon_master_agent} {PKT_QOS_L} {69};set_instance_parameter_value {sdram_write_avalon_master_agent} {PKT_DATA_SIDEBAND_H} {67};set_instance_parameter_value {sdram_write_avalon_master_agent} {PKT_DATA_SIDEBAND_L} {67};set_instance_parameter_value {sdram_write_avalon_master_agent} {PKT_ADDR_SIDEBAND_H} {66};set_instance_parameter_value {sdram_write_avalon_master_agent} {PKT_ADDR_SIDEBAND_L} {66};set_instance_parameter_value {sdram_write_avalon_master_agent} {PKT_BURST_TYPE_H} {65};set_instance_parameter_value {sdram_write_avalon_master_agent} {PKT_BURST_TYPE_L} {64};set_instance_parameter_value {sdram_write_avalon_master_agent} {PKT_CACHE_H} {79};set_instance_parameter_value {sdram_write_avalon_master_agent} {PKT_CACHE_L} {76};set_instance_parameter_value {sdram_write_avalon_master_agent} {PKT_THREAD_ID_H} {72};set_instance_parameter_value {sdram_write_avalon_master_agent} {PKT_THREAD_ID_L} {72};set_instance_parameter_value {sdram_write_avalon_master_agent} {PKT_BURST_SIZE_H} {63};set_instance_parameter_value {sdram_write_avalon_master_agent} {PKT_BURST_SIZE_L} {61};set_instance_parameter_value {sdram_write_avalon_master_agent} {PKT_TRANS_EXCLUSIVE} {55};set_instance_parameter_value {sdram_write_avalon_master_agent} {PKT_TRANS_LOCK} {54};set_instance_parameter_value {sdram_write_avalon_master_agent} {PKT_BEGIN_BURST} {68};set_instance_parameter_value {sdram_write_avalon_master_agent} {PKT_PROTECTION_H} {75};set_instance_parameter_value {sdram_write_avalon_master_agent} {PKT_PROTECTION_L} {73};set_instance_parameter_value {sdram_write_avalon_master_agent} {PKT_BURSTWRAP_H} {60};set_instance_parameter_value {sdram_write_avalon_master_agent} {PKT_BURSTWRAP_L} {60};set_instance_parameter_value {sdram_write_avalon_master_agent} {PKT_BYTE_CNT_H} {59};set_instance_parameter_value {sdram_write_avalon_master_agent} {PKT_BYTE_CNT_L} {56};set_instance_parameter_value {sdram_write_avalon_master_agent} {PKT_ADDR_H} {49};set_instance_parameter_value {sdram_write_avalon_master_agent} {PKT_ADDR_L} {18};set_instance_parameter_value {sdram_write_avalon_master_agent} {PKT_TRANS_COMPRESSED_READ} {50};set_instance_parameter_value {sdram_write_avalon_master_agent} {PKT_TRANS_POSTED} {51};set_instance_parameter_value {sdram_write_avalon_master_agent} {PKT_TRANS_WRITE} {52};set_instance_parameter_value {sdram_write_avalon_master_agent} {PKT_TRANS_READ} {53};set_instance_parameter_value {sdram_write_avalon_master_agent} {PKT_DATA_H} {15};set_instance_parameter_value {sdram_write_avalon_master_agent} {PKT_DATA_L} {0};set_instance_parameter_value {sdram_write_avalon_master_agent} {PKT_BYTEEN_H} {17};set_instance_parameter_value {sdram_write_avalon_master_agent} {PKT_BYTEEN_L} {16};set_instance_parameter_value {sdram_write_avalon_master_agent} {PKT_SRC_ID_H} {70};set_instance_parameter_value {sdram_write_avalon_master_agent} {PKT_SRC_ID_L} {70};set_instance_parameter_value {sdram_write_avalon_master_agent} {PKT_DEST_ID_H} {71};set_instance_parameter_value {sdram_write_avalon_master_agent} {PKT_DEST_ID_L} {71};set_instance_parameter_value {sdram_write_avalon_master_agent} {ST_DATA_W} {85};set_instance_parameter_value {sdram_write_avalon_master_agent} {ST_CHANNEL_W} {2};set_instance_parameter_value {sdram_write_avalon_master_agent} {AV_BURSTCOUNT_W} {2};set_instance_parameter_value {sdram_write_avalon_master_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sdram_write_avalon_master_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {sdram_write_avalon_master_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(84:82) response_status(81:80) cache(79:76) protection(75:73) thread_id(72) dest_id(71) src_id(70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};set_instance_parameter_value {sdram_write_avalon_master_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;sdram_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000002000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {sdram_write_avalon_master_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {sdram_write_avalon_master_agent} {ID} {1};set_instance_parameter_value {sdram_write_avalon_master_agent} {BURSTWRAP_VALUE} {1};set_instance_parameter_value {sdram_write_avalon_master_agent} {CACHE_VALUE} {0};set_instance_parameter_value {sdram_write_avalon_master_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {sdram_write_avalon_master_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {sdram_write_avalon_master_agent} {USE_WRITERESPONSE} {0};add_instance {sdram_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {sdram_s1_agent} {PKT_ORI_BURST_SIZE_H} {84};set_instance_parameter_value {sdram_s1_agent} {PKT_ORI_BURST_SIZE_L} {82};set_instance_parameter_value {sdram_s1_agent} {PKT_RESPONSE_STATUS_H} {81};set_instance_parameter_value {sdram_s1_agent} {PKT_RESPONSE_STATUS_L} {80};set_instance_parameter_value {sdram_s1_agent} {PKT_BURST_SIZE_H} {63};set_instance_parameter_value {sdram_s1_agent} {PKT_BURST_SIZE_L} {61};set_instance_parameter_value {sdram_s1_agent} {PKT_TRANS_LOCK} {54};set_instance_parameter_value {sdram_s1_agent} {PKT_BEGIN_BURST} {68};set_instance_parameter_value {sdram_s1_agent} {PKT_PROTECTION_H} {75};set_instance_parameter_value {sdram_s1_agent} {PKT_PROTECTION_L} {73};set_instance_parameter_value {sdram_s1_agent} {PKT_BURSTWRAP_H} {60};set_instance_parameter_value {sdram_s1_agent} {PKT_BURSTWRAP_L} {60};set_instance_parameter_value {sdram_s1_agent} {PKT_BYTE_CNT_H} {59};set_instance_parameter_value {sdram_s1_agent} {PKT_BYTE_CNT_L} {56};set_instance_parameter_value {sdram_s1_agent} {PKT_ADDR_H} {49};set_instance_parameter_value {sdram_s1_agent} {PKT_ADDR_L} {18};set_instance_parameter_value {sdram_s1_agent} {PKT_TRANS_COMPRESSED_READ} {50};set_instance_parameter_value {sdram_s1_agent} {PKT_TRANS_POSTED} {51};set_instance_parameter_value {sdram_s1_agent} {PKT_TRANS_WRITE} {52};set_instance_parameter_value {sdram_s1_agent} {PKT_TRANS_READ} {53};set_instance_parameter_value {sdram_s1_agent} {PKT_DATA_H} {15};set_instance_parameter_value {sdram_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {sdram_s1_agent} {PKT_BYTEEN_H} {17};set_instance_parameter_value {sdram_s1_agent} {PKT_BYTEEN_L} {16};set_instance_parameter_value {sdram_s1_agent} {PKT_SRC_ID_H} {70};set_instance_parameter_value {sdram_s1_agent} {PKT_SRC_ID_L} {70};set_instance_parameter_value {sdram_s1_agent} {PKT_DEST_ID_H} {71};set_instance_parameter_value {sdram_s1_agent} {PKT_DEST_ID_L} {71};set_instance_parameter_value {sdram_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {sdram_s1_agent} {ST_CHANNEL_W} {2};set_instance_parameter_value {sdram_s1_agent} {ST_DATA_W} {85};set_instance_parameter_value {sdram_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {sdram_s1_agent} {AVS_BURSTCOUNT_W} {2};set_instance_parameter_value {sdram_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sdram_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(84:82) response_status(81:80) cache(79:76) protection(75:73) thread_id(72) dest_id(71) src_id(70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};set_instance_parameter_value {sdram_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {1};set_instance_parameter_value {sdram_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {sdram_s1_agent} {MAX_BYTE_CNT} {2};set_instance_parameter_value {sdram_s1_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {sdram_s1_agent} {ID} {0};set_instance_parameter_value {sdram_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {sdram_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {sdram_s1_agent} {ECC_ENABLE} {0};add_instance {sdram_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {sdram_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {sdram_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {86};set_instance_parameter_value {sdram_s1_agent_rsp_fifo} {FIFO_DEPTH} {8};set_instance_parameter_value {sdram_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {sdram_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {sdram_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {sdram_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {sdram_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {sdram_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {sdram_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {sdram_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {sdram_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {sdram_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {sdram_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {sdram_s1_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {sdram_s1_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {sdram_s1_agent_rdata_fifo} {BITS_PER_SYMBOL} {18};set_instance_parameter_value {sdram_s1_agent_rdata_fifo} {FIFO_DEPTH} {8};set_instance_parameter_value {sdram_s1_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {sdram_s1_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {sdram_s1_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {sdram_s1_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {sdram_s1_agent_rdata_fifo} {EMPTY_LATENCY} {3};set_instance_parameter_value {sdram_s1_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {1};set_instance_parameter_value {sdram_s1_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {sdram_s1_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {sdram_s1_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {sdram_s1_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {sdram_s1_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {router} {altera_merlin_router};set_instance_parameter_value {router} {DESTINATION_ID} {0 };set_instance_parameter_value {router} {CHANNEL_ID} {1 };set_instance_parameter_value {router} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router} {START_ADDRESS} {0x0 };set_instance_parameter_value {router} {END_ADDRESS} {0x2000000 };set_instance_parameter_value {router} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router} {SPAN_OFFSET} {};set_instance_parameter_value {router} {PKT_ADDR_H} {103};set_instance_parameter_value {router} {PKT_ADDR_L} {72};set_instance_parameter_value {router} {PKT_PROTECTION_H} {129};set_instance_parameter_value {router} {PKT_PROTECTION_L} {127};set_instance_parameter_value {router} {PKT_DEST_ID_H} {125};set_instance_parameter_value {router} {PKT_DEST_ID_L} {125};set_instance_parameter_value {router} {PKT_TRANS_WRITE} {106};set_instance_parameter_value {router} {PKT_TRANS_READ} {107};set_instance_parameter_value {router} {ST_DATA_W} {139};set_instance_parameter_value {router} {ST_CHANNEL_W} {2};set_instance_parameter_value {router} {DECODER_TYPE} {0};set_instance_parameter_value {router} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_DESTID} {0};set_instance_parameter_value {router} {MERLIN_PACKET_FORMAT} {ori_burst_size(138:136) response_status(135:134) cache(133:130) protection(129:127) thread_id(126) dest_id(125) src_id(124) qos(123) begin_burst(122) data_sideband(121) addr_sideband(120) burst_type(119:118) burst_size(117:115) burstwrap(114) byte_cnt(113:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {router} {MEMORY_ALIASING_DECODE} {0};add_instance {router_001} {altera_merlin_router};set_instance_parameter_value {router_001} {DESTINATION_ID} {0 };set_instance_parameter_value {router_001} {CHANNEL_ID} {1 };set_instance_parameter_value {router_001} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_001} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {END_ADDRESS} {0x2000000 };set_instance_parameter_value {router_001} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_001} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_001} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_001} {SPAN_OFFSET} {};set_instance_parameter_value {router_001} {PKT_ADDR_H} {49};set_instance_parameter_value {router_001} {PKT_ADDR_L} {18};set_instance_parameter_value {router_001} {PKT_PROTECTION_H} {75};set_instance_parameter_value {router_001} {PKT_PROTECTION_L} {73};set_instance_parameter_value {router_001} {PKT_DEST_ID_H} {71};set_instance_parameter_value {router_001} {PKT_DEST_ID_L} {71};set_instance_parameter_value {router_001} {PKT_TRANS_WRITE} {52};set_instance_parameter_value {router_001} {PKT_TRANS_READ} {53};set_instance_parameter_value {router_001} {ST_DATA_W} {85};set_instance_parameter_value {router_001} {ST_CHANNEL_W} {2};set_instance_parameter_value {router_001} {DECODER_TYPE} {0};set_instance_parameter_value {router_001} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_001} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(84:82) response_status(81:80) cache(79:76) protection(75:73) thread_id(72) dest_id(71) src_id(70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};set_instance_parameter_value {router_001} {MEMORY_ALIASING_DECODE} {0};add_instance {router_002} {altera_merlin_router};set_instance_parameter_value {router_002} {DESTINATION_ID} {0 1 };set_instance_parameter_value {router_002} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_002} {TYPE_OF_TRANSACTION} {read write };set_instance_parameter_value {router_002} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_002} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_002} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_002} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_002} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_002} {SPAN_OFFSET} {};set_instance_parameter_value {router_002} {PKT_ADDR_H} {49};set_instance_parameter_value {router_002} {PKT_ADDR_L} {18};set_instance_parameter_value {router_002} {PKT_PROTECTION_H} {75};set_instance_parameter_value {router_002} {PKT_PROTECTION_L} {73};set_instance_parameter_value {router_002} {PKT_DEST_ID_H} {71};set_instance_parameter_value {router_002} {PKT_DEST_ID_L} {71};set_instance_parameter_value {router_002} {PKT_TRANS_WRITE} {52};set_instance_parameter_value {router_002} {PKT_TRANS_READ} {53};set_instance_parameter_value {router_002} {ST_DATA_W} {85};set_instance_parameter_value {router_002} {ST_CHANNEL_W} {2};set_instance_parameter_value {router_002} {DECODER_TYPE} {1};set_instance_parameter_value {router_002} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_002} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(84:82) response_status(81:80) cache(79:76) protection(75:73) thread_id(72) dest_id(71) src_id(70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};set_instance_parameter_value {router_002} {MEMORY_ALIASING_DECODE} {0};add_instance {sdram_s1_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {sdram_s1_burst_adapter} {PKT_ADDR_H} {49};set_instance_parameter_value {sdram_s1_burst_adapter} {PKT_ADDR_L} {18};set_instance_parameter_value {sdram_s1_burst_adapter} {PKT_BEGIN_BURST} {68};set_instance_parameter_value {sdram_s1_burst_adapter} {PKT_BYTE_CNT_H} {59};set_instance_parameter_value {sdram_s1_burst_adapter} {PKT_BYTE_CNT_L} {56};set_instance_parameter_value {sdram_s1_burst_adapter} {PKT_BYTEEN_H} {17};set_instance_parameter_value {sdram_s1_burst_adapter} {PKT_BYTEEN_L} {16};set_instance_parameter_value {sdram_s1_burst_adapter} {PKT_BURST_SIZE_H} {63};set_instance_parameter_value {sdram_s1_burst_adapter} {PKT_BURST_SIZE_L} {61};set_instance_parameter_value {sdram_s1_burst_adapter} {PKT_BURST_TYPE_H} {65};set_instance_parameter_value {sdram_s1_burst_adapter} {PKT_BURST_TYPE_L} {64};set_instance_parameter_value {sdram_s1_burst_adapter} {PKT_BURSTWRAP_H} {60};set_instance_parameter_value {sdram_s1_burst_adapter} {PKT_BURSTWRAP_L} {60};set_instance_parameter_value {sdram_s1_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {50};set_instance_parameter_value {sdram_s1_burst_adapter} {PKT_TRANS_WRITE} {52};set_instance_parameter_value {sdram_s1_burst_adapter} {PKT_TRANS_READ} {53};set_instance_parameter_value {sdram_s1_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {sdram_s1_burst_adapter} {IN_NARROW_SIZE} {0};set_instance_parameter_value {sdram_s1_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {sdram_s1_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {sdram_s1_burst_adapter} {ST_DATA_W} {85};set_instance_parameter_value {sdram_s1_burst_adapter} {ST_CHANNEL_W} {2};set_instance_parameter_value {sdram_s1_burst_adapter} {OUT_BYTE_CNT_H} {57};set_instance_parameter_value {sdram_s1_burst_adapter} {OUT_BURSTWRAP_H} {60};set_instance_parameter_value {sdram_s1_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(84:82) response_status(81:80) cache(79:76) protection(75:73) thread_id(72) dest_id(71) src_id(70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};set_instance_parameter_value {sdram_s1_burst_adapter} {COMPRESSED_READ_SUPPORT} {0};set_instance_parameter_value {sdram_s1_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {sdram_s1_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {sdram_s1_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {sdram_s1_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {sdram_s1_burst_adapter} {BURSTWRAP_CONST_MASK} {1};set_instance_parameter_value {sdram_s1_burst_adapter} {BURSTWRAP_CONST_VALUE} {1};set_instance_parameter_value {sdram_s1_burst_adapter} {ADAPTER_VERSION} {13.1};add_instance {cmd_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux} {ST_DATA_W} {85};set_instance_parameter_value {cmd_demux} {ST_CHANNEL_W} {2};set_instance_parameter_value {cmd_demux} {NUM_OUTPUTS} {1};set_instance_parameter_value {cmd_demux} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(84:82) response_status(81:80) cache(79:76) protection(75:73) thread_id(72) dest_id(71) src_id(70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};add_instance {cmd_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_001} {ST_DATA_W} {85};set_instance_parameter_value {cmd_demux_001} {ST_CHANNEL_W} {2};set_instance_parameter_value {cmd_demux_001} {NUM_OUTPUTS} {1};set_instance_parameter_value {cmd_demux_001} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(84:82) response_status(81:80) cache(79:76) protection(75:73) thread_id(72) dest_id(71) src_id(70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};add_instance {cmd_mux} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux} {ST_DATA_W} {85};set_instance_parameter_value {cmd_mux} {ST_CHANNEL_W} {2};set_instance_parameter_value {cmd_mux} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux} {PKT_TRANS_LOCK} {54};set_instance_parameter_value {cmd_mux} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(84:82) response_status(81:80) cache(79:76) protection(75:73) thread_id(72) dest_id(71) src_id(70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};add_instance {rsp_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux} {ST_DATA_W} {85};set_instance_parameter_value {rsp_demux} {ST_CHANNEL_W} {2};set_instance_parameter_value {rsp_demux} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(84:82) response_status(81:80) cache(79:76) protection(75:73) thread_id(72) dest_id(71) src_id(70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};add_instance {rsp_mux} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux} {ST_DATA_W} {85};set_instance_parameter_value {rsp_mux} {ST_CHANNEL_W} {2};set_instance_parameter_value {rsp_mux} {NUM_INPUTS} {1};set_instance_parameter_value {rsp_mux} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux} {PKT_TRANS_LOCK} {54};set_instance_parameter_value {rsp_mux} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {rsp_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(84:82) response_status(81:80) cache(79:76) protection(75:73) thread_id(72) dest_id(71) src_id(70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};add_instance {rsp_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_001} {ST_DATA_W} {85};set_instance_parameter_value {rsp_mux_001} {ST_CHANNEL_W} {2};set_instance_parameter_value {rsp_mux_001} {NUM_INPUTS} {1};set_instance_parameter_value {rsp_mux_001} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_001} {PKT_TRANS_LOCK} {54};set_instance_parameter_value {rsp_mux_001} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_001} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {rsp_mux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(84:82) response_status(81:80) cache(79:76) protection(75:73) thread_id(72) dest_id(71) src_id(70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};add_instance {sdram_read_avalon_master_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {sdram_read_avalon_master_rsp_width_adapter} {IN_PKT_ADDR_H} {49};set_instance_parameter_value {sdram_read_avalon_master_rsp_width_adapter} {IN_PKT_ADDR_L} {18};set_instance_parameter_value {sdram_read_avalon_master_rsp_width_adapter} {IN_PKT_DATA_H} {15};set_instance_parameter_value {sdram_read_avalon_master_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {sdram_read_avalon_master_rsp_width_adapter} {IN_PKT_BYTEEN_H} {17};set_instance_parameter_value {sdram_read_avalon_master_rsp_width_adapter} {IN_PKT_BYTEEN_L} {16};set_instance_parameter_value {sdram_read_avalon_master_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {59};set_instance_parameter_value {sdram_read_avalon_master_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {56};set_instance_parameter_value {sdram_read_avalon_master_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {50};set_instance_parameter_value {sdram_read_avalon_master_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {52};set_instance_parameter_value {sdram_read_avalon_master_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {60};set_instance_parameter_value {sdram_read_avalon_master_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {60};set_instance_parameter_value {sdram_read_avalon_master_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {63};set_instance_parameter_value {sdram_read_avalon_master_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {61};set_instance_parameter_value {sdram_read_avalon_master_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {81};set_instance_parameter_value {sdram_read_avalon_master_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {80};set_instance_parameter_value {sdram_read_avalon_master_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {55};set_instance_parameter_value {sdram_read_avalon_master_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {65};set_instance_parameter_value {sdram_read_avalon_master_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {64};set_instance_parameter_value {sdram_read_avalon_master_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {82};set_instance_parameter_value {sdram_read_avalon_master_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {84};set_instance_parameter_value {sdram_read_avalon_master_rsp_width_adapter} {IN_ST_DATA_W} {85};set_instance_parameter_value {sdram_read_avalon_master_rsp_width_adapter} {OUT_PKT_ADDR_H} {103};set_instance_parameter_value {sdram_read_avalon_master_rsp_width_adapter} {OUT_PKT_ADDR_L} {72};set_instance_parameter_value {sdram_read_avalon_master_rsp_width_adapter} {OUT_PKT_DATA_H} {63};set_instance_parameter_value {sdram_read_avalon_master_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {sdram_read_avalon_master_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {71};set_instance_parameter_value {sdram_read_avalon_master_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {64};set_instance_parameter_value {sdram_read_avalon_master_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {113};set_instance_parameter_value {sdram_read_avalon_master_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {110};set_instance_parameter_value {sdram_read_avalon_master_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {104};set_instance_parameter_value {sdram_read_avalon_master_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {117};set_instance_parameter_value {sdram_read_avalon_master_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {115};set_instance_parameter_value {sdram_read_avalon_master_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {135};set_instance_parameter_value {sdram_read_avalon_master_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {134};set_instance_parameter_value {sdram_read_avalon_master_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {109};set_instance_parameter_value {sdram_read_avalon_master_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {119};set_instance_parameter_value {sdram_read_avalon_master_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {118};set_instance_parameter_value {sdram_read_avalon_master_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {136};set_instance_parameter_value {sdram_read_avalon_master_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {138};set_instance_parameter_value {sdram_read_avalon_master_rsp_width_adapter} {OUT_ST_DATA_W} {139};set_instance_parameter_value {sdram_read_avalon_master_rsp_width_adapter} {ST_CHANNEL_W} {2};set_instance_parameter_value {sdram_read_avalon_master_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {1};set_instance_parameter_value {sdram_read_avalon_master_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {sdram_read_avalon_master_rsp_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {sdram_read_avalon_master_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {sdram_read_avalon_master_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(84:82) response_status(81:80) cache(79:76) protection(75:73) thread_id(72) dest_id(71) src_id(70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};set_instance_parameter_value {sdram_read_avalon_master_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(138:136) response_status(135:134) cache(133:130) protection(129:127) thread_id(126) dest_id(125) src_id(124) qos(123) begin_burst(122) data_sideband(121) addr_sideband(120) burst_type(119:118) burst_size(117:115) burstwrap(114) byte_cnt(113:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {sdram_read_avalon_master_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {sdram_read_avalon_master_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {sdram_read_avalon_master_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {sdram_read_avalon_master_cmd_width_adapter} {IN_PKT_ADDR_H} {103};set_instance_parameter_value {sdram_read_avalon_master_cmd_width_adapter} {IN_PKT_ADDR_L} {72};set_instance_parameter_value {sdram_read_avalon_master_cmd_width_adapter} {IN_PKT_DATA_H} {63};set_instance_parameter_value {sdram_read_avalon_master_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {sdram_read_avalon_master_cmd_width_adapter} {IN_PKT_BYTEEN_H} {71};set_instance_parameter_value {sdram_read_avalon_master_cmd_width_adapter} {IN_PKT_BYTEEN_L} {64};set_instance_parameter_value {sdram_read_avalon_master_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {113};set_instance_parameter_value {sdram_read_avalon_master_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {110};set_instance_parameter_value {sdram_read_avalon_master_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {104};set_instance_parameter_value {sdram_read_avalon_master_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {106};set_instance_parameter_value {sdram_read_avalon_master_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {114};set_instance_parameter_value {sdram_read_avalon_master_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {114};set_instance_parameter_value {sdram_read_avalon_master_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {117};set_instance_parameter_value {sdram_read_avalon_master_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {115};set_instance_parameter_value {sdram_read_avalon_master_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {135};set_instance_parameter_value {sdram_read_avalon_master_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {134};set_instance_parameter_value {sdram_read_avalon_master_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {109};set_instance_parameter_value {sdram_read_avalon_master_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {119};set_instance_parameter_value {sdram_read_avalon_master_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {118};set_instance_parameter_value {sdram_read_avalon_master_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {136};set_instance_parameter_value {sdram_read_avalon_master_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {138};set_instance_parameter_value {sdram_read_avalon_master_cmd_width_adapter} {IN_ST_DATA_W} {139};set_instance_parameter_value {sdram_read_avalon_master_cmd_width_adapter} {OUT_PKT_ADDR_H} {49};set_instance_parameter_value {sdram_read_avalon_master_cmd_width_adapter} {OUT_PKT_ADDR_L} {18};set_instance_parameter_value {sdram_read_avalon_master_cmd_width_adapter} {OUT_PKT_DATA_H} {15};set_instance_parameter_value {sdram_read_avalon_master_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {sdram_read_avalon_master_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {17};set_instance_parameter_value {sdram_read_avalon_master_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {16};set_instance_parameter_value {sdram_read_avalon_master_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {59};set_instance_parameter_value {sdram_read_avalon_master_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {56};set_instance_parameter_value {sdram_read_avalon_master_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {50};set_instance_parameter_value {sdram_read_avalon_master_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {63};set_instance_parameter_value {sdram_read_avalon_master_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {61};set_instance_parameter_value {sdram_read_avalon_master_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {81};set_instance_parameter_value {sdram_read_avalon_master_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {80};set_instance_parameter_value {sdram_read_avalon_master_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {55};set_instance_parameter_value {sdram_read_avalon_master_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {65};set_instance_parameter_value {sdram_read_avalon_master_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {64};set_instance_parameter_value {sdram_read_avalon_master_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {82};set_instance_parameter_value {sdram_read_avalon_master_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {84};set_instance_parameter_value {sdram_read_avalon_master_cmd_width_adapter} {OUT_ST_DATA_W} {85};set_instance_parameter_value {sdram_read_avalon_master_cmd_width_adapter} {ST_CHANNEL_W} {2};set_instance_parameter_value {sdram_read_avalon_master_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {sdram_read_avalon_master_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {sdram_read_avalon_master_cmd_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {sdram_read_avalon_master_cmd_width_adapter} {PACKING} {1};set_instance_parameter_value {sdram_read_avalon_master_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(138:136) response_status(135:134) cache(133:130) protection(129:127) thread_id(126) dest_id(125) src_id(124) qos(123) begin_burst(122) data_sideband(121) addr_sideband(120) burst_type(119:118) burst_size(117:115) burstwrap(114) byte_cnt(113:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {sdram_read_avalon_master_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(84:82) response_status(81:80) cache(79:76) protection(75:73) thread_id(72) dest_id(71) src_id(70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};set_instance_parameter_value {sdram_read_avalon_master_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {sdram_read_avalon_master_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {sdram_read_clock_reset_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {sdram_read_clock_reset_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {sdram_read_clock_reset_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {sdram_read_clock_reset_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {sdram_read_clock_reset_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {clk_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {clk_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {50000000};set_instance_parameter_value {clk_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {sdram_read_avalon_master_translator.avalon_universal_master_0} {sdram_read_avalon_master_agent.av} {avalon};set_connection_parameter_value {sdram_read_avalon_master_translator.avalon_universal_master_0/sdram_read_avalon_master_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {sdram_read_avalon_master_translator.avalon_universal_master_0/sdram_read_avalon_master_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {sdram_read_avalon_master_translator.avalon_universal_master_0/sdram_read_avalon_master_agent.av} {defaultConnection} {false};add_connection {sdram_write_avalon_master_translator.avalon_universal_master_0} {sdram_write_avalon_master_agent.av} {avalon};set_connection_parameter_value {sdram_write_avalon_master_translator.avalon_universal_master_0/sdram_write_avalon_master_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {sdram_write_avalon_master_translator.avalon_universal_master_0/sdram_write_avalon_master_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {sdram_write_avalon_master_translator.avalon_universal_master_0/sdram_write_avalon_master_agent.av} {defaultConnection} {false};add_connection {rsp_mux_001.src} {sdram_write_avalon_master_agent.rp} {avalon_streaming};preview_set_connection_tag {rsp_mux_001.src/sdram_write_avalon_master_agent.rp} {qsys_mm.response};add_connection {sdram_s1_agent.m0} {sdram_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {sdram_s1_agent.m0/sdram_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {sdram_s1_agent.m0/sdram_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {sdram_s1_agent.m0/sdram_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {sdram_s1_agent.rf_source} {sdram_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {sdram_s1_agent_rsp_fifo.out} {sdram_s1_agent.rf_sink} {avalon_streaming};add_connection {sdram_s1_agent.rdata_fifo_src} {sdram_s1_agent_rdata_fifo.in} {avalon_streaming};add_connection {sdram_s1_agent_rdata_fifo.out} {sdram_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {sdram_read_avalon_master_agent.cp} {router.sink} {avalon_streaming};preview_set_connection_tag {sdram_read_avalon_master_agent.cp/router.sink} {qsys_mm.command};add_connection {sdram_write_avalon_master_agent.cp} {router_001.sink} {avalon_streaming};preview_set_connection_tag {sdram_write_avalon_master_agent.cp/router_001.sink} {qsys_mm.command};add_connection {router_001.src} {cmd_demux_001.sink} {avalon_streaming};preview_set_connection_tag {router_001.src/cmd_demux_001.sink} {qsys_mm.command};add_connection {sdram_s1_agent.rp} {router_002.sink} {avalon_streaming};preview_set_connection_tag {sdram_s1_agent.rp/router_002.sink} {qsys_mm.response};add_connection {router_002.src} {rsp_demux.sink} {avalon_streaming};preview_set_connection_tag {router_002.src/rsp_demux.sink} {qsys_mm.response};add_connection {cmd_mux.src} {sdram_s1_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {cmd_mux.src/sdram_s1_burst_adapter.sink0} {qsys_mm.command};add_connection {sdram_s1_burst_adapter.source0} {sdram_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {sdram_s1_burst_adapter.source0/sdram_s1_agent.cp} {qsys_mm.command};add_connection {cmd_demux.src0} {cmd_mux.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src0} {cmd_mux.sink1} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src0/cmd_mux.sink1} {qsys_mm.command};add_connection {rsp_demux.src0} {rsp_mux.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.response};add_connection {rsp_demux.src1} {rsp_mux_001.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux.src1/rsp_mux_001.sink0} {qsys_mm.response};add_connection {rsp_mux.src} {sdram_read_avalon_master_rsp_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {rsp_mux.src/sdram_read_avalon_master_rsp_width_adapter.sink} {qsys_mm.response};add_connection {sdram_read_avalon_master_rsp_width_adapter.src} {sdram_read_avalon_master_agent.rp} {avalon_streaming};preview_set_connection_tag {sdram_read_avalon_master_rsp_width_adapter.src/sdram_read_avalon_master_agent.rp} {qsys_mm.response};add_connection {router.src} {sdram_read_avalon_master_cmd_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {router.src/sdram_read_avalon_master_cmd_width_adapter.sink} {qsys_mm.command};add_connection {sdram_read_avalon_master_cmd_width_adapter.src} {cmd_demux.sink} {avalon_streaming};preview_set_connection_tag {sdram_read_avalon_master_cmd_width_adapter.src/cmd_demux.sink} {qsys_mm.command};add_connection {sdram_read_clock_reset_reset_reset_bridge.out_reset} {sdram_read_avalon_master_translator.reset} {reset};add_connection {sdram_read_clock_reset_reset_reset_bridge.out_reset} {sdram_write_avalon_master_translator.reset} {reset};add_connection {sdram_read_clock_reset_reset_reset_bridge.out_reset} {sdram_s1_translator.reset} {reset};add_connection {sdram_read_clock_reset_reset_reset_bridge.out_reset} {sdram_read_avalon_master_agent.clk_reset} {reset};add_connection {sdram_read_clock_reset_reset_reset_bridge.out_reset} {sdram_write_avalon_master_agent.clk_reset} {reset};add_connection {sdram_read_clock_reset_reset_reset_bridge.out_reset} {sdram_s1_agent.clk_reset} {reset};add_connection {sdram_read_clock_reset_reset_reset_bridge.out_reset} {sdram_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {sdram_read_clock_reset_reset_reset_bridge.out_reset} {sdram_s1_agent_rdata_fifo.clk_reset} {reset};add_connection {sdram_read_clock_reset_reset_reset_bridge.out_reset} {router.clk_reset} {reset};add_connection {sdram_read_clock_reset_reset_reset_bridge.out_reset} {router_001.clk_reset} {reset};add_connection {sdram_read_clock_reset_reset_reset_bridge.out_reset} {router_002.clk_reset} {reset};add_connection {sdram_read_clock_reset_reset_reset_bridge.out_reset} {sdram_s1_burst_adapter.cr0_reset} {reset};add_connection {sdram_read_clock_reset_reset_reset_bridge.out_reset} {cmd_demux.clk_reset} {reset};add_connection {sdram_read_clock_reset_reset_reset_bridge.out_reset} {cmd_demux_001.clk_reset} {reset};add_connection {sdram_read_clock_reset_reset_reset_bridge.out_reset} {cmd_mux.clk_reset} {reset};add_connection {sdram_read_clock_reset_reset_reset_bridge.out_reset} {rsp_demux.clk_reset} {reset};add_connection {sdram_read_clock_reset_reset_reset_bridge.out_reset} {rsp_mux.clk_reset} {reset};add_connection {sdram_read_clock_reset_reset_reset_bridge.out_reset} {rsp_mux_001.clk_reset} {reset};add_connection {sdram_read_clock_reset_reset_reset_bridge.out_reset} {sdram_read_avalon_master_rsp_width_adapter.clk_reset} {reset};add_connection {sdram_read_clock_reset_reset_reset_bridge.out_reset} {sdram_read_avalon_master_cmd_width_adapter.clk_reset} {reset};add_connection {clk_clk_clock_bridge.out_clk} {sdram_read_avalon_master_translator.clk} {clock};add_connection {clk_clk_clock_bridge.out_clk} {sdram_write_avalon_master_translator.clk} {clock};add_connection {clk_clk_clock_bridge.out_clk} {sdram_s1_translator.clk} {clock};add_connection {clk_clk_clock_bridge.out_clk} {sdram_read_avalon_master_agent.clk} {clock};add_connection {clk_clk_clock_bridge.out_clk} {sdram_write_avalon_master_agent.clk} {clock};add_connection {clk_clk_clock_bridge.out_clk} {sdram_s1_agent.clk} {clock};add_connection {clk_clk_clock_bridge.out_clk} {sdram_s1_agent_rsp_fifo.clk} {clock};add_connection {clk_clk_clock_bridge.out_clk} {sdram_s1_agent_rdata_fifo.clk} {clock};add_connection {clk_clk_clock_bridge.out_clk} {router.clk} {clock};add_connection {clk_clk_clock_bridge.out_clk} {router_001.clk} {clock};add_connection {clk_clk_clock_bridge.out_clk} {router_002.clk} {clock};add_connection {clk_clk_clock_bridge.out_clk} {sdram_s1_burst_adapter.cr0} {clock};add_connection {clk_clk_clock_bridge.out_clk} {cmd_demux.clk} {clock};add_connection {clk_clk_clock_bridge.out_clk} {rsp_mux.clk} {clock};add_connection {clk_clk_clock_bridge.out_clk} {cmd_demux_001.clk} {clock};add_connection {clk_clk_clock_bridge.out_clk} {rsp_mux_001.clk} {clock};add_connection {clk_clk_clock_bridge.out_clk} {cmd_mux.clk} {clock};add_connection {clk_clk_clock_bridge.out_clk} {rsp_demux.clk} {clock};add_connection {clk_clk_clock_bridge.out_clk} {sdram_read_avalon_master_rsp_width_adapter.clk} {clock};add_connection {clk_clk_clock_bridge.out_clk} {sdram_read_avalon_master_cmd_width_adapter.clk} {clock};add_connection {clk_clk_clock_bridge.out_clk} {sdram_read_clock_reset_reset_reset_bridge.clk} {clock};add_interface {clk_clk} {clock} {slave};set_interface_property {clk_clk} {EXPORT_OF} {clk_clk_clock_bridge.in_clk};add_interface {sdram_read_clock_reset_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {sdram_read_clock_reset_reset_reset_bridge_in_reset} {EXPORT_OF} {sdram_read_clock_reset_reset_reset_bridge.in_reset};add_interface {sdram_read_avalon_master} {avalon} {slave};set_interface_property {sdram_read_avalon_master} {EXPORT_OF} {sdram_read_avalon_master_translator.avalon_anti_master_0};add_interface {sdram_write_avalon_master} {avalon} {slave};set_interface_property {sdram_write_avalon_master} {EXPORT_OF} {sdram_write_avalon_master_translator.avalon_anti_master_0};add_interface {sdram_s1} {avalon} {master};set_interface_property {sdram_s1} {EXPORT_OF} {sdram_s1_translator.avalon_anti_slave_0};set_module_assignment {interconnect_id.sdram.s1} {0};set_module_assignment {interconnect_id.sdram_read.avalon_master} {0};set_module_assignment {interconnect_id.sdram_write.avalon_master} {1};" />
  <generatedFiles>
   <file
       path="/home/peter/quartus/nand2tetris_fpga/hack/qsys/synthesis/submodules/qsys_mm_interconnect_0.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/peter/quartus/nand2tetris_fpga/hack/qsys/synthesis/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/peter/quartus/nand2tetris_fpga/hack/qsys/synthesis/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/peter/quartus/nand2tetris_fpga/hack/qsys/synthesis/submodules/altera_merlin_master_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/peter/quartus/nand2tetris_fpga/hack/qsys/synthesis/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/peter/quartus/nand2tetris_fpga/hack/qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/peter/quartus/nand2tetris_fpga/hack/qsys/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG" />
   <file
       path="/home/peter/quartus/nand2tetris_fpga/hack/qsys/synthesis/submodules/qsys_mm_interconnect_0_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/peter/quartus/nand2tetris_fpga/hack/qsys/synthesis/submodules/qsys_mm_interconnect_0_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/peter/quartus/nand2tetris_fpga/hack/qsys/synthesis/submodules/qsys_mm_interconnect_0_router_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/peter/quartus/nand2tetris_fpga/hack/qsys/synthesis/submodules/altera_merlin_burst_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/peter/quartus/nand2tetris_fpga/hack/qsys/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/peter/quartus/nand2tetris_fpga/hack/qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/peter/quartus/nand2tetris_fpga/hack/qsys/synthesis/submodules/altera_merlin_burst_adapter_new.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/peter/quartus/nand2tetris_fpga/hack/qsys/synthesis/submodules/altera_incr_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/peter/quartus/nand2tetris_fpga/hack/qsys/synthesis/submodules/altera_wrap_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/peter/quartus/nand2tetris_fpga/hack/qsys/synthesis/submodules/altera_default_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/peter/quartus/nand2tetris_fpga/hack/qsys/synthesis/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/peter/quartus/nand2tetris_fpga/hack/qsys/synthesis/submodules/altera_avalon_st_pipeline_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/peter/quartus/nand2tetris_fpga/hack/qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/peter/quartus/nand2tetris_fpga/hack/qsys/synthesis/submodules/qsys_mm_interconnect_0_cmd_demux.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="/home/peter/quartus/nand2tetris_fpga/hack/qsys/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="/home/peter/quartus/nand2tetris_fpga/hack/qsys/synthesis/submodules/qsys_mm_interconnect_0_cmd_mux.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="/home/peter/quartus/nand2tetris_fpga/hack/qsys/synthesis/submodules/qsys_mm_interconnect_0_rsp_demux.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="/home/peter/quartus/nand2tetris_fpga/hack/qsys/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="/home/peter/quartus/nand2tetris_fpga/hack/qsys/synthesis/submodules/qsys_mm_interconnect_0_rsp_mux.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="/home/peter/quartus/nand2tetris_fpga/hack/qsys/synthesis/submodules/altera_merlin_width_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/peter/quartus/nand2tetris_fpga/hack/qsys/synthesis/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/peter/quartus/nand2tetris_fpga/hack/qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/peter/quartus/nand2tetris_fpga/hack/qsys/synthesis/submodules/qsys_mm_interconnect_0_avalon_st_adapter.v"
       type="VERILOG" />
   <file
       path="/home/peter/quartus/nand2tetris_fpga/hack/qsys/synthesis/submodules/qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/peter/altera_lite/15.1/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="/home/peter/altera_lite/15.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="/home/peter/altera_lite/15.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="/home/peter/altera_lite/15.1/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="/home/peter/altera_lite/15.1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="/home/peter/altera_lite/15.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="/home/peter/altera_lite/15.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="/home/peter/altera_lite/15.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/home/peter/altera_lite/15.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/home/peter/altera_lite/15.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/home/peter/altera_lite/15.1/ip/altera/merlin/altera_merlin_burst_adapter/altera_merlin_burst_adapter_hw.tcl" />
   <file
       path="/home/peter/altera_lite/15.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="/home/peter/altera_lite/15.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/home/peter/altera_lite/15.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv" />
   <file
       path="/home/peter/altera_lite/15.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="/home/peter/altera_lite/15.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/home/peter/altera_lite/15.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv" />
   <file
       path="/home/peter/altera_lite/15.1/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
   <file
       path="/home/peter/altera_lite/15.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="/home/peter/altera_lite/15.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="qsys" as="mm_interconnect_0" />
  <messages>
   <message level="Debug" culprit="qsys">queue size: 1 starting:altera_mm_interconnect "submodules/qsys_mm_interconnect_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>22</b> modules, <b>64</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>22</b> modules, <b>64</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>22</b> modules, <b>64</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>22</b> modules, <b>64</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter.clk_bridge_0">Timing: ELA:1/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter.rst_bridge_0">Timing: ELA:2/0.001s/0.002s</message>
   <message level="Debug" culprit="avalon_st_adapter.error_adapter_0">Timing: ELA:1/0.009s</message>
   <message level="Debug" culprit="avalon_st_adapter">Timing: COM:3/0.065s/0.088s</message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalonst_AvalonStreamingTransform"><![CDATA[After transform: <b>23</b> modules, <b>67</b> connections]]></message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/qsys_mm_interconnect_0_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/qsys_mm_interconnect_0_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/qsys_mm_interconnect_0_router_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/qsys_mm_interconnect_0_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/qsys_mm_interconnect_0_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/qsys_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/qsys_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/qsys_mm_interconnect_0_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/qsys_mm_interconnect_0_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/qsys_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_0"><![CDATA["<b>qsys</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="qsys">queue size: 20 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="sdram_read_avalon_master_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>sdram_read_avalon_master_translator</b>"]]></message>
   <message level="Debug" culprit="qsys">queue size: 18 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="sdram_s1_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>sdram_s1_translator</b>"]]></message>
   <message level="Debug" culprit="qsys">queue size: 17 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message level="Info" culprit="sdram_read_avalon_master_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_agent</b> "<b>sdram_read_avalon_master_agent</b>"]]></message>
   <message level="Debug" culprit="qsys">queue size: 15 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message level="Info" culprit="sdram_s1_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>sdram_s1_agent</b>"]]></message>
   <message level="Debug" culprit="qsys">queue size: 14 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="sdram_s1_agent_rsp_fifo"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>sdram_s1_agent_rsp_fifo</b>"]]></message>
   <message level="Debug" culprit="qsys">queue size: 12 starting:altera_merlin_router "submodules/qsys_mm_interconnect_0_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
   <message level="Debug" culprit="qsys">queue size: 11 starting:altera_merlin_router "submodules/qsys_mm_interconnect_0_router_001"</message>
   <message level="Info" culprit="router_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"]]></message>
   <message level="Debug" culprit="qsys">queue size: 10 starting:altera_merlin_router "submodules/qsys_mm_interconnect_0_router_002"</message>
   <message level="Info" culprit="router_002"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_002</b>"]]></message>
   <message level="Debug" culprit="qsys">queue size: 9 starting:altera_merlin_burst_adapter "submodules/altera_merlin_burst_adapter"</message>
   <message level="Info" culprit="sdram_s1_burst_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_burst_adapter</b> "<b>sdram_s1_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="qsys">queue size: 8 starting:altera_merlin_demultiplexer "submodules/qsys_mm_interconnect_0_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
   <message level="Debug" culprit="qsys">queue size: 6 starting:altera_merlin_multiplexer "submodules/qsys_mm_interconnect_0_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
   <message level="Debug" culprit="qsys">queue size: 5 starting:altera_merlin_demultiplexer "submodules/qsys_mm_interconnect_0_rsp_demux"</message>
   <message level="Info" culprit="rsp_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux</b>"]]></message>
   <message level="Debug" culprit="qsys">queue size: 4 starting:altera_merlin_multiplexer "submodules/qsys_mm_interconnect_0_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/peter/quartus/nand2tetris_fpga/hack/qsys/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="qsys">queue size: 2 starting:altera_merlin_width_adapter "submodules/altera_merlin_width_adapter"</message>
   <message level="Info" culprit="sdram_read_avalon_master_rsp_width_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_width_adapter</b> "<b>sdram_read_avalon_master_rsp_width_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/peter/quartus/nand2tetris_fpga/hack/qsys/synthesis/submodules/altera_merlin_address_alignment.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/peter/quartus/nand2tetris_fpga/hack/qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv</b>]]></message>
   <message level="Debug" culprit="qsys">queue size: 0 starting:altera_avalon_st_adapter "submodules/qsys_mm_interconnect_0_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>error_adapter</b> "<b>submodules/qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="qsys">queue size: 0 starting:error_adapter "submodules/qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_reset_controller:15.1:ADAPT_RESET_REQUEST=0,MIN_RST_ASSERTION_TIME=3,NUM_RESET_INPUTS=1,OUTPUT_RESET_SYNC_EDGES=deassert,RESET_REQUEST_PRESENT=0,RESET_REQ_EARLY_DSRT_TIME=1,RESET_REQ_WAIT_TIME=1,SYNC_DEPTH=2,USE_RESET_REQUEST_IN0=0,USE_RESET_REQUEST_IN1=0,USE_RESET_REQUEST_IN10=0,USE_RESET_REQUEST_IN11=0,USE_RESET_REQUEST_IN12=0,USE_RESET_REQUEST_IN13=0,USE_RESET_REQUEST_IN14=0,USE_RESET_REQUEST_IN15=0,USE_RESET_REQUEST_IN2=0,USE_RESET_REQUEST_IN3=0,USE_RESET_REQUEST_IN4=0,USE_RESET_REQUEST_IN5=0,USE_RESET_REQUEST_IN6=0,USE_RESET_REQUEST_IN7=0,USE_RESET_REQUEST_IN8=0,USE_RESET_REQUEST_IN9=0,USE_RESET_REQUEST_INPUT=0"
   instancePathKey="qsys:.:rst_controller"
   kind="altera_reset_controller"
   version="15.1"
   name="altera_reset_controller">
  <generatedFiles>
   <file
       path="/home/peter/quartus/nand2tetris_fpga/hack/qsys/synthesis/submodules/altera_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/peter/quartus/nand2tetris_fpga/hack/qsys/synthesis/submodules/altera_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/peter/quartus/nand2tetris_fpga/hack/qsys/synthesis/submodules/altera_reset_controller.sdc"
       type="SDC"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/peter/altera_lite/15.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="qsys" as="rst_controller" />
  <messages>
   <message level="Debug" culprit="qsys">queue size: 21 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>qsys</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_master_translator:15.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=32,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=8,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_W=64,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=8,AV_WRITE_WAIT=0,SYNC_RESET=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=0,USE_WRITEDATA=0,USE_WRITERESPONSE=0"
   instancePathKey="qsys:.:mm_interconnect_0:.:sdram_read_avalon_master_translator"
   kind="altera_merlin_master_translator"
   version="15.1"
   name="altera_merlin_master_translator">
  <parameter name="SYNC_RESET" value="0" />
  <generatedFiles>
   <file
       path="/home/peter/quartus/nand2tetris_fpga/hack/qsys/synthesis/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/peter/altera_lite/15.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="qsys_mm_interconnect_0"
     as="sdram_read_avalon_master_translator,sdram_write_avalon_master_translator" />
  <messages>
   <message level="Debug" culprit="qsys">queue size: 20 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="sdram_read_avalon_master_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>sdram_read_avalon_master_translator</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_slave_translator:15.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=24,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=2,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=16,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=7,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=2,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=50000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=2,UAV_BYTEENABLE_W=2,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=16,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0"
   instancePathKey="qsys:.:mm_interconnect_0:.:sdram_s1_translator"
   kind="altera_merlin_slave_translator"
   version="15.1"
   name="altera_merlin_slave_translator">
  <generatedFiles>
   <file
       path="/home/peter/quartus/nand2tetris_fpga/hack/qsys/synthesis/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/peter/altera_lite/15.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="qsys_mm_interconnect_0" as="sdram_s1_translator" />
  <messages>
   <message level="Debug" culprit="qsys">queue size: 18 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="sdram_s1_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>sdram_s1_translator</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_master_agent:15.1:ADDR_MAP=&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;sdram_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000002000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_W=4,AV_LINEWRAPBURSTS=0,BURSTWRAP_VALUE=1,CACHE_VALUE=0,ID=0,MERLIN_PACKET_FORMAT=ori_burst_size(138:136) response_status(135:134) cache(133:130) protection(129:127) thread_id(126) dest_id(125) src_id(124) qos(123) begin_burst(122) data_sideband(121) addr_sideband(120) burst_type(119:118) burst_size(117:115) burstwrap(114) byte_cnt(113:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),PKT_ADDR_H=103,PKT_ADDR_L=72,PKT_ADDR_SIDEBAND_H=120,PKT_ADDR_SIDEBAND_L=120,PKT_BEGIN_BURST=122,PKT_BURSTWRAP_H=114,PKT_BURSTWRAP_L=114,PKT_BURST_SIZE_H=117,PKT_BURST_SIZE_L=115,PKT_BURST_TYPE_H=119,PKT_BURST_TYPE_L=118,PKT_BYTEEN_H=71,PKT_BYTEEN_L=64,PKT_BYTE_CNT_H=113,PKT_BYTE_CNT_L=110,PKT_CACHE_H=133,PKT_CACHE_L=130,PKT_DATA_H=63,PKT_DATA_L=0,PKT_DATA_SIDEBAND_H=121,PKT_DATA_SIDEBAND_L=121,PKT_DEST_ID_H=125,PKT_DEST_ID_L=125,PKT_ORI_BURST_SIZE_H=138,PKT_ORI_BURST_SIZE_L=136,PKT_PROTECTION_H=129,PKT_PROTECTION_L=127,PKT_QOS_H=123,PKT_QOS_L=123,PKT_RESPONSE_STATUS_H=135,PKT_RESPONSE_STATUS_L=134,PKT_SRC_ID_H=124,PKT_SRC_ID_L=124,PKT_THREAD_ID_H=126,PKT_THREAD_ID_L=126,PKT_TRANS_COMPRESSED_READ=104,PKT_TRANS_EXCLUSIVE=109,PKT_TRANS_LOCK=108,PKT_TRANS_POSTED=105,PKT_TRANS_READ=107,PKT_TRANS_WRITE=106,SECURE_ACCESS_BIT=1,ST_CHANNEL_W=2,ST_DATA_W=139,SUPPRESS_0_BYTEEN_RSP=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0"
   instancePathKey="qsys:.:mm_interconnect_0:.:sdram_read_avalon_master_agent"
   kind="altera_merlin_master_agent"
   version="15.1"
   name="altera_merlin_master_agent">
  <generatedFiles>
   <file
       path="/home/peter/quartus/nand2tetris_fpga/hack/qsys/synthesis/submodules/altera_merlin_master_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/peter/altera_lite/15.1/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="qsys_mm_interconnect_0"
     as="sdram_read_avalon_master_agent,sdram_write_avalon_master_agent" />
  <messages>
   <message level="Debug" culprit="qsys">queue size: 17 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message level="Info" culprit="sdram_read_avalon_master_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_agent</b> "<b>sdram_read_avalon_master_agent</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_slave_agent:15.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=2,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=0,MAX_BURSTWRAP=1,MAX_BYTE_CNT=2,MERLIN_PACKET_FORMAT=ori_burst_size(84:82) response_status(81:80) cache(79:76) protection(75:73) thread_id(72) dest_id(71) src_id(70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0),PKT_ADDR_H=49,PKT_ADDR_L=18,PKT_BEGIN_BURST=68,PKT_BURSTWRAP_H=60,PKT_BURSTWRAP_L=60,PKT_BURST_SIZE_H=63,PKT_BURST_SIZE_L=61,PKT_BYTEEN_H=17,PKT_BYTEEN_L=16,PKT_BYTE_CNT_H=59,PKT_BYTE_CNT_L=56,PKT_DATA_H=15,PKT_DATA_L=0,PKT_DEST_ID_H=71,PKT_DEST_ID_L=71,PKT_ORI_BURST_SIZE_H=84,PKT_ORI_BURST_SIZE_L=82,PKT_PROTECTION_H=75,PKT_PROTECTION_L=73,PKT_RESPONSE_STATUS_H=81,PKT_RESPONSE_STATUS_L=80,PKT_SRC_ID_H=70,PKT_SRC_ID_L=70,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=50,PKT_TRANS_LOCK=54,PKT_TRANS_POSTED=51,PKT_TRANS_READ=53,PKT_TRANS_WRITE=52,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=2,ST_DATA_W=85,SUPPRESS_0_BYTEEN_CMD=1,USE_READRESPONSE=0,USE_WRITERESPONSE=0"
   instancePathKey="qsys:.:mm_interconnect_0:.:sdram_s1_agent"
   kind="altera_merlin_slave_agent"
   version="15.1"
   name="altera_merlin_slave_agent">
  <generatedFiles>
   <file
       path="/home/peter/quartus/nand2tetris_fpga/hack/qsys/synthesis/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/peter/quartus/nand2tetris_fpga/hack/qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/peter/altera_lite/15.1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="qsys_mm_interconnect_0" as="sdram_s1_agent" />
  <messages>
   <message level="Debug" culprit="qsys">queue size: 15 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message level="Info" culprit="sdram_s1_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>sdram_s1_agent</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_sc_fifo:15.1:AUTO_DEVICE_FAMILY=Cyclone IV E,BITS_PER_SYMBOL=86,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=8,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0"
   instancePathKey="qsys:.:mm_interconnect_0:.:sdram_s1_agent_rsp_fifo"
   kind="altera_avalon_sc_fifo"
   version="15.1"
   name="altera_avalon_sc_fifo">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <generatedFiles>
   <file
       path="/home/peter/quartus/nand2tetris_fpga/hack/qsys/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/peter/altera_lite/15.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="/home/peter/altera_lite/15.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="qsys_mm_interconnect_0"
     as="sdram_s1_agent_rsp_fifo,sdram_s1_agent_rdata_fifo" />
  <messages>
   <message level="Debug" culprit="qsys">queue size: 14 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="sdram_s1_agent_rsp_fifo"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>sdram_s1_agent_rsp_fifo</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:15.1:CHANNEL_ID=1,DECODER_TYPE=0,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x2000000,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(138:136) response_status(135:134) cache(133:130) protection(129:127) thread_id(126) dest_id(125) src_id(124) qos(123) begin_burst(122) data_sideband(121) addr_sideband(120) burst_type(119:118) burst_size(117:115) burstwrap(114) byte_cnt(113:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),NON_SECURED_TAG=1,PKT_ADDR_H=103,PKT_ADDR_L=72,PKT_DEST_ID_H=125,PKT_DEST_ID_L=125,PKT_PROTECTION_H=129,PKT_PROTECTION_L=127,PKT_TRANS_READ=107,PKT_TRANS_WRITE=106,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x2000000:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=2,ST_DATA_W=139,TYPE_OF_TRANSACTION=both"
   instancePathKey="qsys:.:mm_interconnect_0:.:router"
   kind="altera_merlin_router"
   version="15.1"
   name="qsys_mm_interconnect_0_router">
  <parameter name="ST_CHANNEL_W" value="2" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="107" />
  <parameter name="START_ADDRESS" value="0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter name="SLAVES_INFO" value="0:1:0x0:0x2000000:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="103" />
  <parameter name="PKT_DEST_ID_H" value="125" />
  <parameter name="PKT_ADDR_L" value="72" />
  <parameter name="PKT_DEST_ID_L" value="125" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(138:136) response_status(135:134) cache(133:130) protection(129:127) thread_id(126) dest_id(125) src_id(124) qos(123) begin_burst(122) data_sideband(121) addr_sideband(120) burst_type(119:118) burst_size(117:115) burstwrap(114) byte_cnt(113:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)" />
  <parameter name="CHANNEL_ID" value="1" />
  <parameter name="TYPE_OF_TRANSACTION" value="both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="139" />
  <parameter name="SECURED_RANGE_LIST" value="0" />
  <parameter name="DECODER_TYPE" value="0" />
  <parameter name="PKT_PROTECTION_H" value="129" />
  <parameter name="END_ADDRESS" value="0x2000000" />
  <parameter name="PKT_PROTECTION_L" value="127" />
  <parameter name="PKT_TRANS_WRITE" value="106" />
  <parameter name="DEFAULT_DESTID" value="0" />
  <parameter name="DESTINATION_ID" value="0" />
  <parameter name="NON_SECURED_TAG" value="1" />
  <generatedFiles>
   <file
       path="/home/peter/quartus/nand2tetris_fpga/hack/qsys/synthesis/submodules/qsys_mm_interconnect_0_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/peter/altera_lite/15.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="qsys_mm_interconnect_0" as="router" />
  <messages>
   <message level="Debug" culprit="qsys">queue size: 12 starting:altera_merlin_router "submodules/qsys_mm_interconnect_0_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:15.1:CHANNEL_ID=1,DECODER_TYPE=0,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x2000000,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(84:82) response_status(81:80) cache(79:76) protection(75:73) thread_id(72) dest_id(71) src_id(70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0),NON_SECURED_TAG=1,PKT_ADDR_H=49,PKT_ADDR_L=18,PKT_DEST_ID_H=71,PKT_DEST_ID_L=71,PKT_PROTECTION_H=75,PKT_PROTECTION_L=73,PKT_TRANS_READ=53,PKT_TRANS_WRITE=52,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x2000000:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=2,ST_DATA_W=85,TYPE_OF_TRANSACTION=both"
   instancePathKey="qsys:.:mm_interconnect_0:.:router_001"
   kind="altera_merlin_router"
   version="15.1"
   name="qsys_mm_interconnect_0_router_001">
  <parameter name="ST_CHANNEL_W" value="2" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="53" />
  <parameter name="START_ADDRESS" value="0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter name="SLAVES_INFO" value="0:1:0x0:0x2000000:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="49" />
  <parameter name="PKT_DEST_ID_H" value="71" />
  <parameter name="PKT_ADDR_L" value="18" />
  <parameter name="PKT_DEST_ID_L" value="71" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(84:82) response_status(81:80) cache(79:76) protection(75:73) thread_id(72) dest_id(71) src_id(70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)" />
  <parameter name="CHANNEL_ID" value="1" />
  <parameter name="TYPE_OF_TRANSACTION" value="both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="85" />
  <parameter name="SECURED_RANGE_LIST" value="0" />
  <parameter name="DECODER_TYPE" value="0" />
  <parameter name="PKT_PROTECTION_H" value="75" />
  <parameter name="END_ADDRESS" value="0x2000000" />
  <parameter name="PKT_PROTECTION_L" value="73" />
  <parameter name="PKT_TRANS_WRITE" value="52" />
  <parameter name="DEFAULT_DESTID" value="0" />
  <parameter name="DESTINATION_ID" value="0" />
  <parameter name="NON_SECURED_TAG" value="1" />
  <generatedFiles>
   <file
       path="/home/peter/quartus/nand2tetris_fpga/hack/qsys/synthesis/submodules/qsys_mm_interconnect_0_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/peter/altera_lite/15.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="qsys_mm_interconnect_0" as="router_001" />
  <messages>
   <message level="Debug" culprit="qsys">queue size: 11 starting:altera_merlin_router "submodules/qsys_mm_interconnect_0_router_001"</message>
   <message level="Info" culprit="router_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:15.1:CHANNEL_ID=01,10,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,1,END_ADDRESS=0x0,0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(84:82) response_status(81:80) cache(79:76) protection(75:73) thread_id(72) dest_id(71) src_id(70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=49,PKT_ADDR_L=18,PKT_DEST_ID_H=71,PKT_DEST_ID_L=71,PKT_PROTECTION_H=75,PKT_PROTECTION_L=73,PKT_TRANS_READ=53,PKT_TRANS_WRITE=52,SECURED_RANGE_LIST=0,0,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=0:01:0x0:0x0:read:1:0:0:1,1:10:0x0:0x0:write:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x0,ST_CHANNEL_W=2,ST_DATA_W=85,TYPE_OF_TRANSACTION=read,write"
   instancePathKey="qsys:.:mm_interconnect_0:.:router_002"
   kind="altera_merlin_router"
   version="15.1"
   name="qsys_mm_interconnect_0_router_002">
  <parameter name="ST_CHANNEL_W" value="2" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="53" />
  <parameter name="START_ADDRESS" value="0x0,0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter
     name="SLAVES_INFO"
     value="0:01:0x0:0x0:read:1:0:0:1,1:10:0x0:0x0:write:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="49" />
  <parameter name="PKT_DEST_ID_H" value="71" />
  <parameter name="PKT_ADDR_L" value="18" />
  <parameter name="PKT_DEST_ID_L" value="71" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(84:82) response_status(81:80) cache(79:76) protection(75:73) thread_id(72) dest_id(71) src_id(70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)" />
  <parameter name="CHANNEL_ID" value="01,10" />
  <parameter name="TYPE_OF_TRANSACTION" value="read,write" />
  <parameter name="SECURED_RANGE_PAIRS" value="0,0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="85" />
  <parameter name="SECURED_RANGE_LIST" value="0,0" />
  <parameter name="DECODER_TYPE" value="1" />
  <parameter name="PKT_PROTECTION_H" value="75" />
  <parameter name="END_ADDRESS" value="0x0,0x0" />
  <parameter name="PKT_PROTECTION_L" value="73" />
  <parameter name="PKT_TRANS_WRITE" value="52" />
  <parameter name="DEFAULT_DESTID" value="0" />
  <parameter name="DESTINATION_ID" value="0,1" />
  <parameter name="NON_SECURED_TAG" value="1,1" />
  <generatedFiles>
   <file
       path="/home/peter/quartus/nand2tetris_fpga/hack/qsys/synthesis/submodules/qsys_mm_interconnect_0_router_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/peter/altera_lite/15.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="qsys_mm_interconnect_0" as="router_002" />
  <messages>
   <message level="Debug" culprit="qsys">queue size: 10 starting:altera_merlin_router "submodules/qsys_mm_interconnect_0_router_002"</message>
   <message level="Info" culprit="router_002"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_002</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_burst_adapter:15.1:ADAPTER_VERSION=13.1,BURSTWRAP_CONST_MASK=1,BURSTWRAP_CONST_VALUE=1,BYTEENABLE_SYNTHESIS=1,COMPRESSED_READ_SUPPORT=0,INCOMPLETE_WRAP_SUPPORT=0,IN_NARROW_SIZE=0,MERLIN_PACKET_FORMAT=ori_burst_size(84:82) response_status(81:80) cache(79:76) protection(75:73) thread_id(72) dest_id(71) src_id(70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0),NO_WRAP_SUPPORT=0,OUT_BURSTWRAP_H=60,OUT_BYTE_CNT_H=57,OUT_COMPLETE_WRAP=0,OUT_FIXED=0,OUT_NARROW_SIZE=0,PIPE_INPUTS=0,PKT_ADDR_H=49,PKT_ADDR_L=18,PKT_BEGIN_BURST=68,PKT_BURSTWRAP_H=60,PKT_BURSTWRAP_L=60,PKT_BURST_SIZE_H=63,PKT_BURST_SIZE_L=61,PKT_BURST_TYPE_H=65,PKT_BURST_TYPE_L=64,PKT_BYTEEN_H=17,PKT_BYTEEN_L=16,PKT_BYTE_CNT_H=59,PKT_BYTE_CNT_L=56,PKT_TRANS_COMPRESSED_READ=50,PKT_TRANS_READ=53,PKT_TRANS_WRITE=52,ST_CHANNEL_W=2,ST_DATA_W=85"
   instancePathKey="qsys:.:mm_interconnect_0:.:sdram_s1_burst_adapter"
   kind="altera_merlin_burst_adapter"
   version="15.1"
   name="altera_merlin_burst_adapter">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(84:82) response_status(81:80) cache(79:76) protection(75:73) thread_id(72) dest_id(71) src_id(70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)" />
  <parameter name="PKT_TRANS_COMPRESSED_READ" value="50" />
  <generatedFiles>
   <file
       path="/home/peter/quartus/nand2tetris_fpga/hack/qsys/synthesis/submodules/altera_merlin_burst_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/peter/quartus/nand2tetris_fpga/hack/qsys/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/peter/quartus/nand2tetris_fpga/hack/qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/peter/quartus/nand2tetris_fpga/hack/qsys/synthesis/submodules/altera_merlin_burst_adapter_new.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/peter/quartus/nand2tetris_fpga/hack/qsys/synthesis/submodules/altera_incr_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/peter/quartus/nand2tetris_fpga/hack/qsys/synthesis/submodules/altera_wrap_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/peter/quartus/nand2tetris_fpga/hack/qsys/synthesis/submodules/altera_default_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/peter/quartus/nand2tetris_fpga/hack/qsys/synthesis/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/peter/quartus/nand2tetris_fpga/hack/qsys/synthesis/submodules/altera_avalon_st_pipeline_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/peter/quartus/nand2tetris_fpga/hack/qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/peter/altera_lite/15.1/ip/altera/merlin/altera_merlin_burst_adapter/altera_merlin_burst_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="qsys_mm_interconnect_0" as="sdram_s1_burst_adapter" />
  <messages>
   <message level="Debug" culprit="qsys">queue size: 9 starting:altera_merlin_burst_adapter "submodules/altera_merlin_burst_adapter"</message>
   <message level="Info" culprit="sdram_s1_burst_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_burst_adapter</b> "<b>sdram_s1_burst_adapter</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:15.1:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=ori_burst_size(84:82) response_status(81:80) cache(79:76) protection(75:73) thread_id(72) dest_id(71) src_id(70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0),NUM_OUTPUTS=1,ST_CHANNEL_W=2,ST_DATA_W=85,VALID_WIDTH=1"
   instancePathKey="qsys:.:mm_interconnect_0:.:cmd_demux"
   kind="altera_merlin_demultiplexer"
   version="15.1"
   name="qsys_mm_interconnect_0_cmd_demux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(84:82) response_status(81:80) cache(79:76) protection(75:73) thread_id(72) dest_id(71) src_id(70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)" />
  <parameter name="ST_CHANNEL_W" value="2" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="50000000" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="ST_DATA_W" value="85" />
  <parameter name="NUM_OUTPUTS" value="1" />
  <generatedFiles>
   <file
       path="/home/peter/quartus/nand2tetris_fpga/hack/qsys/synthesis/submodules/qsys_mm_interconnect_0_cmd_demux.sv"
       type="SYSTEM_VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/peter/altera_lite/15.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="qsys_mm_interconnect_0" as="cmd_demux,cmd_demux_001" />
  <messages>
   <message level="Debug" culprit="qsys">queue size: 8 starting:altera_merlin_demultiplexer "submodules/qsys_mm_interconnect_0_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:15.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,1,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=ori_burst_size(84:82) response_status(81:80) cache(79:76) protection(75:73) thread_id(72) dest_id(71) src_id(70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0),NUM_INPUTS=2,PIPELINE_ARB=1,PKT_TRANS_LOCK=54,ST_CHANNEL_W=2,ST_DATA_W=85,USE_EXTERNAL_ARB=0"
   instancePathKey="qsys:.:mm_interconnect_0:.:cmd_mux"
   kind="altera_merlin_multiplexer"
   version="15.1"
   name="qsys_mm_interconnect_0_cmd_mux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(84:82) response_status(81:80) cache(79:76) protection(75:73) thread_id(72) dest_id(71) src_id(70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)" />
  <parameter name="ST_CHANNEL_W" value="2" />
  <parameter name="ARBITRATION_SHARES" value="1,1" />
  <parameter name="NUM_INPUTS" value="2" />
  <parameter name="PIPELINE_ARB" value="1" />
  <parameter name="ARBITRATION_SCHEME" value="round-robin" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="ST_DATA_W" value="85" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="54" />
  <generatedFiles>
   <file
       path="/home/peter/quartus/nand2tetris_fpga/hack/qsys/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="/home/peter/quartus/nand2tetris_fpga/hack/qsys/synthesis/submodules/qsys_mm_interconnect_0_cmd_mux.sv"
       type="SYSTEM_VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/peter/altera_lite/15.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/home/peter/altera_lite/15.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="qsys_mm_interconnect_0" as="cmd_mux" />
  <messages>
   <message level="Debug" culprit="qsys">queue size: 6 starting:altera_merlin_multiplexer "submodules/qsys_mm_interconnect_0_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:15.1:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=ori_burst_size(84:82) response_status(81:80) cache(79:76) protection(75:73) thread_id(72) dest_id(71) src_id(70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0),NUM_OUTPUTS=2,ST_CHANNEL_W=2,ST_DATA_W=85,VALID_WIDTH=1"
   instancePathKey="qsys:.:mm_interconnect_0:.:rsp_demux"
   kind="altera_merlin_demultiplexer"
   version="15.1"
   name="qsys_mm_interconnect_0_rsp_demux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(84:82) response_status(81:80) cache(79:76) protection(75:73) thread_id(72) dest_id(71) src_id(70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)" />
  <parameter name="ST_CHANNEL_W" value="2" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="50000000" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="ST_DATA_W" value="85" />
  <parameter name="NUM_OUTPUTS" value="2" />
  <generatedFiles>
   <file
       path="/home/peter/quartus/nand2tetris_fpga/hack/qsys/synthesis/submodules/qsys_mm_interconnect_0_rsp_demux.sv"
       type="SYSTEM_VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/peter/altera_lite/15.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="qsys_mm_interconnect_0" as="rsp_demux" />
  <messages>
   <message level="Debug" culprit="qsys">queue size: 5 starting:altera_merlin_demultiplexer "submodules/qsys_mm_interconnect_0_rsp_demux"</message>
   <message level="Info" culprit="rsp_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:15.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=ori_burst_size(84:82) response_status(81:80) cache(79:76) protection(75:73) thread_id(72) dest_id(71) src_id(70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0),NUM_INPUTS=1,PIPELINE_ARB=0,PKT_TRANS_LOCK=54,ST_CHANNEL_W=2,ST_DATA_W=85,USE_EXTERNAL_ARB=0"
   instancePathKey="qsys:.:mm_interconnect_0:.:rsp_mux"
   kind="altera_merlin_multiplexer"
   version="15.1"
   name="qsys_mm_interconnect_0_rsp_mux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(84:82) response_status(81:80) cache(79:76) protection(75:73) thread_id(72) dest_id(71) src_id(70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)" />
  <parameter name="ST_CHANNEL_W" value="2" />
  <parameter name="ARBITRATION_SHARES" value="1" />
  <parameter name="NUM_INPUTS" value="1" />
  <parameter name="PIPELINE_ARB" value="0" />
  <parameter name="ARBITRATION_SCHEME" value="no-arb" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="ST_DATA_W" value="85" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="54" />
  <generatedFiles>
   <file
       path="/home/peter/quartus/nand2tetris_fpga/hack/qsys/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="/home/peter/quartus/nand2tetris_fpga/hack/qsys/synthesis/submodules/qsys_mm_interconnect_0_rsp_mux.sv"
       type="SYSTEM_VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/peter/altera_lite/15.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/home/peter/altera_lite/15.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="qsys_mm_interconnect_0" as="rsp_mux,rsp_mux_001" />
  <messages>
   <message level="Debug" culprit="qsys">queue size: 4 starting:altera_merlin_multiplexer "submodules/qsys_mm_interconnect_0_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/peter/quartus/nand2tetris_fpga/hack/qsys/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_width_adapter:15.1:COMMAND_SIZE_W=3,CONSTANT_BURST_SIZE=1,ENABLE_ADDRESS_ALIGNMENT=0,IN_MERLIN_PACKET_FORMAT=ori_burst_size(84:82) response_status(81:80) cache(79:76) protection(75:73) thread_id(72) dest_id(71) src_id(70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0),IN_PKT_ADDR_H=49,IN_PKT_ADDR_L=18,IN_PKT_BURSTWRAP_H=60,IN_PKT_BURSTWRAP_L=60,IN_PKT_BURST_SIZE_H=63,IN_PKT_BURST_SIZE_L=61,IN_PKT_BURST_TYPE_H=65,IN_PKT_BURST_TYPE_L=64,IN_PKT_BYTEEN_H=17,IN_PKT_BYTEEN_L=16,IN_PKT_BYTE_CNT_H=59,IN_PKT_BYTE_CNT_L=56,IN_PKT_DATA_H=15,IN_PKT_DATA_L=0,IN_PKT_ORI_BURST_SIZE_H=84,IN_PKT_ORI_BURST_SIZE_L=82,IN_PKT_RESPONSE_STATUS_H=81,IN_PKT_RESPONSE_STATUS_L=80,IN_PKT_TRANS_COMPRESSED_READ=50,IN_PKT_TRANS_EXCLUSIVE=55,IN_PKT_TRANS_WRITE=52,IN_ST_DATA_W=85,OPTIMIZE_FOR_RSP=1,OUT_MERLIN_PACKET_FORMAT=ori_burst_size(138:136) response_status(135:134) cache(133:130) protection(129:127) thread_id(126) dest_id(125) src_id(124) qos(123) begin_burst(122) data_sideband(121) addr_sideband(120) burst_type(119:118) burst_size(117:115) burstwrap(114) byte_cnt(113:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),OUT_PKT_ADDR_H=103,OUT_PKT_ADDR_L=72,OUT_PKT_BURST_SIZE_H=117,OUT_PKT_BURST_SIZE_L=115,OUT_PKT_BURST_TYPE_H=119,OUT_PKT_BURST_TYPE_L=118,OUT_PKT_BYTEEN_H=71,OUT_PKT_BYTEEN_L=64,OUT_PKT_BYTE_CNT_H=113,OUT_PKT_BYTE_CNT_L=110,OUT_PKT_DATA_H=63,OUT_PKT_DATA_L=0,OUT_PKT_ORI_BURST_SIZE_H=138,OUT_PKT_ORI_BURST_SIZE_L=136,OUT_PKT_RESPONSE_STATUS_H=135,OUT_PKT_RESPONSE_STATUS_L=134,OUT_PKT_TRANS_COMPRESSED_READ=104,OUT_PKT_TRANS_EXCLUSIVE=109,OUT_ST_DATA_W=139,PACKING=1,RESPONSE_PATH=1,ST_CHANNEL_W=2"
   instancePathKey="qsys:.:mm_interconnect_0:.:sdram_read_avalon_master_rsp_width_adapter"
   kind="altera_merlin_width_adapter"
   version="15.1"
   name="altera_merlin_width_adapter">
  <parameter name="OUT_PKT_ORI_BURST_SIZE_H" value="138" />
  <parameter name="OUT_PKT_ORI_BURST_SIZE_L" value="136" />
  <parameter name="IN_PKT_ORI_BURST_SIZE_H" value="84" />
  <parameter
     name="OUT_MERLIN_PACKET_FORMAT"
     value="ori_burst_size(138:136) response_status(135:134) cache(133:130) protection(129:127) thread_id(126) dest_id(125) src_id(124) qos(123) begin_burst(122) data_sideband(121) addr_sideband(120) burst_type(119:118) burst_size(117:115) burstwrap(114) byte_cnt(113:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)" />
  <parameter
     name="IN_MERLIN_PACKET_FORMAT"
     value="ori_burst_size(84:82) response_status(81:80) cache(79:76) protection(75:73) thread_id(72) dest_id(71) src_id(70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)" />
  <parameter name="IN_PKT_ORI_BURST_SIZE_L" value="82" />
  <generatedFiles>
   <file
       path="/home/peter/quartus/nand2tetris_fpga/hack/qsys/synthesis/submodules/altera_merlin_width_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/peter/quartus/nand2tetris_fpga/hack/qsys/synthesis/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/peter/quartus/nand2tetris_fpga/hack/qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/peter/altera_lite/15.1/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="qsys_mm_interconnect_0"
     as="sdram_read_avalon_master_rsp_width_adapter,sdram_read_avalon_master_cmd_width_adapter" />
  <messages>
   <message level="Debug" culprit="qsys">queue size: 2 starting:altera_merlin_width_adapter "submodules/altera_merlin_width_adapter"</message>
   <message level="Info" culprit="sdram_read_avalon_master_rsp_width_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_width_adapter</b> "<b>sdram_read_avalon_master_rsp_width_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/peter/quartus/nand2tetris_fpga/hack/qsys/synthesis/submodules/altera_merlin_address_alignment.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/peter/quartus/nand2tetris_fpga/hack/qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_st_adapter:15.1:AUTO_DEVICE=EP4CE22F17C7,AUTO_DEVICE_FAMILY=Cyclone IV E,AUTO_DEVICE_SPEEDGRADE=,inBitsPerSymbol=18,inChannelWidth=0,inDataWidth=18,inEmptyWidth=1,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inUseEmptyPort=0,inUsePackets=0,inUseReady=1,inUseValid=1,outChannelWidth=0,outDataWidth=18,outEmptyWidth=1,outErrorDescriptor=,outErrorWidth=1,outMaxChannel=0,outReadyLatency=0,outUseEmptyPort=0,outUseReady=1,outUseValid=1(altera_clock_bridge:15.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:15.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(error_adapter:15.1:inBitsPerSymbol=18,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=true,outErrorDescriptor=,outErrorWidth=1)(clock:15.1:)(clock:15.1:)(reset:15.1:)"
   instancePathKey="qsys:.:mm_interconnect_0:.:avalon_st_adapter"
   kind="altera_avalon_st_adapter"
   version="15.1"
   name="qsys_mm_interconnect_0_avalon_st_adapter">
  <parameter name="inUseValid" value="1" />
  <parameter name="inBitsPerSymbol" value="18" />
  <parameter name="outUseEmptyPort" value="0" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="outErrorWidth" value="1" />
  <parameter name="outUseValid" value="1" />
  <parameter name="outMaxChannel" value="0" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="0" />
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inEmptyWidth" value="1" />
  <parameter name="inUseReady" value="1" />
  <parameter name="outReadyLatency" value="0" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="outDataWidth" value="18" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter name="inUseEmptyPort" value="0" />
  <parameter name="outChannelWidth" value="0" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="outUseReady" value="1" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="AUTO_DEVICE" value="EP4CE22F17C7" />
  <parameter name="inDataWidth" value="18" />
  <parameter name="outErrorDescriptor" value="" />
  <parameter name="outEmptyWidth" value="1" />
  <generatedFiles>
   <file
       path="/home/peter/quartus/nand2tetris_fpga/hack/qsys/synthesis/submodules/qsys_mm_interconnect_0_avalon_st_adapter.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/peter/quartus/nand2tetris_fpga/hack/qsys/synthesis/submodules/qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/peter/altera_lite/15.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="/home/peter/altera_lite/15.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="qsys_mm_interconnect_0" as="avalon_st_adapter" />
  <messages>
   <message level="Debug" culprit="qsys">queue size: 0 starting:altera_avalon_st_adapter "submodules/qsys_mm_interconnect_0_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>error_adapter</b> "<b>submodules/qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="qsys">queue size: 0 starting:error_adapter "submodules/qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="error_adapter:15.1:inBitsPerSymbol=18,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=true,outErrorDescriptor=,outErrorWidth=1"
   instancePathKey="qsys:.:mm_interconnect_0:.:avalon_st_adapter:.:error_adapter_0"
   kind="error_adapter"
   version="15.1"
   name="qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0">
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inUseReady" value="true" />
  <parameter name="inBitsPerSymbol" value="18" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="inSymbolsPerBeat" value="1" />
  <parameter name="inUseEmptyPort" value="NO" />
  <parameter name="outErrorWidth" value="1" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="outErrorDescriptor" value="" />
  <parameter name="inUseEmpty" value="false" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="false" />
  <generatedFiles>
   <file
       path="/home/peter/quartus/nand2tetris_fpga/hack/qsys/synthesis/submodules/qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/peter/altera_lite/15.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="qsys_mm_interconnect_0_avalon_st_adapter"
     as="error_adapter_0" />
  <messages>
   <message level="Debug" culprit="qsys">queue size: 0 starting:error_adapter "submodules/qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
</deploy>
