PPA Report for Timer_Cascade.v (Module: Timer_Cascade)
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 6
FF Count: 8
IO Count: 4
Cell Count: 30

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 767.46 MHz
End-to-End Path Delay: 5.165 ns
Reg-to-Reg Critical Path Delay: 1.173 ns

POWER METRICS:
-------------
Total Power Consumption: 0.451 W
