Metric,Value
design__lint_errors__count,0
design__lint_timing_constructs__count,0
design__lint_warnings__count,34
design__latch__count,0
design__instance__count,19622
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,0
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,29
design__max_cap_violation__count__corner:nom_tt_025C_1v80,0
power__internal__total,0.019377168267965317
power__switching__total,0.024085937067866325
power__leakage__total,2.065240067850027e-07
power__total,0.04346330836415291
clock__skew__worst_hold__corner:nom_tt_025C_1v80,0.260923
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.260923
timing__hold__ws__corner:nom_tt_025C_1v80,0.290182
timing__setup__ws__corner:nom_tt_025C_1v80,16.502998
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0.0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count,48
design__max_fanout_violation__count,261
design__max_cap_violation__count,0
clock__skew__worst_hold,0.470197
clock__skew__worst_setup,0.470197
timing__hold__ws,0.087167
timing__setup__ws,7.943902
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0.0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 563.495 574.215
design__core__bbox,5.52 10.88 557.52 563.04
design__io,11
design__die__area,323567
design__core__area,304792
design__instance__area,149287
design__instance__count__stdcell,19622
design__instance__area__stdcell,149287
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.489799
design__instance__utilization__stdcell,0.489799
floorplan__design__io,9
design__io__hpwl,3558850
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,369577
design__violations,0
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,0
antenna__violating__nets,13
antenna__violating__pins,13
antenna__count,21
route__net,15274
route__net__special,2
route__drc_errors__iter:1,10321
route__wirelength__iter:1,427879
route__drc_errors__iter:2,6285
route__wirelength__iter:2,424512
route__drc_errors__iter:3,4520
route__wirelength__iter:3,423130
route__drc_errors__iter:4,619
route__wirelength__iter:4,422888
route__drc_errors__iter:5,25
route__wirelength__iter:5,422844
route__drc_errors__iter:6,3
route__wirelength__iter:6,422836
route__drc_errors__iter:7,0
route__wirelength__iter:7,422825
route__drc_errors,0
route__wirelength,422825
route__vias,107925
route__vias__singlecut,107925
route__vias__multicut,0
design__disconnected_pins__count,0
route__wirelength__max,853.64
design__max_slew_violation__count__corner:nom_ss_100C_1v60,18
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,29
design__max_cap_violation__count__corner:nom_ss_100C_1v60,0
clock__skew__worst_hold__corner:nom_ss_100C_1v60,0.456979
clock__skew__worst_setup__corner:nom_ss_100C_1v60,0.456979
timing__hold__ws__corner:nom_ss_100C_1v60,0.844905
timing__setup__ws__corner:nom_ss_100C_1v60,8.099404
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,0.0
timing__hold__wns__corner:nom_ss_100C_1v60,0.0
timing__setup__wns__corner:nom_ss_100C_1v60,0.0
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,29
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,0
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,0.175238
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.175238
timing__hold__ws__corner:nom_ff_n40C_1v95,0.088928
timing__setup__ws__corner:nom_ff_n40C_1v95,18.368807
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0.0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,0
design__max_fanout_violation__count__corner:min_tt_025C_1v80,29
design__max_cap_violation__count__corner:min_tt_025C_1v80,0
clock__skew__worst_hold__corner:min_tt_025C_1v80,0.255034
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.255034
timing__hold__ws__corner:min_tt_025C_1v80,0.287527
timing__setup__ws__corner:min_tt_025C_1v80,16.617905
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0.0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,4
design__max_fanout_violation__count__corner:min_ss_100C_1v60,29
design__max_cap_violation__count__corner:min_ss_100C_1v60,0
clock__skew__worst_hold__corner:min_ss_100C_1v60,0.448381
clock__skew__worst_setup__corner:min_ss_100C_1v60,0.448381
timing__hold__ws__corner:min_ss_100C_1v60,0.840805
timing__setup__ws__corner:min_ss_100C_1v60,8.249957
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,0.0
timing__hold__wns__corner:min_ss_100C_1v60,0.0
timing__setup__wns__corner:min_ss_100C_1v60,0.0
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,0
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,29
design__max_cap_violation__count__corner:min_ff_n40C_1v95,0
clock__skew__worst_hold__corner:min_ff_n40C_1v95,0.171651
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.171651
timing__hold__ws__corner:min_ff_n40C_1v95,0.087167
timing__setup__ws__corner:min_ff_n40C_1v95,18.412405
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0.0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,0
design__max_fanout_violation__count__corner:max_tt_025C_1v80,29
design__max_cap_violation__count__corner:max_tt_025C_1v80,0
clock__skew__worst_hold__corner:max_tt_025C_1v80,0.269888
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.269888
timing__hold__ws__corner:max_tt_025C_1v80,0.293083
timing__setup__ws__corner:max_tt_025C_1v80,16.39032
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0.0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,26
design__max_fanout_violation__count__corner:max_ss_100C_1v60,29
design__max_cap_violation__count__corner:max_ss_100C_1v60,0
clock__skew__worst_hold__corner:max_ss_100C_1v60,0.470197
clock__skew__worst_setup__corner:max_ss_100C_1v60,0.470197
timing__hold__ws__corner:max_ss_100C_1v60,0.848176
timing__setup__ws__corner:max_ss_100C_1v60,7.943902
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,0.0
timing__hold__wns__corner:max_ss_100C_1v60,0.0
timing__setup__wns__corner:max_ss_100C_1v60,0.0
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,0
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,29
design__max_cap_violation__count__corner:max_ff_n40C_1v95,0
clock__skew__worst_hold__corner:max_ff_n40C_1v95,0.18166
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.18166
timing__hold__ws__corner:max_ff_n40C_1v95,0.090851
timing__setup__ws__corner:max_ff_n40C_1v95,18.33005
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0.0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80,1.79156
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80,0.000438424
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80,0.00844212
ir__voltage__worst,1.79000000000000003552713678800500929355621337890625
ir__drop__avg,0.000438000000000000021260770921571747749112546443939208984375
ir__drop__worst,0.0084399999999999995858868118148166104219853878021240234375
design__xor_difference__count,0
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_differences__count,0
design__lvs_property_fails__count,0
design__lvs_errors__count,0
design__lvs_unmatched_devices__count,0
design__lvs_unmatched_nets__count,0
design__lvs_unmatched_pins__count,0
