#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Tue Jul 23 15:40:25 2019
# Process ID: 23692
# Current directory: /home/wlswo3149/Downloads/aes
# Command line: vivado
# Log file: /home/wlswo3149/Downloads/aes/vivado.log
# Journal file: /home/wlswo3149/Downloads/aes/vivado.jou
#-----------------------------------------------------------
start_gui
create_project project_1 /home/wlswo3149/Downloads/aes/project_1 -part xc7vx485tffg1157-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/xilinx/vivado_sdk_2018.2/Vivado/2018.2/data/ip'.
add_files -norecurse {/home/wlswo3149/Downloads/aes/keyExpansion.v /home/wlswo3149/Downloads/aes/shiftRows.v /home/wlswo3149/Downloads/aes/mem_ctrl.v /home/wlswo3149/Downloads/aes/roundFunction.v /home/wlswo3149/Downloads/aes/mixColumns.v /home/wlswo3149/Downloads/aes/inv_mixColumns.v /home/wlswo3149/Downloads/aes/inv_subBytes.v /home/wlswo3149/Downloads/aes/inv_sbox.v /home/wlswo3149/Downloads/aes/subBytes.v /home/wlswo3149/Downloads/aes/aes_total.v /home/wlswo3149/Downloads/aes/cu.v /home/wlswo3149/Downloads/aes/memory.v /home/wlswo3149/Downloads/aes/round_adder.v /home/wlswo3149/Downloads/aes/sbox.v /home/wlswo3149/Downloads/aes/functionT.v /home/wlswo3149/Downloads/aes/inv_roundFunction.v /home/wlswo3149/Downloads/aes/inv_shiftRows.v}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/wlswo3149/Downloads/aes/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'aes_total' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/wlswo3149/Downloads/aes/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj aes_total_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/cu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cu
ERROR: [VRFC 10-91] last is not declared [/home/wlswo3149/Downloads/aes/cu.v:68]
ERROR: [VRFC 10-2787] module cu ignored due to previous errors [/home/wlswo3149/Downloads/aes/cu.v:22]
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
INFO: [USF-XSim-99] Step results log file:'/home/wlswo3149/Downloads/aes/project_1/project_1.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/wlswo3149/Downloads/aes/project_1/project_1.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/wlswo3149/Downloads/aes/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'aes_total' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/wlswo3149/Downloads/aes/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj aes_total_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/cu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cu
ERROR: [VRFC 10-91] last is not declared [/home/wlswo3149/Downloads/aes/cu.v:68]
ERROR: [VRFC 10-2787] module cu ignored due to previous errors [/home/wlswo3149/Downloads/aes/cu.v:22]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/wlswo3149/Downloads/aes/project_1/project_1.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/wlswo3149/Downloads/aes/project_1/project_1.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/wlswo3149/Downloads/aes/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'aes_total' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/wlswo3149/Downloads/aes/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj aes_total_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/cu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/functionT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module functionT
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/inv_mixColumns.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inv_mixColumns
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/inv_roundFunction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inv_roundFunction
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/inv_sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inv_sbox
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/inv_shiftRows.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inv_shiftRows
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/inv_subBytes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inv_subBytes
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/keyExpansion.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keyExpansion
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/mem_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_ctrl
ERROR: [VRFC 10-91] dec is not declared [/home/wlswo3149/Downloads/aes/mem_ctrl.v:48]
ERROR: [VRFC 10-2787] module mem_ctrl ignored due to previous errors [/home/wlswo3149/Downloads/aes/mem_ctrl.v:1]
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
INFO: [USF-XSim-99] Step results log file:'/home/wlswo3149/Downloads/aes/project_1/project_1.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/wlswo3149/Downloads/aes/project_1/project_1.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/wlswo3149/Downloads/aes/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'aes_total' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/wlswo3149/Downloads/aes/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj aes_total_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/cu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/functionT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module functionT
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/inv_mixColumns.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inv_mixColumns
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/inv_roundFunction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inv_roundFunction
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/inv_sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inv_sbox
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/inv_shiftRows.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inv_shiftRows
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/inv_subBytes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inv_subBytes
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/keyExpansion.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keyExpansion
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/mem_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/mixColumns.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mixColumns
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/roundFunction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module roundFunction
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/round_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module round_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sbox
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/shiftRows.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftRows
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/subBytes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subBytes
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/aes_total.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_total
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/project_1/project_1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/wlswo3149/Downloads/aes/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /tools/xilinx/vivado_sdk_2018.2/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto b46609a7f5cc463b98be13deba0c962b --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot aes_total_behav xil_defaultlib.aes_total xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
ERROR: [VRFC 10-529] concurrent assignment to a non-net rkey_out is not permitted [/home/wlswo3149/Downloads/aes/mem_ctrl.v:36]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/wlswo3149/Downloads/aes/project_1/project_1.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/wlswo3149/Downloads/aes/project_1/project_1.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/wlswo3149/Downloads/aes/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'aes_total' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/wlswo3149/Downloads/aes/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj aes_total_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/cu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/functionT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module functionT
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/inv_mixColumns.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inv_mixColumns
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/inv_roundFunction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inv_roundFunction
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/inv_sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inv_sbox
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/inv_shiftRows.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inv_shiftRows
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/inv_subBytes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inv_subBytes
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/keyExpansion.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keyExpansion
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/mem_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/mixColumns.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mixColumns
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/roundFunction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module roundFunction
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/round_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module round_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sbox
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/shiftRows.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftRows
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/subBytes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subBytes
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/aes_total.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_total
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/wlswo3149/Downloads/aes/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /tools/xilinx/vivado_sdk_2018.2/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto b46609a7f5cc463b98be13deba0c962b --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot aes_total_behav xil_defaultlib.aes_total xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/wlswo3149/Downloads/aes/project_1/project_1.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.inv_shiftRows
Compiling module xil_defaultlib.inv_sbox
Compiling module xil_defaultlib.inv_subBytes
Compiling module xil_defaultlib.inv_mixColumns
Compiling module xil_defaultlib.inv_roundFunction
Compiling module xil_defaultlib.sbox
Compiling module xil_defaultlib.subBytes
Compiling module xil_defaultlib.shiftRows
Compiling module xil_defaultlib.mixColumns
Compiling module xil_defaultlib.roundFunction
Compiling module xil_defaultlib.functionT
Compiling module xil_defaultlib.keyExpansion
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.mem_ctrl
Compiling module xil_defaultlib.round_adder
Compiling module xil_defaultlib.cu
Compiling module xil_defaultlib.aes_total
Compiling module xil_defaultlib.glbl
Built simulation snapshot aes_total_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /home/wlswo3149/Downloads/aes/project_1/project_1.sim/sim_1/behav/xsim/xsim.dir/aes_total_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Jul 23 17:54:29 2019...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/wlswo3149/Downloads/aes/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "aes_total_behav -key {Behavioral:sim_1:Functional:aes_total} -tclbatch {aes_total.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source aes_total.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'aes_total_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 6599.762 ; gain = 60.805 ; free physical = 34299 ; free virtual = 89187
add_force {/aes_total/clk} -radix hex {1 0ns} {0 50000ps} -repeat_every 100000ps
add_force {/aes_total/rst_n} -radix hex {0 0ns}
run 1000 ns
add_force {/aes_total/rst_n} -radix hex {1 0ns}
add_force {/aes_total/key} -radix hex {000102030405060708090a0b0c0d0e0f 0ns}
add_force {/aes_total/aes_in} -radix hex {00112233445566778899aabbccddeeff 0ns}
add_force {/aes_total/mode} -radix hex {1 0ns}
add_force {/aes_total/enc} -radix hex {1 0ns}
add_force {/aes_total/keygen} -radix hex {1 0ns}
run 1000 ns
add_force {/aes_total/run} -radix hex {1 0ns}
run 1000 ns
add_force {/aes_total/run} -radix hex {0 0ns}
run 1000 ns
run 1000 ns
run 1000 ns
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/wlswo3149/Downloads/aes/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'aes_total' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/wlswo3149/Downloads/aes/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj aes_total_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/cu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/functionT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module functionT
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/inv_mixColumns.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inv_mixColumns
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/inv_roundFunction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inv_roundFunction
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/inv_sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inv_sbox
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/inv_shiftRows.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inv_shiftRows
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/inv_subBytes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inv_subBytes
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/keyExpansion.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keyExpansion
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/mem_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/mixColumns.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mixColumns
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/roundFunction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module roundFunction
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/round_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module round_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sbox
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/shiftRows.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftRows
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/subBytes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subBytes
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/aes_total.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_total
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/wlswo3149/Downloads/aes/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/wlswo3149/Downloads/aes/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /tools/xilinx/vivado_sdk_2018.2/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto b46609a7f5cc463b98be13deba0c962b --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot aes_total_behav xil_defaultlib.aes_total xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/wlswo3149/Downloads/aes/project_1/project_1.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.inv_shiftRows
Compiling module xil_defaultlib.inv_sbox
Compiling module xil_defaultlib.inv_subBytes
Compiling module xil_defaultlib.inv_mixColumns
Compiling module xil_defaultlib.inv_roundFunction
Compiling module xil_defaultlib.sbox
Compiling module xil_defaultlib.subBytes
Compiling module xil_defaultlib.shiftRows
Compiling module xil_defaultlib.mixColumns
Compiling module xil_defaultlib.roundFunction
Compiling module xil_defaultlib.functionT
Compiling module xil_defaultlib.keyExpansion
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.mem_ctrl
Compiling module xil_defaultlib.round_adder
Compiling module xil_defaultlib.cu
Compiling module xil_defaultlib.aes_total
Compiling module xil_defaultlib.glbl
Built simulation snapshot aes_total_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 6617.781 ; gain = 0.000 ; free physical = 34044 ; free virtual = 89016
add_force {/aes_total/clk} -radix hex {1 0ns} {0 50000ps} -repeat_every 100000ps
force11
add_force {/aes_total/rst_n} -radix hex {0 0ns}
force12
run 1000 ns
add_force {/aes_total/rst_n} -radix hex {1 0ns}
force13
add_force {/aes_total/key} -radix hex {000102030405060708090a0b0c0d0e0f 0ns}
force14
add_force {/aes_total/aes_in} -radix hex {00112233445566778899aabbccddeeff 0ns}
force15
add_force {/aes_total/mode} -radix hex {1 0ns}
force16
add_force {/aes_total/enc} -radix hex {1 0ns}
force17
add_force {/aes_total/keygen} -radix hex {1 0ns}
force18
run 1000 ns
add_force {/aes_total/run} -radix hex {1 0ns}
force19
run 1000 ns
add_force {/aes_total/run} -radix hex {0 0ns}
force20
run 1000 ns
run 1000 ns
run 1000 ns
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/wlswo3149/Downloads/aes/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'aes_total' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/wlswo3149/Downloads/aes/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj aes_total_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/cu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/functionT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module functionT
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/inv_mixColumns.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inv_mixColumns
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/inv_roundFunction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inv_roundFunction
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/inv_sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inv_sbox
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/inv_shiftRows.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inv_shiftRows
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/inv_subBytes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inv_subBytes
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/keyExpansion.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keyExpansion
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/mem_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/mixColumns.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mixColumns
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/roundFunction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module roundFunction
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/round_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module round_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sbox
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/shiftRows.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftRows
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/subBytes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subBytes
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/aes_total.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_total
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/wlswo3149/Downloads/aes/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/wlswo3149/Downloads/aes/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /tools/xilinx/vivado_sdk_2018.2/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto b46609a7f5cc463b98be13deba0c962b --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot aes_total_behav xil_defaultlib.aes_total xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/wlswo3149/Downloads/aes/project_1/project_1.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.inv_shiftRows
Compiling module xil_defaultlib.inv_sbox
Compiling module xil_defaultlib.inv_subBytes
Compiling module xil_defaultlib.inv_mixColumns
Compiling module xil_defaultlib.inv_roundFunction
Compiling module xil_defaultlib.sbox
Compiling module xil_defaultlib.subBytes
Compiling module xil_defaultlib.shiftRows
Compiling module xil_defaultlib.mixColumns
Compiling module xil_defaultlib.roundFunction
Compiling module xil_defaultlib.functionT
Compiling module xil_defaultlib.keyExpansion
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.mem_ctrl
Compiling module xil_defaultlib.round_adder
Compiling module xil_defaultlib.cu
Compiling module xil_defaultlib.aes_total
Compiling module xil_defaultlib.glbl
Built simulation snapshot aes_total_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
add_force {/aes_total/clk} -radix hex {1 0ns} {0 50000ps} -repeat_every 100000ps
force21
add_force {/aes_total/rst_n} -radix hex {0 0ns}
force22
run 1000 ns
add_force {/aes_total/rst_n} -radix hex {1 0ns}
force23
add_force {/aes_total/key} -radix hex {000102030405060708090a0b0c0d0e0f 0ns}
force24
add_force {/aes_total/aes_in} -radix hex {00112233445566778899aabbccddeeff 0ns}
force25
add_force {/aes_total/mode} -radix hex {1 0ns}
force26
add_force {/aes_total/enc} -radix hex {1 0ns}
force27
add_force {/aes_total/keygen} -radix hex {1 0ns}
force28
run 1000 ns
add_force {/aes_total/run} -radix hex {1 0ns}
force29
run 1000 ns
add_force {/aes_total/run} -radix hex {0 0ns}
force30
run 1000 ns
run 1000 ns
run 1000 ns
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/wlswo3149/Downloads/aes/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'aes_total' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/wlswo3149/Downloads/aes/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj aes_total_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/cu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/functionT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module functionT
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/inv_mixColumns.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inv_mixColumns
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/inv_roundFunction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inv_roundFunction
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/inv_sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inv_sbox
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/inv_shiftRows.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inv_shiftRows
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/inv_subBytes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inv_subBytes
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/keyExpansion.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keyExpansion
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/mem_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/mixColumns.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mixColumns
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/roundFunction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module roundFunction
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/round_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module round_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sbox
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/shiftRows.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftRows
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/subBytes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subBytes
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/aes_total.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_total
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/wlswo3149/Downloads/aes/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/wlswo3149/Downloads/aes/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /tools/xilinx/vivado_sdk_2018.2/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto b46609a7f5cc463b98be13deba0c962b --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot aes_total_behav xil_defaultlib.aes_total xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/wlswo3149/Downloads/aes/project_1/project_1.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.inv_shiftRows
Compiling module xil_defaultlib.inv_sbox
Compiling module xil_defaultlib.inv_subBytes
Compiling module xil_defaultlib.inv_mixColumns
Compiling module xil_defaultlib.inv_roundFunction
Compiling module xil_defaultlib.sbox
Compiling module xil_defaultlib.subBytes
Compiling module xil_defaultlib.shiftRows
Compiling module xil_defaultlib.mixColumns
Compiling module xil_defaultlib.roundFunction
Compiling module xil_defaultlib.functionT
Compiling module xil_defaultlib.keyExpansion
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.mem_ctrl
Compiling module xil_defaultlib.round_adder
Compiling module xil_defaultlib.cu
Compiling module xil_defaultlib.aes_total
Compiling module xil_defaultlib.glbl
Built simulation snapshot aes_total_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
add_force {/aes_total/clk} -radix hex {1 0ns} {0 50000ps} -repeat_every 100000ps
force31
add_force {/aes_total/rst_n} -radix hex {0 0ns}
force32
run 1000 ns
add_force {/aes_total/rst_n} -radix hex {1 0ns}
force33
add_force {/aes_total/key} -radix hex {000102030405060708090a0b0c0d0e0f 0ns}
force34
add_force {/aes_total/aes_in} -radix hex {00112233445566778899aabbccddeeff 0ns}
force35
add_force {/aes_total/mode} -radix hex {1 0ns}
force36
add_force {/aes_total/enc} -radix hex {1 0ns}
force37
add_force {/aes_total/keygen} -radix hex {1 0ns}
force38
run 1000 ns
add_force {/aes_total/run} -radix hex {1 0ns}
force39
run 1000 ns
add_force {/aes_total/run} -radix hex {0 0ns}
force40
run 1000 ns
run 1000 ns
run 1000 ns
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/wlswo3149/Downloads/aes/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'aes_total' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/wlswo3149/Downloads/aes/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj aes_total_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/cu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/functionT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module functionT
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/inv_mixColumns.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inv_mixColumns
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/inv_roundFunction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inv_roundFunction
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/inv_sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inv_sbox
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/inv_shiftRows.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inv_shiftRows
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/inv_subBytes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inv_subBytes
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/keyExpansion.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keyExpansion
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/mem_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/mixColumns.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mixColumns
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/roundFunction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module roundFunction
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/round_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module round_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sbox
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/shiftRows.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftRows
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/subBytes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subBytes
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/aes_total.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_total
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/wlswo3149/Downloads/aes/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/wlswo3149/Downloads/aes/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /tools/xilinx/vivado_sdk_2018.2/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto b46609a7f5cc463b98be13deba0c962b --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot aes_total_behav xil_defaultlib.aes_total xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/wlswo3149/Downloads/aes/project_1/project_1.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.inv_shiftRows
Compiling module xil_defaultlib.inv_sbox
Compiling module xil_defaultlib.inv_subBytes
Compiling module xil_defaultlib.inv_mixColumns
Compiling module xil_defaultlib.inv_roundFunction
Compiling module xil_defaultlib.sbox
Compiling module xil_defaultlib.subBytes
Compiling module xil_defaultlib.shiftRows
Compiling module xil_defaultlib.mixColumns
Compiling module xil_defaultlib.roundFunction
Compiling module xil_defaultlib.functionT
Compiling module xil_defaultlib.keyExpansion
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.mem_ctrl
Compiling module xil_defaultlib.round_adder
Compiling module xil_defaultlib.cu
Compiling module xil_defaultlib.aes_total
Compiling module xil_defaultlib.glbl
Built simulation snapshot aes_total_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
add_force {/aes_total/clk} -radix hex {1 0ns} {0 50000ps} -repeat_every 100000ps
force41
add_force {/aes_total/rst_n} -radix hex {0 0ns}
force42
run 1000 ns
add_force {/aes_total/rst_n} -radix hex {1 0ns}
force43
add_force {/aes_total/key} -radix hex {000102030405060708090a0b0c0d0e0f 0ns}
force44
add_force {/aes_total/aes_in} -radix hex {00112233445566778899aabbccddeeff 0ns}
force45
add_force {/aes_total/mode} -radix hex {1 0ns}
force46
add_force {/aes_total/enc} -radix hex {1 0ns}
force47
add_force {/aes_total/keygen} -radix hex {1 0ns}
force48
run 1000 ns
add_force {/aes_total/run} -radix hex {1 0ns}
force49
run 1000 ns
add_force {/aes_total/run} -radix hex {0 0ns}
force50
run 1000 ns
run 1000 ns
run 1000 ns
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/wlswo3149/Downloads/aes/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'aes_total' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/wlswo3149/Downloads/aes/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj aes_total_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/cu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/functionT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module functionT
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/inv_mixColumns.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inv_mixColumns
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/inv_roundFunction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inv_roundFunction
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/inv_sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inv_sbox
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/inv_shiftRows.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inv_shiftRows
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/inv_subBytes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inv_subBytes
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/keyExpansion.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keyExpansion
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/mem_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/mixColumns.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mixColumns
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/roundFunction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module roundFunction
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/round_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module round_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sbox
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/shiftRows.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftRows
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/subBytes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subBytes
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/aes_total.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_total
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/wlswo3149/Downloads/aes/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/wlswo3149/Downloads/aes/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /tools/xilinx/vivado_sdk_2018.2/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto b46609a7f5cc463b98be13deba0c962b --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot aes_total_behav xil_defaultlib.aes_total xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/wlswo3149/Downloads/aes/project_1/project_1.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.inv_shiftRows
Compiling module xil_defaultlib.inv_sbox
Compiling module xil_defaultlib.inv_subBytes
Compiling module xil_defaultlib.inv_mixColumns
Compiling module xil_defaultlib.inv_roundFunction
Compiling module xil_defaultlib.sbox
Compiling module xil_defaultlib.subBytes
Compiling module xil_defaultlib.shiftRows
Compiling module xil_defaultlib.mixColumns
Compiling module xil_defaultlib.roundFunction
Compiling module xil_defaultlib.functionT
Compiling module xil_defaultlib.keyExpansion
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.mem_ctrl
Compiling module xil_defaultlib.round_adder
Compiling module xil_defaultlib.cu
Compiling module xil_defaultlib.aes_total
Compiling module xil_defaultlib.glbl
Built simulation snapshot aes_total_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
add_force {/aes_total/clk} -radix hex {1 0ns} {0 50000ps} -repeat_every 100000ps
force51
add_force {/aes_total/rst_n} -radix hex {0 0ns}
force52
run 1000 ns
add_force {/aes_total/rst_n} -radix hex {1 0ns}
force53
add_force {/aes_total/key} -radix hex {000102030405060708090a0b0c0d0e0f 0ns}
force54
add_force {/aes_total/aes_in} -radix hex {00112233445566778899aabbccddeeff 0ns}
force55
add_force {/aes_total/mode} -radix hex {1 0ns}
force56
add_force {/aes_total/enc} -radix hex {1 0ns}
force57
add_force {/aes_total/keygen} -radix hex {1 0ns}
force58
run 1000 ns
add_force {/aes_total/run} -radix hex {1 0ns}
force59
run 1000 ns
add_force {/aes_total/run} -radix hex {0 0ns}
force60
run 1000 ns
run 1000 ns
run 1000 ns
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/wlswo3149/Downloads/aes/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'aes_total' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/wlswo3149/Downloads/aes/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj aes_total_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/cu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/functionT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module functionT
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/inv_mixColumns.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inv_mixColumns
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/inv_roundFunction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inv_roundFunction
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/inv_sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inv_sbox
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/inv_shiftRows.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inv_shiftRows
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/inv_subBytes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inv_subBytes
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/keyExpansion.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keyExpansion
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/mem_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/mixColumns.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mixColumns
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/roundFunction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module roundFunction
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/round_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module round_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sbox
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/shiftRows.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftRows
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/subBytes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subBytes
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/aes_total.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_total
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/wlswo3149/Downloads/aes/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/wlswo3149/Downloads/aes/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /tools/xilinx/vivado_sdk_2018.2/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto b46609a7f5cc463b98be13deba0c962b --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot aes_total_behav xil_defaultlib.aes_total xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/wlswo3149/Downloads/aes/project_1/project_1.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.inv_shiftRows
Compiling module xil_defaultlib.inv_sbox
Compiling module xil_defaultlib.inv_subBytes
Compiling module xil_defaultlib.inv_mixColumns
Compiling module xil_defaultlib.inv_roundFunction
Compiling module xil_defaultlib.sbox
Compiling module xil_defaultlib.subBytes
Compiling module xil_defaultlib.shiftRows
Compiling module xil_defaultlib.mixColumns
Compiling module xil_defaultlib.roundFunction
Compiling module xil_defaultlib.functionT
Compiling module xil_defaultlib.keyExpansion
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.mem_ctrl
Compiling module xil_defaultlib.round_adder
Compiling module xil_defaultlib.cu
Compiling module xil_defaultlib.aes_total
Compiling module xil_defaultlib.glbl
Built simulation snapshot aes_total_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
add_force {/aes_total/clk} -radix hex {1 0ns} {0 50000ps} -repeat_every 100000ps
force61
add_force {/aes_total/rst_n} -radix hex {0 0ns}
force62
run 1000 ns
add_force {/aes_total/rst_n} -radix hex {1 0ns}
force63
add_force {/aes_total/key} -radix hex {000102030405060708090a0b0c0d0e0f 0ns}
force64
add_force {/aes_total/aes_in} -radix hex {00112233445566778899aabbccddeeff 0ns}
force65
add_force {/aes_total/mode} -radix hex {1 0ns}
force66
add_force {/aes_total/enc} -radix hex {1 0ns}
force67
add_force {/aes_total/keygen} -radix hex {1 0ns}
force68
run 1000 ns
add_force {/aes_total/run} -radix hex {1 0ns}
force69
run 1000 ns
add_force {/aes_total/run} -radix hex {0 0ns}
force70
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/wlswo3149/Downloads/aes/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'aes_total' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/wlswo3149/Downloads/aes/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj aes_total_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/cu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/functionT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module functionT
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/inv_mixColumns.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inv_mixColumns
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/inv_roundFunction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inv_roundFunction
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/inv_sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inv_sbox
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/inv_shiftRows.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inv_shiftRows
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/inv_subBytes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inv_subBytes
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/keyExpansion.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keyExpansion
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/mem_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/mixColumns.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mixColumns
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/roundFunction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module roundFunction
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/round_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module round_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sbox
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/shiftRows.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftRows
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/subBytes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subBytes
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/aes_total.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_total
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/wlswo3149/Downloads/aes/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/wlswo3149/Downloads/aes/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /tools/xilinx/vivado_sdk_2018.2/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto b46609a7f5cc463b98be13deba0c962b --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot aes_total_behav xil_defaultlib.aes_total xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/wlswo3149/Downloads/aes/project_1/project_1.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.inv_shiftRows
Compiling module xil_defaultlib.inv_sbox
Compiling module xil_defaultlib.inv_subBytes
Compiling module xil_defaultlib.inv_mixColumns
Compiling module xil_defaultlib.inv_roundFunction
Compiling module xil_defaultlib.sbox
Compiling module xil_defaultlib.subBytes
Compiling module xil_defaultlib.shiftRows
Compiling module xil_defaultlib.mixColumns
Compiling module xil_defaultlib.roundFunction
Compiling module xil_defaultlib.functionT
Compiling module xil_defaultlib.keyExpansion
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.mem_ctrl
Compiling module xil_defaultlib.round_adder
Compiling module xil_defaultlib.cu
Compiling module xil_defaultlib.aes_total
Compiling module xil_defaultlib.glbl
Built simulation snapshot aes_total_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
add_force {/aes_total/clk} -radix hex {1 0ns} {0 50000ps} -repeat_every 100000ps
force71
add_force {/aes_total/rst_n} -radix hex {0 0ns}
force72
run 1000 ns
add_force {/aes_total/rst_n} -radix hex {1 0ns}
force73
add_force {/aes_total/key} -radix hex {000102030405060708090a0b0c0d0e0f 0ns}
force74
add_force {/aes_total/aes_in} -radix hex {00112233445566778899aabbccddeeff 0ns}
force75
add_force {/aes_total/mode} -radix hex {1 0ns}
force76
add_force {/aes_total/enc} -radix hex {1 0ns}
force77
add_force {/aes_total/keygen} -radix hex {1 0ns}
force78
run 1000 ns
add_force {/aes_total/run} -radix hex {1 0ns}
force79
run 1000 ns
add_force {/aes_total/run} -radix hex {0 0ns}
force80
run 1000 ns
run 1000 ns
run 1000 ns
add_force {/aes_total/keygen} -radix hex {0 0ns}
add_force {/aes_total/run} -radix hex {1 0ns}
run 1000 ns
add_force {/aes_total/run} -radix hex {0 0ns}
run 1000 ns
run 1000 ns
run 1000 ns
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/wlswo3149/Downloads/aes/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'aes_total' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/wlswo3149/Downloads/aes/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj aes_total_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/cu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/functionT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module functionT
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/inv_mixColumns.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inv_mixColumns
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/inv_roundFunction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inv_roundFunction
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/inv_sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inv_sbox
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/inv_shiftRows.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inv_shiftRows
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/inv_subBytes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inv_subBytes
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/keyExpansion.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keyExpansion
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/mem_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/mixColumns.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mixColumns
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/roundFunction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module roundFunction
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/round_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module round_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sbox
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/shiftRows.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftRows
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/subBytes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subBytes
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/aes_total.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_total
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/wlswo3149/Downloads/aes/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/wlswo3149/Downloads/aes/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /tools/xilinx/vivado_sdk_2018.2/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto b46609a7f5cc463b98be13deba0c962b --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot aes_total_behav xil_defaultlib.aes_total xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/wlswo3149/Downloads/aes/project_1/project_1.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.inv_shiftRows
Compiling module xil_defaultlib.inv_sbox
Compiling module xil_defaultlib.inv_subBytes
Compiling module xil_defaultlib.inv_mixColumns
Compiling module xil_defaultlib.inv_roundFunction
Compiling module xil_defaultlib.sbox
Compiling module xil_defaultlib.subBytes
Compiling module xil_defaultlib.shiftRows
Compiling module xil_defaultlib.mixColumns
Compiling module xil_defaultlib.roundFunction
Compiling module xil_defaultlib.functionT
Compiling module xil_defaultlib.keyExpansion
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.mem_ctrl
Compiling module xil_defaultlib.round_adder
Compiling module xil_defaultlib.cu
Compiling module xil_defaultlib.aes_total
Compiling module xil_defaultlib.glbl
Built simulation snapshot aes_total_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
add_force {/aes_total/clk} -radix hex {1 0ns} {0 50000ps} -repeat_every 100000ps
force84
add_force {/aes_total/rst_n} -radix hex {0 0ns}
force85
run 1000 ns
add_force {/aes_total/rst_n} -radix hex {1 0ns}
force86
add_force {/aes_total/key} -radix hex {000102030405060708090a0b0c0d0e0f 0ns}
force87
add_force {/aes_total/aes_in} -radix hex {00112233445566778899aabbccddeeff 0ns}
force88
add_force {/aes_total/mode} -radix hex {1 0ns}
force89
add_force {/aes_total/enc} -radix hex {1 0ns}
force90
add_force {/aes_total/keygen} -radix hex {1 0ns}
force91
run 1000 ns
add_force {/aes_total/run} -radix hex {1 0ns}
force92
run 1000 ns
add_force {/aes_total/run} -radix hex {0 0ns}
force93
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
add_force {/aes_total/keygen} -radix hex {0 0ns}
force94
add_force {/aes_total/run} -radix hex {1 0ns}
force95
run 1000 ns
add_force {/aes_total/run} -radix hex {0 0ns}
force96
run 1000 ns
run 1000 ns
run 1000 ns
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/wlswo3149/Downloads/aes/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'aes_total' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/wlswo3149/Downloads/aes/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj aes_total_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/cu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/functionT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module functionT
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/inv_mixColumns.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inv_mixColumns
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/inv_roundFunction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inv_roundFunction
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/inv_sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inv_sbox
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/inv_shiftRows.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inv_shiftRows
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/inv_subBytes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inv_subBytes
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/keyExpansion.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keyExpansion
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/mem_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/mixColumns.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mixColumns
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/roundFunction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module roundFunction
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/round_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module round_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sbox
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/shiftRows.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftRows
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/subBytes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subBytes
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/aes_total.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_total
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/wlswo3149/Downloads/aes/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/wlswo3149/Downloads/aes/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /tools/xilinx/vivado_sdk_2018.2/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto b46609a7f5cc463b98be13deba0c962b --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot aes_total_behav xil_defaultlib.aes_total xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/wlswo3149/Downloads/aes/project_1/project_1.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.inv_shiftRows
Compiling module xil_defaultlib.inv_sbox
Compiling module xil_defaultlib.inv_subBytes
Compiling module xil_defaultlib.inv_mixColumns
Compiling module xil_defaultlib.inv_roundFunction
Compiling module xil_defaultlib.sbox
Compiling module xil_defaultlib.subBytes
Compiling module xil_defaultlib.shiftRows
Compiling module xil_defaultlib.mixColumns
Compiling module xil_defaultlib.roundFunction
Compiling module xil_defaultlib.functionT
Compiling module xil_defaultlib.keyExpansion
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.mem_ctrl
Compiling module xil_defaultlib.round_adder
Compiling module xil_defaultlib.cu
Compiling module xil_defaultlib.aes_total
Compiling module xil_defaultlib.glbl
Built simulation snapshot aes_total_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
add_force {/aes_total/clk} -radix hex {1 0ns} {0 50000ps} -repeat_every 100000ps
force97
add_force {/aes_total/rst_n} -radix hex {0 0ns}
force98
run 1000 ns
add_force {/aes_total/rst_n} -radix hex {1 0ns}
force99
add_force {/aes_total/key} -radix hex {000102030405060708090a0b0c0d0e0f 0ns}
force100
add_force {/aes_total/aes_in} -radix hex {00112233445566778899aabbccddeeff 0ns}
force101
add_force {/aes_total/mode} -radix hex {1 0ns}
force102
add_force {/aes_total/enc} -radix hex {1 0ns}
force103
add_force {/aes_total/keygen} -radix hex {1 0ns}
force104
run 1000 ns
add_force {/aes_total/run} -radix hex {1 0ns}
force105
run 1000 ns
add_force {/aes_total/run} -radix hex {0 0ns}
force106
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
add_force {/aes_total/keygen} -radix hex {0 0ns}
force107
add_force {/aes_total/run} -radix hex {1 0ns}
force108
run 1000 ns
add_force {/aes_total/run} -radix hex {0 0ns}
force109
run 1000 ns
run 1000 ns
run 1000 ns
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/wlswo3149/Downloads/aes/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'aes_total' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/wlswo3149/Downloads/aes/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj aes_total_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/cu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/functionT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module functionT
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/inv_mixColumns.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inv_mixColumns
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/inv_roundFunction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inv_roundFunction
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/inv_sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inv_sbox
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/inv_shiftRows.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inv_shiftRows
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/inv_subBytes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inv_subBytes
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/keyExpansion.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keyExpansion
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/mem_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/mixColumns.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mixColumns
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/roundFunction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module roundFunction
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/round_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module round_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sbox
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/shiftRows.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftRows
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/subBytes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subBytes
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/aes_total.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_total
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/wlswo3149/Downloads/aes/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/wlswo3149/Downloads/aes/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /tools/xilinx/vivado_sdk_2018.2/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto b46609a7f5cc463b98be13deba0c962b --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot aes_total_behav xil_defaultlib.aes_total xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/wlswo3149/Downloads/aes/project_1/project_1.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.inv_shiftRows
Compiling module xil_defaultlib.inv_sbox
Compiling module xil_defaultlib.inv_subBytes
Compiling module xil_defaultlib.inv_mixColumns
Compiling module xil_defaultlib.inv_roundFunction
Compiling module xil_defaultlib.sbox
Compiling module xil_defaultlib.subBytes
Compiling module xil_defaultlib.shiftRows
Compiling module xil_defaultlib.mixColumns
Compiling module xil_defaultlib.roundFunction
Compiling module xil_defaultlib.functionT
Compiling module xil_defaultlib.keyExpansion
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.mem_ctrl
Compiling module xil_defaultlib.round_adder
Compiling module xil_defaultlib.cu
Compiling module xil_defaultlib.aes_total
Compiling module xil_defaultlib.glbl
Built simulation snapshot aes_total_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
add_force {/aes_total/clk} -radix hex {1 0ns} {0 50000ps} -repeat_every 100000ps
force110
add_force {/aes_total/rst_n} -radix hex {0 0ns}
force111
run 1000 ns
add_force {/aes_total/rst_n} -radix hex {1 0ns}
force112
add_force {/aes_total/key} -radix hex {000102030405060708090a0b0c0d0e0f 0ns}
force113
add_force {/aes_total/aes_in} -radix hex {00112233445566778899aabbccddeeff 0ns}
force114
add_force {/aes_total/mode} -radix hex {1 0ns}
force115
add_force {/aes_total/enc} -radix hex {1 0ns}
force116
add_force {/aes_total/keygen} -radix hex {1 0ns}
force117
run 1000 ns
add_force {/aes_total/run} -radix hex {1 0ns}
force118
run 1000 ns
add_force {/aes_total/run} -radix hex {0 0ns}
force119
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
add_force {/aes_total/keygen} -radix hex {0 0ns}
force120
add_force {/aes_total/run} -radix hex {1 0ns}
force121
run 1000 ns
add_force {/aes_total/run} -radix hex {0 0ns}
force122
run 1000 ns
run 1000 ns
run 1000 ns
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/wlswo3149/Downloads/aes/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'aes_total' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/wlswo3149/Downloads/aes/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj aes_total_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/cu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/functionT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module functionT
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/inv_mixColumns.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inv_mixColumns
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/inv_roundFunction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inv_roundFunction
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/inv_sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inv_sbox
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/inv_shiftRows.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inv_shiftRows
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/inv_subBytes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inv_subBytes
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/keyExpansion.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keyExpansion
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/mem_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/mixColumns.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mixColumns
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/roundFunction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module roundFunction
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/round_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module round_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sbox
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/shiftRows.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftRows
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/subBytes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subBytes
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/aes_total.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_total
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/wlswo3149/Downloads/aes/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/wlswo3149/Downloads/aes/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /tools/xilinx/vivado_sdk_2018.2/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto b46609a7f5cc463b98be13deba0c962b --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot aes_total_behav xil_defaultlib.aes_total xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/wlswo3149/Downloads/aes/project_1/project_1.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.inv_shiftRows
Compiling module xil_defaultlib.inv_sbox
Compiling module xil_defaultlib.inv_subBytes
Compiling module xil_defaultlib.inv_mixColumns
Compiling module xil_defaultlib.inv_roundFunction
Compiling module xil_defaultlib.sbox
Compiling module xil_defaultlib.subBytes
Compiling module xil_defaultlib.shiftRows
Compiling module xil_defaultlib.mixColumns
Compiling module xil_defaultlib.roundFunction
Compiling module xil_defaultlib.functionT
Compiling module xil_defaultlib.keyExpansion
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.mem_ctrl
Compiling module xil_defaultlib.round_adder
Compiling module xil_defaultlib.cu
Compiling module xil_defaultlib.aes_total
Compiling module xil_defaultlib.glbl
Built simulation snapshot aes_total_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
add_force {/aes_total/clk} -radix hex {1 0ns} {0 50000ps} -repeat_every 100000ps
force123
force97
invalid command name "force97"
add_force {/aes_total/clk} -radix hex {1 0ns} {0 50000ps} -repeat_every 100000ps
force124
add_force {/aes_total/rst_n} -radix hex {0 0ns}
force125
run 1000 ns
add_force {/aes_total/rst_n} -radix hex {1 0ns}
force126
add_force {/aes_total/key} -radix hex {000102030405060708090a0b0c0d0e0f 0ns}
force127
add_force {/aes_total/aes_in} -radix hex {00112233445566778899aabbccddeeff 0ns}
force128
add_force {/aes_total/mode} -radix hex {1 0ns}
force129
add_force {/aes_total/enc} -radix hex {1 0ns}
force130
add_force {/aes_total/keygen} -radix hex {1 0ns}
force131
run 1000 ns
add_force {/aes_total/run} -radix hex {1 0ns}
force132
run 1000 ns
add_force {/aes_total/run} -radix hex {0 0ns}
force133
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
add_force {/aes_total/keygen} -radix hex {0 0ns}
force134
add_force {/aes_total/run} -radix hex {1 0ns}
force135
run 1000 ns
add_force {/aes_total/run} -radix hex {0 0ns}
force136
run 1000 ns
run 1000 ns
run 1000 ns
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/wlswo3149/Downloads/aes/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'aes_total' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/wlswo3149/Downloads/aes/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj aes_total_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/cu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/functionT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module functionT
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/inv_mixColumns.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inv_mixColumns
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/inv_roundFunction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inv_roundFunction
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/inv_sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inv_sbox
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/inv_shiftRows.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inv_shiftRows
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/inv_subBytes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inv_subBytes
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/keyExpansion.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keyExpansion
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/mem_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/mixColumns.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mixColumns
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/roundFunction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module roundFunction
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/round_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module round_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sbox
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/shiftRows.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftRows
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/subBytes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subBytes
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/aes_total.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_total
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/wlswo3149/Downloads/aes/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/wlswo3149/Downloads/aes/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /tools/xilinx/vivado_sdk_2018.2/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto b46609a7f5cc463b98be13deba0c962b --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot aes_total_behav xil_defaultlib.aes_total xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/wlswo3149/Downloads/aes/project_1/project_1.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.inv_shiftRows
Compiling module xil_defaultlib.inv_sbox
Compiling module xil_defaultlib.inv_subBytes
Compiling module xil_defaultlib.inv_mixColumns
Compiling module xil_defaultlib.inv_roundFunction
Compiling module xil_defaultlib.sbox
Compiling module xil_defaultlib.subBytes
Compiling module xil_defaultlib.shiftRows
Compiling module xil_defaultlib.mixColumns
Compiling module xil_defaultlib.roundFunction
Compiling module xil_defaultlib.functionT
Compiling module xil_defaultlib.keyExpansion
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.mem_ctrl
Compiling module xil_defaultlib.round_adder
Compiling module xil_defaultlib.cu
Compiling module xil_defaultlib.aes_total
Compiling module xil_defaultlib.glbl
Built simulation snapshot aes_total_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
add_force {/aes_total/clk} -radix hex {1 0ns} {0 50000ps} -repeat_every 100000ps
force137
add_force {/aes_total/rst_n} -radix hex {0 0ns}
force138
run 1000 ns
add_force {/aes_total/rst_n} -radix hex {1 0ns}
force139
add_force {/aes_total/key} -radix hex {000102030405060708090a0b0c0d0e0f 0ns}
force140
add_force {/aes_total/aes_in} -radix hex {00112233445566778899aabbccddeeff 0ns}
force141
add_force {/aes_total/mode} -radix hex {1 0ns}
force142
add_force {/aes_total/enc} -radix hex {1 0ns}
force143
add_force {/aes_total/keygen} -radix hex {1 0ns}
force144
run 1000 ns
add_force {/aes_total/run} -radix hex {1 0ns}
force145
run 1000 ns
add_force {/aes_total/run} -radix hex {0 0ns}
force146
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
add_force {/aes_total/keygen} -radix hex {0 0ns}
force147
add_force {/aes_total/run} -radix hex {1 0ns}a
extra characters after close-brace
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/wlswo3149/Downloads/aes/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'aes_total' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/wlswo3149/Downloads/aes/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj aes_total_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/cu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/functionT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module functionT
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/inv_mixColumns.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inv_mixColumns
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/inv_roundFunction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inv_roundFunction
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/inv_sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inv_sbox
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/inv_shiftRows.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inv_shiftRows
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/inv_subBytes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inv_subBytes
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/keyExpansion.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keyExpansion
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/mem_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/mixColumns.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mixColumns
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/roundFunction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module roundFunction
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/round_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module round_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sbox
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/shiftRows.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftRows
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/subBytes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subBytes
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/aes_total.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_total
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/wlswo3149/Downloads/aes/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/wlswo3149/Downloads/aes/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /tools/xilinx/vivado_sdk_2018.2/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto b46609a7f5cc463b98be13deba0c962b --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot aes_total_behav xil_defaultlib.aes_total xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/wlswo3149/Downloads/aes/project_1/project_1.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.inv_shiftRows
Compiling module xil_defaultlib.inv_sbox
Compiling module xil_defaultlib.inv_subBytes
Compiling module xil_defaultlib.inv_mixColumns
Compiling module xil_defaultlib.inv_roundFunction
Compiling module xil_defaultlib.sbox
Compiling module xil_defaultlib.subBytes
Compiling module xil_defaultlib.shiftRows
Compiling module xil_defaultlib.mixColumns
Compiling module xil_defaultlib.roundFunction
Compiling module xil_defaultlib.functionT
Compiling module xil_defaultlib.keyExpansion
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.mem_ctrl
Compiling module xil_defaultlib.round_adder
Compiling module xil_defaultlib.cu
Compiling module xil_defaultlib.aes_total
Compiling module xil_defaultlib.glbl
Built simulation snapshot aes_total_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
add_force {/aes_total/clk} -radix hex {1 0ns} {0 50000ps} -repeat_every 100000ps
force148
add_force {/aes_total/rst_n} -radix hex {0 0ns}
force149
run 1000 ns
add_force {/aes_total/rst_n} -radix hex {1 0ns}
force150
add_force {/aes_total/key} -radix hex {000102030405060708090a0b0c0d0e0f 0ns}
force151
add_force {/aes_total/aes_in} -radix hex {00112233445566778899aabbccddeeff 0ns}
force152
add_force {/aes_total/mode} -radix hex {1 0ns}
force153
add_force {/aes_total/enc} -radix hex {1 0ns}
force154
add_force {/aes_total/keygen} -radix hex {1 0ns}
force155
run 1000 ns
add_force {/aes_total/run} -radix hex {1 0ns}
force156
run 1000 ns
add_force {/aes_total/run} -radix hex {0 0ns}
force157
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
add_force {/aes_total/keygen} -radix hex {0 0ns}
force158
add_force {/aes_total/run} -radix hex {1 0ns}a
extra characters after close-brace
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/wlswo3149/Downloads/aes/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'aes_total' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/wlswo3149/Downloads/aes/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj aes_total_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/cu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/functionT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module functionT
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/inv_mixColumns.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inv_mixColumns
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/inv_roundFunction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inv_roundFunction
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/inv_sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inv_sbox
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/inv_shiftRows.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inv_shiftRows
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/inv_subBytes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inv_subBytes
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/keyExpansion.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keyExpansion
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/mem_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/mixColumns.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mixColumns
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/roundFunction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module roundFunction
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/round_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module round_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sbox
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/shiftRows.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftRows
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/subBytes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subBytes
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/aes_total.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_total
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/wlswo3149/Downloads/aes/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/wlswo3149/Downloads/aes/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /tools/xilinx/vivado_sdk_2018.2/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto b46609a7f5cc463b98be13deba0c962b --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot aes_total_behav xil_defaultlib.aes_total xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/wlswo3149/Downloads/aes/project_1/project_1.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.inv_shiftRows
Compiling module xil_defaultlib.inv_sbox
Compiling module xil_defaultlib.inv_subBytes
Compiling module xil_defaultlib.inv_mixColumns
Compiling module xil_defaultlib.inv_roundFunction
Compiling module xil_defaultlib.sbox
Compiling module xil_defaultlib.subBytes
Compiling module xil_defaultlib.shiftRows
Compiling module xil_defaultlib.mixColumns
Compiling module xil_defaultlib.roundFunction
Compiling module xil_defaultlib.functionT
Compiling module xil_defaultlib.keyExpansion
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.mem_ctrl
Compiling module xil_defaultlib.round_adder
Compiling module xil_defaultlib.cu
Compiling module xil_defaultlib.aes_total
Compiling module xil_defaultlib.glbl
Built simulation snapshot aes_total_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
add_force {/aes_total/clk} -radix hex {1 0ns} {0 50000ps} -repeat_every 100000ps
force159
add_force {/aes_total/rst_n} -radix hex {0 0ns}
force160
run 1000 ns
add_force {/aes_total/rst_n} -radix hex {1 0ns}
force161
add_force {/aes_total/key} -radix hex {000102030405060708090a0b0c0d0e0f 0ns}
force162
add_force {/aes_total/aes_in} -radix hex {00112233445566778899aabbccddeeff 0ns}
force163
add_force {/aes_total/mode} -radix hex {1 0ns}
force164
add_force {/aes_total/enc} -radix hex {1 0ns}
force165
add_force {/aes_total/keygen} -radix hex {1 0ns}
force166
run 1000 ns
add_force {/aes_total/run} -radix hex {1 0ns}
force167
run 1000 ns
add_force {/aes_total/run} -radix hex {0 0ns}
force168
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
add_force {/aes_total/keygen} -radix hex {0 0ns}
force169
add_force {/aes_total/run} -radix hex {1 0ns}a
extra characters after close-brace
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/wlswo3149/Downloads/aes/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'aes_total' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/wlswo3149/Downloads/aes/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj aes_total_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/cu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/functionT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module functionT
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/inv_mixColumns.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inv_mixColumns
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/inv_roundFunction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inv_roundFunction
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/inv_sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inv_sbox
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/inv_shiftRows.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inv_shiftRows
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/inv_subBytes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inv_subBytes
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/keyExpansion.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keyExpansion
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/mem_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/mixColumns.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mixColumns
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/roundFunction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module roundFunction
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/round_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module round_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sbox
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/shiftRows.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftRows
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/subBytes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subBytes
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/aes_total.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_total
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/wlswo3149/Downloads/aes/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/wlswo3149/Downloads/aes/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /tools/xilinx/vivado_sdk_2018.2/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto b46609a7f5cc463b98be13deba0c962b --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot aes_total_behav xil_defaultlib.aes_total xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/wlswo3149/Downloads/aes/project_1/project_1.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.inv_shiftRows
Compiling module xil_defaultlib.inv_sbox
Compiling module xil_defaultlib.inv_subBytes
Compiling module xil_defaultlib.inv_mixColumns
Compiling module xil_defaultlib.inv_roundFunction
Compiling module xil_defaultlib.sbox
Compiling module xil_defaultlib.subBytes
Compiling module xil_defaultlib.shiftRows
Compiling module xil_defaultlib.mixColumns
Compiling module xil_defaultlib.roundFunction
Compiling module xil_defaultlib.functionT
Compiling module xil_defaultlib.keyExpansion
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.mem_ctrl
Compiling module xil_defaultlib.round_adder
Compiling module xil_defaultlib.cu
Compiling module xil_defaultlib.aes_total
Compiling module xil_defaultlib.glbl
Built simulation snapshot aes_total_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
add_force {/aes_total/clk} -radix hex {1 0ns} {0 50000ps} -repeat_every 100000ps
force170
add_force {/aes_total/rst_n} -radix hex {0 0ns}
force171
run 1000 ns
add_force {/aes_total/rst_n} -radix hex {1 0ns}
force172
add_force {/aes_total/key} -radix hex {000102030405060708090a0b0c0d0e0f 0ns}
force173
add_force {/aes_total/aes_in} -radix hex {00112233445566778899aabbccddeeff 0ns}
force174
add_force {/aes_total/mode} -radix hex {1 0ns}
force175
add_force {/aes_total/enc} -radix hex {1 0ns}
force176
add_force {/aes_total/keygen} -radix hex {1 0ns}
force177
run 1000 ns
add_force {/aes_total/run} -radix hex {1 0ns}
force178
run 1000 ns
add_force {/aes_total/run} -radix hex {0 0ns}
force179
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
add_force {/aes_total/keygen} -radix hex {0 0ns}
force180
add_force {/aes_total/run} -radix hex {1 0ns}a
extra characters after close-brace
run 1000 ns
add_force {/aes_total/run} -radix hex {1 0ns}
run 1000 ns
add_force {/aes_total/run} -radix hex {0 0ns}
run 1000 ns
run 1000 ns
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/wlswo3149/Downloads/aes/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'aes_total' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/wlswo3149/Downloads/aes/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj aes_total_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/cu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/functionT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module functionT
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/inv_mixColumns.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inv_mixColumns
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/inv_roundFunction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inv_roundFunction
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/inv_sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inv_sbox
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/inv_shiftRows.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inv_shiftRows
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/inv_subBytes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inv_subBytes
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/keyExpansion.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keyExpansion
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/mem_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/mixColumns.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mixColumns
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/roundFunction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module roundFunction
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/round_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module round_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sbox
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/shiftRows.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftRows
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/subBytes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subBytes
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/aes_total.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_total
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/wlswo3149/Downloads/aes/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/wlswo3149/Downloads/aes/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /tools/xilinx/vivado_sdk_2018.2/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto b46609a7f5cc463b98be13deba0c962b --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot aes_total_behav xil_defaultlib.aes_total xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/wlswo3149/Downloads/aes/project_1/project_1.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.inv_shiftRows
Compiling module xil_defaultlib.inv_sbox
Compiling module xil_defaultlib.inv_subBytes
Compiling module xil_defaultlib.inv_mixColumns
Compiling module xil_defaultlib.inv_roundFunction
Compiling module xil_defaultlib.sbox
Compiling module xil_defaultlib.subBytes
Compiling module xil_defaultlib.shiftRows
Compiling module xil_defaultlib.mixColumns
Compiling module xil_defaultlib.roundFunction
Compiling module xil_defaultlib.functionT
Compiling module xil_defaultlib.keyExpansion
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.mem_ctrl
Compiling module xil_defaultlib.round_adder
Compiling module xil_defaultlib.cu
Compiling module xil_defaultlib.aes_total
Compiling module xil_defaultlib.glbl
Built simulation snapshot aes_total_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 7119.582 ; gain = 0.000 ; free physical = 19400 ; free virtual = 87991
add_force {/aes_total/clk} -radix hex {1 0ns} {0 50000ps} -repeat_every 100000ps
force183
add_force {/aes_total/rst_n} -radix hex {0 0ns}
force184
run 1000 ns
add_force {/aes_total/rst_n} -radix hex {1 0ns}
force185
add_force {/aes_total/key} -radix hex {000102030405060708090a0b0c0d0e0f 0ns}
force186
add_force {/aes_total/aes_in} -radix hex {00112233445566778899aabbccddeeff 0ns}
force187
add_force {/aes_total/mode} -radix hex {1 0ns}
force188
add_force {/aes_total/enc} -radix hex {1 0ns}
force189
add_force {/aes_total/keygen} -radix hex {1 0ns}
force190
run 1000 ns
add_force {/aes_total/run} -radix hex {1 0ns}
force191
run 1000 ns
add_force {/aes_total/run} -radix hex {0 0ns}
force192
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
add_force {/aes_total/keygen} -radix hex {0 0ns}
force193
add_force {/aes_total/run} -radix hex {1 0ns}a
extra characters after close-brace
add_force {/aes_total/keygen} -radix hex {0 0ns}
run 1000 ns
add_force {/aes_total/run} -radix hex {0 0ns}
run 1000 ns
run 1000 ns
add_force {/aes_total/run} -radix hex {1 0ns}
run 1000 ns
add_force {/aes_total/run} -radix hex {0 0ns}
run 1000 ns
run 1000 ns
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/wlswo3149/Downloads/aes/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'aes_total' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/wlswo3149/Downloads/aes/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj aes_total_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/cu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/functionT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module functionT
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/inv_mixColumns.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inv_mixColumns
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/inv_roundFunction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inv_roundFunction
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/inv_sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inv_sbox
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/inv_shiftRows.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inv_shiftRows
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/inv_subBytes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inv_subBytes
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/keyExpansion.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keyExpansion
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/mem_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/mixColumns.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mixColumns
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/roundFunction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module roundFunction
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/round_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module round_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sbox
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/shiftRows.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftRows
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/subBytes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subBytes
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wlswo3149/Downloads/aes/aes_total.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_total
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/wlswo3149/Downloads/aes/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/wlswo3149/Downloads/aes/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /tools/xilinx/vivado_sdk_2018.2/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto b46609a7f5cc463b98be13deba0c962b --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot aes_total_behav xil_defaultlib.aes_total xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/wlswo3149/Downloads/aes/project_1/project_1.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.inv_shiftRows
Compiling module xil_defaultlib.inv_sbox
Compiling module xil_defaultlib.inv_subBytes
Compiling module xil_defaultlib.inv_mixColumns
Compiling module xil_defaultlib.inv_roundFunction
Compiling module xil_defaultlib.sbox
Compiling module xil_defaultlib.subBytes
Compiling module xil_defaultlib.shiftRows
Compiling module xil_defaultlib.mixColumns
Compiling module xil_defaultlib.roundFunction
Compiling module xil_defaultlib.functionT
Compiling module xil_defaultlib.keyExpansion
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.mem_ctrl
Compiling module xil_defaultlib.round_adder
Compiling module xil_defaultlib.cu
Compiling module xil_defaultlib.aes_total
Compiling module xil_defaultlib.glbl
Built simulation snapshot aes_total_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
