15:54:17 **** Build of configuration Debug for project xuartps_intr_example_1_system ****
make all 
Generating bif file for the system project
generate_system_bif.bat 64777 C:/vi/z702/uart1/export/uart1/uart1.xpfm standalone_domain C:/vi/z702/xuartps_intr_example_1_system/Debug/system.bif
sdcard_gen --xpfm C:/vi/z702/uart1/export/uart1/uart1.xpfm --sys_config uart1 --bif C:/vi/z702/xuartps_intr_example_1_system/Debug/system.bif --no_bitstream --elf C:/vi/z702/xuartps_intr_example_1/Debug/xuartps_intr_example_1.elf,ps7_cortexa9_0
Running C:/Xilinx/Vitis/2023.2/bin/bootgen  -image C:/vi/z702/xuartps_intr_example_1_system/Debug/sd_card_temp/boot.bif -w -o i BOOT.BIN

15:54:21 Build Finished (took 4s.407ms)

