# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:34:21 on Jul 20,2024
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 09:34:22 on Jul 20,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:34:22 on Jul 20,2024
# vlog -reportprogress 300 ./alu_1bit.sv 
# -- Compiling module alu_1bit
# -- Compiling module alu_1bit_tb
# 
# Top level modules:
# 	alu_1bit_tb
# End time: 09:34:22 on Jul 20,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:34:22 on Jul 20,2024
# vlog -reportprogress 300 ./clockDivider.sv 
# -- Compiling module clockDivider
# -- Compiling module clockDivider_testbench
# 
# Top level modules:
# 	clockDivider_testbench
# End time: 09:34:22 on Jul 20,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:34:22 on Jul 20,2024
# vlog -reportprogress 300 ./ControlSignal.sv 
# -- Compiling module ControlSignal
# 
# Top level modules:
# 	ControlSignal
# End time: 09:34:22 on Jul 20,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:34:22 on Jul 20,2024
# vlog -reportprogress 300 ./CPU.sv 
# -- Compiling module CPU
# -- Compiling module cpu_tb
# 
# Top level modules:
# 	cpu_tb
# End time: 09:34:22 on Jul 20,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:34:22 on Jul 20,2024
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# -- Compiling module D_FF_testbench
# 
# Top level modules:
# 	D_FF_testbench
# End time: 09:34:22 on Jul 20,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:34:22 on Jul 20,2024
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 09:34:22 on Jul 20,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:34:22 on Jul 20,2024
# vlog -reportprogress 300 ./Datapath.sv 
# -- Compiling module Datapath
# 
# Top level modules:
# 	Datapath
# End time: 09:34:23 on Jul 20,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:34:23 on Jul 20,2024
# vlog -reportprogress 300 ./decoder2_4.sv 
# -- Compiling module decoder2_4
# -- Compiling module decoder3_8
# -- Compiling module decoder5_32
# 
# Top level modules:
# 	decoder5_32
# End time: 09:34:23 on Jul 20,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:34:23 on Jul 20,2024
# vlog -reportprogress 300 ./decoder3_8.sv 
# End time: 09:34:23 on Jul 20,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:34:23 on Jul 20,2024
# vlog -reportprogress 300 ./decoder5_32.sv 
# -- Compiling module decoder5_32
# -- Compiling module decoder5_32_testbench
# 
# Top level modules:
# 	decoder5_32_testbench
# End time: 09:34:23 on Jul 20,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:34:23 on Jul 20,2024
# vlog -reportprogress 300 ./FlagReg.sv 
# -- Compiling module FlagReg
# 
# Top level modules:
# 	FlagReg
# End time: 09:34:23 on Jul 20,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:34:23 on Jul 20,2024
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# -- Compiling module fullAdder_64
# -- Compiling module fullAdder_tb
# 
# Top level modules:
# 	fullAdder_64
# 	fullAdder_tb
# End time: 09:34:24 on Jul 20,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:34:24 on Jul 20,2024
# vlog -reportprogress 300 ./InstructionFetch.sv 
# -- Compiling module InstructionFetch
# 
# Top level modules:
# 	InstructionFetch
# End time: 09:34:24 on Jul 20,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:34:24 on Jul 20,2024
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 09:34:24 on Jul 20,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:34:24 on Jul 20,2024
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 09:34:24 on Jul 20,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:34:24 on Jul 20,2024
# vlog -reportprogress 300 ./muxes.sv 
# -- Compiling module mux2to1_Nbit
# -- Compiling module mux2to1
# -- Compiling module mux4to1
# -- Compiling module mux8to1
# -- Compiling module mux16to1
# -- Compiling module mux32to1
# -- Compiling module mux4to1_64bit
# -- Compiling module mux32to1_64bit
# -- Compiling module mux2to1_tb
# -- Compiling module mux4to1_tb
# -- Compiling module mux8to1_tb
# -- Compiling module mux16to1_tb
# -- Compiling module mux32to1_tb
# -- Compiling module mux4to1_64_tb
# -- Compiling module mux32to1_64_tb
# 
# Top level modules:
# 	mux2to1_Nbit
# 	mux4to1_64bit
# 	mux32to1_64bit
# 	mux2to1_tb
# 	mux4to1_tb
# 	mux8to1_tb
# 	mux16to1_tb
# 	mux32to1_tb
# 	mux4to1_64_tb
# 	mux32to1_64_tb
# End time: 09:34:24 on Jul 20,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:34:24 on Jul 20,2024
# vlog -reportprogress 300 ./ProgramCounter.sv 
# -- Compiling module ProgramCounter
# 
# Top level modules:
# 	ProgramCounter
# End time: 09:34:25 on Jul 20,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:34:25 on Jul 20,2024
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 09:34:25 on Jul 20,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:34:25 on Jul 20,2024
# vlog -reportprogress 300 ./register64.sv 
# -- Compiling module register64
# -- Compiling module register64_tb
# 
# Top level modules:
# 	register64_tb
# End time: 09:34:25 on Jul 20,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:34:25 on Jul 20,2024
# vlog -reportprogress 300 ./SignExtend.sv 
# -- Compiling module SignExtend
# 
# Top level modules:
# 	SignExtend
# End time: 09:34:25 on Jul 20,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work cpu_tb 
# Start time: 09:34:25 on Jul 20,2024
# Loading sv_std.std
# Loading work.cpu_tb
# Loading work.CPU
# Loading work.InstructionFetch
# Loading work.instructmem
# Loading work.fullAdder_64
# Loading work.fullAdder
# Loading work.SignExtend
# Loading work.mux2to1_Nbit
# Loading work.shifter
# Loading work.mux4to1_64bit
# Loading work.ProgramCounter
# Loading work.ControlSignal
# Loading work.Datapath
# Loading work.regfile
# Loading work.decoder5_32
# Loading work.decoder2_4
# Loading work.decoder3_8
# Loading work.mux32to1_64bit
# Loading work.alu
# Loading work.alu_1bit
# Loading work.mux2to1
# Loading work.mux8to1
# Loading work.mux4to1
# Loading work.FlagReg
# Loading work.datamem
# Loading work.D_FF
# Loading work.mux32to1
# Loading work.mux16to1
# Loading work.register64
# ** Error: (vsim-3063) ./regfile.sv(13): Port 'sel' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/dut/data/TheRegisterFile/writeDecoder File: ./decoder5_32.sv
# ** Error: (vsim-3063) ./decoder5_32.sv(8): Port 'en' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/dut/data/TheRegisterFile/writeDecoder/d1 File: ./decoder2_4.sv
# ** Error: (vsim-3063) ./decoder5_32.sv(9): Port 'en' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/dut/data/TheRegisterFile/writeDecoder/d2 File: ./decoder2_4.sv
# ** Error: (vsim-3063) ./decoder5_32.sv(10): Port 'en' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/dut/data/TheRegisterFile/writeDecoder/d3 File: ./decoder2_4.sv
# ** Error: (vsim-3063) ./decoder5_32.sv(11): Port 'en' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/dut/data/TheRegisterFile/writeDecoder/d4 File: ./decoder2_4.sv
# ** Error: (vsim-3063) ./decoder5_32.sv(12): Port 'en' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/dut/data/TheRegisterFile/writeDecoder/d5 File: ./decoder2_4.sv
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./runlab.do PAUSED at line 33
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:36:17 on Jul 20,2024
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 09:36:17 on Jul 20,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:36:17 on Jul 20,2024
# vlog -reportprogress 300 ./alu_1bit.sv 
# -- Compiling module alu_1bit
# -- Compiling module alu_1bit_tb
# 
# Top level modules:
# 	alu_1bit_tb
# End time: 09:36:17 on Jul 20,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:36:17 on Jul 20,2024
# vlog -reportprogress 300 ./clockDivider.sv 
# -- Compiling module clockDivider
# -- Compiling module clockDivider_testbench
# 
# Top level modules:
# 	clockDivider_testbench
# End time: 09:36:17 on Jul 20,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:36:17 on Jul 20,2024
# vlog -reportprogress 300 ./ControlSignal.sv 
# -- Compiling module ControlSignal
# 
# Top level modules:
# 	ControlSignal
# End time: 09:36:17 on Jul 20,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:36:18 on Jul 20,2024
# vlog -reportprogress 300 ./CPU.sv 
# -- Compiling module CPU
# -- Compiling module cpu_tb
# 
# Top level modules:
# 	cpu_tb
# End time: 09:36:18 on Jul 20,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:36:18 on Jul 20,2024
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# -- Compiling module D_FF_testbench
# 
# Top level modules:
# 	D_FF_testbench
# End time: 09:36:18 on Jul 20,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:36:18 on Jul 20,2024
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 09:36:18 on Jul 20,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:36:18 on Jul 20,2024
# vlog -reportprogress 300 ./Datapath.sv 
# -- Compiling module Datapath
# 
# Top level modules:
# 	Datapath
# End time: 09:36:18 on Jul 20,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:36:18 on Jul 20,2024
# vlog -reportprogress 300 ./decoder2_4.sv 
# -- Compiling module decoder2_4
# -- Compiling module decoder3_8
# -- Compiling module decoder5_32
# 
# Top level modules:
# 	decoder5_32
# End time: 09:36:18 on Jul 20,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:36:18 on Jul 20,2024
# vlog -reportprogress 300 ./decoder3_8.sv 
# End time: 09:36:18 on Jul 20,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:36:18 on Jul 20,2024
# vlog -reportprogress 300 ./decoder5_32.sv 
# -- Compiling module decoder5_32
# -- Compiling module decoder5_32_testbench
# 
# Top level modules:
# 	decoder5_32_testbench
# End time: 09:36:19 on Jul 20,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:36:19 on Jul 20,2024
# vlog -reportprogress 300 ./FlagReg.sv 
# -- Compiling module FlagReg
# 
# Top level modules:
# 	FlagReg
# End time: 09:36:19 on Jul 20,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:36:19 on Jul 20,2024
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# -- Compiling module fullAdder_64
# -- Compiling module fullAdder_tb
# 
# Top level modules:
# 	fullAdder_64
# 	fullAdder_tb
# End time: 09:36:19 on Jul 20,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:36:19 on Jul 20,2024
# vlog -reportprogress 300 ./InstructionFetch.sv 
# -- Compiling module InstructionFetch
# 
# Top level modules:
# 	InstructionFetch
# End time: 09:36:19 on Jul 20,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:36:19 on Jul 20,2024
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 09:36:19 on Jul 20,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:36:19 on Jul 20,2024
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 09:36:19 on Jul 20,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:36:20 on Jul 20,2024
# vlog -reportprogress 300 ./muxes.sv 
# -- Compiling module mux2to1_Nbit
# -- Compiling module mux2to1
# -- Compiling module mux4to1
# -- Compiling module mux8to1
# -- Compiling module mux16to1
# -- Compiling module mux32to1
# -- Compiling module mux4to1_64bit
# -- Compiling module mux32to1_64bit
# -- Compiling module mux2to1_tb
# -- Compiling module mux4to1_tb
# -- Compiling module mux8to1_tb
# -- Compiling module mux16to1_tb
# -- Compiling module mux32to1_tb
# -- Compiling module mux4to1_64_tb
# -- Compiling module mux32to1_64_tb
# 
# Top level modules:
# 	mux2to1_Nbit
# 	mux4to1_64bit
# 	mux32to1_64bit
# 	mux2to1_tb
# 	mux4to1_tb
# 	mux8to1_tb
# 	mux16to1_tb
# 	mux32to1_tb
# 	mux4to1_64_tb
# 	mux32to1_64_tb
# End time: 09:36:20 on Jul 20,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:36:20 on Jul 20,2024
# vlog -reportprogress 300 ./ProgramCounter.sv 
# -- Compiling module ProgramCounter
# 
# Top level modules:
# 	ProgramCounter
# End time: 09:36:20 on Jul 20,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:36:20 on Jul 20,2024
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 09:36:20 on Jul 20,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:36:20 on Jul 20,2024
# vlog -reportprogress 300 ./register64.sv 
# -- Compiling module register64
# -- Compiling module register64_tb
# 
# Top level modules:
# 	register64_tb
# End time: 09:36:20 on Jul 20,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:36:20 on Jul 20,2024
# vlog -reportprogress 300 ./SignExtend.sv 
# -- Compiling module SignExtend
# 
# Top level modules:
# 	SignExtend
# End time: 09:36:20 on Jul 20,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work cpu_tb 
# Start time: 09:34:25 on Jul 20,2024
# Loading sv_std.std
# Loading work.cpu_tb
# Loading work.CPU
# Loading work.InstructionFetch
# Loading work.instructmem
# Loading work.fullAdder_64
# Loading work.fullAdder
# Loading work.SignExtend
# Loading work.mux2to1_Nbit
# Loading work.shifter
# Loading work.mux4to1_64bit
# Loading work.ProgramCounter
# Loading work.ControlSignal
# Loading work.Datapath
# Loading work.regfile
# Loading work.decoder5_32
# Loading work.decoder2_4
# Loading work.decoder3_8
# Loading work.mux32to1_64bit
# Loading work.alu
# Loading work.alu_1bit
# Loading work.mux2to1
# Loading work.mux8to1
# Loading work.mux4to1
# Loading work.FlagReg
# Loading work.datamem
# Loading work.D_FF
# Loading work.mux32to1
# Loading work.mux16to1
# Loading work.register64
# ** Error: (vsim-3063) ./regfile.sv(13): Port 'sel' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/dut/data/TheRegisterFile/writeDecoder File: ./decoder5_32.sv
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./runlab.do PAUSED at line 33
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:38:20 on Jul 20,2024
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 09:38:20 on Jul 20,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:38:20 on Jul 20,2024
# vlog -reportprogress 300 ./alu_1bit.sv 
# -- Compiling module alu_1bit
# -- Compiling module alu_1bit_tb
# 
# Top level modules:
# 	alu_1bit_tb
# End time: 09:38:20 on Jul 20,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:38:20 on Jul 20,2024
# vlog -reportprogress 300 ./clockDivider.sv 
# -- Compiling module clockDivider
# -- Compiling module clockDivider_testbench
# 
# Top level modules:
# 	clockDivider_testbench
# End time: 09:38:20 on Jul 20,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:38:21 on Jul 20,2024
# vlog -reportprogress 300 ./ControlSignal.sv 
# -- Compiling module ControlSignal
# 
# Top level modules:
# 	ControlSignal
# End time: 09:38:21 on Jul 20,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:38:21 on Jul 20,2024
# vlog -reportprogress 300 ./CPU.sv 
# -- Compiling module CPU
# -- Compiling module cpu_tb
# 
# Top level modules:
# 	cpu_tb
# End time: 09:38:21 on Jul 20,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:38:21 on Jul 20,2024
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# -- Compiling module D_FF_testbench
# 
# Top level modules:
# 	D_FF_testbench
# End time: 09:38:21 on Jul 20,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:38:21 on Jul 20,2024
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 09:38:21 on Jul 20,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:38:21 on Jul 20,2024
# vlog -reportprogress 300 ./Datapath.sv 
# -- Compiling module Datapath
# 
# Top level modules:
# 	Datapath
# End time: 09:38:21 on Jul 20,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:38:21 on Jul 20,2024
# vlog -reportprogress 300 ./decoder2_4.sv 
# -- Compiling module decoder2_4
# -- Compiling module decoder3_8
# -- Compiling module decoder5_32
# 
# Top level modules:
# 	decoder5_32
# End time: 09:38:21 on Jul 20,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:38:22 on Jul 20,2024
# vlog -reportprogress 300 ./decoder3_8.sv 
# End time: 09:38:22 on Jul 20,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:38:22 on Jul 20,2024
# vlog -reportprogress 300 ./decoder5_32.sv 
# -- Compiling module decoder5_32
# -- Compiling module decoder5_32_testbench
# 
# Top level modules:
# 	decoder5_32_testbench
# End time: 09:38:22 on Jul 20,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:38:22 on Jul 20,2024
# vlog -reportprogress 300 ./FlagReg.sv 
# -- Compiling module FlagReg
# 
# Top level modules:
# 	FlagReg
# End time: 09:38:22 on Jul 20,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:38:22 on Jul 20,2024
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# -- Compiling module fullAdder_64
# -- Compiling module fullAdder_tb
# 
# Top level modules:
# 	fullAdder_64
# 	fullAdder_tb
# End time: 09:38:22 on Jul 20,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:38:22 on Jul 20,2024
# vlog -reportprogress 300 ./InstructionFetch.sv 
# -- Compiling module InstructionFetch
# 
# Top level modules:
# 	InstructionFetch
# End time: 09:38:22 on Jul 20,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:38:22 on Jul 20,2024
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 09:38:22 on Jul 20,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:38:23 on Jul 20,2024
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 09:38:23 on Jul 20,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:38:23 on Jul 20,2024
# vlog -reportprogress 300 ./muxes.sv 
# -- Compiling module mux2to1_Nbit
# -- Compiling module mux2to1
# -- Compiling module mux4to1
# -- Compiling module mux8to1
# -- Compiling module mux16to1
# -- Compiling module mux32to1
# -- Compiling module mux4to1_64bit
# -- Compiling module mux32to1_64bit
# -- Compiling module mux2to1_tb
# -- Compiling module mux4to1_tb
# -- Compiling module mux8to1_tb
# -- Compiling module mux16to1_tb
# -- Compiling module mux32to1_tb
# -- Compiling module mux4to1_64_tb
# -- Compiling module mux32to1_64_tb
# 
# Top level modules:
# 	mux2to1_Nbit
# 	mux4to1_64bit
# 	mux32to1_64bit
# 	mux2to1_tb
# 	mux4to1_tb
# 	mux8to1_tb
# 	mux16to1_tb
# 	mux32to1_tb
# 	mux4to1_64_tb
# 	mux32to1_64_tb
# End time: 09:38:23 on Jul 20,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:38:23 on Jul 20,2024
# vlog -reportprogress 300 ./ProgramCounter.sv 
# -- Compiling module ProgramCounter
# 
# Top level modules:
# 	ProgramCounter
# End time: 09:38:23 on Jul 20,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:38:23 on Jul 20,2024
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 09:38:23 on Jul 20,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:38:23 on Jul 20,2024
# vlog -reportprogress 300 ./register64.sv 
# -- Compiling module register64
# -- Compiling module register64_tb
# 
# Top level modules:
# 	register64_tb
# End time: 09:38:23 on Jul 20,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:38:23 on Jul 20,2024
# vlog -reportprogress 300 ./SignExtend.sv 
# -- Compiling module SignExtend
# 
# Top level modules:
# 	SignExtend
# End time: 09:38:24 on Jul 20,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work cpu_tb 
# Start time: 09:34:25 on Jul 20,2024
# Loading sv_std.std
# Loading work.cpu_tb
# Loading work.CPU
# Loading work.InstructionFetch
# Loading work.instructmem
# Loading work.fullAdder_64
# Loading work.fullAdder
# Loading work.SignExtend
# Loading work.mux2to1_Nbit
# Loading work.shifter
# Loading work.mux4to1_64bit
# Loading work.ProgramCounter
# Loading work.ControlSignal
# Loading work.Datapath
# Loading work.regfile
# Loading work.decoder5_32
# Loading work.decoder2_4
# Loading work.decoder3_8
# Loading work.mux32to1_64bit
# Loading work.alu
# Loading work.alu_1bit
# Loading work.mux2to1
# Loading work.mux8to1
# Loading work.mux4to1
# Loading work.FlagReg
# Loading work.datamem
# Loading work.D_FF
# Loading work.mux32to1
# Loading work.mux16to1
# Loading work.register64
# ** Warning: Design size of 11719 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: aidan  Hostname: AIDAN-LAPTOP4I  ProcessID: 25624
#           Attempting to use alternate WLF file "./wlft05g613".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft05g613
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./benchmarks/test12_Fibonacci.arm
# ** Note: $stop    : ./CPU.sv(51)
#    Time: 20250 ns  Iteration: 1  Instance: /cpu_tb
# Break in Module cpu_tb at ./CPU.sv line 51
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:42:27 on Jul 20,2024
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 09:42:27 on Jul 20,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:42:27 on Jul 20,2024
# vlog -reportprogress 300 ./alu_1bit.sv 
# -- Compiling module alu_1bit
# -- Compiling module alu_1bit_tb
# 
# Top level modules:
# 	alu_1bit_tb
# End time: 09:42:27 on Jul 20,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:42:27 on Jul 20,2024
# vlog -reportprogress 300 ./clockDivider.sv 
# -- Compiling module clockDivider
# -- Compiling module clockDivider_testbench
# 
# Top level modules:
# 	clockDivider_testbench
# End time: 09:42:27 on Jul 20,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:42:28 on Jul 20,2024
# vlog -reportprogress 300 ./ControlSignal.sv 
# -- Compiling module ControlSignal
# 
# Top level modules:
# 	ControlSignal
# End time: 09:42:28 on Jul 20,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:42:28 on Jul 20,2024
# vlog -reportprogress 300 ./CPU.sv 
# -- Compiling module CPU
# -- Compiling module cpu_tb
# 
# Top level modules:
# 	cpu_tb
# End time: 09:42:28 on Jul 20,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:42:28 on Jul 20,2024
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# -- Compiling module D_FF_testbench
# 
# Top level modules:
# 	D_FF_testbench
# End time: 09:42:28 on Jul 20,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:42:28 on Jul 20,2024
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 09:42:28 on Jul 20,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:42:28 on Jul 20,2024
# vlog -reportprogress 300 ./Datapath.sv 
# -- Compiling module Datapath
# 
# Top level modules:
# 	Datapath
# End time: 09:42:29 on Jul 20,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:42:29 on Jul 20,2024
# vlog -reportprogress 300 ./decoder2_4.sv 
# -- Compiling module decoder2_4
# -- Compiling module decoder3_8
# -- Compiling module decoder5_32
# 
# Top level modules:
# 	decoder5_32
# End time: 09:42:29 on Jul 20,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:42:29 on Jul 20,2024
# vlog -reportprogress 300 ./decoder3_8.sv 
# End time: 09:42:29 on Jul 20,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:42:29 on Jul 20,2024
# vlog -reportprogress 300 ./decoder5_32.sv 
# -- Compiling module decoder5_32
# -- Compiling module decoder5_32_testbench
# 
# Top level modules:
# 	decoder5_32_testbench
# End time: 09:42:29 on Jul 20,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:42:29 on Jul 20,2024
# vlog -reportprogress 300 ./FlagReg.sv 
# -- Compiling module FlagReg
# 
# Top level modules:
# 	FlagReg
# End time: 09:42:29 on Jul 20,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:42:29 on Jul 20,2024
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# -- Compiling module fullAdder_64
# -- Compiling module fullAdder_tb
# 
# Top level modules:
# 	fullAdder_64
# 	fullAdder_tb
# End time: 09:42:29 on Jul 20,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:42:29 on Jul 20,2024
# vlog -reportprogress 300 ./InstructionFetch.sv 
# -- Compiling module InstructionFetch
# 
# Top level modules:
# 	InstructionFetch
# End time: 09:42:30 on Jul 20,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:42:30 on Jul 20,2024
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 09:42:30 on Jul 20,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:42:30 on Jul 20,2024
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 09:42:30 on Jul 20,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:42:30 on Jul 20,2024
# vlog -reportprogress 300 ./muxes.sv 
# -- Compiling module mux2to1_Nbit
# -- Compiling module mux2to1
# -- Compiling module mux4to1
# -- Compiling module mux8to1
# -- Compiling module mux16to1
# -- Compiling module mux32to1
# -- Compiling module mux4to1_64bit
# -- Compiling module mux32to1_64bit
# -- Compiling module mux2to1_tb
# -- Compiling module mux4to1_tb
# -- Compiling module mux8to1_tb
# -- Compiling module mux16to1_tb
# -- Compiling module mux32to1_tb
# -- Compiling module mux4to1_64_tb
# -- Compiling module mux32to1_64_tb
# 
# Top level modules:
# 	mux2to1_Nbit
# 	mux4to1_64bit
# 	mux32to1_64bit
# 	mux2to1_tb
# 	mux4to1_tb
# 	mux8to1_tb
# 	mux16to1_tb
# 	mux32to1_tb
# 	mux4to1_64_tb
# 	mux32to1_64_tb
# End time: 09:42:30 on Jul 20,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:42:30 on Jul 20,2024
# vlog -reportprogress 300 ./ProgramCounter.sv 
# -- Compiling module ProgramCounter
# 
# Top level modules:
# 	ProgramCounter
# End time: 09:42:30 on Jul 20,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:42:31 on Jul 20,2024
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 09:42:31 on Jul 20,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:42:31 on Jul 20,2024
# vlog -reportprogress 300 ./register64.sv 
# -- Compiling module register64
# -- Compiling module register64_tb
# 
# Top level modules:
# 	register64_tb
# End time: 09:42:31 on Jul 20,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:42:31 on Jul 20,2024
# vlog -reportprogress 300 ./SignExtend.sv 
# -- Compiling module SignExtend
# 
# Top level modules:
# 	SignExtend
# End time: 09:42:31 on Jul 20,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 09:42:42 on Jul 20,2024, Elapsed time: 0:08:17
# Errors: 7, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work cpu_tb 
# Start time: 09:42:43 on Jul 20,2024
# Loading sv_std.std
# Loading work.cpu_tb
# Loading work.CPU
# Loading work.InstructionFetch
# Loading work.instructmem
# Loading work.fullAdder_64
# Loading work.fullAdder
# Loading work.SignExtend
# Loading work.mux2to1_Nbit
# Loading work.shifter
# Loading work.mux4to1_64bit
# Loading work.ProgramCounter
# Loading work.ControlSignal
# Loading work.Datapath
# Loading work.regfile
# Loading work.decoder5_32
# Loading work.decoder2_4
# Loading work.decoder3_8
# Loading work.mux32to1_64bit
# Loading work.alu
# Loading work.alu_1bit
# Loading work.mux2to1
# Loading work.mux8to1
# Loading work.mux4to1
# Loading work.FlagReg
# Loading work.datamem
# Loading work.D_FF
# Loading work.mux32to1
# Loading work.mux16to1
# Loading work.register64
# ** Warning: Design size of 11719 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: aidan  Hostname: AIDAN-LAPTOP4I  ProcessID: 25624
#           Attempting to use alternate WLF file "./wlftfciekr".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftfciekr
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./benchmarks/test12_Fibonacci.arm
# ** Note: $stop    : ./CPU.sv(51)
#    Time: 40250 ns  Iteration: 1  Instance: /cpu_tb
# Break in Module cpu_tb at ./CPU.sv line 51
# End time: 10:06:39 on Jul 20,2024, Elapsed time: 0:23:56
# Errors: 0, Warnings: 3
