#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Tue Jan  5 13:34:29 2016
# Process ID: 20690
# Current directory: /mnt/seagate/Development/FPGA/MB_LED/MB_LED.runs/impl_1
# Command line: vivado -log design_gpio_led_wrapper.vdi -applog -messageDb vivado.pb -mode batch -source design_gpio_led_wrapper.tcl -notrace
# Log file: /mnt/seagate/Development/FPGA/MB_LED/MB_LED.runs/impl_1/design_gpio_led_wrapper.vdi
# Journal file: /mnt/seagate/Development/FPGA/MB_LED/MB_LED.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source design_gpio_led_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 156 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.4
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/mnt/seagate/Development/FPGA/MB_LED/MB_LED.srcs/sources_1/bd/design_gpio_led/ip/design_gpio_led_microblaze_0_0/design_gpio_led_microblaze_0_0.xdc] for cell 'design_gpio_led_i/microblaze_0/U0'
Finished Parsing XDC File [/mnt/seagate/Development/FPGA/MB_LED/MB_LED.srcs/sources_1/bd/design_gpio_led/ip/design_gpio_led_microblaze_0_0/design_gpio_led_microblaze_0_0.xdc] for cell 'design_gpio_led_i/microblaze_0/U0'
Parsing XDC File [/mnt/seagate/Development/FPGA/MB_LED/MB_LED.srcs/sources_1/bd/design_gpio_led/ip/design_gpio_led_dlmb_v10_0/design_gpio_led_dlmb_v10_0.xdc] for cell 'design_gpio_led_i/microblaze_0_local_memory/dlmb_v10/U0'
Finished Parsing XDC File [/mnt/seagate/Development/FPGA/MB_LED/MB_LED.srcs/sources_1/bd/design_gpio_led/ip/design_gpio_led_dlmb_v10_0/design_gpio_led_dlmb_v10_0.xdc] for cell 'design_gpio_led_i/microblaze_0_local_memory/dlmb_v10/U0'
Parsing XDC File [/mnt/seagate/Development/FPGA/MB_LED/MB_LED.srcs/sources_1/bd/design_gpio_led/ip/design_gpio_led_ilmb_v10_0/design_gpio_led_ilmb_v10_0.xdc] for cell 'design_gpio_led_i/microblaze_0_local_memory/ilmb_v10/U0'
Finished Parsing XDC File [/mnt/seagate/Development/FPGA/MB_LED/MB_LED.srcs/sources_1/bd/design_gpio_led/ip/design_gpio_led_ilmb_v10_0/design_gpio_led_ilmb_v10_0.xdc] for cell 'design_gpio_led_i/microblaze_0_local_memory/ilmb_v10/U0'
Parsing XDC File [/mnt/seagate/Development/FPGA/MB_LED/MB_LED.srcs/sources_1/bd/design_gpio_led/ip/design_gpio_led_mdm_1_0/design_gpio_led_mdm_1_0.xdc] for cell 'design_gpio_led_i/mdm_1/U0'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/mnt/seagate/Development/FPGA/MB_LED/MB_LED.srcs/sources_1/bd/design_gpio_led/ip/design_gpio_led_mdm_1_0/design_gpio_led_mdm_1_0.xdc:50]
get_clocks: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1760.223 ; gain = 499.461 ; free physical = 62 ; free virtual = 10019
Finished Parsing XDC File [/mnt/seagate/Development/FPGA/MB_LED/MB_LED.srcs/sources_1/bd/design_gpio_led/ip/design_gpio_led_mdm_1_0/design_gpio_led_mdm_1_0.xdc] for cell 'design_gpio_led_i/mdm_1/U0'
Parsing XDC File [/mnt/seagate/Development/FPGA/MB_LED/MB_LED.srcs/sources_1/bd/design_gpio_led/ip/design_gpio_led_clk_wiz_1_0/design_gpio_led_clk_wiz_1_0_board.xdc] for cell 'design_gpio_led_i/clk_wiz_1/inst'
Finished Parsing XDC File [/mnt/seagate/Development/FPGA/MB_LED/MB_LED.srcs/sources_1/bd/design_gpio_led/ip/design_gpio_led_clk_wiz_1_0/design_gpio_led_clk_wiz_1_0_board.xdc] for cell 'design_gpio_led_i/clk_wiz_1/inst'
Parsing XDC File [/mnt/seagate/Development/FPGA/MB_LED/MB_LED.srcs/sources_1/bd/design_gpio_led/ip/design_gpio_led_clk_wiz_1_0/design_gpio_led_clk_wiz_1_0.xdc] for cell 'design_gpio_led_i/clk_wiz_1/inst'
INFO: [Timing 38-2] Deriving generated clocks [/mnt/seagate/Development/FPGA/MB_LED/MB_LED.srcs/sources_1/bd/design_gpio_led/ip/design_gpio_led_clk_wiz_1_0/design_gpio_led_clk_wiz_1_0.xdc:56]
Finished Parsing XDC File [/mnt/seagate/Development/FPGA/MB_LED/MB_LED.srcs/sources_1/bd/design_gpio_led/ip/design_gpio_led_clk_wiz_1_0/design_gpio_led_clk_wiz_1_0.xdc] for cell 'design_gpio_led_i/clk_wiz_1/inst'
Parsing XDC File [/mnt/seagate/Development/FPGA/MB_LED/MB_LED.srcs/sources_1/bd/design_gpio_led/ip/design_gpio_led_rst_clk_wiz_1_100M_0/design_gpio_led_rst_clk_wiz_1_100M_0_board.xdc] for cell 'design_gpio_led_i/rst_clk_wiz_1_100M'
Finished Parsing XDC File [/mnt/seagate/Development/FPGA/MB_LED/MB_LED.srcs/sources_1/bd/design_gpio_led/ip/design_gpio_led_rst_clk_wiz_1_100M_0/design_gpio_led_rst_clk_wiz_1_100M_0_board.xdc] for cell 'design_gpio_led_i/rst_clk_wiz_1_100M'
Parsing XDC File [/mnt/seagate/Development/FPGA/MB_LED/MB_LED.srcs/sources_1/bd/design_gpio_led/ip/design_gpio_led_rst_clk_wiz_1_100M_0/design_gpio_led_rst_clk_wiz_1_100M_0.xdc] for cell 'design_gpio_led_i/rst_clk_wiz_1_100M'
Finished Parsing XDC File [/mnt/seagate/Development/FPGA/MB_LED/MB_LED.srcs/sources_1/bd/design_gpio_led/ip/design_gpio_led_rst_clk_wiz_1_100M_0/design_gpio_led_rst_clk_wiz_1_100M_0.xdc] for cell 'design_gpio_led_i/rst_clk_wiz_1_100M'
Parsing XDC File [/mnt/seagate/Development/FPGA/MB_LED/MB_LED.srcs/sources_1/bd/design_gpio_led/ip/design_gpio_led_axi_gpio_0_0/design_gpio_led_axi_gpio_0_0_board.xdc] for cell 'design_gpio_led_i/axi_gpio_0/U0'
Finished Parsing XDC File [/mnt/seagate/Development/FPGA/MB_LED/MB_LED.srcs/sources_1/bd/design_gpio_led/ip/design_gpio_led_axi_gpio_0_0/design_gpio_led_axi_gpio_0_0_board.xdc] for cell 'design_gpio_led_i/axi_gpio_0/U0'
Parsing XDC File [/mnt/seagate/Development/FPGA/MB_LED/MB_LED.srcs/sources_1/bd/design_gpio_led/ip/design_gpio_led_axi_gpio_0_0/design_gpio_led_axi_gpio_0_0.xdc] for cell 'design_gpio_led_i/axi_gpio_0/U0'
Finished Parsing XDC File [/mnt/seagate/Development/FPGA/MB_LED/MB_LED.srcs/sources_1/bd/design_gpio_led/ip/design_gpio_led_axi_gpio_0_0/design_gpio_led_axi_gpio_0_0.xdc] for cell 'design_gpio_led_i/axi_gpio_0/U0'
Parsing XDC File [/mnt/seagate/Development/FPGA/MB_LED/MB_LED.srcs/constrs_1/imports/Nexys 4 DDR/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [/mnt/seagate/Development/FPGA/MB_LED/MB_LED.srcs/constrs_1/imports/Nexys 4 DDR/Nexys4DDR_Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'design_gpio_led_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: /mnt/seagate/Development/FPGA/MB_LED/MB_LED.srcs/sources_1/bd/design_gpio_led/ip/design_gpio_led_microblaze_0_0/data/mb_bootloop_le.elf 
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 96 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 80 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 16 instances

link_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1761.227 ; gain = 848.348 ; free physical = 73 ; free virtual = 10015
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.15 . Memory (MB): peak = 1833.258 ; gain = 64.031 ; free physical = 83 ; free virtual = 10011
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks

Starting Logic Optimization Task
Implement Debug Cores | Checksum: 6acc0de4

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 3 inverter(s) to 3 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: ea985a67

Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.34 . Memory (MB): peak = 1833.258 ; gain = 0.000 ; free physical = 82 ; free virtual = 10010

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 235 cells.
Phase 2 Constant Propagation | Checksum: 1c26061e7

Time (s): cpu = 00:00:00.82 ; elapsed = 00:00:00.81 . Memory (MB): peak = 1833.258 ; gain = 0.000 ; free physical = 80 ; free virtual = 10008

Phase 3 Sweep
WARNING: [Opt 31-6] Deleting driverless net: design_gpio_led_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[0].ALU_Bit_I1/LO.
WARNING: [Opt 31-6] Deleting driverless net: design_gpio_led_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[1].ALU_Bit_I1/EX_CarryOut.
WARNING: [Opt 31-6] Deleting driverless net: design_gpio_led_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ex_alu_carryin.
WARNING: [Opt 31-6] Deleting driverless net: design_gpio_led_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/ex_op1_zero.
WARNING: [Opt 31-6] Deleting driverless net: design_gpio_led_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ex_op1_zero.
WARNING: [Opt 31-6] Deleting driverless net: design_gpio_led_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/of_PipeRun_carry_2.
WARNING: [Opt 31-6] Deleting driverless net: design_gpio_led_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[1].OF_Piperun_Stage/of_PipeRun_carry_10.
WARNING: [Opt 31-6] Deleting driverless net: design_gpio_led_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[2].OF_Piperun_Stage/of_PipeRun_carry_10.
WARNING: [Opt 31-6] Deleting driverless net: design_gpio_led_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[2].OF_Piperun_Stage/of_PipeRun_carry_9.
WARNING: [Opt 31-6] Deleting driverless net: design_gpio_led_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/of_PipeRun_carry_9.
WARNING: [Opt 31-6] Deleting driverless net: design_gpio_led_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[4].OF_Piperun_Stage/of_PipeRun_carry_7.
WARNING: [Opt 31-6] Deleting driverless net: design_gpio_led_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[5].OF_Piperun_Stage/of_PipeRun_carry_6.
WARNING: [Opt 31-6] Deleting driverless net: design_gpio_led_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[5].OF_Piperun_Stage/of_PipeRun_carry_7.
WARNING: [Opt 31-6] Deleting driverless net: design_gpio_led_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[6].OF_Piperun_Stage/of_PipeRun_carry_5.
WARNING: [Opt 31-6] Deleting driverless net: design_gpio_led_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[6].OF_Piperun_Stage/of_PipeRun_carry_6.
WARNING: [Opt 31-6] Deleting driverless net: design_gpio_led_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/of_PipeRun_carry_5.
WARNING: [Opt 31-6] Deleting driverless net: design_gpio_led_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[8].OF_Piperun_Stage/of_PipeRun_carry_3.
WARNING: [Opt 31-6] Deleting driverless net: design_gpio_led_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[9].OF_Piperun_Stage/of_PipeRun_carry_2.
WARNING: [Opt 31-6] Deleting driverless net: design_gpio_led_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[9].OF_Piperun_Stage/of_PipeRun_carry_3.
WARNING: [Opt 31-6] Deleting driverless net: design_gpio_led_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_PC_Incr_Dbg_or_Prot.if_pc_incr_carry_and_1/if_pc_incr_carry0.
WARNING: [Opt 31-6] Deleting driverless net: design_gpio_led_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_PC_Incr_Dbg_or_Prot.if_pc_incr_carry_and_1/if_pc_incr_carry1.
WARNING: [Opt 31-6] Deleting driverless net: design_gpio_led_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/if_pc_incr_carry_and_0/if_pc_incr_carry0.
WARNING: [Opt 31-6] Deleting driverless net: design_gpio_led_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/if_pc_incr_carry_and_3/if_pc_incr_carry1.
WARNING: [Opt 31-6] Deleting driverless net: design_gpio_led_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/ex_op1_zero.
WARNING: [Opt 31-6] Deleting driverless net: design_gpio_led_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_PipeRun_carry_and/mem_wait_on_ready_N.
WARNING: [Opt 31-6] Deleting driverless net: design_gpio_led_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/mem_databus_ready.
WARNING: [Opt 31-6] Deleting driverless net: design_gpio_led_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/mem_wait_on_ready_N.
WARNING: [Opt 31-6] Deleting driverless net: design_gpio_led_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_op1_zero.
WARNING: [Opt 31-6] Deleting driverless net: design_gpio_led_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_databus_ready.
WARNING: [Opt 31-6] Deleting driverless net: design_gpio_led_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/mem_databus_ready_sel_carry_or/mem_databus_ready.
INFO: [Opt 31-12] Eliminated 1391 unconnected nets.
INFO: [Opt 31-11] Eliminated 4493 unconnected cells.
Phase 3 Sweep | Checksum: 153c5c553

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1833.258 ; gain = 0.000 ; free physical = 80 ; free virtual = 10008

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 1833.258 ; gain = 0.000 ; free physical = 80 ; free virtual = 10008
Ending Logic Optimization Task | Checksum: 153c5c553

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1833.258 ; gain = 0.000 ; free physical = 80 ; free virtual = 10008

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 16 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 32
Ending PowerOpt Patch Enables Task | Checksum: 153c5c553

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2042.402 ; gain = 0.000 ; free physical = 52 ; free virtual = 9852
Ending Power Optimization Task | Checksum: 153c5c553

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2042.402 ; gain = 209.145 ; free physical = 52 ; free virtual = 9852
INFO: [Common 17-83] Releasing license: Implementation
29 Infos, 30 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2042.402 ; gain = 0.000 ; free physical = 50 ; free virtual = 9852
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /mnt/seagate/Development/FPGA/MB_LED/MB_LED.runs/impl_1/design_gpio_led_wrapper_drc_opted.rpt.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2042.402 ; gain = 0.000 ; free physical = 71 ; free virtual = 9857
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2042.402 ; gain = 0.000 ; free physical = 71 ; free virtual = 9857

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 1.1.1 Pre-Place Cells
Phase 1.1.1 Pre-Place Cells | Checksum: ee1bc335

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2042.402 ; gain = 0.000 ; free physical = 71 ; free virtual = 9857
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1.1.2 IO and Clk Clean Up
Phase 1.1.2 IO and Clk Clean Up | Checksum: ee1bc335

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.69 . Memory (MB): peak = 2042.402 ; gain = 0.000 ; free physical = 70 ; free virtual = 9856

Phase 1.1.3 Implementation Feasibility check On IDelay
Phase 1.1.3 Implementation Feasibility check On IDelay | Checksum: ee1bc335

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.70 . Memory (MB): peak = 2042.402 ; gain = 0.000 ; free physical = 70 ; free virtual = 9856

Phase 1.1.4 Commit IO Placement
Phase 1.1.4 Commit IO Placement | Checksum: 233df582

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.71 . Memory (MB): peak = 2042.402 ; gain = 0.000 ; free physical = 70 ; free virtual = 9856
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 10aefde9d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.71 . Memory (MB): peak = 2042.402 ; gain = 0.000 ; free physical = 70 ; free virtual = 9856

Phase 1.2 Build Placer Netlist Model

Phase 1.2.1 Place Init Design

Phase 1.2.1.1 Init Lut Pin Assignment
Phase 1.2.1.1 Init Lut Pin Assignment | Checksum: d1df077c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.86 . Memory (MB): peak = 2042.402 ; gain = 0.000 ; free physical = 69 ; free virtual = 9856
Phase 1.2.1 Place Init Design | Checksum: 768a274f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2042.402 ; gain = 0.000 ; free physical = 74 ; free virtual = 9837
Phase 1.2 Build Placer Netlist Model | Checksum: 768a274f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2042.402 ; gain = 0.000 ; free physical = 74 ; free virtual = 9837

Phase 1.3 Constrain Clocks/Macros

Phase 1.3.1 Constrain Global/Regional Clocks
Phase 1.3.1 Constrain Global/Regional Clocks | Checksum: 768a274f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2042.402 ; gain = 0.000 ; free physical = 74 ; free virtual = 9837
Phase 1.3 Constrain Clocks/Macros | Checksum: 768a274f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2042.402 ; gain = 0.000 ; free physical = 74 ; free virtual = 9837
Phase 1 Placer Initialization | Checksum: 768a274f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2042.402 ; gain = 0.000 ; free physical = 74 ; free virtual = 9837

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: e1a1533e

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 2065.438 ; gain = 23.035 ; free physical = 65 ; free virtual = 9827

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: e1a1533e

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 2065.438 ; gain = 23.035 ; free physical = 65 ; free virtual = 9827

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 12bef06d2

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 2065.438 ; gain = 23.035 ; free physical = 75 ; free virtual = 9829

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: f0707fe9

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 2065.438 ; gain = 23.035 ; free physical = 75 ; free virtual = 9828

Phase 3.4 updateClock Trees: DP
Phase 3.4 updateClock Trees: DP | Checksum: f0707fe9

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 2065.438 ; gain = 23.035 ; free physical = 75 ; free virtual = 9828

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 113f8e1db

Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 2065.438 ; gain = 23.035 ; free physical = 74 ; free virtual = 9828

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 113f8e1db

Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 2065.438 ; gain = 23.035 ; free physical = 74 ; free virtual = 9828

Phase 3.7 Small Shape Detail Placement

Phase 3.7.1 Commit Small Macros and Core Logic

Phase 3.7.1.1 Commit Slice Clusters
Phase 3.7.1.1 Commit Slice Clusters | Checksum: 13202ed5c

Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 2065.438 ; gain = 23.035 ; free physical = 73 ; free virtual = 9827
Phase 3.7.1 Commit Small Macros and Core Logic | Checksum: 13202ed5c

Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 2065.438 ; gain = 23.035 ; free physical = 73 ; free virtual = 9827

Phase 3.7.2 Clock Restriction Legalization for Leaf Columns
Phase 3.7.2 Clock Restriction Legalization for Leaf Columns | Checksum: 13202ed5c

Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 2065.438 ; gain = 23.035 ; free physical = 73 ; free virtual = 9827

Phase 3.7.3 Clock Restriction Legalization for Non-Clock Pins
Phase 3.7.3 Clock Restriction Legalization for Non-Clock Pins | Checksum: 13202ed5c

Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 2065.438 ; gain = 23.035 ; free physical = 73 ; free virtual = 9827
Phase 3.7 Small Shape Detail Placement | Checksum: 13202ed5c

Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 2065.438 ; gain = 23.035 ; free physical = 73 ; free virtual = 9827

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: fdacc869

Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 2065.438 ; gain = 23.035 ; free physical = 73 ; free virtual = 9827
Phase 3 Detail Placement | Checksum: fdacc869

Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 2065.438 ; gain = 23.035 ; free physical = 73 ; free virtual = 9827

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization

Phase 4.1.1 callUpdateTimingBeforePCO
Phase 4.1.1 callUpdateTimingBeforePCO | Checksum: c3d0536d

Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 2065.438 ; gain = 23.035 ; free physical = 73 ; free virtual = 9827

Phase 4.1.2 updateClock Trees: PCOPT
Phase 4.1.2 updateClock Trees: PCOPT | Checksum: c3d0536d

Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 2065.438 ; gain = 23.035 ; free physical = 73 ; free virtual = 9827

Phase 4.1.3 Post Placement Optimization

Phase 4.1.3.1 PCOPT Shape updates

Phase 4.1.3.1.1 removeOptionalFFsFromShapes
Phase 4.1.3.1.1 removeOptionalFFsFromShapes | Checksum: c3d0536d

Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 2065.438 ; gain = 23.035 ; free physical = 73 ; free virtual = 9827

Phase 4.1.3.1.2 deleteLutnmShapes

Phase 4.1.3.1.2.1 deleteShapes
Phase 4.1.3.1.2.1 deleteShapes | Checksum: 1e4216a25

Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 2065.438 ; gain = 23.035 ; free physical = 73 ; free virtual = 9827
Phase 4.1.3.1.2 deleteLutnmShapes | Checksum: 1e4216a25

Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 2065.438 ; gain = 23.035 ; free physical = 73 ; free virtual = 9827
Phase 4.1.3.1 PCOPT Shape updates | Checksum: 1e4216a25

Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 2065.438 ; gain = 23.035 ; free physical = 73 ; free virtual = 9827

Phase 4.1.3.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=1.697. For the most accurate timing information please run report_timing.
Phase 4.1.3.2 Post Placement Timing Optimization | Checksum: 20a5c82d5

Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 2065.438 ; gain = 23.035 ; free physical = 73 ; free virtual = 9827
Phase 4.1.3 Post Placement Optimization | Checksum: 20a5c82d5

Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 2065.438 ; gain = 23.035 ; free physical = 73 ; free virtual = 9827
Phase 4.1 Post Commit Optimization | Checksum: 20a5c82d5

Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 2065.438 ; gain = 23.035 ; free physical = 73 ; free virtual = 9827

Phase 4.2 Sweep Clock Roots: Post-Placement
Phase 4.2 Sweep Clock Roots: Post-Placement | Checksum: 20a5c82d5

Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 2065.438 ; gain = 23.035 ; free physical = 73 ; free virtual = 9827

Phase 4.3 Post Placement Cleanup
Phase 4.3 Post Placement Cleanup | Checksum: 20a5c82d5

Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 2065.438 ; gain = 23.035 ; free physical = 73 ; free virtual = 9827

Phase 4.4 Placer Reporting

Phase 4.4.1 Restore STA
Phase 4.4.1 Restore STA | Checksum: 20a5c82d5

Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 2065.438 ; gain = 23.035 ; free physical = 73 ; free virtual = 9827
Phase 4.4 Placer Reporting | Checksum: 20a5c82d5

Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 2065.438 ; gain = 23.035 ; free physical = 73 ; free virtual = 9827

Phase 4.5 Final Placement Cleanup
Phase 4.5 Final Placement Cleanup | Checksum: 210979415

Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 2065.438 ; gain = 23.035 ; free physical = 73 ; free virtual = 9827
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 210979415

Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 2065.438 ; gain = 23.035 ; free physical = 73 ; free virtual = 9827
Ending Placer Task | Checksum: 160ebfdc7

Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 2065.438 ; gain = 23.035 ; free physical = 73 ; free virtual = 9827
INFO: [Common 17-83] Releasing license: Implementation
42 Infos, 30 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:07 . Memory (MB): peak = 2065.438 ; gain = 23.035 ; free physical = 73 ; free virtual = 9827
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.55 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2065.438 ; gain = 0.000 ; free physical = 69 ; free virtual = 9828
report_io: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2065.438 ; gain = 0.000 ; free physical = 73 ; free virtual = 9829
report_utilization: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2065.438 ; gain = 0.000 ; free physical = 74 ; free virtual = 9829
report_control_sets: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2065.438 ; gain = 0.000 ; free physical = 73 ; free virtual = 9828
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 7d279c63 ConstDB: 0 ShapeSum: e3c46164 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: e1620864

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2065.438 ; gain = 0.000 ; free physical = 82 ; free virtual = 9757

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: e1620864

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2065.438 ; gain = 0.000 ; free physical = 82 ; free virtual = 9757

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: e1620864

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2065.438 ; gain = 0.000 ; free physical = 77 ; free virtual = 9753
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 147c7a5e9

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 2065.438 ; gain = 0.000 ; free physical = 53 ; free virtual = 9729
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.845  | TNS=0.000  | WHS=-0.258 | THS=-154.922|

Phase 2 Router Initialization | Checksum: 11cd15794

Time (s): cpu = 00:00:25 ; elapsed = 00:00:18 . Memory (MB): peak = 2065.438 ; gain = 0.000 ; free physical = 53 ; free virtual = 9729

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1eafb7568

Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 2065.438 ; gain = 0.000 ; free physical = 55 ; free virtual = 9683

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 307
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 20cfedb15

Time (s): cpu = 00:00:34 ; elapsed = 00:00:21 . Memory (MB): peak = 2065.438 ; gain = 0.000 ; free physical = 55 ; free virtual = 9682
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.595  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 172fdd996

Time (s): cpu = 00:00:34 ; elapsed = 00:00:21 . Memory (MB): peak = 2065.438 ; gain = 0.000 ; free physical = 55 ; free virtual = 9682

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 86c513ec

Time (s): cpu = 00:00:34 ; elapsed = 00:00:21 . Memory (MB): peak = 2065.438 ; gain = 0.000 ; free physical = 55 ; free virtual = 9682
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.595  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 163dd7976

Time (s): cpu = 00:00:34 ; elapsed = 00:00:21 . Memory (MB): peak = 2065.438 ; gain = 0.000 ; free physical = 55 ; free virtual = 9682
Phase 4 Rip-up And Reroute | Checksum: 163dd7976

Time (s): cpu = 00:00:34 ; elapsed = 00:00:21 . Memory (MB): peak = 2065.438 ; gain = 0.000 ; free physical = 55 ; free virtual = 9682

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 116cec7ac

Time (s): cpu = 00:00:34 ; elapsed = 00:00:21 . Memory (MB): peak = 2065.438 ; gain = 0.000 ; free physical = 55 ; free virtual = 9682
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.682  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 116cec7ac

Time (s): cpu = 00:00:34 ; elapsed = 00:00:21 . Memory (MB): peak = 2065.438 ; gain = 0.000 ; free physical = 55 ; free virtual = 9682

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 116cec7ac

Time (s): cpu = 00:00:34 ; elapsed = 00:00:21 . Memory (MB): peak = 2065.438 ; gain = 0.000 ; free physical = 55 ; free virtual = 9682
Phase 5 Delay and Skew Optimization | Checksum: 116cec7ac

Time (s): cpu = 00:00:34 ; elapsed = 00:00:21 . Memory (MB): peak = 2065.438 ; gain = 0.000 ; free physical = 55 ; free virtual = 9682

Phase 6 Post Hold Fix

Phase 6.1 Update Timing
Phase 6.1 Update Timing | Checksum: 11f6b3b40

Time (s): cpu = 00:00:35 ; elapsed = 00:00:21 . Memory (MB): peak = 2065.438 ; gain = 0.000 ; free physical = 55 ; free virtual = 9682
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.682  | TNS=0.000  | WHS=0.030  | THS=0.000  |

Phase 6 Post Hold Fix | Checksum: 143a85155

Time (s): cpu = 00:00:35 ; elapsed = 00:00:21 . Memory (MB): peak = 2065.438 ; gain = 0.000 ; free physical = 55 ; free virtual = 9682

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.578796 %
  Global Horizontal Routing Utilization  = 0.785379 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: d6944186

Time (s): cpu = 00:00:35 ; elapsed = 00:00:21 . Memory (MB): peak = 2065.438 ; gain = 0.000 ; free physical = 55 ; free virtual = 9682

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: d6944186

Time (s): cpu = 00:00:35 ; elapsed = 00:00:21 . Memory (MB): peak = 2065.438 ; gain = 0.000 ; free physical = 55 ; free virtual = 9682

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 16e200f0e

Time (s): cpu = 00:00:35 ; elapsed = 00:00:21 . Memory (MB): peak = 2065.438 ; gain = 0.000 ; free physical = 54 ; free virtual = 9682

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.682  | TNS=0.000  | WHS=0.030  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 16e200f0e

Time (s): cpu = 00:00:35 ; elapsed = 00:00:21 . Memory (MB): peak = 2065.438 ; gain = 0.000 ; free physical = 54 ; free virtual = 9682
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:36 ; elapsed = 00:00:21 . Memory (MB): peak = 2065.438 ; gain = 0.000 ; free physical = 54 ; free virtual = 9682

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
56 Infos, 30 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:36 ; elapsed = 00:00:22 . Memory (MB): peak = 2065.438 ; gain = 0.000 ; free physical = 54 ; free virtual = 9682
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.51 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2065.438 ; gain = 0.000 ; free physical = 50 ; free virtual = 9683
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /mnt/seagate/Development/FPGA/MB_LED/MB_LED.runs/impl_1/design_gpio_led_wrapper_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC 23-20] Rule violation (CFGBVS-1) Missing CFGBVS and CONFIG_VOLTAGE Design Properties - Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Generating merged BMM file for the design top 'design_gpio_led_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: /mnt/seagate/Development/FPGA/MB_LED/MB_LED.srcs/sources_1/bd/design_gpio_led/ip/design_gpio_led_microblaze_0_0/data/mb_bootloop_le.elf 
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_gpio_led_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
write_bitstream: Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 2272.430 ; gain = 170.969 ; free physical = 88 ; free virtual = 9433
INFO: [Common 17-206] Exiting Vivado at Tue Jan  5 13:35:46 2016...
