INITIAL VALUES:
Instruction #: 0 Operation: 0 1 <- 9 op 3
Instruction #: 1 Operation: 3 2 <- 5 op 6
Instruction #: 2 Operation: 0 3 <- 4 op 5
Instruction #: 3 Operation: 0 1 <- 3 op 6
Instruction #: 4 Operation: 0 9 <- 8 op 7
RS #: 0 Busy: 0 op: 0 Vj: 0 Vk: 0 Qj: 1002 Qk: 1002
RS #: 1 Busy: 0 op: 0 Vj: 0 Vk: 0 Qj: 1002 Qk: 1002
RS #: 2 Busy: 0 op: 0 Vj: 0 Vk: 0 Qj: 1002 Qk: 1002
RS #: 3 Busy: 0 op: 2 Vj: 0 Vk: 0 Qj: 1002 Qk: 1002
RS #: 4 Busy: 0 op: 2 Vj: 0 Vk: 0 Qj: 1002 Qk: 1002
RS #: 5 Busy: 0 op: 2 Vj: 0 Vk: 0 Qj: 1002 Qk: 1002
RS #: 6 Busy: 0 op: 3 Vj: 0 Vk: 0 Qj: 1002 Qk: 1002
RS #: 7 Busy: 0 op: 3 Vj: 0 Vk: 0 Qj: 1002 Qk: 1002
RS #: 8 Busy: 0 op: 3 Vj: 0 Vk: 0 Qj: 1002 Qk: 1002
Register Content:
5000 1 2 3 4 5 6 7 8 9 10 11 12
Register Status:
1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000

Register Content:
5000 1 2 3 4 5 6 7 8 9 10 11 12
Inst Issue Execute WB SystemClock
0       1   0-0     0  1
1       0   0-0     0  
2       0   0-0     0  
3       0   0-0     0  
4       0   0-0     0

Register Content:
5000 1 2 3 4 5 6 7 8 9 10 11 12
Inst Issue Execute WB SystemClock
0       1   2-0     0  2
1       2   0-0     0  
2       0   0-0     0  
3       0   0-0     0  
4       0   0-0     0

Register Content:
5000 1 2 3 4 5 6 7 8 9 10 11 12
Inst Issue Execute WB SystemClock
0       1   2-0     0  3
1       2   3-0     0  
2       3   0-0     0  
3       0   0-0     0  
4       0   0-0     0

Register Content:
5000 1 2 3 4 5 6 7 8 9 10 11 12
Inst Issue Execute WB SystemClock
0       1   2-0     0  4
1       2   3-0     0  
2       3   4-0     0  
3       4   0-0     0  
4       0   0-0     0

Register Content:
5000 1 2 3 4 5 6 7 8 9 10 11 12
Inst Issue Execute WB SystemClock
0       1   2-0     0  5
1       2   3-0     0  
2       3   4-0     0  
3       4   0-0     0  
4       0   0-0     0

Register Content:
5000 1 2 3 4 5 6 7 8 9 10 11 12
Inst Issue Execute WB SystemClock
0       1   2-6     0  6
1       2   3-0     0  
2       3   4-0     0  
3       4   0-0     0  
4       0   0-0     0

Register Content:
5000 1 2 3 4 5 6 7 8 9 10 11 12
Inst Issue Execute WB SystemClock
0       1   2-6     7  7
1       2   3-0     0  
2       3   4-0     0  
3       4   0-0     0  
4       0   0-0     0

Register Content:
5000 1 2 3 4 5 6 7 8 9 10 11 12
Inst Issue Execute WB SystemClock
0       1   2-6     7  8
1       2   3-0     0  
2       3   4-8     0  
3       4   0-0     0  
4       8   0-0     0

Register Content:
5000 1 2 9 4 5 6 7 8 9 10 11 12
Inst Issue Execute WB SystemClock
0       1   2-6     7  9
1       2   3-0     0  
2       3   4-8     9  
3       4   0-0     0  
4       8   9-0     0

Register Content:
5000 1 2 9 4 5 6 7 8 9 10 11 12
Inst Issue Execute WB SystemClock
0       1   2-6     7  10
1       2   3-0     0  
2       3   4-8     9  
3       4   10-0     0  
4       8   9-0     0

Register Content:
5000 1 2 9 4 5 6 7 8 9 10 11 12
Inst Issue Execute WB SystemClock
0       1   2-6     7  11
1       2   3-0     0  
2       3   4-8     9  
3       4   10-0     0  
4       8   9-0     0

Register Content:
5000 1 2 9 4 5 6 7 8 9 10 11 12
Inst Issue Execute WB SystemClock
0       1   2-6     7  12
1       2   3-0     0  
2       3   4-8     9  
3       4   10-0     0  
4       8   9-0     0

Register Content:
5000 1 2 9 4 5 6 7 8 9 10 11 12
Inst Issue Execute WB SystemClock
0       1   2-6     7  13
1       2   3-0     0  
2       3   4-8     9  
3       4   10-0     0  
4       8   9-13    0

Register Content:
5000 1 2 9 4 5 6 7 8 15 10 11 12
Inst Issue Execute WB SystemClock
0       1   2-6     7  14
1       2   3-0     0  
2       3   4-8     9  
3       4   10-14   0  
4       8   9-13    14

Register Content:
5000 15 2 9 4 5 6 7 8 15 10 11 12
Inst Issue Execute WB SystemClock
0       1   2-6     7  15
1       2   3-0     0  
2       3   4-8     9  
3       4   10-14   15  
4       8   9-13    14

Register Content:
5000 15 2 9 4 5 6 7 8 15 10 11 12
Inst Issue Execute WB SystemClock
0       1   2-6     7  16
1       2   3-0     0  
2       3   4-8     9  
3       4   10-14   15  
4       8   9-13    14

Register Content:
5000 15 2 9 4 5 6 7 8 15 10 11 12
Inst Issue Execute WB SystemClock
0       1   2-6     7  17
1       2   3-0     0  
2       3   4-8     9  
3       4   10-14   15 
4       8   9-13    14

Register Content:
5000 15 2 9 4 5 6 7 8 15 10 11 12
Inst Issue Execute WB SystemClock
0       1   2-6     7  18
1       2   3-0     0  
2       3   4-8     9  
3       4   10-14   15 
4       8   9-13    14

Register Content:
5000 15 2 9 4 5 6 7 8 15 10 11 12
Inst Issue Execute WB SystemClock
0       1   2-6     7  19
1       2   3-0     0  
2       3   4-8     9  
3       4   10-14   15 
4       8   9-13    14

Register Content:
5000 15 2 9 4 5 6 7 8 15 10 11 12
Inst Issue Execute WB SystemClock
0       1   2-6     7  20
1       2   3-0     0  
2       3   4-8     9  
3       4   10-14   15 
4       8   9-13    14

Register Content:
5000 15 2 9 4 5 6 7 8 15 10 11 12
Inst Issue Execute WB SystemClock
0       1   2-6     7  21
1       2   3-0     0  
2       3   4-8     9  
3       4   10-14   15 
4       8   9-13    14

Register Content:
5000 15 2 9 4 5 6 7 8 15 10 11 12
Inst Issue Execute WB SystemClock
0       1   2-6     7  22
1       2   3-0     0  
2       3   4-8     9  
3       4   10-14   15 
4       8   9-13    14

Register Content:
5000 15 2 9 4 5 6 7 8 15 10 11 12
Inst Issue Execute WB SystemClock
0       1   2-6     7  23
1       2   3-0     0  
2       3   4-8     9  
3       4   10-14   15 
4       8   9-13    14

Register Content:
5000 15 2 9 4 5 6 7 8 15 10 11 12
Inst Issue Execute WB SystemClock
0       1   2-6     7  24
1       2   3-0     0  
2       3   4-8     9  
3       4   10-14   15 
4       8   9-13    14

Register Content:
5000 15 2 9 4 5 6 7 8 15 10 11 12
Inst Issue Execute WB SystemClock
0       1   2-6     7  25
1       2   3-0     0  
2       3   4-8     9  
3       4   10-14   15 
4       8   9-13    14

Register Content:
5000 15 2 9 4 5 6 7 8 15 10 11 12
Inst Issue Execute WB SystemClock
0       1   2-6     7  26
1       2   3-0     0  
2       3   4-8     9  
3       4   10-14   15 
4       8   9-13    14

Register Content:
5000 15 2 9 4 5 6 7 8 15 10 11 12
Inst Issue Execute WB SystemClock
0       1   2-6     7  27
1       2   3-0     0  
2       3   4-8     9  
3       4   10-14   15 
4       8   9-13    14

Register Content:
5000 15 2 9 4 5 6 7 8 15 10 11 12
Inst Issue Execute WB SystemClock
0       1   2-6     7  28
1       2   3-0     0  
2       3   4-8     9  
3       4   10-14   15 
4       8   9-13    14

Register Content:
5000 15 2 9 4 5 6 7 8 15 10 11 12
Inst Issue Execute WB SystemClock
0       1   2-6     7  29
1       2   3-0     0  
2       3   4-8     9  
3       4   10-14   15 
4       8   9-13    14

Register Content:
5000 15 2 9 4 5 6 7 8 15 10 11 12
Inst Issue Execute WB SystemClock
0       1   2-6     7  30
1       2   3-0     0  
2       3   4-8     9  
3       4   10-14   15 
4       8   9-13    14

Register Content:
5000 15 2 9 4 5 6 7 8 15 10 11 12
Inst Issue Execute WB SystemClock
0       1   2-6     7  31
1       2   3-0     0  
2       3   4-8     9  
3       4   10-14   15 
4       8   9-13    14

Register Content:
5000 15 2 9 4 5 6 7 8 15 10 11 12
Inst Issue Execute WB SystemClock
0       1   2-6     7  32
1       2   3-0     0  
2       3   4-8     9  
3       4   10-14   15 
4       8   9-13    14

Register Content:
5000 15 2 9 4 5 6 7 8 15 10 11 12
Inst Issue Execute WB SystemClock
0       1   2-6     7  33
1       2   3-0     0  
2       3   4-8     9  
3       4   10-14   15 
4       8   9-13    14

Register Content:
5000 15 2 9 4 5 6 7 8 15 10 11 12
Inst Issue Execute WB SystemClock
0       1   2-6     7  34
1       2   3-0     0  
2       3   4-8     9  
3       4   10-14   15 
4       8   9-13    14

Register Content:
5000 15 2 9 4 5 6 7 8 15 10 11 12
Inst Issue Execute WB SystemClock
0       1   2-6     7  35
1       2   3-0     0  
2       3   4-8     9  
3       4   10-14   15 
4       8   9-13    14

Register Content:
5000 15 2 9 4 5 6 7 8 15 10 11 12
Inst Issue Execute WB SystemClock
0       1   2-6     7  36
1       2   3-0     0  
2       3   4-8     9  
3       4   10-14   15 
4       8   9-13    14

Register Content:
5000 15 2 9 4 5 6 7 8 15 10 11 12
Inst Issue Execute WB SystemClock
0       1   2-6     7  37
1       2   3-0     0  
2       3   4-8     9  
3       4   10-14   15 
4       8   9-13    14

Register Content:
5000 15 2 9 4 5 6 7 8 15 10 11 12
Inst Issue Execute WB SystemClock
0       1   2-6     7  38
1       2   3-0     0  
2       3   4-8     9  
3       4   10-14   15 
4       8   9-13    14

Register Content:
5000 15 2 9 4 5 6 7 8 15 10 11 12
Inst Issue Execute WB SystemClock
0       1   2-6     7  39
1       2   3-0     0  
2       3   4-8     9  
3       4   10-14   15 
4       8   9-13    14

Register Content:
5000 15 2 9 4 5 6 7 8 15 10 11 12
Inst Issue Execute WB SystemClock
0       1   2-6     7  40
1       2   3-40    0  
2       3   4-8     9  
3       4   10-14   15 
4       8   9-13    14

Register Content:
5000 15 0 9 4 5 6 7 8 15 10 11 12
Inst Issue Execute WB SystemClock
0       1   2-6     7  41
1       2   3-40    41  
2       3   4-8     9  
3       4   10-14   15 
4       8   9-13    14
