{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1614612725238 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1614612725238 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 01 23:32:05 2021 " "Processing started: Mon Mar 01 23:32:05 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1614612725238 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614612725238 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off i281_CPU -c i281_CPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off i281_CPU -c i281_CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614612725238 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 24 " "Parallel compilation is enabled and will use 16 of the 24 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1614612725554 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "output_files/Serial_slow.bdf " "Can't analyze file -- file output_files/Serial_slow.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1614612730649 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Serial_slow.bdf " "Can't analyze file -- file Serial_slow.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1614612730652 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "output_files/1024_Slow.bdf " "Can't analyze file -- file output_files/1024_Slow.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1614612730654 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Clock_divider_8_and_16.bdf " "Can't analyze file -- file Clock_divider_8_and_16.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1614612730657 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Clock_divider_1024.bdf " "Can't analyze file -- file Clock_divider_1024.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1614612730659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_dividers.bdf 1 1 " "Found 1 design units, including 1 entities, in source file clock_dividers.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Clock_dividers " "Found entity 1: Clock_dividers" {  } { { "Clock_dividers.bdf" "" { Schematic "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/Clock_dividers.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614612730660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614612730660 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Clock_divider_4_and_16.bdf " "Can't analyze file -- file Clock_divider_4_and_16.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1614612730663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider_512.bdf 1 1 " "Found 1 design units, including 1 entities, in source file clock_divider_512.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Clock_divider_512 " "Found entity 1: Clock_divider_512" {  } { { "Clock_divider_512.bdf" "" { Schematic "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/Clock_divider_512.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614612730664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614612730664 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "output_files/Clock_divider_4_8_and_32.bdf " "Can't analyze file -- file output_files/Clock_divider_4_8_and_32.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1614612730666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider_4_16_and_64.bdf 1 1 " "Found 1 design units, including 1 entities, in source file clock_divider_4_16_and_64.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Clock_divider_4_16_and_64 " "Found entity 1: Clock_divider_4_16_and_64" {  } { { "Clock_divider_4_16_and_64.bdf" "" { Schematic "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/Clock_divider_4_16_and_64.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614612730666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614612730666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_flag_registers.v 1 1 " "Found 1 design units, including 1 entities, in source file _flag_registers.v" { { "Info" "ISGN_ENTITY_NAME" "1 _Flag_Registers " "Found entity 1: _Flag_Registers" {  } { { "_Flag_Registers.v" "" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/_Flag_Registers.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614612730668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614612730668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flag_registers.bdf 1 1 " "Found 1 design units, including 1 entities, in source file flag_registers.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Flag_Registers " "Found entity 1: Flag_Registers" {  } { { "Flag_Registers.bdf" "" { Schematic "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/Flag_Registers.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614612730668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614612730668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_alu_flag_calculator.v 1 1 " "Found 1 design units, including 1 entities, in source file _alu_flag_calculator.v" { { "Info" "ISGN_ENTITY_NAME" "1 _ALU_Flag_Calculator " "Found entity 1: _ALU_Flag_Calculator" {  } { { "_ALU_Flag_Calculator.v" "" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/_ALU_Flag_Calculator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614612730669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614612730669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftnodff.bdf 1 1 " "Found 1 design units, including 1 entities, in source file shiftnodff.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ShiftNoDff " "Found entity 1: ShiftNoDff" {  } { { "ShiftNoDff.bdf" "" { Schematic "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/ShiftNoDff.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614612730670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614612730670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i281_cpu.bdf 1 1 " "Found 1 design units, including 1 entities, in source file i281_cpu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 i281_CPU " "Found entity 1: i281_CPU" {  } { { "i281_CPU.bdf" "" { Schematic "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/i281_CPU.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614612730670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614612730670 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "DMEM.bdf " "Can't analyze file -- file DMEM.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1614612730673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_dmem.v 1 1 " "Found 1 design units, including 1 entities, in source file _dmem.v" { { "Info" "ISGN_ENTITY_NAME" "1 _DMEM " "Found entity 1: _DMEM" {  } { { "_DMEM.v" "" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/_DMEM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614612730674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614612730674 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "vcc_signal _Flag_Registers.v(8) " "Verilog HDL Implicit Net warning at _Flag_Registers.v(8): created implicit net for \"vcc_signal\"" {  } { { "_Flag_Registers.v" "" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/_Flag_Registers.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614612730674 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "i281_CPU " "Elaborating entity \"i281_CPU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1614612730708 ""}
{ "Warning" "WSGN_SEARCH_FILE" "programcounter.v 1 1 " "Using design file programcounter.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ProgramCounter " "Found entity 1: ProgramCounter" {  } { { "programcounter.v" "" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/programcounter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614612730715 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1614612730715 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "vcc_signal programcounter.v(13) " "Verilog HDL Implicit Net warning at programcounter.v(13): created implicit net for \"vcc_signal\"" {  } { { "programcounter.v" "" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/programcounter.v" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614612730715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ProgramCounter ProgramCounter:inst17 " "Elaborating entity \"ProgramCounter\" for hierarchy \"ProgramCounter:inst17\"" {  } { { "i281_CPU.bdf" "inst17" { Schematic "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/i281_CPU.bdf" { { 1472 2768 3000 1600 "inst17" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614612730715 ""}
{ "Warning" "WSGN_SEARCH_FILE" "_2to1mux.v 1 1 " "Using design file _2to1mux.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 _2to1mux " "Found entity 1: _2to1mux" {  } { { "_2to1mux.v" "" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/_2to1mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614612730722 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1614612730722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_2to1mux ProgramCounter:inst17\|_2to1mux:PC_Count\[0\].mux " "Elaborating entity \"_2to1mux\" for hierarchy \"ProgramCounter:inst17\|_2to1mux:PC_Count\[0\].mux\"" {  } { { "programcounter.v" "PC_Count\[0\].mux" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/programcounter.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614612730723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clock_dividers Clock_dividers:inst4 " "Elaborating entity \"Clock_dividers\" for hierarchy \"Clock_dividers:inst4\"" {  } { { "i281_CPU.bdf" "inst4" { Schematic "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/i281_CPU.bdf" { { 208 240 480 336 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614612730725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clock_divider_4_16_and_64 Clock_dividers:inst4\|Clock_divider_4_16_and_64:inst4 " "Elaborating entity \"Clock_divider_4_16_and_64\" for hierarchy \"Clock_dividers:inst4\|Clock_divider_4_16_and_64:inst4\"" {  } { { "Clock_dividers.bdf" "inst4" { Schematic "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/Clock_dividers.bdf" { { 264 800 968 360 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614612730725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clock_divider_512 Clock_dividers:inst4\|Clock_divider_512:inst " "Elaborating entity \"Clock_divider_512\" for hierarchy \"Clock_dividers:inst4\|Clock_divider_512:inst\"" {  } { { "Clock_dividers.bdf" "inst" { Schematic "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/Clock_dividers.bdf" { { 264 576 728 360 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614612730726 ""}
{ "Warning" "WSGN_SEARCH_FILE" "block3.bdf 1 1 " "Using design file block3.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Block3 " "Found entity 1: Block3" {  } { { "block3.bdf" "" { Schematic "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/block3.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614612730733 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1614612730733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Block3 Block3:inst12 " "Elaborating entity \"Block3\" for hierarchy \"Block3:inst12\"" {  } { { "i281_CPU.bdf" "inst12" { Schematic "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/i281_CPU.bdf" { { 192 1392 1488 288 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614612730733 ""}
{ "Warning" "WSGN_SEARCH_FILE" "control_fsm.v 1 1 " "Using design file control_fsm.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Control_FSM " "Found entity 1: Control_FSM" {  } { { "control_fsm.v" "" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/control_fsm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614612730741 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1614612730741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control_FSM Control_FSM:inst23 " "Elaborating entity \"Control_FSM\" for hierarchy \"Control_FSM:inst23\"" {  } { { "i281_CPU.bdf" "inst23" { Schematic "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/i281_CPU.bdf" { { 32 3576 3896 544 "inst23" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614612730742 ""}
{ "Warning" "WSGN_SEARCH_FILE" "alu.v 1 1 " "Using design file alu.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "alu.v" "" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614612730751 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1614612730751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:inst6 " "Elaborating entity \"ALU\" for hierarchy \"ALU:inst6\"" {  } { { "i281_CPU.bdf" "inst6" { Schematic "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/i281_CPU.bdf" { { 672 3144 3432 832 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614612730751 ""}
{ "Warning" "WSGN_SEARCH_FILE" "_shiftnodff.v 1 1 " "Using design file _shiftnodff.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 _ShiftNoDff " "Found entity 1: _ShiftNoDff" {  } { { "_shiftnodff.v" "" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/_shiftnodff.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614612730759 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1614612730759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_ShiftNoDff ALU:inst6\|_ShiftNoDff:Shifting " "Elaborating entity \"_ShiftNoDff\" for hierarchy \"ALU:inst6\|_ShiftNoDff:Shifting\"" {  } { { "alu.v" "Shifting" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/alu.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614612730759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_Flag_Registers ALU:inst6\|_Flag_Registers:FlagReg " "Elaborating entity \"_Flag_Registers\" for hierarchy \"ALU:inst6\|_Flag_Registers:FlagReg\"" {  } { { "alu.v" "FlagReg" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/alu.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614612730762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_ALU_Flag_Calculator ALU:inst6\|_ALU_Flag_Calculator:FlagCalc " "Elaborating entity \"_ALU_Flag_Calculator\" for hierarchy \"ALU:inst6\|_ALU_Flag_Calculator:FlagCalc\"" {  } { { "alu.v" "FlagCalc" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/alu.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614612730763 ""}
{ "Warning" "WSGN_SEARCH_FILE" "_8widebusmux.v 1 1 " "Using design file _8widebusmux.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 _8WideBusMux " "Found entity 1: _8WideBusMux" {  } { { "_8widebusmux.v" "" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/_8widebusmux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614612730771 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1614612730771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_8WideBusMux ALU:inst6\|_8WideBusMux:BusMux8 " "Elaborating entity \"_8WideBusMux\" for hierarchy \"ALU:inst6\|_8WideBusMux:BusMux8\"" {  } { { "alu.v" "BusMux8" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/alu.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614612730771 ""}
{ "Warning" "WSGN_SEARCH_FILE" "_8bitadder.v 1 1 " "Using design file _8bitadder.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 _8BitAdder " "Found entity 1: _8BitAdder" {  } { { "_8bitadder.v" "" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/_8bitadder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614612730780 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1614612730780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_8BitAdder ALU:inst6\|_8BitAdder:Adder8 " "Elaborating entity \"_8BitAdder\" for hierarchy \"ALU:inst6\|_8BitAdder:Adder8\"" {  } { { "alu.v" "Adder8" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/alu.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614612730781 ""}
{ "Warning" "WSGN_SEARCH_FILE" "_fulladder.v 1 1 " "Using design file _fulladder.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 _FullAdder " "Found entity 1: _FullAdder" {  } { { "_fulladder.v" "" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/_fulladder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614612730788 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1614612730788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_FullAdder ALU:inst6\|_8BitAdder:Adder8\|_FullAdder:initialFA " "Elaborating entity \"_FullAdder\" for hierarchy \"ALU:inst6\|_8BitAdder:Adder8\|_FullAdder:initialFA\"" {  } { { "_8bitadder.v" "initialFA" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/_8bitadder.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614612730788 ""}
{ "Warning" "WSGN_SEARCH_FILE" "_4x8bitregisters.v 1 1 " "Using design file _4x8bitregisters.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 _4x8BitRegisters " "Found entity 1: _4x8BitRegisters" {  } { { "_4x8bitregisters.v" "" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/_4x8bitregisters.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614612730798 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1614612730798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_4x8BitRegisters _4x8BitRegisters:inst " "Elaborating entity \"_4x8BitRegisters\" for hierarchy \"_4x8BitRegisters:inst\"" {  } { { "i281_CPU.bdf" "inst" { Schematic "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/i281_CPU.bdf" { { 672 2456 2776 832 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614612730798 ""}
{ "Warning" "WSGN_SEARCH_FILE" "_2to4decoderwithenable.v 1 1 " "Using design file _2to4decoderwithenable.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 _2to4DecoderWithEnable " "Found entity 1: _2to4DecoderWithEnable" {  } { { "_2to4decoderwithenable.v" "" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/_2to4decoderwithenable.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614612730805 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1614612730805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_2to4DecoderWithEnable _4x8BitRegisters:inst\|_2to4DecoderWithEnable:RegDec " "Elaborating entity \"_2to4DecoderWithEnable\" for hierarchy \"_4x8BitRegisters:inst\|_2to4DecoderWithEnable:RegDec\"" {  } { { "_4x8bitregisters.v" "RegDec" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/_4x8bitregisters.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614612730805 ""}
{ "Warning" "WSGN_SEARCH_FILE" "_registers8bit.v 1 1 " "Using design file _registers8bit.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 _Registers8bit " "Found entity 1: _Registers8bit" {  } { { "_registers8bit.v" "" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/_registers8bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614612730813 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1614612730813 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "vcc_signal _registers8bit.v(11) " "Verilog HDL Implicit Net warning at _registers8bit.v(11): created implicit net for \"vcc_signal\"" {  } { { "_registers8bit.v" "" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/_registers8bit.v" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614612730813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_Registers8bit _4x8BitRegisters:inst\|_Registers8bit:A " "Elaborating entity \"_Registers8bit\" for hierarchy \"_4x8BitRegisters:inst\|_Registers8bit:A\"" {  } { { "_4x8bitregisters.v" "A" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/_4x8bitregisters.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614612730814 ""}
{ "Warning" "WSGN_SEARCH_FILE" "_8wide4to1busmux.v 1 1 " "Using design file _8wide4to1busmux.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 _8Wide4To1BusMux " "Found entity 1: _8Wide4To1BusMux" {  } { { "_8wide4to1busmux.v" "" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/_8wide4to1busmux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614612730829 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1614612730829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_8Wide4To1BusMux _4x8BitRegisters:inst\|_8Wide4To1BusMux:Output1 " "Elaborating entity \"_8Wide4To1BusMux\" for hierarchy \"_4x8BitRegisters:inst\|_8Wide4To1BusMux:Output1\"" {  } { { "_4x8bitregisters.v" "Output1" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/_4x8bitregisters.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614612730829 ""}
{ "Warning" "WSGN_SEARCH_FILE" "_imem.v 1 1 " "Using design file _imem.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 _IMEM " "Found entity 1: _IMEM" {  } { { "_imem.v" "" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/_imem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614612730852 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1614612730852 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "_GND _imem.v(9) " "Verilog HDL Implicit Net warning at _imem.v(9): created implicit net for \"_GND\"" {  } { { "_imem.v" "" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/_imem.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614612730852 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "RO_WE_LOW _imem.v(14) " "Verilog HDL Implicit Net warning at _imem.v(14): created implicit net for \"RO_WE_LOW\"" {  } { { "_imem.v" "" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/_imem.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614612730853 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "RO_WE_HIGH _imem.v(15) " "Verilog HDL Implicit Net warning at _imem.v(15): created implicit net for \"RO_WE_HIGH\"" {  } { { "_imem.v" "" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/_imem.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614612730853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_IMEM _IMEM:inst22 " "Elaborating entity \"_IMEM\" for hierarchy \"_IMEM:inst22\"" {  } { { "i281_CPU.bdf" "inst22" { Schematic "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/i281_CPU.bdf" { { 1040 1360 1744 1200 "inst22" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614612730853 ""}
{ "Warning" "WSGN_SEARCH_FILE" "_readonly_16x16_register_file_low.v 1 1 " "Using design file _readonly_16x16_register_file_low.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 _ReadOnly_16x16_Register_File_Low " "Found entity 1: _ReadOnly_16x16_Register_File_Low" {  } { { "_readonly_16x16_register_file_low.v" "" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/_readonly_16x16_register_file_low.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614612730861 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1614612730861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_ReadOnly_16x16_Register_File_Low _IMEM:inst22\|_ReadOnly_16x16_Register_File_Low:RO_Low " "Elaborating entity \"_ReadOnly_16x16_Register_File_Low\" for hierarchy \"_IMEM:inst22\|_ReadOnly_16x16_Register_File_Low:RO_Low\"" {  } { { "_imem.v" "RO_Low" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/_imem.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614612730861 ""}
{ "Warning" "WSGN_SEARCH_FILE" "_ones.v 1 1 " "Using design file _ones.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 _ONES " "Found entity 1: _ONES" {  } { { "_ones.v" "" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/_ones.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614612730870 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1614612730870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_ONES _IMEM:inst22\|_ReadOnly_16x16_Register_File_Low:RO_Low\|_ONES:one " "Elaborating entity \"_ONES\" for hierarchy \"_IMEM:inst22\|_ReadOnly_16x16_Register_File_Low:RO_Low\|_ONES:one\"" {  } { { "_readonly_16x16_register_file_low.v" "one" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/_readonly_16x16_register_file_low.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614612730870 ""}
{ "Warning" "WSGN_SEARCH_FILE" "_4to16decoderwithenable.v 1 1 " "Using design file _4to16decoderwithenable.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 _4to16DecoderWithEnable " "Found entity 1: _4to16DecoderWithEnable" {  } { { "_4to16decoderwithenable.v" "" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/_4to16decoderwithenable.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614612730877 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1614612730877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_4to16DecoderWithEnable _IMEM:inst22\|_ReadOnly_16x16_Register_File_Low:RO_Low\|_4to16DecoderWithEnable:_4to16Inst37 " "Elaborating entity \"_4to16DecoderWithEnable\" for hierarchy \"_IMEM:inst22\|_ReadOnly_16x16_Register_File_Low:RO_Low\|_4to16DecoderWithEnable:_4to16Inst37\"" {  } { { "_readonly_16x16_register_file_low.v" "_4to16Inst37" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/_readonly_16x16_register_file_low.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614612730877 ""}
{ "Warning" "WSGN_SEARCH_FILE" "_3to8decoderwithenable.v 1 1 " "Using design file _3to8decoderwithenable.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 _3to8DecoderWithEnable " "Found entity 1: _3to8DecoderWithEnable" {  } { { "_3to8decoderwithenable.v" "" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/_3to8decoderwithenable.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614612730884 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1614612730884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_3to8DecoderWithEnable _IMEM:inst22\|_ReadOnly_16x16_Register_File_Low:RO_Low\|_4to16DecoderWithEnable:_4to16Inst37\|_3to8DecoderWithEnable:firstDecoder " "Elaborating entity \"_3to8DecoderWithEnable\" for hierarchy \"_IMEM:inst22\|_ReadOnly_16x16_Register_File_Low:RO_Low\|_4to16DecoderWithEnable:_4to16Inst37\|_3to8DecoderWithEnable:firstDecoder\"" {  } { { "_4to16decoderwithenable.v" "firstDecoder" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/_4to16decoderwithenable.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614612730884 ""}
{ "Warning" "WSGN_SEARCH_FILE" "_sixteenwidebusmux.v 1 1 " "Using design file _sixteenwidebusmux.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 _SixteenWideBusMux " "Found entity 1: _SixteenWideBusMux" {  } { { "_sixteenwidebusmux.v" "" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/_sixteenwidebusmux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614612730893 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1614612730893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_SixteenWideBusMux _IMEM:inst22\|_ReadOnly_16x16_Register_File_Low:RO_Low\|_SixteenWideBusMux:WideBusMuxInst4 " "Elaborating entity \"_SixteenWideBusMux\" for hierarchy \"_IMEM:inst22\|_ReadOnly_16x16_Register_File_Low:RO_Low\|_SixteenWideBusMux:WideBusMuxInst4\"" {  } { { "_readonly_16x16_register_file_low.v" "WideBusMuxInst4" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/_readonly_16x16_register_file_low.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614612730893 ""}
{ "Warning" "WSGN_SEARCH_FILE" "pong_code_0.v 1 1 " "Using design file pong_code_0.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 PONG_Code_0 " "Found entity 1: PONG_Code_0" {  } { { "pong_code_0.v" "" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/pong_code_0.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614612730903 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1614612730903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PONG_Code_0 _IMEM:inst22\|_ReadOnly_16x16_Register_File_Low:RO_Low\|PONG_Code_0:BiosLow " "Elaborating entity \"PONG_Code_0\" for hierarchy \"_IMEM:inst22\|_ReadOnly_16x16_Register_File_Low:RO_Low\|PONG_Code_0:BiosLow\"" {  } { { "_readonly_16x16_register_file_low.v" "BiosLow" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/_readonly_16x16_register_file_low.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614612730904 ""}
{ "Warning" "WSGN_SEARCH_FILE" "_registers16bit.v 1 1 " "Using design file _registers16bit.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 _Registers16bit " "Found entity 1: _Registers16bit" {  } { { "_registers16bit.v" "" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/_registers16bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614612730979 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1614612730979 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "vcc_signal _registers16bit.v(11) " "Verilog HDL Implicit Net warning at _registers16bit.v(11): created implicit net for \"vcc_signal\"" {  } { { "_registers16bit.v" "" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/_registers16bit.v" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614612730980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_Registers16bit _IMEM:inst22\|_ReadOnly_16x16_Register_File_Low:RO_Low\|_Registers16bit:reg16_0 " "Elaborating entity \"_Registers16bit\" for hierarchy \"_IMEM:inst22\|_ReadOnly_16x16_Register_File_Low:RO_Low\|_Registers16bit:reg16_0\"" {  } { { "_readonly_16x16_register_file_low.v" "reg16_0" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/_readonly_16x16_register_file_low.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614612730980 ""}
{ "Warning" "WSGN_SEARCH_FILE" "_c16to1busmux.v 1 1 " "Using design file _c16to1busmux.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 _C16to1BusMux " "Found entity 1: _C16to1BusMux" {  } { { "_c16to1busmux.v" "" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/_c16to1busmux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614612731052 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1614612731052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_C16to1BusMux _IMEM:inst22\|_ReadOnly_16x16_Register_File_Low:RO_Low\|_C16to1BusMux:busMux " "Elaborating entity \"_C16to1BusMux\" for hierarchy \"_IMEM:inst22\|_ReadOnly_16x16_Register_File_Low:RO_Low\|_C16to1BusMux:busMux\"" {  } { { "_readonly_16x16_register_file_low.v" "busMux" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/_readonly_16x16_register_file_low.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614612731053 ""}
{ "Warning" "WSGN_SEARCH_FILE" "_readonly_16x16_register_file_high.v 1 1 " "Using design file _readonly_16x16_register_file_high.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 _ReadOnly_16x16_Register_File_High " "Found entity 1: _ReadOnly_16x16_Register_File_High" {  } { { "_readonly_16x16_register_file_high.v" "" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/_readonly_16x16_register_file_high.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614612731134 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1614612731134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_ReadOnly_16x16_Register_File_High _IMEM:inst22\|_ReadOnly_16x16_Register_File_High:RO_High " "Elaborating entity \"_ReadOnly_16x16_Register_File_High\" for hierarchy \"_IMEM:inst22\|_ReadOnly_16x16_Register_File_High:RO_High\"" {  } { { "_imem.v" "RO_High" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/_imem.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614612731135 ""}
{ "Warning" "WSGN_SEARCH_FILE" "pong_code_1.v 1 1 " "Using design file pong_code_1.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 PONG_Code_1 " "Found entity 1: PONG_Code_1" {  } { { "pong_code_1.v" "" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/pong_code_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614612731150 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1614612731150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PONG_Code_1 _IMEM:inst22\|_ReadOnly_16x16_Register_File_High:RO_High\|PONG_Code_1:BiosHigh " "Elaborating entity \"PONG_Code_1\" for hierarchy \"_IMEM:inst22\|_ReadOnly_16x16_Register_File_High:RO_High\|PONG_Code_1:BiosHigh\"" {  } { { "_readonly_16x16_register_file_high.v" "BiosHigh" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/_readonly_16x16_register_file_high.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614612731150 ""}
{ "Warning" "WSGN_SEARCH_FILE" "_imem_low.v 1 1 " "Using design file _imem_low.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 _IMEM_low " "Found entity 1: _IMEM_low" {  } { { "_imem_low.v" "" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/_imem_low.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614612731365 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1614612731365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_IMEM_low _IMEM:inst22\|_IMEM_low:IMEMLow " "Elaborating entity \"_IMEM_low\" for hierarchy \"_IMEM:inst22\|_IMEM_low:IMEMLow\"" {  } { { "_imem.v" "IMEMLow" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/_imem.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614612731366 ""}
{ "Warning" "WSGN_SEARCH_FILE" "pong_code_2.v 1 1 " "Using design file pong_code_2.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 PONG_Code_2 " "Found entity 1: PONG_Code_2" {  } { { "pong_code_2.v" "" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/pong_code_2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614612731382 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1614612731382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PONG_Code_2 _IMEM:inst22\|_IMEM_low:IMEMLow\|PONG_Code_2:UserCodeLow " "Elaborating entity \"PONG_Code_2\" for hierarchy \"_IMEM:inst22\|_IMEM_low:IMEMLow\|PONG_Code_2:UserCodeLow\"" {  } { { "_imem_low.v" "UserCodeLow" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/_imem_low.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614612731382 ""}
{ "Warning" "WSGN_SEARCH_FILE" "_imem_high.v 1 1 " "Using design file _imem_high.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 _IMEM_high " "Found entity 1: _IMEM_high" {  } { { "_imem_high.v" "" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/_imem_high.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614612731593 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1614612731593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_IMEM_high _IMEM:inst22\|_IMEM_high:IMEMHigh " "Elaborating entity \"_IMEM_high\" for hierarchy \"_IMEM:inst22\|_IMEM_high:IMEMHigh\"" {  } { { "_imem.v" "IMEMHigh" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/_imem.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614612731594 ""}
{ "Warning" "WSGN_SEARCH_FILE" "pong_code_3.v 1 1 " "Using design file pong_code_3.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 PONG_Code_3 " "Found entity 1: PONG_Code_3" {  } { { "pong_code_3.v" "" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/pong_code_3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614612731609 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1614612731609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PONG_Code_3 _IMEM:inst22\|_IMEM_high:IMEMHigh\|PONG_Code_3:UserCodeHigh " "Elaborating entity \"PONG_Code_3\" for hierarchy \"_IMEM:inst22\|_IMEM_high:IMEMHigh\|PONG_Code_3:UserCodeHigh\"" {  } { { "_imem_high.v" "UserCodeHigh" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/_imem_high.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614612731609 ""}
{ "Warning" "WSGN_SEARCH_FILE" "_16wide4to1busmux.v 1 1 " "Using design file _16wide4to1busmux.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 _16Wide4To1BusMux " "Found entity 1: _16Wide4To1BusMux" {  } { { "_16wide4to1busmux.v" "" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/_16wide4to1busmux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614612731822 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1614612731822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_16Wide4To1BusMux _IMEM:inst22\|_16Wide4To1BusMux:IMEMBuxMux " "Elaborating entity \"_16Wide4To1BusMux\" for hierarchy \"_IMEM:inst22\|_16Wide4To1BusMux:IMEMBuxMux\"" {  } { { "_imem.v" "IMEMBuxMux" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/_imem.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614612731822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_DMEM _DMEM:inst8 " "Elaborating entity \"_DMEM\" for hierarchy \"_DMEM:inst8\"" {  } { { "i281_CPU.bdf" "inst8" { Schematic "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/i281_CPU.bdf" { { 760 3792 4096 952 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614612731836 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ones.v 1 1 " "Using design file ones.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ONES " "Found entity 1: ONES" {  } { { "ones.v" "" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/ones.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614612731885 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1614612731885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ONES _DMEM:inst8\|ONES:b2v_inst20 " "Elaborating entity \"ONES\" for hierarchy \"_DMEM:inst8\|ONES:b2v_inst20\"" {  } { { "_DMEM.v" "b2v_inst20" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/_DMEM.v" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614612731886 ""}
{ "Warning" "WSGN_SEARCH_FILE" "8wide16to1busmux.bdf 1 1 " "Using design file 8wide16to1busmux.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 8wide16to1BusMUX " "Found entity 1: 8wide16to1BusMUX" {  } { { "8wide16to1busmux.bdf" "" { Schematic "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/8wide16to1busmux.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614612731898 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1614612731898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "8wide16to1BusMUX _DMEM:inst8\|8wide16to1BusMUX:b2v_inst24 " "Elaborating entity \"8wide16to1BusMUX\" for hierarchy \"_DMEM:inst8\|8wide16to1BusMUX:b2v_inst24\"" {  } { { "_DMEM.v" "b2v_inst24" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/_DMEM.v" 237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614612731898 ""}
{ "Warning" "WGDFX_NO_SUPERSET_FOUND" "" "No superset bus at connection" {  } { { "8wide16to1busmux.bdf" "" { Schematic "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/8wide16to1busmux.bdf" { { 384 192 240 384 "" "" } { 512 192 240 512 "" "" } { 216 488 496 216 "" "" } { 424 -80 -64 424 "" "" } { 624 480 496 624 "" "" } { 496 480 496 496 "" "" } { 280 752 776 280 "" "" } { 376 752 776 376 "" "" } { 496 752 776 496 "" "" } { 592 752 776 592 "" "" } { 696 752 776 696 "" "" } { 792 752 776 792 "" "" } { 184 752 776 184 "" "" } { 88 752 776 88 "" "" } { 88 776 776 184 "" "" } { 184 776 776 280 "" "" } { 280 776 776 376 "" "" } { 376 776 776 496 "" "" } { 496 776 776 592 "" "" } { 592 776 776 696 "" "" } { 696 776 776 792 "" "" } { 792 776 776 864 "" "" } { 496 496 496 624 "" "" } { 624 496 496 872 "" "" } { 384 240 240 512 "" "" } { 512 240 240 880 "" "" } { 848 776 880 865 "Control\[0\]" "" } { 856 496 880 873 "Control\[1\]" "" } { 864 240 880 881 "Control\[2\]" "" } { 424 -64 -64 888 "" "" } { 872 -64 880 889 "Control\[3\]" "" } { 872 880 880 880 "" "" } { 880 880 880 888 "" "" } { 888 880 880 912 "" "" } { 864 880 880 872 "" "" } { 344 488 496 344 "" "" } { 216 496 496 344 "" "" } { 344 496 496 496 "" "" } } } }  } 0 275002 "No superset bus at connection" 0 0 "Analysis & Synthesis" 0 -1 1614612731898 ""}
{ "Warning" "WSGN_SEARCH_FILE" "pong_data.v 1 1 " "Using design file pong_data.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 PONG_Data " "Found entity 1: PONG_Data" {  } { { "pong_data.v" "" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/pong_data.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614612731969 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1614612731969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PONG_Data _DMEM:inst8\|PONG_Data:b2v_inst5 " "Elaborating entity \"PONG_Data\" for hierarchy \"_DMEM:inst8\|PONG_Data:b2v_inst5\"" {  } { { "_DMEM.v" "b2v_inst5" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/_DMEM.v" 392 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614612731970 ""}
{ "Warning" "WSGN_SEARCH_FILE" "opcode_decoder.v 1 1 " "Using design file opcode_decoder.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Opcode_Decoder " "Found entity 1: Opcode_Decoder" {  } { { "opcode_decoder.v" "" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/opcode_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614612731988 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1614612731988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Opcode_Decoder Opcode_Decoder:inst1 " "Elaborating entity \"Opcode_Decoder\" for hierarchy \"Opcode_Decoder:inst1\"" {  } { { "i281_CPU.bdf" "inst1" { Schematic "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/i281_CPU.bdf" { { 32 1984 2224 480 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614612731988 ""}
{ "Warning" "WSGN_SEARCH_FILE" "_1to2decoderwithenable.v 1 1 " "Using design file _1to2decoderwithenable.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 _1to2DecoderWithEnable " "Found entity 1: _1to2DecoderWithEnable" {  } { { "_1to2decoderwithenable.v" "" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/_1to2decoderwithenable.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614612731998 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1614612731998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_1to2DecoderWithEnable Opcode_Decoder:inst1\|_1to2DecoderWithEnable:ShiftDecoder " "Elaborating entity \"_1to2DecoderWithEnable\" for hierarchy \"Opcode_Decoder:inst1\|_1to2DecoderWithEnable:ShiftDecoder\"" {  } { { "opcode_decoder.v" "ShiftDecoder" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/opcode_decoder.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614612731998 ""}
{ "Warning" "WSGN_SEARCH_FILE" "_6widebusmux.v 1 1 " "Using design file _6widebusmux.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 _6WideBusMux " "Found entity 1: _6WideBusMux" {  } { { "_6widebusmux.v" "" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/_6widebusmux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614612732006 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1614612732006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_6WideBusMux _6WideBusMux:Program_Counter_Multiplexer " "Elaborating entity \"_6WideBusMux\" for hierarchy \"_6WideBusMux:Program_Counter_Multiplexer\"" {  } { { "i281_CPU.bdf" "Program_Counter_Multiplexer" { Schematic "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/i281_CPU.bdf" { { 1488 2432 2640 1584 "Program_Counter_Multiplexer" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614612732006 ""}
{ "Warning" "WSGN_SEARCH_FILE" "_6bitadder.v 1 1 " "Using design file _6bitadder.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 _6BitAdder " "Found entity 1: _6BitAdder" {  } { { "_6bitadder.v" "" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/_6bitadder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614612732015 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1614612732015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_6bitAdder _6bitAdder:Program_Counter_Increment_By_1 " "Elaborating entity \"_6bitAdder\" for hierarchy \"_6bitAdder:Program_Counter_Increment_By_1\"" {  } { { "i281_CPU.bdf" "Program_Counter_Increment_By_1" { Schematic "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/i281_CPU.bdf" { { 1424 1592 1872 1520 "Program_Counter_Increment_By_1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614612732015 ""}
{ "Warning" "WSGN_SEARCH_FILE" "video_card.v 1 1 " "Using design file video_card.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Video_Card " "Found entity 1: Video_Card" {  } { { "video_card.v" "" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/video_card.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614612732025 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1614612732025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_Card Video_Card:inst7 " "Elaborating entity \"Video_Card\" for hierarchy \"Video_Card:inst7\"" {  } { { "i281_CPU.bdf" "inst7" { Schematic "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/i281_CPU.bdf" { { 784 4160 4448 1080 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614612732026 ""}
{ "Warning" "WSGN_SEARCH_FILE" "_4widebusmux.v 1 1 " "Using design file _4widebusmux.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 _4WideBusMux " "Found entity 1: _4WideBusMux" {  } { { "_4widebusmux.v" "" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/_4widebusmux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614612732034 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1614612732034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_4WideBusMux Video_Card:inst7\|_4WideBusMux:BusMux0 " "Elaborating entity \"_4WideBusMux\" for hierarchy \"Video_Card:inst7\|_4WideBusMux:BusMux0\"" {  } { { "video_card.v" "BusMux0" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/video_card.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614612732034 ""}
{ "Warning" "WSGN_SEARCH_FILE" "seven_seg_decoder_busout.v 1 1 " "Using design file seven_seg_decoder_busout.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 seven_seg_decoder_BUSOUT " "Found entity 1: seven_seg_decoder_BUSOUT" {  } { { "seven_seg_decoder_busout.v" "" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/seven_seg_decoder_busout.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614612732042 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1614612732042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_seg_decoder_BUSOUT Video_Card:inst7\|seven_seg_decoder_BUSOUT:sevenBUSOUT0 " "Elaborating entity \"seven_seg_decoder_BUSOUT\" for hierarchy \"Video_Card:inst7\|seven_seg_decoder_BUSOUT:sevenBUSOUT0\"" {  } { { "video_card.v" "sevenBUSOUT0" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/video_card.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614612732042 ""}
{ "Warning" "WSGN_SEARCH_FILE" "_7widebusmux.v 1 1 " "Using design file _7widebusmux.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 _7WideBusMux " "Found entity 1: _7WideBusMux" {  } { { "_7widebusmux.v" "" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/_7widebusmux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614612732051 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1614612732051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_7WideBusMux Video_Card:inst7\|_7WideBusMux:SevenWideBus0 " "Elaborating entity \"_7WideBusMux\" for hierarchy \"Video_Card:inst7\|_7WideBusMux:SevenWideBus0\"" {  } { { "video_card.v" "SevenWideBus0" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/video_card.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614612732051 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Block3:inst12\|inst3~0 " "Found clock multiplexer Block3:inst12\|inst3~0" {  } { { "block3.bdf" "" { Schematic "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/block3.bdf" { { 256 840 904 304 "inst3" "" } } } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1614612734215 "|i281_CPU|Block3:inst12|inst3~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Block3:inst151\|inst3~0 " "Found clock multiplexer Block3:inst151\|inst3~0" {  } { { "block3.bdf" "" { Schematic "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/block3.bdf" { { 256 840 904 304 "inst3" "" } } } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1614612734215 "|i281_CPU|Block3:inst151|inst3~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Block3:inst10\|inst3~0 " "Found clock multiplexer Block3:inst10\|inst3~0" {  } { { "block3.bdf" "" { Schematic "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/block3.bdf" { { 256 840 904 304 "inst3" "" } } } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1614612734215 "|i281_CPU|Block3:inst10|inst3~0"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1614612734215 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1614612735293 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1614612735934 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1614612737764 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614612737764 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1675 " "Implemented 1675 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "23 " "Implemented 23 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1614612737912 ""} { "Info" "ICUT_CUT_TM_OPINS" "82 " "Implemented 82 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1614612737912 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1570 " "Implemented 1570 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1614612737912 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1614612737912 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 61 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 61 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4893 " "Peak virtual memory: 4893 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1614612737961 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 01 23:32:17 2021 " "Processing ended: Mon Mar 01 23:32:17 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1614612737961 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1614612737961 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1614612737961 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1614612737961 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1614612739034 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1614612739035 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 01 23:32:18 2021 " "Processing started: Mon Mar 01 23:32:18 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1614612739035 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1614612739035 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off i281_CPU -c i281_CPU " "Command: quartus_fit --read_settings_files=off --write_settings_files=off i281_CPU -c i281_CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1614612739035 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1614612739109 ""}
{ "Info" "0" "" "Project  = i281_CPU" {  } {  } 0 0 "Project  = i281_CPU" 0 0 "Fitter" 0 0 1614612739109 ""}
{ "Info" "0" "" "Revision = i281_CPU" {  } {  } 0 0 "Revision = i281_CPU" 0 0 "Fitter" 0 0 1614612739109 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 24 " "Parallel compilation is enabled and will use 16 of the 24 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1614612739201 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "i281_CPU EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"i281_CPU\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1614612739212 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1614612739249 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1614612739249 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1614612739517 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1614612739521 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1614612739627 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1614612739627 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1614612739627 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1614612739627 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1614612739627 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1614612739627 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1614612739627 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1614612739627 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1614612739627 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1614612739627 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/" { { 0 { 0 ""} 0 6340 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1614612739631 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/" { { 0 { 0 ""} 0 6342 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1614612739631 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/" { { 0 { 0 ""} 0 6344 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1614612739631 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/" { { 0 { 0 ""} 0 6346 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1614612739631 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/" { { 0 { 0 ""} 0 6348 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1614612739631 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1614612739631 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1614612739633 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "1 105 " "No exact pin location assignment(s) for 1 pins of 105 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1614612740470 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "i281_CPU.sdc " "Synopsys Design Constraints File file not found: 'i281_CPU.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1614612740745 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1614612740745 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst151\|inst3~0  from: datac  to: combout " "Cell: inst151\|inst3~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1614612740754 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1614612740754 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1614612740760 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1614612740760 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1614612740762 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Board_Clock~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node Board_Clock~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1614612740886 ""}  } { { "i281_CPU.bdf" "" { Schematic "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/i281_CPU.bdf" { { 232 -32 136 248 "Board_Clock" "" } } } } { "temporary_test_loc" "" { Generic "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/" { { 0 { 0 ""} 0 6335 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1614612740886 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Block3:inst12\|inst3  " "Automatically promoted node Block3:inst12\|inst3 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1614612740887 ""}  } { { "block3.bdf" "" { Schematic "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/block3.bdf" { { 256 840 904 304 "inst3" "" } } } } { "temporary_test_loc" "" { Generic "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/" { { 0 { 0 ""} 0 4296 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1614612740887 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Clock_dividers:inst4\|Clock_divider_512:inst2\|inst9  " "Automatically promoted node Clock_dividers:inst4\|Clock_divider_512:inst2\|inst9 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1614612740887 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Clock_dividers:inst4\|Clock_divider_512:inst2\|inst9~0 " "Destination node Clock_dividers:inst4\|Clock_divider_512:inst2\|inst9~0" {  } { { "Clock_divider_512.bdf" "" { Schematic "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/Clock_divider_512.bdf" { { 176 1448 1512 256 "inst9" "" } } } } { "temporary_test_loc" "" { Generic "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/" { { 0 { 0 ""} 0 6199 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1614612740887 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1614612740887 ""}  } { { "Clock_divider_512.bdf" "" { Schematic "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/Clock_divider_512.bdf" { { 176 1448 1512 256 "inst9" "" } } } } { "temporary_test_loc" "" { Generic "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/" { { 0 { 0 ""} 0 5340 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1614612740887 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Clock_dividers:inst4\|Clock_divider_512:inst\|inst9  " "Automatically promoted node Clock_dividers:inst4\|Clock_divider_512:inst\|inst9 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1614612740887 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Clock_dividers:inst4\|Clock_divider_4_16_and_64:inst4\|inst4 " "Destination node Clock_dividers:inst4\|Clock_divider_4_16_and_64:inst4\|inst4" {  } { { "Clock_divider_4_16_and_64.bdf" "" { Schematic "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/Clock_divider_4_16_and_64.bdf" { { 256 624 688 336 "inst4" "" } } } } { "temporary_test_loc" "" { Generic "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/" { { 0 { 0 ""} 0 4313 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1614612740887 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Clock_dividers:inst4\|Clock_divider_4_16_and_64:inst4\|inst6 " "Destination node Clock_dividers:inst4\|Clock_divider_4_16_and_64:inst4\|inst6" {  } { { "Clock_divider_4_16_and_64.bdf" "" { Schematic "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/Clock_divider_4_16_and_64.bdf" { { 256 944 1008 336 "inst6" "" } } } } { "temporary_test_loc" "" { Generic "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/" { { 0 { 0 ""} 0 4308 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1614612740887 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Block3:inst12\|inst3 " "Destination node Block3:inst12\|inst3" {  } { { "block3.bdf" "" { Schematic "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/block3.bdf" { { 256 840 904 304 "inst3" "" } } } } { "temporary_test_loc" "" { Generic "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/" { { 0 { 0 ""} 0 4296 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1614612740887 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Clock_dividers:inst4\|Clock_divider_512:inst\|inst9~0 " "Destination node Clock_dividers:inst4\|Clock_divider_512:inst\|inst9~0" {  } { { "Clock_divider_512.bdf" "" { Schematic "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/Clock_divider_512.bdf" { { 176 1448 1512 256 "inst9" "" } } } } { "temporary_test_loc" "" { Generic "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/" { { 0 { 0 ""} 0 6187 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1614612740887 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1614612740887 ""}  } { { "Clock_divider_512.bdf" "" { Schematic "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/Clock_divider_512.bdf" { { 176 1448 1512 256 "inst9" "" } } } } { "temporary_test_loc" "" { Generic "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/" { { 0 { 0 ""} 0 4297 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1614612740887 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst21  " "Automatically promoted node inst21 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1614612740887 ""}  } { { "i281_CPU.bdf" "" { Schematic "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/i281_CPU.bdf" { { 536 792 856 616 "inst21" "" } } } } { "temporary_test_loc" "" { Generic "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/" { { 0 { 0 ""} 0 4321 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1614612740887 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1614612741179 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1614612741181 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1614612741181 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1614612741184 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1614612741188 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1614612741192 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1614612741192 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1614612741194 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1614612741298 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1614612741300 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1614612741300 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "1 unused 2.5V 0 1 0 " "Number of I/O pins in group: 1 (unused VREF, 2.5V VCCIO, 0 input, 1 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1614612741322 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1614612741322 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1614612741322 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 52 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  52 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1614612741323 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 62 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  62 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1614612741323 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 2.5V 1 72 " "I/O bank number 3 does not use VREF pins and has 2.5V VCCIO pins. 1 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1614612741323 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 2.5V 32 39 " "I/O bank number 4 does not use VREF pins and has 2.5V VCCIO pins. 32 total pin(s) used --  39 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1614612741323 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 2.5V 34 31 " "I/O bank number 5 does not use VREF pins and has 2.5V VCCIO pins. 34 total pin(s) used --  31 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1614612741323 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 2.5V 9 49 " "I/O bank number 6 does not use VREF pins and has 2.5V VCCIO pins. 9 total pin(s) used --  49 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1614612741323 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 28 44 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 28 total pin(s) used --  44 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1614612741323 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 71 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1614612741323 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1614612741323 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1614612741323 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1614612741582 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1614612741586 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1614612743167 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1614612743481 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1614612743518 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1614612752566 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:09 " "Fitter placement operations ending: elapsed time is 00:00:09" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1614612752566 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1614612752930 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "15 X92_Y37 X103_Y48 " "Router estimated peak interconnect usage is 15% of the available device resources in the region that extends from location X92_Y37 to location X103_Y48" {  } { { "loc" "" { Generic "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/" { { 1 { 0 "Router estimated peak interconnect usage is 15% of the available device resources in the region that extends from location X92_Y37 to location X103_Y48"} { { 12 { 0 ""} 92 37 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1614612756432 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1614612756432 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1614612762522 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1614612762522 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:08 " "Fitter routing operations ending: elapsed time is 00:00:08" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1614612762525 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 2.23 " "Total time spent on timing analysis during the Fitter is 2.23 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1614612762649 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1614612762666 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1614612762934 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1614612762935 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1614612763171 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1614612763598 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/output_files/i281_CPU.fit.smsg " "Generated suppressed messages file D:/school_stuff/sdmay21-38/VerilogConversion/TestIntegration/i281_CPU_Hardware_PONG/output_files/i281_CPU.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1614612764222 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6757 " "Peak virtual memory: 6757 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1614612764668 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 01 23:32:44 2021 " "Processing ended: Mon Mar 01 23:32:44 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1614612764668 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:26 " "Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1614612764668 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:01 " "Total CPU time (on all processors): 00:01:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1614612764668 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1614612764668 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1614612765586 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1614612765586 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 01 23:32:45 2021 " "Processing started: Mon Mar 01 23:32:45 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1614612765586 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1614612765586 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off i281_CPU -c i281_CPU " "Command: quartus_asm --read_settings_files=off --write_settings_files=off i281_CPU -c i281_CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1614612765586 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1614612767704 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1614612767779 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4700 " "Peak virtual memory: 4700 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1614612768048 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 01 23:32:48 2021 " "Processing ended: Mon Mar 01 23:32:48 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1614612768048 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1614612768048 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1614612768048 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1614612768048 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1614612768678 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1614612769093 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1614612769094 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 01 23:32:48 2021 " "Processing started: Mon Mar 01 23:32:48 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1614612769094 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1614612769094 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta i281_CPU -c i281_CPU " "Command: quartus_sta i281_CPU -c i281_CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1614612769094 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1614612769172 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 24 " "Parallel compilation is enabled and will use 16 of the 24 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1614612769332 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1614612769374 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1614612769374 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "i281_CPU.sdc " "Synopsys Design Constraints File file not found: 'i281_CPU.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1614612769750 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1614612769750 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Auto_Clock Auto_Clock " "create_clock -period 1.000 -name Auto_Clock Auto_Clock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1614612769755 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Clock_dividers:inst4\|Clock_divider_4_16_and_64:inst4\|inst2 Clock_dividers:inst4\|Clock_divider_4_16_and_64:inst4\|inst2 " "create_clock -period 1.000 -name Clock_dividers:inst4\|Clock_divider_4_16_and_64:inst4\|inst2 Clock_dividers:inst4\|Clock_divider_4_16_and_64:inst4\|inst2" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1614612769755 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Clock_dividers:inst4\|Clock_divider_512:inst\|inst9 Clock_dividers:inst4\|Clock_divider_512:inst\|inst9 " "create_clock -period 1.000 -name Clock_dividers:inst4\|Clock_divider_512:inst\|inst9 Clock_dividers:inst4\|Clock_divider_512:inst\|inst9" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1614612769755 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Clock_dividers:inst4\|Clock_divider_512:inst2\|inst9 Clock_dividers:inst4\|Clock_divider_512:inst2\|inst9 " "create_clock -period 1.000 -name Clock_dividers:inst4\|Clock_divider_512:inst2\|inst9 Clock_dividers:inst4\|Clock_divider_512:inst2\|inst9" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1614612769755 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Board_Clock Board_Clock " "create_clock -period 1.000 -name Board_Clock Board_Clock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1614612769755 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1614612769755 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst151\|inst3~0  from: dataa  to: combout " "Cell: inst151\|inst3~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1614612769761 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1614612769761 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1614612769763 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1614612769764 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1614612769766 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1614612769776 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1614612770041 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1614612770041 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -17.446 " "Worst-case setup slack is -17.446" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614612770043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614612770043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -17.446          -10520.606 Clock_dividers:inst4\|Clock_divider_512:inst\|inst9  " "  -17.446          -10520.606 Clock_dividers:inst4\|Clock_divider_512:inst\|inst9 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614612770043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -15.277           -9026.122 Auto_Clock  " "  -15.277           -9026.122 Auto_Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614612770043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.314              -6.335 Board_Clock  " "   -2.314              -6.335 Board_Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614612770043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.244              -6.544 Clock_dividers:inst4\|Clock_divider_512:inst2\|inst9  " "   -2.244              -6.544 Clock_dividers:inst4\|Clock_divider_512:inst2\|inst9 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614612770043 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1614612770043 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.785 " "Worst-case hold slack is -0.785" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614612770059 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614612770059 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.785              -2.353 Auto_Clock  " "   -0.785              -2.353 Auto_Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614612770059 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 Board_Clock  " "    0.402               0.000 Board_Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614612770059 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 Clock_dividers:inst4\|Clock_divider_512:inst2\|inst9  " "    0.402               0.000 Clock_dividers:inst4\|Clock_divider_512:inst2\|inst9 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614612770059 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403               0.000 Clock_dividers:inst4\|Clock_divider_512:inst\|inst9  " "    0.403               0.000 Clock_dividers:inst4\|Clock_divider_512:inst\|inst9 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614612770059 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1614612770059 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.652 " "Worst-case recovery slack is -1.652" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614612770065 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614612770065 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.652           -1126.276 Clock_dividers:inst4\|Clock_divider_512:inst\|inst9  " "   -1.652           -1126.276 Clock_dividers:inst4\|Clock_divider_512:inst\|inst9 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614612770065 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.659            -447.064 Auto_Clock  " "   -0.659            -447.064 Auto_Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614612770065 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1614612770065 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.907 " "Worst-case removal slack is 0.907" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614612770071 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614612770071 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.907               0.000 Auto_Clock  " "    0.907               0.000 Auto_Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614612770071 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.975               0.000 Clock_dividers:inst4\|Clock_divider_512:inst\|inst9  " "    1.975               0.000 Clock_dividers:inst4\|Clock_divider_512:inst\|inst9 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614612770071 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1614612770071 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614612770076 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614612770076 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -881.940 Auto_Clock  " "   -3.000            -881.940 Auto_Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614612770076 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -14.565 Board_Clock  " "   -3.000             -14.565 Board_Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614612770076 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285            -886.650 Clock_dividers:inst4\|Clock_divider_512:inst\|inst9  " "   -1.285            -886.650 Clock_dividers:inst4\|Clock_divider_512:inst\|inst9 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614612770076 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -11.565 Clock_dividers:inst4\|Clock_divider_512:inst2\|inst9  " "   -1.285             -11.565 Clock_dividers:inst4\|Clock_divider_512:inst2\|inst9 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614612770076 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -2.570 Clock_dividers:inst4\|Clock_divider_4_16_and_64:inst4\|inst2  " "   -1.285              -2.570 Clock_dividers:inst4\|Clock_divider_4_16_and_64:inst4\|inst2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614612770076 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1614612770076 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1614612770271 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1614612770291 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1614612770555 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst151\|inst3~0  from: dataa  to: combout " "Cell: inst151\|inst3~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1614612770619 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1614612770619 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1614612770620 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1614612770659 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1614612770659 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -15.899 " "Worst-case setup slack is -15.899" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614612770666 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614612770666 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -15.899           -9568.282 Clock_dividers:inst4\|Clock_divider_512:inst\|inst9  " "  -15.899           -9568.282 Clock_dividers:inst4\|Clock_divider_512:inst\|inst9 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614612770666 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.914           -8201.034 Auto_Clock  " "  -13.914           -8201.034 Auto_Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614612770666 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.043              -5.025 Board_Clock  " "   -2.043              -5.025 Board_Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614612770666 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.975              -5.217 Clock_dividers:inst4\|Clock_divider_512:inst2\|inst9  " "   -1.975              -5.217 Clock_dividers:inst4\|Clock_divider_512:inst2\|inst9 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614612770666 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1614612770666 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.651 " "Worst-case hold slack is -0.651" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614612770689 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614612770689 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.651              -1.953 Auto_Clock  " "   -0.651              -1.953 Auto_Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614612770689 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.353               0.000 Board_Clock  " "    0.353               0.000 Board_Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614612770689 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.353               0.000 Clock_dividers:inst4\|Clock_divider_512:inst2\|inst9  " "    0.353               0.000 Clock_dividers:inst4\|Clock_divider_512:inst2\|inst9 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614612770689 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.353               0.000 Clock_dividers:inst4\|Clock_divider_512:inst\|inst9  " "    0.353               0.000 Clock_dividers:inst4\|Clock_divider_512:inst\|inst9 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614612770689 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1614612770689 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.420 " "Worst-case recovery slack is -1.420" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614612770697 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614612770697 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.420            -969.216 Clock_dividers:inst4\|Clock_divider_512:inst\|inst9  " "   -1.420            -969.216 Clock_dividers:inst4\|Clock_divider_512:inst\|inst9 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614612770697 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.593            -403.548 Auto_Clock  " "   -0.593            -403.548 Auto_Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614612770697 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1614612770697 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.859 " "Worst-case removal slack is 0.859" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614612770708 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614612770708 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.859               0.000 Auto_Clock  " "    0.859               0.000 Auto_Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614612770708 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.751               0.000 Clock_dividers:inst4\|Clock_divider_512:inst\|inst9  " "    1.751               0.000 Clock_dividers:inst4\|Clock_divider_512:inst\|inst9 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614612770708 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1614612770708 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614612770714 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614612770714 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -881.940 Auto_Clock  " "   -3.000            -881.940 Auto_Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614612770714 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -14.565 Board_Clock  " "   -3.000             -14.565 Board_Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614612770714 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285            -886.650 Clock_dividers:inst4\|Clock_divider_512:inst\|inst9  " "   -1.285            -886.650 Clock_dividers:inst4\|Clock_divider_512:inst\|inst9 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614612770714 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -11.565 Clock_dividers:inst4\|Clock_divider_512:inst2\|inst9  " "   -1.285             -11.565 Clock_dividers:inst4\|Clock_divider_512:inst2\|inst9 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614612770714 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -2.570 Clock_dividers:inst4\|Clock_divider_4_16_and_64:inst4\|inst2  " "   -1.285              -2.570 Clock_dividers:inst4\|Clock_divider_4_16_and_64:inst4\|inst2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614612770714 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1614612770714 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1614612770947 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst151\|inst3~0  from: dataa  to: combout " "Cell: inst151\|inst3~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1614612771028 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1614612771028 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1614612771029 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1614612771043 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1614612771043 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.841 " "Worst-case setup slack is -8.841" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614612771050 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614612771050 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.841           -5341.938 Clock_dividers:inst4\|Clock_divider_512:inst\|inst9  " "   -8.841           -5341.938 Clock_dividers:inst4\|Clock_divider_512:inst\|inst9 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614612771050 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.124           -4164.709 Auto_Clock  " "   -7.124           -4164.709 Auto_Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614612771050 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.624              -0.624 Board_Clock  " "   -0.624              -0.624 Board_Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614612771050 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.597              -0.597 Clock_dividers:inst4\|Clock_divider_512:inst2\|inst9  " "   -0.597              -0.597 Clock_dividers:inst4\|Clock_divider_512:inst2\|inst9 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614612771050 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1614612771050 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.555 " "Worst-case hold slack is -0.555" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614612771075 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614612771075 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.555              -1.664 Auto_Clock  " "   -0.555              -1.664 Auto_Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614612771075 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.180               0.000 Board_Clock  " "    0.180               0.000 Board_Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614612771075 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.180               0.000 Clock_dividers:inst4\|Clock_divider_512:inst2\|inst9  " "    0.180               0.000 Clock_dividers:inst4\|Clock_divider_512:inst2\|inst9 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614612771075 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 Clock_dividers:inst4\|Clock_divider_512:inst\|inst9  " "    0.181               0.000 Clock_dividers:inst4\|Clock_divider_512:inst\|inst9 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614612771075 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1614612771075 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.524 " "Worst-case recovery slack is -0.524" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614612771086 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614612771086 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.524            -356.462 Clock_dividers:inst4\|Clock_divider_512:inst\|inst9  " "   -0.524            -356.462 Clock_dividers:inst4\|Clock_divider_512:inst\|inst9 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614612771086 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.092               0.000 Auto_Clock  " "    0.092               0.000 Auto_Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614612771086 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1614612771086 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.337 " "Worst-case removal slack is 0.337" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614612771095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614612771095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.337               0.000 Auto_Clock  " "    0.337               0.000 Auto_Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614612771095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.004               0.000 Clock_dividers:inst4\|Clock_divider_512:inst\|inst9  " "    1.004               0.000 Clock_dividers:inst4\|Clock_divider_512:inst\|inst9 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614612771095 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1614612771095 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614612771105 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614612771105 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -811.215 Auto_Clock  " "   -3.000            -811.215 Auto_Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614612771105 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -12.540 Board_Clock  " "   -3.000             -12.540 Board_Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614612771105 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000            -690.000 Clock_dividers:inst4\|Clock_divider_512:inst\|inst9  " "   -1.000            -690.000 Clock_dividers:inst4\|Clock_divider_512:inst\|inst9 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614612771105 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -9.000 Clock_dividers:inst4\|Clock_divider_512:inst2\|inst9  " "   -1.000              -9.000 Clock_dividers:inst4\|Clock_divider_512:inst2\|inst9 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614612771105 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -2.000 Clock_dividers:inst4\|Clock_divider_4_16_and_64:inst4\|inst2  " "   -1.000              -2.000 Clock_dividers:inst4\|Clock_divider_4_16_and_64:inst4\|inst2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614612771105 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1614612771105 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1614612771706 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1614612771713 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 4 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5015 " "Peak virtual memory: 5015 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1614612771847 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 01 23:32:51 2021 " "Processing ended: Mon Mar 01 23:32:51 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1614612771847 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1614612771847 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1614612771847 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1614612771847 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 69 s " "Quartus Prime Full Compilation was successful. 0 errors, 69 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1614612772577 ""}
