Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Tue Apr 30 13:35:52 2019
| Host         : DESKTOP-6J2BPD3 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file TETRIS_timing_summary_routed.rpt -pb TETRIS_timing_summary_routed.pb -rpx TETRIS_timing_summary_routed.rpx -warn_on_violation
| Design       : TETRIS
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 1056 register/latch pins with no clock driven by root clock pin: U1/out_signal_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 3090 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     15.567        0.000                      0                   24        0.280        0.000                      0                   24        9.500        0.000                       0                    25  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock      Waveform(ns)       Period(ns)      Frequency(MHz)
-----      ------------       ----------      --------------
clk_50MHz  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_50MHz          15.567        0.000                      0                   24        0.280        0.000                      0                   24        9.500        0.000                       0                    25  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_50MHz
  To Clock:  clk_50MHz

Setup :            0  Failing Endpoints,  Worst Slack       15.567ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.280ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.567ns  (required time - arrival time)
  Source:                 U1/ten_counter_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U1/ten_counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz rise@20.000ns - clk_50MHz rise@0.000ns)
  Data Path Delay:        4.454ns  (logic 1.090ns (24.474%)  route 3.364ns (75.526%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 24.913 - 20.000 ) 
    Source Clock Delay      (SCD):    5.214ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.612     5.214    U1/CLK
    SLICE_X68Y114        FDCE                                         r  U1/ten_counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y114        FDCE (Prop_fdce_C_Q)         0.419     5.633 f  U1/ten_counter_reg[17]/Q
                         net (fo=2, routed)           0.988     6.621    U1/ten_counter[17]
    SLICE_X70Y114        LUT4 (Prop_lut4_I0_O)        0.299     6.920 r  U1/ten_counter[19]_i_5/O
                         net (fo=1, routed)           0.294     7.214    U1/ten_counter[19]_i_5_n_0
    SLICE_X68Y114        LUT5 (Prop_lut5_I4_O)        0.124     7.338 r  U1/ten_counter[19]_i_3/O
                         net (fo=1, routed)           0.777     8.115    U1/ten_counter[19]_i_3_n_0
    SLICE_X68Y111        LUT6 (Prop_lut6_I4_O)        0.124     8.239 f  U1/ten_counter[19]_i_2/O
                         net (fo=20, routed)          1.305     9.544    U1/ten_signal
    SLICE_X70Y114        LUT2 (Prop_lut2_I0_O)        0.124     9.668 r  U1/ten_counter[15]_i_1/O
                         net (fo=1, routed)           0.000     9.668    U1/ten_counter_0[15]
    SLICE_X70Y114        FDCE                                         r  U1/ten_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.491    24.913    U1/CLK
    SLICE_X70Y114        FDCE                                         r  U1/ten_counter_reg[15]/C
                         clock pessimism              0.276    25.189    
                         clock uncertainty           -0.035    25.154    
    SLICE_X70Y114        FDCE (Setup_fdce_C_D)        0.081    25.235    U1/ten_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         25.235    
                         arrival time                          -9.668    
  -------------------------------------------------------------------
                         slack                                 15.567    

Slack (MET) :             15.576ns  (required time - arrival time)
  Source:                 U1/ten_counter_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U1/ten_counter_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz rise@20.000ns - clk_50MHz rise@0.000ns)
  Data Path Delay:        4.482ns  (logic 1.118ns (24.946%)  route 3.364ns (75.054%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 24.913 - 20.000 ) 
    Source Clock Delay      (SCD):    5.214ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.612     5.214    U1/CLK
    SLICE_X68Y114        FDCE                                         r  U1/ten_counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y114        FDCE (Prop_fdce_C_Q)         0.419     5.633 f  U1/ten_counter_reg[17]/Q
                         net (fo=2, routed)           0.988     6.621    U1/ten_counter[17]
    SLICE_X70Y114        LUT4 (Prop_lut4_I0_O)        0.299     6.920 r  U1/ten_counter[19]_i_5/O
                         net (fo=1, routed)           0.294     7.214    U1/ten_counter[19]_i_5_n_0
    SLICE_X68Y114        LUT5 (Prop_lut5_I4_O)        0.124     7.338 r  U1/ten_counter[19]_i_3/O
                         net (fo=1, routed)           0.777     8.115    U1/ten_counter[19]_i_3_n_0
    SLICE_X68Y111        LUT6 (Prop_lut6_I4_O)        0.124     8.239 f  U1/ten_counter[19]_i_2/O
                         net (fo=20, routed)          1.305     9.544    U1/ten_signal
    SLICE_X70Y114        LUT2 (Prop_lut2_I0_O)        0.152     9.696 r  U1/ten_counter[18]_i_1/O
                         net (fo=1, routed)           0.000     9.696    U1/ten_counter_0[18]
    SLICE_X70Y114        FDCE                                         r  U1/ten_counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.491    24.913    U1/CLK
    SLICE_X70Y114        FDCE                                         r  U1/ten_counter_reg[18]/C
                         clock pessimism              0.276    25.189    
                         clock uncertainty           -0.035    25.154    
    SLICE_X70Y114        FDCE (Setup_fdce_C_D)        0.118    25.272    U1/ten_counter_reg[18]
  -------------------------------------------------------------------
                         required time                         25.272    
                         arrival time                          -9.696    
  -------------------------------------------------------------------
                         slack                                 15.576    

Slack (MET) :             15.764ns  (required time - arrival time)
  Source:                 U1/ten_counter_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U1/ten_counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz rise@20.000ns - clk_50MHz rise@0.000ns)
  Data Path Delay:        4.253ns  (logic 1.090ns (25.631%)  route 3.163ns (74.369%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 24.913 - 20.000 ) 
    Source Clock Delay      (SCD):    5.214ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.612     5.214    U1/CLK
    SLICE_X68Y114        FDCE                                         r  U1/ten_counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y114        FDCE (Prop_fdce_C_Q)         0.419     5.633 f  U1/ten_counter_reg[17]/Q
                         net (fo=2, routed)           0.988     6.621    U1/ten_counter[17]
    SLICE_X70Y114        LUT4 (Prop_lut4_I0_O)        0.299     6.920 r  U1/ten_counter[19]_i_5/O
                         net (fo=1, routed)           0.294     7.214    U1/ten_counter[19]_i_5_n_0
    SLICE_X68Y114        LUT5 (Prop_lut5_I4_O)        0.124     7.338 r  U1/ten_counter[19]_i_3/O
                         net (fo=1, routed)           0.777     8.115    U1/ten_counter[19]_i_3_n_0
    SLICE_X68Y111        LUT6 (Prop_lut6_I4_O)        0.124     8.239 f  U1/ten_counter[19]_i_2/O
                         net (fo=20, routed)          1.104     9.343    U1/ten_signal
    SLICE_X70Y114        LUT2 (Prop_lut2_I0_O)        0.124     9.467 r  U1/ten_counter[11]_i_1/O
                         net (fo=1, routed)           0.000     9.467    U1/ten_counter_0[11]
    SLICE_X70Y114        FDCE                                         r  U1/ten_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.491    24.913    U1/CLK
    SLICE_X70Y114        FDCE                                         r  U1/ten_counter_reg[11]/C
                         clock pessimism              0.276    25.189    
                         clock uncertainty           -0.035    25.154    
    SLICE_X70Y114        FDCE (Setup_fdce_C_D)        0.077    25.231    U1/ten_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         25.231    
                         arrival time                          -9.467    
  -------------------------------------------------------------------
                         slack                                 15.764    

Slack (MET) :             15.779ns  (required time - arrival time)
  Source:                 U1/ten_counter_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U1/ten_counter_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz rise@20.000ns - clk_50MHz rise@0.000ns)
  Data Path Delay:        4.279ns  (logic 1.116ns (26.082%)  route 3.163ns (73.918%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 24.913 - 20.000 ) 
    Source Clock Delay      (SCD):    5.214ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.612     5.214    U1/CLK
    SLICE_X68Y114        FDCE                                         r  U1/ten_counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y114        FDCE (Prop_fdce_C_Q)         0.419     5.633 f  U1/ten_counter_reg[17]/Q
                         net (fo=2, routed)           0.988     6.621    U1/ten_counter[17]
    SLICE_X70Y114        LUT4 (Prop_lut4_I0_O)        0.299     6.920 r  U1/ten_counter[19]_i_5/O
                         net (fo=1, routed)           0.294     7.214    U1/ten_counter[19]_i_5_n_0
    SLICE_X68Y114        LUT5 (Prop_lut5_I4_O)        0.124     7.338 r  U1/ten_counter[19]_i_3/O
                         net (fo=1, routed)           0.777     8.115    U1/ten_counter[19]_i_3_n_0
    SLICE_X68Y111        LUT6 (Prop_lut6_I4_O)        0.124     8.239 f  U1/ten_counter[19]_i_2/O
                         net (fo=20, routed)          1.104     9.343    U1/ten_signal
    SLICE_X70Y114        LUT2 (Prop_lut2_I0_O)        0.150     9.493 r  U1/ten_counter[19]_i_1/O
                         net (fo=1, routed)           0.000     9.493    U1/ten_counter_0[19]
    SLICE_X70Y114        FDCE                                         r  U1/ten_counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.491    24.913    U1/CLK
    SLICE_X70Y114        FDCE                                         r  U1/ten_counter_reg[19]/C
                         clock pessimism              0.276    25.189    
                         clock uncertainty           -0.035    25.154    
    SLICE_X70Y114        FDCE (Setup_fdce_C_D)        0.118    25.272    U1/ten_counter_reg[19]
  -------------------------------------------------------------------
                         required time                         25.272    
                         arrival time                          -9.493    
  -------------------------------------------------------------------
                         slack                                 15.779    

Slack (MET) :             15.804ns  (required time - arrival time)
  Source:                 U1/ten_counter_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U1/ten_counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz rise@20.000ns - clk_50MHz rise@0.000ns)
  Data Path Delay:        4.165ns  (logic 1.090ns (26.171%)  route 3.075ns (73.829%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 24.913 - 20.000 ) 
    Source Clock Delay      (SCD):    5.214ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.612     5.214    U1/CLK
    SLICE_X68Y114        FDCE                                         r  U1/ten_counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y114        FDCE (Prop_fdce_C_Q)         0.419     5.633 f  U1/ten_counter_reg[17]/Q
                         net (fo=2, routed)           0.988     6.621    U1/ten_counter[17]
    SLICE_X70Y114        LUT4 (Prop_lut4_I0_O)        0.299     6.920 r  U1/ten_counter[19]_i_5/O
                         net (fo=1, routed)           0.294     7.214    U1/ten_counter[19]_i_5_n_0
    SLICE_X68Y114        LUT5 (Prop_lut5_I4_O)        0.124     7.338 r  U1/ten_counter[19]_i_3/O
                         net (fo=1, routed)           0.777     8.115    U1/ten_counter[19]_i_3_n_0
    SLICE_X68Y111        LUT6 (Prop_lut6_I4_O)        0.124     8.239 f  U1/ten_counter[19]_i_2/O
                         net (fo=20, routed)          1.016     9.255    U1/ten_signal
    SLICE_X68Y113        LUT2 (Prop_lut2_I0_O)        0.124     9.379 r  U1/ten_counter[6]_i_1/O
                         net (fo=1, routed)           0.000     9.379    U1/ten_counter_0[6]
    SLICE_X68Y113        FDCE                                         r  U1/ten_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.491    24.913    U1/CLK
    SLICE_X68Y113        FDCE                                         r  U1/ten_counter_reg[6]/C
                         clock pessimism              0.276    25.189    
                         clock uncertainty           -0.035    25.154    
    SLICE_X68Y113        FDCE (Setup_fdce_C_D)        0.029    25.183    U1/ten_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         25.183    
                         arrival time                          -9.379    
  -------------------------------------------------------------------
                         slack                                 15.804    

Slack (MET) :             15.822ns  (required time - arrival time)
  Source:                 U1/ten_counter_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U1/ten_counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz rise@20.000ns - clk_50MHz rise@0.000ns)
  Data Path Delay:        4.193ns  (logic 1.118ns (26.664%)  route 3.075ns (73.336%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 24.913 - 20.000 ) 
    Source Clock Delay      (SCD):    5.214ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.612     5.214    U1/CLK
    SLICE_X68Y114        FDCE                                         r  U1/ten_counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y114        FDCE (Prop_fdce_C_Q)         0.419     5.633 f  U1/ten_counter_reg[17]/Q
                         net (fo=2, routed)           0.988     6.621    U1/ten_counter[17]
    SLICE_X70Y114        LUT4 (Prop_lut4_I0_O)        0.299     6.920 r  U1/ten_counter[19]_i_5/O
                         net (fo=1, routed)           0.294     7.214    U1/ten_counter[19]_i_5_n_0
    SLICE_X68Y114        LUT5 (Prop_lut5_I4_O)        0.124     7.338 r  U1/ten_counter[19]_i_3/O
                         net (fo=1, routed)           0.777     8.115    U1/ten_counter[19]_i_3_n_0
    SLICE_X68Y111        LUT6 (Prop_lut6_I4_O)        0.124     8.239 f  U1/ten_counter[19]_i_2/O
                         net (fo=20, routed)          1.016     9.255    U1/ten_signal
    SLICE_X68Y113        LUT2 (Prop_lut2_I0_O)        0.152     9.407 r  U1/ten_counter[9]_i_1/O
                         net (fo=1, routed)           0.000     9.407    U1/ten_counter_0[9]
    SLICE_X68Y113        FDCE                                         r  U1/ten_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.491    24.913    U1/CLK
    SLICE_X68Y113        FDCE                                         r  U1/ten_counter_reg[9]/C
                         clock pessimism              0.276    25.189    
                         clock uncertainty           -0.035    25.154    
    SLICE_X68Y113        FDCE (Setup_fdce_C_D)        0.075    25.229    U1/ten_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         25.229    
                         arrival time                          -9.407    
  -------------------------------------------------------------------
                         slack                                 15.822    

Slack (MET) :             15.891ns  (required time - arrival time)
  Source:                 U1/ten_counter_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U1/ten_counter_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz rise@20.000ns - clk_50MHz rise@0.000ns)
  Data Path Delay:        4.103ns  (logic 1.090ns (26.568%)  route 3.013ns (73.432%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 24.913 - 20.000 ) 
    Source Clock Delay      (SCD):    5.214ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.612     5.214    U1/CLK
    SLICE_X68Y114        FDCE                                         r  U1/ten_counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y114        FDCE (Prop_fdce_C_Q)         0.419     5.633 f  U1/ten_counter_reg[17]/Q
                         net (fo=2, routed)           0.988     6.621    U1/ten_counter[17]
    SLICE_X70Y114        LUT4 (Prop_lut4_I0_O)        0.299     6.920 r  U1/ten_counter[19]_i_5/O
                         net (fo=1, routed)           0.294     7.214    U1/ten_counter[19]_i_5_n_0
    SLICE_X68Y114        LUT5 (Prop_lut5_I4_O)        0.124     7.338 r  U1/ten_counter[19]_i_3/O
                         net (fo=1, routed)           0.777     8.115    U1/ten_counter[19]_i_3_n_0
    SLICE_X68Y111        LUT6 (Prop_lut6_I4_O)        0.124     8.239 f  U1/ten_counter[19]_i_2/O
                         net (fo=20, routed)          0.954     9.193    U1/ten_signal
    SLICE_X68Y114        LUT2 (Prop_lut2_I0_O)        0.124     9.317 r  U1/ten_counter[10]_i_1/O
                         net (fo=1, routed)           0.000     9.317    U1/ten_counter_0[10]
    SLICE_X68Y114        FDCE                                         r  U1/ten_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.491    24.913    U1/CLK
    SLICE_X68Y114        FDCE                                         r  U1/ten_counter_reg[10]/C
                         clock pessimism              0.301    25.214    
                         clock uncertainty           -0.035    25.179    
    SLICE_X68Y114        FDCE (Setup_fdce_C_D)        0.029    25.208    U1/ten_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         25.208    
                         arrival time                          -9.317    
  -------------------------------------------------------------------
                         slack                                 15.891    

Slack (MET) :             15.900ns  (required time - arrival time)
  Source:                 U1/ten_counter_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U1/ten_counter_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz rise@20.000ns - clk_50MHz rise@0.000ns)
  Data Path Delay:        4.096ns  (logic 1.090ns (26.611%)  route 3.006ns (73.389%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 24.913 - 20.000 ) 
    Source Clock Delay      (SCD):    5.214ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.612     5.214    U1/CLK
    SLICE_X68Y114        FDCE                                         r  U1/ten_counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y114        FDCE (Prop_fdce_C_Q)         0.419     5.633 f  U1/ten_counter_reg[17]/Q
                         net (fo=2, routed)           0.988     6.621    U1/ten_counter[17]
    SLICE_X70Y114        LUT4 (Prop_lut4_I0_O)        0.299     6.920 r  U1/ten_counter[19]_i_5/O
                         net (fo=1, routed)           0.294     7.214    U1/ten_counter[19]_i_5_n_0
    SLICE_X68Y114        LUT5 (Prop_lut5_I4_O)        0.124     7.338 r  U1/ten_counter[19]_i_3/O
                         net (fo=1, routed)           0.777     8.115    U1/ten_counter[19]_i_3_n_0
    SLICE_X68Y111        LUT6 (Prop_lut6_I4_O)        0.124     8.239 f  U1/ten_counter[19]_i_2/O
                         net (fo=20, routed)          0.947     9.186    U1/ten_signal
    SLICE_X68Y114        LUT2 (Prop_lut2_I0_O)        0.124     9.310 r  U1/ten_counter[13]_i_1/O
                         net (fo=1, routed)           0.000     9.310    U1/ten_counter_0[13]
    SLICE_X68Y114        FDCE                                         r  U1/ten_counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.491    24.913    U1/CLK
    SLICE_X68Y114        FDCE                                         r  U1/ten_counter_reg[13]/C
                         clock pessimism              0.301    25.214    
                         clock uncertainty           -0.035    25.179    
    SLICE_X68Y114        FDCE (Setup_fdce_C_D)        0.031    25.210    U1/ten_counter_reg[13]
  -------------------------------------------------------------------
                         required time                         25.210    
                         arrival time                          -9.310    
  -------------------------------------------------------------------
                         slack                                 15.900    

Slack (MET) :             15.904ns  (required time - arrival time)
  Source:                 U1/ten_counter_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U1/ten_counter_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz rise@20.000ns - clk_50MHz rise@0.000ns)
  Data Path Delay:        4.092ns  (logic 1.090ns (26.641%)  route 3.002ns (73.359%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 24.913 - 20.000 ) 
    Source Clock Delay      (SCD):    5.214ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.612     5.214    U1/CLK
    SLICE_X68Y114        FDCE                                         r  U1/ten_counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y114        FDCE (Prop_fdce_C_Q)         0.419     5.633 f  U1/ten_counter_reg[17]/Q
                         net (fo=2, routed)           0.988     6.621    U1/ten_counter[17]
    SLICE_X70Y114        LUT4 (Prop_lut4_I0_O)        0.299     6.920 r  U1/ten_counter[19]_i_5/O
                         net (fo=1, routed)           0.294     7.214    U1/ten_counter[19]_i_5_n_0
    SLICE_X68Y114        LUT5 (Prop_lut5_I4_O)        0.124     7.338 r  U1/ten_counter[19]_i_3/O
                         net (fo=1, routed)           0.777     8.115    U1/ten_counter[19]_i_3_n_0
    SLICE_X68Y111        LUT6 (Prop_lut6_I4_O)        0.124     8.239 f  U1/ten_counter[19]_i_2/O
                         net (fo=20, routed)          0.942     9.182    U1/ten_signal
    SLICE_X68Y114        LUT2 (Prop_lut2_I0_O)        0.124     9.306 r  U1/ten_counter[12]_i_1/O
                         net (fo=1, routed)           0.000     9.306    U1/ten_counter_0[12]
    SLICE_X68Y114        FDCE                                         r  U1/ten_counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.491    24.913    U1/CLK
    SLICE_X68Y114        FDCE                                         r  U1/ten_counter_reg[12]/C
                         clock pessimism              0.301    25.214    
                         clock uncertainty           -0.035    25.179    
    SLICE_X68Y114        FDCE (Setup_fdce_C_D)        0.031    25.210    U1/ten_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         25.210    
                         arrival time                          -9.306    
  -------------------------------------------------------------------
                         slack                                 15.904    

Slack (MET) :             15.911ns  (required time - arrival time)
  Source:                 U1/ten_counter_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U1/ten_counter_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz rise@20.000ns - clk_50MHz rise@0.000ns)
  Data Path Delay:        4.129ns  (logic 1.116ns (27.030%)  route 3.013ns (72.970%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 24.913 - 20.000 ) 
    Source Clock Delay      (SCD):    5.214ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.612     5.214    U1/CLK
    SLICE_X68Y114        FDCE                                         r  U1/ten_counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y114        FDCE (Prop_fdce_C_Q)         0.419     5.633 f  U1/ten_counter_reg[17]/Q
                         net (fo=2, routed)           0.988     6.621    U1/ten_counter[17]
    SLICE_X70Y114        LUT4 (Prop_lut4_I0_O)        0.299     6.920 r  U1/ten_counter[19]_i_5/O
                         net (fo=1, routed)           0.294     7.214    U1/ten_counter[19]_i_5_n_0
    SLICE_X68Y114        LUT5 (Prop_lut5_I4_O)        0.124     7.338 r  U1/ten_counter[19]_i_3/O
                         net (fo=1, routed)           0.777     8.115    U1/ten_counter[19]_i_3_n_0
    SLICE_X68Y111        LUT6 (Prop_lut6_I4_O)        0.124     8.239 f  U1/ten_counter[19]_i_2/O
                         net (fo=20, routed)          0.954     9.193    U1/ten_signal
    SLICE_X68Y114        LUT2 (Prop_lut2_I0_O)        0.150     9.343 r  U1/ten_counter[17]_i_1/O
                         net (fo=1, routed)           0.000     9.343    U1/ten_counter_0[17]
    SLICE_X68Y114        FDCE                                         r  U1/ten_counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.491    24.913    U1/CLK
    SLICE_X68Y114        FDCE                                         r  U1/ten_counter_reg[17]/C
                         clock pessimism              0.301    25.214    
                         clock uncertainty           -0.035    25.179    
    SLICE_X68Y114        FDCE (Setup_fdce_C_D)        0.075    25.254    U1/ten_counter_reg[17]
  -------------------------------------------------------------------
                         required time                         25.254    
                         arrival time                          -9.343    
  -------------------------------------------------------------------
                         slack                                 15.911    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 U1/ten_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U1/ten_counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz rise@0.000ns - clk_50MHz rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.171%)  route 0.185ns (49.829%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.560     1.479    U1/CLK
    SLICE_X68Y111        FDCE                                         r  U1/ten_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y111        FDCE (Prop_fdce_C_Q)         0.141     1.620 f  U1/ten_counter_reg[0]/Q
                         net (fo=3, routed)           0.185     1.805    U1/ten_counter[0]
    SLICE_X68Y111        LUT1 (Prop_lut1_I0_O)        0.045     1.850 r  U1/ten_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.850    U1/ten_counter_0[0]
    SLICE_X68Y111        FDCE                                         r  U1/ten_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.832     1.997    U1/CLK
    SLICE_X68Y111        FDCE                                         r  U1/ten_counter_reg[0]/C
                         clock pessimism             -0.517     1.479    
    SLICE_X68Y111        FDCE (Hold_fdce_C_D)         0.091     1.570    U1/ten_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 U1/out_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U1/out_signal_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz rise@0.000ns - clk_50MHz rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.208ns (47.037%)  route 0.234ns (52.963%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.564     1.483    U1/CLK
    SLICE_X56Y92         FDCE                                         r  U1/out_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y92         FDCE (Prop_fdce_C_Q)         0.164     1.647 r  U1/out_counter_reg[0]/Q
                         net (fo=3, routed)           0.234     1.882    U1/out_counter[0]
    SLICE_X56Y92         LUT2 (Prop_lut2_I0_O)        0.044     1.926 r  U1/out_signal_i_1/O
                         net (fo=1, routed)           0.000     1.926    U1/out_signal_i_1_n_0
    SLICE_X56Y92         FDCE                                         r  U1/out_signal_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.834     1.999    U1/CLK
    SLICE_X56Y92         FDCE                                         r  U1/out_signal_reg/C
                         clock pessimism             -0.515     1.483    
    SLICE_X56Y92         FDCE (Hold_fdce_C_D)         0.131     1.614    U1/out_signal_reg
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.926    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 U1/out_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U1/out_counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz rise@0.000ns - clk_50MHz rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.209ns (47.370%)  route 0.232ns (52.630%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.564     1.483    U1/CLK
    SLICE_X56Y92         FDCE                                         r  U1/out_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y92         FDCE (Prop_fdce_C_Q)         0.164     1.647 f  U1/out_counter_reg[0]/Q
                         net (fo=3, routed)           0.232     1.880    U1/out_counter[0]
    SLICE_X56Y92         LUT1 (Prop_lut1_I0_O)        0.045     1.925 r  U1/out_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.925    U1/out_counter[0]_i_1_n_0
    SLICE_X56Y92         FDCE                                         r  U1/out_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.834     1.999    U1/CLK
    SLICE_X56Y92         FDCE                                         r  U1/out_counter_reg[0]/C
                         clock pessimism             -0.515     1.483    
    SLICE_X56Y92         FDCE (Hold_fdce_C_D)         0.121     1.604    U1/out_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.925    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.323ns  (arrival time - required time)
  Source:                 U1/out_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U1/out_counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz rise@0.000ns - clk_50MHz rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.209ns (47.156%)  route 0.234ns (52.844%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.564     1.483    U1/CLK
    SLICE_X56Y92         FDCE                                         r  U1/out_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y92         FDCE (Prop_fdce_C_Q)         0.164     1.647 r  U1/out_counter_reg[0]/Q
                         net (fo=3, routed)           0.234     1.882    U1/out_counter[0]
    SLICE_X56Y92         LUT2 (Prop_lut2_I1_O)        0.045     1.927 r  U1/out_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     1.927    U1/out_counter[1]_i_1_n_0
    SLICE_X56Y92         FDCE                                         r  U1/out_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.834     1.999    U1/CLK
    SLICE_X56Y92         FDCE                                         r  U1/out_counter_reg[1]/C
                         clock pessimism             -0.515     1.483    
    SLICE_X56Y92         FDCE (Hold_fdce_C_D)         0.120     1.603    U1/out_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.927    
  -------------------------------------------------------------------
                         slack                                  0.323    

Slack (MET) :             0.419ns  (arrival time - required time)
  Source:                 U1/ten_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U1/ten_counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz rise@0.000ns - clk_50MHz rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.271ns (52.995%)  route 0.240ns (47.005%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.560     1.479    U1/CLK
    SLICE_X68Y111        FDCE                                         r  U1/ten_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y111        FDCE (Prop_fdce_C_Q)         0.128     1.607 f  U1/ten_counter_reg[3]/Q
                         net (fo=2, routed)           0.119     1.726    U1/ten_counter[3]
    SLICE_X68Y111        LUT6 (Prop_lut6_I2_O)        0.098     1.824 f  U1/ten_counter[19]_i_2/O
                         net (fo=20, routed)          0.121     1.946    U1/ten_signal
    SLICE_X68Y111        LUT2 (Prop_lut2_I0_O)        0.045     1.991 r  U1/ten_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     1.991    U1/ten_counter_0[1]
    SLICE_X68Y111        FDCE                                         r  U1/ten_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.832     1.997    U1/CLK
    SLICE_X68Y111        FDCE                                         r  U1/ten_counter_reg[1]/C
                         clock pessimism             -0.517     1.479    
    SLICE_X68Y111        FDCE (Hold_fdce_C_D)         0.092     1.571    U1/ten_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.991    
  -------------------------------------------------------------------
                         slack                                  0.419    

Slack (MET) :             0.491ns  (arrival time - required time)
  Source:                 U1/ten_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U1/ten_counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz rise@0.000ns - clk_50MHz rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.360ns (61.746%)  route 0.223ns (38.254%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.559     1.478    U1/CLK
    SLICE_X68Y112        FDCE                                         r  U1/ten_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y112        FDCE (Prop_fdce_C_Q)         0.141     1.619 r  U1/ten_counter_reg[7]/Q
                         net (fo=2, routed)           0.062     1.681    U1/ten_counter[7]
    SLICE_X69Y112        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.792 r  U1/ten_counter0_carry__0/O[2]
                         net (fo=1, routed)           0.161     1.953    U1/ten_counter0_carry__0_n_5
    SLICE_X68Y112        LUT2 (Prop_lut2_I1_O)        0.108     2.061 r  U1/ten_counter[7]_i_1/O
                         net (fo=1, routed)           0.000     2.061    U1/ten_counter_0[7]
    SLICE_X68Y112        FDCE                                         r  U1/ten_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.830     1.995    U1/CLK
    SLICE_X68Y112        FDCE                                         r  U1/ten_counter_reg[7]/C
                         clock pessimism             -0.516     1.478    
    SLICE_X68Y112        FDCE (Hold_fdce_C_D)         0.092     1.570    U1/ten_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           2.061    
  -------------------------------------------------------------------
                         slack                                  0.491    

Slack (MET) :             0.518ns  (arrival time - required time)
  Source:                 U1/ten_counter_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U1/ten_counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz rise@0.000ns - clk_50MHz rise@0.000ns)
  Data Path Delay:        0.625ns  (logic 0.396ns (63.315%)  route 0.229ns (36.685%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.558     1.477    U1/CLK
    SLICE_X68Y114        FDCE                                         r  U1/ten_counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y114        FDCE (Prop_fdce_C_Q)         0.141     1.618 r  U1/ten_counter_reg[13]/Q
                         net (fo=2, routed)           0.065     1.683    U1/ten_counter[13]
    SLICE_X69Y114        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     1.834 r  U1/ten_counter0_carry__2/O[1]
                         net (fo=1, routed)           0.164     1.999    U1/ten_counter0_carry__2_n_6
    SLICE_X68Y114        LUT2 (Prop_lut2_I1_O)        0.104     2.103 r  U1/ten_counter[14]_i_1/O
                         net (fo=1, routed)           0.000     2.103    U1/ten_counter_0[14]
    SLICE_X68Y114        FDCE                                         r  U1/ten_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.829     1.994    U1/CLK
    SLICE_X68Y114        FDCE                                         r  U1/ten_counter_reg[14]/C
                         clock pessimism             -0.516     1.477    
    SLICE_X68Y114        FDCE (Hold_fdce_C_D)         0.107     1.584    U1/ten_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           2.103    
  -------------------------------------------------------------------
                         slack                                  0.518    

Slack (MET) :             0.526ns  (arrival time - required time)
  Source:                 U1/ten_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U1/ten_counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz rise@0.000ns - clk_50MHz rise@0.000ns)
  Data Path Delay:        0.633ns  (logic 0.271ns (42.828%)  route 0.362ns (57.172%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.560     1.479    U1/CLK
    SLICE_X68Y111        FDCE                                         r  U1/ten_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y111        FDCE (Prop_fdce_C_Q)         0.128     1.607 f  U1/ten_counter_reg[3]/Q
                         net (fo=2, routed)           0.119     1.726    U1/ten_counter[3]
    SLICE_X68Y111        LUT6 (Prop_lut6_I2_O)        0.098     1.824 f  U1/ten_counter[19]_i_2/O
                         net (fo=20, routed)          0.243     2.067    U1/ten_signal
    SLICE_X68Y111        LUT2 (Prop_lut2_I0_O)        0.045     2.112 r  U1/ten_counter[3]_i_1/O
                         net (fo=1, routed)           0.000     2.112    U1/ten_counter_0[3]
    SLICE_X68Y111        FDCE                                         r  U1/ten_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.832     1.997    U1/CLK
    SLICE_X68Y111        FDCE                                         r  U1/ten_counter_reg[3]/C
                         clock pessimism             -0.517     1.479    
    SLICE_X68Y111        FDCE (Hold_fdce_C_D)         0.107     1.586    U1/ten_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           2.112    
  -------------------------------------------------------------------
                         slack                                  0.526    

Slack (MET) :             0.527ns  (arrival time - required time)
  Source:                 U1/ten_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U1/ten_signal_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz rise@0.000ns - clk_50MHz rise@0.000ns)
  Data Path Delay:        0.632ns  (logic 0.226ns (35.774%)  route 0.406ns (64.226%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.560     1.479    U1/CLK
    SLICE_X68Y111        FDCE                                         r  U1/ten_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y111        FDCE (Prop_fdce_C_Q)         0.128     1.607 r  U1/ten_counter_reg[3]/Q
                         net (fo=2, routed)           0.119     1.726    U1/ten_counter[3]
    SLICE_X68Y111        LUT6 (Prop_lut6_I2_O)        0.098     1.824 r  U1/ten_counter[19]_i_2/O
                         net (fo=20, routed)          0.287     2.111    U1/ten_signal
    SLICE_X67Y114        FDCE                                         r  U1/ten_signal_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.829     1.994    U1/CLK
    SLICE_X67Y114        FDCE                                         r  U1/ten_signal_reg/C
                         clock pessimism             -0.479     1.514    
    SLICE_X67Y114        FDCE (Hold_fdce_C_D)         0.070     1.584    U1/ten_signal_reg
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           2.111    
  -------------------------------------------------------------------
                         slack                                  0.527    

Slack (MET) :             0.536ns  (arrival time - required time)
  Source:                 U1/ten_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U1/ten_counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz rise@0.000ns - clk_50MHz rise@0.000ns)
  Data Path Delay:        0.670ns  (logic 0.474ns (70.783%)  route 0.196ns (29.217%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.559     1.478    U1/CLK
    SLICE_X68Y112        FDCE                                         r  U1/ten_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y112        FDCE (Prop_fdce_C_Q)         0.141     1.619 r  U1/ten_counter_reg[7]/Q
                         net (fo=2, routed)           0.062     1.681    U1/ten_counter[7]
    SLICE_X69Y112        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.841 r  U1/ten_counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.841    U1/ten_counter0_carry__0_n_0
    SLICE_X69Y113        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.906 r  U1/ten_counter0_carry__1/O[2]
                         net (fo=1, routed)           0.134     2.040    U1/ten_counter0_carry__1_n_5
    SLICE_X70Y114        LUT2 (Prop_lut2_I1_O)        0.108     2.148 r  U1/ten_counter[11]_i_1/O
                         net (fo=1, routed)           0.000     2.148    U1/ten_counter_0[11]
    SLICE_X70Y114        FDCE                                         r  U1/ten_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.829     1.994    U1/CLK
    SLICE_X70Y114        FDCE                                         r  U1/ten_counter_reg[11]/C
                         clock pessimism             -0.501     1.492    
    SLICE_X70Y114        FDCE (Hold_fdce_C_D)         0.120     1.612    U1/ten_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           2.148    
  -------------------------------------------------------------------
                         slack                                  0.536    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_50MHz
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X56Y92    U1/out_counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X56Y92    U1/out_counter_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X56Y92    U1/out_signal_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X68Y111   U1/ten_counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X68Y114   U1/ten_counter_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X70Y114   U1/ten_counter_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X68Y114   U1/ten_counter_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X68Y114   U1/ten_counter_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X68Y114   U1/ten_counter_reg[14]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X56Y92    U1/out_counter_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X56Y92    U1/out_counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X56Y92    U1/out_counter_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X56Y92    U1/out_counter_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X56Y92    U1/out_signal_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X56Y92    U1/out_signal_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X68Y112   U1/ten_counter_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X68Y112   U1/ten_counter_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X68Y112   U1/ten_counter_reg[7]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X68Y112   U1/ten_counter_reg[8]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X68Y114   U1/ten_counter_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X70Y114   U1/ten_counter_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X68Y114   U1/ten_counter_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X68Y114   U1/ten_counter_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X68Y114   U1/ten_counter_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X70Y114   U1/ten_counter_reg[15]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X68Y114   U1/ten_counter_reg[16]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X68Y114   U1/ten_counter_reg[17]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X70Y114   U1/ten_counter_reg[18]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X70Y114   U1/ten_counter_reg[19]/C



