<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.6"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>WINC1500 Weather Client Demo for SAME70 Xplained: Pwm Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">WINC1500 Weather Client Demo for SAME70 Xplained
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.6 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle"><div class="title">Pwm Struct Reference</div></div>
</div><!--header-->
<div class="contents">

<p><code>#include &lt;<a class="el" href="pwm_8h_source.html">pwm.h</a>&gt;</code></p>
<div class="dynheader">
Collaboration diagram for Pwm:</div>
<div class="dyncontent">
<div class="center"><img src="struct_pwm__coll__graph.gif" border="0" usemap="#a_pwm_coll__map" alt="Collaboration graph"/></div>
</div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-attribs" name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:abe60a63466a852695d918b9bc5551ef7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="struct_pwm_ch__num.html">PwmCh_num</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pwm.html#abe60a63466a852695d918b9bc5551ef7">PWM_CH_NUM</a> [<a class="el" href="pwm_8h.html#aac490ccca2dabf7952b692754e13ef7a">PWMCH_NUM_NUMBER</a>]</td></tr>
<tr class="memdesc:abe60a63466a852695d918b9bc5551ef7"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pwm.html">Pwm</a> Offset: 0x200) ch_num = 0 .  <br /></td></tr>
<tr class="separator:abe60a63466a852695d918b9bc5551ef7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af44b7c080ed575114213168f370af1fe"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pwm.html#af44b7c080ed575114213168f370af1fe">PWM_CLK</a></td></tr>
<tr class="memdesc:af44b7c080ed575114213168f370af1fe"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pwm.html">Pwm</a> Offset: 0x00) PWM Clock Register  <br /></td></tr>
<tr class="separator:af44b7c080ed575114213168f370af1fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad7310a51a3ba7fa81d591518591a1efb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="struct_pwm_cmp.html">PwmCmp</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pwm.html#ad7310a51a3ba7fa81d591518591a1efb">PWM_CMP</a> [<a class="el" href="pwm_8h.html#ace381626974919cd4b1106113a792dd5">PWMCMP_NUMBER</a>]</td></tr>
<tr class="memdesc:ad7310a51a3ba7fa81d591518591a1efb"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pwm.html">Pwm</a> Offset: 0x130) 0 .  <br /></td></tr>
<tr class="separator:ad7310a51a3ba7fa81d591518591a1efb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a953079455e6417e6a2fd560524363563"><td class="memItemLeft" align="right" valign="top">__O uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pwm.html#a953079455e6417e6a2fd560524363563">PWM_CMUPD0</a></td></tr>
<tr class="memdesc:a953079455e6417e6a2fd560524363563"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pwm.html">Pwm</a> Offset: 0x400) PWM Channel Mode Update Register (ch_num = 0)  <br /></td></tr>
<tr class="separator:a953079455e6417e6a2fd560524363563"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4988962d16500530519049802c5daf34"><td class="memItemLeft" align="right" valign="top">__O uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pwm.html#a4988962d16500530519049802c5daf34">PWM_CMUPD1</a></td></tr>
<tr class="memdesc:a4988962d16500530519049802c5daf34"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pwm.html">Pwm</a> Offset: 0x420) PWM Channel Mode Update Register (ch_num = 1)  <br /></td></tr>
<tr class="separator:a4988962d16500530519049802c5daf34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a44305cae6a0e803334e9a34ad5238555"><td class="memItemLeft" align="right" valign="top">__O uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pwm.html#a44305cae6a0e803334e9a34ad5238555">PWM_CMUPD2</a></td></tr>
<tr class="memdesc:a44305cae6a0e803334e9a34ad5238555"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pwm.html">Pwm</a> Offset: 0x440) PWM Channel Mode Update Register (ch_num = 2)  <br /></td></tr>
<tr class="separator:a44305cae6a0e803334e9a34ad5238555"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a90782f05debeb04617fbf7f0c38ed6ba"><td class="memItemLeft" align="right" valign="top">__O uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pwm.html#a90782f05debeb04617fbf7f0c38ed6ba">PWM_CMUPD3</a></td></tr>
<tr class="memdesc:a90782f05debeb04617fbf7f0c38ed6ba"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pwm.html">Pwm</a> Offset: 0x460) PWM Channel Mode Update Register (ch_num = 3)  <br /></td></tr>
<tr class="separator:a90782f05debeb04617fbf7f0c38ed6ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa5fa0570cb3649d0b6e68e13ea72858a"><td class="memItemLeft" align="right" valign="top">__O uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pwm.html#aa5fa0570cb3649d0b6e68e13ea72858a">PWM_DIS</a></td></tr>
<tr class="memdesc:aa5fa0570cb3649d0b6e68e13ea72858a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pwm.html">Pwm</a> Offset: 0x08) PWM Disable Register  <br /></td></tr>
<tr class="separator:aa5fa0570cb3649d0b6e68e13ea72858a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad190db63b9c3c51d3a40856f3925aeb"><td class="memItemLeft" align="right" valign="top">__O uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pwm.html#aad190db63b9c3c51d3a40856f3925aeb">PWM_DMAR</a></td></tr>
<tr class="memdesc:aad190db63b9c3c51d3a40856f3925aeb"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pwm.html">Pwm</a> Offset: 0x24) PWM DMA Register  <br /></td></tr>
<tr class="separator:aad190db63b9c3c51d3a40856f3925aeb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aabfb7337568f5ab7df26c47727e3b50e"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pwm.html#aabfb7337568f5ab7df26c47727e3b50e">PWM_ELMR</a> [8]</td></tr>
<tr class="memdesc:aabfb7337568f5ab7df26c47727e3b50e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pwm.html">Pwm</a> Offset: 0x7C) PWM Event Line 0 Mode Register  <br /></td></tr>
<tr class="separator:aabfb7337568f5ab7df26c47727e3b50e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af98a5a75cda31546c3f10d98e40b1df2"><td class="memItemLeft" align="right" valign="top">__O uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pwm.html#af98a5a75cda31546c3f10d98e40b1df2">PWM_ENA</a></td></tr>
<tr class="memdesc:af98a5a75cda31546c3f10d98e40b1df2"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pwm.html">Pwm</a> Offset: 0x04) PWM Enable Register  <br /></td></tr>
<tr class="separator:af98a5a75cda31546c3f10d98e40b1df2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa79825783f70ac69e200029c7858b309"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pwm.html#aa79825783f70ac69e200029c7858b309">PWM_ETRG1</a></td></tr>
<tr class="memdesc:aa79825783f70ac69e200029c7858b309"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pwm.html">Pwm</a> Offset: 0x42C) PWM External Trigger Register (trg_num = 1)  <br /></td></tr>
<tr class="separator:aa79825783f70ac69e200029c7858b309"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5099c5bd5bee102dbd4a1f883bc58dd8"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pwm.html#a5099c5bd5bee102dbd4a1f883bc58dd8">PWM_ETRG2</a></td></tr>
<tr class="memdesc:a5099c5bd5bee102dbd4a1f883bc58dd8"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pwm.html">Pwm</a> Offset: 0x44C) PWM External Trigger Register (trg_num = 2)  <br /></td></tr>
<tr class="separator:a5099c5bd5bee102dbd4a1f883bc58dd8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acbca535e1afb2eea771be902a805d603"><td class="memItemLeft" align="right" valign="top">__O uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pwm.html#acbca535e1afb2eea771be902a805d603">PWM_FCR</a></td></tr>
<tr class="memdesc:acbca535e1afb2eea771be902a805d603"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pwm.html">Pwm</a> Offset: 0x64) PWM Fault Clear Register  <br /></td></tr>
<tr class="separator:acbca535e1afb2eea771be902a805d603"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a00025ddbc45edc6db0c57987237d2851"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pwm.html#a00025ddbc45edc6db0c57987237d2851">PWM_FMR</a></td></tr>
<tr class="memdesc:a00025ddbc45edc6db0c57987237d2851"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pwm.html">Pwm</a> Offset: 0x5C) PWM Fault Mode Register  <br /></td></tr>
<tr class="separator:a00025ddbc45edc6db0c57987237d2851"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a89a77674da2327301735f8890839b60f"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pwm.html#a89a77674da2327301735f8890839b60f">PWM_FPE</a></td></tr>
<tr class="memdesc:a89a77674da2327301735f8890839b60f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pwm.html">Pwm</a> Offset: 0x6C) PWM Fault Protection Enable Register  <br /></td></tr>
<tr class="separator:a89a77674da2327301735f8890839b60f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4ed48cde0dfe14386ba64aeedcfe7b1b"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pwm.html#a4ed48cde0dfe14386ba64aeedcfe7b1b">PWM_FPV1</a></td></tr>
<tr class="memdesc:a4ed48cde0dfe14386ba64aeedcfe7b1b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pwm.html">Pwm</a> Offset: 0x68) PWM Fault Protection Value Register 1  <br /></td></tr>
<tr class="separator:a4ed48cde0dfe14386ba64aeedcfe7b1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b068d9100376c38d9ea70c401a94f6b"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pwm.html#a1b068d9100376c38d9ea70c401a94f6b">PWM_FPV2</a></td></tr>
<tr class="memdesc:a1b068d9100376c38d9ea70c401a94f6b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pwm.html">Pwm</a> Offset: 0xC0) PWM Fault Protection Value 2 Register  <br /></td></tr>
<tr class="separator:a1b068d9100376c38d9ea70c401a94f6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f928b7c529e928cd4ff9607f79cd5fd"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pwm.html#a4f928b7c529e928cd4ff9607f79cd5fd">PWM_FSR</a></td></tr>
<tr class="memdesc:a4f928b7c529e928cd4ff9607f79cd5fd"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pwm.html">Pwm</a> Offset: 0x60) PWM Fault Status Register  <br /></td></tr>
<tr class="separator:a4f928b7c529e928cd4ff9607f79cd5fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad62fa8b62132f43ecad377a1a2b4e9e3"><td class="memItemLeft" align="right" valign="top">__O uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pwm.html#ad62fa8b62132f43ecad377a1a2b4e9e3">PWM_IDR1</a></td></tr>
<tr class="memdesc:ad62fa8b62132f43ecad377a1a2b4e9e3"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pwm.html">Pwm</a> Offset: 0x14) PWM Interrupt Disable Register 1  <br /></td></tr>
<tr class="separator:ad62fa8b62132f43ecad377a1a2b4e9e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a64e5d011d5618d2a047b9e70dafe8a2a"><td class="memItemLeft" align="right" valign="top">__O uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pwm.html#a64e5d011d5618d2a047b9e70dafe8a2a">PWM_IDR2</a></td></tr>
<tr class="memdesc:a64e5d011d5618d2a047b9e70dafe8a2a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pwm.html">Pwm</a> Offset: 0x38) PWM Interrupt Disable Register 2  <br /></td></tr>
<tr class="separator:a64e5d011d5618d2a047b9e70dafe8a2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9f7dadba0c48b75b8ae3009d4eed86b2"><td class="memItemLeft" align="right" valign="top">__O uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pwm.html#a9f7dadba0c48b75b8ae3009d4eed86b2">PWM_IER1</a></td></tr>
<tr class="memdesc:a9f7dadba0c48b75b8ae3009d4eed86b2"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pwm.html">Pwm</a> Offset: 0x10) PWM Interrupt Enable Register 1  <br /></td></tr>
<tr class="separator:a9f7dadba0c48b75b8ae3009d4eed86b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa42f42c91e02a16ceae07e1ffd29b006"><td class="memItemLeft" align="right" valign="top">__O uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pwm.html#aa42f42c91e02a16ceae07e1ffd29b006">PWM_IER2</a></td></tr>
<tr class="memdesc:aa42f42c91e02a16ceae07e1ffd29b006"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pwm.html">Pwm</a> Offset: 0x34) PWM Interrupt Enable Register 2  <br /></td></tr>
<tr class="separator:aa42f42c91e02a16ceae07e1ffd29b006"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c3b2b816a7371aa969783b0581a07f1"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pwm.html#a2c3b2b816a7371aa969783b0581a07f1">PWM_IMR1</a></td></tr>
<tr class="memdesc:a2c3b2b816a7371aa969783b0581a07f1"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pwm.html">Pwm</a> Offset: 0x18) PWM Interrupt Mask Register 1  <br /></td></tr>
<tr class="separator:a2c3b2b816a7371aa969783b0581a07f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a385a537ddc9c6c395d83d95c1a06ef19"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pwm.html#a385a537ddc9c6c395d83d95c1a06ef19">PWM_IMR2</a></td></tr>
<tr class="memdesc:a385a537ddc9c6c395d83d95c1a06ef19"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pwm.html">Pwm</a> Offset: 0x3C) PWM Interrupt Mask Register 2  <br /></td></tr>
<tr class="separator:a385a537ddc9c6c395d83d95c1a06ef19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad51a82155083c0a472e38ec35ead027b"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pwm.html#ad51a82155083c0a472e38ec35ead027b">PWM_ISR1</a></td></tr>
<tr class="memdesc:ad51a82155083c0a472e38ec35ead027b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pwm.html">Pwm</a> Offset: 0x1C) PWM Interrupt Status Register 1  <br /></td></tr>
<tr class="separator:ad51a82155083c0a472e38ec35ead027b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a815d3fa2563b0e4d6e9d0da560689263"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pwm.html#a815d3fa2563b0e4d6e9d0da560689263">PWM_ISR2</a></td></tr>
<tr class="memdesc:a815d3fa2563b0e4d6e9d0da560689263"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pwm.html">Pwm</a> Offset: 0x40) PWM Interrupt Status Register 2  <br /></td></tr>
<tr class="separator:a815d3fa2563b0e4d6e9d0da560689263"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6daf0d3cf7806f04cf6fdfdf1068b79e"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pwm.html#a6daf0d3cf7806f04cf6fdfdf1068b79e">PWM_LEBR1</a></td></tr>
<tr class="memdesc:a6daf0d3cf7806f04cf6fdfdf1068b79e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pwm.html">Pwm</a> Offset: 0x430) PWM Leading-Edge Blanking Register (trg_num = 1)  <br /></td></tr>
<tr class="separator:a6daf0d3cf7806f04cf6fdfdf1068b79e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a659974ffb8eeb2512077e7e464866af3"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pwm.html#a659974ffb8eeb2512077e7e464866af3">PWM_LEBR2</a></td></tr>
<tr class="memdesc:a659974ffb8eeb2512077e7e464866af3"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pwm.html">Pwm</a> Offset: 0x450) PWM Leading-Edge Blanking Register (trg_num = 2)  <br /></td></tr>
<tr class="separator:a659974ffb8eeb2512077e7e464866af3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab49467577b36a316a1785624f658b983"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pwm.html#ab49467577b36a316a1785624f658b983">PWM_OOV</a></td></tr>
<tr class="memdesc:ab49467577b36a316a1785624f658b983"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pwm.html">Pwm</a> Offset: 0x44) PWM Output Override Value Register  <br /></td></tr>
<tr class="separator:ab49467577b36a316a1785624f658b983"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae849226c0b45aa1e7a4b6353970f7cc0"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pwm.html#ae849226c0b45aa1e7a4b6353970f7cc0">PWM_OS</a></td></tr>
<tr class="memdesc:ae849226c0b45aa1e7a4b6353970f7cc0"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pwm.html">Pwm</a> Offset: 0x48) PWM Output Selection Register  <br /></td></tr>
<tr class="separator:ae849226c0b45aa1e7a4b6353970f7cc0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe7ebaa1b564156e7c974cc8743bf6b0"><td class="memItemLeft" align="right" valign="top">__O uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pwm.html#afe7ebaa1b564156e7c974cc8743bf6b0">PWM_OSC</a></td></tr>
<tr class="memdesc:afe7ebaa1b564156e7c974cc8743bf6b0"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pwm.html">Pwm</a> Offset: 0x50) PWM Output Selection Clear Register  <br /></td></tr>
<tr class="separator:afe7ebaa1b564156e7c974cc8743bf6b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a43a2bcdf60ea492aa45213f1e86df095"><td class="memItemLeft" align="right" valign="top">__O uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pwm.html#a43a2bcdf60ea492aa45213f1e86df095">PWM_OSCUPD</a></td></tr>
<tr class="memdesc:a43a2bcdf60ea492aa45213f1e86df095"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pwm.html">Pwm</a> Offset: 0x58) PWM Output Selection Clear Update Register  <br /></td></tr>
<tr class="separator:a43a2bcdf60ea492aa45213f1e86df095"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaaeaaa05fb609641fb915fadcc3dc440"><td class="memItemLeft" align="right" valign="top">__O uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pwm.html#aaaeaaa05fb609641fb915fadcc3dc440">PWM_OSS</a></td></tr>
<tr class="memdesc:aaaeaaa05fb609641fb915fadcc3dc440"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pwm.html">Pwm</a> Offset: 0x4C) PWM Output Selection Set Register  <br /></td></tr>
<tr class="separator:aaaeaaa05fb609641fb915fadcc3dc440"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7aa925947ae2f13035028966882c7887"><td class="memItemLeft" align="right" valign="top">__O uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pwm.html#a7aa925947ae2f13035028966882c7887">PWM_OSSUPD</a></td></tr>
<tr class="memdesc:a7aa925947ae2f13035028966882c7887"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pwm.html">Pwm</a> Offset: 0x54) PWM Output Selection Set Update Register  <br /></td></tr>
<tr class="separator:a7aa925947ae2f13035028966882c7887"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4af7499a8a8c38dc36a90f07838c235c"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pwm.html#a4af7499a8a8c38dc36a90f07838c235c">PWM_SCM</a></td></tr>
<tr class="memdesc:a4af7499a8a8c38dc36a90f07838c235c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pwm.html">Pwm</a> Offset: 0x20) PWM Sync Channels Mode Register  <br /></td></tr>
<tr class="separator:a4af7499a8a8c38dc36a90f07838c235c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a531917d3f450f7ad0d55e8a2106906fe"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pwm.html#a531917d3f450f7ad0d55e8a2106906fe">PWM_SCUC</a></td></tr>
<tr class="memdesc:a531917d3f450f7ad0d55e8a2106906fe"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pwm.html">Pwm</a> Offset: 0x28) PWM Sync Channels Update Control Register  <br /></td></tr>
<tr class="separator:a531917d3f450f7ad0d55e8a2106906fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af45588bc983b3bd8b68feae558217f4f"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pwm.html#af45588bc983b3bd8b68feae558217f4f">PWM_SCUP</a></td></tr>
<tr class="memdesc:af45588bc983b3bd8b68feae558217f4f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pwm.html">Pwm</a> Offset: 0x2C) PWM Sync Channels Update Period Register  <br /></td></tr>
<tr class="separator:af45588bc983b3bd8b68feae558217f4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7f5c3823fd1fd2427eefee31fd075e8e"><td class="memItemLeft" align="right" valign="top">__O uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pwm.html#a7f5c3823fd1fd2427eefee31fd075e8e">PWM_SCUPUPD</a></td></tr>
<tr class="memdesc:a7f5c3823fd1fd2427eefee31fd075e8e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pwm.html">Pwm</a> Offset: 0x30) PWM Sync Channels Update Period Update Register  <br /></td></tr>
<tr class="separator:a7f5c3823fd1fd2427eefee31fd075e8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc82466754e7003ffc6f0017aaef1b41"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pwm.html#adc82466754e7003ffc6f0017aaef1b41">PWM_SMMR</a></td></tr>
<tr class="memdesc:adc82466754e7003ffc6f0017aaef1b41"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pwm.html">Pwm</a> Offset: 0xB0) PWM Stepper Motor Mode Register  <br /></td></tr>
<tr class="separator:adc82466754e7003ffc6f0017aaef1b41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a698461997ab5f9b9b0a768cd6f35727a"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pwm.html#a698461997ab5f9b9b0a768cd6f35727a">PWM_SR</a></td></tr>
<tr class="memdesc:a698461997ab5f9b9b0a768cd6f35727a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pwm.html">Pwm</a> Offset: 0x0C) PWM Status Register  <br /></td></tr>
<tr class="separator:a698461997ab5f9b9b0a768cd6f35727a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7999c9cc2034e2cd8082c307bc02e070"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pwm.html#a7999c9cc2034e2cd8082c307bc02e070">PWM_SSPR</a></td></tr>
<tr class="memdesc:a7999c9cc2034e2cd8082c307bc02e070"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pwm.html">Pwm</a> Offset: 0xA0) PWM Spread Spectrum Register  <br /></td></tr>
<tr class="separator:a7999c9cc2034e2cd8082c307bc02e070"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9eaa5140cd0ab84ba47f03090834f23c"><td class="memItemLeft" align="right" valign="top">__O uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pwm.html#a9eaa5140cd0ab84ba47f03090834f23c">PWM_SSPUP</a></td></tr>
<tr class="memdesc:a9eaa5140cd0ab84ba47f03090834f23c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pwm.html">Pwm</a> Offset: 0xA4) PWM Spread Spectrum Update Register  <br /></td></tr>
<tr class="separator:a9eaa5140cd0ab84ba47f03090834f23c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a741f910ff2831e2a681790690bd3d4bf"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pwm.html#a741f910ff2831e2a681790690bd3d4bf">PWM_VERSION</a></td></tr>
<tr class="memdesc:a741f910ff2831e2a681790690bd3d4bf"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pwm.html">Pwm</a> Offset: 0xFC) Version Register  <br /></td></tr>
<tr class="separator:a741f910ff2831e2a681790690bd3d4bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a442b89c8b56e3742c6a060979443c6c6"><td class="memItemLeft" align="right" valign="top">__O uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pwm.html#a442b89c8b56e3742c6a060979443c6c6">PWM_WPCR</a></td></tr>
<tr class="memdesc:a442b89c8b56e3742c6a060979443c6c6"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pwm.html">Pwm</a> Offset: 0xE4) PWM Write Protection Control Register  <br /></td></tr>
<tr class="separator:a442b89c8b56e3742c6a060979443c6c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab7152d66306ca3dd7a8847787c220efa"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pwm.html#ab7152d66306ca3dd7a8847787c220efa">PWM_WPSR</a></td></tr>
<tr class="memdesc:ab7152d66306ca3dd7a8847787c220efa"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pwm.html">Pwm</a> Offset: 0xE8) PWM Write Protection Status Register  <br /></td></tr>
<tr class="separator:ab7152d66306ca3dd7a8847787c220efa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a439ba487e8b36134867b06bc688b57b7"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pwm.html#a439ba487e8b36134867b06bc688b57b7">Reserved1</a> [3]</td></tr>
<tr class="separator:a439ba487e8b36134867b06bc688b57b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f8d5e4946e755ceced2776bccb289fd"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pwm.html#a2f8d5e4946e755ceced2776bccb289fd">Reserved10</a> [7]</td></tr>
<tr class="separator:a2f8d5e4946e755ceced2776bccb289fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac0e5d3a5e49f35ac1093fcddd7a040ab"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pwm.html#ac0e5d3a5e49f35ac1093fcddd7a040ab">Reserved11</a> [2]</td></tr>
<tr class="separator:ac0e5d3a5e49f35ac1093fcddd7a040ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8b8a3aa2c437160f897514a497ee433f"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pwm.html#a8b8a3aa2c437160f897514a497ee433f">Reserved12</a> [3]</td></tr>
<tr class="separator:a8b8a3aa2c437160f897514a497ee433f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a481c88967a8e5bb90c8bd8c1b856f917"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pwm.html#a481c88967a8e5bb90c8bd8c1b856f917">Reserved13</a> [2]</td></tr>
<tr class="separator:a481c88967a8e5bb90c8bd8c1b856f917"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af47082703620098927c27bd59f5490d3"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pwm.html#af47082703620098927c27bd59f5490d3">Reserved14</a> [3]</td></tr>
<tr class="separator:af47082703620098927c27bd59f5490d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d76d5d7c7be8db9a954fd40c88a377b"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pwm.html#a5d76d5d7c7be8db9a954fd40c88a377b">Reserved2</a> [1]</td></tr>
<tr class="separator:a5d76d5d7c7be8db9a954fd40c88a377b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a549e6ae30b9cc15409f6290bd0482b2a"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pwm.html#a549e6ae30b9cc15409f6290bd0482b2a">Reserved3</a> [2]</td></tr>
<tr class="separator:a549e6ae30b9cc15409f6290bd0482b2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aea90dc4f280bca0e1c87e6590fcbaeba"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pwm.html#aea90dc4f280bca0e1c87e6590fcbaeba">Reserved4</a> [3]</td></tr>
<tr class="separator:aea90dc4f280bca0e1c87e6590fcbaeba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a73776db64e0f4bc10ffc613163369737"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pwm.html#a73776db64e0f4bc10ffc613163369737">Reserved5</a> [8]</td></tr>
<tr class="separator:a73776db64e0f4bc10ffc613163369737"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6a2853c35bc203e4f8743941136e1adb"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pwm.html#a6a2853c35bc203e4f8743941136e1adb">Reserved6</a> [4]</td></tr>
<tr class="separator:a6a2853c35bc203e4f8743941136e1adb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a38e5b103fd252ed3a7b4710fb6290b2c"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pwm.html#a38e5b103fd252ed3a7b4710fb6290b2c">Reserved7</a> [12]</td></tr>
<tr class="separator:a38e5b103fd252ed3a7b4710fb6290b2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2264df97a791632a0a47e2215d6bd421"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pwm.html#a2264df97a791632a0a47e2215d6bd421">Reserved8</a> [20]</td></tr>
<tr class="separator:a2264df97a791632a0a47e2215d6bd421"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a73780d32f641deb88f5d3e1650ed88f8"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pwm.html#a73780d32f641deb88f5d3e1650ed88f8">Reserved9</a> [96]</td></tr>
<tr class="separator:a73780d32f641deb88f5d3e1650ed88f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock">
<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00066">66</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>
</div><h2 class="groupheader">Field Documentation</h2>
<a id="abe60a63466a852695d918b9bc5551ef7" name="abe60a63466a852695d918b9bc5551ef7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abe60a63466a852695d918b9bc5551ef7">&#9670;&#160;</a></span>PWM_CH_NUM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="struct_pwm_ch__num.html">PwmCh_num</a> Pwm::PWM_CH_NUM[<a class="el" href="pwm_8h.html#aac490ccca2dabf7952b692754e13ef7a">PWMCH_NUM_NUMBER</a>]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pwm.html">Pwm</a> Offset: 0x200) ch_num = 0 . </p>
<p>. 3 </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00112">112</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="af44b7c080ed575114213168f370af1fe" name="af44b7c080ed575114213168f370af1fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af44b7c080ed575114213168f370af1fe">&#9670;&#160;</a></span>PWM_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t Pwm::PWM_CLK</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pwm.html">Pwm</a> Offset: 0x00) PWM Clock Register </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00067">67</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="ad7310a51a3ba7fa81d591518591a1efb" name="ad7310a51a3ba7fa81d591518591a1efb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad7310a51a3ba7fa81d591518591a1efb">&#9670;&#160;</a></span>PWM_CMP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="struct_pwm_cmp.html">PwmCmp</a> Pwm::PWM_CMP[<a class="el" href="pwm_8h.html#ace381626974919cd4b1106113a792dd5">PWMCMP_NUMBER</a>]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pwm.html">Pwm</a> Offset: 0x130) 0 . </p>
<p>. 7 </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00110">110</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a953079455e6417e6a2fd560524363563" name="a953079455e6417e6a2fd560524363563"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a953079455e6417e6a2fd560524363563">&#9670;&#160;</a></span>PWM_CMUPD0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__O uint32_t Pwm::PWM_CMUPD0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pwm.html">Pwm</a> Offset: 0x400) PWM Channel Mode Update Register (ch_num = 0) </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00114">114</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a4988962d16500530519049802c5daf34" name="a4988962d16500530519049802c5daf34"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4988962d16500530519049802c5daf34">&#9670;&#160;</a></span>PWM_CMUPD1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__O uint32_t Pwm::PWM_CMUPD1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pwm.html">Pwm</a> Offset: 0x420) PWM Channel Mode Update Register (ch_num = 1) </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00116">116</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a44305cae6a0e803334e9a34ad5238555" name="a44305cae6a0e803334e9a34ad5238555"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a44305cae6a0e803334e9a34ad5238555">&#9670;&#160;</a></span>PWM_CMUPD2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__O uint32_t Pwm::PWM_CMUPD2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pwm.html">Pwm</a> Offset: 0x440) PWM Channel Mode Update Register (ch_num = 2) </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00121">121</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a90782f05debeb04617fbf7f0c38ed6ba" name="a90782f05debeb04617fbf7f0c38ed6ba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a90782f05debeb04617fbf7f0c38ed6ba">&#9670;&#160;</a></span>PWM_CMUPD3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__O uint32_t Pwm::PWM_CMUPD3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pwm.html">Pwm</a> Offset: 0x460) PWM Channel Mode Update Register (ch_num = 3) </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00126">126</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="aa5fa0570cb3649d0b6e68e13ea72858a" name="aa5fa0570cb3649d0b6e68e13ea72858a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa5fa0570cb3649d0b6e68e13ea72858a">&#9670;&#160;</a></span>PWM_DIS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__O uint32_t Pwm::PWM_DIS</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pwm.html">Pwm</a> Offset: 0x08) PWM Disable Register </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00069">69</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="aad190db63b9c3c51d3a40856f3925aeb" name="aad190db63b9c3c51d3a40856f3925aeb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aad190db63b9c3c51d3a40856f3925aeb">&#9670;&#160;</a></span>PWM_DMAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__O uint32_t Pwm::PWM_DMAR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pwm.html">Pwm</a> Offset: 0x24) PWM DMA Register </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00076">76</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="aabfb7337568f5ab7df26c47727e3b50e" name="aabfb7337568f5ab7df26c47727e3b50e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aabfb7337568f5ab7df26c47727e3b50e">&#9670;&#160;</a></span>PWM_ELMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t Pwm::PWM_ELMR[8]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pwm.html">Pwm</a> Offset: 0x7C) PWM Event Line 0 Mode Register </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00096">96</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="af98a5a75cda31546c3f10d98e40b1df2" name="af98a5a75cda31546c3f10d98e40b1df2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af98a5a75cda31546c3f10d98e40b1df2">&#9670;&#160;</a></span>PWM_ENA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__O uint32_t Pwm::PWM_ENA</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pwm.html">Pwm</a> Offset: 0x04) PWM Enable Register </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00068">68</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="aa79825783f70ac69e200029c7858b309" name="aa79825783f70ac69e200029c7858b309"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa79825783f70ac69e200029c7858b309">&#9670;&#160;</a></span>PWM_ETRG1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t Pwm::PWM_ETRG1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pwm.html">Pwm</a> Offset: 0x42C) PWM External Trigger Register (trg_num = 1) </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00118">118</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a5099c5bd5bee102dbd4a1f883bc58dd8" name="a5099c5bd5bee102dbd4a1f883bc58dd8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5099c5bd5bee102dbd4a1f883bc58dd8">&#9670;&#160;</a></span>PWM_ETRG2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t Pwm::PWM_ETRG2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pwm.html">Pwm</a> Offset: 0x44C) PWM External Trigger Register (trg_num = 2) </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00123">123</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="acbca535e1afb2eea771be902a805d603" name="acbca535e1afb2eea771be902a805d603"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acbca535e1afb2eea771be902a805d603">&#9670;&#160;</a></span>PWM_FCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__O uint32_t Pwm::PWM_FCR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pwm.html">Pwm</a> Offset: 0x64) PWM Fault Clear Register </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00092">92</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a00025ddbc45edc6db0c57987237d2851" name="a00025ddbc45edc6db0c57987237d2851"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a00025ddbc45edc6db0c57987237d2851">&#9670;&#160;</a></span>PWM_FMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t Pwm::PWM_FMR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pwm.html">Pwm</a> Offset: 0x5C) PWM Fault Mode Register </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00090">90</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a89a77674da2327301735f8890839b60f" name="a89a77674da2327301735f8890839b60f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a89a77674da2327301735f8890839b60f">&#9670;&#160;</a></span>PWM_FPE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t Pwm::PWM_FPE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pwm.html">Pwm</a> Offset: 0x6C) PWM Fault Protection Enable Register </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00094">94</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a4ed48cde0dfe14386ba64aeedcfe7b1b" name="a4ed48cde0dfe14386ba64aeedcfe7b1b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4ed48cde0dfe14386ba64aeedcfe7b1b">&#9670;&#160;</a></span>PWM_FPV1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t Pwm::PWM_FPV1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pwm.html">Pwm</a> Offset: 0x68) PWM Fault Protection Value Register 1 </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00093">93</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a1b068d9100376c38d9ea70c401a94f6b" name="a1b068d9100376c38d9ea70c401a94f6b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1b068d9100376c38d9ea70c401a94f6b">&#9670;&#160;</a></span>PWM_FPV2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t Pwm::PWM_FPV2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pwm.html">Pwm</a> Offset: 0xC0) PWM Fault Protection Value 2 Register </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00103">103</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a4f928b7c529e928cd4ff9607f79cd5fd" name="a4f928b7c529e928cd4ff9607f79cd5fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4f928b7c529e928cd4ff9607f79cd5fd">&#9670;&#160;</a></span>PWM_FSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t Pwm::PWM_FSR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pwm.html">Pwm</a> Offset: 0x60) PWM Fault Status Register </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00091">91</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="ad62fa8b62132f43ecad377a1a2b4e9e3" name="ad62fa8b62132f43ecad377a1a2b4e9e3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad62fa8b62132f43ecad377a1a2b4e9e3">&#9670;&#160;</a></span>PWM_IDR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__O uint32_t Pwm::PWM_IDR1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pwm.html">Pwm</a> Offset: 0x14) PWM Interrupt Disable Register 1 </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00072">72</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a64e5d011d5618d2a047b9e70dafe8a2a" name="a64e5d011d5618d2a047b9e70dafe8a2a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a64e5d011d5618d2a047b9e70dafe8a2a">&#9670;&#160;</a></span>PWM_IDR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__O uint32_t Pwm::PWM_IDR2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pwm.html">Pwm</a> Offset: 0x38) PWM Interrupt Disable Register 2 </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00081">81</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a9f7dadba0c48b75b8ae3009d4eed86b2" name="a9f7dadba0c48b75b8ae3009d4eed86b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9f7dadba0c48b75b8ae3009d4eed86b2">&#9670;&#160;</a></span>PWM_IER1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__O uint32_t Pwm::PWM_IER1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pwm.html">Pwm</a> Offset: 0x10) PWM Interrupt Enable Register 1 </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00071">71</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="aa42f42c91e02a16ceae07e1ffd29b006" name="aa42f42c91e02a16ceae07e1ffd29b006"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa42f42c91e02a16ceae07e1ffd29b006">&#9670;&#160;</a></span>PWM_IER2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__O uint32_t Pwm::PWM_IER2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pwm.html">Pwm</a> Offset: 0x34) PWM Interrupt Enable Register 2 </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00080">80</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a2c3b2b816a7371aa969783b0581a07f1" name="a2c3b2b816a7371aa969783b0581a07f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2c3b2b816a7371aa969783b0581a07f1">&#9670;&#160;</a></span>PWM_IMR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t Pwm::PWM_IMR1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pwm.html">Pwm</a> Offset: 0x18) PWM Interrupt Mask Register 1 </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00073">73</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a385a537ddc9c6c395d83d95c1a06ef19" name="a385a537ddc9c6c395d83d95c1a06ef19"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a385a537ddc9c6c395d83d95c1a06ef19">&#9670;&#160;</a></span>PWM_IMR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t Pwm::PWM_IMR2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pwm.html">Pwm</a> Offset: 0x3C) PWM Interrupt Mask Register 2 </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00082">82</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="ad51a82155083c0a472e38ec35ead027b" name="ad51a82155083c0a472e38ec35ead027b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad51a82155083c0a472e38ec35ead027b">&#9670;&#160;</a></span>PWM_ISR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t Pwm::PWM_ISR1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pwm.html">Pwm</a> Offset: 0x1C) PWM Interrupt Status Register 1 </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00074">74</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a815d3fa2563b0e4d6e9d0da560689263" name="a815d3fa2563b0e4d6e9d0da560689263"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a815d3fa2563b0e4d6e9d0da560689263">&#9670;&#160;</a></span>PWM_ISR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t Pwm::PWM_ISR2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pwm.html">Pwm</a> Offset: 0x40) PWM Interrupt Status Register 2 </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00083">83</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a6daf0d3cf7806f04cf6fdfdf1068b79e" name="a6daf0d3cf7806f04cf6fdfdf1068b79e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6daf0d3cf7806f04cf6fdfdf1068b79e">&#9670;&#160;</a></span>PWM_LEBR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t Pwm::PWM_LEBR1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pwm.html">Pwm</a> Offset: 0x430) PWM Leading-Edge Blanking Register (trg_num = 1) </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00119">119</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a659974ffb8eeb2512077e7e464866af3" name="a659974ffb8eeb2512077e7e464866af3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a659974ffb8eeb2512077e7e464866af3">&#9670;&#160;</a></span>PWM_LEBR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t Pwm::PWM_LEBR2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pwm.html">Pwm</a> Offset: 0x450) PWM Leading-Edge Blanking Register (trg_num = 2) </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00124">124</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="ab49467577b36a316a1785624f658b983" name="ab49467577b36a316a1785624f658b983"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab49467577b36a316a1785624f658b983">&#9670;&#160;</a></span>PWM_OOV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t Pwm::PWM_OOV</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pwm.html">Pwm</a> Offset: 0x44) PWM Output Override Value Register </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00084">84</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="ae849226c0b45aa1e7a4b6353970f7cc0" name="ae849226c0b45aa1e7a4b6353970f7cc0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae849226c0b45aa1e7a4b6353970f7cc0">&#9670;&#160;</a></span>PWM_OS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t Pwm::PWM_OS</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pwm.html">Pwm</a> Offset: 0x48) PWM Output Selection Register </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00085">85</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="afe7ebaa1b564156e7c974cc8743bf6b0" name="afe7ebaa1b564156e7c974cc8743bf6b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afe7ebaa1b564156e7c974cc8743bf6b0">&#9670;&#160;</a></span>PWM_OSC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__O uint32_t Pwm::PWM_OSC</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pwm.html">Pwm</a> Offset: 0x50) PWM Output Selection Clear Register </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00087">87</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a43a2bcdf60ea492aa45213f1e86df095" name="a43a2bcdf60ea492aa45213f1e86df095"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a43a2bcdf60ea492aa45213f1e86df095">&#9670;&#160;</a></span>PWM_OSCUPD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__O uint32_t Pwm::PWM_OSCUPD</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pwm.html">Pwm</a> Offset: 0x58) PWM Output Selection Clear Update Register </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00089">89</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="aaaeaaa05fb609641fb915fadcc3dc440" name="aaaeaaa05fb609641fb915fadcc3dc440"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaaeaaa05fb609641fb915fadcc3dc440">&#9670;&#160;</a></span>PWM_OSS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__O uint32_t Pwm::PWM_OSS</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pwm.html">Pwm</a> Offset: 0x4C) PWM Output Selection Set Register </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00086">86</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a7aa925947ae2f13035028966882c7887" name="a7aa925947ae2f13035028966882c7887"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7aa925947ae2f13035028966882c7887">&#9670;&#160;</a></span>PWM_OSSUPD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__O uint32_t Pwm::PWM_OSSUPD</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pwm.html">Pwm</a> Offset: 0x54) PWM Output Selection Set Update Register </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00088">88</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a4af7499a8a8c38dc36a90f07838c235c" name="a4af7499a8a8c38dc36a90f07838c235c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4af7499a8a8c38dc36a90f07838c235c">&#9670;&#160;</a></span>PWM_SCM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t Pwm::PWM_SCM</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pwm.html">Pwm</a> Offset: 0x20) PWM Sync Channels Mode Register </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00075">75</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a531917d3f450f7ad0d55e8a2106906fe" name="a531917d3f450f7ad0d55e8a2106906fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a531917d3f450f7ad0d55e8a2106906fe">&#9670;&#160;</a></span>PWM_SCUC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t Pwm::PWM_SCUC</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pwm.html">Pwm</a> Offset: 0x28) PWM Sync Channels Update Control Register </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00077">77</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="af45588bc983b3bd8b68feae558217f4f" name="af45588bc983b3bd8b68feae558217f4f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af45588bc983b3bd8b68feae558217f4f">&#9670;&#160;</a></span>PWM_SCUP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t Pwm::PWM_SCUP</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pwm.html">Pwm</a> Offset: 0x2C) PWM Sync Channels Update Period Register </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00078">78</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a7f5c3823fd1fd2427eefee31fd075e8e" name="a7f5c3823fd1fd2427eefee31fd075e8e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7f5c3823fd1fd2427eefee31fd075e8e">&#9670;&#160;</a></span>PWM_SCUPUPD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__O uint32_t Pwm::PWM_SCUPUPD</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pwm.html">Pwm</a> Offset: 0x30) PWM Sync Channels Update Period Update Register </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00079">79</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="adc82466754e7003ffc6f0017aaef1b41" name="adc82466754e7003ffc6f0017aaef1b41"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adc82466754e7003ffc6f0017aaef1b41">&#9670;&#160;</a></span>PWM_SMMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t Pwm::PWM_SMMR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pwm.html">Pwm</a> Offset: 0xB0) PWM Stepper Motor Mode Register </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00101">101</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a698461997ab5f9b9b0a768cd6f35727a" name="a698461997ab5f9b9b0a768cd6f35727a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a698461997ab5f9b9b0a768cd6f35727a">&#9670;&#160;</a></span>PWM_SR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t Pwm::PWM_SR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pwm.html">Pwm</a> Offset: 0x0C) PWM Status Register </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00070">70</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a7999c9cc2034e2cd8082c307bc02e070" name="a7999c9cc2034e2cd8082c307bc02e070"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7999c9cc2034e2cd8082c307bc02e070">&#9670;&#160;</a></span>PWM_SSPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t Pwm::PWM_SSPR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pwm.html">Pwm</a> Offset: 0xA0) PWM Spread Spectrum Register </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00098">98</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a9eaa5140cd0ab84ba47f03090834f23c" name="a9eaa5140cd0ab84ba47f03090834f23c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9eaa5140cd0ab84ba47f03090834f23c">&#9670;&#160;</a></span>PWM_SSPUP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__O uint32_t Pwm::PWM_SSPUP</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pwm.html">Pwm</a> Offset: 0xA4) PWM Spread Spectrum Update Register </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00099">99</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a741f910ff2831e2a681790690bd3d4bf" name="a741f910ff2831e2a681790690bd3d4bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a741f910ff2831e2a681790690bd3d4bf">&#9670;&#160;</a></span>PWM_VERSION</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t Pwm::PWM_VERSION</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pwm.html">Pwm</a> Offset: 0xFC) Version Register </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00108">108</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a442b89c8b56e3742c6a060979443c6c6" name="a442b89c8b56e3742c6a060979443c6c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a442b89c8b56e3742c6a060979443c6c6">&#9670;&#160;</a></span>PWM_WPCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__O uint32_t Pwm::PWM_WPCR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pwm.html">Pwm</a> Offset: 0xE4) PWM Write Protection Control Register </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00105">105</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="ab7152d66306ca3dd7a8847787c220efa" name="ab7152d66306ca3dd7a8847787c220efa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab7152d66306ca3dd7a8847787c220efa">&#9670;&#160;</a></span>PWM_WPSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t Pwm::PWM_WPSR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pwm.html">Pwm</a> Offset: 0xE8) PWM Write Protection Status Register </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00106">106</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a439ba487e8b36134867b06bc688b57b7" name="a439ba487e8b36134867b06bc688b57b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a439ba487e8b36134867b06bc688b57b7">&#9670;&#160;</a></span>Reserved1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t Pwm::Reserved1[3]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00095">95</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a2f8d5e4946e755ceced2776bccb289fd" name="a2f8d5e4946e755ceced2776bccb289fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2f8d5e4946e755ceced2776bccb289fd">&#9670;&#160;</a></span>Reserved10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t Pwm::Reserved10[7]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00115">115</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="ac0e5d3a5e49f35ac1093fcddd7a040ab" name="ac0e5d3a5e49f35ac1093fcddd7a040ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac0e5d3a5e49f35ac1093fcddd7a040ab">&#9670;&#160;</a></span>Reserved11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t Pwm::Reserved11[2]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00117">117</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a8b8a3aa2c437160f897514a497ee433f" name="a8b8a3aa2c437160f897514a497ee433f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8b8a3aa2c437160f897514a497ee433f">&#9670;&#160;</a></span>Reserved12</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t Pwm::Reserved12[3]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00120">120</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a481c88967a8e5bb90c8bd8c1b856f917" name="a481c88967a8e5bb90c8bd8c1b856f917"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a481c88967a8e5bb90c8bd8c1b856f917">&#9670;&#160;</a></span>Reserved13</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t Pwm::Reserved13[2]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00122">122</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="af47082703620098927c27bd59f5490d3" name="af47082703620098927c27bd59f5490d3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af47082703620098927c27bd59f5490d3">&#9670;&#160;</a></span>Reserved14</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t Pwm::Reserved14[3]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00125">125</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a5d76d5d7c7be8db9a954fd40c88a377b" name="a5d76d5d7c7be8db9a954fd40c88a377b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5d76d5d7c7be8db9a954fd40c88a377b">&#9670;&#160;</a></span>Reserved2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t Pwm::Reserved2[1]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00097">97</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a549e6ae30b9cc15409f6290bd0482b2a" name="a549e6ae30b9cc15409f6290bd0482b2a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a549e6ae30b9cc15409f6290bd0482b2a">&#9670;&#160;</a></span>Reserved3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t Pwm::Reserved3[2]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00100">100</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="aea90dc4f280bca0e1c87e6590fcbaeba" name="aea90dc4f280bca0e1c87e6590fcbaeba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aea90dc4f280bca0e1c87e6590fcbaeba">&#9670;&#160;</a></span>Reserved4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t Pwm::Reserved4[3]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00102">102</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a73776db64e0f4bc10ffc613163369737" name="a73776db64e0f4bc10ffc613163369737"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a73776db64e0f4bc10ffc613163369737">&#9670;&#160;</a></span>Reserved5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t Pwm::Reserved5[8]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00104">104</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a6a2853c35bc203e4f8743941136e1adb" name="a6a2853c35bc203e4f8743941136e1adb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6a2853c35bc203e4f8743941136e1adb">&#9670;&#160;</a></span>Reserved6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t Pwm::Reserved6[4]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00107">107</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a38e5b103fd252ed3a7b4710fb6290b2c" name="a38e5b103fd252ed3a7b4710fb6290b2c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a38e5b103fd252ed3a7b4710fb6290b2c">&#9670;&#160;</a></span>Reserved7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t Pwm::Reserved7[12]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00109">109</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a2264df97a791632a0a47e2215d6bd421" name="a2264df97a791632a0a47e2215d6bd421"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2264df97a791632a0a47e2215d6bd421">&#9670;&#160;</a></span>Reserved8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t Pwm::Reserved8[20]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00111">111</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a73780d32f641deb88f5d3e1650ed88f8" name="a73780d32f641deb88f5d3e1650ed88f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a73780d32f641deb88f5d3e1650ed88f8">&#9670;&#160;</a></span>Reserved9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t Pwm::Reserved9[96]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00113">113</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Sat Mar 11 2023 23:19:39 for WINC1500 Weather Client Demo for SAME70 Xplained by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.6
</small></address>
</body>
</html>
