source ../ip_cores/ess-fpga-framework/lib/ess_common/srcs/ip/axis2maxi/run.tcl
source ../ip_cores/ess-fpga-framework/lib/ess_common/srcs/ip/esscom_dod_channel/run.tcl
set_property ip_repo_paths {../ip_cores/ess-fpga-framework/lib/ess_common/srcs} [get_filesets sources_1]
update_ip_catalog
remove_files [get_files core_input_ch_daq.bd]
source ../ip_cores/ess-fpga-framework/hw/bd/core_input_ch_daq/core_input_ch_daq.tcl

remove_files [get_files replay_subsys.bd]
source ../ip_cores/ess-fpga-framework/hw/bd/replay_subsys/replay_subsys.tcl

make_wrapper -files [get_files /home/guilherme.ricioli/repos/3hc-llrf-gw/hdl/ip_cores/ess-fpga-framework/hw/bd/sis8300ku_bsp/LL_link/LL_link.bd] -top
add_files -norecurse /home/guilherme.ricioli/repos/3hc-llrf-gw/hdl/ip_cores/ess-fpga-framework/hw/bd/sis8300ku_bsp/LL_link/hdl/LL_link_wrapper.vhd
set_property LIBRARY sis8300ku [get_files /home/guilherme.ricioli/repos/3hc-llrf-gw/hdl/ip_cores/ess-fpga-framework/hw/bd/sis8300ku_bsp/LL_link/hdl/LL_link_wrapper.vhd]
set_property FILE_TYPE VHDL [get_files /home/guilherme.ricioli/repos/3hc-llrf-gw/hdl/ip_cores/ess-fpga-framework/hw/bd/sis8300ku_bsp/LL_link/hdl/LL_link_wrapper.vhd]

make_wrapper -files [get_files /home/guilherme.ricioli/repos/3hc-llrf-gw/hdl/ip_cores/ess-fpga-framework/hw/bd/sis8300ku_bsp/p2p_subsystem/p2p_subsystem.bd] -top
add_files -norecurse /home/guilherme.ricioli/repos/3hc-llrf-gw/hdl/ip_cores/ess-fpga-framework/hw/bd/sis8300ku_bsp/p2p_subsystem/hdl/p2p_subsystem_wrapper.vhd
set_property LIBRARY sis8300ku [get_files /home/guilherme.ricioli/repos/3hc-llrf-gw/hdl/ip_cores/ess-fpga-framework/hw/bd/sis8300ku_bsp/p2p_subsystem/hdl/p2p_subsystem_wrapper.vhd]
set_property FILE_TYPE VHDL [get_files /home/guilherme.ricioli/repos/3hc-llrf-gw/hdl/ip_cores/ess-fpga-framework/hw/bd/sis8300ku_bsp/p2p_subsystem/hdl/p2p_subsystem_wrapper.vhd]

update_compile_order -fileset sources_1
