---
calibre_verifs: true
releaseMacro: 
    dwc_lpddr5xphy_utility_blocks:
    - dwc_lpddr5xphy_vaaclamp_ew
    - dwc_lpddr5xphy_decapvdd2h_cmosx2_ew
    - dwc_lpddr5xphy_decapvdd2h_ld_cmosx2_ew
    - dwc_lpddr5xphy_decapvdd2h_ld_master_ew
    - dwc_lpddr5xphy_decapvdd2h_master_ew
    - dwc_lpddr5xphy_decapvddq_acx2_ew
    - dwc_lpddr5xphy_decapvddq_dx4_ew
    - dwc_lpddr5xphy_decapvddq_dx5_ew
    - dwc_lpddr5xphy_decapvddq_ld_acx2_ew
    - dwc_lpddr5xphy_decapvddq_ld_dx4_ew
    - dwc_lpddr5xphy_decapvddq_ld_dx5_ew
    - dwc_lpddr5xphy_decapvddq_ld_zcal_ew
    - dwc_lpddr5xphy_decapvddq_zcal_ew
    - dwc_lpddr5xphy_decapvsh_ckx2_ld_ew
    - dwc_lpddr5xphy_decapvsh_ckx2_ew
    - dwc_lpddr5xphy_decapvsh_acx2_ew
    - dwc_lpddr5xphy_decapvsh_dx4_ew
    - dwc_lpddr5xphy_decapvsh_dx5_ew
    - dwc_lpddr5xphy_decapvsh_ld_acx2_ew
    - dwc_lpddr5xphy_decapvsh_ld_dx4_ew
    - dwc_lpddr5xphy_decapvsh_ld_dx5_ew
    - dwc_lpddr5xphy_decapvsh_ld_zcal_ew
    - dwc_lpddr5xphy_decapvsh_zcal_ew
    dwc_lpddr5xphy_utility_cells:
    - dwc_lpddr5xphy_decapvdd2h_ew
    - dwc_lpddr5xphy_decapvdd2h_ld_ew
    - dwc_lpddr5xphy_decapvdd2h_ns
    - dwc_lpddr5xphy_decapvdd2h_ld_ns
    - dwc_lpddr5xphy_decapvddq_ew
    - dwc_lpddr5xphy_decapvddq_ns
    - dwc_lpddr5xphy_decapvddq_ld_ew
    - dwc_lpddr5xphy_decapvddq_ld_ns
    - dwc_lpddr5xphy_vdd2hclamp_ew
    - dwc_lpddr5xphy_vddqclamp_ew
lef_diff_rel: 1.00a
releaseDefMacro: 
    - pro_hard_macro/dwc_lpddr5xphyacx2_ew
    - pro_hard_macro/dwc_lpddr5xphycmosx2_ew
    - pro_hard_macro/dwc_lpddr5xphyckx2_ew
    - pro_hard_macro/dwc_lpddr5xphyacx2_ew
    - pro_hard_macro/dwc_lpddr5xphydx4_ew
    - pro_hard_macro/dwc_lpddr5xphydx5_ew
    - pro_hard_macro/dwc_lpddr5xphymaster
    - pro_hard_macro/dwc_lpddr5xphyzcal_ew
    - pro_hard_macro/dwc_lpddr5xphydqx1_ew
    - pro_hard_macro/dwc_lpddr5xphydqsx1_ew
releasePhyvMacro: 
    - dwc_lpddr5xphy_vaaclamp_ew
    - dwc_lpddr5xphy_decapvaa_tile
    - dwc_lpddr5xphy_vddqclamp_x2_ew
    - dwc_lpddr5xphy_vddqclamp_x3_ew
releaseRepeaterMacro: dwc_lpddr5xphy_pclk_rpt
releaseShimMacro: 
releasePmMailDist: golnar,bapna,pagarwal,chetana,rinshar,seelam,sg-ddr-ckt-release@synopsys.com,vthareja
supply_pins_override: 
    dwc_lpddr5xphycover_acx2_top_ew: M8 M14 M15 M16 MTOP MTOP-1
    dwc_lpddr5xphy_por_ew: M6 M8
    dwc_lpddr5xphycover_dx4_top_ew: M8 M14 M15 M16 MTOP MTOP-1
    dwc_lpddr5xphycover_master_top: M8 M14 M15 M16 MTOP MTOP-1
    dwc_lpddr5xphy_zcalio_ew: M8 M12
    dwc_lpddr5xphy_txrxac_ew: M8 M12
    dwc_lpddr5xphy_tcoil_ew: M14 M15 M16 MTOP MTOP-1
    dwc_lpddr5xphy_txrxdq_ew: M8 M12
    dwc_lpddr5xphycover_cmosx2_top_ew: M8 M14 M15 M16 MTOP MTOP-1
    dwc_lpddr5xphy_txrxdqs_ew: M8 M12
    dwc_lpddr5xphy_techrevision: M5
    dwc_lpddr5xphycover_ckx2_top_ew: M8 M14 M15 M16 MTOP MTOP-1
    dwc_lpddr5xphycover_dx5_top_ew: M8 M14 M15 M16 MTOP MTOP-1
    dwc_lpddr5xphycover_zcal_top_ew: M8 M14 M15 M16 MTOP MTOP-1
    dwc_lpddr5xphy_lcdl: M4
cdl_prune_cells: cvcp* cvpp* vflag* vsync
supply_pins: M8
releaseMailDist: 
    golnar,bapna,pagarwal,chetana,rinshar,seelam,ddr_di@synopsys.com,sg-ddr-ckt-release@synopsys.com,vthareja
release_gds_cdl: HIPRE
metal_stack: 15M_1X_h_1Xb_v_1Xe_h_1Ya_v_1Yb_h_5Y_vhvhv_2Yy2Z
metal_stack_ip: 8M_1X_h_1Xb_v_1Xe_h_1Ya_v_1Yb_h_2Y_vh
layers: M0 M1 M2 M3 M4 M5 M6 M7 M8 OVERLAP
timing_libs: nldm
layout_tag: D930 Prelim Release
reference_date_time: 21 days ago
rel: 1.00a_pre2
utility_name: dwc_lpddr5xphy_utility_cells dwc_lpddr5xphy_utility_blocks
vcrel: 1.00a
releaseCtlMacro: 
    - dwc_lpddr5xphy_lcdl
    - dwc_lpddr5xphy_lstx_acx2_ew
    - dwc_lpddr5xphy_lstx_dx4_ew
    - dwc_lpddr5xphy_lstx_dx5_ew
    - dwc_lpddr5xphy_lstx_zcal_ew
    - dwc_lpddr5xphy_pclk_master
    - dwc_lpddr5xphy_pclk_rxdca
    - dwc_lpddr5xphy_rxreplica_ew
    - dwc_lpddr5xphy_txrxac_ew
    - dwc_lpddr5xphy_txrxdq_ew
    - dwc_lpddr5xphy_txrxdqs_ew
    - dwc_lpddr5xphy_vregdac_ew
ferel: fe_ckt
metal_stack_cover: 15M_1X_h_1Xb_v_1Xe_h_1Ya_v_1Yb_h_5Y_vhvhv_2Yy2Z
p4_release_root: products/lpddr5x_mphy/project/d930-lpddr5x-tsmc5ff12
process: tsmc5ff-12

