# Router_1X3_RTL_Design
Architectural design of a 1X3 data router in Verilog
