// Seed: 2560301768
module module_0 (
    input supply0 id_0,
    input wor id_1,
    input wire id_2,
    input wand id_3,
    input tri1 id_4,
    output wor id_5,
    input uwire id_6
);
  wire id_8;
  ;
endmodule
module module_1 (
    input wor id_0,
    input tri id_1,
    input supply0 id_2,
    output wand id_3,
    output wor id_4,
    output logic id_5,
    input wand id_6,
    input uwire id_7,
    input supply0 id_8,
    input supply0 id_9
);
  parameter id_11 = {1{1}};
  always @(posedge -1) begin : LABEL_0
    id_5 = id_9 - -1;
  end
  wire id_12;
  module_0 modCall_1 (
      id_8,
      id_0,
      id_8,
      id_8,
      id_6,
      id_4,
      id_8
  );
  logic id_13;
  assign id_12 = id_7;
endmodule
