#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Mon May 27 09:47:43 2024
# Process ID: 48252
# Current directory: D:/ZJUlesson/24Spring/CO/lab5/SOC-stall
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent27868 D:\ZJUlesson\24Spring\CO\lab5\SOC-stall\OExp02-IP2SOC.xpr
# Log file: D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/vivado.log
# Journal file: D:/ZJUlesson/24Spring/CO/lab5/SOC-stall\vivado.jou
# Running On: LAPTOP-24U2CQ3S, OS: Windows, CPU Frequency: 3110 MHz, CPU Physical cores: 12, Host memory: 16892 MB
#-----------------------------------------------------------
start_gui
open_project D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.xpr
import_files -norecurse D:/ZJUlesson/24Spring/CO/lab4/SOC/OExp02-IP2SOC.srcs/sources_1/imports/new/socTest.v
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top socTest [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode DisplayOnly [current_project]
launch_simulation
launch_simulation
open_wave_config D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/soc_tb_behav.wcfg
source soc_tb.tcl
save_wave_config {D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/soc_tb_behav.wcfg}
close_sim
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.runs/impl_1/CSSTE_pipeline.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.runs/impl_1/CSSTE_pipeline.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.runs/impl_1/CSSTE_pipeline.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
close_hw_manager
launch_simulation
open_wave_config D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/soc_tb_behav.wcfg
source soc_tb.tcl
save_wave_config {D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/soc_tb_behav.wcfg}
close_sim
launch_simulation
open_wave_config D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/soc_tb_behav.wcfg
source soc_tb.tcl
close_sim
launch_simulation
open_wave_config D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/soc_tb_behav.wcfg
source soc_tb.tcl
close_sim
launch_simulation
open_wave_config D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/soc_tb_behav.wcfg
source soc_tb.tcl
close_sim
launch_simulation
open_wave_config D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/soc_tb_behav.wcfg
source soc_tb.tcl
save_wave_config {D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/soc_tb_behav.wcfg}
close_sim
close [ open D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/new/stall.v w ]
add_files D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/new/stall.v
launch_simulation
launch_simulation
launch_simulation
open_wave_config D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/soc_tb_behav.wcfg
source soc_tb.tcl
close_sim
launch_simulation
open_wave_config D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/soc_tb_behav.wcfg
source soc_tb.tcl
current_wave_config {soc_tb_behav.wcfg}
add_wave {{/soc_tb/uut/u0/ustall/data_stall}} 
current_wave_config {soc_tb_behav.wcfg}
add_wave {{/soc_tb/uut/u0/ustall/control_stall}} 
relaunch_sim
current_wave_config {soc_tb_behav.wcfg}
add_wave {{/soc_tb/uut/u0/ustall/Rs2_used}} 
current_wave_config {soc_tb_behav.wcfg}
add_wave {{/soc_tb/uut/u0/ustall/Rs1_used}} 
save_wave_config {D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/soc_tb_behav.wcfg}
close_sim
launch_simulation
open_wave_config D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/soc_tb_behav.wcfg
source soc_tb.tcl
current_wave_config {soc_tb_behav.wcfg}
add_wave {{/soc_tb/uut/u0/Instruction_Decoder/u2/Rs1_addr}} 
current_wave_config {soc_tb_behav.wcfg}
add_wave {{/soc_tb/uut/u0/ID_reg_Ex/Rd_addr_out_IDEX}} 
current_wave_config {soc_tb_behav.wcfg}
add_wave {{/soc_tb/uut/u0/Ex_reg_Mem/Rd_addr_EXMem}} 
current_wave_config {soc_tb_behav.wcfg}
add_wave {{/soc_tb/uut/u0/ustall/Rd_addr_out_EXMem}} 
relaunch_sim
close_sim
set_property CONFIG.coefficient_file {D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/Hazard_Stall.coe} [get_ips ROM]
generate_target all [get_files  D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/ip/ROM/ROM.xci]
catch { config_ip_cache -export [get_ips -all ROM] }
export_ip_user_files -of_objects [get_files D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/ip/ROM/ROM.xci] -no_script -sync -force -quiet
reset_run ROM_synth_1
launch_runs ROM_synth_1 -jobs 16
wait_on_run ROM_synth_1
export_simulation -of_objects [get_files D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.srcs/sources_1/ip/ROM/ROM.xci] -directory D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.ip_user_files/sim_scripts -ip_user_files_dir D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.ip_user_files -ipstatic_source_dir D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.cache/compile_simlib/modelsim} {questa=D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.cache/compile_simlib/questa} {riviera=D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.cache/compile_simlib/riviera} {activehdl=D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/OExp02-IP2SOC.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
open_wave_config D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/soc_tb_behav.wcfg
source soc_tb.tcl
current_wave_config {soc_tb_behav.wcfg}
add_wave {{/soc_tb/uut/u0/Rd_addr_ID_IDEX}} 
save_wave_config {D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/soc_tb_behav.wcfg}
close_sim
launch_simulation
open_wave_config D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/soc_tb_behav.wcfg
source soc_tb.tcl
close_sim
launch_simulation
open_wave_config D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/soc_tb_behav.wcfg
source soc_tb.tcl
current_wave_config {soc_tb_behav.wcfg}
add_wave {{/soc_tb/uut/u0/Instruction_Decoder/u2/register}} 
relaunch_sim
relaunch_sim
save_wave_config {D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/soc_tb_behav.wcfg}
close_sim
launch_simulation
open_wave_config D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/soc_tb_behav.wcfg
source soc_tb.tcl
current_wave_config {soc_tb_behav.wcfg}
add_wave {{/soc_tb/uut/u0/Execute/Imm_in_EX}} 
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
current_wave_config {soc_tb_behav.wcfg}
add_wave {{/soc_tb/uut/u0/Execute/u1}} 
relaunch_sim
current_wave_config {soc_tb_behav.wcfg}
add_wave {{/soc_tb/uut/u0/Instruction_Decoder/Rd_addr_out_ID}} {{/soc_tb/uut/u0/Instruction_Decoder/Rs1_out_ID}} {{/soc_tb/uut/u0/Instruction_Decoder/Rs2_out_ID}} 
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
save_wave_config {D:/ZJUlesson/24Spring/CO/lab5/SOC-stall/soc_tb_behav.wcfg}
close_sim
