{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1491529407315 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "FPGA_I2C_CAP_v1 EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"FPGA_I2C_CAP_v1\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1491529407534 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1491529407634 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1491529407634 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1491529408331 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1491529408430 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1491529409070 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1491529409070 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1491529409070 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1491529409070 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/" { { 0 { 0 ""} 0 37284 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1491529409148 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/" { { 0 { 0 ""} 0 37286 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1491529409148 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/" { { 0 { 0 ""} 0 37288 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1491529409148 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/" { { 0 { 0 ""} 0 37290 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1491529409148 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1491529409148 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1491529409164 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "FPGA_I2C_CAP_v1.sdc " "Synopsys Design Constraints File file not found: 'FPGA_I2C_CAP_v1.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1491529413084 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1491529413100 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1491529413401 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1491529413404 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1491529413414 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK~input (placed in PIN R8 (CLK15, DIFFCLK_6p)) " "Automatically promoted node CLK~input (placed in PIN R8 (CLK15, DIFFCLK_6p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1491529415216 ""}  } { { "FPGA_I2C_CAP_v1.vhd" "" { Text "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/FPGA_I2C_CAP_v1.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/" { { 0 { 0 ""} 0 37277 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1491529415216 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "I2C_CH_SCHED:I2C_CH_SCHED_0\|SCH_LP_REQ  " "Automatically promoted node I2C_CH_SCHED:I2C_CH_SCHED_0\|SCH_LP_REQ " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1491529415216 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "I2C_CH_SCHED:I2C_CH_SCHED_0\|Selector43~0 " "Destination node I2C_CH_SCHED:I2C_CH_SCHED_0\|Selector43~0" {  } { { "I2C_CH_SCHED.vhd" "" { Text "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/I2C_CH_SCHED.vhd" 102 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { I2C_CH_SCHED:I2C_CH_SCHED_0|Selector43~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/" { { 0 { 0 ""} 0 20085 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1491529415216 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1491529415216 ""}  } { { "I2C_CH_SCHED.vhd" "" { Text "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/I2C_CH_SCHED.vhd" 18 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { I2C_CH_SCHED:I2C_CH_SCHED_0|SCH_LP_REQ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/" { { 0 { 0 ""} 0 394 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1491529415216 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "i2c_master:i2c_master_0\|data_clk  " "Automatically promoted node i2c_master:i2c_master_0\|data_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1491529415217 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "i2c_master:i2c_master_0\|Selector29~0 " "Destination node i2c_master:i2c_master_0\|Selector29~0" {  } { { "i2c_master.vhd" "" { Text "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/i2c_master.vhd" 241 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { i2c_master:i2c_master_0|Selector29~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/" { { 0 { 0 ""} 0 20371 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1491529415217 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1491529415217 ""}  } { { "i2c_master.vhd" "" { Text "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/i2c_master.vhd" 52 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { i2c_master:i2c_master_0|data_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/" { { 0 { 0 ""} 0 1287 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1491529415217 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "i2c_master:i2c_master_10\|data_clk  " "Automatically promoted node i2c_master:i2c_master_10\|data_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1491529415217 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "i2c_master:i2c_master_10\|Selector29~0 " "Destination node i2c_master:i2c_master_10\|Selector29~0" {  } { { "i2c_master.vhd" "" { Text "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/i2c_master.vhd" 241 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { i2c_master:i2c_master_10|Selector29~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/" { { 0 { 0 ""} 0 20391 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1491529415217 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1491529415217 ""}  } { { "i2c_master.vhd" "" { Text "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/i2c_master.vhd" 52 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { i2c_master:i2c_master_10|data_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/" { { 0 { 0 ""} 0 13106 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1491529415217 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "i2c_master:i2c_master_11\|data_clk  " "Automatically promoted node i2c_master:i2c_master_11\|data_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1491529415217 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "i2c_master:i2c_master_11\|Selector29~0 " "Destination node i2c_master:i2c_master_11\|Selector29~0" {  } { { "i2c_master.vhd" "" { Text "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/i2c_master.vhd" 241 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { i2c_master:i2c_master_11|Selector29~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/" { { 0 { 0 ""} 0 20393 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1491529415217 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1491529415217 ""}  } { { "i2c_master.vhd" "" { Text "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/i2c_master.vhd" 52 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { i2c_master:i2c_master_11|data_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/" { { 0 { 0 ""} 0 13036 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1491529415217 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "i2c_master:i2c_master_12\|data_clk  " "Automatically promoted node i2c_master:i2c_master_12\|data_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1491529415217 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "i2c_master:i2c_master_12\|Selector29~0 " "Destination node i2c_master:i2c_master_12\|Selector29~0" {  } { { "i2c_master.vhd" "" { Text "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/i2c_master.vhd" 241 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { i2c_master:i2c_master_12|Selector29~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/" { { 0 { 0 ""} 0 20395 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1491529415217 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1491529415217 ""}  } { { "i2c_master.vhd" "" { Text "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/i2c_master.vhd" 52 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { i2c_master:i2c_master_12|data_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/" { { 0 { 0 ""} 0 12966 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1491529415217 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "i2c_master:i2c_master_13\|data_clk  " "Automatically promoted node i2c_master:i2c_master_13\|data_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1491529415218 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "i2c_master:i2c_master_13\|Selector29~0 " "Destination node i2c_master:i2c_master_13\|Selector29~0" {  } { { "i2c_master.vhd" "" { Text "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/i2c_master.vhd" 241 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { i2c_master:i2c_master_13|Selector29~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/" { { 0 { 0 ""} 0 20397 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1491529415218 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1491529415218 ""}  } { { "i2c_master.vhd" "" { Text "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/i2c_master.vhd" 52 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { i2c_master:i2c_master_13|data_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/" { { 0 { 0 ""} 0 12896 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1491529415218 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "i2c_master:i2c_master_14\|data_clk  " "Automatically promoted node i2c_master:i2c_master_14\|data_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1491529415218 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "i2c_master:i2c_master_14\|Selector29~0 " "Destination node i2c_master:i2c_master_14\|Selector29~0" {  } { { "i2c_master.vhd" "" { Text "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/i2c_master.vhd" 241 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { i2c_master:i2c_master_14|Selector29~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/" { { 0 { 0 ""} 0 20399 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1491529415218 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1491529415218 ""}  } { { "i2c_master.vhd" "" { Text "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/i2c_master.vhd" 52 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { i2c_master:i2c_master_14|data_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/" { { 0 { 0 ""} 0 12826 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1491529415218 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "i2c_master:i2c_master_15\|data_clk  " "Automatically promoted node i2c_master:i2c_master_15\|data_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1491529415218 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "i2c_master:i2c_master_15\|Selector29~0 " "Destination node i2c_master:i2c_master_15\|Selector29~0" {  } { { "i2c_master.vhd" "" { Text "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/i2c_master.vhd" 241 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { i2c_master:i2c_master_15|Selector29~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/" { { 0 { 0 ""} 0 20401 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1491529415218 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1491529415218 ""}  } { { "i2c_master.vhd" "" { Text "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/i2c_master.vhd" 52 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { i2c_master:i2c_master_15|data_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/" { { 0 { 0 ""} 0 12756 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1491529415218 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "i2c_master:i2c_master_1\|data_clk  " "Automatically promoted node i2c_master:i2c_master_1\|data_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1491529415218 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "i2c_master:i2c_master_1\|Selector29~0 " "Destination node i2c_master:i2c_master_1\|Selector29~0" {  } { { "i2c_master.vhd" "" { Text "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/i2c_master.vhd" 241 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { i2c_master:i2c_master_1|Selector29~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/" { { 0 { 0 ""} 0 20373 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1491529415219 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1491529415218 ""}  } { { "i2c_master.vhd" "" { Text "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/i2c_master.vhd" 52 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { i2c_master:i2c_master_1|data_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/" { { 0 { 0 ""} 0 13736 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1491529415218 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "i2c_master:i2c_master_2\|data_clk  " "Automatically promoted node i2c_master:i2c_master_2\|data_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1491529415219 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "i2c_master:i2c_master_2\|Selector29~0 " "Destination node i2c_master:i2c_master_2\|Selector29~0" {  } { { "i2c_master.vhd" "" { Text "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/i2c_master.vhd" 241 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { i2c_master:i2c_master_2|Selector29~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/" { { 0 { 0 ""} 0 20375 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1491529415219 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1491529415219 ""}  } { { "i2c_master.vhd" "" { Text "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/i2c_master.vhd" 52 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { i2c_master:i2c_master_2|data_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/" { { 0 { 0 ""} 0 13666 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1491529415219 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "i2c_master:i2c_master_3\|data_clk  " "Automatically promoted node i2c_master:i2c_master_3\|data_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1491529415219 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "i2c_master:i2c_master_3\|Selector29~0 " "Destination node i2c_master:i2c_master_3\|Selector29~0" {  } { { "i2c_master.vhd" "" { Text "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/i2c_master.vhd" 241 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { i2c_master:i2c_master_3|Selector29~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/" { { 0 { 0 ""} 0 20377 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1491529415219 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1491529415219 ""}  } { { "i2c_master.vhd" "" { Text "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/i2c_master.vhd" 52 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { i2c_master:i2c_master_3|data_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/" { { 0 { 0 ""} 0 13596 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1491529415219 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "i2c_master:i2c_master_4\|data_clk  " "Automatically promoted node i2c_master:i2c_master_4\|data_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1491529415219 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "i2c_master:i2c_master_4\|Selector29~0 " "Destination node i2c_master:i2c_master_4\|Selector29~0" {  } { { "i2c_master.vhd" "" { Text "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/i2c_master.vhd" 241 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { i2c_master:i2c_master_4|Selector29~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/" { { 0 { 0 ""} 0 20379 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1491529415219 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1491529415219 ""}  } { { "i2c_master.vhd" "" { Text "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/i2c_master.vhd" 52 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { i2c_master:i2c_master_4|data_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/" { { 0 { 0 ""} 0 13526 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1491529415219 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "i2c_master:i2c_master_5\|data_clk  " "Automatically promoted node i2c_master:i2c_master_5\|data_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1491529415220 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "i2c_master:i2c_master_5\|Selector29~0 " "Destination node i2c_master:i2c_master_5\|Selector29~0" {  } { { "i2c_master.vhd" "" { Text "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/i2c_master.vhd" 241 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { i2c_master:i2c_master_5|Selector29~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/" { { 0 { 0 ""} 0 20381 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1491529415220 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1491529415220 ""}  } { { "i2c_master.vhd" "" { Text "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/i2c_master.vhd" 52 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { i2c_master:i2c_master_5|data_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/" { { 0 { 0 ""} 0 13456 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1491529415220 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "i2c_master:i2c_master_6\|data_clk  " "Automatically promoted node i2c_master:i2c_master_6\|data_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1491529415220 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "i2c_master:i2c_master_6\|Selector29~0 " "Destination node i2c_master:i2c_master_6\|Selector29~0" {  } { { "i2c_master.vhd" "" { Text "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/i2c_master.vhd" 241 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { i2c_master:i2c_master_6|Selector29~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/" { { 0 { 0 ""} 0 20383 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1491529415220 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1491529415220 ""}  } { { "i2c_master.vhd" "" { Text "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/i2c_master.vhd" 52 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { i2c_master:i2c_master_6|data_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/" { { 0 { 0 ""} 0 13386 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1491529415220 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "i2c_master:i2c_master_7\|data_clk  " "Automatically promoted node i2c_master:i2c_master_7\|data_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1491529415220 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "i2c_master:i2c_master_7\|Selector29~0 " "Destination node i2c_master:i2c_master_7\|Selector29~0" {  } { { "i2c_master.vhd" "" { Text "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/i2c_master.vhd" 241 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { i2c_master:i2c_master_7|Selector29~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/" { { 0 { 0 ""} 0 20385 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1491529415220 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1491529415220 ""}  } { { "i2c_master.vhd" "" { Text "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/i2c_master.vhd" 52 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { i2c_master:i2c_master_7|data_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/" { { 0 { 0 ""} 0 13316 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1491529415220 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "i2c_master:i2c_master_8\|data_clk  " "Automatically promoted node i2c_master:i2c_master_8\|data_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1491529415220 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "i2c_master:i2c_master_8\|Selector29~0 " "Destination node i2c_master:i2c_master_8\|Selector29~0" {  } { { "i2c_master.vhd" "" { Text "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/i2c_master.vhd" 241 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { i2c_master:i2c_master_8|Selector29~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/" { { 0 { 0 ""} 0 20387 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1491529415220 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1491529415220 ""}  } { { "i2c_master.vhd" "" { Text "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/i2c_master.vhd" 52 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { i2c_master:i2c_master_8|data_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/" { { 0 { 0 ""} 0 13246 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1491529415220 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "i2c_master:i2c_master_9\|data_clk  " "Automatically promoted node i2c_master:i2c_master_9\|data_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1491529415221 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "i2c_master:i2c_master_9\|Selector29~0 " "Destination node i2c_master:i2c_master_9\|Selector29~0" {  } { { "i2c_master.vhd" "" { Text "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/i2c_master.vhd" 241 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { i2c_master:i2c_master_9|Selector29~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/" { { 0 { 0 ""} 0 20389 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1491529415221 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1491529415221 ""}  } { { "i2c_master.vhd" "" { Text "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/i2c_master.vhd" 52 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { i2c_master:i2c_master_9|data_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/" { { 0 { 0 ""} 0 13176 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1491529415221 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "I2C_CH_SCHED:I2C_CH_SCHED_0\|SCH_MASTER_RESET  " "Automatically promoted node I2C_CH_SCHED:I2C_CH_SCHED_0\|SCH_MASTER_RESET " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1491529415221 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "I2C_USB_BRIDGE:I2C_USB_BRIDGE_15\|b_i2c_acq_req_prev " "Destination node I2C_USB_BRIDGE:I2C_USB_BRIDGE_15\|b_i2c_acq_req_prev" {  } { { "I2C_USB_BRIDGE.vhd" "" { Text "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/I2C_USB_BRIDGE.vhd" 39 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { I2C_USB_BRIDGE:I2C_USB_BRIDGE_15|b_i2c_acq_req_prev } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/" { { 0 { 0 ""} 0 7821 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1491529415221 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "i2c_master:i2c_master_0\|data_clk " "Destination node i2c_master:i2c_master_0\|data_clk" {  } { { "i2c_master.vhd" "" { Text "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/i2c_master.vhd" 52 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { i2c_master:i2c_master_0|data_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/" { { 0 { 0 ""} 0 1287 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1491529415221 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "i2c_master:i2c_master_0\|scl_clk~en " "Destination node i2c_master:i2c_master_0\|scl_clk~en" {  } { { "i2c_master.vhd" "" { Text "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/i2c_master.vhd" 68 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { i2c_master:i2c_master_0|scl_clk~en } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/" { { 0 { 0 ""} 0 1318 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1491529415221 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "i2c_master:i2c_master_1\|data_clk " "Destination node i2c_master:i2c_master_1\|data_clk" {  } { { "i2c_master.vhd" "" { Text "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/i2c_master.vhd" 52 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { i2c_master:i2c_master_1|data_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/" { { 0 { 0 ""} 0 13736 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1491529415221 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "i2c_master:i2c_master_1\|scl_clk~en " "Destination node i2c_master:i2c_master_1\|scl_clk~en" {  } { { "i2c_master.vhd" "" { Text "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/i2c_master.vhd" 68 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { i2c_master:i2c_master_1|scl_clk~en } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/" { { 0 { 0 ""} 0 13799 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1491529415221 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "i2c_master:i2c_master_2\|data_clk " "Destination node i2c_master:i2c_master_2\|data_clk" {  } { { "i2c_master.vhd" "" { Text "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/i2c_master.vhd" 52 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { i2c_master:i2c_master_2|data_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/" { { 0 { 0 ""} 0 13666 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1491529415221 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "i2c_master:i2c_master_2\|scl_clk~en " "Destination node i2c_master:i2c_master_2\|scl_clk~en" {  } { { "i2c_master.vhd" "" { Text "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/i2c_master.vhd" 68 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { i2c_master:i2c_master_2|scl_clk~en } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/" { { 0 { 0 ""} 0 13729 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1491529415221 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "i2c_master:i2c_master_3\|data_clk " "Destination node i2c_master:i2c_master_3\|data_clk" {  } { { "i2c_master.vhd" "" { Text "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/i2c_master.vhd" 52 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { i2c_master:i2c_master_3|data_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/" { { 0 { 0 ""} 0 13596 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1491529415221 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "i2c_master:i2c_master_3\|scl_clk~en " "Destination node i2c_master:i2c_master_3\|scl_clk~en" {  } { { "i2c_master.vhd" "" { Text "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/i2c_master.vhd" 68 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { i2c_master:i2c_master_3|scl_clk~en } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/" { { 0 { 0 ""} 0 13659 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1491529415221 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "i2c_master:i2c_master_4\|data_clk " "Destination node i2c_master:i2c_master_4\|data_clk" {  } { { "i2c_master.vhd" "" { Text "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/i2c_master.vhd" 52 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { i2c_master:i2c_master_4|data_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/" { { 0 { 0 ""} 0 13526 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1491529415221 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1491529415221 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1491529415221 ""}  } { { "I2C_CH_SCHED.vhd" "" { Text "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/I2C_CH_SCHED.vhd" 16 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { I2C_CH_SCHED:I2C_CH_SCHED_0|SCH_MASTER_RESET } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/" { { 0 { 0 ""} 0 420 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1491529415221 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1491529418359 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1491529418406 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1491529418406 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1491529418437 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1491529418514 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1491529418563 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1491529418563 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1491529418610 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1491529422266 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1491529422313 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1491529422313 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:14 " "Fitter preparation operations ending: elapsed time is 00:00:14" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1491529422754 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1491529426584 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:17 " "Fitter placement preparation operations ending: elapsed time is 00:00:17" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1491529443084 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1491529443209 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1491529521566 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:01:18 " "Fitter placement operations ending: elapsed time is 00:01:18" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1491529521566 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1491529525226 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "33 " "Router estimated average interconnect usage is 33% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "60 X21_Y11 X31_Y22 " "Router estimated peak interconnect usage is 60% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22" {  } { { "loc" "" { Generic "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/" { { 1 { 0 "Router estimated peak interconnect usage is 60% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22"} { { 11 { 0 "Router estimated peak interconnect usage is 60% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22"} 21 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1491529550198 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1491529550198 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:01:14 " "Fitter routing operations ending: elapsed time is 00:01:14" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1491529600550 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1491529600566 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1491529600566 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "39.03 " "Total time spent on timing analysis during the Fitter is 39.03 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1491529601195 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1491529601295 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1491529605462 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1491529605528 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1491529609242 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:12 " "Fitter post-fit operations ending: elapsed time is 00:00:12" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1491529613253 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "42 Cyclone IV E " "42 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDA_0 3.3-V LVCMOS A3 " "Pin SDA_0 uses I/O standard 3.3-V LVCMOS at A3" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { SDA_0 } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDA_0" } } } } { "FPGA_I2C_CAP_v1.vhd" "" { Text "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/FPGA_I2C_CAP_v1.vhd" 19 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDA_0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/" { { 0 { 0 ""} 0 76 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1491529614818 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SCL_0 3.3-V LVCMOS A2 " "Pin SCL_0 uses I/O standard 3.3-V LVCMOS at A2" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { SCL_0 } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SCL_0" } } } } { "FPGA_I2C_CAP_v1.vhd" "" { Text "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/FPGA_I2C_CAP_v1.vhd" 20 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SCL_0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/" { { 0 { 0 ""} 0 77 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1491529614818 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDA_1 3.3-V LVCMOS B5 " "Pin SDA_1 uses I/O standard 3.3-V LVCMOS at B5" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { SDA_1 } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDA_1" } } } } { "FPGA_I2C_CAP_v1.vhd" "" { Text "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/FPGA_I2C_CAP_v1.vhd" 21 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDA_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/" { { 0 { 0 ""} 0 78 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1491529614818 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SCL_1 3.3-V LVCMOS A4 " "Pin SCL_1 uses I/O standard 3.3-V LVCMOS at A4" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { SCL_1 } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SCL_1" } } } } { "FPGA_I2C_CAP_v1.vhd" "" { Text "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/FPGA_I2C_CAP_v1.vhd" 22 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SCL_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/" { { 0 { 0 ""} 0 79 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1491529614818 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDA_2 3.3-V LVCMOS A6 " "Pin SDA_2 uses I/O standard 3.3-V LVCMOS at A6" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { SDA_2 } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDA_2" } } } } { "FPGA_I2C_CAP_v1.vhd" "" { Text "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/FPGA_I2C_CAP_v1.vhd" 23 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDA_2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/" { { 0 { 0 ""} 0 80 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1491529614818 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SCL_2 3.3-V LVCMOS B6 " "Pin SCL_2 uses I/O standard 3.3-V LVCMOS at B6" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { SCL_2 } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SCL_2" } } } } { "FPGA_I2C_CAP_v1.vhd" "" { Text "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/FPGA_I2C_CAP_v1.vhd" 24 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SCL_2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/" { { 0 { 0 ""} 0 81 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1491529614818 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDA_3 3.3-V LVCMOS C6 " "Pin SDA_3 uses I/O standard 3.3-V LVCMOS at C6" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { SDA_3 } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDA_3" } } } } { "FPGA_I2C_CAP_v1.vhd" "" { Text "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/FPGA_I2C_CAP_v1.vhd" 25 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDA_3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/" { { 0 { 0 ""} 0 82 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1491529614818 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SCL_3 3.3-V LVCMOS A7 " "Pin SCL_3 uses I/O standard 3.3-V LVCMOS at A7" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { SCL_3 } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SCL_3" } } } } { "FPGA_I2C_CAP_v1.vhd" "" { Text "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/FPGA_I2C_CAP_v1.vhd" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SCL_3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/" { { 0 { 0 ""} 0 83 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1491529614818 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDA_4 3.3-V LVCMOS D8 " "Pin SDA_4 uses I/O standard 3.3-V LVCMOS at D8" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { SDA_4 } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDA_4" } } } } { "FPGA_I2C_CAP_v1.vhd" "" { Text "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/FPGA_I2C_CAP_v1.vhd" 27 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDA_4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/" { { 0 { 0 ""} 0 84 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1491529614818 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SCL_4 3.3-V LVCMOS E7 " "Pin SCL_4 uses I/O standard 3.3-V LVCMOS at E7" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { SCL_4 } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SCL_4" } } } } { "FPGA_I2C_CAP_v1.vhd" "" { Text "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/FPGA_I2C_CAP_v1.vhd" 28 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SCL_4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/" { { 0 { 0 ""} 0 85 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1491529614818 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDA_5 3.3-V LVCMOS E9 " "Pin SDA_5 uses I/O standard 3.3-V LVCMOS at E9" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { SDA_5 } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDA_5" } } } } { "FPGA_I2C_CAP_v1.vhd" "" { Text "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/FPGA_I2C_CAP_v1.vhd" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDA_5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/" { { 0 { 0 ""} 0 86 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1491529614818 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SCL_5 3.3-V LVCMOS F9 " "Pin SCL_5 uses I/O standard 3.3-V LVCMOS at F9" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { SCL_5 } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SCL_5" } } } } { "FPGA_I2C_CAP_v1.vhd" "" { Text "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/FPGA_I2C_CAP_v1.vhd" 30 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SCL_5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/" { { 0 { 0 ""} 0 87 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1491529614818 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDA_6 3.3-V LVCMOS E10 " "Pin SDA_6 uses I/O standard 3.3-V LVCMOS at E10" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { SDA_6 } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDA_6" } } } } { "FPGA_I2C_CAP_v1.vhd" "" { Text "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/FPGA_I2C_CAP_v1.vhd" 31 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDA_6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/" { { 0 { 0 ""} 0 88 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1491529614818 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SCL_6 3.3-V LVCMOS E11 " "Pin SCL_6 uses I/O standard 3.3-V LVCMOS at E11" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { SCL_6 } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SCL_6" } } } } { "FPGA_I2C_CAP_v1.vhd" "" { Text "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/FPGA_I2C_CAP_v1.vhd" 32 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SCL_6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/" { { 0 { 0 ""} 0 89 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1491529614818 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDA_7 3.3-V LVCMOS D11 " "Pin SDA_7 uses I/O standard 3.3-V LVCMOS at D11" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { SDA_7 } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDA_7" } } } } { "FPGA_I2C_CAP_v1.vhd" "" { Text "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/FPGA_I2C_CAP_v1.vhd" 33 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDA_7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/" { { 0 { 0 ""} 0 90 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1491529614818 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SCL_7 3.3-V LVCMOS A12 " "Pin SCL_7 uses I/O standard 3.3-V LVCMOS at A12" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { SCL_7 } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SCL_7" } } } } { "FPGA_I2C_CAP_v1.vhd" "" { Text "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/FPGA_I2C_CAP_v1.vhd" 34 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SCL_7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/" { { 0 { 0 ""} 0 91 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1491529614818 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDA_8 3.3-V LVCMOS T13 " "Pin SDA_8 uses I/O standard 3.3-V LVCMOS at T13" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { SDA_8 } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDA_8" } } } } { "FPGA_I2C_CAP_v1.vhd" "" { Text "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/FPGA_I2C_CAP_v1.vhd" 35 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDA_8 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/" { { 0 { 0 ""} 0 92 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1491529614818 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SCL_8 3.3-V LVCMOS T14 " "Pin SCL_8 uses I/O standard 3.3-V LVCMOS at T14" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { SCL_8 } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SCL_8" } } } } { "FPGA_I2C_CAP_v1.vhd" "" { Text "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/FPGA_I2C_CAP_v1.vhd" 36 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SCL_8 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/" { { 0 { 0 ""} 0 93 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1491529614818 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDA_9 3.3-V LVCMOS T11 " "Pin SDA_9 uses I/O standard 3.3-V LVCMOS at T11" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { SDA_9 } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDA_9" } } } } { "FPGA_I2C_CAP_v1.vhd" "" { Text "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/FPGA_I2C_CAP_v1.vhd" 37 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDA_9 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/" { { 0 { 0 ""} 0 94 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1491529614818 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SCL_9 3.3-V LVCMOS R12 " "Pin SCL_9 uses I/O standard 3.3-V LVCMOS at R12" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { SCL_9 } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SCL_9" } } } } { "FPGA_I2C_CAP_v1.vhd" "" { Text "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/FPGA_I2C_CAP_v1.vhd" 38 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SCL_9 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/" { { 0 { 0 ""} 0 95 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1491529614818 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDA_10 3.3-V LVCMOS R10 " "Pin SDA_10 uses I/O standard 3.3-V LVCMOS at R10" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { SDA_10 } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDA_10" } } } } { "FPGA_I2C_CAP_v1.vhd" "" { Text "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/FPGA_I2C_CAP_v1.vhd" 39 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDA_10 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/" { { 0 { 0 ""} 0 96 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1491529614818 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SCL_10 3.3-V LVCMOS P11 " "Pin SCL_10 uses I/O standard 3.3-V LVCMOS at P11" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { SCL_10 } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SCL_10" } } } } { "FPGA_I2C_CAP_v1.vhd" "" { Text "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/FPGA_I2C_CAP_v1.vhd" 40 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SCL_10 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/" { { 0 { 0 ""} 0 97 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1491529614818 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDA_11 3.3-V LVCMOS N11 " "Pin SDA_11 uses I/O standard 3.3-V LVCMOS at N11" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { SDA_11 } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDA_11" } } } } { "FPGA_I2C_CAP_v1.vhd" "" { Text "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/FPGA_I2C_CAP_v1.vhd" 41 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDA_11 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/" { { 0 { 0 ""} 0 98 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1491529614818 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SCL_11 3.3-V LVCMOS N9 " "Pin SCL_11 uses I/O standard 3.3-V LVCMOS at N9" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { SCL_11 } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SCL_11" } } } } { "FPGA_I2C_CAP_v1.vhd" "" { Text "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/FPGA_I2C_CAP_v1.vhd" 42 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SCL_11 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/" { { 0 { 0 ""} 0 99 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1491529614818 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDA_12 3.3-V LVCMOS L15 " "Pin SDA_12 uses I/O standard 3.3-V LVCMOS at L15" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { SDA_12 } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDA_12" } } } } { "FPGA_I2C_CAP_v1.vhd" "" { Text "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/FPGA_I2C_CAP_v1.vhd" 43 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDA_12 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/" { { 0 { 0 ""} 0 100 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1491529614818 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SCL_12 3.3-V LVCMOS R16 " "Pin SCL_12 uses I/O standard 3.3-V LVCMOS at R16" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { SCL_12 } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SCL_12" } } } } { "FPGA_I2C_CAP_v1.vhd" "" { Text "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/FPGA_I2C_CAP_v1.vhd" 44 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SCL_12 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/" { { 0 { 0 ""} 0 101 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1491529614818 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDA_13 3.3-V LVCMOS N16 " "Pin SDA_13 uses I/O standard 3.3-V LVCMOS at N16" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { SDA_13 } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDA_13" } } } } { "FPGA_I2C_CAP_v1.vhd" "" { Text "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/FPGA_I2C_CAP_v1.vhd" 45 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDA_13 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/" { { 0 { 0 ""} 0 102 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1491529614818 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SCL_13 3.3-V LVCMOS R14 " "Pin SCL_13 uses I/O standard 3.3-V LVCMOS at R14" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { SCL_13 } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SCL_13" } } } } { "FPGA_I2C_CAP_v1.vhd" "" { Text "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/FPGA_I2C_CAP_v1.vhd" 46 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SCL_13 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/" { { 0 { 0 ""} 0 103 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1491529614818 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDA_14 3.3-V LVCMOS N14 " "Pin SDA_14 uses I/O standard 3.3-V LVCMOS at N14" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { SDA_14 } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDA_14" } } } } { "FPGA_I2C_CAP_v1.vhd" "" { Text "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/FPGA_I2C_CAP_v1.vhd" 47 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDA_14 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/" { { 0 { 0 ""} 0 104 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1491529614818 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SCL_14 3.3-V LVCMOS L14 " "Pin SCL_14 uses I/O standard 3.3-V LVCMOS at L14" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { SCL_14 } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SCL_14" } } } } { "FPGA_I2C_CAP_v1.vhd" "" { Text "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/FPGA_I2C_CAP_v1.vhd" 48 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SCL_14 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/" { { 0 { 0 ""} 0 105 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1491529614818 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDA_15 3.3-V LVCMOS K15 " "Pin SDA_15 uses I/O standard 3.3-V LVCMOS at K15" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { SDA_15 } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDA_15" } } } } { "FPGA_I2C_CAP_v1.vhd" "" { Text "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/FPGA_I2C_CAP_v1.vhd" 49 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDA_15 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/" { { 0 { 0 ""} 0 106 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1491529614818 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SCL_15 3.3-V LVCMOS J16 " "Pin SCL_15 uses I/O standard 3.3-V LVCMOS at J16" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { SCL_15 } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SCL_15" } } } } { "FPGA_I2C_CAP_v1.vhd" "" { Text "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/FPGA_I2C_CAP_v1.vhd" 50 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SCL_15 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/" { { 0 { 0 ""} 0 107 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1491529614818 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FTDI_DATA\[0\] 3.3-V LVTTL A14 " "Pin FTDI_DATA\[0\] uses I/O standard 3.3-V LVTTL at A14" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { FTDI_DATA[0] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "FTDI_DATA\[0\]" } } } } { "FPGA_I2C_CAP_v1.vhd" "" { Text "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/FPGA_I2C_CAP_v1.vhd" 89 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { FTDI_DATA[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/" { { 0 { 0 ""} 0 57 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1491529614818 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FTDI_DATA\[1\] 3.3-V LVTTL C14 " "Pin FTDI_DATA\[1\] uses I/O standard 3.3-V LVTTL at C14" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { FTDI_DATA[1] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "FTDI_DATA\[1\]" } } } } { "FPGA_I2C_CAP_v1.vhd" "" { Text "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/FPGA_I2C_CAP_v1.vhd" 89 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { FTDI_DATA[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/" { { 0 { 0 ""} 0 58 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1491529614818 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FTDI_DATA\[2\] 3.3-V LVTTL C15 " "Pin FTDI_DATA\[2\] uses I/O standard 3.3-V LVTTL at C15" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { FTDI_DATA[2] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "FTDI_DATA\[2\]" } } } } { "FPGA_I2C_CAP_v1.vhd" "" { Text "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/FPGA_I2C_CAP_v1.vhd" 89 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { FTDI_DATA[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/" { { 0 { 0 ""} 0 59 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1491529614818 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FTDI_DATA\[3\] 3.3-V LVTTL D15 " "Pin FTDI_DATA\[3\] uses I/O standard 3.3-V LVTTL at D15" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { FTDI_DATA[3] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "FTDI_DATA\[3\]" } } } } { "FPGA_I2C_CAP_v1.vhd" "" { Text "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/FPGA_I2C_CAP_v1.vhd" 89 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { FTDI_DATA[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/" { { 0 { 0 ""} 0 60 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1491529614818 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FTDI_DATA\[4\] 3.3-V LVTTL F15 " "Pin FTDI_DATA\[4\] uses I/O standard 3.3-V LVTTL at F15" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { FTDI_DATA[4] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "FTDI_DATA\[4\]" } } } } { "FPGA_I2C_CAP_v1.vhd" "" { Text "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/FPGA_I2C_CAP_v1.vhd" 89 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { FTDI_DATA[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/" { { 0 { 0 ""} 0 61 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1491529614818 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FTDI_DATA\[5\] 3.3-V LVTTL F14 " "Pin FTDI_DATA\[5\] uses I/O standard 3.3-V LVTTL at F14" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { FTDI_DATA[5] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "FTDI_DATA\[5\]" } } } } { "FPGA_I2C_CAP_v1.vhd" "" { Text "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/FPGA_I2C_CAP_v1.vhd" 89 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { FTDI_DATA[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/" { { 0 { 0 ""} 0 62 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1491529614818 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FTDI_DATA\[6\] 3.3-V LVTTL G15 " "Pin FTDI_DATA\[6\] uses I/O standard 3.3-V LVTTL at G15" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { FTDI_DATA[6] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "FTDI_DATA\[6\]" } } } } { "FPGA_I2C_CAP_v1.vhd" "" { Text "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/FPGA_I2C_CAP_v1.vhd" 89 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { FTDI_DATA[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/" { { 0 { 0 ""} 0 63 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1491529614818 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FTDI_DATA\[7\] 3.3-V LVTTL G16 " "Pin FTDI_DATA\[7\] uses I/O standard 3.3-V LVTTL at G16" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { FTDI_DATA[7] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "FTDI_DATA\[7\]" } } } } { "FPGA_I2C_CAP_v1.vhd" "" { Text "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/FPGA_I2C_CAP_v1.vhd" 89 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { FTDI_DATA[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/" { { 0 { 0 ""} 0 64 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1491529614818 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FTDI_TXE 3.3-V LVCMOS E16 " "Pin FTDI_TXE uses I/O standard 3.3-V LVCMOS at E16" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { FTDI_TXE } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "FTDI_TXE" } } } } { "FPGA_I2C_CAP_v1.vhd" "" { Text "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/FPGA_I2C_CAP_v1.vhd" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { FTDI_TXE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/" { { 0 { 0 ""} 0 74 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1491529614818 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FTDI_RXF 3.3-V LVCMOS E15 " "Pin FTDI_RXF uses I/O standard 3.3-V LVCMOS at E15" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { FTDI_RXF } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "FTDI_RXF" } } } } { "FPGA_I2C_CAP_v1.vhd" "" { Text "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/FPGA_I2C_CAP_v1.vhd" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { FTDI_RXF } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/" { { 0 { 0 ""} 0 75 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1491529614818 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1491529614818 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/FPGA_I2C_CAP_v1.fit.smsg " "Generated suppressed messages file C:/Users/STROBE/Desktop/STROBE VHDL/02 - V0-2 - Red only/02 - V0-2/FPGA_I2C_CAP_v1.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1491529616672 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II 32-bit " "Quartus II 32-bit Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "786 " "Peak virtual memory: 786 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1491529620257 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 06 17:47:00 2017 " "Processing ended: Thu Apr 06 17:47:00 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1491529620257 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:03:34 " "Elapsed time: 00:03:34" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1491529620257 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:31 " "Total CPU time (on all processors): 00:03:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1491529620257 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1491529620257 ""}
