\doxysection{IPCC\+\_\+\+Common\+Type\+Def Struct Reference}
\hypertarget{structIPCC__CommonTypeDef}{}\label{structIPCC__CommonTypeDef}\index{IPCC\_CommonTypeDef@{IPCC\_CommonTypeDef}}


{\ttfamily \#include $<$stm32wl55xx.\+h$>$}

\doxysubsubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structIPCC__CommonTypeDef_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structIPCC__CommonTypeDef_a3cb789a52add9ce321b96d8d18dc4dda}{MR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structIPCC__CommonTypeDef_a64a95891ad3e904dd5548112539c1c98}{SCR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structIPCC__CommonTypeDef_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00570}{570}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.



\doxysubsection{Field Documentation}
\Hypertarget{structIPCC__CommonTypeDef_ab40c89c59391aaa9d9a8ec011dd0907a}\label{structIPCC__CommonTypeDef_ab40c89c59391aaa9d9a8ec011dd0907a} 
\index{IPCC\_CommonTypeDef@{IPCC\_CommonTypeDef}!CR@{CR}}
\index{CR@{CR}!IPCC\_CommonTypeDef@{IPCC\_CommonTypeDef}}
\doxysubsubsection{\texorpdfstring{CR}{CR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CR}

Control register, Address offset\+: 0x000 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00572}{572}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structIPCC__CommonTypeDef_a3cb789a52add9ce321b96d8d18dc4dda}\label{structIPCC__CommonTypeDef_a3cb789a52add9ce321b96d8d18dc4dda} 
\index{IPCC\_CommonTypeDef@{IPCC\_CommonTypeDef}!MR@{MR}}
\index{MR@{MR}!IPCC\_CommonTypeDef@{IPCC\_CommonTypeDef}}
\doxysubsubsection{\texorpdfstring{MR}{MR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t MR}

Mask register, Address offset\+: 0x004 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00573}{573}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structIPCC__CommonTypeDef_a64a95891ad3e904dd5548112539c1c98}\label{structIPCC__CommonTypeDef_a64a95891ad3e904dd5548112539c1c98} 
\index{IPCC\_CommonTypeDef@{IPCC\_CommonTypeDef}!SCR@{SCR}}
\index{SCR@{SCR}!IPCC\_CommonTypeDef@{IPCC\_CommonTypeDef}}
\doxysubsubsection{\texorpdfstring{SCR}{SCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SCR}

Status set clear register, Address offset\+: 0x008 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00574}{574}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structIPCC__CommonTypeDef_af6aca2bbd40c0fb6df7c3aebe224a360}\label{structIPCC__CommonTypeDef_af6aca2bbd40c0fb6df7c3aebe224a360} 
\index{IPCC\_CommonTypeDef@{IPCC\_CommonTypeDef}!SR@{SR}}
\index{SR@{SR}!IPCC\_CommonTypeDef@{IPCC\_CommonTypeDef}}
\doxysubsubsection{\texorpdfstring{SR}{SR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SR}

Status register, Address offset\+: 0x00C 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00575}{575}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+WLxx/\+Include/\mbox{\hyperlink{stm32wl55xx_8h}{stm32wl55xx.\+h}}\end{DoxyCompactItemize}
