{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1591013952119 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1591013952129 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 01 15:19:11 2020 " "Processing started: Mon Jun 01 15:19:11 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1591013952129 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591013952129 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off im_alu -c im_alu " "Command: quartus_map --read_settings_files=on --write_settings_files=off im_alu -c im_alu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591013952129 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1591013953744 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1591013953745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mul_div.v 1 1 " "Found 1 design units, including 1 entities, in source file mul_div.v" { { "Info" "ISGN_ENTITY_NAME" "1 mul_div " "Found entity 1: mul_div" {  } { { "mul_div.v" "" { Text "C:/Users/grifi/Desktop/lab_7_verilog/mul_div.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591013979204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591013979204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_sub.v 1 1 " "Found 1 design units, including 1 entities, in source file add_sub.v" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub " "Found entity 1: add_sub" {  } { { "add_sub.v" "" { Text "C:/Users/grifi/Desktop/lab_7_verilog/add_sub.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591013979220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591013979220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "barrel_shifter.v 1 1 " "Found 1 design units, including 1 entities, in source file barrel_shifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 barrel_shifter " "Found entity 1: barrel_shifter" {  } { { "barrel_shifter.v" "" { Text "C:/Users/grifi/Desktop/lab_7_verilog/barrel_shifter.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591013979220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591013979220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "complex_mul.v 1 1 " "Found 1 design units, including 1 entities, in source file complex_mul.v" { { "Info" "ISGN_ENTITY_NAME" "1 complex_mul " "Found entity 1: complex_mul" {  } { { "complex_mul.v" "" { Text "C:/Users/grifi/Desktop/lab_7_verilog/complex_mul.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591013979220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591013979220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "complex_div.v 1 1 " "Found 1 design units, including 1 entities, in source file complex_div.v" { { "Info" "ISGN_ENTITY_NAME" "1 complex_div " "Found entity 1: complex_div" {  } { { "complex_div.v" "" { Text "C:/Users/grifi/Desktop/lab_7_verilog/complex_div.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591013979235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591013979235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file control_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "control_unit.v" "" { Text "C:/Users/grifi/Desktop/lab_7_verilog/control_unit.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591013979235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591013979235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file output_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 output_unit " "Found entity 1: output_unit" {  } { { "output_unit.v" "" { Text "C:/Users/grifi/Desktop/lab_7_verilog/output_unit.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591013979251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591013979251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab_7.v 1 1 " "Found 1 design units, including 1 entities, in source file lab_7.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab_7 " "Found entity 1: lab_7" {  } { { "lab_7.v" "" { Text "C:/Users/grifi/Desktop/lab_7_verilog/lab_7.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591013979251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591013979251 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab_7 " "Elaborating entity \"lab_7\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1591013979345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit control_unit:control " "Elaborating entity \"control_unit\" for hierarchy \"control_unit:control\"" {  } { { "lab_7.v" "control" { Text "C:/Users/grifi/Desktop/lab_7_verilog/lab_7.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591013979376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub add_sub:add_0 " "Elaborating entity \"add_sub\" for hierarchy \"add_sub:add_0\"" {  } { { "lab_7.v" "add_0" { Text "C:/Users/grifi/Desktop/lab_7_verilog/lab_7.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591013979392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mul_div mul_div:mul_div_0 " "Elaborating entity \"mul_div\" for hierarchy \"mul_div:mul_div_0\"" {  } { { "lab_7.v" "mul_div_0" { Text "C:/Users/grifi/Desktop/lab_7_verilog/lab_7.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591013979392 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "17 16 mul_div.v(19) " "Verilog HDL assignment warning at mul_div.v(19): truncated value with size 17 to match size of target (16)" {  } { { "mul_div.v" "" { Text "C:/Users/grifi/Desktop/lab_7_verilog/mul_div.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1591013979392 "|mul_div"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "17 16 mul_div.v(20) " "Verilog HDL assignment warning at mul_div.v(20): truncated value with size 17 to match size of target (16)" {  } { { "mul_div.v" "" { Text "C:/Users/grifi/Desktop/lab_7_verilog/mul_div.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1591013979392 "|mul_div"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "barrel_shifter barrel_shifter:barrel_shifter0 " "Elaborating entity \"barrel_shifter\" for hierarchy \"barrel_shifter:barrel_shifter0\"" {  } { { "lab_7.v" "barrel_shifter0" { Text "C:/Users/grifi/Desktop/lab_7_verilog/lab_7.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591013979392 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "17 16 barrel_shifter.v(32) " "Verilog HDL assignment warning at barrel_shifter.v(32): truncated value with size 17 to match size of target (16)" {  } { { "barrel_shifter.v" "" { Text "C:/Users/grifi/Desktop/lab_7_verilog/barrel_shifter.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1591013979392 "|lab_7|barrel_shifter:barrel_shifter0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "17 16 barrel_shifter.v(34) " "Verilog HDL assignment warning at barrel_shifter.v(34): truncated value with size 17 to match size of target (16)" {  } { { "barrel_shifter.v" "" { Text "C:/Users/grifi/Desktop/lab_7_verilog/barrel_shifter.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1591013979392 "|lab_7|barrel_shifter:barrel_shifter0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "17 16 barrel_shifter.v(36) " "Verilog HDL assignment warning at barrel_shifter.v(36): truncated value with size 17 to match size of target (16)" {  } { { "barrel_shifter.v" "" { Text "C:/Users/grifi/Desktop/lab_7_verilog/barrel_shifter.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1591013979392 "|lab_7|barrel_shifter:barrel_shifter0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "complex_mul complex_mul:complex_mul " "Elaborating entity \"complex_mul\" for hierarchy \"complex_mul:complex_mul\"" {  } { { "lab_7.v" "complex_mul" { Text "C:/Users/grifi/Desktop/lab_7_verilog/lab_7.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591013979392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "complex_div complex_div:complex_div " "Elaborating entity \"complex_div\" for hierarchy \"complex_div:complex_div\"" {  } { { "lab_7.v" "complex_div" { Text "C:/Users/grifi/Desktop/lab_7_verilog/lab_7.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591013979407 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 complex_div.v(18) " "Verilog HDL assignment warning at complex_div.v(18): truncated value with size 3 to match size of target (2)" {  } { { "complex_div.v" "" { Text "C:/Users/grifi/Desktop/lab_7_verilog/complex_div.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1591013979407 "|lab_7|complex_div:complex_div"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mul_div complex_div:complex_div\|mul_div:re_A_im_B " "Elaborating entity \"mul_div\" for hierarchy \"complex_div:complex_div\|mul_div:re_A_im_B\"" {  } { { "complex_div.v" "re_A_im_B" { Text "C:/Users/grifi/Desktop/lab_7_verilog/complex_div.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591013979423 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 15 mul_div.v(19) " "Verilog HDL assignment warning at mul_div.v(19): truncated value with size 16 to match size of target (15)" {  } { { "mul_div.v" "" { Text "C:/Users/grifi/Desktop/lab_7_verilog/mul_div.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1591013979423 "|complex_mul|mul_div:re_A_im_A"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 15 mul_div.v(20) " "Verilog HDL assignment warning at mul_div.v(20): truncated value with size 16 to match size of target (15)" {  } { { "mul_div.v" "" { Text "C:/Users/grifi/Desktop/lab_7_verilog/mul_div.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1591013979423 "|complex_mul|mul_div:re_A_im_A"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "output_unit output_unit:untput_unit " "Elaborating entity \"output_unit\" for hierarchy \"output_unit:untput_unit\"" {  } { { "lab_7.v" "untput_unit" { Text "C:/Users/grifi/Desktop/lab_7_verilog/lab_7.v" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591013979423 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "complex_div:complex_div\|sub_1_im\[15\] " "Net \"complex_div:complex_div\|sub_1_im\[15\]\" is missing source, defaulting to GND" {  } { { "complex_div.v" "sub_1_im\[15\]" { Text "C:/Users/grifi/Desktop/lab_7_verilog/complex_div.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1591013979547 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1591013979547 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "control_unit:control\|o_sel\[2\] " "Converted tri-state buffer \"control_unit:control\|o_sel\[2\]\" feeding internal logic into a wire" {  } { { "control_unit.v" "" { Text "C:/Users/grifi/Desktop/lab_7_verilog/control_unit.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1591013980146 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "control_unit:control\|o_sel\[1\] " "Converted tri-state buffer \"control_unit:control\|o_sel\[1\]\" feeding internal logic into a wire" {  } { { "control_unit.v" "" { Text "C:/Users/grifi/Desktop/lab_7_verilog/control_unit.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1591013980146 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "control_unit:control\|o_sel\[0\] " "Converted tri-state buffer \"control_unit:control\|o_sel\[0\]\" feeding internal logic into a wire" {  } { { "control_unit.v" "" { Text "C:/Users/grifi/Desktop/lab_7_verilog/control_unit.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1591013980146 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1591013980146 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "5 " "Inferred 5 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "mul_div:mul_div_0\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"mul_div:mul_div_0\|Div0\"" {  } { { "mul_div.v" "Div0" { Text "C:/Users/grifi/Desktop/lab_7_verilog/mul_div.v" 12 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1591013980262 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "complex_div:complex_div\|mul_div:result_re\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"complex_div:complex_div\|mul_div:result_re\|Div0\"" {  } { { "mul_div.v" "Div0" { Text "C:/Users/grifi/Desktop/lab_7_verilog/mul_div.v" 12 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1591013980262 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "mul_div:mul_div_1\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"mul_div:mul_div_1\|Div0\"" {  } { { "mul_div.v" "Div0" { Text "C:/Users/grifi/Desktop/lab_7_verilog/mul_div.v" 12 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1591013980262 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "complex_mul:complex_mul\|mul_div:re_A_im_A\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"complex_mul:complex_mul\|mul_div:re_A_im_A\|Div0\"" {  } { { "mul_div.v" "Div0" { Text "C:/Users/grifi/Desktop/lab_7_verilog/mul_div.v" 12 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1591013980262 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "complex_mul:complex_mul\|mul_div:re_B_im_B\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"complex_mul:complex_mul\|mul_div:re_B_im_B\|Div0\"" {  } { { "mul_div.v" "Div0" { Text "C:/Users/grifi/Desktop/lab_7_verilog/mul_div.v" 12 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1591013980262 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1591013980262 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mul_div:mul_div_0\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"mul_div:mul_div_0\|lpm_divide:Div0\"" {  } { { "mul_div.v" "" { Text "C:/Users/grifi/Desktop/lab_7_verilog/mul_div.v" 12 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591013980337 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mul_div:mul_div_0\|lpm_divide:Div0 " "Instantiated megafunction \"mul_div:mul_div_0\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591013980337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 16 " "Parameter \"LPM_WIDTHD\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591013980337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591013980337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591013980337 ""}  } { { "mul_div.v" "" { Text "C:/Users/grifi/Desktop/lab_7_verilog/mul_div.v" 12 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1591013980337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_7dm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_7dm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_7dm " "Found entity 1: lpm_divide_7dm" {  } { { "db/lpm_divide_7dm.tdf" "" { Text "C:/Users/grifi/Desktop/lab_7_verilog/db/lpm_divide_7dm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591013980415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591013980415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_dnh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_dnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_dnh " "Found entity 1: sign_div_unsign_dnh" {  } { { "db/sign_div_unsign_dnh.tdf" "" { Text "C:/Users/grifi/Desktop/lab_7_verilog/db/sign_div_unsign_dnh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591013980462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591013980462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_03f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_03f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_03f " "Found entity 1: alt_u_div_03f" {  } { { "db/alt_u_div_03f.tdf" "" { Text "C:/Users/grifi/Desktop/lab_7_verilog/db/alt_u_div_03f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591013980572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591013980572 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "complex_div:complex_div\|mul_div:result_re\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"complex_div:complex_div\|mul_div:result_re\|lpm_divide:Div0\"" {  } { { "mul_div.v" "" { Text "C:/Users/grifi/Desktop/lab_7_verilog/mul_div.v" 12 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591013980603 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "complex_div:complex_div\|mul_div:result_re\|lpm_divide:Div0 " "Instantiated megafunction \"complex_div:complex_div\|mul_div:result_re\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591013980603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 16 " "Parameter \"LPM_WIDTHD\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591013980603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591013980603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591013980603 ""}  } { { "mul_div.v" "" { Text "C:/Users/grifi/Desktop/lab_7_verilog/mul_div.v" 12 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1591013980603 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "10 " "10 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1591013981036 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1591013982450 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1591013983290 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591013983290 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "524 " "Implemented 524 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1591013983603 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1591013983603 ""} { "Info" "ICUT_CUT_TM_LCELLS" "475 " "Implemented 475 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1591013983603 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "9 " "Implemented 9 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1591013983603 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1591013983603 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 16 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4830 " "Peak virtual memory: 4830 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1591013983698 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 01 15:19:43 2020 " "Processing ended: Mon Jun 01 15:19:43 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1591013983698 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:32 " "Elapsed time: 00:00:32" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1591013983698 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:53 " "Total CPU time (on all processors): 00:00:53" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1591013983698 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1591013983698 ""}
