// SPDX-License-Identifier: (GPL-2.0 OR MIT)
/*
 * Copyright (C) 2022 Atmark Techno, Inc. All Rights Reserved.
 */

#include "armadillo-610.dtsi"

/ {
	model = "Atmark Techno Armadillo-IoT Gateway A6E Board";

	chosen {
		stdout-path = &uart3;
	};

	aliases {
		rtc0 = &rv8803;
		rtc1 = &snvs_rtc;
	};

	regulators {
		compatible = "simple-bus";
		#address-cells = <1>;
		#size-cells = <0>;

		reg_usbotg1_vbus: regulator-usbotg1vbus {
			pinctrl-names = "default";
			pinctrl-0 = <&pinctrl_usbotg1_vbus>;
			compatible = "regulator-fixed";
			regulator-name = "USB_OTG1_VBUS";
			regulator-min-microvolt = <5000000>;
			regulator-max-microvolt = <5000000>;
			gpio = <&gpio1 19 GPIO_ACTIVE_HIGH>;
			enable-active-high;
		};
	};

	gpio-keys {
		compatible = "gpio-keys";
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_gpio_keys>;

		sw1 {
			label = "SW1";
			gpios = <&gpio1 10 GPIO_ACTIVE_HIGH>;
			linux,code = <KEY_PROG1>;
			wakeup-source;
		};
	};

	gpio-leds {
		compatible = "gpio-leds";
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_gpio_leds>;

		led1 {
			label = "sys";
			gpios = <&gpio1 22 GPIO_ACTIVE_HIGH>;
			linux,default-trigger = "default-on";
		};
		led2 {
			label = "app";
			gpios = <&gpio1 23 GPIO_ACTIVE_HIGH>;
			linux,default-trigger = "none";
		};
		led3 {
			label = "wwan";
			gpios = <&gpio1 17 GPIO_ACTIVE_HIGH>;
			linux,default-trigger = "none";
		};
	};

	se050_en: se050-enable {
		compatible = "gpio-reset";
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_se050_enable>;
		reset-gpios = <&gpio4 18 GPIO_ACTIVE_LOW>;
		reset-assert-in-suspend;
	};

	/* Armadillo-IoT Gateway A6E is not covered by ERR010661. */
};


&iomuxc {
	pinctrl-names = "default";
	pinctrl-0 = <
		&pinctrl_expansion_interfacehog
		&pinctrl_customize
	>;

	pinctrl_expansion_interfacehog: expansion_interfacehoggrp {
		/* this group left empty for at-dtweb expansion GPIOs */
	};

	pinctrl_customize: customizegrp {
		/* this group left empty for armadillo-600-customize */
	};

	/* Memo for pinctrl config:
	 * Note: Not applicable to DRAM, JTAG pins, etc.
	 *
	 * bit	 | description
	 * ------+-------------------------------------------------
	 * 31	 | No pin config need
	 *	 |  0: Overwrite IOMUXC_SW_PAD_CTL
	 *	 |  1: Do not overwrite IOMUXC_SW_PAD_CTL
	 * 30	 | SION
	 *	 |  0: Disabled
	 *	 |  1: Enabled
	 * 29-17 | This field is reserved.
	 * 16	 | Hyst. Enable Field
	 *	 |  0: Disabled
	 *	 |  1: Enabled
	 * 15-14 | Pull Up / Down Config. Field
	 *	 |  00: 100 kOhm PD
	 *	 |  01:	 47 kOhm PU
	 *	 |  10: 100 kOhm PU
	 *	 |  11:	 22 kOhm PU
	 * 13	 | Pull / Keep Select Field
	 *	 |  0: Keeper
	 *	 |  1: Pull
	 * 12	 | Pull / Keep Enable Field
	 *	 |  0: Disabled
	 *	 |  1: Enabled
	 * 11	 | Open Drain Enable Field
	 *	 |  0: Disabled
	 *	 |  1: Enabled
	 * 10-8	 | This field is reserved.
	 * 7-6	 | Speed Field
	 *	 |  00: low(50MHz)
	 *	 |  01: medium(100MHz)
	 *	 |  10: medium(100MHz)
	 *	 |  11: max(200MHz)
	 * 5-3	 | Drive Strength Field
	 *	 |  000: output driver disabled
	 *	 |  001: R0(260 Ohm@3.3V, 150 Ohm@1.8V, 240 Ohm@DDR)
	 *	 |  010: R0/2
	 *	 |  011: R0/3
	 *	 |  100: R0/4
	 *	 |  101: R0/5
	 *	 |  110: R0/6
	 *	 |  111: R0/7
	 * 2-1	 | This field is reserved.
	 * 0	 | Slew Rate Field
	 *	 |  0: Slow
	 *	 |  1: Enabled
	 */
	pinctrl_usbotg1_vbus: usbotg1vbusgrp {
		fsl,pins = <
			MX6UL_PAD_UART1_RTS_B__GPIO1_IO19	0x00008
		>;
	};

	pinctrl_i2c2: i2c2grp {
		fsl,pins = <
			MX6UL_PAD_UART5_TX_DATA__I2C2_SCL	0x4001b8b0 /* TCA9534 SCL */
			MX6UL_PAD_UART5_RX_DATA__I2C2_SDA	0x4001b8b0 /* TCA9534 SDA*/
		>;
	};

	pinctrl_pca9534: pca9534grp {
		fsl,pins = <
			MX6UL_PAD_GPIO1_IO00__GPIO1_IO00	0x1b0b0 /* TCA9534 INT */
		>;
	};

	pinctrl_uart3: uart3grp {
		fsl,pins= <
			MX6UL_PAD_UART3_TX_DATA__UART3_DCE_TX	0x00008
			MX6UL_PAD_UART3_RX_DATA__UART3_DCE_RX	0x1b0b1
			MX6UL_PAD_UART3_CTS_B__UART3_DCE_CTS	0x00008
			MX6UL_PAD_UART3_RTS_B__UART3_DCE_RTS	0x1b0b1
		>;
	};

	pinctrl_uart5: uart5grp {
		fsl,pins= <
			MX6UL_PAD_CSI_DATA00__UART5_DCE_TX	0x00008 /* ISL83485 DI */
			MX6UL_PAD_CSI_DATA01__UART5_DCE_RX	0x1b0b1 /* ISL83485 RO */
			MX6UL_PAD_CSI_DATA03__GPIO4_IO24	0x00008 /* ISL83485 DE */
			MX6UL_PAD_CSI_DATA02__GPIO4_IO23	0x00008 /* ISL83485 RE */
		>;
	};

	pinctrl_rv8803: rv8803grp {
		fsl,pins = <
			MX6UL_PAD_UART1_TX_DATA__GPIO1_IO16	0x08000 /* RV-8803 INT */
		>;
	};

	pinctrl_gpio_keys: gpiokeysgrp {
		fsl,pins = <
			MX6UL_PAD_JTAG_MOD__GPIO1_IO10	0x13080 /* SW1 */
		>;
	};

	pinctrl_gpio_leds: gpioledsgrp {
		fsl,pins = <
			MX6UL_PAD_UART2_CTS_B__GPIO1_IO22	0x00008 /* LED1 */
			MX6UL_PAD_UART2_RTS_B__GPIO1_IO23	0x00008 /* LED2 */
			MX6UL_PAD_UART1_RX_DATA__GPIO1_IO17	0x00008 /* LED3 */
		>;
	};

	pinctrl_i2c4: pinctrl_i2c4grp {
		fsl,pins = <
			MX6UL_PAD_UART2_TX_DATA__I2C4_SCL	0x4001b8a0
			MX6UL_PAD_UART2_RX_DATA__I2C4_SDA	0x4001b8a0
		>;
	};

	pinctrl_se050_enable: se050enable {
		fsl,pins = <
			MX6UL_PAD_CSI_PIXCLK__GPIO4_IO18	0x08008	/* SE050 ENA */
		>;
	};
};

&usbotg1 {
	vbus-supply = <&reg_usbotg1_vbus>;
	dr_mode = "host";
	disable-over-current;
	status = "okay";
};

&i2c2 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_i2c2>;
	clock-frequency = <384000>;
	status = "okay";

	pca9534: gpio@20 {
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_pca9534>;

		compatible = "nxp,pca9534";
		reg = <0x20>;

		gpio-controller;
		#gpio-cells = <2>;

		interrupt-parent = <&gpio1>;
		interrupts = <0 IRQ_TYPE_LEVEL_LOW>;

		wakeup-source;
	};

	rv8803: rtc@32 {
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_rv8803>;

		compatible = "microcrystal,rv8803";
		reg = <0x32>;

		interrupt-parent = <&gpio1>;
		interrupts = <16 IRQ_TYPE_EDGE_FALLING>;

		wakeup-source;
	};
};

/* Debug UART */
&uart3 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart3>;
	status = "okay";
	uart-has-rtscts;
};

/* ISL83485(RS485) */
&uart5 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart5>;
	status = "okay";
	rts-gpios = <&gpio4 24 GPIO_ACTIVE_HIGH>;
	linux,rs485-enabled-at-boot-time;
};


&gpio4 {
	/* RX enable is controlled by the UART controller. Therefore,
	 * the RE of ISL83485 should always be enabled.
	 */
	rs485-rx-en {
		gpio-hog;
		gpios = <23 GPIO_ACTIVE_HIGH>;
		output-low;
		line-name = "rs485-rx-en";
	};
};

&i2c4 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_i2c4>;
	clock-frequency = <100000>;
	status = "okay";
};

&gpio1 {
	gpio-line-names =
		/* GPIO1_IO00 - 03 */ "", "CON8_7", "CON8_8", "CON8_9",
		/* GPIO1_IO04 - 07 */ "CON8_10", "", "", "",
		/* GPIO1_IO08 - 11 */ "", "", "SW1", "",
		/* GPIO1_IO12 - 15 */ "", "", "", "",
		/* GPIO1_IO16 - 19 */ "", "LED_WWAN", "LED_YELLOW", "",
		/* GPIO1_IO20 - 23 */ "", "", "LED_SYS", "LED_APP",
		/* GPIO1_IO24 - 27 */ "", "", "", "",
		/* GPIO1_IO28 - 31 */ "", "", "", "";
};

&gpio3 {
	gpio-line-names =
		/* GPIO3_IO00 - 03 */ "", "", "", "",
		/* GPIO3_IO04 - 07 */ "", "CON8_14", "CON8_15", "CON8_16",
		/* GPIO3_IO08 - 11 */ "CON8_17", "", "CON8_19", "CON8_20",
		/* GPIO3_IO12 - 15 */ "CON8_21", "CON8_22", "CON8_23", "CON8_24",
		/* GPIO3_IO16 - 19 */ "CON8_25", "", "", "",
		/* GPIO3_IO20 - 23 */ "CON8_26", "CON8_27", "CON8_28", "",
		/* GPIO3_IO24 - 27 */ "", "CON8_29", "CON8_30", "CON8_31",
		/* GPIO3_IO28 - 31 */ "CON8_32", "", "", "";
};

&pca9534 {
	gpio-line-names =
		/* PCA9534_00 - 03 */ "DI1", "DI2", "DO1", "DO2",
		/* PCA9534_04 - 07 */ "", "", "", "";
};
