{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 05 17:16:12 2014 " "Info: Processing started: Thu Jun 05 17:16:12 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off memory_control_ISSI -c memory_control_ISSI " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off memory_control_ISSI -c memory_control_ISSI" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IMPP_MPP_USER_DEVICE" "memory_control_ISSI EP2C35F672C6 " "Info: Selected device EP2C35F672C6 for design \"memory_control_ISSI\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 0}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 0}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is not available with your current license" {  } {  } 0 0 "Feature %1!s! is not available with your current license" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Info: Device EP2C50F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Info: Device EP2C70F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 0}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Info: Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Info: Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Info: Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 0}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "8 84 " "Warning: No exact pin location assignment(s) for 8 pins of 84 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "D15 " "Info: Pin D15 not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { D15 } } } { "memory_control_ISSI.bdf" "" { Schematic "C:/Users/Manuel/Documents/Trabajo/docencia/Cursos/Sistemas Digitales Avanzados/Prácticas/memory_control/memory_control_ISSI.bdf" { { 328 88 256 344 "D15" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { D15 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "D14 " "Info: Pin D14 not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { D14 } } } { "memory_control_ISSI.bdf" "" { Schematic "C:/Users/Manuel/Documents/Trabajo/docencia/Cursos/Sistemas Digitales Avanzados/Prácticas/memory_control/memory_control_ISSI.bdf" { { 312 88 256 328 "D14" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { D14 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "D13 " "Info: Pin D13 not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { D13 } } } { "memory_control_ISSI.bdf" "" { Schematic "C:/Users/Manuel/Documents/Trabajo/docencia/Cursos/Sistemas Digitales Avanzados/Prácticas/memory_control/memory_control_ISSI.bdf" { { 296 88 256 312 "D13" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { D13 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "D12 " "Info: Pin D12 not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { D12 } } } { "memory_control_ISSI.bdf" "" { Schematic "C:/Users/Manuel/Documents/Trabajo/docencia/Cursos/Sistemas Digitales Avanzados/Prácticas/memory_control/memory_control_ISSI.bdf" { { 280 88 256 296 "D12" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { D12 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "D11 " "Info: Pin D11 not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { D11 } } } { "memory_control_ISSI.bdf" "" { Schematic "C:/Users/Manuel/Documents/Trabajo/docencia/Cursos/Sistemas Digitales Avanzados/Prácticas/memory_control/memory_control_ISSI.bdf" { { 264 88 256 280 "D11" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { D11 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "D10 " "Info: Pin D10 not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { D10 } } } { "memory_control_ISSI.bdf" "" { Schematic "C:/Users/Manuel/Documents/Trabajo/docencia/Cursos/Sistemas Digitales Avanzados/Prácticas/memory_control/memory_control_ISSI.bdf" { { 248 88 256 264 "D10" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { D10 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "D9 " "Info: Pin D9 not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { D9 } } } { "memory_control_ISSI.bdf" "" { Schematic "C:/Users/Manuel/Documents/Trabajo/docencia/Cursos/Sistemas Digitales Avanzados/Prácticas/memory_control/memory_control_ISSI.bdf" { { 232 88 256 248 "D9" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { D9 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "D8 " "Info: Pin D8 not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { D8 } } } { "memory_control_ISSI.bdf" "" { Schematic "C:/Users/Manuel/Documents/Trabajo/docencia/Cursos/Sistemas Digitales Avanzados/Prácticas/memory_control/memory_control_ISSI.bdf" { { 216 88 256 232 "D8" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { D8 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 0}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 0}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 0 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 0 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 0 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 0 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 0 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 0}  } {  } 0 0 "Finished register packing" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "8 unused 3.3V 8 0 0 " "Info: Number of I/O pins in group: 8 (unused VREF, 3.3V VCCIO, 8 input, 0 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 0}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 0}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 7 57 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 7 total pin(s) used --  57 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 3 56 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 3 total pin(s) used --  56 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 55 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  55 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 2 56 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  56 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 2 63 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  63 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 2 57 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  57 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 3.3V 19 39 " "Info: I/O bank number 7 does not use VREF pins and has 3.3V VCCIO pins. 19 total pin(s) used --  39 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 3.3V 43 13 " "Info: I/O bank number 8 does not use VREF pins and has 3.3V VCCIO pins. 43 total pin(s) used --  13 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 0}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 0}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info: Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X11_Y0 X21_Y11 " "Info: Peak interconnect usage is 1% of the available device resources in the region that extends from location X11_Y0 to location X21_Y11" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 0}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 0} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 0}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 0}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "58 " "Warning: Found 58 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "D_O0 0 " "Info: Pin \"D_O0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "D_O1 0 " "Info: Pin \"D_O1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "D_O2 0 " "Info: Pin \"D_O2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "D_O3 0 " "Info: Pin \"D_O3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "D_O4 0 " "Info: Pin \"D_O4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "D_O5 0 " "Info: Pin \"D_O5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "D_O6 0 " "Info: Pin \"D_O6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "D_O7 0 " "Info: Pin \"D_O7\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "D_O8 0 " "Info: Pin \"D_O8\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "D_O9 0 " "Info: Pin \"D_O9\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "D_O10 0 " "Info: Pin \"D_O10\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "D_O11 0 " "Info: Pin \"D_O11\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "D_O12 0 " "Info: Pin \"D_O12\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "D_O13 0 " "Info: Pin \"D_O13\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "D_O14 0 " "Info: Pin \"D_O14\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "D_O15 0 " "Info: Pin \"D_O15\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ADD_M0 0 " "Info: Pin \"ADD_M0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ADD_M1 0 " "Info: Pin \"ADD_M1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ADD_M2 0 " "Info: Pin \"ADD_M2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ADD_M3 0 " "Info: Pin \"ADD_M3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ADD_M4 0 " "Info: Pin \"ADD_M4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ADD_M5 0 " "Info: Pin \"ADD_M5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ADD_M6 0 " "Info: Pin \"ADD_M6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ADD_M7 0 " "Info: Pin \"ADD_M7\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ADD_M8 0 " "Info: Pin \"ADD_M8\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ADD_M9 0 " "Info: Pin \"ADD_M9\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ADD_M10 0 " "Info: Pin \"ADD_M10\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ADD_M11 0 " "Info: Pin \"ADD_M11\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ADD_M12 0 " "Info: Pin \"ADD_M12\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ADD_M13 0 " "Info: Pin \"ADD_M13\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ADD_M14 0 " "Info: Pin \"ADD_M14\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ADD_M15 0 " "Info: Pin \"ADD_M15\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ADD_M16 0 " "Info: Pin \"ADD_M16\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ADD_M17 0 " "Info: Pin \"ADD_M17\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_M\[15\] 0 " "Info: Pin \"DATA_M\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_M\[14\] 0 " "Info: Pin \"DATA_M\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_M\[13\] 0 " "Info: Pin \"DATA_M\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_M\[12\] 0 " "Info: Pin \"DATA_M\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_M\[11\] 0 " "Info: Pin \"DATA_M\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_M\[10\] 0 " "Info: Pin \"DATA_M\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_M\[9\] 0 " "Info: Pin \"DATA_M\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_M\[8\] 0 " "Info: Pin \"DATA_M\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_M\[7\] 0 " "Info: Pin \"DATA_M\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_M\[6\] 0 " "Info: Pin \"DATA_M\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_M\[5\] 0 " "Info: Pin \"DATA_M\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_M\[4\] 0 " "Info: Pin \"DATA_M\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_M\[3\] 0 " "Info: Pin \"DATA_M\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_M\[2\] 0 " "Info: Pin \"DATA_M\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_M\[1\] 0 " "Info: Pin \"DATA_M\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_M\[0\] 0 " "Info: Pin \"DATA_M\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C_E_M 0 " "Info: Pin \"C_E_M\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "W_E_M 0 " "Info: Pin \"W_E_M\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "O_E_M 0 " "Info: Pin \"O_E_M\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "L_B_M 0 " "Info: Pin \"L_B_M\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "U_B_M 0 " "Info: Pin \"U_B_M\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "D_M_LED 0 " "Info: Pin \"D_M_LED\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "D_O_LED 0 " "Info: Pin \"D_O_LED\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ADD_LED 0 " "Info: Pin \"ADD_LED\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 0}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "3 " "Warning: Following 3 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "D_M_LED GND " "Info: Pin D_M_LED has GND driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { D_M_LED } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "D_M_LED" } } } } { "memory_control_ISSI.bdf" "" { Schematic "C:/Users/Manuel/Documents/Trabajo/docencia/Cursos/Sistemas Digitales Avanzados/Prácticas/memory_control/memory_control_ISSI.bdf" { { 176 1080 1256 192 "D_M_LED" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { D_M_LED } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "D_O_LED GND " "Info: Pin D_O_LED has GND driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { D_O_LED } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "D_O_LED" } } } } { "memory_control_ISSI.bdf" "" { Schematic "C:/Users/Manuel/Documents/Trabajo/docencia/Cursos/Sistemas Digitales Avanzados/Prácticas/memory_control/memory_control_ISSI.bdf" { { 208 1080 1256 224 "D_O_LED" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { D_O_LED } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ADD_LED GND " "Info: Pin ADD_LED has GND driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { ADD_LED } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "ADD_LED" } } } } { "memory_control_ISSI.bdf" "" { Schematic "C:/Users/Manuel/Documents/Trabajo/docencia/Cursos/Sistemas Digitales Avanzados/Prácticas/memory_control/memory_control_ISSI.bdf" { { 240 1080 1256 256 "ADD_LED" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADD_LED } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0}  } {  } 0 0 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "" 0 0}
{ "Info" "IFIOMGR_ALL_OUTPUT_ENABLE_GROUPS" "" "Info: Following groups of pins have the same output enable" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP" "mem_control:inst\|D_M~32 " "Info: Following pins have the same output enable: mem_control:inst\|D_M~32" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DATA_M\[15\] 3.3-V LVTTL " "Info: Type bi-directional pin DATA_M\[15\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { DATA_M[15] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "DATA_M\[15\]" } } } } { "memory_control_ISSI.bdf" "" { Schematic "C:/Users/Manuel/Documents/Trabajo/docencia/Cursos/Sistemas Digitales Avanzados/Prácticas/memory_control/memory_control_ISSI.bdf" { { 584 640 816 600 "DATA_M\[0\]" "" } { 600 640 816 616 "DATA_M\[1\]" "" } { 616 640 816 632 "DATA_M\[2\]" "" } { 632 640 816 648 "DATA_M\[3\]" "" } { 648 640 816 664 "DATA_M\[4\]" "" } { 664 640 816 680 "DATA_M\[5\]" "" } { 680 640 816 696 "DATA_M\[6\]" "" } { 696 640 816 712 "DATA_M\[7\]" "" } { 712 640 816 728 "DATA_M\[8\]" "" } { 728 640 816 744 "DATA_M\[9\]" "" } { 744 640 816 760 "DATA_M\[10\]" "" } { 760 640 816 776 "DATA_M\[11\]" "" } { 776 640 816 792 "DATA_M\[12\]" "" } { 792 640 816 808 "DATA_M\[13\]" "" } { 808 640 816 824 "DATA_M\[14\]" "" } { 824 640 816 840 "DATA_M\[15\]" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA_M[15] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DATA_M\[13\] 3.3-V LVTTL " "Info: Type bi-directional pin DATA_M\[13\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { DATA_M[13] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "DATA_M\[13\]" } } } } { "memory_control_ISSI.bdf" "" { Schematic "C:/Users/Manuel/Documents/Trabajo/docencia/Cursos/Sistemas Digitales Avanzados/Prácticas/memory_control/memory_control_ISSI.bdf" { { 584 640 816 600 "DATA_M\[0\]" "" } { 600 640 816 616 "DATA_M\[1\]" "" } { 616 640 816 632 "DATA_M\[2\]" "" } { 632 640 816 648 "DATA_M\[3\]" "" } { 648 640 816 664 "DATA_M\[4\]" "" } { 664 640 816 680 "DATA_M\[5\]" "" } { 680 640 816 696 "DATA_M\[6\]" "" } { 696 640 816 712 "DATA_M\[7\]" "" } { 712 640 816 728 "DATA_M\[8\]" "" } { 728 640 816 744 "DATA_M\[9\]" "" } { 744 640 816 760 "DATA_M\[10\]" "" } { 760 640 816 776 "DATA_M\[11\]" "" } { 776 640 816 792 "DATA_M\[12\]" "" } { 792 640 816 808 "DATA_M\[13\]" "" } { 808 640 816 824 "DATA_M\[14\]" "" } { 824 640 816 840 "DATA_M\[15\]" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA_M[13] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DATA_M\[11\] 3.3-V LVTTL " "Info: Type bi-directional pin DATA_M\[11\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { DATA_M[11] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "DATA_M\[11\]" } } } } { "memory_control_ISSI.bdf" "" { Schematic "C:/Users/Manuel/Documents/Trabajo/docencia/Cursos/Sistemas Digitales Avanzados/Prácticas/memory_control/memory_control_ISSI.bdf" { { 584 640 816 600 "DATA_M\[0\]" "" } { 600 640 816 616 "DATA_M\[1\]" "" } { 616 640 816 632 "DATA_M\[2\]" "" } { 632 640 816 648 "DATA_M\[3\]" "" } { 648 640 816 664 "DATA_M\[4\]" "" } { 664 640 816 680 "DATA_M\[5\]" "" } { 680 640 816 696 "DATA_M\[6\]" "" } { 696 640 816 712 "DATA_M\[7\]" "" } { 712 640 816 728 "DATA_M\[8\]" "" } { 728 640 816 744 "DATA_M\[9\]" "" } { 744 640 816 760 "DATA_M\[10\]" "" } { 760 640 816 776 "DATA_M\[11\]" "" } { 776 640 816 792 "DATA_M\[12\]" "" } { 792 640 816 808 "DATA_M\[13\]" "" } { 808 640 816 824 "DATA_M\[14\]" "" } { 824 640 816 840 "DATA_M\[15\]" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA_M[11] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DATA_M\[9\] 3.3-V LVTTL " "Info: Type bi-directional pin DATA_M\[9\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { DATA_M[9] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "DATA_M\[9\]" } } } } { "memory_control_ISSI.bdf" "" { Schematic "C:/Users/Manuel/Documents/Trabajo/docencia/Cursos/Sistemas Digitales Avanzados/Prácticas/memory_control/memory_control_ISSI.bdf" { { 584 640 816 600 "DATA_M\[0\]" "" } { 600 640 816 616 "DATA_M\[1\]" "" } { 616 640 816 632 "DATA_M\[2\]" "" } { 632 640 816 648 "DATA_M\[3\]" "" } { 648 640 816 664 "DATA_M\[4\]" "" } { 664 640 816 680 "DATA_M\[5\]" "" } { 680 640 816 696 "DATA_M\[6\]" "" } { 696 640 816 712 "DATA_M\[7\]" "" } { 712 640 816 728 "DATA_M\[8\]" "" } { 728 640 816 744 "DATA_M\[9\]" "" } { 744 640 816 760 "DATA_M\[10\]" "" } { 760 640 816 776 "DATA_M\[11\]" "" } { 776 640 816 792 "DATA_M\[12\]" "" } { 792 640 816 808 "DATA_M\[13\]" "" } { 808 640 816 824 "DATA_M\[14\]" "" } { 824 640 816 840 "DATA_M\[15\]" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA_M[9] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DATA_M\[7\] 3.3-V LVTTL " "Info: Type bi-directional pin DATA_M\[7\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { DATA_M[7] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "DATA_M\[7\]" } } } } { "memory_control_ISSI.bdf" "" { Schematic "C:/Users/Manuel/Documents/Trabajo/docencia/Cursos/Sistemas Digitales Avanzados/Prácticas/memory_control/memory_control_ISSI.bdf" { { 584 640 816 600 "DATA_M\[0\]" "" } { 600 640 816 616 "DATA_M\[1\]" "" } { 616 640 816 632 "DATA_M\[2\]" "" } { 632 640 816 648 "DATA_M\[3\]" "" } { 648 640 816 664 "DATA_M\[4\]" "" } { 664 640 816 680 "DATA_M\[5\]" "" } { 680 640 816 696 "DATA_M\[6\]" "" } { 696 640 816 712 "DATA_M\[7\]" "" } { 712 640 816 728 "DATA_M\[8\]" "" } { 728 640 816 744 "DATA_M\[9\]" "" } { 744 640 816 760 "DATA_M\[10\]" "" } { 760 640 816 776 "DATA_M\[11\]" "" } { 776 640 816 792 "DATA_M\[12\]" "" } { 792 640 816 808 "DATA_M\[13\]" "" } { 808 640 816 824 "DATA_M\[14\]" "" } { 824 640 816 840 "DATA_M\[15\]" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA_M[7] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DATA_M\[5\] 3.3-V LVTTL " "Info: Type bi-directional pin DATA_M\[5\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { DATA_M[5] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "DATA_M\[5\]" } } } } { "memory_control_ISSI.bdf" "" { Schematic "C:/Users/Manuel/Documents/Trabajo/docencia/Cursos/Sistemas Digitales Avanzados/Prácticas/memory_control/memory_control_ISSI.bdf" { { 584 640 816 600 "DATA_M\[0\]" "" } { 600 640 816 616 "DATA_M\[1\]" "" } { 616 640 816 632 "DATA_M\[2\]" "" } { 632 640 816 648 "DATA_M\[3\]" "" } { 648 640 816 664 "DATA_M\[4\]" "" } { 664 640 816 680 "DATA_M\[5\]" "" } { 680 640 816 696 "DATA_M\[6\]" "" } { 696 640 816 712 "DATA_M\[7\]" "" } { 712 640 816 728 "DATA_M\[8\]" "" } { 728 640 816 744 "DATA_M\[9\]" "" } { 744 640 816 760 "DATA_M\[10\]" "" } { 760 640 816 776 "DATA_M\[11\]" "" } { 776 640 816 792 "DATA_M\[12\]" "" } { 792 640 816 808 "DATA_M\[13\]" "" } { 808 640 816 824 "DATA_M\[14\]" "" } { 824 640 816 840 "DATA_M\[15\]" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA_M[5] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DATA_M\[3\] 3.3-V LVTTL " "Info: Type bi-directional pin DATA_M\[3\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { DATA_M[3] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "DATA_M\[3\]" } } } } { "memory_control_ISSI.bdf" "" { Schematic "C:/Users/Manuel/Documents/Trabajo/docencia/Cursos/Sistemas Digitales Avanzados/Prácticas/memory_control/memory_control_ISSI.bdf" { { 584 640 816 600 "DATA_M\[0\]" "" } { 600 640 816 616 "DATA_M\[1\]" "" } { 616 640 816 632 "DATA_M\[2\]" "" } { 632 640 816 648 "DATA_M\[3\]" "" } { 648 640 816 664 "DATA_M\[4\]" "" } { 664 640 816 680 "DATA_M\[5\]" "" } { 680 640 816 696 "DATA_M\[6\]" "" } { 696 640 816 712 "DATA_M\[7\]" "" } { 712 640 816 728 "DATA_M\[8\]" "" } { 728 640 816 744 "DATA_M\[9\]" "" } { 744 640 816 760 "DATA_M\[10\]" "" } { 760 640 816 776 "DATA_M\[11\]" "" } { 776 640 816 792 "DATA_M\[12\]" "" } { 792 640 816 808 "DATA_M\[13\]" "" } { 808 640 816 824 "DATA_M\[14\]" "" } { 824 640 816 840 "DATA_M\[15\]" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA_M[3] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DATA_M\[1\] 3.3-V LVTTL " "Info: Type bi-directional pin DATA_M\[1\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { DATA_M[1] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "DATA_M\[1\]" } } } } { "memory_control_ISSI.bdf" "" { Schematic "C:/Users/Manuel/Documents/Trabajo/docencia/Cursos/Sistemas Digitales Avanzados/Prácticas/memory_control/memory_control_ISSI.bdf" { { 584 640 816 600 "DATA_M\[0\]" "" } { 600 640 816 616 "DATA_M\[1\]" "" } { 616 640 816 632 "DATA_M\[2\]" "" } { 632 640 816 648 "DATA_M\[3\]" "" } { 648 640 816 664 "DATA_M\[4\]" "" } { 664 640 816 680 "DATA_M\[5\]" "" } { 680 640 816 696 "DATA_M\[6\]" "" } { 696 640 816 712 "DATA_M\[7\]" "" } { 712 640 816 728 "DATA_M\[8\]" "" } { 728 640 816 744 "DATA_M\[9\]" "" } { 744 640 816 760 "DATA_M\[10\]" "" } { 760 640 816 776 "DATA_M\[11\]" "" } { 776 640 816 792 "DATA_M\[12\]" "" } { 792 640 816 808 "DATA_M\[13\]" "" } { 808 640 816 824 "DATA_M\[14\]" "" } { 824 640 816 840 "DATA_M\[15\]" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA_M[1] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DATA_M\[14\] 3.3-V LVTTL " "Info: Type bi-directional pin DATA_M\[14\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { DATA_M[14] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "DATA_M\[14\]" } } } } { "memory_control_ISSI.bdf" "" { Schematic "C:/Users/Manuel/Documents/Trabajo/docencia/Cursos/Sistemas Digitales Avanzados/Prácticas/memory_control/memory_control_ISSI.bdf" { { 584 640 816 600 "DATA_M\[0\]" "" } { 600 640 816 616 "DATA_M\[1\]" "" } { 616 640 816 632 "DATA_M\[2\]" "" } { 632 640 816 648 "DATA_M\[3\]" "" } { 648 640 816 664 "DATA_M\[4\]" "" } { 664 640 816 680 "DATA_M\[5\]" "" } { 680 640 816 696 "DATA_M\[6\]" "" } { 696 640 816 712 "DATA_M\[7\]" "" } { 712 640 816 728 "DATA_M\[8\]" "" } { 728 640 816 744 "DATA_M\[9\]" "" } { 744 640 816 760 "DATA_M\[10\]" "" } { 760 640 816 776 "DATA_M\[11\]" "" } { 776 640 816 792 "DATA_M\[12\]" "" } { 792 640 816 808 "DATA_M\[13\]" "" } { 808 640 816 824 "DATA_M\[14\]" "" } { 824 640 816 840 "DATA_M\[15\]" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA_M[14] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DATA_M\[12\] 3.3-V LVTTL " "Info: Type bi-directional pin DATA_M\[12\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { DATA_M[12] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "DATA_M\[12\]" } } } } { "memory_control_ISSI.bdf" "" { Schematic "C:/Users/Manuel/Documents/Trabajo/docencia/Cursos/Sistemas Digitales Avanzados/Prácticas/memory_control/memory_control_ISSI.bdf" { { 584 640 816 600 "DATA_M\[0\]" "" } { 600 640 816 616 "DATA_M\[1\]" "" } { 616 640 816 632 "DATA_M\[2\]" "" } { 632 640 816 648 "DATA_M\[3\]" "" } { 648 640 816 664 "DATA_M\[4\]" "" } { 664 640 816 680 "DATA_M\[5\]" "" } { 680 640 816 696 "DATA_M\[6\]" "" } { 696 640 816 712 "DATA_M\[7\]" "" } { 712 640 816 728 "DATA_M\[8\]" "" } { 728 640 816 744 "DATA_M\[9\]" "" } { 744 640 816 760 "DATA_M\[10\]" "" } { 760 640 816 776 "DATA_M\[11\]" "" } { 776 640 816 792 "DATA_M\[12\]" "" } { 792 640 816 808 "DATA_M\[13\]" "" } { 808 640 816 824 "DATA_M\[14\]" "" } { 824 640 816 840 "DATA_M\[15\]" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA_M[12] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DATA_M\[10\] 3.3-V LVTTL " "Info: Type bi-directional pin DATA_M\[10\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { DATA_M[10] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "DATA_M\[10\]" } } } } { "memory_control_ISSI.bdf" "" { Schematic "C:/Users/Manuel/Documents/Trabajo/docencia/Cursos/Sistemas Digitales Avanzados/Prácticas/memory_control/memory_control_ISSI.bdf" { { 584 640 816 600 "DATA_M\[0\]" "" } { 600 640 816 616 "DATA_M\[1\]" "" } { 616 640 816 632 "DATA_M\[2\]" "" } { 632 640 816 648 "DATA_M\[3\]" "" } { 648 640 816 664 "DATA_M\[4\]" "" } { 664 640 816 680 "DATA_M\[5\]" "" } { 680 640 816 696 "DATA_M\[6\]" "" } { 696 640 816 712 "DATA_M\[7\]" "" } { 712 640 816 728 "DATA_M\[8\]" "" } { 728 640 816 744 "DATA_M\[9\]" "" } { 744 640 816 760 "DATA_M\[10\]" "" } { 760 640 816 776 "DATA_M\[11\]" "" } { 776 640 816 792 "DATA_M\[12\]" "" } { 792 640 816 808 "DATA_M\[13\]" "" } { 808 640 816 824 "DATA_M\[14\]" "" } { 824 640 816 840 "DATA_M\[15\]" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA_M[10] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DATA_M\[8\] 3.3-V LVTTL " "Info: Type bi-directional pin DATA_M\[8\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { DATA_M[8] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "DATA_M\[8\]" } } } } { "memory_control_ISSI.bdf" "" { Schematic "C:/Users/Manuel/Documents/Trabajo/docencia/Cursos/Sistemas Digitales Avanzados/Prácticas/memory_control/memory_control_ISSI.bdf" { { 584 640 816 600 "DATA_M\[0\]" "" } { 600 640 816 616 "DATA_M\[1\]" "" } { 616 640 816 632 "DATA_M\[2\]" "" } { 632 640 816 648 "DATA_M\[3\]" "" } { 648 640 816 664 "DATA_M\[4\]" "" } { 664 640 816 680 "DATA_M\[5\]" "" } { 680 640 816 696 "DATA_M\[6\]" "" } { 696 640 816 712 "DATA_M\[7\]" "" } { 712 640 816 728 "DATA_M\[8\]" "" } { 728 640 816 744 "DATA_M\[9\]" "" } { 744 640 816 760 "DATA_M\[10\]" "" } { 760 640 816 776 "DATA_M\[11\]" "" } { 776 640 816 792 "DATA_M\[12\]" "" } { 792 640 816 808 "DATA_M\[13\]" "" } { 808 640 816 824 "DATA_M\[14\]" "" } { 824 640 816 840 "DATA_M\[15\]" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA_M[8] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DATA_M\[6\] 3.3-V LVTTL " "Info: Type bi-directional pin DATA_M\[6\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { DATA_M[6] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "DATA_M\[6\]" } } } } { "memory_control_ISSI.bdf" "" { Schematic "C:/Users/Manuel/Documents/Trabajo/docencia/Cursos/Sistemas Digitales Avanzados/Prácticas/memory_control/memory_control_ISSI.bdf" { { 584 640 816 600 "DATA_M\[0\]" "" } { 600 640 816 616 "DATA_M\[1\]" "" } { 616 640 816 632 "DATA_M\[2\]" "" } { 632 640 816 648 "DATA_M\[3\]" "" } { 648 640 816 664 "DATA_M\[4\]" "" } { 664 640 816 680 "DATA_M\[5\]" "" } { 680 640 816 696 "DATA_M\[6\]" "" } { 696 640 816 712 "DATA_M\[7\]" "" } { 712 640 816 728 "DATA_M\[8\]" "" } { 728 640 816 744 "DATA_M\[9\]" "" } { 744 640 816 760 "DATA_M\[10\]" "" } { 760 640 816 776 "DATA_M\[11\]" "" } { 776 640 816 792 "DATA_M\[12\]" "" } { 792 640 816 808 "DATA_M\[13\]" "" } { 808 640 816 824 "DATA_M\[14\]" "" } { 824 640 816 840 "DATA_M\[15\]" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA_M[6] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DATA_M\[4\] 3.3-V LVTTL " "Info: Type bi-directional pin DATA_M\[4\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { DATA_M[4] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "DATA_M\[4\]" } } } } { "memory_control_ISSI.bdf" "" { Schematic "C:/Users/Manuel/Documents/Trabajo/docencia/Cursos/Sistemas Digitales Avanzados/Prácticas/memory_control/memory_control_ISSI.bdf" { { 584 640 816 600 "DATA_M\[0\]" "" } { 600 640 816 616 "DATA_M\[1\]" "" } { 616 640 816 632 "DATA_M\[2\]" "" } { 632 640 816 648 "DATA_M\[3\]" "" } { 648 640 816 664 "DATA_M\[4\]" "" } { 664 640 816 680 "DATA_M\[5\]" "" } { 680 640 816 696 "DATA_M\[6\]" "" } { 696 640 816 712 "DATA_M\[7\]" "" } { 712 640 816 728 "DATA_M\[8\]" "" } { 728 640 816 744 "DATA_M\[9\]" "" } { 744 640 816 760 "DATA_M\[10\]" "" } { 760 640 816 776 "DATA_M\[11\]" "" } { 776 640 816 792 "DATA_M\[12\]" "" } { 792 640 816 808 "DATA_M\[13\]" "" } { 808 640 816 824 "DATA_M\[14\]" "" } { 824 640 816 840 "DATA_M\[15\]" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA_M[4] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DATA_M\[2\] 3.3-V LVTTL " "Info: Type bi-directional pin DATA_M\[2\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { DATA_M[2] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "DATA_M\[2\]" } } } } { "memory_control_ISSI.bdf" "" { Schematic "C:/Users/Manuel/Documents/Trabajo/docencia/Cursos/Sistemas Digitales Avanzados/Prácticas/memory_control/memory_control_ISSI.bdf" { { 584 640 816 600 "DATA_M\[0\]" "" } { 600 640 816 616 "DATA_M\[1\]" "" } { 616 640 816 632 "DATA_M\[2\]" "" } { 632 640 816 648 "DATA_M\[3\]" "" } { 648 640 816 664 "DATA_M\[4\]" "" } { 664 640 816 680 "DATA_M\[5\]" "" } { 680 640 816 696 "DATA_M\[6\]" "" } { 696 640 816 712 "DATA_M\[7\]" "" } { 712 640 816 728 "DATA_M\[8\]" "" } { 728 640 816 744 "DATA_M\[9\]" "" } { 744 640 816 760 "DATA_M\[10\]" "" } { 760 640 816 776 "DATA_M\[11\]" "" } { 776 640 816 792 "DATA_M\[12\]" "" } { 792 640 816 808 "DATA_M\[13\]" "" } { 808 640 816 824 "DATA_M\[14\]" "" } { 824 640 816 840 "DATA_M\[15\]" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA_M[2] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DATA_M\[0\] 3.3-V LVTTL " "Info: Type bi-directional pin DATA_M\[0\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { DATA_M[0] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "DATA_M\[0\]" } } } } { "memory_control_ISSI.bdf" "" { Schematic "C:/Users/Manuel/Documents/Trabajo/docencia/Cursos/Sistemas Digitales Avanzados/Prácticas/memory_control/memory_control_ISSI.bdf" { { 584 640 816 600 "DATA_M\[0\]" "" } { 600 640 816 616 "DATA_M\[1\]" "" } { 616 640 816 632 "DATA_M\[2\]" "" } { 632 640 816 648 "DATA_M\[3\]" "" } { 648 640 816 664 "DATA_M\[4\]" "" } { 664 640 816 680 "DATA_M\[5\]" "" } { 680 640 816 696 "DATA_M\[6\]" "" } { 696 640 816 712 "DATA_M\[7\]" "" } { 712 640 816 728 "DATA_M\[8\]" "" } { 728 640 816 744 "DATA_M\[9\]" "" } { 744 640 816 760 "DATA_M\[10\]" "" } { 760 640 816 776 "DATA_M\[11\]" "" } { 776 640 816 792 "DATA_M\[12\]" "" } { 792 640 816 808 "DATA_M\[13\]" "" } { 808 640 816 824 "DATA_M\[14\]" "" } { 824 640 816 840 "DATA_M\[15\]" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA_M[0] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0}  } {  } 0 0 "Following pins have the same output enable: %1!s!" 0 0 "" 0 0}  } {  } 0 0 "Following groups of pins have the same output enable" 0 0 "" 0 0}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "266 " "Info: Peak virtual memory: 266 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 05 17:16:19 2014 " "Info: Processing ended: Thu Jun 05 17:16:19 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Info: Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Info: Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
