synthesis:  version Diamond (64-bit) 3.12.0.240.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.
Tue Jul 15 02:06:07 2025


Command Line:  synthesis -f win10_test_mipi_v2_impl1_lattice.synproj -gui -msgset C:/Users/rui/Desktop/win10_crosslink/win10_test_mipi_v2/prj/promote.xml 

Synthesis options:
The -a option is LIFMD.
The -s option is 6.
The -t option is CKFBGA80.
The -d option is LIF-MD6000.
Using package CKFBGA80.
Using performance grade 6.
                                                          

##########################################################

### Lattice Family : LIFMD

### Device  : LIF-MD6000

### Package : CKFBGA80

### Speed   : 6

##########################################################

                                                          

INFO - synthesis: User-Selected Strategy Settings
Optimization goal = Timing
Top-level module name = top.
Target frequency = 200.000000 MHz.
Maximum fanout = 1000.
Timing path count = 3
BRAM utilization = 100.000000 %
DSP usage = true
DSP utilization = 100.000000 %
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = Auto
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
force_gsr = auto
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p C:/lscc/diamond/3.12/ispfpga/sn5w00/data (searchpath added)
-p C:/Users/rui/Desktop/win10_crosslink/win10_test_mipi_v2/prj/impl1 (searchpath added)
-p C:/Users/rui/Desktop/win10_crosslink/win10_test_mipi_v2/prj (searchpath added)
-p C:/Users/rui/Desktop/win10_crosslink/win10_test_mipi_v2/prj/impl1/reveal_workspace/byte_align (searchpath added)
Key file = C:/lscc/diamond/3.12/module/reveal/document/reveal_test.dat
File C:/lscc/diamond/3.12/module/reveal/src/ertl/ertl.v is encrypted

File C:/lscc/diamond/3.12/module/reveal/src/rvl_j2w_module/rvl_j2w_module.v is encrypted

File C:/lscc/diamond/3.12/module/reveal/src/ertl/JTAG_SOFT.v is encrypted

Verilog design file = C:/lscc/diamond/3.12/cae_library/synthesis/verilog/pmi_def.v
Verilog design file = C:/lscc/diamond/3.12/module/reveal/src/ertl/ertl.v
Verilog design file = C:/lscc/diamond/3.12/module/reveal/src/rvl_j2w_module/rvl_j2w_module.v
Verilog design file = C:/lscc/diamond/3.12/module/reveal/src/rvl_j2w_module/wb2sci.v
Verilog design file = C:/lscc/diamond/3.12/module/reveal/src/ertl/JTAG_SOFT.v
Verilog design file = C:/Users/rui/Desktop/win10_crosslink/win10_test_mipi_v2/prj/impl1/reveal_workspace/tmpreveal/top_la0_trig_gen.v
Verilog design file = C:/Users/rui/Desktop/win10_crosslink/win10_test_mipi_v2/prj/impl1/reveal_workspace/tmpreveal/top_la0_gen.v
Verilog design file = C:/Users/rui/Desktop/win10_crosslink/win10_test_mipi_v2/prj/impl1/reveal_workspace/tmpreveal/top_rvl.v
NGD file = win10_test_mipi_v2_impl1.ngd
-sdc option: SDC file input not used.
-lpf option: Output file option is ON.
Hardtimer checking is enabled (default). The -dt option is not used.
The -r option is OFF. [ Remove LOC Properties is OFF. ]
Analyzing Verilog file C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/lifmd.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file c:/lscc/diamond/3.12/cae_library/synthesis/verilog/pmi_def.v. VERI-1482
Analyzing Verilog file c:/lscc/diamond/3.12/module/reveal/src/rvl_j2w_module/wb2sci.v. VERI-1482
Analyzing Verilog file c:/users/rui/desktop/win10_crosslink/win10_test_mipi_v2/prj/impl1/reveal_workspace/tmpreveal/top_la0_trig_gen.v. VERI-1482
Analyzing Verilog file c:/users/rui/desktop/win10_crosslink/win10_test_mipi_v2/prj/impl1/reveal_workspace/tmpreveal/top_la0_gen.v. VERI-1482
Analyzing Verilog file c:/users/rui/desktop/win10_crosslink/win10_test_mipi_v2/prj/impl1/reveal_workspace/tmpreveal/top_rvl.v. VERI-1482
WARNING - synthesis: c:/users/rui/desktop/win10_crosslink/win10_test_mipi_v2/prj/impl1/reveal_workspace/tmpreveal/top_rvl.v(506): redeclaration of ansi port sys_clk is not allowed. VERI-1372
WARNING - synthesis: c:/users/rui/desktop/win10_crosslink/win10_test_mipi_v2/prj/impl1/reveal_workspace/tmpreveal/top_rvl.v(2850): identifier LANES is used before its declaration. VERI-1875
WARNING - synthesis: c:/users/rui/desktop/win10_crosslink/win10_test_mipi_v2/prj/impl1/reveal_workspace/tmpreveal/top_rvl.v(2851): identifier LANES is used before its declaration. VERI-1875
WARNING - synthesis: c:/users/rui/desktop/win10_crosslink/win10_test_mipi_v2/prj/impl1/reveal_workspace/tmpreveal/top_rvl.v(2853): identifier LANES is used before its declaration. VERI-1875
WARNING - synthesis: c:/users/rui/desktop/win10_crosslink/win10_test_mipi_v2/prj/impl1/reveal_workspace/tmpreveal/top_rvl.v(5775): identifier LANES is used before its declaration. VERI-1875
WARNING - synthesis: c:/users/rui/desktop/win10_crosslink/win10_test_mipi_v2/prj/impl1/reveal_workspace/tmpreveal/top_rvl.v(5776): identifier LANES is used before its declaration. VERI-1875
WARNING - synthesis: c:/users/rui/desktop/win10_crosslink/win10_test_mipi_v2/prj/impl1/reveal_workspace/tmpreveal/top_rvl.v(5778): identifier LANES is used before its declaration. VERI-1875
Analyzing Verilog file .__ydixd0.v. VERI-1482
Top module name (Verilog): top
Loading NGL library 'C:/lscc/diamond/3.12/ispfpga/sn5w00/data/sn5wlib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.12/ispfpga/sa5p00/data/sa5plib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.12/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.12/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.12/ispfpga/or5g00/data/orc5glib.ngl'...
Loading device for application map from file 'sn5w6000.nph' in environment: C:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.38.
Top-level module name = top.
No reference clock found on synchronous reset of RAM :fifo_memory, reset not inferred...

Constant propagated thru Write Port :clk_write_port_155.

Constant propagated thru Read Port :read_port_227.

Constant propagated thru Write Port :clk_write_port_231.

Constant propagated thru Read Port :read_port_271.

WARNING - synthesis: Couldn't bind cell OFE1P3BX to technology library
WARNING - synthesis: Couldn't bind cell OFE1P3DX to technology library
WARNING - synthesis: Couldn't bind cell OFE1P3IX to technology library
WARNING - synthesis: Couldn't bind cell OFE1P3JX to technology library
WARNING - synthesis: Couldn't bind cell ROM16X1 to technology library
WARNING - synthesis: Couldn't bind cell ROM32X1 to technology library
WARNING - synthesis: Couldn't bind cell ROM64X1 to technology library
WARNING - synthesis: Couldn't bind cell ROM128X1 to technology library
WARNING - synthesis: Couldn't bind cell ROM256X1 to technology library
WARNING - synthesis: c:/users/rui/desktop/win10_crosslink/win10_test_mipi_v2/prj/impl1/reveal_workspace/tmpreveal/top_rvl.v(4754): input port CIN is not connected on this instance. VDB-1013
WARNING - synthesis: c:/users/rui/desktop/win10_crosslink/win10_test_mipi_v2/prj/impl1/reveal_workspace/tmpreveal/top_rvl.v(4822): input port CIN is not connected on this instance. VDB-1013
WARNING - synthesis: c:/users/rui/desktop/win10_crosslink/win10_test_mipi_v2/prj/impl1/reveal_workspace/tmpreveal/top_rvl.v(4890): input port CIN is not connected on this instance. VDB-1013
WARNING - synthesis: c:/users/rui/desktop/win10_crosslink/win10_test_mipi_v2/prj/impl1/reveal_workspace/tmpreveal/top_rvl.v(4975): input port CIN is not connected on this instance. VDB-1013
WARNING - synthesis: c:/users/rui/desktop/win10_crosslink/win10_test_mipi_v2/prj/impl1/reveal_workspace/tmpreveal/top_rvl.v(5060): input port CIN is not connected on this instance. VDB-1013
WARNING - synthesis: c:/users/rui/desktop/win10_crosslink/win10_test_mipi_v2/prj/impl1/reveal_workspace/tmpreveal/top_rvl.v(5145): input port CIN is not connected on this instance. VDB-1013
WARNING - synthesis: c:/users/rui/desktop/win10_crosslink/win10_test_mipi_v2/prj/impl1/reveal_workspace/tmpreveal/top_rvl.v(5787): net fifo_memory_1 does not have a driver. VDB-1002
WARNING - synthesis: Cell OB already has the black_box_pad_pin attribute on O.
WARNING - synthesis: Cell OB already has the black_box_pad_pin attribute on O.
WARNING - synthesis: Cell OB already has the black_box_pad_pin attribute on O.
WARNING - synthesis: Cell OB already has the black_box_pad_pin attribute on O.
WARNING - synthesis: Cell OB already has the black_box_pad_pin attribute on O.
WARNING - synthesis: Cell OB already has the black_box_pad_pin attribute on O.
WARNING - synthesis: Cell OB already has the black_box_pad_pin attribute on O.
WARNING - synthesis: Cell OB already has the black_box_pad_pin attribute on O.
WARNING - synthesis: Cell OB already has the black_box_pad_pin attribute on O.
WARNING - synthesis: Cell OB already has the black_box_pad_pin attribute on O.
WARNING - synthesis: Cell OB already has the black_box_pad_pin attribute on O.
WARNING - synthesis: Cell OB already has the black_box_pad_pin attribute on O.
WARNING - synthesis: Cell OB already has the black_box_pad_pin attribute on O.
WARNING - synthesis: Cell OB already has the black_box_pad_pin attribute on O.
WARNING - synthesis: Cell OB already has the black_box_pad_pin attribute on O.
WARNING - synthesis: Cell OB already has the black_box_pad_pin attribute on O.
WARNING - synthesis: Cell OB already has the black_box_pad_pin attribute on O.
######## Missing driver on net n639. Patching with GND.
######## Missing driver on net n638. Patching with GND.
######## Missing driver on net n637. Patching with GND.
######## Missing driver on net n636. Patching with GND.
WARNING - synthesis: c:/users/rui/desktop/win10_crosslink/win10_test_mipi_v2/prj/impl1/reveal_workspace/tmpreveal/top_rvl.v(5893): Register \mipi_multi_lane_aligner_inst/align_error_133 is stuck at Zero. VDB-5013
INFO - synthesis: Extracted state machine for register '\top_reveal_coretop_instance/JTAG_SOFT_inst_0/jtag_cntl_inst/j_tap/state' with one-hot encoding
original encoding -> new encoding (one-hot encoding)

 0000 -> 0000000000000001

 0001 -> 0000000000000010

 0010 -> 0000000000000100

 0011 -> 0000000000001000

 0100 -> 0000000000010000

 0101 -> 0000000000100000

 0110 -> 0000000001000000

 0111 -> 0000000010000000

 1000 -> 0000000100000000

 1001 -> 0000001000000000

 1010 -> 0000010000000000

 1011 -> 0000100000000000

 1100 -> 0001000000000000

 1101 -> 0010000000000000

 1110 -> 0100000000000000

 1111 -> 1000000000000000

INFO - synthesis: Extracted state machine for register '\mipi_lane_state_detection_inst/rx_state' with one-hot encoding
original encoding -> new encoding (one-hot encoding)

 0000 -> 0001

 0001 -> 0010

 0010 -> 0100

 0011 -> 1000




Duplicate register/latch removal. \dphy_raw_fifo_inst/FF_62 is a one-to-one match with \dphy_raw_fifo_inst/FF_56.
Duplicate register/latch removal. \dphy_raw_fifo_inst/FF_44 is a one-to-one match with \dphy_raw_fifo_inst/FF_38.
Duplicate register/latch removal. \dphy_raw_fifo_inst/FF_62 is a one-to-one match with \dphy_raw_fifo_inst/FF_56.
Duplicate register/latch removal. \dphy_raw_fifo_inst/FF_44 is a one-to-one match with \dphy_raw_fifo_inst/FF_38.
Duplicate register/latch removal. \dphy_raw_fifo_inst/FF_62 is a one-to-one match with \dphy_raw_fifo_inst/FF_56.
Duplicate register/latch removal. \dphy_raw_fifo_inst/FF_44 is a one-to-one match with \dphy_raw_fifo_inst/FF_38.
######## Found 2 RTL RAMs in the design.
######## Mapping RTL RAM \mipi_multi_lane_aligner_inst/fifo_memory_1 to 4 Distributed blocks in PSEUDO_DUAL_PORT Mode

######## Mapping RTL RAM \mipi_multi_lane_aligner_inst/fifo_memory_0 to 4 Distributed blocks in PSEUDO_DUAL_PORT Mode

Duplicate register/latch removal. \dphy_raw_fifo_inst/FF_62 is a one-to-one match with \dphy_raw_fifo_inst/FF_56.
Duplicate register/latch removal. \dphy_raw_fifo_inst/FF_44 is a one-to-one match with \dphy_raw_fifo_inst/FF_38.
Duplicate register/latch removal. \dphy_raw_fifo_inst/FF_62 is a one-to-one match with \dphy_raw_fifo_inst/FF_56.
Duplicate register/latch removal. \dphy_raw_fifo_inst/FF_44 is a one-to-one match with \dphy_raw_fifo_inst/FF_38.
Duplicate register/latch removal. \dphy_raw_fifo_inst/FF_62 is a one-to-one match with \dphy_raw_fifo_inst/FF_56.
Duplicate register/latch removal. \dphy_raw_fifo_inst/FF_44 is a one-to-one match with \dphy_raw_fifo_inst/FF_38.
Duplicate register/latch removal. \dphy_raw_fifo_inst/FF_62 is a one-to-one match with \dphy_raw_fifo_inst/FF_56.
Duplicate register/latch removal. \dphy_raw_fifo_inst/FF_44 is a one-to-one match with \dphy_raw_fifo_inst/FF_38.
Duplicate register/latch removal. \dphy_raw_fifo_inst/FF_62 is a one-to-one match with \dphy_raw_fifo_inst/FF_56.
Duplicate register/latch removal. \dphy_raw_fifo_inst/FF_44 is a one-to-one match with \dphy_raw_fifo_inst/FF_38.
WARNING - synthesis: Cell OB already has the black_box_pad_pin attribute on O.
WARNING - synthesis: Cell OB already has the black_box_pad_pin attribute on O.
WARNING - synthesis: Cell OB already has the black_box_pad_pin attribute on O.
WARNING - synthesis: Cell OB already has the black_box_pad_pin attribute on O.
WARNING - synthesis: Cell OB already has the black_box_pad_pin attribute on O.
WARNING - synthesis: Cell OB already has the black_box_pad_pin attribute on O.
WARNING - synthesis: Cell OB already has the black_box_pad_pin attribute on O.
WARNING - synthesis: Cell OB already has the black_box_pad_pin attribute on O.
WARNING - synthesis: Cell OB already has the black_box_pad_pin attribute on O.
WARNING - synthesis: Cell OB already has the black_box_pad_pin attribute on O.
WARNING - synthesis: Cell OB already has the black_box_pad_pin attribute on O.
WARNING - synthesis: Cell OB already has the black_box_pad_pin attribute on O.
WARNING - synthesis: Cell OB already has the black_box_pad_pin attribute on O.
WARNING - synthesis: Cell OB already has the black_box_pad_pin attribute on O.
WARNING - synthesis: Cell OB already has the black_box_pad_pin attribute on O.
WARNING - synthesis: Cell OB already has the black_box_pad_pin attribute on O.
WARNING - synthesis: Cell OB already has the black_box_pad_pin attribute on O.
WARNING - synthesis: Cell OB already has the black_box_pad_pin attribute on O.
WARNING - synthesis: Cell OBZ already has the black_box_pad_pin attribute on O.
WARNING - synthesis: Skipping pad insertion on clk_p due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on clk_n due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on data_p[1] due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on data_p[0] due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on data_n[1] due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on data_n[0] due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on ddr_output_clk due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on output_multi_lane_align_data_out[16] due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on output_multi_lane_align_data_out[15] due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on output_multi_lane_align_data_out[14] due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on output_multi_lane_align_data_out[13] due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on output_multi_lane_align_data_out[12] due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on output_multi_lane_align_data_out[11] due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on output_multi_lane_align_data_out[10] due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on output_multi_lane_align_data_out[9] due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on output_multi_lane_align_data_out[8] due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on output_multi_lane_align_data_out[7] due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on output_multi_lane_align_data_out[6] due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on output_multi_lane_align_data_out[5] due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on output_multi_lane_align_data_out[4] due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on output_multi_lane_align_data_out[3] due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on output_multi_lane_align_data_out[2] due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on output_multi_lane_align_data_out[1] due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on output_multi_lane_align_data_out[0] due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on JTAG_TDO due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on JTAG_TCK due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on JTAG_TMS due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on JTAG_TDI due to black_box_pad_pin attribute.
Duplicate register/latch removal. \dphy_raw_fifo_inst/FF_62 is a one-to-one match with \dphy_raw_fifo_inst/FF_56.
Duplicate register/latch removal. \dphy_raw_fifo_inst/FF_44 is a one-to-one match with \dphy_raw_fifo_inst/FF_38.
Duplicate register/latch removal. \dphy_raw_fifo_inst/FF_62 is a one-to-one match with \dphy_raw_fifo_inst/FF_56.
Duplicate register/latch removal. \dphy_raw_fifo_inst/FF_44 is a one-to-one match with \dphy_raw_fifo_inst/FF_38.
Duplicate register/latch removal. \dphy_raw_fifo_inst/FF_62 is a one-to-one match with \dphy_raw_fifo_inst/FF_56.
Duplicate register/latch removal. \dphy_raw_fifo_inst/FF_44 is a one-to-one match with \dphy_raw_fifo_inst/FF_38.
Duplicate register/latch removal. \dphy_raw_fifo_inst/FF_62 is a one-to-one match with \dphy_raw_fifo_inst/FF_56.
Duplicate register/latch removal. \dphy_raw_fifo_inst/FF_44 is a one-to-one match with \dphy_raw_fifo_inst/FF_38.
Duplicate register/latch removal. \dphy_raw_fifo_inst/FF_62 is a one-to-one match with \dphy_raw_fifo_inst/FF_56.
Duplicate register/latch removal. \dphy_raw_fifo_inst/FF_44 is a one-to-one match with \dphy_raw_fifo_inst/FF_38.
Duplicate register/latch removal. \dphy_raw_fifo_inst/FF_62 is a one-to-one match with \dphy_raw_fifo_inst/FF_56.
Duplicate register/latch removal. \dphy_raw_fifo_inst/FF_44 is a one-to-one match with \dphy_raw_fifo_inst/FF_38.
Duplicate register/latch removal. \dphy_raw_fifo_inst/FF_62 is a one-to-one match with \dphy_raw_fifo_inst/FF_56.
Duplicate register/latch removal. \dphy_raw_fifo_inst/FF_44 is a one-to-one match with \dphy_raw_fifo_inst/FF_38.
Duplicate register/latch removal. \dphy_raw_fifo_inst/FF_62 is a one-to-one match with \dphy_raw_fifo_inst/FF_56.
Duplicate register/latch removal. \dphy_raw_fifo_inst/FF_44 is a one-to-one match with \dphy_raw_fifo_inst/FF_38.
Duplicate register/latch removal. \dphy_raw_fifo_inst/FF_62 is a one-to-one match with \dphy_raw_fifo_inst/FF_56.
Duplicate register/latch removal. \dphy_raw_fifo_inst/FF_44 is a one-to-one match with \dphy_raw_fifo_inst/FF_38.
Duplicate register/latch removal. \dphy_raw_fifo_inst/FF_62 is a one-to-one match with \dphy_raw_fifo_inst/FF_56.
Duplicate register/latch removal. \dphy_raw_fifo_inst/FF_44 is a one-to-one match with \dphy_raw_fifo_inst/FF_38.
Duplicate register/latch removal. \dphy_raw_fifo_inst/FF_62 is a one-to-one match with \dphy_raw_fifo_inst/FF_56.
Duplicate register/latch removal. \dphy_raw_fifo_inst/FF_44 is a one-to-one match with \dphy_raw_fifo_inst/FF_38.
Duplicate register/latch removal. \dphy_raw_fifo_inst/FF_62 is a one-to-one match with \dphy_raw_fifo_inst/FF_56.
Duplicate register/latch removal. \dphy_raw_fifo_inst/FF_44 is a one-to-one match with \dphy_raw_fifo_inst/FF_38.
Duplicate register/latch removal. \dphy_raw_fifo_inst/FF_62 is a one-to-one match with \dphy_raw_fifo_inst/FF_56.
Duplicate register/latch removal. \dphy_raw_fifo_inst/FF_44 is a one-to-one match with \dphy_raw_fifo_inst/FF_38.
Duplicate register/latch removal. \dphy_raw_fifo_inst/FF_62 is a one-to-one match with \dphy_raw_fifo_inst/FF_56.
Duplicate register/latch removal. \dphy_raw_fifo_inst/FF_44 is a one-to-one match with \dphy_raw_fifo_inst/FF_38.
Duplicate register/latch removal. \dphy_raw_fifo_inst/FF_62 is a one-to-one match with \dphy_raw_fifo_inst/FF_56.
Duplicate register/latch removal. \dphy_raw_fifo_inst/FF_44 is a one-to-one match with \dphy_raw_fifo_inst/FF_38.
Duplicate register/latch removal. \dphy_raw_fifo_inst/FF_62 is a one-to-one match with \dphy_raw_fifo_inst/FF_56.
Duplicate register/latch removal. \dphy_raw_fifo_inst/FF_44 is a one-to-one match with \dphy_raw_fifo_inst/FF_38.
Duplicate register/latch removal. \dphy_raw_fifo_inst/FF_62 is a one-to-one match with \dphy_raw_fifo_inst/FF_56.
Duplicate register/latch removal. \dphy_raw_fifo_inst/FF_44 is a one-to-one match with \dphy_raw_fifo_inst/FF_38.
Duplicate register/latch removal. \dphy_raw_fifo_inst/FF_62 is a one-to-one match with \dphy_raw_fifo_inst/FF_56.
Duplicate register/latch removal. \dphy_raw_fifo_inst/FF_44 is a one-to-one match with \dphy_raw_fifo_inst/FF_38.
Duplicate register/latch removal. \dphy_raw_fifo_inst/FF_62 is a one-to-one match with \dphy_raw_fifo_inst/FF_56.
Duplicate register/latch removal. \dphy_raw_fifo_inst/FF_44 is a one-to-one match with \dphy_raw_fifo_inst/FF_38.
Duplicate register/latch removal. \dphy_raw_fifo_inst/FF_62 is a one-to-one match with \dphy_raw_fifo_inst/FF_56.
Duplicate register/latch removal. \dphy_raw_fifo_inst/FF_44 is a one-to-one match with \dphy_raw_fifo_inst/FF_38.
######## GSR will not be inferred because the gsr attribute is present in either the top or sub module or because an instantiated GSR is present.
Duplicate register/latch removal. \dphy_raw_fifo_inst/FF_62 is a one-to-one match with \dphy_raw_fifo_inst/FF_56.
Duplicate register/latch removal. \dphy_raw_fifo_inst/FF_44 is a one-to-one match with \dphy_raw_fifo_inst/FF_38.
Duplicate register/latch removal. \dphy_raw_fifo_inst/FF_62 is a one-to-one match with \dphy_raw_fifo_inst/FF_56.
Duplicate register/latch removal. \dphy_raw_fifo_inst/FF_44 is a one-to-one match with \dphy_raw_fifo_inst/FF_38.
Duplicate register/latch removal. \dphy_raw_fifo_inst/FF_62 is a one-to-one match with \dphy_raw_fifo_inst/FF_56.
Duplicate register/latch removal. \dphy_raw_fifo_inst/FF_44 is a one-to-one match with \dphy_raw_fifo_inst/FF_38.
Duplicate register/latch removal. \dphy_raw_fifo_inst/FF_62 is a one-to-one match with \dphy_raw_fifo_inst/FF_56.
Duplicate register/latch removal. \dphy_raw_fifo_inst/FF_44 is a one-to-one match with \dphy_raw_fifo_inst/FF_38.
Duplicate register/latch removal. \dphy_raw_fifo_inst/FF_62 is a one-to-one match with \dphy_raw_fifo_inst/FF_56.
Duplicate register/latch removal. \dphy_raw_fifo_inst/FF_44 is a one-to-one match with \dphy_raw_fifo_inst/FF_38.
Duplicate register/latch removal. \dphy_raw_fifo_inst/FF_62 is a one-to-one match with \dphy_raw_fifo_inst/FF_56.
Duplicate register/latch removal. \dphy_raw_fifo_inst/FF_44 is a one-to-one match with \dphy_raw_fifo_inst/FF_38.
Duplicate register/latch removal. \dphy_raw_fifo_inst/FF_62 is a one-to-one match with \dphy_raw_fifo_inst/FF_56.
Duplicate register/latch removal. \dphy_raw_fifo_inst/FF_44 is a one-to-one match with \dphy_raw_fifo_inst/FF_38.
Duplicate register/latch removal. \dphy_raw_fifo_inst/FF_62 is a one-to-one match with \dphy_raw_fifo_inst/FF_56.
Duplicate register/latch removal. \dphy_raw_fifo_inst/FF_44 is a one-to-one match with \dphy_raw_fifo_inst/FF_38.
Duplicate register/latch removal. \dphy_raw_fifo_inst/FF_62 is a one-to-one match with \dphy_raw_fifo_inst/FF_56.
Duplicate register/latch removal. \dphy_raw_fifo_inst/FF_44 is a one-to-one match with \dphy_raw_fifo_inst/FF_38.
Duplicate register/latch removal. \dphy_raw_fifo_inst/FF_62 is a one-to-one match with \dphy_raw_fifo_inst/FF_56.
Duplicate register/latch removal. \dphy_raw_fifo_inst/FF_44 is a one-to-one match with \dphy_raw_fifo_inst/FF_38.
WARNING - synthesis: mRegister \mipi_multi_lane_aligner_inst/fifo_wr_ptr[1]__i4 is stuck at Zero
WARNING - synthesis: mRegister \mipi_multi_lane_aligner_inst/fifo_rd_ptr[1]__i4 is stuck at Zero
WARNING - synthesis: mRegister \mipi_multi_lane_aligner_inst/fifo_rd_ptr[1]__i8 is stuck at Zero
WARNING - synthesis: mRegister \mipi_multi_lane_aligner_inst/fifo_wr_ptr[1]__i8 is stuck at Zero
Applying 200.000000 MHz constraint to all clocks

Duplicate register/latch removal. \dphy_raw_fifo_inst/FF_62 is a one-to-one match with \dphy_raw_fifo_inst/FF_56.
Duplicate register/latch removal. \dphy_raw_fifo_inst/FF_44 is a one-to-one match with \dphy_raw_fifo_inst/FF_38.
Duplicate register/latch removal. \dphy_raw_fifo_inst/FF_62 is a one-to-one match with \dphy_raw_fifo_inst/FF_56.
Duplicate register/latch removal. \dphy_raw_fifo_inst/FF_44 is a one-to-one match with \dphy_raw_fifo_inst/FF_38.
Duplicate register/latch removal. \dphy_raw_fifo_inst/FF_62 is a one-to-one match with \dphy_raw_fifo_inst/FF_56.
Duplicate register/latch removal. \dphy_raw_fifo_inst/FF_44 is a one-to-one match with \dphy_raw_fifo_inst/FF_38.
Duplicate register/latch removal. \dphy_raw_fifo_inst/FF_62 is a one-to-one match with \dphy_raw_fifo_inst/FF_56.
Duplicate register/latch removal. \dphy_raw_fifo_inst/FF_44 is a one-to-one match with \dphy_raw_fifo_inst/FF_38.
Duplicate register/latch removal. \dphy_raw_fifo_inst/FF_62 is a one-to-one match with \dphy_raw_fifo_inst/FF_56.
Duplicate register/latch removal. \dphy_raw_fifo_inst/FF_44 is a one-to-one match with \dphy_raw_fifo_inst/FF_38.
Duplicate register/latch removal. \dphy_raw_fifo_inst/FF_62 is a one-to-one match with \dphy_raw_fifo_inst/FF_56.
Duplicate register/latch removal. \dphy_raw_fifo_inst/FF_44 is a one-to-one match with \dphy_raw_fifo_inst/FF_38.
Duplicate register/latch removal. \dphy_raw_fifo_inst/FF_62 is a one-to-one match with \dphy_raw_fifo_inst/FF_56.
Duplicate register/latch removal. \dphy_raw_fifo_inst/FF_44 is a one-to-one match with \dphy_raw_fifo_inst/FF_38.
Duplicate register/latch removal. \dphy_raw_fifo_inst/FF_62 is a one-to-one match with \dphy_raw_fifo_inst/FF_56.
Duplicate register/latch removal. \dphy_raw_fifo_inst/FF_44 is a one-to-one match with \dphy_raw_fifo_inst/FF_38.
Duplicate register/latch removal. \dphy_raw_fifo_inst/FF_62 is a one-to-one match with \dphy_raw_fifo_inst/FF_56.
Duplicate register/latch removal. \dphy_raw_fifo_inst/FF_44 is a one-to-one match with \dphy_raw_fifo_inst/FF_38.
Duplicate register/latch removal. \dphy_raw_fifo_inst/FF_62 is a one-to-one match with \dphy_raw_fifo_inst/FF_56.
Duplicate register/latch removal. \dphy_raw_fifo_inst/FF_44 is a one-to-one match with \dphy_raw_fifo_inst/FF_38.
Duplicate register/latch removal. \dphy_raw_fifo_inst/FF_62 is a one-to-one match with \dphy_raw_fifo_inst/FF_56.
Duplicate register/latch removal. \dphy_raw_fifo_inst/FF_44 is a one-to-one match with \dphy_raw_fifo_inst/FF_38.
Duplicate register/latch removal. \dphy_raw_fifo_inst/FF_62 is a one-to-one match with \dphy_raw_fifo_inst/FF_56.
Duplicate register/latch removal. \dphy_raw_fifo_inst/FF_44 is a one-to-one match with \dphy_raw_fifo_inst/FF_38.
Duplicate register/latch removal. \dphy_raw_fifo_inst/FF_62 is a one-to-one match with \dphy_raw_fifo_inst/FF_56.
Duplicate register/latch removal. \dphy_raw_fifo_inst/FF_44 is a one-to-one match with \dphy_raw_fifo_inst/FF_38.
Duplicate register/latch removal. \dphy_raw_fifo_inst/FF_62 is a one-to-one match with \dphy_raw_fifo_inst/FF_56.
Duplicate register/latch removal. \dphy_raw_fifo_inst/FF_44 is a one-to-one match with \dphy_raw_fifo_inst/FF_38.
Duplicate register/latch removal. \dphy_raw_fifo_inst/FF_62 is a one-to-one match with \dphy_raw_fifo_inst/FF_56.
Duplicate register/latch removal. \dphy_raw_fifo_inst/FF_44 is a one-to-one match with \dphy_raw_fifo_inst/FF_38.
Duplicate register/latch removal. \dphy_raw_fifo_inst/FF_62 is a one-to-one match with \dphy_raw_fifo_inst/FF_56.
Duplicate register/latch removal. \dphy_raw_fifo_inst/FF_44 is a one-to-one match with \dphy_raw_fifo_inst/FF_38.
Duplicate register/latch removal. \dphy_raw_fifo_inst/FF_62 is a one-to-one match with \dphy_raw_fifo_inst/FF_56.
Duplicate register/latch removal. \dphy_raw_fifo_inst/FF_44 is a one-to-one match with \dphy_raw_fifo_inst/FF_38.
Duplicate register/latch removal. \dphy_raw_fifo_inst/FF_62 is a one-to-one match with \dphy_raw_fifo_inst/FF_56.
Duplicate register/latch removal. \dphy_raw_fifo_inst/FF_44 is a one-to-one match with \dphy_raw_fifo_inst/FF_38.
WARNING - synthesis: No user .sdc file.
top_prim.v file will not be written because encrypted design file is being used

Results of NGD DRC are available in top_drc.log.
Loading NGL library 'C:/lscc/diamond/3.12/ispfpga/sn5w00/data/sn5wlib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.12/ispfpga/sa5p00/data/sa5plib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.12/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.12/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.12/ispfpga/or5g00/data/orc5glib.ngl'...
WARNING - synthesis: Port 'CLKOS' has no signal connected to it. Property 'FREQUENCY_PIN_CLKOS' is ignored for instance 'PLLInst_0'.
Loading NGO design 'lngotmp/pmi_ram_dplbnonesadr1121121164d4da.ngo'...
Loading NGO design 'lngotmp/pmi_ram_dplbnonesadr1379512137951211f54079.ngo'...
WARNING - synthesis: logical net 'top_reveal_coretop_instance/n325' has no load.
WARNING - synthesis: logical net 'top_reveal_coretop_instance/n318' has no load.
WARNING - synthesis: logical net 'top_reveal_coretop_instance/n320' has no load.
WARNING - synthesis: logical net 'top_reveal_coretop_instance/jupdate[0]' has no load.
WARNING - synthesis: DRC complete with 4 warnings.
All blocks are expanded and NGD expansion is successful.
Writing NGD file win10_test_mipi_v2_impl1.ngd.

################### Begin Area Report (top)######################
Number of register bits => 972 of 6047 (16 % )
AND2 => 5
CCU2C => 56
DPR16X4C => 8
EHXPLLM => 1
FD1P3AX => 18
FD1P3BX => 42
FD1P3DX => 632
FD1S3AX => 5
FD1S3BX => 4
FD1S3DX => 271
GSR => 1
IB => 5
INV => 6
L6MUX21 => 1
LUT4 => 1444
MIPIDPHYA => 1
OB => 21
OBZ => 1
ODDRX1F => 18
OR2 => 2
PDPW8KE => 2
PFUMX => 53
PLLREFCS => 1
ROM16X1A => 14
XOR2 => 10
pmi_ram_dpLbnonesadr1121121164d4da => 1
pmi_ram_dpLbnonesadr1379512137951211f54079 => 1
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 7
  Net : pll_sys_clk_inst/sys_clk_c, loads : 517
  Net : mipi_rx_inst/rxhsbyteclk, loads : 33
  Net : jtck[0], loads : 36
  Net : clk_50m_c, loads : 1
  Net : clk_50m_pll_in, loads : 1
  Net : mipi_rx_inst/clk_p, loads : 1
  Net : mipi_rx_inst/clk_n, loads : 1
Clock Enable Nets
Number of Clock Enables: 62
Top 10 highest fanout Clock Enables:
  Net : top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jtck_N_701_enable_3, loads : 163
  Net : top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jtck_N_701_enable_129, loads : 50
  Net : top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jtck_N_701_enable_179, loads : 50
  Net : top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jtck_N_701_enable_218, loads : 39
  Net : mipi_multi_lane_aligner_inst/sys_clk_c_enable_115, loads : 38
  Net : top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jtck_N_701_enable_67, loads : 35
  Net : mipi_byte_aligner_lane1/sys_clk_c_enable_92, loads : 32
  Net : dphy_raw_fifo_inst/rden_i, loads : 24
  Net : dphy_raw_fifo_inst/wren_i, loads : 22
  Net : top_reveal_coretop_instance/top_la0_inst_0/tm_u/sample_en_d, loads : 18
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : top_reveal_coretop_instance/jtck_N_701, loads : 420
  Net : top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/jrstn_N_699, loads : 415
  Net : top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/reset_rvl_n, loads : 231
  Net : sys_rst_n_N_10, loads : 220
  Net : top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jtck_N_701_enable_3, loads : 164
  Net : top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/n17737, loads : 155
  Net : top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/n17, loads : 140
  Net : mipi_byte_aligner_lane1/align_rst_n_d, loads : 96
  Net : mipi_byte_aligner_lane1/seq_offset[0], loads : 70
  Net : mipi_lane_state_detection_inst/hs_burst_flag_c, loads : 66
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk2 [get_nets rxhsbyteclk]             |  200.000 MHz|  209.293 MHz|     8  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk1 [get_nets jtck[0]]                 |  200.000 MHz|   45.143 MHz|     9 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets sys_clk_N]               |  200.000 MHz|   83.347 MHz|    11 *
                                        |             |             |
--------------------------------------------------------------------------------


2 constraints not met.


Peak Memory Usage: 95.203  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 4.547  secs
--------------------------------------------------------------
