0.6
2019.2
Nov  6 2019
21:57:16
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.ip_user_files/ipstatic/blk_mem_gen_0/simulation/blk_mem_gen_v8_4.v,1727238362,verilog,,,,,,,../../../../9_18.srcs/sources_1/bd/PL_NN/ipshared/8713/hdl;../../../../9_18.srcs/sources_1/bd/PL_NN/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/debug_interconnect/ipshared/ec67/hdl,,,,,
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.srcs/sources_1/bd/PL_NN/ip/PL_NN_perceptron_0_0/src/blk_mem_gen_0/simulation/blk_mem_gen_v8_4.v,1727197956,verilog,,,,,,,../../../../9_18.srcs/sources_1/bd/PL_NN/ipshared/8713/hdl;../../../../9_18.srcs/sources_1/bd/PL_NN/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/debug_interconnect/ipshared/ec67/hdl,,,,,
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.srcs/sources_1/bd/PL_NN/ip/PL_NN_perceptron_0_1/src/blk_mem_gen_0/simulation/blk_mem_gen_v8_4.v,1727197956,verilog,,,,,,,../../../../9_18.srcs/sources_1/bd/PL_NN/ipshared/8713/hdl;../../../../9_18.srcs/sources_1/bd/PL_NN/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/debug_interconnect/ipshared/ec67/hdl,,,,,
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.srcs/sources_1/bd/PL_NN/ip/PL_NN_perceptron_0_2/src/blk_mem_gen_0/simulation/blk_mem_gen_v8_4.v,1727197957,verilog,,,,,,,../../../../9_18.srcs/sources_1/bd/PL_NN/ipshared/8713/hdl;../../../../9_18.srcs/sources_1/bd/PL_NN/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/debug_interconnect/ipshared/ec67/hdl,,,,,
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.srcs/sources_1/bd/PL_NN/perceptron/rtl/src/blk_mem_gen_0/simulation/blk_mem_gen_v8_4.v,1727197957,verilog,,,,STATE_LOGIC_v8_4;beh_vlog_ff_ce_clr_v8_4;beh_vlog_ff_clr_v8_4;beh_vlog_ff_pre_v8_4;beh_vlog_muxf7_v8_4;blk_mem_axi_read_wrapper_beh_v8_4;blk_mem_axi_regs_fwd_v8_4;blk_mem_axi_write_wrapper_beh_v8_4;blk_mem_gen_v8_4_4;blk_mem_gen_v8_4_4_mem_module;blk_mem_gen_v8_4_4_output_stage;blk_mem_gen_v8_4_4_softecc_output_reg_stage;read_netlist_v8_4;write_netlist_v8_4,,,../../../../9_18.srcs/sources_1/bd/PL_NN/ipshared/8713/hdl;../../../../9_18.srcs/sources_1/bd/PL_NN/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/debug_interconnect/ipshared/ec67/hdl,,,,,
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.srcs/sources_1/bd/debug_interconnect/perceptron/rtl/src/blk_mem_gen_0/simulation/blk_mem_gen_v8_4.v,1727197696,verilog,,,,,,,../../../../9_18.srcs/sources_1/bd/PL_NN/ipshared/8713/hdl;../../../../9_18.srcs/sources_1/bd/PL_NN/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/debug_interconnect/ipshared/ec67/hdl,,,,,
