V 000035 56 361 1268927483676 AND2
(_unit AND2
	(_specify
		(_specparam LibName string \act2\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 44
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 45
			(_port B in )
			(_port Y out )
		)
	)
)
V 000036 56 362 1268927483681 AND2A
(_unit AND2A
	(_specify
		(_specparam LibName string \act2\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 87
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 88
			(_port B in )
			(_port Y out )
		)
	)
)
V 000036 56 364 1268927483686 AND2B
(_unit AND2B
	(_specify
		(_specparam LibName string \act2\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 129
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 130
			(_port B in )
			(_port Y out )
		)
	)
)
V 000035 56 474 1268927483718 AND3
(_unit AND3
	(_specify
		(_specparam LibName string \act2\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 172
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 173
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 174
			(_port C in )
			(_port Y out )
		)
	)
)
V 000036 56 475 1268927483723 AND3A
(_unit AND3A
	(_specify
		(_specparam LibName string \act2\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 216
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 217
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 218
			(_port C in )
			(_port Y out )
		)
	)
)
V 000036 56 475 1268927483734 AND3B
(_unit AND3B
	(_specify
		(_specparam LibName string \act2\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 260
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 261
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 262
			(_port C in )
			(_port Y out )
		)
	)
)
V 000036 56 475 1268927483739 AND3C
(_unit AND3C
	(_specify
		(_specparam LibName string \act2\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 303
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 304
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 305
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 585 1268927483744 AND4
(_unit AND4
	(_specify
		(_specparam LibName string \act2\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 348
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 349
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 350
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 351
			(_port D in )
			(_port Y out )
		)
	)
)
V 000036 56 586 1268927483749 AND4A
(_unit AND4A
	(_specify
		(_specparam LibName string \act2\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 394
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 395
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 396
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 397
			(_port D in )
			(_port Y out )
		)
	)
)
V 000036 56 586 1268927483754 AND4B
(_unit AND4B
	(_specify
		(_specparam LibName string \act2\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 438
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 439
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 440
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 441
			(_port D in )
			(_port Y out )
		)
	)
)
V 000036 56 586 1268927483780 AND4C
(_unit AND4C
	(_specify
		(_specparam LibName string \act2\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 483
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 484
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 485
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 486
			(_port D in )
			(_port Y out )
		)
	)
)
V 000036 56 808 1268927483785 AND4D
(_unit AND4D
	(_specify
		(_specparam LibName string \act2\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \dlm\)
		(_specparam InternalPinName string \X\)
		(_specparam ExtraDelayPaths$A$Y integer 1)
		(_specparam ExtraDelayPaths$B$Y integer 1)
		(_specparam ExtraDelayPaths$C$Y integer 0)
		(_specparam ExtraDelayPaths$D$Y integer 0)
		(_modpath parallel unknown 0 533
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 534
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 535
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 536
			(_port D in )
			(_port Y out )
		)
	)
)
V 000036 56 697 1268927483790 AND5B
(_unit AND5B
	(_specify
		(_specparam LibName string \act2\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$E integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 577
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 578
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 579
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 580
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 581
			(_port E in )
			(_port Y out )
		)
	)
)
V 000034 56 473 1268927483795 AO1
(_unit AO1
	(_specify
		(_specparam LibName string \act2\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 623
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 624
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 625
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 659 1268927483800 AO10
(_unit AO10
	(_specify
		(_specparam LibName string \act2\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 2)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 668
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 669
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 670
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 671
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 672
			(_port E in )
			(_port Y out )
		)
	)
)
V 000035 56 474 1268927483805 AO11
(_unit AO11
	(_specify
		(_specparam LibName string \act2\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 715
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 716
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 717
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 474 1268927483810 AO1A
(_unit AO1A
	(_specify
		(_specparam LibName string \act2\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 2)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 758
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 759
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 760
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 474 1268927483819 AO1B
(_unit AO1B
	(_specify
		(_specparam LibName string \act2\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 801
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 802
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 803
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 474 1268927483828 AO1C
(_unit AO1C
	(_specify
		(_specparam LibName string \act2\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 844
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 845
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 846
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 474 1268927483844 AO1D
(_unit AO1D
	(_specify
		(_specparam LibName string \act2\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 2)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 885
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 886
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 887
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 474 1268927483859 AO1E
(_unit AO1E
	(_specify
		(_specparam LibName string \act2\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 931
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 932
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 933
			(_port C in )
			(_port Y out )
		)
	)
)
V 000034 56 584 1268927483864 AO2
(_unit AO2
	(_specify
		(_specparam LibName string \act2\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 976
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 977
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 978
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 979
			(_port D in )
			(_port Y out )
		)
	)
)
V 000035 56 589 1268927483874 AO2A
(_unit AO2A
	(_specify
		(_specparam LibName string \act2\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 1023
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1024
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1025
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1026
			(_port D in )
			(_port Y out )
		)
	)
)
V 000035 56 589 1268927483879 AO2B
(_unit AO2B
	(_specify
		(_specparam LibName string \act2\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 1071
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1072
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1073
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1074
			(_port D in )
			(_port Y out )
		)
	)
)
V 000035 56 589 1268927483884 AO2C
(_unit AO2C
	(_specify
		(_specparam LibName string \act2\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 1119
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1120
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1121
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1122
			(_port D in )
			(_port Y out )
		)
	)
)
V 000035 56 589 1268927483889 AO2D
(_unit AO2D
	(_specify
		(_specparam LibName string \act2\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 1174
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1175
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1176
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1177
			(_port D in )
			(_port Y out )
		)
	)
)
V 000035 56 589 1268927483894 AO2E
(_unit AO2E
	(_specify
		(_specparam LibName string \act2\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 1231
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1232
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1233
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1234
			(_port D in )
			(_port Y out )
		)
	)
)
V 000034 56 588 1268927483899 AO3
(_unit AO3
	(_specify
		(_specparam LibName string \act2\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 2)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 1276
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1277
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1278
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1279
			(_port D in )
			(_port Y out )
		)
	)
)
V 000035 56 589 1268927483908 AO3A
(_unit AO3A
	(_specify
		(_specparam LibName string \act2\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 2)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 1320
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1321
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1322
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1323
			(_port D in )
			(_port Y out )
		)
	)
)
V 000035 56 589 1268927483913 AO3B
(_unit AO3B
	(_specify
		(_specparam LibName string \act2\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 2)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 1371
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1372
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1373
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1374
			(_port D in )
			(_port Y out )
		)
	)
)
V 000035 56 589 1268927483918 AO3C
(_unit AO3C
	(_specify
		(_specparam LibName string \act2\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 2)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 1418
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1419
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1420
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1421
			(_port D in )
			(_port Y out )
		)
	)
)
V 000035 56 589 1268927483923 AO4A
(_unit AO4A
	(_specify
		(_specparam LibName string \act2\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 1463
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1464
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1465
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1466
			(_port D in )
			(_port Y out )
		)
	)
)
V 000035 56 589 1268927483932 AO5A
(_unit AO5A
	(_specify
		(_specparam LibName string \act2\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 1508
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1509
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1510
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1511
			(_port D in )
			(_port Y out )
		)
	)
)
V 000034 56 588 1268927483941 AO6
(_unit AO6
	(_specify
		(_specparam LibName string \act2\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 1551
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1552
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1553
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1554
			(_port D in )
			(_port Y out )
		)
	)
)
V 000035 56 589 1268927483950 AO6A
(_unit AO6A
	(_specify
		(_specparam LibName string \act2\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 1595
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1596
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1597
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1598
			(_port D in )
			(_port Y out )
		)
	)
)
V 000034 56 700 1268927483955 AO7
(_unit AO7
	(_specify
		(_specparam LibName string \act2\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$E integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 1640
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1641
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1642
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1643
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1644
			(_port E in )
			(_port Y out )
		)
	)
)
V 000034 56 700 1268927483960 AO8
(_unit AO8
	(_specify
		(_specparam LibName string \act2\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$E integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 1690
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1691
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1692
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1693
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1694
			(_port E in )
			(_port Y out )
		)
	)
)
V 000034 56 700 1268927483965 AO9
(_unit AO9
	(_specify
		(_specparam LibName string \act2\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 2)
		(_specparam InputLoad$E integer 2)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 1737
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1738
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1739
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1740
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1741
			(_port E in )
			(_port Y out )
		)
	)
)
V 000035 56 477 1268927483970 AOI1
(_unit AOI1
	(_specify
		(_specparam LibName string \act2\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 1784
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1785
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1786
			(_port C in )
			(_port Y out )
		)
	)
)
V 000036 56 478 1268927483975 AOI1A
(_unit AOI1A
	(_specify
		(_specparam LibName string \act2\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 1828
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1829
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1830
			(_port C in )
			(_port Y out )
		)
	)
)
V 000036 56 478 1268927483980 AOI1B
(_unit AOI1B
	(_specify
		(_specparam LibName string \act2\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 2)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 1871
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1872
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1873
			(_port C in )
			(_port Y out )
		)
	)
)
V 000036 56 478 1268927483997 AOI1C
(_unit AOI1C
	(_specify
		(_specparam LibName string \act2\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 1915
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1916
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1917
			(_port C in )
			(_port Y out )
		)
	)
)
V 000036 56 478 1268927484002 AOI1D
(_unit AOI1D
	(_specify
		(_specparam LibName string \act2\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 1961
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1962
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1963
			(_port C in )
			(_port Y out )
		)
	)
)
V 000036 56 590 1268927484007 AOI2A
(_unit AOI2A
	(_specify
		(_specparam LibName string \act2\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 2006
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2007
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2008
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2009
			(_port D in )
			(_port Y out )
		)
	)
)
V 000036 56 590 1268927484012 AOI2B
(_unit AOI2B
	(_specify
		(_specparam LibName string \act2\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 2)
		(_specparam InputLoad$D integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 2050
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2051
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2052
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2053
			(_port D in )
			(_port Y out )
		)
	)
)
V 000036 56 590 1268927484021 AOI3A
(_unit AOI3A
	(_specify
		(_specparam LibName string \act2\)
		(_specparam InputLoad$A integer 2)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 2094
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2095
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2096
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2097
			(_port D in )
			(_port Y out )
		)
	)
)
V 000035 56 811 1268927484030 AOI4
(_unit AOI4
	(_specify
		(_specparam LibName string \act2\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \dlm\)
		(_specparam InternalPinName string \X\)
		(_specparam ExtraDelayPaths$A$Y integer 0)
		(_specparam ExtraDelayPaths$B$Y integer 0)
		(_specparam ExtraDelayPaths$C$Y integer 1)
		(_specparam ExtraDelayPaths$D$Y integer 1)
		(_modpath parallel unknown 0 2145
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2146
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2147
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2148
			(_port D in )
			(_port Y out )
		)
	)
)
V 000036 56 590 1268927484039 AOI4A
(_unit AOI4A
	(_specify
		(_specparam LibName string \act2\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 2189
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2190
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2191
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2192
			(_port D in )
			(_port Y out )
		)
	)
)
V 000034 56 476 1268927484044 AX1
(_unit AX1
	(_specify
		(_specparam LibName string \act2\)
		(_specparam InputLoad$A integer 2)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 2)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 2233
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2234
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2235
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 654 1268927484053 AX1A
(_unit AX1A
	(_specify
		(_specparam LibName string \act2\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \dlm\)
		(_specparam InternalPinName string \X\)
		(_specparam ExtraDelayPaths$A$Y integer 1)
		(_specparam ExtraDelayPaths$B$Y integer 1)
		(_specparam ExtraDelayPaths$C$Y integer 0)
		(_modpath parallel unknown 0 2280
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2281
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2282
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 477 1268927484061 AX1B
(_unit AX1B
	(_specify
		(_specparam LibName string \act2\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 2323
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2324
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2325
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 477 1268927484066 AX1C
(_unit AX1C
	(_specify
		(_specparam LibName string \act2\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 2364
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2365
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2366
			(_port C in )
			(_port Y out )
		)
	)
)
V 000038 56 1528 1268927484078 BBDLHS
(_unit BBDLHS
	(_specify
		(_specparam LibName string \act2\)
		(_specparam InputLoad$GIN integer 1)
		(_specparam InputLoad$GOUT integer 1)
		(_specparam InputLoad$E integer 1)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$PAD integer 0)
		(_specparam OutputLoad$PAD integer 0)
		(_specparam OutputLoad$Q integer 0)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \latch\)
		(_specparam LatchType string \io\)
		(_modpath parallel positive 0 2418
			(_code  1 GOUT*AN*E)
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel positive 0 2421
			(_code  2 E)
			(_port GOUT in posedge)
			(_port PAD out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel unknown 0 2423
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel positive 0 2426
			(_code  3 NT*GIN)
			(_port PAD in )
			(_port Q out )
		)
		(_modpath parallel positive 0 2428
			(_port GIN in negedge)
			(_port Q out negedge)
			(_datain PAD in negedge)
		)
		(_tchk setup 0 2431
			(_port D ())
			(_port GOUT (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 2432
			(_port GOUT (negedge))
			(_port D ())
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 2434
			(_port PAD ())
			(_port GIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 2435
			(_port GIN (posedge))
			(_port PAD ())
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 2437
			(_port GOUT (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 2438
			(_port GIN (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000035 56 524 1268927484091 BBHS
(_unit BBHS
	(_specify
		(_specparam LibName string \act2\)
		(_specparam InputLoad$PAD integer 0)
		(_specparam OutputLoad$PAD integer 0)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$E integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \io\)
		(_modpath parallel unknown 0 2480
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 2481
			(_port PAD in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2482
			(_port D in )
			(_port PAD out )
		)
	)
)
V 000036 56 525 1268927484096 BIBUF
(_unit BIBUF
	(_specify
		(_specparam LibName string \act2\)
		(_specparam InputLoad$D integer 0)
		(_specparam InputLoad$E integer 0)
		(_specparam InputLoad$PAD integer 0)
		(_specparam OutputLoad$PAD integer 0)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \io\)
		(_modpath parallel unknown 0 2524
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 2525
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 2526
			(_port PAD in )
			(_port Y out )
		)
	)
)
V 000035 56 253 1268927484101 BUFA
(_unit BUFA
	(_specify
		(_specparam LibName string \act2\)
		(_specparam InputLoad$A integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 2564
			(_port A in )
			(_port Y out )
		)
	)
)
V 000035 56 253 1268927484106 BUFD
(_unit BUFD
	(_specify
		(_specparam LibName string \act2\)
		(_specparam InputLoad$A integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 2604
			(_port A in )
			(_port Y out )
		)
	)
)
V 000035 56 253 1268927484111 BUFF
(_unit BUFF
	(_specify
		(_specparam LibName string \act2\)
		(_specparam InputLoad$A integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 2644
			(_port A in )
			(_port Y out )
		)
	)
)
V 000039 56 528 1268927484116 CLKBIBUF
(_unit CLKBIBUF
	(_specify
		(_specparam LibName string \act2\)
		(_specparam InputLoad$PAD integer 0)
		(_specparam OutputLoad$PAD integer 0)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$E integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \io\)
		(_modpath parallel unknown 0 2688
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 2689
			(_port PAD in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2690
			(_port D in )
			(_port PAD out )
		)
	)
)
V 000037 56 262 1268927484121 CLKBUF
(_unit CLKBUF
	(_specify
		(_specparam LibName string \act2\)
		(_specparam InputLoad$PAD integer 0)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \clkbuf\)
		(_modpath parallel unknown 0 2729
			(_port PAD in )
			(_port Y out )
		)
	)
)
V 000037 56 254 1268927484126 CLKINT
(_unit CLKINT
	(_specify
		(_specparam LibName string \act2\)
		(_specparam InputLoad$A integer 0)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \io\)
		(_modpath parallel unknown 0 2765
			(_port A in )
			(_port Y out )
		)
	)
)
V 000034 56 942 1268927484131 CM7
(_unit CM7
	(_specify
		(_specparam LibName string \act2\)
		(_specparam InputLoad$D0 integer 1)
		(_specparam InputLoad$D1 integer 1)
		(_specparam InputLoad$D2 integer 1)
		(_specparam InputLoad$D3 integer 2)
		(_specparam InputLoad$S0 integer 1)
		(_specparam InputLoad$S10 integer 1)
		(_specparam InputLoad$S11 integer 2)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 2812
			(_port D0 in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2813
			(_port D1 in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2814
			(_port D2 in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2815
			(_port D3 in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2817
			(_port S0 in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2818
			(_port S10 in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2819
			(_port S11 in )
			(_port Y out )
		)
	)
)
V 000035 56 1060 1268927484140 CM8
(_unit CM8
	(_specify
		(_specparam LibName string \act2\)
		(_specparam InputLoad$D0 integer 1)
		(_specparam InputLoad$D1 integer 1)
		(_specparam InputLoad$D2 integer 1)
		(_specparam InputLoad$D3 integer 2)
		(_specparam InputLoad$S00 integer 1)
		(_specparam InputLoad$S01 integer 1)
		(_specparam InputLoad$S10 integer 1)
		(_specparam InputLoad$S11 integer 2)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 2869
			(_port D0 in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2870
			(_port D1 in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2871
			(_port D2 in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2872
			(_port D3 in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2874
			(_port S00 in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2875
			(_port S01 in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2876
			(_port S10 in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2877
			(_port S11 in )
			(_port Y out )
		)
	)
)
V 000034 56 700 1268927484145 CS1
(_unit CS1
	(_specify
		(_specparam LibName string \act2\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 2)
		(_specparam InputLoad$S integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 2918
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2919
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2920
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2921
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2922
			(_port S in )
			(_port Y out )
		)
	)
)
V 000034 56 700 1268927484171 CS2
(_unit CS2
	(_specify
		(_specparam LibName string \act2\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 2)
		(_specparam InputLoad$S integer 2)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 2966
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2967
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2968
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2969
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2970
			(_port S in )
			(_port Y out )
		)
	)
)
V 000035 56 597 1268927484176 CY2A
(_unit CY2A
	(_specify
		(_specparam LibName string \act2\)
		(_specparam InputLoad$A0 integer 1)
		(_specparam InputLoad$A1 integer 2)
		(_specparam InputLoad$B0 integer 1)
		(_specparam InputLoad$B1 integer 2)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 3011
			(_port A0 in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3012
			(_port B0 in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3013
			(_port A1 in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3014
			(_port B1 in )
			(_port Y out )
		)
	)
)
V 000035 56 597 1268927484202 CY2B
(_unit CY2B
	(_specify
		(_specparam LibName string \act2\)
		(_specparam InputLoad$A0 integer 1)
		(_specparam InputLoad$A1 integer 2)
		(_specparam InputLoad$B0 integer 1)
		(_specparam InputLoad$B1 integer 2)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 3055
			(_port A0 in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3056
			(_port B0 in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3057
			(_port A1 in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3058
			(_port B1 in )
			(_port Y out )
		)
	)
)
V 000034 56 800 1268927484207 DF1
(_unit DF1
	(_specify
		(_specparam LibName string \act2\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$CLK integer 1)
		(_specparam OutputLoad$Q integer 0)
		(_specparam EdgeType string \pos\)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam FlipFlopType string \seq\)
		(_modpath parallel positive 0 3104
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 3107
			(_port D ())
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 3108
			(_port CLK (posedge))
			(_port D ())
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3110
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3111
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000035 56 803 1268927484216 DF1A
(_unit DF1A
	(_specify
		(_specparam LibName string \act2\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$CLK integer 1)
		(_specparam OutputLoad$QN integer 0)
		(_specparam EdgeType string \pos\)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam FlipFlopType string \seq\)
		(_modpath parallel negative 0 3158
			(_port CLK in posedge)
			(_port QN out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 3161
			(_port D ())
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 3162
			(_port CLK (posedge))
			(_port D ())
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3164
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3165
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 806 1268927484225 DF1A_CC
(_unit DF1A_CC
	(_specify
		(_specparam LibName string \act2\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$CLK integer 1)
		(_specparam OutputLoad$QN integer 0)
		(_specparam EdgeType string \pos\)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam FlipFlopType string \seq\)
		(_modpath parallel negative 0 3212
			(_port CLK in posedge)
			(_port QN out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 3215
			(_port D ())
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 3216
			(_port CLK (posedge))
			(_port D ())
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3218
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3219
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000035 56 801 1268927484230 DF1B
(_unit DF1B
	(_specify
		(_specparam LibName string \act2\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$CLK integer 1)
		(_specparam OutputLoad$Q integer 0)
		(_specparam EdgeType string \neg\)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam FlipFlopType string \seq\)
		(_modpath parallel positive 0 3266
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_tchk setup 0 3269
			(_port D ())
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 3270
			(_port CLK (negedge))
			(_port D ())
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3272
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3273
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 804 1268927484239 DF1B_CC
(_unit DF1B_CC
	(_specify
		(_specparam LibName string \act2\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$CLK integer 1)
		(_specparam OutputLoad$Q integer 0)
		(_specparam EdgeType string \neg\)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam FlipFlopType string \seq\)
		(_modpath parallel positive 0 3320
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_tchk setup 0 3323
			(_port D ())
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 3324
			(_port CLK (negedge))
			(_port D ())
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3326
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3327
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000035 56 803 1268927484244 DF1C
(_unit DF1C
	(_specify
		(_specparam LibName string \act2\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$CLK integer 1)
		(_specparam OutputLoad$QN integer 0)
		(_specparam EdgeType string \neg\)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam FlipFlopType string \seq\)
		(_modpath parallel negative 0 3374
			(_port CLK in negedge)
			(_port QN out negedge)
			(_datain D in negedge)
		)
		(_tchk setup 0 3377
			(_port D ())
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 3378
			(_port CLK (negedge))
			(_port D ())
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3380
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3381
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 806 1268927484253 DF1C_CC
(_unit DF1C_CC
	(_specify
		(_specparam LibName string \act2\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$CLK integer 1)
		(_specparam OutputLoad$QN integer 0)
		(_specparam EdgeType string \neg\)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam FlipFlopType string \seq\)
		(_modpath parallel negative 0 3428
			(_port CLK in negedge)
			(_port QN out negedge)
			(_datain D in negedge)
		)
		(_tchk setup 0 3431
			(_port D ())
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 3432
			(_port CLK (negedge))
			(_port D ())
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3434
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3435
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 803 1268927484258 DF1_CC
(_unit DF1_CC
	(_specify
		(_specparam LibName string \act2\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$CLK integer 1)
		(_specparam OutputLoad$Q integer 0)
		(_specparam EdgeType string \pos\)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam FlipFlopType string \seq\)
		(_modpath parallel positive 0 3482
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 3485
			(_port D ())
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 3486
			(_port CLK (posedge))
			(_port D ())
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3488
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3489
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000036 56 1409 1268927484263 DFC1
(_unit DFC1
	(_specify
		(_specparam LibName string \act2\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$CLR integer 1)
		(_specparam InputLoad$CLK integer 1)
		(_specparam OutputLoad$Q integer 0)
		(_specparam EdgeType string \pos\)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam FlipFlopType string \combseq\)
		(_specparam InternalPinName string \CLRN\)
		(_specparam ExtraDelayPin string \CLR\)
		(_modpath parallel positive 0 3542
			(_code  1 NT*CLR)
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 3544
			(_port CLR in posedge)
			(_port Q out posedge)
		)
		(_tchk setup 0 3547
			(_port D ())
			(_port CLK (posedge) (_code  2 NTB*CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 3548
			(_port CLK (posedge))
			(_port D () (_code  3 NTB*CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 3551
			(_port CLK (posedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3554
			(_port CLK (posedge) (_code  4 NTB*CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3555
			(_port CLK (negedge) (_code  5 NTB*CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3556
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 3558
			(_port CLR (negedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 1410 1268927484272 DFC1A
(_unit DFC1A
	(_specify
		(_specparam LibName string \act2\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$CLR integer 1)
		(_specparam InputLoad$CLK integer 1)
		(_specparam OutputLoad$Q integer 0)
		(_specparam EdgeType string \neg\)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam FlipFlopType string \combseq\)
		(_specparam InternalPinName string \CLRN\)
		(_specparam ExtraDelayPin string \CLR\)
		(_modpath parallel positive 0 3610
			(_code  1 NT*CLR)
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 3612
			(_port CLR in posedge)
			(_port Q out posedge)
		)
		(_tchk setup 0 3615
			(_port D ())
			(_port CLK (negedge) (_code  2 NTB*CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 3616
			(_port CLK (negedge))
			(_port D () (_code  3 NTB*CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 3619
			(_port CLK (negedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3622
			(_port CLK (posedge) (_code  4 NTB*CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3623
			(_port CLK (negedge) (_code  5 NTB*CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3624
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 3626
			(_port CLR (negedge))
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 1413 1268927484281 DFC1A_CC
(_unit DFC1A_CC
	(_specify
		(_specparam LibName string \act2\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$CLR integer 1)
		(_specparam InputLoad$CLK integer 1)
		(_specparam OutputLoad$Q integer 0)
		(_specparam EdgeType string \neg\)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam FlipFlopType string \combseq\)
		(_specparam InternalPinName string \CLRN\)
		(_specparam ExtraDelayPin string \CLR\)
		(_modpath parallel positive 0 3678
			(_code  1 NT*CLR)
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 3680
			(_port CLR in posedge)
			(_port Q out posedge)
		)
		(_tchk setup 0 3683
			(_port D ())
			(_port CLK (negedge) (_code  2 NTB*CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 3684
			(_port CLK (negedge))
			(_port D () (_code  3 NTB*CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 3687
			(_port CLK (negedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3690
			(_port CLK (posedge) (_code  4 NTB*CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3691
			(_port CLK (negedge) (_code  5 NTB*CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3692
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 3694
			(_port CLR (negedge))
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 1300 1268927484286 DFC1B
(_unit DFC1B
	(_specify
		(_specparam LibName string \act2\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$CLR integer 1)
		(_specparam InputLoad$CLK integer 1)
		(_specparam OutputLoad$Q integer 0)
		(_specparam EdgeType string \pos\)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam FlipFlopType string \seq\)
		(_modpath parallel positive 0 3743
			(_code  1 CLR)
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 3745
			(_port CLR in negedge)
			(_port Q out negedge)
		)
		(_tchk setup 0 3748
			(_port D ())
			(_port CLK (posedge) (_code  2 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 3749
			(_port CLK (posedge))
			(_port D () (_code  3 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 3752
			(_port CLK (posedge))
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3755
			(_port CLK (posedge) (_code  4 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3756
			(_port CLK (negedge) (_code  5 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3757
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 3759
			(_port CLR (posedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 1303 1268927484295 DFC1B_CC
(_unit DFC1B_CC
	(_specify
		(_specparam LibName string \act2\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$CLR integer 1)
		(_specparam InputLoad$CLK integer 1)
		(_specparam OutputLoad$Q integer 0)
		(_specparam EdgeType string \pos\)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam FlipFlopType string \seq\)
		(_modpath parallel positive 0 3808
			(_code  1 CLR)
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 3810
			(_port CLR in negedge)
			(_port Q out negedge)
		)
		(_tchk setup 0 3813
			(_port D ())
			(_port CLK (posedge) (_code  2 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 3814
			(_port CLK (posedge))
			(_port D () (_code  3 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 3817
			(_port CLK (posedge))
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3820
			(_port CLK (posedge) (_code  4 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3821
			(_port CLK (negedge) (_code  5 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3822
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 3824
			(_port CLR (posedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 1300 1268927484300 DFC1D
(_unit DFC1D
	(_specify
		(_specparam LibName string \act2\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$CLR integer 1)
		(_specparam InputLoad$CLK integer 1)
		(_specparam OutputLoad$Q integer 0)
		(_specparam EdgeType string \neg\)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam FlipFlopType string \seq\)
		(_modpath parallel positive 0 3873
			(_code  1 CLR)
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 3875
			(_port CLR in negedge)
			(_port Q out negedge)
		)
		(_tchk setup 0 3878
			(_port D ())
			(_port CLK (negedge) (_code  2 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 3879
			(_port CLK (negedge))
			(_port D () (_code  3 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 3882
			(_port CLK (negedge))
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3885
			(_port CLK (posedge) (_code  4 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3886
			(_port CLK (negedge) (_code  5 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3887
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 3889
			(_port CLR (posedge))
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 1303 1268927484309 DFC1D_CC
(_unit DFC1D_CC
	(_specify
		(_specparam LibName string \act2\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$CLR integer 1)
		(_specparam InputLoad$CLK integer 1)
		(_specparam OutputLoad$Q integer 0)
		(_specparam EdgeType string \neg\)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam FlipFlopType string \seq\)
		(_modpath parallel positive 0 3938
			(_code  1 CLR)
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 3940
			(_port CLR in negedge)
			(_port Q out negedge)
		)
		(_tchk setup 0 3943
			(_port D ())
			(_port CLK (negedge) (_code  2 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 3944
			(_port CLK (negedge))
			(_port D () (_code  3 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 3947
			(_port CLK (negedge))
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3950
			(_port CLK (posedge) (_code  4 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3951
			(_port CLK (negedge) (_code  5 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3952
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 3954
			(_port CLR (posedge))
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 1262 1268927484314 DFC1E
(_unit DFC1E
	(_specify
		(_specparam LibName string \act2\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$CLR integer 2)
		(_specparam InputLoad$CLK integer 2)
		(_specparam OutputLoad$QN integer 1)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam EdgeType string \pos\)
		(_modpath parallel negative 0 4001
			(_code  1 CLR)
			(_port CLK in posedge)
			(_port QN out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 4003
			(_port CLR in negedge)
			(_port QN out negedge)
		)
		(_tchk setup 0 4006
			(_port D ())
			(_port CLK (posedge) (_code  2 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 4007
			(_port CLK (posedge))
			(_port D () (_code  3 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 4010
			(_port CLK (posedge))
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4013
			(_port CLK (posedge) (_code  4 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4014
			(_port CLK (negedge) (_code  5 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4015
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 4017
			(_port CLR (posedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 1262 1268927484345 DFC1G
(_unit DFC1G
	(_specify
		(_specparam LibName string \act2\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$CLR integer 2)
		(_specparam InputLoad$CLK integer 2)
		(_specparam OutputLoad$QN integer 1)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam EdgeType string \neg\)
		(_modpath parallel negative 0 4063
			(_code  1 CLR)
			(_port CLK in negedge)
			(_port QN out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 4065
			(_port CLR in negedge)
			(_port QN out negedge)
		)
		(_tchk setup 0 4068
			(_port D ())
			(_port CLK (negedge) (_code  2 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 4069
			(_port CLK (negedge))
			(_port D () (_code  3 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 4072
			(_port CLK (negedge))
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4075
			(_port CLK (posedge) (_code  4 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4076
			(_port CLK (negedge) (_code  5 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4077
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 4079
			(_port CLR (posedge))
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000039 56 1412 1268927484363 DFC1_CC
(_unit DFC1_CC
	(_specify
		(_specparam LibName string \act2\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$CLR integer 1)
		(_specparam InputLoad$CLK integer 1)
		(_specparam OutputLoad$Q integer 0)
		(_specparam EdgeType string \pos\)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam FlipFlopType string \combseq\)
		(_specparam InternalPinName string \CLRN\)
		(_specparam ExtraDelayPin string \CLR\)
		(_modpath parallel positive 0 4131
			(_code  1 NT*CLR)
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 4133
			(_port CLR in posedge)
			(_port Q out posedge)
		)
		(_tchk setup 0 4136
			(_port D ())
			(_port CLK (posedge) (_code  2 NTB*CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 4137
			(_port CLK (posedge))
			(_port D () (_code  3 NTB*CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 4140
			(_port CLK (posedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4143
			(_port CLK (posedge) (_code  4 NTB*CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4144
			(_port CLK (negedge) (_code  5 NTB*CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4145
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 4147
			(_port CLR (negedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000035 56 1094 1268927484374 DFE
(_unit DFE
	(_specify
		(_specparam LibName string \act2\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$E integer 1)
		(_specparam InputLoad$CLK integer 1)
		(_specparam OutputLoad$Q integer 1)
		(_specparam EdgeType string \pos\)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam FlipFlopType string \seq\)
		(_modpath parallel positive 0 4196
			(_code  1 E)
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 4199
			(_port D ())
			(_port CLK (posedge) (_code  2 E))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 4200
			(_port CLK (posedge))
			(_port D () (_code  3 E))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 4202
			(_port E ())
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 4203
			(_port CLK (posedge))
			(_port E ())
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4205
			(_port CLK (posedge) (_code  4 E))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4206
			(_port CLK (negedge) (_code  5 E))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 1115 1268927484394 DFE1B
(_unit DFE1B
	(_specify
		(_specparam LibName string \act2\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$E integer 1)
		(_specparam InputLoad$CLK integer 1)
		(_specparam OutputLoad$Q integer 1)
		(_specparam EdgeType string \pos\)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam FlipFlopType string \seq\)
		(_modpath parallel positive 0 4255
			(_code  1 NT*E)
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 4258
			(_port D ())
			(_port CLK (posedge) (_code  2 NTB*E))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 4259
			(_port CLK (posedge))
			(_port D () (_code  3 NTB*E))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 4261
			(_port E ())
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 4262
			(_port CLK (posedge))
			(_port E ())
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4264
			(_port CLK (negedge) (_code  4 NTB*E))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4265
			(_port CLK (posedge) (_code  5 NTB*E))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 1118 1268927484422 DFE1B_CC
(_unit DFE1B_CC
	(_specify
		(_specparam LibName string \act2\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$E integer 1)
		(_specparam InputLoad$CLK integer 1)
		(_specparam OutputLoad$Q integer 1)
		(_specparam EdgeType string \pos\)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam FlipFlopType string \seq\)
		(_modpath parallel positive 0 4314
			(_code  1 NT*E)
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 4317
			(_port D ())
			(_port CLK (posedge) (_code  2 NTB*E))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 4318
			(_port CLK (posedge))
			(_port D () (_code  3 NTB*E))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 4320
			(_port E ())
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 4321
			(_port CLK (posedge))
			(_port E ())
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4323
			(_port CLK (negedge) (_code  4 NTB*E))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4324
			(_port CLK (posedge) (_code  5 NTB*E))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 1115 1268927484427 DFE1C
(_unit DFE1C
	(_specify
		(_specparam LibName string \act2\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$E integer 1)
		(_specparam InputLoad$CLK integer 1)
		(_specparam OutputLoad$Q integer 1)
		(_specparam EdgeType string \neg\)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam FlipFlopType string \seq\)
		(_modpath parallel positive 0 4373
			(_code  1 NT*E)
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_tchk setup 0 4376
			(_port D ())
			(_port CLK (negedge) (_code  2 NTB*E))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 4377
			(_port CLK (negedge))
			(_port D () (_code  3 NTB*E))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 4379
			(_port E ())
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 4380
			(_port CLK (negedge))
			(_port E ())
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4382
			(_port CLK (negedge) (_code  4 NTB*E))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4383
			(_port CLK (posedge) (_code  5 NTB*E))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 1118 1268927484440 DFE1C_CC
(_unit DFE1C_CC
	(_specify
		(_specparam LibName string \act2\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$E integer 1)
		(_specparam InputLoad$CLK integer 1)
		(_specparam OutputLoad$Q integer 1)
		(_specparam EdgeType string \neg\)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam FlipFlopType string \seq\)
		(_modpath parallel positive 0 4432
			(_code  1 NT*E)
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_tchk setup 0 4435
			(_port D ())
			(_port CLK (negedge) (_code  2 NTB*E))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 4436
			(_port CLK (negedge))
			(_port D () (_code  3 NTB*E))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 4438
			(_port E ())
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 4439
			(_port CLK (negedge))
			(_port E ())
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4441
			(_port CLK (negedge) (_code  4 NTB*E))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4442
			(_port CLK (posedge) (_code  5 NTB*E))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 1586 1268927484445 DFE3A
(_unit DFE3A
	(_specify
		(_specparam LibName string \act2\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$CLR integer 1)
		(_specparam InputLoad$E integer 1)
		(_specparam InputLoad$CLK integer 1)
		(_specparam OutputLoad$Q integer 1)
		(_specparam EdgeType string \pos\)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam FlipFlopType string \seq\)
		(_modpath parallel positive 0 4495
			(_code  1 E*AN*CLR)
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 4497
			(_port CLR in negedge)
			(_port Q out negedge)
		)
		(_tchk setup 0 4500
			(_port D ())
			(_port CLK (posedge) (_code  2 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 4501
			(_port CLK (posedge))
			(_port D () (_code  3 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 4503
			(_port E ())
			(_port CLK (posedge) (_code  4 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 4504
			(_port CLK (posedge))
			(_port E () (_code  5 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 4507
			(_port CLK (posedge))
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4512
			(_port CLK (posedge) (_code  6 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4513
			(_port CLK (negedge) (_code  7 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4515
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 4516
			(_port CLR (posedge))
			(_port CLK (posedge) (_code  8 E))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 1586 1268927484454 DFE3B
(_unit DFE3B
	(_specify
		(_specparam LibName string \act2\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$CLR integer 1)
		(_specparam InputLoad$E integer 1)
		(_specparam InputLoad$CLK integer 1)
		(_specparam OutputLoad$Q integer 1)
		(_specparam EdgeType string \neg\)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam FlipFlopType string \seq\)
		(_modpath parallel positive 0 4569
			(_code  1 E*AN*CLR)
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 4571
			(_port CLR in negedge)
			(_port Q out negedge)
		)
		(_tchk setup 0 4574
			(_port D ())
			(_port CLK (negedge) (_code  2 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 4575
			(_port CLK (negedge))
			(_port D () (_code  3 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 4577
			(_port E ())
			(_port CLK (negedge) (_code  4 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 4578
			(_port CLK (negedge))
			(_port E () (_code  5 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 4581
			(_port CLK (negedge))
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4584
			(_port CLK (posedge) (_code  6 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4585
			(_port CLK (negedge) (_code  7 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4587
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 4588
			(_port CLR (posedge))
			(_port CLK (negedge) (_code  8 E))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 1590 1268927484472 DFE3C
(_unit DFE3C
	(_specify
		(_specparam LibName string \act2\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$CLR integer 1)
		(_specparam InputLoad$E integer 1)
		(_specparam InputLoad$CLK integer 1)
		(_specparam OutputLoad$Q integer 1)
		(_specparam EdgeType string \pos\)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam FlipFlopType string \seq\)
		(_modpath parallel positive 0 4642
			(_code  1 NT*E*AN*CLR)
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 4644
			(_port CLR in negedge)
			(_port Q out negedge)
		)
		(_tchk setup 0 4647
			(_port D ())
			(_port CLK (posedge) (_code  2 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 4648
			(_port CLK (posedge))
			(_port D () (_code  3 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 4651
			(_port CLK (posedge))
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 4655
			(_port E ())
			(_port CLK (posedge) (_code  4 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 4656
			(_port CLK (posedge))
			(_port E () (_code  5 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4658
			(_port CLK (posedge) (_code  6 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4659
			(_port CLK (negedge) (_code  7 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4661
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 4662
			(_port CLR (posedge))
			(_port CLK (posedge) (_code  8 E_))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 1590 1268927484515 DFE3D
(_unit DFE3D
	(_specify
		(_specparam LibName string \act2\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$CLR integer 1)
		(_specparam InputLoad$E integer 1)
		(_specparam InputLoad$CLK integer 1)
		(_specparam OutputLoad$Q integer 1)
		(_specparam EdgeType string \neg\)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam FlipFlopType string \seq\)
		(_modpath parallel positive 0 4717
			(_code  1 NT*E*AN*CLR)
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 4719
			(_port CLR in negedge)
			(_port Q out negedge)
		)
		(_tchk setup 0 4722
			(_port D ())
			(_port CLK (negedge) (_code  2 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 4723
			(_port CLK (negedge))
			(_port D () (_code  3 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 4725
			(_port E ())
			(_port CLK (negedge) (_code  4 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 4726
			(_port CLK (negedge))
			(_port E () (_code  5 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 4729
			(_port CLK (negedge))
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4732
			(_port CLK (posedge) (_code  6 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4733
			(_port CLK (negedge) (_code  7 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4735
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 4736
			(_port CLR (posedge))
			(_port CLK (negedge) (_code  8 E_))
			(_register (NOTIFY_REG))
		)
	)
)
V 000036 56 1099 1268927484520 DFEA
(_unit DFEA
	(_specify
		(_specparam LibName string \act2\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$E integer 1)
		(_specparam InputLoad$CLK integer 1)
		(_specparam OutputLoad$Q integer 1)
		(_specparam EdgeType string \neg\)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam FlipFlopType string \combseq\)
		(_modpath parallel positive 0 4786
			(_code  1 E)
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_tchk setup 0 4789
			(_port D ())
			(_port CLK (negedge) (_code  2 E))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 4790
			(_port CLK (negedge))
			(_port D () (_code  3 E))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 4792
			(_port E ())
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 4793
			(_port CLK (negedge))
			(_port E ())
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4795
			(_port CLK (posedge) (_code  4 E))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4796
			(_port CLK (negedge) (_code  5 E))
			(_register (NOTIFY_REG))
		)
	)
)
V 000039 56 1102 1268927484529 DFEA_CC
(_unit DFEA_CC
	(_specify
		(_specparam LibName string \act2\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$E integer 1)
		(_specparam InputLoad$CLK integer 1)
		(_specparam OutputLoad$Q integer 1)
		(_specparam EdgeType string \neg\)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam FlipFlopType string \combseq\)
		(_modpath parallel positive 0 4845
			(_code  1 E)
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_tchk setup 0 4848
			(_port D ())
			(_port CLK (negedge) (_code  2 E))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 4849
			(_port CLK (negedge))
			(_port D () (_code  3 E))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 4851
			(_port E ())
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 4852
			(_port CLK (negedge))
			(_port E ())
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4854
			(_port CLK (posedge) (_code  4 E))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4855
			(_port CLK (negedge) (_code  5 E))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 1097 1268927484534 DFE_CC
(_unit DFE_CC
	(_specify
		(_specparam LibName string \act2\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$E integer 1)
		(_specparam InputLoad$CLK integer 1)
		(_specparam OutputLoad$Q integer 1)
		(_specparam EdgeType string \pos\)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam FlipFlopType string \seq\)
		(_modpath parallel positive 0 4904
			(_code  1 E)
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 4907
			(_port D ())
			(_port CLK (posedge) (_code  2 E))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 4908
			(_port CLK (posedge))
			(_port D () (_code  3 E))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 4910
			(_port E ())
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 4911
			(_port CLK (posedge))
			(_port E ())
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4913
			(_port CLK (posedge) (_code  4 E))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4914
			(_port CLK (negedge) (_code  5 E))
			(_register (NOTIFY_REG))
		)
	)
)
V 000035 56 1493 1268927484539 DFM
(_unit DFM
	(_specify
		(_specparam LibName string \act2\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$S integer 1)
		(_specparam InputLoad$CLK integer 1)
		(_specparam OutputLoad$Q integer 0)
		(_specparam EdgeType string \pos\)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam FlipFlopType string \seq\)
		(_modpath parallel positive 0 4966
			(_code  1 NT*S)
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain A in posedge)
		)
		(_modpath parallel positive 0 4968
			(_code  2 S)
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain B in posedge)
		)
		(_tchk setup 0 4971
			(_port A ())
			(_port CLK (posedge) (_code  3 NTB*S))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 4972
			(_port CLK (posedge))
			(_port A () (_code  4 NTB*S))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 4973
			(_port B ())
			(_port CLK (posedge) (_code  5 S))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 4974
			(_port CLK (posedge))
			(_port B () (_code  6 S))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 4976
			(_port S ())
			(_port CLK (posedge) (_code  7 EN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 4977
			(_port CLK (posedge))
			(_port S () (_code  8 EN))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4979
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4980
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 1498 1268927484548 DFM1B
(_unit DFM1B
	(_specify
		(_specparam LibName string \act2\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$S integer 2)
		(_specparam InputLoad$CLK integer 1)
		(_specparam OutputLoad$QN integer 0)
		(_specparam EdgeType string \pos\)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam FlipFlopType string \seq\)
		(_modpath parallel negative 0 5032
			(_code  1 NT*S)
			(_port CLK in posedge)
			(_port QN out posedge)
			(_datain A in posedge)
		)
		(_modpath parallel negative 0 5034
			(_code  2 S)
			(_port CLK in posedge)
			(_port QN out posedge)
			(_datain B in posedge)
		)
		(_tchk setup 0 5037
			(_port A ())
			(_port CLK (posedge) (_code  3 NTB*S))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 5038
			(_port CLK (posedge))
			(_port A () (_code  4 NTB*S))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 5039
			(_port B ())
			(_port CLK (posedge) (_code  5 S))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 5040
			(_port CLK (posedge))
			(_port B () (_code  6 S))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 5042
			(_port S ())
			(_port CLK (posedge) (_code  7 EN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 5043
			(_port CLK (posedge))
			(_port S () (_code  8 EN))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5045
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5046
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 1501 1268927484565 DFM1B_CC
(_unit DFM1B_CC
	(_specify
		(_specparam LibName string \act2\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$S integer 2)
		(_specparam InputLoad$CLK integer 1)
		(_specparam OutputLoad$QN integer 0)
		(_specparam EdgeType string \pos\)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam FlipFlopType string \seq\)
		(_modpath parallel negative 0 5098
			(_code  1 NT*S)
			(_port CLK in posedge)
			(_port QN out posedge)
			(_datain A in posedge)
		)
		(_modpath parallel negative 0 5100
			(_code  2 S)
			(_port CLK in posedge)
			(_port QN out posedge)
			(_datain B in posedge)
		)
		(_tchk setup 0 5103
			(_port A ())
			(_port CLK (posedge) (_code  3 NTB*S))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 5104
			(_port CLK (posedge))
			(_port A () (_code  4 NTB*S))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 5105
			(_port B ())
			(_port CLK (posedge) (_code  5 S))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 5106
			(_port CLK (posedge))
			(_port B () (_code  6 S))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 5108
			(_port S ())
			(_port CLK (posedge) (_code  7 EN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 5109
			(_port CLK (posedge))
			(_port S () (_code  8 EN))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5111
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5112
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 1498 1268927484578 DFM1C
(_unit DFM1C
	(_specify
		(_specparam LibName string \act2\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$S integer 2)
		(_specparam InputLoad$CLK integer 1)
		(_specparam OutputLoad$QN integer 0)
		(_specparam EdgeType string \neg\)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam FlipFlopType string \seq\)
		(_modpath parallel negative 0 5164
			(_code  1 NT*S)
			(_port CLK in negedge)
			(_port QN out negedge)
			(_datain A in negedge)
		)
		(_modpath parallel negative 0 5166
			(_code  2 S)
			(_port CLK in negedge)
			(_port QN out negedge)
			(_datain B in negedge)
		)
		(_tchk setup 0 5169
			(_port A ())
			(_port CLK (negedge) (_code  3 NTB*S))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 5170
			(_port CLK (negedge))
			(_port A () (_code  4 NTB*S))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 5171
			(_port B ())
			(_port CLK (negedge) (_code  5 S))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 5172
			(_port CLK (negedge))
			(_port B () (_code  6 S))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 5174
			(_port S ())
			(_port CLK (negedge) (_code  7 EN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 5175
			(_port CLK (negedge))
			(_port S () (_code  8 EN))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5177
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5178
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 1501 1268927484598 DFM1C_CC
(_unit DFM1C_CC
	(_specify
		(_specparam LibName string \act2\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$S integer 2)
		(_specparam InputLoad$CLK integer 1)
		(_specparam OutputLoad$QN integer 0)
		(_specparam EdgeType string \neg\)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam FlipFlopType string \seq\)
		(_modpath parallel negative 0 5230
			(_code  1 NT*S)
			(_port CLK in negedge)
			(_port QN out negedge)
			(_datain A in negedge)
		)
		(_modpath parallel negative 0 5232
			(_code  2 S)
			(_port CLK in negedge)
			(_port QN out negedge)
			(_datain B in negedge)
		)
		(_tchk setup 0 5235
			(_port A ())
			(_port CLK (negedge) (_code  3 NTB*S))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 5236
			(_port CLK (negedge))
			(_port A () (_code  4 NTB*S))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 5237
			(_port B ())
			(_port CLK (negedge) (_code  5 S))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 5238
			(_port CLK (negedge))
			(_port B () (_code  6 S))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 5240
			(_port S ())
			(_port CLK (negedge) (_code  7 EN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 5241
			(_port CLK (negedge))
			(_port S () (_code  8 EN))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5243
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5244
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000036 56 2061 1268927484603 DFM3
(_unit DFM3
	(_specify
		(_specparam LibName string \act2\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$S integer 1)
		(_specparam InputLoad$CLR integer 1)
		(_specparam InputLoad$CLK integer 1)
		(_specparam OutputLoad$Q integer 0)
		(_specparam EdgeType string \pos\)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam FlipFlopType string \combseq\)
		(_specparam InternalPinName string \X\)
		(_specparam ExtraDelayPin string \CLR\)
		(_modpath parallel positive 0 5305
			(_code  1 NT*S*AN*NT*CLR)
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain A in posedge)
		)
		(_modpath parallel positive 0 5307
			(_code  2 S*AN*NT*CLR)
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain B in posedge)
		)
		(_modpath parallel positive 0 5309
			(_port CLR in posedge)
			(_port Q out posedge)
		)
		(_tchk setup 0 5312
			(_port A ())
			(_port CLK (posedge) (_code  3 EN_A))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 5313
			(_port CLK (posedge))
			(_port A () (_code  4 EN_A))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 5314
			(_port B ())
			(_port CLK (posedge) (_code  5 EN_B))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 5315
			(_port CLK (posedge))
			(_port B () (_code  6 EN_B))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 5317
			(_port S ())
			(_port CLK (posedge) (_code  7 EN1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 5318
			(_port CLK (posedge))
			(_port S () (_code  8 EN1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 5321
			(_port CLK (posedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5324
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5325
			(_port CLK (posedge) (_code  9 CLR_))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5326
			(_port CLK (negedge) (_code  10 CLR_))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 5328
			(_port CLR (negedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 1966 1268927484613 DFM3B
(_unit DFM3B
	(_specify
		(_specparam LibName string \act2\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$S integer 1)
		(_specparam InputLoad$CLR integer 1)
		(_specparam InputLoad$CLK integer 1)
		(_specparam OutputLoad$Q integer 0)
		(_specparam EdgeType string \neg\)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam FlipFlopType string \seq\)
		(_modpath parallel positive 0 5387
			(_code  1 NT*S*AN*CLR)
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain A in negedge)
		)
		(_modpath parallel positive 0 5389
			(_code  2 S*AN*CLR)
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain B in negedge)
		)
		(_modpath parallel positive 0 5391
			(_port CLR in negedge)
			(_port Q out negedge)
		)
		(_tchk setup 0 5394
			(_port A ())
			(_port CLK (negedge) (_code  3 EN_A))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 5395
			(_port CLK (negedge))
			(_port A () (_code  4 EN_A))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 5396
			(_port B ())
			(_port CLK (negedge) (_code  5 EN_B))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 5397
			(_port CLK (negedge))
			(_port B () (_code  6 EN_B))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 5399
			(_port S ())
			(_port CLK (negedge) (_code  7 EN1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 5400
			(_port CLK (negedge))
			(_port S () (_code  8 EN1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 5403
			(_port CLK (negedge))
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5406
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5407
			(_port CLK (negedge) (_code  9 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5408
			(_port CLK (posedge) (_code  10 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 5410
			(_port CLR (posedge))
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 2062 1268927484624 DFM3E
(_unit DFM3E
	(_specify
		(_specparam LibName string \act2\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$S integer 1)
		(_specparam InputLoad$CLR integer 1)
		(_specparam InputLoad$CLK integer 1)
		(_specparam OutputLoad$Q integer 0)
		(_specparam EdgeType string \neg\)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam FlipFlopType string \combseq\)
		(_specparam InternalPinName string \X\)
		(_specparam ExtraDelayPin string \CLR\)
		(_modpath parallel positive 0 5471
			(_code  1 NT*S*AN*NT*CLR)
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain A in negedge)
		)
		(_modpath parallel positive 0 5473
			(_code  2 S*AN*NT*CLR)
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain B in negedge)
		)
		(_modpath parallel positive 0 5475
			(_port CLR in posedge)
			(_port Q out posedge)
		)
		(_tchk setup 0 5478
			(_port A ())
			(_port CLK (negedge) (_code  3 EN_A))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 5479
			(_port CLK (negedge))
			(_port A () (_code  4 EN_A))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 5480
			(_port B ())
			(_port CLK (negedge) (_code  5 EN_B))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 5481
			(_port CLK (negedge))
			(_port B () (_code  6 EN_B))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 5483
			(_port S ())
			(_port CLK (negedge) (_code  7 EN1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 5484
			(_port CLK (negedge))
			(_port S () (_code  8 EN1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 5487
			(_port CLK (negedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5490
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5491
			(_port CLK (negedge) (_code  9 CLR_))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5492
			(_port CLK (posedge) (_code  10 CLR_))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 5494
			(_port CLR (negedge))
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 1970 1268927484641 DFM4C
(_unit DFM4C
	(_specify
		(_specparam LibName string \act2\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$S integer 2)
		(_specparam InputLoad$PRE integer 1)
		(_specparam InputLoad$CLK integer 1)
		(_specparam OutputLoad$QN integer 0)
		(_specparam EdgeType string \pos\)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam FlipFlopType string \seq\)
		(_modpath parallel negative 0 5553
			(_code  1 NT*S*AN*PRE)
			(_port CLK in posedge)
			(_port QN out posedge)
			(_datain A in posedge)
		)
		(_modpath parallel negative 0 5555
			(_code  2 S*AN*PRE)
			(_port CLK in posedge)
			(_port QN out posedge)
			(_datain B in posedge)
		)
		(_modpath parallel positive 0 5557
			(_port PRE in negedge)
			(_port QN out negedge)
		)
		(_tchk setup 0 5560
			(_port A ())
			(_port CLK (posedge) (_code  3 EN_A))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 5561
			(_port CLK (posedge))
			(_port A () (_code  4 EN_A))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 5562
			(_port B ())
			(_port CLK (posedge) (_code  5 EN_B))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 5563
			(_port CLK (posedge))
			(_port B () (_code  6 EN_B))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 5565
			(_port S ())
			(_port CLK (posedge) (_code  7 EN1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 5566
			(_port CLK (posedge))
			(_port S () (_code  8 EN1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 5569
			(_port CLK (posedge))
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5572
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5573
			(_port CLK (posedge) (_code  9 PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5574
			(_port CLK (negedge) (_code  10 PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 5576
			(_port PRE (posedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 1970 1268927484650 DFM4D
(_unit DFM4D
	(_specify
		(_specparam LibName string \act2\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$S integer 2)
		(_specparam InputLoad$PRE integer 1)
		(_specparam InputLoad$CLK integer 1)
		(_specparam OutputLoad$QN integer 0)
		(_specparam EdgeType string \neg\)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam FlipFlopType string \seq\)
		(_modpath parallel negative 0 5635
			(_code  1 NT*S*AN*PRE)
			(_port CLK in negedge)
			(_port QN out negedge)
			(_datain A in negedge)
		)
		(_modpath parallel negative 0 5637
			(_code  2 S*AN*PRE)
			(_port CLK in negedge)
			(_port QN out negedge)
			(_datain B in negedge)
		)
		(_modpath parallel positive 0 5639
			(_port PRE in negedge)
			(_port QN out negedge)
		)
		(_tchk setup 0 5642
			(_port A ())
			(_port CLK (negedge) (_code  3 EN_A))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 5643
			(_port CLK (negedge))
			(_port A () (_code  4 EN_A))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 5644
			(_port B ())
			(_port CLK (negedge) (_code  5 EN_B))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 5645
			(_port CLK (negedge))
			(_port B () (_code  6 EN_B))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 5647
			(_port S ())
			(_port CLK (negedge) (_code  7 EN1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 5648
			(_port CLK (negedge))
			(_port S () (_code  8 EN1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 5651
			(_port CLK (negedge))
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5654
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5655
			(_port CLK (negedge) (_code  9 PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5656
			(_port CLK (posedge) (_code  10 PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 5658
			(_port PRE (posedge))
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 3103 1268927484660 DFM6A
(_unit DFM6A
	(_specify
		(_specparam LibName string \act2\)
		(_specparam InputLoad$D0 integer 1)
		(_specparam InputLoad$D1 integer 1)
		(_specparam InputLoad$D2 integer 1)
		(_specparam InputLoad$D3 integer 1)
		(_specparam InputLoad$S0 integer 1)
		(_specparam InputLoad$S1 integer 1)
		(_specparam InputLoad$CLR integer 1)
		(_specparam InputLoad$CLK integer 1)
		(_specparam OutputLoad$Q integer 0)
		(_specparam EdgeType string \pos\)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam FlipFlopType string \seq\)
		(_modpath parallel positive 0 5731
			(_code  1 NT*S0*AN*NT*S1*AN*CLR)
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain D0 in posedge)
		)
		(_modpath parallel positive 0 5733
			(_code  2 S0*AN*NT*S1*AN*CLR)
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain D1 in posedge)
		)
		(_modpath parallel positive 0 5735
			(_code  3 NT*S0*AN*S1*AN*CLR)
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain D2 in posedge)
		)
		(_modpath parallel positive 0 5737
			(_code  4 S0*AN*S1*AN*CLR)
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain D3 in posedge)
		)
		(_modpath parallel positive 0 5739
			(_port CLR in negedge)
			(_port Q out negedge)
		)
		(_tchk setup 0 5742
			(_port D0 ())
			(_port CLK (posedge) (_code  5 EN_D0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 5743
			(_port CLK (posedge))
			(_port D0 () (_code  6 EN_D0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 5744
			(_port D1 ())
			(_port CLK (posedge) (_code  7 EN_D1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 5745
			(_port CLK (posedge))
			(_port D1 () (_code  8 EN_D1))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 5746
			(_port D2 ())
			(_port CLK (posedge) (_code  9 EN_D2))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 5747
			(_port CLK (posedge))
			(_port D2 () (_code  10 EN_D2))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 5748
			(_port D3 ())
			(_port CLK (posedge) (_code  11 EN_D3))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 5749
			(_port CLK (posedge))
			(_port D3 () (_code  12 EN_D3))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 5751
			(_port S0 ())
			(_port CLK (posedge) (_code  13 EN_S0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 5752
			(_port CLK (posedge))
			(_port S0 () (_code  14 EN_S0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 5753
			(_port S1 ())
			(_port CLK (posedge) (_code  15 EN_S1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 5754
			(_port CLK (posedge))
			(_port S1 () (_code  16 EN_S1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 5756
			(_port CLK (posedge))
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5758
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5759
			(_port CLK (posedge) (_code  17 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5760
			(_port CLK (negedge) (_code  18 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 5762
			(_port CLR (posedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 3103 1268927484669 DFM6B
(_unit DFM6B
	(_specify
		(_specparam LibName string \act2\)
		(_specparam InputLoad$D0 integer 1)
		(_specparam InputLoad$D1 integer 1)
		(_specparam InputLoad$D2 integer 1)
		(_specparam InputLoad$D3 integer 1)
		(_specparam InputLoad$S0 integer 1)
		(_specparam InputLoad$S1 integer 1)
		(_specparam InputLoad$CLR integer 1)
		(_specparam InputLoad$CLK integer 1)
		(_specparam OutputLoad$Q integer 0)
		(_specparam EdgeType string \neg\)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam FlipFlopType string \seq\)
		(_modpath parallel positive 0 5835
			(_code  1 NT*S0*AN*NT*S1*AN*CLR)
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain D0 in negedge)
		)
		(_modpath parallel positive 0 5837
			(_code  2 S0*AN*NT*S1*AN*CLR)
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain D1 in negedge)
		)
		(_modpath parallel positive 0 5839
			(_code  3 NT*S0*AN*S1*AN*CLR)
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain D2 in negedge)
		)
		(_modpath parallel positive 0 5841
			(_code  4 S0*AN*S1*AN*CLR)
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain D3 in negedge)
		)
		(_modpath parallel positive 0 5843
			(_port CLR in negedge)
			(_port Q out negedge)
		)
		(_tchk setup 0 5846
			(_port D0 ())
			(_port CLK (negedge) (_code  5 EN_D0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 5847
			(_port CLK (negedge))
			(_port D0 () (_code  6 EN_D0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 5848
			(_port D1 ())
			(_port CLK (negedge) (_code  7 EN_D1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 5849
			(_port CLK (negedge))
			(_port D1 () (_code  8 EN_D1))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 5850
			(_port D2 ())
			(_port CLK (negedge) (_code  9 EN_D2))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 5851
			(_port CLK (negedge))
			(_port D2 () (_code  10 EN_D2))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 5852
			(_port D3 ())
			(_port CLK (negedge) (_code  11 EN_D3))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 5853
			(_port CLK (negedge))
			(_port D3 () (_code  12 EN_D3))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 5855
			(_port S0 ())
			(_port CLK (negedge) (_code  13 EN_S0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 5856
			(_port CLK (negedge))
			(_port S0 () (_code  14 EN_S0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 5857
			(_port S1 ())
			(_port CLK (negedge) (_code  15 EN_S1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 5858
			(_port CLK (negedge))
			(_port S1 () (_code  16 EN_S1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 5860
			(_port CLK (negedge))
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5862
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5863
			(_port CLK (posedge) (_code  17 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5864
			(_port CLK (negedge) (_code  18 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 5866
			(_port CLR (posedge))
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 3410 1268927484674 DFM7A
(_unit DFM7A
	(_specify
		(_specparam LibName string \act2\)
		(_specparam InputLoad$D0 integer 1)
		(_specparam InputLoad$D1 integer 1)
		(_specparam InputLoad$D2 integer 1)
		(_specparam InputLoad$D3 integer 1)
		(_specparam InputLoad$S0 integer 1)
		(_specparam InputLoad$S10 integer 1)
		(_specparam InputLoad$S11 integer 1)
		(_specparam InputLoad$CLR integer 1)
		(_specparam InputLoad$CLK integer 1)
		(_specparam OutputLoad$Q integer 0)
		(_specparam EdgeType string \pos\)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam FlipFlopType string \seq\)
		(_modpath parallel positive 0 5944
			(_code  1 NT*S0*AN*NT*S10*OR*S11*AN*CLR)
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain D0 in posedge)
		)
		(_modpath parallel positive 0 5946
			(_code  2 S0*AN*NT*S10*OR*S11*AN*CLR)
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain D1 in posedge)
		)
		(_modpath parallel positive 0 5948
			(_code  3 NT*S0*AN*S10*OR*S11*AN*CLR)
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain D2 in posedge)
		)
		(_modpath parallel positive 0 5950
			(_code  4 S0*AN*S10*OR*S11*AN*CLR)
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain D3 in posedge)
		)
		(_modpath parallel positive 0 5952
			(_port CLR in negedge)
			(_port Q out negedge)
		)
		(_tchk setup 0 5955
			(_port D0 ())
			(_port CLK (posedge) (_code  5 EN_D0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 5956
			(_port CLK (posedge))
			(_port D0 () (_code  6 EN_D0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 5957
			(_port D1 ())
			(_port CLK (posedge) (_code  7 EN_D1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 5958
			(_port CLK (posedge))
			(_port D1 () (_code  8 EN_D1))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 5959
			(_port D2 ())
			(_port CLK (posedge) (_code  9 EN_D2))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 5960
			(_port CLK (posedge))
			(_port D2 () (_code  10 EN_D2))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 5961
			(_port D3 ())
			(_port CLK (posedge) (_code  11 EN_D3))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 5962
			(_port CLK (posedge))
			(_port D3 () (_code  12 EN_D3))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 5964
			(_port S0 ())
			(_port CLK (posedge) (_code  13 EN_S0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 5965
			(_port CLK (posedge))
			(_port S0 () (_code  14 EN_S0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 5966
			(_port S10 ())
			(_port CLK (posedge) (_code  15 EN_S10))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 5967
			(_port CLK (posedge))
			(_port S10 () (_code  16 EN_S10))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 5968
			(_port S11 ())
			(_port CLK (posedge) (_code  17 EN_S11))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 5969
			(_port CLK (posedge))
			(_port S11 () (_code  18 EN_S11))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 5971
			(_port CLK (posedge))
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5973
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5974
			(_port CLK (posedge) (_code  19 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5975
			(_port CLK (negedge) (_code  20 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 5977
			(_port CLR (posedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 3410 1268927484686 DFM7B
(_unit DFM7B
	(_specify
		(_specparam LibName string \act2\)
		(_specparam InputLoad$D0 integer 1)
		(_specparam InputLoad$D1 integer 1)
		(_specparam InputLoad$D2 integer 1)
		(_specparam InputLoad$D3 integer 1)
		(_specparam InputLoad$S0 integer 1)
		(_specparam InputLoad$S10 integer 1)
		(_specparam InputLoad$S11 integer 1)
		(_specparam InputLoad$CLR integer 1)
		(_specparam InputLoad$CLK integer 1)
		(_specparam OutputLoad$Q integer 0)
		(_specparam EdgeType string \neg\)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam FlipFlopType string \seq\)
		(_modpath parallel positive 0 6058
			(_code  1 NT*S0*AN*NT*S10*OR*S11*AN*CLR)
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain D0 in negedge)
		)
		(_modpath parallel positive 0 6060
			(_code  2 S0*AN*NT*S10*OR*S11*AN*CLR)
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain D1 in negedge)
		)
		(_modpath parallel positive 0 6062
			(_code  3 NT*S0*AN*S10*OR*S11*AN*CLR)
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain D2 in negedge)
		)
		(_modpath parallel positive 0 6064
			(_code  4 S0*AN*S10*OR*S11*AN*CLR)
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain D3 in negedge)
		)
		(_modpath parallel positive 0 6066
			(_port CLR in negedge)
			(_port Q out negedge)
		)
		(_tchk setup 0 6069
			(_port D0 ())
			(_port CLK (negedge) (_code  5 EN_D0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6070
			(_port CLK (negedge))
			(_port D0 () (_code  6 EN_D0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 6071
			(_port D1 ())
			(_port CLK (negedge) (_code  7 EN_D1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6072
			(_port CLK (negedge))
			(_port D1 () (_code  8 EN_D1))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 6073
			(_port D2 ())
			(_port CLK (negedge) (_code  9 EN_D2))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6074
			(_port CLK (negedge))
			(_port D2 () (_code  10 EN_D2))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 6075
			(_port D3 ())
			(_port CLK (negedge) (_code  11 EN_D3))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6076
			(_port CLK (negedge))
			(_port D3 () (_code  12 EN_D3))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 6078
			(_port S0 ())
			(_port CLK (negedge) (_code  13 EN_S0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6079
			(_port CLK (negedge))
			(_port S0 () (_code  14 EN_S0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 6080
			(_port S10 ())
			(_port CLK (negedge) (_code  15 EN_S10))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6081
			(_port CLK (negedge))
			(_port S10 () (_code  16 EN_S10))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 6082
			(_port S11 ())
			(_port CLK (negedge) (_code  17 EN_S11))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6083
			(_port CLK (negedge))
			(_port S11 () (_code  18 EN_S11))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6085
			(_port CLK (negedge))
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6087
			(_port CLK (posedge) (_code  19 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6088
			(_port CLK (negedge) (_code  20 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6089
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 6091
			(_port CLR (posedge))
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000036 56 1494 1268927484691 DFMA
(_unit DFMA
	(_specify
		(_specparam LibName string \act2\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$S integer 1)
		(_specparam InputLoad$CLK integer 1)
		(_specparam OutputLoad$Q integer 0)
		(_specparam EdgeType string \neg\)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam FlipFlopType string \seq\)
		(_modpath parallel positive 0 6142
			(_code  1 NT*S)
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain A in negedge)
		)
		(_modpath parallel positive 0 6144
			(_code  2 S)
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain B in negedge)
		)
		(_tchk setup 0 6147
			(_port A ())
			(_port CLK (negedge) (_code  3 NTB*S))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6148
			(_port CLK (negedge))
			(_port A () (_code  4 NTB*S))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 6149
			(_port B ())
			(_port CLK (negedge) (_code  5 S))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6150
			(_port CLK (negedge))
			(_port B () (_code  6 S))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 6152
			(_port S ())
			(_port CLK (negedge) (_code  7 EN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6153
			(_port CLK (negedge))
			(_port S () (_code  8 EN))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6155
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6156
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000039 56 1497 1268927484700 DFMA_CC
(_unit DFMA_CC
	(_specify
		(_specparam LibName string \act2\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$S integer 1)
		(_specparam InputLoad$CLK integer 1)
		(_specparam OutputLoad$Q integer 0)
		(_specparam EdgeType string \neg\)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam FlipFlopType string \seq\)
		(_modpath parallel positive 0 6208
			(_code  1 NT*S)
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain A in negedge)
		)
		(_modpath parallel positive 0 6210
			(_code  2 S)
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain B in negedge)
		)
		(_tchk setup 0 6213
			(_port A ())
			(_port CLK (negedge) (_code  3 NTB*S))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6214
			(_port CLK (negedge))
			(_port A () (_code  4 NTB*S))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 6215
			(_port B ())
			(_port CLK (negedge) (_code  5 S))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6216
			(_port CLK (negedge))
			(_port B () (_code  6 S))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 6218
			(_port S ())
			(_port CLK (negedge) (_code  7 EN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6219
			(_port CLK (negedge))
			(_port S () (_code  8 EN))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6221
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6222
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000036 56 1965 1268927484705 DFMB
(_unit DFMB
	(_specify
		(_specparam LibName string \act2\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$S integer 1)
		(_specparam InputLoad$CLR integer 1)
		(_specparam InputLoad$CLK integer 1)
		(_specparam OutputLoad$Q integer 0)
		(_specparam EdgeType string \pos\)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam FlipFlopType string \seq\)
		(_modpath parallel positive 0 6281
			(_code  1 NT*S*AN*CLR)
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain A in posedge)
		)
		(_modpath parallel positive 0 6283
			(_code  2 S*AN*CLR)
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain B in posedge)
		)
		(_modpath parallel positive 0 6285
			(_port CLR in negedge)
			(_port Q out negedge)
		)
		(_tchk setup 0 6288
			(_port A ())
			(_port CLK (posedge) (_code  3 EN_A))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6289
			(_port CLK (posedge))
			(_port A () (_code  4 EN_A))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 6290
			(_port B ())
			(_port CLK (posedge) (_code  5 EN_B))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6291
			(_port CLK (posedge))
			(_port B () (_code  6 EN_B))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 6293
			(_port S ())
			(_port CLK (posedge) (_code  7 EN1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6294
			(_port CLK (posedge))
			(_port S () (_code  8 EN1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6297
			(_port CLK (posedge))
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6300
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6301
			(_port CLK (posedge) (_code  9 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6302
			(_port CLK (negedge) (_code  10 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 6304
			(_port CLR (posedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 1787 1268927484714 DFME1A
(_unit DFME1A
	(_specify
		(_specparam LibName string \act2\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$S integer 1)
		(_specparam InputLoad$E integer 2)
		(_specparam InputLoad$CLK integer 1)
		(_specparam OutputLoad$Q integer 2)
		(_specparam EdgeType string \pos\)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam FlipFlopType string \seq\)
		(_modpath parallel positive 0 6365
			(_code  1 NT*S*AN*NT*E)
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain A in posedge)
		)
		(_modpath parallel positive 0 6367
			(_code  2 S*AN*NT*E)
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain B in posedge)
		)
		(_tchk setup 0 6371
			(_port A ())
			(_port CLK (posedge) (_code  3 EN_A))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6372
			(_port CLK (posedge))
			(_port A () (_code  4 EN_A))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 6373
			(_port B ())
			(_port CLK (posedge) (_code  5 EN_B))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6374
			(_port CLK (posedge))
			(_port B () (_code  6 EN_B))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 6376
			(_port E (negedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6377
			(_port CLK (posedge))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 6379
			(_port S ())
			(_port CLK (posedge) (_code  7 EN1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6380
			(_port CLK (posedge))
			(_port S () (_code  8 EN1))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6382
			(_port CLK (posedge) (_code  9 E_))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6383
			(_port CLK (negedge) (_code  10 E_))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 1496 1268927484719 DFM_CC
(_unit DFM_CC
	(_specify
		(_specparam LibName string \act2\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$S integer 1)
		(_specparam InputLoad$CLK integer 1)
		(_specparam OutputLoad$Q integer 0)
		(_specparam EdgeType string \pos\)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam FlipFlopType string \seq\)
		(_modpath parallel positive 0 6435
			(_code  1 NT*S)
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain A in posedge)
		)
		(_modpath parallel positive 0 6437
			(_code  2 S)
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain B in posedge)
		)
		(_tchk setup 0 6440
			(_port A ())
			(_port CLK (posedge) (_code  3 NTB*S))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6441
			(_port CLK (posedge))
			(_port A () (_code  4 NTB*S))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 6442
			(_port B ())
			(_port CLK (posedge) (_code  5 S))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6443
			(_port CLK (posedge))
			(_port B () (_code  6 S))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 6445
			(_port S ())
			(_port CLK (posedge) (_code  7 EN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6446
			(_port CLK (posedge))
			(_port S () (_code  8 EN))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6448
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6449
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000036 56 1323 1268927484724 DFP1
(_unit DFP1
	(_specify
		(_specparam LibName string \act2\)
		(_specparam InputLoad$D integer 2)
		(_specparam InputLoad$PRE integer 2)
		(_specparam InputLoad$CLK integer 2)
		(_specparam OutputLoad$Q integer 1)
		(_specparam EdgeType string \pos\)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam FlipFlopType string \combcomb\)
		(_modpath parallel positive 0 6498
			(_code  1 NT*PRE)
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 6500
			(_port PRE in posedge)
			(_port Q out posedge)
		)
		(_tchk setup 0 6503
			(_port D ())
			(_port CLK (posedge) (_code  2 NTB*PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6504
			(_port CLK (posedge))
			(_port D () (_code  3 NTB*PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6507
			(_port CLK (posedge))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6510
			(_port CLK (posedge) (_code  4 NTB*PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6511
			(_port CLK (negedge) (_code  5 NTB*PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6512
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 6514
			(_port PRE (negedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 1324 1268927484733 DFP1A
(_unit DFP1A
	(_specify
		(_specparam LibName string \act2\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$PRE integer 2)
		(_specparam InputLoad$CLK integer 2)
		(_specparam OutputLoad$Q integer 1)
		(_specparam EdgeType string \neg\)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam FlipFlopType string \combcomb\)
		(_modpath parallel positive 0 6563
			(_code  1 NT*PRE)
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 6565
			(_port PRE in posedge)
			(_port Q out posedge)
		)
		(_tchk setup 0 6568
			(_port D ())
			(_port CLK (negedge) (_code  2 NTB*PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6569
			(_port CLK (negedge))
			(_port D () (_code  3 NTB*PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6572
			(_port CLK (negedge))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6575
			(_port CLK (posedge) (_code  4 NTB*PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6576
			(_port CLK (negedge) (_code  5 NTB*PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6577
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 6579
			(_port PRE (negedge))
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 1327 1268927484742 DFP1A_CC
(_unit DFP1A_CC
	(_specify
		(_specparam LibName string \act2\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$PRE integer 2)
		(_specparam InputLoad$CLK integer 2)
		(_specparam OutputLoad$Q integer 1)
		(_specparam EdgeType string \neg\)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam FlipFlopType string \combcomb\)
		(_modpath parallel positive 0 6628
			(_code  1 NT*PRE)
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 6630
			(_port PRE in posedge)
			(_port Q out posedge)
		)
		(_tchk setup 0 6633
			(_port D ())
			(_port CLK (negedge) (_code  2 NTB*PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6634
			(_port CLK (negedge))
			(_port D () (_code  3 NTB*PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6637
			(_port CLK (negedge))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6640
			(_port CLK (posedge) (_code  4 NTB*PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6641
			(_port CLK (negedge) (_code  5 NTB*PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6642
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 6644
			(_port PRE (negedge))
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 1305 1268927484747 DFP1B
(_unit DFP1B
	(_specify
		(_specparam LibName string \act2\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$PRE integer 2)
		(_specparam InputLoad$CLK integer 3)
		(_specparam OutputLoad$Q integer 1)
		(_specparam EdgeType string \pos\)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam FlipFlopType string \combcomb\)
		(_modpath parallel positive 0 6693
			(_code  1 PRE)
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 6695
			(_port PRE in negedge)
			(_port Q out negedge)
		)
		(_tchk setup 0 6698
			(_port D ())
			(_port CLK (posedge) (_code  2 PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6699
			(_port CLK (posedge))
			(_port D () (_code  3 PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6702
			(_port CLK (posedge))
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6705
			(_port CLK (posedge) (_code  4 PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6706
			(_port CLK (negedge) (_code  5 PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6707
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 6709
			(_port PRE (posedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 1308 1268927484756 DFP1B_CC
(_unit DFP1B_CC
	(_specify
		(_specparam LibName string \act2\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$PRE integer 2)
		(_specparam InputLoad$CLK integer 3)
		(_specparam OutputLoad$Q integer 1)
		(_specparam EdgeType string \pos\)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam FlipFlopType string \combcomb\)
		(_modpath parallel positive 0 6758
			(_code  1 PRE)
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 6760
			(_port PRE in negedge)
			(_port Q out negedge)
		)
		(_tchk setup 0 6763
			(_port D ())
			(_port CLK (posedge) (_code  2 PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6764
			(_port CLK (posedge))
			(_port D () (_code  3 PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6767
			(_port CLK (posedge))
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6770
			(_port CLK (posedge) (_code  4 PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6771
			(_port CLK (negedge) (_code  5 PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6772
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 6774
			(_port PRE (posedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 1413 1268927484761 DFP1C
(_unit DFP1C
	(_specify
		(_specparam LibName string \act2\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$PRE integer 1)
		(_specparam InputLoad$CLK integer 1)
		(_specparam OutputLoad$QN integer 0)
		(_specparam EdgeType string \pos\)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam FlipFlopType string \combseq\)
		(_specparam InternalPinName string \PREN\)
		(_specparam ExtraDelayPin string \PRE\)
		(_modpath parallel negative 0 6825
			(_code  1 NT*PRE)
			(_port CLK in posedge)
			(_port QN out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 6827
			(_port PRE in posedge)
			(_port QN out posedge)
		)
		(_tchk setup 0 6830
			(_port D ())
			(_port CLK (posedge) (_code  2 NTB*PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6831
			(_port CLK (posedge))
			(_port D () (_code  3 NTB*PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6834
			(_port CLK (posedge))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6837
			(_port CLK (posedge) (_code  4 NTB*PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6838
			(_port CLK (negedge) (_code  5 NTB*PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6839
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 6841
			(_port PRE (negedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 1305 1268927484770 DFP1D
(_unit DFP1D
	(_specify
		(_specparam LibName string \act2\)
		(_specparam InputLoad$D integer 2)
		(_specparam InputLoad$PRE integer 2)
		(_specparam InputLoad$CLK integer 2)
		(_specparam OutputLoad$Q integer 1)
		(_specparam EdgeType string \neg\)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam FlipFlopType string \combcomb\)
		(_modpath parallel positive 0 6890
			(_code  1 PRE)
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 6892
			(_port PRE in negedge)
			(_port Q out negedge)
		)
		(_tchk setup 0 6895
			(_port D ())
			(_port CLK (negedge) (_code  2 PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6896
			(_port CLK (negedge))
			(_port D () (_code  3 PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6899
			(_port CLK (negedge))
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6902
			(_port CLK (posedge) (_code  4 PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6903
			(_port CLK (negedge) (_code  5 PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6904
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 6906
			(_port PRE (posedge))
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 1308 1268927484779 DFP1D_CC
(_unit DFP1D_CC
	(_specify
		(_specparam LibName string \act2\)
		(_specparam InputLoad$D integer 2)
		(_specparam InputLoad$PRE integer 2)
		(_specparam InputLoad$CLK integer 2)
		(_specparam OutputLoad$Q integer 1)
		(_specparam EdgeType string \neg\)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam FlipFlopType string \combcomb\)
		(_modpath parallel positive 0 6955
			(_code  1 PRE)
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 6957
			(_port PRE in negedge)
			(_port Q out negedge)
		)
		(_tchk setup 0 6960
			(_port D ())
			(_port CLK (negedge) (_code  2 PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6961
			(_port CLK (negedge))
			(_port D () (_code  3 PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6964
			(_port CLK (negedge))
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6967
			(_port CLK (posedge) (_code  4 PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6968
			(_port CLK (negedge) (_code  5 PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6969
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 6971
			(_port PRE (posedge))
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 1303 1268927484784 DFP1E
(_unit DFP1E
	(_specify
		(_specparam LibName string \act2\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$PRE integer 1)
		(_specparam InputLoad$CLK integer 1)
		(_specparam OutputLoad$QN integer 0)
		(_specparam EdgeType string \pos\)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam FlipFlopType string \seq\)
		(_modpath parallel negative 0 7020
			(_code  1 PRE)
			(_port CLK in posedge)
			(_port QN out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 7022
			(_port PRE in negedge)
			(_port QN out negedge)
		)
		(_tchk setup 0 7025
			(_port D ())
			(_port CLK (posedge) (_code  2 PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7026
			(_port CLK (posedge))
			(_port D () (_code  3 PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7029
			(_port CLK (posedge))
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7032
			(_port CLK (posedge) (_code  4 PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7033
			(_port CLK (negedge) (_code  5 PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7034
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 7036
			(_port PRE (posedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 1413 1268927484793 DFP1F
(_unit DFP1F
	(_specify
		(_specparam LibName string \act2\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$PRE integer 1)
		(_specparam InputLoad$CLK integer 1)
		(_specparam OutputLoad$QN integer 0)
		(_specparam EdgeType string \neg\)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam FlipFlopType string \combseq\)
		(_specparam InternalPinName string \PREN\)
		(_specparam ExtraDelayPin string \PRE\)
		(_modpath parallel negative 0 7087
			(_code  1 NT*PRE)
			(_port CLK in negedge)
			(_port QN out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 7089
			(_port PRE in posedge)
			(_port QN out posedge)
		)
		(_tchk setup 0 7092
			(_port D ())
			(_port CLK (negedge) (_code  2 NTB*PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7093
			(_port CLK (negedge))
			(_port D () (_code  3 NTB*PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7096
			(_port CLK (negedge))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7099
			(_port CLK (posedge) (_code  4 NTB*PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7100
			(_port CLK (negedge) (_code  5 NTB*PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7101
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 7103
			(_port PRE (negedge))
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 1311 1268927484802 DFP1G
(_unit DFP1G
	(_specify
		(_specparam LibName string \act2\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$PRE integer 1)
		(_specparam InputLoad$CLK integer 1)
		(_specparam OutputLoad$QN integer 0)
		(_specparam EdgeType string \neg\)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam FlipFlopType string \seq\)
		(_modpath parallel negative 0 7152
			(_code  1 PRE)
			(_port CLK in negedge)
			(_port QN out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 7154
			(_port PRE in negedge)
			(_port QN out negedge)
		)
		(_tchk setup 0 7157
			(_port D ())
			(_port CLK (negedge) (_code  2 PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7158
			(_port CLK (negedge))
			(_port D () (_code  3 PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7161
			(_port CLK (negedge))
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7165
			(_port CLK (posedge) (_code  4 NTB*PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7166
			(_port CLK (negedge) (_code  5 NTB*PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7167
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 7169
			(_port PRE (posedge))
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000039 56 1326 1268927484811 DFP1_CC
(_unit DFP1_CC
	(_specify
		(_specparam LibName string \act2\)
		(_specparam InputLoad$D integer 2)
		(_specparam InputLoad$PRE integer 2)
		(_specparam InputLoad$CLK integer 2)
		(_specparam OutputLoad$Q integer 1)
		(_specparam EdgeType string \pos\)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam FlipFlopType string \combcomb\)
		(_modpath parallel positive 0 7218
			(_code  1 NT*PRE)
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 7220
			(_port PRE in posedge)
			(_port Q out posedge)
		)
		(_tchk setup 0 7223
			(_port D ())
			(_port CLK (posedge) (_code  2 NTB*PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7224
			(_port CLK (posedge))
			(_port D () (_code  3 NTB*PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7227
			(_port CLK (posedge))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7230
			(_port CLK (posedge) (_code  4 NTB*PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7231
			(_port CLK (negedge) (_code  5 NTB*PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7232
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 7234
			(_port PRE (negedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000036 56 1816 1268927484816 DFPC
(_unit DFPC
	(_specify
		(_specparam LibName string \act2\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$CLR integer 3)
		(_specparam InputLoad$PRE integer 3)
		(_specparam InputLoad$CLK integer 2)
		(_specparam OutputLoad$Q integer 1)
		(_specparam EdgeType string \pos\)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam FlipFlopType string \combcomb\)
		(_modpath parallel positive 0 7288
			(_code  1 CLR*AN*NT*PRE)
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 7291
			(_code  2 NT*PRE)
			(_port CLR in negedge)
			(_port Q out negedge)
		)
		(_modpath parallel positive 0 7294
			(_code  3 CLR)
			(_port PRE in posedge)
			(_port Q out posedge)
		)
		(_tchk setup 0 7297
			(_port D ())
			(_port CLK (posedge) (_code  4 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7298
			(_port CLK (posedge))
			(_port D () (_code  5 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7301
			(_port CLK (posedge))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7303
			(_port CLK (posedge))
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7306
			(_port CLK (posedge) (_code  6 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7307
			(_port CLK (negedge) (_code  7 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7308
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7309
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 7311
			(_port CLR (posedge))
			(_port CLK (posedge) (_code  8 PRE_))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 7312
			(_port PRE (negedge))
			(_port CLK (posedge) (_code  9 CLR))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 1817 1268927484828 DFPCA
(_unit DFPCA
	(_specify
		(_specparam LibName string \act2\)
		(_specparam InputLoad$D integer 2)
		(_specparam InputLoad$CLR integer 3)
		(_specparam InputLoad$PRE integer 3)
		(_specparam InputLoad$CLK integer 2)
		(_specparam OutputLoad$Q integer 1)
		(_specparam EdgeType string \neg\)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam FlipFlopType string \combcomb\)
		(_modpath parallel positive 0 7366
			(_code  1 CLR*AN*NT*PRE)
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 7369
			(_code  2 NT*PRE)
			(_port CLR in negedge)
			(_port Q out negedge)
		)
		(_modpath parallel positive 0 7372
			(_code  3 CLR)
			(_port PRE in posedge)
			(_port Q out posedge)
		)
		(_tchk setup 0 7375
			(_port D ())
			(_port CLK (negedge) (_code  4 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7376
			(_port CLK (negedge))
			(_port D () (_code  5 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7379
			(_port CLK (negedge))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7381
			(_port CLK (negedge))
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7384
			(_port CLK (posedge) (_code  6 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7385
			(_port CLK (negedge) (_code  7 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7386
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7387
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 7389
			(_port CLR (posedge))
			(_port CLK (negedge) (_code  8 PRE_))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 7390
			(_port PRE (negedge))
			(_port CLK (negedge) (_code  9 CLR))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 1820 1268927484848 DFPCA_CC
(_unit DFPCA_CC
	(_specify
		(_specparam LibName string \act2\)
		(_specparam InputLoad$D integer 2)
		(_specparam InputLoad$CLR integer 3)
		(_specparam InputLoad$PRE integer 3)
		(_specparam InputLoad$CLK integer 2)
		(_specparam OutputLoad$Q integer 1)
		(_specparam EdgeType string \neg\)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam FlipFlopType string \combcomb\)
		(_modpath parallel positive 0 7444
			(_code  1 CLR*AN*NT*PRE)
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 7447
			(_code  2 NT*PRE)
			(_port CLR in negedge)
			(_port Q out negedge)
		)
		(_modpath parallel positive 0 7450
			(_code  3 CLR)
			(_port PRE in posedge)
			(_port Q out posedge)
		)
		(_tchk setup 0 7453
			(_port D ())
			(_port CLK (negedge) (_code  4 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7454
			(_port CLK (negedge))
			(_port D () (_code  5 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7457
			(_port CLK (negedge))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7459
			(_port CLK (negedge))
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7462
			(_port CLK (posedge) (_code  6 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7463
			(_port CLK (negedge) (_code  7 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7464
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7465
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 7467
			(_port CLR (posedge))
			(_port CLK (negedge) (_code  8 PRE_))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 7468
			(_port PRE (negedge))
			(_port CLK (negedge) (_code  9 CLR))
			(_register (NOTIFY_REG))
		)
	)
)
V 000039 56 1819 1268927484853 DFPC_CC
(_unit DFPC_CC
	(_specify
		(_specparam LibName string \act2\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$CLR integer 3)
		(_specparam InputLoad$PRE integer 3)
		(_specparam InputLoad$CLK integer 2)
		(_specparam OutputLoad$Q integer 1)
		(_specparam EdgeType string \pos\)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam FlipFlopType string \combcomb\)
		(_modpath parallel positive 0 7522
			(_code  1 CLR*AN*NT*PRE)
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 7525
			(_code  2 NT*PRE)
			(_port CLR in negedge)
			(_port Q out negedge)
		)
		(_modpath parallel positive 0 7528
			(_code  3 CLR)
			(_port PRE in posedge)
			(_port Q out posedge)
		)
		(_tchk setup 0 7531
			(_port D ())
			(_port CLK (posedge) (_code  4 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7532
			(_port CLK (posedge))
			(_port D () (_code  5 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7535
			(_port CLK (posedge))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7537
			(_port CLK (posedge))
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7540
			(_port CLK (posedge) (_code  6 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7541
			(_port CLK (negedge) (_code  7 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7542
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7543
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 7545
			(_port CLR (posedge))
			(_port CLK (posedge) (_code  8 PRE_))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 7546
			(_port PRE (negedge))
			(_port CLK (posedge) (_code  9 CLR))
			(_register (NOTIFY_REG))
		)
	)
)
V 000034 56 760 1268927484859 DL1
(_unit DL1
	(_specify
		(_specparam LibName string \act2\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$G integer 1)
		(_specparam OutputLoad$Q integer 0)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \latch\)
		(_specparam LatchType string \seq\)
		(_modpath parallel positive 0 7596
			(_code  1 G)
			(_port D in )
			(_port Q out )
		)
		(_modpath parallel positive 0 7598
			(_port G in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 7601
			(_port D ())
			(_port G (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7602
			(_port G (negedge))
			(_port D ())
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7604
			(_port G (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000035 56 764 1268927484864 DL1A
(_unit DL1A
	(_specify
		(_specparam LibName string \act2\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$G integer 1)
		(_specparam OutputLoad$QN integer 0)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \latch\)
		(_specparam LatchType string \seq\)
		(_modpath parallel negative 0 7653
			(_code  1 G)
			(_port D in )
			(_port QN out )
		)
		(_modpath parallel negative 0 7655
			(_port G in posedge)
			(_port QN out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 7658
			(_port D ())
			(_port G (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7659
			(_port G (negedge))
			(_port D ())
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7661
			(_port G (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000035 56 764 1268927484873 DL1B
(_unit DL1B
	(_specify
		(_specparam LibName string \act2\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$G integer 1)
		(_specparam OutputLoad$Q integer 0)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \latch\)
		(_specparam LatchType string \seq\)
		(_modpath parallel positive 0 7711
			(_code  1 NT*G)
			(_port D in )
			(_port Q out )
		)
		(_modpath parallel positive 0 7713
			(_port G in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_tchk setup 0 7716
			(_port D ())
			(_port G (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7717
			(_port G (posedge))
			(_port D ())
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7719
			(_port G (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000035 56 767 1268927484878 DL1C
(_unit DL1C
	(_specify
		(_specparam LibName string \act2\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$G integer 1)
		(_specparam OutputLoad$QN integer 0)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \latch\)
		(_specparam LatchType string \seq\)
		(_modpath parallel negative 0 7768
			(_code  1 NT*G)
			(_port D in )
			(_port QN out )
		)
		(_modpath parallel negative 0 7770
			(_port G in negedge)
			(_port QN out negedge)
			(_datain D in negedge)
		)
		(_tchk setup 0 7773
			(_port D ())
			(_port G (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7774
			(_port G (posedge))
			(_port D ())
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7776
			(_port G (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000036 56 1965 1268927484906 DL2A
(_unit DL2A
	(_specify
		(_specparam LibName string \act2\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$PRE integer 2)
		(_specparam InputLoad$CLR integer 2)
		(_specparam InputLoad$G integer 1)
		(_specparam OutputLoad$Q integer 1)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \latch\)
		(_modpath parallel positive 0 7828
			(_code  1 G*AN*CLR*AN*NT*PRE)
			(_port D in )
			(_port Q out )
		)
		(_modpath parallel positive 0 7830
			(_code  2 CLR*AN*NT*PRE)
			(_port G in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 7832
			(_port CLR in negedge)
			(_port Q out negedge)
		)
		(_modpath parallel positive 0 7835
			(_code  3 CLR)
			(_port PRE in posedge)
			(_port Q out posedge)
		)
		(_modpath parallel positive 0 7837
			(_port CLR in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 7840
			(_code  4 G*AN*CLR)
			(_port PRE in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_tchk setup 0 7844
			(_port D ())
			(_port G (negedge) (_code  5 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7845
			(_port G (negedge))
			(_port D () (_code  6 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7848
			(_port G (negedge))
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7850
			(_port G (negedge))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7853
			(_port G (posedge) (_code  7 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7855
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7856
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 7858
			(_port CLR (posedge))
			(_port G (negedge) (_code  8 NTB*PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 7859
			(_port PRE (negedge))
			(_port G (negedge) (_code  9 CLR))
			(_register (NOTIFY_REG))
		)
	)
)
V 000036 56 2030 1268927484922 DL2B
(_unit DL2B
	(_specify
		(_specparam LibName string \act2\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$PRE integer 2)
		(_specparam InputLoad$CLR integer 2)
		(_specparam InputLoad$G integer 1)
		(_specparam OutputLoad$QN integer 1)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \latch\)
		(_modpath parallel negative 0 7910
			(_code  1 NT*G*AN*NT*CLR*AN*PRE)
			(_port D in )
			(_port QN out )
		)
		(_modpath parallel negative 0 7912
			(_code  2 NT*CLR*AN*PRE)
			(_port G in negedge)
			(_port QN out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 7915
			(_code  3 PRE)
			(_port CLR in posedge)
			(_port QN out posedge)
		)
		(_modpath parallel positive 0 7918
			(_code  4 NT*CLR)
			(_port PRE in negedge)
			(_port QN out negedge)
		)
		(_modpath parallel negative 0 7921
			(_code  5 NT*G*AN*PRE)
			(_port CLR in negedge)
			(_port QN out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel negative 0 7924
			(_code  6 NT*G*AN*NT*CLR)
			(_port PRE in posedge)
			(_port QN out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 7928
			(_port D ())
			(_port G (posedge) (_code  7 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7929
			(_port G (posedge))
			(_port D () (_code  8 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7932
			(_port G (posedge))
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7934
			(_port G (posedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7937
			(_port G (negedge) (_code  9 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7939
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7940
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 7942
			(_port CLR (negedge))
			(_port G (posedge) (_code  10 PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 7943
			(_port PRE (posedge))
			(_port G (posedge) (_code  11 NTB*CLR))
			(_register (NOTIFY_REG))
		)
	)
)
V 000036 56 1971 1268927484931 DL2C
(_unit DL2C
	(_specify
		(_specparam LibName string \act2\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$PRE integer 2)
		(_specparam InputLoad$CLR integer 2)
		(_specparam InputLoad$G integer 1)
		(_specparam OutputLoad$Q integer 1)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \latch\)
		(_modpath parallel positive 0 7994
			(_code  1 NT*G*AN*CLR*AN*NT*PRE)
			(_port D in )
			(_port Q out )
		)
		(_modpath parallel positive 0 7996
			(_code  2 CLR*AN*NT*PRE)
			(_port G in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 7998
			(_port CLR in negedge)
			(_port Q out negedge)
		)
		(_modpath parallel positive 0 8001
			(_code  3 CLR)
			(_port PRE in posedge)
			(_port Q out posedge)
		)
		(_modpath parallel positive 0 8003
			(_port CLR in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 8006
			(_code  4 NT*G*AN*CLR)
			(_port PRE in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_tchk setup 0 8010
			(_port D ())
			(_port G (posedge) (_code  5 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8011
			(_port G (posedge))
			(_port D () (_code  6 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8014
			(_port G (posedge))
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8016
			(_port G (posedge))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8019
			(_port G (negedge) (_code  7 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8021
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8022
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 8024
			(_port CLR (posedge))
			(_port G (posedge) (_code  8 NTB*PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 8025
			(_port PRE (negedge))
			(_port G (posedge) (_code  9 CLR))
			(_register (NOTIFY_REG))
		)
	)
)
V 000036 56 2021 1268927484942 DL2D
(_unit DL2D
	(_specify
		(_specparam LibName string \act2\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$PRE integer 2)
		(_specparam InputLoad$CLR integer 2)
		(_specparam InputLoad$G integer 1)
		(_specparam OutputLoad$QN integer 1)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \latch\)
		(_modpath parallel negative 0 8076
			(_code  1 G*AN*NT*CLR*AN*PRE)
			(_port D in )
			(_port QN out )
		)
		(_modpath parallel negative 0 8078
			(_code  2 NT*CLR*AN*PRE)
			(_port G in posedge)
			(_port QN out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 8081
			(_code  3 PRE)
			(_port CLR in posedge)
			(_port QN out posedge)
		)
		(_modpath parallel positive 0 8084
			(_code  4 NT*CLR)
			(_port PRE in negedge)
			(_port QN out negedge)
		)
		(_modpath parallel negative 0 8087
			(_code  5 G*AN*PRE)
			(_port CLR in negedge)
			(_port QN out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel negative 0 8090
			(_code  6 G*AN*NT*CLR)
			(_port PRE in posedge)
			(_port QN out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 8094
			(_port D ())
			(_port G (negedge) (_code  7 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8095
			(_port G (negedge))
			(_port D () (_code  8 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8098
			(_port G (negedge))
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8100
			(_port G (negedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8103
			(_port G (posedge) (_code  9 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8105
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8106
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 8108
			(_port CLR (negedge))
			(_port G (negedge) (_code  10 PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 8109
			(_port PRE (posedge))
			(_port G (negedge) (_code  11 NTB*CLR))
			(_register (NOTIFY_REG))
		)
	)
)
V 000035 56 1380 1268927484951 DLC
(_unit DLC
	(_specify
		(_specparam LibName string \act2\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$CLR integer 1)
		(_specparam InputLoad$G integer 1)
		(_specparam OutputLoad$Q integer 0)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \latch\)
		(_specparam LatchType string \seq\)
		(_modpath parallel positive 0 8159
			(_code  1 G*AN*CLR)
			(_port D in )
			(_port Q out )
		)
		(_modpath parallel positive 0 8162
			(_code  2 CLR)
			(_port G in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 8164
			(_port CLR in negedge)
			(_port Q out negedge)
		)
		(_modpath parallel positive 0 8167
			(_code  3 G)
			(_port CLR in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 8170
			(_port D ())
			(_port G (negedge) (_code  4 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8171
			(_port G (negedge))
			(_port D () (_code  5 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8174
			(_port G (negedge))
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8177
			(_port G (posedge) (_code  6 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8178
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 8180
			(_port CLR (posedge))
			(_port G (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000036 56 1403 1268927484969 DLC1
(_unit DLC1
	(_specify
		(_specparam LibName string \act2\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$CLR integer 1)
		(_specparam InputLoad$G integer 1)
		(_specparam OutputLoad$Q integer 1)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \latch\)
		(_specparam LatchType string \combWfb\)
		(_modpath parallel positive 0 8231
			(_code  1 G*AN*NT*CLR)
			(_port D in )
			(_port Q out )
		)
		(_modpath parallel positive 0 8234
			(_code  2 NT*CLR)
			(_port G in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 8236
			(_port CLR in posedge)
			(_port Q out posedge)
		)
		(_modpath parallel positive 0 8239
			(_code  3 G)
			(_port CLR in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_tchk setup 0 8242
			(_port D ())
			(_port G (negedge) (_code  4 NTB*CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8243
			(_port G (negedge))
			(_port D () (_code  5 NTB*CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8246
			(_port G (negedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8249
			(_port G (posedge) (_code  6 NTB*CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8250
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 8252
			(_port CLR (negedge))
			(_port G (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 1410 1268927484978 DLC1A
(_unit DLC1A
	(_specify
		(_specparam LibName string \act2\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$CLR integer 1)
		(_specparam InputLoad$G integer 1)
		(_specparam OutputLoad$Q integer 1)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \latch\)
		(_specparam LatchType string \combWfb\)
		(_modpath parallel positive 0 8303
			(_code  1 NT*G*AN*NT*CLR)
			(_port D in )
			(_port Q out )
		)
		(_modpath parallel positive 0 8306
			(_code  2 NT*CLR)
			(_port G in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 8308
			(_port CLR in posedge)
			(_port Q out posedge)
		)
		(_modpath parallel positive 0 8311
			(_code  3 NT*G)
			(_port CLR in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_tchk setup 0 8314
			(_port D ())
			(_port G (posedge) (_code  4 NTB*CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8315
			(_port G (posedge))
			(_port D () (_code  5 NTB*CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8318
			(_port G (posedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8321
			(_port G (negedge) (_code  6 NTB*CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8322
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 8324
			(_port CLR (negedge))
			(_port G (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 1409 1268927484987 DLC1F
(_unit DLC1F
	(_specify
		(_specparam LibName string \act2\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$G integer 2)
		(_specparam InputLoad$CLR integer 2)
		(_specparam OutputLoad$QN integer 1)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \latch\)
		(_specparam LatchType string \combWfb\)
		(_modpath parallel negative 0 8375
			(_code  1 G*AN*NT*CLR)
			(_port D in )
			(_port QN out )
		)
		(_modpath parallel negative 0 8378
			(_code  2 NT*CLR)
			(_port G in posedge)
			(_port QN out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 8380
			(_port CLR in posedge)
			(_port QN out posedge)
		)
		(_modpath parallel negative 0 8383
			(_code  3 G)
			(_port CLR in negedge)
			(_port QN out negedge)
			(_datain D in negedge)
		)
		(_tchk setup 0 8386
			(_port D ())
			(_port G (negedge) (_code  4 NTB*CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8387
			(_port G (negedge))
			(_port D () (_code  5 NTB*CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8390
			(_port G (negedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8393
			(_port G (posedge) (_code  6 NTB*CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8394
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 8396
			(_port CLR (negedge))
			(_port G (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 1415 1268927484996 DLC1G
(_unit DLC1G
	(_specify
		(_specparam LibName string \act2\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$G integer 2)
		(_specparam InputLoad$CLR integer 1)
		(_specparam OutputLoad$QN integer 1)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \latch\)
		(_specparam LatchType string \combWfb\)
		(_modpath parallel negative 0 8447
			(_code  1 NT*G*AN*NT*CLR)
			(_port D in )
			(_port QN out )
		)
		(_modpath parallel negative 0 8450
			(_code  2 NT*CLR)
			(_port G in negedge)
			(_port QN out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 8452
			(_port CLR in posedge)
			(_port QN out posedge)
		)
		(_modpath parallel negative 0 8455
			(_code  3 NT*G)
			(_port CLR in negedge)
			(_port QN out negedge)
			(_datain D in negedge)
		)
		(_tchk setup 0 8458
			(_port D ())
			(_port G (posedge) (_code  4 NTB*CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8459
			(_port G (posedge))
			(_port D () (_code  5 NTB*CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8462
			(_port G (posedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8465
			(_port G (negedge) (_code  6 NTB*CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8466
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 8468
			(_port CLR (negedge))
			(_port G (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000036 56 1387 1268927485005 DLCA
(_unit DLCA
	(_specify
		(_specparam LibName string \act2\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$CLR integer 1)
		(_specparam InputLoad$G integer 1)
		(_specparam OutputLoad$Q integer 0)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \latch\)
		(_specparam LatchType string \seq\)
		(_modpath parallel positive 0 8519
			(_code  1 NT*G*AN*CLR)
			(_port D in )
			(_port Q out )
		)
		(_modpath parallel positive 0 8522
			(_code  2 CLR)
			(_port G in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 8524
			(_port CLR in negedge)
			(_port Q out negedge)
		)
		(_modpath parallel positive 0 8527
			(_code  3 NT*G)
			(_port CLR in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 8530
			(_port D ())
			(_port G (posedge) (_code  4 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8531
			(_port G (posedge))
			(_port D () (_code  5 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8534
			(_port G (posedge))
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8537
			(_port G (negedge) (_code  6 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8538
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 8540
			(_port CLR (posedge))
			(_port G (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000035 56 1281 1268927485014 DLE
(_unit DLE
	(_specify
		(_specparam LibName string \act2\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$E integer 1)
		(_specparam InputLoad$G integer 1)
		(_specparam OutputLoad$Q integer 1)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \latch\)
		(_specparam LatchType string \combWfb\)
		(_modpath parallel positive 0 8591
			(_code  1 G*AN*E)
			(_port D in )
			(_port Q out )
		)
		(_modpath parallel positive 0 8594
			(_code  2 E)
			(_port G in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 8597
			(_code  3 G)
			(_port E in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 8600
			(_port D ())
			(_port G (negedge) (_code  4 E))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8601
			(_port G (negedge) (_code  5 E))
			(_port D ())
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8603
			(_port G (posedge) (_code  6 E))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8604
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 8607
			(_port D ())
			(_port E (negedge) (_code  7 G))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8608
			(_port E (negedge) (_code  8 G))
			(_port D ())
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 1319 1268927485023 DLE1D
(_unit DLE1D
	(_specify
		(_specparam LibName string \act2\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$E integer 1)
		(_specparam InputLoad$G integer 1)
		(_specparam OutputLoad$QN integer 1)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \latch\)
		(_specparam LatchType string \combWfb\)
		(_modpath parallel negative 0 8660
			(_code  1 NT*G*AN*NT*E)
			(_port D in )
			(_port QN out )
		)
		(_modpath parallel negative 0 8663
			(_code  2 NT*E)
			(_port G in negedge)
			(_port QN out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel negative 0 8666
			(_code  3 NT*G)
			(_port E in negedge)
			(_port QN out negedge)
			(_datain D in negedge)
		)
		(_tchk setup 0 8669
			(_port D ())
			(_port G (posedge) (_code  4 NTB*E))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8670
			(_port G (posedge) (_code  5 NTB*E))
			(_port D ())
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8672
			(_port G (negedge) (_code  6 NTB*E))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8673
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 8676
			(_port D ())
			(_port E (posedge) (_code  7 NTB*G))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8677
			(_port E (posedge) (_code  8 NTB*G))
			(_port D ())
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 2156 1268927485032 DLE2B
(_unit DLE2B
	(_specify
		(_specparam LibName string \act2\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$E integer 1)
		(_specparam InputLoad$CLR integer 1)
		(_specparam InputLoad$G integer 1)
		(_specparam OutputLoad$Q integer 1)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \latch\)
		(_modpath parallel positive 0 8733
			(_code  1 NT*G*AN*NT*E*AN*CLR)
			(_port D in )
			(_port Q out )
		)
		(_modpath parallel positive 0 8736
			(_code  2 NT*E*AN*CLR)
			(_port G in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 8739
			(_code  3 NT*G*AN*CLR)
			(_port E in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 8741
			(_port CLR in negedge)
			(_port Q out negedge)
		)
		(_modpath parallel positive 0 8744
			(_code  4 NT*G*AN*NT*E)
			(_port CLR in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 8747
			(_port D ())
			(_port G (posedge) (_code  5 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8748
			(_port G (posedge) (_code  6 ENABLE))
			(_port D ())
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 8750
			(_port D ())
			(_port E (posedge) (_code  7 ENABLE_CLR_G_))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8751
			(_port E (posedge) (_code  8 ENABLE_CLR_G_))
			(_port D ())
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8754
			(_port G (negedge) (_code  9 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8755
			(_port E (negedge) (_code  10 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8756
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 8758
			(_port CLR (posedge))
			(_port G (posedge) (_code  11 E_))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8759
			(_port G (posedge) (_code  12 E_))
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 8761
			(_port CLR (posedge))
			(_port E (posedge) (_code  13 G_))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8762
			(_port E (posedge) (_code  14 G_))
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 2207 1268927485041 DLE2C
(_unit DLE2C
	(_specify
		(_specparam LibName string \act2\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$E integer 1)
		(_specparam InputLoad$CLR integer 1)
		(_specparam InputLoad$G integer 1)
		(_specparam OutputLoad$Q integer 1)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \latch\)
		(_specparam LatchType string \combWfb\)
		(_modpath parallel positive 0 8823
			(_code  1 NT*G*AN*NT*E*AN*NT*CLR)
			(_port D in )
			(_port Q out )
		)
		(_modpath parallel positive 0 8826
			(_code  2 NT*E*AN*NT*CLR)
			(_port G in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 8829
			(_code  3 NT*G*AN*NT*CLR)
			(_port E in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 8831
			(_port CLR in posedge)
			(_port Q out posedge)
		)
		(_modpath parallel positive 0 8834
			(_code  4 NT*G*AN*NT*E)
			(_port CLR in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_tchk setup 0 8836
			(_port D ())
			(_port G (posedge) (_code  5 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8837
			(_port G (posedge) (_code  6 ENABLE))
			(_port D ())
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 8839
			(_port D ())
			(_port E (posedge) (_code  7 ENABLE_CLR_G_))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8840
			(_port E (posedge) (_code  8 ENABLE_CLR_G_))
			(_port D ())
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8843
			(_port G (negedge) (_code  9 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8844
			(_port E (negedge) (_code  10 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8845
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 8847
			(_port CLR (negedge))
			(_port G (posedge) (_code  11 E_))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8848
			(_port G (posedge) (_code  12 E_))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 8850
			(_port CLR (negedge))
			(_port E (posedge) (_code  13 G_))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8851
			(_port E (posedge) (_code  14 G_))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 2181 1268927485050 DLE3B
(_unit DLE3B
	(_specify
		(_specparam LibName string \act2\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$E integer 1)
		(_specparam InputLoad$PRE integer 1)
		(_specparam InputLoad$G integer 1)
		(_specparam OutputLoad$Q integer 1)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \latch\)
		(_modpath parallel positive 0 8908
			(_code  1 NT*G*AN*NT*E*AN*NT*PRE)
			(_port D in )
			(_port Q out )
		)
		(_modpath parallel positive 0 8911
			(_code  2 NT*E*AN*NT*PRE)
			(_port G in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 8914
			(_code  3 NT*G*AN*NT*PRE)
			(_port E in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 8916
			(_port PRE in posedge)
			(_port Q out posedge)
		)
		(_modpath parallel positive 0 8919
			(_code  4 NT*G*AN*NT*E)
			(_port PRE in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_tchk setup 0 8923
			(_port D ())
			(_port G (posedge) (_code  5 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8924
			(_port G (posedge) (_code  6 ENABLE))
			(_port D ())
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 8926
			(_port D ())
			(_port E (posedge) (_code  7 ENABLE_PRE_G_))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8927
			(_port E (posedge) (_code  8 ENABLE_PRE_G_))
			(_port D ())
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8929
			(_port G (negedge) (_code  9 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8930
			(_port E (negedge) (_code  10 NTB*PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8931
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 8933
			(_port PRE (negedge))
			(_port G (posedge) (_code  11 NTB*E))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8934
			(_port G (posedge) (_code  12 NTB*E))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 8937
			(_port PRE (negedge))
			(_port E (posedge) (_code  13 NTB*G))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8938
			(_port E (posedge) (_code  14 NTB*G))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 2156 1268927485059 DLE3C
(_unit DLE3C
	(_specify
		(_specparam LibName string \act2\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$E integer 1)
		(_specparam InputLoad$PRE integer 1)
		(_specparam InputLoad$G integer 1)
		(_specparam OutputLoad$Q integer 1)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \latch\)
		(_modpath parallel positive 0 8993
			(_code  1 NT*G*AN*NT*E*AN*PRE)
			(_port D in )
			(_port Q out )
		)
		(_modpath parallel positive 0 8996
			(_code  2 NT*E*AN*PRE)
			(_port G in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 8999
			(_code  3 NT*G*AN*PRE)
			(_port E in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 9001
			(_port PRE in negedge)
			(_port Q out negedge)
		)
		(_modpath parallel positive 0 9004
			(_code  4 NT*G*AN*NT*E)
			(_port PRE in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 9007
			(_port D ())
			(_port G (posedge) (_code  5 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9008
			(_port G (posedge) (_code  6 ENABLE))
			(_port D ())
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 9010
			(_port D ())
			(_port E (posedge) (_code  7 ENABLE_PRE_G_))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9011
			(_port E (posedge) (_code  8 ENABLE_PRE_G_))
			(_port D ())
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9013
			(_port G (negedge) (_code  9 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9014
			(_port E (negedge) (_code  10 PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9015
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 9017
			(_port PRE (posedge))
			(_port G (posedge) (_code  11 E_))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9018
			(_port G (posedge) (_code  12 E_))
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 9020
			(_port PRE (posedge))
			(_port E (posedge) (_code  13 G_))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9021
			(_port E (posedge) (_code  14 G_))
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000036 56 1300 1268927485068 DLEA
(_unit DLEA
	(_specify
		(_specparam LibName string \act2\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$E integer 1)
		(_specparam InputLoad$G integer 1)
		(_specparam OutputLoad$Q integer 1)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \latch\)
		(_specparam LatchType string \combWfb\)
		(_modpath parallel positive 0 9071
			(_code  1 G*AN*NT*E)
			(_port D in )
			(_port Q out )
		)
		(_modpath parallel positive 0 9074
			(_code  2 NT*E)
			(_port G in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 9077
			(_code  3 G)
			(_port E in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_tchk setup 0 9080
			(_port D ())
			(_port G (negedge) (_code  4 NTB*E))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9081
			(_port G (negedge) (_code  5 NTB*E))
			(_port D ())
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9083
			(_port G (posedge) (_code  6 NTB*E))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9084
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 9087
			(_port D ())
			(_port E (posedge) (_code  7 G))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9088
			(_port E (posedge) (_code  8 G))
			(_port D ())
			(_register (NOTIFY_REG))
		)
	)
)
V 000036 56 1296 1268927485077 DLEB
(_unit DLEB
	(_specify
		(_specparam LibName string \act2\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$E integer 1)
		(_specparam InputLoad$G integer 1)
		(_specparam OutputLoad$Q integer 1)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \latch\)
		(_specparam LatchType string \combWfb\)
		(_modpath parallel positive 0 9140
			(_code  1 NT*G*AN*E)
			(_port D in )
			(_port Q out )
		)
		(_modpath parallel positive 0 9143
			(_code  2 E)
			(_port G in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 9146
			(_code  3 NT*G)
			(_port E in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 9149
			(_port D ())
			(_port G (posedge) (_code  4 E))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9150
			(_port G (posedge) (_code  5 E))
			(_port D ())
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9152
			(_port G (negedge) (_code  6 E))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9153
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 9156
			(_port D ())
			(_port E (negedge) (_code  7 NTB*G))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9157
			(_port E (negedge) (_code  8 NTB*G))
			(_port D ())
			(_register (NOTIFY_REG))
		)
	)
)
V 000036 56 1314 1268927485082 DLEC
(_unit DLEC
	(_specify
		(_specparam LibName string \act2\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$E integer 1)
		(_specparam InputLoad$G integer 1)
		(_specparam OutputLoad$Q integer 1)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \latch\)
		(_specparam LatchType string \combWfb\)
		(_modpath parallel positive 0 9208
			(_code  1 NT*G*AN*NT*E)
			(_port D in )
			(_port Q out )
		)
		(_modpath parallel positive 0 9211
			(_code  2 NT*E)
			(_port G in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 9214
			(_code  3 NT*G)
			(_port E in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_tchk setup 0 9217
			(_port D ())
			(_port G (posedge) (_code  4 NTB*E))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9218
			(_port G (posedge) (_code  5 NTB*E))
			(_port D ())
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9220
			(_port G (negedge) (_code  6 NTB*E))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9221
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 9224
			(_port D ())
			(_port E (posedge) (_code  7 NTB*G))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9225
			(_port E (posedge) (_code  8 NTB*G))
			(_port D ())
			(_register (NOTIFY_REG))
		)
	)
)
V 000035 56 1577 1268927485091 DLM
(_unit DLM
	(_specify
		(_specparam LibName string \act2\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$S integer 1)
		(_specparam InputLoad$G integer 1)
		(_specparam OutputLoad$Q integer 0)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \latch\)
		(_specparam LatchType string \seq\)
		(_modpath parallel positive 0 9278
			(_code  1 NT*S*AN*G)
			(_port A in )
			(_port Q out )
		)
		(_modpath parallel positive 0 9280
			(_code  2 S*AN*G)
			(_port B in )
			(_port Q out )
		)
		(_modpath parallel positive 0 9282
			(_port G in posedge)
			(_port Q out posedge)
			(_datain B in posedge)
			(_datain S in posedge)
			(_datain A in posedge)
			(_datain S in posedge)
		)
		(_modpath parallel unknown 0 9285
			(_code  3 G*AN*A*XOB*B)
			(_port S in )
			(_port Q out )
		)
		(_tchk setup 0 9288
			(_port A ())
			(_port G (negedge) (_code  4 NTB*S))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9289
			(_port G (negedge) (_code  5 NTB*S))
			(_port A ())
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 9291
			(_port B ())
			(_port G (negedge) (_code  6 S))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9292
			(_port G (negedge) (_code  7 S))
			(_port B ())
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 9294
			(_port S ())
			(_port G (negedge) (_code  8 EN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9295
			(_port G (negedge))
			(_port S () (_code  9 EN))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9297
			(_port G (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000036 56 2050 1268927485096 DLM2
(_unit DLM2
	(_specify
		(_specparam LibName string \act2\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$S integer 1)
		(_specparam InputLoad$CLR integer 1)
		(_specparam InputLoad$G integer 1)
		(_specparam OutputLoad$Q integer 0)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \latch\)
		(_specparam LatchType string \seq\)
		(_modpath parallel positive 0 9346
			(_code  1 NT*S*AN*G*AN*CLR)
			(_port A in )
			(_port Q out )
		)
		(_modpath parallel positive 0 9348
			(_code  2 S*AN*G*AN*CLR)
			(_port B in )
			(_port Q out )
		)
		(_modpath parallel unknown 0 9351
			(_code  3 G*AN*A*XOB*B*AN*CLR)
			(_port S in )
			(_port Q out )
		)
		(_modpath parallel positive 0 9354
			(_code  4 CLR)
			(_port G in posedge)
			(_port Q out posedge)
			(_datain B in posedge)
			(_datain S in posedge)
			(_datain A in posedge)
			(_datain S in posedge)
		)
		(_modpath parallel positive 0 9356
			(_port CLR in negedge)
			(_port Q out negedge)
		)
		(_tchk setup 0 9360
			(_port A ())
			(_port G (negedge) (_code  5 NTB*S))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9361
			(_port G (negedge) (_code  6 NTB*S))
			(_port A ())
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 9363
			(_port B ())
			(_port G (negedge) (_code  7 S))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9364
			(_port G (negedge) (_code  8 S))
			(_port B ())
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 9366
			(_port S ())
			(_port G (negedge) (_code  9 EN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9367
			(_port G (negedge))
			(_port S () (_code  10 EN))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9370
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9371
			(_port G (posedge) (_code  11 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 9373
			(_port CLR (posedge))
			(_port G (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9374
			(_port G (negedge))
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 2060 1268927485101 DLM2B
(_unit DLM2B
	(_specify
		(_specparam LibName string \act2\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$S integer 1)
		(_specparam InputLoad$CLR integer 1)
		(_specparam InputLoad$G integer 1)
		(_specparam OutputLoad$Q integer 0)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \latch\)
		(_specparam LatchType string \seq\)
		(_modpath parallel positive 0 9425
			(_code  1 NT*S*AN*NT*G*AN*CLR)
			(_port A in )
			(_port Q out )
		)
		(_modpath parallel positive 0 9427
			(_code  2 S*AN*NT*G*AN*CLR)
			(_port B in )
			(_port Q out )
		)
		(_modpath parallel unknown 0 9430
			(_code  3 NT*G*AN*A*XOB*B*AN*CLR)
			(_port S in )
			(_port Q out )
		)
		(_modpath parallel positive 0 9433
			(_code  4 CLR)
			(_port G in negedge)
			(_port Q out negedge)
			(_datain B in negedge)
			(_datain S in negedge)
			(_datain A in negedge)
			(_datain S in negedge)
		)
		(_modpath parallel positive 0 9435
			(_port CLR in negedge)
			(_port Q out negedge)
		)
		(_tchk setup 0 9439
			(_port A ())
			(_port G (posedge) (_code  5 NTB*S))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9440
			(_port G (posedge) (_code  6 NTB*S))
			(_port A ())
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 9442
			(_port B ())
			(_port G (posedge) (_code  7 S))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9443
			(_port G (posedge) (_code  8 S))
			(_port B ())
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 9445
			(_port S ())
			(_port G (posedge) (_code  9 EN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9446
			(_port G (posedge))
			(_port S () (_code  10 EN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9449
			(_port G (posedge))
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9452
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9453
			(_port G (negedge) (_code  11 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 9455
			(_port CLR (posedge))
			(_port G (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000036 56 3968 1268927485106 DLM3
(_unit DLM3
	(_specify
		(_specparam LibName string \act2\)
		(_specparam InputLoad$D0 integer 1)
		(_specparam InputLoad$D1 integer 1)
		(_specparam InputLoad$D2 integer 1)
		(_specparam InputLoad$D3 integer 1)
		(_specparam InputLoad$S0 integer 1)
		(_specparam InputLoad$S1 integer 1)
		(_specparam InputLoad$G integer 1)
		(_specparam OutputLoad$Q integer 0)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \latch\)
		(_specparam LatchType string \seq\)
		(_modpath parallel positive 0 9518
			(_code  1 NT*S0*AN*NT*S1*AN*G)
			(_port D0 in )
			(_port Q out )
		)
		(_modpath parallel positive 0 9520
			(_code  2 S0*AN*NT*S1*AN*G)
			(_port D1 in )
			(_port Q out )
		)
		(_modpath parallel positive 0 9522
			(_code  3 NT*S0*AN*S1*AN*G)
			(_port D2 in )
			(_port Q out )
		)
		(_modpath parallel positive 0 9524
			(_code  4 S0*AN*S1*AN*G)
			(_port D3 in )
			(_port Q out )
		)
		(_modpath parallel positive 0 9527
			(_code  5 NT*S0*AN*NT*S1)
			(_port G in posedge)
			(_port Q out posedge)
			(_datain D0 in posedge)
		)
		(_modpath parallel positive 0 9529
			(_code  6 S0*AN*NT*S1)
			(_port G in posedge)
			(_port Q out posedge)
			(_datain D1 in posedge)
		)
		(_modpath parallel positive 0 9531
			(_code  7 NT*S0*AN*S1)
			(_port G in posedge)
			(_port Q out posedge)
			(_datain D2 in posedge)
		)
		(_modpath parallel positive 0 9533
			(_code  8 S0*AN*S1)
			(_port G in posedge)
			(_port Q out posedge)
			(_datain D3 in posedge)
		)
		(_modpath parallel positive 0 9536
			(_code  9 NT*S0*AN*G)
			(_port S1 in negedge)
			(_port Q out negedge)
			(_datain D0 in negedge)
		)
		(_modpath parallel positive 0 9538
			(_code  10 NT*S1*AN*G)
			(_port S0 in negedge)
			(_port Q out negedge)
			(_datain D0 in negedge)
		)
		(_modpath parallel positive 0 9541
			(_code  11 S0*AN*G)
			(_port S1 in negedge)
			(_port Q out negedge)
			(_datain D1 in negedge)
		)
		(_modpath parallel positive 0 9543
			(_code  12 NT*S1*AN*G)
			(_port S0 in posedge)
			(_port Q out posedge)
			(_datain D1 in posedge)
		)
		(_modpath parallel positive 0 9546
			(_code  13 NT*S0*AN*G)
			(_port S1 in posedge)
			(_port Q out posedge)
			(_datain D2 in posedge)
		)
		(_modpath parallel positive 0 9548
			(_code  14 S1*AN*G)
			(_port S0 in negedge)
			(_port Q out negedge)
			(_datain D2 in negedge)
		)
		(_modpath parallel positive 0 9551
			(_code  15 S0*AN*G)
			(_port S1 in posedge)
			(_port Q out posedge)
			(_datain D3 in posedge)
		)
		(_modpath parallel positive 0 9553
			(_code  16 S1*AN*G)
			(_port S0 in posedge)
			(_port Q out posedge)
			(_datain D3 in posedge)
		)
		(_tchk setup 0 9557
			(_port D0 ())
			(_port G (negedge) (_code  17 EN_D0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9558
			(_port G (negedge) (_code  18 EN_D0))
			(_port D0 ())
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 9559
			(_port D1 ())
			(_port G (negedge) (_code  19 EN_D1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9560
			(_port G (negedge) (_code  20 EN_D1))
			(_port D1 ())
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 9561
			(_port D2 ())
			(_port G (negedge) (_code  21 EN_D2))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9562
			(_port G (negedge) (_code  22 EN_D2))
			(_port D2 ())
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 9563
			(_port D3 ())
			(_port G (negedge) (_code  23 EN_D3))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9564
			(_port G (negedge) (_code  24 EN_D3))
			(_port D3 ())
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 9566
			(_port S0 ())
			(_port G (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9567
			(_port G (negedge))
			(_port S0 ())
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 9568
			(_port S1 ())
			(_port G (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9569
			(_port G (negedge))
			(_port S1 ())
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9571
			(_port G (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 4005 1268927485111 DLM3A
(_unit DLM3A
	(_specify
		(_specparam LibName string \act2\)
		(_specparam InputLoad$D0 integer 1)
		(_specparam InputLoad$D1 integer 1)
		(_specparam InputLoad$D2 integer 1)
		(_specparam InputLoad$D3 integer 1)
		(_specparam InputLoad$S0 integer 1)
		(_specparam InputLoad$S1 integer 1)
		(_specparam InputLoad$G integer 1)
		(_specparam OutputLoad$Q integer 0)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \latch\)
		(_specparam LatchType string \seq\)
		(_modpath parallel positive 0 9630
			(_code  1 NT*S0*AN*NT*S1*AN*NT*G)
			(_port D0 in )
			(_port Q out )
		)
		(_modpath parallel positive 0 9632
			(_code  2 NT*S0*AN*NT*S1)
			(_port G in negedge)
			(_port Q out negedge)
			(_datain D0 in negedge)
		)
		(_modpath parallel positive 0 9634
			(_code  3 NT*S0*AN*NT*G)
			(_port S1 in negedge)
			(_port Q out negedge)
			(_datain D0 in negedge)
		)
		(_modpath parallel positive 0 9636
			(_code  4 NT*S1*AN*NT*G)
			(_port S0 in negedge)
			(_port Q out negedge)
			(_datain D0 in negedge)
		)
		(_modpath parallel positive 0 9639
			(_code  5 S0*AN*NT*S1*AN*NT*G)
			(_port D1 in )
			(_port Q out )
		)
		(_modpath parallel positive 0 9641
			(_code  6 S0*AN*NT*S1)
			(_port G in negedge)
			(_port Q out negedge)
			(_datain D1 in negedge)
		)
		(_modpath parallel positive 0 9643
			(_code  7 S0*AN*NT*G)
			(_port S1 in negedge)
			(_port Q out negedge)
			(_datain D1 in negedge)
		)
		(_modpath parallel positive 0 9645
			(_code  8 NT*S1*AN*NT*G)
			(_port S0 in posedge)
			(_port Q out posedge)
			(_datain D1 in posedge)
		)
		(_modpath parallel positive 0 9648
			(_code  9 NT*S0*AN*S1*AN*NT*G)
			(_port D2 in )
			(_port Q out )
		)
		(_modpath parallel positive 0 9650
			(_code  10 NT*S0*AN*S1)
			(_port G in negedge)
			(_port Q out negedge)
			(_datain D2 in negedge)
		)
		(_modpath parallel positive 0 9652
			(_code  11 NT*S0*AN*NT*G)
			(_port S1 in posedge)
			(_port Q out posedge)
			(_datain D2 in posedge)
		)
		(_modpath parallel positive 0 9654
			(_code  12 S1*AN*NT*G)
			(_port S0 in negedge)
			(_port Q out negedge)
			(_datain D2 in negedge)
		)
		(_modpath parallel positive 0 9657
			(_code  13 S0*AN*S1*AN*NT*G)
			(_port D3 in )
			(_port Q out )
		)
		(_modpath parallel positive 0 9659
			(_code  14 S0*AN*S1)
			(_port G in negedge)
			(_port Q out negedge)
			(_datain D3 in negedge)
		)
		(_modpath parallel positive 0 9661
			(_code  15 S0*AN*NT*G)
			(_port S1 in posedge)
			(_port Q out posedge)
			(_datain D3 in posedge)
		)
		(_modpath parallel positive 0 9663
			(_code  16 S1*AN*NT*G)
			(_port S0 in posedge)
			(_port Q out posedge)
			(_datain D3 in posedge)
		)
		(_tchk setup 0 9667
			(_port D0 ())
			(_port G (posedge) (_code  17 EN_D0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9668
			(_port G (posedge) (_code  18 EN_D0))
			(_port D0 ())
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 9669
			(_port D1 ())
			(_port G (posedge) (_code  19 EN_D1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9670
			(_port G (posedge) (_code  20 EN_D1))
			(_port D1 ())
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 9671
			(_port D2 ())
			(_port G (posedge) (_code  21 EN_D2))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9672
			(_port G (posedge) (_code  22 EN_D2))
			(_port D2 ())
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 9673
			(_port D3 ())
			(_port G (posedge) (_code  23 EN_D3))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9674
			(_port G (posedge) (_code  24 EN_D3))
			(_port D3 ())
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 9676
			(_port S0 ())
			(_port G (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9677
			(_port G (posedge))
			(_port S0 ())
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 9678
			(_port S1 ())
			(_port G (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9679
			(_port G (posedge))
			(_port S1 ())
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9681
			(_port G (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000036 56 4953 1268927485116 DLM4
(_unit DLM4
	(_specify
		(_specparam LibName string \act2\)
		(_specparam InputLoad$D0 integer 1)
		(_specparam InputLoad$D1 integer 1)
		(_specparam InputLoad$D2 integer 1)
		(_specparam InputLoad$D3 integer 1)
		(_specparam InputLoad$S0 integer 1)
		(_specparam InputLoad$S10 integer 1)
		(_specparam InputLoad$S11 integer 1)
		(_specparam InputLoad$G integer 1)
		(_specparam OutputLoad$Q integer 0)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \latch\)
		(_specparam LatchType string \seq\)
		(_modpath parallel positive 0 9743
			(_code  1 NT*S0*AN*NT*S10*OR*S11*AN*G)
			(_port D0 in )
			(_port Q out )
		)
		(_modpath parallel positive 0 9745
			(_code  2 S0*AN*NT*S10*OR*S11*AN*G)
			(_port D1 in )
			(_port Q out )
		)
		(_modpath parallel positive 0 9747
			(_code  3 NT*S0*AN*S10*OR*S11*AN*G)
			(_port D2 in )
			(_port Q out )
		)
		(_modpath parallel positive 0 9749
			(_code  4 S0*AN*S10*OR*S11*AN*G)
			(_port D3 in )
			(_port Q out )
		)
		(_modpath parallel positive 0 9752
			(_code  5 NT*S0*AN*NT*S10*OR*S11)
			(_port G in posedge)
			(_port Q out posedge)
			(_datain D0 in posedge)
		)
		(_modpath parallel positive 0 9754
			(_code  6 S0*AN*NT*S10*OR*S11)
			(_port G in posedge)
			(_port Q out posedge)
			(_datain D1 in posedge)
		)
		(_modpath parallel positive 0 9756
			(_code  7 NT*S0*AN*S10*OR*S11)
			(_port G in posedge)
			(_port Q out posedge)
			(_datain D2 in posedge)
		)
		(_modpath parallel positive 0 9758
			(_code  8 S0*AN*S10*OR*S11)
			(_port G in posedge)
			(_port Q out posedge)
			(_datain D3 in posedge)
		)
		(_modpath parallel positive 0 9761
			(_code  9 NT*S0*AN*G*AN*NT*S11)
			(_port S10 in negedge)
			(_port Q out negedge)
			(_datain D0 in negedge)
		)
		(_modpath parallel positive 0 9763
			(_code  10 NT*S0*AN*G*AN*NT*S10)
			(_port S10 in negedge)
			(_port Q out negedge)
			(_datain D0 in negedge)
		)
		(_modpath parallel positive 0 9765
			(_code  11 NT*S10*OR*S11*AN*G)
			(_port S0 in negedge)
			(_port Q out negedge)
			(_datain D0 in negedge)
		)
		(_modpath parallel positive 0 9768
			(_code  12 S0*AN*G*AN*NT*S11)
			(_port S10 in negedge)
			(_port Q out negedge)
			(_datain D1 in negedge)
		)
		(_modpath parallel positive 0 9770
			(_code  13 S0*AN*G*AN*NT*S10)
			(_port S10 in negedge)
			(_port Q out negedge)
			(_datain D1 in negedge)
		)
		(_modpath parallel positive 0 9772
			(_code  14 NT*S10*OR*S11*AN*G)
			(_port S0 in posedge)
			(_port Q out posedge)
			(_datain D1 in posedge)
		)
		(_modpath parallel positive 0 9775
			(_code  15 NT*S0*AN*G*AN*NT*S11)
			(_port S10 in posedge)
			(_port Q out posedge)
			(_datain D2 in posedge)
		)
		(_modpath parallel positive 0 9777
			(_code  16 NT*S0*AN*G*AN*NT*S10)
			(_port S11 in posedge)
			(_port Q out posedge)
			(_datain D2 in posedge)
		)
		(_modpath parallel positive 0 9779
			(_code  17 S10*OR*S11*AN*G)
			(_port S0 in negedge)
			(_port Q out negedge)
			(_datain D2 in negedge)
		)
		(_modpath parallel positive 0 9782
			(_code  18 S0*AN*G*AN*NT*S11)
			(_port S10 in posedge)
			(_port Q out posedge)
			(_datain D3 in posedge)
		)
		(_modpath parallel positive 0 9784
			(_code  19 S0*AN*G*AN*NT*S10)
			(_port S11 in posedge)
			(_port Q out posedge)
			(_datain D3 in posedge)
		)
		(_modpath parallel positive 0 9786
			(_code  20 S10*OR*S11*AN*G)
			(_port S0 in posedge)
			(_port Q out posedge)
			(_datain D3 in posedge)
		)
		(_tchk setup 0 9790
			(_port D0 ())
			(_port G (negedge) (_code  21 EN_D0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9791
			(_port G (negedge) (_code  22 EN_D0))
			(_port D0 ())
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 9792
			(_port D1 ())
			(_port G (negedge) (_code  23 EN_D1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9793
			(_port G (negedge) (_code  24 EN_D1))
			(_port D1 ())
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 9794
			(_port D2 ())
			(_port G (negedge) (_code  25 EN_D2))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9795
			(_port G (negedge) (_code  26 EN_D2))
			(_port D2 ())
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 9796
			(_port D3 ())
			(_port G (negedge) (_code  27 EN_D3))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9797
			(_port G (negedge) (_code  28 EN_D3))
			(_port D3 ())
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 9799
			(_port S0 ())
			(_port G (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9800
			(_port G (negedge))
			(_port S0 ())
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 9801
			(_port S10 ())
			(_port G (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9802
			(_port G (negedge))
			(_port S10 ())
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 9803
			(_port S11 ())
			(_port G (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9804
			(_port G (negedge))
			(_port S11 ())
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9806
			(_port G (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 4670 1268927485121 DLM4A
(_unit DLM4A
	(_specify
		(_specparam LibName string \act2\)
		(_specparam InputLoad$D0 integer 1)
		(_specparam InputLoad$D1 integer 1)
		(_specparam InputLoad$D2 integer 1)
		(_specparam InputLoad$D3 integer 1)
		(_specparam InputLoad$S0 integer 1)
		(_specparam InputLoad$S10 integer 1)
		(_specparam InputLoad$S11 integer 1)
		(_specparam InputLoad$G integer 1)
		(_specparam OutputLoad$Q integer 0)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \latch\)
		(_specparam LatchType string \seq\)
		(_modpath parallel positive 0 9867
			(_port D0 in )
			(_port Q out )
		)
		(_modpath parallel positive 0 9869
			(_port D1 in )
			(_port Q out )
		)
		(_modpath parallel positive 0 9871
			(_port D2 in )
			(_port Q out )
		)
		(_modpath parallel positive 0 9873
			(_port D3 in )
			(_port Q out )
		)
		(_modpath parallel positive 0 9876
			(_code  1 NT*S0*AN*NT*S10*OR*S11)
			(_port G in negedge)
			(_port Q out negedge)
			(_datain D0 in negedge)
		)
		(_modpath parallel positive 0 9878
			(_code  2 S0*AN*NT*S10*OR*S11)
			(_port G in negedge)
			(_port Q out negedge)
			(_datain D1 in negedge)
		)
		(_modpath parallel positive 0 9880
			(_code  3 NT*S0*AN*S10*OR*S11)
			(_port G in negedge)
			(_port Q out negedge)
			(_datain D2 in negedge)
		)
		(_modpath parallel positive 0 9882
			(_code  4 S0*AN*S10*OR*S11)
			(_port G in negedge)
			(_port Q out negedge)
			(_datain D3 in negedge)
		)
		(_modpath parallel positive 0 9885
			(_port S10 in negedge)
			(_port Q out negedge)
			(_datain D0 in negedge)
		)
		(_modpath parallel positive 0 9887
			(_port S11 in negedge)
			(_port Q out negedge)
			(_datain D0 in negedge)
		)
		(_modpath parallel positive 0 9889
			(_port S0 in negedge)
			(_port Q out negedge)
			(_datain D0 in negedge)
		)
		(_modpath parallel positive 0 9892
			(_code  5 S0*AN*G*AN*S11)
			(_port S10 in negedge)
			(_port Q out negedge)
			(_datain D1 in negedge)
		)
		(_modpath parallel positive 0 9894
			(_code  6 S0*AN*G*AN*S10)
			(_port S11 in negedge)
			(_port Q out negedge)
			(_datain D1 in negedge)
		)
		(_modpath parallel positive 0 9896
			(_code  7 NT*S10*OR*S11*AN*G)
			(_port S0 in negedge)
			(_port Q out negedge)
			(_datain D1 in negedge)
		)
		(_modpath parallel positive 0 9899
			(_code  8 NT*S0*AN*G*AN*S11)
			(_port S10 in negedge)
			(_port Q out negedge)
			(_datain D2 in negedge)
		)
		(_modpath parallel positive 0 9901
			(_code  9 NT*S0*AN*G*AN*S10)
			(_port S11 in negedge)
			(_port Q out negedge)
			(_datain D2 in negedge)
		)
		(_modpath parallel positive 0 9903
			(_code  10 S10*OR*S11*AN*G)
			(_port S0 in negedge)
			(_port Q out negedge)
			(_datain D2 in negedge)
		)
		(_modpath parallel positive 0 9906
			(_code  11 S0*AN*G*AN*S11)
			(_port S10 in negedge)
			(_port Q out negedge)
			(_datain D3 in negedge)
		)
		(_modpath parallel positive 0 9908
			(_code  12 S0*AN*G*AN*S10)
			(_port S11 in negedge)
			(_port Q out negedge)
			(_datain D3 in negedge)
		)
		(_modpath parallel positive 0 9910
			(_code  13 S10*OR*S11*AN*G)
			(_port S0 in negedge)
			(_port Q out negedge)
			(_datain D3 in negedge)
		)
		(_tchk setup 0 9914
			(_port D0 ())
			(_port G (posedge) (_code  14 EN_D0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9915
			(_port G (posedge) (_code  15 EN_D0))
			(_port D0 ())
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 9916
			(_port D1 ())
			(_port G (posedge) (_code  16 EN_D1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9917
			(_port G (posedge) (_code  17 EN_D1))
			(_port D1 ())
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 9918
			(_port D2 ())
			(_port G (posedge) (_code  18 EN_D2))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9919
			(_port G (posedge) (_code  19 EN_D2))
			(_port D2 ())
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 9920
			(_port D3 ())
			(_port G (posedge) (_code  20 EN_D3))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9921
			(_port G (posedge) (_code  21 EN_D3))
			(_port D3 ())
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 9923
			(_port S0 ())
			(_port G (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9924
			(_port G (posedge))
			(_port S0 ())
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 9925
			(_port S10 ())
			(_port G (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9926
			(_port G (posedge))
			(_port S10 ())
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 9927
			(_port S11 ())
			(_port G (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9928
			(_port G (posedge))
			(_port S11 ())
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9930
			(_port G (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000036 56 1588 1268927485126 DLMA
(_unit DLMA
	(_specify
		(_specparam LibName string \act2\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$S integer 1)
		(_specparam InputLoad$G integer 1)
		(_specparam OutputLoad$Q integer 0)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \latch\)
		(_specparam LatchType string \seq\)
		(_modpath parallel positive 0 9981
			(_code  1 NT*S*AN*NT*G)
			(_port A in )
			(_port Q out )
		)
		(_modpath parallel positive 0 9983
			(_code  2 S*AN*NT*G)
			(_port B in )
			(_port Q out )
		)
		(_modpath parallel positive 0 9985
			(_port G in negedge)
			(_port Q out negedge)
			(_datain B in negedge)
			(_datain S in negedge)
			(_datain A in negedge)
			(_datain S in negedge)
		)
		(_modpath parallel unknown 0 9988
			(_code  3 NT*G*AN*A*XOB*B)
			(_port S in )
			(_port Q out )
		)
		(_tchk setup 0 9991
			(_port A ())
			(_port G (posedge) (_code  4 NTB*S))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9992
			(_port G (posedge) (_code  5 NTB*S))
			(_port A ())
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 9994
			(_port B ())
			(_port G (posedge) (_code  6 S))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9995
			(_port G (posedge) (_code  7 S))
			(_port B ())
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 9997
			(_port S ())
			(_port G (posedge) (_code  8 EN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9998
			(_port G (posedge))
			(_port S () (_code  9 EN))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 10000
			(_port G (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 2652 1268927485131 DLME1A
(_unit DLME1A
	(_specify
		(_specparam LibName string \act2\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$S integer 1)
		(_specparam InputLoad$E integer 2)
		(_specparam InputLoad$G integer 1)
		(_specparam OutputLoad$Q integer 2)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \latch\)
		(_specparam LatchType string \combWfb\)
		(_modpath parallel positive 0 10058
			(_code  1 NT*S*AN*NT*G*AN*NT*E)
			(_port A in )
			(_port Q out )
		)
		(_modpath parallel positive 0 10060
			(_code  2 S*AN*NT*G*AN*NT*E)
			(_port B in )
			(_port Q out )
		)
		(_modpath parallel positive 0 10063
			(_code  3 NT*E)
			(_port G in negedge)
			(_port Q out negedge)
			(_datain B in negedge)
			(_datain S in negedge)
			(_datain A in negedge)
			(_datain S in negedge)
		)
		(_modpath parallel positive 0 10065
			(_code  4 NT*G)
			(_port E in negedge)
			(_port Q out negedge)
			(_datain B in negedge)
			(_datain S in negedge)
			(_datain A in negedge)
			(_datain S in negedge)
		)
		(_modpath parallel unknown 0 10068
			(_code  5 NT*G*AN*NT*E*AN*A*XOB*B)
			(_port S in )
			(_port Q out )
		)
		(_tchk setup 0 10071
			(_port A ())
			(_port G (posedge) (_code  6 EN1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10072
			(_port G (posedge) (_code  7 EN1))
			(_port A ())
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 10074
			(_port B ())
			(_port G (posedge) (_code  8 EN2))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10075
			(_port G (posedge) (_code  9 EN2))
			(_port B ())
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 10077
			(_port S ())
			(_port G (posedge) (_code  10 EN3))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10078
			(_port G (posedge))
			(_port S () (_code  11 EN3))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 10080
			(_port A ())
			(_port E (posedge) (_code  12 EN1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10081
			(_port E (posedge) (_code  13 EN1))
			(_port A ())
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 10083
			(_port B ())
			(_port E (posedge) (_code  14 EN2))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10084
			(_port E (posedge) (_code  15 EN2))
			(_port B ())
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 10086
			(_port S ())
			(_port E (posedge) (_code  16 EN3))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10087
			(_port E (posedge))
			(_port S () (_code  17 EN3))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 10089
			(_port G (negedge) (_code  18 E_))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 10090
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000036 56 1413 1268927485136 DLP1
(_unit DLP1
	(_specify
		(_specparam LibName string \act2\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$PRE integer 1)
		(_specparam InputLoad$G integer 1)
		(_specparam OutputLoad$Q integer 1)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \latch\)
		(_specparam LatchType string \combWfb\)
		(_modpath parallel positive 0 10141
			(_code  1 G*AN*NT*PRE)
			(_port D in )
			(_port Q out )
		)
		(_modpath parallel positive 0 10144
			(_code  2 NT*PRE)
			(_port G in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 10146
			(_port PRE in posedge)
			(_port Q out posedge)
		)
		(_modpath parallel positive 0 10149
			(_code  3 G)
			(_port PRE in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_tchk setup 0 10152
			(_port D ())
			(_port G (negedge) (_code  4 NTB*PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10153
			(_port G (negedge))
			(_port D () (_code  5 NTB*PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10156
			(_port G (negedge))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 10159
			(_port G (posedge) (_code  6 NTB*PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 10160
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 10162
			(_port PRE (negedge))
			(_port G (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 1420 1268927485145 DLP1A
(_unit DLP1A
	(_specify
		(_specparam LibName string \act2\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$PRE integer 1)
		(_specparam InputLoad$G integer 1)
		(_specparam OutputLoad$Q integer 1)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \latch\)
		(_specparam LatchType string \combWfb\)
		(_modpath parallel positive 0 10213
			(_code  1 NT*G*AN*NT*PRE)
			(_port D in )
			(_port Q out )
		)
		(_modpath parallel positive 0 10216
			(_code  2 NT*PRE)
			(_port G in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 10218
			(_port PRE in posedge)
			(_port Q out posedge)
		)
		(_modpath parallel positive 0 10221
			(_code  3 NT*G)
			(_port PRE in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_tchk setup 0 10224
			(_port D ())
			(_port G (posedge) (_code  4 NTB*PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10225
			(_port G (posedge))
			(_port D () (_code  5 NTB*PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10228
			(_port G (posedge))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 10231
			(_port G (negedge) (_code  6 NTB*PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 10232
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 10234
			(_port PRE (negedge))
			(_port G (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 1396 1268927485154 DLP1B
(_unit DLP1B
	(_specify
		(_specparam LibName string \act2\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$PRE integer 1)
		(_specparam InputLoad$G integer 1)
		(_specparam OutputLoad$Q integer 1)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \latch\)
		(_specparam LatchType string \combWfb\)
		(_modpath parallel positive 0 10284
			(_code  1 G*AN*PRE)
			(_port D in )
			(_port Q out )
		)
		(_modpath parallel positive 0 10287
			(_code  2 PRE)
			(_port G in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 10289
			(_port PRE in negedge)
			(_port Q out negedge)
		)
		(_modpath parallel positive 0 10292
			(_code  3 G)
			(_port PRE in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 10295
			(_port D ())
			(_port G (negedge) (_code  4 PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10296
			(_port G (negedge))
			(_port D () (_code  5 PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10299
			(_port G (negedge))
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 10302
			(_port G (posedge) (_code  6 PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 10303
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 10305
			(_port PRE (posedge))
			(_port G (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 1402 1268927485163 DLP1C
(_unit DLP1C
	(_specify
		(_specparam LibName string \act2\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$PRE integer 1)
		(_specparam InputLoad$G integer 1)
		(_specparam OutputLoad$Q integer 1)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \latch\)
		(_specparam LatchType string \combWfb\)
		(_modpath parallel positive 0 10356
			(_code  1 NT*G*AN*PRE)
			(_port D in )
			(_port Q out )
		)
		(_modpath parallel positive 0 10359
			(_code  2 PRE)
			(_port G in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 10361
			(_port PRE in negedge)
			(_port Q out negedge)
		)
		(_modpath parallel positive 0 10364
			(_code  3 NT*G)
			(_port PRE in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 10367
			(_port D ())
			(_port G (posedge) (_code  4 PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10368
			(_port G (posedge))
			(_port D () (_code  5 PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10371
			(_port G (posedge))
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 10374
			(_port G (negedge) (_code  6 PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 10375
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 10377
			(_port PRE (posedge))
			(_port G (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 1397 1268927485172 DLP1D
(_unit DLP1D
	(_specify
		(_specparam LibName string \act2\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$PRE integer 1)
		(_specparam InputLoad$G integer 1)
		(_specparam OutputLoad$QN integer 0)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \latch\)
		(_specparam LatchType string \seq\)
		(_modpath parallel negative 0 10428
			(_code  1 G*AN*PRE)
			(_port D in )
			(_port QN out )
		)
		(_modpath parallel negative 0 10431
			(_code  2 PRE)
			(_port G in posedge)
			(_port QN out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 10433
			(_port PRE in negedge)
			(_port QN out negedge)
		)
		(_modpath parallel negative 0 10436
			(_code  3 G)
			(_port PRE in posedge)
			(_port QN out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 10439
			(_port D ())
			(_port G (negedge) (_code  4 PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10440
			(_port G (negedge))
			(_port D () (_code  5 PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10443
			(_port G (negedge))
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 10446
			(_port G (posedge) (_code  6 PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 10447
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 10449
			(_port PRE (posedge))
			(_port G (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 1403 1268927485181 DLP1E
(_unit DLP1E
	(_specify
		(_specparam LibName string \act2\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$PRE integer 1)
		(_specparam InputLoad$G integer 1)
		(_specparam OutputLoad$QN integer 0)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \latch\)
		(_specparam LatchType string \seq\)
		(_modpath parallel negative 0 10500
			(_code  1 NT*G*AN*PRE)
			(_port D in )
			(_port QN out )
		)
		(_modpath parallel negative 0 10503
			(_code  2 PRE)
			(_port G in negedge)
			(_port QN out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 10505
			(_port PRE in negedge)
			(_port QN out negedge)
		)
		(_modpath parallel negative 0 10508
			(_code  3 NT*G)
			(_port PRE in posedge)
			(_port QN out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 10511
			(_port D ())
			(_port G (posedge) (_code  4 PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10512
			(_port G (posedge))
			(_port D () (_code  5 PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10515
			(_port G (posedge))
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 10518
			(_port G (negedge) (_code  6 PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 10519
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 10521
			(_port PRE (posedge))
			(_port G (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000036 56 1072 1268927485190 FA1A
(_unit FA1A
	(_specify
		(_specparam LibName string \act2\)
		(_specparam InputLoad$A integer 3)
		(_specparam InputLoad$B integer 3)
		(_specparam InputLoad$CI integer 3)
		(_specparam OutputLoad$CO integer 2)
		(_specparam OutputLoad$S integer 0)
		(_specparam MacroType string \sdlm\)
		(_specparam InternalPinName string \CO\)
		(_specparam ExtraDelayPaths$A$CO integer 0)
		(_specparam ExtraDelayPaths$B$CO integer 0)
		(_specparam ExtraDelayPaths$CI$CO integer 0)
		(_specparam ExtraDelayPaths$A$S integer 1)
		(_specparam ExtraDelayPaths$B$S integer 1)
		(_specparam ExtraDelayPaths$CI$S integer 1)
		(_modpath parallel unknown 0 10575
			(_port A in )
			(_port CO out )
		)
		(_modpath parallel unknown 0 10576
			(_port B in )
			(_port CO out )
		)
		(_modpath parallel unknown 0 10577
			(_port CI in )
			(_port CO out )
		)
		(_modpath parallel unknown 0 10578
			(_port A in )
			(_port S out )
		)
		(_modpath parallel unknown 0 10579
			(_port B in )
			(_port S out )
		)
		(_modpath parallel unknown 0 10580
			(_port CI in )
			(_port S out )
		)
	)
)
V 000036 56 1072 1268927485195 FA1B
(_unit FA1B
	(_specify
		(_specparam LibName string \act2\)
		(_specparam InputLoad$A integer 2)
		(_specparam InputLoad$B integer 3)
		(_specparam InputLoad$CI integer 3)
		(_specparam OutputLoad$CO integer 2)
		(_specparam OutputLoad$S integer 0)
		(_specparam MacroType string \sdlm\)
		(_specparam InternalPinName string \CO\)
		(_specparam ExtraDelayPaths$A$CO integer 0)
		(_specparam ExtraDelayPaths$B$CO integer 0)
		(_specparam ExtraDelayPaths$CI$CO integer 0)
		(_specparam ExtraDelayPaths$A$S integer 1)
		(_specparam ExtraDelayPaths$B$S integer 1)
		(_specparam ExtraDelayPaths$CI$S integer 1)
		(_modpath parallel unknown 0 10634
			(_port A in )
			(_port CO out )
		)
		(_modpath parallel unknown 0 10635
			(_port B in )
			(_port CO out )
		)
		(_modpath parallel unknown 0 10636
			(_port CI in )
			(_port CO out )
		)
		(_modpath parallel unknown 0 10637
			(_port A in )
			(_port S out )
		)
		(_modpath parallel unknown 0 10638
			(_port B in )
			(_port S out )
		)
		(_modpath parallel unknown 0 10639
			(_port CI in )
			(_port S out )
		)
	)
)
V 000036 56 2084 1268927485200 FA2A
(_unit FA2A
	(_specify
		(_specparam LibName string \act2\)
		(_specparam InputLoad$A0 integer 2)
		(_specparam InputLoad$A1 integer 2)
		(_specparam InputLoad$B integer 3)
		(_specparam InputLoad$CI integer 3)
		(_specparam OutputLoad$CO integer 2)
		(_specparam OutputLoad$S integer 0)
		(_specparam MacroType string \sdlm\)
		(_specparam InternalPinName string \CO\)
		(_specparam ExtraDelayPaths$A0$CO integer 0)
		(_specparam ExtraDelayPaths$A1$CO integer 0)
		(_specparam ExtraDelayPaths$B$CO integer 0)
		(_specparam ExtraDelayPaths$CI$CO integer 0)
		(_specparam ExtraDelayPaths$A0$S integer 1)
		(_specparam ExtraDelayPaths$A1$S integer 1)
		(_specparam ExtraDelayPaths$B$S integer 1)
		(_specparam ExtraDelayPaths$CI$S integer 1)
		(_modpath parallel unknown 0 10697
			(_port A0 in )
			(_port CO out )
		)
		(_modpath parallel unknown 0 10698
			(_port A1 in )
			(_port CO out )
		)
		(_modpath parallel unknown 0 10699
			(_port B in )
			(_port CO out )
		)
		(_modpath parallel unknown 0 10700
			(_port CI in )
			(_port CO out )
		)
		(_modpath parallel unknown 0 10701
			(_port A0 in )
			(_port S out )
		)
		(_modpath parallel unknown 0 10702
			(_port A1 in )
			(_port S out )
		)
		(_modpath parallel unknown 0 10705
			(_code  1 CI*AN*NT*A1*AN*NT*A0)
			(_port B in )
			(_port S out )
		)
		(_modpath parallel unknown 0 10707
			(_code  2 NT*CI*AN*A1*OR*A0)
			(_port B in )
			(_port S out )
		)
		(_modpath parallel unknown 0 10709
			(_code  3 NT*CI*AN*NT*A1*AN*NT*A0)
			(_port B in )
			(_port S out )
		)
		(_modpath parallel unknown 0 10711
			(_code  4 CI*AN*A1*OR*A0)
			(_port B in )
			(_port S out )
		)
		(_modpath parallel unknown 0 10714
			(_code  5 A1*OR*A0*AN*NT*CI)
			(_port CI in )
			(_port S out )
		)
		(_modpath parallel unknown 0 10716
			(_code  6 NT*A1*OR*A0*AN*CI)
			(_port CI in )
			(_port S out )
		)
		(_modpath parallel unknown 0 10718
			(_code  7 A1*OR*A0*AN*CI)
			(_port CI in )
			(_port S out )
		)
		(_modpath parallel unknown 0 10720
			(_code  8 NT*A1*OR*A0*AN*NT*CI)
			(_port CI in )
			(_port S out )
		)
	)
)
V 000036 56 368 1268927485205 GAND2
(_unit GAND2
	(_specify
		(_specparam LibName string \act2\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$G integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 10762
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 10763
			(_port G in )
			(_port Y out )
		)
	)
)
V 000035 56 829 1268927485210 GMX4
(_unit GMX4
	(_specify
		(_specparam LibName string \act2\)
		(_specparam InputLoad$D0 integer 1)
		(_specparam InputLoad$D1 integer 1)
		(_specparam InputLoad$D2 integer 1)
		(_specparam InputLoad$D3 integer 1)
		(_specparam InputLoad$S0 integer 1)
		(_specparam InputLoad$G integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 10809
			(_port D0 in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 10810
			(_port D1 in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 10811
			(_port D2 in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 10812
			(_port D3 in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 10813
			(_port G in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 10814
			(_port S0 in )
			(_port Y out )
		)
	)
)
V 000037 56 369 1268927485215 GNAND2
(_unit GNAND2
	(_specify
		(_specparam LibName string \act2\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$G integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 10856
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 10857
			(_port G in )
			(_port Y out )
		)
	)
)
V 000034 56 102 1268927485220 GND
(_unit GND
	(_specify
		(_specparam LibName string \act2\)
		(_specparam OutputLoad$Y integer 0)
	)
)
V 000036 56 368 1268927485225 GNOR2
(_unit GNOR2
	(_specify
		(_specparam LibName string \act2\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$G integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 10925
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 10926
			(_port G in )
			(_port Y out )
		)
	)
)
V 000035 56 367 1268927485230 GOR2
(_unit GOR2
	(_specify
		(_specparam LibName string \act2\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$G integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 10966
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 10967
			(_port G in )
			(_port Y out )
		)
	)
)
V 000036 56 368 1268927485235 GXOR2
(_unit GXOR2
	(_specify
		(_specparam LibName string \act2\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$G integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 11007
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 11008
			(_port G in )
			(_port Y out )
		)
	)
)
V 000034 56 560 1268927485240 HA1
(_unit HA1
	(_specify
		(_specparam LibName string \act2\)
		(_specparam InputLoad$A integer 2)
		(_specparam InputLoad$B integer 2)
		(_specparam OutputLoad$CO integer 0)
		(_specparam OutputLoad$S integer 0)
		(_specparam MacroType string \sdlm\)
		(_modpath parallel unknown 0 11051
			(_port A in )
			(_port CO out )
		)
		(_modpath parallel unknown 0 11052
			(_port B in )
			(_port CO out )
		)
		(_modpath parallel unknown 0 11053
			(_port A in )
			(_port S out )
		)
		(_modpath parallel unknown 0 11054
			(_port B in )
			(_port S out )
		)
	)
)
V 000035 56 561 1268927485245 HA1A
(_unit HA1A
	(_specify
		(_specparam LibName string \act2\)
		(_specparam InputLoad$A integer 2)
		(_specparam InputLoad$B integer 2)
		(_specparam OutputLoad$CO integer 0)
		(_specparam OutputLoad$S integer 0)
		(_specparam MacroType string \sdlm\)
		(_modpath parallel unknown 0 11101
			(_port A in )
			(_port CO out )
		)
		(_modpath parallel unknown 0 11102
			(_port B in )
			(_port CO out )
		)
		(_modpath parallel unknown 0 11103
			(_port A in )
			(_port S out )
		)
		(_modpath parallel unknown 0 11104
			(_port B in )
			(_port S out )
		)
	)
)
V 000035 56 560 1268927485250 HA1B
(_unit HA1B
	(_specify
		(_specparam LibName string \act2\)
		(_specparam InputLoad$A integer 2)
		(_specparam InputLoad$B integer 2)
		(_specparam OuputLoad$CO integer 0)
		(_specparam OutputLoad$S integer 0)
		(_specparam MacroType string \sdlm\)
		(_modpath parallel unknown 0 11149
			(_port A in )
			(_port CO out )
		)
		(_modpath parallel unknown 0 11150
			(_port B in )
			(_port CO out )
		)
		(_modpath parallel unknown 0 11151
			(_port A in )
			(_port S out )
		)
		(_modpath parallel unknown 0 11152
			(_port B in )
			(_port S out )
		)
	)
)
V 000035 56 561 1268927485255 HA1C
(_unit HA1C
	(_specify
		(_specparam LibName string \act2\)
		(_specparam InputLoad$A integer 2)
		(_specparam InputLoad$B integer 2)
		(_specparam OutputLoad$CO integer 0)
		(_specparam OutputLoad$S integer 0)
		(_specparam MacroType string \sdlm\)
		(_modpath parallel unknown 0 11197
			(_port A in )
			(_port CO out )
		)
		(_modpath parallel unknown 0 11198
			(_port B in )
			(_port CO out )
		)
		(_modpath parallel unknown 0 11199
			(_port A in )
			(_port S out )
		)
		(_modpath parallel unknown 0 11200
			(_port B in )
			(_port S out )
		)
	)
)
V 000035 56 778 1268927485260 IBDL
(_unit IBDL
	(_specify
		(_specparam LibName string \act2\)
		(_specparam InputLoad$G integer 1)
		(_specparam OutputLoad$Q integer 0)
		(_specparam InputLoad$PAD integer 1)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \latch\)
		(_specparam LatchType string \io\)
		(_modpath parallel positive 0 11245
			(_code  1 NT*G)
			(_port PAD in )
			(_port Q out )
		)
		(_modpath parallel positive 0 11247
			(_port G in negedge)
			(_port Q out negedge)
			(_datain PAD in negedge)
		)
		(_tchk setup 0 11250
			(_port PAD ())
			(_port G (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11251
			(_port G (posedge))
			(_port PAD ())
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 11253
			(_port G (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000036 56 258 1268927485265 INBUF
(_unit INBUF
	(_specify
		(_specparam LibName string \act2\)
		(_specparam InputLoad$PAD integer 0)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \io\)
		(_modpath parallel unknown 0 11291
			(_port PAD in )
			(_port Y out )
		)
	)
)
V 000034 56 253 1268927485270 INV
(_unit INV
	(_specify
		(_specparam LibName string \act2\)
		(_specparam InputLoad$A integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 11329
			(_port A in )
			(_port Y out )
		)
	)
)
V 000035 56 254 1268927485275 INVA
(_unit INVA
	(_specify
		(_specparam LibName string \act2\)
		(_specparam InputLoad$A integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 11369
			(_port A in )
			(_port Y out )
		)
	)
)
V 000035 56 254 1268927485280 INVD
(_unit INVD
	(_specify
		(_specparam LibName string \act2\)
		(_specparam InputLoad$A integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 11409
			(_port A in )
			(_port Y out )
		)
	)
)
V 000033 56 673 1268927485285 IR
(_unit IR
	(_specify
		(_specparam Libname string \act2\)
		(_specparam MacroType string \io\)
		(_modpath parallel positive 0 11446
			(_code  1 CLK)
			(_port PAD in )
			(_port Q out )
		)
		(_modpath parallel positive 0 11448
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain PAD in posedge)
		)
		(_tchk setup 0 11451
			(_port PAD ())
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11452
			(_port CLK (posedge))
			(_port PAD ())
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 11454
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 11455
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000034 56 639 1268927485290 IRI
(_unit IRI
	(_specify
		(_specparam Libname string \act2\)
		(_modpath parallel positive 0 11489
			(_code  1 CLK)
			(_port PAD in )
			(_port QN out )
		)
		(_modpath parallel positive 0 11491
			(_port CLK in posedge)
			(_port QN out posedge)
			(_datain PAD in posedge)
		)
		(_tchk setup 0 11494
			(_port PAD ())
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11495
			(_port CLK (posedge))
			(_port PAD ())
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 11497
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 11498
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000035 56 1197 1268927485295 JKF
(_unit JKF
	(_specify
		(_specparam LibName string \act2\)
		(_specparam InputLoad$J integer 1)
		(_specparam InputLoad$K integer 1)
		(_specparam InputLoad$CLK integer 1)
		(_specparam OutputLoad$Q integer 1)
		(_specparam EdgeType string \pos\)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam FlipFlopType string \seq\)
		(_modpath parallel positive 0 11546
			(_code  1 J*EQ*K)
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain J in posedge)
		)
		(_modpath parallel positive 0 11548
			(_code  2 J*AN*NT*K)
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain Q in posedge)
		)
		(_tchk setup 0 11551
			(_port J ())
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11552
			(_port CLK (posedge))
			(_port J ())
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 11554
			(_port K ())
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11555
			(_port CLK (posedge))
			(_port K ())
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 11557
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 11558
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 1199 1268927485304 JKF1B
(_unit JKF1B
	(_specify
		(_specparam LibName string \act2\)
		(_specparam InputLoad$J integer 1)
		(_specparam InputLoad$K integer 1)
		(_specparam InputLoad$CLK integer 1)
		(_specparam OutputLoad$Q integer 1)
		(_specparam EdgeType string \neg\)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam FlipFlopType string \seq\)
		(_modpath parallel positive 0 11607
			(_code  1 J*EQ*K)
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain J in negedge)
		)
		(_modpath parallel positive 0 11609
			(_code  2 J*AN*NT*K)
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain Q in negedge)
		)
		(_tchk setup 0 11612
			(_port J ())
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11613
			(_port CLK (negedge))
			(_port J ())
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 11615
			(_port K ())
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11616
			(_port CLK (negedge))
			(_port K ())
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 11618
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 11619
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 1727 1268927485313 JKF2A
(_unit JKF2A
	(_specify
		(_specparam LibName string \act2\)
		(_specparam InputLoad$J integer 1)
		(_specparam InputLoad$K integer 1)
		(_specparam InputLoad$CLR integer 1)
		(_specparam InputLoad$CLK integer 1)
		(_specparam OutputLoad$Q integer 1)
		(_specparam EdgeType string \pos\)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam FlipFlopType string \seq\)
		(_modpath parallel positive 0 11671
			(_code  1 CLR*AN*J*EQ*K)
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain J in posedge)
		)
		(_modpath parallel positive 0 11673
			(_code  2 CLR*AN*J*AN*NT*K)
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain Q in posedge)
		)
		(_modpath parallel positive 0 11675
			(_port CLR in negedge)
			(_port Q out negedge)
		)
		(_tchk setup 0 11678
			(_port J ())
			(_port CLK (posedge) (_code  3 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11679
			(_port CLK (posedge))
			(_port J () (_code  4 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 11681
			(_port K ())
			(_port CLK (posedge) (_code  5 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11682
			(_port CLK (posedge))
			(_port K () (_code  6 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11685
			(_port CLK (posedge))
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 11688
			(_port CLK (posedge) (_code  7 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 11689
			(_port CLK (negedge) (_code  8 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 11691
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 11693
			(_port CLR (posedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 1727 1268927485322 JKF2B
(_unit JKF2B
	(_specify
		(_specparam LibName string \act2\)
		(_specparam InputLoad$J integer 1)
		(_specparam InputLoad$K integer 1)
		(_specparam InputLoad$CLR integer 1)
		(_specparam InputLoad$CLK integer 1)
		(_specparam OutputLoad$Q integer 1)
		(_specparam EdgeType string \neg\)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam FlipFlopType string \seq\)
		(_modpath parallel positive 0 11745
			(_code  1 CLR*AN*J*EQ*K)
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain J in negedge)
		)
		(_modpath parallel positive 0 11747
			(_code  2 CLR*AN*J*AN*NT*K)
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain Q in negedge)
		)
		(_modpath parallel positive 0 11749
			(_port CLR in negedge)
			(_port Q out negedge)
		)
		(_tchk setup 0 11752
			(_port J ())
			(_port CLK (negedge) (_code  3 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11753
			(_port CLK (negedge))
			(_port J () (_code  4 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 11755
			(_port K ())
			(_port CLK (negedge) (_code  5 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11756
			(_port CLK (negedge))
			(_port K () (_code  6 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11759
			(_port CLK (negedge))
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 11762
			(_port CLK (negedge) (_code  7 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 11763
			(_port CLK (posedge) (_code  8 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 11765
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 11767
			(_port CLR (posedge))
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 1845 1268927485331 JKF2C
(_unit JKF2C
	(_specify
		(_specparam LibName string \act2\)
		(_specparam InputLoad$J integer 1)
		(_specparam InputLoad$K integer 1)
		(_specparam InputLoad$CLR integer 1)
		(_specparam InputLoad$CLK integer 1)
		(_specparam OutputLoad$Q integer 1)
		(_specparam EdgeType string \pos\)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam FlipFlopType string \combseq\)
		(_specparam InternalPinName string \X\)
		(_specparam ExtraDelayPin string \CLR\)
		(_modpath parallel positive 0 11821
			(_code  1 NT*CLR*AN*J*EQ*K)
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain J in posedge)
		)
		(_modpath parallel positive 0 11823
			(_code  2 NT*CLR*AN*J*AN*NT*K)
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain Q in posedge)
		)
		(_modpath parallel positive 0 11825
			(_port CLR in posedge)
			(_port Q out posedge)
		)
		(_tchk setup 0 11828
			(_port J ())
			(_port CLK (posedge) (_code  3 NTB*CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11829
			(_port CLK (posedge))
			(_port J () (_code  4 NTB*CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 11831
			(_port K ())
			(_port CLK (posedge) (_code  5 NTB*CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11832
			(_port CLK (posedge))
			(_port K () (_code  6 NTB*CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11835
			(_port CLK (posedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 11838
			(_port CLK (posedge) (_code  7 NTB*CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 11839
			(_port CLK (negedge) (_code  8 NTB*CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 11841
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 11843
			(_port CLR (negedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 1845 1268927485340 JKF2D
(_unit JKF2D
	(_specify
		(_specparam LibName string \act2\)
		(_specparam InputLoad$J integer 1)
		(_specparam InputLoad$K integer 1)
		(_specparam InputLoad$CLR integer 1)
		(_specparam InputLoad$CLK integer 1)
		(_specparam OutputLoad$Q integer 1)
		(_specparam EdgeType string \neg\)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam FlipFlopType string \combseq\)
		(_specparam InternalPinName string \X\)
		(_specparam ExtraDelayPin string \CLR\)
		(_modpath parallel positive 0 11896
			(_code  1 NT*CLR*AN*J*EQ*K)
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain J in negedge)
		)
		(_modpath parallel positive 0 11898
			(_code  2 NT*CLR*AN*J*AN*NT*K)
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain Q in negedge)
		)
		(_modpath parallel positive 0 11900
			(_port CLR in posedge)
			(_port Q out posedge)
		)
		(_tchk setup 0 11903
			(_port J ())
			(_port CLK (negedge) (_code  3 NTB*CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11904
			(_port CLK (negedge))
			(_port J () (_code  4 NTB*CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 11906
			(_port K ())
			(_port CLK (negedge) (_code  5 NTB*CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11907
			(_port CLK (negedge))
			(_port K () (_code  6 NTB*CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11910
			(_port CLK (negedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 11913
			(_port CLK (negedge) (_code  7 NTB*CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 11914
			(_port CLK (posedge) (_code  8 NTB*CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 11916
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 11918
			(_port CLR (negedge))
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000035 56 480 1268927485349 MAJ3
(_unit MAJ3
	(_specify
		(_specparam LibName string \act2\)
		(_specparam InputLoad$A integer 2)
		(_specparam InputLoad$B integer 2)
		(_specparam InputLoad$C integer 2)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 11960
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 11961
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 11962
			(_port C in )
			(_port Y out )
		)
	)
)
V 000034 56 479 1268927485354 MX2
(_unit MX2
	(_specify
		(_specparam LibName string \act2\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$S integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 12005
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 12006
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 12007
			(_port S in )
			(_port Y out )
		)
	)
)
V 000035 56 480 1268927485359 MX2A
(_unit MX2A
	(_specify
		(_specparam LibName string \act2\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$S integer 2)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 12053
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 12054
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 12055
			(_port S in )
			(_port Y out )
		)
	)
)
V 000035 56 480 1268927485364 MX2B
(_unit MX2B
	(_specify
		(_specparam LibName string \act2\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$S integer 2)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 12101
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 12102
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 12103
			(_port S in )
			(_port Y out )
		)
	)
)
V 000035 56 480 1268927485421 MX2C
(_unit MX2C
	(_specify
		(_specparam LibName string \act2\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$S integer 2)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 12149
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 12150
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 12151
			(_port S in )
			(_port Y out )
		)
	)
)
V 000034 56 830 1268927485452 MX4
(_unit MX4
	(_specify
		(_specparam LibName string \act2\)
		(_specparam InputLoad$D0 integer 1)
		(_specparam InputLoad$D1 integer 1)
		(_specparam InputLoad$D2 integer 1)
		(_specparam InputLoad$D3 integer 1)
		(_specparam InputLoad$S0 integer 1)
		(_specparam InputLoad$S1 integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 12198
			(_port D0 in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 12199
			(_port D1 in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 12200
			(_port D2 in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 12201
			(_port D3 in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 12202
			(_port S1 in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 12203
			(_port S0 in )
			(_port Y out )
		)
	)
)
V 000035 56 973 1268927485483 MXC1
(_unit MXC1
	(_specify
		(_specparam LibName string \act2\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$S integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \dlm\)
		(_specparam InternalPinName string \X\)
		(_specparam ExtraDelayPaths$A$Y integer 1)
		(_specparam ExtraDelayPaths$B$Y integer 1)
		(_specparam ExtraDelayPaths$S$Y integer 1)
		(_specparam ExtraDelayPaths$C$Y integer 0)
		(_specparam ExtraDelayPaths$D$Y integer 0)
		(_modpath parallel unknown 0 12255
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 12256
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 12257
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 12258
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 12259
			(_port S in )
			(_port Y out )
		)
	)
)
V 000035 56 1315 1268927485608 MXT
(_unit MXT
	(_specify
		(_specparam LibName string \act2\)
		(_specparam InputLoad$D0 integer 1)
		(_specparam InputLoad$D1 integer 1)
		(_specparam InputLoad$D2 integer 1)
		(_specparam InputLoad$D3 integer 1)
		(_specparam InputLoad$S0A integer 1)
		(_specparam InputLoad$S0B integer 1)
		(_specparam InputLoad$S1 integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \dlm\)
		(_specparam InternalPinName string \X\)
		(_specparam ExtraDelayPaths$D0$Y integer 1)
		(_specparam ExtraDelayPaths$D1$Y integer 1)
		(_specparam ExtraDelayPaths$S0A$Y integer 1)
		(_specparam ExtraDelayPaths$D2$Y integer 0)
		(_specparam ExtraDelayPaths$D3$Y integer 0)
		(_specparam ExtraDelayPaths$S0B$Y integer 0)
		(_specparam ExtraDelayPaths$S1$Y integer 0)
		(_modpath parallel unknown 0 12317
			(_port D0 in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 12318
			(_port D1 in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 12319
			(_port D2 in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 12320
			(_port D3 in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 12321
			(_port S0A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 12322
			(_port S0B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 12323
			(_port S1 in )
			(_port Y out )
		)
	)
)
V 000036 56 368 1268927485671 NAND2
(_unit NAND2
	(_specify
		(_specparam LibName string \act2\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 12364
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 12365
			(_port B in )
			(_port Y out )
		)
	)
)
V 000037 56 369 1268927485733 NAND2A
(_unit NAND2A
	(_specify
		(_specparam LibName string \act2\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 12405
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 12406
			(_port B in )
			(_port Y out )
		)
	)
)
V 000037 56 369 1268927485780 NAND2B
(_unit NAND2B
	(_specify
		(_specparam LibName string \act2\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 12445
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 12446
			(_port B in )
			(_port Y out )
		)
	)
)
V 000036 56 481 1268927485827 NAND3
(_unit NAND3
	(_specify
		(_specparam LibName string \act2\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 12487
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 12488
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 12489
			(_port C in )
			(_port Y out )
		)
	)
)
V 000037 56 482 1268927485859 NAND3A
(_unit NAND3A
	(_specify
		(_specparam LibName string \act2\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 12531
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 12532
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 12533
			(_port C in )
			(_port Y out )
		)
	)
)
V 000037 56 482 1268927485864 NAND3B
(_unit NAND3B
	(_specify
		(_specparam LibName string \act2\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 12575
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 12576
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 12577
			(_port C in )
			(_port Y out )
		)
	)
)
V 000037 56 482 1268927485869 NAND3C
(_unit NAND3C
	(_specify
		(_specparam LibName string \act2\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 12619
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 12620
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 12621
			(_port C in )
			(_port Y out )
		)
	)
)
V 000036 56 816 1268927485875 NAND4
(_unit NAND4
	(_specify
		(_specparam LibName string \act2\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \dlm\)
		(_specparam InternalPinName string \X\)
		(_specparam ExtraDelayPaths$A$Y integer 1)
		(_specparam ExtraDelayPaths$B$Y integer 1)
		(_specparam ExtraDelayPaths$C$Y integer 0)
		(_specparam ExtraDelayPaths$D$Y integer 0)
		(_modpath parallel unknown 0 12670
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 12671
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 12672
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 12673
			(_port D in )
			(_port Y out )
		)
	)
)
V 000037 56 595 1268927485880 NAND4A
(_unit NAND4A
	(_specify
		(_specparam LibName string \act2\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 12716
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 12717
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 12718
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 12719
			(_port D in )
			(_port Y out )
		)
	)
)
V 000037 56 595 1268927485885 NAND4B
(_unit NAND4B
	(_specify
		(_specparam LibName string \act2\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 12762
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 12763
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 12764
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 12765
			(_port D in )
			(_port Y out )
		)
	)
)
V 000037 56 595 1268927485890 NAND4C
(_unit NAND4C
	(_specify
		(_specparam LibName string \act2\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 12807
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 12808
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 12809
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 12810
			(_port D in )
			(_port Y out )
		)
	)
)
V 000037 56 595 1268927485895 NAND4D
(_unit NAND4D
	(_specify
		(_specparam LibName string \act2\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 12851
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 12852
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 12853
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 12854
			(_port D in )
			(_port Y out )
		)
	)
)
V 000037 56 708 1268927485900 NAND5C
(_unit NAND5C
	(_specify
		(_specparam LibName string \act2\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$E integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 12895
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 12896
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 12897
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 12898
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 12899
			(_port E in )
			(_port Y out )
		)
	)
)
V 000035 56 367 1268927485909 NOR2
(_unit NOR2
	(_specify
		(_specparam LibName string \act2\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 12939
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 12940
			(_port B in )
			(_port Y out )
		)
	)
)
V 000036 56 368 1268927485914 NOR2A
(_unit NOR2A
	(_specify
		(_specparam LibName string \act2\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 12980
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 12981
			(_port B in )
			(_port Y out )
		)
	)
)
V 000036 56 368 1268927485919 NOR2B
(_unit NOR2B
	(_specify
		(_specparam LibName string \act2\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 13020
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 13021
			(_port B in )
			(_port Y out )
		)
	)
)
V 000035 56 480 1268927485924 NOR3
(_unit NOR3
	(_specify
		(_specparam LibName string \act2\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 13061
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 13062
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 13063
			(_port C in )
			(_port Y out )
		)
	)
)
V 000036 56 481 1268927485929 NOR3A
(_unit NOR3A
	(_specify
		(_specparam LibName string \act2\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 13105
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 13106
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 13107
			(_port C in )
			(_port Y out )
		)
	)
)
V 000036 56 481 1268927485934 NOR3B
(_unit NOR3B
	(_specify
		(_specparam LibName string \act2\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 13149
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 13150
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 13151
			(_port C in )
			(_port Y out )
		)
	)
)
V 000036 56 481 1268927485939 NOR3C
(_unit NOR3C
	(_specify
		(_specparam LibName string \act2\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 13192
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 13193
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 13194
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 815 1268927485944 NOR4
(_unit NOR4
	(_specify
		(_specparam LibName string \act2\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \dlm\)
		(_specparam InternalPinName string \X\)
		(_specparam ExtraDelayPaths$A$Y integer 1)
		(_specparam ExtraDelayPaths$B$Y integer 1)
		(_specparam ExtraDelayPaths$C$Y integer 0)
		(_specparam ExtraDelayPaths$D$Y integer 0)
		(_modpath parallel unknown 0 13242
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 13243
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 13244
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 13245
			(_port D in )
			(_port Y out )
		)
	)
)
V 000036 56 594 1268927485949 NOR4A
(_unit NOR4A
	(_specify
		(_specparam LibName string \act2\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 13287
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 13288
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 13289
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 13290
			(_port D in )
			(_port Y out )
		)
	)
)
V 000036 56 594 1268927485954 NOR4B
(_unit NOR4B
	(_specify
		(_specparam LibName string \act2\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 13332
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 13333
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 13334
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 13335
			(_port D in )
			(_port Y out )
		)
	)
)
V 000036 56 594 1268927485959 NOR4C
(_unit NOR4C
	(_specify
		(_specparam LibName string \act2\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 13378
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 13379
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 13380
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 13381
			(_port D in )
			(_port Y out )
		)
	)
)
V 000036 56 594 1268927485964 NOR4D
(_unit NOR4D
	(_specify
		(_specparam LibName string \act2\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 13423
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 13424
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 13425
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 13426
			(_port D in )
			(_port Y out )
		)
	)
)
V 000036 56 707 1268927485969 NOR5C
(_unit NOR5C
	(_specify
		(_specparam LibName string \act2\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$E integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 13467
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 13468
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 13469
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 13470
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 13471
			(_port E in )
			(_port Y out )
		)
	)
)
V 000034 56 479 1268927485974 OA1
(_unit OA1
	(_specify
		(_specparam LibName string \act2\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 13513
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 13514
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 13515
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 480 1268927485979 OA1A
(_unit OA1A
	(_specify
		(_specparam LibName string \act2\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 2)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 13556
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 13557
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 13558
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 480 1268927485988 OA1B
(_unit OA1B
	(_specify
		(_specparam LibName string \act2\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 13599
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 13600
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 13601
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 480 1268927485997 OA1C
(_unit OA1C
	(_specify
		(_specparam LibName string \act2\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 13643
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 13644
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 13645
			(_port C in )
			(_port Y out )
		)
	)
)
V 000034 56 592 1268927486002 OA2
(_unit OA2
	(_specify
		(_specparam LibName string \act2\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 13687
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 13688
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 13689
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 13690
			(_port D in )
			(_port Y out )
		)
	)
)
V 000035 56 593 1268927486011 OA2A
(_unit OA2A
	(_specify
		(_specparam LibName string \act2\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 13733
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 13734
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 13735
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 13736
			(_port D in )
			(_port Y out )
		)
	)
)
V 000034 56 592 1268927486016 OA3
(_unit OA3
	(_specify
		(_specparam LibName string \act2\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 13779
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 13780
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 13781
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 13782
			(_port D in )
			(_port Y out )
		)
	)
)
V 000035 56 593 1268927486021 OA3A
(_unit OA3A
	(_specify
		(_specparam LibName string \act2\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 13824
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 13825
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 13826
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 13827
			(_port D in )
			(_port Y out )
		)
	)
)
V 000035 56 593 1268927486026 OA3B
(_unit OA3B
	(_specify
		(_specparam LibName string \act2\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 2)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 13869
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 13870
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 13871
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 13872
			(_port D in )
			(_port Y out )
		)
	)
)
V 000034 56 592 1268927486035 OA4
(_unit OA4
	(_specify
		(_specparam LibName string \act2\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 2)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 13913
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 13914
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 13915
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 13916
			(_port D in )
			(_port Y out )
		)
	)
)
V 000035 56 593 1268927486044 OA4A
(_unit OA4A
	(_specify
		(_specparam LibName string \act2\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 2)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 13958
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 13959
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 13960
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 13961
			(_port D in )
			(_port Y out )
		)
	)
)
V 000034 56 592 1268927486049 OA5
(_unit OA5
	(_specify
		(_specparam LibName string \act2\)
		(_specparam InputLoad$A integer 2)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 14003
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 14004
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 14005
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 14006
			(_port D in )
			(_port Y out )
		)
	)
)
V 000035 56 480 1268927486054 OAI1
(_unit OAI1
	(_specify
		(_specparam LibName string \act2\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 14048
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 14049
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 14050
			(_port C in )
			(_port Y out )
		)
	)
)
V 000036 56 594 1268927486059 OAI2A
(_unit OAI2A
	(_specify
		(_specparam LibName string \act2\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 2)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 14093
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 14094
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 14095
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 14096
			(_port D in )
			(_port Y out )
		)
	)
)
V 000035 56 593 1268927486064 OAI3
(_unit OAI3
	(_specify
		(_specparam LibName string \act2\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 14140
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 14141
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 14142
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 14143
			(_port D in )
			(_port Y out )
		)
	)
)
V 000036 56 594 1268927486069 OAI3A
(_unit OAI3A
	(_specify
		(_specparam LibName string \act2\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 14189
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 14190
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 14191
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 14192
			(_port D in )
			(_port Y out )
		)
	)
)
V 000037 56 773 1268927486074 OBDLHS
(_unit OBDLHS
	(_specify
		(_specparam LibName string \act2\)
		(_specparam InputLoad$G integer 1)
		(_specparam OutputLoad$PAD integer 0)
		(_specparam InputLoad$D integer 1)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \latch\)
		(_specparam LatchType string \io\)
		(_modpath parallel positive 0 14236
			(_code  1 G)
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel positive 0 14238
			(_port G in posedge)
			(_port PAD out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 14241
			(_port D ())
			(_port G (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 14242
			(_port G (negedge))
			(_port D ())
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 14244
			(_port G (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000035 56 257 1268927486079 OBHS
(_unit OBHS
	(_specify
		(_specparam LibName string \act2\)
		(_specparam OutputLoad$PAD integer 0)
		(_specparam InputLoad$D integer 1)
		(_specparam MacroType string \io\)
		(_modpath parallel unknown 0 14283
			(_port D in )
			(_port PAD out )
		)
	)
)
V 000034 56 366 1268927486084 OR2
(_unit OR2
	(_specify
		(_specparam LibName string \act2\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 14323
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 14324
			(_port B in )
			(_port Y out )
		)
	)
)
V 000035 56 367 1268927486089 OR2A
(_unit OR2A
	(_specify
		(_specparam LibName string \act2\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 14364
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 14365
			(_port B in )
			(_port Y out )
		)
	)
)
V 000035 56 367 1268927486094 OR2B
(_unit OR2B
	(_specify
		(_specparam LibName string \act2\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 14404
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 14405
			(_port B in )
			(_port Y out )
		)
	)
)
V 000034 56 479 1268927486099 OR3
(_unit OR3
	(_specify
		(_specparam LibName string \act2\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 14445
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 14446
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 14447
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 480 1268927486104 OR3A
(_unit OR3A
	(_specify
		(_specparam LibName string \act2\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 14490
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 14491
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 14492
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 480 1268927486109 OR3B
(_unit OR3B
	(_specify
		(_specparam LibName string \act2\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 14535
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 14536
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 14537
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 480 1268927486114 OR3C
(_unit OR3C
	(_specify
		(_specparam LibName string \act2\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 14579
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 14580
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 14581
			(_port C in )
			(_port Y out )
		)
	)
)
V 000034 56 592 1268927486119 OR4
(_unit OR4
	(_specify
		(_specparam LibName string \act2\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 14623
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 14624
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 14625
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 14626
			(_port D in )
			(_port Y out )
		)
	)
)
V 000035 56 593 1268927486124 OR4A
(_unit OR4A
	(_specify
		(_specparam LibName string \act2\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 14668
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 14669
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 14670
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 14671
			(_port D in )
			(_port Y out )
		)
	)
)
V 000035 56 593 1268927486129 OR4B
(_unit OR4B
	(_specify
		(_specparam LibName string \act2\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 14713
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 14714
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 14715
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 14716
			(_port D in )
			(_port Y out )
		)
	)
)
V 000035 56 593 1268927486134 OR4C
(_unit OR4C
	(_specify
		(_specparam LibName string \act2\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 14759
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 14760
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 14761
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 14762
			(_port D in )
			(_port Y out )
		)
	)
)
V 000035 56 815 1268927486139 OR4D
(_unit OR4D
	(_specify
		(_specparam LibName string \act2\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \dlm\)
		(_specparam InternalPinName string \X\)
		(_specparam ExtraDelayPaths$A$Y integer 1)
		(_specparam ExtraDelayPaths$B$Y integer 1)
		(_specparam ExtraDelayPaths$C$Y integer 0)
		(_specparam ExtraDelayPaths$D$Y integer 0)
		(_modpath parallel unknown 0 14809
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 14810
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 14811
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 14812
			(_port D in )
			(_port Y out )
		)
	)
)
V 000035 56 706 1268927486144 OR5B
(_unit OR5B
	(_specify
		(_specparam LibName string \act2\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$E integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 14853
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 14854
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 14855
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 14856
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 14857
			(_port E in )
			(_port Y out )
		)
	)
)
V 000034 56 596 1268927486149 ORH
(_unit ORH
	(_specify
		(_modpath parallel positive 0 14890
			(_code  1 CLK)
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel positive 0 14892
			(_port CLK in posedge)
			(_port PAD out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 14895
			(_port D ())
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 14896
			(_port CLK (posedge))
			(_port D ())
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 14898
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 14899
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000035 56 597 1268927486154 ORIH
(_unit ORIH
	(_specify
		(_modpath parallel positive 0 14934
			(_code  1 CLK)
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel positive 0 14936
			(_port CLK in posedge)
			(_port PAD out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 14939
			(_port D ())
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 14940
			(_port CLK (posedge))
			(_port D ())
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 14942
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 14943
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000036 56 697 1268927486159 ORITH
(_unit ORITH
	(_specify
		(_modpath parallel positive 0 14978
			(_code  1 CLK*AN*E)
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel positive 0 14981
			(_code  2 E)
			(_port CLK in posedge)
			(_port PAD out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel unknown 0 14983
			(_port E in )
			(_port PAD out )
		)
		(_tchk setup 0 14986
			(_port D ())
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 14987
			(_port CLK (posedge))
			(_port D ())
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 14989
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 14990
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000035 56 696 1268927486164 ORTH
(_unit ORTH
	(_specify
		(_modpath parallel positive 0 15029
			(_code  1 CLK*AN*E)
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel positive 0 15032
			(_code  2 E)
			(_port CLK in posedge)
			(_port PAD out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel unknown 0 15034
			(_port E in )
			(_port PAD out )
		)
		(_tchk setup 0 15037
			(_port D ())
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 15038
			(_port CLK (posedge))
			(_port D ())
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 15040
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 15041
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 259 1268927486169 OUTBUF
(_unit OUTBUF
	(_specify
		(_specparam LibName string \act2\)
		(_specparam InputLoad$D integer 0)
		(_specparam OutputLoad$PAD integer 0)
		(_specparam MacroType string \io\)
		(_modpath parallel unknown 0 15079
			(_port D in )
			(_port PAD out )
		)
	)
)
V 000037 56 909 1268927486174 TBDLHS
(_unit TBDLHS
	(_specify
		(_specparam LibName string \act2\)
		(_specparam InputLoad$G integer 1)
		(_specparam OutputLoad$PAD integer 0)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$E integer 1)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \latch\)
		(_specparam LatchType string \io\)
		(_modpath parallel positive 0 15124
			(_code  1 G*AN*E)
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel positive 0 15127
			(_code  2 E)
			(_port G in posedge)
			(_port PAD out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel unknown 0 15129
			(_port E in )
			(_port PAD out )
		)
		(_tchk setup 0 15132
			(_port D ())
			(_port G (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 15133
			(_port G (negedge))
			(_port D ())
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 15135
			(_port G (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000035 56 372 1268927486179 TBHS
(_unit TBHS
	(_specify
		(_specparam LibName string \act2\)
		(_specparam OutputLoad$PAD integer 0)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$E integer 1)
		(_specparam MacroType string \io\)
		(_modpath parallel unknown 0 15175
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 15176
			(_port D in )
			(_port PAD out )
		)
	)
)
V 000036 56 1362 1268927486184 TF1A
(_unit TF1A
	(_specify
		(_specparam LibName string \act2\)
		(_specparam InputLoad$T integer 1)
		(_specparam InputLoad$CLR integer 1)
		(_specparam InputLoad$CLK integer 1)
		(_specparam OutputLoad$Q integer 1)
		(_specparam EdgeType string \pos\)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam FlipFlopType string \seq\)
		(_specparam DelayOverride$M1 real (1.0 1.0 1.0))
		(_modpath parallel negative 0 15234
			(_code  1 T*AN*CLR)
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain Q in posedge)
		)
		(_modpath parallel positive 0 15236
			(_port CLR in negedge)
			(_port Q out negedge)
		)
		(_tchk setup 0 15239
			(_port T ())
			(_port CLK (posedge) (_code  2 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 15240
			(_port CLK (posedge))
			(_port T () (_code  3 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 15242
			(_port CLK (posedge))
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 15244
			(_port CLK (posedge) (_code  4 EN))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 15245
			(_port CLK (negedge) (_code  5 EN))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 15246
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 15248
			(_port CLR (posedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000036 56 1362 1268927486189 TF1B
(_unit TF1B
	(_specify
		(_specparam LibName string \act2\)
		(_specparam InputLoad$T integer 1)
		(_specparam InputLoad$CLR integer 1)
		(_specparam InputLoad$CLK integer 1)
		(_specparam OutputLoad$Q integer 1)
		(_specparam EdgeType string \neg\)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam FlipFlopType string \seq\)
		(_specparam DelayOverride$M1 real (1.0 1.0 1.0))
		(_modpath parallel negative 0 15307
			(_code  1 T*AN*CLR)
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain Q in negedge)
		)
		(_modpath parallel positive 0 15309
			(_port CLR in negedge)
			(_port Q out negedge)
		)
		(_tchk setup 0 15311
			(_port T ())
			(_port CLK (negedge) (_code  2 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 15312
			(_port CLK (negedge))
			(_port T () (_code  3 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 15314
			(_port CLK (negedge))
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 15316
			(_port CLK (posedge) (_code  4 EN))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 15317
			(_port CLK (negedge) (_code  5 EN))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 15319
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 15321
			(_port CLR (posedge))
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 375 1268927486194 TRIBUFF
(_unit TRIBUFF
	(_specify
		(_specparam LibName string \act2\)
		(_specparam InputLoad$D integer 0)
		(_specparam InputLoad$E integer 0)
		(_specparam OutputLoad$PAD integer 0)
		(_specparam MacroType string \io\)
		(_modpath parallel unknown 0 15359
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 15360
			(_port D in )
			(_port PAD out )
		)
	)
)
V 000034 56 102 1268927486203 VCC
(_unit VCC
	(_specify
		(_specparam LibName string \act2\)
		(_specparam OutputLoad$Y integer 0)
	)
)
V 000034 56 479 1268927486208 XA1
(_unit XA1
	(_specify
		(_specparam LibName string \act2\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 2)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 20436
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 20437
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 20438
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 480 1268927486213 XA1A
(_unit XA1A
	(_specify
		(_specparam LibName string \act2\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 2)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 20479
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 20480
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 20481
			(_port C in )
			(_port Y out )
		)
	)
)
V 000036 56 368 1268927486219 XNOR2
(_unit XNOR2
	(_specify
		(_specparam LibName string \act2\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 20520
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 20521
			(_port B in )
			(_port Y out )
		)
	)
)
V 000034 56 479 1268927486224 XO1
(_unit XO1
	(_specify
		(_specparam LibName string \act2\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 2)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 20562
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 20563
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 20564
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 480 1268927486229 XO1A
(_unit XO1A
	(_specify
		(_specparam LibName string \act2\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 2)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 20605
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 20606
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 20607
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 367 1268927486234 XOR2
(_unit XOR2
	(_specify
		(_specparam LibName string \act2\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 20644
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 20645
			(_port B in )
			(_port Y out )
		)
	)
)
