{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1735032050576 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1735032050576 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 24 17:20:50 2024 " "Processing started: Tue Dec 24 17:20:50 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1735032050576 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1735032050576 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off test -c test " "Command: quartus_map --read_settings_files=on --write_settings_files=off test -c test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1735032050576 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1735032050845 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "test.v(124) " "Verilog HDL information at test.v(124): always construct contains both blocking and non-blocking assignments" {  } { { "test.v" "" { Text "C:/logic/113-1/final/test/test.v" 124 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1735032050869 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Clear clear test.v(13) " "Verilog HDL Declaration information at test.v(13): object \"Clear\" differs only in case from object \"clear\" in the same scope" {  } { { "test.v" "" { Text "C:/logic/113-1/final/test/test.v" 13 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1735032050869 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Red red test.v(3) " "Verilog HDL Declaration information at test.v(3): object \"Red\" differs only in case from object \"red\" in the same scope" {  } { { "test.v" "" { Text "C:/logic/113-1/final/test/test.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1735032050869 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Blue blue test.v(5) " "Verilog HDL Declaration information at test.v(5): object \"Blue\" differs only in case from object \"blue\" in the same scope" {  } { { "test.v" "" { Text "C:/logic/113-1/final/test/test.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1735032050869 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Green green test.v(4) " "Verilog HDL Declaration information at test.v(4): object \"Green\" differs only in case from object \"green\" in the same scope" {  } { { "test.v" "" { Text "C:/logic/113-1/final/test/test.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1735032050869 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "red RED test.v(24) " "Verilog HDL Declaration information at test.v(24): object \"red\" differs only in case from object \"RED\" in the same scope" {  } { { "test.v" "" { Text "C:/logic/113-1/final/test/test.v" 24 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1735032050869 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Red RED test.v(3) " "Verilog HDL Declaration information at test.v(3): object \"Red\" differs only in case from object \"RED\" in the same scope" {  } { { "test.v" "" { Text "C:/logic/113-1/final/test/test.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1735032050869 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "green GREEN test.v(24) " "Verilog HDL Declaration information at test.v(24): object \"green\" differs only in case from object \"GREEN\" in the same scope" {  } { { "test.v" "" { Text "C:/logic/113-1/final/test/test.v" 24 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1735032050869 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Green GREEN test.v(4) " "Verilog HDL Declaration information at test.v(4): object \"Green\" differs only in case from object \"GREEN\" in the same scope" {  } { { "test.v" "" { Text "C:/logic/113-1/final/test/test.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1735032050869 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "blue BLUE test.v(24) " "Verilog HDL Declaration information at test.v(24): object \"blue\" differs only in case from object \"BLUE\" in the same scope" {  } { { "test.v" "" { Text "C:/logic/113-1/final/test/test.v" 24 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1735032050869 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Blue BLUE test.v(5) " "Verilog HDL Declaration information at test.v(5): object \"Blue\" differs only in case from object \"BLUE\" in the same scope" {  } { { "test.v" "" { Text "C:/logic/113-1/final/test/test.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1735032050869 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "clear Clear test.v(1048) " "Verilog HDL Declaration information at test.v(1048): object \"clear\" differs only in case from object \"Clear\" in the same scope" {  } { { "test.v" "" { Text "C:/logic/113-1/final/test/test.v" 1048 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1735032050869 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "clear Clear test.v(1090) " "Verilog HDL Declaration information at test.v(1090): object \"clear\" differs only in case from object \"Clear\" in the same scope" {  } { { "test.v" "" { Text "C:/logic/113-1/final/test/test.v" 1090 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1735032050869 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"end\"; \"end\" without \"begin\"  test.v(1294) " "Verilog HDL syntax error at test.v(1294) near text \"end\"; \"end\" without \"begin\" " {  } { { "test.v" "" { Text "C:/logic/113-1/final/test/test.v" 1294 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1735032050869 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "divfreq8 test.v(1186) " "Ignored design unit \"divfreq8\" at test.v(1186) due to previous errors" {  } { { "test.v" "" { Text "C:/logic/113-1/final/test/test.v" 1186 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1735032050869 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"always\";  expecting a description test.v(1296) " "Verilog HDL syntax error at test.v(1296) near text \"always\";  expecting a description" {  } { { "test.v" "" { Text "C:/logic/113-1/final/test/test.v" 1296 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1735032050869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test.v 0 0 " "Found 0 design units, including 0 entities, in source file test.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1735032050869 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/logic/113-1/final/test/output_files/test.map.smsg " "Generated suppressed messages file C:/logic/113-1/final/test/output_files/test.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1735032050915 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 3 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4605 " "Peak virtual memory: 4605 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1735032050995 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Dec 24 17:20:50 2024 " "Processing ended: Tue Dec 24 17:20:50 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1735032050995 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1735032050995 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1735032050995 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1735032050995 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 1  " "Quartus II Full Compilation was unsuccessful. 5 errors, 1 warning" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1735032051598 ""}
