// Seed: 3603861528
module module_0 ();
  parameter id_1 = -1'h0;
  assign module_2.id_0  = 0;
  assign module_1._id_2 = 0;
endmodule
module module_1 #(
    parameter id_1 = 32'd49,
    parameter id_2 = 32'd21
) (
    input supply0 id_0,
    output supply1 _id_1,
    input supply1 _id_2,
    input wand id_3,
    input supply1 id_4,
    input supply0 id_5
);
  static logic id_7;
  ;
  logic [id_2  -  id_1 : 1] id_8;
  wire id_9;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input  wor   id_0,
    output logic id_1
);
  initial begin : LABEL_0
    id_1 = {1, id_0, id_0, id_0};
  end
  module_0 modCall_1 ();
endmodule
