#	VLSI Verification




##	VLSI Verification Tools and HVLs


VLSI/IC simulation/verification tools
+ Siemens EDA Certus™ Silicon Debug
+ Siemens EDA Codelink®
+ Siemens EDA ModelSim®Siemens EDA Questa® CDCSiemens EDA Questa® Formal VerificationSiemens EDA Questa® inFactSiemens EDA Questa® Power Aware SimulatorSiemens EDA Questa® SimulatorSiemens EDA Veloce® EmulationSiemens EDA Verification IPSiemens EDA Visualizer™ Debug EnvironmentAldec Active-HDL™Aldec ALINT-PRO™Aldec HES-DVM™Aldec Riviera-PRO™Aldec Spec-TRACER™AmiqEDA® DVT DebuggerAmiqEDA® DVT EclipseAmiqEDA® VerissimoAnsys/Apache PowerArtist™Ansys® Medini AnalyzeASTC Vlab WorksBreker Trek™Blue Pearl HDL Creator™Cadence® Incisive Functional Safety SimulatorCadence® Incisive®Cadence® Incisive® Debug AnalyzerCadence® Indago®Cadence® Jasper® Formal appsCadence® Jasper® Property CheckingCadence® JasperGold® Formal VerificationCadence® JasperGold® SafetyCadence® NC-SimCadence® Palladium®Cadence® Pegasus Verification SystemCadence® Perspec™Cadence® Protium™Cadence® Safety PlannerCadence® Virtual System PlatformCadence® XceliumCadence® Xcelium™ SafetyCadence® vManager SafetyCadence®/Denali VIPImperas DEVImperas EPKsImperas Instruction Set SimulatorImperas M*SDKImperas QuantumLeapMetrics Cloud SimulatorOneSpin 360 DV - (Inspect/Verify/Certify)OneSpin 360 EC - (ASIC/FPGA/RTL)Real Intent Ascent™Real Intent Meridian™Sigasi® StudioSynopsys Certitude®Synopsys HAPS®Synopsys Platform Architect™Synopsys VCS®Synopsys Verdi® DebugSynopsys Verdi3™Synopsys Virtualizer™Synopsys Z01X™Synopsys Zebu® EmulationSynopsys® EchoSynopsys® MVSim/MVRCSynopsys® Spyglass® CDCSynopsys® Spyglass® LintSynopsys® VC FormalSynopsys® VIPWind River® Simics®Xilinx Vivado® SimulatorProprietary prototyping hardwareOther technologies and VIP




podcast@dac.com





##	Skill Sets for Roles in VLSI Verification






Skill set for roles in VLSI verification:
+ initial sandbox verification
+ skill set:
	- Hands on system Verilog/UVM development work for modern high performance CPU verification.
	- Work will involve writing test cases, using test generators to generate targeted tests for RISCV CPU verification
	- Working with internal test generators to target coverage/test-plan scenarios
	- 7-15 years of experience in DV preferably in CPU verification.
	- Proficiency in System Verilog and UVM methodology.
	- Very good object oriented programming skills.
	- Any CPU architecture knowledge (x86, ARM or RISC-V) with test writing/test plan implementation experience.
	- Bus interface knowledge like AXI or PCIE
	- Integration experience with third party VIPs like bus VIPs.
+ skill set:
	- Require Knowledge of hardware interfaces SPI, I2C, UART, JTAG, PWM, RTC.
	- Hands on experience using JTAG, GDB and OpenOCD debuggers.
+ Previous experience with HBM-DDR, AXI, Clock-Domain Crossing. Debug highly desired
+ Knowledge of memory coherence, DDR, AXI/ACE is required
+ skill set:
	- PCIE GEN3 or above IP project verification experience;
	- CXL/CCIX project experience;
	- Validation process/tool development;
	- Driver or firmware development experience;
	- Familiarity with UCIE/HBM/DDR protocols is preferred
	- Experience in D2D/HBM/DDR projects is preferred
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.









#	VLSI Power Verification

+ Power Verification Engineer
	- We are looking for an experienced engineer to join a growing CPU/SoC verification team working on a new line of complex SoC devices for AI applications. You will join a team responsible for exhaustively verifying the architecture and microarchitecture of the CPU, as well as its integration into the larger SoC. We are looking for highly talented, passionate, and versatile engineers that can push hardware to highest performance and quality standards.
	- Within this role, the candidate would work closely with Architecture and RTL teams to verify power intent. In addition, would work closely with the Physical Design team for obtaining inputs for Gate-Level simulations.


Responsibilities

Ownership of the Low Power Verification
Ownership of the Gate-Level Simulations (Gatesim)
Technical ownership of the validation of various functional blocks of the CPU and/or SoC
Documenting testplans and driving reviews of the plans with the design team and architects
Develop validation content like test benches, directed and constrained random assembly tests, and functional coverage
Qualifications 

BS in EE or related technical field
5+ years of experience in CPU/SoC validation
Experience with Low Power Verification and UPF is a plus 
Experience with VCS-NP and VCLP is a plus
Experience with Gate-Level simulations is a plus
Knowledge of CPU and SoC architectures is a plus
Knowledge of high-level verification flow methodology (testplan development, test generation and debug, coverage analysis and closure)
Experience with SystemVerilog and UVM
Experience with C/C++ and assembly
Experience with Python or other scripting languages
Ability to clearly communicate across teams with multidisciplinary backgrounds
Business fluent English









#	VLSI Testing



Skill set for roles in VLSI testing:
+ Silicon bring-up
+ Silicon characterisation
+ skill set:
	- GDB
	- JTAG
	- OpenCD
+ skill set:
	- DFT Testability Design Engineer
	- Participate in the early planning of chip project DFT
	- Cooperate with the front-end design team to formulate chip DFT implementation strategies
	- DFT implementation, including jtag, scan, boundary scan, Mem BIST and logic BIST
	- Develop high-coverage and low-cost test patterns (test patterns)
	- Simulation verification and timing analysis of DFT logic and test vectors
	- Participate in the implementation and simulation verification of DFT test logic such as high-speed interface and analog PHY
	- Assist other teams to solve DFT related problems
	- Microelectronics and related majors, more than 2 years of DFT work experience;
	- Proficient in digital circuit design, the whole process of digital design, including simulation, verification, synthesis, timing analysis
	- Proficiency in DFT methodology, including scan, BIST, JTAG, ATPG
	- Familiar with Mentor/Synopsys DFT process tools
	- Proficiency in scripting language, such as one or more of Shell/TCL/Perl, proficiency in C language
	- Possess strong hands-on ability, independent learning and analysis and problem-solving ability, strong sense of responsibility and work initiative, excellent professionalism, teamwork and professionalism.
	- Good command of English.
	- Master the basic knowledge of DFT (JTAG/BSD/SCAN/MBIST/PHY test), covering at least 2~3 directions of knowledge accumulation and work experience in brackets
	- Familiar with the chip design process, master the basic knowledge of digital logic design, including verilog, SV, etc.
	- Experienced in simulation, able to use VCS, Verdi and other simulation debugging tools
	- Have script development experience (TCL, Python, Perl, Makefile, etc.), master at least one script development language
	- Tape-out experience of large-scale chips
	- Deliver test vectors and provide debugging support
	- DFT engineering experience of GPGPU, GPU, AI and other chips
	- Experienced in DFT timing closure
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.















#	VLSI Post-Silicon Validation



Skill set for roles in VLSI post-silicon validation:
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
