{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1676173520097 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1676173520098 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 12 09:15:19 2023 " "Processing started: Sun Feb 12 09:15:19 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1676173520098 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173520098 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SingleCycleProcessor2 -c SingleCycleProcessor2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off SingleCycleProcessor2 -c SingleCycleProcessor2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173520098 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1676173520615 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1676173520615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlsignal.v 1 1 " "Found 1 design units, including 1 entities, in source file controlsignal.v" { { "Info" "ISGN_ENTITY_NAME" "1 ControlSignal " "Found entity 1: ControlSignal" {  } { { "ControlSignal.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ControlSignal.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676173530872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173530872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "direct_mapped_cache.v 1 1 " "Found 1 design units, including 1 entities, in source file direct_mapped_cache.v" { { "Info" "ISGN_ENTITY_NAME" "1 direct_mapped_cache " "Found entity 1: direct_mapped_cache" {  } { { "direct_mapped_cache.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/direct_mapped_cache.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676173530875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173530875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_memory_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file data_memory_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_memory_controller " "Found entity 1: data_memory_controller" {  } { { "data_memory_controller.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676173530877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173530877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file data_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_memory " "Found entity 1: data_memory" {  } { { "data_memory.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676173530878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173530878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "two_bit_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file two_bit_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 two_bit_mux " "Found entity 1: two_bit_mux" {  } { { "two_bit_mux.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/two_bit_mux.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676173530882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173530882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "singlecycleprocessor2.v 1 1 " "Found 1 design units, including 1 entities, in source file singlecycleprocessor2.v" { { "Info" "ISGN_ENTITY_NAME" "1 SingleCycleProcessor2 " "Found entity 1: SingleCycleProcessor2" {  } { { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676173530884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173530884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile.v 1 1 " "Found 1 design units, including 1 entities, in source file registerfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile " "Found entity 1: RegisterFile" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676173530887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173530887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "program_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file program_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 program_counter " "Found entity 1: program_counter" {  } { { "program_counter.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/program_counter.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676173530889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173530889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "one_bit_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file one_bit_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 one_bit_mux " "Found entity 1: one_bit_mux" {  } { { "one_bit_mux.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/one_bit_mux.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676173530891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173530891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file instruction_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_memory " "Found entity 1: instruction_memory" {  } { { "instruction_memory.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/instruction_memory.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676173530892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173530892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "increment_pc_by_4.v 1 1 " "Found 1 design units, including 1 entities, in source file increment_pc_by_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 increment_pc_by_4 " "Found entity 1: increment_pc_by_4" {  } { { "increment_pc_by_4.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/increment_pc_by_4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676173530894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173530894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "immediate_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file immediate_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 immediate_generator " "Found entity 1: immediate_generator" {  } { { "immediate_generator.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/immediate_generator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676173530896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173530896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_mem_loader.v 1 1 " "Found 1 design units, including 1 entities, in source file data_mem_loader.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_mem_loader " "Found entity 1: data_mem_loader" {  } { { "data_mem_loader.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_mem_loader.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676173530898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173530898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "branchcmp.v 1 1 " "Found 1 design units, including 1 entities, in source file branchcmp.v" { { "Info" "ISGN_ENTITY_NAME" "1 BranchCmp " "Found entity 1: BranchCmp" {  } { { "BranchCmp.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/BranchCmp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676173530902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173530902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_32bit " "Found entity 1: ALU_32bit" {  } { { "ALU_32bit.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ALU_32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676173530907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173530907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_32_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file adder_32_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder_32_bit " "Found entity 1: adder_32_bit" {  } { { "adder_32_bit.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/adder_32_bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676173530910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173530910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.v 1 1 " "Found 1 design units, including 1 entities, in source file top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676173530913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173530913 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SingleCycleProcessor2 " "Elaborating entity \"SingleCycleProcessor2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1676173530964 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 SingleCycleProcessor2.v(224) " "Verilog HDL assignment warning at SingleCycleProcessor2.v(224): truncated value with size 32 to match size of target (6)" {  } { { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 224 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1676173530969 "|SingleCycleProcessor2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "one_bit_mux one_bit_mux:PCSel_Mux " "Elaborating entity \"one_bit_mux\" for hierarchy \"one_bit_mux:PCSel_Mux\"" {  } { { "SingleCycleProcessor2.v" "PCSel_Mux" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676173531010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "increment_pc_by_4 increment_pc_by_4:PC_Adder " "Elaborating entity \"increment_pc_by_4\" for hierarchy \"increment_pc_by_4:PC_Adder\"" {  } { { "SingleCycleProcessor2.v" "PC_Adder" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676173531025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "program_counter program_counter:PC " "Elaborating entity \"program_counter\" for hierarchy \"program_counter:PC\"" {  } { { "SingleCycleProcessor2.v" "PC" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676173531042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_memory instruction_memory:Instruction_Mem " "Elaborating entity \"instruction_memory\" for hierarchy \"instruction_memory:Instruction_Mem\"" {  } { { "SingleCycleProcessor2.v" "Instruction_Mem" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676173531064 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory.data_a 0 instruction_memory.v(31) " "Net \"memory.data_a\" at instruction_memory.v(31) has no driver or initial value, using a default initial value '0'" {  } { { "instruction_memory.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/instruction_memory.v" 31 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1676173531071 "|SingleCycleProcessor2|instruction_memory:Instruction_Mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory.waddr_a 0 instruction_memory.v(31) " "Net \"memory.waddr_a\" at instruction_memory.v(31) has no driver or initial value, using a default initial value '0'" {  } { { "instruction_memory.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/instruction_memory.v" 31 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1676173531072 "|SingleCycleProcessor2|instruction_memory:Instruction_Mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory.we_a 0 instruction_memory.v(31) " "Net \"memory.we_a\" at instruction_memory.v(31) has no driver or initial value, using a default initial value '0'" {  } { { "instruction_memory.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/instruction_memory.v" 31 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1676173531072 "|SingleCycleProcessor2|instruction_memory:Instruction_Mem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterFile RegisterFile:Register_File " "Elaborating entity \"RegisterFile\" for hierarchy \"RegisterFile:Register_File\"" {  } { { "SingleCycleProcessor2.v" "Register_File" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676173531091 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[15\]\[0\] RegisterFile.v(14) " "Inferred latch for \"register_list\[15\]\[0\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531110 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[15\]\[1\] RegisterFile.v(14) " "Inferred latch for \"register_list\[15\]\[1\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531110 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[15\]\[2\] RegisterFile.v(14) " "Inferred latch for \"register_list\[15\]\[2\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531110 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[15\]\[3\] RegisterFile.v(14) " "Inferred latch for \"register_list\[15\]\[3\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531110 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[15\]\[4\] RegisterFile.v(14) " "Inferred latch for \"register_list\[15\]\[4\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531110 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[15\]\[5\] RegisterFile.v(14) " "Inferred latch for \"register_list\[15\]\[5\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531111 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[15\]\[6\] RegisterFile.v(14) " "Inferred latch for \"register_list\[15\]\[6\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531111 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[15\]\[7\] RegisterFile.v(14) " "Inferred latch for \"register_list\[15\]\[7\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531111 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[15\]\[8\] RegisterFile.v(14) " "Inferred latch for \"register_list\[15\]\[8\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531111 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[15\]\[9\] RegisterFile.v(14) " "Inferred latch for \"register_list\[15\]\[9\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531111 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[15\]\[10\] RegisterFile.v(14) " "Inferred latch for \"register_list\[15\]\[10\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531111 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[15\]\[11\] RegisterFile.v(14) " "Inferred latch for \"register_list\[15\]\[11\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531111 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[15\]\[12\] RegisterFile.v(14) " "Inferred latch for \"register_list\[15\]\[12\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531111 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[15\]\[13\] RegisterFile.v(14) " "Inferred latch for \"register_list\[15\]\[13\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531111 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[15\]\[14\] RegisterFile.v(14) " "Inferred latch for \"register_list\[15\]\[14\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531111 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[15\]\[15\] RegisterFile.v(14) " "Inferred latch for \"register_list\[15\]\[15\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531112 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[15\]\[16\] RegisterFile.v(14) " "Inferred latch for \"register_list\[15\]\[16\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531112 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[15\]\[17\] RegisterFile.v(14) " "Inferred latch for \"register_list\[15\]\[17\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531112 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[15\]\[18\] RegisterFile.v(14) " "Inferred latch for \"register_list\[15\]\[18\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531112 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[15\]\[19\] RegisterFile.v(14) " "Inferred latch for \"register_list\[15\]\[19\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531112 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[15\]\[20\] RegisterFile.v(14) " "Inferred latch for \"register_list\[15\]\[20\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531112 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[15\]\[21\] RegisterFile.v(14) " "Inferred latch for \"register_list\[15\]\[21\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531112 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[15\]\[22\] RegisterFile.v(14) " "Inferred latch for \"register_list\[15\]\[22\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531112 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[15\]\[23\] RegisterFile.v(14) " "Inferred latch for \"register_list\[15\]\[23\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531112 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[15\]\[24\] RegisterFile.v(14) " "Inferred latch for \"register_list\[15\]\[24\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531112 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[15\]\[25\] RegisterFile.v(14) " "Inferred latch for \"register_list\[15\]\[25\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531112 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[15\]\[26\] RegisterFile.v(14) " "Inferred latch for \"register_list\[15\]\[26\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531113 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[15\]\[27\] RegisterFile.v(14) " "Inferred latch for \"register_list\[15\]\[27\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531113 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[15\]\[28\] RegisterFile.v(14) " "Inferred latch for \"register_list\[15\]\[28\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531113 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[15\]\[29\] RegisterFile.v(14) " "Inferred latch for \"register_list\[15\]\[29\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531113 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[15\]\[30\] RegisterFile.v(14) " "Inferred latch for \"register_list\[15\]\[30\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531113 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[15\]\[31\] RegisterFile.v(14) " "Inferred latch for \"register_list\[15\]\[31\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531113 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[14\]\[0\] RegisterFile.v(14) " "Inferred latch for \"register_list\[14\]\[0\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531113 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[14\]\[1\] RegisterFile.v(14) " "Inferred latch for \"register_list\[14\]\[1\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531113 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[14\]\[2\] RegisterFile.v(14) " "Inferred latch for \"register_list\[14\]\[2\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531113 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[14\]\[3\] RegisterFile.v(14) " "Inferred latch for \"register_list\[14\]\[3\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531113 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[14\]\[4\] RegisterFile.v(14) " "Inferred latch for \"register_list\[14\]\[4\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531113 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[14\]\[5\] RegisterFile.v(14) " "Inferred latch for \"register_list\[14\]\[5\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531114 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[14\]\[6\] RegisterFile.v(14) " "Inferred latch for \"register_list\[14\]\[6\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531114 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[14\]\[7\] RegisterFile.v(14) " "Inferred latch for \"register_list\[14\]\[7\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531114 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[14\]\[8\] RegisterFile.v(14) " "Inferred latch for \"register_list\[14\]\[8\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531114 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[14\]\[9\] RegisterFile.v(14) " "Inferred latch for \"register_list\[14\]\[9\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531114 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[14\]\[10\] RegisterFile.v(14) " "Inferred latch for \"register_list\[14\]\[10\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531114 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[14\]\[11\] RegisterFile.v(14) " "Inferred latch for \"register_list\[14\]\[11\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531114 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[14\]\[12\] RegisterFile.v(14) " "Inferred latch for \"register_list\[14\]\[12\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531114 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[14\]\[13\] RegisterFile.v(14) " "Inferred latch for \"register_list\[14\]\[13\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531114 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[14\]\[14\] RegisterFile.v(14) " "Inferred latch for \"register_list\[14\]\[14\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531114 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[14\]\[15\] RegisterFile.v(14) " "Inferred latch for \"register_list\[14\]\[15\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531114 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[14\]\[16\] RegisterFile.v(14) " "Inferred latch for \"register_list\[14\]\[16\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531114 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[14\]\[17\] RegisterFile.v(14) " "Inferred latch for \"register_list\[14\]\[17\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531115 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[14\]\[18\] RegisterFile.v(14) " "Inferred latch for \"register_list\[14\]\[18\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531115 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[14\]\[19\] RegisterFile.v(14) " "Inferred latch for \"register_list\[14\]\[19\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531115 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[14\]\[20\] RegisterFile.v(14) " "Inferred latch for \"register_list\[14\]\[20\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531115 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[14\]\[21\] RegisterFile.v(14) " "Inferred latch for \"register_list\[14\]\[21\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531115 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[14\]\[22\] RegisterFile.v(14) " "Inferred latch for \"register_list\[14\]\[22\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531115 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[14\]\[23\] RegisterFile.v(14) " "Inferred latch for \"register_list\[14\]\[23\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531115 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[14\]\[24\] RegisterFile.v(14) " "Inferred latch for \"register_list\[14\]\[24\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531115 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[14\]\[25\] RegisterFile.v(14) " "Inferred latch for \"register_list\[14\]\[25\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531115 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[14\]\[26\] RegisterFile.v(14) " "Inferred latch for \"register_list\[14\]\[26\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531115 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[14\]\[27\] RegisterFile.v(14) " "Inferred latch for \"register_list\[14\]\[27\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531115 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[14\]\[28\] RegisterFile.v(14) " "Inferred latch for \"register_list\[14\]\[28\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531115 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[14\]\[29\] RegisterFile.v(14) " "Inferred latch for \"register_list\[14\]\[29\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531116 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[14\]\[30\] RegisterFile.v(14) " "Inferred latch for \"register_list\[14\]\[30\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531116 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[14\]\[31\] RegisterFile.v(14) " "Inferred latch for \"register_list\[14\]\[31\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531116 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[13\]\[0\] RegisterFile.v(14) " "Inferred latch for \"register_list\[13\]\[0\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531116 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[13\]\[1\] RegisterFile.v(14) " "Inferred latch for \"register_list\[13\]\[1\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531116 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[13\]\[2\] RegisterFile.v(14) " "Inferred latch for \"register_list\[13\]\[2\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531116 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[13\]\[3\] RegisterFile.v(14) " "Inferred latch for \"register_list\[13\]\[3\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531116 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[13\]\[4\] RegisterFile.v(14) " "Inferred latch for \"register_list\[13\]\[4\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531116 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[13\]\[5\] RegisterFile.v(14) " "Inferred latch for \"register_list\[13\]\[5\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531116 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[13\]\[6\] RegisterFile.v(14) " "Inferred latch for \"register_list\[13\]\[6\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531116 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[13\]\[7\] RegisterFile.v(14) " "Inferred latch for \"register_list\[13\]\[7\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531117 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[13\]\[8\] RegisterFile.v(14) " "Inferred latch for \"register_list\[13\]\[8\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531117 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[13\]\[9\] RegisterFile.v(14) " "Inferred latch for \"register_list\[13\]\[9\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531117 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[13\]\[10\] RegisterFile.v(14) " "Inferred latch for \"register_list\[13\]\[10\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531117 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[13\]\[11\] RegisterFile.v(14) " "Inferred latch for \"register_list\[13\]\[11\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531117 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[13\]\[12\] RegisterFile.v(14) " "Inferred latch for \"register_list\[13\]\[12\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531117 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[13\]\[13\] RegisterFile.v(14) " "Inferred latch for \"register_list\[13\]\[13\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531117 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[13\]\[14\] RegisterFile.v(14) " "Inferred latch for \"register_list\[13\]\[14\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531117 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[13\]\[15\] RegisterFile.v(14) " "Inferred latch for \"register_list\[13\]\[15\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531117 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[13\]\[16\] RegisterFile.v(14) " "Inferred latch for \"register_list\[13\]\[16\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531117 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[13\]\[17\] RegisterFile.v(14) " "Inferred latch for \"register_list\[13\]\[17\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531117 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[13\]\[18\] RegisterFile.v(14) " "Inferred latch for \"register_list\[13\]\[18\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531119 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[13\]\[19\] RegisterFile.v(14) " "Inferred latch for \"register_list\[13\]\[19\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531119 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[13\]\[20\] RegisterFile.v(14) " "Inferred latch for \"register_list\[13\]\[20\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531119 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[13\]\[21\] RegisterFile.v(14) " "Inferred latch for \"register_list\[13\]\[21\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531119 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[13\]\[22\] RegisterFile.v(14) " "Inferred latch for \"register_list\[13\]\[22\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531119 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[13\]\[23\] RegisterFile.v(14) " "Inferred latch for \"register_list\[13\]\[23\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531119 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[13\]\[24\] RegisterFile.v(14) " "Inferred latch for \"register_list\[13\]\[24\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531119 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[13\]\[25\] RegisterFile.v(14) " "Inferred latch for \"register_list\[13\]\[25\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531120 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[13\]\[26\] RegisterFile.v(14) " "Inferred latch for \"register_list\[13\]\[26\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531120 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[13\]\[27\] RegisterFile.v(14) " "Inferred latch for \"register_list\[13\]\[27\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531120 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[13\]\[28\] RegisterFile.v(14) " "Inferred latch for \"register_list\[13\]\[28\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531120 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[13\]\[29\] RegisterFile.v(14) " "Inferred latch for \"register_list\[13\]\[29\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531120 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[13\]\[30\] RegisterFile.v(14) " "Inferred latch for \"register_list\[13\]\[30\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531120 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[13\]\[31\] RegisterFile.v(14) " "Inferred latch for \"register_list\[13\]\[31\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531120 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[12\]\[0\] RegisterFile.v(14) " "Inferred latch for \"register_list\[12\]\[0\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531121 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[12\]\[1\] RegisterFile.v(14) " "Inferred latch for \"register_list\[12\]\[1\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531121 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[12\]\[2\] RegisterFile.v(14) " "Inferred latch for \"register_list\[12\]\[2\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531121 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[12\]\[3\] RegisterFile.v(14) " "Inferred latch for \"register_list\[12\]\[3\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531121 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[12\]\[4\] RegisterFile.v(14) " "Inferred latch for \"register_list\[12\]\[4\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531121 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[12\]\[5\] RegisterFile.v(14) " "Inferred latch for \"register_list\[12\]\[5\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531121 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[12\]\[6\] RegisterFile.v(14) " "Inferred latch for \"register_list\[12\]\[6\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531121 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[12\]\[7\] RegisterFile.v(14) " "Inferred latch for \"register_list\[12\]\[7\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531122 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[12\]\[8\] RegisterFile.v(14) " "Inferred latch for \"register_list\[12\]\[8\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531122 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[12\]\[9\] RegisterFile.v(14) " "Inferred latch for \"register_list\[12\]\[9\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531122 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[12\]\[10\] RegisterFile.v(14) " "Inferred latch for \"register_list\[12\]\[10\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531122 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[12\]\[11\] RegisterFile.v(14) " "Inferred latch for \"register_list\[12\]\[11\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531122 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[12\]\[12\] RegisterFile.v(14) " "Inferred latch for \"register_list\[12\]\[12\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531122 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[12\]\[13\] RegisterFile.v(14) " "Inferred latch for \"register_list\[12\]\[13\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531122 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[12\]\[14\] RegisterFile.v(14) " "Inferred latch for \"register_list\[12\]\[14\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531122 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[12\]\[15\] RegisterFile.v(14) " "Inferred latch for \"register_list\[12\]\[15\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531123 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[12\]\[16\] RegisterFile.v(14) " "Inferred latch for \"register_list\[12\]\[16\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531123 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[12\]\[17\] RegisterFile.v(14) " "Inferred latch for \"register_list\[12\]\[17\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531123 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[12\]\[18\] RegisterFile.v(14) " "Inferred latch for \"register_list\[12\]\[18\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531123 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[12\]\[19\] RegisterFile.v(14) " "Inferred latch for \"register_list\[12\]\[19\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531123 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[12\]\[20\] RegisterFile.v(14) " "Inferred latch for \"register_list\[12\]\[20\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531123 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[12\]\[21\] RegisterFile.v(14) " "Inferred latch for \"register_list\[12\]\[21\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531123 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[12\]\[22\] RegisterFile.v(14) " "Inferred latch for \"register_list\[12\]\[22\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531123 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[12\]\[23\] RegisterFile.v(14) " "Inferred latch for \"register_list\[12\]\[23\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531124 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[12\]\[24\] RegisterFile.v(14) " "Inferred latch for \"register_list\[12\]\[24\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531124 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[12\]\[25\] RegisterFile.v(14) " "Inferred latch for \"register_list\[12\]\[25\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531124 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[12\]\[26\] RegisterFile.v(14) " "Inferred latch for \"register_list\[12\]\[26\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531124 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[12\]\[27\] RegisterFile.v(14) " "Inferred latch for \"register_list\[12\]\[27\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531124 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[12\]\[28\] RegisterFile.v(14) " "Inferred latch for \"register_list\[12\]\[28\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531124 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[12\]\[29\] RegisterFile.v(14) " "Inferred latch for \"register_list\[12\]\[29\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531124 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[12\]\[30\] RegisterFile.v(14) " "Inferred latch for \"register_list\[12\]\[30\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531124 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[12\]\[31\] RegisterFile.v(14) " "Inferred latch for \"register_list\[12\]\[31\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531124 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[11\]\[0\] RegisterFile.v(14) " "Inferred latch for \"register_list\[11\]\[0\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531125 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[11\]\[1\] RegisterFile.v(14) " "Inferred latch for \"register_list\[11\]\[1\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531125 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[11\]\[2\] RegisterFile.v(14) " "Inferred latch for \"register_list\[11\]\[2\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531125 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[11\]\[3\] RegisterFile.v(14) " "Inferred latch for \"register_list\[11\]\[3\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531125 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[11\]\[4\] RegisterFile.v(14) " "Inferred latch for \"register_list\[11\]\[4\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531125 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[11\]\[5\] RegisterFile.v(14) " "Inferred latch for \"register_list\[11\]\[5\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531125 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[11\]\[6\] RegisterFile.v(14) " "Inferred latch for \"register_list\[11\]\[6\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531125 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[11\]\[7\] RegisterFile.v(14) " "Inferred latch for \"register_list\[11\]\[7\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531125 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[11\]\[8\] RegisterFile.v(14) " "Inferred latch for \"register_list\[11\]\[8\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531126 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[11\]\[9\] RegisterFile.v(14) " "Inferred latch for \"register_list\[11\]\[9\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531126 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[11\]\[10\] RegisterFile.v(14) " "Inferred latch for \"register_list\[11\]\[10\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531126 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[11\]\[11\] RegisterFile.v(14) " "Inferred latch for \"register_list\[11\]\[11\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531126 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[11\]\[12\] RegisterFile.v(14) " "Inferred latch for \"register_list\[11\]\[12\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531126 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[11\]\[13\] RegisterFile.v(14) " "Inferred latch for \"register_list\[11\]\[13\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531126 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[11\]\[14\] RegisterFile.v(14) " "Inferred latch for \"register_list\[11\]\[14\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531126 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[11\]\[15\] RegisterFile.v(14) " "Inferred latch for \"register_list\[11\]\[15\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531127 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[11\]\[16\] RegisterFile.v(14) " "Inferred latch for \"register_list\[11\]\[16\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531127 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[11\]\[17\] RegisterFile.v(14) " "Inferred latch for \"register_list\[11\]\[17\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531127 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[11\]\[18\] RegisterFile.v(14) " "Inferred latch for \"register_list\[11\]\[18\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531127 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[11\]\[19\] RegisterFile.v(14) " "Inferred latch for \"register_list\[11\]\[19\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531127 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[11\]\[20\] RegisterFile.v(14) " "Inferred latch for \"register_list\[11\]\[20\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531127 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[11\]\[21\] RegisterFile.v(14) " "Inferred latch for \"register_list\[11\]\[21\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531127 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[11\]\[22\] RegisterFile.v(14) " "Inferred latch for \"register_list\[11\]\[22\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531128 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[11\]\[23\] RegisterFile.v(14) " "Inferred latch for \"register_list\[11\]\[23\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531128 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[11\]\[24\] RegisterFile.v(14) " "Inferred latch for \"register_list\[11\]\[24\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531128 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[11\]\[25\] RegisterFile.v(14) " "Inferred latch for \"register_list\[11\]\[25\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531128 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[11\]\[26\] RegisterFile.v(14) " "Inferred latch for \"register_list\[11\]\[26\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531128 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[11\]\[27\] RegisterFile.v(14) " "Inferred latch for \"register_list\[11\]\[27\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531128 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[11\]\[28\] RegisterFile.v(14) " "Inferred latch for \"register_list\[11\]\[28\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531128 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[11\]\[29\] RegisterFile.v(14) " "Inferred latch for \"register_list\[11\]\[29\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531129 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[11\]\[30\] RegisterFile.v(14) " "Inferred latch for \"register_list\[11\]\[30\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531129 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[11\]\[31\] RegisterFile.v(14) " "Inferred latch for \"register_list\[11\]\[31\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531129 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[10\]\[0\] RegisterFile.v(14) " "Inferred latch for \"register_list\[10\]\[0\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531129 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[10\]\[1\] RegisterFile.v(14) " "Inferred latch for \"register_list\[10\]\[1\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531129 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[10\]\[2\] RegisterFile.v(14) " "Inferred latch for \"register_list\[10\]\[2\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531129 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[10\]\[3\] RegisterFile.v(14) " "Inferred latch for \"register_list\[10\]\[3\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531129 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[10\]\[4\] RegisterFile.v(14) " "Inferred latch for \"register_list\[10\]\[4\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531129 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[10\]\[5\] RegisterFile.v(14) " "Inferred latch for \"register_list\[10\]\[5\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531130 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[10\]\[6\] RegisterFile.v(14) " "Inferred latch for \"register_list\[10\]\[6\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531130 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[10\]\[7\] RegisterFile.v(14) " "Inferred latch for \"register_list\[10\]\[7\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531130 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[10\]\[8\] RegisterFile.v(14) " "Inferred latch for \"register_list\[10\]\[8\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531130 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[10\]\[9\] RegisterFile.v(14) " "Inferred latch for \"register_list\[10\]\[9\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531130 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[10\]\[10\] RegisterFile.v(14) " "Inferred latch for \"register_list\[10\]\[10\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531130 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[10\]\[11\] RegisterFile.v(14) " "Inferred latch for \"register_list\[10\]\[11\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531130 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[10\]\[12\] RegisterFile.v(14) " "Inferred latch for \"register_list\[10\]\[12\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531131 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[10\]\[13\] RegisterFile.v(14) " "Inferred latch for \"register_list\[10\]\[13\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531131 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[10\]\[14\] RegisterFile.v(14) " "Inferred latch for \"register_list\[10\]\[14\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531131 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[10\]\[15\] RegisterFile.v(14) " "Inferred latch for \"register_list\[10\]\[15\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531131 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[10\]\[16\] RegisterFile.v(14) " "Inferred latch for \"register_list\[10\]\[16\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531131 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[10\]\[17\] RegisterFile.v(14) " "Inferred latch for \"register_list\[10\]\[17\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531131 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[10\]\[18\] RegisterFile.v(14) " "Inferred latch for \"register_list\[10\]\[18\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531131 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[10\]\[19\] RegisterFile.v(14) " "Inferred latch for \"register_list\[10\]\[19\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531131 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[10\]\[20\] RegisterFile.v(14) " "Inferred latch for \"register_list\[10\]\[20\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531131 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[10\]\[21\] RegisterFile.v(14) " "Inferred latch for \"register_list\[10\]\[21\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531132 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[10\]\[22\] RegisterFile.v(14) " "Inferred latch for \"register_list\[10\]\[22\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531132 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[10\]\[23\] RegisterFile.v(14) " "Inferred latch for \"register_list\[10\]\[23\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531132 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[10\]\[24\] RegisterFile.v(14) " "Inferred latch for \"register_list\[10\]\[24\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531132 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[10\]\[25\] RegisterFile.v(14) " "Inferred latch for \"register_list\[10\]\[25\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531132 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[10\]\[26\] RegisterFile.v(14) " "Inferred latch for \"register_list\[10\]\[26\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531132 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[10\]\[27\] RegisterFile.v(14) " "Inferred latch for \"register_list\[10\]\[27\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531132 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[10\]\[28\] RegisterFile.v(14) " "Inferred latch for \"register_list\[10\]\[28\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531132 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[10\]\[29\] RegisterFile.v(14) " "Inferred latch for \"register_list\[10\]\[29\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531132 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[10\]\[30\] RegisterFile.v(14) " "Inferred latch for \"register_list\[10\]\[30\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531133 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[10\]\[31\] RegisterFile.v(14) " "Inferred latch for \"register_list\[10\]\[31\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531133 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[9\]\[0\] RegisterFile.v(14) " "Inferred latch for \"register_list\[9\]\[0\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531133 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[9\]\[1\] RegisterFile.v(14) " "Inferred latch for \"register_list\[9\]\[1\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531133 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[9\]\[2\] RegisterFile.v(14) " "Inferred latch for \"register_list\[9\]\[2\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531133 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[9\]\[3\] RegisterFile.v(14) " "Inferred latch for \"register_list\[9\]\[3\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531133 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[9\]\[4\] RegisterFile.v(14) " "Inferred latch for \"register_list\[9\]\[4\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531133 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[9\]\[5\] RegisterFile.v(14) " "Inferred latch for \"register_list\[9\]\[5\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531134 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[9\]\[6\] RegisterFile.v(14) " "Inferred latch for \"register_list\[9\]\[6\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531134 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[9\]\[7\] RegisterFile.v(14) " "Inferred latch for \"register_list\[9\]\[7\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531134 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[9\]\[8\] RegisterFile.v(14) " "Inferred latch for \"register_list\[9\]\[8\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531134 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[9\]\[9\] RegisterFile.v(14) " "Inferred latch for \"register_list\[9\]\[9\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531134 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[9\]\[10\] RegisterFile.v(14) " "Inferred latch for \"register_list\[9\]\[10\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531134 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[9\]\[11\] RegisterFile.v(14) " "Inferred latch for \"register_list\[9\]\[11\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531134 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[9\]\[12\] RegisterFile.v(14) " "Inferred latch for \"register_list\[9\]\[12\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531135 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[9\]\[13\] RegisterFile.v(14) " "Inferred latch for \"register_list\[9\]\[13\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531135 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[9\]\[14\] RegisterFile.v(14) " "Inferred latch for \"register_list\[9\]\[14\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531135 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[9\]\[15\] RegisterFile.v(14) " "Inferred latch for \"register_list\[9\]\[15\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531135 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[9\]\[16\] RegisterFile.v(14) " "Inferred latch for \"register_list\[9\]\[16\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531135 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[9\]\[17\] RegisterFile.v(14) " "Inferred latch for \"register_list\[9\]\[17\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531135 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[9\]\[18\] RegisterFile.v(14) " "Inferred latch for \"register_list\[9\]\[18\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531135 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[9\]\[19\] RegisterFile.v(14) " "Inferred latch for \"register_list\[9\]\[19\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531135 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[9\]\[20\] RegisterFile.v(14) " "Inferred latch for \"register_list\[9\]\[20\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531135 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[9\]\[21\] RegisterFile.v(14) " "Inferred latch for \"register_list\[9\]\[21\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531135 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[9\]\[22\] RegisterFile.v(14) " "Inferred latch for \"register_list\[9\]\[22\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531136 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[9\]\[23\] RegisterFile.v(14) " "Inferred latch for \"register_list\[9\]\[23\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531136 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[9\]\[24\] RegisterFile.v(14) " "Inferred latch for \"register_list\[9\]\[24\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531136 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[9\]\[25\] RegisterFile.v(14) " "Inferred latch for \"register_list\[9\]\[25\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531136 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[9\]\[26\] RegisterFile.v(14) " "Inferred latch for \"register_list\[9\]\[26\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531136 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[9\]\[27\] RegisterFile.v(14) " "Inferred latch for \"register_list\[9\]\[27\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531136 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[9\]\[28\] RegisterFile.v(14) " "Inferred latch for \"register_list\[9\]\[28\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531136 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[9\]\[29\] RegisterFile.v(14) " "Inferred latch for \"register_list\[9\]\[29\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531136 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[9\]\[30\] RegisterFile.v(14) " "Inferred latch for \"register_list\[9\]\[30\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531137 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[9\]\[31\] RegisterFile.v(14) " "Inferred latch for \"register_list\[9\]\[31\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531137 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[8\]\[0\] RegisterFile.v(14) " "Inferred latch for \"register_list\[8\]\[0\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531137 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[8\]\[1\] RegisterFile.v(14) " "Inferred latch for \"register_list\[8\]\[1\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531137 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[8\]\[2\] RegisterFile.v(14) " "Inferred latch for \"register_list\[8\]\[2\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531137 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[8\]\[3\] RegisterFile.v(14) " "Inferred latch for \"register_list\[8\]\[3\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531137 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[8\]\[4\] RegisterFile.v(14) " "Inferred latch for \"register_list\[8\]\[4\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531137 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[8\]\[5\] RegisterFile.v(14) " "Inferred latch for \"register_list\[8\]\[5\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531138 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[8\]\[6\] RegisterFile.v(14) " "Inferred latch for \"register_list\[8\]\[6\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531138 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[8\]\[7\] RegisterFile.v(14) " "Inferred latch for \"register_list\[8\]\[7\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531138 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[8\]\[8\] RegisterFile.v(14) " "Inferred latch for \"register_list\[8\]\[8\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531138 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[8\]\[9\] RegisterFile.v(14) " "Inferred latch for \"register_list\[8\]\[9\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531138 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[8\]\[10\] RegisterFile.v(14) " "Inferred latch for \"register_list\[8\]\[10\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531138 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[8\]\[11\] RegisterFile.v(14) " "Inferred latch for \"register_list\[8\]\[11\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531139 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[8\]\[12\] RegisterFile.v(14) " "Inferred latch for \"register_list\[8\]\[12\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531139 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[8\]\[13\] RegisterFile.v(14) " "Inferred latch for \"register_list\[8\]\[13\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531139 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[8\]\[14\] RegisterFile.v(14) " "Inferred latch for \"register_list\[8\]\[14\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531139 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[8\]\[15\] RegisterFile.v(14) " "Inferred latch for \"register_list\[8\]\[15\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531139 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[8\]\[16\] RegisterFile.v(14) " "Inferred latch for \"register_list\[8\]\[16\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531139 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[8\]\[17\] RegisterFile.v(14) " "Inferred latch for \"register_list\[8\]\[17\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531139 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[8\]\[18\] RegisterFile.v(14) " "Inferred latch for \"register_list\[8\]\[18\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531139 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[8\]\[19\] RegisterFile.v(14) " "Inferred latch for \"register_list\[8\]\[19\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531139 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[8\]\[20\] RegisterFile.v(14) " "Inferred latch for \"register_list\[8\]\[20\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531140 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[8\]\[21\] RegisterFile.v(14) " "Inferred latch for \"register_list\[8\]\[21\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531140 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[8\]\[22\] RegisterFile.v(14) " "Inferred latch for \"register_list\[8\]\[22\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531140 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[8\]\[23\] RegisterFile.v(14) " "Inferred latch for \"register_list\[8\]\[23\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531140 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[8\]\[24\] RegisterFile.v(14) " "Inferred latch for \"register_list\[8\]\[24\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531140 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[8\]\[25\] RegisterFile.v(14) " "Inferred latch for \"register_list\[8\]\[25\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531140 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[8\]\[26\] RegisterFile.v(14) " "Inferred latch for \"register_list\[8\]\[26\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531140 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[8\]\[27\] RegisterFile.v(14) " "Inferred latch for \"register_list\[8\]\[27\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531140 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[8\]\[28\] RegisterFile.v(14) " "Inferred latch for \"register_list\[8\]\[28\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531140 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[8\]\[29\] RegisterFile.v(14) " "Inferred latch for \"register_list\[8\]\[29\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531141 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[8\]\[30\] RegisterFile.v(14) " "Inferred latch for \"register_list\[8\]\[30\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531141 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[8\]\[31\] RegisterFile.v(14) " "Inferred latch for \"register_list\[8\]\[31\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531141 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[7\]\[0\] RegisterFile.v(14) " "Inferred latch for \"register_list\[7\]\[0\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531141 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[7\]\[1\] RegisterFile.v(14) " "Inferred latch for \"register_list\[7\]\[1\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531141 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[7\]\[2\] RegisterFile.v(14) " "Inferred latch for \"register_list\[7\]\[2\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531141 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[7\]\[3\] RegisterFile.v(14) " "Inferred latch for \"register_list\[7\]\[3\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531141 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[7\]\[4\] RegisterFile.v(14) " "Inferred latch for \"register_list\[7\]\[4\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531141 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[7\]\[5\] RegisterFile.v(14) " "Inferred latch for \"register_list\[7\]\[5\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531142 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[7\]\[6\] RegisterFile.v(14) " "Inferred latch for \"register_list\[7\]\[6\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531142 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[7\]\[7\] RegisterFile.v(14) " "Inferred latch for \"register_list\[7\]\[7\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531142 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[7\]\[8\] RegisterFile.v(14) " "Inferred latch for \"register_list\[7\]\[8\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531142 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[7\]\[9\] RegisterFile.v(14) " "Inferred latch for \"register_list\[7\]\[9\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531142 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[7\]\[10\] RegisterFile.v(14) " "Inferred latch for \"register_list\[7\]\[10\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531142 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[7\]\[11\] RegisterFile.v(14) " "Inferred latch for \"register_list\[7\]\[11\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531142 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[7\]\[12\] RegisterFile.v(14) " "Inferred latch for \"register_list\[7\]\[12\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531142 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[7\]\[13\] RegisterFile.v(14) " "Inferred latch for \"register_list\[7\]\[13\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531143 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[7\]\[14\] RegisterFile.v(14) " "Inferred latch for \"register_list\[7\]\[14\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531143 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[7\]\[15\] RegisterFile.v(14) " "Inferred latch for \"register_list\[7\]\[15\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531143 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[7\]\[16\] RegisterFile.v(14) " "Inferred latch for \"register_list\[7\]\[16\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531143 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[7\]\[17\] RegisterFile.v(14) " "Inferred latch for \"register_list\[7\]\[17\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531143 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[7\]\[18\] RegisterFile.v(14) " "Inferred latch for \"register_list\[7\]\[18\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531143 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[7\]\[19\] RegisterFile.v(14) " "Inferred latch for \"register_list\[7\]\[19\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531143 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[7\]\[20\] RegisterFile.v(14) " "Inferred latch for \"register_list\[7\]\[20\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531144 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[7\]\[21\] RegisterFile.v(14) " "Inferred latch for \"register_list\[7\]\[21\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531144 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[7\]\[22\] RegisterFile.v(14) " "Inferred latch for \"register_list\[7\]\[22\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531144 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[7\]\[23\] RegisterFile.v(14) " "Inferred latch for \"register_list\[7\]\[23\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531144 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[7\]\[24\] RegisterFile.v(14) " "Inferred latch for \"register_list\[7\]\[24\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531144 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[7\]\[25\] RegisterFile.v(14) " "Inferred latch for \"register_list\[7\]\[25\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531144 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[7\]\[26\] RegisterFile.v(14) " "Inferred latch for \"register_list\[7\]\[26\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531144 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[7\]\[27\] RegisterFile.v(14) " "Inferred latch for \"register_list\[7\]\[27\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531145 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[7\]\[28\] RegisterFile.v(14) " "Inferred latch for \"register_list\[7\]\[28\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531145 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[7\]\[29\] RegisterFile.v(14) " "Inferred latch for \"register_list\[7\]\[29\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531145 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[7\]\[30\] RegisterFile.v(14) " "Inferred latch for \"register_list\[7\]\[30\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531145 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[7\]\[31\] RegisterFile.v(14) " "Inferred latch for \"register_list\[7\]\[31\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531145 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[6\]\[0\] RegisterFile.v(14) " "Inferred latch for \"register_list\[6\]\[0\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531145 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[6\]\[1\] RegisterFile.v(14) " "Inferred latch for \"register_list\[6\]\[1\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531145 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[6\]\[2\] RegisterFile.v(14) " "Inferred latch for \"register_list\[6\]\[2\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531145 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[6\]\[3\] RegisterFile.v(14) " "Inferred latch for \"register_list\[6\]\[3\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531146 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[6\]\[4\] RegisterFile.v(14) " "Inferred latch for \"register_list\[6\]\[4\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531146 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[6\]\[5\] RegisterFile.v(14) " "Inferred latch for \"register_list\[6\]\[5\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531146 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[6\]\[6\] RegisterFile.v(14) " "Inferred latch for \"register_list\[6\]\[6\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531146 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[6\]\[7\] RegisterFile.v(14) " "Inferred latch for \"register_list\[6\]\[7\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531146 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[6\]\[8\] RegisterFile.v(14) " "Inferred latch for \"register_list\[6\]\[8\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531146 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[6\]\[9\] RegisterFile.v(14) " "Inferred latch for \"register_list\[6\]\[9\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531146 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[6\]\[10\] RegisterFile.v(14) " "Inferred latch for \"register_list\[6\]\[10\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531147 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[6\]\[11\] RegisterFile.v(14) " "Inferred latch for \"register_list\[6\]\[11\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531147 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[6\]\[12\] RegisterFile.v(14) " "Inferred latch for \"register_list\[6\]\[12\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531147 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[6\]\[13\] RegisterFile.v(14) " "Inferred latch for \"register_list\[6\]\[13\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531147 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[6\]\[14\] RegisterFile.v(14) " "Inferred latch for \"register_list\[6\]\[14\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531147 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[6\]\[15\] RegisterFile.v(14) " "Inferred latch for \"register_list\[6\]\[15\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531147 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[6\]\[16\] RegisterFile.v(14) " "Inferred latch for \"register_list\[6\]\[16\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531148 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[6\]\[17\] RegisterFile.v(14) " "Inferred latch for \"register_list\[6\]\[17\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531148 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[6\]\[18\] RegisterFile.v(14) " "Inferred latch for \"register_list\[6\]\[18\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531148 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[6\]\[19\] RegisterFile.v(14) " "Inferred latch for \"register_list\[6\]\[19\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531148 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[6\]\[20\] RegisterFile.v(14) " "Inferred latch for \"register_list\[6\]\[20\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531148 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[6\]\[21\] RegisterFile.v(14) " "Inferred latch for \"register_list\[6\]\[21\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531148 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[6\]\[22\] RegisterFile.v(14) " "Inferred latch for \"register_list\[6\]\[22\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531148 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[6\]\[23\] RegisterFile.v(14) " "Inferred latch for \"register_list\[6\]\[23\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531148 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[6\]\[24\] RegisterFile.v(14) " "Inferred latch for \"register_list\[6\]\[24\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531148 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[6\]\[25\] RegisterFile.v(14) " "Inferred latch for \"register_list\[6\]\[25\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531149 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[6\]\[26\] RegisterFile.v(14) " "Inferred latch for \"register_list\[6\]\[26\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531149 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[6\]\[27\] RegisterFile.v(14) " "Inferred latch for \"register_list\[6\]\[27\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531149 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[6\]\[28\] RegisterFile.v(14) " "Inferred latch for \"register_list\[6\]\[28\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531149 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[6\]\[29\] RegisterFile.v(14) " "Inferred latch for \"register_list\[6\]\[29\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531149 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[6\]\[30\] RegisterFile.v(14) " "Inferred latch for \"register_list\[6\]\[30\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531149 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[6\]\[31\] RegisterFile.v(14) " "Inferred latch for \"register_list\[6\]\[31\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531149 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[5\]\[0\] RegisterFile.v(14) " "Inferred latch for \"register_list\[5\]\[0\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531149 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[5\]\[1\] RegisterFile.v(14) " "Inferred latch for \"register_list\[5\]\[1\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531150 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[5\]\[2\] RegisterFile.v(14) " "Inferred latch for \"register_list\[5\]\[2\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531150 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[5\]\[3\] RegisterFile.v(14) " "Inferred latch for \"register_list\[5\]\[3\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531150 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[5\]\[4\] RegisterFile.v(14) " "Inferred latch for \"register_list\[5\]\[4\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531150 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[5\]\[5\] RegisterFile.v(14) " "Inferred latch for \"register_list\[5\]\[5\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531150 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[5\]\[6\] RegisterFile.v(14) " "Inferred latch for \"register_list\[5\]\[6\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531150 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[5\]\[7\] RegisterFile.v(14) " "Inferred latch for \"register_list\[5\]\[7\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531150 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[5\]\[8\] RegisterFile.v(14) " "Inferred latch for \"register_list\[5\]\[8\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531150 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[5\]\[9\] RegisterFile.v(14) " "Inferred latch for \"register_list\[5\]\[9\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531150 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[5\]\[10\] RegisterFile.v(14) " "Inferred latch for \"register_list\[5\]\[10\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531151 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[5\]\[11\] RegisterFile.v(14) " "Inferred latch for \"register_list\[5\]\[11\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531151 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[5\]\[12\] RegisterFile.v(14) " "Inferred latch for \"register_list\[5\]\[12\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531151 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[5\]\[13\] RegisterFile.v(14) " "Inferred latch for \"register_list\[5\]\[13\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531151 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[5\]\[14\] RegisterFile.v(14) " "Inferred latch for \"register_list\[5\]\[14\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531151 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[5\]\[15\] RegisterFile.v(14) " "Inferred latch for \"register_list\[5\]\[15\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531151 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[5\]\[16\] RegisterFile.v(14) " "Inferred latch for \"register_list\[5\]\[16\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531152 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[5\]\[17\] RegisterFile.v(14) " "Inferred latch for \"register_list\[5\]\[17\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531152 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[5\]\[18\] RegisterFile.v(14) " "Inferred latch for \"register_list\[5\]\[18\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531152 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[5\]\[19\] RegisterFile.v(14) " "Inferred latch for \"register_list\[5\]\[19\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531152 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[5\]\[20\] RegisterFile.v(14) " "Inferred latch for \"register_list\[5\]\[20\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531153 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[5\]\[21\] RegisterFile.v(14) " "Inferred latch for \"register_list\[5\]\[21\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531153 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[5\]\[22\] RegisterFile.v(14) " "Inferred latch for \"register_list\[5\]\[22\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531153 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[5\]\[23\] RegisterFile.v(14) " "Inferred latch for \"register_list\[5\]\[23\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531153 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[5\]\[24\] RegisterFile.v(14) " "Inferred latch for \"register_list\[5\]\[24\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531153 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[5\]\[25\] RegisterFile.v(14) " "Inferred latch for \"register_list\[5\]\[25\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531153 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[5\]\[26\] RegisterFile.v(14) " "Inferred latch for \"register_list\[5\]\[26\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531154 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[5\]\[27\] RegisterFile.v(14) " "Inferred latch for \"register_list\[5\]\[27\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531154 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[5\]\[28\] RegisterFile.v(14) " "Inferred latch for \"register_list\[5\]\[28\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531154 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[5\]\[29\] RegisterFile.v(14) " "Inferred latch for \"register_list\[5\]\[29\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531154 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[5\]\[30\] RegisterFile.v(14) " "Inferred latch for \"register_list\[5\]\[30\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531154 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[5\]\[31\] RegisterFile.v(14) " "Inferred latch for \"register_list\[5\]\[31\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531154 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[4\]\[0\] RegisterFile.v(14) " "Inferred latch for \"register_list\[4\]\[0\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531154 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[4\]\[1\] RegisterFile.v(14) " "Inferred latch for \"register_list\[4\]\[1\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531154 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[4\]\[2\] RegisterFile.v(14) " "Inferred latch for \"register_list\[4\]\[2\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531154 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[4\]\[3\] RegisterFile.v(14) " "Inferred latch for \"register_list\[4\]\[3\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531155 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[4\]\[4\] RegisterFile.v(14) " "Inferred latch for \"register_list\[4\]\[4\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531155 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[4\]\[5\] RegisterFile.v(14) " "Inferred latch for \"register_list\[4\]\[5\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531155 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[4\]\[6\] RegisterFile.v(14) " "Inferred latch for \"register_list\[4\]\[6\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531155 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[4\]\[7\] RegisterFile.v(14) " "Inferred latch for \"register_list\[4\]\[7\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531155 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[4\]\[8\] RegisterFile.v(14) " "Inferred latch for \"register_list\[4\]\[8\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531155 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[4\]\[9\] RegisterFile.v(14) " "Inferred latch for \"register_list\[4\]\[9\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531155 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[4\]\[10\] RegisterFile.v(14) " "Inferred latch for \"register_list\[4\]\[10\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531155 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[4\]\[11\] RegisterFile.v(14) " "Inferred latch for \"register_list\[4\]\[11\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531155 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[4\]\[12\] RegisterFile.v(14) " "Inferred latch for \"register_list\[4\]\[12\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531155 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[4\]\[13\] RegisterFile.v(14) " "Inferred latch for \"register_list\[4\]\[13\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531156 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[4\]\[14\] RegisterFile.v(14) " "Inferred latch for \"register_list\[4\]\[14\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531156 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[4\]\[15\] RegisterFile.v(14) " "Inferred latch for \"register_list\[4\]\[15\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531156 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[4\]\[16\] RegisterFile.v(14) " "Inferred latch for \"register_list\[4\]\[16\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531156 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[4\]\[17\] RegisterFile.v(14) " "Inferred latch for \"register_list\[4\]\[17\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531156 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[4\]\[18\] RegisterFile.v(14) " "Inferred latch for \"register_list\[4\]\[18\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531156 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[4\]\[19\] RegisterFile.v(14) " "Inferred latch for \"register_list\[4\]\[19\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531156 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[4\]\[20\] RegisterFile.v(14) " "Inferred latch for \"register_list\[4\]\[20\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531156 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[4\]\[21\] RegisterFile.v(14) " "Inferred latch for \"register_list\[4\]\[21\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531156 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[4\]\[22\] RegisterFile.v(14) " "Inferred latch for \"register_list\[4\]\[22\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531157 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[4\]\[23\] RegisterFile.v(14) " "Inferred latch for \"register_list\[4\]\[23\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531157 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[4\]\[24\] RegisterFile.v(14) " "Inferred latch for \"register_list\[4\]\[24\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531157 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[4\]\[25\] RegisterFile.v(14) " "Inferred latch for \"register_list\[4\]\[25\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531157 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[4\]\[26\] RegisterFile.v(14) " "Inferred latch for \"register_list\[4\]\[26\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531157 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[4\]\[27\] RegisterFile.v(14) " "Inferred latch for \"register_list\[4\]\[27\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531157 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[4\]\[28\] RegisterFile.v(14) " "Inferred latch for \"register_list\[4\]\[28\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531157 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[4\]\[29\] RegisterFile.v(14) " "Inferred latch for \"register_list\[4\]\[29\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531157 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[4\]\[30\] RegisterFile.v(14) " "Inferred latch for \"register_list\[4\]\[30\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531157 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[4\]\[31\] RegisterFile.v(14) " "Inferred latch for \"register_list\[4\]\[31\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531158 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[3\]\[0\] RegisterFile.v(14) " "Inferred latch for \"register_list\[3\]\[0\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531158 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[3\]\[1\] RegisterFile.v(14) " "Inferred latch for \"register_list\[3\]\[1\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531158 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[3\]\[2\] RegisterFile.v(14) " "Inferred latch for \"register_list\[3\]\[2\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531158 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[3\]\[3\] RegisterFile.v(14) " "Inferred latch for \"register_list\[3\]\[3\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531158 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[3\]\[4\] RegisterFile.v(14) " "Inferred latch for \"register_list\[3\]\[4\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531158 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[3\]\[5\] RegisterFile.v(14) " "Inferred latch for \"register_list\[3\]\[5\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531158 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[3\]\[6\] RegisterFile.v(14) " "Inferred latch for \"register_list\[3\]\[6\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531158 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[3\]\[7\] RegisterFile.v(14) " "Inferred latch for \"register_list\[3\]\[7\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531159 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[3\]\[8\] RegisterFile.v(14) " "Inferred latch for \"register_list\[3\]\[8\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531159 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[3\]\[9\] RegisterFile.v(14) " "Inferred latch for \"register_list\[3\]\[9\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531159 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[3\]\[10\] RegisterFile.v(14) " "Inferred latch for \"register_list\[3\]\[10\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531159 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[3\]\[11\] RegisterFile.v(14) " "Inferred latch for \"register_list\[3\]\[11\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531159 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[3\]\[12\] RegisterFile.v(14) " "Inferred latch for \"register_list\[3\]\[12\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531159 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[3\]\[13\] RegisterFile.v(14) " "Inferred latch for \"register_list\[3\]\[13\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531159 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[3\]\[14\] RegisterFile.v(14) " "Inferred latch for \"register_list\[3\]\[14\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531159 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[3\]\[15\] RegisterFile.v(14) " "Inferred latch for \"register_list\[3\]\[15\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531159 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[3\]\[16\] RegisterFile.v(14) " "Inferred latch for \"register_list\[3\]\[16\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531159 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[3\]\[17\] RegisterFile.v(14) " "Inferred latch for \"register_list\[3\]\[17\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531159 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[3\]\[18\] RegisterFile.v(14) " "Inferred latch for \"register_list\[3\]\[18\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531160 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[3\]\[19\] RegisterFile.v(14) " "Inferred latch for \"register_list\[3\]\[19\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531160 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[3\]\[20\] RegisterFile.v(14) " "Inferred latch for \"register_list\[3\]\[20\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531160 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[3\]\[21\] RegisterFile.v(14) " "Inferred latch for \"register_list\[3\]\[21\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531160 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[3\]\[22\] RegisterFile.v(14) " "Inferred latch for \"register_list\[3\]\[22\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531160 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[3\]\[23\] RegisterFile.v(14) " "Inferred latch for \"register_list\[3\]\[23\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531160 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[3\]\[24\] RegisterFile.v(14) " "Inferred latch for \"register_list\[3\]\[24\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531160 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[3\]\[25\] RegisterFile.v(14) " "Inferred latch for \"register_list\[3\]\[25\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531160 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[3\]\[26\] RegisterFile.v(14) " "Inferred latch for \"register_list\[3\]\[26\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531160 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[3\]\[27\] RegisterFile.v(14) " "Inferred latch for \"register_list\[3\]\[27\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531160 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[3\]\[28\] RegisterFile.v(14) " "Inferred latch for \"register_list\[3\]\[28\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531160 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[3\]\[29\] RegisterFile.v(14) " "Inferred latch for \"register_list\[3\]\[29\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531160 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[3\]\[30\] RegisterFile.v(14) " "Inferred latch for \"register_list\[3\]\[30\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531161 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[3\]\[31\] RegisterFile.v(14) " "Inferred latch for \"register_list\[3\]\[31\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531161 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[2\]\[0\] RegisterFile.v(14) " "Inferred latch for \"register_list\[2\]\[0\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531161 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[2\]\[1\] RegisterFile.v(14) " "Inferred latch for \"register_list\[2\]\[1\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531161 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[2\]\[2\] RegisterFile.v(14) " "Inferred latch for \"register_list\[2\]\[2\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531161 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[2\]\[3\] RegisterFile.v(14) " "Inferred latch for \"register_list\[2\]\[3\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531161 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[2\]\[4\] RegisterFile.v(14) " "Inferred latch for \"register_list\[2\]\[4\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531161 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[2\]\[5\] RegisterFile.v(14) " "Inferred latch for \"register_list\[2\]\[5\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531161 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[2\]\[6\] RegisterFile.v(14) " "Inferred latch for \"register_list\[2\]\[6\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531161 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[2\]\[7\] RegisterFile.v(14) " "Inferred latch for \"register_list\[2\]\[7\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531162 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[2\]\[8\] RegisterFile.v(14) " "Inferred latch for \"register_list\[2\]\[8\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531162 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[2\]\[9\] RegisterFile.v(14) " "Inferred latch for \"register_list\[2\]\[9\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531162 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[2\]\[10\] RegisterFile.v(14) " "Inferred latch for \"register_list\[2\]\[10\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531162 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[2\]\[11\] RegisterFile.v(14) " "Inferred latch for \"register_list\[2\]\[11\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531162 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[2\]\[12\] RegisterFile.v(14) " "Inferred latch for \"register_list\[2\]\[12\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531162 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[2\]\[13\] RegisterFile.v(14) " "Inferred latch for \"register_list\[2\]\[13\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531162 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[2\]\[14\] RegisterFile.v(14) " "Inferred latch for \"register_list\[2\]\[14\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531162 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[2\]\[15\] RegisterFile.v(14) " "Inferred latch for \"register_list\[2\]\[15\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531162 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[2\]\[16\] RegisterFile.v(14) " "Inferred latch for \"register_list\[2\]\[16\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531162 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[2\]\[17\] RegisterFile.v(14) " "Inferred latch for \"register_list\[2\]\[17\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531162 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[2\]\[18\] RegisterFile.v(14) " "Inferred latch for \"register_list\[2\]\[18\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531163 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[2\]\[19\] RegisterFile.v(14) " "Inferred latch for \"register_list\[2\]\[19\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531163 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[2\]\[20\] RegisterFile.v(14) " "Inferred latch for \"register_list\[2\]\[20\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531163 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[2\]\[21\] RegisterFile.v(14) " "Inferred latch for \"register_list\[2\]\[21\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531163 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[2\]\[22\] RegisterFile.v(14) " "Inferred latch for \"register_list\[2\]\[22\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531163 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[2\]\[23\] RegisterFile.v(14) " "Inferred latch for \"register_list\[2\]\[23\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531163 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[2\]\[24\] RegisterFile.v(14) " "Inferred latch for \"register_list\[2\]\[24\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531163 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[2\]\[25\] RegisterFile.v(14) " "Inferred latch for \"register_list\[2\]\[25\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531163 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[2\]\[26\] RegisterFile.v(14) " "Inferred latch for \"register_list\[2\]\[26\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531163 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[2\]\[27\] RegisterFile.v(14) " "Inferred latch for \"register_list\[2\]\[27\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531163 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[2\]\[28\] RegisterFile.v(14) " "Inferred latch for \"register_list\[2\]\[28\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531164 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[2\]\[29\] RegisterFile.v(14) " "Inferred latch for \"register_list\[2\]\[29\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531164 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[2\]\[30\] RegisterFile.v(14) " "Inferred latch for \"register_list\[2\]\[30\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531164 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[2\]\[31\] RegisterFile.v(14) " "Inferred latch for \"register_list\[2\]\[31\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531164 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[1\]\[0\] RegisterFile.v(14) " "Inferred latch for \"register_list\[1\]\[0\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531164 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[1\]\[1\] RegisterFile.v(14) " "Inferred latch for \"register_list\[1\]\[1\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531164 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[1\]\[2\] RegisterFile.v(14) " "Inferred latch for \"register_list\[1\]\[2\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531164 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[1\]\[3\] RegisterFile.v(14) " "Inferred latch for \"register_list\[1\]\[3\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531164 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[1\]\[4\] RegisterFile.v(14) " "Inferred latch for \"register_list\[1\]\[4\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531164 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[1\]\[5\] RegisterFile.v(14) " "Inferred latch for \"register_list\[1\]\[5\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531164 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[1\]\[6\] RegisterFile.v(14) " "Inferred latch for \"register_list\[1\]\[6\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531164 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[1\]\[7\] RegisterFile.v(14) " "Inferred latch for \"register_list\[1\]\[7\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531164 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[1\]\[8\] RegisterFile.v(14) " "Inferred latch for \"register_list\[1\]\[8\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531165 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[1\]\[9\] RegisterFile.v(14) " "Inferred latch for \"register_list\[1\]\[9\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531165 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[1\]\[10\] RegisterFile.v(14) " "Inferred latch for \"register_list\[1\]\[10\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531165 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[1\]\[11\] RegisterFile.v(14) " "Inferred latch for \"register_list\[1\]\[11\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531165 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[1\]\[12\] RegisterFile.v(14) " "Inferred latch for \"register_list\[1\]\[12\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531165 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[1\]\[13\] RegisterFile.v(14) " "Inferred latch for \"register_list\[1\]\[13\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531165 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[1\]\[14\] RegisterFile.v(14) " "Inferred latch for \"register_list\[1\]\[14\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531165 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[1\]\[15\] RegisterFile.v(14) " "Inferred latch for \"register_list\[1\]\[15\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531165 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[1\]\[16\] RegisterFile.v(14) " "Inferred latch for \"register_list\[1\]\[16\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531165 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[1\]\[17\] RegisterFile.v(14) " "Inferred latch for \"register_list\[1\]\[17\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531165 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[1\]\[18\] RegisterFile.v(14) " "Inferred latch for \"register_list\[1\]\[18\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531165 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[1\]\[19\] RegisterFile.v(14) " "Inferred latch for \"register_list\[1\]\[19\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531166 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[1\]\[20\] RegisterFile.v(14) " "Inferred latch for \"register_list\[1\]\[20\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531166 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[1\]\[21\] RegisterFile.v(14) " "Inferred latch for \"register_list\[1\]\[21\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531166 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[1\]\[22\] RegisterFile.v(14) " "Inferred latch for \"register_list\[1\]\[22\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531166 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[1\]\[23\] RegisterFile.v(14) " "Inferred latch for \"register_list\[1\]\[23\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531166 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[1\]\[24\] RegisterFile.v(14) " "Inferred latch for \"register_list\[1\]\[24\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531166 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[1\]\[25\] RegisterFile.v(14) " "Inferred latch for \"register_list\[1\]\[25\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531166 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[1\]\[26\] RegisterFile.v(14) " "Inferred latch for \"register_list\[1\]\[26\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531166 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[1\]\[27\] RegisterFile.v(14) " "Inferred latch for \"register_list\[1\]\[27\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531166 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[1\]\[28\] RegisterFile.v(14) " "Inferred latch for \"register_list\[1\]\[28\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531166 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[1\]\[29\] RegisterFile.v(14) " "Inferred latch for \"register_list\[1\]\[29\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531166 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[1\]\[30\] RegisterFile.v(14) " "Inferred latch for \"register_list\[1\]\[30\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531167 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[1\]\[31\] RegisterFile.v(14) " "Inferred latch for \"register_list\[1\]\[31\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531167 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "immediate_generator immediate_generator:Imm_Generator " "Elaborating entity \"immediate_generator\" for hierarchy \"immediate_generator:Imm_Generator\"" {  } { { "SingleCycleProcessor2.v" "Imm_Generator" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676173531199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BranchCmp BranchCmp:Branch_Compare_Unit " "Elaborating entity \"BranchCmp\" for hierarchy \"BranchCmp:Branch_Compare_Unit\"" {  } { { "SingleCycleProcessor2.v" "Branch_Compare_Unit" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676173531213 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 BranchCmp.v(17) " "Verilog HDL assignment warning at BranchCmp.v(17): truncated value with size 32 to match size of target (1)" {  } { { "BranchCmp.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/BranchCmp.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1676173531214 "|SingleCycleProcessor2|BranchCmp:Branch_Compare_Unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 BranchCmp.v(22) " "Verilog HDL assignment warning at BranchCmp.v(22): truncated value with size 32 to match size of target (1)" {  } { { "BranchCmp.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/BranchCmp.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1676173531214 "|SingleCycleProcessor2|BranchCmp:Branch_Compare_Unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 BranchCmp.v(24) " "Verilog HDL assignment warning at BranchCmp.v(24): truncated value with size 32 to match size of target (1)" {  } { { "BranchCmp.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/BranchCmp.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1676173531215 "|SingleCycleProcessor2|BranchCmp:Branch_Compare_Unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_32bit ALU_32bit:ALU " "Elaborating entity \"ALU_32bit\" for hierarchy \"ALU_32bit:ALU\"" {  } { { "SingleCycleProcessor2.v" "ALU" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676173531227 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ALU_32bit.v(11) " "Verilog HDL Case Statement warning at ALU_32bit.v(11): incomplete case statement has no default case item" {  } { { "ALU_32bit.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ALU_32bit.v" 11 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1676173531229 "|SingleCycleProcessor2|ALU_32bit:ALU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "o ALU_32bit.v(9) " "Verilog HDL Always Construct warning at ALU_32bit.v(9): inferring latch(es) for variable \"o\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU_32bit.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ALU_32bit.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1676173531230 "|SingleCycleProcessor2|ALU_32bit:ALU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "temp ALU_32bit.v(9) " "Verilog HDL Always Construct warning at ALU_32bit.v(9): inferring latch(es) for variable \"temp\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU_32bit.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ALU_32bit.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1676173531230 "|SingleCycleProcessor2|ALU_32bit:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o\[0\] ALU_32bit.v(9) " "Inferred latch for \"o\[0\]\" at ALU_32bit.v(9)" {  } { { "ALU_32bit.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ALU_32bit.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531232 "|SingleCycleProcessor2|ALU_32bit:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o\[1\] ALU_32bit.v(9) " "Inferred latch for \"o\[1\]\" at ALU_32bit.v(9)" {  } { { "ALU_32bit.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ALU_32bit.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531232 "|SingleCycleProcessor2|ALU_32bit:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o\[2\] ALU_32bit.v(9) " "Inferred latch for \"o\[2\]\" at ALU_32bit.v(9)" {  } { { "ALU_32bit.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ALU_32bit.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531232 "|SingleCycleProcessor2|ALU_32bit:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o\[3\] ALU_32bit.v(9) " "Inferred latch for \"o\[3\]\" at ALU_32bit.v(9)" {  } { { "ALU_32bit.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ALU_32bit.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531233 "|SingleCycleProcessor2|ALU_32bit:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o\[4\] ALU_32bit.v(9) " "Inferred latch for \"o\[4\]\" at ALU_32bit.v(9)" {  } { { "ALU_32bit.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ALU_32bit.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531233 "|SingleCycleProcessor2|ALU_32bit:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o\[5\] ALU_32bit.v(9) " "Inferred latch for \"o\[5\]\" at ALU_32bit.v(9)" {  } { { "ALU_32bit.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ALU_32bit.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531233 "|SingleCycleProcessor2|ALU_32bit:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o\[6\] ALU_32bit.v(9) " "Inferred latch for \"o\[6\]\" at ALU_32bit.v(9)" {  } { { "ALU_32bit.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ALU_32bit.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531233 "|SingleCycleProcessor2|ALU_32bit:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o\[7\] ALU_32bit.v(9) " "Inferred latch for \"o\[7\]\" at ALU_32bit.v(9)" {  } { { "ALU_32bit.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ALU_32bit.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531233 "|SingleCycleProcessor2|ALU_32bit:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o\[8\] ALU_32bit.v(9) " "Inferred latch for \"o\[8\]\" at ALU_32bit.v(9)" {  } { { "ALU_32bit.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ALU_32bit.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531233 "|SingleCycleProcessor2|ALU_32bit:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o\[9\] ALU_32bit.v(9) " "Inferred latch for \"o\[9\]\" at ALU_32bit.v(9)" {  } { { "ALU_32bit.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ALU_32bit.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531233 "|SingleCycleProcessor2|ALU_32bit:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o\[10\] ALU_32bit.v(9) " "Inferred latch for \"o\[10\]\" at ALU_32bit.v(9)" {  } { { "ALU_32bit.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ALU_32bit.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531233 "|SingleCycleProcessor2|ALU_32bit:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o\[11\] ALU_32bit.v(9) " "Inferred latch for \"o\[11\]\" at ALU_32bit.v(9)" {  } { { "ALU_32bit.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ALU_32bit.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531233 "|SingleCycleProcessor2|ALU_32bit:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o\[12\] ALU_32bit.v(9) " "Inferred latch for \"o\[12\]\" at ALU_32bit.v(9)" {  } { { "ALU_32bit.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ALU_32bit.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531233 "|SingleCycleProcessor2|ALU_32bit:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o\[13\] ALU_32bit.v(9) " "Inferred latch for \"o\[13\]\" at ALU_32bit.v(9)" {  } { { "ALU_32bit.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ALU_32bit.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531234 "|SingleCycleProcessor2|ALU_32bit:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o\[14\] ALU_32bit.v(9) " "Inferred latch for \"o\[14\]\" at ALU_32bit.v(9)" {  } { { "ALU_32bit.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ALU_32bit.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531234 "|SingleCycleProcessor2|ALU_32bit:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o\[15\] ALU_32bit.v(9) " "Inferred latch for \"o\[15\]\" at ALU_32bit.v(9)" {  } { { "ALU_32bit.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ALU_32bit.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531234 "|SingleCycleProcessor2|ALU_32bit:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o\[16\] ALU_32bit.v(9) " "Inferred latch for \"o\[16\]\" at ALU_32bit.v(9)" {  } { { "ALU_32bit.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ALU_32bit.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531234 "|SingleCycleProcessor2|ALU_32bit:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o\[17\] ALU_32bit.v(9) " "Inferred latch for \"o\[17\]\" at ALU_32bit.v(9)" {  } { { "ALU_32bit.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ALU_32bit.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531234 "|SingleCycleProcessor2|ALU_32bit:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o\[18\] ALU_32bit.v(9) " "Inferred latch for \"o\[18\]\" at ALU_32bit.v(9)" {  } { { "ALU_32bit.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ALU_32bit.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531234 "|SingleCycleProcessor2|ALU_32bit:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o\[19\] ALU_32bit.v(9) " "Inferred latch for \"o\[19\]\" at ALU_32bit.v(9)" {  } { { "ALU_32bit.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ALU_32bit.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531234 "|SingleCycleProcessor2|ALU_32bit:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o\[20\] ALU_32bit.v(9) " "Inferred latch for \"o\[20\]\" at ALU_32bit.v(9)" {  } { { "ALU_32bit.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ALU_32bit.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531235 "|SingleCycleProcessor2|ALU_32bit:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o\[21\] ALU_32bit.v(9) " "Inferred latch for \"o\[21\]\" at ALU_32bit.v(9)" {  } { { "ALU_32bit.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ALU_32bit.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531235 "|SingleCycleProcessor2|ALU_32bit:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o\[22\] ALU_32bit.v(9) " "Inferred latch for \"o\[22\]\" at ALU_32bit.v(9)" {  } { { "ALU_32bit.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ALU_32bit.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531235 "|SingleCycleProcessor2|ALU_32bit:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o\[23\] ALU_32bit.v(9) " "Inferred latch for \"o\[23\]\" at ALU_32bit.v(9)" {  } { { "ALU_32bit.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ALU_32bit.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531235 "|SingleCycleProcessor2|ALU_32bit:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o\[24\] ALU_32bit.v(9) " "Inferred latch for \"o\[24\]\" at ALU_32bit.v(9)" {  } { { "ALU_32bit.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ALU_32bit.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531235 "|SingleCycleProcessor2|ALU_32bit:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o\[25\] ALU_32bit.v(9) " "Inferred latch for \"o\[25\]\" at ALU_32bit.v(9)" {  } { { "ALU_32bit.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ALU_32bit.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531235 "|SingleCycleProcessor2|ALU_32bit:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o\[26\] ALU_32bit.v(9) " "Inferred latch for \"o\[26\]\" at ALU_32bit.v(9)" {  } { { "ALU_32bit.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ALU_32bit.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531235 "|SingleCycleProcessor2|ALU_32bit:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o\[27\] ALU_32bit.v(9) " "Inferred latch for \"o\[27\]\" at ALU_32bit.v(9)" {  } { { "ALU_32bit.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ALU_32bit.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531235 "|SingleCycleProcessor2|ALU_32bit:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o\[28\] ALU_32bit.v(9) " "Inferred latch for \"o\[28\]\" at ALU_32bit.v(9)" {  } { { "ALU_32bit.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ALU_32bit.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531235 "|SingleCycleProcessor2|ALU_32bit:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o\[29\] ALU_32bit.v(9) " "Inferred latch for \"o\[29\]\" at ALU_32bit.v(9)" {  } { { "ALU_32bit.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ALU_32bit.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531235 "|SingleCycleProcessor2|ALU_32bit:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o\[30\] ALU_32bit.v(9) " "Inferred latch for \"o\[30\]\" at ALU_32bit.v(9)" {  } { { "ALU_32bit.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ALU_32bit.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531236 "|SingleCycleProcessor2|ALU_32bit:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o\[31\] ALU_32bit.v(9) " "Inferred latch for \"o\[31\]\" at ALU_32bit.v(9)" {  } { { "ALU_32bit.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ALU_32bit.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173531236 "|SingleCycleProcessor2|ALU_32bit:ALU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_memory_controller data_memory_controller:Data_Mem " "Elaborating entity \"data_memory_controller\" for hierarchy \"data_memory_controller:Data_Mem\"" {  } { { "SingleCycleProcessor2.v" "Data_Mem" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676173531249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "direct_mapped_cache data_memory_controller:Data_Mem\|direct_mapped_cache:cache " "Elaborating entity \"direct_mapped_cache\" for hierarchy \"data_memory_controller:Data_Mem\|direct_mapped_cache:cache\"" {  } { { "data_memory_controller.v" "cache" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory_controller.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676173531311 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 direct_mapped_cache.v(124) " "Verilog HDL assignment warning at direct_mapped_cache.v(124): truncated value with size 9 to match size of target (8)" {  } { { "direct_mapped_cache.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/direct_mapped_cache.v" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1676173531426 "|SingleCycleProcessor2|data_memory_controller:Data_Mem|direct_mapped_cache:cache"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_memory data_memory_controller:Data_Mem\|data_memory:Data_Memory " "Elaborating entity \"data_memory\" for hierarchy \"data_memory_controller:Data_Mem\|data_memory:Data_Memory\"" {  } { { "data_memory_controller.v" "Data_Memory" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory_controller.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676173533186 ""}
{ "Warning" "WCBX_ALTSYNCRAM_ALTSYNCRAM_INCONSISTENT_NUMWORDS" "" "Not using extra address lines in altsyncram megafunction design -- 64 memory words in side A specified but total number of address lines is 16" {  } { { "data_memory.v" "altsyncram_component" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory.v" 89 0 0 } }  } 0 272007 "Warning message" 0 0 "Analysis & Synthesis" 0 -1 1676173533395 ""}
{ "Warning" "WCBX_ALTSYNCRAM_ALTSYNCRAM_INCONSISTENT_NUMWORDS" "" "Not using extra address lines in altsyncram megafunction design -- 64 memory words in side A specified but total number of address lines is 16" {  } { { "data_memory.v" "altsyncram_component" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory.v" 89 0 0 } }  } 0 272007 "Warning message" 0 0 "Analysis & Synthesis" 0 -1 1676173533395 ""}
{ "Warning" "WCBX_ALTSYNCRAM_ALTSYNCRAM_INCONSISTENT_NUMWORDS" "" "Not using extra address lines in altsyncram megafunction design -- 64 memory words in side B specified but total number of address lines is 16" {  } { { "data_memory.v" "altsyncram_component" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory.v" 89 0 0 } }  } 0 272007 "Warning message" 0 0 "Analysis & Synthesis" 0 -1 1676173533395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\"" {  } { { "data_memory.v" "altsyncram_component" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676173533424 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\"" {  } { { "data_memory.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory.v" 89 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676173533444 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component " "Instantiated megafunction \"data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676173533445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676173533445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676173533445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676173533445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=RAM " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=RAM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676173533445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676173533445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676173533445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676173533445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676173533445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676173533445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676173533445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_WITH_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_WITH_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676173533445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676173533445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 128 " "Parameter \"width_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676173533445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 16 " "Parameter \"width_byteena_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676173533445 ""}  } { { "data_memory.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory.v" 89 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1676173533445 ""}
{ "Warning" "WTDFX_ASSERTION" "Not using extra address lines in altsyncram megafunction design -- 64 memory words in side A specified but total number of address lines is 16 " "Assertion warning: Not using extra address lines in altsyncram megafunction design -- 64 memory words in side A specified but total number of address lines is 16" {  } { { "db/altsyncram_gfk1.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_gfk1.tdf" 63 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173533529 ""}
{ "Warning" "WTDFX_ASSERTION" "Not using extra address lines in altsyncram megafunction design -- 64 memory words in side A specified but total number of address lines is 16 " "Assertion warning: Not using extra address lines in altsyncram megafunction design -- 64 memory words in side A specified but total number of address lines is 16" {  } { { "db/altsyncram_gfk1.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_gfk1.tdf" 66 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173533530 ""}
{ "Warning" "WTDFX_ASSERTION" "Not using extra address lines in altsyncram megafunction design -- 64 memory words in side B specified but total number of address lines is 16 " "Assertion warning: Not using extra address lines in altsyncram megafunction design -- 64 memory words in side B specified but total number of address lines is 16" {  } { { "db/altsyncram_gfk1.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_gfk1.tdf" 69 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173533530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gfk1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_gfk1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gfk1 " "Found entity 1: altsyncram_gfk1" {  } { { "db/altsyncram_gfk1.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_gfk1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676173533530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173533530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_gfk1 data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated " "Elaborating entity \"altsyncram_gfk1\" for hierarchy \"data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676173533531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dra2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dra2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dra2 " "Found entity 1: altsyncram_dra2" {  } { { "db/altsyncram_dra2.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_dra2.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676173533657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173533657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dra2 data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1 " "Elaborating entity \"altsyncram_dra2\" for hierarchy \"data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\"" {  } { { "db/altsyncram_gfk1.tdf" "altsyncram1" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_gfk1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676173533658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_gfk1.tdf" "mgl_prim2" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_gfk1.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676173534585 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_gfk1.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_gfk1.tdf" 39 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676173534630 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 " "Parameter \"CVALUE\" = \"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676173534630 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676173534630 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676173534630 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1380011264 " "Parameter \"NODE_NAME\" = \"1380011264\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676173534630 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 64 " "Parameter \"NUMWORDS\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676173534630 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 8 " "Parameter \"SHIFT_COUNT_BITS\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676173534630 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 128 " "Parameter \"WIDTH_WORD\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676173534630 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 16 " "Parameter \"WIDTHAD\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676173534630 ""}  } { { "db/altsyncram_gfk1.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_gfk1.tdf" 39 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1676173534630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_mod_ram_rom.vhd" "jtag_signal_adapter" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676173534840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676173535072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:name_gen:info_rom_sr" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 828 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676173535287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_mem_loader data_mem_loader:Data_Memory_Loader " "Elaborating entity \"data_mem_loader\" for hierarchy \"data_mem_loader:Data_Memory_Loader\"" {  } { { "SingleCycleProcessor2.v" "Data_Memory_Loader" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676173535398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "two_bit_mux two_bit_mux:WBSel_Mux " "Elaborating entity \"two_bit_mux\" for hierarchy \"two_bit_mux:WBSel_Mux\"" {  } { { "SingleCycleProcessor2.v" "WBSel_Mux" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676173535414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlSignal ControlSignal:Control_Signal_Unit " "Elaborating entity \"ControlSignal\" for hierarchy \"ControlSignal:Control_Signal_Unit\"" {  } { { "SingleCycleProcessor2.v" "Control_Signal_Unit" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676173535427 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ControlSignal.v(87) " "Verilog HDL Case Statement warning at ControlSignal.v(87): incomplete case statement has no default case item" {  } { { "ControlSignal.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ControlSignal.v" 87 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1676173535440 "|SingleCycleProcessor2|ControlSignal:Control_Signal_Unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "temp ControlSignal.v(87) " "Verilog HDL Always Construct warning at ControlSignal.v(87): inferring latch(es) for variable \"temp\", which holds its previous value in one or more paths through the always construct" {  } { { "ControlSignal.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ControlSignal.v" 87 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1676173535445 "|SingleCycleProcessor2|ControlSignal:Control_Signal_Unit"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM0.data_a 0 ControlSignal.v(20) " "Net \"ROM0.data_a\" at ControlSignal.v(20) has no driver or initial value, using a default initial value '0'" {  } { { "ControlSignal.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ControlSignal.v" 20 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1676173535449 "|SingleCycleProcessor2|ControlSignal:Control_Signal_Unit"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM0.waddr_a\[0\] 0 ControlSignal.v(20) " "Net \"ROM0.waddr_a\[0\]\" at ControlSignal.v(20) has no driver or initial value, using a default initial value '0'" {  } { { "ControlSignal.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ControlSignal.v" 20 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1676173535449 "|SingleCycleProcessor2|ControlSignal:Control_Signal_Unit"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM1.data_a 0 ControlSignal.v(21) " "Net \"ROM1.data_a\" at ControlSignal.v(21) has no driver or initial value, using a default initial value '0'" {  } { { "ControlSignal.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ControlSignal.v" 21 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1676173535449 "|SingleCycleProcessor2|ControlSignal:Control_Signal_Unit"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM1.waddr_a 0 ControlSignal.v(21) " "Net \"ROM1.waddr_a\" at ControlSignal.v(21) has no driver or initial value, using a default initial value '0'" {  } { { "ControlSignal.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ControlSignal.v" 21 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1676173535449 "|SingleCycleProcessor2|ControlSignal:Control_Signal_Unit"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM2.data_a 0 ControlSignal.v(22) " "Net \"ROM2.data_a\" at ControlSignal.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "ControlSignal.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ControlSignal.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1676173535449 "|SingleCycleProcessor2|ControlSignal:Control_Signal_Unit"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM2.waddr_a 0 ControlSignal.v(22) " "Net \"ROM2.waddr_a\" at ControlSignal.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "ControlSignal.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ControlSignal.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1676173535449 "|SingleCycleProcessor2|ControlSignal:Control_Signal_Unit"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM3.data_a 0 ControlSignal.v(23) " "Net \"ROM3.data_a\" at ControlSignal.v(23) has no driver or initial value, using a default initial value '0'" {  } { { "ControlSignal.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ControlSignal.v" 23 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1676173535449 "|SingleCycleProcessor2|ControlSignal:Control_Signal_Unit"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM3.waddr_a 0 ControlSignal.v(23) " "Net \"ROM3.waddr_a\" at ControlSignal.v(23) has no driver or initial value, using a default initial value '0'" {  } { { "ControlSignal.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ControlSignal.v" 23 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1676173535450 "|SingleCycleProcessor2|ControlSignal:Control_Signal_Unit"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM4.data_a 0 ControlSignal.v(24) " "Net \"ROM4.data_a\" at ControlSignal.v(24) has no driver or initial value, using a default initial value '0'" {  } { { "ControlSignal.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ControlSignal.v" 24 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1676173535450 "|SingleCycleProcessor2|ControlSignal:Control_Signal_Unit"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM4.waddr_a 0 ControlSignal.v(24) " "Net \"ROM4.waddr_a\" at ControlSignal.v(24) has no driver or initial value, using a default initial value '0'" {  } { { "ControlSignal.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ControlSignal.v" 24 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1676173535450 "|SingleCycleProcessor2|ControlSignal:Control_Signal_Unit"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM5.data_a 0 ControlSignal.v(25) " "Net \"ROM5.data_a\" at ControlSignal.v(25) has no driver or initial value, using a default initial value '0'" {  } { { "ControlSignal.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ControlSignal.v" 25 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1676173535450 "|SingleCycleProcessor2|ControlSignal:Control_Signal_Unit"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM5.waddr_a 0 ControlSignal.v(25) " "Net \"ROM5.waddr_a\" at ControlSignal.v(25) has no driver or initial value, using a default initial value '0'" {  } { { "ControlSignal.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ControlSignal.v" 25 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1676173535450 "|SingleCycleProcessor2|ControlSignal:Control_Signal_Unit"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM6.data_a 0 ControlSignal.v(26) " "Net \"ROM6.data_a\" at ControlSignal.v(26) has no driver or initial value, using a default initial value '0'" {  } { { "ControlSignal.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ControlSignal.v" 26 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1676173535450 "|SingleCycleProcessor2|ControlSignal:Control_Signal_Unit"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM6.waddr_a 0 ControlSignal.v(26) " "Net \"ROM6.waddr_a\" at ControlSignal.v(26) has no driver or initial value, using a default initial value '0'" {  } { { "ControlSignal.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ControlSignal.v" 26 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1676173535450 "|SingleCycleProcessor2|ControlSignal:Control_Signal_Unit"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM0.we_a 0 ControlSignal.v(20) " "Net \"ROM0.we_a\" at ControlSignal.v(20) has no driver or initial value, using a default initial value '0'" {  } { { "ControlSignal.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ControlSignal.v" 20 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1676173535450 "|SingleCycleProcessor2|ControlSignal:Control_Signal_Unit"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM1.we_a 0 ControlSignal.v(21) " "Net \"ROM1.we_a\" at ControlSignal.v(21) has no driver or initial value, using a default initial value '0'" {  } { { "ControlSignal.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ControlSignal.v" 21 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1676173535450 "|SingleCycleProcessor2|ControlSignal:Control_Signal_Unit"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM2.we_a 0 ControlSignal.v(22) " "Net \"ROM2.we_a\" at ControlSignal.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "ControlSignal.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ControlSignal.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1676173535451 "|SingleCycleProcessor2|ControlSignal:Control_Signal_Unit"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM3.we_a 0 ControlSignal.v(23) " "Net \"ROM3.we_a\" at ControlSignal.v(23) has no driver or initial value, using a default initial value '0'" {  } { { "ControlSignal.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ControlSignal.v" 23 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1676173535451 "|SingleCycleProcessor2|ControlSignal:Control_Signal_Unit"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM4.we_a 0 ControlSignal.v(24) " "Net \"ROM4.we_a\" at ControlSignal.v(24) has no driver or initial value, using a default initial value '0'" {  } { { "ControlSignal.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ControlSignal.v" 24 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1676173535451 "|SingleCycleProcessor2|ControlSignal:Control_Signal_Unit"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM5.we_a 0 ControlSignal.v(25) " "Net \"ROM5.we_a\" at ControlSignal.v(25) has no driver or initial value, using a default initial value '0'" {  } { { "ControlSignal.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ControlSignal.v" 25 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1676173535451 "|SingleCycleProcessor2|ControlSignal:Control_Signal_Unit"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM6.we_a 0 ControlSignal.v(26) " "Net \"ROM6.we_a\" at ControlSignal.v(26) has no driver or initial value, using a default initial value '0'" {  } { { "ControlSignal.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ControlSignal.v" 26 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1676173535451 "|SingleCycleProcessor2|ControlSignal:Control_Signal_Unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\] ControlSignal.v(87) " "Inferred latch for \"temp\[0\]\" at ControlSignal.v(87)" {  } { { "ControlSignal.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ControlSignal.v" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173535452 "|SingleCycleProcessor2|ControlSignal:Control_Signal_Unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\] ControlSignal.v(87) " "Inferred latch for \"temp\[1\]\" at ControlSignal.v(87)" {  } { { "ControlSignal.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ControlSignal.v" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173535452 "|SingleCycleProcessor2|ControlSignal:Control_Signal_Unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\] ControlSignal.v(87) " "Inferred latch for \"temp\[2\]\" at ControlSignal.v(87)" {  } { { "ControlSignal.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ControlSignal.v" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173535452 "|SingleCycleProcessor2|ControlSignal:Control_Signal_Unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\] ControlSignal.v(87) " "Inferred latch for \"temp\[3\]\" at ControlSignal.v(87)" {  } { { "ControlSignal.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ControlSignal.v" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173535452 "|SingleCycleProcessor2|ControlSignal:Control_Signal_Unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[4\] ControlSignal.v(87) " "Inferred latch for \"temp\[4\]\" at ControlSignal.v(87)" {  } { { "ControlSignal.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ControlSignal.v" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173535452 "|SingleCycleProcessor2|ControlSignal:Control_Signal_Unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[5\] ControlSignal.v(87) " "Inferred latch for \"temp\[5\]\" at ControlSignal.v(87)" {  } { { "ControlSignal.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ControlSignal.v" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173535453 "|SingleCycleProcessor2|ControlSignal:Control_Signal_Unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[6\] ControlSignal.v(87) " "Inferred latch for \"temp\[6\]\" at ControlSignal.v(87)" {  } { { "ControlSignal.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ControlSignal.v" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173535453 "|SingleCycleProcessor2|ControlSignal:Control_Signal_Unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[7\] ControlSignal.v(87) " "Inferred latch for \"temp\[7\]\" at ControlSignal.v(87)" {  } { { "ControlSignal.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ControlSignal.v" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173535453 "|SingleCycleProcessor2|ControlSignal:Control_Signal_Unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[8\] ControlSignal.v(87) " "Inferred latch for \"temp\[8\]\" at ControlSignal.v(87)" {  } { { "ControlSignal.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ControlSignal.v" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173535453 "|SingleCycleProcessor2|ControlSignal:Control_Signal_Unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[9\] ControlSignal.v(87) " "Inferred latch for \"temp\[9\]\" at ControlSignal.v(87)" {  } { { "ControlSignal.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ControlSignal.v" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173535453 "|SingleCycleProcessor2|ControlSignal:Control_Signal_Unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[10\] ControlSignal.v(87) " "Inferred latch for \"temp\[10\]\" at ControlSignal.v(87)" {  } { { "ControlSignal.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ControlSignal.v" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173535453 "|SingleCycleProcessor2|ControlSignal:Control_Signal_Unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[11\] ControlSignal.v(87) " "Inferred latch for \"temp\[11\]\" at ControlSignal.v(87)" {  } { { "ControlSignal.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ControlSignal.v" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173535454 "|SingleCycleProcessor2|ControlSignal:Control_Signal_Unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[12\] ControlSignal.v(87) " "Inferred latch for \"temp\[12\]\" at ControlSignal.v(87)" {  } { { "ControlSignal.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ControlSignal.v" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173535454 "|SingleCycleProcessor2|ControlSignal:Control_Signal_Unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[13\] ControlSignal.v(87) " "Inferred latch for \"temp\[13\]\" at ControlSignal.v(87)" {  } { { "ControlSignal.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ControlSignal.v" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173535454 "|SingleCycleProcessor2|ControlSignal:Control_Signal_Unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[14\] ControlSignal.v(87) " "Inferred latch for \"temp\[14\]\" at ControlSignal.v(87)" {  } { { "ControlSignal.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ControlSignal.v" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173535454 "|SingleCycleProcessor2|ControlSignal:Control_Signal_Unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[15\] ControlSignal.v(87) " "Inferred latch for \"temp\[15\]\" at ControlSignal.v(87)" {  } { { "ControlSignal.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ControlSignal.v" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173535454 "|SingleCycleProcessor2|ControlSignal:Control_Signal_Unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[16\] ControlSignal.v(87) " "Inferred latch for \"temp\[16\]\" at ControlSignal.v(87)" {  } { { "ControlSignal.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ControlSignal.v" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173535454 "|SingleCycleProcessor2|ControlSignal:Control_Signal_Unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[17\] ControlSignal.v(87) " "Inferred latch for \"temp\[17\]\" at ControlSignal.v(87)" {  } { { "ControlSignal.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ControlSignal.v" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173535454 "|SingleCycleProcessor2|ControlSignal:Control_Signal_Unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[18\] ControlSignal.v(87) " "Inferred latch for \"temp\[18\]\" at ControlSignal.v(87)" {  } { { "ControlSignal.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ControlSignal.v" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173535455 "|SingleCycleProcessor2|ControlSignal:Control_Signal_Unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[19\] ControlSignal.v(87) " "Inferred latch for \"temp\[19\]\" at ControlSignal.v(87)" {  } { { "ControlSignal.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ControlSignal.v" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173535455 "|SingleCycleProcessor2|ControlSignal:Control_Signal_Unit"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "address_a altsyncram_component 6 16 " "Port \"address_a\" on the entity instantiation of \"altsyncram_component\" is connected to a signal of width 6. The formal width of the signal in the module is 16.  The extra bits will be driven by GND." {  } { { "data_memory.v" "altsyncram_component" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory.v" 89 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1676173535905 "|SingleCycleProcessor2|data_memory_controller:Data_Mem|data_memory:Data_Memory|altsyncram:altsyncram_component"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "clk " "Net \"clk\" is missing source, defaulting to GND" {  } { { "SingleCycleProcessor2.v" "clk" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 74 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1676173535923 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1676173535923 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "clk " "Net \"clk\" is missing source, defaulting to GND" {  } { { "SingleCycleProcessor2.v" "clk" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 74 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1676173535924 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1676173535924 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "clk " "Net \"clk\" is missing source, defaulting to GND" {  } { { "SingleCycleProcessor2.v" "clk" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 74 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1676173535925 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1676173535925 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1676173536182 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2023.02.12.09:15:40 Progress: Loading sld72fdc398/alt_sld_fab_wrapper_hw.tcl " "2023.02.12.09:15:40 Progress: Loading sld72fdc398/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173540675 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173543428 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173543573 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173547254 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173547413 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173547618 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173547807 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173547816 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173547816 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1676173548551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld72fdc398/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld72fdc398/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld72fdc398/alt_sld_fab.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/ip/sld72fdc398/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676173548991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173548991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld72fdc398/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld72fdc398/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld72fdc398/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/ip/sld72fdc398/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676173549125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173549125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld72fdc398/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld72fdc398/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld72fdc398/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/ip/sld72fdc398/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676173549155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173549155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld72fdc398/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld72fdc398/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld72fdc398/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/ip/sld72fdc398/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676173549240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173549240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld72fdc398/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld72fdc398/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld72fdc398/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/ip/sld72fdc398/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676173549363 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld72fdc398/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/ip/sld72fdc398/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676173549363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173549363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld72fdc398/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld72fdc398/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld72fdc398/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/ip/sld72fdc398/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676173549451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173549451 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "8 " "Found 8 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "instruction_memory:Instruction_Mem\|memory " "RAM logic \"instruction_memory:Instruction_Mem\|memory\" is uninferred due to inappropriate RAM size" {  } { { "instruction_memory.v" "memory" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/instruction_memory.v" 31 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1676173551328 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "ControlSignal:Control_Signal_Unit\|ROM1 " "RAM logic \"ControlSignal:Control_Signal_Unit\|ROM1\" is uninferred due to inappropriate RAM size" {  } { { "ControlSignal.v" "ROM1" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ControlSignal.v" 21 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1676173551328 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "ControlSignal:Control_Signal_Unit\|ROM0 " "RAM logic \"ControlSignal:Control_Signal_Unit\|ROM0\" is uninferred due to inappropriate RAM size" {  } { { "ControlSignal.v" "ROM0" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ControlSignal.v" 20 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1676173551328 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "ControlSignal:Control_Signal_Unit\|ROM5 " "RAM logic \"ControlSignal:Control_Signal_Unit\|ROM5\" is uninferred due to inappropriate RAM size" {  } { { "ControlSignal.v" "ROM5" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ControlSignal.v" 25 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1676173551328 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "ControlSignal:Control_Signal_Unit\|ROM6 " "RAM logic \"ControlSignal:Control_Signal_Unit\|ROM6\" is uninferred due to inappropriate RAM size" {  } { { "ControlSignal.v" "ROM6" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ControlSignal.v" 26 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1676173551328 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "ControlSignal:Control_Signal_Unit\|ROM2 " "RAM logic \"ControlSignal:Control_Signal_Unit\|ROM2\" is uninferred due to inappropriate RAM size" {  } { { "ControlSignal.v" "ROM2" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ControlSignal.v" 22 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1676173551328 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "ControlSignal:Control_Signal_Unit\|ROM3 " "RAM logic \"ControlSignal:Control_Signal_Unit\|ROM3\" is uninferred due to inappropriate RAM size" {  } { { "ControlSignal.v" "ROM3" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ControlSignal.v" 23 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1676173551328 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "ControlSignal:Control_Signal_Unit\|ROM4 " "RAM logic \"ControlSignal:Control_Signal_Unit\|ROM4\" is uninferred due to inappropriate RAM size" {  } { { "ControlSignal.v" "ROM4" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ControlSignal.v" 24 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1676173551328 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1676173551328 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/SingleCycleProcessor2.ram0_instruction_memory_68fd8bb8.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/SingleCycleProcessor2.ram0_instruction_memory_68fd8bb8.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1676173551332 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/SingleCycleProcessor2.ram1_ControlSignal_4b6dcff4.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/SingleCycleProcessor2.ram1_ControlSignal_4b6dcff4.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1676173551333 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/SingleCycleProcessor2.ram2_ControlSignal_4b6dcff4.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/SingleCycleProcessor2.ram2_ControlSignal_4b6dcff4.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1676173551337 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/SingleCycleProcessor2.ram3_ControlSignal_4b6dcff4.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/SingleCycleProcessor2.ram3_ControlSignal_4b6dcff4.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1676173551338 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/SingleCycleProcessor2.ram4_ControlSignal_4b6dcff4.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/SingleCycleProcessor2.ram4_ControlSignal_4b6dcff4.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1676173551339 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ControlSignal:Control_Signal_Unit\|temp\[16\] " "LATCH primitive \"ControlSignal:Control_Signal_Unit\|temp\[16\]\" is permanently enabled" {  } { { "ControlSignal.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ControlSignal.v" 87 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1676173551341 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ControlSignal:Control_Signal_Unit\|temp\[15\] " "LATCH primitive \"ControlSignal:Control_Signal_Unit\|temp\[15\]\" is permanently enabled" {  } { { "ControlSignal.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ControlSignal.v" 87 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1676173551341 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RegisterFile:Register_File\|register_list\[1\]\[31\] " "LATCH primitive \"RegisterFile:Register_File\|register_list\[1\]\[31\]\" is permanently enabled" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1676173551341 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RegisterFile:Register_File\|register_list\[1\]\[30\] " "LATCH primitive \"RegisterFile:Register_File\|register_list\[1\]\[30\]\" is permanently enabled" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1676173551342 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RegisterFile:Register_File\|register_list\[1\]\[29\] " "LATCH primitive \"RegisterFile:Register_File\|register_list\[1\]\[29\]\" is permanently enabled" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1676173551342 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RegisterFile:Register_File\|register_list\[1\]\[28\] " "LATCH primitive \"RegisterFile:Register_File\|register_list\[1\]\[28\]\" is permanently enabled" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1676173551342 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RegisterFile:Register_File\|register_list\[1\]\[27\] " "LATCH primitive \"RegisterFile:Register_File\|register_list\[1\]\[27\]\" is permanently enabled" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1676173551342 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RegisterFile:Register_File\|register_list\[1\]\[26\] " "LATCH primitive \"RegisterFile:Register_File\|register_list\[1\]\[26\]\" is permanently enabled" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1676173551342 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RegisterFile:Register_File\|register_list\[1\]\[25\] " "LATCH primitive \"RegisterFile:Register_File\|register_list\[1\]\[25\]\" is permanently enabled" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1676173551342 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RegisterFile:Register_File\|register_list\[1\]\[24\] " "LATCH primitive \"RegisterFile:Register_File\|register_list\[1\]\[24\]\" is permanently enabled" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1676173551342 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RegisterFile:Register_File\|register_list\[1\]\[23\] " "LATCH primitive \"RegisterFile:Register_File\|register_list\[1\]\[23\]\" is permanently enabled" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1676173551342 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RegisterFile:Register_File\|register_list\[1\]\[22\] " "LATCH primitive \"RegisterFile:Register_File\|register_list\[1\]\[22\]\" is permanently enabled" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1676173551343 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RegisterFile:Register_File\|register_list\[1\]\[21\] " "LATCH primitive \"RegisterFile:Register_File\|register_list\[1\]\[21\]\" is permanently enabled" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1676173551343 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RegisterFile:Register_File\|register_list\[1\]\[20\] " "LATCH primitive \"RegisterFile:Register_File\|register_list\[1\]\[20\]\" is permanently enabled" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1676173551343 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RegisterFile:Register_File\|register_list\[1\]\[19\] " "LATCH primitive \"RegisterFile:Register_File\|register_list\[1\]\[19\]\" is permanently enabled" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1676173551343 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RegisterFile:Register_File\|register_list\[1\]\[18\] " "LATCH primitive \"RegisterFile:Register_File\|register_list\[1\]\[18\]\" is permanently enabled" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1676173551343 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RegisterFile:Register_File\|register_list\[1\]\[17\] " "LATCH primitive \"RegisterFile:Register_File\|register_list\[1\]\[17\]\" is permanently enabled" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1676173551343 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RegisterFile:Register_File\|register_list\[1\]\[16\] " "LATCH primitive \"RegisterFile:Register_File\|register_list\[1\]\[16\]\" is permanently enabled" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1676173551343 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RegisterFile:Register_File\|register_list\[1\]\[15\] " "LATCH primitive \"RegisterFile:Register_File\|register_list\[1\]\[15\]\" is permanently enabled" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1676173551343 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RegisterFile:Register_File\|register_list\[1\]\[14\] " "LATCH primitive \"RegisterFile:Register_File\|register_list\[1\]\[14\]\" is permanently enabled" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1676173551343 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RegisterFile:Register_File\|register_list\[1\]\[13\] " "LATCH primitive \"RegisterFile:Register_File\|register_list\[1\]\[13\]\" is permanently enabled" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1676173551344 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RegisterFile:Register_File\|register_list\[1\]\[12\] " "LATCH primitive \"RegisterFile:Register_File\|register_list\[1\]\[12\]\" is permanently enabled" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1676173551344 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RegisterFile:Register_File\|register_list\[1\]\[11\] " "LATCH primitive \"RegisterFile:Register_File\|register_list\[1\]\[11\]\" is permanently enabled" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1676173551344 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RegisterFile:Register_File\|register_list\[1\]\[10\] " "LATCH primitive \"RegisterFile:Register_File\|register_list\[1\]\[10\]\" is permanently enabled" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1676173551344 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RegisterFile:Register_File\|register_list\[1\]\[9\] " "LATCH primitive \"RegisterFile:Register_File\|register_list\[1\]\[9\]\" is permanently enabled" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1676173551344 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RegisterFile:Register_File\|register_list\[1\]\[8\] " "LATCH primitive \"RegisterFile:Register_File\|register_list\[1\]\[8\]\" is permanently enabled" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1676173551344 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RegisterFile:Register_File\|register_list\[1\]\[7\] " "LATCH primitive \"RegisterFile:Register_File\|register_list\[1\]\[7\]\" is permanently enabled" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1676173551344 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RegisterFile:Register_File\|register_list\[1\]\[6\] " "LATCH primitive \"RegisterFile:Register_File\|register_list\[1\]\[6\]\" is permanently enabled" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1676173551344 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RegisterFile:Register_File\|register_list\[1\]\[5\] " "LATCH primitive \"RegisterFile:Register_File\|register_list\[1\]\[5\]\" is permanently enabled" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1676173551344 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RegisterFile:Register_File\|register_list\[1\]\[4\] " "LATCH primitive \"RegisterFile:Register_File\|register_list\[1\]\[4\]\" is permanently enabled" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1676173551345 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RegisterFile:Register_File\|register_list\[1\]\[3\] " "LATCH primitive \"RegisterFile:Register_File\|register_list\[1\]\[3\]\" is permanently enabled" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1676173551345 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RegisterFile:Register_File\|register_list\[1\]\[2\] " "LATCH primitive \"RegisterFile:Register_File\|register_list\[1\]\[2\]\" is permanently enabled" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1676173551345 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RegisterFile:Register_File\|register_list\[1\]\[1\] " "LATCH primitive \"RegisterFile:Register_File\|register_list\[1\]\[1\]\" is permanently enabled" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1676173551345 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RegisterFile:Register_File\|register_list\[1\]\[0\] " "LATCH primitive \"RegisterFile:Register_File\|register_list\[1\]\[0\]\" is permanently enabled" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1676173551345 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "pc_out\[0\] GND " "Pin \"pc_out\[0\]\" is stuck at GND" {  } { { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676173552414 "|SingleCycleProcessor2|pc_out[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pc_out\[1\] GND " "Pin \"pc_out\[1\]\" is stuck at GND" {  } { { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676173552414 "|SingleCycleProcessor2|pc_out[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pc_out\[2\] GND " "Pin \"pc_out\[2\]\" is stuck at GND" {  } { { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676173552414 "|SingleCycleProcessor2|pc_out[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pc_out\[3\] GND " "Pin \"pc_out\[3\]\" is stuck at GND" {  } { { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676173552414 "|SingleCycleProcessor2|pc_out[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pc_out\[4\] GND " "Pin \"pc_out\[4\]\" is stuck at GND" {  } { { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676173552414 "|SingleCycleProcessor2|pc_out[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pc_out\[5\] GND " "Pin \"pc_out\[5\]\" is stuck at GND" {  } { { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676173552414 "|SingleCycleProcessor2|pc_out[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pc_out\[6\] GND " "Pin \"pc_out\[6\]\" is stuck at GND" {  } { { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676173552414 "|SingleCycleProcessor2|pc_out[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pc_out\[7\] GND " "Pin \"pc_out\[7\]\" is stuck at GND" {  } { { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676173552414 "|SingleCycleProcessor2|pc_out[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pc_out\[8\] GND " "Pin \"pc_out\[8\]\" is stuck at GND" {  } { { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676173552414 "|SingleCycleProcessor2|pc_out[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pc_out\[9\] GND " "Pin \"pc_out\[9\]\" is stuck at GND" {  } { { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676173552414 "|SingleCycleProcessor2|pc_out[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pc_out\[10\] GND " "Pin \"pc_out\[10\]\" is stuck at GND" {  } { { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676173552414 "|SingleCycleProcessor2|pc_out[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pc_out\[11\] GND " "Pin \"pc_out\[11\]\" is stuck at GND" {  } { { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676173552414 "|SingleCycleProcessor2|pc_out[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pc_out\[12\] GND " "Pin \"pc_out\[12\]\" is stuck at GND" {  } { { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676173552414 "|SingleCycleProcessor2|pc_out[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pc_out\[13\] GND " "Pin \"pc_out\[13\]\" is stuck at GND" {  } { { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676173552414 "|SingleCycleProcessor2|pc_out[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pc_out\[14\] GND " "Pin \"pc_out\[14\]\" is stuck at GND" {  } { { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676173552414 "|SingleCycleProcessor2|pc_out[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pc_out\[15\] GND " "Pin \"pc_out\[15\]\" is stuck at GND" {  } { { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676173552414 "|SingleCycleProcessor2|pc_out[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pc_out\[16\] GND " "Pin \"pc_out\[16\]\" is stuck at GND" {  } { { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676173552414 "|SingleCycleProcessor2|pc_out[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pc_out\[17\] GND " "Pin \"pc_out\[17\]\" is stuck at GND" {  } { { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676173552414 "|SingleCycleProcessor2|pc_out[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pc_out\[18\] GND " "Pin \"pc_out\[18\]\" is stuck at GND" {  } { { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676173552414 "|SingleCycleProcessor2|pc_out[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pc_out\[19\] GND " "Pin \"pc_out\[19\]\" is stuck at GND" {  } { { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676173552414 "|SingleCycleProcessor2|pc_out[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pc_out\[20\] GND " "Pin \"pc_out\[20\]\" is stuck at GND" {  } { { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676173552414 "|SingleCycleProcessor2|pc_out[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pc_out\[21\] GND " "Pin \"pc_out\[21\]\" is stuck at GND" {  } { { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676173552414 "|SingleCycleProcessor2|pc_out[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pc_out\[22\] GND " "Pin \"pc_out\[22\]\" is stuck at GND" {  } { { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676173552414 "|SingleCycleProcessor2|pc_out[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pc_out\[23\] GND " "Pin \"pc_out\[23\]\" is stuck at GND" {  } { { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676173552414 "|SingleCycleProcessor2|pc_out[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pc_out\[24\] GND " "Pin \"pc_out\[24\]\" is stuck at GND" {  } { { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676173552414 "|SingleCycleProcessor2|pc_out[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pc_out\[25\] GND " "Pin \"pc_out\[25\]\" is stuck at GND" {  } { { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676173552414 "|SingleCycleProcessor2|pc_out[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pc_out\[26\] GND " "Pin \"pc_out\[26\]\" is stuck at GND" {  } { { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676173552414 "|SingleCycleProcessor2|pc_out[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pc_out\[27\] GND " "Pin \"pc_out\[27\]\" is stuck at GND" {  } { { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676173552414 "|SingleCycleProcessor2|pc_out[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pc_out\[28\] GND " "Pin \"pc_out\[28\]\" is stuck at GND" {  } { { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676173552414 "|SingleCycleProcessor2|pc_out[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pc_out\[29\] GND " "Pin \"pc_out\[29\]\" is stuck at GND" {  } { { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676173552414 "|SingleCycleProcessor2|pc_out[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pc_out\[30\] GND " "Pin \"pc_out\[30\]\" is stuck at GND" {  } { { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676173552414 "|SingleCycleProcessor2|pc_out[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pc_out\[31\] GND " "Pin \"pc_out\[31\]\" is stuck at GND" {  } { { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676173552414 "|SingleCycleProcessor2|pc_out[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "inst\[0\] VCC " "Pin \"inst\[0\]\" is stuck at VCC" {  } { { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676173552414 "|SingleCycleProcessor2|inst[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "inst\[1\] VCC " "Pin \"inst\[1\]\" is stuck at VCC" {  } { { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676173552414 "|SingleCycleProcessor2|inst[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "inst\[2\] GND " "Pin \"inst\[2\]\" is stuck at GND" {  } { { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676173552414 "|SingleCycleProcessor2|inst[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "inst\[3\] GND " "Pin \"inst\[3\]\" is stuck at GND" {  } { { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676173552414 "|SingleCycleProcessor2|inst[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "inst\[4\] VCC " "Pin \"inst\[4\]\" is stuck at VCC" {  } { { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676173552414 "|SingleCycleProcessor2|inst[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "inst\[5\] GND " "Pin \"inst\[5\]\" is stuck at GND" {  } { { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676173552414 "|SingleCycleProcessor2|inst[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "inst\[6\] GND " "Pin \"inst\[6\]\" is stuck at GND" {  } { { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676173552414 "|SingleCycleProcessor2|inst[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "inst\[7\] VCC " "Pin \"inst\[7\]\" is stuck at VCC" {  } { { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676173552414 "|SingleCycleProcessor2|inst[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "inst\[8\] GND " "Pin \"inst\[8\]\" is stuck at GND" {  } { { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676173552414 "|SingleCycleProcessor2|inst[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "inst\[9\] GND " "Pin \"inst\[9\]\" is stuck at GND" {  } { { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676173552414 "|SingleCycleProcessor2|inst[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "inst\[10\] GND " "Pin \"inst\[10\]\" is stuck at GND" {  } { { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676173552414 "|SingleCycleProcessor2|inst[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "inst\[11\] GND " "Pin \"inst\[11\]\" is stuck at GND" {  } { { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676173552414 "|SingleCycleProcessor2|inst[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "inst\[12\] GND " "Pin \"inst\[12\]\" is stuck at GND" {  } { { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676173552414 "|SingleCycleProcessor2|inst[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "inst\[13\] VCC " "Pin \"inst\[13\]\" is stuck at VCC" {  } { { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676173552414 "|SingleCycleProcessor2|inst[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "inst\[14\] VCC " "Pin \"inst\[14\]\" is stuck at VCC" {  } { { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676173552414 "|SingleCycleProcessor2|inst[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "inst\[15\] GND " "Pin \"inst\[15\]\" is stuck at GND" {  } { { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676173552414 "|SingleCycleProcessor2|inst[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "inst\[16\] GND " "Pin \"inst\[16\]\" is stuck at GND" {  } { { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676173552414 "|SingleCycleProcessor2|inst[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "inst\[17\] GND " "Pin \"inst\[17\]\" is stuck at GND" {  } { { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676173552414 "|SingleCycleProcessor2|inst[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "inst\[18\] GND " "Pin \"inst\[18\]\" is stuck at GND" {  } { { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676173552414 "|SingleCycleProcessor2|inst[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "inst\[19\] GND " "Pin \"inst\[19\]\" is stuck at GND" {  } { { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676173552414 "|SingleCycleProcessor2|inst[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "inst\[20\] VCC " "Pin \"inst\[20\]\" is stuck at VCC" {  } { { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676173552414 "|SingleCycleProcessor2|inst[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "inst\[21\] GND " "Pin \"inst\[21\]\" is stuck at GND" {  } { { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676173552414 "|SingleCycleProcessor2|inst[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "inst\[22\] GND " "Pin \"inst\[22\]\" is stuck at GND" {  } { { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676173552414 "|SingleCycleProcessor2|inst[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "inst\[23\] GND " "Pin \"inst\[23\]\" is stuck at GND" {  } { { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676173552414 "|SingleCycleProcessor2|inst[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "inst\[24\] GND " "Pin \"inst\[24\]\" is stuck at GND" {  } { { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676173552414 "|SingleCycleProcessor2|inst[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "inst\[25\] GND " "Pin \"inst\[25\]\" is stuck at GND" {  } { { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676173552414 "|SingleCycleProcessor2|inst[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "inst\[26\] GND " "Pin \"inst\[26\]\" is stuck at GND" {  } { { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676173552414 "|SingleCycleProcessor2|inst[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "inst\[27\] GND " "Pin \"inst\[27\]\" is stuck at GND" {  } { { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676173552414 "|SingleCycleProcessor2|inst[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "inst\[28\] GND " "Pin \"inst\[28\]\" is stuck at GND" {  } { { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676173552414 "|SingleCycleProcessor2|inst[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "inst\[29\] GND " "Pin \"inst\[29\]\" is stuck at GND" {  } { { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676173552414 "|SingleCycleProcessor2|inst[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "inst\[30\] GND " "Pin \"inst\[30\]\" is stuck at GND" {  } { { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676173552414 "|SingleCycleProcessor2|inst[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "inst\[31\] GND " "Pin \"inst\[31\]\" is stuck at GND" {  } { { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676173552414 "|SingleCycleProcessor2|inst[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_out\[0\] VCC " "Pin \"alu_out\[0\]\" is stuck at VCC" {  } { { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676173552414 "|SingleCycleProcessor2|alu_out[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_out\[1\] GND " "Pin \"alu_out\[1\]\" is stuck at GND" {  } { { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676173552414 "|SingleCycleProcessor2|alu_out[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_out\[2\] GND " "Pin \"alu_out\[2\]\" is stuck at GND" {  } { { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676173552414 "|SingleCycleProcessor2|alu_out[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_out\[3\] GND " "Pin \"alu_out\[3\]\" is stuck at GND" {  } { { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676173552414 "|SingleCycleProcessor2|alu_out[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_out\[4\] GND " "Pin \"alu_out\[4\]\" is stuck at GND" {  } { { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676173552414 "|SingleCycleProcessor2|alu_out[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_out\[5\] GND " "Pin \"alu_out\[5\]\" is stuck at GND" {  } { { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676173552414 "|SingleCycleProcessor2|alu_out[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_out\[6\] GND " "Pin \"alu_out\[6\]\" is stuck at GND" {  } { { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676173552414 "|SingleCycleProcessor2|alu_out[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_out\[7\] GND " "Pin \"alu_out\[7\]\" is stuck at GND" {  } { { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676173552414 "|SingleCycleProcessor2|alu_out[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_out\[8\] GND " "Pin \"alu_out\[8\]\" is stuck at GND" {  } { { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676173552414 "|SingleCycleProcessor2|alu_out[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_out\[9\] GND " "Pin \"alu_out\[9\]\" is stuck at GND" {  } { { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676173552414 "|SingleCycleProcessor2|alu_out[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_out\[10\] GND " "Pin \"alu_out\[10\]\" is stuck at GND" {  } { { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676173552414 "|SingleCycleProcessor2|alu_out[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_out\[11\] GND " "Pin \"alu_out\[11\]\" is stuck at GND" {  } { { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676173552414 "|SingleCycleProcessor2|alu_out[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_out\[12\] GND " "Pin \"alu_out\[12\]\" is stuck at GND" {  } { { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676173552414 "|SingleCycleProcessor2|alu_out[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_out\[13\] GND " "Pin \"alu_out\[13\]\" is stuck at GND" {  } { { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676173552414 "|SingleCycleProcessor2|alu_out[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_out\[14\] GND " "Pin \"alu_out\[14\]\" is stuck at GND" {  } { { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676173552414 "|SingleCycleProcessor2|alu_out[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_out\[15\] GND " "Pin \"alu_out\[15\]\" is stuck at GND" {  } { { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676173552414 "|SingleCycleProcessor2|alu_out[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_out\[16\] GND " "Pin \"alu_out\[16\]\" is stuck at GND" {  } { { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676173552414 "|SingleCycleProcessor2|alu_out[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_out\[17\] GND " "Pin \"alu_out\[17\]\" is stuck at GND" {  } { { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676173552414 "|SingleCycleProcessor2|alu_out[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_out\[18\] GND " "Pin \"alu_out\[18\]\" is stuck at GND" {  } { { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676173552414 "|SingleCycleProcessor2|alu_out[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_out\[19\] GND " "Pin \"alu_out\[19\]\" is stuck at GND" {  } { { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676173552414 "|SingleCycleProcessor2|alu_out[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_out\[20\] GND " "Pin \"alu_out\[20\]\" is stuck at GND" {  } { { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676173552414 "|SingleCycleProcessor2|alu_out[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_out\[21\] GND " "Pin \"alu_out\[21\]\" is stuck at GND" {  } { { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676173552414 "|SingleCycleProcessor2|alu_out[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_out\[22\] GND " "Pin \"alu_out\[22\]\" is stuck at GND" {  } { { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676173552414 "|SingleCycleProcessor2|alu_out[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_out\[23\] GND " "Pin \"alu_out\[23\]\" is stuck at GND" {  } { { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676173552414 "|SingleCycleProcessor2|alu_out[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_out\[24\] GND " "Pin \"alu_out\[24\]\" is stuck at GND" {  } { { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676173552414 "|SingleCycleProcessor2|alu_out[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_out\[25\] GND " "Pin \"alu_out\[25\]\" is stuck at GND" {  } { { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676173552414 "|SingleCycleProcessor2|alu_out[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_out\[26\] GND " "Pin \"alu_out\[26\]\" is stuck at GND" {  } { { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676173552414 "|SingleCycleProcessor2|alu_out[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_out\[27\] GND " "Pin \"alu_out\[27\]\" is stuck at GND" {  } { { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676173552414 "|SingleCycleProcessor2|alu_out[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_out\[28\] GND " "Pin \"alu_out\[28\]\" is stuck at GND" {  } { { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676173552414 "|SingleCycleProcessor2|alu_out[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_out\[29\] GND " "Pin \"alu_out\[29\]\" is stuck at GND" {  } { { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676173552414 "|SingleCycleProcessor2|alu_out[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_out\[30\] GND " "Pin \"alu_out\[30\]\" is stuck at GND" {  } { { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676173552414 "|SingleCycleProcessor2|alu_out[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_out\[31\] GND " "Pin \"alu_out\[31\]\" is stuck at GND" {  } { { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676173552414 "|SingleCycleProcessor2|alu_out[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WBSel_mux_out\[0\] VCC " "Pin \"WBSel_mux_out\[0\]\" is stuck at VCC" {  } { { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676173552414 "|SingleCycleProcessor2|WBSel_mux_out[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WBSel_mux_out\[1\] GND " "Pin \"WBSel_mux_out\[1\]\" is stuck at GND" {  } { { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676173552414 "|SingleCycleProcessor2|WBSel_mux_out[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WBSel_mux_out\[2\] GND " "Pin \"WBSel_mux_out\[2\]\" is stuck at GND" {  } { { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676173552414 "|SingleCycleProcessor2|WBSel_mux_out[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WBSel_mux_out\[3\] GND " "Pin \"WBSel_mux_out\[3\]\" is stuck at GND" {  } { { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676173552414 "|SingleCycleProcessor2|WBSel_mux_out[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WBSel_mux_out\[4\] GND " "Pin \"WBSel_mux_out\[4\]\" is stuck at GND" {  } { { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676173552414 "|SingleCycleProcessor2|WBSel_mux_out[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WBSel_mux_out\[5\] GND " "Pin \"WBSel_mux_out\[5\]\" is stuck at GND" {  } { { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676173552414 "|SingleCycleProcessor2|WBSel_mux_out[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WBSel_mux_out\[6\] GND " "Pin \"WBSel_mux_out\[6\]\" is stuck at GND" {  } { { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676173552414 "|SingleCycleProcessor2|WBSel_mux_out[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WBSel_mux_out\[7\] GND " "Pin \"WBSel_mux_out\[7\]\" is stuck at GND" {  } { { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676173552414 "|SingleCycleProcessor2|WBSel_mux_out[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WBSel_mux_out\[8\] GND " "Pin \"WBSel_mux_out\[8\]\" is stuck at GND" {  } { { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676173552414 "|SingleCycleProcessor2|WBSel_mux_out[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WBSel_mux_out\[9\] GND " "Pin \"WBSel_mux_out\[9\]\" is stuck at GND" {  } { { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676173552414 "|SingleCycleProcessor2|WBSel_mux_out[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WBSel_mux_out\[10\] GND " "Pin \"WBSel_mux_out\[10\]\" is stuck at GND" {  } { { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676173552414 "|SingleCycleProcessor2|WBSel_mux_out[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WBSel_mux_out\[11\] GND " "Pin \"WBSel_mux_out\[11\]\" is stuck at GND" {  } { { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676173552414 "|SingleCycleProcessor2|WBSel_mux_out[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WBSel_mux_out\[12\] GND " "Pin \"WBSel_mux_out\[12\]\" is stuck at GND" {  } { { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676173552414 "|SingleCycleProcessor2|WBSel_mux_out[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WBSel_mux_out\[13\] GND " "Pin \"WBSel_mux_out\[13\]\" is stuck at GND" {  } { { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676173552414 "|SingleCycleProcessor2|WBSel_mux_out[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WBSel_mux_out\[14\] GND " "Pin \"WBSel_mux_out\[14\]\" is stuck at GND" {  } { { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676173552414 "|SingleCycleProcessor2|WBSel_mux_out[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WBSel_mux_out\[15\] GND " "Pin \"WBSel_mux_out\[15\]\" is stuck at GND" {  } { { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676173552414 "|SingleCycleProcessor2|WBSel_mux_out[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WBSel_mux_out\[16\] GND " "Pin \"WBSel_mux_out\[16\]\" is stuck at GND" {  } { { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676173552414 "|SingleCycleProcessor2|WBSel_mux_out[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WBSel_mux_out\[17\] GND " "Pin \"WBSel_mux_out\[17\]\" is stuck at GND" {  } { { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676173552414 "|SingleCycleProcessor2|WBSel_mux_out[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WBSel_mux_out\[18\] GND " "Pin \"WBSel_mux_out\[18\]\" is stuck at GND" {  } { { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676173552414 "|SingleCycleProcessor2|WBSel_mux_out[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WBSel_mux_out\[19\] GND " "Pin \"WBSel_mux_out\[19\]\" is stuck at GND" {  } { { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676173552414 "|SingleCycleProcessor2|WBSel_mux_out[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WBSel_mux_out\[20\] GND " "Pin \"WBSel_mux_out\[20\]\" is stuck at GND" {  } { { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676173552414 "|SingleCycleProcessor2|WBSel_mux_out[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WBSel_mux_out\[21\] GND " "Pin \"WBSel_mux_out\[21\]\" is stuck at GND" {  } { { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676173552414 "|SingleCycleProcessor2|WBSel_mux_out[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WBSel_mux_out\[22\] GND " "Pin \"WBSel_mux_out\[22\]\" is stuck at GND" {  } { { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676173552414 "|SingleCycleProcessor2|WBSel_mux_out[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WBSel_mux_out\[23\] GND " "Pin \"WBSel_mux_out\[23\]\" is stuck at GND" {  } { { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676173552414 "|SingleCycleProcessor2|WBSel_mux_out[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WBSel_mux_out\[24\] GND " "Pin \"WBSel_mux_out\[24\]\" is stuck at GND" {  } { { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676173552414 "|SingleCycleProcessor2|WBSel_mux_out[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WBSel_mux_out\[25\] GND " "Pin \"WBSel_mux_out\[25\]\" is stuck at GND" {  } { { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676173552414 "|SingleCycleProcessor2|WBSel_mux_out[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WBSel_mux_out\[26\] GND " "Pin \"WBSel_mux_out\[26\]\" is stuck at GND" {  } { { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676173552414 "|SingleCycleProcessor2|WBSel_mux_out[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WBSel_mux_out\[27\] GND " "Pin \"WBSel_mux_out\[27\]\" is stuck at GND" {  } { { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676173552414 "|SingleCycleProcessor2|WBSel_mux_out[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WBSel_mux_out\[28\] GND " "Pin \"WBSel_mux_out\[28\]\" is stuck at GND" {  } { { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676173552414 "|SingleCycleProcessor2|WBSel_mux_out[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WBSel_mux_out\[29\] GND " "Pin \"WBSel_mux_out\[29\]\" is stuck at GND" {  } { { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676173552414 "|SingleCycleProcessor2|WBSel_mux_out[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WBSel_mux_out\[30\] GND " "Pin \"WBSel_mux_out\[30\]\" is stuck at GND" {  } { { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676173552414 "|SingleCycleProcessor2|WBSel_mux_out[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WBSel_mux_out\[31\] GND " "Pin \"WBSel_mux_out\[31\]\" is stuck at GND" {  } { { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676173552414 "|SingleCycleProcessor2|WBSel_mux_out[31]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1676173552414 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676173552518 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 386 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1676173553249 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1676173553249 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676173553413 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1676173555520 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676173555520 ""}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a0 clk0 GND " "WYSIWYG primitive \"data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a0\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dra2.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_dra2.tdf" 37 2 0 } } { "db/altsyncram_gfk1.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_gfk1.tdf" 38 0 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "data_memory.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory.v" 89 0 0 } } { "data_memory_controller.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory_controller.v" 44 0 0 } } { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 163 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173555620 "|SingleCycleProcessor2|data_memory_controller:Data_Mem|data_memory:Data_Memory|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_dra2:altsyncram1|ram_block3a0"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a1 clk0 GND " "WYSIWYG primitive \"data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a1\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dra2.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_dra2.tdf" 37 2 0 } } { "db/altsyncram_gfk1.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_gfk1.tdf" 38 0 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "data_memory.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory.v" 89 0 0 } } { "data_memory_controller.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory_controller.v" 44 0 0 } } { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 163 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173555621 "|SingleCycleProcessor2|data_memory_controller:Data_Mem|data_memory:Data_Memory|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_dra2:altsyncram1|ram_block3a1"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a2 clk0 GND " "WYSIWYG primitive \"data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a2\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dra2.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_dra2.tdf" 37 2 0 } } { "db/altsyncram_gfk1.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_gfk1.tdf" 38 0 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "data_memory.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory.v" 89 0 0 } } { "data_memory_controller.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory_controller.v" 44 0 0 } } { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 163 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173555622 "|SingleCycleProcessor2|data_memory_controller:Data_Mem|data_memory:Data_Memory|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_dra2:altsyncram1|ram_block3a2"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a3 clk0 GND " "WYSIWYG primitive \"data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a3\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dra2.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_dra2.tdf" 37 2 0 } } { "db/altsyncram_gfk1.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_gfk1.tdf" 38 0 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "data_memory.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory.v" 89 0 0 } } { "data_memory_controller.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory_controller.v" 44 0 0 } } { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 163 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173555622 "|SingleCycleProcessor2|data_memory_controller:Data_Mem|data_memory:Data_Memory|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_dra2:altsyncram1|ram_block3a3"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a4 clk0 GND " "WYSIWYG primitive \"data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a4\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dra2.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_dra2.tdf" 37 2 0 } } { "db/altsyncram_gfk1.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_gfk1.tdf" 38 0 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "data_memory.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory.v" 89 0 0 } } { "data_memory_controller.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory_controller.v" 44 0 0 } } { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 163 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173555622 "|SingleCycleProcessor2|data_memory_controller:Data_Mem|data_memory:Data_Memory|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_dra2:altsyncram1|ram_block3a4"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a5 clk0 GND " "WYSIWYG primitive \"data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a5\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dra2.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_dra2.tdf" 37 2 0 } } { "db/altsyncram_gfk1.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_gfk1.tdf" 38 0 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "data_memory.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory.v" 89 0 0 } } { "data_memory_controller.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory_controller.v" 44 0 0 } } { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 163 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173555623 "|SingleCycleProcessor2|data_memory_controller:Data_Mem|data_memory:Data_Memory|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_dra2:altsyncram1|ram_block3a5"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a6 clk0 GND " "WYSIWYG primitive \"data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a6\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dra2.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_dra2.tdf" 37 2 0 } } { "db/altsyncram_gfk1.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_gfk1.tdf" 38 0 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "data_memory.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory.v" 89 0 0 } } { "data_memory_controller.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory_controller.v" 44 0 0 } } { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 163 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173555623 "|SingleCycleProcessor2|data_memory_controller:Data_Mem|data_memory:Data_Memory|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_dra2:altsyncram1|ram_block3a6"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a7 clk0 GND " "WYSIWYG primitive \"data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a7\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dra2.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_dra2.tdf" 37 2 0 } } { "db/altsyncram_gfk1.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_gfk1.tdf" 38 0 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "data_memory.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory.v" 89 0 0 } } { "data_memory_controller.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory_controller.v" 44 0 0 } } { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 163 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173555623 "|SingleCycleProcessor2|data_memory_controller:Data_Mem|data_memory:Data_Memory|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_dra2:altsyncram1|ram_block3a7"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a8 clk0 GND " "WYSIWYG primitive \"data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a8\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dra2.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_dra2.tdf" 37 2 0 } } { "db/altsyncram_gfk1.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_gfk1.tdf" 38 0 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "data_memory.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory.v" 89 0 0 } } { "data_memory_controller.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory_controller.v" 44 0 0 } } { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 163 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173555624 "|SingleCycleProcessor2|data_memory_controller:Data_Mem|data_memory:Data_Memory|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_dra2:altsyncram1|ram_block3a8"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a9 clk0 GND " "WYSIWYG primitive \"data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a9\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dra2.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_dra2.tdf" 37 2 0 } } { "db/altsyncram_gfk1.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_gfk1.tdf" 38 0 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "data_memory.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory.v" 89 0 0 } } { "data_memory_controller.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory_controller.v" 44 0 0 } } { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 163 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173555624 "|SingleCycleProcessor2|data_memory_controller:Data_Mem|data_memory:Data_Memory|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_dra2:altsyncram1|ram_block3a9"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a10 clk0 GND " "WYSIWYG primitive \"data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a10\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dra2.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_dra2.tdf" 37 2 0 } } { "db/altsyncram_gfk1.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_gfk1.tdf" 38 0 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "data_memory.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory.v" 89 0 0 } } { "data_memory_controller.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory_controller.v" 44 0 0 } } { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 163 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173555624 "|SingleCycleProcessor2|data_memory_controller:Data_Mem|data_memory:Data_Memory|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_dra2:altsyncram1|ram_block3a10"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a11 clk0 GND " "WYSIWYG primitive \"data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a11\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dra2.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_dra2.tdf" 37 2 0 } } { "db/altsyncram_gfk1.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_gfk1.tdf" 38 0 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "data_memory.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory.v" 89 0 0 } } { "data_memory_controller.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory_controller.v" 44 0 0 } } { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 163 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173555625 "|SingleCycleProcessor2|data_memory_controller:Data_Mem|data_memory:Data_Memory|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_dra2:altsyncram1|ram_block3a11"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a12 clk0 GND " "WYSIWYG primitive \"data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a12\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dra2.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_dra2.tdf" 37 2 0 } } { "db/altsyncram_gfk1.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_gfk1.tdf" 38 0 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "data_memory.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory.v" 89 0 0 } } { "data_memory_controller.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory_controller.v" 44 0 0 } } { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 163 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173555625 "|SingleCycleProcessor2|data_memory_controller:Data_Mem|data_memory:Data_Memory|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_dra2:altsyncram1|ram_block3a12"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a13 clk0 GND " "WYSIWYG primitive \"data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a13\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dra2.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_dra2.tdf" 37 2 0 } } { "db/altsyncram_gfk1.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_gfk1.tdf" 38 0 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "data_memory.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory.v" 89 0 0 } } { "data_memory_controller.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory_controller.v" 44 0 0 } } { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 163 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173555625 "|SingleCycleProcessor2|data_memory_controller:Data_Mem|data_memory:Data_Memory|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_dra2:altsyncram1|ram_block3a13"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a14 clk0 GND " "WYSIWYG primitive \"data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a14\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dra2.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_dra2.tdf" 37 2 0 } } { "db/altsyncram_gfk1.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_gfk1.tdf" 38 0 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "data_memory.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory.v" 89 0 0 } } { "data_memory_controller.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory_controller.v" 44 0 0 } } { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 163 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173555625 "|SingleCycleProcessor2|data_memory_controller:Data_Mem|data_memory:Data_Memory|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_dra2:altsyncram1|ram_block3a14"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a15 clk0 GND " "WYSIWYG primitive \"data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a15\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dra2.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_dra2.tdf" 37 2 0 } } { "db/altsyncram_gfk1.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_gfk1.tdf" 38 0 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "data_memory.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory.v" 89 0 0 } } { "data_memory_controller.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory_controller.v" 44 0 0 } } { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 163 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173555627 "|SingleCycleProcessor2|data_memory_controller:Data_Mem|data_memory:Data_Memory|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_dra2:altsyncram1|ram_block3a15"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a16 clk0 GND " "WYSIWYG primitive \"data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a16\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dra2.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_dra2.tdf" 37 2 0 } } { "db/altsyncram_gfk1.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_gfk1.tdf" 38 0 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "data_memory.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory.v" 89 0 0 } } { "data_memory_controller.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory_controller.v" 44 0 0 } } { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 163 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173555628 "|SingleCycleProcessor2|data_memory_controller:Data_Mem|data_memory:Data_Memory|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_dra2:altsyncram1|ram_block3a16"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a17 clk0 GND " "WYSIWYG primitive \"data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a17\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dra2.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_dra2.tdf" 37 2 0 } } { "db/altsyncram_gfk1.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_gfk1.tdf" 38 0 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "data_memory.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory.v" 89 0 0 } } { "data_memory_controller.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory_controller.v" 44 0 0 } } { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 163 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173555628 "|SingleCycleProcessor2|data_memory_controller:Data_Mem|data_memory:Data_Memory|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_dra2:altsyncram1|ram_block3a17"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a18 clk0 GND " "WYSIWYG primitive \"data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a18\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dra2.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_dra2.tdf" 37 2 0 } } { "db/altsyncram_gfk1.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_gfk1.tdf" 38 0 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "data_memory.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory.v" 89 0 0 } } { "data_memory_controller.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory_controller.v" 44 0 0 } } { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 163 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173555628 "|SingleCycleProcessor2|data_memory_controller:Data_Mem|data_memory:Data_Memory|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_dra2:altsyncram1|ram_block3a18"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a19 clk0 GND " "WYSIWYG primitive \"data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a19\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dra2.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_dra2.tdf" 37 2 0 } } { "db/altsyncram_gfk1.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_gfk1.tdf" 38 0 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "data_memory.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory.v" 89 0 0 } } { "data_memory_controller.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory_controller.v" 44 0 0 } } { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 163 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173555629 "|SingleCycleProcessor2|data_memory_controller:Data_Mem|data_memory:Data_Memory|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_dra2:altsyncram1|ram_block3a19"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a20 clk0 GND " "WYSIWYG primitive \"data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a20\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dra2.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_dra2.tdf" 37 2 0 } } { "db/altsyncram_gfk1.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_gfk1.tdf" 38 0 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "data_memory.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory.v" 89 0 0 } } { "data_memory_controller.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory_controller.v" 44 0 0 } } { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 163 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173555629 "|SingleCycleProcessor2|data_memory_controller:Data_Mem|data_memory:Data_Memory|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_dra2:altsyncram1|ram_block3a20"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a21 clk0 GND " "WYSIWYG primitive \"data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a21\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dra2.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_dra2.tdf" 37 2 0 } } { "db/altsyncram_gfk1.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_gfk1.tdf" 38 0 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "data_memory.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory.v" 89 0 0 } } { "data_memory_controller.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory_controller.v" 44 0 0 } } { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 163 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173555629 "|SingleCycleProcessor2|data_memory_controller:Data_Mem|data_memory:Data_Memory|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_dra2:altsyncram1|ram_block3a21"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a22 clk0 GND " "WYSIWYG primitive \"data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a22\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dra2.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_dra2.tdf" 37 2 0 } } { "db/altsyncram_gfk1.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_gfk1.tdf" 38 0 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "data_memory.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory.v" 89 0 0 } } { "data_memory_controller.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory_controller.v" 44 0 0 } } { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 163 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173555630 "|SingleCycleProcessor2|data_memory_controller:Data_Mem|data_memory:Data_Memory|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_dra2:altsyncram1|ram_block3a22"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a23 clk0 GND " "WYSIWYG primitive \"data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a23\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dra2.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_dra2.tdf" 37 2 0 } } { "db/altsyncram_gfk1.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_gfk1.tdf" 38 0 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "data_memory.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory.v" 89 0 0 } } { "data_memory_controller.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory_controller.v" 44 0 0 } } { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 163 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173555630 "|SingleCycleProcessor2|data_memory_controller:Data_Mem|data_memory:Data_Memory|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_dra2:altsyncram1|ram_block3a23"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a24 clk0 GND " "WYSIWYG primitive \"data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a24\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dra2.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_dra2.tdf" 37 2 0 } } { "db/altsyncram_gfk1.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_gfk1.tdf" 38 0 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "data_memory.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory.v" 89 0 0 } } { "data_memory_controller.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory_controller.v" 44 0 0 } } { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 163 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173555631 "|SingleCycleProcessor2|data_memory_controller:Data_Mem|data_memory:Data_Memory|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_dra2:altsyncram1|ram_block3a24"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a25 clk0 GND " "WYSIWYG primitive \"data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a25\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dra2.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_dra2.tdf" 37 2 0 } } { "db/altsyncram_gfk1.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_gfk1.tdf" 38 0 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "data_memory.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory.v" 89 0 0 } } { "data_memory_controller.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory_controller.v" 44 0 0 } } { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 163 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173555631 "|SingleCycleProcessor2|data_memory_controller:Data_Mem|data_memory:Data_Memory|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_dra2:altsyncram1|ram_block3a25"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a26 clk0 GND " "WYSIWYG primitive \"data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a26\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dra2.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_dra2.tdf" 37 2 0 } } { "db/altsyncram_gfk1.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_gfk1.tdf" 38 0 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "data_memory.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory.v" 89 0 0 } } { "data_memory_controller.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory_controller.v" 44 0 0 } } { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 163 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173555631 "|SingleCycleProcessor2|data_memory_controller:Data_Mem|data_memory:Data_Memory|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_dra2:altsyncram1|ram_block3a26"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a27 clk0 GND " "WYSIWYG primitive \"data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a27\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dra2.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_dra2.tdf" 37 2 0 } } { "db/altsyncram_gfk1.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_gfk1.tdf" 38 0 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "data_memory.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory.v" 89 0 0 } } { "data_memory_controller.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory_controller.v" 44 0 0 } } { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 163 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173555632 "|SingleCycleProcessor2|data_memory_controller:Data_Mem|data_memory:Data_Memory|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_dra2:altsyncram1|ram_block3a27"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a28 clk0 GND " "WYSIWYG primitive \"data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a28\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dra2.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_dra2.tdf" 37 2 0 } } { "db/altsyncram_gfk1.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_gfk1.tdf" 38 0 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "data_memory.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory.v" 89 0 0 } } { "data_memory_controller.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory_controller.v" 44 0 0 } } { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 163 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173555632 "|SingleCycleProcessor2|data_memory_controller:Data_Mem|data_memory:Data_Memory|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_dra2:altsyncram1|ram_block3a28"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a29 clk0 GND " "WYSIWYG primitive \"data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a29\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dra2.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_dra2.tdf" 37 2 0 } } { "db/altsyncram_gfk1.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_gfk1.tdf" 38 0 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "data_memory.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory.v" 89 0 0 } } { "data_memory_controller.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory_controller.v" 44 0 0 } } { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 163 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173555632 "|SingleCycleProcessor2|data_memory_controller:Data_Mem|data_memory:Data_Memory|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_dra2:altsyncram1|ram_block3a29"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a30 clk0 GND " "WYSIWYG primitive \"data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a30\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dra2.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_dra2.tdf" 37 2 0 } } { "db/altsyncram_gfk1.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_gfk1.tdf" 38 0 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "data_memory.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory.v" 89 0 0 } } { "data_memory_controller.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory_controller.v" 44 0 0 } } { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 163 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173555633 "|SingleCycleProcessor2|data_memory_controller:Data_Mem|data_memory:Data_Memory|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_dra2:altsyncram1|ram_block3a30"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a31 clk0 GND " "WYSIWYG primitive \"data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a31\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dra2.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_dra2.tdf" 37 2 0 } } { "db/altsyncram_gfk1.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_gfk1.tdf" 38 0 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "data_memory.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory.v" 89 0 0 } } { "data_memory_controller.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory_controller.v" 44 0 0 } } { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 163 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173555633 "|SingleCycleProcessor2|data_memory_controller:Data_Mem|data_memory:Data_Memory|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_dra2:altsyncram1|ram_block3a31"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a32 clk0 GND " "WYSIWYG primitive \"data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a32\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dra2.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_dra2.tdf" 37 2 0 } } { "db/altsyncram_gfk1.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_gfk1.tdf" 38 0 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "data_memory.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory.v" 89 0 0 } } { "data_memory_controller.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory_controller.v" 44 0 0 } } { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 163 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173555633 "|SingleCycleProcessor2|data_memory_controller:Data_Mem|data_memory:Data_Memory|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_dra2:altsyncram1|ram_block3a32"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a33 clk0 GND " "WYSIWYG primitive \"data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a33\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dra2.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_dra2.tdf" 37 2 0 } } { "db/altsyncram_gfk1.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_gfk1.tdf" 38 0 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "data_memory.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory.v" 89 0 0 } } { "data_memory_controller.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory_controller.v" 44 0 0 } } { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 163 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173555634 "|SingleCycleProcessor2|data_memory_controller:Data_Mem|data_memory:Data_Memory|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_dra2:altsyncram1|ram_block3a33"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a34 clk0 GND " "WYSIWYG primitive \"data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a34\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dra2.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_dra2.tdf" 37 2 0 } } { "db/altsyncram_gfk1.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_gfk1.tdf" 38 0 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "data_memory.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory.v" 89 0 0 } } { "data_memory_controller.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory_controller.v" 44 0 0 } } { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 163 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173555634 "|SingleCycleProcessor2|data_memory_controller:Data_Mem|data_memory:Data_Memory|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_dra2:altsyncram1|ram_block3a34"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a35 clk0 GND " "WYSIWYG primitive \"data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a35\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dra2.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_dra2.tdf" 37 2 0 } } { "db/altsyncram_gfk1.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_gfk1.tdf" 38 0 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "data_memory.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory.v" 89 0 0 } } { "data_memory_controller.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory_controller.v" 44 0 0 } } { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 163 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173555634 "|SingleCycleProcessor2|data_memory_controller:Data_Mem|data_memory:Data_Memory|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_dra2:altsyncram1|ram_block3a35"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a36 clk0 GND " "WYSIWYG primitive \"data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a36\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dra2.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_dra2.tdf" 37 2 0 } } { "db/altsyncram_gfk1.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_gfk1.tdf" 38 0 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "data_memory.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory.v" 89 0 0 } } { "data_memory_controller.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory_controller.v" 44 0 0 } } { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 163 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173555634 "|SingleCycleProcessor2|data_memory_controller:Data_Mem|data_memory:Data_Memory|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_dra2:altsyncram1|ram_block3a36"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a37 clk0 GND " "WYSIWYG primitive \"data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a37\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dra2.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_dra2.tdf" 37 2 0 } } { "db/altsyncram_gfk1.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_gfk1.tdf" 38 0 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "data_memory.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory.v" 89 0 0 } } { "data_memory_controller.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory_controller.v" 44 0 0 } } { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 163 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173555635 "|SingleCycleProcessor2|data_memory_controller:Data_Mem|data_memory:Data_Memory|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_dra2:altsyncram1|ram_block3a37"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a38 clk0 GND " "WYSIWYG primitive \"data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a38\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dra2.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_dra2.tdf" 37 2 0 } } { "db/altsyncram_gfk1.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_gfk1.tdf" 38 0 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "data_memory.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory.v" 89 0 0 } } { "data_memory_controller.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory_controller.v" 44 0 0 } } { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 163 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173555635 "|SingleCycleProcessor2|data_memory_controller:Data_Mem|data_memory:Data_Memory|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_dra2:altsyncram1|ram_block3a38"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a39 clk0 GND " "WYSIWYG primitive \"data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a39\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dra2.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_dra2.tdf" 37 2 0 } } { "db/altsyncram_gfk1.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_gfk1.tdf" 38 0 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "data_memory.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory.v" 89 0 0 } } { "data_memory_controller.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory_controller.v" 44 0 0 } } { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 163 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173555635 "|SingleCycleProcessor2|data_memory_controller:Data_Mem|data_memory:Data_Memory|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_dra2:altsyncram1|ram_block3a39"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a40 clk0 GND " "WYSIWYG primitive \"data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a40\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dra2.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_dra2.tdf" 37 2 0 } } { "db/altsyncram_gfk1.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_gfk1.tdf" 38 0 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "data_memory.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory.v" 89 0 0 } } { "data_memory_controller.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory_controller.v" 44 0 0 } } { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 163 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173555636 "|SingleCycleProcessor2|data_memory_controller:Data_Mem|data_memory:Data_Memory|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_dra2:altsyncram1|ram_block3a40"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a41 clk0 GND " "WYSIWYG primitive \"data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a41\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dra2.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_dra2.tdf" 37 2 0 } } { "db/altsyncram_gfk1.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_gfk1.tdf" 38 0 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "data_memory.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory.v" 89 0 0 } } { "data_memory_controller.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory_controller.v" 44 0 0 } } { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 163 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173555636 "|SingleCycleProcessor2|data_memory_controller:Data_Mem|data_memory:Data_Memory|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_dra2:altsyncram1|ram_block3a41"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a42 clk0 GND " "WYSIWYG primitive \"data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a42\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dra2.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_dra2.tdf" 37 2 0 } } { "db/altsyncram_gfk1.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_gfk1.tdf" 38 0 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "data_memory.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory.v" 89 0 0 } } { "data_memory_controller.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory_controller.v" 44 0 0 } } { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 163 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173555636 "|SingleCycleProcessor2|data_memory_controller:Data_Mem|data_memory:Data_Memory|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_dra2:altsyncram1|ram_block3a42"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a43 clk0 GND " "WYSIWYG primitive \"data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a43\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dra2.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_dra2.tdf" 37 2 0 } } { "db/altsyncram_gfk1.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_gfk1.tdf" 38 0 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "data_memory.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory.v" 89 0 0 } } { "data_memory_controller.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory_controller.v" 44 0 0 } } { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 163 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173555636 "|SingleCycleProcessor2|data_memory_controller:Data_Mem|data_memory:Data_Memory|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_dra2:altsyncram1|ram_block3a43"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a44 clk0 GND " "WYSIWYG primitive \"data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a44\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dra2.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_dra2.tdf" 37 2 0 } } { "db/altsyncram_gfk1.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_gfk1.tdf" 38 0 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "data_memory.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory.v" 89 0 0 } } { "data_memory_controller.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory_controller.v" 44 0 0 } } { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 163 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173555637 "|SingleCycleProcessor2|data_memory_controller:Data_Mem|data_memory:Data_Memory|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_dra2:altsyncram1|ram_block3a44"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a45 clk0 GND " "WYSIWYG primitive \"data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a45\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dra2.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_dra2.tdf" 37 2 0 } } { "db/altsyncram_gfk1.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_gfk1.tdf" 38 0 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "data_memory.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory.v" 89 0 0 } } { "data_memory_controller.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory_controller.v" 44 0 0 } } { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 163 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173555637 "|SingleCycleProcessor2|data_memory_controller:Data_Mem|data_memory:Data_Memory|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_dra2:altsyncram1|ram_block3a45"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a46 clk0 GND " "WYSIWYG primitive \"data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a46\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dra2.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_dra2.tdf" 37 2 0 } } { "db/altsyncram_gfk1.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_gfk1.tdf" 38 0 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "data_memory.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory.v" 89 0 0 } } { "data_memory_controller.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory_controller.v" 44 0 0 } } { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 163 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173555637 "|SingleCycleProcessor2|data_memory_controller:Data_Mem|data_memory:Data_Memory|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_dra2:altsyncram1|ram_block3a46"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a47 clk0 GND " "WYSIWYG primitive \"data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a47\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dra2.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_dra2.tdf" 37 2 0 } } { "db/altsyncram_gfk1.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_gfk1.tdf" 38 0 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "data_memory.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory.v" 89 0 0 } } { "data_memory_controller.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory_controller.v" 44 0 0 } } { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 163 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173555637 "|SingleCycleProcessor2|data_memory_controller:Data_Mem|data_memory:Data_Memory|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_dra2:altsyncram1|ram_block3a47"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a48 clk0 GND " "WYSIWYG primitive \"data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a48\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dra2.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_dra2.tdf" 37 2 0 } } { "db/altsyncram_gfk1.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_gfk1.tdf" 38 0 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "data_memory.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory.v" 89 0 0 } } { "data_memory_controller.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory_controller.v" 44 0 0 } } { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 163 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173555637 "|SingleCycleProcessor2|data_memory_controller:Data_Mem|data_memory:Data_Memory|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_dra2:altsyncram1|ram_block3a48"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a49 clk0 GND " "WYSIWYG primitive \"data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a49\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dra2.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_dra2.tdf" 37 2 0 } } { "db/altsyncram_gfk1.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_gfk1.tdf" 38 0 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "data_memory.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory.v" 89 0 0 } } { "data_memory_controller.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory_controller.v" 44 0 0 } } { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 163 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173555638 "|SingleCycleProcessor2|data_memory_controller:Data_Mem|data_memory:Data_Memory|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_dra2:altsyncram1|ram_block3a49"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a50 clk0 GND " "WYSIWYG primitive \"data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a50\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dra2.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_dra2.tdf" 37 2 0 } } { "db/altsyncram_gfk1.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_gfk1.tdf" 38 0 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "data_memory.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory.v" 89 0 0 } } { "data_memory_controller.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory_controller.v" 44 0 0 } } { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 163 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173555638 "|SingleCycleProcessor2|data_memory_controller:Data_Mem|data_memory:Data_Memory|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_dra2:altsyncram1|ram_block3a50"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a51 clk0 GND " "WYSIWYG primitive \"data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a51\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dra2.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_dra2.tdf" 37 2 0 } } { "db/altsyncram_gfk1.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_gfk1.tdf" 38 0 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "data_memory.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory.v" 89 0 0 } } { "data_memory_controller.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory_controller.v" 44 0 0 } } { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 163 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173555638 "|SingleCycleProcessor2|data_memory_controller:Data_Mem|data_memory:Data_Memory|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_dra2:altsyncram1|ram_block3a51"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a52 clk0 GND " "WYSIWYG primitive \"data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a52\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dra2.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_dra2.tdf" 37 2 0 } } { "db/altsyncram_gfk1.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_gfk1.tdf" 38 0 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "data_memory.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory.v" 89 0 0 } } { "data_memory_controller.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory_controller.v" 44 0 0 } } { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 163 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173555638 "|SingleCycleProcessor2|data_memory_controller:Data_Mem|data_memory:Data_Memory|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_dra2:altsyncram1|ram_block3a52"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a53 clk0 GND " "WYSIWYG primitive \"data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a53\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dra2.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_dra2.tdf" 37 2 0 } } { "db/altsyncram_gfk1.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_gfk1.tdf" 38 0 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "data_memory.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory.v" 89 0 0 } } { "data_memory_controller.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory_controller.v" 44 0 0 } } { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 163 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173555638 "|SingleCycleProcessor2|data_memory_controller:Data_Mem|data_memory:Data_Memory|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_dra2:altsyncram1|ram_block3a53"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a54 clk0 GND " "WYSIWYG primitive \"data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a54\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dra2.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_dra2.tdf" 37 2 0 } } { "db/altsyncram_gfk1.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_gfk1.tdf" 38 0 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "data_memory.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory.v" 89 0 0 } } { "data_memory_controller.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory_controller.v" 44 0 0 } } { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 163 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173555638 "|SingleCycleProcessor2|data_memory_controller:Data_Mem|data_memory:Data_Memory|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_dra2:altsyncram1|ram_block3a54"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a55 clk0 GND " "WYSIWYG primitive \"data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a55\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dra2.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_dra2.tdf" 37 2 0 } } { "db/altsyncram_gfk1.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_gfk1.tdf" 38 0 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "data_memory.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory.v" 89 0 0 } } { "data_memory_controller.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory_controller.v" 44 0 0 } } { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 163 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173555638 "|SingleCycleProcessor2|data_memory_controller:Data_Mem|data_memory:Data_Memory|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_dra2:altsyncram1|ram_block3a55"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a56 clk0 GND " "WYSIWYG primitive \"data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a56\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dra2.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_dra2.tdf" 37 2 0 } } { "db/altsyncram_gfk1.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_gfk1.tdf" 38 0 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "data_memory.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory.v" 89 0 0 } } { "data_memory_controller.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory_controller.v" 44 0 0 } } { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 163 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173555639 "|SingleCycleProcessor2|data_memory_controller:Data_Mem|data_memory:Data_Memory|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_dra2:altsyncram1|ram_block3a56"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a57 clk0 GND " "WYSIWYG primitive \"data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a57\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dra2.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_dra2.tdf" 37 2 0 } } { "db/altsyncram_gfk1.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_gfk1.tdf" 38 0 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "data_memory.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory.v" 89 0 0 } } { "data_memory_controller.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory_controller.v" 44 0 0 } } { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 163 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173555639 "|SingleCycleProcessor2|data_memory_controller:Data_Mem|data_memory:Data_Memory|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_dra2:altsyncram1|ram_block3a57"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a58 clk0 GND " "WYSIWYG primitive \"data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a58\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dra2.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_dra2.tdf" 37 2 0 } } { "db/altsyncram_gfk1.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_gfk1.tdf" 38 0 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "data_memory.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory.v" 89 0 0 } } { "data_memory_controller.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory_controller.v" 44 0 0 } } { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 163 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173555639 "|SingleCycleProcessor2|data_memory_controller:Data_Mem|data_memory:Data_Memory|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_dra2:altsyncram1|ram_block3a58"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a59 clk0 GND " "WYSIWYG primitive \"data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a59\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dra2.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_dra2.tdf" 37 2 0 } } { "db/altsyncram_gfk1.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_gfk1.tdf" 38 0 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "data_memory.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory.v" 89 0 0 } } { "data_memory_controller.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory_controller.v" 44 0 0 } } { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 163 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173555639 "|SingleCycleProcessor2|data_memory_controller:Data_Mem|data_memory:Data_Memory|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_dra2:altsyncram1|ram_block3a59"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a60 clk0 GND " "WYSIWYG primitive \"data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a60\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dra2.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_dra2.tdf" 37 2 0 } } { "db/altsyncram_gfk1.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_gfk1.tdf" 38 0 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "data_memory.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory.v" 89 0 0 } } { "data_memory_controller.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory_controller.v" 44 0 0 } } { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 163 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173555640 "|SingleCycleProcessor2|data_memory_controller:Data_Mem|data_memory:Data_Memory|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_dra2:altsyncram1|ram_block3a60"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a61 clk0 GND " "WYSIWYG primitive \"data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a61\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dra2.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_dra2.tdf" 37 2 0 } } { "db/altsyncram_gfk1.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_gfk1.tdf" 38 0 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "data_memory.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory.v" 89 0 0 } } { "data_memory_controller.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory_controller.v" 44 0 0 } } { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 163 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173555640 "|SingleCycleProcessor2|data_memory_controller:Data_Mem|data_memory:Data_Memory|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_dra2:altsyncram1|ram_block3a61"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a62 clk0 GND " "WYSIWYG primitive \"data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a62\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dra2.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_dra2.tdf" 37 2 0 } } { "db/altsyncram_gfk1.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_gfk1.tdf" 38 0 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "data_memory.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory.v" 89 0 0 } } { "data_memory_controller.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory_controller.v" 44 0 0 } } { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 163 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173555640 "|SingleCycleProcessor2|data_memory_controller:Data_Mem|data_memory:Data_Memory|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_dra2:altsyncram1|ram_block3a62"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a63 clk0 GND " "WYSIWYG primitive \"data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a63\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dra2.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_dra2.tdf" 37 2 0 } } { "db/altsyncram_gfk1.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_gfk1.tdf" 38 0 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "data_memory.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory.v" 89 0 0 } } { "data_memory_controller.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory_controller.v" 44 0 0 } } { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 163 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173555640 "|SingleCycleProcessor2|data_memory_controller:Data_Mem|data_memory:Data_Memory|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_dra2:altsyncram1|ram_block3a63"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a64 clk0 GND " "WYSIWYG primitive \"data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a64\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dra2.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_dra2.tdf" 37 2 0 } } { "db/altsyncram_gfk1.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_gfk1.tdf" 38 0 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "data_memory.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory.v" 89 0 0 } } { "data_memory_controller.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory_controller.v" 44 0 0 } } { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 163 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173555640 "|SingleCycleProcessor2|data_memory_controller:Data_Mem|data_memory:Data_Memory|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_dra2:altsyncram1|ram_block3a64"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a65 clk0 GND " "WYSIWYG primitive \"data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a65\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dra2.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_dra2.tdf" 37 2 0 } } { "db/altsyncram_gfk1.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_gfk1.tdf" 38 0 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "data_memory.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory.v" 89 0 0 } } { "data_memory_controller.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory_controller.v" 44 0 0 } } { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 163 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173555641 "|SingleCycleProcessor2|data_memory_controller:Data_Mem|data_memory:Data_Memory|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_dra2:altsyncram1|ram_block3a65"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a66 clk0 GND " "WYSIWYG primitive \"data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a66\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dra2.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_dra2.tdf" 37 2 0 } } { "db/altsyncram_gfk1.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_gfk1.tdf" 38 0 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "data_memory.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory.v" 89 0 0 } } { "data_memory_controller.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory_controller.v" 44 0 0 } } { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 163 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173555641 "|SingleCycleProcessor2|data_memory_controller:Data_Mem|data_memory:Data_Memory|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_dra2:altsyncram1|ram_block3a66"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a67 clk0 GND " "WYSIWYG primitive \"data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a67\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dra2.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_dra2.tdf" 37 2 0 } } { "db/altsyncram_gfk1.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_gfk1.tdf" 38 0 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "data_memory.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory.v" 89 0 0 } } { "data_memory_controller.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory_controller.v" 44 0 0 } } { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 163 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173555641 "|SingleCycleProcessor2|data_memory_controller:Data_Mem|data_memory:Data_Memory|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_dra2:altsyncram1|ram_block3a67"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a68 clk0 GND " "WYSIWYG primitive \"data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a68\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dra2.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_dra2.tdf" 37 2 0 } } { "db/altsyncram_gfk1.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_gfk1.tdf" 38 0 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "data_memory.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory.v" 89 0 0 } } { "data_memory_controller.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory_controller.v" 44 0 0 } } { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 163 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173555641 "|SingleCycleProcessor2|data_memory_controller:Data_Mem|data_memory:Data_Memory|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_dra2:altsyncram1|ram_block3a68"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a69 clk0 GND " "WYSIWYG primitive \"data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a69\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dra2.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_dra2.tdf" 37 2 0 } } { "db/altsyncram_gfk1.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_gfk1.tdf" 38 0 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "data_memory.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory.v" 89 0 0 } } { "data_memory_controller.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory_controller.v" 44 0 0 } } { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 163 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173555641 "|SingleCycleProcessor2|data_memory_controller:Data_Mem|data_memory:Data_Memory|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_dra2:altsyncram1|ram_block3a69"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a70 clk0 GND " "WYSIWYG primitive \"data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a70\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dra2.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_dra2.tdf" 37 2 0 } } { "db/altsyncram_gfk1.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_gfk1.tdf" 38 0 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "data_memory.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory.v" 89 0 0 } } { "data_memory_controller.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory_controller.v" 44 0 0 } } { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 163 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173555642 "|SingleCycleProcessor2|data_memory_controller:Data_Mem|data_memory:Data_Memory|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_dra2:altsyncram1|ram_block3a70"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a71 clk0 GND " "WYSIWYG primitive \"data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a71\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dra2.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_dra2.tdf" 37 2 0 } } { "db/altsyncram_gfk1.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_gfk1.tdf" 38 0 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "data_memory.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory.v" 89 0 0 } } { "data_memory_controller.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory_controller.v" 44 0 0 } } { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 163 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173555642 "|SingleCycleProcessor2|data_memory_controller:Data_Mem|data_memory:Data_Memory|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_dra2:altsyncram1|ram_block3a71"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a72 clk0 GND " "WYSIWYG primitive \"data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a72\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dra2.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_dra2.tdf" 37 2 0 } } { "db/altsyncram_gfk1.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_gfk1.tdf" 38 0 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "data_memory.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory.v" 89 0 0 } } { "data_memory_controller.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory_controller.v" 44 0 0 } } { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 163 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173555642 "|SingleCycleProcessor2|data_memory_controller:Data_Mem|data_memory:Data_Memory|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_dra2:altsyncram1|ram_block3a72"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a73 clk0 GND " "WYSIWYG primitive \"data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a73\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dra2.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_dra2.tdf" 37 2 0 } } { "db/altsyncram_gfk1.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_gfk1.tdf" 38 0 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "data_memory.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory.v" 89 0 0 } } { "data_memory_controller.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory_controller.v" 44 0 0 } } { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 163 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173555642 "|SingleCycleProcessor2|data_memory_controller:Data_Mem|data_memory:Data_Memory|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_dra2:altsyncram1|ram_block3a73"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a74 clk0 GND " "WYSIWYG primitive \"data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a74\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dra2.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_dra2.tdf" 37 2 0 } } { "db/altsyncram_gfk1.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_gfk1.tdf" 38 0 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "data_memory.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory.v" 89 0 0 } } { "data_memory_controller.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory_controller.v" 44 0 0 } } { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 163 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173555643 "|SingleCycleProcessor2|data_memory_controller:Data_Mem|data_memory:Data_Memory|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_dra2:altsyncram1|ram_block3a74"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a75 clk0 GND " "WYSIWYG primitive \"data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a75\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dra2.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_dra2.tdf" 37 2 0 } } { "db/altsyncram_gfk1.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_gfk1.tdf" 38 0 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "data_memory.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory.v" 89 0 0 } } { "data_memory_controller.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory_controller.v" 44 0 0 } } { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 163 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173555643 "|SingleCycleProcessor2|data_memory_controller:Data_Mem|data_memory:Data_Memory|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_dra2:altsyncram1|ram_block3a75"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a76 clk0 GND " "WYSIWYG primitive \"data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a76\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dra2.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_dra2.tdf" 37 2 0 } } { "db/altsyncram_gfk1.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_gfk1.tdf" 38 0 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "data_memory.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory.v" 89 0 0 } } { "data_memory_controller.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory_controller.v" 44 0 0 } } { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 163 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173555643 "|SingleCycleProcessor2|data_memory_controller:Data_Mem|data_memory:Data_Memory|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_dra2:altsyncram1|ram_block3a76"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a77 clk0 GND " "WYSIWYG primitive \"data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a77\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dra2.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_dra2.tdf" 37 2 0 } } { "db/altsyncram_gfk1.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_gfk1.tdf" 38 0 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "data_memory.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory.v" 89 0 0 } } { "data_memory_controller.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory_controller.v" 44 0 0 } } { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 163 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173555643 "|SingleCycleProcessor2|data_memory_controller:Data_Mem|data_memory:Data_Memory|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_dra2:altsyncram1|ram_block3a77"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a78 clk0 GND " "WYSIWYG primitive \"data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a78\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dra2.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_dra2.tdf" 37 2 0 } } { "db/altsyncram_gfk1.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_gfk1.tdf" 38 0 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "data_memory.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory.v" 89 0 0 } } { "data_memory_controller.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory_controller.v" 44 0 0 } } { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 163 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173555643 "|SingleCycleProcessor2|data_memory_controller:Data_Mem|data_memory:Data_Memory|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_dra2:altsyncram1|ram_block3a78"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a79 clk0 GND " "WYSIWYG primitive \"data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a79\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dra2.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_dra2.tdf" 37 2 0 } } { "db/altsyncram_gfk1.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_gfk1.tdf" 38 0 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "data_memory.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory.v" 89 0 0 } } { "data_memory_controller.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory_controller.v" 44 0 0 } } { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 163 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173555644 "|SingleCycleProcessor2|data_memory_controller:Data_Mem|data_memory:Data_Memory|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_dra2:altsyncram1|ram_block3a79"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a80 clk0 GND " "WYSIWYG primitive \"data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a80\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dra2.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_dra2.tdf" 37 2 0 } } { "db/altsyncram_gfk1.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_gfk1.tdf" 38 0 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "data_memory.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory.v" 89 0 0 } } { "data_memory_controller.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory_controller.v" 44 0 0 } } { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 163 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173555644 "|SingleCycleProcessor2|data_memory_controller:Data_Mem|data_memory:Data_Memory|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_dra2:altsyncram1|ram_block3a80"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a81 clk0 GND " "WYSIWYG primitive \"data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a81\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dra2.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_dra2.tdf" 37 2 0 } } { "db/altsyncram_gfk1.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_gfk1.tdf" 38 0 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "data_memory.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory.v" 89 0 0 } } { "data_memory_controller.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory_controller.v" 44 0 0 } } { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 163 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173555644 "|SingleCycleProcessor2|data_memory_controller:Data_Mem|data_memory:Data_Memory|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_dra2:altsyncram1|ram_block3a81"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a82 clk0 GND " "WYSIWYG primitive \"data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a82\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dra2.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_dra2.tdf" 37 2 0 } } { "db/altsyncram_gfk1.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_gfk1.tdf" 38 0 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "data_memory.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory.v" 89 0 0 } } { "data_memory_controller.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory_controller.v" 44 0 0 } } { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 163 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173555644 "|SingleCycleProcessor2|data_memory_controller:Data_Mem|data_memory:Data_Memory|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_dra2:altsyncram1|ram_block3a82"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a83 clk0 GND " "WYSIWYG primitive \"data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a83\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dra2.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_dra2.tdf" 37 2 0 } } { "db/altsyncram_gfk1.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_gfk1.tdf" 38 0 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "data_memory.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory.v" 89 0 0 } } { "data_memory_controller.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory_controller.v" 44 0 0 } } { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 163 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173555644 "|SingleCycleProcessor2|data_memory_controller:Data_Mem|data_memory:Data_Memory|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_dra2:altsyncram1|ram_block3a83"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a84 clk0 GND " "WYSIWYG primitive \"data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a84\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dra2.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_dra2.tdf" 37 2 0 } } { "db/altsyncram_gfk1.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_gfk1.tdf" 38 0 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "data_memory.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory.v" 89 0 0 } } { "data_memory_controller.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory_controller.v" 44 0 0 } } { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 163 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173555644 "|SingleCycleProcessor2|data_memory_controller:Data_Mem|data_memory:Data_Memory|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_dra2:altsyncram1|ram_block3a84"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a85 clk0 GND " "WYSIWYG primitive \"data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a85\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dra2.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_dra2.tdf" 37 2 0 } } { "db/altsyncram_gfk1.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_gfk1.tdf" 38 0 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "data_memory.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory.v" 89 0 0 } } { "data_memory_controller.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory_controller.v" 44 0 0 } } { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 163 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173555645 "|SingleCycleProcessor2|data_memory_controller:Data_Mem|data_memory:Data_Memory|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_dra2:altsyncram1|ram_block3a85"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a86 clk0 GND " "WYSIWYG primitive \"data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a86\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dra2.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_dra2.tdf" 37 2 0 } } { "db/altsyncram_gfk1.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_gfk1.tdf" 38 0 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "data_memory.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory.v" 89 0 0 } } { "data_memory_controller.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory_controller.v" 44 0 0 } } { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 163 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173555645 "|SingleCycleProcessor2|data_memory_controller:Data_Mem|data_memory:Data_Memory|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_dra2:altsyncram1|ram_block3a86"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a87 clk0 GND " "WYSIWYG primitive \"data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a87\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dra2.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_dra2.tdf" 37 2 0 } } { "db/altsyncram_gfk1.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_gfk1.tdf" 38 0 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "data_memory.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory.v" 89 0 0 } } { "data_memory_controller.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory_controller.v" 44 0 0 } } { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 163 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173555645 "|SingleCycleProcessor2|data_memory_controller:Data_Mem|data_memory:Data_Memory|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_dra2:altsyncram1|ram_block3a87"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a88 clk0 GND " "WYSIWYG primitive \"data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a88\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dra2.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_dra2.tdf" 37 2 0 } } { "db/altsyncram_gfk1.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_gfk1.tdf" 38 0 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "data_memory.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory.v" 89 0 0 } } { "data_memory_controller.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory_controller.v" 44 0 0 } } { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 163 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173555645 "|SingleCycleProcessor2|data_memory_controller:Data_Mem|data_memory:Data_Memory|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_dra2:altsyncram1|ram_block3a88"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a89 clk0 GND " "WYSIWYG primitive \"data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a89\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dra2.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_dra2.tdf" 37 2 0 } } { "db/altsyncram_gfk1.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_gfk1.tdf" 38 0 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "data_memory.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory.v" 89 0 0 } } { "data_memory_controller.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory_controller.v" 44 0 0 } } { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 163 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173555645 "|SingleCycleProcessor2|data_memory_controller:Data_Mem|data_memory:Data_Memory|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_dra2:altsyncram1|ram_block3a89"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a90 clk0 GND " "WYSIWYG primitive \"data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a90\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dra2.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_dra2.tdf" 37 2 0 } } { "db/altsyncram_gfk1.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_gfk1.tdf" 38 0 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "data_memory.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory.v" 89 0 0 } } { "data_memory_controller.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory_controller.v" 44 0 0 } } { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 163 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173555645 "|SingleCycleProcessor2|data_memory_controller:Data_Mem|data_memory:Data_Memory|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_dra2:altsyncram1|ram_block3a90"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a91 clk0 GND " "WYSIWYG primitive \"data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a91\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dra2.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_dra2.tdf" 37 2 0 } } { "db/altsyncram_gfk1.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_gfk1.tdf" 38 0 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "data_memory.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory.v" 89 0 0 } } { "data_memory_controller.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory_controller.v" 44 0 0 } } { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 163 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173555646 "|SingleCycleProcessor2|data_memory_controller:Data_Mem|data_memory:Data_Memory|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_dra2:altsyncram1|ram_block3a91"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a92 clk0 GND " "WYSIWYG primitive \"data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a92\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dra2.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_dra2.tdf" 37 2 0 } } { "db/altsyncram_gfk1.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_gfk1.tdf" 38 0 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "data_memory.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory.v" 89 0 0 } } { "data_memory_controller.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory_controller.v" 44 0 0 } } { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 163 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173555646 "|SingleCycleProcessor2|data_memory_controller:Data_Mem|data_memory:Data_Memory|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_dra2:altsyncram1|ram_block3a92"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a93 clk0 GND " "WYSIWYG primitive \"data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a93\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dra2.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_dra2.tdf" 37 2 0 } } { "db/altsyncram_gfk1.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_gfk1.tdf" 38 0 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "data_memory.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory.v" 89 0 0 } } { "data_memory_controller.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory_controller.v" 44 0 0 } } { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 163 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173555646 "|SingleCycleProcessor2|data_memory_controller:Data_Mem|data_memory:Data_Memory|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_dra2:altsyncram1|ram_block3a93"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a94 clk0 GND " "WYSIWYG primitive \"data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a94\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dra2.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_dra2.tdf" 37 2 0 } } { "db/altsyncram_gfk1.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_gfk1.tdf" 38 0 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "data_memory.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory.v" 89 0 0 } } { "data_memory_controller.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory_controller.v" 44 0 0 } } { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 163 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173555646 "|SingleCycleProcessor2|data_memory_controller:Data_Mem|data_memory:Data_Memory|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_dra2:altsyncram1|ram_block3a94"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a95 clk0 GND " "WYSIWYG primitive \"data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a95\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dra2.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_dra2.tdf" 37 2 0 } } { "db/altsyncram_gfk1.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_gfk1.tdf" 38 0 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "data_memory.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory.v" 89 0 0 } } { "data_memory_controller.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory_controller.v" 44 0 0 } } { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 163 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173555646 "|SingleCycleProcessor2|data_memory_controller:Data_Mem|data_memory:Data_Memory|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_dra2:altsyncram1|ram_block3a95"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a96 clk0 GND " "WYSIWYG primitive \"data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a96\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dra2.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_dra2.tdf" 37 2 0 } } { "db/altsyncram_gfk1.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_gfk1.tdf" 38 0 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "data_memory.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory.v" 89 0 0 } } { "data_memory_controller.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory_controller.v" 44 0 0 } } { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 163 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173555646 "|SingleCycleProcessor2|data_memory_controller:Data_Mem|data_memory:Data_Memory|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_dra2:altsyncram1|ram_block3a96"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a97 clk0 GND " "WYSIWYG primitive \"data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a97\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dra2.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_dra2.tdf" 37 2 0 } } { "db/altsyncram_gfk1.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_gfk1.tdf" 38 0 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "data_memory.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory.v" 89 0 0 } } { "data_memory_controller.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory_controller.v" 44 0 0 } } { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 163 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173555647 "|SingleCycleProcessor2|data_memory_controller:Data_Mem|data_memory:Data_Memory|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_dra2:altsyncram1|ram_block3a97"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a98 clk0 GND " "WYSIWYG primitive \"data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a98\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dra2.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_dra2.tdf" 37 2 0 } } { "db/altsyncram_gfk1.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_gfk1.tdf" 38 0 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "data_memory.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory.v" 89 0 0 } } { "data_memory_controller.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory_controller.v" 44 0 0 } } { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 163 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173555647 "|SingleCycleProcessor2|data_memory_controller:Data_Mem|data_memory:Data_Memory|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_dra2:altsyncram1|ram_block3a98"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a99 clk0 GND " "WYSIWYG primitive \"data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a99\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dra2.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_dra2.tdf" 37 2 0 } } { "db/altsyncram_gfk1.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_gfk1.tdf" 38 0 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "data_memory.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory.v" 89 0 0 } } { "data_memory_controller.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory_controller.v" 44 0 0 } } { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 163 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173555647 "|SingleCycleProcessor2|data_memory_controller:Data_Mem|data_memory:Data_Memory|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_dra2:altsyncram1|ram_block3a99"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a100 clk0 GND " "WYSIWYG primitive \"data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a100\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dra2.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_dra2.tdf" 37 2 0 } } { "db/altsyncram_gfk1.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_gfk1.tdf" 38 0 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "data_memory.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory.v" 89 0 0 } } { "data_memory_controller.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory_controller.v" 44 0 0 } } { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 163 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173555647 "|SingleCycleProcessor2|data_memory_controller:Data_Mem|data_memory:Data_Memory|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_dra2:altsyncram1|ram_block3a100"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a101 clk0 GND " "WYSIWYG primitive \"data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a101\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dra2.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_dra2.tdf" 37 2 0 } } { "db/altsyncram_gfk1.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_gfk1.tdf" 38 0 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "data_memory.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory.v" 89 0 0 } } { "data_memory_controller.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory_controller.v" 44 0 0 } } { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 163 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173555647 "|SingleCycleProcessor2|data_memory_controller:Data_Mem|data_memory:Data_Memory|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_dra2:altsyncram1|ram_block3a101"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a102 clk0 GND " "WYSIWYG primitive \"data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a102\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dra2.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_dra2.tdf" 37 2 0 } } { "db/altsyncram_gfk1.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_gfk1.tdf" 38 0 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "data_memory.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory.v" 89 0 0 } } { "data_memory_controller.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory_controller.v" 44 0 0 } } { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 163 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173555647 "|SingleCycleProcessor2|data_memory_controller:Data_Mem|data_memory:Data_Memory|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_dra2:altsyncram1|ram_block3a102"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a103 clk0 GND " "WYSIWYG primitive \"data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a103\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dra2.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_dra2.tdf" 37 2 0 } } { "db/altsyncram_gfk1.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_gfk1.tdf" 38 0 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "data_memory.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory.v" 89 0 0 } } { "data_memory_controller.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory_controller.v" 44 0 0 } } { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 163 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173555648 "|SingleCycleProcessor2|data_memory_controller:Data_Mem|data_memory:Data_Memory|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_dra2:altsyncram1|ram_block3a103"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a104 clk0 GND " "WYSIWYG primitive \"data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a104\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dra2.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_dra2.tdf" 37 2 0 } } { "db/altsyncram_gfk1.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_gfk1.tdf" 38 0 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "data_memory.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory.v" 89 0 0 } } { "data_memory_controller.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory_controller.v" 44 0 0 } } { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 163 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173555648 "|SingleCycleProcessor2|data_memory_controller:Data_Mem|data_memory:Data_Memory|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_dra2:altsyncram1|ram_block3a104"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a105 clk0 GND " "WYSIWYG primitive \"data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a105\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dra2.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_dra2.tdf" 37 2 0 } } { "db/altsyncram_gfk1.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_gfk1.tdf" 38 0 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "data_memory.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory.v" 89 0 0 } } { "data_memory_controller.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory_controller.v" 44 0 0 } } { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 163 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173555648 "|SingleCycleProcessor2|data_memory_controller:Data_Mem|data_memory:Data_Memory|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_dra2:altsyncram1|ram_block3a105"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a106 clk0 GND " "WYSIWYG primitive \"data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a106\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dra2.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_dra2.tdf" 37 2 0 } } { "db/altsyncram_gfk1.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_gfk1.tdf" 38 0 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "data_memory.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory.v" 89 0 0 } } { "data_memory_controller.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory_controller.v" 44 0 0 } } { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 163 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173555648 "|SingleCycleProcessor2|data_memory_controller:Data_Mem|data_memory:Data_Memory|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_dra2:altsyncram1|ram_block3a106"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a107 clk0 GND " "WYSIWYG primitive \"data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a107\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dra2.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_dra2.tdf" 37 2 0 } } { "db/altsyncram_gfk1.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_gfk1.tdf" 38 0 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "data_memory.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory.v" 89 0 0 } } { "data_memory_controller.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory_controller.v" 44 0 0 } } { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 163 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173555649 "|SingleCycleProcessor2|data_memory_controller:Data_Mem|data_memory:Data_Memory|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_dra2:altsyncram1|ram_block3a107"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a108 clk0 GND " "WYSIWYG primitive \"data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a108\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dra2.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_dra2.tdf" 37 2 0 } } { "db/altsyncram_gfk1.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_gfk1.tdf" 38 0 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "data_memory.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory.v" 89 0 0 } } { "data_memory_controller.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory_controller.v" 44 0 0 } } { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 163 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173555649 "|SingleCycleProcessor2|data_memory_controller:Data_Mem|data_memory:Data_Memory|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_dra2:altsyncram1|ram_block3a108"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a109 clk0 GND " "WYSIWYG primitive \"data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a109\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dra2.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_dra2.tdf" 37 2 0 } } { "db/altsyncram_gfk1.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_gfk1.tdf" 38 0 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "data_memory.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory.v" 89 0 0 } } { "data_memory_controller.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory_controller.v" 44 0 0 } } { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 163 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173555649 "|SingleCycleProcessor2|data_memory_controller:Data_Mem|data_memory:Data_Memory|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_dra2:altsyncram1|ram_block3a109"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a110 clk0 GND " "WYSIWYG primitive \"data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a110\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dra2.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_dra2.tdf" 37 2 0 } } { "db/altsyncram_gfk1.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_gfk1.tdf" 38 0 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "data_memory.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory.v" 89 0 0 } } { "data_memory_controller.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory_controller.v" 44 0 0 } } { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 163 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173555649 "|SingleCycleProcessor2|data_memory_controller:Data_Mem|data_memory:Data_Memory|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_dra2:altsyncram1|ram_block3a110"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a111 clk0 GND " "WYSIWYG primitive \"data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a111\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dra2.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_dra2.tdf" 37 2 0 } } { "db/altsyncram_gfk1.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_gfk1.tdf" 38 0 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "data_memory.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory.v" 89 0 0 } } { "data_memory_controller.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory_controller.v" 44 0 0 } } { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 163 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173555650 "|SingleCycleProcessor2|data_memory_controller:Data_Mem|data_memory:Data_Memory|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_dra2:altsyncram1|ram_block3a111"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a112 clk0 GND " "WYSIWYG primitive \"data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a112\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dra2.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_dra2.tdf" 37 2 0 } } { "db/altsyncram_gfk1.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_gfk1.tdf" 38 0 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "data_memory.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory.v" 89 0 0 } } { "data_memory_controller.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory_controller.v" 44 0 0 } } { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 163 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173555650 "|SingleCycleProcessor2|data_memory_controller:Data_Mem|data_memory:Data_Memory|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_dra2:altsyncram1|ram_block3a112"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a113 clk0 GND " "WYSIWYG primitive \"data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a113\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dra2.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_dra2.tdf" 37 2 0 } } { "db/altsyncram_gfk1.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_gfk1.tdf" 38 0 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "data_memory.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory.v" 89 0 0 } } { "data_memory_controller.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory_controller.v" 44 0 0 } } { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 163 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173555650 "|SingleCycleProcessor2|data_memory_controller:Data_Mem|data_memory:Data_Memory|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_dra2:altsyncram1|ram_block3a113"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a114 clk0 GND " "WYSIWYG primitive \"data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a114\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dra2.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_dra2.tdf" 37 2 0 } } { "db/altsyncram_gfk1.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_gfk1.tdf" 38 0 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "data_memory.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory.v" 89 0 0 } } { "data_memory_controller.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory_controller.v" 44 0 0 } } { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 163 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173555650 "|SingleCycleProcessor2|data_memory_controller:Data_Mem|data_memory:Data_Memory|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_dra2:altsyncram1|ram_block3a114"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a115 clk0 GND " "WYSIWYG primitive \"data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a115\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dra2.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_dra2.tdf" 37 2 0 } } { "db/altsyncram_gfk1.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_gfk1.tdf" 38 0 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "data_memory.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory.v" 89 0 0 } } { "data_memory_controller.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory_controller.v" 44 0 0 } } { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 163 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173555650 "|SingleCycleProcessor2|data_memory_controller:Data_Mem|data_memory:Data_Memory|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_dra2:altsyncram1|ram_block3a115"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a116 clk0 GND " "WYSIWYG primitive \"data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a116\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dra2.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_dra2.tdf" 37 2 0 } } { "db/altsyncram_gfk1.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_gfk1.tdf" 38 0 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "data_memory.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory.v" 89 0 0 } } { "data_memory_controller.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory_controller.v" 44 0 0 } } { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 163 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173555650 "|SingleCycleProcessor2|data_memory_controller:Data_Mem|data_memory:Data_Memory|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_dra2:altsyncram1|ram_block3a116"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a117 clk0 GND " "WYSIWYG primitive \"data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a117\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dra2.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_dra2.tdf" 37 2 0 } } { "db/altsyncram_gfk1.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_gfk1.tdf" 38 0 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "data_memory.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory.v" 89 0 0 } } { "data_memory_controller.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory_controller.v" 44 0 0 } } { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 163 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173555651 "|SingleCycleProcessor2|data_memory_controller:Data_Mem|data_memory:Data_Memory|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_dra2:altsyncram1|ram_block3a117"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a118 clk0 GND " "WYSIWYG primitive \"data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a118\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dra2.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_dra2.tdf" 37 2 0 } } { "db/altsyncram_gfk1.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_gfk1.tdf" 38 0 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "data_memory.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory.v" 89 0 0 } } { "data_memory_controller.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory_controller.v" 44 0 0 } } { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 163 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173555651 "|SingleCycleProcessor2|data_memory_controller:Data_Mem|data_memory:Data_Memory|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_dra2:altsyncram1|ram_block3a118"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a119 clk0 GND " "WYSIWYG primitive \"data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a119\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dra2.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_dra2.tdf" 37 2 0 } } { "db/altsyncram_gfk1.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_gfk1.tdf" 38 0 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "data_memory.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory.v" 89 0 0 } } { "data_memory_controller.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory_controller.v" 44 0 0 } } { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 163 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173555651 "|SingleCycleProcessor2|data_memory_controller:Data_Mem|data_memory:Data_Memory|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_dra2:altsyncram1|ram_block3a119"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a120 clk0 GND " "WYSIWYG primitive \"data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a120\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dra2.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_dra2.tdf" 37 2 0 } } { "db/altsyncram_gfk1.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_gfk1.tdf" 38 0 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "data_memory.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory.v" 89 0 0 } } { "data_memory_controller.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory_controller.v" 44 0 0 } } { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 163 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173555651 "|SingleCycleProcessor2|data_memory_controller:Data_Mem|data_memory:Data_Memory|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_dra2:altsyncram1|ram_block3a120"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a121 clk0 GND " "WYSIWYG primitive \"data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a121\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dra2.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_dra2.tdf" 37 2 0 } } { "db/altsyncram_gfk1.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_gfk1.tdf" 38 0 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "data_memory.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory.v" 89 0 0 } } { "data_memory_controller.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory_controller.v" 44 0 0 } } { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 163 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173555651 "|SingleCycleProcessor2|data_memory_controller:Data_Mem|data_memory:Data_Memory|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_dra2:altsyncram1|ram_block3a121"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a122 clk0 GND " "WYSIWYG primitive \"data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a122\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dra2.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_dra2.tdf" 37 2 0 } } { "db/altsyncram_gfk1.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_gfk1.tdf" 38 0 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "data_memory.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory.v" 89 0 0 } } { "data_memory_controller.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory_controller.v" 44 0 0 } } { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 163 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173555652 "|SingleCycleProcessor2|data_memory_controller:Data_Mem|data_memory:Data_Memory|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_dra2:altsyncram1|ram_block3a122"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a123 clk0 GND " "WYSIWYG primitive \"data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a123\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dra2.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_dra2.tdf" 37 2 0 } } { "db/altsyncram_gfk1.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_gfk1.tdf" 38 0 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "data_memory.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory.v" 89 0 0 } } { "data_memory_controller.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory_controller.v" 44 0 0 } } { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 163 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173555652 "|SingleCycleProcessor2|data_memory_controller:Data_Mem|data_memory:Data_Memory|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_dra2:altsyncram1|ram_block3a123"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a124 clk0 GND " "WYSIWYG primitive \"data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a124\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dra2.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_dra2.tdf" 37 2 0 } } { "db/altsyncram_gfk1.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_gfk1.tdf" 38 0 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "data_memory.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory.v" 89 0 0 } } { "data_memory_controller.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory_controller.v" 44 0 0 } } { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 163 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173555652 "|SingleCycleProcessor2|data_memory_controller:Data_Mem|data_memory:Data_Memory|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_dra2:altsyncram1|ram_block3a124"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a125 clk0 GND " "WYSIWYG primitive \"data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a125\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dra2.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_dra2.tdf" 37 2 0 } } { "db/altsyncram_gfk1.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_gfk1.tdf" 38 0 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "data_memory.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory.v" 89 0 0 } } { "data_memory_controller.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory_controller.v" 44 0 0 } } { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 163 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173555652 "|SingleCycleProcessor2|data_memory_controller:Data_Mem|data_memory:Data_Memory|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_dra2:altsyncram1|ram_block3a125"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a126 clk0 GND " "WYSIWYG primitive \"data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a126\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dra2.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_dra2.tdf" 37 2 0 } } { "db/altsyncram_gfk1.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_gfk1.tdf" 38 0 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "data_memory.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory.v" 89 0 0 } } { "data_memory_controller.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory_controller.v" 44 0 0 } } { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 163 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173555653 "|SingleCycleProcessor2|data_memory_controller:Data_Mem|data_memory:Data_Memory|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_dra2:altsyncram1|ram_block3a126"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a127 clk0 GND " "WYSIWYG primitive \"data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a127\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dra2.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_dra2.tdf" 37 2 0 } } { "db/altsyncram_gfk1.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_gfk1.tdf" 38 0 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "data_memory.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory.v" 89 0 0 } } { "data_memory_controller.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory_controller.v" 44 0 0 } } { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 163 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173555653 "|SingleCycleProcessor2|data_memory_controller:Data_Mem|data_memory:Data_Memory|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_dra2:altsyncram1|ram_block3a127"}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "33 " "Design contains 33 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clock " "No output dependent on input pin \"clock\"" {  } { { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1676173555741 "|SingleCycleProcessor2|clock"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "write_inst\[0\] " "No output dependent on input pin \"write_inst\[0\]\"" {  } { { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1676173555741 "|SingleCycleProcessor2|write_inst[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "write_inst\[1\] " "No output dependent on input pin \"write_inst\[1\]\"" {  } { { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1676173555741 "|SingleCycleProcessor2|write_inst[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "write_inst\[2\] " "No output dependent on input pin \"write_inst\[2\]\"" {  } { { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1676173555741 "|SingleCycleProcessor2|write_inst[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "write_inst\[3\] " "No output dependent on input pin \"write_inst\[3\]\"" {  } { { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1676173555741 "|SingleCycleProcessor2|write_inst[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "write_inst\[4\] " "No output dependent on input pin \"write_inst\[4\]\"" {  } { { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1676173555741 "|SingleCycleProcessor2|write_inst[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "write_inst\[5\] " "No output dependent on input pin \"write_inst\[5\]\"" {  } { { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1676173555741 "|SingleCycleProcessor2|write_inst[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "write_inst\[6\] " "No output dependent on input pin \"write_inst\[6\]\"" {  } { { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1676173555741 "|SingleCycleProcessor2|write_inst[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "write_inst\[7\] " "No output dependent on input pin \"write_inst\[7\]\"" {  } { { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1676173555741 "|SingleCycleProcessor2|write_inst[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "write_inst\[8\] " "No output dependent on input pin \"write_inst\[8\]\"" {  } { { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1676173555741 "|SingleCycleProcessor2|write_inst[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "write_inst\[9\] " "No output dependent on input pin \"write_inst\[9\]\"" {  } { { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1676173555741 "|SingleCycleProcessor2|write_inst[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "write_inst\[10\] " "No output dependent on input pin \"write_inst\[10\]\"" {  } { { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1676173555741 "|SingleCycleProcessor2|write_inst[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "write_inst\[11\] " "No output dependent on input pin \"write_inst\[11\]\"" {  } { { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1676173555741 "|SingleCycleProcessor2|write_inst[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "write_inst\[12\] " "No output dependent on input pin \"write_inst\[12\]\"" {  } { { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1676173555741 "|SingleCycleProcessor2|write_inst[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "write_inst\[13\] " "No output dependent on input pin \"write_inst\[13\]\"" {  } { { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1676173555741 "|SingleCycleProcessor2|write_inst[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "write_inst\[14\] " "No output dependent on input pin \"write_inst\[14\]\"" {  } { { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1676173555741 "|SingleCycleProcessor2|write_inst[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "write_inst\[15\] " "No output dependent on input pin \"write_inst\[15\]\"" {  } { { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1676173555741 "|SingleCycleProcessor2|write_inst[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "write_inst\[16\] " "No output dependent on input pin \"write_inst\[16\]\"" {  } { { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1676173555741 "|SingleCycleProcessor2|write_inst[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "write_inst\[17\] " "No output dependent on input pin \"write_inst\[17\]\"" {  } { { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1676173555741 "|SingleCycleProcessor2|write_inst[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "write_inst\[18\] " "No output dependent on input pin \"write_inst\[18\]\"" {  } { { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1676173555741 "|SingleCycleProcessor2|write_inst[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "write_inst\[19\] " "No output dependent on input pin \"write_inst\[19\]\"" {  } { { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1676173555741 "|SingleCycleProcessor2|write_inst[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "write_inst\[20\] " "No output dependent on input pin \"write_inst\[20\]\"" {  } { { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1676173555741 "|SingleCycleProcessor2|write_inst[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "write_inst\[21\] " "No output dependent on input pin \"write_inst\[21\]\"" {  } { { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1676173555741 "|SingleCycleProcessor2|write_inst[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "write_inst\[22\] " "No output dependent on input pin \"write_inst\[22\]\"" {  } { { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1676173555741 "|SingleCycleProcessor2|write_inst[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "write_inst\[23\] " "No output dependent on input pin \"write_inst\[23\]\"" {  } { { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1676173555741 "|SingleCycleProcessor2|write_inst[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "write_inst\[24\] " "No output dependent on input pin \"write_inst\[24\]\"" {  } { { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1676173555741 "|SingleCycleProcessor2|write_inst[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "write_inst\[25\] " "No output dependent on input pin \"write_inst\[25\]\"" {  } { { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1676173555741 "|SingleCycleProcessor2|write_inst[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "write_inst\[26\] " "No output dependent on input pin \"write_inst\[26\]\"" {  } { { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1676173555741 "|SingleCycleProcessor2|write_inst[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "write_inst\[27\] " "No output dependent on input pin \"write_inst\[27\]\"" {  } { { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1676173555741 "|SingleCycleProcessor2|write_inst[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "write_inst\[28\] " "No output dependent on input pin \"write_inst\[28\]\"" {  } { { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1676173555741 "|SingleCycleProcessor2|write_inst[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "write_inst\[29\] " "No output dependent on input pin \"write_inst\[29\]\"" {  } { { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1676173555741 "|SingleCycleProcessor2|write_inst[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "write_inst\[30\] " "No output dependent on input pin \"write_inst\[30\]\"" {  } { { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1676173555741 "|SingleCycleProcessor2|write_inst[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "write_inst\[31\] " "No output dependent on input pin \"write_inst\[31\]\"" {  } { { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1676173555741 "|SingleCycleProcessor2|write_inst[31]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1676173555741 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "657 " "Implemented 657 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "36 " "Implemented 36 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1676173555746 ""} { "Info" "ICUT_CUT_TM_OPINS" "129 " "Implemented 129 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1676173555746 ""} { "Info" "ICUT_CUT_TM_LCELLS" "363 " "Implemented 363 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1676173555746 ""} { "Info" "ICUT_CUT_TM_RAMS" "128 " "Implemented 128 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1676173555746 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1676173555746 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 378 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 378 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4881 " "Peak virtual memory: 4881 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1676173555842 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Feb 12 09:15:55 2023 " "Processing ended: Sun Feb 12 09:15:55 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1676173555842 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:36 " "Elapsed time: 00:00:36" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1676173555842 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1676173555842 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1676173555842 ""}
