
project.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005c20  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000e8  08005dc0  08005dc0  00006dc0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005ea8  08005ea8  00007068  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08005ea8  08005ea8  00006ea8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005eb0  08005eb0  00007068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005eb0  08005eb0  00006eb0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08005eb4  08005eb4  00006eb4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  20000000  08005eb8  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00007068  2**0
                  CONTENTS
 10 .bss          000002c4  20000068  20000068  00007068  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  2000032c  2000032c  00007068  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00007068  2**0
                  CONTENTS, READONLY
 13 .debug_line   00010d63  00000000  00000000  00007098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_line_str 00000086  00000000  00000000  00017dfb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_info   0000d06e  00000000  00000000  00017e81  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_abbrev 000022aa  00000000  00000000  00024eef  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_aranges 00000c40  00000000  00000000  000271a0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000cb9b8  00000000  00000000  00027de0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_rnglists 0000092c  00000000  00000000  000f3798  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_macro  00021c4b  00000000  00000000  000f40c4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .comment      00000043  00000000  00000000  00115d0f  2**0
                  CONTENTS, READONLY
 22 .debug_frame  000035a4  00000000  00000000  00115d54  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000068 	.word	0x20000068
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08005da8 	.word	0x08005da8

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	2000006c 	.word	0x2000006c
 80001dc:	08005da8 	.word	0x08005da8

080001e0 <coast_asm_delay>:
		i++;
	}
}
*/
coast_asm_delay:
	PUSH {r4}	// 1 + 1 = 2
 80001e0:	b410      	push	{r4}
	PUSH {r5} 	// 2
 80001e2:	b420      	push	{r5}

	// uint32_t i = 0
	MOV r4, #0	// 1
 80001e4:	2400      	movs	r4, #0
	LDR r1, =11999	// 2
 80001e6:	f642 61df 	movw	r1, #11999	@ 0x2edf

080001ea <loop1_start>:
loop1_start:
	CMP r4, r0	// 1
 80001ea:	4284      	cmp	r4, r0
	BHS loop1_end // 1 + P
 80001ec:	d206      	bcs.n	80001fc <loop1_end>

	MOV r5, #0	// 1
 80001ee:	2500      	movs	r5, #0

080001f0 <loop2_start>:

loop2_start:
	// ldr slower but has 32-bits, mov faster only 8-bit
	CMP r5, r1		// 1
 80001f0:	428d      	cmp	r5, r1
	BHS loop2_end	// 1 + P
 80001f2:	d201      	bcs.n	80001f8 <loop2_end>

	// j++
	ADD r5, r5, #1 // 1
 80001f4:	3501      	adds	r5, #1
	b loop2_start  // 1 + P
 80001f6:	e7fb      	b.n	80001f0 <loop2_start>

080001f8 <loop2_end>:
loop2_end:
	// i++
	ADD r4, r4, #1	// 1
 80001f8:	3401      	adds	r4, #1
	b loop1_start  	// 1 + P
 80001fa:	e7f6      	b.n	80001ea <loop1_start>

080001fc <loop1_end>:

loop1_end:
	pop {r5}	// 2
 80001fc:	bc20      	pop	{r5}
	pop {r4}	// 2
 80001fe:	bc10      	pop	{r4}

	BX LR 		// 1 + P
 8000200:	4770      	bx	lr
	...

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <generate_sound>:
 *      Author: Zhaoji Gou
 */

#include "main.h"
extern void coast_asm_delay(uint32_t milliseconds);
void generate_sound(uint16_t frequency, uint8_t duty_cycle, TIM_HandleTypeDef htim1) {
 80002b0:	b082      	sub	sp, #8
 80002b2:	b580      	push	{r7, lr}
 80002b4:	b084      	sub	sp, #16
 80002b6:	af00      	add	r7, sp, #0
 80002b8:	f107 0c18 	add.w	ip, r7, #24
 80002bc:	e88c 000c 	stmia.w	ip, {r2, r3}
 80002c0:	4603      	mov	r3, r0
 80002c2:	80fb      	strh	r3, [r7, #6]
 80002c4:	460b      	mov	r3, r1
 80002c6:	717b      	strb	r3, [r7, #5]
	/* protect the function from invalid frequency input */
	if (frequency == 0) return;
 80002c8:	88fb      	ldrh	r3, [r7, #6]
 80002ca:	2b00      	cmp	r3, #0
 80002cc:	d012      	beq.n	80002f4 <generate_sound+0x44>
	/* millisecond trigger period */
	uint32_t period = 72000 / frequency;
 80002ce:	88fb      	ldrh	r3, [r7, #6]
 80002d0:	4a0c      	ldr	r2, [pc, #48]	@ (8000304 <generate_sound+0x54>)
 80002d2:	fb92 f3f3 	sdiv	r3, r2, r3
 80002d6:	60fb      	str	r3, [r7, #12]
	/* setup PWM channel and tim1 autoloader */
	htim1.Instance->ARR = period - 1;
 80002d8:	69bb      	ldr	r3, [r7, #24]
 80002da:	68fa      	ldr	r2, [r7, #12]
 80002dc:	3a01      	subs	r2, #1
 80002de:	62da      	str	r2, [r3, #44]	@ 0x2c
	htim1.Instance->CCR3 = period / 2;
 80002e0:	69bb      	ldr	r3, [r7, #24]
 80002e2:	68fa      	ldr	r2, [r7, #12]
 80002e4:	0852      	lsrs	r2, r2, #1
 80002e6:	63da      	str	r2, [r3, #60]	@ 0x3c
	/* start the timer1 and buzzer */
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3);
 80002e8:	2108      	movs	r1, #8
 80002ea:	f107 0018 	add.w	r0, r7, #24
 80002ee:	f003 fe6b 	bl	8003fc8 <HAL_TIM_PWM_Start>
 80002f2:	e000      	b.n	80002f6 <generate_sound+0x46>
	if (frequency == 0) return;
 80002f4:	bf00      	nop
}
 80002f6:	3710      	adds	r7, #16
 80002f8:	46bd      	mov	sp, r7
 80002fa:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80002fe:	b002      	add	sp, #8
 8000300:	4770      	bx	lr
 8000302:	bf00      	nop
 8000304:	00011940 	.word	0x00011940

08000308 <stop_sound>:

void stop_sound(TIM_HandleTypeDef htim1) {
 8000308:	b084      	sub	sp, #16
 800030a:	b580      	push	{r7, lr}
 800030c:	af00      	add	r7, sp, #0
 800030e:	f107 0c08 	add.w	ip, r7, #8
 8000312:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
	/* stop the timer1 and buzzer */
	  HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_3);
 8000316:	2108      	movs	r1, #8
 8000318:	f107 0008 	add.w	r0, r7, #8
 800031c:	f003 ff60 	bl	80041e0 <HAL_TIM_PWM_Stop>
}
 8000320:	bf00      	nop
 8000322:	46bd      	mov	sp, r7
 8000324:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8000328:	b004      	add	sp, #16
 800032a:	4770      	bx	lr

0800032c <play_note>:

void play_note(uint16_t note, uint32_t duration, uint8_t volume, TIM_HandleTypeDef htim1) {
 800032c:	b082      	sub	sp, #8
 800032e:	b5b0      	push	{r4, r5, r7, lr}
 8000330:	b094      	sub	sp, #80	@ 0x50
 8000332:	af12      	add	r7, sp, #72	@ 0x48
 8000334:	6039      	str	r1, [r7, #0]
 8000336:	61fb      	str	r3, [r7, #28]
 8000338:	4603      	mov	r3, r0
 800033a:	80fb      	strh	r3, [r7, #6]
 800033c:	4613      	mov	r3, r2
 800033e:	717b      	strb	r3, [r7, #5]
	generate_sound(note, volume, htim1);
 8000340:	797d      	ldrb	r5, [r7, #5]
 8000342:	88fc      	ldrh	r4, [r7, #6]
 8000344:	4668      	mov	r0, sp
 8000346:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800034a:	2244      	movs	r2, #68	@ 0x44
 800034c:	4619      	mov	r1, r3
 800034e:	f005 f8e1 	bl	8005514 <memcpy>
 8000352:	f107 031c 	add.w	r3, r7, #28
 8000356:	cb0c      	ldmia	r3, {r2, r3}
 8000358:	4629      	mov	r1, r5
 800035a:	4620      	mov	r0, r4
 800035c:	f7ff ffa8 	bl	80002b0 <generate_sound>
	coast_asm_delay(duration);
 8000360:	6838      	ldr	r0, [r7, #0]
 8000362:	f7ff ff3d 	bl	80001e0 <coast_asm_delay>
}
 8000366:	bf00      	nop
 8000368:	3708      	adds	r7, #8
 800036a:	46bd      	mov	sp, r7
 800036c:	e8bd 40b0 	ldmia.w	sp!, {r4, r5, r7, lr}
 8000370:	b002      	add	sp, #8
 8000372:	4770      	bx	lr

08000374 <homePage>:
#include "lcd.h"

RTC_TimeTypeDef sTime;
RTC_DateTypeDef sDate;

void homePage() {
 8000374:	b580      	push	{r7, lr}
 8000376:	b086      	sub	sp, #24
 8000378:	af00      	add	r7, sp, #0

	LCD_SendStr("FITNESS ");
 800037a:	480c      	ldr	r0, [pc, #48]	@ (80003ac <homePage+0x38>)
 800037c:	f000 f968 	bl	8000650 <LCD_SendStr>

	char buff[16];

	int temp = 21; // placeholder
 8000380:	2315      	movs	r3, #21
 8000382:	617b      	str	r3, [r7, #20]
	sprintf(buff, "%dC ", temp);
 8000384:	1d3b      	adds	r3, r7, #4
 8000386:	697a      	ldr	r2, [r7, #20]
 8000388:	4909      	ldr	r1, [pc, #36]	@ (80003b0 <homePage+0x3c>)
 800038a:	4618      	mov	r0, r3
 800038c:	f005 f86c 	bl	8005468 <siprintf>
	LCD_SendStr(buff);
 8000390:	1d3b      	adds	r3, r7, #4
 8000392:	4618      	mov	r0, r3
 8000394:	f000 f95c 	bl	8000650 <LCD_SendStr>

	LCD_SendStr(" 57%");
 8000398:	4806      	ldr	r0, [pc, #24]	@ (80003b4 <homePage+0x40>)
 800039a:	f000 f959 	bl	8000650 <LCD_SendStr>

	LCD_SendCmd(LCD_SECOND_LINE); // Move to second line
 800039e:	20c0      	movs	r0, #192	@ 0xc0
 80003a0:	f000 f91a 	bl	80005d8 <LCD_SendCmd>

//	LCD_SendStr("OPT ");

}
 80003a4:	bf00      	nop
 80003a6:	3718      	adds	r7, #24
 80003a8:	46bd      	mov	sp, r7
 80003aa:	bd80      	pop	{r7, pc}
 80003ac:	08005dc0 	.word	0x08005dc0
 80003b0:	08005dcc 	.word	0x08005dcc
 80003b4:	08005dd4 	.word	0x08005dd4

080003b8 <check_double_press>:
                         bool is_holding[],
						 uint32_t decimal_second_count,
						 uint32_t double_press_interval,
						 uint32_t button_double_press_time[],
						 uint32_t button_holding_time[])
{
 80003b8:	b480      	push	{r7}
 80003ba:	b085      	sub	sp, #20
 80003bc:	af00      	add	r7, sp, #0
 80003be:	60f8      	str	r0, [r7, #12]
 80003c0:	60b9      	str	r1, [r7, #8]
 80003c2:	607a      	str	r2, [r7, #4]
 80003c4:	603b      	str	r3, [r7, #0]
    if (is_single_press[button_index] == true &&
 80003c6:	68fb      	ldr	r3, [r7, #12]
 80003c8:	68ba      	ldr	r2, [r7, #8]
 80003ca:	4413      	add	r3, r2
 80003cc:	781b      	ldrb	r3, [r3, #0]
 80003ce:	2b00      	cmp	r3, #0
 80003d0:	d022      	beq.n	8000418 <check_double_press+0x60>
        is_double_press[button_index] == false &&
 80003d2:	68fb      	ldr	r3, [r7, #12]
 80003d4:	687a      	ldr	r2, [r7, #4]
 80003d6:	4413      	add	r3, r2
 80003d8:	781b      	ldrb	r3, [r3, #0]
 80003da:	f083 0301 	eor.w	r3, r3, #1
 80003de:	b2db      	uxtb	r3, r3
    if (is_single_press[button_index] == true &&
 80003e0:	2b00      	cmp	r3, #0
 80003e2:	d019      	beq.n	8000418 <check_double_press+0x60>
        (decimal_second_count - button_double_press_time[button_index]) <= double_press_interval) {
 80003e4:	68fb      	ldr	r3, [r7, #12]
 80003e6:	009b      	lsls	r3, r3, #2
 80003e8:	6a3a      	ldr	r2, [r7, #32]
 80003ea:	4413      	add	r3, r2
 80003ec:	681b      	ldr	r3, [r3, #0]
 80003ee:	69ba      	ldr	r2, [r7, #24]
 80003f0:	1ad3      	subs	r3, r2, r3
        is_double_press[button_index] == false &&
 80003f2:	69fa      	ldr	r2, [r7, #28]
 80003f4:	429a      	cmp	r2, r3
 80003f6:	d30f      	bcc.n	8000418 <check_double_press+0x60>
        is_double_press[button_index] = true;
 80003f8:	68fb      	ldr	r3, [r7, #12]
 80003fa:	687a      	ldr	r2, [r7, #4]
 80003fc:	4413      	add	r3, r2
 80003fe:	2201      	movs	r2, #1
 8000400:	701a      	strb	r2, [r3, #0]
        is_single_press[button_index] = false;
 8000402:	68fb      	ldr	r3, [r7, #12]
 8000404:	68ba      	ldr	r2, [r7, #8]
 8000406:	4413      	add	r3, r2
 8000408:	2200      	movs	r2, #0
 800040a:	701a      	strb	r2, [r3, #0]
        is_holding[button_index] = false;
 800040c:	68fb      	ldr	r3, [r7, #12]
 800040e:	683a      	ldr	r2, [r7, #0]
 8000410:	4413      	add	r3, r2
 8000412:	2200      	movs	r2, #0
 8000414:	701a      	strb	r2, [r3, #0]
 8000416:	e00e      	b.n	8000436 <check_double_press+0x7e>

    } else {
        is_single_press[button_index] = true;
 8000418:	68fb      	ldr	r3, [r7, #12]
 800041a:	68ba      	ldr	r2, [r7, #8]
 800041c:	4413      	add	r3, r2
 800041e:	2201      	movs	r2, #1
 8000420:	701a      	strb	r2, [r3, #0]
        is_double_press[button_index] = false;
 8000422:	68fb      	ldr	r3, [r7, #12]
 8000424:	687a      	ldr	r2, [r7, #4]
 8000426:	4413      	add	r3, r2
 8000428:	2200      	movs	r2, #0
 800042a:	701a      	strb	r2, [r3, #0]
        is_holding[button_index] = false;
 800042c:	68fb      	ldr	r3, [r7, #12]
 800042e:	683a      	ldr	r2, [r7, #0]
 8000430:	4413      	add	r3, r2
 8000432:	2200      	movs	r2, #0
 8000434:	701a      	strb	r2, [r3, #0]
    }

    button_holding_time[button_index] = decimal_second_count;
 8000436:	68fb      	ldr	r3, [r7, #12]
 8000438:	009b      	lsls	r3, r3, #2
 800043a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800043c:	4413      	add	r3, r2
 800043e:	69ba      	ldr	r2, [r7, #24]
 8000440:	601a      	str	r2, [r3, #0]
}
 8000442:	bf00      	nop
 8000444:	3714      	adds	r7, #20
 8000446:	46bd      	mov	sp, r7
 8000448:	f85d 7b04 	ldr.w	r7, [sp], #4
 800044c:	4770      	bx	lr

0800044e <check_holding>:
                   bool is_holding[],
                   uint32_t decimal_second_count,
                   uint32_t holding_bound,
                   uint32_t button_double_press_time[],
                   uint32_t button_holding_time[])
{
 800044e:	b480      	push	{r7}
 8000450:	b085      	sub	sp, #20
 8000452:	af00      	add	r7, sp, #0
 8000454:	60f8      	str	r0, [r7, #12]
 8000456:	60b9      	str	r1, [r7, #8]
 8000458:	607a      	str	r2, [r7, #4]
 800045a:	603b      	str	r3, [r7, #0]
    if ((decimal_second_count - button_holding_time[button_index]) >= holding_bound) {
 800045c:	68fb      	ldr	r3, [r7, #12]
 800045e:	009b      	lsls	r3, r3, #2
 8000460:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000462:	4413      	add	r3, r2
 8000464:	681b      	ldr	r3, [r3, #0]
 8000466:	69ba      	ldr	r2, [r7, #24]
 8000468:	1ad3      	subs	r3, r2, r3
 800046a:	69fa      	ldr	r2, [r7, #28]
 800046c:	429a      	cmp	r2, r3
 800046e:	d80f      	bhi.n	8000490 <check_holding+0x42>
        is_holding[button_index] = true;
 8000470:	68fb      	ldr	r3, [r7, #12]
 8000472:	683a      	ldr	r2, [r7, #0]
 8000474:	4413      	add	r3, r2
 8000476:	2201      	movs	r2, #1
 8000478:	701a      	strb	r2, [r3, #0]
        is_double_press[button_index] = false;
 800047a:	68fb      	ldr	r3, [r7, #12]
 800047c:	687a      	ldr	r2, [r7, #4]
 800047e:	4413      	add	r3, r2
 8000480:	2200      	movs	r2, #0
 8000482:	701a      	strb	r2, [r3, #0]
        is_single_press[button_index] = false;
 8000484:	68fb      	ldr	r3, [r7, #12]
 8000486:	68ba      	ldr	r2, [r7, #8]
 8000488:	4413      	add	r3, r2
 800048a:	2200      	movs	r2, #0
 800048c:	701a      	strb	r2, [r3, #0]
    } else {
        button_double_press_time[button_index] = decimal_second_count;
    }
}
 800048e:	e005      	b.n	800049c <check_holding+0x4e>
        button_double_press_time[button_index] = decimal_second_count;
 8000490:	68fb      	ldr	r3, [r7, #12]
 8000492:	009b      	lsls	r3, r3, #2
 8000494:	6a3a      	ldr	r2, [r7, #32]
 8000496:	4413      	add	r3, r2
 8000498:	69ba      	ldr	r2, [r7, #24]
 800049a:	601a      	str	r2, [r3, #0]
}
 800049c:	bf00      	nop
 800049e:	3714      	adds	r7, #20
 80004a0:	46bd      	mov	sp, r7
 80004a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004a6:	4770      	bx	lr

080004a8 <coast_lcd_init>:

#include "main.h"
#include "coast.h"
#include "lcd.h"

void coast_lcd_init(){
 80004a8:	b580      	push	{r7, lr}
 80004aa:	af00      	add	r7, sp, #0
	// 1. wait for enough time to stabilise
	 HAL_Delay(50);
 80004ac:	2032      	movs	r0, #50	@ 0x32
 80004ae:	f001 f921 	bl	80016f4 <HAL_Delay>
	 // 2. send command 0011 (function set) and wait for >=4.1 ms (enough wait inside
	 // the pulse)
	 LCD_PutNibble(0b0011);
 80004b2:	2003      	movs	r0, #3
 80004b4:	f000 f83e 	bl	8000534 <LCD_PutNibble>
	 LCD_Pulse();
 80004b8:	f000 f826 	bl	8000508 <LCD_Pulse>
	 HAL_Delay(5);
 80004bc:	2005      	movs	r0, #5
 80004be:	f001 f919 	bl	80016f4 <HAL_Delay>
	 // 3. send command 0011 (function set) again and wait for >=100 us
	 // fill this
	 LCD_PutNibble(0b0011);
 80004c2:	2003      	movs	r0, #3
 80004c4:	f000 f836 	bl	8000534 <LCD_PutNibble>
	 LCD_Pulse();
 80004c8:	f000 f81e 	bl	8000508 <LCD_Pulse>
	 HAL_Delay(1);
 80004cc:	2001      	movs	r0, #1
 80004ce:	f001 f911 	bl	80016f4 <HAL_Delay>
	 // 4. send command 0011 (function set) again
	 // fill this
	 LCD_PutNibble(0b0011);
 80004d2:	2003      	movs	r0, #3
 80004d4:	f000 f82e 	bl	8000534 <LCD_PutNibble>
	 LCD_Pulse();
 80004d8:	f000 f816 	bl	8000508 <LCD_Pulse>
	 // 5. send command 0010 to set to 4-bit bus mode
	 // fill this
	 LCD_PutNibble(0b0010);
 80004dc:	2002      	movs	r0, #2
 80004de:	f000 f829 	bl	8000534 <LCD_PutNibble>
	 LCD_Pulse();
 80004e2:	f000 f811 	bl	8000508 <LCD_Pulse>
	 // 6. send command 0010 1100 (function set: 4-bit mode, 2-lines, 5x8 font)
	 LCD_SendCmd(0b00101100);
 80004e6:	202c      	movs	r0, #44	@ 0x2c
 80004e8:	f000 f876 	bl	80005d8 <LCD_SendCmd>
	 // 7. Send command 0000 1000 to display ON/OFF
	 LCD_SendCmd(0b00001000);
 80004ec:	2008      	movs	r0, #8
 80004ee:	f000 f873 	bl	80005d8 <LCD_SendCmd>
	 // 8. Send command to clear the display
	 // fill this
	 LCD_SendCmd(LCD_CLEAR_DISPLAY);
 80004f2:	2001      	movs	r0, #1
 80004f4:	f000 f870 	bl	80005d8 <LCD_SendCmd>
	 // 9. Send command set entry mode (increment cursor, no display shift)
	 // fill this
	 LCD_SendCmd(0b00000110);
 80004f8:	2006      	movs	r0, #6
 80004fa:	f000 f86d 	bl	80005d8 <LCD_SendCmd>
	 // 10. send command 0000 1111 to display on, cursor on, blink on
	 // fill this
	 LCD_SendCmd(0b00001111);
 80004fe:	200f      	movs	r0, #15
 8000500:	f000 f86a 	bl	80005d8 <LCD_SendCmd>
}
 8000504:	bf00      	nop
 8000506:	bd80      	pop	{r7, pc}

08000508 <LCD_Pulse>:

void LCD_Pulse(){
 8000508:	b580      	push	{r7, lr}
 800050a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LCD_E_Port, LCD_E_Pin, 1);
 800050c:	2201      	movs	r2, #1
 800050e:	2104      	movs	r1, #4
 8000510:	4807      	ldr	r0, [pc, #28]	@ (8000530 <LCD_Pulse+0x28>)
 8000512:	f001 fbc7 	bl	8001ca4 <HAL_GPIO_WritePin>
	HAL_Delay(1);
 8000516:	2001      	movs	r0, #1
 8000518:	f001 f8ec 	bl	80016f4 <HAL_Delay>
	HAL_GPIO_WritePin(LCD_E_Port, LCD_E_Pin, 0);
 800051c:	2200      	movs	r2, #0
 800051e:	2104      	movs	r1, #4
 8000520:	4803      	ldr	r0, [pc, #12]	@ (8000530 <LCD_Pulse+0x28>)
 8000522:	f001 fbbf 	bl	8001ca4 <HAL_GPIO_WritePin>
	HAL_Delay(1);
 8000526:	2001      	movs	r0, #1
 8000528:	f001 f8e4 	bl	80016f4 <HAL_Delay>
}
 800052c:	bf00      	nop
 800052e:	bd80      	pop	{r7, pc}
 8000530:	48000c00 	.word	0x48000c00

08000534 <LCD_PutNibble>:

void LCD_PutNibble(uint8_t nibble){
 8000534:	b580      	push	{r7, lr}
 8000536:	b084      	sub	sp, #16
 8000538:	af00      	add	r7, sp, #0
 800053a:	4603      	mov	r3, r0
 800053c:	71fb      	strb	r3, [r7, #7]
	uint8_t D4 = nibble & 1;
 800053e:	79fb      	ldrb	r3, [r7, #7]
 8000540:	f003 0301 	and.w	r3, r3, #1
 8000544:	73fb      	strb	r3, [r7, #15]
	uint8_t D5 = (nibble >> 1) & 1;
 8000546:	79fb      	ldrb	r3, [r7, #7]
 8000548:	085b      	lsrs	r3, r3, #1
 800054a:	b2db      	uxtb	r3, r3
 800054c:	f003 0301 	and.w	r3, r3, #1
 8000550:	73bb      	strb	r3, [r7, #14]
	uint8_t D6 = (nibble >> 2) & 1;
 8000552:	79fb      	ldrb	r3, [r7, #7]
 8000554:	089b      	lsrs	r3, r3, #2
 8000556:	b2db      	uxtb	r3, r3
 8000558:	f003 0301 	and.w	r3, r3, #1
 800055c:	737b      	strb	r3, [r7, #13]
	uint8_t D7 = (nibble >> 3) & 1;
 800055e:	79fb      	ldrb	r3, [r7, #7]
 8000560:	08db      	lsrs	r3, r3, #3
 8000562:	b2db      	uxtb	r3, r3
 8000564:	f003 0301 	and.w	r3, r3, #1
 8000568:	733b      	strb	r3, [r7, #12]
	HAL_GPIO_WritePin(LCD_Data_Port, LCD_D4_Pin, D4? GPIO_PIN_SET : GPIO_PIN_RESET);
 800056a:	7bfb      	ldrb	r3, [r7, #15]
 800056c:	2b00      	cmp	r3, #0
 800056e:	bf14      	ite	ne
 8000570:	2301      	movne	r3, #1
 8000572:	2300      	moveq	r3, #0
 8000574:	b2db      	uxtb	r3, r3
 8000576:	461a      	mov	r2, r3
 8000578:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800057c:	4815      	ldr	r0, [pc, #84]	@ (80005d4 <LCD_PutNibble+0xa0>)
 800057e:	f001 fb91 	bl	8001ca4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_Data_Port, LCD_D5_Pin, D5? GPIO_PIN_SET : GPIO_PIN_RESET);
 8000582:	7bbb      	ldrb	r3, [r7, #14]
 8000584:	2b00      	cmp	r3, #0
 8000586:	bf14      	ite	ne
 8000588:	2301      	movne	r3, #1
 800058a:	2300      	moveq	r3, #0
 800058c:	b2db      	uxtb	r3, r3
 800058e:	461a      	mov	r2, r3
 8000590:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000594:	480f      	ldr	r0, [pc, #60]	@ (80005d4 <LCD_PutNibble+0xa0>)
 8000596:	f001 fb85 	bl	8001ca4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_Data_Port, LCD_D6_Pin, D6? GPIO_PIN_SET : GPIO_PIN_RESET);
 800059a:	7b7b      	ldrb	r3, [r7, #13]
 800059c:	2b00      	cmp	r3, #0
 800059e:	bf14      	ite	ne
 80005a0:	2301      	movne	r3, #1
 80005a2:	2300      	moveq	r3, #0
 80005a4:	b2db      	uxtb	r3, r3
 80005a6:	461a      	mov	r2, r3
 80005a8:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80005ac:	4809      	ldr	r0, [pc, #36]	@ (80005d4 <LCD_PutNibble+0xa0>)
 80005ae:	f001 fb79 	bl	8001ca4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_Data_Port, LCD_D7_Pin, D7? GPIO_PIN_SET : GPIO_PIN_RESET);
 80005b2:	7b3b      	ldrb	r3, [r7, #12]
 80005b4:	2b00      	cmp	r3, #0
 80005b6:	bf14      	ite	ne
 80005b8:	2301      	movne	r3, #1
 80005ba:	2300      	moveq	r3, #0
 80005bc:	b2db      	uxtb	r3, r3
 80005be:	461a      	mov	r2, r3
 80005c0:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80005c4:	4803      	ldr	r0, [pc, #12]	@ (80005d4 <LCD_PutNibble+0xa0>)
 80005c6:	f001 fb6d 	bl	8001ca4 <HAL_GPIO_WritePin>
}
 80005ca:	bf00      	nop
 80005cc:	3710      	adds	r7, #16
 80005ce:	46bd      	mov	sp, r7
 80005d0:	bd80      	pop	{r7, pc}
 80005d2:	bf00      	nop
 80005d4:	48000800 	.word	0x48000800

080005d8 <LCD_SendCmd>:

void LCD_SendCmd(uint8_t c){
 80005d8:	b580      	push	{r7, lr}
 80005da:	b082      	sub	sp, #8
 80005dc:	af00      	add	r7, sp, #0
 80005de:	4603      	mov	r3, r0
 80005e0:	71fb      	strb	r3, [r7, #7]
	LCD_PutNibble(c >> 4);
 80005e2:	79fb      	ldrb	r3, [r7, #7]
 80005e4:	091b      	lsrs	r3, r3, #4
 80005e6:	b2db      	uxtb	r3, r3
 80005e8:	4618      	mov	r0, r3
 80005ea:	f7ff ffa3 	bl	8000534 <LCD_PutNibble>
	LCD_Pulse();
 80005ee:	f7ff ff8b 	bl	8000508 <LCD_Pulse>
	LCD_PutNibble(c);
 80005f2:	79fb      	ldrb	r3, [r7, #7]
 80005f4:	4618      	mov	r0, r3
 80005f6:	f7ff ff9d 	bl	8000534 <LCD_PutNibble>
	LCD_Pulse();
 80005fa:	f7ff ff85 	bl	8000508 <LCD_Pulse>
}
 80005fe:	bf00      	nop
 8000600:	3708      	adds	r7, #8
 8000602:	46bd      	mov	sp, r7
 8000604:	bd80      	pop	{r7, pc}

08000606 <LCD_SendData>:


void LCD_SendData(uint8_t c){
 8000606:	b580      	push	{r7, lr}
 8000608:	b082      	sub	sp, #8
 800060a:	af00      	add	r7, sp, #0
 800060c:	4603      	mov	r3, r0
 800060e:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(LCD_RS_Port, LCD_RS_Pin, 1);
 8000610:	2201      	movs	r2, #1
 8000612:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000616:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800061a:	f001 fb43 	bl	8001ca4 <HAL_GPIO_WritePin>
	LCD_PutNibble(c >> 4);
 800061e:	79fb      	ldrb	r3, [r7, #7]
 8000620:	091b      	lsrs	r3, r3, #4
 8000622:	b2db      	uxtb	r3, r3
 8000624:	4618      	mov	r0, r3
 8000626:	f7ff ff85 	bl	8000534 <LCD_PutNibble>
	LCD_Pulse();
 800062a:	f7ff ff6d 	bl	8000508 <LCD_Pulse>
	LCD_PutNibble(c);
 800062e:	79fb      	ldrb	r3, [r7, #7]
 8000630:	4618      	mov	r0, r3
 8000632:	f7ff ff7f 	bl	8000534 <LCD_PutNibble>
	LCD_Pulse();
 8000636:	f7ff ff67 	bl	8000508 <LCD_Pulse>
	HAL_GPIO_WritePin(LCD_RS_Port, LCD_RS_Pin, 0);
 800063a:	2200      	movs	r2, #0
 800063c:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000640:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000644:	f001 fb2e 	bl	8001ca4 <HAL_GPIO_WritePin>
}
 8000648:	bf00      	nop
 800064a:	3708      	adds	r7, #8
 800064c:	46bd      	mov	sp, r7
 800064e:	bd80      	pop	{r7, pc}

08000650 <LCD_SendStr>:

// send string to LCD data
void LCD_SendStr(char *str){
 8000650:	b580      	push	{r7, lr}
 8000652:	b084      	sub	sp, #16
 8000654:	af00      	add	r7, sp, #0
 8000656:	6078      	str	r0, [r7, #4]
	for (int i = 0; str[i]; i++) {
 8000658:	2300      	movs	r3, #0
 800065a:	60fb      	str	r3, [r7, #12]
 800065c:	e00f      	b.n	800067e <LCD_SendStr+0x2e>
		if (i == 15) {
 800065e:	68fb      	ldr	r3, [r7, #12]
 8000660:	2b0f      	cmp	r3, #15
 8000662:	d102      	bne.n	800066a <LCD_SendStr+0x1a>
			LCD_SendCmd(LCD_SECOND_LINE);
 8000664:	20c0      	movs	r0, #192	@ 0xc0
 8000666:	f7ff ffb7 	bl	80005d8 <LCD_SendCmd>
		}
		LCD_SendData((uint8_t)str[i]);
 800066a:	68fb      	ldr	r3, [r7, #12]
 800066c:	687a      	ldr	r2, [r7, #4]
 800066e:	4413      	add	r3, r2
 8000670:	781b      	ldrb	r3, [r3, #0]
 8000672:	4618      	mov	r0, r3
 8000674:	f7ff ffc7 	bl	8000606 <LCD_SendData>
	for (int i = 0; str[i]; i++) {
 8000678:	68fb      	ldr	r3, [r7, #12]
 800067a:	3301      	adds	r3, #1
 800067c:	60fb      	str	r3, [r7, #12]
 800067e:	68fb      	ldr	r3, [r7, #12]
 8000680:	687a      	ldr	r2, [r7, #4]
 8000682:	4413      	add	r3, r2
 8000684:	781b      	ldrb	r3, [r3, #0]
 8000686:	2b00      	cmp	r3, #0
 8000688:	d1e9      	bne.n	800065e <LCD_SendStr+0xe>
	}
}
 800068a:	bf00      	nop
 800068c:	bf00      	nop
 800068e:	3710      	adds	r7, #16
 8000690:	46bd      	mov	sp, r7
 8000692:	bd80      	pop	{r7, pc}

08000694 <HAL_GPIO_EXTI_Callback>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 8000694:	b580      	push	{r7, lr}
 8000696:	b086      	sub	sp, #24
 8000698:	af04      	add	r7, sp, #16
 800069a:	4603      	mov	r3, r0
 800069c:	80fb      	strh	r3, [r7, #6]
	if (GPIO_Pin == B1_Pin) {
 800069e:	88fb      	ldrh	r3, [r7, #6]
 80006a0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80006a4:	d139      	bne.n	800071a <HAL_GPIO_EXTI_Callback+0x86>
		/* B1 is pressed */
		if (HAL_GPIO_ReadPin(B1_GPIO_Port, B1_Pin) == 0) {
 80006a6:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80006aa:	4874      	ldr	r0, [pc, #464]	@ (800087c <HAL_GPIO_EXTI_Callback+0x1e8>)
 80006ac:	f001 fae2 	bl	8001c74 <HAL_GPIO_ReadPin>
 80006b0:	4603      	mov	r3, r0
 80006b2:	2b00      	cmp	r3, #0
 80006b4:	d120      	bne.n	80006f8 <HAL_GPIO_EXTI_Callback+0x64>
			/* sound indication */
			if (enable_button_sound) {
 80006b6:	4b72      	ldr	r3, [pc, #456]	@ (8000880 <HAL_GPIO_EXTI_Callback+0x1ec>)
 80006b8:	781b      	ldrb	r3, [r3, #0]
 80006ba:	2b00      	cmp	r3, #0
 80006bc:	d002      	beq.n	80006c4 <HAL_GPIO_EXTI_Callback+0x30>
				button_sound = true;
 80006be:	4b71      	ldr	r3, [pc, #452]	@ (8000884 <HAL_GPIO_EXTI_Callback+0x1f0>)
 80006c0:	2201      	movs	r2, #1
 80006c2:	701a      	strb	r2, [r3, #0]
			}
			switch (currentScreen) {
 80006c4:	4b70      	ldr	r3, [pc, #448]	@ (8000888 <HAL_GPIO_EXTI_Callback+0x1f4>)
 80006c6:	781b      	ldrb	r3, [r3, #0]
 80006c8:	b2db      	uxtb	r3, r3
 80006ca:	2b01      	cmp	r3, #1
 80006cc:	d103      	bne.n	80006d6 <HAL_GPIO_EXTI_Callback+0x42>
			case HOME:
				currentScreen = TIME;
 80006ce:	4b6e      	ldr	r3, [pc, #440]	@ (8000888 <HAL_GPIO_EXTI_Callback+0x1f4>)
 80006d0:	2202      	movs	r2, #2
 80006d2:	701a      	strb	r2, [r3, #0]
				break;
 80006d4:	bf00      	nop
			}
			check_double_press(0, is_single_press, is_double_press, is_holding,
 80006d6:	4b6d      	ldr	r3, [pc, #436]	@ (800088c <HAL_GPIO_EXTI_Callback+0x1f8>)
 80006d8:	681b      	ldr	r3, [r3, #0]
 80006da:	4a6d      	ldr	r2, [pc, #436]	@ (8000890 <HAL_GPIO_EXTI_Callback+0x1fc>)
 80006dc:	6812      	ldr	r2, [r2, #0]
 80006de:	496d      	ldr	r1, [pc, #436]	@ (8000894 <HAL_GPIO_EXTI_Callback+0x200>)
 80006e0:	9103      	str	r1, [sp, #12]
 80006e2:	496d      	ldr	r1, [pc, #436]	@ (8000898 <HAL_GPIO_EXTI_Callback+0x204>)
 80006e4:	9102      	str	r1, [sp, #8]
 80006e6:	9201      	str	r2, [sp, #4]
 80006e8:	9300      	str	r3, [sp, #0]
 80006ea:	4b6c      	ldr	r3, [pc, #432]	@ (800089c <HAL_GPIO_EXTI_Callback+0x208>)
 80006ec:	4a6c      	ldr	r2, [pc, #432]	@ (80008a0 <HAL_GPIO_EXTI_Callback+0x20c>)
 80006ee:	496d      	ldr	r1, [pc, #436]	@ (80008a4 <HAL_GPIO_EXTI_Callback+0x210>)
 80006f0:	2000      	movs	r0, #0
 80006f2:	f7ff fe61 	bl	80003b8 <check_double_press>
						  holding_bound,
						  button_double_press_time,
						  button_holding_time);
		}
	}
}
 80006f6:	e0bc      	b.n	8000872 <HAL_GPIO_EXTI_Callback+0x1de>
			check_holding(0,
 80006f8:	4b64      	ldr	r3, [pc, #400]	@ (800088c <HAL_GPIO_EXTI_Callback+0x1f8>)
 80006fa:	681b      	ldr	r3, [r3, #0]
 80006fc:	4a6a      	ldr	r2, [pc, #424]	@ (80008a8 <HAL_GPIO_EXTI_Callback+0x214>)
 80006fe:	6812      	ldr	r2, [r2, #0]
 8000700:	4964      	ldr	r1, [pc, #400]	@ (8000894 <HAL_GPIO_EXTI_Callback+0x200>)
 8000702:	9103      	str	r1, [sp, #12]
 8000704:	4964      	ldr	r1, [pc, #400]	@ (8000898 <HAL_GPIO_EXTI_Callback+0x204>)
 8000706:	9102      	str	r1, [sp, #8]
 8000708:	9201      	str	r2, [sp, #4]
 800070a:	9300      	str	r3, [sp, #0]
 800070c:	4b63      	ldr	r3, [pc, #396]	@ (800089c <HAL_GPIO_EXTI_Callback+0x208>)
 800070e:	4a64      	ldr	r2, [pc, #400]	@ (80008a0 <HAL_GPIO_EXTI_Callback+0x20c>)
 8000710:	4964      	ldr	r1, [pc, #400]	@ (80008a4 <HAL_GPIO_EXTI_Callback+0x210>)
 8000712:	2000      	movs	r0, #0
 8000714:	f7ff fe9b 	bl	800044e <check_holding>
}
 8000718:	e0ab      	b.n	8000872 <HAL_GPIO_EXTI_Callback+0x1de>
	} else if (GPIO_Pin == SW1_Pin) {
 800071a:	88fb      	ldrh	r3, [r7, #6]
 800071c:	2b02      	cmp	r3, #2
 800071e:	d139      	bne.n	8000794 <HAL_GPIO_EXTI_Callback+0x100>
		if (HAL_GPIO_ReadPin(SW1_GPIO_Port, SW1_Pin) == 1) {
 8000720:	2102      	movs	r1, #2
 8000722:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000726:	f001 faa5 	bl	8001c74 <HAL_GPIO_ReadPin>
 800072a:	4603      	mov	r3, r0
 800072c:	2b01      	cmp	r3, #1
 800072e:	d120      	bne.n	8000772 <HAL_GPIO_EXTI_Callback+0xde>
			if (enable_button_sound) {
 8000730:	4b53      	ldr	r3, [pc, #332]	@ (8000880 <HAL_GPIO_EXTI_Callback+0x1ec>)
 8000732:	781b      	ldrb	r3, [r3, #0]
 8000734:	2b00      	cmp	r3, #0
 8000736:	d002      	beq.n	800073e <HAL_GPIO_EXTI_Callback+0xaa>
				button_sound = true;
 8000738:	4b52      	ldr	r3, [pc, #328]	@ (8000884 <HAL_GPIO_EXTI_Callback+0x1f0>)
 800073a:	2201      	movs	r2, #1
 800073c:	701a      	strb	r2, [r3, #0]
			switch (currentScreen){
 800073e:	4b52      	ldr	r3, [pc, #328]	@ (8000888 <HAL_GPIO_EXTI_Callback+0x1f4>)
 8000740:	781b      	ldrb	r3, [r3, #0]
 8000742:	b2db      	uxtb	r3, r3
 8000744:	2b03      	cmp	r3, #3
 8000746:	d103      	bne.n	8000750 <HAL_GPIO_EXTI_Callback+0xbc>
					currentScreen = TIME;
 8000748:	4b4f      	ldr	r3, [pc, #316]	@ (8000888 <HAL_GPIO_EXTI_Callback+0x1f4>)
 800074a:	2202      	movs	r2, #2
 800074c:	701a      	strb	r2, [r3, #0]
					break;
 800074e:	bf00      	nop
			check_double_press(1, is_single_press, is_double_press, is_holding,
 8000750:	4b4e      	ldr	r3, [pc, #312]	@ (800088c <HAL_GPIO_EXTI_Callback+0x1f8>)
 8000752:	681b      	ldr	r3, [r3, #0]
 8000754:	4a4e      	ldr	r2, [pc, #312]	@ (8000890 <HAL_GPIO_EXTI_Callback+0x1fc>)
 8000756:	6812      	ldr	r2, [r2, #0]
 8000758:	494e      	ldr	r1, [pc, #312]	@ (8000894 <HAL_GPIO_EXTI_Callback+0x200>)
 800075a:	9103      	str	r1, [sp, #12]
 800075c:	494e      	ldr	r1, [pc, #312]	@ (8000898 <HAL_GPIO_EXTI_Callback+0x204>)
 800075e:	9102      	str	r1, [sp, #8]
 8000760:	9201      	str	r2, [sp, #4]
 8000762:	9300      	str	r3, [sp, #0]
 8000764:	4b4d      	ldr	r3, [pc, #308]	@ (800089c <HAL_GPIO_EXTI_Callback+0x208>)
 8000766:	4a4e      	ldr	r2, [pc, #312]	@ (80008a0 <HAL_GPIO_EXTI_Callback+0x20c>)
 8000768:	494e      	ldr	r1, [pc, #312]	@ (80008a4 <HAL_GPIO_EXTI_Callback+0x210>)
 800076a:	2001      	movs	r0, #1
 800076c:	f7ff fe24 	bl	80003b8 <check_double_press>
}
 8000770:	e07f      	b.n	8000872 <HAL_GPIO_EXTI_Callback+0x1de>
			check_holding(1,
 8000772:	4b46      	ldr	r3, [pc, #280]	@ (800088c <HAL_GPIO_EXTI_Callback+0x1f8>)
 8000774:	681b      	ldr	r3, [r3, #0]
 8000776:	4a4c      	ldr	r2, [pc, #304]	@ (80008a8 <HAL_GPIO_EXTI_Callback+0x214>)
 8000778:	6812      	ldr	r2, [r2, #0]
 800077a:	4946      	ldr	r1, [pc, #280]	@ (8000894 <HAL_GPIO_EXTI_Callback+0x200>)
 800077c:	9103      	str	r1, [sp, #12]
 800077e:	4946      	ldr	r1, [pc, #280]	@ (8000898 <HAL_GPIO_EXTI_Callback+0x204>)
 8000780:	9102      	str	r1, [sp, #8]
 8000782:	9201      	str	r2, [sp, #4]
 8000784:	9300      	str	r3, [sp, #0]
 8000786:	4b45      	ldr	r3, [pc, #276]	@ (800089c <HAL_GPIO_EXTI_Callback+0x208>)
 8000788:	4a45      	ldr	r2, [pc, #276]	@ (80008a0 <HAL_GPIO_EXTI_Callback+0x20c>)
 800078a:	4946      	ldr	r1, [pc, #280]	@ (80008a4 <HAL_GPIO_EXTI_Callback+0x210>)
 800078c:	2001      	movs	r0, #1
 800078e:	f7ff fe5e 	bl	800044e <check_holding>
}
 8000792:	e06e      	b.n	8000872 <HAL_GPIO_EXTI_Callback+0x1de>
	} else if (GPIO_Pin == SW2_Pin) {
 8000794:	88fb      	ldrh	r3, [r7, #6]
 8000796:	2b10      	cmp	r3, #16
 8000798:	d133      	bne.n	8000802 <HAL_GPIO_EXTI_Callback+0x16e>
		if (HAL_GPIO_ReadPin(SW2_GPIO_Port, SW2_Pin) == 1) {
 800079a:	2110      	movs	r1, #16
 800079c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80007a0:	f001 fa68 	bl	8001c74 <HAL_GPIO_ReadPin>
 80007a4:	4603      	mov	r3, r0
 80007a6:	2b01      	cmp	r3, #1
 80007a8:	d11a      	bne.n	80007e0 <HAL_GPIO_EXTI_Callback+0x14c>
			if (enable_button_sound) {
 80007aa:	4b35      	ldr	r3, [pc, #212]	@ (8000880 <HAL_GPIO_EXTI_Callback+0x1ec>)
 80007ac:	781b      	ldrb	r3, [r3, #0]
 80007ae:	2b00      	cmp	r3, #0
 80007b0:	d002      	beq.n	80007b8 <HAL_GPIO_EXTI_Callback+0x124>
				button_sound = true;
 80007b2:	4b34      	ldr	r3, [pc, #208]	@ (8000884 <HAL_GPIO_EXTI_Callback+0x1f0>)
 80007b4:	2201      	movs	r2, #1
 80007b6:	701a      	strb	r2, [r3, #0]
			currentScreen = HOME;
 80007b8:	4b33      	ldr	r3, [pc, #204]	@ (8000888 <HAL_GPIO_EXTI_Callback+0x1f4>)
 80007ba:	2201      	movs	r2, #1
 80007bc:	701a      	strb	r2, [r3, #0]
			check_double_press(2, is_single_press, is_double_press, is_holding,
 80007be:	4b33      	ldr	r3, [pc, #204]	@ (800088c <HAL_GPIO_EXTI_Callback+0x1f8>)
 80007c0:	681b      	ldr	r3, [r3, #0]
 80007c2:	4a33      	ldr	r2, [pc, #204]	@ (8000890 <HAL_GPIO_EXTI_Callback+0x1fc>)
 80007c4:	6812      	ldr	r2, [r2, #0]
 80007c6:	4933      	ldr	r1, [pc, #204]	@ (8000894 <HAL_GPIO_EXTI_Callback+0x200>)
 80007c8:	9103      	str	r1, [sp, #12]
 80007ca:	4933      	ldr	r1, [pc, #204]	@ (8000898 <HAL_GPIO_EXTI_Callback+0x204>)
 80007cc:	9102      	str	r1, [sp, #8]
 80007ce:	9201      	str	r2, [sp, #4]
 80007d0:	9300      	str	r3, [sp, #0]
 80007d2:	4b32      	ldr	r3, [pc, #200]	@ (800089c <HAL_GPIO_EXTI_Callback+0x208>)
 80007d4:	4a32      	ldr	r2, [pc, #200]	@ (80008a0 <HAL_GPIO_EXTI_Callback+0x20c>)
 80007d6:	4933      	ldr	r1, [pc, #204]	@ (80008a4 <HAL_GPIO_EXTI_Callback+0x210>)
 80007d8:	2002      	movs	r0, #2
 80007da:	f7ff fded 	bl	80003b8 <check_double_press>
}
 80007de:	e048      	b.n	8000872 <HAL_GPIO_EXTI_Callback+0x1de>
			check_holding(2,
 80007e0:	4b2a      	ldr	r3, [pc, #168]	@ (800088c <HAL_GPIO_EXTI_Callback+0x1f8>)
 80007e2:	681b      	ldr	r3, [r3, #0]
 80007e4:	4a30      	ldr	r2, [pc, #192]	@ (80008a8 <HAL_GPIO_EXTI_Callback+0x214>)
 80007e6:	6812      	ldr	r2, [r2, #0]
 80007e8:	492a      	ldr	r1, [pc, #168]	@ (8000894 <HAL_GPIO_EXTI_Callback+0x200>)
 80007ea:	9103      	str	r1, [sp, #12]
 80007ec:	492a      	ldr	r1, [pc, #168]	@ (8000898 <HAL_GPIO_EXTI_Callback+0x204>)
 80007ee:	9102      	str	r1, [sp, #8]
 80007f0:	9201      	str	r2, [sp, #4]
 80007f2:	9300      	str	r3, [sp, #0]
 80007f4:	4b29      	ldr	r3, [pc, #164]	@ (800089c <HAL_GPIO_EXTI_Callback+0x208>)
 80007f6:	4a2a      	ldr	r2, [pc, #168]	@ (80008a0 <HAL_GPIO_EXTI_Callback+0x20c>)
 80007f8:	492a      	ldr	r1, [pc, #168]	@ (80008a4 <HAL_GPIO_EXTI_Callback+0x210>)
 80007fa:	2002      	movs	r0, #2
 80007fc:	f7ff fe27 	bl	800044e <check_holding>
}
 8000800:	e037      	b.n	8000872 <HAL_GPIO_EXTI_Callback+0x1de>
		if (HAL_GPIO_ReadPin(SW3_GPIO_Port, SW3_Pin) == 1) {
 8000802:	2101      	movs	r1, #1
 8000804:	4829      	ldr	r0, [pc, #164]	@ (80008ac <HAL_GPIO_EXTI_Callback+0x218>)
 8000806:	f001 fa35 	bl	8001c74 <HAL_GPIO_ReadPin>
 800080a:	4603      	mov	r3, r0
 800080c:	2b01      	cmp	r3, #1
 800080e:	d120      	bne.n	8000852 <HAL_GPIO_EXTI_Callback+0x1be>
			if (enable_button_sound) {
 8000810:	4b1b      	ldr	r3, [pc, #108]	@ (8000880 <HAL_GPIO_EXTI_Callback+0x1ec>)
 8000812:	781b      	ldrb	r3, [r3, #0]
 8000814:	2b00      	cmp	r3, #0
 8000816:	d002      	beq.n	800081e <HAL_GPIO_EXTI_Callback+0x18a>
				button_sound = true;
 8000818:	4b1a      	ldr	r3, [pc, #104]	@ (8000884 <HAL_GPIO_EXTI_Callback+0x1f0>)
 800081a:	2201      	movs	r2, #1
 800081c:	701a      	strb	r2, [r3, #0]
			switch (currentScreen) {
 800081e:	4b1a      	ldr	r3, [pc, #104]	@ (8000888 <HAL_GPIO_EXTI_Callback+0x1f4>)
 8000820:	781b      	ldrb	r3, [r3, #0]
 8000822:	b2db      	uxtb	r3, r3
 8000824:	2b02      	cmp	r3, #2
 8000826:	d103      	bne.n	8000830 <HAL_GPIO_EXTI_Callback+0x19c>
				currentScreen = ALARM;
 8000828:	4b17      	ldr	r3, [pc, #92]	@ (8000888 <HAL_GPIO_EXTI_Callback+0x1f4>)
 800082a:	2203      	movs	r2, #3
 800082c:	701a      	strb	r2, [r3, #0]
				break;
 800082e:	bf00      	nop
			check_double_press(3, is_single_press, is_double_press, is_holding,
 8000830:	4b16      	ldr	r3, [pc, #88]	@ (800088c <HAL_GPIO_EXTI_Callback+0x1f8>)
 8000832:	681b      	ldr	r3, [r3, #0]
 8000834:	4a16      	ldr	r2, [pc, #88]	@ (8000890 <HAL_GPIO_EXTI_Callback+0x1fc>)
 8000836:	6812      	ldr	r2, [r2, #0]
 8000838:	4916      	ldr	r1, [pc, #88]	@ (8000894 <HAL_GPIO_EXTI_Callback+0x200>)
 800083a:	9103      	str	r1, [sp, #12]
 800083c:	4916      	ldr	r1, [pc, #88]	@ (8000898 <HAL_GPIO_EXTI_Callback+0x204>)
 800083e:	9102      	str	r1, [sp, #8]
 8000840:	9201      	str	r2, [sp, #4]
 8000842:	9300      	str	r3, [sp, #0]
 8000844:	4b15      	ldr	r3, [pc, #84]	@ (800089c <HAL_GPIO_EXTI_Callback+0x208>)
 8000846:	4a16      	ldr	r2, [pc, #88]	@ (80008a0 <HAL_GPIO_EXTI_Callback+0x20c>)
 8000848:	4916      	ldr	r1, [pc, #88]	@ (80008a4 <HAL_GPIO_EXTI_Callback+0x210>)
 800084a:	2003      	movs	r0, #3
 800084c:	f7ff fdb4 	bl	80003b8 <check_double_press>
}
 8000850:	e00f      	b.n	8000872 <HAL_GPIO_EXTI_Callback+0x1de>
			check_holding(2,
 8000852:	4b0e      	ldr	r3, [pc, #56]	@ (800088c <HAL_GPIO_EXTI_Callback+0x1f8>)
 8000854:	681b      	ldr	r3, [r3, #0]
 8000856:	4a14      	ldr	r2, [pc, #80]	@ (80008a8 <HAL_GPIO_EXTI_Callback+0x214>)
 8000858:	6812      	ldr	r2, [r2, #0]
 800085a:	490e      	ldr	r1, [pc, #56]	@ (8000894 <HAL_GPIO_EXTI_Callback+0x200>)
 800085c:	9103      	str	r1, [sp, #12]
 800085e:	490e      	ldr	r1, [pc, #56]	@ (8000898 <HAL_GPIO_EXTI_Callback+0x204>)
 8000860:	9102      	str	r1, [sp, #8]
 8000862:	9201      	str	r2, [sp, #4]
 8000864:	9300      	str	r3, [sp, #0]
 8000866:	4b0d      	ldr	r3, [pc, #52]	@ (800089c <HAL_GPIO_EXTI_Callback+0x208>)
 8000868:	4a0d      	ldr	r2, [pc, #52]	@ (80008a0 <HAL_GPIO_EXTI_Callback+0x20c>)
 800086a:	490e      	ldr	r1, [pc, #56]	@ (80008a4 <HAL_GPIO_EXTI_Callback+0x210>)
 800086c:	2002      	movs	r0, #2
 800086e:	f7ff fdee 	bl	800044e <check_holding>
}
 8000872:	bf00      	nop
 8000874:	3708      	adds	r7, #8
 8000876:	46bd      	mov	sp, r7
 8000878:	bd80      	pop	{r7, pc}
 800087a:	bf00      	nop
 800087c:	48000800 	.word	0x48000800
 8000880:	20000008 	.word	0x20000008
 8000884:	200001d8 	.word	0x200001d8
 8000888:	20000009 	.word	0x20000009
 800088c:	200001a8 	.word	0x200001a8
 8000890:	20000000 	.word	0x20000000
 8000894:	200001bc 	.word	0x200001bc
 8000898:	200001ac 	.word	0x200001ac
 800089c:	200001d4 	.word	0x200001d4
 80008a0:	200001d0 	.word	0x200001d0
 80008a4:	200001cc 	.word	0x200001cc
 80008a8:	20000004 	.word	0x20000004
 80008ac:	48000400 	.word	0x48000400

080008b0 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 80008b0:	b480      	push	{r7}
 80008b2:	b083      	sub	sp, #12
 80008b4:	af00      	add	r7, sp, #0
 80008b6:	6078      	str	r0, [r7, #4]
	if (htim == &htim6) {
 80008b8:	687b      	ldr	r3, [r7, #4]
 80008ba:	4a07      	ldr	r2, [pc, #28]	@ (80008d8 <HAL_TIM_PeriodElapsedCallback+0x28>)
 80008bc:	4293      	cmp	r3, r2
 80008be:	d104      	bne.n	80008ca <HAL_TIM_PeriodElapsedCallback+0x1a>
		seconds++;
 80008c0:	4b06      	ldr	r3, [pc, #24]	@ (80008dc <HAL_TIM_PeriodElapsedCallback+0x2c>)
 80008c2:	681b      	ldr	r3, [r3, #0]
 80008c4:	3301      	adds	r3, #1
 80008c6:	4a05      	ldr	r2, [pc, #20]	@ (80008dc <HAL_TIM_PeriodElapsedCallback+0x2c>)
 80008c8:	6013      	str	r3, [r2, #0]
	}
}
 80008ca:	bf00      	nop
 80008cc:	370c      	adds	r7, #12
 80008ce:	46bd      	mov	sp, r7
 80008d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008d4:	4770      	bx	lr
 80008d6:	bf00      	nop
 80008d8:	20000108 	.word	0x20000108
 80008dc:	200001a4 	.word	0x200001a4

080008e0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80008e0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80008e2:	b093      	sub	sp, #76	@ 0x4c
 80008e4:	af12      	add	r7, sp, #72	@ 0x48
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80008e6:	f000 fe9f 	bl	8001628 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80008ea:	f000 f8c5 	bl	8000a78 <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  system_clock_setup();
 80008ee:	f000 fbdf 	bl	80010b0 <system_clock_setup>
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80008f2:	f000 fadb 	bl	8000eac <MX_GPIO_Init>
  MX_RTC_Init();
 80008f6:	f000 f925 	bl	8000b44 <MX_RTC_Init>
  MX_TIM1_Init();
 80008fa:	f000 f9af 	bl	8000c5c <MX_TIM1_Init>
  MX_TIM6_Init();
 80008fe:	f000 fa67 	bl	8000dd0 <MX_TIM6_Init>
  MX_TIM7_Init();
 8000902:	f000 fa9d 	bl	8000e40 <MX_TIM7_Init>
  /* USER CODE BEGIN 2 */

  //timeDateInit();
  coast_lcd_init();
 8000906:	f7ff fdcf 	bl	80004a8 <coast_lcd_init>
  HAL_TIM_Base_Start_IT(&htim6);
 800090a:	4853      	ldr	r0, [pc, #332]	@ (8000a58 <main+0x178>)
 800090c:	f003 fa8a 	bl	8003e24 <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start_IT(&htim7);
 8000910:	4852      	ldr	r0, [pc, #328]	@ (8000a5c <main+0x17c>)
 8000912:	f003 fa87 	bl	8003e24 <HAL_TIM_Base_Start_IT>
//	  coast_asm_delay(450);
//	  generate_sound(440,50,htim1);
//	  coast_asm_delay(150);
//	  generate_sound(392,50,htim1);
//	  coast_asm_delay(300);
	  stop_sound(htim1);
 8000916:	4e52      	ldr	r6, [pc, #328]	@ (8000a60 <main+0x180>)
 8000918:	466d      	mov	r5, sp
 800091a:	f106 0410 	add.w	r4, r6, #16
 800091e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000920:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000922:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000924:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000926:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000928:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800092a:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 800092e:	e885 0007 	stmia.w	r5, {r0, r1, r2}
 8000932:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 8000936:	f7ff fce7 	bl	8000308 <stop_sound>
	  if (button_sound) {
 800093a:	4b4a      	ldr	r3, [pc, #296]	@ (8000a64 <main+0x184>)
 800093c:	781b      	ldrb	r3, [r3, #0]
 800093e:	2b00      	cmp	r3, #0
 8000940:	d020      	beq.n	8000984 <main+0xa4>
		  play_note(460, 450, 50, htim1);
 8000942:	4c47      	ldr	r4, [pc, #284]	@ (8000a60 <main+0x180>)
 8000944:	4668      	mov	r0, sp
 8000946:	1d23      	adds	r3, r4, #4
 8000948:	2248      	movs	r2, #72	@ 0x48
 800094a:	4619      	mov	r1, r3
 800094c:	f004 fde2 	bl	8005514 <memcpy>
 8000950:	6823      	ldr	r3, [r4, #0]
 8000952:	2232      	movs	r2, #50	@ 0x32
 8000954:	f44f 71e1 	mov.w	r1, #450	@ 0x1c2
 8000958:	f44f 70e6 	mov.w	r0, #460	@ 0x1cc
 800095c:	f7ff fce6 	bl	800032c <play_note>
		  play_note(300, 150, 50, htim1);
 8000960:	4c3f      	ldr	r4, [pc, #252]	@ (8000a60 <main+0x180>)
 8000962:	4668      	mov	r0, sp
 8000964:	1d23      	adds	r3, r4, #4
 8000966:	2248      	movs	r2, #72	@ 0x48
 8000968:	4619      	mov	r1, r3
 800096a:	f004 fdd3 	bl	8005514 <memcpy>
 800096e:	6823      	ldr	r3, [r4, #0]
 8000970:	2232      	movs	r2, #50	@ 0x32
 8000972:	2196      	movs	r1, #150	@ 0x96
 8000974:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 8000978:	f7ff fcd8 	bl	800032c <play_note>
		  button_sound = false;
 800097c:	4b39      	ldr	r3, [pc, #228]	@ (8000a64 <main+0x184>)
 800097e:	2200      	movs	r2, #0
 8000980:	701a      	strb	r2, [r3, #0]
 8000982:	e011      	b.n	80009a8 <main+0xc8>
	  } else {
		  stop_sound(htim1);
 8000984:	4e36      	ldr	r6, [pc, #216]	@ (8000a60 <main+0x180>)
 8000986:	466d      	mov	r5, sp
 8000988:	f106 0410 	add.w	r4, r6, #16
 800098c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800098e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000990:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000992:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000994:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000996:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000998:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 800099c:	e885 0007 	stmia.w	r5, {r0, r1, r2}
 80009a0:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 80009a4:	f7ff fcb0 	bl	8000308 <stop_sound>
	  }
	  if (currentScreen != previousScreen) {
 80009a8:	4b2f      	ldr	r3, [pc, #188]	@ (8000a68 <main+0x188>)
 80009aa:	781b      	ldrb	r3, [r3, #0]
 80009ac:	b2da      	uxtb	r2, r3
 80009ae:	4b2f      	ldr	r3, [pc, #188]	@ (8000a6c <main+0x18c>)
 80009b0:	781b      	ldrb	r3, [r3, #0]
 80009b2:	b2db      	uxtb	r3, r3
 80009b4:	429a      	cmp	r2, r3
 80009b6:	d025      	beq.n	8000a04 <main+0x124>
	  	LCD_SendCmd(LCD_CLEAR_DISPLAY);
 80009b8:	2001      	movs	r0, #1
 80009ba:	f7ff fe0d 	bl	80005d8 <LCD_SendCmd>
	  	HAL_Delay(2);
 80009be:	2002      	movs	r0, #2
 80009c0:	f000 fe98 	bl	80016f4 <HAL_Delay>

	  	switch (currentScreen) {
 80009c4:	4b28      	ldr	r3, [pc, #160]	@ (8000a68 <main+0x188>)
 80009c6:	781b      	ldrb	r3, [r3, #0]
 80009c8:	b2db      	uxtb	r3, r3
 80009ca:	2b01      	cmp	r3, #1
 80009cc:	d002      	beq.n	80009d4 <main+0xf4>
 80009ce:	2b02      	cmp	r3, #2
 80009d0:	d007      	beq.n	80009e2 <main+0x102>
 80009d2:	e00d      	b.n	80009f0 <main+0x110>
	  		case HOME:
	  			homePage(); // draw layout only
 80009d4:	f7ff fcce 	bl	8000374 <homePage>
	  			updateTime(1, 4);
 80009d8:	2104      	movs	r1, #4
 80009da:	2001      	movs	r0, #1
 80009dc:	f000 fd9c 	bl	8001518 <updateTime>
	  			break;
 80009e0:	e006      	b.n	80009f0 <main+0x110>
	  		case TIME:
	  			timePage();
 80009e2:	f000 fd53 	bl	800148c <timePage>
	  			updateTime(0, 4);
 80009e6:	2104      	movs	r1, #4
 80009e8:	2000      	movs	r0, #0
 80009ea:	f000 fd95 	bl	8001518 <updateTime>
	  			break;
 80009ee:	bf00      	nop
	  	}
	  	previousScreen = currentScreen;
 80009f0:	4b1d      	ldr	r3, [pc, #116]	@ (8000a68 <main+0x188>)
 80009f2:	781b      	ldrb	r3, [r3, #0]
 80009f4:	b2da      	uxtb	r2, r3
 80009f6:	4b1d      	ldr	r3, [pc, #116]	@ (8000a6c <main+0x18c>)
 80009f8:	701a      	strb	r2, [r3, #0]
	  	last_tick = HAL_GetTick();
 80009fa:	f000 fe6f 	bl	80016dc <HAL_GetTick>
 80009fe:	4603      	mov	r3, r0
 8000a00:	4a1b      	ldr	r2, [pc, #108]	@ (8000a70 <main+0x190>)
 8000a02:	6013      	str	r3, [r2, #0]
	  }
	    HAL_GPIO_WritePin(LED_D1_GPIO_Port, LED_D1_Pin, 1);
 8000a04:	2201      	movs	r2, #1
 8000a06:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000a0a:	481a      	ldr	r0, [pc, #104]	@ (8000a74 <main+0x194>)
 8000a0c:	f001 f94a 	bl	8001ca4 <HAL_GPIO_WritePin>
	  /* UPDATE TIME EVERY SECOND ELAPSED */
	  if ((HAL_GetTick() - last_tick) >= 1000) {
 8000a10:	f000 fe64 	bl	80016dc <HAL_GetTick>
 8000a14:	4602      	mov	r2, r0
 8000a16:	4b16      	ldr	r3, [pc, #88]	@ (8000a70 <main+0x190>)
 8000a18:	681b      	ldr	r3, [r3, #0]
 8000a1a:	1ad3      	subs	r3, r2, r3
 8000a1c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8000a20:	f4ff af79 	bcc.w	8000916 <main+0x36>
	  	switch (currentScreen) {
 8000a24:	4b10      	ldr	r3, [pc, #64]	@ (8000a68 <main+0x188>)
 8000a26:	781b      	ldrb	r3, [r3, #0]
 8000a28:	b2db      	uxtb	r3, r3
 8000a2a:	2b01      	cmp	r3, #1
 8000a2c:	d002      	beq.n	8000a34 <main+0x154>
 8000a2e:	2b02      	cmp	r3, #2
 8000a30:	d005      	beq.n	8000a3e <main+0x15e>
 8000a32:	e009      	b.n	8000a48 <main+0x168>
	  		case HOME:
	  			updateTime(1, 4);  // row 1 (second line), column 4
 8000a34:	2104      	movs	r1, #4
 8000a36:	2001      	movs	r0, #1
 8000a38:	f000 fd6e 	bl	8001518 <updateTime>
	  			break;
 8000a3c:	e004      	b.n	8000a48 <main+0x168>
	  		case TIME:
	  			updateTime(0, 4);  // row 0, col 6 (or wherever)
 8000a3e:	2104      	movs	r1, #4
 8000a40:	2000      	movs	r0, #0
 8000a42:	f000 fd69 	bl	8001518 <updateTime>
	  			break;
 8000a46:	bf00      	nop
	  	}
	  	last_tick += 1000;
 8000a48:	4b09      	ldr	r3, [pc, #36]	@ (8000a70 <main+0x190>)
 8000a4a:	681b      	ldr	r3, [r3, #0]
 8000a4c:	f503 737a 	add.w	r3, r3, #1000	@ 0x3e8
 8000a50:	4a07      	ldr	r2, [pc, #28]	@ (8000a70 <main+0x190>)
 8000a52:	6013      	str	r3, [r2, #0]
	  stop_sound(htim1);
 8000a54:	e75f      	b.n	8000916 <main+0x36>
 8000a56:	bf00      	nop
 8000a58:	20000108 	.word	0x20000108
 8000a5c:	20000154 	.word	0x20000154
 8000a60:	200000bc 	.word	0x200000bc
 8000a64:	200001d8 	.word	0x200001d8
 8000a68:	20000009 	.word	0x20000009
 8000a6c:	200001d9 	.word	0x200001d9
 8000a70:	200001a0 	.word	0x200001a0
 8000a74:	48000400 	.word	0x48000400

08000a78 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000a78:	b580      	push	{r7, lr}
 8000a7a:	b0a6      	sub	sp, #152	@ 0x98
 8000a7c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000a7e:	f107 0370 	add.w	r3, r7, #112	@ 0x70
 8000a82:	2228      	movs	r2, #40	@ 0x28
 8000a84:	2100      	movs	r1, #0
 8000a86:	4618      	mov	r0, r3
 8000a88:	f004 fd10 	bl	80054ac <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000a8c:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8000a90:	2200      	movs	r2, #0
 8000a92:	601a      	str	r2, [r3, #0]
 8000a94:	605a      	str	r2, [r3, #4]
 8000a96:	609a      	str	r2, [r3, #8]
 8000a98:	60da      	str	r2, [r3, #12]
 8000a9a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000a9c:	1d3b      	adds	r3, r7, #4
 8000a9e:	2258      	movs	r2, #88	@ 0x58
 8000aa0:	2100      	movs	r1, #0
 8000aa2:	4618      	mov	r0, r3
 8000aa4:	f004 fd02 	bl	80054ac <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
 8000aa8:	230a      	movs	r3, #10
 8000aaa:	673b      	str	r3, [r7, #112]	@ 0x70
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000aac:	2301      	movs	r3, #1
 8000aae:	67fb      	str	r3, [r7, #124]	@ 0x7c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000ab0:	2310      	movs	r3, #16
 8000ab2:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8000ab6:	2301      	movs	r3, #1
 8000ab8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000abc:	2302      	movs	r3, #2
 8000abe:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000ac2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8000ac6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000aca:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 8000ace:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 8000ad2:	2300      	movs	r3, #0
 8000ad4:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000ad8:	f107 0370 	add.w	r3, r7, #112	@ 0x70
 8000adc:	4618      	mov	r0, r3
 8000ade:	f001 f911 	bl	8001d04 <HAL_RCC_OscConfig>
 8000ae2:	4603      	mov	r3, r0
 8000ae4:	2b00      	cmp	r3, #0
 8000ae6:	d001      	beq.n	8000aec <SystemClock_Config+0x74>
  {
    Error_Handler();
 8000ae8:	f000 fb49 	bl	800117e <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000aec:	230f      	movs	r3, #15
 8000aee:	65fb      	str	r3, [r7, #92]	@ 0x5c
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000af0:	2302      	movs	r3, #2
 8000af2:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000af4:	2300      	movs	r3, #0
 8000af6:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000af8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000afc:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000afe:	2300      	movs	r3, #0
 8000b00:	66fb      	str	r3, [r7, #108]	@ 0x6c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000b02:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8000b06:	2101      	movs	r1, #1
 8000b08:	4618      	mov	r0, r3
 8000b0a:	f002 f91f 	bl	8002d4c <HAL_RCC_ClockConfig>
 8000b0e:	4603      	mov	r3, r0
 8000b10:	2b00      	cmp	r3, #0
 8000b12:	d001      	beq.n	8000b18 <SystemClock_Config+0xa0>
  {
    Error_Handler();
 8000b14:	f000 fb33 	bl	800117e <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC|RCC_PERIPHCLK_TIM1;
 8000b18:	f44f 3388 	mov.w	r3, #69632	@ 0x11000
 8000b1c:	607b      	str	r3, [r7, #4]
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8000b1e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000b22:	60bb      	str	r3, [r7, #8]
  PeriphClkInit.Tim1ClockSelection = RCC_TIM1CLK_HCLK;
 8000b24:	2300      	movs	r3, #0
 8000b26:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000b28:	1d3b      	adds	r3, r7, #4
 8000b2a:	4618      	mov	r0, r3
 8000b2c:	f002 fad0 	bl	80030d0 <HAL_RCCEx_PeriphCLKConfig>
 8000b30:	4603      	mov	r3, r0
 8000b32:	2b00      	cmp	r3, #0
 8000b34:	d001      	beq.n	8000b3a <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8000b36:	f000 fb22 	bl	800117e <Error_Handler>
  }
}
 8000b3a:	bf00      	nop
 8000b3c:	3798      	adds	r7, #152	@ 0x98
 8000b3e:	46bd      	mov	sp, r7
 8000b40:	bd80      	pop	{r7, pc}
	...

08000b44 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8000b44:	b580      	push	{r7, lr}
 8000b46:	b090      	sub	sp, #64	@ 0x40
 8000b48:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 8000b4a:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000b4e:	2200      	movs	r2, #0
 8000b50:	601a      	str	r2, [r3, #0]
 8000b52:	605a      	str	r2, [r3, #4]
 8000b54:	609a      	str	r2, [r3, #8]
 8000b56:	60da      	str	r2, [r3, #12]
 8000b58:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 8000b5a:	2300      	movs	r3, #0
 8000b5c:	62bb      	str	r3, [r7, #40]	@ 0x28
  RTC_AlarmTypeDef sAlarm = {0};
 8000b5e:	463b      	mov	r3, r7
 8000b60:	2228      	movs	r2, #40	@ 0x28
 8000b62:	2100      	movs	r1, #0
 8000b64:	4618      	mov	r0, r3
 8000b66:	f004 fca1 	bl	80054ac <memset>

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8000b6a:	4b3a      	ldr	r3, [pc, #232]	@ (8000c54 <MX_RTC_Init+0x110>)
 8000b6c:	4a3a      	ldr	r2, [pc, #232]	@ (8000c58 <MX_RTC_Init+0x114>)
 8000b6e:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8000b70:	4b38      	ldr	r3, [pc, #224]	@ (8000c54 <MX_RTC_Init+0x110>)
 8000b72:	2200      	movs	r2, #0
 8000b74:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8000b76:	4b37      	ldr	r3, [pc, #220]	@ (8000c54 <MX_RTC_Init+0x110>)
 8000b78:	227f      	movs	r2, #127	@ 0x7f
 8000b7a:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8000b7c:	4b35      	ldr	r3, [pc, #212]	@ (8000c54 <MX_RTC_Init+0x110>)
 8000b7e:	22ff      	movs	r2, #255	@ 0xff
 8000b80:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8000b82:	4b34      	ldr	r3, [pc, #208]	@ (8000c54 <MX_RTC_Init+0x110>)
 8000b84:	2200      	movs	r2, #0
 8000b86:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8000b88:	4b32      	ldr	r3, [pc, #200]	@ (8000c54 <MX_RTC_Init+0x110>)
 8000b8a:	2200      	movs	r2, #0
 8000b8c:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8000b8e:	4b31      	ldr	r3, [pc, #196]	@ (8000c54 <MX_RTC_Init+0x110>)
 8000b90:	2200      	movs	r2, #0
 8000b92:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8000b94:	482f      	ldr	r0, [pc, #188]	@ (8000c54 <MX_RTC_Init+0x110>)
 8000b96:	f002 fcb7 	bl	8003508 <HAL_RTC_Init>
 8000b9a:	4603      	mov	r3, r0
 8000b9c:	2b00      	cmp	r3, #0
 8000b9e:	d001      	beq.n	8000ba4 <MX_RTC_Init+0x60>
  {
    Error_Handler();
 8000ba0:	f000 faed 	bl	800117e <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x0;
 8000ba4:	2300      	movs	r3, #0
 8000ba6:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
  sTime.Minutes = 0x0;
 8000baa:	2300      	movs	r3, #0
 8000bac:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
  sTime.Seconds = 0x0;
 8000bb0:	2300      	movs	r3, #0
 8000bb2:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8000bb6:	2300      	movs	r3, #0
 8000bb8:	63bb      	str	r3, [r7, #56]	@ 0x38
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8000bba:	2300      	movs	r3, #0
 8000bbc:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 8000bbe:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000bc2:	2201      	movs	r2, #1
 8000bc4:	4619      	mov	r1, r3
 8000bc6:	4823      	ldr	r0, [pc, #140]	@ (8000c54 <MX_RTC_Init+0x110>)
 8000bc8:	f002 fd21 	bl	800360e <HAL_RTC_SetTime>
 8000bcc:	4603      	mov	r3, r0
 8000bce:	2b00      	cmp	r3, #0
 8000bd0:	d001      	beq.n	8000bd6 <MX_RTC_Init+0x92>
  {
    Error_Handler();
 8000bd2:	f000 fad4 	bl	800117e <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 8000bd6:	2301      	movs	r3, #1
 8000bd8:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
  sDate.Month = RTC_MONTH_JANUARY;
 8000bdc:	2301      	movs	r3, #1
 8000bde:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
  sDate.Date = 0x1;
 8000be2:	2301      	movs	r3, #1
 8000be4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  sDate.Year = 0x0;
 8000be8:	2300      	movs	r3, #0
 8000bea:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 8000bee:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000bf2:	2201      	movs	r2, #1
 8000bf4:	4619      	mov	r1, r3
 8000bf6:	4817      	ldr	r0, [pc, #92]	@ (8000c54 <MX_RTC_Init+0x110>)
 8000bf8:	f002 fe01 	bl	80037fe <HAL_RTC_SetDate>
 8000bfc:	4603      	mov	r3, r0
 8000bfe:	2b00      	cmp	r3, #0
 8000c00:	d001      	beq.n	8000c06 <MX_RTC_Init+0xc2>
  {
    Error_Handler();
 8000c02:	f000 fabc 	bl	800117e <Error_Handler>
  }

  /** Enable the Alarm A
  */
  sAlarm.AlarmTime.Hours = 0x0;
 8000c06:	2300      	movs	r3, #0
 8000c08:	703b      	strb	r3, [r7, #0]
  sAlarm.AlarmTime.Minutes = 0x0;
 8000c0a:	2300      	movs	r3, #0
 8000c0c:	707b      	strb	r3, [r7, #1]
  sAlarm.AlarmTime.Seconds = 0x0;
 8000c0e:	2300      	movs	r3, #0
 8000c10:	70bb      	strb	r3, [r7, #2]
  sAlarm.AlarmTime.SubSeconds = 0x0;
 8000c12:	2300      	movs	r3, #0
 8000c14:	607b      	str	r3, [r7, #4]
  sAlarm.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8000c16:	2300      	movs	r3, #0
 8000c18:	60fb      	str	r3, [r7, #12]
  sAlarm.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8000c1a:	2300      	movs	r3, #0
 8000c1c:	613b      	str	r3, [r7, #16]
  sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
 8000c1e:	2300      	movs	r3, #0
 8000c20:	617b      	str	r3, [r7, #20]
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL;
 8000c22:	2300      	movs	r3, #0
 8000c24:	61bb      	str	r3, [r7, #24]
  sAlarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 8000c26:	2300      	movs	r3, #0
 8000c28:	61fb      	str	r3, [r7, #28]
  sAlarm.AlarmDateWeekDay = 0x1;
 8000c2a:	2301      	movs	r3, #1
 8000c2c:	f887 3020 	strb.w	r3, [r7, #32]
  sAlarm.Alarm = RTC_ALARM_A;
 8000c30:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000c34:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_RTC_SetAlarm(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 8000c36:	463b      	mov	r3, r7
 8000c38:	2201      	movs	r2, #1
 8000c3a:	4619      	mov	r1, r3
 8000c3c:	4805      	ldr	r0, [pc, #20]	@ (8000c54 <MX_RTC_Init+0x110>)
 8000c3e:	f002 feb1 	bl	80039a4 <HAL_RTC_SetAlarm>
 8000c42:	4603      	mov	r3, r0
 8000c44:	2b00      	cmp	r3, #0
 8000c46:	d001      	beq.n	8000c4c <MX_RTC_Init+0x108>
  {
    Error_Handler();
 8000c48:	f000 fa99 	bl	800117e <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8000c4c:	bf00      	nop
 8000c4e:	3740      	adds	r7, #64	@ 0x40
 8000c50:	46bd      	mov	sp, r7
 8000c52:	bd80      	pop	{r7, pc}
 8000c54:	2000009c 	.word	0x2000009c
 8000c58:	40002800 	.word	0x40002800

08000c5c <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8000c5c:	b580      	push	{r7, lr}
 8000c5e:	b09a      	sub	sp, #104	@ 0x68
 8000c60:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000c62:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8000c66:	2200      	movs	r2, #0
 8000c68:	601a      	str	r2, [r3, #0]
 8000c6a:	605a      	str	r2, [r3, #4]
 8000c6c:	609a      	str	r2, [r3, #8]
 8000c6e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000c70:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8000c74:	2200      	movs	r2, #0
 8000c76:	601a      	str	r2, [r3, #0]
 8000c78:	605a      	str	r2, [r3, #4]
 8000c7a:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000c7c:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8000c80:	2200      	movs	r2, #0
 8000c82:	601a      	str	r2, [r3, #0]
 8000c84:	605a      	str	r2, [r3, #4]
 8000c86:	609a      	str	r2, [r3, #8]
 8000c88:	60da      	str	r2, [r3, #12]
 8000c8a:	611a      	str	r2, [r3, #16]
 8000c8c:	615a      	str	r2, [r3, #20]
 8000c8e:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8000c90:	1d3b      	adds	r3, r7, #4
 8000c92:	222c      	movs	r2, #44	@ 0x2c
 8000c94:	2100      	movs	r1, #0
 8000c96:	4618      	mov	r0, r3
 8000c98:	f004 fc08 	bl	80054ac <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8000c9c:	4b4a      	ldr	r3, [pc, #296]	@ (8000dc8 <MX_TIM1_Init+0x16c>)
 8000c9e:	4a4b      	ldr	r2, [pc, #300]	@ (8000dcc <MX_TIM1_Init+0x170>)
 8000ca0:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 1000 -1;
 8000ca2:	4b49      	ldr	r3, [pc, #292]	@ (8000dc8 <MX_TIM1_Init+0x16c>)
 8000ca4:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000ca8:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000caa:	4b47      	ldr	r3, [pc, #284]	@ (8000dc8 <MX_TIM1_Init+0x16c>)
 8000cac:	2200      	movs	r2, #0
 8000cae:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 296;
 8000cb0:	4b45      	ldr	r3, [pc, #276]	@ (8000dc8 <MX_TIM1_Init+0x16c>)
 8000cb2:	f44f 7294 	mov.w	r2, #296	@ 0x128
 8000cb6:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000cb8:	4b43      	ldr	r3, [pc, #268]	@ (8000dc8 <MX_TIM1_Init+0x16c>)
 8000cba:	2200      	movs	r2, #0
 8000cbc:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8000cbe:	4b42      	ldr	r3, [pc, #264]	@ (8000dc8 <MX_TIM1_Init+0x16c>)
 8000cc0:	2200      	movs	r2, #0
 8000cc2:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000cc4:	4b40      	ldr	r3, [pc, #256]	@ (8000dc8 <MX_TIM1_Init+0x16c>)
 8000cc6:	2200      	movs	r2, #0
 8000cc8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8000cca:	483f      	ldr	r0, [pc, #252]	@ (8000dc8 <MX_TIM1_Init+0x16c>)
 8000ccc:	f003 f852 	bl	8003d74 <HAL_TIM_Base_Init>
 8000cd0:	4603      	mov	r3, r0
 8000cd2:	2b00      	cmp	r3, #0
 8000cd4:	d001      	beq.n	8000cda <MX_TIM1_Init+0x7e>
  {
    Error_Handler();
 8000cd6:	f000 fa52 	bl	800117e <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000cda:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000cde:	65bb      	str	r3, [r7, #88]	@ 0x58
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8000ce0:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8000ce4:	4619      	mov	r1, r3
 8000ce6:	4838      	ldr	r0, [pc, #224]	@ (8000dc8 <MX_TIM1_Init+0x16c>)
 8000ce8:	f003 fd2c 	bl	8004744 <HAL_TIM_ConfigClockSource>
 8000cec:	4603      	mov	r3, r0
 8000cee:	2b00      	cmp	r3, #0
 8000cf0:	d001      	beq.n	8000cf6 <MX_TIM1_Init+0x9a>
  {
    Error_Handler();
 8000cf2:	f000 fa44 	bl	800117e <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8000cf6:	4834      	ldr	r0, [pc, #208]	@ (8000dc8 <MX_TIM1_Init+0x16c>)
 8000cf8:	f003 f904 	bl	8003f04 <HAL_TIM_PWM_Init>
 8000cfc:	4603      	mov	r3, r0
 8000cfe:	2b00      	cmp	r3, #0
 8000d00:	d001      	beq.n	8000d06 <MX_TIM1_Init+0xaa>
  {
    Error_Handler();
 8000d02:	f000 fa3c 	bl	800117e <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000d06:	2300      	movs	r3, #0
 8000d08:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8000d0a:	2300      	movs	r3, #0
 8000d0c:	653b      	str	r3, [r7, #80]	@ 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000d0e:	2300      	movs	r3, #0
 8000d10:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000d12:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8000d16:	4619      	mov	r1, r3
 8000d18:	482b      	ldr	r0, [pc, #172]	@ (8000dc8 <MX_TIM1_Init+0x16c>)
 8000d1a:	f004 fa75 	bl	8005208 <HAL_TIMEx_MasterConfigSynchronization>
 8000d1e:	4603      	mov	r3, r0
 8000d20:	2b00      	cmp	r3, #0
 8000d22:	d001      	beq.n	8000d28 <MX_TIM1_Init+0xcc>
  {
    Error_Handler();
 8000d24:	f000 fa2b 	bl	800117e <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000d28:	2360      	movs	r3, #96	@ 0x60
 8000d2a:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.Pulse = 0;
 8000d2c:	2300      	movs	r3, #0
 8000d2e:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000d30:	2300      	movs	r3, #0
 8000d32:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8000d34:	2300      	movs	r3, #0
 8000d36:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000d38:	2300      	movs	r3, #0
 8000d3a:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8000d3c:	2300      	movs	r3, #0
 8000d3e:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8000d40:	2300      	movs	r3, #0
 8000d42:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000d44:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8000d48:	2200      	movs	r2, #0
 8000d4a:	4619      	mov	r1, r3
 8000d4c:	481e      	ldr	r0, [pc, #120]	@ (8000dc8 <MX_TIM1_Init+0x16c>)
 8000d4e:	f003 fbe5 	bl	800451c <HAL_TIM_PWM_ConfigChannel>
 8000d52:	4603      	mov	r3, r0
 8000d54:	2b00      	cmp	r3, #0
 8000d56:	d001      	beq.n	8000d5c <MX_TIM1_Init+0x100>
  {
    Error_Handler();
 8000d58:	f000 fa11 	bl	800117e <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8000d5c:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8000d60:	2208      	movs	r2, #8
 8000d62:	4619      	mov	r1, r3
 8000d64:	4818      	ldr	r0, [pc, #96]	@ (8000dc8 <MX_TIM1_Init+0x16c>)
 8000d66:	f003 fbd9 	bl	800451c <HAL_TIM_PWM_ConfigChannel>
 8000d6a:	4603      	mov	r3, r0
 8000d6c:	2b00      	cmp	r3, #0
 8000d6e:	d001      	beq.n	8000d74 <MX_TIM1_Init+0x118>
  {
    Error_Handler();
 8000d70:	f000 fa05 	bl	800117e <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8000d74:	2300      	movs	r3, #0
 8000d76:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8000d78:	2300      	movs	r3, #0
 8000d7a:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8000d7c:	2300      	movs	r3, #0
 8000d7e:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8000d80:	2300      	movs	r3, #0
 8000d82:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8000d84:	2300      	movs	r3, #0
 8000d86:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8000d88:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000d8c:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8000d8e:	2300      	movs	r3, #0
 8000d90:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8000d92:	2300      	movs	r3, #0
 8000d94:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8000d96:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8000d9a:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 8000d9c:	2300      	movs	r3, #0
 8000d9e:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8000da0:	2300      	movs	r3, #0
 8000da2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8000da4:	1d3b      	adds	r3, r7, #4
 8000da6:	4619      	mov	r1, r3
 8000da8:	4807      	ldr	r0, [pc, #28]	@ (8000dc8 <MX_TIM1_Init+0x16c>)
 8000daa:	f004 fab9 	bl	8005320 <HAL_TIMEx_ConfigBreakDeadTime>
 8000dae:	4603      	mov	r3, r0
 8000db0:	2b00      	cmp	r3, #0
 8000db2:	d001      	beq.n	8000db8 <MX_TIM1_Init+0x15c>
  {
    Error_Handler();
 8000db4:	f000 f9e3 	bl	800117e <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8000db8:	4803      	ldr	r0, [pc, #12]	@ (8000dc8 <MX_TIM1_Init+0x16c>)
 8000dba:	f000 fa87 	bl	80012cc <HAL_TIM_MspPostInit>

}
 8000dbe:	bf00      	nop
 8000dc0:	3768      	adds	r7, #104	@ 0x68
 8000dc2:	46bd      	mov	sp, r7
 8000dc4:	bd80      	pop	{r7, pc}
 8000dc6:	bf00      	nop
 8000dc8:	200000bc 	.word	0x200000bc
 8000dcc:	40012c00 	.word	0x40012c00

08000dd0 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8000dd0:	b580      	push	{r7, lr}
 8000dd2:	b084      	sub	sp, #16
 8000dd4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000dd6:	1d3b      	adds	r3, r7, #4
 8000dd8:	2200      	movs	r2, #0
 8000dda:	601a      	str	r2, [r3, #0]
 8000ddc:	605a      	str	r2, [r3, #4]
 8000dde:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8000de0:	4b15      	ldr	r3, [pc, #84]	@ (8000e38 <MX_TIM6_Init+0x68>)
 8000de2:	4a16      	ldr	r2, [pc, #88]	@ (8000e3c <MX_TIM6_Init+0x6c>)
 8000de4:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 9999;
 8000de6:	4b14      	ldr	r3, [pc, #80]	@ (8000e38 <MX_TIM6_Init+0x68>)
 8000de8:	f242 720f 	movw	r2, #9999	@ 0x270f
 8000dec:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000dee:	4b12      	ldr	r3, [pc, #72]	@ (8000e38 <MX_TIM6_Init+0x68>)
 8000df0:	2200      	movs	r2, #0
 8000df2:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 7199;
 8000df4:	4b10      	ldr	r3, [pc, #64]	@ (8000e38 <MX_TIM6_Init+0x68>)
 8000df6:	f641 421f 	movw	r2, #7199	@ 0x1c1f
 8000dfa:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000dfc:	4b0e      	ldr	r3, [pc, #56]	@ (8000e38 <MX_TIM6_Init+0x68>)
 8000dfe:	2200      	movs	r2, #0
 8000e00:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8000e02:	480d      	ldr	r0, [pc, #52]	@ (8000e38 <MX_TIM6_Init+0x68>)
 8000e04:	f002 ffb6 	bl	8003d74 <HAL_TIM_Base_Init>
 8000e08:	4603      	mov	r3, r0
 8000e0a:	2b00      	cmp	r3, #0
 8000e0c:	d001      	beq.n	8000e12 <MX_TIM6_Init+0x42>
  {
    Error_Handler();
 8000e0e:	f000 f9b6 	bl	800117e <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000e12:	2300      	movs	r3, #0
 8000e14:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000e16:	2300      	movs	r3, #0
 8000e18:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8000e1a:	1d3b      	adds	r3, r7, #4
 8000e1c:	4619      	mov	r1, r3
 8000e1e:	4806      	ldr	r0, [pc, #24]	@ (8000e38 <MX_TIM6_Init+0x68>)
 8000e20:	f004 f9f2 	bl	8005208 <HAL_TIMEx_MasterConfigSynchronization>
 8000e24:	4603      	mov	r3, r0
 8000e26:	2b00      	cmp	r3, #0
 8000e28:	d001      	beq.n	8000e2e <MX_TIM6_Init+0x5e>
  {
    Error_Handler();
 8000e2a:	f000 f9a8 	bl	800117e <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8000e2e:	bf00      	nop
 8000e30:	3710      	adds	r7, #16
 8000e32:	46bd      	mov	sp, r7
 8000e34:	bd80      	pop	{r7, pc}
 8000e36:	bf00      	nop
 8000e38:	20000108 	.word	0x20000108
 8000e3c:	40001000 	.word	0x40001000

08000e40 <MX_TIM7_Init>:
  * @brief TIM7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM7_Init(void)
{
 8000e40:	b580      	push	{r7, lr}
 8000e42:	b084      	sub	sp, #16
 8000e44:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000e46:	1d3b      	adds	r3, r7, #4
 8000e48:	2200      	movs	r2, #0
 8000e4a:	601a      	str	r2, [r3, #0]
 8000e4c:	605a      	str	r2, [r3, #4]
 8000e4e:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 8000e50:	4b14      	ldr	r3, [pc, #80]	@ (8000ea4 <MX_TIM7_Init+0x64>)
 8000e52:	4a15      	ldr	r2, [pc, #84]	@ (8000ea8 <MX_TIM7_Init+0x68>)
 8000e54:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 999;
 8000e56:	4b13      	ldr	r3, [pc, #76]	@ (8000ea4 <MX_TIM7_Init+0x64>)
 8000e58:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000e5c:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000e5e:	4b11      	ldr	r3, [pc, #68]	@ (8000ea4 <MX_TIM7_Init+0x64>)
 8000e60:	2200      	movs	r2, #0
 8000e62:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 71;
 8000e64:	4b0f      	ldr	r3, [pc, #60]	@ (8000ea4 <MX_TIM7_Init+0x64>)
 8000e66:	2247      	movs	r2, #71	@ 0x47
 8000e68:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000e6a:	4b0e      	ldr	r3, [pc, #56]	@ (8000ea4 <MX_TIM7_Init+0x64>)
 8000e6c:	2200      	movs	r2, #0
 8000e6e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8000e70:	480c      	ldr	r0, [pc, #48]	@ (8000ea4 <MX_TIM7_Init+0x64>)
 8000e72:	f002 ff7f 	bl	8003d74 <HAL_TIM_Base_Init>
 8000e76:	4603      	mov	r3, r0
 8000e78:	2b00      	cmp	r3, #0
 8000e7a:	d001      	beq.n	8000e80 <MX_TIM7_Init+0x40>
  {
    Error_Handler();
 8000e7c:	f000 f97f 	bl	800117e <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000e80:	2300      	movs	r3, #0
 8000e82:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000e84:	2300      	movs	r3, #0
 8000e86:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8000e88:	1d3b      	adds	r3, r7, #4
 8000e8a:	4619      	mov	r1, r3
 8000e8c:	4805      	ldr	r0, [pc, #20]	@ (8000ea4 <MX_TIM7_Init+0x64>)
 8000e8e:	f004 f9bb 	bl	8005208 <HAL_TIMEx_MasterConfigSynchronization>
 8000e92:	4603      	mov	r3, r0
 8000e94:	2b00      	cmp	r3, #0
 8000e96:	d001      	beq.n	8000e9c <MX_TIM7_Init+0x5c>
  {
    Error_Handler();
 8000e98:	f000 f971 	bl	800117e <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 8000e9c:	bf00      	nop
 8000e9e:	3710      	adds	r7, #16
 8000ea0:	46bd      	mov	sp, r7
 8000ea2:	bd80      	pop	{r7, pc}
 8000ea4:	20000154 	.word	0x20000154
 8000ea8:	40001400 	.word	0x40001400

08000eac <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000eac:	b580      	push	{r7, lr}
 8000eae:	b08a      	sub	sp, #40	@ 0x28
 8000eb0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000eb2:	f107 0314 	add.w	r3, r7, #20
 8000eb6:	2200      	movs	r2, #0
 8000eb8:	601a      	str	r2, [r3, #0]
 8000eba:	605a      	str	r2, [r3, #4]
 8000ebc:	609a      	str	r2, [r3, #8]
 8000ebe:	60da      	str	r2, [r3, #12]
 8000ec0:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000ec2:	4b77      	ldr	r3, [pc, #476]	@ (80010a0 <MX_GPIO_Init+0x1f4>)
 8000ec4:	695b      	ldr	r3, [r3, #20]
 8000ec6:	4a76      	ldr	r2, [pc, #472]	@ (80010a0 <MX_GPIO_Init+0x1f4>)
 8000ec8:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8000ecc:	6153      	str	r3, [r2, #20]
 8000ece:	4b74      	ldr	r3, [pc, #464]	@ (80010a0 <MX_GPIO_Init+0x1f4>)
 8000ed0:	695b      	ldr	r3, [r3, #20]
 8000ed2:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8000ed6:	613b      	str	r3, [r7, #16]
 8000ed8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000eda:	4b71      	ldr	r3, [pc, #452]	@ (80010a0 <MX_GPIO_Init+0x1f4>)
 8000edc:	695b      	ldr	r3, [r3, #20]
 8000ede:	4a70      	ldr	r2, [pc, #448]	@ (80010a0 <MX_GPIO_Init+0x1f4>)
 8000ee0:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000ee4:	6153      	str	r3, [r2, #20]
 8000ee6:	4b6e      	ldr	r3, [pc, #440]	@ (80010a0 <MX_GPIO_Init+0x1f4>)
 8000ee8:	695b      	ldr	r3, [r3, #20]
 8000eea:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8000eee:	60fb      	str	r3, [r7, #12]
 8000ef0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ef2:	4b6b      	ldr	r3, [pc, #428]	@ (80010a0 <MX_GPIO_Init+0x1f4>)
 8000ef4:	695b      	ldr	r3, [r3, #20]
 8000ef6:	4a6a      	ldr	r2, [pc, #424]	@ (80010a0 <MX_GPIO_Init+0x1f4>)
 8000ef8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000efc:	6153      	str	r3, [r2, #20]
 8000efe:	4b68      	ldr	r3, [pc, #416]	@ (80010a0 <MX_GPIO_Init+0x1f4>)
 8000f00:	695b      	ldr	r3, [r3, #20]
 8000f02:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000f06:	60bb      	str	r3, [r7, #8]
 8000f08:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000f0a:	4b65      	ldr	r3, [pc, #404]	@ (80010a0 <MX_GPIO_Init+0x1f4>)
 8000f0c:	695b      	ldr	r3, [r3, #20]
 8000f0e:	4a64      	ldr	r2, [pc, #400]	@ (80010a0 <MX_GPIO_Init+0x1f4>)
 8000f10:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000f14:	6153      	str	r3, [r2, #20]
 8000f16:	4b62      	ldr	r3, [pc, #392]	@ (80010a0 <MX_GPIO_Init+0x1f4>)
 8000f18:	695b      	ldr	r3, [r3, #20]
 8000f1a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8000f1e:	607b      	str	r3, [r7, #4]
 8000f20:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000f22:	4b5f      	ldr	r3, [pc, #380]	@ (80010a0 <MX_GPIO_Init+0x1f4>)
 8000f24:	695b      	ldr	r3, [r3, #20]
 8000f26:	4a5e      	ldr	r2, [pc, #376]	@ (80010a0 <MX_GPIO_Init+0x1f4>)
 8000f28:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000f2c:	6153      	str	r3, [r2, #20]
 8000f2e:	4b5c      	ldr	r3, [pc, #368]	@ (80010a0 <MX_GPIO_Init+0x1f4>)
 8000f30:	695b      	ldr	r3, [r3, #20]
 8000f32:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8000f36:	603b      	str	r3, [r7, #0]
 8000f38:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, SRCLK_Pin|Control_RW_Pin|Data_D4_Pin|Data_D5_Pin
 8000f3a:	2200      	movs	r2, #0
 8000f3c:	f640 7141 	movw	r1, #3905	@ 0xf41
 8000f40:	4858      	ldr	r0, [pc, #352]	@ (80010a4 <MX_GPIO_Init+0x1f8>)
 8000f42:	f000 feaf 	bl	8001ca4 <HAL_GPIO_WritePin>
                          |Data_D6_Pin|Data_D7_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LD2_Pin|Control_RS_Pin, GPIO_PIN_RESET);
 8000f46:	2200      	movs	r2, #0
 8000f48:	f248 0120 	movw	r1, #32800	@ 0x8020
 8000f4c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000f50:	f000 fea8 	bl	8001ca4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LED_D1_Pin|SER_Data_IN_Pin|LED_D2_Pin|LED_D2B4_Pin
 8000f54:	2200      	movs	r2, #0
 8000f56:	f248 41b8 	movw	r1, #33976	@ 0x84b8
 8000f5a:	4853      	ldr	r0, [pc, #332]	@ (80010a8 <MX_GPIO_Init+0x1fc>)
 8000f5c:	f000 fea2 	bl	8001ca4 <HAL_GPIO_WritePin>
                          |LED_D3_Pin|RCLK_Latch_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(Control_E_GPIO_Port, Control_E_Pin, GPIO_PIN_RESET);
 8000f60:	2200      	movs	r2, #0
 8000f62:	2104      	movs	r1, #4
 8000f64:	4851      	ldr	r0, [pc, #324]	@ (80010ac <MX_GPIO_Init+0x200>)
 8000f66:	f000 fe9d 	bl	8001ca4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000f6a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000f6e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8000f70:	f44f 1344 	mov.w	r3, #3211264	@ 0x310000
 8000f74:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f76:	2300      	movs	r3, #0
 8000f78:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000f7a:	f107 0314 	add.w	r3, r7, #20
 8000f7e:	4619      	mov	r1, r3
 8000f80:	4848      	ldr	r0, [pc, #288]	@ (80010a4 <MX_GPIO_Init+0x1f8>)
 8000f82:	f000 fced 	bl	8001960 <HAL_GPIO_Init>

  /*Configure GPIO pins : SRCLK_Pin Control_RW_Pin Data_D4_Pin Data_D5_Pin
                           Data_D6_Pin Data_D7_Pin */
  GPIO_InitStruct.Pin = SRCLK_Pin|Control_RW_Pin|Data_D4_Pin|Data_D5_Pin
 8000f86:	f640 7341 	movw	r3, #3905	@ 0xf41
 8000f8a:	617b      	str	r3, [r7, #20]
                          |Data_D6_Pin|Data_D7_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f8c:	2301      	movs	r3, #1
 8000f8e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f90:	2300      	movs	r3, #0
 8000f92:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f94:	2300      	movs	r3, #0
 8000f96:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000f98:	f107 0314 	add.w	r3, r7, #20
 8000f9c:	4619      	mov	r1, r3
 8000f9e:	4841      	ldr	r0, [pc, #260]	@ (80010a4 <MX_GPIO_Init+0x1f8>)
 8000fa0:	f000 fcde 	bl	8001960 <HAL_GPIO_Init>

  /*Configure GPIO pins : SW1_Pin SW2_Pin */
  GPIO_InitStruct.Pin = SW1_Pin|SW2_Pin;
 8000fa4:	2312      	movs	r3, #18
 8000fa6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8000fa8:	f44f 1344 	mov.w	r3, #3211264	@ 0x310000
 8000fac:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fae:	2300      	movs	r3, #0
 8000fb0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000fb2:	f107 0314 	add.w	r3, r7, #20
 8000fb6:	4619      	mov	r1, r3
 8000fb8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000fbc:	f000 fcd0 	bl	8001960 <HAL_GPIO_Init>

  /*Configure GPIO pins : USART_TX_Pin USART_RX_Pin */
  GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8000fc0:	230c      	movs	r3, #12
 8000fc2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000fc4:	2302      	movs	r3, #2
 8000fc6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fc8:	2300      	movs	r3, #0
 8000fca:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000fcc:	2300      	movs	r3, #0
 8000fce:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000fd0:	2307      	movs	r3, #7
 8000fd2:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000fd4:	f107 0314 	add.w	r3, r7, #20
 8000fd8:	4619      	mov	r1, r3
 8000fda:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000fde:	f000 fcbf 	bl	8001960 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD2_Pin Control_RS_Pin */
  GPIO_InitStruct.Pin = LD2_Pin|Control_RS_Pin;
 8000fe2:	f248 0320 	movw	r3, #32800	@ 0x8020
 8000fe6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000fe8:	2301      	movs	r3, #1
 8000fea:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fec:	2300      	movs	r3, #0
 8000fee:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ff0:	2300      	movs	r3, #0
 8000ff2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ff4:	f107 0314 	add.w	r3, r7, #20
 8000ff8:	4619      	mov	r1, r3
 8000ffa:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000ffe:	f000 fcaf 	bl	8001960 <HAL_GPIO_Init>

  /*Configure GPIO pin : SW3_Pin */
  GPIO_InitStruct.Pin = SW3_Pin;
 8001002:	2301      	movs	r3, #1
 8001004:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8001006:	f44f 1344 	mov.w	r3, #3211264	@ 0x310000
 800100a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800100c:	2300      	movs	r3, #0
 800100e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(SW3_GPIO_Port, &GPIO_InitStruct);
 8001010:	f107 0314 	add.w	r3, r7, #20
 8001014:	4619      	mov	r1, r3
 8001016:	4824      	ldr	r0, [pc, #144]	@ (80010a8 <MX_GPIO_Init+0x1fc>)
 8001018:	f000 fca2 	bl	8001960 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED_D1_Pin SER_Data_IN_Pin LED_D2_Pin LED_D2B4_Pin
                           LED_D3_Pin RCLK_Latch_Pin */
  GPIO_InitStruct.Pin = LED_D1_Pin|SER_Data_IN_Pin|LED_D2_Pin|LED_D2B4_Pin
 800101c:	f248 43b8 	movw	r3, #33976	@ 0x84b8
 8001020:	617b      	str	r3, [r7, #20]
                          |LED_D3_Pin|RCLK_Latch_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001022:	2301      	movs	r3, #1
 8001024:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001026:	2300      	movs	r3, #0
 8001028:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800102a:	2300      	movs	r3, #0
 800102c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800102e:	f107 0314 	add.w	r3, r7, #20
 8001032:	4619      	mov	r1, r3
 8001034:	481c      	ldr	r0, [pc, #112]	@ (80010a8 <MX_GPIO_Init+0x1fc>)
 8001036:	f000 fc93 	bl	8001960 <HAL_GPIO_Init>

  /*Configure GPIO pin : Control_E_Pin */
  GPIO_InitStruct.Pin = Control_E_Pin;
 800103a:	2304      	movs	r3, #4
 800103c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800103e:	2301      	movs	r3, #1
 8001040:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001042:	2300      	movs	r3, #0
 8001044:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001046:	2300      	movs	r3, #0
 8001048:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(Control_E_GPIO_Port, &GPIO_InitStruct);
 800104a:	f107 0314 	add.w	r3, r7, #20
 800104e:	4619      	mov	r1, r3
 8001050:	4816      	ldr	r0, [pc, #88]	@ (80010ac <MX_GPIO_Init+0x200>)
 8001052:	f000 fc85 	bl	8001960 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 8001056:	2200      	movs	r2, #0
 8001058:	2100      	movs	r1, #0
 800105a:	2006      	movs	r0, #6
 800105c:	f000 fc49 	bl	80018f2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8001060:	2006      	movs	r0, #6
 8001062:	f000 fc62 	bl	800192a <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI1_IRQn, 0, 0);
 8001066:	2200      	movs	r2, #0
 8001068:	2100      	movs	r1, #0
 800106a:	2007      	movs	r0, #7
 800106c:	f000 fc41 	bl	80018f2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 8001070:	2007      	movs	r0, #7
 8001072:	f000 fc5a 	bl	800192a <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI4_IRQn, 0, 0);
 8001076:	2200      	movs	r2, #0
 8001078:	2100      	movs	r1, #0
 800107a:	200a      	movs	r0, #10
 800107c:	f000 fc39 	bl	80018f2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 8001080:	200a      	movs	r0, #10
 8001082:	f000 fc52 	bl	800192a <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8001086:	2200      	movs	r2, #0
 8001088:	2100      	movs	r1, #0
 800108a:	2028      	movs	r0, #40	@ 0x28
 800108c:	f000 fc31 	bl	80018f2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001090:	2028      	movs	r0, #40	@ 0x28
 8001092:	f000 fc4a 	bl	800192a <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001096:	bf00      	nop
 8001098:	3728      	adds	r7, #40	@ 0x28
 800109a:	46bd      	mov	sp, r7
 800109c:	bd80      	pop	{r7, pc}
 800109e:	bf00      	nop
 80010a0:	40021000 	.word	0x40021000
 80010a4:	48000800 	.word	0x48000800
 80010a8:	48000400 	.word	0x48000400
 80010ac:	48000c00 	.word	0x48000c00

080010b0 <system_clock_setup>:

/* USER CODE BEGIN 4 */
void system_clock_setup() {
 80010b0:	b580      	push	{r7, lr}
 80010b2:	b0a6      	sub	sp, #152	@ 0x98
 80010b4:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80010b6:	f107 0370 	add.w	r3, r7, #112	@ 0x70
 80010ba:	2228      	movs	r2, #40	@ 0x28
 80010bc:	2100      	movs	r1, #0
 80010be:	4618      	mov	r0, r3
 80010c0:	f004 f9f4 	bl	80054ac <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80010c4:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 80010c8:	2200      	movs	r2, #0
 80010ca:	601a      	str	r2, [r3, #0]
 80010cc:	605a      	str	r2, [r3, #4]
 80010ce:	609a      	str	r2, [r3, #8]
 80010d0:	60da      	str	r2, [r3, #12]
 80010d2:	611a      	str	r2, [r3, #16]
	RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80010d4:	1d3b      	adds	r3, r7, #4
 80010d6:	2258      	movs	r2, #88	@ 0x58
 80010d8:	2100      	movs	r1, #0
 80010da:	4618      	mov	r0, r3
 80010dc:	f004 f9e6 	bl	80054ac <memset>
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSE;
 80010e0:	2306      	movs	r3, #6
 80010e2:	673b      	str	r3, [r7, #112]	@ 0x70
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80010e4:	2301      	movs	r3, #1
 80010e6:	67fb      	str	r3, [r7, #124]	@ 0x7c
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80010e8:	2310      	movs	r3, #16
 80010ea:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
	RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 80010ee:	2301      	movs	r3, #1
 80010f0:	67bb      	str	r3, [r7, #120]	@ 0x78
	RCC_OscInitStruct.LSIState = RCC_LSI_OFF;
 80010f2:	2300      	movs	r3, #0
 80010f4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80010f8:	2302      	movs	r3, #2
 80010fa:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80010fe:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001102:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
	RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8001106:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 800110a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
	RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 800110e:	2300      	movs	r3, #0
 8001110:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001114:	f107 0370 	add.w	r3, r7, #112	@ 0x70
 8001118:	4618      	mov	r0, r3
 800111a:	f000 fdf3 	bl	8001d04 <HAL_RCC_OscConfig>
 800111e:	4603      	mov	r3, r0
 8001120:	2b00      	cmp	r3, #0
 8001122:	d001      	beq.n	8001128 <system_clock_setup+0x78>
	{
	Error_Handler();
 8001124:	f000 f82b 	bl	800117e <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	*/
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001128:	230f      	movs	r3, #15
 800112a:	65fb      	str	r3, [r7, #92]	@ 0x5c
							  |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800112c:	2302      	movs	r3, #2
 800112e:	663b      	str	r3, [r7, #96]	@ 0x60
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001130:	2300      	movs	r3, #0
 8001132:	667b      	str	r3, [r7, #100]	@ 0x64
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001134:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001138:	66bb      	str	r3, [r7, #104]	@ 0x68
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800113a:	2300      	movs	r3, #0
 800113c:	66fb      	str	r3, [r7, #108]	@ 0x6c

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 800113e:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8001142:	2101      	movs	r1, #1
 8001144:	4618      	mov	r0, r3
 8001146:	f001 fe01 	bl	8002d4c <HAL_RCC_ClockConfig>
 800114a:	4603      	mov	r3, r0
 800114c:	2b00      	cmp	r3, #0
 800114e:	d001      	beq.n	8001154 <system_clock_setup+0xa4>
	{
	Error_Handler();
 8001150:	f000 f815 	bl	800117e <Error_Handler>
	}
	PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC|RCC_PERIPHCLK_TIM1;
 8001154:	f44f 3388 	mov.w	r3, #69632	@ 0x11000
 8001158:	607b      	str	r3, [r7, #4]
	PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 800115a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800115e:	60bb      	str	r3, [r7, #8]
	PeriphClkInit.Tim1ClockSelection = RCC_TIM1CLK_HCLK;
 8001160:	2300      	movs	r3, #0
 8001162:	63bb      	str	r3, [r7, #56]	@ 0x38
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001164:	1d3b      	adds	r3, r7, #4
 8001166:	4618      	mov	r0, r3
 8001168:	f001 ffb2 	bl	80030d0 <HAL_RCCEx_PeriphCLKConfig>
 800116c:	4603      	mov	r3, r0
 800116e:	2b00      	cmp	r3, #0
 8001170:	d001      	beq.n	8001176 <system_clock_setup+0xc6>
	{
	Error_Handler();
 8001172:	f000 f804 	bl	800117e <Error_Handler>
	}
}
 8001176:	bf00      	nop
 8001178:	3798      	adds	r7, #152	@ 0x98
 800117a:	46bd      	mov	sp, r7
 800117c:	bd80      	pop	{r7, pc}

0800117e <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800117e:	b480      	push	{r7}
 8001180:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001182:	b672      	cpsid	i
}
 8001184:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001186:	bf00      	nop
 8001188:	e7fd      	b.n	8001186 <Error_Handler+0x8>
	...

0800118c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800118c:	b580      	push	{r7, lr}
 800118e:	b082      	sub	sp, #8
 8001190:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001192:	4b0f      	ldr	r3, [pc, #60]	@ (80011d0 <HAL_MspInit+0x44>)
 8001194:	699b      	ldr	r3, [r3, #24]
 8001196:	4a0e      	ldr	r2, [pc, #56]	@ (80011d0 <HAL_MspInit+0x44>)
 8001198:	f043 0301 	orr.w	r3, r3, #1
 800119c:	6193      	str	r3, [r2, #24]
 800119e:	4b0c      	ldr	r3, [pc, #48]	@ (80011d0 <HAL_MspInit+0x44>)
 80011a0:	699b      	ldr	r3, [r3, #24]
 80011a2:	f003 0301 	and.w	r3, r3, #1
 80011a6:	607b      	str	r3, [r7, #4]
 80011a8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80011aa:	4b09      	ldr	r3, [pc, #36]	@ (80011d0 <HAL_MspInit+0x44>)
 80011ac:	69db      	ldr	r3, [r3, #28]
 80011ae:	4a08      	ldr	r2, [pc, #32]	@ (80011d0 <HAL_MspInit+0x44>)
 80011b0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80011b4:	61d3      	str	r3, [r2, #28]
 80011b6:	4b06      	ldr	r3, [pc, #24]	@ (80011d0 <HAL_MspInit+0x44>)
 80011b8:	69db      	ldr	r3, [r3, #28]
 80011ba:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80011be:	603b      	str	r3, [r7, #0]
 80011c0:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80011c2:	2007      	movs	r0, #7
 80011c4:	f000 fb8a 	bl	80018dc <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80011c8:	bf00      	nop
 80011ca:	3708      	adds	r7, #8
 80011cc:	46bd      	mov	sp, r7
 80011ce:	bd80      	pop	{r7, pc}
 80011d0:	40021000 	.word	0x40021000

080011d4 <HAL_RTC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hrtc: RTC handle pointer
  * @retval None
  */
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 80011d4:	b480      	push	{r7}
 80011d6:	b085      	sub	sp, #20
 80011d8:	af00      	add	r7, sp, #0
 80011da:	6078      	str	r0, [r7, #4]
  if(hrtc->Instance==RTC)
 80011dc:	687b      	ldr	r3, [r7, #4]
 80011de:	681b      	ldr	r3, [r3, #0]
 80011e0:	4a0d      	ldr	r2, [pc, #52]	@ (8001218 <HAL_RTC_MspInit+0x44>)
 80011e2:	4293      	cmp	r3, r2
 80011e4:	d111      	bne.n	800120a <HAL_RTC_MspInit+0x36>
 80011e6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80011ea:	60fb      	str	r3, [r7, #12]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80011ec:	68fb      	ldr	r3, [r7, #12]
 80011ee:	fa93 f3a3 	rbit	r3, r3
 80011f2:	60bb      	str	r3, [r7, #8]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80011f4:	68bb      	ldr	r3, [r7, #8]
  {
    /* USER CODE BEGIN RTC_MspInit 0 */

    /* USER CODE END RTC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 80011f6:	fab3 f383 	clz	r3, r3
 80011fa:	b2db      	uxtb	r3, r3
 80011fc:	461a      	mov	r2, r3
 80011fe:	4b07      	ldr	r3, [pc, #28]	@ (800121c <HAL_RTC_MspInit+0x48>)
 8001200:	4413      	add	r3, r2
 8001202:	009b      	lsls	r3, r3, #2
 8001204:	461a      	mov	r2, r3
 8001206:	2301      	movs	r3, #1
 8001208:	6013      	str	r3, [r2, #0]

    /* USER CODE END RTC_MspInit 1 */

  }

}
 800120a:	bf00      	nop
 800120c:	3714      	adds	r7, #20
 800120e:	46bd      	mov	sp, r7
 8001210:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001214:	4770      	bx	lr
 8001216:	bf00      	nop
 8001218:	40002800 	.word	0x40002800
 800121c:	10908100 	.word	0x10908100

08001220 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001220:	b580      	push	{r7, lr}
 8001222:	b086      	sub	sp, #24
 8001224:	af00      	add	r7, sp, #0
 8001226:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8001228:	687b      	ldr	r3, [r7, #4]
 800122a:	681b      	ldr	r3, [r3, #0]
 800122c:	4a23      	ldr	r2, [pc, #140]	@ (80012bc <HAL_TIM_Base_MspInit+0x9c>)
 800122e:	4293      	cmp	r3, r2
 8001230:	d10c      	bne.n	800124c <HAL_TIM_Base_MspInit+0x2c>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001232:	4b23      	ldr	r3, [pc, #140]	@ (80012c0 <HAL_TIM_Base_MspInit+0xa0>)
 8001234:	699b      	ldr	r3, [r3, #24]
 8001236:	4a22      	ldr	r2, [pc, #136]	@ (80012c0 <HAL_TIM_Base_MspInit+0xa0>)
 8001238:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 800123c:	6193      	str	r3, [r2, #24]
 800123e:	4b20      	ldr	r3, [pc, #128]	@ (80012c0 <HAL_TIM_Base_MspInit+0xa0>)
 8001240:	699b      	ldr	r3, [r3, #24]
 8001242:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001246:	617b      	str	r3, [r7, #20]
 8001248:	697b      	ldr	r3, [r7, #20]
    /* USER CODE BEGIN TIM7_MspInit 1 */

    /* USER CODE END TIM7_MspInit 1 */
  }

}
 800124a:	e032      	b.n	80012b2 <HAL_TIM_Base_MspInit+0x92>
  else if(htim_base->Instance==TIM6)
 800124c:	687b      	ldr	r3, [r7, #4]
 800124e:	681b      	ldr	r3, [r3, #0]
 8001250:	4a1c      	ldr	r2, [pc, #112]	@ (80012c4 <HAL_TIM_Base_MspInit+0xa4>)
 8001252:	4293      	cmp	r3, r2
 8001254:	d114      	bne.n	8001280 <HAL_TIM_Base_MspInit+0x60>
    __HAL_RCC_TIM6_CLK_ENABLE();
 8001256:	4b1a      	ldr	r3, [pc, #104]	@ (80012c0 <HAL_TIM_Base_MspInit+0xa0>)
 8001258:	69db      	ldr	r3, [r3, #28]
 800125a:	4a19      	ldr	r2, [pc, #100]	@ (80012c0 <HAL_TIM_Base_MspInit+0xa0>)
 800125c:	f043 0310 	orr.w	r3, r3, #16
 8001260:	61d3      	str	r3, [r2, #28]
 8001262:	4b17      	ldr	r3, [pc, #92]	@ (80012c0 <HAL_TIM_Base_MspInit+0xa0>)
 8001264:	69db      	ldr	r3, [r3, #28]
 8001266:	f003 0310 	and.w	r3, r3, #16
 800126a:	613b      	str	r3, [r7, #16]
 800126c:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 800126e:	2200      	movs	r2, #0
 8001270:	2100      	movs	r1, #0
 8001272:	2036      	movs	r0, #54	@ 0x36
 8001274:	f000 fb3d 	bl	80018f2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8001278:	2036      	movs	r0, #54	@ 0x36
 800127a:	f000 fb56 	bl	800192a <HAL_NVIC_EnableIRQ>
}
 800127e:	e018      	b.n	80012b2 <HAL_TIM_Base_MspInit+0x92>
  else if(htim_base->Instance==TIM7)
 8001280:	687b      	ldr	r3, [r7, #4]
 8001282:	681b      	ldr	r3, [r3, #0]
 8001284:	4a10      	ldr	r2, [pc, #64]	@ (80012c8 <HAL_TIM_Base_MspInit+0xa8>)
 8001286:	4293      	cmp	r3, r2
 8001288:	d113      	bne.n	80012b2 <HAL_TIM_Base_MspInit+0x92>
    __HAL_RCC_TIM7_CLK_ENABLE();
 800128a:	4b0d      	ldr	r3, [pc, #52]	@ (80012c0 <HAL_TIM_Base_MspInit+0xa0>)
 800128c:	69db      	ldr	r3, [r3, #28]
 800128e:	4a0c      	ldr	r2, [pc, #48]	@ (80012c0 <HAL_TIM_Base_MspInit+0xa0>)
 8001290:	f043 0320 	orr.w	r3, r3, #32
 8001294:	61d3      	str	r3, [r2, #28]
 8001296:	4b0a      	ldr	r3, [pc, #40]	@ (80012c0 <HAL_TIM_Base_MspInit+0xa0>)
 8001298:	69db      	ldr	r3, [r3, #28]
 800129a:	f003 0320 	and.w	r3, r3, #32
 800129e:	60fb      	str	r3, [r7, #12]
 80012a0:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 80012a2:	2200      	movs	r2, #0
 80012a4:	2100      	movs	r1, #0
 80012a6:	2037      	movs	r0, #55	@ 0x37
 80012a8:	f000 fb23 	bl	80018f2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 80012ac:	2037      	movs	r0, #55	@ 0x37
 80012ae:	f000 fb3c 	bl	800192a <HAL_NVIC_EnableIRQ>
}
 80012b2:	bf00      	nop
 80012b4:	3718      	adds	r7, #24
 80012b6:	46bd      	mov	sp, r7
 80012b8:	bd80      	pop	{r7, pc}
 80012ba:	bf00      	nop
 80012bc:	40012c00 	.word	0x40012c00
 80012c0:	40021000 	.word	0x40021000
 80012c4:	40001000 	.word	0x40001000
 80012c8:	40001400 	.word	0x40001400

080012cc <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80012cc:	b580      	push	{r7, lr}
 80012ce:	b088      	sub	sp, #32
 80012d0:	af00      	add	r7, sp, #0
 80012d2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012d4:	f107 030c 	add.w	r3, r7, #12
 80012d8:	2200      	movs	r2, #0
 80012da:	601a      	str	r2, [r3, #0]
 80012dc:	605a      	str	r2, [r3, #4]
 80012de:	609a      	str	r2, [r3, #8]
 80012e0:	60da      	str	r2, [r3, #12]
 80012e2:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 80012e4:	687b      	ldr	r3, [r7, #4]
 80012e6:	681b      	ldr	r3, [r3, #0]
 80012e8:	4a11      	ldr	r2, [pc, #68]	@ (8001330 <HAL_TIM_MspPostInit+0x64>)
 80012ea:	4293      	cmp	r3, r2
 80012ec:	d11b      	bne.n	8001326 <HAL_TIM_MspPostInit+0x5a>
  {
    /* USER CODE BEGIN TIM1_MspPostInit 0 */

    /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80012ee:	4b11      	ldr	r3, [pc, #68]	@ (8001334 <HAL_TIM_MspPostInit+0x68>)
 80012f0:	695b      	ldr	r3, [r3, #20]
 80012f2:	4a10      	ldr	r2, [pc, #64]	@ (8001334 <HAL_TIM_MspPostInit+0x68>)
 80012f4:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80012f8:	6153      	str	r3, [r2, #20]
 80012fa:	4b0e      	ldr	r3, [pc, #56]	@ (8001334 <HAL_TIM_MspPostInit+0x68>)
 80012fc:	695b      	ldr	r3, [r3, #20]
 80012fe:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8001302:	60bb      	str	r3, [r7, #8]
 8001304:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PC2     ------> TIM1_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001306:	2304      	movs	r3, #4
 8001308:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800130a:	2302      	movs	r3, #2
 800130c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800130e:	2300      	movs	r3, #0
 8001310:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001312:	2300      	movs	r3, #0
 8001314:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 8001316:	2302      	movs	r3, #2
 8001318:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800131a:	f107 030c 	add.w	r3, r7, #12
 800131e:	4619      	mov	r1, r3
 8001320:	4805      	ldr	r0, [pc, #20]	@ (8001338 <HAL_TIM_MspPostInit+0x6c>)
 8001322:	f000 fb1d 	bl	8001960 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM1_MspPostInit 1 */

    /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8001326:	bf00      	nop
 8001328:	3720      	adds	r7, #32
 800132a:	46bd      	mov	sp, r7
 800132c:	bd80      	pop	{r7, pc}
 800132e:	bf00      	nop
 8001330:	40012c00 	.word	0x40012c00
 8001334:	40021000 	.word	0x40021000
 8001338:	48000800 	.word	0x48000800

0800133c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800133c:	b480      	push	{r7}
 800133e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001340:	bf00      	nop
 8001342:	e7fd      	b.n	8001340 <NMI_Handler+0x4>

08001344 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001344:	b480      	push	{r7}
 8001346:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001348:	bf00      	nop
 800134a:	e7fd      	b.n	8001348 <HardFault_Handler+0x4>

0800134c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800134c:	b480      	push	{r7}
 800134e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001350:	bf00      	nop
 8001352:	e7fd      	b.n	8001350 <MemManage_Handler+0x4>

08001354 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001354:	b480      	push	{r7}
 8001356:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001358:	bf00      	nop
 800135a:	e7fd      	b.n	8001358 <BusFault_Handler+0x4>

0800135c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800135c:	b480      	push	{r7}
 800135e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001360:	bf00      	nop
 8001362:	e7fd      	b.n	8001360 <UsageFault_Handler+0x4>

08001364 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001364:	b480      	push	{r7}
 8001366:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001368:	bf00      	nop
 800136a:	46bd      	mov	sp, r7
 800136c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001370:	4770      	bx	lr

08001372 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001372:	b480      	push	{r7}
 8001374:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001376:	bf00      	nop
 8001378:	46bd      	mov	sp, r7
 800137a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800137e:	4770      	bx	lr

08001380 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001380:	b480      	push	{r7}
 8001382:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001384:	bf00      	nop
 8001386:	46bd      	mov	sp, r7
 8001388:	f85d 7b04 	ldr.w	r7, [sp], #4
 800138c:	4770      	bx	lr

0800138e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800138e:	b580      	push	{r7, lr}
 8001390:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001392:	f000 f98f 	bl	80016b4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001396:	bf00      	nop
 8001398:	bd80      	pop	{r7, pc}

0800139a <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 800139a:	b580      	push	{r7, lr}
 800139c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(SW3_Pin);
 800139e:	2001      	movs	r0, #1
 80013a0:	f000 fc98 	bl	8001cd4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 80013a4:	bf00      	nop
 80013a6:	bd80      	pop	{r7, pc}

080013a8 <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 80013a8:	b580      	push	{r7, lr}
 80013aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(SW1_Pin);
 80013ac:	2002      	movs	r0, #2
 80013ae:	f000 fc91 	bl	8001cd4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 80013b2:	bf00      	nop
 80013b4:	bd80      	pop	{r7, pc}

080013b6 <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 80013b6:	b580      	push	{r7, lr}
 80013b8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */

  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(SW2_Pin);
 80013ba:	2010      	movs	r0, #16
 80013bc:	f000 fc8a 	bl	8001cd4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 80013c0:	bf00      	nop
 80013c2:	bd80      	pop	{r7, pc}

080013c4 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80013c4:	b580      	push	{r7, lr}
 80013c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 80013c8:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 80013cc:	f000 fc82 	bl	8001cd4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80013d0:	bf00      	nop
 80013d2:	bd80      	pop	{r7, pc}

080013d4 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt and DAC1 underrun interrupt.
  */
void TIM6_DAC_IRQHandler(void)
{
 80013d4:	b580      	push	{r7, lr}
 80013d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 80013d8:	4802      	ldr	r0, [pc, #8]	@ (80013e4 <TIM6_DAC_IRQHandler+0x10>)
 80013da:	f002 ff9d 	bl	8004318 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 80013de:	bf00      	nop
 80013e0:	bd80      	pop	{r7, pc}
 80013e2:	bf00      	nop
 80013e4:	20000108 	.word	0x20000108

080013e8 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 80013e8:	b580      	push	{r7, lr}
 80013ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 80013ec:	4802      	ldr	r0, [pc, #8]	@ (80013f8 <TIM7_IRQHandler+0x10>)
 80013ee:	f002 ff93 	bl	8004318 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 80013f2:	bf00      	nop
 80013f4:	bd80      	pop	{r7, pc}
 80013f6:	bf00      	nop
 80013f8:	20000154 	.word	0x20000154

080013fc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80013fc:	b580      	push	{r7, lr}
 80013fe:	b086      	sub	sp, #24
 8001400:	af00      	add	r7, sp, #0
 8001402:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001404:	4a14      	ldr	r2, [pc, #80]	@ (8001458 <_sbrk+0x5c>)
 8001406:	4b15      	ldr	r3, [pc, #84]	@ (800145c <_sbrk+0x60>)
 8001408:	1ad3      	subs	r3, r2, r3
 800140a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800140c:	697b      	ldr	r3, [r7, #20]
 800140e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001410:	4b13      	ldr	r3, [pc, #76]	@ (8001460 <_sbrk+0x64>)
 8001412:	681b      	ldr	r3, [r3, #0]
 8001414:	2b00      	cmp	r3, #0
 8001416:	d102      	bne.n	800141e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001418:	4b11      	ldr	r3, [pc, #68]	@ (8001460 <_sbrk+0x64>)
 800141a:	4a12      	ldr	r2, [pc, #72]	@ (8001464 <_sbrk+0x68>)
 800141c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800141e:	4b10      	ldr	r3, [pc, #64]	@ (8001460 <_sbrk+0x64>)
 8001420:	681a      	ldr	r2, [r3, #0]
 8001422:	687b      	ldr	r3, [r7, #4]
 8001424:	4413      	add	r3, r2
 8001426:	693a      	ldr	r2, [r7, #16]
 8001428:	429a      	cmp	r2, r3
 800142a:	d207      	bcs.n	800143c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800142c:	f004 f846 	bl	80054bc <__errno>
 8001430:	4603      	mov	r3, r0
 8001432:	220c      	movs	r2, #12
 8001434:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001436:	f04f 33ff 	mov.w	r3, #4294967295
 800143a:	e009      	b.n	8001450 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800143c:	4b08      	ldr	r3, [pc, #32]	@ (8001460 <_sbrk+0x64>)
 800143e:	681b      	ldr	r3, [r3, #0]
 8001440:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001442:	4b07      	ldr	r3, [pc, #28]	@ (8001460 <_sbrk+0x64>)
 8001444:	681a      	ldr	r2, [r3, #0]
 8001446:	687b      	ldr	r3, [r7, #4]
 8001448:	4413      	add	r3, r2
 800144a:	4a05      	ldr	r2, [pc, #20]	@ (8001460 <_sbrk+0x64>)
 800144c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800144e:	68fb      	ldr	r3, [r7, #12]
}
 8001450:	4618      	mov	r0, r3
 8001452:	3718      	adds	r7, #24
 8001454:	46bd      	mov	sp, r7
 8001456:	bd80      	pop	{r7, pc}
 8001458:	20010000 	.word	0x20010000
 800145c:	00000400 	.word	0x00000400
 8001460:	200001dc 	.word	0x200001dc
 8001464:	20000330 	.word	0x20000330

08001468 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001468:	b480      	push	{r7}
 800146a:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800146c:	4b06      	ldr	r3, [pc, #24]	@ (8001488 <SystemInit+0x20>)
 800146e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001472:	4a05      	ldr	r2, [pc, #20]	@ (8001488 <SystemInit+0x20>)
 8001474:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001478:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800147c:	bf00      	nop
 800147e:	46bd      	mov	sp, r7
 8001480:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001484:	4770      	bx	lr
 8001486:	bf00      	nop
 8001488:	e000ed00 	.word	0xe000ed00

0800148c <timePage>:
#include <stdio.h>
#include "main.h"
#include "coast.h"
#include "lcd.h"

void timePage() {
 800148c:	b5b0      	push	{r4, r5, r7, lr}
 800148e:	b08c      	sub	sp, #48	@ 0x30
 8001490:	af00      	add	r7, sp, #0

	char buff[16];

	HAL_RTC_GetTime(&hrtc, &sTime, RTC_FORMAT_BIN);
 8001492:	2200      	movs	r2, #0
 8001494:	4919      	ldr	r1, [pc, #100]	@ (80014fc <timePage+0x70>)
 8001496:	481a      	ldr	r0, [pc, #104]	@ (8001500 <timePage+0x74>)
 8001498:	f002 f953 	bl	8003742 <HAL_RTC_GetTime>
	HAL_RTC_GetDate(&hrtc, &sDate, RTC_FORMAT_BIN);
 800149c:	2200      	movs	r2, #0
 800149e:	4919      	ldr	r1, [pc, #100]	@ (8001504 <timePage+0x78>)
 80014a0:	4817      	ldr	r0, [pc, #92]	@ (8001500 <timePage+0x74>)
 80014a2:	f002 fa30 	bl	8003906 <HAL_RTC_GetDate>

	char *weekDayMap [7] = {"MON", "TUE", "WED", "THU", "FRI", "SAT", "SUN"};
 80014a6:	4b18      	ldr	r3, [pc, #96]	@ (8001508 <timePage+0x7c>)
 80014a8:	463c      	mov	r4, r7
 80014aa:	461d      	mov	r5, r3
 80014ac:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80014ae:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80014b0:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80014b4:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	char *weekday = weekDayMap[sDate.WeekDay];
 80014b8:	4b12      	ldr	r3, [pc, #72]	@ (8001504 <timePage+0x78>)
 80014ba:	781b      	ldrb	r3, [r3, #0]
 80014bc:	009b      	lsls	r3, r3, #2
 80014be:	3330      	adds	r3, #48	@ 0x30
 80014c0:	443b      	add	r3, r7
 80014c2:	f853 3c30 	ldr.w	r3, [r3, #-48]
 80014c6:	62fb      	str	r3, [r7, #44]	@ 0x2c

	//uint8_t year = sDate.Year;
	sprintf(buff, "%s ", weekday);
 80014c8:	f107 031c 	add.w	r3, r7, #28
 80014cc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80014ce:	490f      	ldr	r1, [pc, #60]	@ (800150c <timePage+0x80>)
 80014d0:	4618      	mov	r0, r3
 80014d2:	f003 ffc9 	bl	8005468 <siprintf>

	LCD_SendStr(buff);
 80014d6:	f107 031c 	add.w	r3, r7, #28
 80014da:	4618      	mov	r0, r3
 80014dc:	f7ff f8b8 	bl	8000650 <LCD_SendStr>

	LCD_SendCmd(LCD_SECOND_LINE);
 80014e0:	20c0      	movs	r0, #192	@ 0xc0
 80014e2:	f7ff f879 	bl	80005d8 <LCD_SendCmd>

	LCD_SendStr("ALARM   ");
 80014e6:	480a      	ldr	r0, [pc, #40]	@ (8001510 <timePage+0x84>)
 80014e8:	f7ff f8b2 	bl	8000650 <LCD_SendStr>
	LCD_SendStr("24H TIME");
 80014ec:	4809      	ldr	r0, [pc, #36]	@ (8001514 <timePage+0x88>)
 80014ee:	f7ff f8af 	bl	8000650 <LCD_SendStr>

}
 80014f2:	bf00      	nop
 80014f4:	3730      	adds	r7, #48	@ 0x30
 80014f6:	46bd      	mov	sp, r7
 80014f8:	bdb0      	pop	{r4, r5, r7, pc}
 80014fa:	bf00      	nop
 80014fc:	20000084 	.word	0x20000084
 8001500:	2000009c 	.word	0x2000009c
 8001504:	20000098 	.word	0x20000098
 8001508:	08005e14 	.word	0x08005e14
 800150c:	08005ddc 	.word	0x08005ddc
 8001510:	08005de0 	.word	0x08005de0
 8001514:	08005dec 	.word	0x08005dec

08001518 <updateTime>:

void updateTime(uint8_t row, uint8_t col) {
 8001518:	b580      	push	{r7, lr}
 800151a:	b08a      	sub	sp, #40	@ 0x28
 800151c:	af02      	add	r7, sp, #8
 800151e:	4603      	mov	r3, r0
 8001520:	460a      	mov	r2, r1
 8001522:	71fb      	strb	r3, [r7, #7]
 8001524:	4613      	mov	r3, r2
 8001526:	71bb      	strb	r3, [r7, #6]
	char buff[8];  // Enough for HH:MM + null
	char dateBuff[8];

	HAL_RTC_GetTime(&hrtc, &sTime, RTC_FORMAT_BIN);
 8001528:	2200      	movs	r2, #0
 800152a:	4925      	ldr	r1, [pc, #148]	@ (80015c0 <updateTime+0xa8>)
 800152c:	4825      	ldr	r0, [pc, #148]	@ (80015c4 <updateTime+0xac>)
 800152e:	f002 f908 	bl	8003742 <HAL_RTC_GetTime>
	HAL_RTC_GetDate(&hrtc, &sDate, RTC_FORMAT_BIN);
 8001532:	2200      	movs	r2, #0
 8001534:	4924      	ldr	r1, [pc, #144]	@ (80015c8 <updateTime+0xb0>)
 8001536:	4823      	ldr	r0, [pc, #140]	@ (80015c4 <updateTime+0xac>)
 8001538:	f002 f9e5 	bl	8003906 <HAL_RTC_GetDate>

	uint8_t hours = sTime.Hours;
 800153c:	4b20      	ldr	r3, [pc, #128]	@ (80015c0 <updateTime+0xa8>)
 800153e:	781b      	ldrb	r3, [r3, #0]
 8001540:	77fb      	strb	r3, [r7, #31]
	uint8_t minutes = sTime.Minutes;
 8001542:	4b1f      	ldr	r3, [pc, #124]	@ (80015c0 <updateTime+0xa8>)
 8001544:	785b      	ldrb	r3, [r3, #1]
 8001546:	77bb      	strb	r3, [r7, #30]
	uint8_t seconds = sTime.Seconds;
 8001548:	4b1d      	ldr	r3, [pc, #116]	@ (80015c0 <updateTime+0xa8>)
 800154a:	789b      	ldrb	r3, [r3, #2]
 800154c:	777b      	strb	r3, [r7, #29]
	uint8_t day = sDate.Date;
 800154e:	4b1e      	ldr	r3, [pc, #120]	@ (80015c8 <updateTime+0xb0>)
 8001550:	789b      	ldrb	r3, [r3, #2]
 8001552:	773b      	strb	r3, [r7, #28]
	uint8_t month = sDate.Month;
 8001554:	4b1c      	ldr	r3, [pc, #112]	@ (80015c8 <updateTime+0xb0>)
 8001556:	785b      	ldrb	r3, [r3, #1]
 8001558:	76fb      	strb	r3, [r7, #27]
	uint8_t year = sDate.Year;
 800155a:	4b1b      	ldr	r3, [pc, #108]	@ (80015c8 <updateTime+0xb0>)
 800155c:	78db      	ldrb	r3, [r3, #3]
 800155e:	76bb      	strb	r3, [r7, #26]

	// Move cursor to desired position (row 0 or 1)
	uint8_t baseCmd = (row == 0) ? 0x80 : 0xC0; // LCD_LINE1 or LCD_LINE2
 8001560:	79fb      	ldrb	r3, [r7, #7]
 8001562:	2b00      	cmp	r3, #0
 8001564:	d101      	bne.n	800156a <updateTime+0x52>
 8001566:	2380      	movs	r3, #128	@ 0x80
 8001568:	e000      	b.n	800156c <updateTime+0x54>
 800156a:	23c0      	movs	r3, #192	@ 0xc0
 800156c:	767b      	strb	r3, [r7, #25]
	LCD_SendCmd(baseCmd + col);
 800156e:	7e7a      	ldrb	r2, [r7, #25]
 8001570:	79bb      	ldrb	r3, [r7, #6]
 8001572:	4413      	add	r3, r2
 8001574:	b2db      	uxtb	r3, r3
 8001576:	4618      	mov	r0, r3
 8001578:	f7ff f82e 	bl	80005d8 <LCD_SendCmd>

	sprintf(buff, "%02d:%02d:%02d", hours, minutes, seconds);
 800157c:	7ffa      	ldrb	r2, [r7, #31]
 800157e:	7fb9      	ldrb	r1, [r7, #30]
 8001580:	7f7b      	ldrb	r3, [r7, #29]
 8001582:	f107 0010 	add.w	r0, r7, #16
 8001586:	9300      	str	r3, [sp, #0]
 8001588:	460b      	mov	r3, r1
 800158a:	4910      	ldr	r1, [pc, #64]	@ (80015cc <updateTime+0xb4>)
 800158c:	f003 ff6c 	bl	8005468 <siprintf>
	LCD_SendStr(buff);
 8001590:	f107 0310 	add.w	r3, r7, #16
 8001594:	4618      	mov	r0, r3
 8001596:	f7ff f85b 	bl	8000650 <LCD_SendStr>

	sprintf(dateBuff, " ", day, month, year);
 800159a:	7f3a      	ldrb	r2, [r7, #28]
 800159c:	7ef9      	ldrb	r1, [r7, #27]
 800159e:	7ebb      	ldrb	r3, [r7, #26]
 80015a0:	f107 0008 	add.w	r0, r7, #8
 80015a4:	9300      	str	r3, [sp, #0]
 80015a6:	460b      	mov	r3, r1
 80015a8:	4909      	ldr	r1, [pc, #36]	@ (80015d0 <updateTime+0xb8>)
 80015aa:	f003 ff5d 	bl	8005468 <siprintf>
	LCD_SendStr(dateBuff);
 80015ae:	f107 0308 	add.w	r3, r7, #8
 80015b2:	4618      	mov	r0, r3
 80015b4:	f7ff f84c 	bl	8000650 <LCD_SendStr>
}
 80015b8:	bf00      	nop
 80015ba:	3720      	adds	r7, #32
 80015bc:	46bd      	mov	sp, r7
 80015be:	bd80      	pop	{r7, pc}
 80015c0:	20000084 	.word	0x20000084
 80015c4:	2000009c 	.word	0x2000009c
 80015c8:	20000098 	.word	0x20000098
 80015cc:	08005e30 	.word	0x08005e30
 80015d0:	08005e40 	.word	0x08005e40

080015d4 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80015d4:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800160c <LoopForever+0x2>
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 80015d8:	f7ff ff46 	bl	8001468 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80015dc:	480c      	ldr	r0, [pc, #48]	@ (8001610 <LoopForever+0x6>)
  ldr r1, =_edata
 80015de:	490d      	ldr	r1, [pc, #52]	@ (8001614 <LoopForever+0xa>)
  ldr r2, =_sidata
 80015e0:	4a0d      	ldr	r2, [pc, #52]	@ (8001618 <LoopForever+0xe>)
  movs r3, #0
 80015e2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80015e4:	e002      	b.n	80015ec <LoopCopyDataInit>

080015e6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80015e6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80015e8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80015ea:	3304      	adds	r3, #4

080015ec <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80015ec:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80015ee:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80015f0:	d3f9      	bcc.n	80015e6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80015f2:	4a0a      	ldr	r2, [pc, #40]	@ (800161c <LoopForever+0x12>)
  ldr r4, =_ebss
 80015f4:	4c0a      	ldr	r4, [pc, #40]	@ (8001620 <LoopForever+0x16>)
  movs r3, #0
 80015f6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80015f8:	e001      	b.n	80015fe <LoopFillZerobss>

080015fa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80015fa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80015fc:	3204      	adds	r2, #4

080015fe <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80015fe:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001600:	d3fb      	bcc.n	80015fa <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001602:	f003 ff61 	bl	80054c8 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001606:	f7ff f96b 	bl	80008e0 <main>

0800160a <LoopForever>:

LoopForever:
    b LoopForever
 800160a:	e7fe      	b.n	800160a <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 800160c:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 8001610:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001614:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8001618:	08005eb8 	.word	0x08005eb8
  ldr r2, =_sbss
 800161c:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8001620:	2000032c 	.word	0x2000032c

08001624 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001624:	e7fe      	b.n	8001624 <ADC1_2_IRQHandler>
	...

08001628 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001628:	b580      	push	{r7, lr}
 800162a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800162c:	4b08      	ldr	r3, [pc, #32]	@ (8001650 <HAL_Init+0x28>)
 800162e:	681b      	ldr	r3, [r3, #0]
 8001630:	4a07      	ldr	r2, [pc, #28]	@ (8001650 <HAL_Init+0x28>)
 8001632:	f043 0310 	orr.w	r3, r3, #16
 8001636:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001638:	2003      	movs	r0, #3
 800163a:	f000 f94f 	bl	80018dc <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800163e:	2000      	movs	r0, #0
 8001640:	f000 f808 	bl	8001654 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001644:	f7ff fda2 	bl	800118c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001648:	2300      	movs	r3, #0
}
 800164a:	4618      	mov	r0, r3
 800164c:	bd80      	pop	{r7, pc}
 800164e:	bf00      	nop
 8001650:	40022000 	.word	0x40022000

08001654 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001654:	b580      	push	{r7, lr}
 8001656:	b082      	sub	sp, #8
 8001658:	af00      	add	r7, sp, #0
 800165a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800165c:	4b12      	ldr	r3, [pc, #72]	@ (80016a8 <HAL_InitTick+0x54>)
 800165e:	681a      	ldr	r2, [r3, #0]
 8001660:	4b12      	ldr	r3, [pc, #72]	@ (80016ac <HAL_InitTick+0x58>)
 8001662:	781b      	ldrb	r3, [r3, #0]
 8001664:	4619      	mov	r1, r3
 8001666:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800166a:	fbb3 f3f1 	udiv	r3, r3, r1
 800166e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001672:	4618      	mov	r0, r3
 8001674:	f000 f967 	bl	8001946 <HAL_SYSTICK_Config>
 8001678:	4603      	mov	r3, r0
 800167a:	2b00      	cmp	r3, #0
 800167c:	d001      	beq.n	8001682 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800167e:	2301      	movs	r3, #1
 8001680:	e00e      	b.n	80016a0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001682:	687b      	ldr	r3, [r7, #4]
 8001684:	2b0f      	cmp	r3, #15
 8001686:	d80a      	bhi.n	800169e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001688:	2200      	movs	r2, #0
 800168a:	6879      	ldr	r1, [r7, #4]
 800168c:	f04f 30ff 	mov.w	r0, #4294967295
 8001690:	f000 f92f 	bl	80018f2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001694:	4a06      	ldr	r2, [pc, #24]	@ (80016b0 <HAL_InitTick+0x5c>)
 8001696:	687b      	ldr	r3, [r7, #4]
 8001698:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 800169a:	2300      	movs	r3, #0
 800169c:	e000      	b.n	80016a0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800169e:	2301      	movs	r3, #1
}
 80016a0:	4618      	mov	r0, r3
 80016a2:	3708      	adds	r7, #8
 80016a4:	46bd      	mov	sp, r7
 80016a6:	bd80      	pop	{r7, pc}
 80016a8:	2000000c 	.word	0x2000000c
 80016ac:	20000014 	.word	0x20000014
 80016b0:	20000010 	.word	0x20000010

080016b4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80016b4:	b480      	push	{r7}
 80016b6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80016b8:	4b06      	ldr	r3, [pc, #24]	@ (80016d4 <HAL_IncTick+0x20>)
 80016ba:	781b      	ldrb	r3, [r3, #0]
 80016bc:	461a      	mov	r2, r3
 80016be:	4b06      	ldr	r3, [pc, #24]	@ (80016d8 <HAL_IncTick+0x24>)
 80016c0:	681b      	ldr	r3, [r3, #0]
 80016c2:	4413      	add	r3, r2
 80016c4:	4a04      	ldr	r2, [pc, #16]	@ (80016d8 <HAL_IncTick+0x24>)
 80016c6:	6013      	str	r3, [r2, #0]
}
 80016c8:	bf00      	nop
 80016ca:	46bd      	mov	sp, r7
 80016cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016d0:	4770      	bx	lr
 80016d2:	bf00      	nop
 80016d4:	20000014 	.word	0x20000014
 80016d8:	200001e0 	.word	0x200001e0

080016dc <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80016dc:	b480      	push	{r7}
 80016de:	af00      	add	r7, sp, #0
  return uwTick;  
 80016e0:	4b03      	ldr	r3, [pc, #12]	@ (80016f0 <HAL_GetTick+0x14>)
 80016e2:	681b      	ldr	r3, [r3, #0]
}
 80016e4:	4618      	mov	r0, r3
 80016e6:	46bd      	mov	sp, r7
 80016e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016ec:	4770      	bx	lr
 80016ee:	bf00      	nop
 80016f0:	200001e0 	.word	0x200001e0

080016f4 <HAL_Delay>:
  *         implementations  in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80016f4:	b580      	push	{r7, lr}
 80016f6:	b084      	sub	sp, #16
 80016f8:	af00      	add	r7, sp, #0
 80016fa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80016fc:	f7ff ffee 	bl	80016dc <HAL_GetTick>
 8001700:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001702:	687b      	ldr	r3, [r7, #4]
 8001704:	60fb      	str	r3, [r7, #12]
  
  /* Add freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001706:	68fb      	ldr	r3, [r7, #12]
 8001708:	f1b3 3fff 	cmp.w	r3, #4294967295
 800170c:	d005      	beq.n	800171a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800170e:	4b0a      	ldr	r3, [pc, #40]	@ (8001738 <HAL_Delay+0x44>)
 8001710:	781b      	ldrb	r3, [r3, #0]
 8001712:	461a      	mov	r2, r3
 8001714:	68fb      	ldr	r3, [r7, #12]
 8001716:	4413      	add	r3, r2
 8001718:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 800171a:	bf00      	nop
 800171c:	f7ff ffde 	bl	80016dc <HAL_GetTick>
 8001720:	4602      	mov	r2, r0
 8001722:	68bb      	ldr	r3, [r7, #8]
 8001724:	1ad3      	subs	r3, r2, r3
 8001726:	68fa      	ldr	r2, [r7, #12]
 8001728:	429a      	cmp	r2, r3
 800172a:	d8f7      	bhi.n	800171c <HAL_Delay+0x28>
  {
  }
}
 800172c:	bf00      	nop
 800172e:	bf00      	nop
 8001730:	3710      	adds	r7, #16
 8001732:	46bd      	mov	sp, r7
 8001734:	bd80      	pop	{r7, pc}
 8001736:	bf00      	nop
 8001738:	20000014 	.word	0x20000014

0800173c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800173c:	b480      	push	{r7}
 800173e:	b085      	sub	sp, #20
 8001740:	af00      	add	r7, sp, #0
 8001742:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	f003 0307 	and.w	r3, r3, #7
 800174a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800174c:	4b0c      	ldr	r3, [pc, #48]	@ (8001780 <__NVIC_SetPriorityGrouping+0x44>)
 800174e:	68db      	ldr	r3, [r3, #12]
 8001750:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001752:	68ba      	ldr	r2, [r7, #8]
 8001754:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001758:	4013      	ands	r3, r2
 800175a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800175c:	68fb      	ldr	r3, [r7, #12]
 800175e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001760:	68bb      	ldr	r3, [r7, #8]
 8001762:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001764:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001768:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800176c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800176e:	4a04      	ldr	r2, [pc, #16]	@ (8001780 <__NVIC_SetPriorityGrouping+0x44>)
 8001770:	68bb      	ldr	r3, [r7, #8]
 8001772:	60d3      	str	r3, [r2, #12]
}
 8001774:	bf00      	nop
 8001776:	3714      	adds	r7, #20
 8001778:	46bd      	mov	sp, r7
 800177a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800177e:	4770      	bx	lr
 8001780:	e000ed00 	.word	0xe000ed00

08001784 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001784:	b480      	push	{r7}
 8001786:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001788:	4b04      	ldr	r3, [pc, #16]	@ (800179c <__NVIC_GetPriorityGrouping+0x18>)
 800178a:	68db      	ldr	r3, [r3, #12]
 800178c:	0a1b      	lsrs	r3, r3, #8
 800178e:	f003 0307 	and.w	r3, r3, #7
}
 8001792:	4618      	mov	r0, r3
 8001794:	46bd      	mov	sp, r7
 8001796:	f85d 7b04 	ldr.w	r7, [sp], #4
 800179a:	4770      	bx	lr
 800179c:	e000ed00 	.word	0xe000ed00

080017a0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80017a0:	b480      	push	{r7}
 80017a2:	b083      	sub	sp, #12
 80017a4:	af00      	add	r7, sp, #0
 80017a6:	4603      	mov	r3, r0
 80017a8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80017aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017ae:	2b00      	cmp	r3, #0
 80017b0:	db0b      	blt.n	80017ca <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80017b2:	79fb      	ldrb	r3, [r7, #7]
 80017b4:	f003 021f 	and.w	r2, r3, #31
 80017b8:	4907      	ldr	r1, [pc, #28]	@ (80017d8 <__NVIC_EnableIRQ+0x38>)
 80017ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017be:	095b      	lsrs	r3, r3, #5
 80017c0:	2001      	movs	r0, #1
 80017c2:	fa00 f202 	lsl.w	r2, r0, r2
 80017c6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80017ca:	bf00      	nop
 80017cc:	370c      	adds	r7, #12
 80017ce:	46bd      	mov	sp, r7
 80017d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017d4:	4770      	bx	lr
 80017d6:	bf00      	nop
 80017d8:	e000e100 	.word	0xe000e100

080017dc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80017dc:	b480      	push	{r7}
 80017de:	b083      	sub	sp, #12
 80017e0:	af00      	add	r7, sp, #0
 80017e2:	4603      	mov	r3, r0
 80017e4:	6039      	str	r1, [r7, #0]
 80017e6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80017e8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017ec:	2b00      	cmp	r3, #0
 80017ee:	db0a      	blt.n	8001806 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80017f0:	683b      	ldr	r3, [r7, #0]
 80017f2:	b2da      	uxtb	r2, r3
 80017f4:	490c      	ldr	r1, [pc, #48]	@ (8001828 <__NVIC_SetPriority+0x4c>)
 80017f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017fa:	0112      	lsls	r2, r2, #4
 80017fc:	b2d2      	uxtb	r2, r2
 80017fe:	440b      	add	r3, r1
 8001800:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001804:	e00a      	b.n	800181c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001806:	683b      	ldr	r3, [r7, #0]
 8001808:	b2da      	uxtb	r2, r3
 800180a:	4908      	ldr	r1, [pc, #32]	@ (800182c <__NVIC_SetPriority+0x50>)
 800180c:	79fb      	ldrb	r3, [r7, #7]
 800180e:	f003 030f 	and.w	r3, r3, #15
 8001812:	3b04      	subs	r3, #4
 8001814:	0112      	lsls	r2, r2, #4
 8001816:	b2d2      	uxtb	r2, r2
 8001818:	440b      	add	r3, r1
 800181a:	761a      	strb	r2, [r3, #24]
}
 800181c:	bf00      	nop
 800181e:	370c      	adds	r7, #12
 8001820:	46bd      	mov	sp, r7
 8001822:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001826:	4770      	bx	lr
 8001828:	e000e100 	.word	0xe000e100
 800182c:	e000ed00 	.word	0xe000ed00

08001830 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001830:	b480      	push	{r7}
 8001832:	b089      	sub	sp, #36	@ 0x24
 8001834:	af00      	add	r7, sp, #0
 8001836:	60f8      	str	r0, [r7, #12]
 8001838:	60b9      	str	r1, [r7, #8]
 800183a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800183c:	68fb      	ldr	r3, [r7, #12]
 800183e:	f003 0307 	and.w	r3, r3, #7
 8001842:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001844:	69fb      	ldr	r3, [r7, #28]
 8001846:	f1c3 0307 	rsb	r3, r3, #7
 800184a:	2b04      	cmp	r3, #4
 800184c:	bf28      	it	cs
 800184e:	2304      	movcs	r3, #4
 8001850:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001852:	69fb      	ldr	r3, [r7, #28]
 8001854:	3304      	adds	r3, #4
 8001856:	2b06      	cmp	r3, #6
 8001858:	d902      	bls.n	8001860 <NVIC_EncodePriority+0x30>
 800185a:	69fb      	ldr	r3, [r7, #28]
 800185c:	3b03      	subs	r3, #3
 800185e:	e000      	b.n	8001862 <NVIC_EncodePriority+0x32>
 8001860:	2300      	movs	r3, #0
 8001862:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001864:	f04f 32ff 	mov.w	r2, #4294967295
 8001868:	69bb      	ldr	r3, [r7, #24]
 800186a:	fa02 f303 	lsl.w	r3, r2, r3
 800186e:	43da      	mvns	r2, r3
 8001870:	68bb      	ldr	r3, [r7, #8]
 8001872:	401a      	ands	r2, r3
 8001874:	697b      	ldr	r3, [r7, #20]
 8001876:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001878:	f04f 31ff 	mov.w	r1, #4294967295
 800187c:	697b      	ldr	r3, [r7, #20]
 800187e:	fa01 f303 	lsl.w	r3, r1, r3
 8001882:	43d9      	mvns	r1, r3
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001888:	4313      	orrs	r3, r2
         );
}
 800188a:	4618      	mov	r0, r3
 800188c:	3724      	adds	r7, #36	@ 0x24
 800188e:	46bd      	mov	sp, r7
 8001890:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001894:	4770      	bx	lr
	...

08001898 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001898:	b580      	push	{r7, lr}
 800189a:	b082      	sub	sp, #8
 800189c:	af00      	add	r7, sp, #0
 800189e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	3b01      	subs	r3, #1
 80018a4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80018a8:	d301      	bcc.n	80018ae <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80018aa:	2301      	movs	r3, #1
 80018ac:	e00f      	b.n	80018ce <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80018ae:	4a0a      	ldr	r2, [pc, #40]	@ (80018d8 <SysTick_Config+0x40>)
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	3b01      	subs	r3, #1
 80018b4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80018b6:	210f      	movs	r1, #15
 80018b8:	f04f 30ff 	mov.w	r0, #4294967295
 80018bc:	f7ff ff8e 	bl	80017dc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80018c0:	4b05      	ldr	r3, [pc, #20]	@ (80018d8 <SysTick_Config+0x40>)
 80018c2:	2200      	movs	r2, #0
 80018c4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80018c6:	4b04      	ldr	r3, [pc, #16]	@ (80018d8 <SysTick_Config+0x40>)
 80018c8:	2207      	movs	r2, #7
 80018ca:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80018cc:	2300      	movs	r3, #0
}
 80018ce:	4618      	mov	r0, r3
 80018d0:	3708      	adds	r7, #8
 80018d2:	46bd      	mov	sp, r7
 80018d4:	bd80      	pop	{r7, pc}
 80018d6:	bf00      	nop
 80018d8:	e000e010 	.word	0xe000e010

080018dc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80018dc:	b580      	push	{r7, lr}
 80018de:	b082      	sub	sp, #8
 80018e0:	af00      	add	r7, sp, #0
 80018e2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80018e4:	6878      	ldr	r0, [r7, #4]
 80018e6:	f7ff ff29 	bl	800173c <__NVIC_SetPriorityGrouping>
}
 80018ea:	bf00      	nop
 80018ec:	3708      	adds	r7, #8
 80018ee:	46bd      	mov	sp, r7
 80018f0:	bd80      	pop	{r7, pc}

080018f2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80018f2:	b580      	push	{r7, lr}
 80018f4:	b086      	sub	sp, #24
 80018f6:	af00      	add	r7, sp, #0
 80018f8:	4603      	mov	r3, r0
 80018fa:	60b9      	str	r1, [r7, #8]
 80018fc:	607a      	str	r2, [r7, #4]
 80018fe:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001900:	2300      	movs	r3, #0
 8001902:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001904:	f7ff ff3e 	bl	8001784 <__NVIC_GetPriorityGrouping>
 8001908:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800190a:	687a      	ldr	r2, [r7, #4]
 800190c:	68b9      	ldr	r1, [r7, #8]
 800190e:	6978      	ldr	r0, [r7, #20]
 8001910:	f7ff ff8e 	bl	8001830 <NVIC_EncodePriority>
 8001914:	4602      	mov	r2, r0
 8001916:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800191a:	4611      	mov	r1, r2
 800191c:	4618      	mov	r0, r3
 800191e:	f7ff ff5d 	bl	80017dc <__NVIC_SetPriority>
}
 8001922:	bf00      	nop
 8001924:	3718      	adds	r7, #24
 8001926:	46bd      	mov	sp, r7
 8001928:	bd80      	pop	{r7, pc}

0800192a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800192a:	b580      	push	{r7, lr}
 800192c:	b082      	sub	sp, #8
 800192e:	af00      	add	r7, sp, #0
 8001930:	4603      	mov	r3, r0
 8001932:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001934:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001938:	4618      	mov	r0, r3
 800193a:	f7ff ff31 	bl	80017a0 <__NVIC_EnableIRQ>
}
 800193e:	bf00      	nop
 8001940:	3708      	adds	r7, #8
 8001942:	46bd      	mov	sp, r7
 8001944:	bd80      	pop	{r7, pc}

08001946 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001946:	b580      	push	{r7, lr}
 8001948:	b082      	sub	sp, #8
 800194a:	af00      	add	r7, sp, #0
 800194c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800194e:	6878      	ldr	r0, [r7, #4]
 8001950:	f7ff ffa2 	bl	8001898 <SysTick_Config>
 8001954:	4603      	mov	r3, r0
}
 8001956:	4618      	mov	r0, r3
 8001958:	3708      	adds	r7, #8
 800195a:	46bd      	mov	sp, r7
 800195c:	bd80      	pop	{r7, pc}
	...

08001960 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001960:	b480      	push	{r7}
 8001962:	b087      	sub	sp, #28
 8001964:	af00      	add	r7, sp, #0
 8001966:	6078      	str	r0, [r7, #4]
 8001968:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800196a:	2300      	movs	r3, #0
 800196c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800196e:	e160      	b.n	8001c32 <HAL_GPIO_Init+0x2d2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001970:	683b      	ldr	r3, [r7, #0]
 8001972:	681a      	ldr	r2, [r3, #0]
 8001974:	2101      	movs	r1, #1
 8001976:	697b      	ldr	r3, [r7, #20]
 8001978:	fa01 f303 	lsl.w	r3, r1, r3
 800197c:	4013      	ands	r3, r2
 800197e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001980:	68fb      	ldr	r3, [r7, #12]
 8001982:	2b00      	cmp	r3, #0
 8001984:	f000 8152 	beq.w	8001c2c <HAL_GPIO_Init+0x2cc>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001988:	683b      	ldr	r3, [r7, #0]
 800198a:	685b      	ldr	r3, [r3, #4]
 800198c:	f003 0303 	and.w	r3, r3, #3
 8001990:	2b01      	cmp	r3, #1
 8001992:	d005      	beq.n	80019a0 <HAL_GPIO_Init+0x40>
 8001994:	683b      	ldr	r3, [r7, #0]
 8001996:	685b      	ldr	r3, [r3, #4]
 8001998:	f003 0303 	and.w	r3, r3, #3
 800199c:	2b02      	cmp	r3, #2
 800199e:	d130      	bne.n	8001a02 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	689b      	ldr	r3, [r3, #8]
 80019a4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 80019a6:	697b      	ldr	r3, [r7, #20]
 80019a8:	005b      	lsls	r3, r3, #1
 80019aa:	2203      	movs	r2, #3
 80019ac:	fa02 f303 	lsl.w	r3, r2, r3
 80019b0:	43db      	mvns	r3, r3
 80019b2:	693a      	ldr	r2, [r7, #16]
 80019b4:	4013      	ands	r3, r2
 80019b6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80019b8:	683b      	ldr	r3, [r7, #0]
 80019ba:	68da      	ldr	r2, [r3, #12]
 80019bc:	697b      	ldr	r3, [r7, #20]
 80019be:	005b      	lsls	r3, r3, #1
 80019c0:	fa02 f303 	lsl.w	r3, r2, r3
 80019c4:	693a      	ldr	r2, [r7, #16]
 80019c6:	4313      	orrs	r3, r2
 80019c8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	693a      	ldr	r2, [r7, #16]
 80019ce:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	685b      	ldr	r3, [r3, #4]
 80019d4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80019d6:	2201      	movs	r2, #1
 80019d8:	697b      	ldr	r3, [r7, #20]
 80019da:	fa02 f303 	lsl.w	r3, r2, r3
 80019de:	43db      	mvns	r3, r3
 80019e0:	693a      	ldr	r2, [r7, #16]
 80019e2:	4013      	ands	r3, r2
 80019e4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80019e6:	683b      	ldr	r3, [r7, #0]
 80019e8:	685b      	ldr	r3, [r3, #4]
 80019ea:	091b      	lsrs	r3, r3, #4
 80019ec:	f003 0201 	and.w	r2, r3, #1
 80019f0:	697b      	ldr	r3, [r7, #20]
 80019f2:	fa02 f303 	lsl.w	r3, r2, r3
 80019f6:	693a      	ldr	r2, [r7, #16]
 80019f8:	4313      	orrs	r3, r2
 80019fa:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	693a      	ldr	r2, [r7, #16]
 8001a00:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001a02:	683b      	ldr	r3, [r7, #0]
 8001a04:	685b      	ldr	r3, [r3, #4]
 8001a06:	f003 0303 	and.w	r3, r3, #3
 8001a0a:	2b03      	cmp	r3, #3
 8001a0c:	d017      	beq.n	8001a3e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	68db      	ldr	r3, [r3, #12]
 8001a12:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8001a14:	697b      	ldr	r3, [r7, #20]
 8001a16:	005b      	lsls	r3, r3, #1
 8001a18:	2203      	movs	r2, #3
 8001a1a:	fa02 f303 	lsl.w	r3, r2, r3
 8001a1e:	43db      	mvns	r3, r3
 8001a20:	693a      	ldr	r2, [r7, #16]
 8001a22:	4013      	ands	r3, r2
 8001a24:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8001a26:	683b      	ldr	r3, [r7, #0]
 8001a28:	689a      	ldr	r2, [r3, #8]
 8001a2a:	697b      	ldr	r3, [r7, #20]
 8001a2c:	005b      	lsls	r3, r3, #1
 8001a2e:	fa02 f303 	lsl.w	r3, r2, r3
 8001a32:	693a      	ldr	r2, [r7, #16]
 8001a34:	4313      	orrs	r3, r2
 8001a36:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	693a      	ldr	r2, [r7, #16]
 8001a3c:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001a3e:	683b      	ldr	r3, [r7, #0]
 8001a40:	685b      	ldr	r3, [r3, #4]
 8001a42:	f003 0303 	and.w	r3, r3, #3
 8001a46:	2b02      	cmp	r3, #2
 8001a48:	d123      	bne.n	8001a92 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001a4a:	697b      	ldr	r3, [r7, #20]
 8001a4c:	08da      	lsrs	r2, r3, #3
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	3208      	adds	r2, #8
 8001a52:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001a56:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001a58:	697b      	ldr	r3, [r7, #20]
 8001a5a:	f003 0307 	and.w	r3, r3, #7
 8001a5e:	009b      	lsls	r3, r3, #2
 8001a60:	220f      	movs	r2, #15
 8001a62:	fa02 f303 	lsl.w	r3, r2, r3
 8001a66:	43db      	mvns	r3, r3
 8001a68:	693a      	ldr	r2, [r7, #16]
 8001a6a:	4013      	ands	r3, r2
 8001a6c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001a6e:	683b      	ldr	r3, [r7, #0]
 8001a70:	691a      	ldr	r2, [r3, #16]
 8001a72:	697b      	ldr	r3, [r7, #20]
 8001a74:	f003 0307 	and.w	r3, r3, #7
 8001a78:	009b      	lsls	r3, r3, #2
 8001a7a:	fa02 f303 	lsl.w	r3, r2, r3
 8001a7e:	693a      	ldr	r2, [r7, #16]
 8001a80:	4313      	orrs	r3, r2
 8001a82:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001a84:	697b      	ldr	r3, [r7, #20]
 8001a86:	08da      	lsrs	r2, r3, #3
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	3208      	adds	r2, #8
 8001a8c:	6939      	ldr	r1, [r7, #16]
 8001a8e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	681b      	ldr	r3, [r3, #0]
 8001a96:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8001a98:	697b      	ldr	r3, [r7, #20]
 8001a9a:	005b      	lsls	r3, r3, #1
 8001a9c:	2203      	movs	r2, #3
 8001a9e:	fa02 f303 	lsl.w	r3, r2, r3
 8001aa2:	43db      	mvns	r3, r3
 8001aa4:	693a      	ldr	r2, [r7, #16]
 8001aa6:	4013      	ands	r3, r2
 8001aa8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001aaa:	683b      	ldr	r3, [r7, #0]
 8001aac:	685b      	ldr	r3, [r3, #4]
 8001aae:	f003 0203 	and.w	r2, r3, #3
 8001ab2:	697b      	ldr	r3, [r7, #20]
 8001ab4:	005b      	lsls	r3, r3, #1
 8001ab6:	fa02 f303 	lsl.w	r3, r2, r3
 8001aba:	693a      	ldr	r2, [r7, #16]
 8001abc:	4313      	orrs	r3, r2
 8001abe:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	693a      	ldr	r2, [r7, #16]
 8001ac4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001ac6:	683b      	ldr	r3, [r7, #0]
 8001ac8:	685b      	ldr	r3, [r3, #4]
 8001aca:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001ace:	2b00      	cmp	r3, #0
 8001ad0:	f000 80ac 	beq.w	8001c2c <HAL_GPIO_Init+0x2cc>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001ad4:	4b5e      	ldr	r3, [pc, #376]	@ (8001c50 <HAL_GPIO_Init+0x2f0>)
 8001ad6:	699b      	ldr	r3, [r3, #24]
 8001ad8:	4a5d      	ldr	r2, [pc, #372]	@ (8001c50 <HAL_GPIO_Init+0x2f0>)
 8001ada:	f043 0301 	orr.w	r3, r3, #1
 8001ade:	6193      	str	r3, [r2, #24]
 8001ae0:	4b5b      	ldr	r3, [pc, #364]	@ (8001c50 <HAL_GPIO_Init+0x2f0>)
 8001ae2:	699b      	ldr	r3, [r3, #24]
 8001ae4:	f003 0301 	and.w	r3, r3, #1
 8001ae8:	60bb      	str	r3, [r7, #8]
 8001aea:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001aec:	4a59      	ldr	r2, [pc, #356]	@ (8001c54 <HAL_GPIO_Init+0x2f4>)
 8001aee:	697b      	ldr	r3, [r7, #20]
 8001af0:	089b      	lsrs	r3, r3, #2
 8001af2:	3302      	adds	r3, #2
 8001af4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001af8:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001afa:	697b      	ldr	r3, [r7, #20]
 8001afc:	f003 0303 	and.w	r3, r3, #3
 8001b00:	009b      	lsls	r3, r3, #2
 8001b02:	220f      	movs	r2, #15
 8001b04:	fa02 f303 	lsl.w	r3, r2, r3
 8001b08:	43db      	mvns	r3, r3
 8001b0a:	693a      	ldr	r2, [r7, #16]
 8001b0c:	4013      	ands	r3, r2
 8001b0e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8001b16:	d025      	beq.n	8001b64 <HAL_GPIO_Init+0x204>
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	4a4f      	ldr	r2, [pc, #316]	@ (8001c58 <HAL_GPIO_Init+0x2f8>)
 8001b1c:	4293      	cmp	r3, r2
 8001b1e:	d01f      	beq.n	8001b60 <HAL_GPIO_Init+0x200>
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	4a4e      	ldr	r2, [pc, #312]	@ (8001c5c <HAL_GPIO_Init+0x2fc>)
 8001b24:	4293      	cmp	r3, r2
 8001b26:	d019      	beq.n	8001b5c <HAL_GPIO_Init+0x1fc>
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	4a4d      	ldr	r2, [pc, #308]	@ (8001c60 <HAL_GPIO_Init+0x300>)
 8001b2c:	4293      	cmp	r3, r2
 8001b2e:	d013      	beq.n	8001b58 <HAL_GPIO_Init+0x1f8>
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	4a4c      	ldr	r2, [pc, #304]	@ (8001c64 <HAL_GPIO_Init+0x304>)
 8001b34:	4293      	cmp	r3, r2
 8001b36:	d00d      	beq.n	8001b54 <HAL_GPIO_Init+0x1f4>
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	4a4b      	ldr	r2, [pc, #300]	@ (8001c68 <HAL_GPIO_Init+0x308>)
 8001b3c:	4293      	cmp	r3, r2
 8001b3e:	d007      	beq.n	8001b50 <HAL_GPIO_Init+0x1f0>
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	4a4a      	ldr	r2, [pc, #296]	@ (8001c6c <HAL_GPIO_Init+0x30c>)
 8001b44:	4293      	cmp	r3, r2
 8001b46:	d101      	bne.n	8001b4c <HAL_GPIO_Init+0x1ec>
 8001b48:	2306      	movs	r3, #6
 8001b4a:	e00c      	b.n	8001b66 <HAL_GPIO_Init+0x206>
 8001b4c:	2307      	movs	r3, #7
 8001b4e:	e00a      	b.n	8001b66 <HAL_GPIO_Init+0x206>
 8001b50:	2305      	movs	r3, #5
 8001b52:	e008      	b.n	8001b66 <HAL_GPIO_Init+0x206>
 8001b54:	2304      	movs	r3, #4
 8001b56:	e006      	b.n	8001b66 <HAL_GPIO_Init+0x206>
 8001b58:	2303      	movs	r3, #3
 8001b5a:	e004      	b.n	8001b66 <HAL_GPIO_Init+0x206>
 8001b5c:	2302      	movs	r3, #2
 8001b5e:	e002      	b.n	8001b66 <HAL_GPIO_Init+0x206>
 8001b60:	2301      	movs	r3, #1
 8001b62:	e000      	b.n	8001b66 <HAL_GPIO_Init+0x206>
 8001b64:	2300      	movs	r3, #0
 8001b66:	697a      	ldr	r2, [r7, #20]
 8001b68:	f002 0203 	and.w	r2, r2, #3
 8001b6c:	0092      	lsls	r2, r2, #2
 8001b6e:	4093      	lsls	r3, r2
 8001b70:	693a      	ldr	r2, [r7, #16]
 8001b72:	4313      	orrs	r3, r2
 8001b74:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001b76:	4937      	ldr	r1, [pc, #220]	@ (8001c54 <HAL_GPIO_Init+0x2f4>)
 8001b78:	697b      	ldr	r3, [r7, #20]
 8001b7a:	089b      	lsrs	r3, r3, #2
 8001b7c:	3302      	adds	r3, #2
 8001b7e:	693a      	ldr	r2, [r7, #16]
 8001b80:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001b84:	4b3a      	ldr	r3, [pc, #232]	@ (8001c70 <HAL_GPIO_Init+0x310>)
 8001b86:	689b      	ldr	r3, [r3, #8]
 8001b88:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001b8a:	68fb      	ldr	r3, [r7, #12]
 8001b8c:	43db      	mvns	r3, r3
 8001b8e:	693a      	ldr	r2, [r7, #16]
 8001b90:	4013      	ands	r3, r2
 8001b92:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001b94:	683b      	ldr	r3, [r7, #0]
 8001b96:	685b      	ldr	r3, [r3, #4]
 8001b98:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001b9c:	2b00      	cmp	r3, #0
 8001b9e:	d003      	beq.n	8001ba8 <HAL_GPIO_Init+0x248>
        {
          temp |= iocurrent;
 8001ba0:	693a      	ldr	r2, [r7, #16]
 8001ba2:	68fb      	ldr	r3, [r7, #12]
 8001ba4:	4313      	orrs	r3, r2
 8001ba6:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8001ba8:	4a31      	ldr	r2, [pc, #196]	@ (8001c70 <HAL_GPIO_Init+0x310>)
 8001baa:	693b      	ldr	r3, [r7, #16]
 8001bac:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001bae:	4b30      	ldr	r3, [pc, #192]	@ (8001c70 <HAL_GPIO_Init+0x310>)
 8001bb0:	68db      	ldr	r3, [r3, #12]
 8001bb2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001bb4:	68fb      	ldr	r3, [r7, #12]
 8001bb6:	43db      	mvns	r3, r3
 8001bb8:	693a      	ldr	r2, [r7, #16]
 8001bba:	4013      	ands	r3, r2
 8001bbc:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001bbe:	683b      	ldr	r3, [r7, #0]
 8001bc0:	685b      	ldr	r3, [r3, #4]
 8001bc2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001bc6:	2b00      	cmp	r3, #0
 8001bc8:	d003      	beq.n	8001bd2 <HAL_GPIO_Init+0x272>
        {
          temp |= iocurrent;
 8001bca:	693a      	ldr	r2, [r7, #16]
 8001bcc:	68fb      	ldr	r3, [r7, #12]
 8001bce:	4313      	orrs	r3, r2
 8001bd0:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8001bd2:	4a27      	ldr	r2, [pc, #156]	@ (8001c70 <HAL_GPIO_Init+0x310>)
 8001bd4:	693b      	ldr	r3, [r7, #16]
 8001bd6:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001bd8:	4b25      	ldr	r3, [pc, #148]	@ (8001c70 <HAL_GPIO_Init+0x310>)
 8001bda:	685b      	ldr	r3, [r3, #4]
 8001bdc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001bde:	68fb      	ldr	r3, [r7, #12]
 8001be0:	43db      	mvns	r3, r3
 8001be2:	693a      	ldr	r2, [r7, #16]
 8001be4:	4013      	ands	r3, r2
 8001be6:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001be8:	683b      	ldr	r3, [r7, #0]
 8001bea:	685b      	ldr	r3, [r3, #4]
 8001bec:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001bf0:	2b00      	cmp	r3, #0
 8001bf2:	d003      	beq.n	8001bfc <HAL_GPIO_Init+0x29c>
        {
          temp |= iocurrent;
 8001bf4:	693a      	ldr	r2, [r7, #16]
 8001bf6:	68fb      	ldr	r3, [r7, #12]
 8001bf8:	4313      	orrs	r3, r2
 8001bfa:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8001bfc:	4a1c      	ldr	r2, [pc, #112]	@ (8001c70 <HAL_GPIO_Init+0x310>)
 8001bfe:	693b      	ldr	r3, [r7, #16]
 8001c00:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001c02:	4b1b      	ldr	r3, [pc, #108]	@ (8001c70 <HAL_GPIO_Init+0x310>)
 8001c04:	681b      	ldr	r3, [r3, #0]
 8001c06:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001c08:	68fb      	ldr	r3, [r7, #12]
 8001c0a:	43db      	mvns	r3, r3
 8001c0c:	693a      	ldr	r2, [r7, #16]
 8001c0e:	4013      	ands	r3, r2
 8001c10:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001c12:	683b      	ldr	r3, [r7, #0]
 8001c14:	685b      	ldr	r3, [r3, #4]
 8001c16:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001c1a:	2b00      	cmp	r3, #0
 8001c1c:	d003      	beq.n	8001c26 <HAL_GPIO_Init+0x2c6>
        {
          temp |= iocurrent;
 8001c1e:	693a      	ldr	r2, [r7, #16]
 8001c20:	68fb      	ldr	r3, [r7, #12]
 8001c22:	4313      	orrs	r3, r2
 8001c24:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8001c26:	4a12      	ldr	r2, [pc, #72]	@ (8001c70 <HAL_GPIO_Init+0x310>)
 8001c28:	693b      	ldr	r3, [r7, #16]
 8001c2a:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8001c2c:	697b      	ldr	r3, [r7, #20]
 8001c2e:	3301      	adds	r3, #1
 8001c30:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001c32:	683b      	ldr	r3, [r7, #0]
 8001c34:	681a      	ldr	r2, [r3, #0]
 8001c36:	697b      	ldr	r3, [r7, #20]
 8001c38:	fa22 f303 	lsr.w	r3, r2, r3
 8001c3c:	2b00      	cmp	r3, #0
 8001c3e:	f47f ae97 	bne.w	8001970 <HAL_GPIO_Init+0x10>
  }
}
 8001c42:	bf00      	nop
 8001c44:	bf00      	nop
 8001c46:	371c      	adds	r7, #28
 8001c48:	46bd      	mov	sp, r7
 8001c4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c4e:	4770      	bx	lr
 8001c50:	40021000 	.word	0x40021000
 8001c54:	40010000 	.word	0x40010000
 8001c58:	48000400 	.word	0x48000400
 8001c5c:	48000800 	.word	0x48000800
 8001c60:	48000c00 	.word	0x48000c00
 8001c64:	48001000 	.word	0x48001000
 8001c68:	48001400 	.word	0x48001400
 8001c6c:	48001800 	.word	0x48001800
 8001c70:	40010400 	.word	0x40010400

08001c74 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001c74:	b480      	push	{r7}
 8001c76:	b085      	sub	sp, #20
 8001c78:	af00      	add	r7, sp, #0
 8001c7a:	6078      	str	r0, [r7, #4]
 8001c7c:	460b      	mov	r3, r1
 8001c7e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	691a      	ldr	r2, [r3, #16]
 8001c84:	887b      	ldrh	r3, [r7, #2]
 8001c86:	4013      	ands	r3, r2
 8001c88:	2b00      	cmp	r3, #0
 8001c8a:	d002      	beq.n	8001c92 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001c8c:	2301      	movs	r3, #1
 8001c8e:	73fb      	strb	r3, [r7, #15]
 8001c90:	e001      	b.n	8001c96 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001c92:	2300      	movs	r3, #0
 8001c94:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001c96:	7bfb      	ldrb	r3, [r7, #15]
}
 8001c98:	4618      	mov	r0, r3
 8001c9a:	3714      	adds	r7, #20
 8001c9c:	46bd      	mov	sp, r7
 8001c9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ca2:	4770      	bx	lr

08001ca4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001ca4:	b480      	push	{r7}
 8001ca6:	b083      	sub	sp, #12
 8001ca8:	af00      	add	r7, sp, #0
 8001caa:	6078      	str	r0, [r7, #4]
 8001cac:	460b      	mov	r3, r1
 8001cae:	807b      	strh	r3, [r7, #2]
 8001cb0:	4613      	mov	r3, r2
 8001cb2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001cb4:	787b      	ldrb	r3, [r7, #1]
 8001cb6:	2b00      	cmp	r3, #0
 8001cb8:	d003      	beq.n	8001cc2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001cba:	887a      	ldrh	r2, [r7, #2]
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001cc0:	e002      	b.n	8001cc8 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001cc2:	887a      	ldrh	r2, [r7, #2]
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001cc8:	bf00      	nop
 8001cca:	370c      	adds	r7, #12
 8001ccc:	46bd      	mov	sp, r7
 8001cce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cd2:	4770      	bx	lr

08001cd4 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8001cd4:	b580      	push	{r7, lr}
 8001cd6:	b082      	sub	sp, #8
 8001cd8:	af00      	add	r7, sp, #0
 8001cda:	4603      	mov	r3, r0
 8001cdc:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8001cde:	4b08      	ldr	r3, [pc, #32]	@ (8001d00 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001ce0:	695a      	ldr	r2, [r3, #20]
 8001ce2:	88fb      	ldrh	r3, [r7, #6]
 8001ce4:	4013      	ands	r3, r2
 8001ce6:	2b00      	cmp	r3, #0
 8001ce8:	d006      	beq.n	8001cf8 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8001cea:	4a05      	ldr	r2, [pc, #20]	@ (8001d00 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001cec:	88fb      	ldrh	r3, [r7, #6]
 8001cee:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8001cf0:	88fb      	ldrh	r3, [r7, #6]
 8001cf2:	4618      	mov	r0, r3
 8001cf4:	f7fe fcce 	bl	8000694 <HAL_GPIO_EXTI_Callback>
  }
}
 8001cf8:	bf00      	nop
 8001cfa:	3708      	adds	r7, #8
 8001cfc:	46bd      	mov	sp, r7
 8001cfe:	bd80      	pop	{r7, pc}
 8001d00:	40010400 	.word	0x40010400

08001d04 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001d04:	b580      	push	{r7, lr}
 8001d06:	f5ad 7d02 	sub.w	sp, sp, #520	@ 0x208
 8001d0a:	af00      	add	r7, sp, #0
 8001d0c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001d10:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8001d14:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001d16:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001d1a:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8001d1e:	681b      	ldr	r3, [r3, #0]
 8001d20:	2b00      	cmp	r3, #0
 8001d22:	d102      	bne.n	8001d2a <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 8001d24:	2301      	movs	r3, #1
 8001d26:	f001 b80a 	b.w	8002d3e <HAL_RCC_OscConfig+0x103a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001d2a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001d2e:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8001d32:	681b      	ldr	r3, [r3, #0]
 8001d34:	681b      	ldr	r3, [r3, #0]
 8001d36:	f003 0301 	and.w	r3, r3, #1
 8001d3a:	2b00      	cmp	r3, #0
 8001d3c:	f000 8161 	beq.w	8002002 <HAL_RCC_OscConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8001d40:	4bae      	ldr	r3, [pc, #696]	@ (8001ffc <HAL_RCC_OscConfig+0x2f8>)
 8001d42:	685b      	ldr	r3, [r3, #4]
 8001d44:	f003 030c 	and.w	r3, r3, #12
 8001d48:	2b04      	cmp	r3, #4
 8001d4a:	d00c      	beq.n	8001d66 <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001d4c:	4bab      	ldr	r3, [pc, #684]	@ (8001ffc <HAL_RCC_OscConfig+0x2f8>)
 8001d4e:	685b      	ldr	r3, [r3, #4]
 8001d50:	f003 030c 	and.w	r3, r3, #12
 8001d54:	2b08      	cmp	r3, #8
 8001d56:	d157      	bne.n	8001e08 <HAL_RCC_OscConfig+0x104>
 8001d58:	4ba8      	ldr	r3, [pc, #672]	@ (8001ffc <HAL_RCC_OscConfig+0x2f8>)
 8001d5a:	685b      	ldr	r3, [r3, #4]
 8001d5c:	f403 33c0 	and.w	r3, r3, #98304	@ 0x18000
 8001d60:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001d64:	d150      	bne.n	8001e08 <HAL_RCC_OscConfig+0x104>
 8001d66:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001d6a:	f8c7 31f4 	str.w	r3, [r7, #500]	@ 0x1f4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d6e:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 8001d72:	fa93 f3a3 	rbit	r3, r3
 8001d76:	f8c7 31f0 	str.w	r3, [r7, #496]	@ 0x1f0
  return result;
 8001d7a:	f8d7 31f0 	ldr.w	r3, [r7, #496]	@ 0x1f0
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001d7e:	fab3 f383 	clz	r3, r3
 8001d82:	b2db      	uxtb	r3, r3
 8001d84:	2b3f      	cmp	r3, #63	@ 0x3f
 8001d86:	d802      	bhi.n	8001d8e <HAL_RCC_OscConfig+0x8a>
 8001d88:	4b9c      	ldr	r3, [pc, #624]	@ (8001ffc <HAL_RCC_OscConfig+0x2f8>)
 8001d8a:	681b      	ldr	r3, [r3, #0]
 8001d8c:	e015      	b.n	8001dba <HAL_RCC_OscConfig+0xb6>
 8001d8e:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001d92:	f8c7 31ec 	str.w	r3, [r7, #492]	@ 0x1ec
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d96:	f8d7 31ec 	ldr.w	r3, [r7, #492]	@ 0x1ec
 8001d9a:	fa93 f3a3 	rbit	r3, r3
 8001d9e:	f8c7 31e8 	str.w	r3, [r7, #488]	@ 0x1e8
 8001da2:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001da6:	f8c7 31e4 	str.w	r3, [r7, #484]	@ 0x1e4
 8001daa:	f8d7 31e4 	ldr.w	r3, [r7, #484]	@ 0x1e4
 8001dae:	fa93 f3a3 	rbit	r3, r3
 8001db2:	f8c7 31e0 	str.w	r3, [r7, #480]	@ 0x1e0
 8001db6:	4b91      	ldr	r3, [pc, #580]	@ (8001ffc <HAL_RCC_OscConfig+0x2f8>)
 8001db8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001dba:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8001dbe:	f8c7 21dc 	str.w	r2, [r7, #476]	@ 0x1dc
 8001dc2:	f8d7 21dc 	ldr.w	r2, [r7, #476]	@ 0x1dc
 8001dc6:	fa92 f2a2 	rbit	r2, r2
 8001dca:	f8c7 21d8 	str.w	r2, [r7, #472]	@ 0x1d8
  return result;
 8001dce:	f8d7 21d8 	ldr.w	r2, [r7, #472]	@ 0x1d8
 8001dd2:	fab2 f282 	clz	r2, r2
 8001dd6:	b2d2      	uxtb	r2, r2
 8001dd8:	f042 0220 	orr.w	r2, r2, #32
 8001ddc:	b2d2      	uxtb	r2, r2
 8001dde:	f002 021f 	and.w	r2, r2, #31
 8001de2:	2101      	movs	r1, #1
 8001de4:	fa01 f202 	lsl.w	r2, r1, r2
 8001de8:	4013      	ands	r3, r2
 8001dea:	2b00      	cmp	r3, #0
 8001dec:	f000 8108 	beq.w	8002000 <HAL_RCC_OscConfig+0x2fc>
 8001df0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001df4:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8001df8:	681b      	ldr	r3, [r3, #0]
 8001dfa:	685b      	ldr	r3, [r3, #4]
 8001dfc:	2b00      	cmp	r3, #0
 8001dfe:	f040 80ff 	bne.w	8002000 <HAL_RCC_OscConfig+0x2fc>
      {
        return HAL_ERROR;
 8001e02:	2301      	movs	r3, #1
 8001e04:	f000 bf9b 	b.w	8002d3e <HAL_RCC_OscConfig+0x103a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001e08:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001e0c:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8001e10:	681b      	ldr	r3, [r3, #0]
 8001e12:	685b      	ldr	r3, [r3, #4]
 8001e14:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001e18:	d106      	bne.n	8001e28 <HAL_RCC_OscConfig+0x124>
 8001e1a:	4b78      	ldr	r3, [pc, #480]	@ (8001ffc <HAL_RCC_OscConfig+0x2f8>)
 8001e1c:	681b      	ldr	r3, [r3, #0]
 8001e1e:	4a77      	ldr	r2, [pc, #476]	@ (8001ffc <HAL_RCC_OscConfig+0x2f8>)
 8001e20:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001e24:	6013      	str	r3, [r2, #0]
 8001e26:	e036      	b.n	8001e96 <HAL_RCC_OscConfig+0x192>
 8001e28:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001e2c:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8001e30:	681b      	ldr	r3, [r3, #0]
 8001e32:	685b      	ldr	r3, [r3, #4]
 8001e34:	2b00      	cmp	r3, #0
 8001e36:	d10c      	bne.n	8001e52 <HAL_RCC_OscConfig+0x14e>
 8001e38:	4b70      	ldr	r3, [pc, #448]	@ (8001ffc <HAL_RCC_OscConfig+0x2f8>)
 8001e3a:	681b      	ldr	r3, [r3, #0]
 8001e3c:	4a6f      	ldr	r2, [pc, #444]	@ (8001ffc <HAL_RCC_OscConfig+0x2f8>)
 8001e3e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001e42:	6013      	str	r3, [r2, #0]
 8001e44:	4b6d      	ldr	r3, [pc, #436]	@ (8001ffc <HAL_RCC_OscConfig+0x2f8>)
 8001e46:	681b      	ldr	r3, [r3, #0]
 8001e48:	4a6c      	ldr	r2, [pc, #432]	@ (8001ffc <HAL_RCC_OscConfig+0x2f8>)
 8001e4a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001e4e:	6013      	str	r3, [r2, #0]
 8001e50:	e021      	b.n	8001e96 <HAL_RCC_OscConfig+0x192>
 8001e52:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001e56:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8001e5a:	681b      	ldr	r3, [r3, #0]
 8001e5c:	685b      	ldr	r3, [r3, #4]
 8001e5e:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001e62:	d10c      	bne.n	8001e7e <HAL_RCC_OscConfig+0x17a>
 8001e64:	4b65      	ldr	r3, [pc, #404]	@ (8001ffc <HAL_RCC_OscConfig+0x2f8>)
 8001e66:	681b      	ldr	r3, [r3, #0]
 8001e68:	4a64      	ldr	r2, [pc, #400]	@ (8001ffc <HAL_RCC_OscConfig+0x2f8>)
 8001e6a:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001e6e:	6013      	str	r3, [r2, #0]
 8001e70:	4b62      	ldr	r3, [pc, #392]	@ (8001ffc <HAL_RCC_OscConfig+0x2f8>)
 8001e72:	681b      	ldr	r3, [r3, #0]
 8001e74:	4a61      	ldr	r2, [pc, #388]	@ (8001ffc <HAL_RCC_OscConfig+0x2f8>)
 8001e76:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001e7a:	6013      	str	r3, [r2, #0]
 8001e7c:	e00b      	b.n	8001e96 <HAL_RCC_OscConfig+0x192>
 8001e7e:	4b5f      	ldr	r3, [pc, #380]	@ (8001ffc <HAL_RCC_OscConfig+0x2f8>)
 8001e80:	681b      	ldr	r3, [r3, #0]
 8001e82:	4a5e      	ldr	r2, [pc, #376]	@ (8001ffc <HAL_RCC_OscConfig+0x2f8>)
 8001e84:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001e88:	6013      	str	r3, [r2, #0]
 8001e8a:	4b5c      	ldr	r3, [pc, #368]	@ (8001ffc <HAL_RCC_OscConfig+0x2f8>)
 8001e8c:	681b      	ldr	r3, [r3, #0]
 8001e8e:	4a5b      	ldr	r2, [pc, #364]	@ (8001ffc <HAL_RCC_OscConfig+0x2f8>)
 8001e90:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001e94:	6013      	str	r3, [r2, #0]
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001e96:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001e9a:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8001e9e:	681b      	ldr	r3, [r3, #0]
 8001ea0:	685b      	ldr	r3, [r3, #4]
 8001ea2:	2b00      	cmp	r3, #0
 8001ea4:	d054      	beq.n	8001f50 <HAL_RCC_OscConfig+0x24c>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ea6:	f7ff fc19 	bl	80016dc <HAL_GetTick>
 8001eaa:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001eae:	e00a      	b.n	8001ec6 <HAL_RCC_OscConfig+0x1c2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001eb0:	f7ff fc14 	bl	80016dc <HAL_GetTick>
 8001eb4:	4602      	mov	r2, r0
 8001eb6:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8001eba:	1ad3      	subs	r3, r2, r3
 8001ebc:	2b64      	cmp	r3, #100	@ 0x64
 8001ebe:	d902      	bls.n	8001ec6 <HAL_RCC_OscConfig+0x1c2>
          {
            return HAL_TIMEOUT;
 8001ec0:	2303      	movs	r3, #3
 8001ec2:	f000 bf3c 	b.w	8002d3e <HAL_RCC_OscConfig+0x103a>
 8001ec6:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001eca:	f8c7 31d4 	str.w	r3, [r7, #468]	@ 0x1d4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ece:	f8d7 31d4 	ldr.w	r3, [r7, #468]	@ 0x1d4
 8001ed2:	fa93 f3a3 	rbit	r3, r3
 8001ed6:	f8c7 31d0 	str.w	r3, [r7, #464]	@ 0x1d0
  return result;
 8001eda:	f8d7 31d0 	ldr.w	r3, [r7, #464]	@ 0x1d0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001ede:	fab3 f383 	clz	r3, r3
 8001ee2:	b2db      	uxtb	r3, r3
 8001ee4:	2b3f      	cmp	r3, #63	@ 0x3f
 8001ee6:	d802      	bhi.n	8001eee <HAL_RCC_OscConfig+0x1ea>
 8001ee8:	4b44      	ldr	r3, [pc, #272]	@ (8001ffc <HAL_RCC_OscConfig+0x2f8>)
 8001eea:	681b      	ldr	r3, [r3, #0]
 8001eec:	e015      	b.n	8001f1a <HAL_RCC_OscConfig+0x216>
 8001eee:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001ef2:	f8c7 31cc 	str.w	r3, [r7, #460]	@ 0x1cc
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ef6:	f8d7 31cc 	ldr.w	r3, [r7, #460]	@ 0x1cc
 8001efa:	fa93 f3a3 	rbit	r3, r3
 8001efe:	f8c7 31c8 	str.w	r3, [r7, #456]	@ 0x1c8
 8001f02:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001f06:	f8c7 31c4 	str.w	r3, [r7, #452]	@ 0x1c4
 8001f0a:	f8d7 31c4 	ldr.w	r3, [r7, #452]	@ 0x1c4
 8001f0e:	fa93 f3a3 	rbit	r3, r3
 8001f12:	f8c7 31c0 	str.w	r3, [r7, #448]	@ 0x1c0
 8001f16:	4b39      	ldr	r3, [pc, #228]	@ (8001ffc <HAL_RCC_OscConfig+0x2f8>)
 8001f18:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001f1a:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8001f1e:	f8c7 21bc 	str.w	r2, [r7, #444]	@ 0x1bc
 8001f22:	f8d7 21bc 	ldr.w	r2, [r7, #444]	@ 0x1bc
 8001f26:	fa92 f2a2 	rbit	r2, r2
 8001f2a:	f8c7 21b8 	str.w	r2, [r7, #440]	@ 0x1b8
  return result;
 8001f2e:	f8d7 21b8 	ldr.w	r2, [r7, #440]	@ 0x1b8
 8001f32:	fab2 f282 	clz	r2, r2
 8001f36:	b2d2      	uxtb	r2, r2
 8001f38:	f042 0220 	orr.w	r2, r2, #32
 8001f3c:	b2d2      	uxtb	r2, r2
 8001f3e:	f002 021f 	and.w	r2, r2, #31
 8001f42:	2101      	movs	r1, #1
 8001f44:	fa01 f202 	lsl.w	r2, r1, r2
 8001f48:	4013      	ands	r3, r2
 8001f4a:	2b00      	cmp	r3, #0
 8001f4c:	d0b0      	beq.n	8001eb0 <HAL_RCC_OscConfig+0x1ac>
 8001f4e:	e058      	b.n	8002002 <HAL_RCC_OscConfig+0x2fe>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f50:	f7ff fbc4 	bl	80016dc <HAL_GetTick>
 8001f54:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001f58:	e00a      	b.n	8001f70 <HAL_RCC_OscConfig+0x26c>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001f5a:	f7ff fbbf 	bl	80016dc <HAL_GetTick>
 8001f5e:	4602      	mov	r2, r0
 8001f60:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8001f64:	1ad3      	subs	r3, r2, r3
 8001f66:	2b64      	cmp	r3, #100	@ 0x64
 8001f68:	d902      	bls.n	8001f70 <HAL_RCC_OscConfig+0x26c>
          {
            return HAL_TIMEOUT;
 8001f6a:	2303      	movs	r3, #3
 8001f6c:	f000 bee7 	b.w	8002d3e <HAL_RCC_OscConfig+0x103a>
 8001f70:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001f74:	f8c7 31b4 	str.w	r3, [r7, #436]	@ 0x1b4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f78:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
 8001f7c:	fa93 f3a3 	rbit	r3, r3
 8001f80:	f8c7 31b0 	str.w	r3, [r7, #432]	@ 0x1b0
  return result;
 8001f84:	f8d7 31b0 	ldr.w	r3, [r7, #432]	@ 0x1b0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001f88:	fab3 f383 	clz	r3, r3
 8001f8c:	b2db      	uxtb	r3, r3
 8001f8e:	2b3f      	cmp	r3, #63	@ 0x3f
 8001f90:	d802      	bhi.n	8001f98 <HAL_RCC_OscConfig+0x294>
 8001f92:	4b1a      	ldr	r3, [pc, #104]	@ (8001ffc <HAL_RCC_OscConfig+0x2f8>)
 8001f94:	681b      	ldr	r3, [r3, #0]
 8001f96:	e015      	b.n	8001fc4 <HAL_RCC_OscConfig+0x2c0>
 8001f98:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001f9c:	f8c7 31ac 	str.w	r3, [r7, #428]	@ 0x1ac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001fa0:	f8d7 31ac 	ldr.w	r3, [r7, #428]	@ 0x1ac
 8001fa4:	fa93 f3a3 	rbit	r3, r3
 8001fa8:	f8c7 31a8 	str.w	r3, [r7, #424]	@ 0x1a8
 8001fac:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001fb0:	f8c7 31a4 	str.w	r3, [r7, #420]	@ 0x1a4
 8001fb4:	f8d7 31a4 	ldr.w	r3, [r7, #420]	@ 0x1a4
 8001fb8:	fa93 f3a3 	rbit	r3, r3
 8001fbc:	f8c7 31a0 	str.w	r3, [r7, #416]	@ 0x1a0
 8001fc0:	4b0e      	ldr	r3, [pc, #56]	@ (8001ffc <HAL_RCC_OscConfig+0x2f8>)
 8001fc2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001fc4:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8001fc8:	f8c7 219c 	str.w	r2, [r7, #412]	@ 0x19c
 8001fcc:	f8d7 219c 	ldr.w	r2, [r7, #412]	@ 0x19c
 8001fd0:	fa92 f2a2 	rbit	r2, r2
 8001fd4:	f8c7 2198 	str.w	r2, [r7, #408]	@ 0x198
  return result;
 8001fd8:	f8d7 2198 	ldr.w	r2, [r7, #408]	@ 0x198
 8001fdc:	fab2 f282 	clz	r2, r2
 8001fe0:	b2d2      	uxtb	r2, r2
 8001fe2:	f042 0220 	orr.w	r2, r2, #32
 8001fe6:	b2d2      	uxtb	r2, r2
 8001fe8:	f002 021f 	and.w	r2, r2, #31
 8001fec:	2101      	movs	r1, #1
 8001fee:	fa01 f202 	lsl.w	r2, r1, r2
 8001ff2:	4013      	ands	r3, r2
 8001ff4:	2b00      	cmp	r3, #0
 8001ff6:	d1b0      	bne.n	8001f5a <HAL_RCC_OscConfig+0x256>
 8001ff8:	e003      	b.n	8002002 <HAL_RCC_OscConfig+0x2fe>
 8001ffa:	bf00      	nop
 8001ffc:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002000:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002002:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002006:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800200a:	681b      	ldr	r3, [r3, #0]
 800200c:	681b      	ldr	r3, [r3, #0]
 800200e:	f003 0302 	and.w	r3, r3, #2
 8002012:	2b00      	cmp	r3, #0
 8002014:	f000 816d 	beq.w	80022f2 <HAL_RCC_OscConfig+0x5ee>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8002018:	4bcd      	ldr	r3, [pc, #820]	@ (8002350 <HAL_RCC_OscConfig+0x64c>)
 800201a:	685b      	ldr	r3, [r3, #4]
 800201c:	f003 030c 	and.w	r3, r3, #12
 8002020:	2b00      	cmp	r3, #0
 8002022:	d00c      	beq.n	800203e <HAL_RCC_OscConfig+0x33a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8002024:	4bca      	ldr	r3, [pc, #808]	@ (8002350 <HAL_RCC_OscConfig+0x64c>)
 8002026:	685b      	ldr	r3, [r3, #4]
 8002028:	f003 030c 	and.w	r3, r3, #12
 800202c:	2b08      	cmp	r3, #8
 800202e:	d16e      	bne.n	800210e <HAL_RCC_OscConfig+0x40a>
 8002030:	4bc7      	ldr	r3, [pc, #796]	@ (8002350 <HAL_RCC_OscConfig+0x64c>)
 8002032:	685b      	ldr	r3, [r3, #4]
 8002034:	f403 33c0 	and.w	r3, r3, #98304	@ 0x18000
 8002038:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800203c:	d167      	bne.n	800210e <HAL_RCC_OscConfig+0x40a>
 800203e:	2302      	movs	r3, #2
 8002040:	f8c7 3194 	str.w	r3, [r7, #404]	@ 0x194
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002044:	f8d7 3194 	ldr.w	r3, [r7, #404]	@ 0x194
 8002048:	fa93 f3a3 	rbit	r3, r3
 800204c:	f8c7 3190 	str.w	r3, [r7, #400]	@ 0x190
  return result;
 8002050:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002054:	fab3 f383 	clz	r3, r3
 8002058:	b2db      	uxtb	r3, r3
 800205a:	2b3f      	cmp	r3, #63	@ 0x3f
 800205c:	d802      	bhi.n	8002064 <HAL_RCC_OscConfig+0x360>
 800205e:	4bbc      	ldr	r3, [pc, #752]	@ (8002350 <HAL_RCC_OscConfig+0x64c>)
 8002060:	681b      	ldr	r3, [r3, #0]
 8002062:	e013      	b.n	800208c <HAL_RCC_OscConfig+0x388>
 8002064:	2302      	movs	r3, #2
 8002066:	f8c7 318c 	str.w	r3, [r7, #396]	@ 0x18c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800206a:	f8d7 318c 	ldr.w	r3, [r7, #396]	@ 0x18c
 800206e:	fa93 f3a3 	rbit	r3, r3
 8002072:	f8c7 3188 	str.w	r3, [r7, #392]	@ 0x188
 8002076:	2302      	movs	r3, #2
 8002078:	f8c7 3184 	str.w	r3, [r7, #388]	@ 0x184
 800207c:	f8d7 3184 	ldr.w	r3, [r7, #388]	@ 0x184
 8002080:	fa93 f3a3 	rbit	r3, r3
 8002084:	f8c7 3180 	str.w	r3, [r7, #384]	@ 0x180
 8002088:	4bb1      	ldr	r3, [pc, #708]	@ (8002350 <HAL_RCC_OscConfig+0x64c>)
 800208a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800208c:	2202      	movs	r2, #2
 800208e:	f8c7 217c 	str.w	r2, [r7, #380]	@ 0x17c
 8002092:	f8d7 217c 	ldr.w	r2, [r7, #380]	@ 0x17c
 8002096:	fa92 f2a2 	rbit	r2, r2
 800209a:	f8c7 2178 	str.w	r2, [r7, #376]	@ 0x178
  return result;
 800209e:	f8d7 2178 	ldr.w	r2, [r7, #376]	@ 0x178
 80020a2:	fab2 f282 	clz	r2, r2
 80020a6:	b2d2      	uxtb	r2, r2
 80020a8:	f042 0220 	orr.w	r2, r2, #32
 80020ac:	b2d2      	uxtb	r2, r2
 80020ae:	f002 021f 	and.w	r2, r2, #31
 80020b2:	2101      	movs	r1, #1
 80020b4:	fa01 f202 	lsl.w	r2, r1, r2
 80020b8:	4013      	ands	r3, r2
 80020ba:	2b00      	cmp	r3, #0
 80020bc:	d00a      	beq.n	80020d4 <HAL_RCC_OscConfig+0x3d0>
 80020be:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80020c2:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80020c6:	681b      	ldr	r3, [r3, #0]
 80020c8:	68db      	ldr	r3, [r3, #12]
 80020ca:	2b01      	cmp	r3, #1
 80020cc:	d002      	beq.n	80020d4 <HAL_RCC_OscConfig+0x3d0>
      {
        return HAL_ERROR;
 80020ce:	2301      	movs	r3, #1
 80020d0:	f000 be35 	b.w	8002d3e <HAL_RCC_OscConfig+0x103a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80020d4:	4b9e      	ldr	r3, [pc, #632]	@ (8002350 <HAL_RCC_OscConfig+0x64c>)
 80020d6:	681b      	ldr	r3, [r3, #0]
 80020d8:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80020dc:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80020e0:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80020e4:	681b      	ldr	r3, [r3, #0]
 80020e6:	691b      	ldr	r3, [r3, #16]
 80020e8:	21f8      	movs	r1, #248	@ 0xf8
 80020ea:	f8c7 1174 	str.w	r1, [r7, #372]	@ 0x174
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80020ee:	f8d7 1174 	ldr.w	r1, [r7, #372]	@ 0x174
 80020f2:	fa91 f1a1 	rbit	r1, r1
 80020f6:	f8c7 1170 	str.w	r1, [r7, #368]	@ 0x170
  return result;
 80020fa:	f8d7 1170 	ldr.w	r1, [r7, #368]	@ 0x170
 80020fe:	fab1 f181 	clz	r1, r1
 8002102:	b2c9      	uxtb	r1, r1
 8002104:	408b      	lsls	r3, r1
 8002106:	4992      	ldr	r1, [pc, #584]	@ (8002350 <HAL_RCC_OscConfig+0x64c>)
 8002108:	4313      	orrs	r3, r2
 800210a:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800210c:	e0f1      	b.n	80022f2 <HAL_RCC_OscConfig+0x5ee>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800210e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002112:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8002116:	681b      	ldr	r3, [r3, #0]
 8002118:	68db      	ldr	r3, [r3, #12]
 800211a:	2b00      	cmp	r3, #0
 800211c:	f000 8083 	beq.w	8002226 <HAL_RCC_OscConfig+0x522>
 8002120:	2301      	movs	r3, #1
 8002122:	f8c7 316c 	str.w	r3, [r7, #364]	@ 0x16c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002126:	f8d7 316c 	ldr.w	r3, [r7, #364]	@ 0x16c
 800212a:	fa93 f3a3 	rbit	r3, r3
 800212e:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
  return result;
 8002132:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002136:	fab3 f383 	clz	r3, r3
 800213a:	b2db      	uxtb	r3, r3
 800213c:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8002140:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8002144:	009b      	lsls	r3, r3, #2
 8002146:	461a      	mov	r2, r3
 8002148:	2301      	movs	r3, #1
 800214a:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800214c:	f7ff fac6 	bl	80016dc <HAL_GetTick>
 8002150:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002154:	e00a      	b.n	800216c <HAL_RCC_OscConfig+0x468>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002156:	f7ff fac1 	bl	80016dc <HAL_GetTick>
 800215a:	4602      	mov	r2, r0
 800215c:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8002160:	1ad3      	subs	r3, r2, r3
 8002162:	2b02      	cmp	r3, #2
 8002164:	d902      	bls.n	800216c <HAL_RCC_OscConfig+0x468>
          {
            return HAL_TIMEOUT;
 8002166:	2303      	movs	r3, #3
 8002168:	f000 bde9 	b.w	8002d3e <HAL_RCC_OscConfig+0x103a>
 800216c:	2302      	movs	r3, #2
 800216e:	f8c7 3164 	str.w	r3, [r7, #356]	@ 0x164
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002172:	f8d7 3164 	ldr.w	r3, [r7, #356]	@ 0x164
 8002176:	fa93 f3a3 	rbit	r3, r3
 800217a:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
  return result;
 800217e:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002182:	fab3 f383 	clz	r3, r3
 8002186:	b2db      	uxtb	r3, r3
 8002188:	2b3f      	cmp	r3, #63	@ 0x3f
 800218a:	d802      	bhi.n	8002192 <HAL_RCC_OscConfig+0x48e>
 800218c:	4b70      	ldr	r3, [pc, #448]	@ (8002350 <HAL_RCC_OscConfig+0x64c>)
 800218e:	681b      	ldr	r3, [r3, #0]
 8002190:	e013      	b.n	80021ba <HAL_RCC_OscConfig+0x4b6>
 8002192:	2302      	movs	r3, #2
 8002194:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002198:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
 800219c:	fa93 f3a3 	rbit	r3, r3
 80021a0:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
 80021a4:	2302      	movs	r3, #2
 80021a6:	f8c7 3154 	str.w	r3, [r7, #340]	@ 0x154
 80021aa:	f8d7 3154 	ldr.w	r3, [r7, #340]	@ 0x154
 80021ae:	fa93 f3a3 	rbit	r3, r3
 80021b2:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150
 80021b6:	4b66      	ldr	r3, [pc, #408]	@ (8002350 <HAL_RCC_OscConfig+0x64c>)
 80021b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80021ba:	2202      	movs	r2, #2
 80021bc:	f8c7 214c 	str.w	r2, [r7, #332]	@ 0x14c
 80021c0:	f8d7 214c 	ldr.w	r2, [r7, #332]	@ 0x14c
 80021c4:	fa92 f2a2 	rbit	r2, r2
 80021c8:	f8c7 2148 	str.w	r2, [r7, #328]	@ 0x148
  return result;
 80021cc:	f8d7 2148 	ldr.w	r2, [r7, #328]	@ 0x148
 80021d0:	fab2 f282 	clz	r2, r2
 80021d4:	b2d2      	uxtb	r2, r2
 80021d6:	f042 0220 	orr.w	r2, r2, #32
 80021da:	b2d2      	uxtb	r2, r2
 80021dc:	f002 021f 	and.w	r2, r2, #31
 80021e0:	2101      	movs	r1, #1
 80021e2:	fa01 f202 	lsl.w	r2, r1, r2
 80021e6:	4013      	ands	r3, r2
 80021e8:	2b00      	cmp	r3, #0
 80021ea:	d0b4      	beq.n	8002156 <HAL_RCC_OscConfig+0x452>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80021ec:	4b58      	ldr	r3, [pc, #352]	@ (8002350 <HAL_RCC_OscConfig+0x64c>)
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80021f4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80021f8:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80021fc:	681b      	ldr	r3, [r3, #0]
 80021fe:	691b      	ldr	r3, [r3, #16]
 8002200:	21f8      	movs	r1, #248	@ 0xf8
 8002202:	f8c7 1144 	str.w	r1, [r7, #324]	@ 0x144
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002206:	f8d7 1144 	ldr.w	r1, [r7, #324]	@ 0x144
 800220a:	fa91 f1a1 	rbit	r1, r1
 800220e:	f8c7 1140 	str.w	r1, [r7, #320]	@ 0x140
  return result;
 8002212:	f8d7 1140 	ldr.w	r1, [r7, #320]	@ 0x140
 8002216:	fab1 f181 	clz	r1, r1
 800221a:	b2c9      	uxtb	r1, r1
 800221c:	408b      	lsls	r3, r1
 800221e:	494c      	ldr	r1, [pc, #304]	@ (8002350 <HAL_RCC_OscConfig+0x64c>)
 8002220:	4313      	orrs	r3, r2
 8002222:	600b      	str	r3, [r1, #0]
 8002224:	e065      	b.n	80022f2 <HAL_RCC_OscConfig+0x5ee>
 8002226:	2301      	movs	r3, #1
 8002228:	f8c7 313c 	str.w	r3, [r7, #316]	@ 0x13c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800222c:	f8d7 313c 	ldr.w	r3, [r7, #316]	@ 0x13c
 8002230:	fa93 f3a3 	rbit	r3, r3
 8002234:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
  return result;
 8002238:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800223c:	fab3 f383 	clz	r3, r3
 8002240:	b2db      	uxtb	r3, r3
 8002242:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8002246:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 800224a:	009b      	lsls	r3, r3, #2
 800224c:	461a      	mov	r2, r3
 800224e:	2300      	movs	r3, #0
 8002250:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002252:	f7ff fa43 	bl	80016dc <HAL_GetTick>
 8002256:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800225a:	e00a      	b.n	8002272 <HAL_RCC_OscConfig+0x56e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800225c:	f7ff fa3e 	bl	80016dc <HAL_GetTick>
 8002260:	4602      	mov	r2, r0
 8002262:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8002266:	1ad3      	subs	r3, r2, r3
 8002268:	2b02      	cmp	r3, #2
 800226a:	d902      	bls.n	8002272 <HAL_RCC_OscConfig+0x56e>
          {
            return HAL_TIMEOUT;
 800226c:	2303      	movs	r3, #3
 800226e:	f000 bd66 	b.w	8002d3e <HAL_RCC_OscConfig+0x103a>
 8002272:	2302      	movs	r3, #2
 8002274:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002278:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800227c:	fa93 f3a3 	rbit	r3, r3
 8002280:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
  return result;
 8002284:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002288:	fab3 f383 	clz	r3, r3
 800228c:	b2db      	uxtb	r3, r3
 800228e:	2b3f      	cmp	r3, #63	@ 0x3f
 8002290:	d802      	bhi.n	8002298 <HAL_RCC_OscConfig+0x594>
 8002292:	4b2f      	ldr	r3, [pc, #188]	@ (8002350 <HAL_RCC_OscConfig+0x64c>)
 8002294:	681b      	ldr	r3, [r3, #0]
 8002296:	e013      	b.n	80022c0 <HAL_RCC_OscConfig+0x5bc>
 8002298:	2302      	movs	r3, #2
 800229a:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800229e:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80022a2:	fa93 f3a3 	rbit	r3, r3
 80022a6:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
 80022aa:	2302      	movs	r3, #2
 80022ac:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
 80022b0:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 80022b4:	fa93 f3a3 	rbit	r3, r3
 80022b8:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
 80022bc:	4b24      	ldr	r3, [pc, #144]	@ (8002350 <HAL_RCC_OscConfig+0x64c>)
 80022be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80022c0:	2202      	movs	r2, #2
 80022c2:	f8c7 211c 	str.w	r2, [r7, #284]	@ 0x11c
 80022c6:	f8d7 211c 	ldr.w	r2, [r7, #284]	@ 0x11c
 80022ca:	fa92 f2a2 	rbit	r2, r2
 80022ce:	f8c7 2118 	str.w	r2, [r7, #280]	@ 0x118
  return result;
 80022d2:	f8d7 2118 	ldr.w	r2, [r7, #280]	@ 0x118
 80022d6:	fab2 f282 	clz	r2, r2
 80022da:	b2d2      	uxtb	r2, r2
 80022dc:	f042 0220 	orr.w	r2, r2, #32
 80022e0:	b2d2      	uxtb	r2, r2
 80022e2:	f002 021f 	and.w	r2, r2, #31
 80022e6:	2101      	movs	r1, #1
 80022e8:	fa01 f202 	lsl.w	r2, r1, r2
 80022ec:	4013      	ands	r3, r2
 80022ee:	2b00      	cmp	r3, #0
 80022f0:	d1b4      	bne.n	800225c <HAL_RCC_OscConfig+0x558>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80022f2:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80022f6:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80022fa:	681b      	ldr	r3, [r3, #0]
 80022fc:	681b      	ldr	r3, [r3, #0]
 80022fe:	f003 0308 	and.w	r3, r3, #8
 8002302:	2b00      	cmp	r3, #0
 8002304:	f000 8119 	beq.w	800253a <HAL_RCC_OscConfig+0x836>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002308:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800230c:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8002310:	681b      	ldr	r3, [r3, #0]
 8002312:	695b      	ldr	r3, [r3, #20]
 8002314:	2b00      	cmp	r3, #0
 8002316:	f000 8082 	beq.w	800241e <HAL_RCC_OscConfig+0x71a>
 800231a:	2301      	movs	r3, #1
 800231c:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002320:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002324:	fa93 f3a3 	rbit	r3, r3
 8002328:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
  return result;
 800232c:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002330:	fab3 f383 	clz	r3, r3
 8002334:	b2db      	uxtb	r3, r3
 8002336:	461a      	mov	r2, r3
 8002338:	4b06      	ldr	r3, [pc, #24]	@ (8002354 <HAL_RCC_OscConfig+0x650>)
 800233a:	4413      	add	r3, r2
 800233c:	009b      	lsls	r3, r3, #2
 800233e:	461a      	mov	r2, r3
 8002340:	2301      	movs	r3, #1
 8002342:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002344:	f7ff f9ca 	bl	80016dc <HAL_GetTick>
 8002348:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800234c:	e00f      	b.n	800236e <HAL_RCC_OscConfig+0x66a>
 800234e:	bf00      	nop
 8002350:	40021000 	.word	0x40021000
 8002354:	10908120 	.word	0x10908120
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002358:	f7ff f9c0 	bl	80016dc <HAL_GetTick>
 800235c:	4602      	mov	r2, r0
 800235e:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8002362:	1ad3      	subs	r3, r2, r3
 8002364:	2b02      	cmp	r3, #2
 8002366:	d902      	bls.n	800236e <HAL_RCC_OscConfig+0x66a>
        {
          return HAL_TIMEOUT;
 8002368:	2303      	movs	r3, #3
 800236a:	f000 bce8 	b.w	8002d3e <HAL_RCC_OscConfig+0x103a>
 800236e:	2302      	movs	r3, #2
 8002370:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002374:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8002378:	fa93 f2a3 	rbit	r2, r3
 800237c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002380:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8002384:	601a      	str	r2, [r3, #0]
 8002386:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800238a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800238e:	2202      	movs	r2, #2
 8002390:	601a      	str	r2, [r3, #0]
 8002392:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002396:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800239a:	681b      	ldr	r3, [r3, #0]
 800239c:	fa93 f2a3 	rbit	r2, r3
 80023a0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80023a4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80023a8:	601a      	str	r2, [r3, #0]
 80023aa:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80023ae:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80023b2:	2202      	movs	r2, #2
 80023b4:	601a      	str	r2, [r3, #0]
 80023b6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80023ba:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80023be:	681b      	ldr	r3, [r3, #0]
 80023c0:	fa93 f2a3 	rbit	r2, r3
 80023c4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80023c8:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 80023cc:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80023ce:	4bb0      	ldr	r3, [pc, #704]	@ (8002690 <HAL_RCC_OscConfig+0x98c>)
 80023d0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80023d2:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80023d6:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 80023da:	2102      	movs	r1, #2
 80023dc:	6019      	str	r1, [r3, #0]
 80023de:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80023e2:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 80023e6:	681b      	ldr	r3, [r3, #0]
 80023e8:	fa93 f1a3 	rbit	r1, r3
 80023ec:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80023f0:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 80023f4:	6019      	str	r1, [r3, #0]
  return result;
 80023f6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80023fa:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	fab3 f383 	clz	r3, r3
 8002404:	b2db      	uxtb	r3, r3
 8002406:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 800240a:	b2db      	uxtb	r3, r3
 800240c:	f003 031f 	and.w	r3, r3, #31
 8002410:	2101      	movs	r1, #1
 8002412:	fa01 f303 	lsl.w	r3, r1, r3
 8002416:	4013      	ands	r3, r2
 8002418:	2b00      	cmp	r3, #0
 800241a:	d09d      	beq.n	8002358 <HAL_RCC_OscConfig+0x654>
 800241c:	e08d      	b.n	800253a <HAL_RCC_OscConfig+0x836>
 800241e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002422:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8002426:	2201      	movs	r2, #1
 8002428:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800242a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800242e:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8002432:	681b      	ldr	r3, [r3, #0]
 8002434:	fa93 f2a3 	rbit	r2, r3
 8002438:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800243c:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8002440:	601a      	str	r2, [r3, #0]
  return result;
 8002442:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002446:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 800244a:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800244c:	fab3 f383 	clz	r3, r3
 8002450:	b2db      	uxtb	r3, r3
 8002452:	461a      	mov	r2, r3
 8002454:	4b8f      	ldr	r3, [pc, #572]	@ (8002694 <HAL_RCC_OscConfig+0x990>)
 8002456:	4413      	add	r3, r2
 8002458:	009b      	lsls	r3, r3, #2
 800245a:	461a      	mov	r2, r3
 800245c:	2300      	movs	r3, #0
 800245e:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002460:	f7ff f93c 	bl	80016dc <HAL_GetTick>
 8002464:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002468:	e00a      	b.n	8002480 <HAL_RCC_OscConfig+0x77c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800246a:	f7ff f937 	bl	80016dc <HAL_GetTick>
 800246e:	4602      	mov	r2, r0
 8002470:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8002474:	1ad3      	subs	r3, r2, r3
 8002476:	2b02      	cmp	r3, #2
 8002478:	d902      	bls.n	8002480 <HAL_RCC_OscConfig+0x77c>
        {
          return HAL_TIMEOUT;
 800247a:	2303      	movs	r3, #3
 800247c:	f000 bc5f 	b.w	8002d3e <HAL_RCC_OscConfig+0x103a>
 8002480:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002484:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8002488:	2202      	movs	r2, #2
 800248a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800248c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002490:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8002494:	681b      	ldr	r3, [r3, #0]
 8002496:	fa93 f2a3 	rbit	r2, r3
 800249a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800249e:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 80024a2:	601a      	str	r2, [r3, #0]
 80024a4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80024a8:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80024ac:	2202      	movs	r2, #2
 80024ae:	601a      	str	r2, [r3, #0]
 80024b0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80024b4:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80024b8:	681b      	ldr	r3, [r3, #0]
 80024ba:	fa93 f2a3 	rbit	r2, r3
 80024be:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80024c2:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 80024c6:	601a      	str	r2, [r3, #0]
 80024c8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80024cc:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 80024d0:	2202      	movs	r2, #2
 80024d2:	601a      	str	r2, [r3, #0]
 80024d4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80024d8:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 80024dc:	681b      	ldr	r3, [r3, #0]
 80024de:	fa93 f2a3 	rbit	r2, r3
 80024e2:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80024e6:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 80024ea:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80024ec:	4b68      	ldr	r3, [pc, #416]	@ (8002690 <HAL_RCC_OscConfig+0x98c>)
 80024ee:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80024f0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80024f4:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 80024f8:	2102      	movs	r1, #2
 80024fa:	6019      	str	r1, [r3, #0]
 80024fc:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002500:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8002504:	681b      	ldr	r3, [r3, #0]
 8002506:	fa93 f1a3 	rbit	r1, r3
 800250a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800250e:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8002512:	6019      	str	r1, [r3, #0]
  return result;
 8002514:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002518:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 800251c:	681b      	ldr	r3, [r3, #0]
 800251e:	fab3 f383 	clz	r3, r3
 8002522:	b2db      	uxtb	r3, r3
 8002524:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8002528:	b2db      	uxtb	r3, r3
 800252a:	f003 031f 	and.w	r3, r3, #31
 800252e:	2101      	movs	r1, #1
 8002530:	fa01 f303 	lsl.w	r3, r1, r3
 8002534:	4013      	ands	r3, r2
 8002536:	2b00      	cmp	r3, #0
 8002538:	d197      	bne.n	800246a <HAL_RCC_OscConfig+0x766>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800253a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800253e:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	681b      	ldr	r3, [r3, #0]
 8002546:	f003 0304 	and.w	r3, r3, #4
 800254a:	2b00      	cmp	r3, #0
 800254c:	f000 819c 	beq.w	8002888 <HAL_RCC_OscConfig+0xb84>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002550:	2300      	movs	r3, #0
 8002552:	f887 3207 	strb.w	r3, [r7, #519]	@ 0x207
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002556:	4b4e      	ldr	r3, [pc, #312]	@ (8002690 <HAL_RCC_OscConfig+0x98c>)
 8002558:	69db      	ldr	r3, [r3, #28]
 800255a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800255e:	2b00      	cmp	r3, #0
 8002560:	d116      	bne.n	8002590 <HAL_RCC_OscConfig+0x88c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002562:	4b4b      	ldr	r3, [pc, #300]	@ (8002690 <HAL_RCC_OscConfig+0x98c>)
 8002564:	69db      	ldr	r3, [r3, #28]
 8002566:	4a4a      	ldr	r2, [pc, #296]	@ (8002690 <HAL_RCC_OscConfig+0x98c>)
 8002568:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800256c:	61d3      	str	r3, [r2, #28]
 800256e:	4b48      	ldr	r3, [pc, #288]	@ (8002690 <HAL_RCC_OscConfig+0x98c>)
 8002570:	69db      	ldr	r3, [r3, #28]
 8002572:	f003 5280 	and.w	r2, r3, #268435456	@ 0x10000000
 8002576:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800257a:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800257e:	601a      	str	r2, [r3, #0]
 8002580:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002584:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002588:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 800258a:	2301      	movs	r3, #1
 800258c:	f887 3207 	strb.w	r3, [r7, #519]	@ 0x207
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002590:	4b41      	ldr	r3, [pc, #260]	@ (8002698 <HAL_RCC_OscConfig+0x994>)
 8002592:	681b      	ldr	r3, [r3, #0]
 8002594:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002598:	2b00      	cmp	r3, #0
 800259a:	d11a      	bne.n	80025d2 <HAL_RCC_OscConfig+0x8ce>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800259c:	4b3e      	ldr	r3, [pc, #248]	@ (8002698 <HAL_RCC_OscConfig+0x994>)
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	4a3d      	ldr	r2, [pc, #244]	@ (8002698 <HAL_RCC_OscConfig+0x994>)
 80025a2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80025a6:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80025a8:	f7ff f898 	bl	80016dc <HAL_GetTick>
 80025ac:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80025b0:	e009      	b.n	80025c6 <HAL_RCC_OscConfig+0x8c2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80025b2:	f7ff f893 	bl	80016dc <HAL_GetTick>
 80025b6:	4602      	mov	r2, r0
 80025b8:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 80025bc:	1ad3      	subs	r3, r2, r3
 80025be:	2b64      	cmp	r3, #100	@ 0x64
 80025c0:	d901      	bls.n	80025c6 <HAL_RCC_OscConfig+0x8c2>
        {
          return HAL_TIMEOUT;
 80025c2:	2303      	movs	r3, #3
 80025c4:	e3bb      	b.n	8002d3e <HAL_RCC_OscConfig+0x103a>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80025c6:	4b34      	ldr	r3, [pc, #208]	@ (8002698 <HAL_RCC_OscConfig+0x994>)
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80025ce:	2b00      	cmp	r3, #0
 80025d0:	d0ef      	beq.n	80025b2 <HAL_RCC_OscConfig+0x8ae>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80025d2:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80025d6:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80025da:	681b      	ldr	r3, [r3, #0]
 80025dc:	689b      	ldr	r3, [r3, #8]
 80025de:	2b01      	cmp	r3, #1
 80025e0:	d106      	bne.n	80025f0 <HAL_RCC_OscConfig+0x8ec>
 80025e2:	4b2b      	ldr	r3, [pc, #172]	@ (8002690 <HAL_RCC_OscConfig+0x98c>)
 80025e4:	6a1b      	ldr	r3, [r3, #32]
 80025e6:	4a2a      	ldr	r2, [pc, #168]	@ (8002690 <HAL_RCC_OscConfig+0x98c>)
 80025e8:	f043 0301 	orr.w	r3, r3, #1
 80025ec:	6213      	str	r3, [r2, #32]
 80025ee:	e035      	b.n	800265c <HAL_RCC_OscConfig+0x958>
 80025f0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80025f4:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80025f8:	681b      	ldr	r3, [r3, #0]
 80025fa:	689b      	ldr	r3, [r3, #8]
 80025fc:	2b00      	cmp	r3, #0
 80025fe:	d10c      	bne.n	800261a <HAL_RCC_OscConfig+0x916>
 8002600:	4b23      	ldr	r3, [pc, #140]	@ (8002690 <HAL_RCC_OscConfig+0x98c>)
 8002602:	6a1b      	ldr	r3, [r3, #32]
 8002604:	4a22      	ldr	r2, [pc, #136]	@ (8002690 <HAL_RCC_OscConfig+0x98c>)
 8002606:	f023 0301 	bic.w	r3, r3, #1
 800260a:	6213      	str	r3, [r2, #32]
 800260c:	4b20      	ldr	r3, [pc, #128]	@ (8002690 <HAL_RCC_OscConfig+0x98c>)
 800260e:	6a1b      	ldr	r3, [r3, #32]
 8002610:	4a1f      	ldr	r2, [pc, #124]	@ (8002690 <HAL_RCC_OscConfig+0x98c>)
 8002612:	f023 0304 	bic.w	r3, r3, #4
 8002616:	6213      	str	r3, [r2, #32]
 8002618:	e020      	b.n	800265c <HAL_RCC_OscConfig+0x958>
 800261a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800261e:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	689b      	ldr	r3, [r3, #8]
 8002626:	2b05      	cmp	r3, #5
 8002628:	d10c      	bne.n	8002644 <HAL_RCC_OscConfig+0x940>
 800262a:	4b19      	ldr	r3, [pc, #100]	@ (8002690 <HAL_RCC_OscConfig+0x98c>)
 800262c:	6a1b      	ldr	r3, [r3, #32]
 800262e:	4a18      	ldr	r2, [pc, #96]	@ (8002690 <HAL_RCC_OscConfig+0x98c>)
 8002630:	f043 0304 	orr.w	r3, r3, #4
 8002634:	6213      	str	r3, [r2, #32]
 8002636:	4b16      	ldr	r3, [pc, #88]	@ (8002690 <HAL_RCC_OscConfig+0x98c>)
 8002638:	6a1b      	ldr	r3, [r3, #32]
 800263a:	4a15      	ldr	r2, [pc, #84]	@ (8002690 <HAL_RCC_OscConfig+0x98c>)
 800263c:	f043 0301 	orr.w	r3, r3, #1
 8002640:	6213      	str	r3, [r2, #32]
 8002642:	e00b      	b.n	800265c <HAL_RCC_OscConfig+0x958>
 8002644:	4b12      	ldr	r3, [pc, #72]	@ (8002690 <HAL_RCC_OscConfig+0x98c>)
 8002646:	6a1b      	ldr	r3, [r3, #32]
 8002648:	4a11      	ldr	r2, [pc, #68]	@ (8002690 <HAL_RCC_OscConfig+0x98c>)
 800264a:	f023 0301 	bic.w	r3, r3, #1
 800264e:	6213      	str	r3, [r2, #32]
 8002650:	4b0f      	ldr	r3, [pc, #60]	@ (8002690 <HAL_RCC_OscConfig+0x98c>)
 8002652:	6a1b      	ldr	r3, [r3, #32]
 8002654:	4a0e      	ldr	r2, [pc, #56]	@ (8002690 <HAL_RCC_OscConfig+0x98c>)
 8002656:	f023 0304 	bic.w	r3, r3, #4
 800265a:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800265c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002660:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	689b      	ldr	r3, [r3, #8]
 8002668:	2b00      	cmp	r3, #0
 800266a:	f000 8085 	beq.w	8002778 <HAL_RCC_OscConfig+0xa74>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800266e:	f7ff f835 	bl	80016dc <HAL_GetTick>
 8002672:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002676:	e011      	b.n	800269c <HAL_RCC_OscConfig+0x998>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002678:	f7ff f830 	bl	80016dc <HAL_GetTick>
 800267c:	4602      	mov	r2, r0
 800267e:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8002682:	1ad3      	subs	r3, r2, r3
 8002684:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002688:	4293      	cmp	r3, r2
 800268a:	d907      	bls.n	800269c <HAL_RCC_OscConfig+0x998>
        {
          return HAL_TIMEOUT;
 800268c:	2303      	movs	r3, #3
 800268e:	e356      	b.n	8002d3e <HAL_RCC_OscConfig+0x103a>
 8002690:	40021000 	.word	0x40021000
 8002694:	10908120 	.word	0x10908120
 8002698:	40007000 	.word	0x40007000
 800269c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80026a0:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 80026a4:	2202      	movs	r2, #2
 80026a6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80026a8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80026ac:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	fa93 f2a3 	rbit	r2, r3
 80026b6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80026ba:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 80026be:	601a      	str	r2, [r3, #0]
 80026c0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80026c4:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 80026c8:	2202      	movs	r2, #2
 80026ca:	601a      	str	r2, [r3, #0]
 80026cc:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80026d0:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 80026d4:	681b      	ldr	r3, [r3, #0]
 80026d6:	fa93 f2a3 	rbit	r2, r3
 80026da:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80026de:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 80026e2:	601a      	str	r2, [r3, #0]
  return result;
 80026e4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80026e8:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 80026ec:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80026ee:	fab3 f383 	clz	r3, r3
 80026f2:	b2db      	uxtb	r3, r3
 80026f4:	f023 035f 	bic.w	r3, r3, #95	@ 0x5f
 80026f8:	b2db      	uxtb	r3, r3
 80026fa:	2b00      	cmp	r3, #0
 80026fc:	d102      	bne.n	8002704 <HAL_RCC_OscConfig+0xa00>
 80026fe:	4b98      	ldr	r3, [pc, #608]	@ (8002960 <HAL_RCC_OscConfig+0xc5c>)
 8002700:	6a1b      	ldr	r3, [r3, #32]
 8002702:	e013      	b.n	800272c <HAL_RCC_OscConfig+0xa28>
 8002704:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002708:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 800270c:	2202      	movs	r2, #2
 800270e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002710:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002714:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 8002718:	681b      	ldr	r3, [r3, #0]
 800271a:	fa93 f2a3 	rbit	r2, r3
 800271e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002722:	f5a3 73ac 	sub.w	r3, r3, #344	@ 0x158
 8002726:	601a      	str	r2, [r3, #0]
 8002728:	4b8d      	ldr	r3, [pc, #564]	@ (8002960 <HAL_RCC_OscConfig+0xc5c>)
 800272a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800272c:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8002730:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 8002734:	2102      	movs	r1, #2
 8002736:	6011      	str	r1, [r2, #0]
 8002738:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 800273c:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 8002740:	6812      	ldr	r2, [r2, #0]
 8002742:	fa92 f1a2 	rbit	r1, r2
 8002746:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 800274a:	f5a2 72b0 	sub.w	r2, r2, #352	@ 0x160
 800274e:	6011      	str	r1, [r2, #0]
  return result;
 8002750:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8002754:	f5a2 72b0 	sub.w	r2, r2, #352	@ 0x160
 8002758:	6812      	ldr	r2, [r2, #0]
 800275a:	fab2 f282 	clz	r2, r2
 800275e:	b2d2      	uxtb	r2, r2
 8002760:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002764:	b2d2      	uxtb	r2, r2
 8002766:	f002 021f 	and.w	r2, r2, #31
 800276a:	2101      	movs	r1, #1
 800276c:	fa01 f202 	lsl.w	r2, r1, r2
 8002770:	4013      	ands	r3, r2
 8002772:	2b00      	cmp	r3, #0
 8002774:	d080      	beq.n	8002678 <HAL_RCC_OscConfig+0x974>
 8002776:	e07d      	b.n	8002874 <HAL_RCC_OscConfig+0xb70>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002778:	f7fe ffb0 	bl	80016dc <HAL_GetTick>
 800277c:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002780:	e00b      	b.n	800279a <HAL_RCC_OscConfig+0xa96>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002782:	f7fe ffab 	bl	80016dc <HAL_GetTick>
 8002786:	4602      	mov	r2, r0
 8002788:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 800278c:	1ad3      	subs	r3, r2, r3
 800278e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002792:	4293      	cmp	r3, r2
 8002794:	d901      	bls.n	800279a <HAL_RCC_OscConfig+0xa96>
        {
          return HAL_TIMEOUT;
 8002796:	2303      	movs	r3, #3
 8002798:	e2d1      	b.n	8002d3e <HAL_RCC_OscConfig+0x103a>
 800279a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800279e:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 80027a2:	2202      	movs	r2, #2
 80027a4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80027a6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80027aa:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 80027ae:	681b      	ldr	r3, [r3, #0]
 80027b0:	fa93 f2a3 	rbit	r2, r3
 80027b4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80027b8:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 80027bc:	601a      	str	r2, [r3, #0]
 80027be:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80027c2:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 80027c6:	2202      	movs	r2, #2
 80027c8:	601a      	str	r2, [r3, #0]
 80027ca:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80027ce:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	fa93 f2a3 	rbit	r2, r3
 80027d8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80027dc:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 80027e0:	601a      	str	r2, [r3, #0]
  return result;
 80027e2:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80027e6:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 80027ea:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80027ec:	fab3 f383 	clz	r3, r3
 80027f0:	b2db      	uxtb	r3, r3
 80027f2:	f023 035f 	bic.w	r3, r3, #95	@ 0x5f
 80027f6:	b2db      	uxtb	r3, r3
 80027f8:	2b00      	cmp	r3, #0
 80027fa:	d102      	bne.n	8002802 <HAL_RCC_OscConfig+0xafe>
 80027fc:	4b58      	ldr	r3, [pc, #352]	@ (8002960 <HAL_RCC_OscConfig+0xc5c>)
 80027fe:	6a1b      	ldr	r3, [r3, #32]
 8002800:	e013      	b.n	800282a <HAL_RCC_OscConfig+0xb26>
 8002802:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002806:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 800280a:	2202      	movs	r2, #2
 800280c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800280e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002812:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	fa93 f2a3 	rbit	r2, r3
 800281c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002820:	f5a3 73bc 	sub.w	r3, r3, #376	@ 0x178
 8002824:	601a      	str	r2, [r3, #0]
 8002826:	4b4e      	ldr	r3, [pc, #312]	@ (8002960 <HAL_RCC_OscConfig+0xc5c>)
 8002828:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800282a:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 800282e:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 8002832:	2102      	movs	r1, #2
 8002834:	6011      	str	r1, [r2, #0]
 8002836:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 800283a:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 800283e:	6812      	ldr	r2, [r2, #0]
 8002840:	fa92 f1a2 	rbit	r1, r2
 8002844:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8002848:	f5a2 72c0 	sub.w	r2, r2, #384	@ 0x180
 800284c:	6011      	str	r1, [r2, #0]
  return result;
 800284e:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8002852:	f5a2 72c0 	sub.w	r2, r2, #384	@ 0x180
 8002856:	6812      	ldr	r2, [r2, #0]
 8002858:	fab2 f282 	clz	r2, r2
 800285c:	b2d2      	uxtb	r2, r2
 800285e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002862:	b2d2      	uxtb	r2, r2
 8002864:	f002 021f 	and.w	r2, r2, #31
 8002868:	2101      	movs	r1, #1
 800286a:	fa01 f202 	lsl.w	r2, r1, r2
 800286e:	4013      	ands	r3, r2
 8002870:	2b00      	cmp	r3, #0
 8002872:	d186      	bne.n	8002782 <HAL_RCC_OscConfig+0xa7e>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002874:	f897 3207 	ldrb.w	r3, [r7, #519]	@ 0x207
 8002878:	2b01      	cmp	r3, #1
 800287a:	d105      	bne.n	8002888 <HAL_RCC_OscConfig+0xb84>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800287c:	4b38      	ldr	r3, [pc, #224]	@ (8002960 <HAL_RCC_OscConfig+0xc5c>)
 800287e:	69db      	ldr	r3, [r3, #28]
 8002880:	4a37      	ldr	r2, [pc, #220]	@ (8002960 <HAL_RCC_OscConfig+0xc5c>)
 8002882:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002886:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002888:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800288c:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8002890:	681b      	ldr	r3, [r3, #0]
 8002892:	699b      	ldr	r3, [r3, #24]
 8002894:	2b00      	cmp	r3, #0
 8002896:	f000 8251 	beq.w	8002d3c <HAL_RCC_OscConfig+0x1038>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800289a:	4b31      	ldr	r3, [pc, #196]	@ (8002960 <HAL_RCC_OscConfig+0xc5c>)
 800289c:	685b      	ldr	r3, [r3, #4]
 800289e:	f003 030c 	and.w	r3, r3, #12
 80028a2:	2b08      	cmp	r3, #8
 80028a4:	f000 820f 	beq.w	8002cc6 <HAL_RCC_OscConfig+0xfc2>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80028a8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80028ac:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80028b0:	681b      	ldr	r3, [r3, #0]
 80028b2:	699b      	ldr	r3, [r3, #24]
 80028b4:	2b02      	cmp	r3, #2
 80028b6:	f040 8165 	bne.w	8002b84 <HAL_RCC_OscConfig+0xe80>
 80028ba:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80028be:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 80028c2:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80028c6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80028c8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80028cc:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	fa93 f2a3 	rbit	r2, r3
 80028d6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80028da:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 80028de:	601a      	str	r2, [r3, #0]
  return result;
 80028e0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80028e4:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 80028e8:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80028ea:	fab3 f383 	clz	r3, r3
 80028ee:	b2db      	uxtb	r3, r3
 80028f0:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 80028f4:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 80028f8:	009b      	lsls	r3, r3, #2
 80028fa:	461a      	mov	r2, r3
 80028fc:	2300      	movs	r3, #0
 80028fe:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002900:	f7fe feec 	bl	80016dc <HAL_GetTick>
 8002904:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002908:	e009      	b.n	800291e <HAL_RCC_OscConfig+0xc1a>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800290a:	f7fe fee7 	bl	80016dc <HAL_GetTick>
 800290e:	4602      	mov	r2, r0
 8002910:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8002914:	1ad3      	subs	r3, r2, r3
 8002916:	2b02      	cmp	r3, #2
 8002918:	d901      	bls.n	800291e <HAL_RCC_OscConfig+0xc1a>
          {
            return HAL_TIMEOUT;
 800291a:	2303      	movs	r3, #3
 800291c:	e20f      	b.n	8002d3e <HAL_RCC_OscConfig+0x103a>
 800291e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002922:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 8002926:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 800292a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800292c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002930:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 8002934:	681b      	ldr	r3, [r3, #0]
 8002936:	fa93 f2a3 	rbit	r2, r3
 800293a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800293e:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 8002942:	601a      	str	r2, [r3, #0]
  return result;
 8002944:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002948:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 800294c:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800294e:	fab3 f383 	clz	r3, r3
 8002952:	b2db      	uxtb	r3, r3
 8002954:	2b3f      	cmp	r3, #63	@ 0x3f
 8002956:	d805      	bhi.n	8002964 <HAL_RCC_OscConfig+0xc60>
 8002958:	4b01      	ldr	r3, [pc, #4]	@ (8002960 <HAL_RCC_OscConfig+0xc5c>)
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	e02a      	b.n	80029b4 <HAL_RCC_OscConfig+0xcb0>
 800295e:	bf00      	nop
 8002960:	40021000 	.word	0x40021000
 8002964:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002968:	f5a3 73ca 	sub.w	r3, r3, #404	@ 0x194
 800296c:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002970:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002972:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002976:	f5a3 73ca 	sub.w	r3, r3, #404	@ 0x194
 800297a:	681b      	ldr	r3, [r3, #0]
 800297c:	fa93 f2a3 	rbit	r2, r3
 8002980:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002984:	f5a3 73cc 	sub.w	r3, r3, #408	@ 0x198
 8002988:	601a      	str	r2, [r3, #0]
 800298a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800298e:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 8002992:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002996:	601a      	str	r2, [r3, #0]
 8002998:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800299c:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 80029a0:	681b      	ldr	r3, [r3, #0]
 80029a2:	fa93 f2a3 	rbit	r2, r3
 80029a6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80029aa:	f5a3 73d0 	sub.w	r3, r3, #416	@ 0x1a0
 80029ae:	601a      	str	r2, [r3, #0]
 80029b0:	4bca      	ldr	r3, [pc, #808]	@ (8002cdc <HAL_RCC_OscConfig+0xfd8>)
 80029b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80029b4:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 80029b8:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 80029bc:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 80029c0:	6011      	str	r1, [r2, #0]
 80029c2:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 80029c6:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 80029ca:	6812      	ldr	r2, [r2, #0]
 80029cc:	fa92 f1a2 	rbit	r1, r2
 80029d0:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 80029d4:	f5a2 72d4 	sub.w	r2, r2, #424	@ 0x1a8
 80029d8:	6011      	str	r1, [r2, #0]
  return result;
 80029da:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 80029de:	f5a2 72d4 	sub.w	r2, r2, #424	@ 0x1a8
 80029e2:	6812      	ldr	r2, [r2, #0]
 80029e4:	fab2 f282 	clz	r2, r2
 80029e8:	b2d2      	uxtb	r2, r2
 80029ea:	f042 0220 	orr.w	r2, r2, #32
 80029ee:	b2d2      	uxtb	r2, r2
 80029f0:	f002 021f 	and.w	r2, r2, #31
 80029f4:	2101      	movs	r1, #1
 80029f6:	fa01 f202 	lsl.w	r2, r1, r2
 80029fa:	4013      	ands	r3, r2
 80029fc:	2b00      	cmp	r3, #0
 80029fe:	d184      	bne.n	800290a <HAL_RCC_OscConfig+0xc06>
          }
        }

#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002a00:	4bb6      	ldr	r3, [pc, #728]	@ (8002cdc <HAL_RCC_OscConfig+0xfd8>)
 8002a02:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002a04:	f023 020f 	bic.w	r2, r3, #15
 8002a08:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002a0c:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a14:	49b1      	ldr	r1, [pc, #708]	@ (8002cdc <HAL_RCC_OscConfig+0xfd8>)
 8002a16:	4313      	orrs	r3, r2
 8002a18:	62cb      	str	r3, [r1, #44]	@ 0x2c
 8002a1a:	4bb0      	ldr	r3, [pc, #704]	@ (8002cdc <HAL_RCC_OscConfig+0xfd8>)
 8002a1c:	685b      	ldr	r3, [r3, #4]
 8002a1e:	f423 1276 	bic.w	r2, r3, #4030464	@ 0x3d8000
 8002a22:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002a26:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	6a19      	ldr	r1, [r3, #32]
 8002a2e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002a32:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8002a36:	681b      	ldr	r3, [r3, #0]
 8002a38:	69db      	ldr	r3, [r3, #28]
 8002a3a:	430b      	orrs	r3, r1
 8002a3c:	49a7      	ldr	r1, [pc, #668]	@ (8002cdc <HAL_RCC_OscConfig+0xfd8>)
 8002a3e:	4313      	orrs	r3, r2
 8002a40:	604b      	str	r3, [r1, #4]
 8002a42:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002a46:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8002a4a:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8002a4e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a50:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002a54:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8002a58:	681b      	ldr	r3, [r3, #0]
 8002a5a:	fa93 f2a3 	rbit	r2, r3
 8002a5e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002a62:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 8002a66:	601a      	str	r2, [r3, #0]
  return result;
 8002a68:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002a6c:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 8002a70:	681b      	ldr	r3, [r3, #0]
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002a72:	fab3 f383 	clz	r3, r3
 8002a76:	b2db      	uxtb	r3, r3
 8002a78:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8002a7c:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8002a80:	009b      	lsls	r3, r3, #2
 8002a82:	461a      	mov	r2, r3
 8002a84:	2301      	movs	r3, #1
 8002a86:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a88:	f7fe fe28 	bl	80016dc <HAL_GetTick>
 8002a8c:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002a90:	e009      	b.n	8002aa6 <HAL_RCC_OscConfig+0xda2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002a92:	f7fe fe23 	bl	80016dc <HAL_GetTick>
 8002a96:	4602      	mov	r2, r0
 8002a98:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8002a9c:	1ad3      	subs	r3, r2, r3
 8002a9e:	2b02      	cmp	r3, #2
 8002aa0:	d901      	bls.n	8002aa6 <HAL_RCC_OscConfig+0xda2>
          {
            return HAL_TIMEOUT;
 8002aa2:	2303      	movs	r3, #3
 8002aa4:	e14b      	b.n	8002d3e <HAL_RCC_OscConfig+0x103a>
 8002aa6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002aaa:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8002aae:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002ab2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ab4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002ab8:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8002abc:	681b      	ldr	r3, [r3, #0]
 8002abe:	fa93 f2a3 	rbit	r2, r3
 8002ac2:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002ac6:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 8002aca:	601a      	str	r2, [r3, #0]
  return result;
 8002acc:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002ad0:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 8002ad4:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002ad6:	fab3 f383 	clz	r3, r3
 8002ada:	b2db      	uxtb	r3, r3
 8002adc:	2b3f      	cmp	r3, #63	@ 0x3f
 8002ade:	d802      	bhi.n	8002ae6 <HAL_RCC_OscConfig+0xde2>
 8002ae0:	4b7e      	ldr	r3, [pc, #504]	@ (8002cdc <HAL_RCC_OscConfig+0xfd8>)
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	e027      	b.n	8002b36 <HAL_RCC_OscConfig+0xe32>
 8002ae6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002aea:	f5a3 73de 	sub.w	r3, r3, #444	@ 0x1bc
 8002aee:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002af2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002af4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002af8:	f5a3 73de 	sub.w	r3, r3, #444	@ 0x1bc
 8002afc:	681b      	ldr	r3, [r3, #0]
 8002afe:	fa93 f2a3 	rbit	r2, r3
 8002b02:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002b06:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 8002b0a:	601a      	str	r2, [r3, #0]
 8002b0c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002b10:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8002b14:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002b18:	601a      	str	r2, [r3, #0]
 8002b1a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002b1e:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8002b22:	681b      	ldr	r3, [r3, #0]
 8002b24:	fa93 f2a3 	rbit	r2, r3
 8002b28:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002b2c:	f5a3 73e4 	sub.w	r3, r3, #456	@ 0x1c8
 8002b30:	601a      	str	r2, [r3, #0]
 8002b32:	4b6a      	ldr	r3, [pc, #424]	@ (8002cdc <HAL_RCC_OscConfig+0xfd8>)
 8002b34:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b36:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8002b3a:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 8002b3e:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8002b42:	6011      	str	r1, [r2, #0]
 8002b44:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8002b48:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 8002b4c:	6812      	ldr	r2, [r2, #0]
 8002b4e:	fa92 f1a2 	rbit	r1, r2
 8002b52:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8002b56:	f5a2 72e8 	sub.w	r2, r2, #464	@ 0x1d0
 8002b5a:	6011      	str	r1, [r2, #0]
  return result;
 8002b5c:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8002b60:	f5a2 72e8 	sub.w	r2, r2, #464	@ 0x1d0
 8002b64:	6812      	ldr	r2, [r2, #0]
 8002b66:	fab2 f282 	clz	r2, r2
 8002b6a:	b2d2      	uxtb	r2, r2
 8002b6c:	f042 0220 	orr.w	r2, r2, #32
 8002b70:	b2d2      	uxtb	r2, r2
 8002b72:	f002 021f 	and.w	r2, r2, #31
 8002b76:	2101      	movs	r1, #1
 8002b78:	fa01 f202 	lsl.w	r2, r1, r2
 8002b7c:	4013      	ands	r3, r2
 8002b7e:	2b00      	cmp	r3, #0
 8002b80:	d087      	beq.n	8002a92 <HAL_RCC_OscConfig+0xd8e>
 8002b82:	e0db      	b.n	8002d3c <HAL_RCC_OscConfig+0x1038>
 8002b84:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002b88:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8002b8c:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8002b90:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b92:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002b96:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	fa93 f2a3 	rbit	r2, r3
 8002ba0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002ba4:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 8002ba8:	601a      	str	r2, [r3, #0]
  return result;
 8002baa:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002bae:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 8002bb2:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002bb4:	fab3 f383 	clz	r3, r3
 8002bb8:	b2db      	uxtb	r3, r3
 8002bba:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8002bbe:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8002bc2:	009b      	lsls	r3, r3, #2
 8002bc4:	461a      	mov	r2, r3
 8002bc6:	2300      	movs	r3, #0
 8002bc8:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002bca:	f7fe fd87 	bl	80016dc <HAL_GetTick>
 8002bce:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002bd2:	e009      	b.n	8002be8 <HAL_RCC_OscConfig+0xee4>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002bd4:	f7fe fd82 	bl	80016dc <HAL_GetTick>
 8002bd8:	4602      	mov	r2, r0
 8002bda:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8002bde:	1ad3      	subs	r3, r2, r3
 8002be0:	2b02      	cmp	r3, #2
 8002be2:	d901      	bls.n	8002be8 <HAL_RCC_OscConfig+0xee4>
          {
            return HAL_TIMEOUT;
 8002be4:	2303      	movs	r3, #3
 8002be6:	e0aa      	b.n	8002d3e <HAL_RCC_OscConfig+0x103a>
 8002be8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002bec:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 8002bf0:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002bf4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002bf6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002bfa:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	fa93 f2a3 	rbit	r2, r3
 8002c04:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002c08:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 8002c0c:	601a      	str	r2, [r3, #0]
  return result;
 8002c0e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002c12:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 8002c16:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002c18:	fab3 f383 	clz	r3, r3
 8002c1c:	b2db      	uxtb	r3, r3
 8002c1e:	2b3f      	cmp	r3, #63	@ 0x3f
 8002c20:	d802      	bhi.n	8002c28 <HAL_RCC_OscConfig+0xf24>
 8002c22:	4b2e      	ldr	r3, [pc, #184]	@ (8002cdc <HAL_RCC_OscConfig+0xfd8>)
 8002c24:	681b      	ldr	r3, [r3, #0]
 8002c26:	e027      	b.n	8002c78 <HAL_RCC_OscConfig+0xf74>
 8002c28:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002c2c:	f5a3 73f2 	sub.w	r3, r3, #484	@ 0x1e4
 8002c30:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002c34:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c36:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002c3a:	f5a3 73f2 	sub.w	r3, r3, #484	@ 0x1e4
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	fa93 f2a3 	rbit	r2, r3
 8002c44:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002c48:	f5a3 73f4 	sub.w	r3, r3, #488	@ 0x1e8
 8002c4c:	601a      	str	r2, [r3, #0]
 8002c4e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002c52:	f5a3 73f6 	sub.w	r3, r3, #492	@ 0x1ec
 8002c56:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002c5a:	601a      	str	r2, [r3, #0]
 8002c5c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002c60:	f5a3 73f6 	sub.w	r3, r3, #492	@ 0x1ec
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	fa93 f2a3 	rbit	r2, r3
 8002c6a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002c6e:	f5a3 73f8 	sub.w	r3, r3, #496	@ 0x1f0
 8002c72:	601a      	str	r2, [r3, #0]
 8002c74:	4b19      	ldr	r3, [pc, #100]	@ (8002cdc <HAL_RCC_OscConfig+0xfd8>)
 8002c76:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c78:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8002c7c:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 8002c80:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8002c84:	6011      	str	r1, [r2, #0]
 8002c86:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8002c8a:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 8002c8e:	6812      	ldr	r2, [r2, #0]
 8002c90:	fa92 f1a2 	rbit	r1, r2
 8002c94:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8002c98:	f5a2 72fc 	sub.w	r2, r2, #504	@ 0x1f8
 8002c9c:	6011      	str	r1, [r2, #0]
  return result;
 8002c9e:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8002ca2:	f5a2 72fc 	sub.w	r2, r2, #504	@ 0x1f8
 8002ca6:	6812      	ldr	r2, [r2, #0]
 8002ca8:	fab2 f282 	clz	r2, r2
 8002cac:	b2d2      	uxtb	r2, r2
 8002cae:	f042 0220 	orr.w	r2, r2, #32
 8002cb2:	b2d2      	uxtb	r2, r2
 8002cb4:	f002 021f 	and.w	r2, r2, #31
 8002cb8:	2101      	movs	r1, #1
 8002cba:	fa01 f202 	lsl.w	r2, r1, r2
 8002cbe:	4013      	ands	r3, r2
 8002cc0:	2b00      	cmp	r3, #0
 8002cc2:	d187      	bne.n	8002bd4 <HAL_RCC_OscConfig+0xed0>
 8002cc4:	e03a      	b.n	8002d3c <HAL_RCC_OscConfig+0x1038>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002cc6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002cca:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	699b      	ldr	r3, [r3, #24]
 8002cd2:	2b01      	cmp	r3, #1
 8002cd4:	d104      	bne.n	8002ce0 <HAL_RCC_OscConfig+0xfdc>
      {
        return HAL_ERROR;
 8002cd6:	2301      	movs	r3, #1
 8002cd8:	e031      	b.n	8002d3e <HAL_RCC_OscConfig+0x103a>
 8002cda:	bf00      	nop
 8002cdc:	40021000 	.word	0x40021000
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002ce0:	4b19      	ldr	r3, [pc, #100]	@ (8002d48 <HAL_RCC_OscConfig+0x1044>)
 8002ce2:	685b      	ldr	r3, [r3, #4]
 8002ce4:	f8c7 31fc 	str.w	r3, [r7, #508]	@ 0x1fc
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        pll_config2 = RCC->CFGR2;
 8002ce8:	4b17      	ldr	r3, [pc, #92]	@ (8002d48 <HAL_RCC_OscConfig+0x1044>)
 8002cea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002cec:	f8c7 31f8 	str.w	r3, [r7, #504]	@ 0x1f8
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8002cf0:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 8002cf4:	f403 32c0 	and.w	r2, r3, #98304	@ 0x18000
 8002cf8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002cfc:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	69db      	ldr	r3, [r3, #28]
 8002d04:	429a      	cmp	r2, r3
 8002d06:	d117      	bne.n	8002d38 <HAL_RCC_OscConfig+0x1034>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 8002d08:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 8002d0c:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8002d10:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002d14:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8002d18:	681b      	ldr	r3, [r3, #0]
 8002d1a:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8002d1c:	429a      	cmp	r2, r3
 8002d1e:	d10b      	bne.n	8002d38 <HAL_RCC_OscConfig+0x1034>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
 8002d20:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8002d24:	f003 020f 	and.w	r2, r3, #15
 8002d28:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002d2c:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 8002d34:	429a      	cmp	r2, r3
 8002d36:	d001      	beq.n	8002d3c <HAL_RCC_OscConfig+0x1038>
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
#endif
        {
          return HAL_ERROR;
 8002d38:	2301      	movs	r3, #1
 8002d3a:	e000      	b.n	8002d3e <HAL_RCC_OscConfig+0x103a>
        }
      }
    }
  }

  return HAL_OK;
 8002d3c:	2300      	movs	r3, #0
}
 8002d3e:	4618      	mov	r0, r3
 8002d40:	f507 7702 	add.w	r7, r7, #520	@ 0x208
 8002d44:	46bd      	mov	sp, r7
 8002d46:	bd80      	pop	{r7, pc}
 8002d48:	40021000 	.word	0x40021000

08002d4c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002d4c:	b580      	push	{r7, lr}
 8002d4e:	b09e      	sub	sp, #120	@ 0x78
 8002d50:	af00      	add	r7, sp, #0
 8002d52:	6078      	str	r0, [r7, #4]
 8002d54:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8002d56:	2300      	movs	r3, #0
 8002d58:	677b      	str	r3, [r7, #116]	@ 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	2b00      	cmp	r3, #0
 8002d5e:	d101      	bne.n	8002d64 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8002d60:	2301      	movs	r3, #1
 8002d62:	e154      	b.n	800300e <HAL_RCC_ClockConfig+0x2c2>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002d64:	4b89      	ldr	r3, [pc, #548]	@ (8002f8c <HAL_RCC_ClockConfig+0x240>)
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	f003 0307 	and.w	r3, r3, #7
 8002d6c:	683a      	ldr	r2, [r7, #0]
 8002d6e:	429a      	cmp	r2, r3
 8002d70:	d910      	bls.n	8002d94 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002d72:	4b86      	ldr	r3, [pc, #536]	@ (8002f8c <HAL_RCC_ClockConfig+0x240>)
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	f023 0207 	bic.w	r2, r3, #7
 8002d7a:	4984      	ldr	r1, [pc, #528]	@ (8002f8c <HAL_RCC_ClockConfig+0x240>)
 8002d7c:	683b      	ldr	r3, [r7, #0]
 8002d7e:	4313      	orrs	r3, r2
 8002d80:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002d82:	4b82      	ldr	r3, [pc, #520]	@ (8002f8c <HAL_RCC_ClockConfig+0x240>)
 8002d84:	681b      	ldr	r3, [r3, #0]
 8002d86:	f003 0307 	and.w	r3, r3, #7
 8002d8a:	683a      	ldr	r2, [r7, #0]
 8002d8c:	429a      	cmp	r2, r3
 8002d8e:	d001      	beq.n	8002d94 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8002d90:	2301      	movs	r3, #1
 8002d92:	e13c      	b.n	800300e <HAL_RCC_ClockConfig+0x2c2>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	f003 0302 	and.w	r3, r3, #2
 8002d9c:	2b00      	cmp	r3, #0
 8002d9e:	d008      	beq.n	8002db2 <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002da0:	4b7b      	ldr	r3, [pc, #492]	@ (8002f90 <HAL_RCC_ClockConfig+0x244>)
 8002da2:	685b      	ldr	r3, [r3, #4]
 8002da4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	689b      	ldr	r3, [r3, #8]
 8002dac:	4978      	ldr	r1, [pc, #480]	@ (8002f90 <HAL_RCC_ClockConfig+0x244>)
 8002dae:	4313      	orrs	r3, r2
 8002db0:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	f003 0301 	and.w	r3, r3, #1
 8002dba:	2b00      	cmp	r3, #0
 8002dbc:	f000 80cd 	beq.w	8002f5a <HAL_RCC_ClockConfig+0x20e>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	685b      	ldr	r3, [r3, #4]
 8002dc4:	2b01      	cmp	r3, #1
 8002dc6:	d137      	bne.n	8002e38 <HAL_RCC_ClockConfig+0xec>
 8002dc8:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002dcc:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002dce:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002dd0:	fa93 f3a3 	rbit	r3, r3
 8002dd4:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 8002dd6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002dd8:	fab3 f383 	clz	r3, r3
 8002ddc:	b2db      	uxtb	r3, r3
 8002dde:	2b3f      	cmp	r3, #63	@ 0x3f
 8002de0:	d802      	bhi.n	8002de8 <HAL_RCC_ClockConfig+0x9c>
 8002de2:	4b6b      	ldr	r3, [pc, #428]	@ (8002f90 <HAL_RCC_ClockConfig+0x244>)
 8002de4:	681b      	ldr	r3, [r3, #0]
 8002de6:	e00f      	b.n	8002e08 <HAL_RCC_ClockConfig+0xbc>
 8002de8:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002dec:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002dee:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8002df0:	fa93 f3a3 	rbit	r3, r3
 8002df4:	667b      	str	r3, [r7, #100]	@ 0x64
 8002df6:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002dfa:	663b      	str	r3, [r7, #96]	@ 0x60
 8002dfc:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002dfe:	fa93 f3a3 	rbit	r3, r3
 8002e02:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8002e04:	4b62      	ldr	r3, [pc, #392]	@ (8002f90 <HAL_RCC_ClockConfig+0x244>)
 8002e06:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e08:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8002e0c:	65ba      	str	r2, [r7, #88]	@ 0x58
 8002e0e:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8002e10:	fa92 f2a2 	rbit	r2, r2
 8002e14:	657a      	str	r2, [r7, #84]	@ 0x54
  return result;
 8002e16:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8002e18:	fab2 f282 	clz	r2, r2
 8002e1c:	b2d2      	uxtb	r2, r2
 8002e1e:	f042 0220 	orr.w	r2, r2, #32
 8002e22:	b2d2      	uxtb	r2, r2
 8002e24:	f002 021f 	and.w	r2, r2, #31
 8002e28:	2101      	movs	r1, #1
 8002e2a:	fa01 f202 	lsl.w	r2, r1, r2
 8002e2e:	4013      	ands	r3, r2
 8002e30:	2b00      	cmp	r3, #0
 8002e32:	d171      	bne.n	8002f18 <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 8002e34:	2301      	movs	r3, #1
 8002e36:	e0ea      	b.n	800300e <HAL_RCC_ClockConfig+0x2c2>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	685b      	ldr	r3, [r3, #4]
 8002e3c:	2b02      	cmp	r3, #2
 8002e3e:	d137      	bne.n	8002eb0 <HAL_RCC_ClockConfig+0x164>
 8002e40:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002e44:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e46:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002e48:	fa93 f3a3 	rbit	r3, r3
 8002e4c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 8002e4e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002e50:	fab3 f383 	clz	r3, r3
 8002e54:	b2db      	uxtb	r3, r3
 8002e56:	2b3f      	cmp	r3, #63	@ 0x3f
 8002e58:	d802      	bhi.n	8002e60 <HAL_RCC_ClockConfig+0x114>
 8002e5a:	4b4d      	ldr	r3, [pc, #308]	@ (8002f90 <HAL_RCC_ClockConfig+0x244>)
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	e00f      	b.n	8002e80 <HAL_RCC_ClockConfig+0x134>
 8002e60:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002e64:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e66:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002e68:	fa93 f3a3 	rbit	r3, r3
 8002e6c:	647b      	str	r3, [r7, #68]	@ 0x44
 8002e6e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002e72:	643b      	str	r3, [r7, #64]	@ 0x40
 8002e74:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002e76:	fa93 f3a3 	rbit	r3, r3
 8002e7a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002e7c:	4b44      	ldr	r3, [pc, #272]	@ (8002f90 <HAL_RCC_ClockConfig+0x244>)
 8002e7e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e80:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002e84:	63ba      	str	r2, [r7, #56]	@ 0x38
 8002e86:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8002e88:	fa92 f2a2 	rbit	r2, r2
 8002e8c:	637a      	str	r2, [r7, #52]	@ 0x34
  return result;
 8002e8e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8002e90:	fab2 f282 	clz	r2, r2
 8002e94:	b2d2      	uxtb	r2, r2
 8002e96:	f042 0220 	orr.w	r2, r2, #32
 8002e9a:	b2d2      	uxtb	r2, r2
 8002e9c:	f002 021f 	and.w	r2, r2, #31
 8002ea0:	2101      	movs	r1, #1
 8002ea2:	fa01 f202 	lsl.w	r2, r1, r2
 8002ea6:	4013      	ands	r3, r2
 8002ea8:	2b00      	cmp	r3, #0
 8002eaa:	d135      	bne.n	8002f18 <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 8002eac:	2301      	movs	r3, #1
 8002eae:	e0ae      	b.n	800300e <HAL_RCC_ClockConfig+0x2c2>
 8002eb0:	2302      	movs	r3, #2
 8002eb2:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002eb4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002eb6:	fa93 f3a3 	rbit	r3, r3
 8002eba:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return result;
 8002ebc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002ebe:	fab3 f383 	clz	r3, r3
 8002ec2:	b2db      	uxtb	r3, r3
 8002ec4:	2b3f      	cmp	r3, #63	@ 0x3f
 8002ec6:	d802      	bhi.n	8002ece <HAL_RCC_ClockConfig+0x182>
 8002ec8:	4b31      	ldr	r3, [pc, #196]	@ (8002f90 <HAL_RCC_ClockConfig+0x244>)
 8002eca:	681b      	ldr	r3, [r3, #0]
 8002ecc:	e00d      	b.n	8002eea <HAL_RCC_ClockConfig+0x19e>
 8002ece:	2302      	movs	r3, #2
 8002ed0:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ed2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002ed4:	fa93 f3a3 	rbit	r3, r3
 8002ed8:	627b      	str	r3, [r7, #36]	@ 0x24
 8002eda:	2302      	movs	r3, #2
 8002edc:	623b      	str	r3, [r7, #32]
 8002ede:	6a3b      	ldr	r3, [r7, #32]
 8002ee0:	fa93 f3a3 	rbit	r3, r3
 8002ee4:	61fb      	str	r3, [r7, #28]
 8002ee6:	4b2a      	ldr	r3, [pc, #168]	@ (8002f90 <HAL_RCC_ClockConfig+0x244>)
 8002ee8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002eea:	2202      	movs	r2, #2
 8002eec:	61ba      	str	r2, [r7, #24]
 8002eee:	69ba      	ldr	r2, [r7, #24]
 8002ef0:	fa92 f2a2 	rbit	r2, r2
 8002ef4:	617a      	str	r2, [r7, #20]
  return result;
 8002ef6:	697a      	ldr	r2, [r7, #20]
 8002ef8:	fab2 f282 	clz	r2, r2
 8002efc:	b2d2      	uxtb	r2, r2
 8002efe:	f042 0220 	orr.w	r2, r2, #32
 8002f02:	b2d2      	uxtb	r2, r2
 8002f04:	f002 021f 	and.w	r2, r2, #31
 8002f08:	2101      	movs	r1, #1
 8002f0a:	fa01 f202 	lsl.w	r2, r1, r2
 8002f0e:	4013      	ands	r3, r2
 8002f10:	2b00      	cmp	r3, #0
 8002f12:	d101      	bne.n	8002f18 <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 8002f14:	2301      	movs	r3, #1
 8002f16:	e07a      	b.n	800300e <HAL_RCC_ClockConfig+0x2c2>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002f18:	4b1d      	ldr	r3, [pc, #116]	@ (8002f90 <HAL_RCC_ClockConfig+0x244>)
 8002f1a:	685b      	ldr	r3, [r3, #4]
 8002f1c:	f023 0203 	bic.w	r2, r3, #3
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	685b      	ldr	r3, [r3, #4]
 8002f24:	491a      	ldr	r1, [pc, #104]	@ (8002f90 <HAL_RCC_ClockConfig+0x244>)
 8002f26:	4313      	orrs	r3, r2
 8002f28:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002f2a:	f7fe fbd7 	bl	80016dc <HAL_GetTick>
 8002f2e:	6778      	str	r0, [r7, #116]	@ 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002f30:	e00a      	b.n	8002f48 <HAL_RCC_ClockConfig+0x1fc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002f32:	f7fe fbd3 	bl	80016dc <HAL_GetTick>
 8002f36:	4602      	mov	r2, r0
 8002f38:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002f3a:	1ad3      	subs	r3, r2, r3
 8002f3c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002f40:	4293      	cmp	r3, r2
 8002f42:	d901      	bls.n	8002f48 <HAL_RCC_ClockConfig+0x1fc>
      {
        return HAL_TIMEOUT;
 8002f44:	2303      	movs	r3, #3
 8002f46:	e062      	b.n	800300e <HAL_RCC_ClockConfig+0x2c2>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002f48:	4b11      	ldr	r3, [pc, #68]	@ (8002f90 <HAL_RCC_ClockConfig+0x244>)
 8002f4a:	685b      	ldr	r3, [r3, #4]
 8002f4c:	f003 020c 	and.w	r2, r3, #12
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	685b      	ldr	r3, [r3, #4]
 8002f54:	009b      	lsls	r3, r3, #2
 8002f56:	429a      	cmp	r2, r3
 8002f58:	d1eb      	bne.n	8002f32 <HAL_RCC_ClockConfig+0x1e6>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002f5a:	4b0c      	ldr	r3, [pc, #48]	@ (8002f8c <HAL_RCC_ClockConfig+0x240>)
 8002f5c:	681b      	ldr	r3, [r3, #0]
 8002f5e:	f003 0307 	and.w	r3, r3, #7
 8002f62:	683a      	ldr	r2, [r7, #0]
 8002f64:	429a      	cmp	r2, r3
 8002f66:	d215      	bcs.n	8002f94 <HAL_RCC_ClockConfig+0x248>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002f68:	4b08      	ldr	r3, [pc, #32]	@ (8002f8c <HAL_RCC_ClockConfig+0x240>)
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	f023 0207 	bic.w	r2, r3, #7
 8002f70:	4906      	ldr	r1, [pc, #24]	@ (8002f8c <HAL_RCC_ClockConfig+0x240>)
 8002f72:	683b      	ldr	r3, [r7, #0]
 8002f74:	4313      	orrs	r3, r2
 8002f76:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002f78:	4b04      	ldr	r3, [pc, #16]	@ (8002f8c <HAL_RCC_ClockConfig+0x240>)
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	f003 0307 	and.w	r3, r3, #7
 8002f80:	683a      	ldr	r2, [r7, #0]
 8002f82:	429a      	cmp	r2, r3
 8002f84:	d006      	beq.n	8002f94 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8002f86:	2301      	movs	r3, #1
 8002f88:	e041      	b.n	800300e <HAL_RCC_ClockConfig+0x2c2>
 8002f8a:	bf00      	nop
 8002f8c:	40022000 	.word	0x40022000
 8002f90:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	f003 0304 	and.w	r3, r3, #4
 8002f9c:	2b00      	cmp	r3, #0
 8002f9e:	d008      	beq.n	8002fb2 <HAL_RCC_ClockConfig+0x266>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002fa0:	4b1d      	ldr	r3, [pc, #116]	@ (8003018 <HAL_RCC_ClockConfig+0x2cc>)
 8002fa2:	685b      	ldr	r3, [r3, #4]
 8002fa4:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	68db      	ldr	r3, [r3, #12]
 8002fac:	491a      	ldr	r1, [pc, #104]	@ (8003018 <HAL_RCC_ClockConfig+0x2cc>)
 8002fae:	4313      	orrs	r3, r2
 8002fb0:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	681b      	ldr	r3, [r3, #0]
 8002fb6:	f003 0308 	and.w	r3, r3, #8
 8002fba:	2b00      	cmp	r3, #0
 8002fbc:	d009      	beq.n	8002fd2 <HAL_RCC_ClockConfig+0x286>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002fbe:	4b16      	ldr	r3, [pc, #88]	@ (8003018 <HAL_RCC_ClockConfig+0x2cc>)
 8002fc0:	685b      	ldr	r3, [r3, #4]
 8002fc2:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	691b      	ldr	r3, [r3, #16]
 8002fca:	00db      	lsls	r3, r3, #3
 8002fcc:	4912      	ldr	r1, [pc, #72]	@ (8003018 <HAL_RCC_ClockConfig+0x2cc>)
 8002fce:	4313      	orrs	r3, r2
 8002fd0:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8002fd2:	f000 f829 	bl	8003028 <HAL_RCC_GetSysClockFreq>
 8002fd6:	4601      	mov	r1, r0
 8002fd8:	4b0f      	ldr	r3, [pc, #60]	@ (8003018 <HAL_RCC_ClockConfig+0x2cc>)
 8002fda:	685b      	ldr	r3, [r3, #4]
 8002fdc:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002fe0:	22f0      	movs	r2, #240	@ 0xf0
 8002fe2:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002fe4:	693a      	ldr	r2, [r7, #16]
 8002fe6:	fa92 f2a2 	rbit	r2, r2
 8002fea:	60fa      	str	r2, [r7, #12]
  return result;
 8002fec:	68fa      	ldr	r2, [r7, #12]
 8002fee:	fab2 f282 	clz	r2, r2
 8002ff2:	b2d2      	uxtb	r2, r2
 8002ff4:	40d3      	lsrs	r3, r2
 8002ff6:	4a09      	ldr	r2, [pc, #36]	@ (800301c <HAL_RCC_ClockConfig+0x2d0>)
 8002ff8:	5cd3      	ldrb	r3, [r2, r3]
 8002ffa:	fa21 f303 	lsr.w	r3, r1, r3
 8002ffe:	4a08      	ldr	r2, [pc, #32]	@ (8003020 <HAL_RCC_ClockConfig+0x2d4>)
 8003000:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 8003002:	4b08      	ldr	r3, [pc, #32]	@ (8003024 <HAL_RCC_ClockConfig+0x2d8>)
 8003004:	681b      	ldr	r3, [r3, #0]
 8003006:	4618      	mov	r0, r3
 8003008:	f7fe fb24 	bl	8001654 <HAL_InitTick>
  
  return HAL_OK;
 800300c:	2300      	movs	r3, #0
}
 800300e:	4618      	mov	r0, r3
 8003010:	3778      	adds	r7, #120	@ 0x78
 8003012:	46bd      	mov	sp, r7
 8003014:	bd80      	pop	{r7, pc}
 8003016:	bf00      	nop
 8003018:	40021000 	.word	0x40021000
 800301c:	08005e44 	.word	0x08005e44
 8003020:	2000000c 	.word	0x2000000c
 8003024:	20000010 	.word	0x20000010

08003028 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003028:	b480      	push	{r7}
 800302a:	b087      	sub	sp, #28
 800302c:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800302e:	2300      	movs	r3, #0
 8003030:	60fb      	str	r3, [r7, #12]
 8003032:	2300      	movs	r3, #0
 8003034:	60bb      	str	r3, [r7, #8]
 8003036:	2300      	movs	r3, #0
 8003038:	617b      	str	r3, [r7, #20]
 800303a:	2300      	movs	r3, #0
 800303c:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800303e:	2300      	movs	r3, #0
 8003040:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 8003042:	4b1f      	ldr	r3, [pc, #124]	@ (80030c0 <HAL_RCC_GetSysClockFreq+0x98>)
 8003044:	685b      	ldr	r3, [r3, #4]
 8003046:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003048:	68fb      	ldr	r3, [r7, #12]
 800304a:	f003 030c 	and.w	r3, r3, #12
 800304e:	2b04      	cmp	r3, #4
 8003050:	d002      	beq.n	8003058 <HAL_RCC_GetSysClockFreq+0x30>
 8003052:	2b08      	cmp	r3, #8
 8003054:	d003      	beq.n	800305e <HAL_RCC_GetSysClockFreq+0x36>
 8003056:	e029      	b.n	80030ac <HAL_RCC_GetSysClockFreq+0x84>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003058:	4b1a      	ldr	r3, [pc, #104]	@ (80030c4 <HAL_RCC_GetSysClockFreq+0x9c>)
 800305a:	613b      	str	r3, [r7, #16]
      break;
 800305c:	e029      	b.n	80030b2 <HAL_RCC_GetSysClockFreq+0x8a>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 800305e:	68fb      	ldr	r3, [r7, #12]
 8003060:	0c9b      	lsrs	r3, r3, #18
 8003062:	f003 030f 	and.w	r3, r3, #15
 8003066:	4a18      	ldr	r2, [pc, #96]	@ (80030c8 <HAL_RCC_GetSysClockFreq+0xa0>)
 8003068:	5cd3      	ldrb	r3, [r2, r3]
 800306a:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_Pos];
 800306c:	4b14      	ldr	r3, [pc, #80]	@ (80030c0 <HAL_RCC_GetSysClockFreq+0x98>)
 800306e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003070:	f003 030f 	and.w	r3, r3, #15
 8003074:	4a15      	ldr	r2, [pc, #84]	@ (80030cc <HAL_RCC_GetSysClockFreq+0xa4>)
 8003076:	5cd3      	ldrb	r3, [r2, r3]
 8003078:	60bb      	str	r3, [r7, #8]
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
      }
#else
      if ((tmpreg & RCC_CFGR_PLLSRC_HSE_PREDIV) == RCC_CFGR_PLLSRC_HSE_PREDIV)
 800307a:	68fb      	ldr	r3, [r7, #12]
 800307c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003080:	2b00      	cmp	r3, #0
 8003082:	d008      	beq.n	8003096 <HAL_RCC_GetSysClockFreq+0x6e>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8003084:	4a0f      	ldr	r2, [pc, #60]	@ (80030c4 <HAL_RCC_GetSysClockFreq+0x9c>)
 8003086:	68bb      	ldr	r3, [r7, #8]
 8003088:	fbb2 f2f3 	udiv	r2, r2, r3
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	fb02 f303 	mul.w	r3, r2, r3
 8003092:	617b      	str	r3, [r7, #20]
 8003094:	e007      	b.n	80030a6 <HAL_RCC_GetSysClockFreq+0x7e>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8003096:	4a0b      	ldr	r2, [pc, #44]	@ (80030c4 <HAL_RCC_GetSysClockFreq+0x9c>)
 8003098:	68bb      	ldr	r3, [r7, #8]
 800309a:	fbb2 f2f3 	udiv	r2, r2, r3
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	fb02 f303 	mul.w	r3, r2, r3
 80030a4:	617b      	str	r3, [r7, #20]
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 80030a6:	697b      	ldr	r3, [r7, #20]
 80030a8:	613b      	str	r3, [r7, #16]
      break;
 80030aa:	e002      	b.n	80030b2 <HAL_RCC_GetSysClockFreq+0x8a>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80030ac:	4b05      	ldr	r3, [pc, #20]	@ (80030c4 <HAL_RCC_GetSysClockFreq+0x9c>)
 80030ae:	613b      	str	r3, [r7, #16]
      break;
 80030b0:	bf00      	nop
    }
  }
  return sysclockfreq;
 80030b2:	693b      	ldr	r3, [r7, #16]
}
 80030b4:	4618      	mov	r0, r3
 80030b6:	371c      	adds	r7, #28
 80030b8:	46bd      	mov	sp, r7
 80030ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030be:	4770      	bx	lr
 80030c0:	40021000 	.word	0x40021000
 80030c4:	007a1200 	.word	0x007a1200
 80030c8:	08005e54 	.word	0x08005e54
 80030cc:	08005e64 	.word	0x08005e64

080030d0 <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80030d0:	b580      	push	{r7, lr}
 80030d2:	b092      	sub	sp, #72	@ 0x48
 80030d4:	af00      	add	r7, sp, #0
 80030d6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80030d8:	2300      	movs	r3, #0
 80030da:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t temp_reg = 0U;
 80030dc:	2300      	movs	r3, #0
 80030de:	63fb      	str	r3, [r7, #60]	@ 0x3c
  FlagStatus       pwrclkchanged = RESET;
 80030e0:	2300      	movs	r3, #0
 80030e2:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	681b      	ldr	r3, [r3, #0]
 80030ea:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80030ee:	2b00      	cmp	r3, #0
 80030f0:	f000 80d2 	beq.w	8003298 <HAL_RCCEx_PeriphCLKConfig+0x1c8>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80030f4:	4b4d      	ldr	r3, [pc, #308]	@ (800322c <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 80030f6:	69db      	ldr	r3, [r3, #28]
 80030f8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80030fc:	2b00      	cmp	r3, #0
 80030fe:	d10e      	bne.n	800311e <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003100:	4b4a      	ldr	r3, [pc, #296]	@ (800322c <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8003102:	69db      	ldr	r3, [r3, #28]
 8003104:	4a49      	ldr	r2, [pc, #292]	@ (800322c <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8003106:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800310a:	61d3      	str	r3, [r2, #28]
 800310c:	4b47      	ldr	r3, [pc, #284]	@ (800322c <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 800310e:	69db      	ldr	r3, [r3, #28]
 8003110:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003114:	60bb      	str	r3, [r7, #8]
 8003116:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003118:	2301      	movs	r3, #1
 800311a:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800311e:	4b44      	ldr	r3, [pc, #272]	@ (8003230 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003126:	2b00      	cmp	r3, #0
 8003128:	d118      	bne.n	800315c <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800312a:	4b41      	ldr	r3, [pc, #260]	@ (8003230 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	4a40      	ldr	r2, [pc, #256]	@ (8003230 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003130:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003134:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003136:	f7fe fad1 	bl	80016dc <HAL_GetTick>
 800313a:	6438      	str	r0, [r7, #64]	@ 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800313c:	e008      	b.n	8003150 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800313e:	f7fe facd 	bl	80016dc <HAL_GetTick>
 8003142:	4602      	mov	r2, r0
 8003144:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003146:	1ad3      	subs	r3, r2, r3
 8003148:	2b64      	cmp	r3, #100	@ 0x64
 800314a:	d901      	bls.n	8003150 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 800314c:	2303      	movs	r3, #3
 800314e:	e1d4      	b.n	80034fa <HAL_RCCEx_PeriphCLKConfig+0x42a>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003150:	4b37      	ldr	r3, [pc, #220]	@ (8003230 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003152:	681b      	ldr	r3, [r3, #0]
 8003154:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003158:	2b00      	cmp	r3, #0
 800315a:	d0f0      	beq.n	800313e <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800315c:	4b33      	ldr	r3, [pc, #204]	@ (800322c <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 800315e:	6a1b      	ldr	r3, [r3, #32]
 8003160:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003164:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003166:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003168:	2b00      	cmp	r3, #0
 800316a:	f000 8082 	beq.w	8003272 <HAL_RCCEx_PeriphCLKConfig+0x1a2>
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	685b      	ldr	r3, [r3, #4]
 8003172:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003176:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8003178:	429a      	cmp	r2, r3
 800317a:	d07a      	beq.n	8003272 <HAL_RCCEx_PeriphCLKConfig+0x1a2>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800317c:	4b2b      	ldr	r3, [pc, #172]	@ (800322c <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 800317e:	6a1b      	ldr	r3, [r3, #32]
 8003180:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003184:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003186:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800318a:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800318c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800318e:	fa93 f3a3 	rbit	r3, r3
 8003192:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return result;
 8003194:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003196:	fab3 f383 	clz	r3, r3
 800319a:	b2db      	uxtb	r3, r3
 800319c:	461a      	mov	r2, r3
 800319e:	4b25      	ldr	r3, [pc, #148]	@ (8003234 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80031a0:	4413      	add	r3, r2
 80031a2:	009b      	lsls	r3, r3, #2
 80031a4:	461a      	mov	r2, r3
 80031a6:	2301      	movs	r3, #1
 80031a8:	6013      	str	r3, [r2, #0]
 80031aa:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80031ae:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80031b0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80031b2:	fa93 f3a3 	rbit	r3, r3
 80031b6:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 80031b8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 80031ba:	fab3 f383 	clz	r3, r3
 80031be:	b2db      	uxtb	r3, r3
 80031c0:	461a      	mov	r2, r3
 80031c2:	4b1c      	ldr	r3, [pc, #112]	@ (8003234 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80031c4:	4413      	add	r3, r2
 80031c6:	009b      	lsls	r3, r3, #2
 80031c8:	461a      	mov	r2, r3
 80031ca:	2300      	movs	r3, #0
 80031cc:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80031ce:	4a17      	ldr	r2, [pc, #92]	@ (800322c <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 80031d0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80031d2:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80031d4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80031d6:	f003 0301 	and.w	r3, r3, #1
 80031da:	2b00      	cmp	r3, #0
 80031dc:	d049      	beq.n	8003272 <HAL_RCCEx_PeriphCLKConfig+0x1a2>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80031de:	f7fe fa7d 	bl	80016dc <HAL_GetTick>
 80031e2:	6438      	str	r0, [r7, #64]	@ 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80031e4:	e00a      	b.n	80031fc <HAL_RCCEx_PeriphCLKConfig+0x12c>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80031e6:	f7fe fa79 	bl	80016dc <HAL_GetTick>
 80031ea:	4602      	mov	r2, r0
 80031ec:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80031ee:	1ad3      	subs	r3, r2, r3
 80031f0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80031f4:	4293      	cmp	r3, r2
 80031f6:	d901      	bls.n	80031fc <HAL_RCCEx_PeriphCLKConfig+0x12c>
          {
            return HAL_TIMEOUT;
 80031f8:	2303      	movs	r3, #3
 80031fa:	e17e      	b.n	80034fa <HAL_RCCEx_PeriphCLKConfig+0x42a>
 80031fc:	2302      	movs	r3, #2
 80031fe:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003200:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003202:	fa93 f3a3 	rbit	r3, r3
 8003206:	627b      	str	r3, [r7, #36]	@ 0x24
 8003208:	2302      	movs	r3, #2
 800320a:	623b      	str	r3, [r7, #32]
 800320c:	6a3b      	ldr	r3, [r7, #32]
 800320e:	fa93 f3a3 	rbit	r3, r3
 8003212:	61fb      	str	r3, [r7, #28]
  return result;
 8003214:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003216:	fab3 f383 	clz	r3, r3
 800321a:	b2db      	uxtb	r3, r3
 800321c:	f023 035f 	bic.w	r3, r3, #95	@ 0x5f
 8003220:	b2db      	uxtb	r3, r3
 8003222:	2b00      	cmp	r3, #0
 8003224:	d108      	bne.n	8003238 <HAL_RCCEx_PeriphCLKConfig+0x168>
 8003226:	4b01      	ldr	r3, [pc, #4]	@ (800322c <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8003228:	6a1b      	ldr	r3, [r3, #32]
 800322a:	e00d      	b.n	8003248 <HAL_RCCEx_PeriphCLKConfig+0x178>
 800322c:	40021000 	.word	0x40021000
 8003230:	40007000 	.word	0x40007000
 8003234:	10908100 	.word	0x10908100
 8003238:	2302      	movs	r3, #2
 800323a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800323c:	69bb      	ldr	r3, [r7, #24]
 800323e:	fa93 f3a3 	rbit	r3, r3
 8003242:	617b      	str	r3, [r7, #20]
 8003244:	4b9a      	ldr	r3, [pc, #616]	@ (80034b0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003246:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003248:	2202      	movs	r2, #2
 800324a:	613a      	str	r2, [r7, #16]
 800324c:	693a      	ldr	r2, [r7, #16]
 800324e:	fa92 f2a2 	rbit	r2, r2
 8003252:	60fa      	str	r2, [r7, #12]
  return result;
 8003254:	68fa      	ldr	r2, [r7, #12]
 8003256:	fab2 f282 	clz	r2, r2
 800325a:	b2d2      	uxtb	r2, r2
 800325c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003260:	b2d2      	uxtb	r2, r2
 8003262:	f002 021f 	and.w	r2, r2, #31
 8003266:	2101      	movs	r1, #1
 8003268:	fa01 f202 	lsl.w	r2, r1, r2
 800326c:	4013      	ands	r3, r2
 800326e:	2b00      	cmp	r3, #0
 8003270:	d0b9      	beq.n	80031e6 <HAL_RCCEx_PeriphCLKConfig+0x116>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8003272:	4b8f      	ldr	r3, [pc, #572]	@ (80034b0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003274:	6a1b      	ldr	r3, [r3, #32]
 8003276:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	685b      	ldr	r3, [r3, #4]
 800327e:	498c      	ldr	r1, [pc, #560]	@ (80034b0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003280:	4313      	orrs	r3, r2
 8003282:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8003284:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8003288:	2b01      	cmp	r3, #1
 800328a:	d105      	bne.n	8003298 <HAL_RCCEx_PeriphCLKConfig+0x1c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800328c:	4b88      	ldr	r3, [pc, #544]	@ (80034b0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800328e:	69db      	ldr	r3, [r3, #28]
 8003290:	4a87      	ldr	r2, [pc, #540]	@ (80034b0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003292:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003296:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	f003 0301 	and.w	r3, r3, #1
 80032a0:	2b00      	cmp	r3, #0
 80032a2:	d008      	beq.n	80032b6 <HAL_RCCEx_PeriphCLKConfig+0x1e6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80032a4:	4b82      	ldr	r3, [pc, #520]	@ (80034b0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80032a6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80032a8:	f023 0203 	bic.w	r2, r3, #3
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	689b      	ldr	r3, [r3, #8]
 80032b0:	497f      	ldr	r1, [pc, #508]	@ (80034b0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80032b2:	4313      	orrs	r3, r2
 80032b4:	630b      	str	r3, [r1, #48]	@ 0x30
  }

#if defined(RCC_CFGR3_USART2SW)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	681b      	ldr	r3, [r3, #0]
 80032ba:	f003 0302 	and.w	r3, r3, #2
 80032be:	2b00      	cmp	r3, #0
 80032c0:	d008      	beq.n	80032d4 <HAL_RCCEx_PeriphCLKConfig+0x204>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80032c2:	4b7b      	ldr	r3, [pc, #492]	@ (80034b0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80032c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80032c6:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	68db      	ldr	r3, [r3, #12]
 80032ce:	4978      	ldr	r1, [pc, #480]	@ (80034b0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80032d0:	4313      	orrs	r3, r2
 80032d2:	630b      	str	r3, [r1, #48]	@ 0x30
  }
#endif /* RCC_CFGR3_USART2SW */

#if defined(RCC_CFGR3_USART3SW)
  /*------------------------------ USART3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	f003 0304 	and.w	r3, r3, #4
 80032dc:	2b00      	cmp	r3, #0
 80032de:	d008      	beq.n	80032f2 <HAL_RCCEx_PeriphCLKConfig+0x222>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80032e0:	4b73      	ldr	r3, [pc, #460]	@ (80034b0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80032e2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80032e4:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	691b      	ldr	r3, [r3, #16]
 80032ec:	4970      	ldr	r1, [pc, #448]	@ (80034b0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80032ee:	4313      	orrs	r3, r2
 80032f0:	630b      	str	r3, [r1, #48]	@ 0x30
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	f003 0320 	and.w	r3, r3, #32
 80032fa:	2b00      	cmp	r3, #0
 80032fc:	d008      	beq.n	8003310 <HAL_RCCEx_PeriphCLKConfig+0x240>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80032fe:	4b6c      	ldr	r3, [pc, #432]	@ (80034b0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003300:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003302:	f023 0210 	bic.w	r2, r3, #16
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	69db      	ldr	r3, [r3, #28]
 800330a:	4969      	ldr	r1, [pc, #420]	@ (80034b0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800330c:	4313      	orrs	r3, r2
 800330e:	630b      	str	r3, [r1, #48]	@ 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003318:	2b00      	cmp	r3, #0
 800331a:	d008      	beq.n	800332e <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 800331c:	4b64      	ldr	r3, [pc, #400]	@ (80034b0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800331e:	685b      	ldr	r3, [r3, #4]
 8003320:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003328:	4961      	ldr	r1, [pc, #388]	@ (80034b0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800332a:	4313      	orrs	r3, r2
 800332c:	604b      	str	r3, [r1, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003336:	2b00      	cmp	r3, #0
 8003338:	d008      	beq.n	800334c <HAL_RCCEx_PeriphCLKConfig+0x27c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800333a:	4b5d      	ldr	r3, [pc, #372]	@ (80034b0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800333c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800333e:	f023 0220 	bic.w	r2, r3, #32
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	6a1b      	ldr	r3, [r3, #32]
 8003346:	495a      	ldr	r1, [pc, #360]	@ (80034b0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003348:	4313      	orrs	r3, r2
 800334a:	630b      	str	r3, [r1, #48]	@ 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ I2C3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003354:	2b00      	cmp	r3, #0
 8003356:	d008      	beq.n	800336a <HAL_RCCEx_PeriphCLKConfig+0x29a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));
    
    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003358:	4b55      	ldr	r3, [pc, #340]	@ (80034b0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800335a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800335c:	f023 0240 	bic.w	r2, r3, #64	@ 0x40
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003364:	4952      	ldr	r1, [pc, #328]	@ (80034b0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003366:	4313      	orrs	r3, r2
 8003368:	630b      	str	r3, [r1, #48]	@ 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ UART4 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	681b      	ldr	r3, [r3, #0]
 800336e:	f003 0308 	and.w	r3, r3, #8
 8003372:	2b00      	cmp	r3, #0
 8003374:	d008      	beq.n	8003388 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
    
    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003376:	4b4e      	ldr	r3, [pc, #312]	@ (80034b0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003378:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800337a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	695b      	ldr	r3, [r3, #20]
 8003382:	494b      	ldr	r1, [pc, #300]	@ (80034b0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003384:	4313      	orrs	r3, r2
 8003386:	630b      	str	r3, [r1, #48]	@ 0x30
  }

  /*------------------------------ UART5 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	f003 0310 	and.w	r3, r3, #16
 8003390:	2b00      	cmp	r3, #0
 8003392:	d008      	beq.n	80033a6 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
    
    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8003394:	4b46      	ldr	r3, [pc, #280]	@ (80034b0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003396:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003398:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	699b      	ldr	r3, [r3, #24]
 80033a0:	4943      	ldr	r1, [pc, #268]	@ (80034b0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80033a2:	4313      	orrs	r3, r2
 80033a4:	630b      	str	r3, [r1, #48]	@ 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	681b      	ldr	r3, [r3, #0]
 80033aa:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80033ae:	2b00      	cmp	r3, #0
 80033b0:	d008      	beq.n	80033c4 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80033b2:	4b3f      	ldr	r3, [pc, #252]	@ (80034b0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80033b4:	685b      	ldr	r3, [r3, #4]
 80033b6:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80033be:	493c      	ldr	r1, [pc, #240]	@ (80034b0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80033c0:	4313      	orrs	r3, r2
 80033c2:	604b      	str	r3, [r1, #4]
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80033cc:	2b00      	cmp	r3, #0
 80033ce:	d008      	beq.n	80033e2 <HAL_RCCEx_PeriphCLKConfig+0x312>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 80033d0:	4b37      	ldr	r3, [pc, #220]	@ (80034b0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80033d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80033d4:	f423 72f8 	bic.w	r2, r3, #496	@ 0x1f0
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80033dc:	4934      	ldr	r1, [pc, #208]	@ (80034b0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80033de:	4313      	orrs	r3, r2
 80033e0:	62cb      	str	r3, [r1, #44]	@ 0x2c
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ ADC3 & ADC4 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC34) == RCC_PERIPHCLK_ADC34)
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80033ea:	2b00      	cmp	r3, #0
 80033ec:	d008      	beq.n	8003400 <HAL_RCCEx_PeriphCLKConfig+0x330>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC34PLLCLK_DIV(PeriphClkInit->Adc34ClockSelection));
    
    /* Configure the ADC34 clock source */
    __HAL_RCC_ADC34_CONFIG(PeriphClkInit->Adc34ClockSelection);
 80033ee:	4b30      	ldr	r3, [pc, #192]	@ (80034b0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80033f0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80033f2:	f423 5278 	bic.w	r2, r3, #15872	@ 0x3e00
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80033fa:	492d      	ldr	r1, [pc, #180]	@ (80034b0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80033fc:	4313      	orrs	r3, r2
 80033fe:	62cb      	str	r3, [r1, #44]	@ 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003408:	2b00      	cmp	r3, #0
 800340a:	d008      	beq.n	800341e <HAL_RCCEx_PeriphCLKConfig+0x34e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 800340c:	4b28      	ldr	r3, [pc, #160]	@ (80034b0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800340e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003410:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003418:	4925      	ldr	r1, [pc, #148]	@ (80034b0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800341a:	4313      	orrs	r3, r2
 800341c:	630b      	str	r3, [r1, #48]	@ 0x30
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ TIM8 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM8) == RCC_PERIPHCLK_TIM8)
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003426:	2b00      	cmp	r3, #0
 8003428:	d008      	beq.n	800343c <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM8CLKSOURCE(PeriphClkInit->Tim8ClockSelection));
    
    /* Configure the TIM8 clock source */
    __HAL_RCC_TIM8_CONFIG(PeriphClkInit->Tim8ClockSelection);
 800342a:	4b21      	ldr	r3, [pc, #132]	@ (80034b0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800342c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800342e:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003436:	491e      	ldr	r1, [pc, #120]	@ (80034b0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003438:	4313      	orrs	r3, r2
 800343a:	630b      	str	r3, [r1, #48]	@ 0x30
#endif /* STM32F373xC || STM32F378xx */
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)
  
  /*------------------------------ TIM2 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM2) == RCC_PERIPHCLK_TIM2)
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003444:	2b00      	cmp	r3, #0
 8003446:	d008      	beq.n	800345a <HAL_RCCEx_PeriphCLKConfig+0x38a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM2CLKSOURCE(PeriphClkInit->Tim2ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM2_CONFIG(PeriphClkInit->Tim2ClockSelection);
 8003448:	4b19      	ldr	r3, [pc, #100]	@ (80034b0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800344a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800344c:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003454:	4916      	ldr	r1, [pc, #88]	@ (80034b0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003456:	4313      	orrs	r3, r2
 8003458:	630b      	str	r3, [r1, #48]	@ 0x30
  }

  /*------------------------------ TIM3 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM34) == RCC_PERIPHCLK_TIM34)
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	681b      	ldr	r3, [r3, #0]
 800345e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003462:	2b00      	cmp	r3, #0
 8003464:	d008      	beq.n	8003478 <HAL_RCCEx_PeriphCLKConfig+0x3a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM3CLKSOURCE(PeriphClkInit->Tim34ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM34_CONFIG(PeriphClkInit->Tim34ClockSelection);
 8003466:	4b12      	ldr	r3, [pc, #72]	@ (80034b0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003468:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800346a:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003472:	490f      	ldr	r1, [pc, #60]	@ (80034b0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003474:	4313      	orrs	r3, r2
 8003476:	630b      	str	r3, [r1, #48]	@ 0x30
  }

  /*------------------------------ TIM15 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003480:	2b00      	cmp	r3, #0
 8003482:	d008      	beq.n	8003496 <HAL_RCCEx_PeriphCLKConfig+0x3c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 8003484:	4b0a      	ldr	r3, [pc, #40]	@ (80034b0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003486:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003488:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003490:	4907      	ldr	r1, [pc, #28]	@ (80034b0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003492:	4313      	orrs	r3, r2
 8003494:	630b      	str	r3, [r1, #48]	@ 0x30
  }

  /*------------------------------ TIM16 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM16) == RCC_PERIPHCLK_TIM16)
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800349e:	2b00      	cmp	r3, #0
 80034a0:	d00c      	beq.n	80034bc <HAL_RCCEx_PeriphCLKConfig+0x3ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM16CLKSOURCE(PeriphClkInit->Tim16ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM16_CONFIG(PeriphClkInit->Tim16ClockSelection);
 80034a2:	4b03      	ldr	r3, [pc, #12]	@ (80034b0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80034a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80034a6:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	e002      	b.n	80034b4 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 80034ae:	bf00      	nop
 80034b0:	40021000 	.word	0x40021000
 80034b4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80034b6:	4913      	ldr	r1, [pc, #76]	@ (8003504 <HAL_RCCEx_PeriphCLKConfig+0x434>)
 80034b8:	4313      	orrs	r3, r2
 80034ba:	630b      	str	r3, [r1, #48]	@ 0x30
  }

  /*------------------------------ TIM17 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM17) == RCC_PERIPHCLK_TIM17)
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80034c4:	2b00      	cmp	r3, #0
 80034c6:	d008      	beq.n	80034da <HAL_RCCEx_PeriphCLKConfig+0x40a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM17CLKSOURCE(PeriphClkInit->Tim17ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM17_CONFIG(PeriphClkInit->Tim17ClockSelection);
 80034c8:	4b0e      	ldr	r3, [pc, #56]	@ (8003504 <HAL_RCCEx_PeriphCLKConfig+0x434>)
 80034ca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80034cc:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80034d4:	490b      	ldr	r1, [pc, #44]	@ (8003504 <HAL_RCCEx_PeriphCLKConfig+0x434>)
 80034d6:	4313      	orrs	r3, r2
 80034d8:	630b      	str	r3, [r1, #48]	@ 0x30

#endif /* STM32F302xE || STM32F303xE || STM32F398xx */  

#if defined(STM32F303xE) || defined(STM32F398xx)
  /*------------------------------ TIM20 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM20) == RCC_PERIPHCLK_TIM20)
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80034e2:	2b00      	cmp	r3, #0
 80034e4:	d008      	beq.n	80034f8 <HAL_RCCEx_PeriphCLKConfig+0x428>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM20CLKSOURCE(PeriphClkInit->Tim20ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
 80034e6:	4b07      	ldr	r3, [pc, #28]	@ (8003504 <HAL_RCCEx_PeriphCLKConfig+0x434>)
 80034e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80034ea:	f423 4200 	bic.w	r2, r3, #32768	@ 0x8000
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80034f2:	4904      	ldr	r1, [pc, #16]	@ (8003504 <HAL_RCCEx_PeriphCLKConfig+0x434>)
 80034f4:	4313      	orrs	r3, r2
 80034f6:	630b      	str	r3, [r1, #48]	@ 0x30
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 80034f8:	2300      	movs	r3, #0
}
 80034fa:	4618      	mov	r0, r3
 80034fc:	3748      	adds	r7, #72	@ 0x48
 80034fe:	46bd      	mov	sp, r7
 8003500:	bd80      	pop	{r7, pc}
 8003502:	bf00      	nop
 8003504:	40021000 	.word	0x40021000

08003508 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8003508:	b580      	push	{r7, lr}
 800350a:	b084      	sub	sp, #16
 800350c:	af00      	add	r7, sp, #0
 800350e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8003510:	2301      	movs	r3, #1
 8003512:	73fb      	strb	r3, [r7, #15]

  /* Check RTC handler validity */
  if (hrtc == NULL)
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	2b00      	cmp	r3, #0
 8003518:	d101      	bne.n	800351e <HAL_RTC_Init+0x16>
  {
    return HAL_ERROR;
 800351a:	2301      	movs	r3, #1
 800351c:	e073      	b.n	8003606 <HAL_RTC_Init+0xfe>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else /* USE_HAL_RTC_REGISTER_CALLBACKS */
  if (hrtc->State == HAL_RTC_STATE_RESET)
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	7f5b      	ldrb	r3, [r3, #29]
 8003522:	b2db      	uxtb	r3, r3
 8003524:	2b00      	cmp	r3, #0
 8003526:	d105      	bne.n	8003534 <HAL_RTC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	2200      	movs	r2, #0
 800352c:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 800352e:	6878      	ldr	r0, [r7, #4]
 8003530:	f7fd fe50 	bl	80011d4 <HAL_RTC_MspInit>
  }
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	2202      	movs	r2, #2
 8003538:	775a      	strb	r2, [r3, #29]

  /* Check whether the calendar needs to be initialized */
  if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	68db      	ldr	r3, [r3, #12]
 8003540:	f003 0310 	and.w	r3, r3, #16
 8003544:	2b10      	cmp	r3, #16
 8003546:	d055      	beq.n	80035f4 <HAL_RTC_Init+0xec>
  {
    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	22ca      	movs	r2, #202	@ 0xca
 800354e:	625a      	str	r2, [r3, #36]	@ 0x24
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	2253      	movs	r2, #83	@ 0x53
 8003556:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 8003558:	6878      	ldr	r0, [r7, #4]
 800355a:	f000 fb73 	bl	8003c44 <RTC_EnterInitMode>
 800355e:	4603      	mov	r3, r0
 8003560:	73fb      	strb	r3, [r7, #15]

    if (status == HAL_OK)
 8003562:	7bfb      	ldrb	r3, [r7, #15]
 8003564:	2b00      	cmp	r3, #0
 8003566:	d12c      	bne.n	80035c2 <HAL_RTC_Init+0xba>
    {
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	689b      	ldr	r3, [r3, #8]
 800356e:	687a      	ldr	r2, [r7, #4]
 8003570:	6812      	ldr	r2, [r2, #0]
 8003572:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 8003576:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800357a:	6093      	str	r3, [r2, #8]
      /* Set RTC_CR register */
      hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	6899      	ldr	r1, [r3, #8]
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	685a      	ldr	r2, [r3, #4]
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	691b      	ldr	r3, [r3, #16]
 800358a:	431a      	orrs	r2, r3
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	695b      	ldr	r3, [r3, #20]
 8003590:	431a      	orrs	r2, r3
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	681b      	ldr	r3, [r3, #0]
 8003596:	430a      	orrs	r2, r1
 8003598:	609a      	str	r2, [r3, #8]

      /* Configure the RTC PRER */
      hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	681b      	ldr	r3, [r3, #0]
 800359e:	687a      	ldr	r2, [r7, #4]
 80035a0:	68d2      	ldr	r2, [r2, #12]
 80035a2:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	6919      	ldr	r1, [r3, #16]
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	689b      	ldr	r3, [r3, #8]
 80035ae:	041a      	lsls	r2, r3, #16
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	681b      	ldr	r3, [r3, #0]
 80035b4:	430a      	orrs	r2, r1
 80035b6:	611a      	str	r2, [r3, #16]

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 80035b8:	6878      	ldr	r0, [r7, #4]
 80035ba:	f000 fb7a 	bl	8003cb2 <RTC_ExitInitMode>
 80035be:	4603      	mov	r3, r0
 80035c0:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 80035c2:	7bfb      	ldrb	r3, [r7, #15]
 80035c4:	2b00      	cmp	r3, #0
 80035c6:	d110      	bne.n	80035ea <HAL_RTC_Init+0xe2>
    {
      hrtc->Instance->TAFCR &= (uint32_t)~RTC_OUTPUT_TYPE_PUSHPULL;
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	681b      	ldr	r3, [r3, #0]
 80035cc:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	681b      	ldr	r3, [r3, #0]
 80035d2:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 80035d6:	641a      	str	r2, [r3, #64]	@ 0x40
      hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	681b      	ldr	r3, [r3, #0]
 80035dc:	6c19      	ldr	r1, [r3, #64]	@ 0x40
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	699a      	ldr	r2, [r3, #24]
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	430a      	orrs	r2, r1
 80035e8:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	22ff      	movs	r2, #255	@ 0xff
 80035f0:	625a      	str	r2, [r3, #36]	@ 0x24
 80035f2:	e001      	b.n	80035f8 <HAL_RTC_Init+0xf0>
  }
  else
  {
    /* The calendar is already initialized */
    status = HAL_OK;
 80035f4:	2300      	movs	r3, #0
 80035f6:	73fb      	strb	r3, [r7, #15]
  }

  if (status == HAL_OK)
 80035f8:	7bfb      	ldrb	r3, [r7, #15]
 80035fa:	2b00      	cmp	r3, #0
 80035fc:	d102      	bne.n	8003604 <HAL_RTC_Init+0xfc>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	2201      	movs	r2, #1
 8003602:	775a      	strb	r2, [r3, #29]
  }

  return status;
 8003604:	7bfb      	ldrb	r3, [r7, #15]
}
 8003606:	4618      	mov	r0, r3
 8003608:	3710      	adds	r7, #16
 800360a:	46bd      	mov	sp, r7
 800360c:	bd80      	pop	{r7, pc}

0800360e <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 800360e:	b590      	push	{r4, r7, lr}
 8003610:	b087      	sub	sp, #28
 8003612:	af00      	add	r7, sp, #0
 8003614:	60f8      	str	r0, [r7, #12]
 8003616:	60b9      	str	r1, [r7, #8]
 8003618:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 800361a:	2300      	movs	r3, #0
 800361c:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800361e:	68fb      	ldr	r3, [r7, #12]
 8003620:	7f1b      	ldrb	r3, [r3, #28]
 8003622:	2b01      	cmp	r3, #1
 8003624:	d101      	bne.n	800362a <HAL_RTC_SetTime+0x1c>
 8003626:	2302      	movs	r3, #2
 8003628:	e087      	b.n	800373a <HAL_RTC_SetTime+0x12c>
 800362a:	68fb      	ldr	r3, [r7, #12]
 800362c:	2201      	movs	r2, #1
 800362e:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8003630:	68fb      	ldr	r3, [r7, #12]
 8003632:	2202      	movs	r2, #2
 8003634:	775a      	strb	r2, [r3, #29]

  if (Format == RTC_FORMAT_BIN)
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	2b00      	cmp	r3, #0
 800363a:	d126      	bne.n	800368a <HAL_RTC_SetTime+0x7c>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 800363c:	68fb      	ldr	r3, [r7, #12]
 800363e:	681b      	ldr	r3, [r3, #0]
 8003640:	689b      	ldr	r3, [r3, #8]
 8003642:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003646:	2b00      	cmp	r3, #0
 8003648:	d102      	bne.n	8003650 <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 800364a:	68bb      	ldr	r3, [r7, #8]
 800364c:	2200      	movs	r2, #0
 800364e:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8003650:	68bb      	ldr	r3, [r7, #8]
 8003652:	781b      	ldrb	r3, [r3, #0]
 8003654:	4618      	mov	r0, r3
 8003656:	f000 fb51 	bl	8003cfc <RTC_ByteToBcd2>
 800365a:	4603      	mov	r3, r0
 800365c:	041c      	lsls	r4, r3, #16
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800365e:	68bb      	ldr	r3, [r7, #8]
 8003660:	785b      	ldrb	r3, [r3, #1]
 8003662:	4618      	mov	r0, r3
 8003664:	f000 fb4a 	bl	8003cfc <RTC_ByteToBcd2>
 8003668:	4603      	mov	r3, r0
 800366a:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 800366c:	431c      	orrs	r4, r3
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Seconds))                   | \
 800366e:	68bb      	ldr	r3, [r7, #8]
 8003670:	789b      	ldrb	r3, [r3, #2]
 8003672:	4618      	mov	r0, r3
 8003674:	f000 fb42 	bl	8003cfc <RTC_ByteToBcd2>
 8003678:	4603      	mov	r3, r0
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800367a:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat)             << RTC_TR_PM_Pos));
 800367e:	68bb      	ldr	r3, [r7, #8]
 8003680:	78db      	ldrb	r3, [r3, #3]
 8003682:	059b      	lsls	r3, r3, #22
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8003684:	4313      	orrs	r3, r2
 8003686:	617b      	str	r3, [r7, #20]
 8003688:	e018      	b.n	80036bc <HAL_RTC_SetTime+0xae>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 800368a:	68fb      	ldr	r3, [r7, #12]
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	689b      	ldr	r3, [r3, #8]
 8003690:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003694:	2b00      	cmp	r3, #0
 8003696:	d102      	bne.n	800369e <HAL_RTC_SetTime+0x90>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8003698:	68bb      	ldr	r3, [r7, #8]
 800369a:	2200      	movs	r2, #0
 800369c:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 800369e:	68bb      	ldr	r3, [r7, #8]
 80036a0:	781b      	ldrb	r3, [r3, #0]
 80036a2:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 80036a4:	68bb      	ldr	r3, [r7, #8]
 80036a6:	785b      	ldrb	r3, [r3, #1]
 80036a8:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 80036aa:	4313      	orrs	r3, r2
              ((uint32_t) sTime->Seconds)                       | \
 80036ac:	68ba      	ldr	r2, [r7, #8]
 80036ae:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 80036b0:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 80036b2:	68bb      	ldr	r3, [r7, #8]
 80036b4:	78db      	ldrb	r3, [r3, #3]
 80036b6:	059b      	lsls	r3, r3, #22
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 80036b8:	4313      	orrs	r3, r2
 80036ba:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80036bc:	68fb      	ldr	r3, [r7, #12]
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	22ca      	movs	r2, #202	@ 0xca
 80036c2:	625a      	str	r2, [r3, #36]	@ 0x24
 80036c4:	68fb      	ldr	r3, [r7, #12]
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	2253      	movs	r2, #83	@ 0x53
 80036ca:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 80036cc:	68f8      	ldr	r0, [r7, #12]
 80036ce:	f000 fab9 	bl	8003c44 <RTC_EnterInitMode>
 80036d2:	4603      	mov	r3, r0
 80036d4:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 80036d6:	7cfb      	ldrb	r3, [r7, #19]
 80036d8:	2b00      	cmp	r3, #0
 80036da:	d120      	bne.n	800371e <HAL_RTC_SetTime+0x110>
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 80036dc:	68fb      	ldr	r3, [r7, #12]
 80036de:	681a      	ldr	r2, [r3, #0]
 80036e0:	697b      	ldr	r3, [r7, #20]
 80036e2:	f003 337f 	and.w	r3, r3, #2139062143	@ 0x7f7f7f7f
 80036e6:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 80036ea:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BKP;
 80036ec:	68fb      	ldr	r3, [r7, #12]
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	689a      	ldr	r2, [r3, #8]
 80036f2:	68fb      	ldr	r3, [r7, #12]
 80036f4:	681b      	ldr	r3, [r3, #0]
 80036f6:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 80036fa:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 80036fc:	68fb      	ldr	r3, [r7, #12]
 80036fe:	681b      	ldr	r3, [r3, #0]
 8003700:	6899      	ldr	r1, [r3, #8]
 8003702:	68bb      	ldr	r3, [r7, #8]
 8003704:	68da      	ldr	r2, [r3, #12]
 8003706:	68bb      	ldr	r3, [r7, #8]
 8003708:	691b      	ldr	r3, [r3, #16]
 800370a:	431a      	orrs	r2, r3
 800370c:	68fb      	ldr	r3, [r7, #12]
 800370e:	681b      	ldr	r3, [r3, #0]
 8003710:	430a      	orrs	r2, r1
 8003712:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8003714:	68f8      	ldr	r0, [r7, #12]
 8003716:	f000 facc 	bl	8003cb2 <RTC_ExitInitMode>
 800371a:	4603      	mov	r3, r0
 800371c:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 800371e:	7cfb      	ldrb	r3, [r7, #19]
 8003720:	2b00      	cmp	r3, #0
 8003722:	d102      	bne.n	800372a <HAL_RTC_SetTime+0x11c>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8003724:	68fb      	ldr	r3, [r7, #12]
 8003726:	2201      	movs	r2, #1
 8003728:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800372a:	68fb      	ldr	r3, [r7, #12]
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	22ff      	movs	r2, #255	@ 0xff
 8003730:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8003732:	68fb      	ldr	r3, [r7, #12]
 8003734:	2200      	movs	r2, #0
 8003736:	771a      	strb	r2, [r3, #28]

  return status;
 8003738:	7cfb      	ldrb	r3, [r7, #19]
}
 800373a:	4618      	mov	r0, r3
 800373c:	371c      	adds	r7, #28
 800373e:	46bd      	mov	sp, r7
 8003740:	bd90      	pop	{r4, r7, pc}

08003742 <HAL_RTC_GetTime>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8003742:	b580      	push	{r7, lr}
 8003744:	b086      	sub	sp, #24
 8003746:	af00      	add	r7, sp, #0
 8003748:	60f8      	str	r0, [r7, #12]
 800374a:	60b9      	str	r1, [r7, #8]
 800374c:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 800374e:	2300      	movs	r3, #0
 8003750:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds value from the corresponding register */
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 8003752:	68fb      	ldr	r3, [r7, #12]
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003758:	68bb      	ldr	r3, [r7, #8]
 800375a:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 800375c:	68fb      	ldr	r3, [r7, #12]
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	691b      	ldr	r3, [r3, #16]
 8003762:	f3c3 020e 	ubfx	r2, r3, #0, #15
 8003766:	68bb      	ldr	r3, [r7, #8]
 8003768:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 800376a:	68fb      	ldr	r3, [r7, #12]
 800376c:	681b      	ldr	r3, [r3, #0]
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	f003 337f 	and.w	r3, r3, #2139062143	@ 0x7f7f7f7f
 8003774:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 8003778:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours      = (uint8_t)((tmpreg & (RTC_TR_HT  | RTC_TR_HU))  >> RTC_TR_HU_Pos);
 800377a:	697b      	ldr	r3, [r7, #20]
 800377c:	0c1b      	lsrs	r3, r3, #16
 800377e:	b2db      	uxtb	r3, r3
 8003780:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003784:	b2da      	uxtb	r2, r3
 8003786:	68bb      	ldr	r3, [r7, #8]
 8003788:	701a      	strb	r2, [r3, #0]
  sTime->Minutes    = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 800378a:	697b      	ldr	r3, [r7, #20]
 800378c:	0a1b      	lsrs	r3, r3, #8
 800378e:	b2db      	uxtb	r3, r3
 8003790:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003794:	b2da      	uxtb	r2, r3
 8003796:	68bb      	ldr	r3, [r7, #8]
 8003798:	705a      	strb	r2, [r3, #1]
  sTime->Seconds    = (uint8_t)( tmpreg & (RTC_TR_ST  | RTC_TR_SU));
 800379a:	697b      	ldr	r3, [r7, #20]
 800379c:	b2db      	uxtb	r3, r3
 800379e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80037a2:	b2da      	uxtb	r2, r3
 80037a4:	68bb      	ldr	r3, [r7, #8]
 80037a6:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM))               >> RTC_TR_PM_Pos);
 80037a8:	697b      	ldr	r3, [r7, #20]
 80037aa:	0d9b      	lsrs	r3, r3, #22
 80037ac:	b2db      	uxtb	r3, r3
 80037ae:	f003 0301 	and.w	r3, r3, #1
 80037b2:	b2da      	uxtb	r2, r3
 80037b4:	68bb      	ldr	r3, [r7, #8]
 80037b6:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	2b00      	cmp	r3, #0
 80037bc:	d11a      	bne.n	80037f4 <HAL_RTC_GetTime+0xb2>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 80037be:	68bb      	ldr	r3, [r7, #8]
 80037c0:	781b      	ldrb	r3, [r3, #0]
 80037c2:	4618      	mov	r0, r3
 80037c4:	f000 fab8 	bl	8003d38 <RTC_Bcd2ToByte>
 80037c8:	4603      	mov	r3, r0
 80037ca:	461a      	mov	r2, r3
 80037cc:	68bb      	ldr	r3, [r7, #8]
 80037ce:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 80037d0:	68bb      	ldr	r3, [r7, #8]
 80037d2:	785b      	ldrb	r3, [r3, #1]
 80037d4:	4618      	mov	r0, r3
 80037d6:	f000 faaf 	bl	8003d38 <RTC_Bcd2ToByte>
 80037da:	4603      	mov	r3, r0
 80037dc:	461a      	mov	r2, r3
 80037de:	68bb      	ldr	r3, [r7, #8]
 80037e0:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 80037e2:	68bb      	ldr	r3, [r7, #8]
 80037e4:	789b      	ldrb	r3, [r3, #2]
 80037e6:	4618      	mov	r0, r3
 80037e8:	f000 faa6 	bl	8003d38 <RTC_Bcd2ToByte>
 80037ec:	4603      	mov	r3, r0
 80037ee:	461a      	mov	r2, r3
 80037f0:	68bb      	ldr	r3, [r7, #8]
 80037f2:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 80037f4:	2300      	movs	r3, #0
}
 80037f6:	4618      	mov	r0, r3
 80037f8:	3718      	adds	r7, #24
 80037fa:	46bd      	mov	sp, r7
 80037fc:	bd80      	pop	{r7, pc}

080037fe <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 80037fe:	b590      	push	{r4, r7, lr}
 8003800:	b087      	sub	sp, #28
 8003802:	af00      	add	r7, sp, #0
 8003804:	60f8      	str	r0, [r7, #12]
 8003806:	60b9      	str	r1, [r7, #8]
 8003808:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 800380a:	2300      	movs	r3, #0
 800380c:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800380e:	68fb      	ldr	r3, [r7, #12]
 8003810:	7f1b      	ldrb	r3, [r3, #28]
 8003812:	2b01      	cmp	r3, #1
 8003814:	d101      	bne.n	800381a <HAL_RTC_SetDate+0x1c>
 8003816:	2302      	movs	r3, #2
 8003818:	e071      	b.n	80038fe <HAL_RTC_SetDate+0x100>
 800381a:	68fb      	ldr	r3, [r7, #12]
 800381c:	2201      	movs	r2, #1
 800381e:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8003820:	68fb      	ldr	r3, [r7, #12]
 8003822:	2202      	movs	r2, #2
 8003824:	775a      	strb	r2, [r3, #29]

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	2b00      	cmp	r3, #0
 800382a:	d10e      	bne.n	800384a <HAL_RTC_SetDate+0x4c>
 800382c:	68bb      	ldr	r3, [r7, #8]
 800382e:	785b      	ldrb	r3, [r3, #1]
 8003830:	f003 0310 	and.w	r3, r3, #16
 8003834:	2b00      	cmp	r3, #0
 8003836:	d008      	beq.n	800384a <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8003838:	68bb      	ldr	r3, [r7, #8]
 800383a:	785b      	ldrb	r3, [r3, #1]
 800383c:	f023 0310 	bic.w	r3, r3, #16
 8003840:	b2db      	uxtb	r3, r3
 8003842:	330a      	adds	r3, #10
 8003844:	b2da      	uxtb	r2, r3
 8003846:	68bb      	ldr	r3, [r7, #8]
 8003848:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	2b00      	cmp	r3, #0
 800384e:	d11c      	bne.n	800388a <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8003850:	68bb      	ldr	r3, [r7, #8]
 8003852:	78db      	ldrb	r3, [r3, #3]
 8003854:	4618      	mov	r0, r3
 8003856:	f000 fa51 	bl	8003cfc <RTC_ByteToBcd2>
 800385a:	4603      	mov	r3, r0
 800385c:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 800385e:	68bb      	ldr	r3, [r7, #8]
 8003860:	785b      	ldrb	r3, [r3, #1]
 8003862:	4618      	mov	r0, r3
 8003864:	f000 fa4a 	bl	8003cfc <RTC_ByteToBcd2>
 8003868:	4603      	mov	r3, r0
 800386a:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 800386c:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date))                   | \
 800386e:	68bb      	ldr	r3, [r7, #8]
 8003870:	789b      	ldrb	r3, [r3, #2]
 8003872:	4618      	mov	r0, r3
 8003874:	f000 fa42 	bl	8003cfc <RTC_ByteToBcd2>
 8003878:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 800387a:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay               << RTC_DR_WDU_Pos));
 800387e:	68bb      	ldr	r3, [r7, #8]
 8003880:	781b      	ldrb	r3, [r3, #0]
 8003882:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8003884:	4313      	orrs	r3, r2
 8003886:	617b      	str	r3, [r7, #20]
 8003888:	e00e      	b.n	80038a8 <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 800388a:	68bb      	ldr	r3, [r7, #8]
 800388c:	78db      	ldrb	r3, [r3, #3]
 800388e:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 8003890:	68bb      	ldr	r3, [r7, #8]
 8003892:	785b      	ldrb	r3, [r3, #1]
 8003894:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8003896:	4313      	orrs	r3, r2
                  ((uint32_t) sDate->Date)                      | \
 8003898:	68ba      	ldr	r2, [r7, #8]
 800389a:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 800389c:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 800389e:	68bb      	ldr	r3, [r7, #8]
 80038a0:	781b      	ldrb	r3, [r3, #0]
 80038a2:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 80038a4:	4313      	orrs	r3, r2
 80038a6:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80038a8:	68fb      	ldr	r3, [r7, #12]
 80038aa:	681b      	ldr	r3, [r3, #0]
 80038ac:	22ca      	movs	r2, #202	@ 0xca
 80038ae:	625a      	str	r2, [r3, #36]	@ 0x24
 80038b0:	68fb      	ldr	r3, [r7, #12]
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	2253      	movs	r2, #83	@ 0x53
 80038b6:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 80038b8:	68f8      	ldr	r0, [r7, #12]
 80038ba:	f000 f9c3 	bl	8003c44 <RTC_EnterInitMode>
 80038be:	4603      	mov	r3, r0
 80038c0:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 80038c2:	7cfb      	ldrb	r3, [r7, #19]
 80038c4:	2b00      	cmp	r3, #0
 80038c6:	d10c      	bne.n	80038e2 <HAL_RTC_SetDate+0xe4>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 80038c8:	68fb      	ldr	r3, [r7, #12]
 80038ca:	681a      	ldr	r2, [r3, #0]
 80038cc:	697b      	ldr	r3, [r7, #20]
 80038ce:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 80038d2:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 80038d6:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 80038d8:	68f8      	ldr	r0, [r7, #12]
 80038da:	f000 f9ea 	bl	8003cb2 <RTC_ExitInitMode>
 80038de:	4603      	mov	r3, r0
 80038e0:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 80038e2:	7cfb      	ldrb	r3, [r7, #19]
 80038e4:	2b00      	cmp	r3, #0
 80038e6:	d102      	bne.n	80038ee <HAL_RTC_SetDate+0xf0>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 80038e8:	68fb      	ldr	r3, [r7, #12]
 80038ea:	2201      	movs	r2, #1
 80038ec:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80038ee:	68fb      	ldr	r3, [r7, #12]
 80038f0:	681b      	ldr	r3, [r3, #0]
 80038f2:	22ff      	movs	r2, #255	@ 0xff
 80038f4:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80038f6:	68fb      	ldr	r3, [r7, #12]
 80038f8:	2200      	movs	r2, #0
 80038fa:	771a      	strb	r2, [r3, #28]

  return status;
 80038fc:	7cfb      	ldrb	r3, [r7, #19]
}
 80038fe:	4618      	mov	r0, r3
 8003900:	371c      	adds	r7, #28
 8003902:	46bd      	mov	sp, r7
 8003904:	bd90      	pop	{r4, r7, pc}

08003906 <HAL_RTC_GetDate>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8003906:	b580      	push	{r7, lr}
 8003908:	b086      	sub	sp, #24
 800390a:	af00      	add	r7, sp, #0
 800390c:	60f8      	str	r0, [r7, #12]
 800390e:	60b9      	str	r1, [r7, #8]
 8003910:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 8003912:	2300      	movs	r3, #0
 8003914:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 8003916:	68fb      	ldr	r3, [r7, #12]
 8003918:	681b      	ldr	r3, [r3, #0]
 800391a:	685b      	ldr	r3, [r3, #4]
 800391c:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8003920:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8003924:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year    = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 8003926:	697b      	ldr	r3, [r7, #20]
 8003928:	0c1b      	lsrs	r3, r3, #16
 800392a:	b2da      	uxtb	r2, r3
 800392c:	68bb      	ldr	r3, [r7, #8]
 800392e:	70da      	strb	r2, [r3, #3]
  sDate->Month   = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 8003930:	697b      	ldr	r3, [r7, #20]
 8003932:	0a1b      	lsrs	r3, r3, #8
 8003934:	b2db      	uxtb	r3, r3
 8003936:	f003 031f 	and.w	r3, r3, #31
 800393a:	b2da      	uxtb	r2, r3
 800393c:	68bb      	ldr	r3, [r7, #8]
 800393e:	705a      	strb	r2, [r3, #1]
  sDate->Date    = (uint8_t) (datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 8003940:	697b      	ldr	r3, [r7, #20]
 8003942:	b2db      	uxtb	r3, r3
 8003944:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003948:	b2da      	uxtb	r2, r3
 800394a:	68bb      	ldr	r3, [r7, #8]
 800394c:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU))            >> RTC_DR_WDU_Pos);
 800394e:	697b      	ldr	r3, [r7, #20]
 8003950:	0b5b      	lsrs	r3, r3, #13
 8003952:	b2db      	uxtb	r3, r3
 8003954:	f003 0307 	and.w	r3, r3, #7
 8003958:	b2da      	uxtb	r2, r3
 800395a:	68bb      	ldr	r3, [r7, #8]
 800395c:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	2b00      	cmp	r3, #0
 8003962:	d11a      	bne.n	800399a <HAL_RTC_GetDate+0x94>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year  = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 8003964:	68bb      	ldr	r3, [r7, #8]
 8003966:	78db      	ldrb	r3, [r3, #3]
 8003968:	4618      	mov	r0, r3
 800396a:	f000 f9e5 	bl	8003d38 <RTC_Bcd2ToByte>
 800396e:	4603      	mov	r3, r0
 8003970:	461a      	mov	r2, r3
 8003972:	68bb      	ldr	r3, [r7, #8]
 8003974:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 8003976:	68bb      	ldr	r3, [r7, #8]
 8003978:	785b      	ldrb	r3, [r3, #1]
 800397a:	4618      	mov	r0, r3
 800397c:	f000 f9dc 	bl	8003d38 <RTC_Bcd2ToByte>
 8003980:	4603      	mov	r3, r0
 8003982:	461a      	mov	r2, r3
 8003984:	68bb      	ldr	r3, [r7, #8]
 8003986:	705a      	strb	r2, [r3, #1]
    sDate->Date  = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 8003988:	68bb      	ldr	r3, [r7, #8]
 800398a:	789b      	ldrb	r3, [r3, #2]
 800398c:	4618      	mov	r0, r3
 800398e:	f000 f9d3 	bl	8003d38 <RTC_Bcd2ToByte>
 8003992:	4603      	mov	r3, r0
 8003994:	461a      	mov	r2, r3
 8003996:	68bb      	ldr	r3, [r7, #8]
 8003998:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 800399a:	2300      	movs	r3, #0
}
 800399c:	4618      	mov	r0, r3
 800399e:	3718      	adds	r7, #24
 80039a0:	46bd      	mov	sp, r7
 80039a2:	bd80      	pop	{r7, pc}

080039a4 <HAL_RTC_SetAlarm>:
  *         is disabled (Use the HAL_RTC_DeactivateAlarm()).
  * @note   The HAL_RTC_SetTime() must be called before enabling the Alarm feature.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetAlarm(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format)
{
 80039a4:	b590      	push	{r4, r7, lr}
 80039a6:	b089      	sub	sp, #36	@ 0x24
 80039a8:	af00      	add	r7, sp, #0
 80039aa:	60f8      	str	r0, [r7, #12]
 80039ac:	60b9      	str	r1, [r7, #8]
 80039ae:	607a      	str	r2, [r7, #4]
  uint32_t tickstart = 0U;
 80039b0:	2300      	movs	r3, #0
 80039b2:	61bb      	str	r3, [r7, #24]
  uint32_t tmpreg = 0U;
 80039b4:	2300      	movs	r3, #0
 80039b6:	61fb      	str	r3, [r7, #28]
  uint32_t subsecondtmpreg = 0U;
 80039b8:	2300      	movs	r3, #0
 80039ba:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_ALARM_DATE_WEEKDAY_SEL(sAlarm->AlarmDateWeekDaySel));
  assert_param(IS_RTC_ALARM_SUB_SECOND_VALUE(sAlarm->AlarmTime.SubSeconds));
  assert_param(IS_RTC_ALARM_SUB_SECOND_MASK(sAlarm->AlarmSubSecondMask));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80039bc:	68fb      	ldr	r3, [r7, #12]
 80039be:	7f1b      	ldrb	r3, [r3, #28]
 80039c0:	2b01      	cmp	r3, #1
 80039c2:	d101      	bne.n	80039c8 <HAL_RTC_SetAlarm+0x24>
 80039c4:	2302      	movs	r3, #2
 80039c6:	e113      	b.n	8003bf0 <HAL_RTC_SetAlarm+0x24c>
 80039c8:	68fb      	ldr	r3, [r7, #12]
 80039ca:	2201      	movs	r2, #1
 80039cc:	771a      	strb	r2, [r3, #28]

  /* Change RTC state to BUSY */
  hrtc->State = HAL_RTC_STATE_BUSY;
 80039ce:	68fb      	ldr	r3, [r7, #12]
 80039d0:	2202      	movs	r2, #2
 80039d2:	775a      	strb	r2, [r3, #29]

  /* Check the data format (binary or BCD) and store the Alarm time and date
     configuration accordingly */
  if (Format == RTC_FORMAT_BIN)
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	2b00      	cmp	r3, #0
 80039d8:	d137      	bne.n	8003a4a <HAL_RTC_SetAlarm+0xa6>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 80039da:	68fb      	ldr	r3, [r7, #12]
 80039dc:	681b      	ldr	r3, [r3, #0]
 80039de:	689b      	ldr	r3, [r3, #8]
 80039e0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80039e4:	2b00      	cmp	r3, #0
 80039e6:	d102      	bne.n	80039ee <HAL_RTC_SetAlarm+0x4a>
      assert_param(IS_RTC_HOUR12(sAlarm->AlarmTime.Hours));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 80039e8:	68bb      	ldr	r3, [r7, #8]
 80039ea:	2200      	movs	r2, #0
 80039ec:	70da      	strb	r2, [r3, #3]
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(sAlarm->AlarmDateWeekDay));
    }

    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours)   << RTC_ALRMAR_HU_Pos)  | \
 80039ee:	68bb      	ldr	r3, [r7, #8]
 80039f0:	781b      	ldrb	r3, [r3, #0]
 80039f2:	4618      	mov	r0, r3
 80039f4:	f000 f982 	bl	8003cfc <RTC_ByteToBcd2>
 80039f8:	4603      	mov	r3, r0
 80039fa:	041c      	lsls	r4, r3, #16
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 80039fc:	68bb      	ldr	r3, [r7, #8]
 80039fe:	785b      	ldrb	r3, [r3, #1]
 8003a00:	4618      	mov	r0, r3
 8003a02:	f000 f97b 	bl	8003cfc <RTC_ByteToBcd2>
 8003a06:	4603      	mov	r3, r0
 8003a08:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours)   << RTC_ALRMAR_HU_Pos)  | \
 8003a0a:	431c      	orrs	r4, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds))                       | \
 8003a0c:	68bb      	ldr	r3, [r7, #8]
 8003a0e:	789b      	ldrb	r3, [r3, #2]
 8003a10:	4618      	mov	r0, r3
 8003a12:	f000 f973 	bl	8003cfc <RTC_ByteToBcd2>
 8003a16:	4603      	mov	r3, r0
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8003a18:	ea44 0203 	orr.w	r2, r4, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat)            << RTC_ALRMAR_PM_Pos)  | \
 8003a1c:	68bb      	ldr	r3, [r7, #8]
 8003a1e:	78db      	ldrb	r3, [r3, #3]
 8003a20:	059b      	lsls	r3, r3, #22
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds))                       | \
 8003a22:	ea42 0403 	orr.w	r4, r2, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay)  << RTC_ALRMAR_DU_Pos)  | \
 8003a26:	68bb      	ldr	r3, [r7, #8]
 8003a28:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003a2c:	4618      	mov	r0, r3
 8003a2e:	f000 f965 	bl	8003cfc <RTC_ByteToBcd2>
 8003a32:	4603      	mov	r3, r0
 8003a34:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat)            << RTC_ALRMAR_PM_Pos)  | \
 8003a36:	ea44 0203 	orr.w	r2, r4, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel)                                     | \
 8003a3a:	68bb      	ldr	r3, [r7, #8]
 8003a3c:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay)  << RTC_ALRMAR_DU_Pos)  | \
 8003a3e:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 8003a40:	68bb      	ldr	r3, [r7, #8]
 8003a42:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours)   << RTC_ALRMAR_HU_Pos)  | \
 8003a44:	4313      	orrs	r3, r2
 8003a46:	61fb      	str	r3, [r7, #28]
 8003a48:	e023      	b.n	8003a92 <HAL_RTC_SetAlarm+0xee>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8003a4a:	68fb      	ldr	r3, [r7, #12]
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	689b      	ldr	r3, [r3, #8]
 8003a50:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003a54:	2b00      	cmp	r3, #0
 8003a56:	d102      	bne.n	8003a5e <HAL_RTC_SetAlarm+0xba>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 8003a58:	68bb      	ldr	r3, [r7, #8]
 8003a5a:	2200      	movs	r2, #0
 8003a5c:	70da      	strb	r2, [r3, #3]
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay)));
    }

    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours)      << RTC_ALRMAR_HU_Pos)  | \
 8003a5e:	68bb      	ldr	r3, [r7, #8]
 8003a60:	781b      	ldrb	r3, [r3, #0]
 8003a62:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sAlarm->AlarmTime.Minutes)    << RTC_ALRMAR_MNU_Pos) | \
 8003a64:	68bb      	ldr	r3, [r7, #8]
 8003a66:	785b      	ldrb	r3, [r3, #1]
 8003a68:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours)      << RTC_ALRMAR_HU_Pos)  | \
 8003a6a:	4313      	orrs	r3, r2
              ((uint32_t) sAlarm->AlarmTime.Seconds)                           | \
 8003a6c:	68ba      	ldr	r2, [r7, #8]
 8003a6e:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sAlarm->AlarmTime.Minutes)    << RTC_ALRMAR_MNU_Pos) | \
 8003a70:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos)  | \
 8003a72:	68bb      	ldr	r3, [r7, #8]
 8003a74:	78db      	ldrb	r3, [r3, #3]
 8003a76:	059b      	lsls	r3, r3, #22
              ((uint32_t) sAlarm->AlarmTime.Seconds)                           | \
 8003a78:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmDateWeekDay)     << RTC_ALRMAR_DU_Pos)  | \
 8003a7a:	68bb      	ldr	r3, [r7, #8]
 8003a7c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003a80:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos)  | \
 8003a82:	431a      	orrs	r2, r3
              ((uint32_t) sAlarm->AlarmDateWeekDaySel)                         | \
 8003a84:	68bb      	ldr	r3, [r7, #8]
 8003a86:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)(sAlarm->AlarmDateWeekDay)     << RTC_ALRMAR_DU_Pos)  | \
 8003a88:	431a      	orrs	r2, r3
              ((uint32_t) sAlarm->AlarmMask));
 8003a8a:	68bb      	ldr	r3, [r7, #8]
 8003a8c:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours)      << RTC_ALRMAR_HU_Pos)  | \
 8003a8e:	4313      	orrs	r3, r2
 8003a90:	61fb      	str	r3, [r7, #28]
  }

  /* Store the Alarm subseconds configuration */
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | \
 8003a92:	68bb      	ldr	r3, [r7, #8]
 8003a94:	685a      	ldr	r2, [r3, #4]
                               (uint32_t)(sAlarm->AlarmSubSecondMask));
 8003a96:	68bb      	ldr	r3, [r7, #8]
 8003a98:	699b      	ldr	r3, [r3, #24]
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | \
 8003a9a:	4313      	orrs	r3, r2
 8003a9c:	617b      	str	r3, [r7, #20]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8003a9e:	68fb      	ldr	r3, [r7, #12]
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	22ca      	movs	r2, #202	@ 0xca
 8003aa4:	625a      	str	r2, [r3, #36]	@ 0x24
 8003aa6:	68fb      	ldr	r3, [r7, #12]
 8003aa8:	681b      	ldr	r3, [r3, #0]
 8003aaa:	2253      	movs	r2, #83	@ 0x53
 8003aac:	625a      	str	r2, [r3, #36]	@ 0x24

  if (sAlarm->Alarm == RTC_ALARM_A)
 8003aae:	68bb      	ldr	r3, [r7, #8]
 8003ab0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ab2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003ab6:	d148      	bne.n	8003b4a <HAL_RTC_SetAlarm+0x1a6>
  {
    /* Disable Alarm A */
    __HAL_RTC_ALARMA_DISABLE(hrtc);
 8003ab8:	68fb      	ldr	r3, [r7, #12]
 8003aba:	681b      	ldr	r3, [r3, #0]
 8003abc:	689a      	ldr	r2, [r3, #8]
 8003abe:	68fb      	ldr	r3, [r7, #12]
 8003ac0:	681b      	ldr	r3, [r3, #0]
 8003ac2:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003ac6:	609a      	str	r2, [r3, #8]

    /* In case interrupt mode is used, the interrupt source must be disabled */
    __HAL_RTC_ALARM_DISABLE_IT(hrtc, RTC_IT_ALRA);
 8003ac8:	68fb      	ldr	r3, [r7, #12]
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	689a      	ldr	r2, [r3, #8]
 8003ace:	68fb      	ldr	r3, [r7, #12]
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8003ad6:	609a      	str	r2, [r3, #8]

    /* Clear Alarm A flag */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 8003ad8:	68fb      	ldr	r3, [r7, #12]
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	68db      	ldr	r3, [r3, #12]
 8003ade:	b2da      	uxtb	r2, r3
 8003ae0:	68fb      	ldr	r3, [r7, #12]
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	f462 72c0 	orn	r2, r2, #384	@ 0x180
 8003ae8:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8003aea:	f7fd fdf7 	bl	80016dc <HAL_GetTick>
 8003aee:	61b8      	str	r0, [r7, #24]

    /* Wait till RTC ALRAWF flag is set and if timeout is reached exit */
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U)
 8003af0:	e013      	b.n	8003b1a <HAL_RTC_SetAlarm+0x176>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8003af2:	f7fd fdf3 	bl	80016dc <HAL_GetTick>
 8003af6:	4602      	mov	r2, r0
 8003af8:	69bb      	ldr	r3, [r7, #24]
 8003afa:	1ad3      	subs	r3, r2, r3
 8003afc:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8003b00:	d90b      	bls.n	8003b1a <HAL_RTC_SetAlarm+0x176>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003b02:	68fb      	ldr	r3, [r7, #12]
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	22ff      	movs	r2, #255	@ 0xff
 8003b08:	625a      	str	r2, [r3, #36]	@ 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8003b0a:	68fb      	ldr	r3, [r7, #12]
 8003b0c:	2203      	movs	r2, #3
 8003b0e:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8003b10:	68fb      	ldr	r3, [r7, #12]
 8003b12:	2200      	movs	r2, #0
 8003b14:	771a      	strb	r2, [r3, #28]

        return HAL_TIMEOUT;
 8003b16:	2303      	movs	r3, #3
 8003b18:	e06a      	b.n	8003bf0 <HAL_RTC_SetAlarm+0x24c>
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U)
 8003b1a:	68fb      	ldr	r3, [r7, #12]
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	68db      	ldr	r3, [r3, #12]
 8003b20:	f003 0301 	and.w	r3, r3, #1
 8003b24:	2b00      	cmp	r3, #0
 8003b26:	d0e4      	beq.n	8003af2 <HAL_RTC_SetAlarm+0x14e>
      }
    }

    /* Configure Alarm A register */
    hrtc->Instance->ALRMAR = (uint32_t)tmpreg;
 8003b28:	68fb      	ldr	r3, [r7, #12]
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	69fa      	ldr	r2, [r7, #28]
 8003b2e:	61da      	str	r2, [r3, #28]
    /* Configure Alarm A Subseconds register */
    hrtc->Instance->ALRMASSR = subsecondtmpreg;
 8003b30:	68fb      	ldr	r3, [r7, #12]
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	697a      	ldr	r2, [r7, #20]
 8003b36:	645a      	str	r2, [r3, #68]	@ 0x44
    /* Enable Alarm A */
    __HAL_RTC_ALARMA_ENABLE(hrtc);
 8003b38:	68fb      	ldr	r3, [r7, #12]
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	689a      	ldr	r2, [r3, #8]
 8003b3e:	68fb      	ldr	r3, [r7, #12]
 8003b40:	681b      	ldr	r3, [r3, #0]
 8003b42:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003b46:	609a      	str	r2, [r3, #8]
 8003b48:	e047      	b.n	8003bda <HAL_RTC_SetAlarm+0x236>
  }
  else
  {
    /* Disable Alarm B */
    __HAL_RTC_ALARMB_DISABLE(hrtc);
 8003b4a:	68fb      	ldr	r3, [r7, #12]
 8003b4c:	681b      	ldr	r3, [r3, #0]
 8003b4e:	689a      	ldr	r2, [r3, #8]
 8003b50:	68fb      	ldr	r3, [r7, #12]
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8003b58:	609a      	str	r2, [r3, #8]

    /* In case interrupt mode is used, the interrupt source must be disabled */
    __HAL_RTC_ALARM_DISABLE_IT(hrtc, RTC_IT_ALRB);
 8003b5a:	68fb      	ldr	r3, [r7, #12]
 8003b5c:	681b      	ldr	r3, [r3, #0]
 8003b5e:	689a      	ldr	r2, [r3, #8]
 8003b60:	68fb      	ldr	r3, [r7, #12]
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003b68:	609a      	str	r2, [r3, #8]

    /* Clear Alarm B flag */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRBF);
 8003b6a:	68fb      	ldr	r3, [r7, #12]
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	68db      	ldr	r3, [r3, #12]
 8003b70:	b2da      	uxtb	r2, r3
 8003b72:	68fb      	ldr	r3, [r7, #12]
 8003b74:	681b      	ldr	r3, [r3, #0]
 8003b76:	f462 7220 	orn	r2, r2, #640	@ 0x280
 8003b7a:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8003b7c:	f7fd fdae 	bl	80016dc <HAL_GetTick>
 8003b80:	61b8      	str	r0, [r7, #24]

    /* Wait till RTC ALRBWF flag is set and if timeout is reached exit */
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U)
 8003b82:	e013      	b.n	8003bac <HAL_RTC_SetAlarm+0x208>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8003b84:	f7fd fdaa 	bl	80016dc <HAL_GetTick>
 8003b88:	4602      	mov	r2, r0
 8003b8a:	69bb      	ldr	r3, [r7, #24]
 8003b8c:	1ad3      	subs	r3, r2, r3
 8003b8e:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8003b92:	d90b      	bls.n	8003bac <HAL_RTC_SetAlarm+0x208>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003b94:	68fb      	ldr	r3, [r7, #12]
 8003b96:	681b      	ldr	r3, [r3, #0]
 8003b98:	22ff      	movs	r2, #255	@ 0xff
 8003b9a:	625a      	str	r2, [r3, #36]	@ 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8003b9c:	68fb      	ldr	r3, [r7, #12]
 8003b9e:	2203      	movs	r2, #3
 8003ba0:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8003ba2:	68fb      	ldr	r3, [r7, #12]
 8003ba4:	2200      	movs	r2, #0
 8003ba6:	771a      	strb	r2, [r3, #28]

        return HAL_TIMEOUT;
 8003ba8:	2303      	movs	r3, #3
 8003baa:	e021      	b.n	8003bf0 <HAL_RTC_SetAlarm+0x24c>
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U)
 8003bac:	68fb      	ldr	r3, [r7, #12]
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	68db      	ldr	r3, [r3, #12]
 8003bb2:	f003 0302 	and.w	r3, r3, #2
 8003bb6:	2b00      	cmp	r3, #0
 8003bb8:	d0e4      	beq.n	8003b84 <HAL_RTC_SetAlarm+0x1e0>
      }
    }

    /* Configure Alarm B register */
    hrtc->Instance->ALRMBR = (uint32_t)tmpreg;
 8003bba:	68fb      	ldr	r3, [r7, #12]
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	69fa      	ldr	r2, [r7, #28]
 8003bc0:	621a      	str	r2, [r3, #32]
    /* Configure Alarm B Subseconds register */
    hrtc->Instance->ALRMBSSR = subsecondtmpreg;
 8003bc2:	68fb      	ldr	r3, [r7, #12]
 8003bc4:	681b      	ldr	r3, [r3, #0]
 8003bc6:	697a      	ldr	r2, [r7, #20]
 8003bc8:	649a      	str	r2, [r3, #72]	@ 0x48
    /* Enable Alarm B */
    __HAL_RTC_ALARMB_ENABLE(hrtc);
 8003bca:	68fb      	ldr	r3, [r7, #12]
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	689a      	ldr	r2, [r3, #8]
 8003bd0:	68fb      	ldr	r3, [r7, #12]
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003bd8:	609a      	str	r2, [r3, #8]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003bda:	68fb      	ldr	r3, [r7, #12]
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	22ff      	movs	r2, #255	@ 0xff
 8003be0:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Change RTC state back to READY */
  hrtc->State = HAL_RTC_STATE_READY;
 8003be2:	68fb      	ldr	r3, [r7, #12]
 8003be4:	2201      	movs	r2, #1
 8003be6:	775a      	strb	r2, [r3, #29]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8003be8:	68fb      	ldr	r3, [r7, #12]
 8003bea:	2200      	movs	r2, #0
 8003bec:	771a      	strb	r2, [r3, #28]

  return HAL_OK;
 8003bee:	2300      	movs	r3, #0
}
 8003bf0:	4618      	mov	r0, r3
 8003bf2:	3724      	adds	r7, #36	@ 0x24
 8003bf4:	46bd      	mov	sp, r7
 8003bf6:	bd90      	pop	{r4, r7, pc}

08003bf8 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8003bf8:	b580      	push	{r7, lr}
 8003bfa:	b084      	sub	sp, #16
 8003bfc:	af00      	add	r7, sp, #0
 8003bfe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003c00:	2300      	movs	r3, #0
 8003c02:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ISR = ((uint32_t)(RTC_RSF_MASK & RTC_ISR_RESERVED_MASK));
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	4a0d      	ldr	r2, [pc, #52]	@ (8003c40 <HAL_RTC_WaitForSynchro+0x48>)
 8003c0a:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003c0c:	f7fd fd66 	bl	80016dc <HAL_GetTick>
 8003c10:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8003c12:	e009      	b.n	8003c28 <HAL_RTC_WaitForSynchro+0x30>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8003c14:	f7fd fd62 	bl	80016dc <HAL_GetTick>
 8003c18:	4602      	mov	r2, r0
 8003c1a:	68fb      	ldr	r3, [r7, #12]
 8003c1c:	1ad3      	subs	r3, r2, r3
 8003c1e:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8003c22:	d901      	bls.n	8003c28 <HAL_RTC_WaitForSynchro+0x30>
    {
      return HAL_TIMEOUT;
 8003c24:	2303      	movs	r3, #3
 8003c26:	e007      	b.n	8003c38 <HAL_RTC_WaitForSynchro+0x40>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	681b      	ldr	r3, [r3, #0]
 8003c2c:	68db      	ldr	r3, [r3, #12]
 8003c2e:	f003 0320 	and.w	r3, r3, #32
 8003c32:	2b00      	cmp	r3, #0
 8003c34:	d0ee      	beq.n	8003c14 <HAL_RTC_WaitForSynchro+0x1c>
    }
  }

  return HAL_OK;
 8003c36:	2300      	movs	r3, #0
}
 8003c38:	4618      	mov	r0, r3
 8003c3a:	3710      	adds	r7, #16
 8003c3c:	46bd      	mov	sp, r7
 8003c3e:	bd80      	pop	{r7, pc}
 8003c40:	0001ff5f 	.word	0x0001ff5f

08003c44 <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8003c44:	b580      	push	{r7, lr}
 8003c46:	b084      	sub	sp, #16
 8003c48:	af00      	add	r7, sp, #0
 8003c4a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003c4c:	2300      	movs	r3, #0
 8003c4e:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8003c50:	2300      	movs	r3, #0
 8003c52:	73fb      	strb	r3, [r7, #15]

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	681b      	ldr	r3, [r3, #0]
 8003c58:	68db      	ldr	r3, [r3, #12]
 8003c5a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003c5e:	2b00      	cmp	r3, #0
 8003c60:	d122      	bne.n	8003ca8 <RTC_EnterInitMode+0x64>
  {
    /* Set INIT bit to enter Initialization mode */
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	681b      	ldr	r3, [r3, #0]
 8003c66:	68da      	ldr	r2, [r3, #12]
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8003c70:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8003c72:	f7fd fd33 	bl	80016dc <HAL_GetTick>
 8003c76:	60b8      	str	r0, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8003c78:	e00c      	b.n	8003c94 <RTC_EnterInitMode+0x50>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8003c7a:	f7fd fd2f 	bl	80016dc <HAL_GetTick>
 8003c7e:	4602      	mov	r2, r0
 8003c80:	68bb      	ldr	r3, [r7, #8]
 8003c82:	1ad3      	subs	r3, r2, r3
 8003c84:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8003c88:	d904      	bls.n	8003c94 <RTC_EnterInitMode+0x50>
      {
        /* Set RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	2204      	movs	r2, #4
 8003c8e:	775a      	strb	r2, [r3, #29]
        status = HAL_ERROR;
 8003c90:	2301      	movs	r3, #1
 8003c92:	73fb      	strb	r3, [r7, #15]
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	681b      	ldr	r3, [r3, #0]
 8003c98:	68db      	ldr	r3, [r3, #12]
 8003c9a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003c9e:	2b00      	cmp	r3, #0
 8003ca0:	d102      	bne.n	8003ca8 <RTC_EnterInitMode+0x64>
 8003ca2:	7bfb      	ldrb	r3, [r7, #15]
 8003ca4:	2b01      	cmp	r3, #1
 8003ca6:	d1e8      	bne.n	8003c7a <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 8003ca8:	7bfb      	ldrb	r3, [r7, #15]
}
 8003caa:	4618      	mov	r0, r3
 8003cac:	3710      	adds	r7, #16
 8003cae:	46bd      	mov	sp, r7
 8003cb0:	bd80      	pop	{r7, pc}

08003cb2 <RTC_ExitInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8003cb2:	b580      	push	{r7, lr}
 8003cb4:	b084      	sub	sp, #16
 8003cb6:	af00      	add	r7, sp, #0
 8003cb8:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003cba:	2300      	movs	r3, #0
 8003cbc:	73fb      	strb	r3, [r7, #15]

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	68da      	ldr	r2, [r3, #12]
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003ccc:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	681b      	ldr	r3, [r3, #0]
 8003cd2:	689b      	ldr	r3, [r3, #8]
 8003cd4:	f003 0320 	and.w	r3, r3, #32
 8003cd8:	2b00      	cmp	r3, #0
 8003cda:	d10a      	bne.n	8003cf2 <RTC_ExitInitMode+0x40>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8003cdc:	6878      	ldr	r0, [r7, #4]
 8003cde:	f7ff ff8b 	bl	8003bf8 <HAL_RTC_WaitForSynchro>
 8003ce2:	4603      	mov	r3, r0
 8003ce4:	2b00      	cmp	r3, #0
 8003ce6:	d004      	beq.n	8003cf2 <RTC_ExitInitMode+0x40>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	2204      	movs	r2, #4
 8003cec:	775a      	strb	r2, [r3, #29]
      status = HAL_ERROR;
 8003cee:	2301      	movs	r3, #1
 8003cf0:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 8003cf2:	7bfb      	ldrb	r3, [r7, #15]
}
 8003cf4:	4618      	mov	r0, r3
 8003cf6:	3710      	adds	r7, #16
 8003cf8:	46bd      	mov	sp, r7
 8003cfa:	bd80      	pop	{r7, pc}

08003cfc <RTC_ByteToBcd2>:
  * @brief  Converts a 2-digit number from decimal to BCD format.
  * @param  number decimal-formatted number (from 0 to 99) to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t number)
{
 8003cfc:	b480      	push	{r7}
 8003cfe:	b085      	sub	sp, #20
 8003d00:	af00      	add	r7, sp, #0
 8003d02:	4603      	mov	r3, r0
 8003d04:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 8003d06:	2300      	movs	r3, #0
 8003d08:	60fb      	str	r3, [r7, #12]

  while (number >= 10U)
 8003d0a:	e005      	b.n	8003d18 <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 8003d0c:	68fb      	ldr	r3, [r7, #12]
 8003d0e:	3301      	adds	r3, #1
 8003d10:	60fb      	str	r3, [r7, #12]
    number -= 10U;
 8003d12:	79fb      	ldrb	r3, [r7, #7]
 8003d14:	3b0a      	subs	r3, #10
 8003d16:	71fb      	strb	r3, [r7, #7]
  while (number >= 10U)
 8003d18:	79fb      	ldrb	r3, [r7, #7]
 8003d1a:	2b09      	cmp	r3, #9
 8003d1c:	d8f6      	bhi.n	8003d0c <RTC_ByteToBcd2+0x10>
  }

  return ((uint8_t)(bcdhigh << 4U) | number);
 8003d1e:	68fb      	ldr	r3, [r7, #12]
 8003d20:	b2db      	uxtb	r3, r3
 8003d22:	011b      	lsls	r3, r3, #4
 8003d24:	b2da      	uxtb	r2, r3
 8003d26:	79fb      	ldrb	r3, [r7, #7]
 8003d28:	4313      	orrs	r3, r2
 8003d2a:	b2db      	uxtb	r3, r3
}
 8003d2c:	4618      	mov	r0, r3
 8003d2e:	3714      	adds	r7, #20
 8003d30:	46bd      	mov	sp, r7
 8003d32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d36:	4770      	bx	lr

08003d38 <RTC_Bcd2ToByte>:
  * @brief  Converts a 2-digit number from BCD to decimal format.
  * @param  number BCD-formatted number (from 00 to 99) to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t number)
{
 8003d38:	b480      	push	{r7}
 8003d3a:	b085      	sub	sp, #20
 8003d3c:	af00      	add	r7, sp, #0
 8003d3e:	4603      	mov	r3, r0
 8003d40:	71fb      	strb	r3, [r7, #7]
  uint32_t tens = 0U;
 8003d42:	2300      	movs	r3, #0
 8003d44:	60fb      	str	r3, [r7, #12]
  tens = (((uint32_t)number & 0xF0U) >> 4U) * 10U;
 8003d46:	79fb      	ldrb	r3, [r7, #7]
 8003d48:	091b      	lsrs	r3, r3, #4
 8003d4a:	b2db      	uxtb	r3, r3
 8003d4c:	461a      	mov	r2, r3
 8003d4e:	4613      	mov	r3, r2
 8003d50:	009b      	lsls	r3, r3, #2
 8003d52:	4413      	add	r3, r2
 8003d54:	005b      	lsls	r3, r3, #1
 8003d56:	60fb      	str	r3, [r7, #12]
  return (uint8_t)(tens + ((uint32_t)number & 0x0FU));
 8003d58:	68fb      	ldr	r3, [r7, #12]
 8003d5a:	b2da      	uxtb	r2, r3
 8003d5c:	79fb      	ldrb	r3, [r7, #7]
 8003d5e:	f003 030f 	and.w	r3, r3, #15
 8003d62:	b2db      	uxtb	r3, r3
 8003d64:	4413      	add	r3, r2
 8003d66:	b2db      	uxtb	r3, r3
}
 8003d68:	4618      	mov	r0, r3
 8003d6a:	3714      	adds	r7, #20
 8003d6c:	46bd      	mov	sp, r7
 8003d6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d72:	4770      	bx	lr

08003d74 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003d74:	b580      	push	{r7, lr}
 8003d76:	b082      	sub	sp, #8
 8003d78:	af00      	add	r7, sp, #0
 8003d7a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	2b00      	cmp	r3, #0
 8003d80:	d101      	bne.n	8003d86 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003d82:	2301      	movs	r3, #1
 8003d84:	e049      	b.n	8003e1a <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003d8c:	b2db      	uxtb	r3, r3
 8003d8e:	2b00      	cmp	r3, #0
 8003d90:	d106      	bne.n	8003da0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	2200      	movs	r2, #0
 8003d96:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003d9a:	6878      	ldr	r0, [r7, #4]
 8003d9c:	f7fd fa40 	bl	8001220 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	2202      	movs	r2, #2
 8003da4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	681a      	ldr	r2, [r3, #0]
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	3304      	adds	r3, #4
 8003db0:	4619      	mov	r1, r3
 8003db2:	4610      	mov	r0, r2
 8003db4:	f000 fdb8 	bl	8004928 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	2201      	movs	r2, #1
 8003dbc:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	2201      	movs	r2, #1
 8003dc4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	2201      	movs	r2, #1
 8003dcc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	2201      	movs	r2, #1
 8003dd4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	2201      	movs	r2, #1
 8003ddc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	2201      	movs	r2, #1
 8003de4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	2201      	movs	r2, #1
 8003dec:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	2201      	movs	r2, #1
 8003df4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	2201      	movs	r2, #1
 8003dfc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	2201      	movs	r2, #1
 8003e04:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	2201      	movs	r2, #1
 8003e0c:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	2201      	movs	r2, #1
 8003e14:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003e18:	2300      	movs	r3, #0
}
 8003e1a:	4618      	mov	r0, r3
 8003e1c:	3708      	adds	r7, #8
 8003e1e:	46bd      	mov	sp, r7
 8003e20:	bd80      	pop	{r7, pc}
	...

08003e24 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003e24:	b480      	push	{r7}
 8003e26:	b085      	sub	sp, #20
 8003e28:	af00      	add	r7, sp, #0
 8003e2a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003e32:	b2db      	uxtb	r3, r3
 8003e34:	2b01      	cmp	r3, #1
 8003e36:	d001      	beq.n	8003e3c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003e38:	2301      	movs	r3, #1
 8003e3a:	e04f      	b.n	8003edc <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	2202      	movs	r2, #2
 8003e40:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	681b      	ldr	r3, [r3, #0]
 8003e48:	68da      	ldr	r2, [r3, #12]
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	681b      	ldr	r3, [r3, #0]
 8003e4e:	f042 0201 	orr.w	r2, r2, #1
 8003e52:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	4a23      	ldr	r2, [pc, #140]	@ (8003ee8 <HAL_TIM_Base_Start_IT+0xc4>)
 8003e5a:	4293      	cmp	r3, r2
 8003e5c:	d01d      	beq.n	8003e9a <HAL_TIM_Base_Start_IT+0x76>
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	681b      	ldr	r3, [r3, #0]
 8003e62:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003e66:	d018      	beq.n	8003e9a <HAL_TIM_Base_Start_IT+0x76>
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	4a1f      	ldr	r2, [pc, #124]	@ (8003eec <HAL_TIM_Base_Start_IT+0xc8>)
 8003e6e:	4293      	cmp	r3, r2
 8003e70:	d013      	beq.n	8003e9a <HAL_TIM_Base_Start_IT+0x76>
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	681b      	ldr	r3, [r3, #0]
 8003e76:	4a1e      	ldr	r2, [pc, #120]	@ (8003ef0 <HAL_TIM_Base_Start_IT+0xcc>)
 8003e78:	4293      	cmp	r3, r2
 8003e7a:	d00e      	beq.n	8003e9a <HAL_TIM_Base_Start_IT+0x76>
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	681b      	ldr	r3, [r3, #0]
 8003e80:	4a1c      	ldr	r2, [pc, #112]	@ (8003ef4 <HAL_TIM_Base_Start_IT+0xd0>)
 8003e82:	4293      	cmp	r3, r2
 8003e84:	d009      	beq.n	8003e9a <HAL_TIM_Base_Start_IT+0x76>
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	681b      	ldr	r3, [r3, #0]
 8003e8a:	4a1b      	ldr	r2, [pc, #108]	@ (8003ef8 <HAL_TIM_Base_Start_IT+0xd4>)
 8003e8c:	4293      	cmp	r3, r2
 8003e8e:	d004      	beq.n	8003e9a <HAL_TIM_Base_Start_IT+0x76>
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	681b      	ldr	r3, [r3, #0]
 8003e94:	4a19      	ldr	r2, [pc, #100]	@ (8003efc <HAL_TIM_Base_Start_IT+0xd8>)
 8003e96:	4293      	cmp	r3, r2
 8003e98:	d115      	bne.n	8003ec6 <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	681b      	ldr	r3, [r3, #0]
 8003e9e:	689a      	ldr	r2, [r3, #8]
 8003ea0:	4b17      	ldr	r3, [pc, #92]	@ (8003f00 <HAL_TIM_Base_Start_IT+0xdc>)
 8003ea2:	4013      	ands	r3, r2
 8003ea4:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003ea6:	68fb      	ldr	r3, [r7, #12]
 8003ea8:	2b06      	cmp	r3, #6
 8003eaa:	d015      	beq.n	8003ed8 <HAL_TIM_Base_Start_IT+0xb4>
 8003eac:	68fb      	ldr	r3, [r7, #12]
 8003eae:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003eb2:	d011      	beq.n	8003ed8 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	681b      	ldr	r3, [r3, #0]
 8003eb8:	681a      	ldr	r2, [r3, #0]
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	f042 0201 	orr.w	r2, r2, #1
 8003ec2:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003ec4:	e008      	b.n	8003ed8 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	681a      	ldr	r2, [r3, #0]
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	681b      	ldr	r3, [r3, #0]
 8003ed0:	f042 0201 	orr.w	r2, r2, #1
 8003ed4:	601a      	str	r2, [r3, #0]
 8003ed6:	e000      	b.n	8003eda <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003ed8:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8003eda:	2300      	movs	r3, #0
}
 8003edc:	4618      	mov	r0, r3
 8003ede:	3714      	adds	r7, #20
 8003ee0:	46bd      	mov	sp, r7
 8003ee2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ee6:	4770      	bx	lr
 8003ee8:	40012c00 	.word	0x40012c00
 8003eec:	40000400 	.word	0x40000400
 8003ef0:	40000800 	.word	0x40000800
 8003ef4:	40013400 	.word	0x40013400
 8003ef8:	40014000 	.word	0x40014000
 8003efc:	40015000 	.word	0x40015000
 8003f00:	00010007 	.word	0x00010007

08003f04 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8003f04:	b580      	push	{r7, lr}
 8003f06:	b082      	sub	sp, #8
 8003f08:	af00      	add	r7, sp, #0
 8003f0a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	2b00      	cmp	r3, #0
 8003f10:	d101      	bne.n	8003f16 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8003f12:	2301      	movs	r3, #1
 8003f14:	e049      	b.n	8003faa <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003f1c:	b2db      	uxtb	r3, r3
 8003f1e:	2b00      	cmp	r3, #0
 8003f20:	d106      	bne.n	8003f30 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	2200      	movs	r2, #0
 8003f26:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8003f2a:	6878      	ldr	r0, [r7, #4]
 8003f2c:	f000 f841 	bl	8003fb2 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	2202      	movs	r2, #2
 8003f34:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	681a      	ldr	r2, [r3, #0]
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	3304      	adds	r3, #4
 8003f40:	4619      	mov	r1, r3
 8003f42:	4610      	mov	r0, r2
 8003f44:	f000 fcf0 	bl	8004928 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	2201      	movs	r2, #1
 8003f4c:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	2201      	movs	r2, #1
 8003f54:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	2201      	movs	r2, #1
 8003f5c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	2201      	movs	r2, #1
 8003f64:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	2201      	movs	r2, #1
 8003f6c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	2201      	movs	r2, #1
 8003f74:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	2201      	movs	r2, #1
 8003f7c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	2201      	movs	r2, #1
 8003f84:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	2201      	movs	r2, #1
 8003f8c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	2201      	movs	r2, #1
 8003f94:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	2201      	movs	r2, #1
 8003f9c:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	2201      	movs	r2, #1
 8003fa4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003fa8:	2300      	movs	r3, #0
}
 8003faa:	4618      	mov	r0, r3
 8003fac:	3708      	adds	r7, #8
 8003fae:	46bd      	mov	sp, r7
 8003fb0:	bd80      	pop	{r7, pc}

08003fb2 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8003fb2:	b480      	push	{r7}
 8003fb4:	b083      	sub	sp, #12
 8003fb6:	af00      	add	r7, sp, #0
 8003fb8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8003fba:	bf00      	nop
 8003fbc:	370c      	adds	r7, #12
 8003fbe:	46bd      	mov	sp, r7
 8003fc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fc4:	4770      	bx	lr
	...

08003fc8 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected (*)
  *         (*) Value not defined for all devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003fc8:	b580      	push	{r7, lr}
 8003fca:	b084      	sub	sp, #16
 8003fcc:	af00      	add	r7, sp, #0
 8003fce:	6078      	str	r0, [r7, #4]
 8003fd0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8003fd2:	683b      	ldr	r3, [r7, #0]
 8003fd4:	2b00      	cmp	r3, #0
 8003fd6:	d109      	bne.n	8003fec <HAL_TIM_PWM_Start+0x24>
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003fde:	b2db      	uxtb	r3, r3
 8003fe0:	2b01      	cmp	r3, #1
 8003fe2:	bf14      	ite	ne
 8003fe4:	2301      	movne	r3, #1
 8003fe6:	2300      	moveq	r3, #0
 8003fe8:	b2db      	uxtb	r3, r3
 8003fea:	e03c      	b.n	8004066 <HAL_TIM_PWM_Start+0x9e>
 8003fec:	683b      	ldr	r3, [r7, #0]
 8003fee:	2b04      	cmp	r3, #4
 8003ff0:	d109      	bne.n	8004006 <HAL_TIM_PWM_Start+0x3e>
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8003ff8:	b2db      	uxtb	r3, r3
 8003ffa:	2b01      	cmp	r3, #1
 8003ffc:	bf14      	ite	ne
 8003ffe:	2301      	movne	r3, #1
 8004000:	2300      	moveq	r3, #0
 8004002:	b2db      	uxtb	r3, r3
 8004004:	e02f      	b.n	8004066 <HAL_TIM_PWM_Start+0x9e>
 8004006:	683b      	ldr	r3, [r7, #0]
 8004008:	2b08      	cmp	r3, #8
 800400a:	d109      	bne.n	8004020 <HAL_TIM_PWM_Start+0x58>
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004012:	b2db      	uxtb	r3, r3
 8004014:	2b01      	cmp	r3, #1
 8004016:	bf14      	ite	ne
 8004018:	2301      	movne	r3, #1
 800401a:	2300      	moveq	r3, #0
 800401c:	b2db      	uxtb	r3, r3
 800401e:	e022      	b.n	8004066 <HAL_TIM_PWM_Start+0x9e>
 8004020:	683b      	ldr	r3, [r7, #0]
 8004022:	2b0c      	cmp	r3, #12
 8004024:	d109      	bne.n	800403a <HAL_TIM_PWM_Start+0x72>
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800402c:	b2db      	uxtb	r3, r3
 800402e:	2b01      	cmp	r3, #1
 8004030:	bf14      	ite	ne
 8004032:	2301      	movne	r3, #1
 8004034:	2300      	moveq	r3, #0
 8004036:	b2db      	uxtb	r3, r3
 8004038:	e015      	b.n	8004066 <HAL_TIM_PWM_Start+0x9e>
 800403a:	683b      	ldr	r3, [r7, #0]
 800403c:	2b10      	cmp	r3, #16
 800403e:	d109      	bne.n	8004054 <HAL_TIM_PWM_Start+0x8c>
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004046:	b2db      	uxtb	r3, r3
 8004048:	2b01      	cmp	r3, #1
 800404a:	bf14      	ite	ne
 800404c:	2301      	movne	r3, #1
 800404e:	2300      	moveq	r3, #0
 8004050:	b2db      	uxtb	r3, r3
 8004052:	e008      	b.n	8004066 <HAL_TIM_PWM_Start+0x9e>
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800405a:	b2db      	uxtb	r3, r3
 800405c:	2b01      	cmp	r3, #1
 800405e:	bf14      	ite	ne
 8004060:	2301      	movne	r3, #1
 8004062:	2300      	moveq	r3, #0
 8004064:	b2db      	uxtb	r3, r3
 8004066:	2b00      	cmp	r3, #0
 8004068:	d001      	beq.n	800406e <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 800406a:	2301      	movs	r3, #1
 800406c:	e0a1      	b.n	80041b2 <HAL_TIM_PWM_Start+0x1ea>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800406e:	683b      	ldr	r3, [r7, #0]
 8004070:	2b00      	cmp	r3, #0
 8004072:	d104      	bne.n	800407e <HAL_TIM_PWM_Start+0xb6>
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	2202      	movs	r2, #2
 8004078:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800407c:	e023      	b.n	80040c6 <HAL_TIM_PWM_Start+0xfe>
 800407e:	683b      	ldr	r3, [r7, #0]
 8004080:	2b04      	cmp	r3, #4
 8004082:	d104      	bne.n	800408e <HAL_TIM_PWM_Start+0xc6>
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	2202      	movs	r2, #2
 8004088:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800408c:	e01b      	b.n	80040c6 <HAL_TIM_PWM_Start+0xfe>
 800408e:	683b      	ldr	r3, [r7, #0]
 8004090:	2b08      	cmp	r3, #8
 8004092:	d104      	bne.n	800409e <HAL_TIM_PWM_Start+0xd6>
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	2202      	movs	r2, #2
 8004098:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800409c:	e013      	b.n	80040c6 <HAL_TIM_PWM_Start+0xfe>
 800409e:	683b      	ldr	r3, [r7, #0]
 80040a0:	2b0c      	cmp	r3, #12
 80040a2:	d104      	bne.n	80040ae <HAL_TIM_PWM_Start+0xe6>
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	2202      	movs	r2, #2
 80040a8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80040ac:	e00b      	b.n	80040c6 <HAL_TIM_PWM_Start+0xfe>
 80040ae:	683b      	ldr	r3, [r7, #0]
 80040b0:	2b10      	cmp	r3, #16
 80040b2:	d104      	bne.n	80040be <HAL_TIM_PWM_Start+0xf6>
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	2202      	movs	r2, #2
 80040b8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80040bc:	e003      	b.n	80040c6 <HAL_TIM_PWM_Start+0xfe>
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	2202      	movs	r2, #2
 80040c2:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	681b      	ldr	r3, [r3, #0]
 80040ca:	2201      	movs	r2, #1
 80040cc:	6839      	ldr	r1, [r7, #0]
 80040ce:	4618      	mov	r0, r3
 80040d0:	f001 f874 	bl	80051bc <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	4a38      	ldr	r2, [pc, #224]	@ (80041bc <HAL_TIM_PWM_Start+0x1f4>)
 80040da:	4293      	cmp	r3, r2
 80040dc:	d018      	beq.n	8004110 <HAL_TIM_PWM_Start+0x148>
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	681b      	ldr	r3, [r3, #0]
 80040e2:	4a37      	ldr	r2, [pc, #220]	@ (80041c0 <HAL_TIM_PWM_Start+0x1f8>)
 80040e4:	4293      	cmp	r3, r2
 80040e6:	d013      	beq.n	8004110 <HAL_TIM_PWM_Start+0x148>
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	681b      	ldr	r3, [r3, #0]
 80040ec:	4a35      	ldr	r2, [pc, #212]	@ (80041c4 <HAL_TIM_PWM_Start+0x1fc>)
 80040ee:	4293      	cmp	r3, r2
 80040f0:	d00e      	beq.n	8004110 <HAL_TIM_PWM_Start+0x148>
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	681b      	ldr	r3, [r3, #0]
 80040f6:	4a34      	ldr	r2, [pc, #208]	@ (80041c8 <HAL_TIM_PWM_Start+0x200>)
 80040f8:	4293      	cmp	r3, r2
 80040fa:	d009      	beq.n	8004110 <HAL_TIM_PWM_Start+0x148>
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	681b      	ldr	r3, [r3, #0]
 8004100:	4a32      	ldr	r2, [pc, #200]	@ (80041cc <HAL_TIM_PWM_Start+0x204>)
 8004102:	4293      	cmp	r3, r2
 8004104:	d004      	beq.n	8004110 <HAL_TIM_PWM_Start+0x148>
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	681b      	ldr	r3, [r3, #0]
 800410a:	4a31      	ldr	r2, [pc, #196]	@ (80041d0 <HAL_TIM_PWM_Start+0x208>)
 800410c:	4293      	cmp	r3, r2
 800410e:	d101      	bne.n	8004114 <HAL_TIM_PWM_Start+0x14c>
 8004110:	2301      	movs	r3, #1
 8004112:	e000      	b.n	8004116 <HAL_TIM_PWM_Start+0x14e>
 8004114:	2300      	movs	r3, #0
 8004116:	2b00      	cmp	r3, #0
 8004118:	d007      	beq.n	800412a <HAL_TIM_PWM_Start+0x162>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	681b      	ldr	r3, [r3, #0]
 800411e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004128:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	4a23      	ldr	r2, [pc, #140]	@ (80041bc <HAL_TIM_PWM_Start+0x1f4>)
 8004130:	4293      	cmp	r3, r2
 8004132:	d01d      	beq.n	8004170 <HAL_TIM_PWM_Start+0x1a8>
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	681b      	ldr	r3, [r3, #0]
 8004138:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800413c:	d018      	beq.n	8004170 <HAL_TIM_PWM_Start+0x1a8>
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	681b      	ldr	r3, [r3, #0]
 8004142:	4a24      	ldr	r2, [pc, #144]	@ (80041d4 <HAL_TIM_PWM_Start+0x20c>)
 8004144:	4293      	cmp	r3, r2
 8004146:	d013      	beq.n	8004170 <HAL_TIM_PWM_Start+0x1a8>
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	681b      	ldr	r3, [r3, #0]
 800414c:	4a22      	ldr	r2, [pc, #136]	@ (80041d8 <HAL_TIM_PWM_Start+0x210>)
 800414e:	4293      	cmp	r3, r2
 8004150:	d00e      	beq.n	8004170 <HAL_TIM_PWM_Start+0x1a8>
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	4a1a      	ldr	r2, [pc, #104]	@ (80041c0 <HAL_TIM_PWM_Start+0x1f8>)
 8004158:	4293      	cmp	r3, r2
 800415a:	d009      	beq.n	8004170 <HAL_TIM_PWM_Start+0x1a8>
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	681b      	ldr	r3, [r3, #0]
 8004160:	4a18      	ldr	r2, [pc, #96]	@ (80041c4 <HAL_TIM_PWM_Start+0x1fc>)
 8004162:	4293      	cmp	r3, r2
 8004164:	d004      	beq.n	8004170 <HAL_TIM_PWM_Start+0x1a8>
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	681b      	ldr	r3, [r3, #0]
 800416a:	4a19      	ldr	r2, [pc, #100]	@ (80041d0 <HAL_TIM_PWM_Start+0x208>)
 800416c:	4293      	cmp	r3, r2
 800416e:	d115      	bne.n	800419c <HAL_TIM_PWM_Start+0x1d4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	689a      	ldr	r2, [r3, #8]
 8004176:	4b19      	ldr	r3, [pc, #100]	@ (80041dc <HAL_TIM_PWM_Start+0x214>)
 8004178:	4013      	ands	r3, r2
 800417a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800417c:	68fb      	ldr	r3, [r7, #12]
 800417e:	2b06      	cmp	r3, #6
 8004180:	d015      	beq.n	80041ae <HAL_TIM_PWM_Start+0x1e6>
 8004182:	68fb      	ldr	r3, [r7, #12]
 8004184:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004188:	d011      	beq.n	80041ae <HAL_TIM_PWM_Start+0x1e6>
    {
      __HAL_TIM_ENABLE(htim);
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	681b      	ldr	r3, [r3, #0]
 800418e:	681a      	ldr	r2, [r3, #0]
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	681b      	ldr	r3, [r3, #0]
 8004194:	f042 0201 	orr.w	r2, r2, #1
 8004198:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800419a:	e008      	b.n	80041ae <HAL_TIM_PWM_Start+0x1e6>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	681a      	ldr	r2, [r3, #0]
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	681b      	ldr	r3, [r3, #0]
 80041a6:	f042 0201 	orr.w	r2, r2, #1
 80041aa:	601a      	str	r2, [r3, #0]
 80041ac:	e000      	b.n	80041b0 <HAL_TIM_PWM_Start+0x1e8>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80041ae:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80041b0:	2300      	movs	r3, #0
}
 80041b2:	4618      	mov	r0, r3
 80041b4:	3710      	adds	r7, #16
 80041b6:	46bd      	mov	sp, r7
 80041b8:	bd80      	pop	{r7, pc}
 80041ba:	bf00      	nop
 80041bc:	40012c00 	.word	0x40012c00
 80041c0:	40013400 	.word	0x40013400
 80041c4:	40014000 	.word	0x40014000
 80041c8:	40014400 	.word	0x40014400
 80041cc:	40014800 	.word	0x40014800
 80041d0:	40015000 	.word	0x40015000
 80041d4:	40000400 	.word	0x40000400
 80041d8:	40000800 	.word	0x40000800
 80041dc:	00010007 	.word	0x00010007

080041e0 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected (*)
  *         (*) Value not defined for all devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80041e0:	b580      	push	{r7, lr}
 80041e2:	b082      	sub	sp, #8
 80041e4:	af00      	add	r7, sp, #0
 80041e6:	6078      	str	r0, [r7, #4]
 80041e8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	681b      	ldr	r3, [r3, #0]
 80041ee:	2200      	movs	r2, #0
 80041f0:	6839      	ldr	r1, [r7, #0]
 80041f2:	4618      	mov	r0, r3
 80041f4:	f000 ffe2 	bl	80051bc <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	681b      	ldr	r3, [r3, #0]
 80041fc:	4a40      	ldr	r2, [pc, #256]	@ (8004300 <HAL_TIM_PWM_Stop+0x120>)
 80041fe:	4293      	cmp	r3, r2
 8004200:	d018      	beq.n	8004234 <HAL_TIM_PWM_Stop+0x54>
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	681b      	ldr	r3, [r3, #0]
 8004206:	4a3f      	ldr	r2, [pc, #252]	@ (8004304 <HAL_TIM_PWM_Stop+0x124>)
 8004208:	4293      	cmp	r3, r2
 800420a:	d013      	beq.n	8004234 <HAL_TIM_PWM_Stop+0x54>
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	4a3d      	ldr	r2, [pc, #244]	@ (8004308 <HAL_TIM_PWM_Stop+0x128>)
 8004212:	4293      	cmp	r3, r2
 8004214:	d00e      	beq.n	8004234 <HAL_TIM_PWM_Stop+0x54>
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	681b      	ldr	r3, [r3, #0]
 800421a:	4a3c      	ldr	r2, [pc, #240]	@ (800430c <HAL_TIM_PWM_Stop+0x12c>)
 800421c:	4293      	cmp	r3, r2
 800421e:	d009      	beq.n	8004234 <HAL_TIM_PWM_Stop+0x54>
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	681b      	ldr	r3, [r3, #0]
 8004224:	4a3a      	ldr	r2, [pc, #232]	@ (8004310 <HAL_TIM_PWM_Stop+0x130>)
 8004226:	4293      	cmp	r3, r2
 8004228:	d004      	beq.n	8004234 <HAL_TIM_PWM_Stop+0x54>
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	681b      	ldr	r3, [r3, #0]
 800422e:	4a39      	ldr	r2, [pc, #228]	@ (8004314 <HAL_TIM_PWM_Stop+0x134>)
 8004230:	4293      	cmp	r3, r2
 8004232:	d101      	bne.n	8004238 <HAL_TIM_PWM_Stop+0x58>
 8004234:	2301      	movs	r3, #1
 8004236:	e000      	b.n	800423a <HAL_TIM_PWM_Stop+0x5a>
 8004238:	2300      	movs	r3, #0
 800423a:	2b00      	cmp	r3, #0
 800423c:	d017      	beq.n	800426e <HAL_TIM_PWM_Stop+0x8e>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	681b      	ldr	r3, [r3, #0]
 8004242:	6a1a      	ldr	r2, [r3, #32]
 8004244:	f241 1311 	movw	r3, #4369	@ 0x1111
 8004248:	4013      	ands	r3, r2
 800424a:	2b00      	cmp	r3, #0
 800424c:	d10f      	bne.n	800426e <HAL_TIM_PWM_Stop+0x8e>
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	681b      	ldr	r3, [r3, #0]
 8004252:	6a1a      	ldr	r2, [r3, #32]
 8004254:	f240 4344 	movw	r3, #1092	@ 0x444
 8004258:	4013      	ands	r3, r2
 800425a:	2b00      	cmp	r3, #0
 800425c:	d107      	bne.n	800426e <HAL_TIM_PWM_Stop+0x8e>
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	681b      	ldr	r3, [r3, #0]
 8004262:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	681b      	ldr	r3, [r3, #0]
 8004268:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800426c:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	681b      	ldr	r3, [r3, #0]
 8004272:	6a1a      	ldr	r2, [r3, #32]
 8004274:	f241 1311 	movw	r3, #4369	@ 0x1111
 8004278:	4013      	ands	r3, r2
 800427a:	2b00      	cmp	r3, #0
 800427c:	d10f      	bne.n	800429e <HAL_TIM_PWM_Stop+0xbe>
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	6a1a      	ldr	r2, [r3, #32]
 8004284:	f240 4344 	movw	r3, #1092	@ 0x444
 8004288:	4013      	ands	r3, r2
 800428a:	2b00      	cmp	r3, #0
 800428c:	d107      	bne.n	800429e <HAL_TIM_PWM_Stop+0xbe>
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	681b      	ldr	r3, [r3, #0]
 8004292:	681a      	ldr	r2, [r3, #0]
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	681b      	ldr	r3, [r3, #0]
 8004298:	f022 0201 	bic.w	r2, r2, #1
 800429c:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800429e:	683b      	ldr	r3, [r7, #0]
 80042a0:	2b00      	cmp	r3, #0
 80042a2:	d104      	bne.n	80042ae <HAL_TIM_PWM_Stop+0xce>
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	2201      	movs	r2, #1
 80042a8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80042ac:	e023      	b.n	80042f6 <HAL_TIM_PWM_Stop+0x116>
 80042ae:	683b      	ldr	r3, [r7, #0]
 80042b0:	2b04      	cmp	r3, #4
 80042b2:	d104      	bne.n	80042be <HAL_TIM_PWM_Stop+0xde>
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	2201      	movs	r2, #1
 80042b8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80042bc:	e01b      	b.n	80042f6 <HAL_TIM_PWM_Stop+0x116>
 80042be:	683b      	ldr	r3, [r7, #0]
 80042c0:	2b08      	cmp	r3, #8
 80042c2:	d104      	bne.n	80042ce <HAL_TIM_PWM_Stop+0xee>
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	2201      	movs	r2, #1
 80042c8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80042cc:	e013      	b.n	80042f6 <HAL_TIM_PWM_Stop+0x116>
 80042ce:	683b      	ldr	r3, [r7, #0]
 80042d0:	2b0c      	cmp	r3, #12
 80042d2:	d104      	bne.n	80042de <HAL_TIM_PWM_Stop+0xfe>
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	2201      	movs	r2, #1
 80042d8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80042dc:	e00b      	b.n	80042f6 <HAL_TIM_PWM_Stop+0x116>
 80042de:	683b      	ldr	r3, [r7, #0]
 80042e0:	2b10      	cmp	r3, #16
 80042e2:	d104      	bne.n	80042ee <HAL_TIM_PWM_Stop+0x10e>
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	2201      	movs	r2, #1
 80042e8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80042ec:	e003      	b.n	80042f6 <HAL_TIM_PWM_Stop+0x116>
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	2201      	movs	r2, #1
 80042f2:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Return function status */
  return HAL_OK;
 80042f6:	2300      	movs	r3, #0
}
 80042f8:	4618      	mov	r0, r3
 80042fa:	3708      	adds	r7, #8
 80042fc:	46bd      	mov	sp, r7
 80042fe:	bd80      	pop	{r7, pc}
 8004300:	40012c00 	.word	0x40012c00
 8004304:	40013400 	.word	0x40013400
 8004308:	40014000 	.word	0x40014000
 800430c:	40014400 	.word	0x40014400
 8004310:	40014800 	.word	0x40014800
 8004314:	40015000 	.word	0x40015000

08004318 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004318:	b580      	push	{r7, lr}
 800431a:	b084      	sub	sp, #16
 800431c:	af00      	add	r7, sp, #0
 800431e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	681b      	ldr	r3, [r3, #0]
 8004324:	68db      	ldr	r3, [r3, #12]
 8004326:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	681b      	ldr	r3, [r3, #0]
 800432c:	691b      	ldr	r3, [r3, #16]
 800432e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8004330:	68bb      	ldr	r3, [r7, #8]
 8004332:	f003 0302 	and.w	r3, r3, #2
 8004336:	2b00      	cmp	r3, #0
 8004338:	d020      	beq.n	800437c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800433a:	68fb      	ldr	r3, [r7, #12]
 800433c:	f003 0302 	and.w	r3, r3, #2
 8004340:	2b00      	cmp	r3, #0
 8004342:	d01b      	beq.n	800437c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	681b      	ldr	r3, [r3, #0]
 8004348:	f06f 0202 	mvn.w	r2, #2
 800434c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	2201      	movs	r2, #1
 8004352:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	681b      	ldr	r3, [r3, #0]
 8004358:	699b      	ldr	r3, [r3, #24]
 800435a:	f003 0303 	and.w	r3, r3, #3
 800435e:	2b00      	cmp	r3, #0
 8004360:	d003      	beq.n	800436a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004362:	6878      	ldr	r0, [r7, #4]
 8004364:	f000 fac1 	bl	80048ea <HAL_TIM_IC_CaptureCallback>
 8004368:	e005      	b.n	8004376 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800436a:	6878      	ldr	r0, [r7, #4]
 800436c:	f000 fab3 	bl	80048d6 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004370:	6878      	ldr	r0, [r7, #4]
 8004372:	f000 fac4 	bl	80048fe <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	2200      	movs	r2, #0
 800437a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800437c:	68bb      	ldr	r3, [r7, #8]
 800437e:	f003 0304 	and.w	r3, r3, #4
 8004382:	2b00      	cmp	r3, #0
 8004384:	d020      	beq.n	80043c8 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8004386:	68fb      	ldr	r3, [r7, #12]
 8004388:	f003 0304 	and.w	r3, r3, #4
 800438c:	2b00      	cmp	r3, #0
 800438e:	d01b      	beq.n	80043c8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	681b      	ldr	r3, [r3, #0]
 8004394:	f06f 0204 	mvn.w	r2, #4
 8004398:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	2202      	movs	r2, #2
 800439e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	681b      	ldr	r3, [r3, #0]
 80043a4:	699b      	ldr	r3, [r3, #24]
 80043a6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80043aa:	2b00      	cmp	r3, #0
 80043ac:	d003      	beq.n	80043b6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80043ae:	6878      	ldr	r0, [r7, #4]
 80043b0:	f000 fa9b 	bl	80048ea <HAL_TIM_IC_CaptureCallback>
 80043b4:	e005      	b.n	80043c2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80043b6:	6878      	ldr	r0, [r7, #4]
 80043b8:	f000 fa8d 	bl	80048d6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80043bc:	6878      	ldr	r0, [r7, #4]
 80043be:	f000 fa9e 	bl	80048fe <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	2200      	movs	r2, #0
 80043c6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80043c8:	68bb      	ldr	r3, [r7, #8]
 80043ca:	f003 0308 	and.w	r3, r3, #8
 80043ce:	2b00      	cmp	r3, #0
 80043d0:	d020      	beq.n	8004414 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80043d2:	68fb      	ldr	r3, [r7, #12]
 80043d4:	f003 0308 	and.w	r3, r3, #8
 80043d8:	2b00      	cmp	r3, #0
 80043da:	d01b      	beq.n	8004414 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	681b      	ldr	r3, [r3, #0]
 80043e0:	f06f 0208 	mvn.w	r2, #8
 80043e4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	2204      	movs	r2, #4
 80043ea:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	681b      	ldr	r3, [r3, #0]
 80043f0:	69db      	ldr	r3, [r3, #28]
 80043f2:	f003 0303 	and.w	r3, r3, #3
 80043f6:	2b00      	cmp	r3, #0
 80043f8:	d003      	beq.n	8004402 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80043fa:	6878      	ldr	r0, [r7, #4]
 80043fc:	f000 fa75 	bl	80048ea <HAL_TIM_IC_CaptureCallback>
 8004400:	e005      	b.n	800440e <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004402:	6878      	ldr	r0, [r7, #4]
 8004404:	f000 fa67 	bl	80048d6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004408:	6878      	ldr	r0, [r7, #4]
 800440a:	f000 fa78 	bl	80048fe <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	2200      	movs	r2, #0
 8004412:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8004414:	68bb      	ldr	r3, [r7, #8]
 8004416:	f003 0310 	and.w	r3, r3, #16
 800441a:	2b00      	cmp	r3, #0
 800441c:	d020      	beq.n	8004460 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800441e:	68fb      	ldr	r3, [r7, #12]
 8004420:	f003 0310 	and.w	r3, r3, #16
 8004424:	2b00      	cmp	r3, #0
 8004426:	d01b      	beq.n	8004460 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	681b      	ldr	r3, [r3, #0]
 800442c:	f06f 0210 	mvn.w	r2, #16
 8004430:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	2208      	movs	r2, #8
 8004436:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	681b      	ldr	r3, [r3, #0]
 800443c:	69db      	ldr	r3, [r3, #28]
 800443e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004442:	2b00      	cmp	r3, #0
 8004444:	d003      	beq.n	800444e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004446:	6878      	ldr	r0, [r7, #4]
 8004448:	f000 fa4f 	bl	80048ea <HAL_TIM_IC_CaptureCallback>
 800444c:	e005      	b.n	800445a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800444e:	6878      	ldr	r0, [r7, #4]
 8004450:	f000 fa41 	bl	80048d6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004454:	6878      	ldr	r0, [r7, #4]
 8004456:	f000 fa52 	bl	80048fe <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	2200      	movs	r2, #0
 800445e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8004460:	68bb      	ldr	r3, [r7, #8]
 8004462:	f003 0301 	and.w	r3, r3, #1
 8004466:	2b00      	cmp	r3, #0
 8004468:	d00c      	beq.n	8004484 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800446a:	68fb      	ldr	r3, [r7, #12]
 800446c:	f003 0301 	and.w	r3, r3, #1
 8004470:	2b00      	cmp	r3, #0
 8004472:	d007      	beq.n	8004484 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	681b      	ldr	r3, [r3, #0]
 8004478:	f06f 0201 	mvn.w	r2, #1
 800447c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800447e:	6878      	ldr	r0, [r7, #4]
 8004480:	f7fc fa16 	bl	80008b0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8004484:	68bb      	ldr	r3, [r7, #8]
 8004486:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800448a:	2b00      	cmp	r3, #0
 800448c:	d00c      	beq.n	80044a8 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800448e:	68fb      	ldr	r3, [r7, #12]
 8004490:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004494:	2b00      	cmp	r3, #0
 8004496:	d007      	beq.n	80044a8 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	681b      	ldr	r3, [r3, #0]
 800449c:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 80044a0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80044a2:	6878      	ldr	r0, [r7, #4]
 80044a4:	f000 ffcc 	bl	8005440 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#if defined(TIM_BDTR_BK2E)
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 80044a8:	68bb      	ldr	r3, [r7, #8]
 80044aa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80044ae:	2b00      	cmp	r3, #0
 80044b0:	d00c      	beq.n	80044cc <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80044b2:	68fb      	ldr	r3, [r7, #12]
 80044b4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80044b8:	2b00      	cmp	r3, #0
 80044ba:	d007      	beq.n	80044cc <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	681b      	ldr	r3, [r3, #0]
 80044c0:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 80044c4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80044c6:	6878      	ldr	r0, [r7, #4]
 80044c8:	f000 ffc4 	bl	8005454 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#endif /* TIM_BDTR_BK2E */
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80044cc:	68bb      	ldr	r3, [r7, #8]
 80044ce:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80044d2:	2b00      	cmp	r3, #0
 80044d4:	d00c      	beq.n	80044f0 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80044d6:	68fb      	ldr	r3, [r7, #12]
 80044d8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80044dc:	2b00      	cmp	r3, #0
 80044de:	d007      	beq.n	80044f0 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80044e8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80044ea:	6878      	ldr	r0, [r7, #4]
 80044ec:	f000 fa11 	bl	8004912 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80044f0:	68bb      	ldr	r3, [r7, #8]
 80044f2:	f003 0320 	and.w	r3, r3, #32
 80044f6:	2b00      	cmp	r3, #0
 80044f8:	d00c      	beq.n	8004514 <HAL_TIM_IRQHandler+0x1fc>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80044fa:	68fb      	ldr	r3, [r7, #12]
 80044fc:	f003 0320 	and.w	r3, r3, #32
 8004500:	2b00      	cmp	r3, #0
 8004502:	d007      	beq.n	8004514 <HAL_TIM_IRQHandler+0x1fc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	f06f 0220 	mvn.w	r2, #32
 800450c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800450e:	6878      	ldr	r0, [r7, #4]
 8004510:	f000 ff8c 	bl	800542c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004514:	bf00      	nop
 8004516:	3710      	adds	r7, #16
 8004518:	46bd      	mov	sp, r7
 800451a:	bd80      	pop	{r7, pc}

0800451c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800451c:	b580      	push	{r7, lr}
 800451e:	b086      	sub	sp, #24
 8004520:	af00      	add	r7, sp, #0
 8004522:	60f8      	str	r0, [r7, #12]
 8004524:	60b9      	str	r1, [r7, #8]
 8004526:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004528:	2300      	movs	r3, #0
 800452a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800452c:	68fb      	ldr	r3, [r7, #12]
 800452e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004532:	2b01      	cmp	r3, #1
 8004534:	d101      	bne.n	800453a <HAL_TIM_PWM_ConfigChannel+0x1e>
 8004536:	2302      	movs	r3, #2
 8004538:	e0ff      	b.n	800473a <HAL_TIM_PWM_ConfigChannel+0x21e>
 800453a:	68fb      	ldr	r3, [r7, #12]
 800453c:	2201      	movs	r2, #1
 800453e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	2b14      	cmp	r3, #20
 8004546:	f200 80f0 	bhi.w	800472a <HAL_TIM_PWM_ConfigChannel+0x20e>
 800454a:	a201      	add	r2, pc, #4	@ (adr r2, 8004550 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800454c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004550:	080045a5 	.word	0x080045a5
 8004554:	0800472b 	.word	0x0800472b
 8004558:	0800472b 	.word	0x0800472b
 800455c:	0800472b 	.word	0x0800472b
 8004560:	080045e5 	.word	0x080045e5
 8004564:	0800472b 	.word	0x0800472b
 8004568:	0800472b 	.word	0x0800472b
 800456c:	0800472b 	.word	0x0800472b
 8004570:	08004627 	.word	0x08004627
 8004574:	0800472b 	.word	0x0800472b
 8004578:	0800472b 	.word	0x0800472b
 800457c:	0800472b 	.word	0x0800472b
 8004580:	08004667 	.word	0x08004667
 8004584:	0800472b 	.word	0x0800472b
 8004588:	0800472b 	.word	0x0800472b
 800458c:	0800472b 	.word	0x0800472b
 8004590:	080046a9 	.word	0x080046a9
 8004594:	0800472b 	.word	0x0800472b
 8004598:	0800472b 	.word	0x0800472b
 800459c:	0800472b 	.word	0x0800472b
 80045a0:	080046e9 	.word	0x080046e9
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80045a4:	68fb      	ldr	r3, [r7, #12]
 80045a6:	681b      	ldr	r3, [r3, #0]
 80045a8:	68b9      	ldr	r1, [r7, #8]
 80045aa:	4618      	mov	r0, r3
 80045ac:	f000 fa66 	bl	8004a7c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80045b0:	68fb      	ldr	r3, [r7, #12]
 80045b2:	681b      	ldr	r3, [r3, #0]
 80045b4:	699a      	ldr	r2, [r3, #24]
 80045b6:	68fb      	ldr	r3, [r7, #12]
 80045b8:	681b      	ldr	r3, [r3, #0]
 80045ba:	f042 0208 	orr.w	r2, r2, #8
 80045be:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80045c0:	68fb      	ldr	r3, [r7, #12]
 80045c2:	681b      	ldr	r3, [r3, #0]
 80045c4:	699a      	ldr	r2, [r3, #24]
 80045c6:	68fb      	ldr	r3, [r7, #12]
 80045c8:	681b      	ldr	r3, [r3, #0]
 80045ca:	f022 0204 	bic.w	r2, r2, #4
 80045ce:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80045d0:	68fb      	ldr	r3, [r7, #12]
 80045d2:	681b      	ldr	r3, [r3, #0]
 80045d4:	6999      	ldr	r1, [r3, #24]
 80045d6:	68bb      	ldr	r3, [r7, #8]
 80045d8:	691a      	ldr	r2, [r3, #16]
 80045da:	68fb      	ldr	r3, [r7, #12]
 80045dc:	681b      	ldr	r3, [r3, #0]
 80045de:	430a      	orrs	r2, r1
 80045e0:	619a      	str	r2, [r3, #24]
      break;
 80045e2:	e0a5      	b.n	8004730 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80045e4:	68fb      	ldr	r3, [r7, #12]
 80045e6:	681b      	ldr	r3, [r3, #0]
 80045e8:	68b9      	ldr	r1, [r7, #8]
 80045ea:	4618      	mov	r0, r3
 80045ec:	f000 fae0 	bl	8004bb0 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80045f0:	68fb      	ldr	r3, [r7, #12]
 80045f2:	681b      	ldr	r3, [r3, #0]
 80045f4:	699a      	ldr	r2, [r3, #24]
 80045f6:	68fb      	ldr	r3, [r7, #12]
 80045f8:	681b      	ldr	r3, [r3, #0]
 80045fa:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80045fe:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004600:	68fb      	ldr	r3, [r7, #12]
 8004602:	681b      	ldr	r3, [r3, #0]
 8004604:	699a      	ldr	r2, [r3, #24]
 8004606:	68fb      	ldr	r3, [r7, #12]
 8004608:	681b      	ldr	r3, [r3, #0]
 800460a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800460e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004610:	68fb      	ldr	r3, [r7, #12]
 8004612:	681b      	ldr	r3, [r3, #0]
 8004614:	6999      	ldr	r1, [r3, #24]
 8004616:	68bb      	ldr	r3, [r7, #8]
 8004618:	691b      	ldr	r3, [r3, #16]
 800461a:	021a      	lsls	r2, r3, #8
 800461c:	68fb      	ldr	r3, [r7, #12]
 800461e:	681b      	ldr	r3, [r3, #0]
 8004620:	430a      	orrs	r2, r1
 8004622:	619a      	str	r2, [r3, #24]
      break;
 8004624:	e084      	b.n	8004730 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004626:	68fb      	ldr	r3, [r7, #12]
 8004628:	681b      	ldr	r3, [r3, #0]
 800462a:	68b9      	ldr	r1, [r7, #8]
 800462c:	4618      	mov	r0, r3
 800462e:	f000 fb53 	bl	8004cd8 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004632:	68fb      	ldr	r3, [r7, #12]
 8004634:	681b      	ldr	r3, [r3, #0]
 8004636:	69da      	ldr	r2, [r3, #28]
 8004638:	68fb      	ldr	r3, [r7, #12]
 800463a:	681b      	ldr	r3, [r3, #0]
 800463c:	f042 0208 	orr.w	r2, r2, #8
 8004640:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004642:	68fb      	ldr	r3, [r7, #12]
 8004644:	681b      	ldr	r3, [r3, #0]
 8004646:	69da      	ldr	r2, [r3, #28]
 8004648:	68fb      	ldr	r3, [r7, #12]
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	f022 0204 	bic.w	r2, r2, #4
 8004650:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004652:	68fb      	ldr	r3, [r7, #12]
 8004654:	681b      	ldr	r3, [r3, #0]
 8004656:	69d9      	ldr	r1, [r3, #28]
 8004658:	68bb      	ldr	r3, [r7, #8]
 800465a:	691a      	ldr	r2, [r3, #16]
 800465c:	68fb      	ldr	r3, [r7, #12]
 800465e:	681b      	ldr	r3, [r3, #0]
 8004660:	430a      	orrs	r2, r1
 8004662:	61da      	str	r2, [r3, #28]
      break;
 8004664:	e064      	b.n	8004730 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004666:	68fb      	ldr	r3, [r7, #12]
 8004668:	681b      	ldr	r3, [r3, #0]
 800466a:	68b9      	ldr	r1, [r7, #8]
 800466c:	4618      	mov	r0, r3
 800466e:	f000 fbc5 	bl	8004dfc <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004672:	68fb      	ldr	r3, [r7, #12]
 8004674:	681b      	ldr	r3, [r3, #0]
 8004676:	69da      	ldr	r2, [r3, #28]
 8004678:	68fb      	ldr	r3, [r7, #12]
 800467a:	681b      	ldr	r3, [r3, #0]
 800467c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004680:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004682:	68fb      	ldr	r3, [r7, #12]
 8004684:	681b      	ldr	r3, [r3, #0]
 8004686:	69da      	ldr	r2, [r3, #28]
 8004688:	68fb      	ldr	r3, [r7, #12]
 800468a:	681b      	ldr	r3, [r3, #0]
 800468c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004690:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004692:	68fb      	ldr	r3, [r7, #12]
 8004694:	681b      	ldr	r3, [r3, #0]
 8004696:	69d9      	ldr	r1, [r3, #28]
 8004698:	68bb      	ldr	r3, [r7, #8]
 800469a:	691b      	ldr	r3, [r3, #16]
 800469c:	021a      	lsls	r2, r3, #8
 800469e:	68fb      	ldr	r3, [r7, #12]
 80046a0:	681b      	ldr	r3, [r3, #0]
 80046a2:	430a      	orrs	r2, r1
 80046a4:	61da      	str	r2, [r3, #28]
      break;
 80046a6:	e043      	b.n	8004730 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80046a8:	68fb      	ldr	r3, [r7, #12]
 80046aa:	681b      	ldr	r3, [r3, #0]
 80046ac:	68b9      	ldr	r1, [r7, #8]
 80046ae:	4618      	mov	r0, r3
 80046b0:	f000 fc14 	bl	8004edc <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 80046b4:	68fb      	ldr	r3, [r7, #12]
 80046b6:	681b      	ldr	r3, [r3, #0]
 80046b8:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80046ba:	68fb      	ldr	r3, [r7, #12]
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	f042 0208 	orr.w	r2, r2, #8
 80046c2:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 80046c4:	68fb      	ldr	r3, [r7, #12]
 80046c6:	681b      	ldr	r3, [r3, #0]
 80046c8:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80046ca:	68fb      	ldr	r3, [r7, #12]
 80046cc:	681b      	ldr	r3, [r3, #0]
 80046ce:	f022 0204 	bic.w	r2, r2, #4
 80046d2:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 80046d4:	68fb      	ldr	r3, [r7, #12]
 80046d6:	681b      	ldr	r3, [r3, #0]
 80046d8:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 80046da:	68bb      	ldr	r3, [r7, #8]
 80046dc:	691a      	ldr	r2, [r3, #16]
 80046de:	68fb      	ldr	r3, [r7, #12]
 80046e0:	681b      	ldr	r3, [r3, #0]
 80046e2:	430a      	orrs	r2, r1
 80046e4:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 80046e6:	e023      	b.n	8004730 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80046e8:	68fb      	ldr	r3, [r7, #12]
 80046ea:	681b      	ldr	r3, [r3, #0]
 80046ec:	68b9      	ldr	r1, [r7, #8]
 80046ee:	4618      	mov	r0, r3
 80046f0:	f000 fc5e 	bl	8004fb0 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80046f4:	68fb      	ldr	r3, [r7, #12]
 80046f6:	681b      	ldr	r3, [r3, #0]
 80046f8:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80046fa:	68fb      	ldr	r3, [r7, #12]
 80046fc:	681b      	ldr	r3, [r3, #0]
 80046fe:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004702:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8004704:	68fb      	ldr	r3, [r7, #12]
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800470a:	68fb      	ldr	r3, [r7, #12]
 800470c:	681b      	ldr	r3, [r3, #0]
 800470e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004712:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8004714:	68fb      	ldr	r3, [r7, #12]
 8004716:	681b      	ldr	r3, [r3, #0]
 8004718:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800471a:	68bb      	ldr	r3, [r7, #8]
 800471c:	691b      	ldr	r3, [r3, #16]
 800471e:	021a      	lsls	r2, r3, #8
 8004720:	68fb      	ldr	r3, [r7, #12]
 8004722:	681b      	ldr	r3, [r3, #0]
 8004724:	430a      	orrs	r2, r1
 8004726:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8004728:	e002      	b.n	8004730 <HAL_TIM_PWM_ConfigChannel+0x214>
    }
#endif /* TIM_CCER_CC6E */

    default:
      status = HAL_ERROR;
 800472a:	2301      	movs	r3, #1
 800472c:	75fb      	strb	r3, [r7, #23]
      break;
 800472e:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8004730:	68fb      	ldr	r3, [r7, #12]
 8004732:	2200      	movs	r2, #0
 8004734:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004738:	7dfb      	ldrb	r3, [r7, #23]
}
 800473a:	4618      	mov	r0, r3
 800473c:	3718      	adds	r7, #24
 800473e:	46bd      	mov	sp, r7
 8004740:	bd80      	pop	{r7, pc}
 8004742:	bf00      	nop

08004744 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004744:	b580      	push	{r7, lr}
 8004746:	b084      	sub	sp, #16
 8004748:	af00      	add	r7, sp, #0
 800474a:	6078      	str	r0, [r7, #4]
 800474c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800474e:	2300      	movs	r3, #0
 8004750:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004758:	2b01      	cmp	r3, #1
 800475a:	d101      	bne.n	8004760 <HAL_TIM_ConfigClockSource+0x1c>
 800475c:	2302      	movs	r3, #2
 800475e:	e0b6      	b.n	80048ce <HAL_TIM_ConfigClockSource+0x18a>
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	2201      	movs	r2, #1
 8004764:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	2202      	movs	r2, #2
 800476c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	681b      	ldr	r3, [r3, #0]
 8004774:	689b      	ldr	r3, [r3, #8]
 8004776:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004778:	68bb      	ldr	r3, [r7, #8]
 800477a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800477e:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8004782:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004784:	68bb      	ldr	r3, [r7, #8]
 8004786:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800478a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	681b      	ldr	r3, [r3, #0]
 8004790:	68ba      	ldr	r2, [r7, #8]
 8004792:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004794:	683b      	ldr	r3, [r7, #0]
 8004796:	681b      	ldr	r3, [r3, #0]
 8004798:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800479c:	d03e      	beq.n	800481c <HAL_TIM_ConfigClockSource+0xd8>
 800479e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80047a2:	f200 8087 	bhi.w	80048b4 <HAL_TIM_ConfigClockSource+0x170>
 80047a6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80047aa:	f000 8086 	beq.w	80048ba <HAL_TIM_ConfigClockSource+0x176>
 80047ae:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80047b2:	d87f      	bhi.n	80048b4 <HAL_TIM_ConfigClockSource+0x170>
 80047b4:	2b70      	cmp	r3, #112	@ 0x70
 80047b6:	d01a      	beq.n	80047ee <HAL_TIM_ConfigClockSource+0xaa>
 80047b8:	2b70      	cmp	r3, #112	@ 0x70
 80047ba:	d87b      	bhi.n	80048b4 <HAL_TIM_ConfigClockSource+0x170>
 80047bc:	2b60      	cmp	r3, #96	@ 0x60
 80047be:	d050      	beq.n	8004862 <HAL_TIM_ConfigClockSource+0x11e>
 80047c0:	2b60      	cmp	r3, #96	@ 0x60
 80047c2:	d877      	bhi.n	80048b4 <HAL_TIM_ConfigClockSource+0x170>
 80047c4:	2b50      	cmp	r3, #80	@ 0x50
 80047c6:	d03c      	beq.n	8004842 <HAL_TIM_ConfigClockSource+0xfe>
 80047c8:	2b50      	cmp	r3, #80	@ 0x50
 80047ca:	d873      	bhi.n	80048b4 <HAL_TIM_ConfigClockSource+0x170>
 80047cc:	2b40      	cmp	r3, #64	@ 0x40
 80047ce:	d058      	beq.n	8004882 <HAL_TIM_ConfigClockSource+0x13e>
 80047d0:	2b40      	cmp	r3, #64	@ 0x40
 80047d2:	d86f      	bhi.n	80048b4 <HAL_TIM_ConfigClockSource+0x170>
 80047d4:	2b30      	cmp	r3, #48	@ 0x30
 80047d6:	d064      	beq.n	80048a2 <HAL_TIM_ConfigClockSource+0x15e>
 80047d8:	2b30      	cmp	r3, #48	@ 0x30
 80047da:	d86b      	bhi.n	80048b4 <HAL_TIM_ConfigClockSource+0x170>
 80047dc:	2b20      	cmp	r3, #32
 80047de:	d060      	beq.n	80048a2 <HAL_TIM_ConfigClockSource+0x15e>
 80047e0:	2b20      	cmp	r3, #32
 80047e2:	d867      	bhi.n	80048b4 <HAL_TIM_ConfigClockSource+0x170>
 80047e4:	2b00      	cmp	r3, #0
 80047e6:	d05c      	beq.n	80048a2 <HAL_TIM_ConfigClockSource+0x15e>
 80047e8:	2b10      	cmp	r3, #16
 80047ea:	d05a      	beq.n	80048a2 <HAL_TIM_ConfigClockSource+0x15e>
 80047ec:	e062      	b.n	80048b4 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80047f2:	683b      	ldr	r3, [r7, #0]
 80047f4:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80047f6:	683b      	ldr	r3, [r7, #0]
 80047f8:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80047fa:	683b      	ldr	r3, [r7, #0]
 80047fc:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80047fe:	f000 fcbd 	bl	800517c <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	681b      	ldr	r3, [r3, #0]
 8004806:	689b      	ldr	r3, [r3, #8]
 8004808:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800480a:	68bb      	ldr	r3, [r7, #8]
 800480c:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8004810:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	681b      	ldr	r3, [r3, #0]
 8004816:	68ba      	ldr	r2, [r7, #8]
 8004818:	609a      	str	r2, [r3, #8]
      break;
 800481a:	e04f      	b.n	80048bc <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004820:	683b      	ldr	r3, [r7, #0]
 8004822:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004824:	683b      	ldr	r3, [r7, #0]
 8004826:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004828:	683b      	ldr	r3, [r7, #0]
 800482a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800482c:	f000 fca6 	bl	800517c <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	689a      	ldr	r2, [r3, #8]
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	681b      	ldr	r3, [r3, #0]
 800483a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800483e:	609a      	str	r2, [r3, #8]
      break;
 8004840:	e03c      	b.n	80048bc <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004846:	683b      	ldr	r3, [r7, #0]
 8004848:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800484a:	683b      	ldr	r3, [r7, #0]
 800484c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800484e:	461a      	mov	r2, r3
 8004850:	f000 fc1a 	bl	8005088 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	681b      	ldr	r3, [r3, #0]
 8004858:	2150      	movs	r1, #80	@ 0x50
 800485a:	4618      	mov	r0, r3
 800485c:	f000 fc73 	bl	8005146 <TIM_ITRx_SetConfig>
      break;
 8004860:	e02c      	b.n	80048bc <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004866:	683b      	ldr	r3, [r7, #0]
 8004868:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800486a:	683b      	ldr	r3, [r7, #0]
 800486c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800486e:	461a      	mov	r2, r3
 8004870:	f000 fc39 	bl	80050e6 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	681b      	ldr	r3, [r3, #0]
 8004878:	2160      	movs	r1, #96	@ 0x60
 800487a:	4618      	mov	r0, r3
 800487c:	f000 fc63 	bl	8005146 <TIM_ITRx_SetConfig>
      break;
 8004880:	e01c      	b.n	80048bc <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004886:	683b      	ldr	r3, [r7, #0]
 8004888:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800488a:	683b      	ldr	r3, [r7, #0]
 800488c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800488e:	461a      	mov	r2, r3
 8004890:	f000 fbfa 	bl	8005088 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	681b      	ldr	r3, [r3, #0]
 8004898:	2140      	movs	r1, #64	@ 0x40
 800489a:	4618      	mov	r0, r3
 800489c:	f000 fc53 	bl	8005146 <TIM_ITRx_SetConfig>
      break;
 80048a0:	e00c      	b.n	80048bc <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	681a      	ldr	r2, [r3, #0]
 80048a6:	683b      	ldr	r3, [r7, #0]
 80048a8:	681b      	ldr	r3, [r3, #0]
 80048aa:	4619      	mov	r1, r3
 80048ac:	4610      	mov	r0, r2
 80048ae:	f000 fc4a 	bl	8005146 <TIM_ITRx_SetConfig>
      break;
 80048b2:	e003      	b.n	80048bc <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 80048b4:	2301      	movs	r3, #1
 80048b6:	73fb      	strb	r3, [r7, #15]
      break;
 80048b8:	e000      	b.n	80048bc <HAL_TIM_ConfigClockSource+0x178>
      break;
 80048ba:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	2201      	movs	r2, #1
 80048c0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	2200      	movs	r2, #0
 80048c8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80048cc:	7bfb      	ldrb	r3, [r7, #15]
}
 80048ce:	4618      	mov	r0, r3
 80048d0:	3710      	adds	r7, #16
 80048d2:	46bd      	mov	sp, r7
 80048d4:	bd80      	pop	{r7, pc}

080048d6 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80048d6:	b480      	push	{r7}
 80048d8:	b083      	sub	sp, #12
 80048da:	af00      	add	r7, sp, #0
 80048dc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80048de:	bf00      	nop
 80048e0:	370c      	adds	r7, #12
 80048e2:	46bd      	mov	sp, r7
 80048e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048e8:	4770      	bx	lr

080048ea <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80048ea:	b480      	push	{r7}
 80048ec:	b083      	sub	sp, #12
 80048ee:	af00      	add	r7, sp, #0
 80048f0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80048f2:	bf00      	nop
 80048f4:	370c      	adds	r7, #12
 80048f6:	46bd      	mov	sp, r7
 80048f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048fc:	4770      	bx	lr

080048fe <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80048fe:	b480      	push	{r7}
 8004900:	b083      	sub	sp, #12
 8004902:	af00      	add	r7, sp, #0
 8004904:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004906:	bf00      	nop
 8004908:	370c      	adds	r7, #12
 800490a:	46bd      	mov	sp, r7
 800490c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004910:	4770      	bx	lr

08004912 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004912:	b480      	push	{r7}
 8004914:	b083      	sub	sp, #12
 8004916:	af00      	add	r7, sp, #0
 8004918:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800491a:	bf00      	nop
 800491c:	370c      	adds	r7, #12
 800491e:	46bd      	mov	sp, r7
 8004920:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004924:	4770      	bx	lr
	...

08004928 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004928:	b480      	push	{r7}
 800492a:	b085      	sub	sp, #20
 800492c:	af00      	add	r7, sp, #0
 800492e:	6078      	str	r0, [r7, #4]
 8004930:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	681b      	ldr	r3, [r3, #0]
 8004936:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	4a48      	ldr	r2, [pc, #288]	@ (8004a5c <TIM_Base_SetConfig+0x134>)
 800493c:	4293      	cmp	r3, r2
 800493e:	d013      	beq.n	8004968 <TIM_Base_SetConfig+0x40>
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004946:	d00f      	beq.n	8004968 <TIM_Base_SetConfig+0x40>
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	4a45      	ldr	r2, [pc, #276]	@ (8004a60 <TIM_Base_SetConfig+0x138>)
 800494c:	4293      	cmp	r3, r2
 800494e:	d00b      	beq.n	8004968 <TIM_Base_SetConfig+0x40>
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	4a44      	ldr	r2, [pc, #272]	@ (8004a64 <TIM_Base_SetConfig+0x13c>)
 8004954:	4293      	cmp	r3, r2
 8004956:	d007      	beq.n	8004968 <TIM_Base_SetConfig+0x40>
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	4a43      	ldr	r2, [pc, #268]	@ (8004a68 <TIM_Base_SetConfig+0x140>)
 800495c:	4293      	cmp	r3, r2
 800495e:	d003      	beq.n	8004968 <TIM_Base_SetConfig+0x40>
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	4a42      	ldr	r2, [pc, #264]	@ (8004a6c <TIM_Base_SetConfig+0x144>)
 8004964:	4293      	cmp	r3, r2
 8004966:	d108      	bne.n	800497a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004968:	68fb      	ldr	r3, [r7, #12]
 800496a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800496e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004970:	683b      	ldr	r3, [r7, #0]
 8004972:	685b      	ldr	r3, [r3, #4]
 8004974:	68fa      	ldr	r2, [r7, #12]
 8004976:	4313      	orrs	r3, r2
 8004978:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	4a37      	ldr	r2, [pc, #220]	@ (8004a5c <TIM_Base_SetConfig+0x134>)
 800497e:	4293      	cmp	r3, r2
 8004980:	d01f      	beq.n	80049c2 <TIM_Base_SetConfig+0x9a>
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004988:	d01b      	beq.n	80049c2 <TIM_Base_SetConfig+0x9a>
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	4a34      	ldr	r2, [pc, #208]	@ (8004a60 <TIM_Base_SetConfig+0x138>)
 800498e:	4293      	cmp	r3, r2
 8004990:	d017      	beq.n	80049c2 <TIM_Base_SetConfig+0x9a>
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	4a33      	ldr	r2, [pc, #204]	@ (8004a64 <TIM_Base_SetConfig+0x13c>)
 8004996:	4293      	cmp	r3, r2
 8004998:	d013      	beq.n	80049c2 <TIM_Base_SetConfig+0x9a>
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	4a32      	ldr	r2, [pc, #200]	@ (8004a68 <TIM_Base_SetConfig+0x140>)
 800499e:	4293      	cmp	r3, r2
 80049a0:	d00f      	beq.n	80049c2 <TIM_Base_SetConfig+0x9a>
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	4a32      	ldr	r2, [pc, #200]	@ (8004a70 <TIM_Base_SetConfig+0x148>)
 80049a6:	4293      	cmp	r3, r2
 80049a8:	d00b      	beq.n	80049c2 <TIM_Base_SetConfig+0x9a>
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	4a31      	ldr	r2, [pc, #196]	@ (8004a74 <TIM_Base_SetConfig+0x14c>)
 80049ae:	4293      	cmp	r3, r2
 80049b0:	d007      	beq.n	80049c2 <TIM_Base_SetConfig+0x9a>
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	4a30      	ldr	r2, [pc, #192]	@ (8004a78 <TIM_Base_SetConfig+0x150>)
 80049b6:	4293      	cmp	r3, r2
 80049b8:	d003      	beq.n	80049c2 <TIM_Base_SetConfig+0x9a>
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	4a2b      	ldr	r2, [pc, #172]	@ (8004a6c <TIM_Base_SetConfig+0x144>)
 80049be:	4293      	cmp	r3, r2
 80049c0:	d108      	bne.n	80049d4 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80049c2:	68fb      	ldr	r3, [r7, #12]
 80049c4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80049c8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80049ca:	683b      	ldr	r3, [r7, #0]
 80049cc:	68db      	ldr	r3, [r3, #12]
 80049ce:	68fa      	ldr	r2, [r7, #12]
 80049d0:	4313      	orrs	r3, r2
 80049d2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80049d4:	68fb      	ldr	r3, [r7, #12]
 80049d6:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80049da:	683b      	ldr	r3, [r7, #0]
 80049dc:	695b      	ldr	r3, [r3, #20]
 80049de:	4313      	orrs	r3, r2
 80049e0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	68fa      	ldr	r2, [r7, #12]
 80049e6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80049e8:	683b      	ldr	r3, [r7, #0]
 80049ea:	689a      	ldr	r2, [r3, #8]
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80049f0:	683b      	ldr	r3, [r7, #0]
 80049f2:	681a      	ldr	r2, [r3, #0]
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	4a18      	ldr	r2, [pc, #96]	@ (8004a5c <TIM_Base_SetConfig+0x134>)
 80049fc:	4293      	cmp	r3, r2
 80049fe:	d013      	beq.n	8004a28 <TIM_Base_SetConfig+0x100>
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	4a19      	ldr	r2, [pc, #100]	@ (8004a68 <TIM_Base_SetConfig+0x140>)
 8004a04:	4293      	cmp	r3, r2
 8004a06:	d00f      	beq.n	8004a28 <TIM_Base_SetConfig+0x100>
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	4a19      	ldr	r2, [pc, #100]	@ (8004a70 <TIM_Base_SetConfig+0x148>)
 8004a0c:	4293      	cmp	r3, r2
 8004a0e:	d00b      	beq.n	8004a28 <TIM_Base_SetConfig+0x100>
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	4a18      	ldr	r2, [pc, #96]	@ (8004a74 <TIM_Base_SetConfig+0x14c>)
 8004a14:	4293      	cmp	r3, r2
 8004a16:	d007      	beq.n	8004a28 <TIM_Base_SetConfig+0x100>
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	4a17      	ldr	r2, [pc, #92]	@ (8004a78 <TIM_Base_SetConfig+0x150>)
 8004a1c:	4293      	cmp	r3, r2
 8004a1e:	d003      	beq.n	8004a28 <TIM_Base_SetConfig+0x100>
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	4a12      	ldr	r2, [pc, #72]	@ (8004a6c <TIM_Base_SetConfig+0x144>)
 8004a24:	4293      	cmp	r3, r2
 8004a26:	d103      	bne.n	8004a30 <TIM_Base_SetConfig+0x108>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004a28:	683b      	ldr	r3, [r7, #0]
 8004a2a:	691a      	ldr	r2, [r3, #16]
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	2201      	movs	r2, #1
 8004a34:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	691b      	ldr	r3, [r3, #16]
 8004a3a:	f003 0301 	and.w	r3, r3, #1
 8004a3e:	2b01      	cmp	r3, #1
 8004a40:	d105      	bne.n	8004a4e <TIM_Base_SetConfig+0x126>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	691b      	ldr	r3, [r3, #16]
 8004a46:	f023 0201 	bic.w	r2, r3, #1
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	611a      	str	r2, [r3, #16]
  }
}
 8004a4e:	bf00      	nop
 8004a50:	3714      	adds	r7, #20
 8004a52:	46bd      	mov	sp, r7
 8004a54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a58:	4770      	bx	lr
 8004a5a:	bf00      	nop
 8004a5c:	40012c00 	.word	0x40012c00
 8004a60:	40000400 	.word	0x40000400
 8004a64:	40000800 	.word	0x40000800
 8004a68:	40013400 	.word	0x40013400
 8004a6c:	40015000 	.word	0x40015000
 8004a70:	40014000 	.word	0x40014000
 8004a74:	40014400 	.word	0x40014400
 8004a78:	40014800 	.word	0x40014800

08004a7c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004a7c:	b480      	push	{r7}
 8004a7e:	b087      	sub	sp, #28
 8004a80:	af00      	add	r7, sp, #0
 8004a82:	6078      	str	r0, [r7, #4]
 8004a84:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	6a1b      	ldr	r3, [r3, #32]
 8004a8a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	6a1b      	ldr	r3, [r3, #32]
 8004a90:	f023 0201 	bic.w	r2, r3, #1
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	685b      	ldr	r3, [r3, #4]
 8004a9c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	699b      	ldr	r3, [r3, #24]
 8004aa2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004aa4:	68fb      	ldr	r3, [r7, #12]
 8004aa6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004aaa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004aae:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004ab0:	68fb      	ldr	r3, [r7, #12]
 8004ab2:	f023 0303 	bic.w	r3, r3, #3
 8004ab6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004ab8:	683b      	ldr	r3, [r7, #0]
 8004aba:	681b      	ldr	r3, [r3, #0]
 8004abc:	68fa      	ldr	r2, [r7, #12]
 8004abe:	4313      	orrs	r3, r2
 8004ac0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004ac2:	697b      	ldr	r3, [r7, #20]
 8004ac4:	f023 0302 	bic.w	r3, r3, #2
 8004ac8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004aca:	683b      	ldr	r3, [r7, #0]
 8004acc:	689b      	ldr	r3, [r3, #8]
 8004ace:	697a      	ldr	r2, [r7, #20]
 8004ad0:	4313      	orrs	r3, r2
 8004ad2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	4a30      	ldr	r2, [pc, #192]	@ (8004b98 <TIM_OC1_SetConfig+0x11c>)
 8004ad8:	4293      	cmp	r3, r2
 8004ada:	d013      	beq.n	8004b04 <TIM_OC1_SetConfig+0x88>
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	4a2f      	ldr	r2, [pc, #188]	@ (8004b9c <TIM_OC1_SetConfig+0x120>)
 8004ae0:	4293      	cmp	r3, r2
 8004ae2:	d00f      	beq.n	8004b04 <TIM_OC1_SetConfig+0x88>
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	4a2e      	ldr	r2, [pc, #184]	@ (8004ba0 <TIM_OC1_SetConfig+0x124>)
 8004ae8:	4293      	cmp	r3, r2
 8004aea:	d00b      	beq.n	8004b04 <TIM_OC1_SetConfig+0x88>
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	4a2d      	ldr	r2, [pc, #180]	@ (8004ba4 <TIM_OC1_SetConfig+0x128>)
 8004af0:	4293      	cmp	r3, r2
 8004af2:	d007      	beq.n	8004b04 <TIM_OC1_SetConfig+0x88>
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	4a2c      	ldr	r2, [pc, #176]	@ (8004ba8 <TIM_OC1_SetConfig+0x12c>)
 8004af8:	4293      	cmp	r3, r2
 8004afa:	d003      	beq.n	8004b04 <TIM_OC1_SetConfig+0x88>
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	4a2b      	ldr	r2, [pc, #172]	@ (8004bac <TIM_OC1_SetConfig+0x130>)
 8004b00:	4293      	cmp	r3, r2
 8004b02:	d10c      	bne.n	8004b1e <TIM_OC1_SetConfig+0xa2>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004b04:	697b      	ldr	r3, [r7, #20]
 8004b06:	f023 0308 	bic.w	r3, r3, #8
 8004b0a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004b0c:	683b      	ldr	r3, [r7, #0]
 8004b0e:	68db      	ldr	r3, [r3, #12]
 8004b10:	697a      	ldr	r2, [r7, #20]
 8004b12:	4313      	orrs	r3, r2
 8004b14:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8004b16:	697b      	ldr	r3, [r7, #20]
 8004b18:	f023 0304 	bic.w	r3, r3, #4
 8004b1c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	4a1d      	ldr	r2, [pc, #116]	@ (8004b98 <TIM_OC1_SetConfig+0x11c>)
 8004b22:	4293      	cmp	r3, r2
 8004b24:	d013      	beq.n	8004b4e <TIM_OC1_SetConfig+0xd2>
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	4a1c      	ldr	r2, [pc, #112]	@ (8004b9c <TIM_OC1_SetConfig+0x120>)
 8004b2a:	4293      	cmp	r3, r2
 8004b2c:	d00f      	beq.n	8004b4e <TIM_OC1_SetConfig+0xd2>
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	4a1b      	ldr	r2, [pc, #108]	@ (8004ba0 <TIM_OC1_SetConfig+0x124>)
 8004b32:	4293      	cmp	r3, r2
 8004b34:	d00b      	beq.n	8004b4e <TIM_OC1_SetConfig+0xd2>
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	4a1a      	ldr	r2, [pc, #104]	@ (8004ba4 <TIM_OC1_SetConfig+0x128>)
 8004b3a:	4293      	cmp	r3, r2
 8004b3c:	d007      	beq.n	8004b4e <TIM_OC1_SetConfig+0xd2>
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	4a19      	ldr	r2, [pc, #100]	@ (8004ba8 <TIM_OC1_SetConfig+0x12c>)
 8004b42:	4293      	cmp	r3, r2
 8004b44:	d003      	beq.n	8004b4e <TIM_OC1_SetConfig+0xd2>
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	4a18      	ldr	r2, [pc, #96]	@ (8004bac <TIM_OC1_SetConfig+0x130>)
 8004b4a:	4293      	cmp	r3, r2
 8004b4c:	d111      	bne.n	8004b72 <TIM_OC1_SetConfig+0xf6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8004b4e:	693b      	ldr	r3, [r7, #16]
 8004b50:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004b54:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004b56:	693b      	ldr	r3, [r7, #16]
 8004b58:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8004b5c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8004b5e:	683b      	ldr	r3, [r7, #0]
 8004b60:	695b      	ldr	r3, [r3, #20]
 8004b62:	693a      	ldr	r2, [r7, #16]
 8004b64:	4313      	orrs	r3, r2
 8004b66:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004b68:	683b      	ldr	r3, [r7, #0]
 8004b6a:	699b      	ldr	r3, [r3, #24]
 8004b6c:	693a      	ldr	r2, [r7, #16]
 8004b6e:	4313      	orrs	r3, r2
 8004b70:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	693a      	ldr	r2, [r7, #16]
 8004b76:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	68fa      	ldr	r2, [r7, #12]
 8004b7c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004b7e:	683b      	ldr	r3, [r7, #0]
 8004b80:	685a      	ldr	r2, [r3, #4]
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	697a      	ldr	r2, [r7, #20]
 8004b8a:	621a      	str	r2, [r3, #32]
}
 8004b8c:	bf00      	nop
 8004b8e:	371c      	adds	r7, #28
 8004b90:	46bd      	mov	sp, r7
 8004b92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b96:	4770      	bx	lr
 8004b98:	40012c00 	.word	0x40012c00
 8004b9c:	40013400 	.word	0x40013400
 8004ba0:	40014000 	.word	0x40014000
 8004ba4:	40014400 	.word	0x40014400
 8004ba8:	40014800 	.word	0x40014800
 8004bac:	40015000 	.word	0x40015000

08004bb0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004bb0:	b480      	push	{r7}
 8004bb2:	b087      	sub	sp, #28
 8004bb4:	af00      	add	r7, sp, #0
 8004bb6:	6078      	str	r0, [r7, #4]
 8004bb8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	6a1b      	ldr	r3, [r3, #32]
 8004bbe:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	6a1b      	ldr	r3, [r3, #32]
 8004bc4:	f023 0210 	bic.w	r2, r3, #16
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	685b      	ldr	r3, [r3, #4]
 8004bd0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	699b      	ldr	r3, [r3, #24]
 8004bd6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004bd8:	68fb      	ldr	r3, [r7, #12]
 8004bda:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004bde:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004be2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004be4:	68fb      	ldr	r3, [r7, #12]
 8004be6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004bea:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004bec:	683b      	ldr	r3, [r7, #0]
 8004bee:	681b      	ldr	r3, [r3, #0]
 8004bf0:	021b      	lsls	r3, r3, #8
 8004bf2:	68fa      	ldr	r2, [r7, #12]
 8004bf4:	4313      	orrs	r3, r2
 8004bf6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004bf8:	697b      	ldr	r3, [r7, #20]
 8004bfa:	f023 0320 	bic.w	r3, r3, #32
 8004bfe:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004c00:	683b      	ldr	r3, [r7, #0]
 8004c02:	689b      	ldr	r3, [r3, #8]
 8004c04:	011b      	lsls	r3, r3, #4
 8004c06:	697a      	ldr	r2, [r7, #20]
 8004c08:	4313      	orrs	r3, r2
 8004c0a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	4a2c      	ldr	r2, [pc, #176]	@ (8004cc0 <TIM_OC2_SetConfig+0x110>)
 8004c10:	4293      	cmp	r3, r2
 8004c12:	d007      	beq.n	8004c24 <TIM_OC2_SetConfig+0x74>
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	4a2b      	ldr	r2, [pc, #172]	@ (8004cc4 <TIM_OC2_SetConfig+0x114>)
 8004c18:	4293      	cmp	r3, r2
 8004c1a:	d003      	beq.n	8004c24 <TIM_OC2_SetConfig+0x74>
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	4a2a      	ldr	r2, [pc, #168]	@ (8004cc8 <TIM_OC2_SetConfig+0x118>)
 8004c20:	4293      	cmp	r3, r2
 8004c22:	d10d      	bne.n	8004c40 <TIM_OC2_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004c24:	697b      	ldr	r3, [r7, #20]
 8004c26:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004c2a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004c2c:	683b      	ldr	r3, [r7, #0]
 8004c2e:	68db      	ldr	r3, [r3, #12]
 8004c30:	011b      	lsls	r3, r3, #4
 8004c32:	697a      	ldr	r2, [r7, #20]
 8004c34:	4313      	orrs	r3, r2
 8004c36:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004c38:	697b      	ldr	r3, [r7, #20]
 8004c3a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004c3e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	4a1f      	ldr	r2, [pc, #124]	@ (8004cc0 <TIM_OC2_SetConfig+0x110>)
 8004c44:	4293      	cmp	r3, r2
 8004c46:	d013      	beq.n	8004c70 <TIM_OC2_SetConfig+0xc0>
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	4a1e      	ldr	r2, [pc, #120]	@ (8004cc4 <TIM_OC2_SetConfig+0x114>)
 8004c4c:	4293      	cmp	r3, r2
 8004c4e:	d00f      	beq.n	8004c70 <TIM_OC2_SetConfig+0xc0>
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	4a1e      	ldr	r2, [pc, #120]	@ (8004ccc <TIM_OC2_SetConfig+0x11c>)
 8004c54:	4293      	cmp	r3, r2
 8004c56:	d00b      	beq.n	8004c70 <TIM_OC2_SetConfig+0xc0>
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	4a1d      	ldr	r2, [pc, #116]	@ (8004cd0 <TIM_OC2_SetConfig+0x120>)
 8004c5c:	4293      	cmp	r3, r2
 8004c5e:	d007      	beq.n	8004c70 <TIM_OC2_SetConfig+0xc0>
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	4a1c      	ldr	r2, [pc, #112]	@ (8004cd4 <TIM_OC2_SetConfig+0x124>)
 8004c64:	4293      	cmp	r3, r2
 8004c66:	d003      	beq.n	8004c70 <TIM_OC2_SetConfig+0xc0>
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	4a17      	ldr	r2, [pc, #92]	@ (8004cc8 <TIM_OC2_SetConfig+0x118>)
 8004c6c:	4293      	cmp	r3, r2
 8004c6e:	d113      	bne.n	8004c98 <TIM_OC2_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004c70:	693b      	ldr	r3, [r7, #16]
 8004c72:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004c76:	613b      	str	r3, [r7, #16]
#if defined(TIM_CR2_OIS2N)
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004c78:	693b      	ldr	r3, [r7, #16]
 8004c7a:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8004c7e:	613b      	str	r3, [r7, #16]
#endif /* TIM_CR2_OIS2N */
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004c80:	683b      	ldr	r3, [r7, #0]
 8004c82:	695b      	ldr	r3, [r3, #20]
 8004c84:	009b      	lsls	r3, r3, #2
 8004c86:	693a      	ldr	r2, [r7, #16]
 8004c88:	4313      	orrs	r3, r2
 8004c8a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004c8c:	683b      	ldr	r3, [r7, #0]
 8004c8e:	699b      	ldr	r3, [r3, #24]
 8004c90:	009b      	lsls	r3, r3, #2
 8004c92:	693a      	ldr	r2, [r7, #16]
 8004c94:	4313      	orrs	r3, r2
 8004c96:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	693a      	ldr	r2, [r7, #16]
 8004c9c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	68fa      	ldr	r2, [r7, #12]
 8004ca2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004ca4:	683b      	ldr	r3, [r7, #0]
 8004ca6:	685a      	ldr	r2, [r3, #4]
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	697a      	ldr	r2, [r7, #20]
 8004cb0:	621a      	str	r2, [r3, #32]
}
 8004cb2:	bf00      	nop
 8004cb4:	371c      	adds	r7, #28
 8004cb6:	46bd      	mov	sp, r7
 8004cb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cbc:	4770      	bx	lr
 8004cbe:	bf00      	nop
 8004cc0:	40012c00 	.word	0x40012c00
 8004cc4:	40013400 	.word	0x40013400
 8004cc8:	40015000 	.word	0x40015000
 8004ccc:	40014000 	.word	0x40014000
 8004cd0:	40014400 	.word	0x40014400
 8004cd4:	40014800 	.word	0x40014800

08004cd8 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004cd8:	b480      	push	{r7}
 8004cda:	b087      	sub	sp, #28
 8004cdc:	af00      	add	r7, sp, #0
 8004cde:	6078      	str	r0, [r7, #4]
 8004ce0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	6a1b      	ldr	r3, [r3, #32]
 8004ce6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	6a1b      	ldr	r3, [r3, #32]
 8004cec:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	685b      	ldr	r3, [r3, #4]
 8004cf8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	69db      	ldr	r3, [r3, #28]
 8004cfe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004d00:	68fb      	ldr	r3, [r7, #12]
 8004d02:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004d06:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004d0a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004d0c:	68fb      	ldr	r3, [r7, #12]
 8004d0e:	f023 0303 	bic.w	r3, r3, #3
 8004d12:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004d14:	683b      	ldr	r3, [r7, #0]
 8004d16:	681b      	ldr	r3, [r3, #0]
 8004d18:	68fa      	ldr	r2, [r7, #12]
 8004d1a:	4313      	orrs	r3, r2
 8004d1c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004d1e:	697b      	ldr	r3, [r7, #20]
 8004d20:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8004d24:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004d26:	683b      	ldr	r3, [r7, #0]
 8004d28:	689b      	ldr	r3, [r3, #8]
 8004d2a:	021b      	lsls	r3, r3, #8
 8004d2c:	697a      	ldr	r2, [r7, #20]
 8004d2e:	4313      	orrs	r3, r2
 8004d30:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	4a2b      	ldr	r2, [pc, #172]	@ (8004de4 <TIM_OC3_SetConfig+0x10c>)
 8004d36:	4293      	cmp	r3, r2
 8004d38:	d007      	beq.n	8004d4a <TIM_OC3_SetConfig+0x72>
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	4a2a      	ldr	r2, [pc, #168]	@ (8004de8 <TIM_OC3_SetConfig+0x110>)
 8004d3e:	4293      	cmp	r3, r2
 8004d40:	d003      	beq.n	8004d4a <TIM_OC3_SetConfig+0x72>
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	4a29      	ldr	r2, [pc, #164]	@ (8004dec <TIM_OC3_SetConfig+0x114>)
 8004d46:	4293      	cmp	r3, r2
 8004d48:	d10d      	bne.n	8004d66 <TIM_OC3_SetConfig+0x8e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8004d4a:	697b      	ldr	r3, [r7, #20]
 8004d4c:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8004d50:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004d52:	683b      	ldr	r3, [r7, #0]
 8004d54:	68db      	ldr	r3, [r3, #12]
 8004d56:	021b      	lsls	r3, r3, #8
 8004d58:	697a      	ldr	r2, [r7, #20]
 8004d5a:	4313      	orrs	r3, r2
 8004d5c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8004d5e:	697b      	ldr	r3, [r7, #20]
 8004d60:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004d64:	617b      	str	r3, [r7, #20]
  }

#if defined(TIM_CR2_OIS3)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	4a1e      	ldr	r2, [pc, #120]	@ (8004de4 <TIM_OC3_SetConfig+0x10c>)
 8004d6a:	4293      	cmp	r3, r2
 8004d6c:	d013      	beq.n	8004d96 <TIM_OC3_SetConfig+0xbe>
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	4a1d      	ldr	r2, [pc, #116]	@ (8004de8 <TIM_OC3_SetConfig+0x110>)
 8004d72:	4293      	cmp	r3, r2
 8004d74:	d00f      	beq.n	8004d96 <TIM_OC3_SetConfig+0xbe>
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	4a1d      	ldr	r2, [pc, #116]	@ (8004df0 <TIM_OC3_SetConfig+0x118>)
 8004d7a:	4293      	cmp	r3, r2
 8004d7c:	d00b      	beq.n	8004d96 <TIM_OC3_SetConfig+0xbe>
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	4a1c      	ldr	r2, [pc, #112]	@ (8004df4 <TIM_OC3_SetConfig+0x11c>)
 8004d82:	4293      	cmp	r3, r2
 8004d84:	d007      	beq.n	8004d96 <TIM_OC3_SetConfig+0xbe>
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	4a1b      	ldr	r2, [pc, #108]	@ (8004df8 <TIM_OC3_SetConfig+0x120>)
 8004d8a:	4293      	cmp	r3, r2
 8004d8c:	d003      	beq.n	8004d96 <TIM_OC3_SetConfig+0xbe>
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	4a16      	ldr	r2, [pc, #88]	@ (8004dec <TIM_OC3_SetConfig+0x114>)
 8004d92:	4293      	cmp	r3, r2
 8004d94:	d113      	bne.n	8004dbe <TIM_OC3_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8004d96:	693b      	ldr	r3, [r7, #16]
 8004d98:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004d9c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004d9e:	693b      	ldr	r3, [r7, #16]
 8004da0:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8004da4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004da6:	683b      	ldr	r3, [r7, #0]
 8004da8:	695b      	ldr	r3, [r3, #20]
 8004daa:	011b      	lsls	r3, r3, #4
 8004dac:	693a      	ldr	r2, [r7, #16]
 8004dae:	4313      	orrs	r3, r2
 8004db0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004db2:	683b      	ldr	r3, [r7, #0]
 8004db4:	699b      	ldr	r3, [r3, #24]
 8004db6:	011b      	lsls	r3, r3, #4
 8004db8:	693a      	ldr	r2, [r7, #16]
 8004dba:	4313      	orrs	r3, r2
 8004dbc:	613b      	str	r3, [r7, #16]
  }
#endif /* TIM_CR2_OIS3 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	693a      	ldr	r2, [r7, #16]
 8004dc2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	68fa      	ldr	r2, [r7, #12]
 8004dc8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004dca:	683b      	ldr	r3, [r7, #0]
 8004dcc:	685a      	ldr	r2, [r3, #4]
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	697a      	ldr	r2, [r7, #20]
 8004dd6:	621a      	str	r2, [r3, #32]
}
 8004dd8:	bf00      	nop
 8004dda:	371c      	adds	r7, #28
 8004ddc:	46bd      	mov	sp, r7
 8004dde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004de2:	4770      	bx	lr
 8004de4:	40012c00 	.word	0x40012c00
 8004de8:	40013400 	.word	0x40013400
 8004dec:	40015000 	.word	0x40015000
 8004df0:	40014000 	.word	0x40014000
 8004df4:	40014400 	.word	0x40014400
 8004df8:	40014800 	.word	0x40014800

08004dfc <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004dfc:	b480      	push	{r7}
 8004dfe:	b087      	sub	sp, #28
 8004e00:	af00      	add	r7, sp, #0
 8004e02:	6078      	str	r0, [r7, #4]
 8004e04:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	6a1b      	ldr	r3, [r3, #32]
 8004e0a:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	6a1b      	ldr	r3, [r3, #32]
 8004e10:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	685b      	ldr	r3, [r3, #4]
 8004e1c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	69db      	ldr	r3, [r3, #28]
 8004e22:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004e24:	68fb      	ldr	r3, [r7, #12]
 8004e26:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004e2a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004e2e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004e30:	68fb      	ldr	r3, [r7, #12]
 8004e32:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004e36:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004e38:	683b      	ldr	r3, [r7, #0]
 8004e3a:	681b      	ldr	r3, [r3, #0]
 8004e3c:	021b      	lsls	r3, r3, #8
 8004e3e:	68fa      	ldr	r2, [r7, #12]
 8004e40:	4313      	orrs	r3, r2
 8004e42:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004e44:	693b      	ldr	r3, [r7, #16]
 8004e46:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8004e4a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004e4c:	683b      	ldr	r3, [r7, #0]
 8004e4e:	689b      	ldr	r3, [r3, #8]
 8004e50:	031b      	lsls	r3, r3, #12
 8004e52:	693a      	ldr	r2, [r7, #16]
 8004e54:	4313      	orrs	r3, r2
 8004e56:	613b      	str	r3, [r7, #16]

#if defined(TIM_CR2_OIS4)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	4a1a      	ldr	r2, [pc, #104]	@ (8004ec4 <TIM_OC4_SetConfig+0xc8>)
 8004e5c:	4293      	cmp	r3, r2
 8004e5e:	d013      	beq.n	8004e88 <TIM_OC4_SetConfig+0x8c>
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	4a19      	ldr	r2, [pc, #100]	@ (8004ec8 <TIM_OC4_SetConfig+0xcc>)
 8004e64:	4293      	cmp	r3, r2
 8004e66:	d00f      	beq.n	8004e88 <TIM_OC4_SetConfig+0x8c>
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	4a18      	ldr	r2, [pc, #96]	@ (8004ecc <TIM_OC4_SetConfig+0xd0>)
 8004e6c:	4293      	cmp	r3, r2
 8004e6e:	d00b      	beq.n	8004e88 <TIM_OC4_SetConfig+0x8c>
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	4a17      	ldr	r2, [pc, #92]	@ (8004ed0 <TIM_OC4_SetConfig+0xd4>)
 8004e74:	4293      	cmp	r3, r2
 8004e76:	d007      	beq.n	8004e88 <TIM_OC4_SetConfig+0x8c>
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	4a16      	ldr	r2, [pc, #88]	@ (8004ed4 <TIM_OC4_SetConfig+0xd8>)
 8004e7c:	4293      	cmp	r3, r2
 8004e7e:	d003      	beq.n	8004e88 <TIM_OC4_SetConfig+0x8c>
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	4a15      	ldr	r2, [pc, #84]	@ (8004ed8 <TIM_OC4_SetConfig+0xdc>)
 8004e84:	4293      	cmp	r3, r2
 8004e86:	d109      	bne.n	8004e9c <TIM_OC4_SetConfig+0xa0>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004e88:	697b      	ldr	r3, [r7, #20]
 8004e8a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004e8e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004e90:	683b      	ldr	r3, [r7, #0]
 8004e92:	695b      	ldr	r3, [r3, #20]
 8004e94:	019b      	lsls	r3, r3, #6
 8004e96:	697a      	ldr	r2, [r7, #20]
 8004e98:	4313      	orrs	r3, r2
 8004e9a:	617b      	str	r3, [r7, #20]
  }
#endif /* TIM_CR2_OIS4 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	697a      	ldr	r2, [r7, #20]
 8004ea0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	68fa      	ldr	r2, [r7, #12]
 8004ea6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004ea8:	683b      	ldr	r3, [r7, #0]
 8004eaa:	685a      	ldr	r2, [r3, #4]
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	693a      	ldr	r2, [r7, #16]
 8004eb4:	621a      	str	r2, [r3, #32]
}
 8004eb6:	bf00      	nop
 8004eb8:	371c      	adds	r7, #28
 8004eba:	46bd      	mov	sp, r7
 8004ebc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ec0:	4770      	bx	lr
 8004ec2:	bf00      	nop
 8004ec4:	40012c00 	.word	0x40012c00
 8004ec8:	40013400 	.word	0x40013400
 8004ecc:	40014000 	.word	0x40014000
 8004ed0:	40014400 	.word	0x40014400
 8004ed4:	40014800 	.word	0x40014800
 8004ed8:	40015000 	.word	0x40015000

08004edc <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8004edc:	b480      	push	{r7}
 8004ede:	b087      	sub	sp, #28
 8004ee0:	af00      	add	r7, sp, #0
 8004ee2:	6078      	str	r0, [r7, #4]
 8004ee4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	6a1b      	ldr	r3, [r3, #32]
 8004eea:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	6a1b      	ldr	r3, [r3, #32]
 8004ef0:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	685b      	ldr	r3, [r3, #4]
 8004efc:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004f02:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8004f04:	68fb      	ldr	r3, [r7, #12]
 8004f06:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004f0a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004f0e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004f10:	683b      	ldr	r3, [r7, #0]
 8004f12:	681b      	ldr	r3, [r3, #0]
 8004f14:	68fa      	ldr	r2, [r7, #12]
 8004f16:	4313      	orrs	r3, r2
 8004f18:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8004f1a:	693b      	ldr	r3, [r7, #16]
 8004f1c:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8004f20:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8004f22:	683b      	ldr	r3, [r7, #0]
 8004f24:	689b      	ldr	r3, [r3, #8]
 8004f26:	041b      	lsls	r3, r3, #16
 8004f28:	693a      	ldr	r2, [r7, #16]
 8004f2a:	4313      	orrs	r3, r2
 8004f2c:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	4a19      	ldr	r2, [pc, #100]	@ (8004f98 <TIM_OC5_SetConfig+0xbc>)
 8004f32:	4293      	cmp	r3, r2
 8004f34:	d013      	beq.n	8004f5e <TIM_OC5_SetConfig+0x82>
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	4a18      	ldr	r2, [pc, #96]	@ (8004f9c <TIM_OC5_SetConfig+0xc0>)
 8004f3a:	4293      	cmp	r3, r2
 8004f3c:	d00f      	beq.n	8004f5e <TIM_OC5_SetConfig+0x82>
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	4a17      	ldr	r2, [pc, #92]	@ (8004fa0 <TIM_OC5_SetConfig+0xc4>)
 8004f42:	4293      	cmp	r3, r2
 8004f44:	d00b      	beq.n	8004f5e <TIM_OC5_SetConfig+0x82>
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	4a16      	ldr	r2, [pc, #88]	@ (8004fa4 <TIM_OC5_SetConfig+0xc8>)
 8004f4a:	4293      	cmp	r3, r2
 8004f4c:	d007      	beq.n	8004f5e <TIM_OC5_SetConfig+0x82>
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	4a15      	ldr	r2, [pc, #84]	@ (8004fa8 <TIM_OC5_SetConfig+0xcc>)
 8004f52:	4293      	cmp	r3, r2
 8004f54:	d003      	beq.n	8004f5e <TIM_OC5_SetConfig+0x82>
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	4a14      	ldr	r2, [pc, #80]	@ (8004fac <TIM_OC5_SetConfig+0xd0>)
 8004f5a:	4293      	cmp	r3, r2
 8004f5c:	d109      	bne.n	8004f72 <TIM_OC5_SetConfig+0x96>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8004f5e:	697b      	ldr	r3, [r7, #20]
 8004f60:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004f64:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8004f66:	683b      	ldr	r3, [r7, #0]
 8004f68:	695b      	ldr	r3, [r3, #20]
 8004f6a:	021b      	lsls	r3, r3, #8
 8004f6c:	697a      	ldr	r2, [r7, #20]
 8004f6e:	4313      	orrs	r3, r2
 8004f70:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	697a      	ldr	r2, [r7, #20]
 8004f76:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	68fa      	ldr	r2, [r7, #12]
 8004f7c:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8004f7e:	683b      	ldr	r3, [r7, #0]
 8004f80:	685a      	ldr	r2, [r3, #4]
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	693a      	ldr	r2, [r7, #16]
 8004f8a:	621a      	str	r2, [r3, #32]
}
 8004f8c:	bf00      	nop
 8004f8e:	371c      	adds	r7, #28
 8004f90:	46bd      	mov	sp, r7
 8004f92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f96:	4770      	bx	lr
 8004f98:	40012c00 	.word	0x40012c00
 8004f9c:	40013400 	.word	0x40013400
 8004fa0:	40014000 	.word	0x40014000
 8004fa4:	40014400 	.word	0x40014400
 8004fa8:	40014800 	.word	0x40014800
 8004fac:	40015000 	.word	0x40015000

08004fb0 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8004fb0:	b480      	push	{r7}
 8004fb2:	b087      	sub	sp, #28
 8004fb4:	af00      	add	r7, sp, #0
 8004fb6:	6078      	str	r0, [r7, #4]
 8004fb8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	6a1b      	ldr	r3, [r3, #32]
 8004fbe:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	6a1b      	ldr	r3, [r3, #32]
 8004fc4:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	685b      	ldr	r3, [r3, #4]
 8004fd0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004fd6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8004fd8:	68fb      	ldr	r3, [r7, #12]
 8004fda:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004fde:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004fe2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004fe4:	683b      	ldr	r3, [r7, #0]
 8004fe6:	681b      	ldr	r3, [r3, #0]
 8004fe8:	021b      	lsls	r3, r3, #8
 8004fea:	68fa      	ldr	r2, [r7, #12]
 8004fec:	4313      	orrs	r3, r2
 8004fee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8004ff0:	693b      	ldr	r3, [r7, #16]
 8004ff2:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8004ff6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8004ff8:	683b      	ldr	r3, [r7, #0]
 8004ffa:	689b      	ldr	r3, [r3, #8]
 8004ffc:	051b      	lsls	r3, r3, #20
 8004ffe:	693a      	ldr	r2, [r7, #16]
 8005000:	4313      	orrs	r3, r2
 8005002:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	4a1a      	ldr	r2, [pc, #104]	@ (8005070 <TIM_OC6_SetConfig+0xc0>)
 8005008:	4293      	cmp	r3, r2
 800500a:	d013      	beq.n	8005034 <TIM_OC6_SetConfig+0x84>
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	4a19      	ldr	r2, [pc, #100]	@ (8005074 <TIM_OC6_SetConfig+0xc4>)
 8005010:	4293      	cmp	r3, r2
 8005012:	d00f      	beq.n	8005034 <TIM_OC6_SetConfig+0x84>
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	4a18      	ldr	r2, [pc, #96]	@ (8005078 <TIM_OC6_SetConfig+0xc8>)
 8005018:	4293      	cmp	r3, r2
 800501a:	d00b      	beq.n	8005034 <TIM_OC6_SetConfig+0x84>
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	4a17      	ldr	r2, [pc, #92]	@ (800507c <TIM_OC6_SetConfig+0xcc>)
 8005020:	4293      	cmp	r3, r2
 8005022:	d007      	beq.n	8005034 <TIM_OC6_SetConfig+0x84>
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	4a16      	ldr	r2, [pc, #88]	@ (8005080 <TIM_OC6_SetConfig+0xd0>)
 8005028:	4293      	cmp	r3, r2
 800502a:	d003      	beq.n	8005034 <TIM_OC6_SetConfig+0x84>
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	4a15      	ldr	r2, [pc, #84]	@ (8005084 <TIM_OC6_SetConfig+0xd4>)
 8005030:	4293      	cmp	r3, r2
 8005032:	d109      	bne.n	8005048 <TIM_OC6_SetConfig+0x98>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8005034:	697b      	ldr	r3, [r7, #20]
 8005036:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800503a:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800503c:	683b      	ldr	r3, [r7, #0]
 800503e:	695b      	ldr	r3, [r3, #20]
 8005040:	029b      	lsls	r3, r3, #10
 8005042:	697a      	ldr	r2, [r7, #20]
 8005044:	4313      	orrs	r3, r2
 8005046:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	697a      	ldr	r2, [r7, #20]
 800504c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	68fa      	ldr	r2, [r7, #12]
 8005052:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8005054:	683b      	ldr	r3, [r7, #0]
 8005056:	685a      	ldr	r2, [r3, #4]
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	693a      	ldr	r2, [r7, #16]
 8005060:	621a      	str	r2, [r3, #32]
}
 8005062:	bf00      	nop
 8005064:	371c      	adds	r7, #28
 8005066:	46bd      	mov	sp, r7
 8005068:	f85d 7b04 	ldr.w	r7, [sp], #4
 800506c:	4770      	bx	lr
 800506e:	bf00      	nop
 8005070:	40012c00 	.word	0x40012c00
 8005074:	40013400 	.word	0x40013400
 8005078:	40014000 	.word	0x40014000
 800507c:	40014400 	.word	0x40014400
 8005080:	40014800 	.word	0x40014800
 8005084:	40015000 	.word	0x40015000

08005088 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005088:	b480      	push	{r7}
 800508a:	b087      	sub	sp, #28
 800508c:	af00      	add	r7, sp, #0
 800508e:	60f8      	str	r0, [r7, #12]
 8005090:	60b9      	str	r1, [r7, #8]
 8005092:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005094:	68fb      	ldr	r3, [r7, #12]
 8005096:	6a1b      	ldr	r3, [r3, #32]
 8005098:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800509a:	68fb      	ldr	r3, [r7, #12]
 800509c:	6a1b      	ldr	r3, [r3, #32]
 800509e:	f023 0201 	bic.w	r2, r3, #1
 80050a2:	68fb      	ldr	r3, [r7, #12]
 80050a4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80050a6:	68fb      	ldr	r3, [r7, #12]
 80050a8:	699b      	ldr	r3, [r3, #24]
 80050aa:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80050ac:	693b      	ldr	r3, [r7, #16]
 80050ae:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80050b2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	011b      	lsls	r3, r3, #4
 80050b8:	693a      	ldr	r2, [r7, #16]
 80050ba:	4313      	orrs	r3, r2
 80050bc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80050be:	697b      	ldr	r3, [r7, #20]
 80050c0:	f023 030a 	bic.w	r3, r3, #10
 80050c4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80050c6:	697a      	ldr	r2, [r7, #20]
 80050c8:	68bb      	ldr	r3, [r7, #8]
 80050ca:	4313      	orrs	r3, r2
 80050cc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80050ce:	68fb      	ldr	r3, [r7, #12]
 80050d0:	693a      	ldr	r2, [r7, #16]
 80050d2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80050d4:	68fb      	ldr	r3, [r7, #12]
 80050d6:	697a      	ldr	r2, [r7, #20]
 80050d8:	621a      	str	r2, [r3, #32]
}
 80050da:	bf00      	nop
 80050dc:	371c      	adds	r7, #28
 80050de:	46bd      	mov	sp, r7
 80050e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050e4:	4770      	bx	lr

080050e6 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80050e6:	b480      	push	{r7}
 80050e8:	b087      	sub	sp, #28
 80050ea:	af00      	add	r7, sp, #0
 80050ec:	60f8      	str	r0, [r7, #12]
 80050ee:	60b9      	str	r1, [r7, #8]
 80050f0:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80050f2:	68fb      	ldr	r3, [r7, #12]
 80050f4:	6a1b      	ldr	r3, [r3, #32]
 80050f6:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80050f8:	68fb      	ldr	r3, [r7, #12]
 80050fa:	6a1b      	ldr	r3, [r3, #32]
 80050fc:	f023 0210 	bic.w	r2, r3, #16
 8005100:	68fb      	ldr	r3, [r7, #12]
 8005102:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005104:	68fb      	ldr	r3, [r7, #12]
 8005106:	699b      	ldr	r3, [r3, #24]
 8005108:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800510a:	693b      	ldr	r3, [r7, #16]
 800510c:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8005110:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	031b      	lsls	r3, r3, #12
 8005116:	693a      	ldr	r2, [r7, #16]
 8005118:	4313      	orrs	r3, r2
 800511a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800511c:	697b      	ldr	r3, [r7, #20]
 800511e:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8005122:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005124:	68bb      	ldr	r3, [r7, #8]
 8005126:	011b      	lsls	r3, r3, #4
 8005128:	697a      	ldr	r2, [r7, #20]
 800512a:	4313      	orrs	r3, r2
 800512c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800512e:	68fb      	ldr	r3, [r7, #12]
 8005130:	693a      	ldr	r2, [r7, #16]
 8005132:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005134:	68fb      	ldr	r3, [r7, #12]
 8005136:	697a      	ldr	r2, [r7, #20]
 8005138:	621a      	str	r2, [r3, #32]
}
 800513a:	bf00      	nop
 800513c:	371c      	adds	r7, #28
 800513e:	46bd      	mov	sp, r7
 8005140:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005144:	4770      	bx	lr

08005146 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005146:	b480      	push	{r7}
 8005148:	b085      	sub	sp, #20
 800514a:	af00      	add	r7, sp, #0
 800514c:	6078      	str	r0, [r7, #4]
 800514e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	689b      	ldr	r3, [r3, #8]
 8005154:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005156:	68fb      	ldr	r3, [r7, #12]
 8005158:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800515c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800515e:	683a      	ldr	r2, [r7, #0]
 8005160:	68fb      	ldr	r3, [r7, #12]
 8005162:	4313      	orrs	r3, r2
 8005164:	f043 0307 	orr.w	r3, r3, #7
 8005168:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	68fa      	ldr	r2, [r7, #12]
 800516e:	609a      	str	r2, [r3, #8]
}
 8005170:	bf00      	nop
 8005172:	3714      	adds	r7, #20
 8005174:	46bd      	mov	sp, r7
 8005176:	f85d 7b04 	ldr.w	r7, [sp], #4
 800517a:	4770      	bx	lr

0800517c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800517c:	b480      	push	{r7}
 800517e:	b087      	sub	sp, #28
 8005180:	af00      	add	r7, sp, #0
 8005182:	60f8      	str	r0, [r7, #12]
 8005184:	60b9      	str	r1, [r7, #8]
 8005186:	607a      	str	r2, [r7, #4]
 8005188:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800518a:	68fb      	ldr	r3, [r7, #12]
 800518c:	689b      	ldr	r3, [r3, #8]
 800518e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005190:	697b      	ldr	r3, [r7, #20]
 8005192:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005196:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005198:	683b      	ldr	r3, [r7, #0]
 800519a:	021a      	lsls	r2, r3, #8
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	431a      	orrs	r2, r3
 80051a0:	68bb      	ldr	r3, [r7, #8]
 80051a2:	4313      	orrs	r3, r2
 80051a4:	697a      	ldr	r2, [r7, #20]
 80051a6:	4313      	orrs	r3, r2
 80051a8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80051aa:	68fb      	ldr	r3, [r7, #12]
 80051ac:	697a      	ldr	r2, [r7, #20]
 80051ae:	609a      	str	r2, [r3, #8]
}
 80051b0:	bf00      	nop
 80051b2:	371c      	adds	r7, #28
 80051b4:	46bd      	mov	sp, r7
 80051b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051ba:	4770      	bx	lr

080051bc <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80051bc:	b480      	push	{r7}
 80051be:	b087      	sub	sp, #28
 80051c0:	af00      	add	r7, sp, #0
 80051c2:	60f8      	str	r0, [r7, #12]
 80051c4:	60b9      	str	r1, [r7, #8]
 80051c6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80051c8:	68bb      	ldr	r3, [r7, #8]
 80051ca:	f003 031f 	and.w	r3, r3, #31
 80051ce:	2201      	movs	r2, #1
 80051d0:	fa02 f303 	lsl.w	r3, r2, r3
 80051d4:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80051d6:	68fb      	ldr	r3, [r7, #12]
 80051d8:	6a1a      	ldr	r2, [r3, #32]
 80051da:	697b      	ldr	r3, [r7, #20]
 80051dc:	43db      	mvns	r3, r3
 80051de:	401a      	ands	r2, r3
 80051e0:	68fb      	ldr	r3, [r7, #12]
 80051e2:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80051e4:	68fb      	ldr	r3, [r7, #12]
 80051e6:	6a1a      	ldr	r2, [r3, #32]
 80051e8:	68bb      	ldr	r3, [r7, #8]
 80051ea:	f003 031f 	and.w	r3, r3, #31
 80051ee:	6879      	ldr	r1, [r7, #4]
 80051f0:	fa01 f303 	lsl.w	r3, r1, r3
 80051f4:	431a      	orrs	r2, r3
 80051f6:	68fb      	ldr	r3, [r7, #12]
 80051f8:	621a      	str	r2, [r3, #32]
}
 80051fa:	bf00      	nop
 80051fc:	371c      	adds	r7, #28
 80051fe:	46bd      	mov	sp, r7
 8005200:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005204:	4770      	bx	lr
	...

08005208 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005208:	b480      	push	{r7}
 800520a:	b085      	sub	sp, #20
 800520c:	af00      	add	r7, sp, #0
 800520e:	6078      	str	r0, [r7, #4]
 8005210:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005218:	2b01      	cmp	r3, #1
 800521a:	d101      	bne.n	8005220 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800521c:	2302      	movs	r3, #2
 800521e:	e06d      	b.n	80052fc <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	2201      	movs	r2, #1
 8005224:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	2202      	movs	r2, #2
 800522c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	681b      	ldr	r3, [r3, #0]
 8005234:	685b      	ldr	r3, [r3, #4]
 8005236:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	681b      	ldr	r3, [r3, #0]
 800523c:	689b      	ldr	r3, [r3, #8]
 800523e:	60bb      	str	r3, [r7, #8]

#if defined(TIM_CR2_MMS2)
  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	681b      	ldr	r3, [r3, #0]
 8005244:	4a30      	ldr	r2, [pc, #192]	@ (8005308 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8005246:	4293      	cmp	r3, r2
 8005248:	d009      	beq.n	800525e <HAL_TIMEx_MasterConfigSynchronization+0x56>
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	681b      	ldr	r3, [r3, #0]
 800524e:	4a2f      	ldr	r2, [pc, #188]	@ (800530c <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8005250:	4293      	cmp	r3, r2
 8005252:	d004      	beq.n	800525e <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	681b      	ldr	r3, [r3, #0]
 8005258:	4a2d      	ldr	r2, [pc, #180]	@ (8005310 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800525a:	4293      	cmp	r3, r2
 800525c:	d108      	bne.n	8005270 <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800525e:	68fb      	ldr	r3, [r7, #12]
 8005260:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8005264:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8005266:	683b      	ldr	r3, [r7, #0]
 8005268:	685b      	ldr	r3, [r3, #4]
 800526a:	68fa      	ldr	r2, [r7, #12]
 800526c:	4313      	orrs	r3, r2
 800526e:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_CR2_MMS2 */

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005270:	68fb      	ldr	r3, [r7, #12]
 8005272:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005276:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005278:	683b      	ldr	r3, [r7, #0]
 800527a:	681b      	ldr	r3, [r3, #0]
 800527c:	68fa      	ldr	r2, [r7, #12]
 800527e:	4313      	orrs	r3, r2
 8005280:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	681b      	ldr	r3, [r3, #0]
 8005286:	68fa      	ldr	r2, [r7, #12]
 8005288:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	681b      	ldr	r3, [r3, #0]
 800528e:	4a1e      	ldr	r2, [pc, #120]	@ (8005308 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8005290:	4293      	cmp	r3, r2
 8005292:	d01d      	beq.n	80052d0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	681b      	ldr	r3, [r3, #0]
 8005298:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800529c:	d018      	beq.n	80052d0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	681b      	ldr	r3, [r3, #0]
 80052a2:	4a1c      	ldr	r2, [pc, #112]	@ (8005314 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 80052a4:	4293      	cmp	r3, r2
 80052a6:	d013      	beq.n	80052d0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	681b      	ldr	r3, [r3, #0]
 80052ac:	4a1a      	ldr	r2, [pc, #104]	@ (8005318 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 80052ae:	4293      	cmp	r3, r2
 80052b0:	d00e      	beq.n	80052d0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	681b      	ldr	r3, [r3, #0]
 80052b6:	4a15      	ldr	r2, [pc, #84]	@ (800530c <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 80052b8:	4293      	cmp	r3, r2
 80052ba:	d009      	beq.n	80052d0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	681b      	ldr	r3, [r3, #0]
 80052c0:	4a16      	ldr	r2, [pc, #88]	@ (800531c <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 80052c2:	4293      	cmp	r3, r2
 80052c4:	d004      	beq.n	80052d0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	681b      	ldr	r3, [r3, #0]
 80052ca:	4a11      	ldr	r2, [pc, #68]	@ (8005310 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 80052cc:	4293      	cmp	r3, r2
 80052ce:	d10c      	bne.n	80052ea <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80052d0:	68bb      	ldr	r3, [r7, #8]
 80052d2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80052d6:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80052d8:	683b      	ldr	r3, [r7, #0]
 80052da:	689b      	ldr	r3, [r3, #8]
 80052dc:	68ba      	ldr	r2, [r7, #8]
 80052de:	4313      	orrs	r3, r2
 80052e0:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	681b      	ldr	r3, [r3, #0]
 80052e6:	68ba      	ldr	r2, [r7, #8]
 80052e8:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	2201      	movs	r2, #1
 80052ee:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	2200      	movs	r2, #0
 80052f6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80052fa:	2300      	movs	r3, #0
}
 80052fc:	4618      	mov	r0, r3
 80052fe:	3714      	adds	r7, #20
 8005300:	46bd      	mov	sp, r7
 8005302:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005306:	4770      	bx	lr
 8005308:	40012c00 	.word	0x40012c00
 800530c:	40013400 	.word	0x40013400
 8005310:	40015000 	.word	0x40015000
 8005314:	40000400 	.word	0x40000400
 8005318:	40000800 	.word	0x40000800
 800531c:	40014000 	.word	0x40014000

08005320 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8005320:	b480      	push	{r7}
 8005322:	b085      	sub	sp, #20
 8005324:	af00      	add	r7, sp, #0
 8005326:	6078      	str	r0, [r7, #4]
 8005328:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800532a:	2300      	movs	r3, #0
 800532c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
#endif /* TIM_BDTR_BKF */
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005334:	2b01      	cmp	r3, #1
 8005336:	d101      	bne.n	800533c <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8005338:	2302      	movs	r3, #2
 800533a:	e06a      	b.n	8005412 <HAL_TIMEx_ConfigBreakDeadTime+0xf2>
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	2201      	movs	r2, #1
 8005340:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8005344:	68fb      	ldr	r3, [r7, #12]
 8005346:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800534a:	683b      	ldr	r3, [r7, #0]
 800534c:	68db      	ldr	r3, [r3, #12]
 800534e:	4313      	orrs	r3, r2
 8005350:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8005352:	68fb      	ldr	r3, [r7, #12]
 8005354:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8005358:	683b      	ldr	r3, [r7, #0]
 800535a:	689b      	ldr	r3, [r3, #8]
 800535c:	4313      	orrs	r3, r2
 800535e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8005360:	68fb      	ldr	r3, [r7, #12]
 8005362:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8005366:	683b      	ldr	r3, [r7, #0]
 8005368:	685b      	ldr	r3, [r3, #4]
 800536a:	4313      	orrs	r3, r2
 800536c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800536e:	68fb      	ldr	r3, [r7, #12]
 8005370:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8005374:	683b      	ldr	r3, [r7, #0]
 8005376:	681b      	ldr	r3, [r3, #0]
 8005378:	4313      	orrs	r3, r2
 800537a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800537c:	68fb      	ldr	r3, [r7, #12]
 800537e:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8005382:	683b      	ldr	r3, [r7, #0]
 8005384:	691b      	ldr	r3, [r3, #16]
 8005386:	4313      	orrs	r3, r2
 8005388:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800538a:	68fb      	ldr	r3, [r7, #12]
 800538c:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8005390:	683b      	ldr	r3, [r7, #0]
 8005392:	695b      	ldr	r3, [r3, #20]
 8005394:	4313      	orrs	r3, r2
 8005396:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8005398:	68fb      	ldr	r3, [r7, #12]
 800539a:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 800539e:	683b      	ldr	r3, [r7, #0]
 80053a0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80053a2:	4313      	orrs	r3, r2
 80053a4:	60fb      	str	r3, [r7, #12]
#if defined(TIM_BDTR_BKF)
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 80053a6:	68fb      	ldr	r3, [r7, #12]
 80053a8:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 80053ac:	683b      	ldr	r3, [r7, #0]
 80053ae:	699b      	ldr	r3, [r3, #24]
 80053b0:	041b      	lsls	r3, r3, #16
 80053b2:	4313      	orrs	r3, r2
 80053b4:	60fb      	str	r3, [r7, #12]
#endif /* TIM_BDTR_BKF */

#if defined(TIM_BDTR_BK2E)
  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	681b      	ldr	r3, [r3, #0]
 80053ba:	4a19      	ldr	r2, [pc, #100]	@ (8005420 <HAL_TIMEx_ConfigBreakDeadTime+0x100>)
 80053bc:	4293      	cmp	r3, r2
 80053be:	d009      	beq.n	80053d4 <HAL_TIMEx_ConfigBreakDeadTime+0xb4>
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	681b      	ldr	r3, [r3, #0]
 80053c4:	4a17      	ldr	r2, [pc, #92]	@ (8005424 <HAL_TIMEx_ConfigBreakDeadTime+0x104>)
 80053c6:	4293      	cmp	r3, r2
 80053c8:	d004      	beq.n	80053d4 <HAL_TIMEx_ConfigBreakDeadTime+0xb4>
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	681b      	ldr	r3, [r3, #0]
 80053ce:	4a16      	ldr	r2, [pc, #88]	@ (8005428 <HAL_TIMEx_ConfigBreakDeadTime+0x108>)
 80053d0:	4293      	cmp	r3, r2
 80053d2:	d115      	bne.n	8005400 <HAL_TIMEx_ConfigBreakDeadTime+0xe0>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 80053d4:	68fb      	ldr	r3, [r7, #12]
 80053d6:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 80053da:	683b      	ldr	r3, [r7, #0]
 80053dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80053de:	051b      	lsls	r3, r3, #20
 80053e0:	4313      	orrs	r3, r2
 80053e2:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 80053e4:	68fb      	ldr	r3, [r7, #12]
 80053e6:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 80053ea:	683b      	ldr	r3, [r7, #0]
 80053ec:	69db      	ldr	r3, [r3, #28]
 80053ee:	4313      	orrs	r3, r2
 80053f0:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 80053f2:	68fb      	ldr	r3, [r7, #12]
 80053f4:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 80053f8:	683b      	ldr	r3, [r7, #0]
 80053fa:	6a1b      	ldr	r3, [r3, #32]
 80053fc:	4313      	orrs	r3, r2
 80053fe:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_BDTR_BK2E */

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	681b      	ldr	r3, [r3, #0]
 8005404:	68fa      	ldr	r2, [r7, #12]
 8005406:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	2200      	movs	r2, #0
 800540c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005410:	2300      	movs	r3, #0
}
 8005412:	4618      	mov	r0, r3
 8005414:	3714      	adds	r7, #20
 8005416:	46bd      	mov	sp, r7
 8005418:	f85d 7b04 	ldr.w	r7, [sp], #4
 800541c:	4770      	bx	lr
 800541e:	bf00      	nop
 8005420:	40012c00 	.word	0x40012c00
 8005424:	40013400 	.word	0x40013400
 8005428:	40015000 	.word	0x40015000

0800542c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800542c:	b480      	push	{r7}
 800542e:	b083      	sub	sp, #12
 8005430:	af00      	add	r7, sp, #0
 8005432:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005434:	bf00      	nop
 8005436:	370c      	adds	r7, #12
 8005438:	46bd      	mov	sp, r7
 800543a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800543e:	4770      	bx	lr

08005440 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005440:	b480      	push	{r7}
 8005442:	b083      	sub	sp, #12
 8005444:	af00      	add	r7, sp, #0
 8005446:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005448:	bf00      	nop
 800544a:	370c      	adds	r7, #12
 800544c:	46bd      	mov	sp, r7
 800544e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005452:	4770      	bx	lr

08005454 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8005454:	b480      	push	{r7}
 8005456:	b083      	sub	sp, #12
 8005458:	af00      	add	r7, sp, #0
 800545a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800545c:	bf00      	nop
 800545e:	370c      	adds	r7, #12
 8005460:	46bd      	mov	sp, r7
 8005462:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005466:	4770      	bx	lr

08005468 <siprintf>:
 8005468:	b40e      	push	{r1, r2, r3}
 800546a:	b510      	push	{r4, lr}
 800546c:	b09d      	sub	sp, #116	@ 0x74
 800546e:	ab1f      	add	r3, sp, #124	@ 0x7c
 8005470:	9002      	str	r0, [sp, #8]
 8005472:	9006      	str	r0, [sp, #24]
 8005474:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8005478:	480a      	ldr	r0, [pc, #40]	@ (80054a4 <siprintf+0x3c>)
 800547a:	9107      	str	r1, [sp, #28]
 800547c:	9104      	str	r1, [sp, #16]
 800547e:	490a      	ldr	r1, [pc, #40]	@ (80054a8 <siprintf+0x40>)
 8005480:	f853 2b04 	ldr.w	r2, [r3], #4
 8005484:	9105      	str	r1, [sp, #20]
 8005486:	2400      	movs	r4, #0
 8005488:	a902      	add	r1, sp, #8
 800548a:	6800      	ldr	r0, [r0, #0]
 800548c:	9301      	str	r3, [sp, #4]
 800548e:	941b      	str	r4, [sp, #108]	@ 0x6c
 8005490:	f000 f9a2 	bl	80057d8 <_svfiprintf_r>
 8005494:	9b02      	ldr	r3, [sp, #8]
 8005496:	701c      	strb	r4, [r3, #0]
 8005498:	b01d      	add	sp, #116	@ 0x74
 800549a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800549e:	b003      	add	sp, #12
 80054a0:	4770      	bx	lr
 80054a2:	bf00      	nop
 80054a4:	20000018 	.word	0x20000018
 80054a8:	ffff0208 	.word	0xffff0208

080054ac <memset>:
 80054ac:	4402      	add	r2, r0
 80054ae:	4603      	mov	r3, r0
 80054b0:	4293      	cmp	r3, r2
 80054b2:	d100      	bne.n	80054b6 <memset+0xa>
 80054b4:	4770      	bx	lr
 80054b6:	f803 1b01 	strb.w	r1, [r3], #1
 80054ba:	e7f9      	b.n	80054b0 <memset+0x4>

080054bc <__errno>:
 80054bc:	4b01      	ldr	r3, [pc, #4]	@ (80054c4 <__errno+0x8>)
 80054be:	6818      	ldr	r0, [r3, #0]
 80054c0:	4770      	bx	lr
 80054c2:	bf00      	nop
 80054c4:	20000018 	.word	0x20000018

080054c8 <__libc_init_array>:
 80054c8:	b570      	push	{r4, r5, r6, lr}
 80054ca:	4d0d      	ldr	r5, [pc, #52]	@ (8005500 <__libc_init_array+0x38>)
 80054cc:	4c0d      	ldr	r4, [pc, #52]	@ (8005504 <__libc_init_array+0x3c>)
 80054ce:	1b64      	subs	r4, r4, r5
 80054d0:	10a4      	asrs	r4, r4, #2
 80054d2:	2600      	movs	r6, #0
 80054d4:	42a6      	cmp	r6, r4
 80054d6:	d109      	bne.n	80054ec <__libc_init_array+0x24>
 80054d8:	4d0b      	ldr	r5, [pc, #44]	@ (8005508 <__libc_init_array+0x40>)
 80054da:	4c0c      	ldr	r4, [pc, #48]	@ (800550c <__libc_init_array+0x44>)
 80054dc:	f000 fc64 	bl	8005da8 <_init>
 80054e0:	1b64      	subs	r4, r4, r5
 80054e2:	10a4      	asrs	r4, r4, #2
 80054e4:	2600      	movs	r6, #0
 80054e6:	42a6      	cmp	r6, r4
 80054e8:	d105      	bne.n	80054f6 <__libc_init_array+0x2e>
 80054ea:	bd70      	pop	{r4, r5, r6, pc}
 80054ec:	f855 3b04 	ldr.w	r3, [r5], #4
 80054f0:	4798      	blx	r3
 80054f2:	3601      	adds	r6, #1
 80054f4:	e7ee      	b.n	80054d4 <__libc_init_array+0xc>
 80054f6:	f855 3b04 	ldr.w	r3, [r5], #4
 80054fa:	4798      	blx	r3
 80054fc:	3601      	adds	r6, #1
 80054fe:	e7f2      	b.n	80054e6 <__libc_init_array+0x1e>
 8005500:	08005eb0 	.word	0x08005eb0
 8005504:	08005eb0 	.word	0x08005eb0
 8005508:	08005eb0 	.word	0x08005eb0
 800550c:	08005eb4 	.word	0x08005eb4

08005510 <__retarget_lock_acquire_recursive>:
 8005510:	4770      	bx	lr

08005512 <__retarget_lock_release_recursive>:
 8005512:	4770      	bx	lr

08005514 <memcpy>:
 8005514:	440a      	add	r2, r1
 8005516:	4291      	cmp	r1, r2
 8005518:	f100 33ff 	add.w	r3, r0, #4294967295
 800551c:	d100      	bne.n	8005520 <memcpy+0xc>
 800551e:	4770      	bx	lr
 8005520:	b510      	push	{r4, lr}
 8005522:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005526:	f803 4f01 	strb.w	r4, [r3, #1]!
 800552a:	4291      	cmp	r1, r2
 800552c:	d1f9      	bne.n	8005522 <memcpy+0xe>
 800552e:	bd10      	pop	{r4, pc}

08005530 <_free_r>:
 8005530:	b538      	push	{r3, r4, r5, lr}
 8005532:	4605      	mov	r5, r0
 8005534:	2900      	cmp	r1, #0
 8005536:	d041      	beq.n	80055bc <_free_r+0x8c>
 8005538:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800553c:	1f0c      	subs	r4, r1, #4
 800553e:	2b00      	cmp	r3, #0
 8005540:	bfb8      	it	lt
 8005542:	18e4      	addlt	r4, r4, r3
 8005544:	f000 f8e0 	bl	8005708 <__malloc_lock>
 8005548:	4a1d      	ldr	r2, [pc, #116]	@ (80055c0 <_free_r+0x90>)
 800554a:	6813      	ldr	r3, [r2, #0]
 800554c:	b933      	cbnz	r3, 800555c <_free_r+0x2c>
 800554e:	6063      	str	r3, [r4, #4]
 8005550:	6014      	str	r4, [r2, #0]
 8005552:	4628      	mov	r0, r5
 8005554:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005558:	f000 b8dc 	b.w	8005714 <__malloc_unlock>
 800555c:	42a3      	cmp	r3, r4
 800555e:	d908      	bls.n	8005572 <_free_r+0x42>
 8005560:	6820      	ldr	r0, [r4, #0]
 8005562:	1821      	adds	r1, r4, r0
 8005564:	428b      	cmp	r3, r1
 8005566:	bf01      	itttt	eq
 8005568:	6819      	ldreq	r1, [r3, #0]
 800556a:	685b      	ldreq	r3, [r3, #4]
 800556c:	1809      	addeq	r1, r1, r0
 800556e:	6021      	streq	r1, [r4, #0]
 8005570:	e7ed      	b.n	800554e <_free_r+0x1e>
 8005572:	461a      	mov	r2, r3
 8005574:	685b      	ldr	r3, [r3, #4]
 8005576:	b10b      	cbz	r3, 800557c <_free_r+0x4c>
 8005578:	42a3      	cmp	r3, r4
 800557a:	d9fa      	bls.n	8005572 <_free_r+0x42>
 800557c:	6811      	ldr	r1, [r2, #0]
 800557e:	1850      	adds	r0, r2, r1
 8005580:	42a0      	cmp	r0, r4
 8005582:	d10b      	bne.n	800559c <_free_r+0x6c>
 8005584:	6820      	ldr	r0, [r4, #0]
 8005586:	4401      	add	r1, r0
 8005588:	1850      	adds	r0, r2, r1
 800558a:	4283      	cmp	r3, r0
 800558c:	6011      	str	r1, [r2, #0]
 800558e:	d1e0      	bne.n	8005552 <_free_r+0x22>
 8005590:	6818      	ldr	r0, [r3, #0]
 8005592:	685b      	ldr	r3, [r3, #4]
 8005594:	6053      	str	r3, [r2, #4]
 8005596:	4408      	add	r0, r1
 8005598:	6010      	str	r0, [r2, #0]
 800559a:	e7da      	b.n	8005552 <_free_r+0x22>
 800559c:	d902      	bls.n	80055a4 <_free_r+0x74>
 800559e:	230c      	movs	r3, #12
 80055a0:	602b      	str	r3, [r5, #0]
 80055a2:	e7d6      	b.n	8005552 <_free_r+0x22>
 80055a4:	6820      	ldr	r0, [r4, #0]
 80055a6:	1821      	adds	r1, r4, r0
 80055a8:	428b      	cmp	r3, r1
 80055aa:	bf04      	itt	eq
 80055ac:	6819      	ldreq	r1, [r3, #0]
 80055ae:	685b      	ldreq	r3, [r3, #4]
 80055b0:	6063      	str	r3, [r4, #4]
 80055b2:	bf04      	itt	eq
 80055b4:	1809      	addeq	r1, r1, r0
 80055b6:	6021      	streq	r1, [r4, #0]
 80055b8:	6054      	str	r4, [r2, #4]
 80055ba:	e7ca      	b.n	8005552 <_free_r+0x22>
 80055bc:	bd38      	pop	{r3, r4, r5, pc}
 80055be:	bf00      	nop
 80055c0:	20000328 	.word	0x20000328

080055c4 <sbrk_aligned>:
 80055c4:	b570      	push	{r4, r5, r6, lr}
 80055c6:	4e0f      	ldr	r6, [pc, #60]	@ (8005604 <sbrk_aligned+0x40>)
 80055c8:	460c      	mov	r4, r1
 80055ca:	6831      	ldr	r1, [r6, #0]
 80055cc:	4605      	mov	r5, r0
 80055ce:	b911      	cbnz	r1, 80055d6 <sbrk_aligned+0x12>
 80055d0:	f000 fba4 	bl	8005d1c <_sbrk_r>
 80055d4:	6030      	str	r0, [r6, #0]
 80055d6:	4621      	mov	r1, r4
 80055d8:	4628      	mov	r0, r5
 80055da:	f000 fb9f 	bl	8005d1c <_sbrk_r>
 80055de:	1c43      	adds	r3, r0, #1
 80055e0:	d103      	bne.n	80055ea <sbrk_aligned+0x26>
 80055e2:	f04f 34ff 	mov.w	r4, #4294967295
 80055e6:	4620      	mov	r0, r4
 80055e8:	bd70      	pop	{r4, r5, r6, pc}
 80055ea:	1cc4      	adds	r4, r0, #3
 80055ec:	f024 0403 	bic.w	r4, r4, #3
 80055f0:	42a0      	cmp	r0, r4
 80055f2:	d0f8      	beq.n	80055e6 <sbrk_aligned+0x22>
 80055f4:	1a21      	subs	r1, r4, r0
 80055f6:	4628      	mov	r0, r5
 80055f8:	f000 fb90 	bl	8005d1c <_sbrk_r>
 80055fc:	3001      	adds	r0, #1
 80055fe:	d1f2      	bne.n	80055e6 <sbrk_aligned+0x22>
 8005600:	e7ef      	b.n	80055e2 <sbrk_aligned+0x1e>
 8005602:	bf00      	nop
 8005604:	20000324 	.word	0x20000324

08005608 <_malloc_r>:
 8005608:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800560c:	1ccd      	adds	r5, r1, #3
 800560e:	f025 0503 	bic.w	r5, r5, #3
 8005612:	3508      	adds	r5, #8
 8005614:	2d0c      	cmp	r5, #12
 8005616:	bf38      	it	cc
 8005618:	250c      	movcc	r5, #12
 800561a:	2d00      	cmp	r5, #0
 800561c:	4606      	mov	r6, r0
 800561e:	db01      	blt.n	8005624 <_malloc_r+0x1c>
 8005620:	42a9      	cmp	r1, r5
 8005622:	d904      	bls.n	800562e <_malloc_r+0x26>
 8005624:	230c      	movs	r3, #12
 8005626:	6033      	str	r3, [r6, #0]
 8005628:	2000      	movs	r0, #0
 800562a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800562e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8005704 <_malloc_r+0xfc>
 8005632:	f000 f869 	bl	8005708 <__malloc_lock>
 8005636:	f8d8 3000 	ldr.w	r3, [r8]
 800563a:	461c      	mov	r4, r3
 800563c:	bb44      	cbnz	r4, 8005690 <_malloc_r+0x88>
 800563e:	4629      	mov	r1, r5
 8005640:	4630      	mov	r0, r6
 8005642:	f7ff ffbf 	bl	80055c4 <sbrk_aligned>
 8005646:	1c43      	adds	r3, r0, #1
 8005648:	4604      	mov	r4, r0
 800564a:	d158      	bne.n	80056fe <_malloc_r+0xf6>
 800564c:	f8d8 4000 	ldr.w	r4, [r8]
 8005650:	4627      	mov	r7, r4
 8005652:	2f00      	cmp	r7, #0
 8005654:	d143      	bne.n	80056de <_malloc_r+0xd6>
 8005656:	2c00      	cmp	r4, #0
 8005658:	d04b      	beq.n	80056f2 <_malloc_r+0xea>
 800565a:	6823      	ldr	r3, [r4, #0]
 800565c:	4639      	mov	r1, r7
 800565e:	4630      	mov	r0, r6
 8005660:	eb04 0903 	add.w	r9, r4, r3
 8005664:	f000 fb5a 	bl	8005d1c <_sbrk_r>
 8005668:	4581      	cmp	r9, r0
 800566a:	d142      	bne.n	80056f2 <_malloc_r+0xea>
 800566c:	6821      	ldr	r1, [r4, #0]
 800566e:	1a6d      	subs	r5, r5, r1
 8005670:	4629      	mov	r1, r5
 8005672:	4630      	mov	r0, r6
 8005674:	f7ff ffa6 	bl	80055c4 <sbrk_aligned>
 8005678:	3001      	adds	r0, #1
 800567a:	d03a      	beq.n	80056f2 <_malloc_r+0xea>
 800567c:	6823      	ldr	r3, [r4, #0]
 800567e:	442b      	add	r3, r5
 8005680:	6023      	str	r3, [r4, #0]
 8005682:	f8d8 3000 	ldr.w	r3, [r8]
 8005686:	685a      	ldr	r2, [r3, #4]
 8005688:	bb62      	cbnz	r2, 80056e4 <_malloc_r+0xdc>
 800568a:	f8c8 7000 	str.w	r7, [r8]
 800568e:	e00f      	b.n	80056b0 <_malloc_r+0xa8>
 8005690:	6822      	ldr	r2, [r4, #0]
 8005692:	1b52      	subs	r2, r2, r5
 8005694:	d420      	bmi.n	80056d8 <_malloc_r+0xd0>
 8005696:	2a0b      	cmp	r2, #11
 8005698:	d917      	bls.n	80056ca <_malloc_r+0xc2>
 800569a:	1961      	adds	r1, r4, r5
 800569c:	42a3      	cmp	r3, r4
 800569e:	6025      	str	r5, [r4, #0]
 80056a0:	bf18      	it	ne
 80056a2:	6059      	strne	r1, [r3, #4]
 80056a4:	6863      	ldr	r3, [r4, #4]
 80056a6:	bf08      	it	eq
 80056a8:	f8c8 1000 	streq.w	r1, [r8]
 80056ac:	5162      	str	r2, [r4, r5]
 80056ae:	604b      	str	r3, [r1, #4]
 80056b0:	4630      	mov	r0, r6
 80056b2:	f000 f82f 	bl	8005714 <__malloc_unlock>
 80056b6:	f104 000b 	add.w	r0, r4, #11
 80056ba:	1d23      	adds	r3, r4, #4
 80056bc:	f020 0007 	bic.w	r0, r0, #7
 80056c0:	1ac2      	subs	r2, r0, r3
 80056c2:	bf1c      	itt	ne
 80056c4:	1a1b      	subne	r3, r3, r0
 80056c6:	50a3      	strne	r3, [r4, r2]
 80056c8:	e7af      	b.n	800562a <_malloc_r+0x22>
 80056ca:	6862      	ldr	r2, [r4, #4]
 80056cc:	42a3      	cmp	r3, r4
 80056ce:	bf0c      	ite	eq
 80056d0:	f8c8 2000 	streq.w	r2, [r8]
 80056d4:	605a      	strne	r2, [r3, #4]
 80056d6:	e7eb      	b.n	80056b0 <_malloc_r+0xa8>
 80056d8:	4623      	mov	r3, r4
 80056da:	6864      	ldr	r4, [r4, #4]
 80056dc:	e7ae      	b.n	800563c <_malloc_r+0x34>
 80056de:	463c      	mov	r4, r7
 80056e0:	687f      	ldr	r7, [r7, #4]
 80056e2:	e7b6      	b.n	8005652 <_malloc_r+0x4a>
 80056e4:	461a      	mov	r2, r3
 80056e6:	685b      	ldr	r3, [r3, #4]
 80056e8:	42a3      	cmp	r3, r4
 80056ea:	d1fb      	bne.n	80056e4 <_malloc_r+0xdc>
 80056ec:	2300      	movs	r3, #0
 80056ee:	6053      	str	r3, [r2, #4]
 80056f0:	e7de      	b.n	80056b0 <_malloc_r+0xa8>
 80056f2:	230c      	movs	r3, #12
 80056f4:	6033      	str	r3, [r6, #0]
 80056f6:	4630      	mov	r0, r6
 80056f8:	f000 f80c 	bl	8005714 <__malloc_unlock>
 80056fc:	e794      	b.n	8005628 <_malloc_r+0x20>
 80056fe:	6005      	str	r5, [r0, #0]
 8005700:	e7d6      	b.n	80056b0 <_malloc_r+0xa8>
 8005702:	bf00      	nop
 8005704:	20000328 	.word	0x20000328

08005708 <__malloc_lock>:
 8005708:	4801      	ldr	r0, [pc, #4]	@ (8005710 <__malloc_lock+0x8>)
 800570a:	f7ff bf01 	b.w	8005510 <__retarget_lock_acquire_recursive>
 800570e:	bf00      	nop
 8005710:	20000320 	.word	0x20000320

08005714 <__malloc_unlock>:
 8005714:	4801      	ldr	r0, [pc, #4]	@ (800571c <__malloc_unlock+0x8>)
 8005716:	f7ff befc 	b.w	8005512 <__retarget_lock_release_recursive>
 800571a:	bf00      	nop
 800571c:	20000320 	.word	0x20000320

08005720 <__ssputs_r>:
 8005720:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005724:	688e      	ldr	r6, [r1, #8]
 8005726:	461f      	mov	r7, r3
 8005728:	42be      	cmp	r6, r7
 800572a:	680b      	ldr	r3, [r1, #0]
 800572c:	4682      	mov	sl, r0
 800572e:	460c      	mov	r4, r1
 8005730:	4690      	mov	r8, r2
 8005732:	d82d      	bhi.n	8005790 <__ssputs_r+0x70>
 8005734:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8005738:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800573c:	d026      	beq.n	800578c <__ssputs_r+0x6c>
 800573e:	6965      	ldr	r5, [r4, #20]
 8005740:	6909      	ldr	r1, [r1, #16]
 8005742:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8005746:	eba3 0901 	sub.w	r9, r3, r1
 800574a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800574e:	1c7b      	adds	r3, r7, #1
 8005750:	444b      	add	r3, r9
 8005752:	106d      	asrs	r5, r5, #1
 8005754:	429d      	cmp	r5, r3
 8005756:	bf38      	it	cc
 8005758:	461d      	movcc	r5, r3
 800575a:	0553      	lsls	r3, r2, #21
 800575c:	d527      	bpl.n	80057ae <__ssputs_r+0x8e>
 800575e:	4629      	mov	r1, r5
 8005760:	f7ff ff52 	bl	8005608 <_malloc_r>
 8005764:	4606      	mov	r6, r0
 8005766:	b360      	cbz	r0, 80057c2 <__ssputs_r+0xa2>
 8005768:	6921      	ldr	r1, [r4, #16]
 800576a:	464a      	mov	r2, r9
 800576c:	f7ff fed2 	bl	8005514 <memcpy>
 8005770:	89a3      	ldrh	r3, [r4, #12]
 8005772:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8005776:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800577a:	81a3      	strh	r3, [r4, #12]
 800577c:	6126      	str	r6, [r4, #16]
 800577e:	6165      	str	r5, [r4, #20]
 8005780:	444e      	add	r6, r9
 8005782:	eba5 0509 	sub.w	r5, r5, r9
 8005786:	6026      	str	r6, [r4, #0]
 8005788:	60a5      	str	r5, [r4, #8]
 800578a:	463e      	mov	r6, r7
 800578c:	42be      	cmp	r6, r7
 800578e:	d900      	bls.n	8005792 <__ssputs_r+0x72>
 8005790:	463e      	mov	r6, r7
 8005792:	6820      	ldr	r0, [r4, #0]
 8005794:	4632      	mov	r2, r6
 8005796:	4641      	mov	r1, r8
 8005798:	f000 faa6 	bl	8005ce8 <memmove>
 800579c:	68a3      	ldr	r3, [r4, #8]
 800579e:	1b9b      	subs	r3, r3, r6
 80057a0:	60a3      	str	r3, [r4, #8]
 80057a2:	6823      	ldr	r3, [r4, #0]
 80057a4:	4433      	add	r3, r6
 80057a6:	6023      	str	r3, [r4, #0]
 80057a8:	2000      	movs	r0, #0
 80057aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80057ae:	462a      	mov	r2, r5
 80057b0:	f000 fac4 	bl	8005d3c <_realloc_r>
 80057b4:	4606      	mov	r6, r0
 80057b6:	2800      	cmp	r0, #0
 80057b8:	d1e0      	bne.n	800577c <__ssputs_r+0x5c>
 80057ba:	6921      	ldr	r1, [r4, #16]
 80057bc:	4650      	mov	r0, sl
 80057be:	f7ff feb7 	bl	8005530 <_free_r>
 80057c2:	230c      	movs	r3, #12
 80057c4:	f8ca 3000 	str.w	r3, [sl]
 80057c8:	89a3      	ldrh	r3, [r4, #12]
 80057ca:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80057ce:	81a3      	strh	r3, [r4, #12]
 80057d0:	f04f 30ff 	mov.w	r0, #4294967295
 80057d4:	e7e9      	b.n	80057aa <__ssputs_r+0x8a>
	...

080057d8 <_svfiprintf_r>:
 80057d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80057dc:	4698      	mov	r8, r3
 80057de:	898b      	ldrh	r3, [r1, #12]
 80057e0:	061b      	lsls	r3, r3, #24
 80057e2:	b09d      	sub	sp, #116	@ 0x74
 80057e4:	4607      	mov	r7, r0
 80057e6:	460d      	mov	r5, r1
 80057e8:	4614      	mov	r4, r2
 80057ea:	d510      	bpl.n	800580e <_svfiprintf_r+0x36>
 80057ec:	690b      	ldr	r3, [r1, #16]
 80057ee:	b973      	cbnz	r3, 800580e <_svfiprintf_r+0x36>
 80057f0:	2140      	movs	r1, #64	@ 0x40
 80057f2:	f7ff ff09 	bl	8005608 <_malloc_r>
 80057f6:	6028      	str	r0, [r5, #0]
 80057f8:	6128      	str	r0, [r5, #16]
 80057fa:	b930      	cbnz	r0, 800580a <_svfiprintf_r+0x32>
 80057fc:	230c      	movs	r3, #12
 80057fe:	603b      	str	r3, [r7, #0]
 8005800:	f04f 30ff 	mov.w	r0, #4294967295
 8005804:	b01d      	add	sp, #116	@ 0x74
 8005806:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800580a:	2340      	movs	r3, #64	@ 0x40
 800580c:	616b      	str	r3, [r5, #20]
 800580e:	2300      	movs	r3, #0
 8005810:	9309      	str	r3, [sp, #36]	@ 0x24
 8005812:	2320      	movs	r3, #32
 8005814:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8005818:	f8cd 800c 	str.w	r8, [sp, #12]
 800581c:	2330      	movs	r3, #48	@ 0x30
 800581e:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 80059bc <_svfiprintf_r+0x1e4>
 8005822:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8005826:	f04f 0901 	mov.w	r9, #1
 800582a:	4623      	mov	r3, r4
 800582c:	469a      	mov	sl, r3
 800582e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005832:	b10a      	cbz	r2, 8005838 <_svfiprintf_r+0x60>
 8005834:	2a25      	cmp	r2, #37	@ 0x25
 8005836:	d1f9      	bne.n	800582c <_svfiprintf_r+0x54>
 8005838:	ebba 0b04 	subs.w	fp, sl, r4
 800583c:	d00b      	beq.n	8005856 <_svfiprintf_r+0x7e>
 800583e:	465b      	mov	r3, fp
 8005840:	4622      	mov	r2, r4
 8005842:	4629      	mov	r1, r5
 8005844:	4638      	mov	r0, r7
 8005846:	f7ff ff6b 	bl	8005720 <__ssputs_r>
 800584a:	3001      	adds	r0, #1
 800584c:	f000 80a7 	beq.w	800599e <_svfiprintf_r+0x1c6>
 8005850:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005852:	445a      	add	r2, fp
 8005854:	9209      	str	r2, [sp, #36]	@ 0x24
 8005856:	f89a 3000 	ldrb.w	r3, [sl]
 800585a:	2b00      	cmp	r3, #0
 800585c:	f000 809f 	beq.w	800599e <_svfiprintf_r+0x1c6>
 8005860:	2300      	movs	r3, #0
 8005862:	f04f 32ff 	mov.w	r2, #4294967295
 8005866:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800586a:	f10a 0a01 	add.w	sl, sl, #1
 800586e:	9304      	str	r3, [sp, #16]
 8005870:	9307      	str	r3, [sp, #28]
 8005872:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8005876:	931a      	str	r3, [sp, #104]	@ 0x68
 8005878:	4654      	mov	r4, sl
 800587a:	2205      	movs	r2, #5
 800587c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005880:	484e      	ldr	r0, [pc, #312]	@ (80059bc <_svfiprintf_r+0x1e4>)
 8005882:	f7fa fcc5 	bl	8000210 <memchr>
 8005886:	9a04      	ldr	r2, [sp, #16]
 8005888:	b9d8      	cbnz	r0, 80058c2 <_svfiprintf_r+0xea>
 800588a:	06d0      	lsls	r0, r2, #27
 800588c:	bf44      	itt	mi
 800588e:	2320      	movmi	r3, #32
 8005890:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005894:	0711      	lsls	r1, r2, #28
 8005896:	bf44      	itt	mi
 8005898:	232b      	movmi	r3, #43	@ 0x2b
 800589a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800589e:	f89a 3000 	ldrb.w	r3, [sl]
 80058a2:	2b2a      	cmp	r3, #42	@ 0x2a
 80058a4:	d015      	beq.n	80058d2 <_svfiprintf_r+0xfa>
 80058a6:	9a07      	ldr	r2, [sp, #28]
 80058a8:	4654      	mov	r4, sl
 80058aa:	2000      	movs	r0, #0
 80058ac:	f04f 0c0a 	mov.w	ip, #10
 80058b0:	4621      	mov	r1, r4
 80058b2:	f811 3b01 	ldrb.w	r3, [r1], #1
 80058b6:	3b30      	subs	r3, #48	@ 0x30
 80058b8:	2b09      	cmp	r3, #9
 80058ba:	d94b      	bls.n	8005954 <_svfiprintf_r+0x17c>
 80058bc:	b1b0      	cbz	r0, 80058ec <_svfiprintf_r+0x114>
 80058be:	9207      	str	r2, [sp, #28]
 80058c0:	e014      	b.n	80058ec <_svfiprintf_r+0x114>
 80058c2:	eba0 0308 	sub.w	r3, r0, r8
 80058c6:	fa09 f303 	lsl.w	r3, r9, r3
 80058ca:	4313      	orrs	r3, r2
 80058cc:	9304      	str	r3, [sp, #16]
 80058ce:	46a2      	mov	sl, r4
 80058d0:	e7d2      	b.n	8005878 <_svfiprintf_r+0xa0>
 80058d2:	9b03      	ldr	r3, [sp, #12]
 80058d4:	1d19      	adds	r1, r3, #4
 80058d6:	681b      	ldr	r3, [r3, #0]
 80058d8:	9103      	str	r1, [sp, #12]
 80058da:	2b00      	cmp	r3, #0
 80058dc:	bfbb      	ittet	lt
 80058de:	425b      	neglt	r3, r3
 80058e0:	f042 0202 	orrlt.w	r2, r2, #2
 80058e4:	9307      	strge	r3, [sp, #28]
 80058e6:	9307      	strlt	r3, [sp, #28]
 80058e8:	bfb8      	it	lt
 80058ea:	9204      	strlt	r2, [sp, #16]
 80058ec:	7823      	ldrb	r3, [r4, #0]
 80058ee:	2b2e      	cmp	r3, #46	@ 0x2e
 80058f0:	d10a      	bne.n	8005908 <_svfiprintf_r+0x130>
 80058f2:	7863      	ldrb	r3, [r4, #1]
 80058f4:	2b2a      	cmp	r3, #42	@ 0x2a
 80058f6:	d132      	bne.n	800595e <_svfiprintf_r+0x186>
 80058f8:	9b03      	ldr	r3, [sp, #12]
 80058fa:	1d1a      	adds	r2, r3, #4
 80058fc:	681b      	ldr	r3, [r3, #0]
 80058fe:	9203      	str	r2, [sp, #12]
 8005900:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8005904:	3402      	adds	r4, #2
 8005906:	9305      	str	r3, [sp, #20]
 8005908:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 80059cc <_svfiprintf_r+0x1f4>
 800590c:	7821      	ldrb	r1, [r4, #0]
 800590e:	2203      	movs	r2, #3
 8005910:	4650      	mov	r0, sl
 8005912:	f7fa fc7d 	bl	8000210 <memchr>
 8005916:	b138      	cbz	r0, 8005928 <_svfiprintf_r+0x150>
 8005918:	9b04      	ldr	r3, [sp, #16]
 800591a:	eba0 000a 	sub.w	r0, r0, sl
 800591e:	2240      	movs	r2, #64	@ 0x40
 8005920:	4082      	lsls	r2, r0
 8005922:	4313      	orrs	r3, r2
 8005924:	3401      	adds	r4, #1
 8005926:	9304      	str	r3, [sp, #16]
 8005928:	f814 1b01 	ldrb.w	r1, [r4], #1
 800592c:	4824      	ldr	r0, [pc, #144]	@ (80059c0 <_svfiprintf_r+0x1e8>)
 800592e:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8005932:	2206      	movs	r2, #6
 8005934:	f7fa fc6c 	bl	8000210 <memchr>
 8005938:	2800      	cmp	r0, #0
 800593a:	d036      	beq.n	80059aa <_svfiprintf_r+0x1d2>
 800593c:	4b21      	ldr	r3, [pc, #132]	@ (80059c4 <_svfiprintf_r+0x1ec>)
 800593e:	bb1b      	cbnz	r3, 8005988 <_svfiprintf_r+0x1b0>
 8005940:	9b03      	ldr	r3, [sp, #12]
 8005942:	3307      	adds	r3, #7
 8005944:	f023 0307 	bic.w	r3, r3, #7
 8005948:	3308      	adds	r3, #8
 800594a:	9303      	str	r3, [sp, #12]
 800594c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800594e:	4433      	add	r3, r6
 8005950:	9309      	str	r3, [sp, #36]	@ 0x24
 8005952:	e76a      	b.n	800582a <_svfiprintf_r+0x52>
 8005954:	fb0c 3202 	mla	r2, ip, r2, r3
 8005958:	460c      	mov	r4, r1
 800595a:	2001      	movs	r0, #1
 800595c:	e7a8      	b.n	80058b0 <_svfiprintf_r+0xd8>
 800595e:	2300      	movs	r3, #0
 8005960:	3401      	adds	r4, #1
 8005962:	9305      	str	r3, [sp, #20]
 8005964:	4619      	mov	r1, r3
 8005966:	f04f 0c0a 	mov.w	ip, #10
 800596a:	4620      	mov	r0, r4
 800596c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005970:	3a30      	subs	r2, #48	@ 0x30
 8005972:	2a09      	cmp	r2, #9
 8005974:	d903      	bls.n	800597e <_svfiprintf_r+0x1a6>
 8005976:	2b00      	cmp	r3, #0
 8005978:	d0c6      	beq.n	8005908 <_svfiprintf_r+0x130>
 800597a:	9105      	str	r1, [sp, #20]
 800597c:	e7c4      	b.n	8005908 <_svfiprintf_r+0x130>
 800597e:	fb0c 2101 	mla	r1, ip, r1, r2
 8005982:	4604      	mov	r4, r0
 8005984:	2301      	movs	r3, #1
 8005986:	e7f0      	b.n	800596a <_svfiprintf_r+0x192>
 8005988:	ab03      	add	r3, sp, #12
 800598a:	9300      	str	r3, [sp, #0]
 800598c:	462a      	mov	r2, r5
 800598e:	4b0e      	ldr	r3, [pc, #56]	@ (80059c8 <_svfiprintf_r+0x1f0>)
 8005990:	a904      	add	r1, sp, #16
 8005992:	4638      	mov	r0, r7
 8005994:	f3af 8000 	nop.w
 8005998:	1c42      	adds	r2, r0, #1
 800599a:	4606      	mov	r6, r0
 800599c:	d1d6      	bne.n	800594c <_svfiprintf_r+0x174>
 800599e:	89ab      	ldrh	r3, [r5, #12]
 80059a0:	065b      	lsls	r3, r3, #25
 80059a2:	f53f af2d 	bmi.w	8005800 <_svfiprintf_r+0x28>
 80059a6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80059a8:	e72c      	b.n	8005804 <_svfiprintf_r+0x2c>
 80059aa:	ab03      	add	r3, sp, #12
 80059ac:	9300      	str	r3, [sp, #0]
 80059ae:	462a      	mov	r2, r5
 80059b0:	4b05      	ldr	r3, [pc, #20]	@ (80059c8 <_svfiprintf_r+0x1f0>)
 80059b2:	a904      	add	r1, sp, #16
 80059b4:	4638      	mov	r0, r7
 80059b6:	f000 f879 	bl	8005aac <_printf_i>
 80059ba:	e7ed      	b.n	8005998 <_svfiprintf_r+0x1c0>
 80059bc:	08005e74 	.word	0x08005e74
 80059c0:	08005e7e 	.word	0x08005e7e
 80059c4:	00000000 	.word	0x00000000
 80059c8:	08005721 	.word	0x08005721
 80059cc:	08005e7a 	.word	0x08005e7a

080059d0 <_printf_common>:
 80059d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80059d4:	4616      	mov	r6, r2
 80059d6:	4698      	mov	r8, r3
 80059d8:	688a      	ldr	r2, [r1, #8]
 80059da:	690b      	ldr	r3, [r1, #16]
 80059dc:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80059e0:	4293      	cmp	r3, r2
 80059e2:	bfb8      	it	lt
 80059e4:	4613      	movlt	r3, r2
 80059e6:	6033      	str	r3, [r6, #0]
 80059e8:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80059ec:	4607      	mov	r7, r0
 80059ee:	460c      	mov	r4, r1
 80059f0:	b10a      	cbz	r2, 80059f6 <_printf_common+0x26>
 80059f2:	3301      	adds	r3, #1
 80059f4:	6033      	str	r3, [r6, #0]
 80059f6:	6823      	ldr	r3, [r4, #0]
 80059f8:	0699      	lsls	r1, r3, #26
 80059fa:	bf42      	ittt	mi
 80059fc:	6833      	ldrmi	r3, [r6, #0]
 80059fe:	3302      	addmi	r3, #2
 8005a00:	6033      	strmi	r3, [r6, #0]
 8005a02:	6825      	ldr	r5, [r4, #0]
 8005a04:	f015 0506 	ands.w	r5, r5, #6
 8005a08:	d106      	bne.n	8005a18 <_printf_common+0x48>
 8005a0a:	f104 0a19 	add.w	sl, r4, #25
 8005a0e:	68e3      	ldr	r3, [r4, #12]
 8005a10:	6832      	ldr	r2, [r6, #0]
 8005a12:	1a9b      	subs	r3, r3, r2
 8005a14:	42ab      	cmp	r3, r5
 8005a16:	dc26      	bgt.n	8005a66 <_printf_common+0x96>
 8005a18:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8005a1c:	6822      	ldr	r2, [r4, #0]
 8005a1e:	3b00      	subs	r3, #0
 8005a20:	bf18      	it	ne
 8005a22:	2301      	movne	r3, #1
 8005a24:	0692      	lsls	r2, r2, #26
 8005a26:	d42b      	bmi.n	8005a80 <_printf_common+0xb0>
 8005a28:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8005a2c:	4641      	mov	r1, r8
 8005a2e:	4638      	mov	r0, r7
 8005a30:	47c8      	blx	r9
 8005a32:	3001      	adds	r0, #1
 8005a34:	d01e      	beq.n	8005a74 <_printf_common+0xa4>
 8005a36:	6823      	ldr	r3, [r4, #0]
 8005a38:	6922      	ldr	r2, [r4, #16]
 8005a3a:	f003 0306 	and.w	r3, r3, #6
 8005a3e:	2b04      	cmp	r3, #4
 8005a40:	bf02      	ittt	eq
 8005a42:	68e5      	ldreq	r5, [r4, #12]
 8005a44:	6833      	ldreq	r3, [r6, #0]
 8005a46:	1aed      	subeq	r5, r5, r3
 8005a48:	68a3      	ldr	r3, [r4, #8]
 8005a4a:	bf0c      	ite	eq
 8005a4c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005a50:	2500      	movne	r5, #0
 8005a52:	4293      	cmp	r3, r2
 8005a54:	bfc4      	itt	gt
 8005a56:	1a9b      	subgt	r3, r3, r2
 8005a58:	18ed      	addgt	r5, r5, r3
 8005a5a:	2600      	movs	r6, #0
 8005a5c:	341a      	adds	r4, #26
 8005a5e:	42b5      	cmp	r5, r6
 8005a60:	d11a      	bne.n	8005a98 <_printf_common+0xc8>
 8005a62:	2000      	movs	r0, #0
 8005a64:	e008      	b.n	8005a78 <_printf_common+0xa8>
 8005a66:	2301      	movs	r3, #1
 8005a68:	4652      	mov	r2, sl
 8005a6a:	4641      	mov	r1, r8
 8005a6c:	4638      	mov	r0, r7
 8005a6e:	47c8      	blx	r9
 8005a70:	3001      	adds	r0, #1
 8005a72:	d103      	bne.n	8005a7c <_printf_common+0xac>
 8005a74:	f04f 30ff 	mov.w	r0, #4294967295
 8005a78:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005a7c:	3501      	adds	r5, #1
 8005a7e:	e7c6      	b.n	8005a0e <_printf_common+0x3e>
 8005a80:	18e1      	adds	r1, r4, r3
 8005a82:	1c5a      	adds	r2, r3, #1
 8005a84:	2030      	movs	r0, #48	@ 0x30
 8005a86:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8005a8a:	4422      	add	r2, r4
 8005a8c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8005a90:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8005a94:	3302      	adds	r3, #2
 8005a96:	e7c7      	b.n	8005a28 <_printf_common+0x58>
 8005a98:	2301      	movs	r3, #1
 8005a9a:	4622      	mov	r2, r4
 8005a9c:	4641      	mov	r1, r8
 8005a9e:	4638      	mov	r0, r7
 8005aa0:	47c8      	blx	r9
 8005aa2:	3001      	adds	r0, #1
 8005aa4:	d0e6      	beq.n	8005a74 <_printf_common+0xa4>
 8005aa6:	3601      	adds	r6, #1
 8005aa8:	e7d9      	b.n	8005a5e <_printf_common+0x8e>
	...

08005aac <_printf_i>:
 8005aac:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005ab0:	7e0f      	ldrb	r7, [r1, #24]
 8005ab2:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8005ab4:	2f78      	cmp	r7, #120	@ 0x78
 8005ab6:	4691      	mov	r9, r2
 8005ab8:	4680      	mov	r8, r0
 8005aba:	460c      	mov	r4, r1
 8005abc:	469a      	mov	sl, r3
 8005abe:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8005ac2:	d807      	bhi.n	8005ad4 <_printf_i+0x28>
 8005ac4:	2f62      	cmp	r7, #98	@ 0x62
 8005ac6:	d80a      	bhi.n	8005ade <_printf_i+0x32>
 8005ac8:	2f00      	cmp	r7, #0
 8005aca:	f000 80d1 	beq.w	8005c70 <_printf_i+0x1c4>
 8005ace:	2f58      	cmp	r7, #88	@ 0x58
 8005ad0:	f000 80b8 	beq.w	8005c44 <_printf_i+0x198>
 8005ad4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005ad8:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8005adc:	e03a      	b.n	8005b54 <_printf_i+0xa8>
 8005ade:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8005ae2:	2b15      	cmp	r3, #21
 8005ae4:	d8f6      	bhi.n	8005ad4 <_printf_i+0x28>
 8005ae6:	a101      	add	r1, pc, #4	@ (adr r1, 8005aec <_printf_i+0x40>)
 8005ae8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005aec:	08005b45 	.word	0x08005b45
 8005af0:	08005b59 	.word	0x08005b59
 8005af4:	08005ad5 	.word	0x08005ad5
 8005af8:	08005ad5 	.word	0x08005ad5
 8005afc:	08005ad5 	.word	0x08005ad5
 8005b00:	08005ad5 	.word	0x08005ad5
 8005b04:	08005b59 	.word	0x08005b59
 8005b08:	08005ad5 	.word	0x08005ad5
 8005b0c:	08005ad5 	.word	0x08005ad5
 8005b10:	08005ad5 	.word	0x08005ad5
 8005b14:	08005ad5 	.word	0x08005ad5
 8005b18:	08005c57 	.word	0x08005c57
 8005b1c:	08005b83 	.word	0x08005b83
 8005b20:	08005c11 	.word	0x08005c11
 8005b24:	08005ad5 	.word	0x08005ad5
 8005b28:	08005ad5 	.word	0x08005ad5
 8005b2c:	08005c79 	.word	0x08005c79
 8005b30:	08005ad5 	.word	0x08005ad5
 8005b34:	08005b83 	.word	0x08005b83
 8005b38:	08005ad5 	.word	0x08005ad5
 8005b3c:	08005ad5 	.word	0x08005ad5
 8005b40:	08005c19 	.word	0x08005c19
 8005b44:	6833      	ldr	r3, [r6, #0]
 8005b46:	1d1a      	adds	r2, r3, #4
 8005b48:	681b      	ldr	r3, [r3, #0]
 8005b4a:	6032      	str	r2, [r6, #0]
 8005b4c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005b50:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8005b54:	2301      	movs	r3, #1
 8005b56:	e09c      	b.n	8005c92 <_printf_i+0x1e6>
 8005b58:	6833      	ldr	r3, [r6, #0]
 8005b5a:	6820      	ldr	r0, [r4, #0]
 8005b5c:	1d19      	adds	r1, r3, #4
 8005b5e:	6031      	str	r1, [r6, #0]
 8005b60:	0606      	lsls	r6, r0, #24
 8005b62:	d501      	bpl.n	8005b68 <_printf_i+0xbc>
 8005b64:	681d      	ldr	r5, [r3, #0]
 8005b66:	e003      	b.n	8005b70 <_printf_i+0xc4>
 8005b68:	0645      	lsls	r5, r0, #25
 8005b6a:	d5fb      	bpl.n	8005b64 <_printf_i+0xb8>
 8005b6c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8005b70:	2d00      	cmp	r5, #0
 8005b72:	da03      	bge.n	8005b7c <_printf_i+0xd0>
 8005b74:	232d      	movs	r3, #45	@ 0x2d
 8005b76:	426d      	negs	r5, r5
 8005b78:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005b7c:	4858      	ldr	r0, [pc, #352]	@ (8005ce0 <_printf_i+0x234>)
 8005b7e:	230a      	movs	r3, #10
 8005b80:	e011      	b.n	8005ba6 <_printf_i+0xfa>
 8005b82:	6821      	ldr	r1, [r4, #0]
 8005b84:	6833      	ldr	r3, [r6, #0]
 8005b86:	0608      	lsls	r0, r1, #24
 8005b88:	f853 5b04 	ldr.w	r5, [r3], #4
 8005b8c:	d402      	bmi.n	8005b94 <_printf_i+0xe8>
 8005b8e:	0649      	lsls	r1, r1, #25
 8005b90:	bf48      	it	mi
 8005b92:	b2ad      	uxthmi	r5, r5
 8005b94:	2f6f      	cmp	r7, #111	@ 0x6f
 8005b96:	4852      	ldr	r0, [pc, #328]	@ (8005ce0 <_printf_i+0x234>)
 8005b98:	6033      	str	r3, [r6, #0]
 8005b9a:	bf14      	ite	ne
 8005b9c:	230a      	movne	r3, #10
 8005b9e:	2308      	moveq	r3, #8
 8005ba0:	2100      	movs	r1, #0
 8005ba2:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8005ba6:	6866      	ldr	r6, [r4, #4]
 8005ba8:	60a6      	str	r6, [r4, #8]
 8005baa:	2e00      	cmp	r6, #0
 8005bac:	db05      	blt.n	8005bba <_printf_i+0x10e>
 8005bae:	6821      	ldr	r1, [r4, #0]
 8005bb0:	432e      	orrs	r6, r5
 8005bb2:	f021 0104 	bic.w	r1, r1, #4
 8005bb6:	6021      	str	r1, [r4, #0]
 8005bb8:	d04b      	beq.n	8005c52 <_printf_i+0x1a6>
 8005bba:	4616      	mov	r6, r2
 8005bbc:	fbb5 f1f3 	udiv	r1, r5, r3
 8005bc0:	fb03 5711 	mls	r7, r3, r1, r5
 8005bc4:	5dc7      	ldrb	r7, [r0, r7]
 8005bc6:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8005bca:	462f      	mov	r7, r5
 8005bcc:	42bb      	cmp	r3, r7
 8005bce:	460d      	mov	r5, r1
 8005bd0:	d9f4      	bls.n	8005bbc <_printf_i+0x110>
 8005bd2:	2b08      	cmp	r3, #8
 8005bd4:	d10b      	bne.n	8005bee <_printf_i+0x142>
 8005bd6:	6823      	ldr	r3, [r4, #0]
 8005bd8:	07df      	lsls	r7, r3, #31
 8005bda:	d508      	bpl.n	8005bee <_printf_i+0x142>
 8005bdc:	6923      	ldr	r3, [r4, #16]
 8005bde:	6861      	ldr	r1, [r4, #4]
 8005be0:	4299      	cmp	r1, r3
 8005be2:	bfde      	ittt	le
 8005be4:	2330      	movle	r3, #48	@ 0x30
 8005be6:	f806 3c01 	strble.w	r3, [r6, #-1]
 8005bea:	f106 36ff 	addle.w	r6, r6, #4294967295
 8005bee:	1b92      	subs	r2, r2, r6
 8005bf0:	6122      	str	r2, [r4, #16]
 8005bf2:	f8cd a000 	str.w	sl, [sp]
 8005bf6:	464b      	mov	r3, r9
 8005bf8:	aa03      	add	r2, sp, #12
 8005bfa:	4621      	mov	r1, r4
 8005bfc:	4640      	mov	r0, r8
 8005bfe:	f7ff fee7 	bl	80059d0 <_printf_common>
 8005c02:	3001      	adds	r0, #1
 8005c04:	d14a      	bne.n	8005c9c <_printf_i+0x1f0>
 8005c06:	f04f 30ff 	mov.w	r0, #4294967295
 8005c0a:	b004      	add	sp, #16
 8005c0c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005c10:	6823      	ldr	r3, [r4, #0]
 8005c12:	f043 0320 	orr.w	r3, r3, #32
 8005c16:	6023      	str	r3, [r4, #0]
 8005c18:	4832      	ldr	r0, [pc, #200]	@ (8005ce4 <_printf_i+0x238>)
 8005c1a:	2778      	movs	r7, #120	@ 0x78
 8005c1c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8005c20:	6823      	ldr	r3, [r4, #0]
 8005c22:	6831      	ldr	r1, [r6, #0]
 8005c24:	061f      	lsls	r7, r3, #24
 8005c26:	f851 5b04 	ldr.w	r5, [r1], #4
 8005c2a:	d402      	bmi.n	8005c32 <_printf_i+0x186>
 8005c2c:	065f      	lsls	r7, r3, #25
 8005c2e:	bf48      	it	mi
 8005c30:	b2ad      	uxthmi	r5, r5
 8005c32:	6031      	str	r1, [r6, #0]
 8005c34:	07d9      	lsls	r1, r3, #31
 8005c36:	bf44      	itt	mi
 8005c38:	f043 0320 	orrmi.w	r3, r3, #32
 8005c3c:	6023      	strmi	r3, [r4, #0]
 8005c3e:	b11d      	cbz	r5, 8005c48 <_printf_i+0x19c>
 8005c40:	2310      	movs	r3, #16
 8005c42:	e7ad      	b.n	8005ba0 <_printf_i+0xf4>
 8005c44:	4826      	ldr	r0, [pc, #152]	@ (8005ce0 <_printf_i+0x234>)
 8005c46:	e7e9      	b.n	8005c1c <_printf_i+0x170>
 8005c48:	6823      	ldr	r3, [r4, #0]
 8005c4a:	f023 0320 	bic.w	r3, r3, #32
 8005c4e:	6023      	str	r3, [r4, #0]
 8005c50:	e7f6      	b.n	8005c40 <_printf_i+0x194>
 8005c52:	4616      	mov	r6, r2
 8005c54:	e7bd      	b.n	8005bd2 <_printf_i+0x126>
 8005c56:	6833      	ldr	r3, [r6, #0]
 8005c58:	6825      	ldr	r5, [r4, #0]
 8005c5a:	6961      	ldr	r1, [r4, #20]
 8005c5c:	1d18      	adds	r0, r3, #4
 8005c5e:	6030      	str	r0, [r6, #0]
 8005c60:	062e      	lsls	r6, r5, #24
 8005c62:	681b      	ldr	r3, [r3, #0]
 8005c64:	d501      	bpl.n	8005c6a <_printf_i+0x1be>
 8005c66:	6019      	str	r1, [r3, #0]
 8005c68:	e002      	b.n	8005c70 <_printf_i+0x1c4>
 8005c6a:	0668      	lsls	r0, r5, #25
 8005c6c:	d5fb      	bpl.n	8005c66 <_printf_i+0x1ba>
 8005c6e:	8019      	strh	r1, [r3, #0]
 8005c70:	2300      	movs	r3, #0
 8005c72:	6123      	str	r3, [r4, #16]
 8005c74:	4616      	mov	r6, r2
 8005c76:	e7bc      	b.n	8005bf2 <_printf_i+0x146>
 8005c78:	6833      	ldr	r3, [r6, #0]
 8005c7a:	1d1a      	adds	r2, r3, #4
 8005c7c:	6032      	str	r2, [r6, #0]
 8005c7e:	681e      	ldr	r6, [r3, #0]
 8005c80:	6862      	ldr	r2, [r4, #4]
 8005c82:	2100      	movs	r1, #0
 8005c84:	4630      	mov	r0, r6
 8005c86:	f7fa fac3 	bl	8000210 <memchr>
 8005c8a:	b108      	cbz	r0, 8005c90 <_printf_i+0x1e4>
 8005c8c:	1b80      	subs	r0, r0, r6
 8005c8e:	6060      	str	r0, [r4, #4]
 8005c90:	6863      	ldr	r3, [r4, #4]
 8005c92:	6123      	str	r3, [r4, #16]
 8005c94:	2300      	movs	r3, #0
 8005c96:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005c9a:	e7aa      	b.n	8005bf2 <_printf_i+0x146>
 8005c9c:	6923      	ldr	r3, [r4, #16]
 8005c9e:	4632      	mov	r2, r6
 8005ca0:	4649      	mov	r1, r9
 8005ca2:	4640      	mov	r0, r8
 8005ca4:	47d0      	blx	sl
 8005ca6:	3001      	adds	r0, #1
 8005ca8:	d0ad      	beq.n	8005c06 <_printf_i+0x15a>
 8005caa:	6823      	ldr	r3, [r4, #0]
 8005cac:	079b      	lsls	r3, r3, #30
 8005cae:	d413      	bmi.n	8005cd8 <_printf_i+0x22c>
 8005cb0:	68e0      	ldr	r0, [r4, #12]
 8005cb2:	9b03      	ldr	r3, [sp, #12]
 8005cb4:	4298      	cmp	r0, r3
 8005cb6:	bfb8      	it	lt
 8005cb8:	4618      	movlt	r0, r3
 8005cba:	e7a6      	b.n	8005c0a <_printf_i+0x15e>
 8005cbc:	2301      	movs	r3, #1
 8005cbe:	4632      	mov	r2, r6
 8005cc0:	4649      	mov	r1, r9
 8005cc2:	4640      	mov	r0, r8
 8005cc4:	47d0      	blx	sl
 8005cc6:	3001      	adds	r0, #1
 8005cc8:	d09d      	beq.n	8005c06 <_printf_i+0x15a>
 8005cca:	3501      	adds	r5, #1
 8005ccc:	68e3      	ldr	r3, [r4, #12]
 8005cce:	9903      	ldr	r1, [sp, #12]
 8005cd0:	1a5b      	subs	r3, r3, r1
 8005cd2:	42ab      	cmp	r3, r5
 8005cd4:	dcf2      	bgt.n	8005cbc <_printf_i+0x210>
 8005cd6:	e7eb      	b.n	8005cb0 <_printf_i+0x204>
 8005cd8:	2500      	movs	r5, #0
 8005cda:	f104 0619 	add.w	r6, r4, #25
 8005cde:	e7f5      	b.n	8005ccc <_printf_i+0x220>
 8005ce0:	08005e85 	.word	0x08005e85
 8005ce4:	08005e96 	.word	0x08005e96

08005ce8 <memmove>:
 8005ce8:	4288      	cmp	r0, r1
 8005cea:	b510      	push	{r4, lr}
 8005cec:	eb01 0402 	add.w	r4, r1, r2
 8005cf0:	d902      	bls.n	8005cf8 <memmove+0x10>
 8005cf2:	4284      	cmp	r4, r0
 8005cf4:	4623      	mov	r3, r4
 8005cf6:	d807      	bhi.n	8005d08 <memmove+0x20>
 8005cf8:	1e43      	subs	r3, r0, #1
 8005cfa:	42a1      	cmp	r1, r4
 8005cfc:	d008      	beq.n	8005d10 <memmove+0x28>
 8005cfe:	f811 2b01 	ldrb.w	r2, [r1], #1
 8005d02:	f803 2f01 	strb.w	r2, [r3, #1]!
 8005d06:	e7f8      	b.n	8005cfa <memmove+0x12>
 8005d08:	4402      	add	r2, r0
 8005d0a:	4601      	mov	r1, r0
 8005d0c:	428a      	cmp	r2, r1
 8005d0e:	d100      	bne.n	8005d12 <memmove+0x2a>
 8005d10:	bd10      	pop	{r4, pc}
 8005d12:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8005d16:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8005d1a:	e7f7      	b.n	8005d0c <memmove+0x24>

08005d1c <_sbrk_r>:
 8005d1c:	b538      	push	{r3, r4, r5, lr}
 8005d1e:	4d06      	ldr	r5, [pc, #24]	@ (8005d38 <_sbrk_r+0x1c>)
 8005d20:	2300      	movs	r3, #0
 8005d22:	4604      	mov	r4, r0
 8005d24:	4608      	mov	r0, r1
 8005d26:	602b      	str	r3, [r5, #0]
 8005d28:	f7fb fb68 	bl	80013fc <_sbrk>
 8005d2c:	1c43      	adds	r3, r0, #1
 8005d2e:	d102      	bne.n	8005d36 <_sbrk_r+0x1a>
 8005d30:	682b      	ldr	r3, [r5, #0]
 8005d32:	b103      	cbz	r3, 8005d36 <_sbrk_r+0x1a>
 8005d34:	6023      	str	r3, [r4, #0]
 8005d36:	bd38      	pop	{r3, r4, r5, pc}
 8005d38:	2000031c 	.word	0x2000031c

08005d3c <_realloc_r>:
 8005d3c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005d40:	4607      	mov	r7, r0
 8005d42:	4614      	mov	r4, r2
 8005d44:	460d      	mov	r5, r1
 8005d46:	b921      	cbnz	r1, 8005d52 <_realloc_r+0x16>
 8005d48:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005d4c:	4611      	mov	r1, r2
 8005d4e:	f7ff bc5b 	b.w	8005608 <_malloc_r>
 8005d52:	b92a      	cbnz	r2, 8005d60 <_realloc_r+0x24>
 8005d54:	f7ff fbec 	bl	8005530 <_free_r>
 8005d58:	4625      	mov	r5, r4
 8005d5a:	4628      	mov	r0, r5
 8005d5c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005d60:	f000 f81a 	bl	8005d98 <_malloc_usable_size_r>
 8005d64:	4284      	cmp	r4, r0
 8005d66:	4606      	mov	r6, r0
 8005d68:	d802      	bhi.n	8005d70 <_realloc_r+0x34>
 8005d6a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8005d6e:	d8f4      	bhi.n	8005d5a <_realloc_r+0x1e>
 8005d70:	4621      	mov	r1, r4
 8005d72:	4638      	mov	r0, r7
 8005d74:	f7ff fc48 	bl	8005608 <_malloc_r>
 8005d78:	4680      	mov	r8, r0
 8005d7a:	b908      	cbnz	r0, 8005d80 <_realloc_r+0x44>
 8005d7c:	4645      	mov	r5, r8
 8005d7e:	e7ec      	b.n	8005d5a <_realloc_r+0x1e>
 8005d80:	42b4      	cmp	r4, r6
 8005d82:	4622      	mov	r2, r4
 8005d84:	4629      	mov	r1, r5
 8005d86:	bf28      	it	cs
 8005d88:	4632      	movcs	r2, r6
 8005d8a:	f7ff fbc3 	bl	8005514 <memcpy>
 8005d8e:	4629      	mov	r1, r5
 8005d90:	4638      	mov	r0, r7
 8005d92:	f7ff fbcd 	bl	8005530 <_free_r>
 8005d96:	e7f1      	b.n	8005d7c <_realloc_r+0x40>

08005d98 <_malloc_usable_size_r>:
 8005d98:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005d9c:	1f18      	subs	r0, r3, #4
 8005d9e:	2b00      	cmp	r3, #0
 8005da0:	bfbc      	itt	lt
 8005da2:	580b      	ldrlt	r3, [r1, r0]
 8005da4:	18c0      	addlt	r0, r0, r3
 8005da6:	4770      	bx	lr

08005da8 <_init>:
 8005da8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005daa:	bf00      	nop
 8005dac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005dae:	bc08      	pop	{r3}
 8005db0:	469e      	mov	lr, r3
 8005db2:	4770      	bx	lr

08005db4 <_fini>:
 8005db4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005db6:	bf00      	nop
 8005db8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005dba:	bc08      	pop	{r3}
 8005dbc:	469e      	mov	lr, r3
 8005dbe:	4770      	bx	lr
