// Copyright (C) 2020  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition"

// DATE "04/20/2023 18:54:36"

// 
// Device: Altera 5CEBA4F23C7 Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module Aula8_4 (
	CLOCK_50,
	FPGA_RESET_N,
	KEY,
	SW,
	LEDR,
	HEX0,
	HEX1,
	HEX2,
	HEX3,
	HEX4,
	HEX5,
	PC_OUT);
input 	CLOCK_50;
input 	FPGA_RESET_N;
input 	[3:0] KEY;
input 	[9:0] SW;
output 	[9:0] LEDR;
output 	[6:0] HEX0;
output 	[6:0] HEX1;
output 	[6:0] HEX2;
output 	[6:0] HEX3;
output 	[6:0] HEX4;
output 	[6:0] HEX5;
output 	[8:0] PC_OUT;

// Design Ports Information
// LEDR[0]	=>  Location: PIN_AA2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[1]	=>  Location: PIN_AA1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[2]	=>  Location: PIN_W2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[3]	=>  Location: PIN_Y3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[4]	=>  Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[5]	=>  Location: PIN_N1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[6]	=>  Location: PIN_U2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[7]	=>  Location: PIN_U1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[8]	=>  Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[9]	=>  Location: PIN_L1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[0]	=>  Location: PIN_U21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[1]	=>  Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[2]	=>  Location: PIN_W22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[3]	=>  Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[4]	=>  Location: PIN_Y22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[5]	=>  Location: PIN_Y21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[6]	=>  Location: PIN_AA22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[0]	=>  Location: PIN_AA20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[1]	=>  Location: PIN_AB20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[2]	=>  Location: PIN_AA19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[3]	=>  Location: PIN_AA18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[4]	=>  Location: PIN_AB18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[5]	=>  Location: PIN_AA17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[6]	=>  Location: PIN_U22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[0]	=>  Location: PIN_Y19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[1]	=>  Location: PIN_AB17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[2]	=>  Location: PIN_AA10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[3]	=>  Location: PIN_Y14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[4]	=>  Location: PIN_V14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[5]	=>  Location: PIN_AB22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[6]	=>  Location: PIN_AB21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[0]	=>  Location: PIN_Y16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[1]	=>  Location: PIN_W16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[2]	=>  Location: PIN_Y17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[3]	=>  Location: PIN_V16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[4]	=>  Location: PIN_U17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[5]	=>  Location: PIN_V18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[6]	=>  Location: PIN_V19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[0]	=>  Location: PIN_U20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[1]	=>  Location: PIN_Y20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[2]	=>  Location: PIN_V20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[3]	=>  Location: PIN_U16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[4]	=>  Location: PIN_U15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[5]	=>  Location: PIN_Y15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[6]	=>  Location: PIN_P9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[0]	=>  Location: PIN_N9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[1]	=>  Location: PIN_M8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[2]	=>  Location: PIN_T14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[3]	=>  Location: PIN_P14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[4]	=>  Location: PIN_C1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[5]	=>  Location: PIN_C2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[6]	=>  Location: PIN_W19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// PC_OUT[0]	=>  Location: PIN_E14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_OUT[1]	=>  Location: PIN_N19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_OUT[2]	=>  Location: PIN_T7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_OUT[3]	=>  Location: PIN_T15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_OUT[4]	=>  Location: PIN_T18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_OUT[5]	=>  Location: PIN_T19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_OUT[6]	=>  Location: PIN_H10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_OUT[7]	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_OUT[8]	=>  Location: PIN_T17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[7]	=>  Location: PIN_AA13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[6]	=>  Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[5]	=>  Location: PIN_AB15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[4]	=>  Location: PIN_AA15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[3]	=>  Location: PIN_T12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[2]	=>  Location: PIN_T13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[1]	=>  Location: PIN_V13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[0]	=>  Location: PIN_U13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[8]	=>  Location: PIN_AB13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[9]	=>  Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// FPGA_RESET_N	=>  Location: PIN_P22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// CLOCK_50	=>  Location: PIN_M9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[2]	=>  Location: PIN_M7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[1]	=>  Location: PIN_W9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[3]	=>  Location: PIN_M6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[0]	=>  Location: PIN_U7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \SW[7]~input_o ;
wire \SW[6]~input_o ;
wire \SW[5]~input_o ;
wire \SW[4]~input_o ;
wire \SW[3]~input_o ;
wire \SW[2]~input_o ;
wire \SW[1]~input_o ;
wire \SW[0]~input_o ;
wire \SW[8]~input_o ;
wire \SW[9]~input_o ;
wire \FPGA_RESET_N~input_o ;
wire \CLOCK_50~input_o ;
wire \CLOCK_50~inputCLKENA0_outclk ;
wire \CPU|incrementaPC|Add0~1_sumout ;
wire \CPU|incrementaPC|Add0~2 ;
wire \CPU|incrementaPC|Add0~5_sumout ;
wire \CPU|incrementaPC|Add0~14 ;
wire \CPU|incrementaPC|Add0~17_sumout ;
wire \~GND~combout ;
wire \CPU|PC|DOUT[3]~DUPLICATE_q ;
wire \ROM|memROM~8_combout ;
wire \ROM|memROM~13_combout ;
wire \CPU|MUX_JMP|Equal2~0_combout ;
wire \CPU|incrementaPC|Add0~18 ;
wire \CPU|incrementaPC|Add0~21_sumout ;
wire \CPU|incrementaPC|Add0~22 ;
wire \CPU|incrementaPC|Add0~25_sumout ;
wire \CPU|PC|DOUT[6]~DUPLICATE_q ;
wire \CPU|incrementaPC|Add0~26 ;
wire \CPU|incrementaPC|Add0~29_sumout ;
wire \ROM|memROM~1_combout ;
wire \CPU|PC|DOUT[1]~DUPLICATE_q ;
wire \ROM|memROM~12_combout ;
wire \ROM|memROM~16_combout ;
wire \CPU|MUX_JMP|saida_MUX[5]~3_combout ;
wire \CPU|incrementaPC|Add0~30 ;
wire \CPU|incrementaPC|Add0~33_sumout ;
wire \CPU|PC|DOUT[8]~DUPLICATE_q ;
wire \CPU|PC|DOUT[7]~DUPLICATE_q ;
wire \ROM|memROM~6_combout ;
wire \ROM|memROM~7_combout ;
wire \ROM|memROM~0_combout ;
wire \ROM|memROM~2_combout ;
wire \CPU|MUX_JMP|saida_MUX[1]~1_combout ;
wire \CPU|incrementaPC|Add0~6 ;
wire \CPU|incrementaPC|Add0~10 ;
wire \CPU|incrementaPC|Add0~13_sumout ;
wire \ROM|memROM~5_combout ;
wire \CPU|FLIPFLOP_COMP|DOUT~1_combout ;
wire \ROM|memROM~9_combout ;
wire \ROM|memROM~15_combout ;
wire \CPU|REGA|DOUT[0]~1_combout ;
wire \CPU|DECODER|saida~0_combout ;
wire \CPU|REGA|DOUT[0]~0_combout ;
wire \CPU|MUX1|saida_MUX[4]~4_combout ;
wire \CPU|MUX1|saida_MUX[3]~1_combout ;
wire \ROM|memROM~19_combout ;
wire \ROM|memROM~3_combout ;
wire \ROM|memROM~18_combout ;
wire \RAM|process_0~0_combout ;
wire \data_in[0]~1_combout ;
wire \KEY[3]~input_o ;
wire \KEY[2]~input_o ;
wire \KEY[1]~input_o ;
wire \ROM|memROM~4_combout ;
wire \KEY[0]~input_o ;
wire \detectorContador|saidaQ~0_combout ;
wire \detectorContador|saidaQ~q ;
wire \detectorContador|saida~combout ;
wire \FLIPFLOP_KEY0|DOUT~feeder_combout ;
wire \limpa_leitura~0_combout ;
wire \CPU|DECODER|Equal11~0_combout ;
wire \limpa_leitura~1_combout ;
wire \FLIPFLOP_KEY0|DOUT~q ;
wire \data_in[0]~0_combout ;
wire \data_in[0]~2_combout ;
wire \ROM|memROM~17_combout ;
wire \data_in[0]~3_combout ;
wire \RAM|process_0~1_combout ;
wire \RAM|ram~547_combout ;
wire \RAM|ram~495_q ;
wire \RAM|ram~548_combout ;
wire \RAM|ram~503_q ;
wire \RAM|ram~549_combout ;
wire \RAM|ram~511_q ;
wire \RAM|ram~550_combout ;
wire \RAM|ram~519_q ;
wire \RAM|ram~527_combout ;
wire \RAM|ram~561_combout ;
wire \RAM|ram~31_q ;
wire \RAM|ram~559_combout ;
wire \RAM|ram~15_q ;
wire \RAM|ram~560_combout ;
wire \RAM|ram~23_q ;
wire \RAM|ram~562_combout ;
wire \RAM|ram~39_q ;
wire \RAM|ram~530_combout ;
wire \RAM|ram~556_combout ;
wire \RAM|ram~247_q ;
wire \RAM|ram~558_combout ;
wire \RAM|ram~263_q ;
wire \RAM|ram~239feeder_combout ;
wire \RAM|ram~555_combout ;
wire \RAM|ram~239_q ;
wire \RAM|ram~557_combout ;
wire \RAM|ram~255_q ;
wire \RAM|ram~529_combout ;
wire \RAM|ram~271feeder_combout ;
wire \RAM|ram~551_combout ;
wire \RAM|ram~271_q ;
wire \RAM|ram~279feeder_combout ;
wire \RAM|ram~552_combout ;
wire \RAM|ram~279_q ;
wire \RAM|ram~554_combout ;
wire \RAM|ram~295_q ;
wire \RAM|ram~287feeder_combout ;
wire \RAM|ram~553_combout ;
wire \RAM|ram~287_q ;
wire \RAM|ram~528_combout ;
wire \RAM|ram~531_combout ;
wire \data_in[0]~4_combout ;
wire \CPU|ULA|Add1~34_cout ;
wire \CPU|ULA|Add1~2 ;
wire \CPU|ULA|Add1~13_sumout ;
wire \CPU|MUX1|saida_MUX[1]~3_combout ;
wire \CPU|ULA|Add0~2 ;
wire \CPU|ULA|Add0~13_sumout ;
wire \CPU|ULA|saida[1]~3_combout ;
wire \CPU|DECODER|saida[5]~1_combout ;
wire \RAM|ram~296_q ;
wire \RAM|ram~272_q ;
wire \RAM|ram~280_q ;
wire \RAM|ram~288_q ;
wire \RAM|ram~543_combout ;
wire \RAM|ram~504_q ;
wire \RAM|ram~496_q ;
wire \RAM|ram~512_q ;
wire \RAM|ram~520_q ;
wire \RAM|ram~542_combout ;
wire \RAM|ram~24_q ;
wire \RAM|ram~32feeder_combout ;
wire \RAM|ram~32_q ;
wire \RAM|ram~16_q ;
wire \RAM|ram~40_q ;
wire \RAM|ram~545_combout ;
wire \RAM|ram~264_q ;
wire \RAM|ram~248_q ;
wire \RAM|ram~240feeder_combout ;
wire \RAM|ram~240_q ;
wire \RAM|ram~256_q ;
wire \RAM|ram~544_combout ;
wire \RAM|ram~546_combout ;
wire \CPU|ULA|Add0~14 ;
wire \CPU|ULA|Add0~9_sumout ;
wire \CPU|MUX1|saida_MUX[2]~2_combout ;
wire \CPU|ULA|Add1~14 ;
wire \CPU|ULA|Add1~9_sumout ;
wire \CPU|ULA|saida[2]~2_combout ;
wire \RAM|ram~249feeder_combout ;
wire \RAM|ram~249_q ;
wire \RAM|ram~241_q ;
wire \RAM|ram~257_q ;
wire \RAM|ram~265_q ;
wire \RAM|ram~539_combout ;
wire \RAM|ram~521_q ;
wire \RAM|ram~505_q ;
wire \RAM|ram~497_q ;
wire \RAM|ram~513_q ;
wire \RAM|ram~537_combout ;
wire \RAM|ram~25_q ;
wire \RAM|ram~41_q ;
wire \RAM|ram~17feeder_combout ;
wire \RAM|ram~17_q ;
wire \RAM|ram~33_q ;
wire \RAM|ram~540_combout ;
wire \RAM|ram~289_q ;
wire \RAM|ram~281_q ;
wire \RAM|ram~273_q ;
wire \RAM|ram~297_q ;
wire \RAM|ram~538_combout ;
wire \RAM|ram~541_combout ;
wire \CPU|ULA|Add1~10 ;
wire \CPU|ULA|Add1~5_sumout ;
wire \CPU|ULA|Add0~10 ;
wire \CPU|ULA|Add0~5_sumout ;
wire \CPU|ULA|saida[3]~1_combout ;
wire \RAM|ram~266_q ;
wire \RAM|ram~250_q ;
wire \RAM|ram~242feeder_combout ;
wire \RAM|ram~242_q ;
wire \RAM|ram~258feeder_combout ;
wire \RAM|ram~258_q ;
wire \RAM|ram~534_combout ;
wire \RAM|ram~34_q ;
wire \RAM|ram~26_q ;
wire \RAM|ram~18_q ;
wire \RAM|ram~42_q ;
wire \RAM|ram~535_combout ;
wire \RAM|ram~290_q ;
wire \RAM|ram~274_q ;
wire \RAM|ram~282_q ;
wire \RAM|ram~298_q ;
wire \RAM|ram~533_combout ;
wire \RAM|ram~514_q ;
wire \RAM|ram~498feeder_combout ;
wire \RAM|ram~498_q ;
wire \RAM|ram~522_q ;
wire \RAM|ram~506_q ;
wire \RAM|ram~532_combout ;
wire \RAM|ram~536_combout ;
wire \CPU|ULA|Add0~6 ;
wire \CPU|ULA|Add0~17_sumout ;
wire \CPU|ULA|saida[4]~4_combout ;
wire \RAM|ram~291_q ;
wire \RAM|ram~275_q ;
wire \RAM|ram~299_q ;
wire \RAM|ram~283_q ;
wire \RAM|ram~564_combout ;
wire \RAM|ram~267_q ;
wire \RAM|ram~243_q ;
wire \RAM|ram~251_q ;
wire \RAM|ram~259_q ;
wire \RAM|ram~565_combout ;
wire \RAM|ram~27_q ;
wire \RAM|ram~19_q ;
wire \RAM|ram~43_q ;
wire \RAM|ram~35_q ;
wire \RAM|ram~566_combout ;
wire \RAM|ram~523_q ;
wire \RAM|ram~499feeder_combout ;
wire \RAM|ram~499_q ;
wire \RAM|ram~515_q ;
wire \RAM|ram~507_q ;
wire \RAM|ram~563_combout ;
wire \RAM|ram~567_combout ;
wire \CPU|ULA|Add1~6 ;
wire \CPU|ULA|Add1~17_sumout ;
wire \RAM|ram~270_q ;
wire \RAM|ram~246feeder_combout ;
wire \RAM|ram~246_q ;
wire \RAM|ram~254_q ;
wire \RAM|ram~262feeder_combout ;
wire \RAM|ram~262_q ;
wire \RAM|ram~580_combout ;
wire \RAM|ram~38_q ;
wire \RAM|ram~30_q ;
wire \RAM|ram~22_q ;
wire \RAM|ram~46_q ;
wire \RAM|ram~581_combout ;
wire \RAM|ram~294_q ;
wire \RAM|ram~286_q ;
wire \RAM|ram~302_q ;
wire \RAM|ram~278_q ;
wire \RAM|ram~579_combout ;
wire \RAM|ram~526_q ;
wire \RAM|ram~502feeder_combout ;
wire \RAM|ram~502_q ;
wire \RAM|ram~518_q ;
wire \RAM|ram~510_q ;
wire \RAM|ram~578_combout ;
wire \RAM|ram~582_combout ;
wire \CPU|MUX1|saida_MUX[7]~7_combout ;
wire \ROM|memROM~20_combout ;
wire \CPU|ULA|Add0~18 ;
wire \CPU|ULA|Add0~21_sumout ;
wire \CPU|MUX1|saida_MUX[5]~5_combout ;
wire \CPU|ULA|Add1~18 ;
wire \CPU|ULA|Add1~21_sumout ;
wire \CPU|ULA|saida[5]~5_combout ;
wire \RAM|ram~244_q ;
wire \RAM|ram~252_q ;
wire \RAM|ram~260_q ;
wire \RAM|ram~268_q ;
wire \RAM|ram~570_combout ;
wire \RAM|ram~28_q ;
wire \RAM|ram~36feeder_combout ;
wire \RAM|ram~36_q ;
wire \RAM|ram~20feeder_combout ;
wire \RAM|ram~20_q ;
wire \RAM|ram~44_q ;
wire \RAM|ram~571_combout ;
wire \RAM|ram~516_q ;
wire \RAM|ram~500_q ;
wire \RAM|ram~508_q ;
wire \RAM|ram~524_q ;
wire \RAM|ram~568_combout ;
wire \RAM|ram~292feeder_combout ;
wire \RAM|ram~292_q ;
wire \RAM|ram~276feeder_combout ;
wire \RAM|ram~276_q ;
wire \RAM|ram~300_q ;
wire \RAM|ram~284_q ;
wire \RAM|ram~569_combout ;
wire \RAM|ram~572_combout ;
wire \CPU|ULA|Add0~22 ;
wire \CPU|ULA|Add0~25_sumout ;
wire \CPU|MUX1|saida_MUX[6]~6_combout ;
wire \CPU|ULA|Add1~22 ;
wire \CPU|ULA|Add1~25_sumout ;
wire \CPU|ULA|saida[6]~6_combout ;
wire \RAM|ram~301_q ;
wire \RAM|ram~277feeder_combout ;
wire \RAM|ram~277_q ;
wire \RAM|ram~285feeder_combout ;
wire \RAM|ram~285_q ;
wire \RAM|ram~293feeder_combout ;
wire \RAM|ram~293_q ;
wire \RAM|ram~574_combout ;
wire \RAM|ram~517_q ;
wire \RAM|ram~501_q ;
wire \RAM|ram~525_q ;
wire \RAM|ram~509_q ;
wire \RAM|ram~573_combout ;
wire \RAM|ram~261_q ;
wire \RAM|ram~253_q ;
wire \RAM|ram~245_q ;
wire \RAM|ram~269_q ;
wire \RAM|ram~575_combout ;
wire \RAM|ram~37_q ;
wire \RAM|ram~21_q ;
wire \RAM|ram~29_q ;
wire \RAM|ram~45_q ;
wire \RAM|ram~576_combout ;
wire \RAM|ram~577_combout ;
wire \CPU|ULA|Add0~26 ;
wire \CPU|ULA|Add0~29_sumout ;
wire \CPU|ULA|saida[7]~7_combout ;
wire \CPU|ULA|Add1~26 ;
wire \CPU|ULA|Add1~29_sumout ;
wire \CPU|ULA|Add1~1_sumout ;
wire \CPU|FLIPFLOP_COMP|DOUT~2_combout ;
wire \CPU|FLIPFLOP_COMP|DOUT~0_combout ;
wire \CPU|FLIPFLOP_COMP|DOUT~q ;
wire \CPU|MUX_JMP|saida_MUX[2]~2_combout ;
wire \CPU|incrementaPC|Add0~9_sumout ;
wire \CPU|PC|DOUT[2]~DUPLICATE_q ;
wire \ROM|memROM~14_combout ;
wire \CPU|MUX_JMP|saida_MUX[0]~0_combout ;
wire \ROM|memROM~10_combout ;
wire \ROM|memROM~11_combout ;
wire \CPU|DECODER|Equal11~1_combout ;
wire \CPU|MUX1|saida_MUX[0]~0_combout ;
wire \CPU|ULA|Add0~1_sumout ;
wire \CPU|ULA|saida[0]~0_combout ;
wire \hab_reg_HEX0~0_combout ;
wire \hab_reg_HEX0~1_combout ;
wire \REG_HEX_0|DOUT[2]~DUPLICATE_q ;
wire \REG_HEX_0|DOUT[3]~feeder_combout ;
wire \HEX_0|rascSaida7seg[0]~0_combout ;
wire \HEX_0|rascSaida7seg[1]~1_combout ;
wire \HEX_0|rascSaida7seg[2]~2_combout ;
wire \HEX_0|rascSaida7seg[3]~3_combout ;
wire \HEX_0|rascSaida7seg[4]~4_combout ;
wire \HEX_0|rascSaida7seg[5]~5_combout ;
wire \HEX_0|rascSaida7seg[6]~6_combout ;
wire \hab_reg_HEX1~0_combout ;
wire \REG_HEX_1|DOUT[0]~DUPLICATE_q ;
wire \REG_HEX_1|DOUT[2]~DUPLICATE_q ;
wire \REG_HEX_1|DOUT[3]~feeder_combout ;
wire \REG_HEX_1|DOUT[3]~DUPLICATE_q ;
wire \HEX_1|rascSaida7seg[0]~0_combout ;
wire \HEX_1|rascSaida7seg[1]~1_combout ;
wire \HEX_1|rascSaida7seg[2]~2_combout ;
wire \HEX_1|rascSaida7seg[3]~3_combout ;
wire \HEX_1|rascSaida7seg[4]~4_combout ;
wire \HEX_1|rascSaida7seg[5]~5_combout ;
wire \HEX_1|rascSaida7seg[6]~6_combout ;
wire \hab_reg_HEX2~0_combout ;
wire \HEX_2|rascSaida7seg[0]~0_combout ;
wire \HEX_2|rascSaida7seg[1]~1_combout ;
wire \HEX_2|rascSaida7seg[2]~2_combout ;
wire \HEX_2|rascSaida7seg[3]~3_combout ;
wire \HEX_2|rascSaida7seg[4]~4_combout ;
wire \HEX_2|rascSaida7seg[5]~5_combout ;
wire \HEX_2|rascSaida7seg[6]~6_combout ;
wire \hab_reg_HEX3~0_combout ;
wire \HEX_3|rascSaida7seg[0]~0_combout ;
wire \HEX_3|rascSaida7seg[1]~1_combout ;
wire \HEX_3|rascSaida7seg[2]~2_combout ;
wire \HEX_3|rascSaida7seg[3]~3_combout ;
wire \HEX_3|rascSaida7seg[4]~4_combout ;
wire \HEX_3|rascSaida7seg[5]~5_combout ;
wire \HEX_3|rascSaida7seg[6]~6_combout ;
wire \CPU|PC|DOUT[4]~DUPLICATE_q ;
wire [7:0] \CPU|REGA|DOUT ;
wire [3:0] \REG_HEX_3|DOUT ;
wire [8:0] \CPU|PC|DOUT ;
wire [3:0] \REG_HEX_1|DOUT ;
wire [3:0] \REG_HEX_0|DOUT ;
wire [3:0] \REG_HEX_2|DOUT ;


// Location: IOOBUF_X0_Y18_N79
cyclonev_io_obuf \LEDR[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[0]),
	.obar());
// synopsys translate_off
defparam \LEDR[0]~output .bus_hold = "false";
defparam \LEDR[0]~output .open_drain_output = "false";
defparam \LEDR[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N96
cyclonev_io_obuf \LEDR[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[1]),
	.obar());
// synopsys translate_off
defparam \LEDR[1]~output .bus_hold = "false";
defparam \LEDR[1]~output .open_drain_output = "false";
defparam \LEDR[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N62
cyclonev_io_obuf \LEDR[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[2]),
	.obar());
// synopsys translate_off
defparam \LEDR[2]~output .bus_hold = "false";
defparam \LEDR[2]~output .open_drain_output = "false";
defparam \LEDR[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N45
cyclonev_io_obuf \LEDR[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[3]),
	.obar());
// synopsys translate_off
defparam \LEDR[3]~output .bus_hold = "false";
defparam \LEDR[3]~output .open_drain_output = "false";
defparam \LEDR[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N39
cyclonev_io_obuf \LEDR[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[4]),
	.obar());
// synopsys translate_off
defparam \LEDR[4]~output .bus_hold = "false";
defparam \LEDR[4]~output .open_drain_output = "false";
defparam \LEDR[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N56
cyclonev_io_obuf \LEDR[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[5]),
	.obar());
// synopsys translate_off
defparam \LEDR[5]~output .bus_hold = "false";
defparam \LEDR[5]~output .open_drain_output = "false";
defparam \LEDR[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N5
cyclonev_io_obuf \LEDR[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[6]),
	.obar());
// synopsys translate_off
defparam \LEDR[6]~output .bus_hold = "false";
defparam \LEDR[6]~output .open_drain_output = "false";
defparam \LEDR[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N22
cyclonev_io_obuf \LEDR[7]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[7]),
	.obar());
// synopsys translate_off
defparam \LEDR[7]~output .bus_hold = "false";
defparam \LEDR[7]~output .open_drain_output = "false";
defparam \LEDR[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N39
cyclonev_io_obuf \LEDR[8]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[8]),
	.obar());
// synopsys translate_off
defparam \LEDR[8]~output .bus_hold = "false";
defparam \LEDR[8]~output .open_drain_output = "false";
defparam \LEDR[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N56
cyclonev_io_obuf \LEDR[9]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[9]),
	.obar());
// synopsys translate_off
defparam \LEDR[9]~output .bus_hold = "false";
defparam \LEDR[9]~output .open_drain_output = "false";
defparam \LEDR[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N53
cyclonev_io_obuf \HEX0[0]~output (
	.i(\HEX_0|rascSaida7seg[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[0]),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
defparam \HEX0[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N36
cyclonev_io_obuf \HEX0[1]~output (
	.i(\HEX_0|rascSaida7seg[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[1]),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
defparam \HEX0[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N76
cyclonev_io_obuf \HEX0[2]~output (
	.i(\HEX_0|rascSaida7seg[2]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[2]),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
defparam \HEX0[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N36
cyclonev_io_obuf \HEX0[3]~output (
	.i(\HEX_0|rascSaida7seg[3]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[3]),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
defparam \HEX0[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N93
cyclonev_io_obuf \HEX0[4]~output (
	.i(\HEX_0|rascSaida7seg[4]~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[4]),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
defparam \HEX0[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N53
cyclonev_io_obuf \HEX0[5]~output (
	.i(\HEX_0|rascSaida7seg[5]~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[5]),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
defparam \HEX0[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N36
cyclonev_io_obuf \HEX0[6]~output (
	.i(\HEX_0|rascSaida7seg[6]~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[6]),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
defparam \HEX0[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y0_N36
cyclonev_io_obuf \HEX1[0]~output (
	.i(\HEX_1|rascSaida7seg[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[0]),
	.obar());
// synopsys translate_off
defparam \HEX1[0]~output .bus_hold = "false";
defparam \HEX1[0]~output .open_drain_output = "false";
defparam \HEX1[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N93
cyclonev_io_obuf \HEX1[1]~output (
	.i(\HEX_1|rascSaida7seg[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[1]),
	.obar());
// synopsys translate_off
defparam \HEX1[1]~output .bus_hold = "false";
defparam \HEX1[1]~output .open_drain_output = "false";
defparam \HEX1[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y0_N53
cyclonev_io_obuf \HEX1[2]~output (
	.i(\HEX_1|rascSaida7seg[2]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[2]),
	.obar());
// synopsys translate_off
defparam \HEX1[2]~output .bus_hold = "false";
defparam \HEX1[2]~output .open_drain_output = "false";
defparam \HEX1[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N36
cyclonev_io_obuf \HEX1[3]~output (
	.i(\HEX_1|rascSaida7seg[3]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[3]),
	.obar());
// synopsys translate_off
defparam \HEX1[3]~output .bus_hold = "false";
defparam \HEX1[3]~output .open_drain_output = "false";
defparam \HEX1[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N36
cyclonev_io_obuf \HEX1[4]~output (
	.i(\HEX_1|rascSaida7seg[4]~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[4]),
	.obar());
// synopsys translate_off
defparam \HEX1[4]~output .bus_hold = "false";
defparam \HEX1[4]~output .open_drain_output = "false";
defparam \HEX1[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N53
cyclonev_io_obuf \HEX1[5]~output (
	.i(\HEX_1|rascSaida7seg[5]~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[5]),
	.obar());
// synopsys translate_off
defparam \HEX1[5]~output .bus_hold = "false";
defparam \HEX1[5]~output .open_drain_output = "false";
defparam \HEX1[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N53
cyclonev_io_obuf \HEX1[6]~output (
	.i(\HEX_1|rascSaida7seg[6]~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[6]),
	.obar());
// synopsys translate_off
defparam \HEX1[6]~output .bus_hold = "false";
defparam \HEX1[6]~output .open_drain_output = "false";
defparam \HEX1[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N42
cyclonev_io_obuf \HEX2[0]~output (
	.i(\HEX_2|rascSaida7seg[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[0]),
	.obar());
// synopsys translate_off
defparam \HEX2[0]~output .bus_hold = "false";
defparam \HEX2[0]~output .open_drain_output = "false";
defparam \HEX2[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N53
cyclonev_io_obuf \HEX2[1]~output (
	.i(\HEX_2|rascSaida7seg[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[1]),
	.obar());
// synopsys translate_off
defparam \HEX2[1]~output .bus_hold = "false";
defparam \HEX2[1]~output .open_drain_output = "false";
defparam \HEX2[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N53
cyclonev_io_obuf \HEX2[2]~output (
	.i(\HEX_2|rascSaida7seg[2]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[2]),
	.obar());
// synopsys translate_off
defparam \HEX2[2]~output .bus_hold = "false";
defparam \HEX2[2]~output .open_drain_output = "false";
defparam \HEX2[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N19
cyclonev_io_obuf \HEX2[3]~output (
	.i(\HEX_2|rascSaida7seg[3]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[3]),
	.obar());
// synopsys translate_off
defparam \HEX2[3]~output .bus_hold = "false";
defparam \HEX2[3]~output .open_drain_output = "false";
defparam \HEX2[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N19
cyclonev_io_obuf \HEX2[4]~output (
	.i(\HEX_2|rascSaida7seg[4]~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[4]),
	.obar());
// synopsys translate_off
defparam \HEX2[4]~output .bus_hold = "false";
defparam \HEX2[4]~output .open_drain_output = "false";
defparam \HEX2[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N53
cyclonev_io_obuf \HEX2[5]~output (
	.i(\HEX_2|rascSaida7seg[5]~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[5]),
	.obar());
// synopsys translate_off
defparam \HEX2[5]~output .bus_hold = "false";
defparam \HEX2[5]~output .open_drain_output = "false";
defparam \HEX2[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N76
cyclonev_io_obuf \HEX2[6]~output (
	.i(\HEX_2|rascSaida7seg[6]~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[6]),
	.obar());
// synopsys translate_off
defparam \HEX2[6]~output .bus_hold = "false";
defparam \HEX2[6]~output .open_drain_output = "false";
defparam \HEX2[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N59
cyclonev_io_obuf \HEX3[0]~output (
	.i(\HEX_3|rascSaida7seg[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[0]),
	.obar());
// synopsys translate_off
defparam \HEX3[0]~output .bus_hold = "false";
defparam \HEX3[0]~output .open_drain_output = "false";
defparam \HEX3[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N2
cyclonev_io_obuf \HEX3[1]~output (
	.i(\HEX_3|rascSaida7seg[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[1]),
	.obar());
// synopsys translate_off
defparam \HEX3[1]~output .bus_hold = "false";
defparam \HEX3[1]~output .open_drain_output = "false";
defparam \HEX3[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N42
cyclonev_io_obuf \HEX3[2]~output (
	.i(\HEX_3|rascSaida7seg[2]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[2]),
	.obar());
// synopsys translate_off
defparam \HEX3[2]~output .bus_hold = "false";
defparam \HEX3[2]~output .open_drain_output = "false";
defparam \HEX3[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N19
cyclonev_io_obuf \HEX3[3]~output (
	.i(\HEX_3|rascSaida7seg[3]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[3]),
	.obar());
// synopsys translate_off
defparam \HEX3[3]~output .bus_hold = "false";
defparam \HEX3[3]~output .open_drain_output = "false";
defparam \HEX3[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N2
cyclonev_io_obuf \HEX3[4]~output (
	.i(\HEX_3|rascSaida7seg[4]~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[4]),
	.obar());
// synopsys translate_off
defparam \HEX3[4]~output .bus_hold = "false";
defparam \HEX3[4]~output .open_drain_output = "false";
defparam \HEX3[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N2
cyclonev_io_obuf \HEX3[5]~output (
	.i(\HEX_3|rascSaida7seg[5]~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[5]),
	.obar());
// synopsys translate_off
defparam \HEX3[5]~output .bus_hold = "false";
defparam \HEX3[5]~output .open_drain_output = "false";
defparam \HEX3[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N19
cyclonev_io_obuf \HEX3[6]~output (
	.i(\HEX_3|rascSaida7seg[6]~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[6]),
	.obar());
// synopsys translate_off
defparam \HEX3[6]~output .bus_hold = "false";
defparam \HEX3[6]~output .open_drain_output = "false";
defparam \HEX3[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N36
cyclonev_io_obuf \HEX4[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[0]),
	.obar());
// synopsys translate_off
defparam \HEX4[0]~output .bus_hold = "false";
defparam \HEX4[0]~output .open_drain_output = "false";
defparam \HEX4[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N59
cyclonev_io_obuf \HEX4[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[1]),
	.obar());
// synopsys translate_off
defparam \HEX4[1]~output .bus_hold = "false";
defparam \HEX4[1]~output .open_drain_output = "false";
defparam \HEX4[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y0_N19
cyclonev_io_obuf \HEX4[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[2]),
	.obar());
// synopsys translate_off
defparam \HEX4[2]~output .bus_hold = "false";
defparam \HEX4[2]~output .open_drain_output = "false";
defparam \HEX4[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N19
cyclonev_io_obuf \HEX4[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[3]),
	.obar());
// synopsys translate_off
defparam \HEX4[3]~output .bus_hold = "false";
defparam \HEX4[3]~output .open_drain_output = "false";
defparam \HEX4[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N2
cyclonev_io_obuf \HEX4[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[4]),
	.obar());
// synopsys translate_off
defparam \HEX4[4]~output .bus_hold = "false";
defparam \HEX4[4]~output .open_drain_output = "false";
defparam \HEX4[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N2
cyclonev_io_obuf \HEX4[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[5]),
	.obar());
// synopsys translate_off
defparam \HEX4[5]~output .bus_hold = "false";
defparam \HEX4[5]~output .open_drain_output = "false";
defparam \HEX4[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N19
cyclonev_io_obuf \HEX4[6]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[6]),
	.obar());
// synopsys translate_off
defparam \HEX4[6]~output .bus_hold = "false";
defparam \HEX4[6]~output .open_drain_output = "false";
defparam \HEX4[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N2
cyclonev_io_obuf \HEX5[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[0]),
	.obar());
// synopsys translate_off
defparam \HEX5[0]~output .bus_hold = "false";
defparam \HEX5[0]~output .open_drain_output = "false";
defparam \HEX5[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N19
cyclonev_io_obuf \HEX5[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[1]),
	.obar());
// synopsys translate_off
defparam \HEX5[1]~output .bus_hold = "false";
defparam \HEX5[1]~output .open_drain_output = "false";
defparam \HEX5[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N19
cyclonev_io_obuf \HEX5[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[2]),
	.obar());
// synopsys translate_off
defparam \HEX5[2]~output .bus_hold = "false";
defparam \HEX5[2]~output .open_drain_output = "false";
defparam \HEX5[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N19
cyclonev_io_obuf \HEX5[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[3]),
	.obar());
// synopsys translate_off
defparam \HEX5[3]~output .bus_hold = "false";
defparam \HEX5[3]~output .open_drain_output = "false";
defparam \HEX5[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N56
cyclonev_io_obuf \HEX5[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[4]),
	.obar());
// synopsys translate_off
defparam \HEX5[4]~output .bus_hold = "false";
defparam \HEX5[4]~output .open_drain_output = "false";
defparam \HEX5[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N39
cyclonev_io_obuf \HEX5[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[5]),
	.obar());
// synopsys translate_off
defparam \HEX5[5]~output .bus_hold = "false";
defparam \HEX5[5]~output .open_drain_output = "false";
defparam \HEX5[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y0_N2
cyclonev_io_obuf \HEX5[6]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[6]),
	.obar());
// synopsys translate_off
defparam \HEX5[6]~output .bus_hold = "false";
defparam \HEX5[6]~output .open_drain_output = "false";
defparam \HEX5[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y45_N42
cyclonev_io_obuf \PC_OUT[0]~output (
	.i(\CPU|PC|DOUT [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_OUT[0]),
	.obar());
// synopsys translate_off
defparam \PC_OUT[0]~output .bus_hold = "false";
defparam \PC_OUT[0]~output .open_drain_output = "false";
defparam \PC_OUT[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y19_N5
cyclonev_io_obuf \PC_OUT[1]~output (
	.i(\CPU|PC|DOUT [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_OUT[1]),
	.obar());
// synopsys translate_off
defparam \PC_OUT[1]~output .bus_hold = "false";
defparam \PC_OUT[1]~output .open_drain_output = "false";
defparam \PC_OUT[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y0_N19
cyclonev_io_obuf \PC_OUT[2]~output (
	.i(\CPU|PC|DOUT[2]~DUPLICATE_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_OUT[2]),
	.obar());
// synopsys translate_off
defparam \PC_OUT[2]~output .bus_hold = "false";
defparam \PC_OUT[2]~output .open_drain_output = "false";
defparam \PC_OUT[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y15_N5
cyclonev_io_obuf \PC_OUT[3]~output (
	.i(\CPU|PC|DOUT[3]~DUPLICATE_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_OUT[3]),
	.obar());
// synopsys translate_off
defparam \PC_OUT[3]~output .bus_hold = "false";
defparam \PC_OUT[3]~output .open_drain_output = "false";
defparam \PC_OUT[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y14_N45
cyclonev_io_obuf \PC_OUT[4]~output (
	.i(\CPU|PC|DOUT[4]~DUPLICATE_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_OUT[4]),
	.obar());
// synopsys translate_off
defparam \PC_OUT[4]~output .bus_hold = "false";
defparam \PC_OUT[4]~output .open_drain_output = "false";
defparam \PC_OUT[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y14_N79
cyclonev_io_obuf \PC_OUT[5]~output (
	.i(\CPU|PC|DOUT [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_OUT[5]),
	.obar());
// synopsys translate_off
defparam \PC_OUT[5]~output .bus_hold = "false";
defparam \PC_OUT[5]~output .open_drain_output = "false";
defparam \PC_OUT[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y45_N93
cyclonev_io_obuf \PC_OUT[6]~output (
	.i(\CPU|PC|DOUT[6]~DUPLICATE_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_OUT[6]),
	.obar());
// synopsys translate_off
defparam \PC_OUT[6]~output .bus_hold = "false";
defparam \PC_OUT[6]~output .open_drain_output = "false";
defparam \PC_OUT[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y45_N2
cyclonev_io_obuf \PC_OUT[7]~output (
	.i(\CPU|PC|DOUT[7]~DUPLICATE_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_OUT[7]),
	.obar());
// synopsys translate_off
defparam \PC_OUT[7]~output .bus_hold = "false";
defparam \PC_OUT[7]~output .open_drain_output = "false";
defparam \PC_OUT[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y14_N62
cyclonev_io_obuf \PC_OUT[8]~output (
	.i(\CPU|PC|DOUT [8]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_OUT[8]),
	.obar());
// synopsys translate_off
defparam \PC_OUT[8]~output .bus_hold = "false";
defparam \PC_OUT[8]~output .open_drain_output = "false";
defparam \PC_OUT[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X22_Y0_N1
cyclonev_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G6
cyclonev_clkena \CLOCK_50~inputCLKENA0 (
	.inclk(\CLOCK_50~input_o ),
	.ena(vcc),
	.outclk(\CLOCK_50~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \CLOCK_50~inputCLKENA0 .clock_type = "global clock";
defparam \CLOCK_50~inputCLKENA0 .disable_mode = "low";
defparam \CLOCK_50~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \CLOCK_50~inputCLKENA0 .ena_register_power_up = "high";
defparam \CLOCK_50~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: LABCELL_X41_Y4_N30
cyclonev_lcell_comb \CPU|incrementaPC|Add0~1 (
// Equation(s):
// \CPU|incrementaPC|Add0~1_sumout  = SUM(( \CPU|PC|DOUT [0] ) + ( VCC ) + ( !VCC ))
// \CPU|incrementaPC|Add0~2  = CARRY(( \CPU|PC|DOUT [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU|PC|DOUT [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|incrementaPC|Add0~1_sumout ),
	.cout(\CPU|incrementaPC|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \CPU|incrementaPC|Add0~1 .extended_lut = "off";
defparam \CPU|incrementaPC|Add0~1 .lut_mask = 64'h00000000000000FF;
defparam \CPU|incrementaPC|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y4_N33
cyclonev_lcell_comb \CPU|incrementaPC|Add0~5 (
// Equation(s):
// \CPU|incrementaPC|Add0~5_sumout  = SUM(( \CPU|PC|DOUT [1] ) + ( GND ) + ( \CPU|incrementaPC|Add0~2  ))
// \CPU|incrementaPC|Add0~6  = CARRY(( \CPU|PC|DOUT [1] ) + ( GND ) + ( \CPU|incrementaPC|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU|PC|DOUT [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|incrementaPC|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|incrementaPC|Add0~5_sumout ),
	.cout(\CPU|incrementaPC|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \CPU|incrementaPC|Add0~5 .extended_lut = "off";
defparam \CPU|incrementaPC|Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \CPU|incrementaPC|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y4_N39
cyclonev_lcell_comb \CPU|incrementaPC|Add0~13 (
// Equation(s):
// \CPU|incrementaPC|Add0~13_sumout  = SUM(( \CPU|PC|DOUT [3] ) + ( GND ) + ( \CPU|incrementaPC|Add0~10  ))
// \CPU|incrementaPC|Add0~14  = CARRY(( \CPU|PC|DOUT [3] ) + ( GND ) + ( \CPU|incrementaPC|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU|PC|DOUT [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|incrementaPC|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|incrementaPC|Add0~13_sumout ),
	.cout(\CPU|incrementaPC|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \CPU|incrementaPC|Add0~13 .extended_lut = "off";
defparam \CPU|incrementaPC|Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \CPU|incrementaPC|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y4_N42
cyclonev_lcell_comb \CPU|incrementaPC|Add0~17 (
// Equation(s):
// \CPU|incrementaPC|Add0~17_sumout  = SUM(( \CPU|PC|DOUT [4] ) + ( GND ) + ( \CPU|incrementaPC|Add0~14  ))
// \CPU|incrementaPC|Add0~18  = CARRY(( \CPU|PC|DOUT [4] ) + ( GND ) + ( \CPU|incrementaPC|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU|PC|DOUT [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|incrementaPC|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|incrementaPC|Add0~17_sumout ),
	.cout(\CPU|incrementaPC|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \CPU|incrementaPC|Add0~17 .extended_lut = "off";
defparam \CPU|incrementaPC|Add0~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \CPU|incrementaPC|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y5_N54
cyclonev_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~GND~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~GND .extended_lut = "off";
defparam \~GND .lut_mask = 64'h0000000000000000;
defparam \~GND .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y4_N41
dffeas \CPU|PC|DOUT[3]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|incrementaPC|Add0~13_sumout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|MUX_JMP|Equal2~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC|DOUT[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC|DOUT[3]~DUPLICATE .is_wysiwyg = "true";
defparam \CPU|PC|DOUT[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N57
cyclonev_lcell_comb \ROM|memROM~8 (
// Equation(s):
// \ROM|memROM~8_combout  = ( \CPU|PC|DOUT [1] & ( (!\CPU|PC|DOUT [0] & (!\CPU|PC|DOUT[3]~DUPLICATE_q  & \CPU|PC|DOUT[2]~DUPLICATE_q )) ) ) # ( !\CPU|PC|DOUT [1] & ( (\CPU|PC|DOUT [0] & (\CPU|PC|DOUT[3]~DUPLICATE_q  & !\CPU|PC|DOUT[2]~DUPLICATE_q )) ) )

	.dataa(!\CPU|PC|DOUT [0]),
	.datab(!\CPU|PC|DOUT[3]~DUPLICATE_q ),
	.datac(!\CPU|PC|DOUT[2]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|PC|DOUT [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM|memROM~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM|memROM~8 .extended_lut = "off";
defparam \ROM|memROM~8 .lut_mask = 64'h1010101008080808;
defparam \ROM|memROM~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N15
cyclonev_lcell_comb \ROM|memROM~13 (
// Equation(s):
// \ROM|memROM~13_combout  = ( \ROM|memROM~8_combout  & ( \ROM|memROM~6_combout  ) )

	.dataa(!\ROM|memROM~6_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ROM|memROM~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM|memROM~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM|memROM~13 .extended_lut = "off";
defparam \ROM|memROM~13 .lut_mask = 64'h0000000055555555;
defparam \ROM|memROM~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y3_N54
cyclonev_lcell_comb \CPU|MUX_JMP|Equal2~0 (
// Equation(s):
// \CPU|MUX_JMP|Equal2~0_combout  = ( \ROM|memROM~14_combout  & ( (!\ROM|memROM~7_combout  & (!\ROM|memROM~11_combout  $ (!\ROM|memROM~13_combout ))) ) ) # ( !\ROM|memROM~14_combout  & ( (\ROM|memROM~7_combout  & (\ROM|memROM~13_combout  & 
// ((!\ROM|memROM~11_combout ) # (\CPU|FLIPFLOP_COMP|DOUT~q )))) ) )

	.dataa(!\CPU|FLIPFLOP_COMP|DOUT~q ),
	.datab(!\ROM|memROM~11_combout ),
	.datac(!\ROM|memROM~7_combout ),
	.datad(!\ROM|memROM~13_combout ),
	.datae(gnd),
	.dataf(!\ROM|memROM~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|MUX_JMP|Equal2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|MUX_JMP|Equal2~0 .extended_lut = "off";
defparam \CPU|MUX_JMP|Equal2~0 .lut_mask = 64'h000D000D30C030C0;
defparam \CPU|MUX_JMP|Equal2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y4_N44
dffeas \CPU|PC|DOUT[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|incrementaPC|Add0~17_sumout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|MUX_JMP|Equal2~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC|DOUT [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC|DOUT[4] .is_wysiwyg = "true";
defparam \CPU|PC|DOUT[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y4_N49
dffeas \CPU|PC|DOUT[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|incrementaPC|Add0~25_sumout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|MUX_JMP|Equal2~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC|DOUT [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC|DOUT[6] .is_wysiwyg = "true";
defparam \CPU|PC|DOUT[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y4_N45
cyclonev_lcell_comb \CPU|incrementaPC|Add0~21 (
// Equation(s):
// \CPU|incrementaPC|Add0~21_sumout  = SUM(( \CPU|PC|DOUT [5] ) + ( GND ) + ( \CPU|incrementaPC|Add0~18  ))
// \CPU|incrementaPC|Add0~22  = CARRY(( \CPU|PC|DOUT [5] ) + ( GND ) + ( \CPU|incrementaPC|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU|PC|DOUT [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|incrementaPC|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|incrementaPC|Add0~21_sumout ),
	.cout(\CPU|incrementaPC|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \CPU|incrementaPC|Add0~21 .extended_lut = "off";
defparam \CPU|incrementaPC|Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \CPU|incrementaPC|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y4_N47
dffeas \CPU|PC|DOUT[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|incrementaPC|Add0~21_sumout ),
	.asdata(\CPU|MUX_JMP|saida_MUX[5]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|MUX_JMP|Equal2~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC|DOUT [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC|DOUT[5] .is_wysiwyg = "true";
defparam \CPU|PC|DOUT[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y4_N48
cyclonev_lcell_comb \CPU|incrementaPC|Add0~25 (
// Equation(s):
// \CPU|incrementaPC|Add0~25_sumout  = SUM(( \CPU|PC|DOUT [6] ) + ( GND ) + ( \CPU|incrementaPC|Add0~22  ))
// \CPU|incrementaPC|Add0~26  = CARRY(( \CPU|PC|DOUT [6] ) + ( GND ) + ( \CPU|incrementaPC|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU|PC|DOUT [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|incrementaPC|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|incrementaPC|Add0~25_sumout ),
	.cout(\CPU|incrementaPC|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \CPU|incrementaPC|Add0~25 .extended_lut = "off";
defparam \CPU|incrementaPC|Add0~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \CPU|incrementaPC|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y4_N50
dffeas \CPU|PC|DOUT[6]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|incrementaPC|Add0~25_sumout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|MUX_JMP|Equal2~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC|DOUT[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC|DOUT[6]~DUPLICATE .is_wysiwyg = "true";
defparam \CPU|PC|DOUT[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y4_N51
cyclonev_lcell_comb \CPU|incrementaPC|Add0~29 (
// Equation(s):
// \CPU|incrementaPC|Add0~29_sumout  = SUM(( \CPU|PC|DOUT [7] ) + ( GND ) + ( \CPU|incrementaPC|Add0~26  ))
// \CPU|incrementaPC|Add0~30  = CARRY(( \CPU|PC|DOUT [7] ) + ( GND ) + ( \CPU|incrementaPC|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU|PC|DOUT [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|incrementaPC|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|incrementaPC|Add0~29_sumout ),
	.cout(\CPU|incrementaPC|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \CPU|incrementaPC|Add0~29 .extended_lut = "off";
defparam \CPU|incrementaPC|Add0~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \CPU|incrementaPC|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y4_N52
dffeas \CPU|PC|DOUT[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|incrementaPC|Add0~29_sumout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|MUX_JMP|Equal2~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC|DOUT [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC|DOUT[7] .is_wysiwyg = "true";
defparam \CPU|PC|DOUT[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y4_N18
cyclonev_lcell_comb \ROM|memROM~1 (
// Equation(s):
// \ROM|memROM~1_combout  = ( !\CPU|PC|DOUT [7] & ( (!\CPU|PC|DOUT[6]~DUPLICATE_q  & (!\CPU|PC|DOUT [4] & !\CPU|PC|DOUT [5])) ) )

	.dataa(gnd),
	.datab(!\CPU|PC|DOUT[6]~DUPLICATE_q ),
	.datac(!\CPU|PC|DOUT [4]),
	.datad(!\CPU|PC|DOUT [5]),
	.datae(gnd),
	.dataf(!\CPU|PC|DOUT [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM|memROM~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM|memROM~1 .extended_lut = "off";
defparam \ROM|memROM~1 .lut_mask = 64'hC000C00000000000;
defparam \ROM|memROM~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y4_N35
dffeas \CPU|PC|DOUT[1]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|incrementaPC|Add0~5_sumout ),
	.asdata(\CPU|MUX_JMP|saida_MUX[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|MUX_JMP|Equal2~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC|DOUT[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC|DOUT[1]~DUPLICATE .is_wysiwyg = "true";
defparam \CPU|PC|DOUT[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N3
cyclonev_lcell_comb \ROM|memROM~12 (
// Equation(s):
// \ROM|memROM~12_combout  = ( \CPU|PC|DOUT [2] & ( (!\CPU|PC|DOUT[3]~DUPLICATE_q  & ((!\CPU|PC|DOUT[1]~DUPLICATE_q ) # (\CPU|PC|DOUT [0]))) ) ) # ( !\CPU|PC|DOUT [2] & ( (!\CPU|PC|DOUT[1]~DUPLICATE_q  & (!\CPU|PC|DOUT [0] & !\CPU|PC|DOUT[3]~DUPLICATE_q )) ) 
// )

	.dataa(!\CPU|PC|DOUT[1]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\CPU|PC|DOUT [0]),
	.datad(!\CPU|PC|DOUT[3]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\CPU|PC|DOUT [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM|memROM~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM|memROM~12 .extended_lut = "off";
defparam \ROM|memROM~12 .lut_mask = 64'hA000A000AF00AF00;
defparam \ROM|memROM~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y4_N0
cyclonev_lcell_comb \ROM|memROM~16 (
// Equation(s):
// \ROM|memROM~16_combout  = ( \ROM|memROM~12_combout  & ( (\ROM|memROM~1_combout  & !\CPU|PC|DOUT [8]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ROM|memROM~1_combout ),
	.datad(!\CPU|PC|DOUT [8]),
	.datae(gnd),
	.dataf(!\ROM|memROM~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM|memROM~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM|memROM~16 .extended_lut = "off";
defparam \ROM|memROM~16 .lut_mask = 64'h000000000F000F00;
defparam \ROM|memROM~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y3_N21
cyclonev_lcell_comb \CPU|MUX_JMP|saida_MUX[5]~3 (
// Equation(s):
// \CPU|MUX_JMP|saida_MUX[5]~3_combout  = ( \ROM|memROM~14_combout  & ( \ROM|memROM~16_combout  & ( (!\ROM|memROM~13_combout  & (!\ROM|memROM~7_combout  & \ROM|memROM~11_combout )) ) ) ) # ( !\ROM|memROM~14_combout  & ( \ROM|memROM~16_combout  & ( 
// (\ROM|memROM~13_combout  & (\ROM|memROM~7_combout  & ((!\ROM|memROM~11_combout ) # (\CPU|FLIPFLOP_COMP|DOUT~q )))) ) ) )

	.dataa(!\ROM|memROM~13_combout ),
	.datab(!\ROM|memROM~7_combout ),
	.datac(!\ROM|memROM~11_combout ),
	.datad(!\CPU|FLIPFLOP_COMP|DOUT~q ),
	.datae(!\ROM|memROM~14_combout ),
	.dataf(!\ROM|memROM~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|MUX_JMP|saida_MUX[5]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|MUX_JMP|saida_MUX[5]~3 .extended_lut = "off";
defparam \CPU|MUX_JMP|saida_MUX[5]~3 .lut_mask = 64'h0000000010110808;
defparam \CPU|MUX_JMP|saida_MUX[5]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y4_N56
dffeas \CPU|PC|DOUT[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|incrementaPC|Add0~33_sumout ),
	.asdata(\CPU|MUX_JMP|saida_MUX[5]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|MUX_JMP|Equal2~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC|DOUT [8]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC|DOUT[8] .is_wysiwyg = "true";
defparam \CPU|PC|DOUT[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y4_N54
cyclonev_lcell_comb \CPU|incrementaPC|Add0~33 (
// Equation(s):
// \CPU|incrementaPC|Add0~33_sumout  = SUM(( \CPU|PC|DOUT [8] ) + ( GND ) + ( \CPU|incrementaPC|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU|PC|DOUT [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|incrementaPC|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|incrementaPC|Add0~33_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|incrementaPC|Add0~33 .extended_lut = "off";
defparam \CPU|incrementaPC|Add0~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \CPU|incrementaPC|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y4_N55
dffeas \CPU|PC|DOUT[8]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|incrementaPC|Add0~33_sumout ),
	.asdata(\CPU|MUX_JMP|saida_MUX[5]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|MUX_JMP|Equal2~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC|DOUT[8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC|DOUT[8]~DUPLICATE .is_wysiwyg = "true";
defparam \CPU|PC|DOUT[8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y4_N53
dffeas \CPU|PC|DOUT[7]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|incrementaPC|Add0~29_sumout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|MUX_JMP|Equal2~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC|DOUT[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC|DOUT[7]~DUPLICATE .is_wysiwyg = "true";
defparam \CPU|PC|DOUT[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y4_N3
cyclonev_lcell_comb \ROM|memROM~6 (
// Equation(s):
// \ROM|memROM~6_combout  = ( !\CPU|PC|DOUT [6] & ( (!\CPU|PC|DOUT [4] & (!\CPU|PC|DOUT[8]~DUPLICATE_q  & (!\CPU|PC|DOUT[7]~DUPLICATE_q  & !\CPU|PC|DOUT [5]))) ) )

	.dataa(!\CPU|PC|DOUT [4]),
	.datab(!\CPU|PC|DOUT[8]~DUPLICATE_q ),
	.datac(!\CPU|PC|DOUT[7]~DUPLICATE_q ),
	.datad(!\CPU|PC|DOUT [5]),
	.datae(gnd),
	.dataf(!\CPU|PC|DOUT [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM|memROM~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM|memROM~6 .extended_lut = "off";
defparam \ROM|memROM~6 .lut_mask = 64'h8000800000000000;
defparam \ROM|memROM~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N21
cyclonev_lcell_comb \ROM|memROM~7 (
// Equation(s):
// \ROM|memROM~7_combout  = ( \ROM|memROM~5_combout  & ( \ROM|memROM~6_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ROM|memROM~6_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ROM|memROM~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM|memROM~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM|memROM~7 .extended_lut = "off";
defparam \ROM|memROM~7 .lut_mask = 64'h000000000F0F0F0F;
defparam \ROM|memROM~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y4_N24
cyclonev_lcell_comb \ROM|memROM~0 (
// Equation(s):
// \ROM|memROM~0_combout  = ( \CPU|PC|DOUT [3] & ( (\CPU|PC|DOUT [0] & (!\CPU|PC|DOUT[2]~DUPLICATE_q  & !\CPU|PC|DOUT[1]~DUPLICATE_q )) ) ) # ( !\CPU|PC|DOUT [3] & ( (!\CPU|PC|DOUT [0] & (!\CPU|PC|DOUT[2]~DUPLICATE_q  & !\CPU|PC|DOUT[1]~DUPLICATE_q )) ) )

	.dataa(!\CPU|PC|DOUT [0]),
	.datab(!\CPU|PC|DOUT[2]~DUPLICATE_q ),
	.datac(!\CPU|PC|DOUT[1]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|PC|DOUT [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM|memROM~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM|memROM~0 .extended_lut = "off";
defparam \ROM|memROM~0 .lut_mask = 64'h8080808040404040;
defparam \ROM|memROM~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y4_N21
cyclonev_lcell_comb \ROM|memROM~2 (
// Equation(s):
// \ROM|memROM~2_combout  = ( \ROM|memROM~0_combout  & ( (\ROM|memROM~1_combout  & !\CPU|PC|DOUT[8]~DUPLICATE_q ) ) )

	.dataa(!\ROM|memROM~1_combout ),
	.datab(gnd),
	.datac(!\CPU|PC|DOUT[8]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ROM|memROM~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM|memROM~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM|memROM~2 .extended_lut = "off";
defparam \ROM|memROM~2 .lut_mask = 64'h0000000050505050;
defparam \ROM|memROM~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y4_N57
cyclonev_lcell_comb \CPU|MUX_JMP|saida_MUX[1]~1 (
// Equation(s):
// \CPU|MUX_JMP|saida_MUX[1]~1_combout  = ( \CPU|FLIPFLOP_COMP|DOUT~q  & ( \ROM|memROM~2_combout  ) ) # ( !\CPU|FLIPFLOP_COMP|DOUT~q  & ( \ROM|memROM~2_combout  ) ) # ( \CPU|FLIPFLOP_COMP|DOUT~q  & ( !\ROM|memROM~2_combout  & ( (!\ROM|memROM~14_combout  & 
// (((!\ROM|memROM~7_combout ) # (!\ROM|memROM~13_combout )))) # (\ROM|memROM~14_combout  & ((!\ROM|memROM~11_combout ) # ((\ROM|memROM~13_combout ) # (\ROM|memROM~7_combout )))) ) ) ) # ( !\CPU|FLIPFLOP_COMP|DOUT~q  & ( !\ROM|memROM~2_combout  & ( 
// (!\ROM|memROM~14_combout  & (((!\ROM|memROM~7_combout ) # (!\ROM|memROM~13_combout )) # (\ROM|memROM~11_combout ))) # (\ROM|memROM~14_combout  & ((!\ROM|memROM~11_combout ) # ((\ROM|memROM~13_combout ) # (\ROM|memROM~7_combout )))) ) ) )

	.dataa(!\ROM|memROM~14_combout ),
	.datab(!\ROM|memROM~11_combout ),
	.datac(!\ROM|memROM~7_combout ),
	.datad(!\ROM|memROM~13_combout ),
	.datae(!\CPU|FLIPFLOP_COMP|DOUT~q ),
	.dataf(!\ROM|memROM~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|MUX_JMP|saida_MUX[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|MUX_JMP|saida_MUX[1]~1 .extended_lut = "off";
defparam \CPU|MUX_JMP|saida_MUX[1]~1 .lut_mask = 64'hEFF7EFF5FFFFFFFF;
defparam \CPU|MUX_JMP|saida_MUX[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y4_N34
dffeas \CPU|PC|DOUT[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|incrementaPC|Add0~5_sumout ),
	.asdata(\CPU|MUX_JMP|saida_MUX[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|MUX_JMP|Equal2~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC|DOUT [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC|DOUT[1] .is_wysiwyg = "true";
defparam \CPU|PC|DOUT[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y4_N36
cyclonev_lcell_comb \CPU|incrementaPC|Add0~9 (
// Equation(s):
// \CPU|incrementaPC|Add0~9_sumout  = SUM(( \CPU|PC|DOUT [2] ) + ( GND ) + ( \CPU|incrementaPC|Add0~6  ))
// \CPU|incrementaPC|Add0~10  = CARRY(( \CPU|PC|DOUT [2] ) + ( GND ) + ( \CPU|incrementaPC|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU|PC|DOUT [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|incrementaPC|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|incrementaPC|Add0~9_sumout ),
	.cout(\CPU|incrementaPC|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \CPU|incrementaPC|Add0~9 .extended_lut = "off";
defparam \CPU|incrementaPC|Add0~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \CPU|incrementaPC|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y4_N40
dffeas \CPU|PC|DOUT[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|incrementaPC|Add0~13_sumout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|MUX_JMP|Equal2~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC|DOUT [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC|DOUT[3] .is_wysiwyg = "true";
defparam \CPU|PC|DOUT[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y4_N27
cyclonev_lcell_comb \ROM|memROM~5 (
// Equation(s):
// \ROM|memROM~5_combout  = ( \CPU|PC|DOUT [1] & ( (!\CPU|PC|DOUT [3] & (!\CPU|PC|DOUT [0] $ (\CPU|PC|DOUT[2]~DUPLICATE_q ))) ) ) # ( !\CPU|PC|DOUT [1] & ( (!\CPU|PC|DOUT [0] & (!\CPU|PC|DOUT[2]~DUPLICATE_q  & !\CPU|PC|DOUT [3])) # (\CPU|PC|DOUT [0] & 
// ((!\CPU|PC|DOUT[2]~DUPLICATE_q ) # (!\CPU|PC|DOUT [3]))) ) )

	.dataa(!\CPU|PC|DOUT [0]),
	.datab(!\CPU|PC|DOUT[2]~DUPLICATE_q ),
	.datac(!\CPU|PC|DOUT [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|PC|DOUT [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM|memROM~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM|memROM~5 .extended_lut = "off";
defparam \ROM|memROM~5 .lut_mask = 64'hD4D4D4D490909090;
defparam \ROM|memROM~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y4_N6
cyclonev_lcell_comb \CPU|FLIPFLOP_COMP|DOUT~1 (
// Equation(s):
// \CPU|FLIPFLOP_COMP|DOUT~1_combout  = ( !\ROM|memROM~5_combout  & ( (\ROM|memROM~14_combout  & !\ROM|memROM~10_combout ) ) )

	.dataa(!\ROM|memROM~14_combout ),
	.datab(gnd),
	.datac(!\ROM|memROM~10_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ROM|memROM~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|FLIPFLOP_COMP|DOUT~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|FLIPFLOP_COMP|DOUT~1 .extended_lut = "off";
defparam \CPU|FLIPFLOP_COMP|DOUT~1 .lut_mask = 64'h5050505000000000;
defparam \CPU|FLIPFLOP_COMP|DOUT~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N27
cyclonev_lcell_comb \ROM|memROM~9 (
// Equation(s):
// \ROM|memROM~9_combout  = ( !\CPU|PC|DOUT [3] & ( !\CPU|PC|DOUT [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|PC|DOUT [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|PC|DOUT [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM|memROM~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM|memROM~9 .extended_lut = "off";
defparam \ROM|memROM~9 .lut_mask = 64'hF0F0F0F000000000;
defparam \ROM|memROM~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N0
cyclonev_lcell_comb \ROM|memROM~15 (
// Equation(s):
// \ROM|memROM~15_combout  = ( \ROM|memROM~6_combout  & ( (!\CPU|PC|DOUT[2]~DUPLICATE_q  & (!\CPU|PC|DOUT [1] & \ROM|memROM~9_combout )) ) )

	.dataa(gnd),
	.datab(!\CPU|PC|DOUT[2]~DUPLICATE_q ),
	.datac(!\CPU|PC|DOUT [1]),
	.datad(!\ROM|memROM~9_combout ),
	.datae(gnd),
	.dataf(!\ROM|memROM~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM|memROM~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM|memROM~15 .extended_lut = "off";
defparam \ROM|memROM~15 .lut_mask = 64'h0000000000C000C0;
defparam \ROM|memROM~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y3_N24
cyclonev_lcell_comb \CPU|REGA|DOUT[0]~1 (
// Equation(s):
// \CPU|REGA|DOUT[0]~1_combout  = ( \ROM|memROM~14_combout  & ( \ROM|memROM~11_combout  & ( (\ROM|memROM~13_combout  & !\ROM|memROM~7_combout ) ) ) ) # ( !\ROM|memROM~14_combout  & ( !\ROM|memROM~11_combout  & ( (\ROM|memROM~13_combout  & 
// !\ROM|memROM~7_combout ) ) ) )

	.dataa(gnd),
	.datab(!\ROM|memROM~13_combout ),
	.datac(gnd),
	.datad(!\ROM|memROM~7_combout ),
	.datae(!\ROM|memROM~14_combout ),
	.dataf(!\ROM|memROM~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|REGA|DOUT[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|REGA|DOUT[0]~1 .extended_lut = "off";
defparam \CPU|REGA|DOUT[0]~1 .lut_mask = 64'h3300000000003300;
defparam \CPU|REGA|DOUT[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y4_N51
cyclonev_lcell_comb \CPU|DECODER|saida~0 (
// Equation(s):
// \CPU|DECODER|saida~0_combout  = ( \ROM|memROM~13_combout  & ( \ROM|memROM~11_combout  & ( (\ROM|memROM~14_combout  & !\ROM|memROM~7_combout ) ) ) ) # ( !\ROM|memROM~13_combout  & ( !\ROM|memROM~11_combout  & ( (!\ROM|memROM~14_combout  & 
// \ROM|memROM~7_combout ) ) ) )

	.dataa(!\ROM|memROM~14_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ROM|memROM~7_combout ),
	.datae(!\ROM|memROM~13_combout ),
	.dataf(!\ROM|memROM~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DECODER|saida~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DECODER|saida~0 .extended_lut = "off";
defparam \CPU|DECODER|saida~0 .lut_mask = 64'h00AA000000005500;
defparam \CPU|DECODER|saida~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y4_N30
cyclonev_lcell_comb \CPU|REGA|DOUT[0]~0 (
// Equation(s):
// \CPU|REGA|DOUT[0]~0_combout  = ( \CPU|DECODER|saida~0_combout  & ( (((!\ROM|memROM~13_combout  & \ROM|memROM~11_combout )) # (\ROM|memROM~7_combout )) # (\ROM|memROM~14_combout ) ) ) # ( !\CPU|DECODER|saida~0_combout  & ( (!\ROM|memROM~13_combout  & 
// (\ROM|memROM~11_combout  & (!\ROM|memROM~14_combout  & !\ROM|memROM~7_combout ))) ) )

	.dataa(!\ROM|memROM~13_combout ),
	.datab(!\ROM|memROM~11_combout ),
	.datac(!\ROM|memROM~14_combout ),
	.datad(!\ROM|memROM~7_combout ),
	.datae(gnd),
	.dataf(!\CPU|DECODER|saida~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|REGA|DOUT[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|REGA|DOUT[0]~0 .extended_lut = "off";
defparam \CPU|REGA|DOUT[0]~0 .lut_mask = 64'h200020002FFF2FFF;
defparam \CPU|REGA|DOUT[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y2_N0
cyclonev_lcell_comb \CPU|MUX1|saida_MUX[4]~4 (
// Equation(s):
// \CPU|MUX1|saida_MUX[4]~4_combout  = ( \RAM|ram~567_combout  & ( (!\CPU|DECODER|Equal11~1_combout ) # (\ROM|memROM~15_combout ) ) ) # ( !\RAM|ram~567_combout  & ( (\ROM|memROM~15_combout  & \CPU|DECODER|Equal11~1_combout ) ) )

	.dataa(gnd),
	.datab(!\ROM|memROM~15_combout ),
	.datac(!\CPU|DECODER|Equal11~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM|ram~567_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|MUX1|saida_MUX[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|MUX1|saida_MUX[4]~4 .extended_lut = "off";
defparam \CPU|MUX1|saida_MUX[4]~4 .lut_mask = 64'h03030303F3F3F3F3;
defparam \CPU|MUX1|saida_MUX[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y3_N9
cyclonev_lcell_comb \CPU|MUX1|saida_MUX[3]~1 (
// Equation(s):
// \CPU|MUX1|saida_MUX[3]~1_combout  = ( \RAM|ram~536_combout  & ( (!\CPU|DECODER|Equal11~1_combout ) # (\ROM|memROM~15_combout ) ) ) # ( !\RAM|ram~536_combout  & ( (\ROM|memROM~15_combout  & \CPU|DECODER|Equal11~1_combout ) ) )

	.dataa(!\ROM|memROM~15_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU|DECODER|Equal11~1_combout ),
	.datae(gnd),
	.dataf(!\RAM|ram~536_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|MUX1|saida_MUX[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|MUX1|saida_MUX[3]~1 .extended_lut = "off";
defparam \CPU|MUX1|saida_MUX[3]~1 .lut_mask = 64'h00550055FF55FF55;
defparam \CPU|MUX1|saida_MUX[3]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y2_N54
cyclonev_lcell_comb \ROM|memROM~19 (
// Equation(s):
// \ROM|memROM~19_combout  = ( \ROM|memROM~0_combout  & ( !\ROM|memROM~1_combout  ) ) # ( !\ROM|memROM~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ROM|memROM~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ROM|memROM~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM|memROM~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM|memROM~19 .extended_lut = "off";
defparam \ROM|memROM~19 .lut_mask = 64'hFFFFFFFFF0F0F0F0;
defparam \ROM|memROM~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y4_N9
cyclonev_lcell_comb \ROM|memROM~3 (
// Equation(s):
// \ROM|memROM~3_combout  = (!\CPU|PC|DOUT [2] & ((!\CPU|PC|DOUT [0] & ((!\CPU|PC|DOUT [3]))) # (\CPU|PC|DOUT [0] & (!\CPU|PC|DOUT[1]~DUPLICATE_q )))) # (\CPU|PC|DOUT [2] & (\CPU|PC|DOUT[1]~DUPLICATE_q  & ((!\CPU|PC|DOUT [3]))))

	.dataa(!\CPU|PC|DOUT [2]),
	.datab(!\CPU|PC|DOUT[1]~DUPLICATE_q ),
	.datac(!\CPU|PC|DOUT [0]),
	.datad(!\CPU|PC|DOUT [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM|memROM~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM|memROM~3 .extended_lut = "off";
defparam \ROM|memROM~3 .lut_mask = 64'hB908B908B908B908;
defparam \ROM|memROM~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y2_N0
cyclonev_lcell_comb \ROM|memROM~18 (
// Equation(s):
// \ROM|memROM~18_combout  = ( !\ROM|memROM~3_combout  & ( \ROM|memROM~1_combout  ) ) # ( \ROM|memROM~3_combout  & ( !\ROM|memROM~1_combout  ) ) # ( !\ROM|memROM~3_combout  & ( !\ROM|memROM~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\ROM|memROM~3_combout ),
	.dataf(!\ROM|memROM~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM|memROM~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM|memROM~18 .extended_lut = "off";
defparam \ROM|memROM~18 .lut_mask = 64'hFFFFFFFFFFFF0000;
defparam \ROM|memROM~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N18
cyclonev_lcell_comb \RAM|process_0~0 (
// Equation(s):
// \RAM|process_0~0_combout  = ( \ROM|memROM~1_combout  & ( (!\CPU|PC|DOUT [8] & (((\ROM|memROM~9_combout  & !\CPU|PC|DOUT[1]~DUPLICATE_q )) # (\ROM|memROM~12_combout ))) ) )

	.dataa(!\ROM|memROM~9_combout ),
	.datab(!\CPU|PC|DOUT [8]),
	.datac(!\CPU|PC|DOUT[1]~DUPLICATE_q ),
	.datad(!\ROM|memROM~12_combout ),
	.datae(gnd),
	.dataf(!\ROM|memROM~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|process_0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|process_0~0 .extended_lut = "off";
defparam \RAM|process_0~0 .lut_mask = 64'h0000000040CC40CC;
defparam \RAM|process_0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y4_N39
cyclonev_lcell_comb \data_in[0]~1 (
// Equation(s):
// \data_in[0]~1_combout  = ( \ROM|memROM~13_combout  & ( !\RAM|process_0~0_combout  & ( (!\ROM|memROM~7_combout  & ((!\ROM|memROM~14_combout ) # (\ROM|memROM~11_combout ))) ) ) ) # ( !\ROM|memROM~13_combout  & ( !\RAM|process_0~0_combout  & ( 
// (!\ROM|memROM~14_combout  & (\ROM|memROM~11_combout  & !\ROM|memROM~7_combout )) ) ) )

	.dataa(!\ROM|memROM~14_combout ),
	.datab(gnd),
	.datac(!\ROM|memROM~11_combout ),
	.datad(!\ROM|memROM~7_combout ),
	.datae(!\ROM|memROM~13_combout ),
	.dataf(!\RAM|process_0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_in[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_in[0]~1 .extended_lut = "off";
defparam \data_in[0]~1 .lut_mask = 64'h0A00AF0000000000;
defparam \data_in[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N18
cyclonev_io_ibuf \KEY[3]~input (
	.i(KEY[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[3]~input_o ));
// synopsys translate_off
defparam \KEY[3]~input .bus_hold = "false";
defparam \KEY[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N1
cyclonev_io_ibuf \KEY[2]~input (
	.i(KEY[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[2]~input_o ));
// synopsys translate_off
defparam \KEY[2]~input .bus_hold = "false";
defparam \KEY[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X11_Y0_N35
cyclonev_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X41_Y4_N6
cyclonev_lcell_comb \ROM|memROM~4 (
// Equation(s):
// \ROM|memROM~4_combout  = ( \ROM|memROM~3_combout  & ( (\ROM|memROM~1_combout  & !\CPU|PC|DOUT [8]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ROM|memROM~1_combout ),
	.datad(!\CPU|PC|DOUT [8]),
	.datae(gnd),
	.dataf(!\ROM|memROM~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM|memROM~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM|memROM~4 .extended_lut = "off";
defparam \ROM|memROM~4 .lut_mask = 64'h000000000F000F00;
defparam \ROM|memROM~4 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X10_Y0_N92
cyclonev_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X10_Y1_N42
cyclonev_lcell_comb \detectorContador|saidaQ~0 (
// Equation(s):
// \detectorContador|saidaQ~0_combout  = ( !\KEY[0]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\KEY[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\detectorContador|saidaQ~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \detectorContador|saidaQ~0 .extended_lut = "off";
defparam \detectorContador|saidaQ~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \detectorContador|saidaQ~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y1_N44
dffeas \detectorContador|saidaQ (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\detectorContador|saidaQ~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\detectorContador|saidaQ~q ),
	.prn(vcc));
// synopsys translate_off
defparam \detectorContador|saidaQ .is_wysiwyg = "true";
defparam \detectorContador|saidaQ .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y1_N9
cyclonev_lcell_comb \detectorContador|saida (
// Equation(s):
// \detectorContador|saida~combout  = LCELL(( !\detectorContador|saidaQ~q  & ( !\KEY[0]~input_o  ) ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\KEY[0]~input_o ),
	.datae(gnd),
	.dataf(!\detectorContador|saidaQ~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\detectorContador|saida~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \detectorContador|saida .extended_lut = "off";
defparam \detectorContador|saida .lut_mask = 64'hFF00FF0000000000;
defparam \detectorContador|saida .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N9
cyclonev_lcell_comb \FLIPFLOP_KEY0|DOUT~feeder (
// Equation(s):
// \FLIPFLOP_KEY0|DOUT~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FLIPFLOP_KEY0|DOUT~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FLIPFLOP_KEY0|DOUT~feeder .extended_lut = "off";
defparam \FLIPFLOP_KEY0|DOUT~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \FLIPFLOP_KEY0|DOUT~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N30
cyclonev_lcell_comb \limpa_leitura~0 (
// Equation(s):
// \limpa_leitura~0_combout  = ( !\CPU|PC|DOUT[8]~DUPLICATE_q  & ( (\ROM|memROM~12_combout  & (\ROM|memROM~1_combout  & (\ROM|memROM~0_combout  & \ROM|memROM~3_combout ))) ) )

	.dataa(!\ROM|memROM~12_combout ),
	.datab(!\ROM|memROM~1_combout ),
	.datac(!\ROM|memROM~0_combout ),
	.datad(!\ROM|memROM~3_combout ),
	.datae(gnd),
	.dataf(!\CPU|PC|DOUT[8]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\limpa_leitura~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \limpa_leitura~0 .extended_lut = "off";
defparam \limpa_leitura~0 .lut_mask = 64'h0001000100000000;
defparam \limpa_leitura~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N12
cyclonev_lcell_comb \CPU|DECODER|Equal11~0 (
// Equation(s):
// \CPU|DECODER|Equal11~0_combout  = ( \ROM|memROM~8_combout  & ( \ROM|memROM~6_combout  ) ) # ( !\ROM|memROM~8_combout  & ( (\ROM|memROM~6_combout  & (\CPU|PC|DOUT[2]~DUPLICATE_q  & (\CPU|PC|DOUT [1] & \ROM|memROM~9_combout ))) ) )

	.dataa(!\ROM|memROM~6_combout ),
	.datab(!\CPU|PC|DOUT[2]~DUPLICATE_q ),
	.datac(!\CPU|PC|DOUT [1]),
	.datad(!\ROM|memROM~9_combout ),
	.datae(gnd),
	.dataf(!\ROM|memROM~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DECODER|Equal11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DECODER|Equal11~0 .extended_lut = "off";
defparam \CPU|DECODER|Equal11~0 .lut_mask = 64'h0001000155555555;
defparam \CPU|DECODER|Equal11~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N39
cyclonev_lcell_comb \limpa_leitura~1 (
// Equation(s):
// \limpa_leitura~1_combout  = ( \ROM|memROM~15_combout  & ( (\limpa_leitura~0_combout  & (\ROM|memROM~11_combout  & (!\CPU|DECODER|Equal11~0_combout  & \ROM|memROM~7_combout ))) ) )

	.dataa(!\limpa_leitura~0_combout ),
	.datab(!\ROM|memROM~11_combout ),
	.datac(!\CPU|DECODER|Equal11~0_combout ),
	.datad(!\ROM|memROM~7_combout ),
	.datae(gnd),
	.dataf(!\ROM|memROM~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\limpa_leitura~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \limpa_leitura~1 .extended_lut = "off";
defparam \limpa_leitura~1 .lut_mask = 64'h0000000000100010;
defparam \limpa_leitura~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y4_N10
dffeas \FLIPFLOP_KEY0|DOUT (
	.clk(\detectorContador|saida~combout ),
	.d(\FLIPFLOP_KEY0|DOUT~feeder_combout ),
	.asdata(vcc),
	.clrn(!\limpa_leitura~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FLIPFLOP_KEY0|DOUT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FLIPFLOP_KEY0|DOUT .is_wysiwyg = "true";
defparam \FLIPFLOP_KEY0|DOUT .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y4_N12
cyclonev_lcell_comb \data_in[0]~0 (
// Equation(s):
// \data_in[0]~0_combout  = ( \ROM|memROM~2_combout  & ( \FLIPFLOP_KEY0|DOUT~q  & ( (!\ROM|memROM~4_combout  & ((\KEY[2]~input_o ))) # (\ROM|memROM~4_combout  & (\KEY[3]~input_o )) ) ) ) # ( !\ROM|memROM~2_combout  & ( \FLIPFLOP_KEY0|DOUT~q  & ( 
// (!\ROM|memROM~4_combout ) # (\KEY[1]~input_o ) ) ) ) # ( \ROM|memROM~2_combout  & ( !\FLIPFLOP_KEY0|DOUT~q  & ( (!\ROM|memROM~4_combout  & ((\KEY[2]~input_o ))) # (\ROM|memROM~4_combout  & (\KEY[3]~input_o )) ) ) ) # ( !\ROM|memROM~2_combout  & ( 
// !\FLIPFLOP_KEY0|DOUT~q  & ( (\KEY[1]~input_o  & \ROM|memROM~4_combout ) ) ) )

	.dataa(!\KEY[3]~input_o ),
	.datab(!\KEY[2]~input_o ),
	.datac(!\KEY[1]~input_o ),
	.datad(!\ROM|memROM~4_combout ),
	.datae(!\ROM|memROM~2_combout ),
	.dataf(!\FLIPFLOP_KEY0|DOUT~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_in[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_in[0]~0 .extended_lut = "off";
defparam \data_in[0]~0 .lut_mask = 64'h000F3355FF0F3355;
defparam \data_in[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y4_N45
cyclonev_lcell_comb \data_in[0]~2 (
// Equation(s):
// \data_in[0]~2_combout  = ( \ROM|memROM~12_combout  & ( \ROM|memROM~1_combout  & ( (!\CPU|PC|DOUT[8]~DUPLICATE_q  & (((!\ROM|memROM~9_combout ) # (\CPU|PC|DOUT[2]~DUPLICATE_q )) # (\CPU|PC|DOUT[1]~DUPLICATE_q ))) ) ) )

	.dataa(!\CPU|PC|DOUT[8]~DUPLICATE_q ),
	.datab(!\CPU|PC|DOUT[1]~DUPLICATE_q ),
	.datac(!\CPU|PC|DOUT[2]~DUPLICATE_q ),
	.datad(!\ROM|memROM~9_combout ),
	.datae(!\ROM|memROM~12_combout ),
	.dataf(!\ROM|memROM~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_in[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_in[0]~2 .extended_lut = "off";
defparam \data_in[0]~2 .lut_mask = 64'h000000000000AA2A;
defparam \data_in[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N36
cyclonev_lcell_comb \ROM|memROM~17 (
// Equation(s):
// \ROM|memROM~17_combout  = ( \ROM|memROM~6_combout  & ( (!\CPU|PC|DOUT[1]~DUPLICATE_q  & \ROM|memROM~9_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|PC|DOUT[1]~DUPLICATE_q ),
	.datad(!\ROM|memROM~9_combout ),
	.datae(gnd),
	.dataf(!\ROM|memROM~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM|memROM~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM|memROM~17 .extended_lut = "off";
defparam \ROM|memROM~17 .lut_mask = 64'h0000000000F000F0;
defparam \ROM|memROM~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y4_N12
cyclonev_lcell_comb \data_in[0]~3 (
// Equation(s):
// \data_in[0]~3_combout  = ( !\ROM|memROM~7_combout  & ( \ROM|memROM~17_combout  & ( (\data_in[0]~2_combout  & ((!\ROM|memROM~14_combout  & ((\ROM|memROM~11_combout ) # (\ROM|memROM~13_combout ))) # (\ROM|memROM~14_combout  & (\ROM|memROM~13_combout  & 
// \ROM|memROM~11_combout )))) ) ) )

	.dataa(!\ROM|memROM~14_combout ),
	.datab(!\data_in[0]~2_combout ),
	.datac(!\ROM|memROM~13_combout ),
	.datad(!\ROM|memROM~11_combout ),
	.datae(!\ROM|memROM~7_combout ),
	.dataf(!\ROM|memROM~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_in[0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_in[0]~3 .extended_lut = "off";
defparam \data_in[0]~3 .lut_mask = 64'h0000000002230000;
defparam \data_in[0]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y4_N18
cyclonev_lcell_comb \RAM|process_0~1 (
// Equation(s):
// \RAM|process_0~1_combout  = ( \ROM|memROM~7_combout  & ( !\RAM|process_0~0_combout  & ( (\ROM|memROM~11_combout  & !\CPU|DECODER|Equal11~0_combout ) ) ) )

	.dataa(gnd),
	.datab(!\ROM|memROM~11_combout ),
	.datac(gnd),
	.datad(!\CPU|DECODER|Equal11~0_combout ),
	.datae(!\ROM|memROM~7_combout ),
	.dataf(!\RAM|process_0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|process_0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|process_0~1 .extended_lut = "off";
defparam \RAM|process_0~1 .lut_mask = 64'h0000330000000000;
defparam \RAM|process_0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y5_N42
cyclonev_lcell_comb \RAM|ram~547 (
// Equation(s):
// \RAM|ram~547_combout  = ( !\ROM|memROM~2_combout  & ( \RAM|process_0~1_combout  & ( (\ROM|memROM~16_combout  & (!\ROM|memROM~4_combout  & \ROM|memROM~15_combout )) ) ) )

	.dataa(gnd),
	.datab(!\ROM|memROM~16_combout ),
	.datac(!\ROM|memROM~4_combout ),
	.datad(!\ROM|memROM~15_combout ),
	.datae(!\ROM|memROM~2_combout ),
	.dataf(!\RAM|process_0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~547_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~547 .extended_lut = "off";
defparam \RAM|ram~547 .lut_mask = 64'h0000000000300000;
defparam \RAM|ram~547 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y4_N17
dffeas \RAM|ram~495 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~547_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~495_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~495 .is_wysiwyg = "true";
defparam \RAM|ram~495 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y5_N33
cyclonev_lcell_comb \RAM|ram~548 (
// Equation(s):
// \RAM|ram~548_combout  = ( \ROM|memROM~16_combout  & ( \RAM|process_0~1_combout  & ( (!\ROM|memROM~2_combout  & (\ROM|memROM~15_combout  & \ROM|memROM~4_combout )) ) ) )

	.dataa(!\ROM|memROM~2_combout ),
	.datab(!\ROM|memROM~15_combout ),
	.datac(!\ROM|memROM~4_combout ),
	.datad(gnd),
	.datae(!\ROM|memROM~16_combout ),
	.dataf(!\RAM|process_0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~548_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~548 .extended_lut = "off";
defparam \RAM|ram~548 .lut_mask = 64'h0000000000000202;
defparam \RAM|ram~548 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y4_N25
dffeas \RAM|ram~503 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~548_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~503_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~503 .is_wysiwyg = "true";
defparam \RAM|ram~503 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y5_N51
cyclonev_lcell_comb \RAM|ram~549 (
// Equation(s):
// \RAM|ram~549_combout  = ( \RAM|process_0~1_combout  & ( (\ROM|memROM~2_combout  & (\ROM|memROM~15_combout  & (\ROM|memROM~16_combout  & !\ROM|memROM~4_combout ))) ) )

	.dataa(!\ROM|memROM~2_combout ),
	.datab(!\ROM|memROM~15_combout ),
	.datac(!\ROM|memROM~16_combout ),
	.datad(!\ROM|memROM~4_combout ),
	.datae(gnd),
	.dataf(!\RAM|process_0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~549_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~549 .extended_lut = "off";
defparam \RAM|ram~549 .lut_mask = 64'h0000000001000100;
defparam \RAM|ram~549 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y4_N59
dffeas \RAM|ram~511 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~549_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~511_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~511 .is_wysiwyg = "true";
defparam \RAM|ram~511 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y4_N54
cyclonev_lcell_comb \RAM|ram~550 (
// Equation(s):
// \RAM|ram~550_combout  = ( \RAM|process_0~1_combout  & ( \ROM|memROM~15_combout  & ( (\ROM|memROM~16_combout  & (\ROM|memROM~2_combout  & \ROM|memROM~4_combout )) ) ) )

	.dataa(gnd),
	.datab(!\ROM|memROM~16_combout ),
	.datac(!\ROM|memROM~2_combout ),
	.datad(!\ROM|memROM~4_combout ),
	.datae(!\RAM|process_0~1_combout ),
	.dataf(!\ROM|memROM~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~550_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~550 .extended_lut = "off";
defparam \RAM|ram~550 .lut_mask = 64'h0000000000000003;
defparam \RAM|ram~550 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y4_N50
dffeas \RAM|ram~519 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~550_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~519_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~519 .is_wysiwyg = "true";
defparam \RAM|ram~519 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y4_N51
cyclonev_lcell_comb \RAM|ram~527 (
// Equation(s):
// \RAM|ram~527_combout  = ( \ROM|memROM~2_combout  & ( \ROM|memROM~4_combout  & ( \RAM|ram~519_q  ) ) ) # ( !\ROM|memROM~2_combout  & ( \ROM|memROM~4_combout  & ( \RAM|ram~503_q  ) ) ) # ( \ROM|memROM~2_combout  & ( !\ROM|memROM~4_combout  & ( 
// \RAM|ram~511_q  ) ) ) # ( !\ROM|memROM~2_combout  & ( !\ROM|memROM~4_combout  & ( \RAM|ram~495_q  ) ) )

	.dataa(!\RAM|ram~495_q ),
	.datab(!\RAM|ram~503_q ),
	.datac(!\RAM|ram~511_q ),
	.datad(!\RAM|ram~519_q ),
	.datae(!\ROM|memROM~2_combout ),
	.dataf(!\ROM|memROM~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~527_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~527 .extended_lut = "off";
defparam \RAM|ram~527 .lut_mask = 64'h55550F0F333300FF;
defparam \RAM|ram~527 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y3_N24
cyclonev_lcell_comb \RAM|ram~561 (
// Equation(s):
// \RAM|ram~561_combout  = ( !\ROM|memROM~15_combout  & ( (\RAM|process_0~1_combout  & (!\ROM|memROM~4_combout  & (!\ROM|memROM~16_combout  & \ROM|memROM~2_combout ))) ) )

	.dataa(!\RAM|process_0~1_combout ),
	.datab(!\ROM|memROM~4_combout ),
	.datac(!\ROM|memROM~16_combout ),
	.datad(!\ROM|memROM~2_combout ),
	.datae(gnd),
	.dataf(!\ROM|memROM~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~561_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~561 .extended_lut = "off";
defparam \RAM|ram~561 .lut_mask = 64'h0040004000000000;
defparam \RAM|ram~561 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y3_N53
dffeas \RAM|ram~31 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~561_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~31_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~31 .is_wysiwyg = "true";
defparam \RAM|ram~31 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y3_N15
cyclonev_lcell_comb \RAM|ram~559 (
// Equation(s):
// \RAM|ram~559_combout  = ( \RAM|process_0~1_combout  & ( !\ROM|memROM~2_combout  & ( (!\ROM|memROM~16_combout  & (!\ROM|memROM~15_combout  & !\ROM|memROM~4_combout )) ) ) )

	.dataa(!\ROM|memROM~16_combout ),
	.datab(!\ROM|memROM~15_combout ),
	.datac(!\ROM|memROM~4_combout ),
	.datad(gnd),
	.datae(!\RAM|process_0~1_combout ),
	.dataf(!\ROM|memROM~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~559_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~559 .extended_lut = "off";
defparam \RAM|ram~559 .lut_mask = 64'h0000808000000000;
defparam \RAM|ram~559 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y3_N49
dffeas \RAM|ram~15 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~559_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~15_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~15 .is_wysiwyg = "true";
defparam \RAM|ram~15 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y3_N57
cyclonev_lcell_comb \RAM|ram~560 (
// Equation(s):
// \RAM|ram~560_combout  = ( \RAM|process_0~1_combout  & ( !\ROM|memROM~2_combout  & ( (!\ROM|memROM~16_combout  & (!\ROM|memROM~15_combout  & \ROM|memROM~4_combout )) ) ) )

	.dataa(!\ROM|memROM~16_combout ),
	.datab(!\ROM|memROM~15_combout ),
	.datac(!\ROM|memROM~4_combout ),
	.datad(gnd),
	.datae(!\RAM|process_0~1_combout ),
	.dataf(!\ROM|memROM~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~560_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~560 .extended_lut = "off";
defparam \RAM|ram~560 .lut_mask = 64'h0000080800000000;
defparam \RAM|ram~560 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y3_N5
dffeas \RAM|ram~23 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~560_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~23_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~23 .is_wysiwyg = "true";
defparam \RAM|ram~23 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y3_N39
cyclonev_lcell_comb \RAM|ram~562 (
// Equation(s):
// \RAM|ram~562_combout  = ( \ROM|memROM~2_combout  & ( \ROM|memROM~4_combout  & ( (!\ROM|memROM~16_combout  & (!\ROM|memROM~15_combout  & \RAM|process_0~1_combout )) ) ) )

	.dataa(!\ROM|memROM~16_combout ),
	.datab(!\ROM|memROM~15_combout ),
	.datac(gnd),
	.datad(!\RAM|process_0~1_combout ),
	.datae(!\ROM|memROM~2_combout ),
	.dataf(!\ROM|memROM~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~562_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~562 .extended_lut = "off";
defparam \RAM|ram~562 .lut_mask = 64'h0000000000000088;
defparam \RAM|ram~562 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y3_N59
dffeas \RAM|ram~39 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~562_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~39_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~39 .is_wysiwyg = "true";
defparam \RAM|ram~39 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y3_N48
cyclonev_lcell_comb \RAM|ram~530 (
// Equation(s):
// \RAM|ram~530_combout  = ( \ROM|memROM~2_combout  & ( \ROM|memROM~4_combout  & ( \RAM|ram~39_q  ) ) ) # ( !\ROM|memROM~2_combout  & ( \ROM|memROM~4_combout  & ( \RAM|ram~23_q  ) ) ) # ( \ROM|memROM~2_combout  & ( !\ROM|memROM~4_combout  & ( \RAM|ram~31_q  
// ) ) ) # ( !\ROM|memROM~2_combout  & ( !\ROM|memROM~4_combout  & ( \RAM|ram~15_q  ) ) )

	.dataa(!\RAM|ram~31_q ),
	.datab(!\RAM|ram~15_q ),
	.datac(!\RAM|ram~23_q ),
	.datad(!\RAM|ram~39_q ),
	.datae(!\ROM|memROM~2_combout ),
	.dataf(!\ROM|memROM~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~530_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~530 .extended_lut = "off";
defparam \RAM|ram~530 .lut_mask = 64'h333355550F0F00FF;
defparam \RAM|ram~530 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y3_N45
cyclonev_lcell_comb \RAM|ram~556 (
// Equation(s):
// \RAM|ram~556_combout  = ( !\ROM|memROM~2_combout  & ( \ROM|memROM~4_combout  & ( (!\ROM|memROM~16_combout  & (\ROM|memROM~15_combout  & \RAM|process_0~1_combout )) ) ) )

	.dataa(!\ROM|memROM~16_combout ),
	.datab(!\ROM|memROM~15_combout ),
	.datac(gnd),
	.datad(!\RAM|process_0~1_combout ),
	.datae(!\ROM|memROM~2_combout ),
	.dataf(!\ROM|memROM~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~556_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~556 .extended_lut = "off";
defparam \RAM|ram~556 .lut_mask = 64'h0000000000220000;
defparam \RAM|ram~556 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y3_N56
dffeas \RAM|ram~247 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~556_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~247_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~247 .is_wysiwyg = "true";
defparam \RAM|ram~247 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y4_N12
cyclonev_lcell_comb \RAM|ram~558 (
// Equation(s):
// \RAM|ram~558_combout  = ( \RAM|process_0~1_combout  & ( \ROM|memROM~15_combout  & ( (!\ROM|memROM~16_combout  & (\ROM|memROM~2_combout  & \ROM|memROM~4_combout )) ) ) )

	.dataa(gnd),
	.datab(!\ROM|memROM~16_combout ),
	.datac(!\ROM|memROM~2_combout ),
	.datad(!\ROM|memROM~4_combout ),
	.datae(!\RAM|process_0~1_combout ),
	.dataf(!\ROM|memROM~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~558_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~558 .extended_lut = "off";
defparam \RAM|ram~558 .lut_mask = 64'h000000000000000C;
defparam \RAM|ram~558 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y3_N20
dffeas \RAM|ram~263 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~558_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~263_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~263 .is_wysiwyg = "true";
defparam \RAM|ram~263 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y5_N39
cyclonev_lcell_comb \RAM|ram~239feeder (
// Equation(s):
// \RAM|ram~239feeder_combout  = ( \CPU|REGA|DOUT [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGA|DOUT [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~239feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~239feeder .extended_lut = "off";
defparam \RAM|ram~239feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM|ram~239feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y5_N51
cyclonev_lcell_comb \RAM|ram~555 (
// Equation(s):
// \RAM|ram~555_combout  = ( !\ROM|memROM~16_combout  & ( \RAM|process_0~1_combout  & ( (!\ROM|memROM~2_combout  & (\ROM|memROM~15_combout  & !\ROM|memROM~4_combout )) ) ) )

	.dataa(!\ROM|memROM~2_combout ),
	.datab(!\ROM|memROM~15_combout ),
	.datac(!\ROM|memROM~4_combout ),
	.datad(gnd),
	.datae(!\ROM|memROM~16_combout ),
	.dataf(!\RAM|process_0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~555_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~555 .extended_lut = "off";
defparam \RAM|ram~555 .lut_mask = 64'h0000000020200000;
defparam \RAM|ram~555 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y5_N41
dffeas \RAM|ram~239 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM|ram~239feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM|ram~555_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~239_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~239 .is_wysiwyg = "true";
defparam \RAM|ram~239 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y3_N9
cyclonev_lcell_comb \RAM|ram~557 (
// Equation(s):
// \RAM|ram~557_combout  = ( \ROM|memROM~2_combout  & ( (!\ROM|memROM~16_combout  & (!\ROM|memROM~4_combout  & (\ROM|memROM~15_combout  & \RAM|process_0~1_combout ))) ) )

	.dataa(!\ROM|memROM~16_combout ),
	.datab(!\ROM|memROM~4_combout ),
	.datac(!\ROM|memROM~15_combout ),
	.datad(!\RAM|process_0~1_combout ),
	.datae(gnd),
	.dataf(!\ROM|memROM~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~557_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~557 .extended_lut = "off";
defparam \RAM|ram~557 .lut_mask = 64'h0000000000080008;
defparam \RAM|ram~557 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y3_N5
dffeas \RAM|ram~255 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~557_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~255_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~255 .is_wysiwyg = "true";
defparam \RAM|ram~255 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y3_N21
cyclonev_lcell_comb \RAM|ram~529 (
// Equation(s):
// \RAM|ram~529_combout  = ( \ROM|memROM~2_combout  & ( \ROM|memROM~4_combout  & ( \RAM|ram~263_q  ) ) ) # ( !\ROM|memROM~2_combout  & ( \ROM|memROM~4_combout  & ( \RAM|ram~247_q  ) ) ) # ( \ROM|memROM~2_combout  & ( !\ROM|memROM~4_combout  & ( 
// \RAM|ram~255_q  ) ) ) # ( !\ROM|memROM~2_combout  & ( !\ROM|memROM~4_combout  & ( \RAM|ram~239_q  ) ) )

	.dataa(!\RAM|ram~247_q ),
	.datab(!\RAM|ram~263_q ),
	.datac(!\RAM|ram~239_q ),
	.datad(!\RAM|ram~255_q ),
	.datae(!\ROM|memROM~2_combout ),
	.dataf(!\ROM|memROM~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~529_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~529 .extended_lut = "off";
defparam \RAM|ram~529 .lut_mask = 64'h0F0F00FF55553333;
defparam \RAM|ram~529 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y2_N3
cyclonev_lcell_comb \RAM|ram~271feeder (
// Equation(s):
// \RAM|ram~271feeder_combout  = ( \CPU|REGA|DOUT [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGA|DOUT [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~271feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~271feeder .extended_lut = "off";
defparam \RAM|ram~271feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM|ram~271feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y2_N39
cyclonev_lcell_comb \RAM|ram~551 (
// Equation(s):
// \RAM|ram~551_combout  = ( \RAM|process_0~1_combout  & ( !\ROM|memROM~15_combout  & ( (!\ROM|memROM~4_combout  & (!\ROM|memROM~2_combout  & \ROM|memROM~16_combout )) ) ) )

	.dataa(!\ROM|memROM~4_combout ),
	.datab(gnd),
	.datac(!\ROM|memROM~2_combout ),
	.datad(!\ROM|memROM~16_combout ),
	.datae(!\RAM|process_0~1_combout ),
	.dataf(!\ROM|memROM~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~551_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~551 .extended_lut = "off";
defparam \RAM|ram~551 .lut_mask = 64'h000000A000000000;
defparam \RAM|ram~551 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y2_N5
dffeas \RAM|ram~271 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM|ram~271feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM|ram~551_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~271_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~271 .is_wysiwyg = "true";
defparam \RAM|ram~271 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y2_N54
cyclonev_lcell_comb \RAM|ram~279feeder (
// Equation(s):
// \RAM|ram~279feeder_combout  = ( \CPU|REGA|DOUT [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGA|DOUT [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~279feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~279feeder .extended_lut = "off";
defparam \RAM|ram~279feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM|ram~279feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y2_N15
cyclonev_lcell_comb \RAM|ram~552 (
// Equation(s):
// \RAM|ram~552_combout  = ( \RAM|process_0~1_combout  & ( !\ROM|memROM~15_combout  & ( (\ROM|memROM~4_combout  & (!\ROM|memROM~2_combout  & \ROM|memROM~16_combout )) ) ) )

	.dataa(!\ROM|memROM~4_combout ),
	.datab(gnd),
	.datac(!\ROM|memROM~2_combout ),
	.datad(!\ROM|memROM~16_combout ),
	.datae(!\RAM|process_0~1_combout ),
	.dataf(!\ROM|memROM~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~552_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~552 .extended_lut = "off";
defparam \RAM|ram~552 .lut_mask = 64'h0000005000000000;
defparam \RAM|ram~552 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y2_N55
dffeas \RAM|ram~279 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM|ram~279feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM|ram~552_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~279_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~279 .is_wysiwyg = "true";
defparam \RAM|ram~279 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y2_N15
cyclonev_lcell_comb \RAM|ram~554 (
// Equation(s):
// \RAM|ram~554_combout  = ( \RAM|process_0~1_combout  & ( (\ROM|memROM~2_combout  & (!\ROM|memROM~15_combout  & (\ROM|memROM~4_combout  & \ROM|memROM~16_combout ))) ) )

	.dataa(!\ROM|memROM~2_combout ),
	.datab(!\ROM|memROM~15_combout ),
	.datac(!\ROM|memROM~4_combout ),
	.datad(!\ROM|memROM~16_combout ),
	.datae(gnd),
	.dataf(!\RAM|process_0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~554_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~554 .extended_lut = "off";
defparam \RAM|ram~554 .lut_mask = 64'h0000000000040004;
defparam \RAM|ram~554 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y2_N25
dffeas \RAM|ram~295 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~554_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~295_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~295 .is_wysiwyg = "true";
defparam \RAM|ram~295 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y2_N24
cyclonev_lcell_comb \RAM|ram~287feeder (
// Equation(s):
// \RAM|ram~287feeder_combout  = ( \CPU|REGA|DOUT [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGA|DOUT [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~287feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~287feeder .extended_lut = "off";
defparam \RAM|ram~287feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM|ram~287feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y2_N30
cyclonev_lcell_comb \RAM|ram~553 (
// Equation(s):
// \RAM|ram~553_combout  = ( !\ROM|memROM~4_combout  & ( \RAM|process_0~1_combout  & ( (\ROM|memROM~2_combout  & (\ROM|memROM~16_combout  & !\ROM|memROM~15_combout )) ) ) )

	.dataa(!\ROM|memROM~2_combout ),
	.datab(!\ROM|memROM~16_combout ),
	.datac(!\ROM|memROM~15_combout ),
	.datad(gnd),
	.datae(!\ROM|memROM~4_combout ),
	.dataf(!\RAM|process_0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~553_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~553 .extended_lut = "off";
defparam \RAM|ram~553 .lut_mask = 64'h0000000010100000;
defparam \RAM|ram~553 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y2_N26
dffeas \RAM|ram~287 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM|ram~287feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM|ram~553_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~287_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~287 .is_wysiwyg = "true";
defparam \RAM|ram~287 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y2_N33
cyclonev_lcell_comb \RAM|ram~528 (
// Equation(s):
// \RAM|ram~528_combout  = ( \ROM|memROM~2_combout  & ( \ROM|memROM~4_combout  & ( \RAM|ram~295_q  ) ) ) # ( !\ROM|memROM~2_combout  & ( \ROM|memROM~4_combout  & ( \RAM|ram~279_q  ) ) ) # ( \ROM|memROM~2_combout  & ( !\ROM|memROM~4_combout  & ( 
// \RAM|ram~287_q  ) ) ) # ( !\ROM|memROM~2_combout  & ( !\ROM|memROM~4_combout  & ( \RAM|ram~271_q  ) ) )

	.dataa(!\RAM|ram~271_q ),
	.datab(!\RAM|ram~279_q ),
	.datac(!\RAM|ram~295_q ),
	.datad(!\RAM|ram~287_q ),
	.datae(!\ROM|memROM~2_combout ),
	.dataf(!\ROM|memROM~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~528_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~528 .extended_lut = "off";
defparam \RAM|ram~528 .lut_mask = 64'h555500FF33330F0F;
defparam \RAM|ram~528 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y2_N18
cyclonev_lcell_comb \RAM|ram~531 (
// Equation(s):
// \RAM|ram~531_combout  = ( \RAM|ram~529_combout  & ( \RAM|ram~528_combout  & ( (!\ROM|memROM~16_combout  & (((\RAM|ram~530_combout )) # (\ROM|memROM~15_combout ))) # (\ROM|memROM~16_combout  & ((!\ROM|memROM~15_combout ) # ((\RAM|ram~527_combout )))) ) ) ) 
// # ( !\RAM|ram~529_combout  & ( \RAM|ram~528_combout  & ( (!\ROM|memROM~16_combout  & (!\ROM|memROM~15_combout  & ((\RAM|ram~530_combout )))) # (\ROM|memROM~16_combout  & ((!\ROM|memROM~15_combout ) # ((\RAM|ram~527_combout )))) ) ) ) # ( 
// \RAM|ram~529_combout  & ( !\RAM|ram~528_combout  & ( (!\ROM|memROM~16_combout  & (((\RAM|ram~530_combout )) # (\ROM|memROM~15_combout ))) # (\ROM|memROM~16_combout  & (\ROM|memROM~15_combout  & (\RAM|ram~527_combout ))) ) ) ) # ( !\RAM|ram~529_combout  & 
// ( !\RAM|ram~528_combout  & ( (!\ROM|memROM~16_combout  & (!\ROM|memROM~15_combout  & ((\RAM|ram~530_combout )))) # (\ROM|memROM~16_combout  & (\ROM|memROM~15_combout  & (\RAM|ram~527_combout ))) ) ) )

	.dataa(!\ROM|memROM~16_combout ),
	.datab(!\ROM|memROM~15_combout ),
	.datac(!\RAM|ram~527_combout ),
	.datad(!\RAM|ram~530_combout ),
	.datae(!\RAM|ram~529_combout ),
	.dataf(!\RAM|ram~528_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~531_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~531 .extended_lut = "off";
defparam \RAM|ram~531 .lut_mask = 64'h018923AB45CD67EF;
defparam \RAM|ram~531 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y2_N3
cyclonev_lcell_comb \data_in[0]~4 (
// Equation(s):
// \data_in[0]~4_combout  = ( \RAM|ram~531_combout  & ( ((\data_in[0]~0_combout  & \data_in[0]~3_combout )) # (\data_in[0]~1_combout ) ) ) # ( !\RAM|ram~531_combout  & ( (\data_in[0]~0_combout  & \data_in[0]~3_combout ) ) )

	.dataa(!\data_in[0]~1_combout ),
	.datab(gnd),
	.datac(!\data_in[0]~0_combout ),
	.datad(!\data_in[0]~3_combout ),
	.datae(gnd),
	.dataf(!\RAM|ram~531_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_in[0]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_in[0]~4 .extended_lut = "off";
defparam \data_in[0]~4 .lut_mask = 64'h000F000F555F555F;
defparam \data_in[0]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y2_N24
cyclonev_lcell_comb \CPU|ULA|Add1~34 (
// Equation(s):
// \CPU|ULA|Add1~34_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\CPU|ULA|Add1~34_cout ),
	.shareout());
// synopsys translate_off
defparam \CPU|ULA|Add1~34 .extended_lut = "off";
defparam \CPU|ULA|Add1~34 .lut_mask = 64'h000000000000FFFF;
defparam \CPU|ULA|Add1~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y2_N27
cyclonev_lcell_comb \CPU|ULA|Add1~1 (
// Equation(s):
// \CPU|ULA|Add1~1_sumout  = SUM(( (!\CPU|DECODER|Equal11~1_combout  & (((!\data_in[0]~4_combout )))) # (\CPU|DECODER|Equal11~1_combout  & (((\CPU|PC|DOUT [8])) # (\ROM|memROM~18_combout ))) ) + ( \CPU|REGA|DOUT [0] ) + ( \CPU|ULA|Add1~34_cout  ))
// \CPU|ULA|Add1~2  = CARRY(( (!\CPU|DECODER|Equal11~1_combout  & (((!\data_in[0]~4_combout )))) # (\CPU|DECODER|Equal11~1_combout  & (((\CPU|PC|DOUT [8])) # (\ROM|memROM~18_combout ))) ) + ( \CPU|REGA|DOUT [0] ) + ( \CPU|ULA|Add1~34_cout  ))

	.dataa(!\CPU|DECODER|Equal11~1_combout ),
	.datab(!\ROM|memROM~18_combout ),
	.datac(!\CPU|PC|DOUT [8]),
	.datad(!\data_in[0]~4_combout ),
	.datae(gnd),
	.dataf(!\CPU|REGA|DOUT [0]),
	.datag(gnd),
	.cin(\CPU|ULA|Add1~34_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|ULA|Add1~1_sumout ),
	.cout(\CPU|ULA|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \CPU|ULA|Add1~1 .extended_lut = "off";
defparam \CPU|ULA|Add1~1 .lut_mask = 64'h0000FF000000BF15;
defparam \CPU|ULA|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y2_N30
cyclonev_lcell_comb \CPU|ULA|Add1~13 (
// Equation(s):
// \CPU|ULA|Add1~13_sumout  = SUM(( (!\CPU|DECODER|Equal11~1_combout  & (((!\RAM|ram~546_combout )))) # (\CPU|DECODER|Equal11~1_combout  & (((\ROM|memROM~19_combout )) # (\CPU|PC|DOUT [8]))) ) + ( \CPU|REGA|DOUT [1] ) + ( \CPU|ULA|Add1~2  ))
// \CPU|ULA|Add1~14  = CARRY(( (!\CPU|DECODER|Equal11~1_combout  & (((!\RAM|ram~546_combout )))) # (\CPU|DECODER|Equal11~1_combout  & (((\ROM|memROM~19_combout )) # (\CPU|PC|DOUT [8]))) ) + ( \CPU|REGA|DOUT [1] ) + ( \CPU|ULA|Add1~2  ))

	.dataa(!\CPU|DECODER|Equal11~1_combout ),
	.datab(!\CPU|PC|DOUT [8]),
	.datac(!\ROM|memROM~19_combout ),
	.datad(!\RAM|ram~546_combout ),
	.datae(gnd),
	.dataf(!\CPU|REGA|DOUT [1]),
	.datag(gnd),
	.cin(\CPU|ULA|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|ULA|Add1~13_sumout ),
	.cout(\CPU|ULA|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \CPU|ULA|Add1~13 .extended_lut = "off";
defparam \CPU|ULA|Add1~13 .lut_mask = 64'h0000FF000000BF15;
defparam \CPU|ULA|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y2_N12
cyclonev_lcell_comb \CPU|MUX1|saida_MUX[1]~3 (
// Equation(s):
// \CPU|MUX1|saida_MUX[1]~3_combout  = ( \RAM|ram~546_combout  & ( (!\CPU|DECODER|Equal11~1_combout ) # (\ROM|memROM~2_combout ) ) ) # ( !\RAM|ram~546_combout  & ( (\ROM|memROM~2_combout  & \CPU|DECODER|Equal11~1_combout ) ) )

	.dataa(!\ROM|memROM~2_combout ),
	.datab(gnd),
	.datac(!\CPU|DECODER|Equal11~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM|ram~546_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|MUX1|saida_MUX[1]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|MUX1|saida_MUX[1]~3 .extended_lut = "off";
defparam \CPU|MUX1|saida_MUX[1]~3 .lut_mask = 64'h05050505F5F5F5F5;
defparam \CPU|MUX1|saida_MUX[1]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y2_N30
cyclonev_lcell_comb \CPU|ULA|Add0~1 (
// Equation(s):
// \CPU|ULA|Add0~1_sumout  = SUM(( (!\CPU|DECODER|Equal11~1_combout  & (((\data_in[0]~4_combout )))) # (\CPU|DECODER|Equal11~1_combout  & (!\CPU|PC|DOUT [8] & (!\ROM|memROM~18_combout ))) ) + ( \CPU|REGA|DOUT [0] ) + ( !VCC ))
// \CPU|ULA|Add0~2  = CARRY(( (!\CPU|DECODER|Equal11~1_combout  & (((\data_in[0]~4_combout )))) # (\CPU|DECODER|Equal11~1_combout  & (!\CPU|PC|DOUT [8] & (!\ROM|memROM~18_combout ))) ) + ( \CPU|REGA|DOUT [0] ) + ( !VCC ))

	.dataa(!\CPU|DECODER|Equal11~1_combout ),
	.datab(!\CPU|PC|DOUT [8]),
	.datac(!\ROM|memROM~18_combout ),
	.datad(!\data_in[0]~4_combout ),
	.datae(gnd),
	.dataf(!\CPU|REGA|DOUT [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|ULA|Add0~1_sumout ),
	.cout(\CPU|ULA|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \CPU|ULA|Add0~1 .extended_lut = "off";
defparam \CPU|ULA|Add0~1 .lut_mask = 64'h0000FF00000040EA;
defparam \CPU|ULA|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y2_N33
cyclonev_lcell_comb \CPU|ULA|Add0~13 (
// Equation(s):
// \CPU|ULA|Add0~13_sumout  = SUM(( (!\CPU|DECODER|Equal11~1_combout  & (((\RAM|ram~546_combout )))) # (\CPU|DECODER|Equal11~1_combout  & (!\CPU|PC|DOUT [8] & (!\ROM|memROM~19_combout ))) ) + ( \CPU|REGA|DOUT [1] ) + ( \CPU|ULA|Add0~2  ))
// \CPU|ULA|Add0~14  = CARRY(( (!\CPU|DECODER|Equal11~1_combout  & (((\RAM|ram~546_combout )))) # (\CPU|DECODER|Equal11~1_combout  & (!\CPU|PC|DOUT [8] & (!\ROM|memROM~19_combout ))) ) + ( \CPU|REGA|DOUT [1] ) + ( \CPU|ULA|Add0~2  ))

	.dataa(!\CPU|DECODER|Equal11~1_combout ),
	.datab(!\CPU|PC|DOUT [8]),
	.datac(!\ROM|memROM~19_combout ),
	.datad(!\RAM|ram~546_combout ),
	.datae(gnd),
	.dataf(!\CPU|REGA|DOUT [1]),
	.datag(gnd),
	.cin(\CPU|ULA|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|ULA|Add0~13_sumout ),
	.cout(\CPU|ULA|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \CPU|ULA|Add0~13 .extended_lut = "off";
defparam \CPU|ULA|Add0~13 .lut_mask = 64'h0000FF00000040EA;
defparam \CPU|ULA|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y2_N24
cyclonev_lcell_comb \CPU|ULA|saida[1]~3 (
// Equation(s):
// \CPU|ULA|saida[1]~3_combout  = ( \CPU|REGA|DOUT [1] & ( \CPU|ULA|Add0~13_sumout  & ( (!\CPU|REGA|DOUT[0]~0_combout  & (((\CPU|ULA|Add1~13_sumout )) # (\CPU|REGA|DOUT[0]~1_combout ))) # (\CPU|REGA|DOUT[0]~0_combout  & (((\CPU|MUX1|saida_MUX[1]~3_combout 
// )))) ) ) ) # ( !\CPU|REGA|DOUT [1] & ( \CPU|ULA|Add0~13_sumout  & ( (!\CPU|REGA|DOUT[0]~1_combout  & ((!\CPU|REGA|DOUT[0]~0_combout  & (\CPU|ULA|Add1~13_sumout )) # (\CPU|REGA|DOUT[0]~0_combout  & ((\CPU|MUX1|saida_MUX[1]~3_combout ))))) # 
// (\CPU|REGA|DOUT[0]~1_combout  & (!\CPU|REGA|DOUT[0]~0_combout )) ) ) ) # ( \CPU|REGA|DOUT [1] & ( !\CPU|ULA|Add0~13_sumout  & ( (!\CPU|REGA|DOUT[0]~0_combout  & (!\CPU|REGA|DOUT[0]~1_combout  & (\CPU|ULA|Add1~13_sumout ))) # (\CPU|REGA|DOUT[0]~0_combout  
// & (((\CPU|MUX1|saida_MUX[1]~3_combout )))) ) ) ) # ( !\CPU|REGA|DOUT [1] & ( !\CPU|ULA|Add0~13_sumout  & ( (!\CPU|REGA|DOUT[0]~1_combout  & ((!\CPU|REGA|DOUT[0]~0_combout  & (\CPU|ULA|Add1~13_sumout )) # (\CPU|REGA|DOUT[0]~0_combout  & 
// ((\CPU|MUX1|saida_MUX[1]~3_combout ))))) ) ) )

	.dataa(!\CPU|REGA|DOUT[0]~1_combout ),
	.datab(!\CPU|REGA|DOUT[0]~0_combout ),
	.datac(!\CPU|ULA|Add1~13_sumout ),
	.datad(!\CPU|MUX1|saida_MUX[1]~3_combout ),
	.datae(!\CPU|REGA|DOUT [1]),
	.dataf(!\CPU|ULA|Add0~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|ULA|saida[1]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|ULA|saida[1]~3 .extended_lut = "off";
defparam \CPU|ULA|saida[1]~3 .lut_mask = 64'h082A083B4C6E4C7F;
defparam \CPU|ULA|saida[1]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y4_N9
cyclonev_lcell_comb \CPU|DECODER|saida[5]~1 (
// Equation(s):
// \CPU|DECODER|saida[5]~1_combout  = ( \CPU|DECODER|saida~0_combout  & ( (((\ROM|memROM~13_combout ) # (\ROM|memROM~7_combout )) # (\ROM|memROM~11_combout )) # (\ROM|memROM~14_combout ) ) ) # ( !\CPU|DECODER|saida~0_combout  & ( (!\ROM|memROM~14_combout  & 
// (!\ROM|memROM~7_combout  & ((\ROM|memROM~13_combout ) # (\ROM|memROM~11_combout )))) ) )

	.dataa(!\ROM|memROM~14_combout ),
	.datab(!\ROM|memROM~11_combout ),
	.datac(!\ROM|memROM~7_combout ),
	.datad(!\ROM|memROM~13_combout ),
	.datae(gnd),
	.dataf(!\CPU|DECODER|saida~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DECODER|saida[5]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DECODER|saida[5]~1 .extended_lut = "off";
defparam \CPU|DECODER|saida[5]~1 .lut_mask = 64'h20A020A07FFF7FFF;
defparam \CPU|DECODER|saida[5]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y2_N26
dffeas \CPU|REGA|DOUT[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|ULA|saida[1]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|DECODER|saida[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|REGA|DOUT [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|REGA|DOUT[1] .is_wysiwyg = "true";
defparam \CPU|REGA|DOUT[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y2_N5
dffeas \RAM|ram~296 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~554_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~296_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~296 .is_wysiwyg = "true";
defparam \RAM|ram~296 .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y2_N41
dffeas \RAM|ram~272 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~551_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~272_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~272 .is_wysiwyg = "true";
defparam \RAM|ram~272 .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y2_N23
dffeas \RAM|ram~280 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~552_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~280_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~280 .is_wysiwyg = "true";
defparam \RAM|ram~280 .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y2_N50
dffeas \RAM|ram~288 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~553_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~288_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~288 .is_wysiwyg = "true";
defparam \RAM|ram~288 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y2_N48
cyclonev_lcell_comb \RAM|ram~543 (
// Equation(s):
// \RAM|ram~543_combout  = ( \RAM|ram~288_q  & ( \ROM|memROM~4_combout  & ( (!\ROM|memROM~2_combout  & ((\RAM|ram~280_q ))) # (\ROM|memROM~2_combout  & (\RAM|ram~296_q )) ) ) ) # ( !\RAM|ram~288_q  & ( \ROM|memROM~4_combout  & ( (!\ROM|memROM~2_combout  & 
// ((\RAM|ram~280_q ))) # (\ROM|memROM~2_combout  & (\RAM|ram~296_q )) ) ) ) # ( \RAM|ram~288_q  & ( !\ROM|memROM~4_combout  & ( (\ROM|memROM~2_combout ) # (\RAM|ram~272_q ) ) ) ) # ( !\RAM|ram~288_q  & ( !\ROM|memROM~4_combout  & ( (\RAM|ram~272_q  & 
// !\ROM|memROM~2_combout ) ) ) )

	.dataa(!\RAM|ram~296_q ),
	.datab(!\RAM|ram~272_q ),
	.datac(!\RAM|ram~280_q ),
	.datad(!\ROM|memROM~2_combout ),
	.datae(!\RAM|ram~288_q ),
	.dataf(!\ROM|memROM~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~543_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~543 .extended_lut = "off";
defparam \RAM|ram~543 .lut_mask = 64'h330033FF0F550F55;
defparam \RAM|ram~543 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y4_N10
dffeas \RAM|ram~504 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~548_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~504_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~504 .is_wysiwyg = "true";
defparam \RAM|ram~504 .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y4_N23
dffeas \RAM|ram~496 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~547_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~496_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~496 .is_wysiwyg = "true";
defparam \RAM|ram~496 .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y2_N14
dffeas \RAM|ram~512 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~549_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~512_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~512 .is_wysiwyg = "true";
defparam \RAM|ram~512 .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y2_N56
dffeas \RAM|ram~520 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~550_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~520_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~520 .is_wysiwyg = "true";
defparam \RAM|ram~520 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y2_N54
cyclonev_lcell_comb \RAM|ram~542 (
// Equation(s):
// \RAM|ram~542_combout  = ( \RAM|ram~520_q  & ( \ROM|memROM~4_combout  & ( (\ROM|memROM~2_combout ) # (\RAM|ram~504_q ) ) ) ) # ( !\RAM|ram~520_q  & ( \ROM|memROM~4_combout  & ( (\RAM|ram~504_q  & !\ROM|memROM~2_combout ) ) ) ) # ( \RAM|ram~520_q  & ( 
// !\ROM|memROM~4_combout  & ( (!\ROM|memROM~2_combout  & (\RAM|ram~496_q )) # (\ROM|memROM~2_combout  & ((\RAM|ram~512_q ))) ) ) ) # ( !\RAM|ram~520_q  & ( !\ROM|memROM~4_combout  & ( (!\ROM|memROM~2_combout  & (\RAM|ram~496_q )) # (\ROM|memROM~2_combout  & 
// ((\RAM|ram~512_q ))) ) ) )

	.dataa(!\RAM|ram~504_q ),
	.datab(!\RAM|ram~496_q ),
	.datac(!\ROM|memROM~2_combout ),
	.datad(!\RAM|ram~512_q ),
	.datae(!\RAM|ram~520_q ),
	.dataf(!\ROM|memROM~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~542_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~542 .extended_lut = "off";
defparam \RAM|ram~542 .lut_mask = 64'h303F303F50505F5F;
defparam \RAM|ram~542 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y3_N47
dffeas \RAM|ram~24 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~560_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~24_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~24 .is_wysiwyg = "true";
defparam \RAM|ram~24 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y3_N45
cyclonev_lcell_comb \RAM|ram~32feeder (
// Equation(s):
// \RAM|ram~32feeder_combout  = ( \CPU|REGA|DOUT [1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGA|DOUT [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~32feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~32feeder .extended_lut = "off";
defparam \RAM|ram~32feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM|ram~32feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y3_N47
dffeas \RAM|ram~32 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM|ram~32feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM|ram~561_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~32_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~32 .is_wysiwyg = "true";
defparam \RAM|ram~32 .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y3_N17
dffeas \RAM|ram~16 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~559_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~16_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~16 .is_wysiwyg = "true";
defparam \RAM|ram~16 .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y3_N2
dffeas \RAM|ram~40 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~562_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~40_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~40 .is_wysiwyg = "true";
defparam \RAM|ram~40 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y3_N0
cyclonev_lcell_comb \RAM|ram~545 (
// Equation(s):
// \RAM|ram~545_combout  = ( \RAM|ram~40_q  & ( \ROM|memROM~2_combout  & ( (\ROM|memROM~4_combout ) # (\RAM|ram~32_q ) ) ) ) # ( !\RAM|ram~40_q  & ( \ROM|memROM~2_combout  & ( (\RAM|ram~32_q  & !\ROM|memROM~4_combout ) ) ) ) # ( \RAM|ram~40_q  & ( 
// !\ROM|memROM~2_combout  & ( (!\ROM|memROM~4_combout  & ((\RAM|ram~16_q ))) # (\ROM|memROM~4_combout  & (\RAM|ram~24_q )) ) ) ) # ( !\RAM|ram~40_q  & ( !\ROM|memROM~2_combout  & ( (!\ROM|memROM~4_combout  & ((\RAM|ram~16_q ))) # (\ROM|memROM~4_combout  & 
// (\RAM|ram~24_q )) ) ) )

	.dataa(!\RAM|ram~24_q ),
	.datab(!\RAM|ram~32_q ),
	.datac(!\RAM|ram~16_q ),
	.datad(!\ROM|memROM~4_combout ),
	.datae(!\RAM|ram~40_q ),
	.dataf(!\ROM|memROM~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~545_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~545 .extended_lut = "off";
defparam \RAM|ram~545 .lut_mask = 64'h0F550F55330033FF;
defparam \RAM|ram~545 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y3_N50
dffeas \RAM|ram~264 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~558_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~264_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~264 .is_wysiwyg = "true";
defparam \RAM|ram~264 .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y3_N47
dffeas \RAM|ram~248 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~556_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~248_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~248 .is_wysiwyg = "true";
defparam \RAM|ram~248 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y5_N12
cyclonev_lcell_comb \RAM|ram~240feeder (
// Equation(s):
// \RAM|ram~240feeder_combout  = ( \CPU|REGA|DOUT [1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGA|DOUT [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~240feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~240feeder .extended_lut = "off";
defparam \RAM|ram~240feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM|ram~240feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y5_N14
dffeas \RAM|ram~240 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM|ram~240feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM|ram~555_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~240_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~240 .is_wysiwyg = "true";
defparam \RAM|ram~240 .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y3_N29
dffeas \RAM|ram~256 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~557_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~256_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~256 .is_wysiwyg = "true";
defparam \RAM|ram~256 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y3_N51
cyclonev_lcell_comb \RAM|ram~544 (
// Equation(s):
// \RAM|ram~544_combout  = ( \ROM|memROM~2_combout  & ( \ROM|memROM~4_combout  & ( \RAM|ram~264_q  ) ) ) # ( !\ROM|memROM~2_combout  & ( \ROM|memROM~4_combout  & ( \RAM|ram~248_q  ) ) ) # ( \ROM|memROM~2_combout  & ( !\ROM|memROM~4_combout  & ( 
// \RAM|ram~256_q  ) ) ) # ( !\ROM|memROM~2_combout  & ( !\ROM|memROM~4_combout  & ( \RAM|ram~240_q  ) ) )

	.dataa(!\RAM|ram~264_q ),
	.datab(!\RAM|ram~248_q ),
	.datac(!\RAM|ram~240_q ),
	.datad(!\RAM|ram~256_q ),
	.datae(!\ROM|memROM~2_combout ),
	.dataf(!\ROM|memROM~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~544_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~544 .extended_lut = "off";
defparam \RAM|ram~544 .lut_mask = 64'h0F0F00FF33335555;
defparam \RAM|ram~544 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y2_N45
cyclonev_lcell_comb \RAM|ram~546 (
// Equation(s):
// \RAM|ram~546_combout  = ( \RAM|ram~545_combout  & ( \RAM|ram~544_combout  & ( (!\ROM|memROM~16_combout ) # ((!\ROM|memROM~15_combout  & (\RAM|ram~543_combout )) # (\ROM|memROM~15_combout  & ((\RAM|ram~542_combout )))) ) ) ) # ( !\RAM|ram~545_combout  & ( 
// \RAM|ram~544_combout  & ( (!\ROM|memROM~15_combout  & (\ROM|memROM~16_combout  & (\RAM|ram~543_combout ))) # (\ROM|memROM~15_combout  & ((!\ROM|memROM~16_combout ) # ((\RAM|ram~542_combout )))) ) ) ) # ( \RAM|ram~545_combout  & ( !\RAM|ram~544_combout  & 
// ( (!\ROM|memROM~15_combout  & ((!\ROM|memROM~16_combout ) # ((\RAM|ram~543_combout )))) # (\ROM|memROM~15_combout  & (\ROM|memROM~16_combout  & ((\RAM|ram~542_combout )))) ) ) ) # ( !\RAM|ram~545_combout  & ( !\RAM|ram~544_combout  & ( 
// (\ROM|memROM~16_combout  & ((!\ROM|memROM~15_combout  & (\RAM|ram~543_combout )) # (\ROM|memROM~15_combout  & ((\RAM|ram~542_combout ))))) ) ) )

	.dataa(!\ROM|memROM~15_combout ),
	.datab(!\ROM|memROM~16_combout ),
	.datac(!\RAM|ram~543_combout ),
	.datad(!\RAM|ram~542_combout ),
	.datae(!\RAM|ram~545_combout ),
	.dataf(!\RAM|ram~544_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~546_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~546 .extended_lut = "off";
defparam \RAM|ram~546 .lut_mask = 64'h02138A9B4657CEDF;
defparam \RAM|ram~546 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y2_N36
cyclonev_lcell_comb \CPU|ULA|Add0~9 (
// Equation(s):
// \CPU|ULA|Add0~9_sumout  = SUM(( (!\CPU|DECODER|Equal11~1_combout  & ((\RAM|ram~541_combout ))) # (\CPU|DECODER|Equal11~1_combout  & (\ROM|memROM~15_combout )) ) + ( \CPU|REGA|DOUT [2] ) + ( \CPU|ULA|Add0~14  ))
// \CPU|ULA|Add0~10  = CARRY(( (!\CPU|DECODER|Equal11~1_combout  & ((\RAM|ram~541_combout ))) # (\CPU|DECODER|Equal11~1_combout  & (\ROM|memROM~15_combout )) ) + ( \CPU|REGA|DOUT [2] ) + ( \CPU|ULA|Add0~14  ))

	.dataa(!\CPU|DECODER|Equal11~1_combout ),
	.datab(gnd),
	.datac(!\ROM|memROM~15_combout ),
	.datad(!\RAM|ram~541_combout ),
	.datae(gnd),
	.dataf(!\CPU|REGA|DOUT [2]),
	.datag(gnd),
	.cin(\CPU|ULA|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|ULA|Add0~9_sumout ),
	.cout(\CPU|ULA|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \CPU|ULA|Add0~9 .extended_lut = "off";
defparam \CPU|ULA|Add0~9 .lut_mask = 64'h0000FF00000005AF;
defparam \CPU|ULA|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y2_N57
cyclonev_lcell_comb \CPU|MUX1|saida_MUX[2]~2 (
// Equation(s):
// \CPU|MUX1|saida_MUX[2]~2_combout  = ( \CPU|DECODER|Equal11~1_combout  & ( \ROM|memROM~15_combout  ) ) # ( !\CPU|DECODER|Equal11~1_combout  & ( \RAM|ram~541_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ROM|memROM~15_combout ),
	.datad(!\RAM|ram~541_combout ),
	.datae(gnd),
	.dataf(!\CPU|DECODER|Equal11~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|MUX1|saida_MUX[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|MUX1|saida_MUX[2]~2 .extended_lut = "off";
defparam \CPU|MUX1|saida_MUX[2]~2 .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \CPU|MUX1|saida_MUX[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y2_N33
cyclonev_lcell_comb \CPU|ULA|Add1~9 (
// Equation(s):
// \CPU|ULA|Add1~9_sumout  = SUM(( (!\CPU|DECODER|Equal11~1_combout  & ((!\RAM|ram~541_combout ))) # (\CPU|DECODER|Equal11~1_combout  & (!\ROM|memROM~15_combout )) ) + ( \CPU|REGA|DOUT [2] ) + ( \CPU|ULA|Add1~14  ))
// \CPU|ULA|Add1~10  = CARRY(( (!\CPU|DECODER|Equal11~1_combout  & ((!\RAM|ram~541_combout ))) # (\CPU|DECODER|Equal11~1_combout  & (!\ROM|memROM~15_combout )) ) + ( \CPU|REGA|DOUT [2] ) + ( \CPU|ULA|Add1~14  ))

	.dataa(!\CPU|DECODER|Equal11~1_combout ),
	.datab(gnd),
	.datac(!\ROM|memROM~15_combout ),
	.datad(!\RAM|ram~541_combout ),
	.datae(gnd),
	.dataf(!\CPU|REGA|DOUT [2]),
	.datag(gnd),
	.cin(\CPU|ULA|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|ULA|Add1~9_sumout ),
	.cout(\CPU|ULA|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \CPU|ULA|Add1~9 .extended_lut = "off";
defparam \CPU|ULA|Add1~9 .lut_mask = 64'h0000FF000000FA50;
defparam \CPU|ULA|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y2_N18
cyclonev_lcell_comb \CPU|ULA|saida[2]~2 (
// Equation(s):
// \CPU|ULA|saida[2]~2_combout  = ( \CPU|REGA|DOUT [2] & ( \CPU|ULA|Add1~9_sumout  & ( (!\CPU|REGA|DOUT[0]~0_combout  & (((!\CPU|REGA|DOUT[0]~1_combout )) # (\CPU|ULA|Add0~9_sumout ))) # (\CPU|REGA|DOUT[0]~0_combout  & (((\CPU|MUX1|saida_MUX[2]~2_combout 
// )))) ) ) ) # ( !\CPU|REGA|DOUT [2] & ( \CPU|ULA|Add1~9_sumout  & ( (!\CPU|REGA|DOUT[0]~0_combout  & (((!\CPU|REGA|DOUT[0]~1_combout )) # (\CPU|ULA|Add0~9_sumout ))) # (\CPU|REGA|DOUT[0]~0_combout  & (((!\CPU|REGA|DOUT[0]~1_combout  & 
// \CPU|MUX1|saida_MUX[2]~2_combout )))) ) ) ) # ( \CPU|REGA|DOUT [2] & ( !\CPU|ULA|Add1~9_sumout  & ( (!\CPU|REGA|DOUT[0]~0_combout  & (\CPU|ULA|Add0~9_sumout  & (\CPU|REGA|DOUT[0]~1_combout ))) # (\CPU|REGA|DOUT[0]~0_combout  & 
// (((\CPU|MUX1|saida_MUX[2]~2_combout )))) ) ) ) # ( !\CPU|REGA|DOUT [2] & ( !\CPU|ULA|Add1~9_sumout  & ( (!\CPU|REGA|DOUT[0]~0_combout  & (\CPU|ULA|Add0~9_sumout  & (\CPU|REGA|DOUT[0]~1_combout ))) # (\CPU|REGA|DOUT[0]~0_combout  & 
// (((!\CPU|REGA|DOUT[0]~1_combout  & \CPU|MUX1|saida_MUX[2]~2_combout )))) ) ) )

	.dataa(!\CPU|ULA|Add0~9_sumout ),
	.datab(!\CPU|REGA|DOUT[0]~0_combout ),
	.datac(!\CPU|REGA|DOUT[0]~1_combout ),
	.datad(!\CPU|MUX1|saida_MUX[2]~2_combout ),
	.datae(!\CPU|REGA|DOUT [2]),
	.dataf(!\CPU|ULA|Add1~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|ULA|saida[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|ULA|saida[2]~2 .extended_lut = "off";
defparam \CPU|ULA|saida[2]~2 .lut_mask = 64'h04340437C4F4C4F7;
defparam \CPU|ULA|saida[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y2_N20
dffeas \CPU|REGA|DOUT[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|ULA|saida[2]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|DECODER|saida[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|REGA|DOUT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|REGA|DOUT[2] .is_wysiwyg = "true";
defparam \CPU|REGA|DOUT[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y3_N57
cyclonev_lcell_comb \RAM|ram~249feeder (
// Equation(s):
// \RAM|ram~249feeder_combout  = \CPU|REGA|DOUT [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|REGA|DOUT [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~249feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~249feeder .extended_lut = "off";
defparam \RAM|ram~249feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \RAM|ram~249feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y3_N58
dffeas \RAM|ram~249 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM|ram~249feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM|ram~556_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~249_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~249 .is_wysiwyg = "true";
defparam \RAM|ram~249 .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y4_N43
dffeas \RAM|ram~241 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~555_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~241_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~241 .is_wysiwyg = "true";
defparam \RAM|ram~241 .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y4_N17
dffeas \RAM|ram~257 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~557_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~257_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~257 .is_wysiwyg = "true";
defparam \RAM|ram~257 .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y4_N50
dffeas \RAM|ram~265 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~558_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~265_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~265 .is_wysiwyg = "true";
defparam \RAM|ram~265 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N48
cyclonev_lcell_comb \RAM|ram~539 (
// Equation(s):
// \RAM|ram~539_combout  = ( \RAM|ram~265_q  & ( \ROM|memROM~2_combout  & ( (\RAM|ram~257_q ) # (\ROM|memROM~4_combout ) ) ) ) # ( !\RAM|ram~265_q  & ( \ROM|memROM~2_combout  & ( (!\ROM|memROM~4_combout  & \RAM|ram~257_q ) ) ) ) # ( \RAM|ram~265_q  & ( 
// !\ROM|memROM~2_combout  & ( (!\ROM|memROM~4_combout  & ((\RAM|ram~241_q ))) # (\ROM|memROM~4_combout  & (\RAM|ram~249_q )) ) ) ) # ( !\RAM|ram~265_q  & ( !\ROM|memROM~2_combout  & ( (!\ROM|memROM~4_combout  & ((\RAM|ram~241_q ))) # (\ROM|memROM~4_combout  
// & (\RAM|ram~249_q )) ) ) )

	.dataa(!\RAM|ram~249_q ),
	.datab(!\RAM|ram~241_q ),
	.datac(!\ROM|memROM~4_combout ),
	.datad(!\RAM|ram~257_q ),
	.datae(!\RAM|ram~265_q ),
	.dataf(!\ROM|memROM~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~539_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~539 .extended_lut = "off";
defparam \RAM|ram~539 .lut_mask = 64'h3535353500F00FFF;
defparam \RAM|ram~539 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y4_N2
dffeas \RAM|ram~521 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~550_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~521_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~521 .is_wysiwyg = "true";
defparam \RAM|ram~521 .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y4_N28
dffeas \RAM|ram~505 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~548_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~505_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~505 .is_wysiwyg = "true";
defparam \RAM|ram~505 .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y4_N8
dffeas \RAM|ram~497 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~547_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~497_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~497 .is_wysiwyg = "true";
defparam \RAM|ram~497 .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y4_N20
dffeas \RAM|ram~513 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~549_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~513_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~513 .is_wysiwyg = "true";
defparam \RAM|ram~513 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y4_N3
cyclonev_lcell_comb \RAM|ram~537 (
// Equation(s):
// \RAM|ram~537_combout  = ( \ROM|memROM~4_combout  & ( \ROM|memROM~2_combout  & ( \RAM|ram~521_q  ) ) ) # ( !\ROM|memROM~4_combout  & ( \ROM|memROM~2_combout  & ( \RAM|ram~513_q  ) ) ) # ( \ROM|memROM~4_combout  & ( !\ROM|memROM~2_combout  & ( 
// \RAM|ram~505_q  ) ) ) # ( !\ROM|memROM~4_combout  & ( !\ROM|memROM~2_combout  & ( \RAM|ram~497_q  ) ) )

	.dataa(!\RAM|ram~521_q ),
	.datab(!\RAM|ram~505_q ),
	.datac(!\RAM|ram~497_q ),
	.datad(!\RAM|ram~513_q ),
	.datae(!\ROM|memROM~4_combout ),
	.dataf(!\ROM|memROM~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~537_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~537 .extended_lut = "off";
defparam \RAM|ram~537 .lut_mask = 64'h0F0F333300FF5555;
defparam \RAM|ram~537 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y4_N29
dffeas \RAM|ram~25 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~560_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~25_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~25 .is_wysiwyg = "true";
defparam \RAM|ram~25 .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y4_N49
dffeas \RAM|ram~41 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~562_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~41_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~41 .is_wysiwyg = "true";
defparam \RAM|ram~41 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y3_N18
cyclonev_lcell_comb \RAM|ram~17feeder (
// Equation(s):
// \RAM|ram~17feeder_combout  = ( \CPU|REGA|DOUT [2] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGA|DOUT [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~17feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~17feeder .extended_lut = "off";
defparam \RAM|ram~17feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM|ram~17feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y3_N19
dffeas \RAM|ram~17 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM|ram~17feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM|ram~559_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~17_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~17 .is_wysiwyg = "true";
defparam \RAM|ram~17 .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y3_N20
dffeas \RAM|ram~33 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~561_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~33_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~33 .is_wysiwyg = "true";
defparam \RAM|ram~33 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y4_N24
cyclonev_lcell_comb \RAM|ram~540 (
// Equation(s):
// \RAM|ram~540_combout  = ( \ROM|memROM~2_combout  & ( \ROM|memROM~4_combout  & ( \RAM|ram~41_q  ) ) ) # ( !\ROM|memROM~2_combout  & ( \ROM|memROM~4_combout  & ( \RAM|ram~25_q  ) ) ) # ( \ROM|memROM~2_combout  & ( !\ROM|memROM~4_combout  & ( \RAM|ram~33_q  
// ) ) ) # ( !\ROM|memROM~2_combout  & ( !\ROM|memROM~4_combout  & ( \RAM|ram~17_q  ) ) )

	.dataa(!\RAM|ram~25_q ),
	.datab(!\RAM|ram~41_q ),
	.datac(!\RAM|ram~17_q ),
	.datad(!\RAM|ram~33_q ),
	.datae(!\ROM|memROM~2_combout ),
	.dataf(!\ROM|memROM~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~540_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~540 .extended_lut = "off";
defparam \RAM|ram~540 .lut_mask = 64'h0F0F00FF55553333;
defparam \RAM|ram~540 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y2_N32
dffeas \RAM|ram~289 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~553_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~289_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~289 .is_wysiwyg = "true";
defparam \RAM|ram~289 .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y2_N14
dffeas \RAM|ram~281 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~552_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~281_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~281 .is_wysiwyg = "true";
defparam \RAM|ram~281 .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y2_N1
dffeas \RAM|ram~273 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~551_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~273_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~273 .is_wysiwyg = "true";
defparam \RAM|ram~273 .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y2_N8
dffeas \RAM|ram~297 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~554_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~297_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~297 .is_wysiwyg = "true";
defparam \RAM|ram~297 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y2_N6
cyclonev_lcell_comb \RAM|ram~538 (
// Equation(s):
// \RAM|ram~538_combout  = ( \RAM|ram~297_q  & ( \ROM|memROM~2_combout  & ( (\ROM|memROM~4_combout ) # (\RAM|ram~289_q ) ) ) ) # ( !\RAM|ram~297_q  & ( \ROM|memROM~2_combout  & ( (\RAM|ram~289_q  & !\ROM|memROM~4_combout ) ) ) ) # ( \RAM|ram~297_q  & ( 
// !\ROM|memROM~2_combout  & ( (!\ROM|memROM~4_combout  & ((\RAM|ram~273_q ))) # (\ROM|memROM~4_combout  & (\RAM|ram~281_q )) ) ) ) # ( !\RAM|ram~297_q  & ( !\ROM|memROM~2_combout  & ( (!\ROM|memROM~4_combout  & ((\RAM|ram~273_q ))) # (\ROM|memROM~4_combout  
// & (\RAM|ram~281_q )) ) ) )

	.dataa(!\RAM|ram~289_q ),
	.datab(!\RAM|ram~281_q ),
	.datac(!\ROM|memROM~4_combout ),
	.datad(!\RAM|ram~273_q ),
	.datae(!\RAM|ram~297_q ),
	.dataf(!\ROM|memROM~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~538_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~538 .extended_lut = "off";
defparam \RAM|ram~538 .lut_mask = 64'h03F303F350505F5F;
defparam \RAM|ram~538 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N42
cyclonev_lcell_comb \RAM|ram~541 (
// Equation(s):
// \RAM|ram~541_combout  = ( \ROM|memROM~15_combout  & ( \RAM|ram~538_combout  & ( (!\ROM|memROM~16_combout  & (\RAM|ram~539_combout )) # (\ROM|memROM~16_combout  & ((\RAM|ram~537_combout ))) ) ) ) # ( !\ROM|memROM~15_combout  & ( \RAM|ram~538_combout  & ( 
// (\RAM|ram~540_combout ) # (\ROM|memROM~16_combout ) ) ) ) # ( \ROM|memROM~15_combout  & ( !\RAM|ram~538_combout  & ( (!\ROM|memROM~16_combout  & (\RAM|ram~539_combout )) # (\ROM|memROM~16_combout  & ((\RAM|ram~537_combout ))) ) ) ) # ( 
// !\ROM|memROM~15_combout  & ( !\RAM|ram~538_combout  & ( (!\ROM|memROM~16_combout  & \RAM|ram~540_combout ) ) ) )

	.dataa(!\ROM|memROM~16_combout ),
	.datab(!\RAM|ram~539_combout ),
	.datac(!\RAM|ram~537_combout ),
	.datad(!\RAM|ram~540_combout ),
	.datae(!\ROM|memROM~15_combout ),
	.dataf(!\RAM|ram~538_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~541_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~541 .extended_lut = "off";
defparam \RAM|ram~541 .lut_mask = 64'h00AA272755FF2727;
defparam \RAM|ram~541 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y2_N36
cyclonev_lcell_comb \CPU|ULA|Add1~5 (
// Equation(s):
// \CPU|ULA|Add1~5_sumout  = SUM(( \CPU|REGA|DOUT [3] ) + ( (!\CPU|DECODER|Equal11~1_combout  & ((!\RAM|ram~536_combout ))) # (\CPU|DECODER|Equal11~1_combout  & (!\ROM|memROM~15_combout )) ) + ( \CPU|ULA|Add1~10  ))
// \CPU|ULA|Add1~6  = CARRY(( \CPU|REGA|DOUT [3] ) + ( (!\CPU|DECODER|Equal11~1_combout  & ((!\RAM|ram~536_combout ))) # (\CPU|DECODER|Equal11~1_combout  & (!\ROM|memROM~15_combout )) ) + ( \CPU|ULA|Add1~10  ))

	.dataa(!\CPU|DECODER|Equal11~1_combout ),
	.datab(!\ROM|memROM~15_combout ),
	.datac(!\RAM|ram~536_combout ),
	.datad(!\CPU|REGA|DOUT [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|ULA|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|ULA|Add1~5_sumout ),
	.cout(\CPU|ULA|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \CPU|ULA|Add1~5 .extended_lut = "off";
defparam \CPU|ULA|Add1~5 .lut_mask = 64'h00001B1B000000FF;
defparam \CPU|ULA|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y2_N39
cyclonev_lcell_comb \CPU|ULA|Add0~5 (
// Equation(s):
// \CPU|ULA|Add0~5_sumout  = SUM(( (!\CPU|DECODER|Equal11~1_combout  & ((\RAM|ram~536_combout ))) # (\CPU|DECODER|Equal11~1_combout  & (\ROM|memROM~15_combout )) ) + ( \CPU|REGA|DOUT [3] ) + ( \CPU|ULA|Add0~10  ))
// \CPU|ULA|Add0~6  = CARRY(( (!\CPU|DECODER|Equal11~1_combout  & ((\RAM|ram~536_combout ))) # (\CPU|DECODER|Equal11~1_combout  & (\ROM|memROM~15_combout )) ) + ( \CPU|REGA|DOUT [3] ) + ( \CPU|ULA|Add0~10  ))

	.dataa(!\CPU|DECODER|Equal11~1_combout ),
	.datab(gnd),
	.datac(!\ROM|memROM~15_combout ),
	.datad(!\RAM|ram~536_combout ),
	.datae(gnd),
	.dataf(!\CPU|REGA|DOUT [3]),
	.datag(gnd),
	.cin(\CPU|ULA|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|ULA|Add0~5_sumout ),
	.cout(\CPU|ULA|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \CPU|ULA|Add0~5 .extended_lut = "off";
defparam \CPU|ULA|Add0~5 .lut_mask = 64'h0000FF00000005AF;
defparam \CPU|ULA|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y2_N0
cyclonev_lcell_comb \CPU|ULA|saida[3]~1 (
// Equation(s):
// \CPU|ULA|saida[3]~1_combout  = ( \CPU|REGA|DOUT [3] & ( \CPU|ULA|Add0~5_sumout  & ( (!\CPU|REGA|DOUT[0]~0_combout  & (((\CPU|ULA|Add1~5_sumout ) # (\CPU|REGA|DOUT[0]~1_combout )))) # (\CPU|REGA|DOUT[0]~0_combout  & (\CPU|MUX1|saida_MUX[3]~1_combout )) ) ) 
// ) # ( !\CPU|REGA|DOUT [3] & ( \CPU|ULA|Add0~5_sumout  & ( (!\CPU|REGA|DOUT[0]~0_combout  & (((\CPU|ULA|Add1~5_sumout ) # (\CPU|REGA|DOUT[0]~1_combout )))) # (\CPU|REGA|DOUT[0]~0_combout  & (\CPU|MUX1|saida_MUX[3]~1_combout  & (!\CPU|REGA|DOUT[0]~1_combout 
// ))) ) ) ) # ( \CPU|REGA|DOUT [3] & ( !\CPU|ULA|Add0~5_sumout  & ( (!\CPU|REGA|DOUT[0]~0_combout  & (((!\CPU|REGA|DOUT[0]~1_combout  & \CPU|ULA|Add1~5_sumout )))) # (\CPU|REGA|DOUT[0]~0_combout  & (\CPU|MUX1|saida_MUX[3]~1_combout )) ) ) ) # ( 
// !\CPU|REGA|DOUT [3] & ( !\CPU|ULA|Add0~5_sumout  & ( (!\CPU|REGA|DOUT[0]~1_combout  & ((!\CPU|REGA|DOUT[0]~0_combout  & ((\CPU|ULA|Add1~5_sumout ))) # (\CPU|REGA|DOUT[0]~0_combout  & (\CPU|MUX1|saida_MUX[3]~1_combout )))) ) ) )

	.dataa(!\CPU|MUX1|saida_MUX[3]~1_combout ),
	.datab(!\CPU|REGA|DOUT[0]~0_combout ),
	.datac(!\CPU|REGA|DOUT[0]~1_combout ),
	.datad(!\CPU|ULA|Add1~5_sumout ),
	.datae(!\CPU|REGA|DOUT [3]),
	.dataf(!\CPU|ULA|Add0~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|ULA|saida[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|ULA|saida[3]~1 .extended_lut = "off";
defparam \CPU|ULA|saida[3]~1 .lut_mask = 64'h10D011D11CDC1DDD;
defparam \CPU|ULA|saida[3]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y2_N2
dffeas \CPU|REGA|DOUT[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|ULA|saida[3]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|DECODER|saida[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|REGA|DOUT [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|REGA|DOUT[3] .is_wysiwyg = "true";
defparam \CPU|REGA|DOUT[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y3_N23
dffeas \RAM|ram~266 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~558_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~266_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~266 .is_wysiwyg = "true";
defparam \RAM|ram~266 .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y3_N59
dffeas \RAM|ram~250 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~556_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~250_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~250 .is_wysiwyg = "true";
defparam \RAM|ram~250 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y5_N18
cyclonev_lcell_comb \RAM|ram~242feeder (
// Equation(s):
// \RAM|ram~242feeder_combout  = ( \CPU|REGA|DOUT [3] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGA|DOUT [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~242feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~242feeder .extended_lut = "off";
defparam \RAM|ram~242feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM|ram~242feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y5_N19
dffeas \RAM|ram~242 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM|ram~242feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM|ram~555_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~242_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~242 .is_wysiwyg = "true";
defparam \RAM|ram~242 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y3_N27
cyclonev_lcell_comb \RAM|ram~258feeder (
// Equation(s):
// \RAM|ram~258feeder_combout  = ( \CPU|REGA|DOUT [3] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGA|DOUT [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~258feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~258feeder .extended_lut = "off";
defparam \RAM|ram~258feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM|ram~258feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y3_N28
dffeas \RAM|ram~258 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM|ram~258feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM|ram~557_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~258_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~258 .is_wysiwyg = "true";
defparam \RAM|ram~258 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y3_N54
cyclonev_lcell_comb \RAM|ram~534 (
// Equation(s):
// \RAM|ram~534_combout  = ( \ROM|memROM~4_combout  & ( \ROM|memROM~2_combout  & ( \RAM|ram~266_q  ) ) ) # ( !\ROM|memROM~4_combout  & ( \ROM|memROM~2_combout  & ( \RAM|ram~258_q  ) ) ) # ( \ROM|memROM~4_combout  & ( !\ROM|memROM~2_combout  & ( 
// \RAM|ram~250_q  ) ) ) # ( !\ROM|memROM~4_combout  & ( !\ROM|memROM~2_combout  & ( \RAM|ram~242_q  ) ) )

	.dataa(!\RAM|ram~266_q ),
	.datab(!\RAM|ram~250_q ),
	.datac(!\RAM|ram~242_q ),
	.datad(!\RAM|ram~258_q ),
	.datae(!\ROM|memROM~4_combout ),
	.dataf(!\ROM|memROM~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~534_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~534 .extended_lut = "off";
defparam \RAM|ram~534 .lut_mask = 64'h0F0F333300FF5555;
defparam \RAM|ram~534 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y3_N23
dffeas \RAM|ram~34 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~561_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~34_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~34 .is_wysiwyg = "true";
defparam \RAM|ram~34 .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y3_N47
dffeas \RAM|ram~26 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~560_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~26_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~26 .is_wysiwyg = "true";
defparam \RAM|ram~26 .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y2_N7
dffeas \RAM|ram~18 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~559_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~18_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~18 .is_wysiwyg = "true";
defparam \RAM|ram~18 .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y3_N26
dffeas \RAM|ram~42 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~562_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~42_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~42 .is_wysiwyg = "true";
defparam \RAM|ram~42 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y3_N24
cyclonev_lcell_comb \RAM|ram~535 (
// Equation(s):
// \RAM|ram~535_combout  = ( \RAM|ram~42_q  & ( \ROM|memROM~4_combout  & ( (\ROM|memROM~2_combout ) # (\RAM|ram~26_q ) ) ) ) # ( !\RAM|ram~42_q  & ( \ROM|memROM~4_combout  & ( (\RAM|ram~26_q  & !\ROM|memROM~2_combout ) ) ) ) # ( \RAM|ram~42_q  & ( 
// !\ROM|memROM~4_combout  & ( (!\ROM|memROM~2_combout  & ((\RAM|ram~18_q ))) # (\ROM|memROM~2_combout  & (\RAM|ram~34_q )) ) ) ) # ( !\RAM|ram~42_q  & ( !\ROM|memROM~4_combout  & ( (!\ROM|memROM~2_combout  & ((\RAM|ram~18_q ))) # (\ROM|memROM~2_combout  & 
// (\RAM|ram~34_q )) ) ) )

	.dataa(!\RAM|ram~34_q ),
	.datab(!\RAM|ram~26_q ),
	.datac(!\ROM|memROM~2_combout ),
	.datad(!\RAM|ram~18_q ),
	.datae(!\RAM|ram~42_q ),
	.dataf(!\ROM|memROM~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~535_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~535 .extended_lut = "off";
defparam \RAM|ram~535 .lut_mask = 64'h05F505F530303F3F;
defparam \RAM|ram~535 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y2_N47
dffeas \RAM|ram~290 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~553_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~290_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~290 .is_wysiwyg = "true";
defparam \RAM|ram~290 .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y2_N38
dffeas \RAM|ram~274 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~551_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~274_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~274 .is_wysiwyg = "true";
defparam \RAM|ram~274 .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y2_N59
dffeas \RAM|ram~282 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~552_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~282_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~282 .is_wysiwyg = "true";
defparam \RAM|ram~282 .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y2_N38
dffeas \RAM|ram~298 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~554_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~298_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~298 .is_wysiwyg = "true";
defparam \RAM|ram~298 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y2_N36
cyclonev_lcell_comb \RAM|ram~533 (
// Equation(s):
// \RAM|ram~533_combout  = ( \RAM|ram~298_q  & ( \ROM|memROM~4_combout  & ( (\RAM|ram~282_q ) # (\ROM|memROM~2_combout ) ) ) ) # ( !\RAM|ram~298_q  & ( \ROM|memROM~4_combout  & ( (!\ROM|memROM~2_combout  & \RAM|ram~282_q ) ) ) ) # ( \RAM|ram~298_q  & ( 
// !\ROM|memROM~4_combout  & ( (!\ROM|memROM~2_combout  & ((\RAM|ram~274_q ))) # (\ROM|memROM~2_combout  & (\RAM|ram~290_q )) ) ) ) # ( !\RAM|ram~298_q  & ( !\ROM|memROM~4_combout  & ( (!\ROM|memROM~2_combout  & ((\RAM|ram~274_q ))) # (\ROM|memROM~2_combout  
// & (\RAM|ram~290_q )) ) ) )

	.dataa(!\RAM|ram~290_q ),
	.datab(!\RAM|ram~274_q ),
	.datac(!\ROM|memROM~2_combout ),
	.datad(!\RAM|ram~282_q ),
	.datae(!\RAM|ram~298_q ),
	.dataf(!\ROM|memROM~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~533_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~533 .extended_lut = "off";
defparam \RAM|ram~533 .lut_mask = 64'h3535353500F00FFF;
defparam \RAM|ram~533 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y5_N2
dffeas \RAM|ram~514 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~549_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~514_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~514 .is_wysiwyg = "true";
defparam \RAM|ram~514 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y5_N15
cyclonev_lcell_comb \RAM|ram~498feeder (
// Equation(s):
// \RAM|ram~498feeder_combout  = ( \CPU|REGA|DOUT [3] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGA|DOUT [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~498feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~498feeder .extended_lut = "off";
defparam \RAM|ram~498feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM|ram~498feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y5_N17
dffeas \RAM|ram~498 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM|ram~498feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM|ram~547_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~498_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~498 .is_wysiwyg = "true";
defparam \RAM|ram~498 .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y2_N43
dffeas \RAM|ram~522 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~550_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~522_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~522 .is_wysiwyg = "true";
defparam \RAM|ram~522 .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y5_N20
dffeas \RAM|ram~506 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~548_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~506_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~506 .is_wysiwyg = "true";
defparam \RAM|ram~506 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y5_N18
cyclonev_lcell_comb \RAM|ram~532 (
// Equation(s):
// \RAM|ram~532_combout  = ( \RAM|ram~506_q  & ( \ROM|memROM~4_combout  & ( (!\ROM|memROM~2_combout ) # (\RAM|ram~522_q ) ) ) ) # ( !\RAM|ram~506_q  & ( \ROM|memROM~4_combout  & ( (\ROM|memROM~2_combout  & \RAM|ram~522_q ) ) ) ) # ( \RAM|ram~506_q  & ( 
// !\ROM|memROM~4_combout  & ( (!\ROM|memROM~2_combout  & ((\RAM|ram~498_q ))) # (\ROM|memROM~2_combout  & (\RAM|ram~514_q )) ) ) ) # ( !\RAM|ram~506_q  & ( !\ROM|memROM~4_combout  & ( (!\ROM|memROM~2_combout  & ((\RAM|ram~498_q ))) # (\ROM|memROM~2_combout  
// & (\RAM|ram~514_q )) ) ) )

	.dataa(!\RAM|ram~514_q ),
	.datab(!\RAM|ram~498_q ),
	.datac(!\ROM|memROM~2_combout ),
	.datad(!\RAM|ram~522_q ),
	.datae(!\RAM|ram~506_q ),
	.dataf(!\ROM|memROM~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~532_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~532 .extended_lut = "off";
defparam \RAM|ram~532 .lut_mask = 64'h35353535000FF0FF;
defparam \RAM|ram~532 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y3_N42
cyclonev_lcell_comb \RAM|ram~536 (
// Equation(s):
// \RAM|ram~536_combout  = ( \RAM|ram~533_combout  & ( \RAM|ram~532_combout  & ( ((!\ROM|memROM~15_combout  & ((\RAM|ram~535_combout ))) # (\ROM|memROM~15_combout  & (\RAM|ram~534_combout ))) # (\ROM|memROM~16_combout ) ) ) ) # ( !\RAM|ram~533_combout  & ( 
// \RAM|ram~532_combout  & ( (!\ROM|memROM~15_combout  & (((\RAM|ram~535_combout  & !\ROM|memROM~16_combout )))) # (\ROM|memROM~15_combout  & (((\ROM|memROM~16_combout )) # (\RAM|ram~534_combout ))) ) ) ) # ( \RAM|ram~533_combout  & ( !\RAM|ram~532_combout  
// & ( (!\ROM|memROM~15_combout  & (((\ROM|memROM~16_combout ) # (\RAM|ram~535_combout )))) # (\ROM|memROM~15_combout  & (\RAM|ram~534_combout  & ((!\ROM|memROM~16_combout )))) ) ) ) # ( !\RAM|ram~533_combout  & ( !\RAM|ram~532_combout  & ( 
// (!\ROM|memROM~16_combout  & ((!\ROM|memROM~15_combout  & ((\RAM|ram~535_combout ))) # (\ROM|memROM~15_combout  & (\RAM|ram~534_combout )))) ) ) )

	.dataa(!\RAM|ram~534_combout ),
	.datab(!\ROM|memROM~15_combout ),
	.datac(!\RAM|ram~535_combout ),
	.datad(!\ROM|memROM~16_combout ),
	.datae(!\RAM|ram~533_combout ),
	.dataf(!\RAM|ram~532_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~536_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~536 .extended_lut = "off";
defparam \RAM|ram~536 .lut_mask = 64'h1D001DCC1D331DFF;
defparam \RAM|ram~536 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y2_N42
cyclonev_lcell_comb \CPU|ULA|Add0~17 (
// Equation(s):
// \CPU|ULA|Add0~17_sumout  = SUM(( (!\CPU|DECODER|Equal11~1_combout  & ((\RAM|ram~567_combout ))) # (\CPU|DECODER|Equal11~1_combout  & (\ROM|memROM~15_combout )) ) + ( \CPU|REGA|DOUT [4] ) + ( \CPU|ULA|Add0~6  ))
// \CPU|ULA|Add0~18  = CARRY(( (!\CPU|DECODER|Equal11~1_combout  & ((\RAM|ram~567_combout ))) # (\CPU|DECODER|Equal11~1_combout  & (\ROM|memROM~15_combout )) ) + ( \CPU|REGA|DOUT [4] ) + ( \CPU|ULA|Add0~6  ))

	.dataa(!\CPU|DECODER|Equal11~1_combout ),
	.datab(gnd),
	.datac(!\ROM|memROM~15_combout ),
	.datad(!\RAM|ram~567_combout ),
	.datae(gnd),
	.dataf(!\CPU|REGA|DOUT [4]),
	.datag(gnd),
	.cin(\CPU|ULA|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|ULA|Add0~17_sumout ),
	.cout(\CPU|ULA|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \CPU|ULA|Add0~17 .extended_lut = "off";
defparam \CPU|ULA|Add0~17 .lut_mask = 64'h0000FF00000005AF;
defparam \CPU|ULA|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y2_N6
cyclonev_lcell_comb \CPU|ULA|saida[4]~4 (
// Equation(s):
// \CPU|ULA|saida[4]~4_combout  = ( \CPU|REGA|DOUT [4] & ( \CPU|ULA|Add1~17_sumout  & ( (!\CPU|REGA|DOUT[0]~0_combout  & ((!\CPU|REGA|DOUT[0]~1_combout ) # ((\CPU|ULA|Add0~17_sumout )))) # (\CPU|REGA|DOUT[0]~0_combout  & (((\CPU|MUX1|saida_MUX[4]~4_combout 
// )))) ) ) ) # ( !\CPU|REGA|DOUT [4] & ( \CPU|ULA|Add1~17_sumout  & ( (!\CPU|REGA|DOUT[0]~1_combout  & ((!\CPU|REGA|DOUT[0]~0_combout ) # ((\CPU|MUX1|saida_MUX[4]~4_combout )))) # (\CPU|REGA|DOUT[0]~1_combout  & (!\CPU|REGA|DOUT[0]~0_combout  & 
// ((\CPU|ULA|Add0~17_sumout )))) ) ) ) # ( \CPU|REGA|DOUT [4] & ( !\CPU|ULA|Add1~17_sumout  & ( (!\CPU|REGA|DOUT[0]~0_combout  & (\CPU|REGA|DOUT[0]~1_combout  & ((\CPU|ULA|Add0~17_sumout )))) # (\CPU|REGA|DOUT[0]~0_combout  & 
// (((\CPU|MUX1|saida_MUX[4]~4_combout )))) ) ) ) # ( !\CPU|REGA|DOUT [4] & ( !\CPU|ULA|Add1~17_sumout  & ( (!\CPU|REGA|DOUT[0]~1_combout  & (\CPU|REGA|DOUT[0]~0_combout  & (\CPU|MUX1|saida_MUX[4]~4_combout ))) # (\CPU|REGA|DOUT[0]~1_combout  & 
// (!\CPU|REGA|DOUT[0]~0_combout  & ((\CPU|ULA|Add0~17_sumout )))) ) ) )

	.dataa(!\CPU|REGA|DOUT[0]~1_combout ),
	.datab(!\CPU|REGA|DOUT[0]~0_combout ),
	.datac(!\CPU|MUX1|saida_MUX[4]~4_combout ),
	.datad(!\CPU|ULA|Add0~17_sumout ),
	.datae(!\CPU|REGA|DOUT [4]),
	.dataf(!\CPU|ULA|Add1~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|ULA|saida[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|ULA|saida[4]~4 .extended_lut = "off";
defparam \CPU|ULA|saida[4]~4 .lut_mask = 64'h024603478ACE8BCF;
defparam \CPU|ULA|saida[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y2_N8
dffeas \CPU|REGA|DOUT[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|ULA|saida[4]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|DECODER|saida[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|REGA|DOUT [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|REGA|DOUT[4] .is_wysiwyg = "true";
defparam \CPU|REGA|DOUT[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y2_N29
dffeas \RAM|ram~291 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~553_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~291_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~291 .is_wysiwyg = "true";
defparam \RAM|ram~291 .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y2_N8
dffeas \RAM|ram~275 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~551_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~275_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~275 .is_wysiwyg = "true";
defparam \RAM|ram~275 .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y2_N40
dffeas \RAM|ram~299 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~554_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~299_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~299 .is_wysiwyg = "true";
defparam \RAM|ram~299 .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y2_N20
dffeas \RAM|ram~283 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~552_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~283_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~283 .is_wysiwyg = "true";
defparam \RAM|ram~283 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y2_N18
cyclonev_lcell_comb \RAM|ram~564 (
// Equation(s):
// \RAM|ram~564_combout  = ( \RAM|ram~283_q  & ( \ROM|memROM~4_combout  & ( (!\ROM|memROM~2_combout ) # (\RAM|ram~299_q ) ) ) ) # ( !\RAM|ram~283_q  & ( \ROM|memROM~4_combout  & ( (\RAM|ram~299_q  & \ROM|memROM~2_combout ) ) ) ) # ( \RAM|ram~283_q  & ( 
// !\ROM|memROM~4_combout  & ( (!\ROM|memROM~2_combout  & ((\RAM|ram~275_q ))) # (\ROM|memROM~2_combout  & (\RAM|ram~291_q )) ) ) ) # ( !\RAM|ram~283_q  & ( !\ROM|memROM~4_combout  & ( (!\ROM|memROM~2_combout  & ((\RAM|ram~275_q ))) # (\ROM|memROM~2_combout  
// & (\RAM|ram~291_q )) ) ) )

	.dataa(!\RAM|ram~291_q ),
	.datab(!\RAM|ram~275_q ),
	.datac(!\RAM|ram~299_q ),
	.datad(!\ROM|memROM~2_combout ),
	.datae(!\RAM|ram~283_q ),
	.dataf(!\ROM|memROM~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~564_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~564 .extended_lut = "off";
defparam \RAM|ram~564 .lut_mask = 64'h33553355000FFF0F;
defparam \RAM|ram~564 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y5_N49
dffeas \RAM|ram~267 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~558_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~267_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~267 .is_wysiwyg = "true";
defparam \RAM|ram~267 .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y5_N16
dffeas \RAM|ram~243 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~555_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~243_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~243 .is_wysiwyg = "true";
defparam \RAM|ram~243 .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y5_N8
dffeas \RAM|ram~251 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~556_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~251_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~251 .is_wysiwyg = "true";
defparam \RAM|ram~251 .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y4_N46
dffeas \RAM|ram~259 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~557_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~259_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~259 .is_wysiwyg = "true";
defparam \RAM|ram~259 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y4_N6
cyclonev_lcell_comb \RAM|ram~565 (
// Equation(s):
// \RAM|ram~565_combout  = ( \ROM|memROM~2_combout  & ( \ROM|memROM~4_combout  & ( \RAM|ram~267_q  ) ) ) # ( !\ROM|memROM~2_combout  & ( \ROM|memROM~4_combout  & ( \RAM|ram~251_q  ) ) ) # ( \ROM|memROM~2_combout  & ( !\ROM|memROM~4_combout  & ( 
// \RAM|ram~259_q  ) ) ) # ( !\ROM|memROM~2_combout  & ( !\ROM|memROM~4_combout  & ( \RAM|ram~243_q  ) ) )

	.dataa(!\RAM|ram~267_q ),
	.datab(!\RAM|ram~243_q ),
	.datac(!\RAM|ram~251_q ),
	.datad(!\RAM|ram~259_q ),
	.datae(!\ROM|memROM~2_combout ),
	.dataf(!\ROM|memROM~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~565_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~565 .extended_lut = "off";
defparam \RAM|ram~565 .lut_mask = 64'h333300FF0F0F5555;
defparam \RAM|ram~565 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y2_N23
dffeas \RAM|ram~27 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~560_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~27_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~27 .is_wysiwyg = "true";
defparam \RAM|ram~27 .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y2_N10
dffeas \RAM|ram~19 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~559_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~19_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~19 .is_wysiwyg = "true";
defparam \RAM|ram~19 .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y3_N4
dffeas \RAM|ram~43 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~562_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~43_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~43 .is_wysiwyg = "true";
defparam \RAM|ram~43 .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y3_N43
dffeas \RAM|ram~35 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~561_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~35_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~35 .is_wysiwyg = "true";
defparam \RAM|ram~35 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y2_N42
cyclonev_lcell_comb \RAM|ram~566 (
// Equation(s):
// \RAM|ram~566_combout  = ( \ROM|memROM~4_combout  & ( \ROM|memROM~2_combout  & ( \RAM|ram~43_q  ) ) ) # ( !\ROM|memROM~4_combout  & ( \ROM|memROM~2_combout  & ( \RAM|ram~35_q  ) ) ) # ( \ROM|memROM~4_combout  & ( !\ROM|memROM~2_combout  & ( \RAM|ram~27_q  
// ) ) ) # ( !\ROM|memROM~4_combout  & ( !\ROM|memROM~2_combout  & ( \RAM|ram~19_q  ) ) )

	.dataa(!\RAM|ram~27_q ),
	.datab(!\RAM|ram~19_q ),
	.datac(!\RAM|ram~43_q ),
	.datad(!\RAM|ram~35_q ),
	.datae(!\ROM|memROM~4_combout ),
	.dataf(!\ROM|memROM~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~566_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~566 .extended_lut = "off";
defparam \RAM|ram~566 .lut_mask = 64'h3333555500FF0F0F;
defparam \RAM|ram~566 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y4_N35
dffeas \RAM|ram~523 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~550_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~523_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~523 .is_wysiwyg = "true";
defparam \RAM|ram~523 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y5_N12
cyclonev_lcell_comb \RAM|ram~499feeder (
// Equation(s):
// \RAM|ram~499feeder_combout  = ( \CPU|REGA|DOUT [4] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGA|DOUT [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~499feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~499feeder .extended_lut = "off";
defparam \RAM|ram~499feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM|ram~499feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y5_N13
dffeas \RAM|ram~499 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM|ram~499feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM|ram~547_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~499_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~499 .is_wysiwyg = "true";
defparam \RAM|ram~499 .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y4_N37
dffeas \RAM|ram~515 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~549_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~515_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~515 .is_wysiwyg = "true";
defparam \RAM|ram~515 .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y4_N44
dffeas \RAM|ram~507 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~548_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~507_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~507 .is_wysiwyg = "true";
defparam \RAM|ram~507 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y4_N42
cyclonev_lcell_comb \RAM|ram~563 (
// Equation(s):
// \RAM|ram~563_combout  = ( \RAM|ram~507_q  & ( \ROM|memROM~4_combout  & ( (!\ROM|memROM~2_combout ) # (\RAM|ram~523_q ) ) ) ) # ( !\RAM|ram~507_q  & ( \ROM|memROM~4_combout  & ( (\RAM|ram~523_q  & \ROM|memROM~2_combout ) ) ) ) # ( \RAM|ram~507_q  & ( 
// !\ROM|memROM~4_combout  & ( (!\ROM|memROM~2_combout  & (\RAM|ram~499_q )) # (\ROM|memROM~2_combout  & ((\RAM|ram~515_q ))) ) ) ) # ( !\RAM|ram~507_q  & ( !\ROM|memROM~4_combout  & ( (!\ROM|memROM~2_combout  & (\RAM|ram~499_q )) # (\ROM|memROM~2_combout  & 
// ((\RAM|ram~515_q ))) ) ) )

	.dataa(!\RAM|ram~523_q ),
	.datab(!\RAM|ram~499_q ),
	.datac(!\ROM|memROM~2_combout ),
	.datad(!\RAM|ram~515_q ),
	.datae(!\RAM|ram~507_q ),
	.dataf(!\ROM|memROM~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~563_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~563 .extended_lut = "off";
defparam \RAM|ram~563 .lut_mask = 64'h303F303F0505F5F5;
defparam \RAM|ram~563 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y2_N27
cyclonev_lcell_comb \RAM|ram~567 (
// Equation(s):
// \RAM|ram~567_combout  = ( \RAM|ram~566_combout  & ( \RAM|ram~563_combout  & ( (!\ROM|memROM~16_combout  & (((!\ROM|memROM~15_combout ) # (\RAM|ram~565_combout )))) # (\ROM|memROM~16_combout  & (((\ROM|memROM~15_combout )) # (\RAM|ram~564_combout ))) ) ) ) 
// # ( !\RAM|ram~566_combout  & ( \RAM|ram~563_combout  & ( (!\ROM|memROM~16_combout  & (((\RAM|ram~565_combout  & \ROM|memROM~15_combout )))) # (\ROM|memROM~16_combout  & (((\ROM|memROM~15_combout )) # (\RAM|ram~564_combout ))) ) ) ) # ( 
// \RAM|ram~566_combout  & ( !\RAM|ram~563_combout  & ( (!\ROM|memROM~16_combout  & (((!\ROM|memROM~15_combout ) # (\RAM|ram~565_combout )))) # (\ROM|memROM~16_combout  & (\RAM|ram~564_combout  & ((!\ROM|memROM~15_combout )))) ) ) ) # ( !\RAM|ram~566_combout 
//  & ( !\RAM|ram~563_combout  & ( (!\ROM|memROM~16_combout  & (((\RAM|ram~565_combout  & \ROM|memROM~15_combout )))) # (\ROM|memROM~16_combout  & (\RAM|ram~564_combout  & ((!\ROM|memROM~15_combout )))) ) ) )

	.dataa(!\ROM|memROM~16_combout ),
	.datab(!\RAM|ram~564_combout ),
	.datac(!\RAM|ram~565_combout ),
	.datad(!\ROM|memROM~15_combout ),
	.datae(!\RAM|ram~566_combout ),
	.dataf(!\RAM|ram~563_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~567_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~567 .extended_lut = "off";
defparam \RAM|ram~567 .lut_mask = 64'h110ABB0A115FBB5F;
defparam \RAM|ram~567 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y2_N39
cyclonev_lcell_comb \CPU|ULA|Add1~17 (
// Equation(s):
// \CPU|ULA|Add1~17_sumout  = SUM(( (!\CPU|DECODER|Equal11~1_combout  & ((!\RAM|ram~567_combout ))) # (\CPU|DECODER|Equal11~1_combout  & (!\ROM|memROM~15_combout )) ) + ( \CPU|REGA|DOUT [4] ) + ( \CPU|ULA|Add1~6  ))
// \CPU|ULA|Add1~18  = CARRY(( (!\CPU|DECODER|Equal11~1_combout  & ((!\RAM|ram~567_combout ))) # (\CPU|DECODER|Equal11~1_combout  & (!\ROM|memROM~15_combout )) ) + ( \CPU|REGA|DOUT [4] ) + ( \CPU|ULA|Add1~6  ))

	.dataa(!\CPU|DECODER|Equal11~1_combout ),
	.datab(!\ROM|memROM~15_combout ),
	.datac(!\RAM|ram~567_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGA|DOUT [4]),
	.datag(gnd),
	.cin(\CPU|ULA|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|ULA|Add1~17_sumout ),
	.cout(\CPU|ULA|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \CPU|ULA|Add1~17 .extended_lut = "off";
defparam \CPU|ULA|Add1~17 .lut_mask = 64'h0000FF000000E4E4;
defparam \CPU|ULA|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y3_N53
dffeas \RAM|ram~270 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~558_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~270_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~270 .is_wysiwyg = "true";
defparam \RAM|ram~270 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y5_N3
cyclonev_lcell_comb \RAM|ram~246feeder (
// Equation(s):
// \RAM|ram~246feeder_combout  = ( \CPU|REGA|DOUT [7] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGA|DOUT [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~246feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~246feeder .extended_lut = "off";
defparam \RAM|ram~246feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM|ram~246feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y5_N4
dffeas \RAM|ram~246 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM|ram~246feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM|ram~555_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~246_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~246 .is_wysiwyg = "true";
defparam \RAM|ram~246 .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y3_N35
dffeas \RAM|ram~254 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~556_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~254_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~254 .is_wysiwyg = "true";
defparam \RAM|ram~254 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y3_N6
cyclonev_lcell_comb \RAM|ram~262feeder (
// Equation(s):
// \RAM|ram~262feeder_combout  = \CPU|REGA|DOUT [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|REGA|DOUT [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~262feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~262feeder .extended_lut = "off";
defparam \RAM|ram~262feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \RAM|ram~262feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y3_N7
dffeas \RAM|ram~262 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM|ram~262feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM|ram~557_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~262_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~262 .is_wysiwyg = "true";
defparam \RAM|ram~262 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y3_N30
cyclonev_lcell_comb \RAM|ram~580 (
// Equation(s):
// \RAM|ram~580_combout  = ( \RAM|ram~262_q  & ( \ROM|memROM~4_combout  & ( (!\ROM|memROM~2_combout  & ((\RAM|ram~254_q ))) # (\ROM|memROM~2_combout  & (\RAM|ram~270_q )) ) ) ) # ( !\RAM|ram~262_q  & ( \ROM|memROM~4_combout  & ( (!\ROM|memROM~2_combout  & 
// ((\RAM|ram~254_q ))) # (\ROM|memROM~2_combout  & (\RAM|ram~270_q )) ) ) ) # ( \RAM|ram~262_q  & ( !\ROM|memROM~4_combout  & ( (\ROM|memROM~2_combout ) # (\RAM|ram~246_q ) ) ) ) # ( !\RAM|ram~262_q  & ( !\ROM|memROM~4_combout  & ( (\RAM|ram~246_q  & 
// !\ROM|memROM~2_combout ) ) ) )

	.dataa(!\RAM|ram~270_q ),
	.datab(!\RAM|ram~246_q ),
	.datac(!\RAM|ram~254_q ),
	.datad(!\ROM|memROM~2_combout ),
	.datae(!\RAM|ram~262_q ),
	.dataf(!\ROM|memROM~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~580_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~580 .extended_lut = "off";
defparam \RAM|ram~580 .lut_mask = 64'h330033FF0F550F55;
defparam \RAM|ram~580 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y3_N29
dffeas \RAM|ram~38 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~561_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~38_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~38 .is_wysiwyg = "true";
defparam \RAM|ram~38 .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y3_N17
dffeas \RAM|ram~30 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~560_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~30_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~30 .is_wysiwyg = "true";
defparam \RAM|ram~30 .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y3_N52
dffeas \RAM|ram~22 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~559_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~22_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~22 .is_wysiwyg = "true";
defparam \RAM|ram~22 .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y3_N8
dffeas \RAM|ram~46 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~562_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~46_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~46 .is_wysiwyg = "true";
defparam \RAM|ram~46 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y3_N6
cyclonev_lcell_comb \RAM|ram~581 (
// Equation(s):
// \RAM|ram~581_combout  = ( \RAM|ram~46_q  & ( \ROM|memROM~4_combout  & ( (\ROM|memROM~2_combout ) # (\RAM|ram~30_q ) ) ) ) # ( !\RAM|ram~46_q  & ( \ROM|memROM~4_combout  & ( (\RAM|ram~30_q  & !\ROM|memROM~2_combout ) ) ) ) # ( \RAM|ram~46_q  & ( 
// !\ROM|memROM~4_combout  & ( (!\ROM|memROM~2_combout  & ((\RAM|ram~22_q ))) # (\ROM|memROM~2_combout  & (\RAM|ram~38_q )) ) ) ) # ( !\RAM|ram~46_q  & ( !\ROM|memROM~4_combout  & ( (!\ROM|memROM~2_combout  & ((\RAM|ram~22_q ))) # (\ROM|memROM~2_combout  & 
// (\RAM|ram~38_q )) ) ) )

	.dataa(!\RAM|ram~38_q ),
	.datab(!\RAM|ram~30_q ),
	.datac(!\ROM|memROM~2_combout ),
	.datad(!\RAM|ram~22_q ),
	.datae(!\RAM|ram~46_q ),
	.dataf(!\ROM|memROM~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~581_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~581 .extended_lut = "off";
defparam \RAM|ram~581 .lut_mask = 64'h05F505F530303F3F;
defparam \RAM|ram~581 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y2_N53
dffeas \RAM|ram~294 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~553_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~294_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~294 .is_wysiwyg = "true";
defparam \RAM|ram~294 .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y2_N16
dffeas \RAM|ram~286 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~552_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~286_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~286 .is_wysiwyg = "true";
defparam \RAM|ram~286 .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y2_N10
dffeas \RAM|ram~302 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~554_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~302_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~302 .is_wysiwyg = "true";
defparam \RAM|ram~302 .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y2_N11
dffeas \RAM|ram~278 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~551_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~278_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~278 .is_wysiwyg = "true";
defparam \RAM|ram~278 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y2_N9
cyclonev_lcell_comb \RAM|ram~579 (
// Equation(s):
// \RAM|ram~579_combout  = ( \RAM|ram~278_q  & ( \ROM|memROM~4_combout  & ( (!\ROM|memROM~2_combout  & (\RAM|ram~286_q )) # (\ROM|memROM~2_combout  & ((\RAM|ram~302_q ))) ) ) ) # ( !\RAM|ram~278_q  & ( \ROM|memROM~4_combout  & ( (!\ROM|memROM~2_combout  & 
// (\RAM|ram~286_q )) # (\ROM|memROM~2_combout  & ((\RAM|ram~302_q ))) ) ) ) # ( \RAM|ram~278_q  & ( !\ROM|memROM~4_combout  & ( (!\ROM|memROM~2_combout ) # (\RAM|ram~294_q ) ) ) ) # ( !\RAM|ram~278_q  & ( !\ROM|memROM~4_combout  & ( (\RAM|ram~294_q  & 
// \ROM|memROM~2_combout ) ) ) )

	.dataa(!\RAM|ram~294_q ),
	.datab(!\ROM|memROM~2_combout ),
	.datac(!\RAM|ram~286_q ),
	.datad(!\RAM|ram~302_q ),
	.datae(!\RAM|ram~278_q ),
	.dataf(!\ROM|memROM~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~579_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~579 .extended_lut = "off";
defparam \RAM|ram~579 .lut_mask = 64'h1111DDDD0C3F0C3F;
defparam \RAM|ram~579 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y4_N31
dffeas \RAM|ram~526 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~550_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~526_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~526 .is_wysiwyg = "true";
defparam \RAM|ram~526 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y5_N57
cyclonev_lcell_comb \RAM|ram~502feeder (
// Equation(s):
// \RAM|ram~502feeder_combout  = ( \CPU|REGA|DOUT [7] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGA|DOUT [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~502feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~502feeder .extended_lut = "off";
defparam \RAM|ram~502feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM|ram~502feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y5_N59
dffeas \RAM|ram~502 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM|ram~502feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM|ram~547_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~502_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~502 .is_wysiwyg = "true";
defparam \RAM|ram~502 .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y5_N5
dffeas \RAM|ram~518 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~549_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~518_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~518 .is_wysiwyg = "true";
defparam \RAM|ram~518 .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y5_N26
dffeas \RAM|ram~510 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~548_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~510_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~510 .is_wysiwyg = "true";
defparam \RAM|ram~510 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y5_N24
cyclonev_lcell_comb \RAM|ram~578 (
// Equation(s):
// \RAM|ram~578_combout  = ( \RAM|ram~510_q  & ( \ROM|memROM~4_combout  & ( (!\ROM|memROM~2_combout ) # (\RAM|ram~526_q ) ) ) ) # ( !\RAM|ram~510_q  & ( \ROM|memROM~4_combout  & ( (\RAM|ram~526_q  & \ROM|memROM~2_combout ) ) ) ) # ( \RAM|ram~510_q  & ( 
// !\ROM|memROM~4_combout  & ( (!\ROM|memROM~2_combout  & (\RAM|ram~502_q )) # (\ROM|memROM~2_combout  & ((\RAM|ram~518_q ))) ) ) ) # ( !\RAM|ram~510_q  & ( !\ROM|memROM~4_combout  & ( (!\ROM|memROM~2_combout  & (\RAM|ram~502_q )) # (\ROM|memROM~2_combout  & 
// ((\RAM|ram~518_q ))) ) ) )

	.dataa(!\RAM|ram~526_q ),
	.datab(!\RAM|ram~502_q ),
	.datac(!\RAM|ram~518_q ),
	.datad(!\ROM|memROM~2_combout ),
	.datae(!\RAM|ram~510_q ),
	.dataf(!\ROM|memROM~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~578_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~578 .extended_lut = "off";
defparam \RAM|ram~578 .lut_mask = 64'h330F330F0055FF55;
defparam \RAM|ram~578 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y2_N48
cyclonev_lcell_comb \RAM|ram~582 (
// Equation(s):
// \RAM|ram~582_combout  = ( \ROM|memROM~15_combout  & ( \RAM|ram~578_combout  & ( (\ROM|memROM~16_combout ) # (\RAM|ram~580_combout ) ) ) ) # ( !\ROM|memROM~15_combout  & ( \RAM|ram~578_combout  & ( (!\ROM|memROM~16_combout  & (\RAM|ram~581_combout )) # 
// (\ROM|memROM~16_combout  & ((\RAM|ram~579_combout ))) ) ) ) # ( \ROM|memROM~15_combout  & ( !\RAM|ram~578_combout  & ( (\RAM|ram~580_combout  & !\ROM|memROM~16_combout ) ) ) ) # ( !\ROM|memROM~15_combout  & ( !\RAM|ram~578_combout  & ( 
// (!\ROM|memROM~16_combout  & (\RAM|ram~581_combout )) # (\ROM|memROM~16_combout  & ((\RAM|ram~579_combout ))) ) ) )

	.dataa(!\RAM|ram~580_combout ),
	.datab(!\RAM|ram~581_combout ),
	.datac(!\RAM|ram~579_combout ),
	.datad(!\ROM|memROM~16_combout ),
	.datae(!\ROM|memROM~15_combout ),
	.dataf(!\RAM|ram~578_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~582_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~582 .extended_lut = "off";
defparam \RAM|ram~582 .lut_mask = 64'h330F5500330F55FF;
defparam \RAM|ram~582 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y2_N21
cyclonev_lcell_comb \CPU|MUX1|saida_MUX[7]~7 (
// Equation(s):
// \CPU|MUX1|saida_MUX[7]~7_combout  = ( \RAM|ram~582_combout  & ( (!\CPU|DECODER|Equal11~1_combout ) # (\ROM|memROM~15_combout ) ) ) # ( !\RAM|ram~582_combout  & ( (\ROM|memROM~15_combout  & \CPU|DECODER|Equal11~1_combout ) ) )

	.dataa(!\ROM|memROM~15_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU|DECODER|Equal11~1_combout ),
	.datae(gnd),
	.dataf(!\RAM|ram~582_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|MUX1|saida_MUX[7]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|MUX1|saida_MUX[7]~7 .extended_lut = "off";
defparam \CPU|MUX1|saida_MUX[7]~7 .lut_mask = 64'h00550055FF55FF55;
defparam \CPU|MUX1|saida_MUX[7]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y4_N33
cyclonev_lcell_comb \ROM|memROM~20 (
// Equation(s):
// \ROM|memROM~20_combout  = ( \ROM|memROM~1_combout  & ( !\ROM|memROM~12_combout  ) ) # ( !\ROM|memROM~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ROM|memROM~12_combout ),
	.datae(gnd),
	.dataf(!\ROM|memROM~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM|memROM~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM|memROM~20 .extended_lut = "off";
defparam \ROM|memROM~20 .lut_mask = 64'hFFFFFFFFFF00FF00;
defparam \ROM|memROM~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y2_N45
cyclonev_lcell_comb \CPU|ULA|Add0~21 (
// Equation(s):
// \CPU|ULA|Add0~21_sumout  = SUM(( (!\CPU|DECODER|Equal11~1_combout  & (((\RAM|ram~572_combout )))) # (\CPU|DECODER|Equal11~1_combout  & (!\CPU|PC|DOUT [8] & (!\ROM|memROM~20_combout ))) ) + ( \CPU|REGA|DOUT [5] ) + ( \CPU|ULA|Add0~18  ))
// \CPU|ULA|Add0~22  = CARRY(( (!\CPU|DECODER|Equal11~1_combout  & (((\RAM|ram~572_combout )))) # (\CPU|DECODER|Equal11~1_combout  & (!\CPU|PC|DOUT [8] & (!\ROM|memROM~20_combout ))) ) + ( \CPU|REGA|DOUT [5] ) + ( \CPU|ULA|Add0~18  ))

	.dataa(!\CPU|DECODER|Equal11~1_combout ),
	.datab(!\CPU|PC|DOUT [8]),
	.datac(!\ROM|memROM~20_combout ),
	.datad(!\RAM|ram~572_combout ),
	.datae(gnd),
	.dataf(!\CPU|REGA|DOUT [5]),
	.datag(gnd),
	.cin(\CPU|ULA|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|ULA|Add0~21_sumout ),
	.cout(\CPU|ULA|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \CPU|ULA|Add0~21 .extended_lut = "off";
defparam \CPU|ULA|Add0~21 .lut_mask = 64'h0000FF00000040EA;
defparam \CPU|ULA|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y3_N0
cyclonev_lcell_comb \CPU|MUX1|saida_MUX[5]~5 (
// Equation(s):
// \CPU|MUX1|saida_MUX[5]~5_combout  = ( \RAM|ram~572_combout  & ( (!\CPU|DECODER|Equal11~1_combout ) # (\ROM|memROM~16_combout ) ) ) # ( !\RAM|ram~572_combout  & ( (\CPU|DECODER|Equal11~1_combout  & \ROM|memROM~16_combout ) ) )

	.dataa(!\CPU|DECODER|Equal11~1_combout ),
	.datab(gnd),
	.datac(!\ROM|memROM~16_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM|ram~572_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|MUX1|saida_MUX[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|MUX1|saida_MUX[5]~5 .extended_lut = "off";
defparam \CPU|MUX1|saida_MUX[5]~5 .lut_mask = 64'h05050505AFAFAFAF;
defparam \CPU|MUX1|saida_MUX[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y2_N42
cyclonev_lcell_comb \CPU|ULA|Add1~21 (
// Equation(s):
// \CPU|ULA|Add1~21_sumout  = SUM(( (!\CPU|DECODER|Equal11~1_combout  & (((!\RAM|ram~572_combout )))) # (\CPU|DECODER|Equal11~1_combout  & (((\ROM|memROM~20_combout )) # (\CPU|PC|DOUT [8]))) ) + ( \CPU|REGA|DOUT [5] ) + ( \CPU|ULA|Add1~18  ))
// \CPU|ULA|Add1~22  = CARRY(( (!\CPU|DECODER|Equal11~1_combout  & (((!\RAM|ram~572_combout )))) # (\CPU|DECODER|Equal11~1_combout  & (((\ROM|memROM~20_combout )) # (\CPU|PC|DOUT [8]))) ) + ( \CPU|REGA|DOUT [5] ) + ( \CPU|ULA|Add1~18  ))

	.dataa(!\CPU|DECODER|Equal11~1_combout ),
	.datab(!\CPU|PC|DOUT [8]),
	.datac(!\ROM|memROM~20_combout ),
	.datad(!\RAM|ram~572_combout ),
	.datae(gnd),
	.dataf(!\CPU|REGA|DOUT [5]),
	.datag(gnd),
	.cin(\CPU|ULA|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|ULA|Add1~21_sumout ),
	.cout(\CPU|ULA|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \CPU|ULA|Add1~21 .extended_lut = "off";
defparam \CPU|ULA|Add1~21 .lut_mask = 64'h0000FF000000BF15;
defparam \CPU|ULA|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y3_N3
cyclonev_lcell_comb \CPU|ULA|saida[5]~5 (
// Equation(s):
// \CPU|ULA|saida[5]~5_combout  = ( \CPU|REGA|DOUT [5] & ( \CPU|ULA|Add1~21_sumout  & ( (!\CPU|REGA|DOUT[0]~0_combout  & ((!\CPU|REGA|DOUT[0]~1_combout ) # ((\CPU|ULA|Add0~21_sumout )))) # (\CPU|REGA|DOUT[0]~0_combout  & (((\CPU|MUX1|saida_MUX[5]~5_combout 
// )))) ) ) ) # ( !\CPU|REGA|DOUT [5] & ( \CPU|ULA|Add1~21_sumout  & ( (!\CPU|REGA|DOUT[0]~1_combout  & ((!\CPU|REGA|DOUT[0]~0_combout ) # ((\CPU|MUX1|saida_MUX[5]~5_combout )))) # (\CPU|REGA|DOUT[0]~1_combout  & (!\CPU|REGA|DOUT[0]~0_combout  & 
// (\CPU|ULA|Add0~21_sumout ))) ) ) ) # ( \CPU|REGA|DOUT [5] & ( !\CPU|ULA|Add1~21_sumout  & ( (!\CPU|REGA|DOUT[0]~0_combout  & (\CPU|REGA|DOUT[0]~1_combout  & (\CPU|ULA|Add0~21_sumout ))) # (\CPU|REGA|DOUT[0]~0_combout  & (((\CPU|MUX1|saida_MUX[5]~5_combout 
// )))) ) ) ) # ( !\CPU|REGA|DOUT [5] & ( !\CPU|ULA|Add1~21_sumout  & ( (!\CPU|REGA|DOUT[0]~1_combout  & (\CPU|REGA|DOUT[0]~0_combout  & ((\CPU|MUX1|saida_MUX[5]~5_combout )))) # (\CPU|REGA|DOUT[0]~1_combout  & (!\CPU|REGA|DOUT[0]~0_combout  & 
// (\CPU|ULA|Add0~21_sumout ))) ) ) )

	.dataa(!\CPU|REGA|DOUT[0]~1_combout ),
	.datab(!\CPU|REGA|DOUT[0]~0_combout ),
	.datac(!\CPU|ULA|Add0~21_sumout ),
	.datad(!\CPU|MUX1|saida_MUX[5]~5_combout ),
	.datae(!\CPU|REGA|DOUT [5]),
	.dataf(!\CPU|ULA|Add1~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|ULA|saida[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|ULA|saida[5]~5 .extended_lut = "off";
defparam \CPU|ULA|saida[5]~5 .lut_mask = 64'h042604378CAE8CBF;
defparam \CPU|ULA|saida[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y3_N5
dffeas \CPU|REGA|DOUT[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|ULA|saida[5]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|DECODER|saida[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|REGA|DOUT [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|REGA|DOUT[5] .is_wysiwyg = "true";
defparam \CPU|REGA|DOUT[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y5_N37
dffeas \RAM|ram~244 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~555_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~244_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~244 .is_wysiwyg = "true";
defparam \RAM|ram~244 .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y3_N32
dffeas \RAM|ram~252 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~556_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~252_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~252 .is_wysiwyg = "true";
defparam \RAM|ram~252 .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y3_N8
dffeas \RAM|ram~260 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~557_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~260_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~260 .is_wysiwyg = "true";
defparam \RAM|ram~260 .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y3_N14
dffeas \RAM|ram~268 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~558_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~268_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~268 .is_wysiwyg = "true";
defparam \RAM|ram~268 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y3_N12
cyclonev_lcell_comb \RAM|ram~570 (
// Equation(s):
// \RAM|ram~570_combout  = ( \RAM|ram~268_q  & ( \ROM|memROM~4_combout  & ( (\RAM|ram~252_q ) # (\ROM|memROM~2_combout ) ) ) ) # ( !\RAM|ram~268_q  & ( \ROM|memROM~4_combout  & ( (!\ROM|memROM~2_combout  & \RAM|ram~252_q ) ) ) ) # ( \RAM|ram~268_q  & ( 
// !\ROM|memROM~4_combout  & ( (!\ROM|memROM~2_combout  & (\RAM|ram~244_q )) # (\ROM|memROM~2_combout  & ((\RAM|ram~260_q ))) ) ) ) # ( !\RAM|ram~268_q  & ( !\ROM|memROM~4_combout  & ( (!\ROM|memROM~2_combout  & (\RAM|ram~244_q )) # (\ROM|memROM~2_combout  & 
// ((\RAM|ram~260_q ))) ) ) )

	.dataa(!\RAM|ram~244_q ),
	.datab(!\ROM|memROM~2_combout ),
	.datac(!\RAM|ram~252_q ),
	.datad(!\RAM|ram~260_q ),
	.datae(!\RAM|ram~268_q ),
	.dataf(!\ROM|memROM~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~570_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~570 .extended_lut = "off";
defparam \RAM|ram~570 .lut_mask = 64'h447744770C0C3F3F;
defparam \RAM|ram~570 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y3_N34
dffeas \RAM|ram~28 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~560_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~28_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~28 .is_wysiwyg = "true";
defparam \RAM|ram~28 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y3_N27
cyclonev_lcell_comb \RAM|ram~36feeder (
// Equation(s):
// \RAM|ram~36feeder_combout  = ( \CPU|REGA|DOUT [5] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGA|DOUT [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~36feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~36feeder .extended_lut = "off";
defparam \RAM|ram~36feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM|ram~36feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y3_N28
dffeas \RAM|ram~36 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM|ram~36feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM|ram~561_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~36_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~36 .is_wysiwyg = "true";
defparam \RAM|ram~36 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y3_N21
cyclonev_lcell_comb \RAM|ram~20feeder (
// Equation(s):
// \RAM|ram~20feeder_combout  = ( \CPU|REGA|DOUT [5] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGA|DOUT [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~20feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~20feeder .extended_lut = "off";
defparam \RAM|ram~20feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM|ram~20feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y3_N22
dffeas \RAM|ram~20 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM|ram~20feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM|ram~559_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~20_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~20 .is_wysiwyg = "true";
defparam \RAM|ram~20 .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y3_N32
dffeas \RAM|ram~44 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~562_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~44_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~44 .is_wysiwyg = "true";
defparam \RAM|ram~44 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y3_N30
cyclonev_lcell_comb \RAM|ram~571 (
// Equation(s):
// \RAM|ram~571_combout  = ( \RAM|ram~44_q  & ( \ROM|memROM~4_combout  & ( (\ROM|memROM~2_combout ) # (\RAM|ram~28_q ) ) ) ) # ( !\RAM|ram~44_q  & ( \ROM|memROM~4_combout  & ( (\RAM|ram~28_q  & !\ROM|memROM~2_combout ) ) ) ) # ( \RAM|ram~44_q  & ( 
// !\ROM|memROM~4_combout  & ( (!\ROM|memROM~2_combout  & ((\RAM|ram~20_q ))) # (\ROM|memROM~2_combout  & (\RAM|ram~36_q )) ) ) ) # ( !\RAM|ram~44_q  & ( !\ROM|memROM~4_combout  & ( (!\ROM|memROM~2_combout  & ((\RAM|ram~20_q ))) # (\ROM|memROM~2_combout  & 
// (\RAM|ram~36_q )) ) ) )

	.dataa(!\RAM|ram~28_q ),
	.datab(!\RAM|ram~36_q ),
	.datac(!\ROM|memROM~2_combout ),
	.datad(!\RAM|ram~20_q ),
	.datae(!\RAM|ram~44_q ),
	.dataf(!\ROM|memROM~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~571_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~571 .extended_lut = "off";
defparam \RAM|ram~571 .lut_mask = 64'h03F303F350505F5F;
defparam \RAM|ram~571 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y4_N56
dffeas \RAM|ram~516 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~549_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~516_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~516 .is_wysiwyg = "true";
defparam \RAM|ram~516 .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y4_N14
dffeas \RAM|ram~500 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~547_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~500_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~500 .is_wysiwyg = "true";
defparam \RAM|ram~500 .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y4_N47
dffeas \RAM|ram~508 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~548_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~508_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~508 .is_wysiwyg = "true";
defparam \RAM|ram~508 .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y4_N5
dffeas \RAM|ram~524 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~550_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~524_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~524 .is_wysiwyg = "true";
defparam \RAM|ram~524 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y4_N39
cyclonev_lcell_comb \RAM|ram~568 (
// Equation(s):
// \RAM|ram~568_combout  = ( \ROM|memROM~2_combout  & ( \ROM|memROM~4_combout  & ( \RAM|ram~524_q  ) ) ) # ( !\ROM|memROM~2_combout  & ( \ROM|memROM~4_combout  & ( \RAM|ram~508_q  ) ) ) # ( \ROM|memROM~2_combout  & ( !\ROM|memROM~4_combout  & ( 
// \RAM|ram~516_q  ) ) ) # ( !\ROM|memROM~2_combout  & ( !\ROM|memROM~4_combout  & ( \RAM|ram~500_q  ) ) )

	.dataa(!\RAM|ram~516_q ),
	.datab(!\RAM|ram~500_q ),
	.datac(!\RAM|ram~508_q ),
	.datad(!\RAM|ram~524_q ),
	.datae(!\ROM|memROM~2_combout ),
	.dataf(!\ROM|memROM~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~568_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~568 .extended_lut = "off";
defparam \RAM|ram~568 .lut_mask = 64'h333355550F0F00FF;
defparam \RAM|ram~568 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y1_N48
cyclonev_lcell_comb \RAM|ram~292feeder (
// Equation(s):
// \RAM|ram~292feeder_combout  = ( \CPU|REGA|DOUT [5] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGA|DOUT [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~292feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~292feeder .extended_lut = "off";
defparam \RAM|ram~292feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM|ram~292feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y1_N50
dffeas \RAM|ram~292 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM|ram~292feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM|ram~553_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~292_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~292 .is_wysiwyg = "true";
defparam \RAM|ram~292 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y1_N12
cyclonev_lcell_comb \RAM|ram~276feeder (
// Equation(s):
// \RAM|ram~276feeder_combout  = ( \CPU|REGA|DOUT [5] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGA|DOUT [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~276feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~276feeder .extended_lut = "off";
defparam \RAM|ram~276feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM|ram~276feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y1_N14
dffeas \RAM|ram~276 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM|ram~276feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM|ram~551_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~276_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~276 .is_wysiwyg = "true";
defparam \RAM|ram~276 .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y2_N52
dffeas \RAM|ram~300 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~554_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~300_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~300 .is_wysiwyg = "true";
defparam \RAM|ram~300 .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y1_N44
dffeas \RAM|ram~284 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~552_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~284_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~284 .is_wysiwyg = "true";
defparam \RAM|ram~284 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y1_N42
cyclonev_lcell_comb \RAM|ram~569 (
// Equation(s):
// \RAM|ram~569_combout  = ( \RAM|ram~284_q  & ( \ROM|memROM~4_combout  & ( (!\ROM|memROM~2_combout ) # (\RAM|ram~300_q ) ) ) ) # ( !\RAM|ram~284_q  & ( \ROM|memROM~4_combout  & ( (\ROM|memROM~2_combout  & \RAM|ram~300_q ) ) ) ) # ( \RAM|ram~284_q  & ( 
// !\ROM|memROM~4_combout  & ( (!\ROM|memROM~2_combout  & ((\RAM|ram~276_q ))) # (\ROM|memROM~2_combout  & (\RAM|ram~292_q )) ) ) ) # ( !\RAM|ram~284_q  & ( !\ROM|memROM~4_combout  & ( (!\ROM|memROM~2_combout  & ((\RAM|ram~276_q ))) # (\ROM|memROM~2_combout  
// & (\RAM|ram~292_q )) ) ) )

	.dataa(!\RAM|ram~292_q ),
	.datab(!\RAM|ram~276_q ),
	.datac(!\ROM|memROM~2_combout ),
	.datad(!\RAM|ram~300_q ),
	.datae(!\RAM|ram~284_q ),
	.dataf(!\ROM|memROM~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~569_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~569 .extended_lut = "off";
defparam \RAM|ram~569 .lut_mask = 64'h35353535000FF0FF;
defparam \RAM|ram~569 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y3_N0
cyclonev_lcell_comb \RAM|ram~572 (
// Equation(s):
// \RAM|ram~572_combout  = ( \RAM|ram~568_combout  & ( \RAM|ram~569_combout  & ( ((!\ROM|memROM~15_combout  & ((\RAM|ram~571_combout ))) # (\ROM|memROM~15_combout  & (\RAM|ram~570_combout ))) # (\ROM|memROM~16_combout ) ) ) ) # ( !\RAM|ram~568_combout  & ( 
// \RAM|ram~569_combout  & ( (!\ROM|memROM~16_combout  & ((!\ROM|memROM~15_combout  & ((\RAM|ram~571_combout ))) # (\ROM|memROM~15_combout  & (\RAM|ram~570_combout )))) # (\ROM|memROM~16_combout  & (((!\ROM|memROM~15_combout )))) ) ) ) # ( 
// \RAM|ram~568_combout  & ( !\RAM|ram~569_combout  & ( (!\ROM|memROM~16_combout  & ((!\ROM|memROM~15_combout  & ((\RAM|ram~571_combout ))) # (\ROM|memROM~15_combout  & (\RAM|ram~570_combout )))) # (\ROM|memROM~16_combout  & (((\ROM|memROM~15_combout )))) ) 
// ) ) # ( !\RAM|ram~568_combout  & ( !\RAM|ram~569_combout  & ( (!\ROM|memROM~16_combout  & ((!\ROM|memROM~15_combout  & ((\RAM|ram~571_combout ))) # (\ROM|memROM~15_combout  & (\RAM|ram~570_combout )))) ) ) )

	.dataa(!\ROM|memROM~16_combout ),
	.datab(!\RAM|ram~570_combout ),
	.datac(!\RAM|ram~571_combout ),
	.datad(!\ROM|memROM~15_combout ),
	.datae(!\RAM|ram~568_combout ),
	.dataf(!\RAM|ram~569_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~572_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~572 .extended_lut = "off";
defparam \RAM|ram~572 .lut_mask = 64'h0A220A775F225F77;
defparam \RAM|ram~572 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y2_N48
cyclonev_lcell_comb \CPU|ULA|Add0~25 (
// Equation(s):
// \CPU|ULA|Add0~25_sumout  = SUM(( (!\CPU|DECODER|Equal11~1_combout  & ((\RAM|ram~577_combout ))) # (\CPU|DECODER|Equal11~1_combout  & (\ROM|memROM~17_combout )) ) + ( \CPU|REGA|DOUT [6] ) + ( \CPU|ULA|Add0~22  ))
// \CPU|ULA|Add0~26  = CARRY(( (!\CPU|DECODER|Equal11~1_combout  & ((\RAM|ram~577_combout ))) # (\CPU|DECODER|Equal11~1_combout  & (\ROM|memROM~17_combout )) ) + ( \CPU|REGA|DOUT [6] ) + ( \CPU|ULA|Add0~22  ))

	.dataa(!\CPU|DECODER|Equal11~1_combout ),
	.datab(!\ROM|memROM~17_combout ),
	.datac(!\RAM|ram~577_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGA|DOUT [6]),
	.datag(gnd),
	.cin(\CPU|ULA|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|ULA|Add0~25_sumout ),
	.cout(\CPU|ULA|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \CPU|ULA|Add0~25 .extended_lut = "off";
defparam \CPU|ULA|Add0~25 .lut_mask = 64'h0000FF0000001B1B;
defparam \CPU|ULA|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y5_N54
cyclonev_lcell_comb \CPU|MUX1|saida_MUX[6]~6 (
// Equation(s):
// \CPU|MUX1|saida_MUX[6]~6_combout  = ( \RAM|ram~577_combout  & ( \CPU|DECODER|Equal11~1_combout  & ( \ROM|memROM~17_combout  ) ) ) # ( !\RAM|ram~577_combout  & ( \CPU|DECODER|Equal11~1_combout  & ( \ROM|memROM~17_combout  ) ) ) # ( \RAM|ram~577_combout  & 
// ( !\CPU|DECODER|Equal11~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ROM|memROM~17_combout ),
	.datad(gnd),
	.datae(!\RAM|ram~577_combout ),
	.dataf(!\CPU|DECODER|Equal11~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|MUX1|saida_MUX[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|MUX1|saida_MUX[6]~6 .extended_lut = "off";
defparam \CPU|MUX1|saida_MUX[6]~6 .lut_mask = 64'h0000FFFF0F0F0F0F;
defparam \CPU|MUX1|saida_MUX[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y2_N45
cyclonev_lcell_comb \CPU|ULA|Add1~25 (
// Equation(s):
// \CPU|ULA|Add1~25_sumout  = SUM(( (!\CPU|DECODER|Equal11~1_combout  & ((!\RAM|ram~577_combout ))) # (\CPU|DECODER|Equal11~1_combout  & (!\ROM|memROM~17_combout )) ) + ( \CPU|REGA|DOUT [6] ) + ( \CPU|ULA|Add1~22  ))
// \CPU|ULA|Add1~26  = CARRY(( (!\CPU|DECODER|Equal11~1_combout  & ((!\RAM|ram~577_combout ))) # (\CPU|DECODER|Equal11~1_combout  & (!\ROM|memROM~17_combout )) ) + ( \CPU|REGA|DOUT [6] ) + ( \CPU|ULA|Add1~22  ))

	.dataa(!\CPU|DECODER|Equal11~1_combout ),
	.datab(gnd),
	.datac(!\ROM|memROM~17_combout ),
	.datad(!\RAM|ram~577_combout ),
	.datae(gnd),
	.dataf(!\CPU|REGA|DOUT [6]),
	.datag(gnd),
	.cin(\CPU|ULA|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|ULA|Add1~25_sumout ),
	.cout(\CPU|ULA|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \CPU|ULA|Add1~25 .extended_lut = "off";
defparam \CPU|ULA|Add1~25 .lut_mask = 64'h0000FF000000FA50;
defparam \CPU|ULA|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y2_N12
cyclonev_lcell_comb \CPU|ULA|saida[6]~6 (
// Equation(s):
// \CPU|ULA|saida[6]~6_combout  = ( \CPU|REGA|DOUT [6] & ( \CPU|ULA|Add1~25_sumout  & ( (!\CPU|REGA|DOUT[0]~0_combout  & ((!\CPU|REGA|DOUT[0]~1_combout ) # ((\CPU|ULA|Add0~25_sumout )))) # (\CPU|REGA|DOUT[0]~0_combout  & (((\CPU|MUX1|saida_MUX[6]~6_combout 
// )))) ) ) ) # ( !\CPU|REGA|DOUT [6] & ( \CPU|ULA|Add1~25_sumout  & ( (!\CPU|REGA|DOUT[0]~1_combout  & ((!\CPU|REGA|DOUT[0]~0_combout ) # ((\CPU|MUX1|saida_MUX[6]~6_combout )))) # (\CPU|REGA|DOUT[0]~1_combout  & (!\CPU|REGA|DOUT[0]~0_combout  & 
// (\CPU|ULA|Add0~25_sumout ))) ) ) ) # ( \CPU|REGA|DOUT [6] & ( !\CPU|ULA|Add1~25_sumout  & ( (!\CPU|REGA|DOUT[0]~0_combout  & (\CPU|REGA|DOUT[0]~1_combout  & (\CPU|ULA|Add0~25_sumout ))) # (\CPU|REGA|DOUT[0]~0_combout  & (((\CPU|MUX1|saida_MUX[6]~6_combout 
// )))) ) ) ) # ( !\CPU|REGA|DOUT [6] & ( !\CPU|ULA|Add1~25_sumout  & ( (!\CPU|REGA|DOUT[0]~1_combout  & (\CPU|REGA|DOUT[0]~0_combout  & ((\CPU|MUX1|saida_MUX[6]~6_combout )))) # (\CPU|REGA|DOUT[0]~1_combout  & (!\CPU|REGA|DOUT[0]~0_combout  & 
// (\CPU|ULA|Add0~25_sumout ))) ) ) )

	.dataa(!\CPU|REGA|DOUT[0]~1_combout ),
	.datab(!\CPU|REGA|DOUT[0]~0_combout ),
	.datac(!\CPU|ULA|Add0~25_sumout ),
	.datad(!\CPU|MUX1|saida_MUX[6]~6_combout ),
	.datae(!\CPU|REGA|DOUT [6]),
	.dataf(!\CPU|ULA|Add1~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|ULA|saida[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|ULA|saida[6]~6 .extended_lut = "off";
defparam \CPU|ULA|saida[6]~6 .lut_mask = 64'h042604378CAE8CBF;
defparam \CPU|ULA|saida[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y2_N14
dffeas \CPU|REGA|DOUT[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|ULA|saida[6]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|DECODER|saida[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|REGA|DOUT [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|REGA|DOUT[6] .is_wysiwyg = "true";
defparam \CPU|REGA|DOUT[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y2_N19
dffeas \RAM|ram~301 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~554_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~301_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~301 .is_wysiwyg = "true";
defparam \RAM|ram~301 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y5_N0
cyclonev_lcell_comb \RAM|ram~277feeder (
// Equation(s):
// \RAM|ram~277feeder_combout  = ( \CPU|REGA|DOUT [6] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGA|DOUT [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~277feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~277feeder .extended_lut = "off";
defparam \RAM|ram~277feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM|ram~277feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y5_N1
dffeas \RAM|ram~277 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM|ram~277feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM|ram~551_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~277_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~277 .is_wysiwyg = "true";
defparam \RAM|ram~277 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y5_N18
cyclonev_lcell_comb \RAM|ram~285feeder (
// Equation(s):
// \RAM|ram~285feeder_combout  = ( \CPU|REGA|DOUT [6] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGA|DOUT [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~285feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~285feeder .extended_lut = "off";
defparam \RAM|ram~285feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM|ram~285feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y5_N19
dffeas \RAM|ram~285 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM|ram~285feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM|ram~552_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~285_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~285 .is_wysiwyg = "true";
defparam \RAM|ram~285 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y5_N39
cyclonev_lcell_comb \RAM|ram~293feeder (
// Equation(s):
// \RAM|ram~293feeder_combout  = ( \CPU|REGA|DOUT [6] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGA|DOUT [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~293feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~293feeder .extended_lut = "off";
defparam \RAM|ram~293feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM|ram~293feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y5_N40
dffeas \RAM|ram~293 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\RAM|ram~293feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM|ram~553_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~293_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~293 .is_wysiwyg = "true";
defparam \RAM|ram~293 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y5_N33
cyclonev_lcell_comb \RAM|ram~574 (
// Equation(s):
// \RAM|ram~574_combout  = ( \ROM|memROM~2_combout  & ( \ROM|memROM~4_combout  & ( \RAM|ram~301_q  ) ) ) # ( !\ROM|memROM~2_combout  & ( \ROM|memROM~4_combout  & ( \RAM|ram~285_q  ) ) ) # ( \ROM|memROM~2_combout  & ( !\ROM|memROM~4_combout  & ( 
// \RAM|ram~293_q  ) ) ) # ( !\ROM|memROM~2_combout  & ( !\ROM|memROM~4_combout  & ( \RAM|ram~277_q  ) ) )

	.dataa(!\RAM|ram~301_q ),
	.datab(!\RAM|ram~277_q ),
	.datac(!\RAM|ram~285_q ),
	.datad(!\RAM|ram~293_q ),
	.datae(!\ROM|memROM~2_combout ),
	.dataf(!\ROM|memROM~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~574_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~574 .extended_lut = "off";
defparam \RAM|ram~574 .lut_mask = 64'h333300FF0F0F5555;
defparam \RAM|ram~574 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y5_N53
dffeas \RAM|ram~517 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~549_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~517_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~517 .is_wysiwyg = "true";
defparam \RAM|ram~517 .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y5_N55
dffeas \RAM|ram~501 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~547_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~501_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~501 .is_wysiwyg = "true";
defparam \RAM|ram~501 .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y4_N52
dffeas \RAM|ram~525 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~550_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~525_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~525 .is_wysiwyg = "true";
defparam \RAM|ram~525 .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y5_N38
dffeas \RAM|ram~509 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~548_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~509_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~509 .is_wysiwyg = "true";
defparam \RAM|ram~509 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y5_N36
cyclonev_lcell_comb \RAM|ram~573 (
// Equation(s):
// \RAM|ram~573_combout  = ( \RAM|ram~509_q  & ( \ROM|memROM~4_combout  & ( (!\ROM|memROM~2_combout ) # (\RAM|ram~525_q ) ) ) ) # ( !\RAM|ram~509_q  & ( \ROM|memROM~4_combout  & ( (\RAM|ram~525_q  & \ROM|memROM~2_combout ) ) ) ) # ( \RAM|ram~509_q  & ( 
// !\ROM|memROM~4_combout  & ( (!\ROM|memROM~2_combout  & ((\RAM|ram~501_q ))) # (\ROM|memROM~2_combout  & (\RAM|ram~517_q )) ) ) ) # ( !\RAM|ram~509_q  & ( !\ROM|memROM~4_combout  & ( (!\ROM|memROM~2_combout  & ((\RAM|ram~501_q ))) # (\ROM|memROM~2_combout  
// & (\RAM|ram~517_q )) ) ) )

	.dataa(!\RAM|ram~517_q ),
	.datab(!\RAM|ram~501_q ),
	.datac(!\RAM|ram~525_q ),
	.datad(!\ROM|memROM~2_combout ),
	.datae(!\RAM|ram~509_q ),
	.dataf(!\ROM|memROM~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~573_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~573 .extended_lut = "off";
defparam \RAM|ram~573 .lut_mask = 64'h33553355000FFF0F;
defparam \RAM|ram~573 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y3_N37
dffeas \RAM|ram~261 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~557_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~261_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~261 .is_wysiwyg = "true";
defparam \RAM|ram~261 .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y5_N26
dffeas \RAM|ram~253 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~556_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~253_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~253 .is_wysiwyg = "true";
defparam \RAM|ram~253 .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y5_N22
dffeas \RAM|ram~245 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~555_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~245_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~245 .is_wysiwyg = "true";
defparam \RAM|ram~245 .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y5_N44
dffeas \RAM|ram~269 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~558_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~269_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~269 .is_wysiwyg = "true";
defparam \RAM|ram~269 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y5_N42
cyclonev_lcell_comb \RAM|ram~575 (
// Equation(s):
// \RAM|ram~575_combout  = ( \RAM|ram~269_q  & ( \ROM|memROM~4_combout  & ( (\RAM|ram~253_q ) # (\ROM|memROM~2_combout ) ) ) ) # ( !\RAM|ram~269_q  & ( \ROM|memROM~4_combout  & ( (!\ROM|memROM~2_combout  & \RAM|ram~253_q ) ) ) ) # ( \RAM|ram~269_q  & ( 
// !\ROM|memROM~4_combout  & ( (!\ROM|memROM~2_combout  & ((\RAM|ram~245_q ))) # (\ROM|memROM~2_combout  & (\RAM|ram~261_q )) ) ) ) # ( !\RAM|ram~269_q  & ( !\ROM|memROM~4_combout  & ( (!\ROM|memROM~2_combout  & ((\RAM|ram~245_q ))) # (\ROM|memROM~2_combout  
// & (\RAM|ram~261_q )) ) ) )

	.dataa(!\ROM|memROM~2_combout ),
	.datab(!\RAM|ram~261_q ),
	.datac(!\RAM|ram~253_q ),
	.datad(!\RAM|ram~245_q ),
	.datae(!\RAM|ram~269_q ),
	.dataf(!\ROM|memROM~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~575_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~575 .extended_lut = "off";
defparam \RAM|ram~575 .lut_mask = 64'h11BB11BB0A0A5F5F;
defparam \RAM|ram~575 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y3_N26
dffeas \RAM|ram~37 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~561_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~37_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~37 .is_wysiwyg = "true";
defparam \RAM|ram~37 .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y3_N14
dffeas \RAM|ram~21 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~559_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~21_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~21 .is_wysiwyg = "true";
defparam \RAM|ram~21 .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y3_N16
dffeas \RAM|ram~29 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~560_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~29_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~29 .is_wysiwyg = "true";
defparam \RAM|ram~29 .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y3_N38
dffeas \RAM|ram~45 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|ram~562_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|ram~45_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|ram~45 .is_wysiwyg = "true";
defparam \RAM|ram~45 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y3_N36
cyclonev_lcell_comb \RAM|ram~576 (
// Equation(s):
// \RAM|ram~576_combout  = ( \RAM|ram~45_q  & ( \ROM|memROM~4_combout  & ( (\RAM|ram~29_q ) # (\ROM|memROM~2_combout ) ) ) ) # ( !\RAM|ram~45_q  & ( \ROM|memROM~4_combout  & ( (!\ROM|memROM~2_combout  & \RAM|ram~29_q ) ) ) ) # ( \RAM|ram~45_q  & ( 
// !\ROM|memROM~4_combout  & ( (!\ROM|memROM~2_combout  & ((\RAM|ram~21_q ))) # (\ROM|memROM~2_combout  & (\RAM|ram~37_q )) ) ) ) # ( !\RAM|ram~45_q  & ( !\ROM|memROM~4_combout  & ( (!\ROM|memROM~2_combout  & ((\RAM|ram~21_q ))) # (\ROM|memROM~2_combout  & 
// (\RAM|ram~37_q )) ) ) )

	.dataa(!\RAM|ram~37_q ),
	.datab(!\RAM|ram~21_q ),
	.datac(!\ROM|memROM~2_combout ),
	.datad(!\RAM|ram~29_q ),
	.datae(!\RAM|ram~45_q ),
	.dataf(!\ROM|memROM~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~576_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~576 .extended_lut = "off";
defparam \RAM|ram~576 .lut_mask = 64'h3535353500F00FFF;
defparam \RAM|ram~576 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y5_N0
cyclonev_lcell_comb \RAM|ram~577 (
// Equation(s):
// \RAM|ram~577_combout  = ( \RAM|ram~575_combout  & ( \RAM|ram~576_combout  & ( (!\ROM|memROM~16_combout ) # ((!\ROM|memROM~15_combout  & (\RAM|ram~574_combout )) # (\ROM|memROM~15_combout  & ((\RAM|ram~573_combout )))) ) ) ) # ( !\RAM|ram~575_combout  & ( 
// \RAM|ram~576_combout  & ( (!\ROM|memROM~15_combout  & (((!\ROM|memROM~16_combout )) # (\RAM|ram~574_combout ))) # (\ROM|memROM~15_combout  & (((\RAM|ram~573_combout  & \ROM|memROM~16_combout )))) ) ) ) # ( \RAM|ram~575_combout  & ( !\RAM|ram~576_combout  
// & ( (!\ROM|memROM~15_combout  & (\RAM|ram~574_combout  & ((\ROM|memROM~16_combout )))) # (\ROM|memROM~15_combout  & (((!\ROM|memROM~16_combout ) # (\RAM|ram~573_combout )))) ) ) ) # ( !\RAM|ram~575_combout  & ( !\RAM|ram~576_combout  & ( 
// (\ROM|memROM~16_combout  & ((!\ROM|memROM~15_combout  & (\RAM|ram~574_combout )) # (\ROM|memROM~15_combout  & ((\RAM|ram~573_combout ))))) ) ) )

	.dataa(!\RAM|ram~574_combout ),
	.datab(!\ROM|memROM~15_combout ),
	.datac(!\RAM|ram~573_combout ),
	.datad(!\ROM|memROM~16_combout ),
	.datae(!\RAM|ram~575_combout ),
	.dataf(!\RAM|ram~576_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|ram~577_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|ram~577 .extended_lut = "off";
defparam \RAM|ram~577 .lut_mask = 64'h00473347CC47FF47;
defparam \RAM|ram~577 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y2_N51
cyclonev_lcell_comb \CPU|ULA|Add0~29 (
// Equation(s):
// \CPU|ULA|Add0~29_sumout  = SUM(( (!\CPU|DECODER|Equal11~1_combout  & ((\RAM|ram~582_combout ))) # (\CPU|DECODER|Equal11~1_combout  & (\ROM|memROM~15_combout )) ) + ( \CPU|REGA|DOUT [7] ) + ( \CPU|ULA|Add0~26  ))

	.dataa(!\CPU|DECODER|Equal11~1_combout ),
	.datab(gnd),
	.datac(!\ROM|memROM~15_combout ),
	.datad(!\RAM|ram~582_combout ),
	.datae(gnd),
	.dataf(!\CPU|REGA|DOUT [7]),
	.datag(gnd),
	.cin(\CPU|ULA|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|ULA|Add0~29_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|ULA|Add0~29 .extended_lut = "off";
defparam \CPU|ULA|Add0~29 .lut_mask = 64'h0000FF00000005AF;
defparam \CPU|ULA|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y2_N54
cyclonev_lcell_comb \CPU|ULA|saida[7]~7 (
// Equation(s):
// \CPU|ULA|saida[7]~7_combout  = ( \CPU|REGA|DOUT [7] & ( \CPU|ULA|Add0~29_sumout  & ( (!\CPU|REGA|DOUT[0]~0_combout  & (((\CPU|ULA|Add1~29_sumout )) # (\CPU|REGA|DOUT[0]~1_combout ))) # (\CPU|REGA|DOUT[0]~0_combout  & (((\CPU|MUX1|saida_MUX[7]~7_combout 
// )))) ) ) ) # ( !\CPU|REGA|DOUT [7] & ( \CPU|ULA|Add0~29_sumout  & ( (!\CPU|REGA|DOUT[0]~1_combout  & ((!\CPU|REGA|DOUT[0]~0_combout  & ((\CPU|ULA|Add1~29_sumout ))) # (\CPU|REGA|DOUT[0]~0_combout  & (\CPU|MUX1|saida_MUX[7]~7_combout )))) # 
// (\CPU|REGA|DOUT[0]~1_combout  & (!\CPU|REGA|DOUT[0]~0_combout )) ) ) ) # ( \CPU|REGA|DOUT [7] & ( !\CPU|ULA|Add0~29_sumout  & ( (!\CPU|REGA|DOUT[0]~0_combout  & (!\CPU|REGA|DOUT[0]~1_combout  & ((\CPU|ULA|Add1~29_sumout )))) # (\CPU|REGA|DOUT[0]~0_combout 
//  & (((\CPU|MUX1|saida_MUX[7]~7_combout )))) ) ) ) # ( !\CPU|REGA|DOUT [7] & ( !\CPU|ULA|Add0~29_sumout  & ( (!\CPU|REGA|DOUT[0]~1_combout  & ((!\CPU|REGA|DOUT[0]~0_combout  & ((\CPU|ULA|Add1~29_sumout ))) # (\CPU|REGA|DOUT[0]~0_combout  & 
// (\CPU|MUX1|saida_MUX[7]~7_combout )))) ) ) )

	.dataa(!\CPU|REGA|DOUT[0]~1_combout ),
	.datab(!\CPU|REGA|DOUT[0]~0_combout ),
	.datac(!\CPU|MUX1|saida_MUX[7]~7_combout ),
	.datad(!\CPU|ULA|Add1~29_sumout ),
	.datae(!\CPU|REGA|DOUT [7]),
	.dataf(!\CPU|ULA|Add0~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|ULA|saida[7]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|ULA|saida[7]~7 .extended_lut = "off";
defparam \CPU|ULA|saida[7]~7 .lut_mask = 64'h028A038B46CE47CF;
defparam \CPU|ULA|saida[7]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y2_N56
dffeas \CPU|REGA|DOUT[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|ULA|saida[7]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|DECODER|saida[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|REGA|DOUT [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|REGA|DOUT[7] .is_wysiwyg = "true";
defparam \CPU|REGA|DOUT[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y2_N48
cyclonev_lcell_comb \CPU|ULA|Add1~29 (
// Equation(s):
// \CPU|ULA|Add1~29_sumout  = SUM(( (!\CPU|DECODER|Equal11~1_combout  & ((!\RAM|ram~582_combout ))) # (\CPU|DECODER|Equal11~1_combout  & (!\ROM|memROM~15_combout )) ) + ( \CPU|REGA|DOUT [7] ) + ( \CPU|ULA|Add1~26  ))

	.dataa(!\CPU|REGA|DOUT [7]),
	.datab(!\ROM|memROM~15_combout ),
	.datac(!\CPU|DECODER|Equal11~1_combout ),
	.datad(!\RAM|ram~582_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|ULA|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|ULA|Add1~29_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|ULA|Add1~29 .extended_lut = "off";
defparam \CPU|ULA|Add1~29 .lut_mask = 64'h0000AAAA0000FC0C;
defparam \CPU|ULA|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y2_N15
cyclonev_lcell_comb \CPU|FLIPFLOP_COMP|DOUT~2 (
// Equation(s):
// \CPU|FLIPFLOP_COMP|DOUT~2_combout  = ( \CPU|ULA|Add1~5_sumout  & ( \CPU|ULA|Add1~9_sumout  & ( (!\CPU|FLIPFLOP_COMP|DOUT~1_combout  & \CPU|FLIPFLOP_COMP|DOUT~q ) ) ) ) # ( !\CPU|ULA|Add1~5_sumout  & ( \CPU|ULA|Add1~9_sumout  & ( 
// (!\CPU|FLIPFLOP_COMP|DOUT~1_combout  & \CPU|FLIPFLOP_COMP|DOUT~q ) ) ) ) # ( \CPU|ULA|Add1~5_sumout  & ( !\CPU|ULA|Add1~9_sumout  & ( (!\CPU|FLIPFLOP_COMP|DOUT~1_combout  & \CPU|FLIPFLOP_COMP|DOUT~q ) ) ) ) # ( !\CPU|ULA|Add1~5_sumout  & ( 
// !\CPU|ULA|Add1~9_sumout  & ( (!\CPU|FLIPFLOP_COMP|DOUT~1_combout  & (\CPU|FLIPFLOP_COMP|DOUT~q )) # (\CPU|FLIPFLOP_COMP|DOUT~1_combout  & (((!\CPU|ULA|Add1~13_sumout  & !\CPU|ULA|Add1~1_sumout )))) ) ) )

	.dataa(!\CPU|FLIPFLOP_COMP|DOUT~1_combout ),
	.datab(!\CPU|FLIPFLOP_COMP|DOUT~q ),
	.datac(!\CPU|ULA|Add1~13_sumout ),
	.datad(!\CPU|ULA|Add1~1_sumout ),
	.datae(!\CPU|ULA|Add1~5_sumout ),
	.dataf(!\CPU|ULA|Add1~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|FLIPFLOP_COMP|DOUT~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|FLIPFLOP_COMP|DOUT~2 .extended_lut = "off";
defparam \CPU|FLIPFLOP_COMP|DOUT~2 .lut_mask = 64'h7222222222222222;
defparam \CPU|FLIPFLOP_COMP|DOUT~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y2_N6
cyclonev_lcell_comb \CPU|FLIPFLOP_COMP|DOUT~0 (
// Equation(s):
// \CPU|FLIPFLOP_COMP|DOUT~0_combout  = ( \CPU|ULA|Add1~25_sumout  & ( \CPU|FLIPFLOP_COMP|DOUT~2_combout  & ( !\CPU|FLIPFLOP_COMP|DOUT~1_combout  ) ) ) # ( !\CPU|ULA|Add1~25_sumout  & ( \CPU|FLIPFLOP_COMP|DOUT~2_combout  & ( 
// (!\CPU|FLIPFLOP_COMP|DOUT~1_combout ) # ((!\CPU|ULA|Add1~17_sumout  & (!\CPU|ULA|Add1~29_sumout  & !\CPU|ULA|Add1~21_sumout ))) ) ) )

	.dataa(!\CPU|FLIPFLOP_COMP|DOUT~1_combout ),
	.datab(!\CPU|ULA|Add1~17_sumout ),
	.datac(!\CPU|ULA|Add1~29_sumout ),
	.datad(!\CPU|ULA|Add1~21_sumout ),
	.datae(!\CPU|ULA|Add1~25_sumout ),
	.dataf(!\CPU|FLIPFLOP_COMP|DOUT~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|FLIPFLOP_COMP|DOUT~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|FLIPFLOP_COMP|DOUT~0 .extended_lut = "off";
defparam \CPU|FLIPFLOP_COMP|DOUT~0 .lut_mask = 64'h00000000EAAAAAAA;
defparam \CPU|FLIPFLOP_COMP|DOUT~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y2_N8
dffeas \CPU|FLIPFLOP_COMP|DOUT (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|FLIPFLOP_COMP|DOUT~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|FLIPFLOP_COMP|DOUT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|FLIPFLOP_COMP|DOUT .is_wysiwyg = "true";
defparam \CPU|FLIPFLOP_COMP|DOUT .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y3_N9
cyclonev_lcell_comb \CPU|MUX_JMP|saida_MUX[2]~2 (
// Equation(s):
// \CPU|MUX_JMP|saida_MUX[2]~2_combout  = ( \ROM|memROM~14_combout  & ( \ROM|memROM~11_combout  & ( ((\ROM|memROM~15_combout ) # (\ROM|memROM~7_combout )) # (\ROM|memROM~13_combout ) ) ) ) # ( !\ROM|memROM~14_combout  & ( \ROM|memROM~11_combout  & ( 
// (!\CPU|FLIPFLOP_COMP|DOUT~q ) # ((!\ROM|memROM~13_combout ) # ((!\ROM|memROM~7_combout ) # (\ROM|memROM~15_combout ))) ) ) ) # ( \ROM|memROM~14_combout  & ( !\ROM|memROM~11_combout  ) ) # ( !\ROM|memROM~14_combout  & ( !\ROM|memROM~11_combout  & ( 
// (!\ROM|memROM~13_combout ) # ((!\ROM|memROM~7_combout ) # (\ROM|memROM~15_combout )) ) ) )

	.dataa(!\CPU|FLIPFLOP_COMP|DOUT~q ),
	.datab(!\ROM|memROM~13_combout ),
	.datac(!\ROM|memROM~7_combout ),
	.datad(!\ROM|memROM~15_combout ),
	.datae(!\ROM|memROM~14_combout ),
	.dataf(!\ROM|memROM~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|MUX_JMP|saida_MUX[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|MUX_JMP|saida_MUX[2]~2 .extended_lut = "off";
defparam \CPU|MUX_JMP|saida_MUX[2]~2 .lut_mask = 64'hFCFFFFFFFEFF3FFF;
defparam \CPU|MUX_JMP|saida_MUX[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y4_N37
dffeas \CPU|PC|DOUT[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|incrementaPC|Add0~9_sumout ),
	.asdata(\CPU|MUX_JMP|saida_MUX[2]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|MUX_JMP|Equal2~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC|DOUT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC|DOUT[2] .is_wysiwyg = "true";
defparam \CPU|PC|DOUT[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y4_N38
dffeas \CPU|PC|DOUT[2]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|incrementaPC|Add0~9_sumout ),
	.asdata(\CPU|MUX_JMP|saida_MUX[2]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|MUX_JMP|Equal2~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC|DOUT[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC|DOUT[2]~DUPLICATE .is_wysiwyg = "true";
defparam \CPU|PC|DOUT[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N6
cyclonev_lcell_comb \ROM|memROM~14 (
// Equation(s):
// \ROM|memROM~14_combout  = ( \CPU|PC|DOUT[1]~DUPLICATE_q  & ( (\CPU|PC|DOUT[2]~DUPLICATE_q  & (\ROM|memROM~9_combout  & \ROM|memROM~6_combout )) ) )

	.dataa(gnd),
	.datab(!\CPU|PC|DOUT[2]~DUPLICATE_q ),
	.datac(!\ROM|memROM~9_combout ),
	.datad(!\ROM|memROM~6_combout ),
	.datae(gnd),
	.dataf(!\CPU|PC|DOUT[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM|memROM~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM|memROM~14 .extended_lut = "off";
defparam \ROM|memROM~14 .lut_mask = 64'h0000000000030003;
defparam \ROM|memROM~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y4_N54
cyclonev_lcell_comb \CPU|MUX_JMP|saida_MUX[0]~0 (
// Equation(s):
// \CPU|MUX_JMP|saida_MUX[0]~0_combout  = ( \CPU|FLIPFLOP_COMP|DOUT~q  & ( \ROM|memROM~4_combout  ) ) # ( !\CPU|FLIPFLOP_COMP|DOUT~q  & ( \ROM|memROM~4_combout  ) ) # ( \CPU|FLIPFLOP_COMP|DOUT~q  & ( !\ROM|memROM~4_combout  & ( (!\ROM|memROM~14_combout  & 
// (((!\ROM|memROM~13_combout ) # (!\ROM|memROM~7_combout )))) # (\ROM|memROM~14_combout  & ((!\ROM|memROM~11_combout ) # ((\ROM|memROM~7_combout ) # (\ROM|memROM~13_combout )))) ) ) ) # ( !\CPU|FLIPFLOP_COMP|DOUT~q  & ( !\ROM|memROM~4_combout  & ( 
// (!\ROM|memROM~14_combout  & (((!\ROM|memROM~13_combout ) # (!\ROM|memROM~7_combout )) # (\ROM|memROM~11_combout ))) # (\ROM|memROM~14_combout  & ((!\ROM|memROM~11_combout ) # ((\ROM|memROM~7_combout ) # (\ROM|memROM~13_combout )))) ) ) )

	.dataa(!\ROM|memROM~14_combout ),
	.datab(!\ROM|memROM~11_combout ),
	.datac(!\ROM|memROM~13_combout ),
	.datad(!\ROM|memROM~7_combout ),
	.datae(!\CPU|FLIPFLOP_COMP|DOUT~q ),
	.dataf(!\ROM|memROM~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|MUX_JMP|saida_MUX[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|MUX_JMP|saida_MUX[0]~0 .extended_lut = "off";
defparam \CPU|MUX_JMP|saida_MUX[0]~0 .lut_mask = 64'hEFF7EFF5FFFFFFFF;
defparam \CPU|MUX_JMP|saida_MUX[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y4_N31
dffeas \CPU|PC|DOUT[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|incrementaPC|Add0~1_sumout ),
	.asdata(\CPU|MUX_JMP|saida_MUX[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|MUX_JMP|Equal2~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC|DOUT [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC|DOUT[0] .is_wysiwyg = "true";
defparam \CPU|PC|DOUT[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N54
cyclonev_lcell_comb \ROM|memROM~10 (
// Equation(s):
// \ROM|memROM~10_combout  = ( \CPU|PC|DOUT [2] & ( (!\CPU|PC|DOUT[3]~DUPLICATE_q  & !\CPU|PC|DOUT [4]) ) ) # ( !\CPU|PC|DOUT [2] & ( (!\CPU|PC|DOUT [0] & (!\CPU|PC|DOUT[3]~DUPLICATE_q  & !\CPU|PC|DOUT [4])) ) )

	.dataa(!\CPU|PC|DOUT [0]),
	.datab(!\CPU|PC|DOUT[3]~DUPLICATE_q ),
	.datac(!\CPU|PC|DOUT [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|PC|DOUT [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM|memROM~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM|memROM~10 .extended_lut = "off";
defparam \ROM|memROM~10 .lut_mask = 64'h80808080C0C0C0C0;
defparam \ROM|memROM~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N24
cyclonev_lcell_comb \ROM|memROM~11 (
// Equation(s):
// \ROM|memROM~11_combout  = ( !\CPU|PC|DOUT[7]~DUPLICATE_q  & ( (\ROM|memROM~10_combout  & (!\CPU|PC|DOUT [8] & (!\CPU|PC|DOUT [5] & !\CPU|PC|DOUT [6]))) ) )

	.dataa(!\ROM|memROM~10_combout ),
	.datab(!\CPU|PC|DOUT [8]),
	.datac(!\CPU|PC|DOUT [5]),
	.datad(!\CPU|PC|DOUT [6]),
	.datae(gnd),
	.dataf(!\CPU|PC|DOUT[7]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM|memROM~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM|memROM~11 .extended_lut = "off";
defparam \ROM|memROM~11 .lut_mask = 64'h4000400000000000;
defparam \ROM|memROM~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N33
cyclonev_lcell_comb \CPU|DECODER|Equal11~1 (
// Equation(s):
// \CPU|DECODER|Equal11~1_combout  = ( !\CPU|DECODER|Equal11~0_combout  & ( (!\ROM|memROM~11_combout  & \ROM|memROM~7_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ROM|memROM~11_combout ),
	.datad(!\ROM|memROM~7_combout ),
	.datae(gnd),
	.dataf(!\CPU|DECODER|Equal11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DECODER|Equal11~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DECODER|Equal11~1 .extended_lut = "off";
defparam \CPU|DECODER|Equal11~1 .lut_mask = 64'h00F000F000000000;
defparam \CPU|DECODER|Equal11~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y3_N33
cyclonev_lcell_comb \CPU|MUX1|saida_MUX[0]~0 (
// Equation(s):
// \CPU|MUX1|saida_MUX[0]~0_combout  = ( \data_in[0]~1_combout  & ( \RAM|ram~531_combout  & ( (!\CPU|DECODER|Equal11~1_combout ) # (\ROM|memROM~4_combout ) ) ) ) # ( !\data_in[0]~1_combout  & ( \RAM|ram~531_combout  & ( (!\CPU|DECODER|Equal11~1_combout  & 
// (((\data_in[0]~3_combout  & \data_in[0]~0_combout )))) # (\CPU|DECODER|Equal11~1_combout  & (\ROM|memROM~4_combout )) ) ) ) # ( \data_in[0]~1_combout  & ( !\RAM|ram~531_combout  & ( (!\CPU|DECODER|Equal11~1_combout  & (((\data_in[0]~3_combout  & 
// \data_in[0]~0_combout )))) # (\CPU|DECODER|Equal11~1_combout  & (\ROM|memROM~4_combout )) ) ) ) # ( !\data_in[0]~1_combout  & ( !\RAM|ram~531_combout  & ( (!\CPU|DECODER|Equal11~1_combout  & (((\data_in[0]~3_combout  & \data_in[0]~0_combout )))) # 
// (\CPU|DECODER|Equal11~1_combout  & (\ROM|memROM~4_combout )) ) ) )

	.dataa(!\CPU|DECODER|Equal11~1_combout ),
	.datab(!\ROM|memROM~4_combout ),
	.datac(!\data_in[0]~3_combout ),
	.datad(!\data_in[0]~0_combout ),
	.datae(!\data_in[0]~1_combout ),
	.dataf(!\RAM|ram~531_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|MUX1|saida_MUX[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|MUX1|saida_MUX[0]~0 .extended_lut = "off";
defparam \CPU|MUX1|saida_MUX[0]~0 .lut_mask = 64'h111B111B111BBBBB;
defparam \CPU|MUX1|saida_MUX[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y3_N51
cyclonev_lcell_comb \CPU|ULA|saida[0]~0 (
// Equation(s):
// \CPU|ULA|saida[0]~0_combout  = ( \CPU|REGA|DOUT [0] & ( \CPU|ULA|Add0~1_sumout  & ( (!\CPU|REGA|DOUT[0]~0_combout  & (((\CPU|ULA|Add1~1_sumout ) # (\CPU|REGA|DOUT[0]~1_combout )))) # (\CPU|REGA|DOUT[0]~0_combout  & (\CPU|MUX1|saida_MUX[0]~0_combout )) ) ) 
// ) # ( !\CPU|REGA|DOUT [0] & ( \CPU|ULA|Add0~1_sumout  & ( (!\CPU|REGA|DOUT[0]~1_combout  & ((!\CPU|REGA|DOUT[0]~0_combout  & ((\CPU|ULA|Add1~1_sumout ))) # (\CPU|REGA|DOUT[0]~0_combout  & (\CPU|MUX1|saida_MUX[0]~0_combout )))) # 
// (\CPU|REGA|DOUT[0]~1_combout  & (((!\CPU|REGA|DOUT[0]~0_combout )))) ) ) ) # ( \CPU|REGA|DOUT [0] & ( !\CPU|ULA|Add0~1_sumout  & ( (!\CPU|REGA|DOUT[0]~0_combout  & (((!\CPU|REGA|DOUT[0]~1_combout  & \CPU|ULA|Add1~1_sumout )))) # 
// (\CPU|REGA|DOUT[0]~0_combout  & (\CPU|MUX1|saida_MUX[0]~0_combout )) ) ) ) # ( !\CPU|REGA|DOUT [0] & ( !\CPU|ULA|Add0~1_sumout  & ( (!\CPU|REGA|DOUT[0]~1_combout  & ((!\CPU|REGA|DOUT[0]~0_combout  & ((\CPU|ULA|Add1~1_sumout ))) # 
// (\CPU|REGA|DOUT[0]~0_combout  & (\CPU|MUX1|saida_MUX[0]~0_combout )))) ) ) )

	.dataa(!\CPU|MUX1|saida_MUX[0]~0_combout ),
	.datab(!\CPU|REGA|DOUT[0]~1_combout ),
	.datac(!\CPU|REGA|DOUT[0]~0_combout ),
	.datad(!\CPU|ULA|Add1~1_sumout ),
	.datae(!\CPU|REGA|DOUT [0]),
	.dataf(!\CPU|ULA|Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|ULA|saida[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|ULA|saida[0]~0 .extended_lut = "off";
defparam \CPU|ULA|saida[0]~0 .lut_mask = 64'h04C405C534F435F5;
defparam \CPU|ULA|saida[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y3_N53
dffeas \CPU|REGA|DOUT[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|ULA|saida[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|DECODER|saida[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|REGA|DOUT [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|REGA|DOUT[0] .is_wysiwyg = "true";
defparam \CPU|REGA|DOUT[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y4_N0
cyclonev_lcell_comb \hab_reg_HEX0~0 (
// Equation(s):
// \hab_reg_HEX0~0_combout  = ( \ROM|memROM~9_combout  & ( \ROM|memROM~1_combout  & ( (!\CPU|PC|DOUT[8]~DUPLICATE_q  & (\CPU|PC|DOUT[1]~DUPLICATE_q  & \ROM|memROM~12_combout )) ) ) ) # ( !\ROM|memROM~9_combout  & ( \ROM|memROM~1_combout  & ( 
// (!\CPU|PC|DOUT[8]~DUPLICATE_q  & \ROM|memROM~12_combout ) ) ) )

	.dataa(!\CPU|PC|DOUT[8]~DUPLICATE_q ),
	.datab(!\CPU|PC|DOUT[1]~DUPLICATE_q ),
	.datac(!\ROM|memROM~12_combout ),
	.datad(gnd),
	.datae(!\ROM|memROM~9_combout ),
	.dataf(!\ROM|memROM~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hab_reg_HEX0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hab_reg_HEX0~0 .extended_lut = "off";
defparam \hab_reg_HEX0~0 .lut_mask = 64'h000000000A0A0202;
defparam \hab_reg_HEX0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y3_N12
cyclonev_lcell_comb \hab_reg_HEX0~1 (
// Equation(s):
// \hab_reg_HEX0~1_combout  = ( !\ROM|memROM~4_combout  & ( !\ROM|memROM~2_combout  & ( (\ROM|memROM~7_combout  & (!\CPU|DECODER|Equal11~0_combout  & (\hab_reg_HEX0~0_combout  & \ROM|memROM~11_combout ))) ) ) )

	.dataa(!\ROM|memROM~7_combout ),
	.datab(!\CPU|DECODER|Equal11~0_combout ),
	.datac(!\hab_reg_HEX0~0_combout ),
	.datad(!\ROM|memROM~11_combout ),
	.datae(!\ROM|memROM~4_combout ),
	.dataf(!\ROM|memROM~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hab_reg_HEX0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hab_reg_HEX0~1 .extended_lut = "off";
defparam \hab_reg_HEX0~1 .lut_mask = 64'h0004000000000000;
defparam \hab_reg_HEX0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y3_N2
dffeas \REG_HEX_0|DOUT[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\hab_reg_HEX0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_HEX_0|DOUT [0]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_HEX_0|DOUT[0] .is_wysiwyg = "true";
defparam \REG_HEX_0|DOUT[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y3_N26
dffeas \REG_HEX_0|DOUT[2]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\hab_reg_HEX0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_HEX_0|DOUT[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_HEX_0|DOUT[2]~DUPLICATE .is_wysiwyg = "true";
defparam \REG_HEX_0|DOUT[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y3_N23
dffeas \REG_HEX_0|DOUT[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\hab_reg_HEX0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_HEX_0|DOUT [1]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_HEX_0|DOUT[1] .is_wysiwyg = "true";
defparam \REG_HEX_0|DOUT[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y3_N18
cyclonev_lcell_comb \REG_HEX_0|DOUT[3]~feeder (
// Equation(s):
// \REG_HEX_0|DOUT[3]~feeder_combout  = ( \CPU|REGA|DOUT [3] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGA|DOUT [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG_HEX_0|DOUT[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG_HEX_0|DOUT[3]~feeder .extended_lut = "off";
defparam \REG_HEX_0|DOUT[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REG_HEX_0|DOUT[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y3_N20
dffeas \REG_HEX_0|DOUT[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\REG_HEX_0|DOUT[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hab_reg_HEX0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_HEX_0|DOUT [3]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_HEX_0|DOUT[3] .is_wysiwyg = "true";
defparam \REG_HEX_0|DOUT[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y3_N42
cyclonev_lcell_comb \HEX_0|rascSaida7seg[0]~0 (
// Equation(s):
// \HEX_0|rascSaida7seg[0]~0_combout  = ( \REG_HEX_0|DOUT [1] & ( \REG_HEX_0|DOUT [3] & ( (\REG_HEX_0|DOUT [0] & !\REG_HEX_0|DOUT[2]~DUPLICATE_q ) ) ) ) # ( !\REG_HEX_0|DOUT [1] & ( \REG_HEX_0|DOUT [3] & ( (\REG_HEX_0|DOUT [0] & 
// \REG_HEX_0|DOUT[2]~DUPLICATE_q ) ) ) ) # ( !\REG_HEX_0|DOUT [1] & ( !\REG_HEX_0|DOUT [3] & ( !\REG_HEX_0|DOUT [0] $ (!\REG_HEX_0|DOUT[2]~DUPLICATE_q ) ) ) )

	.dataa(!\REG_HEX_0|DOUT [0]),
	.datab(gnd),
	.datac(!\REG_HEX_0|DOUT[2]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\REG_HEX_0|DOUT [1]),
	.dataf(!\REG_HEX_0|DOUT [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX_0|rascSaida7seg[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX_0|rascSaida7seg[0]~0 .extended_lut = "off";
defparam \HEX_0|rascSaida7seg[0]~0 .lut_mask = 64'h5A5A000005055050;
defparam \HEX_0|rascSaida7seg[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y3_N25
dffeas \REG_HEX_0|DOUT[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\hab_reg_HEX0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_HEX_0|DOUT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_HEX_0|DOUT[2] .is_wysiwyg = "true";
defparam \REG_HEX_0|DOUT[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y3_N36
cyclonev_lcell_comb \HEX_0|rascSaida7seg[1]~1 (
// Equation(s):
// \HEX_0|rascSaida7seg[1]~1_combout  = ( \REG_HEX_0|DOUT [3] & ( (!\REG_HEX_0|DOUT [0] & (\REG_HEX_0|DOUT [2])) # (\REG_HEX_0|DOUT [0] & ((\REG_HEX_0|DOUT [1]))) ) ) # ( !\REG_HEX_0|DOUT [3] & ( (\REG_HEX_0|DOUT [2] & (!\REG_HEX_0|DOUT [0] $ 
// (!\REG_HEX_0|DOUT [1]))) ) )

	.dataa(gnd),
	.datab(!\REG_HEX_0|DOUT [2]),
	.datac(!\REG_HEX_0|DOUT [0]),
	.datad(!\REG_HEX_0|DOUT [1]),
	.datae(gnd),
	.dataf(!\REG_HEX_0|DOUT [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX_0|rascSaida7seg[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX_0|rascSaida7seg[1]~1 .extended_lut = "off";
defparam \HEX_0|rascSaida7seg[1]~1 .lut_mask = 64'h03300330303F303F;
defparam \HEX_0|rascSaida7seg[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y3_N39
cyclonev_lcell_comb \HEX_0|rascSaida7seg[2]~2 (
// Equation(s):
// \HEX_0|rascSaida7seg[2]~2_combout  = ( \REG_HEX_0|DOUT [3] & ( (\REG_HEX_0|DOUT [2] & ((!\REG_HEX_0|DOUT [0]) # (\REG_HEX_0|DOUT [1]))) ) ) # ( !\REG_HEX_0|DOUT [3] & ( (!\REG_HEX_0|DOUT [0] & (!\REG_HEX_0|DOUT [2] & \REG_HEX_0|DOUT [1])) ) )

	.dataa(!\REG_HEX_0|DOUT [0]),
	.datab(!\REG_HEX_0|DOUT [2]),
	.datac(gnd),
	.datad(!\REG_HEX_0|DOUT [1]),
	.datae(gnd),
	.dataf(!\REG_HEX_0|DOUT [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX_0|rascSaida7seg[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX_0|rascSaida7seg[2]~2 .extended_lut = "off";
defparam \HEX_0|rascSaida7seg[2]~2 .lut_mask = 64'h0088008822332233;
defparam \HEX_0|rascSaida7seg[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y3_N54
cyclonev_lcell_comb \HEX_0|rascSaida7seg[3]~3 (
// Equation(s):
// \HEX_0|rascSaida7seg[3]~3_combout  = ( \REG_HEX_0|DOUT [3] & ( (\REG_HEX_0|DOUT [1] & (!\REG_HEX_0|DOUT [2] $ (\REG_HEX_0|DOUT [0]))) ) ) # ( !\REG_HEX_0|DOUT [3] & ( (!\REG_HEX_0|DOUT [2] & (\REG_HEX_0|DOUT [0] & !\REG_HEX_0|DOUT [1])) # (\REG_HEX_0|DOUT 
// [2] & (!\REG_HEX_0|DOUT [0] $ (\REG_HEX_0|DOUT [1]))) ) )

	.dataa(gnd),
	.datab(!\REG_HEX_0|DOUT [2]),
	.datac(!\REG_HEX_0|DOUT [0]),
	.datad(!\REG_HEX_0|DOUT [1]),
	.datae(gnd),
	.dataf(!\REG_HEX_0|DOUT [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX_0|rascSaida7seg[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX_0|rascSaida7seg[3]~3 .extended_lut = "off";
defparam \HEX_0|rascSaida7seg[3]~3 .lut_mask = 64'h3C033C0300C300C3;
defparam \HEX_0|rascSaida7seg[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y3_N57
cyclonev_lcell_comb \HEX_0|rascSaida7seg[4]~4 (
// Equation(s):
// \HEX_0|rascSaida7seg[4]~4_combout  = ( \REG_HEX_0|DOUT [3] & ( (\REG_HEX_0|DOUT [0] & (!\REG_HEX_0|DOUT [2] & !\REG_HEX_0|DOUT [1])) ) ) # ( !\REG_HEX_0|DOUT [3] & ( ((\REG_HEX_0|DOUT [2] & !\REG_HEX_0|DOUT [1])) # (\REG_HEX_0|DOUT [0]) ) )

	.dataa(!\REG_HEX_0|DOUT [0]),
	.datab(!\REG_HEX_0|DOUT [2]),
	.datac(gnd),
	.datad(!\REG_HEX_0|DOUT [1]),
	.datae(gnd),
	.dataf(!\REG_HEX_0|DOUT [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX_0|rascSaida7seg[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX_0|rascSaida7seg[4]~4 .extended_lut = "off";
defparam \HEX_0|rascSaida7seg[4]~4 .lut_mask = 64'h7755775544004400;
defparam \HEX_0|rascSaida7seg[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y3_N12
cyclonev_lcell_comb \HEX_0|rascSaida7seg[5]~5 (
// Equation(s):
// \HEX_0|rascSaida7seg[5]~5_combout  = ( !\REG_HEX_0|DOUT [1] & ( \REG_HEX_0|DOUT [3] & ( (\REG_HEX_0|DOUT [0] & \REG_HEX_0|DOUT[2]~DUPLICATE_q ) ) ) ) # ( \REG_HEX_0|DOUT [1] & ( !\REG_HEX_0|DOUT [3] & ( (!\REG_HEX_0|DOUT[2]~DUPLICATE_q ) # 
// (\REG_HEX_0|DOUT [0]) ) ) ) # ( !\REG_HEX_0|DOUT [1] & ( !\REG_HEX_0|DOUT [3] & ( (\REG_HEX_0|DOUT [0] & !\REG_HEX_0|DOUT[2]~DUPLICATE_q ) ) ) )

	.dataa(!\REG_HEX_0|DOUT [0]),
	.datab(gnd),
	.datac(!\REG_HEX_0|DOUT[2]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\REG_HEX_0|DOUT [1]),
	.dataf(!\REG_HEX_0|DOUT [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX_0|rascSaida7seg[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX_0|rascSaida7seg[5]~5 .extended_lut = "off";
defparam \HEX_0|rascSaida7seg[5]~5 .lut_mask = 64'h5050F5F505050000;
defparam \HEX_0|rascSaida7seg[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y3_N27
cyclonev_lcell_comb \HEX_0|rascSaida7seg[6]~6 (
// Equation(s):
// \HEX_0|rascSaida7seg[6]~6_combout  = ( !\REG_HEX_0|DOUT [1] & ( \REG_HEX_0|DOUT [3] & ( (!\REG_HEX_0|DOUT [0] & \REG_HEX_0|DOUT[2]~DUPLICATE_q ) ) ) ) # ( \REG_HEX_0|DOUT [1] & ( !\REG_HEX_0|DOUT [3] & ( (\REG_HEX_0|DOUT [0] & 
// \REG_HEX_0|DOUT[2]~DUPLICATE_q ) ) ) ) # ( !\REG_HEX_0|DOUT [1] & ( !\REG_HEX_0|DOUT [3] & ( !\REG_HEX_0|DOUT[2]~DUPLICATE_q  ) ) )

	.dataa(!\REG_HEX_0|DOUT [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\REG_HEX_0|DOUT[2]~DUPLICATE_q ),
	.datae(!\REG_HEX_0|DOUT [1]),
	.dataf(!\REG_HEX_0|DOUT [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX_0|rascSaida7seg[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX_0|rascSaida7seg[6]~6 .extended_lut = "off";
defparam \HEX_0|rascSaida7seg[6]~6 .lut_mask = 64'hFF00005500AA0000;
defparam \HEX_0|rascSaida7seg[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y3_N30
cyclonev_lcell_comb \hab_reg_HEX1~0 (
// Equation(s):
// \hab_reg_HEX1~0_combout  = ( !\ROM|memROM~2_combout  & ( \ROM|memROM~4_combout  & ( (!\CPU|DECODER|Equal11~0_combout  & (\ROM|memROM~7_combout  & (\hab_reg_HEX0~0_combout  & \ROM|memROM~11_combout ))) ) ) )

	.dataa(!\CPU|DECODER|Equal11~0_combout ),
	.datab(!\ROM|memROM~7_combout ),
	.datac(!\hab_reg_HEX0~0_combout ),
	.datad(!\ROM|memROM~11_combout ),
	.datae(!\ROM|memROM~2_combout ),
	.dataf(!\ROM|memROM~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hab_reg_HEX1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hab_reg_HEX1~0 .extended_lut = "off";
defparam \hab_reg_HEX1~0 .lut_mask = 64'h0000000000020000;
defparam \hab_reg_HEX1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y3_N7
dffeas \REG_HEX_1|DOUT[0]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\hab_reg_HEX1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_HEX_1|DOUT[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_HEX_1|DOUT[0]~DUPLICATE .is_wysiwyg = "true";
defparam \REG_HEX_1|DOUT[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y3_N10
dffeas \REG_HEX_1|DOUT[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\hab_reg_HEX1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_HEX_1|DOUT [1]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_HEX_1|DOUT[1] .is_wysiwyg = "true";
defparam \REG_HEX_1|DOUT[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y3_N49
dffeas \REG_HEX_1|DOUT[2]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\hab_reg_HEX1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_HEX_1|DOUT[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_HEX_1|DOUT[2]~DUPLICATE .is_wysiwyg = "true";
defparam \REG_HEX_1|DOUT[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y3_N51
cyclonev_lcell_comb \REG_HEX_1|DOUT[3]~feeder (
// Equation(s):
// \REG_HEX_1|DOUT[3]~feeder_combout  = ( \CPU|REGA|DOUT [3] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|REGA|DOUT [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG_HEX_1|DOUT[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG_HEX_1|DOUT[3]~feeder .extended_lut = "off";
defparam \REG_HEX_1|DOUT[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \REG_HEX_1|DOUT[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y3_N52
dffeas \REG_HEX_1|DOUT[3]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\REG_HEX_1|DOUT[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hab_reg_HEX1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_HEX_1|DOUT[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_HEX_1|DOUT[3]~DUPLICATE .is_wysiwyg = "true";
defparam \REG_HEX_1|DOUT[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y1_N3
cyclonev_lcell_comb \HEX_1|rascSaida7seg[0]~0 (
// Equation(s):
// \HEX_1|rascSaida7seg[0]~0_combout  = ( \REG_HEX_1|DOUT[2]~DUPLICATE_q  & ( \REG_HEX_1|DOUT[3]~DUPLICATE_q  & ( (\REG_HEX_1|DOUT[0]~DUPLICATE_q  & !\REG_HEX_1|DOUT [1]) ) ) ) # ( !\REG_HEX_1|DOUT[2]~DUPLICATE_q  & ( \REG_HEX_1|DOUT[3]~DUPLICATE_q  & ( 
// (\REG_HEX_1|DOUT[0]~DUPLICATE_q  & \REG_HEX_1|DOUT [1]) ) ) ) # ( \REG_HEX_1|DOUT[2]~DUPLICATE_q  & ( !\REG_HEX_1|DOUT[3]~DUPLICATE_q  & ( (!\REG_HEX_1|DOUT[0]~DUPLICATE_q  & !\REG_HEX_1|DOUT [1]) ) ) ) # ( !\REG_HEX_1|DOUT[2]~DUPLICATE_q  & ( 
// !\REG_HEX_1|DOUT[3]~DUPLICATE_q  & ( (\REG_HEX_1|DOUT[0]~DUPLICATE_q  & !\REG_HEX_1|DOUT [1]) ) ) )

	.dataa(gnd),
	.datab(!\REG_HEX_1|DOUT[0]~DUPLICATE_q ),
	.datac(!\REG_HEX_1|DOUT [1]),
	.datad(gnd),
	.datae(!\REG_HEX_1|DOUT[2]~DUPLICATE_q ),
	.dataf(!\REG_HEX_1|DOUT[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX_1|rascSaida7seg[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX_1|rascSaida7seg[0]~0 .extended_lut = "off";
defparam \HEX_1|rascSaida7seg[0]~0 .lut_mask = 64'h3030C0C003033030;
defparam \HEX_1|rascSaida7seg[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y1_N9
cyclonev_lcell_comb \HEX_1|rascSaida7seg[1]~1 (
// Equation(s):
// \HEX_1|rascSaida7seg[1]~1_combout  = ( \REG_HEX_1|DOUT[2]~DUPLICATE_q  & ( \REG_HEX_1|DOUT[3]~DUPLICATE_q  & ( (!\REG_HEX_1|DOUT[0]~DUPLICATE_q ) # (\REG_HEX_1|DOUT [1]) ) ) ) # ( !\REG_HEX_1|DOUT[2]~DUPLICATE_q  & ( \REG_HEX_1|DOUT[3]~DUPLICATE_q  & ( 
// (\REG_HEX_1|DOUT[0]~DUPLICATE_q  & \REG_HEX_1|DOUT [1]) ) ) ) # ( \REG_HEX_1|DOUT[2]~DUPLICATE_q  & ( !\REG_HEX_1|DOUT[3]~DUPLICATE_q  & ( !\REG_HEX_1|DOUT[0]~DUPLICATE_q  $ (!\REG_HEX_1|DOUT [1]) ) ) )

	.dataa(gnd),
	.datab(!\REG_HEX_1|DOUT[0]~DUPLICATE_q ),
	.datac(!\REG_HEX_1|DOUT [1]),
	.datad(gnd),
	.datae(!\REG_HEX_1|DOUT[2]~DUPLICATE_q ),
	.dataf(!\REG_HEX_1|DOUT[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX_1|rascSaida7seg[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX_1|rascSaida7seg[1]~1 .extended_lut = "off";
defparam \HEX_1|rascSaida7seg[1]~1 .lut_mask = 64'h00003C3C0303CFCF;
defparam \HEX_1|rascSaida7seg[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y1_N36
cyclonev_lcell_comb \HEX_1|rascSaida7seg[2]~2 (
// Equation(s):
// \HEX_1|rascSaida7seg[2]~2_combout  = ( \REG_HEX_1|DOUT[2]~DUPLICATE_q  & ( \REG_HEX_1|DOUT[0]~DUPLICATE_q  & ( (\REG_HEX_1|DOUT [1] & \REG_HEX_1|DOUT[3]~DUPLICATE_q ) ) ) ) # ( \REG_HEX_1|DOUT[2]~DUPLICATE_q  & ( !\REG_HEX_1|DOUT[0]~DUPLICATE_q  & ( 
// \REG_HEX_1|DOUT[3]~DUPLICATE_q  ) ) ) # ( !\REG_HEX_1|DOUT[2]~DUPLICATE_q  & ( !\REG_HEX_1|DOUT[0]~DUPLICATE_q  & ( (\REG_HEX_1|DOUT [1] & !\REG_HEX_1|DOUT[3]~DUPLICATE_q ) ) ) )

	.dataa(gnd),
	.datab(!\REG_HEX_1|DOUT [1]),
	.datac(!\REG_HEX_1|DOUT[3]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\REG_HEX_1|DOUT[2]~DUPLICATE_q ),
	.dataf(!\REG_HEX_1|DOUT[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX_1|rascSaida7seg[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX_1|rascSaida7seg[2]~2 .extended_lut = "off";
defparam \HEX_1|rascSaida7seg[2]~2 .lut_mask = 64'h30300F0F00000303;
defparam \HEX_1|rascSaida7seg[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y1_N33
cyclonev_lcell_comb \HEX_1|rascSaida7seg[3]~3 (
// Equation(s):
// \HEX_1|rascSaida7seg[3]~3_combout  = ( \REG_HEX_1|DOUT[2]~DUPLICATE_q  & ( \REG_HEX_1|DOUT[3]~DUPLICATE_q  & ( (\REG_HEX_1|DOUT[0]~DUPLICATE_q  & \REG_HEX_1|DOUT [1]) ) ) ) # ( !\REG_HEX_1|DOUT[2]~DUPLICATE_q  & ( \REG_HEX_1|DOUT[3]~DUPLICATE_q  & ( 
// (!\REG_HEX_1|DOUT[0]~DUPLICATE_q  & \REG_HEX_1|DOUT [1]) ) ) ) # ( \REG_HEX_1|DOUT[2]~DUPLICATE_q  & ( !\REG_HEX_1|DOUT[3]~DUPLICATE_q  & ( !\REG_HEX_1|DOUT[0]~DUPLICATE_q  $ (\REG_HEX_1|DOUT [1]) ) ) ) # ( !\REG_HEX_1|DOUT[2]~DUPLICATE_q  & ( 
// !\REG_HEX_1|DOUT[3]~DUPLICATE_q  & ( (\REG_HEX_1|DOUT[0]~DUPLICATE_q  & !\REG_HEX_1|DOUT [1]) ) ) )

	.dataa(gnd),
	.datab(!\REG_HEX_1|DOUT[0]~DUPLICATE_q ),
	.datac(!\REG_HEX_1|DOUT [1]),
	.datad(gnd),
	.datae(!\REG_HEX_1|DOUT[2]~DUPLICATE_q ),
	.dataf(!\REG_HEX_1|DOUT[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX_1|rascSaida7seg[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX_1|rascSaida7seg[3]~3 .extended_lut = "off";
defparam \HEX_1|rascSaida7seg[3]~3 .lut_mask = 64'h3030C3C30C0C0303;
defparam \HEX_1|rascSaida7seg[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y3_N53
dffeas \REG_HEX_1|DOUT[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\REG_HEX_1|DOUT[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hab_reg_HEX1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_HEX_1|DOUT [3]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_HEX_1|DOUT[3] .is_wysiwyg = "true";
defparam \REG_HEX_1|DOUT[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y3_N50
dffeas \REG_HEX_1|DOUT[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\hab_reg_HEX1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_HEX_1|DOUT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_HEX_1|DOUT[2] .is_wysiwyg = "true";
defparam \REG_HEX_1|DOUT[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y3_N8
dffeas \REG_HEX_1|DOUT[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\hab_reg_HEX1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_HEX_1|DOUT [0]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_HEX_1|DOUT[0] .is_wysiwyg = "true";
defparam \REG_HEX_1|DOUT[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y3_N30
cyclonev_lcell_comb \HEX_1|rascSaida7seg[4]~4 (
// Equation(s):
// \HEX_1|rascSaida7seg[4]~4_combout  = ( \REG_HEX_1|DOUT [1] & ( \REG_HEX_1|DOUT [0] & ( !\REG_HEX_1|DOUT [3] ) ) ) # ( !\REG_HEX_1|DOUT [1] & ( \REG_HEX_1|DOUT [0] & ( (!\REG_HEX_1|DOUT [3]) # (!\REG_HEX_1|DOUT [2]) ) ) ) # ( !\REG_HEX_1|DOUT [1] & ( 
// !\REG_HEX_1|DOUT [0] & ( (!\REG_HEX_1|DOUT [3] & \REG_HEX_1|DOUT [2]) ) ) )

	.dataa(!\REG_HEX_1|DOUT [3]),
	.datab(gnd),
	.datac(!\REG_HEX_1|DOUT [2]),
	.datad(gnd),
	.datae(!\REG_HEX_1|DOUT [1]),
	.dataf(!\REG_HEX_1|DOUT [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX_1|rascSaida7seg[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX_1|rascSaida7seg[4]~4 .extended_lut = "off";
defparam \HEX_1|rascSaida7seg[4]~4 .lut_mask = 64'h0A0A0000FAFAAAAA;
defparam \HEX_1|rascSaida7seg[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y1_N27
cyclonev_lcell_comb \HEX_1|rascSaida7seg[5]~5 (
// Equation(s):
// \HEX_1|rascSaida7seg[5]~5_combout  = ( \REG_HEX_1|DOUT[2]~DUPLICATE_q  & ( \REG_HEX_1|DOUT[3]~DUPLICATE_q  & ( (\REG_HEX_1|DOUT[0]~DUPLICATE_q  & !\REG_HEX_1|DOUT [1]) ) ) ) # ( \REG_HEX_1|DOUT[2]~DUPLICATE_q  & ( !\REG_HEX_1|DOUT[3]~DUPLICATE_q  & ( 
// (\REG_HEX_1|DOUT[0]~DUPLICATE_q  & \REG_HEX_1|DOUT [1]) ) ) ) # ( !\REG_HEX_1|DOUT[2]~DUPLICATE_q  & ( !\REG_HEX_1|DOUT[3]~DUPLICATE_q  & ( (\REG_HEX_1|DOUT [1]) # (\REG_HEX_1|DOUT[0]~DUPLICATE_q ) ) ) )

	.dataa(gnd),
	.datab(!\REG_HEX_1|DOUT[0]~DUPLICATE_q ),
	.datac(!\REG_HEX_1|DOUT [1]),
	.datad(gnd),
	.datae(!\REG_HEX_1|DOUT[2]~DUPLICATE_q ),
	.dataf(!\REG_HEX_1|DOUT[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX_1|rascSaida7seg[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX_1|rascSaida7seg[5]~5 .extended_lut = "off";
defparam \HEX_1|rascSaida7seg[5]~5 .lut_mask = 64'h3F3F030300003030;
defparam \HEX_1|rascSaida7seg[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y1_N54
cyclonev_lcell_comb \HEX_1|rascSaida7seg[6]~6 (
// Equation(s):
// \HEX_1|rascSaida7seg[6]~6_combout  = ( \REG_HEX_1|DOUT[2]~DUPLICATE_q  & ( \REG_HEX_1|DOUT[0]~DUPLICATE_q  & ( (\REG_HEX_1|DOUT [1] & !\REG_HEX_1|DOUT[3]~DUPLICATE_q ) ) ) ) # ( !\REG_HEX_1|DOUT[2]~DUPLICATE_q  & ( \REG_HEX_1|DOUT[0]~DUPLICATE_q  & ( 
// (!\REG_HEX_1|DOUT [1] & !\REG_HEX_1|DOUT[3]~DUPLICATE_q ) ) ) ) # ( \REG_HEX_1|DOUT[2]~DUPLICATE_q  & ( !\REG_HEX_1|DOUT[0]~DUPLICATE_q  & ( (!\REG_HEX_1|DOUT [1] & \REG_HEX_1|DOUT[3]~DUPLICATE_q ) ) ) ) # ( !\REG_HEX_1|DOUT[2]~DUPLICATE_q  & ( 
// !\REG_HEX_1|DOUT[0]~DUPLICATE_q  & ( (!\REG_HEX_1|DOUT [1] & !\REG_HEX_1|DOUT[3]~DUPLICATE_q ) ) ) )

	.dataa(gnd),
	.datab(!\REG_HEX_1|DOUT [1]),
	.datac(!\REG_HEX_1|DOUT[3]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\REG_HEX_1|DOUT[2]~DUPLICATE_q ),
	.dataf(!\REG_HEX_1|DOUT[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX_1|rascSaida7seg[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX_1|rascSaida7seg[6]~6 .extended_lut = "off";
defparam \HEX_1|rascSaida7seg[6]~6 .lut_mask = 64'hC0C00C0CC0C03030;
defparam \HEX_1|rascSaida7seg[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y3_N33
cyclonev_lcell_comb \hab_reg_HEX2~0 (
// Equation(s):
// \hab_reg_HEX2~0_combout  = ( !\ROM|memROM~4_combout  & ( \ROM|memROM~2_combout  & ( (!\CPU|DECODER|Equal11~0_combout  & (\ROM|memROM~7_combout  & (\ROM|memROM~11_combout  & \hab_reg_HEX0~0_combout ))) ) ) )

	.dataa(!\CPU|DECODER|Equal11~0_combout ),
	.datab(!\ROM|memROM~7_combout ),
	.datac(!\ROM|memROM~11_combout ),
	.datad(!\hab_reg_HEX0~0_combout ),
	.datae(!\ROM|memROM~4_combout ),
	.dataf(!\ROM|memROM~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hab_reg_HEX2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hab_reg_HEX2~0 .extended_lut = "off";
defparam \hab_reg_HEX2~0 .lut_mask = 64'h0000000000020000;
defparam \hab_reg_HEX2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y2_N38
dffeas \REG_HEX_2|DOUT[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\hab_reg_HEX2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_HEX_2|DOUT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_HEX_2|DOUT[2] .is_wysiwyg = "true";
defparam \REG_HEX_2|DOUT[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y2_N55
dffeas \REG_HEX_2|DOUT[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\hab_reg_HEX2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_HEX_2|DOUT [3]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_HEX_2|DOUT[3] .is_wysiwyg = "true";
defparam \REG_HEX_2|DOUT[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y2_N29
dffeas \REG_HEX_2|DOUT[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\hab_reg_HEX2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_HEX_2|DOUT [0]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_HEX_2|DOUT[0] .is_wysiwyg = "true";
defparam \REG_HEX_2|DOUT[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y2_N41
dffeas \REG_HEX_2|DOUT[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\hab_reg_HEX2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_HEX_2|DOUT [1]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_HEX_2|DOUT[1] .is_wysiwyg = "true";
defparam \REG_HEX_2|DOUT[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y2_N33
cyclonev_lcell_comb \HEX_2|rascSaida7seg[0]~0 (
// Equation(s):
// \HEX_2|rascSaida7seg[0]~0_combout  = ( \REG_HEX_2|DOUT [1] & ( (!\REG_HEX_2|DOUT [2] & (\REG_HEX_2|DOUT [3] & \REG_HEX_2|DOUT [0])) ) ) # ( !\REG_HEX_2|DOUT [1] & ( (!\REG_HEX_2|DOUT [2] & (!\REG_HEX_2|DOUT [3] & \REG_HEX_2|DOUT [0])) # (\REG_HEX_2|DOUT 
// [2] & (!\REG_HEX_2|DOUT [3] $ (\REG_HEX_2|DOUT [0]))) ) )

	.dataa(!\REG_HEX_2|DOUT [2]),
	.datab(gnd),
	.datac(!\REG_HEX_2|DOUT [3]),
	.datad(!\REG_HEX_2|DOUT [0]),
	.datae(gnd),
	.dataf(!\REG_HEX_2|DOUT [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX_2|rascSaida7seg[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX_2|rascSaida7seg[0]~0 .extended_lut = "off";
defparam \HEX_2|rascSaida7seg[0]~0 .lut_mask = 64'h50A550A5000A000A;
defparam \HEX_2|rascSaida7seg[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y2_N48
cyclonev_lcell_comb \HEX_2|rascSaida7seg[1]~1 (
// Equation(s):
// \HEX_2|rascSaida7seg[1]~1_combout  = ( \REG_HEX_2|DOUT [1] & ( (!\REG_HEX_2|DOUT [0] & ((\REG_HEX_2|DOUT [2]))) # (\REG_HEX_2|DOUT [0] & (\REG_HEX_2|DOUT [3])) ) ) # ( !\REG_HEX_2|DOUT [1] & ( (\REG_HEX_2|DOUT [2] & (!\REG_HEX_2|DOUT [3] $ 
// (!\REG_HEX_2|DOUT [0]))) ) )

	.dataa(gnd),
	.datab(!\REG_HEX_2|DOUT [3]),
	.datac(!\REG_HEX_2|DOUT [2]),
	.datad(!\REG_HEX_2|DOUT [0]),
	.datae(gnd),
	.dataf(!\REG_HEX_2|DOUT [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX_2|rascSaida7seg[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX_2|rascSaida7seg[1]~1 .extended_lut = "off";
defparam \HEX_2|rascSaida7seg[1]~1 .lut_mask = 64'h030C030C0F330F33;
defparam \HEX_2|rascSaida7seg[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y2_N51
cyclonev_lcell_comb \HEX_2|rascSaida7seg[2]~2 (
// Equation(s):
// \HEX_2|rascSaida7seg[2]~2_combout  = ( \REG_HEX_2|DOUT [1] & ( (!\REG_HEX_2|DOUT [2] & (!\REG_HEX_2|DOUT [3] & !\REG_HEX_2|DOUT [0])) # (\REG_HEX_2|DOUT [2] & (\REG_HEX_2|DOUT [3])) ) ) # ( !\REG_HEX_2|DOUT [1] & ( (\REG_HEX_2|DOUT [2] & (\REG_HEX_2|DOUT 
// [3] & !\REG_HEX_2|DOUT [0])) ) )

	.dataa(!\REG_HEX_2|DOUT [2]),
	.datab(gnd),
	.datac(!\REG_HEX_2|DOUT [3]),
	.datad(!\REG_HEX_2|DOUT [0]),
	.datae(gnd),
	.dataf(!\REG_HEX_2|DOUT [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX_2|rascSaida7seg[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX_2|rascSaida7seg[2]~2 .extended_lut = "off";
defparam \HEX_2|rascSaida7seg[2]~2 .lut_mask = 64'h05000500A505A505;
defparam \HEX_2|rascSaida7seg[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y2_N24
cyclonev_lcell_comb \HEX_2|rascSaida7seg[3]~3 (
// Equation(s):
// \HEX_2|rascSaida7seg[3]~3_combout  = ( \REG_HEX_2|DOUT [0] & ( (!\REG_HEX_2|DOUT [1] & (!\REG_HEX_2|DOUT [2] & !\REG_HEX_2|DOUT [3])) # (\REG_HEX_2|DOUT [1] & (\REG_HEX_2|DOUT [2])) ) ) # ( !\REG_HEX_2|DOUT [0] & ( (!\REG_HEX_2|DOUT [1] & (\REG_HEX_2|DOUT 
// [2] & !\REG_HEX_2|DOUT [3])) # (\REG_HEX_2|DOUT [1] & (!\REG_HEX_2|DOUT [2] & \REG_HEX_2|DOUT [3])) ) )

	.dataa(gnd),
	.datab(!\REG_HEX_2|DOUT [1]),
	.datac(!\REG_HEX_2|DOUT [2]),
	.datad(!\REG_HEX_2|DOUT [3]),
	.datae(!\REG_HEX_2|DOUT [0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX_2|rascSaida7seg[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX_2|rascSaida7seg[3]~3 .extended_lut = "off";
defparam \HEX_2|rascSaida7seg[3]~3 .lut_mask = 64'h0C30C3030C30C303;
defparam \HEX_2|rascSaida7seg[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y2_N42
cyclonev_lcell_comb \HEX_2|rascSaida7seg[4]~4 (
// Equation(s):
// \HEX_2|rascSaida7seg[4]~4_combout  = ( \REG_HEX_2|DOUT [1] & ( (!\REG_HEX_2|DOUT [3] & \REG_HEX_2|DOUT [0]) ) ) # ( !\REG_HEX_2|DOUT [1] & ( (!\REG_HEX_2|DOUT [2] & ((\REG_HEX_2|DOUT [0]))) # (\REG_HEX_2|DOUT [2] & (!\REG_HEX_2|DOUT [3])) ) )

	.dataa(!\REG_HEX_2|DOUT [2]),
	.datab(!\REG_HEX_2|DOUT [3]),
	.datac(!\REG_HEX_2|DOUT [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\REG_HEX_2|DOUT [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX_2|rascSaida7seg[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX_2|rascSaida7seg[4]~4 .extended_lut = "off";
defparam \HEX_2|rascSaida7seg[4]~4 .lut_mask = 64'h4E4E4E4E0C0C0C0C;
defparam \HEX_2|rascSaida7seg[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y2_N45
cyclonev_lcell_comb \HEX_2|rascSaida7seg[5]~5 (
// Equation(s):
// \HEX_2|rascSaida7seg[5]~5_combout  = ( \REG_HEX_2|DOUT [1] & ( (!\REG_HEX_2|DOUT [3] & ((!\REG_HEX_2|DOUT [2]) # (\REG_HEX_2|DOUT [0]))) ) ) # ( !\REG_HEX_2|DOUT [1] & ( (\REG_HEX_2|DOUT [0] & (!\REG_HEX_2|DOUT [2] $ (\REG_HEX_2|DOUT [3]))) ) )

	.dataa(!\REG_HEX_2|DOUT [2]),
	.datab(gnd),
	.datac(!\REG_HEX_2|DOUT [3]),
	.datad(!\REG_HEX_2|DOUT [0]),
	.datae(gnd),
	.dataf(!\REG_HEX_2|DOUT [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX_2|rascSaida7seg[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX_2|rascSaida7seg[5]~5 .extended_lut = "off";
defparam \HEX_2|rascSaida7seg[5]~5 .lut_mask = 64'h00A500A5A0F0A0F0;
defparam \HEX_2|rascSaida7seg[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y2_N57
cyclonev_lcell_comb \HEX_2|rascSaida7seg[6]~6 (
// Equation(s):
// \HEX_2|rascSaida7seg[6]~6_combout  = ( \REG_HEX_2|DOUT [0] & ( \REG_HEX_2|DOUT [1] & ( (\REG_HEX_2|DOUT [2] & !\REG_HEX_2|DOUT [3]) ) ) ) # ( \REG_HEX_2|DOUT [0] & ( !\REG_HEX_2|DOUT [1] & ( (!\REG_HEX_2|DOUT [2] & !\REG_HEX_2|DOUT [3]) ) ) ) # ( 
// !\REG_HEX_2|DOUT [0] & ( !\REG_HEX_2|DOUT [1] & ( !\REG_HEX_2|DOUT [2] $ (\REG_HEX_2|DOUT [3]) ) ) )

	.dataa(!\REG_HEX_2|DOUT [2]),
	.datab(gnd),
	.datac(!\REG_HEX_2|DOUT [3]),
	.datad(gnd),
	.datae(!\REG_HEX_2|DOUT [0]),
	.dataf(!\REG_HEX_2|DOUT [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX_2|rascSaida7seg[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX_2|rascSaida7seg[6]~6 .extended_lut = "off";
defparam \HEX_2|rascSaida7seg[6]~6 .lut_mask = 64'hA5A5A0A000005050;
defparam \HEX_2|rascSaida7seg[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y3_N36
cyclonev_lcell_comb \hab_reg_HEX3~0 (
// Equation(s):
// \hab_reg_HEX3~0_combout  = ( \ROM|memROM~4_combout  & ( \ROM|memROM~2_combout  & ( (\hab_reg_HEX0~0_combout  & (\ROM|memROM~11_combout  & (\ROM|memROM~7_combout  & !\CPU|DECODER|Equal11~0_combout ))) ) ) )

	.dataa(!\hab_reg_HEX0~0_combout ),
	.datab(!\ROM|memROM~11_combout ),
	.datac(!\ROM|memROM~7_combout ),
	.datad(!\CPU|DECODER|Equal11~0_combout ),
	.datae(!\ROM|memROM~4_combout ),
	.dataf(!\ROM|memROM~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hab_reg_HEX3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hab_reg_HEX3~0 .extended_lut = "off";
defparam \hab_reg_HEX3~0 .lut_mask = 64'h0000000000000100;
defparam \hab_reg_HEX3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y2_N23
dffeas \REG_HEX_3|DOUT[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\hab_reg_HEX3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_HEX_3|DOUT [1]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_HEX_3|DOUT[1] .is_wysiwyg = "true";
defparam \REG_HEX_3|DOUT[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y2_N5
dffeas \REG_HEX_3|DOUT[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\hab_reg_HEX3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_HEX_3|DOUT [0]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_HEX_3|DOUT[0] .is_wysiwyg = "true";
defparam \REG_HEX_3|DOUT[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y2_N2
dffeas \REG_HEX_3|DOUT[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\hab_reg_HEX3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_HEX_3|DOUT [3]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_HEX_3|DOUT[3] .is_wysiwyg = "true";
defparam \REG_HEX_3|DOUT[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y2_N20
dffeas \REG_HEX_3|DOUT[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|REGA|DOUT [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\hab_reg_HEX3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_HEX_3|DOUT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_HEX_3|DOUT[2] .is_wysiwyg = "true";
defparam \REG_HEX_3|DOUT[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y2_N12
cyclonev_lcell_comb \HEX_3|rascSaida7seg[0]~0 (
// Equation(s):
// \HEX_3|rascSaida7seg[0]~0_combout  = ( \REG_HEX_3|DOUT [2] & ( (!\REG_HEX_3|DOUT [1] & (!\REG_HEX_3|DOUT [0] $ (\REG_HEX_3|DOUT [3]))) ) ) # ( !\REG_HEX_3|DOUT [2] & ( (\REG_HEX_3|DOUT [0] & (!\REG_HEX_3|DOUT [1] $ (\REG_HEX_3|DOUT [3]))) ) )

	.dataa(!\REG_HEX_3|DOUT [1]),
	.datab(!\REG_HEX_3|DOUT [0]),
	.datac(!\REG_HEX_3|DOUT [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\REG_HEX_3|DOUT [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX_3|rascSaida7seg[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX_3|rascSaida7seg[0]~0 .extended_lut = "off";
defparam \HEX_3|rascSaida7seg[0]~0 .lut_mask = 64'h2121212182828282;
defparam \HEX_3|rascSaida7seg[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y2_N30
cyclonev_lcell_comb \HEX_3|rascSaida7seg[1]~1 (
// Equation(s):
// \HEX_3|rascSaida7seg[1]~1_combout  = ( \REG_HEX_3|DOUT [2] & ( (!\REG_HEX_3|DOUT [0] & ((\REG_HEX_3|DOUT [3]) # (\REG_HEX_3|DOUT [1]))) # (\REG_HEX_3|DOUT [0] & (!\REG_HEX_3|DOUT [1] $ (\REG_HEX_3|DOUT [3]))) ) ) # ( !\REG_HEX_3|DOUT [2] & ( 
// (\REG_HEX_3|DOUT [0] & (\REG_HEX_3|DOUT [1] & \REG_HEX_3|DOUT [3])) ) )

	.dataa(gnd),
	.datab(!\REG_HEX_3|DOUT [0]),
	.datac(!\REG_HEX_3|DOUT [1]),
	.datad(!\REG_HEX_3|DOUT [3]),
	.datae(gnd),
	.dataf(!\REG_HEX_3|DOUT [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX_3|rascSaida7seg[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX_3|rascSaida7seg[1]~1 .extended_lut = "off";
defparam \HEX_3|rascSaida7seg[1]~1 .lut_mask = 64'h000300033CCF3CCF;
defparam \HEX_3|rascSaida7seg[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y2_N15
cyclonev_lcell_comb \HEX_3|rascSaida7seg[2]~2 (
// Equation(s):
// \HEX_3|rascSaida7seg[2]~2_combout  = ( \REG_HEX_3|DOUT [2] & ( (\REG_HEX_3|DOUT [3] & ((!\REG_HEX_3|DOUT [0]) # (\REG_HEX_3|DOUT [1]))) ) ) # ( !\REG_HEX_3|DOUT [2] & ( (\REG_HEX_3|DOUT [1] & (!\REG_HEX_3|DOUT [0] & !\REG_HEX_3|DOUT [3])) ) )

	.dataa(!\REG_HEX_3|DOUT [1]),
	.datab(gnd),
	.datac(!\REG_HEX_3|DOUT [0]),
	.datad(!\REG_HEX_3|DOUT [3]),
	.datae(gnd),
	.dataf(!\REG_HEX_3|DOUT [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX_3|rascSaida7seg[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX_3|rascSaida7seg[2]~2 .extended_lut = "off";
defparam \HEX_3|rascSaida7seg[2]~2 .lut_mask = 64'h5000500000F500F5;
defparam \HEX_3|rascSaida7seg[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y2_N3
cyclonev_lcell_comb \HEX_3|rascSaida7seg[3]~3 (
// Equation(s):
// \HEX_3|rascSaida7seg[3]~3_combout  = ( \REG_HEX_3|DOUT [0] & ( \REG_HEX_3|DOUT [2] & ( \REG_HEX_3|DOUT [1] ) ) ) # ( !\REG_HEX_3|DOUT [0] & ( \REG_HEX_3|DOUT [2] & ( (!\REG_HEX_3|DOUT [3] & !\REG_HEX_3|DOUT [1]) ) ) ) # ( \REG_HEX_3|DOUT [0] & ( 
// !\REG_HEX_3|DOUT [2] & ( (!\REG_HEX_3|DOUT [3] & !\REG_HEX_3|DOUT [1]) ) ) ) # ( !\REG_HEX_3|DOUT [0] & ( !\REG_HEX_3|DOUT [2] & ( (\REG_HEX_3|DOUT [3] & \REG_HEX_3|DOUT [1]) ) ) )

	.dataa(!\REG_HEX_3|DOUT [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\REG_HEX_3|DOUT [1]),
	.datae(!\REG_HEX_3|DOUT [0]),
	.dataf(!\REG_HEX_3|DOUT [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX_3|rascSaida7seg[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX_3|rascSaida7seg[3]~3 .extended_lut = "off";
defparam \HEX_3|rascSaida7seg[3]~3 .lut_mask = 64'h0055AA00AA0000FF;
defparam \HEX_3|rascSaida7seg[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y2_N9
cyclonev_lcell_comb \HEX_3|rascSaida7seg[4]~4 (
// Equation(s):
// \HEX_3|rascSaida7seg[4]~4_combout  = ( \REG_HEX_3|DOUT [1] & ( \REG_HEX_3|DOUT [2] & ( (!\REG_HEX_3|DOUT [3] & \REG_HEX_3|DOUT [0]) ) ) ) # ( !\REG_HEX_3|DOUT [1] & ( \REG_HEX_3|DOUT [2] & ( !\REG_HEX_3|DOUT [3] ) ) ) # ( \REG_HEX_3|DOUT [1] & ( 
// !\REG_HEX_3|DOUT [2] & ( (!\REG_HEX_3|DOUT [3] & \REG_HEX_3|DOUT [0]) ) ) ) # ( !\REG_HEX_3|DOUT [1] & ( !\REG_HEX_3|DOUT [2] & ( \REG_HEX_3|DOUT [0] ) ) )

	.dataa(!\REG_HEX_3|DOUT [3]),
	.datab(gnd),
	.datac(!\REG_HEX_3|DOUT [0]),
	.datad(gnd),
	.datae(!\REG_HEX_3|DOUT [1]),
	.dataf(!\REG_HEX_3|DOUT [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX_3|rascSaida7seg[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX_3|rascSaida7seg[4]~4 .extended_lut = "off";
defparam \HEX_3|rascSaida7seg[4]~4 .lut_mask = 64'h0F0F0A0AAAAA0A0A;
defparam \HEX_3|rascSaida7seg[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y2_N18
cyclonev_lcell_comb \HEX_3|rascSaida7seg[5]~5 (
// Equation(s):
// \HEX_3|rascSaida7seg[5]~5_combout  = (!\REG_HEX_3|DOUT [0] & (!\REG_HEX_3|DOUT [3] & (\REG_HEX_3|DOUT [1] & !\REG_HEX_3|DOUT [2]))) # (\REG_HEX_3|DOUT [0] & (!\REG_HEX_3|DOUT [3] $ (((!\REG_HEX_3|DOUT [1] & \REG_HEX_3|DOUT [2])))))

	.dataa(!\REG_HEX_3|DOUT [3]),
	.datab(!\REG_HEX_3|DOUT [0]),
	.datac(!\REG_HEX_3|DOUT [1]),
	.datad(!\REG_HEX_3|DOUT [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX_3|rascSaida7seg[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX_3|rascSaida7seg[5]~5 .extended_lut = "off";
defparam \HEX_3|rascSaida7seg[5]~5 .lut_mask = 64'h2A122A122A122A12;
defparam \HEX_3|rascSaida7seg[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y2_N21
cyclonev_lcell_comb \HEX_3|rascSaida7seg[6]~6 (
// Equation(s):
// \HEX_3|rascSaida7seg[6]~6_combout  = ( \REG_HEX_3|DOUT [2] & ( (!\REG_HEX_3|DOUT [3] & (\REG_HEX_3|DOUT [0] & \REG_HEX_3|DOUT [1])) # (\REG_HEX_3|DOUT [3] & (!\REG_HEX_3|DOUT [0] & !\REG_HEX_3|DOUT [1])) ) ) # ( !\REG_HEX_3|DOUT [2] & ( (!\REG_HEX_3|DOUT 
// [3] & !\REG_HEX_3|DOUT [1]) ) )

	.dataa(!\REG_HEX_3|DOUT [3]),
	.datab(!\REG_HEX_3|DOUT [0]),
	.datac(gnd),
	.datad(!\REG_HEX_3|DOUT [1]),
	.datae(gnd),
	.dataf(!\REG_HEX_3|DOUT [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX_3|rascSaida7seg[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX_3|rascSaida7seg[6]~6 .extended_lut = "off";
defparam \HEX_3|rascSaida7seg[6]~6 .lut_mask = 64'hAA00AA0044224422;
defparam \HEX_3|rascSaida7seg[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y4_N43
dffeas \CPU|PC|DOUT[4]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|incrementaPC|Add0~17_sumout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|MUX_JMP|Equal2~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC|DOUT[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC|DOUT[4]~DUPLICATE .is_wysiwyg = "true";
defparam \CPU|PC|DOUT[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N35
cyclonev_io_ibuf \SW[7]~input (
	.i(SW[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[7]~input_o ));
// synopsys translate_off
defparam \SW[7]~input .bus_hold = "false";
defparam \SW[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N52
cyclonev_io_ibuf \SW[6]~input (
	.i(SW[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[6]~input_o ));
// synopsys translate_off
defparam \SW[6]~input .bus_hold = "false";
defparam \SW[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N52
cyclonev_io_ibuf \SW[5]~input (
	.i(SW[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[5]~input_o ));
// synopsys translate_off
defparam \SW[5]~input .bus_hold = "false";
defparam \SW[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N35
cyclonev_io_ibuf \SW[4]~input (
	.i(SW[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[4]~input_o ));
// synopsys translate_off
defparam \SW[4]~input .bus_hold = "false";
defparam \SW[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N18
cyclonev_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N1
cyclonev_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X33_Y0_N58
cyclonev_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X33_Y0_N41
cyclonev_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X33_Y0_N92
cyclonev_io_ibuf \SW[8]~input (
	.i(SW[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[8]~input_o ));
// synopsys translate_off
defparam \SW[8]~input .bus_hold = "false";
defparam \SW[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X33_Y0_N75
cyclonev_io_ibuf \SW[9]~input (
	.i(SW[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[9]~input_o ));
// synopsys translate_off
defparam \SW[9]~input .bus_hold = "false";
defparam \SW[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y16_N55
cyclonev_io_ibuf \FPGA_RESET_N~input (
	.i(FPGA_RESET_N),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\FPGA_RESET_N~input_o ));
// synopsys translate_off
defparam \FPGA_RESET_N~input .bus_hold = "false";
defparam \FPGA_RESET_N~input .simulate_z_as = "z";
// synopsys translate_on

endmodule
