|part3
SW[0] => w.IN0
SW[0] => w.IN0
SW[0] => w[0].IN0
SW[0] => w.IN0
SW[1] => w.IN1
SW[1] => w.IN1
SW[1] => w[0].IN1
SW[1] => w.IN1
SW[2] => SW[2].IN4
SW[3] => SW[3].IN3
CLOCK_50 => CLOCK_50.IN4


|part3|counter_26bit:c0
S[0] => Q[0]~reg0.ACLR
S[0] => Q[1]~reg0.ACLR
S[0] => Q[2]~reg0.ACLR
S[0] => Q[3]~reg0.ACLR
S[0] => Q[4]~reg0.ACLR
S[0] => Q[5]~reg0.ACLR
S[0] => Q[6]~reg0.ACLR
S[0] => Q[7]~reg0.ACLR
S[0] => Q[8]~reg0.ACLR
S[0] => Q[9]~reg0.ACLR
S[0] => Q[10]~reg0.ACLR
S[0] => Q[11]~reg0.ACLR
S[0] => Q[12]~reg0.ACLR
S[0] => Q[13]~reg0.ACLR
S[0] => Q[14]~reg0.ACLR
S[0] => Q[15]~reg0.ACLR
S[0] => Q[16]~reg0.ACLR
S[0] => Q[17]~reg0.ACLR
S[0] => Q[18]~reg0.ACLR
S[0] => Q[19]~reg0.ACLR
S[0] => Q[20]~reg0.ACLR
S[0] => Q[21]~reg0.ACLR
S[0] => Q[22]~reg0.ACLR
S[0] => Q[23]~reg0.ACLR
S[0] => Q[24]~reg0.ACLR
S[0] => Q[25]~reg0.ACLR
S[1] => Q[0]~reg0.ENA
S[1] => Q[25]~reg0.ENA
S[1] => Q[24]~reg0.ENA
S[1] => Q[23]~reg0.ENA
S[1] => Q[22]~reg0.ENA
S[1] => Q[21]~reg0.ENA
S[1] => Q[20]~reg0.ENA
S[1] => Q[19]~reg0.ENA
S[1] => Q[18]~reg0.ENA
S[1] => Q[17]~reg0.ENA
S[1] => Q[16]~reg0.ENA
S[1] => Q[15]~reg0.ENA
S[1] => Q[14]~reg0.ENA
S[1] => Q[13]~reg0.ENA
S[1] => Q[12]~reg0.ENA
S[1] => Q[11]~reg0.ENA
S[1] => Q[10]~reg0.ENA
S[1] => Q[9]~reg0.ENA
S[1] => Q[8]~reg0.ENA
S[1] => Q[7]~reg0.ENA
S[1] => Q[6]~reg0.ENA
S[1] => Q[5]~reg0.ENA
S[1] => Q[4]~reg0.ENA
S[1] => Q[3]~reg0.ENA
S[1] => Q[2]~reg0.ENA
S[1] => Q[1]~reg0.ENA
K[0] => Q[0]~reg0.CLK
K[0] => Q[1]~reg0.CLK
K[0] => Q[2]~reg0.CLK
K[0] => Q[3]~reg0.CLK
K[0] => Q[4]~reg0.CLK
K[0] => Q[5]~reg0.CLK
K[0] => Q[6]~reg0.CLK
K[0] => Q[7]~reg0.CLK
K[0] => Q[8]~reg0.CLK
K[0] => Q[9]~reg0.CLK
K[0] => Q[10]~reg0.CLK
K[0] => Q[11]~reg0.CLK
K[0] => Q[12]~reg0.CLK
K[0] => Q[13]~reg0.CLK
K[0] => Q[14]~reg0.CLK
K[0] => Q[15]~reg0.CLK
K[0] => Q[16]~reg0.CLK
K[0] => Q[17]~reg0.CLK
K[0] => Q[18]~reg0.CLK
K[0] => Q[19]~reg0.CLK
K[0] => Q[20]~reg0.CLK
K[0] => Q[21]~reg0.CLK
K[0] => Q[22]~reg0.CLK
K[0] => Q[23]~reg0.CLK
K[0] => Q[24]~reg0.CLK
K[0] => Q[25]~reg0.CLK
K[1] => ~NO_FANOUT~


|part3|counter_27bit:c1
S[0] => Q[0]~reg0.ACLR
S[0] => Q[1]~reg0.ACLR
S[0] => Q[2]~reg0.ACLR
S[0] => Q[3]~reg0.ACLR
S[0] => Q[4]~reg0.ACLR
S[0] => Q[5]~reg0.ACLR
S[0] => Q[6]~reg0.ACLR
S[0] => Q[7]~reg0.ACLR
S[0] => Q[8]~reg0.ACLR
S[0] => Q[9]~reg0.ACLR
S[0] => Q[10]~reg0.ACLR
S[0] => Q[11]~reg0.ACLR
S[0] => Q[12]~reg0.ACLR
S[0] => Q[13]~reg0.ACLR
S[0] => Q[14]~reg0.ACLR
S[0] => Q[15]~reg0.ACLR
S[0] => Q[16]~reg0.ACLR
S[0] => Q[17]~reg0.ACLR
S[0] => Q[18]~reg0.ACLR
S[0] => Q[19]~reg0.ACLR
S[0] => Q[20]~reg0.ACLR
S[0] => Q[21]~reg0.ACLR
S[0] => Q[22]~reg0.ACLR
S[0] => Q[23]~reg0.ACLR
S[0] => Q[24]~reg0.ACLR
S[0] => Q[25]~reg0.ACLR
S[0] => Q[26]~reg0.ACLR
S[1] => Q[0]~reg0.ENA
S[1] => Q[26]~reg0.ENA
S[1] => Q[25]~reg0.ENA
S[1] => Q[24]~reg0.ENA
S[1] => Q[23]~reg0.ENA
S[1] => Q[22]~reg0.ENA
S[1] => Q[21]~reg0.ENA
S[1] => Q[20]~reg0.ENA
S[1] => Q[19]~reg0.ENA
S[1] => Q[18]~reg0.ENA
S[1] => Q[17]~reg0.ENA
S[1] => Q[16]~reg0.ENA
S[1] => Q[15]~reg0.ENA
S[1] => Q[14]~reg0.ENA
S[1] => Q[13]~reg0.ENA
S[1] => Q[12]~reg0.ENA
S[1] => Q[11]~reg0.ENA
S[1] => Q[10]~reg0.ENA
S[1] => Q[9]~reg0.ENA
S[1] => Q[8]~reg0.ENA
S[1] => Q[7]~reg0.ENA
S[1] => Q[6]~reg0.ENA
S[1] => Q[5]~reg0.ENA
S[1] => Q[4]~reg0.ENA
S[1] => Q[3]~reg0.ENA
S[1] => Q[2]~reg0.ENA
S[1] => Q[1]~reg0.ENA
K[0] => Q[0]~reg0.CLK
K[0] => Q[1]~reg0.CLK
K[0] => Q[2]~reg0.CLK
K[0] => Q[3]~reg0.CLK
K[0] => Q[4]~reg0.CLK
K[0] => Q[5]~reg0.CLK
K[0] => Q[6]~reg0.CLK
K[0] => Q[7]~reg0.CLK
K[0] => Q[8]~reg0.CLK
K[0] => Q[9]~reg0.CLK
K[0] => Q[10]~reg0.CLK
K[0] => Q[11]~reg0.CLK
K[0] => Q[12]~reg0.CLK
K[0] => Q[13]~reg0.CLK
K[0] => Q[14]~reg0.CLK
K[0] => Q[15]~reg0.CLK
K[0] => Q[16]~reg0.CLK
K[0] => Q[17]~reg0.CLK
K[0] => Q[18]~reg0.CLK
K[0] => Q[19]~reg0.CLK
K[0] => Q[20]~reg0.CLK
K[0] => Q[21]~reg0.CLK
K[0] => Q[22]~reg0.CLK
K[0] => Q[23]~reg0.CLK
K[0] => Q[24]~reg0.CLK
K[0] => Q[25]~reg0.CLK
K[0] => Q[26]~reg0.CLK
K[1] => ~NO_FANOUT~


|part3|counter_28bit:c2
S[0] => Q[0]~reg0.ACLR
S[0] => Q[1]~reg0.ACLR
S[0] => Q[2]~reg0.ACLR
S[0] => Q[3]~reg0.ACLR
S[0] => Q[4]~reg0.ACLR
S[0] => Q[5]~reg0.ACLR
S[0] => Q[6]~reg0.ACLR
S[0] => Q[7]~reg0.ACLR
S[0] => Q[8]~reg0.ACLR
S[0] => Q[9]~reg0.ACLR
S[0] => Q[10]~reg0.ACLR
S[0] => Q[11]~reg0.ACLR
S[0] => Q[12]~reg0.ACLR
S[0] => Q[13]~reg0.ACLR
S[0] => Q[14]~reg0.ACLR
S[0] => Q[15]~reg0.ACLR
S[0] => Q[16]~reg0.ACLR
S[0] => Q[17]~reg0.ACLR
S[0] => Q[18]~reg0.ACLR
S[0] => Q[19]~reg0.ACLR
S[0] => Q[20]~reg0.ACLR
S[0] => Q[21]~reg0.ACLR
S[0] => Q[22]~reg0.ACLR
S[0] => Q[23]~reg0.ACLR
S[0] => Q[24]~reg0.ACLR
S[0] => Q[25]~reg0.ACLR
S[0] => Q[26]~reg0.ACLR
S[0] => Q[27]~reg0.ACLR
S[1] => Q[0]~reg0.ENA
S[1] => Q[27]~reg0.ENA
S[1] => Q[26]~reg0.ENA
S[1] => Q[25]~reg0.ENA
S[1] => Q[24]~reg0.ENA
S[1] => Q[23]~reg0.ENA
S[1] => Q[22]~reg0.ENA
S[1] => Q[21]~reg0.ENA
S[1] => Q[20]~reg0.ENA
S[1] => Q[19]~reg0.ENA
S[1] => Q[18]~reg0.ENA
S[1] => Q[17]~reg0.ENA
S[1] => Q[16]~reg0.ENA
S[1] => Q[15]~reg0.ENA
S[1] => Q[14]~reg0.ENA
S[1] => Q[13]~reg0.ENA
S[1] => Q[12]~reg0.ENA
S[1] => Q[11]~reg0.ENA
S[1] => Q[10]~reg0.ENA
S[1] => Q[9]~reg0.ENA
S[1] => Q[8]~reg0.ENA
S[1] => Q[7]~reg0.ENA
S[1] => Q[6]~reg0.ENA
S[1] => Q[5]~reg0.ENA
S[1] => Q[4]~reg0.ENA
S[1] => Q[3]~reg0.ENA
S[1] => Q[2]~reg0.ENA
S[1] => Q[1]~reg0.ENA
K[0] => Q[0]~reg0.CLK
K[0] => Q[1]~reg0.CLK
K[0] => Q[2]~reg0.CLK
K[0] => Q[3]~reg0.CLK
K[0] => Q[4]~reg0.CLK
K[0] => Q[5]~reg0.CLK
K[0] => Q[6]~reg0.CLK
K[0] => Q[7]~reg0.CLK
K[0] => Q[8]~reg0.CLK
K[0] => Q[9]~reg0.CLK
K[0] => Q[10]~reg0.CLK
K[0] => Q[11]~reg0.CLK
K[0] => Q[12]~reg0.CLK
K[0] => Q[13]~reg0.CLK
K[0] => Q[14]~reg0.CLK
K[0] => Q[15]~reg0.CLK
K[0] => Q[16]~reg0.CLK
K[0] => Q[17]~reg0.CLK
K[0] => Q[18]~reg0.CLK
K[0] => Q[19]~reg0.CLK
K[0] => Q[20]~reg0.CLK
K[0] => Q[21]~reg0.CLK
K[0] => Q[22]~reg0.CLK
K[0] => Q[23]~reg0.CLK
K[0] => Q[24]~reg0.CLK
K[0] => Q[25]~reg0.CLK
K[0] => Q[26]~reg0.CLK
K[0] => Q[27]~reg0.CLK
K[1] => ~NO_FANOUT~


|part3|counter_4bit:c3
E => Q[0]~reg0.ENA
E => Q[3]~reg0.ENA
E => Q[2]~reg0.ENA
E => Q[1]~reg0.ENA
S => Q[0]~reg0.ACLR
S => Q[1]~reg0.ACLR
S => Q[2]~reg0.ACLR
S => Q[3]~reg0.ACLR
K[0] => Q[0]~reg0.CLK
K[0] => Q[1]~reg0.CLK
K[0] => Q[2]~reg0.CLK
K[0] => Q[3]~reg0.CLK
K[1] => ~NO_FANOUT~


|part3|hexseg:h0
data[0] => Decoder0.IN3
data[1] => Decoder0.IN2
data[2] => Decoder0.IN1
data[3] => Decoder0.IN0


