Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Mar 29 19:44:14 2023
| Host         : DESKTOP-0B78A0C running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z100
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |  4556 |
| Unused register locations in slices containing registers |  7174 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |           18 |
|      2 |           12 |
|      3 |            8 |
|      4 |          142 |
|      5 |          123 |
|      6 |          331 |
|      7 |          177 |
|      8 |         1486 |
|      9 |           64 |
|     10 |           34 |
|     11 |           84 |
|     12 |           89 |
|     13 |           98 |
|     14 |          113 |
|     15 |          311 |
|    16+ |         1466 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |           10650 |         3428 |
| No           | No                    | Yes                    |            4340 |         1764 |
| No           | Yes                   | No                     |             379 |          177 |
| Yes          | No                    | No                     |           43930 |        12714 |
| Yes          | No                    | Yes                    |           30369 |        12116 |
| Yes          | Yes                   | No                     |            2982 |          935 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                   Clock Signal                  |                                                                                              Enable Signal                                                                                              |                                                                   Set/Reset Signal                                                                  | Slice Load Count | Bel Load Count |
+-------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                         | design_1_i/NV_nvdla_wrapper_0/inst/apb2csb/rd_trans_low_i_2_n_0                                                                                     |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.gen_wthread_loop[0].b_split_fifo/gen_srls[0].srl_nx1/shift_qual                       |                                                                                                                                                     |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_pipelined.mesg_reg                                                                    | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_pipelined.mesg_reg[10]_i_1__3_n_0 |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/cmd_len_qq                                                  | design_1_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                      |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.gen_rthread_loop[0].r_split_fifo/gen_srls[0].srl_nx1/shift_qual                       |                                                                                                                                                     |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                         | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/combined_rstn_i_1_n_0                                                  |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                         | design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                           |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                         | design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/s_sc_areset_pipe                                                                           |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                         | design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/s_sc_areset_pipe                                                                           |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                         | design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                          |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                         | design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/s_sc_areset_pipe                                                                          |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                         | design_1_i/smartconnect_1/inst/s00_nodes/s00_b_node/inst/s_sc_areset_pipe                                                                           |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                         | design_1_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                           |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                         | design_1_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/s_sc_areset_pipe                                                                           |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                         | design_1_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                          |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                         | design_1_i/smartconnect_1/inst/s00_nodes/s00_aw_node/inst/s_sc_areset_pipe                                                                          |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg                                                         |                                                                                                                                                     |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_qual                                                |                                                                                                                                                     |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/b_sreg/skid_buffer[1031]_i_1__0_n_0                                                                                                      |                                                                                                                                                     |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/RD.r_channel_0/r_push_r                                                                           |                                                                                                                                                     |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_fifo.singleorder_fifo/gen_pipelined.mesg_reg[7]_i_1_n_0            |                                                                                                                                                     |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                         | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_dla_rstn/NV_GENERIC_CELL/d0_i_1__0_n_0               |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                         | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/d0_i_1_n_0                      |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_write.s_axi_bid_i[7]_i_1_n_0                                                                  | design_1_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                               |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/b_sreg/m_vector_i                                                                                                                        |                                                                                                                                                     |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_pipelined.mesg_reg                                                 |                                                                                                                                                     |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_srls[21].srl_nx1/shift_qual                                        |                                                                                                                                                     |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_fifo.singleorder_fifo/gen_srls[7].srl_nx1/shift                    |                                                                                                                                                     |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/cmd_len_qq                                                                     | design_1_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                      |                2 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/bresp_push                                                   |                                                                                                                                                     |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.mesg_reg_0        |                                                                                                                                                     |                2 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[13].srl_nx1/shift_qual |                                                                                                                                                     |                1 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[13].srl_nx1/shift_qual |                                                                                                                                                     |                1 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/b_pipe/m_payload_i[2]_i_1_n_0                                                              |                                                                                                                                                     |                2 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[14].srl_nx1/shift_qual                                                                      |                                                                                                                                                     |                1 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.r_last_offset_0                                                                                               |                                                                                                                                                     |                1 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.mesg_reg_0        |                                                                                                                                                     |                2 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.mesg_reg                                                                               |                                                                                                                                                     |                1 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_a/u_NV_NVDLA_cacc/u_delivery_ctrl/data_left_mask_reg[3]                                                                                        | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                         | design_1_i/smartconnect_1/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                  |                3 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_syncfifo/u_info_sync_fifo/ram/rd_popping                                                               | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                3 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram/M_reg_128_191_0_2_i_1_n_0                                                                                   |                                                                                                                                                     |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram/M_reg_192_255_0_2_i_1_n_0                                                                                   |                                                                                                                                                     |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                         | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/ar_pipe/p_0_in                         |                3 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                         | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/aw_pipe/p_1_in                         |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                         | design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                  |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                         | design_1_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                                        |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_bufferin/width_cur_2[3]_i_1_n_0                                                                        | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/u_NV_NVDLA_PDP_cal1d_info_fifo/pdp_info_out_count_p                                                            | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_dual_reg_d1/wr_surface_dat_cnt_reg[12][0]                                                                             | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram/M_reg_0_63_0_2_i_2_n_0                                                                                      |                                                                                                                                                     |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/E[0]                                                                           |                                                                                                                                                     |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_bufferin/is_pos_w_dly[3]_i_1_n_0                                                                       | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                3 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/update_rd_take_n_dly                                                                                            | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__0_n_0                                                         | design_1_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                      |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/update_head0                                                                                                    | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo0/dfifo_rd_pvld_i_1_n_0                                                                            | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_a/u_NV_NVDLA_cacc/u_assembly_ctrl/abuf_rd_en                                                                                                   |                                                                                                                                                     |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_a/u_NV_NVDLA_cacc/u_assembly_ctrl/accu_cnt1                                                                                                    | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                       | design_1_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                      |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/i___142_n_0                                                                                                                  |                                                                                                                                                     |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_lat_fifo/lat_wr_count                                                                                           | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro1_fifo/E[0]                                                                                                   | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro2_fifo/E[0]                                                                                                   | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.gen_rthread_loop[0].r_split_fifo/fifoaddr[3]_i_1__1_n_0                               | design_1_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                               |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/fifoaddr[3]_i_1_n_0                                                      | design_1_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                               |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/pipe_pr/sel                                                                                                      | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                  | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                               |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/pipe_pr/E[0]                                                                                                     | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/pipe_pr/skid_flop_mcif_rd_rsp_ready_reg[0]                                                                       | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/pipe_pr/skid_flop_mcif_rd_rsp_ready_reg_0[0]                                                                     | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/E[0]                                                                                    | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                      |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/gen_srls[7].srl_nx1/shift                    |                                                                                                                                                     |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/pipe_pr/skid_flop_mcif_rd_rsp_ready_reg_3[0]                                                                     | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/pipe_pr/skid_flop_mcif_rd_rsp_ready_reg_1[0]                                                                     | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/pipe_pr/skid_flop_mcif_rd_rsp_ready_reg_2[0]                                                                     | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_mask0                                                                                  | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1__3_n_0                                                                               | design_1_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                               |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1__2_n_0                                                                               | design_1_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                               |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_fifo/ram/M_reg_0                                                                              | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/fifoaddr[3]_i_1__0_n_0                       | design_1_i/smartconnect_1/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                             |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_cq/ram/rd_enable                                                                                             |                                                                                                                                                     |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_payld_push_d                                                                          | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                      |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_payld_push_d                                                                          | design_1_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                      |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdrsp/E[0]                                                         | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_mask0                                                                            | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_lat_fifo/lat_wr_count                                                                                           | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/rsp_img_p0_burst_cnt_en                                                                                           | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_dfifo/ram/E[0]                                                                                    | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/rsp_img_p0_burst_size_en                                                                                          | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_pipelined.state_reg[0]_0[0]                                                         | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                      |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/rd_enable                                                                                             |                                                                                                                                                     |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/gen_pipelined.mesg_reg[7]_i_1__0_n_0         |                                                                                                                                                     |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_mask0                                                                                  | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/req_pd_reg[2]_3[0]                                                                                         | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                3 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_a/u_NV_NVDLA_cacc/u_calculator/calc_valid_d1                                                                                                   | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_cq/ram/rd_enable                                                                                             |                                                                                                                                                     |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdrsp/E[0]                                                         | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/p_2_in                                                                                                   | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bs_alu_pack/p_2_in                                                                                                   | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/p_2_in                                                                                                   | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bn_alu_pack/p_2_in                                                                                                   | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p2/p_0_in                                                                                     | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_ctrl/pk_rsp_vld_d1_w                                                                                                 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_core/pipe_p11/inp_acc                                                                                                       | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_dc/sbuf_p0_re_00                                                                                                           |                                                                                                                                                     |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_dc/sbuf_p0_re_03                                                                                                           |                                                                                                                                                     |                3 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_dc/sbuf_p0_re_02                                                                                                           |                                                                                                                                                     |                4 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/req_pd_reg[2]_0[0]                                                                                         | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/fifoaddr[3]_i_1__5_n_0          | design_1_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                      |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/E[0]                                                         | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/areset_d1                                     |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_a/u_NV_NVDLA_cacc/u_calculator/calc_wr_en_d2                                                                                                   | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_a/u_NV_NVDLA_cacc/u_calculator/calc_valid                                                                                                      | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/cnt_read[3]_i_1__2_n_0                                       | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/areset_d1                                     |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_a/u_NV_NVDLA_cacc/u_calculator/E[0]                                                                                                            | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_dc/sbuf_p0_re_01                                                                                                           |                                                                                                                                                     |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_a/u_NV_NVDLA_cacc/u_delivery_ctrl/dlv_end_tag0_en                                                                                              | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_a/u_NV_NVDLA_cacc/u_delivery_ctrl/data_left_mask_reg[3]                                                                                        |                                                                                                                                                     |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/nvdla_sdp_d_perf_enable_0_wren_3                                                                           | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_bufferin/cube_end_width_cnt[3]_i_1_n_0                                                                 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/E[0]                                                        |                                                                                                                                                     |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__3_n_0                                      | design_1_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                      |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/nvdla_sdp_d_perf_enable_0_wren                                                                             | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/fifoaddr[3]_i_1__2_n_0                                                 | design_1_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                      |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_lat_fifo/rd_enable_11                                                                                                |                                                                                                                                                     |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/i___78_n_0                                                                                                             | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_lat_fifo/rd_enable                                                                                                   |                                                                                                                                                     |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/i___228_n_0                                                                                                            | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_bufferin/width_pre_cnt[3]_i_1_n_0                                                                      | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_reg/u_single_reg/req_pd_reg[5]_1[0]                                                                                  | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_4/pipe_skid_pdp_datin_pvld_f_reg[0]                                                                     | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_reg/u_single_reg/req_pd_reg[5][0]                                                                                    | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/E[0]                                                        |                                                                                                                                                     |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__2_n_0                                      | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                      |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.gen_wthread_loop[0].b_split_fifo/fifoaddr[3]_i_1__0_n_0                               | design_1_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                               |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/fifoaddr[3]_i_1__3_n_0                                                 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                      |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_fifo.singleorder_fifo/fifoaddr[3]_i_1_n_0                          | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                             |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/fifoaddr[3]_i_1__0_n_0                       | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                             |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/nvdla_cdp_s_lut_cfg_0_wren                                                                                 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_dual_reg_d1/pdp_op_pending_reg_1[0]                                                                                   | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_dual_reg_d1/pdp_op_pending_reg_4[0]                                                                                   | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/u_intpinfo_sync_fifo/ram/rd_popping                                                               |                                                                                                                                                     |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_fifo.singleorder_fifo/fifoaddr[3]_i_1_n_0                          | design_1_i/smartconnect_1/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                             |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_out_pvld                                                                                                             | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/gen_pipelined.state_reg[0][0]                                        | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                               |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/rd_p0_addr_d1_reg[5]_0                                                                                          |                                                                                                                                                     |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/rd_p0_addr_d1_reg[5]_1                                                                                          |                                                                                                                                                     |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/rd_p0_addr_d1_reg[4]_3                                                                                          |                                                                                                                                                     |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/rd_p0_addr_d1_reg[5]_2                                                                                          |                                                                                                                                                     |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/rd_p0_addr_d1_reg[6]_0                                                                                          |                                                                                                                                                     |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/rd_p0_addr_d1_reg[6]_1                                                                                          |                                                                                                                                                     |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/nvdla_sdp_s_lut_cfg_0_wren                                                                                 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/rd_loop_en                                                                                                      | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/rd_p0_addr_d1_reg[4]_1                                                                                          |                                                                                                                                                     |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/rd_p0_addr_d1_reg[4]_2                                                                                          |                                                                                                                                                     |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/rd_p0_addr_d1_reg[4]_4                                                                                          |                                                                                                                                                     |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/rd_p0_addr_d1_reg[4]_0                                                                                          |                                                                                                                                                     |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[3]_i_1__1_n_0                                              | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/areset_d1                                     |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/rd_p0_addr_d1_reg[4]_5                                                                                          |                                                                                                                                                     |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[3]_i_1__0_n_0                                          | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/areset_d1                                     |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/rd_p0_addr_d1_reg[6]_2                                                                                          |                                                                                                                                                     |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_dc/NV_NVDLA_PDP_RDMA_rdrsp/E[0]                                                                                            | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.s_axi_rid_i                                                                              | design_1_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                               |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/E[0]                                                                                    | design_1_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                      |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1058]_i_1_n_0                                                                                                         |                                                                                                                                                     |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_pipelined.state_reg[1]_0[0]                                                |                                                                                                                                                     |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_pipelined.state_reg[0]_0[0]                                                | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                      |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_bufferin/width_pre[3]_i_1_n_0                                                                          | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__0_n_0                                                         | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                      |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/w_payld_push68_out                                                                        | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_pipelined.mesg_reg_reg[10]_0      |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo1/dfifo_rd_pvld_i_1__1_n_0                                                                         | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_wt/status_done_cnt[3]_i_1_n_0                                                                                              | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo2/dfifo_rd_pvld_i_1__0_n_0                                                                         | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_wt/incr_wt_updt_d1                                                                                                         | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_wt/incr_wt_updt_d2                                                                                                         | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_wt/incr_wt_updt                                                                                                            | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_wt/u_fifo/wr_req_in0                                                                                                       |                                                                                                                                                     |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_bufferin/last_width[3]_i_1_n_0                                                                         | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_wt/u_8atmm_fifo/E[0]                                                                                                       | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_wt/u_8atmm_fifo/lat_wr_count                                                                                               | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_sg/reg2dp_op_en_reg_reg[2]_0[0]                                                                                             | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_cmd_fifo/ram/pipe_skid_cdp_dp2wdma_pd_reg[16]_2                                                                      | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_cmd_fifo/ram/pipe_skid_cdp_dp2wdma_pd_reg[16]_0                                                                      | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/i___112_n_0                                                                                                            | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro1_fifo/E[0]                                                                                                   | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro2_fifo/ro_rd_pvld_int_reg_0[0]                                                                                | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo3/dat_fifo_rd_count_p_reg[5]_0                                                                              | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/NV_AFIFO_wr_pushing_sync2/ram_we                                                                      | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro4_fifo/ro_rd_pvld_int_reg_0[0]                                                                                | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro5_fifo/E[0]                                                                                                   | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_pipelined.mesg_reg                                                                    |                                                                                                                                                     |                3 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/gen_pipelined.mesg_reg                                                   |                                                                                                                                                     |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro6_fifo/E[0]                                                                                                   | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_srls[17].srl_nx1/shift_qual                                                           |                                                                                                                                                     |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_7/pooling_cnt0                                                                                          | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro7_fifo/E[0]                                                                                                   | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/skid_buffer[1144]_i_1__0_n_0                                                             | design_1_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/skid_buffer[146]_i_1__0_n_0          |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/E[0]                                                                                     | design_1_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                               |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo7/dat_fifo_rd_count_p_reg[5]_0                                                                              | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_2/pooling_cnt0                                                                                          | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo1/dat_fifo_rd_count_p_reg[5]_0                                                                              | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_dc/delay_cnt[4]_i_1__0_n_0                                                                                                 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_6/pooling_cnt0                                                                                          | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_dc/req_batch_cnt[4]_i_1_n_0                                                                                                | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_cmd_fifo/ram/pipe_skid_cdp_dp2wdma_pd_reg[16]                                                                        | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_5/pooling_cnt0                                                                                          | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_lat_fifo/lat_rd_count_p0                                                                          | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo7/dat_fifo_rd_pd[7]_i_1__11_n_0                                                                       | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_a/u_NV_NVDLA_cacc/u_regfile/u_single_reg/req_pd_reg[0]_5[0]                                                                                    | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_a/u_NV_NVDLA_cacc/u_regfile/u_single_reg/req_pd_reg[0]_6[0]                                                                                    | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_a/u_NV_NVDLA_cacc/u_regfile/u_single_reg/req_pd_reg[0]_7[0]                                                                                    | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_a/u_NV_NVDLA_cacc/u_regfile/u_single_reg/req_pd_reg[0]_8[0]                                                                                    | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                3 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/fifoaddr                                                             | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                      |                4 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo7/ram/pipe_skid_pdp_dp2wdma_valid_reg                                                                 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_4/pooling_cnt0                                                                                          | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_1/pooling_cnt0                                                                                          | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo6/dat_fifo_rd_pd[7]_i_1__10_n_0                                                                       | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo6/ram/pipe_skid_pdp_dp2wdma_valid_reg                                                                 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                3 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo5/dat_fifo_rd_pd[7]_i_1__8_n_0                                                                        | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_lat_fifo/ram/E[0]                                                                                               | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo4/req_chn_size_reg[4]                                                                                       | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro0_fifo/rd_popping                                                                                             | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_3/pooling_cnt0                                                                                          | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro1_fifo/rd_popping                                                                                             | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro3_fifo/rd_popping                                                                                             | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo3/ram/pipe_skid_pdp_dp2wdma_valid_reg                                                                 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_pipelined.mesg_reg                                                                    |                                                                                                                                                     |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro3_fifo/E[0]                                                                                                   | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo3/dat_fifo_rd_pd[7]_i_1__13_n_0                                                                       | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/b_sreg/E[0]                                                                                                                              | design_1_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                               |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo4/ram/pipe_skid_pdp_dp2wdma_valid_reg                                                                 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                3 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo1/ram/pipe_skid_pdp_dp2wdma_valid_reg                                                                 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo0/dat_fifo_rd_pd[7]_i_1__12_n_0                                                                       | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo4/dat_fifo_rd_pd[7]_i_1__9_n_0                                                                        | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/fifoaddr                                                                                | design_1_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                      |                4 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/rd_vld_d2                                                                                                       | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo1/E[0]                                                                                                | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/E[0]                                                                                                            | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/is_running_d1_reg_2[0]                                                                                          | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_wt/u_8atmm_fifo/lat_rd_count_p0                                                                                            | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_preproc/p_9_in                                                                                                       | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo0/ram/sel                                                                                             | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/req_pd_reg[4]_3[0]                                                                                         | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/req_pd_reg[4]_1[0]                                                                                         | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_preproc/p_6_in                                                                                                       | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_0/E[0]                                                                                                  | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo2/ram/pipe_skid_pdp_dp2wdma_valid_reg                                                                 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_0/pooling_cnt0                                                                                          | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/E[0]                                                                                     | design_1_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                               |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro2_fifo/rd_popping                                                                                             | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/req_pd_reg[3]_13[0]                                                                                   | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/skid_buffer[1144]_i_1_n_0                                                                | design_1_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/skid_buffer[146]_i_1_n_0             |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/cq_rd_credit0                                                                                                   | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo0/ram/E[0]                                                                                                  | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/E[0]                                                                                                                             | design_1_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                               |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo1/dat_fifo_rd_pd[7]_i_1__7_n_0                                                                        | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_cmd_fifo/ram/pipe_skid_cdp_dp2wdma_pd_reg[17]_0                                                                      | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_cmd_fifo/ram/pipe_skid_cdp_dp2wdma_pd_reg[21]                                                                        | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro5_fifo/ram/lat_rd_pvld_int_reg                                                                                | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/fifoaddr                                                                                | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                      |                4 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo5/ram/pipe_skid_pdp_dp2wdma_valid_reg                                                                 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/E[0]                                                                                                                             | design_1_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                               |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/fifoaddr                                                             | design_1_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                      |                3 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro5_fifo/rd_popping                                                                                             | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo2/dat_fifo_rd_pd[7]_i_1__14_n_0                                                                       | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/gen_srls[4].srl_nx1/shift_qual                                           |                                                                                                                                                     |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro6_fifo/rd_popping                                                                                             | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro7_fifo/rd_popping                                                                                             | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_lat_fifo/ram/lat_rd_pvld_int_reg_0                                                                              | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                3 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_mul/u_mul_unit0/rd_popping                                                                             | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/b_sreg/E[0]                                                                                                                              | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                               |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/E[0]                                                                                                                             | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                               |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_lat_fifo/ram/lat_rd_pvld_int_reg_1                                                                              | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/req_pd_reg[3]_3[0]                                                                                    | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/i___91_n_0                                                                                                             | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro4_fifo/rd_popping                                                                                             | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_dc/u_fifo/ram/reg2dp_op_en_reg_reg[2][0]                                                                                   | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_lat_fifo/ram/lat_rd_pvld_int_reg_5                                                                              | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/i___76_n_0                                                                                                             | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/i___62_n_0                                                                                                             | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/i___26_n_0                                                                                                             | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_lat_fifo/ram/lat_rd_pvld_int_reg_3                                                                              | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_lat_fifo/ram/E[0]                                                                                               | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/i___211_n_0                                                                                                            | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro0_fifo/ro_rd_pvld_int_reg_0[0]                                                                                | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_syncfifo/u_sumpd_sync_fifo/ram/rd_popping                                                              | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo6/dat_fifo_rd_count_p_reg[5]_0                                                                              | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo5/dat_fifo_rd_count_p_reg[5]_0                                                                              | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_lat_fifo/ram/lat_rd_pvld_int_reg_4                                                                              | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_cmd_fifo/ram/pipe_skid_cdp_dp2wdma_pd_reg[16]_1                                                                      | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_lat_fifo/ram/lat_rd_pvld_int_reg_2                                                                              | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/E[0]                                                                                                                             | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                               |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_single_reg/req_pd_reg[0]_2[0]                                                                                     | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_single_reg/req_pd_reg[0]_7[0]                                                                                     | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_lat_fifo/ram/lat_rd_pvld_int_reg                                                                                | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_cmd_fifo/ram/pipe_skid_cdp_dp2wdma_pd_reg[16]_3                                                                      | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/u_intpinfo_sync_fifo/ram/intpinfo_wr_busy_int_reg                                                 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_cmd_fifo/ram/pipe_skid_cdp_dp2wdma_pd_reg[17]                                                                        | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/u_intpinfo_sync_fifo/ram/re0                                                                      |                                                                                                                                                     |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/u_intpinfo_sync_fifo/intpinfo_wr_count                                                            | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                4 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/u_intpinfo_sync_fifo/intpinfo_rd_count_p0                                                         | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                3 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo2/req_chn_size_reg[4]                                                                                       | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_sg/u_wt_fifo/FSM_sequential_cur_state_reg[0]_1[0]                                                                           | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff101[6]_i_1_n_0                                                                                          |                                                                                                                                                     |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff13[6]_i_1_n_0                                                                                           |                                                                                                                                                     |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff169[6]_i_1_n_0                                                                                          |                                                                                                                                                     |                4 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff177[6]_i_1_n_0                                                                                          |                                                                                                                                                     |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff185[6]_i_1_n_0                                                                                          |                                                                                                                                                     |                3 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff225[6]_i_1_n_0                                                                                          |                                                                                                                                                     |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff237[6]_i_1_n_0                                                                                          |                                                                                                                                                     |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff241[6]_i_1_n_0                                                                                          |                                                                                                                                                     |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff205[6]_i_1_n_0                                                                                          |                                                                                                                                                     |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff253[6]_i_1_n_0                                                                                          |                                                                                                                                                     |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[67]                                                                                                        |                                                                                                                                                     |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff33[6]_i_1_n_0                                                                                           |                                                                                                                                                     |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff25[6]_i_1_n_0                                                                                           |                                                                                                                                                     |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff37[6]_i_1_n_0                                                                                           |                                                                                                                                                     |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff29[6]_i_1_n_0                                                                                           |                                                                                                                                                     |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff189[6]_i_1_n_0                                                                                          |                                                                                                                                                     |                5 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff197[6]_i_1_n_0                                                                                          |                                                                                                                                                     |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff193[6]_i_1_n_0                                                                                          |                                                                                                                                                     |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff1[6]_i_1_n_0                                                                                            |                                                                                                                                                     |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff217[6]_i_1_n_0                                                                                          |                                                                                                                                                     |                4 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff221[6]_i_1_n_0                                                                                          |                                                                                                                                                     |                5 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff229[6]_i_1_n_0                                                                                          |                                                                                                                                                     |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_cmd_fifo/pipe_skid_cdp_dp2wdma_pd_reg[17]_2[0]                                                                       | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_srls[10].srl_nx1/shift_qual                                                           |                                                                                                                                                     |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[50]                                                                                                        |                                                                                                                                                     |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[71]                                                                                                        |                                                                                                                                                     |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[66]                                                                                                        |                                                                                                                                                     |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[83]                                                                                                        |                                                                                                                                                     |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[58]                                                                                                        |                                                                                                                                                     |                3 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff21[6]_i_1_n_0                                                                                           |                                                                                                                                                     |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff233[6]_i_1_n_0                                                                                          |                                                                                                                                                     |                3 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[44]                                                                                                        |                                                                                                                                                     |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff245[6]_i_1_n_0                                                                                          |                                                                                                                                                     |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff249[6]_i_1_n_0                                                                                          |                                                                                                                                                     |                3 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff213[6]_i_1_n_0                                                                                          |                                                                                                                                                     |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff201[6]_i_1_n_0                                                                                          |                                                                                                                                                     |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[16]                                                                                                        |                                                                                                                                                     |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[56]                                                                                                        |                                                                                                                                                     |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[60]                                                                                                        |                                                                                                                                                     |                3 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[68]                                                                                                        |                                                                                                                                                     |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff209[6]_i_1_n_0                                                                                          |                                                                                                                                                     |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff97[6]_i_1_n_0                                                                                           |                                                                                                                                                     |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff9[6]_i_1_n_0                                                                                            |                                                                                                                                                     |                5 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[52]                                                                                                        |                                                                                                                                                     |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[59]                                                                                                        |                                                                                                                                                     |                3 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[80]                                                                                                        |                                                                                                                                                     |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff49[6]_i_1_n_0                                                                                           |                                                                                                                                                     |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[72]                                                                                                        |                                                                                                                                                     |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[62]                                                                                                        |                                                                                                                                                     |                3 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[47]                                                                                                        |                                                                                                                                                     |                5 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[6]                                                                                                         |                                                                                                                                                     |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo4/dat_fifo_wr_count[5]_i_1__3_n_0                                                                           | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                3 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff93[6]_i_1_n_0                                                                                           |                                                                                                                                                     |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff45[6]_i_1_n_0                                                                                           |                                                                                                                                                     |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[55]                                                                                                        |                                                                                                                                                     |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff53[6]_i_1_n_0                                                                                           |                                                                                                                                                     |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff61[6]_i_1_n_0                                                                                           |                                                                                                                                                     |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_cmd/u_sfifo/cmd2dat_spt_count                                                                                        | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                3 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/cmd2dat_dma_count                                                                                        | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                3 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/req_pd_reg[3]_1[0]                                                                                         | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/req_pd_reg[4]_6[0]                                                                                         | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                3 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/req_pd_reg[4]_14[0]                                                                                        | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                3 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/req_pd_reg[3]_4[0]                                                                                         | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/req_pd_reg[0]_2[0]                                                                                         | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/req_pd_reg[0][0]                                                                                           | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[78]                                                                                                        |                                                                                                                                                     |                3 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[42]                                                                                                        |                                                                                                                                                     |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                       | design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/clear                                                                            |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                             | design_1_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                  |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/req_pd_reg[5]_2[0]                                                                                         | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/req_pd_reg[5][0]                                                                                           | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff65[6]_i_1_n_0                                                                                           |                                                                                                                                                     |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[46]                                                                                                        |                                                                                                                                                     |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_LUT_ctrl/u_LUT_CTRL_unit0/rd_pushing                                                                   | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff81[6]_i_1_n_0                                                                                           |                                                                                                                                                     |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff57[6]_i_1_n_0                                                                                           |                                                                                                                                                     |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff73[6]_i_1_n_0                                                                                           |                                                                                                                                                     |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff69[6]_i_1_n_0                                                                                           |                                                                                                                                                     |                3 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff89[6]_i_1_n_0                                                                                           |                                                                                                                                                     |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff41[6]_i_1_n_0                                                                                           |                                                                                                                                                     |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff77[6]_i_1_n_0                                                                                           |                                                                                                                                                     |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_dc/u_fifo/ram/E[0]                                                                                                         |                                                                                                                                                     |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_dc/u_fifo/ram/dout_r_reg[5]_1[0]                                                                                           | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_dc/u_fifo/ram/dout_r_reg[5]_0[0]                                                                                           | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_dc/NV_NVDLA_PDP_RDMA_rdreq/req_valid_d1_reg[0]                                                                             |                                                                                                                                                     |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/i___224_n_0                                                                                                            | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                3 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_single_reg/nvdla_sdp_rdma_d_brdma_cfg_0_wren                                                                   | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff85[6]_i_1_n_0                                                                                           |                                                                                                                                                     |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_single_reg/nvdla_sdp_rdma_d_erdma_cfg_0_wren                                                                   | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_single_reg/nvdla_sdp_rdma_d_brdma_cfg_0_wren_1                                                                 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_single_reg/nvdla_sdp_rdma_d_nrdma_cfg_0_wren_2                                                                 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_single_reg/nvdla_sdp_rdma_d_nrdma_cfg_0_wren                                                                   | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_single_reg/nvdla_sdp_rdma_d_erdma_cfg_0_wren_0                                                                 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_lat_fifo/lat_rd_count_p0                                                                                     | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_cq/cq2eg_count_p0                                                                                            | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                4 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_dfifo/cmd2dat_dma_count                                                                           | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                3 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/cq2eg_count_p0                                                                                            | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_lat_fifo/lat_rd_count_p0                                                                                     | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_cq/cq2eg_count_p0                                                                                            | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                4 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_cmd_fifo/E[0]                                                                                                        | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo0/dat_fifo_wr_count                                                                                         | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff5[6]_i_1_n_0                                                                                            |                                                                                                                                                     |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff161[6]_i_1_n_0                                                                                          |                                                                                                                                                     |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[36]                                                                                                        |                                                                                                                                                     |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_reg/cmac_a2csb_resp_valid_reg_0[0]                                                                                        |                                                                                                                                                     |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_reg/cmac_a2csb_resp_pd[17]_i_1__0_n_0                                                                                     | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_dual_reg_d1/real_bank_reg[5][0]                                                                                  | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                3 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_dual_reg_d1/reg2dp_op_en_reg_reg[2]_3[0]                                                                         | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_dual_reg_d1/reg2dp_op_en_reg_reg[2]_0[0]                                                                         | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo3/dat_fifo_wr_count[5]_i_1__4_n_0                                                                           | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                3 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                  | design_1_i/smartconnect_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                              |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/req_pd_reg[1]_1[0]                                                                                    | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                3 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_cmd_fifo/pipe_skid_cdp_dp2wdma_pd_reg[16]_6[0]                                                                       | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_cmd_fifo/pipe_skid_cdp_dp2wdma_pd_reg[16]_7[0]                                                                       | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[28]                                                                                                        |                                                                                                                                                     |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_cmd_fifo/pipe_skid_cdp_dp2wdma_pd_reg[17]_1[0]                                                                       | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_cmd_fifo/pipe_skid_cdp_dp2wdma_pd_reg[16]_5[0]                                                                       | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_dual_reg_d1/dst_ram_type_reg_2                                                                                        | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[4]                                                                                                         |                                                                                                                                                     |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_cmd_fifo/pipe_skid_cdp_dp2wdma_pd_reg[16]_4[0]                                                                       | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_cmd_fifo/pipe_skid_cdp_dp2wdma_pd_reg[21]_0[0]                                                                       | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro4_fifo/E[0]                                                                                                   | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                4 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[7]                                                                                                         |                                                                                                                                                     |                3 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[34]                                                                                                        |                                                                                                                                                     |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/req_pd_reg[1]_4[0]                                                                                    | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[32]                                                                                                        |                                                                                                                                                     |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/rd_popping                                                                                                        |                                                                                                                                                     |                6 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[255]                                                                                                       |                                                                                                                                                     |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[236]                                                                                                       |                                                                                                                                                     |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[8]                                                                                                         |                                                                                                                                                     |                4 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[218]                                                                                                       |                                                                                                                                                     |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[226]                                                                                                       |                                                                                                                                                     |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[30]                                                                                                        |                                                                                                                                                     |                4 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[31]                                                                                                        |                                                                                                                                                     |                4 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[15]                                                                                                        |                                                                                                                                                     |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[231]                                                                                                       |                                                                                                                                                     |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[220]                                                                                                       |                                                                                                                                                     |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[82]                                                                                                        |                                                                                                                                                     |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[10]                                                                                                        |                                                                                                                                                     |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[39]                                                                                                        |                                                                                                                                                     |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[230]                                                                                                       |                                                                                                                                                     |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[215]                                                                                                       |                                                                                                                                                     |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[227]                                                                                                       |                                                                                                                                                     |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[254]                                                                                                       |                                                                                                                                                     |                5 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[252]                                                                                                       |                                                                                                                                                     |                3 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[232]                                                                                                       |                                                                                                                                                     |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[251]                                                                                                       |                                                                                                                                                     |                4 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[228]                                                                                                       |                                                                                                                                                     |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[223]                                                                                                       |                                                                                                                                                     |                3 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[244]                                                                                                       |                                                                                                                                                     |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[214]                                                                                                       |                                                                                                                                                     |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[212]                                                                                                       |                                                                                                                                                     |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[248]                                                                                                       |                                                                                                                                                     |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[242]                                                                                                       |                                                                                                                                                     |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[243]                                                                                                       |                                                                                                                                                     |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[238]                                                                                                       |                                                                                                                                                     |                4 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[235]                                                                                                       |                                                                                                                                                     |                5 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[23]                                                                                                        |                                                                                                                                                     |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[222]                                                                                                       |                                                                                                                                                     |                5 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[234]                                                                                                       |                                                                                                                                                     |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[250]                                                                                                       |                                                                                                                                                     |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_wt/u_fifo/ram/rd_popping                                                                                                   |                                                                                                                                                     |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[27]                                                                                                        |                                                                                                                                                     |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[76]                                                                                                        |                                                                                                                                                     |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[239]                                                                                                       |                                                                                                                                                     |                3 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[219]                                                                                                       |                                                                                                                                                     |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[240]                                                                                                       |                                                                                                                                                     |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[247]                                                                                                       |                                                                                                                                                     |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[246]                                                                                                       |                                                                                                                                                     |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[224]                                                                                                       |                                                                                                                                                     |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[216]                                                                                                       |                                                                                                                                                     |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[182]                                                                                                       |                                                                                                                                                     |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[64]                                                                                                        |                                                                                                                                                     |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[194]                                                                                                       |                                                                                                                                                     |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[172]                                                                                                       |                                                                                                                                                     |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[211]                                                                                                       |                                                                                                                                                     |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[174]                                                                                                       |                                                                                                                                                     |                4 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/nvdla_cdp_s_lut_le_end_high_0_wren                                                                         | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[210]                                                                                                       |                                                                                                                                                     |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[198]                                                                                                       |                                                                                                                                                     |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[183]                                                                                                       |                                                                                                                                                     |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[176]                                                                                                       |                                                                                                                                                     |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[199]                                                                                                       |                                                                                                                                                     |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[184]                                                                                                       |                                                                                                                                                     |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[2]                                                                                                         |                                                                                                                                                     |                3 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[188]                                                                                                       |                                                                                                                                                     |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[171]                                                                                                       |                                                                                                                                                     |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[195]                                                                                                       |                                                                                                                                                     |                4 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[191]                                                                                                       |                                                                                                                                                     |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[175]                                                                                                       |                                                                                                                                                     |                4 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[74]                                                                                                        |                                                                                                                                                     |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[43]                                                                                                        |                                                                                                                                                     |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[208]                                                                                                       |                                                                                                                                                     |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[179]                                                                                                       |                                                                                                                                                     |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[186]                                                                                                       |                                                                                                                                                     |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[202]                                                                                                       |                                                                                                                                                     |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[48]                                                                                                        |                                                                                                                                                     |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[196]                                                                                                       |                                                                                                                                                     |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[170]                                                                                                       |                                                                                                                                                     |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[180]                                                                                                       |                                                                                                                                                     |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[207]                                                                                                       |                                                                                                                                                     |                3 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[206]                                                                                                       |                                                                                                                                                     |                4 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[204]                                                                                                       |                                                                                                                                                     |                3 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[203]                                                                                                       |                                                                                                                                                     |                3 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[200]                                                                                                       |                                                                                                                                                     |                4 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[178]                                                                                                       |                                                                                                                                                     |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[192]                                                                                                       |                                                                                                                                                     |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[190]                                                                                                       |                                                                                                                                                     |                3 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[187]                                                                                                       |                                                                                                                                                     |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[146]                                                                                                       |                                                                                                                                                     |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[159]                                                                                                       |                                                                                                                                                     |                4 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[155]                                                                                                       |                                                                                                                                                     |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[152]                                                                                                       |                                                                                                                                                     |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[132]                                                                                                       |                                                                                                                                                     |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[151]                                                                                                       |                                                                                                                                                     |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[128]                                                                                                       |                                                                                                                                                     |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[166]                                                                                                       |                                                                                                                                                     |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[139]                                                                                                       |                                                                                                                                                     |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[130]                                                                                                       |                                                                                                                                                     |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[160]                                                                                                       |                                                                                                                                                     |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[136]                                                                                                       |                                                                                                                                                     |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[156]                                                                                                       |                                                                                                                                                     |                3 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[154]                                                                                                       |                                                                                                                                                     |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[150]                                                                                                       |                                                                                                                                                     |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[148]                                                                                                       |                                                                                                                                                     |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[147]                                                                                                       |                                                                                                                                                     |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[138]                                                                                                       |                                                                                                                                                     |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[135]                                                                                                       |                                                                                                                                                     |                3 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[79]                                                                                                        |                                                                                                                                                     |                4 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/nvdla_cdp_s_lut_le_start_high_0_wren                                                                       | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[144]                                                                                                       |                                                                                                                                                     |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[143]                                                                                                       |                                                                                                                                                     |                5 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[163]                                                                                                       |                                                                                                                                                     |                4 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/nvdla_cdp_s_lut_lo_end_high_0_wren                                                                         | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[40]                                                                                                        |                                                                                                                                                     |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[14]                                                                                                        |                                                                                                                                                     |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[51]                                                                                                        |                                                                                                                                                     |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[142]                                                                                                       |                                                                                                                                                     |                3 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[24]                                                                                                        |                                                                                                                                                     |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[131]                                                                                                       |                                                                                                                                                     |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[12]                                                                                                        |                                                                                                                                                     |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[75]                                                                                                        |                                                                                                                                                     |                3 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[20]                                                                                                        |                                                                                                                                                     |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[19]                                                                                                        |                                                                                                                                                     |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                         | design_1_i/smartconnect_1/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                             |                3 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[118]                                                                                                       |                                                                                                                                                     |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo5/dat_fifo_wr_count[5]_i_1__2_n_0                                                                           | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                3 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo6/dat_fifo_wr_count[5]_i_1__1_n_0                                                                           | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                3 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[103]                                                                                                       |                                                                                                                                                     |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_syncfifo/u_sumpd_sync_fifo/ram/re0                                                                     |                                                                                                                                                     |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[22]                                                                                                        |                                                                                                                                                     |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_syncfifo/u_sumpd_sync_fifo/sumpd_wr_count                                                              | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                3 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_ma/u_NV_NVDLA_cmac/u_reg/cmac_a2csb_resp_pd[17]_i_1_n_0                                                                                        | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_ma/u_NV_NVDLA_cmac/u_reg/cmac_a2csb_resp_valid_reg_0[0]                                                                                        |                                                                                                                                                     |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_syncfifo/u_sumpd_sync_fifo/sumpd_rd_count_p0                                                           | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                3 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[18]                                                                                                        |                                                                                                                                                     |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[0]                                                                                                         |                                                                                                                                                     |                5 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[38]                                                                                                        |                                                                                                                                                     |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[63]                                                                                                        |                                                                                                                                                     |                5 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[35]                                                                                                        |                                                                                                                                                     |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[11]                                                                                                        |                                                                                                                                                     |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[26]                                                                                                        |                                                                                                                                                     |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[3]                                                                                                         |                                                                                                                                                     |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[134]                                                                                                       |                                                                                                                                                     |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[164]                                                                                                       |                                                                                                                                                     |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[140]                                                                                                       |                                                                                                                                                     |                3 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[127]                                                                                                       |                                                                                                                                                     |                5 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[168]                                                                                                       |                                                                                                                                                     |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[167]                                                                                                       |                                                                                                                                                     |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_single_reg/req_pd_reg[2]_11[0]                                                                                    | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                3 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[162]                                                                                                       |                                                                                                                                                     |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[158]                                                                                                       |                                                                                                                                                     |                3 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[98]                                                                                                        |                                                                                                                                                     |                3 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[88]                                                                                                        |                                                                                                                                                     |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[92]                                                                                                        |                                                                                                                                                     |                3 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[115]                                                                                                       |                                                                                                                                                     |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                         | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                             |                4 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[108]                                                                                                       |                                                                                                                                                     |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[86]                                                                                                        |                                                                                                                                                     |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff153[6]_i_1_n_0                                                                                          |                                                                                                                                                     |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo7/dat_fifo_wr_count[5]_i_1__0_n_0                                                                           | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_single_reg/req_pd_reg[2]_5[0]                                                                                     | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                3 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff165[6]_i_1_n_0                                                                                          |                                                                                                                                                     |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[116]                                                                                                       |                                                                                                                                                     |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[100]                                                                                                       |                                                                                                                                                     |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[94]                                                                                                        |                                                                                                                                                     |                4 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[90]                                                                                                        |                                                                                                                                                     |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff105[6]_i_1_n_0                                                                                          |                                                                                                                                                     |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff117[6]_i_1_n_0                                                                                          |                                                                                                                                                     |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff121[6]_i_1_n_0                                                                                          |                                                                                                                                                     |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[102]                                                                                                       |                                                                                                                                                     |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff129[6]_i_1_n_0                                                                                          |                                                                                                                                                     |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[126]                                                                                                       |                                                                                                                                                     |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff133[6]_i_1_n_0                                                                                          |                                                                                                                                                     |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[107]                                                                                                       |                                                                                                                                                     |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[106]                                                                                                       |                                                                                                                                                     |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[111]                                                                                                       |                                                                                                                                                     |                3 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[70]                                                                                                        |                                                                                                                                                     |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[96]                                                                                                        |                                                                                                                                                     |                3 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[99]                                                                                                        |                                                                                                                                                     |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[110]                                                                                                       |                                                                                                                                                     |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[112]                                                                                                       |                                                                                                                                                     |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[124]                                                                                                       |                                                                                                                                                     |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/i___132_n_0                                                                                                            | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff145[6]_i_1_n_0                                                                                          |                                                                                                                                                     |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                       | design_1_i/smartconnect_1/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/clear                                                                            |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff149[6]_i_1_n_0                                                                                          |                                                                                                                                                     |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[123]                                                                                                       |                                                                                                                                                     |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff113[6]_i_1_n_0                                                                                          |                                                                                                                                                     |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[114]                                                                                                       |                                                                                                                                                     |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff157[6]_i_1_n_0                                                                                          |                                                                                                                                                     |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff17[6]_i_1_n_0                                                                                           |                                                                                                                                                     |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[122]                                                                                                       |                                                                                                                                                     |                5 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo1/dat_fifo_wr_count[5]_i_1__6_n_0                                                                           | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                3 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[84]                                                                                                        |                                                                                                                                                     |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[87]                                                                                                        |                                                                                                                                                     |                5 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[91]                                                                                                        |                                                                                                                                                     |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[95]                                                                                                        |                                                                                                                                                     |                4 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff181[6]_i_1_n_0                                                                                          |                                                                                                                                                     |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[54]                                                                                                        |                                                                                                                                                     |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo2/dat_fifo_wr_count[5]_i_1__5_n_0                                                                           | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                3 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff109[6]_i_1_n_0                                                                                          |                                                                                                                                                     |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff173[6]_i_1_n_0                                                                                          |                                                                                                                                                     |                4 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff137[6]_i_1_n_0                                                                                          |                                                                                                                                                     |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[104]                                                                                                       |                                                                                                                                                     |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[120]                                                                                                       |                                                                                                                                                     |                3 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/wa[119]                                                                                                       |                                                                                                                                                     |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff125[6]_i_1_n_0                                                                                          |                                                                                                                                                     |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_cmd_fifo/cmd_fifo_rd_count_p                                                                                         | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/nvdla_cdp_s_lut_lo_start_high_0_wren                                                                       | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff141[6]_i_1_n_0                                                                                          |                                                                                                                                                     |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[28]                                                                       |                                                                                                                                                     |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[14]                                                                       |                                                                                                                                                     |                6 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[7]                                                                        |                                                                                                                                                     |                6 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_syncfifo/u_data_sync_fifo/ram/re0                                                                      |                                                                                                                                                     |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[47]                                                                       |                                                                                                                                                     |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/rsp_img_p0_planar0_en                                                                                             | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                1 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/rsp_img_p0_planar1_en                                                                                             | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[46]                                                                       |                                                                                                                                                     |                5 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[6]                                                                        |                                                                                                                                                     |                1 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[34]                                                                       |                                                                                                                                                     |                1 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_syncfifo/u_data_sync_fifo/ram/rd_pushing                                                               | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[8]                                                                        |                                                                                                                                                     |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[15]                                                                       |                                                                                                                                                     |                1 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/req_pd_reg[4]_3[0]                                                                                         | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                1 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/req_pd_reg[1]_0[0]                                                                                         | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                1 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_syncfifo/u_data_sync_fifo/data_wr_count                                                                | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[19]                                                                       |                                                                                                                                                     |                1 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_wl/wt_rsp_byte_remain_last_en                                                                                               | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[10]                                                                       |                                                                                                                                                     |                1 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[27]                                                                       |                                                                                                                                                     |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[11]                                                                       |                                                                                                                                                     |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/bank0_uram_0/unit2d_en_reg[0]                                                                                  |                                                                                                                                                     |                4 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/mem_raddr_d0                                                                                                   | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_a/u_NV_NVDLA_cacc/u_assembly_ctrl/E[0]                                                                                                         | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[26]                                                                       |                                                                                                                                                     |                1 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[12]                                                                       |                                                                                                                                                     |                1 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_a/u_NV_NVDLA_cacc/u_assembly_ctrl/accu_valid                                                                                                   | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/re010_out                                                                                                      |                                                                                                                                                     |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/re07_out                                                                                                       |                                                                                                                                                     |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/re016_out                                                                                                      |                                                                                                                                                     |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[42]                                                                       |                                                                                                                                                     |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_sg/reg2dp_op_en_reg_reg[2]_2[0]                                                                                             | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[40]                                                                       |                                                                                                                                                     |                1 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[20]                                                                       |                                                                                                                                                     |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[16]                                                                       |                                                                                                                                                     |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[22]                                                                       |                                                                                                                                                     |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[35]                                                                       |                                                                                                                                                     |                1 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[4]                                                                        |                                                                                                                                                     |                1 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[38]                                                                       |                                                                                                                                                     |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/req_pd_reg[0]_2[0]                                                                                    | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[3]                                                                        |                                                                                                                                                     |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/req_pd_reg[0][0]                                                                                      | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[39]                                                                       |                                                                                                                                                     |                1 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[0]                                                                        |                                                                                                                                                     |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_fifo/ram/wr_req_in_reg[0]                                                                     | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_fifo/ram/rd_enable                                                                            |                                                                                                                                                     |                1 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[43]                                                                       |                                                                                                                                                     |                4 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_dc/last_dc0                                                                                                                | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[23]                                                                       |                                                                                                                                                     |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[24]                                                                       |                                                                                                                                                     |                1 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[31]                                                                       |                                                                                                                                                     |                7 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[32]                                                                       |                                                                                                                                                     |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[75]                                                                       |                                                                                                                                                     |                1 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[84]                                                                       |                                                                                                                                                     |                1 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[56]                                                                       |                                                                                                                                                     |                1 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_dc/u_fifo/wr_pushing                                                                                                       | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_dc/u_fifo/ram/rd_enable                                                                                                    |                                                                                                                                                     |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[68]                                                                       |                                                                                                                                                     |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/re013_out                                                                                                      |                                                                                                                                                     |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/nvdla_sdp_d_dp_bs_cfg_0_wren                                                                               | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                1 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/nvdla_sdp_d_dp_ew_cfg_0_wren_0                                                                             | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/re0                                                                                                            |                                                                                                                                                     |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/nvdla_sdp_d_dp_bs_cfg_0_wren_1                                                                             | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/nvdla_sdp_d_dp_bn_cfg_0_wren                                                                               | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_syncfifo/u_data_sync_fifo/data_rd_count_p0                                                             | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                4 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[88]                                                                       |                                                                                                                                                     |                1 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[90]                                                                       |                                                                                                                                                     |                1 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/nvdla_sdp_d_dp_ew_cfg_0_wren                                                                               | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                1 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/nvdla_sdp_d_dp_bn_cfg_0_wren_2                                                                             | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/re019_out                                                                                                      |                                                                                                                                                     |                1 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/req_pd_reg[1]_4[0]                                                                                         | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                1 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_ctrl/last_img1                                                                                                       | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/req_pd_reg[4]_11[0]                                                                                        | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                1 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_syncfifo/u_info_sync_fifo/ram/rd_pushing                                                               | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/rd_popping                                                                   | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[2]                                                                        |                                                                                                                                                     |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_syncfifo/u_info_sync_fifo/ram/re0                                                                      |                                                                                                                                                     |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[58]                                                                       |                                                                                                                                                     |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/rd_popping                                                                   |                                                                                                                                                     |                5 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/re022_out                                                                                                      |                                                                                                                                                     |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/rd_pushing                                                                   | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_syncfifo/u_info_sync_fifo/info_rd_count_p0                                                             | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/stripe_cnt                                                                                                               | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff9[10]_i_1_n_0                                                          |                                                                                                                                                     |                5 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_syncfifo/u_info_sync_fifo/info_wr_count                                                                | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[60]                                                                       |                                                                                                                                                     |                1 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff89[10]_i_1_n_0                                                         |                                                                                                                                                     |                5 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff93[10]_i_1_n_0                                                         |                                                                                                                                                     |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff81[10]_i_1_n_0                                                         |                                                                                                                                                     |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff69[10]_i_1_n_0                                                         |                                                                                                                                                     |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff45[10]_i_1_n_0                                                         |                                                                                                                                                     |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff85[10]_i_1_n_0                                                         |                                                                                                                                                     |                1 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff57[10]_i_1_n_0                                                         |                                                                                                                                                     |                1 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff61[10]_i_1_n_0                                                         |                                                                                                                                                     |                5 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff49[10]_i_1_n_0                                                         |                                                                                                                                                     |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff65[10]_i_1_n_0                                                         |                                                                                                                                                     |                1 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff53[10]_i_1_n_0                                                         |                                                                                                                                                     |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[70]                                                                       |                                                                                                                                                     |                1 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff77[10]_i_1_n_0                                                         |                                                                                                                                                     |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff73[10]_i_1_n_0                                                         |                                                                                                                                                     |                4 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[63]                                                                       |                                                                                                                                                     |                4 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[80]                                                                       |                                                                                                                                                     |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[59]                                                                       |                                                                                                                                                     |                4 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[82]                                                                       |                                                                                                                                                     |                1 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[62]                                                                       |                                                                                                                                                     |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[55]                                                                       |                                                                                                                                                     |                4 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[50]                                                                       |                                                                                                                                                     |                1 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[52]                                                                       |                                                                                                                                                     |                1 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[54]                                                                       |                                                                                                                                                     |                1 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[64]                                                                       |                                                                                                                                                     |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[66]                                                                       |                                                                                                                                                     |                1 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff5[10]_i_1_n_0                                                          |                                                                                                                                                     |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff41[10]_i_1_n_0                                                         |                                                                                                                                                     |                1 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff97[10]_i_1_n_0                                                         |                                                                                                                                                     |                1 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff33[10]_i_1_n_0                                                         |                                                                                                                                                     |                1 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[67]                                                                       |                                                                                                                                                     |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[48]                                                                       |                                                                                                                                                     |                1 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[79]                                                                       |                                                                                                                                                     |                5 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[83]                                                                       |                                                                                                                                                     |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff29[10]_i_1_n_0                                                         |                                                                                                                                                     |                1 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[78]                                                                       |                                                                                                                                                     |                5 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[74]                                                                       |                                                                                                                                                     |                6 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[71]                                                                       |                                                                                                                                                     |                1 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[72]                                                                       |                                                                                                                                                     |                1 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[76]                                                                       |                                                                                                                                                     |                5 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[51]                                                                       |                                                                                                                                                     |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[86]                                                                       |                                                                                                                                                     |                1 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[87]                                                                       |                                                                                                                                                     |                1 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[106]                                                                      |                                                                                                                                                     |                4 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[95]                                                                       |                                                                                                                                                     |                5 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[100]                                                                      |                                                                                                                                                     |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[94]                                                                       |                                                                                                                                                     |                6 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[96]                                                                       |                                                                                                                                                     |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[99]                                                                       |                                                                                                                                                     |                6 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[120]                                                                      |                                                                                                                                                     |                5 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[116]                                                                      |                                                                                                                                                     |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff25[10]_i_1_n_0                                                         |                                                                                                                                                     |                1 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff21[10]_i_1_n_0                                                         |                                                                                                                                                     |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff113[10]_i_1_n_0                                                        |                                                                                                                                                     |                1 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[108]                                                                      |                                                                                                                                                     |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[102]                                                                      |                                                                                                                                                     |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[107]                                                                      |                                                                                                                                                     |                1 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[124]                                                                      |                                                                                                                                                     |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/di_d[10]_i_1__0_n_0                                                          |                                                                                                                                                     |                1 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff117[10]_i_1_n_0                                                        |                                                                                                                                                     |                1 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff109[10]_i_1_n_0                                                        |                                                                                                                                                     |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[118]                                                                      |                                                                                                                                                     |                1 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[119]                                                                      |                                                                                                                                                     |                1 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff1[10]_i_1_n_0                                                          |                                                                                                                                                     |                1 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[122]                                                                      |                                                                                                                                                     |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[91]                                                                       |                                                                                                                                                     |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[103]                                                                      |                                                                                                                                                     |                1 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[110]                                                                      |                                                                                                                                                     |                4 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[92]                                                                       |                                                                                                                                                     |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[98]                                                                       |                                                                                                                                                     |                7 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[104]                                                                      |                                                                                                                                                     |                1 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[123]                                                                      |                                                                                                                                                     |                1 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[112]                                                                      |                                                                                                                                                     |                1 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_wt/u_fifo/wr_pushing                                                                                                       | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff17[10]_i_1_n_0                                                         |                                                                                                                                                     |                1 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[126]                                                                      |                                                                                                                                                     |                6 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[115]                                                                      |                                                                                                                                                     |                1 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff125[10]_i_1_n_0                                                        |                                                                                                                                                     |                4 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff105[10]_i_1_n_0                                                        |                                                                                                                                                     |                1 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff13[10]_i_1_n_0                                                         |                                                                                                                                                     |                1 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[111]                                                                      |                                                                                                                                                     |                1 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[114]                                                                      |                                                                                                                                                     |                1 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_sg/u_wt_fifo/FSM_sequential_cur_state_reg[0]_2[0]                                                                           | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff121[10]_i_1_n_0                                                        |                                                                                                                                                     |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff37[10]_i_1_n_0                                                         |                                                                                                                                                     |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[127]                                                                      |                                                                                                                                                     |                4 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff101[10]_i_1_n_0                                                        |                                                                                                                                                     |                1 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[18]                                                                       |                                                                                                                                                     |                1 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[30]                                                                       |                                                                                                                                                     |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[44]                                                                       |                                                                                                                                                     |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/wa[36]                                                                       |                                                                                                                                                     |                1 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_wt/u_fifo/ram/rd_enable                                                                                                    |                                                                                                                                                     |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/sub_lbuf_dout_done0                                                                                            | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo7/ram/wa[26]                                                                                          |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo7/ram/wa[25]                                                                                          |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo7/ram/wa[10]                                                                                          |                                                                                                                                                     |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/rd_pout_data_stage2                                                                                            | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo7/ram/wa[28]                                                                                          |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo7/ram/wa[29]                                                                                          |                                                                                                                                                     |                5 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/mem_re_last_2d1                                                                                                | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo7/ram/wa[27]                                                                                          |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo7/ram/wa[21]                                                                                          |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo7/ram/wa[30]                                                                                          |                                                                                                                                                     |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo7/ram/wa[1]                                                                                           |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo7/ram/wa[5]                                                                                           |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo7/ram/wa[7]                                                                                           |                                                                                                                                                     |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo7/ram/wa[2]                                                                                           |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo7/ram/wa[4]                                                                                           |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo7/ram/wa[12]                                                                                          |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo7/ram/wa[13]                                                                                          |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo7/ram/wa[17]                                                                                          |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo7/ram/wa[19]                                                                                          |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo7/ram/wa[22]                                                                                          |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo7/ram/wa[24]                                                                                          |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo7/ram/wa[9]                                                                                           |                                                                                                                                                     |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo7/ram/wa[0]                                                                                           |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo7/ram/wa[8]                                                                                           |                                                                                                                                                     |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo7/ram/wa[31]                                                                                          |                                                                                                                                                     |                6 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo7/dat_fifo_rd_pd[7]_i_1__11_n_0                                                                       |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p1/E[0]                                                                                       | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                6 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_core/u_dpout_unpack/pack_seg0                                                                                               | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_core/u_dpout_unpack/pack_seg0[7]_i_1_n_0                                |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_core/u_dpout_unpack/pack_seg1                                                                                               | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_core/u_dpout_unpack/pack_seg1[7]_i_1_n_0                                |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_core/u_dpout_unpack/pack_seg2                                                                                               | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_core/u_dpout_unpack/pack_seg2[7]_i_1_n_0                                |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_core/u_dpout_unpack/pack_seg3                                                                                               | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_core/u_dpout_unpack/pack_seg3[7]_i_1_n_0                                |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_core/u_dpout_unpack/pack_seg5                                                                                               | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_core/u_dpout_unpack/pack_seg5[7]_i_1_n_0                                |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_core/u_dpout_unpack/pack_seg7                                                                                               | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_core/u_dpout_unpack/pack_seg7[7]_i_1_n_0                                |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_core/u_dpout_unpack/pack_seg6                                                                                               | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_core/u_dpout_unpack/pack_seg6[7]_i_1_n_0                                |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_core/u_dpout_unpack/pack_seg4                                                                                               | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_core/u_dpout_unpack/pack_seg4[7]_i_1_n_0                                |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_core/skid_flop_core2pdp_pd0                                                                                                 |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                  | design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                              |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                      |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_pipelined.mesg_reg                                                 |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_qual                             |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg                                      |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/E[0]                                                                 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                      |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_a/u_NV_NVDLA_cacc/u_delivery_buffer/data_left_mask[7]_i_1_n_0                                                                                  | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank1_ram1_rd_en_d1_reg_0                                                                                                    |                                                                                                                                                     |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank21_ram0_rd_en_d1_reg_0                                                                                                   |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank20_ram1_rd_en_d1_reg_0                                                                                                   |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank21_ram1_rd_en_d1_reg_0                                                                                                   |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank20_ram0_rd_en_d1_reg_0                                                                                                   |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank22_ram1_rd_en_d1_reg_0                                                                                                   |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank22_ram0_rd_en_d1_reg_0                                                                                                   |                                                                                                                                                     |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank23_ram0_rd_en_d1_reg_0                                                                                                   |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank23_ram1_rd_en_d1_reg_0                                                                                                   |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank25_ram1_rd_en_d1_reg_0                                                                                                   |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank24_ram0_rd_en_d1_reg_0                                                                                                   |                                                                                                                                                     |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank25_ram0_rd_en_d1_reg_0                                                                                                   |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank24_ram1_rd_en_d1_reg_0                                                                                                   |                                                                                                                                                     |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank27_ram1_rd_en_d1_reg_0                                                                                                   |                                                                                                                                                     |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank26_ram0_rd_en_d1_reg_0                                                                                                   |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank27_ram0_rd_en_d1_reg_0                                                                                                   |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank26_ram1_rd_en_d1_reg_0                                                                                                   |                                                                                                                                                     |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank29_ram1_rd_en_d1_reg_0                                                                                                   |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank28_ram0_rd_en_d1_reg_0                                                                                                   |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank28_ram1_rd_en_d1_reg_0                                                                                                   |                                                                                                                                                     |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank29_ram0_rd_en_d1_reg_0                                                                                                   |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank2_ram1_rd_en_d1_reg_0                                                                                                    |                                                                                                                                                     |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank2_ram0_rd_en_d1_reg_0                                                                                                    |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank30_ram1_rd_en_d1_reg_0                                                                                                   |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank30_ram0_rd_en_d1_reg_0                                                                                                   |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank31_ram0_rd_en_d1_reg_0                                                                                                   |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank3_ram0_rd_en_d1_reg_0                                                                                                    |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank31_ram1_rd_en_d1_reg_0                                                                                                   |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank3_ram1_rd_en_d1_reg_0                                                                                                    |                                                                                                                                                     |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank4_ram1_rd_en_d1_reg_0                                                                                                    |                                                                                                                                                     |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank4_ram0_rd_en_d1_reg_0                                                                                                    |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank5_ram1_rd_en_d1_reg_0                                                                                                    |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank5_ram0_rd_en_d1_reg_0                                                                                                    |                                                                                                                                                     |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank6_ram1_rd_en_d1_reg_0                                                                                                    |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank6_ram0_rd_en_d1_reg_0                                                                                                    |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank7_ram0_rd_en_d1_reg_0                                                                                                    |                                                                                                                                                     |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank7_ram1_rd_en_d1_reg_0                                                                                                    |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank8_ram1_rd_en_d1_reg_0                                                                                                    |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank9_ram0_rd_en_d1_reg_0                                                                                                    |                                                                                                                                                     |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank8_ram0_rd_en_d1_reg_0                                                                                                    |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank9_ram1_rd_en_d1_reg_0                                                                                                    |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                      | design_1_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                               |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank18_ram1_rd_en_d1_reg_0                                                                                                   |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank19_ram0_rd_en_d1_reg_0                                                                                                   |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank19_ram1_rd_en_d1_reg_0                                                                                                   |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank1_ram0_rd_en_d1_reg_0                                                                                                    |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank0_ram0_rd_en_d1_reg_0                                                                                                    |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank0_ram1_rd_en_d1_reg_0                                                                                                    |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank11_ram0_rd_en_d1_reg_0                                                                                                   |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank10_ram0_rd_en_d1_reg_0                                                                                                   |                                                                                                                                                     |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank11_ram1_rd_en_d1_reg_0                                                                                                   |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank10_ram1_rd_en_d1_reg_0                                                                                                   |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank12_ram1_rd_en_d1_reg_0                                                                                                   |                                                                                                                                                     |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank13_ram1_rd_en_d1_reg_0                                                                                                   |                                                                                                                                                     |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank13_ram0_rd_en_d1_reg_0                                                                                                   |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank12_ram0_rd_en_d1_reg_0                                                                                                   |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank15_ram1_rd_en_d1_reg_0                                                                                                   |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank14_ram0_rd_en_d1_reg_0                                                                                                   |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank15_ram0_rd_en_d1_reg_0                                                                                                   |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank14_ram1_rd_en_d1_reg_0                                                                                                   |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank17_ram1_rd_en_d1_reg_0                                                                                                   |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank16_ram0_rd_en_d1_reg_0                                                                                                   |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank17_ram0_rd_en_d1_reg_0                                                                                                   |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank16_ram1_rd_en_d1_reg_0                                                                                                   |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank18_ram0_rd_en_d1_reg_0                                                                                                   |                                                                                                                                                     |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_cvt/cvt_out_pad_vld_d1                                                                                                     | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_cvt/cvt_out_pad_vld_d2                                                                                                     | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_cvt/cvt_out_pad_vld_d3                                                                                                     | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_cvt/cvt_out_pad_vld_d4                                                                                                     | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_cvt/oprand_1_7_d0                                                                                                          | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_cvt/oprand_0_0_d0[16]_i_1_n_0                                          |                8 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_dc/u_fifo/ram/M_reg_0_63_0_2_i_1__4_n_0                                                                                    |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_dc/u_fifo/ram/M_reg_64_127_0_2_i_1__2_n_0                                                                                  |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_dc/u_fifo/wr_count[7]_i_1__2_n_0                                                                                           | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/pk_rsp_planar1_c0_en                                                                                            | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/pk_out_vld_reg_0                                                                                                | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/pk_rsp_planar1_c1_en                                                                                            | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_fifo/wr_count[7]_i_1__1_n_0                                                                   | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/rsp_img_p0_vld_d1_w                                                                                               | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/nvdla_cdma_s_arbiter_0_wren                                                                           | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/req_pd_reg[3]_9[0]                                                                                    | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                5 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/u_NV_NVDLA_PDP_cal1d_info_fifo/E[0]                                                                            | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/req_pd_reg[3]_0[0]                                                                                    | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/req_pd_reg[3]_10[0]                                                                                   | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p1/pipe_spt2cvt_cmd_pd_reg[0]_1[0]                                                                   |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/req_pd_reg[3][0]                                                                                      | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                5 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p1/pipe_spt2cvt_cmd_pd_reg[0]_3[0]                                                                   |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p1/pipe_spt2cvt_cmd_pd_reg[0]_5[0]                                                                   |                                                                                                                                                     |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p1/pipe_spt2cvt_cmd_pd_reg[1]_1[0]                                                                   |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/head3[7]_i_1_n_0                                                                                                |                                                                                                                                                     |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/head1[7]_i_1_n_0                                                                                                |                                                                                                                                                     |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/head2[7]_i_1_n_0                                                                                                |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/head0[7]_i_1_n_0                                                                                                |                                                                                                                                                     |                5 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/adr_ram/cq_rd_count1_reg[0]                                                                                     |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_wt/u_fifo/ram/M_reg_64_127_0_2_i_1__1_n_0                                                                                  |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_wt/u_fifo/ram/M_reg_0_63_0_2_i_1__3_n_0                                                                                    |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_wt/u_fifo/wr_count                                                                                                         | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_out_bypass_data1                                                                                                     |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_out_bypass_data120_out                                                                                               |                                                                                                                                                     |                6 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_out_bypass_data132_out                                                                                               |                                                                                                                                                     |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_out_bypass_data126_out                                                                                               |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_out_bypass_data138_out                                                                                               |                                                                                                                                                     |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_out_bypass_data135_out                                                                                               |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_out_bypass_data123_out                                                                                               |                                                                                                                                                     |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_out_bypass_data129_out                                                                                               |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/E[0]                                                                                      | design_1_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                      |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dl_out_mask1                                                                                                             | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_reg/u_single_reg/req_pd_reg[5]_0[0]                                                                                  | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_reg/u_single_reg/E[0]                                                                                                | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/rsp_sft_cnt_l0_en                                                                                                        | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/rsp_sft_cnt_l1_ori_en                                                                                                    | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/rsp_sft_cnt_l1_en                                                                                                        | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/rsp_sft_cnt_l0_ori_en                                                                                                    | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/rsp_sft_cnt_l2_en                                                                                                        | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/rsp_sft_cnt_l3_ori_en                                                                                                    | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/rsp_sft_cnt_l2_ori_en                                                                                                    | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/rsp_sft_cnt_l3_en                                                                                                        | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_reg/u_single_reg/req_pd_reg[0]_4[0]                                                                                  | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_out_mask[5]                                                                                                          |                                                                                                                                                     |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_out_mask[1]                                                                                                          |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_out_mask[7]                                                                                                          |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_out_mask[3]                                                                                                          |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_out_mask[6]                                                                                                          |                                                                                                                                                     |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_out_mask[4]                                                                                                          |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_out_mask[0]                                                                                                          |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_out_mask[2]                                                                                                          |                                                                                                                                                     |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dl_out_mask__0[1]                                                                                                        |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dl_out_mask__0[2]                                                                                                        |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dl_out_mask__0[3]                                                                                                        |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dl_out_mask__0[4]                                                                                                        |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dl_out_mask__0[5]                                                                                                        |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dl_out_mask[0]                                                                                                           |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dl_out_mask__0[7]                                                                                                        |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dl_out_mask__0[6]                                                                                                        |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2mac_dat_a_mask[2]                                                                                                     |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2mac_dat_a_mask[0]                                                                                                     |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2mac_dat_a_mask[3]                                                                                                     |                                                                                                                                                     |                5 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2mac_dat_a_mask[6]                                                                                                     |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2mac_dat_a_mask[5]                                                                                                     |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2mac_dat_a_mask[4]                                                                                                     |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2mac_dat_a_mask[7]                                                                                                     |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2mac_dat_a_mask[1]                                                                                                     |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_reg/u_single_reg/req_pd_reg[5]_2[0]                                                                                  | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_dual_reg_d1/wr_subcube_dat_done                                                                                       | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_ro7_fifo/wa[14]                                                                                                      |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_ro7_fifo/wa[13]                                                                                                      |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_ro7_fifo/wa[12]                                                                                                      |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_ro7_fifo/wa[8]                                                                                                       |                                                                                                                                                     |                5 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_ro7_fifo/wa[10]                                                                                                      |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_ro7_fifo/wa[11]                                                                                                      |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_sg/u_dat_fifo/ram/rd_count_reg[2][0]                                                                                        | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_ro7_fifo/wa[0]                                                                                                       |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_ro7_fifo/wa[9]                                                                                                       |                                                                                                                                                     |                5 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_ro7_fifo/wa[7]                                                                                                       |                                                                                                                                                     |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_ro7_fifo/wa[6]                                                                                                       |                                                                                                                                                     |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_sg/u_wt_fifo/FSM_sequential_cur_state_reg[0][0]                                                                             | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_ro7_fifo/wa[5]                                                                                                       |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_ro7_fifo/wa[4]                                                                                                       |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_ro7_fifo/wa[3]                                                                                                       |                                                                                                                                                     |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_ro7_fifo/wa[2]                                                                                                       |                                                                                                                                                     |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_ro7_fifo/wa[1]                                                                                                       |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_wl/u_dec/valid_d2                                                                                                           |                                                                                                                                                     |                5 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_wl/u_dec/valid_d1                                                                                                           | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_wl/u_dec/vec_data_04_d2[7]_i_1_n_0                                      |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_wl/u_dec/valid_d1                                                                                                           | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_wl/u_dec/vec_data_06_d2[7]_i_1_n_0                                      |                5 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_wl/u_dec/valid_d1                                                                                                           | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_wl/u_dec/vec_data_07_d2[7]_i_1_n_0                                      |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_wl/u_dec/valid_d1                                                                                                           | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_wl/u_dec/vec_data_05_d2[7]_i_1_n_0                                      |                5 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_wl/u_dec/valid_d1                                                                                                           | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_wl/u_dec/sc2mac_out_a_mask[4]                                                                                               |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_wl/u_dec/sc2mac_out_b_mask[2]                                                                                               |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_wl/u_dec/sc2mac_out_b_mask[3]                                                                                               |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_wl/u_dec/sc2mac_out_b_mask[4]                                                                                               |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_wl/u_dec/sc2mac_out_a_mask[3]                                                                                               |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_wl/u_dec/sc2mac_out_b_mask[6]                                                                                               |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_wl/u_dec/sc2mac_out_a_mask[1]                                                                                               |                                                                                                                                                     |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_wl/u_dec/sc2mac_out_a_mask[5]                                                                                               |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_wl/u_dec/sc2mac_out_a_mask[7]                                                                                               |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_wl/u_dec/sc2mac_out_b_mask[7]                                                                                               |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_wl/u_dec/sc2mac_out_a_mask[0]                                                                                               |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_wl/u_dec/sc2mac_out_b_mask[0]                                                                                               |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_wl/u_dec/sc2mac_out_b_mask[5]                                                                                               |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_wl/u_dec/sc2mac_out_a_mask[2]                                                                                               |                                                                                                                                                     |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_wl/u_dec/sc2mac_out_a_mask[6]                                                                                               |                                                                                                                                                     |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_wl/u_dec/sc2mac_out_b_mask[1]                                                                                               |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo7/dat_fifo_rd_count_p_reg[5]_0                                                                              |                                                                                                                                                     |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_wl/dec_input_pipe_valid                                                                                                     | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo7/ram/wa__0[20]                                                                                             |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo7/ram/wa__0[15]                                                                                             |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo7/ram/wa__0[30]                                                                                             |                                                                                                                                                     |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo7/ram/wa__0[26]                                                                                             |                                                                                                                                                     |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo7/ram/wa__0[24]                                                                                             |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo7/ram/wa__0[12]                                                                                             |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo7/ram/wa__0[10]                                                                                             |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_wl/wt_byte_last_reg_en                                                                                                      | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo7/ram/wa__0[28]                                                                                             |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo7/ram/wa__0[11]                                                                                             |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_wl/wt_req_mask_en_d1                                                                                                        | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_wl/wt_req_pipe_valid                                                                                                        | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo7/ram/wa__0[8]                                                                                              |                                                                                                                                                     |                5 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_wl/wt_rsp_mask_en_d3                                                                                                        | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_wl/wt_rsp_mask_en_d4                                                                                                        | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_wl/wt_rsp_mask_en_d1                                                                                                        | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_wl/wt_rsp_mask_en_d6                                                                                                        | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_wl/wt_rsp_mask_en_d2                                                                                                        | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo7/ram/wa__0[18]                                                                                             |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo7/ram/wa__0[14]                                                                                             |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_wl/wt_rsp_mask_en_d5                                                                                                        | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo7/ram/wa__0[7]                                                                                              |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo7/ram/wa__0[22]                                                                                             |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo7/ram/wa__0[31]                                                                                             |                                                                                                                                                     |                6 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo7/ram/wa__0[6]                                                                                              |                                                                                                                                                     |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_wl/sc2mac_wt_a_mask[1]                                                                                                      |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_wl/sc2mac_wt_a_mask[2]                                                                                                      |                                                                                                                                                     |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_wl/sc2mac_wt_a_mask[6]                                                                                                      |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_wl/sc2mac_wt_a_mask[4]                                                                                                      |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_wl/sc2mac_wt_a_mask[0]                                                                                                      |                                                                                                                                                     |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_wl/sc2mac_wt_a_mask[7]                                                                                                      |                                                                                                                                                     |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_wl/sc2mac_wt_a_mask[3]                                                                                                      |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_wl/sc2mac_wt_a_mask[5]                                                                                                      |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_wl/sc2mac_wt_b_mask[5]                                                                                                      |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_wl/sc2mac_wt_b_mask[7]                                                                                                      |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_wl/sc2mac_wt_b_mask[2]                                                                                                      |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_wl/sc2mac_wt_b_mask[3]                                                                                                      |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_wl/sc2mac_wt_b_mask[1]                                                                                                      |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_wl/sc2mac_wt_b_mask[4]                                                                                                      |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_wl/sc2mac_wt_b_mask[0]                                                                                                      |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo7/ram/wa__0[4]                                                                                              |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_wl/sc2mac_wt_b_mask[6]                                                                                                      |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo7/ram/wa__0[16]                                                                                             |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo7/ram/wa__0[27]                                                                                             |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/p_1_in44_in                                                                                                 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                5 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/p_1_in52_in                                                                                                 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                5 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/p_1_in                                                                                                      | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                5 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt0_sd_data163_out                                                                                          |                                                                                                                                                     |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt0_sd_data166_out                                                                                          |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt0_sd_data162_out                                                                                          |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt0_sd_data161_out                                                                                          |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt0_sd_data164_out                                                                                          |                                                                                                                                                     |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt0_sd_data165_out                                                                                          |                                                                                                                                                     |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt0_sd_data1                                                                                                |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt0_sd_data160_out                                                                                          |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt1_sd_data155_out                                                                                          |                                                                                                                                                     |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt1_sd_data156_out                                                                                          |                                                                                                                                                     |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt1_sd_data157_out                                                                                          |                                                                                                                                                     |                7 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt1_sd_data158_out                                                                                          |                                                                                                                                                     |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt1_sd_data159_out                                                                                          |                                                                                                                                                     |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt1_sd_data153_out                                                                                          |                                                                                                                                                     |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt1_sd_data1                                                                                                |                                                                                                                                                     |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt1_sd_data154_out                                                                                          |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt2_sd_data1                                                                                                |                                                                                                                                                     |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt2_sd_data149_out                                                                                          |                                                                                                                                                     |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt2_sd_data151_out                                                                                          |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt2_sd_data147_out                                                                                          |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt2_sd_data150_out                                                                                          |                                                                                                                                                     |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt2_sd_data148_out                                                                                          |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt2_sd_data146_out                                                                                          |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt2_sd_data145_out                                                                                          |                                                                                                                                                     |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt3_sd_data138_out                                                                                          |                                                                                                                                                     |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt3_sd_data136_out                                                                                          |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt3_sd_data1                                                                                                |                                                                                                                                                     |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt3_sd_data132_out                                                                                          |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt3_sd_data134_out                                                                                          |                                                                                                                                                     |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt3_sd_data142_out                                                                                          |                                                                                                                                                     |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt3_sd_data140_out                                                                                          |                                                                                                                                                     |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt3_sd_data143_out                                                                                          |                                                                                                                                                     |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt_pre_sel_reg_n_0_[0]                                                                                      | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                7 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo7/ram/wa__0[19]                                                                                             |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo7/ram/wa__0[3]                                                                                              |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo7/ram/wa__0[23]                                                                                             |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_rt_in/in_rt_wt_pvld_d2_reg_4[0]                                                                                    |                                                                                                                                                     |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo7/ram/wa__0[2]                                                                                              |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo7/ram/wa__0[0]                                                                                              |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo7/ram/ram_ff29[7]_i_1__14_n_0                                                                               |                                                                                                                                                     |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo7/ram/ram_ff9[7]_i_1__14_n_0                                                                                |                                                                                                                                                     |                5 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo7/ram/ram_ff5[7]_i_1__14_n_0                                                                                |                                                                                                                                                     |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo7/ram/ram_ff25[7]_i_1__14_n_0                                                                               |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo7/ram/ram_ff1[7]_i_1__14_n_0                                                                                |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo7/ram/ram_ff21[7]_i_1__14_n_0                                                                               |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo7/ram/ram_ff13[7]_i_1__14_n_0                                                                               |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_rt_in/dat_pre_data125_out                                                                                          |                                                                                                                                                     |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_rt_in/dat_pre_data127_out                                                                                          |                                                                                                                                                     |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_rt_in/in_rt_dat_pvld_d2_reg_0                                                                                      | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                5 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_rt_in/in_wt_pvld                                                                                                   | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                6 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_rt_in/dat_pre_data119_out                                                                                          |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_rt_in/E[0]                                                                                                         |                                                                                                                                                     |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_rt_in/dat_pre_data1                                                                                                |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_rt_in/dat_pre_data129_out                                                                                          |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_rt_in/dat_pre_data117_out                                                                                          |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_rt_in/dat_pre_data121_out                                                                                          |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_rt_in/dat_pre_data123_out                                                                                          |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_rt_in/in_rt_wt_mask_d1__0[3]                                                                                       |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_rt_in/in_rt_wt_mask_d1[0]                                                                                          |                                                                                                                                                     |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_rt_in/in_rt_wt_mask_d1__0[1]                                                                                       |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_rt_in/in_rt_wt_mask_d1__0[6]                                                                                       |                                                                                                                                                     |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_rt_in/in_rt_wt_pvld_d2_reg_0[0]                                                                                    |                                                                                                                                                     |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_rt_in/in_rt_wt_mask_d1__0[2]                                                                                       |                                                                                                                                                     |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_rt_in/in_rt_wt_mask_d1__0[5]                                                                                       |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_rt_in/in_rt_wt_pvld_d2_reg_1[0]                                                                                    |                                                                                                                                                     |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_rt_in/in_rt_wt_pvld_d2_reg_2[0]                                                                                    |                                                                                                                                                     |                6 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_rt_in/in_rt_wt_mask_d1__0[7]                                                                                       |                                                                                                                                                     |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_rt_in/in_rt_wt_pvld_d2_reg_3[0]                                                                                    |                                                                                                                                                     |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_rt_in/in_rt_wt_mask_d1__0[4]                                                                                       |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_rt_in/in_rt_wt_pvld_d2_reg_5[0]                                                                                    |                                                                                                                                                     |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_rt_in/in_rt_wt_pvld_d2_reg_6[0]                                                                                    |                                                                                                                                                     |                5 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo7/ram/ram_ff17[7]_i_1__14_n_0                                                                               |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo6/dat_fifo_rd_count_p_reg[5]_0                                                                              |                                                                                                                                                     |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo6/ram/wa__0[24]                                                                                             |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo6/ram/wa__0[7]                                                                                              |                                                                                                                                                     |                7 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo6/ram/wa__0[28]                                                                                             |                                                                                                                                                     |                5 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo6/ram/wa__0[27]                                                                                             |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo6/ram/wa__0[23]                                                                                             |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo6/ram/wa__0[2]                                                                                              |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo6/ram/wa__0[20]                                                                                             |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo6/ram/wa__0[18]                                                                                             |                                                                                                                                                     |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo6/ram/wa__0[4]                                                                                              |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo6/ram/wa__0[0]                                                                                              |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/dat_actv_data_reg0111_out                                                                                   |                                                                                                                                                     |                5 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/dat_actv_data_reg015_out                                                                                    |                                                                                                                                                     |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/dat_actv_data_reg01                                                                                         |                                                                                                                                                     |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/dat_actv_data_reg0113_out                                                                                   |                                                                                                                                                     |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/dat_actv_data_reg019_out                                                                                    |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/dat_actv_data_reg0114_out                                                                                   |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/dat_actv_data_reg013_out                                                                                    |                                                                                                                                                     |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/dat_actv_data_reg017_out                                                                                    |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo6/ram/wa__0[30]                                                                                             |                                                                                                                                                     |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo6/ram/wa__0[19]                                                                                             |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo6/ram/wa__0[22]                                                                                             |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo6/ram/wa__0[14]                                                                                             |                                                                                                                                                     |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo6/ram/wa__0[16]                                                                                             |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/p_1_in44_in                                                                                                 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                7 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo6/ram/wa__0[26]                                                                                             |                                                                                                                                                     |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/p_1_in                                                                                                      | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                7 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo6/ram/wa__0[10]                                                                                             |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo6/ram/wa__0[6]                                                                                              |                                                                                                                                                     |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/p_1_in52_in                                                                                                 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                7 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt0_sd_data164_out                                                                                          |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt0_sd_data166_out                                                                                          |                                                                                                                                                     |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt0_sd_data160_out                                                                                          |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt1_actv_nz1                                                                                                | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                7 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt1_actv_nz1                                                                                                | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt1_actv_data[47]_i_1_n_0                               |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt1_actv_nz1                                                                                                | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt1_actv_data[23]_i_1_n_0                               |                5 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt1_actv_nz1                                                                                                | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt1_actv_data[31]_i_1_n_0                               |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt1_actv_nz1                                                                                                | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt1_actv_data[15]_i_1_n_0                               |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt1_actv_nz1                                                                                                | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt1_actv_data[7]_i_1_n_0                                |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt1_actv_nz1                                                                                                | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt1_actv_data[39]_i_1_n_0                               |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt1_actv_nz1                                                                                                | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt1_actv_data[63]_i_1_n_0                               |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt1_actv_nz1                                                                                                | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt1_actv_data[55]_i_1_n_0                               |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt0_actv_nz1                                                                                                | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                7 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt0_actv_nz1                                                                                                | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt0_actv_data[23]_i_1_n_0                               |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt0_actv_nz1                                                                                                | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt0_actv_data[55]_i_1_n_0                               |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt0_actv_nz1                                                                                                | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt0_actv_data[47]_i_1_n_0                               |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt0_actv_nz1                                                                                                | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt0_actv_data[7]_i_1_n_0                                |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt0_actv_nz1                                                                                                | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt0_actv_data[31]_i_1_n_0                               |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt0_actv_nz1                                                                                                | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt0_actv_data[39]_i_1_n_0                               |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt0_actv_nz1                                                                                                | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt0_actv_data[63]_i_1_n_0                               |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt0_actv_nz1                                                                                                | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt0_actv_data[15]_i_1_n_0                               |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt1_sd_data154_out                                                                                          |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt1_sd_data156_out                                                                                          |                                                                                                                                                     |                5 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt1_sd_data1                                                                                                |                                                                                                                                                     |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt1_sd_data158_out                                                                                          |                                                                                                                                                     |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt1_sd_data159_out                                                                                          |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt1_sd_data153_out                                                                                          |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt0_actv_nz1_0                                                                                              | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                7 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt0_actv_nz1_0                                                                                              | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt0_actv_data[7]_i_1__0_n_0                             |                6 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt0_actv_nz1_0                                                                                              | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt0_actv_data[15]_i_1__0_n_0                            |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt0_actv_nz1_0                                                                                              | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt0_actv_data[39]_i_1__0_n_0                            |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt0_actv_nz1_0                                                                                              | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt0_actv_data[23]_i_1__0_n_0                            |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt0_actv_nz1_0                                                                                              | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt0_actv_data[31]_i_1__0_n_0                            |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt0_actv_nz1_0                                                                                              | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt0_actv_data[47]_i_1__0_n_0                            |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt0_actv_nz1_0                                                                                              | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt0_actv_data[55]_i_1__0_n_0                            |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt0_actv_nz1_0                                                                                              | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt0_actv_data[63]_i_1__0_n_0                            |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt0_sd_data162_out                                                                                          |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt1_sd_data157_out                                                                                          |                                                                                                                                                     |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt1_sd_data155_out                                                                                          |                                                                                                                                                     |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt1_actv_nz1_1                                                                                              | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                5 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt1_actv_nz1_1                                                                                              | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt1_actv_data[23]_i_1__0_n_0                            |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt1_actv_nz1_1                                                                                              | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt1_actv_data[7]_i_1__0_n_0                             |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt1_actv_nz1_1                                                                                              | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt1_actv_data[39]_i_1__0_n_0                            |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt1_actv_nz1_1                                                                                              | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt1_actv_data[31]_i_1__0_n_0                            |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt1_actv_nz1_1                                                                                              | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt1_actv_data[15]_i_1__0_n_0                            |                7 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt1_actv_nz1_1                                                                                              | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt1_actv_data[55]_i_1__0_n_0                            |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt1_actv_nz1_1                                                                                              | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt1_actv_data[63]_i_1__0_n_0                            |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt1_actv_nz1_1                                                                                              | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt1_actv_data[47]_i_1__0_n_0                            |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt0_sd_data163_out                                                                                          |                                                                                                                                                     |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt0_sd_data165_out                                                                                          |                                                                                                                                                     |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt2_actv_nz1                                                                                                | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                6 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt2_actv_nz1                                                                                                | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt2_actv_data[47]_i_1_n_0                               |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt2_actv_nz1                                                                                                | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt2_actv_data[63]_i_1_n_0                               |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt2_actv_nz1                                                                                                | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt2_actv_data[55]_i_1_n_0                               |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt2_actv_nz1                                                                                                | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt2_actv_data[7]_i_1_n_0                                |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt2_actv_nz1                                                                                                | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt2_actv_data[39]_i_1_n_0                               |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt2_actv_nz1                                                                                                | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt2_actv_data[23]_i_1_n_0                               |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt2_actv_nz1                                                                                                | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt2_actv_data[15]_i_1_n_0                               |                5 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt2_actv_nz1                                                                                                | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt2_actv_data[31]_i_1_n_0                               |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt0_sd_data1                                                                                                |                                                                                                                                                     |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt0_sd_data161_out                                                                                          |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt3_sd_data140_out                                                                                          |                                                                                                                                                     |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt3_sd_data134_out                                                                                          |                                                                                                                                                     |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt3_sd_data143_out                                                                                          |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt2_actv_nz1_2                                                                                              | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                5 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt2_actv_nz1_2                                                                                              | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt2_actv_data[15]_i_1__0_n_0                            |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt2_actv_nz1_2                                                                                              | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt2_actv_data[23]_i_1__0_n_0                            |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt2_actv_nz1_2                                                                                              | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt2_actv_data[31]_i_1__0_n_0                            |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt2_actv_nz1_2                                                                                              | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt2_actv_data[39]_i_1__0_n_0                            |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt2_actv_nz1_2                                                                                              | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt2_actv_data[47]_i_1__0_n_0                            |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt2_actv_nz1_2                                                                                              | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt2_actv_data[55]_i_1__0_n_0                            |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt2_actv_nz1_2                                                                                              | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt2_actv_data[63]_i_1__0_n_0                            |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt2_actv_nz1_2                                                                                              | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt2_actv_data[7]_i_1__0_n_0                             |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt3_sd_data1                                                                                                |                                                                                                                                                     |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt2_sd_data150_out                                                                                          |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt3_sd_data136_out                                                                                          |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt2_sd_data151_out                                                                                          |                                                                                                                                                     |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt2_sd_data145_out                                                                                          |                                                                                                                                                     |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt2_sd_data148_out                                                                                          |                                                                                                                                                     |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt3_actv_nz1_3                                                                                              | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                8 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt3_actv_nz1_3                                                                                              | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt3_actv_data[23]_i_1__0_n_0                            |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt3_actv_nz1_3                                                                                              | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt3_actv_data[39]_i_1__0_n_0                            |                5 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt3_actv_nz1_3                                                                                              | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt3_actv_data[47]_i_1__0_n_0                            |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt3_actv_nz1_3                                                                                              | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt3_actv_data[55]_i_1__0_n_0                            |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt3_actv_nz1_3                                                                                              | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt3_actv_data[63]_i_1__0_n_0                            |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt3_actv_nz1_3                                                                                              | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt3_actv_data[15]_i_1__0_n_0                            |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt3_actv_nz1_3                                                                                              | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt3_actv_data[7]_i_1__0_n_0                             |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt3_actv_nz1_3                                                                                              | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt3_actv_data[31]_i_1__0_n_0                            |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt3_sd_data138_out                                                                                          |                                                                                                                                                     |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt2_sd_data1                                                                                                |                                                                                                                                                     |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt2_sd_data146_out                                                                                          |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt3_actv_nz1                                                                                                | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                7 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt3_actv_nz1                                                                                                | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt3_actv_data[47]_i_1_n_0                               |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt3_actv_nz1                                                                                                | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt3_actv_data[63]_i_1_n_0                               |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt3_actv_nz1                                                                                                | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt3_actv_data[7]_i_1_n_0                                |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt3_actv_nz1                                                                                                | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt3_actv_data[23]_i_1_n_0                               |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt3_actv_nz1                                                                                                | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt3_actv_data[31]_i_1_n_0                               |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt3_actv_nz1                                                                                                | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt3_actv_data[39]_i_1_n_0                               |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt3_actv_nz1                                                                                                | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt3_actv_data[55]_i_1_n_0                               |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt3_actv_nz1                                                                                                | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt3_actv_data[15]_i_1_n_0                               |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt3_sd_data132_out                                                                                          |                                                                                                                                                     |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt3_sd_data142_out                                                                                          |                                                                                                                                                     |                6 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt2_sd_data149_out                                                                                          |                                                                                                                                                     |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt2_sd_data147_out                                                                                          |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt_pre_sel_reg_n_0_[0]                                                                                      | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                6 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo6/ram/wa__0[11]                                                                                             |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo6/ram/wa__0[31]                                                                                             |                                                                                                                                                     |                5 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo6/ram/wa__0[3]                                                                                              |                                                                                                                                                     |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo6/ram/wa__0[15]                                                                                             |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo6/ram/wa__0[12]                                                                                             |                                                                                                                                                     |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo6/ram/wa__0[8]                                                                                              |                                                                                                                                                     |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo6/ram/ram_ff25[7]_i_1__13_n_0                                                                               |                                                                                                                                                     |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo6/ram/ram_ff1[7]_i_1__13_n_0                                                                                |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo6/ram/ram_ff29[7]_i_1__13_n_0                                                                               |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo6/ram/ram_ff13[7]_i_1__13_n_0                                                                               |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo6/ram/ram_ff17[7]_i_1__13_n_0                                                                               |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo6/ram/ram_ff5[7]_i_1__13_n_0                                                                                |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_rt_in/in_rt_dat_mask_d1_reg_n_0_[2]                                                                                |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_rt_in/in_rt_dat_mask_d1_reg_n_0_[4]                                                                                |                                                                                                                                                     |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_rt_in/in_rt_dat_mask_d1_reg_n_0_[5]                                                                                |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_rt_in/in_rt_dat_mask_d1_reg_n_0_[6]                                                                                |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_rt_in/in_rt_dat_mask_d1_reg_n_0_[7]                                                                                |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_rt_in/in_wt_pvld                                                                                                   | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                5 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo6/ram/ram_ff21[7]_i_1__13_n_0                                                                               |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_rt_in/in_rt_dat_mask_d1_reg_n_0_[0]                                                                                |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_rt_in/E[0]                                                                                                         |                                                                                                                                                     |                5 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_rt_in/p_0_in                                                                                                       |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_rt_in/in_rt_wt_mask_d1[0]                                                                                          |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_rt_in/in_rt_wt_mask_d1__0[3]                                                                                       |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_rt_in/in_rt_wt_mask_d1__0[5]                                                                                       |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_rt_in/in_rt_wt_mask_d1__0[2]                                                                                       |                                                                                                                                                     |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_rt_in/in_rt_wt_mask_d1__0[6]                                                                                       |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_rt_in/in_rt_wt_mask_d1__0[4]                                                                                       |                                                                                                                                                     |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_rt_in/in_rt_wt_mask_d1__0[7]                                                                                       |                                                                                                                                                     |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_rt_in/in_rt_wt_mask_d1__0[1]                                                                                       |                                                                                                                                                     |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_rt_in/in_rt_wt_pvld_d2_reg_0[0]                                                                                    |                                                                                                                                                     |                6 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_rt_in/in_rt_wt_pvld_d2_reg_3[0]                                                                                    |                                                                                                                                                     |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_rt_in/in_rt_wt_pvld_d2_reg_5[0]                                                                                    |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_rt_in/in_rt_wt_pvld_d2_reg_4[0]                                                                                    |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_rt_in/in_rt_wt_pvld_d2_reg_2[0]                                                                                    |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_rt_in/in_rt_wt_pvld_d2_reg_6[0]                                                                                    |                                                                                                                                                     |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_rt_in/in_rt_wt_pvld_d2_reg_1[0]                                                                                    |                                                                                                                                                     |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo6/ram/ram_ff9[7]_i_1__13_n_0                                                                                |                                                                                                                                                     |                5 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo5/dat_fifo_rd_count_p_reg[5]_0                                                                              |                                                                                                                                                     |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo5/ram/wa__0[18]                                                                                             |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo5/ram/wa__0[24]                                                                                             |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo5/ram/wa__0[22]                                                                                             |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo5/ram/wa__0[14]                                                                                             |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo1/ram/ram_ff1[7]_i_1__8_n_0                                                                                 |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo1/ram/ram_ff5[7]_i_1__8_n_0                                                                                 |                                                                                                                                                     |                6 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo1/ram/ram_ff9[7]_i_1__8_n_0                                                                                 |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo1/ram/ram_ff21[7]_i_1__8_n_0                                                                                |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo1/ram/ram_ff25[7]_i_1__8_n_0                                                                                |                                                                                                                                                     |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo1/ram/ram_ff29[7]_i_1__8_n_0                                                                                |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo1/ram/ram_ff17[7]_i_1__8_n_0                                                                                |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo1/ram/ram_ff13[7]_i_1__8_n_0                                                                                |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo1/ram/wa__0[4]                                                                                              |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo1/ram/wa__0[20]                                                                                             |                                                                                                                                                     |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo1/ram/wa__0[22]                                                                                             |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo1/ram/wa__0[23]                                                                                             |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo1/ram/wa__0[10]                                                                                             |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo1/ram/wa__0[6]                                                                                              |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo1/ram/wa__0[24]                                                                                             |                                                                                                                                                     |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo1/ram/wa__0[26]                                                                                             |                                                                                                                                                     |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo1/ram/wa__0[2]                                                                                              |                                                                                                                                                     |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo1/ram/wa__0[3]                                                                                              |                                                                                                                                                     |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo1/ram/wa__0[8]                                                                                              |                                                                                                                                                     |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo1/ram/wa__0[14]                                                                                             |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo1/ram/wa__0[11]                                                                                             |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo1/ram/wa__0[15]                                                                                             |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo1/ram/wa__0[12]                                                                                             |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo1/ram/wa__0[0]                                                                                              |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo1/ram/wa__0[7]                                                                                              |                                                                                                                                                     |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo1/ram/wa__0[16]                                                                                             |                                                                                                                                                     |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo1/ram/wa__0[18]                                                                                             |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo1/ram/wa__0[19]                                                                                             |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo1/ram/wa__0[31]                                                                                             |                                                                                                                                                     |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo1/ram/wa__0[28]                                                                                             |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo1/ram/wa__0[27]                                                                                             |                                                                                                                                                     |                6 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo1/ram/wa__0[30]                                                                                             |                                                                                                                                                     |                5 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo1/dat_fifo_rd_count_p_reg[5]_0                                                                              |                                                                                                                                                     |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo2/ram/ram_ff13[7]_i_1__9_n_0                                                                                |                                                                                                                                                     |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo2/ram/ram_ff21[7]_i_1__9_n_0                                                                                |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo2/ram/ram_ff1[7]_i_1__9_n_0                                                                                 |                                                                                                                                                     |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo2/ram/ram_ff29[7]_i_1__9_n_0                                                                                |                                                                                                                                                     |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo2/ram/ram_ff5[7]_i_1__9_n_0                                                                                 |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo2/ram/ram_ff25[7]_i_1__9_n_0                                                                                |                                                                                                                                                     |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo2/ram/ram_ff17[7]_i_1__9_n_0                                                                                |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo2/ram/ram_ff9[7]_i_1__9_n_0                                                                                 |                                                                                                                                                     |                5 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo5/ram/wa__0[31]                                                                                             |                                                                                                                                                     |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo5/ram/wa__0[28]                                                                                             |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo5/ram/wa__0[30]                                                                                             |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo5/ram/wa__0[11]                                                                                             |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo5/ram/wa__0[26]                                                                                             |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo5/ram/wa__0[10]                                                                                             |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo5/ram/wa__0[16]                                                                                             |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo5/ram/wa__0[12]                                                                                             |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo5/ram/wa__0[19]                                                                                             |                                                                                                                                                     |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo5/ram/wa__0[15]                                                                                             |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo5/ram/wa__0[27]                                                                                             |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo5/ram/wa__0[23]                                                                                             |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo5/ram/wa__0[20]                                                                                             |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo5/ram/wa__0[8]                                                                                              |                                                                                                                                                     |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo5/ram/wa__0[7]                                                                                              |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo5/ram/wa__0[6]                                                                                              |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo5/ram/wa__0[4]                                                                                              |                                                                                                                                                     |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo5/ram/wa__0[3]                                                                                              |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo5/ram/wa__0[2]                                                                                              |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo5/ram/wa__0[0]                                                                                              |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo5/ram/ram_ff5[7]_i_1__12_n_0                                                                                |                                                                                                                                                     |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo5/ram/ram_ff29[7]_i_1__12_n_0                                                                               |                                                                                                                                                     |                6 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo5/ram/ram_ff25[7]_i_1__12_n_0                                                                               |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo5/ram/ram_ff17[7]_i_1__12_n_0                                                                               |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo5/ram/ram_ff21[7]_i_1__12_n_0                                                                               |                                                                                                                                                     |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo5/ram/ram_ff9[7]_i_1__12_n_0                                                                                |                                                                                                                                                     |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo5/ram/ram_ff1[7]_i_1__12_n_0                                                                                |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo5/ram/ram_ff13[7]_i_1__12_n_0                                                                               |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo4/req_chn_size_reg[4]                                                                                       |                                                                                                                                                     |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo4/ram/wa__0[27]                                                                                             |                                                                                                                                                     |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo4/ram/wa__0[16]                                                                                             |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo4/ram/wa__0[10]                                                                                             |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo4/ram/wa__0[23]                                                                                             |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo4/ram/wa__0[31]                                                                                             |                                                                                                                                                     |                6 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo4/ram/wa__0[30]                                                                                             |                                                                                                                                                     |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo4/ram/wa__0[28]                                                                                             |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo4/ram/wa__0[26]                                                                                             |                                                                                                                                                     |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo4/ram/wa__0[4]                                                                                              |                                                                                                                                                     |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo4/ram/wa__0[24]                                                                                             |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo4/ram/wa__0[19]                                                                                             |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo4/ram/wa__0[22]                                                                                             |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo4/ram/wa__0[20]                                                                                             |                                                                                                                                                     |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo4/ram/wa__0[18]                                                                                             |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo4/ram/wa__0[15]                                                                                             |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo4/ram/wa__0[12]                                                                                             |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo4/ram/wa__0[7]                                                                                              |                                                                                                                                                     |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo4/ram/wa__0[8]                                                                                              |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo4/ram/wa__0[6]                                                                                              |                                                                                                                                                     |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo4/ram/wa__0[14]                                                                                             |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo4/ram/wa__0[3]                                                                                              |                                                                                                                                                     |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo4/ram/wa__0[11]                                                                                             |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo4/ram/wa__0[2]                                                                                              |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo4/ram/wa__0[0]                                                                                              |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo4/ram/ram_ff13[7]_i_1__11_n_0                                                                               |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo4/ram/ram_ff21[7]_i_1__11_n_0                                                                               |                                                                                                                                                     |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo4/ram/ram_ff5[7]_i_1__11_n_0                                                                                |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo4/ram/ram_ff9[7]_i_1__11_n_0                                                                                |                                                                                                                                                     |                6 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo4/ram/ram_ff17[7]_i_1__11_n_0                                                                               |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo4/ram/ram_ff29[7]_i_1__11_n_0                                                                               |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo4/ram/ram_ff25[7]_i_1__11_n_0                                                                               |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo4/ram/ram_ff1[7]_i_1__11_n_0                                                                                |                                                                                                                                                     |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo3/dat_fifo_rd_count_p_reg[5]_0                                                                              |                                                                                                                                                     |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo3/ram/wa__0[26]                                                                                             |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo3/ram/wa__0[18]                                                                                             |                                                                                                                                                     |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo3/ram/wa__0[11]                                                                                             |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo3/ram/wa__0[15]                                                                                             |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo3/ram/wa__0[7]                                                                                              |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo3/ram/wa__0[3]                                                                                              |                                                                                                                                                     |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo3/ram/wa__0[12]                                                                                             |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo3/ram/wa__0[19]                                                                                             |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo3/ram/wa__0[14]                                                                                             |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo3/ram/wa__0[20]                                                                                             |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo3/ram/wa__0[4]                                                                                              |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo3/ram/wa__0[30]                                                                                             |                                                                                                                                                     |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo3/ram/wa__0[23]                                                                                             |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo3/ram/wa__0[10]                                                                                             |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo3/ram/wa__0[6]                                                                                              |                                                                                                                                                     |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo3/ram/wa__0[28]                                                                                             |                                                                                                                                                     |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo3/ram/wa__0[0]                                                                                              |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo3/ram/wa__0[31]                                                                                             |                                                                                                                                                     |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo3/ram/wa__0[27]                                                                                             |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo3/ram/wa__0[24]                                                                                             |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo3/ram/wa__0[16]                                                                                             |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo3/ram/wa__0[8]                                                                                              |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo3/ram/wa__0[2]                                                                                              |                                                                                                                                                     |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo3/ram/wa__0[22]                                                                                             |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo3/ram/ram_ff25[7]_i_1__10_n_0                                                                               |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo3/ram/ram_ff17[7]_i_1__10_n_0                                                                               |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo3/ram/ram_ff29[7]_i_1__10_n_0                                                                               |                                                                                                                                                     |                5 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo3/ram/ram_ff9[7]_i_1__10_n_0                                                                                |                                                                                                                                                     |                6 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_cvtout/u_HLS_cdp_ocvt_0/pipe_p4/p4_pipe_data0                                                          |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo3/ram/ram_ff21[7]_i_1__10_n_0                                                                               |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_cvtout/u_HLS_cdp_ocvt_0/pipe_p4/p4_skid_catch                                                          |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo3/ram/ram_ff5[7]_i_1__10_n_0                                                                                |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo3/ram/ram_ff1[7]_i_1__10_n_0                                                                                |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/u_intpinfo_sync_fifo/ram/we0                                                                      |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo3/ram/ram_ff13[7]_i_1__10_n_0                                                                               |                                                                                                                                                     |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo2/req_chn_size_reg[4]                                                                                       |                                                                                                                                                     |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo2/ram/wa__0[15]                                                                                             |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo2/ram/wa__0[28]                                                                                             |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo2/ram/wa__0[31]                                                                                             |                                                                                                                                                     |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo2/ram/wa__0[23]                                                                                             |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo2/ram/wa__0[18]                                                                                             |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo2/ram/wa__0[8]                                                                                              |                                                                                                                                                     |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo2/ram/wa__0[6]                                                                                              |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro3_fifo/ram/wa[2]                                                                                              |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro3_fifo/ram/wa[3]                                                                                              |                                                                                                                                                     |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro3_fifo/ram/wa[4]                                                                                              |                                                                                                                                                     |                5 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro3_fifo/ram/wa[8]                                                                                              |                                                                                                                                                     |                8 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro3_fifo/ram/wa[11]                                                                                             |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro3_fifo/ram/wa[15]                                                                                             |                                                                                                                                                     |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro3_fifo/ram/wa[20]                                                                                             |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro3_fifo/ram/wa[21]                                                                                             |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro3_fifo/ram/wa[22]                                                                                             |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro3_fifo/ram/wa[5]                                                                                              |                                                                                                                                                     |                5 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro3_fifo/ram/wa[7]                                                                                              |                                                                                                                                                     |                5 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro3_fifo/ram/wa[23]                                                                                             |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro3_fifo/ram/wa[13]                                                                                             |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro3_fifo/ram/wa[18]                                                                                             |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro3_fifo/ram/wa[6]                                                                                              |                                                                                                                                                     |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro3_fifo/ram/wa[25]                                                                                             |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro3_fifo/ram/wa[26]                                                                                             |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro3_fifo/ram/wa[16]                                                                                             |                                                                                                                                                     |                5 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro3_fifo/ram/wa[0]                                                                                              |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro3_fifo/ram/wa[28]                                                                                             |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro3_fifo/ram/wa[1]                                                                                              |                                                                                                                                                     |                6 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro3_fifo/ram/wa[19]                                                                                             |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro3_fifo/ram/wa[24]                                                                                             |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro3_fifo/ram/wa[29]                                                                                             |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro3_fifo/ram/wa[30]                                                                                             |                                                                                                                                                     |                6 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro3_fifo/ram/wa[12]                                                                                             |                                                                                                                                                     |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro3_fifo/ram/wa[14]                                                                                             |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro3_fifo/ram/wa[17]                                                                                             |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro3_fifo/ram/wa[31]                                                                                             |                                                                                                                                                     |                6 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro3_fifo/ram/wa[9]                                                                                              |                                                                                                                                                     |                6 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro3_fifo/ram/wa[10]                                                                                             |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro3_fifo/ram/wa[27]                                                                                             |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro3_fifo/E[0]                                                                                                   |                                                                                                                                                     |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo2/ram/wa__0[0]                                                                                              |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo2/ram/wa__0[22]                                                                                             |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state_reg[s_ready_i]_0[0]                                            |                                                                                                                                                     |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo2/ram/wa__0[26]                                                                                             |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo2/ram/wa__0[12]                                                                                             |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                 |                                                                                                                                                     |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo2/ram/wa__0[24]                                                                                             |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo2/ram/wa__0[30]                                                                                             |                                                                                                                                                     |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo2/ram/wa__0[7]                                                                                              |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo2/ram/wa__0[14]                                                                                             |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo2/ram/wa__0[27]                                                                                             |                                                                                                                                                     |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo2/ram/wa__0[20]                                                                                             |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo2/ram/wa__0[2]                                                                                              |                                                                                                                                                     |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo2/ram/wa__0[19]                                                                                             |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo2/ram/wa__0[3]                                                                                              |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo2/ram/wa__0[16]                                                                                             |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo2/ram/wa__0[4]                                                                                              |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo2/ram/wa__0[10]                                                                                             |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo2/ram/wa__0[11]                                                                                             |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo0/ram/wa__0[2]                                                                                              |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo0/ram/wa__0[0]                                                                                              |                                                                                                                                                     |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo0/ram/wa__0[3]                                                                                              |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo0/ram/wa__0[31]                                                                                             |                                                                                                                                                     |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo0/ram/wa__0[22]                                                                                             |                                                                                                                                                     |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo0/ram/wa__0[27]                                                                                             |                                                                                                                                                     |                5 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo0/ram/wa__0[24]                                                                                             |                                                                                                                                                     |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo0/ram/wa__0[20]                                                                                             |                                                                                                                                                     |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo0/ram/wa__0[19]                                                                                             |                                                                                                                                                     |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo0/ram/wa__0[12]                                                                                             |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo0/ram/wa__0[7]                                                                                              |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_rt_in/in_rt_dat_mask_d1_reg_n_0_[3]                                                                                |                                                                                                                                                     |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo0/ram/wa__0[10]                                                                                             |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo0/ram/wa__0[16]                                                                                             |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo0/ram/wa__0[4]                                                                                              |                                                                                                                                                     |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo0/ram/wa__0[11]                                                                                             |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo0/ram/wa__0[28]                                                                                             |                                                                                                                                                     |                6 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo0/ram/wa__0[8]                                                                                              |                                                                                                                                                     |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo0/ram/wa__0[23]                                                                                             |                                                                                                                                                     |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo0/ram/wa__0[18]                                                                                             |                                                                                                                                                     |                5 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo0/ram/wa__0[30]                                                                                             |                                                                                                                                                     |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo0/ram/wa__0[15]                                                                                             |                                                                                                                                                     |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo0/ram/wa__0[6]                                                                                              |                                                                                                                                                     |                5 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo0/ram/wa__0[26]                                                                                             |                                                                                                                                                     |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro0_fifo/ram/ram_ff1[7]_i_1_n_0                                                                                 |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro0_fifo/ram/ram_ff9[7]_i_1_n_0                                                                                 |                                                                                                                                                     |                6 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro0_fifo/ram/ram_ff17[7]_i_1_n_0                                                                                |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro0_fifo/ram/ram_ff13[7]_i_1_n_0                                                                                |                                                                                                                                                     |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro0_fifo/ram/ram_ff29[7]_i_1_n_0                                                                                |                                                                                                                                                     |                6 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro0_fifo/ram/ram_ff21[7]_i_1_n_0                                                                                |                                                                                                                                                     |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro0_fifo/ram/ram_ff25[7]_i_1_n_0                                                                                |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro0_fifo/ram/ram_ff5[7]_i_1_n_0                                                                                 |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro0_fifo/ram/wa[18]                                                                                             |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro0_fifo/ram/wa[15]                                                                                             |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro0_fifo/ram/wa[23]                                                                                             |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro0_fifo/ram/wa[19]                                                                                             |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro0_fifo/ram/wa[24]                                                                                             |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro0_fifo/ram/wa[16]                                                                                             |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro0_fifo/ram/wa[20]                                                                                             |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro0_fifo/ram/wa[22]                                                                                             |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro0_fifo/ram/wa[3]                                                                                              |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro0_fifo/ram/wa[0]                                                                                              |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro0_fifo/ram/wa[2]                                                                                              |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro0_fifo/ram/wa[4]                                                                                              |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro0_fifo/ram/wa[6]                                                                                              |                                                                                                                                                     |                5 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro0_fifo/ram/wa[7]                                                                                              |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro0_fifo/ram/wa[14]                                                                                             |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro0_fifo/ram/wa[10]                                                                                             |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro0_fifo/ram/wa[12]                                                                                             |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro0_fifo/ram/wa[11]                                                                                             |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro0_fifo/ram/wa[28]                                                                                             |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro0_fifo/ram/wa[30]                                                                                             |                                                                                                                                                     |                7 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro0_fifo/ram/wa[31]                                                                                             |                                                                                                                                                     |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro0_fifo/ram/wa[27]                                                                                             |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro0_fifo/ram/wa[8]                                                                                              |                                                                                                                                                     |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro0_fifo/ram/wa[26]                                                                                             |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro0_fifo/rd_popping                                                                                             |                                                                                                                                                     |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro1_fifo/ram/ram_ff5[7]_i_1__0_n_0                                                                              |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro1_fifo/ram/ram_ff1[7]_i_1__0_n_0                                                                              |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro1_fifo/ram/ram_ff21[7]_i_1__0_n_0                                                                             |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro1_fifo/ram/ram_ff9[7]_i_1__0_n_0                                                                              |                                                                                                                                                     |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro1_fifo/ram/ram_ff13[7]_i_1__0_n_0                                                                             |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro1_fifo/ram/ram_ff17[7]_i_1__0_n_0                                                                             |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro1_fifo/ram/ram_ff25[7]_i_1__0_n_0                                                                             |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro1_fifo/ram/ram_ff29[7]_i_1__0_n_0                                                                             |                                                                                                                                                     |                6 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro1_fifo/ram/wa[7]                                                                                              |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro1_fifo/ram/wa[18]                                                                                             |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro1_fifo/ram/wa[23]                                                                                             |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro1_fifo/ram/wa[31]                                                                                             |                                                                                                                                                     |                7 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro1_fifo/ram/wa[26]                                                                                             |                                                                                                                                                     |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro1_fifo/ram/wa[11]                                                                                             |                                                                                                                                                     |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro1_fifo/ram/wa[3]                                                                                              |                                                                                                                                                     |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro1_fifo/ram/wa[4]                                                                                              |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro1_fifo/ram/wa[6]                                                                                              |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro1_fifo/ram/wa[16]                                                                                             |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro1_fifo/ram/wa[24]                                                                                             |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro1_fifo/ram/wa[14]                                                                                             |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro1_fifo/ram/wa[12]                                                                                             |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro1_fifo/ram/wa[15]                                                                                             |                                                                                                                                                     |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro1_fifo/ram/wa[0]                                                                                              |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro1_fifo/ram/wa[27]                                                                                             |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro1_fifo/ram/wa[30]                                                                                             |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro1_fifo/ram/wa[10]                                                                                             |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro1_fifo/ram/wa[20]                                                                                             |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro1_fifo/ram/wa[2]                                                                                              |                                                                                                                                                     |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro1_fifo/ram/wa[8]                                                                                              |                                                                                                                                                     |                6 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro1_fifo/ram/wa[19]                                                                                             |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro1_fifo/ram/wa[28]                                                                                             |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro1_fifo/ram/wa[22]                                                                                             |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro1_fifo/rd_popping                                                                                             |                                                                                                                                                     |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro2_fifo/ram/ram_ff9[7]_i_1__1_n_0                                                                              |                                                                                                                                                     |                6 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro2_fifo/ram/ram_ff25[7]_i_1__1_n_0                                                                             |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro2_fifo/ram/ram_ff1[7]_i_1__1_n_0                                                                              |                                                                                                                                                     |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro2_fifo/ram/ram_ff29[7]_i_1__1_n_0                                                                             |                                                                                                                                                     |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro2_fifo/ram/ram_ff13[7]_i_1__1_n_0                                                                             |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro2_fifo/ram/ram_ff21[7]_i_1__1_n_0                                                                             |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro2_fifo/ram/ram_ff5[7]_i_1__1_n_0                                                                              |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro2_fifo/ram/ram_ff17[7]_i_1__1_n_0                                                                             |                                                                                                                                                     |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro3_fifo/rd_popping                                                                                             |                                                                                                                                                     |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo0/ram/wa__0[14]                                                                                             |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro2_fifo/ram/wa[0]                                                                                              |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro2_fifo/ram/wa[2]                                                                                              |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro2_fifo/ram/wa[3]                                                                                              |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro2_fifo/ram/wa[14]                                                                                             |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro2_fifo/ram/wa[30]                                                                                             |                                                                                                                                                     |                5 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro2_fifo/ram/wa[20]                                                                                             |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro2_fifo/ram/wa[8]                                                                                              |                                                                                                                                                     |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro2_fifo/ram/wa[18]                                                                                             |                                                                                                                                                     |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro2_fifo/ram/wa[26]                                                                                             |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro2_fifo/ram/wa[27]                                                                                             |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro2_fifo/ram/wa[19]                                                                                             |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro2_fifo/ram/wa[7]                                                                                              |                                                                                                                                                     |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro2_fifo/ram/wa[10]                                                                                             |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro2_fifo/ram/wa[16]                                                                                             |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro2_fifo/ram/wa[12]                                                                                             |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro2_fifo/ram/wa[4]                                                                                              |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro2_fifo/ram/wa[23]                                                                                             |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro2_fifo/ram/wa[24]                                                                                             |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro2_fifo/ram/wa[6]                                                                                              |                                                                                                                                                     |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro2_fifo/ram/wa[22]                                                                                             |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro2_fifo/ram/wa[28]                                                                                             |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro2_fifo/ram/wa[31]                                                                                             |                                                                                                                                                     |                5 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro2_fifo/ram/wa[11]                                                                                             |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro2_fifo/ram/wa[15]                                                                                             |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro2_fifo/rd_popping                                                                                             |                                                                                                                                                     |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro3_fifo/ram/ram_ff13[7]_i_1__2_n_0                                                                             |                                                                                                                                                     |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro3_fifo/ram/ram_ff17[7]_i_1__2_n_0                                                                             |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro3_fifo/ram/ram_ff25[7]_i_1__2_n_0                                                                             |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro3_fifo/ram/ram_ff21[7]_i_1__2_n_0                                                                             |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro3_fifo/ram/ram_ff5[7]_i_1__2_n_0                                                                              |                                                                                                                                                     |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro3_fifo/ram/ram_ff1[7]_i_1__2_n_0                                                                              |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro3_fifo/ram/ram_ff9[7]_i_1__2_n_0                                                                              |                                                                                                                                                     |                6 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro3_fifo/ram/ram_ff29[7]_i_1__2_n_0                                                                             |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro3_fifo/ram/wa[12]                                                                                             |                                                                                                                                                     |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro3_fifo/ram/wa[20]                                                                                             |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro3_fifo/ram/wa[0]                                                                                              |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro3_fifo/ram/wa[8]                                                                                              |                                                                                                                                                     |                8 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro3_fifo/ram/wa[30]                                                                                             |                                                                                                                                                     |                7 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro3_fifo/ram/wa[23]                                                                                             |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro3_fifo/ram/wa[14]                                                                                             |                                                                                                                                                     |                5 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro3_fifo/ram/wa[6]                                                                                              |                                                                                                                                                     |                5 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro3_fifo/ram/wa[22]                                                                                             |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro3_fifo/ram/wa[26]                                                                                             |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro3_fifo/ram/wa[27]                                                                                             |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro3_fifo/ram/wa[2]                                                                                              |                                                                                                                                                     |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro3_fifo/ram/wa[10]                                                                                             |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro3_fifo/ram/wa[18]                                                                                             |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro3_fifo/ram/wa[28]                                                                                             |                                                                                                                                                     |                5 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro3_fifo/ram/wa[19]                                                                                             |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro3_fifo/ram/wa[7]                                                                                              |                                                                                                                                                     |                5 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro3_fifo/ram/wa[3]                                                                                              |                                                                                                                                                     |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro3_fifo/ram/wa[11]                                                                                             |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro3_fifo/ram/wa[24]                                                                                             |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro3_fifo/ram/wa[4]                                                                                              |                                                                                                                                                     |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro3_fifo/ram/wa[31]                                                                                             |                                                                                                                                                     |                5 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro3_fifo/ram/wa[16]                                                                                             |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro3_fifo/ram/wa[15]                                                                                             |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro4_fifo/ram/ram_ff13[7]_i_1__3_n_0                                                                             |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro4_fifo/ram/ram_ff1[7]_i_1__3_n_0                                                                              |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro4_fifo/ram/ram_ff17[7]_i_1__3_n_0                                                                             |                                                                                                                                                     |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro4_fifo/ram/ram_ff9[7]_i_1__3_n_0                                                                              |                                                                                                                                                     |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro4_fifo/ram/ram_ff29[7]_i_1__3_n_0                                                                             |                                                                                                                                                     |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro4_fifo/ram/ram_ff25[7]_i_1__3_n_0                                                                             |                                                                                                                                                     |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro4_fifo/ram/ram_ff21[7]_i_1__3_n_0                                                                             |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro4_fifo/ram/ram_ff5[7]_i_1__3_n_0                                                                              |                                                                                                                                                     |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro4_fifo/ram/wa[7]                                                                                              |                                                                                                                                                     |                5 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro4_fifo/ram/wa[8]                                                                                              |                                                                                                                                                     |                5 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro4_fifo/ram/wa[12]                                                                                             |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro4_fifo/ram/wa[15]                                                                                             |                                                                                                                                                     |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro4_fifo/ram/wa[11]                                                                                             |                                                                                                                                                     |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro4_fifo/ram/wa[18]                                                                                             |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro4_fifo/ram/wa[19]                                                                                             |                                                                                                                                                     |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro4_fifo/ram/wa[20]                                                                                             |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro4_fifo/ram/wa[22]                                                                                             |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro4_fifo/ram/wa[23]                                                                                             |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro4_fifo/ram/wa[24]                                                                                             |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro4_fifo/ram/wa[10]                                                                                             |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro4_fifo/ram/wa[26]                                                                                             |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro4_fifo/ram/wa[27]                                                                                             |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro4_fifo/ram/wa[28]                                                                                             |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro4_fifo/ram/wa[16]                                                                                             |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro4_fifo/ram/wa[31]                                                                                             |                                                                                                                                                     |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro4_fifo/ram/wa[4]                                                                                              |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro4_fifo/ram/wa[30]                                                                                             |                                                                                                                                                     |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro4_fifo/ram/wa[14]                                                                                             |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro4_fifo/ram/wa[3]                                                                                              |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro4_fifo/ram/wa[6]                                                                                              |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro4_fifo/ram/wa[0]                                                                                              |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro4_fifo/ram/wa[2]                                                                                              |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro4_fifo/rd_popping                                                                                             |                                                                                                                                                     |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro6_fifo/ram/wa[6]                                                                                              |                                                                                                                                                     |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro5_fifo/ram/ram_ff17[7]_i_1__4_n_0                                                                             |                                                                                                                                                     |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro5_fifo/ram/ram_ff13[7]_i_1__4_n_0                                                                             |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro5_fifo/ram/ram_ff1[7]_i_1__4_n_0                                                                              |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro5_fifo/ram/ram_ff21[7]_i_1__4_n_0                                                                             |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro5_fifo/ram/ram_ff25[7]_i_1__4_n_0                                                                             |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro5_fifo/ram/ram_ff29[7]_i_1__4_n_0                                                                             |                                                                                                                                                     |                5 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro5_fifo/ram/ram_ff5[7]_i_1__4_n_0                                                                              |                                                                                                                                                     |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro5_fifo/ram/ram_ff9[7]_i_1__4_n_0                                                                              |                                                                                                                                                     |                7 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro5_fifo/ram/wa[11]                                                                                             |                                                                                                                                                     |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro5_fifo/ram/wa[26]                                                                                             |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro5_fifo/ram/wa[2]                                                                                              |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro5_fifo/ram/wa[7]                                                                                              |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro5_fifo/ram/wa[24]                                                                                             |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro5_fifo/ram/wa[30]                                                                                             |                                                                                                                                                     |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro5_fifo/ram/wa[14]                                                                                             |                                                                                                                                                     |                5 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro5_fifo/ram/wa[12]                                                                                             |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro5_fifo/ram/wa[6]                                                                                              |                                                                                                                                                     |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro5_fifo/ram/wa[3]                                                                                              |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro5_fifo/ram/wa[8]                                                                                              |                                                                                                                                                     |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro5_fifo/ram/wa[0]                                                                                              |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro5_fifo/ram/wa[20]                                                                                             |                                                                                                                                                     |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro5_fifo/ram/wa[31]                                                                                             |                                                                                                                                                     |                7 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro5_fifo/ram/wa[15]                                                                                             |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro5_fifo/ram/wa[22]                                                                                             |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro5_fifo/ram/wa[19]                                                                                             |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro5_fifo/ram/wa[16]                                                                                             |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro5_fifo/ram/wa[23]                                                                                             |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro5_fifo/ram/wa[27]                                                                                             |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro5_fifo/ram/wa[28]                                                                                             |                                                                                                                                                     |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro5_fifo/ram/wa[4]                                                                                              |                                                                                                                                                     |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro5_fifo/ram/wa[10]                                                                                             |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro5_fifo/ram/wa[18]                                                                                             |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro5_fifo/rd_popping                                                                                             |                                                                                                                                                     |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro6_fifo/ram/ram_ff13[7]_i_1__5_n_0                                                                             |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro6_fifo/ram/ram_ff17[7]_i_1__5_n_0                                                                             |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro6_fifo/ram/ram_ff25[7]_i_1__5_n_0                                                                             |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro6_fifo/ram/ram_ff1[7]_i_1__5_n_0                                                                              |                                                                                                                                                     |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro6_fifo/ram/ram_ff21[7]_i_1__5_n_0                                                                             |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro6_fifo/ram/ram_ff9[7]_i_1__5_n_0                                                                              |                                                                                                                                                     |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro6_fifo/ram/ram_ff29[7]_i_1__5_n_0                                                                             |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro6_fifo/ram/ram_ff5[7]_i_1__5_n_0                                                                              |                                                                                                                                                     |                5 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro6_fifo/ram/wa[3]                                                                                              |                                                                                                                                                     |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro6_fifo/ram/wa[0]                                                                                              |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro6_fifo/ram/wa[2]                                                                                              |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro6_fifo/ram/wa[4]                                                                                              |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro6_fifo/ram/wa[16]                                                                                             |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro6_fifo/ram/wa[18]                                                                                             |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro6_fifo/ram/wa[20]                                                                                             |                                                                                                                                                     |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro6_fifo/ram/wa[30]                                                                                             |                                                                                                                                                     |                6 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro6_fifo/ram/wa[8]                                                                                              |                                                                                                                                                     |                7 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro6_fifo/ram/wa[7]                                                                                              |                                                                                                                                                     |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro6_fifo/ram/wa[11]                                                                                             |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro6_fifo/ram/wa[10]                                                                                             |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro6_fifo/ram/wa[26]                                                                                             |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro6_fifo/ram/wa[23]                                                                                             |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro6_fifo/ram/wa[27]                                                                                             |                                                                                                                                                     |                7 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro6_fifo/ram/wa[19]                                                                                             |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro6_fifo/ram/wa[28]                                                                                             |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro6_fifo/ram/wa[22]                                                                                             |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro6_fifo/ram/wa[31]                                                                                             |                                                                                                                                                     |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro6_fifo/ram/wa[12]                                                                                             |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro6_fifo/ram/wa[24]                                                                                             |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro6_fifo/ram/wa[15]                                                                                             |                                                                                                                                                     |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro6_fifo/ram/wa[14]                                                                                             |                                                                                                                                                     |                5 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro6_fifo/rd_popping                                                                                             |                                                                                                                                                     |                5 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro7_fifo/ram/ram_ff17[7]_i_1__6_n_0                                                                             |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro7_fifo/ram/ram_ff21[7]_i_1__6_n_0                                                                             |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro7_fifo/ram/ram_ff29[7]_i_1__6_n_0                                                                             |                                                                                                                                                     |                6 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro7_fifo/ram/ram_ff13[7]_i_1__6_n_0                                                                             |                                                                                                                                                     |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro7_fifo/ram/ram_ff9[7]_i_1__6_n_0                                                                              |                                                                                                                                                     |                7 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro7_fifo/ram/ram_ff25[7]_i_1__6_n_0                                                                             |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro7_fifo/ram/ram_ff1[7]_i_1__6_n_0                                                                              |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro7_fifo/ram/ram_ff5[7]_i_1__6_n_0                                                                              |                                                                                                                                                     |                5 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro7_fifo/ram/wa[4]                                                                                              |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro7_fifo/ram/wa[3]                                                                                              |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro7_fifo/ram/wa[2]                                                                                              |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro7_fifo/ram/wa[10]                                                                                             |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro7_fifo/ram/wa[24]                                                                                             |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro7_fifo/ram/wa[28]                                                                                             |                                                                                                                                                     |                5 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro7_fifo/ram/wa[19]                                                                                             |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro7_fifo/ram/wa[22]                                                                                             |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro7_fifo/ram/wa[8]                                                                                              |                                                                                                                                                     |                6 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro7_fifo/ram/wa[30]                                                                                             |                                                                                                                                                     |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro7_fifo/ram/wa[0]                                                                                              |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro7_fifo/ram/wa[11]                                                                                             |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro7_fifo/ram/wa[23]                                                                                             |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro7_fifo/ram/wa[6]                                                                                              |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro7_fifo/ram/wa[16]                                                                                             |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro7_fifo/ram/wa[27]                                                                                             |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro7_fifo/ram/wa[12]                                                                                             |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro7_fifo/ram/wa[15]                                                                                             |                                                                                                                                                     |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro7_fifo/ram/wa[14]                                                                                             |                                                                                                                                                     |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro7_fifo/ram/wa[18]                                                                                             |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro7_fifo/ram/wa[20]                                                                                             |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro7_fifo/ram/wa[26]                                                                                             |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro7_fifo/ram/wa[7]                                                                                              |                                                                                                                                                     |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro7_fifo/ram/wa[31]                                                                                             |                                                                                                                                                     |                6 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro7_fifo/rd_popping                                                                                             |                                                                                                                                                     |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo0/ram/E[0]                                                                                                  |                                                                                                                                                     |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo0/ram/ram_ff1[7]_i_1__7_n_0                                                                                 |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo0/ram/ram_ff9[7]_i_1__7_n_0                                                                                 |                                                                                                                                                     |                5 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo0/ram/ram_ff5[7]_i_1__7_n_0                                                                                 |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo0/ram/ram_ff29[7]_i_1__7_n_0                                                                                |                                                                                                                                                     |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo0/ram/ram_ff17[7]_i_1__7_n_0                                                                                |                                                                                                                                                     |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo0/ram/ram_ff25[7]_i_1__7_n_0                                                                                |                                                                                                                                                     |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo0/ram/ram_ff21[7]_i_1__7_n_0                                                                                |                                                                                                                                                     |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo0/ram/ram_ff13[7]_i_1__7_n_0                                                                                |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/pout_data_stage3_vld_reg_1[0]                                                                                  |                                                                                                                                                     |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_preproc/skid_flop_sdp2pdp_ready_f_reg_1[0]                                                                           |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/i___534_n_0                                                                                                            | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro0_fifo/ram/wa[17]                                                                                             |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro0_fifo/ram/wa[5]                                                                                              |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro0_fifo/ram/wa[13]                                                                                             |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro0_fifo/ram/wa[14]                                                                                             |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro0_fifo/ram/wa[22]                                                                                             |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro0_fifo/ram/wa[23]                                                                                             |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro0_fifo/ram/wa[25]                                                                                             |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro0_fifo/ram/wa[27]                                                                                             |                                                                                                                                                     |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro0_fifo/ram/wa[4]                                                                                              |                                                                                                                                                     |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro0_fifo/ram/wa[7]                                                                                              |                                                                                                                                                     |                5 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro0_fifo/ram/wa[18]                                                                                             |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro0_fifo/ram/wa[26]                                                                                             |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro0_fifo/ram/wa[15]                                                                                             |                                                                                                                                                     |                5 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro0_fifo/ram/wa[29]                                                                                             |                                                                                                                                                     |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro0_fifo/ram/wa[8]                                                                                              |                                                                                                                                                     |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro0_fifo/ram/wa[24]                                                                                             |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro0_fifo/ram/wa[30]                                                                                             |                                                                                                                                                     |                6 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro0_fifo/ram/wa[20]                                                                                             |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro0_fifo/ram/wa[6]                                                                                              |                                                                                                                                                     |                5 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro0_fifo/ram/wa[19]                                                                                             |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro0_fifo/ram/wa[21]                                                                                             |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro0_fifo/ram/wa[28]                                                                                             |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro0_fifo/ram/wa[31]                                                                                             |                                                                                                                                                     |                5 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro0_fifo/ram/wa[0]                                                                                              |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro0_fifo/ram/wa[1]                                                                                              |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro0_fifo/ram/wa[2]                                                                                              |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro0_fifo/ram/wa[3]                                                                                              |                                                                                                                                                     |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro0_fifo/ram/wa[9]                                                                                              |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro0_fifo/ram/wa[10]                                                                                             |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro0_fifo/ram/wa[11]                                                                                             |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro0_fifo/ram/wa[12]                                                                                             |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro0_fifo/ram/wa[16]                                                                                             |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro0_fifo/ro_rd_pvld_int_reg_0[0]                                                                                |                                                                                                                                                     |                5 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro1_fifo/ram/wa[5]                                                                                              |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro1_fifo/ram/wa[11]                                                                                             |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro1_fifo/ram/wa[10]                                                                                             |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro1_fifo/ram/wa[17]                                                                                             |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro1_fifo/ram/wa[8]                                                                                              |                                                                                                                                                     |                5 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro1_fifo/ram/wa[9]                                                                                              |                                                                                                                                                     |                6 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro1_fifo/ram/wa[15]                                                                                             |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro1_fifo/ram/wa[16]                                                                                             |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro1_fifo/ram/wa[18]                                                                                             |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro1_fifo/ram/wa[20]                                                                                             |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro1_fifo/ram/wa[23]                                                                                             |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro1_fifo/ram/wa[28]                                                                                             |                                                                                                                                                     |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro1_fifo/ram/wa[2]                                                                                              |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro1_fifo/ram/wa[25]                                                                                             |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro1_fifo/ram/wa[21]                                                                                             |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro1_fifo/ram/wa[0]                                                                                              |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro1_fifo/ram/wa[22]                                                                                             |                                                                                                                                                     |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro1_fifo/ram/wa[4]                                                                                              |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro1_fifo/ram/wa[1]                                                                                              |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro1_fifo/ram/wa[7]                                                                                              |                                                                                                                                                     |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro1_fifo/ram/wa[14]                                                                                             |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro1_fifo/ram/wa[24]                                                                                             |                                                                                                                                                     |                6 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro1_fifo/ram/wa[27]                                                                                             |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro1_fifo/ram/wa[3]                                                                                              |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro1_fifo/ram/wa[6]                                                                                              |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro1_fifo/ram/wa[13]                                                                                             |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro1_fifo/ram/wa[19]                                                                                             |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro1_fifo/ram/wa[26]                                                                                             |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro1_fifo/ram/wa[30]                                                                                             |                                                                                                                                                     |                5 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro1_fifo/ram/wa[31]                                                                                             |                                                                                                                                                     |                8 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro1_fifo/ram/wa[29]                                                                                             |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro1_fifo/ram/wa[12]                                                                                             |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro1_fifo/E[0]                                                                                                   |                                                                                                                                                     |                6 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro2_fifo/ram/wa[2]                                                                                              |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro2_fifo/ram/wa[6]                                                                                              |                                                                                                                                                     |                6 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro2_fifo/ram/wa[9]                                                                                              |                                                                                                                                                     |                6 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro2_fifo/ram/wa[3]                                                                                              |                                                                                                                                                     |                5 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro2_fifo/ram/wa[4]                                                                                              |                                                                                                                                                     |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro2_fifo/ram/wa[7]                                                                                              |                                                                                                                                                     |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro2_fifo/ram/wa[11]                                                                                             |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro2_fifo/ram/wa[12]                                                                                             |                                                                                                                                                     |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro2_fifo/ram/wa[17]                                                                                             |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro2_fifo/ram/wa[0]                                                                                              |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro2_fifo/ram/wa[8]                                                                                              |                                                                                                                                                     |                5 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro2_fifo/ram/wa[14]                                                                                             |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro2_fifo/ram/wa[18]                                                                                             |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro2_fifo/ram/wa[19]                                                                                             |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro2_fifo/ram/wa[16]                                                                                             |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro2_fifo/ram/wa[20]                                                                                             |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro2_fifo/ram/wa[21]                                                                                             |                                                                                                                                                     |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro2_fifo/ram/wa[10]                                                                                             |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro2_fifo/ram/wa[1]                                                                                              |                                                                                                                                                     |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro2_fifo/ram/wa[22]                                                                                             |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro2_fifo/ram/wa[23]                                                                                             |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro2_fifo/ram/wa[24]                                                                                             |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro2_fifo/ram/wa[25]                                                                                             |                                                                                                                                                     |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro2_fifo/ram/wa[15]                                                                                             |                                                                                                                                                     |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro2_fifo/ram/wa[13]                                                                                             |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro2_fifo/ram/wa[5]                                                                                              |                                                                                                                                                     |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro2_fifo/ram/wa[29]                                                                                             |                                                                                                                                                     |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro2_fifo/ram/wa[31]                                                                                             |                                                                                                                                                     |                6 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro2_fifo/ram/wa[27]                                                                                             |                                                                                                                                                     |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro2_fifo/ram/wa[28]                                                                                             |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro2_fifo/ram/wa[26]                                                                                             |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro2_fifo/ram/wa[30]                                                                                             |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro2_fifo/ro_rd_pvld_int_reg_0[0]                                                                                |                                                                                                                                                     |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro4_fifo/ram/wa[27]                                                                                             |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro4_fifo/ram/wa[28]                                                                                             |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro4_fifo/ram/wa[11]                                                                                             |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro4_fifo/ram/wa[30]                                                                                             |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro4_fifo/ram/wa[19]                                                                                             |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro4_fifo/ram/wa[2]                                                                                              |                                                                                                                                                     |                5 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro4_fifo/ram/wa[4]                                                                                              |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro4_fifo/ram/wa[14]                                                                                             |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro4_fifo/ram/wa[20]                                                                                             |                                                                                                                                                     |                5 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro4_fifo/ram/wa[22]                                                                                             |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro4_fifo/ram/wa[25]                                                                                             |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro4_fifo/ram/wa[26]                                                                                             |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro4_fifo/ram/wa[10]                                                                                             |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro4_fifo/ram/wa[0]                                                                                              |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro4_fifo/ram/wa[6]                                                                                              |                                                                                                                                                     |                8 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro4_fifo/ram/wa[17]                                                                                             |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro4_fifo/ram/wa[3]                                                                                              |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro4_fifo/ram/wa[13]                                                                                             |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro4_fifo/ram/wa[9]                                                                                              |                                                                                                                                                     |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro4_fifo/ram/wa[21]                                                                                             |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro4_fifo/ram/wa[23]                                                                                             |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro4_fifo/ram/wa[31]                                                                                             |                                                                                                                                                     |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro4_fifo/ram/wa[1]                                                                                              |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro4_fifo/ram/wa[15]                                                                                             |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro4_fifo/ram/wa[7]                                                                                              |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro4_fifo/ram/wa[18]                                                                                             |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro4_fifo/ram/wa[24]                                                                                             |                                                                                                                                                     |                5 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro4_fifo/ram/wa[16]                                                                                             |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro4_fifo/ram/wa[12]                                                                                             |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro4_fifo/ram/wa[29]                                                                                             |                                                                                                                                                     |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro4_fifo/ram/wa[8]                                                                                              |                                                                                                                                                     |                7 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro4_fifo/ram/wa[5]                                                                                              |                                                                                                                                                     |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro4_fifo/ro_rd_pvld_int_reg_0[0]                                                                                |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro5_fifo/ram/wa[29]                                                                                             |                                                                                                                                                     |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro5_fifo/ram/wa[28]                                                                                             |                                                                                                                                                     |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro5_fifo/ram/wa[24]                                                                                             |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro5_fifo/ram/wa[9]                                                                                              |                                                                                                                                                     |                6 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro5_fifo/ram/wa[27]                                                                                             |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro5_fifo/ram/wa[8]                                                                                              |                                                                                                                                                     |                5 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro5_fifo/ram/wa[12]                                                                                             |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro5_fifo/ram/wa[19]                                                                                             |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro5_fifo/ram/wa[1]                                                                                              |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro5_fifo/ram/wa[4]                                                                                              |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro5_fifo/ram/wa[18]                                                                                             |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro5_fifo/ram/wa[17]                                                                                             |                                                                                                                                                     |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro5_fifo/ram/wa[3]                                                                                              |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro5_fifo/ram/wa[15]                                                                                             |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro5_fifo/ram/wa[20]                                                                                             |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro5_fifo/ram/wa[10]                                                                                             |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro5_fifo/ram/wa[14]                                                                                             |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro5_fifo/ram/wa[23]                                                                                             |                                                                                                                                                     |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro5_fifo/ram/wa[30]                                                                                             |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro5_fifo/ram/wa[2]                                                                                              |                                                                                                                                                     |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro5_fifo/ram/wa[11]                                                                                             |                                                                                                                                                     |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro5_fifo/ram/wa[31]                                                                                             |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro5_fifo/ram/wa[0]                                                                                              |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro5_fifo/ram/wa[6]                                                                                              |                                                                                                                                                     |                5 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro5_fifo/ram/wa[7]                                                                                              |                                                                                                                                                     |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro5_fifo/ram/wa[5]                                                                                              |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro5_fifo/ram/wa[25]                                                                                             |                                                                                                                                                     |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro5_fifo/ram/wa[22]                                                                                             |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro5_fifo/ram/wa[26]                                                                                             |                                                                                                                                                     |                6 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro5_fifo/ram/wa[21]                                                                                             |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro5_fifo/ram/wa[16]                                                                                             |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro5_fifo/ram/wa[13]                                                                                             |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro5_fifo/E[0]                                                                                                   |                                                                                                                                                     |                5 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro6_fifo/ram/wa[31]                                                                                             |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro6_fifo/ram/wa[8]                                                                                              |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro6_fifo/ram/wa[10]                                                                                             |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro6_fifo/ram/wa[2]                                                                                              |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro6_fifo/ram/wa[4]                                                                                              |                                                                                                                                                     |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro6_fifo/ram/wa[11]                                                                                             |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro6_fifo/ram/wa[13]                                                                                             |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro6_fifo/ram/wa[19]                                                                                             |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro6_fifo/ram/wa[25]                                                                                             |                                                                                                                                                     |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro6_fifo/ram/wa[14]                                                                                             |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro6_fifo/ram/wa[6]                                                                                              |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro6_fifo/ram/wa[15]                                                                                             |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro6_fifo/ram/wa[0]                                                                                              |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro6_fifo/ram/wa[5]                                                                                              |                                                                                                                                                     |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro6_fifo/ram/wa[18]                                                                                             |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro6_fifo/ram/wa[9]                                                                                              |                                                                                                                                                     |                6 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro6_fifo/ram/wa[26]                                                                                             |                                                                                                                                                     |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro6_fifo/ram/wa[1]                                                                                              |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro6_fifo/ram/wa[12]                                                                                             |                                                                                                                                                     |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro6_fifo/ram/wa[29]                                                                                             |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro6_fifo/ram/wa[27]                                                                                             |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro6_fifo/ram/wa[17]                                                                                             |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro6_fifo/ram/wa[20]                                                                                             |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro6_fifo/ram/wa[21]                                                                                             |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro6_fifo/ram/wa[23]                                                                                             |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro6_fifo/ram/wa[7]                                                                                              |                                                                                                                                                     |                5 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro6_fifo/ram/wa[16]                                                                                             |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro6_fifo/ram/wa[22]                                                                                             |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro6_fifo/ram/wa[24]                                                                                             |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro6_fifo/ram/wa[28]                                                                                             |                                                                                                                                                     |                5 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro6_fifo/ram/wa[30]                                                                                             |                                                                                                                                                     |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro6_fifo/ram/wa[3]                                                                                              |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro6_fifo/E[0]                                                                                                   |                                                                                                                                                     |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro7_fifo/ram/wa[28]                                                                                             |                                                                                                                                                     |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro7_fifo/ram/wa[18]                                                                                             |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro7_fifo/ram/wa[25]                                                                                             |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro7_fifo/ram/wa[22]                                                                                             |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro7_fifo/ram/wa[23]                                                                                             |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro7_fifo/ram/wa[21]                                                                                             |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro7_fifo/ram/wa[24]                                                                                             |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro7_fifo/ram/wa[17]                                                                                             |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro7_fifo/ram/wa[19]                                                                                             |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro7_fifo/ram/wa[30]                                                                                             |                                                                                                                                                     |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro7_fifo/ram/wa[31]                                                                                             |                                                                                                                                                     |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro7_fifo/ram/wa[27]                                                                                             |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro7_fifo/ram/wa[16]                                                                                             |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro7_fifo/ram/wa[20]                                                                                             |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro7_fifo/ram/wa[29]                                                                                             |                                                                                                                                                     |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro7_fifo/ram/wa[15]                                                                                             |                                                                                                                                                     |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro7_fifo/ram/wa[26]                                                                                             |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro7_fifo/E[0]                                                                                                   |                                                                                                                                                     |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_srls[11].srl_nx1/shift_qual                                        |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                      | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                               |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_thread_loop[0].r_packing_boundary_reg[0][0]                      | design_1_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                      |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/E[0]                                                                                      | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                      |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_qual                                                |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg                                                         |                                                                                                                                                     |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo0/ram/wa[0]                                                                                           |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo0/ram/wa[1]                                                                                           |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo0/ram/wa[2]                                                                                           |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo0/ram/wa[3]                                                                                           |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo0/ram/wa[19]                                                                                          |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo0/ram/wa[8]                                                                                           |                                                                                                                                                     |                6 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo0/ram/wa[9]                                                                                           |                                                                                                                                                     |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo0/ram/wa[10]                                                                                          |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo0/ram/wa[21]                                                                                          |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo0/ram/wa[4]                                                                                           |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo0/ram/wa[12]                                                                                          |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo0/ram/wa[30]                                                                                          |                                                                                                                                                     |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo0/ram/wa[20]                                                                                          |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo0/ram/wa[11]                                                                                          |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo0/ram/wa[24]                                                                                          |                                                                                                                                                     |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo0/ram/wa[31]                                                                                          |                                                                                                                                                     |                6 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo0/ram/wa[26]                                                                                          |                                                                                                                                                     |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo0/ram/wa[14]                                                                                          |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo0/ram/wa[22]                                                                                          |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo0/ram/wa[28]                                                                                          |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo0/ram/wa[7]                                                                                           |                                                                                                                                                     |                5 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo0/ram/wa[13]                                                                                          |                                                                                                                                                     |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo0/ram/wa[5]                                                                                           |                                                                                                                                                     |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo0/ram/wa[23]                                                                                          |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo0/ram/wa[18]                                                                                          |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo0/ram/wa[15]                                                                                          |                                                                                                                                                     |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo0/ram/wa[27]                                                                                          |                                                                                                                                                     |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo0/ram/wa[6]                                                                                           |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo0/ram/wa[16]                                                                                          |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo0/ram/wa[29]                                                                                          |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo0/ram/wa[25]                                                                                          |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo0/ram/wa[17]                                                                                          |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo0/dat_fifo_rd_pd[7]_i_1__12_n_0                                                                       |                                                                                                                                                     |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo1/ram/wa[13]                                                                                          |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo1/ram/wa[14]                                                                                          |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo1/ram/wa[16]                                                                                          |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo1/ram/wa[0]                                                                                           |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo1/ram/wa[18]                                                                                          |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo1/ram/wa[21]                                                                                          |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo1/ram/wa[24]                                                                                          |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo1/ram/wa[1]                                                                                           |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo1/ram/wa[15]                                                                                          |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo1/ram/wa[11]                                                                                          |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo1/ram/wa[19]                                                                                          |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo1/ram/wa[31]                                                                                          |                                                                                                                                                     |                6 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo1/ram/wa[20]                                                                                          |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo1/ram/wa[6]                                                                                           |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo1/ram/wa[23]                                                                                          |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo1/ram/wa[7]                                                                                           |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo1/ram/wa[8]                                                                                           |                                                                                                                                                     |                7 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo1/ram/wa[29]                                                                                          |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo1/ram/wa[10]                                                                                          |                                                                                                                                                     |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo1/ram/wa[9]                                                                                           |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo1/ram/wa[2]                                                                                           |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo1/ram/wa[4]                                                                                           |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo1/ram/wa[22]                                                                                          |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo1/ram/wa[5]                                                                                           |                                                                                                                                                     |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo1/ram/wa[27]                                                                                          |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo1/ram/wa[12]                                                                                          |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo1/ram/wa[30]                                                                                          |                                                                                                                                                     |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo1/ram/wa[3]                                                                                           |                                                                                                                                                     |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo1/ram/wa[17]                                                                                          |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo1/ram/wa[26]                                                                                          |                                                                                                                                                     |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo1/ram/wa[25]                                                                                          |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo1/ram/wa[28]                                                                                          |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo1/dat_fifo_rd_pd[7]_i_1__7_n_0                                                                        |                                                                                                                                                     |                5 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo2/ram/wa[26]                                                                                          |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo2/ram/wa[28]                                                                                          |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo2/ram/wa[29]                                                                                          |                                                                                                                                                     |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo2/ram/wa[4]                                                                                           |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo2/ram/wa[31]                                                                                          |                                                                                                                                                     |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo2/ram/wa[8]                                                                                           |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo2/ram/wa[30]                                                                                          |                                                                                                                                                     |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo2/ram/wa[5]                                                                                           |                                                                                                                                                     |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo2/ram/wa[3]                                                                                           |                                                                                                                                                     |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo2/ram/wa[27]                                                                                          |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo2/ram/wa[20]                                                                                          |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo2/ram/wa[21]                                                                                          |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo2/ram/wa[9]                                                                                           |                                                                                                                                                     |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo2/ram/wa[10]                                                                                          |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo2/ram/wa[12]                                                                                          |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo2/ram/wa[0]                                                                                           |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo2/ram/wa[2]                                                                                           |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo2/ram/wa[14]                                                                                          |                                                                                                                                                     |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo2/ram/wa[15]                                                                                          |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo2/ram/wa[16]                                                                                          |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo2/ram/wa[18]                                                                                          |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo2/ram/wa[6]                                                                                           |                                                                                                                                                     |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo2/ram/wa[7]                                                                                           |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo2/ram/wa[19]                                                                                          |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo2/ram/wa[22]                                                                                          |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo2/ram/wa[11]                                                                                          |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo2/ram/wa[13]                                                                                          |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo2/ram/wa[23]                                                                                          |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo2/ram/wa[1]                                                                                           |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo2/ram/wa[17]                                                                                          |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo2/ram/wa[24]                                                                                          |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo2/ram/wa[25]                                                                                          |                                                                                                                                                     |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo2/dat_fifo_rd_pd[7]_i_1__14_n_0                                                                       |                                                                                                                                                     |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo3/ram/wa[7]                                                                                           |                                                                                                                                                     |                6 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo3/ram/wa[12]                                                                                          |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo3/ram/wa[28]                                                                                          |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo3/ram/wa[10]                                                                                          |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo3/ram/wa[13]                                                                                          |                                                                                                                                                     |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo3/ram/wa[29]                                                                                          |                                                                                                                                                     |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo3/ram/wa[23]                                                                                          |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo3/ram/wa[27]                                                                                          |                                                                                                                                                     |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo3/ram/wa[14]                                                                                          |                                                                                                                                                     |                6 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo3/ram/wa[15]                                                                                          |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo3/ram/wa[9]                                                                                           |                                                                                                                                                     |                7 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo3/ram/wa[19]                                                                                          |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo3/ram/wa[2]                                                                                           |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo3/ram/wa[17]                                                                                          |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo3/ram/wa[20]                                                                                          |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo3/ram/wa[0]                                                                                           |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo3/ram/wa[6]                                                                                           |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo3/ram/wa[16]                                                                                          |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo3/ram/wa[18]                                                                                          |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo3/ram/wa[22]                                                                                          |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo3/ram/wa[25]                                                                                          |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo3/ram/wa[31]                                                                                          |                                                                                                                                                     |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo3/ram/wa[30]                                                                                          |                                                                                                                                                     |                6 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo3/ram/wa[21]                                                                                          |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo3/ram/wa[5]                                                                                           |                                                                                                                                                     |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo3/ram/wa[11]                                                                                          |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo3/ram/wa[8]                                                                                           |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo3/ram/wa[26]                                                                                          |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo3/ram/wa[24]                                                                                          |                                                                                                                                                     |                5 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo3/ram/wa[4]                                                                                           |                                                                                                                                                     |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo3/ram/wa[1]                                                                                           |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo3/ram/wa[3]                                                                                           |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo3/dat_fifo_rd_pd[7]_i_1__13_n_0                                                                       |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo4/ram/wa[11]                                                                                          |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo4/ram/wa[27]                                                                                          |                                                                                                                                                     |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo4/ram/wa[30]                                                                                          |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo4/ram/wa[31]                                                                                          |                                                                                                                                                     |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo4/ram/wa[6]                                                                                           |                                                                                                                                                     |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo4/ram/wa[5]                                                                                           |                                                                                                                                                     |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo4/ram/wa[10]                                                                                          |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo4/ram/wa[4]                                                                                           |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo4/ram/wa[18]                                                                                          |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo4/ram/wa[20]                                                                                          |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo4/ram/wa[15]                                                                                          |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo4/ram/wa[9]                                                                                           |                                                                                                                                                     |                6 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo4/ram/wa[24]                                                                                          |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo4/ram/wa[29]                                                                                          |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo4/ram/wa[16]                                                                                          |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo4/ram/wa[28]                                                                                          |                                                                                                                                                     |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo4/ram/wa[3]                                                                                           |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo4/ram/wa[12]                                                                                          |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo4/ram/wa[13]                                                                                          |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo4/ram/wa[17]                                                                                          |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo4/ram/wa[19]                                                                                          |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo4/ram/wa[21]                                                                                          |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo4/ram/wa[22]                                                                                          |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo4/ram/wa[23]                                                                                          |                                                                                                                                                     |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo4/ram/wa[25]                                                                                          |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo4/ram/wa[8]                                                                                           |                                                                                                                                                     |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo4/ram/wa[2]                                                                                           |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo4/ram/wa[14]                                                                                          |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo4/ram/wa[26]                                                                                          |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo4/ram/wa[0]                                                                                           |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo4/ram/wa[7]                                                                                           |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo4/ram/wa[1]                                                                                           |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo4/dat_fifo_rd_pd[7]_i_1__9_n_0                                                                        |                                                                                                                                                     |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo5/ram/wa[3]                                                                                           |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo5/ram/wa[7]                                                                                           |                                                                                                                                                     |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo5/ram/wa[9]                                                                                           |                                                                                                                                                     |                5 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo5/ram/wa[11]                                                                                          |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo5/ram/wa[4]                                                                                           |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo5/ram/wa[17]                                                                                          |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo5/ram/wa[18]                                                                                          |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo5/ram/wa[20]                                                                                          |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo5/ram/wa[22]                                                                                          |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo5/ram/wa[16]                                                                                          |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo5/ram/wa[23]                                                                                          |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo5/ram/wa[24]                                                                                          |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo5/ram/wa[25]                                                                                          |                                                                                                                                                     |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo5/ram/wa[26]                                                                                          |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo5/ram/wa[28]                                                                                          |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo5/ram/wa[29]                                                                                          |                                                                                                                                                     |                7 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo5/ram/wa[30]                                                                                          |                                                                                                                                                     |                5 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo5/ram/wa[13]                                                                                          |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo5/ram/wa[31]                                                                                          |                                                                                                                                                     |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo5/ram/wa[10]                                                                                          |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo5/ram/wa[19]                                                                                          |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo5/ram/wa[14]                                                                                          |                                                                                                                                                     |                6 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo5/ram/wa[27]                                                                                          |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo5/ram/wa[5]                                                                                           |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo5/ram/wa[15]                                                                                          |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo5/ram/wa[12]                                                                                          |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo5/ram/wa[21]                                                                                          |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo5/ram/wa[0]                                                                                           |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo5/ram/wa[1]                                                                                           |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo5/ram/wa[2]                                                                                           |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo5/ram/wa[8]                                                                                           |                                                                                                                                                     |                5 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo5/ram/wa[6]                                                                                           |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo5/dat_fifo_rd_pd[7]_i_1__8_n_0                                                                        |                                                                                                                                                     |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo6/ram/wa[1]                                                                                           |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo6/ram/wa[8]                                                                                           |                                                                                                                                                     |                5 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo6/ram/wa[11]                                                                                          |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo6/ram/wa[20]                                                                                          |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo6/ram/wa[3]                                                                                           |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo6/ram/wa[10]                                                                                          |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo6/ram/wa[14]                                                                                          |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo6/ram/wa[2]                                                                                           |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo6/ram/wa[13]                                                                                          |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo6/ram/wa[16]                                                                                          |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo6/ram/wa[22]                                                                                          |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo6/ram/wa[26]                                                                                          |                                                                                                                                                     |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo6/ram/wa[30]                                                                                          |                                                                                                                                                     |                8 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo6/ram/wa[4]                                                                                           |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo6/ram/wa[12]                                                                                          |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo6/ram/wa[5]                                                                                           |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo6/ram/wa[24]                                                                                          |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo6/ram/wa[19]                                                                                          |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo6/ram/wa[17]                                                                                          |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo6/ram/wa[21]                                                                                          |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo6/ram/wa[7]                                                                                           |                                                                                                                                                     |                5 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo6/ram/wa[23]                                                                                          |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo6/ram/wa[18]                                                                                          |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo6/ram/wa[9]                                                                                           |                                                                                                                                                     |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo6/ram/wa[25]                                                                                          |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo6/ram/wa[27]                                                                                          |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo6/ram/wa[28]                                                                                          |                                                                                                                                                     |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo6/ram/wa[29]                                                                                          |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo6/ram/wa[6]                                                                                           |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo6/ram/wa[0]                                                                                           |                                                                                                                                                     |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo6/ram/wa[31]                                                                                          |                                                                                                                                                     |                5 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo6/ram/wa[15]                                                                                          |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo6/dat_fifo_rd_pd[7]_i_1__10_n_0                                                                       |                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo7/ram/wa[3]                                                                                           |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo7/ram/wa[6]                                                                                           |                                                                                                                                                     |                8 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo7/ram/wa[11]                                                                                          |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo7/ram/wa[14]                                                                                          |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo7/ram/wa[16]                                                                                          |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo7/ram/wa[18]                                                                                          |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo7/ram/wa[15]                                                                                          |                                                                                                                                                     |                6 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo7/ram/wa[20]                                                                                          |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo7/ram/wa[23]                                                                                          |                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_cvtin/u_HLS_cdp_icvt_0/pipe_p3/p3_skid_catch                                                           |                                                                                                                                                     |                4 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                         | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/areset_d1                                     |                4 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/req_pd_reg[5]_14[0]                                                                                        | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                4 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.aw_channel_0/null_beat_supress_0/b_push                                                        |                                                                                                                                                     |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_fill_mask_reg[3][2]                                                                   |                                                                                                                                                     |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/mem_re_2d_reg[1]_0                                                                                             | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.aw_channel_0/null_beat_supress_0/count                                                         | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/SR[0]            |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_fill_mask_reg[3][0]                                                                   |                                                                                                                                                     |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[7][1]                                                                  |                                                                                                                                                     |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[7][4]                                                                  |                                                                                                                                                     |                4 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[7][3]                                                                  |                                                                                                                                                     |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_fill_mask_reg[3][1]                                                                   |                                                                                                                                                     |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_wt/u_fifo/ram/rd_pushing_reg[0]                                                                                            | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[7][5]                                                                  |                                                                                                                                                     |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[7][2]                                                                  |                                                                                                                                                     |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/nvdla_cdma_d_misc_cfg_0_wren_0                                                                        | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                4 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_ig/u_bpt4/lat_adv                                                                                                          | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/s_ready_i_reg_0                                                                         | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_continue_d_reg              |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[7][6]                                                                  |                                                                                                                                                     |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_cvtin/u_HLS_cdp_icvt_0/pipe_p3/p3_pipe_data0                                                           |                                                                                                                                                     |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_cvtin/u_HLS_cdp_icvt_0/pipe_p1/p1_skid_data[8]_i_1_n_0                                                 |                                                                                                                                                     |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_fifo/ram/E[0]                                                                                 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                4 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/req_pd_reg[1][0]                                                                                           | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[7][0]                                                                  |                                                                                                                                                     |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/s_ready_i_reg_1                                                                         | design_1_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_continue_d_reg              |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p1/pipe_spt2cvt_cmd_pd_reg[0]_4[0]                                                                   | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_ig/u_bpt2/lat_adv                                                                                                          | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p1/pipe_spt2cvt_cmd_pd_reg[1]_0[0]                                                                   | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/req_pd_reg[5]_7[0]                                                                                         | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_ig/u_bpt3/lat_adv                                                                                                          | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/i___76_n_0                                                                                                             | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                4 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/req_pd_reg[5]_5[0]                                                                                         | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p4/E[0]                                                                                              | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_cvt/pipe_p1/E[0]                                                                                               | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/cmd_active_reg[0]                                           | design_1_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                      |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/dat_pre_pvld_reg_n_0                                                                                        | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                5 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/req_pd_reg[1]_3[0]                                                                                         | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                4 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/req_pd_reg[2]_5[0]                                                                                    | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                4 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_reg/u_dual_reg_d0/wr_popping_reg[0]                                                                                  | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                4 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/last_beat_reg_0[0]                                          | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                      |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/last_beat_reg                                               | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                      |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_preproc/pipe_skid_pipe0_i0                                                                                           |                                                                                                                                                     |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/req_pd_reg[5]_16[0]                                                                                        | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/nvdla_cdma_d_misc_cfg_0_wren                                                                          | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                6 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p4/p4_skid_catch                                                                                      |                                                                                                                                                     |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/E[0]                                                                           | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                      |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/E[0]                                                                     | design_1_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                               |                5 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/cmd_active_reg[0]                                                              | design_1_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                      |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_sg/u_dat_fifo/ram/credit_vld_reg[0]                                                                                         | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p4/p4_pipe_data0                                                                                      |                                                                                                                                                     |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/cq_wr_count                                                                                                     | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                4 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_ig/u_bpt5/lat_adv                                                                                                          | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/last_beat_reg[0]                                                               | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                      |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro3_fifo/skid_flop_cdp_rdma2dp_pd_i0                                                                            | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro3_fifo/dp_rdy_f_reg_0                                     |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_single_reg/E[0]                                                                                                   | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                5 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_single_reg/nvdla_csc_d_misc_cfg_0_wren                                                                            | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                4 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_ig/u_bpt6/lat_adv                                                                                                          | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_core/pipe_p11/pipe_skid_core2pdp_vld_reg_0[0]                                                                               |                                                                                                                                                     |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_dc/u_fifo/ram/rd_pushing_reg[0]                                                                                            | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                       | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/SR[0]    |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_reg/u_dual_reg_d0/wr_popping_reg[0]                                                                                  | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                4 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p1/pipe_spt2cvt_cmd_pd_reg[0]_2[0]                                                                   | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/req_pd_reg[2]_0[0]                                                                                    | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                6 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p1/pipe_spt2cvt_cmd_pd_reg[0]_0[0]                                                                   | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/pre2cal1d_pd__0[19]                                                                                                    | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                 |                                                                                                                                                     |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_single_reg/req_pd_reg[1]_6[0]                                                                                     | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                4 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_single_reg/req_pd_reg[0]_3[0]                                                                                     | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_single_reg/req_pd_reg[2]_1[0]                                                                                     | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_single_reg/req_pd_reg[2]_6[0]                                                                                     | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                5 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/sdp2pdp_surf_end                                                                                                       | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_single_reg/req_pd_reg[2]_7[0]                                                                                     | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_reg/reg2dp_op_en_reg_reg[2]_1[0]                                                                                            | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                7 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/nvdla_cdp_s_lut_lo_slope_shift_0_wren                                                                      | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/req_pd_reg[5]_12[0]                                                                                        | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_cmd/u_fifo/wr_busy_in_reg_2[0]                                                                                       | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/i___533_n_0                                                                                                            | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/nvdla_cdp_s_lut_le_slope_shift_0_wren                                                                      | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_single_reg/req_pd_reg[0]_8[0]                                                                                     | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                4 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_single_reg/req_pd_reg[2]_0[0]                                                                                     | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                6 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_reg/u_dual_reg_d1/p_8_in                                                                                             | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                4 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/req_pd_reg[5]_3[0]                                                                                         | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/cq_rd1_credits0                                                                                                 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                6 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/cq_rd0_credits0                                                                                                 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                5 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/cq_rd2_credits0                                                                                                 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                4 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_reg/u_dual_reg_d0/skid_flop_mc_dma_rd_req_rdy_f_reg_1[0]                                                             | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/nvdla_sdp_s_lut_lo_slope_shift_0_wren                                                                      | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                4 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/cq2eg_count_p0                                                                                                    | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                5 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_single_reg/req_pd_reg[1]_2[0]                                                                                     | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                               |                                                                                                                                                     |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/req_pd_reg[5]_11[0]                                                                                   | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/cq_rd3_credits0                                                                                                 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                5 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/E[0]                                                                   | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                      |                4 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/nvdla_sdp_s_lut_le_slope_shift_0_wren                                                                      | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/cq_rd_count_p0                                                                                                    | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                7 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/req_pd_reg[5]_3[0]                                                                                    | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_reg/u_dual_reg_d0/skid_flop_mc_dma_rd_req_rdy_f_reg[0]                                                               | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                4 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/E[0]                                                                 | design_1_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                      |                5 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/i___860_n_0                                                                                                            | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                5 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_3/latch_result0_d3                                                                                      | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                4 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_3/latch_result2_d3                                                                                      | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                5 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/rd_pout_data_stage1                                                                                            | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                6 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_7/latch_result7_d3                                                                                      | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                6 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_7/latch_result5_d3                                                                                      | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                5 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_7/latch_result4_d3                                                                                      | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                4 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_7/latch_result2_d3                                                                                      | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                3 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_7/latch_result6_d3                                                                                      | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                7 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_7/latch_result3_d3                                                                                      | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                7 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_7/latch_result1_d3                                                                                      | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                4 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_7/latch_result0_d3                                                                                      | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                7 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_3/latch_result3_d3                                                                                      | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                5 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_0/latch_result1_d3                                                                                      | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                5 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_0/latch_result3_d3                                                                                      | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                5 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_0/latch_result2_d3                                                                                      | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                6 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_3/latch_result4_d3                                                                                      | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                4 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_3/latch_result1_d3                                                                                      | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                4 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_single_reg/req_pd_reg[2]_rep_1[0]                                                                                     | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                5 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_3/latch_result7_d3                                                                                      | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                7 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_6/latch_result5_d3                                                                                      | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                5 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_6/latch_result6_d3                                                                                      | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                5 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_6/latch_result7_d3                                                                                      | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                8 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_6/latch_result2_d3                                                                                      | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                4 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_6/latch_result3_d3                                                                                      | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                3 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_6/latch_result1_d3                                                                                      | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                4 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_6/latch_result0_d3                                                                                      | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                4 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_6/latch_result4_d3                                                                                      | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                7 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_3/latch_result5_d3                                                                                      | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                3 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_csb_master/csb2cfgrom_req_pvld                                                                                                    | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                3 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_csb_master/cfgrom_req_pvld                                                                                                        |                                                                                                                                                     |                3 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_3/latch_result6_d3                                                                                      | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                5 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_a/u_NV_NVDLA_cacc/u_calculator/calc_dlv_valid_d2                                                                                               | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                6 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo1/E[0]                                                                                             | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                5 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_cmd/u_sfifo/E[0]                                                                                                     | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                3 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_4/latch_result0_d3                                                                                      | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                3 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_4/latch_result5_d3                                                                                      | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                3 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_0/latch_result0_d3                                                                                      | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                3 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_4/latch_result2_d3                                                                                      | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                4 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_0/latch_result6_d3                                                                                      | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                6 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_4/latch_result4_d3                                                                                      | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                4 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_0/latch_result5_d3                                                                                      | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                4 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_4/latch_result3_d3                                                                                      | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                7 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_0/latch_result4_d3                                                                                      | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                4 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_fifo/wr_req_in0                                                                               |                                                                                                                                                     |                2 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_0/latch_result7_d3                                                                                      | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                6 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_4/latch_result1_d3                                                                                      | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                4 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_4/latch_result7_d3                                                                                      | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                8 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_status/status2dma_fsm_switch                                                                                               | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                4 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_4/latch_result6_d3                                                                                      | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                5 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_5/latch_result3_d3                                                                                      | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                7 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_5/latch_result1_d3                                                                                      | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                5 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_5/latch_result0_d3                                                                                      | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                4 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_5/latch_result2_d3                                                                                      | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                4 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_5/latch_result7_d3                                                                                      | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                6 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_5/latch_result4_d3                                                                                      | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                4 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_single_reg/E[0]                                                                                                       | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                4 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_5/latch_result6_d3                                                                                      | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                5 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_5/latch_result5_d3                                                                                      | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                4 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_1/latch_result1_d3                                                                                      | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                4 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_1/latch_result0_d3                                                                                      | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                5 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/u_NV_NVDLA_PDP_cal1d_info_fifo/pipe_vld_4_reg[0]                                                               | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                3 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_1/latch_result3_d3                                                                                      | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                6 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_1/latch_result6_d3                                                                                      | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                6 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_1/latch_result5_d3                                                                                      | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                4 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_1/latch_result2_d3                                                                                      | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                5 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_1/latch_result7_d3                                                                                      | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                6 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_1/latch_result4_d3                                                                                      | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                3 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod2/E[0]                                                                                         | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                4 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod2/E[0]                                                                                         | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                5 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_2/latch_result0_d3                                                                                      | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                6 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_2/latch_result1_d3                                                                                      | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                3 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_2/latch_result2_d3                                                                                      | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                5 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_2/latch_result4_d3                                                                                      | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                3 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_2/latch_result3_d3                                                                                      | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                6 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_2/latch_result6_d3                                                                                      | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                6 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_2/latch_result7_d3                                                                                      | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                7 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_2/latch_result5_d3                                                                                      | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                3 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod2/E[0]                                                                                         | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                4 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_reg/u_dual_reg_d0/E[0]                                                                                               | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                5 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_reg/u_dual_reg_d0/tran_vld_reg                                                                                       | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                5 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod2/E[0]                                                                                         | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                4 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/i___458_n_0                                                                                                            | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                3 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/i___650_n_0                                                                                                            | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                4 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_single_reg/req_pd_reg[4]_5[0]                                                                                         | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_dc/req_cur_ch[0]_i_1_n_0                                                                                                   | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_write.s_axi_bid_i[11]_i_1_n_0                                                                 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                               |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo7/dat_fifo_wr_count[5]_i_1__10_n_0                                                                    | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                5 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/gen_srls[11].srl_nx1/shift                   |                                                                                                                                                     |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_addr[9]_i_1_n_0                                                                                        | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_wl/u_dec/E[0]                                                                                                               | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                8 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_wl/u_dec/sel_d3_reg[6]_0[0]                                                                                                 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                6 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo6/dat_fifo_wr_count[5]_i_1__9_n_0                                                                     | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                5 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo4/dat_fifo_wr_count[5]_i_1__8_n_0                                                                     | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                5 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo5/dat_fifo_wr_count[5]_i_1__14_n_0                                                                    | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                5 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.s_axi_rid_i                                                                              | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                               |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/u_NV_NVDLA_PDP_cal1d_info_fifo/rd_popping                                                                      |                                                                                                                                                     |                5 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_cmd_fifo/ram/wa[1]                                                                                                   |                                                                                                                                                     |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_cmd_fifo/ram/wa[3]                                                                                                   |                                                                                                                                                     |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/rd_req_int_reg_0[0]                                                              | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                6 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_rt_in/in_rt_wt_mask_d21                                                                                            | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                5 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_cmd_fifo/ram/wa[0]                                                                                                   |                                                                                                                                                     |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/u_NV_NVDLA_PDP_cal1d_info_fifo/ram/ram_ff7[11]_i_1_n_0                                                         |                                                                                                                                                     |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/u_NV_NVDLA_PDP_cal1d_info_fifo/ram/ram_ff5[11]_i_1_n_0                                                         |                                                                                                                                                     |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/u_NV_NVDLA_PDP_cal1d_info_fifo/ram/ram_ff4[11]_i_1_n_0                                                         |                                                                                                                                                     |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/req_pd_reg[0]_1[0]                                                                                    | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_lat_fifo/ram/lat_rd_pvld_int_reg_5[0]                                                                           | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                5 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_lat_fifo/ram/lat_rd_pvld_int_reg_2[0]                                                                           | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_lat_fifo/ram/lat_rd_pvld_int_reg_6[0]                                                                           | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                5 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_lat_fifo/ram/lat_rd_pvld_int_reg_3[0]                                                                           | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                6 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_lat_fifo/ram/lat_rd_pvld_int_reg_7[0]                                                                           | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_lat_fifo/ram/lat_rd_pvld_int_reg[0]                                                                             | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_lat_fifo/ram/lat_rd_pvld_int_reg_1[0]                                                                           | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_lat_fifo/ram/lat_rd_pvld_int_reg_4[0]                                                                           | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                5 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_rt_in/in_rt_wt_mask_d21                                                                                            | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                5 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_single_reg/req_pd_reg[1]_5[0]                                                                                     | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                | design_1_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                  |                7 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/b_sreg/skid_buffer[1035]_i_1__0_n_0                                                                                                      |                                                                                                                                                     |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2mac_dat_a_pd1                                                                                                         | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                6 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_rt_in/in_rt_dat_pvld_d1_reg_0                                                                                      | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                5 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                 | design_1_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                   |                5 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_wl/sc2mac_wt_a_pvld_reg_0[0]                                                                                                | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                7 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/in_rt_dat_mask_d11                                                                                                       | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                5 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/u_NV_NVDLA_PDP_cal1d_info_fifo/ram/ram_ff0[11]_i_1_n_0                                                         |                                                                                                                                                     |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_wl/sc2mac_wt_b_pvld_reg_0[0]                                                                                                | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                6 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_syncfifo/u_data_sync_fifo/ram/M_reg_64_127_0_2_i_1_n_0                                                 |                                                                                                                                                     |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                 | design_1_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                   |                5 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/s00_nodes/s00_b_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                 | design_1_i/smartconnect_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                   |                5 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_fifo.singleorder_fifo/gen_pipelined.mesg_reg[11]_i_1_n_0           |                                                                                                                                                     |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_syncfifo/u_data_sync_fifo/ram/M_reg_0_63_0_2_i_1__1_n_0                                                |                                                                                                                                                     |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_rsp_pvld_d2                                                                                                          | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_rsp_pvld_d3                                                                                                          | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                7 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_single_reg/req_pd_reg[1]_1[0]                                                                                     | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo3/dat_fifo_wr_count[5]_i_1__12_n_0                                                                    | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_bufferin/p_12_in                                                                                       | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/u_NV_NVDLA_PDP_cal1d_info_fifo/ram/p_0_in_0                                                                    |                                                                                                                                                     |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_rsp_pvld_d1                                                                                                          | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_rsp_pvld                                                                                                             | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |               10 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_rsp_pipe_pvld_d5                                                                                                     | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_fifo.singleorder_fifo/gen_srls[11].srl_nx1/shift                   |                                                                                                                                                     |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_rsp_pipe_pvld_d6                                                                                                     | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_rsp_pipe_pvld_d4                                                                                                     | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_rsp_pipe_pvld_d3                                                                                                     | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                5 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_rsp_pipe_pvld_d2                                                                                                     | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_rsp_pipe_pvld_d1                                                                                                     | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_fifo/ram/p_50_in                                                                              | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/gen_pipelined.mesg_reg[11]_i_1__0_n_0        |                                                                                                                                                     |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                | design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                  |                5 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                | design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                  |                6 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                 | design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                   |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                 | design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                   |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                 | design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                   |                5 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo0/dat_fifo_wr_count                                                                                   | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                5 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_pipe_valid_d2                                                                                                        | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_lat_fifo/E[0]                                                                                                   | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                5 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_lat_fifo/lat_rd_pvld_int_reg_12[0]                                                                              | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                5 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_lat_fifo/lat_rd_pvld_int_reg_7[0]                                                                               | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                6 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_single_reg/req_pd_reg[4]_2[0]                                                                                         | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                5 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo2/dat_fifo_wr_count[5]_i_1__13_n_0                                                                    | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_lat_fifo/lat_rd_pvld_int_reg_10[0]                                                                              | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                5 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_lat_fifo/lat_rd_pvld_int_reg_11[0]                                                                              | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                5 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_lat_fifo/lat_rd_pvld_int_reg_8[0]                                                                               | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                6 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_lat_fifo/lat_rd_pvld_int_reg_9[0]                                                                               | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                5 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/u_NV_NVDLA_PDP_cal1d_info_fifo/ram/ram_ff6[11]_i_1_n_0                                                         |                                                                                                                                                     |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/u_NV_NVDLA_PDP_cal1d_info_fifo/ram/ram_ff3[11]_i_1_n_0                                                         |                                                                                                                                                     |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo1/dat_fifo_wr_count[5]_i_1__7_n_0                                                                     | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/u_NV_NVDLA_PDP_cal1d_info_fifo/ram/ram_ff2[11]_i_1_n_0                                                         |                                                                                                                                                     |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro5_fifo/ro_wr_count                                                                                            | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/req_pd_reg[0]_4[0]                                                                                    | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                6 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_cmd_fifo/ram/wa[2]                                                                                                   |                                                                                                                                                     |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_cmd_fifo/rd_popping                                                                                                  |                                                                                                                                                     |                6 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/s00_nodes/s00_aw_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                | design_1_i/smartconnect_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                  |                6 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_sg/u_wt_fifo/FSM_sequential_cur_state_reg[0]_0[0]                                                                           | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_single_reg/req_pd_reg[4]_5[0]                                                                                  | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                5 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/line_cnt[12]_i_1_n_0                                                                                           | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                3 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_single_reg/E[0]                                                                                                | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                5 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_single_reg/req_pd_reg[1]_3[0]                                                                                  | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                3 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_single_reg/req_pd_reg[1]_0[0]                                                                                  | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                5 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/rd_height_en                                                                                                    | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                4 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_sfifo/ram/ram_ff1[12]_i_1_n_0                                                                     |                                                                                                                                                     |                4 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/req_pd_reg[4]_1[0]                                                                                         | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                5 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/req_pd_reg[0]_4[0]                                                                                         | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                6 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/req_pd_reg[2]_4[0]                                                                                         | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                3 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/req_pd_reg[2]_1[0]                                                                                         | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                3 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/req_pd_reg[4]_9[0]                                                                                         | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                3 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_cmd/u_sfifo/ram/wa[0]                                                                                                |                                                                                                                                                     |                4 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_cmd/u_sfifo/ram/wa[3]                                                                                                |                                                                                                                                                     |                5 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_cmd/u_sfifo/ram/wa[1]                                                                                                |                                                                                                                                                     |                2 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_cmd/u_sfifo/ram/wa[2]                                                                                                |                                                                                                                                                     |                2 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_dat/u_out/p_25_in                                                                                                    | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                3 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_a/u_NV_NVDLA_cacc/u_regfile/u_single_reg/req_pd_reg[0]_1[0]                                                                                    | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                2 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1058]_i_1_n_0                                                                                                         |                                                                                                                                                     |                4 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_a/u_NV_NVDLA_cacc/u_regfile/u_single_reg/req_pd_reg[0]_2[0]                                                                                    | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                3 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_reg/u_single_reg/req_pd_reg[3]_4[0]                                                                                  | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                4 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_single_reg/req_pd_reg[0]_4[0]                                                                                         | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                3 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_single_reg/req_pd_reg[1]_rep_10[0]                                                                                    | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                9 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dataout_w_cnt_reg_en                                                                                                     | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                5 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_single_reg/req_pd_reg[0]_1[0]                                                                                         | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                4 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_reg/u_single_reg/req_pd_reg[2]_1[0]                                                                                  | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                4 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_single_reg/req_pd_reg[1]_rep_4[0]                                                                                     | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                5 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_single_reg/req_pd_reg[2][0]                                                                                           | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                4 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/channel_op_cnt[12]_i_1_n_0                                                                                               | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                3 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_single_reg/req_pd_reg[3]_3[0]                                                                                         | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                6 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_single_reg/req_pd_reg[3]_1[0]                                                                                         | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                4 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_single_reg/req_pd_reg[2]_4[0]                                                                                         | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                5 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_single_reg/req_pd_reg[2]_5[0]                                                                                         | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                4 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/req_pd_reg[0]_1[0]                                                                                         | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                4 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_single_reg/req_pd_reg[3]_8[0]                                                                                         | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                6 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_single_reg/req_pd_reg[3]_6[0]                                                                                         | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                6 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_single_reg/req_pd_reg[2]_rep_2[0]                                                                                     | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                6 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_cmd/u_fifo/ram/E[0]                                                                                                  | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                4 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_cmd/u_fifo/E[0]                                                                                                      | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                2 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_reg/u_single_reg/req_pd_reg[2]_0[0]                                                                                  | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                5 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/u_NV_NVDLA_PDP_cal1d_info_fifo/pdp_info_out_pd_reg[8]_0[0]                                                     | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                2 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_reg/u_single_reg/req_pd_reg[0]_2[0]                                                                                  | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                3 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_reg/u_single_reg/req_pd_reg[0]_0[0]                                                                                  | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                6 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/req_pd_reg[3]_11[0]                                                                                   | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                2 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/req_pd_reg[3]_1[0]                                                                                    | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                3 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/req_pd_reg[1][0]                                                                                      | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                7 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_syncfifo/u_info_sync_fifo/ram/rd_popping                                                               |                                                                                                                                                     |                6 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/i___157_n_0                                                                                                                  | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                4 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/i___156_n_0                                                                                                                  | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                4 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/i___155_n_0                                                                                                                  | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                4 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/c_cnt_reg[3]_0[0]                                                                                              | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                4 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_cvtout/skid_flop_data_info_in_pd_d10                                                                   |                                                                                                                                                     |                3 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_cvtout/skid_flop_data_info_in_pd_d30                                                                   |                                                                                                                                                     |                3 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_cvtout/skid_flop_data_info_in_pd_d20                                                                   |                                                                                                                                                     |                3 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_cvtout/pipe_skid_data_info_in_pd_d20                                                                   |                                                                                                                                                     |                4 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_cvtout/pipe_skid_data_info_in_pd_d10                                                                   |                                                                                                                                                     |                2 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_cvtout/u_HLS_cdp_ocvt_0/pipe_p4/skid_flop_data_info_in_vld_d3_reg[0]                                   |                                                                                                                                                     |                3 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_cvtout/u_HLS_cdp_ocvt_0/pipe_p1/pipe_skid_data_info_in_vld_d0_reg[0]                                   |                                                                                                                                                     |                3 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_cvtout/u_HLS_cdp_ocvt_0/pipe_p1/pipe_skid_mul2ocvt_pvld_f_reg                                          |                                                                                                                                                     |                3 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_preproc/p_10_in                                                                                                      | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                3 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/u_NV_NVDLA_PDP_cal1d_info_fifo/pdp_info_out_pd_reg[8]_1[0]                                                     | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                3 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_reg/u_single_reg/req_pd_reg[0]_0[0]                                                                                  | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                4 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_preproc/sdp2pdp_c_end                                                                                                | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                2 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_preproc/sdp2pdp_line_end                                                                                             | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                2 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_preproc/pre2cal1d_pd[17]                                                                                             | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                2 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_reg/u_single_reg/req_pd_reg[0]_1[0]                                                                                  | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                2 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_dual_reg_d1/c_cnt_reg[3]                                                                                              | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                4 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_sg/u_wt_fifo/is_img_d1_reg[0]                                                                                               | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                2 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_reg/u_single_reg/req_pd_reg[3]_1[0]                                                                                  | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                5 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/req_pd_reg[1]_2[0]                                                                                    | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                3 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/need_bubble_reg_i_1                                                                                                    | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                5 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_sg/u_dat_fifo/ram/wt_pop_ready                                                                                              | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                8 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_reg/u_single_reg/req_pd_reg[2]_4[0]                                                                                  | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                5 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/i__n_0                                                                                                                 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                5 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_dual_reg_d1/need_bubble_reg_0[0]                                                                                      | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                5 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_single_reg/req_pd_reg[0]_0[0]                                                                                     | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                6 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_reg/u_single_reg/req_pd_reg[0]_5[0]                                                                                  | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                4 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_reg/u_single_reg/req_pd_reg[0]_6[0]                                                                                  | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                3 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_single_reg/req_pd_reg[4]_rep_0[0]                                                                                 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                7 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_reg/u_dual_reg_d0/height_count                                                                                       | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                4 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_single_reg/req_pd_reg[0]_5[0]                                                                                     | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                5 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_single_reg/req_pd_reg[4]_rep__0_1[0]                                                                              | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                6 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod2/count_h                                                                                      | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                4 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod2/p_0_in1_in                                                                                   | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                4 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod2/count_h                                                                                      | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                4 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod2/p_0_in1_in                                                                                   | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                4 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_reg/u_single_reg/req_pd_reg[2]_3[0]                                                                                  | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                4 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_sfifo/ram/ram_ff2[12]_i_1_n_0                                                                     |                                                                                                                                                     |                3 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_sfifo/ram/ram_ff3[12]_i_1_n_0                                                                     |                                                                                                                                                     |                4 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_sfifo/ram/ram_ff0[12]_i_1_n_0                                                                     |                                                                                                                                                     |                4 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod2/count_h                                                                                      | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                4 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod2/p_0_in1_in                                                                                   | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                4 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod2/count_h                                                                                      | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                4 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod2/p_0_in1_in                                                                                   | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                4 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_single_reg/req_pd_reg[1]_5[0]                                                                                  | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                7 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_single_reg/req_pd_reg[5][0]                                                                                    | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                3 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_single_reg/req_pd_reg[5]_1[0]                                                                                  | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                4 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_single_reg/req_pd_reg[4]_1[0]                                                                                  | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                2 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                         | design_1_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/s_axi_aresetn_0                                                                              |                7 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_7/flush_out4                                                                                            | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               10 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_7/flush_out6                                                                                            | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                7 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_7/flush_out7                                                                                            | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                7 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_7/flush_out5                                                                                            | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                6 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_7/flush_out0                                                                                            | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                7 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_7/flush_out3                                                                                            | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                6 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_7/flush_out2                                                                                            | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_7/flush_out1                                                                                            | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_6/flush_out7                                                                                            | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                5 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_6/flush_out5                                                                                            | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_6/flush_out6                                                                                            | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                5 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_6/flush_out3                                                                                            | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_6/flush_out4                                                                                            | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                6 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_6/flush_out2                                                                                            | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_6/flush_out0                                                                                            | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                6 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_6/flush_out1                                                                                            | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_0/flush_out4                                                                                            | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                5 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_2/flush_out2                                                                                            | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                7 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_2/flush_out3                                                                                            | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                7 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_2/flush_out7                                                                                            | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_2/flush_out6                                                                                            | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_2/flush_out4                                                                                            | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                6 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_dc/req_height_cnt_d1[0]_i_1_n_0                                                                                            | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_2/flush_out5                                                                                            | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_1/flush_out6                                                                                            | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                8 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_nan/E[0]                                                                                                                    | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                5 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_csb_master/cmac_a_req_pvld                                                                                                        |                                                                                                                                                     |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_bufferin/stat_cur_dly[2]_i_1_n_0                                                                       | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                7 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_0/flush_out1                                                                                            | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                5 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_dfifo/ram/ram_ff1[14]_i_1_n_0                                                                     |                                                                                                                                                     |                7 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_dfifo/ram/ram_ff0[14]_i_1_n_0                                                                     |                                                                                                                                                     |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_wl/wt_req_valid                                                                                                             | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_dfifo/ram/ram_ff2[14]_i_1_n_0                                                                     |                                                                                                                                                     |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_dfifo/ram/ram_ff3[14]_i_1_n_0                                                                     |                                                                                                                                                     |                5 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_sg/u_wt_fifo/dat_updt_d9_reg[0]                                                                                             | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_csb_master/cmac_b_req_pvld                                                                                                        |                                                                                                                                                     |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/c_bias_d1_reg_en                                                                                                         | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                6 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_wt/u_fifo/ram/E[0]                                                                                                         | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_sfifo/ram/E[0]                                                                                    |                                                                                                                                                     |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_sfifo/cq2eg_accept                                                                                | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                5 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_pfifo3/p_1_in                                                                                     | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_wl/wt_req_addr_reg_en                                                                                                       | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                5 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/req_pd_reg[4]_2[0]                                                                                    | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                5 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_wl/wt_req_addr_last_reg_en                                                                                                  | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                6 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_csb_master/csb2cmac_a_req_pvld_reg_0[0]                                                                                           | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_3/flush_out1                                                                                            | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                5 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_0/flush_out0                                                                                            | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                9 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_single_reg/req_pd_reg[4]_rep[0]                                                                                   | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_csb_master/csb2cmac_b_req_pvld_reg_0[0]                                                                                           | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_single_reg/req_pd_reg[4]_rep__0_0[0]                                                                              | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_0/flush_out7                                                                                            | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                6 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_3/flush_out2                                                                                            | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_3/flush_out0                                                                                            | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                8 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_3/flush_out4                                                                                            | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                7 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_3/flush_out3                                                                                            | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_0/flush_out6                                                                                            | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_0/flush_out3                                                                                            | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                5 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/req_pd_reg[4]_10[0]                                                                                   | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_3/flush_out6                                                                                            | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_dc/NV_NVDLA_PDP_RDMA_rdreq/req_atm_sel_reg[0]_0[0]                                                                         | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                5 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_dc/NV_NVDLA_PDP_RDMA_rdreq/req_atm_sel_reg[0]_1[0]                                                                         | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                5 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_dc/NV_NVDLA_PDP_RDMA_rdreq/req_atm_sel_reg[0][0]                                                                           | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                5 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_3/flush_out5                                                                                            | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_dc/NV_NVDLA_PDP_RDMA_rdreq/E[0]                                                                                            | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                5 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_3/flush_out7                                                                                            | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_1/flush_out2                                                                                            | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                6 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_cvt/cvt_out_vld_reg_i_1_n_0                                                                                                | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                5 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_status/dat_updt_d2                                                                                                         | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_1/flush_out1                                                                                            | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_1/flush_out4                                                                                            | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                7 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_5/flush_out1                                                                                            | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                5 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_5/flush_out3                                                                                            | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_5/flush_out2                                                                                            | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_5/flush_out4                                                                                            | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               10 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_status/dat_updt_d3                                                                                                         | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_status/dat_updt_d6                                                                                                         | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_4/flush_out3                                                                                            | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                6 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_4/flush_out2                                                                                            | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_status/dat_updt_d4                                                                                                         | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_status/dat_updt_d5                                                                                                         | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_status/dat_updt_d7                                                                                                         | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_4/flush_out0                                                                                            | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                7 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_status/dat_updt_d1                                                                                                         | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_4/flush_out5                                                                                            | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                5 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_status/dat_updt_d8                                                                                                         | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                6 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_2/flush_out0                                                                                            | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                8 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_1/flush_out5                                                                                            | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_0/flush_out2                                                                                            | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                5 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_4/flush_out4                                                                                            | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                6 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo1/skid_flop_dfifo_wr_prdy_reg_0                                                                      | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_dc/dat_updt_d3_reg_0[0]                                                                                                    | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_4/flush_out7                                                                                            | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                5 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_4/flush_out6                                                                                            | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                5 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_1/flush_out3                                                                                            | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                5 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_1/flush_out0                                                                                            | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                7 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_1_addr_en                                                                                                  | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                8 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_0_addr_en                                                                                                  | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                5 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_2_addr_en                                                                                                  | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                6 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_en                                                                                                  | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                6 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_0/flush_out5                                                                                            | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/datain_h_cnt_reg_en                                                                                                      | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                7 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_5/flush_out0                                                                                            | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                7 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_5/flush_out7                                                                                            | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                6 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_5/flush_out6                                                                                            | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/datain_w_cnt_reg_en                                                                                                      | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                5 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/datain_w_ori_reg_en                                                                                                      | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                6 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_reg_en_1                                                                                                          | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                5 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_1/flush_out7                                                                                            | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                6 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_5/flush_out5                                                                                            | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                5 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_2/flush_out1                                                                                            | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                5 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/b_sreg/m_vector_i                                                                                                                        |                                                                                                                                                     |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_4/flush_out1                                                                                            | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                7 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[142]                                                                                                    |                                                                                                                                                     |                7 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[136]                                                                                                    |                                                                                                                                                     |                5 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[163]                                                                                                    |                                                                                                                                                     |                6 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[164]                                                                                                    |                                                                                                                                                     |                5 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[165]                                                                                                    |                                                                                                                                                     |                5 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/rd_pout_data_stage0                                                                                            | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                4 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[118]                                                                                                    |                                                                                                                                                     |                2 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[114]                                                                                                    |                                                                                                                                                     |                3 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[117]                                                                                                    |                                                                                                                                                     |                8 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[128]                                                                                                    |                                                                                                                                                     |                9 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[133]                                                                                                    |                                                                                                                                                     |                8 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[125]                                                                                                    |                                                                                                                                                     |                7 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[143]                                                                                                    |                                                                                                                                                     |               12 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[63]                                                                                                     |                                                                                                                                                     |                9 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[102]                                                                                                    |                                                                                                                                                     |                6 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[122]                                                                                                    |                                                                                                                                                     |                4 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[131]                                                                                                    |                                                                                                                                                     |                2 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[141]                                                                                                    |                                                                                                                                                     |                9 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[103]                                                                                                    |                                                                                                                                                     |                2 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[105]                                                                                                    |                                                                                                                                                     |                6 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[107]                                                                                                    |                                                                                                                                                     |                5 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[123]                                                                                                    |                                                                                                                                                     |                7 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[110]                                                                                                    |                                                                                                                                                     |                2 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[127]                                                                                                    |                                                                                                                                                     |                8 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[132]                                                                                                    |                                                                                                                                                     |                2 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[137]                                                                                                    |                                                                                                                                                     |                2 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[138]                                                                                                    |                                                                                                                                                     |                3 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[112]                                                                                                    |                                                                                                                                                     |                2 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[106]                                                                                                    |                                                                                                                                                     |                3 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[140]                                                                                                    |                                                                                                                                                     |                5 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[126]                                                                                                    |                                                                                                                                                     |                9 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[108]                                                                                                    |                                                                                                                                                     |                6 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[134]                                                                                                    |                                                                                                                                                     |                2 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[145]                                                                                                    |                                                                                                                                                     |                2 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[113]                                                                                                    |                                                                                                                                                     |                7 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[146]                                                                                                    |                                                                                                                                                     |                4 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[147]                                                                                                    |                                                                                                                                                     |                6 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[130]                                                                                                    |                                                                                                                                                     |                4 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[152]                                                                                                    |                                                                                                                                                     |                6 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[121]                                                                                                    |                                                                                                                                                     |                8 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[192]                                                                                                    |                                                                                                                                                     |                2 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[206]                                                                                                    |                                                                                                                                                     |                7 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[219]                                                                                                    |                                                                                                                                                     |                5 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[201]                                                                                                    |                                                                                                                                                     |                6 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[200]                                                                                                    |                                                                                                                                                     |                6 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[220]                                                                                                    |                                                                                                                                                     |                4 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[195]                                                                                                    |                                                                                                                                                     |                3 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/pnum_flush2[2]_i_1_n_0                                                                                         |                                                                                                                                                     |                6 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[213]                                                                                                    |                                                                                                                                                     |                6 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[40]                                                                                                     |                                                                                                                                                     |                6 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[41]                                                                                                     |                                                                                                                                                     |                5 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[177]                                                                                                    |                                                                                                                                                     |                3 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[183]                                                                                                    |                                                                                                                                                     |                2 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[203]                                                                                                    |                                                                                                                                                     |                2 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[222]                                                                                                    |                                                                                                                                                     |               11 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[224]                                                                                                    |                                                                                                                                                     |                5 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[193]                                                                                                    |                                                                                                                                                     |                9 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[186]                                                                                                    |                                                                                                                                                     |                3 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[209]                                                                                                    |                                                                                                                                                     |                7 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[173]                                                                                                    |                                                                                                                                                     |                5 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[168]                                                                                                    |                                                                                                                                                     |                5 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[188]                                                                                                    |                                                                                                                                                     |                7 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/rd_popping                                                                                                        |                                                                                                                                                     |               15 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[202]                                                                                                    |                                                                                                                                                     |                6 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[221]                                                                                                    |                                                                                                                                                     |                2 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[190]                                                                                                    |                                                                                                                                                     |               10 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[226]                                                                                                    |                                                                                                                                                     |                6 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[227]                                                                                                    |                                                                                                                                                     |                2 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[228]                                                                                                    |                                                                                                                                                     |                6 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[229]                                                                                                    |                                                                                                                                                     |                5 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[169]                                                                                                    |                                                                                                                                                     |                3 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[230]                                                                                                    |                                                                                                                                                     |                3 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[196]                                                                                                    |                                                                                                                                                     |                7 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[187]                                                                                                    |                                                                                                                                                     |                5 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[223]                                                                                                    |                                                                                                                                                     |                9 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[218]                                                                                                    |                                                                                                                                                     |                7 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[189]                                                                                                    |                                                                                                                                                     |                7 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[194]                                                                                                    |                                                                                                                                                     |                5 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[214]                                                                                                    |                                                                                                                                                     |                8 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[170]                                                                                                    |                                                                                                                                                     |                2 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[205]                                                                                                    |                                                                                                                                                     |                6 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[211]                                                                                                    |                                                                                                                                                     |                5 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[175]                                                                                                    |                                                                                                                                                     |               10 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[179]                                                                                                    |                                                                                                                                                     |                7 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[46]                                                                                                     |                                                                                                                                                     |                8 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_dual_reg_d1/incr_wt_updt_d3_reg[0]                                                                                | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                4 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_dual_reg_d0/FSM_sequential_cur_state_reg[1][0]                                                                    | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                8 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[197]                                                                                                    |                                                                                                                                                     |                6 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[204]                                                                                                    |                                                                                                                                                     |                8 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[167]                                                                                                    |                                                                                                                                                     |                4 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[185]                                                                                                    |                                                                                                                                                     |                4 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[172]                                                                                                    |                                                                                                                                                     |                7 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[176]                                                                                                    |                                                                                                                                                     |                3 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[180]                                                                                                    |                                                                                                                                                     |                2 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[182]                                                                                                    |                                                                                                                                                     |                5 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[215]                                                                                                    |                                                                                                                                                     |                4 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[225]                                                                                                    |                                                                                                                                                     |                8 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[178]                                                                                                    |                                                                                                                                                     |                3 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[171]                                                                                                    |                                                                                                                                                     |                6 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[184]                                                                                                    |                                                                                                                                                     |                7 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[198]                                                                                                    |                                                                                                                                                     |                5 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[191]                                                                                                    |                                                                                                                                                     |               10 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[174]                                                                                                    |                                                                                                                                                     |                7 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[199]                                                                                                    |                                                                                                                                                     |                6 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[207]                                                                                                    |                                                                                                                                                     |               12 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[208]                                                                                                    |                                                                                                                                                     |                6 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[210]                                                                                                    |                                                                                                                                                     |                5 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[212]                                                                                                    |                                                                                                                                                     |                2 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[181]                                                                                                    |                                                                                                                                                     |                4 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[217]                                                                                                    |                                                                                                                                                     |                5 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[244]                                                                                                    |                                                                                                                                                     |                4 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[236]                                                                                                    |                                                                                                                                                     |                6 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/datain_c_cnt_reg_en                                                                                                      | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                4 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[233]                                                                                                    |                                                                                                                                                     |                9 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[246]                                                                                                    |                                                                                                                                                     |                4 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[245]                                                                                                    |                                                                                                                                                     |                7 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_rls                                                                                                                  | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                4 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[232]                                                                                                    |                                                                                                                                                     |                6 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[250]                                                                                                    |                                                                                                                                                     |                4 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[235]                                                                                                    |                                                                                                                                                     |                4 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/w_payld_push87_out                                                                        |                                                                                                                                                     |                9 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_entry_st1                                                                                                            | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                4 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_exec_valid_d1                                                                                                        | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                5 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[100]                                                                                                    |                                                                                                                                                     |                3 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[251]                                                                                                    |                                                                                                                                                     |               10 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p2/skid_flop_cmux2dp_pd0                                                                      |                                                                                                                                                     |                3 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_cmd/u_fifo/ram/cmd_fifo_wr_pvld_in_reg                                                                               | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                5 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_bpt0/pipe_p2/p_2_in                                                                                            | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                4 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_bpt1/pipe_p2/p_2_in                                                                                            | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                4 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_bpt2/pipe_p2/p_2_in                                                                                            | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                4 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_bpt3/pipe_p2/p_2_in                                                                                            | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                4 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[97]                                                                                                     |                                                                                                                                                     |                4 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[51]                                                                                                     |                                                                                                                                                     |                3 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[247]                                                                                                    |                                                                                                                                                     |                3 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[248]                                                                                                    |                                                                                                                                                     |                5 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[254]                                                                                                    |                                                                                                                                                     |               12 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[239]                                                                                                    |                                                                                                                                                     |               11 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[231]                                                                                                    |                                                                                                                                                     |                6 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[238]                                                                                                    |                                                                                                                                                     |               10 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[234]                                                                                                    |                                                                                                                                                     |                7 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[243]                                                                                                    |                                                                                                                                                     |                5 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[249]                                                                                                    |                                                                                                                                                     |                3 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_bpt4/pipe_p2/p_2_in                                                                                            | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                4 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_bpt5/pipe_p2/p_2_in                                                                                            | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                4 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_cq/ram/cq2eg_pvld_p_reg[0]                                                                                   |                                                                                                                                                     |                3 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_status/update_all                                                                                                          | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                3 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_status/status2dma_wr_idx[14]_i_1_n_0                                                                                       | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                6 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_status/entries_reg_en                                                                                                      | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                5 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[49]                                                                                                     |                                                                                                                                                     |                2 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[216]                                                                                                    |                                                                                                                                                     |                9 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/i___61_n_0                                                                                                                   | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                8 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[60]                                                                                                     |                                                                                                                                                     |                6 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[70]                                                                                                     |                                                                                                                                                     |                2 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[85]                                                                                                     |                                                                                                                                                     |                2 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[62]                                                                                                     |                                                                                                                                                     |                8 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[73]                                                                                                     |                                                                                                                                                     |                2 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_bpt6/pipe_p2/p_2_in                                                                                            | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                4 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.awsplit_len_last_d[3]_i_1_n_0                                                         |                                                                                                                                                     |                9 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.arsplit_len_last_d[3]_i_1_n_0                                                         |                                                                                                                                                     |                7 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_wl/sc2cdma_wt_updt_reg_0[0]                                                                                                 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                5 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_wl/wt_rls_updt                                                                                                              | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                3 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[77]                                                                                                     |                                                                                                                                                     |               11 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_wl/wt_rls_cnt_reg_en                                                                                                        | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                5 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_wl/wt_req_wt_rls_entries_d11                                                                                                | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                4 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_sg/wt_pending_req_reg_1[0]                                                                                                  | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                8 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_sg/u_wt_fifo/ram/ram_ff3[19]_i_1_n_0                                                                                        |                                                                                                                                                     |                3 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_sg/u_wt_fifo/ram/ram_ff2[19]_i_1_n_0                                                                                        |                                                                                                                                                     |                3 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_sg/u_wt_fifo/ram/ram_ff1[19]_i_1_n_0                                                                                        |                                                                                                                                                     |                4 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[39]                                                                                                     |                                                                                                                                                     |                5 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_lat_fifo/E[0]                                                                                     | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                5 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_sg/u_wt_fifo/ram/ram_ff0[19]_i_1_n_0                                                                                        |                                                                                                                                                     |                4 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_dc/pre_reg_en                                                                                                              | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                3 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_dc/is_first_running                                                                                                        | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                8 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[42]                                                                                                     |                                                                                                                                                     |                4 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_cq/ram/cq2eg_pvld_p_reg[0]                                                                                   |                                                                                                                                                     |                3 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[45]                                                                                                     |                                                                                                                                                     |                9 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_dc/dc_entry_onfly0                                                                                                         | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                4 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_sg/u_dat_fifo/ram/E[0]                                                                                                      |                                                                                                                                                     |                3 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/pipe_skid_eg_out_pipe0_di0                                                                                             |                                                                                                                                                     |                3 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[43]                                                                                                     |                                                                                                                                                     |                5 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/i___64_n_0                                                                                                             |                                                                                                                                                     |                4 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/img_entry_onfly_en                                                                                                | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                4 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[56]                                                                                                     |                                                                                                                                                     |                6 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_dc/dc2sbuf_p0_rd_en                                                                                                        | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                6 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[29]                                                                                                     |                                                                                                                                                     |                9 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[33]                                                                                                     |                                                                                                                                                     |                4 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[34]                                                                                                     |                                                                                                                                                     |                3 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[12]                                                                                                     |                                                                                                                                                     |                8 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[35]                                                                                                     |                                                                                                                                                     |                6 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[36]                                                                                                     |                                                                                                                                                     |                2 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_dc/cbuf_wr_en_d1                                                                                                           | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                5 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_dc/cbuf_wr_en_d2                                                                                                           | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                4 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[9]                                                                                                      |                                                                                                                                                     |                9 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[0]                                                                                                      |                                                                                                                                                     |                6 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[13]                                                                                                     |                                                                                                                                                     |                8 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[27]                                                                                                     |                                                                                                                                                     |                9 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[37]                                                                                                     |                                                                                                                                                     |                9 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[4]                                                                                                      |                                                                                                                                                     |                7 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[31]                                                                                                     |                                                                                                                                                     |                7 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[15]                                                                                                     |                                                                                                                                                     |                7 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[19]                                                                                                     |                                                                                                                                                     |                3 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[20]                                                                                                     |                                                                                                                                                     |                6 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[3]                                                                                                      |                                                                                                                                                     |                4 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[18]                                                                                                     |                                                                                                                                                     |                7 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[61]                                                                                                     |                                                                                                                                                     |                7 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[32]                                                                                                     |                                                                                                                                                     |                5 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[53]                                                                                                     |                                                                                                                                                     |                4 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[74]                                                                                                     |                                                                                                                                                     |                4 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[38]                                                                                                     |                                                                                                                                                     |                3 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[84]                                                                                                     |                                                                                                                                                     |                3 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[78]                                                                                                     |                                                                                                                                                     |                7 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[252]                                                                                                    |                                                                                                                                                     |                9 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_cvt/op_en_d0                                                                                                               | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                2 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[7]                                                                                                      |                                                                                                                                                     |                6 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_cvt/cvt_wr_en_d1                                                                                                           | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                3 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[52]                                                                                                     |                                                                                                                                                     |                5 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_cvt/cvt_out_vld_d4                                                                                                         | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                3 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[14]                                                                                                     |                                                                                                                                                     |                8 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[92]                                                                                                     |                                                                                                                                                     |                6 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_cvt/cvt_out_vld_d3                                                                                                         | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                2 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[86]                                                                                                     |                                                                                                                                                     |                8 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[89]                                                                                                     |                                                                                                                                                     |                7 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[93]                                                                                                     |                                                                                                                                                     |                7 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[1]                                                                                                      |                                                                                                                                                     |                6 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[75]                                                                                                     |                                                                                                                                                     |                3 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[91]                                                                                                     |                                                                                                                                                     |                3 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[8]                                                                                                      |                                                                                                                                                     |                9 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[87]                                                                                                     |                                                                                                                                                     |                2 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[21]                                                                                                     |                                                                                                                                                     |                4 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[44]                                                                                                     |                                                                                                                                                     |                3 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[50]                                                                                                     |                                                                                                                                                     |                2 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/pk_rsp_wr_w_offset_en                                                                                           | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                5 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[22]                                                                                                     |                                                                                                                                                     |                2 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[24]                                                                                                     |                                                                                                                                                     |                7 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[166]                                                                                                    |                                                                                                                                                     |                6 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[10]                                                                                                     |                                                                                                                                                     |                3 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[48]                                                                                                     |                                                                                                                                                     |                6 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[80]                                                                                                     |                                                                                                                                                     |                2 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[83]                                                                                                     |                                                                                                                                                     |                3 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[66]                                                                                                     |                                                                                                                                                     |                2 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[79]                                                                                                     |                                                                                                                                                     |               10 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[47]                                                                                                     |                                                                                                                                                     |                9 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[17]                                                                                                     |                                                                                                                                                     |                3 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[16]                                                                                                     |                                                                                                                                                     |                9 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[57]                                                                                                     |                                                                                                                                                     |                2 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[99]                                                                                                     |                                                                                                                                                     |               11 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[81]                                                                                                     |                                                                                                                                                     |                2 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[65]                                                                                                     |                                                                                                                                                     |                4 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[68]                                                                                                     |                                                                                                                                                     |                3 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[67]                                                                                                     |                                                                                                                                                     |                7 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[154]                                                                                                    |                                                                                                                                                     |                8 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[155]                                                                                                    |                                                                                                                                                     |                3 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[139]                                                                                                    |                                                                                                                                                     |                8 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[157]                                                                                                    |                                                                                                                                                     |                3 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[150]                                                                                                    |                                                                                                                                                     |                2 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_cmd/u_sfifo/cmd2dat_spt_count_reg[2]_0[0]                                                                            | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                7 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/pk_rsp_wr_h_offset_en                                                                                           | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                4 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[120]                                                                                                    |                                                                                                                                                     |                3 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/pk_rsp_wr_base_en                                                                                               | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                6 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[101]                                                                                                    |                                                                                                                                                     |                6 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[144]                                                                                                    |                                                                                                                                                     |                4 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[76]                                                                                                     |                                                                                                                                                     |                7 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[72]                                                                                                     |                                                                                                                                                     |                3 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[104]                                                                                                    |                                                                                                                                                     |                3 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[116]                                                                                                    |                                                                                                                                                     |                5 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[148]                                                                                                    |                                                                                                                                                     |                5 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[149]                                                                                                    |                                                                                                                                                     |                3 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[151]                                                                                                    |                                                                                                                                                     |                4 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[237]                                                                                                    |                                                                                                                                                     |                7 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[240]                                                                                                    |                                                                                                                                                     |                8 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[90]                                                                                                     |                                                                                                                                                     |                4 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[153]                                                                                                    |                                                                                                                                                     |                4 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[119]                                                                                                    |                                                                                                                                                     |                2 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[30]                                                                                                     |                                                                                                                                                     |                6 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[54]                                                                                                     |                                                                                                                                                     |                3 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[111]                                                                                                    |                                                                                                                                                     |                3 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[11]                                                                                                     |                                                                                                                                                     |                4 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[59]                                                                                                     |                                                                                                                                                     |                4 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[255]                                                                                                    |                                                                                                                                                     |                9 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[88]                                                                                                     |                                                                                                                                                     |                6 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[242]                                                                                                    |                                                                                                                                                     |                7 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[71]                                                                                                     |                                                                                                                                                     |                3 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[28]                                                                                                     |                                                                                                                                                     |                6 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[55]                                                                                                     |                                                                                                                                                     |                2 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[253]                                                                                                    |                                                                                                                                                     |               13 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[23]                                                                                                     |                                                                                                                                                     |                5 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[156]                                                                                                    |                                                                                                                                                     |                6 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[109]                                                                                                    |                                                                                                                                                     |                4 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[124]                                                                                                    |                                                                                                                                                     |                5 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[6]                                                                                                      |                                                                                                                                                     |                9 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[129]                                                                                                    |                                                                                                                                                     |                3 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[158]                                                                                                    |                                                                                                                                                     |               11 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[115]                                                                                                    |                                                                                                                                                     |                3 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[159]                                                                                                    |                                                                                                                                                     |               10 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[160]                                                                                                    |                                                                                                                                                     |                3 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[69]                                                                                                     |                                                                                                                                                     |                5 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[135]                                                                                                    |                                                                                                                                                     |                4 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[64]                                                                                                     |                                                                                                                                                     |                3 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[5]                                                                                                      |                                                                                                                                                     |                7 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[58]                                                                                                     |                                                                                                                                                     |                4 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[2]                                                                                                      |                                                                                                                                                     |                9 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[26]                                                                                                     |                                                                                                                                                     |                8 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[82]                                                                                                     |                                                                                                                                                     |                3 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[94]                                                                                                     |                                                                                                                                                     |               12 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[95]                                                                                                     |                                                                                                                                                     |               12 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[25]                                                                                                     |                                                                                                                                                     |                3 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[96]                                                                                                     |                                                                                                                                                     |               10 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[98]                                                                                                     |                                                                                                                                                     |                6 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[161]                                                                                                    |                                                                                                                                                     |                3 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[162]                                                                                                    |                                                                                                                                                     |                3 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/wa__0[241]                                                                                                    |                                                                                                                                                     |                4 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/req_pd_reg[1]_rep_2[0]                                                                                     | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/req_pd_reg[1]_51[0]                                                                                        | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               13 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/req_pd_reg[1]_63[0]                                                                                        | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               13 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/req_pd_reg[1]_42[0]                                                                                        | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               13 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/req_pd_reg[1]_40[0]                                                                                        | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               13 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/req_pd_reg[1]_56[0]                                                                                        | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               12 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/req_pd_reg[1]_30[0]                                                                                        | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               10 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/req_pd_reg[1]_46[0]                                                                                        | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               12 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/req_pd_reg[1]_59[0]                                                                                        | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               11 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/req_pd_reg[1]_71[0]                                                                                        | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/req_pd_reg[1]_9[0]                                                                                         | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                8 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/req_pd_reg[1]_53[0]                                                                                        | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               13 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/req_pd_reg[1]_6[0]                                                                                         | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/req_pd_reg[1]_60[0]                                                                                        | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               15 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/req_pd_reg[1]_28[0]                                                                                        | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               12 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/req_pd_reg[1]_38[0]                                                                                        | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               11 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/req_pd_reg[1]_34[0]                                                                                        | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                9 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/req_pd_reg[1]_61[0]                                                                                        | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               13 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/req_pd_reg[1]_62[0]                                                                                        | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               12 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/req_pd_reg[1]_55[0]                                                                                        | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               12 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/req_pd_reg[1]_31[0]                                                                                        | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               14 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/req_pd_reg[1]_50[0]                                                                                        | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               10 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/req_pd_reg[1]_4[0]                                                                                         | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/req_pd_reg[1]_64[0]                                                                                        | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               15 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/req_pd_reg[1]_35[0]                                                                                        | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               12 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/req_pd_reg[1]_43[0]                                                                                        | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               11 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/req_pd_reg[1]_54[0]                                                                                        | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               12 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/req_pd_reg[1]_66[0]                                                                                        | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                8 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/req_pd_reg[1]_7[0]                                                                                         | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                6 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/req_pd_reg[1]_29[0]                                                                                        | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               11 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/req_pd_reg[1]_32[0]                                                                                        | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               13 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/req_pd_reg[1]_45[0]                                                                                        | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               12 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/req_pd_reg[1]_48[0]                                                                                        | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               12 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/req_pd_reg[1]_5[0]                                                                                         | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/req_pd_reg[1]_57[0]                                                                                        | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                9 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/req_pd_reg[1]_65[0]                                                                                        | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                6 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/req_pd_reg[1]_70[0]                                                                                        | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/req_pd_reg[1]_69[0]                                                                                        | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                7 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/req_pd_reg[1]_8[0]                                                                                         | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                9 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/req_pd_reg[1]_rep_0[0]                                                                                     | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                7 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/req_pd_reg[3]_1[0]                                                                                         | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/req_pd_reg[1]_36[0]                                                                                        | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               10 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/req_pd_reg[1]_41[0]                                                                                        | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               11 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/req_pd_reg[1]_44[0]                                                                                        | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               13 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/req_pd_reg[1]_49[0]                                                                                        | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               12 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/req_pd_reg[1]_47[0]                                                                                        | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               13 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/req_pd_reg[1]_33[0]                                                                                        | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                9 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/req_pd_reg[1]_39[0]                                                                                        | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               14 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/req_pd_reg[1]_67[0]                                                                                        | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                7 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/req_pd_reg[3]_3[0]                                                                                         | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/req_pd_reg[1]_3[0]                                                                                         | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               12 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/req_pd_reg[1]_37[0]                                                                                        | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               10 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/req_pd_reg[1]_58[0]                                                                                        | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               13 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/req_pd_reg[1]_52[0]                                                                                        | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               11 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/req_pd_reg[5]_3[0]                                                                                         | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                7 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/req_pd_reg[5]_0[0]                                                                                         | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cfgrom/cfgrom2csb_resp_valid                                                                                                      |                                                                                                                                                     |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cfgrom/cfgrom2csb_resp_pd[27]_i_1_n_0                                                                                             | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               10 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_single_reg/req_pd_reg[2]_2[0]                                                                                         | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                7 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_single_reg/req_pd_reg[2]_rep[0]                                                                                       | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                8 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_a/u_NV_NVDLA_cacc/u_delivery_ctrl/dlv_data_avl1                                                                                                | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_cvt/dat_cbuf_flush_vld_w                                                                                                   | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_dc/pre_valid_d1_reg_0                                                                                                      | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/pk_rsp_data_updt                                                                                                | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                7 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/rd_vld_d2                                                                                                       |                                                                                                                                                     |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/E[0]                                                                                                            |                                                                                                                                                     |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/rd_count_p                                                                       | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                6 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/rd_req_int_reg_0[0]                                                              |                                                                                                                                                     |                7 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/req_pd_reg[2]_1[0]                                                                                    | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/req_pd_reg[2]_7[0]                                                                                    | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                6 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/req_pd_reg[2]_2[0]                                                                                    | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/req_pd_reg[2]_6[0]                                                                                    | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/req_pd_reg[5]_14[0]                                                                                   | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                7 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/req_pd_reg[5]_6[0]                                                                                    | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |               12 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_wt/wt_cbuf_flush_vld_w                                                                                                     | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/pixel_ch_ori_reg_en                                                                                                      | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                7 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/pixel_w_cnt_reg_en                                                                                                       | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                7 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/pixel_w_ori_reg_en                                                                                                       | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                6 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_single_reg/req_pd_reg[1]_3[0]                                                                                     | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                8 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_single_reg/req_pd_reg[1][0]                                                                                       | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                8 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_sg/reg2dp_op_en_reg_reg[2]_1[0]                                                                                             | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_csb/u_reg/nvdla_mcif_cfg_outstanding_cnt_0_wren                                                                            | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_glb/u_csb/u_reg/nvdla_glb_s_intr_mask_0_wren                                                                                      | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_LUT_ctrl/u_LUT_CTRL_unit0/log2_frac_msb                                                                | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               14 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/skid_flop_ip2mul_pd0                                                                              |                                                                                                                                                     |                7 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/E[0]                                                                                              |                                                                                                                                                     |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i                                                                                                                        |                                                                                                                                                     |                6 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer[1136]_i_1_n_0                                                                                                         |                                                                                                                                                     |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/m_vector_i                                                                                                                        |                                                                                                                                                     |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/skid_buffer[1136]_i_1__0_n_0                                                                                                      |                                                                                                                                                     |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/dp2reg_lut_addr_reg[0][0]                                                                                  | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                6 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/dp2reg_lut_addr_reg[0]_12[0]                                                                               | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               15 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/dp2reg_lut_addr_reg[0]_21[0]                                                                               | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                9 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/dp2reg_lut_addr_reg[0]_23[0]                                                                               | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               10 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/dp2reg_lut_addr_reg[0]_13[0]                                                                               | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               15 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/dp2reg_lut_addr_reg[0]_6[0]                                                                                | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               10 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/dp2reg_lut_addr_reg[0]_7[0]                                                                                | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               16 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/dp2reg_lut_addr_reg[0]_0[0]                                                                                | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                6 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/dp2reg_lut_addr_reg[0]_15[0]                                                                               | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               16 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/dp2reg_lut_addr_reg[0]_10[0]                                                                               | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               10 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/dp2reg_lut_addr_reg[0]_14[0]                                                                               | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               15 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/dp2reg_lut_addr_reg[0]_17[0]                                                                               | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/dp2reg_lut_addr_reg[0]_19[0]                                                                               | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                8 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/dp2reg_lut_addr_reg[0]_2[0]                                                                                | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/dp2reg_lut_addr_reg[0]_22[0]                                                                               | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                9 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/dp2reg_lut_addr_reg[0]_24[0]                                                                               | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                6 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/dp2reg_lut_addr_reg[0]_5[0]                                                                                | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               11 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/dp2reg_lut_addr_reg[0]_8[0]                                                                                | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               12 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/dp2reg_lut_addr_reg[0]_9[0]                                                                                | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                8 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/dp2reg_lut_addr_reg[0]_16[0]                                                                               | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               10 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/dp2reg_lut_addr_reg[0]_18[0]                                                                               | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               11 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/dp2reg_lut_addr_reg[1][0]                                                                                  | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/dp2reg_lut_addr_reg[1]_0[0]                                                                                | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                7 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/dp2reg_lut_addr_reg[1]_1[0]                                                                                | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/dp2reg_lut_addr_reg[0]_1[0]                                                                                | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                8 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/dp2reg_lut_addr_reg[0]_20[0]                                                                               | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                9 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/dp2reg_lut_addr_reg[1]_10[0]                                                                               | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                9 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/dp2reg_lut_addr_reg[0]_3[0]                                                                                | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                7 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/dp2reg_lut_addr_reg[0]_4[0]                                                                                | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                8 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/dp2reg_lut_addr_reg[0]_11[0]                                                                               | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               13 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/dp2reg_lut_addr_reg[0]_rep__9[0]                                                                           | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               13 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/dp2reg_lut_addr_reg[1]_30[0]                                                                               | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               11 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/dp2reg_lut_addr_reg[1]_33[0]                                                                               | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               16 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/dp2reg_lut_addr_reg[1]_26[0]                                                                               | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               12 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/dp2reg_lut_addr_reg[1]_19[0]                                                                               | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               12 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/dp2reg_lut_addr_reg[1]_34[0]                                                                               | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               15 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/dp2reg_lut_addr_reg[1]_23[0]                                                                               | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               12 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/dp2reg_lut_addr_reg[1]_38[0]                                                                               | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               14 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/dp2reg_lut_addr_reg[1]_32[0]                                                                               | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               12 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/dp2reg_lut_addr_reg[1]_43[0]                                                                               | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               12 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/dp2reg_lut_addr_reg[1]_49[0]                                                                               | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               11 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/dp2reg_lut_addr_reg[1]_53[0]                                                                               | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/dp2reg_lut_addr_reg[1]_16[0]                                                                               | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               11 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/dp2reg_lut_addr_reg[1]_27[0]                                                                               | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               12 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/dp2reg_lut_addr_reg[1]_55[0]                                                                               | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               10 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/dp2reg_lut_addr_reg[1]_58[0]                                                                               | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               11 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/dp2reg_lut_addr_reg[1]_24[0]                                                                               | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               12 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/dp2reg_lut_addr_reg[1]_13[0]                                                                               | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               14 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/dp2reg_lut_addr_reg[1]_36[0]                                                                               | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               14 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/dp2reg_lut_addr_reg[1]_4[0]                                                                                | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                8 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/dp2reg_lut_addr_reg[1]_6[0]                                                                                | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               10 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/dp2reg_lut_addr_reg[1]_22[0]                                                                               | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               12 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/dp2reg_lut_addr_reg[1]_61[0]                                                                               | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/dp2reg_lut_addr_reg[1]_62[0]                                                                               | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               12 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/dp2reg_lut_addr_reg[1]_50[0]                                                                               | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                7 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/dp2reg_lut_addr_reg[1]_63[0]                                                                               | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/dp2reg_lut_addr_reg[1]_35[0]                                                                               | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               12 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/dp2reg_lut_addr_reg[1]_15[0]                                                                               | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               10 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/dp2reg_lut_addr_reg[1]_2[0]                                                                                | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                8 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/dp2reg_lut_addr_reg[1]_18[0]                                                                               | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               15 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/dp2reg_lut_addr_reg[1]_40[0]                                                                               | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               15 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/dp2reg_lut_addr_reg[1]_31[0]                                                                               | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               13 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/dp2reg_lut_addr_reg[1]_51[0]                                                                               | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               12 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/dp2reg_lut_addr_reg[1]_56[0]                                                                               | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                7 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/dp2reg_lut_addr_reg[1]_60[0]                                                                               | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                8 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/dp2reg_lut_addr_reg[1]_29[0]                                                                               | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               16 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/dp2reg_lut_addr_reg[1]_11[0]                                                                               | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               11 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/dp2reg_lut_addr_reg[1]_3[0]                                                                                | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                7 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/dp2reg_lut_addr_reg[1]_39[0]                                                                               | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               13 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/dp2reg_lut_addr_reg[1]_44[0]                                                                               | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               12 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/dp2reg_lut_addr_reg[1]_45[0]                                                                               | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               15 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/dp2reg_lut_addr_reg[1]_46[0]                                                                               | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               15 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/dp2reg_lut_addr_reg[1]_48[0]                                                                               | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               13 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/dp2reg_lut_addr_reg[1]_59[0]                                                                               | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               12 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/dp2reg_lut_addr_reg[1]_7[0]                                                                                | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               10 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/dp2reg_lut_addr_reg[1]_57[0]                                                                               | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                8 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/dp2reg_lut_addr_reg[1]_8[0]                                                                                | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               11 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/dp2reg_lut_addr_reg[1]_12[0]                                                                               | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               15 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/dp2reg_lut_addr_reg[1]_17[0]                                                                               | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               13 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/dp2reg_lut_addr_reg[1]_42[0]                                                                               | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               12 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/dp2reg_lut_addr_reg[1]_37[0]                                                                               | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               16 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/dp2reg_lut_addr_reg[1]_54[0]                                                                               | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               10 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/dp2reg_lut_addr_reg[1]_9[0]                                                                                | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               11 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/dp2reg_lut_addr_reg[1]_rep__9_0[0]                                                                         | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                6 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/dp2reg_lut_addr_reg[1]_rep__9_1[0]                                                                         | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               11 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/dp2reg_lut_addr_reg[1]_41[0]                                                                               | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               13 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/dp2reg_lut_addr_reg[1]_47[0]                                                                               | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               11 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/dp2reg_lut_addr_reg[1]_52[0]                                                                               | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/dp2reg_lut_addr_reg[1]_21[0]                                                                               | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               11 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/dp2reg_lut_addr_reg[1]_5[0]                                                                                | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/dp2reg_lut_addr_reg[1]_rep__9[0]                                                                           | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/dp2reg_lut_addr_reg[1]_20[0]                                                                               | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               10 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/dp2reg_lut_addr_reg[1]_14[0]                                                                               | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               12 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/dp2reg_lut_addr_reg[1]_25[0]                                                                               | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               15 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/dp2reg_lut_addr_reg[1]_28[0]                                                                               | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               14 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/dp2reg_lut_addr_reg[2]_rep_6[0]                                                                            | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               12 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/dp2reg_lut_addr_reg[3]_rep__1_3[0]                                                                         | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               13 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/dp2reg_lut_addr_reg[3]_rep__2_12[0]                                                                        | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               14 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/dp2reg_lut_addr_reg[3]_rep__2_2[0]                                                                         | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/dp2reg_lut_addr_reg[2]_rep_17[0]                                                                           | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                6 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/dp2reg_lut_addr_reg[2]_rep_8[0]                                                                            | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               15 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/dp2reg_lut_addr_reg[3]_rep__2_1[0]                                                                         | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               13 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/dp2reg_lut_addr_reg[3]_rep__2_17[0]                                                                        | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               12 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/dp2reg_lut_addr_reg[2]_rep[0]                                                                              | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                7 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/dp2reg_lut_addr_reg[2]_rep_5[0]                                                                            | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               10 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/dp2reg_lut_addr_reg[3]_rep__2_21[0]                                                                        | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               12 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/dp2reg_lut_addr_reg[3]_rep__2_26[0]                                                                        | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                6 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/dp2reg_lut_addr_reg[3]_rep__2_27[0]                                                                        | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               15 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/dp2reg_lut_addr_reg[3]_rep__2_30[0]                                                                        | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                6 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/dp2reg_lut_addr_reg[3]_rep__2_15[0]                                                                        | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               13 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/dp2reg_lut_addr_reg[2]_rep_16[0]                                                                           | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               12 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/dp2reg_lut_addr_reg[3]_rep__2_22[0]                                                                        | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               12 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/dp2reg_lut_addr_reg[2]_rep_15[0]                                                                           | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               10 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/dp2reg_lut_addr_reg[2]_rep_10[0]                                                                           | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               12 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/dp2reg_lut_addr_reg[3]_rep__2_31[0]                                                                        | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                9 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/dp2reg_lut_addr_reg[3]_rep__2_32[0]                                                                        | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                8 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/dp2reg_lut_addr_reg[2]_rep_2[0]                                                                            | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               13 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/dp2reg_lut_addr_reg[3]_rep__2_11[0]                                                                        | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               12 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/dp2reg_lut_addr_reg[3]_rep__2_13[0]                                                                        | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               11 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/dp2reg_lut_addr_reg[3]_rep__2_23[0]                                                                        | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               14 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/dp2reg_lut_addr_reg[3]_rep__2_33[0]                                                                        | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                7 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/dp2reg_lut_addr_reg[3]_rep__2_34[0]                                                                        | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                8 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/dp2reg_lut_addr_reg[2]_rep_3[0]                                                                            | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                8 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/dp2reg_lut_addr_reg[3]_rep__2_35[0]                                                                        | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                6 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/dp2reg_lut_addr_reg[3]_rep__2_36[0]                                                                        | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/dp2reg_lut_addr_reg[3]_rep__2_4[0]                                                                         | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                6 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/dp2reg_lut_addr_reg[3]_rep__2_0[0]                                                                         | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                8 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/dp2reg_lut_addr_reg[3]_rep__2_19[0]                                                                        | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               13 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/dp2reg_lut_addr_reg[3]_rep__2_18[0]                                                                        | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               14 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/dp2reg_lut_addr_reg[3]_rep__1[0]                                                                           | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               10 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/dp2reg_lut_addr_reg[3]_rep__1_1[0]                                                                         | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               10 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/dp2reg_lut_addr_reg[2]_rep_11[0]                                                                           | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               12 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/dp2reg_lut_addr_reg[2]_rep_9[0]                                                                            | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               15 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/dp2reg_lut_addr_reg[3]_rep__1_6[0]                                                                         | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               10 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/dp2reg_lut_addr_reg[1]_rep__9_2[0]                                                                         | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               13 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/dp2reg_lut_addr_reg[2]_rep_14[0]                                                                           | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                8 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/dp2reg_lut_addr_reg[3]_rep__2[0]                                                                           | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                9 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/dp2reg_lut_addr_reg[3]_rep__2_14[0]                                                                        | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                9 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/dp2reg_lut_addr_reg[2]_rep_0[0]                                                                            | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/dp2reg_lut_addr_reg[3]_rep__1_0[0]                                                                         | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               10 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/dp2reg_lut_addr_reg[3]_rep__1_2[0]                                                                         | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               12 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/dp2reg_lut_addr_reg[2]_rep_13[0]                                                                           | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/dp2reg_lut_addr_reg[1]_rep__9_3[0]                                                                         | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                9 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/dp2reg_lut_addr_reg[3]_rep__1_4[0]                                                                         | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/dp2reg_lut_addr_reg[3]_rep__2_10[0]                                                                        | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               12 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/dp2reg_lut_addr_reg[1]_rep__9_4[0]                                                                         | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                6 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/dp2reg_lut_addr_reg[2]_rep_7[0]                                                                            | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               10 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/dp2reg_lut_addr_reg[3]_rep__2_16[0]                                                                        | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                9 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/dp2reg_lut_addr_reg[2]_rep_1[0]                                                                            | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               12 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/dp2reg_lut_addr_reg[3]_rep__2_20[0]                                                                        | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               13 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/dp2reg_lut_addr_reg[3]_rep__2_25[0]                                                                        | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               10 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/dp2reg_lut_addr_reg[3]_rep__1_5[0]                                                                         | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                7 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/dp2reg_lut_addr_reg[2]_rep_4[0]                                                                            | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                9 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/dp2reg_lut_addr_reg[3]_rep__2_28[0]                                                                        | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                7 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/dp2reg_lut_addr_reg[3]_rep__2_29[0]                                                                        | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/dp2reg_lut_addr_reg[3]_rep__2_24[0]                                                                        | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               14 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/dp2reg_lut_addr_reg[3]_rep__2_3[0]                                                                         | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                8 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/dp2reg_lut_addr_reg[2]_rep_12[0]                                                                           | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               13 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/dp2reg_lut_addr_reg[3]_rep__1_7[0]                                                                         | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/dp2reg_lut_addr_reg[3]_rep__2_5[0]                                                                         | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/dp2reg_lut_addr_reg[4]_1[0]                                                                                | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               10 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/dp2reg_lut_addr_reg[4]_11[0]                                                                               | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               10 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/dp2reg_lut_addr_reg[4]_14[0]                                                                               | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               13 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/dp2reg_lut_addr_reg[5]_15[0]                                                                               | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                6 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/dp2reg_lut_addr_reg[5]_18[0]                                                                               | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                9 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/dp2reg_lut_addr_reg[5]_20[0]                                                                               | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               11 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/dp2reg_lut_addr_reg[5]_22[0]                                                                               | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                8 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/dp2reg_lut_addr_reg[4]_22[0]                                                                               | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               10 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/dp2reg_lut_addr_reg[4]_5[0]                                                                                | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               12 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/dp2reg_lut_addr_reg[4]_rep[0]                                                                              | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                8 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/dp2reg_lut_addr_reg[5]_3[0]                                                                                | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                7 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/dp2reg_lut_addr_reg[5]_4[0]                                                                                | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               12 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/dp2reg_lut_addr_reg[5]_5[0]                                                                                | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               14 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/dp2reg_lut_addr_reg[5]_6[0]                                                                                | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               14 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/dp2reg_lut_addr_reg[4]_rep_2[0]                                                                            | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/dp2reg_lut_addr_reg[4]_0[0]                                                                                | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               14 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/dp2reg_lut_addr_reg[5]_10[0]                                                                               | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               12 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/dp2reg_lut_addr_reg[5]_7[0]                                                                                | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               11 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/dp2reg_lut_addr_reg[3]_rep__2_8[0]                                                                         | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                8 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/dp2reg_lut_addr_reg[5]_8[0]                                                                                | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               11 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/dp2reg_lut_addr_reg[4]_16[0]                                                                               | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               14 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/dp2reg_lut_addr_reg[4]_24[0]                                                                               | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               10 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/dp2reg_lut_addr_reg[4]_rep_5[0]                                                                            | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                9 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/dp2reg_lut_addr_reg[5][0]                                                                                  | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                9 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/dp2reg_lut_addr_reg[5]_1[0]                                                                                | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                6 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/dp2reg_lut_addr_reg[5]_14[0]                                                                               | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                6 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/dp2reg_lut_addr_reg[4]_17[0]                                                                               | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               14 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/dp2reg_lut_addr_reg[4]_23[0]                                                                               | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/req_pd_reg[5]_13[0]                                                                                        | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                6 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/req_pd_reg[4]_8[0]                                                                                         | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/req_pd_reg[4]_5[0]                                                                                         | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                6 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/dp2reg_lut_addr_reg[5]_16[0]                                                                               | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                6 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/dp2reg_lut_addr_reg[5]_17[0]                                                                               | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                7 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/dp2reg_lut_addr_reg[4]_13[0]                                                                               | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               12 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/dp2reg_lut_addr_reg[4]_rep_1[0]                                                                            | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/dp2reg_lut_addr_reg[4]_10[0]                                                                               | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               11 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/dp2reg_lut_addr_reg[4]_12[0]                                                                               | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               12 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/req_pd_reg[4]_4[0]                                                                                         | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/dp2reg_lut_addr_reg[4]_rep_7[0]                                                                            | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               11 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/dp2reg_lut_addr_reg[3]_rep__2_9[0]                                                                         | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               10 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/dp2reg_lut_addr_reg[5]_13[0]                                                                               | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               13 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/req_pd_reg[4]_13[0]                                                                                        | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                6 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/req_pd_reg[5]_0[0]                                                                                         | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/req_pd_reg[5]_4[0]                                                                                         | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                6 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/dp2reg_lut_addr_reg[4][0]                                                                                  | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               10 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/req_pd_reg[2]_2[0]                                                                                         | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/dp2reg_lut_addr_reg[4]_18[0]                                                                               | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               13 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/dp2reg_lut_addr_reg[4]_2[0]                                                                                | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               14 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/dp2reg_lut_addr_reg[4]_rep_3[0]                                                                            | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/req_pd_reg[3]_2[0]                                                                                         | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/req_pd_reg[3]_5[0]                                                                                         | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/dp2reg_lut_addr_reg[4]_rep_4[0]                                                                            | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                8 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/req_pd_reg[2][0]                                                                                           | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/req_pd_reg[4]_0[0]                                                                                         | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/dp2reg_lut_addr_reg[4]_6[0]                                                                                | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               12 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/req_pd_reg[4]_12[0]                                                                                        | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/dp2reg_lut_addr_reg[3]_rep__2_6[0]                                                                         | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                6 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/dp2reg_lut_addr_reg[4]_7[0]                                                                                | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               15 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/dp2reg_lut_addr_reg[4]_rep_0[0]                                                                            | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/dp2reg_lut_addr_reg[4]_rep_6[0]                                                                            | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               11 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/dp2reg_lut_addr_reg[5]_11[0]                                                                               | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               14 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/dp2reg_lut_addr_reg[3]_rep__2_7[0]                                                                         | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                6 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/dp2reg_lut_addr_reg[4]_15[0]                                                                               | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               14 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/dp2reg_lut_addr_reg[5]_19[0]                                                                               | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                7 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/dp2reg_lut_addr_reg[5]_0[0]                                                                                | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               10 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/req_pd_reg[5]_9[0]                                                                                         | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/dp2reg_lut_addr_reg[4]_4[0]                                                                                | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               13 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/dp2reg_lut_addr_reg[5]_21[0]                                                                               | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                6 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/dp2reg_lut_addr_reg[4]_25[0]                                                                               | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               13 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/dp2reg_lut_addr_reg[4]_19[0]                                                                               | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                6 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/dp2reg_lut_addr_reg[4]_20[0]                                                                               | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                7 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/dp2reg_lut_addr_reg[4]_21[0]                                                                               | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                9 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/dp2reg_lut_addr_reg[4]_3[0]                                                                                | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               12 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/dp2reg_lut_addr_reg[5]_12[0]                                                                               | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               13 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/dp2reg_lut_addr_reg[4]_9[0]                                                                                | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               12 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/dp2reg_lut_addr_reg[5]_2[0]                                                                                | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                8 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/dp2reg_lut_addr_reg[4]_8[0]                                                                                | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               12 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/dp2reg_lut_addr_reg[6]_7[0]                                                                                | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               11 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/dp2reg_lut_addr_reg[7]_8[0]                                                                                | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               10 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/dp2reg_lut_addr_reg[7]_3[0]                                                                                | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               11 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/dp2reg_lut_addr_reg[7]_11[0]                                                                               | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               13 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/dp2reg_lut_addr_reg[7]_1[0]                                                                                | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                9 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/dp2reg_lut_addr_reg[7][0]                                                                                  | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               12 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo1/dp2wdma_pd0                                                                                         |                                                                                                                                                     |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/dp2reg_lut_addr_reg[6][0]                                                                                  | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               13 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/dp2reg_lut_addr_reg[7]_4[0]                                                                                | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               13 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/dp2reg_lut_addr_reg[6]_5[0]                                                                                | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               15 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/dp2reg_lut_addr_reg[7]_2[0]                                                                                | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               13 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/dp2reg_lut_addr_reg[6]_2[0]                                                                                | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               11 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/dp2reg_lut_addr_reg[7]_6[0]                                                                                | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               13 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/dp2reg_lut_addr_reg[6]_0[0]                                                                                | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               13 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/dp2reg_lut_addr_reg[7]_5[0]                                                                                | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               13 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/dp2reg_lut_addr_reg[6]_1[0]                                                                                | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               13 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/dp2reg_lut_addr_reg[6]_6[0]                                                                                | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               12 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/dp2reg_lut_addr_reg[6]_8[0]                                                                                | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               10 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/dp2reg_lut_addr_reg[6]_3[0]                                                                                | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               10 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/dp2reg_lut_addr_reg[7]_7[0]                                                                                | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               12 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/dp2reg_lut_addr_reg[7]_9[0]                                                                                | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               13 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/dp2reg_lut_addr_reg[6]_4[0]                                                                                | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               11 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/dp2reg_lut_addr_reg[7]_10[0]                                                                               | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               11 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/dp2reg_lut_addr_reg[7]_12[0]                                                                               | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               12 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/dp2reg_lut_addr_reg[5]_9[0]                                                                                | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               11 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/E[0]                                                                                                              | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                6 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/dp2reg_lut_addr_reg[6]_9[0]                                                                                | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               13 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/dp2reg_lut_addr_reg[7]_0[0]                                                                                | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               13 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/req_pd_reg[1][0]                                                                                           | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/req_pd_reg[1]_12[0]                                                                                        | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                7 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/req_pd_reg[1]_14[0]                                                                                        | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                6 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/req_pd_reg[1]_15[0]                                                                                        | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               16 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/req_pd_reg[1]_18[0]                                                                                        | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                7 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/req_pd_reg[1]_19[0]                                                                                        | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                6 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/req_pd_reg[1]_1[0]                                                                                         | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               16 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/req_pd_reg[1]_10[0]                                                                                        | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               10 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/req_pd_reg[1]_16[0]                                                                                        | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               10 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/req_pd_reg[1]_0[0]                                                                                         | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               10 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/req_pd_reg[1]_2[0]                                                                                         | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               11 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/req_pd_reg[1]_11[0]                                                                                        | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/req_pd_reg[1]_13[0]                                                                                        | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               11 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/req_pd_reg[1]_17[0]                                                                                        | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                6 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/req_pd_reg[1]_20[0]                                                                                        | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               10 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/req_pd_reg[1]_21[0]                                                                                        | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               13 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/req_pd_reg[1]_22[0]                                                                                        | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               11 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/req_pd_reg[1]_23[0]                                                                                        | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                9 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/req_pd_reg[1]_25[0]                                                                                        | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               11 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/req_pd_reg[1]_26[0]                                                                                        | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               13 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/req_pd_reg[1]_24[0]                                                                                        | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               15 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/req_pd_reg[1]_27[0]                                                                                        | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                9 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/req_pd_reg[1]_68[0]                                                                                        | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                8 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/address_i[31]_i_1_n_0                                                                                                                            | design_1_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/s_axi_aresetn_0                                                                              |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_wl/wmb_rsp_pipe_pvld_d1                                                                                                     | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                4 |             17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p2/skid_flop_cmux2dp_pd0                                                                      | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_core/i___3_n_0                                                          |                4 |             17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/u_NV_NVDLA_PDP_cal1d_info_fifo/pdp_op_pending_reg[0]                                                           | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                5 |             17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/rd_popping                                                                                                        | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                6 |             17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_lat_fifo/dma_rd_cdt_lat_fifo_pop                                                                             | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                5 |             17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_wt/wt_data_avl1                                                                                                            | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                5 |             17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_wl/stripe_cnt_reg[3]_0[0]                                                                                                   | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                5 |             17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_dc/cvt_wr_en                                                                                                               | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                7 |             17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_single_reg/req_pd_reg[0]_2[0]                                                                                         | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                5 |             17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_single_reg/req_pd_reg[2]_6[0]                                                                                         | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                4 |             17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_wl/wmb_rsp_pipe_pvld_d3                                                                                                     | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                4 |             17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_wl/wmb_rsp_pipe_pvld_d2                                                                                                     | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                4 |             17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_lat_fifo/dma_rd_cdt_lat_fifo_pop                                                                             | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                3 |             17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_wl/wmb_pipe_valid_d1                                                                                                        | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                4 |             17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_wl/wmb_rsp_pipe_pvld_d4                                                                                                     | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                4 |             17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_wl/wmb_rsp_pipe_pvld_d5                                                                                                     | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                3 |             17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/skid_flop_dmaif_rd_req_pd0                                                                                | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                5 |             17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_cq/skid_flop_dmaif_rd_req_pd0                                                                                | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                5 |             17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.aw_channel_0/null_beat_supress_0/first_beat                                                    |                                                                                                                                                     |                7 |             17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/i___16_n_0                                                                                                             |                                                                                                                                                     |                4 |             17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_wt/u_fifo/ram/FSM_sequential_cur_state_reg[1][0]                                                                           | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                5 |             17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_single_reg/req_pd_reg[2]_0[0]                                                                                         | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                3 |             17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_wt/u_fifo/ram/lat_rd_pvld_int_reg[0]                                                                                       | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                7 |             17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/FSM_sequential_axi_wr_rd_cs_reg[0]_0                                                                                                             | design_1_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/s_axi_aresetn_0                                                                              |                5 |             17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_wt/u_fifo/ram/dout_r_reg[5]_0[0]                                                                                           | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                5 |             17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_glb/u_csb/glb2csb_resp_valid                                                                                                      |                                                                                                                                                     |                3 |             17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_glb/u_csb/rsp_vld                                                                                                                 |                                                                                                                                                     |                5 |             17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_cq/skid_flop_dmaif_rd_req_pd0                                                                                | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                5 |             17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_cmd/u_sfifo/ram/E[0]                                                                                                 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                6 |             17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_single_reg/req_pd_reg[0][0]                                                                                           | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                7 |             17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/rd_pout_data_en                                                                                                | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               14 |             17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/req_pd_reg[2]_9[0]                                                                                    | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                3 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_cvtin/u_HLS_cdp_icvt_0/pipe_p3/E[0]                                                                    |                                                                                                                                                     |                4 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_cvtin/u_HLS_cdp_icvt_0/pipe_p1/skid_flop_data_info_in_vld_d0_reg[0]                                    |                                                                                                                                                     |                3 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_cvtin/u_HLS_cdp_icvt_0/pipe_p1/din_pvld_d1_reg[0]                                                      |                                                                                                                                                     |                4 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro3_fifo/skid_flop_cdp_rdma2dp_pd_i0                                                                            |                                                                                                                                                     |                5 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p3/p3_skid_catch                                                                                      |                                                                                                                                                     |                5 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_dual_reg_d1/skid_flop_dmaif_wr_req_pd0                                                                                | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/NV_NVDLA_PDP_WDMA_wr/skid_flop_dmaif_wr_req_pd[63]_i_1_n_0         |                5 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p3/p3_pipe_data0                                                                                      |                                                                                                                                                     |                7 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_sum/u_sum_block_0/int8_sum_0_8[17]_i_1_n_0                                                             | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                5 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/req_pd_reg[2]_4[0]                                                                                    | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                3 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_sum/u_sum_block_0/int8_sum_2_6[17]_i_1_n_0                                                             | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                5 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_cvtin/skid_flop_data_info_in_pd_d20                                                                    |                                                                                                                                                     |                4 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_sum/u_sum_block_0/int8_sum_1_7[17]_i_1_n_0                                                             | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                5 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_fifo/E[0]                                                                                     | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                7 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_preproc/din_pvld_d1_reg[0]                                                                                           |                                                                                                                                                     |                6 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_a/u_NV_NVDLA_cacc/u_regfile/layer_st                                                                                                           | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                9 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_cvtin/pipe_skid_data_info_in_pd_d10                                                                    |                                                                                                                                                     |                5 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_cvtin/skid_flop_data_info_in_pd_d10                                                                    |                                                                                                                                                     |                5 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_mac_3/E[0]                                                                                                         |                                                                                                                                                     |                4 |             19 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/p_12_in_2                                                                                                   |                                                                                                                                                     |                5 |             19 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_mac_2/pp_pvld_d0_d3_reg_0[0]                                                                                       |                                                                                                                                                     |                6 |             19 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_mac_2/pp_pvld_d0_d1                                                                                                |                                                                                                                                                     |                4 |             19 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_single_reg/req_pd_reg[2]_7[0]                                                                                         | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                8 |             19 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_single_reg/req_pd_reg[4]_1[0]                                                                                         | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                7 |             19 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_mac_3/pp_pvld_d0_d2                                                                                                |                                                                                                                                                     |                5 |             19 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_mac_2/pp_pvld_d0_d2                                                                                                |                                                                                                                                                     |                3 |             19 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_mac_2/E[0]                                                                                                         |                                                                                                                                                     |                3 |             19 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/p_12_in_0                                                                                                   |                                                                                                                                                     |                5 |             19 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_mac_0/pp_pvld_d0_d2                                                                                                |                                                                                                                                                     |                5 |             19 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_single_reg/req_pd_reg[4]_0[0]                                                                                         | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                7 |             19 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_mac_0/pp_pvld_d0_d1                                                                                                |                                                                                                                                                     |                4 |             19 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_single_reg/req_pd_reg[3]_0[0]                                                                                         | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                8 |             19 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_mac_3/pp_pvld_d0_d1                                                                                                |                                                                                                                                                     |                4 |             19 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_mac_0/out_mask[0]                                                                                                  |                                                                                                                                                     |                3 |             19 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_mac_1/pp_pvld_d0_d2                                                                                                |                                                                                                                                                     |                5 |             19 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_mac_3/pp_pvld_d0_d1                                                                                                |                                                                                                                                                     |                5 |             19 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_wt/status_update                                                                                                           | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                3 |             19 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_mac_3/pp_pvld_d0_d3_reg_0[0]                                                                                       |                                                                                                                                                     |                5 |             19 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_mac_1/pp_pvld_d0_d1                                                                                                |                                                                                                                                                     |                6 |             19 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_rt_out/out_rt_mask_d1_reg_n_0_[0]                                                                                  |                                                                                                                                                     |                5 |             19 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_fifo/req_img_planar_cnt_reg_0[0]                                                              | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                8 |             19 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_wt/layer_st                                                                                                                |                                                                                                                                                     |                6 |             19 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_rt_out/p_0_in                                                                                                      |                                                                                                                                                     |                6 |             19 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_rt_out/out_rt_mask_d1_reg_n_0_[2]                                                                                  |                                                                                                                                                     |                6 |             19 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_mac_3/pp_pvld_d0_d2                                                                                                |                                                                                                                                                     |                8 |             19 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_rt_out/out_rt_mask_d1_reg_n_0_[3]                                                                                  |                                                                                                                                                     |                4 |             19 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_mac_1/pp_pvld_d0_d3_reg_0[0]                                                                                       |                                                                                                                                                     |                6 |             19 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_mac_1/E[0]                                                                                                         |                                                                                                                                                     |                7 |             19 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_sum/u_sum_block_0/load_din_2d                                                                          | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                5 |             19 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_mac_0/pp_pvld_d0_d2                                                                                                |                                                                                                                                                     |                6 |             19 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_rt_out/out_rt_mask_d1_reg_n_0_[0]                                                                                  |                                                                                                                                                     |                4 |             19 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_rt_out/p_0_in                                                                                                      |                                                                                                                                                     |                5 |             19 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_sg/u_wt_fifo/FSM_sequential_cur_state_reg[0]_3[0]                                                                           | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                6 |             19 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_mac_0/pp_pvld_d0_d1                                                                                                |                                                                                                                                                     |                5 |             19 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_mac_0/out_mask[0]                                                                                                  |                                                                                                                                                     |                6 |             19 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_mac_1/pp_pvld_d0_d2                                                                                                |                                                                                                                                                     |                7 |             19 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_mac_1/pp_pvld_d0_d1                                                                                                |                                                                                                                                                     |                6 |             19 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_mac_2/pp_pvld_d0_d1                                                                                                |                                                                                                                                                     |                5 |             19 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_single_reg/req_pd_reg[0]_0[0]                                                                                         | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                8 |             19 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_single_reg/req_pd_reg[1]_rep[0]                                                                                       | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                5 |             19 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_rt_out/out_rt_mask_d1_reg_n_0_[3]                                                                                  |                                                                                                                                                     |                7 |             19 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_rt_out/out_rt_mask_d1_reg_n_0_[2]                                                                                  |                                                                                                                                                     |                4 |             19 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_single_reg/req_pd_reg[0]_3[0]                                                                                         | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                8 |             19 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_single_reg/req_pd_reg[1]_rep_5[0]                                                                                     | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                8 |             19 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_mac_2/pp_pvld_d0_d2                                                                                                |                                                                                                                                                     |                8 |             19 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_single_reg/req_pd_reg[5]_8[0]                                                                                         | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                8 |             19 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/dat_actv_pvld_reg0_reg[0]_3                                                                                 |                                                                                                                                                     |                5 |             19 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_single_reg/req_pd_reg[4]_3[0]                                                                                         | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                9 |             19 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_single_reg/req_pd_reg[2]_1[0]                                                                                         | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                4 |             19 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/dat_actv_pvld_reg0_reg[0]_12                                                                                |                                                                                                                                                     |                5 |             19 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_single_reg/req_pd_reg[5]_3[0]                                                                                         | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                9 |             19 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/p_12_in_1                                                                                                   |                                                                                                                                                     |                5 |             19 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/dat_actv_pvld_reg0_reg[0]_9                                                                                 |                                                                                                                                                     |                5 |             19 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_single_reg/req_pd_reg[3]_5[0]                                                                                         | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                8 |             19 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/dat_actv_pvld_reg0_reg[0]_6                                                                                 |                                                                                                                                                     |                5 |             19 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/p_12_in                                                                                                     |                                                                                                                                                     |                5 |             19 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_single_reg/req_pd_reg[4]_4[0]                                                                                         | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                9 |             19 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_sum/u_sum_block_0/int8_sum50                                                                           | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                5 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/req_pd_reg[4]_12[0]                                                                                   | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                8 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_dc/p_22_in                                                                                                                 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                6 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/req_pd_reg[4]_4[0]                                                                                    | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |               12 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro0_fifo/dp_rdy_ff_reg_0[0]                                                                                     | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                9 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_sum/u_sum_block_0/int8_sum70                                                                           | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                5 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/rd_planar1_en                                                                                                   | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                6 |             21 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_wl/u_dec/vec_sum_07_d1                                                                                                      | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                5 |             21 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_single_reg/req_pd_reg[3]_rep__0[0]                                                                                | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                6 |             21 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/skid_flop_dmaif_wr_req_pd0                                                                                | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_dat/u_out/skid_flop_mc_dma_wr_req_rdy_f_reg                      |                5 |             21 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_sum/u_sum_block_0/int8_sum9[20]_i_1_n_0                                                                | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                6 |             21 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/ip2mul_pd_00                                                                                      | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                4 |             21 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_single_reg/req_pd_reg[3]_rep[0]                                                                                   | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                6 |             21 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_cvtout/u_HLS_cdp_ocvt_0/pipe_p4/E[0]                                                                   |                                                                                                                                                     |                6 |             21 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_sum/skid_flop_sum2itp_data0                                                                            |                                                                                                                                                     |                3 |             21 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_sum/pipe_skid_sum2itp_data0                                                                            |                                                                                                                                                     |                3 |             21 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/rd_planar0_en                                                                                                   | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                7 |             21 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_syncfifo/u_sumpd_sync_fifo/ram/rd_popping                                                              |                                                                                                                                                     |               16 |             21 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_dc/rsp_batch_cnt[4]_i_1_n_0                                                                                                | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                5 |             21 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/pk_rsp_wr_vld                                                                                                   | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                9 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/req_pd_reg[4][0]                                                                                      | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                9 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_LUT_ctrl/u_LUT_CTRL_unit0/log2_datout_msb                                                              | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                8 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/req_pd_reg[4]_7[0]                                                                                    | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                9 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_dual_reg_d1/reg2dp_op_en_reg_reg[2]_2[0]                                                                         | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                5 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_cq/rd_enable                                                                                                               |                                                                                                                                                     |                5 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_wl/wt_rsp_pipe_pvld_d4                                                                                                      | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                5 |             23 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_wl/wt_rsp_pipe_pvld_d3                                                                                                      | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                5 |             23 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_wl/wt_rsp_pipe_pvld_d2                                                                                                      | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                7 |             23 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_wl/wt_rsp_pipe_pvld_d1                                                                                                      | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                5 |             23 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_wl/wt_req_pipe_valid_d1                                                                                                     | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                6 |             23 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_wl/wmb_rsp_pipe_pvld_d6                                                                                                     | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                7 |             23 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_wl/wt_rsp_pipe_pvld_d5                                                                                                      | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                8 |             23 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_a/u_NV_NVDLA_cacc/u_regfile/u_single_reg/req_pd_reg[5][0]                                                                                      | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                9 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_syncfifo/u_info_sync_fifo/ram/M_reg_64_127_0_2_i_1__0_n_0                                              |                                                                                                                                                     |                6 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_a/u_NV_NVDLA_cacc/u_regfile/u_single_reg/req_pd_reg[0][0]                                                                                      | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |               11 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_a/u_NV_NVDLA_cacc/u_regfile/u_single_reg/req_pd_reg[0]_0[0]                                                                                    | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                8 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_sg/u_wt_fifo/group_up_cnt1                                                                                                  | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                8 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/nvdla_sdp_s_lut_info_0_wren                                                                                | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                8 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_a/u_NV_NVDLA_cacc/u_regfile/u_single_reg/req_pd_reg[5]_0[0]                                                                                    | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |               11 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/nvdla_cdp_s_lut_info_0_wren                                                                                | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                8 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_syncfifo/u_info_sync_fifo/ram/M_reg_0_63_0_2_i_1__2_n_0                                                |                                                                                                                                                     |                6 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_cvtin/u_HLS_cdp_icvt_0/pipe_p2/p2_skid_catch                                                           |                                                                                                                                                     |                7 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_cvtin/u_HLS_cdp_icvt_0/pipe_p2/p2_pipe_data0                                                           |                                                                                                                                                     |                5 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_wt/layer_st                                                                                                                | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                9 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/aw_pipe/m_payload_i[53]_i_1_n_0                                                            |                                                                                                                                                     |                5 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_mul/u_mul_unit0/info_rd_pvld_int_reg[0]                                                                |                                                                                                                                                     |                8 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_mul/u_mul_unit0/mul_unit_vld_reg_0[0]                                                                  |                                                                                                                                                     |                7 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_single_reg/req_pd_reg[2]_3[0]                                                                                     | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                6 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_single_reg/req_pd_reg[0]_1[0]                                                                                     | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                8 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_wt/u_fifo/ram/wt_fetched_cnt1                                                                                              | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                7 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/req_pd_reg[3]_5[0]                                                                                    | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |               13 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_bufferin/nvdla_cdp_rdma2dp_pd0                                                                         | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                7 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_a/u_NV_NVDLA_cacc/u_regfile/u_single_reg/req_pd_reg[0]_3[0]                                                                                    | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |               12 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_LUT_ctrl/u_LUT_CTRL_unit0/load_int_Y_stage0                                                            | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               22 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_single_reg/req_pd_reg[1]_4[0]                                                                                     | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                9 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_single_reg/req_pd_reg[1]_0[0]                                                                                     | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                8 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_syncfifo/u_info_sync_fifo/E[0]                                                                         |                                                                                                                                                     |                9 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_single_reg/req_pd_reg[0]_6[0]                                                                                     | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                8 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_ctrl/pixel_planar1_sft1                                                                                              | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |               12 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_cvtout/u_HLS_cdp_ocvt_0/pipe_p2/p2_skid_catch                                                          |                                                                                                                                                     |                7 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_DP_nan/E[0]                                                                                                                 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                9 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_a/u_NV_NVDLA_cacc/u_regfile/u_single_reg/req_pd_reg[0]_4[0]                                                                                    | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                5 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_single_reg/req_pd_reg[2]_9[0]                                                                                     | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                7 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/req_pd_reg[3]_15[0]                                                                                   | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |               13 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/req_pd_reg[2]_3[0]                                                                                    | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                9 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/req_pd_reg[2]_8[0]                                                                                    | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                8 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_LUT_ctrl/u_LUT_CTRL_unit0/Y_stage2_in_dp0                                                              | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                7 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/skid_buffer[1144]_i_1_n_0                                                               |                                                                                                                                                     |                7 |             27 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_sg/E[0]                                                                                                                     | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |               11 |             27 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro3_fifo/E[0]                                                                                                   |                                                                                                                                                     |                9 |             27 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_csb_master/glb_req_pvld                                                                                                           |                                                                                                                                                     |                7 |             27 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_csb_master/csb2glb_req_pvld                                                                                                       |                                                                                                                                                     |                6 |             27 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_dual_reg_d1/skid_flop_dmaif_wr_req_pd0                                                                                | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/NV_NVDLA_CDP_WDMA_wr/skid_flop_dmaif_wr_req_pd[63]_i_1_n_0         |                8 |             27 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_shelve_d                                                                                           |                                                                                                                                                     |                9 |             27 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dataout_w_ori_reg_en                                                                                                     | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |               14 |             27 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/m_vector_i                                                                              |                                                                                                                                                     |                6 |             27 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dl_pvld_d1                                                                                                               | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                6 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dl_in_pvld_d2                                                                                                            | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                5 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dl_in_pvld_d3                                                                                                            | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                5 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dl_pvld_d3                                                                                                               | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |               11 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/ar_pipe/m_payload_i[247]_i_1_n_0                                                           |                                                                                                                                                     |                6 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_dc/rsp_h_cnt[11]_i_1_n_0                                                                                                   | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |               10 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_dc/rsp_cur_ch[0]_i_1_n_0                                                                                                   | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                8 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/req_pd_reg[3]_7[0]                                                                                    | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |               19 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_syncfifo/u_sumpd_sync_fifo/ram/we0                                                                     |                                                                                                                                                     |                7 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dl_in_pvld_d4                                                                                                            | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                7 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dl_in_pvld_d5                                                                                                            | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |               10 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/req_pd_reg[3]_17[0]                                                                                   | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |               19 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dl_pvld_d2                                                                                                               | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                6 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_sg/sg2dl_pvld_reg_0[0]                                                                                                      | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                4 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_sg/u_dat_fifo/ram/di_d_reg[32]_0                                                                                            | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |               10 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_single_reg/req_pd_reg[0][0]                                                                                       | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |               13 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dl_in_pvld_d1                                                                                                            | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                4 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_single_reg/req_pd_reg[0]_4[0]                                                                                     | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |               12 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_addr1                                                                                                      | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |               13 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/i___890_n_0                                                                                                            | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                8 |             29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_dc/u_fifo/FSM_sequential_cur_state_reg[0][0]                                                                               | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |               13 |             29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_bpt4/pipe_p2/skid_flop_bpt2arb_req_ready_reg[0]                                                                |                                                                                                                                                     |                5 |             29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_arb/pipe_p1/skid_flop_bpt2arb_req_pd0                                                                          |                                                                                                                                                     |                5 |             29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_fifo/req_img_planar_cnt_reg[0]                                                                | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                8 |             29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/i___651_n_0                                                                                                            | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                8 |             29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_bpt2/pipe_p2/skid_flop_bpt2arb_req_ready_reg[0]                                                                |                                                                                                                                                     |                6 |             29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/i___459_n_0                                                                                                            | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                8 |             29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/base_addr_surf                                                                                            | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                8 |             29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_arb/pipe_p0/pipe_skid_bpt2arb_req_pd0                                                                          |                                                                                                                                                     |               10 |             29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_ig/u_arb/pipe_p4/pipe_skid_bpt2arb_req_pd0                                                                                 |                                                                                                                                                     |               10 |             29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_dc/rsp_all_h_reg_en                                                                                                        | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                5 |             29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_bpt3/pipe_p2/skid_flop_bpt2arb_req_ready_reg[0]                                                                |                                                                                                                                                     |                7 |             29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/mrdma_done_pending_reg[0]                                                                          | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                9 |             29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_ig/u_arb/pipe_p2/pipe_skid_bpt2arb_req_pd0                                                                                 |                                                                                                                                                     |               11 |             29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_bpt5/pipe_p2/skid_flop_bpt2arb_req_ready_reg[0]                                                                |                                                                                                                                                     |                8 |             29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_arb/pipe_p0/skid_flop_bpt2arb_req_pd0                                                                          |                                                                                                                                                     |                7 |             29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_dc/req_entry_0_d3[14]_i_1_n_0                                                                                              | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |               11 |             29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_dc/req_entry_1_d3[14]_i_1_n_0                                                                                              | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |               10 |             29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_arb/pipe_p1/pipe_skid_bpt2arb_req_pd0                                                                          |                                                                                                                                                     |                8 |             29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_dc/req_addr_grain_base0                                                                                                    | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                8 |             29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_dc/req_addr_ch_base0                                                                                                       | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |               18 |             29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_dc/req_addr_batch_base0                                                                                                    | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |               11 |             29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo6/dp2wdma_pd0                                                                                               |                                                                                                                                                     |                6 |             29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_bpt6/pipe_p2/skid_flop_bpt2arb_req_ready_reg[0]                                                                |                                                                                                                                                     |                5 |             29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/nrdma_disable_reg_0[0]                                                                             | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                9 |             29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_sg/FSM_sequential_cur_state_reg[0]_1[0]                                                                                     | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                9 |             29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/brdma_disable_reg_0[0]                                                                             | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |               10 |             29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_dc/dat_updt_d1                                                                                                             | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                4 |             29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_dc/dat_updt_d0                                                                                                             | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                6 |             29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_ig/u_arb/pipe_p6/pipe_skid_bpt2arb_req_pd0                                                                                 |                                                                                                                                                     |                8 |             29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_dc/dat_updt_d2                                                                                                             | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                6 |             29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/output_dst_reg_0[0]                                                                                       | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                8 |             29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_ig/u_arb/pipe_p5/pipe_skid_bpt2arb_req_pd0                                                                                 |                                                                                                                                                     |               10 |             29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_ig/u_arb/pipe_p3/pipe_skid_bpt2arb_req_pd0                                                                                 |                                                                                                                                                     |               10 |             29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_fifo/req_img_planar_cnt_reg_1[0]                                                              | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                8 |             29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/u_NV_NVDLA_PDP_cal1d_info_fifo/pdp_info_in_busy_int_reg_2[0]                                                   | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               15 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_4/pipe_dp_20                                                                                            | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               10 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_single_reg/req_pd_reg[3]_2[0]                                                                                         | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               12 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_bpt2/pipe_p2/p_2_in                                                                                            |                                                                                                                                                     |                8 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_7/E[0]                                                                                                  | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               13 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_1/pipe_dp_20                                                                                            | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               12 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i                                                                              |                                                                                                                                                     |                8 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_1/pipe_dp_30                                                                                            | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               11 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/unit1d_4/pipe_dp_40                                                                                                    | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               11 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_1/pipe_dp_40                                                                                            | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               11 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_5/pipe_dp_30                                                                                            | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                8 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_5/pipe_dp_20                                                                                            | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                7 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_4/pipe_dp_30                                                                                            | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                9 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_4/E[0]                                                                                                  | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               13 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_bpt3/pipe_p2/p_2_in                                                                                            |                                                                                                                                                     |                8 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_4/pipe_vld_1_reg_1[0]                                                                                   | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               17 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_6/pipe_dp_40                                                                                            | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               10 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_3/pipe_dp_30                                                                                            | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                9 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_sg/u_wt_fifo/ram/wr_busy_in_reg[0]                                                                                          |                                                                                                                                                     |                8 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_3/pipe_dp_40                                                                                            | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               11 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_sg/u_dat_fifo/ram/ram_ff3[32]_i_1_n_0                                                                                       |                                                                                                                                                     |                7 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_sg/u_dat_fifo/ram/ram_ff1[32]_i_1_n_0                                                                                       |                                                                                                                                                     |                8 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_sg/u_dat_fifo/ram/ram_ff2[32]_i_1_n_0                                                                                       |                                                                                                                                                     |                8 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer[1144]_i_1__0_n_0                                                            |                                                                                                                                                     |                7 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_sg/u_dat_fifo/ram/ram_ff0[32]_i_1_n_0                                                                                       |                                                                                                                                                     |                7 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_bpt4/pipe_p2/p_2_in                                                                                            |                                                                                                                                                     |                8 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_bpt6/pipe_p2/p_2_in                                                                                            |                                                                                                                                                     |                8 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_bpt1/pipe_p2/p_2_in                                                                                            |                                                                                                                                                     |                8 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/layer_st_d1_reg_0                                                                                                        | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |               11 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_reg/u_single_reg/req_pd_reg[4]_0[0]                                                                                  | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               10 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_single_reg/req_pd_reg[2]_3[0]                                                                                         | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               11 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_bpt5/pipe_p2/p_2_in                                                                                            |                                                                                                                                                     |                8 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_reg/u_single_reg/req_pd_reg[4][0]                                                                                    | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               10 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_7/pipe_dp_20                                                                                            | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               11 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_7/pipe_dp_40                                                                                            | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                9 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_0/pipe_dp_40                                                                                            | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                8 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_0/pipe_dp_20                                                                                            | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               10 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_0/pipe_dp_30                                                                                            | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               10 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/unit1d_5/pipe_dp_40                                                                                                    | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               10 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_7/pipe_dp_30                                                                                            | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                9 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_6/pipe_dp_20                                                                                            | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                9 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_2/pipe_dp_20                                                                                            | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               10 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_2/pipe_dp_30                                                                                            | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                7 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_6/pipe_dp_30                                                                                            | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               10 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_4/pipe_dp_1[33]_i_1__1_n_0                                                                              | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               11 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_2/pipe_dp_40                                                                                            | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               10 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_single_reg/req_pd_reg[2]_rep_0[0]                                                                                     | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               11 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_single_reg/req_pd_reg[3]_7[0]                                                                                         | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               12 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/i___512_n_0                                                                                                            | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               15 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/i___516_n_0                                                                                                            | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               14 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/u_NV_NVDLA_PDP_cal1d_info_fifo/pipe_skid_pdp_datin_pvld_f_reg_0[0]                                             | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               15 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_bpt0/pipe_p2/p_2_in                                                                                            |                                                                                                                                                     |                8 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_3/pipe_dp_20                                                                                            | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                9 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                 | design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                             |                9 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/stripe_cnt_reg[1]_0                                                                                                      | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |               14 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/rd_popping                                                                                                        | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                7 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                         | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                               |               10 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_reg/u_single_reg/req_pd_reg[2]_2[0]                                                                                  | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               11 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_reg/u_single_reg/req_pd_reg[3]_2[0]                                                                                  | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               10 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_reg/u_single_reg/req_pd_reg[5][0]                                                                                    | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               15 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_reg/u_single_reg/req_pd_reg[3]_0[0]                                                                                  | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_wl/u_dec/valid_d1                                                                                                           |                                                                                                                                                     |               11 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/req_pd_reg[3]_4[0]                                                                                         | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               22 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/req_pd_reg[1]_rep[0]                                                                                       | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               16 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_reg/u_single_reg/req_pd_reg[0][0]                                                                                    | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               15 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_reg/u_single_reg/E[0]                                                                                                | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               11 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_reg/u_dual_reg_d1/reg2dp_op_en_reg_reg[2][0]                                                                         | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               13 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_reg/u_dual_reg_d0/layer_flag_reg[0]                                                                                  | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_reg/u_dual_reg_d0/dma_en_reg_0[0]                                                                                    | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                5 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_reg/u_dual_reg_d0/cq_wr_busy_int_reg_0[0]                                                                            | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               12 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_reg/u_dual_reg_d0/cq_wr_busy_int_reg_1                                                                               | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_ig/dp2reg_d1_perf_read_stall1                                                                                        | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p2/cfg_bs_en_reg[0]                                                                           |                                                                                                                                                     |               13 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_relu_0/pipe_p1/p1_skid_catch                                                                              |                                                                                                                                                     |               10 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_relu_0/pipe_p1/p1_pipe_data0                                                                              |                                                                                                                                                     |               12 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_trt_0/pipe_p1/p1_pipe_data0                                                                               |                                                                                                                                                     |               16 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_trt_0/pipe_p1/p1_skid_catch                                                                               |                                                                                                                                                     |               13 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bn_dpunpack/inp_acc                                                                                                  |                                                                                                                                                     |               12 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_relu_0/pipe_p1/p1_skid_catch                                                                              |                                                                                                                                                     |               11 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_relu_0/pipe_p1/p1_pipe_data0                                                                              |                                                                                                                                                     |               12 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_trt_0/pipe_p1/p1_pipe_data0                                                                               |                                                                                                                                                     |               17 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_trt_0/pipe_p1/p1_skid_catch                                                                               |                                                                                                                                                     |               13 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bs_dpunpack/inp_acc                                                                                                  |                                                                                                                                                     |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bs_dpunpack/E[0]                                                                                                     |                                                                                                                                                     |               10 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_regfile/csc2csb_resp_valid                                                                                                  |                                                                                                                                                     |               11 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_regfile/csc2csb_resp_pd[31]_i_1_n_0                                                                                         | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |               22 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_single_reg/req_pd_reg[2]_4[0]                                                                                     | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |               12 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/i___94_n_0                                                                                                             | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               15 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p1/cfg_bn_en_reg[0]                                                                                   |                                                                                                                                                     |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_single_reg/req_pd_reg[2]_10[0]                                                                                    | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |               10 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_single_reg/req_pd_reg[2]_2[0]                                                                                     | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |               15 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_reg/u_single_reg/req_pd_reg[0]_2[0]                                                                                  | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               17 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_reg/u_single_reg/req_pd_reg[0][0]                                                                                    | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               14 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_reg/u_single_reg/req_pd_reg[3][0]                                                                                    | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               10 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_reg/u_single_reg/req_pd_reg[0]_3[0]                                                                                  | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_reg/u_single_reg/req_pd_reg[1]_0[0]                                                                                  | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                7 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_single_reg/req_pd_reg[2]_8[0]                                                                                     | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |               13 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_reg/u_single_reg/req_pd_reg[3]_2[0]                                                                                  | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                7 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_reg/u_single_reg/req_pd_reg[3]_3[0]                                                                                  | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               12 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_reg/u_single_reg/req_pd_reg[3]_0[0]                                                                                  | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               13 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_reg/u_single_reg/req_pd_reg[0]_7[0]                                                                                  | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               13 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_reg/u_single_reg/req_pd_reg[1][0]                                                                                    | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_reg/pdp_rdma2csb_resp_valid                                                                                          |                                                                                                                                                     |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_reg/reg_rd_en                                                                                                        | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               14 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/r_reg/skid_buffer[1090]_i_1__0_n_0                                                                                                       |                                                                                                                                                     |                7 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_reg/u_dual_reg_d1/op_process_reg_0[0]                                                                                | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               11 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i                                                                                                                         |                                                                                                                                                     |                5 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_reg/u_dual_reg_d0/ig2cq_busy_int_reg[0]                                                                              | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                5 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_reg/u_dual_reg_d0/layer_flag_reg[0]                                                                                  | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               10 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_ig/E[0]                                                                                                      | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_single_reg/req_pd_reg[2]_14[0]                                                                                 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |               12 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_single_reg/req_pd_reg[2]_6[0]                                                                                  | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |               10 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_single_reg/req_pd_reg[2]_9[0]                                                                                  | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |               20 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_ig/dp2reg_d1_perf_read_stall1                                                                                        | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               10 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_single_reg/req_pd_reg[1]_rep_1[0]                                                                                     | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               10 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_rsp_sft_d1_en                                                                                                        |                                                                                                                                                     |               13 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_single_reg/req_pd_reg[1]_rep_3[0]                                                                                     | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_single_reg/req_pd_reg[1]_rep_6[0]                                                                                     | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               12 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_single_reg/req_pd_reg[1]_rep_7[0]                                                                                     | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               16 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_single_reg/req_pd_reg[1]_rep_8[0]                                                                                     | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                7 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_single_reg/req_pd_reg[1]_rep_9[0]                                                                                     | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               10 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_single_reg/req_pd_reg[1]_rep_0[0]                                                                                     | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_rsp_sft_d2_en                                                                                                        |                                                                                                                                                     |               15 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_single_reg/req_pd_reg[1]_rep_2[0]                                                                                     | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                7 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_single_reg/req_pd_reg[3]_1[0]                                                                                  | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                7 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_single_reg/req_pd_reg[4]_2[0]                                                                                  | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |               14 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_single_reg/req_pd_reg[5]_5[0]                                                                                         | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               15 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_single_reg/req_pd_reg[5]_2[0]                                                                                  | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |               10 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_single_reg/req_pd_reg[3]_4[0]                                                                                         | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               15 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_single_reg/req_pd_reg[5]_1[0]                                                                                         | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               12 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_single_reg/req_pd_reg[3][0]                                                                                           | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               13 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_single_reg/req_pd_reg[5]_6[0]                                                                                         | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               13 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_single_reg/req_pd_reg[2]_7[0]                                                                                  | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/req_pd_reg[4]_0[0]                                                                                         | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               15 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_single_reg/req_pd_reg[4][0]                                                                                    | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |               11 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/req_pd_reg[3]_2[0]                                                                                         | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                7 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_single_reg/req_pd_reg[5]_0[0]                                                                                  | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |               11 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_single_reg/req_pd_reg[5]_2[0]                                                                                         | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               12 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_single_reg/req_pd_reg[2]_10[0]                                                                                 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |               10 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_single_reg/req_pd_reg[5]_7[0]                                                                                         | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               12 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_single_reg/req_pd_reg[2]_2[0]                                                                                  | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |               10 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_single_reg/req_pd_reg[5]_0[0]                                                                                         | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               14 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_single_reg/req_pd_reg[2]_5[0]                                                                                  | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |               10 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_single_reg/req_pd_reg[5]_4[0]                                                                                         | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               10 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_single_reg/req_pd_reg[2]_8[0]                                                                                  | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |               12 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_wt/wt_required_bytes1                                                                                                      | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |               12 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_reg/pdp2csb_resp_pd[31]_i_1_n_0                                                                                             | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               24 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_reg/pdp2csb_resp_valid                                                                                                      |                                                                                                                                                     |                6 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo1/bpt2arb_cmd_accept_0                                                                             |                                                                                                                                                     |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_single_reg/req_pd_reg[3][0]                                                                                    | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |               14 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_single_reg/req_pd_reg[2]_11[0]                                                                                 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |               11 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_single_reg/req_pd_reg[2]_13[0]                                                                                 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |               12 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_single_reg/req_pd_reg[2]_15[0]                                                                                 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                7 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_single_reg/req_pd_reg[3]_2[0]                                                                                  | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |               10 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_single_reg/req_pd_reg[2][0]                                                                                    | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |               16 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_single_reg/req_pd_reg[2]_17[0]                                                                                 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                6 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_single_reg/req_pd_reg[2]_3[0]                                                                                  | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |               12 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_single_reg/req_pd_reg[2]_16[0]                                                                                 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |               10 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_single_reg/req_pd_reg[2]_18[0]                                                                                 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |               12 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_wt/u_fifo/skid_flop_dmaif_rd_req_pd0                                                                                       |                                                                                                                                                     |                6 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_cmd/u_fifo/op_prcess_reg[0]                                                                                          | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               15 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_cmd/u_fifo/wr_busy_in_reg_1[0]                                                                                       | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_single_reg/req_pd_reg[2]_1[0]                                                                                  | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_single_reg/req_pd_reg[2]_0[0]                                                                                  | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |               14 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_single_reg/req_pd_reg[4]_6[0]                                                                                  | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |               11 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_single_reg/req_pd_reg[3]_0[0]                                                                                  | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |               11 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_single_reg/req_pd_reg[2]_12[0]                                                                                 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                7 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_single_reg/req_pd_reg[4]_3[0]                                                                                  | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |               12 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_single_reg/req_pd_reg[2]_4[0]                                                                                  | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |               11 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/sdp_rdma2csb_resp_valid                                                                                          |                                                                                                                                                     |                6 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_bpt1/pipe_p1/pipe_skid_dma2bpt_req_pd0                                                                         |                                                                                                                                                     |                5 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_bpt1/pipe_p1/skid_flop_dma2bpt_req_pd0                                                                         |                                                                                                                                                     |                6 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_bpt1/pipe_p2/skid_flop_in_pd_p0                                                                                |                                                                                                                                                     |                6 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_bpt1/pipe_p2/pipe_skid_in_pd_p0                                                                                |                                                                                                                                                     |                7 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/sdp_rdma2csb_resp_pd[31]_i_1_n_0                                                                                 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |               21 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/brdma_disable_reg_0[0]                                                                             | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/nrdma_disable_reg_0[0]                                                                             | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_single_reg/req_pd_reg[0][0]                                                                                    | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |               12 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_single_reg/req_pd_reg[1][0]                                                                                    | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_single_reg/req_pd_reg[0]_0[0]                                                                                  | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_single_reg/req_pd_reg[1]_4[0]                                                                                  | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |               13 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_single_reg/req_pd_reg[1]_1[0]                                                                                  | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |               15 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_single_reg/req_pd_reg[1]_2[0]                                                                                  | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                6 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/i___119_n_0                                                                                                            | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |               17 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/i___125_n_0                                                                                                            | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |               15 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_dual_reg_d0/dma_en_reg_0[0]                                                                                           | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                5 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/reg2dp_op_en_reg_reg[2][0]                                                                                | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_reg/sdp2csb_resp_valid                                                                                                      |                                                                                                                                                     |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_reg/sdp2csb_resp_pd[31]_i_1_n_0                                                                                             | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |               17 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/nvdla_sdp_s_lut_le_slope_scale_0_wren                                                                      | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                7 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_LUT_ctrl/u_LUT_CTRL_unit0/skid_flop_lut2intp_prdy_reg_0[0]                                             | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               18 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/nvdla_sdp_s_lut_le_start_0_wren                                                                            | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_LUT_ctrl/u_LUT_CTRL_unit0/skid_flop_lut2intp_prdy_reg[0]                                               | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               10 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/nvdla_sdp_s_lut_lo_end_0_wren                                                                              | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/nvdla_sdp_s_lut_lo_slope_scale_0_wren                                                                      | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |               14 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/nvdla_sdp_s_lut_le_end_0_wren                                                                              | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/nvdla_sdp_s_lut_lo_start_0_wren                                                                            | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |               10 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/req_pd_reg[5]_11[0]                                                                                        | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |               15 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/req_pd_reg[5]_15[0]                                                                                        | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                7 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_wt/NV_NVDLA_PDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd0                                                                      |                                                                                                                                                     |                4 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/req_pd_reg[1]_5[0]                                                                                         | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |               13 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_regfile/reg_rd_en                                                                                                          | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |               25 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_regfile/cdma2csb_resp_valid                                                                                                |                                                                                                                                                     |                6 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/req_pd_reg[9]_0[0]                                                                                    | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |               16 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/req_pd_reg[9][0]                                                                                      | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |               19 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/req_pd_reg[5]_12[0]                                                                                   | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |               18 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/req_pd_reg[4]_8[0]                                                                                    | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |               20 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/req_pd_reg[5][0]                                                                                      | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |               14 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/req_pd_reg[5]_10[0]                                                                                   | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |               13 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/req_pd_reg[4]_5[0]                                                                                    | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/req_pd_reg[0]_3[0]                                                                                         | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |               11 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/req_pd_reg[4][0]                                                                                           | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |               15 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/req_pd_reg[0]_0[0]                                                                                         | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |               13 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/req_pd_reg[5]_2[0]                                                                                         | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |               16 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo0/bpt2arb_cmd_accept                                                                               |                                                                                                                                                     |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/req_pd_reg[4]_10[0]                                                                                        | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |               10 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/req_pd_reg[4]_7[0]                                                                                         | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |               13 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/ram/E[0]                                                                                              |                                                                                                                                                     |               18 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/ram/ram_ff10                                                                                          |                                                                                                                                                     |                7 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/ram/ram_ff00                                                                                          |                                                                                                                                                     |                7 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/req_pd_reg[5][0]                                                                                           | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/nvdla2csb_resp_pvld                                                                                   | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                5 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/rd_pushing_gray/rd_req_p                                                                              |                                                                                                                                                     |                6 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/req_pd_reg[5]_8[0]                                                                                         | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/req_pd_reg[1]_6[0]                                                                                         | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |               10 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/req_pd_reg[3]_3[0]                                                                                         | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/req_pd_reg[5]_10[0]                                                                                        | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |               13 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/req_pd_reg[5]_6[0]                                                                                         | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |               11 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_apb_bridge_0/U0/APB_MASTER_IF_MODULE/PWDATA_i[31]_i_1_n_0                                                                                                                                | design_1_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/s_axi_aresetn_0                                                                              |                6 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/req_pd_reg[1]_1[0]                                                                                         | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |               10 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/req_pd_reg[3]_0[0]                                                                                         | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/req_pd_reg[4]_2[0]                                                                                         | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |               12 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/req_pd_reg[5]_1[0]                                                                                         | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |               12 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_csb/u_reg/nvdla_mcif_cfg_wr_weight_0_0_wren                                                                                | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               14 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_csb/u_reg/nvdla_mcif_cfg_wr_weight_1_0_wren                                                                                | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               18 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_csb/u_reg/nvdla_mcif_cfg_rd_weight_1_0_wren                                                                                | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               13 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_csb/u_reg/nvdla_mcif_cfg_rd_weight_0_0_wren                                                                                | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               13 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/req_pd_reg[1]_2[0]                                                                                         | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                7 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_csb/u_reg/nvdla_mcif_cfg_rd_weight_2_0_wren                                                                                | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_csb/rsp_vld                                                                                                                | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_csb/mcif2csb_resp_pd[31]_i_1_n_0                                       |               22 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_csb/mcif2csb_resp_valid                                                                                                    |                                                                                                                                                     |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/S_AXI_RDATA[31]_i_1_n_0                                                                                                                          | design_1_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/s_axi_aresetn_0                                                                              |                7 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_bpt2/pipe_p3/bpt2arb_cmd_accept                                                                               |                                                                                                                                                     |               10 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer[2052]_i_2_n_0                                                                                                          | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer[2052]_i_1_n_0                                                      |                6 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i                                                                                                                         |                                                                                                                                                     |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/perf_sat_en_reg_0[0]                                                                                      | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |               10 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/req_pd_reg[3]_4[0]                                                                                    | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/req_pd_reg[3]_12[0]                                                                                   | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/req_pd_reg[5]_4[0]                                                                                    | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |               19 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/req_pd_reg[4]_14[0]                                                                                   | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |               15 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/req_pd_reg[4]_6[0]                                                                                    | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |               11 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/req_pd_reg[3]_6[0]                                                                                    | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |               11 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/req_pd_reg[4]_1[0]                                                                                    | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                7 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/req_pd_reg[5]_1[0]                                                                                    | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |               13 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/req_pd_reg[5]_7[0]                                                                                    | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |               19 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/req_pd_reg[5]_0[0]                                                                                    | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |               16 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/req_pd_reg[3]_2[0]                                                                                    | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/req_pd_reg[3]_18[0]                                                                                   | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/req_pd_reg[1]_3[0]                                                                                    | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/req_pd_reg[4]_3[0]                                                                                    | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/req_pd_reg[4]_11[0]                                                                                   | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                6 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/req_pd_reg[4]_0[0]                                                                                    | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |               17 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/req_pd_reg[3]_14[0]                                                                                   | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |               10 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/req_pd_reg[3]_8[0]                                                                                    | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |               14 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/req_pd_reg[5]_9[0]                                                                                    | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |               15 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/req_pd_reg[5]_8[0]                                                                                    | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |               16 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/req_pd_reg[3]_16[0]                                                                                   | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |               13 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo0/E[0]                                                                                                | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                7 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo0/layer_flag_reg_0[0]                                                                                 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/req_pd_reg[4]_9[0]                                                                                    | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/req_pd_reg[5]_5[0]                                                                                    | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |               16 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/req_pd_reg[5]_2[0]                                                                                    | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |               10 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/req_pd_reg[5]_13[0]                                                                                   | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |               11 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/req_pd_reg[1]_0[0]                                                                                    | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                7 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/req_pd_reg[0]_3[0]                                                                                    | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |               10 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/req_pd_reg[0]_0[0]                                                                                    | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |               10 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_fifo/req_img_p1_line_offset1                                                                  | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_dc/NV_NVDLA_PDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd0                                                                      |                                                                                                                                                     |                6 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_dc/NV_NVDLA_PDP_RDMA_rdreq/skid_flop_dmaif_rd_req_pd0                                                                      |                                                                                                                                                     |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_a/u_NV_NVDLA_cacc/u_regfile/cacc2csb_resp_valid_reg_0[0]                                                                                       |                                                                                                                                                     |               10 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_a/u_NV_NVDLA_cacc/u_regfile/cacc2csb_resp_pd[31]_i_1_n_0                                                                                       | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |               23 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_a/u_NV_NVDLA_cacc/u_regfile/u_single_reg/req_pd_reg[1]_1[0]                                                                                    | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_a/u_NV_NVDLA_cacc/u_regfile/u_single_reg/req_pd_reg[22]_3[0]                                                                                   | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |               14 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_a/u_NV_NVDLA_cacc/u_regfile/u_single_reg/req_pd_reg[1]_2[0]                                                                                    | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |               13 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_a/u_NV_NVDLA_cacc/u_regfile/u_single_reg/req_pd_reg[1]_0[0]                                                                                    | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |               16 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_a/u_NV_NVDLA_cacc/u_regfile/u_single_reg/req_pd_reg[1]_3[0]                                                                                    | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |               12 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_a/u_NV_NVDLA_cacc/u_regfile/u_single_reg/E[0]                                                                                                  | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |               10 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_a/u_NV_NVDLA_cacc/u_calculator/sat_reg_en                                                                                                      | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |                5 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_a/u_NV_NVDLA_cacc/u_calculator/calc_dlv_valid_d2                                                                                               | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_a/u_NV_NVDLA_cacc/u_calculator/u_cell_int8_7/calc_dlv_valid_d2_reg                         |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_a/u_NV_NVDLA_cacc/u_calculator/calc_dlv_valid_d2                                                                                               | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_a/u_NV_NVDLA_cacc/u_calculator/u_cell_int8_5/calc_dlv_valid_d2_reg                         |               11 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_a/u_NV_NVDLA_cacc/u_calculator/calc_dlv_valid_d2                                                                                               | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_a/u_NV_NVDLA_cacc/u_calculator/u_cell_int8_6/calc_dlv_valid_d2_reg                         |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_a/u_NV_NVDLA_cacc/u_calculator/calc_dlv_valid_d2                                                                                               | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_a/u_NV_NVDLA_cacc/u_calculator/u_cell_int8_4/calc_dlv_valid_d2_reg                         |               10 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_a/u_NV_NVDLA_cacc/u_calculator/calc_dlv_valid_d2                                                                                               | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_a/u_NV_NVDLA_cacc/u_calculator/u_cell_int8_3/calc_dlv_valid_d2_reg                         |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_a/u_NV_NVDLA_cacc/u_calculator/calc_dlv_valid_d2                                                                                               | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_a/u_NV_NVDLA_cacc/u_calculator/u_cell_int8_2/calc_dlv_valid_d2_reg                         |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_a/u_NV_NVDLA_cacc/u_calculator/calc_dlv_valid_d2                                                                                               | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_a/u_NV_NVDLA_cacc/u_calculator/u_cell_int8_1/calc_dlv_valid_d2_reg                         |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_a/u_NV_NVDLA_cacc/u_calculator/calc_dlv_valid_d2                                                                                               | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_a/u_NV_NVDLA_cacc/u_calculator/u_cell_int8_0/calc_dlv_valid_d2_reg                         |                7 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_a/u_NV_NVDLA_cacc/u_calculator/u_cell_int8_7/i_final_vld                                                                                       | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_a/u_NV_NVDLA_cacc/u_calculator/u_cell_int8_7/out_final_data[31]_i_1__6_n_0                 |               10 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/req_pd_reg[4]_13[0]                                                                                   | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |               12 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_a/u_NV_NVDLA_cacc/u_calculator/u_cell_int8_5/i_final_vld                                                                                       | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_a/u_NV_NVDLA_cacc/u_calculator/u_cell_int8_5/out_final_data[31]_i_1__4_n_0                 |               10 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_a/u_NV_NVDLA_cacc/u_calculator/u_cell_int8_6/i_final_vld                                                                                       | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_a/u_NV_NVDLA_cacc/u_calculator/u_cell_int8_6/out_final_data[31]_i_1__5_n_0                 |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_a/u_NV_NVDLA_cacc/u_calculator/u_cell_int8_4/i_final_vld                                                                                       | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_a/u_NV_NVDLA_cacc/u_calculator/u_cell_int8_4/out_final_data[31]_i_1__3_n_0                 |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_a/u_NV_NVDLA_cacc/u_calculator/u_cell_int8_3/i_final_vld                                                                                       | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_a/u_NV_NVDLA_cacc/u_calculator/u_cell_int8_3/out_final_data[31]_i_1__2_n_0                 |               12 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_a/u_NV_NVDLA_cacc/u_calculator/u_cell_int8_2/i_final_vld                                                                                       | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_a/u_NV_NVDLA_cacc/u_calculator/u_cell_int8_2/out_final_data[31]_i_1__1_n_0                 |               10 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_a/u_NV_NVDLA_cacc/u_calculator/u_cell_int8_1/i_final_vld                                                                                       | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_a/u_NV_NVDLA_cacc/u_calculator/u_cell_int8_1/out_final_data[31]_i_1__0_n_0                 |               11 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_single_reg/req_pd_reg[5][0]                                                                                           | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               13 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_a/u_NV_NVDLA_cacc/u_calculator/u_cell_int8_0/i_final_vld                                                                                       | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_a/u_NV_NVDLA_cacc/u_calculator/u_cell_int8_0/out_final_data[31]_i_1_n_0                    |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/E[0]                                                                                                       | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               26 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/req_pd_reg[2]_0[0]                                                                                         | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/req_pd_reg[2][0]                                                                                           | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               11 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/req_pd_reg[4]_2[0]                                                                                         | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               11 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/req_pd_reg[3]_0[0]                                                                                         | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/req_pd_reg[1]_rep_1[0]                                                                                     | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               16 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/req_pd_reg[5]_4[0]                                                                                         | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               15 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/nvdla_cdp_s_lut_lo_slope_scale_0_wren                                                                      | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               14 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/nvdla_cdp_s_lut_lo_start_low_0_wren                                                                        | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                7 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/req_pd_reg[5]_1[0]                                                                                         | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               19 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/cdp2csb_resp_valid                                                                                                      |                                                                                                                                                     |                7 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/cdp2csb_resp_pd[31]_i_1_n_0                                                                                             | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               21 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/nvdla_cdp_s_lut_lo_end_low_0_wren                                                                          | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               12 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/NV_NVDLA_CDP_WDMA_wr/E[0]                                                                                              | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               16 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/NV_NVDLA_CDP_WDMA_wr/layer_flag_reg[0]                                                                                 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               16 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/nvdla_cdp_s_lut_le_slope_scale_0_wren                                                                      | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/nvdla_cdp_s_lut_le_end_low_0_wren                                                                          | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                7 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/nvdla_cdp_s_lut_le_start_low_0_wren                                                                        | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               12 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_dual_reg_d1/dst_ram_type_reg_3[0]                                                                                     | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               11 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_dual_reg_d1/cmd_fifo_rd_pd_reg[16]_0[0]                                                                               | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               12 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_dual_reg_d1/cmd_fifo_rd_pd_reg[16]                                                                                    | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_dual_reg_d0/E[0]                                                                                                      | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_reg/reg_rd_en                                                                                                        | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               28 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_reg/cdp_rdma2csb_resp_valid                                                                                          |                                                                                                                                                     |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_reg/u_single_reg/req_pd_reg[2][0]                                                                                    | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               14 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_reg/u_single_reg/req_pd_reg[3]_1[0]                                                                                  | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               12 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_reg/u_single_reg/req_pd_reg[3][0]                                                                                    | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_reg/u_single_reg/req_pd_reg[0]_1[0]                                                                                  | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               14 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_arb/pipe_out/skid_flop_arb_out_pd0                                                                             |                                                                                                                                                     |               13 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_cvt/pipe_p1/pipe_skid_axi_cmd_pd0                                                                              |                                                                                                                                                     |                8 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/gen_wsplitter.awtrans_cntr                                                               |                                                                                                                                                     |               11 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_core/u_sdp_x_alu_0/pipe_p2/p2_skid_catch                                                                                    |                                                                                                                                                     |                8 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p1/E[0]                                                                                       |                                                                                                                                                     |                9 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_core/u_sdp_x_alu_0/pipe_p2/p2_pipe_data0                                                                                    |                                                                                                                                                     |               13 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_sg/u_wt_fifo/E[0]                                                                                                           | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |               14 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p1/p1_skid_catch                                                                                      |                                                                                                                                                     |                9 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/gen_rsplitter.artrans_cntr                                                               |                                                                                                                                                     |               12 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_cvt/pipe_p1/skid_flop_axi_cmd_pd0                                                                              |                                                                                                                                                     |                8 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_bpt6/pipe_p2/skid_flop_in_pd_p0                                                                                |                                                                                                                                                     |                7 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_bpt6/pipe_p1/pipe_skid_dma2bpt_req_pd0                                                                         |                                                                                                                                                     |                5 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p1/pipe_skid_cacc2sdp_pd0                                                                     |                                                                                                                                                     |                8 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_ig/NV_NVDLA_CDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd0                                                                |                                                                                                                                                     |                6 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_core/u_sdp_x_alu_0/pipe_p2/p2_skid_catch_2                                                                                  |                                                                                                                                                     |               10 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_bpt6/pipe_p2/pipe_skid_in_pd_p0                                                                                |                                                                                                                                                     |                7 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_core/u_sdp_x_alu_0/pipe_p2/p2_pipe_data0_0                                                                                  |                                                                                                                                                     |               12 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_arb/pipe_out/pipe_skid_arb_out_pd0                                                                             |                                                                                                                                                     |               14 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_bpt6/pipe_p1/skid_flop_dma2bpt_req_pd0                                                                         |                                                                                                                                                     |                7 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_reg/u_dual_reg_d1/skid_flop_dmaif_rd_req_pd0                                                                         |                                                                                                                                                     |                8 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/i___127_n_0                                                                                                                  |                                                                                                                                                     |                9 |             34 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_a/u_NV_NVDLA_cacc/u_calculator/calc_wr_en_d2                                                                                                   | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_a/u_NV_NVDLA_cacc/u_calculator/u_cell_int8_1/calc_wr_en_d2_reg                             |                7 |             34 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                 | design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                             |               10 |             34 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1058]_i_1_n_0                                                                                                         | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1088]_i_1_n_0                                                     |                7 |             34 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_a/u_NV_NVDLA_cacc/u_calculator/u_cell_int8_2/i_partial_vld                                                                                     |                                                                                                                                                     |               11 |             34 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_a/u_NV_NVDLA_cacc/u_calculator/calc_wr_en_d2                                                                                                   | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_a/u_NV_NVDLA_cacc/u_calculator/u_cell_int8_0/calc_wr_en_d2_reg                             |                7 |             34 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_a/u_NV_NVDLA_cacc/u_calculator/u_cell_int8_7/i_partial_vld                                                                                     |                                                                                                                                                     |               11 |             34 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_a/u_NV_NVDLA_cacc/u_calculator/u_cell_int8_3/i_partial_vld                                                                                     |                                                                                                                                                     |               10 |             34 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_a/u_NV_NVDLA_cacc/u_calculator/u_cell_int8_4/i_partial_vld                                                                                     |                                                                                                                                                     |               11 |             34 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_a/u_NV_NVDLA_cacc/u_calculator/u_cell_int8_1/i_partial_vld                                                                                     |                                                                                                                                                     |                8 |             34 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_a/u_NV_NVDLA_cacc/u_calculator/calc_wr_en_d2                                                                                                   | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_a/u_NV_NVDLA_cacc/u_calculator/u_cell_int8_7/calc_wr_en_d2_reg                             |                7 |             34 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_a/u_NV_NVDLA_cacc/u_calculator/calc_wr_en_d2                                                                                                   | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_a/u_NV_NVDLA_cacc/u_calculator/u_cell_int8_5/calc_wr_en_d2_reg                             |                6 |             34 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_a/u_NV_NVDLA_cacc/u_calculator/calc_wr_en_d2                                                                                                   | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_a/u_NV_NVDLA_cacc/u_calculator/u_cell_int8_6/calc_wr_en_d2_reg                             |                5 |             34 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_a/u_NV_NVDLA_cacc/u_calculator/calc_wr_en_d2                                                                                                   | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_a/u_NV_NVDLA_cacc/u_calculator/u_cell_int8_4/calc_wr_en_d2_reg                             |               15 |             34 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_a/u_NV_NVDLA_cacc/u_calculator/calc_wr_en_d2                                                                                                   | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_a/u_NV_NVDLA_cacc/u_calculator/u_cell_int8_3/calc_wr_en_d2_reg                             |                6 |             34 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p3/pipe_skid_axi_cmd_pd0                                                                             |                                                                                                                                                     |                9 |             34 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_a/u_NV_NVDLA_cacc/u_calculator/u_cell_int8_6/i_partial_vld                                                                                     |                                                                                                                                                     |               10 |             34 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/r_shelf                                                                                              |                                                                                                                                                     |                9 |             34 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_a/u_NV_NVDLA_cacc/u_calculator/u_cell_int8_0/i_partial_vld                                                                                     |                                                                                                                                                     |                8 |             34 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p4/pipe_spt2cvt_cmd_valid_reg[0]                                                                     |                                                                                                                                                     |                8 |             34 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_a/u_NV_NVDLA_cacc/u_calculator/u_cell_int8_5/i_partial_vld                                                                                     |                                                                                                                                                     |               11 |             34 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/m_valid_i                                                            |                                                                                                                                                     |                9 |             34 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[38].srl_nx1/push                                            |                                                                                                                                                     |                9 |             34 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/i___124_n_0                                                                                                                  |                                                                                                                                                     |                7 |             34 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_a/u_NV_NVDLA_cacc/u_calculator/calc_wr_en_d2                                                                                                   | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_a/u_NV_NVDLA_cacc/u_calculator/u_cell_int8_2/calc_wr_en_d2_reg                             |               14 |             34 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/i___132_n_0                                                                                                                  |                                                                                                                                                     |                8 |             34 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_bpt0/pipe_p2/pipe_skid_in_pd_p0                                                                                |                                                                                                                                                     |                7 |             35 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_dma_mux/pipe_skid_req_mc_in_pd0                                                                                            |                                                                                                                                                     |               13 |             35 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_write_ig_arb/E[0]                                                                                       |                                                                                                                                                     |               11 |             35 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_rt_out/calc_op_en[1]                                                                                               |                                                                                                                                                     |                9 |             35 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_rt_out/calc_op_en[0]                                                                                               |                                                                                                                                                     |                9 |             35 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/NV_NVDLA_PDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd0                                                                |                                                                                                                                                     |                8 |             35 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_rt_out/calc_op_en[2]                                                                                               |                                                                                                                                                     |                9 |             35 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_rt_out/calc_op_en[3]                                                                                               |                                                                                                                                                     |                9 |             35 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_rt_out/calc_op_en[0]                                                                                               |                                                                                                                                                     |                9 |             35 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_sum/u_sum_block_0/load_din_d                                                                           | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                8 |             35 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_rt_out/calc_op_en[1]                                                                                               |                                                                                                                                                     |                9 |             35 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_bpt0/pipe_p2/skid_flop_in_pd_p0                                                                                |                                                                                                                                                     |                8 |             35 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i                                                                              |                                                                                                                                                     |                6 |             35 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/sel                                                                 |                                                                                                                                                     |                5 |             35 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/NV_NVDLA_PDP_RDMA_rdreq/pipe_skid_mc_dma_rd_req_vld_reg_1[0]                                                      |                                                                                                                                                     |                9 |             35 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_rt_out/calc_op_en[2]                                                                                               |                                                                                                                                                     |                9 |             35 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/NV_NVDLA_PDP_RDMA_rdreq/skid_flop_dmaif_rd_req_pd0                                                                |                                                                                                                                                     |               11 |             35 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_rt_out/calc_op_en[3]                                                                                               |                                                                                                                                                     |                9 |             35 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_bpt0/pipe_p1/skid_flop_dma2bpt_req_pd0                                                                         |                                                                                                                                                     |               10 |             35 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_bpt0/pipe_p1/pipe_skid_dma2bpt_req_pd0                                                                         |                                                                                                                                                     |                7 |             35 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer[1144]_i_1__0_n_0                                                            |                                                                                                                                                     |                7 |             35 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[103].srl_nx1/push                                                              |                                                                                                                                                     |                9 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_bufferin/data_shift_00[8]_i_1_n_0                                                                      | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                9 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_bufferin/data_1stC_06                                                                                  | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                7 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                         | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |               11 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_bufferin/data_shift_07                                                                                 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               15 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_bufferin/data_1stC_07                                                                                  | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                7 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_bufferin/data_1stC_02                                                                                  | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                6 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_bufferin/data_shift_04                                                                                 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                9 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_bufferin/data_1stC_03                                                                                  | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                9 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_bufferin/data_1stC_00[8]_i_1_n_0                                                                       | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                8 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_bufferin/data_1stC_05                                                                                  | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                8 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_bufferin/data_1stC_04                                                                                  | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                7 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_bufferin/data_shift_01                                                                                 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               10 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_bufferin/data_1stC_01                                                                                  | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                6 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_bufferin/data_shift_02                                                                                 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               13 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_bufferin/data_shift_03                                                                                 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               10 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_bufferin/data_shift_06                                                                                 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |                9 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_bufferin/data_shift_05                                                                                 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               13 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/r_pipe/m_payload_i[35]_i_1_n_0                                                             |                                                                                                                                                     |                6 |             37 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/skid_buffer[2052]_i_1_n_0                                                                                                         |                                                                                                                                                     |                5 |             37 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/E[0]                            |                                                                                                                                                     |               10 |             37 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/m_vector_i                                                                                                                        |                                                                                                                                                     |                5 |             37 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer[1144]_i_1__0_n_0                                                                                                |                                                                                                                                                     |                9 |             38 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                  |                                                                                                                                                     |                7 |             38 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                   |                                                                                                                                                     |                7 |             38 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_LUT_ctrl/u_LUT_CTRL_unit0/Y_stage3_out_vld_reg_0[0]                                                    | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               22 |             38 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                  |                                                                                                                                                     |                9 |             38 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                   |                                                                                                                                                     |                8 |             38 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i                                                                                                                       |                                                                                                                                                     |                9 |             38 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__1_n_0                                                                                                     |                                                                                                                                                     |               13 |             38 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_dc/u_fifo/E[0]                                                                                                             | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |               11 |             38 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_dual_reg_d1/skid_flop_dmaif_wr_req_pd0                                                                                |                                                                                                                                                     |                9 |             38 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                  |                                                                                                                                                     |                9 |             38 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer[1144]_i_1__0_n_0                                                                                                |                                                                                                                                                     |                7 |             39 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                         | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                      |               21 |             39 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                  |                                                                                                                                                     |                6 |             39 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/skid_buffer[1144]_i_1__2_n_0                                                                                                     |                                                                                                                                                     |               11 |             39 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/m_vector_i                                                                                                                       |                                                                                                                                                     |                8 |             39 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_cmd/u_fifo/base_addr_split                                                                                           | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               12 |             40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/u_interp_X0/E[0]                                                                                  | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               11 |             40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                  | design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                              |                9 |             40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_lat_fifo/ram/ro_wr_busy_int_reg                                                                                 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               18 |             40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/m_vector_i                                                                              |                                                                                                                                                     |                8 |             40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/skid_buffer[1144]_i_1_n_0                                                               |                                                                                                                                                     |                8 |             40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_LUT_ctrl/u_LUT_CTRL_unit0/load_int_stage1                                                              | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               11 |             41 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_sg/dp2reg_done                                                                                                              | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |               15 |             41 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_cvtout/u_HLS_cdp_ocvt_0/pipe_p3/p3_skid_catch                                                          |                                                                                                                                                     |               12 |             42 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_cvtout/u_HLS_cdp_ocvt_0/pipe_p3/p3_pipe_data0                                                          |                                                                                                                                                     |               11 |             42 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                         | design_1_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                      |               23 |             42 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_bpt2/pipe_p1/pipe_skid_dma2bpt_req_pd0                                                                         |                                                                                                                                                     |               10 |             42 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_bpt2/pipe_p2/pipe_skid_in_pd_p0                                                                                |                                                                                                                                                     |               10 |             42 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd0                                   |                                                                                                                                                     |               11 |             42 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_bpt2/pipe_p2/skid_flop_in_pd_p0                                                                                |                                                                                                                                                     |                9 |             42 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_bpt2/pipe_p1/skid_flop_dma2bpt_req_pd0                                                                         |                                                                                                                                                     |               11 |             42 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_csb_master/pdp_rdma_req_pvld                                                                                                      |                                                                                                                                                     |               10 |             43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_csb_master/csb2cdma_req_pvld_reg_0[0]                                                                                             | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |               10 |             43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_csb_master/csb2pdp_rdma_req_pvld_reg_0[0]                                                                                         | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               10 |             43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_csb_master/csb2sdp_rdma_req_pvld_reg_0[0]                                                                                         | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |               13 |             43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_csb_master/csb2cacc_req_pvld_reg_0[0]                                                                                             | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |               11 |             43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_reg/u_dual_reg_d1/skid_flop_mc_dma_rd_req_rdy_f_reg                                                                  |                                                                                                                                                     |               10 |             43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_csb_master/pdp_req_pvld                                                                                                           |                                                                                                                                                     |               11 |             43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_csb_master/sdp_req_pvld                                                                                                           |                                                                                                                                                     |               10 |             43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_csb_master/mcif_req_pvld                                                                                                          |                                                                                                                                                     |               10 |             43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                         | design_1_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                               |               19 |             43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_csb_master/cdp_req_pvld                                                                                                           |                                                                                                                                                     |               17 |             43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_csb_master/csc_req_pvld                                                                                                           |                                                                                                                                                     |                9 |             43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_csb_master/cacc_req_pvld                                                                                                          |                                                                                                                                                     |               10 |             43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_bpt5/pipe_p2/skid_flop_in_pd_p0                                                                                |                                                                                                                                                     |                9 |             43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/core_req_pop_valid                                                                                    |                                                                                                                                                     |               18 |             43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff0[43]_i_1_n_0                                                                                  |                                                                                                                                                     |                8 |             43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_csb_master/sdp_rdma_req_pvld                                                                                                      |                                                                                                                                                     |               15 |             43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_bpt5/pipe_p2/pipe_skid_in_pd_p0                                                                                |                                                                                                                                                     |                9 |             43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_bpt5/pipe_p1/skid_flop_dma2bpt_req_pd0                                                                         |                                                                                                                                                     |                8 |             43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_bpt5/pipe_p1/pipe_skid_dma2bpt_req_pd0                                                                         |                                                                                                                                                     |                8 |             43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_dc/rsp_cur_grain0                                                                                                          | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |               13 |             43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_csb_master/csb2cdp_rdma_req_pvld_reg_0[0]                                                                                         | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               11 |             43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_csb_master/cdp_rdma_req_pvld                                                                                                      |                                                                                                                                                     |               13 |             43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                         | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                               |               18 |             43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff1[43]_i_1_n_0                                                                                  |                                                                                                                                                     |               12 |             43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff2[43]_i_1_n_0                                                                                  |                                                                                                                                                     |                8 |             43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff3[43]_i_1_n_0                                                                                  |                                                                                                                                                     |               12 |             43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                  | design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                              |                9 |             43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_ig/NV_NVDLA_PDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd0                                                                |                                                                                                                                                     |                8 |             43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_csb_master/cdma_req_pvld                                                                                                          |                                                                                                                                                     |                9 |             43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_csb_master/csb2mcif_req_pvld_reg_0[0]                                                                                             |                                                                                                                                                     |               13 |             43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_bpt4/pipe_p2/pipe_skid_in_pd_p0                                                                                |                                                                                                                                                     |               11 |             44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_bpt3/pipe_p1/skid_flop_dma2bpt_req_pd0                                                                         |                                                                                                                                                     |                9 |             44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_csb_master/csb2sdp_req_pvld_reg_0[0]                                                                                              | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |               11 |             44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd0                                   |                                                                                                                                                     |               15 |             44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_bpt4/pipe_p1/skid_flop_dma2bpt_req_pd0                                                                         |                                                                                                                                                     |                9 |             44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_bpt4/pipe_p2/skid_flop_in_pd_p0                                                                                |                                                                                                                                                     |               13 |             44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_bpt3/pipe_p1/pipe_skid_dma2bpt_req_pd0                                                                         |                                                                                                                                                     |                9 |             44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/skid_flop_dmaif_wr_req_pd0                                                                                |                                                                                                                                                     |               12 |             44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd0                                   |                                                                                                                                                     |               16 |             44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_bpt3/pipe_p2/pipe_skid_in_pd_p0                                                                                |                                                                                                                                                     |               10 |             44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_bpt3/pipe_p2/skid_flop_in_pd_p0                                                                                |                                                                                                                                                     |               14 |             44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_bpt4/pipe_p1/pipe_skid_dma2bpt_req_pd0                                                                         |                                                                                                                                                     |                8 |             44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_wt/status_group_cnt1                                                                                                       | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |               10 |             44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_bufferin/data_shift_43[8]_i_1_n_0                                                                      | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               11 |             45 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/p_0_out                                                                                                    | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               15 |             45 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_bufferin/data_shift_47[8]_i_1_n_0                                                                      | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               12 |             45 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/cmd2dat_dma_count_reg[1]_0[0]                                                                            | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |               20 |             45 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_reg/u_dual_reg_d1/op_process_reg[0]                                                                                  | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               15 |             45 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_bufferin/data_shift_40[8]_i_1_n_0                                                                      | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               14 |             45 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_fifo/req_height_en                                                                            | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |               12 |             45 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_bufferin/data_shift_44[8]_i_1_n_0                                                                      | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               10 |             45 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_bufferin/data_shift_41[8]_i_1_n_0                                                                      | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               14 |             45 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_bufferin/data_shift_42[8]_i_1_n_0                                                                      | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               19 |             45 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_bufferin/data_shift_45[8]_i_1_n_0                                                                      | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               14 |             45 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_bufferin/data_shift_46[8]_i_1_n_0                                                                      | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               12 |             45 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_bpt1/pipe_p2/E[0]                                                                                             |                                                                                                                                                     |               12 |             46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_dc/pre_reg_en_d2_last                                                                                                      | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |               11 |             46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_csb_master/csb2pdp_req_pvld                                                                                                       | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               12 |             46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_fifo/p_48_in                                                                                  | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |               15 |             46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_bpt0/pipe_p2/E[0]                                                                                             |                                                                                                                                                     |               11 |             46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_cmd/u_fifo/ram/E[0]                                                                                                  |                                                                                                                                                     |               15 |             46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_cmd/u_fifo/ram/ram_we                                                                                                |                                                                                                                                                     |               16 |             46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_bpt2/pipe_p2/E[0]                                                                                             |                                                                                                                                                     |               11 |             46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_syncfifo/u_sumpd_sync_fifo/E[0]                                                                        | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               13 |             46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_dc/pre_reg_en_d2_init                                                                                                      | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |               13 |             46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_csb_master/csb2csc_req_pvld                                                                                                       | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |               14 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_LUT_ctrl/u_LUT_CTRL_unit0/load_int_stage2                                                              | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               29 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i                                                                                                                        |                                                                                                                                                     |               14 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_dual_reg_d1/skid_flop_dmaif_wr_req_pd0                                                                                |                                                                                                                                                     |               24 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_rsp_sft_d3_en                                                                                                        |                                                                                                                                                     |               24 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                     |                                                                                                                                                     |                6 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/ram/ram_ff3[48]_i_1_n_0                                                                               |                                                                                                                                                     |               13 |             49 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/ram/ram_ff0[48]_i_1_n_0                                                                               |                                                                                                                                                     |               10 |             49 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/ram/ram_ff1[48]_i_1_n_0                                                                               |                                                                                                                                                     |               11 |             49 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/ram/ram_ff2[48]_i_1_n_0                                                                               |                                                                                                                                                     |               10 |             49 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/rd_pushing_gray/rd_req_p                                                                              |                                                                                                                                                     |               16 |             49 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/skid_buffer[1144]_i_1__2_n_0                                                                                                      |                                                                                                                                                     |               12 |             49 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p2/p2_pipe_data0                                                                                      |                                                                                                                                                     |                9 |             49 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/apb2csb/E[0]                                                                                                                                                         |                                                                                                                                                     |               13 |             49 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p2/p2_skid_catch                                                                                      |                                                                                                                                                     |               11 |             49 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i                                                                                                                        |                                                                                                                                                     |                8 |             49 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer[1144]_i_1__1_n_0                                                                                                      |                                                                                                                                                     |                9 |             49 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/m_vector_i                                                                                                                        |                                                                                                                                                     |                8 |             49 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_core/i___25_n_0                                                                                                             |                                                                                                                                                     |               24 |             50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_core/i___26_n_0                                                                                                             |                                                                                                                                                     |               21 |             50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_core/i___62_n_0                                                                                                             |                                                                                                                                                     |               20 |             50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_cvtout/u_HLS_cdp_ocvt_0/pipe_p1/p1_skid_data[49]_i_1_n_0                                               |                                                                                                                                                     |               16 |             50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_core/i___61_n_0                                                                                                             |                                                                                                                                                     |               16 |             50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_cvtout/u_HLS_cdp_ocvt_0/pipe_p1/p1_pipe_data[49]_i_1_n_0                                               |                                                                                                                                                     |               11 |             50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__1_n_0                                                                                                     |                                                                                                                                                     |                8 |             52 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i                                                                                                                       |                                                                                                                                                     |               10 |             52 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/skid_buffer[1144]_i_1__2_n_0                                                                                                     |                                                                                                                                                     |                9 |             52 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/m_vector_i                                                                                                                       |                                                                                                                                                     |               10 |             52 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                         | design_1_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                               |               22 |             52 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/skid_buffer[1144]_i_1__0_n_0                                                             |                                                                                                                                                     |               16 |             53 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/skid_buffer[1144]_i_1_n_0                                                                |                                                                                                                                                     |               15 |             53 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/skid_flop_lut2intp_pd0                                                                            |                                                                                                                                                     |               20 |             54 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/pipe_skid_lut2intp_pd0                                                                            |                                                                                                                                                     |               20 |             54 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                      |                                                                                                                                                     |                7 |             56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                      |                                                                                                                                                     |                7 |             56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                     |                                                                                                                                                     |                7 |             56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/m_vector_i                                                                               |                                                                                                                                                     |               19 |             58 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/m_vector_i                                                                               |                                                                                                                                                     |               18 |             58 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/bank5_uram_0/pooling1d_data_pad_vld_reg                                                                        | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               20 |             59 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_ctrl/FSM_sequential_cur_state_reg[0]_0[0]                                                                            | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |               17 |             60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_shelve_d                                                                                           |                                                                                                                                                     |               12 |             63 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/E[0]                                                                                       |                                                                                                                                                     |               11 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/beat_cnt_reg[1][0]                                                                         |                                                                                                                                                     |               18 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/beat_cnt_reg[1]_0[0]                                                                       |                                                                                                                                                     |               13 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/beat_cnt_reg[0][0]                                                                         |                                                                                                                                                     |               20 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_shared_buffer/sbuf_p0_rd_en_d1                                                                                             |                                                                                                                                                     |               23 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_ctrl/E[0]                                                                                                            |                                                                                                                                                     |               23 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd0                                                                           | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/i___530_n_0                                                        |               24 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod0/skid_flop_rod_wr_pd0                                                                         |                                                                                                                                                     |               19 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod3/skid_flop_rod_wr_pd0                                                                         |                                                                                                                                                     |               13 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod1/skid_flop_rod_wr_pd0                                                                         |                                                                                                                                                     |               19 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod2/skid_flop_rod_wr_pd0                                                                         |                                                                                                                                                     |               14 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd0                                                                           | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/i___601_n_0                                                        |               16 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod0/skid_flop_rod_wr_pd0                                                                         |                                                                                                                                                     |               18 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod0/pipe_skid_rod_wr_pd0                                                                         |                                                                                                                                                     |               28 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod1/pipe_skid_rod_wr_pd0                                                                         |                                                                                                                                                     |               29 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod1/skid_flop_rod_wr_pd0                                                                         |                                                                                                                                                     |               21 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_7/pipe_p2/E[0]                                                                                                  |                                                                                                                                                     |               29 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod2/pipe_skid_rod_wr_pd0                                                                         |                                                                                                                                                     |               18 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod2/skid_flop_rod_wr_pd0                                                                         |                                                                                                                                                     |               13 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod3/pipe_skid_rod_wr_pd0                                                                         |                                                                                                                                                     |               20 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod3/skid_flop_rod_wr_pd0                                                                         |                                                                                                                                                     |               16 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq2                                                                                   |                                                                                                                                                     |               18 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq1                                                                                   |                                                                                                                                                     |               12 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq0                                                                                   |                                                                                                                                                     |               14 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/pack_seq3                                                                                   |                                                                                                                                                     |               13 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_dc/cvt_wr_en                                                                                                               |                                                                                                                                                     |               21 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_dc/cbuf_wr_en_d2                                                                                                           |                                                                                                                                                     |               16 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo1/ram/ram_ff3[63]_i_1__0_n_0                                                                             |                                                                                                                                                     |               14 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo1/ram/ram_ff1[63]_i_1__0_n_0                                                                             |                                                                                                                                                     |               18 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo6/ram/ram_ff3[63]_i_1__5_n_0                                                                             |                                                                                                                                                     |               18 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo6/ram/ram_ff1[63]_i_1__5_n_0                                                                             |                                                                                                                                                     |               18 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_eg/u_alu/u_rod1/pipe_skid_rod_wr_pd0_1                                                                               |                                                                                                                                                     |               27 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_eg/u_alu/u_rod0/pipe_skid_rod_wr_pd0                                                                                 |                                                                                                                                                     |               22 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_eg/u_alu/u_rod0/pipe_skid_rod_wr_pd0_2                                                                               |                                                                                                                                                     |               27 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_eg/u_alu/u_rod1/pipe_skid_rod_wr_pd0                                                                                 |                                                                                                                                                     |               28 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_eg/u_alu/u_rod3/pipe_skid_rod_wr_pd0                                                                                 |                                                                                                                                                     |               18 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_eg/u_alu/u_rod2/pipe_skid_rod_wr_pd0_0                                                                               |                                                                                                                                                     |               20 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_eg/u_alu/u_rod3/pipe_skid_rod_wr_pd0_5                                                                               |                                                                                                                                                     |               21 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_eg/u_alu/u_rod2/pipe_skid_rod_wr_pd0                                                                                 |                                                                                                                                                     |               20 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_core/i___21_n_0                                                                                                             |                                                                                                                                                     |               22 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_core/i___22_n_0                                                                                                             |                                                                                                                                                     |               27 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_core/i___57_n_0                                                                                                             |                                                                                                                                                     |               23 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_core/i___58_n_0                                                                                                             |                                                                                                                                                     |               25 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_wl/wt_data_remain_reg_en                                                                                                    |                                                                                                                                                     |               22 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_wl/wt_data_remain_last_reg_en                                                                                               |                                                                                                                                                     |               33 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo2/ram/ram_ff1[63]_i_1__1_n_0                                                                             |                                                                                                                                                     |               18 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo2/ram/ram_ff3[63]_i_1__1_n_0                                                                             |                                                                                                                                                     |               15 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo3/ram/ram_ff1[63]_i_1__2_n_0                                                                             |                                                                                                                                                     |               18 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo3/ram/ram_ff3[63]_i_1__2_n_0                                                                             |                                                                                                                                                     |               18 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_l1c0_en                                                                                                              |                                                                                                                                                     |               21 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo0/ram/ram_ff1[63]_i_1_n_0                                                                                |                                                                                                                                                     |               14 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_l0c1_en                                                                                                              |                                                                                                                                                     |               39 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/NV_NVDLA_PDP_RDMA_rdrsp/E[0]                                                                                      |                                                                                                                                                     |               32 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo0/ram/ram_ff3[63]_i_1_n_0                                                                                |                                                                                                                                                     |               16 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_l3c0_en                                                                                                              |                                                                                                                                                     |               23 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_l2c1_en                                                                                                              |                                                                                                                                                     |               21 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_l3c1_en                                                                                                              |                                                                                                                                                     |               25 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo0/pipe_skid_dfifo_wr_pd0                                                                             |                                                                                                                                                     |               18 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo0/in_dat_accept24_out                                                                                |                                                                                                                                                     |               18 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo1/in_dat_accept2                                                                                     |                                                                                                                                                     |               12 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo1/pipe_skid_dfifo_wr_pd[63]_i_1__2_n_0                                                               |                                                                                                                                                     |               15 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_l1c1_en                                                                                                              |                                                                                                                                                     |               29 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo2/pipe_skid_dfifo_wr_pd[63]_i_1__4_n_0                                                               |                                                                                                                                                     |               19 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo2/E[0]                                                                                               |                                                                                                                                                     |               16 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo3/pipe_skid_dfifo_wr_pd[63]_i_1__5_n_0                                                               |                                                                                                                                                     |               20 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo3/E[0]                                                                                               |                                                                                                                                                     |               13 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_l0c0_en                                                                                                              |                                                                                                                                                     |               26 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_l2c0_en                                                                                                              |                                                                                                                                                     |               16 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_bpt0/pipe_p2/pipe_skid_ipipe_vld_p_reg_0[0]                                                                   |                                                                                                                                                     |               12 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_bpt0/u_dfifo/pipe_skid_dfifo_wr_pd0                                                                           |                                                                                                                                                     |               12 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_bpt1/pipe_p2/pipe_skid_ipipe_vld_p_reg_0[0]                                                                   |                                                                                                                                                     |               12 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_bpt1/u_dfifo/pipe_skid_dfifo_wr_pd0                                                                           |                                                                                                                                                     |               11 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1058]_i_1_n_0                                                                                                         | design_1_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1120]_i_1_n_0                                                     |               18 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/rsp_img_c1l0_wr_en                                                                                                | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |               21 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/rsp_img_c0l0_wr_en                                                                                                | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |               21 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd0                                                                           | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/i___338_n_0                                                        |               22 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod0/skid_flop_rod_wr_pd0                                                                         |                                                                                                                                                     |               17 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/rsp_img_p0_vld_d1_w                                                                                               |                                                                                                                                                     |               22 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod3/skid_flop_rod_wr_pd0                                                                         |                                                                                                                                                     |               15 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod1/skid_flop_rod_wr_pd0                                                                         |                                                                                                                                                     |               21 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod2/skid_flop_rod_wr_pd0                                                                         |                                                                                                                                                     |               15 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd0                                                                           | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/i___409_n_0                                                        |               19 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod0/skid_flop_rod_wr_pd0                                                                         |                                                                                                                                                     |               21 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod0/pipe_skid_rod_wr_pd0                                                                         |                                                                                                                                                     |               30 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod1/pipe_skid_rod_wr_pd0                                                                         |                                                                                                                                                     |               25 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/i___117_n_0                                                                                                                  |                                                                                                                                                     |               16 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/i___116_n_0                                                                                                                  |                                                                                                                                                     |               13 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/i___113_n_0                                                                                                                  |                                                                                                                                                     |               15 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/i___108_n_0                                                                                                                  |                                                                                                                                                     |               13 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/i___111_n_0                                                                                                                  |                                                                                                                                                     |               19 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/i___112_n_0                                                                                                                  |                                                                                                                                                     |               15 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod1/skid_flop_rod_wr_pd0                                                                         |                                                                                                                                                     |               17 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/i___106_n_0                                                                                                                  |                                                                                                                                                     |               14 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/i___110_n_0                                                                                                                  |                                                                                                                                                     |               16 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/i___107_n_0                                                                                                                  |                                                                                                                                                     |               17 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/i___109_n_0                                                                                                                  |                                                                                                                                                     |               21 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/i___118_n_0                                                                                                                  |                                                                                                                                                     |               12 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod2/pipe_skid_rod_wr_pd0                                                                         |                                                                                                                                                     |               21 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod2/skid_flop_rod_wr_pd0                                                                         |                                                                                                                                                     |               15 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/i___115_n_0                                                                                                                  |                                                                                                                                                     |               16 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod3/pipe_skid_rod_wr_pd0                                                                         |                                                                                                                                                     |               21 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod3/skid_flop_rod_wr_pd0                                                                         |                                                                                                                                                     |               15 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq1                                                                                   |                                                                                                                                                     |               13 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq3                                                                                   |                                                                                                                                                     |               11 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq0                                                                                   |                                                                                                                                                     |               11 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/pack_seq2                                                                                   |                                                                                                                                                     |               13 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/r_shelf                                                                                              |                                                                                                                                                     |               17 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/i___114_n_0                                                                                                                  |                                                                                                                                                     |               13 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/i___119_n_0                                                                                                                  |                                                                                                                                                     |               17 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                         | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/p_0_in[9]                                                                |               24 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo5/ram/ram_ff3[63]_i_1__4_n_0                                                                             |                                                                                                                                                     |               15 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo5/ram/ram_ff1[63]_i_1__4_n_0                                                                             |                                                                                                                                                     |               16 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo4/ram/ram_ff3[63]_i_1__3_n_0                                                                             |                                                                                                                                                     |               14 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo4/ram/ram_ff1[63]_i_1__3_n_0                                                                             |                                                                                                                                                     |               15 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_thread_loop[0].r_cmd_active_reg[0][0]                   |                                                                                                                                                     |               17 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/E[0]                                                                                  |                                                                                                                                                     |               14 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq0                                                                             |                                                                                                                                                     |               15 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_bpt2/u_dfifo/pipe_skid_dfifo_wr_pd0                                                                           |                                                                                                                                                     |               12 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_bpt2/pipe_p2/pipe_skid_ipipe_vld_p_reg_0[0]                                                                   |                                                                                                                                                     |               11 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[74].srl_nx1/push                                            |                                                                                                                                                     |               17 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq2                                                                             |                                                                                                                                                     |               15 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq1                                                                             |                                                                                                                                                     |               17 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq3                                                                             |                                                                                                                                                     |               13 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/skid_flop_pfifo_wr_prdy_reg[0]                                                        |                                                                                                                                                     |               12 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/skid_flop_pfifo_wr_prdy_reg_1[0]                                                      |                                                                                                                                                     |               10 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/skid_flop_pfifo_wr_prdy_reg_0[0]                                                      |                                                                                                                                                     |               17 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/pipe_p5/pipe_dma_pd[64]_i_1__4_n_0                                                                               |                                                                                                                                                     |               21 |             65 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/pipe_p4/pipe_dma_pd[64]_i_1__3_n_0                                                                               |                                                                                                                                                     |               17 |             65 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo1/ram/ram_ff0[64]_i_1__0_n_0                                                                       |                                                                                                                                                     |               22 |             65 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo0/ram/ram_ff2[64]_i_1_n_0                                                                          |                                                                                                                                                     |               22 |             65 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/pipe_p3/pipe_dma_pd[64]_i_1__2_n_0                                                                               |                                                                                                                                                     |               21 |             65 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo0/ram/ram_ff1[64]_i_1_n_0                                                                          |                                                                                                                                                     |               21 |             65 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo0/ram/p_0_in                                                                                       |                                                                                                                                                     |               18 |             65 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/pipe_p6/pipe_dma_pd[64]_i_1__5_n_0                                                                               |                                                                                                                                                     |               22 |             65 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo0/ram/ram_ff0[64]_i_1_n_0                                                                          |                                                                                                                                                     |               19 |             65 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_bpt2/pipe_p1/skid_flop_dma2bpt_req_pd0                                                                        |                                                                                                                                                     |               16 |             65 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_bpt2/pipe_p2/pipe_skid_ipipe_pd_p0                                                                            |                                                                                                                                                     |               14 |             65 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_bpt2/pipe_p2/skid_flop_ipipe_pd_p0                                                                            |                                                                                                                                                     |               16 |             65 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_bpt0/pipe_p1/pipe_skid_dma2bpt_req_pd0                                                                        |                                                                                                                                                     |               12 |             65 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/NV_NVDLA_CDP_RDMA_rdrsp/skid_flop_dma_rd_rsp_pd0                                                                  |                                                                                                                                                     |               18 |             65 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_wt/NV_NVDLA_PDP_RDMA_rdrsp/skid_flop_mcif_rd_rsp_pd0                                                                       |                                                                                                                                                     |               14 |             65 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_wt/NV_NVDLA_PDP_RDMA_rdrsp/skid_flop_dma_rd_rsp_pd0                                                                        |                                                                                                                                                     |               17 |             65 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_wt/NV_NVDLA_PDP_RDMA_rdrsp/pipe_skid_mcif_rd_rsp_pd0                                                                       |                                                                                                                                                     |               11 |             65 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_wt/NV_NVDLA_PDP_RDMA_rdrsp/pipe_skid_dma_rd_rsp_pd0                                                                        |                                                                                                                                                     |               22 |             65 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_wt/u_8atmm_fifo/ram/rd_popping                                                                                             |                                                                                                                                                     |               11 |             65 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_bpt0/pipe_p1/skid_flop_dma2bpt_req_pd0                                                                        |                                                                                                                                                     |               12 |             65 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdrsp/skid_flop_mcif_rd_rsp_pd0                                    |                                                                                                                                                     |               12 |             65 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/E[0]                                                                                                       | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |               21 |             65 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_bpt0/pipe_p2/pipe_skid_ipipe_pd_p0                                                                            |                                                                                                                                                     |               13 |             65 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/pipe_p2/pipe_dma_pd[64]_i_1__1_n_0                                                                               |                                                                                                                                                     |               22 |             65 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/NV_NVDLA_PDP_WDMA_wr/pipe_skid_dmaif_wr_req_pd0                                                                        |                                                                                                                                                     |               24 |             65 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_bpt1/pipe_p1/pipe_skid_dma2bpt_req_pd0                                                                        |                                                                                                                                                     |               13 |             65 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo2/ram/ram_ff2[64]_i_1__1_n_0                                                                       |                                                                                                                                                     |               16 |             65 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo2/ram/p_0_in                                                                                       |                                                                                                                                                     |               20 |             65 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo2/ram/ram_ff1[64]_i_1__1_n_0                                                                       |                                                                                                                                                     |               14 |             65 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/req_pd_reg[22][0]                                                                                          | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |               27 |             65 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo2/ram/ram_ff0[64]_i_1__1_n_0                                                                       |                                                                                                                                                     |               17 |             65 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_bpt1/pipe_p1/skid_flop_dma2bpt_req_pd0                                                                        |                                                                                                                                                     |               13 |             65 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_bpt1/pipe_p2/pipe_skid_ipipe_pd_p0                                                                            |                                                                                                                                                     |               13 |             65 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_bpt1/pipe_p2/skid_flop_ipipe_pd_p0                                                                            |                                                                                                                                                     |               13 |             65 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_bpt2/pipe_p1/pipe_skid_dma2bpt_req_pd0                                                                        |                                                                                                                                                     |               12 |             65 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_dc/NV_NVDLA_PDP_RDMA_rdrsp/pipe_skid_dma_rd_rsp_pd0                                                                        |                                                                                                                                                     |               28 |             65 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_lat_fifo/ram/rd_popping                                                                                         |                                                                                                                                                     |               11 |             65 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/NV_NVDLA_PDP_RDMA_rdrsp/pipe_skid_dma_rd_rsp_vld_reg_0[0]                                                         |                                                                                                                                                     |               17 |             65 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/NV_NVDLA_PDP_RDMA_rdrsp/E[0]                                                                                      |                                                                                                                                                     |               13 |             65 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/NV_NVDLA_PDP_RDMA_rdrsp/skid_flop_mcif_rd_rsp_pd0                                                                 |                                                                                                                                                     |               13 |             65 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/i___123_n_0                                                                                                                  |                                                                                                                                                     |               28 |             65 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/NV_NVDLA_PDP_RDMA_rdrsp/pipe_skid_dma_rd_rsp_pd0                                                                  |                                                                                                                                                     |               17 |             65 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/NV_NVDLA_PDP_RDMA_rdrsp/skid_flop_dma_rd_rsp_pd0                                                                  |                                                                                                                                                     |               11 |             65 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/NV_NVDLA_PDP_RDMA_rdrsp/pipe_skid_mcif_rd_rsp_pd0                                                                 |                                                                                                                                                     |               13 |             65 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/NV_NVDLA_PDP_RDMA_rdrsp/skid_flop_dma_rd_rsp_pd0                                                                  |                                                                                                                                                     |               20 |             65 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/NV_NVDLA_PDP_RDMA_rdrsp/pipe_skid_dma_rd_rsp_pd0                                                                  |                                                                                                                                                     |               22 |             65 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_dc/NV_NVDLA_PDP_RDMA_rdrsp/skid_flop_dma_rd_rsp_pd0                                                                        |                                                                                                                                                     |               23 |             65 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/pipe_p1/pipe_dma_pd[64]_i_1__0_n_0                                                                               |                                                                                                                                                     |               20 |             65 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_bpt0/pipe_p2/skid_flop_ipipe_pd_p0                                                                            |                                                                                                                                                     |               16 |             65 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/pipe_p0/pipe_dma_pd[64]_i_1_n_0                                                                                  |                                                                                                                                                     |               22 |             65 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdrsp/pipe_skid_dma_rd_rsp_pd0                                     |                                                                                                                                                     |               19 |             65 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdrsp/pipe_skid_mcif_rd_rsp_pd0                                    |                                                                                                                                                     |               14 |             65 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd0                                                                           |                                                                                                                                                     |               17 |             65 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd0                                                                           |                                                                                                                                                     |               16 |             65 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/r_reg/skid_buffer[1122]_i_1_n_0                                                                                                          |                                                                                                                                                     |               10 |             65 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd0                                                                           |                                                                                                                                                     |               21 |             65 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_dma_mux/pipe_skid_rsp_mc_in_pvld_reg_0[0]                                                                                  |                                                                                                                                                     |               18 |             65 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd0                                                                           |                                                                                                                                                     |               18 |             65 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdrsp/pipe_skid_dma_rd_rsp_pd0                                     |                                                                                                                                                     |               22 |             65 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_dma_mux/skid_flop_rsp_mc_in_pd0                                                                                            |                                                                                                                                                     |               15 |             65 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_lat_fifo/ram/rd_popping                                                                           |                                                                                                                                                     |               11 |             65 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_dc/NV_NVDLA_PDP_RDMA_rdrsp/pipe_skid_mcif_rd_rsp_pd0                                                                       |                                                                                                                                                     |               26 |             65 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdrsp/skid_flop_mcif_rd_rsp_pd0                                    |                                                                                                                                                     |               15 |             65 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdrsp/skid_flop_mcif_rd_rsp_pd0                                    |                                                                                                                                                     |               12 |             65 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdrsp/pipe_skid_mcif_rd_rsp_pd0                                    |                                                                                                                                                     |               10 |             65 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/NV_NVDLA_PDP_RDMA_rdrsp/pipe_skid_mcif_rd_rsp_pd0                                                                 |                                                                                                                                                     |               25 |             65 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdrsp/pipe_skid_dma_rd_rsp_pd0                                     |                                                                                                                                                     |               20 |             65 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdrsp/skid_flop_dma_rd_rsp_pd0                                     |                                                                                                                                                     |               16 |             65 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/NV_NVDLA_CDP_RDMA_rdrsp/pipe_skid_mcif_rd_rsp_pd0                                                                 |                                                                                                                                                     |               11 |             65 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/NV_NVDLA_CDP_WDMA_wr/pipe_skid_dmaif_wr_req_pd0                                                                        |                                                                                                                                                     |               21 |             65 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/NV_NVDLA_CDP_RDMA_rdrsp/skid_flop_mcif_rd_rsp_pd0                                                                 |                                                                                                                                                     |               10 |             65 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/NV_NVDLA_CDP_RDMA_rdrsp/pipe_skid_dma_rd_rsp_pd0                                                                  |                                                                                                                                                     |               20 |             65 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_lat_fifo/ram/rd_popping_0                                                                                       |                                                                                                                                                     |               11 |             65 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i                                                                                                                         |                                                                                                                                                     |               10 |             65 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_dma_mux/E[0]                                                                                                               |                                                                                                                                                     |               19 |             65 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdrsp/pipe_skid_mcif_rd_rsp_pd0                                    |                                                                                                                                                     |               14 |             65 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_dma_mux/pipe_skid_rsp_mc_in_pd0                                                                                            |                                                                                                                                                     |               13 |             65 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/pipe_skid_dmaif_wr_req_pd0                                                                                  |                                                                                                                                                     |               19 |             65 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdrsp/skid_flop_dma_rd_rsp_pd0                                     |                                                                                                                                                     |               15 |             65 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo1/ram/ram_ff2[64]_i_1__0_n_0                                                                       |                                                                                                                                                     |               23 |             65 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo1/ram/ram_ff1[64]_i_1__0_n_0                                                                       |                                                                                                                                                     |               20 |             65 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdrsp/skid_flop_dma_rd_rsp_pd0                                     |                                                                                                                                                     |               13 |             65 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo1/ram/p_0_in                                                                                       |                                                                                                                                                     |               19 |             65 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_ig/u_cvt/pipe_p4/pipe_skid_axi_dat_pd0                                                                                     |                                                                                                                                                     |               15 |             66 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/skid_flop_dmaif_rd_req_pd0                                                                                |                                                                                                                                                     |               14 |             66 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/i___166_n_0                                                                                                                  |                                                                                                                                                     |               12 |             66 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i                                                                                                                        |                                                                                                                                                     |               21 |             68 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_eg/pipe_pr/pipe_skid_noc2mcif_axi_r_pd0                                                                                    |                                                                                                                                                     |               12 |             68 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_cq/skid_flop_dmaif_rd_req_pd0                                                                                |                                                                                                                                                     |               18 |             68 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                 | design_1_i/smartconnect_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                             |               15 |             68 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                 | design_1_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                             |               16 |             68 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/pipe_pr/skid_flop_noc2mcif_axi_r_pd0                                                                             |                                                                                                                                                     |               12 |             68 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_cq/skid_flop_dmaif_rd_req_pd0                                                                                |                                                                                                                                                     |               17 |             68 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                  | design_1_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                              |               14 |             70 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_wl/u_dec/valid_d2                                                                                                           | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |               21 |             72 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_wl/dec_input_pipe_valid                                                                                                     |                                                                                                                                                     |               17 |             72 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_status/cfg_reg_en                                                                                                          | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |               34 |             72 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[143].srl_nx1/push                                                              |                                                                                                                                                     |               19 |             72 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_wl/wt_rsp_pipe_pvld_d6                                                                                                      | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |               40 |             73 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_dc/dc_rd_stall_cen                                                                                                         | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |               19 |             73 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/skid_buffer[2056]_i_1_n_0                                                                                                         |                                                                                                                                                     |               17 |             73 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/m_vector_i                                                                                                                        |                                                                                                                                                     |               13 |             73 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i                                                                                                                         |                                                                                                                                                     |               13 |             73 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer[2056]_i_1_n_0                                                                                                          |                                                                                                                                                     |               16 |             73 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/E[0]                            |                                                                                                                                                     |               20 |             73 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                  | design_1_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                              |               17 |             78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_wt/u_fifo/ram/lat_rd_pvld_int_reg_0[0]                                                                                     | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |               25 |             78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/u_intpinfo_sync_fifo/intpinfo_wr_busy_int_reg_0[0]                                                | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               26 |             79 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/pk_rsp_planar0_c0_en                                                                                            | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |               29 |             80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_bufferin/skid_flop_buffer_pd0                                                                          |                                                                                                                                                     |               17 |             81 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_bufferin/buffer_data[80]_i_1_n_0                                                                       | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               52 |             81 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_sum/pipe_normalz_buf_data0                                                                             |                                                                                                                                                     |               23 |             81 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_bufferin/pipe_skid_buffer_pd0                                                                          |                                                                                                                                                     |               15 |             81 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdrsp/wr_pushing                                                   |                                                                                                                                                     |               11 |             88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/NV_NVDLA_CDP_RDMA_rdrsp/pipe_skid_dma_rd_rsp_vld_reg_0                                                            |                                                                                                                                                     |               11 |             88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_wt/NV_NVDLA_PDP_RDMA_rdrsp/wr_pushing                                                                                      |                                                                                                                                                     |               11 |             88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                      |                                                                                                                                                     |               11 |             88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_lat_fifo/ram/wr_pushing                                                                                         |                                                                                                                                                     |               11 |             88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/u_interp_X0/int_in_load_d1                                                                        | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               23 |             89 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_csb_master/csb2cdp_req_pvld                                                                                                       | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               29 |             91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/E[0]                                                                                                  | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |               27 |             96 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/dp2reg_d0_status_nan_input_num                                                                                         | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |               25 |             96 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/reg2dp_d1_op_en_reg_2[0]                                                                              | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |               29 |             96 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p2/pipe_skid_dat_vld_reg_0[0]                                                                 |                                                                                                                                                     |               20 |             96 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/dp2reg_d1_status_nan_input_num                                                                                         | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |               24 |             96 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/skid_flop_dat_pd0                                                                          |                                                                                                                                                     |               28 |             97 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd0                                                                          |                                                                                                                                                     |               30 |             97 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_sum/E[0]                                                                                               | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               15 |            103 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_sg/dat_reuse_release123_out                                                                                                 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |               33 |            104 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                     |                                                                                                                                                     |               13 |            104 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                      |                                                                                                                                                     |               13 |            104 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                     |                                                                                                                                                     |               13 |            104 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_LUT_ctrl/u_LUT_CTRL_unit0/Y_stage3_out_pd0                                                             | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               29 |            105 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_wt/E[0]                                                                                                                    | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |               27 |            105 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_wt/u_fifo/wt_req_reg_en_d1                                                                                                 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |               42 |            107 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_dual_reg_d1/reg2dp_op_en_reg_reg[2]                                                                              | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |               33 |            110 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_ctrl/E[0]                                                                                                            | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |               46 |            118 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bn_alu_pack/inp_acc                                                                                                  |                                                                                                                                                     |               29 |            128 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bs_alu_pack/inp_acc                                                                                                  |                                                                                                                                                     |               36 |            128 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/pipe_skid_out_vld_reg_1[0]                                                                  |                                                                                                                                                     |               29 |            128 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/pk_out_mean_reg_0[0]                                                                                            |                                                                                                                                                     |               25 |            128 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/pipe_skid_out_vld_reg_1[0]                                                                  |                                                                                                                                                     |               35 |            128 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd0                                                                                   |                                                                                                                                                     |               46 |            129 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd0                                                                                   |                                                                                                                                                     |               39 |            129 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd0_8                                                                                 |                                                                                                                                                     |               48 |            129 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd0_4                                                                                 |                                                                                                                                                     |               55 |            129 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/mem_data0_lst0                                                                                                 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               31 |            136 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/load_wr_stage2                                                                                                 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               57 |            152 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_reg/reg2dp_op_en_reg_reg[2]_4[0]                                                                                            | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |               54 |            160 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/only_lo_hit_counter                                                                               | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               30 |            160 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/i___134_n_0                                                                                       | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               44 |            160 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/dp2reg_d1_perf_lut_hybrid1                                                                        | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               43 |            160 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/load_wr_stage1                                                                                                 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |               52 |            173 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_sg/layer_st                                                                                                                 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |               64 |            180 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_cvt/oprand_1_7_d0                                                                                                          |                                                                                                                                                     |               43 |            192 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/pk_rsp_wr_vld                                                                                                   |                                                                                                                                                     |               67 |            192 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_a/u_NV_NVDLA_cacc/u_calculator/dlv_valid                                                                                                       | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |               82 |            265 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                         | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                         |              751 |           1640 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                         | design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_0                       |              998 |           2658 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                         |                                                                                                                                                     |             3430 |          10661 |
+-------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


