<stg><name>forward</name>


<trans_list>

<trans id="2580" from="1" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2585" from="1" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2965" from="2" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2966" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2964" from="3" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2590" from="4" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2969" from="5" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2970" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2968" from="6" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2973" from="7" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2974" from="7" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2972" from="8" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2595" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2596" from="10" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln62" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2722" from="10" to="38">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln62" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2598" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2990" from="12" to="25">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2991" from="12" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2977" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2978" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2979" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2980" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2981" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2982" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2983" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2984" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2985" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2986" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2987" from="23" to="272">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2989" from="24" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2687" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2688" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2689" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2693" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2697" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2698" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2702" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2706" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2707" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2711" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2715" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2716" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2721" from="37" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3220" from="38" to="266">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3221" from="38" to="39">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2993" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2994" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2995" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2996" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2997" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2998" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2999" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3000" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3001" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3002" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3003" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3004" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3005" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3006" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3007" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3008" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3009" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3010" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3011" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3012" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3013" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3014" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3015" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3016" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3017" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3018" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3019" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3020" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3021" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3022" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3023" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3024" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3025" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3026" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3027" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3028" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3029" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3030" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3031" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3032" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3033" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3034" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3035" from="81" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3036" from="82" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3037" from="83" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3038" from="84" to="85">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3039" from="85" to="86">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3040" from="86" to="87">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3041" from="87" to="88">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3042" from="88" to="89">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3043" from="89" to="90">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3044" from="90" to="91">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3045" from="91" to="92">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3046" from="92" to="93">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3047" from="93" to="94">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3048" from="94" to="95">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3049" from="95" to="96">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3050" from="96" to="97">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3051" from="97" to="98">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3052" from="98" to="99">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3053" from="99" to="100">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3054" from="100" to="101">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3055" from="101" to="102">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3056" from="102" to="103">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3057" from="103" to="104">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3058" from="104" to="105">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3059" from="105" to="106">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3060" from="106" to="107">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3061" from="107" to="108">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3062" from="108" to="109">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3063" from="109" to="110">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3064" from="110" to="111">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3065" from="111" to="112">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3066" from="112" to="113">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3067" from="113" to="114">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3068" from="114" to="115">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3069" from="115" to="116">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3070" from="116" to="117">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3071" from="117" to="118">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3072" from="118" to="119">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3073" from="119" to="120">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3074" from="120" to="121">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3075" from="121" to="122">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3076" from="122" to="123">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3077" from="123" to="124">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3078" from="124" to="125">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3079" from="125" to="126">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3080" from="126" to="127">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3081" from="127" to="128">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3082" from="128" to="129">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3083" from="129" to="130">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3084" from="130" to="131">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3085" from="131" to="132">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3086" from="132" to="133">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3087" from="133" to="134">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3088" from="134" to="135">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3089" from="135" to="136">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3090" from="136" to="137">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3091" from="137" to="138">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3092" from="138" to="139">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3093" from="139" to="140">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3094" from="140" to="141">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3095" from="141" to="142">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3096" from="142" to="143">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3097" from="143" to="144">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3098" from="144" to="145">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3099" from="145" to="146">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3100" from="146" to="147">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3101" from="147" to="148">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3102" from="148" to="149">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3103" from="149" to="150">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3104" from="150" to="151">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3105" from="151" to="152">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3106" from="152" to="153">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3107" from="153" to="154">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3108" from="154" to="155">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3109" from="155" to="156">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3110" from="156" to="157">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3111" from="157" to="158">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3112" from="158" to="159">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3113" from="159" to="160">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3114" from="160" to="161">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3115" from="161" to="162">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3116" from="162" to="163">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3117" from="163" to="164">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3118" from="164" to="165">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3119" from="165" to="166">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3120" from="166" to="167">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3121" from="167" to="168">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3122" from="168" to="169">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3123" from="169" to="170">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3124" from="170" to="171">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3125" from="171" to="172">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3126" from="172" to="173">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3127" from="173" to="174">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3128" from="174" to="175">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3129" from="175" to="176">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3130" from="176" to="177">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3131" from="177" to="178">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3132" from="178" to="179">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3133" from="179" to="180">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3134" from="180" to="181">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3135" from="181" to="182">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3136" from="182" to="183">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3137" from="183" to="184">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3138" from="184" to="185">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3139" from="185" to="186">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3140" from="186" to="187">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3141" from="187" to="188">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3142" from="188" to="189">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3143" from="189" to="190">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3144" from="190" to="191">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3145" from="191" to="192">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3146" from="192" to="193">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3147" from="193" to="194">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3148" from="194" to="195">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3149" from="195" to="196">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3150" from="196" to="197">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3151" from="197" to="198">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3152" from="198" to="199">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3153" from="199" to="200">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3154" from="200" to="201">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3155" from="201" to="202">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3156" from="202" to="203">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3157" from="203" to="204">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3158" from="204" to="205">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3159" from="205" to="206">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3160" from="206" to="207">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3161" from="207" to="208">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3162" from="208" to="209">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3163" from="209" to="210">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3164" from="210" to="211">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3165" from="211" to="212">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3166" from="212" to="213">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3167" from="213" to="214">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3168" from="214" to="215">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3169" from="215" to="216">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3170" from="216" to="217">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3171" from="217" to="218">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3172" from="218" to="219">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3173" from="219" to="220">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3174" from="220" to="221">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3175" from="221" to="222">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3176" from="222" to="223">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3177" from="223" to="224">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3178" from="224" to="225">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3179" from="225" to="226">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3180" from="226" to="227">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3181" from="227" to="228">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3182" from="228" to="229">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3183" from="229" to="230">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3184" from="230" to="231">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3185" from="231" to="232">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3186" from="232" to="233">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3187" from="233" to="234">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3188" from="234" to="235">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3189" from="235" to="236">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3190" from="236" to="237">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3191" from="237" to="238">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3192" from="238" to="239">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3193" from="239" to="240">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3194" from="240" to="241">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3195" from="241" to="242">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3196" from="242" to="243">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3197" from="243" to="244">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3198" from="244" to="245">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3199" from="245" to="246">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3200" from="246" to="247">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3201" from="247" to="248">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3202" from="248" to="249">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3203" from="249" to="250">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3204" from="250" to="251">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3205" from="251" to="252">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3206" from="252" to="253">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3207" from="253" to="254">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3208" from="254" to="255">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3209" from="255" to="256">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3210" from="256" to="257">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3211" from="257" to="258">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3212" from="258" to="259">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3213" from="259" to="260">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3214" from="260" to="261">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3215" from="261" to="262">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3216" from="262" to="263">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3217" from="263" to="264">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3218" from="264" to="265">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3219" from="265" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2953" from="266" to="267">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2958" from="266" to="270">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3224" from="267" to="269">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3225" from="267" to="268">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3223" from="268" to="267">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3228" from="270" to="269">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln135" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3229" from="270" to="271">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln135" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3227" from="271" to="270">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2988" from="272" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="272" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:0  %t_read = call i7 @_ssdm_op_Read.ap_auto.i7(i7 %t)

]]></Node>
<StgValue><ssdm name="t_read"/></StgValue>
</operation>

<operation id="273" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1  %flag_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %flag)

]]></Node>
<StgValue><ssdm name="flag_read"/></StgValue>
</operation>

<operation id="274" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:2  %LSTM_cache_V_offset_read = call i7 @_ssdm_op_Read.ap_auto.i7(i7 %LSTM_cache_V_offset)

]]></Node>
<StgValue><ssdm name="LSTM_cache_V_offset_read"/></StgValue>
</operation>

<operation id="275" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:3  %LSTM_o_V_offset_read = call i7 @_ssdm_op_Read.ap_auto.i7(i7 %LSTM_o_V_offset)

]]></Node>
<StgValue><ssdm name="LSTM_o_V_offset_read"/></StgValue>
</operation>

<operation id="276" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:4  %LSTM_i_V_offset_read = call i7 @_ssdm_op_Read.ap_auto.i7(i7 %LSTM_i_V_offset)

]]></Node>
<StgValue><ssdm name="LSTM_i_V_offset_read"/></StgValue>
</operation>

<operation id="277" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:5  %LSTM_g_V_offset_read = call i7 @_ssdm_op_Read.ap_auto.i7(i7 %LSTM_g_V_offset)

]]></Node>
<StgValue><ssdm name="LSTM_g_V_offset_read"/></StgValue>
</operation>

<operation id="278" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:6  %LSTM_f_V_offset_read = call i7 @_ssdm_op_Read.ap_auto.i7(i7 %LSTM_f_V_offset)

]]></Node>
<StgValue><ssdm name="LSTM_f_V_offset_read"/></StgValue>
</operation>

<operation id="279" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="18" op_0_bw="18" op_1_bw="7" op_2_bw="11">
<![CDATA[
:7  %tmp_66 = call i18 @_ssdm_op_BitConcatenate.i18.i7.i11(i7 %LSTM_cache_V_offset_read, i11 0)

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="280" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="19" op_0_bw="18">
<![CDATA[
:8  %zext_ln203 = zext i18 %tmp_66 to i19

]]></Node>
<StgValue><ssdm name="zext_ln203"/></StgValue>
</operation>

<operation id="281" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="16" op_0_bw="16" op_1_bw="7" op_2_bw="9">
<![CDATA[
:9  %tmp_67 = call i16 @_ssdm_op_BitConcatenate.i16.i7.i9(i7 %LSTM_cache_V_offset_read, i9 0)

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="282" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="19" op_0_bw="16">
<![CDATA[
:10  %zext_ln203_242 = zext i16 %tmp_67 to i19

]]></Node>
<StgValue><ssdm name="zext_ln203_242"/></StgValue>
</operation>

<operation id="283" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:11  %add_ln203 = add i19 %zext_ln203, %zext_ln203_242

]]></Node>
<StgValue><ssdm name="add_ln203"/></StgValue>
</operation>

<operation id="284" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="15" op_0_bw="15" op_1_bw="7" op_2_bw="8">
<![CDATA[
:12  %tmp_68 = call i15 @_ssdm_op_BitConcatenate.i15.i7.i8(i7 %LSTM_o_V_offset_read, i8 0)

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="285" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="16" op_0_bw="15">
<![CDATA[
:13  %zext_ln203_243 = zext i15 %tmp_68 to i16

]]></Node>
<StgValue><ssdm name="zext_ln203_243"/></StgValue>
</operation>

<operation id="286" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="13" op_0_bw="13" op_1_bw="7" op_2_bw="6">
<![CDATA[
:14  %tmp_69 = call i13 @_ssdm_op_BitConcatenate.i13.i7.i6(i7 %LSTM_o_V_offset_read, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="287" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="16" op_0_bw="13">
<![CDATA[
:15  %zext_ln203_244 = zext i13 %tmp_69 to i16

]]></Node>
<StgValue><ssdm name="zext_ln203_244"/></StgValue>
</operation>

<operation id="288" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:16  %add_ln203_96 = add i16 %zext_ln203_243, %zext_ln203_244

]]></Node>
<StgValue><ssdm name="add_ln203_96"/></StgValue>
</operation>

<operation id="289" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="15" op_0_bw="15" op_1_bw="7" op_2_bw="8">
<![CDATA[
:17  %tmp_70 = call i15 @_ssdm_op_BitConcatenate.i15.i7.i8(i7 %LSTM_i_V_offset_read, i8 0)

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="290" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="16" op_0_bw="15">
<![CDATA[
:18  %zext_ln203_245 = zext i15 %tmp_70 to i16

]]></Node>
<StgValue><ssdm name="zext_ln203_245"/></StgValue>
</operation>

<operation id="291" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="13" op_0_bw="13" op_1_bw="7" op_2_bw="6">
<![CDATA[
:19  %tmp_71 = call i13 @_ssdm_op_BitConcatenate.i13.i7.i6(i7 %LSTM_i_V_offset_read, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="292" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="16" op_0_bw="13">
<![CDATA[
:20  %zext_ln203_246 = zext i13 %tmp_71 to i16

]]></Node>
<StgValue><ssdm name="zext_ln203_246"/></StgValue>
</operation>

<operation id="293" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:21  %add_ln203_97 = add i16 %zext_ln203_245, %zext_ln203_246

]]></Node>
<StgValue><ssdm name="add_ln203_97"/></StgValue>
</operation>

<operation id="294" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="15" op_0_bw="15" op_1_bw="7" op_2_bw="8">
<![CDATA[
:22  %tmp_72 = call i15 @_ssdm_op_BitConcatenate.i15.i7.i8(i7 %LSTM_g_V_offset_read, i8 0)

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="295" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="16" op_0_bw="15">
<![CDATA[
:23  %zext_ln203_247 = zext i15 %tmp_72 to i16

]]></Node>
<StgValue><ssdm name="zext_ln203_247"/></StgValue>
</operation>

<operation id="296" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="13" op_0_bw="13" op_1_bw="7" op_2_bw="6">
<![CDATA[
:24  %tmp_73 = call i13 @_ssdm_op_BitConcatenate.i13.i7.i6(i7 %LSTM_g_V_offset_read, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="297" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="16" op_0_bw="13">
<![CDATA[
:25  %zext_ln203_248 = zext i13 %tmp_73 to i16

]]></Node>
<StgValue><ssdm name="zext_ln203_248"/></StgValue>
</operation>

<operation id="298" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:26  %add_ln203_98 = add i16 %zext_ln203_247, %zext_ln203_248

]]></Node>
<StgValue><ssdm name="add_ln203_98"/></StgValue>
</operation>

<operation id="299" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="15" op_0_bw="15" op_1_bw="7" op_2_bw="8">
<![CDATA[
:27  %tmp_74 = call i15 @_ssdm_op_BitConcatenate.i15.i7.i8(i7 %LSTM_f_V_offset_read, i8 0)

]]></Node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="300" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="16" op_0_bw="15">
<![CDATA[
:28  %zext_ln203_249 = zext i15 %tmp_74 to i16

]]></Node>
<StgValue><ssdm name="zext_ln203_249"/></StgValue>
</operation>

<operation id="301" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="13" op_0_bw="13" op_1_bw="7" op_2_bw="6">
<![CDATA[
:29  %tmp_75 = call i13 @_ssdm_op_BitConcatenate.i13.i7.i6(i7 %LSTM_f_V_offset_read, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="302" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="16" op_0_bw="13">
<![CDATA[
:30  %zext_ln203_250 = zext i13 %tmp_75 to i16

]]></Node>
<StgValue><ssdm name="zext_ln203_250"/></StgValue>
</operation>

<operation id="303" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:31  %add_ln203_99 = add i16 %zext_ln203_249, %zext_ln203_250

]]></Node>
<StgValue><ssdm name="add_ln203_99"/></StgValue>
</operation>

<operation id="304" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:32  call void (...)* @_ssdm_op_SpecMemCore([102400 x i16]* %wxo_V, [1 x i8]* @p_str1, [11 x i8]* @p_str59, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [5 x i8]* @p_str60, [5 x i8]* @p_str61, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="305" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:33  call void (...)* @_ssdm_op_SpecMemCore([102400 x i16]* %whi_V, [1 x i8]* @p_str1, [11 x i8]* @p_str59, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [5 x i8]* @p_str60, [5 x i8]* @p_str61, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="306" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:34  call void (...)* @_ssdm_op_SpecMemCore([102400 x i16]* %whg_V, [1 x i8]* @p_str1, [11 x i8]* @p_str59, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [5 x i8]* @p_str60, [5 x i8]* @p_str61, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="307" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:35  call void (...)* @_ssdm_op_SpecMemCore([102400 x i16]* %whf_V, [1 x i8]* @p_str1, [11 x i8]* @p_str59, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [5 x i8]* @p_str60, [5 x i8]* @p_str61, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="308" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:36  call void (...)* @_ssdm_op_SpecMemCore([102400 x i16]* %who_V, [1 x i8]* @p_str1, [11 x i8]* @p_str59, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [5 x i8]* @p_str60, [5 x i8]* @p_str61, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="309" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:37  call void (...)* @_ssdm_op_SpecMemCore([102400 x i16]* %wxi_V, [1 x i8]* @p_str1, [11 x i8]* @p_str59, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [5 x i8]* @p_str60, [5 x i8]* @p_str61, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="310" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:38  call void (...)* @_ssdm_op_SpecMemCore([102400 x i16]* %wxg_V, [1 x i8]* @p_str1, [11 x i8]* @p_str59, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [5 x i8]* @p_str60, [5 x i8]* @p_str61, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="311" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:39  call void (...)* @_ssdm_op_SpecMemCore([102400 x i16]* %wxf_V, [1 x i8]* @p_str1, [11 x i8]* @p_str59, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [5 x i8]* @p_str60, [5 x i8]* @p_str61, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="312" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="16" op_0_bw="64">
<![CDATA[
:40  %in_V = alloca [320 x i16], align 2

]]></Node>
<StgValue><ssdm name="in_V"/></StgValue>
</operation>

<operation id="313" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="16" op_0_bw="64">
<![CDATA[
:41  %c_prev_V = alloca [320 x i16], align 2

]]></Node>
<StgValue><ssdm name="c_prev_V"/></StgValue>
</operation>

<operation id="314" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="16" op_0_bw="64">
<![CDATA[
:42  %h_prev_V = alloca [320 x i16], align 2

]]></Node>
<StgValue><ssdm name="h_prev_V"/></StgValue>
</operation>

<operation id="315" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="7" op_0_bw="8">
<![CDATA[
:43  %trunc_ln33 = trunc i8 %flag_read to i7

]]></Node>
<StgValue><ssdm name="trunc_ln33"/></StgValue>
</operation>

<operation id="316" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:44  %icmp_ln33 = icmp eq i7 %trunc_ln33, -17

]]></Node>
<StgValue><ssdm name="icmp_ln33"/></StgValue>
</operation>

<operation id="317" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:45  br i1 %icmp_ln33, label %.preheader3484.preheader, label %.preheader3482.preheader

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>

<operation id="318" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader3482.preheader:0  %sub_ln43 = sub i7 -54, %t_read

]]></Node>
<StgValue><ssdm name="sub_ln43"/></StgValue>
</operation>

<operation id="319" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="15" op_0_bw="15" op_1_bw="7" op_2_bw="8">
<![CDATA[
.preheader3482.preheader:1  %shl_ln1 = call i15 @_ssdm_op_BitConcatenate.i15.i7.i8(i7 %sub_ln43, i8 0)

]]></Node>
<StgValue><ssdm name="shl_ln1"/></StgValue>
</operation>

<operation id="320" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="13" op_0_bw="13" op_1_bw="7" op_2_bw="6">
<![CDATA[
.preheader3482.preheader:2  %shl_ln43_1 = call i13 @_ssdm_op_BitConcatenate.i13.i7.i6(i7 %sub_ln43, i6 0)

]]></Node>
<StgValue><ssdm name="shl_ln43_1"/></StgValue>
</operation>

<operation id="321" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0">
<![CDATA[
.preheader3482.preheader:3  br label %.preheader3482

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="322" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="15" op_0_bw="15" op_1_bw="7" op_2_bw="8">
<![CDATA[
.preheader3484.preheader:0  %shl_ln = call i15 @_ssdm_op_BitConcatenate.i15.i7.i8(i7 %t_read, i8 0)

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="323" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="13" op_0_bw="13" op_1_bw="7" op_2_bw="6">
<![CDATA[
.preheader3484.preheader:1  %shl_ln37_1 = call i13 @_ssdm_op_BitConcatenate.i13.i7.i6(i7 %t_read, i6 0)

]]></Node>
<StgValue><ssdm name="shl_ln37_1"/></StgValue>
</operation>

<operation id="324" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="0">
<![CDATA[
.preheader3484.preheader:2  br label %.preheader3484

]]></Node>
<StgValue><ssdm name="br_ln35"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="325" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
.preheader3482:0  %s1_0 = phi i9 [ %s_3, %2 ], [ 0, %.preheader3482.preheader ]

]]></Node>
<StgValue><ssdm name="s1_0"/></StgValue>
</operation>

<operation id="326" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader3482:1  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str105)

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="327" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader3482:2  %icmp_ln40 = icmp eq i9 %s1_0, -192

]]></Node>
<StgValue><ssdm name="icmp_ln40"/></StgValue>
</operation>

<operation id="328" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader3482:3  %empty_286 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 320, i64 320, i64 320)

]]></Node>
<StgValue><ssdm name="empty_286"/></StgValue>
</operation>

<operation id="329" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader3482:4  %s_3 = add i9 %s1_0, 1

]]></Node>
<StgValue><ssdm name="s_3"/></StgValue>
</operation>

<operation id="330" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader3482:5  br i1 %icmp_ln40, label %.preheader3481.preheader.loopexit, label %2

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="331" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="13" op_0_bw="9">
<![CDATA[
:0  %s1_0_cast411 = zext i9 %s1_0 to i13

]]></Node>
<StgValue><ssdm name="s1_0_cast411"/></StgValue>
</operation>

<operation id="332" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:2  %add_ln43_1 = add i13 %shl_ln43_1, %s1_0_cast411

]]></Node>
<StgValue><ssdm name="add_ln43_1"/></StgValue>
</operation>

<operation id="333" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="15" op_0_bw="13">
<![CDATA[
:3  %zext_ln43_1 = zext i13 %add_ln43_1 to i15

]]></Node>
<StgValue><ssdm name="zext_ln43_1"/></StgValue>
</operation>

<operation id="334" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:4  %add_ln43 = add i15 %zext_ln43_1, %shl_ln1

]]></Node>
<StgValue><ssdm name="add_ln43"/></StgValue>
</operation>

<operation id="335" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="64" op_0_bw="15">
<![CDATA[
:5  %zext_ln43_2 = zext i15 %add_ln43 to i64

]]></Node>
<StgValue><ssdm name="zext_ln43_2"/></StgValue>
</operation>

<operation id="336" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="15" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %x_V_addr_1 = getelementptr [24000 x i16]* %x_V, i64 0, i64 %zext_ln43_2

]]></Node>
<StgValue><ssdm name="x_V_addr_1"/></StgValue>
</operation>

<operation id="337" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="16" op_0_bw="15">
<![CDATA[
:7  %x_V_load_1 = load i16* %x_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="x_V_load_1"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="338" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="64" op_0_bw="9">
<![CDATA[
:1  %zext_ln43 = zext i9 %s1_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln43"/></StgValue>
</operation>

<operation id="339" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="16" op_0_bw="15">
<![CDATA[
:7  %x_V_load_1 = load i16* %x_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="x_V_load_1"/></StgValue>
</operation>

<operation id="340" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %in_V_addr_1 = getelementptr [320 x i16]* %in_V, i64 0, i64 %zext_ln43

]]></Node>
<StgValue><ssdm name="in_V_addr_1"/></StgValue>
</operation>

<operation id="341" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="16" op_1_bw="9">
<![CDATA[
:9  store i16 %x_V_load_1, i16* %in_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="342" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %.preheader3482

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="343" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="0">
<![CDATA[
.preheader3481.preheader.loopexit:0  br label %.preheader3481.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="344" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="0">
<![CDATA[
.preheader3481.preheader.loopexit330:0  br label %.preheader3481.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="345" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="0">
<![CDATA[
.preheader3481.preheader:0  br label %.preheader3481

]]></Node>
<StgValue><ssdm name="br_ln52"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="346" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
.preheader3484:0  %s_0 = phi i9 [ %s, %1 ], [ 0, %.preheader3484.preheader ]

]]></Node>
<StgValue><ssdm name="s_0"/></StgValue>
</operation>

<operation id="347" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader3484:1  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str104)

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="348" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader3484:2  %icmp_ln35 = icmp eq i9 %s_0, -192

]]></Node>
<StgValue><ssdm name="icmp_ln35"/></StgValue>
</operation>

<operation id="349" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader3484:3  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 320, i64 320, i64 320)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="350" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader3484:4  %s = add i9 %s_0, 1

]]></Node>
<StgValue><ssdm name="s"/></StgValue>
</operation>

<operation id="351" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader3484:5  br i1 %icmp_ln35, label %.preheader3481.preheader.loopexit330, label %1

]]></Node>
<StgValue><ssdm name="br_ln35"/></StgValue>
</operation>

<operation id="352" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="13" op_0_bw="9">
<![CDATA[
:0  %s_0_cast412 = zext i9 %s_0 to i13

]]></Node>
<StgValue><ssdm name="s_0_cast412"/></StgValue>
</operation>

<operation id="353" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:2  %add_ln37_1 = add i13 %shl_ln37_1, %s_0_cast412

]]></Node>
<StgValue><ssdm name="add_ln37_1"/></StgValue>
</operation>

<operation id="354" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="15" op_0_bw="13">
<![CDATA[
:3  %zext_ln37_1 = zext i13 %add_ln37_1 to i15

]]></Node>
<StgValue><ssdm name="zext_ln37_1"/></StgValue>
</operation>

<operation id="355" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:4  %add_ln37 = add i15 %zext_ln37_1, %shl_ln

]]></Node>
<StgValue><ssdm name="add_ln37"/></StgValue>
</operation>

<operation id="356" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="64" op_0_bw="15">
<![CDATA[
:5  %zext_ln37_2 = zext i15 %add_ln37 to i64

]]></Node>
<StgValue><ssdm name="zext_ln37_2"/></StgValue>
</operation>

<operation id="357" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="15" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %x_V_addr = getelementptr [24000 x i16]* %x_V, i64 0, i64 %zext_ln37_2

]]></Node>
<StgValue><ssdm name="x_V_addr"/></StgValue>
</operation>

<operation id="358" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="16" op_0_bw="15">
<![CDATA[
:7  %x_V_load = load i16* %x_V_addr, align 2

]]></Node>
<StgValue><ssdm name="x_V_load"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="359" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="64" op_0_bw="9">
<![CDATA[
:1  %zext_ln37 = zext i9 %s_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln37"/></StgValue>
</operation>

<operation id="360" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="16" op_0_bw="15">
<![CDATA[
:7  %x_V_load = load i16* %x_V_addr, align 2

]]></Node>
<StgValue><ssdm name="x_V_load"/></StgValue>
</operation>

<operation id="361" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %in_V_addr = getelementptr [320 x i16]* %in_V, i64 0, i64 %zext_ln37

]]></Node>
<StgValue><ssdm name="in_V_addr"/></StgValue>
</operation>

<operation id="362" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="16" op_1_bw="9">
<![CDATA[
:9  store i16 %x_V_load, i16* %in_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="363" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %.preheader3484

]]></Node>
<StgValue><ssdm name="br_ln35"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="364" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
.preheader3481:0  %k_0 = phi i9 [ %k, %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i ], [ 0, %.preheader3481.preheader ]

]]></Node>
<StgValue><ssdm name="k_0"/></StgValue>
</operation>

<operation id="365" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader3481:1  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str106)

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="366" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader3481:2  %icmp_ln52 = icmp eq i9 %k_0, -192

]]></Node>
<StgValue><ssdm name="icmp_ln52"/></StgValue>
</operation>

<operation id="367" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader3481:3  %empty_287 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 320, i64 320, i64 320)

]]></Node>
<StgValue><ssdm name="empty_287"/></StgValue>
</operation>

<operation id="368" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader3481:4  %k = add i9 %k_0, 1

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="369" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader3481:5  br i1 %icmp_ln52, label %.preheader3480.preheader, label %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i

]]></Node>
<StgValue><ssdm name="br_ln52"/></StgValue>
</operation>

<operation id="370" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="64" op_0_bw="9">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i:0  %zext_ln54 = zext i9 %k_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln54"/></StgValue>
</operation>

<operation id="371" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="16" op_0_bw="9">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i:1  %zext_ln203_251 = zext i9 %k_0 to i16

]]></Node>
<StgValue><ssdm name="zext_ln203_251"/></StgValue>
</operation>

<operation id="372" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i:2  %add_ln203_100 = add i16 %add_ln203_99, %zext_ln203_251

]]></Node>
<StgValue><ssdm name="add_ln203_100"/></StgValue>
</operation>

<operation id="373" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="64" op_0_bw="16">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i:3  %zext_ln203_252 = zext i16 %add_ln203_100 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_252"/></StgValue>
</operation>

<operation id="374" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="15" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i:4  %LSTM_f_V_addr = getelementptr [24320 x i16]* %LSTM_f_V, i64 0, i64 %zext_ln203_252

]]></Node>
<StgValue><ssdm name="LSTM_f_V_addr"/></StgValue>
</operation>

<operation id="375" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i:5  %add_ln203_101 = add i16 %add_ln203_98, %zext_ln203_251

]]></Node>
<StgValue><ssdm name="add_ln203_101"/></StgValue>
</operation>

<operation id="376" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="64" op_0_bw="16">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i:6  %zext_ln203_253 = zext i16 %add_ln203_101 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_253"/></StgValue>
</operation>

<operation id="377" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="15" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i:7  %LSTM_g_V_addr = getelementptr [24320 x i16]* %LSTM_g_V, i64 0, i64 %zext_ln203_253

]]></Node>
<StgValue><ssdm name="LSTM_g_V_addr"/></StgValue>
</operation>

<operation id="378" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i:8  %add_ln203_102 = add i16 %add_ln203_97, %zext_ln203_251

]]></Node>
<StgValue><ssdm name="add_ln203_102"/></StgValue>
</operation>

<operation id="379" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="64" op_0_bw="16">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i:9  %zext_ln203_254 = zext i16 %add_ln203_102 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_254"/></StgValue>
</operation>

<operation id="380" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="15" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i:10  %LSTM_i_V_addr = getelementptr [24320 x i16]* %LSTM_i_V, i64 0, i64 %zext_ln203_254

]]></Node>
<StgValue><ssdm name="LSTM_i_V_addr"/></StgValue>
</operation>

<operation id="381" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i:11  %add_ln203_103 = add i16 %add_ln203_96, %zext_ln203_251

]]></Node>
<StgValue><ssdm name="add_ln203_103"/></StgValue>
</operation>

<operation id="382" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="64" op_0_bw="16">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i:12  %zext_ln203_255 = zext i16 %add_ln203_103 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_255"/></StgValue>
</operation>

<operation id="383" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="15" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i:13  %LSTM_o_V_addr = getelementptr [24320 x i16]* %LSTM_o_V, i64 0, i64 %zext_ln203_255

]]></Node>
<StgValue><ssdm name="LSTM_o_V_addr"/></StgValue>
</operation>

<operation id="384" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i:14  %c_next_V_addr = getelementptr [320 x i16]* %c_next_V, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="c_next_V_addr"/></StgValue>
</operation>

<operation id="385" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="16" op_0_bw="9">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i:15  %c_next_V_load = load i16* %c_next_V_addr, align 2

]]></Node>
<StgValue><ssdm name="c_next_V_load"/></StgValue>
</operation>

<operation id="386" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i:18  %h_next_V_addr11 = getelementptr [320 x i16]* %h_next_V, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="h_next_V_addr11"/></StgValue>
</operation>

<operation id="387" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="16" op_0_bw="9">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i:19  %h_next_V_load = load i16* %h_next_V_addr11, align 2

]]></Node>
<StgValue><ssdm name="h_next_V_load"/></StgValue>
</operation>

<operation id="388" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="16" op_1_bw="15">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i:22  store i16 0, i16* %LSTM_f_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="389" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="16" op_1_bw="15">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i:23  store i16 0, i16* %LSTM_g_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="390" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="16" op_1_bw="15">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i:24  store i16 0, i16* %LSTM_i_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln58"/></StgValue>
</operation>

<operation id="391" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="16" op_1_bw="15">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i:25  store i16 0, i16* %LSTM_o_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="392" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="16" op_0_bw="9">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i:15  %c_next_V_load = load i16* %c_next_V_addr, align 2

]]></Node>
<StgValue><ssdm name="c_next_V_load"/></StgValue>
</operation>

<operation id="393" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i:16  %c_prev_V_addr = getelementptr [320 x i16]* %c_prev_V, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="c_prev_V_addr"/></StgValue>
</operation>

<operation id="394" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="16" op_1_bw="9">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i:17  store i16 %c_next_V_load, i16* %c_prev_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="395" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="16" op_0_bw="9">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i:19  %h_next_V_load = load i16* %h_next_V_addr11, align 2

]]></Node>
<StgValue><ssdm name="h_next_V_load"/></StgValue>
</operation>

<operation id="396" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i:20  %h_prev_V_addr = getelementptr [320 x i16]* %h_prev_V, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="h_prev_V_addr"/></StgValue>
</operation>

<operation id="397" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="16" op_1_bw="9">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i:21  store i16 %h_next_V_load, i16* %h_prev_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln55"/></StgValue>
</operation>

<operation id="398" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="0">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i:26  br label %.preheader3481

]]></Node>
<StgValue><ssdm name="br_ln52"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="399" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="0">
<![CDATA[
.preheader3480.preheader:0  br label %.preheader3480

]]></Node>
<StgValue><ssdm name="br_ln62"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="400" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
.preheader3480:0  %k4_0 = phi i9 [ %k_2, %_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi16ELi4ELb1ELS0_0ELS1_0ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit ], [ 0, %.preheader3480.preheader ]

]]></Node>
<StgValue><ssdm name="k4_0"/></StgValue>
</operation>

<operation id="401" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader3480:1  %icmp_ln62 = icmp eq i9 %k4_0, -192

]]></Node>
<StgValue><ssdm name="icmp_ln62"/></StgValue>
</operation>

<operation id="402" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader3480:2  %empty_288 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 320, i64 320, i64 320)

]]></Node>
<StgValue><ssdm name="empty_288"/></StgValue>
</operation>

<operation id="403" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader3480:3  %k_2 = add i9 %k4_0, 1

]]></Node>
<StgValue><ssdm name="k_2"/></StgValue>
</operation>

<operation id="404" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader3480:4  br i1 %icmp_ln62, label %.preheader3478.preheader, label %.preheader3479.preheader

]]></Node>
<StgValue><ssdm name="br_ln62"/></StgValue>
</operation>

<operation id="405" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln62" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="64" op_0_bw="9">
<![CDATA[
.preheader3479.preheader:0  %zext_ln66 = zext i9 %k4_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln66"/></StgValue>
</operation>

<operation id="406" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln62" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader3479.preheader:16  %in_V_addr_2 = getelementptr [320 x i16]* %in_V, i64 0, i64 %zext_ln66

]]></Node>
<StgValue><ssdm name="in_V_addr_2"/></StgValue>
</operation>

<operation id="407" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln62" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="16" op_0_bw="9">
<![CDATA[
.preheader3479.preheader:17  %in_V_load = load i16* %in_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="in_V_load"/></StgValue>
</operation>

<operation id="408" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln62" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader3479.preheader:19  %h_prev_V_addr_1 = getelementptr [320 x i16]* %h_prev_V, i64 0, i64 %zext_ln66

]]></Node>
<StgValue><ssdm name="h_prev_V_addr_1"/></StgValue>
</operation>

<operation id="409" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln62" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="16" op_0_bw="9">
<![CDATA[
.preheader3479.preheader:20  %h_prev_V_load = load i16* %h_prev_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="h_prev_V_load"/></StgValue>
</operation>

<operation id="410" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="771" bw="0" op_0_bw="0">
<![CDATA[
.preheader3478.preheader:0  br label %.preheader3478

]]></Node>
<StgValue><ssdm name="br_ln87"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="411" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="16" op_0_bw="9">
<![CDATA[
.preheader3479.preheader:1  %zext_ln1265 = zext i9 %k4_0 to i16

]]></Node>
<StgValue><ssdm name="zext_ln1265"/></StgValue>
</operation>

<operation id="412" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader3479.preheader:2  %add_ln1265 = add i16 %zext_ln1265, %add_ln203_99

]]></Node>
<StgValue><ssdm name="add_ln1265"/></StgValue>
</operation>

<operation id="413" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="64" op_0_bw="16">
<![CDATA[
.preheader3479.preheader:3  %zext_ln1265_1 = zext i16 %add_ln1265 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1265_1"/></StgValue>
</operation>

<operation id="414" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="15" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader3479.preheader:4  %LSTM_f_V_addr_2 = getelementptr [24320 x i16]* %LSTM_f_V, i64 0, i64 %zext_ln1265_1

]]></Node>
<StgValue><ssdm name="LSTM_f_V_addr_2"/></StgValue>
</operation>

<operation id="415" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader3479.preheader:5  %add_ln1265_1 = add i16 %zext_ln1265, %add_ln203_98

]]></Node>
<StgValue><ssdm name="add_ln1265_1"/></StgValue>
</operation>

<operation id="416" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="64" op_0_bw="16">
<![CDATA[
.preheader3479.preheader:6  %zext_ln1265_2 = zext i16 %add_ln1265_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1265_2"/></StgValue>
</operation>

<operation id="417" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="15" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader3479.preheader:7  %LSTM_g_V_addr_1 = getelementptr [24320 x i16]* %LSTM_g_V, i64 0, i64 %zext_ln1265_2

]]></Node>
<StgValue><ssdm name="LSTM_g_V_addr_1"/></StgValue>
</operation>

<operation id="418" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader3479.preheader:8  %add_ln1265_2 = add i16 %zext_ln1265, %add_ln203_97

]]></Node>
<StgValue><ssdm name="add_ln1265_2"/></StgValue>
</operation>

<operation id="419" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="64" op_0_bw="16">
<![CDATA[
.preheader3479.preheader:9  %zext_ln1265_3 = zext i16 %add_ln1265_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1265_3"/></StgValue>
</operation>

<operation id="420" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="15" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader3479.preheader:10  %LSTM_i_V_addr_1 = getelementptr [24320 x i16]* %LSTM_i_V, i64 0, i64 %zext_ln1265_3

]]></Node>
<StgValue><ssdm name="LSTM_i_V_addr_1"/></StgValue>
</operation>

<operation id="421" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader3479.preheader:11  %add_ln1265_3 = add i16 %zext_ln1265, %add_ln203_96

]]></Node>
<StgValue><ssdm name="add_ln1265_3"/></StgValue>
</operation>

<operation id="422" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="64" op_0_bw="16">
<![CDATA[
.preheader3479.preheader:12  %zext_ln1265_4 = zext i16 %add_ln1265_3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1265_4"/></StgValue>
</operation>

<operation id="423" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="15" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader3479.preheader:13  %LSTM_o_V_addr_1 = getelementptr [24320 x i16]* %LSTM_o_V, i64 0, i64 %zext_ln1265_4

]]></Node>
<StgValue><ssdm name="LSTM_o_V_addr_1"/></StgValue>
</operation>

<operation id="424" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="17" op_0_bw="17" op_1_bw="9" op_2_bw="8">
<![CDATA[
.preheader3479.preheader:14  %shl_ln2 = call i17 @_ssdm_op_BitConcatenate.i17.i9.i8(i9 %k4_0, i8 0)

]]></Node>
<StgValue><ssdm name="shl_ln2"/></StgValue>
</operation>

<operation id="425" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="15" op_0_bw="15" op_1_bw="9" op_2_bw="6">
<![CDATA[
.preheader3479.preheader:15  %shl_ln66_1 = call i15 @_ssdm_op_BitConcatenate.i15.i9.i6(i9 %k4_0, i6 0)

]]></Node>
<StgValue><ssdm name="shl_ln66_1"/></StgValue>
</operation>

<operation id="426" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="16" op_0_bw="9">
<![CDATA[
.preheader3479.preheader:17  %in_V_load = load i16* %in_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="in_V_load"/></StgValue>
</operation>

<operation id="427" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="16">
<![CDATA[
.preheader3479.preheader:18  %r_V_18 = sext i16 %in_V_load to i32

]]></Node>
<StgValue><ssdm name="r_V_18"/></StgValue>
</operation>

<operation id="428" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="16" op_0_bw="9">
<![CDATA[
.preheader3479.preheader:20  %h_prev_V_load = load i16* %h_prev_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="h_prev_V_load"/></StgValue>
</operation>

<operation id="429" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="16">
<![CDATA[
.preheader3479.preheader:21  %r_V_20 = sext i16 %h_prev_V_load to i32

]]></Node>
<StgValue><ssdm name="r_V_20"/></StgValue>
</operation>

<operation id="430" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="0">
<![CDATA[
.preheader3479.preheader:22  br label %.preheader3479

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="431" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
.preheader3479:0  %s5_0 = phi i9 [ %s_12, %_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit ], [ 0, %.preheader3479.preheader ]

]]></Node>
<StgValue><ssdm name="s5_0"/></StgValue>
</operation>

<operation id="432" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader3479:1  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str107)

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="433" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader3479:2  %icmp_ln64 = icmp eq i9 %s5_0, -192

]]></Node>
<StgValue><ssdm name="icmp_ln64"/></StgValue>
</operation>

<operation id="434" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader3479:3  %empty_289 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 320, i64 320, i64 320)

]]></Node>
<StgValue><ssdm name="empty_289"/></StgValue>
</operation>

<operation id="435" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader3479:4  %s_12 = add i9 %s5_0, 1

]]></Node>
<StgValue><ssdm name="s_12"/></StgValue>
</operation>

<operation id="436" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader3479:5  br i1 %icmp_ln64, label %_ZN13ap_fixed_baseILi17ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi4ELb1ELS0_0ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i330_ifconv, label %_ZN13ap_fixed_baseILi33ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi4ELb1ELS0_0ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i885_ifconv

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>

<operation id="437" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="15" op_0_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi4ELb1ELS0_0ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i885_ifconv:0  %s5_0_cast408 = zext i9 %s5_0 to i15

]]></Node>
<StgValue><ssdm name="s5_0_cast408"/></StgValue>
</operation>

<operation id="438" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi4ELb1ELS0_0ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i885_ifconv:14  %add_ln66_1 = add i15 %shl_ln66_1, %s5_0_cast408

]]></Node>
<StgValue><ssdm name="add_ln66_1"/></StgValue>
</operation>

<operation id="439" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="17" op_0_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi4ELb1ELS0_0ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i885_ifconv:15  %zext_ln66_1 = zext i15 %add_ln66_1 to i17

]]></Node>
<StgValue><ssdm name="zext_ln66_1"/></StgValue>
</operation>

<operation id="440" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi4ELb1ELS0_0ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i885_ifconv:16  %add_ln66 = add i17 %zext_ln66_1, %shl_ln2

]]></Node>
<StgValue><ssdm name="add_ln66"/></StgValue>
</operation>

<operation id="441" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="64" op_0_bw="17">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi4ELb1ELS0_0ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i885_ifconv:17  %zext_ln66_2 = zext i17 %add_ln66 to i64

]]></Node>
<StgValue><ssdm name="zext_ln66_2"/></StgValue>
</operation>

<operation id="442" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="17" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi4ELb1ELS0_0ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i885_ifconv:18  %wxf_V_addr = getelementptr [102400 x i16]* %wxf_V, i64 0, i64 %zext_ln66_2

]]></Node>
<StgValue><ssdm name="wxf_V_addr"/></StgValue>
</operation>

<operation id="443" st_id="12" stage="3" lat="3">
<core>XPM_MEMORY</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="16" op_0_bw="17">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi4ELb1ELS0_0ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i885_ifconv:19  %wxf_V_load = load i16* %wxf_V_addr, align 2

]]></Node>
<StgValue><ssdm name="wxf_V_load"/></StgValue>
</operation>

<operation id="444" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="17" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit817_ifconv:0  %wxg_V_addr = getelementptr [102400 x i16]* %wxg_V, i64 0, i64 %zext_ln66_2

]]></Node>
<StgValue><ssdm name="wxg_V_addr"/></StgValue>
</operation>

<operation id="445" st_id="12" stage="3" lat="3">
<core>XPM_MEMORY</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="16" op_0_bw="17">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit817_ifconv:1  %wxg_V_load = load i16* %wxg_V_addr, align 2

]]></Node>
<StgValue><ssdm name="wxg_V_load"/></StgValue>
</operation>

<operation id="446" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="17" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit671_ifconv:0  %wxi_V_addr31 = getelementptr [102400 x i16]* %wxi_V, i64 0, i64 %zext_ln66_2

]]></Node>
<StgValue><ssdm name="wxi_V_addr31"/></StgValue>
</operation>

<operation id="447" st_id="12" stage="3" lat="3">
<core>XPM_MEMORY</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="16" op_0_bw="17">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit671_ifconv:1  %wxi_V_load = load i16* %wxi_V_addr31, align 2

]]></Node>
<StgValue><ssdm name="wxi_V_load"/></StgValue>
</operation>

<operation id="448" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="17" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit598_ifconv:0  %whi_V_addr = getelementptr [102400 x i16]* %whi_V, i64 0, i64 %zext_ln66_2

]]></Node>
<StgValue><ssdm name="whi_V_addr"/></StgValue>
</operation>

<operation id="449" st_id="12" stage="3" lat="3">
<core>XPM_MEMORY</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="16" op_0_bw="17">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit598_ifconv:1  %whi_V_load = load i16* %whi_V_addr, align 2

]]></Node>
<StgValue><ssdm name="whi_V_load"/></StgValue>
</operation>

<operation id="450" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="17" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit525_ifconv:0  %wxo_V_addr = getelementptr [102400 x i16]* %wxo_V, i64 0, i64 %zext_ln66_2

]]></Node>
<StgValue><ssdm name="wxo_V_addr"/></StgValue>
</operation>

<operation id="451" st_id="12" stage="3" lat="3">
<core>XPM_MEMORY</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="16" op_0_bw="17">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit525_ifconv:1  %wxo_V_load = load i16* %wxo_V_addr, align 2

]]></Node>
<StgValue><ssdm name="wxo_V_load"/></StgValue>
</operation>

<operation id="452" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="651" bw="0" op_0_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:0  br label %.preheader3479

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="453" st_id="13" stage="2" lat="3">
<core>XPM_MEMORY</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="16" op_0_bw="17">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi4ELb1ELS0_0ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i885_ifconv:19  %wxf_V_load = load i16* %wxf_V_addr, align 2

]]></Node>
<StgValue><ssdm name="wxf_V_load"/></StgValue>
</operation>

<operation id="454" st_id="13" stage="2" lat="3">
<core>XPM_MEMORY</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="16" op_0_bw="17">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit817_ifconv:1  %wxg_V_load = load i16* %wxg_V_addr, align 2

]]></Node>
<StgValue><ssdm name="wxg_V_load"/></StgValue>
</operation>

<operation id="455" st_id="13" stage="2" lat="3">
<core>XPM_MEMORY</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="16" op_0_bw="17">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit671_ifconv:1  %wxi_V_load = load i16* %wxi_V_addr31, align 2

]]></Node>
<StgValue><ssdm name="wxi_V_load"/></StgValue>
</operation>

<operation id="456" st_id="13" stage="2" lat="3">
<core>XPM_MEMORY</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="16" op_0_bw="17">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit598_ifconv:1  %whi_V_load = load i16* %whi_V_addr, align 2

]]></Node>
<StgValue><ssdm name="whi_V_load"/></StgValue>
</operation>

<operation id="457" st_id="13" stage="2" lat="3">
<core>XPM_MEMORY</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="16" op_0_bw="17">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit525_ifconv:1  %wxo_V_load = load i16* %wxo_V_addr, align 2

]]></Node>
<StgValue><ssdm name="wxo_V_load"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="458" st_id="14" stage="1" lat="3">
<core>XPM_MEMORY</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="16" op_0_bw="17">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi4ELb1ELS0_0ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i885_ifconv:19  %wxf_V_load = load i16* %wxf_V_addr, align 2

]]></Node>
<StgValue><ssdm name="wxf_V_load"/></StgValue>
</operation>

<operation id="459" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi4ELb1ELS0_0ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i885_ifconv:20  %sext_ln1118 = sext i16 %wxf_V_load to i32

]]></Node>
<StgValue><ssdm name="sext_ln1118"/></StgValue>
</operation>

<operation id="460" st_id="14" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi4ELb1ELS0_0ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i885_ifconv:21  %r_V_28 = mul nsw i32 %sext_ln1118, %r_V_18

]]></Node>
<StgValue><ssdm name="r_V_28"/></StgValue>
</operation>

<operation id="461" st_id="14" stage="1" lat="3">
<core>XPM_MEMORY</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="16" op_0_bw="17">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit817_ifconv:1  %wxg_V_load = load i16* %wxg_V_addr, align 2

]]></Node>
<StgValue><ssdm name="wxg_V_load"/></StgValue>
</operation>

<operation id="462" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="32" op_0_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit817_ifconv:2  %sext_ln1118_8 = sext i16 %wxg_V_load to i32

]]></Node>
<StgValue><ssdm name="sext_ln1118_8"/></StgValue>
</operation>

<operation id="463" st_id="14" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit817_ifconv:3  %r_V_30 = mul nsw i32 %r_V_18, %sext_ln1118_8

]]></Node>
<StgValue><ssdm name="r_V_30"/></StgValue>
</operation>

<operation id="464" st_id="14" stage="1" lat="3">
<core>XPM_MEMORY</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="16" op_0_bw="17">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit671_ifconv:1  %wxi_V_load = load i16* %wxi_V_addr31, align 2

]]></Node>
<StgValue><ssdm name="wxi_V_load"/></StgValue>
</operation>

<operation id="465" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="32" op_0_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit671_ifconv:2  %sext_ln1118_10 = sext i16 %wxi_V_load to i32

]]></Node>
<StgValue><ssdm name="sext_ln1118_10"/></StgValue>
</operation>

<operation id="466" st_id="14" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit671_ifconv:3  %r_V_32 = mul nsw i32 %r_V_18, %sext_ln1118_10

]]></Node>
<StgValue><ssdm name="r_V_32"/></StgValue>
</operation>

<operation id="467" st_id="14" stage="1" lat="3">
<core>XPM_MEMORY</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="16" op_0_bw="17">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit598_ifconv:1  %whi_V_load = load i16* %whi_V_addr, align 2

]]></Node>
<StgValue><ssdm name="whi_V_load"/></StgValue>
</operation>

<operation id="468" st_id="14" stage="1" lat="3">
<core>XPM_MEMORY</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="16" op_0_bw="17">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit525_ifconv:1  %wxo_V_load = load i16* %wxo_V_addr, align 2

]]></Node>
<StgValue><ssdm name="wxo_V_load"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="469" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="16" op_0_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi4ELb1ELS0_0ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i885_ifconv:1  %zext_ln1265_5 = zext i9 %s5_0 to i16

]]></Node>
<StgValue><ssdm name="zext_ln1265_5"/></StgValue>
</operation>

<operation id="470" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi4ELb1ELS0_0ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i885_ifconv:2  %add_ln1265_4 = add i16 %add_ln203_99, %zext_ln1265_5

]]></Node>
<StgValue><ssdm name="add_ln1265_4"/></StgValue>
</operation>

<operation id="471" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="64" op_0_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi4ELb1ELS0_0ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i885_ifconv:3  %zext_ln1265_6 = zext i16 %add_ln1265_4 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1265_6"/></StgValue>
</operation>

<operation id="472" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="15" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi4ELb1ELS0_0ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i885_ifconv:4  %LSTM_f_V_addr_3 = getelementptr [24320 x i16]* %LSTM_f_V, i64 0, i64 %zext_ln1265_6

]]></Node>
<StgValue><ssdm name="LSTM_f_V_addr_3"/></StgValue>
</operation>

<operation id="473" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi4ELb1ELS0_0ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i885_ifconv:5  %add_ln1265_5 = add i16 %add_ln203_98, %zext_ln1265_5

]]></Node>
<StgValue><ssdm name="add_ln1265_5"/></StgValue>
</operation>

<operation id="474" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="64" op_0_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi4ELb1ELS0_0ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i885_ifconv:6  %zext_ln1265_7 = zext i16 %add_ln1265_5 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1265_7"/></StgValue>
</operation>

<operation id="475" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="15" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi4ELb1ELS0_0ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i885_ifconv:7  %LSTM_g_V_addr_2 = getelementptr [24320 x i16]* %LSTM_g_V, i64 0, i64 %zext_ln1265_7

]]></Node>
<StgValue><ssdm name="LSTM_g_V_addr_2"/></StgValue>
</operation>

<operation id="476" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi4ELb1ELS0_0ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i885_ifconv:8  %add_ln1265_6 = add i16 %add_ln203_97, %zext_ln1265_5

]]></Node>
<StgValue><ssdm name="add_ln1265_6"/></StgValue>
</operation>

<operation id="477" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="64" op_0_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi4ELb1ELS0_0ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i885_ifconv:9  %zext_ln1265_8 = zext i16 %add_ln1265_6 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1265_8"/></StgValue>
</operation>

<operation id="478" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="15" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi4ELb1ELS0_0ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i885_ifconv:10  %LSTM_i_V_addr_2 = getelementptr [24320 x i16]* %LSTM_i_V, i64 0, i64 %zext_ln1265_8

]]></Node>
<StgValue><ssdm name="LSTM_i_V_addr_2"/></StgValue>
</operation>

<operation id="479" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi4ELb1ELS0_0ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i885_ifconv:11  %add_ln1265_7 = add i16 %add_ln203_96, %zext_ln1265_5

]]></Node>
<StgValue><ssdm name="add_ln1265_7"/></StgValue>
</operation>

<operation id="480" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="64" op_0_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi4ELb1ELS0_0ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i885_ifconv:12  %zext_ln1265_9 = zext i16 %add_ln1265_7 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1265_9"/></StgValue>
</operation>

<operation id="481" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="15" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi4ELb1ELS0_0ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i885_ifconv:13  %LSTM_o_V_addr_2 = getelementptr [24320 x i16]* %LSTM_o_V, i64 0, i64 %zext_ln1265_9

]]></Node>
<StgValue><ssdm name="LSTM_o_V_addr_2"/></StgValue>
</operation>

<operation id="482" st_id="15" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi4ELb1ELS0_0ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i885_ifconv:21  %r_V_28 = mul nsw i32 %sext_ln1118, %r_V_18

]]></Node>
<StgValue><ssdm name="r_V_28"/></StgValue>
</operation>

<operation id="483" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="16" op_0_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi4ELb1ELS0_0ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i885_ifconv:22  %p_Val2_179 = load i16* %LSTM_f_V_addr_3, align 2

]]></Node>
<StgValue><ssdm name="p_Val2_179"/></StgValue>
</operation>

<operation id="484" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="17" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit890_ifconv:0  %whf_V_addr = getelementptr [102400 x i16]* %whf_V, i64 0, i64 %zext_ln66_2

]]></Node>
<StgValue><ssdm name="whf_V_addr"/></StgValue>
</operation>

<operation id="485" st_id="15" stage="3" lat="3">
<core>XPM_MEMORY</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="16" op_0_bw="17">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit890_ifconv:1  %whf_V_load = load i16* %whf_V_addr, align 2

]]></Node>
<StgValue><ssdm name="whf_V_load"/></StgValue>
</operation>

<operation id="486" st_id="15" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit817_ifconv:3  %r_V_30 = mul nsw i32 %r_V_18, %sext_ln1118_8

]]></Node>
<StgValue><ssdm name="r_V_30"/></StgValue>
</operation>

<operation id="487" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="16" op_0_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit817_ifconv:4  %p_Val2_197 = load i16* %LSTM_g_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="p_Val2_197"/></StgValue>
</operation>

<operation id="488" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="17" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit744_ifconv:0  %whg_V_addr = getelementptr [102400 x i16]* %whg_V, i64 0, i64 %zext_ln66_2

]]></Node>
<StgValue><ssdm name="whg_V_addr"/></StgValue>
</operation>

<operation id="489" st_id="15" stage="3" lat="3">
<core>XPM_MEMORY</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="16" op_0_bw="17">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit744_ifconv:1  %whg_V_load = load i16* %whg_V_addr, align 2

]]></Node>
<StgValue><ssdm name="whg_V_load"/></StgValue>
</operation>

<operation id="490" st_id="15" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit671_ifconv:3  %r_V_32 = mul nsw i32 %r_V_18, %sext_ln1118_10

]]></Node>
<StgValue><ssdm name="r_V_32"/></StgValue>
</operation>

<operation id="491" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="16" op_0_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit671_ifconv:4  %p_Val2_211 = load i16* %LSTM_i_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="p_Val2_211"/></StgValue>
</operation>

<operation id="492" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="32" op_0_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit525_ifconv:2  %sext_ln1118_12 = sext i16 %wxo_V_load to i32

]]></Node>
<StgValue><ssdm name="sext_ln1118_12"/></StgValue>
</operation>

<operation id="493" st_id="15" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit525_ifconv:3  %r_V_34 = mul nsw i32 %r_V_18, %sext_ln1118_12

]]></Node>
<StgValue><ssdm name="r_V_34"/></StgValue>
</operation>

<operation id="494" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="16" op_0_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit525_ifconv:4  %p_Val2_221 = load i16* %LSTM_o_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="p_Val2_221"/></StgValue>
</operation>

<operation id="495" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="17" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit452_ifconv:0  %who_V_addr = getelementptr [102400 x i16]* %who_V, i64 0, i64 %zext_ln66_2

]]></Node>
<StgValue><ssdm name="who_V_addr"/></StgValue>
</operation>

<operation id="496" st_id="15" stage="3" lat="3">
<core>XPM_MEMORY</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="16" op_0_bw="17">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit452_ifconv:1  %who_V_load = load i16* %who_V_addr, align 2

]]></Node>
<StgValue><ssdm name="who_V_load"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="497" st_id="16" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi4ELb1ELS0_0ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i885_ifconv:21  %r_V_28 = mul nsw i32 %sext_ln1118, %r_V_18

]]></Node>
<StgValue><ssdm name="r_V_28"/></StgValue>
</operation>

<operation id="498" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="16" op_0_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi4ELb1ELS0_0ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i885_ifconv:22  %p_Val2_179 = load i16* %LSTM_f_V_addr_3, align 2

]]></Node>
<StgValue><ssdm name="p_Val2_179"/></StgValue>
</operation>

<operation id="499" st_id="16" stage="2" lat="3">
<core>XPM_MEMORY</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="16" op_0_bw="17">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit890_ifconv:1  %whf_V_load = load i16* %whf_V_addr, align 2

]]></Node>
<StgValue><ssdm name="whf_V_load"/></StgValue>
</operation>

<operation id="500" st_id="16" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit817_ifconv:3  %r_V_30 = mul nsw i32 %r_V_18, %sext_ln1118_8

]]></Node>
<StgValue><ssdm name="r_V_30"/></StgValue>
</operation>

<operation id="501" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="16" op_0_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit817_ifconv:4  %p_Val2_197 = load i16* %LSTM_g_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="p_Val2_197"/></StgValue>
</operation>

<operation id="502" st_id="16" stage="2" lat="3">
<core>XPM_MEMORY</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="16" op_0_bw="17">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit744_ifconv:1  %whg_V_load = load i16* %whg_V_addr, align 2

]]></Node>
<StgValue><ssdm name="whg_V_load"/></StgValue>
</operation>

<operation id="503" st_id="16" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit671_ifconv:3  %r_V_32 = mul nsw i32 %r_V_18, %sext_ln1118_10

]]></Node>
<StgValue><ssdm name="r_V_32"/></StgValue>
</operation>

<operation id="504" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="16" op_0_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit671_ifconv:4  %p_Val2_211 = load i16* %LSTM_i_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="p_Val2_211"/></StgValue>
</operation>

<operation id="505" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="32" op_0_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit598_ifconv:2  %sext_ln1118_11 = sext i16 %whi_V_load to i32

]]></Node>
<StgValue><ssdm name="sext_ln1118_11"/></StgValue>
</operation>

<operation id="506" st_id="16" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit598_ifconv:3  %r_V_33 = mul nsw i32 %r_V_20, %sext_ln1118_11

]]></Node>
<StgValue><ssdm name="r_V_33"/></StgValue>
</operation>

<operation id="507" st_id="16" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit525_ifconv:3  %r_V_34 = mul nsw i32 %r_V_18, %sext_ln1118_12

]]></Node>
<StgValue><ssdm name="r_V_34"/></StgValue>
</operation>

<operation id="508" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="16" op_0_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit525_ifconv:4  %p_Val2_221 = load i16* %LSTM_o_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="p_Val2_221"/></StgValue>
</operation>

<operation id="509" st_id="16" stage="2" lat="3">
<core>XPM_MEMORY</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="16" op_0_bw="17">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit452_ifconv:1  %who_V_load = load i16* %who_V_addr, align 2

]]></Node>
<StgValue><ssdm name="who_V_load"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="510" st_id="17" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi4ELb1ELS0_0ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i885_ifconv:21  %r_V_28 = mul nsw i32 %sext_ln1118, %r_V_18

]]></Node>
<StgValue><ssdm name="r_V_28"/></StgValue>
</operation>

<operation id="511" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="28" op_0_bw="28" op_1_bw="16" op_2_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi4ELb1ELS0_0ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i885_ifconv:23  %lhs_V_4 = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %p_Val2_179, i12 0)

]]></Node>
<StgValue><ssdm name="lhs_V_4"/></StgValue>
</operation>

<operation id="512" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="28">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi4ELb1ELS0_0ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i885_ifconv:24  %sext_ln728 = sext i28 %lhs_V_4 to i32

]]></Node>
<StgValue><ssdm name="sext_ln728"/></StgValue>
</operation>

<operation id="513" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi4ELb1ELS0_0ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i885_ifconv:25  %ret_V = add i32 %sext_ln728, %r_V_28

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="514" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi4ELb1ELS0_0ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i885_ifconv:26  %p_Result_188 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %ret_V, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_188"/></StgValue>
</operation>

<operation id="515" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi4ELb1ELS0_0ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i885_ifconv:27  %p_Val2_182 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %ret_V, i32 12, i32 27)

]]></Node>
<StgValue><ssdm name="p_Val2_182"/></StgValue>
</operation>

<operation id="516" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi4ELb1ELS0_0ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i885_ifconv:28  %p_Result_189 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %ret_V, i32 27)

]]></Node>
<StgValue><ssdm name="p_Result_189"/></StgValue>
</operation>

<operation id="517" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi4ELb1ELS0_0ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i885_ifconv:29  %tmp_380 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %r_V_28, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_380"/></StgValue>
</operation>

<operation id="518" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="16" op_0_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi4ELb1ELS0_0ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i885_ifconv:30  %zext_ln415_8 = zext i1 %tmp_380 to i16

]]></Node>
<StgValue><ssdm name="zext_ln415_8"/></StgValue>
</operation>

<operation id="519" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi4ELb1ELS0_0ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i885_ifconv:31  %p_Val2_183 = add i16 %zext_ln415_8, %p_Val2_182

]]></Node>
<StgValue><ssdm name="p_Val2_183"/></StgValue>
</operation>

<operation id="520" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi4ELb1ELS0_0ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i885_ifconv:33  %tmp_381 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_183, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_381"/></StgValue>
</operation>

<operation id="521" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi4ELb1ELS0_0ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i885_ifconv:34  %xor_ln416_18 = xor i1 %tmp_381, true

]]></Node>
<StgValue><ssdm name="xor_ln416_18"/></StgValue>
</operation>

<operation id="522" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi4ELb1ELS0_0ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i885_ifconv:35  %carry_21 = and i1 %p_Result_189, %xor_ln416_18

]]></Node>
<StgValue><ssdm name="carry_21"/></StgValue>
</operation>

<operation id="523" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi4ELb1ELS0_0ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i885_ifconv:36  %p_Result_190 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_183, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_190"/></StgValue>
</operation>

<operation id="524" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="3" op_0_bw="3" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi4ELb1ELS0_0ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i885_ifconv:37  %tmp_23 = call i3 @_ssdm_op_PartSelect.i3.i32.i32.i32(i32 %ret_V, i32 29, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="525" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi4ELb1ELS0_0ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i885_ifconv:38  %Range2_all_ones = icmp eq i3 %tmp_23, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones"/></StgValue>
</operation>

<operation id="526" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="4" op_0_bw="4" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi4ELb1ELS0_0ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i885_ifconv:39  %tmp_24 = call i4 @_ssdm_op_PartSelect.i4.i32.i32.i32(i32 %ret_V, i32 28, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="527" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi4ELb1ELS0_0ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i885_ifconv:40  %Range1_all_ones = icmp eq i4 %tmp_24, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones"/></StgValue>
</operation>

<operation id="528" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi4ELb1ELS0_0ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i885_ifconv:41  %Range1_all_zeros = icmp eq i4 %tmp_24, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros"/></StgValue>
</operation>

<operation id="529" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi4ELb1ELS0_0ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i885_ifconv:42  %deleted_zeros = select i1 %carry_21, i1 %Range1_all_ones, i1 %Range1_all_zeros

]]></Node>
<StgValue><ssdm name="deleted_zeros"/></StgValue>
</operation>

<operation id="530" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi4ELb1ELS0_0ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i885_ifconv:43  %tmp_383 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %ret_V, i32 28)

]]></Node>
<StgValue><ssdm name="tmp_383"/></StgValue>
</operation>

<operation id="531" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi4ELb1ELS0_0ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i885_ifconv:44  %xor_ln779_5 = xor i1 %tmp_383, true

]]></Node>
<StgValue><ssdm name="xor_ln779_5"/></StgValue>
</operation>

<operation id="532" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi4ELb1ELS0_0ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i885_ifconv:45  %and_ln779 = and i1 %Range2_all_ones, %xor_ln779_5

]]></Node>
<StgValue><ssdm name="and_ln779"/></StgValue>
</operation>

<operation id="533" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi4ELb1ELS0_0ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i885_ifconv:46  %deleted_ones = select i1 %carry_21, i1 %and_ln779, i1 %Range1_all_ones

]]></Node>
<StgValue><ssdm name="deleted_ones"/></StgValue>
</operation>

<operation id="534" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi4ELb1ELS0_0ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i885_ifconv:48  %xor_ln785_11 = xor i1 %deleted_zeros, true

]]></Node>
<StgValue><ssdm name="xor_ln785_11"/></StgValue>
</operation>

<operation id="535" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi4ELb1ELS0_0ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i885_ifconv:49  %or_ln785_5 = or i1 %p_Result_190, %xor_ln785_11

]]></Node>
<StgValue><ssdm name="or_ln785_5"/></StgValue>
</operation>

<operation id="536" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi4ELb1ELS0_0ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i885_ifconv:50  %xor_ln785_12 = xor i1 %p_Result_188, true

]]></Node>
<StgValue><ssdm name="xor_ln785_12"/></StgValue>
</operation>

<operation id="537" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi4ELb1ELS0_0ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i885_ifconv:51  %overflow = and i1 %or_ln785_5, %xor_ln785_12

]]></Node>
<StgValue><ssdm name="overflow"/></StgValue>
</operation>

<operation id="538" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi4ELb1ELS0_0ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i885_ifconv:52  %and_ln786 = and i1 %p_Result_190, %deleted_ones

]]></Node>
<StgValue><ssdm name="and_ln786"/></StgValue>
</operation>

<operation id="539" st_id="17" stage="1" lat="3">
<core>XPM_MEMORY</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="16" op_0_bw="17">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit890_ifconv:1  %whf_V_load = load i16* %whf_V_addr, align 2

]]></Node>
<StgValue><ssdm name="whf_V_load"/></StgValue>
</operation>

<operation id="540" st_id="17" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit817_ifconv:3  %r_V_30 = mul nsw i32 %r_V_18, %sext_ln1118_8

]]></Node>
<StgValue><ssdm name="r_V_30"/></StgValue>
</operation>

<operation id="541" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="28" op_0_bw="28" op_1_bw="16" op_2_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit817_ifconv:5  %lhs_V_8 = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %p_Val2_197, i12 0)

]]></Node>
<StgValue><ssdm name="lhs_V_8"/></StgValue>
</operation>

<operation id="542" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="32" op_0_bw="28">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit817_ifconv:6  %sext_ln728_4 = sext i28 %lhs_V_8 to i32

]]></Node>
<StgValue><ssdm name="sext_ln728_4"/></StgValue>
</operation>

<operation id="543" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit817_ifconv:7  %ret_V_6 = add i32 %r_V_30, %sext_ln728_4

]]></Node>
<StgValue><ssdm name="ret_V_6"/></StgValue>
</operation>

<operation id="544" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit817_ifconv:8  %p_Result_194 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %ret_V_6, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_194"/></StgValue>
</operation>

<operation id="545" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit817_ifconv:9  %p_Val2_200 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %ret_V_6, i32 12, i32 27)

]]></Node>
<StgValue><ssdm name="p_Val2_200"/></StgValue>
</operation>

<operation id="546" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit817_ifconv:10  %p_Result_195 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %ret_V_6, i32 27)

]]></Node>
<StgValue><ssdm name="p_Result_195"/></StgValue>
</operation>

<operation id="547" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit817_ifconv:11  %tmp_396 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %r_V_30, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_396"/></StgValue>
</operation>

<operation id="548" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="16" op_0_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit817_ifconv:12  %zext_ln415_10 = zext i1 %tmp_396 to i16

]]></Node>
<StgValue><ssdm name="zext_ln415_10"/></StgValue>
</operation>

<operation id="549" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit817_ifconv:13  %p_Val2_201 = add i16 %p_Val2_200, %zext_ln415_10

]]></Node>
<StgValue><ssdm name="p_Val2_201"/></StgValue>
</operation>

<operation id="550" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit817_ifconv:15  %tmp_397 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_201, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_397"/></StgValue>
</operation>

<operation id="551" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit817_ifconv:16  %xor_ln416_20 = xor i1 %tmp_397, true

]]></Node>
<StgValue><ssdm name="xor_ln416_20"/></StgValue>
</operation>

<operation id="552" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit817_ifconv:17  %carry_25 = and i1 %p_Result_195, %xor_ln416_20

]]></Node>
<StgValue><ssdm name="carry_25"/></StgValue>
</operation>

<operation id="553" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit817_ifconv:18  %p_Result_196 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_201, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_196"/></StgValue>
</operation>

<operation id="554" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="3" op_0_bw="3" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit817_ifconv:19  %tmp_27 = call i3 @_ssdm_op_PartSelect.i3.i32.i32.i32(i32 %ret_V_6, i32 29, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="555" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit817_ifconv:20  %Range2_all_ones_28 = icmp eq i3 %tmp_27, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_28"/></StgValue>
</operation>

<operation id="556" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="4" op_0_bw="4" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit817_ifconv:21  %tmp_28 = call i4 @_ssdm_op_PartSelect.i4.i32.i32.i32(i32 %ret_V_6, i32 28, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="557" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit817_ifconv:22  %Range1_all_ones_27 = icmp eq i4 %tmp_28, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_27"/></StgValue>
</operation>

<operation id="558" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit817_ifconv:23  %Range1_all_zeros_20 = icmp eq i4 %tmp_28, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_20"/></StgValue>
</operation>

<operation id="559" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit817_ifconv:24  %deleted_zeros_11 = select i1 %carry_25, i1 %Range1_all_ones_27, i1 %Range1_all_zeros_20

]]></Node>
<StgValue><ssdm name="deleted_zeros_11"/></StgValue>
</operation>

<operation id="560" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit817_ifconv:25  %tmp_399 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %ret_V_6, i32 28)

]]></Node>
<StgValue><ssdm name="tmp_399"/></StgValue>
</operation>

<operation id="561" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit817_ifconv:26  %xor_ln779_7 = xor i1 %tmp_399, true

]]></Node>
<StgValue><ssdm name="xor_ln779_7"/></StgValue>
</operation>

<operation id="562" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit817_ifconv:27  %and_ln779_3 = and i1 %Range2_all_ones_28, %xor_ln779_7

]]></Node>
<StgValue><ssdm name="and_ln779_3"/></StgValue>
</operation>

<operation id="563" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit817_ifconv:28  %deleted_ones_18 = select i1 %carry_25, i1 %and_ln779_3, i1 %Range1_all_ones_27

]]></Node>
<StgValue><ssdm name="deleted_ones_18"/></StgValue>
</operation>

<operation id="564" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit817_ifconv:30  %xor_ln785_18 = xor i1 %deleted_zeros_11, true

]]></Node>
<StgValue><ssdm name="xor_ln785_18"/></StgValue>
</operation>

<operation id="565" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit817_ifconv:31  %or_ln785_7 = or i1 %p_Result_196, %xor_ln785_18

]]></Node>
<StgValue><ssdm name="or_ln785_7"/></StgValue>
</operation>

<operation id="566" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit817_ifconv:32  %xor_ln785_19 = xor i1 %p_Result_194, true

]]></Node>
<StgValue><ssdm name="xor_ln785_19"/></StgValue>
</operation>

<operation id="567" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit817_ifconv:33  %overflow_18 = and i1 %or_ln785_7, %xor_ln785_19

]]></Node>
<StgValue><ssdm name="overflow_18"/></StgValue>
</operation>

<operation id="568" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit817_ifconv:34  %and_ln786_17 = and i1 %p_Result_196, %deleted_ones_18

]]></Node>
<StgValue><ssdm name="and_ln786_17"/></StgValue>
</operation>

<operation id="569" st_id="17" stage="1" lat="3">
<core>XPM_MEMORY</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="16" op_0_bw="17">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit744_ifconv:1  %whg_V_load = load i16* %whg_V_addr, align 2

]]></Node>
<StgValue><ssdm name="whg_V_load"/></StgValue>
</operation>

<operation id="570" st_id="17" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit671_ifconv:3  %r_V_32 = mul nsw i32 %r_V_18, %sext_ln1118_10

]]></Node>
<StgValue><ssdm name="r_V_32"/></StgValue>
</operation>

<operation id="571" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="28" op_0_bw="28" op_1_bw="16" op_2_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit671_ifconv:5  %lhs_V_11 = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %p_Val2_211, i12 0)

]]></Node>
<StgValue><ssdm name="lhs_V_11"/></StgValue>
</operation>

<operation id="572" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="32" op_0_bw="28">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit671_ifconv:6  %sext_ln728_6 = sext i28 %lhs_V_11 to i32

]]></Node>
<StgValue><ssdm name="sext_ln728_6"/></StgValue>
</operation>

<operation id="573" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit671_ifconv:7  %ret_V_8 = add i32 %r_V_32, %sext_ln728_6

]]></Node>
<StgValue><ssdm name="ret_V_8"/></StgValue>
</operation>

<operation id="574" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit671_ifconv:8  %p_Result_200 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %ret_V_8, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_200"/></StgValue>
</operation>

<operation id="575" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit671_ifconv:9  %p_Val2_214 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %ret_V_8, i32 12, i32 27)

]]></Node>
<StgValue><ssdm name="p_Val2_214"/></StgValue>
</operation>

<operation id="576" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit671_ifconv:10  %p_Result_201 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %ret_V_8, i32 27)

]]></Node>
<StgValue><ssdm name="p_Result_201"/></StgValue>
</operation>

<operation id="577" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit671_ifconv:11  %tmp_410 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %r_V_32, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_410"/></StgValue>
</operation>

<operation id="578" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="16" op_0_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit671_ifconv:12  %zext_ln415_12 = zext i1 %tmp_410 to i16

]]></Node>
<StgValue><ssdm name="zext_ln415_12"/></StgValue>
</operation>

<operation id="579" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit671_ifconv:13  %p_Val2_215 = add i16 %p_Val2_214, %zext_ln415_12

]]></Node>
<StgValue><ssdm name="p_Val2_215"/></StgValue>
</operation>

<operation id="580" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit671_ifconv:15  %tmp_411 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_215, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_411"/></StgValue>
</operation>

<operation id="581" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit671_ifconv:16  %xor_ln416_22 = xor i1 %tmp_411, true

]]></Node>
<StgValue><ssdm name="xor_ln416_22"/></StgValue>
</operation>

<operation id="582" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit671_ifconv:17  %carry_29 = and i1 %p_Result_201, %xor_ln416_22

]]></Node>
<StgValue><ssdm name="carry_29"/></StgValue>
</operation>

<operation id="583" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit671_ifconv:18  %p_Result_202 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_215, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_202"/></StgValue>
</operation>

<operation id="584" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="3" op_0_bw="3" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit671_ifconv:19  %tmp_31 = call i3 @_ssdm_op_PartSelect.i3.i32.i32.i32(i32 %ret_V_8, i32 29, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="585" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit671_ifconv:20  %Range2_all_ones_30 = icmp eq i3 %tmp_31, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_30"/></StgValue>
</operation>

<operation id="586" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="4" op_0_bw="4" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit671_ifconv:21  %tmp_32 = call i4 @_ssdm_op_PartSelect.i4.i32.i32.i32(i32 %ret_V_8, i32 28, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="587" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit671_ifconv:22  %Range1_all_ones_30 = icmp eq i4 %tmp_32, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_30"/></StgValue>
</operation>

<operation id="588" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit671_ifconv:23  %Range1_all_zeros_22 = icmp eq i4 %tmp_32, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_22"/></StgValue>
</operation>

<operation id="589" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit671_ifconv:24  %deleted_zeros_13 = select i1 %carry_29, i1 %Range1_all_ones_30, i1 %Range1_all_zeros_22

]]></Node>
<StgValue><ssdm name="deleted_zeros_13"/></StgValue>
</operation>

<operation id="590" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit671_ifconv:25  %tmp_413 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %ret_V_8, i32 28)

]]></Node>
<StgValue><ssdm name="tmp_413"/></StgValue>
</operation>

<operation id="591" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit671_ifconv:26  %xor_ln779_9 = xor i1 %tmp_413, true

]]></Node>
<StgValue><ssdm name="xor_ln779_9"/></StgValue>
</operation>

<operation id="592" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit671_ifconv:27  %and_ln779_5 = and i1 %Range2_all_ones_30, %xor_ln779_9

]]></Node>
<StgValue><ssdm name="and_ln779_5"/></StgValue>
</operation>

<operation id="593" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit671_ifconv:28  %deleted_ones_21 = select i1 %carry_29, i1 %and_ln779_5, i1 %Range1_all_ones_30

]]></Node>
<StgValue><ssdm name="deleted_ones_21"/></StgValue>
</operation>

<operation id="594" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit671_ifconv:30  %xor_ln785_22 = xor i1 %deleted_zeros_13, true

]]></Node>
<StgValue><ssdm name="xor_ln785_22"/></StgValue>
</operation>

<operation id="595" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit671_ifconv:31  %or_ln785_9 = or i1 %p_Result_202, %xor_ln785_22

]]></Node>
<StgValue><ssdm name="or_ln785_9"/></StgValue>
</operation>

<operation id="596" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit671_ifconv:32  %xor_ln785_23 = xor i1 %p_Result_200, true

]]></Node>
<StgValue><ssdm name="xor_ln785_23"/></StgValue>
</operation>

<operation id="597" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit671_ifconv:33  %overflow_21 = and i1 %or_ln785_9, %xor_ln785_23

]]></Node>
<StgValue><ssdm name="overflow_21"/></StgValue>
</operation>

<operation id="598" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit671_ifconv:34  %and_ln786_21 = and i1 %p_Result_202, %deleted_ones_21

]]></Node>
<StgValue><ssdm name="and_ln786_21"/></StgValue>
</operation>

<operation id="599" st_id="17" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit598_ifconv:3  %r_V_33 = mul nsw i32 %r_V_20, %sext_ln1118_11

]]></Node>
<StgValue><ssdm name="r_V_33"/></StgValue>
</operation>

<operation id="600" st_id="17" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit525_ifconv:3  %r_V_34 = mul nsw i32 %r_V_18, %sext_ln1118_12

]]></Node>
<StgValue><ssdm name="r_V_34"/></StgValue>
</operation>

<operation id="601" st_id="17" stage="1" lat="3">
<core>XPM_MEMORY</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="16" op_0_bw="17">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit452_ifconv:1  %who_V_load = load i16* %who_V_addr, align 2

]]></Node>
<StgValue><ssdm name="who_V_load"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="602" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="0" op_0_bw="16" op_1_bw="15" op_2_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi4ELb1ELS0_0ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i885_ifconv:32  store i16 %p_Val2_183, i16* %LSTM_f_V_addr_3, align 2

]]></Node>
<StgValue><ssdm name="store_ln66"/></StgValue>
</operation>

<operation id="603" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi4ELb1ELS0_0ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i885_ifconv:47  %and_ln781 = and i1 %carry_21, %Range1_all_ones

]]></Node>
<StgValue><ssdm name="and_ln781"/></StgValue>
</operation>

<operation id="604" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi4ELb1ELS0_0ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i885_ifconv:53  %or_ln786_5 = or i1 %and_ln781, %and_ln786

]]></Node>
<StgValue><ssdm name="or_ln786_5"/></StgValue>
</operation>

<operation id="605" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi4ELb1ELS0_0ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i885_ifconv:54  %xor_ln786_7 = xor i1 %or_ln786_5, true

]]></Node>
<StgValue><ssdm name="xor_ln786_7"/></StgValue>
</operation>

<operation id="606" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi4ELb1ELS0_0ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i885_ifconv:55  %underflow = and i1 %p_Result_188, %xor_ln786_7

]]></Node>
<StgValue><ssdm name="underflow"/></StgValue>
</operation>

<operation id="607" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi4ELb1ELS0_0ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i885_ifconv:56  %or_ln340_20 = or i1 %underflow, %overflow

]]></Node>
<StgValue><ssdm name="or_ln340_20"/></StgValue>
</operation>

<operation id="608" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi4ELb1ELS0_0ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i885_ifconv:57  br i1 %or_ln340_20, label %3, label %_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit890_ifconv

]]></Node>
<StgValue><ssdm name="br_ln66"/></StgValue>
</operation>

<operation id="609" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %overflow, label %4, label %5

]]></Node>
<StgValue><ssdm name="br_ln66"/></StgValue>
</operation>

<operation id="610" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_20" val="1"/>
<literal name="overflow" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %underflow, label %6, label %._crit_edge3505

]]></Node>
<StgValue><ssdm name="br_ln66"/></StgValue>
</operation>

<operation id="611" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_20" val="1"/>
<literal name="overflow" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge3505:0  br label %_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit890_ifconv

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="612" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="32" op_0_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit890_ifconv:2  %sext_ln1118_7 = sext i16 %whf_V_load to i32

]]></Node>
<StgValue><ssdm name="sext_ln1118_7"/></StgValue>
</operation>

<operation id="613" st_id="18" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit890_ifconv:3  %r_V_29 = mul nsw i32 %r_V_20, %sext_ln1118_7

]]></Node>
<StgValue><ssdm name="r_V_29"/></StgValue>
</operation>

<operation id="614" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="0" op_0_bw="16" op_1_bw="15" op_2_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit817_ifconv:14  store i16 %p_Val2_201, i16* %LSTM_g_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="615" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit817_ifconv:29  %and_ln781_6 = and i1 %carry_25, %Range1_all_ones_27

]]></Node>
<StgValue><ssdm name="and_ln781_6"/></StgValue>
</operation>

<operation id="616" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit817_ifconv:35  %or_ln786_7 = or i1 %and_ln781_6, %and_ln786_17

]]></Node>
<StgValue><ssdm name="or_ln786_7"/></StgValue>
</operation>

<operation id="617" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit817_ifconv:36  %xor_ln786_11 = xor i1 %or_ln786_7, true

]]></Node>
<StgValue><ssdm name="xor_ln786_11"/></StgValue>
</operation>

<operation id="618" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit817_ifconv:37  %underflow_18 = and i1 %p_Result_194, %xor_ln786_11

]]></Node>
<StgValue><ssdm name="underflow_18"/></StgValue>
</operation>

<operation id="619" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit817_ifconv:38  %or_ln340_25 = or i1 %underflow_18, %overflow_18

]]></Node>
<StgValue><ssdm name="or_ln340_25"/></StgValue>
</operation>

<operation id="620" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit817_ifconv:39  br i1 %or_ln340_25, label %11, label %_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit744_ifconv

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>

<operation id="621" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %overflow_18, label %12, label %13

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>

<operation id="622" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_25" val="1"/>
<literal name="overflow_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %underflow_18, label %14, label %._crit_edge3509

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>

<operation id="623" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_25" val="1"/>
<literal name="overflow_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge3509:0  br label %_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit744_ifconv

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="624" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="32" op_0_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit744_ifconv:2  %sext_ln1118_9 = sext i16 %whg_V_load to i32

]]></Node>
<StgValue><ssdm name="sext_ln1118_9"/></StgValue>
</operation>

<operation id="625" st_id="18" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit744_ifconv:3  %r_V_31 = mul nsw i32 %r_V_20, %sext_ln1118_9

]]></Node>
<StgValue><ssdm name="r_V_31"/></StgValue>
</operation>

<operation id="626" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="0" op_0_bw="16" op_1_bw="15" op_2_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit671_ifconv:14  store i16 %p_Val2_215, i16* %LSTM_i_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="store_ln72"/></StgValue>
</operation>

<operation id="627" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit671_ifconv:29  %and_ln781_8 = and i1 %carry_29, %Range1_all_ones_30

]]></Node>
<StgValue><ssdm name="and_ln781_8"/></StgValue>
</operation>

<operation id="628" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit671_ifconv:35  %or_ln786_9 = or i1 %and_ln781_8, %and_ln786_21

]]></Node>
<StgValue><ssdm name="or_ln786_9"/></StgValue>
</operation>

<operation id="629" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit671_ifconv:36  %xor_ln786_13 = xor i1 %or_ln786_9, true

]]></Node>
<StgValue><ssdm name="xor_ln786_13"/></StgValue>
</operation>

<operation id="630" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit671_ifconv:37  %underflow_21 = and i1 %p_Result_200, %xor_ln786_13

]]></Node>
<StgValue><ssdm name="underflow_21"/></StgValue>
</operation>

<operation id="631" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit671_ifconv:38  %or_ln340_28 = or i1 %underflow_21, %overflow_21

]]></Node>
<StgValue><ssdm name="or_ln340_28"/></StgValue>
</operation>

<operation id="632" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit671_ifconv:39  br i1 %or_ln340_28, label %19, label %_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit598_ifconv

]]></Node>
<StgValue><ssdm name="br_ln72"/></StgValue>
</operation>

<operation id="633" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %overflow_21, label %20, label %21

]]></Node>
<StgValue><ssdm name="br_ln72"/></StgValue>
</operation>

<operation id="634" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_28" val="1"/>
<literal name="overflow_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %underflow_21, label %22, label %._crit_edge3513

]]></Node>
<StgValue><ssdm name="br_ln72"/></StgValue>
</operation>

<operation id="635" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_28" val="1"/>
<literal name="overflow_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge3513:0  br label %_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit598_ifconv

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="636" st_id="18" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit598_ifconv:3  %r_V_33 = mul nsw i32 %r_V_20, %sext_ln1118_11

]]></Node>
<StgValue><ssdm name="r_V_33"/></StgValue>
</operation>

<operation id="637" st_id="18" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit525_ifconv:3  %r_V_34 = mul nsw i32 %r_V_18, %sext_ln1118_12

]]></Node>
<StgValue><ssdm name="r_V_34"/></StgValue>
</operation>

<operation id="638" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="28" op_0_bw="28" op_1_bw="16" op_2_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit525_ifconv:5  %lhs_V_13 = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %p_Val2_221, i12 0)

]]></Node>
<StgValue><ssdm name="lhs_V_13"/></StgValue>
</operation>

<operation id="639" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="32" op_0_bw="28">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit525_ifconv:6  %sext_ln728_8 = sext i28 %lhs_V_13 to i32

]]></Node>
<StgValue><ssdm name="sext_ln728_8"/></StgValue>
</operation>

<operation id="640" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit525_ifconv:7  %ret_V_10 = add i32 %r_V_34, %sext_ln728_8

]]></Node>
<StgValue><ssdm name="ret_V_10"/></StgValue>
</operation>

<operation id="641" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit525_ifconv:8  %p_Result_206 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %ret_V_10, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_206"/></StgValue>
</operation>

<operation id="642" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit525_ifconv:9  %p_Val2_224 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %ret_V_10, i32 12, i32 27)

]]></Node>
<StgValue><ssdm name="p_Val2_224"/></StgValue>
</operation>

<operation id="643" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit525_ifconv:10  %p_Result_207 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %ret_V_10, i32 27)

]]></Node>
<StgValue><ssdm name="p_Result_207"/></StgValue>
</operation>

<operation id="644" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit525_ifconv:11  %tmp_422 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %r_V_34, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_422"/></StgValue>
</operation>

<operation id="645" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="16" op_0_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit525_ifconv:12  %zext_ln415_14 = zext i1 %tmp_422 to i16

]]></Node>
<StgValue><ssdm name="zext_ln415_14"/></StgValue>
</operation>

<operation id="646" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit525_ifconv:13  %p_Val2_225 = add i16 %p_Val2_224, %zext_ln415_14

]]></Node>
<StgValue><ssdm name="p_Val2_225"/></StgValue>
</operation>

<operation id="647" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit525_ifconv:15  %tmp_423 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_225, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_423"/></StgValue>
</operation>

<operation id="648" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit525_ifconv:16  %xor_ln416_24 = xor i1 %tmp_423, true

]]></Node>
<StgValue><ssdm name="xor_ln416_24"/></StgValue>
</operation>

<operation id="649" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit525_ifconv:17  %carry_33 = and i1 %p_Result_207, %xor_ln416_24

]]></Node>
<StgValue><ssdm name="carry_33"/></StgValue>
</operation>

<operation id="650" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit525_ifconv:18  %p_Result_208 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_225, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_208"/></StgValue>
</operation>

<operation id="651" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="3" op_0_bw="3" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit525_ifconv:19  %tmp_35 = call i3 @_ssdm_op_PartSelect.i3.i32.i32.i32(i32 %ret_V_10, i32 29, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="652" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit525_ifconv:20  %Range2_all_ones_32 = icmp eq i3 %tmp_35, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_32"/></StgValue>
</operation>

<operation id="653" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="4" op_0_bw="4" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit525_ifconv:21  %tmp_36 = call i4 @_ssdm_op_PartSelect.i4.i32.i32.i32(i32 %ret_V_10, i32 28, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="654" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit525_ifconv:22  %Range1_all_ones_32 = icmp eq i4 %tmp_36, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_32"/></StgValue>
</operation>

<operation id="655" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit525_ifconv:23  %Range1_all_zeros_24 = icmp eq i4 %tmp_36, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_24"/></StgValue>
</operation>

<operation id="656" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit525_ifconv:24  %deleted_zeros_15 = select i1 %carry_33, i1 %Range1_all_ones_32, i1 %Range1_all_zeros_24

]]></Node>
<StgValue><ssdm name="deleted_zeros_15"/></StgValue>
</operation>

<operation id="657" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit525_ifconv:25  %tmp_425 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %ret_V_10, i32 28)

]]></Node>
<StgValue><ssdm name="tmp_425"/></StgValue>
</operation>

<operation id="658" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit525_ifconv:26  %xor_ln779_11 = xor i1 %tmp_425, true

]]></Node>
<StgValue><ssdm name="xor_ln779_11"/></StgValue>
</operation>

<operation id="659" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit525_ifconv:27  %and_ln779_7 = and i1 %Range2_all_ones_32, %xor_ln779_11

]]></Node>
<StgValue><ssdm name="and_ln779_7"/></StgValue>
</operation>

<operation id="660" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit525_ifconv:28  %deleted_ones_23 = select i1 %carry_33, i1 %and_ln779_7, i1 %Range1_all_ones_32

]]></Node>
<StgValue><ssdm name="deleted_ones_23"/></StgValue>
</operation>

<operation id="661" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit525_ifconv:30  %xor_ln785_26 = xor i1 %deleted_zeros_15, true

]]></Node>
<StgValue><ssdm name="xor_ln785_26"/></StgValue>
</operation>

<operation id="662" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit525_ifconv:31  %or_ln785_11 = or i1 %p_Result_208, %xor_ln785_26

]]></Node>
<StgValue><ssdm name="or_ln785_11"/></StgValue>
</operation>

<operation id="663" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit525_ifconv:32  %xor_ln785_27 = xor i1 %p_Result_206, true

]]></Node>
<StgValue><ssdm name="xor_ln785_27"/></StgValue>
</operation>

<operation id="664" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit525_ifconv:33  %overflow_23 = and i1 %or_ln785_11, %xor_ln785_27

]]></Node>
<StgValue><ssdm name="overflow_23"/></StgValue>
</operation>

<operation id="665" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit525_ifconv:34  %and_ln786_25 = and i1 %p_Result_208, %deleted_ones_23

]]></Node>
<StgValue><ssdm name="and_ln786_25"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="666" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_20" val="1"/>
<literal name="overflow" val="0"/>
<literal name="underflow" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="0" op_0_bw="16" op_1_bw="15" op_2_bw="16" op_3_bw="0">
<![CDATA[
:0  store i16 -32768, i16* %LSTM_f_V_addr_3, align 2

]]></Node>
<StgValue><ssdm name="store_ln66"/></StgValue>
</operation>

<operation id="667" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_20" val="1"/>
<literal name="overflow" val="0"/>
<literal name="underflow" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge3505

]]></Node>
<StgValue><ssdm name="br_ln66"/></StgValue>
</operation>

<operation id="668" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_20" val="1"/>
<literal name="overflow" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="0" op_0_bw="16" op_1_bw="15" op_2_bw="16" op_3_bw="0">
<![CDATA[
:0  store i16 32767, i16* %LSTM_f_V_addr_3, align 2

]]></Node>
<StgValue><ssdm name="store_ln66"/></StgValue>
</operation>

<operation id="669" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_20" val="1"/>
<literal name="overflow" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit890_ifconv

]]></Node>
<StgValue><ssdm name="br_ln66"/></StgValue>
</operation>

<operation id="670" st_id="19" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit890_ifconv:3  %r_V_29 = mul nsw i32 %r_V_20, %sext_ln1118_7

]]></Node>
<StgValue><ssdm name="r_V_29"/></StgValue>
</operation>

<operation id="671" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_25" val="1"/>
<literal name="overflow_18" val="0"/>
<literal name="underflow_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="0" op_0_bw="16" op_1_bw="15" op_2_bw="16" op_3_bw="0">
<![CDATA[
:0  store i16 -32768, i16* %LSTM_g_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="672" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_25" val="1"/>
<literal name="overflow_18" val="0"/>
<literal name="underflow_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge3509

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>

<operation id="673" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_25" val="1"/>
<literal name="overflow_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="0" op_0_bw="16" op_1_bw="15" op_2_bw="16" op_3_bw="0">
<![CDATA[
:0  store i16 32767, i16* %LSTM_g_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="674" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_25" val="1"/>
<literal name="overflow_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit744_ifconv

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>

<operation id="675" st_id="19" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit744_ifconv:3  %r_V_31 = mul nsw i32 %r_V_20, %sext_ln1118_9

]]></Node>
<StgValue><ssdm name="r_V_31"/></StgValue>
</operation>

<operation id="676" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_28" val="1"/>
<literal name="overflow_21" val="0"/>
<literal name="underflow_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="0" op_0_bw="16" op_1_bw="15" op_2_bw="16" op_3_bw="0">
<![CDATA[
:0  store i16 -32768, i16* %LSTM_i_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="store_ln72"/></StgValue>
</operation>

<operation id="677" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_28" val="1"/>
<literal name="overflow_21" val="0"/>
<literal name="underflow_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge3513

]]></Node>
<StgValue><ssdm name="br_ln72"/></StgValue>
</operation>

<operation id="678" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_28" val="1"/>
<literal name="overflow_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="0" op_0_bw="16" op_1_bw="15" op_2_bw="16" op_3_bw="0">
<![CDATA[
:0  store i16 32767, i16* %LSTM_i_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="store_ln72"/></StgValue>
</operation>

<operation id="679" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_28" val="1"/>
<literal name="overflow_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit598_ifconv

]]></Node>
<StgValue><ssdm name="br_ln72"/></StgValue>
</operation>

<operation id="680" st_id="19" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit598_ifconv:3  %r_V_33 = mul nsw i32 %r_V_20, %sext_ln1118_11

]]></Node>
<StgValue><ssdm name="r_V_33"/></StgValue>
</operation>

<operation id="681" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit598_ifconv:11  %tmp_416 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %r_V_33, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_416"/></StgValue>
</operation>

<operation id="682" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="0" op_0_bw="16" op_1_bw="15" op_2_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit525_ifconv:14  store i16 %p_Val2_225, i16* %LSTM_o_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="683" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit525_ifconv:29  %and_ln781_10 = and i1 %carry_33, %Range1_all_ones_32

]]></Node>
<StgValue><ssdm name="and_ln781_10"/></StgValue>
</operation>

<operation id="684" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit525_ifconv:35  %or_ln786_11 = or i1 %and_ln781_10, %and_ln786_25

]]></Node>
<StgValue><ssdm name="or_ln786_11"/></StgValue>
</operation>

<operation id="685" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit525_ifconv:36  %xor_ln786_15 = xor i1 %or_ln786_11, true

]]></Node>
<StgValue><ssdm name="xor_ln786_15"/></StgValue>
</operation>

<operation id="686" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit525_ifconv:37  %underflow_23 = and i1 %p_Result_206, %xor_ln786_15

]]></Node>
<StgValue><ssdm name="underflow_23"/></StgValue>
</operation>

<operation id="687" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit525_ifconv:38  %or_ln340_30 = or i1 %underflow_23, %overflow_23

]]></Node>
<StgValue><ssdm name="or_ln340_30"/></StgValue>
</operation>

<operation id="688" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit525_ifconv:39  br i1 %or_ln340_30, label %27, label %_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit452_ifconv

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>

<operation id="689" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %overflow_23, label %28, label %29

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>

<operation id="690" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_30" val="1"/>
<literal name="overflow_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %underflow_23, label %30, label %._crit_edge3517

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>

<operation id="691" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_30" val="1"/>
<literal name="overflow_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge3517:0  br label %_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit452_ifconv

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="692" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="32" op_0_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit452_ifconv:2  %sext_ln1118_13 = sext i16 %who_V_load to i32

]]></Node>
<StgValue><ssdm name="sext_ln1118_13"/></StgValue>
</operation>

<operation id="693" st_id="19" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit452_ifconv:3  %r_V_35 = mul nsw i32 %r_V_20, %sext_ln1118_13

]]></Node>
<StgValue><ssdm name="r_V_35"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="694" st_id="20" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit890_ifconv:3  %r_V_29 = mul nsw i32 %r_V_20, %sext_ln1118_7

]]></Node>
<StgValue><ssdm name="r_V_29"/></StgValue>
</operation>

<operation id="695" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="16" op_0_bw="15" op_1_bw="0" op_2_bw="0" op_3_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit890_ifconv:4  %p_Val2_188 = load i16* %LSTM_f_V_addr_3, align 2

]]></Node>
<StgValue><ssdm name="p_Val2_188"/></StgValue>
</operation>

<operation id="696" st_id="20" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit744_ifconv:3  %r_V_31 = mul nsw i32 %r_V_20, %sext_ln1118_9

]]></Node>
<StgValue><ssdm name="r_V_31"/></StgValue>
</operation>

<operation id="697" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="16" op_0_bw="15" op_1_bw="0" op_2_bw="0" op_3_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit744_ifconv:4  %p_Val2_206 = load i16* %LSTM_g_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="p_Val2_206"/></StgValue>
</operation>

<operation id="698" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="16" op_0_bw="15" op_1_bw="0" op_2_bw="0" op_3_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit598_ifconv:4  %p_Val2_216 = load i16* %LSTM_i_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="p_Val2_216"/></StgValue>
</operation>

<operation id="699" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_30" val="1"/>
<literal name="overflow_23" val="0"/>
<literal name="underflow_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="0" op_0_bw="16" op_1_bw="15" op_2_bw="16" op_3_bw="0">
<![CDATA[
:0  store i16 -32768, i16* %LSTM_o_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="700" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_30" val="1"/>
<literal name="overflow_23" val="0"/>
<literal name="underflow_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge3517

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>

<operation id="701" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_30" val="1"/>
<literal name="overflow_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="0" op_0_bw="16" op_1_bw="15" op_2_bw="16" op_3_bw="0">
<![CDATA[
:0  store i16 32767, i16* %LSTM_o_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="702" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_30" val="1"/>
<literal name="overflow_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit452_ifconv

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>

<operation id="703" st_id="20" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit452_ifconv:3  %r_V_35 = mul nsw i32 %r_V_20, %sext_ln1118_13

]]></Node>
<StgValue><ssdm name="r_V_35"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="704" st_id="21" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit890_ifconv:3  %r_V_29 = mul nsw i32 %r_V_20, %sext_ln1118_7

]]></Node>
<StgValue><ssdm name="r_V_29"/></StgValue>
</operation>

<operation id="705" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="16" op_0_bw="15" op_1_bw="0" op_2_bw="0" op_3_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit890_ifconv:4  %p_Val2_188 = load i16* %LSTM_f_V_addr_3, align 2

]]></Node>
<StgValue><ssdm name="p_Val2_188"/></StgValue>
</operation>

<operation id="706" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="28" op_0_bw="28" op_1_bw="16" op_2_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit890_ifconv:5  %lhs_V_6 = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %p_Val2_188, i12 0)

]]></Node>
<StgValue><ssdm name="lhs_V_6"/></StgValue>
</operation>

<operation id="707" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="32" op_0_bw="28">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit890_ifconv:6  %sext_ln728_3 = sext i28 %lhs_V_6 to i32

]]></Node>
<StgValue><ssdm name="sext_ln728_3"/></StgValue>
</operation>

<operation id="708" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit890_ifconv:7  %ret_V_5 = add i32 %r_V_29, %sext_ln728_3

]]></Node>
<StgValue><ssdm name="ret_V_5"/></StgValue>
</operation>

<operation id="709" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit890_ifconv:8  %p_Result_191 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %ret_V_5, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_191"/></StgValue>
</operation>

<operation id="710" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit890_ifconv:9  %p_Val2_191 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %ret_V_5, i32 12, i32 27)

]]></Node>
<StgValue><ssdm name="p_Val2_191"/></StgValue>
</operation>

<operation id="711" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit890_ifconv:11  %tmp_388 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %r_V_29, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_388"/></StgValue>
</operation>

<operation id="712" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="3" op_0_bw="3" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit890_ifconv:19  %tmp_25 = call i3 @_ssdm_op_PartSelect.i3.i32.i32.i32(i32 %ret_V_5, i32 29, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="713" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit890_ifconv:20  %Range2_all_ones_27 = icmp eq i3 %tmp_25, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_27"/></StgValue>
</operation>

<operation id="714" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="4" op_0_bw="4" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit890_ifconv:21  %tmp_26 = call i4 @_ssdm_op_PartSelect.i4.i32.i32.i32(i32 %ret_V_5, i32 28, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="715" st_id="21" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit744_ifconv:3  %r_V_31 = mul nsw i32 %r_V_20, %sext_ln1118_9

]]></Node>
<StgValue><ssdm name="r_V_31"/></StgValue>
</operation>

<operation id="716" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="16" op_0_bw="15" op_1_bw="0" op_2_bw="0" op_3_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit744_ifconv:4  %p_Val2_206 = load i16* %LSTM_g_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="p_Val2_206"/></StgValue>
</operation>

<operation id="717" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="28" op_0_bw="28" op_1_bw="16" op_2_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit744_ifconv:5  %lhs_V_10 = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %p_Val2_206, i12 0)

]]></Node>
<StgValue><ssdm name="lhs_V_10"/></StgValue>
</operation>

<operation id="718" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="32" op_0_bw="28">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit744_ifconv:6  %sext_ln728_5 = sext i28 %lhs_V_10 to i32

]]></Node>
<StgValue><ssdm name="sext_ln728_5"/></StgValue>
</operation>

<operation id="719" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit744_ifconv:7  %ret_V_7 = add i32 %r_V_31, %sext_ln728_5

]]></Node>
<StgValue><ssdm name="ret_V_7"/></StgValue>
</operation>

<operation id="720" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit744_ifconv:8  %p_Result_197 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %ret_V_7, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_197"/></StgValue>
</operation>

<operation id="721" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit744_ifconv:9  %p_Val2_209 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %ret_V_7, i32 12, i32 27)

]]></Node>
<StgValue><ssdm name="p_Val2_209"/></StgValue>
</operation>

<operation id="722" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit744_ifconv:11  %tmp_404 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %r_V_31, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_404"/></StgValue>
</operation>

<operation id="723" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="3" op_0_bw="3" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit744_ifconv:19  %tmp_29 = call i3 @_ssdm_op_PartSelect.i3.i32.i32.i32(i32 %ret_V_7, i32 29, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="724" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit744_ifconv:20  %Range2_all_ones_29 = icmp eq i3 %tmp_29, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_29"/></StgValue>
</operation>

<operation id="725" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="4" op_0_bw="4" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit744_ifconv:21  %tmp_30 = call i4 @_ssdm_op_PartSelect.i4.i32.i32.i32(i32 %ret_V_7, i32 28, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="726" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="16" op_0_bw="15" op_1_bw="0" op_2_bw="0" op_3_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit598_ifconv:4  %p_Val2_216 = load i16* %LSTM_i_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="p_Val2_216"/></StgValue>
</operation>

<operation id="727" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="28" op_0_bw="28" op_1_bw="16" op_2_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit598_ifconv:5  %lhs_V_12 = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %p_Val2_216, i12 0)

]]></Node>
<StgValue><ssdm name="lhs_V_12"/></StgValue>
</operation>

<operation id="728" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="32" op_0_bw="28">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit598_ifconv:6  %sext_ln728_7 = sext i28 %lhs_V_12 to i32

]]></Node>
<StgValue><ssdm name="sext_ln728_7"/></StgValue>
</operation>

<operation id="729" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit598_ifconv:7  %ret_V_9 = add i32 %r_V_33, %sext_ln728_7

]]></Node>
<StgValue><ssdm name="ret_V_9"/></StgValue>
</operation>

<operation id="730" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit598_ifconv:8  %p_Result_203 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %ret_V_9, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_203"/></StgValue>
</operation>

<operation id="731" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit598_ifconv:9  %p_Val2_219 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %ret_V_9, i32 12, i32 27)

]]></Node>
<StgValue><ssdm name="p_Val2_219"/></StgValue>
</operation>

<operation id="732" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="3" op_0_bw="3" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit598_ifconv:19  %tmp_33 = call i3 @_ssdm_op_PartSelect.i3.i32.i32.i32(i32 %ret_V_9, i32 29, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="733" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit598_ifconv:20  %Range2_all_ones_31 = icmp eq i3 %tmp_33, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_31"/></StgValue>
</operation>

<operation id="734" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="4" op_0_bw="4" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit598_ifconv:21  %tmp_34 = call i4 @_ssdm_op_PartSelect.i4.i32.i32.i32(i32 %ret_V_9, i32 28, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="735" st_id="21" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit452_ifconv:3  %r_V_35 = mul nsw i32 %r_V_20, %sext_ln1118_13

]]></Node>
<StgValue><ssdm name="r_V_35"/></StgValue>
</operation>

<operation id="736" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="16" op_0_bw="15" op_1_bw="0" op_2_bw="0" op_3_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit452_ifconv:4  %p_Val2_226 = load i16* %LSTM_o_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="p_Val2_226"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="737" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit890_ifconv:10  %p_Result_192 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %ret_V_5, i32 27)

]]></Node>
<StgValue><ssdm name="p_Result_192"/></StgValue>
</operation>

<operation id="738" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="16" op_0_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit890_ifconv:12  %zext_ln415_9 = zext i1 %tmp_388 to i16

]]></Node>
<StgValue><ssdm name="zext_ln415_9"/></StgValue>
</operation>

<operation id="739" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit890_ifconv:13  %p_Val2_192 = add i16 %p_Val2_191, %zext_ln415_9

]]></Node>
<StgValue><ssdm name="p_Val2_192"/></StgValue>
</operation>

<operation id="740" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="0" op_0_bw="16" op_1_bw="15" op_2_bw="16" op_3_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit890_ifconv:14  store i16 %p_Val2_192, i16* %LSTM_f_V_addr_3, align 2

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="741" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit890_ifconv:15  %tmp_389 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_192, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_389"/></StgValue>
</operation>

<operation id="742" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit890_ifconv:16  %xor_ln416_19 = xor i1 %tmp_389, true

]]></Node>
<StgValue><ssdm name="xor_ln416_19"/></StgValue>
</operation>

<operation id="743" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit890_ifconv:17  %carry_23 = and i1 %p_Result_192, %xor_ln416_19

]]></Node>
<StgValue><ssdm name="carry_23"/></StgValue>
</operation>

<operation id="744" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit890_ifconv:18  %p_Result_193 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_192, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_193"/></StgValue>
</operation>

<operation id="745" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit890_ifconv:22  %Range1_all_ones_25 = icmp eq i4 %tmp_26, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_25"/></StgValue>
</operation>

<operation id="746" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit890_ifconv:23  %Range1_all_zeros_19 = icmp eq i4 %tmp_26, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_19"/></StgValue>
</operation>

<operation id="747" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit890_ifconv:24  %deleted_zeros_10 = select i1 %carry_23, i1 %Range1_all_ones_25, i1 %Range1_all_zeros_19

]]></Node>
<StgValue><ssdm name="deleted_zeros_10"/></StgValue>
</operation>

<operation id="748" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit890_ifconv:25  %tmp_391 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %ret_V_5, i32 28)

]]></Node>
<StgValue><ssdm name="tmp_391"/></StgValue>
</operation>

<operation id="749" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit890_ifconv:26  %xor_ln779_6 = xor i1 %tmp_391, true

]]></Node>
<StgValue><ssdm name="xor_ln779_6"/></StgValue>
</operation>

<operation id="750" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit890_ifconv:27  %and_ln779_2 = and i1 %Range2_all_ones_27, %xor_ln779_6

]]></Node>
<StgValue><ssdm name="and_ln779_2"/></StgValue>
</operation>

<operation id="751" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit890_ifconv:28  %deleted_ones_16 = select i1 %carry_23, i1 %and_ln779_2, i1 %Range1_all_ones_25

]]></Node>
<StgValue><ssdm name="deleted_ones_16"/></StgValue>
</operation>

<operation id="752" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit890_ifconv:29  %and_ln781_5 = and i1 %carry_23, %Range1_all_ones_25

]]></Node>
<StgValue><ssdm name="and_ln781_5"/></StgValue>
</operation>

<operation id="753" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit890_ifconv:30  %xor_ln785_14 = xor i1 %deleted_zeros_10, true

]]></Node>
<StgValue><ssdm name="xor_ln785_14"/></StgValue>
</operation>

<operation id="754" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit890_ifconv:31  %or_ln785_6 = or i1 %p_Result_193, %xor_ln785_14

]]></Node>
<StgValue><ssdm name="or_ln785_6"/></StgValue>
</operation>

<operation id="755" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit890_ifconv:32  %xor_ln785_15 = xor i1 %p_Result_191, true

]]></Node>
<StgValue><ssdm name="xor_ln785_15"/></StgValue>
</operation>

<operation id="756" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit890_ifconv:33  %overflow_16 = and i1 %or_ln785_6, %xor_ln785_15

]]></Node>
<StgValue><ssdm name="overflow_16"/></StgValue>
</operation>

<operation id="757" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit890_ifconv:34  %and_ln786_13 = and i1 %p_Result_193, %deleted_ones_16

]]></Node>
<StgValue><ssdm name="and_ln786_13"/></StgValue>
</operation>

<operation id="758" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit890_ifconv:35  %or_ln786_6 = or i1 %and_ln781_5, %and_ln786_13

]]></Node>
<StgValue><ssdm name="or_ln786_6"/></StgValue>
</operation>

<operation id="759" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit890_ifconv:36  %xor_ln786_10 = xor i1 %or_ln786_6, true

]]></Node>
<StgValue><ssdm name="xor_ln786_10"/></StgValue>
</operation>

<operation id="760" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit890_ifconv:37  %underflow_16 = and i1 %p_Result_191, %xor_ln786_10

]]></Node>
<StgValue><ssdm name="underflow_16"/></StgValue>
</operation>

<operation id="761" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit890_ifconv:38  %or_ln340_22 = or i1 %underflow_16, %overflow_16

]]></Node>
<StgValue><ssdm name="or_ln340_22"/></StgValue>
</operation>

<operation id="762" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit890_ifconv:39  br i1 %or_ln340_22, label %7, label %_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit817_ifconv

]]></Node>
<StgValue><ssdm name="br_ln67"/></StgValue>
</operation>

<operation id="763" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %overflow_16, label %8, label %9

]]></Node>
<StgValue><ssdm name="br_ln67"/></StgValue>
</operation>

<operation id="764" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_22" val="1"/>
<literal name="overflow_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %underflow_16, label %10, label %._crit_edge3507

]]></Node>
<StgValue><ssdm name="br_ln67"/></StgValue>
</operation>

<operation id="765" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_22" val="1"/>
<literal name="overflow_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge3507:0  br label %_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit817_ifconv

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="766" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit744_ifconv:10  %p_Result_198 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %ret_V_7, i32 27)

]]></Node>
<StgValue><ssdm name="p_Result_198"/></StgValue>
</operation>

<operation id="767" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="16" op_0_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit744_ifconv:12  %zext_ln415_11 = zext i1 %tmp_404 to i16

]]></Node>
<StgValue><ssdm name="zext_ln415_11"/></StgValue>
</operation>

<operation id="768" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit744_ifconv:13  %p_Val2_210 = add i16 %p_Val2_209, %zext_ln415_11

]]></Node>
<StgValue><ssdm name="p_Val2_210"/></StgValue>
</operation>

<operation id="769" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="0" op_0_bw="16" op_1_bw="15" op_2_bw="16" op_3_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit744_ifconv:14  store i16 %p_Val2_210, i16* %LSTM_g_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="770" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit744_ifconv:15  %tmp_405 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_210, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_405"/></StgValue>
</operation>

<operation id="771" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit744_ifconv:16  %xor_ln416_21 = xor i1 %tmp_405, true

]]></Node>
<StgValue><ssdm name="xor_ln416_21"/></StgValue>
</operation>

<operation id="772" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit744_ifconv:17  %carry_27 = and i1 %p_Result_198, %xor_ln416_21

]]></Node>
<StgValue><ssdm name="carry_27"/></StgValue>
</operation>

<operation id="773" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit744_ifconv:18  %p_Result_199 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_210, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_199"/></StgValue>
</operation>

<operation id="774" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit744_ifconv:22  %Range1_all_ones_29 = icmp eq i4 %tmp_30, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_29"/></StgValue>
</operation>

<operation id="775" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit744_ifconv:23  %Range1_all_zeros_21 = icmp eq i4 %tmp_30, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_21"/></StgValue>
</operation>

<operation id="776" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit744_ifconv:24  %deleted_zeros_12 = select i1 %carry_27, i1 %Range1_all_ones_29, i1 %Range1_all_zeros_21

]]></Node>
<StgValue><ssdm name="deleted_zeros_12"/></StgValue>
</operation>

<operation id="777" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit744_ifconv:25  %tmp_407 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %ret_V_7, i32 28)

]]></Node>
<StgValue><ssdm name="tmp_407"/></StgValue>
</operation>

<operation id="778" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit744_ifconv:26  %xor_ln779_8 = xor i1 %tmp_407, true

]]></Node>
<StgValue><ssdm name="xor_ln779_8"/></StgValue>
</operation>

<operation id="779" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit744_ifconv:27  %and_ln779_4 = and i1 %Range2_all_ones_29, %xor_ln779_8

]]></Node>
<StgValue><ssdm name="and_ln779_4"/></StgValue>
</operation>

<operation id="780" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit744_ifconv:28  %deleted_ones_20 = select i1 %carry_27, i1 %and_ln779_4, i1 %Range1_all_ones_29

]]></Node>
<StgValue><ssdm name="deleted_ones_20"/></StgValue>
</operation>

<operation id="781" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit744_ifconv:29  %and_ln781_7 = and i1 %carry_27, %Range1_all_ones_29

]]></Node>
<StgValue><ssdm name="and_ln781_7"/></StgValue>
</operation>

<operation id="782" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit744_ifconv:30  %xor_ln785_20 = xor i1 %deleted_zeros_12, true

]]></Node>
<StgValue><ssdm name="xor_ln785_20"/></StgValue>
</operation>

<operation id="783" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit744_ifconv:31  %or_ln785_8 = or i1 %p_Result_199, %xor_ln785_20

]]></Node>
<StgValue><ssdm name="or_ln785_8"/></StgValue>
</operation>

<operation id="784" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit744_ifconv:32  %xor_ln785_21 = xor i1 %p_Result_197, true

]]></Node>
<StgValue><ssdm name="xor_ln785_21"/></StgValue>
</operation>

<operation id="785" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit744_ifconv:33  %overflow_20 = and i1 %or_ln785_8, %xor_ln785_21

]]></Node>
<StgValue><ssdm name="overflow_20"/></StgValue>
</operation>

<operation id="786" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit744_ifconv:34  %and_ln786_19 = and i1 %p_Result_199, %deleted_ones_20

]]></Node>
<StgValue><ssdm name="and_ln786_19"/></StgValue>
</operation>

<operation id="787" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit744_ifconv:35  %or_ln786_8 = or i1 %and_ln781_7, %and_ln786_19

]]></Node>
<StgValue><ssdm name="or_ln786_8"/></StgValue>
</operation>

<operation id="788" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit744_ifconv:36  %xor_ln786_12 = xor i1 %or_ln786_8, true

]]></Node>
<StgValue><ssdm name="xor_ln786_12"/></StgValue>
</operation>

<operation id="789" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit744_ifconv:37  %underflow_20 = and i1 %p_Result_197, %xor_ln786_12

]]></Node>
<StgValue><ssdm name="underflow_20"/></StgValue>
</operation>

<operation id="790" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit744_ifconv:38  %or_ln340_26 = or i1 %underflow_20, %overflow_20

]]></Node>
<StgValue><ssdm name="or_ln340_26"/></StgValue>
</operation>

<operation id="791" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit744_ifconv:39  br i1 %or_ln340_26, label %15, label %_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit671_ifconv

]]></Node>
<StgValue><ssdm name="br_ln70"/></StgValue>
</operation>

<operation id="792" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %overflow_20, label %16, label %17

]]></Node>
<StgValue><ssdm name="br_ln70"/></StgValue>
</operation>

<operation id="793" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_26" val="1"/>
<literal name="overflow_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %underflow_20, label %18, label %._crit_edge3511

]]></Node>
<StgValue><ssdm name="br_ln70"/></StgValue>
</operation>

<operation id="794" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_26" val="1"/>
<literal name="overflow_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge3511:0  br label %_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit671_ifconv

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="795" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit598_ifconv:10  %p_Result_204 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %ret_V_9, i32 27)

]]></Node>
<StgValue><ssdm name="p_Result_204"/></StgValue>
</operation>

<operation id="796" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="16" op_0_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit598_ifconv:12  %zext_ln415_13 = zext i1 %tmp_416 to i16

]]></Node>
<StgValue><ssdm name="zext_ln415_13"/></StgValue>
</operation>

<operation id="797" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit598_ifconv:13  %p_Val2_220 = add i16 %p_Val2_219, %zext_ln415_13

]]></Node>
<StgValue><ssdm name="p_Val2_220"/></StgValue>
</operation>

<operation id="798" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="0" op_0_bw="16" op_1_bw="15" op_2_bw="16" op_3_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit598_ifconv:14  store i16 %p_Val2_220, i16* %LSTM_i_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="store_ln73"/></StgValue>
</operation>

<operation id="799" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit598_ifconv:15  %tmp_417 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_220, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_417"/></StgValue>
</operation>

<operation id="800" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit598_ifconv:16  %xor_ln416_23 = xor i1 %tmp_417, true

]]></Node>
<StgValue><ssdm name="xor_ln416_23"/></StgValue>
</operation>

<operation id="801" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit598_ifconv:17  %carry_31 = and i1 %p_Result_204, %xor_ln416_23

]]></Node>
<StgValue><ssdm name="carry_31"/></StgValue>
</operation>

<operation id="802" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit598_ifconv:18  %p_Result_205 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_220, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_205"/></StgValue>
</operation>

<operation id="803" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit598_ifconv:22  %Range1_all_ones_31 = icmp eq i4 %tmp_34, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_31"/></StgValue>
</operation>

<operation id="804" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit598_ifconv:23  %Range1_all_zeros_23 = icmp eq i4 %tmp_34, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_23"/></StgValue>
</operation>

<operation id="805" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit598_ifconv:24  %deleted_zeros_14 = select i1 %carry_31, i1 %Range1_all_ones_31, i1 %Range1_all_zeros_23

]]></Node>
<StgValue><ssdm name="deleted_zeros_14"/></StgValue>
</operation>

<operation id="806" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit598_ifconv:25  %tmp_419 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %ret_V_9, i32 28)

]]></Node>
<StgValue><ssdm name="tmp_419"/></StgValue>
</operation>

<operation id="807" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit598_ifconv:26  %xor_ln779_10 = xor i1 %tmp_419, true

]]></Node>
<StgValue><ssdm name="xor_ln779_10"/></StgValue>
</operation>

<operation id="808" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit598_ifconv:27  %and_ln779_6 = and i1 %Range2_all_ones_31, %xor_ln779_10

]]></Node>
<StgValue><ssdm name="and_ln779_6"/></StgValue>
</operation>

<operation id="809" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit598_ifconv:28  %deleted_ones_22 = select i1 %carry_31, i1 %and_ln779_6, i1 %Range1_all_ones_31

]]></Node>
<StgValue><ssdm name="deleted_ones_22"/></StgValue>
</operation>

<operation id="810" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit598_ifconv:29  %and_ln781_9 = and i1 %carry_31, %Range1_all_ones_31

]]></Node>
<StgValue><ssdm name="and_ln781_9"/></StgValue>
</operation>

<operation id="811" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit598_ifconv:30  %xor_ln785_24 = xor i1 %deleted_zeros_14, true

]]></Node>
<StgValue><ssdm name="xor_ln785_24"/></StgValue>
</operation>

<operation id="812" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit598_ifconv:31  %or_ln785_10 = or i1 %p_Result_205, %xor_ln785_24

]]></Node>
<StgValue><ssdm name="or_ln785_10"/></StgValue>
</operation>

<operation id="813" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit598_ifconv:32  %xor_ln785_25 = xor i1 %p_Result_203, true

]]></Node>
<StgValue><ssdm name="xor_ln785_25"/></StgValue>
</operation>

<operation id="814" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit598_ifconv:33  %overflow_22 = and i1 %or_ln785_10, %xor_ln785_25

]]></Node>
<StgValue><ssdm name="overflow_22"/></StgValue>
</operation>

<operation id="815" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit598_ifconv:34  %and_ln786_23 = and i1 %p_Result_205, %deleted_ones_22

]]></Node>
<StgValue><ssdm name="and_ln786_23"/></StgValue>
</operation>

<operation id="816" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit598_ifconv:35  %or_ln786_10 = or i1 %and_ln781_9, %and_ln786_23

]]></Node>
<StgValue><ssdm name="or_ln786_10"/></StgValue>
</operation>

<operation id="817" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit598_ifconv:36  %xor_ln786_14 = xor i1 %or_ln786_10, true

]]></Node>
<StgValue><ssdm name="xor_ln786_14"/></StgValue>
</operation>

<operation id="818" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit598_ifconv:37  %underflow_22 = and i1 %p_Result_203, %xor_ln786_14

]]></Node>
<StgValue><ssdm name="underflow_22"/></StgValue>
</operation>

<operation id="819" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit598_ifconv:38  %or_ln340_29 = or i1 %underflow_22, %overflow_22

]]></Node>
<StgValue><ssdm name="or_ln340_29"/></StgValue>
</operation>

<operation id="820" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit598_ifconv:39  br i1 %or_ln340_29, label %23, label %_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit525_ifconv

]]></Node>
<StgValue><ssdm name="br_ln73"/></StgValue>
</operation>

<operation id="821" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %overflow_22, label %24, label %25

]]></Node>
<StgValue><ssdm name="br_ln73"/></StgValue>
</operation>

<operation id="822" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_29" val="1"/>
<literal name="overflow_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %underflow_22, label %26, label %._crit_edge3515

]]></Node>
<StgValue><ssdm name="br_ln73"/></StgValue>
</operation>

<operation id="823" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_29" val="1"/>
<literal name="overflow_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge3515:0  br label %_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit525_ifconv

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="824" st_id="22" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit452_ifconv:3  %r_V_35 = mul nsw i32 %r_V_20, %sext_ln1118_13

]]></Node>
<StgValue><ssdm name="r_V_35"/></StgValue>
</operation>

<operation id="825" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="16" op_0_bw="15" op_1_bw="0" op_2_bw="0" op_3_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit452_ifconv:4  %p_Val2_226 = load i16* %LSTM_o_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="p_Val2_226"/></StgValue>
</operation>

<operation id="826" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="28" op_0_bw="28" op_1_bw="16" op_2_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit452_ifconv:5  %lhs_V_14 = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %p_Val2_226, i12 0)

]]></Node>
<StgValue><ssdm name="lhs_V_14"/></StgValue>
</operation>

<operation id="827" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="32" op_0_bw="28">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit452_ifconv:6  %sext_ln728_9 = sext i28 %lhs_V_14 to i32

]]></Node>
<StgValue><ssdm name="sext_ln728_9"/></StgValue>
</operation>

<operation id="828" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit452_ifconv:7  %ret_V_11 = add i32 %r_V_35, %sext_ln728_9

]]></Node>
<StgValue><ssdm name="ret_V_11"/></StgValue>
</operation>

<operation id="829" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit452_ifconv:8  %p_Result_209 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %ret_V_11, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_209"/></StgValue>
</operation>

<operation id="830" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit452_ifconv:9  %p_Val2_229 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %ret_V_11, i32 12, i32 27)

]]></Node>
<StgValue><ssdm name="p_Val2_229"/></StgValue>
</operation>

<operation id="831" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit452_ifconv:11  %tmp_428 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %r_V_35, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_428"/></StgValue>
</operation>

<operation id="832" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="3" op_0_bw="3" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit452_ifconv:19  %tmp_37 = call i3 @_ssdm_op_PartSelect.i3.i32.i32.i32(i32 %ret_V_11, i32 29, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="833" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit452_ifconv:20  %Range2_all_ones_33 = icmp eq i3 %tmp_37, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_33"/></StgValue>
</operation>

<operation id="834" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="4" op_0_bw="4" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit452_ifconv:21  %tmp_38 = call i4 @_ssdm_op_PartSelect.i4.i32.i32.i32(i32 %ret_V_11, i32 28, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="835" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_22" val="1"/>
<literal name="overflow_16" val="0"/>
<literal name="underflow_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="0" op_0_bw="16" op_1_bw="15" op_2_bw="16" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="16" op_7_bw="0">
<![CDATA[
:0  store i16 -32768, i16* %LSTM_f_V_addr_3, align 2

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="836" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_22" val="1"/>
<literal name="overflow_16" val="0"/>
<literal name="underflow_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge3507

]]></Node>
<StgValue><ssdm name="br_ln67"/></StgValue>
</operation>

<operation id="837" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_22" val="1"/>
<literal name="overflow_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="0" op_0_bw="16" op_1_bw="15" op_2_bw="16" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="16" op_7_bw="0">
<![CDATA[
:0  store i16 32767, i16* %LSTM_f_V_addr_3, align 2

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="838" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_22" val="1"/>
<literal name="overflow_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit817_ifconv

]]></Node>
<StgValue><ssdm name="br_ln67"/></StgValue>
</operation>

<operation id="839" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_26" val="1"/>
<literal name="overflow_20" val="0"/>
<literal name="underflow_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="0" op_0_bw="16" op_1_bw="15" op_2_bw="16" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="16" op_7_bw="0">
<![CDATA[
:0  store i16 -32768, i16* %LSTM_g_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="840" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_26" val="1"/>
<literal name="overflow_20" val="0"/>
<literal name="underflow_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge3511

]]></Node>
<StgValue><ssdm name="br_ln70"/></StgValue>
</operation>

<operation id="841" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_26" val="1"/>
<literal name="overflow_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="0" op_0_bw="16" op_1_bw="15" op_2_bw="16" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="16" op_7_bw="0">
<![CDATA[
:0  store i16 32767, i16* %LSTM_g_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="842" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_26" val="1"/>
<literal name="overflow_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit671_ifconv

]]></Node>
<StgValue><ssdm name="br_ln70"/></StgValue>
</operation>

<operation id="843" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_29" val="1"/>
<literal name="overflow_22" val="0"/>
<literal name="underflow_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="0" op_0_bw="16" op_1_bw="15" op_2_bw="16" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="16" op_7_bw="0">
<![CDATA[
:0  store i16 -32768, i16* %LSTM_i_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="store_ln73"/></StgValue>
</operation>

<operation id="844" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_29" val="1"/>
<literal name="overflow_22" val="0"/>
<literal name="underflow_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge3515

]]></Node>
<StgValue><ssdm name="br_ln73"/></StgValue>
</operation>

<operation id="845" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_29" val="1"/>
<literal name="overflow_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="0" op_0_bw="16" op_1_bw="15" op_2_bw="16" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="16" op_7_bw="0">
<![CDATA[
:0  store i16 32767, i16* %LSTM_i_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="store_ln73"/></StgValue>
</operation>

<operation id="846" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_29" val="1"/>
<literal name="overflow_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit525_ifconv

]]></Node>
<StgValue><ssdm name="br_ln73"/></StgValue>
</operation>

<operation id="847" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit452_ifconv:10  %p_Result_210 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %ret_V_11, i32 27)

]]></Node>
<StgValue><ssdm name="p_Result_210"/></StgValue>
</operation>

<operation id="848" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="16" op_0_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit452_ifconv:12  %zext_ln415_15 = zext i1 %tmp_428 to i16

]]></Node>
<StgValue><ssdm name="zext_ln415_15"/></StgValue>
</operation>

<operation id="849" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit452_ifconv:13  %p_Val2_230 = add i16 %p_Val2_229, %zext_ln415_15

]]></Node>
<StgValue><ssdm name="p_Val2_230"/></StgValue>
</operation>

<operation id="850" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="0" op_0_bw="16" op_1_bw="15" op_2_bw="16" op_3_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit452_ifconv:14  store i16 %p_Val2_230, i16* %LSTM_o_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="store_ln76"/></StgValue>
</operation>

<operation id="851" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit452_ifconv:15  %tmp_429 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_230, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_429"/></StgValue>
</operation>

<operation id="852" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit452_ifconv:16  %xor_ln416_25 = xor i1 %tmp_429, true

]]></Node>
<StgValue><ssdm name="xor_ln416_25"/></StgValue>
</operation>

<operation id="853" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit452_ifconv:17  %carry_35 = and i1 %p_Result_210, %xor_ln416_25

]]></Node>
<StgValue><ssdm name="carry_35"/></StgValue>
</operation>

<operation id="854" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit452_ifconv:18  %p_Result_211 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_230, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_211"/></StgValue>
</operation>

<operation id="855" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit452_ifconv:22  %Range1_all_ones_33 = icmp eq i4 %tmp_38, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_33"/></StgValue>
</operation>

<operation id="856" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit452_ifconv:23  %Range1_all_zeros_25 = icmp eq i4 %tmp_38, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_25"/></StgValue>
</operation>

<operation id="857" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit452_ifconv:24  %deleted_zeros_16 = select i1 %carry_35, i1 %Range1_all_ones_33, i1 %Range1_all_zeros_25

]]></Node>
<StgValue><ssdm name="deleted_zeros_16"/></StgValue>
</operation>

<operation id="858" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit452_ifconv:25  %tmp_431 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %ret_V_11, i32 28)

]]></Node>
<StgValue><ssdm name="tmp_431"/></StgValue>
</operation>

<operation id="859" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit452_ifconv:26  %xor_ln779_12 = xor i1 %tmp_431, true

]]></Node>
<StgValue><ssdm name="xor_ln779_12"/></StgValue>
</operation>

<operation id="860" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit452_ifconv:27  %and_ln779_8 = and i1 %Range2_all_ones_33, %xor_ln779_12

]]></Node>
<StgValue><ssdm name="and_ln779_8"/></StgValue>
</operation>

<operation id="861" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit452_ifconv:28  %deleted_ones_24 = select i1 %carry_35, i1 %and_ln779_8, i1 %Range1_all_ones_33

]]></Node>
<StgValue><ssdm name="deleted_ones_24"/></StgValue>
</operation>

<operation id="862" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit452_ifconv:29  %and_ln781_11 = and i1 %carry_35, %Range1_all_ones_33

]]></Node>
<StgValue><ssdm name="and_ln781_11"/></StgValue>
</operation>

<operation id="863" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="628" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit452_ifconv:30  %xor_ln785_28 = xor i1 %deleted_zeros_16, true

]]></Node>
<StgValue><ssdm name="xor_ln785_28"/></StgValue>
</operation>

<operation id="864" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit452_ifconv:31  %or_ln785_12 = or i1 %p_Result_211, %xor_ln785_28

]]></Node>
<StgValue><ssdm name="or_ln785_12"/></StgValue>
</operation>

<operation id="865" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit452_ifconv:32  %xor_ln785_29 = xor i1 %p_Result_209, true

]]></Node>
<StgValue><ssdm name="xor_ln785_29"/></StgValue>
</operation>

<operation id="866" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit452_ifconv:33  %overflow_24 = and i1 %or_ln785_12, %xor_ln785_29

]]></Node>
<StgValue><ssdm name="overflow_24"/></StgValue>
</operation>

<operation id="867" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit452_ifconv:34  %and_ln786_27 = and i1 %p_Result_211, %deleted_ones_24

]]></Node>
<StgValue><ssdm name="and_ln786_27"/></StgValue>
</operation>

<operation id="868" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit452_ifconv:35  %or_ln786_12 = or i1 %and_ln781_11, %and_ln786_27

]]></Node>
<StgValue><ssdm name="or_ln786_12"/></StgValue>
</operation>

<operation id="869" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit452_ifconv:36  %xor_ln786_16 = xor i1 %or_ln786_12, true

]]></Node>
<StgValue><ssdm name="xor_ln786_16"/></StgValue>
</operation>

<operation id="870" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit452_ifconv:37  %underflow_24 = and i1 %p_Result_209, %xor_ln786_16

]]></Node>
<StgValue><ssdm name="underflow_24"/></StgValue>
</operation>

<operation id="871" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit452_ifconv:38  %or_ln340_31 = or i1 %underflow_24, %overflow_24

]]></Node>
<StgValue><ssdm name="or_ln340_31"/></StgValue>
</operation>

<operation id="872" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit452_ifconv:39  br i1 %or_ln340_31, label %31, label %_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="873" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="639" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %overflow_24, label %32, label %33

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="874" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_31" val="1"/>
<literal name="overflow_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="641" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %underflow_24, label %34, label %._crit_edge3519

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="875" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_31" val="1"/>
<literal name="overflow_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="646" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge3519:0  br label %_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="876" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_31" val="1"/>
<literal name="overflow_24" val="0"/>
<literal name="underflow_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="643" bw="0" op_0_bw="16" op_1_bw="15" op_2_bw="16" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="16" op_7_bw="0">
<![CDATA[
:0  store i16 -32768, i16* %LSTM_o_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="store_ln76"/></StgValue>
</operation>

<operation id="877" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_31" val="1"/>
<literal name="overflow_24" val="0"/>
<literal name="underflow_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="644" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge3519

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="878" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_31" val="1"/>
<literal name="overflow_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="648" bw="0" op_0_bw="16" op_1_bw="15" op_2_bw="16" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="16" op_7_bw="0">
<![CDATA[
:0  store i16 32767, i16* %LSTM_o_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="store_ln76"/></StgValue>
</operation>

<operation id="879" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_31" val="1"/>
<literal name="overflow_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="649" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="880" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="653" bw="16" op_0_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi4ELb1ELS0_0ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i330_ifconv:0  %p_Val2_s = load i16* %LSTM_f_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="881" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="655" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi4ELb1ELS0_0ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i330_ifconv:2  %bf_V_addr = getelementptr [320 x i16]* %bf_V, i64 0, i64 %zext_ln66

]]></Node>
<StgValue><ssdm name="bf_V_addr"/></StgValue>
</operation>

<operation id="882" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="656" bw="16" op_0_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi4ELb1ELS0_0ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i330_ifconv:3  %p_Val2_176 = load i16* %bf_V_addr, align 2

]]></Node>
<StgValue><ssdm name="p_Val2_176"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="883" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="653" bw="16" op_0_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi4ELb1ELS0_0ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i330_ifconv:0  %p_Val2_s = load i16* %LSTM_f_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="884" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="654" bw="17" op_0_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi4ELb1ELS0_0ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i330_ifconv:1  %lhs_V = sext i16 %p_Val2_s to i17

]]></Node>
<StgValue><ssdm name="lhs_V"/></StgValue>
</operation>

<operation id="885" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="656" bw="16" op_0_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi4ELb1ELS0_0ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i330_ifconv:3  %p_Val2_176 = load i16* %bf_V_addr, align 2

]]></Node>
<StgValue><ssdm name="p_Val2_176"/></StgValue>
</operation>

<operation id="886" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="17" op_0_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi4ELb1ELS0_0ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i330_ifconv:4  %rhs_V = sext i16 %p_Val2_176 to i17

]]></Node>
<StgValue><ssdm name="rhs_V"/></StgValue>
</operation>

<operation id="887" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="658" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi4ELb1ELS0_0ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i330_ifconv:5  %ret_V_12 = add nsw i17 %rhs_V, %lhs_V

]]></Node>
<StgValue><ssdm name="ret_V_12"/></StgValue>
</operation>

<operation id="888" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="659" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi4ELb1ELS0_0ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i330_ifconv:6  %p_Result_212 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %ret_V_12, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_212"/></StgValue>
</operation>

<operation id="889" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="660" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi4ELb1ELS0_0ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i330_ifconv:7  %p_Val2_178 = add i16 %p_Val2_s, %p_Val2_176

]]></Node>
<StgValue><ssdm name="p_Val2_178"/></StgValue>
</operation>

<operation id="890" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="662" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi4ELb1ELS0_0ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i330_ifconv:9  %p_Result_213 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_178, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_213"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="891" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="661" bw="0" op_0_bw="16" op_1_bw="15" op_2_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi4ELb1ELS0_0ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i330_ifconv:8  store i16 %p_Val2_178, i16* %LSTM_f_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="store_ln80"/></StgValue>
</operation>

<operation id="892" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="663" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi4ELb1ELS0_0ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i330_ifconv:10  %xor_ln785_16 = xor i1 %p_Result_212, true

]]></Node>
<StgValue><ssdm name="xor_ln785_16"/></StgValue>
</operation>

<operation id="893" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="664" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi4ELb1ELS0_0ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i330_ifconv:11  %overflow_14 = and i1 %p_Result_213, %xor_ln785_16

]]></Node>
<StgValue><ssdm name="overflow_14"/></StgValue>
</operation>

<operation id="894" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="665" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi4ELb1ELS0_0ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i330_ifconv:12  %xor_ln786 = xor i1 %p_Result_213, true

]]></Node>
<StgValue><ssdm name="xor_ln786"/></StgValue>
</operation>

<operation id="895" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="666" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi4ELb1ELS0_0ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i330_ifconv:13  %underflow_14 = and i1 %p_Result_212, %xor_ln786

]]></Node>
<StgValue><ssdm name="underflow_14"/></StgValue>
</operation>

<operation id="896" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="667" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi4ELb1ELS0_0ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i330_ifconv:14  %xor_ln340_6 = xor i1 %p_Result_212, %p_Result_213

]]></Node>
<StgValue><ssdm name="xor_ln340_6"/></StgValue>
</operation>

<operation id="897" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi4ELb1ELS0_0ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i330_ifconv:15  br i1 %xor_ln340_6, label %35, label %_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi16ELi4ELb1ELS0_0ELS1_0ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit332_ifconv

]]></Node>
<StgValue><ssdm name="br_ln80"/></StgValue>
</operation>

<operation id="898" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="xor_ln340_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="670" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %overflow_14, label %36, label %37

]]></Node>
<StgValue><ssdm name="br_ln80"/></StgValue>
</operation>

<operation id="899" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="xor_ln340_6" val="1"/>
<literal name="overflow_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="672" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %underflow_14, label %38, label %._crit_edge3521

]]></Node>
<StgValue><ssdm name="br_ln80"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="900" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="xor_ln340_6" val="1"/>
<literal name="overflow_14" val="0"/>
<literal name="underflow_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="674" bw="0" op_0_bw="16" op_1_bw="15" op_2_bw="16" op_3_bw="0">
<![CDATA[
:0  store i16 -32768, i16* %LSTM_f_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="store_ln80"/></StgValue>
</operation>

<operation id="901" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="xor_ln340_6" val="1"/>
<literal name="overflow_14" val="0"/>
<literal name="underflow_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="675" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge3521

]]></Node>
<StgValue><ssdm name="br_ln80"/></StgValue>
</operation>

<operation id="902" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="xor_ln340_6" val="1"/>
<literal name="overflow_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="677" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge3521:0  br label %_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi16ELi4ELb1ELS0_0ELS1_0ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit332_ifconv

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="903" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="xor_ln340_6" val="1"/>
<literal name="overflow_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="679" bw="0" op_0_bw="16" op_1_bw="15" op_2_bw="16" op_3_bw="0">
<![CDATA[
:0  store i16 32767, i16* %LSTM_f_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="store_ln80"/></StgValue>
</operation>

<operation id="904" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="xor_ln340_6" val="1"/>
<literal name="overflow_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="680" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi16ELi4ELb1ELS0_0ELS1_0ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit332_ifconv

]]></Node>
<StgValue><ssdm name="br_ln80"/></StgValue>
</operation>

<operation id="905" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="16" op_0_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi16ELi4ELb1ELS0_0ELS1_0ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit332_ifconv:0  %p_Val2_184 = load i16* %LSTM_g_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="p_Val2_184"/></StgValue>
</operation>

<operation id="906" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi16ELi4ELb1ELS0_0ELS1_0ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit332_ifconv:2  %bg_V_addr = getelementptr [320 x i16]* %bg_V, i64 0, i64 %zext_ln66

]]></Node>
<StgValue><ssdm name="bg_V_addr"/></StgValue>
</operation>

<operation id="907" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="685" bw="16" op_0_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi16ELi4ELb1ELS0_0ELS1_0ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit332_ifconv:3  %p_Val2_185 = load i16* %bg_V_addr, align 2

]]></Node>
<StgValue><ssdm name="p_Val2_185"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="908" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="16" op_0_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi16ELi4ELb1ELS0_0ELS1_0ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit332_ifconv:0  %p_Val2_184 = load i16* %LSTM_g_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="p_Val2_184"/></StgValue>
</operation>

<operation id="909" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="683" bw="17" op_0_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi16ELi4ELb1ELS0_0ELS1_0ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit332_ifconv:1  %lhs_V_5 = sext i16 %p_Val2_184 to i17

]]></Node>
<StgValue><ssdm name="lhs_V_5"/></StgValue>
</operation>

<operation id="910" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="685" bw="16" op_0_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi16ELi4ELb1ELS0_0ELS1_0ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit332_ifconv:3  %p_Val2_185 = load i16* %bg_V_addr, align 2

]]></Node>
<StgValue><ssdm name="p_Val2_185"/></StgValue>
</operation>

<operation id="911" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="17" op_0_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi16ELi4ELb1ELS0_0ELS1_0ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit332_ifconv:4  %rhs_V_2 = sext i16 %p_Val2_185 to i17

]]></Node>
<StgValue><ssdm name="rhs_V_2"/></StgValue>
</operation>

<operation id="912" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="687" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi16ELi4ELb1ELS0_0ELS1_0ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit332_ifconv:5  %ret_V_13 = add nsw i17 %rhs_V_2, %lhs_V_5

]]></Node>
<StgValue><ssdm name="ret_V_13"/></StgValue>
</operation>

<operation id="913" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="688" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi16ELi4ELb1ELS0_0ELS1_0ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit332_ifconv:6  %p_Result_214 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %ret_V_13, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_214"/></StgValue>
</operation>

<operation id="914" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="689" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi16ELi4ELb1ELS0_0ELS1_0ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit332_ifconv:7  %p_Val2_187 = add i16 %p_Val2_184, %p_Val2_185

]]></Node>
<StgValue><ssdm name="p_Val2_187"/></StgValue>
</operation>

<operation id="915" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="691" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi16ELi4ELb1ELS0_0ELS1_0ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit332_ifconv:9  %p_Result_215 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_187, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_215"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="916" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="690" bw="0" op_0_bw="16" op_1_bw="15" op_2_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi16ELi4ELb1ELS0_0ELS1_0ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit332_ifconv:8  store i16 %p_Val2_187, i16* %LSTM_g_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="store_ln81"/></StgValue>
</operation>

<operation id="917" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="692" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi16ELi4ELb1ELS0_0ELS1_0ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit332_ifconv:10  %xor_ln785_17 = xor i1 %p_Result_214, true

]]></Node>
<StgValue><ssdm name="xor_ln785_17"/></StgValue>
</operation>

<operation id="918" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="693" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi16ELi4ELb1ELS0_0ELS1_0ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit332_ifconv:11  %overflow_15 = and i1 %p_Result_215, %xor_ln785_17

]]></Node>
<StgValue><ssdm name="overflow_15"/></StgValue>
</operation>

<operation id="919" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="694" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi16ELi4ELb1ELS0_0ELS1_0ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit332_ifconv:12  %xor_ln786_6 = xor i1 %p_Result_215, true

]]></Node>
<StgValue><ssdm name="xor_ln786_6"/></StgValue>
</operation>

<operation id="920" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi16ELi4ELb1ELS0_0ELS1_0ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit332_ifconv:13  %underflow_15 = and i1 %p_Result_214, %xor_ln786_6

]]></Node>
<StgValue><ssdm name="underflow_15"/></StgValue>
</operation>

<operation id="921" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="696" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi16ELi4ELb1ELS0_0ELS1_0ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit332_ifconv:14  %xor_ln340_7 = xor i1 %p_Result_214, %p_Result_215

]]></Node>
<StgValue><ssdm name="xor_ln340_7"/></StgValue>
</operation>

<operation id="922" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="697" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi16ELi4ELb1ELS0_0ELS1_0ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit332_ifconv:15  br i1 %xor_ln340_7, label %39, label %_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi16ELi4ELb1ELS0_0ELS1_0ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit286_ifconv

]]></Node>
<StgValue><ssdm name="br_ln81"/></StgValue>
</operation>

<operation id="923" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="xor_ln340_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="699" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %overflow_15, label %40, label %41

]]></Node>
<StgValue><ssdm name="br_ln81"/></StgValue>
</operation>

<operation id="924" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="xor_ln340_7" val="1"/>
<literal name="overflow_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="701" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %underflow_15, label %42, label %._crit_edge3523

]]></Node>
<StgValue><ssdm name="br_ln81"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="925" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="xor_ln340_7" val="1"/>
<literal name="overflow_15" val="0"/>
<literal name="underflow_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="703" bw="0" op_0_bw="16" op_1_bw="15" op_2_bw="16" op_3_bw="0">
<![CDATA[
:0  store i16 -32768, i16* %LSTM_g_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="store_ln81"/></StgValue>
</operation>

<operation id="926" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="xor_ln340_7" val="1"/>
<literal name="overflow_15" val="0"/>
<literal name="underflow_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="704" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge3523

]]></Node>
<StgValue><ssdm name="br_ln81"/></StgValue>
</operation>

<operation id="927" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="xor_ln340_7" val="1"/>
<literal name="overflow_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="706" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge3523:0  br label %_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi16ELi4ELb1ELS0_0ELS1_0ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit286_ifconv

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="928" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="xor_ln340_7" val="1"/>
<literal name="overflow_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="708" bw="0" op_0_bw="16" op_1_bw="15" op_2_bw="16" op_3_bw="0">
<![CDATA[
:0  store i16 32767, i16* %LSTM_g_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="store_ln81"/></StgValue>
</operation>

<operation id="929" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="xor_ln340_7" val="1"/>
<literal name="overflow_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="709" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi16ELi4ELb1ELS0_0ELS1_0ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit286_ifconv

]]></Node>
<StgValue><ssdm name="br_ln81"/></StgValue>
</operation>

<operation id="930" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="16" op_0_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi16ELi4ELb1ELS0_0ELS1_0ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit286_ifconv:0  %p_Val2_193 = load i16* %LSTM_i_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="p_Val2_193"/></StgValue>
</operation>

<operation id="931" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="713" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi16ELi4ELb1ELS0_0ELS1_0ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit286_ifconv:2  %bi_V_addr = getelementptr [320 x i16]* %bi_V, i64 0, i64 %zext_ln66

]]></Node>
<StgValue><ssdm name="bi_V_addr"/></StgValue>
</operation>

<operation id="932" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="16" op_0_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi16ELi4ELb1ELS0_0ELS1_0ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit286_ifconv:3  %p_Val2_194 = load i16* %bi_V_addr, align 2

]]></Node>
<StgValue><ssdm name="p_Val2_194"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="933" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="16" op_0_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi16ELi4ELb1ELS0_0ELS1_0ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit286_ifconv:0  %p_Val2_193 = load i16* %LSTM_i_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="p_Val2_193"/></StgValue>
</operation>

<operation id="934" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="712" bw="17" op_0_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi16ELi4ELb1ELS0_0ELS1_0ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit286_ifconv:1  %lhs_V_7 = sext i16 %p_Val2_193 to i17

]]></Node>
<StgValue><ssdm name="lhs_V_7"/></StgValue>
</operation>

<operation id="935" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="16" op_0_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi16ELi4ELb1ELS0_0ELS1_0ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit286_ifconv:3  %p_Val2_194 = load i16* %bi_V_addr, align 2

]]></Node>
<StgValue><ssdm name="p_Val2_194"/></StgValue>
</operation>

<operation id="936" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="715" bw="17" op_0_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi16ELi4ELb1ELS0_0ELS1_0ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit286_ifconv:4  %rhs_V_3 = sext i16 %p_Val2_194 to i17

]]></Node>
<StgValue><ssdm name="rhs_V_3"/></StgValue>
</operation>

<operation id="937" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi16ELi4ELb1ELS0_0ELS1_0ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit286_ifconv:5  %ret_V_14 = add nsw i17 %rhs_V_3, %lhs_V_7

]]></Node>
<StgValue><ssdm name="ret_V_14"/></StgValue>
</operation>

<operation id="938" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="717" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi16ELi4ELb1ELS0_0ELS1_0ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit286_ifconv:6  %p_Result_216 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %ret_V_14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_216"/></StgValue>
</operation>

<operation id="939" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="718" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi16ELi4ELb1ELS0_0ELS1_0ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit286_ifconv:7  %p_Val2_196 = add i16 %p_Val2_193, %p_Val2_194

]]></Node>
<StgValue><ssdm name="p_Val2_196"/></StgValue>
</operation>

<operation id="940" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="720" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi16ELi4ELb1ELS0_0ELS1_0ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit286_ifconv:9  %p_Result_217 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_196, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_217"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="941" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="719" bw="0" op_0_bw="16" op_1_bw="15" op_2_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi16ELi4ELb1ELS0_0ELS1_0ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit286_ifconv:8  store i16 %p_Val2_196, i16* %LSTM_i_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="942" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="721" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi16ELi4ELb1ELS0_0ELS1_0ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit286_ifconv:10  %xor_ln785_30 = xor i1 %p_Result_216, true

]]></Node>
<StgValue><ssdm name="xor_ln785_30"/></StgValue>
</operation>

<operation id="943" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi16ELi4ELb1ELS0_0ELS1_0ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit286_ifconv:11  %overflow_17 = and i1 %p_Result_217, %xor_ln785_30

]]></Node>
<StgValue><ssdm name="overflow_17"/></StgValue>
</operation>

<operation id="944" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi16ELi4ELb1ELS0_0ELS1_0ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit286_ifconv:12  %xor_ln786_8 = xor i1 %p_Result_217, true

]]></Node>
<StgValue><ssdm name="xor_ln786_8"/></StgValue>
</operation>

<operation id="945" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi16ELi4ELb1ELS0_0ELS1_0ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit286_ifconv:13  %underflow_17 = and i1 %p_Result_216, %xor_ln786_8

]]></Node>
<StgValue><ssdm name="underflow_17"/></StgValue>
</operation>

<operation id="946" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="725" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi16ELi4ELb1ELS0_0ELS1_0ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit286_ifconv:14  %xor_ln340_8 = xor i1 %p_Result_216, %p_Result_217

]]></Node>
<StgValue><ssdm name="xor_ln340_8"/></StgValue>
</operation>

<operation id="947" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="726" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi16ELi4ELb1ELS0_0ELS1_0ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit286_ifconv:15  br i1 %xor_ln340_8, label %43, label %_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi16ELi4ELb1ELS0_0ELS1_0ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit240_ifconv

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="948" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="xor_ln340_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="728" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %overflow_17, label %44, label %45

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="949" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="xor_ln340_8" val="1"/>
<literal name="overflow_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="730" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %underflow_17, label %46, label %._crit_edge3525

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="950" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="xor_ln340_8" val="1"/>
<literal name="overflow_17" val="0"/>
<literal name="underflow_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="732" bw="0" op_0_bw="16" op_1_bw="15" op_2_bw="16" op_3_bw="0">
<![CDATA[
:0  store i16 -32768, i16* %LSTM_i_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="951" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="xor_ln340_8" val="1"/>
<literal name="overflow_17" val="0"/>
<literal name="underflow_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="733" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge3525

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="952" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="xor_ln340_8" val="1"/>
<literal name="overflow_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="735" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge3525:0  br label %_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi16ELi4ELb1ELS0_0ELS1_0ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit240_ifconv

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="953" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="xor_ln340_8" val="1"/>
<literal name="overflow_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="737" bw="0" op_0_bw="16" op_1_bw="15" op_2_bw="16" op_3_bw="0">
<![CDATA[
:0  store i16 32767, i16* %LSTM_i_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="954" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="xor_ln340_8" val="1"/>
<literal name="overflow_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="738" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi16ELi4ELb1ELS0_0ELS1_0ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit240_ifconv

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="955" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="16" op_0_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi16ELi4ELb1ELS0_0ELS1_0ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit240_ifconv:0  %p_Val2_202 = load i16* %LSTM_o_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="p_Val2_202"/></StgValue>
</operation>

<operation id="956" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="742" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi16ELi4ELb1ELS0_0ELS1_0ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit240_ifconv:2  %bo_V_addr = getelementptr [320 x i16]* %bo_V, i64 0, i64 %zext_ln66

]]></Node>
<StgValue><ssdm name="bo_V_addr"/></StgValue>
</operation>

<operation id="957" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="743" bw="16" op_0_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi16ELi4ELb1ELS0_0ELS1_0ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit240_ifconv:3  %p_Val2_203 = load i16* %bo_V_addr, align 2

]]></Node>
<StgValue><ssdm name="p_Val2_203"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="958" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="16" op_0_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi16ELi4ELb1ELS0_0ELS1_0ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit240_ifconv:0  %p_Val2_202 = load i16* %LSTM_o_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="p_Val2_202"/></StgValue>
</operation>

<operation id="959" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="741" bw="17" op_0_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi16ELi4ELb1ELS0_0ELS1_0ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit240_ifconv:1  %lhs_V_9 = sext i16 %p_Val2_202 to i17

]]></Node>
<StgValue><ssdm name="lhs_V_9"/></StgValue>
</operation>

<operation id="960" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="743" bw="16" op_0_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi16ELi4ELb1ELS0_0ELS1_0ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit240_ifconv:3  %p_Val2_203 = load i16* %bo_V_addr, align 2

]]></Node>
<StgValue><ssdm name="p_Val2_203"/></StgValue>
</operation>

<operation id="961" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="744" bw="17" op_0_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi16ELi4ELb1ELS0_0ELS1_0ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit240_ifconv:4  %rhs_V_4 = sext i16 %p_Val2_203 to i17

]]></Node>
<StgValue><ssdm name="rhs_V_4"/></StgValue>
</operation>

<operation id="962" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="745" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi16ELi4ELb1ELS0_0ELS1_0ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit240_ifconv:5  %ret_V_15 = add nsw i17 %rhs_V_4, %lhs_V_9

]]></Node>
<StgValue><ssdm name="ret_V_15"/></StgValue>
</operation>

<operation id="963" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="746" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi16ELi4ELb1ELS0_0ELS1_0ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit240_ifconv:6  %p_Result_218 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %ret_V_15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_218"/></StgValue>
</operation>

<operation id="964" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="747" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi16ELi4ELb1ELS0_0ELS1_0ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit240_ifconv:7  %p_Val2_205 = add i16 %p_Val2_202, %p_Val2_203

]]></Node>
<StgValue><ssdm name="p_Val2_205"/></StgValue>
</operation>

<operation id="965" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="749" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi16ELi4ELb1ELS0_0ELS1_0ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit240_ifconv:9  %p_Result_219 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_205, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_219"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="966" st_id="36" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="748" bw="0" op_0_bw="16" op_1_bw="15" op_2_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi16ELi4ELb1ELS0_0ELS1_0ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit240_ifconv:8  store i16 %p_Val2_205, i16* %LSTM_o_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="store_ln83"/></StgValue>
</operation>

<operation id="967" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="750" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi16ELi4ELb1ELS0_0ELS1_0ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit240_ifconv:10  %xor_ln785_31 = xor i1 %p_Result_218, true

]]></Node>
<StgValue><ssdm name="xor_ln785_31"/></StgValue>
</operation>

<operation id="968" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="751" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi16ELi4ELb1ELS0_0ELS1_0ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit240_ifconv:11  %overflow_19 = and i1 %p_Result_219, %xor_ln785_31

]]></Node>
<StgValue><ssdm name="overflow_19"/></StgValue>
</operation>

<operation id="969" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi16ELi4ELb1ELS0_0ELS1_0ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit240_ifconv:12  %xor_ln786_9 = xor i1 %p_Result_219, true

]]></Node>
<StgValue><ssdm name="xor_ln786_9"/></StgValue>
</operation>

<operation id="970" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="753" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi16ELi4ELb1ELS0_0ELS1_0ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit240_ifconv:13  %underflow_19 = and i1 %p_Result_218, %xor_ln786_9

]]></Node>
<StgValue><ssdm name="underflow_19"/></StgValue>
</operation>

<operation id="971" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="754" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi16ELi4ELb1ELS0_0ELS1_0ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit240_ifconv:14  %xor_ln340_9 = xor i1 %p_Result_218, %p_Result_219

]]></Node>
<StgValue><ssdm name="xor_ln340_9"/></StgValue>
</operation>

<operation id="972" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="755" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi16ELi4ELb1ELS0_0ELS1_0ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit240_ifconv:15  br i1 %xor_ln340_9, label %47, label %_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi16ELi4ELb1ELS0_0ELS1_0ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit

]]></Node>
<StgValue><ssdm name="br_ln83"/></StgValue>
</operation>

<operation id="973" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="xor_ln340_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="757" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %overflow_19, label %48, label %49

]]></Node>
<StgValue><ssdm name="br_ln83"/></StgValue>
</operation>

<operation id="974" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="xor_ln340_9" val="1"/>
<literal name="overflow_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="759" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %underflow_19, label %50, label %._crit_edge3527

]]></Node>
<StgValue><ssdm name="br_ln83"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="975" st_id="37" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="xor_ln340_9" val="1"/>
<literal name="overflow_19" val="0"/>
<literal name="underflow_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="761" bw="0" op_0_bw="16" op_1_bw="15" op_2_bw="16" op_3_bw="0">
<![CDATA[
:0  store i16 -32768, i16* %LSTM_o_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="store_ln83"/></StgValue>
</operation>

<operation id="976" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="xor_ln340_9" val="1"/>
<literal name="overflow_19" val="0"/>
<literal name="underflow_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="762" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge3527

]]></Node>
<StgValue><ssdm name="br_ln83"/></StgValue>
</operation>

<operation id="977" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="xor_ln340_9" val="1"/>
<literal name="overflow_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="764" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge3527:0  br label %_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi16ELi4ELb1ELS0_0ELS1_0ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="978" st_id="37" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="xor_ln340_9" val="1"/>
<literal name="overflow_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="766" bw="0" op_0_bw="16" op_1_bw="15" op_2_bw="16" op_3_bw="0">
<![CDATA[
:0  store i16 32767, i16* %LSTM_o_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="store_ln83"/></StgValue>
</operation>

<operation id="979" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="xor_ln340_9" val="1"/>
<literal name="overflow_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="767" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi16ELi4ELb1ELS0_0ELS1_0ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit

]]></Node>
<StgValue><ssdm name="br_ln83"/></StgValue>
</operation>

<operation id="980" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="769" bw="0" op_0_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi16ELi4ELb1ELS0_0ELS1_0ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:0  br label %.preheader3480

]]></Node>
<StgValue><ssdm name="br_ln62"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="981" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="773" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
.preheader3478:0  %k6_0 = phi i9 [ %k_1, %hls_label_0 ], [ 0, %.preheader3478.preheader ]

]]></Node>
<StgValue><ssdm name="k6_0"/></StgValue>
</operation>

<operation id="982" st_id="38" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="774" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader3478:1  %icmp_ln87 = icmp eq i9 %k6_0, -192

]]></Node>
<StgValue><ssdm name="icmp_ln87"/></StgValue>
</operation>

<operation id="983" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="775" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader3478:2  %empty_290 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 320, i64 320, i64 320)

]]></Node>
<StgValue><ssdm name="empty_290"/></StgValue>
</operation>

<operation id="984" st_id="38" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="776" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader3478:3  %k_1 = add i9 %k6_0, 1

]]></Node>
<StgValue><ssdm name="k_1"/></StgValue>
</operation>

<operation id="985" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="777" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader3478:4  br i1 %icmp_ln87, label %51, label %hls_label_0

]]></Node>
<StgValue><ssdm name="br_ln87"/></StgValue>
</operation>

<operation id="986" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="784" bw="64" op_0_bw="9">
<![CDATA[
hls_label_0:5  %zext_ln93 = zext i9 %k6_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln93"/></StgValue>
</operation>

<operation id="987" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="785" bw="16" op_0_bw="9">
<![CDATA[
hls_label_0:6  %zext_ln935 = zext i9 %k6_0 to i16

]]></Node>
<StgValue><ssdm name="zext_ln935"/></StgValue>
</operation>

<operation id="988" st_id="38" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="786" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_0:7  %add_ln935 = add i16 %zext_ln935, %add_ln203_99

]]></Node>
<StgValue><ssdm name="add_ln935"/></StgValue>
</operation>

<operation id="989" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="787" bw="64" op_0_bw="16">
<![CDATA[
hls_label_0:8  %zext_ln935_1 = zext i16 %add_ln935 to i64

]]></Node>
<StgValue><ssdm name="zext_ln935_1"/></StgValue>
</operation>

<operation id="990" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="788" bw="15" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:9  %LSTM_f_V_addr_1 = getelementptr [24320 x i16]* %LSTM_f_V, i64 0, i64 %zext_ln935_1

]]></Node>
<StgValue><ssdm name="LSTM_f_V_addr_1"/></StgValue>
</operation>

<operation id="991" st_id="38" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="789" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_0:10  %add_ln935_1 = add i16 %zext_ln935, %add_ln203_98

]]></Node>
<StgValue><ssdm name="add_ln935_1"/></StgValue>
</operation>

<operation id="992" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="790" bw="64" op_0_bw="16">
<![CDATA[
hls_label_0:11  %zext_ln935_2 = zext i16 %add_ln935_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln935_2"/></StgValue>
</operation>

<operation id="993" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="791" bw="15" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:12  %LSTM_g_V_addr_3 = getelementptr [24320 x i16]* %LSTM_g_V, i64 0, i64 %zext_ln935_2

]]></Node>
<StgValue><ssdm name="LSTM_g_V_addr_3"/></StgValue>
</operation>

<operation id="994" st_id="38" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="792" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_0:13  %add_ln935_2 = add i16 %zext_ln935, %add_ln203_97

]]></Node>
<StgValue><ssdm name="add_ln935_2"/></StgValue>
</operation>

<operation id="995" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="793" bw="64" op_0_bw="16">
<![CDATA[
hls_label_0:14  %zext_ln935_3 = zext i16 %add_ln935_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln935_3"/></StgValue>
</operation>

<operation id="996" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="794" bw="15" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:15  %LSTM_i_V_addr_3 = getelementptr [24320 x i16]* %LSTM_i_V, i64 0, i64 %zext_ln935_3

]]></Node>
<StgValue><ssdm name="LSTM_i_V_addr_3"/></StgValue>
</operation>

<operation id="997" st_id="38" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="795" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_0:16  %add_ln935_3 = add i16 %zext_ln935, %add_ln203_96

]]></Node>
<StgValue><ssdm name="add_ln935_3"/></StgValue>
</operation>

<operation id="998" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="796" bw="64" op_0_bw="16">
<![CDATA[
hls_label_0:17  %zext_ln935_4 = zext i16 %add_ln935_3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln935_4"/></StgValue>
</operation>

<operation id="999" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="797" bw="15" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:18  %LSTM_o_V_addr_3 = getelementptr [24320 x i16]* %LSTM_o_V, i64 0, i64 %zext_ln935_4

]]></Node>
<StgValue><ssdm name="LSTM_o_V_addr_3"/></StgValue>
</operation>

<operation id="1000" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="804" bw="16" op_0_bw="15">
<![CDATA[
hls_label_0:25  %tmp_V_37 = load i16* %LSTM_f_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="tmp_V_37"/></StgValue>
</operation>

<operation id="1001" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1001" bw="16" op_0_bw="15">
<![CDATA[
hls_label_0:222  %tmp_V_39 = load i16* %LSTM_g_V_addr_3, align 2

]]></Node>
<StgValue><ssdm name="tmp_V_39"/></StgValue>
</operation>

<operation id="1002" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1192" bw="16" op_0_bw="15">
<![CDATA[
hls_label_0:413  %tmp_V_41 = load i16* %LSTM_i_V_addr_3, align 2

]]></Node>
<StgValue><ssdm name="tmp_V_41"/></StgValue>
</operation>

<operation id="1003" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1386" bw="16" op_0_bw="15">
<![CDATA[
hls_label_0:607  %tmp_V_43 = load i16* %LSTM_o_V_addr_3, align 2

]]></Node>
<StgValue><ssdm name="tmp_V_43"/></StgValue>
</operation>

<operation id="1004" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1581" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:802  %c_prev_V_addr_1 = getelementptr [320 x i16]* %c_prev_V, i64 0, i64 %zext_ln93

]]></Node>
<StgValue><ssdm name="c_prev_V_addr_1"/></StgValue>
</operation>

<operation id="1005" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1582" bw="16" op_0_bw="9">
<![CDATA[
hls_label_0:803  %c_prev_V_load = load i16* %c_prev_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="c_prev_V_load"/></StgValue>
</operation>

<operation id="1006" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1877" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:1098  %in_V_addr_3 = getelementptr [320 x i16]* %in_V, i64 0, i64 %zext_ln93

]]></Node>
<StgValue><ssdm name="in_V_addr_3"/></StgValue>
</operation>

<operation id="1007" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1878" bw="16" op_0_bw="9">
<![CDATA[
hls_label_0:1099  %in_V_load_1 = load i16* %in_V_addr_3, align 2

]]></Node>
<StgValue><ssdm name="in_V_load_1"/></StgValue>
</operation>

<operation id="1008" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1885" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:1106  %h_prev_V_addr_2 = getelementptr [320 x i16]* %h_prev_V, i64 0, i64 %zext_ln93

]]></Node>
<StgValue><ssdm name="h_prev_V_addr_2"/></StgValue>
</operation>

<operation id="1009" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1886" bw="16" op_0_bw="9">
<![CDATA[
hls_label_0:1107  %h_prev_V_load_1 = load i16* %h_prev_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="h_prev_V_load_1"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="1010" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="781" bw="10" op_0_bw="9">
<![CDATA[
hls_label_0:2  %zext_ln87_2 = zext i9 %k6_0 to i10

]]></Node>
<StgValue><ssdm name="zext_ln87_2"/></StgValue>
</operation>

<operation id="1011" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="798" bw="9" op_0_bw="19">
<![CDATA[
hls_label_0:19  %trunc_ln203 = trunc i19 %add_ln203 to i9

]]></Node>
<StgValue><ssdm name="trunc_ln203"/></StgValue>
</operation>

<operation id="1012" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="799" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_0:20  %or_ln203 = or i9 %trunc_ln203, %k6_0

]]></Node>
<StgValue><ssdm name="or_ln203"/></StgValue>
</operation>

<operation id="1013" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="800" bw="10" op_0_bw="10" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_0:21  %tmp_294 = call i10 @_ssdm_op_PartSelect.i10.i19.i32.i32(i19 %add_ln203, i32 9, i32 18)

]]></Node>
<StgValue><ssdm name="tmp_294"/></StgValue>
</operation>

<operation id="1014" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="801" bw="19" op_0_bw="19" op_1_bw="10" op_2_bw="9">
<![CDATA[
hls_label_0:22  %tmp_295 = call i19 @_ssdm_op_BitConcatenate.i19.i10.i9(i10 %tmp_294, i9 %or_ln203)

]]></Node>
<StgValue><ssdm name="tmp_295"/></StgValue>
</operation>

<operation id="1015" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="802" bw="64" op_0_bw="19">
<![CDATA[
hls_label_0:23  %zext_ln203_256 = zext i19 %tmp_295 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_256"/></StgValue>
</operation>

<operation id="1016" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="803" bw="18" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:24  %LSTM_cache_V_addr = getelementptr [194560 x i16]* %LSTM_cache_V, i64 0, i64 %zext_ln203_256

]]></Node>
<StgValue><ssdm name="LSTM_cache_V_addr"/></StgValue>
</operation>

<operation id="1017" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="804" bw="16" op_0_bw="15">
<![CDATA[
hls_label_0:25  %tmp_V_37 = load i16* %LSTM_f_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="tmp_V_37"/></StgValue>
</operation>

<operation id="1018" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="806" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_0:27  %p_Result_220 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_V_37, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_220"/></StgValue>
</operation>

<operation id="1019" st_id="39" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="807" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_0:28  %tmp_V = sub i16 0, %tmp_V_37

]]></Node>
<StgValue><ssdm name="tmp_V"/></StgValue>
</operation>

<operation id="1020" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1001" bw="16" op_0_bw="15">
<![CDATA[
hls_label_0:222  %tmp_V_39 = load i16* %LSTM_g_V_addr_3, align 2

]]></Node>
<StgValue><ssdm name="tmp_V_39"/></StgValue>
</operation>

<operation id="1021" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1003" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_0:224  %p_Result_227 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_V_39, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_227"/></StgValue>
</operation>

<operation id="1022" st_id="39" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1004" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_0:225  %tmp_V_23 = sub i16 0, %tmp_V_39

]]></Node>
<StgValue><ssdm name="tmp_V_23"/></StgValue>
</operation>

<operation id="1023" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1192" bw="16" op_0_bw="15">
<![CDATA[
hls_label_0:413  %tmp_V_41 = load i16* %LSTM_i_V_addr_3, align 2

]]></Node>
<StgValue><ssdm name="tmp_V_41"/></StgValue>
</operation>

<operation id="1024" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1194" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_0:415  %p_Result_234 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_V_41, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_234"/></StgValue>
</operation>

<operation id="1025" st_id="39" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1195" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_0:416  %tmp_V_26 = sub i16 0, %tmp_V_41

]]></Node>
<StgValue><ssdm name="tmp_V_26"/></StgValue>
</operation>

<operation id="1026" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1386" bw="16" op_0_bw="15">
<![CDATA[
hls_label_0:607  %tmp_V_43 = load i16* %LSTM_o_V_addr_3, align 2

]]></Node>
<StgValue><ssdm name="tmp_V_43"/></StgValue>
</operation>

<operation id="1027" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1388" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_0:609  %p_Result_241 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_V_43, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_241"/></StgValue>
</operation>

<operation id="1028" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1582" bw="16" op_0_bw="9">
<![CDATA[
hls_label_0:803  %c_prev_V_load = load i16* %c_prev_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="c_prev_V_load"/></StgValue>
</operation>

<operation id="1029" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1878" bw="16" op_0_bw="9">
<![CDATA[
hls_label_0:1099  %in_V_load_1 = load i16* %in_V_addr_3, align 2

]]></Node>
<StgValue><ssdm name="in_V_load_1"/></StgValue>
</operation>

<operation id="1030" st_id="39" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1879" bw="0" op_0_bw="16" op_1_bw="18">
<![CDATA[
hls_label_0:1100  store i16 %in_V_load_1, i16* %LSTM_cache_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln120"/></StgValue>
</operation>

<operation id="1031" st_id="39" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1880" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
hls_label_0:1101  %add_ln121 = add i10 320, %zext_ln87_2

]]></Node>
<StgValue><ssdm name="add_ln121"/></StgValue>
</operation>

<operation id="1032" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1881" bw="19" op_0_bw="10">
<![CDATA[
hls_label_0:1102  %zext_ln203_257 = zext i10 %add_ln121 to i19

]]></Node>
<StgValue><ssdm name="zext_ln203_257"/></StgValue>
</operation>

<operation id="1033" st_id="39" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1882" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
hls_label_0:1103  %add_ln203_104 = add i19 %zext_ln203_257, %add_ln203

]]></Node>
<StgValue><ssdm name="add_ln203_104"/></StgValue>
</operation>

<operation id="1034" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1883" bw="64" op_0_bw="19">
<![CDATA[
hls_label_0:1104  %zext_ln203_258 = zext i19 %add_ln203_104 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_258"/></StgValue>
</operation>

<operation id="1035" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1884" bw="18" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:1105  %LSTM_cache_V_addr_1 = getelementptr [194560 x i16]* %LSTM_cache_V, i64 0, i64 %zext_ln203_258

]]></Node>
<StgValue><ssdm name="LSTM_cache_V_addr_1"/></StgValue>
</operation>

<operation id="1036" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1886" bw="16" op_0_bw="9">
<![CDATA[
hls_label_0:1107  %h_prev_V_load_1 = load i16* %h_prev_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="h_prev_V_load_1"/></StgValue>
</operation>

<operation id="1037" st_id="39" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1887" bw="0" op_0_bw="16" op_1_bw="18">
<![CDATA[
hls_label_0:1108  store i16 %h_prev_V_load_1, i16* %LSTM_cache_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="store_ln121"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="1038" st_id="40" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="805" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_0:26  %icmp_ln935 = icmp eq i16 %tmp_V_37, 0

]]></Node>
<StgValue><ssdm name="icmp_ln935"/></StgValue>
</operation>

<operation id="1039" st_id="40" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="808" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_0:29  %tmp_V_38 = select i1 %p_Result_220, i16 %tmp_V, i16 %tmp_V_37

]]></Node>
<StgValue><ssdm name="tmp_V_38"/></StgValue>
</operation>

<operation id="1040" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="809" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_0:30  %p_Result_s = call i16 @llvm.part.select.i16(i16 %tmp_V_38, i32 15, i32 0) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="1041" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="810" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_0:31  %p_Result_221 = call i32 @_ssdm_op_BitConcatenate.i32.i16.i16(i16 -1, i16 %p_Result_s)

]]></Node>
<StgValue><ssdm name="p_Result_221"/></StgValue>
</operation>

<operation id="1042" st_id="40" stage="1" lat="1">
<core>CTTZ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="811" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
hls_label_0:32  %l = call i32 @llvm.cttz.i32(i32 %p_Result_221, i1 true) nounwind

]]></Node>
<StgValue><ssdm name="l"/></StgValue>
</operation>

<operation id="1043" st_id="40" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="812" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:33  %sub_ln944 = sub nsw i32 16, %l

]]></Node>
<StgValue><ssdm name="sub_ln944"/></StgValue>
</operation>

<operation id="1044" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="813" bw="16" op_0_bw="32">
<![CDATA[
hls_label_0:34  %trunc_ln944 = trunc i32 %sub_ln944 to i16

]]></Node>
<StgValue><ssdm name="trunc_ln944"/></StgValue>
</operation>

<operation id="1045" st_id="40" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="814" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:35  %lsb_index = add nsw i32 -24, %sub_ln944

]]></Node>
<StgValue><ssdm name="lsb_index"/></StgValue>
</operation>

<operation id="1046" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="815" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_0:36  %tmp_297 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %lsb_index, i32 1, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_297"/></StgValue>
</operation>

<operation id="1047" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="817" bw="5" op_0_bw="32">
<![CDATA[
hls_label_0:38  %trunc_ln947 = trunc i32 %sub_ln944 to i5

]]></Node>
<StgValue><ssdm name="trunc_ln947"/></StgValue>
</operation>

<operation id="1048" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="847" bw="8" op_0_bw="32">
<![CDATA[
hls_label_0:68  %trunc_ln943 = trunc i32 %l to i8

]]></Node>
<StgValue><ssdm name="trunc_ln943"/></StgValue>
</operation>

<operation id="1049" st_id="40" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1002" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_0:223  %icmp_ln935_2 = icmp eq i16 %tmp_V_39, 0

]]></Node>
<StgValue><ssdm name="icmp_ln935_2"/></StgValue>
</operation>

<operation id="1050" st_id="40" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1005" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_0:226  %tmp_V_40 = select i1 %p_Result_227, i16 %tmp_V_23, i16 %tmp_V_39

]]></Node>
<StgValue><ssdm name="tmp_V_40"/></StgValue>
</operation>

<operation id="1051" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1006" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_0:227  %p_Result_109 = call i16 @llvm.part.select.i16(i16 %tmp_V_40, i32 15, i32 0) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_109"/></StgValue>
</operation>

<operation id="1052" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1007" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_0:228  %p_Result_228 = call i32 @_ssdm_op_BitConcatenate.i32.i16.i16(i16 -1, i16 %p_Result_109)

]]></Node>
<StgValue><ssdm name="p_Result_228"/></StgValue>
</operation>

<operation id="1053" st_id="40" stage="1" lat="1">
<core>CTTZ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1008" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
hls_label_0:229  %l_2 = call i32 @llvm.cttz.i32(i32 %p_Result_228, i1 true) nounwind

]]></Node>
<StgValue><ssdm name="l_2"/></StgValue>
</operation>

<operation id="1054" st_id="40" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1009" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:230  %sub_ln944_2 = sub nsw i32 16, %l_2

]]></Node>
<StgValue><ssdm name="sub_ln944_2"/></StgValue>
</operation>

<operation id="1055" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1010" bw="16" op_0_bw="32">
<![CDATA[
hls_label_0:231  %trunc_ln944_2 = trunc i32 %sub_ln944_2 to i16

]]></Node>
<StgValue><ssdm name="trunc_ln944_2"/></StgValue>
</operation>

<operation id="1056" st_id="40" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1011" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:232  %lsb_index_2 = add nsw i32 -24, %sub_ln944_2

]]></Node>
<StgValue><ssdm name="lsb_index_2"/></StgValue>
</operation>

<operation id="1057" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1012" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_0:233  %tmp_311 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %lsb_index_2, i32 1, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_311"/></StgValue>
</operation>

<operation id="1058" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1014" bw="5" op_0_bw="32">
<![CDATA[
hls_label_0:235  %trunc_ln947_2 = trunc i32 %sub_ln944_2 to i5

]]></Node>
<StgValue><ssdm name="trunc_ln947_2"/></StgValue>
</operation>

<operation id="1059" st_id="40" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1015" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_0:236  %sub_ln947_2 = sub i5 9, %trunc_ln947_2

]]></Node>
<StgValue><ssdm name="sub_ln947_2"/></StgValue>
</operation>

<operation id="1060" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1044" bw="8" op_0_bw="32">
<![CDATA[
hls_label_0:265  %trunc_ln943_2 = trunc i32 %l_2 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln943_2"/></StgValue>
</operation>

<operation id="1061" st_id="40" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1193" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_0:414  %icmp_ln935_3 = icmp eq i16 %tmp_V_41, 0

]]></Node>
<StgValue><ssdm name="icmp_ln935_3"/></StgValue>
</operation>

<operation id="1062" st_id="40" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1196" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_0:417  %tmp_V_42 = select i1 %p_Result_234, i16 %tmp_V_26, i16 %tmp_V_41

]]></Node>
<StgValue><ssdm name="tmp_V_42"/></StgValue>
</operation>

<operation id="1063" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1197" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_0:418  %p_Result_120 = call i16 @llvm.part.select.i16(i16 %tmp_V_42, i32 15, i32 0) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_120"/></StgValue>
</operation>

<operation id="1064" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1198" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_0:419  %p_Result_235 = call i32 @_ssdm_op_BitConcatenate.i32.i16.i16(i16 -1, i16 %p_Result_120)

]]></Node>
<StgValue><ssdm name="p_Result_235"/></StgValue>
</operation>

<operation id="1065" st_id="40" stage="1" lat="1">
<core>CTTZ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1199" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
hls_label_0:420  %l_3 = call i32 @llvm.cttz.i32(i32 %p_Result_235, i1 true) nounwind

]]></Node>
<StgValue><ssdm name="l_3"/></StgValue>
</operation>

<operation id="1066" st_id="40" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1200" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:421  %sub_ln944_3 = sub nsw i32 16, %l_3

]]></Node>
<StgValue><ssdm name="sub_ln944_3"/></StgValue>
</operation>

<operation id="1067" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1201" bw="16" op_0_bw="32">
<![CDATA[
hls_label_0:422  %trunc_ln944_3 = trunc i32 %sub_ln944_3 to i16

]]></Node>
<StgValue><ssdm name="trunc_ln944_3"/></StgValue>
</operation>

<operation id="1068" st_id="40" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1202" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:423  %lsb_index_3 = add nsw i32 -24, %sub_ln944_3

]]></Node>
<StgValue><ssdm name="lsb_index_3"/></StgValue>
</operation>

<operation id="1069" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1203" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_0:424  %tmp_325 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %lsb_index_3, i32 1, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_325"/></StgValue>
</operation>

<operation id="1070" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1205" bw="5" op_0_bw="32">
<![CDATA[
hls_label_0:426  %trunc_ln947_3 = trunc i32 %sub_ln944_3 to i5

]]></Node>
<StgValue><ssdm name="trunc_ln947_3"/></StgValue>
</operation>

<operation id="1071" st_id="40" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1206" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_0:427  %sub_ln947_3 = sub i5 9, %trunc_ln947_3

]]></Node>
<StgValue><ssdm name="sub_ln947_3"/></StgValue>
</operation>

<operation id="1072" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1235" bw="8" op_0_bw="32">
<![CDATA[
hls_label_0:456  %trunc_ln943_3 = trunc i32 %l_3 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln943_3"/></StgValue>
</operation>

<operation id="1073" st_id="40" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1387" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_0:608  %icmp_ln935_4 = icmp eq i16 %tmp_V_43, 0

]]></Node>
<StgValue><ssdm name="icmp_ln935_4"/></StgValue>
</operation>

<operation id="1074" st_id="40" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="p_Result_241" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1389" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_0:610  %tmp_V_29 = sub i16 0, %tmp_V_43

]]></Node>
<StgValue><ssdm name="tmp_V_29"/></StgValue>
</operation>

<operation id="1075" st_id="40" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1390" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_0:611  %tmp_V_44 = select i1 %p_Result_241, i16 %tmp_V_29, i16 %tmp_V_43

]]></Node>
<StgValue><ssdm name="tmp_V_44"/></StgValue>
</operation>

<operation id="1076" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1391" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_0:612  %p_Result_131 = call i16 @llvm.part.select.i16(i16 %tmp_V_44, i32 15, i32 0) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_131"/></StgValue>
</operation>

<operation id="1077" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1392" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_0:613  %p_Result_242 = call i32 @_ssdm_op_BitConcatenate.i32.i16.i16(i16 -1, i16 %p_Result_131)

]]></Node>
<StgValue><ssdm name="p_Result_242"/></StgValue>
</operation>

<operation id="1078" st_id="40" stage="1" lat="1">
<core>CTTZ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1393" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
hls_label_0:614  %l_4 = call i32 @llvm.cttz.i32(i32 %p_Result_242, i1 true) nounwind

]]></Node>
<StgValue><ssdm name="l_4"/></StgValue>
</operation>

<operation id="1079" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1429" bw="8" op_0_bw="32">
<![CDATA[
hls_label_0:650  %trunc_ln943_4 = trunc i32 %l_4 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln943_4"/></StgValue>
</operation>

<operation id="1080" st_id="40" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1888" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
hls_label_0:1109  %add_ln122 = add i10 -384, %zext_ln87_2

]]></Node>
<StgValue><ssdm name="add_ln122"/></StgValue>
</operation>

<operation id="1081" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1889" bw="19" op_0_bw="10">
<![CDATA[
hls_label_0:1110  %zext_ln203_259 = zext i10 %add_ln122 to i19

]]></Node>
<StgValue><ssdm name="zext_ln203_259"/></StgValue>
</operation>

<operation id="1082" st_id="40" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1890" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
hls_label_0:1111  %add_ln203_105 = add i19 %zext_ln203_259, %add_ln203

]]></Node>
<StgValue><ssdm name="add_ln203_105"/></StgValue>
</operation>

<operation id="1083" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1891" bw="64" op_0_bw="19">
<![CDATA[
hls_label_0:1112  %zext_ln203_260 = zext i19 %add_ln203_105 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_260"/></StgValue>
</operation>

<operation id="1084" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1892" bw="18" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:1113  %LSTM_cache_V_addr_2 = getelementptr [194560 x i16]* %LSTM_cache_V, i64 0, i64 %zext_ln203_260

]]></Node>
<StgValue><ssdm name="LSTM_cache_V_addr_2"/></StgValue>
</operation>

<operation id="1085" st_id="40" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1893" bw="0" op_0_bw="16" op_1_bw="18">
<![CDATA[
hls_label_0:1114  store i16 %c_prev_V_load, i16* %LSTM_cache_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="store_ln122"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="1086" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="816" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
hls_label_0:37  %icmp_ln947 = icmp sgt i31 %tmp_297, 0

]]></Node>
<StgValue><ssdm name="icmp_ln947"/></StgValue>
</operation>

<operation id="1087" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="818" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_0:39  %sub_ln947 = sub i5 9, %trunc_ln947

]]></Node>
<StgValue><ssdm name="sub_ln947"/></StgValue>
</operation>

<operation id="1088" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="819" bw="16" op_0_bw="5">
<![CDATA[
hls_label_0:40  %zext_ln947 = zext i5 %sub_ln947 to i16

]]></Node>
<StgValue><ssdm name="zext_ln947"/></StgValue>
</operation>

<operation id="1089" st_id="41" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="820" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_0:41  %lshr_ln947 = lshr i16 -1, %zext_ln947

]]></Node>
<StgValue><ssdm name="lshr_ln947"/></StgValue>
</operation>

<operation id="1090" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="821" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_0:42  %p_Result_100 = and i16 %tmp_V_38, %lshr_ln947

]]></Node>
<StgValue><ssdm name="p_Result_100"/></StgValue>
</operation>

<operation id="1091" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="822" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_0:43  %icmp_ln947_6 = icmp ne i16 %p_Result_100, 0

]]></Node>
<StgValue><ssdm name="icmp_ln947_6"/></StgValue>
</operation>

<operation id="1092" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="823" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:44  %a = and i1 %icmp_ln947, %icmp_ln947_6

]]></Node>
<StgValue><ssdm name="a"/></StgValue>
</operation>

<operation id="1093" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="824" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_0:45  %tmp_298 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %lsb_index, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_298"/></StgValue>
</operation>

<operation id="1094" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="825" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:46  %xor_ln949 = xor i1 %tmp_298, true

]]></Node>
<StgValue><ssdm name="xor_ln949"/></StgValue>
</operation>

<operation id="1095" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="826" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_0:47  %add_ln949 = add i16 -24, %trunc_ln944

]]></Node>
<StgValue><ssdm name="add_ln949"/></StgValue>
</operation>

<operation id="1096" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="827" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_0:48  %p_Result_101 = call i1 @_ssdm_op_BitSelect.i1.i16.i16(i16 %tmp_V_38, i16 %add_ln949)

]]></Node>
<StgValue><ssdm name="p_Result_101"/></StgValue>
</operation>

<operation id="1097" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="828" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:49  %and_ln949 = and i1 %p_Result_101, %xor_ln949

]]></Node>
<StgValue><ssdm name="and_ln949"/></StgValue>
</operation>

<operation id="1098" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="829" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:50  %or_ln949_7 = or i1 %and_ln949, %a

]]></Node>
<StgValue><ssdm name="or_ln949_7"/></StgValue>
</operation>

<operation id="1099" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="830" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
hls_label_0:51  %or_ln = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 0, i1 %or_ln949_7)

]]></Node>
<StgValue><ssdm name="or_ln"/></StgValue>
</operation>

<operation id="1100" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="831" bw="64" op_0_bw="16">
<![CDATA[
hls_label_0:52  %m = zext i16 %tmp_V_38 to i64

]]></Node>
<StgValue><ssdm name="m"/></StgValue>
</operation>

<operation id="1101" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="832" bw="32" op_0_bw="16">
<![CDATA[
hls_label_0:53  %zext_ln957_5 = zext i16 %tmp_V_38 to i32

]]></Node>
<StgValue><ssdm name="zext_ln957_5"/></StgValue>
</operation>

<operation id="1102" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="833" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:54  %icmp_ln958 = icmp sgt i32 %lsb_index, 0

]]></Node>
<StgValue><ssdm name="icmp_ln958"/></StgValue>
</operation>

<operation id="1103" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="834" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:55  %add_ln958 = add nsw i32 -25, %sub_ln944

]]></Node>
<StgValue><ssdm name="add_ln958"/></StgValue>
</operation>

<operation id="1104" st_id="41" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="835" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:56  %lshr_ln958 = lshr i32 %zext_ln957_5, %add_ln958

]]></Node>
<StgValue><ssdm name="lshr_ln958"/></StgValue>
</operation>

<operation id="1105" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="836" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:57  %zext_ln958 = zext i32 %lshr_ln958 to i64

]]></Node>
<StgValue><ssdm name="zext_ln958"/></StgValue>
</operation>

<operation id="1106" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="837" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:58  %sub_ln958 = sub i32 25, %sub_ln944

]]></Node>
<StgValue><ssdm name="sub_ln958"/></StgValue>
</operation>

<operation id="1107" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="838" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:59  %zext_ln958_6 = zext i32 %sub_ln958 to i64

]]></Node>
<StgValue><ssdm name="zext_ln958_6"/></StgValue>
</operation>

<operation id="1108" st_id="41" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="839" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_0:60  %shl_ln958 = shl i64 %m, %zext_ln958_6

]]></Node>
<StgValue><ssdm name="shl_ln958"/></StgValue>
</operation>

<operation id="1109" st_id="41" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="840" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:61  %m_23 = select i1 %icmp_ln958, i64 %zext_ln958, i64 %shl_ln958

]]></Node>
<StgValue><ssdm name="m_23"/></StgValue>
</operation>

<operation id="1110" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="841" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:62  %zext_ln961 = zext i32 %or_ln to i64

]]></Node>
<StgValue><ssdm name="zext_ln961"/></StgValue>
</operation>

<operation id="1111" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="842" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_0:63  %m_24 = add i64 %zext_ln961, %m_23

]]></Node>
<StgValue><ssdm name="m_24"/></StgValue>
</operation>

<operation id="1112" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="843" bw="63" op_0_bw="63" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_0:64  %m_s = call i63 @_ssdm_op_PartSelect.i63.i64.i32.i32(i64 %m_24, i32 1, i32 63)

]]></Node>
<StgValue><ssdm name="m_s"/></StgValue>
</operation>

<operation id="1113" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="845" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
hls_label_0:66  %tmp_299 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %m_24, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_299"/></StgValue>
</operation>

<operation id="1114" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="icmp_ln935_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1013" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
hls_label_0:234  %icmp_ln947_7 = icmp sgt i31 %tmp_311, 0

]]></Node>
<StgValue><ssdm name="icmp_ln947_7"/></StgValue>
</operation>

<operation id="1115" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="icmp_ln935_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1016" bw="16" op_0_bw="5">
<![CDATA[
hls_label_0:237  %zext_ln947_2 = zext i5 %sub_ln947_2 to i16

]]></Node>
<StgValue><ssdm name="zext_ln947_2"/></StgValue>
</operation>

<operation id="1116" st_id="41" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="icmp_ln935_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1017" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_0:238  %lshr_ln947_2 = lshr i16 -1, %zext_ln947_2

]]></Node>
<StgValue><ssdm name="lshr_ln947_2"/></StgValue>
</operation>

<operation id="1117" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="icmp_ln935_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1018" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_0:239  %p_Result_111 = and i16 %tmp_V_40, %lshr_ln947_2

]]></Node>
<StgValue><ssdm name="p_Result_111"/></StgValue>
</operation>

<operation id="1118" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="icmp_ln935_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1019" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_0:240  %icmp_ln947_8 = icmp ne i16 %p_Result_111, 0

]]></Node>
<StgValue><ssdm name="icmp_ln947_8"/></StgValue>
</operation>

<operation id="1119" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="icmp_ln935_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1020" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:241  %a_2 = and i1 %icmp_ln947_7, %icmp_ln947_8

]]></Node>
<StgValue><ssdm name="a_2"/></StgValue>
</operation>

<operation id="1120" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="icmp_ln935_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1021" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_0:242  %tmp_312 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %lsb_index_2, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_312"/></StgValue>
</operation>

<operation id="1121" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="icmp_ln935_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1022" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:243  %xor_ln949_2 = xor i1 %tmp_312, true

]]></Node>
<StgValue><ssdm name="xor_ln949_2"/></StgValue>
</operation>

<operation id="1122" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="icmp_ln935_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1023" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_0:244  %add_ln949_2 = add i16 -24, %trunc_ln944_2

]]></Node>
<StgValue><ssdm name="add_ln949_2"/></StgValue>
</operation>

<operation id="1123" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="icmp_ln935_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1024" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_0:245  %p_Result_112 = call i1 @_ssdm_op_BitSelect.i1.i16.i16(i16 %tmp_V_40, i16 %add_ln949_2)

]]></Node>
<StgValue><ssdm name="p_Result_112"/></StgValue>
</operation>

<operation id="1124" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="icmp_ln935_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1025" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:246  %and_ln949_2 = and i1 %p_Result_112, %xor_ln949_2

]]></Node>
<StgValue><ssdm name="and_ln949_2"/></StgValue>
</operation>

<operation id="1125" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="icmp_ln935_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1026" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:247  %or_ln949 = or i1 %and_ln949_2, %a_2

]]></Node>
<StgValue><ssdm name="or_ln949"/></StgValue>
</operation>

<operation id="1126" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="icmp_ln935_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1027" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
hls_label_0:248  %or_ln949_2 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 0, i1 %or_ln949)

]]></Node>
<StgValue><ssdm name="or_ln949_2"/></StgValue>
</operation>

<operation id="1127" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="icmp_ln935_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1028" bw="64" op_0_bw="16">
<![CDATA[
hls_label_0:249  %m_27 = zext i16 %tmp_V_40 to i64

]]></Node>
<StgValue><ssdm name="m_27"/></StgValue>
</operation>

<operation id="1128" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="icmp_ln935_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1029" bw="32" op_0_bw="16">
<![CDATA[
hls_label_0:250  %zext_ln957_6 = zext i16 %tmp_V_40 to i32

]]></Node>
<StgValue><ssdm name="zext_ln957_6"/></StgValue>
</operation>

<operation id="1129" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="icmp_ln935_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1030" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:251  %icmp_ln958_2 = icmp sgt i32 %lsb_index_2, 0

]]></Node>
<StgValue><ssdm name="icmp_ln958_2"/></StgValue>
</operation>

<operation id="1130" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="icmp_ln935_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1031" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:252  %add_ln958_2 = add nsw i32 -25, %sub_ln944_2

]]></Node>
<StgValue><ssdm name="add_ln958_2"/></StgValue>
</operation>

<operation id="1131" st_id="41" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="icmp_ln935_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1032" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:253  %lshr_ln958_2 = lshr i32 %zext_ln957_6, %add_ln958_2

]]></Node>
<StgValue><ssdm name="lshr_ln958_2"/></StgValue>
</operation>

<operation id="1132" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="icmp_ln935_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1033" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:254  %zext_ln958_7 = zext i32 %lshr_ln958_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln958_7"/></StgValue>
</operation>

<operation id="1133" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="icmp_ln935_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1034" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:255  %sub_ln958_2 = sub i32 25, %sub_ln944_2

]]></Node>
<StgValue><ssdm name="sub_ln958_2"/></StgValue>
</operation>

<operation id="1134" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="icmp_ln935_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1035" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:256  %zext_ln958_8 = zext i32 %sub_ln958_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln958_8"/></StgValue>
</operation>

<operation id="1135" st_id="41" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="icmp_ln935_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1036" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_0:257  %shl_ln958_2 = shl i64 %m_27, %zext_ln958_8

]]></Node>
<StgValue><ssdm name="shl_ln958_2"/></StgValue>
</operation>

<operation id="1136" st_id="41" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="icmp_ln935_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1037" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:258  %m_28 = select i1 %icmp_ln958_2, i64 %zext_ln958_7, i64 %shl_ln958_2

]]></Node>
<StgValue><ssdm name="m_28"/></StgValue>
</operation>

<operation id="1137" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="icmp_ln935_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1038" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:259  %zext_ln961_2 = zext i32 %or_ln949_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln961_2"/></StgValue>
</operation>

<operation id="1138" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="icmp_ln935_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1039" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_0:260  %m_29 = add i64 %zext_ln961_2, %m_28

]]></Node>
<StgValue><ssdm name="m_29"/></StgValue>
</operation>

<operation id="1139" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="icmp_ln935_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1040" bw="63" op_0_bw="63" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_0:261  %m_2 = call i63 @_ssdm_op_PartSelect.i63.i64.i32.i32(i64 %m_29, i32 1, i32 63)

]]></Node>
<StgValue><ssdm name="m_2"/></StgValue>
</operation>

<operation id="1140" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="icmp_ln935_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1042" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
hls_label_0:263  %tmp_313 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %m_29, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_313"/></StgValue>
</operation>

<operation id="1141" st_id="41" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="icmp_ln935_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1043" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
hls_label_0:264  %select_ln964_2 = select i1 %tmp_313, i8 127, i8 126

]]></Node>
<StgValue><ssdm name="select_ln964_2"/></StgValue>
</operation>

<operation id="1142" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="icmp_ln935_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1204" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
hls_label_0:425  %icmp_ln947_9 = icmp sgt i31 %tmp_325, 0

]]></Node>
<StgValue><ssdm name="icmp_ln947_9"/></StgValue>
</operation>

<operation id="1143" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="icmp_ln935_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1207" bw="16" op_0_bw="5">
<![CDATA[
hls_label_0:428  %zext_ln947_3 = zext i5 %sub_ln947_3 to i16

]]></Node>
<StgValue><ssdm name="zext_ln947_3"/></StgValue>
</operation>

<operation id="1144" st_id="41" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="icmp_ln935_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1208" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_0:429  %lshr_ln947_3 = lshr i16 -1, %zext_ln947_3

]]></Node>
<StgValue><ssdm name="lshr_ln947_3"/></StgValue>
</operation>

<operation id="1145" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="icmp_ln935_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1209" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_0:430  %p_Result_122 = and i16 %tmp_V_42, %lshr_ln947_3

]]></Node>
<StgValue><ssdm name="p_Result_122"/></StgValue>
</operation>

<operation id="1146" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="icmp_ln935_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1210" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_0:431  %icmp_ln947_10 = icmp ne i16 %p_Result_122, 0

]]></Node>
<StgValue><ssdm name="icmp_ln947_10"/></StgValue>
</operation>

<operation id="1147" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="icmp_ln935_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1211" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:432  %a_3 = and i1 %icmp_ln947_9, %icmp_ln947_10

]]></Node>
<StgValue><ssdm name="a_3"/></StgValue>
</operation>

<operation id="1148" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="icmp_ln935_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1212" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_0:433  %tmp_326 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %lsb_index_3, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_326"/></StgValue>
</operation>

<operation id="1149" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="icmp_ln935_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1213" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:434  %xor_ln949_3 = xor i1 %tmp_326, true

]]></Node>
<StgValue><ssdm name="xor_ln949_3"/></StgValue>
</operation>

<operation id="1150" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="icmp_ln935_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1214" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_0:435  %add_ln949_3 = add i16 -24, %trunc_ln944_3

]]></Node>
<StgValue><ssdm name="add_ln949_3"/></StgValue>
</operation>

<operation id="1151" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="icmp_ln935_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1215" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_0:436  %p_Result_123 = call i1 @_ssdm_op_BitSelect.i1.i16.i16(i16 %tmp_V_42, i16 %add_ln949_3)

]]></Node>
<StgValue><ssdm name="p_Result_123"/></StgValue>
</operation>

<operation id="1152" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="icmp_ln935_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1216" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:437  %and_ln949_3 = and i1 %p_Result_123, %xor_ln949_3

]]></Node>
<StgValue><ssdm name="and_ln949_3"/></StgValue>
</operation>

<operation id="1153" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="icmp_ln935_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1217" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:438  %or_ln949_8 = or i1 %and_ln949_3, %a_3

]]></Node>
<StgValue><ssdm name="or_ln949_8"/></StgValue>
</operation>

<operation id="1154" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="icmp_ln935_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1218" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
hls_label_0:439  %or_ln949_3 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 0, i1 %or_ln949_8)

]]></Node>
<StgValue><ssdm name="or_ln949_3"/></StgValue>
</operation>

<operation id="1155" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="icmp_ln935_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1219" bw="64" op_0_bw="16">
<![CDATA[
hls_label_0:440  %m_32 = zext i16 %tmp_V_42 to i64

]]></Node>
<StgValue><ssdm name="m_32"/></StgValue>
</operation>

<operation id="1156" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="icmp_ln935_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1220" bw="32" op_0_bw="16">
<![CDATA[
hls_label_0:441  %zext_ln957_7 = zext i16 %tmp_V_42 to i32

]]></Node>
<StgValue><ssdm name="zext_ln957_7"/></StgValue>
</operation>

<operation id="1157" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="icmp_ln935_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1221" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:442  %icmp_ln958_3 = icmp sgt i32 %lsb_index_3, 0

]]></Node>
<StgValue><ssdm name="icmp_ln958_3"/></StgValue>
</operation>

<operation id="1158" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="icmp_ln935_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1222" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:443  %add_ln958_3 = add nsw i32 -25, %sub_ln944_3

]]></Node>
<StgValue><ssdm name="add_ln958_3"/></StgValue>
</operation>

<operation id="1159" st_id="41" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="icmp_ln935_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1223" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:444  %lshr_ln958_3 = lshr i32 %zext_ln957_7, %add_ln958_3

]]></Node>
<StgValue><ssdm name="lshr_ln958_3"/></StgValue>
</operation>

<operation id="1160" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="icmp_ln935_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1224" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:445  %zext_ln958_9 = zext i32 %lshr_ln958_3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln958_9"/></StgValue>
</operation>

<operation id="1161" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="icmp_ln935_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1225" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:446  %sub_ln958_3 = sub i32 25, %sub_ln944_3

]]></Node>
<StgValue><ssdm name="sub_ln958_3"/></StgValue>
</operation>

<operation id="1162" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="icmp_ln935_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1226" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:447  %zext_ln958_10 = zext i32 %sub_ln958_3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln958_10"/></StgValue>
</operation>

<operation id="1163" st_id="41" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="icmp_ln935_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1227" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_0:448  %shl_ln958_3 = shl i64 %m_32, %zext_ln958_10

]]></Node>
<StgValue><ssdm name="shl_ln958_3"/></StgValue>
</operation>

<operation id="1164" st_id="41" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="icmp_ln935_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1228" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:449  %m_33 = select i1 %icmp_ln958_3, i64 %zext_ln958_9, i64 %shl_ln958_3

]]></Node>
<StgValue><ssdm name="m_33"/></StgValue>
</operation>

<operation id="1165" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="icmp_ln935_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1229" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:450  %zext_ln961_3 = zext i32 %or_ln949_3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln961_3"/></StgValue>
</operation>

<operation id="1166" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="icmp_ln935_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1230" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_0:451  %m_34 = add i64 %zext_ln961_3, %m_33

]]></Node>
<StgValue><ssdm name="m_34"/></StgValue>
</operation>

<operation id="1167" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="icmp_ln935_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1231" bw="63" op_0_bw="63" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_0:452  %m_3 = call i63 @_ssdm_op_PartSelect.i63.i64.i32.i32(i64 %m_34, i32 1, i32 63)

]]></Node>
<StgValue><ssdm name="m_3"/></StgValue>
</operation>

<operation id="1168" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="icmp_ln935_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1233" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
hls_label_0:454  %tmp_327 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %m_34, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_327"/></StgValue>
</operation>

<operation id="1169" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="icmp_ln935_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1394" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:615  %sub_ln944_4 = sub nsw i32 16, %l_4

]]></Node>
<StgValue><ssdm name="sub_ln944_4"/></StgValue>
</operation>

<operation id="1170" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="icmp_ln935_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1395" bw="16" op_0_bw="32">
<![CDATA[
hls_label_0:616  %trunc_ln944_4 = trunc i32 %sub_ln944_4 to i16

]]></Node>
<StgValue><ssdm name="trunc_ln944_4"/></StgValue>
</operation>

<operation id="1171" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="icmp_ln935_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1396" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:617  %lsb_index_4 = add nsw i32 -24, %sub_ln944_4

]]></Node>
<StgValue><ssdm name="lsb_index_4"/></StgValue>
</operation>

<operation id="1172" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="icmp_ln935_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1397" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_0:618  %tmp_339 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %lsb_index_4, i32 1, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_339"/></StgValue>
</operation>

<operation id="1173" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="icmp_ln935_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1398" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
hls_label_0:619  %icmp_ln947_11 = icmp sgt i31 %tmp_339, 0

]]></Node>
<StgValue><ssdm name="icmp_ln947_11"/></StgValue>
</operation>

<operation id="1174" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="icmp_ln935_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1399" bw="5" op_0_bw="32">
<![CDATA[
hls_label_0:620  %trunc_ln947_4 = trunc i32 %sub_ln944_4 to i5

]]></Node>
<StgValue><ssdm name="trunc_ln947_4"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="1175" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="844" bw="64" op_0_bw="63">
<![CDATA[
hls_label_0:65  %m_52 = zext i63 %m_s to i64

]]></Node>
<StgValue><ssdm name="m_52"/></StgValue>
</operation>

<operation id="1176" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="846" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
hls_label_0:67  %select_ln964 = select i1 %tmp_299, i8 127, i8 126

]]></Node>
<StgValue><ssdm name="select_ln964"/></StgValue>
</operation>

<operation id="1177" st_id="42" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="848" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_0:69  %sub_ln964 = sub i8 4, %trunc_ln943

]]></Node>
<StgValue><ssdm name="sub_ln964"/></StgValue>
</operation>

<operation id="1178" st_id="42" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="849" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_0:70  %add_ln964 = add i8 %sub_ln964, %select_ln964

]]></Node>
<StgValue><ssdm name="add_ln964"/></StgValue>
</operation>

<operation id="1179" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="850" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
hls_label_0:71  %tmp_57 = call i9 @_ssdm_op_BitConcatenate.i9.i1.i8(i1 %p_Result_220, i8 %add_ln964)

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="1180" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="851" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="9" op_3_bw="32" op_4_bw="32">
<![CDATA[
hls_label_0:72  %p_Result_222 = call i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32(i64 %m_52, i9 %tmp_57, i32 23, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_222"/></StgValue>
</operation>

<operation id="1181" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="852" bw="32" op_0_bw="64">
<![CDATA[
hls_label_0:73  %trunc_ln738 = trunc i64 %p_Result_222 to i32

]]></Node>
<StgValue><ssdm name="trunc_ln738"/></StgValue>
</operation>

<operation id="1182" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="icmp_ln935_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1041" bw="64" op_0_bw="63">
<![CDATA[
hls_label_0:262  %m_53 = zext i63 %m_2 to i64

]]></Node>
<StgValue><ssdm name="m_53"/></StgValue>
</operation>

<operation id="1183" st_id="42" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="icmp_ln935_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1045" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_0:266  %sub_ln964_2 = sub i8 4, %trunc_ln943_2

]]></Node>
<StgValue><ssdm name="sub_ln964_2"/></StgValue>
</operation>

<operation id="1184" st_id="42" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="icmp_ln935_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1046" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_0:267  %add_ln964_2 = add i8 %sub_ln964_2, %select_ln964_2

]]></Node>
<StgValue><ssdm name="add_ln964_2"/></StgValue>
</operation>

<operation id="1185" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="icmp_ln935_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1047" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
hls_label_0:268  %tmp_s = call i9 @_ssdm_op_BitConcatenate.i9.i1.i8(i1 %p_Result_227, i8 %add_ln964_2)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="1186" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="icmp_ln935_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1048" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="9" op_3_bw="32" op_4_bw="32">
<![CDATA[
hls_label_0:269  %p_Result_229 = call i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32(i64 %m_53, i9 %tmp_s, i32 23, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_229"/></StgValue>
</operation>

<operation id="1187" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="icmp_ln935_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1049" bw="32" op_0_bw="64">
<![CDATA[
hls_label_0:270  %trunc_ln738_2 = trunc i64 %p_Result_229 to i32

]]></Node>
<StgValue><ssdm name="trunc_ln738_2"/></StgValue>
</operation>

<operation id="1188" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="icmp_ln935_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1050" bw="32" op_0_bw="32">
<![CDATA[
hls_label_0:271  %bitcast_ln739 = bitcast i32 %trunc_ln738_2 to float

]]></Node>
<StgValue><ssdm name="bitcast_ln739"/></StgValue>
</operation>

<operation id="1189" st_id="42" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="icmp_ln935_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1051" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:272  %tmp_19 = fpext float %bitcast_ln739 to double

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="1190" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="icmp_ln935_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1232" bw="64" op_0_bw="63">
<![CDATA[
hls_label_0:453  %m_54 = zext i63 %m_3 to i64

]]></Node>
<StgValue><ssdm name="m_54"/></StgValue>
</operation>

<operation id="1191" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="icmp_ln935_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1234" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
hls_label_0:455  %select_ln964_3 = select i1 %tmp_327, i8 127, i8 126

]]></Node>
<StgValue><ssdm name="select_ln964_3"/></StgValue>
</operation>

<operation id="1192" st_id="42" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="icmp_ln935_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1236" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_0:457  %sub_ln964_3 = sub i8 4, %trunc_ln943_3

]]></Node>
<StgValue><ssdm name="sub_ln964_3"/></StgValue>
</operation>

<operation id="1193" st_id="42" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="icmp_ln935_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1237" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_0:458  %add_ln964_3 = add i8 %sub_ln964_3, %select_ln964_3

]]></Node>
<StgValue><ssdm name="add_ln964_3"/></StgValue>
</operation>

<operation id="1194" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="icmp_ln935_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1238" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
hls_label_0:459  %tmp_59 = call i9 @_ssdm_op_BitConcatenate.i9.i1.i8(i1 %p_Result_234, i8 %add_ln964_3)

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="1195" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="icmp_ln935_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1239" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="9" op_3_bw="32" op_4_bw="32">
<![CDATA[
hls_label_0:460  %p_Result_236 = call i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32(i64 %m_54, i9 %tmp_59, i32 23, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_236"/></StgValue>
</operation>

<operation id="1196" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="icmp_ln935_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1240" bw="32" op_0_bw="64">
<![CDATA[
hls_label_0:461  %trunc_ln738_3 = trunc i64 %p_Result_236 to i32

]]></Node>
<StgValue><ssdm name="trunc_ln738_3"/></StgValue>
</operation>

<operation id="1197" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="icmp_ln935_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1400" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_0:621  %sub_ln947_4 = sub i5 9, %trunc_ln947_4

]]></Node>
<StgValue><ssdm name="sub_ln947_4"/></StgValue>
</operation>

<operation id="1198" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="icmp_ln935_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1401" bw="16" op_0_bw="5">
<![CDATA[
hls_label_0:622  %zext_ln947_4 = zext i5 %sub_ln947_4 to i16

]]></Node>
<StgValue><ssdm name="zext_ln947_4"/></StgValue>
</operation>

<operation id="1199" st_id="42" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="icmp_ln935_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1402" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_0:623  %lshr_ln947_4 = lshr i16 -1, %zext_ln947_4

]]></Node>
<StgValue><ssdm name="lshr_ln947_4"/></StgValue>
</operation>

<operation id="1200" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="icmp_ln935_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1403" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_0:624  %p_Result_133 = and i16 %tmp_V_44, %lshr_ln947_4

]]></Node>
<StgValue><ssdm name="p_Result_133"/></StgValue>
</operation>

<operation id="1201" st_id="42" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="icmp_ln935_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1404" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_0:625  %icmp_ln947_12 = icmp ne i16 %p_Result_133, 0

]]></Node>
<StgValue><ssdm name="icmp_ln947_12"/></StgValue>
</operation>

<operation id="1202" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="icmp_ln935_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1405" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:626  %a_4 = and i1 %icmp_ln947_11, %icmp_ln947_12

]]></Node>
<StgValue><ssdm name="a_4"/></StgValue>
</operation>

<operation id="1203" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="icmp_ln935_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1406" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_0:627  %tmp_340 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %lsb_index_4, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_340"/></StgValue>
</operation>

<operation id="1204" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="icmp_ln935_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1407" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:628  %xor_ln949_4 = xor i1 %tmp_340, true

]]></Node>
<StgValue><ssdm name="xor_ln949_4"/></StgValue>
</operation>

<operation id="1205" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="icmp_ln935_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1408" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_0:629  %add_ln949_4 = add i16 -24, %trunc_ln944_4

]]></Node>
<StgValue><ssdm name="add_ln949_4"/></StgValue>
</operation>

<operation id="1206" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="icmp_ln935_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1409" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_0:630  %p_Result_134 = call i1 @_ssdm_op_BitSelect.i1.i16.i16(i16 %tmp_V_44, i16 %add_ln949_4)

]]></Node>
<StgValue><ssdm name="p_Result_134"/></StgValue>
</operation>

<operation id="1207" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="icmp_ln935_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1410" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:631  %and_ln949_4 = and i1 %p_Result_134, %xor_ln949_4

]]></Node>
<StgValue><ssdm name="and_ln949_4"/></StgValue>
</operation>

<operation id="1208" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="icmp_ln935_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1411" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:632  %or_ln949_9 = or i1 %and_ln949_4, %a_4

]]></Node>
<StgValue><ssdm name="or_ln949_9"/></StgValue>
</operation>

<operation id="1209" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="icmp_ln935_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1412" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
hls_label_0:633  %or_ln949_4 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 0, i1 %or_ln949_9)

]]></Node>
<StgValue><ssdm name="or_ln949_4"/></StgValue>
</operation>

<operation id="1210" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="icmp_ln935_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1413" bw="64" op_0_bw="16">
<![CDATA[
hls_label_0:634  %m_37 = zext i16 %tmp_V_44 to i64

]]></Node>
<StgValue><ssdm name="m_37"/></StgValue>
</operation>

<operation id="1211" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="icmp_ln935_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1414" bw="32" op_0_bw="16">
<![CDATA[
hls_label_0:635  %zext_ln957_8 = zext i16 %tmp_V_44 to i32

]]></Node>
<StgValue><ssdm name="zext_ln957_8"/></StgValue>
</operation>

<operation id="1212" st_id="42" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="icmp_ln935_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1415" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:636  %icmp_ln958_4 = icmp sgt i32 %lsb_index_4, 0

]]></Node>
<StgValue><ssdm name="icmp_ln958_4"/></StgValue>
</operation>

<operation id="1213" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="icmp_ln935_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1416" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:637  %add_ln958_4 = add nsw i32 -25, %sub_ln944_4

]]></Node>
<StgValue><ssdm name="add_ln958_4"/></StgValue>
</operation>

<operation id="1214" st_id="42" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="icmp_ln935_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1417" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:638  %lshr_ln958_4 = lshr i32 %zext_ln957_8, %add_ln958_4

]]></Node>
<StgValue><ssdm name="lshr_ln958_4"/></StgValue>
</operation>

<operation id="1215" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="icmp_ln935_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1418" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:639  %zext_ln958_11 = zext i32 %lshr_ln958_4 to i64

]]></Node>
<StgValue><ssdm name="zext_ln958_11"/></StgValue>
</operation>

<operation id="1216" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="icmp_ln935_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1419" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:640  %sub_ln958_4 = sub i32 25, %sub_ln944_4

]]></Node>
<StgValue><ssdm name="sub_ln958_4"/></StgValue>
</operation>

<operation id="1217" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="icmp_ln935_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1420" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:641  %zext_ln958_12 = zext i32 %sub_ln958_4 to i64

]]></Node>
<StgValue><ssdm name="zext_ln958_12"/></StgValue>
</operation>

<operation id="1218" st_id="42" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="icmp_ln935_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1421" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_0:642  %shl_ln958_4 = shl i64 %m_37, %zext_ln958_12

]]></Node>
<StgValue><ssdm name="shl_ln958_4"/></StgValue>
</operation>

<operation id="1219" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="icmp_ln935_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1422" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:643  %m_38 = select i1 %icmp_ln958_4, i64 %zext_ln958_11, i64 %shl_ln958_4

]]></Node>
<StgValue><ssdm name="m_38"/></StgValue>
</operation>

<operation id="1220" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="icmp_ln935_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1423" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:644  %zext_ln961_4 = zext i32 %or_ln949_4 to i64

]]></Node>
<StgValue><ssdm name="zext_ln961_4"/></StgValue>
</operation>

<operation id="1221" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="icmp_ln935_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1424" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_0:645  %m_39 = add i64 %zext_ln961_4, %m_38

]]></Node>
<StgValue><ssdm name="m_39"/></StgValue>
</operation>

<operation id="1222" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="icmp_ln935_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1425" bw="63" op_0_bw="63" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_0:646  %m_4 = call i63 @_ssdm_op_PartSelect.i63.i64.i32.i32(i64 %m_39, i32 1, i32 63)

]]></Node>
<StgValue><ssdm name="m_4"/></StgValue>
</operation>

<operation id="1223" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="icmp_ln935_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1427" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
hls_label_0:648  %tmp_341 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %m_39, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_341"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="1224" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="853" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:74  %xor_ln94 = xor i32 %trunc_ln738, -2147483648

]]></Node>
<StgValue><ssdm name="xor_ln94"/></StgValue>
</operation>

<operation id="1225" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="854" bw="32" op_0_bw="32">
<![CDATA[
hls_label_0:75  %bitcast_ln94 = bitcast i32 %xor_ln94 to float

]]></Node>
<StgValue><ssdm name="bitcast_ln94"/></StgValue>
</operation>

<operation id="1226" st_id="43" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="855" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:76  %tmp_18 = fpext float %bitcast_ln94 to double

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="1227" st_id="43" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="icmp_ln935_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1051" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:272  %tmp_19 = fpext float %bitcast_ln739 to double

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="1228" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1052" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:273  %select_ln98 = select i1 %icmp_ln935_2, double 0.000000e+00, double %tmp_19

]]></Node>
<StgValue><ssdm name="select_ln98"/></StgValue>
</operation>

<operation id="1229" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="icmp_ln935_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1241" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:462  %xor_ln101 = xor i32 %trunc_ln738_3, -2147483648

]]></Node>
<StgValue><ssdm name="xor_ln101"/></StgValue>
</operation>

<operation id="1230" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="icmp_ln935_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1242" bw="32" op_0_bw="32">
<![CDATA[
hls_label_0:463  %bitcast_ln101 = bitcast i32 %xor_ln101 to float

]]></Node>
<StgValue><ssdm name="bitcast_ln101"/></StgValue>
</operation>

<operation id="1231" st_id="43" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="icmp_ln935_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1243" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:464  %tmp_20 = fpext float %bitcast_ln101 to double

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="1232" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="icmp_ln935_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1426" bw="64" op_0_bw="63">
<![CDATA[
hls_label_0:647  %m_55 = zext i63 %m_4 to i64

]]></Node>
<StgValue><ssdm name="m_55"/></StgValue>
</operation>

<operation id="1233" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="icmp_ln935_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1428" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
hls_label_0:649  %select_ln964_4 = select i1 %tmp_341, i8 127, i8 126

]]></Node>
<StgValue><ssdm name="select_ln964_4"/></StgValue>
</operation>

<operation id="1234" st_id="43" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="icmp_ln935_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1430" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_0:651  %sub_ln964_4 = sub i8 4, %trunc_ln943_4

]]></Node>
<StgValue><ssdm name="sub_ln964_4"/></StgValue>
</operation>

<operation id="1235" st_id="43" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="icmp_ln935_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1431" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_0:652  %add_ln964_4 = add i8 %sub_ln964_4, %select_ln964_4

]]></Node>
<StgValue><ssdm name="add_ln964_4"/></StgValue>
</operation>

<operation id="1236" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="icmp_ln935_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1432" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
hls_label_0:653  %tmp_61 = call i9 @_ssdm_op_BitConcatenate.i9.i1.i8(i1 %p_Result_241, i8 %add_ln964_4)

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="1237" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="icmp_ln935_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1433" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="9" op_3_bw="32" op_4_bw="32">
<![CDATA[
hls_label_0:654  %p_Result_243 = call i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32(i64 %m_55, i9 %tmp_61, i32 23, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_243"/></StgValue>
</operation>

<operation id="1238" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="icmp_ln935_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1434" bw="32" op_0_bw="64">
<![CDATA[
hls_label_0:655  %trunc_ln738_4 = trunc i64 %p_Result_243 to i32

]]></Node>
<StgValue><ssdm name="trunc_ln738_4"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="1239" st_id="44" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="855" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:76  %tmp_18 = fpext float %bitcast_ln94 to double

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="1240" st_id="44" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="856" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:77  %select_ln94 = select i1 %icmp_ln935, double -0.000000e+00, double %tmp_18

]]></Node>
<StgValue><ssdm name="select_ln94"/></StgValue>
</operation>

<operation id="1241" st_id="44" stage="97" lat="97">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1053" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="58" op_3_bw="26" op_4_bw="42">
<![CDATA[
hls_label_0:274  %v_assign_2 = call fastcc double @"generic_tanh<double>"(double %select_ln98) nounwind

]]></Node>
<StgValue><ssdm name="v_assign_2"/></StgValue>
</operation>

<operation id="1242" st_id="44" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="icmp_ln935_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1243" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:464  %tmp_20 = fpext float %bitcast_ln101 to double

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="1243" st_id="44" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1244" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:465  %select_ln101 = select i1 %icmp_ln935_3, double -0.000000e+00, double %tmp_20

]]></Node>
<StgValue><ssdm name="select_ln101"/></StgValue>
</operation>

<operation id="1244" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="icmp_ln935_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1435" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:656  %xor_ln104 = xor i32 %trunc_ln738_4, -2147483648

]]></Node>
<StgValue><ssdm name="xor_ln104"/></StgValue>
</operation>

<operation id="1245" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="icmp_ln935_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1436" bw="32" op_0_bw="32">
<![CDATA[
hls_label_0:657  %bitcast_ln104 = bitcast i32 %xor_ln104 to float

]]></Node>
<StgValue><ssdm name="bitcast_ln104"/></StgValue>
</operation>

<operation id="1246" st_id="44" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="icmp_ln935_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1437" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:658  %tmp_21 = fpext float %bitcast_ln104 to double

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="1247" st_id="45" stage="96" lat="97">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1053" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="58" op_3_bw="26" op_4_bw="42">
<![CDATA[
hls_label_0:274  %v_assign_2 = call fastcc double @"generic_tanh<double>"(double %select_ln98) nounwind

]]></Node>
<StgValue><ssdm name="v_assign_2"/></StgValue>
</operation>

<operation id="1248" st_id="45" stage="30" lat="30">
<core>DExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1245" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_0:466  %tmp_5 = call double @llvm.exp.f64(double %select_ln101)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="1249" st_id="45" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="icmp_ln935_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1437" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:658  %tmp_21 = fpext float %bitcast_ln104 to double

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="1250" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1438" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:659  %select_ln104 = select i1 %icmp_ln935_4, double -0.000000e+00, double %tmp_21

]]></Node>
<StgValue><ssdm name="select_ln104"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="1251" st_id="46" stage="30" lat="30">
<core>DExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="857" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_0:78  %tmp_1 = call double @llvm.exp.f64(double %select_ln94)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="1252" st_id="46" stage="95" lat="97">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1053" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="58" op_3_bw="26" op_4_bw="42">
<![CDATA[
hls_label_0:274  %v_assign_2 = call fastcc double @"generic_tanh<double>"(double %select_ln98) nounwind

]]></Node>
<StgValue><ssdm name="v_assign_2"/></StgValue>
</operation>

<operation id="1253" st_id="46" stage="29" lat="30">
<core>DExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1245" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_0:466  %tmp_5 = call double @llvm.exp.f64(double %select_ln101)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="1254" st_id="47" stage="29" lat="30">
<core>DExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="857" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_0:78  %tmp_1 = call double @llvm.exp.f64(double %select_ln94)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="1255" st_id="47" stage="94" lat="97">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1053" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="58" op_3_bw="26" op_4_bw="42">
<![CDATA[
hls_label_0:274  %v_assign_2 = call fastcc double @"generic_tanh<double>"(double %select_ln98) nounwind

]]></Node>
<StgValue><ssdm name="v_assign_2"/></StgValue>
</operation>

<operation id="1256" st_id="47" stage="28" lat="30">
<core>DExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1245" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_0:466  %tmp_5 = call double @llvm.exp.f64(double %select_ln101)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="1257" st_id="47" stage="30" lat="30">
<core>DExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1439" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_0:660  %tmp_8 = call double @llvm.exp.f64(double %select_ln104)

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="1258" st_id="48" stage="28" lat="30">
<core>DExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="857" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_0:78  %tmp_1 = call double @llvm.exp.f64(double %select_ln94)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="1259" st_id="48" stage="93" lat="97">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1053" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="58" op_3_bw="26" op_4_bw="42">
<![CDATA[
hls_label_0:274  %v_assign_2 = call fastcc double @"generic_tanh<double>"(double %select_ln98) nounwind

]]></Node>
<StgValue><ssdm name="v_assign_2"/></StgValue>
</operation>

<operation id="1260" st_id="48" stage="27" lat="30">
<core>DExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1245" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_0:466  %tmp_5 = call double @llvm.exp.f64(double %select_ln101)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="1261" st_id="48" stage="29" lat="30">
<core>DExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1439" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_0:660  %tmp_8 = call double @llvm.exp.f64(double %select_ln104)

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="1262" st_id="49" stage="27" lat="30">
<core>DExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="857" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_0:78  %tmp_1 = call double @llvm.exp.f64(double %select_ln94)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="1263" st_id="49" stage="92" lat="97">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1053" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="58" op_3_bw="26" op_4_bw="42">
<![CDATA[
hls_label_0:274  %v_assign_2 = call fastcc double @"generic_tanh<double>"(double %select_ln98) nounwind

]]></Node>
<StgValue><ssdm name="v_assign_2"/></StgValue>
</operation>

<operation id="1264" st_id="49" stage="26" lat="30">
<core>DExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1245" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_0:466  %tmp_5 = call double @llvm.exp.f64(double %select_ln101)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="1265" st_id="49" stage="28" lat="30">
<core>DExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1439" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_0:660  %tmp_8 = call double @llvm.exp.f64(double %select_ln104)

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="1266" st_id="50" stage="26" lat="30">
<core>DExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="857" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_0:78  %tmp_1 = call double @llvm.exp.f64(double %select_ln94)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="1267" st_id="50" stage="91" lat="97">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1053" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="58" op_3_bw="26" op_4_bw="42">
<![CDATA[
hls_label_0:274  %v_assign_2 = call fastcc double @"generic_tanh<double>"(double %select_ln98) nounwind

]]></Node>
<StgValue><ssdm name="v_assign_2"/></StgValue>
</operation>

<operation id="1268" st_id="50" stage="25" lat="30">
<core>DExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1245" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_0:466  %tmp_5 = call double @llvm.exp.f64(double %select_ln101)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="1269" st_id="50" stage="27" lat="30">
<core>DExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1439" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_0:660  %tmp_8 = call double @llvm.exp.f64(double %select_ln104)

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="1270" st_id="51" stage="25" lat="30">
<core>DExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="857" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_0:78  %tmp_1 = call double @llvm.exp.f64(double %select_ln94)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="1271" st_id="51" stage="90" lat="97">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1053" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="58" op_3_bw="26" op_4_bw="42">
<![CDATA[
hls_label_0:274  %v_assign_2 = call fastcc double @"generic_tanh<double>"(double %select_ln98) nounwind

]]></Node>
<StgValue><ssdm name="v_assign_2"/></StgValue>
</operation>

<operation id="1272" st_id="51" stage="24" lat="30">
<core>DExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1245" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_0:466  %tmp_5 = call double @llvm.exp.f64(double %select_ln101)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="1273" st_id="51" stage="26" lat="30">
<core>DExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1439" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_0:660  %tmp_8 = call double @llvm.exp.f64(double %select_ln104)

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="1274" st_id="52" stage="24" lat="30">
<core>DExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="857" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_0:78  %tmp_1 = call double @llvm.exp.f64(double %select_ln94)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="1275" st_id="52" stage="89" lat="97">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1053" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="58" op_3_bw="26" op_4_bw="42">
<![CDATA[
hls_label_0:274  %v_assign_2 = call fastcc double @"generic_tanh<double>"(double %select_ln98) nounwind

]]></Node>
<StgValue><ssdm name="v_assign_2"/></StgValue>
</operation>

<operation id="1276" st_id="52" stage="23" lat="30">
<core>DExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1245" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_0:466  %tmp_5 = call double @llvm.exp.f64(double %select_ln101)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="1277" st_id="52" stage="25" lat="30">
<core>DExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1439" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_0:660  %tmp_8 = call double @llvm.exp.f64(double %select_ln104)

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="1278" st_id="53" stage="23" lat="30">
<core>DExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="857" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_0:78  %tmp_1 = call double @llvm.exp.f64(double %select_ln94)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="1279" st_id="53" stage="88" lat="97">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1053" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="58" op_3_bw="26" op_4_bw="42">
<![CDATA[
hls_label_0:274  %v_assign_2 = call fastcc double @"generic_tanh<double>"(double %select_ln98) nounwind

]]></Node>
<StgValue><ssdm name="v_assign_2"/></StgValue>
</operation>

<operation id="1280" st_id="53" stage="22" lat="30">
<core>DExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1245" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_0:466  %tmp_5 = call double @llvm.exp.f64(double %select_ln101)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="1281" st_id="53" stage="24" lat="30">
<core>DExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1439" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_0:660  %tmp_8 = call double @llvm.exp.f64(double %select_ln104)

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="1282" st_id="54" stage="22" lat="30">
<core>DExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="857" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_0:78  %tmp_1 = call double @llvm.exp.f64(double %select_ln94)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="1283" st_id="54" stage="87" lat="97">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1053" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="58" op_3_bw="26" op_4_bw="42">
<![CDATA[
hls_label_0:274  %v_assign_2 = call fastcc double @"generic_tanh<double>"(double %select_ln98) nounwind

]]></Node>
<StgValue><ssdm name="v_assign_2"/></StgValue>
</operation>

<operation id="1284" st_id="54" stage="21" lat="30">
<core>DExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1245" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_0:466  %tmp_5 = call double @llvm.exp.f64(double %select_ln101)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="1285" st_id="54" stage="23" lat="30">
<core>DExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1439" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_0:660  %tmp_8 = call double @llvm.exp.f64(double %select_ln104)

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="1286" st_id="55" stage="21" lat="30">
<core>DExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="857" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_0:78  %tmp_1 = call double @llvm.exp.f64(double %select_ln94)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="1287" st_id="55" stage="86" lat="97">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1053" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="58" op_3_bw="26" op_4_bw="42">
<![CDATA[
hls_label_0:274  %v_assign_2 = call fastcc double @"generic_tanh<double>"(double %select_ln98) nounwind

]]></Node>
<StgValue><ssdm name="v_assign_2"/></StgValue>
</operation>

<operation id="1288" st_id="55" stage="20" lat="30">
<core>DExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1245" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_0:466  %tmp_5 = call double @llvm.exp.f64(double %select_ln101)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="1289" st_id="55" stage="22" lat="30">
<core>DExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1439" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_0:660  %tmp_8 = call double @llvm.exp.f64(double %select_ln104)

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="1290" st_id="56" stage="20" lat="30">
<core>DExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="857" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_0:78  %tmp_1 = call double @llvm.exp.f64(double %select_ln94)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="1291" st_id="56" stage="85" lat="97">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1053" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="58" op_3_bw="26" op_4_bw="42">
<![CDATA[
hls_label_0:274  %v_assign_2 = call fastcc double @"generic_tanh<double>"(double %select_ln98) nounwind

]]></Node>
<StgValue><ssdm name="v_assign_2"/></StgValue>
</operation>

<operation id="1292" st_id="56" stage="19" lat="30">
<core>DExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1245" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_0:466  %tmp_5 = call double @llvm.exp.f64(double %select_ln101)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="1293" st_id="56" stage="21" lat="30">
<core>DExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1439" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_0:660  %tmp_8 = call double @llvm.exp.f64(double %select_ln104)

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="1294" st_id="57" stage="19" lat="30">
<core>DExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="857" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_0:78  %tmp_1 = call double @llvm.exp.f64(double %select_ln94)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="1295" st_id="57" stage="84" lat="97">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1053" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="58" op_3_bw="26" op_4_bw="42">
<![CDATA[
hls_label_0:274  %v_assign_2 = call fastcc double @"generic_tanh<double>"(double %select_ln98) nounwind

]]></Node>
<StgValue><ssdm name="v_assign_2"/></StgValue>
</operation>

<operation id="1296" st_id="57" stage="18" lat="30">
<core>DExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1245" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_0:466  %tmp_5 = call double @llvm.exp.f64(double %select_ln101)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="1297" st_id="57" stage="20" lat="30">
<core>DExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1439" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_0:660  %tmp_8 = call double @llvm.exp.f64(double %select_ln104)

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="1298" st_id="58" stage="18" lat="30">
<core>DExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="857" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_0:78  %tmp_1 = call double @llvm.exp.f64(double %select_ln94)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="1299" st_id="58" stage="83" lat="97">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1053" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="58" op_3_bw="26" op_4_bw="42">
<![CDATA[
hls_label_0:274  %v_assign_2 = call fastcc double @"generic_tanh<double>"(double %select_ln98) nounwind

]]></Node>
<StgValue><ssdm name="v_assign_2"/></StgValue>
</operation>

<operation id="1300" st_id="58" stage="17" lat="30">
<core>DExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1245" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_0:466  %tmp_5 = call double @llvm.exp.f64(double %select_ln101)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="1301" st_id="58" stage="19" lat="30">
<core>DExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1439" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_0:660  %tmp_8 = call double @llvm.exp.f64(double %select_ln104)

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="1302" st_id="59" stage="17" lat="30">
<core>DExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="857" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_0:78  %tmp_1 = call double @llvm.exp.f64(double %select_ln94)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="1303" st_id="59" stage="82" lat="97">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1053" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="58" op_3_bw="26" op_4_bw="42">
<![CDATA[
hls_label_0:274  %v_assign_2 = call fastcc double @"generic_tanh<double>"(double %select_ln98) nounwind

]]></Node>
<StgValue><ssdm name="v_assign_2"/></StgValue>
</operation>

<operation id="1304" st_id="59" stage="16" lat="30">
<core>DExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1245" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_0:466  %tmp_5 = call double @llvm.exp.f64(double %select_ln101)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="1305" st_id="59" stage="18" lat="30">
<core>DExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1439" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_0:660  %tmp_8 = call double @llvm.exp.f64(double %select_ln104)

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="1306" st_id="60" stage="16" lat="30">
<core>DExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="857" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_0:78  %tmp_1 = call double @llvm.exp.f64(double %select_ln94)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="1307" st_id="60" stage="81" lat="97">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1053" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="58" op_3_bw="26" op_4_bw="42">
<![CDATA[
hls_label_0:274  %v_assign_2 = call fastcc double @"generic_tanh<double>"(double %select_ln98) nounwind

]]></Node>
<StgValue><ssdm name="v_assign_2"/></StgValue>
</operation>

<operation id="1308" st_id="60" stage="15" lat="30">
<core>DExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1245" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_0:466  %tmp_5 = call double @llvm.exp.f64(double %select_ln101)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="1309" st_id="60" stage="17" lat="30">
<core>DExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1439" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_0:660  %tmp_8 = call double @llvm.exp.f64(double %select_ln104)

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="1310" st_id="61" stage="15" lat="30">
<core>DExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="857" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_0:78  %tmp_1 = call double @llvm.exp.f64(double %select_ln94)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="1311" st_id="61" stage="80" lat="97">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1053" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="58" op_3_bw="26" op_4_bw="42">
<![CDATA[
hls_label_0:274  %v_assign_2 = call fastcc double @"generic_tanh<double>"(double %select_ln98) nounwind

]]></Node>
<StgValue><ssdm name="v_assign_2"/></StgValue>
</operation>

<operation id="1312" st_id="61" stage="14" lat="30">
<core>DExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1245" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_0:466  %tmp_5 = call double @llvm.exp.f64(double %select_ln101)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="1313" st_id="61" stage="16" lat="30">
<core>DExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1439" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_0:660  %tmp_8 = call double @llvm.exp.f64(double %select_ln104)

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="1314" st_id="62" stage="14" lat="30">
<core>DExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="857" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_0:78  %tmp_1 = call double @llvm.exp.f64(double %select_ln94)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="1315" st_id="62" stage="79" lat="97">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1053" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="58" op_3_bw="26" op_4_bw="42">
<![CDATA[
hls_label_0:274  %v_assign_2 = call fastcc double @"generic_tanh<double>"(double %select_ln98) nounwind

]]></Node>
<StgValue><ssdm name="v_assign_2"/></StgValue>
</operation>

<operation id="1316" st_id="62" stage="13" lat="30">
<core>DExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1245" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_0:466  %tmp_5 = call double @llvm.exp.f64(double %select_ln101)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="1317" st_id="62" stage="15" lat="30">
<core>DExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1439" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_0:660  %tmp_8 = call double @llvm.exp.f64(double %select_ln104)

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="1318" st_id="63" stage="13" lat="30">
<core>DExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="857" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_0:78  %tmp_1 = call double @llvm.exp.f64(double %select_ln94)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="1319" st_id="63" stage="78" lat="97">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1053" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="58" op_3_bw="26" op_4_bw="42">
<![CDATA[
hls_label_0:274  %v_assign_2 = call fastcc double @"generic_tanh<double>"(double %select_ln98) nounwind

]]></Node>
<StgValue><ssdm name="v_assign_2"/></StgValue>
</operation>

<operation id="1320" st_id="63" stage="12" lat="30">
<core>DExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1245" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_0:466  %tmp_5 = call double @llvm.exp.f64(double %select_ln101)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="1321" st_id="63" stage="14" lat="30">
<core>DExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1439" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_0:660  %tmp_8 = call double @llvm.exp.f64(double %select_ln104)

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="1322" st_id="64" stage="12" lat="30">
<core>DExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="857" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_0:78  %tmp_1 = call double @llvm.exp.f64(double %select_ln94)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="1323" st_id="64" stage="77" lat="97">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1053" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="58" op_3_bw="26" op_4_bw="42">
<![CDATA[
hls_label_0:274  %v_assign_2 = call fastcc double @"generic_tanh<double>"(double %select_ln98) nounwind

]]></Node>
<StgValue><ssdm name="v_assign_2"/></StgValue>
</operation>

<operation id="1324" st_id="64" stage="11" lat="30">
<core>DExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1245" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_0:466  %tmp_5 = call double @llvm.exp.f64(double %select_ln101)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="1325" st_id="64" stage="13" lat="30">
<core>DExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1439" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_0:660  %tmp_8 = call double @llvm.exp.f64(double %select_ln104)

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="1326" st_id="65" stage="11" lat="30">
<core>DExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="857" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_0:78  %tmp_1 = call double @llvm.exp.f64(double %select_ln94)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="1327" st_id="65" stage="76" lat="97">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1053" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="58" op_3_bw="26" op_4_bw="42">
<![CDATA[
hls_label_0:274  %v_assign_2 = call fastcc double @"generic_tanh<double>"(double %select_ln98) nounwind

]]></Node>
<StgValue><ssdm name="v_assign_2"/></StgValue>
</operation>

<operation id="1328" st_id="65" stage="10" lat="30">
<core>DExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1245" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_0:466  %tmp_5 = call double @llvm.exp.f64(double %select_ln101)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="1329" st_id="65" stage="12" lat="30">
<core>DExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1439" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_0:660  %tmp_8 = call double @llvm.exp.f64(double %select_ln104)

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="1330" st_id="66" stage="10" lat="30">
<core>DExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="857" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_0:78  %tmp_1 = call double @llvm.exp.f64(double %select_ln94)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="1331" st_id="66" stage="75" lat="97">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1053" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="58" op_3_bw="26" op_4_bw="42">
<![CDATA[
hls_label_0:274  %v_assign_2 = call fastcc double @"generic_tanh<double>"(double %select_ln98) nounwind

]]></Node>
<StgValue><ssdm name="v_assign_2"/></StgValue>
</operation>

<operation id="1332" st_id="66" stage="9" lat="30">
<core>DExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1245" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_0:466  %tmp_5 = call double @llvm.exp.f64(double %select_ln101)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="1333" st_id="66" stage="11" lat="30">
<core>DExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1439" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_0:660  %tmp_8 = call double @llvm.exp.f64(double %select_ln104)

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="1334" st_id="67" stage="9" lat="30">
<core>DExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="857" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_0:78  %tmp_1 = call double @llvm.exp.f64(double %select_ln94)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="1335" st_id="67" stage="74" lat="97">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1053" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="58" op_3_bw="26" op_4_bw="42">
<![CDATA[
hls_label_0:274  %v_assign_2 = call fastcc double @"generic_tanh<double>"(double %select_ln98) nounwind

]]></Node>
<StgValue><ssdm name="v_assign_2"/></StgValue>
</operation>

<operation id="1336" st_id="67" stage="8" lat="30">
<core>DExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1245" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_0:466  %tmp_5 = call double @llvm.exp.f64(double %select_ln101)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="1337" st_id="67" stage="10" lat="30">
<core>DExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1439" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_0:660  %tmp_8 = call double @llvm.exp.f64(double %select_ln104)

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="1338" st_id="68" stage="8" lat="30">
<core>DExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="857" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_0:78  %tmp_1 = call double @llvm.exp.f64(double %select_ln94)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="1339" st_id="68" stage="73" lat="97">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1053" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="58" op_3_bw="26" op_4_bw="42">
<![CDATA[
hls_label_0:274  %v_assign_2 = call fastcc double @"generic_tanh<double>"(double %select_ln98) nounwind

]]></Node>
<StgValue><ssdm name="v_assign_2"/></StgValue>
</operation>

<operation id="1340" st_id="68" stage="7" lat="30">
<core>DExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1245" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_0:466  %tmp_5 = call double @llvm.exp.f64(double %select_ln101)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="1341" st_id="68" stage="9" lat="30">
<core>DExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1439" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_0:660  %tmp_8 = call double @llvm.exp.f64(double %select_ln104)

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="1342" st_id="69" stage="7" lat="30">
<core>DExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="857" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_0:78  %tmp_1 = call double @llvm.exp.f64(double %select_ln94)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="1343" st_id="69" stage="72" lat="97">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1053" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="58" op_3_bw="26" op_4_bw="42">
<![CDATA[
hls_label_0:274  %v_assign_2 = call fastcc double @"generic_tanh<double>"(double %select_ln98) nounwind

]]></Node>
<StgValue><ssdm name="v_assign_2"/></StgValue>
</operation>

<operation id="1344" st_id="69" stage="6" lat="30">
<core>DExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1245" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_0:466  %tmp_5 = call double @llvm.exp.f64(double %select_ln101)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="1345" st_id="69" stage="8" lat="30">
<core>DExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1439" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_0:660  %tmp_8 = call double @llvm.exp.f64(double %select_ln104)

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="1346" st_id="70" stage="6" lat="30">
<core>DExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="857" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_0:78  %tmp_1 = call double @llvm.exp.f64(double %select_ln94)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="1347" st_id="70" stage="71" lat="97">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1053" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="58" op_3_bw="26" op_4_bw="42">
<![CDATA[
hls_label_0:274  %v_assign_2 = call fastcc double @"generic_tanh<double>"(double %select_ln98) nounwind

]]></Node>
<StgValue><ssdm name="v_assign_2"/></StgValue>
</operation>

<operation id="1348" st_id="70" stage="5" lat="30">
<core>DExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1245" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_0:466  %tmp_5 = call double @llvm.exp.f64(double %select_ln101)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="1349" st_id="70" stage="7" lat="30">
<core>DExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1439" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_0:660  %tmp_8 = call double @llvm.exp.f64(double %select_ln104)

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="1350" st_id="71" stage="5" lat="30">
<core>DExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="857" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_0:78  %tmp_1 = call double @llvm.exp.f64(double %select_ln94)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="1351" st_id="71" stage="70" lat="97">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1053" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="58" op_3_bw="26" op_4_bw="42">
<![CDATA[
hls_label_0:274  %v_assign_2 = call fastcc double @"generic_tanh<double>"(double %select_ln98) nounwind

]]></Node>
<StgValue><ssdm name="v_assign_2"/></StgValue>
</operation>

<operation id="1352" st_id="71" stage="4" lat="30">
<core>DExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1245" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_0:466  %tmp_5 = call double @llvm.exp.f64(double %select_ln101)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="1353" st_id="71" stage="6" lat="30">
<core>DExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1439" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_0:660  %tmp_8 = call double @llvm.exp.f64(double %select_ln104)

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="1354" st_id="72" stage="4" lat="30">
<core>DExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="857" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_0:78  %tmp_1 = call double @llvm.exp.f64(double %select_ln94)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="1355" st_id="72" stage="69" lat="97">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1053" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="58" op_3_bw="26" op_4_bw="42">
<![CDATA[
hls_label_0:274  %v_assign_2 = call fastcc double @"generic_tanh<double>"(double %select_ln98) nounwind

]]></Node>
<StgValue><ssdm name="v_assign_2"/></StgValue>
</operation>

<operation id="1356" st_id="72" stage="3" lat="30">
<core>DExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1245" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_0:466  %tmp_5 = call double @llvm.exp.f64(double %select_ln101)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="1357" st_id="72" stage="5" lat="30">
<core>DExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1439" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_0:660  %tmp_8 = call double @llvm.exp.f64(double %select_ln104)

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="1358" st_id="73" stage="3" lat="30">
<core>DExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="857" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_0:78  %tmp_1 = call double @llvm.exp.f64(double %select_ln94)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="1359" st_id="73" stage="68" lat="97">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1053" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="58" op_3_bw="26" op_4_bw="42">
<![CDATA[
hls_label_0:274  %v_assign_2 = call fastcc double @"generic_tanh<double>"(double %select_ln98) nounwind

]]></Node>
<StgValue><ssdm name="v_assign_2"/></StgValue>
</operation>

<operation id="1360" st_id="73" stage="2" lat="30">
<core>DExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1245" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_0:466  %tmp_5 = call double @llvm.exp.f64(double %select_ln101)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="1361" st_id="73" stage="4" lat="30">
<core>DExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1439" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_0:660  %tmp_8 = call double @llvm.exp.f64(double %select_ln104)

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="1362" st_id="74" stage="2" lat="30">
<core>DExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="857" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_0:78  %tmp_1 = call double @llvm.exp.f64(double %select_ln94)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="1363" st_id="74" stage="67" lat="97">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1053" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="58" op_3_bw="26" op_4_bw="42">
<![CDATA[
hls_label_0:274  %v_assign_2 = call fastcc double @"generic_tanh<double>"(double %select_ln98) nounwind

]]></Node>
<StgValue><ssdm name="v_assign_2"/></StgValue>
</operation>

<operation id="1364" st_id="74" stage="1" lat="30">
<core>DExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1245" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_0:466  %tmp_5 = call double @llvm.exp.f64(double %select_ln101)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="1365" st_id="74" stage="3" lat="30">
<core>DExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1439" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_0:660  %tmp_8 = call double @llvm.exp.f64(double %select_ln104)

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="1366" st_id="75" stage="1" lat="30">
<core>DExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="857" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_0:78  %tmp_1 = call double @llvm.exp.f64(double %select_ln94)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="1367" st_id="75" stage="66" lat="97">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1053" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="58" op_3_bw="26" op_4_bw="42">
<![CDATA[
hls_label_0:274  %v_assign_2 = call fastcc double @"generic_tanh<double>"(double %select_ln98) nounwind

]]></Node>
<StgValue><ssdm name="v_assign_2"/></StgValue>
</operation>

<operation id="1368" st_id="75" stage="8" lat="8">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1246" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_0:467  %tmp_6 = fadd double %tmp_5, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="1369" st_id="75" stage="2" lat="30">
<core>DExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1439" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_0:660  %tmp_8 = call double @llvm.exp.f64(double %select_ln104)

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="1370" st_id="76" stage="2" lat="2">
<core>Double2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="858" bw="32" op_0_bw="64">
<![CDATA[
hls_label_0:79  %temp = fptrunc double %tmp_1 to float

]]></Node>
<StgValue><ssdm name="temp"/></StgValue>
</operation>

<operation id="1371" st_id="76" stage="65" lat="97">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1053" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="58" op_3_bw="26" op_4_bw="42">
<![CDATA[
hls_label_0:274  %v_assign_2 = call fastcc double @"generic_tanh<double>"(double %select_ln98) nounwind

]]></Node>
<StgValue><ssdm name="v_assign_2"/></StgValue>
</operation>

<operation id="1372" st_id="76" stage="7" lat="8">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1246" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_0:467  %tmp_6 = fadd double %tmp_5, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="1373" st_id="76" stage="1" lat="30">
<core>DExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1439" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_0:660  %tmp_8 = call double @llvm.exp.f64(double %select_ln104)

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="1374" st_id="77" stage="1" lat="2">
<core>Double2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="858" bw="32" op_0_bw="64">
<![CDATA[
hls_label_0:79  %temp = fptrunc double %tmp_1 to float

]]></Node>
<StgValue><ssdm name="temp"/></StgValue>
</operation>

<operation id="1375" st_id="77" stage="64" lat="97">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1053" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="58" op_3_bw="26" op_4_bw="42">
<![CDATA[
hls_label_0:274  %v_assign_2 = call fastcc double @"generic_tanh<double>"(double %select_ln98) nounwind

]]></Node>
<StgValue><ssdm name="v_assign_2"/></StgValue>
</operation>

<operation id="1376" st_id="77" stage="6" lat="8">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1246" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_0:467  %tmp_6 = fadd double %tmp_5, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="1377" st_id="77" stage="8" lat="8">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1440" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_0:661  %tmp_9 = fadd double %tmp_8, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="1378" st_id="78" stage="7" lat="7">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="859" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:80  %tmp_2 = fadd float %temp, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="1379" st_id="78" stage="63" lat="97">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1053" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="58" op_3_bw="26" op_4_bw="42">
<![CDATA[
hls_label_0:274  %v_assign_2 = call fastcc double @"generic_tanh<double>"(double %select_ln98) nounwind

]]></Node>
<StgValue><ssdm name="v_assign_2"/></StgValue>
</operation>

<operation id="1380" st_id="78" stage="5" lat="8">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1246" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_0:467  %tmp_6 = fadd double %tmp_5, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="1381" st_id="78" stage="7" lat="8">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1440" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_0:661  %tmp_9 = fadd double %tmp_8, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="1382" st_id="79" stage="6" lat="7">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="859" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:80  %tmp_2 = fadd float %temp, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="1383" st_id="79" stage="62" lat="97">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1053" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="58" op_3_bw="26" op_4_bw="42">
<![CDATA[
hls_label_0:274  %v_assign_2 = call fastcc double @"generic_tanh<double>"(double %select_ln98) nounwind

]]></Node>
<StgValue><ssdm name="v_assign_2"/></StgValue>
</operation>

<operation id="1384" st_id="79" stage="4" lat="8">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1246" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_0:467  %tmp_6 = fadd double %tmp_5, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="1385" st_id="79" stage="6" lat="8">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1440" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_0:661  %tmp_9 = fadd double %tmp_8, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="1386" st_id="80" stage="5" lat="7">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="859" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:80  %tmp_2 = fadd float %temp, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="1387" st_id="80" stage="61" lat="97">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1053" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="58" op_3_bw="26" op_4_bw="42">
<![CDATA[
hls_label_0:274  %v_assign_2 = call fastcc double @"generic_tanh<double>"(double %select_ln98) nounwind

]]></Node>
<StgValue><ssdm name="v_assign_2"/></StgValue>
</operation>

<operation id="1388" st_id="80" stage="3" lat="8">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1246" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_0:467  %tmp_6 = fadd double %tmp_5, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="1389" st_id="80" stage="5" lat="8">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1440" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_0:661  %tmp_9 = fadd double %tmp_8, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="1390" st_id="81" stage="4" lat="7">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="859" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:80  %tmp_2 = fadd float %temp, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="1391" st_id="81" stage="60" lat="97">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1053" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="58" op_3_bw="26" op_4_bw="42">
<![CDATA[
hls_label_0:274  %v_assign_2 = call fastcc double @"generic_tanh<double>"(double %select_ln98) nounwind

]]></Node>
<StgValue><ssdm name="v_assign_2"/></StgValue>
</operation>

<operation id="1392" st_id="81" stage="2" lat="8">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1246" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_0:467  %tmp_6 = fadd double %tmp_5, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="1393" st_id="81" stage="4" lat="8">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1440" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_0:661  %tmp_9 = fadd double %tmp_8, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="1394" st_id="82" stage="3" lat="7">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="859" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:80  %tmp_2 = fadd float %temp, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="1395" st_id="82" stage="59" lat="97">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1053" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="58" op_3_bw="26" op_4_bw="42">
<![CDATA[
hls_label_0:274  %v_assign_2 = call fastcc double @"generic_tanh<double>"(double %select_ln98) nounwind

]]></Node>
<StgValue><ssdm name="v_assign_2"/></StgValue>
</operation>

<operation id="1396" st_id="82" stage="1" lat="8">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1246" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_0:467  %tmp_6 = fadd double %tmp_5, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="1397" st_id="82" stage="3" lat="8">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1440" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_0:661  %tmp_9 = fadd double %tmp_8, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="1398" st_id="83" stage="2" lat="7">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="859" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:80  %tmp_2 = fadd float %temp, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="1399" st_id="83" stage="58" lat="97">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1053" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="58" op_3_bw="26" op_4_bw="42">
<![CDATA[
hls_label_0:274  %v_assign_2 = call fastcc double @"generic_tanh<double>"(double %select_ln98) nounwind

]]></Node>
<StgValue><ssdm name="v_assign_2"/></StgValue>
</operation>

<operation id="1400" st_id="83" stage="31" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1247" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_0:468  %v_assign_3 = fdiv double 1.000000e+00, %tmp_6

]]></Node>
<StgValue><ssdm name="v_assign_3"/></StgValue>
</operation>

<operation id="1401" st_id="83" stage="2" lat="8">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1440" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_0:661  %tmp_9 = fadd double %tmp_8, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="1402" st_id="84" stage="1" lat="7">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="859" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:80  %tmp_2 = fadd float %temp, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="1403" st_id="84" stage="57" lat="97">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1053" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="58" op_3_bw="26" op_4_bw="42">
<![CDATA[
hls_label_0:274  %v_assign_2 = call fastcc double @"generic_tanh<double>"(double %select_ln98) nounwind

]]></Node>
<StgValue><ssdm name="v_assign_2"/></StgValue>
</operation>

<operation id="1404" st_id="84" stage="30" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1247" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_0:468  %v_assign_3 = fdiv double 1.000000e+00, %tmp_6

]]></Node>
<StgValue><ssdm name="v_assign_3"/></StgValue>
</operation>

<operation id="1405" st_id="84" stage="1" lat="8">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1440" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_0:661  %tmp_9 = fadd double %tmp_8, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="1406" st_id="85" stage="12" lat="12">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="860" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:81  %v_assign = fdiv float 1.000000e+00, %tmp_2

]]></Node>
<StgValue><ssdm name="v_assign"/></StgValue>
</operation>

<operation id="1407" st_id="85" stage="56" lat="97">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1053" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="58" op_3_bw="26" op_4_bw="42">
<![CDATA[
hls_label_0:274  %v_assign_2 = call fastcc double @"generic_tanh<double>"(double %select_ln98) nounwind

]]></Node>
<StgValue><ssdm name="v_assign_2"/></StgValue>
</operation>

<operation id="1408" st_id="85" stage="29" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1247" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_0:468  %v_assign_3 = fdiv double 1.000000e+00, %tmp_6

]]></Node>
<StgValue><ssdm name="v_assign_3"/></StgValue>
</operation>

<operation id="1409" st_id="85" stage="31" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1441" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_0:662  %v_assign_4 = fdiv double 1.000000e+00, %tmp_9

]]></Node>
<StgValue><ssdm name="v_assign_4"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="1410" st_id="86" stage="11" lat="12">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="860" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:81  %v_assign = fdiv float 1.000000e+00, %tmp_2

]]></Node>
<StgValue><ssdm name="v_assign"/></StgValue>
</operation>

<operation id="1411" st_id="86" stage="55" lat="97">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1053" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="58" op_3_bw="26" op_4_bw="42">
<![CDATA[
hls_label_0:274  %v_assign_2 = call fastcc double @"generic_tanh<double>"(double %select_ln98) nounwind

]]></Node>
<StgValue><ssdm name="v_assign_2"/></StgValue>
</operation>

<operation id="1412" st_id="86" stage="28" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1247" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_0:468  %v_assign_3 = fdiv double 1.000000e+00, %tmp_6

]]></Node>
<StgValue><ssdm name="v_assign_3"/></StgValue>
</operation>

<operation id="1413" st_id="86" stage="30" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1441" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_0:662  %v_assign_4 = fdiv double 1.000000e+00, %tmp_9

]]></Node>
<StgValue><ssdm name="v_assign_4"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="1414" st_id="87" stage="10" lat="12">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="860" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:81  %v_assign = fdiv float 1.000000e+00, %tmp_2

]]></Node>
<StgValue><ssdm name="v_assign"/></StgValue>
</operation>

<operation id="1415" st_id="87" stage="54" lat="97">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1053" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="58" op_3_bw="26" op_4_bw="42">
<![CDATA[
hls_label_0:274  %v_assign_2 = call fastcc double @"generic_tanh<double>"(double %select_ln98) nounwind

]]></Node>
<StgValue><ssdm name="v_assign_2"/></StgValue>
</operation>

<operation id="1416" st_id="87" stage="27" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1247" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_0:468  %v_assign_3 = fdiv double 1.000000e+00, %tmp_6

]]></Node>
<StgValue><ssdm name="v_assign_3"/></StgValue>
</operation>

<operation id="1417" st_id="87" stage="29" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1441" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_0:662  %v_assign_4 = fdiv double 1.000000e+00, %tmp_9

]]></Node>
<StgValue><ssdm name="v_assign_4"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="1418" st_id="88" stage="9" lat="12">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="860" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:81  %v_assign = fdiv float 1.000000e+00, %tmp_2

]]></Node>
<StgValue><ssdm name="v_assign"/></StgValue>
</operation>

<operation id="1419" st_id="88" stage="53" lat="97">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1053" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="58" op_3_bw="26" op_4_bw="42">
<![CDATA[
hls_label_0:274  %v_assign_2 = call fastcc double @"generic_tanh<double>"(double %select_ln98) nounwind

]]></Node>
<StgValue><ssdm name="v_assign_2"/></StgValue>
</operation>

<operation id="1420" st_id="88" stage="26" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1247" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_0:468  %v_assign_3 = fdiv double 1.000000e+00, %tmp_6

]]></Node>
<StgValue><ssdm name="v_assign_3"/></StgValue>
</operation>

<operation id="1421" st_id="88" stage="28" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1441" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_0:662  %v_assign_4 = fdiv double 1.000000e+00, %tmp_9

]]></Node>
<StgValue><ssdm name="v_assign_4"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="1422" st_id="89" stage="8" lat="12">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="860" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:81  %v_assign = fdiv float 1.000000e+00, %tmp_2

]]></Node>
<StgValue><ssdm name="v_assign"/></StgValue>
</operation>

<operation id="1423" st_id="89" stage="52" lat="97">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1053" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="58" op_3_bw="26" op_4_bw="42">
<![CDATA[
hls_label_0:274  %v_assign_2 = call fastcc double @"generic_tanh<double>"(double %select_ln98) nounwind

]]></Node>
<StgValue><ssdm name="v_assign_2"/></StgValue>
</operation>

<operation id="1424" st_id="89" stage="25" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1247" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_0:468  %v_assign_3 = fdiv double 1.000000e+00, %tmp_6

]]></Node>
<StgValue><ssdm name="v_assign_3"/></StgValue>
</operation>

<operation id="1425" st_id="89" stage="27" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1441" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_0:662  %v_assign_4 = fdiv double 1.000000e+00, %tmp_9

]]></Node>
<StgValue><ssdm name="v_assign_4"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="1426" st_id="90" stage="7" lat="12">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="860" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:81  %v_assign = fdiv float 1.000000e+00, %tmp_2

]]></Node>
<StgValue><ssdm name="v_assign"/></StgValue>
</operation>

<operation id="1427" st_id="90" stage="51" lat="97">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1053" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="58" op_3_bw="26" op_4_bw="42">
<![CDATA[
hls_label_0:274  %v_assign_2 = call fastcc double @"generic_tanh<double>"(double %select_ln98) nounwind

]]></Node>
<StgValue><ssdm name="v_assign_2"/></StgValue>
</operation>

<operation id="1428" st_id="90" stage="24" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1247" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_0:468  %v_assign_3 = fdiv double 1.000000e+00, %tmp_6

]]></Node>
<StgValue><ssdm name="v_assign_3"/></StgValue>
</operation>

<operation id="1429" st_id="90" stage="26" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1441" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_0:662  %v_assign_4 = fdiv double 1.000000e+00, %tmp_9

]]></Node>
<StgValue><ssdm name="v_assign_4"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="1430" st_id="91" stage="6" lat="12">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="860" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:81  %v_assign = fdiv float 1.000000e+00, %tmp_2

]]></Node>
<StgValue><ssdm name="v_assign"/></StgValue>
</operation>

<operation id="1431" st_id="91" stage="50" lat="97">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1053" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="58" op_3_bw="26" op_4_bw="42">
<![CDATA[
hls_label_0:274  %v_assign_2 = call fastcc double @"generic_tanh<double>"(double %select_ln98) nounwind

]]></Node>
<StgValue><ssdm name="v_assign_2"/></StgValue>
</operation>

<operation id="1432" st_id="91" stage="23" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1247" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_0:468  %v_assign_3 = fdiv double 1.000000e+00, %tmp_6

]]></Node>
<StgValue><ssdm name="v_assign_3"/></StgValue>
</operation>

<operation id="1433" st_id="91" stage="25" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1441" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_0:662  %v_assign_4 = fdiv double 1.000000e+00, %tmp_9

]]></Node>
<StgValue><ssdm name="v_assign_4"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="1434" st_id="92" stage="5" lat="12">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="860" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:81  %v_assign = fdiv float 1.000000e+00, %tmp_2

]]></Node>
<StgValue><ssdm name="v_assign"/></StgValue>
</operation>

<operation id="1435" st_id="92" stage="49" lat="97">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1053" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="58" op_3_bw="26" op_4_bw="42">
<![CDATA[
hls_label_0:274  %v_assign_2 = call fastcc double @"generic_tanh<double>"(double %select_ln98) nounwind

]]></Node>
<StgValue><ssdm name="v_assign_2"/></StgValue>
</operation>

<operation id="1436" st_id="92" stage="22" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1247" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_0:468  %v_assign_3 = fdiv double 1.000000e+00, %tmp_6

]]></Node>
<StgValue><ssdm name="v_assign_3"/></StgValue>
</operation>

<operation id="1437" st_id="92" stage="24" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1441" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_0:662  %v_assign_4 = fdiv double 1.000000e+00, %tmp_9

]]></Node>
<StgValue><ssdm name="v_assign_4"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="1438" st_id="93" stage="4" lat="12">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="860" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:81  %v_assign = fdiv float 1.000000e+00, %tmp_2

]]></Node>
<StgValue><ssdm name="v_assign"/></StgValue>
</operation>

<operation id="1439" st_id="93" stage="48" lat="97">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1053" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="58" op_3_bw="26" op_4_bw="42">
<![CDATA[
hls_label_0:274  %v_assign_2 = call fastcc double @"generic_tanh<double>"(double %select_ln98) nounwind

]]></Node>
<StgValue><ssdm name="v_assign_2"/></StgValue>
</operation>

<operation id="1440" st_id="93" stage="21" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1247" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_0:468  %v_assign_3 = fdiv double 1.000000e+00, %tmp_6

]]></Node>
<StgValue><ssdm name="v_assign_3"/></StgValue>
</operation>

<operation id="1441" st_id="93" stage="23" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1441" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_0:662  %v_assign_4 = fdiv double 1.000000e+00, %tmp_9

]]></Node>
<StgValue><ssdm name="v_assign_4"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="1442" st_id="94" stage="3" lat="12">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="860" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:81  %v_assign = fdiv float 1.000000e+00, %tmp_2

]]></Node>
<StgValue><ssdm name="v_assign"/></StgValue>
</operation>

<operation id="1443" st_id="94" stage="47" lat="97">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1053" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="58" op_3_bw="26" op_4_bw="42">
<![CDATA[
hls_label_0:274  %v_assign_2 = call fastcc double @"generic_tanh<double>"(double %select_ln98) nounwind

]]></Node>
<StgValue><ssdm name="v_assign_2"/></StgValue>
</operation>

<operation id="1444" st_id="94" stage="20" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1247" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_0:468  %v_assign_3 = fdiv double 1.000000e+00, %tmp_6

]]></Node>
<StgValue><ssdm name="v_assign_3"/></StgValue>
</operation>

<operation id="1445" st_id="94" stage="22" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1441" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_0:662  %v_assign_4 = fdiv double 1.000000e+00, %tmp_9

]]></Node>
<StgValue><ssdm name="v_assign_4"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="1446" st_id="95" stage="2" lat="12">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="860" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:81  %v_assign = fdiv float 1.000000e+00, %tmp_2

]]></Node>
<StgValue><ssdm name="v_assign"/></StgValue>
</operation>

<operation id="1447" st_id="95" stage="46" lat="97">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1053" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="58" op_3_bw="26" op_4_bw="42">
<![CDATA[
hls_label_0:274  %v_assign_2 = call fastcc double @"generic_tanh<double>"(double %select_ln98) nounwind

]]></Node>
<StgValue><ssdm name="v_assign_2"/></StgValue>
</operation>

<operation id="1448" st_id="95" stage="19" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1247" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_0:468  %v_assign_3 = fdiv double 1.000000e+00, %tmp_6

]]></Node>
<StgValue><ssdm name="v_assign_3"/></StgValue>
</operation>

<operation id="1449" st_id="95" stage="21" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1441" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_0:662  %v_assign_4 = fdiv double 1.000000e+00, %tmp_9

]]></Node>
<StgValue><ssdm name="v_assign_4"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="1450" st_id="96" stage="1" lat="12">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="860" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:81  %v_assign = fdiv float 1.000000e+00, %tmp_2

]]></Node>
<StgValue><ssdm name="v_assign"/></StgValue>
</operation>

<operation id="1451" st_id="96" stage="45" lat="97">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1053" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="58" op_3_bw="26" op_4_bw="42">
<![CDATA[
hls_label_0:274  %v_assign_2 = call fastcc double @"generic_tanh<double>"(double %select_ln98) nounwind

]]></Node>
<StgValue><ssdm name="v_assign_2"/></StgValue>
</operation>

<operation id="1452" st_id="96" stage="18" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1247" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_0:468  %v_assign_3 = fdiv double 1.000000e+00, %tmp_6

]]></Node>
<StgValue><ssdm name="v_assign_3"/></StgValue>
</operation>

<operation id="1453" st_id="96" stage="20" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1441" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_0:662  %v_assign_4 = fdiv double 1.000000e+00, %tmp_9

]]></Node>
<StgValue><ssdm name="v_assign_4"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="1454" st_id="97" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="861" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:82  %d_assign = fpext float %v_assign to double

]]></Node>
<StgValue><ssdm name="d_assign"/></StgValue>
</operation>

<operation id="1455" st_id="97" stage="44" lat="97">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1053" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="58" op_3_bw="26" op_4_bw="42">
<![CDATA[
hls_label_0:274  %v_assign_2 = call fastcc double @"generic_tanh<double>"(double %select_ln98) nounwind

]]></Node>
<StgValue><ssdm name="v_assign_2"/></StgValue>
</operation>

<operation id="1456" st_id="97" stage="17" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1247" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_0:468  %v_assign_3 = fdiv double 1.000000e+00, %tmp_6

]]></Node>
<StgValue><ssdm name="v_assign_3"/></StgValue>
</operation>

<operation id="1457" st_id="97" stage="19" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1441" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_0:662  %v_assign_4 = fdiv double 1.000000e+00, %tmp_9

]]></Node>
<StgValue><ssdm name="v_assign_4"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="1458" st_id="98" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="861" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:82  %d_assign = fpext float %v_assign to double

]]></Node>
<StgValue><ssdm name="d_assign"/></StgValue>
</operation>

<operation id="1459" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="862" bw="64" op_0_bw="64">
<![CDATA[
hls_label_0:83  %ireg_V = bitcast double %d_assign to i64

]]></Node>
<StgValue><ssdm name="ireg_V"/></StgValue>
</operation>

<operation id="1460" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="863" bw="63" op_0_bw="64">
<![CDATA[
hls_label_0:84  %trunc_ln556 = trunc i64 %ireg_V to i63

]]></Node>
<StgValue><ssdm name="trunc_ln556"/></StgValue>
</operation>

<operation id="1461" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="864" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
hls_label_0:85  %p_Result_223 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V, i32 63)

]]></Node>
<StgValue><ssdm name="p_Result_223"/></StgValue>
</operation>

<operation id="1462" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="865" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_0:86  %exp_tmp_V = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="exp_tmp_V"/></StgValue>
</operation>

<operation id="1463" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="866" bw="12" op_0_bw="11">
<![CDATA[
hls_label_0:87  %zext_ln461 = zext i11 %exp_tmp_V to i12

]]></Node>
<StgValue><ssdm name="zext_ln461"/></StgValue>
</operation>

<operation id="1464" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="868" bw="52" op_0_bw="64">
<![CDATA[
hls_label_0:89  %trunc_ln565 = trunc i64 %ireg_V to i52

]]></Node>
<StgValue><ssdm name="trunc_ln565"/></StgValue>
</operation>

<operation id="1465" st_id="98" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="874" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_0:95  %F2 = sub i12 1075, %zext_ln461

]]></Node>
<StgValue><ssdm name="F2"/></StgValue>
</operation>

<operation id="1466" st_id="98" stage="43" lat="97">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1053" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="58" op_3_bw="26" op_4_bw="42">
<![CDATA[
hls_label_0:274  %v_assign_2 = call fastcc double @"generic_tanh<double>"(double %select_ln98) nounwind

]]></Node>
<StgValue><ssdm name="v_assign_2"/></StgValue>
</operation>

<operation id="1467" st_id="98" stage="16" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1247" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_0:468  %v_assign_3 = fdiv double 1.000000e+00, %tmp_6

]]></Node>
<StgValue><ssdm name="v_assign_3"/></StgValue>
</operation>

<operation id="1468" st_id="98" stage="18" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1441" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_0:662  %v_assign_4 = fdiv double 1.000000e+00, %tmp_9

]]></Node>
<StgValue><ssdm name="v_assign_4"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="1469" st_id="99" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="867" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_0:88  %exp_V = add i12 -1023, %zext_ln461

]]></Node>
<StgValue><ssdm name="exp_V"/></StgValue>
</operation>

<operation id="1470" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="869" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
hls_label_0:90  %tmp = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="1471" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="870" bw="54" op_0_bw="53">
<![CDATA[
hls_label_0:91  %p_Result_224 = zext i53 %tmp to i54

]]></Node>
<StgValue><ssdm name="p_Result_224"/></StgValue>
</operation>

<operation id="1472" st_id="99" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="p_Result_223" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="871" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
hls_label_0:92  %man_V_10 = sub i54 0, %p_Result_224

]]></Node>
<StgValue><ssdm name="man_V_10"/></StgValue>
</operation>

<operation id="1473" st_id="99" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="872" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
hls_label_0:93  %p_Val2_231 = select i1 %p_Result_223, i54 %man_V_10, i54 %p_Result_224

]]></Node>
<StgValue><ssdm name="p_Val2_231"/></StgValue>
</operation>

<operation id="1474" st_id="99" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="873" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
hls_label_0:94  %icmp_ln571 = icmp eq i63 %trunc_ln556, 0

]]></Node>
<StgValue><ssdm name="icmp_ln571"/></StgValue>
</operation>

<operation id="1475" st_id="99" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="875" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_0:96  %QUAN_INC = icmp sgt i12 %F2, 12

]]></Node>
<StgValue><ssdm name="QUAN_INC"/></StgValue>
</operation>

<operation id="1476" st_id="99" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="876" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_0:97  %add_ln581 = add i12 -12, %F2

]]></Node>
<StgValue><ssdm name="add_ln581"/></StgValue>
</operation>

<operation id="1477" st_id="99" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="877" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_0:98  %sub_ln581 = sub i12 12, %F2

]]></Node>
<StgValue><ssdm name="sub_ln581"/></StgValue>
</operation>

<operation id="1478" st_id="99" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="878" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_0:99  %sh_amt = select i1 %QUAN_INC, i12 %add_ln581, i12 %sub_ln581

]]></Node>
<StgValue><ssdm name="sh_amt"/></StgValue>
</operation>

<operation id="1479" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="881" bw="16" op_0_bw="54">
<![CDATA[
hls_label_0:102  %trunc_ln583 = trunc i54 %p_Val2_231 to i16

]]></Node>
<StgValue><ssdm name="trunc_ln583"/></StgValue>
</operation>

<operation id="1480" st_id="99" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="882" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_0:103  %icmp_ln585 = icmp ult i12 %sh_amt, 54

]]></Node>
<StgValue><ssdm name="icmp_ln585"/></StgValue>
</operation>

<operation id="1481" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="883" bw="8" op_0_bw="8" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_0:104  %tmp_301 = call i8 @_ssdm_op_PartSelect.i8.i12.i32.i32(i12 %sh_amt, i32 4, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_301"/></StgValue>
</operation>

<operation id="1482" st_id="99" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="884" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_0:105  %icmp_ln603 = icmp eq i8 %tmp_301, 0

]]></Node>
<StgValue><ssdm name="icmp_ln603"/></StgValue>
</operation>

<operation id="1483" st_id="99" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="894" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_0:115  %icmp_ln591 = icmp sgt i12 %add_ln581, 54

]]></Node>
<StgValue><ssdm name="icmp_ln591"/></StgValue>
</operation>

<operation id="1484" st_id="99" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="919" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_0:140  %tmp357_cast_cast = select i1 %QUAN_INC, i12 2, i12 1

]]></Node>
<StgValue><ssdm name="tmp357_cast_cast"/></StgValue>
</operation>

<operation id="1485" st_id="99" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="920" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_0:141  %empty_291 = add i12 %exp_V, %tmp357_cast_cast

]]></Node>
<StgValue><ssdm name="empty_291"/></StgValue>
</operation>

<operation id="1486" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="921" bw="10" op_0_bw="10" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_0:142  %tmp_305 = call i10 @_ssdm_op_PartSelect.i10.i12.i32.i32(i12 %empty_291, i32 2, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_305"/></StgValue>
</operation>

<operation id="1487" st_id="99" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="922" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
hls_label_0:143  %icmp159 = icmp sgt i10 %tmp_305, 0

]]></Node>
<StgValue><ssdm name="icmp159"/></StgValue>
</operation>

<operation id="1488" st_id="99" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="923" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_0:144  %pos1 = add i12 4, %F2

]]></Node>
<StgValue><ssdm name="pos1"/></StgValue>
</operation>

<operation id="1489" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="924" bw="32" op_0_bw="12">
<![CDATA[
hls_label_0:145  %sext_ln618 = sext i12 %pos1 to i32

]]></Node>
<StgValue><ssdm name="sext_ln618"/></StgValue>
</operation>

<operation id="1490" st_id="99" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="925" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_0:146  %pos2 = add i12 5, %F2

]]></Node>
<StgValue><ssdm name="pos2"/></StgValue>
</operation>

<operation id="1491" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="926" bw="32" op_0_bw="12">
<![CDATA[
hls_label_0:147  %sext_ln619 = sext i12 %pos2 to i32

]]></Node>
<StgValue><ssdm name="sext_ln619"/></StgValue>
</operation>

<operation id="1492" st_id="99" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="928" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_0:149  %icmp_ln621 = icmp slt i12 %pos1, 54

]]></Node>
<StgValue><ssdm name="icmp_ln621"/></StgValue>
</operation>

<operation id="1493" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="929" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
hls_label_0:150  %tmp_307 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %pos1, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_307"/></StgValue>
</operation>

<operation id="1494" st_id="99" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="930" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:151  %xor_ln621_6 = xor i1 %tmp_307, true

]]></Node>
<StgValue><ssdm name="xor_ln621_6"/></StgValue>
</operation>

<operation id="1495" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="931" bw="54" op_0_bw="32">
<![CDATA[
hls_label_0:152  %zext_ln623 = zext i32 %sext_ln618 to i54

]]></Node>
<StgValue><ssdm name="zext_ln623"/></StgValue>
</operation>

<operation id="1496" st_id="99" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="932" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
hls_label_0:153  %ashr_ln623 = ashr i54 %p_Val2_231, %zext_ln623

]]></Node>
<StgValue><ssdm name="ashr_ln623"/></StgValue>
</operation>

<operation id="1497" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="933" bw="1" op_0_bw="54">
<![CDATA[
hls_label_0:154  %lD = trunc i54 %ashr_ln623 to i1

]]></Node>
<StgValue><ssdm name="lD"/></StgValue>
</operation>

<operation id="1498" st_id="99" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="934" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:155  %and_ln621 = and i1 %lD, %xor_ln621_6

]]></Node>
<StgValue><ssdm name="and_ln621"/></StgValue>
</operation>

<operation id="1499" st_id="99" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="935" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:156  %Range1_all_ones_13 = and i1 %and_ln621, %icmp_ln621

]]></Node>
<StgValue><ssdm name="Range1_all_ones_13"/></StgValue>
</operation>

<operation id="1500" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="936" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
hls_label_0:157  %tmp_308 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %pos2, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_308"/></StgValue>
</operation>

<operation id="1501" st_id="99" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="938" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_0:159  %icmp_ln631 = icmp slt i12 %pos2, 54

]]></Node>
<StgValue><ssdm name="icmp_ln631"/></StgValue>
</operation>

<operation id="1502" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="940" bw="54" op_0_bw="32">
<![CDATA[
hls_label_0:161  %zext_ln635 = zext i32 %sext_ln619 to i54

]]></Node>
<StgValue><ssdm name="zext_ln635"/></StgValue>
</operation>

<operation id="1503" st_id="99" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="941" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
hls_label_0:162  %Range2_V_6 = lshr i54 %p_Val2_231, %zext_ln635

]]></Node>
<StgValue><ssdm name="Range2_V_6"/></StgValue>
</operation>

<operation id="1504" st_id="99" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="950" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_0:171  %icmp_ln642 = icmp eq i12 %pos2, 54

]]></Node>
<StgValue><ssdm name="icmp_ln642"/></StgValue>
</operation>

<operation id="1505" st_id="99" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="953" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:174  %xor_ln639_6 = xor i1 %icmp_ln631, true

]]></Node>
<StgValue><ssdm name="xor_ln639_6"/></StgValue>
</operation>

<operation id="1506" st_id="99" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="954" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:175  %or_ln639 = or i1 %tmp_307, %xor_ln639_6

]]></Node>
<StgValue><ssdm name="or_ln639"/></StgValue>
</operation>

<operation id="1507" st_id="99" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="955" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:176  %and_ln642 = and i1 %icmp_ln642, %or_ln639

]]></Node>
<StgValue><ssdm name="and_ln642"/></StgValue>
</operation>

<operation id="1508" st_id="99" stage="42" lat="97">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1053" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="58" op_3_bw="26" op_4_bw="42">
<![CDATA[
hls_label_0:274  %v_assign_2 = call fastcc double @"generic_tanh<double>"(double %select_ln98) nounwind

]]></Node>
<StgValue><ssdm name="v_assign_2"/></StgValue>
</operation>

<operation id="1509" st_id="99" stage="15" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1247" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_0:468  %v_assign_3 = fdiv double 1.000000e+00, %tmp_6

]]></Node>
<StgValue><ssdm name="v_assign_3"/></StgValue>
</operation>

<operation id="1510" st_id="99" stage="17" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1441" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_0:662  %v_assign_4 = fdiv double 1.000000e+00, %tmp_9

]]></Node>
<StgValue><ssdm name="v_assign_4"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="1511" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="879" bw="32" op_0_bw="12">
<![CDATA[
hls_label_0:100  %sext_ln581 = sext i12 %sh_amt to i32

]]></Node>
<StgValue><ssdm name="sext_ln581"/></StgValue>
</operation>

<operation id="1512" st_id="100" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="880" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_0:101  %icmp_ln582 = icmp eq i12 %F2, 12

]]></Node>
<StgValue><ssdm name="icmp_ln582"/></StgValue>
</operation>

<operation id="1513" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="icmp_ln585" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="885" bw="54" op_0_bw="32">
<![CDATA[
hls_label_0:106  %zext_ln586 = zext i32 %sext_ln581 to i54

]]></Node>
<StgValue><ssdm name="zext_ln586"/></StgValue>
</operation>

<operation id="1514" st_id="100" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="icmp_ln585" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="886" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
hls_label_0:107  %ashr_ln586 = ashr i54 %p_Val2_231, %zext_ln586

]]></Node>
<StgValue><ssdm name="ashr_ln586"/></StgValue>
</operation>

<operation id="1515" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="icmp_ln585" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="887" bw="16" op_0_bw="54">
<![CDATA[
hls_label_0:108  %trunc_ln586 = trunc i54 %ashr_ln586 to i16

]]></Node>
<StgValue><ssdm name="trunc_ln586"/></StgValue>
</operation>

<operation id="1516" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="icmp_ln585" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="888" bw="32" op_0_bw="32">
<![CDATA[
hls_label_0:109  %bitcast_ln696 = bitcast float %v_assign to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln696"/></StgValue>
</operation>

<operation id="1517" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="icmp_ln585" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="889" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_0:110  %tmp_302 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln696, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_302"/></StgValue>
</operation>

<operation id="1518" st_id="100" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="icmp_ln585" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="890" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_0:111  %select_ln588 = select i1 %tmp_302, i16 -1, i16 0

]]></Node>
<StgValue><ssdm name="select_ln588"/></StgValue>
</operation>

<operation id="1519" st_id="100" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="893" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_0:114  %p_Val2_83 = select i1 %icmp_ln585, i16 %trunc_ln586, i16 %select_ln588

]]></Node>
<StgValue><ssdm name="p_Val2_83"/></StgValue>
</operation>

<operation id="1520" st_id="100" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="icmp_ln591" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="895" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_0:116  %add_ln591 = add i12 -13, %F2

]]></Node>
<StgValue><ssdm name="add_ln591"/></StgValue>
</operation>

<operation id="1521" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="icmp_ln591" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="896" bw="32" op_0_bw="12">
<![CDATA[
hls_label_0:117  %sext_ln591 = sext i12 %add_ln591 to i32

]]></Node>
<StgValue><ssdm name="sext_ln591"/></StgValue>
</operation>

<operation id="1522" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="icmp_ln591" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="897" bw="1" op_0_bw="1" op_1_bw="54" op_2_bw="32">
<![CDATA[
hls_label_0:118  %p_Result_105 = call i1 @_ssdm_op_BitSelect.i1.i54.i32(i54 %p_Val2_231, i32 %sext_ln591) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_105"/></StgValue>
</operation>

<operation id="1523" st_id="100" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="898" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_0:119  %qb = select i1 %icmp_ln591, i1 %p_Result_223, i1 %p_Result_105

]]></Node>
<StgValue><ssdm name="qb"/></StgValue>
</operation>

<operation id="1524" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="899" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_0:120  %p_Result_225 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_83, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_225"/></StgValue>
</operation>

<operation id="1525" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="900" bw="16" op_0_bw="1">
<![CDATA[
hls_label_0:121  %zext_ln415 = zext i1 %qb to i16

]]></Node>
<StgValue><ssdm name="zext_ln415"/></StgValue>
</operation>

<operation id="1526" st_id="100" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="901" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_0:122  %p_Val2_84 = add i16 %zext_ln415, %p_Val2_83

]]></Node>
<StgValue><ssdm name="p_Val2_84"/></StgValue>
</operation>

<operation id="1527" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="902" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_0:123  %tmp_304 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_84, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_304"/></StgValue>
</operation>

<operation id="1528" st_id="100" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="903" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:124  %xor_ln416 = xor i1 %tmp_304, true

]]></Node>
<StgValue><ssdm name="xor_ln416"/></StgValue>
</operation>

<operation id="1529" st_id="100" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="904" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_0:125  %select_ln582 = select i1 %icmp_ln582, i16 %trunc_ln583, i16 0

]]></Node>
<StgValue><ssdm name="select_ln582"/></StgValue>
</operation>

<operation id="1530" st_id="100" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="905" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:126  %xor_ln582 = xor i1 %icmp_ln582, true

]]></Node>
<StgValue><ssdm name="xor_ln582"/></StgValue>
</operation>

<operation id="1531" st_id="100" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="906" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:127  %and_ln578 = and i1 %QUAN_INC, %xor_ln582

]]></Node>
<StgValue><ssdm name="and_ln578"/></StgValue>
</operation>

<operation id="1532" st_id="100" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="907" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:128  %and_ln403 = and i1 %and_ln578, %p_Result_225

]]></Node>
<StgValue><ssdm name="and_ln403"/></StgValue>
</operation>

<operation id="1533" st_id="100" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="908" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_0:129  %select_ln403 = select i1 %and_ln403, i16 %p_Val2_84, i16 %select_ln582

]]></Node>
<StgValue><ssdm name="select_ln403"/></StgValue>
</operation>

<operation id="1534" st_id="100" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="909" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:130  %xor_ln403 = xor i1 %p_Result_225, true

]]></Node>
<StgValue><ssdm name="xor_ln403"/></StgValue>
</operation>

<operation id="1535" st_id="100" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="910" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:131  %and_ln403_10 = and i1 %and_ln578, %xor_ln403

]]></Node>
<StgValue><ssdm name="and_ln403_10"/></StgValue>
</operation>

<operation id="1536" st_id="100" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="911" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_0:132  %select_ln403_6 = select i1 %and_ln403_10, i16 %p_Val2_84, i16 %select_ln403

]]></Node>
<StgValue><ssdm name="select_ln403_6"/></StgValue>
</operation>

<operation id="1537" st_id="100" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="912" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_0:133  %icmp_ln578 = icmp slt i12 %F2, 12

]]></Node>
<StgValue><ssdm name="icmp_ln578"/></StgValue>
</operation>

<operation id="1538" st_id="100" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="913" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:134  %and_ln603 = and i1 %icmp_ln578, %icmp_ln603

]]></Node>
<StgValue><ssdm name="and_ln603"/></StgValue>
</operation>

<operation id="1539" st_id="100" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="915" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:136  %and_ln403_11 = and i1 %and_ln403, %xor_ln416

]]></Node>
<StgValue><ssdm name="and_ln403_11"/></StgValue>
</operation>

<operation id="1540" st_id="100" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="916" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:137  %and_ln603_10 = and i1 %icmp_ln578, %icmp_ln603

]]></Node>
<StgValue><ssdm name="and_ln603_10"/></StgValue>
</operation>

<operation id="1541" st_id="100" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="917" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:138  %xor_ln603 = xor i1 %and_ln603_10, true

]]></Node>
<StgValue><ssdm name="xor_ln603"/></StgValue>
</operation>

<operation id="1542" st_id="100" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="918" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:139  %and_ln603_11 = and i1 %and_ln403_11, %xor_ln603

]]></Node>
<StgValue><ssdm name="and_ln603_11"/></StgValue>
</operation>

<operation id="1543" st_id="100" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="937" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:158  %xor_ln631 = xor i1 %tmp_308, true

]]></Node>
<StgValue><ssdm name="xor_ln631"/></StgValue>
</operation>

<operation id="1544" st_id="100" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="939" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:160  %and_ln631 = and i1 %icmp_ln631, %xor_ln631

]]></Node>
<StgValue><ssdm name="and_ln631"/></StgValue>
</operation>

<operation id="1545" st_id="100" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="942" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
hls_label_0:163  %r_V = lshr i54 -1, %zext_ln635

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="1546" st_id="100" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="943" bw="1" op_0_bw="54" op_1_bw="54">
<![CDATA[
hls_label_0:164  %Range2_all_ones_21 = icmp eq i54 %Range2_V_6, %r_V

]]></Node>
<StgValue><ssdm name="Range2_all_ones_21"/></StgValue>
</operation>

<operation id="1547" st_id="100" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="944" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_0:165  %select_ln631 = select i1 %and_ln631, i1 %Range2_all_ones_21, i1 %xor_ln631

]]></Node>
<StgValue><ssdm name="select_ln631"/></StgValue>
</operation>

<operation id="1548" st_id="100" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="945" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:166  %and_ln639 = and i1 %icmp_ln631, %xor_ln621_6

]]></Node>
<StgValue><ssdm name="and_ln639"/></StgValue>
</operation>

<operation id="1549" st_id="100" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="946" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:167  %Range1_all_ones_12 = and i1 %select_ln631, %Range1_all_ones_13

]]></Node>
<StgValue><ssdm name="Range1_all_ones_12"/></StgValue>
</operation>

<operation id="1550" st_id="100" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="947" bw="1" op_0_bw="54" op_1_bw="54">
<![CDATA[
hls_label_0:168  %icmp_ln641 = icmp eq i54 %Range2_V_6, 0

]]></Node>
<StgValue><ssdm name="icmp_ln641"/></StgValue>
</operation>

<operation id="1551" st_id="100" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="948" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:169  %Range1_all_zeros_8 = xor i1 %Range1_all_ones_13, true

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_8"/></StgValue>
</operation>

<operation id="1552" st_id="100" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="949" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:170  %and_ln641 = and i1 %icmp_ln641, %Range1_all_zeros_8

]]></Node>
<StgValue><ssdm name="and_ln641"/></StgValue>
</operation>

<operation id="1553" st_id="100" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="and_ln642" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="951" bw="1" op_0_bw="54" op_1_bw="54">
<![CDATA[
hls_label_0:172  %Range1_all_zeros_9 = icmp eq i54 %p_Val2_231, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_9"/></StgValue>
</operation>

<operation id="1554" st_id="100" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="and_ln642" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="952" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:173  %or_ln645 = or i1 %Range1_all_zeros_9, %xor_ln621_6

]]></Node>
<StgValue><ssdm name="or_ln645"/></StgValue>
</operation>

<operation id="1555" st_id="100" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="956" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_0:177  %select_ln642 = select i1 %and_ln642, i1 %Range1_all_ones_13, i1 %xor_ln621_6

]]></Node>
<StgValue><ssdm name="select_ln642"/></StgValue>
</operation>

<operation id="1556" st_id="100" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="957" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_0:178  %select_ln639 = select i1 %and_ln639, i1 %Range1_all_ones_12, i1 %select_ln642

]]></Node>
<StgValue><ssdm name="select_ln639"/></StgValue>
</operation>

<operation id="1557" st_id="100" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="958" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_0:179  %select_ln642_6 = select i1 %and_ln642, i1 %Range1_all_zeros_8, i1 %or_ln645

]]></Node>
<StgValue><ssdm name="select_ln642_6"/></StgValue>
</operation>

<operation id="1558" st_id="100" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="959" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_0:180  %select_ln639_6 = select i1 %and_ln639, i1 %and_ln641, i1 %select_ln642_6

]]></Node>
<StgValue><ssdm name="select_ln639_6"/></StgValue>
</operation>

<operation id="1559" st_id="100" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="960" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_0:181  %deleted_zeros_4 = select i1 %and_ln603_11, i1 %select_ln639, i1 %select_ln639_6

]]></Node>
<StgValue><ssdm name="deleted_zeros_4"/></StgValue>
</operation>

<operation id="1560" st_id="100" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="961" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:182  %xor_ln652_15 = xor i1 %and_ln403, true

]]></Node>
<StgValue><ssdm name="xor_ln652_15"/></StgValue>
</operation>

<operation id="1561" st_id="100" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="962" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:183  %or_ln652_20 = or i1 %tmp_304, %xor_ln652_15

]]></Node>
<StgValue><ssdm name="or_ln652_20"/></StgValue>
</operation>

<operation id="1562" st_id="100" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="963" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:184  %or_ln652_15 = or i1 %and_ln603, %or_ln652_20

]]></Node>
<StgValue><ssdm name="or_ln652_15"/></StgValue>
</operation>

<operation id="1563" st_id="100" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="964" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:185  %xor_ln652 = xor i1 %select_ln631, true

]]></Node>
<StgValue><ssdm name="xor_ln652"/></StgValue>
</operation>

<operation id="1564" st_id="100" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="965" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:186  %or_ln652 = or i1 %or_ln652_15, %xor_ln652

]]></Node>
<StgValue><ssdm name="or_ln652"/></StgValue>
</operation>

<operation id="1565" st_id="100" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="966" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:187  %and_ln652 = and i1 %select_ln639, %or_ln652_15

]]></Node>
<StgValue><ssdm name="and_ln652"/></StgValue>
</operation>

<operation id="1566" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="967" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
hls_label_0:188  %tmp_309 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %pos1, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_309"/></StgValue>
</operation>

<operation id="1567" st_id="100" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="968" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:189  %or_ln652_6 = or i1 %tmp_309, %Range1_all_zeros_8

]]></Node>
<StgValue><ssdm name="or_ln652_6"/></StgValue>
</operation>

<operation id="1568" st_id="100" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="969" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_0:190  %deleted_ones_8 = select i1 %or_ln652, i1 %and_ln652, i1 %or_ln652_6

]]></Node>
<StgValue><ssdm name="deleted_ones_8"/></StgValue>
</operation>

<operation id="1569" st_id="100" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="978" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:199  %xor_ln658_7 = xor i1 %deleted_zeros_4, true

]]></Node>
<StgValue><ssdm name="xor_ln658_7"/></StgValue>
</operation>

<operation id="1570" st_id="100" stage="41" lat="97">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1053" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="58" op_3_bw="26" op_4_bw="42">
<![CDATA[
hls_label_0:274  %v_assign_2 = call fastcc double @"generic_tanh<double>"(double %select_ln98) nounwind

]]></Node>
<StgValue><ssdm name="v_assign_2"/></StgValue>
</operation>

<operation id="1571" st_id="100" stage="14" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1247" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_0:468  %v_assign_3 = fdiv double 1.000000e+00, %tmp_6

]]></Node>
<StgValue><ssdm name="v_assign_3"/></StgValue>
</operation>

<operation id="1572" st_id="100" stage="16" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1441" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_0:662  %v_assign_4 = fdiv double 1.000000e+00, %tmp_9

]]></Node>
<StgValue><ssdm name="v_assign_4"/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="1573" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="and_ln603" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="891" bw="16" op_0_bw="32">
<![CDATA[
hls_label_0:112  %sext_ln581cast = trunc i32 %sext_ln581 to i16

]]></Node>
<StgValue><ssdm name="sext_ln581cast"/></StgValue>
</operation>

<operation id="1574" st_id="101" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="and_ln603" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="892" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_0:113  %shl_ln604 = shl i16 %trunc_ln583, %sext_ln581cast

]]></Node>
<StgValue><ssdm name="shl_ln604"/></StgValue>
</operation>

<operation id="1575" st_id="101" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="914" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_0:135  %p_Val2_85 = select i1 %and_ln603, i16 %shl_ln604, i16 %select_ln403_6

]]></Node>
<StgValue><ssdm name="p_Val2_85"/></StgValue>
</operation>

<operation id="1576" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="927" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_0:148  %p_Result_226 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_85, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_226"/></StgValue>
</operation>

<operation id="1577" st_id="101" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="970" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:191  %and_ln654 = and i1 %and_ln603_11, %select_ln639

]]></Node>
<StgValue><ssdm name="and_ln654"/></StgValue>
</operation>

<operation id="1578" st_id="101" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="971" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:192  %empty_292 = xor i1 %and_ln654, true

]]></Node>
<StgValue><ssdm name="empty_292"/></StgValue>
</operation>

<operation id="1579" st_id="101" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="972" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:193  %xor_ln621 = xor i1 %icmp_ln621, true

]]></Node>
<StgValue><ssdm name="xor_ln621"/></StgValue>
</operation>

<operation id="1580" st_id="101" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="973" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:194  %or_ln557 = or i1 %deleted_ones_8, %xor_ln621

]]></Node>
<StgValue><ssdm name="or_ln557"/></StgValue>
</operation>

<operation id="1581" st_id="101" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="974" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:195  %and_ln621_15 = and i1 %p_Result_226, %xor_ln621

]]></Node>
<StgValue><ssdm name="and_ln621_15"/></StgValue>
</operation>

<operation id="1582" st_id="101" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="975" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:196  %and_ln621_16 = and i1 %and_ln621_15, %p_Result_223

]]></Node>
<StgValue><ssdm name="and_ln621_16"/></StgValue>
</operation>

<operation id="1583" st_id="101" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="976" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:197  %and_ln557 = and i1 %icmp_ln621, %p_Result_223

]]></Node>
<StgValue><ssdm name="and_ln557"/></StgValue>
</operation>

<operation id="1584" st_id="101" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="977" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_0:198  %select_ln557 = select i1 %and_ln557, i1 %empty_292, i1 %and_ln621_16

]]></Node>
<StgValue><ssdm name="select_ln557"/></StgValue>
</operation>

<operation id="1585" st_id="101" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="979" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:200  %and_ln658 = and i1 %icmp_ln621, %xor_ln658_7

]]></Node>
<StgValue><ssdm name="and_ln658"/></StgValue>
</operation>

<operation id="1586" st_id="101" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="980" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:201  %or_ln658 = or i1 %p_Result_226, %and_ln658

]]></Node>
<StgValue><ssdm name="or_ln658"/></StgValue>
</operation>

<operation id="1587" st_id="101" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="981" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:202  %xor_ln658_6 = xor i1 %p_Result_223, true

]]></Node>
<StgValue><ssdm name="xor_ln658_6"/></StgValue>
</operation>

<operation id="1588" st_id="101" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="982" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:203  %overflow_8 = and i1 %or_ln658, %xor_ln658_6

]]></Node>
<StgValue><ssdm name="overflow_8"/></StgValue>
</operation>

<operation id="1589" st_id="101" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="983" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:204  %and_ln659 = and i1 %p_Result_226, %or_ln557

]]></Node>
<StgValue><ssdm name="and_ln659"/></StgValue>
</operation>

<operation id="1590" st_id="101" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="984" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:205  %xor_ln659 = xor i1 %and_ln659, true

]]></Node>
<StgValue><ssdm name="xor_ln659"/></StgValue>
</operation>

<operation id="1591" st_id="101" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="985" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:206  %underflow_8 = and i1 %select_ln557, %xor_ln659

]]></Node>
<StgValue><ssdm name="underflow_8"/></StgValue>
</operation>

<operation id="1592" st_id="101" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="986" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:207  %or_ln340 = or i1 %underflow_8, %overflow_8

]]></Node>
<StgValue><ssdm name="or_ln340"/></StgValue>
</operation>

<operation id="1593" st_id="101" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="987" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:208  %xor_ln340 = xor i1 %select_ln557, true

]]></Node>
<StgValue><ssdm name="xor_ln340"/></StgValue>
</operation>

<operation id="1594" st_id="101" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="988" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:209  %or_ln340_27 = or i1 %overflow_8, %xor_ln340

]]></Node>
<StgValue><ssdm name="or_ln340_27"/></StgValue>
</operation>

<operation id="1595" st_id="101" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="989" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:210  %or_ln340_37 = or i1 %or_ln340_27, %and_ln659

]]></Node>
<StgValue><ssdm name="or_ln340_37"/></StgValue>
</operation>

<operation id="1596" st_id="101" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="990" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_0:211  %select_ln340_7 = select i1 %or_ln340, i16 32767, i16 %p_Val2_85

]]></Node>
<StgValue><ssdm name="select_ln340_7"/></StgValue>
</operation>

<operation id="1597" st_id="101" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="991" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_0:212  %select_ln571 = select i1 %icmp_ln571, i16 0, i16 -32768

]]></Node>
<StgValue><ssdm name="select_ln571"/></StgValue>
</operation>

<operation id="1598" st_id="101" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="992" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:213  %or_ln571 = or i1 %icmp_ln571, %underflow_8

]]></Node>
<StgValue><ssdm name="or_ln571"/></StgValue>
</operation>

<operation id="1599" st_id="101" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="993" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_0:214  %select_ln571_6 = select i1 %or_ln571, i16 %select_ln571, i16 %p_Val2_85

]]></Node>
<StgValue><ssdm name="select_ln571_6"/></StgValue>
</operation>

<operation id="1600" st_id="101" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="994" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:215  %sel_tmp57_demorgan = or i1 %icmp_ln571, %icmp159

]]></Node>
<StgValue><ssdm name="sel_tmp57_demorgan"/></StgValue>
</operation>

<operation id="1601" st_id="101" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="995" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_0:216  %sel_tmp58 = select i1 %sel_tmp57_demorgan, i16 %select_ln571_6, i16 %p_Val2_85

]]></Node>
<StgValue><ssdm name="sel_tmp58"/></StgValue>
</operation>

<operation id="1602" st_id="101" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="996" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:217  %xor_ln571 = xor i1 %icmp_ln571, true

]]></Node>
<StgValue><ssdm name="xor_ln571"/></StgValue>
</operation>

<operation id="1603" st_id="101" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="997" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:218  %and_ln340 = and i1 %or_ln340_37, %xor_ln571

]]></Node>
<StgValue><ssdm name="and_ln340"/></StgValue>
</operation>

<operation id="1604" st_id="101" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="998" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:219  %and_ln340_6 = and i1 %and_ln340, %icmp159

]]></Node>
<StgValue><ssdm name="and_ln340_6"/></StgValue>
</operation>

<operation id="1605" st_id="101" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="999" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_0:220  %select_ln340_14 = select i1 %and_ln340_6, i16 %select_ln340_7, i16 %sel_tmp58

]]></Node>
<StgValue><ssdm name="select_ln340_14"/></StgValue>
</operation>

<operation id="1606" st_id="101" stage="40" lat="97">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1053" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="58" op_3_bw="26" op_4_bw="42">
<![CDATA[
hls_label_0:274  %v_assign_2 = call fastcc double @"generic_tanh<double>"(double %select_ln98) nounwind

]]></Node>
<StgValue><ssdm name="v_assign_2"/></StgValue>
</operation>

<operation id="1607" st_id="101" stage="13" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1247" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_0:468  %v_assign_3 = fdiv double 1.000000e+00, %tmp_6

]]></Node>
<StgValue><ssdm name="v_assign_3"/></StgValue>
</operation>

<operation id="1608" st_id="101" stage="15" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1441" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_0:662  %v_assign_4 = fdiv double 1.000000e+00, %tmp_9

]]></Node>
<StgValue><ssdm name="v_assign_4"/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="1609" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="780" bw="11" op_0_bw="9">
<![CDATA[
hls_label_0:1  %zext_ln87_1 = zext i9 %k6_0 to i11

]]></Node>
<StgValue><ssdm name="zext_ln87_1"/></StgValue>
</operation>

<operation id="1610" st_id="102" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1000" bw="0" op_0_bw="16" op_1_bw="15" op_2_bw="16">
<![CDATA[
hls_label_0:221  store i16 %select_ln340_14, i16* %LSTM_f_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="store_ln96"/></StgValue>
</operation>

<operation id="1611" st_id="102" stage="39" lat="97">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1053" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="58" op_3_bw="26" op_4_bw="42">
<![CDATA[
hls_label_0:274  %v_assign_2 = call fastcc double @"generic_tanh<double>"(double %select_ln98) nounwind

]]></Node>
<StgValue><ssdm name="v_assign_2"/></StgValue>
</operation>

<operation id="1612" st_id="102" stage="12" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1247" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_0:468  %v_assign_3 = fdiv double 1.000000e+00, %tmp_6

]]></Node>
<StgValue><ssdm name="v_assign_3"/></StgValue>
</operation>

<operation id="1613" st_id="102" stage="14" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1441" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_0:662  %v_assign_4 = fdiv double 1.000000e+00, %tmp_9

]]></Node>
<StgValue><ssdm name="v_assign_4"/></StgValue>
</operation>

<operation id="1614" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1580" bw="32" op_0_bw="16">
<![CDATA[
hls_label_0:801  %r_V_13 = sext i16 %select_ln340_14 to i32

]]></Node>
<StgValue><ssdm name="r_V_13"/></StgValue>
</operation>

<operation id="1615" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1583" bw="32" op_0_bw="16">
<![CDATA[
hls_label_0:804  %sext_ln1118_5 = sext i16 %c_prev_V_load to i32

]]></Node>
<StgValue><ssdm name="sext_ln1118_5"/></StgValue>
</operation>

<operation id="1616" st_id="102" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1584" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:805  %r_V_36 = mul nsw i32 %r_V_13, %sext_ln1118_5

]]></Node>
<StgValue><ssdm name="r_V_36"/></StgValue>
</operation>

<operation id="1617" st_id="102" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1900" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_0:1121  %add_ln124 = add i11 -768, %zext_ln87_1

]]></Node>
<StgValue><ssdm name="add_ln124"/></StgValue>
</operation>

<operation id="1618" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1901" bw="19" op_0_bw="11">
<![CDATA[
hls_label_0:1122  %zext_ln203_263 = zext i11 %add_ln124 to i19

]]></Node>
<StgValue><ssdm name="zext_ln203_263"/></StgValue>
</operation>

<operation id="1619" st_id="102" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1902" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
hls_label_0:1123  %add_ln203_107 = add i19 %zext_ln203_263, %add_ln203

]]></Node>
<StgValue><ssdm name="add_ln203_107"/></StgValue>
</operation>

<operation id="1620" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1903" bw="64" op_0_bw="19">
<![CDATA[
hls_label_0:1124  %zext_ln203_264 = zext i19 %add_ln203_107 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_264"/></StgValue>
</operation>

<operation id="1621" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1904" bw="18" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:1125  %LSTM_cache_V_addr_4 = getelementptr [194560 x i16]* %LSTM_cache_V, i64 0, i64 %zext_ln203_264

]]></Node>
<StgValue><ssdm name="LSTM_cache_V_addr_4"/></StgValue>
</operation>

<operation id="1622" st_id="102" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1905" bw="0" op_0_bw="16" op_1_bw="18">
<![CDATA[
hls_label_0:1126  store i16 %select_ln340_14, i16* %LSTM_cache_V_addr_4, align 2

]]></Node>
<StgValue><ssdm name="store_ln124"/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="1623" st_id="103" stage="38" lat="97">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1053" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="58" op_3_bw="26" op_4_bw="42">
<![CDATA[
hls_label_0:274  %v_assign_2 = call fastcc double @"generic_tanh<double>"(double %select_ln98) nounwind

]]></Node>
<StgValue><ssdm name="v_assign_2"/></StgValue>
</operation>

<operation id="1624" st_id="103" stage="11" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1247" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_0:468  %v_assign_3 = fdiv double 1.000000e+00, %tmp_6

]]></Node>
<StgValue><ssdm name="v_assign_3"/></StgValue>
</operation>

<operation id="1625" st_id="103" stage="13" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1441" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_0:662  %v_assign_4 = fdiv double 1.000000e+00, %tmp_9

]]></Node>
<StgValue><ssdm name="v_assign_4"/></StgValue>
</operation>

<operation id="1626" st_id="103" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1584" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:805  %r_V_36 = mul nsw i32 %r_V_13, %sext_ln1118_5

]]></Node>
<StgValue><ssdm name="r_V_36"/></StgValue>
</operation>
</state>

<state id="104" st_id="104">

<operation id="1627" st_id="104" stage="37" lat="97">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1053" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="58" op_3_bw="26" op_4_bw="42">
<![CDATA[
hls_label_0:274  %v_assign_2 = call fastcc double @"generic_tanh<double>"(double %select_ln98) nounwind

]]></Node>
<StgValue><ssdm name="v_assign_2"/></StgValue>
</operation>

<operation id="1628" st_id="104" stage="10" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1247" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_0:468  %v_assign_3 = fdiv double 1.000000e+00, %tmp_6

]]></Node>
<StgValue><ssdm name="v_assign_3"/></StgValue>
</operation>

<operation id="1629" st_id="104" stage="12" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1441" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_0:662  %v_assign_4 = fdiv double 1.000000e+00, %tmp_9

]]></Node>
<StgValue><ssdm name="v_assign_4"/></StgValue>
</operation>

<operation id="1630" st_id="104" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1584" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:805  %r_V_36 = mul nsw i32 %r_V_13, %sext_ln1118_5

]]></Node>
<StgValue><ssdm name="r_V_36"/></StgValue>
</operation>
</state>

<state id="105" st_id="105">

<operation id="1631" st_id="105" stage="36" lat="97">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1053" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="58" op_3_bw="26" op_4_bw="42">
<![CDATA[
hls_label_0:274  %v_assign_2 = call fastcc double @"generic_tanh<double>"(double %select_ln98) nounwind

]]></Node>
<StgValue><ssdm name="v_assign_2"/></StgValue>
</operation>

<operation id="1632" st_id="105" stage="9" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1247" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_0:468  %v_assign_3 = fdiv double 1.000000e+00, %tmp_6

]]></Node>
<StgValue><ssdm name="v_assign_3"/></StgValue>
</operation>

<operation id="1633" st_id="105" stage="11" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1441" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_0:662  %v_assign_4 = fdiv double 1.000000e+00, %tmp_9

]]></Node>
<StgValue><ssdm name="v_assign_4"/></StgValue>
</operation>

<operation id="1634" st_id="105" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1584" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:805  %r_V_36 = mul nsw i32 %r_V_13, %sext_ln1118_5

]]></Node>
<StgValue><ssdm name="r_V_36"/></StgValue>
</operation>

<operation id="1635" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1591" bw="29" op_0_bw="32">
<![CDATA[
hls_label_0:812  %trunc_ln1192_1 = trunc i32 %r_V_36 to i29

]]></Node>
<StgValue><ssdm name="trunc_ln1192_1"/></StgValue>
</operation>
</state>

<state id="106" st_id="106">

<operation id="1636" st_id="106" stage="35" lat="97">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1053" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="58" op_3_bw="26" op_4_bw="42">
<![CDATA[
hls_label_0:274  %v_assign_2 = call fastcc double @"generic_tanh<double>"(double %select_ln98) nounwind

]]></Node>
<StgValue><ssdm name="v_assign_2"/></StgValue>
</operation>

<operation id="1637" st_id="106" stage="8" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1247" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_0:468  %v_assign_3 = fdiv double 1.000000e+00, %tmp_6

]]></Node>
<StgValue><ssdm name="v_assign_3"/></StgValue>
</operation>

<operation id="1638" st_id="106" stage="10" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1441" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_0:662  %v_assign_4 = fdiv double 1.000000e+00, %tmp_9

]]></Node>
<StgValue><ssdm name="v_assign_4"/></StgValue>
</operation>
</state>

<state id="107" st_id="107">

<operation id="1639" st_id="107" stage="34" lat="97">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1053" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="58" op_3_bw="26" op_4_bw="42">
<![CDATA[
hls_label_0:274  %v_assign_2 = call fastcc double @"generic_tanh<double>"(double %select_ln98) nounwind

]]></Node>
<StgValue><ssdm name="v_assign_2"/></StgValue>
</operation>

<operation id="1640" st_id="107" stage="7" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1247" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_0:468  %v_assign_3 = fdiv double 1.000000e+00, %tmp_6

]]></Node>
<StgValue><ssdm name="v_assign_3"/></StgValue>
</operation>

<operation id="1641" st_id="107" stage="9" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1441" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_0:662  %v_assign_4 = fdiv double 1.000000e+00, %tmp_9

]]></Node>
<StgValue><ssdm name="v_assign_4"/></StgValue>
</operation>
</state>

<state id="108" st_id="108">

<operation id="1642" st_id="108" stage="33" lat="97">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1053" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="58" op_3_bw="26" op_4_bw="42">
<![CDATA[
hls_label_0:274  %v_assign_2 = call fastcc double @"generic_tanh<double>"(double %select_ln98) nounwind

]]></Node>
<StgValue><ssdm name="v_assign_2"/></StgValue>
</operation>

<operation id="1643" st_id="108" stage="6" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1247" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_0:468  %v_assign_3 = fdiv double 1.000000e+00, %tmp_6

]]></Node>
<StgValue><ssdm name="v_assign_3"/></StgValue>
</operation>

<operation id="1644" st_id="108" stage="8" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1441" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_0:662  %v_assign_4 = fdiv double 1.000000e+00, %tmp_9

]]></Node>
<StgValue><ssdm name="v_assign_4"/></StgValue>
</operation>
</state>

<state id="109" st_id="109">

<operation id="1645" st_id="109" stage="32" lat="97">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1053" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="58" op_3_bw="26" op_4_bw="42">
<![CDATA[
hls_label_0:274  %v_assign_2 = call fastcc double @"generic_tanh<double>"(double %select_ln98) nounwind

]]></Node>
<StgValue><ssdm name="v_assign_2"/></StgValue>
</operation>

<operation id="1646" st_id="109" stage="5" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1247" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_0:468  %v_assign_3 = fdiv double 1.000000e+00, %tmp_6

]]></Node>
<StgValue><ssdm name="v_assign_3"/></StgValue>
</operation>

<operation id="1647" st_id="109" stage="7" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1441" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_0:662  %v_assign_4 = fdiv double 1.000000e+00, %tmp_9

]]></Node>
<StgValue><ssdm name="v_assign_4"/></StgValue>
</operation>
</state>

<state id="110" st_id="110">

<operation id="1648" st_id="110" stage="31" lat="97">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1053" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="58" op_3_bw="26" op_4_bw="42">
<![CDATA[
hls_label_0:274  %v_assign_2 = call fastcc double @"generic_tanh<double>"(double %select_ln98) nounwind

]]></Node>
<StgValue><ssdm name="v_assign_2"/></StgValue>
</operation>

<operation id="1649" st_id="110" stage="4" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1247" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_0:468  %v_assign_3 = fdiv double 1.000000e+00, %tmp_6

]]></Node>
<StgValue><ssdm name="v_assign_3"/></StgValue>
</operation>

<operation id="1650" st_id="110" stage="6" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1441" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_0:662  %v_assign_4 = fdiv double 1.000000e+00, %tmp_9

]]></Node>
<StgValue><ssdm name="v_assign_4"/></StgValue>
</operation>
</state>

<state id="111" st_id="111">

<operation id="1651" st_id="111" stage="30" lat="97">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1053" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="58" op_3_bw="26" op_4_bw="42">
<![CDATA[
hls_label_0:274  %v_assign_2 = call fastcc double @"generic_tanh<double>"(double %select_ln98) nounwind

]]></Node>
<StgValue><ssdm name="v_assign_2"/></StgValue>
</operation>

<operation id="1652" st_id="111" stage="3" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1247" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_0:468  %v_assign_3 = fdiv double 1.000000e+00, %tmp_6

]]></Node>
<StgValue><ssdm name="v_assign_3"/></StgValue>
</operation>

<operation id="1653" st_id="111" stage="5" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1441" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_0:662  %v_assign_4 = fdiv double 1.000000e+00, %tmp_9

]]></Node>
<StgValue><ssdm name="v_assign_4"/></StgValue>
</operation>
</state>

<state id="112" st_id="112">

<operation id="1654" st_id="112" stage="29" lat="97">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1053" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="58" op_3_bw="26" op_4_bw="42">
<![CDATA[
hls_label_0:274  %v_assign_2 = call fastcc double @"generic_tanh<double>"(double %select_ln98) nounwind

]]></Node>
<StgValue><ssdm name="v_assign_2"/></StgValue>
</operation>

<operation id="1655" st_id="112" stage="2" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1247" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_0:468  %v_assign_3 = fdiv double 1.000000e+00, %tmp_6

]]></Node>
<StgValue><ssdm name="v_assign_3"/></StgValue>
</operation>

<operation id="1656" st_id="112" stage="4" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1441" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_0:662  %v_assign_4 = fdiv double 1.000000e+00, %tmp_9

]]></Node>
<StgValue><ssdm name="v_assign_4"/></StgValue>
</operation>
</state>

<state id="113" st_id="113">

<operation id="1657" st_id="113" stage="28" lat="97">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1053" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="58" op_3_bw="26" op_4_bw="42">
<![CDATA[
hls_label_0:274  %v_assign_2 = call fastcc double @"generic_tanh<double>"(double %select_ln98) nounwind

]]></Node>
<StgValue><ssdm name="v_assign_2"/></StgValue>
</operation>

<operation id="1658" st_id="113" stage="1" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1247" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_0:468  %v_assign_3 = fdiv double 1.000000e+00, %tmp_6

]]></Node>
<StgValue><ssdm name="v_assign_3"/></StgValue>
</operation>

<operation id="1659" st_id="113" stage="3" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1441" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_0:662  %v_assign_4 = fdiv double 1.000000e+00, %tmp_9

]]></Node>
<StgValue><ssdm name="v_assign_4"/></StgValue>
</operation>
</state>

<state id="114" st_id="114">

<operation id="1660" st_id="114" stage="27" lat="97">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1053" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="58" op_3_bw="26" op_4_bw="42">
<![CDATA[
hls_label_0:274  %v_assign_2 = call fastcc double @"generic_tanh<double>"(double %select_ln98) nounwind

]]></Node>
<StgValue><ssdm name="v_assign_2"/></StgValue>
</operation>

<operation id="1661" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1248" bw="64" op_0_bw="64">
<![CDATA[
hls_label_0:469  %ireg_V_3 = bitcast double %v_assign_3 to i64

]]></Node>
<StgValue><ssdm name="ireg_V_3"/></StgValue>
</operation>

<operation id="1662" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1249" bw="63" op_0_bw="64">
<![CDATA[
hls_label_0:470  %trunc_ln556_3 = trunc i64 %ireg_V_3 to i63

]]></Node>
<StgValue><ssdm name="trunc_ln556_3"/></StgValue>
</operation>

<operation id="1663" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1250" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
hls_label_0:471  %p_Result_237 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_3, i32 63)

]]></Node>
<StgValue><ssdm name="p_Result_237"/></StgValue>
</operation>

<operation id="1664" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1251" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_0:472  %exp_tmp_V_3 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_3, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="exp_tmp_V_3"/></StgValue>
</operation>

<operation id="1665" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1252" bw="12" op_0_bw="11">
<![CDATA[
hls_label_0:473  %zext_ln461_3 = zext i11 %exp_tmp_V_3 to i12

]]></Node>
<StgValue><ssdm name="zext_ln461_3"/></StgValue>
</operation>

<operation id="1666" st_id="114" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1253" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_0:474  %exp_V_3 = add i12 -1023, %zext_ln461_3

]]></Node>
<StgValue><ssdm name="exp_V_3"/></StgValue>
</operation>

<operation id="1667" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1254" bw="52" op_0_bw="64">
<![CDATA[
hls_label_0:475  %trunc_ln565_3 = trunc i64 %ireg_V_3 to i52

]]></Node>
<StgValue><ssdm name="trunc_ln565_3"/></StgValue>
</operation>

<operation id="1668" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1255" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
hls_label_0:476  %tmp_60 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565_3)

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="1669" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1256" bw="54" op_0_bw="53">
<![CDATA[
hls_label_0:477  %p_Result_238 = zext i53 %tmp_60 to i54

]]></Node>
<StgValue><ssdm name="p_Result_238"/></StgValue>
</operation>

<operation id="1670" st_id="114" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1257" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
hls_label_0:478  %man_V_16 = sub i54 0, %p_Result_238

]]></Node>
<StgValue><ssdm name="man_V_16"/></StgValue>
</operation>

<operation id="1671" st_id="114" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1258" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
hls_label_0:479  %p_Val2_233 = select i1 %p_Result_237, i54 %man_V_16, i54 %p_Result_238

]]></Node>
<StgValue><ssdm name="p_Val2_233"/></StgValue>
</operation>

<operation id="1672" st_id="114" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1259" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
hls_label_0:480  %icmp_ln571_3 = icmp eq i63 %trunc_ln556_3, 0

]]></Node>
<StgValue><ssdm name="icmp_ln571_3"/></StgValue>
</operation>

<operation id="1673" st_id="114" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1260" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_0:481  %F2_3 = sub i12 1075, %zext_ln461_3

]]></Node>
<StgValue><ssdm name="F2_3"/></StgValue>
</operation>

<operation id="1674" st_id="114" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1261" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_0:482  %QUAN_INC_3 = icmp sgt i12 %F2_3, 12

]]></Node>
<StgValue><ssdm name="QUAN_INC_3"/></StgValue>
</operation>

<operation id="1675" st_id="114" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1262" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_0:483  %add_ln581_3 = add i12 -12, %F2_3

]]></Node>
<StgValue><ssdm name="add_ln581_3"/></StgValue>
</operation>

<operation id="1676" st_id="114" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1263" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_0:484  %sub_ln581_3 = sub i12 12, %F2_3

]]></Node>
<StgValue><ssdm name="sub_ln581_3"/></StgValue>
</operation>

<operation id="1677" st_id="114" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1264" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_0:485  %sh_amt_3 = select i1 %QUAN_INC_3, i12 %add_ln581_3, i12 %sub_ln581_3

]]></Node>
<StgValue><ssdm name="sh_amt_3"/></StgValue>
</operation>

<operation id="1678" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1267" bw="16" op_0_bw="54">
<![CDATA[
hls_label_0:488  %trunc_ln583_3 = trunc i54 %p_Val2_233 to i16

]]></Node>
<StgValue><ssdm name="trunc_ln583_3"/></StgValue>
</operation>

<operation id="1679" st_id="114" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1268" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_0:489  %icmp_ln585_3 = icmp ult i12 %sh_amt_3, 54

]]></Node>
<StgValue><ssdm name="icmp_ln585_3"/></StgValue>
</operation>

<operation id="1680" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1269" bw="8" op_0_bw="8" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_0:490  %tmp_329 = call i8 @_ssdm_op_PartSelect.i8.i12.i32.i32(i12 %sh_amt_3, i32 4, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_329"/></StgValue>
</operation>

<operation id="1681" st_id="114" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1270" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_0:491  %icmp_ln603_3 = icmp eq i8 %tmp_329, 0

]]></Node>
<StgValue><ssdm name="icmp_ln603_3"/></StgValue>
</operation>

<operation id="1682" st_id="114" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1279" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_0:500  %icmp_ln591_3 = icmp sgt i12 %add_ln581_3, 54

]]></Node>
<StgValue><ssdm name="icmp_ln591_3"/></StgValue>
</operation>

<operation id="1683" st_id="114" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1304" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_0:525  %tmp367_cast_cast = select i1 %QUAN_INC_3, i12 2, i12 1

]]></Node>
<StgValue><ssdm name="tmp367_cast_cast"/></StgValue>
</operation>

<operation id="1684" st_id="114" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1305" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_0:526  %empty_295 = add i12 %exp_V_3, %tmp367_cast_cast

]]></Node>
<StgValue><ssdm name="empty_295"/></StgValue>
</operation>

<operation id="1685" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1306" bw="10" op_0_bw="10" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_0:527  %tmp_333 = call i10 @_ssdm_op_PartSelect.i10.i12.i32.i32(i12 %empty_295, i32 2, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_333"/></StgValue>
</operation>

<operation id="1686" st_id="114" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1308" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_0:529  %pos1_3 = add i12 4, %F2_3

]]></Node>
<StgValue><ssdm name="pos1_3"/></StgValue>
</operation>

<operation id="1687" st_id="114" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1310" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_0:531  %pos2_3 = add i12 5, %F2_3

]]></Node>
<StgValue><ssdm name="pos2_3"/></StgValue>
</operation>

<operation id="1688" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1311" bw="32" op_0_bw="12">
<![CDATA[
hls_label_0:532  %sext_ln619_3 = sext i12 %pos2_3 to i32

]]></Node>
<StgValue><ssdm name="sext_ln619_3"/></StgValue>
</operation>

<operation id="1689" st_id="114" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1313" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_0:534  %icmp_ln621_3 = icmp slt i12 %pos1_3, 54

]]></Node>
<StgValue><ssdm name="icmp_ln621_3"/></StgValue>
</operation>

<operation id="1690" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1314" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
hls_label_0:535  %tmp_335 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %pos1_3, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_335"/></StgValue>
</operation>

<operation id="1691" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1321" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
hls_label_0:542  %tmp_336 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %pos2_3, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_336"/></StgValue>
</operation>

<operation id="1692" st_id="114" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1323" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_0:544  %icmp_ln631_3 = icmp slt i12 %pos2_3, 54

]]></Node>
<StgValue><ssdm name="icmp_ln631_3"/></StgValue>
</operation>

<operation id="1693" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1325" bw="54" op_0_bw="32">
<![CDATA[
hls_label_0:546  %zext_ln635_3 = zext i32 %sext_ln619_3 to i54

]]></Node>
<StgValue><ssdm name="zext_ln635_3"/></StgValue>
</operation>

<operation id="1694" st_id="114" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1326" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
hls_label_0:547  %Range2_V_10 = lshr i54 %p_Val2_233, %zext_ln635_3

]]></Node>
<StgValue><ssdm name="Range2_V_10"/></StgValue>
</operation>

<operation id="1695" st_id="114" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1335" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_0:556  %icmp_ln642_3 = icmp eq i12 %pos2_3, 54

]]></Node>
<StgValue><ssdm name="icmp_ln642_3"/></StgValue>
</operation>

<operation id="1696" st_id="114" stage="2" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1441" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_0:662  %v_assign_4 = fdiv double 1.000000e+00, %tmp_9

]]></Node>
<StgValue><ssdm name="v_assign_4"/></StgValue>
</operation>
</state>

<state id="115" st_id="115">

<operation id="1697" st_id="115" stage="26" lat="97">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1053" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="58" op_3_bw="26" op_4_bw="42">
<![CDATA[
hls_label_0:274  %v_assign_2 = call fastcc double @"generic_tanh<double>"(double %select_ln98) nounwind

]]></Node>
<StgValue><ssdm name="v_assign_2"/></StgValue>
</operation>

<operation id="1698" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1265" bw="32" op_0_bw="12">
<![CDATA[
hls_label_0:486  %sext_ln581_3 = sext i12 %sh_amt_3 to i32

]]></Node>
<StgValue><ssdm name="sext_ln581_3"/></StgValue>
</operation>

<operation id="1699" st_id="115" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1266" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_0:487  %icmp_ln582_4 = icmp eq i12 %F2_3, 12

]]></Node>
<StgValue><ssdm name="icmp_ln582_4"/></StgValue>
</operation>

<operation id="1700" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="icmp_ln585_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1271" bw="54" op_0_bw="32">
<![CDATA[
hls_label_0:492  %zext_ln586_3 = zext i32 %sext_ln581_3 to i54

]]></Node>
<StgValue><ssdm name="zext_ln586_3"/></StgValue>
</operation>

<operation id="1701" st_id="115" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="icmp_ln585_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1272" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
hls_label_0:493  %ashr_ln586_3 = ashr i54 %p_Val2_233, %zext_ln586_3

]]></Node>
<StgValue><ssdm name="ashr_ln586_3"/></StgValue>
</operation>

<operation id="1702" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="icmp_ln585_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1273" bw="16" op_0_bw="54">
<![CDATA[
hls_label_0:494  %trunc_ln586_3 = trunc i54 %ashr_ln586_3 to i16

]]></Node>
<StgValue><ssdm name="trunc_ln586_3"/></StgValue>
</operation>

<operation id="1703" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="icmp_ln585_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1274" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
hls_label_0:495  %tmp_330 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_3, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_330"/></StgValue>
</operation>

<operation id="1704" st_id="115" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="icmp_ln585_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1275" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_0:496  %select_ln588_3 = select i1 %tmp_330, i16 -1, i16 0

]]></Node>
<StgValue><ssdm name="select_ln588_3"/></StgValue>
</operation>

<operation id="1705" st_id="115" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1278" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_0:499  %p_Val2_109 = select i1 %icmp_ln585_3, i16 %trunc_ln586_3, i16 %select_ln588_3

]]></Node>
<StgValue><ssdm name="p_Val2_109"/></StgValue>
</operation>

<operation id="1706" st_id="115" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="icmp_ln591_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1280" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_0:501  %add_ln591_3 = add i12 -13, %F2_3

]]></Node>
<StgValue><ssdm name="add_ln591_3"/></StgValue>
</operation>

<operation id="1707" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="icmp_ln591_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1281" bw="32" op_0_bw="12">
<![CDATA[
hls_label_0:502  %sext_ln591_3 = sext i12 %add_ln591_3 to i32

]]></Node>
<StgValue><ssdm name="sext_ln591_3"/></StgValue>
</operation>

<operation id="1708" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="icmp_ln591_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1282" bw="1" op_0_bw="1" op_1_bw="54" op_2_bw="32">
<![CDATA[
hls_label_0:503  %p_Result_127 = call i1 @_ssdm_op_BitSelect.i1.i54.i32(i54 %p_Val2_233, i32 %sext_ln591_3) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_127"/></StgValue>
</operation>

<operation id="1709" st_id="115" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1283" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_0:504  %qb_3 = select i1 %icmp_ln591_3, i1 %p_Result_237, i1 %p_Result_127

]]></Node>
<StgValue><ssdm name="qb_3"/></StgValue>
</operation>

<operation id="1710" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1284" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_0:505  %p_Result_239 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_109, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_239"/></StgValue>
</operation>

<operation id="1711" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1285" bw="16" op_0_bw="1">
<![CDATA[
hls_label_0:506  %zext_ln415_3 = zext i1 %qb_3 to i16

]]></Node>
<StgValue><ssdm name="zext_ln415_3"/></StgValue>
</operation>

<operation id="1712" st_id="115" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1286" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_0:507  %p_Val2_110 = add i16 %zext_ln415_3, %p_Val2_109

]]></Node>
<StgValue><ssdm name="p_Val2_110"/></StgValue>
</operation>

<operation id="1713" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1287" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_0:508  %tmp_332 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_110, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_332"/></StgValue>
</operation>

<operation id="1714" st_id="115" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1288" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:509  %xor_ln416_14 = xor i1 %tmp_332, true

]]></Node>
<StgValue><ssdm name="xor_ln416_14"/></StgValue>
</operation>

<operation id="1715" st_id="115" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1289" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_0:510  %select_ln582_3 = select i1 %icmp_ln582_4, i16 %trunc_ln583_3, i16 0

]]></Node>
<StgValue><ssdm name="select_ln582_3"/></StgValue>
</operation>

<operation id="1716" st_id="115" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1290" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:511  %xor_ln582_3 = xor i1 %icmp_ln582_4, true

]]></Node>
<StgValue><ssdm name="xor_ln582_3"/></StgValue>
</operation>

<operation id="1717" st_id="115" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1291" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:512  %and_ln578_3 = and i1 %QUAN_INC_3, %xor_ln582_3

]]></Node>
<StgValue><ssdm name="and_ln578_3"/></StgValue>
</operation>

<operation id="1718" st_id="115" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1292" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:513  %and_ln403_15 = and i1 %and_ln578_3, %p_Result_239

]]></Node>
<StgValue><ssdm name="and_ln403_15"/></StgValue>
</operation>

<operation id="1719" st_id="115" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1293" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_0:514  %select_ln403_9 = select i1 %and_ln403_15, i16 %p_Val2_110, i16 %select_ln582_3

]]></Node>
<StgValue><ssdm name="select_ln403_9"/></StgValue>
</operation>

<operation id="1720" st_id="115" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1294" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:515  %xor_ln403_3 = xor i1 %p_Result_239, true

]]></Node>
<StgValue><ssdm name="xor_ln403_3"/></StgValue>
</operation>

<operation id="1721" st_id="115" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1295" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:516  %and_ln403_16 = and i1 %and_ln578_3, %xor_ln403_3

]]></Node>
<StgValue><ssdm name="and_ln403_16"/></StgValue>
</operation>

<operation id="1722" st_id="115" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1296" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_0:517  %select_ln403_10 = select i1 %and_ln403_16, i16 %p_Val2_110, i16 %select_ln403_9

]]></Node>
<StgValue><ssdm name="select_ln403_10"/></StgValue>
</operation>

<operation id="1723" st_id="115" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1297" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_0:518  %icmp_ln578_6 = icmp slt i12 %F2_3, 12

]]></Node>
<StgValue><ssdm name="icmp_ln578_6"/></StgValue>
</operation>

<operation id="1724" st_id="115" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1298" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:519  %and_ln603_15 = and i1 %icmp_ln578_6, %icmp_ln603_3

]]></Node>
<StgValue><ssdm name="and_ln603_15"/></StgValue>
</operation>

<operation id="1725" st_id="115" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1300" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:521  %and_ln403_17 = and i1 %and_ln403_15, %xor_ln416_14

]]></Node>
<StgValue><ssdm name="and_ln403_17"/></StgValue>
</operation>

<operation id="1726" st_id="115" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1301" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:522  %and_ln603_16 = and i1 %icmp_ln578_6, %icmp_ln603_3

]]></Node>
<StgValue><ssdm name="and_ln603_16"/></StgValue>
</operation>

<operation id="1727" st_id="115" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1302" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:523  %xor_ln603_3 = xor i1 %and_ln603_16, true

]]></Node>
<StgValue><ssdm name="xor_ln603_3"/></StgValue>
</operation>

<operation id="1728" st_id="115" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1303" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:524  %and_ln603_17 = and i1 %and_ln403_17, %xor_ln603_3

]]></Node>
<StgValue><ssdm name="and_ln603_17"/></StgValue>
</operation>

<operation id="1729" st_id="115" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1307" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
hls_label_0:528  %icmp227 = icmp sgt i10 %tmp_333, 0

]]></Node>
<StgValue><ssdm name="icmp227"/></StgValue>
</operation>

<operation id="1730" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1309" bw="32" op_0_bw="12">
<![CDATA[
hls_label_0:530  %sext_ln618_3 = sext i12 %pos1_3 to i32

]]></Node>
<StgValue><ssdm name="sext_ln618_3"/></StgValue>
</operation>

<operation id="1731" st_id="115" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1315" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:536  %xor_ln621_8 = xor i1 %tmp_335, true

]]></Node>
<StgValue><ssdm name="xor_ln621_8"/></StgValue>
</operation>

<operation id="1732" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1316" bw="54" op_0_bw="32">
<![CDATA[
hls_label_0:537  %zext_ln623_3 = zext i32 %sext_ln618_3 to i54

]]></Node>
<StgValue><ssdm name="zext_ln623_3"/></StgValue>
</operation>

<operation id="1733" st_id="115" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1317" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
hls_label_0:538  %ashr_ln623_3 = ashr i54 %p_Val2_233, %zext_ln623_3

]]></Node>
<StgValue><ssdm name="ashr_ln623_3"/></StgValue>
</operation>

<operation id="1734" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1318" bw="1" op_0_bw="54">
<![CDATA[
hls_label_0:539  %lD_3 = trunc i54 %ashr_ln623_3 to i1

]]></Node>
<StgValue><ssdm name="lD_3"/></StgValue>
</operation>

<operation id="1735" st_id="115" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1319" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:540  %and_ln621_21 = and i1 %lD_3, %xor_ln621_8

]]></Node>
<StgValue><ssdm name="and_ln621_21"/></StgValue>
</operation>

<operation id="1736" st_id="115" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1320" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:541  %Range1_all_ones_17 = and i1 %and_ln621_21, %icmp_ln621_3

]]></Node>
<StgValue><ssdm name="Range1_all_ones_17"/></StgValue>
</operation>

<operation id="1737" st_id="115" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1322" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:543  %xor_ln631_3 = xor i1 %tmp_336, true

]]></Node>
<StgValue><ssdm name="xor_ln631_3"/></StgValue>
</operation>

<operation id="1738" st_id="115" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1324" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:545  %and_ln631_3 = and i1 %icmp_ln631_3, %xor_ln631_3

]]></Node>
<StgValue><ssdm name="and_ln631_3"/></StgValue>
</operation>

<operation id="1739" st_id="115" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1327" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
hls_label_0:548  %r_V_11 = lshr i54 -1, %zext_ln635_3

]]></Node>
<StgValue><ssdm name="r_V_11"/></StgValue>
</operation>

<operation id="1740" st_id="115" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1328" bw="1" op_0_bw="54" op_1_bw="54">
<![CDATA[
hls_label_0:549  %Range2_all_ones_23 = icmp eq i54 %Range2_V_10, %r_V_11

]]></Node>
<StgValue><ssdm name="Range2_all_ones_23"/></StgValue>
</operation>

<operation id="1741" st_id="115" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1329" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_0:550  %select_ln631_3 = select i1 %and_ln631_3, i1 %Range2_all_ones_23, i1 %xor_ln631_3

]]></Node>
<StgValue><ssdm name="select_ln631_3"/></StgValue>
</operation>

<operation id="1742" st_id="115" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1330" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:551  %and_ln639_3 = and i1 %icmp_ln631_3, %xor_ln621_8

]]></Node>
<StgValue><ssdm name="and_ln639_3"/></StgValue>
</operation>

<operation id="1743" st_id="115" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1331" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:552  %Range1_all_ones_16 = and i1 %select_ln631_3, %Range1_all_ones_17

]]></Node>
<StgValue><ssdm name="Range1_all_ones_16"/></StgValue>
</operation>

<operation id="1744" st_id="115" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1332" bw="1" op_0_bw="54" op_1_bw="54">
<![CDATA[
hls_label_0:553  %icmp_ln641_3 = icmp eq i54 %Range2_V_10, 0

]]></Node>
<StgValue><ssdm name="icmp_ln641_3"/></StgValue>
</operation>

<operation id="1745" st_id="115" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1333" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:554  %Range1_all_zeros_12 = xor i1 %Range1_all_ones_17, true

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_12"/></StgValue>
</operation>

<operation id="1746" st_id="115" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1334" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:555  %and_ln641_3 = and i1 %icmp_ln641_3, %Range1_all_zeros_12

]]></Node>
<StgValue><ssdm name="and_ln641_3"/></StgValue>
</operation>

<operation id="1747" st_id="115" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1336" bw="1" op_0_bw="54" op_1_bw="54">
<![CDATA[
hls_label_0:557  %Range1_all_zeros_13 = icmp eq i54 %p_Val2_233, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_13"/></StgValue>
</operation>

<operation id="1748" st_id="115" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1337" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:558  %or_ln645_3 = or i1 %Range1_all_zeros_13, %xor_ln621_8

]]></Node>
<StgValue><ssdm name="or_ln645_3"/></StgValue>
</operation>

<operation id="1749" st_id="115" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1338" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:559  %xor_ln639_7 = xor i1 %icmp_ln631_3, true

]]></Node>
<StgValue><ssdm name="xor_ln639_7"/></StgValue>
</operation>

<operation id="1750" st_id="115" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1339" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:560  %or_ln639_3 = or i1 %tmp_335, %xor_ln639_7

]]></Node>
<StgValue><ssdm name="or_ln639_3"/></StgValue>
</operation>

<operation id="1751" st_id="115" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1340" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:561  %and_ln642_3 = and i1 %icmp_ln642_3, %or_ln639_3

]]></Node>
<StgValue><ssdm name="and_ln642_3"/></StgValue>
</operation>

<operation id="1752" st_id="115" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1341" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_0:562  %select_ln642_9 = select i1 %and_ln642_3, i1 %Range1_all_ones_17, i1 %xor_ln621_8

]]></Node>
<StgValue><ssdm name="select_ln642_9"/></StgValue>
</operation>

<operation id="1753" st_id="115" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1342" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_0:563  %select_ln639_9 = select i1 %and_ln639_3, i1 %Range1_all_ones_16, i1 %select_ln642_9

]]></Node>
<StgValue><ssdm name="select_ln639_9"/></StgValue>
</operation>

<operation id="1754" st_id="115" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1343" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_0:564  %select_ln642_10 = select i1 %and_ln642_3, i1 %Range1_all_zeros_12, i1 %or_ln645_3

]]></Node>
<StgValue><ssdm name="select_ln642_10"/></StgValue>
</operation>

<operation id="1755" st_id="115" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1344" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_0:565  %select_ln639_10 = select i1 %and_ln639_3, i1 %and_ln641_3, i1 %select_ln642_10

]]></Node>
<StgValue><ssdm name="select_ln639_10"/></StgValue>
</operation>

<operation id="1756" st_id="115" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1345" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_0:566  %deleted_zeros_6 = select i1 %and_ln603_17, i1 %select_ln639_9, i1 %select_ln639_10

]]></Node>
<StgValue><ssdm name="deleted_zeros_6"/></StgValue>
</operation>

<operation id="1757" st_id="115" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1346" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:567  %xor_ln652_17 = xor i1 %and_ln403_15, true

]]></Node>
<StgValue><ssdm name="xor_ln652_17"/></StgValue>
</operation>

<operation id="1758" st_id="115" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1347" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:568  %or_ln652_22 = or i1 %tmp_332, %xor_ln652_17

]]></Node>
<StgValue><ssdm name="or_ln652_22"/></StgValue>
</operation>

<operation id="1759" st_id="115" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1348" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:569  %or_ln652_17 = or i1 %and_ln603_15, %or_ln652_22

]]></Node>
<StgValue><ssdm name="or_ln652_17"/></StgValue>
</operation>

<operation id="1760" st_id="115" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1349" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:570  %xor_ln652_10 = xor i1 %select_ln631_3, true

]]></Node>
<StgValue><ssdm name="xor_ln652_10"/></StgValue>
</operation>

<operation id="1761" st_id="115" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1350" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:571  %or_ln652_9 = or i1 %or_ln652_17, %xor_ln652_10

]]></Node>
<StgValue><ssdm name="or_ln652_9"/></StgValue>
</operation>

<operation id="1762" st_id="115" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1351" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:572  %and_ln652_3 = and i1 %select_ln639_9, %or_ln652_17

]]></Node>
<StgValue><ssdm name="and_ln652_3"/></StgValue>
</operation>

<operation id="1763" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1352" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
hls_label_0:573  %tmp_337 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %pos1_3, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_337"/></StgValue>
</operation>

<operation id="1764" st_id="115" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1353" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:574  %or_ln652_10 = or i1 %tmp_337, %Range1_all_zeros_12

]]></Node>
<StgValue><ssdm name="or_ln652_10"/></StgValue>
</operation>

<operation id="1765" st_id="115" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1354" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_0:575  %deleted_ones_10 = select i1 %or_ln652_9, i1 %and_ln652_3, i1 %or_ln652_10

]]></Node>
<StgValue><ssdm name="deleted_ones_10"/></StgValue>
</operation>

<operation id="1766" st_id="115" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1363" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:584  %xor_ln658_9 = xor i1 %deleted_zeros_6, true

]]></Node>
<StgValue><ssdm name="xor_ln658_9"/></StgValue>
</operation>

<operation id="1767" st_id="115" stage="1" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1441" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_0:662  %v_assign_4 = fdiv double 1.000000e+00, %tmp_9

]]></Node>
<StgValue><ssdm name="v_assign_4"/></StgValue>
</operation>
</state>

<state id="116" st_id="116">

<operation id="1768" st_id="116" stage="25" lat="97">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1053" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="58" op_3_bw="26" op_4_bw="42">
<![CDATA[
hls_label_0:274  %v_assign_2 = call fastcc double @"generic_tanh<double>"(double %select_ln98) nounwind

]]></Node>
<StgValue><ssdm name="v_assign_2"/></StgValue>
</operation>

<operation id="1769" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="and_ln603_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1276" bw="16" op_0_bw="32">
<![CDATA[
hls_label_0:497  %sext_ln581_3cast = trunc i32 %sext_ln581_3 to i16

]]></Node>
<StgValue><ssdm name="sext_ln581_3cast"/></StgValue>
</operation>

<operation id="1770" st_id="116" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="and_ln603_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1277" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_0:498  %shl_ln604_3 = shl i16 %trunc_ln583_3, %sext_ln581_3cast

]]></Node>
<StgValue><ssdm name="shl_ln604_3"/></StgValue>
</operation>

<operation id="1771" st_id="116" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1299" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_0:520  %p_Val2_111 = select i1 %and_ln603_15, i16 %shl_ln604_3, i16 %select_ln403_10

]]></Node>
<StgValue><ssdm name="p_Val2_111"/></StgValue>
</operation>

<operation id="1772" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1312" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_0:533  %p_Result_240 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_111, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_240"/></StgValue>
</operation>

<operation id="1773" st_id="116" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1355" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:576  %and_ln654_3 = and i1 %and_ln603_17, %select_ln639_9

]]></Node>
<StgValue><ssdm name="and_ln654_3"/></StgValue>
</operation>

<operation id="1774" st_id="116" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1356" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:577  %empty_296 = xor i1 %and_ln654_3, true

]]></Node>
<StgValue><ssdm name="empty_296"/></StgValue>
</operation>

<operation id="1775" st_id="116" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1357" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:578  %xor_ln621_3 = xor i1 %icmp_ln621_3, true

]]></Node>
<StgValue><ssdm name="xor_ln621_3"/></StgValue>
</operation>

<operation id="1776" st_id="116" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1358" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:579  %or_ln557_3 = or i1 %deleted_ones_10, %xor_ln621_3

]]></Node>
<StgValue><ssdm name="or_ln557_3"/></StgValue>
</operation>

<operation id="1777" st_id="116" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1359" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:580  %and_ln621_23 = and i1 %p_Result_240, %xor_ln621_3

]]></Node>
<StgValue><ssdm name="and_ln621_23"/></StgValue>
</operation>

<operation id="1778" st_id="116" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1360" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:581  %and_ln621_24 = and i1 %and_ln621_23, %p_Result_237

]]></Node>
<StgValue><ssdm name="and_ln621_24"/></StgValue>
</operation>

<operation id="1779" st_id="116" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1361" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:582  %and_ln557_3 = and i1 %icmp_ln621_3, %p_Result_237

]]></Node>
<StgValue><ssdm name="and_ln557_3"/></StgValue>
</operation>

<operation id="1780" st_id="116" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1362" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_0:583  %select_ln557_3 = select i1 %and_ln557_3, i1 %empty_296, i1 %and_ln621_24

]]></Node>
<StgValue><ssdm name="select_ln557_3"/></StgValue>
</operation>

<operation id="1781" st_id="116" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1364" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:585  %and_ln658_9 = and i1 %icmp_ln621_3, %xor_ln658_9

]]></Node>
<StgValue><ssdm name="and_ln658_9"/></StgValue>
</operation>

<operation id="1782" st_id="116" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1365" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:586  %or_ln658_3 = or i1 %p_Result_240, %and_ln658_9

]]></Node>
<StgValue><ssdm name="or_ln658_3"/></StgValue>
</operation>

<operation id="1783" st_id="116" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1366" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:587  %xor_ln658_10 = xor i1 %p_Result_237, true

]]></Node>
<StgValue><ssdm name="xor_ln658_10"/></StgValue>
</operation>

<operation id="1784" st_id="116" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1367" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:588  %overflow_10 = and i1 %or_ln658_3, %xor_ln658_10

]]></Node>
<StgValue><ssdm name="overflow_10"/></StgValue>
</operation>

<operation id="1785" st_id="116" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1368" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:589  %and_ln659_9 = and i1 %p_Result_240, %or_ln557_3

]]></Node>
<StgValue><ssdm name="and_ln659_9"/></StgValue>
</operation>

<operation id="1786" st_id="116" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1369" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:590  %xor_ln659_3 = xor i1 %and_ln659_9, true

]]></Node>
<StgValue><ssdm name="xor_ln659_3"/></StgValue>
</operation>

<operation id="1787" st_id="116" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1370" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:591  %underflow_10 = and i1 %select_ln557_3, %xor_ln659_3

]]></Node>
<StgValue><ssdm name="underflow_10"/></StgValue>
</operation>

<operation id="1788" st_id="116" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1371" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:592  %or_ln340_33 = or i1 %underflow_10, %overflow_10

]]></Node>
<StgValue><ssdm name="or_ln340_33"/></StgValue>
</operation>

<operation id="1789" st_id="116" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1372" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:593  %xor_ln340_3 = xor i1 %select_ln557_3, true

]]></Node>
<StgValue><ssdm name="xor_ln340_3"/></StgValue>
</operation>

<operation id="1790" st_id="116" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1373" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:594  %or_ln340_41 = or i1 %overflow_10, %xor_ln340_3

]]></Node>
<StgValue><ssdm name="or_ln340_41"/></StgValue>
</operation>

<operation id="1791" st_id="116" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1374" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:595  %or_ln340_42 = or i1 %or_ln340_41, %and_ln659_9

]]></Node>
<StgValue><ssdm name="or_ln340_42"/></StgValue>
</operation>

<operation id="1792" st_id="116" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1375" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_0:596  %select_ln340_9 = select i1 %or_ln340_33, i16 32767, i16 %p_Val2_111

]]></Node>
<StgValue><ssdm name="select_ln340_9"/></StgValue>
</operation>

<operation id="1793" st_id="116" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1376" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_0:597  %select_ln571_9 = select i1 %icmp_ln571_3, i16 0, i16 -32768

]]></Node>
<StgValue><ssdm name="select_ln571_9"/></StgValue>
</operation>

<operation id="1794" st_id="116" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1377" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:598  %or_ln571_3 = or i1 %icmp_ln571_3, %underflow_10

]]></Node>
<StgValue><ssdm name="or_ln571_3"/></StgValue>
</operation>

<operation id="1795" st_id="116" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1378" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_0:599  %select_ln571_10 = select i1 %or_ln571_3, i16 %select_ln571_9, i16 %p_Val2_111

]]></Node>
<StgValue><ssdm name="select_ln571_10"/></StgValue>
</operation>

<operation id="1796" st_id="116" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1379" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:600  %sel_tmp195_demorgan = or i1 %icmp_ln571_3, %icmp227

]]></Node>
<StgValue><ssdm name="sel_tmp195_demorgan"/></StgValue>
</operation>

<operation id="1797" st_id="116" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1380" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_0:601  %sel_tmp196 = select i1 %sel_tmp195_demorgan, i16 %select_ln571_10, i16 %p_Val2_111

]]></Node>
<StgValue><ssdm name="sel_tmp196"/></StgValue>
</operation>

<operation id="1798" st_id="116" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1381" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:602  %xor_ln571_3 = xor i1 %icmp_ln571_3, true

]]></Node>
<StgValue><ssdm name="xor_ln571_3"/></StgValue>
</operation>

<operation id="1799" st_id="116" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1382" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:603  %and_ln340_9 = and i1 %or_ln340_42, %xor_ln571_3

]]></Node>
<StgValue><ssdm name="and_ln340_9"/></StgValue>
</operation>

<operation id="1800" st_id="116" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1383" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:604  %and_ln340_10 = and i1 %and_ln340_9, %icmp227

]]></Node>
<StgValue><ssdm name="and_ln340_10"/></StgValue>
</operation>

<operation id="1801" st_id="116" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1384" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_0:605  %select_ln340_16 = select i1 %and_ln340_10, i16 %select_ln340_9, i16 %sel_tmp196

]]></Node>
<StgValue><ssdm name="select_ln340_16"/></StgValue>
</operation>

<operation id="1802" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1442" bw="64" op_0_bw="64">
<![CDATA[
hls_label_0:663  %ireg_V_4 = bitcast double %v_assign_4 to i64

]]></Node>
<StgValue><ssdm name="ireg_V_4"/></StgValue>
</operation>

<operation id="1803" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1443" bw="63" op_0_bw="64">
<![CDATA[
hls_label_0:664  %trunc_ln556_4 = trunc i64 %ireg_V_4 to i63

]]></Node>
<StgValue><ssdm name="trunc_ln556_4"/></StgValue>
</operation>

<operation id="1804" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1444" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
hls_label_0:665  %p_Result_244 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_4, i32 63)

]]></Node>
<StgValue><ssdm name="p_Result_244"/></StgValue>
</operation>

<operation id="1805" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1445" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_0:666  %exp_tmp_V_4 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_4, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="exp_tmp_V_4"/></StgValue>
</operation>

<operation id="1806" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1446" bw="12" op_0_bw="11">
<![CDATA[
hls_label_0:667  %zext_ln461_4 = zext i11 %exp_tmp_V_4 to i12

]]></Node>
<StgValue><ssdm name="zext_ln461_4"/></StgValue>
</operation>

<operation id="1807" st_id="116" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1447" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_0:668  %exp_V_4 = add i12 -1023, %zext_ln461_4

]]></Node>
<StgValue><ssdm name="exp_V_4"/></StgValue>
</operation>

<operation id="1808" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1448" bw="52" op_0_bw="64">
<![CDATA[
hls_label_0:669  %trunc_ln565_4 = trunc i64 %ireg_V_4 to i52

]]></Node>
<StgValue><ssdm name="trunc_ln565_4"/></StgValue>
</operation>

<operation id="1809" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1449" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
hls_label_0:670  %tmp_62 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565_4)

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="1810" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1450" bw="54" op_0_bw="53">
<![CDATA[
hls_label_0:671  %p_Result_245 = zext i53 %tmp_62 to i54

]]></Node>
<StgValue><ssdm name="p_Result_245"/></StgValue>
</operation>

<operation id="1811" st_id="116" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1451" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
hls_label_0:672  %man_V_19 = sub i54 0, %p_Result_245

]]></Node>
<StgValue><ssdm name="man_V_19"/></StgValue>
</operation>

<operation id="1812" st_id="116" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1452" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
hls_label_0:673  %p_Val2_234 = select i1 %p_Result_244, i54 %man_V_19, i54 %p_Result_245

]]></Node>
<StgValue><ssdm name="p_Val2_234"/></StgValue>
</operation>

<operation id="1813" st_id="116" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1453" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
hls_label_0:674  %icmp_ln571_4 = icmp eq i63 %trunc_ln556_4, 0

]]></Node>
<StgValue><ssdm name="icmp_ln571_4"/></StgValue>
</operation>

<operation id="1814" st_id="116" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1454" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_0:675  %F2_4 = sub i12 1075, %zext_ln461_4

]]></Node>
<StgValue><ssdm name="F2_4"/></StgValue>
</operation>

<operation id="1815" st_id="116" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1455" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_0:676  %QUAN_INC_4 = icmp sgt i12 %F2_4, 12

]]></Node>
<StgValue><ssdm name="QUAN_INC_4"/></StgValue>
</operation>

<operation id="1816" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1461" bw="16" op_0_bw="54">
<![CDATA[
hls_label_0:682  %trunc_ln583_4 = trunc i54 %p_Val2_234 to i16

]]></Node>
<StgValue><ssdm name="trunc_ln583_4"/></StgValue>
</operation>

<operation id="1817" st_id="116" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1498" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_0:719  %tmp372_cast_cast = select i1 %QUAN_INC_4, i12 2, i12 1

]]></Node>
<StgValue><ssdm name="tmp372_cast_cast"/></StgValue>
</operation>

<operation id="1818" st_id="116" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1499" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_0:720  %empty_297 = add i12 %exp_V_4, %tmp372_cast_cast

]]></Node>
<StgValue><ssdm name="empty_297"/></StgValue>
</operation>

<operation id="1819" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1500" bw="10" op_0_bw="10" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_0:721  %tmp_347 = call i10 @_ssdm_op_PartSelect.i10.i12.i32.i32(i12 %empty_297, i32 2, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_347"/></StgValue>
</operation>

<operation id="1820" st_id="116" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1504" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_0:725  %pos2_4 = add i12 5, %F2_4

]]></Node>
<StgValue><ssdm name="pos2_4"/></StgValue>
</operation>

<operation id="1821" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1505" bw="32" op_0_bw="12">
<![CDATA[
hls_label_0:726  %sext_ln619_4 = sext i12 %pos2_4 to i32

]]></Node>
<StgValue><ssdm name="sext_ln619_4"/></StgValue>
</operation>

<operation id="1822" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1515" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
hls_label_0:736  %tmp_350 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %pos2_4, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_350"/></StgValue>
</operation>

<operation id="1823" st_id="116" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1517" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_0:738  %icmp_ln631_4 = icmp slt i12 %pos2_4, 54

]]></Node>
<StgValue><ssdm name="icmp_ln631_4"/></StgValue>
</operation>

<operation id="1824" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1519" bw="54" op_0_bw="32">
<![CDATA[
hls_label_0:740  %zext_ln635_4 = zext i32 %sext_ln619_4 to i54

]]></Node>
<StgValue><ssdm name="zext_ln635_4"/></StgValue>
</operation>

<operation id="1825" st_id="116" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1520" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
hls_label_0:741  %Range2_V_12 = lshr i54 %p_Val2_234, %zext_ln635_4

]]></Node>
<StgValue><ssdm name="Range2_V_12"/></StgValue>
</operation>

<operation id="1826" st_id="116" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1529" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_0:750  %icmp_ln642_4 = icmp eq i12 %pos2_4, 54

]]></Node>
<StgValue><ssdm name="icmp_ln642_4"/></StgValue>
</operation>
</state>

<state id="117" st_id="117">

<operation id="1827" st_id="117" stage="24" lat="97">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1053" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="58" op_3_bw="26" op_4_bw="42">
<![CDATA[
hls_label_0:274  %v_assign_2 = call fastcc double @"generic_tanh<double>"(double %select_ln98) nounwind

]]></Node>
<StgValue><ssdm name="v_assign_2"/></StgValue>
</operation>

<operation id="1828" st_id="117" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1385" bw="0" op_0_bw="16" op_1_bw="15" op_2_bw="16">
<![CDATA[
hls_label_0:606  store i16 %select_ln340_16, i16* %LSTM_i_V_addr_3, align 2

]]></Node>
<StgValue><ssdm name="store_ln101"/></StgValue>
</operation>

<operation id="1829" st_id="117" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1501" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
hls_label_0:722  %icmp261 = icmp sgt i10 %tmp_347, 0

]]></Node>
<StgValue><ssdm name="icmp261"/></StgValue>
</operation>

<operation id="1830" st_id="117" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1894" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_0:1115  %add_ln123 = add i11 960, %zext_ln87_1

]]></Node>
<StgValue><ssdm name="add_ln123"/></StgValue>
</operation>

<operation id="1831" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1895" bw="19" op_0_bw="11">
<![CDATA[
hls_label_0:1116  %zext_ln203_261 = zext i11 %add_ln123 to i19

]]></Node>
<StgValue><ssdm name="zext_ln203_261"/></StgValue>
</operation>

<operation id="1832" st_id="117" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1896" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
hls_label_0:1117  %add_ln203_106 = add i19 %zext_ln203_261, %add_ln203

]]></Node>
<StgValue><ssdm name="add_ln203_106"/></StgValue>
</operation>

<operation id="1833" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1897" bw="64" op_0_bw="19">
<![CDATA[
hls_label_0:1118  %zext_ln203_262 = zext i19 %add_ln203_106 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_262"/></StgValue>
</operation>

<operation id="1834" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1898" bw="18" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:1119  %LSTM_cache_V_addr_3 = getelementptr [194560 x i16]* %LSTM_cache_V, i64 0, i64 %zext_ln203_262

]]></Node>
<StgValue><ssdm name="LSTM_cache_V_addr_3"/></StgValue>
</operation>

<operation id="1835" st_id="117" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1899" bw="0" op_0_bw="16" op_1_bw="18">
<![CDATA[
hls_label_0:1120  store i16 %select_ln340_16, i16* %LSTM_cache_V_addr_3, align 2

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>
</state>

<state id="118" st_id="118">

<operation id="1836" st_id="118" stage="23" lat="97">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1053" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="58" op_3_bw="26" op_4_bw="42">
<![CDATA[
hls_label_0:274  %v_assign_2 = call fastcc double @"generic_tanh<double>"(double %select_ln98) nounwind

]]></Node>
<StgValue><ssdm name="v_assign_2"/></StgValue>
</operation>

<operation id="1837" st_id="118" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1456" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_0:677  %add_ln581_4 = add i12 -12, %F2_4

]]></Node>
<StgValue><ssdm name="add_ln581_4"/></StgValue>
</operation>

<operation id="1838" st_id="118" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="QUAN_INC_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1457" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_0:678  %sub_ln581_4 = sub i12 12, %F2_4

]]></Node>
<StgValue><ssdm name="sub_ln581_4"/></StgValue>
</operation>

<operation id="1839" st_id="118" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1458" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_0:679  %sh_amt_4 = select i1 %QUAN_INC_4, i12 %add_ln581_4, i12 %sub_ln581_4

]]></Node>
<StgValue><ssdm name="sh_amt_4"/></StgValue>
</operation>

<operation id="1840" st_id="118" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1462" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_0:683  %icmp_ln585_4 = icmp ult i12 %sh_amt_4, 54

]]></Node>
<StgValue><ssdm name="icmp_ln585_4"/></StgValue>
</operation>

<operation id="1841" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1463" bw="8" op_0_bw="8" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_0:684  %tmp_343 = call i8 @_ssdm_op_PartSelect.i8.i12.i32.i32(i12 %sh_amt_4, i32 4, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_343"/></StgValue>
</operation>

<operation id="1842" st_id="118" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1464" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_0:685  %icmp_ln603_4 = icmp eq i8 %tmp_343, 0

]]></Node>
<StgValue><ssdm name="icmp_ln603_4"/></StgValue>
</operation>

<operation id="1843" st_id="118" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1473" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_0:694  %icmp_ln591_4 = icmp sgt i12 %add_ln581_4, 54

]]></Node>
<StgValue><ssdm name="icmp_ln591_4"/></StgValue>
</operation>

<operation id="1844" st_id="118" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1502" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_0:723  %pos1_4 = add i12 4, %F2_4

]]></Node>
<StgValue><ssdm name="pos1_4"/></StgValue>
</operation>

<operation id="1845" st_id="118" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1507" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_0:728  %icmp_ln621_4 = icmp slt i12 %pos1_4, 54

]]></Node>
<StgValue><ssdm name="icmp_ln621_4"/></StgValue>
</operation>

<operation id="1846" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1508" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
hls_label_0:729  %tmp_349 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %pos1_4, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_349"/></StgValue>
</operation>
</state>

<state id="119" st_id="119">

<operation id="1847" st_id="119" stage="22" lat="97">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1053" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="58" op_3_bw="26" op_4_bw="42">
<![CDATA[
hls_label_0:274  %v_assign_2 = call fastcc double @"generic_tanh<double>"(double %select_ln98) nounwind

]]></Node>
<StgValue><ssdm name="v_assign_2"/></StgValue>
</operation>

<operation id="1848" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1459" bw="32" op_0_bw="12">
<![CDATA[
hls_label_0:680  %sext_ln581_4 = sext i12 %sh_amt_4 to i32

]]></Node>
<StgValue><ssdm name="sext_ln581_4"/></StgValue>
</operation>

<operation id="1849" st_id="119" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1460" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_0:681  %icmp_ln582_5 = icmp eq i12 %F2_4, 12

]]></Node>
<StgValue><ssdm name="icmp_ln582_5"/></StgValue>
</operation>

<operation id="1850" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="icmp_ln585_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1465" bw="54" op_0_bw="32">
<![CDATA[
hls_label_0:686  %zext_ln586_4 = zext i32 %sext_ln581_4 to i54

]]></Node>
<StgValue><ssdm name="zext_ln586_4"/></StgValue>
</operation>

<operation id="1851" st_id="119" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="icmp_ln585_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1466" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
hls_label_0:687  %ashr_ln586_4 = ashr i54 %p_Val2_234, %zext_ln586_4

]]></Node>
<StgValue><ssdm name="ashr_ln586_4"/></StgValue>
</operation>

<operation id="1852" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="icmp_ln585_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1467" bw="16" op_0_bw="54">
<![CDATA[
hls_label_0:688  %trunc_ln586_4 = trunc i54 %ashr_ln586_4 to i16

]]></Node>
<StgValue><ssdm name="trunc_ln586_4"/></StgValue>
</operation>

<operation id="1853" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="icmp_ln585_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1468" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
hls_label_0:689  %tmp_344 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_4, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_344"/></StgValue>
</operation>

<operation id="1854" st_id="119" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="icmp_ln585_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1469" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_0:690  %select_ln588_4 = select i1 %tmp_344, i16 -1, i16 0

]]></Node>
<StgValue><ssdm name="select_ln588_4"/></StgValue>
</operation>

<operation id="1855" st_id="119" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1472" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_0:693  %p_Val2_130 = select i1 %icmp_ln585_4, i16 %trunc_ln586_4, i16 %select_ln588_4

]]></Node>
<StgValue><ssdm name="p_Val2_130"/></StgValue>
</operation>

<operation id="1856" st_id="119" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="icmp_ln591_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1474" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_0:695  %add_ln591_4 = add i12 -13, %F2_4

]]></Node>
<StgValue><ssdm name="add_ln591_4"/></StgValue>
</operation>

<operation id="1857" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="icmp_ln591_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1475" bw="32" op_0_bw="12">
<![CDATA[
hls_label_0:696  %sext_ln591_4 = sext i12 %add_ln591_4 to i32

]]></Node>
<StgValue><ssdm name="sext_ln591_4"/></StgValue>
</operation>

<operation id="1858" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="icmp_ln591_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1476" bw="1" op_0_bw="1" op_1_bw="54" op_2_bw="32">
<![CDATA[
hls_label_0:697  %p_Result_138 = call i1 @_ssdm_op_BitSelect.i1.i54.i32(i54 %p_Val2_234, i32 %sext_ln591_4) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_138"/></StgValue>
</operation>

<operation id="1859" st_id="119" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1477" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_0:698  %qb_4 = select i1 %icmp_ln591_4, i1 %p_Result_244, i1 %p_Result_138

]]></Node>
<StgValue><ssdm name="qb_4"/></StgValue>
</operation>

<operation id="1860" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1478" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_0:699  %p_Result_246 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_130, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_246"/></StgValue>
</operation>

<operation id="1861" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1479" bw="16" op_0_bw="1">
<![CDATA[
hls_label_0:700  %zext_ln415_4 = zext i1 %qb_4 to i16

]]></Node>
<StgValue><ssdm name="zext_ln415_4"/></StgValue>
</operation>

<operation id="1862" st_id="119" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1480" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_0:701  %p_Val2_135 = add i16 %zext_ln415_4, %p_Val2_130

]]></Node>
<StgValue><ssdm name="p_Val2_135"/></StgValue>
</operation>

<operation id="1863" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1481" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_0:702  %tmp_346 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_135, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_346"/></StgValue>
</operation>

<operation id="1864" st_id="119" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1482" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:703  %xor_ln416_15 = xor i1 %tmp_346, true

]]></Node>
<StgValue><ssdm name="xor_ln416_15"/></StgValue>
</operation>

<operation id="1865" st_id="119" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1483" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_0:704  %select_ln582_4 = select i1 %icmp_ln582_5, i16 %trunc_ln583_4, i16 0

]]></Node>
<StgValue><ssdm name="select_ln582_4"/></StgValue>
</operation>

<operation id="1866" st_id="119" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1484" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:705  %xor_ln582_4 = xor i1 %icmp_ln582_5, true

]]></Node>
<StgValue><ssdm name="xor_ln582_4"/></StgValue>
</operation>

<operation id="1867" st_id="119" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1485" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:706  %and_ln578_4 = and i1 %QUAN_INC_4, %xor_ln582_4

]]></Node>
<StgValue><ssdm name="and_ln578_4"/></StgValue>
</operation>

<operation id="1868" st_id="119" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1486" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:707  %and_ln403_18 = and i1 %and_ln578_4, %p_Result_246

]]></Node>
<StgValue><ssdm name="and_ln403_18"/></StgValue>
</operation>

<operation id="1869" st_id="119" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1487" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_0:708  %select_ln403_11 = select i1 %and_ln403_18, i16 %p_Val2_135, i16 %select_ln582_4

]]></Node>
<StgValue><ssdm name="select_ln403_11"/></StgValue>
</operation>

<operation id="1870" st_id="119" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1488" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:709  %xor_ln403_4 = xor i1 %p_Result_246, true

]]></Node>
<StgValue><ssdm name="xor_ln403_4"/></StgValue>
</operation>

<operation id="1871" st_id="119" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1489" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:710  %and_ln403_19 = and i1 %and_ln578_4, %xor_ln403_4

]]></Node>
<StgValue><ssdm name="and_ln403_19"/></StgValue>
</operation>

<operation id="1872" st_id="119" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1490" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_0:711  %select_ln403_12 = select i1 %and_ln403_19, i16 %p_Val2_135, i16 %select_ln403_11

]]></Node>
<StgValue><ssdm name="select_ln403_12"/></StgValue>
</operation>

<operation id="1873" st_id="119" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1491" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_0:712  %icmp_ln578_8 = icmp slt i12 %F2_4, 12

]]></Node>
<StgValue><ssdm name="icmp_ln578_8"/></StgValue>
</operation>

<operation id="1874" st_id="119" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1492" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:713  %and_ln603_18 = and i1 %icmp_ln578_8, %icmp_ln603_4

]]></Node>
<StgValue><ssdm name="and_ln603_18"/></StgValue>
</operation>

<operation id="1875" st_id="119" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1494" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:715  %and_ln403_20 = and i1 %and_ln403_18, %xor_ln416_15

]]></Node>
<StgValue><ssdm name="and_ln403_20"/></StgValue>
</operation>

<operation id="1876" st_id="119" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1495" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:716  %and_ln603_19 = and i1 %icmp_ln578_8, %icmp_ln603_4

]]></Node>
<StgValue><ssdm name="and_ln603_19"/></StgValue>
</operation>

<operation id="1877" st_id="119" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1496" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:717  %xor_ln603_4 = xor i1 %and_ln603_19, true

]]></Node>
<StgValue><ssdm name="xor_ln603_4"/></StgValue>
</operation>

<operation id="1878" st_id="119" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1497" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:718  %and_ln603_20 = and i1 %and_ln403_20, %xor_ln603_4

]]></Node>
<StgValue><ssdm name="and_ln603_20"/></StgValue>
</operation>

<operation id="1879" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1503" bw="32" op_0_bw="12">
<![CDATA[
hls_label_0:724  %sext_ln618_4 = sext i12 %pos1_4 to i32

]]></Node>
<StgValue><ssdm name="sext_ln618_4"/></StgValue>
</operation>

<operation id="1880" st_id="119" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1509" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:730  %xor_ln621_9 = xor i1 %tmp_349, true

]]></Node>
<StgValue><ssdm name="xor_ln621_9"/></StgValue>
</operation>

<operation id="1881" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1510" bw="54" op_0_bw="32">
<![CDATA[
hls_label_0:731  %zext_ln623_4 = zext i32 %sext_ln618_4 to i54

]]></Node>
<StgValue><ssdm name="zext_ln623_4"/></StgValue>
</operation>

<operation id="1882" st_id="119" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1511" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
hls_label_0:732  %ashr_ln623_4 = ashr i54 %p_Val2_234, %zext_ln623_4

]]></Node>
<StgValue><ssdm name="ashr_ln623_4"/></StgValue>
</operation>

<operation id="1883" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1512" bw="1" op_0_bw="54">
<![CDATA[
hls_label_0:733  %lD_4 = trunc i54 %ashr_ln623_4 to i1

]]></Node>
<StgValue><ssdm name="lD_4"/></StgValue>
</operation>

<operation id="1884" st_id="119" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1513" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:734  %and_ln621_25 = and i1 %lD_4, %xor_ln621_9

]]></Node>
<StgValue><ssdm name="and_ln621_25"/></StgValue>
</operation>

<operation id="1885" st_id="119" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1514" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:735  %Range1_all_ones_19 = and i1 %and_ln621_25, %icmp_ln621_4

]]></Node>
<StgValue><ssdm name="Range1_all_ones_19"/></StgValue>
</operation>

<operation id="1886" st_id="119" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1516" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:737  %xor_ln631_4 = xor i1 %tmp_350, true

]]></Node>
<StgValue><ssdm name="xor_ln631_4"/></StgValue>
</operation>

<operation id="1887" st_id="119" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1518" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:739  %and_ln631_4 = and i1 %icmp_ln631_4, %xor_ln631_4

]]></Node>
<StgValue><ssdm name="and_ln631_4"/></StgValue>
</operation>

<operation id="1888" st_id="119" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1521" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
hls_label_0:742  %r_V_12 = lshr i54 -1, %zext_ln635_4

]]></Node>
<StgValue><ssdm name="r_V_12"/></StgValue>
</operation>

<operation id="1889" st_id="119" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1522" bw="1" op_0_bw="54" op_1_bw="54">
<![CDATA[
hls_label_0:743  %Range2_all_ones_24 = icmp eq i54 %Range2_V_12, %r_V_12

]]></Node>
<StgValue><ssdm name="Range2_all_ones_24"/></StgValue>
</operation>

<operation id="1890" st_id="119" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1523" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_0:744  %select_ln631_4 = select i1 %and_ln631_4, i1 %Range2_all_ones_24, i1 %xor_ln631_4

]]></Node>
<StgValue><ssdm name="select_ln631_4"/></StgValue>
</operation>

<operation id="1891" st_id="119" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1524" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:745  %and_ln639_4 = and i1 %icmp_ln631_4, %xor_ln621_9

]]></Node>
<StgValue><ssdm name="and_ln639_4"/></StgValue>
</operation>

<operation id="1892" st_id="119" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1525" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:746  %Range1_all_ones_18 = and i1 %select_ln631_4, %Range1_all_ones_19

]]></Node>
<StgValue><ssdm name="Range1_all_ones_18"/></StgValue>
</operation>

<operation id="1893" st_id="119" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1526" bw="1" op_0_bw="54" op_1_bw="54">
<![CDATA[
hls_label_0:747  %icmp_ln641_4 = icmp eq i54 %Range2_V_12, 0

]]></Node>
<StgValue><ssdm name="icmp_ln641_4"/></StgValue>
</operation>

<operation id="1894" st_id="119" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1527" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:748  %Range1_all_zeros_14 = xor i1 %Range1_all_ones_19, true

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_14"/></StgValue>
</operation>

<operation id="1895" st_id="119" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1528" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:749  %and_ln641_4 = and i1 %icmp_ln641_4, %Range1_all_zeros_14

]]></Node>
<StgValue><ssdm name="and_ln641_4"/></StgValue>
</operation>

<operation id="1896" st_id="119" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1530" bw="1" op_0_bw="54" op_1_bw="54">
<![CDATA[
hls_label_0:751  %Range1_all_zeros_15 = icmp eq i54 %p_Val2_234, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_15"/></StgValue>
</operation>

<operation id="1897" st_id="119" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1531" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:752  %or_ln645_4 = or i1 %Range1_all_zeros_15, %xor_ln621_9

]]></Node>
<StgValue><ssdm name="or_ln645_4"/></StgValue>
</operation>

<operation id="1898" st_id="119" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1532" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:753  %xor_ln639_8 = xor i1 %icmp_ln631_4, true

]]></Node>
<StgValue><ssdm name="xor_ln639_8"/></StgValue>
</operation>

<operation id="1899" st_id="119" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1533" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:754  %or_ln639_4 = or i1 %tmp_349, %xor_ln639_8

]]></Node>
<StgValue><ssdm name="or_ln639_4"/></StgValue>
</operation>

<operation id="1900" st_id="119" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1534" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:755  %and_ln642_4 = and i1 %icmp_ln642_4, %or_ln639_4

]]></Node>
<StgValue><ssdm name="and_ln642_4"/></StgValue>
</operation>

<operation id="1901" st_id="119" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1535" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_0:756  %select_ln642_11 = select i1 %and_ln642_4, i1 %Range1_all_ones_19, i1 %xor_ln621_9

]]></Node>
<StgValue><ssdm name="select_ln642_11"/></StgValue>
</operation>

<operation id="1902" st_id="119" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1536" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_0:757  %select_ln639_11 = select i1 %and_ln639_4, i1 %Range1_all_ones_18, i1 %select_ln642_11

]]></Node>
<StgValue><ssdm name="select_ln639_11"/></StgValue>
</operation>

<operation id="1903" st_id="119" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1537" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_0:758  %select_ln642_12 = select i1 %and_ln642_4, i1 %Range1_all_zeros_14, i1 %or_ln645_4

]]></Node>
<StgValue><ssdm name="select_ln642_12"/></StgValue>
</operation>

<operation id="1904" st_id="119" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1538" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_0:759  %select_ln639_12 = select i1 %and_ln639_4, i1 %and_ln641_4, i1 %select_ln642_12

]]></Node>
<StgValue><ssdm name="select_ln639_12"/></StgValue>
</operation>

<operation id="1905" st_id="119" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1539" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_0:760  %deleted_zeros_7 = select i1 %and_ln603_20, i1 %select_ln639_11, i1 %select_ln639_12

]]></Node>
<StgValue><ssdm name="deleted_zeros_7"/></StgValue>
</operation>

<operation id="1906" st_id="119" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1540" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:761  %xor_ln652_18 = xor i1 %and_ln403_18, true

]]></Node>
<StgValue><ssdm name="xor_ln652_18"/></StgValue>
</operation>

<operation id="1907" st_id="119" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1541" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:762  %or_ln652_23 = or i1 %tmp_346, %xor_ln652_18

]]></Node>
<StgValue><ssdm name="or_ln652_23"/></StgValue>
</operation>

<operation id="1908" st_id="119" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1542" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:763  %or_ln652_18 = or i1 %and_ln603_18, %or_ln652_23

]]></Node>
<StgValue><ssdm name="or_ln652_18"/></StgValue>
</operation>

<operation id="1909" st_id="119" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1543" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:764  %xor_ln652_12 = xor i1 %select_ln631_4, true

]]></Node>
<StgValue><ssdm name="xor_ln652_12"/></StgValue>
</operation>

<operation id="1910" st_id="119" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1544" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:765  %or_ln652_11 = or i1 %or_ln652_18, %xor_ln652_12

]]></Node>
<StgValue><ssdm name="or_ln652_11"/></StgValue>
</operation>

<operation id="1911" st_id="119" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1545" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:766  %and_ln652_4 = and i1 %select_ln639_11, %or_ln652_18

]]></Node>
<StgValue><ssdm name="and_ln652_4"/></StgValue>
</operation>

<operation id="1912" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1546" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
hls_label_0:767  %tmp_351 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %pos1_4, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_351"/></StgValue>
</operation>

<operation id="1913" st_id="119" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1547" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:768  %or_ln652_12 = or i1 %tmp_351, %Range1_all_zeros_14

]]></Node>
<StgValue><ssdm name="or_ln652_12"/></StgValue>
</operation>

<operation id="1914" st_id="119" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1548" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_0:769  %deleted_ones_11 = select i1 %or_ln652_11, i1 %and_ln652_4, i1 %or_ln652_12

]]></Node>
<StgValue><ssdm name="deleted_ones_11"/></StgValue>
</operation>

<operation id="1915" st_id="119" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1557" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:778  %xor_ln658_11 = xor i1 %deleted_zeros_7, true

]]></Node>
<StgValue><ssdm name="xor_ln658_11"/></StgValue>
</operation>
</state>

<state id="120" st_id="120">

<operation id="1916" st_id="120" stage="21" lat="97">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1053" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="58" op_3_bw="26" op_4_bw="42">
<![CDATA[
hls_label_0:274  %v_assign_2 = call fastcc double @"generic_tanh<double>"(double %select_ln98) nounwind

]]></Node>
<StgValue><ssdm name="v_assign_2"/></StgValue>
</operation>

<operation id="1917" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="and_ln603_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1470" bw="16" op_0_bw="32">
<![CDATA[
hls_label_0:691  %sext_ln581_4cast = trunc i32 %sext_ln581_4 to i16

]]></Node>
<StgValue><ssdm name="sext_ln581_4cast"/></StgValue>
</operation>

<operation id="1918" st_id="120" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="and_ln603_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1471" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_0:692  %shl_ln604_4 = shl i16 %trunc_ln583_4, %sext_ln581_4cast

]]></Node>
<StgValue><ssdm name="shl_ln604_4"/></StgValue>
</operation>

<operation id="1919" st_id="120" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1493" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_0:714  %p_Val2_138 = select i1 %and_ln603_18, i16 %shl_ln604_4, i16 %select_ln403_12

]]></Node>
<StgValue><ssdm name="p_Val2_138"/></StgValue>
</operation>

<operation id="1920" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1506" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_0:727  %p_Result_247 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_138, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_247"/></StgValue>
</operation>

<operation id="1921" st_id="120" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1549" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:770  %and_ln654_4 = and i1 %and_ln603_20, %select_ln639_11

]]></Node>
<StgValue><ssdm name="and_ln654_4"/></StgValue>
</operation>

<operation id="1922" st_id="120" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1550" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:771  %empty_298 = xor i1 %and_ln654_4, true

]]></Node>
<StgValue><ssdm name="empty_298"/></StgValue>
</operation>

<operation id="1923" st_id="120" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1551" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:772  %xor_ln621_4 = xor i1 %icmp_ln621_4, true

]]></Node>
<StgValue><ssdm name="xor_ln621_4"/></StgValue>
</operation>

<operation id="1924" st_id="120" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1552" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:773  %or_ln557_4 = or i1 %deleted_ones_11, %xor_ln621_4

]]></Node>
<StgValue><ssdm name="or_ln557_4"/></StgValue>
</operation>

<operation id="1925" st_id="120" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1553" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:774  %and_ln621_27 = and i1 %p_Result_247, %xor_ln621_4

]]></Node>
<StgValue><ssdm name="and_ln621_27"/></StgValue>
</operation>

<operation id="1926" st_id="120" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1554" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:775  %and_ln621_28 = and i1 %and_ln621_27, %p_Result_244

]]></Node>
<StgValue><ssdm name="and_ln621_28"/></StgValue>
</operation>

<operation id="1927" st_id="120" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1555" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:776  %and_ln557_4 = and i1 %icmp_ln621_4, %p_Result_244

]]></Node>
<StgValue><ssdm name="and_ln557_4"/></StgValue>
</operation>

<operation id="1928" st_id="120" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1556" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_0:777  %select_ln557_4 = select i1 %and_ln557_4, i1 %empty_298, i1 %and_ln621_28

]]></Node>
<StgValue><ssdm name="select_ln557_4"/></StgValue>
</operation>

<operation id="1929" st_id="120" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1558" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:779  %and_ln658_11 = and i1 %icmp_ln621_4, %xor_ln658_11

]]></Node>
<StgValue><ssdm name="and_ln658_11"/></StgValue>
</operation>

<operation id="1930" st_id="120" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1559" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:780  %or_ln658_4 = or i1 %p_Result_247, %and_ln658_11

]]></Node>
<StgValue><ssdm name="or_ln658_4"/></StgValue>
</operation>

<operation id="1931" st_id="120" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1560" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:781  %xor_ln658_12 = xor i1 %p_Result_244, true

]]></Node>
<StgValue><ssdm name="xor_ln658_12"/></StgValue>
</operation>

<operation id="1932" st_id="120" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1561" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:782  %overflow_11 = and i1 %or_ln658_4, %xor_ln658_12

]]></Node>
<StgValue><ssdm name="overflow_11"/></StgValue>
</operation>

<operation id="1933" st_id="120" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1562" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:783  %and_ln659_11 = and i1 %p_Result_247, %or_ln557_4

]]></Node>
<StgValue><ssdm name="and_ln659_11"/></StgValue>
</operation>

<operation id="1934" st_id="120" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1563" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:784  %xor_ln659_4 = xor i1 %and_ln659_11, true

]]></Node>
<StgValue><ssdm name="xor_ln659_4"/></StgValue>
</operation>

<operation id="1935" st_id="120" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1564" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:785  %underflow_11 = and i1 %select_ln557_4, %xor_ln659_4

]]></Node>
<StgValue><ssdm name="underflow_11"/></StgValue>
</operation>

<operation id="1936" st_id="120" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1565" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:786  %or_ln340_34 = or i1 %underflow_11, %overflow_11

]]></Node>
<StgValue><ssdm name="or_ln340_34"/></StgValue>
</operation>

<operation id="1937" st_id="120" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1566" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:787  %xor_ln340_4 = xor i1 %select_ln557_4, true

]]></Node>
<StgValue><ssdm name="xor_ln340_4"/></StgValue>
</operation>

<operation id="1938" st_id="120" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1567" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:788  %or_ln340_43 = or i1 %overflow_11, %xor_ln340_4

]]></Node>
<StgValue><ssdm name="or_ln340_43"/></StgValue>
</operation>

<operation id="1939" st_id="120" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1568" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:789  %or_ln340_44 = or i1 %or_ln340_43, %and_ln659_11

]]></Node>
<StgValue><ssdm name="or_ln340_44"/></StgValue>
</operation>

<operation id="1940" st_id="120" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1569" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_0:790  %select_ln340_10 = select i1 %or_ln340_34, i16 32767, i16 %p_Val2_138

]]></Node>
<StgValue><ssdm name="select_ln340_10"/></StgValue>
</operation>

<operation id="1941" st_id="120" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1570" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_0:791  %select_ln571_11 = select i1 %icmp_ln571_4, i16 0, i16 -32768

]]></Node>
<StgValue><ssdm name="select_ln571_11"/></StgValue>
</operation>

<operation id="1942" st_id="120" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1571" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:792  %or_ln571_4 = or i1 %icmp_ln571_4, %underflow_11

]]></Node>
<StgValue><ssdm name="or_ln571_4"/></StgValue>
</operation>

<operation id="1943" st_id="120" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1572" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_0:793  %select_ln571_12 = select i1 %or_ln571_4, i16 %select_ln571_11, i16 %p_Val2_138

]]></Node>
<StgValue><ssdm name="select_ln571_12"/></StgValue>
</operation>

<operation id="1944" st_id="120" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1573" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:794  %sel_tmp264_demorgan = or i1 %icmp_ln571_4, %icmp261

]]></Node>
<StgValue><ssdm name="sel_tmp264_demorgan"/></StgValue>
</operation>

<operation id="1945" st_id="120" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1574" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_0:795  %sel_tmp265 = select i1 %sel_tmp264_demorgan, i16 %select_ln571_12, i16 %p_Val2_138

]]></Node>
<StgValue><ssdm name="sel_tmp265"/></StgValue>
</operation>

<operation id="1946" st_id="120" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1575" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:796  %xor_ln571_4 = xor i1 %icmp_ln571_4, true

]]></Node>
<StgValue><ssdm name="xor_ln571_4"/></StgValue>
</operation>

<operation id="1947" st_id="120" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1576" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:797  %and_ln340_11 = and i1 %or_ln340_44, %xor_ln571_4

]]></Node>
<StgValue><ssdm name="and_ln340_11"/></StgValue>
</operation>

<operation id="1948" st_id="120" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1577" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:798  %and_ln340_12 = and i1 %and_ln340_11, %icmp261

]]></Node>
<StgValue><ssdm name="and_ln340_12"/></StgValue>
</operation>

<operation id="1949" st_id="120" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1578" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_0:799  %tmp_V_45 = select i1 %and_ln340_12, i16 %select_ln340_10, i16 %sel_tmp265

]]></Node>
<StgValue><ssdm name="tmp_V_45"/></StgValue>
</operation>

<operation id="1950" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1682" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_0:903  %p_Result_254 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_V_45, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_254"/></StgValue>
</operation>
</state>

<state id="121" st_id="121">

<operation id="1951" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="779" bw="12" op_0_bw="9">
<![CDATA[
hls_label_0:0  %zext_ln87 = zext i9 %k6_0 to i12

]]></Node>
<StgValue><ssdm name="zext_ln87"/></StgValue>
</operation>

<operation id="1952" st_id="121" stage="20" lat="97">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1053" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="58" op_3_bw="26" op_4_bw="42">
<![CDATA[
hls_label_0:274  %v_assign_2 = call fastcc double @"generic_tanh<double>"(double %select_ln98) nounwind

]]></Node>
<StgValue><ssdm name="v_assign_2"/></StgValue>
</operation>

<operation id="1953" st_id="121" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1579" bw="0" op_0_bw="16" op_1_bw="15" op_2_bw="16">
<![CDATA[
hls_label_0:800  store i16 %tmp_V_45, i16* %LSTM_o_V_addr_3, align 2

]]></Node>
<StgValue><ssdm name="store_ln104"/></StgValue>
</operation>

<operation id="1954" st_id="121" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1681" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_0:902  %icmp_ln935_6 = icmp eq i16 %tmp_V_45, 0

]]></Node>
<StgValue><ssdm name="icmp_ln935_6"/></StgValue>
</operation>

<operation id="1955" st_id="121" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="p_Result_254" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1683" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_0:904  %tmp_V_35 = sub i16 0, %tmp_V_45

]]></Node>
<StgValue><ssdm name="tmp_V_35"/></StgValue>
</operation>

<operation id="1956" st_id="121" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1684" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_0:905  %tmp_V_48 = select i1 %p_Result_254, i16 %tmp_V_35, i16 %tmp_V_45

]]></Node>
<StgValue><ssdm name="tmp_V_48"/></StgValue>
</operation>

<operation id="1957" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1685" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_0:906  %p_Result_6 = call i16 @llvm.part.select.i16(i16 %tmp_V_48, i32 15, i32 0) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_6"/></StgValue>
</operation>

<operation id="1958" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1686" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_0:907  %p_Result_255 = call i32 @_ssdm_op_BitConcatenate.i32.i16.i16(i16 -1, i16 %p_Result_6)

]]></Node>
<StgValue><ssdm name="p_Result_255"/></StgValue>
</operation>

<operation id="1959" st_id="121" stage="1" lat="1">
<core>CTTZ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1687" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
hls_label_0:908  %l_6 = call i32 @llvm.cttz.i32(i32 %p_Result_255, i1 true) nounwind

]]></Node>
<StgValue><ssdm name="l_6"/></StgValue>
</operation>

<operation id="1960" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1723" bw="8" op_0_bw="32">
<![CDATA[
hls_label_0:944  %trunc_ln943_6 = trunc i32 %l_6 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln943_6"/></StgValue>
</operation>

<operation id="1961" st_id="121" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1913" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_0:1134  %add_ln126 = add i12 1920, %zext_ln87

]]></Node>
<StgValue><ssdm name="add_ln126"/></StgValue>
</operation>

<operation id="1962" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1914" bw="19" op_0_bw="12">
<![CDATA[
hls_label_0:1135  %zext_ln203_267 = zext i12 %add_ln126 to i19

]]></Node>
<StgValue><ssdm name="zext_ln203_267"/></StgValue>
</operation>

<operation id="1963" st_id="121" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1915" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
hls_label_0:1136  %add_ln203_109 = add i19 %zext_ln203_267, %add_ln203

]]></Node>
<StgValue><ssdm name="add_ln203_109"/></StgValue>
</operation>

<operation id="1964" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1916" bw="64" op_0_bw="19">
<![CDATA[
hls_label_0:1137  %zext_ln203_268 = zext i19 %add_ln203_109 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_268"/></StgValue>
</operation>

<operation id="1965" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1917" bw="18" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:1138  %LSTM_cache_V_addr_6 = getelementptr [194560 x i16]* %LSTM_cache_V, i64 0, i64 %zext_ln203_268

]]></Node>
<StgValue><ssdm name="LSTM_cache_V_addr_6"/></StgValue>
</operation>

<operation id="1966" st_id="121" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1918" bw="0" op_0_bw="16" op_1_bw="18">
<![CDATA[
hls_label_0:1139  store i16 %tmp_V_45, i16* %LSTM_cache_V_addr_6, align 2

]]></Node>
<StgValue><ssdm name="store_ln126"/></StgValue>
</operation>
</state>

<state id="122" st_id="122">

<operation id="1967" st_id="122" stage="19" lat="97">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1053" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="58" op_3_bw="26" op_4_bw="42">
<![CDATA[
hls_label_0:274  %v_assign_2 = call fastcc double @"generic_tanh<double>"(double %select_ln98) nounwind

]]></Node>
<StgValue><ssdm name="v_assign_2"/></StgValue>
</operation>

<operation id="1968" st_id="122" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="icmp_ln935_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1688" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:909  %sub_ln944_6 = sub nsw i32 16, %l_6

]]></Node>
<StgValue><ssdm name="sub_ln944_6"/></StgValue>
</operation>

<operation id="1969" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="icmp_ln935_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1689" bw="16" op_0_bw="32">
<![CDATA[
hls_label_0:910  %trunc_ln944_6 = trunc i32 %sub_ln944_6 to i16

]]></Node>
<StgValue><ssdm name="trunc_ln944_6"/></StgValue>
</operation>

<operation id="1970" st_id="122" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="icmp_ln935_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1690" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:911  %lsb_index_6 = add nsw i32 -24, %sub_ln944_6

]]></Node>
<StgValue><ssdm name="lsb_index_6"/></StgValue>
</operation>

<operation id="1971" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="icmp_ln935_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1691" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_0:912  %tmp_363 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %lsb_index_6, i32 1, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_363"/></StgValue>
</operation>

<operation id="1972" st_id="122" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="icmp_ln935_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1692" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
hls_label_0:913  %icmp_ln947_15 = icmp sgt i31 %tmp_363, 0

]]></Node>
<StgValue><ssdm name="icmp_ln947_15"/></StgValue>
</operation>

<operation id="1973" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="icmp_ln935_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1693" bw="5" op_0_bw="32">
<![CDATA[
hls_label_0:914  %trunc_ln947_6 = trunc i32 %sub_ln944_6 to i5

]]></Node>
<StgValue><ssdm name="trunc_ln947_6"/></StgValue>
</operation>
</state>

<state id="123" st_id="123">

<operation id="1974" st_id="123" stage="18" lat="97">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1053" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="58" op_3_bw="26" op_4_bw="42">
<![CDATA[
hls_label_0:274  %v_assign_2 = call fastcc double @"generic_tanh<double>"(double %select_ln98) nounwind

]]></Node>
<StgValue><ssdm name="v_assign_2"/></StgValue>
</operation>

<operation id="1975" st_id="123" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="icmp_ln935_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1694" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_0:915  %sub_ln947_6 = sub i5 9, %trunc_ln947_6

]]></Node>
<StgValue><ssdm name="sub_ln947_6"/></StgValue>
</operation>

<operation id="1976" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="icmp_ln935_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1695" bw="16" op_0_bw="5">
<![CDATA[
hls_label_0:916  %zext_ln947_6 = zext i5 %sub_ln947_6 to i16

]]></Node>
<StgValue><ssdm name="zext_ln947_6"/></StgValue>
</operation>

<operation id="1977" st_id="123" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="icmp_ln935_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1696" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_0:917  %lshr_ln947_6 = lshr i16 -1, %zext_ln947_6

]]></Node>
<StgValue><ssdm name="lshr_ln947_6"/></StgValue>
</operation>

<operation id="1978" st_id="123" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="icmp_ln935_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1697" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_0:918  %p_Result_147 = and i16 %tmp_V_48, %lshr_ln947_6

]]></Node>
<StgValue><ssdm name="p_Result_147"/></StgValue>
</operation>

<operation id="1979" st_id="123" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="icmp_ln935_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1698" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_0:919  %icmp_ln947_16 = icmp ne i16 %p_Result_147, 0

]]></Node>
<StgValue><ssdm name="icmp_ln947_16"/></StgValue>
</operation>

<operation id="1980" st_id="123" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="icmp_ln935_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1699" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:920  %a_6 = and i1 %icmp_ln947_15, %icmp_ln947_16

]]></Node>
<StgValue><ssdm name="a_6"/></StgValue>
</operation>

<operation id="1981" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="icmp_ln935_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1700" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_0:921  %tmp_364 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %lsb_index_6, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_364"/></StgValue>
</operation>

<operation id="1982" st_id="123" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="icmp_ln935_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1701" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:922  %xor_ln949_6 = xor i1 %tmp_364, true

]]></Node>
<StgValue><ssdm name="xor_ln949_6"/></StgValue>
</operation>

<operation id="1983" st_id="123" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="icmp_ln935_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1702" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_0:923  %add_ln949_6 = add i16 -24, %trunc_ln944_6

]]></Node>
<StgValue><ssdm name="add_ln949_6"/></StgValue>
</operation>

<operation id="1984" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="icmp_ln935_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1703" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_0:924  %p_Result_8 = call i1 @_ssdm_op_BitSelect.i1.i16.i16(i16 %tmp_V_48, i16 %add_ln949_6)

]]></Node>
<StgValue><ssdm name="p_Result_8"/></StgValue>
</operation>

<operation id="1985" st_id="123" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="icmp_ln935_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1704" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:925  %and_ln949_6 = and i1 %p_Result_8, %xor_ln949_6

]]></Node>
<StgValue><ssdm name="and_ln949_6"/></StgValue>
</operation>

<operation id="1986" st_id="123" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="icmp_ln935_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1705" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:926  %or_ln949_11 = or i1 %and_ln949_6, %a_6

]]></Node>
<StgValue><ssdm name="or_ln949_11"/></StgValue>
</operation>

<operation id="1987" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="icmp_ln935_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1706" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
hls_label_0:927  %or_ln949_6 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 0, i1 %or_ln949_11)

]]></Node>
<StgValue><ssdm name="or_ln949_6"/></StgValue>
</operation>

<operation id="1988" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="icmp_ln935_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1707" bw="64" op_0_bw="16">
<![CDATA[
hls_label_0:928  %m_47 = zext i16 %tmp_V_48 to i64

]]></Node>
<StgValue><ssdm name="m_47"/></StgValue>
</operation>

<operation id="1989" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="icmp_ln935_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1708" bw="32" op_0_bw="16">
<![CDATA[
hls_label_0:929  %zext_ln957_10 = zext i16 %tmp_V_48 to i32

]]></Node>
<StgValue><ssdm name="zext_ln957_10"/></StgValue>
</operation>

<operation id="1990" st_id="123" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="icmp_ln935_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1709" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:930  %icmp_ln958_6 = icmp sgt i32 %lsb_index_6, 0

]]></Node>
<StgValue><ssdm name="icmp_ln958_6"/></StgValue>
</operation>

<operation id="1991" st_id="123" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="icmp_ln935_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1710" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:931  %add_ln958_6 = add nsw i32 -25, %sub_ln944_6

]]></Node>
<StgValue><ssdm name="add_ln958_6"/></StgValue>
</operation>

<operation id="1992" st_id="123" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="icmp_ln935_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1711" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:932  %lshr_ln958_6 = lshr i32 %zext_ln957_10, %add_ln958_6

]]></Node>
<StgValue><ssdm name="lshr_ln958_6"/></StgValue>
</operation>

<operation id="1993" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="icmp_ln935_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1712" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:933  %zext_ln958_15 = zext i32 %lshr_ln958_6 to i64

]]></Node>
<StgValue><ssdm name="zext_ln958_15"/></StgValue>
</operation>

<operation id="1994" st_id="123" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="icmp_ln935_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1713" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:934  %sub_ln958_6 = sub i32 25, %sub_ln944_6

]]></Node>
<StgValue><ssdm name="sub_ln958_6"/></StgValue>
</operation>

<operation id="1995" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="icmp_ln935_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1714" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:935  %zext_ln958_16 = zext i32 %sub_ln958_6 to i64

]]></Node>
<StgValue><ssdm name="zext_ln958_16"/></StgValue>
</operation>

<operation id="1996" st_id="123" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="icmp_ln935_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1715" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_0:936  %shl_ln958_6 = shl i64 %m_47, %zext_ln958_16

]]></Node>
<StgValue><ssdm name="shl_ln958_6"/></StgValue>
</operation>

<operation id="1997" st_id="123" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="icmp_ln935_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1716" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:937  %m_48 = select i1 %icmp_ln958_6, i64 %zext_ln958_15, i64 %shl_ln958_6

]]></Node>
<StgValue><ssdm name="m_48"/></StgValue>
</operation>

<operation id="1998" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="icmp_ln935_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1717" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:938  %zext_ln961_6 = zext i32 %or_ln949_6 to i64

]]></Node>
<StgValue><ssdm name="zext_ln961_6"/></StgValue>
</operation>

<operation id="1999" st_id="123" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="icmp_ln935_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1718" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_0:939  %m_49 = add i64 %zext_ln961_6, %m_48

]]></Node>
<StgValue><ssdm name="m_49"/></StgValue>
</operation>

<operation id="2000" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="icmp_ln935_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1719" bw="63" op_0_bw="63" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_0:940  %m_6 = call i63 @_ssdm_op_PartSelect.i63.i64.i32.i32(i64 %m_49, i32 1, i32 63)

]]></Node>
<StgValue><ssdm name="m_6"/></StgValue>
</operation>

<operation id="2001" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="icmp_ln935_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1721" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
hls_label_0:942  %tmp_365 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %m_49, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_365"/></StgValue>
</operation>
</state>

<state id="124" st_id="124">

<operation id="2002" st_id="124" stage="17" lat="97">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1053" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="58" op_3_bw="26" op_4_bw="42">
<![CDATA[
hls_label_0:274  %v_assign_2 = call fastcc double @"generic_tanh<double>"(double %select_ln98) nounwind

]]></Node>
<StgValue><ssdm name="v_assign_2"/></StgValue>
</operation>

<operation id="2003" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="icmp_ln935_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1720" bw="64" op_0_bw="63">
<![CDATA[
hls_label_0:941  %m_57 = zext i63 %m_6 to i64

]]></Node>
<StgValue><ssdm name="m_57"/></StgValue>
</operation>

<operation id="2004" st_id="124" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="icmp_ln935_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1722" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
hls_label_0:943  %select_ln964_6 = select i1 %tmp_365, i8 127, i8 126

]]></Node>
<StgValue><ssdm name="select_ln964_6"/></StgValue>
</operation>

<operation id="2005" st_id="124" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="icmp_ln935_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1724" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_0:945  %sub_ln964_6 = sub i8 4, %trunc_ln943_6

]]></Node>
<StgValue><ssdm name="sub_ln964_6"/></StgValue>
</operation>

<operation id="2006" st_id="124" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="icmp_ln935_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1725" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_0:946  %add_ln964_6 = add i8 %sub_ln964_6, %select_ln964_6

]]></Node>
<StgValue><ssdm name="add_ln964_6"/></StgValue>
</operation>

<operation id="2007" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="icmp_ln935_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1726" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
hls_label_0:947  %tmp_64 = call i9 @_ssdm_op_BitConcatenate.i9.i1.i8(i1 %p_Result_254, i8 %add_ln964_6)

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="2008" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="icmp_ln935_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1727" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="9" op_3_bw="32" op_4_bw="32">
<![CDATA[
hls_label_0:948  %p_Result_256 = call i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32(i64 %m_57, i9 %tmp_64, i32 23, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_256"/></StgValue>
</operation>

<operation id="2009" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="icmp_ln935_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1728" bw="32" op_0_bw="64">
<![CDATA[
hls_label_0:949  %trunc_ln738_6 = trunc i64 %p_Result_256 to i32

]]></Node>
<StgValue><ssdm name="trunc_ln738_6"/></StgValue>
</operation>

<operation id="2010" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="icmp_ln935_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1729" bw="32" op_0_bw="32">
<![CDATA[
hls_label_0:950  %bitcast_ln739_2 = bitcast i32 %trunc_ln738_6 to float

]]></Node>
<StgValue><ssdm name="bitcast_ln739_2"/></StgValue>
</operation>

<operation id="2011" st_id="124" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1730" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_0:951  %temp_1 = select i1 %icmp_ln935_6, float 0.000000e+00, float %bitcast_ln739_2

]]></Node>
<StgValue><ssdm name="temp_1"/></StgValue>
</operation>
</state>

<state id="125" st_id="125">

<operation id="2012" st_id="125" stage="16" lat="97">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1053" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="58" op_3_bw="26" op_4_bw="42">
<![CDATA[
hls_label_0:274  %v_assign_2 = call fastcc double @"generic_tanh<double>"(double %select_ln98) nounwind

]]></Node>
<StgValue><ssdm name="v_assign_2"/></StgValue>
</operation>
</state>

<state id="126" st_id="126">

<operation id="2013" st_id="126" stage="15" lat="97">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1053" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="58" op_3_bw="26" op_4_bw="42">
<![CDATA[
hls_label_0:274  %v_assign_2 = call fastcc double @"generic_tanh<double>"(double %select_ln98) nounwind

]]></Node>
<StgValue><ssdm name="v_assign_2"/></StgValue>
</operation>
</state>

<state id="127" st_id="127">

<operation id="2014" st_id="127" stage="14" lat="97">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1053" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="58" op_3_bw="26" op_4_bw="42">
<![CDATA[
hls_label_0:274  %v_assign_2 = call fastcc double @"generic_tanh<double>"(double %select_ln98) nounwind

]]></Node>
<StgValue><ssdm name="v_assign_2"/></StgValue>
</operation>
</state>

<state id="128" st_id="128">

<operation id="2015" st_id="128" stage="13" lat="97">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1053" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="58" op_3_bw="26" op_4_bw="42">
<![CDATA[
hls_label_0:274  %v_assign_2 = call fastcc double @"generic_tanh<double>"(double %select_ln98) nounwind

]]></Node>
<StgValue><ssdm name="v_assign_2"/></StgValue>
</operation>
</state>

<state id="129" st_id="129">

<operation id="2016" st_id="129" stage="12" lat="97">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1053" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="58" op_3_bw="26" op_4_bw="42">
<![CDATA[
hls_label_0:274  %v_assign_2 = call fastcc double @"generic_tanh<double>"(double %select_ln98) nounwind

]]></Node>
<StgValue><ssdm name="v_assign_2"/></StgValue>
</operation>
</state>

<state id="130" st_id="130">

<operation id="2017" st_id="130" stage="11" lat="97">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1053" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="58" op_3_bw="26" op_4_bw="42">
<![CDATA[
hls_label_0:274  %v_assign_2 = call fastcc double @"generic_tanh<double>"(double %select_ln98) nounwind

]]></Node>
<StgValue><ssdm name="v_assign_2"/></StgValue>
</operation>
</state>

<state id="131" st_id="131">

<operation id="2018" st_id="131" stage="10" lat="97">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1053" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="58" op_3_bw="26" op_4_bw="42">
<![CDATA[
hls_label_0:274  %v_assign_2 = call fastcc double @"generic_tanh<double>"(double %select_ln98) nounwind

]]></Node>
<StgValue><ssdm name="v_assign_2"/></StgValue>
</operation>
</state>

<state id="132" st_id="132">

<operation id="2019" st_id="132" stage="9" lat="97">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1053" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="58" op_3_bw="26" op_4_bw="42">
<![CDATA[
hls_label_0:274  %v_assign_2 = call fastcc double @"generic_tanh<double>"(double %select_ln98) nounwind

]]></Node>
<StgValue><ssdm name="v_assign_2"/></StgValue>
</operation>
</state>

<state id="133" st_id="133">

<operation id="2020" st_id="133" stage="8" lat="97">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1053" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="58" op_3_bw="26" op_4_bw="42">
<![CDATA[
hls_label_0:274  %v_assign_2 = call fastcc double @"generic_tanh<double>"(double %select_ln98) nounwind

]]></Node>
<StgValue><ssdm name="v_assign_2"/></StgValue>
</operation>
</state>

<state id="134" st_id="134">

<operation id="2021" st_id="134" stage="7" lat="97">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1053" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="58" op_3_bw="26" op_4_bw="42">
<![CDATA[
hls_label_0:274  %v_assign_2 = call fastcc double @"generic_tanh<double>"(double %select_ln98) nounwind

]]></Node>
<StgValue><ssdm name="v_assign_2"/></StgValue>
</operation>
</state>

<state id="135" st_id="135">

<operation id="2022" st_id="135" stage="6" lat="97">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1053" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="58" op_3_bw="26" op_4_bw="42">
<![CDATA[
hls_label_0:274  %v_assign_2 = call fastcc double @"generic_tanh<double>"(double %select_ln98) nounwind

]]></Node>
<StgValue><ssdm name="v_assign_2"/></StgValue>
</operation>
</state>

<state id="136" st_id="136">

<operation id="2023" st_id="136" stage="5" lat="97">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1053" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="58" op_3_bw="26" op_4_bw="42">
<![CDATA[
hls_label_0:274  %v_assign_2 = call fastcc double @"generic_tanh<double>"(double %select_ln98) nounwind

]]></Node>
<StgValue><ssdm name="v_assign_2"/></StgValue>
</operation>
</state>

<state id="137" st_id="137">

<operation id="2024" st_id="137" stage="4" lat="97">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1053" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="58" op_3_bw="26" op_4_bw="42">
<![CDATA[
hls_label_0:274  %v_assign_2 = call fastcc double @"generic_tanh<double>"(double %select_ln98) nounwind

]]></Node>
<StgValue><ssdm name="v_assign_2"/></StgValue>
</operation>
</state>

<state id="138" st_id="138">

<operation id="2025" st_id="138" stage="3" lat="97">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1053" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="58" op_3_bw="26" op_4_bw="42">
<![CDATA[
hls_label_0:274  %v_assign_2 = call fastcc double @"generic_tanh<double>"(double %select_ln98) nounwind

]]></Node>
<StgValue><ssdm name="v_assign_2"/></StgValue>
</operation>
</state>

<state id="139" st_id="139">

<operation id="2026" st_id="139" stage="2" lat="97">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1053" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="58" op_3_bw="26" op_4_bw="42">
<![CDATA[
hls_label_0:274  %v_assign_2 = call fastcc double @"generic_tanh<double>"(double %select_ln98) nounwind

]]></Node>
<StgValue><ssdm name="v_assign_2"/></StgValue>
</operation>
</state>

<state id="140" st_id="140">

<operation id="2027" st_id="140" stage="1" lat="97">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1053" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="58" op_3_bw="26" op_4_bw="42">
<![CDATA[
hls_label_0:274  %v_assign_2 = call fastcc double @"generic_tanh<double>"(double %select_ln98) nounwind

]]></Node>
<StgValue><ssdm name="v_assign_2"/></StgValue>
</operation>

<operation id="2028" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1054" bw="64" op_0_bw="64">
<![CDATA[
hls_label_0:275  %ireg_V_2 = bitcast double %v_assign_2 to i64

]]></Node>
<StgValue><ssdm name="ireg_V_2"/></StgValue>
</operation>

<operation id="2029" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1055" bw="63" op_0_bw="64">
<![CDATA[
hls_label_0:276  %trunc_ln556_2 = trunc i64 %ireg_V_2 to i63

]]></Node>
<StgValue><ssdm name="trunc_ln556_2"/></StgValue>
</operation>

<operation id="2030" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1056" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
hls_label_0:277  %p_Result_230 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_2, i32 63)

]]></Node>
<StgValue><ssdm name="p_Result_230"/></StgValue>
</operation>

<operation id="2031" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1057" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_0:278  %exp_tmp_V_2 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_2, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="exp_tmp_V_2"/></StgValue>
</operation>

<operation id="2032" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1058" bw="12" op_0_bw="11">
<![CDATA[
hls_label_0:279  %zext_ln461_2 = zext i11 %exp_tmp_V_2 to i12

]]></Node>
<StgValue><ssdm name="zext_ln461_2"/></StgValue>
</operation>

<operation id="2033" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1060" bw="52" op_0_bw="64">
<![CDATA[
hls_label_0:281  %trunc_ln565_2 = trunc i64 %ireg_V_2 to i52

]]></Node>
<StgValue><ssdm name="trunc_ln565_2"/></StgValue>
</operation>

<operation id="2034" st_id="140" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1065" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
hls_label_0:286  %icmp_ln571_2 = icmp eq i63 %trunc_ln556_2, 0

]]></Node>
<StgValue><ssdm name="icmp_ln571_2"/></StgValue>
</operation>

<operation id="2035" st_id="140" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1066" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_0:287  %F2_2 = sub i12 1075, %zext_ln461_2

]]></Node>
<StgValue><ssdm name="F2_2"/></StgValue>
</operation>

<operation id="2036" st_id="140" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1067" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_0:288  %QUAN_INC_2 = icmp sgt i12 %F2_2, 12

]]></Node>
<StgValue><ssdm name="QUAN_INC_2"/></StgValue>
</operation>

<operation id="2037" st_id="140" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1068" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_0:289  %add_ln581_2 = add i12 -12, %F2_2

]]></Node>
<StgValue><ssdm name="add_ln581_2"/></StgValue>
</operation>

<operation id="2038" st_id="140" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1069" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_0:290  %sub_ln581_2 = sub i12 12, %F2_2

]]></Node>
<StgValue><ssdm name="sub_ln581_2"/></StgValue>
</operation>
</state>

<state id="141" st_id="141">

<operation id="2039" st_id="141" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1059" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_0:280  %exp_V_2 = add i12 -1023, %zext_ln461_2

]]></Node>
<StgValue><ssdm name="exp_V_2"/></StgValue>
</operation>

<operation id="2040" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1061" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
hls_label_0:282  %tmp_58 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565_2)

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="2041" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1062" bw="54" op_0_bw="53">
<![CDATA[
hls_label_0:283  %p_Result_231 = zext i53 %tmp_58 to i54

]]></Node>
<StgValue><ssdm name="p_Result_231"/></StgValue>
</operation>

<operation id="2042" st_id="141" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="p_Result_230" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1063" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
hls_label_0:284  %man_V_13 = sub i54 0, %p_Result_231

]]></Node>
<StgValue><ssdm name="man_V_13"/></StgValue>
</operation>

<operation id="2043" st_id="141" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1064" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
hls_label_0:285  %p_Val2_232 = select i1 %p_Result_230, i54 %man_V_13, i54 %p_Result_231

]]></Node>
<StgValue><ssdm name="p_Val2_232"/></StgValue>
</operation>

<operation id="2044" st_id="141" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1070" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_0:291  %sh_amt_2 = select i1 %QUAN_INC_2, i12 %add_ln581_2, i12 %sub_ln581_2

]]></Node>
<StgValue><ssdm name="sh_amt_2"/></StgValue>
</operation>

<operation id="2045" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1071" bw="32" op_0_bw="12">
<![CDATA[
hls_label_0:292  %sext_ln581_2 = sext i12 %sh_amt_2 to i32

]]></Node>
<StgValue><ssdm name="sext_ln581_2"/></StgValue>
</operation>

<operation id="2046" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1073" bw="16" op_0_bw="54">
<![CDATA[
hls_label_0:294  %trunc_ln583_2 = trunc i54 %p_Val2_232 to i16

]]></Node>
<StgValue><ssdm name="trunc_ln583_2"/></StgValue>
</operation>

<operation id="2047" st_id="141" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1074" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_0:295  %icmp_ln585_2 = icmp ult i12 %sh_amt_2, 54

]]></Node>
<StgValue><ssdm name="icmp_ln585_2"/></StgValue>
</operation>

<operation id="2048" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1075" bw="8" op_0_bw="8" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_0:296  %tmp_315 = call i8 @_ssdm_op_PartSelect.i8.i12.i32.i32(i12 %sh_amt_2, i32 4, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_315"/></StgValue>
</operation>

<operation id="2049" st_id="141" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1076" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_0:297  %icmp_ln603_2 = icmp eq i8 %tmp_315, 0

]]></Node>
<StgValue><ssdm name="icmp_ln603_2"/></StgValue>
</operation>

<operation id="2050" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1077" bw="54" op_0_bw="32">
<![CDATA[
hls_label_0:298  %zext_ln586_2 = zext i32 %sext_ln581_2 to i54

]]></Node>
<StgValue><ssdm name="zext_ln586_2"/></StgValue>
</operation>

<operation id="2051" st_id="141" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1078" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
hls_label_0:299  %ashr_ln586_2 = ashr i54 %p_Val2_232, %zext_ln586_2

]]></Node>
<StgValue><ssdm name="ashr_ln586_2"/></StgValue>
</operation>

<operation id="2052" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1079" bw="16" op_0_bw="54">
<![CDATA[
hls_label_0:300  %trunc_ln586_2 = trunc i54 %ashr_ln586_2 to i16

]]></Node>
<StgValue><ssdm name="trunc_ln586_2"/></StgValue>
</operation>

<operation id="2053" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1080" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
hls_label_0:301  %tmp_316 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_2, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_316"/></StgValue>
</operation>

<operation id="2054" st_id="141" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1081" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_0:302  %select_ln588_2 = select i1 %tmp_316, i16 -1, i16 0

]]></Node>
<StgValue><ssdm name="select_ln588_2"/></StgValue>
</operation>

<operation id="2055" st_id="141" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1084" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_0:305  %p_Val2_95 = select i1 %icmp_ln585_2, i16 %trunc_ln586_2, i16 %select_ln588_2

]]></Node>
<StgValue><ssdm name="p_Val2_95"/></StgValue>
</operation>

<operation id="2056" st_id="141" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1085" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_0:306  %icmp_ln591_2 = icmp sgt i12 %add_ln581_2, 54

]]></Node>
<StgValue><ssdm name="icmp_ln591_2"/></StgValue>
</operation>

<operation id="2057" st_id="141" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1086" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_0:307  %add_ln591_2 = add i12 -13, %F2_2

]]></Node>
<StgValue><ssdm name="add_ln591_2"/></StgValue>
</operation>

<operation id="2058" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1090" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_0:311  %p_Result_232 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_95, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_232"/></StgValue>
</operation>

<operation id="2059" st_id="141" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1110" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_0:331  %tmp362_cast_cast = select i1 %QUAN_INC_2, i12 2, i12 1

]]></Node>
<StgValue><ssdm name="tmp362_cast_cast"/></StgValue>
</operation>

<operation id="2060" st_id="141" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1111" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_0:332  %empty_293 = add i12 %exp_V_2, %tmp362_cast_cast

]]></Node>
<StgValue><ssdm name="empty_293"/></StgValue>
</operation>

<operation id="2061" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1112" bw="10" op_0_bw="10" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_0:333  %tmp_319 = call i10 @_ssdm_op_PartSelect.i10.i12.i32.i32(i12 %empty_293, i32 2, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_319"/></StgValue>
</operation>

<operation id="2062" st_id="141" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1113" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
hls_label_0:334  %icmp193 = icmp sgt i10 %tmp_319, 0

]]></Node>
<StgValue><ssdm name="icmp193"/></StgValue>
</operation>

<operation id="2063" st_id="141" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1116" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_0:337  %pos2_2 = add i12 5, %F2_2

]]></Node>
<StgValue><ssdm name="pos2_2"/></StgValue>
</operation>

<operation id="2064" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1127" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
hls_label_0:348  %tmp_322 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %pos2_2, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_322"/></StgValue>
</operation>
</state>

<state id="142" st_id="142">

<operation id="2065" st_id="142" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1072" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_0:293  %icmp_ln582_3 = icmp eq i12 %F2_2, 12

]]></Node>
<StgValue><ssdm name="icmp_ln582_3"/></StgValue>
</operation>

<operation id="2066" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1082" bw="16" op_0_bw="32">
<![CDATA[
hls_label_0:303  %sext_ln581_2cast = trunc i32 %sext_ln581_2 to i16

]]></Node>
<StgValue><ssdm name="sext_ln581_2cast"/></StgValue>
</operation>

<operation id="2067" st_id="142" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1083" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_0:304  %shl_ln604_2 = shl i16 %trunc_ln583_2, %sext_ln581_2cast

]]></Node>
<StgValue><ssdm name="shl_ln604_2"/></StgValue>
</operation>

<operation id="2068" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="icmp_ln591_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1087" bw="32" op_0_bw="12">
<![CDATA[
hls_label_0:308  %sext_ln591_2 = sext i12 %add_ln591_2 to i32

]]></Node>
<StgValue><ssdm name="sext_ln591_2"/></StgValue>
</operation>

<operation id="2069" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="icmp_ln591_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1088" bw="1" op_0_bw="1" op_1_bw="54" op_2_bw="32">
<![CDATA[
hls_label_0:309  %p_Result_116 = call i1 @_ssdm_op_BitSelect.i1.i54.i32(i54 %p_Val2_232, i32 %sext_ln591_2) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_116"/></StgValue>
</operation>

<operation id="2070" st_id="142" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1089" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_0:310  %qb_2 = select i1 %icmp_ln591_2, i1 %p_Result_230, i1 %p_Result_116

]]></Node>
<StgValue><ssdm name="qb_2"/></StgValue>
</operation>

<operation id="2071" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1091" bw="16" op_0_bw="1">
<![CDATA[
hls_label_0:312  %zext_ln415_2 = zext i1 %qb_2 to i16

]]></Node>
<StgValue><ssdm name="zext_ln415_2"/></StgValue>
</operation>

<operation id="2072" st_id="142" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1092" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_0:313  %p_Val2_99 = add i16 %zext_ln415_2, %p_Val2_95

]]></Node>
<StgValue><ssdm name="p_Val2_99"/></StgValue>
</operation>

<operation id="2073" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1093" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_0:314  %tmp_318 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_99, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_318"/></StgValue>
</operation>

<operation id="2074" st_id="142" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1094" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:315  %xor_ln416_13 = xor i1 %tmp_318, true

]]></Node>
<StgValue><ssdm name="xor_ln416_13"/></StgValue>
</operation>

<operation id="2075" st_id="142" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1095" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_0:316  %select_ln582_2 = select i1 %icmp_ln582_3, i16 %trunc_ln583_2, i16 0

]]></Node>
<StgValue><ssdm name="select_ln582_2"/></StgValue>
</operation>

<operation id="2076" st_id="142" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1096" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:317  %xor_ln582_2 = xor i1 %icmp_ln582_3, true

]]></Node>
<StgValue><ssdm name="xor_ln582_2"/></StgValue>
</operation>

<operation id="2077" st_id="142" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1097" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:318  %and_ln578_2 = and i1 %QUAN_INC_2, %xor_ln582_2

]]></Node>
<StgValue><ssdm name="and_ln578_2"/></StgValue>
</operation>

<operation id="2078" st_id="142" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1098" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:319  %and_ln403_12 = and i1 %and_ln578_2, %p_Result_232

]]></Node>
<StgValue><ssdm name="and_ln403_12"/></StgValue>
</operation>

<operation id="2079" st_id="142" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1099" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_0:320  %select_ln403_7 = select i1 %and_ln403_12, i16 %p_Val2_99, i16 %select_ln582_2

]]></Node>
<StgValue><ssdm name="select_ln403_7"/></StgValue>
</operation>

<operation id="2080" st_id="142" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1100" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:321  %xor_ln403_2 = xor i1 %p_Result_232, true

]]></Node>
<StgValue><ssdm name="xor_ln403_2"/></StgValue>
</operation>

<operation id="2081" st_id="142" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1101" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:322  %and_ln403_13 = and i1 %and_ln578_2, %xor_ln403_2

]]></Node>
<StgValue><ssdm name="and_ln403_13"/></StgValue>
</operation>

<operation id="2082" st_id="142" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1102" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_0:323  %select_ln403_8 = select i1 %and_ln403_13, i16 %p_Val2_99, i16 %select_ln403_7

]]></Node>
<StgValue><ssdm name="select_ln403_8"/></StgValue>
</operation>

<operation id="2083" st_id="142" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1103" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_0:324  %icmp_ln578_4 = icmp slt i12 %F2_2, 12

]]></Node>
<StgValue><ssdm name="icmp_ln578_4"/></StgValue>
</operation>

<operation id="2084" st_id="142" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1104" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:325  %and_ln603_12 = and i1 %icmp_ln578_4, %icmp_ln603_2

]]></Node>
<StgValue><ssdm name="and_ln603_12"/></StgValue>
</operation>

<operation id="2085" st_id="142" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1105" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_0:326  %p_Val2_100 = select i1 %and_ln603_12, i16 %shl_ln604_2, i16 %select_ln403_8

]]></Node>
<StgValue><ssdm name="p_Val2_100"/></StgValue>
</operation>

<operation id="2086" st_id="142" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1106" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:327  %and_ln403_14 = and i1 %and_ln403_12, %xor_ln416_13

]]></Node>
<StgValue><ssdm name="and_ln403_14"/></StgValue>
</operation>

<operation id="2087" st_id="142" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1107" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:328  %and_ln603_13 = and i1 %icmp_ln578_4, %icmp_ln603_2

]]></Node>
<StgValue><ssdm name="and_ln603_13"/></StgValue>
</operation>

<operation id="2088" st_id="142" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1108" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:329  %xor_ln603_2 = xor i1 %and_ln603_13, true

]]></Node>
<StgValue><ssdm name="xor_ln603_2"/></StgValue>
</operation>

<operation id="2089" st_id="142" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1109" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:330  %and_ln603_14 = and i1 %and_ln403_14, %xor_ln603_2

]]></Node>
<StgValue><ssdm name="and_ln603_14"/></StgValue>
</operation>

<operation id="2090" st_id="142" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1114" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_0:335  %pos1_2 = add i12 4, %F2_2

]]></Node>
<StgValue><ssdm name="pos1_2"/></StgValue>
</operation>

<operation id="2091" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1115" bw="32" op_0_bw="12">
<![CDATA[
hls_label_0:336  %sext_ln618_2 = sext i12 %pos1_2 to i32

]]></Node>
<StgValue><ssdm name="sext_ln618_2"/></StgValue>
</operation>

<operation id="2092" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1117" bw="32" op_0_bw="12">
<![CDATA[
hls_label_0:338  %sext_ln619_2 = sext i12 %pos2_2 to i32

]]></Node>
<StgValue><ssdm name="sext_ln619_2"/></StgValue>
</operation>

<operation id="2093" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1118" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_0:339  %p_Result_233 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_100, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_233"/></StgValue>
</operation>

<operation id="2094" st_id="142" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1119" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_0:340  %icmp_ln621_2 = icmp slt i12 %pos1_2, 54

]]></Node>
<StgValue><ssdm name="icmp_ln621_2"/></StgValue>
</operation>

<operation id="2095" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1120" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
hls_label_0:341  %tmp_321 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %pos1_2, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_321"/></StgValue>
</operation>

<operation id="2096" st_id="142" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1121" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:342  %xor_ln621_7 = xor i1 %tmp_321, true

]]></Node>
<StgValue><ssdm name="xor_ln621_7"/></StgValue>
</operation>

<operation id="2097" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1122" bw="54" op_0_bw="32">
<![CDATA[
hls_label_0:343  %zext_ln623_2 = zext i32 %sext_ln618_2 to i54

]]></Node>
<StgValue><ssdm name="zext_ln623_2"/></StgValue>
</operation>

<operation id="2098" st_id="142" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1123" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
hls_label_0:344  %ashr_ln623_2 = ashr i54 %p_Val2_232, %zext_ln623_2

]]></Node>
<StgValue><ssdm name="ashr_ln623_2"/></StgValue>
</operation>

<operation id="2099" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1124" bw="1" op_0_bw="54">
<![CDATA[
hls_label_0:345  %lD_2 = trunc i54 %ashr_ln623_2 to i1

]]></Node>
<StgValue><ssdm name="lD_2"/></StgValue>
</operation>

<operation id="2100" st_id="142" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1125" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:346  %and_ln621_17 = and i1 %lD_2, %xor_ln621_7

]]></Node>
<StgValue><ssdm name="and_ln621_17"/></StgValue>
</operation>

<operation id="2101" st_id="142" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1126" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:347  %Range1_all_ones_15 = and i1 %and_ln621_17, %icmp_ln621_2

]]></Node>
<StgValue><ssdm name="Range1_all_ones_15"/></StgValue>
</operation>

<operation id="2102" st_id="142" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1128" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:349  %xor_ln631_2 = xor i1 %tmp_322, true

]]></Node>
<StgValue><ssdm name="xor_ln631_2"/></StgValue>
</operation>

<operation id="2103" st_id="142" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1129" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_0:350  %icmp_ln631_2 = icmp slt i12 %pos2_2, 54

]]></Node>
<StgValue><ssdm name="icmp_ln631_2"/></StgValue>
</operation>

<operation id="2104" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1131" bw="54" op_0_bw="32">
<![CDATA[
hls_label_0:352  %zext_ln635_2 = zext i32 %sext_ln619_2 to i54

]]></Node>
<StgValue><ssdm name="zext_ln635_2"/></StgValue>
</operation>

<operation id="2105" st_id="142" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1132" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
hls_label_0:353  %Range2_V_8 = lshr i54 %p_Val2_232, %zext_ln635_2

]]></Node>
<StgValue><ssdm name="Range2_V_8"/></StgValue>
</operation>

<operation id="2106" st_id="142" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1133" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
hls_label_0:354  %r_V_10 = lshr i54 -1, %zext_ln635_2

]]></Node>
<StgValue><ssdm name="r_V_10"/></StgValue>
</operation>

<operation id="2107" st_id="142" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1134" bw="1" op_0_bw="54" op_1_bw="54">
<![CDATA[
hls_label_0:355  %Range2_all_ones_22 = icmp eq i54 %Range2_V_8, %r_V_10

]]></Node>
<StgValue><ssdm name="Range2_all_ones_22"/></StgValue>
</operation>

<operation id="2108" st_id="142" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1138" bw="1" op_0_bw="54" op_1_bw="54">
<![CDATA[
hls_label_0:359  %icmp_ln641_2 = icmp eq i54 %Range2_V_8, 0

]]></Node>
<StgValue><ssdm name="icmp_ln641_2"/></StgValue>
</operation>

<operation id="2109" st_id="142" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1141" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_0:362  %icmp_ln642_2 = icmp eq i12 %pos2_2, 54

]]></Node>
<StgValue><ssdm name="icmp_ln642_2"/></StgValue>
</operation>

<operation id="2110" st_id="142" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1142" bw="1" op_0_bw="54" op_1_bw="54">
<![CDATA[
hls_label_0:363  %Range1_all_zeros_11 = icmp eq i54 %p_Val2_232, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_11"/></StgValue>
</operation>

<operation id="2111" st_id="142" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1144" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:365  %xor_ln639 = xor i1 %icmp_ln631_2, true

]]></Node>
<StgValue><ssdm name="xor_ln639"/></StgValue>
</operation>

<operation id="2112" st_id="142" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1145" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:366  %or_ln639_2 = or i1 %tmp_321, %xor_ln639

]]></Node>
<StgValue><ssdm name="or_ln639_2"/></StgValue>
</operation>

<operation id="2113" st_id="142" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1146" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:367  %and_ln642_2 = and i1 %icmp_ln642_2, %or_ln639_2

]]></Node>
<StgValue><ssdm name="and_ln642_2"/></StgValue>
</operation>

<operation id="2114" st_id="142" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1152" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:373  %xor_ln652_16 = xor i1 %and_ln403_12, true

]]></Node>
<StgValue><ssdm name="xor_ln652_16"/></StgValue>
</operation>

<operation id="2115" st_id="142" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1153" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:374  %or_ln652_21 = or i1 %tmp_318, %xor_ln652_16

]]></Node>
<StgValue><ssdm name="or_ln652_21"/></StgValue>
</operation>

<operation id="2116" st_id="142" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1154" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:375  %or_ln652_16 = or i1 %and_ln603_12, %or_ln652_21

]]></Node>
<StgValue><ssdm name="or_ln652_16"/></StgValue>
</operation>
</state>

<state id="143" st_id="143">

<operation id="2117" st_id="143" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1130" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:351  %and_ln631_2 = and i1 %icmp_ln631_2, %xor_ln631_2

]]></Node>
<StgValue><ssdm name="and_ln631_2"/></StgValue>
</operation>

<operation id="2118" st_id="143" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1135" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_0:356  %select_ln631_2 = select i1 %and_ln631_2, i1 %Range2_all_ones_22, i1 %xor_ln631_2

]]></Node>
<StgValue><ssdm name="select_ln631_2"/></StgValue>
</operation>

<operation id="2119" st_id="143" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1136" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:357  %and_ln639_2 = and i1 %icmp_ln631_2, %xor_ln621_7

]]></Node>
<StgValue><ssdm name="and_ln639_2"/></StgValue>
</operation>

<operation id="2120" st_id="143" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1137" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:358  %Range1_all_ones_14 = and i1 %select_ln631_2, %Range1_all_ones_15

]]></Node>
<StgValue><ssdm name="Range1_all_ones_14"/></StgValue>
</operation>

<operation id="2121" st_id="143" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1139" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:360  %Range1_all_zeros_10 = xor i1 %Range1_all_ones_15, true

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_10"/></StgValue>
</operation>

<operation id="2122" st_id="143" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="and_ln603_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1140" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:361  %and_ln641_2 = and i1 %icmp_ln641_2, %Range1_all_zeros_10

]]></Node>
<StgValue><ssdm name="and_ln641_2"/></StgValue>
</operation>

<operation id="2123" st_id="143" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="and_ln642_2" val="0"/>
<literal name="and_ln603_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1143" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:364  %or_ln645_2 = or i1 %Range1_all_zeros_11, %xor_ln621_7

]]></Node>
<StgValue><ssdm name="or_ln645_2"/></StgValue>
</operation>

<operation id="2124" st_id="143" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1147" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_0:368  %select_ln642_7 = select i1 %and_ln642_2, i1 %Range1_all_ones_15, i1 %xor_ln621_7

]]></Node>
<StgValue><ssdm name="select_ln642_7"/></StgValue>
</operation>

<operation id="2125" st_id="143" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1148" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_0:369  %select_ln639_7 = select i1 %and_ln639_2, i1 %Range1_all_ones_14, i1 %select_ln642_7

]]></Node>
<StgValue><ssdm name="select_ln639_7"/></StgValue>
</operation>

<operation id="2126" st_id="143" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="and_ln603_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1149" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_0:370  %select_ln642_8 = select i1 %and_ln642_2, i1 %Range1_all_zeros_10, i1 %or_ln645_2

]]></Node>
<StgValue><ssdm name="select_ln642_8"/></StgValue>
</operation>

<operation id="2127" st_id="143" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="and_ln603_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1150" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_0:371  %select_ln639_8 = select i1 %and_ln639_2, i1 %and_ln641_2, i1 %select_ln642_8

]]></Node>
<StgValue><ssdm name="select_ln639_8"/></StgValue>
</operation>

<operation id="2128" st_id="143" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1151" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_0:372  %deleted_zeros_5 = select i1 %and_ln603_14, i1 %select_ln639_7, i1 %select_ln639_8

]]></Node>
<StgValue><ssdm name="deleted_zeros_5"/></StgValue>
</operation>

<operation id="2129" st_id="143" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1155" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:376  %xor_ln652_8 = xor i1 %select_ln631_2, true

]]></Node>
<StgValue><ssdm name="xor_ln652_8"/></StgValue>
</operation>

<operation id="2130" st_id="143" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1156" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:377  %or_ln652_7 = or i1 %or_ln652_16, %xor_ln652_8

]]></Node>
<StgValue><ssdm name="or_ln652_7"/></StgValue>
</operation>

<operation id="2131" st_id="143" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1157" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:378  %and_ln652_2 = and i1 %select_ln639_7, %or_ln652_16

]]></Node>
<StgValue><ssdm name="and_ln652_2"/></StgValue>
</operation>

<operation id="2132" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1158" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
hls_label_0:379  %tmp_323 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %pos1_2, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_323"/></StgValue>
</operation>

<operation id="2133" st_id="143" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1159" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:380  %or_ln652_8 = or i1 %tmp_323, %Range1_all_zeros_10

]]></Node>
<StgValue><ssdm name="or_ln652_8"/></StgValue>
</operation>

<operation id="2134" st_id="143" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1160" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_0:381  %deleted_ones_9 = select i1 %or_ln652_7, i1 %and_ln652_2, i1 %or_ln652_8

]]></Node>
<StgValue><ssdm name="deleted_ones_9"/></StgValue>
</operation>

<operation id="2135" st_id="143" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1161" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:382  %and_ln654_2 = and i1 %and_ln603_14, %select_ln639_7

]]></Node>
<StgValue><ssdm name="and_ln654_2"/></StgValue>
</operation>

<operation id="2136" st_id="143" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1162" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:383  %empty_294 = xor i1 %and_ln654_2, true

]]></Node>
<StgValue><ssdm name="empty_294"/></StgValue>
</operation>

<operation id="2137" st_id="143" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1163" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:384  %xor_ln621_2 = xor i1 %icmp_ln621_2, true

]]></Node>
<StgValue><ssdm name="xor_ln621_2"/></StgValue>
</operation>

<operation id="2138" st_id="143" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1164" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:385  %or_ln557_2 = or i1 %deleted_ones_9, %xor_ln621_2

]]></Node>
<StgValue><ssdm name="or_ln557_2"/></StgValue>
</operation>

<operation id="2139" st_id="143" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1165" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:386  %and_ln621_19 = and i1 %p_Result_233, %xor_ln621_2

]]></Node>
<StgValue><ssdm name="and_ln621_19"/></StgValue>
</operation>

<operation id="2140" st_id="143" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1166" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:387  %and_ln621_20 = and i1 %and_ln621_19, %p_Result_230

]]></Node>
<StgValue><ssdm name="and_ln621_20"/></StgValue>
</operation>

<operation id="2141" st_id="143" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1167" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:388  %and_ln557_2 = and i1 %icmp_ln621_2, %p_Result_230

]]></Node>
<StgValue><ssdm name="and_ln557_2"/></StgValue>
</operation>

<operation id="2142" st_id="143" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1168" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_0:389  %select_ln557_2 = select i1 %and_ln557_2, i1 %empty_294, i1 %and_ln621_20

]]></Node>
<StgValue><ssdm name="select_ln557_2"/></StgValue>
</operation>

<operation id="2143" st_id="143" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1169" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:390  %xor_ln658 = xor i1 %deleted_zeros_5, true

]]></Node>
<StgValue><ssdm name="xor_ln658"/></StgValue>
</operation>

<operation id="2144" st_id="143" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1170" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:391  %and_ln658_7 = and i1 %icmp_ln621_2, %xor_ln658

]]></Node>
<StgValue><ssdm name="and_ln658_7"/></StgValue>
</operation>

<operation id="2145" st_id="143" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1171" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:392  %or_ln658_2 = or i1 %p_Result_233, %and_ln658_7

]]></Node>
<StgValue><ssdm name="or_ln658_2"/></StgValue>
</operation>

<operation id="2146" st_id="143" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1172" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:393  %xor_ln658_8 = xor i1 %p_Result_230, true

]]></Node>
<StgValue><ssdm name="xor_ln658_8"/></StgValue>
</operation>

<operation id="2147" st_id="143" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1173" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:394  %overflow_9 = and i1 %or_ln658_2, %xor_ln658_8

]]></Node>
<StgValue><ssdm name="overflow_9"/></StgValue>
</operation>

<operation id="2148" st_id="143" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1174" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:395  %and_ln659_7 = and i1 %p_Result_233, %or_ln557_2

]]></Node>
<StgValue><ssdm name="and_ln659_7"/></StgValue>
</operation>

<operation id="2149" st_id="143" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1175" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:396  %xor_ln659_2 = xor i1 %and_ln659_7, true

]]></Node>
<StgValue><ssdm name="xor_ln659_2"/></StgValue>
</operation>

<operation id="2150" st_id="143" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1176" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:397  %underflow_9 = and i1 %select_ln557_2, %xor_ln659_2

]]></Node>
<StgValue><ssdm name="underflow_9"/></StgValue>
</operation>

<operation id="2151" st_id="143" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1177" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:398  %or_ln340_32 = or i1 %underflow_9, %overflow_9

]]></Node>
<StgValue><ssdm name="or_ln340_32"/></StgValue>
</operation>

<operation id="2152" st_id="143" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1178" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:399  %xor_ln340_2 = xor i1 %select_ln557_2, true

]]></Node>
<StgValue><ssdm name="xor_ln340_2"/></StgValue>
</operation>

<operation id="2153" st_id="143" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1179" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:400  %or_ln340_39 = or i1 %overflow_9, %xor_ln340_2

]]></Node>
<StgValue><ssdm name="or_ln340_39"/></StgValue>
</operation>

<operation id="2154" st_id="143" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1180" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:401  %or_ln340_40 = or i1 %or_ln340_39, %and_ln659_7

]]></Node>
<StgValue><ssdm name="or_ln340_40"/></StgValue>
</operation>

<operation id="2155" st_id="143" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1181" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_0:402  %select_ln340_8 = select i1 %or_ln340_32, i16 32767, i16 %p_Val2_100

]]></Node>
<StgValue><ssdm name="select_ln340_8"/></StgValue>
</operation>

<operation id="2156" st_id="143" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1182" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_0:403  %select_ln571_7 = select i1 %icmp_ln571_2, i16 0, i16 -32768

]]></Node>
<StgValue><ssdm name="select_ln571_7"/></StgValue>
</operation>

<operation id="2157" st_id="143" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1183" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:404  %or_ln571_2 = or i1 %icmp_ln571_2, %underflow_9

]]></Node>
<StgValue><ssdm name="or_ln571_2"/></StgValue>
</operation>

<operation id="2158" st_id="143" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1184" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_0:405  %select_ln571_8 = select i1 %or_ln571_2, i16 %select_ln571_7, i16 %p_Val2_100

]]></Node>
<StgValue><ssdm name="select_ln571_8"/></StgValue>
</operation>

<operation id="2159" st_id="143" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1185" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:406  %sel_tmp126_demorgan = or i1 %icmp_ln571_2, %icmp193

]]></Node>
<StgValue><ssdm name="sel_tmp126_demorgan"/></StgValue>
</operation>

<operation id="2160" st_id="143" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1186" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_0:407  %sel_tmp127 = select i1 %sel_tmp126_demorgan, i16 %select_ln571_8, i16 %p_Val2_100

]]></Node>
<StgValue><ssdm name="sel_tmp127"/></StgValue>
</operation>

<operation id="2161" st_id="143" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1187" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:408  %xor_ln571_2 = xor i1 %icmp_ln571_2, true

]]></Node>
<StgValue><ssdm name="xor_ln571_2"/></StgValue>
</operation>

<operation id="2162" st_id="143" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1188" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:409  %and_ln340_7 = and i1 %or_ln340_40, %xor_ln571_2

]]></Node>
<StgValue><ssdm name="and_ln340_7"/></StgValue>
</operation>

<operation id="2163" st_id="143" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1189" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:410  %and_ln340_8 = and i1 %and_ln340_7, %icmp193

]]></Node>
<StgValue><ssdm name="and_ln340_8"/></StgValue>
</operation>

<operation id="2164" st_id="143" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1190" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_0:411  %select_ln340_15 = select i1 %and_ln340_8, i16 %select_ln340_8, i16 %sel_tmp127

]]></Node>
<StgValue><ssdm name="select_ln340_15"/></StgValue>
</operation>

<operation id="2165" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1585" bw="32" op_0_bw="16">
<![CDATA[
hls_label_0:806  %r_V_15 = sext i16 %select_ln340_15 to i32

]]></Node>
<StgValue><ssdm name="r_V_15"/></StgValue>
</operation>

<operation id="2166" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1586" bw="32" op_0_bw="16">
<![CDATA[
hls_label_0:807  %sext_ln1118_6 = sext i16 %select_ln340_16 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1118_6"/></StgValue>
</operation>

<operation id="2167" st_id="143" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1587" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:808  %r_V_37 = mul nsw i32 %r_V_15, %sext_ln1118_6

]]></Node>
<StgValue><ssdm name="r_V_37"/></StgValue>
</operation>
</state>

<state id="144" st_id="144">

<operation id="2168" st_id="144" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1191" bw="0" op_0_bw="16" op_1_bw="15" op_2_bw="16">
<![CDATA[
hls_label_0:412  store i16 %select_ln340_15, i16* %LSTM_g_V_addr_3, align 2

]]></Node>
<StgValue><ssdm name="store_ln98"/></StgValue>
</operation>

<operation id="2169" st_id="144" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1587" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:808  %r_V_37 = mul nsw i32 %r_V_15, %sext_ln1118_6

]]></Node>
<StgValue><ssdm name="r_V_37"/></StgValue>
</operation>

<operation id="2170" st_id="144" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1906" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
hls_label_0:1127  %add_ln125 = add i10 -448, %zext_ln87_2

]]></Node>
<StgValue><ssdm name="add_ln125"/></StgValue>
</operation>

<operation id="2171" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1907" bw="11" op_0_bw="10">
<![CDATA[
hls_label_0:1128  %sext_ln125 = sext i10 %add_ln125 to i11

]]></Node>
<StgValue><ssdm name="sext_ln125"/></StgValue>
</operation>

<operation id="2172" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1908" bw="19" op_0_bw="11">
<![CDATA[
hls_label_0:1129  %zext_ln203_265 = zext i11 %sext_ln125 to i19

]]></Node>
<StgValue><ssdm name="zext_ln203_265"/></StgValue>
</operation>

<operation id="2173" st_id="144" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1909" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
hls_label_0:1130  %add_ln203_108 = add i19 %zext_ln203_265, %add_ln203

]]></Node>
<StgValue><ssdm name="add_ln203_108"/></StgValue>
</operation>

<operation id="2174" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1910" bw="64" op_0_bw="19">
<![CDATA[
hls_label_0:1131  %zext_ln203_266 = zext i19 %add_ln203_108 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_266"/></StgValue>
</operation>

<operation id="2175" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1911" bw="18" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:1132  %LSTM_cache_V_addr_5 = getelementptr [194560 x i16]* %LSTM_cache_V, i64 0, i64 %zext_ln203_266

]]></Node>
<StgValue><ssdm name="LSTM_cache_V_addr_5"/></StgValue>
</operation>

<operation id="2176" st_id="144" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1912" bw="0" op_0_bw="16" op_1_bw="18">
<![CDATA[
hls_label_0:1133  store i16 %select_ln340_15, i16* %LSTM_cache_V_addr_5, align 2

]]></Node>
<StgValue><ssdm name="store_ln125"/></StgValue>
</operation>
</state>

<state id="145" st_id="145">

<operation id="2177" st_id="145" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1587" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:808  %r_V_37 = mul nsw i32 %r_V_15, %sext_ln1118_6

]]></Node>
<StgValue><ssdm name="r_V_37"/></StgValue>
</operation>
</state>

<state id="146" st_id="146">

<operation id="2178" st_id="146" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1587" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:808  %r_V_37 = mul nsw i32 %r_V_15, %sext_ln1118_6

]]></Node>
<StgValue><ssdm name="r_V_37"/></StgValue>
</operation>

<operation id="2179" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1588" bw="33" op_0_bw="32">
<![CDATA[
hls_label_0:809  %lhs_V_3 = sext i32 %r_V_36 to i33

]]></Node>
<StgValue><ssdm name="lhs_V_3"/></StgValue>
</operation>

<operation id="2180" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1589" bw="33" op_0_bw="32">
<![CDATA[
hls_label_0:810  %rhs_V_1 = sext i32 %r_V_37 to i33

]]></Node>
<StgValue><ssdm name="rhs_V_1"/></StgValue>
</operation>

<operation id="2181" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1590" bw="29" op_0_bw="32">
<![CDATA[
hls_label_0:811  %trunc_ln1192 = trunc i32 %r_V_37 to i29

]]></Node>
<StgValue><ssdm name="trunc_ln1192"/></StgValue>
</operation>

<operation id="2182" st_id="146" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1592" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:813  %add_ln1192 = add i32 %r_V_36, %r_V_37

]]></Node>
<StgValue><ssdm name="add_ln1192"/></StgValue>
</operation>

<operation id="2183" st_id="146" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1593" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
hls_label_0:814  %ret_V_16 = add nsw i33 %rhs_V_1, %lhs_V_3

]]></Node>
<StgValue><ssdm name="ret_V_16"/></StgValue>
</operation>

<operation id="2184" st_id="146" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1594" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
hls_label_0:815  %add_ln1192_1 = add i29 %trunc_ln1192_1, %trunc_ln1192

]]></Node>
<StgValue><ssdm name="add_ln1192_1"/></StgValue>
</operation>

<operation id="2185" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1595" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
hls_label_0:816  %p_Result_248 = call i1 @_ssdm_op_BitSelect.i1.i33.i32(i33 %ret_V_16, i32 32)

]]></Node>
<StgValue><ssdm name="p_Result_248"/></StgValue>
</operation>

<operation id="2186" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1596" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_0:817  %p_Val2_148 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %add_ln1192, i32 12, i32 27)

]]></Node>
<StgValue><ssdm name="p_Val2_148"/></StgValue>
</operation>

<operation id="2187" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1597" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_0:818  %p_Result_249 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192, i32 27)

]]></Node>
<StgValue><ssdm name="p_Result_249"/></StgValue>
</operation>

<operation id="2188" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1598" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_0:819  %tmp_354 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_354"/></StgValue>
</operation>

<operation id="2189" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1599" bw="16" op_0_bw="1">
<![CDATA[
hls_label_0:820  %zext_ln415_7 = zext i1 %tmp_354 to i16

]]></Node>
<StgValue><ssdm name="zext_ln415_7"/></StgValue>
</operation>

<operation id="2190" st_id="146" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1600" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_0:821  %p_Val2_152 = add i16 %p_Val2_148, %zext_ln415_7

]]></Node>
<StgValue><ssdm name="p_Val2_152"/></StgValue>
</operation>

<operation id="2191" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1601" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_0:822  %tmp_355 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_152, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_355"/></StgValue>
</operation>

<operation id="2192" st_id="146" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1602" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:823  %xor_ln416_16 = xor i1 %tmp_355, true

]]></Node>
<StgValue><ssdm name="xor_ln416_16"/></StgValue>
</operation>

<operation id="2193" st_id="146" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1603" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:824  %carry_18 = and i1 %p_Result_249, %xor_ln416_16

]]></Node>
<StgValue><ssdm name="carry_18"/></StgValue>
</operation>

<operation id="2194" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1604" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_0:825  %p_Result_250 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_152, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_250"/></StgValue>
</operation>

<operation id="2195" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1605" bw="4" op_0_bw="4" op_1_bw="33" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_0:826  %p_Result_s_299 = call i4 @_ssdm_op_PartSelect.i4.i33.i32.i32(i33 %ret_V_16, i32 29, i32 32)

]]></Node>
<StgValue><ssdm name="p_Result_s_299"/></StgValue>
</operation>

<operation id="2196" st_id="146" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1606" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_0:827  %Range2_all_ones_25 = icmp eq i4 %p_Result_s_299, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_25"/></StgValue>
</operation>

<operation id="2197" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1607" bw="5" op_0_bw="5" op_1_bw="33" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_0:828  %p_Result_1 = call i5 @_ssdm_op_PartSelect.i5.i33.i32.i32(i33 %ret_V_16, i32 28, i32 32)

]]></Node>
<StgValue><ssdm name="p_Result_1"/></StgValue>
</operation>

<operation id="2198" st_id="146" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1608" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_0:829  %Range1_all_ones_20 = icmp eq i5 %p_Result_1, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_20"/></StgValue>
</operation>

<operation id="2199" st_id="146" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1609" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_0:830  %Range1_all_zeros_16 = icmp eq i5 %p_Result_1, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_16"/></StgValue>
</operation>

<operation id="2200" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1611" bw="1" op_0_bw="1" op_1_bw="29" op_2_bw="32">
<![CDATA[
hls_label_0:832  %tmp_357 = call i1 @_ssdm_op_BitSelect.i1.i29.i32(i29 %add_ln1192_1, i32 28)

]]></Node>
<StgValue><ssdm name="tmp_357"/></StgValue>
</operation>

<operation id="2201" st_id="146" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1612" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:833  %xor_ln779 = xor i1 %tmp_357, true

]]></Node>
<StgValue><ssdm name="xor_ln779"/></StgValue>
</operation>

<operation id="2202" st_id="146" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1613" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:834  %and_ln779_1 = and i1 %Range2_all_ones_25, %xor_ln779

]]></Node>
<StgValue><ssdm name="and_ln779_1"/></StgValue>
</operation>

<operation id="2203" st_id="146" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1614" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_0:835  %deleted_ones_12 = select i1 %carry_18, i1 %and_ln779_1, i1 %Range1_all_ones_20

]]></Node>
<StgValue><ssdm name="deleted_ones_12"/></StgValue>
</operation>

<operation id="2204" st_id="146" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1620" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:841  %and_ln786_11 = and i1 %p_Result_250, %deleted_ones_12

]]></Node>
<StgValue><ssdm name="and_ln786_11"/></StgValue>
</operation>
</state>

<state id="147" st_id="147">

<operation id="2205" st_id="147" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1610" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_0:831  %deleted_zeros_8 = select i1 %carry_18, i1 %Range1_all_ones_20, i1 %Range1_all_zeros_16

]]></Node>
<StgValue><ssdm name="deleted_zeros_8"/></StgValue>
</operation>

<operation id="2206" st_id="147" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1615" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:836  %and_ln781_12 = and i1 %carry_18, %Range1_all_ones_20

]]></Node>
<StgValue><ssdm name="and_ln781_12"/></StgValue>
</operation>

<operation id="2207" st_id="147" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1616" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:837  %xor_ln785 = xor i1 %deleted_zeros_8, true

]]></Node>
<StgValue><ssdm name="xor_ln785"/></StgValue>
</operation>

<operation id="2208" st_id="147" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1617" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:838  %or_ln785 = or i1 %p_Result_250, %xor_ln785

]]></Node>
<StgValue><ssdm name="or_ln785"/></StgValue>
</operation>

<operation id="2209" st_id="147" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1618" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:839  %xor_ln785_13 = xor i1 %p_Result_248, true

]]></Node>
<StgValue><ssdm name="xor_ln785_13"/></StgValue>
</operation>

<operation id="2210" st_id="147" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1619" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:840  %overflow_12 = and i1 %or_ln785, %xor_ln785_13

]]></Node>
<StgValue><ssdm name="overflow_12"/></StgValue>
</operation>

<operation id="2211" st_id="147" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1621" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:842  %or_ln786 = or i1 %and_ln781_12, %and_ln786_11

]]></Node>
<StgValue><ssdm name="or_ln786"/></StgValue>
</operation>

<operation id="2212" st_id="147" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1622" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:843  %xor_ln786_5 = xor i1 %or_ln786, true

]]></Node>
<StgValue><ssdm name="xor_ln786_5"/></StgValue>
</operation>

<operation id="2213" st_id="147" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1623" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:844  %underflow_12 = and i1 %p_Result_248, %xor_ln786_5

]]></Node>
<StgValue><ssdm name="underflow_12"/></StgValue>
</operation>

<operation id="2214" st_id="147" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1624" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:845  %or_ln340_35 = or i1 %underflow_12, %overflow_12

]]></Node>
<StgValue><ssdm name="or_ln340_35"/></StgValue>
</operation>

<operation id="2215" st_id="147" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1625" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:846  %or_ln340_45 = or i1 %and_ln786_11, %xor_ln785_13

]]></Node>
<StgValue><ssdm name="or_ln340_45"/></StgValue>
</operation>

<operation id="2216" st_id="147" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1626" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:847  %or_ln340_36 = or i1 %or_ln340_45, %and_ln781_12

]]></Node>
<StgValue><ssdm name="or_ln340_36"/></StgValue>
</operation>

<operation id="2217" st_id="147" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1627" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_0:848  %select_ln340 = select i1 %or_ln340_35, i16 32767, i16 %p_Val2_152

]]></Node>
<StgValue><ssdm name="select_ln340"/></StgValue>
</operation>

<operation id="2218" st_id="147" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1628" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_0:849  %select_ln388 = select i1 %underflow_12, i16 -32768, i16 %p_Val2_152

]]></Node>
<StgValue><ssdm name="select_ln388"/></StgValue>
</operation>

<operation id="2219" st_id="147" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1629" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_0:850  %tmp_V_46 = select i1 %or_ln340_36, i16 %select_ln340, i16 %select_ln388

]]></Node>
<StgValue><ssdm name="tmp_V_46"/></StgValue>
</operation>

<operation id="2220" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1630" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:851  %c_next_V_addr_2 = getelementptr [320 x i16]* %c_next_V, i64 0, i64 %zext_ln93

]]></Node>
<StgValue><ssdm name="c_next_V_addr_2"/></StgValue>
</operation>

<operation id="2221" st_id="147" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1631" bw="0" op_0_bw="16" op_1_bw="9">
<![CDATA[
hls_label_0:852  store i16 %tmp_V_46, i16* %c_next_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="store_ln110"/></StgValue>
</operation>

<operation id="2222" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1633" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_0:854  %p_Result_251 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_V_46, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_251"/></StgValue>
</operation>
</state>

<state id="148" st_id="148">

<operation id="2223" st_id="148" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="p_Result_251" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1634" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_0:855  %tmp_V_33 = sub i16 0, %tmp_V_46

]]></Node>
<StgValue><ssdm name="tmp_V_33"/></StgValue>
</operation>
</state>

<state id="149" st_id="149">

<operation id="2224" st_id="149" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1635" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_0:856  %tmp_V_47 = select i1 %p_Result_251, i16 %tmp_V_33, i16 %tmp_V_46

]]></Node>
<StgValue><ssdm name="tmp_V_47"/></StgValue>
</operation>

<operation id="2225" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1636" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_0:857  %p_Result_2 = call i16 @llvm.part.select.i16(i16 %tmp_V_47, i32 15, i32 0) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_2"/></StgValue>
</operation>

<operation id="2226" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1637" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_0:858  %p_Result_252 = call i32 @_ssdm_op_BitConcatenate.i32.i16.i16(i16 -1, i16 %p_Result_2)

]]></Node>
<StgValue><ssdm name="p_Result_252"/></StgValue>
</operation>

<operation id="2227" st_id="149" stage="1" lat="1">
<core>CTTZ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1638" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
hls_label_0:859  %l_5 = call i32 @llvm.cttz.i32(i32 %p_Result_252, i1 true) nounwind

]]></Node>
<StgValue><ssdm name="l_5"/></StgValue>
</operation>

<operation id="2228" st_id="149" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1639" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:860  %sub_ln944_5 = sub nsw i32 16, %l_5

]]></Node>
<StgValue><ssdm name="sub_ln944_5"/></StgValue>
</operation>

<operation id="2229" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1640" bw="16" op_0_bw="32">
<![CDATA[
hls_label_0:861  %trunc_ln944_5 = trunc i32 %sub_ln944_5 to i16

]]></Node>
<StgValue><ssdm name="trunc_ln944_5"/></StgValue>
</operation>

<operation id="2230" st_id="149" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1641" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:862  %lsb_index_5 = add nsw i32 -24, %sub_ln944_5

]]></Node>
<StgValue><ssdm name="lsb_index_5"/></StgValue>
</operation>

<operation id="2231" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1642" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_0:863  %tmp_359 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %lsb_index_5, i32 1, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_359"/></StgValue>
</operation>

<operation id="2232" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1644" bw="5" op_0_bw="32">
<![CDATA[
hls_label_0:865  %trunc_ln947_5 = trunc i32 %sub_ln944_5 to i5

]]></Node>
<StgValue><ssdm name="trunc_ln947_5"/></StgValue>
</operation>

<operation id="2233" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1674" bw="8" op_0_bw="32">
<![CDATA[
hls_label_0:895  %trunc_ln943_5 = trunc i32 %l_5 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln943_5"/></StgValue>
</operation>
</state>

<state id="150" st_id="150">

<operation id="2234" st_id="150" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1632" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_0:853  %icmp_ln935_5 = icmp eq i16 %tmp_V_46, 0

]]></Node>
<StgValue><ssdm name="icmp_ln935_5"/></StgValue>
</operation>

<operation id="2235" st_id="150" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1643" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
hls_label_0:864  %icmp_ln947_13 = icmp sgt i31 %tmp_359, 0

]]></Node>
<StgValue><ssdm name="icmp_ln947_13"/></StgValue>
</operation>

<operation id="2236" st_id="150" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1645" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_0:866  %sub_ln947_5 = sub i5 9, %trunc_ln947_5

]]></Node>
<StgValue><ssdm name="sub_ln947_5"/></StgValue>
</operation>

<operation id="2237" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1646" bw="16" op_0_bw="5">
<![CDATA[
hls_label_0:867  %zext_ln947_5 = zext i5 %sub_ln947_5 to i16

]]></Node>
<StgValue><ssdm name="zext_ln947_5"/></StgValue>
</operation>

<operation id="2238" st_id="150" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1647" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_0:868  %lshr_ln947_5 = lshr i16 -1, %zext_ln947_5

]]></Node>
<StgValue><ssdm name="lshr_ln947_5"/></StgValue>
</operation>

<operation id="2239" st_id="150" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1648" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_0:869  %p_Result_145 = and i16 %tmp_V_47, %lshr_ln947_5

]]></Node>
<StgValue><ssdm name="p_Result_145"/></StgValue>
</operation>

<operation id="2240" st_id="150" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1649" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_0:870  %icmp_ln947_14 = icmp ne i16 %p_Result_145, 0

]]></Node>
<StgValue><ssdm name="icmp_ln947_14"/></StgValue>
</operation>

<operation id="2241" st_id="150" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1650" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:871  %a_5 = and i1 %icmp_ln947_13, %icmp_ln947_14

]]></Node>
<StgValue><ssdm name="a_5"/></StgValue>
</operation>

<operation id="2242" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1651" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_0:872  %tmp_360 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %lsb_index_5, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_360"/></StgValue>
</operation>

<operation id="2243" st_id="150" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1652" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:873  %xor_ln949_5 = xor i1 %tmp_360, true

]]></Node>
<StgValue><ssdm name="xor_ln949_5"/></StgValue>
</operation>

<operation id="2244" st_id="150" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1653" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_0:874  %add_ln949_5 = add i16 -24, %trunc_ln944_5

]]></Node>
<StgValue><ssdm name="add_ln949_5"/></StgValue>
</operation>

<operation id="2245" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1654" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_0:875  %p_Result_4 = call i1 @_ssdm_op_BitSelect.i1.i16.i16(i16 %tmp_V_47, i16 %add_ln949_5)

]]></Node>
<StgValue><ssdm name="p_Result_4"/></StgValue>
</operation>

<operation id="2246" st_id="150" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1655" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:876  %and_ln949_5 = and i1 %p_Result_4, %xor_ln949_5

]]></Node>
<StgValue><ssdm name="and_ln949_5"/></StgValue>
</operation>

<operation id="2247" st_id="150" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1656" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:877  %or_ln949_10 = or i1 %and_ln949_5, %a_5

]]></Node>
<StgValue><ssdm name="or_ln949_10"/></StgValue>
</operation>

<operation id="2248" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1657" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
hls_label_0:878  %or_ln949_5 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 0, i1 %or_ln949_10)

]]></Node>
<StgValue><ssdm name="or_ln949_5"/></StgValue>
</operation>

<operation id="2249" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1658" bw="64" op_0_bw="16">
<![CDATA[
hls_label_0:879  %m_42 = zext i16 %tmp_V_47 to i64

]]></Node>
<StgValue><ssdm name="m_42"/></StgValue>
</operation>

<operation id="2250" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1659" bw="32" op_0_bw="16">
<![CDATA[
hls_label_0:880  %zext_ln957_9 = zext i16 %tmp_V_47 to i32

]]></Node>
<StgValue><ssdm name="zext_ln957_9"/></StgValue>
</operation>

<operation id="2251" st_id="150" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1660" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:881  %icmp_ln958_5 = icmp sgt i32 %lsb_index_5, 0

]]></Node>
<StgValue><ssdm name="icmp_ln958_5"/></StgValue>
</operation>

<operation id="2252" st_id="150" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1661" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:882  %add_ln958_5 = add nsw i32 -25, %sub_ln944_5

]]></Node>
<StgValue><ssdm name="add_ln958_5"/></StgValue>
</operation>

<operation id="2253" st_id="150" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1662" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:883  %lshr_ln958_5 = lshr i32 %zext_ln957_9, %add_ln958_5

]]></Node>
<StgValue><ssdm name="lshr_ln958_5"/></StgValue>
</operation>

<operation id="2254" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1663" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:884  %zext_ln958_13 = zext i32 %lshr_ln958_5 to i64

]]></Node>
<StgValue><ssdm name="zext_ln958_13"/></StgValue>
</operation>

<operation id="2255" st_id="150" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1664" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:885  %sub_ln958_5 = sub i32 25, %sub_ln944_5

]]></Node>
<StgValue><ssdm name="sub_ln958_5"/></StgValue>
</operation>

<operation id="2256" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1665" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:886  %zext_ln958_14 = zext i32 %sub_ln958_5 to i64

]]></Node>
<StgValue><ssdm name="zext_ln958_14"/></StgValue>
</operation>

<operation id="2257" st_id="150" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1666" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_0:887  %shl_ln958_5 = shl i64 %m_42, %zext_ln958_14

]]></Node>
<StgValue><ssdm name="shl_ln958_5"/></StgValue>
</operation>

<operation id="2258" st_id="150" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1667" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:888  %m_43 = select i1 %icmp_ln958_5, i64 %zext_ln958_13, i64 %shl_ln958_5

]]></Node>
<StgValue><ssdm name="m_43"/></StgValue>
</operation>

<operation id="2259" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1668" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:889  %zext_ln961_5 = zext i32 %or_ln949_5 to i64

]]></Node>
<StgValue><ssdm name="zext_ln961_5"/></StgValue>
</operation>

<operation id="2260" st_id="150" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1669" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_0:890  %m_44 = add i64 %zext_ln961_5, %m_43

]]></Node>
<StgValue><ssdm name="m_44"/></StgValue>
</operation>

<operation id="2261" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1670" bw="63" op_0_bw="63" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_0:891  %m_5 = call i63 @_ssdm_op_PartSelect.i63.i64.i32.i32(i64 %m_44, i32 1, i32 63)

]]></Node>
<StgValue><ssdm name="m_5"/></StgValue>
</operation>

<operation id="2262" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1672" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
hls_label_0:893  %tmp_361 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %m_44, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_361"/></StgValue>
</operation>

<operation id="2263" st_id="150" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1919" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_0:1140  %add_ln127 = add i12 -1856, %zext_ln87

]]></Node>
<StgValue><ssdm name="add_ln127"/></StgValue>
</operation>

<operation id="2264" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1920" bw="19" op_0_bw="12">
<![CDATA[
hls_label_0:1141  %zext_ln203_269 = zext i12 %add_ln127 to i19

]]></Node>
<StgValue><ssdm name="zext_ln203_269"/></StgValue>
</operation>

<operation id="2265" st_id="150" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1921" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
hls_label_0:1142  %add_ln203_110 = add i19 %zext_ln203_269, %add_ln203

]]></Node>
<StgValue><ssdm name="add_ln203_110"/></StgValue>
</operation>

<operation id="2266" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1922" bw="64" op_0_bw="19">
<![CDATA[
hls_label_0:1143  %zext_ln203_270 = zext i19 %add_ln203_110 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_270"/></StgValue>
</operation>

<operation id="2267" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1923" bw="18" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:1144  %LSTM_cache_V_addr_7 = getelementptr [194560 x i16]* %LSTM_cache_V, i64 0, i64 %zext_ln203_270

]]></Node>
<StgValue><ssdm name="LSTM_cache_V_addr_7"/></StgValue>
</operation>

<operation id="2268" st_id="150" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1924" bw="0" op_0_bw="16" op_1_bw="18">
<![CDATA[
hls_label_0:1145  store i16 %tmp_V_46, i16* %LSTM_cache_V_addr_7, align 2

]]></Node>
<StgValue><ssdm name="store_ln127"/></StgValue>
</operation>
</state>

<state id="151" st_id="151">

<operation id="2269" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="icmp_ln935_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1671" bw="64" op_0_bw="63">
<![CDATA[
hls_label_0:892  %m_56 = zext i63 %m_5 to i64

]]></Node>
<StgValue><ssdm name="m_56"/></StgValue>
</operation>

<operation id="2270" st_id="151" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="icmp_ln935_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1673" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
hls_label_0:894  %select_ln964_5 = select i1 %tmp_361, i8 127, i8 126

]]></Node>
<StgValue><ssdm name="select_ln964_5"/></StgValue>
</operation>

<operation id="2271" st_id="151" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="icmp_ln935_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1675" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_0:896  %sub_ln964_5 = sub i8 4, %trunc_ln943_5

]]></Node>
<StgValue><ssdm name="sub_ln964_5"/></StgValue>
</operation>

<operation id="2272" st_id="151" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="icmp_ln935_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1676" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_0:897  %add_ln964_5 = add i8 %sub_ln964_5, %select_ln964_5

]]></Node>
<StgValue><ssdm name="add_ln964_5"/></StgValue>
</operation>

<operation id="2273" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="icmp_ln935_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1677" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
hls_label_0:898  %tmp_63 = call i9 @_ssdm_op_BitConcatenate.i9.i1.i8(i1 %p_Result_251, i8 %add_ln964_5)

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="2274" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="icmp_ln935_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1678" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="9" op_3_bw="32" op_4_bw="32">
<![CDATA[
hls_label_0:899  %p_Result_253 = call i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32(i64 %m_56, i9 %tmp_63, i32 23, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_253"/></StgValue>
</operation>

<operation id="2275" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="icmp_ln935_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1679" bw="32" op_0_bw="64">
<![CDATA[
hls_label_0:900  %trunc_ln738_5 = trunc i64 %p_Result_253 to i32

]]></Node>
<StgValue><ssdm name="trunc_ln738_5"/></StgValue>
</operation>
</state>

<state id="152" st_id="152">

<operation id="2276" st_id="152" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="icmp_ln935_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1680" bw="32" op_0_bw="32">
<![CDATA[
hls_label_0:901  %bitcast_ln739_1 = bitcast i32 %trunc_ln738_5 to float

]]></Node>
<StgValue><ssdm name="bitcast_ln739_1"/></StgValue>
</operation>

<operation id="2277" st_id="152" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="icmp_ln935_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1731" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:952  %tmp_22 = fpext float %bitcast_ln739_1 to double

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>
</state>

<state id="153" st_id="153">

<operation id="2278" st_id="153" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="icmp_ln935_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1731" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:952  %tmp_22 = fpext float %bitcast_ln739_1 to double

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="2279" st_id="153" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1732" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:953  %select_ln116 = select i1 %icmp_ln935_5, double 0.000000e+00, double %tmp_22

]]></Node>
<StgValue><ssdm name="select_ln116"/></StgValue>
</operation>
</state>

<state id="154" st_id="154">

<operation id="2280" st_id="154" stage="97" lat="97">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1733" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="58" op_3_bw="26" op_4_bw="42">
<![CDATA[
hls_label_0:954  %tmp_i = call fastcc double @"generic_tanh<double>"(double %select_ln116) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>
</state>

<state id="155" st_id="155">

<operation id="2281" st_id="155" stage="96" lat="97">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1733" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="58" op_3_bw="26" op_4_bw="42">
<![CDATA[
hls_label_0:954  %tmp_i = call fastcc double @"generic_tanh<double>"(double %select_ln116) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>
</state>

<state id="156" st_id="156">

<operation id="2282" st_id="156" stage="95" lat="97">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1733" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="58" op_3_bw="26" op_4_bw="42">
<![CDATA[
hls_label_0:954  %tmp_i = call fastcc double @"generic_tanh<double>"(double %select_ln116) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>
</state>

<state id="157" st_id="157">

<operation id="2283" st_id="157" stage="94" lat="97">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1733" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="58" op_3_bw="26" op_4_bw="42">
<![CDATA[
hls_label_0:954  %tmp_i = call fastcc double @"generic_tanh<double>"(double %select_ln116) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>
</state>

<state id="158" st_id="158">

<operation id="2284" st_id="158" stage="93" lat="97">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1733" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="58" op_3_bw="26" op_4_bw="42">
<![CDATA[
hls_label_0:954  %tmp_i = call fastcc double @"generic_tanh<double>"(double %select_ln116) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>
</state>

<state id="159" st_id="159">

<operation id="2285" st_id="159" stage="92" lat="97">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1733" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="58" op_3_bw="26" op_4_bw="42">
<![CDATA[
hls_label_0:954  %tmp_i = call fastcc double @"generic_tanh<double>"(double %select_ln116) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>
</state>

<state id="160" st_id="160">

<operation id="2286" st_id="160" stage="91" lat="97">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1733" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="58" op_3_bw="26" op_4_bw="42">
<![CDATA[
hls_label_0:954  %tmp_i = call fastcc double @"generic_tanh<double>"(double %select_ln116) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>
</state>

<state id="161" st_id="161">

<operation id="2287" st_id="161" stage="90" lat="97">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1733" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="58" op_3_bw="26" op_4_bw="42">
<![CDATA[
hls_label_0:954  %tmp_i = call fastcc double @"generic_tanh<double>"(double %select_ln116) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>
</state>

<state id="162" st_id="162">

<operation id="2288" st_id="162" stage="89" lat="97">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1733" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="58" op_3_bw="26" op_4_bw="42">
<![CDATA[
hls_label_0:954  %tmp_i = call fastcc double @"generic_tanh<double>"(double %select_ln116) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>
</state>

<state id="163" st_id="163">

<operation id="2289" st_id="163" stage="88" lat="97">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1733" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="58" op_3_bw="26" op_4_bw="42">
<![CDATA[
hls_label_0:954  %tmp_i = call fastcc double @"generic_tanh<double>"(double %select_ln116) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>
</state>

<state id="164" st_id="164">

<operation id="2290" st_id="164" stage="87" lat="97">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1733" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="58" op_3_bw="26" op_4_bw="42">
<![CDATA[
hls_label_0:954  %tmp_i = call fastcc double @"generic_tanh<double>"(double %select_ln116) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>
</state>

<state id="165" st_id="165">

<operation id="2291" st_id="165" stage="86" lat="97">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1733" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="58" op_3_bw="26" op_4_bw="42">
<![CDATA[
hls_label_0:954  %tmp_i = call fastcc double @"generic_tanh<double>"(double %select_ln116) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>
</state>

<state id="166" st_id="166">

<operation id="2292" st_id="166" stage="85" lat="97">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1733" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="58" op_3_bw="26" op_4_bw="42">
<![CDATA[
hls_label_0:954  %tmp_i = call fastcc double @"generic_tanh<double>"(double %select_ln116) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>
</state>

<state id="167" st_id="167">

<operation id="2293" st_id="167" stage="84" lat="97">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1733" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="58" op_3_bw="26" op_4_bw="42">
<![CDATA[
hls_label_0:954  %tmp_i = call fastcc double @"generic_tanh<double>"(double %select_ln116) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>
</state>

<state id="168" st_id="168">

<operation id="2294" st_id="168" stage="83" lat="97">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1733" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="58" op_3_bw="26" op_4_bw="42">
<![CDATA[
hls_label_0:954  %tmp_i = call fastcc double @"generic_tanh<double>"(double %select_ln116) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>
</state>

<state id="169" st_id="169">

<operation id="2295" st_id="169" stage="82" lat="97">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1733" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="58" op_3_bw="26" op_4_bw="42">
<![CDATA[
hls_label_0:954  %tmp_i = call fastcc double @"generic_tanh<double>"(double %select_ln116) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>
</state>

<state id="170" st_id="170">

<operation id="2296" st_id="170" stage="81" lat="97">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1733" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="58" op_3_bw="26" op_4_bw="42">
<![CDATA[
hls_label_0:954  %tmp_i = call fastcc double @"generic_tanh<double>"(double %select_ln116) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>
</state>

<state id="171" st_id="171">

<operation id="2297" st_id="171" stage="80" lat="97">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1733" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="58" op_3_bw="26" op_4_bw="42">
<![CDATA[
hls_label_0:954  %tmp_i = call fastcc double @"generic_tanh<double>"(double %select_ln116) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>
</state>

<state id="172" st_id="172">

<operation id="2298" st_id="172" stage="79" lat="97">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1733" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="58" op_3_bw="26" op_4_bw="42">
<![CDATA[
hls_label_0:954  %tmp_i = call fastcc double @"generic_tanh<double>"(double %select_ln116) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>
</state>

<state id="173" st_id="173">

<operation id="2299" st_id="173" stage="78" lat="97">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1733" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="58" op_3_bw="26" op_4_bw="42">
<![CDATA[
hls_label_0:954  %tmp_i = call fastcc double @"generic_tanh<double>"(double %select_ln116) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>
</state>

<state id="174" st_id="174">

<operation id="2300" st_id="174" stage="77" lat="97">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1733" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="58" op_3_bw="26" op_4_bw="42">
<![CDATA[
hls_label_0:954  %tmp_i = call fastcc double @"generic_tanh<double>"(double %select_ln116) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>
</state>

<state id="175" st_id="175">

<operation id="2301" st_id="175" stage="76" lat="97">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1733" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="58" op_3_bw="26" op_4_bw="42">
<![CDATA[
hls_label_0:954  %tmp_i = call fastcc double @"generic_tanh<double>"(double %select_ln116) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>
</state>

<state id="176" st_id="176">

<operation id="2302" st_id="176" stage="75" lat="97">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1733" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="58" op_3_bw="26" op_4_bw="42">
<![CDATA[
hls_label_0:954  %tmp_i = call fastcc double @"generic_tanh<double>"(double %select_ln116) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>
</state>

<state id="177" st_id="177">

<operation id="2303" st_id="177" stage="74" lat="97">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1733" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="58" op_3_bw="26" op_4_bw="42">
<![CDATA[
hls_label_0:954  %tmp_i = call fastcc double @"generic_tanh<double>"(double %select_ln116) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>
</state>

<state id="178" st_id="178">

<operation id="2304" st_id="178" stage="73" lat="97">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1733" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="58" op_3_bw="26" op_4_bw="42">
<![CDATA[
hls_label_0:954  %tmp_i = call fastcc double @"generic_tanh<double>"(double %select_ln116) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>
</state>

<state id="179" st_id="179">

<operation id="2305" st_id="179" stage="72" lat="97">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1733" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="58" op_3_bw="26" op_4_bw="42">
<![CDATA[
hls_label_0:954  %tmp_i = call fastcc double @"generic_tanh<double>"(double %select_ln116) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>
</state>

<state id="180" st_id="180">

<operation id="2306" st_id="180" stage="71" lat="97">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1733" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="58" op_3_bw="26" op_4_bw="42">
<![CDATA[
hls_label_0:954  %tmp_i = call fastcc double @"generic_tanh<double>"(double %select_ln116) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>
</state>

<state id="181" st_id="181">

<operation id="2307" st_id="181" stage="70" lat="97">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1733" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="58" op_3_bw="26" op_4_bw="42">
<![CDATA[
hls_label_0:954  %tmp_i = call fastcc double @"generic_tanh<double>"(double %select_ln116) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>
</state>

<state id="182" st_id="182">

<operation id="2308" st_id="182" stage="69" lat="97">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1733" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="58" op_3_bw="26" op_4_bw="42">
<![CDATA[
hls_label_0:954  %tmp_i = call fastcc double @"generic_tanh<double>"(double %select_ln116) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>
</state>

<state id="183" st_id="183">

<operation id="2309" st_id="183" stage="68" lat="97">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1733" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="58" op_3_bw="26" op_4_bw="42">
<![CDATA[
hls_label_0:954  %tmp_i = call fastcc double @"generic_tanh<double>"(double %select_ln116) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>
</state>

<state id="184" st_id="184">

<operation id="2310" st_id="184" stage="67" lat="97">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1733" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="58" op_3_bw="26" op_4_bw="42">
<![CDATA[
hls_label_0:954  %tmp_i = call fastcc double @"generic_tanh<double>"(double %select_ln116) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>
</state>

<state id="185" st_id="185">

<operation id="2311" st_id="185" stage="66" lat="97">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1733" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="58" op_3_bw="26" op_4_bw="42">
<![CDATA[
hls_label_0:954  %tmp_i = call fastcc double @"generic_tanh<double>"(double %select_ln116) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>
</state>

<state id="186" st_id="186">

<operation id="2312" st_id="186" stage="65" lat="97">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1733" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="58" op_3_bw="26" op_4_bw="42">
<![CDATA[
hls_label_0:954  %tmp_i = call fastcc double @"generic_tanh<double>"(double %select_ln116) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>
</state>

<state id="187" st_id="187">

<operation id="2313" st_id="187" stage="64" lat="97">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1733" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="58" op_3_bw="26" op_4_bw="42">
<![CDATA[
hls_label_0:954  %tmp_i = call fastcc double @"generic_tanh<double>"(double %select_ln116) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>
</state>

<state id="188" st_id="188">

<operation id="2314" st_id="188" stage="63" lat="97">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1733" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="58" op_3_bw="26" op_4_bw="42">
<![CDATA[
hls_label_0:954  %tmp_i = call fastcc double @"generic_tanh<double>"(double %select_ln116) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>
</state>

<state id="189" st_id="189">

<operation id="2315" st_id="189" stage="62" lat="97">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1733" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="58" op_3_bw="26" op_4_bw="42">
<![CDATA[
hls_label_0:954  %tmp_i = call fastcc double @"generic_tanh<double>"(double %select_ln116) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>
</state>

<state id="190" st_id="190">

<operation id="2316" st_id="190" stage="61" lat="97">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1733" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="58" op_3_bw="26" op_4_bw="42">
<![CDATA[
hls_label_0:954  %tmp_i = call fastcc double @"generic_tanh<double>"(double %select_ln116) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>
</state>

<state id="191" st_id="191">

<operation id="2317" st_id="191" stage="60" lat="97">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1733" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="58" op_3_bw="26" op_4_bw="42">
<![CDATA[
hls_label_0:954  %tmp_i = call fastcc double @"generic_tanh<double>"(double %select_ln116) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>
</state>

<state id="192" st_id="192">

<operation id="2318" st_id="192" stage="59" lat="97">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1733" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="58" op_3_bw="26" op_4_bw="42">
<![CDATA[
hls_label_0:954  %tmp_i = call fastcc double @"generic_tanh<double>"(double %select_ln116) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>
</state>

<state id="193" st_id="193">

<operation id="2319" st_id="193" stage="58" lat="97">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1733" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="58" op_3_bw="26" op_4_bw="42">
<![CDATA[
hls_label_0:954  %tmp_i = call fastcc double @"generic_tanh<double>"(double %select_ln116) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>
</state>

<state id="194" st_id="194">

<operation id="2320" st_id="194" stage="57" lat="97">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1733" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="58" op_3_bw="26" op_4_bw="42">
<![CDATA[
hls_label_0:954  %tmp_i = call fastcc double @"generic_tanh<double>"(double %select_ln116) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>
</state>

<state id="195" st_id="195">

<operation id="2321" st_id="195" stage="56" lat="97">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1733" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="58" op_3_bw="26" op_4_bw="42">
<![CDATA[
hls_label_0:954  %tmp_i = call fastcc double @"generic_tanh<double>"(double %select_ln116) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>
</state>

<state id="196" st_id="196">

<operation id="2322" st_id="196" stage="55" lat="97">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1733" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="58" op_3_bw="26" op_4_bw="42">
<![CDATA[
hls_label_0:954  %tmp_i = call fastcc double @"generic_tanh<double>"(double %select_ln116) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>
</state>

<state id="197" st_id="197">

<operation id="2323" st_id="197" stage="54" lat="97">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1733" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="58" op_3_bw="26" op_4_bw="42">
<![CDATA[
hls_label_0:954  %tmp_i = call fastcc double @"generic_tanh<double>"(double %select_ln116) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>
</state>

<state id="198" st_id="198">

<operation id="2324" st_id="198" stage="53" lat="97">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1733" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="58" op_3_bw="26" op_4_bw="42">
<![CDATA[
hls_label_0:954  %tmp_i = call fastcc double @"generic_tanh<double>"(double %select_ln116) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>
</state>

<state id="199" st_id="199">

<operation id="2325" st_id="199" stage="52" lat="97">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1733" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="58" op_3_bw="26" op_4_bw="42">
<![CDATA[
hls_label_0:954  %tmp_i = call fastcc double @"generic_tanh<double>"(double %select_ln116) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>
</state>

<state id="200" st_id="200">

<operation id="2326" st_id="200" stage="51" lat="97">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1733" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="58" op_3_bw="26" op_4_bw="42">
<![CDATA[
hls_label_0:954  %tmp_i = call fastcc double @"generic_tanh<double>"(double %select_ln116) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>
</state>

<state id="201" st_id="201">

<operation id="2327" st_id="201" stage="50" lat="97">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1733" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="58" op_3_bw="26" op_4_bw="42">
<![CDATA[
hls_label_0:954  %tmp_i = call fastcc double @"generic_tanh<double>"(double %select_ln116) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>
</state>

<state id="202" st_id="202">

<operation id="2328" st_id="202" stage="49" lat="97">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1733" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="58" op_3_bw="26" op_4_bw="42">
<![CDATA[
hls_label_0:954  %tmp_i = call fastcc double @"generic_tanh<double>"(double %select_ln116) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>
</state>

<state id="203" st_id="203">

<operation id="2329" st_id="203" stage="48" lat="97">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1733" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="58" op_3_bw="26" op_4_bw="42">
<![CDATA[
hls_label_0:954  %tmp_i = call fastcc double @"generic_tanh<double>"(double %select_ln116) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>
</state>

<state id="204" st_id="204">

<operation id="2330" st_id="204" stage="47" lat="97">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1733" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="58" op_3_bw="26" op_4_bw="42">
<![CDATA[
hls_label_0:954  %tmp_i = call fastcc double @"generic_tanh<double>"(double %select_ln116) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>
</state>

<state id="205" st_id="205">

<operation id="2331" st_id="205" stage="46" lat="97">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1733" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="58" op_3_bw="26" op_4_bw="42">
<![CDATA[
hls_label_0:954  %tmp_i = call fastcc double @"generic_tanh<double>"(double %select_ln116) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>
</state>

<state id="206" st_id="206">

<operation id="2332" st_id="206" stage="45" lat="97">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1733" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="58" op_3_bw="26" op_4_bw="42">
<![CDATA[
hls_label_0:954  %tmp_i = call fastcc double @"generic_tanh<double>"(double %select_ln116) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>
</state>

<state id="207" st_id="207">

<operation id="2333" st_id="207" stage="44" lat="97">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1733" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="58" op_3_bw="26" op_4_bw="42">
<![CDATA[
hls_label_0:954  %tmp_i = call fastcc double @"generic_tanh<double>"(double %select_ln116) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>
</state>

<state id="208" st_id="208">

<operation id="2334" st_id="208" stage="43" lat="97">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1733" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="58" op_3_bw="26" op_4_bw="42">
<![CDATA[
hls_label_0:954  %tmp_i = call fastcc double @"generic_tanh<double>"(double %select_ln116) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>
</state>

<state id="209" st_id="209">

<operation id="2335" st_id="209" stage="42" lat="97">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1733" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="58" op_3_bw="26" op_4_bw="42">
<![CDATA[
hls_label_0:954  %tmp_i = call fastcc double @"generic_tanh<double>"(double %select_ln116) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>
</state>

<state id="210" st_id="210">

<operation id="2336" st_id="210" stage="41" lat="97">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1733" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="58" op_3_bw="26" op_4_bw="42">
<![CDATA[
hls_label_0:954  %tmp_i = call fastcc double @"generic_tanh<double>"(double %select_ln116) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>
</state>

<state id="211" st_id="211">

<operation id="2337" st_id="211" stage="40" lat="97">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1733" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="58" op_3_bw="26" op_4_bw="42">
<![CDATA[
hls_label_0:954  %tmp_i = call fastcc double @"generic_tanh<double>"(double %select_ln116) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>
</state>

<state id="212" st_id="212">

<operation id="2338" st_id="212" stage="39" lat="97">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1733" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="58" op_3_bw="26" op_4_bw="42">
<![CDATA[
hls_label_0:954  %tmp_i = call fastcc double @"generic_tanh<double>"(double %select_ln116) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>
</state>

<state id="213" st_id="213">

<operation id="2339" st_id="213" stage="38" lat="97">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1733" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="58" op_3_bw="26" op_4_bw="42">
<![CDATA[
hls_label_0:954  %tmp_i = call fastcc double @"generic_tanh<double>"(double %select_ln116) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>
</state>

<state id="214" st_id="214">

<operation id="2340" st_id="214" stage="37" lat="97">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1733" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="58" op_3_bw="26" op_4_bw="42">
<![CDATA[
hls_label_0:954  %tmp_i = call fastcc double @"generic_tanh<double>"(double %select_ln116) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>
</state>

<state id="215" st_id="215">

<operation id="2341" st_id="215" stage="36" lat="97">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1733" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="58" op_3_bw="26" op_4_bw="42">
<![CDATA[
hls_label_0:954  %tmp_i = call fastcc double @"generic_tanh<double>"(double %select_ln116) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>
</state>

<state id="216" st_id="216">

<operation id="2342" st_id="216" stage="35" lat="97">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1733" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="58" op_3_bw="26" op_4_bw="42">
<![CDATA[
hls_label_0:954  %tmp_i = call fastcc double @"generic_tanh<double>"(double %select_ln116) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>
</state>

<state id="217" st_id="217">

<operation id="2343" st_id="217" stage="34" lat="97">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1733" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="58" op_3_bw="26" op_4_bw="42">
<![CDATA[
hls_label_0:954  %tmp_i = call fastcc double @"generic_tanh<double>"(double %select_ln116) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>
</state>

<state id="218" st_id="218">

<operation id="2344" st_id="218" stage="33" lat="97">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1733" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="58" op_3_bw="26" op_4_bw="42">
<![CDATA[
hls_label_0:954  %tmp_i = call fastcc double @"generic_tanh<double>"(double %select_ln116) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>
</state>

<state id="219" st_id="219">

<operation id="2345" st_id="219" stage="32" lat="97">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1733" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="58" op_3_bw="26" op_4_bw="42">
<![CDATA[
hls_label_0:954  %tmp_i = call fastcc double @"generic_tanh<double>"(double %select_ln116) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>
</state>

<state id="220" st_id="220">

<operation id="2346" st_id="220" stage="31" lat="97">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1733" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="58" op_3_bw="26" op_4_bw="42">
<![CDATA[
hls_label_0:954  %tmp_i = call fastcc double @"generic_tanh<double>"(double %select_ln116) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>
</state>

<state id="221" st_id="221">

<operation id="2347" st_id="221" stage="30" lat="97">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1733" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="58" op_3_bw="26" op_4_bw="42">
<![CDATA[
hls_label_0:954  %tmp_i = call fastcc double @"generic_tanh<double>"(double %select_ln116) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>
</state>

<state id="222" st_id="222">

<operation id="2348" st_id="222" stage="29" lat="97">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1733" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="58" op_3_bw="26" op_4_bw="42">
<![CDATA[
hls_label_0:954  %tmp_i = call fastcc double @"generic_tanh<double>"(double %select_ln116) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>
</state>

<state id="223" st_id="223">

<operation id="2349" st_id="223" stage="28" lat="97">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1733" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="58" op_3_bw="26" op_4_bw="42">
<![CDATA[
hls_label_0:954  %tmp_i = call fastcc double @"generic_tanh<double>"(double %select_ln116) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>
</state>

<state id="224" st_id="224">

<operation id="2350" st_id="224" stage="27" lat="97">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1733" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="58" op_3_bw="26" op_4_bw="42">
<![CDATA[
hls_label_0:954  %tmp_i = call fastcc double @"generic_tanh<double>"(double %select_ln116) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>
</state>

<state id="225" st_id="225">

<operation id="2351" st_id="225" stage="26" lat="97">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1733" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="58" op_3_bw="26" op_4_bw="42">
<![CDATA[
hls_label_0:954  %tmp_i = call fastcc double @"generic_tanh<double>"(double %select_ln116) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>
</state>

<state id="226" st_id="226">

<operation id="2352" st_id="226" stage="25" lat="97">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1733" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="58" op_3_bw="26" op_4_bw="42">
<![CDATA[
hls_label_0:954  %tmp_i = call fastcc double @"generic_tanh<double>"(double %select_ln116) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>
</state>

<state id="227" st_id="227">

<operation id="2353" st_id="227" stage="24" lat="97">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1733" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="58" op_3_bw="26" op_4_bw="42">
<![CDATA[
hls_label_0:954  %tmp_i = call fastcc double @"generic_tanh<double>"(double %select_ln116) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>
</state>

<state id="228" st_id="228">

<operation id="2354" st_id="228" stage="23" lat="97">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1733" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="58" op_3_bw="26" op_4_bw="42">
<![CDATA[
hls_label_0:954  %tmp_i = call fastcc double @"generic_tanh<double>"(double %select_ln116) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>
</state>

<state id="229" st_id="229">

<operation id="2355" st_id="229" stage="22" lat="97">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1733" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="58" op_3_bw="26" op_4_bw="42">
<![CDATA[
hls_label_0:954  %tmp_i = call fastcc double @"generic_tanh<double>"(double %select_ln116) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>
</state>

<state id="230" st_id="230">

<operation id="2356" st_id="230" stage="21" lat="97">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1733" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="58" op_3_bw="26" op_4_bw="42">
<![CDATA[
hls_label_0:954  %tmp_i = call fastcc double @"generic_tanh<double>"(double %select_ln116) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>
</state>

<state id="231" st_id="231">

<operation id="2357" st_id="231" stage="20" lat="97">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1733" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="58" op_3_bw="26" op_4_bw="42">
<![CDATA[
hls_label_0:954  %tmp_i = call fastcc double @"generic_tanh<double>"(double %select_ln116) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>
</state>

<state id="232" st_id="232">

<operation id="2358" st_id="232" stage="19" lat="97">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1733" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="58" op_3_bw="26" op_4_bw="42">
<![CDATA[
hls_label_0:954  %tmp_i = call fastcc double @"generic_tanh<double>"(double %select_ln116) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>
</state>

<state id="233" st_id="233">

<operation id="2359" st_id="233" stage="18" lat="97">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1733" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="58" op_3_bw="26" op_4_bw="42">
<![CDATA[
hls_label_0:954  %tmp_i = call fastcc double @"generic_tanh<double>"(double %select_ln116) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>
</state>

<state id="234" st_id="234">

<operation id="2360" st_id="234" stage="17" lat="97">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1733" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="58" op_3_bw="26" op_4_bw="42">
<![CDATA[
hls_label_0:954  %tmp_i = call fastcc double @"generic_tanh<double>"(double %select_ln116) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>
</state>

<state id="235" st_id="235">

<operation id="2361" st_id="235" stage="16" lat="97">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1733" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="58" op_3_bw="26" op_4_bw="42">
<![CDATA[
hls_label_0:954  %tmp_i = call fastcc double @"generic_tanh<double>"(double %select_ln116) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>
</state>

<state id="236" st_id="236">

<operation id="2362" st_id="236" stage="15" lat="97">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1733" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="58" op_3_bw="26" op_4_bw="42">
<![CDATA[
hls_label_0:954  %tmp_i = call fastcc double @"generic_tanh<double>"(double %select_ln116) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>
</state>

<state id="237" st_id="237">

<operation id="2363" st_id="237" stage="14" lat="97">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1733" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="58" op_3_bw="26" op_4_bw="42">
<![CDATA[
hls_label_0:954  %tmp_i = call fastcc double @"generic_tanh<double>"(double %select_ln116) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>
</state>

<state id="238" st_id="238">

<operation id="2364" st_id="238" stage="13" lat="97">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1733" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="58" op_3_bw="26" op_4_bw="42">
<![CDATA[
hls_label_0:954  %tmp_i = call fastcc double @"generic_tanh<double>"(double %select_ln116) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>
</state>

<state id="239" st_id="239">

<operation id="2365" st_id="239" stage="12" lat="97">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1733" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="58" op_3_bw="26" op_4_bw="42">
<![CDATA[
hls_label_0:954  %tmp_i = call fastcc double @"generic_tanh<double>"(double %select_ln116) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>
</state>

<state id="240" st_id="240">

<operation id="2366" st_id="240" stage="11" lat="97">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1733" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="58" op_3_bw="26" op_4_bw="42">
<![CDATA[
hls_label_0:954  %tmp_i = call fastcc double @"generic_tanh<double>"(double %select_ln116) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>
</state>

<state id="241" st_id="241">

<operation id="2367" st_id="241" stage="10" lat="97">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1733" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="58" op_3_bw="26" op_4_bw="42">
<![CDATA[
hls_label_0:954  %tmp_i = call fastcc double @"generic_tanh<double>"(double %select_ln116) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>
</state>

<state id="242" st_id="242">

<operation id="2368" st_id="242" stage="9" lat="97">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1733" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="58" op_3_bw="26" op_4_bw="42">
<![CDATA[
hls_label_0:954  %tmp_i = call fastcc double @"generic_tanh<double>"(double %select_ln116) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>
</state>

<state id="243" st_id="243">

<operation id="2369" st_id="243" stage="8" lat="97">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1733" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="58" op_3_bw="26" op_4_bw="42">
<![CDATA[
hls_label_0:954  %tmp_i = call fastcc double @"generic_tanh<double>"(double %select_ln116) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>
</state>

<state id="244" st_id="244">

<operation id="2370" st_id="244" stage="7" lat="97">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1733" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="58" op_3_bw="26" op_4_bw="42">
<![CDATA[
hls_label_0:954  %tmp_i = call fastcc double @"generic_tanh<double>"(double %select_ln116) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>
</state>

<state id="245" st_id="245">

<operation id="2371" st_id="245" stage="6" lat="97">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1733" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="58" op_3_bw="26" op_4_bw="42">
<![CDATA[
hls_label_0:954  %tmp_i = call fastcc double @"generic_tanh<double>"(double %select_ln116) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>
</state>

<state id="246" st_id="246">

<operation id="2372" st_id="246" stage="5" lat="97">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1733" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="58" op_3_bw="26" op_4_bw="42">
<![CDATA[
hls_label_0:954  %tmp_i = call fastcc double @"generic_tanh<double>"(double %select_ln116) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>
</state>

<state id="247" st_id="247">

<operation id="2373" st_id="247" stage="4" lat="97">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1733" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="58" op_3_bw="26" op_4_bw="42">
<![CDATA[
hls_label_0:954  %tmp_i = call fastcc double @"generic_tanh<double>"(double %select_ln116) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>
</state>

<state id="248" st_id="248">

<operation id="2374" st_id="248" stage="3" lat="97">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1733" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="58" op_3_bw="26" op_4_bw="42">
<![CDATA[
hls_label_0:954  %tmp_i = call fastcc double @"generic_tanh<double>"(double %select_ln116) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>
</state>

<state id="249" st_id="249">

<operation id="2375" st_id="249" stage="2" lat="97">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1733" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="58" op_3_bw="26" op_4_bw="42">
<![CDATA[
hls_label_0:954  %tmp_i = call fastcc double @"generic_tanh<double>"(double %select_ln116) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>
</state>

<state id="250" st_id="250">

<operation id="2376" st_id="250" stage="1" lat="97">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1733" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="58" op_3_bw="26" op_4_bw="42">
<![CDATA[
hls_label_0:954  %tmp_i = call fastcc double @"generic_tanh<double>"(double %select_ln116) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>
</state>

<state id="251" st_id="251">

<operation id="2377" st_id="251" stage="2" lat="2">
<core>Double2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1734" bw="32" op_0_bw="64">
<![CDATA[
hls_label_0:955  %temp3 = fptrunc double %tmp_i to float

]]></Node>
<StgValue><ssdm name="temp3"/></StgValue>
</operation>
</state>

<state id="252" st_id="252">

<operation id="2378" st_id="252" stage="1" lat="2">
<core>Double2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1734" bw="32" op_0_bw="64">
<![CDATA[
hls_label_0:955  %temp3 = fptrunc double %tmp_i to float

]]></Node>
<StgValue><ssdm name="temp3"/></StgValue>
</operation>
</state>

<state id="253" st_id="253">

<operation id="2379" st_id="253" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1735" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:956  %v_assign_5 = fmul float %temp_1, %temp3

]]></Node>
<StgValue><ssdm name="v_assign_5"/></StgValue>
</operation>
</state>

<state id="254" st_id="254">

<operation id="2380" st_id="254" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1735" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:956  %v_assign_5 = fmul float %temp_1, %temp3

]]></Node>
<StgValue><ssdm name="v_assign_5"/></StgValue>
</operation>
</state>

<state id="255" st_id="255">

<operation id="2381" st_id="255" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1735" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:956  %v_assign_5 = fmul float %temp_1, %temp3

]]></Node>
<StgValue><ssdm name="v_assign_5"/></StgValue>
</operation>
</state>

<state id="256" st_id="256">

<operation id="2382" st_id="256" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1735" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:956  %v_assign_5 = fmul float %temp_1, %temp3

]]></Node>
<StgValue><ssdm name="v_assign_5"/></StgValue>
</operation>
</state>

<state id="257" st_id="257">

<operation id="2383" st_id="257" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1736" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:957  %d_assign_s = fpext float %v_assign_5 to double

]]></Node>
<StgValue><ssdm name="d_assign_s"/></StgValue>
</operation>
</state>

<state id="258" st_id="258">

<operation id="2384" st_id="258" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1736" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:957  %d_assign_s = fpext float %v_assign_5 to double

]]></Node>
<StgValue><ssdm name="d_assign_s"/></StgValue>
</operation>

<operation id="2385" st_id="258" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1737" bw="64" op_0_bw="64">
<![CDATA[
hls_label_0:958  %ireg_V_5 = bitcast double %d_assign_s to i64

]]></Node>
<StgValue><ssdm name="ireg_V_5"/></StgValue>
</operation>

<operation id="2386" st_id="258" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1738" bw="63" op_0_bw="64">
<![CDATA[
hls_label_0:959  %trunc_ln556_5 = trunc i64 %ireg_V_5 to i63

]]></Node>
<StgValue><ssdm name="trunc_ln556_5"/></StgValue>
</operation>

<operation id="2387" st_id="258" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1739" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
hls_label_0:960  %p_Result_257 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_5, i32 63)

]]></Node>
<StgValue><ssdm name="p_Result_257"/></StgValue>
</operation>

<operation id="2388" st_id="258" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1740" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_0:961  %exp_tmp_V_5 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_5, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="exp_tmp_V_5"/></StgValue>
</operation>

<operation id="2389" st_id="258" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1743" bw="52" op_0_bw="64">
<![CDATA[
hls_label_0:964  %trunc_ln565_5 = trunc i64 %ireg_V_5 to i52

]]></Node>
<StgValue><ssdm name="trunc_ln565_5"/></StgValue>
</operation>
</state>

<state id="259" st_id="259">

<operation id="2390" st_id="259" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1741" bw="12" op_0_bw="11">
<![CDATA[
hls_label_0:962  %zext_ln461_5 = zext i11 %exp_tmp_V_5 to i12

]]></Node>
<StgValue><ssdm name="zext_ln461_5"/></StgValue>
</operation>

<operation id="2391" st_id="259" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1742" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_0:963  %exp_V_5 = add i12 -1023, %zext_ln461_5

]]></Node>
<StgValue><ssdm name="exp_V_5"/></StgValue>
</operation>

<operation id="2392" st_id="259" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1744" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
hls_label_0:965  %tmp_65 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565_5)

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="2393" st_id="259" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1745" bw="54" op_0_bw="53">
<![CDATA[
hls_label_0:966  %p_Result_258 = zext i53 %tmp_65 to i54

]]></Node>
<StgValue><ssdm name="p_Result_258"/></StgValue>
</operation>

<operation id="2394" st_id="259" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="p_Result_257" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1746" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
hls_label_0:967  %man_V_22 = sub i54 0, %p_Result_258

]]></Node>
<StgValue><ssdm name="man_V_22"/></StgValue>
</operation>

<operation id="2395" st_id="259" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1747" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
hls_label_0:968  %p_Val2_235 = select i1 %p_Result_257, i54 %man_V_22, i54 %p_Result_258

]]></Node>
<StgValue><ssdm name="p_Val2_235"/></StgValue>
</operation>

<operation id="2396" st_id="259" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1748" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
hls_label_0:969  %icmp_ln571_5 = icmp eq i63 %trunc_ln556_5, 0

]]></Node>
<StgValue><ssdm name="icmp_ln571_5"/></StgValue>
</operation>

<operation id="2397" st_id="259" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1749" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_0:970  %F2_5 = sub i12 1075, %zext_ln461_5

]]></Node>
<StgValue><ssdm name="F2_5"/></StgValue>
</operation>

<operation id="2398" st_id="259" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1750" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_0:971  %QUAN_INC_5 = icmp sgt i12 %F2_5, 12

]]></Node>
<StgValue><ssdm name="QUAN_INC_5"/></StgValue>
</operation>

<operation id="2399" st_id="259" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1751" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_0:972  %add_ln581_5 = add i12 -12, %F2_5

]]></Node>
<StgValue><ssdm name="add_ln581_5"/></StgValue>
</operation>

<operation id="2400" st_id="259" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1752" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_0:973  %sub_ln581_5 = sub i12 12, %F2_5

]]></Node>
<StgValue><ssdm name="sub_ln581_5"/></StgValue>
</operation>

<operation id="2401" st_id="259" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1753" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_0:974  %sh_amt_5 = select i1 %QUAN_INC_5, i12 %add_ln581_5, i12 %sub_ln581_5

]]></Node>
<StgValue><ssdm name="sh_amt_5"/></StgValue>
</operation>

<operation id="2402" st_id="259" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1756" bw="16" op_0_bw="54">
<![CDATA[
hls_label_0:977  %trunc_ln583_5 = trunc i54 %p_Val2_235 to i16

]]></Node>
<StgValue><ssdm name="trunc_ln583_5"/></StgValue>
</operation>

<operation id="2403" st_id="259" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1757" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_0:978  %icmp_ln585_5 = icmp ult i12 %sh_amt_5, 54

]]></Node>
<StgValue><ssdm name="icmp_ln585_5"/></StgValue>
</operation>

<operation id="2404" st_id="259" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1758" bw="8" op_0_bw="8" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_0:979  %tmp_367 = call i8 @_ssdm_op_PartSelect.i8.i12.i32.i32(i12 %sh_amt_5, i32 4, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_367"/></StgValue>
</operation>

<operation id="2405" st_id="259" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1759" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_0:980  %icmp_ln603_5 = icmp eq i8 %tmp_367, 0

]]></Node>
<StgValue><ssdm name="icmp_ln603_5"/></StgValue>
</operation>

<operation id="2406" st_id="259" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1769" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_0:990  %icmp_ln591_5 = icmp sgt i12 %add_ln581_5, 54

]]></Node>
<StgValue><ssdm name="icmp_ln591_5"/></StgValue>
</operation>

<operation id="2407" st_id="259" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1794" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_0:1015  %tmp379_cast_cast = select i1 %QUAN_INC_5, i12 2, i12 1

]]></Node>
<StgValue><ssdm name="tmp379_cast_cast"/></StgValue>
</operation>

<operation id="2408" st_id="259" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1795" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_0:1016  %empty_300 = add i12 %exp_V_5, %tmp379_cast_cast

]]></Node>
<StgValue><ssdm name="empty_300"/></StgValue>
</operation>

<operation id="2409" st_id="259" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1796" bw="10" op_0_bw="10" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_0:1017  %tmp_371 = call i10 @_ssdm_op_PartSelect.i10.i12.i32.i32(i12 %empty_300, i32 2, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_371"/></StgValue>
</operation>

<operation id="2410" st_id="259" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1800" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_0:1021  %pos2_5 = add i12 5, %F2_5

]]></Node>
<StgValue><ssdm name="pos2_5"/></StgValue>
</operation>

<operation id="2411" st_id="259" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1811" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
hls_label_0:1032  %tmp_374 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %pos2_5, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_374"/></StgValue>
</operation>
</state>

<state id="260" st_id="260">

<operation id="2412" st_id="260" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1754" bw="32" op_0_bw="12">
<![CDATA[
hls_label_0:975  %sext_ln581_5 = sext i12 %sh_amt_5 to i32

]]></Node>
<StgValue><ssdm name="sext_ln581_5"/></StgValue>
</operation>

<operation id="2413" st_id="260" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1755" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_0:976  %icmp_ln582_6 = icmp eq i12 %F2_5, 12

]]></Node>
<StgValue><ssdm name="icmp_ln582_6"/></StgValue>
</operation>

<operation id="2414" st_id="260" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="icmp_ln585_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1760" bw="54" op_0_bw="32">
<![CDATA[
hls_label_0:981  %zext_ln586_5 = zext i32 %sext_ln581_5 to i54

]]></Node>
<StgValue><ssdm name="zext_ln586_5"/></StgValue>
</operation>

<operation id="2415" st_id="260" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="icmp_ln585_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1761" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
hls_label_0:982  %ashr_ln586_5 = ashr i54 %p_Val2_235, %zext_ln586_5

]]></Node>
<StgValue><ssdm name="ashr_ln586_5"/></StgValue>
</operation>

<operation id="2416" st_id="260" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="icmp_ln585_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1762" bw="16" op_0_bw="54">
<![CDATA[
hls_label_0:983  %trunc_ln586_5 = trunc i54 %ashr_ln586_5 to i16

]]></Node>
<StgValue><ssdm name="trunc_ln586_5"/></StgValue>
</operation>

<operation id="2417" st_id="260" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="icmp_ln585_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1763" bw="32" op_0_bw="32">
<![CDATA[
hls_label_0:984  %bitcast_ln696_6 = bitcast float %v_assign_5 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln696_6"/></StgValue>
</operation>

<operation id="2418" st_id="260" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="icmp_ln585_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1764" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_0:985  %tmp_368 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln696_6, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_368"/></StgValue>
</operation>

<operation id="2419" st_id="260" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="icmp_ln585_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1765" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_0:986  %select_ln588_5 = select i1 %tmp_368, i16 -1, i16 0

]]></Node>
<StgValue><ssdm name="select_ln588_5"/></StgValue>
</operation>

<operation id="2420" st_id="260" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1768" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_0:989  %p_Val2_173 = select i1 %icmp_ln585_5, i16 %trunc_ln586_5, i16 %select_ln588_5

]]></Node>
<StgValue><ssdm name="p_Val2_173"/></StgValue>
</operation>

<operation id="2421" st_id="260" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="icmp_ln591_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1770" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_0:991  %add_ln591_5 = add i12 -13, %F2_5

]]></Node>
<StgValue><ssdm name="add_ln591_5"/></StgValue>
</operation>

<operation id="2422" st_id="260" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="icmp_ln591_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1771" bw="32" op_0_bw="12">
<![CDATA[
hls_label_0:992  %sext_ln591_5 = sext i12 %add_ln591_5 to i32

]]></Node>
<StgValue><ssdm name="sext_ln591_5"/></StgValue>
</operation>

<operation id="2423" st_id="260" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="icmp_ln591_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1772" bw="1" op_0_bw="1" op_1_bw="54" op_2_bw="32">
<![CDATA[
hls_label_0:993  %p_Result_10 = call i1 @_ssdm_op_BitSelect.i1.i54.i32(i54 %p_Val2_235, i32 %sext_ln591_5) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_10"/></StgValue>
</operation>

<operation id="2424" st_id="260" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1773" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_0:994  %qb_5 = select i1 %icmp_ln591_5, i1 %p_Result_257, i1 %p_Result_10

]]></Node>
<StgValue><ssdm name="qb_5"/></StgValue>
</operation>

<operation id="2425" st_id="260" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1774" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_0:995  %p_Result_259 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_173, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_259"/></StgValue>
</operation>

<operation id="2426" st_id="260" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1775" bw="16" op_0_bw="1">
<![CDATA[
hls_label_0:996  %zext_ln415_5 = zext i1 %qb_5 to i16

]]></Node>
<StgValue><ssdm name="zext_ln415_5"/></StgValue>
</operation>

<operation id="2427" st_id="260" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1776" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_0:997  %p_Val2_174 = add i16 %zext_ln415_5, %p_Val2_173

]]></Node>
<StgValue><ssdm name="p_Val2_174"/></StgValue>
</operation>

<operation id="2428" st_id="260" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1777" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_0:998  %tmp_370 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_174, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_370"/></StgValue>
</operation>

<operation id="2429" st_id="260" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1778" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:999  %xor_ln416_17 = xor i1 %tmp_370, true

]]></Node>
<StgValue><ssdm name="xor_ln416_17"/></StgValue>
</operation>

<operation id="2430" st_id="260" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1779" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_0:1000  %select_ln582_5 = select i1 %icmp_ln582_6, i16 %trunc_ln583_5, i16 0

]]></Node>
<StgValue><ssdm name="select_ln582_5"/></StgValue>
</operation>

<operation id="2431" st_id="260" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1780" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:1001  %xor_ln582_5 = xor i1 %icmp_ln582_6, true

]]></Node>
<StgValue><ssdm name="xor_ln582_5"/></StgValue>
</operation>

<operation id="2432" st_id="260" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1781" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:1002  %and_ln578_5 = and i1 %QUAN_INC_5, %xor_ln582_5

]]></Node>
<StgValue><ssdm name="and_ln578_5"/></StgValue>
</operation>

<operation id="2433" st_id="260" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1782" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:1003  %and_ln403_21 = and i1 %and_ln578_5, %p_Result_259

]]></Node>
<StgValue><ssdm name="and_ln403_21"/></StgValue>
</operation>

<operation id="2434" st_id="260" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1783" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_0:1004  %select_ln403_13 = select i1 %and_ln403_21, i16 %p_Val2_174, i16 %select_ln582_5

]]></Node>
<StgValue><ssdm name="select_ln403_13"/></StgValue>
</operation>

<operation id="2435" st_id="260" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1784" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:1005  %xor_ln403_5 = xor i1 %p_Result_259, true

]]></Node>
<StgValue><ssdm name="xor_ln403_5"/></StgValue>
</operation>

<operation id="2436" st_id="260" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1785" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:1006  %and_ln403_22 = and i1 %and_ln578_5, %xor_ln403_5

]]></Node>
<StgValue><ssdm name="and_ln403_22"/></StgValue>
</operation>

<operation id="2437" st_id="260" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1786" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_0:1007  %select_ln403_14 = select i1 %and_ln403_22, i16 %p_Val2_174, i16 %select_ln403_13

]]></Node>
<StgValue><ssdm name="select_ln403_14"/></StgValue>
</operation>

<operation id="2438" st_id="260" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1787" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_0:1008  %icmp_ln578_10 = icmp slt i12 %F2_5, 12

]]></Node>
<StgValue><ssdm name="icmp_ln578_10"/></StgValue>
</operation>

<operation id="2439" st_id="260" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1788" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:1009  %and_ln603_21 = and i1 %icmp_ln578_10, %icmp_ln603_5

]]></Node>
<StgValue><ssdm name="and_ln603_21"/></StgValue>
</operation>

<operation id="2440" st_id="260" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1790" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:1011  %and_ln403_23 = and i1 %and_ln403_21, %xor_ln416_17

]]></Node>
<StgValue><ssdm name="and_ln403_23"/></StgValue>
</operation>

<operation id="2441" st_id="260" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1791" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:1012  %and_ln603_22 = and i1 %icmp_ln578_10, %icmp_ln603_5

]]></Node>
<StgValue><ssdm name="and_ln603_22"/></StgValue>
</operation>

<operation id="2442" st_id="260" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1792" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:1013  %xor_ln603_5 = xor i1 %and_ln603_22, true

]]></Node>
<StgValue><ssdm name="xor_ln603_5"/></StgValue>
</operation>

<operation id="2443" st_id="260" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1793" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:1014  %and_ln603_23 = and i1 %and_ln403_23, %xor_ln603_5

]]></Node>
<StgValue><ssdm name="and_ln603_23"/></StgValue>
</operation>

<operation id="2444" st_id="260" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1797" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
hls_label_0:1018  %icmp318 = icmp sgt i10 %tmp_371, 0

]]></Node>
<StgValue><ssdm name="icmp318"/></StgValue>
</operation>

<operation id="2445" st_id="260" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1798" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_0:1019  %pos1_5 = add i12 4, %F2_5

]]></Node>
<StgValue><ssdm name="pos1_5"/></StgValue>
</operation>

<operation id="2446" st_id="260" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1799" bw="32" op_0_bw="12">
<![CDATA[
hls_label_0:1020  %sext_ln618_5 = sext i12 %pos1_5 to i32

]]></Node>
<StgValue><ssdm name="sext_ln618_5"/></StgValue>
</operation>

<operation id="2447" st_id="260" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1801" bw="32" op_0_bw="12">
<![CDATA[
hls_label_0:1022  %sext_ln619_5 = sext i12 %pos2_5 to i32

]]></Node>
<StgValue><ssdm name="sext_ln619_5"/></StgValue>
</operation>

<operation id="2448" st_id="260" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1803" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_0:1024  %icmp_ln621_5 = icmp slt i12 %pos1_5, 54

]]></Node>
<StgValue><ssdm name="icmp_ln621_5"/></StgValue>
</operation>

<operation id="2449" st_id="260" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1804" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
hls_label_0:1025  %tmp_373 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %pos1_5, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_373"/></StgValue>
</operation>

<operation id="2450" st_id="260" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1805" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:1026  %xor_ln621_10 = xor i1 %tmp_373, true

]]></Node>
<StgValue><ssdm name="xor_ln621_10"/></StgValue>
</operation>

<operation id="2451" st_id="260" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1806" bw="54" op_0_bw="32">
<![CDATA[
hls_label_0:1027  %zext_ln623_5 = zext i32 %sext_ln618_5 to i54

]]></Node>
<StgValue><ssdm name="zext_ln623_5"/></StgValue>
</operation>

<operation id="2452" st_id="260" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1807" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
hls_label_0:1028  %ashr_ln623_5 = ashr i54 %p_Val2_235, %zext_ln623_5

]]></Node>
<StgValue><ssdm name="ashr_ln623_5"/></StgValue>
</operation>

<operation id="2453" st_id="260" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1808" bw="1" op_0_bw="54">
<![CDATA[
hls_label_0:1029  %lD_5 = trunc i54 %ashr_ln623_5 to i1

]]></Node>
<StgValue><ssdm name="lD_5"/></StgValue>
</operation>

<operation id="2454" st_id="260" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1809" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:1030  %and_ln621_29 = and i1 %lD_5, %xor_ln621_10

]]></Node>
<StgValue><ssdm name="and_ln621_29"/></StgValue>
</operation>

<operation id="2455" st_id="260" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1810" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:1031  %Range1_all_ones_22 = and i1 %and_ln621_29, %icmp_ln621_5

]]></Node>
<StgValue><ssdm name="Range1_all_ones_22"/></StgValue>
</operation>

<operation id="2456" st_id="260" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1813" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_0:1034  %icmp_ln631_5 = icmp slt i12 %pos2_5, 54

]]></Node>
<StgValue><ssdm name="icmp_ln631_5"/></StgValue>
</operation>

<operation id="2457" st_id="260" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1815" bw="54" op_0_bw="32">
<![CDATA[
hls_label_0:1036  %zext_ln635_5 = zext i32 %sext_ln619_5 to i54

]]></Node>
<StgValue><ssdm name="zext_ln635_5"/></StgValue>
</operation>

<operation id="2458" st_id="260" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1816" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
hls_label_0:1037  %Range2_V_14 = lshr i54 %p_Val2_235, %zext_ln635_5

]]></Node>
<StgValue><ssdm name="Range2_V_14"/></StgValue>
</operation>

<operation id="2459" st_id="260" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1817" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
hls_label_0:1038  %r_V_17 = lshr i54 -1, %zext_ln635_5

]]></Node>
<StgValue><ssdm name="r_V_17"/></StgValue>
</operation>

<operation id="2460" st_id="260" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1818" bw="1" op_0_bw="54" op_1_bw="54">
<![CDATA[
hls_label_0:1039  %Range2_all_ones_26 = icmp eq i54 %Range2_V_14, %r_V_17

]]></Node>
<StgValue><ssdm name="Range2_all_ones_26"/></StgValue>
</operation>

<operation id="2461" st_id="260" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1822" bw="1" op_0_bw="54" op_1_bw="54">
<![CDATA[
hls_label_0:1043  %icmp_ln641_5 = icmp eq i54 %Range2_V_14, 0

]]></Node>
<StgValue><ssdm name="icmp_ln641_5"/></StgValue>
</operation>

<operation id="2462" st_id="260" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1825" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_0:1046  %icmp_ln642_5 = icmp eq i12 %pos2_5, 54

]]></Node>
<StgValue><ssdm name="icmp_ln642_5"/></StgValue>
</operation>

<operation id="2463" st_id="260" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1826" bw="1" op_0_bw="54" op_1_bw="54">
<![CDATA[
hls_label_0:1047  %Range1_all_zeros_18 = icmp eq i54 %p_Val2_235, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_18"/></StgValue>
</operation>

<operation id="2464" st_id="260" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1828" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:1049  %xor_ln639_9 = xor i1 %icmp_ln631_5, true

]]></Node>
<StgValue><ssdm name="xor_ln639_9"/></StgValue>
</operation>

<operation id="2465" st_id="260" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1829" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:1050  %or_ln639_5 = or i1 %tmp_373, %xor_ln639_9

]]></Node>
<StgValue><ssdm name="or_ln639_5"/></StgValue>
</operation>

<operation id="2466" st_id="260" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1830" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:1051  %and_ln642_5 = and i1 %icmp_ln642_5, %or_ln639_5

]]></Node>
<StgValue><ssdm name="and_ln642_5"/></StgValue>
</operation>

<operation id="2467" st_id="260" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1836" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:1057  %xor_ln652_19 = xor i1 %and_ln403_21, true

]]></Node>
<StgValue><ssdm name="xor_ln652_19"/></StgValue>
</operation>

<operation id="2468" st_id="260" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1837" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:1058  %or_ln652_24 = or i1 %tmp_370, %xor_ln652_19

]]></Node>
<StgValue><ssdm name="or_ln652_24"/></StgValue>
</operation>

<operation id="2469" st_id="260" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1838" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:1059  %or_ln652_19 = or i1 %and_ln603_21, %or_ln652_24

]]></Node>
<StgValue><ssdm name="or_ln652_19"/></StgValue>
</operation>
</state>

<state id="261" st_id="261">

<operation id="2470" st_id="261" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1812" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:1033  %xor_ln631_5 = xor i1 %tmp_374, true

]]></Node>
<StgValue><ssdm name="xor_ln631_5"/></StgValue>
</operation>

<operation id="2471" st_id="261" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1814" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:1035  %and_ln631_5 = and i1 %icmp_ln631_5, %xor_ln631_5

]]></Node>
<StgValue><ssdm name="and_ln631_5"/></StgValue>
</operation>

<operation id="2472" st_id="261" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1819" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_0:1040  %select_ln631_5 = select i1 %and_ln631_5, i1 %Range2_all_ones_26, i1 %xor_ln631_5

]]></Node>
<StgValue><ssdm name="select_ln631_5"/></StgValue>
</operation>

<operation id="2473" st_id="261" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1820" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:1041  %and_ln639_5 = and i1 %icmp_ln631_5, %xor_ln621_10

]]></Node>
<StgValue><ssdm name="and_ln639_5"/></StgValue>
</operation>

<operation id="2474" st_id="261" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1821" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:1042  %Range1_all_ones_21 = and i1 %select_ln631_5, %Range1_all_ones_22

]]></Node>
<StgValue><ssdm name="Range1_all_ones_21"/></StgValue>
</operation>

<operation id="2475" st_id="261" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1823" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:1044  %Range1_all_zeros_17 = xor i1 %Range1_all_ones_22, true

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_17"/></StgValue>
</operation>

<operation id="2476" st_id="261" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="and_ln603_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1824" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:1045  %and_ln641_5 = and i1 %icmp_ln641_5, %Range1_all_zeros_17

]]></Node>
<StgValue><ssdm name="and_ln641_5"/></StgValue>
</operation>

<operation id="2477" st_id="261" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="and_ln642_5" val="0"/>
<literal name="and_ln603_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1827" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:1048  %or_ln645_5 = or i1 %Range1_all_zeros_18, %xor_ln621_10

]]></Node>
<StgValue><ssdm name="or_ln645_5"/></StgValue>
</operation>

<operation id="2478" st_id="261" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1831" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_0:1052  %select_ln642_13 = select i1 %and_ln642_5, i1 %Range1_all_ones_22, i1 %xor_ln621_10

]]></Node>
<StgValue><ssdm name="select_ln642_13"/></StgValue>
</operation>

<operation id="2479" st_id="261" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1832" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_0:1053  %select_ln639_13 = select i1 %and_ln639_5, i1 %Range1_all_ones_21, i1 %select_ln642_13

]]></Node>
<StgValue><ssdm name="select_ln639_13"/></StgValue>
</operation>

<operation id="2480" st_id="261" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="and_ln603_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1833" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_0:1054  %select_ln642_14 = select i1 %and_ln642_5, i1 %Range1_all_zeros_17, i1 %or_ln645_5

]]></Node>
<StgValue><ssdm name="select_ln642_14"/></StgValue>
</operation>

<operation id="2481" st_id="261" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="and_ln603_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1834" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_0:1055  %select_ln639_14 = select i1 %and_ln639_5, i1 %and_ln641_5, i1 %select_ln642_14

]]></Node>
<StgValue><ssdm name="select_ln639_14"/></StgValue>
</operation>

<operation id="2482" st_id="261" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1835" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_0:1056  %deleted_zeros_9 = select i1 %and_ln603_23, i1 %select_ln639_13, i1 %select_ln639_14

]]></Node>
<StgValue><ssdm name="deleted_zeros_9"/></StgValue>
</operation>

<operation id="2483" st_id="261" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1839" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:1060  %xor_ln652_14 = xor i1 %select_ln631_5, true

]]></Node>
<StgValue><ssdm name="xor_ln652_14"/></StgValue>
</operation>

<operation id="2484" st_id="261" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1840" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:1061  %or_ln652_13 = or i1 %or_ln652_19, %xor_ln652_14

]]></Node>
<StgValue><ssdm name="or_ln652_13"/></StgValue>
</operation>

<operation id="2485" st_id="261" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1841" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:1062  %and_ln652_5 = and i1 %select_ln639_13, %or_ln652_19

]]></Node>
<StgValue><ssdm name="and_ln652_5"/></StgValue>
</operation>

<operation id="2486" st_id="261" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1842" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
hls_label_0:1063  %tmp_375 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %pos1_5, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_375"/></StgValue>
</operation>

<operation id="2487" st_id="261" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1843" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:1064  %or_ln652_14 = or i1 %tmp_375, %Range1_all_zeros_17

]]></Node>
<StgValue><ssdm name="or_ln652_14"/></StgValue>
</operation>

<operation id="2488" st_id="261" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1844" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_0:1065  %deleted_ones_13 = select i1 %or_ln652_13, i1 %and_ln652_5, i1 %or_ln652_14

]]></Node>
<StgValue><ssdm name="deleted_ones_13"/></StgValue>
</operation>

<operation id="2489" st_id="261" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1853" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:1074  %xor_ln658_13 = xor i1 %deleted_zeros_9, true

]]></Node>
<StgValue><ssdm name="xor_ln658_13"/></StgValue>
</operation>
</state>

<state id="262" st_id="262">
</state>

<state id="263" st_id="263">
</state>

<state id="264" st_id="264">

<operation id="2490" st_id="264" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="and_ln603_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1766" bw="16" op_0_bw="32">
<![CDATA[
hls_label_0:987  %sext_ln581_5cast = trunc i32 %sext_ln581_5 to i16

]]></Node>
<StgValue><ssdm name="sext_ln581_5cast"/></StgValue>
</operation>

<operation id="2491" st_id="264" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="and_ln603_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1767" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_0:988  %shl_ln604_5 = shl i16 %trunc_ln583_5, %sext_ln581_5cast

]]></Node>
<StgValue><ssdm name="shl_ln604_5"/></StgValue>
</operation>

<operation id="2492" st_id="264" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1789" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_0:1010  %p_Val2_175 = select i1 %and_ln603_21, i16 %shl_ln604_5, i16 %select_ln403_14

]]></Node>
<StgValue><ssdm name="p_Val2_175"/></StgValue>
</operation>

<operation id="2493" st_id="264" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1802" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_0:1023  %p_Result_260 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_175, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_260"/></StgValue>
</operation>

<operation id="2494" st_id="264" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1845" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:1066  %and_ln654_5 = and i1 %and_ln603_23, %select_ln639_13

]]></Node>
<StgValue><ssdm name="and_ln654_5"/></StgValue>
</operation>

<operation id="2495" st_id="264" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1846" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:1067  %empty_301 = xor i1 %and_ln654_5, true

]]></Node>
<StgValue><ssdm name="empty_301"/></StgValue>
</operation>

<operation id="2496" st_id="264" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1847" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:1068  %xor_ln621_5 = xor i1 %icmp_ln621_5, true

]]></Node>
<StgValue><ssdm name="xor_ln621_5"/></StgValue>
</operation>

<operation id="2497" st_id="264" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1848" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:1069  %or_ln557_5 = or i1 %deleted_ones_13, %xor_ln621_5

]]></Node>
<StgValue><ssdm name="or_ln557_5"/></StgValue>
</operation>

<operation id="2498" st_id="264" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1849" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:1070  %and_ln621_31 = and i1 %p_Result_260, %xor_ln621_5

]]></Node>
<StgValue><ssdm name="and_ln621_31"/></StgValue>
</operation>

<operation id="2499" st_id="264" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1850" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:1071  %and_ln621_32 = and i1 %and_ln621_31, %p_Result_257

]]></Node>
<StgValue><ssdm name="and_ln621_32"/></StgValue>
</operation>

<operation id="2500" st_id="264" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1851" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:1072  %and_ln557_5 = and i1 %icmp_ln621_5, %p_Result_257

]]></Node>
<StgValue><ssdm name="and_ln557_5"/></StgValue>
</operation>

<operation id="2501" st_id="264" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1852" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_0:1073  %select_ln557_5 = select i1 %and_ln557_5, i1 %empty_301, i1 %and_ln621_32

]]></Node>
<StgValue><ssdm name="select_ln557_5"/></StgValue>
</operation>

<operation id="2502" st_id="264" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1854" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:1075  %and_ln658_13 = and i1 %icmp_ln621_5, %xor_ln658_13

]]></Node>
<StgValue><ssdm name="and_ln658_13"/></StgValue>
</operation>

<operation id="2503" st_id="264" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1855" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:1076  %or_ln658_5 = or i1 %p_Result_260, %and_ln658_13

]]></Node>
<StgValue><ssdm name="or_ln658_5"/></StgValue>
</operation>

<operation id="2504" st_id="264" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1856" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:1077  %xor_ln658_14 = xor i1 %p_Result_257, true

]]></Node>
<StgValue><ssdm name="xor_ln658_14"/></StgValue>
</operation>

<operation id="2505" st_id="264" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1857" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:1078  %overflow_13 = and i1 %or_ln658_5, %xor_ln658_14

]]></Node>
<StgValue><ssdm name="overflow_13"/></StgValue>
</operation>

<operation id="2506" st_id="264" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1858" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:1079  %and_ln659_13 = and i1 %p_Result_260, %or_ln557_5

]]></Node>
<StgValue><ssdm name="and_ln659_13"/></StgValue>
</operation>

<operation id="2507" st_id="264" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1859" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:1080  %xor_ln659_5 = xor i1 %and_ln659_13, true

]]></Node>
<StgValue><ssdm name="xor_ln659_5"/></StgValue>
</operation>

<operation id="2508" st_id="264" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1860" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:1081  %underflow_13 = and i1 %select_ln557_5, %xor_ln659_5

]]></Node>
<StgValue><ssdm name="underflow_13"/></StgValue>
</operation>

<operation id="2509" st_id="264" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1861" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:1082  %or_ln340_38 = or i1 %underflow_13, %overflow_13

]]></Node>
<StgValue><ssdm name="or_ln340_38"/></StgValue>
</operation>

<operation id="2510" st_id="264" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1862" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:1083  %xor_ln340_5 = xor i1 %select_ln557_5, true

]]></Node>
<StgValue><ssdm name="xor_ln340_5"/></StgValue>
</operation>

<operation id="2511" st_id="264" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1863" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:1084  %or_ln340_46 = or i1 %overflow_13, %xor_ln340_5

]]></Node>
<StgValue><ssdm name="or_ln340_46"/></StgValue>
</operation>

<operation id="2512" st_id="264" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1864" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:1085  %or_ln340_47 = or i1 %or_ln340_46, %and_ln659_13

]]></Node>
<StgValue><ssdm name="or_ln340_47"/></StgValue>
</operation>

<operation id="2513" st_id="264" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1865" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_0:1086  %select_ln340_11 = select i1 %or_ln340_38, i16 32767, i16 %p_Val2_175

]]></Node>
<StgValue><ssdm name="select_ln340_11"/></StgValue>
</operation>

<operation id="2514" st_id="264" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1866" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_0:1087  %select_ln571_13 = select i1 %icmp_ln571_5, i16 0, i16 -32768

]]></Node>
<StgValue><ssdm name="select_ln571_13"/></StgValue>
</operation>

<operation id="2515" st_id="264" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1867" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:1088  %or_ln571_5 = or i1 %icmp_ln571_5, %underflow_13

]]></Node>
<StgValue><ssdm name="or_ln571_5"/></StgValue>
</operation>

<operation id="2516" st_id="264" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1868" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_0:1089  %select_ln571_14 = select i1 %or_ln571_5, i16 %select_ln571_13, i16 %p_Val2_175

]]></Node>
<StgValue><ssdm name="select_ln571_14"/></StgValue>
</operation>

<operation id="2517" st_id="264" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1869" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:1090  %sel_tmp340_demorgan = or i1 %icmp_ln571_5, %icmp318

]]></Node>
<StgValue><ssdm name="sel_tmp340_demorgan"/></StgValue>
</operation>

<operation id="2518" st_id="264" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1870" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_0:1091  %sel_tmp341 = select i1 %sel_tmp340_demorgan, i16 %select_ln571_14, i16 %p_Val2_175

]]></Node>
<StgValue><ssdm name="sel_tmp341"/></StgValue>
</operation>

<operation id="2519" st_id="264" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1871" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:1092  %xor_ln571_5 = xor i1 %icmp_ln571_5, true

]]></Node>
<StgValue><ssdm name="xor_ln571_5"/></StgValue>
</operation>

<operation id="2520" st_id="264" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1872" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:1093  %and_ln340_13 = and i1 %or_ln340_47, %xor_ln571_5

]]></Node>
<StgValue><ssdm name="and_ln340_13"/></StgValue>
</operation>

<operation id="2521" st_id="264" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1873" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:1094  %and_ln340_14 = and i1 %and_ln340_13, %icmp318

]]></Node>
<StgValue><ssdm name="and_ln340_14"/></StgValue>
</operation>

<operation id="2522" st_id="264" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1874" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_0:1095  %select_ln340_19 = select i1 %and_ln340_14, i16 %select_ln340_11, i16 %sel_tmp341

]]></Node>
<StgValue><ssdm name="select_ln340_19"/></StgValue>
</operation>
</state>

<state id="265" st_id="265">

<operation id="2523" st_id="265" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="782" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_0:3  %tmp_56 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str67)

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="2524" st_id="265" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="783" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_0:4  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln90"/></StgValue>
</operation>

<operation id="2525" st_id="265" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1875" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:1096  %h_next_V_addr_3 = getelementptr [320 x i16]* %h_next_V, i64 0, i64 %zext_ln93

]]></Node>
<StgValue><ssdm name="h_next_V_addr_3"/></StgValue>
</operation>

<operation id="2526" st_id="265" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1876" bw="0" op_0_bw="16" op_1_bw="9">
<![CDATA[
hls_label_0:1097  store i16 %select_ln340_19, i16* %h_next_V_addr_3, align 2

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="2527" st_id="265" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1925" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_0:1146  %empty_302 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str67, i32 %tmp_56)

]]></Node>
<StgValue><ssdm name="empty_302"/></StgValue>
</operation>

<operation id="2528" st_id="265" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1926" bw="0" op_0_bw="0">
<![CDATA[
hls_label_0:1147  br label %.preheader3478

]]></Node>
<StgValue><ssdm name="br_ln87"/></StgValue>
</operation>
</state>

<state id="266" st_id="266">

<operation id="2529" st_id="266" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1928" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %icmp_ln33, label %.preheader3476.preheader, label %.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln133"/></StgValue>
</operation>

<operation id="2530" st_id="266" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1930" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:0  %sub_ln144 = sub i7 -54, %t_read

]]></Node>
<StgValue><ssdm name="sub_ln144"/></StgValue>
</operation>

<operation id="2531" st_id="266" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1931" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
.preheader.preheader:1  %shl_ln4 = call i8 @_ssdm_op_BitConcatenate.i8.i7.i1(i7 %sub_ln144, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln4"/></StgValue>
</operation>

<operation id="2532" st_id="266" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1932" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:2  %or_ln144 = or i8 %shl_ln4, 1

]]></Node>
<StgValue><ssdm name="or_ln144"/></StgValue>
</operation>

<operation id="2533" st_id="266" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1933" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader.preheader:3  %shl_ln144_1 = call i16 @_ssdm_op_BitConcatenate.i16.i8.i8(i8 %or_ln144, i8 0)

]]></Node>
<StgValue><ssdm name="shl_ln144_1"/></StgValue>
</operation>

<operation id="2534" st_id="266" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1934" bw="17" op_0_bw="16">
<![CDATA[
.preheader.preheader:4  %zext_ln144 = zext i16 %shl_ln144_1 to i17

]]></Node>
<StgValue><ssdm name="zext_ln144"/></StgValue>
</operation>

<operation id="2535" st_id="266" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1935" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader.preheader:5  %shl_ln144_2 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %or_ln144, i6 0)

]]></Node>
<StgValue><ssdm name="shl_ln144_2"/></StgValue>
</operation>

<operation id="2536" st_id="266" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1936" bw="15" op_0_bw="14">
<![CDATA[
.preheader.preheader:6  %zext_ln144_2 = zext i14 %shl_ln144_2 to i15

]]></Node>
<StgValue><ssdm name="zext_ln144_2"/></StgValue>
</operation>

<operation id="2537" st_id="266" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1937" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:7  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln141"/></StgValue>
</operation>

<operation id="2538" st_id="266" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1960" bw="16" op_0_bw="16" op_1_bw="7" op_2_bw="9">
<![CDATA[
.preheader3476.preheader:0  %shl_ln3 = call i16 @_ssdm_op_BitConcatenate.i16.i7.i9(i7 %t_read, i9 0)

]]></Node>
<StgValue><ssdm name="shl_ln3"/></StgValue>
</operation>

<operation id="2539" st_id="266" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1961" bw="14" op_0_bw="14" op_1_bw="7" op_2_bw="7">
<![CDATA[
.preheader3476.preheader:1  %shl_ln137_1 = call i14 @_ssdm_op_BitConcatenate.i14.i7.i7(i7 %t_read, i7 0)

]]></Node>
<StgValue><ssdm name="shl_ln137_1"/></StgValue>
</operation>

<operation id="2540" st_id="266" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1962" bw="0" op_0_bw="0">
<![CDATA[
.preheader3476.preheader:2  br label %.preheader3476

]]></Node>
<StgValue><ssdm name="br_ln135"/></StgValue>
</operation>
</state>

<state id="267" st_id="267">

<operation id="2541" st_id="267" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1939" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
.preheader:0  %s8_0 = phi i9 [ %s_11, %53 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="s8_0"/></StgValue>
</operation>

<operation id="2542" st_id="267" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1940" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader:1  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str109)

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="2543" st_id="267" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1941" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader:2  %icmp_ln141 = icmp eq i9 %s8_0, -192

]]></Node>
<StgValue><ssdm name="icmp_ln141"/></StgValue>
</operation>

<operation id="2544" st_id="267" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1942" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:3  %empty_304 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 320, i64 320, i64 320)

]]></Node>
<StgValue><ssdm name="empty_304"/></StgValue>
</operation>

<operation id="2545" st_id="267" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1943" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader:4  %s_11 = add i9 %s8_0, 1

]]></Node>
<StgValue><ssdm name="s_11"/></StgValue>
</operation>

<operation id="2546" st_id="267" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1944" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:5  br i1 %icmp_ln141, label %.loopexit.loopexit, label %53

]]></Node>
<StgValue><ssdm name="br_ln141"/></StgValue>
</operation>

<operation id="2547" st_id="267" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1946" bw="15" op_0_bw="9">
<![CDATA[
:0  %s8_0_cast386 = zext i9 %s8_0 to i15

]]></Node>
<StgValue><ssdm name="s8_0_cast386"/></StgValue>
</operation>

<operation id="2548" st_id="267" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1947" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:1  %add_ln144_1 = add i15 %zext_ln144_2, %s8_0_cast386

]]></Node>
<StgValue><ssdm name="add_ln144_1"/></StgValue>
</operation>

<operation id="2549" st_id="267" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1951" bw="64" op_0_bw="9">
<![CDATA[
:5  %zext_ln144_1 = zext i9 %s8_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln144_1"/></StgValue>
</operation>

<operation id="2550" st_id="267" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1952" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %h_next_V_addr_2 = getelementptr [320 x i16]* %h_next_V, i64 0, i64 %zext_ln144_1

]]></Node>
<StgValue><ssdm name="h_next_V_addr_2"/></StgValue>
</operation>

<operation id="2551" st_id="267" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1953" bw="16" op_0_bw="9">
<![CDATA[
:7  %h_next_V_load_2 = load i16* %h_next_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="h_next_V_load_2"/></StgValue>
</operation>
</state>

<state id="268" st_id="268">

<operation id="2552" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1948" bw="17" op_0_bw="15">
<![CDATA[
:2  %zext_ln144_3 = zext i15 %add_ln144_1 to i17

]]></Node>
<StgValue><ssdm name="zext_ln144_3"/></StgValue>
</operation>

<operation id="2553" st_id="268" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1949" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:3  %add_ln144 = add i17 %zext_ln144_3, %zext_ln144

]]></Node>
<StgValue><ssdm name="add_ln144"/></StgValue>
</operation>

<operation id="2554" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1950" bw="64" op_0_bw="17">
<![CDATA[
:4  %zext_ln144_4 = zext i17 %add_ln144 to i64

]]></Node>
<StgValue><ssdm name="zext_ln144_4"/></StgValue>
</operation>

<operation id="2555" st_id="268" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1953" bw="16" op_0_bw="9">
<![CDATA[
:7  %h_next_V_load_2 = load i16* %h_next_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="h_next_V_load_2"/></StgValue>
</operation>

<operation id="2556" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1954" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %y_V_addr_1 = getelementptr [48000 x i16]* %y_V, i64 0, i64 %zext_ln144_4

]]></Node>
<StgValue><ssdm name="y_V_addr_1"/></StgValue>
</operation>

<operation id="2557" st_id="268" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1955" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:9  store i16 %h_next_V_load_2, i16* %y_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="store_ln144"/></StgValue>
</operation>

<operation id="2558" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1956" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln141"/></StgValue>
</operation>
</state>

<state id="269" st_id="269">

<operation id="2559" st_id="269" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1958" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="2560" st_id="269" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1983" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit329:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="2561" st_id="269" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1985" bw="0">
<![CDATA[
.loopexit:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln152"/></StgValue>
</operation>
</state>

<state id="270" st_id="270">

<operation id="2562" st_id="270" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1964" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
.preheader3476:0  %s7_0 = phi i9 [ %s_10, %52 ], [ 0, %.preheader3476.preheader ]

]]></Node>
<StgValue><ssdm name="s7_0"/></StgValue>
</operation>

<operation id="2563" st_id="270" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1965" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader3476:1  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str108)

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="2564" st_id="270" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1966" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader3476:2  %icmp_ln135 = icmp eq i9 %s7_0, -192

]]></Node>
<StgValue><ssdm name="icmp_ln135"/></StgValue>
</operation>

<operation id="2565" st_id="270" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1967" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader3476:3  %empty_303 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 320, i64 320, i64 320)

]]></Node>
<StgValue><ssdm name="empty_303"/></StgValue>
</operation>

<operation id="2566" st_id="270" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1968" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader3476:4  %s_10 = add i9 %s7_0, 1

]]></Node>
<StgValue><ssdm name="s_10"/></StgValue>
</operation>

<operation id="2567" st_id="270" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1969" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader3476:5  br i1 %icmp_ln135, label %.loopexit.loopexit329, label %52

]]></Node>
<StgValue><ssdm name="br_ln135"/></StgValue>
</operation>

<operation id="2568" st_id="270" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln135" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1971" bw="14" op_0_bw="9">
<![CDATA[
:0  %s7_0_cast387 = zext i9 %s7_0 to i14

]]></Node>
<StgValue><ssdm name="s7_0_cast387"/></StgValue>
</operation>

<operation id="2569" st_id="270" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln135" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1972" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:1  %add_ln137_1 = add i14 %shl_ln137_1, %s7_0_cast387

]]></Node>
<StgValue><ssdm name="add_ln137_1"/></StgValue>
</operation>

<operation id="2570" st_id="270" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln135" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1976" bw="64" op_0_bw="9">
<![CDATA[
:5  %zext_ln137 = zext i9 %s7_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln137"/></StgValue>
</operation>

<operation id="2571" st_id="270" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln135" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1977" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %h_next_V_addr = getelementptr [320 x i16]* %h_next_V, i64 0, i64 %zext_ln137

]]></Node>
<StgValue><ssdm name="h_next_V_addr"/></StgValue>
</operation>

<operation id="2572" st_id="270" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln135" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1978" bw="16" op_0_bw="9">
<![CDATA[
:7  %h_next_V_load_1 = load i16* %h_next_V_addr, align 2

]]></Node>
<StgValue><ssdm name="h_next_V_load_1"/></StgValue>
</operation>
</state>

<state id="271" st_id="271">

<operation id="2573" st_id="271" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln135" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1973" bw="16" op_0_bw="14">
<![CDATA[
:2  %zext_ln137_1 = zext i14 %add_ln137_1 to i16

]]></Node>
<StgValue><ssdm name="zext_ln137_1"/></StgValue>
</operation>

<operation id="2574" st_id="271" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln135" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1974" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:3  %add_ln137 = add i16 %zext_ln137_1, %shl_ln3

]]></Node>
<StgValue><ssdm name="add_ln137"/></StgValue>
</operation>

<operation id="2575" st_id="271" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln135" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1975" bw="64" op_0_bw="16">
<![CDATA[
:4  %zext_ln137_2 = zext i16 %add_ln137 to i64

]]></Node>
<StgValue><ssdm name="zext_ln137_2"/></StgValue>
</operation>

<operation id="2576" st_id="271" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln135" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1978" bw="16" op_0_bw="9">
<![CDATA[
:7  %h_next_V_load_1 = load i16* %h_next_V_addr, align 2

]]></Node>
<StgValue><ssdm name="h_next_V_load_1"/></StgValue>
</operation>

<operation id="2577" st_id="271" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln135" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1979" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %y_V_addr = getelementptr [48000 x i16]* %y_V, i64 0, i64 %zext_ln137_2

]]></Node>
<StgValue><ssdm name="y_V_addr"/></StgValue>
</operation>

<operation id="2578" st_id="271" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln135" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1980" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:9  store i16 %h_next_V_load_1, i16* %y_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln137"/></StgValue>
</operation>

<operation id="2579" st_id="271" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln135" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1981" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %.preheader3476

]]></Node>
<StgValue><ssdm name="br_ln135"/></StgValue>
</operation>
</state>

<state id="272" st_id="2976">
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
