`timescale 1ns/1ns
module schematic_testbench();
reg [3:0]a;
reg [3:0]b;
reg c;
wire [3:0]s;
wire cout;
  \4bitadder (c,a,b,cout,s);
  initial begin
  
  a=1;
  b=2;
  c=1;
  #10;
  
  end
  