<?xml version="1.0" encoding="UTF-8"?>
<simPackage>
 <file
   path="altera_avalon_sc_fifo_181/sim/sc_fifo_tx_sc_fifo_altera_avalon_sc_fifo_181_hseo73i.v"
   type="VERILOG"
   library="altera_avalon_sc_fifo_181" />
 <file
   path="sim/sc_fifo_tx_sc_fifo.v"
   type="VERILOG"
   library="sc_fifo_tx_sc_fifo"
   hasInlineConfiguration="true" />
 <topLevel name="sc_fifo_tx_sc_fifo.sc_fifo_tx_sc_fifo" />
 <deviceFamily name="stratix10" />
</simPackage>
