LSE_CPS_ID_1 "verilog/TinyFPGA_B.v:61[45] 67[7]"
LSE_CPS_ID_2 "vhdl/pwm.vhd:59[5] 95[12]"
LSE_CPS_ID_3 "vhdl/pwm.vhd:77[18:26]"
LSE_CPS_ID_4 "vhdl/pwm.vhd:77[18:26]"
LSE_CPS_ID_5 "vhdl/pwm.vhd:77[18:26]"
LSE_CPS_ID_6 "vhdl/pwm.vhd:77[18:26]"
LSE_CPS_ID_7 "vhdl/pwm.vhd:77[18:26]"
LSE_CPS_ID_8 "vhdl/pwm.vhd:59[5] 95[12]"
LSE_CPS_ID_9 "vhdl/pwm.vhd:59[5] 95[12]"
LSE_CPS_ID_10 "vhdl/pwm.vhd:90[8:37]"
LSE_CPS_ID_11 "vhdl/pwm.vhd:80[8:31]"
LSE_CPS_ID_12 "vhdl/pwm.vhd:59[5] 95[12]"
LSE_CPS_ID_13 "vhdl/pwm.vhd:77[18:26]"
LSE_CPS_ID_14 "vhdl/pwm.vhd:90[8:37]"
LSE_CPS_ID_15 "vhdl/pwm.vhd:90[8:37]"
LSE_CPS_ID_16 "vhdl/pwm.vhd:77[18:26]"
LSE_CPS_ID_17 "vhdl/pwm.vhd:80[8:31]"
LSE_CPS_ID_18 "vhdl/pwm.vhd:80[8:31]"
LSE_CPS_ID_19 "vhdl/pwm.vhd:59[5] 95[12]"
LSE_CPS_ID_20 "vhdl/pwm.vhd:89[25:41]"
LSE_CPS_ID_21 "vhdl/pwm.vhd:59[5] 95[12]"
LSE_CPS_ID_22 "vhdl/pwm.vhd:59[5] 95[12]"
LSE_CPS_ID_23 "vhdl/pwm.vhd:59[5] 95[12]"
LSE_CPS_ID_24 "vhdl/pwm.vhd:59[5] 95[12]"
LSE_CPS_ID_25 "vhdl/pwm.vhd:77[18:26]"
LSE_CPS_ID_26 "vhdl/pwm.vhd:59[5] 95[12]"
LSE_CPS_ID_27 "vhdl/pwm.vhd:77[18:26]"
LSE_CPS_ID_28 "vhdl/pwm.vhd:77[18:26]"
LSE_CPS_ID_29 "vhdl/pwm.vhd:80[8:31]"
LSE_CPS_ID_30 "vhdl/pwm.vhd:80[8:31]"
LSE_CPS_ID_31 "vhdl/pwm.vhd:80[8:31]"
LSE_CPS_ID_32 "vhdl/pwm.vhd:73[8:47]"
LSE_CPS_ID_33 "vhdl/pwm.vhd:89[25:41]"
LSE_CPS_ID_34 "/home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v:502[8:13]"
LSE_CPS_ID_35 "verilog/TinyFPGA_B.v:45[26:43]"
LSE_CPS_ID_36 "/home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v:502[8:13]"
LSE_CPS_ID_37 "verilog/TinyFPGA_B.v:45[26:43]"
LSE_CPS_ID_38 "/home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v:502[8:13]"
LSE_CPS_ID_39 "verilog/TinyFPGA_B.v:45[26:43]"
LSE_CPS_ID_40 "verilog/TinyFPGA_B.v:45[26:43]"
LSE_CPS_ID_41 "verilog/TinyFPGA_B.v:45[26:43]"
LSE_CPS_ID_42 "verilog/TinyFPGA_B.v:45[26:43]"
LSE_CPS_ID_43 "verilog/TinyFPGA_B.v:45[26:43]"
LSE_CPS_ID_44 "verilog/TinyFPGA_B.v:45[26:43]"
LSE_CPS_ID_45 "verilog/TinyFPGA_B.v:45[26:43]"
LSE_CPS_ID_46 "verilog/TinyFPGA_B.v:45[26:43]"
LSE_CPS_ID_47 "verilog/TinyFPGA_B.v:45[26:43]"
LSE_CPS_ID_48 "verilog/TinyFPGA_B.v:45[26:43]"
LSE_CPS_ID_49 "verilog/TinyFPGA_B.v:45[26:43]"
LSE_CPS_ID_50 "verilog/TinyFPGA_B.v:45[26:43]"
LSE_CPS_ID_51 "verilog/TinyFPGA_B.v:45[26:43]"
LSE_CPS_ID_52 "verilog/TinyFPGA_B.v:45[26:43]"
LSE_CPS_ID_53 "verilog/TinyFPGA_B.v:45[26:43]"
LSE_CPS_ID_54 "verilog/TinyFPGA_B.v:45[26:43]"
LSE_CPS_ID_55 "verilog/TinyFPGA_B.v:45[26:43]"
LSE_CPS_ID_56 "verilog/TinyFPGA_B.v:45[26:43]"
LSE_CPS_ID_57 "verilog/TinyFPGA_B.v:45[26:43]"
LSE_CPS_ID_58 "verilog/TinyFPGA_B.v:45[26:43]"
LSE_CPS_ID_59 "verilog/TinyFPGA_B.v:45[26:43]"
LSE_CPS_ID_60 "verilog/TinyFPGA_B.v:45[26:43]"
LSE_CPS_ID_61 "verilog/TinyFPGA_B.v:45[26:43]"
LSE_CPS_ID_62 "verilog/TinyFPGA_B.v:45[26:43]"
LSE_CPS_ID_63 "/home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v:502[8:13]"
LSE_CPS_ID_64 "/home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v:502[8:13]"
LSE_CPS_ID_65 "/home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v:502[8:13]"
LSE_CPS_ID_66 "/home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v:502[8:13]"
LSE_CPS_ID_67 "/home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v:502[8:13]"
LSE_CPS_ID_68 "/home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v:502[8:13]"
LSE_CPS_ID_69 "/home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v:502[8:13]"
LSE_CPS_ID_70 "/home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v:502[8:13]"
LSE_CPS_ID_71 "/home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v:502[8:13]"
LSE_CPS_ID_72 "/home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v:502[8:13]"
LSE_CPS_ID_73 "verilog/TinyFPGA_B.v:3[9:12]"
LSE_CPS_ID_74 "/home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v:502[8:13]"
LSE_CPS_ID_75 "vhdl/pwm.vhd:59[5] 95[12]"
LSE_CPS_ID_76 "vhdl/pwm.vhd:59[5] 95[12]"
LSE_CPS_ID_77 "vhdl/pwm.vhd:59[5] 95[12]"
LSE_CPS_ID_78 "vhdl/pwm.vhd:59[5] 95[12]"
LSE_CPS_ID_79 "vhdl/pwm.vhd:59[5] 95[12]"
