<div align="center">
    <img width="500" height="" alt="Image" src="https://scontent-icn2-1.xx.fbcdn.net/v/t1.6435-9/95797130_100484628338077_3923007193837731840_n.jpg?_nc_cat=106&ccb=1-7&_nc_sid=a5f93a&_nc_ohc=4g_SDHQnDdIQ7kNvwHzdk2x&_nc_oc=AdlMTy_XtW_3zL_2OLFfX1y-ktRIuKq_IPcQyUfpcMgwDv8yEoRETIoZa0SCF1gmdzA&_nc_zt=23&_nc_ht=scontent-icn2-1.xx&_nc_gid=cbllFXIzvbEsFdIRHWYFWA&oh=00_AfiBuk5MEfn9mOvjwhI7kPULFUkZ7iYQgq8AtFXDtpeCQg&oe=69352D8F" />
</div>

<h1 align="center">
    임베디드 시스템반도체 설계 엔지니어 과정
</h1>

<h6 align="right">
    2025.10.21 - 2025.05.20 (950H)
</h6>

# ⚙️ 가산기
## [반가산기](https://github.com/baby-beepboop/KCCI/blob/main/Verilog/day007_01-adder/halfAdder.v)
### 결과
- 시뮬레이션 파형도
<div align="center">
    <img width="1918" height="344" alt="Image" src="https://github.com/user-attachments/assets/e9718f47-7048-4e4c-9f69-c254bd1ff963" />
</div>

<br>

## [반가산기를 활용한 전가산기](https://github.com/baby-beepboop/KCCI/blob/main/Verilog/day007_01-adder/fullAdder_usingHalfAd.v)
### 결과
- 시뮬레이션 파형도
<div align="center">
    <img width="1918" height="442" alt="Image" src="https://github.com/user-attachments/assets/92a82e93-bb76-4d34-b7ab-b36a2f8bb0bb" />
</div>

<br>

## [전가산기](https://github.com/baby-beepboop/KCCI/blob/main/Verilog/day007_01-adder/fullAdder_noHalfAd.v)
### 결과
- 시뮬레이션 파형도
<div align="center">
    <img width="1918" height="384" alt="Image" src="https://github.com/user-attachments/assets/987a86e3-50ca-4e30-9f56-34cdc478d8e0" />
</div>

<br>

## [4비트 전가산기](https://github.com/baby-beepboop/KCCI/blob/main/Verilog/day007_01-adder/fullAdder4bit.v)
### 결과
- 시뮬레이션 파형도
<div align="center">
    <img width="2036" height="473" alt="Image" src="https://github.com/user-attachments/assets/6dbedd7a-78bd-43d5-8146-9cdf80dc0211" />
</div>

- FPGA 보드 동작
<div align="center">
    <img width="567" height="814" alt="Image" src="https://github.com/user-attachments/assets/87d83fbc-6512-4ed1-8b5a-e72ef4a05898" />
</div>

<br>

## [8비트 전가산기](https://github.com/baby-beepboop/KCCI/blob/main/Verilog/day007_01-adder/fullAdder8bit.v)
### 결과
- 시뮬레이션 파형도
<div align="center">
    <img width="2053" height="479" alt="Image" src="https://github.com/user-attachments/assets/bb5cf9c9-18e6-4559-8781-3266abb8d495" />
</div>

- FPGA 보드 동작
<div align="center">
    <img width="567" height="409" alt="Image" src="https://github.com/user-attachments/assets/c514c2fe-adb5-47e5-9aa4-36e97822de70" />
</div>
