Loading db file '/mnt/hgfs/SAED14nm_EDK_CORE_RVT_v_062020/stdcell_rvt/db_nldm/saed14rvt_ss0p6vm40c.db'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -hier
        -analysis_effort low
Design : riscv_core
Version: O-2018.06-SP1
Date   : Sun Mar  3 02:55:14 2024
****************************************


Library(s) Used:

    saed14rvt_ss0p6vm40c (File: /mnt/hgfs/SAED14nm_EDK_CORE_RVT_v_062020/stdcell_rvt/db_nldm/saed14rvt_ss0p6vm40c.db)


Operating Conditions: ss0p6vm40c   Library: saed14rvt_ss0p6vm40c
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
riscv_core             35000             saed14rvt_ss0p6vm40c


Global Operating Voltage = 0.6  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1pW


--------------------------------------------------------------------------------
                                       Switch   Int      Leak     Total
Hierarchy                              Power    Power    Power    Power    %
--------------------------------------------------------------------------------
riscv_core                               84.381  240.278 1.38e+05  324.796 100.0
  debug_unit_i (riscv_debug_unit)         0.767    8.642 2.02e+03    9.412   2.9
  cs_registers_i (riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE0)
                                          0.292    9.400 4.49e+03    9.696   3.0
    add_775 (riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE0_DW01_inc_0)
                                          0.000    0.000  574.535 5.75e-04   0.0
  load_store_unit_i (riscv_load_store_unit)
                                          1.006    5.496 3.39e+03    6.505   2.0
    add_463_aco (riscv_load_store_unit_DW01_add_0)
                                       4.37e-03 1.87e-02  533.455 2.36e-02   0.0
    mult_add_463_aco (riscv_load_store_unit_DW02_mult_0)
                                       4.52e-02 1.56e-02  186.547 6.10e-02   0.0
  ex_stage_i (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                          0.628   12.803 6.08e+04   13.492   4.2
    mult_i (riscv_mult_SHARED_DSP_MULT0)
                                       5.68e-04    0.420 4.30e+04    0.463   0.1
      add_0_root_add_0_root_add_283_2 (riscv_mult_SHARED_DSP_MULT0_DW01_add_0)
                                          0.000    0.000  534.828 5.35e-04   0.0
      add_1_root_add_0_root_add_283_2 (riscv_mult_SHARED_DSP_MULT0_DW01_add_1)
                                          0.000    0.000  534.828 5.35e-04   0.0
      mult_280 (riscv_mult_SHARED_DSP_MULT0_DW02_mult_0)
                                          0.000    0.000 5.79e+03 5.79e-03   0.0
      mult_281 (riscv_mult_SHARED_DSP_MULT0_DW02_mult_1)
                                          0.000    0.000 5.79e+03 5.79e-03   0.0
      add_0_root_add_0_root_add_269_4 (riscv_mult_SHARED_DSP_MULT0_DW01_add_4)
                                          0.000    0.000  523.513 5.24e-04   0.0
      add_1_root_add_0_root_add_269_4 (riscv_mult_SHARED_DSP_MULT0_DW01_add_5)
                                          0.000    0.000  516.060 5.16e-04   0.0
      add_3_root_add_269_4 (riscv_mult_SHARED_DSP_MULT0_DW01_add_6)
                                          0.000    0.000  318.300 3.18e-04   0.0
      add_2_root_add_269_4 (riscv_mult_SHARED_DSP_MULT0_DW01_add_7)
                                          0.000    0.000  331.828 3.32e-04   0.0
      mult_264 (riscv_mult_SHARED_DSP_MULT0_DW02_mult_2)
                                          0.000    0.000 1.69e+03 1.69e-03   0.0
      mult_265 (riscv_mult_SHARED_DSP_MULT0_DW02_mult_3)
                                          0.000    0.000 1.69e+03 1.69e-03   0.0
      mult_266 (riscv_mult_SHARED_DSP_MULT0_DW02_mult_4)
                                          0.000    0.000 1.69e+03 1.69e-03   0.0
      mult_267 (riscv_mult_SHARED_DSP_MULT0_DW02_mult_5)
                                          0.000    0.000 1.69e+03 1.69e-03   0.0
      add_0_root_add_0_root_add_230_2 (riscv_mult_SHARED_DSP_MULT0_DW01_add_12)
                                          0.000    0.000  534.828 5.35e-04   0.0
      mult_230 (riscv_mult_SHARED_DSP_MULT0_DW02_mult_6)
                                          0.000    0.000 1.14e+04 1.14e-02   0.0
      add_1_root_add_0_root_add_230_2 (riscv_mult_SHARED_DSP_MULT0_DW01_add_14)
                                          0.000    0.000  534.828 5.35e-04   0.0
      add_0_root_add_0_root_add_114_2 (riscv_mult_SHARED_DSP_MULT0_DW01_add_15)
                                       7.69e-06 1.83e-05  568.141 5.94e-04   0.0
      add_1_root_add_0_root_add_114_2 (riscv_mult_SHARED_DSP_MULT0_DW01_add_16)
                                       7.69e-06 1.83e-05  536.989 5.63e-04   0.0
      mult_113 (riscv_mult_SHARED_DSP_MULT0_DW02_mult_7)
                                          0.000    0.000 5.72e+03 5.72e-03   0.0
      sll_101 (riscv_mult_SHARED_DSP_MULT0_DW01_ash_0)
                                       2.42e-05 2.00e-05  283.367 3.28e-04   0.0
    alu_i (riscv_alu_SHARED_INT_DIV0_FPU0)
                                          0.558   11.602 1.74e+04   12.178   3.7
      add_168 (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                       1.42e-02 2.12e-02  570.474 3.59e-02   0.0
      sll_881 (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_ash_1)
                                       4.01e-04 2.09e-04  149.095 7.59e-04   0.0
      sll_882 (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_ash_0)
                                       1.39e-03 1.85e-03 1.35e+03 4.59e-03   0.0
      add_182 (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                       9.50e-03 2.64e-02  526.857 3.64e-02   0.0
      int_div_div_i (riscv_alu_div)       0.232   11.259 5.22e+03   11.496   3.5
        r76 (riscv_alu_div_DW01_cmp6_0)
                                          0.000    0.000  273.562 2.74e-04   0.0
        sub_100 (riscv_alu_div_DW01_sub_1)
                                          0.000    0.000  451.445 4.51e-04   0.0
        add_107 (riscv_alu_div_DW01_add_0)
                                          0.000    0.000  534.828 5.35e-04   0.0
        sub_107 (riscv_alu_div_DW01_sub_0)
                                          0.000    0.000  694.802 6.95e-04   0.0
      alu_ff_i (alu_ff)                   0.000    0.000  250.082 2.50e-04   0.0
      alu_popcnt_i (alu_popcnt)        7.26e-03 1.32e-02  641.657 2.11e-02   0.0
  id_stage_i (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                          5.915  167.564 5.47e+04  173.534  53.4
    r162 (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DW01_add_4)
                                       8.18e-03 2.99e-02  497.811 3.86e-02   0.0
    sll_468 (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DW01_ash_0)
                                       1.77e-02 1.14e-02  341.575 2.94e-02   0.0
    sub_468 (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DW01_dec_0)
                                       3.75e-02 4.34e-02  363.361 8.13e-02   0.0
    add_536 (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DW01_add_3)
                                       4.01e-02 4.68e-02  446.729 8.73e-02   0.0
    add_537 (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DW01_add_2)
                                       2.97e-02 2.90e-02  419.170 5.91e-02   0.0
    add_580 (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DW01_add_1)
                                       3.76e-02 8.64e-02  494.414    0.124   0.0
    add_581 (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DW01_add_0)
                                       3.71e-02 8.33e-02  483.667    0.121   0.0
    hwloop_regs_i (riscv_hwloop_regs_N_REGS2)
                                          0.424   20.195 4.82e+03   20.623   6.3
      sub_103 (riscv_hwloop_regs_N_REGS2_DW01_dec_1)
                                       1.39e-04 1.60e-04  431.608 7.30e-04   0.0
      sub_103_G2 (riscv_hwloop_regs_N_REGS2_DW01_dec_0)
                                          0.000    0.000  431.615 4.32e-04   0.0
    int_controller_i (riscv_int_controller_PULP_SECURE0)
                                          0.000    0.840  162.290    0.840   0.3
    controller_i (riscv_controller_FPU0)
                                          0.379    1.130 1.04e+03    1.510   0.5
    decoder_i (riscv_decoder_FPU0_PULP_SECURE0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6)
                                          0.172    0.118 2.18e+03    0.292   0.1
    registers_i (riscv_register_file_ADDR_WIDTH6_FPU0)
                                          3.353  104.736 3.04e+04  108.120  33.3
  if_stage_i (riscv_if_stage_N_HWLP2_RDATA_WIDTH32_FPU0)
                                          4.336   35.879 1.21e+04   40.227  12.4
    compressed_decoder_i (riscv_compressed_decoder_FPU0)
                                          0.634    0.738  951.795    1.373   0.4
    hwloop_controller_i (riscv_hwloop_controller_N_REGS2)
                                       6.40e-02    0.238  907.954    0.302   0.1
      eq_64 (riscv_hwloop_controller_N_REGS2_DW01_cmp6_1)
                                       3.05e-02    0.118  255.210    0.148   0.0
      eq_64_G2 (riscv_hwloop_controller_N_REGS2_DW01_cmp6_0)
                                       3.16e-02    0.118  255.209    0.150   0.0
    prefetch_32_prefetch_buffer_i (riscv_prefetch_buffer)
                                          2.723   26.611 8.22e+03   29.342   9.0
      add_115 (riscv_prefetch_buffer_DW01_add_0)
                                       9.34e-03 5.31e-02  366.262 6.28e-02   0.0
      fifo_i (riscv_fetch_fifo)           1.938   22.072 6.19e+03   24.016   7.4
        add_182 (riscv_fetch_fifo_DW01_inc_0)
                                       1.59e-02 4.32e-02  526.925 5.96e-02   0.0
  core_clock_gate_i (cluster_clock_gating)
                                         71.362    0.323   18.314   71.684  22.1
1
