## Simulation Source Folder

### [`ghdl`](https://github.com/stnolting/neorv32/tree/master/sim/ghdl)

This folder contains a script for simulating the processor using GHDL.

### [`neorv32_tb.vhd`](https://github.com/stnolting/neorv32/tree/master/sim/neorv32_tb.vhd)

Default testbench for the NEORV32 Processor.



This folder also holds the output files of the analysis and elaboration of VHDL sources.
