m255
K3
13
cModel Technology
dC:\altera\13.1
Econtbcdnb
Z0 w1723312108
Z1 DPx4 ieee 11 numeric_std 0 22 O3PF8EB`?j9=z7KT`fn941
Z2 DPx3 std 6 textio 0 22 5>J:;AW>W0[[dW0I6EN1Q0
Z3 DPx4 ieee 14 std_logic_1164 0 22 5=aWaoGZSMWIcH0i^f`XF1
Z4 dC:\Users\davle\Documents\UBA\CESE\CLP\Codigos\clp_tp-FPGA\Guia_VHDL\13-contBCDNb\sim
Z5 8C:/Users/davle/Documents/UBA/CESE/CLP/Codigos/clp_tp-FPGA/Guia_VHDL/13-contBCDNb/src/rtl/contBCDNb.vhd
Z6 FC:/Users/davle/Documents/UBA/CESE/CLP/Codigos/clp_tp-FPGA/Guia_VHDL/13-contBCDNb/src/rtl/contBCDNb.vhd
l0
L5
VbJ7hN4z`EOIK2[Q=?XkMH3
Z7 OV;C;10.1d;51
32
Z8 !s108 1723312163.132000
Z9 !s90 -reportprogress|300|-work|work|-2002|-explicit|C:/Users/davle/Documents/UBA/CESE/CLP/Codigos/clp_tp-FPGA/Guia_VHDL/13-contBCDNb/src/rtl/contBCDNb.vhd|
Z10 !s107 C:/Users/davle/Documents/UBA/CESE/CLP/Codigos/clp_tp-FPGA/Guia_VHDL/13-contBCDNb/src/rtl/contBCDNb.vhd|
Z11 o-work work -2002 -explicit -O0
Z12 tExplicit 1
!s100 3hMaP5z@z4=M5L]0G[3V:3
!i10b 1
Acontbcdnb_arch
R1
R2
R3
DEx4 work 9 contbcdnb 0 22 bJ7hN4z`EOIK2[Q=?XkMH3
l23
L18
V:l8gDIA0ej>Hg:]4XYTZn1
!s100 9X9LHPO5k0z;Gh6P2;_N51
R7
32
R8
R9
R10
R11
R12
!i10b 1
Econtbcdnb_tb
Z13 w1723312151
R1
R2
R3
R4
Z14 8C:/Users/davle/Documents/UBA/CESE/CLP/Codigos/clp_tp-FPGA/Guia_VHDL/13-contBCDNb/src/testbench/contBCDNb_tb.vhd
Z15 FC:/Users/davle/Documents/UBA/CESE/CLP/Codigos/clp_tp-FPGA/Guia_VHDL/13-contBCDNb/src/testbench/contBCDNb_tb.vhd
l0
L5
VZ5o>EDUAlJd7ZRONHCeWZ1
!s100 8aiL_7XgOOP9BElUbidLI3
R7
32
!i10b 1
Z16 !s108 1723312163.181000
Z17 !s90 -reportprogress|300|-work|work|-2002|-explicit|C:/Users/davle/Documents/UBA/CESE/CLP/Codigos/clp_tp-FPGA/Guia_VHDL/13-contBCDNb/src/testbench/contBCDNb_tb.vhd|
Z18 !s107 C:/Users/davle/Documents/UBA/CESE/CLP/Codigos/clp_tp-FPGA/Guia_VHDL/13-contBCDNb/src/testbench/contBCDNb_tb.vhd|
R11
R12
Acontbcdnb_tb_arch
R1
R2
R3
Z19 DEx4 work 12 contbcdnb_tb 0 22 Z5o>EDUAlJd7ZRONHCeWZ1
l28
L8
V3`e7::g^Nlm=hTR7QaJfK3
!s100 _zMKoM3EdG;NlDg:lR0NY2
R7
32
!i10b 1
R16
R17
R18
R11
R12
