#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Wed Nov 23 19:55:46 2022
# Process ID: 54296
# Current directory: C:/Users/rahul/OneDrive/Desktop/ACA VERILOG ASSN/ACA VERILOG ASSN1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent47272 C:\Users\rahul\OneDrive\Desktop\ACA VERILOG ASSN\ACA VERILOG ASSN1\ACA VERILOG ASSN1.xpr
# Log file: C:/Users/rahul/OneDrive/Desktop/ACA VERILOG ASSN/ACA VERILOG ASSN1/vivado.log
# Journal file: C:/Users/rahul/OneDrive/Desktop/ACA VERILOG ASSN/ACA VERILOG ASSN1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/rahul/OneDrive/Desktop/ACA VERILOG ASSN/ACA VERILOG ASSN1/ACA VERILOG ASSN1.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:06 . Memory (MB): peak = 724.395 ; gain = 91.180
update_compile_order -fileset sources_1

close [ open {C:/Users/rahul/OneDrive/Desktop/ACA VERILOG ASSN/ACA VERILOG ASSN1/ACA VERILOG ASSN1.srcs/sources_1/new/bit4_fa.v} w ]
add_files {{C:/Users/rahul/OneDrive/Desktop/ACA VERILOG ASSN/ACA VERILOG ASSN1/ACA VERILOG ASSN1.srcs/sources_1/new/bit4_fa.v}}
update_compile_order -fileset sources_1
close [ open {C:/Users/rahul/OneDrive/Desktop/ACA VERILOG ASSN/ACA VERILOG ASSN1/ACA VERILOG ASSN1.srcs/sources_1/new/tb_bit4_fa.v} w ]
add_files {{C:/Users/rahul/OneDrive/Desktop/ACA VERILOG ASSN/ACA VERILOG ASSN1/ACA VERILOG ASSN1.srcs/sources_1/new/tb_bit4_fa.v}}
update_compile_order -fileset sources_1
set_property is_enabled false [get_files  {{C:/Users/rahul/OneDrive/Desktop/ACA VERILOG ASSN/ACA VERILOG ASSN1/ACA VERILOG ASSN1.srcs/sources_1/new/tb_bit1FA.v}}]
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/rahul/OneDrive/Desktop/ACA VERILOG ASSN/ACA VERILOG ASSN1/ACA VERILOG ASSN1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_bit4_fa' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/rahul/OneDrive/Desktop/ACA VERILOG ASSN/ACA VERILOG ASSN1/ACA VERILOG ASSN1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_bit4_fa_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rahul/OneDrive/Desktop/ACA VERILOG ASSN/ACA VERILOG ASSN1/ACA VERILOG ASSN1.srcs/sources_1/new/bit4_fa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bit4_fa
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rahul/OneDrive/Desktop/ACA VERILOG ASSN/ACA VERILOG ASSN1/ACA VERILOG ASSN1.srcs/sources_1/new/tb_bit4_fa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_bit4_fa
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/rahul/OneDrive/Desktop/ACA VERILOG ASSN/ACA VERILOG ASSN1/ACA VERILOG ASSN1.sim/sim_1/behav/xsim'
"xelab -wto 2153f0e956874157b9162952332ca1cb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_bit4_fa_behav xil_defaultlib.tb_bit4_fa xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 2153f0e956874157b9162952332ca1cb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_bit4_fa_behav xil_defaultlib.tb_bit4_fa xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'a' [C:/Users/rahul/OneDrive/Desktop/ACA VERILOG ASSN/ACA VERILOG ASSN1/ACA VERILOG ASSN1.srcs/sources_1/new/tb_bit4_fa.v:29]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'b' is not permitted [C:/Users/rahul/OneDrive/Desktop/ACA VERILOG ASSN/ACA VERILOG ASSN1/ACA VERILOG ASSN1.srcs/sources_1/new/tb_bit4_fa.v:29]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/rahul/OneDrive/Desktop/ACA VERILOG ASSN/ACA VERILOG ASSN1/ACA VERILOG ASSN1.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/rahul/OneDrive/Desktop/ACA VERILOG ASSN/ACA VERILOG ASSN1/ACA VERILOG ASSN1.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 768.109 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/rahul/OneDrive/Desktop/ACA VERILOG ASSN/ACA VERILOG ASSN1/ACA VERILOG ASSN1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_bit4_fa' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/rahul/OneDrive/Desktop/ACA VERILOG ASSN/ACA VERILOG ASSN1/ACA VERILOG ASSN1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_bit4_fa_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rahul/OneDrive/Desktop/ACA VERILOG ASSN/ACA VERILOG ASSN1/ACA VERILOG ASSN1.srcs/sources_1/new/bit1_FA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bit1_FA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rahul/OneDrive/Desktop/ACA VERILOG ASSN/ACA VERILOG ASSN1/ACA VERILOG ASSN1.srcs/sources_1/new/bit4_fa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bit4_fa
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rahul/OneDrive/Desktop/ACA VERILOG ASSN/ACA VERILOG ASSN1/ACA VERILOG ASSN1.srcs/sources_1/new/tb_bit4_fa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_bit4_fa
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/rahul/OneDrive/Desktop/ACA VERILOG ASSN/ACA VERILOG ASSN1/ACA VERILOG ASSN1.sim/sim_1/behav/xsim'
"xelab -wto 2153f0e956874157b9162952332ca1cb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_bit4_fa_behav xil_defaultlib.tb_bit4_fa xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 2153f0e956874157b9162952332ca1cb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_bit4_fa_behav xil_defaultlib.tb_bit4_fa xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.bit1_FA
Compiling module xil_defaultlib.bit4_fa
Compiling module xil_defaultlib.tb_bit4_fa
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_bit4_fa_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/rahul/OneDrive/Desktop/ACA -notrace
couldn't read file "C:/Users/rahul/OneDrive/Desktop/ACA": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Wed Nov 23 20:13:03 2022...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 779.328 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/rahul/OneDrive/Desktop/ACA VERILOG ASSN/ACA VERILOG ASSN1/ACA VERILOG ASSN1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_bit4_fa_behav -key {Behavioral:sim_1:Functional:tb_bit4_fa} -tclbatch {tb_bit4_fa.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source tb_bit4_fa.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 794.215 ; gain = 14.887
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_bit4_fa_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 794.387 ; gain = 15.059
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 795.078 ; gain = 0.000
