# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../ece449_processor.srcs/sources_1/ip/DIST_ROM_1024/DIST_ROM_1024_sim_netlist.vhdl" \
"../../../../ece449_processor.srcs/sources_1/imports/sources_1/ALU.vhd" \
"../../../../ece449_processor.srcs/sources_1/imports/sources_1/DECODER.vhd" \
"../../../../ece449_processor.srcs/sources_1/imports/sources_1/imports/VHDL/Display_Controller.vhd" \
"../../../../ece449_processor.srcs/sources_1/imports/sources_1/processor_top.vhd" \
"../../../../ece449_processor.srcs/sources_1/imports/sources_1/register_file.vhd" \
"../../../../ece449_processor.srcs/sources_1/imports/sources_1/new/hw_top.vhd" \

# Do not sort compile order
nosort
