Classic Timing Analyzer report for usbconnection
Mon May 10 23:40:40 2021
Quartus II Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'CLK'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                            ;
+------------------------------+-------+---------------+------------------------------------------------+------------------------------------------+----------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From                                     ; To       ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+------------------------------------------+----------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 5.299 ns                                       ; Din[7]                                   ; inst3[7] ; --         ; CLK      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 8.692 ns                                       ; usbconnection:inst|fstate.set_nrd_low    ; nrd      ; CLK        ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -0.366 ns                                      ; Din[0]                                   ; inst3[0] ; --         ; CLK      ; 0            ;
; Clock Setup: 'CLK'           ; N/A   ; None          ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; usbconnection:inst|fstate.send_data_host ; inst4[0] ; CLK        ; CLK      ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;                                          ;          ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+------------------------------------------+----------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C5T144C8        ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; CLK             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CLK'                                                                                                                                                                                                                                                   ;
+-------+------------------------------------------------+------------------------------------------------+------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                           ; To                                             ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+------------------------------------------------+------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; usbconnection:inst|fstate.send_data_host       ; inst4[7]                                       ; CLK        ; CLK      ; None                        ; None                      ; 2.604 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; usbconnection:inst|fstate.send_data_host       ; inst4[6]                                       ; CLK        ; CLK      ; None                        ; None                      ; 2.604 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; usbconnection:inst|fstate.send_data_host       ; inst4[5]                                       ; CLK        ; CLK      ; None                        ; None                      ; 2.604 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; usbconnection:inst|fstate.send_data_host       ; inst4[4]                                       ; CLK        ; CLK      ; None                        ; None                      ; 2.604 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; usbconnection:inst|fstate.send_data_host       ; inst4[3]                                       ; CLK        ; CLK      ; None                        ; None                      ; 2.604 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; usbconnection:inst|fstate.send_data_host       ; inst4[2]                                       ; CLK        ; CLK      ; None                        ; None                      ; 2.604 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; usbconnection:inst|fstate.send_data_host       ; inst4[1]                                       ; CLK        ; CLK      ; None                        ; None                      ; 2.604 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; usbconnection:inst|fstate.send_data_host       ; inst4[0]                                       ; CLK        ; CLK      ; None                        ; None                      ; 2.604 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; usbconnection:inst|fstate.set_nrd_low          ; inst3[7]                                       ; CLK        ; CLK      ; None                        ; None                      ; 2.252 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; usbconnection:inst|fstate.set_nrd_low          ; inst3[6]                                       ; CLK        ; CLK      ; None                        ; None                      ; 2.252 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; usbconnection:inst|fstate.set_nrd_low          ; inst3[5]                                       ; CLK        ; CLK      ; None                        ; None                      ; 2.252 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; usbconnection:inst|fstate.set_nrd_low          ; inst3[4]                                       ; CLK        ; CLK      ; None                        ; None                      ; 2.252 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; usbconnection:inst|fstate.set_nrd_low          ; inst3[3]                                       ; CLK        ; CLK      ; None                        ; None                      ; 2.252 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; usbconnection:inst|fstate.set_nrd_low          ; inst3[2]                                       ; CLK        ; CLK      ; None                        ; None                      ; 2.252 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; usbconnection:inst|fstate.set_nrd_low          ; inst3[1]                                       ; CLK        ; CLK      ; None                        ; None                      ; 2.252 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; usbconnection:inst|fstate.set_nrd_low          ; inst3[0]                                       ; CLK        ; CLK      ; None                        ; None                      ; 2.252 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; usbconnection:inst|fstate.set_wr_high          ; inst4[7]                                       ; CLK        ; CLK      ; None                        ; None                      ; 2.124 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; usbconnection:inst|fstate.set_wr_high          ; inst4[6]                                       ; CLK        ; CLK      ; None                        ; None                      ; 2.124 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; usbconnection:inst|fstate.set_wr_high          ; inst4[5]                                       ; CLK        ; CLK      ; None                        ; None                      ; 2.124 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; usbconnection:inst|fstate.set_wr_high          ; inst4[4]                                       ; CLK        ; CLK      ; None                        ; None                      ; 2.124 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; usbconnection:inst|fstate.set_wr_high          ; inst4[3]                                       ; CLK        ; CLK      ; None                        ; None                      ; 2.124 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; usbconnection:inst|fstate.set_wr_high          ; inst4[2]                                       ; CLK        ; CLK      ; None                        ; None                      ; 2.124 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; usbconnection:inst|fstate.set_wr_high          ; inst4[1]                                       ; CLK        ; CLK      ; None                        ; None                      ; 2.124 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; usbconnection:inst|fstate.set_wr_high          ; inst4[0]                                       ; CLK        ; CLK      ; None                        ; None                      ; 2.124 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; usbconnection:inst|fstate.latch_data_from_host ; inst3[7]                                       ; CLK        ; CLK      ; None                        ; None                      ; 1.822 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; usbconnection:inst|fstate.latch_data_from_host ; inst3[6]                                       ; CLK        ; CLK      ; None                        ; None                      ; 1.822 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; usbconnection:inst|fstate.latch_data_from_host ; inst3[5]                                       ; CLK        ; CLK      ; None                        ; None                      ; 1.822 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; usbconnection:inst|fstate.latch_data_from_host ; inst3[4]                                       ; CLK        ; CLK      ; None                        ; None                      ; 1.822 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; usbconnection:inst|fstate.latch_data_from_host ; inst3[3]                                       ; CLK        ; CLK      ; None                        ; None                      ; 1.822 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; usbconnection:inst|fstate.latch_data_from_host ; inst3[2]                                       ; CLK        ; CLK      ; None                        ; None                      ; 1.822 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; usbconnection:inst|fstate.latch_data_from_host ; inst3[1]                                       ; CLK        ; CLK      ; None                        ; None                      ; 1.822 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; usbconnection:inst|fstate.latch_data_from_host ; inst3[0]                                       ; CLK        ; CLK      ; None                        ; None                      ; 1.822 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; inst3[6]                                       ; inst4[6]                                       ; CLK        ; CLK      ; None                        ; None                      ; 1.401 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; usbconnection:inst|fstate.send_data_host       ; usbconnection:inst|fstate.wait_nrxf_low        ; CLK        ; CLK      ; None                        ; None                      ; 1.390 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; inst3[7]                                       ; inst4[7]                                       ; CLK        ; CLK      ; None                        ; None                      ; 1.385 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; usbconnection:inst|fstate.set_wr_high          ; usbconnection:inst|fstate.send_data_host       ; CLK        ; CLK      ; None                        ; None                      ; 1.209 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; inst3[1]                                       ; inst4[1]                                       ; CLK        ; CLK      ; None                        ; None                      ; 1.201 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; usbconnection:inst|fstate.latch_data_from_host ; usbconnection:inst|fstate.wait_ntxe_low        ; CLK        ; CLK      ; None                        ; None                      ; 1.178 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; usbconnection:inst|fstate.wait_nrxf_low        ; usbconnection:inst|fstate.set_nrd_low          ; CLK        ; CLK      ; None                        ; None                      ; 1.095 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; inst3[0]                                       ; inst4[0]                                       ; CLK        ; CLK      ; None                        ; None                      ; 1.057 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; inst3[5]                                       ; inst4[5]                                       ; CLK        ; CLK      ; None                        ; None                      ; 1.055 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; inst3[3]                                       ; inst4[3]                                       ; CLK        ; CLK      ; None                        ; None                      ; 1.054 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; inst3[4]                                       ; inst4[4]                                       ; CLK        ; CLK      ; None                        ; None                      ; 1.048 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; inst3[2]                                       ; inst4[2]                                       ; CLK        ; CLK      ; None                        ; None                      ; 0.957 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; usbconnection:inst|fstate.wait_ntxe_low        ; usbconnection:inst|fstate.set_wr_high          ; CLK        ; CLK      ; None                        ; None                      ; 0.912 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; usbconnection:inst|fstate.set_nrd_low          ; usbconnection:inst|fstate.latch_data_from_host ; CLK        ; CLK      ; None                        ; None                      ; 0.760 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; usbconnection:inst|fstate.wait_nrxf_low        ; usbconnection:inst|fstate.wait_nrxf_low        ; CLK        ; CLK      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; usbconnection:inst|fstate.wait_ntxe_low        ; usbconnection:inst|fstate.wait_ntxe_low        ; CLK        ; CLK      ; None                        ; None                      ; 0.501 ns                ;
+-------+------------------------------------------------+------------------------------------------------+------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------+
; tsu                                                                                             ;
+-------+--------------+------------+--------+-----------------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From   ; To                                      ; To Clock ;
+-------+--------------+------------+--------+-----------------------------------------+----------+
; N/A   ; None         ; 5.299 ns   ; Din[7] ; inst3[7]                                ; CLK      ;
; N/A   ; None         ; 5.270 ns   ; Din[5] ; inst3[5]                                ; CLK      ;
; N/A   ; None         ; 4.968 ns   ; Din[4] ; inst3[4]                                ; CLK      ;
; N/A   ; None         ; 4.948 ns   ; Din[6] ; inst3[6]                                ; CLK      ;
; N/A   ; None         ; 4.828 ns   ; nRxf   ; usbconnection:inst|fstate.wait_nrxf_low ; CLK      ;
; N/A   ; None         ; 4.822 ns   ; nRxf   ; usbconnection:inst|fstate.set_nrd_low   ; CLK      ;
; N/A   ; None         ; 4.784 ns   ; nTEX   ; usbconnection:inst|fstate.set_wr_high   ; CLK      ;
; N/A   ; None         ; 4.722 ns   ; Din[3] ; inst3[3]                                ; CLK      ;
; N/A   ; None         ; 4.439 ns   ; nTEX   ; usbconnection:inst|fstate.wait_ntxe_low ; CLK      ;
; N/A   ; None         ; 1.116 ns   ; Din[1] ; inst3[1]                                ; CLK      ;
; N/A   ; None         ; 0.638 ns   ; Din[2] ; inst3[2]                                ; CLK      ;
; N/A   ; None         ; 0.632 ns   ; Din[0] ; inst3[0]                                ; CLK      ;
+-------+--------------+------------+--------+-----------------------------------------+----------+


+-----------------------------------------------------------------------------------------------------------+
; tco                                                                                                       ;
+-------+--------------+------------+------------------------------------------------+---------+------------+
; Slack ; Required tco ; Actual tco ; From                                           ; To      ; From Clock ;
+-------+--------------+------------+------------------------------------------------+---------+------------+
; N/A   ; None         ; 8.692 ns   ; usbconnection:inst|fstate.set_nrd_low          ; nrd     ; CLK        ;
; N/A   ; None         ; 8.289 ns   ; usbconnection:inst|fstate.send_data_host       ; wr      ; CLK        ;
; N/A   ; None         ; 8.262 ns   ; usbconnection:inst|fstate.latch_data_from_host ; nrd     ; CLK        ;
; N/A   ; None         ; 8.157 ns   ; inst4[5]                                       ; dout[5] ; CLK        ;
; N/A   ; None         ; 8.045 ns   ; inst4[2]                                       ; dout[2] ; CLK        ;
; N/A   ; None         ; 7.945 ns   ; inst4[0]                                       ; dout[0] ; CLK        ;
; N/A   ; None         ; 7.903 ns   ; inst4[4]                                       ; dout[4] ; CLK        ;
; N/A   ; None         ; 7.901 ns   ; inst4[3]                                       ; dout[3] ; CLK        ;
; N/A   ; None         ; 7.809 ns   ; usbconnection:inst|fstate.set_wr_high          ; wr      ; CLK        ;
; N/A   ; None         ; 7.654 ns   ; inst4[6]                                       ; dout[6] ; CLK        ;
; N/A   ; None         ; 7.552 ns   ; inst4[7]                                       ; dout[7] ; CLK        ;
; N/A   ; None         ; 7.230 ns   ; inst4[1]                                       ; dout[1] ; CLK        ;
+-------+--------------+------------+------------------------------------------------+---------+------------+


+-------------------------------------------------------------------------------------------------------+
; th                                                                                                    ;
+---------------+-------------+-----------+--------+-----------------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From   ; To                                      ; To Clock ;
+---------------+-------------+-----------+--------+-----------------------------------------+----------+
; N/A           ; None        ; -0.366 ns ; Din[0] ; inst3[0]                                ; CLK      ;
; N/A           ; None        ; -0.372 ns ; Din[2] ; inst3[2]                                ; CLK      ;
; N/A           ; None        ; -0.850 ns ; Din[1] ; inst3[1]                                ; CLK      ;
; N/A           ; None        ; -4.173 ns ; nTEX   ; usbconnection:inst|fstate.wait_ntxe_low ; CLK      ;
; N/A           ; None        ; -4.456 ns ; Din[3] ; inst3[3]                                ; CLK      ;
; N/A           ; None        ; -4.518 ns ; nTEX   ; usbconnection:inst|fstate.set_wr_high   ; CLK      ;
; N/A           ; None        ; -4.556 ns ; nRxf   ; usbconnection:inst|fstate.set_nrd_low   ; CLK      ;
; N/A           ; None        ; -4.562 ns ; nRxf   ; usbconnection:inst|fstate.wait_nrxf_low ; CLK      ;
; N/A           ; None        ; -4.682 ns ; Din[6] ; inst3[6]                                ; CLK      ;
; N/A           ; None        ; -4.702 ns ; Din[4] ; inst3[4]                                ; CLK      ;
; N/A           ; None        ; -5.004 ns ; Din[5] ; inst3[5]                                ; CLK      ;
; N/A           ; None        ; -5.033 ns ; Din[7] ; inst3[7]                                ; CLK      ;
+---------------+-------------+-----------+--------+-----------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition
    Info: Processing started: Mon May 10 23:40:40 2021
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off usbconnection -c usbconnection --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "CLK" is an undefined clock
Info: Clock "CLK" Internal fmax is restricted to 340.02 MHz between source register "usbconnection:inst|fstate.send_data_host" and destination register "inst4[7]"
    Info: fmax restricted to clock pin edge rate 2.941 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 2.604 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X8_Y2_N17; Fanout = 2; REG Node = 'usbconnection:inst|fstate.send_data_host'
            Info: 2: + IC(0.467 ns) + CELL(0.651 ns) = 1.118 ns; Loc. = LCCOMB_X8_Y2_N10; Fanout = 9; COMB Node = 'usbconnection:inst|wr~0'
            Info: 3: + IC(0.631 ns) + CELL(0.855 ns) = 2.604 ns; Loc. = LCFF_X7_Y2_N25; Fanout = 1; REG Node = 'inst4[7]'
            Info: Total cell delay = 1.506 ns ( 57.83 % )
            Info: Total interconnect delay = 1.098 ns ( 42.17 % )
        Info: - Smallest clock skew is -0.002 ns
            Info: + Shortest clock path from clock "CLK" to destination register is 2.749 ns
                Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'CLK'
                Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 22; COMB Node = 'CLK~clkctrl'
                Info: 3: + IC(0.840 ns) + CELL(0.666 ns) = 2.749 ns; Loc. = LCFF_X7_Y2_N25; Fanout = 1; REG Node = 'inst4[7]'
                Info: Total cell delay = 1.766 ns ( 64.24 % )
                Info: Total interconnect delay = 0.983 ns ( 35.76 % )
            Info: - Longest clock path from clock "CLK" to source register is 2.751 ns
                Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'CLK'
                Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 22; COMB Node = 'CLK~clkctrl'
                Info: 3: + IC(0.842 ns) + CELL(0.666 ns) = 2.751 ns; Loc. = LCFF_X8_Y2_N17; Fanout = 2; REG Node = 'usbconnection:inst|fstate.send_data_host'
                Info: Total cell delay = 1.766 ns ( 64.19 % )
                Info: Total interconnect delay = 0.985 ns ( 35.81 % )
        Info: + Micro clock to output delay of source is 0.304 ns
        Info: + Micro setup delay of destination is -0.040 ns
Info: tsu for register "inst3[7]" (data pin = "Din[7]", clock pin = "CLK") is 5.299 ns
    Info: + Longest pin to register delay is 8.090 ns
        Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_81; Fanout = 1; PIN Node = 'Din[7]'
        Info: 2: + IC(6.685 ns) + CELL(0.460 ns) = 8.090 ns; Loc. = LCFF_X8_Y2_N11; Fanout = 1; REG Node = 'inst3[7]'
        Info: Total cell delay = 1.405 ns ( 17.37 % )
        Info: Total interconnect delay = 6.685 ns ( 82.63 % )
    Info: + Micro setup delay of destination is -0.040 ns
    Info: - Shortest clock path from clock "CLK" to destination register is 2.751 ns
        Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'CLK'
        Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 22; COMB Node = 'CLK~clkctrl'
        Info: 3: + IC(0.842 ns) + CELL(0.666 ns) = 2.751 ns; Loc. = LCFF_X8_Y2_N11; Fanout = 1; REG Node = 'inst3[7]'
        Info: Total cell delay = 1.766 ns ( 64.19 % )
        Info: Total interconnect delay = 0.985 ns ( 35.81 % )
Info: tco from clock "CLK" to destination pin "nrd" through register "usbconnection:inst|fstate.set_nrd_low" is 8.692 ns
    Info: + Longest clock path from clock "CLK" to source register is 2.751 ns
        Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'CLK'
        Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 22; COMB Node = 'CLK~clkctrl'
        Info: 3: + IC(0.842 ns) + CELL(0.666 ns) = 2.751 ns; Loc. = LCFF_X8_Y2_N1; Fanout = 2; REG Node = 'usbconnection:inst|fstate.set_nrd_low'
        Info: Total cell delay = 1.766 ns ( 64.19 % )
        Info: Total interconnect delay = 0.985 ns ( 35.81 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Longest register to pin delay is 5.637 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X8_Y2_N1; Fanout = 2; REG Node = 'usbconnection:inst|fstate.set_nrd_low'
        Info: 2: + IC(0.451 ns) + CELL(0.624 ns) = 1.075 ns; Loc. = LCCOMB_X8_Y2_N12; Fanout = 9; COMB Node = 'usbconnection:inst|nrd~0'
        Info: 3: + IC(1.332 ns) + CELL(3.230 ns) = 5.637 ns; Loc. = PIN_32; Fanout = 0; PIN Node = 'nrd'
        Info: Total cell delay = 3.854 ns ( 68.37 % )
        Info: Total interconnect delay = 1.783 ns ( 31.63 % )
Info: th for register "inst3[0]" (data pin = "Din[0]", clock pin = "CLK") is -0.366 ns
    Info: + Longest clock path from clock "CLK" to destination register is 2.751 ns
        Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'CLK'
        Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 22; COMB Node = 'CLK~clkctrl'
        Info: 3: + IC(0.842 ns) + CELL(0.666 ns) = 2.751 ns; Loc. = LCFF_X8_Y2_N19; Fanout = 1; REG Node = 'inst3[0]'
        Info: Total cell delay = 1.766 ns ( 64.19 % )
        Info: Total interconnect delay = 0.985 ns ( 35.81 % )
    Info: + Micro hold delay of destination is 0.306 ns
    Info: - Shortest pin to register delay is 3.423 ns
        Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_90; Fanout = 1; PIN Node = 'Din[0]'
        Info: 2: + IC(1.999 ns) + CELL(0.206 ns) = 3.315 ns; Loc. = LCCOMB_X8_Y2_N18; Fanout = 1; COMB Node = 'inst3[0]~feeder'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 3.423 ns; Loc. = LCFF_X8_Y2_N19; Fanout = 1; REG Node = 'inst3[0]'
        Info: Total cell delay = 1.424 ns ( 41.60 % )
        Info: Total interconnect delay = 1.999 ns ( 58.40 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 189 megabytes
    Info: Processing ended: Mon May 10 23:40:40 2021
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


