{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1728363451586 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1728363451587 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 08 00:57:31 2024 " "Processing started: Tue Oct 08 00:57:31 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1728363451587 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1728363451587 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CEG3155-Lab-2 -c CEG3155-Lab-2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off CEG3155-Lab-2 -c CEG3155-Lab-2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1728363451587 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1728363451757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lshift_8bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lshift_8bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lshift_8bit-structural " "Found design unit 1: lshift_8bit-structural" {  } { { "lshift_8bit.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/lshift_8bit.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1728363451976 ""} { "Info" "ISGN_ENTITY_NAME" "1 lshift_8bit " "Found entity 1: lshift_8bit" {  } { { "lshift_8bit.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/lshift_8bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1728363451976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1728363451976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cla_4bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cla_4bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CLA_4bit-basic " "Found design unit 1: CLA_4bit-basic" {  } { { "CLA_4bit.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/CLA_4bit.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1728363451978 ""} { "Info" "ISGN_ENTITY_NAME" "1 CLA_4bit " "Found entity 1: CLA_4bit" {  } { { "CLA_4bit.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/CLA_4bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1728363451978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1728363451978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "enabledsrlatch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file enabledsrlatch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 enabledSRLatch-rtl " "Found design unit 1: enabledSRLatch-rtl" {  } { { "enabledsrlatch.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/enabledsrlatch.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1728363451979 ""} { "Info" "ISGN_ENTITY_NAME" "1 enabledSRLatch " "Found entity 1: enabledSRLatch" {  } { { "enabledsrlatch.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/enabledsrlatch.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1728363451979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1728363451979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_ff.vhd 2 1 " "Found 2 design units, including 1 entities, in source file d_ff.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 d_FF-rtl " "Found design unit 1: d_FF-rtl" {  } { { "d_FF.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/d_FF.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1728363451980 ""} { "Info" "ISGN_ENTITY_NAME" "1 d_FF " "Found entity 1: d_FF" {  } { { "d_FF.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/d_FF.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1728363451980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1728363451980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dff_8bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dff_8bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dFF_8bit-rtl " "Found design unit 1: dFF_8bit-rtl" {  } { { "dff_8bit.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/dff_8bit.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1728363451981 ""} { "Info" "ISGN_ENTITY_NAME" "1 dFF_8bit " "Found entity 1: dFF_8bit" {  } { { "dff_8bit.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/dff_8bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1728363451981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1728363451981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.vhd 2 1 " "Found 2 design units, including 1 entities, in source file testbench.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_adder_subtractor-behavior " "Found design unit 1: tb_adder_subtractor-behavior" {  } { { "Testbench.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/Testbench.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1728363451983 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_adder_subtractor " "Found entity 1: tb_adder_subtractor" {  } { { "Testbench.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/Testbench.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1728363451983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1728363451983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "4bitadder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file 4bitadder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder_subtractor-Structural " "Found design unit 1: adder_subtractor-Structural" {  } { { "4bitadder.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/4bitadder.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1728363451984 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder_subtractor " "Found entity 1: adder_subtractor" {  } { { "4bitadder.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/4bitadder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1728363451984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1728363451984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "1bitadder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file 1bitadder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 full_adder-Behavioral " "Found design unit 1: full_adder-Behavioral" {  } { { "1bitadder.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/1bitadder.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1728363451985 ""} { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "1bitadder.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/1bitadder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1728363451985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1728363451985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplier_4bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multiplier_4bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Multiplier_4bit-basic " "Found design unit 1: Multiplier_4bit-basic" {  } { { "Multiplier_4bit.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/Multiplier_4bit.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1728363451987 ""} { "Info" "ISGN_ENTITY_NAME" "1 Multiplier_4bit " "Found entity 1: Multiplier_4bit" {  } { { "Multiplier_4bit.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/Multiplier_4bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1728363451987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1728363451987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cla_8bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cla_8bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CLA_8bit-basic " "Found design unit 1: CLA_8bit-basic" {  } { { "CLA_8bit.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/CLA_8bit.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1728363451988 ""} { "Info" "ISGN_ENTITY_NAME" "1 CLA_8bit " "Found entity 1: CLA_8bit" {  } { { "CLA_8bit.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/CLA_8bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1728363451988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1728363451988 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Multiplier_4bit " "Elaborating entity \"Multiplier_4bit\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1728363452007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lshift_8bit lshift_8bit:lshift_8bit1 " "Elaborating entity \"lshift_8bit\" for hierarchy \"lshift_8bit:lshift_8bit1\"" {  } { { "Multiplier_4bit.vhd" "lshift_8bit1" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/Multiplier_4bit.vhd" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1728363452019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dFF_8bit lshift_8bit:lshift_8bit1\|dFF_8bit:dff_inst " "Elaborating entity \"dFF_8bit\" for hierarchy \"lshift_8bit:lshift_8bit1\|dFF_8bit:dff_inst\"" {  } { { "lshift_8bit.vhd" "dff_inst" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/lshift_8bit.vhd" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1728363452020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "d_FF lshift_8bit:lshift_8bit1\|dFF_8bit:dff_inst\|d_FF:dff_inst0 " "Elaborating entity \"d_FF\" for hierarchy \"lshift_8bit:lshift_8bit1\|dFF_8bit:dff_inst\|d_FF:dff_inst0\"" {  } { { "dff_8bit.vhd" "dff_inst0" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/dff_8bit.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1728363452021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "enabledSRLatch lshift_8bit:lshift_8bit1\|dFF_8bit:dff_inst\|d_FF:dff_inst0\|enabledSRLatch:masterLatch " "Elaborating entity \"enabledSRLatch\" for hierarchy \"lshift_8bit:lshift_8bit1\|dFF_8bit:dff_inst\|d_FF:dff_inst0\|enabledSRLatch:masterLatch\"" {  } { { "d_FF.vhd" "masterLatch" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/d_FF.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1728363452021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLA_8bit CLA_8bit:CLA_8bit_inst1 " "Elaborating entity \"CLA_8bit\" for hierarchy \"CLA_8bit:CLA_8bit_inst1\"" {  } { { "Multiplier_4bit.vhd" "CLA_8bit_inst1" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/Multiplier_4bit.vhd" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1728363452092 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "zeroOut CLA_8bit.vhd(9) " "VHDL Signal Declaration warning at CLA_8bit.vhd(9): used implicit default value for signal \"zeroOut\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "CLA_8bit.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/CLA_8bit.vhd" 9 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1728363452092 "|Multiplier_4bit|CLA_8bit:CLA_8bit_inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLA_4bit CLA_8bit:CLA_8bit_inst1\|CLA_4bit:CLA_4bit_lower " "Elaborating entity \"CLA_4bit\" for hierarchy \"CLA_8bit:CLA_8bit_inst1\|CLA_4bit:CLA_4bit_lower\"" {  } { { "CLA_8bit.vhd" "CLA_4bit_lower" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/CLA_8bit.vhd" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1728363452096 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "zeroOut CLA_4bit.vhd(9) " "VHDL Signal Declaration warning at CLA_4bit.vhd(9): used implicit default value for signal \"zeroOut\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "CLA_4bit.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/CLA_4bit.vhd" 9 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1728363452097 "|CLA_8bit|CLA_4bit:CLA_4bit_lower"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "OverFlowOut GND " "Pin \"OverFlowOut\" is stuck at GND" {  } { { "Multiplier_4bit.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/Multiplier_4bit.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1728363452907 "|Multiplier_4bit|OverFlowOut"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1728363452907 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1728363452977 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1728363453316 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728363453316 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GReset " "No output dependent on input pin \"GReset\"" {  } { { "Multiplier_4bit.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/Multiplier_4bit.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728363453355 "|Multiplier_4bit|GReset"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1728363453355 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "354 " "Implemented 354 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1728363453355 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1728363453355 ""} { "Info" "ICUT_CUT_TM_LCELLS" "333 " "Implemented 333 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1728363453355 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1728363453355 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4675 " "Peak virtual memory: 4675 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1728363453373 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 08 00:57:33 2024 " "Processing ended: Tue Oct 08 00:57:33 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1728363453373 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1728363453373 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1728363453373 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1728363453373 ""}
