#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri Jun 16 22:36:29 2023
# Process ID: 442354
# Current directory: /home/yutong/RISC-V_SoC/vivado/soc/soc.runs/soc_cpu_wrap_0_0_synth_1
# Command line: vivado -log soc_cpu_wrap_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source soc_cpu_wrap_0_0.tcl
# Log file: /home/yutong/RISC-V_SoC/vivado/soc/soc.runs/soc_cpu_wrap_0_0_synth_1/soc_cpu_wrap_0_0.vds
# Journal file: /home/yutong/RISC-V_SoC/vivado/soc/soc.runs/soc_cpu_wrap_0_0_synth_1/vivado.jou
#-----------------------------------------------------------
source soc_cpu_wrap_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/yutong/RISC-V_SoC'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository '/home/yutong/RISC-V_SoC' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is '/home/yutong/RISC-V_SoC/vivado/soc/soc.runs/soc_cpu_wrap_0_0_synth_1'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2018.3/data/ip'.
Command: synth_design -top soc_cpu_wrap_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 442406 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1431.742 ; gain = 68.023 ; free physical = 2928 ; free virtual = 7535
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'soc_cpu_wrap_0_0' [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ip/soc_cpu_wrap_0_0/synth/soc_cpu_wrap_0_0.sv:57]
INFO: [Synth 8-6157] synthesizing module 'cpu_wrap' [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:745]
INFO: [Synth 8-6157] synthesizing module 'axi_intf' [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:28474]
	Parameter ID_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_intf' (0#1) [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:28474]
INFO: [Synth 8-6157] synthesizing module 'axi_intf' [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:28474]
	Parameter ID_WIDTH bound to: 6 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_intf' (0#1) [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:28474]
INFO: [Synth 8-6157] synthesizing module 'apb_intf' [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:28426]
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'apb_intf' (0#1) [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:28426]
INFO: [Synth 8-6157] synthesizing module 'apb_intf' [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:28426]
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'apb_intf' (0#1) [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:28426]
INFO: [Synth 8-6157] synthesizing module 'apb_intf' [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:28426]
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'apb_intf' (0#1) [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:28426]
INFO: [Synth 8-6157] synthesizing module 'apb_intf' [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:28426]
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'apb_intf' (0#1) [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:28426]
INFO: [Synth 8-6157] synthesizing module 'apb_intf' [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:28426]
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'apb_intf' (0#1) [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:28426]
INFO: [Synth 8-6157] synthesizing module 'apb_intf' [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:28426]
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'apb_intf' (0#1) [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:28426]
INFO: [Synth 8-6157] synthesizing module 'apb_intf' [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:28426]
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'apb_intf' (0#1) [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:28426]
INFO: [Synth 8-6157] synthesizing module 'apb_intf' [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:28426]
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'apb_intf' (0#1) [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:28426]
INFO: [Synth 8-6157] synthesizing module 'axi_intf' [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:28474]
	Parameter ID_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_intf' (0#1) [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:28474]
INFO: [Synth 8-6157] synthesizing module 'axi_intf' [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:28474]
	Parameter ID_WIDTH bound to: 13 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_intf' (0#1) [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:28474]
INFO: [Synth 8-6157] synthesizing module 'axi_intf' [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:28474]
	Parameter ID_WIDTH bound to: 9 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_intf' (0#1) [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:28474]
INFO: [Synth 8-6157] synthesizing module 'axi_intf' [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:28474]
	Parameter ID_WIDTH bound to: 10 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_intf' (0#1) [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:28474]
INFO: [Synth 8-6157] synthesizing module 'axi_intf' [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:28474]
	Parameter ID_WIDTH bound to: 10 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_intf' (0#1) [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:28474]
INFO: [Synth 8-6157] synthesizing module 'axi_intf' [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:28474]
	Parameter ID_WIDTH bound to: 10 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_intf' (0#1) [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:28474]
INFO: [Synth 8-6157] synthesizing module 'axi_intf' [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:28474]
	Parameter ID_WIDTH bound to: 10 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_intf' (0#1) [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:28474]
INFO: [Synth 8-6157] synthesizing module 'axi_intf' [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:28474]
	Parameter ID_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_intf' (0#1) [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:28474]
INFO: [Synth 8-6157] synthesizing module 'axi_intf' [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:28474]
	Parameter ID_WIDTH bound to: 9 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_intf' (0#1) [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:28474]
INFO: [Synth 8-6157] synthesizing module 'axi_intf' [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:28474]
	Parameter ID_WIDTH bound to: 10 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_intf' (0#1) [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:28474]
INFO: [Synth 8-6157] synthesizing module 'axi_intf' [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:28474]
	Parameter ID_WIDTH bound to: 10 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_intf' (0#1) [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:28474]
INFO: [Synth 8-6157] synthesizing module 'cpu_top' [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:3175]
INFO: [Synth 8-6157] synthesizing module 'resetn_synchronizer' [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:17904]
INFO: [Synth 8-6155] done synthesizing module 'resetn_synchronizer' (1#1) [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:17904]
INFO: [Synth 8-6157] synthesizing module 'clkmnt' [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:4778]
INFO: [Synth 8-6157] synthesizing module 'CG' [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:17888]
INFO: [Synth 8-6155] done synthesizing module 'CG' (2#1) [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:17888]
INFO: [Synth 8-6155] done synthesizing module 'clkmnt' (3#1) [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:4778]
INFO: [Synth 8-6157] synthesizing module 'hzu' [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:4806]
INFO: [Synth 8-6155] done synthesizing module 'hzu' (4#1) [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:4806]
INFO: [Synth 8-6157] synthesizing module 'ifu' [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:4892]
INFO: [Synth 8-6157] synthesizing module 'pfu' [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:5515]
INFO: [Synth 8-6157] synthesizing module 'btb' [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:5734]
INFO: [Synth 8-6155] done synthesizing module 'btb' (5#1) [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:5734]
INFO: [Synth 8-6155] done synthesizing module 'pfu' (6#1) [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:5515]
INFO: [Synth 8-6155] done synthesizing module 'ifu' (7#1) [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:4892]
INFO: [Synth 8-6157] synthesizing module 'idu' [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:6253]
INFO: [Synth 8-6157] synthesizing module 'rfu' [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:8331]
INFO: [Synth 8-6155] done synthesizing module 'rfu' (8#1) [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:8331]
INFO: [Synth 8-6157] synthesizing module 'dec' [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:6901]
	Parameter ALU_AND bound to: 4'b0000 
	Parameter ALU_OR bound to: 4'b0001 
	Parameter ALU_XOR bound to: 4'b0010 
	Parameter ALU_ADD bound to: 4'b0011 
	Parameter ALU_SUB bound to: 4'b0100 
	Parameter ALU_SLT bound to: 4'b0101 
	Parameter ALU_SLL bound to: 4'b0110 
	Parameter ALU_SRL bound to: 4'b0111 
	Parameter ALU_SLTU bound to: 4'b1000 
	Parameter ALU_SRA bound to: 4'b1001 
	Parameter BPU_EQ bound to: 2'b00 
	Parameter BPU_LT bound to: 2'b01 
	Parameter BPU_LTU bound to: 2'b10 
	Parameter MDU_MUL bound to: 4'b0000 
	Parameter MDU_MULHU bound to: 4'b0001 
	Parameter MDU_MULHSU bound to: 4'b0011 
	Parameter MDU_MULH bound to: 4'b0111 
	Parameter MDU_DIVU bound to: 4'b1000 
	Parameter MDU_REMU bound to: 4'b1001 
	Parameter MDU_DIV bound to: 4'b1110 
	Parameter MDU_REM bound to: 4'b1111 
	Parameter CSR_OP_NONE bound to: 2'b00 
	Parameter CSR_OP_SET bound to: 2'b01 
	Parameter CSR_OP_CLR bound to: 2'b10 
	Parameter AMO_SWAP bound to: 4'b0001 
	Parameter AMO_ADD bound to: 4'b0000 
	Parameter AMO_XOR bound to: 4'b0010 
	Parameter AMO_AND bound to: 4'b0110 
	Parameter AMO_OR bound to: 4'b0100 
	Parameter AMO_MIN bound to: 4'b1000 
	Parameter AMO_MAX bound to: 4'b1010 
	Parameter AMO_MINU bound to: 4'b1100 
	Parameter AMO_MAXU bound to: 4'b1110 
	Parameter OP_LOAD bound to: 5'b00000 
	Parameter OP_LOAD_FP bound to: 5'b00001 
	Parameter OP_CUST_0 bound to: 5'b00010 
	Parameter OP_MISC_MEM bound to: 5'b00011 
	Parameter OP_OP_IMM bound to: 5'b00100 
	Parameter OP_AUIPC bound to: 5'b00101 
	Parameter OP_OP_IMM_32 bound to: 5'b00110 
	Parameter OP_STORE bound to: 5'b01000 
	Parameter OP_STORE_FP bound to: 5'b01001 
	Parameter OP_CUST_1 bound to: 5'b01010 
	Parameter OP_AMO bound to: 5'b01011 
	Parameter OP_OP bound to: 5'b01100 
	Parameter OP_LUI bound to: 5'b01101 
	Parameter OP_OP_32 bound to: 5'b01110 
	Parameter OP_MADD bound to: 5'b10000 
	Parameter OP_MSUB bound to: 5'b10001 
	Parameter OP_NMSUB bound to: 5'b10010 
	Parameter OP_NMADD bound to: 5'b10011 
	Parameter OP_OP_FP bound to: 5'b10100 
	Parameter OP_RSV_0 bound to: 5'b10101 
	Parameter OP_CUST_2 bound to: 5'b10110 
	Parameter OP_BRANCH bound to: 5'b11000 
	Parameter OP_JALR bound to: 5'b11001 
	Parameter OP_RSV_1 bound to: 5'b11010 
	Parameter OP_JAL bound to: 5'b11011 
	Parameter OP_SYSTEM bound to: 5'b11100 
	Parameter OP_RSV_2 bound to: 5'b11101 
	Parameter OP_CUST_3 bound to: 5'b11110 
	Parameter OP16_C0 bound to: 2'b00 
	Parameter OP16_C1 bound to: 2'b01 
	Parameter OP16_C2 bound to: 2'b10 
	Parameter FUNCT3_JALR bound to: 3'b000 
	Parameter FUNCT3_BEQ bound to: 3'b000 
	Parameter FUNCT3_BNE bound to: 3'b001 
	Parameter FUNCT3_BLT bound to: 3'b100 
	Parameter FUNCT3_BGE bound to: 3'b101 
	Parameter FUNCT3_BLTU bound to: 3'b110 
	Parameter FUNCT3_BGEU bound to: 3'b111 
	Parameter FUNCT3_LB bound to: 3'b000 
	Parameter FUNCT3_LH bound to: 3'b001 
	Parameter FUNCT3_LW bound to: 3'b010 
	Parameter FUNCT3_LD bound to: 3'b011 
	Parameter FUNCT3_LBU bound to: 3'b100 
	Parameter FUNCT3_LHU bound to: 3'b101 
	Parameter FUNCT3_LWU bound to: 3'b110 
	Parameter FUNCT3_SB bound to: 3'b000 
	Parameter FUNCT3_SH bound to: 3'b001 
	Parameter FUNCT3_SW bound to: 3'b010 
	Parameter FUNCT3_SD bound to: 3'b011 
	Parameter FUNCT3_ADDI bound to: 3'b000 
	Parameter FUNCT3_SLTI bound to: 3'b010 
	Parameter FUNCT3_SLTIU bound to: 3'b011 
	Parameter FUNCT3_XORI bound to: 3'b100 
	Parameter FUNCT3_ORI bound to: 3'b110 
	Parameter FUNCT3_ANDI bound to: 3'b111 
	Parameter FUNCT3_SLLI bound to: 3'b001 
	Parameter FUNCT3_SRLI bound to: 3'b101 
	Parameter FUNCT3_SRAI bound to: 3'b101 
	Parameter FUNCT3_ADD bound to: 3'b000 
	Parameter FUNCT3_SUB bound to: 3'b000 
	Parameter FUNCT3_SLL bound to: 3'b001 
	Parameter FUNCT3_SLT bound to: 3'b010 
	Parameter FUNCT3_SLTU bound to: 3'b011 
	Parameter FUNCT3_XOR bound to: 3'b100 
	Parameter FUNCT3_SRL bound to: 3'b101 
	Parameter FUNCT3_SRA bound to: 3'b101 
	Parameter FUNCT3_OR bound to: 3'b110 
	Parameter FUNCT3_AND bound to: 3'b111 
	Parameter FUNCT3_FENCE bound to: 3'b000 
	Parameter FUNCT3_FENCE_I bound to: 3'b001 
	Parameter FUNCT3_PRIV bound to: 3'b000 
	Parameter FUNCT3_CSRRW bound to: 3'b001 
	Parameter FUNCT3_CSRRS bound to: 3'b010 
	Parameter FUNCT3_CSRRC bound to: 3'b011 
	Parameter FUNCT3_CSRRWI bound to: 3'b101 
	Parameter FUNCT3_CSRRSI bound to: 3'b110 
	Parameter FUNCT3_CSRRCI bound to: 3'b111 
	Parameter FUNCT3_MUL bound to: 3'b000 
	Parameter FUNCT3_MULH bound to: 3'b001 
	Parameter FUNCT3_MULHSU bound to: 3'b010 
	Parameter FUNCT3_MULHU bound to: 3'b011 
	Parameter FUNCT3_DIV bound to: 3'b100 
	Parameter FUNCT3_DIVU bound to: 3'b101 
	Parameter FUNCT3_REM bound to: 3'b110 
	Parameter FUNCT3_REMU bound to: 3'b111 
	Parameter FUNCT5_LR bound to: 5'b00010 
	Parameter FUNCT5_SC bound to: 5'b00011 
	Parameter FUNCT5_AMOSWAP bound to: 5'b00001 
	Parameter FUNCT5_AMOADD bound to: 5'b00000 
	Parameter FUNCT5_AMOXOR bound to: 5'b00100 
	Parameter FUNCT5_AMOAND bound to: 5'b01100 
	Parameter FUNCT5_AMOOR bound to: 5'b01000 
	Parameter FUNCT5_AMOMIN bound to: 5'b10000 
	Parameter FUNCT5_AMOMAX bound to: 5'b10100 
	Parameter FUNCT5_AMOMINU bound to: 5'b11000 
	Parameter FUNCT5_AMOMAXU bound to: 5'b11100 
	Parameter FUNCT7_SLLI bound to: 7'b0000000 
	Parameter FUNCT7_SRLI bound to: 7'b0000000 
	Parameter FUNCT7_SRAI bound to: 7'b0100000 
	Parameter FUNCT7_OP0 bound to: 7'b0000000 
	Parameter FUNCT7_OP1 bound to: 7'b0100000 
	Parameter FUNCT7_SFENCE_VMA bound to: 7'b0001001 
	Parameter FUNCT7_MULDIV bound to: 7'b0000001 
	Parameter FUNCT12_ECALL bound to: 12'b000000000000 
	Parameter FUNCT12_EBREAK bound to: 12'b000000000001 
	Parameter FUNCT12_WFI bound to: 12'b000100000101 
	Parameter FUNCT12_SRET bound to: 12'b000100000010 
	Parameter FUNCT12_MRET bound to: 12'b001100000010 
	Parameter FUNCT3_C0_ADDI4SPN bound to: 3'b000 
	Parameter FUNCT3_C0_FLD bound to: 3'b001 
	Parameter FUNCT3_C0_LW bound to: 3'b010 
	Parameter FUNCT3_C0_FLW bound to: 3'b011 
	Parameter FUNCT3_C0_FSD bound to: 3'b101 
	Parameter FUNCT3_C0_SW bound to: 3'b110 
	Parameter FUNCT3_C0_FSW bound to: 3'b111 
	Parameter FUNCT3_C1_ADDI bound to: 3'b000 
	Parameter FUNCT3_C1_JAL bound to: 3'b001 
	Parameter FUNCT3_C1_LI bound to: 3'b010 
	Parameter FUNCT3_C1_LUI bound to: 3'b011 
	Parameter FUNCT3_C1_OP bound to: 3'b100 
	Parameter FUNCT3_C1_J bound to: 3'b101 
	Parameter FUNCT3_C1_BEQZ bound to: 3'b110 
	Parameter FUNCT3_C1_BNEZ bound to: 3'b111 
	Parameter FUNCT3_C2_SLLI bound to: 3'b000 
	Parameter FUNCT3_C2_FLDSP bound to: 3'b001 
	Parameter FUNCT3_C2_LWSP bound to: 3'b010 
	Parameter FUNCT3_C2_FLWSP bound to: 3'b011 
	Parameter FUNCT3_C2_OP bound to: 3'b100 
	Parameter FUNCT3_C2_FSDSP bound to: 3'b101 
	Parameter FUNCT3_C2_SWSP bound to: 3'b110 
	Parameter FUNCT3_C2_FSWSP bound to: 3'b111 
	Parameter FUNCT2_OP_IMM_C_SRLI bound to: 3'b000 
	Parameter FUNCT2_OP_IMM_C_SRAI bound to: 3'b001 
	Parameter FUNCT2_OP_IMM_C_ANDI bound to: 3'b010 
	Parameter FUNCT2_OP_IMM_C_OP bound to: 3'b011 
	Parameter FUNCT2_OP_C_SUB bound to: 3'b000 
	Parameter FUNCT2_OP_C_XOR bound to: 3'b001 
	Parameter FUNCT2_OP_C_OR bound to: 3'b010 
	Parameter FUNCT2_OP_C_AND bound to: 3'b011 
	Parameter FUNCT2_OP_C_SUBW bound to: 3'b000 
	Parameter FUNCT2_OP_C_ADDW bound to: 3'b001 
INFO: [Synth 8-226] default block is never used [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:7371]
INFO: [Synth 8-226] default block is never used [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:7576]
INFO: [Synth 8-226] default block is never used [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:7830]
INFO: [Synth 8-226] default block is never used [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:7993]
INFO: [Synth 8-226] default block is never used [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:8015]
INFO: [Synth 8-6155] done synthesizing module 'dec' (9#1) [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:6901]
INFO: [Synth 8-6155] done synthesizing module 'idu' (10#1) [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:6253]
INFO: [Synth 8-6157] synthesizing module 'csr' [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:8844]
INFO: [Synth 8-6155] done synthesizing module 'csr' (11#1) [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:8844]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:4139]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:4140]
INFO: [Synth 8-6157] synthesizing module 'bpu' [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:10159]
	Parameter BPU_EQ bound to: 2'b00 
	Parameter BPU_LT bound to: 2'b01 
	Parameter BPU_LTU bound to: 2'b10 
INFO: [Synth 8-155] case statement is not full and has no default [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:10199]
INFO: [Synth 8-6155] done synthesizing module 'bpu' (12#1) [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:10159]
INFO: [Synth 8-6157] synthesizing module 'alu' [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:10670]
	Parameter ALU_AND bound to: 4'b0000 
	Parameter ALU_OR bound to: 4'b0001 
	Parameter ALU_XOR bound to: 4'b0010 
	Parameter ALU_ADD bound to: 4'b0011 
	Parameter ALU_SUB bound to: 4'b0100 
	Parameter ALU_SLT bound to: 4'b0101 
	Parameter ALU_SLL bound to: 4'b0110 
	Parameter ALU_SRL bound to: 4'b0111 
	Parameter ALU_SLTU bound to: 4'b1000 
	Parameter ALU_SRA bound to: 4'b1001 
INFO: [Synth 8-155] case statement is not full and has no default [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:10719]
INFO: [Synth 8-6155] done synthesizing module 'alu' (13#1) [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:10670]
INFO: [Synth 8-6157] synthesizing module 'mdu' [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:10739]
	Parameter MDU_MUL bound to: 4'b0000 
	Parameter MDU_MULHU bound to: 4'b0001 
	Parameter MDU_MULHSU bound to: 4'b0011 
	Parameter MDU_MULH bound to: 4'b0111 
	Parameter MDU_DIVU bound to: 4'b1000 
	Parameter MDU_REMU bound to: 4'b1001 
	Parameter MDU_DIV bound to: 4'b1110 
	Parameter MDU_REM bound to: 4'b1111 
INFO: [Synth 8-6157] synthesizing module 'mul' [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:10824]
	Parameter STATE_IDLE bound to: 2'b00 
	Parameter STATE_EXEC bound to: 2'b01 
	Parameter STATE_DONE bound to: 2'b10 
INFO: [Synth 8-155] case statement is not full and has no default [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:10882]
INFO: [Synth 8-6155] done synthesizing module 'mul' (14#1) [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:10824]
INFO: [Synth 8-6157] synthesizing module 'div' [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:10897]
	Parameter STATE_IDLE bound to: 2'b00 
	Parameter STATE_EXEC bound to: 2'b01 
	Parameter STATE_OKAY bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'clz_64' [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:17927]
INFO: [Synth 8-6155] done synthesizing module 'clz_64' (15#1) [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:17927]
INFO: [Synth 8-155] case statement is not full and has no default [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:10991]
INFO: [Synth 8-155] case statement is not full and has no default [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:11003]
INFO: [Synth 8-6155] done synthesizing module 'div' (16#1) [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:10897]
INFO: [Synth 8-6155] done synthesizing module 'mdu' (17#1) [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:10739]
INFO: [Synth 8-6157] synthesizing module 'sru' [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:9470]
WARNING: [Synth 8-6014] Unused sequential element mstatus_tw_reg was removed.  [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:9821]
WARNING: [Synth 8-6014] Unused sequential element seip_d2_reg was removed.  [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:10088]
INFO: [Synth 8-6155] done synthesizing module 'sru' (18#1) [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:9470]
INFO: [Synth 8-6157] synthesizing module 'mmu_csr' [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:14472]
INFO: [Synth 8-6155] done synthesizing module 'mmu_csr' (19#1) [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:14472]
INFO: [Synth 8-6157] synthesizing module 'mpu_csr' [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:13472]
	Parameter CSR_PMPADDR_ADDR bound to: 192'b001110110000001110110001001110110010001110110011001110110100001110110101001110110110001110110111001110111000001110111001001110111010001110111011001110111100001110111101001110111110001110111111 
	Parameter CSR_PMAADDR_ADDR bound to: 192'b001111010000001111010001001111010010001111010011001111010100001111010101001111010110001111010111001111011000001111011001001111011010001111011011001111011100001111011101001111011110001111011111 
INFO: [Synth 8-6155] done synthesizing module 'mpu_csr' (20#1) [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:13472]
INFO: [Synth 8-6157] synthesizing module 'tpu' [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:11547]
INFO: [Synth 8-6155] done synthesizing module 'tpu' (21#1) [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:11547]
INFO: [Synth 8-6157] synthesizing module 'csr_alu' [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:8924]
	Parameter CSR_OP_NONE bound to: 2'b00 
	Parameter CSR_OP_SET bound to: 2'b01 
	Parameter CSR_OP_CLR bound to: 2'b10 
INFO: [Synth 8-155] case statement is not full and has no default [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:8939]
INFO: [Synth 8-155] case statement is not full and has no default [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:8948]
INFO: [Synth 8-155] case statement is not full and has no default [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:8956]
INFO: [Synth 8-6155] done synthesizing module 'csr_alu' (22#1) [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:8924]
INFO: [Synth 8-6157] synthesizing module 'dpu' [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:12134]
INFO: [Synth 8-6157] synthesizing module 'amo' [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:12373]
	Parameter AMO_SWAP bound to: 4'b0001 
	Parameter AMO_ADD bound to: 4'b0000 
	Parameter AMO_XOR bound to: 4'b0010 
	Parameter AMO_AND bound to: 4'b0110 
	Parameter AMO_OR bound to: 4'b0100 
	Parameter AMO_MIN bound to: 4'b1000 
	Parameter AMO_MAX bound to: 4'b1010 
	Parameter AMO_MINU bound to: 4'b1100 
	Parameter AMO_MAXU bound to: 4'b1110 
INFO: [Synth 8-155] case statement is not full and has no default [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:12396]
INFO: [Synth 8-6155] done synthesizing module 'amo' (23#1) [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:12373]
INFO: [Synth 8-6155] done synthesizing module 'dpu' (24#1) [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:12134]
INFO: [Synth 8-6157] synthesizing module 'pmu' [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:12883]
INFO: [Synth 8-6155] done synthesizing module 'pmu' (25#1) [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:12883]
INFO: [Synth 8-6157] synthesizing module 'cpu_tracer' [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:18138]
INFO: [Synth 8-6155] done synthesizing module 'cpu_tracer' (26#1) [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:18138]
WARNING: [Synth 8-6014] Unused sequential element ma2mr_mem_sign_ext_reg was removed.  [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:4541]
WARNING: [Synth 8-6014] Unused sequential element mr2wb_mem_sign_ext_reg was removed.  [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:4640]
INFO: [Synth 8-6155] done synthesizing module 'cpu_top' (27#1) [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:3175]
INFO: [Synth 8-6157] synthesizing module 'mmu' [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:14823]
	Parameter STATE_IDLE bound to: 2'b00 
	Parameter STATE_CHECK bound to: 2'b01 
	Parameter STATE_MREQ bound to: 2'b10 
	Parameter STATE_PTE bound to: 2'b11 
INFO: [Synth 8-6157] synthesizing module 'tlb' [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:15471]
WARNING: [Synth 8-5856] 3D RAM spg_bit_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM order_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-6155] done synthesizing module 'tlb' (28#1) [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:15471]
WARNING: [Synth 8-6014] Unused sequential element last_pte_rsw_reg was removed.  [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:15320]
WARNING: [Synth 8-6014] Unused sequential element last_pte_g_reg was removed.  [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:15323]
WARNING: [Synth 8-6014] Unused sequential element last_pte_v_reg was removed.  [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:15328]
WARNING: [Synth 8-6014] Unused sequential element req_dly_reg was removed.  [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:15413]
WARNING: [Synth 8-6014] Unused sequential element idx_dly_reg was removed.  [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:15418]
WARNING: [Synth 8-6014] Unused sequential element total_cnt_reg was removed.  [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:15410]
WARNING: [Synth 8-6014] Unused sequential element req_cnt_reg[0] was removed.  [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:15431]
WARNING: [Synth 8-6014] Unused sequential element req_cnt_reg[1] was removed.  [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:15431]
WARNING: [Synth 8-6014] Unused sequential element hit_cnt_reg[0] was removed.  [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:15443]
WARNING: [Synth 8-6014] Unused sequential element hit_cnt_reg[1] was removed.  [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:15443]
INFO: [Synth 8-6155] done synthesizing module 'mmu' (29#1) [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:14823]
INFO: [Synth 8-6157] synthesizing module 'mmu__parameterized0' [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:14823]
	Parameter STATE_IDLE bound to: 2'b00 
	Parameter STATE_CHECK bound to: 2'b01 
	Parameter STATE_MREQ bound to: 2'b10 
	Parameter STATE_PTE bound to: 2'b11 
WARNING: [Synth 8-6014] Unused sequential element last_pte_rsw_reg was removed.  [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:15320]
WARNING: [Synth 8-6014] Unused sequential element last_pte_g_reg was removed.  [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:15323]
WARNING: [Synth 8-6014] Unused sequential element last_pte_v_reg was removed.  [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:15328]
WARNING: [Synth 8-6014] Unused sequential element req_dly_reg was removed.  [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:15413]
WARNING: [Synth 8-6014] Unused sequential element idx_dly_reg was removed.  [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:15418]
WARNING: [Synth 8-6014] Unused sequential element total_cnt_reg was removed.  [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:15410]
WARNING: [Synth 8-6014] Unused sequential element req_cnt_reg[0] was removed.  [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:15431]
WARNING: [Synth 8-6014] Unused sequential element req_cnt_reg[1] was removed.  [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:15431]
WARNING: [Synth 8-6014] Unused sequential element hit_cnt_reg[0] was removed.  [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:15443]
WARNING: [Synth 8-6014] Unused sequential element hit_cnt_reg[1] was removed.  [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:15443]
INFO: [Synth 8-6155] done synthesizing module 'mmu__parameterized0' (29#1) [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:14823]
INFO: [Synth 8-6157] synthesizing module 'mpu' [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:14295]
INFO: [Synth 8-6155] done synthesizing module 'mpu' (30#1) [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:14295]
INFO: [Synth 8-6157] synthesizing module 'xmon' [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:15720]
INFO: [Synth 8-6155] done synthesizing module 'xmon' (31#1) [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:15720]
INFO: [Synth 8-6157] synthesizing module 'l1c' [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:15812]
	Parameter STATE_IDLE bound to: 3'b000 
	Parameter STATE_CMP bound to: 3'b001 
	Parameter STATE_MREQ bound to: 3'b010 
	Parameter STATE_REFILL bound to: 3'b011 
	Parameter STATE_WRITE bound to: 3'b100 
	Parameter STATE_READ bound to: 3'b101 
INFO: [Synth 8-155] case statement is not full and has no default [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:15909]
INFO: [Synth 8-155] case statement is not full and has no default [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:15957]
INFO: [Synth 8-6157] synthesizing module 'sram64x22' [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:29111]
INFO: [Synth 8-6155] done synthesizing module 'sram64x22' (32#1) [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:29111]
INFO: [Synth 8-6157] synthesizing module 'sram64x128' [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:29231]
INFO: [Synth 8-6155] done synthesizing module 'sram64x128' (33#1) [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:29231]
WARNING: [Synth 8-6014] Unused sequential element state_latch_reg was removed.  [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:16059]
WARNING: [Synth 8-6014] Unused sequential element core_bypass_latch_reg was removed.  [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:16072]
INFO: [Synth 8-6155] done synthesizing module 'l1c' (34#1) [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:15812]
INFO: [Synth 8-6157] synthesizing module 'l1c__parameterized0' [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:15812]
	Parameter STATE_IDLE bound to: 3'b000 
	Parameter STATE_CMP bound to: 3'b001 
	Parameter STATE_MREQ bound to: 3'b010 
	Parameter STATE_REFILL bound to: 3'b011 
	Parameter STATE_WRITE bound to: 3'b100 
	Parameter STATE_READ bound to: 3'b101 
INFO: [Synth 8-155] case statement is not full and has no default [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:15909]
INFO: [Synth 8-155] case statement is not full and has no default [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:15957]
WARNING: [Synth 8-6014] Unused sequential element state_latch_reg was removed.  [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:16059]
WARNING: [Synth 8-6014] Unused sequential element core_bypass_latch_reg was removed.  [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:16072]
INFO: [Synth 8-6155] done synthesizing module 'l1c__parameterized0' (34#1) [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:15812]
INFO: [Synth 8-6157] synthesizing module 'core_apb_conn' [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:28271]
INFO: [Synth 8-6155] done synthesizing module 'core_apb_conn' (35#1) [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:28271]
INFO: [Synth 8-6157] synthesizing module 'cfgreg' [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:16282]
	Parameter RISCV_VER bound to: 64'b0010000000100011000001100001011000000000001000010100010101001000 
INFO: [Synth 8-155] case statement is not full and has no default [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:16360]
INFO: [Synth 8-6155] done synthesizing module 'cfgreg' (36#1) [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:16282]
INFO: [Synth 8-6157] synthesizing module 'dbgmon' [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:16442]
INFO: [Synth 8-6157] synthesizing module 'sram128x64' [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:29617]
INFO: [Synth 8-6155] done synthesizing module 'sram128x64' (37#1) [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:29617]
INFO: [Synth 8-155] case statement is not full and has no default [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:16728]
INFO: [Synth 8-6155] done synthesizing module 'dbgmon' (38#1) [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:16442]
INFO: [Synth 8-6157] synthesizing module 'rgu' [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:1666]
	Parameter STATE_IDLE bound to: 2'b00 
	Parameter STATE_RSTPRE bound to: 2'b01 
	Parameter STATE_RST bound to: 2'b10 
INFO: [Synth 8-155] case statement is not full and has no default [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:1692]
INFO: [Synth 8-155] case statement is not full and has no default [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:1702]
INFO: [Synth 8-6155] done synthesizing module 'rgu' (39#1) [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:1666]
INFO: [Synth 8-6157] synthesizing module 'iommu_ext' [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:23969]
INFO: [Synth 8-6155] done synthesizing module 'iommu_ext' (40#1) [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:23969]
INFO: [Synth 8-6157] synthesizing module 'iommu_ddr' [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:24014]
INFO: [Synth 8-6155] done synthesizing module 'iommu_ddr' (41#1) [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:24014]
INFO: [Synth 8-6157] synthesizing module 'dbg_axi_arb_2to1' [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:2005]
INFO: [Synth 8-6157] synthesizing module 'axi_2to1_mux_id8' [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:27050]
INFO: [Synth 8-6157] synthesizing module 'axi_arbitrator_2s_id8' [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:27384]
	Parameter SLV_NUM bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_arbitrator_2s_id8' (42#1) [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:27384]
INFO: [Synth 8-6155] done synthesizing module 'axi_2to1_mux_id8' (43#1) [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:27050]
INFO: [Synth 8-6155] done synthesizing module 'dbg_axi_arb_2to1' (44#1) [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:2005]
INFO: [Synth 8-6157] synthesizing module 'peri_axi_arb_2to1' [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:2296]
INFO: [Synth 8-6157] synthesizing module 'axi_2to1_mux_id9' [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:27523]
INFO: [Synth 8-6157] synthesizing module 'axi_arbitrator_2s_id9' [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:27857]
	Parameter SLV_NUM bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_arbitrator_2s_id9' (45#1) [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:27857]
INFO: [Synth 8-6155] done synthesizing module 'axi_2to1_mux_id9' (46#1) [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:27523]
INFO: [Synth 8-6155] done synthesizing module 'peri_axi_arb_2to1' (47#1) [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:2296]
INFO: [Synth 8-6157] synthesizing module 'scu' [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:23807]
INFO: [Synth 8-6157] synthesizing module 'scu_fifo' [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:23916]
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter SIZE bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'scu_fifo' (48#1) [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:23916]
INFO: [Synth 8-6155] done synthesizing module 'scu' (49#1) [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:23807]
INFO: [Synth 8-6157] synthesizing module 'marb' [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:2587]
INFO: [Synth 8-6157] synthesizing module 'axi_intf' [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:28474]
	Parameter ID_WIDTH bound to: 13 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_intf' (49#1) [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:28474]
INFO: [Synth 8-6157] synthesizing module 'axi_intf' [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:28474]
	Parameter ID_WIDTH bound to: 13 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_intf' (49#1) [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:28474]
INFO: [Synth 8-6157] synthesizing module 'axi_intf' [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:28474]
	Parameter ID_WIDTH bound to: 13 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_intf' (49#1) [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:28474]
INFO: [Synth 8-6157] synthesizing module 'axi_intf' [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:28474]
	Parameter ID_WIDTH bound to: 13 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_intf' (49#1) [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:28474]
INFO: [Synth 8-6157] synthesizing module 'axi_5to5_biu' [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:24603]
INFO: [Synth 8-6157] synthesizing module 'axi_5to1_mux' [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:25554]
INFO: [Synth 8-6157] synthesizing module 'axi_arbitrator_5s' [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:26104]
	Parameter SLV_NUM bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_arbitrator_5s' (50#1) [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:26104]
INFO: [Synth 8-6155] done synthesizing module 'axi_5to1_mux' (51#1) [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:25554]
INFO: [Synth 8-6157] synthesizing module 'axi_slice' [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:27996]
INFO: [Synth 8-6155] done synthesizing module 'axi_slice' (52#1) [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:27996]
INFO: [Synth 8-6157] synthesizing module 'axi_1to5_dec' [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:26243]
INFO: [Synth 8-6157] synthesizing module 'axi_dec_fifo' [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:26864]
	Parameter FIFO_DEPTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_dec_fifo' (53#1) [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:26864]
INFO: [Synth 8-6157] synthesizing module 'axi_dfslv' [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:26909]
INFO: [Synth 8-6155] done synthesizing module 'axi_dfslv' (54#1) [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:26909]
INFO: [Synth 8-6155] done synthesizing module 'axi_1to5_dec' (55#1) [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:26243]
INFO: [Synth 8-6155] done synthesizing module 'axi_5to5_biu' (56#1) [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:24603]
INFO: [Synth 8-6157] synthesizing module 'axi2mem_bridge' [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:24078]
	Parameter STATE_IDLE bound to: 2'b00 
	Parameter STATE_WR bound to: 2'b01 
	Parameter SIATE_RESP bound to: 2'b10 
	Parameter STATE_RD bound to: 2'b11 
INFO: [Synth 8-155] case statement is not full and has no default [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:24284]
INFO: [Synth 8-6155] done synthesizing module 'axi2mem_bridge' (57#1) [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:24078]
INFO: [Synth 8-6157] synthesizing module 'axi2mem_bridge__parameterized0' [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:24078]
	Parameter STATE_IDLE bound to: 2'b00 
	Parameter STATE_WR bound to: 2'b01 
	Parameter SIATE_RESP bound to: 2'b10 
	Parameter STATE_RD bound to: 2'b11 
INFO: [Synth 8-155] case statement is not full and has no default [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:24284]
INFO: [Synth 8-6155] done synthesizing module 'axi2mem_bridge__parameterized0' (57#1) [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:24078]
INFO: [Synth 8-6157] synthesizing module 'axi2apb_bridge' [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:24349]
	Parameter STATE_IDLE bound to: 3'b000 
	Parameter STATE_WR bound to: 3'b001 
	Parameter SIATE_BRESP bound to: 3'b010 
	Parameter STATE_RD bound to: 3'b011 
	Parameter STATE_RRESP bound to: 3'b100 
INFO: [Synth 8-155] case statement is not full and has no default [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:24394]
INFO: [Synth 8-155] case statement is not full and has no default [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:24444]
INFO: [Synth 8-155] case statement is not full and has no default [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:24547]
INFO: [Synth 8-6155] done synthesizing module 'axi2apb_bridge' (58#1) [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:24349]
INFO: [Synth 8-6157] synthesizing module 'axi2apb_bridge__parameterized0' [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:24349]
	Parameter STATE_IDLE bound to: 3'b000 
	Parameter STATE_WR bound to: 3'b001 
	Parameter SIATE_BRESP bound to: 3'b010 
	Parameter STATE_RD bound to: 3'b011 
	Parameter STATE_RRESP bound to: 3'b100 
INFO: [Synth 8-155] case statement is not full and has no default [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:24394]
INFO: [Synth 8-155] case statement is not full and has no default [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:24444]
INFO: [Synth 8-155] case statement is not full and has no default [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:24547]
INFO: [Synth 8-6155] done synthesizing module 'axi2apb_bridge__parameterized0' (58#1) [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:24349]
INFO: [Synth 8-6155] done synthesizing module 'marb' (59#1) [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:2587]
INFO: [Synth 8-6157] synthesizing module 'rom32x2048' [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:28601]
INFO: [Synth 8-6155] done synthesizing module 'rom32x2048' (60#1) [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:28601]
INFO: [Synth 8-6157] synthesizing module 'sram' [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:28656]
INFO: [Synth 8-6155] done synthesizing module 'sram' (61#1) [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:28656]
INFO: [Synth 8-6157] synthesizing module 'intc' [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:16841]
INFO: [Synth 8-6157] synthesizing module 'apb_intf' [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:28426]
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'apb_intf' (61#1) [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:28426]
INFO: [Synth 8-6157] synthesizing module 'apb_intf' [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:28426]
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'apb_intf' (61#1) [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:28426]
INFO: [Synth 8-6157] synthesizing module 'intc_apb_conn' [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:28321]
INFO: [Synth 8-6155] done synthesizing module 'intc_apb_conn' (62#1) [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:28321]
INFO: [Synth 8-6157] synthesizing module 'clint' [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:16907]
INFO: [Synth 8-6155] done synthesizing module 'clint' (63#1) [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:16907]
INFO: [Synth 8-6157] synthesizing module 'plic' [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:17038]
	Parameter CMP_TREE_NUM bound to: 352'b0000000000000000000000000010000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
INFO: [Synth 8-6157] synthesizing module 'gateway' [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:17477]
	Parameter STATE_IDLE bound to: 2'b00 
	Parameter STATE_PEND bound to: 2'b01 
	Parameter STATE_CLAIM bound to: 2'b10 
INFO: [Synth 8-155] case statement is not full and has no default [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:17514]
INFO: [Synth 8-6155] done synthesizing module 'gateway' (64#1) [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:17477]
WARNING: [Synth 8-5856] 3D RAM en_ints_pri_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM id_sel_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-6155] done synthesizing module 'plic' (65#1) [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:17038]
INFO: [Synth 8-6155] done synthesizing module 'intc' (66#1) [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:16841]
INFO: [Synth 8-6157] synthesizing module 'systimer' [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:19273]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'bin2gray' (67#1) [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:19361]
INFO: [Synth 8-6155] done synthesizing module 'gray2bin' (68#1) [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:19346]
INFO: [Synth 8-6155] done synthesizing module 'systimer' (69#1) [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:19273]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter SLV_NUM bound to: 2 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element s_lock_reg was removed.  [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:28214]
INFO: [Synth 8-155] case statement is not full and has no default [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:17718]
INFO: [Synth 8-155] case statement is not full and has no default [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:17825]
INFO: [Synth 8-155] case statement is not full and has no default [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:17854]
INFO: [Synth 8-155] case statement is not full and has no default [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:17852]
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter PTR_WIDTH bound to: 4 - type: integer 
WARNING: [Synth 8-350] instance 'u_tx_fifo' of module 'uart_fifo' requires 12 connections, but only 11 given [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:19474]
	Parameter STATE_IDLE bound to: 3'b000 
	Parameter STATE_START bound to: 3'b001 
	Parameter STATE_DATA bound to: 3'b010 
	Parameter STATE_PARITY bound to: 3'b011 
	Parameter STATE_STOP bound to: 3'b100 
INFO: [Synth 8-155] case statement is not full and has no default [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:19727]
INFO: [Synth 8-155] case statement is not full and has no default [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:19740]
WARNING: [Synth 8-350] instance 'u_rx_fifo' of module 'uart_fifo' requires 12 connections, but only 11 given [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:19516]
	Parameter STATE_IDLE bound to: 3'b000 
	Parameter STATE_START bound to: 3'b001 
	Parameter STATE_DATA bound to: 3'b010 
	Parameter STATE_PARITY bound to: 3'b011 
	Parameter STATE_STOP bound to: 3'b100 
	Parameter STATE_ERROR bound to: 3'b101 
INFO: [Synth 8-155] case statement is not full and has no default [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:19864]
INFO: [Synth 8-155] case statement is not full and has no default [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:19882]
INFO: [Synth 8-155] case statement is not full and has no default [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:19607]
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter STATE_OFF bound to: 2'b00 
	Parameter STATE_IDLE bound to: 2'b01 
	Parameter STATE_START bound to: 2'b10 
	Parameter STATE_DATA bound to: 2'b11 
INFO: [Synth 8-155] case statement is not full and has no default [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:20355]
	Parameter TYPE_FIXED bound to: 2'b00 
	Parameter TYPE_INCR bound to: 2'b01 
	Parameter TYPE_CONST bound to: 2'b10 
	Parameter TYPE_UNKNOWN bound to: 2'b11 
	Parameter SIZE_BYTE bound to: 2'b00 
	Parameter SIZE_HWORD bound to: 2'b01 
	Parameter SIZE_WORD bound to: 2'b10 
	Parameter SIZE_DWORD bound to: 2'b11 
INFO: [Synth 8-155] case statement is not full and has no default [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:20684]
	Parameter MAC_ADDR bound to: 48'b111111101100101011111110110010100101000000000000 
INFO: [Synth 8-155] case statement is not full and has no default [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:21304]
	Parameter CRC32_POLY bound to: 79764919 - type: integer 
	Parameter CRC32_CHK bound to: -955982469 - type: integer 
WARNING: [Synth 8-350] instance 'u_rx_mac_crc32' of module 'mac_crc32' requires 6 connections, but only 5 given [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:21996]
WARNING: [Synth 8-350] instance 'u_tx_mac_crc32' of module 'mac_crc32' requires 6 connections, but only 5 given [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:22073]
WARNING: [Synth 8-5788] Register rxd_d1_reg in module mac_rmii_intf is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:21912]
WARNING: [Synth 8-350] instance 'u_mac_afifo_rx' of module 'mac_afifo' requires 12 connections, but only 9 given [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:21386]
	Parameter STATE_RESET bound to: 4'b1111 
	Parameter STATE_RUN bound to: 4'b1100 
	Parameter STATE_SEL_DR bound to: 4'b0111 
	Parameter STATE_CAP_DR bound to: 4'b0110 
	Parameter STATE_SFT_DR bound to: 4'b0010 
	Parameter STATE_EX1_DR bound to: 4'b0001 
	Parameter STATE_PAU_DR bound to: 4'b0011 
	Parameter STATE_EX2_DR bound to: 4'b0000 
	Parameter STATE_UPD_DR bound to: 4'b0101 
	Parameter STATE_SEL_IR bound to: 4'b0100 
	Parameter STATE_CAP_IR bound to: 4'b1110 
	Parameter STATE_SFT_IR bound to: 4'b1010 
	Parameter STATE_EX1_IR bound to: 4'b1001 
	Parameter STATE_PAU_IR bound to: 4'b1011 
	Parameter STATE_EX2_IR bound to: 4'b1000 
	Parameter STATE_UPD_IR bound to: 4'b1101 
	Parameter RG_ABORT bound to: 5'b01000 
	Parameter RG_DPACC bound to: 5'b01010 
	Parameter RG_APACC bound to: 5'b01011 
	Parameter RG_IDCODE bound to: 5'b01110 
	Parameter RG_BYPASS bound to: 5'b01111 
	Parameter RG_APDBUF bound to: 5'b10000 
	Parameter RG_APRBUF bound to: 5'b10001 
	Parameter RG_APWBUF bound to: 5'b10010 
	Parameter RESP_OK_FAULT bound to: 3'b010 
	Parameter RESP_WAIT bound to: 3'b001 
WARNING: [Synth 8-6014] Unused sequential element dr_abort_reg was removed.  [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:22685]
WARNING: [Synth 8-6014] Unused sequential element mem_ap_bd0_reg was removed.  [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:23676]
WARNING: [Synth 8-6014] Unused sequential element mem_ap_bd1_reg was removed.  [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:23687]
WARNING: [Synth 8-6014] Unused sequential element mem_ap_bd2_reg was removed.  [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:23698]
WARNING: [Synth 8-6014] Unused sequential element mem_ap_bd3_reg was removed.  [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:23709]
WARNING: [Synth 8-6014] Unused sequential element rx_mem_size_reg was removed.  [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:23030]
WARNING: [Synth 8-3331] design axi_rx has unconnected port m_axi_intf\.bid[7]
WARNING: [Synth 8-3331] design axi_rx has unconnected port m_axi_intf\.bid[6]
WARNING: [Synth 8-3331] design axi_rx has unconnected port m_axi_intf\.bid[5]
WARNING: [Synth 8-3331] design axi_rx has unconnected port m_axi_intf\.bid[4]
WARNING: [Synth 8-3331] design axi_rx has unconnected port m_axi_intf\.bid[3]
WARNING: [Synth 8-3331] design axi_rx has unconnected port m_axi_intf\.bid[2]
WARNING: [Synth 8-3331] design axi_rx has unconnected port m_axi_intf\.bid[1]
WARNING: [Synth 8-3331] design axi_rx has unconnected port m_axi_intf\.bid[0]
WARNING: [Synth 8-3331] design axi_rx has unconnected port m_axi_intf\.bresp[0]
WARNING: [Synth 8-3331] design axi_rx has unconnected port m_axi_intf\.rid[7]
WARNING: [Synth 8-3331] design axi_rx has unconnected port m_axi_intf\.rid[6]
WARNING: [Synth 8-3331] design axi_rx has unconnected port m_axi_intf\.rid[5]
WARNING: [Synth 8-3331] design axi_rx has unconnected port m_axi_intf\.rid[4]
WARNING: [Synth 8-3331] design axi_rx has unconnected port m_axi_intf\.rid[3]
WARNING: [Synth 8-3331] design axi_rx has unconnected port m_axi_intf\.rid[2]
WARNING: [Synth 8-3331] design axi_rx has unconnected port m_axi_intf\.rid[1]
WARNING: [Synth 8-3331] design axi_rx has unconnected port m_axi_intf\.rid[0]
WARNING: [Synth 8-3331] design apb_rx has unconnected port tx_mem_size[2]
WARNING: [Synth 8-3331] design apb_rx has unconnected port tx_mem_size[1]
WARNING: [Synth 8-3331] design apb_rx has unconnected port tx_mem_size[0]
WARNING: [Synth 8-3331] design apb_ap has unconnected port ap_wbuf_rdata[31]
WARNING: [Synth 8-3331] design apb_ap has unconnected port ap_wbuf_rdata[30]
WARNING: [Synth 8-3331] design apb_ap has unconnected port ap_wbuf_rdata[29]
WARNING: [Synth 8-3331] design apb_ap has unconnected port ap_wbuf_rdata[28]
WARNING: [Synth 8-3331] design apb_ap has unconnected port ap_wbuf_rdata[27]
WARNING: [Synth 8-3331] design apb_ap has unconnected port ap_wbuf_rdata[26]
WARNING: [Synth 8-3331] design apb_ap has unconnected port ap_wbuf_rdata[25]
WARNING: [Synth 8-3331] design apb_ap has unconnected port ap_wbuf_rdata[24]
WARNING: [Synth 8-3331] design apb_ap has unconnected port ap_wbuf_rdata[23]
WARNING: [Synth 8-3331] design apb_ap has unconnected port ap_wbuf_rdata[22]
WARNING: [Synth 8-3331] design apb_ap has unconnected port ap_wbuf_rdata[21]
WARNING: [Synth 8-3331] design apb_ap has unconnected port ap_wbuf_rdata[20]
WARNING: [Synth 8-3331] design apb_ap has unconnected port ap_wbuf_rdata[19]
WARNING: [Synth 8-3331] design apb_ap has unconnected port ap_wbuf_rdata[18]
WARNING: [Synth 8-3331] design apb_ap has unconnected port ap_wbuf_rdata[17]
WARNING: [Synth 8-3331] design apb_ap has unconnected port ap_wbuf_rdata[16]
WARNING: [Synth 8-3331] design apb_ap has unconnected port ap_wbuf_rdata[15]
WARNING: [Synth 8-3331] design apb_ap has unconnected port ap_wbuf_rdata[14]
WARNING: [Synth 8-3331] design apb_ap has unconnected port ap_wbuf_rdata[13]
WARNING: [Synth 8-3331] design apb_ap has unconnected port ap_wbuf_rdata[12]
WARNING: [Synth 8-3331] design apb_ap has unconnected port ap_wbuf_rdata[11]
WARNING: [Synth 8-3331] design apb_ap has unconnected port ap_wbuf_rdata[10]
WARNING: [Synth 8-3331] design apb_ap has unconnected port ap_wbuf_rdata[9]
WARNING: [Synth 8-3331] design apb_ap has unconnected port ap_wbuf_rdata[8]
WARNING: [Synth 8-3331] design apb_ap has unconnected port ap_wbuf_rdata[7]
WARNING: [Synth 8-3331] design apb_ap has unconnected port ap_wbuf_rdata[6]
WARNING: [Synth 8-3331] design apb_ap has unconnected port ap_wbuf_rdata[5]
WARNING: [Synth 8-3331] design apb_ap has unconnected port ap_wbuf_rdata[4]
WARNING: [Synth 8-3331] design apb_ap has unconnected port ap_wbuf_rdata[3]
WARNING: [Synth 8-3331] design apb_ap has unconnected port ap_wbuf_rdata[2]
WARNING: [Synth 8-3331] design apb_ap has unconnected port ap_wbuf_rdata[1]
WARNING: [Synth 8-3331] design apb_ap has unconnected port ap_wbuf_rdata[0]
WARNING: [Synth 8-3331] design apb_ap has unconnected port ap_wbuf_rsize[5]
WARNING: [Synth 8-3331] design apb_ap has unconnected port ap_wbuf_rsize[4]
WARNING: [Synth 8-3331] design apb_ap has unconnected port ap_wbuf_rsize[3]
WARNING: [Synth 8-3331] design apb_ap has unconnected port ap_wbuf_rsize[2]
WARNING: [Synth 8-3331] design apb_ap has unconnected port ap_wbuf_rsize[1]
WARNING: [Synth 8-3331] design apb_ap has unconnected port ap_wbuf_rsize[0]
WARNING: [Synth 8-3331] design jtag_dp has unconnected port ap_ack[2]
WARNING: [Synth 8-3331] design jtag_dp has unconnected port ap_ack[1]
WARNING: [Synth 8-3331] design jtag_dp has unconnected port ap_ack[0]
WARNING: [Synth 8-3331] design mac has unconnected port s_apb_intf\.paddr[31]
WARNING: [Synth 8-3331] design mac has unconnected port s_apb_intf\.paddr[30]
WARNING: [Synth 8-3331] design mac has unconnected port s_apb_intf\.paddr[29]
WARNING: [Synth 8-3331] design mac has unconnected port s_apb_intf\.paddr[28]
WARNING: [Synth 8-3331] design mac has unconnected port s_apb_intf\.paddr[27]
WARNING: [Synth 8-3331] design mac has unconnected port s_apb_intf\.paddr[26]
WARNING: [Synth 8-3331] design mac has unconnected port s_apb_intf\.paddr[25]
WARNING: [Synth 8-3331] design mac has unconnected port s_apb_intf\.paddr[24]
WARNING: [Synth 8-3331] design mac has unconnected port s_apb_intf\.paddr[23]
WARNING: [Synth 8-3331] design mac has unconnected port s_apb_intf\.paddr[22]
WARNING: [Synth 8-3331] design mac has unconnected port s_apb_intf\.paddr[21]
WARNING: [Synth 8-3331] design mac has unconnected port s_apb_intf\.paddr[20]
WARNING: [Synth 8-3331] design mac has unconnected port s_apb_intf\.paddr[19]
WARNING: [Synth 8-3331] design mac has unconnected port s_apb_intf\.paddr[18]
WARNING: [Synth 8-3331] design mac has unconnected port s_apb_intf\.paddr[17]
WARNING: [Synth 8-3331] design mac has unconnected port s_apb_intf\.paddr[16]
WARNING: [Synth 8-3331] design mac has unconnected port s_apb_intf\.paddr[15]
WARNING: [Synth 8-3331] design mac has unconnected port s_apb_intf\.paddr[14]
WARNING: [Synth 8-3331] design mac has unconnected port s_apb_intf\.paddr[13]
WARNING: [Synth 8-3331] design mac has unconnected port s_apb_intf\.paddr[12]
WARNING: [Synth 8-3331] design mac has unconnected port s_apb_intf\.pstrb[3]
WARNING: [Synth 8-3331] design mac has unconnected port s_apb_intf\.pstrb[2]
WARNING: [Synth 8-3331] design mac has unconnected port s_apb_intf\.pstrb[1]
WARNING: [Synth 8-3331] design mac has unconnected port s_apb_intf\.pstrb[0]
WARNING: [Synth 8-3331] design mac has unconnected port s_apb_intf\.pprot[2]
WARNING: [Synth 8-3331] design mac has unconnected port s_apb_intf\.pprot[1]
WARNING: [Synth 8-3331] design mac has unconnected port s_apb_intf\.pprot[0]
WARNING: [Synth 8-3331] design dma has unconnected port m_axi_intf\.bid[8]
WARNING: [Synth 8-3331] design dma has unconnected port m_axi_intf\.bid[7]
WARNING: [Synth 8-3331] design dma has unconnected port m_axi_intf\.bid[6]
WARNING: [Synth 8-3331] design dma has unconnected port m_axi_intf\.bid[5]
WARNING: [Synth 8-3331] design dma has unconnected port m_axi_intf\.bid[4]
WARNING: [Synth 8-3331] design dma has unconnected port m_axi_intf\.bid[3]
WARNING: [Synth 8-3331] design dma has unconnected port m_axi_intf\.bid[2]
WARNING: [Synth 8-3331] design dma has unconnected port m_axi_intf\.bid[1]
WARNING: [Synth 8-3331] design dma has unconnected port m_axi_intf\.bid[0]
WARNING: [Synth 8-3331] design dma has unconnected port m_axi_intf\.bresp[1]
WARNING: [Synth 8-3331] design dma has unconnected port m_axi_intf\.bresp[0]
WARNING: [Synth 8-3331] design dma has unconnected port m_axi_intf\.rid[8]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:20 . Memory (MB): peak = 1667.062 ; gain = 303.344 ; free physical = 2731 ; free virtual = 7344
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:22 . Memory (MB): peak = 1667.062 ; gain = 303.344 ; free physical = 2782 ; free virtual = 7395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:22 . Memory (MB): peak = 1667.062 ; gain = 303.344 ; free physical = 2782 ; free virtual = 7395
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2094.195 ; gain = 1.000 ; free physical = 2311 ; free virtual = 6951
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2094.195 ; gain = 0.000 ; free physical = 2311 ; free virtual = 6951
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2118.195 ; gain = 24.000 ; free physical = 2282 ; free virtual = 6922
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:37 ; elapsed = 00:01:07 . Memory (MB): peak = 2118.195 ; gain = 754.477 ; free physical = 2506 ; free virtual = 7146
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:37 ; elapsed = 00:01:07 . Memory (MB): peak = 2122.113 ; gain = 758.395 ; free physical = 2506 ; free virtual = 7146
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:37 ; elapsed = 00:01:07 . Memory (MB): peak = 2122.113 ; gain = 758.395 ; free physical = 2506 ; free virtual = 7146
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "tag_reg[0]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tag_reg[1]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tag_reg[2]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tag_reg[3]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "insn_len" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "gpr_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gpr_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gpr_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gpr_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gpr_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gpr_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gpr_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gpr_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gpr_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gpr_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gpr_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gpr_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gpr_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gpr_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gpr_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gpr_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gpr_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gpr_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gpr_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gpr_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gpr_reg[20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gpr_reg[21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gpr_reg[22]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gpr_reg[23]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gpr_reg[24]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gpr_reg[25]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gpr_reg[26]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gpr_reg[27]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gpr_reg[28]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gpr_reg[29]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gpr_reg[30]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gpr_reg[31]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "ill_insn" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ill_insn" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "ill_insn" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "fence" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fence_i" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "ecall" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ebreak" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ebreak" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wfi" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sret" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mret" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pc_alu_sel" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rs1_rd" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rs1_zero_sel" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rs1_rd" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rs2_imm_sel" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rs2_rd" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mdu_sel" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "alu_op" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "alu_op" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "alu_op" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "alu_op" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "alu_op" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "alu_op" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "amo" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "amo_op" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "mem_wr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'cur_state_reg' in module 'mul'
INFO: [Synth 8-802] inferred FSM for state register 'cur_state_reg' in module 'div'
INFO: [Synth 8-5544] ROM "nxt_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "okay" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "src2_pos_latch" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nxt_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nxt_state2" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "csr_hit" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "csr_hit" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "prv" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "csr_hit" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "csr_hit" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "csr_hit" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exe_pc_add_40" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'cur_state_reg' in module 'mmu'
INFO: [Synth 8-5544] ROM "tlb_data_sel" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tlb_we" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "busy" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nxt_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nxt_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nxt_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nxt_state1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'cur_state_reg' in module 'mmu__parameterized0'
INFO: [Synth 8-5544] ROM "tlb_data_sel" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tlb_we" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "busy" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nxt_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nxt_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nxt_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nxt_state1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'cur_state_reg' in module 'l1c'
INFO: [Synth 8-5544] ROM "burst_1st" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nxt_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nxt_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nxt_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nxt_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nxt_state1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nxt_state1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "burst_1st" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nxt_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nxt_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nxt_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nxt_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nxt_state1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "m_axi_intf\.arlen0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nxt_state1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nxt_state1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nxt_state1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nxt_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nxt_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nxt_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nxt_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nxt_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nxt_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nxt_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nxt_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'cur_state_reg' in module 'l1c__parameterized0'
INFO: [Synth 8-5544] ROM "burst_1st" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nxt_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nxt_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nxt_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nxt_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nxt_state1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nxt_state1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "burst_1st" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nxt_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nxt_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nxt_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nxt_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nxt_state1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "m_axi_intf\.arlen0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nxt_state1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nxt_state1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nxt_state1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nxt_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nxt_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nxt_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nxt_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nxt_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nxt_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nxt_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nxt_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "bp0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "bp1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "bp2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "bp3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wp0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wp1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wp2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wp3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vc0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vc1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "delay" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ie" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'cur_state_reg' in module 'rgu'
INFO: [Synth 8-5544] ROM "nxt_cnt" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nxt_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nxt_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nxt_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nxt_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo_reg[0]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo_reg[1]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo_reg[2]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo_reg[3]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo_reg[0]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo_reg[1]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo_reg[2]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo_reg[3]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'cur_state_reg' in module 'axi2mem_bridge'
INFO: [Synth 8-5544] ROM "m_we" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_intf\.arready" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_intf\.bvalid" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rsend_latch" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Common 17-14] Message 'Synth 8-5544' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-802] inferred FSM for state register 'cur_state_reg' in module 'axi2mem_bridge__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'cur_state_reg' in module 'axi2apb_bridge'
INFO: [Synth 8-802] inferred FSM for state register 'cur_state_reg' in module 'axi2apb_bridge__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'cur_state_reg' in module 'gateway'
INFO: [Synth 8-5545] ROM "int_prior" won't be mapped to RAM because address size (26) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "int_prior" won't be mapped to RAM because address size (26) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "int_prior" won't be mapped to RAM because address size (26) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "int_prior" won't be mapped to RAM because address size (26) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "int_prior" won't be mapped to RAM because address size (26) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "int_prior" won't be mapped to RAM because address size (26) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "int_prior" won't be mapped to RAM because address size (26) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "int_prior" won't be mapped to RAM because address size (26) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "int_prior" won't be mapped to RAM because address size (26) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "int_prior" won't be mapped to RAM because address size (26) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "int_prior" won't be mapped to RAM because address size (26) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "int_prior" won't be mapped to RAM because address size (26) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "int_prior" won't be mapped to RAM because address size (26) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "int_prior" won't be mapped to RAM because address size (26) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "int_prior" won't be mapped to RAM because address size (26) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "int_prior" won't be mapped to RAM because address size (26) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "int_prior" won't be mapped to RAM because address size (26) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "int_prior" won't be mapped to RAM because address size (26) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "int_prior" won't be mapped to RAM because address size (26) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "int_prior" won't be mapped to RAM because address size (26) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "int_prior" won't be mapped to RAM because address size (26) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "int_prior" won't be mapped to RAM because address size (26) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "int_prior" won't be mapped to RAM because address size (26) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "int_prior" won't be mapped to RAM because address size (26) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "int_prior" won't be mapped to RAM because address size (26) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "int_prior" won't be mapped to RAM because address size (26) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "int_prior" won't be mapped to RAM because address size (26) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "int_prior" won't be mapped to RAM because address size (26) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "int_prior" won't be mapped to RAM because address size (26) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "int_prior" won't be mapped to RAM because address size (26) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "int_prior" won't be mapped to RAM because address size (26) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "int_type" won't be mapped to RAM because address size (26) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "int_pol" won't be mapped to RAM because address size (26) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "threshold" won't be mapped to RAM because address size (26) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "threshold" won't be mapped to RAM because address size (26) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "int_en" won't be mapped to RAM because address size (26) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "int_en" won't be mapped to RAM because address size (26) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "nxt_attach" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "nxt_insn_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "nxt_exec" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "nxt_rdata_sel" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "nxt_pc_rd" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "nxt_addr_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "nxt_gpr_rd" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "nxt_csr_rd" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "nxt_gpr_wr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "nxt_csr_wr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "nxt_ready_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'cur_state_reg' in module 'tx_ctrl'
INFO: [Synth 8-802] inferred FSM for state register 'cur_state_reg' in module 'rx_ctrl'
INFO: [Synth 8-802] inferred FSM for state register 'cur_state_reg' in module 'spi'
INFO: [Synth 8-5546] ROM "buff_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "buff_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "buff_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "buff_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "buff_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "buff_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "buff_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "buff_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "buff_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "buff_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "buff_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "buff_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "buff_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "buff_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "buff_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "buff_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "buff_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "buff_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "buff_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "buff_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "buff_reg[20]" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-802] inferred FSM for state register 'cur_state_reg' in module 'jtag_dp'
WARNING: [Synth 8-327] inferring latch for variable 'en_latch_reg' [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:17897]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              STATE_IDLE |                               00 |                               00
              STATE_EXEC |                               01 |                               01
              STATE_DONE |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cur_state_reg' using encoding 'sequential' in module 'mul'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              STATE_IDLE |                              001 |                               00
              STATE_EXEC |                              010 |                               01
              STATE_OKAY |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cur_state_reg' using encoding 'one-hot' in module 'div'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              STATE_IDLE |                               01 |                               00
             STATE_CHECK |                               11 |                               01
              STATE_MREQ |                               10 |                               10
               STATE_PTE |                               00 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cur_state_reg' using encoding 'sequential' in module 'mmu'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              STATE_IDLE |                               01 |                               00
             STATE_CHECK |                               11 |                               01
              STATE_MREQ |                               10 |                               10
               STATE_PTE |                               00 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cur_state_reg' using encoding 'sequential' in module 'mmu__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              STATE_IDLE |                              001 |                              000
               STATE_CMP |                              101 |                              001
              STATE_READ |                              000 |                              101
             STATE_WRITE |                              010 |                              100
              STATE_MREQ |                              100 |                              010
            STATE_REFILL |                              011 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cur_state_reg' using encoding 'sequential' in module 'l1c'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              STATE_IDLE |                              001 |                              000
               STATE_CMP |                              101 |                              001
              STATE_READ |                              000 |                              101
             STATE_WRITE |                              010 |                              100
              STATE_MREQ |                              100 |                              010
            STATE_REFILL |                              011 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cur_state_reg' using encoding 'sequential' in module 'l1c__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              STATE_IDLE |                              001 |                               00
            STATE_RSTPRE |                              010 |                               01
               STATE_RST |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cur_state_reg' using encoding 'one-hot' in module 'rgu'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              STATE_IDLE |                               00 |                               00
                STATE_RD |                               01 |                               11
                STATE_WR |                               10 |                               01
              SIATE_RESP |                               11 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cur_state_reg' using encoding 'sequential' in module 'axi2mem_bridge'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              STATE_IDLE |                               00 |                               00
                STATE_RD |                               01 |                               11
                STATE_WR |                               10 |                               01
              SIATE_RESP |                               11 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cur_state_reg' using encoding 'sequential' in module 'axi2mem_bridge__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              STATE_IDLE |                            00001 |                              000
                STATE_RD |                            00010 |                              011
             STATE_RRESP |                            00100 |                              100
                STATE_WR |                            01000 |                              001
             SIATE_BRESP |                            10000 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cur_state_reg' using encoding 'one-hot' in module 'axi2apb_bridge'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              STATE_IDLE |                            00001 |                              000
                STATE_RD |                            00010 |                              011
             STATE_RRESP |                            00100 |                              100
                STATE_WR |                            01000 |                              001
             SIATE_BRESP |                            10000 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cur_state_reg' using encoding 'one-hot' in module 'axi2apb_bridge__parameterized0'
WARNING: [Synth 8-6841] Block RAM (memory_reg) originally specified as a Byte Wide Write Enable RAM cannot take advantage of ByteWide feature and is implemented with single write enable per RAM due to following reason.
(address width (15) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute "ram_decomp = power" if BWWE is desired.)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              STATE_IDLE |                               00 |                               00
              STATE_PEND |                               01 |                               01
             STATE_CLAIM |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cur_state_reg' using encoding 'sequential' in module 'gateway'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              STATE_IDLE |                            00001 |                              000
             STATE_START |                            00010 |                              001
              STATE_DATA |                            00100 |                              010
            STATE_PARITY |                            01000 |                              011
              STATE_STOP |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cur_state_reg' using encoding 'one-hot' in module 'tx_ctrl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              STATE_IDLE |                              000 |                              000
             STATE_START |                              001 |                              001
              STATE_DATA |                              010 |                              010
            STATE_PARITY |                              011 |                              011
              STATE_STOP |                              100 |                              100
             STATE_ERROR |                              101 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cur_state_reg' using encoding 'sequential' in module 'rx_ctrl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               STATE_OFF |                               00 |                               00
              STATE_IDLE |                               01 |                               01
             STATE_START |                               10 |                               10
              STATE_DATA |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cur_state_reg' using encoding 'sequential' in module 'spi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             STATE_RESET |                 0000000000001000 |                             1111
               STATE_RUN |                 0000000010000000 |                             1100
            STATE_SEL_DR |                 0000000001000000 |                             0111
            STATE_SEL_IR |                 0000000000000100 |                             0100
            STATE_CAP_IR |                 0000000000010000 |                             1110
            STATE_SFT_IR |                 0001000000000000 |                             1010
            STATE_EX1_IR |                 0010000000000000 |                             1001
            STATE_PAU_IR |                 0000010000000000 |                             1011
            STATE_EX2_IR |                 0000100000000000 |                             1000
            STATE_UPD_IR |                 0000000000100000 |                             1101
            STATE_CAP_DR |                 1000000000000000 |                             0110
            STATE_SFT_DR |                 0000000100000000 |                             0010
            STATE_EX1_DR |                 0000001000000000 |                             0001
            STATE_PAU_DR |                 0000000000000001 |                             0011
            STATE_EX2_DR |                 0000000000000010 |                             0000
            STATE_UPD_DR |                 0100000000000000 |                             0101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cur_state_reg' using encoding 'one-hot' in module 'jtag_dp'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:59 ; elapsed = 00:02:42 . Memory (MB): peak = 2126.199 ; gain = 762.480 ; free physical = 488 ; free virtual = 5134
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------+------------+----------+
|      |RTL Partition  |Replication |Instances |
+------+---------------+------------+----------+
|1     |cpu_top__GB0   |           1|     37113|
|2     |cpu_top__GB1   |           1|     12867|
|3     |cpu_top__GB2   |           1|     11564|
|4     |cpu_top__GB3   |           1|     16700|
|5     |mpu__GBM0      |           1|     24712|
|6     |mpu__GBM1      |           1|      7035|
|7     |cpu_wrap__GCB0 |           1|     30227|
|8     |cpu_wrap__GCB1 |           1|     13599|
|9     |cpu_wrap__GCB2 |           1|     13599|
|10    |cpu_wrap__GCB3 |           1|     30296|
|11    |cpu_wrap__GCB4 |           1|      8323|
|12    |cpu_wrap__GCB5 |           1|     28412|
+------+---------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 18    
	   3 Input     64 Bit       Adders := 2     
	   3 Input     63 Bit       Adders := 1     
	   2 Input     54 Bit       Adders := 64    
	   2 Input     32 Bit       Adders := 13    
	   3 Input     32 Bit       Adders := 12    
	   2 Input     31 Bit       Adders := 1     
	   3 Input     16 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 4     
	   3 Input     10 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 4     
	   2 Input      9 Bit       Adders := 7     
	   3 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 9     
	   3 Input      7 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 17    
	   4 Input      6 Bit       Adders := 2     
	   3 Input      6 Bit       Adders := 1     
	   4 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 6     
	   3 Input      5 Bit       Adders := 4     
	   4 Input      4 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 10    
	   3 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 19    
	   2 Input      2 Bit       Adders := 29    
	   2 Input      1 Bit       Adders := 8     
+---XORs : 
	   2 Input     64 Bit         XORs := 2     
	   2 Input     56 Bit         XORs := 64    
	   3 Input     32 Bit         XORs := 2     
	   2 Input      2 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 278   
+---XORs : 
	                8 Bit    Wide XORs := 2     
+---Registers : 
	              128 Bit    Registers := 8     
	               67 Bit    Registers := 4     
	               64 Bit    Registers := 177   
	               63 Bit    Registers := 8     
	               56 Bit    Registers := 4     
	               50 Bit    Registers := 2     
	               48 Bit    Registers := 2     
	               44 Bit    Registers := 3     
	               37 Bit    Registers := 2     
	               36 Bit    Registers := 2     
	               35 Bit    Registers := 31    
	               32 Bit    Registers := 153   
	               31 Bit    Registers := 2     
	               27 Bit    Registers := 2     
	               22 Bit    Registers := 6     
	               16 Bit    Registers := 20    
	               15 Bit    Registers := 2     
	               13 Bit    Registers := 6     
	               12 Bit    Registers := 6     
	               11 Bit    Registers := 20    
	               10 Bit    Registers := 6     
	                9 Bit    Registers := 3     
	                8 Bit    Registers := 121   
	                7 Bit    Registers := 7     
	                6 Bit    Registers := 23    
	                5 Bit    Registers := 21    
	                4 Bit    Registers := 25    
	                3 Bit    Registers := 53    
	                2 Bit    Registers := 129   
	                1 Bit    Registers := 549   
+---Multipliers : 
	              128x128  Multipliers := 1     
+---RAMs : 
	            1024K Bit         RAMs := 1     
	              16K Bit         RAMs := 6     
	               8K Bit         RAMs := 6     
	               2K Bit         RAMs := 1     
	               1K Bit         RAMs := 4     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 3     
	   2 Input    128 Bit        Muxes := 65    
	   6 Input    128 Bit        Muxes := 2     
	   2 Input     67 Bit        Muxes := 2     
	   2 Input     64 Bit        Muxes := 179   
	   3 Input     64 Bit        Muxes := 14    
	   4 Input     64 Bit        Muxes := 2     
	  14 Input     64 Bit        Muxes := 1     
	   8 Input     64 Bit        Muxes := 2     
	   7 Input     64 Bit        Muxes := 1     
	   2 Input     63 Bit        Muxes := 17    
	   2 Input     54 Bit        Muxes := 4     
	   2 Input     50 Bit        Muxes := 1     
	   2 Input     48 Bit        Muxes := 1     
	   2 Input     44 Bit        Muxes := 3     
	   2 Input     37 Bit        Muxes := 4     
	   2 Input     36 Bit        Muxes := 10    
	   2 Input     35 Bit        Muxes := 26    
	   5 Input     35 Bit        Muxes := 1     
	   4 Input     35 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 136   
	   7 Input     32 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 8     
	  10 Input     32 Bit        Muxes := 1     
	  15 Input     32 Bit        Muxes := 1     
	   9 Input     32 Bit        Muxes := 1     
	   2 Input     31 Bit        Muxes := 1     
	   3 Input     22 Bit        Muxes := 2     
	   2 Input     20 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 60    
	   6 Input     16 Bit        Muxes := 2     
	  16 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 4     
	   2 Input     12 Bit        Muxes := 2     
	   4 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 6     
	   2 Input     10 Bit        Muxes := 8     
	   2 Input      9 Bit        Muxes := 19    
	   2 Input      8 Bit        Muxes := 257   
	   3 Input      8 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 3     
	   4 Input      8 Bit        Muxes := 2     
	  26 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 21    
	   4 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 40    
	   8 Input      5 Bit        Muxes := 6     
	   3 Input      5 Bit        Muxes := 4     
	   4 Input      5 Bit        Muxes := 3     
	   5 Input      5 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 39    
	   7 Input      4 Bit        Muxes := 3     
	   8 Input      4 Bit        Muxes := 4     
	   6 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 6     
	   3 Input      4 Bit        Muxes := 3     
	  41 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 66    
	   3 Input      3 Bit        Muxes := 9     
	  26 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 5     
	   8 Input      3 Bit        Muxes := 3     
	   6 Input      3 Bit        Muxes := 7     
	  19 Input      3 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 3     
	  14 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 356   
	   3 Input      2 Bit        Muxes := 33    
	   6 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 7     
	  26 Input      2 Bit        Muxes := 1     
	   8 Input      2 Bit        Muxes := 2     
	  12 Input      2 Bit        Muxes := 1     
	  36 Input      2 Bit        Muxes := 1     
	  37 Input      2 Bit        Muxes := 1     
	  11 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1099  
	   4 Input      1 Bit        Muxes := 75    
	   5 Input      1 Bit        Muxes := 15    
	   3 Input      1 Bit        Muxes := 62    
	  22 Input      1 Bit        Muxes := 1     
	  14 Input      1 Bit        Muxes := 1     
	  41 Input      1 Bit        Muxes := 1     
	  26 Input      1 Bit        Muxes := 12    
	   8 Input      1 Bit        Muxes := 29    
	   6 Input      1 Bit        Muxes := 27    
	   7 Input      1 Bit        Muxes := 1     
	  15 Input      1 Bit        Muxes := 1     
	  12 Input      1 Bit        Muxes := 2     
	  10 Input      1 Bit        Muxes := 3     
	  31 Input      1 Bit        Muxes := 2     
	  43 Input      1 Bit        Muxes := 5     
	  29 Input      1 Bit        Muxes := 8     
	  36 Input      1 Bit        Muxes := 4     
	  42 Input      1 Bit        Muxes := 1     
	  40 Input      1 Bit        Muxes := 2     
	  11 Input      1 Bit        Muxes := 12    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module clkmnt 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module hzu 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
Module btb 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 8     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
Module pfu 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 4     
	   4 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 3     
+---Registers : 
	              128 Bit    Registers := 1     
	               64 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 8     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
Module ifu 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module csr 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
Module bpu 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   4 Input      1 Bit        Muxes := 1     
Module sru 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 8     
	                6 Bit    Registers := 2     
	                2 Bit    Registers := 7     
	                1 Bit    Registers := 40    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 16    
	   3 Input     64 Bit        Muxes := 5     
	   7 Input     32 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 4     
	   7 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 46    
	   5 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	  22 Input      1 Bit        Muxes := 1     
Module mmu_csr 
Detailed RTL Component Info : 
+---Registers : 
	               44 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     44 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module tpu 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 5     
Module csr_alu 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   3 Input     64 Bit        Muxes := 1     
	   4 Input     64 Bit        Muxes := 1     
Module amo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
+---XORs : 
	   2 Input     64 Bit         XORs := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 4     
Module dpu 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 3     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 8     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
Module pmu 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 5     
+---Muxes : 
	   3 Input     64 Bit        Muxes := 2     
	   2 Input     64 Bit        Muxes := 4     
	  14 Input     64 Bit        Muxes := 1     
	  14 Input      1 Bit        Muxes := 1     
Module cpu_tracer 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    256 Bit        Muxes := 3     
Module mpu_csr 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 32    
	               16 Bit    Registers := 7     
	                2 Bit    Registers := 32    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 29    
	   2 Input      2 Bit        Muxes := 16    
	   2 Input      1 Bit        Muxes := 17    
	  41 Input      1 Bit        Muxes := 1     
Module resetn_synchronizer__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module resetn_synchronizer__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module mul 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 3     
+---Multipliers : 
	              128x128  Multipliers := 1     
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module clz_64__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 8     
	   2 Input      2 Bit        Muxes := 16    
Module clz_64 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 8     
	   2 Input      2 Bit        Muxes := 16    
Module div 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 4     
	   3 Input     64 Bit       Adders := 1     
	   3 Input     63 Bit       Adders := 1     
	   3 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	              128 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 3     
	   2 Input     64 Bit        Muxes := 5     
	   2 Input     63 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module mdu 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
Module alu 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
	   3 Input     64 Bit       Adders := 1     
+---XORs : 
	   2 Input     64 Bit         XORs := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 3     
Module rfu 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 32    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 32    
Module dec 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input     64 Bit        Muxes := 2     
	   7 Input     64 Bit        Muxes := 1     
	   3 Input     64 Bit        Muxes := 4     
	   2 Input     64 Bit        Muxes := 2     
	   4 Input     64 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 2     
	  26 Input      8 Bit        Muxes := 1     
	   8 Input      5 Bit        Muxes := 6     
	   2 Input      5 Bit        Muxes := 9     
	   3 Input      5 Bit        Muxes := 3     
	   4 Input      5 Bit        Muxes := 3     
	   8 Input      4 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 9     
	   6 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 6     
	   3 Input      4 Bit        Muxes := 3     
	   7 Input      4 Bit        Muxes := 1     
	  41 Input      4 Bit        Muxes := 1     
	  26 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 2     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 2     
	  26 Input      2 Bit        Muxes := 1     
	   8 Input      2 Bit        Muxes := 2     
	  12 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	  36 Input      2 Bit        Muxes := 1     
	  37 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 21    
	  26 Input      1 Bit        Muxes := 12    
	   2 Input      1 Bit        Muxes := 29    
	   3 Input      1 Bit        Muxes := 14    
	   8 Input      1 Bit        Muxes := 29    
	   6 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
	  15 Input      1 Bit        Muxes := 1     
	  12 Input      1 Bit        Muxes := 2     
	  10 Input      1 Bit        Muxes := 3     
	  31 Input      1 Bit        Muxes := 2     
	  43 Input      1 Bit        Muxes := 5     
	  29 Input      1 Bit        Muxes := 8     
	  36 Input      1 Bit        Muxes := 4     
	  42 Input      1 Bit        Muxes := 1     
	  40 Input      1 Bit        Muxes := 2     
Module idu 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module cpu_top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 40    
	               32 Bit    Registers := 10    
	               12 Bit    Registers := 4     
	                8 Bit    Registers := 4     
	                5 Bit    Registers := 8     
	                4 Bit    Registers := 4     
	                2 Bit    Registers := 6     
	                1 Bit    Registers := 104   
+---Muxes : 
	   2 Input     64 Bit        Muxes := 21    
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module mpu 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     54 Bit       Adders := 32    
+---XORs : 
	   2 Input     56 Bit         XORs := 32    
+---Registers : 
	                1 Bit    Registers := 9     
Module sram128x64__1 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 14    
	   2 Input      8 Bit        Muxes := 1     
Module sram128x64__2 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 14    
	   2 Input      8 Bit        Muxes := 1     
Module sram128x64__3 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 14    
	   2 Input      8 Bit        Muxes := 1     
Module sram128x64 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 14    
	   2 Input      8 Bit        Muxes := 1     
Module dbgmon 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 2     
+---Registers : 
	               63 Bit    Registers := 8     
	               32 Bit    Registers := 3     
	               16 Bit    Registers := 2     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     63 Bit        Muxes := 16    
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 17    
	   3 Input      1 Bit        Muxes := 8     
Module scu_fifo__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	                3 Bit    Registers := 2     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module scu_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	                3 Bit    Registers := 2     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_arbitrator_5s 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 3     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_slice 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 10    
+---Registers : 
	               67 Bit    Registers := 4     
	               50 Bit    Registers := 2     
	               48 Bit    Registers := 2     
	               15 Bit    Registers := 2     
	                2 Bit    Registers := 10    
+---Muxes : 
	   2 Input     67 Bit        Muxes := 2     
	   2 Input     50 Bit        Muxes := 1     
	   2 Input     48 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
Module axi_dec_fifo__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 4     
	                3 Bit    Registers := 2     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_dec_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 4     
	                3 Bit    Registers := 2     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_dfslv 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               13 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_1to5_dec 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi2mem_bridge 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	               13 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 7     
	   4 Input      1 Bit        Muxes := 11    
Module axi2mem_bridge__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	               13 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 7     
	   4 Input      1 Bit        Muxes := 11    
Module axi2apb_bridge 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	               13 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 7     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   5 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 1     
Module axi2apb_bridge__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	               13 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 7     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   5 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 1     
Module iommu_ddr 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 2     
Module sram64x22__1 
Detailed RTL Component Info : 
+---Registers : 
	               22 Bit    Registers := 1     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module sram64x128__1 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 30    
	   2 Input      8 Bit        Muxes := 1     
Module sram64x22__2 
Detailed RTL Component Info : 
+---Registers : 
	               22 Bit    Registers := 1     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module l1c__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 3     
	               32 Bit    Registers := 3     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 9     
+---Muxes : 
	   6 Input    128 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 7     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 1     
	   6 Input     16 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 6     
	   4 Input      3 Bit        Muxes := 2     
	   6 Input      3 Bit        Muxes := 3     
	  19 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 10    
	   6 Input      1 Bit        Muxes := 10    
Module tlb__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 4     
+---Registers : 
	               64 Bit    Registers := 12    
	               35 Bit    Registers := 13    
	               27 Bit    Registers := 1     
	                3 Bit    Registers := 12    
	                2 Bit    Registers := 12    
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 4     
	   2 Input     35 Bit        Muxes := 8     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 48    
	   2 Input      1 Bit        Muxes := 32    
Module mmu__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	               56 Bit    Registers := 2     
	               44 Bit    Registers := 1     
	               37 Bit    Registers := 1     
	               36 Bit    Registers := 1     
	               22 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 16    
+---Muxes : 
	   3 Input     64 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 5     
	   2 Input     54 Bit        Muxes := 2     
	   2 Input     44 Bit        Muxes := 1     
	   2 Input     37 Bit        Muxes := 2     
	   2 Input     36 Bit        Muxes := 5     
	   3 Input     22 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 6     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 15    
	   4 Input      1 Bit        Muxes := 10    
	   3 Input      1 Bit        Muxes := 2     
Module sram64x22__3 
Detailed RTL Component Info : 
+---Registers : 
	               22 Bit    Registers := 1     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module sram64x128 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 30    
	   2 Input      8 Bit        Muxes := 1     
Module sram64x22 
Detailed RTL Component Info : 
+---Registers : 
	               22 Bit    Registers := 1     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module l1c 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 3     
	               32 Bit    Registers := 3     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 9     
+---Muxes : 
	   6 Input    128 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 7     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 1     
	   6 Input     16 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 6     
	   4 Input      3 Bit        Muxes := 2     
	   6 Input      3 Bit        Muxes := 3     
	  19 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 10    
	   6 Input      1 Bit        Muxes := 10    
Module tlb 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 4     
+---Registers : 
	               64 Bit    Registers := 12    
	               35 Bit    Registers := 13    
	               27 Bit    Registers := 1     
	                3 Bit    Registers := 12    
	                2 Bit    Registers := 12    
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 4     
	   2 Input     35 Bit        Muxes := 8     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 48    
	   2 Input      1 Bit        Muxes := 32    
Module mmu 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	               56 Bit    Registers := 2     
	               44 Bit    Registers := 1     
	               37 Bit    Registers := 1     
	               36 Bit    Registers := 1     
	               22 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 16    
+---Muxes : 
	   3 Input     64 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 5     
	   2 Input     54 Bit        Muxes := 2     
	   2 Input     44 Bit        Muxes := 1     
	   2 Input     37 Bit        Muxes := 2     
	   2 Input     36 Bit        Muxes := 5     
	   3 Input     22 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 6     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 15    
	   4 Input      1 Bit        Muxes := 10    
	   3 Input      1 Bit        Muxes := 2     
Module peri_apb_conn 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module uart_fifo__1 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 16    
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 16    
Module tx_ctrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---XORs : 
	                8 Bit    Wide XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 6     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 2     
Module uart_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 16    
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 16    
Module rx_ctrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---XORs : 
	                8 Bit    Wide XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   6 Input      3 Bit        Muxes := 1     
	  14 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 6     
Module uart 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 9     
+---Muxes : 
	  10 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module spi_core_apb_conn 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module spi 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 4     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 29    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 5     
	   2 Input      8 Bit        Muxes := 7     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 12    
	   4 Input      1 Bit        Muxes := 8     
Module dma_fifo__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   4 Input      6 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 32    
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 111   
	   2 Input      1 Bit        Muxes := 224   
Module dma_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   4 Input      6 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 32    
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 111   
	   2 Input      1 Bit        Muxes := 224   
Module dma 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 10    
	   2 Input     32 Bit       Adders := 5     
	   2 Input     31 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 4     
+---Registers : 
	               32 Bit    Registers := 14    
	               31 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 11    
	   2 Input     31 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 6     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 26    
Module resetn_synchronizer__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module mac_crc32__1 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   2 Input      2 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mac_crc32 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   2 Input      2 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mac_rmii_intf 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   4 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 10    
Module mac_afifo__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               35 Bit    Registers := 2     
	                2 Bit    Registers := 6     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
Module mac_afifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               35 Bit    Registers := 2     
	                2 Bit    Registers := 6     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
Module mac_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               11 Bit    Registers := 16    
	                5 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 16    
Module sram512x32__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module sram512x32 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module mac 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 4     
	   3 Input     10 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 2     
	   3 Input      9 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 3     
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               11 Bit    Registers := 4     
	               10 Bit    Registers := 4     
	                9 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 18    
+---Muxes : 
	  15 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 6     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 5     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module dbgapb 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 3     
	               32 Bit    Registers := 2     
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 4     
	   9 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	   4 Input     12 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   8 Input      3 Bit        Muxes := 1     
	  11 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 15    
	  11 Input      1 Bit        Muxes := 12    
Module axi_arbitrator_2s_id8 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_arbitrator_2s_id9 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module core_apb_conn 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 6     
Module jtag_dp 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               35 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     35 Bit        Muxes := 8     
	   5 Input     35 Bit        Muxes := 1     
	   4 Input     35 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 9     
	   4 Input     32 Bit        Muxes := 1     
	  16 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 16    
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 22    
	   4 Input      1 Bit        Muxes := 1     
Module resetn_synchronizer__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module mem_ap 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 4     
	                7 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 13    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module apb_rx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 5     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module resetn_synchronizer__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module mem_ap__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 4     
	                7 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 13    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_rx 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 3     
	   3 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 4     
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 13    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   2 Input      6 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 7     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 23    
Module resetn_synchronizer__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module resetn_synchronizer__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module dap_wdata_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---Registers : 
	                6 Bit    Registers := 2     
Module resetn_synchronizer__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module resetn_synchronizer__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module dap_rdata_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 1     
	                6 Bit    Registers := 2     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module resetn_synchronizer__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module resetn_synchronizer__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module dap_resp_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	              128 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 1     
Module dap 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module cfgreg 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 4     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module apb_2to1_mux 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rom32x2048 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 4     
+---RAMs : 
	              16K Bit         RAMs := 4     
Module sram 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	            1024K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   2 Input      8 Bit        Muxes := 1     
Module intc_apb_conn 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module clint 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
Module gateway__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module gateway__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module gateway__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module gateway__4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module gateway__5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module gateway__6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module gateway__7 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module gateway__8 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module gateway__9 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module gateway__10 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module gateway__11 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module gateway__12 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module gateway__13 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module gateway__14 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module gateway__15 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module gateway__16 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module gateway__17 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module gateway__18 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module gateway__19 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module gateway__20 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module gateway__21 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module gateway__22 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module gateway__23 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module gateway__24 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module gateway__25 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module gateway__26 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module gateway__27 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module gateway__28 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module gateway__29 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module gateway__30 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module gateway 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module plic 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 57    
	                2 Bit    Registers := 8     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 66    
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 55    
Module resetn_synchronizer__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module resetn_synchronizer 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module bin2gray 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 63    
Module gray2bin__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 63    
Module gray2bin 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 63    
Module systimer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 4     
Module rgu 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 2     
Module xmon 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6841] Block RAM (u_sram/memory_reg) originally specified as a Byte Wide Write Enable RAM cannot take advantage of ByteWide feature and is implemented with single write enable per RAM due to following reason.
(address width (15) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute "ram_decomp = power" if BWWE is desired.)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (insti_12/u_dap/u_apb_ap/\u_mem_ap/mem_ap_csw_size_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (insti_12/u_dap/u_apb_ap/\u_mem_ap/mem_ap_csw_size_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (insti_12/u_dap/u_apb_ap/\u_mem_ap/mem_ap_csw_size_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (insti_12/u_dap/u_apb_ap/\u_mem_ap/mem_ap_csw_mode_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (insti_12/u_dap/u_axi_ap/\u_mem_ap/mem_ap_csw_mode_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (insti_12/u_dap/u_apb_ap/\u_mem_ap/mem_ap_csw_mode_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (insti_12/u_dap/u_axi_ap/\u_mem_ap/mem_ap_csw_mode_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (insti_12/u_dap/u_apb_ap/\u_mem_ap/mem_ap_csw_mode_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (insti_12/u_dap/u_axi_ap/\u_mem_ap/mem_ap_csw_mode_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (insti_12/u_dap/u_apb_ap/\u_mem_ap/mem_ap_csw_mode_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (insti_12/u_dap/u_axi_ap/\u_mem_ap/mem_ap_csw_mode_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (insti_12/u_dap/u_jtag_dp/\dpacc_res_reg[1] )
INFO: [Synth 8-3886] merging instance 'insti_12/u_dap/u_apb_ap/u_apb_rx/m_apb_intf\.pstrb_reg[0]' (FDCE) to 'insti_12/u_dap/u_apb_ap/u_apb_rx/m_apb_intf\.pstrb_reg[1]'
INFO: [Synth 8-3886] merging instance 'insti_12/u_dap/u_apb_ap/u_apb_rx/m_apb_intf\.pstrb_reg[1]' (FDCE) to 'insti_12/u_dap/u_apb_ap/u_apb_rx/m_apb_intf\.pstrb_reg[2]'
INFO: [Synth 8-3886] merging instance 'insti_12/u_dap/u_apb_ap/u_apb_rx/m_apb_intf\.pstrb_reg[2]' (FDCE) to 'insti_12/u_dap/u_apb_ap/u_apb_rx/m_apb_intf\.pstrb_reg[3]'
INFO: [Synth 8-3886] merging instance 'insti_12/u_cfgreg/core_rstvec_reg[32]' (FDCE) to 'insti_12/u_cfgreg/core_rstvec_reg[33]'
INFO: [Synth 8-3886] merging instance 'insti_12/u_cfgreg/core_rstvec_reg[33]' (FDCE) to 'insti_12/u_cfgreg/core_rstvec_reg[34]'
INFO: [Synth 8-3886] merging instance 'insti_12/u_cfgreg/core_rstvec_reg[34]' (FDCE) to 'insti_12/u_cfgreg/core_rstvec_reg[35]'
INFO: [Synth 8-3886] merging instance 'insti_12/u_cfgreg/core_rstvec_reg[35]' (FDCE) to 'insti_12/u_cfgreg/core_rstvec_reg[36]'
INFO: [Synth 8-3886] merging instance 'insti_12/u_cfgreg/core_rstvec_reg[36]' (FDCE) to 'insti_12/u_cfgreg/core_rstvec_reg[37]'
INFO: [Synth 8-3886] merging instance 'insti_12/u_cfgreg/core_rstvec_reg[37]' (FDCE) to 'insti_12/u_cfgreg/core_rstvec_reg[38]'
INFO: [Synth 8-3886] merging instance 'insti_12/u_cfgreg/core_rstvec_reg[38]' (FDCE) to 'insti_12/u_cfgreg/core_rstvec_reg[39]'
INFO: [Synth 8-3886] merging instance 'insti_12/u_cfgreg/core_rstvec_reg[39]' (FDCE) to 'insti_12/u_cfgreg/core_rstvec_reg[40]'
INFO: [Synth 8-3886] merging instance 'insti_12/u_cfgreg/core_rstvec_reg[40]' (FDCE) to 'insti_12/u_cfgreg/core_rstvec_reg[41]'
INFO: [Synth 8-3886] merging instance 'insti_12/u_cfgreg/core_rstvec_reg[41]' (FDCE) to 'insti_12/u_cfgreg/core_rstvec_reg[42]'
INFO: [Synth 8-3886] merging instance 'insti_12/u_cfgreg/core_rstvec_reg[42]' (FDCE) to 'insti_12/u_cfgreg/core_rstvec_reg[43]'
INFO: [Synth 8-3886] merging instance 'insti_12/u_cfgreg/core_rstvec_reg[43]' (FDCE) to 'insti_12/u_cfgreg/core_rstvec_reg[44]'
INFO: [Synth 8-3886] merging instance 'insti_12/u_cfgreg/core_rstvec_reg[44]' (FDCE) to 'insti_12/u_cfgreg/core_rstvec_reg[45]'
INFO: [Synth 8-3886] merging instance 'insti_12/u_cfgreg/core_rstvec_reg[45]' (FDCE) to 'insti_12/u_cfgreg/core_rstvec_reg[46]'
INFO: [Synth 8-3886] merging instance 'insti_12/u_cfgreg/core_rstvec_reg[46]' (FDCE) to 'insti_12/u_cfgreg/core_rstvec_reg[47]'
INFO: [Synth 8-3886] merging instance 'insti_12/u_cfgreg/core_rstvec_reg[47]' (FDCE) to 'insti_12/u_cfgreg/core_rstvec_reg[48]'
INFO: [Synth 8-3886] merging instance 'insti_12/u_cfgreg/core_rstvec_reg[48]' (FDCE) to 'insti_12/u_cfgreg/core_rstvec_reg[49]'
INFO: [Synth 8-3886] merging instance 'insti_12/u_cfgreg/core_rstvec_reg[49]' (FDCE) to 'insti_12/u_cfgreg/core_rstvec_reg[50]'
INFO: [Synth 8-3886] merging instance 'insti_12/u_cfgreg/core_rstvec_reg[50]' (FDCE) to 'insti_12/u_cfgreg/core_rstvec_reg[51]'
INFO: [Synth 8-3886] merging instance 'insti_12/u_cfgreg/core_rstvec_reg[51]' (FDCE) to 'insti_12/u_cfgreg/core_rstvec_reg[52]'
INFO: [Synth 8-3886] merging instance 'insti_12/u_cfgreg/core_rstvec_reg[52]' (FDCE) to 'insti_12/u_cfgreg/core_rstvec_reg[53]'
INFO: [Synth 8-3886] merging instance 'insti_12/u_cfgreg/core_rstvec_reg[53]' (FDCE) to 'insti_12/u_cfgreg/core_rstvec_reg[54]'
INFO: [Synth 8-3886] merging instance 'insti_12/u_cfgreg/core_rstvec_reg[54]' (FDCE) to 'insti_12/u_cfgreg/core_rstvec_reg[55]'
INFO: [Synth 8-3886] merging instance 'insti_12/u_cfgreg/core_rstvec_reg[55]' (FDCE) to 'insti_12/u_cfgreg/core_rstvec_reg[56]'
INFO: [Synth 8-3886] merging instance 'insti_12/u_cfgreg/core_rstvec_reg[56]' (FDCE) to 'insti_12/u_cfgreg/core_rstvec_reg[57]'
INFO: [Synth 8-3886] merging instance 'insti_12/u_cfgreg/core_rstvec_reg[57]' (FDCE) to 'insti_12/u_cfgreg/core_rstvec_reg[58]'
INFO: [Synth 8-3886] merging instance 'insti_12/u_cfgreg/core_rstvec_reg[58]' (FDCE) to 'insti_12/u_cfgreg/core_rstvec_reg[59]'
INFO: [Synth 8-3886] merging instance 'insti_12/u_cfgreg/core_rstvec_reg[59]' (FDCE) to 'insti_12/u_cfgreg/core_rstvec_reg[60]'
INFO: [Synth 8-3886] merging instance 'insti_12/u_cfgreg/core_rstvec_reg[60]' (FDCE) to 'insti_12/u_cfgreg/core_rstvec_reg[61]'
INFO: [Synth 8-3886] merging instance 'insti_12/u_cfgreg/core_rstvec_reg[61]' (FDCE) to 'insti_12/u_cfgreg/core_rstvec_reg[62]'
INFO: [Synth 8-3886] merging instance 'insti_12/u_cfgreg/core_rstvec_reg[62]' (FDCE) to 'insti_12/u_cfgreg/core_rstvec_reg[63]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (insti_12/\u_cfgreg/core_rstvec_reg[63] )
INFO: [Synth 8-3886] merging instance 'insti_12/u_dap/u_axi_ap/u_axi_rx/m_axi_intf\.arlen_reg[2]' (FDCE) to 'insti_12/u_dap/u_axi_ap/u_axi_rx/m_axi_intf\.arlen_reg[3]'
INFO: [Synth 8-3886] merging instance 'insti_12/u_dap/u_axi_ap/u_axi_rx/m_axi_intf\.arlen_reg[3]' (FDCE) to 'insti_12/u_dap/u_axi_ap/u_axi_rx/m_axi_intf\.arlen_reg[4]'
INFO: [Synth 8-3886] merging instance 'insti_12/u_dap/u_axi_ap/u_axi_rx/m_axi_intf\.arlen_reg[4]' (FDCE) to 'insti_12/u_dap/u_axi_ap/u_axi_rx/m_axi_intf\.arlen_reg[5]'
INFO: [Synth 8-3886] merging instance 'insti_12/u_dap/u_axi_ap/u_axi_rx/m_axi_intf\.arlen_reg[5]' (FDCE) to 'insti_12/u_dap/u_axi_ap/u_axi_rx/m_axi_intf\.arlen_reg[6]'
INFO: [Synth 8-3886] merging instance 'insti_12/u_dap/u_axi_ap/u_axi_rx/m_axi_intf\.arlen_reg[6]' (FDCE) to 'insti_12/u_dap/u_axi_ap/u_axi_rx/m_axi_intf\.arlen_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (insti_12/u_dap/u_axi_ap/\u_axi_rx/m_axi_intf\.arlen_reg[7] )
INFO: [Synth 8-3886] merging instance 'insti_12/u_dap/u_axi_ap/u_axi_rx/m_axi_intf\.awlen_reg[2]' (FDCE) to 'insti_12/u_dap/u_axi_ap/u_axi_rx/m_axi_intf\.awlen_reg[3]'
INFO: [Synth 8-3886] merging instance 'insti_12/u_dap/u_axi_ap/u_axi_rx/m_axi_intf\.awlen_reg[3]' (FDCE) to 'insti_12/u_dap/u_axi_ap/u_axi_rx/m_axi_intf\.awlen_reg[4]'
INFO: [Synth 8-3886] merging instance 'insti_12/u_dap/u_axi_ap/u_axi_rx/m_axi_intf\.awlen_reg[4]' (FDCE) to 'insti_12/u_dap/u_axi_ap/u_axi_rx/m_axi_intf\.awlen_reg[5]'
INFO: [Synth 8-3886] merging instance 'insti_12/u_dap/u_axi_ap/u_axi_rx/m_axi_intf\.awlen_reg[5]' (FDCE) to 'insti_12/u_dap/u_axi_ap/u_axi_rx/m_axi_intf\.awlen_reg[6]'
INFO: [Synth 8-3886] merging instance 'insti_12/u_dap/u_axi_ap/u_axi_rx/m_axi_intf\.awlen_reg[6]' (FDCE) to 'insti_12/u_dap/u_axi_ap/u_axi_rx/m_axi_intf\.awlen_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (insti_12/u_dap/u_axi_ap/\u_axi_rx/m_axi_intf\.awlen_reg[7] )
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'exe2ma_cause_reg[4]' (FDCE) to 'exe2ma_cause_reg[5]'
INFO: [Synth 8-3886] merging instance 'exe2ma_cause_reg[5]' (FDCE) to 'exe2ma_cause_reg[6]'
INFO: [Synth 8-3886] merging instance 'exe2ma_cause_reg[6]' (FDCE) to 'exe2ma_cause_reg[7]'
INFO: [Synth 8-3886] merging instance 'exe2ma_cause_reg[7]' (FDCE) to 'exe2ma_cause_reg[8]'
INFO: [Synth 8-3886] merging instance 'exe2ma_cause_reg[8]' (FDCE) to 'exe2ma_cause_reg[9]'
INFO: [Synth 8-3886] merging instance 'exe2ma_cause_reg[9]' (FDCE) to 'exe2ma_cause_reg[10]'
INFO: [Synth 8-3886] merging instance 'exe2ma_cause_reg[10]' (FDCE) to 'exe2ma_cause_reg[11]'
INFO: [Synth 8-3886] merging instance 'exe2ma_cause_reg[11]' (FDCE) to 'exe2ma_cause_reg[12]'
INFO: [Synth 8-3886] merging instance 'exe2ma_cause_reg[12]' (FDCE) to 'exe2ma_cause_reg[13]'
INFO: [Synth 8-3886] merging instance 'exe2ma_cause_reg[13]' (FDCE) to 'exe2ma_cause_reg[14]'
INFO: [Synth 8-3886] merging instance 'exe2ma_cause_reg[14]' (FDCE) to 'exe2ma_cause_reg[15]'
INFO: [Synth 8-3886] merging instance 'exe2ma_cause_reg[15]' (FDCE) to 'exe2ma_cause_reg[16]'
INFO: [Synth 8-3886] merging instance 'exe2ma_cause_reg[16]' (FDCE) to 'exe2ma_cause_reg[17]'
INFO: [Synth 8-3886] merging instance 'exe2ma_cause_reg[17]' (FDCE) to 'exe2ma_cause_reg[18]'
INFO: [Synth 8-3886] merging instance 'exe2ma_cause_reg[18]' (FDCE) to 'exe2ma_cause_reg[19]'
INFO: [Synth 8-3886] merging instance 'exe2ma_cause_reg[19]' (FDCE) to 'exe2ma_cause_reg[20]'
INFO: [Synth 8-3886] merging instance 'exe2ma_cause_reg[20]' (FDCE) to 'exe2ma_cause_reg[21]'
INFO: [Synth 8-3886] merging instance 'exe2ma_cause_reg[21]' (FDCE) to 'exe2ma_cause_reg[22]'
INFO: [Synth 8-3886] merging instance 'exe2ma_cause_reg[22]' (FDCE) to 'exe2ma_cause_reg[23]'
INFO: [Synth 8-3886] merging instance 'exe2ma_cause_reg[23]' (FDCE) to 'exe2ma_cause_reg[24]'
INFO: [Synth 8-3886] merging instance 'exe2ma_cause_reg[24]' (FDCE) to 'exe2ma_cause_reg[25]'
INFO: [Synth 8-3886] merging instance 'exe2ma_cause_reg[25]' (FDCE) to 'exe2ma_cause_reg[26]'
INFO: [Synth 8-3886] merging instance 'exe2ma_cause_reg[26]' (FDCE) to 'exe2ma_cause_reg[27]'
INFO: [Synth 8-3886] merging instance 'exe2ma_cause_reg[27]' (FDCE) to 'exe2ma_cause_reg[28]'
INFO: [Synth 8-3886] merging instance 'exe2ma_cause_reg[28]' (FDCE) to 'exe2ma_cause_reg[29]'
INFO: [Synth 8-3886] merging instance 'exe2ma_cause_reg[29]' (FDCE) to 'exe2ma_cause_reg[30]'
INFO: [Synth 8-3886] merging instance 'exe2ma_cause_reg[30]' (FDCE) to 'exe2ma_cause_reg[32]'
INFO: [Synth 8-3886] merging instance 'exe2ma_cause_reg[32]' (FDCE) to 'exe2ma_cause_reg[33]'
INFO: [Synth 8-3886] merging instance 'exe2ma_cause_reg[33]' (FDCE) to 'exe2ma_cause_reg[34]'
INFO: [Synth 8-3886] merging instance 'exe2ma_cause_reg[34]' (FDCE) to 'exe2ma_cause_reg[35]'
INFO: [Synth 8-3886] merging instance 'exe2ma_cause_reg[35]' (FDCE) to 'exe2ma_cause_reg[36]'
INFO: [Synth 8-3886] merging instance 'exe2ma_cause_reg[36]' (FDCE) to 'exe2ma_cause_reg[37]'
INFO: [Synth 8-3886] merging instance 'exe2ma_cause_reg[37]' (FDCE) to 'exe2ma_cause_reg[38]'
INFO: [Synth 8-3886] merging instance 'exe2ma_cause_reg[38]' (FDCE) to 'exe2ma_cause_reg[39]'
INFO: [Synth 8-3886] merging instance 'exe2ma_cause_reg[39]' (FDCE) to 'exe2ma_cause_reg[40]'
INFO: [Synth 8-3886] merging instance 'exe2ma_cause_reg[40]' (FDCE) to 'exe2ma_cause_reg[41]'
INFO: [Synth 8-3886] merging instance 'exe2ma_cause_reg[41]' (FDCE) to 'exe2ma_cause_reg[42]'
INFO: [Synth 8-3886] merging instance 'exe2ma_cause_reg[42]' (FDCE) to 'exe2ma_cause_reg[43]'
INFO: [Synth 8-3886] merging instance 'exe2ma_cause_reg[43]' (FDCE) to 'exe2ma_cause_reg[44]'
INFO: [Synth 8-3886] merging instance 'exe2ma_cause_reg[44]' (FDCE) to 'exe2ma_cause_reg[45]'
INFO: [Synth 8-3886] merging instance 'exe2ma_cause_reg[45]' (FDCE) to 'exe2ma_cause_reg[46]'
INFO: [Synth 8-3886] merging instance 'exe2ma_cause_reg[46]' (FDCE) to 'exe2ma_cause_reg[47]'
INFO: [Synth 8-3886] merging instance 'exe2ma_cause_reg[47]' (FDCE) to 'exe2ma_cause_reg[48]'
INFO: [Synth 8-3886] merging instance 'exe2ma_cause_reg[48]' (FDCE) to 'exe2ma_cause_reg[49]'
INFO: [Synth 8-3886] merging instance 'exe2ma_cause_reg[49]' (FDCE) to 'exe2ma_cause_reg[50]'
INFO: [Synth 8-3886] merging instance 'exe2ma_cause_reg[50]' (FDCE) to 'exe2ma_cause_reg[51]'
INFO: [Synth 8-3886] merging instance 'exe2ma_cause_reg[51]' (FDCE) to 'exe2ma_cause_reg[52]'
INFO: [Synth 8-3886] merging instance 'exe2ma_cause_reg[52]' (FDCE) to 'exe2ma_cause_reg[53]'
INFO: [Synth 8-3886] merging instance 'exe2ma_cause_reg[53]' (FDCE) to 'exe2ma_cause_reg[54]'
INFO: [Synth 8-3886] merging instance 'exe2ma_cause_reg[54]' (FDCE) to 'exe2ma_cause_reg[55]'
INFO: [Synth 8-3886] merging instance 'exe2ma_cause_reg[55]' (FDCE) to 'exe2ma_cause_reg[56]'
INFO: [Synth 8-3886] merging instance 'exe2ma_cause_reg[56]' (FDCE) to 'exe2ma_cause_reg[57]'
INFO: [Synth 8-3886] merging instance 'exe2ma_cause_reg[57]' (FDCE) to 'exe2ma_cause_reg[58]'
INFO: [Synth 8-3886] merging instance 'exe2ma_cause_reg[58]' (FDCE) to 'exe2ma_cause_reg[59]'
INFO: [Synth 8-3886] merging instance 'exe2ma_cause_reg[59]' (FDCE) to 'exe2ma_cause_reg[60]'
INFO: [Synth 8-3886] merging instance 'exe2ma_cause_reg[60]' (FDCE) to 'exe2ma_cause_reg[61]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\exe2ma_cause_reg[63] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ifu/u_pfu/wptr0_inferred__0/\wptr_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ifu/u_pfu/wptr0_inferred__0/\wptr_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_sru/misa_a_ext_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_sru/\mtvec_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_sru/\stvec_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_pmu/\mcounteren_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_pmu/\scounteren_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_sru/\mstatus_uxl_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_pmu/\mcounteren_reg[33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_pmu/\scounteren_reg[33] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_sru/\mstatus_uxl_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_pmu/\mcounteren_reg[34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_pmu/\scounteren_reg[34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_sru/\mstatus_sxl_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_pmu/\mcounteren_reg[35] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_pmu/\scounteren_reg[35] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_sru/\mstatus_sxl_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_pmu/\mcounteren_reg[36] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_pmu/\scounteren_reg[36] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_pmu/\mcounteren_reg[37] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_pmu/\scounteren_reg[37] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_pmu/\mcounteren_reg[38] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_pmu/\scounteren_reg[38] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_pmu/\mcounteren_reg[39] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_pmu/\scounteren_reg[39] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_pmu/\mcounteren_reg[40] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_pmu/\scounteren_reg[40] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_pmu/\mcounteren_reg[41] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_pmu/\scounteren_reg[41] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_pmu/\mcounteren_reg[42] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_pmu/\scounteren_reg[42] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_pmu/\mcounteren_reg[43] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_pmu/\scounteren_reg[43] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_pmu/\mcounteren_reg[44] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_pmu/\scounteren_reg[44] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_pmu/\mcounteren_reg[45] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_pmu/\scounteren_reg[45] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_pmu/\mcounteren_reg[46] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_pmu/\scounteren_reg[46] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_pmu/\mcounteren_reg[47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_pmu/\scounteren_reg[47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_pmu/\mcounteren_reg[48] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_pmu/\scounteren_reg[48] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_pmu/\mcounteren_reg[49] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_pmu/\scounteren_reg[49] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_pmu/\mcounteren_reg[50] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_pmu/\scounteren_reg[50] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_pmu/\mcounteren_reg[51] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_pmu/\scounteren_reg[51] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_pmu/\mcounteren_reg[52] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_pmu/\scounteren_reg[52] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_pmu/\mcounteren_reg[53] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_pmu/\scounteren_reg[53] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_pmu/\mcounteren_reg[54] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_pmu/\scounteren_reg[54] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_pmu/\mcounteren_reg[55] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_pmu/\scounteren_reg[55] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_pmu/\mcounteren_reg[56] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_pmu/\scounteren_reg[56] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_pmu/\mcounteren_reg[57] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_pmu/\scounteren_reg[57] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_pmu/\mcounteren_reg[58] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_pmu/\scounteren_reg[58] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_pmu/\mcounteren_reg[59] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_pmu/\scounteren_reg[59] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_pmu/\mcounteren_reg[60] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_pmu/\scounteren_reg[60] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_pmu/\mcounteren_reg[61] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_pmu/\scounteren_reg[61] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_pmu/\mcounteren_reg[62] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_pmu/\scounteren_reg[62] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_pmu/\mcounteren_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_pmu/\scounteren_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_mpu_csr/\pmaaddr_reg[15][63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_mpu_csr/\pmaaddr_reg[14][63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_mpu_csr/\pmaaddr_reg[13][63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_mpu_csr/\pmaaddr_reg[12][63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_mpu_csr/\pmaaddr_reg[11][63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_mpu_csr/\pmaaddr_reg[10][63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_mpu_csr/\pmaaddr_reg[9][63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_mpu_csr/\pmaaddr_reg[8][63] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_mpu_csr/\pmaaddr_reg[7][63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_mpu_csr/\pmaaddr_reg[6][63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_mpu_csr/\pmaaddr_reg[5][63] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 64 [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:10859]
DSP Report: Generating DSP u_mdu/u_mul/tmp_o, operation Mode is: A*B.
DSP Report: operator u_mdu/u_mul/tmp_o is absorbed into DSP u_mdu/u_mul/tmp_o.
DSP Report: operator u_mdu/u_mul/tmp_o is absorbed into DSP u_mdu/u_mul/tmp_o.
DSP Report: Generating DSP u_mdu/u_mul/tmp_o, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator u_mdu/u_mul/tmp_o is absorbed into DSP u_mdu/u_mul/tmp_o.
DSP Report: operator u_mdu/u_mul/tmp_o is absorbed into DSP u_mdu/u_mul/tmp_o.
DSP Report: Generating DSP u_mdu/u_mul/tmp_o, operation Mode is: PCIN+A*B.
DSP Report: operator u_mdu/u_mul/tmp_o is absorbed into DSP u_mdu/u_mul/tmp_o.
DSP Report: operator u_mdu/u_mul/tmp_o is absorbed into DSP u_mdu/u_mul/tmp_o.
DSP Report: Generating DSP u_mdu/u_mul/tmp_o, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator u_mdu/u_mul/tmp_o is absorbed into DSP u_mdu/u_mul/tmp_o.
DSP Report: operator u_mdu/u_mul/tmp_o is absorbed into DSP u_mdu/u_mul/tmp_o.
DSP Report: Generating DSP u_mdu/u_mul/tmp_o, operation Mode is: A*B.
DSP Report: operator u_mdu/u_mul/tmp_o is absorbed into DSP u_mdu/u_mul/tmp_o.
DSP Report: operator u_mdu/u_mul/tmp_o is absorbed into DSP u_mdu/u_mul/tmp_o.
DSP Report: Generating DSP u_mdu/u_mul/tmp_o, operation Mode is: PCIN+A*B.
DSP Report: operator u_mdu/u_mul/tmp_o is absorbed into DSP u_mdu/u_mul/tmp_o.
DSP Report: operator u_mdu/u_mul/tmp_o is absorbed into DSP u_mdu/u_mul/tmp_o.
DSP Report: Generating DSP u_mdu/u_mul/tmp_o, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator u_mdu/u_mul/tmp_o is absorbed into DSP u_mdu/u_mul/tmp_o.
DSP Report: operator u_mdu/u_mul/tmp_o is absorbed into DSP u_mdu/u_mul/tmp_o.
DSP Report: Generating DSP u_mdu/u_mul/tmp_o, operation Mode is: PCIN+A*B.
DSP Report: operator u_mdu/u_mul/tmp_o is absorbed into DSP u_mdu/u_mul/tmp_o.
DSP Report: operator u_mdu/u_mul/tmp_o is absorbed into DSP u_mdu/u_mul/tmp_o.
DSP Report: Generating DSP u_mdu/u_mul/tmp_o, operation Mode is: A*B.
DSP Report: operator u_mdu/u_mul/tmp_o is absorbed into DSP u_mdu/u_mul/tmp_o.
DSP Report: operator u_mdu/u_mul/tmp_o is absorbed into DSP u_mdu/u_mul/tmp_o.
DSP Report: Generating DSP u_mdu/u_mul/tmp_o, operation Mode is: PCIN+A*B.
DSP Report: operator u_mdu/u_mul/tmp_o is absorbed into DSP u_mdu/u_mul/tmp_o.
DSP Report: operator u_mdu/u_mul/tmp_o is absorbed into DSP u_mdu/u_mul/tmp_o.
DSP Report: Generating DSP u_mdu/u_mul/tmp_o, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator u_mdu/u_mul/tmp_o is absorbed into DSP u_mdu/u_mul/tmp_o.
DSP Report: operator u_mdu/u_mul/tmp_o is absorbed into DSP u_mdu/u_mul/tmp_o.
DSP Report: Generating DSP u_mdu/u_mul/tmp_o, operation Mode is: PCIN+A*B.
DSP Report: operator u_mdu/u_mul/tmp_o is absorbed into DSP u_mdu/u_mul/tmp_o.
DSP Report: operator u_mdu/u_mul/tmp_o is absorbed into DSP u_mdu/u_mul/tmp_o.
DSP Report: Generating DSP u_mdu/u_mul/tmp_o, operation Mode is: A*B.
DSP Report: operator u_mdu/u_mul/tmp_o is absorbed into DSP u_mdu/u_mul/tmp_o.
DSP Report: operator u_mdu/u_mul/tmp_o is absorbed into DSP u_mdu/u_mul/tmp_o.
DSP Report: Generating DSP u_mdu/u_mul/tmp_o, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator u_mdu/u_mul/tmp_o is absorbed into DSP u_mdu/u_mul/tmp_o.
DSP Report: operator u_mdu/u_mul/tmp_o is absorbed into DSP u_mdu/u_mul/tmp_o.
DSP Report: Generating DSP u_mdu/u_mul/tmp_o, operation Mode is: PCIN+A*B.
DSP Report: operator u_mdu/u_mul/tmp_o is absorbed into DSP u_mdu/u_mul/tmp_o.
DSP Report: operator u_mdu/u_mul/tmp_o is absorbed into DSP u_mdu/u_mul/tmp_o.
DSP Report: Generating DSP u_mdu/u_mul/tmp_o, operation Mode is: PCIN+A*B.
DSP Report: operator u_mdu/u_mul/tmp_o is absorbed into DSP u_mdu/u_mul/tmp_o.
DSP Report: operator u_mdu/u_mul/tmp_o is absorbed into DSP u_mdu/u_mul/tmp_o.
DSP Report: Generating DSP u_mdu/u_mul/tmp_o, operation Mode is: A*B.
DSP Report: operator u_mdu/u_mul/tmp_o is absorbed into DSP u_mdu/u_mul/tmp_o.
DSP Report: operator u_mdu/u_mul/tmp_o is absorbed into DSP u_mdu/u_mul/tmp_o.
DSP Report: Generating DSP u_mdu/u_mul/tmp_o, operation Mode is: PCIN+A*B.
DSP Report: operator u_mdu/u_mul/tmp_o is absorbed into DSP u_mdu/u_mul/tmp_o.
DSP Report: operator u_mdu/u_mul/tmp_o is absorbed into DSP u_mdu/u_mul/tmp_o.
DSP Report: Generating DSP u_mdu/u_mul/tmp_o, operation Mode is: PCIN+A*B.
DSP Report: operator u_mdu/u_mul/tmp_o is absorbed into DSP u_mdu/u_mul/tmp_o.
DSP Report: operator u_mdu/u_mul/tmp_o is absorbed into DSP u_mdu/u_mul/tmp_o.
DSP Report: Generating DSP u_mdu/u_mul/tmp_o, operation Mode is: PCIN+A*B.
DSP Report: operator u_mdu/u_mul/tmp_o is absorbed into DSP u_mdu/u_mul/tmp_o.
DSP Report: operator u_mdu/u_mul/tmp_o is absorbed into DSP u_mdu/u_mul/tmp_o.
DSP Report: Generating DSP u_mdu/u_mul/tmp_o, operation Mode is: A*B.
DSP Report: operator u_mdu/u_mul/tmp_o is absorbed into DSP u_mdu/u_mul/tmp_o.
DSP Report: operator u_mdu/u_mul/tmp_o is absorbed into DSP u_mdu/u_mul/tmp_o.
DSP Report: Generating DSP u_mdu/u_mul/tmp_o, operation Mode is: PCIN+A*B.
DSP Report: operator u_mdu/u_mul/tmp_o is absorbed into DSP u_mdu/u_mul/tmp_o.
DSP Report: operator u_mdu/u_mul/tmp_o is absorbed into DSP u_mdu/u_mul/tmp_o.
DSP Report: Generating DSP u_mdu/u_mul/tmp_o, operation Mode is: PCIN+A*B.
DSP Report: operator u_mdu/u_mul/tmp_o is absorbed into DSP u_mdu/u_mul/tmp_o.
DSP Report: operator u_mdu/u_mul/tmp_o is absorbed into DSP u_mdu/u_mul/tmp_o.
DSP Report: Generating DSP u_mdu/u_mul/tmp_o, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator u_mdu/u_mul/tmp_o is absorbed into DSP u_mdu/u_mul/tmp_o.
DSP Report: operator u_mdu/u_mul/tmp_o is absorbed into DSP u_mdu/u_mul/tmp_o.
DSP Report: Generating DSP u_mdu/u_mul/tmp_o, operation Mode is: A*B.
DSP Report: operator u_mdu/u_mul/tmp_o is absorbed into DSP u_mdu/u_mul/tmp_o.
DSP Report: operator u_mdu/u_mul/tmp_o is absorbed into DSP u_mdu/u_mul/tmp_o.
DSP Report: Generating DSP u_mdu/u_mul/tmp_o, operation Mode is: PCIN+A*B.
DSP Report: operator u_mdu/u_mul/tmp_o is absorbed into DSP u_mdu/u_mul/tmp_o.
DSP Report: operator u_mdu/u_mul/tmp_o is absorbed into DSP u_mdu/u_mul/tmp_o.
DSP Report: Generating DSP u_mdu/u_mul/tmp_o, operation Mode is: PCIN+A*B.
DSP Report: operator u_mdu/u_mul/tmp_o is absorbed into DSP u_mdu/u_mul/tmp_o.
DSP Report: operator u_mdu/u_mul/tmp_o is absorbed into DSP u_mdu/u_mul/tmp_o.
DSP Report: Generating DSP u_mdu/u_mul/tmp_o, operation Mode is: PCIN+A*B.
DSP Report: operator u_mdu/u_mul/tmp_o is absorbed into DSP u_mdu/u_mul/tmp_o.
DSP Report: operator u_mdu/u_mul/tmp_o is absorbed into DSP u_mdu/u_mul/tmp_o.
DSP Report: Generating DSP u_mdu/u_mul/tmp_o, operation Mode is: A*B.
DSP Report: operator u_mdu/u_mul/tmp_o is absorbed into DSP u_mdu/u_mul/tmp_o.
DSP Report: operator u_mdu/u_mul/tmp_o is absorbed into DSP u_mdu/u_mul/tmp_o.
DSP Report: Generating DSP u_mdu/u_mul/tmp_o, operation Mode is: PCIN+A*B.
DSP Report: operator u_mdu/u_mul/tmp_o is absorbed into DSP u_mdu/u_mul/tmp_o.
DSP Report: operator u_mdu/u_mul/tmp_o is absorbed into DSP u_mdu/u_mul/tmp_o.
DSP Report: Generating DSP u_mdu/u_mul/tmp_o, operation Mode is: PCIN+A*B.
DSP Report: operator u_mdu/u_mul/tmp_o is absorbed into DSP u_mdu/u_mul/tmp_o.
DSP Report: operator u_mdu/u_mul/tmp_o is absorbed into DSP u_mdu/u_mul/tmp_o.
DSP Report: Generating DSP u_mdu/u_mul/tmp_o, operation Mode is: PCIN+A*B.
DSP Report: operator u_mdu/u_mul/tmp_o is absorbed into DSP u_mdu/u_mul/tmp_o.
DSP Report: operator u_mdu/u_mul/tmp_o is absorbed into DSP u_mdu/u_mul/tmp_o.
DSP Report: Generating DSP u_mdu/u_mul/tmp_o, operation Mode is: A*B.
DSP Report: operator u_mdu/u_mul/tmp_o is absorbed into DSP u_mdu/u_mul/tmp_o.
DSP Report: operator u_mdu/u_mul/tmp_o is absorbed into DSP u_mdu/u_mul/tmp_o.
DSP Report: Generating DSP u_mdu/u_mul/tmp_o, operation Mode is: PCIN+A*B.
DSP Report: operator u_mdu/u_mul/tmp_o is absorbed into DSP u_mdu/u_mul/tmp_o.
DSP Report: operator u_mdu/u_mul/tmp_o is absorbed into DSP u_mdu/u_mul/tmp_o.
DSP Report: Generating DSP u_mdu/u_mul/tmp_o, operation Mode is: PCIN+A*B.
DSP Report: operator u_mdu/u_mul/tmp_o is absorbed into DSP u_mdu/u_mul/tmp_o.
DSP Report: operator u_mdu/u_mul/tmp_o is absorbed into DSP u_mdu/u_mul/tmp_o.
DSP Report: Generating DSP u_mdu/u_mul/tmp_o, operation Mode is: PCIN+A*B.
DSP Report: operator u_mdu/u_mul/tmp_o is absorbed into DSP u_mdu/u_mul/tmp_o.
DSP Report: operator u_mdu/u_mul/tmp_o is absorbed into DSP u_mdu/u_mul/tmp_o.
DSP Report: Generating DSP u_mdu/u_mul/tmp_o, operation Mode is: A*B.
DSP Report: operator u_mdu/u_mul/tmp_o is absorbed into DSP u_mdu/u_mul/tmp_o.
DSP Report: operator u_mdu/u_mul/tmp_o is absorbed into DSP u_mdu/u_mul/tmp_o.
DSP Report: Generating DSP u_mdu/u_mul/tmp_o, operation Mode is: PCIN+A*B.
DSP Report: operator u_mdu/u_mul/tmp_o is absorbed into DSP u_mdu/u_mul/tmp_o.
DSP Report: operator u_mdu/u_mul/tmp_o is absorbed into DSP u_mdu/u_mul/tmp_o.
DSP Report: Generating DSP u_mdu/u_mul/tmp_o, operation Mode is: PCIN+A*B.
DSP Report: operator u_mdu/u_mul/tmp_o is absorbed into DSP u_mdu/u_mul/tmp_o.
DSP Report: operator u_mdu/u_mul/tmp_o is absorbed into DSP u_mdu/u_mul/tmp_o.
DSP Report: Generating DSP u_mdu/u_mul/tmp_o, operation Mode is: PCIN+A*B.
DSP Report: operator u_mdu/u_mul/tmp_o is absorbed into DSP u_mdu/u_mul/tmp_o.
DSP Report: operator u_mdu/u_mul/tmp_o is absorbed into DSP u_mdu/u_mul/tmp_o.
DSP Report: Generating DSP u_mdu/u_mul/tmp_o, operation Mode is: A*B.
DSP Report: operator u_mdu/u_mul/tmp_o is absorbed into DSP u_mdu/u_mul/tmp_o.
DSP Report: operator u_mdu/u_mul/tmp_o is absorbed into DSP u_mdu/u_mul/tmp_o.
DSP Report: Generating DSP u_mdu/u_mul/tmp_o, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator u_mdu/u_mul/tmp_o is absorbed into DSP u_mdu/u_mul/tmp_o.
DSP Report: operator u_mdu/u_mul/tmp_o is absorbed into DSP u_mdu/u_mul/tmp_o.
DSP Report: Generating DSP u_mdu/u_mul/tmp_o, operation Mode is: PCIN+A*B.
DSP Report: operator u_mdu/u_mul/tmp_o is absorbed into DSP u_mdu/u_mul/tmp_o.
DSP Report: operator u_mdu/u_mul/tmp_o is absorbed into DSP u_mdu/u_mul/tmp_o.
DSP Report: Generating DSP u_mdu/u_mul/tmp_o, operation Mode is: PCIN+A*B.
DSP Report: operator u_mdu/u_mul/tmp_o is absorbed into DSP u_mdu/u_mul/tmp_o.
DSP Report: operator u_mdu/u_mul/tmp_o is absorbed into DSP u_mdu/u_mul/tmp_o.
DSP Report: Generating DSP u_mdu/u_mul/tmp_o, operation Mode is: A*B.
DSP Report: operator u_mdu/u_mul/tmp_o is absorbed into DSP u_mdu/u_mul/tmp_o.
DSP Report: operator u_mdu/u_mul/tmp_o is absorbed into DSP u_mdu/u_mul/tmp_o.
DSP Report: Generating DSP u_mdu/u_mul/tmp_o, operation Mode is: PCIN+A*B.
DSP Report: operator u_mdu/u_mul/tmp_o is absorbed into DSP u_mdu/u_mul/tmp_o.
DSP Report: operator u_mdu/u_mul/tmp_o is absorbed into DSP u_mdu/u_mul/tmp_o.
DSP Report: Generating DSP u_mdu/u_mul/tmp_o, operation Mode is: PCIN+A*B.
DSP Report: operator u_mdu/u_mul/tmp_o is absorbed into DSP u_mdu/u_mul/tmp_o.
DSP Report: operator u_mdu/u_mul/tmp_o is absorbed into DSP u_mdu/u_mul/tmp_o.
DSP Report: Generating DSP u_mdu/u_mul/tmp_o, operation Mode is: PCIN+A*B.
DSP Report: operator u_mdu/u_mul/tmp_o is absorbed into DSP u_mdu/u_mul/tmp_o.
DSP Report: operator u_mdu/u_mul/tmp_o is absorbed into DSP u_mdu/u_mul/tmp_o.
DSP Report: Generating DSP u_mdu/u_mul/tmp_o, operation Mode is: A*B.
DSP Report: operator u_mdu/u_mul/tmp_o is absorbed into DSP u_mdu/u_mul/tmp_o.
DSP Report: operator u_mdu/u_mul/tmp_o is absorbed into DSP u_mdu/u_mul/tmp_o.
DSP Report: Generating DSP u_mdu/u_mul/tmp_o, operation Mode is: PCIN+A*B.
DSP Report: operator u_mdu/u_mul/tmp_o is absorbed into DSP u_mdu/u_mul/tmp_o.
DSP Report: operator u_mdu/u_mul/tmp_o is absorbed into DSP u_mdu/u_mul/tmp_o.
DSP Report: Generating DSP u_mdu/u_mul/tmp_o, operation Mode is: PCIN+A*B.
DSP Report: operator u_mdu/u_mul/tmp_o is absorbed into DSP u_mdu/u_mul/tmp_o.
DSP Report: operator u_mdu/u_mul/tmp_o is absorbed into DSP u_mdu/u_mul/tmp_o.
DSP Report: Generating DSP u_mdu/u_mul/tmp_o, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator u_mdu/u_mul/tmp_o is absorbed into DSP u_mdu/u_mul/tmp_o.
DSP Report: operator u_mdu/u_mul/tmp_o is absorbed into DSP u_mdu/u_mul/tmp_o.
DSP Report: Generating DSP u_mdu/u_mul/tmp_o, operation Mode is: A*B.
DSP Report: operator u_mdu/u_mul/tmp_o is absorbed into DSP u_mdu/u_mul/tmp_o.
DSP Report: operator u_mdu/u_mul/tmp_o is absorbed into DSP u_mdu/u_mul/tmp_o.
DSP Report: Generating DSP u_mdu/u_mul/tmp_o, operation Mode is: PCIN+A*B.
DSP Report: operator u_mdu/u_mul/tmp_o is absorbed into DSP u_mdu/u_mul/tmp_o.
DSP Report: operator u_mdu/u_mul/tmp_o is absorbed into DSP u_mdu/u_mul/tmp_o.
DSP Report: Generating DSP u_mdu/u_mul/tmp_o, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator u_mdu/u_mul/tmp_o is absorbed into DSP u_mdu/u_mul/tmp_o.
DSP Report: operator u_mdu/u_mul/tmp_o is absorbed into DSP u_mdu/u_mul/tmp_o.
DSP Report: Generating DSP u_mdu/u_mul/tmp_o, operation Mode is: PCIN+A*B.
DSP Report: operator u_mdu/u_mul/tmp_o is absorbed into DSP u_mdu/u_mul/tmp_o.
DSP Report: operator u_mdu/u_mul/tmp_o is absorbed into DSP u_mdu/u_mul/tmp_o.
DSP Report: Generating DSP u_mdu/u_mul/tmp_o, operation Mode is: A*B.
DSP Report: operator u_mdu/u_mul/tmp_o is absorbed into DSP u_mdu/u_mul/tmp_o.
DSP Report: operator u_mdu/u_mul/tmp_o is absorbed into DSP u_mdu/u_mul/tmp_o.
DSP Report: Generating DSP u_mdu/u_mul/tmp_o, operation Mode is: PCIN+A*B.
DSP Report: operator u_mdu/u_mul/tmp_o is absorbed into DSP u_mdu/u_mul/tmp_o.
DSP Report: operator u_mdu/u_mul/tmp_o is absorbed into DSP u_mdu/u_mul/tmp_o.
DSP Report: Generating DSP u_mdu/u_mul/tmp_o, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator u_mdu/u_mul/tmp_o is absorbed into DSP u_mdu/u_mul/tmp_o.
DSP Report: operator u_mdu/u_mul/tmp_o is absorbed into DSP u_mdu/u_mul/tmp_o.
DSP Report: Generating DSP u_mdu/u_mul/tmp_o, operation Mode is: PCIN+A*B.
DSP Report: operator u_mdu/u_mul/tmp_o is absorbed into DSP u_mdu/u_mul/tmp_o.
DSP Report: operator u_mdu/u_mul/tmp_o is absorbed into DSP u_mdu/u_mul/tmp_o.
DSP Report: Generating DSP u_mdu/u_mul/tmp_o, operation Mode is: A*B.
DSP Report: operator u_mdu/u_mul/tmp_o is absorbed into DSP u_mdu/u_mul/tmp_o.
DSP Report: operator u_mdu/u_mul/tmp_o is absorbed into DSP u_mdu/u_mul/tmp_o.
DSP Report: Generating DSP u_mdu/u_mul/tmp_o, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator u_mdu/u_mul/tmp_o is absorbed into DSP u_mdu/u_mul/tmp_o.
DSP Report: operator u_mdu/u_mul/tmp_o is absorbed into DSP u_mdu/u_mul/tmp_o.
DSP Report: Generating DSP u_mdu/u_mul/tmp_o, operation Mode is: PCIN+A*B.
DSP Report: operator u_mdu/u_mul/tmp_o is absorbed into DSP u_mdu/u_mul/tmp_o.
DSP Report: operator u_mdu/u_mul/tmp_o is absorbed into DSP u_mdu/u_mul/tmp_o.
DSP Report: Generating DSP u_mdu/u_mul/tmp_o, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator u_mdu/u_mul/tmp_o is absorbed into DSP u_mdu/u_mul/tmp_o.
DSP Report: operator u_mdu/u_mul/tmp_o is absorbed into DSP u_mdu/u_mul/tmp_o.
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5545] ROM "int_prior" won't be mapped to RAM because address size (26) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "int_prior" won't be mapped to RAM because address size (26) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "int_type" won't be mapped to RAM because address size (26) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "int_pol" won't be mapped to RAM because address size (26) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "int_en" won't be mapped to RAM because address size (26) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "threshold" won't be mapped to RAM because address size (26) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "int_prior" won't be mapped to RAM because address size (26) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "int_prior" won't be mapped to RAM because address size (26) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "int_prior" won't be mapped to RAM because address size (26) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "int_prior" won't be mapped to RAM because address size (26) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "int_prior" won't be mapped to RAM because address size (26) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "int_prior" won't be mapped to RAM because address size (26) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "int_prior" won't be mapped to RAM because address size (26) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "int_prior" won't be mapped to RAM because address size (26) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "int_prior" won't be mapped to RAM because address size (26) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "int_prior" won't be mapped to RAM because address size (26) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "int_prior" won't be mapped to RAM because address size (26) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "int_prior" won't be mapped to RAM because address size (26) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "int_prior" won't be mapped to RAM because address size (26) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "int_prior" won't be mapped to RAM because address size (26) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "int_prior" won't be mapped to RAM because address size (26) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "int_prior" won't be mapped to RAM because address size (26) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "int_prior" won't be mapped to RAM because address size (26) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "int_prior" won't be mapped to RAM because address size (26) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "int_prior" won't be mapped to RAM because address size (26) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "int_prior" won't be mapped to RAM because address size (26) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "int_prior" won't be mapped to RAM because address size (26) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "int_prior" won't be mapped to RAM because address size (26) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "int_prior" won't be mapped to RAM because address size (26) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "int_prior" won't be mapped to RAM because address size (26) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "int_prior" won't be mapped to RAM because address size (26) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "int_prior" won't be mapped to RAM because address size (26) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "int_prior" won't be mapped to RAM because address size (26) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "int_prior" won't be mapped to RAM because address size (26) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "int_prior" won't be mapped to RAM because address size (26) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "threshold" won't be mapped to RAM because address size (26) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "int_en" won't be mapped to RAM because address size (26) is larger than maximum supported(25)
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:10 ; elapsed = 00:05:41 . Memory (MB): peak = 2138.125 ; gain = 774.406 ; free physical = 321 ; free virtual = 4806
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+--------------+---------------+----------------+
|Module Name | RTL Object   | Depth x Width | Implemented As | 
+------------+--------------+---------------+----------------+
|dec         | rs1_zero_sel | 32x1          | LUT            | 
+------------+--------------+---------------+----------------+


Block RAM: Preliminary Mapping  Report (see note below)
+----------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name     | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+----------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|sram128x64:     | memory_reg | 128 x 64(READ_FIRST)   | W |   | 128 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|sram128x64:     | memory_reg | 128 x 64(READ_FIRST)   | W |   | 128 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|sram128x64:     | memory_reg | 128 x 64(READ_FIRST)   | W |   | 128 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|sram128x64:     | memory_reg | 128 x 64(READ_FIRST)   | W |   | 128 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|sram64x22:      | memory_reg | 64 x 22(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|sram64x128:     | memory_reg | 64 x 128(READ_FIRST)   | W |   | 64 x 128(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|sram64x22:      | memory_reg | 64 x 22(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|sram64x22:      | memory_reg | 64 x 22(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|sram64x128:     | memory_reg | 64 x 128(READ_FIRST)   | W |   | 64 x 128(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|sram64x22:      | memory_reg | 64 x 22(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|sram512x32:     | memory_reg | 512 x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|sram512x32:     | memory_reg | 512 x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|dap_rdata_fifo: | fifo_reg   | 64 x 32(NO_CHANGE)     | W |   | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|rom32x2048:     | byte_0_reg | 2 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|rom32x2048:     | byte_1_reg | 2 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|rom32x2048:     | byte_2_reg | 2 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|rom32x2048:     | byte_3_reg | 2 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|sram:           | memory_reg | 32 K x 32(READ_FIRST)  | W |   | 32 K x 32(WRITE_FIRST) |   | R | Port A and B     | 0      | 32     | 
+----------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping  Report (see note below)
+---------------+-----------------------+-----------+----------------------+---------------+
|Module Name    | RTL Object            | Inference | Size (Depth x Width) | Primitives    | 
+---------------+-----------------------+-----------+----------------------+---------------+
|insti_12/u_dap | u_wdata_fifo/fifo_reg | Implied   | 64 x 32              | RAM64M x 11   | 
+---------------+-----------------------+-----------+----------------------+---------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping  Report (see note below)
+-------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name  | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|cpu_top__GB2 | A*B            | 18     | 10     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|cpu_top__GB2 | (PCIN>>17)+A*B | 18     | 10     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|cpu_top__GB2 | PCIN+A*B       | 18     | 10     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|cpu_top__GB2 | (PCIN>>17)+A*B | 10     | 10     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|cpu_top__GB2 | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|cpu_top__GB2 | PCIN+A*B       | 18     | 10     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|cpu_top__GB2 | (PCIN>>17)+A*B | 18     | 10     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|cpu_top__GB2 | PCIN+A*B       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|cpu_top__GB2 | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|cpu_top__GB2 | PCIN+A*B       | 18     | 10     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|cpu_top__GB2 | (PCIN>>17)+A*B | 18     | 10     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|cpu_top__GB2 | PCIN+A*B       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|cpu_top__GB2 | A*B            | 18     | 10     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|cpu_top__GB2 | (PCIN>>17)+A*B | 18     | 10     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|cpu_top__GB2 | PCIN+A*B       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|cpu_top__GB2 | PCIN+A*B       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|cpu_top__GB2 | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|cpu_top__GB2 | PCIN+A*B       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|cpu_top__GB2 | PCIN+A*B       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|cpu_top__GB2 | PCIN+A*B       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|cpu_top__GB2 | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|cpu_top__GB2 | PCIN+A*B       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|cpu_top__GB2 | PCIN+A*B       | 18     | 10     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|cpu_top__GB2 | (PCIN>>17)+A*B | 18     | 10     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|cpu_top__GB2 | A*B            | 18     | 10     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|cpu_top__GB2 | PCIN+A*B       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|cpu_top__GB2 | PCIN+A*B       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|cpu_top__GB2 | PCIN+A*B       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|cpu_top__GB2 | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|cpu_top__GB2 | PCIN+A*B       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|cpu_top__GB2 | PCIN+A*B       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|cpu_top__GB2 | PCIN+A*B       | 18     | 10     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|cpu_top__GB2 | A*B            | 18     | 10     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|cpu_top__GB2 | PCIN+A*B       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|cpu_top__GB2 | PCIN+A*B       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|cpu_top__GB2 | PCIN+A*B       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|cpu_top__GB2 | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|cpu_top__GB2 | PCIN+A*B       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|cpu_top__GB2 | PCIN+A*B       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|cpu_top__GB2 | PCIN+A*B       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|cpu_top__GB2 | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|cpu_top__GB2 | (PCIN>>17)+A*B | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|cpu_top__GB2 | PCIN+A*B       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|cpu_top__GB2 | PCIN+A*B       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|cpu_top__GB2 | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|cpu_top__GB2 | PCIN+A*B       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|cpu_top__GB2 | PCIN+A*B       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|cpu_top__GB2 | PCIN+A*B       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|cpu_top__GB2 | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|cpu_top__GB2 | PCIN+A*B       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|cpu_top__GB2 | PCIN+A*B       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|cpu_top__GB2 | (PCIN>>17)+A*B | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|cpu_top__GB2 | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|cpu_top__GB2 | PCIN+A*B       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|cpu_top__GB2 | (PCIN>>17)+A*B | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|cpu_top__GB2 | PCIN+A*B       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|cpu_top__GB2 | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|cpu_top__GB2 | PCIN+A*B       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|cpu_top__GB2 | (PCIN>>17)+A*B | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|cpu_top__GB2 | PCIN+A*B       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|cpu_top__GB2 | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|cpu_top__GB2 | (PCIN>>17)+A*B | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|cpu_top__GB2 | PCIN+A*B       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|cpu_top__GB2 | (PCIN>>17)+A*B | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+-------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:10850]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:10851]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:10850]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:10851]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:10850]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:10851]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:10851]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:10850]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:10850]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:10851]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:10850]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:10851]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:10850]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:10851]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:10850]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:10851]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:10850]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:10851]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:10850]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:10851]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:10850]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:10851]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:10850]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:10851]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:10850]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:10851]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:10850]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:10851]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:10850]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:10851]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:10850]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:10851]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:10850]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:10851]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:10850]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:10851]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:10850]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:10851]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:10850]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:10851]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:10850]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:10851]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:10850]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:10851]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:10850]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:10851]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:10850]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:10851]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:10850]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:10851]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:10850]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:10851]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:10850]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:10851]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:10850]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:10851]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:10850]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:10851]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:10850]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:10851]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:10850]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:10851]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:10850]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:10851]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:10850]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:10851]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:10850]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:10851]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:10850]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:10851]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:10850]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:10851]
INFO: [Synth 8-6837] The timing for the instance insti_8/u_dbgmon/u_sram_0/i_3/memory_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance insti_8/u_dbgmon/u_sram_1/i_3/memory_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance insti_8/u_dbgmon/u_sram_2/i_3/memory_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance insti_8/u_dbgmon/u_sram_3/i_3/memory_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance insti_9/u_l1dc/i_0/u_tagram/memory_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance insti_9/u_l1dc/i_0/u_tagram/memory_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance insti_9/u_l1dc/u_dataram/i_3/memory_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance insti_9/u_l1dc/u_dataram/i_3/memory_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance insti_9/u_l1dc/i_2/u_sfram/memory_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance insti_9/u_l1dc/i_2/u_sfram/memory_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance insti_10/u_l1ic/i_0/u_tagram/memory_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance insti_10/u_l1ic/i_0/u_tagram/memory_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance insti_10/u_l1ic/u_dataram/i_3/memory_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance insti_10/u_l1ic/u_dataram/i_3/memory_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance insti_10/u_l1ic/i_2/u_sfram/memory_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance insti_10/u_l1ic/i_2/u_sfram/memory_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance insti_11/u_peri/u_mac/i_59/u_rx_ram/memory_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance insti_11/u_peri/u_mac/i_59/u_rx_ram/memory_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance insti_11/u_peri/u_mac/i_60/u_tx_ram/memory_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance insti_11/u_peri/u_mac/i_60/u_tx_ram/memory_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance insti_12/u_dap/i_6/u_rdata_rdata_fifo/fifo_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance insti_12/u_bromi_0/u_brom/byte_0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance insti_12/u_bromi_1/u_brom/byte_1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance insti_12/u_bromi_2/u_brom/byte_2_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance insti_12/u_bromi_3/u_brom/byte_3_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance insti_12/i_4/u_sram/memory_reg_0_0_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance insti_12/i_4/u_sram/memory_reg_0_0_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance insti_12/i_4/u_sram/memory_reg_0_0_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance insti_12/i_4/u_sram/memory_reg_0_0_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance insti_12/i_4/u_sram/memory_reg_0_0_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance insti_12/i_4/u_sram/memory_reg_0_0_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance insti_12/i_4/u_sram/memory_reg_0_0_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance insti_12/i_4/u_sram/memory_reg_0_0_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance insti_12/i_4/u_sram/memory_reg_1_0_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance insti_12/i_4/u_sram/memory_reg_1_0_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance insti_12/i_4/u_sram/memory_reg_1_0_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance insti_12/i_4/u_sram/memory_reg_1_0_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance insti_12/i_4/u_sram/memory_reg_1_0_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance insti_12/i_4/u_sram/memory_reg_1_0_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance insti_12/i_4/u_sram/memory_reg_1_0_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance insti_12/i_4/u_sram/memory_reg_1_0_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance insti_12/i_4/u_sram/memory_reg_2_0_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance insti_12/i_4/u_sram/memory_reg_2_0_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance insti_12/i_4/u_sram/memory_reg_2_0_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance insti_12/i_4/u_sram/memory_reg_2_0_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance insti_12/i_4/u_sram/memory_reg_2_0_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance insti_12/i_4/u_sram/memory_reg_2_0_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance insti_12/i_4/u_sram/memory_reg_2_0_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance insti_12/i_4/u_sram/memory_reg_2_0_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance insti_12/i_4/u_sram/memory_reg_3_0_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance insti_12/i_4/u_sram/memory_reg_3_0_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance insti_12/i_4/u_sram/memory_reg_3_0_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance insti_12/i_4/u_sram/memory_reg_3_0_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance insti_12/i_4/u_sram/memory_reg_3_0_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance insti_12/i_4/u_sram/memory_reg_3_0_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance insti_12/i_4/u_sram/memory_reg_3_0_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance insti_12/i_4/u_sram/memory_reg_3_0_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+------+---------------+------------+----------+
|      |RTL Partition  |Replication |Instances |
+------+---------------+------------+----------+
|1     |cpu_top__GB0   |           1|     21787|
|2     |cpu_top__GB1   |           1|      8508|
|3     |cpu_top__GB2   |           1|     11789|
|4     |cpu_top__GB3   |           1|     12019|
|5     |mpu__GBM0      |           2|     15175|
|6     |mpu__GBM1      |           2|      3469|
|7     |cpu_wrap__GCB0 |           1|     13847|
|8     |cpu_wrap__GCB1 |           1|      6005|
|9     |cpu_wrap__GCB2 |           1|      5755|
|10    |cpu_wrap__GCB3 |           1|     14160|
|11    |cpu_wrap__GCB4 |           1|      5322|
|12    |cpu_wrap__GCB5 |           1|     21292|
+------+---------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:20 ; elapsed = 00:05:51 . Memory (MB): peak = 2138.125 ; gain = 774.406 ; free physical = 156 ; free virtual = 4691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:31 ; elapsed = 00:06:02 . Memory (MB): peak = 2138.125 ; gain = 774.406 ; free physical = 144 ; free virtual = 4679
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+----------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name     | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+----------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|sram128x64:     | memory_reg | 128 x 64(READ_FIRST)   | W |   | 128 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|sram128x64:     | memory_reg | 128 x 64(READ_FIRST)   | W |   | 128 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|sram128x64:     | memory_reg | 128 x 64(READ_FIRST)   | W |   | 128 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|sram128x64:     | memory_reg | 128 x 64(READ_FIRST)   | W |   | 128 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|sram64x22:      | memory_reg | 64 x 22(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|sram64x128:     | memory_reg | 64 x 128(READ_FIRST)   | W |   | 64 x 128(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|sram64x22:      | memory_reg | 64 x 22(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|sram64x22:      | memory_reg | 64 x 22(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|sram64x128:     | memory_reg | 64 x 128(READ_FIRST)   | W |   | 64 x 128(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|sram64x22:      | memory_reg | 64 x 22(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|sram512x32:     | memory_reg | 512 x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|sram512x32:     | memory_reg | 512 x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|dap_rdata_fifo: | fifo_reg   | 64 x 32(NO_CHANGE)     | W |   | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|rom32x2048:     | byte_0_reg | 2 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|rom32x2048:     | byte_1_reg | 2 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|rom32x2048:     | byte_2_reg | 2 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|rom32x2048:     | byte_3_reg | 2 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|sram:           | memory_reg | 32 K x 32(READ_FIRST)  | W |   | 32 K x 32(WRITE_FIRST) |   | R | Port A and B     | 0      | 32     | 
+----------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping  Report
+---------------+-----------------------+-----------+----------------------+---------------+
|Module Name    | RTL Object            | Inference | Size (Depth x Width) | Primitives    | 
+---------------+-----------------------+-----------+----------------------+---------------+
|insti_12/u_dap | u_wdata_fifo/fifo_reg | Implied   | 64 x 32              | RAM64M x 11   | 
+---------------+-----------------------+-----------+----------------------+---------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------+------------+----------+
|      |RTL Partition  |Replication |Instances |
+------+---------------+------------+----------+
|1     |cpu_top__GB0   |           1|     21388|
|2     |cpu_top__GB1   |           1|      8508|
|3     |cpu_top__GB2   |           1|     11757|
|4     |cpu_top__GB3   |           1|     11434|
|5     |mpu__GBM0      |           1|     13821|
|6     |mpu__GBM1      |           1|      3465|
|7     |cpu_wrap__GCB0 |           1|     12658|
|8     |cpu_wrap__GCB1 |           1|      6005|
|9     |cpu_wrap__GCB2 |           1|      5755|
|10    |cpu_wrap__GCB3 |           1|     14018|
|11    |cpu_wrap__GCB4 |           1|      5155|
|12    |cpu_wrap__GCB5 |           1|     21292|
|13    |mpu__GBM1__1   |           1|      3466|
|14    |mpu__GBM0__1   |           1|     13852|
+------+---------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance insti_9/u_l1dc/u_tagram/memory_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance insti_9/u_l1dc/u_tagram/memory_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance insti_9/u_l1dc/u_dataram/memory_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance insti_9/u_l1dc/u_dataram/memory_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance insti_9/u_l1dc/u_sfram/memory_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance insti_9/u_l1dc/u_sfram/memory_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance insti_10/u_l1ic/u_tagram/memory_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance insti_10/u_l1ic/u_tagram/memory_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance insti_10/u_l1ic/u_dataram/memory_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance insti_10/u_l1ic/u_dataram/memory_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance insti_10/u_l1ic/u_sfram/memory_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance insti_10/u_l1ic/u_sfram/memory_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance insti_12/u_dap/u_rdata_rdata_fifo/fifo_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance insti_12/u_brom/byte_0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance insti_12/u_brom/byte_1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance insti_12/u_brom/byte_2_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance insti_12/u_brom/byte_3_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance insti_12/u_sram/memory_reg_0_0_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance insti_12/u_sram/memory_reg_0_0_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance insti_12/u_sram/memory_reg_0_0_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance insti_12/u_sram/memory_reg_0_0_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance insti_12/u_sram/memory_reg_0_0_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance insti_12/u_sram/memory_reg_0_0_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance insti_12/u_sram/memory_reg_0_0_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance insti_12/u_sram/memory_reg_0_0_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance insti_12/u_sram/memory_reg_1_0_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance insti_12/u_sram/memory_reg_1_0_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance insti_12/u_sram/memory_reg_1_0_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance insti_12/u_sram/memory_reg_1_0_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance insti_12/u_sram/memory_reg_1_0_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance insti_12/u_sram/memory_reg_1_0_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance insti_12/u_sram/memory_reg_1_0_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance insti_12/u_sram/memory_reg_1_0_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance insti_12/u_sram/memory_reg_2_0_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance insti_12/u_sram/memory_reg_2_0_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance insti_12/u_sram/memory_reg_2_0_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance insti_12/u_sram/memory_reg_2_0_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance insti_12/u_sram/memory_reg_2_0_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance insti_12/u_sram/memory_reg_2_0_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance insti_12/u_sram/memory_reg_2_0_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance insti_12/u_sram/memory_reg_2_0_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance insti_12/u_sram/memory_reg_3_0_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance insti_12/u_sram/memory_reg_3_0_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-6837' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:10863]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:10863]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:10863]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:10863]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:10863]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:10863]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:10863]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:10863]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:10863]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:10850]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:10851]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:10850]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:10851]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:10850]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:10851]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:10851]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:10850]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:10850]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:10851]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:10850]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:10851]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:10850]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:10851]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:10850]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:10851]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:10850]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:10851]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/yutong/RISC-V_SoC/vivado/soc/soc.srcs/sources_1/bd/soc/ipshared/9d87/src/cpu_wrap_nodef.all.sv:10850]
INFO: [Common 17-14] Message 'Synth 8-5844' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:40 ; elapsed = 00:07:06 . Memory (MB): peak = 2146.129 ; gain = 782.410 ; free physical = 291 ; free virtual = 4065
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------+------------+----------+
|      |RTL Partition  |Replication |Instances |
+------+---------------+------------+----------+
|1     |cpu_top__GB0   |           1|     10515|
|2     |cpu_top__GB1   |           1|      4688|
|3     |cpu_top__GB2   |           1|      4580|
|4     |cpu_top__GB3   |           1|      5875|
|5     |mpu__GBM0      |           1|      4746|
|6     |mpu__GBM1      |           1|      1500|
|7     |cpu_wrap__GCB0 |           1|      5817|
|8     |cpu_wrap__GCB1 |           1|      3445|
|9     |cpu_wrap__GCB2 |           1|      3303|
|10    |cpu_wrap__GCB3 |           1|      7278|
|11    |cpu_wrap__GCB4 |           1|      2663|
|12    |cpu_wrap__GCB5 |           1|      8326|
|13    |mpu__GBM1__1   |           1|      1501|
|14    |mpu__GBM0__1   |           1|      4755|
+------+---------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5365] Flop inst/u_rgu/srstn_reg is being inverted and renamed to inst/u_rgu/srstn_reg_inv.
INFO: [Synth 8-5365] Flop inst/u_peri/u_spi_core/u_dma/src_burst_byte_reg[4] is being inverted and renamed to inst/u_peri/u_spi_core/u_dma/src_burst_byte_reg[4]_inv.
INFO: [Synth 8-5365] Flop inst/u_peri/u_spi_core/u_dma/src_burst_byte_reg[3] is being inverted and renamed to inst/u_peri/u_spi_core/u_dma/src_burst_byte_reg[3]_inv.
INFO: [Synth 8-6064] Net \inst/byte_1 [3] is driving 32 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-6064] Net \inst/byte_1 [2] is driving 32 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-6064] Net \inst/byte_1 [1] is driving 32 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-6064] Net \inst/byte_1 [0] is driving 32 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-6064] Net n_0_48333 is driving 32 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-6064] Net \inst/addr_1 [12] is driving 36 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-6064] Net \inst/addr_1 [13] is driving 36 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-6064] Net \inst/addr_1 [14] is driving 36 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-6064] Net \inst/addr_1 [15] is driving 36 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-6064] Net \inst/addr_1 [8] is driving 36 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-6064] Net \inst/addr_1 [9] is driving 36 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-6064] Net \inst/addr_1 [10] is driving 36 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-6064] Net \inst/addr_1 [11] is driving 36 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-6064] Net \inst/addr_1 [4] is driving 36 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-6064] Net \inst/addr_1 [5] is driving 36 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-6064] Net \inst/addr_1 [6] is driving 36 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-6064] Net \inst/addr_1 [7] is driving 36 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-6064] Net \inst/addr_1 [2] is driving 36 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-6064] Net \inst/addr_1 [3] is driving 36 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-6064] Net \inst/addr_1 [16] is driving 36 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-6064] Net \inst/u_cpu_top/u_mdu/u_mul/src2_ext_reg[101]_rep_n_0  is driving 89 big block pins (URAM, BRAM and DSP loads). Created 9 replicas of its driver. 
INFO: [Synth 8-6064] Net \inst/u_cpu_top/src2_ext [101] is driving 93 big block pins (URAM, BRAM and DSP loads). Created 10 replicas of its driver. 
INFO: [Synth 8-6064] Net \inst/u_cpu_top/u_mdu/u_mul/src1_ext_reg[67]_rep__0_n_0  is driving 119 big block pins (URAM, BRAM and DSP loads). Created 12 replicas of its driver. 
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:51 ; elapsed = 00:07:18 . Memory (MB): peak = 2146.129 ; gain = 782.410 ; free physical = 224 ; free virtual = 4043
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:52 ; elapsed = 00:07:18 . Memory (MB): peak = 2146.129 ; gain = 782.410 ; free physical = 224 ; free virtual = 4043
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:59 ; elapsed = 00:07:25 . Memory (MB): peak = 2146.129 ; gain = 782.410 ; free physical = 235 ; free virtual = 4055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:59 ; elapsed = 00:07:25 . Memory (MB): peak = 2146.129 ; gain = 782.410 ; free physical = 235 ; free virtual = 4055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:01 ; elapsed = 00:07:27 . Memory (MB): peak = 2146.129 ; gain = 782.410 ; free physical = 235 ; free virtual = 4055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:03:01 ; elapsed = 00:07:27 . Memory (MB): peak = 2146.129 ; gain = 782.410 ; free physical = 235 ; free virtual = 4055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |CARRY4     |  2868|
|2     |DSP48E1    |    27|
|3     |DSP48E1_1  |     9|
|4     |LUT1       |   470|
|5     |LUT2       |  4055|
|6     |LUT3       |  5807|
|7     |LUT4       | 11081|
|8     |LUT5       |  6539|
|9     |LUT6       | 15922|
|10    |MUXF7      |  1760|
|11    |MUXF8      |   230|
|12    |RAM64M     |    11|
|13    |RAMB18E1   |     6|
|14    |RAMB18E1_1 |     1|
|15    |RAMB18E1_2 |     4|
|16    |RAMB36E1   |     8|
|17    |RAMB36E1_1 |    32|
|18    |FDCE       | 19761|
|19    |FDPE       |   172|
|20    |FDRE       |   462|
|21    |LD         |     1|
+------+-----------+------+

Report Instance Areas: 
+------+----------------------------------+-------------------------------+------+
|      |Instance                          |Module                         |Cells |
+------+----------------------------------+-------------------------------+------+
|1     |top                               |                               | 69226|
|2     |  inst                            |cpu_wrap                       | 69221|
|3     |    u_iommu_ddr                   |iommu_ddr                      |    16|
|4     |    u_brom                        |rom32x2048                     |     4|
|5     |    u_cfgreg                      |cfgreg                         |   211|
|6     |    u_cpu_top                     |cpu_top                        | 34372|
|7     |      u_clkmnt                    |clkmnt                         |     5|
|8     |        u_cg                      |CG                             |     4|
|9     |      u_dpu                       |dpu                            |  1339|
|10    |      u_idu                       |idu                            |  5641|
|11    |        u_rfu                     |rfu                            |  5641|
|12    |      u_ifu                       |ifu                            |  2312|
|13    |        u_pfu                     |pfu                            |  2247|
|14    |          u_btb                   |btb                            |  1150|
|15    |      u_mdu                       |mdu                            |  3359|
|16    |        u_div                     |div                            |  2488|
|17    |        u_mul                     |mul                            |   871|
|18    |      u_mmu_csr                   |mmu_csr                        |   133|
|19    |      u_mpu_csr                   |mpu_csr                        | 13000|
|20    |      u_pmu                       |pmu                            |   511|
|21    |      u_sru                       |sru                            |  2872|
|22    |      u_sync_srstn                |resetn_synchronizer_55         |     4|
|23    |      u_sync_xrstn                |resetn_synchronizer_56         |     3|
|24    |    u_dap                         |dap                            |  2260|
|25    |      u_apb_ap                    |apb_ap                         |   374|
|26    |        u_apb_rx                  |apb_rx                         |   186|
|27    |        u_mem_ap                  |mem_ap_54                      |   188|
|28    |      u_axi_ap                    |axi_ap                         |   871|
|29    |        u_axi_rx                  |axi_rx                         |   574|
|30    |        u_mem_ap                  |mem_ap                         |   291|
|31    |        u_resetn_sync             |resetn_synchronizer_53         |     6|
|32    |      u_jtag_dp                   |jtag_dp                        |   544|
|33    |      u_rdata_rdata_fifo          |dap_rdata_fifo                 |    32|
|34    |        u_rst_sync_0              |resetn_synchronizer_51         |     3|
|35    |        u_rst_sync_1              |resetn_synchronizer_52         |     3|
|36    |      u_resp_fifo                 |dap_resp_fifo                  |   380|
|37    |      u_wdata_fifo                |dap_wdata_fifo                 |    51|
|38    |        u_rst_sync_0              |resetn_synchronizer_49         |     3|
|39    |        u_rst_sync_1              |resetn_synchronizer_50         |     3|
|40    |    u_dbg_apb_arb_2to1            |apb_2to1_mux                   |   122|
|41    |    u_dbg_axi_arb_2to1            |dbg_axi_arb_2to1               |   198|
|42    |      u_axi_2to1_mux              |axi_2to1_mux_id8               |   198|
|43    |        u_axi_arbitrator          |axi_arbitrator_2s_id8          |   166|
|44    |    u_dbgapb                      |dbgapb                         |  1321|
|45    |    u_dbgmon                      |dbgmon                         |  1290|
|46    |      u_sram_0                    |sram128x64                     |     1|
|47    |      u_sram_1                    |sram128x64_46                  |    33|
|48    |      u_sram_2                    |sram128x64_47                  |     1|
|49    |      u_sram_3                    |sram128x64_48                  |    74|
|50    |    u_dmmu                        |mmu__parameterized0            |  4812|
|51    |      u_tlb                       |tlb_45                         |  3848|
|52    |    u_dmpu                        |mpu                            |     5|
|53    |    u_immu                        |mmu                            |  4329|
|54    |      u_tlb                       |tlb                            |  3518|
|55    |    u_impu                        |mpu_0                          |     5|
|56    |    u_intc                        |intc                           |  6532|
|57    |      u_clint                     |clint                          |   138|
|58    |      u_plic                      |plic                           |  6394|
|59    |        \g_gateway[10].u_gateway  |gateway                        |    46|
|60    |        \g_gateway[11].u_gateway  |gateway_15                     |   226|
|61    |        \g_gateway[12].u_gateway  |gateway_16                     |    47|
|62    |        \g_gateway[13].u_gateway  |gateway_17                     |   152|
|63    |        \g_gateway[14].u_gateway  |gateway_18                     |    47|
|64    |        \g_gateway[15].u_gateway  |gateway_19                     |   333|
|65    |        \g_gateway[16].u_gateway  |gateway_20                     |    47|
|66    |        \g_gateway[17].u_gateway  |gateway_21                     |   149|
|67    |        \g_gateway[18].u_gateway  |gateway_22                     |    47|
|68    |        \g_gateway[19].u_gateway  |gateway_23                     |   225|
|69    |        \g_gateway[1].u_gateway   |gateway_24                     |    61|
|70    |        \g_gateway[20].u_gateway  |gateway_25                     |    47|
|71    |        \g_gateway[21].u_gateway  |gateway_26                     |   150|
|72    |        \g_gateway[22].u_gateway  |gateway_27                     |    49|
|73    |        \g_gateway[23].u_gateway  |gateway_28                     |   329|
|74    |        \g_gateway[24].u_gateway  |gateway_29                     |    48|
|75    |        \g_gateway[25].u_gateway  |gateway_30                     |   150|
|76    |        \g_gateway[26].u_gateway  |gateway_31                     |    48|
|77    |        \g_gateway[27].u_gateway  |gateway_32                     |   225|
|78    |        \g_gateway[28].u_gateway  |gateway_33                     |    50|
|79    |        \g_gateway[29].u_gateway  |gateway_34                     |   150|
|80    |        \g_gateway[2].u_gateway   |gateway_35                     |    73|
|81    |        \g_gateway[30].u_gateway  |gateway_36                     |    47|
|82    |        \g_gateway[31].u_gateway  |gateway_37                     |   332|
|83    |        \g_gateway[3].u_gateway   |gateway_38                     |   361|
|84    |        \g_gateway[4].u_gateway   |gateway_39                     |    47|
|85    |        \g_gateway[5].u_gateway   |gateway_40                     |   153|
|86    |        \g_gateway[6].u_gateway   |gateway_41                     |    46|
|87    |        \g_gateway[7].u_gateway   |gateway_42                     |   284|
|88    |        \g_gateway[8].u_gateway   |gateway_43                     |    48|
|89    |        \g_gateway[9].u_gateway   |gateway_44                     |   149|
|90    |    u_l1dc                        |l1c__parameterized0            |   905|
|91    |      u_dataram                   |sram64x128_12                  |   307|
|92    |      u_sfram                     |sram64x22_13                   |    87|
|93    |      u_tagram                    |sram64x22_14                   |    36|
|94    |    u_l1ic                        |l1c                            |   696|
|95    |      u_dataram                   |sram64x128                     |   155|
|96    |      u_sfram                     |sram64x22                      |   123|
|97    |      u_tagram                    |sram64x22_11                   |    28|
|98    |    u_marb                        |marb                           |  4883|
|99    |      u_axi2apb_m2                |axi2apb_bridge                 |  1365|
|100   |      u_axi2apb_m3                |axi2apb_bridge__parameterized0 |   380|
|101   |      u_axi2mem0                  |axi2mem_bridge                 |   138|
|102   |      u_axi2mem1                  |axi2mem_bridge__parameterized0 |   244|
|103   |      u_axi_5to5_biu              |axi_5to5_biu                   |  2756|
|104   |        u_axi_slice               |axi_slice                      |  2217|
|105   |        u_dec                     |axi_1to5_dec                   |   328|
|106   |          u_axi_dfslv             |axi_dfslv                      |    53|
|107   |          u_b_fifo                |axi_dec_fifo                   |    83|
|108   |          u_r_fifo                |axi_dec_fifo_10                |   179|
|109   |        u_mux                     |axi_5to1_mux                   |   211|
|110   |          u_axi_arbitrator        |axi_arbitrator_5s              |   211|
|111   |    u_peri                        |peri                           |  6150|
|112   |      u_mac                       |mac                            |  1232|
|113   |        u_mac_afifo_rx            |mac_afifo                      |   187|
|114   |        u_mac_afifo_tx            |mac_afifo_6                    |   148|
|115   |        u_mac_rmii_intf           |mac_rmii_intf                  |   250|
|116   |          u_rx_mac_crc32          |mac_crc32                      |    61|
|117   |          u_tx_mac_crc32          |mac_crc32_9                    |    57|
|118   |        u_rx_len_fifo             |mac_fifo                       |   333|
|119   |        u_rx_ram                  |sram512x32                     |     6|
|120   |        u_sync_rstn               |resetn_synchronizer_7          |     6|
|121   |        u_tx_ram                  |sram512x32_8                   |    12|
|122   |      u_spi_core                  |spi_core                       |  4084|
|123   |        u_dma                     |dma                            |  3858|
|124   |          u_dma_fifo_1            |dma_fifo                       |  1339|
|125   |          u_dma_fifo_2            |dma_fifo_5                     |  1213|
|126   |        u_spi                     |spi                            |   226|
|127   |      u_uart                      |uart                           |   834|
|128   |        u_rx_ctrl                 |rx_ctrl                        |   152|
|129   |        u_rx_fifo                 |uart_fifo                      |   240|
|130   |        u_tx_ctrl                 |tx_ctrl                        |   148|
|131   |        u_tx_fifo                 |uart_fifo_4                    |   236|
|132   |    u_peri_axi_arb_2to1           |peri_axi_arb_2to1              |    32|
|133   |      u_axi_2to1_mux              |axi_2to1_mux_id9               |    32|
|134   |        u_axi_arbitrator          |axi_arbitrator_2s_id9          |    32|
|135   |    u_rgu                         |rgu                            |    38|
|136   |    u_scu                         |scu                            |   320|
|137   |      u_m0_fifo                   |scu_fifo                       |   161|
|138   |      u_m1_fifo                   |scu_fifo_3                     |   159|
|139   |    u_sram                        |sram                           |    32|
|140   |    u_systimer                    |systimer                       |   567|
|141   |      u_bin2gray_32k              |bin2gray                       |    63|
|142   |      u_gray2bin                  |gray2bin                       |    77|
|143   |      u_gray2bin_32k              |gray2bin_1                     |    79|
|144   |      u_rst_sync_32k              |resetn_synchronizer            |     2|
|145   |      u_rst_sync_sys              |resetn_synchronizer_2          |     4|
|146   |    u_xmon                        |xmon                           |   112|
+------+----------------------------------+-------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:03:01 ; elapsed = 00:07:27 . Memory (MB): peak = 2146.129 ; gain = 782.410 ; free physical = 235 ; free virtual = 4055
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 403 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:41 ; elapsed = 00:06:51 . Memory (MB): peak = 2146.129 ; gain = 331.277 ; free physical = 3113 ; free virtual = 6975
Synthesis Optimization Complete : Time (s): cpu = 00:03:02 ; elapsed = 00:07:33 . Memory (MB): peak = 2146.129 ; gain = 782.410 ; free physical = 3113 ; free virtual = 6969
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 4957 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2146.129 ; gain = 0.000 ; free physical = 3008 ; free virtual = 6873
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 12 instances were transformed.
  LD => LDCE (inverted pins: G): 1 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 11 instances

INFO: [Common 17-83] Releasing license: Synthesis
1009 Infos, 152 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:14 ; elapsed = 00:07:46 . Memory (MB): peak = 2146.129 ; gain = 782.410 ; free physical = 3108 ; free virtual = 6974
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2146.129 ; gain = 0.000 ; free physical = 3108 ; free virtual = 6974
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/yutong/RISC-V_SoC/vivado/soc/soc.runs/soc_cpu_wrap_0_0_synth_1/soc_cpu_wrap_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2166.219 ; gain = 20.090 ; free physical = 3149 ; free virtual = 7028
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP soc_cpu_wrap_0_0, cache-ID = df951e75fb5e5a5b
INFO: [Coretcl 2-1174] Renamed 145 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2166.219 ; gain = 0.000 ; free physical = 3046 ; free virtual = 6998
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/yutong/RISC-V_SoC/vivado/soc/soc.runs/soc_cpu_wrap_0_0_synth_1/soc_cpu_wrap_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 2166.219 ; gain = 0.000 ; free physical = 3057 ; free virtual = 7009
INFO: [runtcl-4] Executing : report_utilization -file soc_cpu_wrap_0_0_utilization_synth.rpt -pb soc_cpu_wrap_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Jun 16 22:45:18 2023...
