\hypertarget{struct_d_m_a___type_def}{}\section{D\+M\+A\+\_\+\+Type\+Def Struct Reference}
\label{struct_d_m_a___type_def}\index{D\+M\+A\+\_\+\+Type\+Def@{D\+M\+A\+\_\+\+Type\+Def}}


{\ttfamily \#include $<$stm32f401xc.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_d_m_a___type_def_a5cdef358e9e95b570358e1f6a3a7f492}{L\+I\+SR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_d_m_a___type_def_a6fe40f7ac1a18c2726b328b5ec02b262}{H\+I\+SR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_d_m_a___type_def_ac4f7bf4cb172024bfc940c00167cd04e}{L\+I\+F\+CR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_d_m_a___type_def_ac55c27aeea4107813c1e7da3fcf46961}{H\+I\+F\+CR}
\end{DoxyCompactItemize}


\subsection{Detailed Description}


Definition at line 243 of file stm32f401xc.\+h.



\subsection{Field Documentation}
\index{D\+M\+A\+\_\+\+Type\+Def@{D\+M\+A\+\_\+\+Type\+Def}!H\+I\+F\+CR@{H\+I\+F\+CR}}
\index{H\+I\+F\+CR@{H\+I\+F\+CR}!D\+M\+A\+\_\+\+Type\+Def@{D\+M\+A\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{H\+I\+F\+CR}{HIFCR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t H\+I\+F\+CR}\hypertarget{struct_d_m_a___type_def_ac55c27aeea4107813c1e7da3fcf46961}{}\label{struct_d_m_a___type_def_ac55c27aeea4107813c1e7da3fcf46961}
D\+MA high interrupt flag clear register, Address offset\+: 0x0C 

Definition at line 248 of file stm32f401xc.\+h.

\index{D\+M\+A\+\_\+\+Type\+Def@{D\+M\+A\+\_\+\+Type\+Def}!H\+I\+SR@{H\+I\+SR}}
\index{H\+I\+SR@{H\+I\+SR}!D\+M\+A\+\_\+\+Type\+Def@{D\+M\+A\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{H\+I\+SR}{HISR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t H\+I\+SR}\hypertarget{struct_d_m_a___type_def_a6fe40f7ac1a18c2726b328b5ec02b262}{}\label{struct_d_m_a___type_def_a6fe40f7ac1a18c2726b328b5ec02b262}
D\+MA high interrupt status register, Address offset\+: 0x04 

Definition at line 246 of file stm32f401xc.\+h.

\index{D\+M\+A\+\_\+\+Type\+Def@{D\+M\+A\+\_\+\+Type\+Def}!L\+I\+F\+CR@{L\+I\+F\+CR}}
\index{L\+I\+F\+CR@{L\+I\+F\+CR}!D\+M\+A\+\_\+\+Type\+Def@{D\+M\+A\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{L\+I\+F\+CR}{LIFCR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t L\+I\+F\+CR}\hypertarget{struct_d_m_a___type_def_ac4f7bf4cb172024bfc940c00167cd04e}{}\label{struct_d_m_a___type_def_ac4f7bf4cb172024bfc940c00167cd04e}
D\+MA low interrupt flag clear register, Address offset\+: 0x08 

Definition at line 247 of file stm32f401xc.\+h.

\index{D\+M\+A\+\_\+\+Type\+Def@{D\+M\+A\+\_\+\+Type\+Def}!L\+I\+SR@{L\+I\+SR}}
\index{L\+I\+SR@{L\+I\+SR}!D\+M\+A\+\_\+\+Type\+Def@{D\+M\+A\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{L\+I\+SR}{LISR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t L\+I\+SR}\hypertarget{struct_d_m_a___type_def_a5cdef358e9e95b570358e1f6a3a7f492}{}\label{struct_d_m_a___type_def_a5cdef358e9e95b570358e1f6a3a7f492}
D\+MA low interrupt status register, Address offset\+: 0x00 

Definition at line 245 of file stm32f401xc.\+h.



The documentation for this struct was generated from the following files\+:\begin{DoxyCompactItemize}
\item 
system/include/cmsis/device/\hyperlink{stm32f401xc_8h}{stm32f401xc.\+h}\item 
system/include/cmsis/device/\hyperlink{stm32f401xe_8h}{stm32f401xe.\+h}\item 
system/include/cmsis/device/\hyperlink{stm32f405xx_8h}{stm32f405xx.\+h}\item 
system/include/cmsis/device/\hyperlink{stm32f407xx_8h}{stm32f407xx.\+h}\item 
system/include/cmsis/device/\hyperlink{stm32f410cx_8h}{stm32f410cx.\+h}\item 
system/include/cmsis/device/\hyperlink{stm32f410rx_8h}{stm32f410rx.\+h}\item 
system/include/cmsis/device/\hyperlink{stm32f410tx_8h}{stm32f410tx.\+h}\item 
system/include/cmsis/device/\hyperlink{stm32f411xe_8h}{stm32f411xe.\+h}\item 
system/include/cmsis/device/\hyperlink{stm32f415xx_8h}{stm32f415xx.\+h}\item 
system/include/cmsis/device/\hyperlink{stm32f417xx_8h}{stm32f417xx.\+h}\item 
system/include/cmsis/device/\hyperlink{stm32f427xx_8h}{stm32f427xx.\+h}\item 
system/include/cmsis/device/\hyperlink{stm32f429xx_8h}{stm32f429xx.\+h}\item 
system/include/cmsis/device/\hyperlink{stm32f437xx_8h}{stm32f437xx.\+h}\item 
system/include/cmsis/device/\hyperlink{stm32f439xx_8h}{stm32f439xx.\+h}\item 
system/include/cmsis/device/\hyperlink{stm32f446xx_8h}{stm32f446xx.\+h}\item 
system/include/cmsis/device/\hyperlink{stm32f469xx_8h}{stm32f469xx.\+h}\item 
system/include/cmsis/device/\hyperlink{stm32f479xx_8h}{stm32f479xx.\+h}\end{DoxyCompactItemize}
