cocci_test_suite() {
	void __iomem *cocci_id/* drivers/clk/rockchip/clk-rk3368.c 867 */;
	struct rockchip_clk_provider *cocci_id/* drivers/clk/rockchip/clk-rk3368.c 866 */;
	struct device_node *cocci_id/* drivers/clk/rockchip/clk-rk3368.c 864 */;
	void __init cocci_id/* drivers/clk/rockchip/clk-rk3368.c 864 */;
	const char *const cocci_id/* drivers/clk/rockchip/clk-rk3368.c 847 */[]__initconst;
	struct rockchip_clk_branch cocci_id/* drivers/clk/rockchip/clk-rk3368.c 272 */[]__initdata;
	struct rockchip_clk_branch cocci_id/* drivers/clk/rockchip/clk-rk3368.c 252 */;
	struct rockchip_cpuclk_rate_table cocci_id/* drivers/clk/rockchip/clk-rk3368.c 218 */[]__initdata;
	struct rockchip_pll_rate_table cocci_id/* drivers/clk/rockchip/clk-rk3368.c 20 */[];
	enum rk3368_plls{apllb, aplll, dpll, cpll, gpll, npll,} cocci_id/* drivers/clk/rockchip/clk-rk3368.c 16 */;
	const struct rockchip_cpuclk_reg_data cocci_id/* drivers/clk/rockchip/clk-rk3368.c 156 */;
	struct clk_div_table cocci_id/* drivers/clk/rockchip/clk-rk3368.c 144 */[];
	struct rockchip_pll_clock cocci_id/* drivers/clk/rockchip/clk-rk3368.c 129 */[]__initdata;
}
