Release 13.2 Map O.61xd (nt64)
Xilinx Mapping Report File for Design 'system'

Design Information
------------------
Command Line   : map -intstyle ise -p xc5vlx110t-ff1136-1 -w -logic_opt off -ol
high -t 1 -register_duplication off -global_opt off -mt off -cm area -ir off -pr
off -lc off -power off -o system_map.ncd system.ngd system.pcf 
Target Device  : xc5vlx110t
Target Package : ff1136
Target Speed   : -1
Mapper Version : virtex5 -- $Revision: 1.55 $
Mapped Date    : Thu Jun 06 16:49:04 2013

Design Summary
--------------
Number of errors:      0
Number of warnings:  159
Slice Logic Utilization:
  Number of Slice Registers:                 2,330 out of  69,120    3%
    Number used as Flip Flops:               2,330
  Number of Slice LUTs:                      3,134 out of  69,120    4%
    Number used as logic:                    3,114 out of  69,120    4%
      Number using O6 output only:           2,762
      Number using O5 output only:             133
      Number using O5 and O6:                  219
    Number used as Memory:                      11 out of  17,920    1%
      Number used as Shift Register:            11
        Number using O6 output only:            11
    Number used as exclusive route-thru:         9
  Number of route-thrus:                       145
    Number using O6 output only:               142
    Number using O5 output only:                 3

Slice Logic Distribution:
  Number of occupied Slices:                 1,627 out of  17,280    9%
  Number of LUT Flip Flop pairs used:        4,114
    Number with an unused Flip Flop:         1,784 out of   4,114   43%
    Number with an unused LUT:                 980 out of   4,114   23%
    Number of fully used LUT-FF pairs:       1,350 out of   4,114   32%
    Number of unique control sets:             506
    Number of slice register sites lost
      to control set restrictions:           1,087 out of  69,120    1%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                        60 out of     640    9%
    Number of LOCed IOBs:                       60 out of      60  100%
    IOB Flip Flops:                             21

Specific Feature Utilization:
  Number of BlockRAM/FIFO:                      40 out of     148   27%
    Number using BlockRAM only:                 38
    Number using FIFO only:                      2
    Total primitives used:
      Number of 36k BlockRAM used:              35
      Number of 18k BlockRAM used:               4
      Number of 18k FIFO used:                   2
    Total Memory used (KB):                  1,368 out of   5,328   25%
  Number of BUFG/BUFGCTRLs:                      7 out of      32   21%
    Number used as BUFGs:                        7
  Number of IDELAYCTRLs:                         2 out of      22    9%
  Number of PLL_ADVs:                            2 out of       6   33%
  Number of TEMACs:                              1 out of       2   50%

Average Fanout of Non-Clock Nets:                4.46

Peak Memory Usage:  676 MB
Total REAL time to MAP completion:  1 mins 8 secs 
Total CPU time to MAP completion:   1 mins 8 secs 

Table of Contents
-----------------
Section 1 - Errors
Section 2 - Warnings
Section 3 - Informational
Section 4 - Removed Logic Summary
Section 5 - Removed Logic
Section 6 - IOB Properties
Section 7 - RPMs
Section 8 - Guide Report
Section 9 - Area Group and Partition Summary
Section 10 - Timing Report
Section 11 - Configuration String Information
Section 12 - Control Set Information
Section 13 - Utilization by Hierarchy

Section 1 - Errors
------------------

Section 2 - Warnings
--------------------
WARNING:Pack:2874 - Trimming timing constraints from pin
   E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac
   of frag HOSTCLK connected to power/ground net E2M/EC/_mux0003
WARNING:Pack:2874 - Trimming timing constraints from pin
   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/va
   lid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B
   of frag REGCLKAU connected to power/ground net
   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/va
   lid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B_REGCLKAU_ti
   esig
WARNING:Pack:2874 - Trimming timing constraints from pin
   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/va
   lid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B
   of frag REGCLKAL connected to power/ground net
   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/va
   lid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B_REGCLKAL_ti
   esig
WARNING:Pack:2874 - Trimming timing constraints from pin
   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/va
   lid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B
   of frag REGCLKBU connected to power/ground net
   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/va
   lid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B_REGCLKBU_ti
   esig
WARNING:Pack:2874 - Trimming timing constraints from pin
   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/va
   lid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B
   of frag REGCLKBL connected to power/ground net
   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/va
   lid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B_REGCLKBL_ti
   esig
WARNING:Pack:2874 - Trimming timing constraints from pin
   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/va
   lid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T
   of frag REGCLKAU connected to power/ground net
   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/va
   lid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T_REGCLKAU_ti
   esig
WARNING:Pack:2874 - Trimming timing constraints from pin
   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/va
   lid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T
   of frag REGCLKAL connected to power/ground net
   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/va
   lid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T_REGCLKAL_ti
   esig
WARNING:Pack:2874 - Trimming timing constraints from pin
   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/va
   lid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T
   of frag REGCLKBU connected to power/ground net
   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/va
   lid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T_REGCLKBU_ti
   esig
WARNING:Pack:2874 - Trimming timing constraints from pin
   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/va
   lid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T
   of frag REGCLKBL connected to power/ground net
   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/va
   lid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T_REGCLKBL_ti
   esig
WARNING:Pack:2874 - Trimming timing constraints from pin
   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/va
   lid.cstr/ramloop[10].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B
   of frag REGCLKAU connected to power/ground net
   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/va
   lid.cstr/ramloop[10].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B_REGCLKAU_t
   iesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/va
   lid.cstr/ramloop[10].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B
   of frag REGCLKAL connected to power/ground net
   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/va
   lid.cstr/ramloop[10].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B_REGCLKAL_t
   iesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/va
   lid.cstr/ramloop[10].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B
   of frag REGCLKBU connected to power/ground net
   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/va
   lid.cstr/ramloop[10].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B_REGCLKBU_t
   iesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/va
   lid.cstr/ramloop[10].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B
   of frag REGCLKBL connected to power/ground net
   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/va
   lid.cstr/ramloop[10].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B_REGCLKBL_t
   iesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/va
   lid.cstr/ramloop[10].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T
   of frag REGCLKAU connected to power/ground net
   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/va
   lid.cstr/ramloop[10].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T_REGCLKAU_t
   iesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/va
   lid.cstr/ramloop[10].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T
   of frag REGCLKAL connected to power/ground net
   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/va
   lid.cstr/ramloop[10].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T_REGCLKAL_t
   iesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/va
   lid.cstr/ramloop[10].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T
   of frag REGCLKBU connected to power/ground net
   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/va
   lid.cstr/ramloop[10].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T_REGCLKBU_t
   iesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/va
   lid.cstr/ramloop[10].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T
   of frag REGCLKBL connected to power/ground net
   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/va
   lid.cstr/ramloop[10].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T_REGCLKBL_t
   iesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/va
   lid.cstr/ramloop[11].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B
   of frag REGCLKAU connected to power/ground net
   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/va
   lid.cstr/ramloop[11].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B_REGCLKAU_t
   iesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/va
   lid.cstr/ramloop[11].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B
   of frag REGCLKAL connected to power/ground net
   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/va
   lid.cstr/ramloop[11].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B_REGCLKAL_t
   iesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/va
   lid.cstr/ramloop[11].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B
   of frag REGCLKBU connected to power/ground net
   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/va
   lid.cstr/ramloop[11].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B_REGCLKBU_t
   iesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/va
   lid.cstr/ramloop[11].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B
   of frag REGCLKBL connected to power/ground net
   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/va
   lid.cstr/ramloop[11].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B_REGCLKBL_t
   iesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/va
   lid.cstr/ramloop[11].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T
   of frag REGCLKAU connected to power/ground net
   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/va
   lid.cstr/ramloop[11].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T_REGCLKAU_t
   iesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/va
   lid.cstr/ramloop[11].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T
   of frag REGCLKAL connected to power/ground net
   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/va
   lid.cstr/ramloop[11].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T_REGCLKAL_t
   iesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/va
   lid.cstr/ramloop[11].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T
   of frag REGCLKBU connected to power/ground net
   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/va
   lid.cstr/ramloop[11].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T_REGCLKBU_t
   iesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/va
   lid.cstr/ramloop[11].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T
   of frag REGCLKBL connected to power/ground net
   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/va
   lid.cstr/ramloop[11].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T_REGCLKBL_t
   iesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/va
   lid.cstr/ramloop[12].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B
   of frag REGCLKAU connected to power/ground net
   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/va
   lid.cstr/ramloop[12].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B_REGCLKAU_t
   iesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/va
   lid.cstr/ramloop[12].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B
   of frag REGCLKAL connected to power/ground net
   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/va
   lid.cstr/ramloop[12].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B_REGCLKAL_t
   iesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/va
   lid.cstr/ramloop[12].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B
   of frag REGCLKBU connected to power/ground net
   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/va
   lid.cstr/ramloop[12].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B_REGCLKBU_t
   iesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/va
   lid.cstr/ramloop[12].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B
   of frag REGCLKBL connected to power/ground net
   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/va
   lid.cstr/ramloop[12].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B_REGCLKBL_t
   iesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/va
   lid.cstr/ramloop[12].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T
   of frag REGCLKAU connected to power/ground net
   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/va
   lid.cstr/ramloop[12].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T_REGCLKAU_t
   iesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/va
   lid.cstr/ramloop[12].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T
   of frag REGCLKAL connected to power/ground net
   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/va
   lid.cstr/ramloop[12].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T_REGCLKAL_t
   iesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/va
   lid.cstr/ramloop[12].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T
   of frag REGCLKBU connected to power/ground net
   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/va
   lid.cstr/ramloop[12].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T_REGCLKBU_t
   iesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/va
   lid.cstr/ramloop[12].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T
   of frag REGCLKBL connected to power/ground net
   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/va
   lid.cstr/ramloop[12].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T_REGCLKBL_t
   iesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/va
   lid.cstr/ramloop[13].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B
   of frag REGCLKAU connected to power/ground net
   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/va
   lid.cstr/ramloop[13].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B_REGCLKAU_t
   iesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/va
   lid.cstr/ramloop[13].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B
   of frag REGCLKAL connected to power/ground net
   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/va
   lid.cstr/ramloop[13].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B_REGCLKAL_t
   iesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/va
   lid.cstr/ramloop[13].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B
   of frag REGCLKBU connected to power/ground net
   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/va
   lid.cstr/ramloop[13].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B_REGCLKBU_t
   iesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/va
   lid.cstr/ramloop[13].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B
   of frag REGCLKBL connected to power/ground net
   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/va
   lid.cstr/ramloop[13].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B_REGCLKBL_t
   iesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/va
   lid.cstr/ramloop[13].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T
   of frag REGCLKAU connected to power/ground net
   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/va
   lid.cstr/ramloop[13].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T_REGCLKAU_t
   iesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/va
   lid.cstr/ramloop[13].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T
   of frag REGCLKAL connected to power/ground net
   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/va
   lid.cstr/ramloop[13].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T_REGCLKAL_t
   iesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/va
   lid.cstr/ramloop[13].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T
   of frag REGCLKBU connected to power/ground net
   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/va
   lid.cstr/ramloop[13].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T_REGCLKBU_t
   iesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/va
   lid.cstr/ramloop[13].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T
   of frag REGCLKBL connected to power/ground net
   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/va
   lid.cstr/ramloop[13].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T_REGCLKBL_t
   iesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/va
   lid.cstr/ramloop[14].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B
   of frag REGCLKAU connected to power/ground net
   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/va
   lid.cstr/ramloop[14].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B_REGCLKAU_t
   iesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/va
   lid.cstr/ramloop[14].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B
   of frag REGCLKAL connected to power/ground net
   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/va
   lid.cstr/ramloop[14].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B_REGCLKAL_t
   iesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/va
   lid.cstr/ramloop[14].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B
   of frag REGCLKBU connected to power/ground net
   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/va
   lid.cstr/ramloop[14].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B_REGCLKBU_t
   iesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/va
   lid.cstr/ramloop[14].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B
   of frag REGCLKBL connected to power/ground net
   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/va
   lid.cstr/ramloop[14].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B_REGCLKBL_t
   iesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/va
   lid.cstr/ramloop[14].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T
   of frag REGCLKAU connected to power/ground net
   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/va
   lid.cstr/ramloop[14].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T_REGCLKAU_t
   iesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/va
   lid.cstr/ramloop[14].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T
   of frag REGCLKAL connected to power/ground net
   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/va
   lid.cstr/ramloop[14].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T_REGCLKAL_t
   iesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/va
   lid.cstr/ramloop[14].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T
   of frag REGCLKBU connected to power/ground net
   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/va
   lid.cstr/ramloop[14].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T_REGCLKBU_t
   iesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/va
   lid.cstr/ramloop[14].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T
   of frag REGCLKBL connected to power/ground net
   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/va
   lid.cstr/ramloop[14].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T_REGCLKBL_t
   iesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/va
   lid.cstr/ramloop[15].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B
   of frag REGCLKAU connected to power/ground net
   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/va
   lid.cstr/ramloop[15].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B_REGCLKAU_t
   iesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/va
   lid.cstr/ramloop[15].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B
   of frag REGCLKAL connected to power/ground net
   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/va
   lid.cstr/ramloop[15].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B_REGCLKAL_t
   iesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/va
   lid.cstr/ramloop[15].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B
   of frag REGCLKBU connected to power/ground net
   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/va
   lid.cstr/ramloop[15].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B_REGCLKBU_t
   iesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/va
   lid.cstr/ramloop[15].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B
   of frag REGCLKBL connected to power/ground net
   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/va
   lid.cstr/ramloop[15].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B_REGCLKBL_t
   iesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/va
   lid.cstr/ramloop[15].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T
   of frag REGCLKAU connected to power/ground net
   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/va
   lid.cstr/ramloop[15].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T_REGCLKAU_t
   iesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/va
   lid.cstr/ramloop[15].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T
   of frag REGCLKAL connected to power/ground net
   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/va
   lid.cstr/ramloop[15].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T_REGCLKAL_t
   iesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/va
   lid.cstr/ramloop[15].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T
   of frag REGCLKBU connected to power/ground net
   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/va
   lid.cstr/ramloop[15].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T_REGCLKBU_t
   iesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/va
   lid.cstr/ramloop[15].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T
   of frag REGCLKBL connected to power/ground net
   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/va
   lid.cstr/ramloop[15].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T_REGCLKBL_t
   iesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/va
   lid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B
   of frag REGCLKAU connected to power/ground net
   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/va
   lid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B_REGCLKAU_ti
   esig
WARNING:Pack:2874 - Trimming timing constraints from pin
   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/va
   lid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B
   of frag REGCLKAL connected to power/ground net
   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/va
   lid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B_REGCLKAL_ti
   esig
WARNING:Pack:2874 - Trimming timing constraints from pin
   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/va
   lid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B
   of frag REGCLKBU connected to power/ground net
   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/va
   lid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B_REGCLKBU_ti
   esig
WARNING:Pack:2874 - Trimming timing constraints from pin
   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/va
   lid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B
   of frag REGCLKBL connected to power/ground net
   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/va
   lid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B_REGCLKBL_ti
   esig
WARNING:Pack:2874 - Trimming timing constraints from pin
   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/va
   lid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T
   of frag REGCLKAU connected to power/ground net
   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/va
   lid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T_REGCLKAU_ti
   esig
WARNING:Pack:2874 - Trimming timing constraints from pin
   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/va
   lid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T
   of frag REGCLKAL connected to power/ground net
   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/va
   lid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T_REGCLKAL_ti
   esig
WARNING:Pack:2874 - Trimming timing constraints from pin
   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/va
   lid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T
   of frag REGCLKBU connected to power/ground net
   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/va
   lid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T_REGCLKBU_ti
   esig
WARNING:Pack:2874 - Trimming timing constraints from pin
   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/va
   lid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T
   of frag REGCLKBL connected to power/ground net
   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/va
   lid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T_REGCLKBL_ti
   esig
WARNING:Pack:2874 - Trimming timing constraints from pin
   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/va
   lid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B
   of frag REGCLKAU connected to power/ground net
   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/va
   lid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B_REGCLKAU_ti
   esig
WARNING:Pack:2874 - Trimming timing constraints from pin
   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/va
   lid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B
   of frag REGCLKAL connected to power/ground net
   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/va
   lid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B_REGCLKAL_ti
   esig
WARNING:Pack:2874 - Trimming timing constraints from pin
   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/va
   lid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B
   of frag REGCLKBU connected to power/ground net
   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/va
   lid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B_REGCLKBU_ti
   esig
WARNING:Pack:2874 - Trimming timing constraints from pin
   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/va
   lid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B
   of frag REGCLKBL connected to power/ground net
   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/va
   lid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B_REGCLKBL_ti
   esig
WARNING:Pack:2874 - Trimming timing constraints from pin
   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/va
   lid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T
   of frag REGCLKAU connected to power/ground net
   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/va
   lid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T_REGCLKAU_ti
   esig
WARNING:Pack:2874 - Trimming timing constraints from pin
   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/va
   lid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T
   of frag REGCLKAL connected to power/ground net
   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/va
   lid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T_REGCLKAL_ti
   esig
WARNING:Pack:2874 - Trimming timing constraints from pin
   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/va
   lid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T
   of frag REGCLKBU connected to power/ground net
   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/va
   lid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T_REGCLKBU_ti
   esig
WARNING:Pack:2874 - Trimming timing constraints from pin
   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/va
   lid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T
   of frag REGCLKBL connected to power/ground net
   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/va
   lid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T_REGCLKBL_ti
   esig
WARNING:Pack:2874 - Trimming timing constraints from pin
   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/va
   lid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B
   of frag REGCLKAU connected to power/ground net
   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/va
   lid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B_REGCLKAU_ti
   esig
WARNING:Pack:2874 - Trimming timing constraints from pin
   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/va
   lid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B
   of frag REGCLKAL connected to power/ground net
   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/va
   lid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B_REGCLKAL_ti
   esig
WARNING:Pack:2874 - Trimming timing constraints from pin
   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/va
   lid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B
   of frag REGCLKBU connected to power/ground net
   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/va
   lid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B_REGCLKBU_ti
   esig
WARNING:Pack:2874 - Trimming timing constraints from pin
   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/va
   lid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B
   of frag REGCLKBL connected to power/ground net
   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/va
   lid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B_REGCLKBL_ti
   esig
WARNING:Pack:2874 - Trimming timing constraints from pin
   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/va
   lid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T
   of frag REGCLKAU connected to power/ground net
   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/va
   lid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T_REGCLKAU_ti
   esig
WARNING:Pack:2874 - Trimming timing constraints from pin
   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/va
   lid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T
   of frag REGCLKAL connected to power/ground net
   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/va
   lid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T_REGCLKAL_ti
   esig
WARNING:Pack:2874 - Trimming timing constraints from pin
   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/va
   lid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T
   of frag REGCLKBU connected to power/ground net
   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/va
   lid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T_REGCLKBU_ti
   esig
WARNING:Pack:2874 - Trimming timing constraints from pin
   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/va
   lid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T
   of frag REGCLKBL connected to power/ground net
   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/va
   lid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T_REGCLKBL_ti
   esig
WARNING:Pack:2874 - Trimming timing constraints from pin
   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/va
   lid.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B
   of frag REGCLKAU connected to power/ground net
   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/va
   lid.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B_REGCLKAU_ti
   esig
WARNING:Pack:2874 - Trimming timing constraints from pin
   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/va
   lid.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B
   of frag REGCLKAL connected to power/ground net
   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/va
   lid.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B_REGCLKAL_ti
   esig
WARNING:Pack:2874 - Trimming timing constraints from pin
   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/va
   lid.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B
   of frag REGCLKBU connected to power/ground net
   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/va
   lid.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B_REGCLKBU_ti
   esig
WARNING:Pack:2874 - Trimming timing constraints from pin
   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/va
   lid.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B
   of frag REGCLKBL connected to power/ground net
   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/va
   lid.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B_REGCLKBL_ti
   esig
WARNING:Pack:2874 - Trimming timing constraints from pin
   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/va
   lid.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T
   of frag REGCLKAU connected to power/ground net
   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/va
   lid.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T_REGCLKAU_ti
   esig
WARNING:Pack:2874 - Trimming timing constraints from pin
   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/va
   lid.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T
   of frag REGCLKAL connected to power/ground net
   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/va
   lid.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T_REGCLKAL_ti
   esig
WARNING:Pack:2874 - Trimming timing constraints from pin
   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/va
   lid.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T
   of frag REGCLKBU connected to power/ground net
   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/va
   lid.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T_REGCLKBU_ti
   esig
WARNING:Pack:2874 - Trimming timing constraints from pin
   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/va
   lid.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T
   of frag REGCLKBL connected to power/ground net
   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/va
   lid.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T_REGCLKBL_ti
   esig
WARNING:Pack:2874 - Trimming timing constraints from pin
   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/va
   lid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B
   of frag REGCLKAU connected to power/ground net
   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/va
   lid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B_REGCLKAU_ti
   esig
WARNING:Pack:2874 - Trimming timing constraints from pin
   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/va
   lid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B
   of frag REGCLKAL connected to power/ground net
   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/va
   lid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B_REGCLKAL_ti
   esig
WARNING:Pack:2874 - Trimming timing constraints from pin
   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/va
   lid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B
   of frag REGCLKBU connected to power/ground net
   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/va
   lid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B_REGCLKBU_ti
   esig
WARNING:Pack:2874 - Trimming timing constraints from pin
   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/va
   lid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B
   of frag REGCLKBL connected to power/ground net
   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/va
   lid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B_REGCLKBL_ti
   esig
WARNING:Pack:2874 - Trimming timing constraints from pin
   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/va
   lid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T
   of frag REGCLKAU connected to power/ground net
   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/va
   lid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T_REGCLKAU_ti
   esig
WARNING:Pack:2874 - Trimming timing constraints from pin
   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/va
   lid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T
   of frag REGCLKAL connected to power/ground net
   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/va
   lid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T_REGCLKAL_ti
   esig
WARNING:Pack:2874 - Trimming timing constraints from pin
   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/va
   lid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T
   of frag REGCLKBU connected to power/ground net
   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/va
   lid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T_REGCLKBU_ti
   esig
WARNING:Pack:2874 - Trimming timing constraints from pin
   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/va
   lid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T
   of frag REGCLKBL connected to power/ground net
   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/va
   lid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T_REGCLKBL_ti
   esig
WARNING:Pack:2874 - Trimming timing constraints from pin
   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/va
   lid.cstr/ramloop[6].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B
   of frag REGCLKAU connected to power/ground net
   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/va
   lid.cstr/ramloop[6].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B_REGCLKAU_ti
   esig
WARNING:Pack:2874 - Trimming timing constraints from pin
   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/va
   lid.cstr/ramloop[6].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B
   of frag REGCLKAL connected to power/ground net
   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/va
   lid.cstr/ramloop[6].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B_REGCLKAL_ti
   esig
WARNING:Pack:2874 - Trimming timing constraints from pin
   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/va
   lid.cstr/ramloop[6].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B
   of frag REGCLKBU connected to power/ground net
   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/va
   lid.cstr/ramloop[6].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B_REGCLKBU_ti
   esig
WARNING:Pack:2874 - Trimming timing constraints from pin
   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/va
   lid.cstr/ramloop[6].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B
   of frag REGCLKBL connected to power/ground net
   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/va
   lid.cstr/ramloop[6].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B_REGCLKBL_ti
   esig
WARNING:Pack:2874 - Trimming timing constraints from pin
   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/va
   lid.cstr/ramloop[6].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T
   of frag REGCLKAU connected to power/ground net
   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/va
   lid.cstr/ramloop[6].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T_REGCLKAU_ti
   esig
WARNING:Pack:2874 - Trimming timing constraints from pin
   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/va
   lid.cstr/ramloop[6].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T
   of frag REGCLKAL connected to power/ground net
   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/va
   lid.cstr/ramloop[6].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T_REGCLKAL_ti
   esig
WARNING:Pack:2874 - Trimming timing constraints from pin
   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/va
   lid.cstr/ramloop[6].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T
   of frag REGCLKBU connected to power/ground net
   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/va
   lid.cstr/ramloop[6].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T_REGCLKBU_ti
   esig
WARNING:Pack:2874 - Trimming timing constraints from pin
   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/va
   lid.cstr/ramloop[6].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T
   of frag REGCLKBL connected to power/ground net
   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/va
   lid.cstr/ramloop[6].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T_REGCLKBL_ti
   esig
WARNING:Pack:2874 - Trimming timing constraints from pin
   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/va
   lid.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B
   of frag REGCLKAU connected to power/ground net
   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/va
   lid.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B_REGCLKAU_ti
   esig
WARNING:Pack:2874 - Trimming timing constraints from pin
   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/va
   lid.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B
   of frag REGCLKAL connected to power/ground net
   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/va
   lid.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B_REGCLKAL_ti
   esig
WARNING:Pack:2874 - Trimming timing constraints from pin
   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/va
   lid.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B
   of frag REGCLKBU connected to power/ground net
   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/va
   lid.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B_REGCLKBU_ti
   esig
WARNING:Pack:2874 - Trimming timing constraints from pin
   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/va
   lid.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B
   of frag REGCLKBL connected to power/ground net
   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/va
   lid.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B_REGCLKBL_ti
   esig
WARNING:Pack:2874 - Trimming timing constraints from pin
   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/va
   lid.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T
   of frag REGCLKAU connected to power/ground net
   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/va
   lid.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T_REGCLKAU_ti
   esig
WARNING:Pack:2874 - Trimming timing constraints from pin
   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/va
   lid.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T
   of frag REGCLKAL connected to power/ground net
   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/va
   lid.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T_REGCLKAL_ti
   esig
WARNING:Pack:2874 - Trimming timing constraints from pin
   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/va
   lid.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T
   of frag REGCLKBU connected to power/ground net
   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/va
   lid.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T_REGCLKBU_ti
   esig
WARNING:Pack:2874 - Trimming timing constraints from pin
   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/va
   lid.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T
   of frag REGCLKBL connected to power/ground net
   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/va
   lid.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T_REGCLKBL_ti
   esig
WARNING:Pack:2874 - Trimming timing constraints from pin
   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/va
   lid.cstr/ramloop[8].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B
   of frag REGCLKAU connected to power/ground net
   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/va
   lid.cstr/ramloop[8].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B_REGCLKAU_ti
   esig
WARNING:Pack:2874 - Trimming timing constraints from pin
   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/va
   lid.cstr/ramloop[8].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B
   of frag REGCLKAL connected to power/ground net
   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/va
   lid.cstr/ramloop[8].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B_REGCLKAL_ti
   esig
WARNING:Pack:2874 - Trimming timing constraints from pin
   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/va
   lid.cstr/ramloop[8].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B
   of frag REGCLKBU connected to power/ground net
   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/va
   lid.cstr/ramloop[8].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B_REGCLKBU_ti
   esig
WARNING:Pack:2874 - Trimming timing constraints from pin
   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/va
   lid.cstr/ramloop[8].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B
   of frag REGCLKBL connected to power/ground net
   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/va
   lid.cstr/ramloop[8].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B_REGCLKBL_ti
   esig
WARNING:Pack:2874 - Trimming timing constraints from pin
   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/va
   lid.cstr/ramloop[8].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T
   of frag REGCLKAU connected to power/ground net
   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/va
   lid.cstr/ramloop[8].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T_REGCLKAU_ti
   esig
WARNING:Pack:2874 - Trimming timing constraints from pin
   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/va
   lid.cstr/ramloop[8].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T
   of frag REGCLKAL connected to power/ground net
   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/va
   lid.cstr/ramloop[8].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T_REGCLKAL_ti
   esig
WARNING:Pack:2874 - Trimming timing constraints from pin
   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/va
   lid.cstr/ramloop[8].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T
   of frag REGCLKBU connected to power/ground net
   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/va
   lid.cstr/ramloop[8].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T_REGCLKBU_ti
   esig
WARNING:Pack:2874 - Trimming timing constraints from pin
   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/va
   lid.cstr/ramloop[8].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T
   of frag REGCLKBL connected to power/ground net
   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/va
   lid.cstr/ramloop[8].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T_REGCLKBL_ti
   esig
WARNING:Pack:2874 - Trimming timing constraints from pin
   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/va
   lid.cstr/ramloop[9].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B
   of frag REGCLKAU connected to power/ground net
   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/va
   lid.cstr/ramloop[9].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B_REGCLKAU_ti
   esig
WARNING:Pack:2874 - Trimming timing constraints from pin
   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/va
   lid.cstr/ramloop[9].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B
   of frag REGCLKAL connected to power/ground net
   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/va
   lid.cstr/ramloop[9].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B_REGCLKAL_ti
   esig
WARNING:Pack:2874 - Trimming timing constraints from pin
   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/va
   lid.cstr/ramloop[9].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B
   of frag REGCLKBU connected to power/ground net
   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/va
   lid.cstr/ramloop[9].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B_REGCLKBU_ti
   esig
WARNING:Pack:2874 - Trimming timing constraints from pin
   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/va
   lid.cstr/ramloop[9].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B
   of frag REGCLKBL connected to power/ground net
   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/va
   lid.cstr/ramloop[9].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B_REGCLKBL_ti
   esig
WARNING:Pack:2874 - Trimming timing constraints from pin
   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/va
   lid.cstr/ramloop[9].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T
   of frag REGCLKAU connected to power/ground net
   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/va
   lid.cstr/ramloop[9].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T_REGCLKAU_ti
   esig
WARNING:Pack:2874 - Trimming timing constraints from pin
   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/va
   lid.cstr/ramloop[9].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T
   of frag REGCLKAL connected to power/ground net
   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/va
   lid.cstr/ramloop[9].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T_REGCLKAL_ti
   esig
WARNING:Pack:2874 - Trimming timing constraints from pin
   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/va
   lid.cstr/ramloop[9].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T
   of frag REGCLKBU connected to power/ground net
   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/va
   lid.cstr/ramloop[9].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T_REGCLKBU_ti
   esig
WARNING:Pack:2874 - Trimming timing constraints from pin
   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/va
   lid.cstr/ramloop[9].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T
   of frag REGCLKBL connected to power/ground net
   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/va
   lid.cstr/ramloop[9].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_T_REGCLKBL_ti
   esig
WARNING:Pack:2874 - Trimming timing constraints from pin
   E2M/EC/memOutputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/v
   alid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   E2M/EC/memOutputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/v
   alid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_tiesi
   g
WARNING:Pack:2874 - Trimming timing constraints from pin
   E2M/EC/memOutputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/v
   alid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   E2M/EC/memOutputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/v
   alid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_tiesi
   g
WARNING:Pack:2874 - Trimming timing constraints from pin
   E2M/EC/memOutputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/v
   alid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   E2M/EC/memOutputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/v
   alid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_tiesi
   g
WARNING:Pack:2874 - Trimming timing constraints from pin
   E2M/EC/memOutputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/v
   alid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   E2M/EC/memOutputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/v
   alid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_tiesi
   g
WARNING:Pack:2874 - Trimming timing constraints from pin
   E2M/EC/memOutputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/v
   alid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   E2M/EC/memOutputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/v
   alid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_tiesi
   g
WARNING:Pack:2874 - Trimming timing constraints from pin
   E2M/EC/memOutputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/v
   alid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   E2M/EC/memOutputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/v
   alid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_tiesi
   g
WARNING:Pack:2874 - Trimming timing constraints from pin
   E2M/EC/memOutputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/v
   alid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   E2M/EC/memOutputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/v
   alid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_tiesi
   g
WARNING:Pack:2874 - Trimming timing constraints from pin
   E2M/EC/memOutputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/v
   alid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   E2M/EC/memOutputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/v
   alid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_tiesi
   g
WARNING:Pack:2874 - Trimming timing constraints from pin
   E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/
   valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/
   valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP_REGCLKAU_
   tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/
   valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/
   valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP_REGCLKAL_
   tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/
   valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/
   valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP_REGCLKBU_
   tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/
   valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/
   valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP_REGCLKBL_
   tiesig
WARNING:Pack:2515 - The LUT-1 inverter "E2M/EC/sysACEIO_not00001_INV_0" failed
   to join the OLOGIC comp matched to output buffer
   "E2M/EC/sysACEIO/IOBUF_B10/OBUFT".  This may result in suboptimal timing. 
   The LUT-1 inverter E2M/EC/sysACEIO_not00001_INV_0 drives multiple loads.
WARNING:Pack:2515 - The LUT-1 inverter "E2M/EC/sysACEIO_not00001_INV_0" failed
   to join the OLOGIC comp matched to output buffer
   "E2M/EC/sysACEIO/IOBUF_B11/OBUFT".  This may result in suboptimal timing. 
   The LUT-1 inverter E2M/EC/sysACEIO_not00001_INV_0 drives multiple loads.
WARNING:Pack:2515 - The LUT-1 inverter "E2M/EC/sysACEIO_not00001_INV_0" failed
   to join the OLOGIC comp matched to output buffer
   "E2M/EC/sysACEIO/IOBUF_B12/OBUFT".  This may result in suboptimal timing. 
   The LUT-1 inverter E2M/EC/sysACEIO_not00001_INV_0 drives multiple loads.
WARNING:Pack:2515 - The LUT-1 inverter "E2M/EC/sysACEIO_not00001_INV_0" failed
   to join the OLOGIC comp matched to output buffer
   "E2M/EC/sysACEIO/IOBUF_B13/OBUFT".  This may result in suboptimal timing. 
   The LUT-1 inverter E2M/EC/sysACEIO_not00001_INV_0 drives multiple loads.
WARNING:Pack:2515 - The LUT-1 inverter "E2M/EC/sysACEIO_not00001_INV_0" failed
   to join the OLOGIC comp matched to output buffer
   "E2M/EC/sysACEIO/IOBUF_B14/OBUFT".  This may result in suboptimal timing. 
   The LUT-1 inverter E2M/EC/sysACEIO_not00001_INV_0 drives multiple loads.
WARNING:Pack:2515 - The LUT-1 inverter "E2M/EC/sysACEIO_not00001_INV_0" failed
   to join the OLOGIC comp matched to output buffer
   "E2M/EC/sysACEIO/IOBUF_B15/OBUFT".  This may result in suboptimal timing. 
   The LUT-1 inverter E2M/EC/sysACEIO_not00001_INV_0 drives multiple loads.
WARNING:Pack:2515 - The LUT-1 inverter "E2M/EC/sysACEIO_not00001_INV_0" failed
   to join the OLOGIC comp matched to output buffer
   "E2M/EC/sysACEIO/IOBUF_B0/OBUFT".  This may result in suboptimal timing.  The
   LUT-1 inverter E2M/EC/sysACEIO_not00001_INV_0 drives multiple loads.
WARNING:Pack:2515 - The LUT-1 inverter "E2M/EC/sysACEIO_not00001_INV_0" failed
   to join the OLOGIC comp matched to output buffer
   "E2M/EC/sysACEIO/IOBUF_B1/OBUFT".  This may result in suboptimal timing.  The
   LUT-1 inverter E2M/EC/sysACEIO_not00001_INV_0 drives multiple loads.
WARNING:Pack:2515 - The LUT-1 inverter "E2M/EC/sysACEIO_not00001_INV_0" failed
   to join the OLOGIC comp matched to output buffer
   "E2M/EC/sysACEIO/IOBUF_B2/OBUFT".  This may result in suboptimal timing.  The
   LUT-1 inverter E2M/EC/sysACEIO_not00001_INV_0 drives multiple loads.
WARNING:Pack:2515 - The LUT-1 inverter "E2M/EC/sysACEIO_not00001_INV_0" failed
   to join the OLOGIC comp matched to output buffer
   "E2M/EC/sysACEIO/IOBUF_B3/OBUFT".  This may result in suboptimal timing.  The
   LUT-1 inverter E2M/EC/sysACEIO_not00001_INV_0 drives multiple loads.
WARNING:Pack:2515 - The LUT-1 inverter "E2M/EC/sysACEIO_not00001_INV_0" failed
   to join the OLOGIC comp matched to output buffer
   "E2M/EC/sysACEIO/IOBUF_B4/OBUFT".  This may result in suboptimal timing.  The
   LUT-1 inverter E2M/EC/sysACEIO_not00001_INV_0 drives multiple loads.
WARNING:Pack:2515 - The LUT-1 inverter "E2M/EC/sysACEIO_not00001_INV_0" failed
   to join the OLOGIC comp matched to output buffer
   "E2M/EC/sysACEIO/IOBUF_B5/OBUFT".  This may result in suboptimal timing.  The
   LUT-1 inverter E2M/EC/sysACEIO_not00001_INV_0 drives multiple loads.
WARNING:Pack:2515 - The LUT-1 inverter "E2M/EC/sysACEIO_not00001_INV_0" failed
   to join the OLOGIC comp matched to output buffer
   "E2M/EC/sysACEIO/IOBUF_B6/OBUFT".  This may result in suboptimal timing.  The
   LUT-1 inverter E2M/EC/sysACEIO_not00001_INV_0 drives multiple loads.
WARNING:Pack:2515 - The LUT-1 inverter "E2M/EC/sysACEIO_not00001_INV_0" failed
   to join the OLOGIC comp matched to output buffer
   "E2M/EC/sysACEIO/IOBUF_B7/OBUFT".  This may result in suboptimal timing.  The
   LUT-1 inverter E2M/EC/sysACEIO_not00001_INV_0 drives multiple loads.
WARNING:Pack:2515 - The LUT-1 inverter "E2M/EC/sysACEIO_not00001_INV_0" failed
   to join the OLOGIC comp matched to output buffer
   "E2M/EC/sysACEIO/IOBUF_B8/OBUFT".  This may result in suboptimal timing.  The
   LUT-1 inverter E2M/EC/sysACEIO_not00001_INV_0 drives multiple loads.
WARNING:Pack:2515 - The LUT-1 inverter "E2M/EC/sysACEIO_not00001_INV_0" failed
   to join the OLOGIC comp matched to output buffer
   "E2M/EC/sysACEIO/IOBUF_B9/OBUFT".  This may result in suboptimal timing.  The
   LUT-1 inverter E2M/EC/sysACEIO_not00001_INV_0 drives multiple loads.
WARNING:Timing:3223 - Timing constraint TS_rx_fifo_rd_to_wr_0 = MAXDELAY FROM
   TIMEGRP "rx_fifo_rd_to_wr_0" TO TIMEGRP "clk_125_eth" 8 ns DATAPATHONLY
   ignored during timing analysis.
WARNING:Place:838 - An IO Bus with more than one IO standard is found.
   Components associated with this bus are as follows: 
   	 Comp: LED<0>   IOSTANDARD = LVDCI_18
   	 Comp: LED<1>   IOSTANDARD = LVDCI_18
   	 Comp: LED<2>   IOSTANDARD = LVDCI_18
   	 Comp: LED<3>   IOSTANDARD = LVCMOS25
   	 Comp: LED<4>   IOSTANDARD = LVDCI_18
   	 Comp: LED<5>   IOSTANDARD = LVCMOS25
   	 Comp: LED<6>   IOSTANDARD = LVCMOS25
   	 Comp: LED<7>   IOSTANDARD = LVCMOS25



Section 3 - Informational
-------------------------
INFO:LIT:243 - Logical network E2M/EC/register32File/doutb<31> has no load.
INFO:LIT:395 - The above info message is repeated 14 more times for the
   following (max. 5 shown):
   E2M/EC/register32File/doutb<30>,
   E2M/EC/register32File/doutb<29>,
   E2M/EC/register32File/doutb<28>,
   E2M/EC/register32File/doutb<27>,
   E2M/EC/register32File/doutb<26>
   To see the details of these info messages, please use the -detail switch.
INFO:MapLib:562 - No environment variables are currently set.
INFO:MapLib:1078 - IDELAYCTRL symbol "E2M/delayCtrl0" (output signal=<none>)
   does not have assigned IODELAY_GROUP. A default GROUP
   "MapGeneratedIodelayGroup" will be assigned.
   The following IODELAY Components are assigned to the same GROUP:
   IODELAY symbol "E2M/emac_ll/v5_emac_block_inst/gmii0/ideler" (output
   signal=E2M/emac_ll/v5_emac_block_inst/gmii0/GMII_RX_ER_DLY)
   IODELAY symbol "E2M/emac_ll/v5_emac_block_inst/gmii0/ideldv" (output
   signal=E2M/emac_ll/v5_emac_block_inst/gmii0/GMII_RX_DV_DLY)
   IODELAY symbol "E2M/emac_ll/v5_emac_block_inst/gmii0/ideld7" (output
   signal=E2M/emac_ll/v5_emac_block_inst/gmii0/GMII_RXD_DLY<7>)
   IODELAY symbol "E2M/emac_ll/v5_emac_block_inst/gmii0/ideld6" (output
   signal=E2M/emac_ll/v5_emac_block_inst/gmii0/GMII_RXD_DLY<6>)
   IODELAY symbol "E2M/emac_ll/v5_emac_block_inst/gmii0/ideld5" (output
   signal=E2M/emac_ll/v5_emac_block_inst/gmii0/GMII_RXD_DLY<5>)
   IODELAY symbol "E2M/emac_ll/v5_emac_block_inst/gmii0/ideld4" (output
   signal=E2M/emac_ll/v5_emac_block_inst/gmii0/GMII_RXD_DLY<4>)
   IODELAY symbol "E2M/emac_ll/v5_emac_block_inst/gmii0/ideld3" (output
   signal=E2M/emac_ll/v5_emac_block_inst/gmii0/GMII_RXD_DLY<3>)
   IODELAY symbol "E2M/emac_ll/v5_emac_block_inst/gmii0/ideld2" (output
   signal=E2M/emac_ll/v5_emac_block_inst/gmii0/GMII_RXD_DLY<2>)
   IODELAY symbol "E2M/emac_ll/v5_emac_block_inst/gmii0/ideld1" (output
   signal=E2M/emac_ll/v5_emac_block_inst/gmii0/GMII_RXD_DLY<1>)
   IODELAY symbol "E2M/emac_ll/v5_emac_block_inst/gmii0/ideld0" (output
   signal=E2M/emac_ll/v5_emac_block_inst/gmii0/GMII_RXD_DLY<0>)
   IODELAY symbol "E2M/delayRXClk" (output signal=E2M/gmii_rx_clk_delay1)

INFO:MapLib:841 - Changing COMPENSATION attribute from SYSTEM_SYNCHRONOUS to
   INTERNAL for PLL_ADV E2M/EC/clkBPLL.
INFO:MapLib:841 - Changing COMPENSATION attribute from SYSTEM_SYNCHRONOUS to
   INTERNAL for PLL_ADV clkBPLL.
INFO:LIT:244 - All of the single ended outputs in this design are using slew
   rate limited output drivers. The delay on speed critical single ended outputs
   can be dramatically reduced by designating them as fast outputs.
INFO:Pack:1716 - Initializing temperature to 85.000 Celsius. (default - Range:
   0.000 to 85.000 Celsius)
INFO:Pack:1720 - Initializing voltage to 0.950 Volts. (default - Range: 0.950 to
   1.050 Volts)
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more
   information, see the TSI report.  Please consult the Xilinx Command Line
   Tools User Guide for information on generating a TSI report.
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
INFO:Pack:1650 - Map created a placed design.

Section 4 - Removed Logic Summary
---------------------------------
   8 block(s) optimized away
  16 signal(s) removed

Section 5 - Removed Logic
-------------------------

The trimmed logic report below shows the logic removed from your design due to
sourceless or loadless signals, and VCC or ground connections.  If the removal
of a signal or symbol results in the subsequent removal of an additional signal
or symbol, the message explaining that second removal will be indented.  This
indentation will be repeated as a chain of related logic is removed.

To quickly locate the original cause for the removal of a chain of logic, look
above the place where that logic is listed in the trimming report, then locate
the lines that are least indented (begin at the leftmost edge).

The signal "E2M/EC/memInputData/N1" is sourceless and has been removed.
The signal "E2M/EC/register32File/doutb<31>" is sourceless and has been removed.
The signal "E2M/EC/register32File/doutb<30>" is sourceless and has been removed.
The signal "E2M/EC/register32File/doutb<29>" is sourceless and has been removed.
The signal "E2M/EC/register32File/doutb<28>" is sourceless and has been removed.
The signal "E2M/EC/register32File/doutb<27>" is sourceless and has been removed.
The signal "E2M/EC/register32File/doutb<26>" is sourceless and has been removed.
The signal "E2M/EC/register32File/doutb<25>" is sourceless and has been removed.
The signal "E2M/EC/register32File/doutb<24>" is sourceless and has been removed.
The signal "E2M/EC/register32File/doutb<23>" is sourceless and has been removed.
The signal "E2M/EC/register32File/doutb<22>" is sourceless and has been removed.
The signal "E2M/EC/register32File/doutb<21>" is sourceless and has been removed.
The signal "E2M/EC/register32File/doutb<20>" is sourceless and has been removed.
The signal "E2M/EC/register32File/doutb<19>" is sourceless and has been removed.
The signal "E2M/EC/register32File/doutb<18>" is sourceless and has been removed.
The signal "E2M/EC/register32File/doutb<17>" is sourceless and has been removed.

Optimized Block(s):
TYPE 		BLOCK
GND 		E2M/EC/memInputData/XST_GND
VCC 		E2M/EC/memInputData/XST_VCC
GND 		E2M/EC/memOutputData/XST_GND
VCC 		E2M/EC/memOutputData/XST_VCC
GND 		E2M/EC/register32File/XST_GND
VCC 		E2M/EC/register32File/XST_VCC
GND 		XST_GND
VCC 		XST_VCC

To enable printing of redundant blocks removed and signals merged, set the
detailed map report option and rerun map.

Section 6 - IOB Properties
--------------------------

+---------------------------------------------------------------------------------------------------------------------------------------------------------+
| IOB Name                           | Type             | Direction | IO Standard          | Diff  | Drive    | Slew | Reg (s)      | Resistor | IOB      |
|                                    |                  |           |                      | Term  | Strength | Rate |              |          | Delay    |
+---------------------------------------------------------------------------------------------------------------------------------------------------------+
| CLK_100                            | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| GMII_GTX_CLK_0                     | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW | ODDR         |          |          |
| GMII_RESET_B                       | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| GMII_RXD_0<0>                      | IOB              | INPUT     | LVCMOS25             |       |          |      | IFF          |          | FIXED    |
| GMII_RXD_0<1>                      | IOB              | INPUT     | LVCMOS25             |       |          |      | IFF          |          | FIXED    |
| GMII_RXD_0<2>                      | IOB              | INPUT     | LVCMOS25             |       |          |      | IFF          |          | FIXED    |
| GMII_RXD_0<3>                      | IOB              | INPUT     | LVCMOS25             |       |          |      | IFF          |          | FIXED    |
| GMII_RXD_0<4>                      | IOB              | INPUT     | LVCMOS25             |       |          |      | IFF          |          | FIXED    |
| GMII_RXD_0<5>                      | IOB              | INPUT     | LVCMOS25             |       |          |      | IFF          |          | FIXED    |
| GMII_RXD_0<6>                      | IOB              | INPUT     | LVCMOS25             |       |          |      | IFF          |          | FIXED    |
| GMII_RXD_0<7>                      | IOB              | INPUT     | LVCMOS25             |       |          |      | IFF          |          | FIXED    |
| GMII_RX_CLK_0                      | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          | FIXED    |
| GMII_RX_DV_0                       | IOB              | INPUT     | LVCMOS25             |       |          |      | IFF          |          | FIXED    |
| GMII_RX_ER_0                       | IOB              | INPUT     | LVCMOS25             |       |          |      | IFF          |          | FIXED    |
| GMII_TXD_0<0>                      | IOB              | OUTPUT    | LVDCI_33             |       |          |      | OFF          |          |          |
| GMII_TXD_0<1>                      | IOB              | OUTPUT    | LVDCI_33             |       |          |      | OFF          |          |          |
| GMII_TXD_0<2>                      | IOB              | OUTPUT    | LVDCI_33             |       |          |      | OFF          |          |          |
| GMII_TXD_0<3>                      | IOB              | OUTPUT    | LVDCI_33             |       |          |      | OFF          |          |          |
| GMII_TXD_0<4>                      | IOB              | OUTPUT    | LVDCI_33             |       |          |      | OFF          |          |          |
| GMII_TXD_0<5>                      | IOB              | OUTPUT    | LVDCI_33             |       |          |      | OFF          |          |          |
| GMII_TXD_0<6>                      | IOB              | OUTPUT    | LVDCI_33             |       |          |      | OFF          |          |          |
| GMII_TXD_0<7>                      | IOB              | OUTPUT    | LVDCI_33             |       |          |      | OFF          |          |          |
| GMII_TX_EN_0                       | IOB              | OUTPUT    | LVDCI_33             |       |          |      | OFF          |          |          |
| GMII_TX_ER_0                       | IOB              | OUTPUT    | LVDCI_33             |       |          |      | OFF          |          |          |
| LED<0>                             | IOB              | OUTPUT    | LVDCI_18             |       |          |      |              |          |          |
| LED<1>                             | IOB              | OUTPUT    | LVDCI_18             |       |          |      |              |          |          |
| LED<2>                             | IOB              | OUTPUT    | LVDCI_18             |       |          |      |              |          |          |
| LED<3>                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| LED<4>                             | IOB              | OUTPUT    | LVDCI_18             |       |          |      |              |          |          |
| LED<5>                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| LED<6>                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| LED<7>                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| RESET                              | IOB              | INPUT     | LVDCI_33             |       |          |      |              |          |          |
| sysACE_CLK                         | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| sysACE_MPADD<0>                    | IOB              | OUTPUT    | LVDCI_33             |       |          |      |              |          |          |
| sysACE_MPADD<1>                    | IOB              | OUTPUT    | LVDCI_33             |       |          |      |              |          |          |
| sysACE_MPADD<2>                    | IOB              | OUTPUT    | LVDCI_33             |       |          |      |              |          |          |
| sysACE_MPADD<3>                    | IOB              | OUTPUT    | LVDCI_33             |       |          |      |              |          |          |
| sysACE_MPADD<4>                    | IOB              | OUTPUT    | LVDCI_33             |       |          |      |              |          |          |
| sysACE_MPADD<5>                    | IOB              | OUTPUT    | LVDCI_33             |       |          |      |              |          |          |
| sysACE_MPADD<6>                    | IOB              | OUTPUT    | LVDCI_33             |       |          |      |              |          |          |
| sysACE_MPCE                        | IOB              | OUTPUT    | LVDCI_33             |       |          |      |              |          |          |
| sysACE_MPDATA<0>                   | IOB              | BIDIR     | LVDCI_33             |       |          |      |              |          |          |
| sysACE_MPDATA<1>                   | IOB              | BIDIR     | LVDCI_33             |       |          |      |              |          |          |
| sysACE_MPDATA<2>                   | IOB              | BIDIR     | LVDCI_33             |       |          |      |              |          |          |
| sysACE_MPDATA<3>                   | IOB              | BIDIR     | LVDCI_33             |       |          |      |              |          |          |
| sysACE_MPDATA<4>                   | IOB              | BIDIR     | LVDCI_33             |       |          |      |              |          |          |
| sysACE_MPDATA<5>                   | IOB              | BIDIR     | LVDCI_33             |       |          |      |              |          |          |
| sysACE_MPDATA<6>                   | IOB              | BIDIR     | LVDCI_33             |       |          |      |              |          |          |
| sysACE_MPDATA<7>                   | IOB              | BIDIR     | LVDCI_33             |       |          |      |              |          |          |
| sysACE_MPDATA<8>                   | IOB              | BIDIR     | LVDCI_33             |       |          |      |              |          |          |
| sysACE_MPDATA<9>                   | IOB              | BIDIR     | LVDCI_33             |       |          |      |              |          |          |
| sysACE_MPDATA<10>                  | IOB              | BIDIR     | LVDCI_33             |       |          |      |              |          |          |
| sysACE_MPDATA<11>                  | IOB              | BIDIR     | LVDCI_33             |       |          |      |              |          |          |
| sysACE_MPDATA<12>                  | IOB              | BIDIR     | LVDCI_33             |       |          |      |              |          |          |
| sysACE_MPDATA<13>                  | IOB              | BIDIR     | LVDCI_33             |       |          |      |              |          |          |
| sysACE_MPDATA<14>                  | IOB              | BIDIR     | LVDCI_33             |       |          |      |              |          |          |
| sysACE_MPDATA<15>                  | IOB              | BIDIR     | LVDCI_33             |       |          |      |              |          |          |
| sysACE_MPOE                        | IOB              | OUTPUT    | LVDCI_33             |       |          |      |              |          |          |
| sysACE_MPWE                        | IOB              | OUTPUT    | LVDCI_33             |       |          |      |              |          |          |
+---------------------------------------------------------------------------------------------------------------------------------------------------------+

Section 7 - RPMs
----------------

Section 8 - Guide Report
------------------------
Guide not run on this design.

Section 9 - Area Group and Partition Summary
--------------------------------------------

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Area Group Information
----------------------

  No area groups were found in this design.

----------------------

Section 10 - Timing Report
--------------------------
A logic-level (pre-route) timing report can be generated by using Xilinx static
timing analysis tools, Timing Analyzer (GUI) or TRCE (command line), with the
mapped NCD and PCF files. Please note that this timing report will be generated
using estimated delay information. For accurate numbers, please generate a
timing report with the post Place and Route NCD file.

For more information about the Timing Analyzer, consult the Xilinx Timing
Analyzer Reference Manual; for more information about TRCE, consult the Xilinx
Command Line Tools User Guide "TRACE" chapter.

Section 11 - Configuration String Details
-----------------------------------------
Use the "-detail" map option to print out Configuration Strings

Section 12 - Control Set Information
------------------------------------
Use the "-detail" map option to print out Control Set Information.

Section 13 - Utilization by Hierarchy
-------------------------------------
Use the "-detail" map option to print out the Utilization by Hierarchy section.
