# stop-watch

This is a tiny clock/stop-watch that is meant for Xilinx's Basys 3 FPGA. It is written in CLaSH.

## Build

To compile (or rather transpile in this case) to verilog:

```zsh
clash --verilog Main
```

## License

[MIT](LICENSE)

Copyright (c) 2016 Basile Henry