
PA_UHF.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000b8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000069b8  080000b8  080000b8  000100b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000304  08006a70  08006a70  00016a70  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006d74  08006d74  00020070  2**0
                  CONTENTS
  4 .ARM          00000000  08006d74  08006d74  00020070  2**0
                  CONTENTS
  5 .preinit_array 00000000  08006d74  08006d74  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006d74  08006d74  00016d74  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08006d78  08006d78  00016d78  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08006d7c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000244  20000070  08006dec  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200002b4  08006dec  000202b4  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000b5f5  00000000  00000000  00020098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002b72  00000000  00000000  0002b68d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000ab0  00000000  00000000  0002e200  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000940  00000000  00000000  0002ecb0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001755e  00000000  00000000  0002f5f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000f7a9  00000000  00000000  00046b4e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000863c6  00000000  00000000  000562f7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000dc6bd  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002908  00000000  00000000  000dc710  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000b8 <__do_global_dtors_aux>:
 80000b8:	b510      	push	{r4, lr}
 80000ba:	4c06      	ldr	r4, [pc, #24]	; (80000d4 <__do_global_dtors_aux+0x1c>)
 80000bc:	7823      	ldrb	r3, [r4, #0]
 80000be:	2b00      	cmp	r3, #0
 80000c0:	d107      	bne.n	80000d2 <__do_global_dtors_aux+0x1a>
 80000c2:	4b05      	ldr	r3, [pc, #20]	; (80000d8 <__do_global_dtors_aux+0x20>)
 80000c4:	2b00      	cmp	r3, #0
 80000c6:	d002      	beq.n	80000ce <__do_global_dtors_aux+0x16>
 80000c8:	4804      	ldr	r0, [pc, #16]	; (80000dc <__do_global_dtors_aux+0x24>)
 80000ca:	e000      	b.n	80000ce <__do_global_dtors_aux+0x16>
 80000cc:	bf00      	nop
 80000ce:	2301      	movs	r3, #1
 80000d0:	7023      	strb	r3, [r4, #0]
 80000d2:	bd10      	pop	{r4, pc}
 80000d4:	20000070 	.word	0x20000070
 80000d8:	00000000 	.word	0x00000000
 80000dc:	08006a58 	.word	0x08006a58

080000e0 <frame_dummy>:
 80000e0:	4b04      	ldr	r3, [pc, #16]	; (80000f4 <frame_dummy+0x14>)
 80000e2:	b510      	push	{r4, lr}
 80000e4:	2b00      	cmp	r3, #0
 80000e6:	d003      	beq.n	80000f0 <frame_dummy+0x10>
 80000e8:	4903      	ldr	r1, [pc, #12]	; (80000f8 <frame_dummy+0x18>)
 80000ea:	4804      	ldr	r0, [pc, #16]	; (80000fc <frame_dummy+0x1c>)
 80000ec:	e000      	b.n	80000f0 <frame_dummy+0x10>
 80000ee:	bf00      	nop
 80000f0:	bd10      	pop	{r4, pc}
 80000f2:	46c0      	nop			; (mov r8, r8)
 80000f4:	00000000 	.word	0x00000000
 80000f8:	20000074 	.word	0x20000074
 80000fc:	08006a58 	.word	0x08006a58

08000100 <__gnu_thumb1_case_shi>:
 8000100:	b403      	push	{r0, r1}
 8000102:	4671      	mov	r1, lr
 8000104:	0849      	lsrs	r1, r1, #1
 8000106:	0040      	lsls	r0, r0, #1
 8000108:	0049      	lsls	r1, r1, #1
 800010a:	5e09      	ldrsh	r1, [r1, r0]
 800010c:	0049      	lsls	r1, r1, #1
 800010e:	448e      	add	lr, r1
 8000110:	bc03      	pop	{r0, r1}
 8000112:	4770      	bx	lr

08000114 <__udivsi3>:
 8000114:	2200      	movs	r2, #0
 8000116:	0843      	lsrs	r3, r0, #1
 8000118:	428b      	cmp	r3, r1
 800011a:	d374      	bcc.n	8000206 <__udivsi3+0xf2>
 800011c:	0903      	lsrs	r3, r0, #4
 800011e:	428b      	cmp	r3, r1
 8000120:	d35f      	bcc.n	80001e2 <__udivsi3+0xce>
 8000122:	0a03      	lsrs	r3, r0, #8
 8000124:	428b      	cmp	r3, r1
 8000126:	d344      	bcc.n	80001b2 <__udivsi3+0x9e>
 8000128:	0b03      	lsrs	r3, r0, #12
 800012a:	428b      	cmp	r3, r1
 800012c:	d328      	bcc.n	8000180 <__udivsi3+0x6c>
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d30d      	bcc.n	8000150 <__udivsi3+0x3c>
 8000134:	22ff      	movs	r2, #255	; 0xff
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	ba12      	rev	r2, r2
 800013a:	0c03      	lsrs	r3, r0, #16
 800013c:	428b      	cmp	r3, r1
 800013e:	d302      	bcc.n	8000146 <__udivsi3+0x32>
 8000140:	1212      	asrs	r2, r2, #8
 8000142:	0209      	lsls	r1, r1, #8
 8000144:	d065      	beq.n	8000212 <__udivsi3+0xfe>
 8000146:	0b03      	lsrs	r3, r0, #12
 8000148:	428b      	cmp	r3, r1
 800014a:	d319      	bcc.n	8000180 <__udivsi3+0x6c>
 800014c:	e000      	b.n	8000150 <__udivsi3+0x3c>
 800014e:	0a09      	lsrs	r1, r1, #8
 8000150:	0bc3      	lsrs	r3, r0, #15
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x46>
 8000156:	03cb      	lsls	r3, r1, #15
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b83      	lsrs	r3, r0, #14
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x52>
 8000162:	038b      	lsls	r3, r1, #14
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b43      	lsrs	r3, r0, #13
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x5e>
 800016e:	034b      	lsls	r3, r1, #13
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0b03      	lsrs	r3, r0, #12
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x6a>
 800017a:	030b      	lsls	r3, r1, #12
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0ac3      	lsrs	r3, r0, #11
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x76>
 8000186:	02cb      	lsls	r3, r1, #11
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a83      	lsrs	r3, r0, #10
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x82>
 8000192:	028b      	lsls	r3, r1, #10
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a43      	lsrs	r3, r0, #9
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x8e>
 800019e:	024b      	lsls	r3, r1, #9
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	0a03      	lsrs	r3, r0, #8
 80001a6:	428b      	cmp	r3, r1
 80001a8:	d301      	bcc.n	80001ae <__udivsi3+0x9a>
 80001aa:	020b      	lsls	r3, r1, #8
 80001ac:	1ac0      	subs	r0, r0, r3
 80001ae:	4152      	adcs	r2, r2
 80001b0:	d2cd      	bcs.n	800014e <__udivsi3+0x3a>
 80001b2:	09c3      	lsrs	r3, r0, #7
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xa8>
 80001b8:	01cb      	lsls	r3, r1, #7
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0983      	lsrs	r3, r0, #6
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xb4>
 80001c4:	018b      	lsls	r3, r1, #6
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0943      	lsrs	r3, r0, #5
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xc0>
 80001d0:	014b      	lsls	r3, r1, #5
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	0903      	lsrs	r3, r0, #4
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xcc>
 80001dc:	010b      	lsls	r3, r1, #4
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	08c3      	lsrs	r3, r0, #3
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xd8>
 80001e8:	00cb      	lsls	r3, r1, #3
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0883      	lsrs	r3, r0, #2
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xe4>
 80001f4:	008b      	lsls	r3, r1, #2
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	0843      	lsrs	r3, r0, #1
 80001fc:	428b      	cmp	r3, r1
 80001fe:	d301      	bcc.n	8000204 <__udivsi3+0xf0>
 8000200:	004b      	lsls	r3, r1, #1
 8000202:	1ac0      	subs	r0, r0, r3
 8000204:	4152      	adcs	r2, r2
 8000206:	1a41      	subs	r1, r0, r1
 8000208:	d200      	bcs.n	800020c <__udivsi3+0xf8>
 800020a:	4601      	mov	r1, r0
 800020c:	4152      	adcs	r2, r2
 800020e:	4610      	mov	r0, r2
 8000210:	4770      	bx	lr
 8000212:	e7ff      	b.n	8000214 <__udivsi3+0x100>
 8000214:	b501      	push	{r0, lr}
 8000216:	2000      	movs	r0, #0
 8000218:	f000 f806 	bl	8000228 <__aeabi_idiv0>
 800021c:	bd02      	pop	{r1, pc}
 800021e:	46c0      	nop			; (mov r8, r8)

08000220 <__aeabi_uidivmod>:
 8000220:	2900      	cmp	r1, #0
 8000222:	d0f7      	beq.n	8000214 <__udivsi3+0x100>
 8000224:	e776      	b.n	8000114 <__udivsi3>
 8000226:	4770      	bx	lr

08000228 <__aeabi_idiv0>:
 8000228:	4770      	bx	lr
 800022a:	46c0      	nop			; (mov r8, r8)

0800022c <__aeabi_cfrcmple>:
 800022c:	4684      	mov	ip, r0
 800022e:	0008      	movs	r0, r1
 8000230:	4661      	mov	r1, ip
 8000232:	e7ff      	b.n	8000234 <__aeabi_cfcmpeq>

08000234 <__aeabi_cfcmpeq>:
 8000234:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8000236:	f000 fb6d 	bl	8000914 <__lesf2>
 800023a:	2800      	cmp	r0, #0
 800023c:	d401      	bmi.n	8000242 <__aeabi_cfcmpeq+0xe>
 800023e:	2100      	movs	r1, #0
 8000240:	42c8      	cmn	r0, r1
 8000242:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

08000244 <__aeabi_fcmpeq>:
 8000244:	b510      	push	{r4, lr}
 8000246:	f000 faf9 	bl	800083c <__eqsf2>
 800024a:	4240      	negs	r0, r0
 800024c:	3001      	adds	r0, #1
 800024e:	bd10      	pop	{r4, pc}

08000250 <__aeabi_fcmplt>:
 8000250:	b510      	push	{r4, lr}
 8000252:	f000 fb5f 	bl	8000914 <__lesf2>
 8000256:	2800      	cmp	r0, #0
 8000258:	db01      	blt.n	800025e <__aeabi_fcmplt+0xe>
 800025a:	2000      	movs	r0, #0
 800025c:	bd10      	pop	{r4, pc}
 800025e:	2001      	movs	r0, #1
 8000260:	bd10      	pop	{r4, pc}
 8000262:	46c0      	nop			; (mov r8, r8)

08000264 <__aeabi_fcmple>:
 8000264:	b510      	push	{r4, lr}
 8000266:	f000 fb55 	bl	8000914 <__lesf2>
 800026a:	2800      	cmp	r0, #0
 800026c:	dd01      	ble.n	8000272 <__aeabi_fcmple+0xe>
 800026e:	2000      	movs	r0, #0
 8000270:	bd10      	pop	{r4, pc}
 8000272:	2001      	movs	r0, #1
 8000274:	bd10      	pop	{r4, pc}
 8000276:	46c0      	nop			; (mov r8, r8)

08000278 <__aeabi_fcmpgt>:
 8000278:	b510      	push	{r4, lr}
 800027a:	f000 fb05 	bl	8000888 <__gesf2>
 800027e:	2800      	cmp	r0, #0
 8000280:	dc01      	bgt.n	8000286 <__aeabi_fcmpgt+0xe>
 8000282:	2000      	movs	r0, #0
 8000284:	bd10      	pop	{r4, pc}
 8000286:	2001      	movs	r0, #1
 8000288:	bd10      	pop	{r4, pc}
 800028a:	46c0      	nop			; (mov r8, r8)

0800028c <__aeabi_fcmpge>:
 800028c:	b510      	push	{r4, lr}
 800028e:	f000 fafb 	bl	8000888 <__gesf2>
 8000292:	2800      	cmp	r0, #0
 8000294:	da01      	bge.n	800029a <__aeabi_fcmpge+0xe>
 8000296:	2000      	movs	r0, #0
 8000298:	bd10      	pop	{r4, pc}
 800029a:	2001      	movs	r0, #1
 800029c:	bd10      	pop	{r4, pc}
 800029e:	46c0      	nop			; (mov r8, r8)

080002a0 <__aeabi_f2uiz>:
 80002a0:	219e      	movs	r1, #158	; 0x9e
 80002a2:	b510      	push	{r4, lr}
 80002a4:	05c9      	lsls	r1, r1, #23
 80002a6:	1c04      	adds	r4, r0, #0
 80002a8:	f7ff fff0 	bl	800028c <__aeabi_fcmpge>
 80002ac:	2800      	cmp	r0, #0
 80002ae:	d103      	bne.n	80002b8 <__aeabi_f2uiz+0x18>
 80002b0:	1c20      	adds	r0, r4, #0
 80002b2:	f000 fe5d 	bl	8000f70 <__aeabi_f2iz>
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	219e      	movs	r1, #158	; 0x9e
 80002ba:	1c20      	adds	r0, r4, #0
 80002bc:	05c9      	lsls	r1, r1, #23
 80002be:	f000 fc93 	bl	8000be8 <__aeabi_fsub>
 80002c2:	f000 fe55 	bl	8000f70 <__aeabi_f2iz>
 80002c6:	2380      	movs	r3, #128	; 0x80
 80002c8:	061b      	lsls	r3, r3, #24
 80002ca:	469c      	mov	ip, r3
 80002cc:	4460      	add	r0, ip
 80002ce:	e7f2      	b.n	80002b6 <__aeabi_f2uiz+0x16>

080002d0 <__aeabi_fadd>:
 80002d0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80002d2:	46c6      	mov	lr, r8
 80002d4:	0243      	lsls	r3, r0, #9
 80002d6:	0a5b      	lsrs	r3, r3, #9
 80002d8:	024e      	lsls	r6, r1, #9
 80002da:	0045      	lsls	r5, r0, #1
 80002dc:	004f      	lsls	r7, r1, #1
 80002de:	00da      	lsls	r2, r3, #3
 80002e0:	0fc4      	lsrs	r4, r0, #31
 80002e2:	469c      	mov	ip, r3
 80002e4:	0a70      	lsrs	r0, r6, #9
 80002e6:	4690      	mov	r8, r2
 80002e8:	b500      	push	{lr}
 80002ea:	0e2d      	lsrs	r5, r5, #24
 80002ec:	0e3f      	lsrs	r7, r7, #24
 80002ee:	0fc9      	lsrs	r1, r1, #31
 80002f0:	09b6      	lsrs	r6, r6, #6
 80002f2:	428c      	cmp	r4, r1
 80002f4:	d04b      	beq.n	800038e <__aeabi_fadd+0xbe>
 80002f6:	1bea      	subs	r2, r5, r7
 80002f8:	2a00      	cmp	r2, #0
 80002fa:	dd36      	ble.n	800036a <__aeabi_fadd+0x9a>
 80002fc:	2f00      	cmp	r7, #0
 80002fe:	d061      	beq.n	80003c4 <__aeabi_fadd+0xf4>
 8000300:	2dff      	cmp	r5, #255	; 0xff
 8000302:	d100      	bne.n	8000306 <__aeabi_fadd+0x36>
 8000304:	e0ad      	b.n	8000462 <__aeabi_fadd+0x192>
 8000306:	2380      	movs	r3, #128	; 0x80
 8000308:	04db      	lsls	r3, r3, #19
 800030a:	431e      	orrs	r6, r3
 800030c:	2a1b      	cmp	r2, #27
 800030e:	dc00      	bgt.n	8000312 <__aeabi_fadd+0x42>
 8000310:	e0d3      	b.n	80004ba <__aeabi_fadd+0x1ea>
 8000312:	2001      	movs	r0, #1
 8000314:	4643      	mov	r3, r8
 8000316:	1a18      	subs	r0, r3, r0
 8000318:	0143      	lsls	r3, r0, #5
 800031a:	d400      	bmi.n	800031e <__aeabi_fadd+0x4e>
 800031c:	e08c      	b.n	8000438 <__aeabi_fadd+0x168>
 800031e:	0180      	lsls	r0, r0, #6
 8000320:	0987      	lsrs	r7, r0, #6
 8000322:	0038      	movs	r0, r7
 8000324:	f000 fed4 	bl	80010d0 <__clzsi2>
 8000328:	3805      	subs	r0, #5
 800032a:	4087      	lsls	r7, r0
 800032c:	4285      	cmp	r5, r0
 800032e:	dc00      	bgt.n	8000332 <__aeabi_fadd+0x62>
 8000330:	e0b6      	b.n	80004a0 <__aeabi_fadd+0x1d0>
 8000332:	1a2d      	subs	r5, r5, r0
 8000334:	48b3      	ldr	r0, [pc, #716]	; (8000604 <__aeabi_fadd+0x334>)
 8000336:	4038      	ands	r0, r7
 8000338:	0743      	lsls	r3, r0, #29
 800033a:	d004      	beq.n	8000346 <__aeabi_fadd+0x76>
 800033c:	230f      	movs	r3, #15
 800033e:	4003      	ands	r3, r0
 8000340:	2b04      	cmp	r3, #4
 8000342:	d000      	beq.n	8000346 <__aeabi_fadd+0x76>
 8000344:	3004      	adds	r0, #4
 8000346:	0143      	lsls	r3, r0, #5
 8000348:	d400      	bmi.n	800034c <__aeabi_fadd+0x7c>
 800034a:	e078      	b.n	800043e <__aeabi_fadd+0x16e>
 800034c:	1c6a      	adds	r2, r5, #1
 800034e:	2dfe      	cmp	r5, #254	; 0xfe
 8000350:	d065      	beq.n	800041e <__aeabi_fadd+0x14e>
 8000352:	0180      	lsls	r0, r0, #6
 8000354:	0a43      	lsrs	r3, r0, #9
 8000356:	469c      	mov	ip, r3
 8000358:	b2d2      	uxtb	r2, r2
 800035a:	4663      	mov	r3, ip
 800035c:	05d0      	lsls	r0, r2, #23
 800035e:	4318      	orrs	r0, r3
 8000360:	07e4      	lsls	r4, r4, #31
 8000362:	4320      	orrs	r0, r4
 8000364:	bc80      	pop	{r7}
 8000366:	46b8      	mov	r8, r7
 8000368:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800036a:	2a00      	cmp	r2, #0
 800036c:	d035      	beq.n	80003da <__aeabi_fadd+0x10a>
 800036e:	1b7a      	subs	r2, r7, r5
 8000370:	2d00      	cmp	r5, #0
 8000372:	d000      	beq.n	8000376 <__aeabi_fadd+0xa6>
 8000374:	e0af      	b.n	80004d6 <__aeabi_fadd+0x206>
 8000376:	4643      	mov	r3, r8
 8000378:	2b00      	cmp	r3, #0
 800037a:	d100      	bne.n	800037e <__aeabi_fadd+0xae>
 800037c:	e0a7      	b.n	80004ce <__aeabi_fadd+0x1fe>
 800037e:	1e53      	subs	r3, r2, #1
 8000380:	2a01      	cmp	r2, #1
 8000382:	d100      	bne.n	8000386 <__aeabi_fadd+0xb6>
 8000384:	e12f      	b.n	80005e6 <__aeabi_fadd+0x316>
 8000386:	2aff      	cmp	r2, #255	; 0xff
 8000388:	d069      	beq.n	800045e <__aeabi_fadd+0x18e>
 800038a:	001a      	movs	r2, r3
 800038c:	e0aa      	b.n	80004e4 <__aeabi_fadd+0x214>
 800038e:	1be9      	subs	r1, r5, r7
 8000390:	2900      	cmp	r1, #0
 8000392:	dd70      	ble.n	8000476 <__aeabi_fadd+0x1a6>
 8000394:	2f00      	cmp	r7, #0
 8000396:	d037      	beq.n	8000408 <__aeabi_fadd+0x138>
 8000398:	2dff      	cmp	r5, #255	; 0xff
 800039a:	d062      	beq.n	8000462 <__aeabi_fadd+0x192>
 800039c:	2380      	movs	r3, #128	; 0x80
 800039e:	04db      	lsls	r3, r3, #19
 80003a0:	431e      	orrs	r6, r3
 80003a2:	291b      	cmp	r1, #27
 80003a4:	dc00      	bgt.n	80003a8 <__aeabi_fadd+0xd8>
 80003a6:	e0b0      	b.n	800050a <__aeabi_fadd+0x23a>
 80003a8:	2001      	movs	r0, #1
 80003aa:	4440      	add	r0, r8
 80003ac:	0143      	lsls	r3, r0, #5
 80003ae:	d543      	bpl.n	8000438 <__aeabi_fadd+0x168>
 80003b0:	3501      	adds	r5, #1
 80003b2:	2dff      	cmp	r5, #255	; 0xff
 80003b4:	d033      	beq.n	800041e <__aeabi_fadd+0x14e>
 80003b6:	2301      	movs	r3, #1
 80003b8:	4a93      	ldr	r2, [pc, #588]	; (8000608 <__aeabi_fadd+0x338>)
 80003ba:	4003      	ands	r3, r0
 80003bc:	0840      	lsrs	r0, r0, #1
 80003be:	4010      	ands	r0, r2
 80003c0:	4318      	orrs	r0, r3
 80003c2:	e7b9      	b.n	8000338 <__aeabi_fadd+0x68>
 80003c4:	2e00      	cmp	r6, #0
 80003c6:	d100      	bne.n	80003ca <__aeabi_fadd+0xfa>
 80003c8:	e083      	b.n	80004d2 <__aeabi_fadd+0x202>
 80003ca:	1e51      	subs	r1, r2, #1
 80003cc:	2a01      	cmp	r2, #1
 80003ce:	d100      	bne.n	80003d2 <__aeabi_fadd+0x102>
 80003d0:	e0d8      	b.n	8000584 <__aeabi_fadd+0x2b4>
 80003d2:	2aff      	cmp	r2, #255	; 0xff
 80003d4:	d045      	beq.n	8000462 <__aeabi_fadd+0x192>
 80003d6:	000a      	movs	r2, r1
 80003d8:	e798      	b.n	800030c <__aeabi_fadd+0x3c>
 80003da:	27fe      	movs	r7, #254	; 0xfe
 80003dc:	1c6a      	adds	r2, r5, #1
 80003de:	4217      	tst	r7, r2
 80003e0:	d000      	beq.n	80003e4 <__aeabi_fadd+0x114>
 80003e2:	e086      	b.n	80004f2 <__aeabi_fadd+0x222>
 80003e4:	2d00      	cmp	r5, #0
 80003e6:	d000      	beq.n	80003ea <__aeabi_fadd+0x11a>
 80003e8:	e0b7      	b.n	800055a <__aeabi_fadd+0x28a>
 80003ea:	4643      	mov	r3, r8
 80003ec:	2b00      	cmp	r3, #0
 80003ee:	d100      	bne.n	80003f2 <__aeabi_fadd+0x122>
 80003f0:	e0f3      	b.n	80005da <__aeabi_fadd+0x30a>
 80003f2:	2200      	movs	r2, #0
 80003f4:	2e00      	cmp	r6, #0
 80003f6:	d0b0      	beq.n	800035a <__aeabi_fadd+0x8a>
 80003f8:	1b98      	subs	r0, r3, r6
 80003fa:	0143      	lsls	r3, r0, #5
 80003fc:	d400      	bmi.n	8000400 <__aeabi_fadd+0x130>
 80003fe:	e0fa      	b.n	80005f6 <__aeabi_fadd+0x326>
 8000400:	4643      	mov	r3, r8
 8000402:	000c      	movs	r4, r1
 8000404:	1af0      	subs	r0, r6, r3
 8000406:	e797      	b.n	8000338 <__aeabi_fadd+0x68>
 8000408:	2e00      	cmp	r6, #0
 800040a:	d100      	bne.n	800040e <__aeabi_fadd+0x13e>
 800040c:	e0c8      	b.n	80005a0 <__aeabi_fadd+0x2d0>
 800040e:	1e4a      	subs	r2, r1, #1
 8000410:	2901      	cmp	r1, #1
 8000412:	d100      	bne.n	8000416 <__aeabi_fadd+0x146>
 8000414:	e0ae      	b.n	8000574 <__aeabi_fadd+0x2a4>
 8000416:	29ff      	cmp	r1, #255	; 0xff
 8000418:	d023      	beq.n	8000462 <__aeabi_fadd+0x192>
 800041a:	0011      	movs	r1, r2
 800041c:	e7c1      	b.n	80003a2 <__aeabi_fadd+0xd2>
 800041e:	2300      	movs	r3, #0
 8000420:	22ff      	movs	r2, #255	; 0xff
 8000422:	469c      	mov	ip, r3
 8000424:	e799      	b.n	800035a <__aeabi_fadd+0x8a>
 8000426:	21fe      	movs	r1, #254	; 0xfe
 8000428:	1c6a      	adds	r2, r5, #1
 800042a:	4211      	tst	r1, r2
 800042c:	d077      	beq.n	800051e <__aeabi_fadd+0x24e>
 800042e:	2aff      	cmp	r2, #255	; 0xff
 8000430:	d0f5      	beq.n	800041e <__aeabi_fadd+0x14e>
 8000432:	0015      	movs	r5, r2
 8000434:	4446      	add	r6, r8
 8000436:	0870      	lsrs	r0, r6, #1
 8000438:	0743      	lsls	r3, r0, #29
 800043a:	d000      	beq.n	800043e <__aeabi_fadd+0x16e>
 800043c:	e77e      	b.n	800033c <__aeabi_fadd+0x6c>
 800043e:	08c3      	lsrs	r3, r0, #3
 8000440:	2dff      	cmp	r5, #255	; 0xff
 8000442:	d00e      	beq.n	8000462 <__aeabi_fadd+0x192>
 8000444:	025b      	lsls	r3, r3, #9
 8000446:	0a5b      	lsrs	r3, r3, #9
 8000448:	469c      	mov	ip, r3
 800044a:	b2ea      	uxtb	r2, r5
 800044c:	e785      	b.n	800035a <__aeabi_fadd+0x8a>
 800044e:	2e00      	cmp	r6, #0
 8000450:	d007      	beq.n	8000462 <__aeabi_fadd+0x192>
 8000452:	2280      	movs	r2, #128	; 0x80
 8000454:	03d2      	lsls	r2, r2, #15
 8000456:	4213      	tst	r3, r2
 8000458:	d003      	beq.n	8000462 <__aeabi_fadd+0x192>
 800045a:	4210      	tst	r0, r2
 800045c:	d101      	bne.n	8000462 <__aeabi_fadd+0x192>
 800045e:	000c      	movs	r4, r1
 8000460:	0003      	movs	r3, r0
 8000462:	2b00      	cmp	r3, #0
 8000464:	d0db      	beq.n	800041e <__aeabi_fadd+0x14e>
 8000466:	2080      	movs	r0, #128	; 0x80
 8000468:	03c0      	lsls	r0, r0, #15
 800046a:	4318      	orrs	r0, r3
 800046c:	0240      	lsls	r0, r0, #9
 800046e:	0a43      	lsrs	r3, r0, #9
 8000470:	469c      	mov	ip, r3
 8000472:	22ff      	movs	r2, #255	; 0xff
 8000474:	e771      	b.n	800035a <__aeabi_fadd+0x8a>
 8000476:	2900      	cmp	r1, #0
 8000478:	d0d5      	beq.n	8000426 <__aeabi_fadd+0x156>
 800047a:	1b7a      	subs	r2, r7, r5
 800047c:	2d00      	cmp	r5, #0
 800047e:	d160      	bne.n	8000542 <__aeabi_fadd+0x272>
 8000480:	4643      	mov	r3, r8
 8000482:	2b00      	cmp	r3, #0
 8000484:	d024      	beq.n	80004d0 <__aeabi_fadd+0x200>
 8000486:	1e53      	subs	r3, r2, #1
 8000488:	2a01      	cmp	r2, #1
 800048a:	d073      	beq.n	8000574 <__aeabi_fadd+0x2a4>
 800048c:	2aff      	cmp	r2, #255	; 0xff
 800048e:	d0e7      	beq.n	8000460 <__aeabi_fadd+0x190>
 8000490:	001a      	movs	r2, r3
 8000492:	2a1b      	cmp	r2, #27
 8000494:	dc00      	bgt.n	8000498 <__aeabi_fadd+0x1c8>
 8000496:	e085      	b.n	80005a4 <__aeabi_fadd+0x2d4>
 8000498:	2001      	movs	r0, #1
 800049a:	003d      	movs	r5, r7
 800049c:	1980      	adds	r0, r0, r6
 800049e:	e785      	b.n	80003ac <__aeabi_fadd+0xdc>
 80004a0:	2320      	movs	r3, #32
 80004a2:	003a      	movs	r2, r7
 80004a4:	1b45      	subs	r5, r0, r5
 80004a6:	0038      	movs	r0, r7
 80004a8:	3501      	adds	r5, #1
 80004aa:	40ea      	lsrs	r2, r5
 80004ac:	1b5d      	subs	r5, r3, r5
 80004ae:	40a8      	lsls	r0, r5
 80004b0:	1e43      	subs	r3, r0, #1
 80004b2:	4198      	sbcs	r0, r3
 80004b4:	2500      	movs	r5, #0
 80004b6:	4310      	orrs	r0, r2
 80004b8:	e73e      	b.n	8000338 <__aeabi_fadd+0x68>
 80004ba:	2320      	movs	r3, #32
 80004bc:	0030      	movs	r0, r6
 80004be:	1a9b      	subs	r3, r3, r2
 80004c0:	0031      	movs	r1, r6
 80004c2:	4098      	lsls	r0, r3
 80004c4:	40d1      	lsrs	r1, r2
 80004c6:	1e43      	subs	r3, r0, #1
 80004c8:	4198      	sbcs	r0, r3
 80004ca:	4308      	orrs	r0, r1
 80004cc:	e722      	b.n	8000314 <__aeabi_fadd+0x44>
 80004ce:	000c      	movs	r4, r1
 80004d0:	0003      	movs	r3, r0
 80004d2:	0015      	movs	r5, r2
 80004d4:	e7b4      	b.n	8000440 <__aeabi_fadd+0x170>
 80004d6:	2fff      	cmp	r7, #255	; 0xff
 80004d8:	d0c1      	beq.n	800045e <__aeabi_fadd+0x18e>
 80004da:	2380      	movs	r3, #128	; 0x80
 80004dc:	4640      	mov	r0, r8
 80004de:	04db      	lsls	r3, r3, #19
 80004e0:	4318      	orrs	r0, r3
 80004e2:	4680      	mov	r8, r0
 80004e4:	2a1b      	cmp	r2, #27
 80004e6:	dd51      	ble.n	800058c <__aeabi_fadd+0x2bc>
 80004e8:	2001      	movs	r0, #1
 80004ea:	000c      	movs	r4, r1
 80004ec:	003d      	movs	r5, r7
 80004ee:	1a30      	subs	r0, r6, r0
 80004f0:	e712      	b.n	8000318 <__aeabi_fadd+0x48>
 80004f2:	4643      	mov	r3, r8
 80004f4:	1b9f      	subs	r7, r3, r6
 80004f6:	017b      	lsls	r3, r7, #5
 80004f8:	d42b      	bmi.n	8000552 <__aeabi_fadd+0x282>
 80004fa:	2f00      	cmp	r7, #0
 80004fc:	d000      	beq.n	8000500 <__aeabi_fadd+0x230>
 80004fe:	e710      	b.n	8000322 <__aeabi_fadd+0x52>
 8000500:	2300      	movs	r3, #0
 8000502:	2400      	movs	r4, #0
 8000504:	2200      	movs	r2, #0
 8000506:	469c      	mov	ip, r3
 8000508:	e727      	b.n	800035a <__aeabi_fadd+0x8a>
 800050a:	2320      	movs	r3, #32
 800050c:	0032      	movs	r2, r6
 800050e:	0030      	movs	r0, r6
 8000510:	40ca      	lsrs	r2, r1
 8000512:	1a59      	subs	r1, r3, r1
 8000514:	4088      	lsls	r0, r1
 8000516:	1e43      	subs	r3, r0, #1
 8000518:	4198      	sbcs	r0, r3
 800051a:	4310      	orrs	r0, r2
 800051c:	e745      	b.n	80003aa <__aeabi_fadd+0xda>
 800051e:	2d00      	cmp	r5, #0
 8000520:	d14a      	bne.n	80005b8 <__aeabi_fadd+0x2e8>
 8000522:	4643      	mov	r3, r8
 8000524:	2b00      	cmp	r3, #0
 8000526:	d063      	beq.n	80005f0 <__aeabi_fadd+0x320>
 8000528:	2200      	movs	r2, #0
 800052a:	2e00      	cmp	r6, #0
 800052c:	d100      	bne.n	8000530 <__aeabi_fadd+0x260>
 800052e:	e714      	b.n	800035a <__aeabi_fadd+0x8a>
 8000530:	0030      	movs	r0, r6
 8000532:	4440      	add	r0, r8
 8000534:	0143      	lsls	r3, r0, #5
 8000536:	d400      	bmi.n	800053a <__aeabi_fadd+0x26a>
 8000538:	e77e      	b.n	8000438 <__aeabi_fadd+0x168>
 800053a:	4b32      	ldr	r3, [pc, #200]	; (8000604 <__aeabi_fadd+0x334>)
 800053c:	3501      	adds	r5, #1
 800053e:	4018      	ands	r0, r3
 8000540:	e77a      	b.n	8000438 <__aeabi_fadd+0x168>
 8000542:	2fff      	cmp	r7, #255	; 0xff
 8000544:	d08c      	beq.n	8000460 <__aeabi_fadd+0x190>
 8000546:	2380      	movs	r3, #128	; 0x80
 8000548:	4641      	mov	r1, r8
 800054a:	04db      	lsls	r3, r3, #19
 800054c:	4319      	orrs	r1, r3
 800054e:	4688      	mov	r8, r1
 8000550:	e79f      	b.n	8000492 <__aeabi_fadd+0x1c2>
 8000552:	4643      	mov	r3, r8
 8000554:	000c      	movs	r4, r1
 8000556:	1af7      	subs	r7, r6, r3
 8000558:	e6e3      	b.n	8000322 <__aeabi_fadd+0x52>
 800055a:	4642      	mov	r2, r8
 800055c:	2a00      	cmp	r2, #0
 800055e:	d000      	beq.n	8000562 <__aeabi_fadd+0x292>
 8000560:	e775      	b.n	800044e <__aeabi_fadd+0x17e>
 8000562:	2e00      	cmp	r6, #0
 8000564:	d000      	beq.n	8000568 <__aeabi_fadd+0x298>
 8000566:	e77a      	b.n	800045e <__aeabi_fadd+0x18e>
 8000568:	2380      	movs	r3, #128	; 0x80
 800056a:	03db      	lsls	r3, r3, #15
 800056c:	2400      	movs	r4, #0
 800056e:	469c      	mov	ip, r3
 8000570:	22ff      	movs	r2, #255	; 0xff
 8000572:	e6f2      	b.n	800035a <__aeabi_fadd+0x8a>
 8000574:	0030      	movs	r0, r6
 8000576:	4440      	add	r0, r8
 8000578:	2501      	movs	r5, #1
 800057a:	0143      	lsls	r3, r0, #5
 800057c:	d400      	bmi.n	8000580 <__aeabi_fadd+0x2b0>
 800057e:	e75b      	b.n	8000438 <__aeabi_fadd+0x168>
 8000580:	2502      	movs	r5, #2
 8000582:	e718      	b.n	80003b6 <__aeabi_fadd+0xe6>
 8000584:	4643      	mov	r3, r8
 8000586:	2501      	movs	r5, #1
 8000588:	1b98      	subs	r0, r3, r6
 800058a:	e6c5      	b.n	8000318 <__aeabi_fadd+0x48>
 800058c:	2320      	movs	r3, #32
 800058e:	4644      	mov	r4, r8
 8000590:	4640      	mov	r0, r8
 8000592:	40d4      	lsrs	r4, r2
 8000594:	1a9a      	subs	r2, r3, r2
 8000596:	4090      	lsls	r0, r2
 8000598:	1e43      	subs	r3, r0, #1
 800059a:	4198      	sbcs	r0, r3
 800059c:	4320      	orrs	r0, r4
 800059e:	e7a4      	b.n	80004ea <__aeabi_fadd+0x21a>
 80005a0:	000d      	movs	r5, r1
 80005a2:	e74d      	b.n	8000440 <__aeabi_fadd+0x170>
 80005a4:	2320      	movs	r3, #32
 80005a6:	4641      	mov	r1, r8
 80005a8:	4640      	mov	r0, r8
 80005aa:	40d1      	lsrs	r1, r2
 80005ac:	1a9a      	subs	r2, r3, r2
 80005ae:	4090      	lsls	r0, r2
 80005b0:	1e43      	subs	r3, r0, #1
 80005b2:	4198      	sbcs	r0, r3
 80005b4:	4308      	orrs	r0, r1
 80005b6:	e770      	b.n	800049a <__aeabi_fadd+0x1ca>
 80005b8:	4642      	mov	r2, r8
 80005ba:	2a00      	cmp	r2, #0
 80005bc:	d100      	bne.n	80005c0 <__aeabi_fadd+0x2f0>
 80005be:	e74f      	b.n	8000460 <__aeabi_fadd+0x190>
 80005c0:	2e00      	cmp	r6, #0
 80005c2:	d100      	bne.n	80005c6 <__aeabi_fadd+0x2f6>
 80005c4:	e74d      	b.n	8000462 <__aeabi_fadd+0x192>
 80005c6:	2280      	movs	r2, #128	; 0x80
 80005c8:	03d2      	lsls	r2, r2, #15
 80005ca:	4213      	tst	r3, r2
 80005cc:	d100      	bne.n	80005d0 <__aeabi_fadd+0x300>
 80005ce:	e748      	b.n	8000462 <__aeabi_fadd+0x192>
 80005d0:	4210      	tst	r0, r2
 80005d2:	d000      	beq.n	80005d6 <__aeabi_fadd+0x306>
 80005d4:	e745      	b.n	8000462 <__aeabi_fadd+0x192>
 80005d6:	0003      	movs	r3, r0
 80005d8:	e743      	b.n	8000462 <__aeabi_fadd+0x192>
 80005da:	2e00      	cmp	r6, #0
 80005dc:	d090      	beq.n	8000500 <__aeabi_fadd+0x230>
 80005de:	000c      	movs	r4, r1
 80005e0:	4684      	mov	ip, r0
 80005e2:	2200      	movs	r2, #0
 80005e4:	e6b9      	b.n	800035a <__aeabi_fadd+0x8a>
 80005e6:	4643      	mov	r3, r8
 80005e8:	000c      	movs	r4, r1
 80005ea:	1af0      	subs	r0, r6, r3
 80005ec:	3501      	adds	r5, #1
 80005ee:	e693      	b.n	8000318 <__aeabi_fadd+0x48>
 80005f0:	4684      	mov	ip, r0
 80005f2:	2200      	movs	r2, #0
 80005f4:	e6b1      	b.n	800035a <__aeabi_fadd+0x8a>
 80005f6:	2800      	cmp	r0, #0
 80005f8:	d000      	beq.n	80005fc <__aeabi_fadd+0x32c>
 80005fa:	e71d      	b.n	8000438 <__aeabi_fadd+0x168>
 80005fc:	2300      	movs	r3, #0
 80005fe:	2400      	movs	r4, #0
 8000600:	469c      	mov	ip, r3
 8000602:	e6aa      	b.n	800035a <__aeabi_fadd+0x8a>
 8000604:	fbffffff 	.word	0xfbffffff
 8000608:	7dffffff 	.word	0x7dffffff

0800060c <__aeabi_fdiv>:
 800060c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800060e:	464f      	mov	r7, r9
 8000610:	4646      	mov	r6, r8
 8000612:	46d6      	mov	lr, sl
 8000614:	0245      	lsls	r5, r0, #9
 8000616:	b5c0      	push	{r6, r7, lr}
 8000618:	0047      	lsls	r7, r0, #1
 800061a:	1c0c      	adds	r4, r1, #0
 800061c:	0a6d      	lsrs	r5, r5, #9
 800061e:	0e3f      	lsrs	r7, r7, #24
 8000620:	0fc6      	lsrs	r6, r0, #31
 8000622:	2f00      	cmp	r7, #0
 8000624:	d100      	bne.n	8000628 <__aeabi_fdiv+0x1c>
 8000626:	e070      	b.n	800070a <__aeabi_fdiv+0xfe>
 8000628:	2fff      	cmp	r7, #255	; 0xff
 800062a:	d100      	bne.n	800062e <__aeabi_fdiv+0x22>
 800062c:	e075      	b.n	800071a <__aeabi_fdiv+0x10e>
 800062e:	00eb      	lsls	r3, r5, #3
 8000630:	2580      	movs	r5, #128	; 0x80
 8000632:	04ed      	lsls	r5, r5, #19
 8000634:	431d      	orrs	r5, r3
 8000636:	2300      	movs	r3, #0
 8000638:	4699      	mov	r9, r3
 800063a:	469a      	mov	sl, r3
 800063c:	3f7f      	subs	r7, #127	; 0x7f
 800063e:	0260      	lsls	r0, r4, #9
 8000640:	0a43      	lsrs	r3, r0, #9
 8000642:	4698      	mov	r8, r3
 8000644:	0063      	lsls	r3, r4, #1
 8000646:	0e1b      	lsrs	r3, r3, #24
 8000648:	0fe4      	lsrs	r4, r4, #31
 800064a:	2b00      	cmp	r3, #0
 800064c:	d04e      	beq.n	80006ec <__aeabi_fdiv+0xe0>
 800064e:	2bff      	cmp	r3, #255	; 0xff
 8000650:	d046      	beq.n	80006e0 <__aeabi_fdiv+0xd4>
 8000652:	4642      	mov	r2, r8
 8000654:	00d0      	lsls	r0, r2, #3
 8000656:	2280      	movs	r2, #128	; 0x80
 8000658:	04d2      	lsls	r2, r2, #19
 800065a:	4302      	orrs	r2, r0
 800065c:	4690      	mov	r8, r2
 800065e:	2200      	movs	r2, #0
 8000660:	3b7f      	subs	r3, #127	; 0x7f
 8000662:	0031      	movs	r1, r6
 8000664:	1aff      	subs	r7, r7, r3
 8000666:	464b      	mov	r3, r9
 8000668:	4061      	eors	r1, r4
 800066a:	b2c9      	uxtb	r1, r1
 800066c:	4313      	orrs	r3, r2
 800066e:	2b0f      	cmp	r3, #15
 8000670:	d900      	bls.n	8000674 <__aeabi_fdiv+0x68>
 8000672:	e0b5      	b.n	80007e0 <__aeabi_fdiv+0x1d4>
 8000674:	486e      	ldr	r0, [pc, #440]	; (8000830 <__aeabi_fdiv+0x224>)
 8000676:	009b      	lsls	r3, r3, #2
 8000678:	58c3      	ldr	r3, [r0, r3]
 800067a:	469f      	mov	pc, r3
 800067c:	2300      	movs	r3, #0
 800067e:	4698      	mov	r8, r3
 8000680:	0026      	movs	r6, r4
 8000682:	4645      	mov	r5, r8
 8000684:	4692      	mov	sl, r2
 8000686:	4653      	mov	r3, sl
 8000688:	2b02      	cmp	r3, #2
 800068a:	d100      	bne.n	800068e <__aeabi_fdiv+0x82>
 800068c:	e089      	b.n	80007a2 <__aeabi_fdiv+0x196>
 800068e:	2b03      	cmp	r3, #3
 8000690:	d100      	bne.n	8000694 <__aeabi_fdiv+0x88>
 8000692:	e09e      	b.n	80007d2 <__aeabi_fdiv+0x1c6>
 8000694:	2b01      	cmp	r3, #1
 8000696:	d018      	beq.n	80006ca <__aeabi_fdiv+0xbe>
 8000698:	003b      	movs	r3, r7
 800069a:	337f      	adds	r3, #127	; 0x7f
 800069c:	2b00      	cmp	r3, #0
 800069e:	dd69      	ble.n	8000774 <__aeabi_fdiv+0x168>
 80006a0:	076a      	lsls	r2, r5, #29
 80006a2:	d004      	beq.n	80006ae <__aeabi_fdiv+0xa2>
 80006a4:	220f      	movs	r2, #15
 80006a6:	402a      	ands	r2, r5
 80006a8:	2a04      	cmp	r2, #4
 80006aa:	d000      	beq.n	80006ae <__aeabi_fdiv+0xa2>
 80006ac:	3504      	adds	r5, #4
 80006ae:	012a      	lsls	r2, r5, #4
 80006b0:	d503      	bpl.n	80006ba <__aeabi_fdiv+0xae>
 80006b2:	4b60      	ldr	r3, [pc, #384]	; (8000834 <__aeabi_fdiv+0x228>)
 80006b4:	401d      	ands	r5, r3
 80006b6:	003b      	movs	r3, r7
 80006b8:	3380      	adds	r3, #128	; 0x80
 80006ba:	2bfe      	cmp	r3, #254	; 0xfe
 80006bc:	dd00      	ble.n	80006c0 <__aeabi_fdiv+0xb4>
 80006be:	e070      	b.n	80007a2 <__aeabi_fdiv+0x196>
 80006c0:	01ad      	lsls	r5, r5, #6
 80006c2:	0a6d      	lsrs	r5, r5, #9
 80006c4:	b2d8      	uxtb	r0, r3
 80006c6:	e002      	b.n	80006ce <__aeabi_fdiv+0xc2>
 80006c8:	000e      	movs	r6, r1
 80006ca:	2000      	movs	r0, #0
 80006cc:	2500      	movs	r5, #0
 80006ce:	05c0      	lsls	r0, r0, #23
 80006d0:	4328      	orrs	r0, r5
 80006d2:	07f6      	lsls	r6, r6, #31
 80006d4:	4330      	orrs	r0, r6
 80006d6:	bce0      	pop	{r5, r6, r7}
 80006d8:	46ba      	mov	sl, r7
 80006da:	46b1      	mov	r9, r6
 80006dc:	46a8      	mov	r8, r5
 80006de:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80006e0:	4643      	mov	r3, r8
 80006e2:	2b00      	cmp	r3, #0
 80006e4:	d13f      	bne.n	8000766 <__aeabi_fdiv+0x15a>
 80006e6:	2202      	movs	r2, #2
 80006e8:	3fff      	subs	r7, #255	; 0xff
 80006ea:	e003      	b.n	80006f4 <__aeabi_fdiv+0xe8>
 80006ec:	4643      	mov	r3, r8
 80006ee:	2b00      	cmp	r3, #0
 80006f0:	d12d      	bne.n	800074e <__aeabi_fdiv+0x142>
 80006f2:	2201      	movs	r2, #1
 80006f4:	0031      	movs	r1, r6
 80006f6:	464b      	mov	r3, r9
 80006f8:	4061      	eors	r1, r4
 80006fa:	b2c9      	uxtb	r1, r1
 80006fc:	4313      	orrs	r3, r2
 80006fe:	2b0f      	cmp	r3, #15
 8000700:	d834      	bhi.n	800076c <__aeabi_fdiv+0x160>
 8000702:	484d      	ldr	r0, [pc, #308]	; (8000838 <__aeabi_fdiv+0x22c>)
 8000704:	009b      	lsls	r3, r3, #2
 8000706:	58c3      	ldr	r3, [r0, r3]
 8000708:	469f      	mov	pc, r3
 800070a:	2d00      	cmp	r5, #0
 800070c:	d113      	bne.n	8000736 <__aeabi_fdiv+0x12a>
 800070e:	2304      	movs	r3, #4
 8000710:	4699      	mov	r9, r3
 8000712:	3b03      	subs	r3, #3
 8000714:	2700      	movs	r7, #0
 8000716:	469a      	mov	sl, r3
 8000718:	e791      	b.n	800063e <__aeabi_fdiv+0x32>
 800071a:	2d00      	cmp	r5, #0
 800071c:	d105      	bne.n	800072a <__aeabi_fdiv+0x11e>
 800071e:	2308      	movs	r3, #8
 8000720:	4699      	mov	r9, r3
 8000722:	3b06      	subs	r3, #6
 8000724:	27ff      	movs	r7, #255	; 0xff
 8000726:	469a      	mov	sl, r3
 8000728:	e789      	b.n	800063e <__aeabi_fdiv+0x32>
 800072a:	230c      	movs	r3, #12
 800072c:	4699      	mov	r9, r3
 800072e:	3b09      	subs	r3, #9
 8000730:	27ff      	movs	r7, #255	; 0xff
 8000732:	469a      	mov	sl, r3
 8000734:	e783      	b.n	800063e <__aeabi_fdiv+0x32>
 8000736:	0028      	movs	r0, r5
 8000738:	f000 fcca 	bl	80010d0 <__clzsi2>
 800073c:	2776      	movs	r7, #118	; 0x76
 800073e:	1f43      	subs	r3, r0, #5
 8000740:	409d      	lsls	r5, r3
 8000742:	2300      	movs	r3, #0
 8000744:	427f      	negs	r7, r7
 8000746:	4699      	mov	r9, r3
 8000748:	469a      	mov	sl, r3
 800074a:	1a3f      	subs	r7, r7, r0
 800074c:	e777      	b.n	800063e <__aeabi_fdiv+0x32>
 800074e:	4640      	mov	r0, r8
 8000750:	f000 fcbe 	bl	80010d0 <__clzsi2>
 8000754:	4642      	mov	r2, r8
 8000756:	1f43      	subs	r3, r0, #5
 8000758:	409a      	lsls	r2, r3
 800075a:	2376      	movs	r3, #118	; 0x76
 800075c:	425b      	negs	r3, r3
 800075e:	4690      	mov	r8, r2
 8000760:	1a1b      	subs	r3, r3, r0
 8000762:	2200      	movs	r2, #0
 8000764:	e77d      	b.n	8000662 <__aeabi_fdiv+0x56>
 8000766:	23ff      	movs	r3, #255	; 0xff
 8000768:	2203      	movs	r2, #3
 800076a:	e77a      	b.n	8000662 <__aeabi_fdiv+0x56>
 800076c:	000e      	movs	r6, r1
 800076e:	20ff      	movs	r0, #255	; 0xff
 8000770:	2500      	movs	r5, #0
 8000772:	e7ac      	b.n	80006ce <__aeabi_fdiv+0xc2>
 8000774:	2001      	movs	r0, #1
 8000776:	1ac0      	subs	r0, r0, r3
 8000778:	281b      	cmp	r0, #27
 800077a:	dca6      	bgt.n	80006ca <__aeabi_fdiv+0xbe>
 800077c:	379e      	adds	r7, #158	; 0x9e
 800077e:	002a      	movs	r2, r5
 8000780:	40bd      	lsls	r5, r7
 8000782:	40c2      	lsrs	r2, r0
 8000784:	1e6b      	subs	r3, r5, #1
 8000786:	419d      	sbcs	r5, r3
 8000788:	4315      	orrs	r5, r2
 800078a:	076b      	lsls	r3, r5, #29
 800078c:	d004      	beq.n	8000798 <__aeabi_fdiv+0x18c>
 800078e:	230f      	movs	r3, #15
 8000790:	402b      	ands	r3, r5
 8000792:	2b04      	cmp	r3, #4
 8000794:	d000      	beq.n	8000798 <__aeabi_fdiv+0x18c>
 8000796:	3504      	adds	r5, #4
 8000798:	016b      	lsls	r3, r5, #5
 800079a:	d544      	bpl.n	8000826 <__aeabi_fdiv+0x21a>
 800079c:	2001      	movs	r0, #1
 800079e:	2500      	movs	r5, #0
 80007a0:	e795      	b.n	80006ce <__aeabi_fdiv+0xc2>
 80007a2:	20ff      	movs	r0, #255	; 0xff
 80007a4:	2500      	movs	r5, #0
 80007a6:	e792      	b.n	80006ce <__aeabi_fdiv+0xc2>
 80007a8:	2580      	movs	r5, #128	; 0x80
 80007aa:	2600      	movs	r6, #0
 80007ac:	20ff      	movs	r0, #255	; 0xff
 80007ae:	03ed      	lsls	r5, r5, #15
 80007b0:	e78d      	b.n	80006ce <__aeabi_fdiv+0xc2>
 80007b2:	2300      	movs	r3, #0
 80007b4:	4698      	mov	r8, r3
 80007b6:	2080      	movs	r0, #128	; 0x80
 80007b8:	03c0      	lsls	r0, r0, #15
 80007ba:	4205      	tst	r5, r0
 80007bc:	d009      	beq.n	80007d2 <__aeabi_fdiv+0x1c6>
 80007be:	4643      	mov	r3, r8
 80007c0:	4203      	tst	r3, r0
 80007c2:	d106      	bne.n	80007d2 <__aeabi_fdiv+0x1c6>
 80007c4:	4645      	mov	r5, r8
 80007c6:	4305      	orrs	r5, r0
 80007c8:	026d      	lsls	r5, r5, #9
 80007ca:	0026      	movs	r6, r4
 80007cc:	20ff      	movs	r0, #255	; 0xff
 80007ce:	0a6d      	lsrs	r5, r5, #9
 80007d0:	e77d      	b.n	80006ce <__aeabi_fdiv+0xc2>
 80007d2:	2080      	movs	r0, #128	; 0x80
 80007d4:	03c0      	lsls	r0, r0, #15
 80007d6:	4305      	orrs	r5, r0
 80007d8:	026d      	lsls	r5, r5, #9
 80007da:	20ff      	movs	r0, #255	; 0xff
 80007dc:	0a6d      	lsrs	r5, r5, #9
 80007de:	e776      	b.n	80006ce <__aeabi_fdiv+0xc2>
 80007e0:	4642      	mov	r2, r8
 80007e2:	016b      	lsls	r3, r5, #5
 80007e4:	0150      	lsls	r0, r2, #5
 80007e6:	4283      	cmp	r3, r0
 80007e8:	d219      	bcs.n	800081e <__aeabi_fdiv+0x212>
 80007ea:	221b      	movs	r2, #27
 80007ec:	2500      	movs	r5, #0
 80007ee:	3f01      	subs	r7, #1
 80007f0:	2601      	movs	r6, #1
 80007f2:	001c      	movs	r4, r3
 80007f4:	006d      	lsls	r5, r5, #1
 80007f6:	005b      	lsls	r3, r3, #1
 80007f8:	2c00      	cmp	r4, #0
 80007fa:	db01      	blt.n	8000800 <__aeabi_fdiv+0x1f4>
 80007fc:	4298      	cmp	r0, r3
 80007fe:	d801      	bhi.n	8000804 <__aeabi_fdiv+0x1f8>
 8000800:	1a1b      	subs	r3, r3, r0
 8000802:	4335      	orrs	r5, r6
 8000804:	3a01      	subs	r2, #1
 8000806:	2a00      	cmp	r2, #0
 8000808:	d1f3      	bne.n	80007f2 <__aeabi_fdiv+0x1e6>
 800080a:	1e5a      	subs	r2, r3, #1
 800080c:	4193      	sbcs	r3, r2
 800080e:	431d      	orrs	r5, r3
 8000810:	003b      	movs	r3, r7
 8000812:	337f      	adds	r3, #127	; 0x7f
 8000814:	000e      	movs	r6, r1
 8000816:	2b00      	cmp	r3, #0
 8000818:	dd00      	ble.n	800081c <__aeabi_fdiv+0x210>
 800081a:	e741      	b.n	80006a0 <__aeabi_fdiv+0x94>
 800081c:	e7aa      	b.n	8000774 <__aeabi_fdiv+0x168>
 800081e:	221a      	movs	r2, #26
 8000820:	2501      	movs	r5, #1
 8000822:	1a1b      	subs	r3, r3, r0
 8000824:	e7e4      	b.n	80007f0 <__aeabi_fdiv+0x1e4>
 8000826:	01ad      	lsls	r5, r5, #6
 8000828:	2000      	movs	r0, #0
 800082a:	0a6d      	lsrs	r5, r5, #9
 800082c:	e74f      	b.n	80006ce <__aeabi_fdiv+0xc2>
 800082e:	46c0      	nop			; (mov r8, r8)
 8000830:	08006bbc 	.word	0x08006bbc
 8000834:	f7ffffff 	.word	0xf7ffffff
 8000838:	08006bfc 	.word	0x08006bfc

0800083c <__eqsf2>:
 800083c:	b570      	push	{r4, r5, r6, lr}
 800083e:	0042      	lsls	r2, r0, #1
 8000840:	0245      	lsls	r5, r0, #9
 8000842:	024e      	lsls	r6, r1, #9
 8000844:	004c      	lsls	r4, r1, #1
 8000846:	0fc3      	lsrs	r3, r0, #31
 8000848:	0a6d      	lsrs	r5, r5, #9
 800084a:	2001      	movs	r0, #1
 800084c:	0e12      	lsrs	r2, r2, #24
 800084e:	0a76      	lsrs	r6, r6, #9
 8000850:	0e24      	lsrs	r4, r4, #24
 8000852:	0fc9      	lsrs	r1, r1, #31
 8000854:	2aff      	cmp	r2, #255	; 0xff
 8000856:	d006      	beq.n	8000866 <__eqsf2+0x2a>
 8000858:	2cff      	cmp	r4, #255	; 0xff
 800085a:	d003      	beq.n	8000864 <__eqsf2+0x28>
 800085c:	42a2      	cmp	r2, r4
 800085e:	d101      	bne.n	8000864 <__eqsf2+0x28>
 8000860:	42b5      	cmp	r5, r6
 8000862:	d006      	beq.n	8000872 <__eqsf2+0x36>
 8000864:	bd70      	pop	{r4, r5, r6, pc}
 8000866:	2d00      	cmp	r5, #0
 8000868:	d1fc      	bne.n	8000864 <__eqsf2+0x28>
 800086a:	2cff      	cmp	r4, #255	; 0xff
 800086c:	d1fa      	bne.n	8000864 <__eqsf2+0x28>
 800086e:	2e00      	cmp	r6, #0
 8000870:	d1f8      	bne.n	8000864 <__eqsf2+0x28>
 8000872:	428b      	cmp	r3, r1
 8000874:	d006      	beq.n	8000884 <__eqsf2+0x48>
 8000876:	2001      	movs	r0, #1
 8000878:	2a00      	cmp	r2, #0
 800087a:	d1f3      	bne.n	8000864 <__eqsf2+0x28>
 800087c:	0028      	movs	r0, r5
 800087e:	1e43      	subs	r3, r0, #1
 8000880:	4198      	sbcs	r0, r3
 8000882:	e7ef      	b.n	8000864 <__eqsf2+0x28>
 8000884:	2000      	movs	r0, #0
 8000886:	e7ed      	b.n	8000864 <__eqsf2+0x28>

08000888 <__gesf2>:
 8000888:	b570      	push	{r4, r5, r6, lr}
 800088a:	0042      	lsls	r2, r0, #1
 800088c:	0245      	lsls	r5, r0, #9
 800088e:	024e      	lsls	r6, r1, #9
 8000890:	004c      	lsls	r4, r1, #1
 8000892:	0fc3      	lsrs	r3, r0, #31
 8000894:	0a6d      	lsrs	r5, r5, #9
 8000896:	0e12      	lsrs	r2, r2, #24
 8000898:	0a76      	lsrs	r6, r6, #9
 800089a:	0e24      	lsrs	r4, r4, #24
 800089c:	0fc8      	lsrs	r0, r1, #31
 800089e:	2aff      	cmp	r2, #255	; 0xff
 80008a0:	d01b      	beq.n	80008da <__gesf2+0x52>
 80008a2:	2cff      	cmp	r4, #255	; 0xff
 80008a4:	d00e      	beq.n	80008c4 <__gesf2+0x3c>
 80008a6:	2a00      	cmp	r2, #0
 80008a8:	d11b      	bne.n	80008e2 <__gesf2+0x5a>
 80008aa:	2c00      	cmp	r4, #0
 80008ac:	d101      	bne.n	80008b2 <__gesf2+0x2a>
 80008ae:	2e00      	cmp	r6, #0
 80008b0:	d01c      	beq.n	80008ec <__gesf2+0x64>
 80008b2:	2d00      	cmp	r5, #0
 80008b4:	d00c      	beq.n	80008d0 <__gesf2+0x48>
 80008b6:	4283      	cmp	r3, r0
 80008b8:	d01c      	beq.n	80008f4 <__gesf2+0x6c>
 80008ba:	2102      	movs	r1, #2
 80008bc:	1e58      	subs	r0, r3, #1
 80008be:	4008      	ands	r0, r1
 80008c0:	3801      	subs	r0, #1
 80008c2:	bd70      	pop	{r4, r5, r6, pc}
 80008c4:	2e00      	cmp	r6, #0
 80008c6:	d122      	bne.n	800090e <__gesf2+0x86>
 80008c8:	2a00      	cmp	r2, #0
 80008ca:	d1f4      	bne.n	80008b6 <__gesf2+0x2e>
 80008cc:	2d00      	cmp	r5, #0
 80008ce:	d1f2      	bne.n	80008b6 <__gesf2+0x2e>
 80008d0:	2800      	cmp	r0, #0
 80008d2:	d1f6      	bne.n	80008c2 <__gesf2+0x3a>
 80008d4:	2001      	movs	r0, #1
 80008d6:	4240      	negs	r0, r0
 80008d8:	e7f3      	b.n	80008c2 <__gesf2+0x3a>
 80008da:	2d00      	cmp	r5, #0
 80008dc:	d117      	bne.n	800090e <__gesf2+0x86>
 80008de:	2cff      	cmp	r4, #255	; 0xff
 80008e0:	d0f0      	beq.n	80008c4 <__gesf2+0x3c>
 80008e2:	2c00      	cmp	r4, #0
 80008e4:	d1e7      	bne.n	80008b6 <__gesf2+0x2e>
 80008e6:	2e00      	cmp	r6, #0
 80008e8:	d1e5      	bne.n	80008b6 <__gesf2+0x2e>
 80008ea:	e7e6      	b.n	80008ba <__gesf2+0x32>
 80008ec:	2000      	movs	r0, #0
 80008ee:	2d00      	cmp	r5, #0
 80008f0:	d0e7      	beq.n	80008c2 <__gesf2+0x3a>
 80008f2:	e7e2      	b.n	80008ba <__gesf2+0x32>
 80008f4:	42a2      	cmp	r2, r4
 80008f6:	dc05      	bgt.n	8000904 <__gesf2+0x7c>
 80008f8:	dbea      	blt.n	80008d0 <__gesf2+0x48>
 80008fa:	42b5      	cmp	r5, r6
 80008fc:	d802      	bhi.n	8000904 <__gesf2+0x7c>
 80008fe:	d3e7      	bcc.n	80008d0 <__gesf2+0x48>
 8000900:	2000      	movs	r0, #0
 8000902:	e7de      	b.n	80008c2 <__gesf2+0x3a>
 8000904:	4243      	negs	r3, r0
 8000906:	4158      	adcs	r0, r3
 8000908:	0040      	lsls	r0, r0, #1
 800090a:	3801      	subs	r0, #1
 800090c:	e7d9      	b.n	80008c2 <__gesf2+0x3a>
 800090e:	2002      	movs	r0, #2
 8000910:	4240      	negs	r0, r0
 8000912:	e7d6      	b.n	80008c2 <__gesf2+0x3a>

08000914 <__lesf2>:
 8000914:	b570      	push	{r4, r5, r6, lr}
 8000916:	0042      	lsls	r2, r0, #1
 8000918:	0245      	lsls	r5, r0, #9
 800091a:	024e      	lsls	r6, r1, #9
 800091c:	004c      	lsls	r4, r1, #1
 800091e:	0fc3      	lsrs	r3, r0, #31
 8000920:	0a6d      	lsrs	r5, r5, #9
 8000922:	0e12      	lsrs	r2, r2, #24
 8000924:	0a76      	lsrs	r6, r6, #9
 8000926:	0e24      	lsrs	r4, r4, #24
 8000928:	0fc8      	lsrs	r0, r1, #31
 800092a:	2aff      	cmp	r2, #255	; 0xff
 800092c:	d00b      	beq.n	8000946 <__lesf2+0x32>
 800092e:	2cff      	cmp	r4, #255	; 0xff
 8000930:	d00d      	beq.n	800094e <__lesf2+0x3a>
 8000932:	2a00      	cmp	r2, #0
 8000934:	d11f      	bne.n	8000976 <__lesf2+0x62>
 8000936:	2c00      	cmp	r4, #0
 8000938:	d116      	bne.n	8000968 <__lesf2+0x54>
 800093a:	2e00      	cmp	r6, #0
 800093c:	d114      	bne.n	8000968 <__lesf2+0x54>
 800093e:	2000      	movs	r0, #0
 8000940:	2d00      	cmp	r5, #0
 8000942:	d010      	beq.n	8000966 <__lesf2+0x52>
 8000944:	e009      	b.n	800095a <__lesf2+0x46>
 8000946:	2d00      	cmp	r5, #0
 8000948:	d10c      	bne.n	8000964 <__lesf2+0x50>
 800094a:	2cff      	cmp	r4, #255	; 0xff
 800094c:	d113      	bne.n	8000976 <__lesf2+0x62>
 800094e:	2e00      	cmp	r6, #0
 8000950:	d108      	bne.n	8000964 <__lesf2+0x50>
 8000952:	2a00      	cmp	r2, #0
 8000954:	d008      	beq.n	8000968 <__lesf2+0x54>
 8000956:	4283      	cmp	r3, r0
 8000958:	d012      	beq.n	8000980 <__lesf2+0x6c>
 800095a:	2102      	movs	r1, #2
 800095c:	1e58      	subs	r0, r3, #1
 800095e:	4008      	ands	r0, r1
 8000960:	3801      	subs	r0, #1
 8000962:	e000      	b.n	8000966 <__lesf2+0x52>
 8000964:	2002      	movs	r0, #2
 8000966:	bd70      	pop	{r4, r5, r6, pc}
 8000968:	2d00      	cmp	r5, #0
 800096a:	d1f4      	bne.n	8000956 <__lesf2+0x42>
 800096c:	2800      	cmp	r0, #0
 800096e:	d1fa      	bne.n	8000966 <__lesf2+0x52>
 8000970:	2001      	movs	r0, #1
 8000972:	4240      	negs	r0, r0
 8000974:	e7f7      	b.n	8000966 <__lesf2+0x52>
 8000976:	2c00      	cmp	r4, #0
 8000978:	d1ed      	bne.n	8000956 <__lesf2+0x42>
 800097a:	2e00      	cmp	r6, #0
 800097c:	d1eb      	bne.n	8000956 <__lesf2+0x42>
 800097e:	e7ec      	b.n	800095a <__lesf2+0x46>
 8000980:	42a2      	cmp	r2, r4
 8000982:	dc05      	bgt.n	8000990 <__lesf2+0x7c>
 8000984:	dbf2      	blt.n	800096c <__lesf2+0x58>
 8000986:	42b5      	cmp	r5, r6
 8000988:	d802      	bhi.n	8000990 <__lesf2+0x7c>
 800098a:	d3ef      	bcc.n	800096c <__lesf2+0x58>
 800098c:	2000      	movs	r0, #0
 800098e:	e7ea      	b.n	8000966 <__lesf2+0x52>
 8000990:	4243      	negs	r3, r0
 8000992:	4158      	adcs	r0, r3
 8000994:	0040      	lsls	r0, r0, #1
 8000996:	3801      	subs	r0, #1
 8000998:	e7e5      	b.n	8000966 <__lesf2+0x52>
 800099a:	46c0      	nop			; (mov r8, r8)

0800099c <__aeabi_fmul>:
 800099c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800099e:	464f      	mov	r7, r9
 80009a0:	4646      	mov	r6, r8
 80009a2:	46d6      	mov	lr, sl
 80009a4:	0244      	lsls	r4, r0, #9
 80009a6:	0045      	lsls	r5, r0, #1
 80009a8:	b5c0      	push	{r6, r7, lr}
 80009aa:	0a64      	lsrs	r4, r4, #9
 80009ac:	1c0f      	adds	r7, r1, #0
 80009ae:	0e2d      	lsrs	r5, r5, #24
 80009b0:	0fc6      	lsrs	r6, r0, #31
 80009b2:	2d00      	cmp	r5, #0
 80009b4:	d100      	bne.n	80009b8 <__aeabi_fmul+0x1c>
 80009b6:	e08d      	b.n	8000ad4 <__aeabi_fmul+0x138>
 80009b8:	2dff      	cmp	r5, #255	; 0xff
 80009ba:	d100      	bne.n	80009be <__aeabi_fmul+0x22>
 80009bc:	e092      	b.n	8000ae4 <__aeabi_fmul+0x148>
 80009be:	2300      	movs	r3, #0
 80009c0:	2080      	movs	r0, #128	; 0x80
 80009c2:	4699      	mov	r9, r3
 80009c4:	469a      	mov	sl, r3
 80009c6:	00e4      	lsls	r4, r4, #3
 80009c8:	04c0      	lsls	r0, r0, #19
 80009ca:	4304      	orrs	r4, r0
 80009cc:	3d7f      	subs	r5, #127	; 0x7f
 80009ce:	0278      	lsls	r0, r7, #9
 80009d0:	0a43      	lsrs	r3, r0, #9
 80009d2:	4698      	mov	r8, r3
 80009d4:	007b      	lsls	r3, r7, #1
 80009d6:	0e1b      	lsrs	r3, r3, #24
 80009d8:	0fff      	lsrs	r7, r7, #31
 80009da:	2b00      	cmp	r3, #0
 80009dc:	d100      	bne.n	80009e0 <__aeabi_fmul+0x44>
 80009de:	e070      	b.n	8000ac2 <__aeabi_fmul+0x126>
 80009e0:	2bff      	cmp	r3, #255	; 0xff
 80009e2:	d100      	bne.n	80009e6 <__aeabi_fmul+0x4a>
 80009e4:	e086      	b.n	8000af4 <__aeabi_fmul+0x158>
 80009e6:	4642      	mov	r2, r8
 80009e8:	00d0      	lsls	r0, r2, #3
 80009ea:	2280      	movs	r2, #128	; 0x80
 80009ec:	3b7f      	subs	r3, #127	; 0x7f
 80009ee:	18ed      	adds	r5, r5, r3
 80009f0:	2300      	movs	r3, #0
 80009f2:	04d2      	lsls	r2, r2, #19
 80009f4:	4302      	orrs	r2, r0
 80009f6:	4690      	mov	r8, r2
 80009f8:	469c      	mov	ip, r3
 80009fa:	0031      	movs	r1, r6
 80009fc:	464b      	mov	r3, r9
 80009fe:	4079      	eors	r1, r7
 8000a00:	1c68      	adds	r0, r5, #1
 8000a02:	2b0f      	cmp	r3, #15
 8000a04:	d81c      	bhi.n	8000a40 <__aeabi_fmul+0xa4>
 8000a06:	4a76      	ldr	r2, [pc, #472]	; (8000be0 <__aeabi_fmul+0x244>)
 8000a08:	009b      	lsls	r3, r3, #2
 8000a0a:	58d3      	ldr	r3, [r2, r3]
 8000a0c:	469f      	mov	pc, r3
 8000a0e:	0039      	movs	r1, r7
 8000a10:	4644      	mov	r4, r8
 8000a12:	46e2      	mov	sl, ip
 8000a14:	4653      	mov	r3, sl
 8000a16:	2b02      	cmp	r3, #2
 8000a18:	d00f      	beq.n	8000a3a <__aeabi_fmul+0x9e>
 8000a1a:	2b03      	cmp	r3, #3
 8000a1c:	d100      	bne.n	8000a20 <__aeabi_fmul+0x84>
 8000a1e:	e0d7      	b.n	8000bd0 <__aeabi_fmul+0x234>
 8000a20:	2b01      	cmp	r3, #1
 8000a22:	d137      	bne.n	8000a94 <__aeabi_fmul+0xf8>
 8000a24:	2000      	movs	r0, #0
 8000a26:	2400      	movs	r4, #0
 8000a28:	05c0      	lsls	r0, r0, #23
 8000a2a:	4320      	orrs	r0, r4
 8000a2c:	07c9      	lsls	r1, r1, #31
 8000a2e:	4308      	orrs	r0, r1
 8000a30:	bce0      	pop	{r5, r6, r7}
 8000a32:	46ba      	mov	sl, r7
 8000a34:	46b1      	mov	r9, r6
 8000a36:	46a8      	mov	r8, r5
 8000a38:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000a3a:	20ff      	movs	r0, #255	; 0xff
 8000a3c:	2400      	movs	r4, #0
 8000a3e:	e7f3      	b.n	8000a28 <__aeabi_fmul+0x8c>
 8000a40:	0c26      	lsrs	r6, r4, #16
 8000a42:	0424      	lsls	r4, r4, #16
 8000a44:	0c22      	lsrs	r2, r4, #16
 8000a46:	4644      	mov	r4, r8
 8000a48:	0424      	lsls	r4, r4, #16
 8000a4a:	0c24      	lsrs	r4, r4, #16
 8000a4c:	4643      	mov	r3, r8
 8000a4e:	0027      	movs	r7, r4
 8000a50:	0c1b      	lsrs	r3, r3, #16
 8000a52:	4357      	muls	r7, r2
 8000a54:	4374      	muls	r4, r6
 8000a56:	435a      	muls	r2, r3
 8000a58:	435e      	muls	r6, r3
 8000a5a:	1912      	adds	r2, r2, r4
 8000a5c:	0c3b      	lsrs	r3, r7, #16
 8000a5e:	189b      	adds	r3, r3, r2
 8000a60:	429c      	cmp	r4, r3
 8000a62:	d903      	bls.n	8000a6c <__aeabi_fmul+0xd0>
 8000a64:	2280      	movs	r2, #128	; 0x80
 8000a66:	0252      	lsls	r2, r2, #9
 8000a68:	4694      	mov	ip, r2
 8000a6a:	4466      	add	r6, ip
 8000a6c:	043f      	lsls	r7, r7, #16
 8000a6e:	041a      	lsls	r2, r3, #16
 8000a70:	0c3f      	lsrs	r7, r7, #16
 8000a72:	19d2      	adds	r2, r2, r7
 8000a74:	0194      	lsls	r4, r2, #6
 8000a76:	1e67      	subs	r7, r4, #1
 8000a78:	41bc      	sbcs	r4, r7
 8000a7a:	0c1b      	lsrs	r3, r3, #16
 8000a7c:	0e92      	lsrs	r2, r2, #26
 8000a7e:	199b      	adds	r3, r3, r6
 8000a80:	4314      	orrs	r4, r2
 8000a82:	019b      	lsls	r3, r3, #6
 8000a84:	431c      	orrs	r4, r3
 8000a86:	011b      	lsls	r3, r3, #4
 8000a88:	d400      	bmi.n	8000a8c <__aeabi_fmul+0xf0>
 8000a8a:	e09b      	b.n	8000bc4 <__aeabi_fmul+0x228>
 8000a8c:	2301      	movs	r3, #1
 8000a8e:	0862      	lsrs	r2, r4, #1
 8000a90:	401c      	ands	r4, r3
 8000a92:	4314      	orrs	r4, r2
 8000a94:	0002      	movs	r2, r0
 8000a96:	327f      	adds	r2, #127	; 0x7f
 8000a98:	2a00      	cmp	r2, #0
 8000a9a:	dd64      	ble.n	8000b66 <__aeabi_fmul+0x1ca>
 8000a9c:	0763      	lsls	r3, r4, #29
 8000a9e:	d004      	beq.n	8000aaa <__aeabi_fmul+0x10e>
 8000aa0:	230f      	movs	r3, #15
 8000aa2:	4023      	ands	r3, r4
 8000aa4:	2b04      	cmp	r3, #4
 8000aa6:	d000      	beq.n	8000aaa <__aeabi_fmul+0x10e>
 8000aa8:	3404      	adds	r4, #4
 8000aaa:	0123      	lsls	r3, r4, #4
 8000aac:	d503      	bpl.n	8000ab6 <__aeabi_fmul+0x11a>
 8000aae:	0002      	movs	r2, r0
 8000ab0:	4b4c      	ldr	r3, [pc, #304]	; (8000be4 <__aeabi_fmul+0x248>)
 8000ab2:	3280      	adds	r2, #128	; 0x80
 8000ab4:	401c      	ands	r4, r3
 8000ab6:	2afe      	cmp	r2, #254	; 0xfe
 8000ab8:	dcbf      	bgt.n	8000a3a <__aeabi_fmul+0x9e>
 8000aba:	01a4      	lsls	r4, r4, #6
 8000abc:	0a64      	lsrs	r4, r4, #9
 8000abe:	b2d0      	uxtb	r0, r2
 8000ac0:	e7b2      	b.n	8000a28 <__aeabi_fmul+0x8c>
 8000ac2:	4643      	mov	r3, r8
 8000ac4:	2b00      	cmp	r3, #0
 8000ac6:	d13d      	bne.n	8000b44 <__aeabi_fmul+0x1a8>
 8000ac8:	464a      	mov	r2, r9
 8000aca:	3301      	adds	r3, #1
 8000acc:	431a      	orrs	r2, r3
 8000ace:	4691      	mov	r9, r2
 8000ad0:	469c      	mov	ip, r3
 8000ad2:	e792      	b.n	80009fa <__aeabi_fmul+0x5e>
 8000ad4:	2c00      	cmp	r4, #0
 8000ad6:	d129      	bne.n	8000b2c <__aeabi_fmul+0x190>
 8000ad8:	2304      	movs	r3, #4
 8000ada:	4699      	mov	r9, r3
 8000adc:	3b03      	subs	r3, #3
 8000ade:	2500      	movs	r5, #0
 8000ae0:	469a      	mov	sl, r3
 8000ae2:	e774      	b.n	80009ce <__aeabi_fmul+0x32>
 8000ae4:	2c00      	cmp	r4, #0
 8000ae6:	d11b      	bne.n	8000b20 <__aeabi_fmul+0x184>
 8000ae8:	2308      	movs	r3, #8
 8000aea:	4699      	mov	r9, r3
 8000aec:	3b06      	subs	r3, #6
 8000aee:	25ff      	movs	r5, #255	; 0xff
 8000af0:	469a      	mov	sl, r3
 8000af2:	e76c      	b.n	80009ce <__aeabi_fmul+0x32>
 8000af4:	4643      	mov	r3, r8
 8000af6:	35ff      	adds	r5, #255	; 0xff
 8000af8:	2b00      	cmp	r3, #0
 8000afa:	d10b      	bne.n	8000b14 <__aeabi_fmul+0x178>
 8000afc:	2302      	movs	r3, #2
 8000afe:	464a      	mov	r2, r9
 8000b00:	431a      	orrs	r2, r3
 8000b02:	4691      	mov	r9, r2
 8000b04:	469c      	mov	ip, r3
 8000b06:	e778      	b.n	80009fa <__aeabi_fmul+0x5e>
 8000b08:	4653      	mov	r3, sl
 8000b0a:	0031      	movs	r1, r6
 8000b0c:	2b02      	cmp	r3, #2
 8000b0e:	d000      	beq.n	8000b12 <__aeabi_fmul+0x176>
 8000b10:	e783      	b.n	8000a1a <__aeabi_fmul+0x7e>
 8000b12:	e792      	b.n	8000a3a <__aeabi_fmul+0x9e>
 8000b14:	2303      	movs	r3, #3
 8000b16:	464a      	mov	r2, r9
 8000b18:	431a      	orrs	r2, r3
 8000b1a:	4691      	mov	r9, r2
 8000b1c:	469c      	mov	ip, r3
 8000b1e:	e76c      	b.n	80009fa <__aeabi_fmul+0x5e>
 8000b20:	230c      	movs	r3, #12
 8000b22:	4699      	mov	r9, r3
 8000b24:	3b09      	subs	r3, #9
 8000b26:	25ff      	movs	r5, #255	; 0xff
 8000b28:	469a      	mov	sl, r3
 8000b2a:	e750      	b.n	80009ce <__aeabi_fmul+0x32>
 8000b2c:	0020      	movs	r0, r4
 8000b2e:	f000 facf 	bl	80010d0 <__clzsi2>
 8000b32:	2576      	movs	r5, #118	; 0x76
 8000b34:	1f43      	subs	r3, r0, #5
 8000b36:	409c      	lsls	r4, r3
 8000b38:	2300      	movs	r3, #0
 8000b3a:	426d      	negs	r5, r5
 8000b3c:	4699      	mov	r9, r3
 8000b3e:	469a      	mov	sl, r3
 8000b40:	1a2d      	subs	r5, r5, r0
 8000b42:	e744      	b.n	80009ce <__aeabi_fmul+0x32>
 8000b44:	4640      	mov	r0, r8
 8000b46:	f000 fac3 	bl	80010d0 <__clzsi2>
 8000b4a:	4642      	mov	r2, r8
 8000b4c:	1f43      	subs	r3, r0, #5
 8000b4e:	409a      	lsls	r2, r3
 8000b50:	2300      	movs	r3, #0
 8000b52:	1a2d      	subs	r5, r5, r0
 8000b54:	4690      	mov	r8, r2
 8000b56:	469c      	mov	ip, r3
 8000b58:	3d76      	subs	r5, #118	; 0x76
 8000b5a:	e74e      	b.n	80009fa <__aeabi_fmul+0x5e>
 8000b5c:	2480      	movs	r4, #128	; 0x80
 8000b5e:	2100      	movs	r1, #0
 8000b60:	20ff      	movs	r0, #255	; 0xff
 8000b62:	03e4      	lsls	r4, r4, #15
 8000b64:	e760      	b.n	8000a28 <__aeabi_fmul+0x8c>
 8000b66:	2301      	movs	r3, #1
 8000b68:	1a9b      	subs	r3, r3, r2
 8000b6a:	2b1b      	cmp	r3, #27
 8000b6c:	dd00      	ble.n	8000b70 <__aeabi_fmul+0x1d4>
 8000b6e:	e759      	b.n	8000a24 <__aeabi_fmul+0x88>
 8000b70:	0022      	movs	r2, r4
 8000b72:	309e      	adds	r0, #158	; 0x9e
 8000b74:	40da      	lsrs	r2, r3
 8000b76:	4084      	lsls	r4, r0
 8000b78:	0013      	movs	r3, r2
 8000b7a:	1e62      	subs	r2, r4, #1
 8000b7c:	4194      	sbcs	r4, r2
 8000b7e:	431c      	orrs	r4, r3
 8000b80:	0763      	lsls	r3, r4, #29
 8000b82:	d004      	beq.n	8000b8e <__aeabi_fmul+0x1f2>
 8000b84:	230f      	movs	r3, #15
 8000b86:	4023      	ands	r3, r4
 8000b88:	2b04      	cmp	r3, #4
 8000b8a:	d000      	beq.n	8000b8e <__aeabi_fmul+0x1f2>
 8000b8c:	3404      	adds	r4, #4
 8000b8e:	0163      	lsls	r3, r4, #5
 8000b90:	d51a      	bpl.n	8000bc8 <__aeabi_fmul+0x22c>
 8000b92:	2001      	movs	r0, #1
 8000b94:	2400      	movs	r4, #0
 8000b96:	e747      	b.n	8000a28 <__aeabi_fmul+0x8c>
 8000b98:	2080      	movs	r0, #128	; 0x80
 8000b9a:	03c0      	lsls	r0, r0, #15
 8000b9c:	4204      	tst	r4, r0
 8000b9e:	d009      	beq.n	8000bb4 <__aeabi_fmul+0x218>
 8000ba0:	4643      	mov	r3, r8
 8000ba2:	4203      	tst	r3, r0
 8000ba4:	d106      	bne.n	8000bb4 <__aeabi_fmul+0x218>
 8000ba6:	4644      	mov	r4, r8
 8000ba8:	4304      	orrs	r4, r0
 8000baa:	0264      	lsls	r4, r4, #9
 8000bac:	0039      	movs	r1, r7
 8000bae:	20ff      	movs	r0, #255	; 0xff
 8000bb0:	0a64      	lsrs	r4, r4, #9
 8000bb2:	e739      	b.n	8000a28 <__aeabi_fmul+0x8c>
 8000bb4:	2080      	movs	r0, #128	; 0x80
 8000bb6:	03c0      	lsls	r0, r0, #15
 8000bb8:	4304      	orrs	r4, r0
 8000bba:	0264      	lsls	r4, r4, #9
 8000bbc:	0031      	movs	r1, r6
 8000bbe:	20ff      	movs	r0, #255	; 0xff
 8000bc0:	0a64      	lsrs	r4, r4, #9
 8000bc2:	e731      	b.n	8000a28 <__aeabi_fmul+0x8c>
 8000bc4:	0028      	movs	r0, r5
 8000bc6:	e765      	b.n	8000a94 <__aeabi_fmul+0xf8>
 8000bc8:	01a4      	lsls	r4, r4, #6
 8000bca:	2000      	movs	r0, #0
 8000bcc:	0a64      	lsrs	r4, r4, #9
 8000bce:	e72b      	b.n	8000a28 <__aeabi_fmul+0x8c>
 8000bd0:	2080      	movs	r0, #128	; 0x80
 8000bd2:	03c0      	lsls	r0, r0, #15
 8000bd4:	4304      	orrs	r4, r0
 8000bd6:	0264      	lsls	r4, r4, #9
 8000bd8:	20ff      	movs	r0, #255	; 0xff
 8000bda:	0a64      	lsrs	r4, r4, #9
 8000bdc:	e724      	b.n	8000a28 <__aeabi_fmul+0x8c>
 8000bde:	46c0      	nop			; (mov r8, r8)
 8000be0:	08006c3c 	.word	0x08006c3c
 8000be4:	f7ffffff 	.word	0xf7ffffff

08000be8 <__aeabi_fsub>:
 8000be8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000bea:	46ce      	mov	lr, r9
 8000bec:	4647      	mov	r7, r8
 8000bee:	0243      	lsls	r3, r0, #9
 8000bf0:	0a5b      	lsrs	r3, r3, #9
 8000bf2:	024e      	lsls	r6, r1, #9
 8000bf4:	00da      	lsls	r2, r3, #3
 8000bf6:	4694      	mov	ip, r2
 8000bf8:	0a72      	lsrs	r2, r6, #9
 8000bfa:	4691      	mov	r9, r2
 8000bfc:	0045      	lsls	r5, r0, #1
 8000bfe:	004a      	lsls	r2, r1, #1
 8000c00:	b580      	push	{r7, lr}
 8000c02:	0e2d      	lsrs	r5, r5, #24
 8000c04:	001f      	movs	r7, r3
 8000c06:	0fc4      	lsrs	r4, r0, #31
 8000c08:	0e12      	lsrs	r2, r2, #24
 8000c0a:	0fc9      	lsrs	r1, r1, #31
 8000c0c:	09b6      	lsrs	r6, r6, #6
 8000c0e:	2aff      	cmp	r2, #255	; 0xff
 8000c10:	d05b      	beq.n	8000cca <__aeabi_fsub+0xe2>
 8000c12:	2001      	movs	r0, #1
 8000c14:	4041      	eors	r1, r0
 8000c16:	428c      	cmp	r4, r1
 8000c18:	d039      	beq.n	8000c8e <__aeabi_fsub+0xa6>
 8000c1a:	1aa8      	subs	r0, r5, r2
 8000c1c:	2800      	cmp	r0, #0
 8000c1e:	dd5a      	ble.n	8000cd6 <__aeabi_fsub+0xee>
 8000c20:	2a00      	cmp	r2, #0
 8000c22:	d06a      	beq.n	8000cfa <__aeabi_fsub+0x112>
 8000c24:	2dff      	cmp	r5, #255	; 0xff
 8000c26:	d100      	bne.n	8000c2a <__aeabi_fsub+0x42>
 8000c28:	e0d9      	b.n	8000dde <__aeabi_fsub+0x1f6>
 8000c2a:	2280      	movs	r2, #128	; 0x80
 8000c2c:	04d2      	lsls	r2, r2, #19
 8000c2e:	4316      	orrs	r6, r2
 8000c30:	281b      	cmp	r0, #27
 8000c32:	dc00      	bgt.n	8000c36 <__aeabi_fsub+0x4e>
 8000c34:	e0e9      	b.n	8000e0a <__aeabi_fsub+0x222>
 8000c36:	2001      	movs	r0, #1
 8000c38:	4663      	mov	r3, ip
 8000c3a:	1a18      	subs	r0, r3, r0
 8000c3c:	0143      	lsls	r3, r0, #5
 8000c3e:	d400      	bmi.n	8000c42 <__aeabi_fsub+0x5a>
 8000c40:	e0b4      	b.n	8000dac <__aeabi_fsub+0x1c4>
 8000c42:	0180      	lsls	r0, r0, #6
 8000c44:	0987      	lsrs	r7, r0, #6
 8000c46:	0038      	movs	r0, r7
 8000c48:	f000 fa42 	bl	80010d0 <__clzsi2>
 8000c4c:	3805      	subs	r0, #5
 8000c4e:	4087      	lsls	r7, r0
 8000c50:	4285      	cmp	r5, r0
 8000c52:	dc00      	bgt.n	8000c56 <__aeabi_fsub+0x6e>
 8000c54:	e0cc      	b.n	8000df0 <__aeabi_fsub+0x208>
 8000c56:	1a2d      	subs	r5, r5, r0
 8000c58:	48b5      	ldr	r0, [pc, #724]	; (8000f30 <__aeabi_fsub+0x348>)
 8000c5a:	4038      	ands	r0, r7
 8000c5c:	0743      	lsls	r3, r0, #29
 8000c5e:	d004      	beq.n	8000c6a <__aeabi_fsub+0x82>
 8000c60:	230f      	movs	r3, #15
 8000c62:	4003      	ands	r3, r0
 8000c64:	2b04      	cmp	r3, #4
 8000c66:	d000      	beq.n	8000c6a <__aeabi_fsub+0x82>
 8000c68:	3004      	adds	r0, #4
 8000c6a:	0143      	lsls	r3, r0, #5
 8000c6c:	d400      	bmi.n	8000c70 <__aeabi_fsub+0x88>
 8000c6e:	e0a0      	b.n	8000db2 <__aeabi_fsub+0x1ca>
 8000c70:	1c6a      	adds	r2, r5, #1
 8000c72:	2dfe      	cmp	r5, #254	; 0xfe
 8000c74:	d100      	bne.n	8000c78 <__aeabi_fsub+0x90>
 8000c76:	e08d      	b.n	8000d94 <__aeabi_fsub+0x1ac>
 8000c78:	0180      	lsls	r0, r0, #6
 8000c7a:	0a47      	lsrs	r7, r0, #9
 8000c7c:	b2d2      	uxtb	r2, r2
 8000c7e:	05d0      	lsls	r0, r2, #23
 8000c80:	4338      	orrs	r0, r7
 8000c82:	07e4      	lsls	r4, r4, #31
 8000c84:	4320      	orrs	r0, r4
 8000c86:	bcc0      	pop	{r6, r7}
 8000c88:	46b9      	mov	r9, r7
 8000c8a:	46b0      	mov	r8, r6
 8000c8c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8000c8e:	1aa8      	subs	r0, r5, r2
 8000c90:	4680      	mov	r8, r0
 8000c92:	2800      	cmp	r0, #0
 8000c94:	dd45      	ble.n	8000d22 <__aeabi_fsub+0x13a>
 8000c96:	2a00      	cmp	r2, #0
 8000c98:	d070      	beq.n	8000d7c <__aeabi_fsub+0x194>
 8000c9a:	2dff      	cmp	r5, #255	; 0xff
 8000c9c:	d100      	bne.n	8000ca0 <__aeabi_fsub+0xb8>
 8000c9e:	e09e      	b.n	8000dde <__aeabi_fsub+0x1f6>
 8000ca0:	2380      	movs	r3, #128	; 0x80
 8000ca2:	04db      	lsls	r3, r3, #19
 8000ca4:	431e      	orrs	r6, r3
 8000ca6:	4643      	mov	r3, r8
 8000ca8:	2b1b      	cmp	r3, #27
 8000caa:	dc00      	bgt.n	8000cae <__aeabi_fsub+0xc6>
 8000cac:	e0d2      	b.n	8000e54 <__aeabi_fsub+0x26c>
 8000cae:	2001      	movs	r0, #1
 8000cb0:	4460      	add	r0, ip
 8000cb2:	0143      	lsls	r3, r0, #5
 8000cb4:	d57a      	bpl.n	8000dac <__aeabi_fsub+0x1c4>
 8000cb6:	3501      	adds	r5, #1
 8000cb8:	2dff      	cmp	r5, #255	; 0xff
 8000cba:	d06b      	beq.n	8000d94 <__aeabi_fsub+0x1ac>
 8000cbc:	2301      	movs	r3, #1
 8000cbe:	4a9d      	ldr	r2, [pc, #628]	; (8000f34 <__aeabi_fsub+0x34c>)
 8000cc0:	4003      	ands	r3, r0
 8000cc2:	0840      	lsrs	r0, r0, #1
 8000cc4:	4010      	ands	r0, r2
 8000cc6:	4318      	orrs	r0, r3
 8000cc8:	e7c8      	b.n	8000c5c <__aeabi_fsub+0x74>
 8000cca:	2e00      	cmp	r6, #0
 8000ccc:	d020      	beq.n	8000d10 <__aeabi_fsub+0x128>
 8000cce:	428c      	cmp	r4, r1
 8000cd0:	d023      	beq.n	8000d1a <__aeabi_fsub+0x132>
 8000cd2:	0028      	movs	r0, r5
 8000cd4:	38ff      	subs	r0, #255	; 0xff
 8000cd6:	2800      	cmp	r0, #0
 8000cd8:	d039      	beq.n	8000d4e <__aeabi_fsub+0x166>
 8000cda:	1b57      	subs	r7, r2, r5
 8000cdc:	2d00      	cmp	r5, #0
 8000cde:	d000      	beq.n	8000ce2 <__aeabi_fsub+0xfa>
 8000ce0:	e09d      	b.n	8000e1e <__aeabi_fsub+0x236>
 8000ce2:	4663      	mov	r3, ip
 8000ce4:	2b00      	cmp	r3, #0
 8000ce6:	d100      	bne.n	8000cea <__aeabi_fsub+0x102>
 8000ce8:	e0db      	b.n	8000ea2 <__aeabi_fsub+0x2ba>
 8000cea:	1e7b      	subs	r3, r7, #1
 8000cec:	2f01      	cmp	r7, #1
 8000cee:	d100      	bne.n	8000cf2 <__aeabi_fsub+0x10a>
 8000cf0:	e10d      	b.n	8000f0e <__aeabi_fsub+0x326>
 8000cf2:	2fff      	cmp	r7, #255	; 0xff
 8000cf4:	d071      	beq.n	8000dda <__aeabi_fsub+0x1f2>
 8000cf6:	001f      	movs	r7, r3
 8000cf8:	e098      	b.n	8000e2c <__aeabi_fsub+0x244>
 8000cfa:	2e00      	cmp	r6, #0
 8000cfc:	d100      	bne.n	8000d00 <__aeabi_fsub+0x118>
 8000cfe:	e0a7      	b.n	8000e50 <__aeabi_fsub+0x268>
 8000d00:	1e42      	subs	r2, r0, #1
 8000d02:	2801      	cmp	r0, #1
 8000d04:	d100      	bne.n	8000d08 <__aeabi_fsub+0x120>
 8000d06:	e0e6      	b.n	8000ed6 <__aeabi_fsub+0x2ee>
 8000d08:	28ff      	cmp	r0, #255	; 0xff
 8000d0a:	d068      	beq.n	8000dde <__aeabi_fsub+0x1f6>
 8000d0c:	0010      	movs	r0, r2
 8000d0e:	e78f      	b.n	8000c30 <__aeabi_fsub+0x48>
 8000d10:	2001      	movs	r0, #1
 8000d12:	4041      	eors	r1, r0
 8000d14:	42a1      	cmp	r1, r4
 8000d16:	d000      	beq.n	8000d1a <__aeabi_fsub+0x132>
 8000d18:	e77f      	b.n	8000c1a <__aeabi_fsub+0x32>
 8000d1a:	20ff      	movs	r0, #255	; 0xff
 8000d1c:	4240      	negs	r0, r0
 8000d1e:	4680      	mov	r8, r0
 8000d20:	44a8      	add	r8, r5
 8000d22:	4640      	mov	r0, r8
 8000d24:	2800      	cmp	r0, #0
 8000d26:	d038      	beq.n	8000d9a <__aeabi_fsub+0x1b2>
 8000d28:	1b51      	subs	r1, r2, r5
 8000d2a:	2d00      	cmp	r5, #0
 8000d2c:	d100      	bne.n	8000d30 <__aeabi_fsub+0x148>
 8000d2e:	e0ae      	b.n	8000e8e <__aeabi_fsub+0x2a6>
 8000d30:	2aff      	cmp	r2, #255	; 0xff
 8000d32:	d100      	bne.n	8000d36 <__aeabi_fsub+0x14e>
 8000d34:	e0df      	b.n	8000ef6 <__aeabi_fsub+0x30e>
 8000d36:	2380      	movs	r3, #128	; 0x80
 8000d38:	4660      	mov	r0, ip
 8000d3a:	04db      	lsls	r3, r3, #19
 8000d3c:	4318      	orrs	r0, r3
 8000d3e:	4684      	mov	ip, r0
 8000d40:	291b      	cmp	r1, #27
 8000d42:	dc00      	bgt.n	8000d46 <__aeabi_fsub+0x15e>
 8000d44:	e0d9      	b.n	8000efa <__aeabi_fsub+0x312>
 8000d46:	2001      	movs	r0, #1
 8000d48:	0015      	movs	r5, r2
 8000d4a:	1980      	adds	r0, r0, r6
 8000d4c:	e7b1      	b.n	8000cb2 <__aeabi_fsub+0xca>
 8000d4e:	20fe      	movs	r0, #254	; 0xfe
 8000d50:	1c6a      	adds	r2, r5, #1
 8000d52:	4210      	tst	r0, r2
 8000d54:	d171      	bne.n	8000e3a <__aeabi_fsub+0x252>
 8000d56:	2d00      	cmp	r5, #0
 8000d58:	d000      	beq.n	8000d5c <__aeabi_fsub+0x174>
 8000d5a:	e0a6      	b.n	8000eaa <__aeabi_fsub+0x2c2>
 8000d5c:	4663      	mov	r3, ip
 8000d5e:	2b00      	cmp	r3, #0
 8000d60:	d100      	bne.n	8000d64 <__aeabi_fsub+0x17c>
 8000d62:	e0d9      	b.n	8000f18 <__aeabi_fsub+0x330>
 8000d64:	2200      	movs	r2, #0
 8000d66:	2e00      	cmp	r6, #0
 8000d68:	d100      	bne.n	8000d6c <__aeabi_fsub+0x184>
 8000d6a:	e788      	b.n	8000c7e <__aeabi_fsub+0x96>
 8000d6c:	1b98      	subs	r0, r3, r6
 8000d6e:	0143      	lsls	r3, r0, #5
 8000d70:	d400      	bmi.n	8000d74 <__aeabi_fsub+0x18c>
 8000d72:	e0e1      	b.n	8000f38 <__aeabi_fsub+0x350>
 8000d74:	4663      	mov	r3, ip
 8000d76:	000c      	movs	r4, r1
 8000d78:	1af0      	subs	r0, r6, r3
 8000d7a:	e76f      	b.n	8000c5c <__aeabi_fsub+0x74>
 8000d7c:	2e00      	cmp	r6, #0
 8000d7e:	d100      	bne.n	8000d82 <__aeabi_fsub+0x19a>
 8000d80:	e0b7      	b.n	8000ef2 <__aeabi_fsub+0x30a>
 8000d82:	0002      	movs	r2, r0
 8000d84:	3a01      	subs	r2, #1
 8000d86:	2801      	cmp	r0, #1
 8000d88:	d100      	bne.n	8000d8c <__aeabi_fsub+0x1a4>
 8000d8a:	e09c      	b.n	8000ec6 <__aeabi_fsub+0x2de>
 8000d8c:	28ff      	cmp	r0, #255	; 0xff
 8000d8e:	d026      	beq.n	8000dde <__aeabi_fsub+0x1f6>
 8000d90:	4690      	mov	r8, r2
 8000d92:	e788      	b.n	8000ca6 <__aeabi_fsub+0xbe>
 8000d94:	22ff      	movs	r2, #255	; 0xff
 8000d96:	2700      	movs	r7, #0
 8000d98:	e771      	b.n	8000c7e <__aeabi_fsub+0x96>
 8000d9a:	20fe      	movs	r0, #254	; 0xfe
 8000d9c:	1c6a      	adds	r2, r5, #1
 8000d9e:	4210      	tst	r0, r2
 8000da0:	d064      	beq.n	8000e6c <__aeabi_fsub+0x284>
 8000da2:	2aff      	cmp	r2, #255	; 0xff
 8000da4:	d0f6      	beq.n	8000d94 <__aeabi_fsub+0x1ac>
 8000da6:	0015      	movs	r5, r2
 8000da8:	4466      	add	r6, ip
 8000daa:	0870      	lsrs	r0, r6, #1
 8000dac:	0743      	lsls	r3, r0, #29
 8000dae:	d000      	beq.n	8000db2 <__aeabi_fsub+0x1ca>
 8000db0:	e756      	b.n	8000c60 <__aeabi_fsub+0x78>
 8000db2:	08c3      	lsrs	r3, r0, #3
 8000db4:	2dff      	cmp	r5, #255	; 0xff
 8000db6:	d012      	beq.n	8000dde <__aeabi_fsub+0x1f6>
 8000db8:	025b      	lsls	r3, r3, #9
 8000dba:	0a5f      	lsrs	r7, r3, #9
 8000dbc:	b2ea      	uxtb	r2, r5
 8000dbe:	e75e      	b.n	8000c7e <__aeabi_fsub+0x96>
 8000dc0:	4662      	mov	r2, ip
 8000dc2:	2a00      	cmp	r2, #0
 8000dc4:	d100      	bne.n	8000dc8 <__aeabi_fsub+0x1e0>
 8000dc6:	e096      	b.n	8000ef6 <__aeabi_fsub+0x30e>
 8000dc8:	2e00      	cmp	r6, #0
 8000dca:	d008      	beq.n	8000dde <__aeabi_fsub+0x1f6>
 8000dcc:	2280      	movs	r2, #128	; 0x80
 8000dce:	03d2      	lsls	r2, r2, #15
 8000dd0:	4213      	tst	r3, r2
 8000dd2:	d004      	beq.n	8000dde <__aeabi_fsub+0x1f6>
 8000dd4:	4648      	mov	r0, r9
 8000dd6:	4210      	tst	r0, r2
 8000dd8:	d101      	bne.n	8000dde <__aeabi_fsub+0x1f6>
 8000dda:	000c      	movs	r4, r1
 8000ddc:	464b      	mov	r3, r9
 8000dde:	2b00      	cmp	r3, #0
 8000de0:	d0d8      	beq.n	8000d94 <__aeabi_fsub+0x1ac>
 8000de2:	2780      	movs	r7, #128	; 0x80
 8000de4:	03ff      	lsls	r7, r7, #15
 8000de6:	431f      	orrs	r7, r3
 8000de8:	027f      	lsls	r7, r7, #9
 8000dea:	22ff      	movs	r2, #255	; 0xff
 8000dec:	0a7f      	lsrs	r7, r7, #9
 8000dee:	e746      	b.n	8000c7e <__aeabi_fsub+0x96>
 8000df0:	2320      	movs	r3, #32
 8000df2:	003a      	movs	r2, r7
 8000df4:	1b45      	subs	r5, r0, r5
 8000df6:	0038      	movs	r0, r7
 8000df8:	3501      	adds	r5, #1
 8000dfa:	40ea      	lsrs	r2, r5
 8000dfc:	1b5d      	subs	r5, r3, r5
 8000dfe:	40a8      	lsls	r0, r5
 8000e00:	1e43      	subs	r3, r0, #1
 8000e02:	4198      	sbcs	r0, r3
 8000e04:	2500      	movs	r5, #0
 8000e06:	4310      	orrs	r0, r2
 8000e08:	e728      	b.n	8000c5c <__aeabi_fsub+0x74>
 8000e0a:	2320      	movs	r3, #32
 8000e0c:	1a1b      	subs	r3, r3, r0
 8000e0e:	0032      	movs	r2, r6
 8000e10:	409e      	lsls	r6, r3
 8000e12:	40c2      	lsrs	r2, r0
 8000e14:	0030      	movs	r0, r6
 8000e16:	1e43      	subs	r3, r0, #1
 8000e18:	4198      	sbcs	r0, r3
 8000e1a:	4310      	orrs	r0, r2
 8000e1c:	e70c      	b.n	8000c38 <__aeabi_fsub+0x50>
 8000e1e:	2aff      	cmp	r2, #255	; 0xff
 8000e20:	d0db      	beq.n	8000dda <__aeabi_fsub+0x1f2>
 8000e22:	2380      	movs	r3, #128	; 0x80
 8000e24:	4660      	mov	r0, ip
 8000e26:	04db      	lsls	r3, r3, #19
 8000e28:	4318      	orrs	r0, r3
 8000e2a:	4684      	mov	ip, r0
 8000e2c:	2f1b      	cmp	r7, #27
 8000e2e:	dd56      	ble.n	8000ede <__aeabi_fsub+0x2f6>
 8000e30:	2001      	movs	r0, #1
 8000e32:	000c      	movs	r4, r1
 8000e34:	0015      	movs	r5, r2
 8000e36:	1a30      	subs	r0, r6, r0
 8000e38:	e700      	b.n	8000c3c <__aeabi_fsub+0x54>
 8000e3a:	4663      	mov	r3, ip
 8000e3c:	1b9f      	subs	r7, r3, r6
 8000e3e:	017b      	lsls	r3, r7, #5
 8000e40:	d43d      	bmi.n	8000ebe <__aeabi_fsub+0x2d6>
 8000e42:	2f00      	cmp	r7, #0
 8000e44:	d000      	beq.n	8000e48 <__aeabi_fsub+0x260>
 8000e46:	e6fe      	b.n	8000c46 <__aeabi_fsub+0x5e>
 8000e48:	2400      	movs	r4, #0
 8000e4a:	2200      	movs	r2, #0
 8000e4c:	2700      	movs	r7, #0
 8000e4e:	e716      	b.n	8000c7e <__aeabi_fsub+0x96>
 8000e50:	0005      	movs	r5, r0
 8000e52:	e7af      	b.n	8000db4 <__aeabi_fsub+0x1cc>
 8000e54:	0032      	movs	r2, r6
 8000e56:	4643      	mov	r3, r8
 8000e58:	4641      	mov	r1, r8
 8000e5a:	40da      	lsrs	r2, r3
 8000e5c:	2320      	movs	r3, #32
 8000e5e:	1a5b      	subs	r3, r3, r1
 8000e60:	409e      	lsls	r6, r3
 8000e62:	0030      	movs	r0, r6
 8000e64:	1e43      	subs	r3, r0, #1
 8000e66:	4198      	sbcs	r0, r3
 8000e68:	4310      	orrs	r0, r2
 8000e6a:	e721      	b.n	8000cb0 <__aeabi_fsub+0xc8>
 8000e6c:	2d00      	cmp	r5, #0
 8000e6e:	d1a7      	bne.n	8000dc0 <__aeabi_fsub+0x1d8>
 8000e70:	4663      	mov	r3, ip
 8000e72:	2b00      	cmp	r3, #0
 8000e74:	d059      	beq.n	8000f2a <__aeabi_fsub+0x342>
 8000e76:	2200      	movs	r2, #0
 8000e78:	2e00      	cmp	r6, #0
 8000e7a:	d100      	bne.n	8000e7e <__aeabi_fsub+0x296>
 8000e7c:	e6ff      	b.n	8000c7e <__aeabi_fsub+0x96>
 8000e7e:	0030      	movs	r0, r6
 8000e80:	4460      	add	r0, ip
 8000e82:	0143      	lsls	r3, r0, #5
 8000e84:	d592      	bpl.n	8000dac <__aeabi_fsub+0x1c4>
 8000e86:	4b2a      	ldr	r3, [pc, #168]	; (8000f30 <__aeabi_fsub+0x348>)
 8000e88:	3501      	adds	r5, #1
 8000e8a:	4018      	ands	r0, r3
 8000e8c:	e78e      	b.n	8000dac <__aeabi_fsub+0x1c4>
 8000e8e:	4663      	mov	r3, ip
 8000e90:	2b00      	cmp	r3, #0
 8000e92:	d047      	beq.n	8000f24 <__aeabi_fsub+0x33c>
 8000e94:	1e4b      	subs	r3, r1, #1
 8000e96:	2901      	cmp	r1, #1
 8000e98:	d015      	beq.n	8000ec6 <__aeabi_fsub+0x2de>
 8000e9a:	29ff      	cmp	r1, #255	; 0xff
 8000e9c:	d02b      	beq.n	8000ef6 <__aeabi_fsub+0x30e>
 8000e9e:	0019      	movs	r1, r3
 8000ea0:	e74e      	b.n	8000d40 <__aeabi_fsub+0x158>
 8000ea2:	000c      	movs	r4, r1
 8000ea4:	464b      	mov	r3, r9
 8000ea6:	003d      	movs	r5, r7
 8000ea8:	e784      	b.n	8000db4 <__aeabi_fsub+0x1cc>
 8000eaa:	4662      	mov	r2, ip
 8000eac:	2a00      	cmp	r2, #0
 8000eae:	d18b      	bne.n	8000dc8 <__aeabi_fsub+0x1e0>
 8000eb0:	2e00      	cmp	r6, #0
 8000eb2:	d192      	bne.n	8000dda <__aeabi_fsub+0x1f2>
 8000eb4:	2780      	movs	r7, #128	; 0x80
 8000eb6:	2400      	movs	r4, #0
 8000eb8:	22ff      	movs	r2, #255	; 0xff
 8000eba:	03ff      	lsls	r7, r7, #15
 8000ebc:	e6df      	b.n	8000c7e <__aeabi_fsub+0x96>
 8000ebe:	4663      	mov	r3, ip
 8000ec0:	000c      	movs	r4, r1
 8000ec2:	1af7      	subs	r7, r6, r3
 8000ec4:	e6bf      	b.n	8000c46 <__aeabi_fsub+0x5e>
 8000ec6:	0030      	movs	r0, r6
 8000ec8:	4460      	add	r0, ip
 8000eca:	2501      	movs	r5, #1
 8000ecc:	0143      	lsls	r3, r0, #5
 8000ece:	d400      	bmi.n	8000ed2 <__aeabi_fsub+0x2ea>
 8000ed0:	e76c      	b.n	8000dac <__aeabi_fsub+0x1c4>
 8000ed2:	2502      	movs	r5, #2
 8000ed4:	e6f2      	b.n	8000cbc <__aeabi_fsub+0xd4>
 8000ed6:	4663      	mov	r3, ip
 8000ed8:	2501      	movs	r5, #1
 8000eda:	1b98      	subs	r0, r3, r6
 8000edc:	e6ae      	b.n	8000c3c <__aeabi_fsub+0x54>
 8000ede:	2320      	movs	r3, #32
 8000ee0:	4664      	mov	r4, ip
 8000ee2:	4660      	mov	r0, ip
 8000ee4:	40fc      	lsrs	r4, r7
 8000ee6:	1bdf      	subs	r7, r3, r7
 8000ee8:	40b8      	lsls	r0, r7
 8000eea:	1e43      	subs	r3, r0, #1
 8000eec:	4198      	sbcs	r0, r3
 8000eee:	4320      	orrs	r0, r4
 8000ef0:	e79f      	b.n	8000e32 <__aeabi_fsub+0x24a>
 8000ef2:	0005      	movs	r5, r0
 8000ef4:	e75e      	b.n	8000db4 <__aeabi_fsub+0x1cc>
 8000ef6:	464b      	mov	r3, r9
 8000ef8:	e771      	b.n	8000dde <__aeabi_fsub+0x1f6>
 8000efa:	2320      	movs	r3, #32
 8000efc:	4665      	mov	r5, ip
 8000efe:	4660      	mov	r0, ip
 8000f00:	40cd      	lsrs	r5, r1
 8000f02:	1a59      	subs	r1, r3, r1
 8000f04:	4088      	lsls	r0, r1
 8000f06:	1e43      	subs	r3, r0, #1
 8000f08:	4198      	sbcs	r0, r3
 8000f0a:	4328      	orrs	r0, r5
 8000f0c:	e71c      	b.n	8000d48 <__aeabi_fsub+0x160>
 8000f0e:	4663      	mov	r3, ip
 8000f10:	000c      	movs	r4, r1
 8000f12:	2501      	movs	r5, #1
 8000f14:	1af0      	subs	r0, r6, r3
 8000f16:	e691      	b.n	8000c3c <__aeabi_fsub+0x54>
 8000f18:	2e00      	cmp	r6, #0
 8000f1a:	d095      	beq.n	8000e48 <__aeabi_fsub+0x260>
 8000f1c:	000c      	movs	r4, r1
 8000f1e:	464f      	mov	r7, r9
 8000f20:	2200      	movs	r2, #0
 8000f22:	e6ac      	b.n	8000c7e <__aeabi_fsub+0x96>
 8000f24:	464b      	mov	r3, r9
 8000f26:	000d      	movs	r5, r1
 8000f28:	e744      	b.n	8000db4 <__aeabi_fsub+0x1cc>
 8000f2a:	464f      	mov	r7, r9
 8000f2c:	2200      	movs	r2, #0
 8000f2e:	e6a6      	b.n	8000c7e <__aeabi_fsub+0x96>
 8000f30:	fbffffff 	.word	0xfbffffff
 8000f34:	7dffffff 	.word	0x7dffffff
 8000f38:	2800      	cmp	r0, #0
 8000f3a:	d000      	beq.n	8000f3e <__aeabi_fsub+0x356>
 8000f3c:	e736      	b.n	8000dac <__aeabi_fsub+0x1c4>
 8000f3e:	2400      	movs	r4, #0
 8000f40:	2700      	movs	r7, #0
 8000f42:	e69c      	b.n	8000c7e <__aeabi_fsub+0x96>

08000f44 <__aeabi_fcmpun>:
 8000f44:	0243      	lsls	r3, r0, #9
 8000f46:	024a      	lsls	r2, r1, #9
 8000f48:	0040      	lsls	r0, r0, #1
 8000f4a:	0049      	lsls	r1, r1, #1
 8000f4c:	0a5b      	lsrs	r3, r3, #9
 8000f4e:	0a52      	lsrs	r2, r2, #9
 8000f50:	0e09      	lsrs	r1, r1, #24
 8000f52:	0e00      	lsrs	r0, r0, #24
 8000f54:	28ff      	cmp	r0, #255	; 0xff
 8000f56:	d006      	beq.n	8000f66 <__aeabi_fcmpun+0x22>
 8000f58:	2000      	movs	r0, #0
 8000f5a:	29ff      	cmp	r1, #255	; 0xff
 8000f5c:	d102      	bne.n	8000f64 <__aeabi_fcmpun+0x20>
 8000f5e:	1e53      	subs	r3, r2, #1
 8000f60:	419a      	sbcs	r2, r3
 8000f62:	0010      	movs	r0, r2
 8000f64:	4770      	bx	lr
 8000f66:	38fe      	subs	r0, #254	; 0xfe
 8000f68:	2b00      	cmp	r3, #0
 8000f6a:	d1fb      	bne.n	8000f64 <__aeabi_fcmpun+0x20>
 8000f6c:	e7f4      	b.n	8000f58 <__aeabi_fcmpun+0x14>
 8000f6e:	46c0      	nop			; (mov r8, r8)

08000f70 <__aeabi_f2iz>:
 8000f70:	0241      	lsls	r1, r0, #9
 8000f72:	0042      	lsls	r2, r0, #1
 8000f74:	0fc3      	lsrs	r3, r0, #31
 8000f76:	0a49      	lsrs	r1, r1, #9
 8000f78:	2000      	movs	r0, #0
 8000f7a:	0e12      	lsrs	r2, r2, #24
 8000f7c:	2a7e      	cmp	r2, #126	; 0x7e
 8000f7e:	dd03      	ble.n	8000f88 <__aeabi_f2iz+0x18>
 8000f80:	2a9d      	cmp	r2, #157	; 0x9d
 8000f82:	dd02      	ble.n	8000f8a <__aeabi_f2iz+0x1a>
 8000f84:	4a09      	ldr	r2, [pc, #36]	; (8000fac <__aeabi_f2iz+0x3c>)
 8000f86:	1898      	adds	r0, r3, r2
 8000f88:	4770      	bx	lr
 8000f8a:	2080      	movs	r0, #128	; 0x80
 8000f8c:	0400      	lsls	r0, r0, #16
 8000f8e:	4301      	orrs	r1, r0
 8000f90:	2a95      	cmp	r2, #149	; 0x95
 8000f92:	dc07      	bgt.n	8000fa4 <__aeabi_f2iz+0x34>
 8000f94:	2096      	movs	r0, #150	; 0x96
 8000f96:	1a82      	subs	r2, r0, r2
 8000f98:	40d1      	lsrs	r1, r2
 8000f9a:	4248      	negs	r0, r1
 8000f9c:	2b00      	cmp	r3, #0
 8000f9e:	d1f3      	bne.n	8000f88 <__aeabi_f2iz+0x18>
 8000fa0:	0008      	movs	r0, r1
 8000fa2:	e7f1      	b.n	8000f88 <__aeabi_f2iz+0x18>
 8000fa4:	3a96      	subs	r2, #150	; 0x96
 8000fa6:	4091      	lsls	r1, r2
 8000fa8:	e7f7      	b.n	8000f9a <__aeabi_f2iz+0x2a>
 8000faa:	46c0      	nop			; (mov r8, r8)
 8000fac:	7fffffff 	.word	0x7fffffff

08000fb0 <__aeabi_i2f>:
 8000fb0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000fb2:	2800      	cmp	r0, #0
 8000fb4:	d013      	beq.n	8000fde <__aeabi_i2f+0x2e>
 8000fb6:	17c3      	asrs	r3, r0, #31
 8000fb8:	18c6      	adds	r6, r0, r3
 8000fba:	405e      	eors	r6, r3
 8000fbc:	0fc4      	lsrs	r4, r0, #31
 8000fbe:	0030      	movs	r0, r6
 8000fc0:	f000 f886 	bl	80010d0 <__clzsi2>
 8000fc4:	239e      	movs	r3, #158	; 0x9e
 8000fc6:	0005      	movs	r5, r0
 8000fc8:	1a1b      	subs	r3, r3, r0
 8000fca:	2b96      	cmp	r3, #150	; 0x96
 8000fcc:	dc0f      	bgt.n	8000fee <__aeabi_i2f+0x3e>
 8000fce:	2808      	cmp	r0, #8
 8000fd0:	dd01      	ble.n	8000fd6 <__aeabi_i2f+0x26>
 8000fd2:	3d08      	subs	r5, #8
 8000fd4:	40ae      	lsls	r6, r5
 8000fd6:	0276      	lsls	r6, r6, #9
 8000fd8:	0a76      	lsrs	r6, r6, #9
 8000fda:	b2d8      	uxtb	r0, r3
 8000fdc:	e002      	b.n	8000fe4 <__aeabi_i2f+0x34>
 8000fde:	2400      	movs	r4, #0
 8000fe0:	2000      	movs	r0, #0
 8000fe2:	2600      	movs	r6, #0
 8000fe4:	05c0      	lsls	r0, r0, #23
 8000fe6:	4330      	orrs	r0, r6
 8000fe8:	07e4      	lsls	r4, r4, #31
 8000fea:	4320      	orrs	r0, r4
 8000fec:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8000fee:	2b99      	cmp	r3, #153	; 0x99
 8000ff0:	dd0c      	ble.n	800100c <__aeabi_i2f+0x5c>
 8000ff2:	2205      	movs	r2, #5
 8000ff4:	0031      	movs	r1, r6
 8000ff6:	1a12      	subs	r2, r2, r0
 8000ff8:	40d1      	lsrs	r1, r2
 8000ffa:	000a      	movs	r2, r1
 8000ffc:	0001      	movs	r1, r0
 8000ffe:	0030      	movs	r0, r6
 8001000:	311b      	adds	r1, #27
 8001002:	4088      	lsls	r0, r1
 8001004:	1e41      	subs	r1, r0, #1
 8001006:	4188      	sbcs	r0, r1
 8001008:	4302      	orrs	r2, r0
 800100a:	0016      	movs	r6, r2
 800100c:	2d05      	cmp	r5, #5
 800100e:	dc12      	bgt.n	8001036 <__aeabi_i2f+0x86>
 8001010:	0031      	movs	r1, r6
 8001012:	4f0d      	ldr	r7, [pc, #52]	; (8001048 <__aeabi_i2f+0x98>)
 8001014:	4039      	ands	r1, r7
 8001016:	0772      	lsls	r2, r6, #29
 8001018:	d009      	beq.n	800102e <__aeabi_i2f+0x7e>
 800101a:	200f      	movs	r0, #15
 800101c:	4030      	ands	r0, r6
 800101e:	2804      	cmp	r0, #4
 8001020:	d005      	beq.n	800102e <__aeabi_i2f+0x7e>
 8001022:	3104      	adds	r1, #4
 8001024:	014a      	lsls	r2, r1, #5
 8001026:	d502      	bpl.n	800102e <__aeabi_i2f+0x7e>
 8001028:	239f      	movs	r3, #159	; 0x9f
 800102a:	4039      	ands	r1, r7
 800102c:	1b5b      	subs	r3, r3, r5
 800102e:	0189      	lsls	r1, r1, #6
 8001030:	0a4e      	lsrs	r6, r1, #9
 8001032:	b2d8      	uxtb	r0, r3
 8001034:	e7d6      	b.n	8000fe4 <__aeabi_i2f+0x34>
 8001036:	1f6a      	subs	r2, r5, #5
 8001038:	4096      	lsls	r6, r2
 800103a:	0031      	movs	r1, r6
 800103c:	4f02      	ldr	r7, [pc, #8]	; (8001048 <__aeabi_i2f+0x98>)
 800103e:	4039      	ands	r1, r7
 8001040:	0772      	lsls	r2, r6, #29
 8001042:	d0f4      	beq.n	800102e <__aeabi_i2f+0x7e>
 8001044:	e7e9      	b.n	800101a <__aeabi_i2f+0x6a>
 8001046:	46c0      	nop			; (mov r8, r8)
 8001048:	fbffffff 	.word	0xfbffffff

0800104c <__aeabi_ui2f>:
 800104c:	b570      	push	{r4, r5, r6, lr}
 800104e:	1e05      	subs	r5, r0, #0
 8001050:	d00e      	beq.n	8001070 <__aeabi_ui2f+0x24>
 8001052:	f000 f83d 	bl	80010d0 <__clzsi2>
 8001056:	239e      	movs	r3, #158	; 0x9e
 8001058:	0004      	movs	r4, r0
 800105a:	1a1b      	subs	r3, r3, r0
 800105c:	2b96      	cmp	r3, #150	; 0x96
 800105e:	dc0c      	bgt.n	800107a <__aeabi_ui2f+0x2e>
 8001060:	2808      	cmp	r0, #8
 8001062:	dd01      	ble.n	8001068 <__aeabi_ui2f+0x1c>
 8001064:	3c08      	subs	r4, #8
 8001066:	40a5      	lsls	r5, r4
 8001068:	026d      	lsls	r5, r5, #9
 800106a:	0a6d      	lsrs	r5, r5, #9
 800106c:	b2d8      	uxtb	r0, r3
 800106e:	e001      	b.n	8001074 <__aeabi_ui2f+0x28>
 8001070:	2000      	movs	r0, #0
 8001072:	2500      	movs	r5, #0
 8001074:	05c0      	lsls	r0, r0, #23
 8001076:	4328      	orrs	r0, r5
 8001078:	bd70      	pop	{r4, r5, r6, pc}
 800107a:	2b99      	cmp	r3, #153	; 0x99
 800107c:	dd09      	ble.n	8001092 <__aeabi_ui2f+0x46>
 800107e:	0002      	movs	r2, r0
 8001080:	0029      	movs	r1, r5
 8001082:	321b      	adds	r2, #27
 8001084:	4091      	lsls	r1, r2
 8001086:	1e4a      	subs	r2, r1, #1
 8001088:	4191      	sbcs	r1, r2
 800108a:	2205      	movs	r2, #5
 800108c:	1a12      	subs	r2, r2, r0
 800108e:	40d5      	lsrs	r5, r2
 8001090:	430d      	orrs	r5, r1
 8001092:	2c05      	cmp	r4, #5
 8001094:	dc12      	bgt.n	80010bc <__aeabi_ui2f+0x70>
 8001096:	0029      	movs	r1, r5
 8001098:	4e0c      	ldr	r6, [pc, #48]	; (80010cc <__aeabi_ui2f+0x80>)
 800109a:	4031      	ands	r1, r6
 800109c:	076a      	lsls	r2, r5, #29
 800109e:	d009      	beq.n	80010b4 <__aeabi_ui2f+0x68>
 80010a0:	200f      	movs	r0, #15
 80010a2:	4028      	ands	r0, r5
 80010a4:	2804      	cmp	r0, #4
 80010a6:	d005      	beq.n	80010b4 <__aeabi_ui2f+0x68>
 80010a8:	3104      	adds	r1, #4
 80010aa:	014a      	lsls	r2, r1, #5
 80010ac:	d502      	bpl.n	80010b4 <__aeabi_ui2f+0x68>
 80010ae:	239f      	movs	r3, #159	; 0x9f
 80010b0:	4031      	ands	r1, r6
 80010b2:	1b1b      	subs	r3, r3, r4
 80010b4:	0189      	lsls	r1, r1, #6
 80010b6:	0a4d      	lsrs	r5, r1, #9
 80010b8:	b2d8      	uxtb	r0, r3
 80010ba:	e7db      	b.n	8001074 <__aeabi_ui2f+0x28>
 80010bc:	1f62      	subs	r2, r4, #5
 80010be:	4095      	lsls	r5, r2
 80010c0:	0029      	movs	r1, r5
 80010c2:	4e02      	ldr	r6, [pc, #8]	; (80010cc <__aeabi_ui2f+0x80>)
 80010c4:	4031      	ands	r1, r6
 80010c6:	076a      	lsls	r2, r5, #29
 80010c8:	d0f4      	beq.n	80010b4 <__aeabi_ui2f+0x68>
 80010ca:	e7e9      	b.n	80010a0 <__aeabi_ui2f+0x54>
 80010cc:	fbffffff 	.word	0xfbffffff

080010d0 <__clzsi2>:
 80010d0:	211c      	movs	r1, #28
 80010d2:	2301      	movs	r3, #1
 80010d4:	041b      	lsls	r3, r3, #16
 80010d6:	4298      	cmp	r0, r3
 80010d8:	d301      	bcc.n	80010de <__clzsi2+0xe>
 80010da:	0c00      	lsrs	r0, r0, #16
 80010dc:	3910      	subs	r1, #16
 80010de:	0a1b      	lsrs	r3, r3, #8
 80010e0:	4298      	cmp	r0, r3
 80010e2:	d301      	bcc.n	80010e8 <__clzsi2+0x18>
 80010e4:	0a00      	lsrs	r0, r0, #8
 80010e6:	3908      	subs	r1, #8
 80010e8:	091b      	lsrs	r3, r3, #4
 80010ea:	4298      	cmp	r0, r3
 80010ec:	d301      	bcc.n	80010f2 <__clzsi2+0x22>
 80010ee:	0900      	lsrs	r0, r0, #4
 80010f0:	3904      	subs	r1, #4
 80010f2:	a202      	add	r2, pc, #8	; (adr r2, 80010fc <__clzsi2+0x2c>)
 80010f4:	5c10      	ldrb	r0, [r2, r0]
 80010f6:	1840      	adds	r0, r0, r1
 80010f8:	4770      	bx	lr
 80010fa:	46c0      	nop			; (mov r8, r8)
 80010fc:	02020304 	.word	0x02020304
 8001100:	01010101 	.word	0x01010101
	...

0800110c <ad8363_get_dbm>:
 *      Author: sigmadev
 */

#include "ad8363.h"

uint8_t ad8363_get_dbm(AD8363_t *ad,uint16_t value) {
 800110c:	b580      	push	{r7, lr}
 800110e:	b084      	sub	sp, #16
 8001110:	af00      	add	r7, sp, #0
 8001112:	6078      	str	r0, [r7, #4]
 8001114:	000a      	movs	r2, r1
 8001116:	1cbb      	adds	r3, r7, #2
 8001118:	801a      	strh	r2, [r3, #0]

	float m = (float) (AD8363_DBM_MAX - AD8363_DBM_MIN)
			/ (float) (ad->max - ad->min);
 800111a:	687b      	ldr	r3, [r7, #4]
 800111c:	881b      	ldrh	r3, [r3, #0]
 800111e:	001a      	movs	r2, r3
 8001120:	687b      	ldr	r3, [r7, #4]
 8001122:	885b      	ldrh	r3, [r3, #2]
 8001124:	1ad3      	subs	r3, r2, r3
 8001126:	0018      	movs	r0, r3
 8001128:	f7ff ff42 	bl	8000fb0 <__aeabi_i2f>
 800112c:	1c03      	adds	r3, r0, #0
	float m = (float) (AD8363_DBM_MAX - AD8363_DBM_MIN)
 800112e:	1c19      	adds	r1, r3, #0
 8001130:	481f      	ldr	r0, [pc, #124]	; (80011b0 <ad8363_get_dbm+0xa4>)
 8001132:	f7ff fa6b 	bl	800060c <__aeabi_fdiv>
 8001136:	1c03      	adds	r3, r0, #0
 8001138:	60fb      	str	r3, [r7, #12]
	float b = AD8363_DBM_MAX -ad->max * m;
 800113a:	687b      	ldr	r3, [r7, #4]
 800113c:	881b      	ldrh	r3, [r3, #0]
 800113e:	0018      	movs	r0, r3
 8001140:	f7ff ff36 	bl	8000fb0 <__aeabi_i2f>
 8001144:	1c03      	adds	r3, r0, #0
 8001146:	68f9      	ldr	r1, [r7, #12]
 8001148:	1c18      	adds	r0, r3, #0
 800114a:	f7ff fc27 	bl	800099c <__aeabi_fmul>
 800114e:	1c03      	adds	r3, r0, #0
 8001150:	1c19      	adds	r1, r3, #0
 8001152:	2000      	movs	r0, #0
 8001154:	f7ff fd48 	bl	8000be8 <__aeabi_fsub>
 8001158:	1c03      	adds	r3, r0, #0
 800115a:	60bb      	str	r3, [r7, #8]

	if (value > ad->max) {
 800115c:	687b      	ldr	r3, [r7, #4]
 800115e:	881b      	ldrh	r3, [r3, #0]
 8001160:	1cba      	adds	r2, r7, #2
 8001162:	8812      	ldrh	r2, [r2, #0]
 8001164:	429a      	cmp	r2, r3
 8001166:	d901      	bls.n	800116c <ad8363_get_dbm+0x60>
		return AD8363_DBM_MAX;
 8001168:	2300      	movs	r3, #0
 800116a:	e01d      	b.n	80011a8 <ad8363_get_dbm+0x9c>
	} else if (value < ad->min) {
 800116c:	687b      	ldr	r3, [r7, #4]
 800116e:	885b      	ldrh	r3, [r3, #2]
 8001170:	1cba      	adds	r2, r7, #2
 8001172:	8812      	ldrh	r2, [r2, #0]
 8001174:	429a      	cmp	r2, r3
 8001176:	d201      	bcs.n	800117c <ad8363_get_dbm+0x70>
		return AD8363_DBM_MIN;
 8001178:	23e2      	movs	r3, #226	; 0xe2
 800117a:	e015      	b.n	80011a8 <ad8363_get_dbm+0x9c>
	}
	return (int8_t) (m * (float) value + b);
 800117c:	1cbb      	adds	r3, r7, #2
 800117e:	881b      	ldrh	r3, [r3, #0]
 8001180:	0018      	movs	r0, r3
 8001182:	f7ff ff63 	bl	800104c <__aeabi_ui2f>
 8001186:	1c03      	adds	r3, r0, #0
 8001188:	68f9      	ldr	r1, [r7, #12]
 800118a:	1c18      	adds	r0, r3, #0
 800118c:	f7ff fc06 	bl	800099c <__aeabi_fmul>
 8001190:	1c03      	adds	r3, r0, #0
 8001192:	68b9      	ldr	r1, [r7, #8]
 8001194:	1c18      	adds	r0, r3, #0
 8001196:	f7ff f89b 	bl	80002d0 <__aeabi_fadd>
 800119a:	1c03      	adds	r3, r0, #0
 800119c:	1c18      	adds	r0, r3, #0
 800119e:	f7ff fee7 	bl	8000f70 <__aeabi_f2iz>
 80011a2:	0003      	movs	r3, r0
 80011a4:	b25b      	sxtb	r3, r3
 80011a6:	b2db      	uxtb	r3, r3
}
 80011a8:	0018      	movs	r0, r3
 80011aa:	46bd      	mov	sp, r7
 80011ac:	b004      	add	sp, #16
 80011ae:	bd80      	pop	{r7, pc}
 80011b0:	41f00000 	.word	0x41f00000

080011b4 <bda4601_init>:
 *      Author: sigmadev
 */
#include "bda4601.h"


void bda4601_init(uint8_t att){
 80011b4:	b580      	push	{r7, lr}
 80011b6:	b084      	sub	sp, #16
 80011b8:	af00      	add	r7, sp, #0
 80011ba:	0002      	movs	r2, r0
 80011bc:	1dfb      	adds	r3, r7, #7
 80011be:	701a      	strb	r2, [r3, #0]
 80011c0:	2318      	movs	r3, #24
 80011c2:	18fa      	adds	r2, r7, r3
 80011c4:	2108      	movs	r1, #8
 80011c6:	187b      	adds	r3, r7, r1
 80011c8:	605a      	str	r2, [r3, #4]
 80011ca:	187b      	adds	r3, r7, r1
 80011cc:	1dfa      	adds	r2, r7, #7
 80011ce:	7812      	ldrb	r2, [r2, #0]
 80011d0:	701a      	strb	r2, [r3, #0]
	if (att > 0 && att < 30)
		bda4601_set_initial_att(att, STARTING_MILLIS);
	else
		bda4601_set_att(0, 3);
	}
}
 80011d2:	46c0      	nop			; (mov r8, r8)
 80011d4:	46bd      	mov	sp, r7
 80011d6:	b004      	add	sp, #16
 80011d8:	bd80      	pop	{r7, pc}
	...

080011dc <bda4601_set_att>:
	SET_BIT(GPIOA->MODER, GPIO_MODER_MODE7_0);
	CLEAR_BIT(GPIOA->MODER, GPIO_MODER_MODE7_1);

}

void bda4601_set_att(uint8_t val, uint8_t times) {
 80011dc:	b580      	push	{r7, lr}
 80011de:	b084      	sub	sp, #16
 80011e0:	af00      	add	r7, sp, #0
 80011e2:	0002      	movs	r2, r0
 80011e4:	1dfb      	adds	r3, r7, #7
 80011e6:	701a      	strb	r2, [r3, #0]
 80011e8:	1dbb      	adds	r3, r7, #6
 80011ea:	1c0a      	adds	r2, r1, #0
 80011ec:	701a      	strb	r2, [r3, #0]

	if (val < MIN_DB_VALUE || val > MAX_DB_VALUE) {
 80011ee:	1dfb      	adds	r3, r7, #7
 80011f0:	781b      	ldrb	r3, [r3, #0]
 80011f2:	2b1f      	cmp	r3, #31
 80011f4:	d902      	bls.n	80011fc <bda4601_set_att+0x20>
		val = MIN_DB_VALUE;
 80011f6:	1dfb      	adds	r3, r7, #7
 80011f8:	2200      	movs	r2, #0
 80011fa:	701a      	strb	r2, [r3, #0]
	}
	val *= 2;
 80011fc:	1dfa      	adds	r2, r7, #7
 80011fe:	1dfb      	adds	r3, r7, #7
 8001200:	781b      	ldrb	r3, [r3, #0]
 8001202:	18db      	adds	r3, r3, r3
 8001204:	7013      	strb	r3, [r2, #0]
	for (uint8_t i = 0; i < times; i++) {
 8001206:	230f      	movs	r3, #15
 8001208:	18fb      	adds	r3, r7, r3
 800120a:	2200      	movs	r2, #0
 800120c:	701a      	strb	r2, [r3, #0]
 800120e:	e058      	b.n	80012c2 <bda4601_set_att+0xe6>
		uint8_t mask = 0b00100000;
 8001210:	230e      	movs	r3, #14
 8001212:	18fb      	adds	r3, r7, r3
 8001214:	2220      	movs	r2, #32
 8001216:	701a      	strb	r2, [r3, #0]
		for (uint8_t j = 0; j < 6; j++) {
 8001218:	230d      	movs	r3, #13
 800121a:	18fb      	adds	r3, r7, r3
 800121c:	2200      	movs	r2, #0
 800121e:	701a      	strb	r2, [r3, #0]
 8001220:	e030      	b.n	8001284 <bda4601_set_att+0xa8>
			//Ciclo for de 6 vueltas para enviar los 6bits de configuración
			if (mask & val) {
 8001222:	230e      	movs	r3, #14
 8001224:	18fb      	adds	r3, r7, r3
 8001226:	1dfa      	adds	r2, r7, #7
 8001228:	781b      	ldrb	r3, [r3, #0]
 800122a:	7812      	ldrb	r2, [r2, #0]
 800122c:	4013      	ands	r3, r2
 800122e:	b2db      	uxtb	r3, r3
 8001230:	2b00      	cmp	r3, #0
 8001232:	d006      	beq.n	8001242 <bda4601_set_att+0x66>
				//Si el bit de la mascara en 1 coincide con el bit del valor, entonces
				SET_BIT(GPIOB->MODER, GPIO_MODER_MODE1_0);
 8001234:	4b29      	ldr	r3, [pc, #164]	; (80012dc <bda4601_set_att+0x100>)
 8001236:	681a      	ldr	r2, [r3, #0]
 8001238:	4b28      	ldr	r3, [pc, #160]	; (80012dc <bda4601_set_att+0x100>)
 800123a:	2104      	movs	r1, #4
 800123c:	430a      	orrs	r2, r1
 800123e:	601a      	str	r2, [r3, #0]
 8001240:	e005      	b.n	800124e <bda4601_set_att+0x72>
				//HAL_GPIO_WritePin(GPIOA, DATA_ATTENUATOR_Pin, GPIO_PIN_SET); //Pin data en alto
			} else {
				//	HAL_GPIO_WritePin(GPIOA, DATA_ATTENUATOR_Pin, GPIO_PIN_RESET); //Pin data en bajo
				CLEAR_BIT(GPIOB->MODER, GPIO_MODER_MODE1_0);
 8001242:	4b26      	ldr	r3, [pc, #152]	; (80012dc <bda4601_set_att+0x100>)
 8001244:	681a      	ldr	r2, [r3, #0]
 8001246:	4b25      	ldr	r3, [pc, #148]	; (80012dc <bda4601_set_att+0x100>)
 8001248:	2104      	movs	r1, #4
 800124a:	438a      	bics	r2, r1
 800124c:	601a      	str	r2, [r3, #0]
			}

			SET_BIT(GPIOB->MODER, GPIO_MODER_MODE0_0);
 800124e:	4b23      	ldr	r3, [pc, #140]	; (80012dc <bda4601_set_att+0x100>)
 8001250:	681a      	ldr	r2, [r3, #0]
 8001252:	4b22      	ldr	r3, [pc, #136]	; (80012dc <bda4601_set_att+0x100>)
 8001254:	2101      	movs	r1, #1
 8001256:	430a      	orrs	r2, r1
 8001258:	601a      	str	r2, [r3, #0]
			//HAL_GPIO_WritePin(GPIOA, CLK_ATTENUATOR_Pin, GPIO_PIN_SET); //Pin clock en alto
			HAL_Delay(1); //Delay de 1mS
 800125a:	2001      	movs	r0, #1
 800125c:	f002 fd96 	bl	8003d8c <HAL_Delay>
			CLEAR_BIT(GPIOB->MODER, GPIO_MODER_MODE0_0);
 8001260:	4b1e      	ldr	r3, [pc, #120]	; (80012dc <bda4601_set_att+0x100>)
 8001262:	681a      	ldr	r2, [r3, #0]
 8001264:	4b1d      	ldr	r3, [pc, #116]	; (80012dc <bda4601_set_att+0x100>)
 8001266:	2101      	movs	r1, #1
 8001268:	438a      	bics	r2, r1
 800126a:	601a      	str	r2, [r3, #0]
			//HAL_GPIO_WritePin(GPIOA, CLK_ATTENUATOR_Pin, GPIO_PIN_RESET); //Pin clock en bajo
			mask = mask >> 1; //Muevo la máscara una posición
 800126c:	220e      	movs	r2, #14
 800126e:	18bb      	adds	r3, r7, r2
 8001270:	18ba      	adds	r2, r7, r2
 8001272:	7812      	ldrb	r2, [r2, #0]
 8001274:	0852      	lsrs	r2, r2, #1
 8001276:	701a      	strb	r2, [r3, #0]
		for (uint8_t j = 0; j < 6; j++) {
 8001278:	210d      	movs	r1, #13
 800127a:	187b      	adds	r3, r7, r1
 800127c:	781a      	ldrb	r2, [r3, #0]
 800127e:	187b      	adds	r3, r7, r1
 8001280:	3201      	adds	r2, #1
 8001282:	701a      	strb	r2, [r3, #0]
 8001284:	230d      	movs	r3, #13
 8001286:	18fb      	adds	r3, r7, r3
 8001288:	781b      	ldrb	r3, [r3, #0]
 800128a:	2b05      	cmp	r3, #5
 800128c:	d9c9      	bls.n	8001222 <bda4601_set_att+0x46>
		}
		SET_BIT(GPIOA->MODER, GPIO_MODER_MODE7_0);
 800128e:	23a0      	movs	r3, #160	; 0xa0
 8001290:	05db      	lsls	r3, r3, #23
 8001292:	681a      	ldr	r2, [r3, #0]
 8001294:	23a0      	movs	r3, #160	; 0xa0
 8001296:	05db      	lsls	r3, r3, #23
 8001298:	2180      	movs	r1, #128	; 0x80
 800129a:	01c9      	lsls	r1, r1, #7
 800129c:	430a      	orrs	r2, r1
 800129e:	601a      	str	r2, [r3, #0]
		//HAL_GPIO_WritePin(GPIOA, LE_ATTENUATOR_Pin, GPIO_PIN_SET); //Pin LE en alto
		HAL_Delay(1);
 80012a0:	2001      	movs	r0, #1
 80012a2:	f002 fd73 	bl	8003d8c <HAL_Delay>
		CLEAR_BIT(GPIOA->MODER, GPIO_MODER_MODE7_0);
 80012a6:	23a0      	movs	r3, #160	; 0xa0
 80012a8:	05db      	lsls	r3, r3, #23
 80012aa:	681a      	ldr	r2, [r3, #0]
 80012ac:	23a0      	movs	r3, #160	; 0xa0
 80012ae:	05db      	lsls	r3, r3, #23
 80012b0:	490b      	ldr	r1, [pc, #44]	; (80012e0 <bda4601_set_att+0x104>)
 80012b2:	400a      	ands	r2, r1
 80012b4:	601a      	str	r2, [r3, #0]
	for (uint8_t i = 0; i < times; i++) {
 80012b6:	210f      	movs	r1, #15
 80012b8:	187b      	adds	r3, r7, r1
 80012ba:	781a      	ldrb	r2, [r3, #0]
 80012bc:	187b      	adds	r3, r7, r1
 80012be:	3201      	adds	r2, #1
 80012c0:	701a      	strb	r2, [r3, #0]
 80012c2:	230f      	movs	r3, #15
 80012c4:	18fa      	adds	r2, r7, r3
 80012c6:	1dbb      	adds	r3, r7, #6
 80012c8:	7812      	ldrb	r2, [r2, #0]
 80012ca:	781b      	ldrb	r3, [r3, #0]
 80012cc:	429a      	cmp	r2, r3
 80012ce:	d39f      	bcc.n	8001210 <bda4601_set_att+0x34>
		//HAL_GPIO_WritePin(GPIOA, LE_ATTENUATOR_Pin, GPIO_PIN_RESET); //Pin LE en bajo
	}
}
 80012d0:	46c0      	nop			; (mov r8, r8)
 80012d2:	46c0      	nop			; (mov r8, r8)
 80012d4:	46bd      	mov	sp, r7
 80012d6:	b004      	add	sp, #16
 80012d8:	bd80      	pop	{r7, pc}
 80012da:	46c0      	nop			; (mov r8, r8)
 80012dc:	50000400 	.word	0x50000400
 80012e0:	ffffbfff 	.word	0xffffbfff

080012e4 <ds18b20_init>:
#include "ds18b20.h"

void ds18b20_init() {
 80012e4:	b580      	push	{r7, lr}
 80012e6:	af00      	add	r7, sp, #0
	/*enable clock access to timer 2 */
	SET_BIT(RCC->APBENR2, RCC_APBENR2_TIM16EN);
 80012e8:	4b12      	ldr	r3, [pc, #72]	; (8001334 <ds18b20_init+0x50>)
 80012ea:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80012ec:	4b11      	ldr	r3, [pc, #68]	; (8001334 <ds18b20_init+0x50>)
 80012ee:	2180      	movs	r1, #128	; 0x80
 80012f0:	0289      	lsls	r1, r1, #10
 80012f2:	430a      	orrs	r2, r1
 80012f4:	641a      	str	r2, [r3, #64]	; 0x40
	/*set preescaler value */
	TIM16->PSC = 64 - 1; // 64 000 000 / 64  = 1 000 000
 80012f6:	4b10      	ldr	r3, [pc, #64]	; (8001338 <ds18b20_init+0x54>)
 80012f8:	223f      	movs	r2, #63	; 0x3f
 80012fa:	629a      	str	r2, [r3, #40]	; 0x28
	/* set auto-reload */
	TIM16->ARR = 0XFFFF - 1; // 1 000  000 /
 80012fc:	4b0e      	ldr	r3, [pc, #56]	; (8001338 <ds18b20_init+0x54>)
 80012fe:	4a0f      	ldr	r2, [pc, #60]	; (800133c <ds18b20_init+0x58>)
 8001300:	62da      	str	r2, [r3, #44]	; 0x2c
	SET_BIT(TIM16->CR1, TIM_CR1_ARPE);
 8001302:	4b0d      	ldr	r3, [pc, #52]	; (8001338 <ds18b20_init+0x54>)
 8001304:	681a      	ldr	r2, [r3, #0]
 8001306:	4b0c      	ldr	r3, [pc, #48]	; (8001338 <ds18b20_init+0x54>)
 8001308:	2180      	movs	r1, #128	; 0x80
 800130a:	430a      	orrs	r2, r1
 800130c:	601a      	str	r2, [r3, #0]
	/* clear counter */
	TIM16->CNT = 0;
 800130e:	4b0a      	ldr	r3, [pc, #40]	; (8001338 <ds18b20_init+0x54>)
 8001310:	2200      	movs	r2, #0
 8001312:	625a      	str	r2, [r3, #36]	; 0x24
	/*enable timer 3*/
	SET_BIT(TIM16->CR1, TIM_CR1_CEN);
 8001314:	4b08      	ldr	r3, [pc, #32]	; (8001338 <ds18b20_init+0x54>)
 8001316:	681a      	ldr	r2, [r3, #0]
 8001318:	4b07      	ldr	r3, [pc, #28]	; (8001338 <ds18b20_init+0x54>)
 800131a:	2101      	movs	r1, #1
 800131c:	430a      	orrs	r2, r1
 800131e:	601a      	str	r2, [r3, #0]
	SET_BIT(TIM16->DIER, TIM_DIER_UIE);
 8001320:	4b05      	ldr	r3, [pc, #20]	; (8001338 <ds18b20_init+0x54>)
 8001322:	68da      	ldr	r2, [r3, #12]
 8001324:	4b04      	ldr	r3, [pc, #16]	; (8001338 <ds18b20_init+0x54>)
 8001326:	2101      	movs	r1, #1
 8001328:	430a      	orrs	r2, r1
 800132a:	60da      	str	r2, [r3, #12]
//	NVIC_EnableIRQ(TIM16_IRQn);
//	CLEAR_BIT(TIM16->SR, TIM_SR_UIF);
}
 800132c:	46c0      	nop			; (mov r8, r8)
 800132e:	46bd      	mov	sp, r7
 8001330:	bd80      	pop	{r7, pc}
 8001332:	46c0      	nop			; (mov r8, r8)
 8001334:	40021000 	.word	0x40021000
 8001338:	40014400 	.word	0x40014400
 800133c:	0000fffe 	.word	0x0000fffe

08001340 <delay_us>:

void delay_us(uint16_t us) {
 8001340:	b580      	push	{r7, lr}
 8001342:	b082      	sub	sp, #8
 8001344:	af00      	add	r7, sp, #0
 8001346:	0002      	movs	r2, r0
 8001348:	1dbb      	adds	r3, r7, #6
 800134a:	801a      	strh	r2, [r3, #0]
	TIM16->CNT = 0;
 800134c:	4b09      	ldr	r3, [pc, #36]	; (8001374 <delay_us+0x34>)
 800134e:	2200      	movs	r2, #0
 8001350:	625a      	str	r2, [r3, #36]	; 0x24
	TIM16->ARR = us ;
 8001352:	4b08      	ldr	r3, [pc, #32]	; (8001374 <delay_us+0x34>)
 8001354:	1dba      	adds	r2, r7, #6
 8001356:	8812      	ldrh	r2, [r2, #0]
 8001358:	62da      	str	r2, [r3, #44]	; 0x2c
	while (TIM16->CNT < us)
 800135a:	46c0      	nop			; (mov r8, r8)
 800135c:	4b05      	ldr	r3, [pc, #20]	; (8001374 <delay_us+0x34>)
 800135e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001360:	1dbb      	adds	r3, r7, #6
 8001362:	881b      	ldrh	r3, [r3, #0]
 8001364:	429a      	cmp	r2, r3
 8001366:	d3f9      	bcc.n	800135c <delay_us+0x1c>
		;

}
 8001368:	46c0      	nop			; (mov r8, r8)
 800136a:	46c0      	nop			; (mov r8, r8)
 800136c:	46bd      	mov	sp, r7
 800136e:	b002      	add	sp, #8
 8001370:	bd80      	pop	{r7, pc}
 8001372:	46c0      	nop			; (mov r8, r8)
 8001374:	40014400 	.word	0x40014400

08001378 <pull_down>:

void pull_down(uint16_t us) {
 8001378:	b580      	push	{r7, lr}
 800137a:	b082      	sub	sp, #8
 800137c:	af00      	add	r7, sp, #0
 800137e:	0002      	movs	r2, r0
 8001380:	1dbb      	adds	r3, r7, #6
 8001382:	801a      	strh	r2, [r3, #0]
	set_vdd_as_output();
 8001384:	f000 f8cc 	bl	8001520 <set_vdd_as_output>
	set_vdd_low();
 8001388:	4b08      	ldr	r3, [pc, #32]	; (80013ac <pull_down+0x34>)
 800138a:	695a      	ldr	r2, [r3, #20]
 800138c:	4b07      	ldr	r3, [pc, #28]	; (80013ac <pull_down+0x34>)
 800138e:	2104      	movs	r1, #4
 8001390:	438a      	bics	r2, r1
 8001392:	615a      	str	r2, [r3, #20]
	delay_us(us);
 8001394:	1dbb      	adds	r3, r7, #6
 8001396:	881b      	ldrh	r3, [r3, #0]
 8001398:	0018      	movs	r0, r3
 800139a:	f7ff ffd1 	bl	8001340 <delay_us>
	set_vdd_as_input();
 800139e:	f000 f8d3 	bl	8001548 <set_vdd_as_input>
}
 80013a2:	46c0      	nop			; (mov r8, r8)
 80013a4:	46bd      	mov	sp, r7
 80013a6:	b002      	add	sp, #8
 80013a8:	bd80      	pop	{r7, pc}
 80013aa:	46c0      	nop			; (mov r8, r8)
 80013ac:	50000400 	.word	0x50000400

080013b0 <DS18B20_Start>:

uint8_t DS18B20_Start(void) {
 80013b0:	b580      	push	{r7, lr}
 80013b2:	b082      	sub	sp, #8
 80013b4:	af00      	add	r7, sp, #0
	uint8_t Response = 0;
 80013b6:	1dfb      	adds	r3, r7, #7
 80013b8:	2200      	movs	r2, #0
 80013ba:	701a      	strb	r2, [r3, #0]
	pull_down(480);
 80013bc:	23f0      	movs	r3, #240	; 0xf0
 80013be:	005b      	lsls	r3, r3, #1
 80013c0:	0018      	movs	r0, r3
 80013c2:	f7ff ffd9 	bl	8001378 <pull_down>
	delay_us(80);
 80013c6:	2050      	movs	r0, #80	; 0x50
 80013c8:	f7ff ffba 	bl	8001340 <delay_us>
	Response = READ_BIT(GPIOB->IDR, GPIO_ODR_OD2) ? 1 : 0;
 80013cc:	4b09      	ldr	r3, [pc, #36]	; (80013f4 <DS18B20_Start+0x44>)
 80013ce:	691b      	ldr	r3, [r3, #16]
 80013d0:	2204      	movs	r2, #4
 80013d2:	4013      	ands	r3, r2
 80013d4:	1e5a      	subs	r2, r3, #1
 80013d6:	4193      	sbcs	r3, r2
 80013d8:	b2da      	uxtb	r2, r3
 80013da:	1dfb      	adds	r3, r7, #7
 80013dc:	701a      	strb	r2, [r3, #0]
	delay_us(400); // 480 us delay totally.
 80013de:	23c8      	movs	r3, #200	; 0xc8
 80013e0:	005b      	lsls	r3, r3, #1
 80013e2:	0018      	movs	r0, r3
 80013e4:	f7ff ffac 	bl	8001340 <delay_us>
	return Response;
 80013e8:	1dfb      	adds	r3, r7, #7
 80013ea:	781b      	ldrb	r3, [r3, #0]
}
 80013ec:	0018      	movs	r0, r3
 80013ee:	46bd      	mov	sp, r7
 80013f0:	b002      	add	sp, #8
 80013f2:	bd80      	pop	{r7, pc}
 80013f4:	50000400 	.word	0x50000400

080013f8 <ds18b20_write1>:

void ds18b20_write1() {
 80013f8:	b580      	push	{r7, lr}
 80013fa:	af00      	add	r7, sp, #0
	set_vdd_as_output();
 80013fc:	f000 f890 	bl	8001520 <set_vdd_as_output>
	set_vdd_low();
 8001400:	4b09      	ldr	r3, [pc, #36]	; (8001428 <ds18b20_write1+0x30>)
 8001402:	695a      	ldr	r2, [r3, #20]
 8001404:	4b08      	ldr	r3, [pc, #32]	; (8001428 <ds18b20_write1+0x30>)
 8001406:	2104      	movs	r1, #4
 8001408:	438a      	bics	r2, r1
 800140a:	615a      	str	r2, [r3, #20]
	delay_us(10); // wait for 1 us
 800140c:	200a      	movs	r0, #10
 800140e:	f7ff ff97 	bl	8001340 <delay_us>
	set_vdd_as_input();
 8001412:	f000 f899 	bl	8001548 <set_vdd_as_input>
	delay_us(55); // wait for 60 us
 8001416:	2037      	movs	r0, #55	; 0x37
 8001418:	f7ff ff92 	bl	8001340 <delay_us>
	set_vdd_as_input(); // NOTE review if this is necessary
 800141c:	f000 f894 	bl	8001548 <set_vdd_as_input>
}
 8001420:	46c0      	nop			; (mov r8, r8)
 8001422:	46bd      	mov	sp, r7
 8001424:	bd80      	pop	{r7, pc}
 8001426:	46c0      	nop			; (mov r8, r8)
 8001428:	50000400 	.word	0x50000400

0800142c <ds18b20_write0>:

void ds18b20_write0() {
 800142c:	b580      	push	{r7, lr}
 800142e:	af00      	add	r7, sp, #0
	set_vdd_as_output();
 8001430:	f000 f876 	bl	8001520 <set_vdd_as_output>
	set_vdd_low();
 8001434:	4b09      	ldr	r3, [pc, #36]	; (800145c <ds18b20_write0+0x30>)
 8001436:	695a      	ldr	r2, [r3, #20]
 8001438:	4b08      	ldr	r3, [pc, #32]	; (800145c <ds18b20_write0+0x30>)
 800143a:	2104      	movs	r1, #4
 800143c:	438a      	bics	r2, r1
 800143e:	615a      	str	r2, [r3, #20]
	delay_us(65); // wait for 60 us
 8001440:	2041      	movs	r0, #65	; 0x41
 8001442:	f7ff ff7d 	bl	8001340 <delay_us>
	set_vdd_as_input();
 8001446:	f000 f87f 	bl	8001548 <set_vdd_as_input>
	delay_us(5); // wait for 60 us
 800144a:	2005      	movs	r0, #5
 800144c:	f7ff ff78 	bl	8001340 <delay_us>
	set_vdd_as_input(); // NOTE review if this is necessary
 8001450:	f000 f87a 	bl	8001548 <set_vdd_as_input>
}
 8001454:	46c0      	nop			; (mov r8, r8)
 8001456:	46bd      	mov	sp, r7
 8001458:	bd80      	pop	{r7, pc}
 800145a:	46c0      	nop			; (mov r8, r8)
 800145c:	50000400 	.word	0x50000400

08001460 <ds18b20_write_byte>:

void ds18b20_write_byte(uint8_t data) {
 8001460:	b580      	push	{r7, lr}
 8001462:	b084      	sub	sp, #16
 8001464:	af00      	add	r7, sp, #0
 8001466:	0002      	movs	r2, r0
 8001468:	1dfb      	adds	r3, r7, #7
 800146a:	701a      	strb	r2, [r3, #0]
	for (int i = 0; i < 8; i++) {
 800146c:	2300      	movs	r3, #0
 800146e:	60fb      	str	r3, [r7, #12]
 8001470:	e00f      	b.n	8001492 <ds18b20_write_byte+0x32>
		if ((data & (1 << i)) != 0)
 8001472:	1dfb      	adds	r3, r7, #7
 8001474:	781a      	ldrb	r2, [r3, #0]
 8001476:	68fb      	ldr	r3, [r7, #12]
 8001478:	411a      	asrs	r2, r3
 800147a:	0013      	movs	r3, r2
 800147c:	2201      	movs	r2, #1
 800147e:	4013      	ands	r3, r2
 8001480:	d002      	beq.n	8001488 <ds18b20_write_byte+0x28>
			ds18b20_write1();
 8001482:	f7ff ffb9 	bl	80013f8 <ds18b20_write1>
 8001486:	e001      	b.n	800148c <ds18b20_write_byte+0x2c>
		else
			ds18b20_write0();
 8001488:	f7ff ffd0 	bl	800142c <ds18b20_write0>
	for (int i = 0; i < 8; i++) {
 800148c:	68fb      	ldr	r3, [r7, #12]
 800148e:	3301      	adds	r3, #1
 8001490:	60fb      	str	r3, [r7, #12]
 8001492:	68fb      	ldr	r3, [r7, #12]
 8001494:	2b07      	cmp	r3, #7
 8001496:	ddec      	ble.n	8001472 <ds18b20_write_byte+0x12>
	}
}
 8001498:	46c0      	nop			; (mov r8, r8)
 800149a:	46c0      	nop			; (mov r8, r8)
 800149c:	46bd      	mov	sp, r7
 800149e:	b004      	add	sp, #16
 80014a0:	bd80      	pop	{r7, pc}
	...

080014a4 <ds18b20_read_byte>:

uint8_t ds18b20_read_byte(void) {
 80014a4:	b580      	push	{r7, lr}
 80014a6:	b082      	sub	sp, #8
 80014a8:	af00      	add	r7, sp, #0
	uint8_t value = 0;
 80014aa:	1dfb      	adds	r3, r7, #7
 80014ac:	2200      	movs	r2, #0
 80014ae:	701a      	strb	r2, [r3, #0]
	set_vdd_as_input();
 80014b0:	f000 f84a 	bl	8001548 <set_vdd_as_input>
	for (int i = 0; i < 8; i++) {
 80014b4:	2300      	movs	r3, #0
 80014b6:	603b      	str	r3, [r7, #0]
 80014b8:	e026      	b.n	8001508 <ds18b20_read_byte+0x64>
		set_vdd_as_output();
 80014ba:	f000 f831 	bl	8001520 <set_vdd_as_output>
		set_vdd_low();
 80014be:	4b17      	ldr	r3, [pc, #92]	; (800151c <ds18b20_read_byte+0x78>)
 80014c0:	695a      	ldr	r2, [r3, #20]
 80014c2:	4b16      	ldr	r3, [pc, #88]	; (800151c <ds18b20_read_byte+0x78>)
 80014c4:	2104      	movs	r1, #4
 80014c6:	438a      	bics	r2, r1
 80014c8:	615a      	str	r2, [r3, #20]
		delay_us(3);  // wait for > 1us
 80014ca:	2003      	movs	r0, #3
 80014cc:	f7ff ff38 	bl	8001340 <delay_us>
		set_vdd_as_input();
 80014d0:	f000 f83a 	bl	8001548 <set_vdd_as_input>
		delay_us(3);
 80014d4:	2003      	movs	r0, #3
 80014d6:	f7ff ff33 	bl	8001340 <delay_us>
		if (READ_BIT(GPIOB->IDR, GPIO_ODR_OD2))  // if the pin is HIGH
 80014da:	4b10      	ldr	r3, [pc, #64]	; (800151c <ds18b20_read_byte+0x78>)
 80014dc:	691b      	ldr	r3, [r3, #16]
 80014de:	2204      	movs	r2, #4
 80014e0:	4013      	ands	r3, r2
 80014e2:	d00b      	beq.n	80014fc <ds18b20_read_byte+0x58>
			value |= 1 << i;  // read = 1
 80014e4:	2201      	movs	r2, #1
 80014e6:	683b      	ldr	r3, [r7, #0]
 80014e8:	409a      	lsls	r2, r3
 80014ea:	0013      	movs	r3, r2
 80014ec:	b25a      	sxtb	r2, r3
 80014ee:	1dfb      	adds	r3, r7, #7
 80014f0:	781b      	ldrb	r3, [r3, #0]
 80014f2:	b25b      	sxtb	r3, r3
 80014f4:	4313      	orrs	r3, r2
 80014f6:	b25a      	sxtb	r2, r3
 80014f8:	1dfb      	adds	r3, r7, #7
 80014fa:	701a      	strb	r2, [r3, #0]
		delay_us(50);  // wait for 60 us
 80014fc:	2032      	movs	r0, #50	; 0x32
 80014fe:	f7ff ff1f 	bl	8001340 <delay_us>
	for (int i = 0; i < 8; i++) {
 8001502:	683b      	ldr	r3, [r7, #0]
 8001504:	3301      	adds	r3, #1
 8001506:	603b      	str	r3, [r7, #0]
 8001508:	683b      	ldr	r3, [r7, #0]
 800150a:	2b07      	cmp	r3, #7
 800150c:	ddd5      	ble.n	80014ba <ds18b20_read_byte+0x16>
	}
	return value;
 800150e:	1dfb      	adds	r3, r7, #7
 8001510:	781b      	ldrb	r3, [r3, #0]
}
 8001512:	0018      	movs	r0, r3
 8001514:	46bd      	mov	sp, r7
 8001516:	b002      	add	sp, #8
 8001518:	bd80      	pop	{r7, pc}
 800151a:	46c0      	nop			; (mov r8, r8)
 800151c:	50000400 	.word	0x50000400

08001520 <set_vdd_as_output>:

void set_vdd_as_output() {
 8001520:	b580      	push	{r7, lr}
 8001522:	af00      	add	r7, sp, #0
	/* PB2  as output */
	SET_BIT(GPIOB->MODER, GPIO_MODER_MODE2_0);
 8001524:	4b07      	ldr	r3, [pc, #28]	; (8001544 <set_vdd_as_output+0x24>)
 8001526:	681a      	ldr	r2, [r3, #0]
 8001528:	4b06      	ldr	r3, [pc, #24]	; (8001544 <set_vdd_as_output+0x24>)
 800152a:	2110      	movs	r1, #16
 800152c:	430a      	orrs	r2, r1
 800152e:	601a      	str	r2, [r3, #0]
	CLEAR_BIT(GPIOB->MODER, GPIO_MODER_MODE2_1);
 8001530:	4b04      	ldr	r3, [pc, #16]	; (8001544 <set_vdd_as_output+0x24>)
 8001532:	681a      	ldr	r2, [r3, #0]
 8001534:	4b03      	ldr	r3, [pc, #12]	; (8001544 <set_vdd_as_output+0x24>)
 8001536:	2120      	movs	r1, #32
 8001538:	438a      	bics	r2, r1
 800153a:	601a      	str	r2, [r3, #0]
}
 800153c:	46c0      	nop			; (mov r8, r8)
 800153e:	46bd      	mov	sp, r7
 8001540:	bd80      	pop	{r7, pc}
 8001542:	46c0      	nop			; (mov r8, r8)
 8001544:	50000400 	.word	0x50000400

08001548 <set_vdd_as_input>:

void set_vdd_as_input() {
 8001548:	b580      	push	{r7, lr}
 800154a:	af00      	add	r7, sp, #0
	/* PB2  as INPUT */
	CLEAR_BIT(GPIOB->MODER, GPIO_MODER_MODE2_0);
 800154c:	4b07      	ldr	r3, [pc, #28]	; (800156c <set_vdd_as_input+0x24>)
 800154e:	681a      	ldr	r2, [r3, #0]
 8001550:	4b06      	ldr	r3, [pc, #24]	; (800156c <set_vdd_as_input+0x24>)
 8001552:	2110      	movs	r1, #16
 8001554:	438a      	bics	r2, r1
 8001556:	601a      	str	r2, [r3, #0]
	CLEAR_BIT(GPIOB->MODER, GPIO_MODER_MODE2_1);
 8001558:	4b04      	ldr	r3, [pc, #16]	; (800156c <set_vdd_as_input+0x24>)
 800155a:	681a      	ldr	r2, [r3, #0]
 800155c:	4b03      	ldr	r3, [pc, #12]	; (800156c <set_vdd_as_input+0x24>)
 800155e:	2120      	movs	r1, #32
 8001560:	438a      	bics	r2, r1
 8001562:	601a      	str	r2, [r3, #0]
}
 8001564:	46c0      	nop			; (mov r8, r8)
 8001566:	46bd      	mov	sp, r7
 8001568:	bd80      	pop	{r7, pc}
 800156a:	46c0      	nop			; (mov r8, r8)
 800156c:	50000400 	.word	0x50000400

08001570 <ds18b20_convert>:

void ds18b20_convert() {
 8001570:	b580      	push	{r7, lr}
 8001572:	af00      	add	r7, sp, #0
	if (!DS18B20_Start()) {
 8001574:	f7ff ff1c 	bl	80013b0 <DS18B20_Start>
 8001578:	1e03      	subs	r3, r0, #0
 800157a:	d108      	bne.n	800158e <ds18b20_convert+0x1e>
		HAL_Delay(1);
 800157c:	2001      	movs	r0, #1
 800157e:	f002 fc05 	bl	8003d8c <HAL_Delay>
		ds18b20_write_byte(0xCC); // skip ROM
 8001582:	20cc      	movs	r0, #204	; 0xcc
 8001584:	f7ff ff6c 	bl	8001460 <ds18b20_write_byte>
		ds18b20_write_byte(0x44); // convert t
 8001588:	2044      	movs	r0, #68	; 0x44
 800158a:	f7ff ff69 	bl	8001460 <ds18b20_write_byte>
//		HAL_Delay(800);
	}
}
 800158e:	46c0      	nop			; (mov r8, r8)
 8001590:	46bd      	mov	sp, r7
 8001592:	bd80      	pop	{r7, pc}

08001594 <ds18b20_read_temperature>:

float ds18b20_read_temperature() {
 8001594:	b590      	push	{r4, r7, lr}
 8001596:	b083      	sub	sp, #12
 8001598:	af00      	add	r7, sp, #0
	if (!DS18B20_Start()) {
 800159a:	f7ff ff09 	bl	80013b0 <DS18B20_Start>
 800159e:	1e03      	subs	r3, r0, #0
 80015a0:	d128      	bne.n	80015f4 <ds18b20_read_temperature+0x60>
		uint8_t Temp_byte1, Temp_byte2;
		int TEMP = 0;
 80015a2:	2300      	movs	r3, #0
 80015a4:	607b      	str	r3, [r7, #4]
		HAL_Delay(1);
 80015a6:	2001      	movs	r0, #1
 80015a8:	f002 fbf0 	bl	8003d8c <HAL_Delay>
		ds18b20_write_byte(0xCC); // skip ROM
 80015ac:	20cc      	movs	r0, #204	; 0xcc
 80015ae:	f7ff ff57 	bl	8001460 <ds18b20_write_byte>
		ds18b20_write_byte(0xBE); // Read Scratch-pad
 80015b2:	20be      	movs	r0, #190	; 0xbe
 80015b4:	f7ff ff54 	bl	8001460 <ds18b20_write_byte>
		TEMP = 0;
 80015b8:	2300      	movs	r3, #0
 80015ba:	607b      	str	r3, [r7, #4]
		Temp_byte1 = ds18b20_read_byte();
 80015bc:	1cfc      	adds	r4, r7, #3
 80015be:	f7ff ff71 	bl	80014a4 <ds18b20_read_byte>
 80015c2:	0003      	movs	r3, r0
 80015c4:	7023      	strb	r3, [r4, #0]
		Temp_byte2 = ds18b20_read_byte();
 80015c6:	1cbc      	adds	r4, r7, #2
 80015c8:	f7ff ff6c 	bl	80014a4 <ds18b20_read_byte>
 80015cc:	0003      	movs	r3, r0
 80015ce:	7023      	strb	r3, [r4, #0]
		TEMP = (Temp_byte2 << 8) | Temp_byte1;
 80015d0:	1cbb      	adds	r3, r7, #2
 80015d2:	781b      	ldrb	r3, [r3, #0]
 80015d4:	021a      	lsls	r2, r3, #8
 80015d6:	1cfb      	adds	r3, r7, #3
 80015d8:	781b      	ldrb	r3, [r3, #0]
 80015da:	4313      	orrs	r3, r2
 80015dc:	607b      	str	r3, [r7, #4]
		return (float) TEMP / 16.0;
 80015de:	6878      	ldr	r0, [r7, #4]
 80015e0:	f7ff fce6 	bl	8000fb0 <__aeabi_i2f>
 80015e4:	1c03      	adds	r3, r0, #0
 80015e6:	2183      	movs	r1, #131	; 0x83
 80015e8:	05c9      	lsls	r1, r1, #23
 80015ea:	1c18      	adds	r0, r3, #0
 80015ec:	f7ff f80e 	bl	800060c <__aeabi_fdiv>
 80015f0:	1c03      	adds	r3, r0, #0
 80015f2:	e000      	b.n	80015f6 <ds18b20_read_temperature+0x62>
	}
	return 0.0f;
 80015f4:	2300      	movs	r3, #0
}
 80015f6:	1c18      	adds	r0, r3, #0
 80015f8:	46bd      	mov	sp, r7
 80015fa:	b003      	add	sp, #12
 80015fc:	bd90      	pop	{r4, r7, pc}
	...

08001600 <i2c1_init>:
 *      Author: sigmadev
 */

#include "i2c1.h"

void i2c1_init() {
 8001600:	b580      	push	{r7, lr}
 8001602:	af00      	add	r7, sp, #0

	/* SCL PB8  as alternate */
	CLEAR_BIT(GPIOB->MODER, GPIO_MODER_MODE8_0);
 8001604:	4b53      	ldr	r3, [pc, #332]	; (8001754 <i2c1_init+0x154>)
 8001606:	681a      	ldr	r2, [r3, #0]
 8001608:	4b52      	ldr	r3, [pc, #328]	; (8001754 <i2c1_init+0x154>)
 800160a:	4953      	ldr	r1, [pc, #332]	; (8001758 <i2c1_init+0x158>)
 800160c:	400a      	ands	r2, r1
 800160e:	601a      	str	r2, [r3, #0]
	SET_BIT(GPIOB->MODER, GPIO_MODER_MODE8_1);
 8001610:	4b50      	ldr	r3, [pc, #320]	; (8001754 <i2c1_init+0x154>)
 8001612:	681a      	ldr	r2, [r3, #0]
 8001614:	4b4f      	ldr	r3, [pc, #316]	; (8001754 <i2c1_init+0x154>)
 8001616:	2180      	movs	r1, #128	; 0x80
 8001618:	0289      	lsls	r1, r1, #10
 800161a:	430a      	orrs	r2, r1
 800161c:	601a      	str	r2, [r3, #0]
	/* SDC PB9 as alternate */
	CLEAR_BIT(GPIOB->MODER, GPIO_MODER_MODE9_0);
 800161e:	4b4d      	ldr	r3, [pc, #308]	; (8001754 <i2c1_init+0x154>)
 8001620:	681a      	ldr	r2, [r3, #0]
 8001622:	4b4c      	ldr	r3, [pc, #304]	; (8001754 <i2c1_init+0x154>)
 8001624:	494d      	ldr	r1, [pc, #308]	; (800175c <i2c1_init+0x15c>)
 8001626:	400a      	ands	r2, r1
 8001628:	601a      	str	r2, [r3, #0]
	SET_BIT(GPIOB->MODER, GPIO_MODER_MODE9_1);
 800162a:	4b4a      	ldr	r3, [pc, #296]	; (8001754 <i2c1_init+0x154>)
 800162c:	681a      	ldr	r2, [r3, #0]
 800162e:	4b49      	ldr	r3, [pc, #292]	; (8001754 <i2c1_init+0x154>)
 8001630:	2180      	movs	r1, #128	; 0x80
 8001632:	0309      	lsls	r1, r1, #12
 8001634:	430a      	orrs	r2, r1
 8001636:	601a      	str	r2, [r3, #0]
	/* SCL PB8 as open-drain */
	SET_BIT(GPIOB->OTYPER, GPIO_OTYPER_OT8);
 8001638:	4b46      	ldr	r3, [pc, #280]	; (8001754 <i2c1_init+0x154>)
 800163a:	685a      	ldr	r2, [r3, #4]
 800163c:	4b45      	ldr	r3, [pc, #276]	; (8001754 <i2c1_init+0x154>)
 800163e:	2180      	movs	r1, #128	; 0x80
 8001640:	0049      	lsls	r1, r1, #1
 8001642:	430a      	orrs	r2, r1
 8001644:	605a      	str	r2, [r3, #4]
	/* SDC PB9 as open-drain */
	SET_BIT(GPIOB->OTYPER, GPIO_OTYPER_OT9);
 8001646:	4b43      	ldr	r3, [pc, #268]	; (8001754 <i2c1_init+0x154>)
 8001648:	685a      	ldr	r2, [r3, #4]
 800164a:	4b42      	ldr	r3, [pc, #264]	; (8001754 <i2c1_init+0x154>)
 800164c:	2180      	movs	r1, #128	; 0x80
 800164e:	0089      	lsls	r1, r1, #2
 8001650:	430a      	orrs	r2, r1
 8001652:	605a      	str	r2, [r3, #4]
	/* SCL PB8 High Speed output */
	SET_BIT(GPIOB->OSPEEDR, GPIO_OSPEEDR_OSPEED8_0);
 8001654:	4b3f      	ldr	r3, [pc, #252]	; (8001754 <i2c1_init+0x154>)
 8001656:	689a      	ldr	r2, [r3, #8]
 8001658:	4b3e      	ldr	r3, [pc, #248]	; (8001754 <i2c1_init+0x154>)
 800165a:	2180      	movs	r1, #128	; 0x80
 800165c:	0249      	lsls	r1, r1, #9
 800165e:	430a      	orrs	r2, r1
 8001660:	609a      	str	r2, [r3, #8]
	SET_BIT(GPIOB->OSPEEDR, GPIO_OSPEEDR_OSPEED8_1);
 8001662:	4b3c      	ldr	r3, [pc, #240]	; (8001754 <i2c1_init+0x154>)
 8001664:	689a      	ldr	r2, [r3, #8]
 8001666:	4b3b      	ldr	r3, [pc, #236]	; (8001754 <i2c1_init+0x154>)
 8001668:	2180      	movs	r1, #128	; 0x80
 800166a:	0289      	lsls	r1, r1, #10
 800166c:	430a      	orrs	r2, r1
 800166e:	609a      	str	r2, [r3, #8]
	/* SDC PB9  High Speed output */
	SET_BIT(GPIOB->OSPEEDR, GPIO_OSPEEDR_OSPEED9_0);
 8001670:	4b38      	ldr	r3, [pc, #224]	; (8001754 <i2c1_init+0x154>)
 8001672:	689a      	ldr	r2, [r3, #8]
 8001674:	4b37      	ldr	r3, [pc, #220]	; (8001754 <i2c1_init+0x154>)
 8001676:	2180      	movs	r1, #128	; 0x80
 8001678:	02c9      	lsls	r1, r1, #11
 800167a:	430a      	orrs	r2, r1
 800167c:	609a      	str	r2, [r3, #8]
	SET_BIT(GPIOB->OSPEEDR, GPIO_OSPEEDR_OSPEED9_1);
 800167e:	4b35      	ldr	r3, [pc, #212]	; (8001754 <i2c1_init+0x154>)
 8001680:	689a      	ldr	r2, [r3, #8]
 8001682:	4b34      	ldr	r3, [pc, #208]	; (8001754 <i2c1_init+0x154>)
 8001684:	2180      	movs	r1, #128	; 0x80
 8001686:	0309      	lsls	r1, r1, #12
 8001688:	430a      	orrs	r2, r1
 800168a:	609a      	str	r2, [r3, #8]
	/* SCL PB8 as pull-up */
	CLEAR_BIT(GPIOB->PUPDR, GPIO_PUPDR_PUPD8_0);
 800168c:	4b31      	ldr	r3, [pc, #196]	; (8001754 <i2c1_init+0x154>)
 800168e:	68da      	ldr	r2, [r3, #12]
 8001690:	4b30      	ldr	r3, [pc, #192]	; (8001754 <i2c1_init+0x154>)
 8001692:	4931      	ldr	r1, [pc, #196]	; (8001758 <i2c1_init+0x158>)
 8001694:	400a      	ands	r2, r1
 8001696:	60da      	str	r2, [r3, #12]
	SET_BIT(GPIOB->PUPDR, GPIO_PUPDR_PUPD8_1);
 8001698:	4b2e      	ldr	r3, [pc, #184]	; (8001754 <i2c1_init+0x154>)
 800169a:	68da      	ldr	r2, [r3, #12]
 800169c:	4b2d      	ldr	r3, [pc, #180]	; (8001754 <i2c1_init+0x154>)
 800169e:	2180      	movs	r1, #128	; 0x80
 80016a0:	0289      	lsls	r1, r1, #10
 80016a2:	430a      	orrs	r2, r1
 80016a4:	60da      	str	r2, [r3, #12]
	/* SDC PB9 as pull-up */
	CLEAR_BIT(GPIOB->PUPDR, GPIO_PUPDR_PUPD9_0);
 80016a6:	4b2b      	ldr	r3, [pc, #172]	; (8001754 <i2c1_init+0x154>)
 80016a8:	68da      	ldr	r2, [r3, #12]
 80016aa:	4b2a      	ldr	r3, [pc, #168]	; (8001754 <i2c1_init+0x154>)
 80016ac:	492b      	ldr	r1, [pc, #172]	; (800175c <i2c1_init+0x15c>)
 80016ae:	400a      	ands	r2, r1
 80016b0:	60da      	str	r2, [r3, #12]
	SET_BIT(GPIOB->PUPDR, GPIO_PUPDR_PUPD9_1);
 80016b2:	4b28      	ldr	r3, [pc, #160]	; (8001754 <i2c1_init+0x154>)
 80016b4:	68da      	ldr	r2, [r3, #12]
 80016b6:	4b27      	ldr	r3, [pc, #156]	; (8001754 <i2c1_init+0x154>)
 80016b8:	2180      	movs	r1, #128	; 0x80
 80016ba:	0309      	lsls	r1, r1, #12
 80016bc:	430a      	orrs	r2, r1
 80016be:	60da      	str	r2, [r3, #12]
	/*  PB8 as i2c SCL */
	CLEAR_BIT(GPIOB->AFR[1], GPIO_AFRH_AFSEL8_0);
 80016c0:	4b24      	ldr	r3, [pc, #144]	; (8001754 <i2c1_init+0x154>)
 80016c2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80016c4:	4b23      	ldr	r3, [pc, #140]	; (8001754 <i2c1_init+0x154>)
 80016c6:	2101      	movs	r1, #1
 80016c8:	438a      	bics	r2, r1
 80016ca:	625a      	str	r2, [r3, #36]	; 0x24
	SET_BIT(GPIOB->AFR[1], GPIO_AFRH_AFSEL8_1);
 80016cc:	4b21      	ldr	r3, [pc, #132]	; (8001754 <i2c1_init+0x154>)
 80016ce:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80016d0:	4b20      	ldr	r3, [pc, #128]	; (8001754 <i2c1_init+0x154>)
 80016d2:	2102      	movs	r1, #2
 80016d4:	430a      	orrs	r2, r1
 80016d6:	625a      	str	r2, [r3, #36]	; 0x24
	SET_BIT(GPIOB->AFR[1], GPIO_AFRH_AFSEL8_2);
 80016d8:	4b1e      	ldr	r3, [pc, #120]	; (8001754 <i2c1_init+0x154>)
 80016da:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80016dc:	4b1d      	ldr	r3, [pc, #116]	; (8001754 <i2c1_init+0x154>)
 80016de:	2104      	movs	r1, #4
 80016e0:	430a      	orrs	r2, r1
 80016e2:	625a      	str	r2, [r3, #36]	; 0x24
	CLEAR_BIT(GPIOB->AFR[1], GPIO_AFRH_AFSEL8_3);
 80016e4:	4b1b      	ldr	r3, [pc, #108]	; (8001754 <i2c1_init+0x154>)
 80016e6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80016e8:	4b1a      	ldr	r3, [pc, #104]	; (8001754 <i2c1_init+0x154>)
 80016ea:	2108      	movs	r1, #8
 80016ec:	438a      	bics	r2, r1
 80016ee:	625a      	str	r2, [r3, #36]	; 0x24
	/*  PB9 as i2c SDL */
	CLEAR_BIT(GPIOB->AFR[1], GPIO_AFRH_AFSEL9_0);
 80016f0:	4b18      	ldr	r3, [pc, #96]	; (8001754 <i2c1_init+0x154>)
 80016f2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80016f4:	4b17      	ldr	r3, [pc, #92]	; (8001754 <i2c1_init+0x154>)
 80016f6:	2110      	movs	r1, #16
 80016f8:	438a      	bics	r2, r1
 80016fa:	625a      	str	r2, [r3, #36]	; 0x24
	SET_BIT(GPIOB->AFR[1], GPIO_AFRH_AFSEL9_1);
 80016fc:	4b15      	ldr	r3, [pc, #84]	; (8001754 <i2c1_init+0x154>)
 80016fe:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001700:	4b14      	ldr	r3, [pc, #80]	; (8001754 <i2c1_init+0x154>)
 8001702:	2120      	movs	r1, #32
 8001704:	430a      	orrs	r2, r1
 8001706:	625a      	str	r2, [r3, #36]	; 0x24
	SET_BIT(GPIOB->AFR[1], GPIO_AFRH_AFSEL9_2);
 8001708:	4b12      	ldr	r3, [pc, #72]	; (8001754 <i2c1_init+0x154>)
 800170a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800170c:	4b11      	ldr	r3, [pc, #68]	; (8001754 <i2c1_init+0x154>)
 800170e:	2140      	movs	r1, #64	; 0x40
 8001710:	430a      	orrs	r2, r1
 8001712:	625a      	str	r2, [r3, #36]	; 0x24
	CLEAR_BIT(GPIOB->AFR[1], GPIO_AFRH_AFSEL9_3);
 8001714:	4b0f      	ldr	r3, [pc, #60]	; (8001754 <i2c1_init+0x154>)
 8001716:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001718:	4b0e      	ldr	r3, [pc, #56]	; (8001754 <i2c1_init+0x154>)
 800171a:	2180      	movs	r1, #128	; 0x80
 800171c:	438a      	bics	r2, r1
 800171e:	625a      	str	r2, [r3, #36]	; 0x24

	/* select normal speed */
	SET_BIT(RCC->APBENR1, RCC_APBENR1_I2C1EN);
 8001720:	4b0f      	ldr	r3, [pc, #60]	; (8001760 <i2c1_init+0x160>)
 8001722:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001724:	4b0e      	ldr	r3, [pc, #56]	; (8001760 <i2c1_init+0x160>)
 8001726:	2180      	movs	r1, #128	; 0x80
 8001728:	0389      	lsls	r1, r1, #14
 800172a:	430a      	orrs	r2, r1
 800172c:	63da      	str	r2, [r3, #60]	; 0x3c

	/* i2c disable */
	CLEAR_BIT(I2C1->CR1, I2C_CR1_PE);
 800172e:	4b0d      	ldr	r3, [pc, #52]	; (8001764 <i2c1_init+0x164>)
 8001730:	681a      	ldr	r2, [r3, #0]
 8001732:	4b0c      	ldr	r3, [pc, #48]	; (8001764 <i2c1_init+0x164>)
 8001734:	2101      	movs	r1, #1
 8001736:	438a      	bics	r2, r1
 8001738:	601a      	str	r2, [r3, #0]

	I2C1->TIMINGR = 0X10707DBCU;
 800173a:	4b0a      	ldr	r3, [pc, #40]	; (8001764 <i2c1_init+0x164>)
 800173c:	4a0a      	ldr	r2, [pc, #40]	; (8001768 <i2c1_init+0x168>)
 800173e:	611a      	str	r2, [r3, #16]
	/*i2c Rx interrupt enable */
//SET_BIT(I2C1->CR1, I2C_CR1_RXIE);
//SET_BIT(I2C1->CR1, I2C_CR1_TXIE);

	/* i2c enable */
	SET_BIT(I2C1->CR1, I2C_CR1_PE);
 8001740:	4b08      	ldr	r3, [pc, #32]	; (8001764 <i2c1_init+0x164>)
 8001742:	681a      	ldr	r2, [r3, #0]
 8001744:	4b07      	ldr	r3, [pc, #28]	; (8001764 <i2c1_init+0x164>)
 8001746:	2101      	movs	r1, #1
 8001748:	430a      	orrs	r2, r1
 800174a:	601a      	str	r2, [r3, #0]
}
 800174c:	46c0      	nop			; (mov r8, r8)
 800174e:	46bd      	mov	sp, r7
 8001750:	bd80      	pop	{r7, pc}
 8001752:	46c0      	nop			; (mov r8, r8)
 8001754:	50000400 	.word	0x50000400
 8001758:	fffeffff 	.word	0xfffeffff
 800175c:	fffbffff 	.word	0xfffbffff
 8001760:	40021000 	.word	0x40021000
 8001764:	40005400 	.word	0x40005400
 8001768:	10707dbc 	.word	0x10707dbc

0800176c <i2c1_buffReceive>:
//	while (!(READ_BIT(I2C1->ISR, I2C_ISR_TC))) {
//	}
	return data;
}

void i2c1_buffReceive(char saddr, uint8_t *rcv, uint8_t N) {
 800176c:	b580      	push	{r7, lr}
 800176e:	b086      	sub	sp, #24
 8001770:	af00      	add	r7, sp, #0
 8001772:	6039      	str	r1, [r7, #0]
 8001774:	0011      	movs	r1, r2
 8001776:	1dfb      	adds	r3, r7, #7
 8001778:	1c02      	adds	r2, r0, #0
 800177a:	701a      	strb	r2, [r3, #0]
 800177c:	1dbb      	adds	r3, r7, #6
 800177e:	1c0a      	adds	r2, r1, #0
 8001780:	701a      	strb	r2, [r3, #0]
	uint32_t counter = HAL_GetTick();
 8001782:	f002 faf9 	bl	8003d78 <HAL_GetTick>
 8001786:	0003      	movs	r3, r0
 8001788:	60fb      	str	r3, [r7, #12]
	bool timeout = false;
 800178a:	2317      	movs	r3, #23
 800178c:	18fb      	adds	r3, r7, r3
 800178e:	2200      	movs	r2, #0
 8001790:	701a      	strb	r2, [r3, #0]
	i2c1_start(saddr, READ, N);
 8001792:	1dbb      	adds	r3, r7, #6
 8001794:	781a      	ldrb	r2, [r3, #0]
 8001796:	1dfb      	adds	r3, r7, #7
 8001798:	781b      	ldrb	r3, [r3, #0]
 800179a:	2101      	movs	r1, #1
 800179c:	0018      	movs	r0, r3
 800179e:	f000 f88f 	bl	80018c0 <i2c1_start>

	for (int i = 0; i < N; i++) {
 80017a2:	2300      	movs	r3, #0
 80017a4:	613b      	str	r3, [r7, #16]
 80017a6:	e02a      	b.n	80017fe <i2c1_buffReceive+0x92>
		while (!READ_BIT(I2C1->ISR, I2C_ISR_RXNE) & !timeout) {
			if (HAL_GetTick() - counter > 500)
 80017a8:	f002 fae6 	bl	8003d78 <HAL_GetTick>
 80017ac:	0002      	movs	r2, r0
 80017ae:	68fb      	ldr	r3, [r7, #12]
 80017b0:	1ad2      	subs	r2, r2, r3
 80017b2:	2017      	movs	r0, #23
 80017b4:	183b      	adds	r3, r7, r0
 80017b6:	1839      	adds	r1, r7, r0
 80017b8:	7809      	ldrb	r1, [r1, #0]
 80017ba:	7019      	strb	r1, [r3, #0]
 80017bc:	23fa      	movs	r3, #250	; 0xfa
 80017be:	005b      	lsls	r3, r3, #1
 80017c0:	429a      	cmp	r2, r3
 80017c2:	d902      	bls.n	80017ca <i2c1_buffReceive+0x5e>
				timeout = true;
 80017c4:	183b      	adds	r3, r7, r0
 80017c6:	2201      	movs	r2, #1
 80017c8:	701a      	strb	r2, [r3, #0]
		while (!READ_BIT(I2C1->ISR, I2C_ISR_RXNE) & !timeout) {
 80017ca:	4b12      	ldr	r3, [pc, #72]	; (8001814 <i2c1_buffReceive+0xa8>)
 80017cc:	699b      	ldr	r3, [r3, #24]
 80017ce:	2204      	movs	r2, #4
 80017d0:	4013      	ands	r3, r2
 80017d2:	425a      	negs	r2, r3
 80017d4:	4153      	adcs	r3, r2
 80017d6:	b2db      	uxtb	r3, r3
 80017d8:	0019      	movs	r1, r3
 80017da:	2317      	movs	r3, #23
 80017dc:	18fb      	adds	r3, r7, r3
 80017de:	781b      	ldrb	r3, [r3, #0]
 80017e0:	2201      	movs	r2, #1
 80017e2:	4053      	eors	r3, r2
 80017e4:	b2db      	uxtb	r3, r3
 80017e6:	400b      	ands	r3, r1
 80017e8:	d1de      	bne.n	80017a8 <i2c1_buffReceive+0x3c>
		}
		rcv[i] = I2C1->RXDR;
 80017ea:	4b0a      	ldr	r3, [pc, #40]	; (8001814 <i2c1_buffReceive+0xa8>)
 80017ec:	6a59      	ldr	r1, [r3, #36]	; 0x24
 80017ee:	693b      	ldr	r3, [r7, #16]
 80017f0:	683a      	ldr	r2, [r7, #0]
 80017f2:	18d3      	adds	r3, r2, r3
 80017f4:	b2ca      	uxtb	r2, r1
 80017f6:	701a      	strb	r2, [r3, #0]
	for (int i = 0; i < N; i++) {
 80017f8:	693b      	ldr	r3, [r7, #16]
 80017fa:	3301      	adds	r3, #1
 80017fc:	613b      	str	r3, [r7, #16]
 80017fe:	1dbb      	adds	r3, r7, #6
 8001800:	781b      	ldrb	r3, [r3, #0]
 8001802:	693a      	ldr	r2, [r7, #16]
 8001804:	429a      	cmp	r2, r3
 8001806:	dbe0      	blt.n	80017ca <i2c1_buffReceive+0x5e>
	}
}
 8001808:	46c0      	nop			; (mov r8, r8)
 800180a:	46c0      	nop			; (mov r8, r8)
 800180c:	46bd      	mov	sp, r7
 800180e:	b006      	add	sp, #24
 8001810:	bd80      	pop	{r7, pc}
 8001812:	46c0      	nop			; (mov r8, r8)
 8001814:	40005400 	.word	0x40005400

08001818 <i2c1_byte_tx>:

void i2c1_byte_tx(uint8_t saddr, uint8_t *data, uint8_t N) {
 8001818:	b580      	push	{r7, lr}
 800181a:	b084      	sub	sp, #16
 800181c:	af00      	add	r7, sp, #0
 800181e:	6039      	str	r1, [r7, #0]
 8001820:	0011      	movs	r1, r2
 8001822:	1dfb      	adds	r3, r7, #7
 8001824:	1c02      	adds	r2, r0, #0
 8001826:	701a      	strb	r2, [r3, #0]
 8001828:	1dbb      	adds	r3, r7, #6
 800182a:	1c0a      	adds	r2, r1, #0
 800182c:	701a      	strb	r2, [r3, #0]
	i2c1_start(saddr, WRITE, N);
 800182e:	1dbb      	adds	r3, r7, #6
 8001830:	781a      	ldrb	r2, [r3, #0]
 8001832:	1dfb      	adds	r3, r7, #7
 8001834:	781b      	ldrb	r3, [r3, #0]
 8001836:	2100      	movs	r1, #0
 8001838:	0018      	movs	r0, r3
 800183a:	f000 f841 	bl	80018c0 <i2c1_start>
	uint32_t counter = HAL_GetTick();
 800183e:	f002 fa9b 	bl	8003d78 <HAL_GetTick>
 8001842:	0003      	movs	r3, r0
 8001844:	60bb      	str	r3, [r7, #8]

	for (int i = 0; i < N; i++) {
 8001846:	2300      	movs	r3, #0
 8001848:	60fb      	str	r3, [r7, #12]
 800184a:	e016      	b.n	800187a <i2c1_byte_tx+0x62>
		while (!READ_BIT(I2C1->ISR, I2C_ISR_TXE)) {

			if (HAL_GetTick() - counter > 500)
 800184c:	f002 fa94 	bl	8003d78 <HAL_GetTick>
 8001850:	0002      	movs	r2, r0
 8001852:	68bb      	ldr	r3, [r7, #8]
 8001854:	1ad2      	subs	r2, r2, r3
 8001856:	23fa      	movs	r3, #250	; 0xfa
 8001858:	005b      	lsls	r3, r3, #1
 800185a:	429a      	cmp	r2, r3
 800185c:	d828      	bhi.n	80018b0 <i2c1_byte_tx+0x98>
		while (!READ_BIT(I2C1->ISR, I2C_ISR_TXE)) {
 800185e:	4b17      	ldr	r3, [pc, #92]	; (80018bc <i2c1_byte_tx+0xa4>)
 8001860:	699b      	ldr	r3, [r3, #24]
 8001862:	2201      	movs	r2, #1
 8001864:	4013      	ands	r3, r2
 8001866:	d0f1      	beq.n	800184c <i2c1_byte_tx+0x34>
				return;
		}
		I2C1->TXDR = data[i];
 8001868:	68fb      	ldr	r3, [r7, #12]
 800186a:	683a      	ldr	r2, [r7, #0]
 800186c:	18d3      	adds	r3, r2, r3
 800186e:	781a      	ldrb	r2, [r3, #0]
 8001870:	4b12      	ldr	r3, [pc, #72]	; (80018bc <i2c1_byte_tx+0xa4>)
 8001872:	629a      	str	r2, [r3, #40]	; 0x28
	for (int i = 0; i < N; i++) {
 8001874:	68fb      	ldr	r3, [r7, #12]
 8001876:	3301      	adds	r3, #1
 8001878:	60fb      	str	r3, [r7, #12]
 800187a:	1dbb      	adds	r3, r7, #6
 800187c:	781b      	ldrb	r3, [r3, #0]
 800187e:	68fa      	ldr	r2, [r7, #12]
 8001880:	429a      	cmp	r2, r3
 8001882:	dbec      	blt.n	800185e <i2c1_byte_tx+0x46>
	}

	while (!READ_BIT(I2C1->ISR, I2C_ISR_STOPF)) {
 8001884:	e008      	b.n	8001898 <i2c1_byte_tx+0x80>
		if (HAL_GetTick() - counter > 500)
 8001886:	f002 fa77 	bl	8003d78 <HAL_GetTick>
 800188a:	0002      	movs	r2, r0
 800188c:	68bb      	ldr	r3, [r7, #8]
 800188e:	1ad2      	subs	r2, r2, r3
 8001890:	23fa      	movs	r3, #250	; 0xfa
 8001892:	005b      	lsls	r3, r3, #1
 8001894:	429a      	cmp	r2, r3
 8001896:	d80d      	bhi.n	80018b4 <i2c1_byte_tx+0x9c>
	while (!READ_BIT(I2C1->ISR, I2C_ISR_STOPF)) {
 8001898:	4b08      	ldr	r3, [pc, #32]	; (80018bc <i2c1_byte_tx+0xa4>)
 800189a:	699b      	ldr	r3, [r3, #24]
 800189c:	2220      	movs	r2, #32
 800189e:	4013      	ands	r3, r2
 80018a0:	d0f1      	beq.n	8001886 <i2c1_byte_tx+0x6e>
			return;

	}
	SET_BIT(I2C1->ICR, I2C_ICR_STOPCF);
 80018a2:	4b06      	ldr	r3, [pc, #24]	; (80018bc <i2c1_byte_tx+0xa4>)
 80018a4:	69da      	ldr	r2, [r3, #28]
 80018a6:	4b05      	ldr	r3, [pc, #20]	; (80018bc <i2c1_byte_tx+0xa4>)
 80018a8:	2120      	movs	r1, #32
 80018aa:	430a      	orrs	r2, r1
 80018ac:	61da      	str	r2, [r3, #28]
 80018ae:	e002      	b.n	80018b6 <i2c1_byte_tx+0x9e>
				return;
 80018b0:	46c0      	nop			; (mov r8, r8)
 80018b2:	e000      	b.n	80018b6 <i2c1_byte_tx+0x9e>
			return;
 80018b4:	46c0      	nop			; (mov r8, r8)

}
 80018b6:	46bd      	mov	sp, r7
 80018b8:	b004      	add	sp, #16
 80018ba:	bd80      	pop	{r7, pc}
 80018bc:	40005400 	.word	0x40005400

080018c0 <i2c1_start>:
	}
	SET_BIT(I2C1->ISR, I2C_ICR_STOPCF);

}

void i2c1_start(char saddr, uint8_t transfer_request, uint8_t N) {
 80018c0:	b590      	push	{r4, r7, lr}
 80018c2:	b083      	sub	sp, #12
 80018c4:	af00      	add	r7, sp, #0
 80018c6:	0004      	movs	r4, r0
 80018c8:	0008      	movs	r0, r1
 80018ca:	0011      	movs	r1, r2
 80018cc:	1dfb      	adds	r3, r7, #7
 80018ce:	1c22      	adds	r2, r4, #0
 80018d0:	701a      	strb	r2, [r3, #0]
 80018d2:	1dbb      	adds	r3, r7, #6
 80018d4:	1c02      	adds	r2, r0, #0
 80018d6:	701a      	strb	r2, [r3, #0]
 80018d8:	1d7b      	adds	r3, r7, #5
 80018da:	1c0a      	adds	r2, r1, #0
 80018dc:	701a      	strb	r2, [r3, #0]
	/*master 7 bit addressing mode */
	CLEAR_BIT(I2C1->CR2, I2C_CR2_ADD10);
 80018de:	4b21      	ldr	r3, [pc, #132]	; (8001964 <i2c1_start+0xa4>)
 80018e0:	685a      	ldr	r2, [r3, #4]
 80018e2:	4b20      	ldr	r3, [pc, #128]	; (8001964 <i2c1_start+0xa4>)
 80018e4:	4920      	ldr	r1, [pc, #128]	; (8001968 <i2c1_start+0xa8>)
 80018e6:	400a      	ands	r2, r1
 80018e8:	605a      	str	r2, [r3, #4]
	/* set Slave address */
	MODIFY_REG(I2C1->CR2, I2C_CR2_SADD, saddr << I2C_CR2_SADD_Pos);
 80018ea:	4b1e      	ldr	r3, [pc, #120]	; (8001964 <i2c1_start+0xa4>)
 80018ec:	685b      	ldr	r3, [r3, #4]
 80018ee:	0a9b      	lsrs	r3, r3, #10
 80018f0:	0299      	lsls	r1, r3, #10
 80018f2:	1dfb      	adds	r3, r7, #7
 80018f4:	781a      	ldrb	r2, [r3, #0]
 80018f6:	4b1b      	ldr	r3, [pc, #108]	; (8001964 <i2c1_start+0xa4>)
 80018f8:	430a      	orrs	r2, r1
 80018fa:	605a      	str	r2, [r3, #4]
	/* read 1 byte */
	MODIFY_REG(I2C1->CR2, I2C_CR2_NBYTES, N << I2C_CR2_NBYTES_Pos);
 80018fc:	4b19      	ldr	r3, [pc, #100]	; (8001964 <i2c1_start+0xa4>)
 80018fe:	685b      	ldr	r3, [r3, #4]
 8001900:	4a1a      	ldr	r2, [pc, #104]	; (800196c <i2c1_start+0xac>)
 8001902:	401a      	ands	r2, r3
 8001904:	1d7b      	adds	r3, r7, #5
 8001906:	781b      	ldrb	r3, [r3, #0]
 8001908:	041b      	lsls	r3, r3, #16
 800190a:	0019      	movs	r1, r3
 800190c:	4b15      	ldr	r3, [pc, #84]	; (8001964 <i2c1_start+0xa4>)
 800190e:	430a      	orrs	r2, r1
 8001910:	605a      	str	r2, [r3, #4]
	/* stops when NBytes are transferred */
	SET_BIT(I2C1->CR2, I2C_CR2_AUTOEND);
 8001912:	4b14      	ldr	r3, [pc, #80]	; (8001964 <i2c1_start+0xa4>)
 8001914:	685a      	ldr	r2, [r3, #4]
 8001916:	4b13      	ldr	r3, [pc, #76]	; (8001964 <i2c1_start+0xa4>)
 8001918:	2180      	movs	r1, #128	; 0x80
 800191a:	0489      	lsls	r1, r1, #18
 800191c:	430a      	orrs	r2, r1
 800191e:	605a      	str	r2, [r3, #4]
	/* set START condition  automatically changes to master */


	if (transfer_request == 1) {
 8001920:	1dbb      	adds	r3, r7, #6
 8001922:	781b      	ldrb	r3, [r3, #0]
 8001924:	2b01      	cmp	r3, #1
 8001926:	d107      	bne.n	8001938 <i2c1_start+0x78>
		/* request a read transfer */
		SET_BIT(I2C1->CR2, I2C_CR2_RD_WRN);
 8001928:	4b0e      	ldr	r3, [pc, #56]	; (8001964 <i2c1_start+0xa4>)
 800192a:	685a      	ldr	r2, [r3, #4]
 800192c:	4b0d      	ldr	r3, [pc, #52]	; (8001964 <i2c1_start+0xa4>)
 800192e:	2180      	movs	r1, #128	; 0x80
 8001930:	00c9      	lsls	r1, r1, #3
 8001932:	430a      	orrs	r2, r1
 8001934:	605a      	str	r2, [r3, #4]
 8001936:	e009      	b.n	800194c <i2c1_start+0x8c>
	} else if (transfer_request == 0) {
 8001938:	1dbb      	adds	r3, r7, #6
 800193a:	781b      	ldrb	r3, [r3, #0]
 800193c:	2b00      	cmp	r3, #0
 800193e:	d105      	bne.n	800194c <i2c1_start+0x8c>
		/* request a write transfer */
		CLEAR_BIT(I2C1->CR2, I2C_CR2_RD_WRN);
 8001940:	4b08      	ldr	r3, [pc, #32]	; (8001964 <i2c1_start+0xa4>)
 8001942:	685a      	ldr	r2, [r3, #4]
 8001944:	4b07      	ldr	r3, [pc, #28]	; (8001964 <i2c1_start+0xa4>)
 8001946:	490a      	ldr	r1, [pc, #40]	; (8001970 <i2c1_start+0xb0>)
 8001948:	400a      	ands	r2, r1
 800194a:	605a      	str	r2, [r3, #4]
	}

	SET_BIT(I2C1->CR2, I2C_CR2_START);
 800194c:	4b05      	ldr	r3, [pc, #20]	; (8001964 <i2c1_start+0xa4>)
 800194e:	685a      	ldr	r2, [r3, #4]
 8001950:	4b04      	ldr	r3, [pc, #16]	; (8001964 <i2c1_start+0xa4>)
 8001952:	2180      	movs	r1, #128	; 0x80
 8001954:	0189      	lsls	r1, r1, #6
 8001956:	430a      	orrs	r2, r1
 8001958:	605a      	str	r2, [r3, #4]

}
 800195a:	46c0      	nop			; (mov r8, r8)
 800195c:	46bd      	mov	sp, r7
 800195e:	b003      	add	sp, #12
 8001960:	bd90      	pop	{r4, r7, pc}
 8001962:	46c0      	nop			; (mov r8, r8)
 8001964:	40005400 	.word	0x40005400
 8001968:	fffff7ff 	.word	0xfffff7ff
 800196c:	ff00ffff 	.word	0xff00ffff
 8001970:	fffffbff 	.word	0xfffffbff

08001974 <led_init>:
 *  Created on: Sep 26, 2022
 *      Author: sigmadev
 */
#include "led.h"

void led_init(LED_t *led) {
 8001974:	b580      	push	{r7, lr}
 8001976:	b082      	sub	sp, #8
 8001978:	af00      	add	r7, sp, #0
 800197a:	6078      	str	r0, [r7, #4]

	/*CURRENT LOW LED PA12  as output */
	SET_BIT(GPIOA->MODER, GPIO_MODER_MODE12_0);
 800197c:	23a0      	movs	r3, #160	; 0xa0
 800197e:	05db      	lsls	r3, r3, #23
 8001980:	681a      	ldr	r2, [r3, #0]
 8001982:	23a0      	movs	r3, #160	; 0xa0
 8001984:	05db      	lsls	r3, r3, #23
 8001986:	2180      	movs	r1, #128	; 0x80
 8001988:	0449      	lsls	r1, r1, #17
 800198a:	430a      	orrs	r2, r1
 800198c:	601a      	str	r2, [r3, #0]
	CLEAR_BIT(GPIOA->MODER, GPIO_MODER_MODE12_1);
 800198e:	23a0      	movs	r3, #160	; 0xa0
 8001990:	05db      	lsls	r3, r3, #23
 8001992:	681a      	ldr	r2, [r3, #0]
 8001994:	23a0      	movs	r3, #160	; 0xa0
 8001996:	05db      	lsls	r3, r3, #23
 8001998:	492d      	ldr	r1, [pc, #180]	; (8001a50 <led_init+0xdc>)
 800199a:	400a      	ands	r2, r1
 800199c:	601a      	str	r2, [r3, #0]

	/*CURRENT NORMAL LED PA11  as output */
	SET_BIT(GPIOA->MODER, GPIO_MODER_MODE11_0);
 800199e:	23a0      	movs	r3, #160	; 0xa0
 80019a0:	05db      	lsls	r3, r3, #23
 80019a2:	681a      	ldr	r2, [r3, #0]
 80019a4:	23a0      	movs	r3, #160	; 0xa0
 80019a6:	05db      	lsls	r3, r3, #23
 80019a8:	2180      	movs	r1, #128	; 0x80
 80019aa:	03c9      	lsls	r1, r1, #15
 80019ac:	430a      	orrs	r2, r1
 80019ae:	601a      	str	r2, [r3, #0]
	CLEAR_BIT(GPIOA->MODER, GPIO_MODER_MODE11_1);
 80019b0:	23a0      	movs	r3, #160	; 0xa0
 80019b2:	05db      	lsls	r3, r3, #23
 80019b4:	681a      	ldr	r2, [r3, #0]
 80019b6:	23a0      	movs	r3, #160	; 0xa0
 80019b8:	05db      	lsls	r3, r3, #23
 80019ba:	4926      	ldr	r1, [pc, #152]	; (8001a54 <led_init+0xe0>)
 80019bc:	400a      	ands	r2, r1
 80019be:	601a      	str	r2, [r3, #0]

	/*CURRENT HIGH  LED PA10  as output */
	SET_BIT(GPIOA->MODER, GPIO_MODER_MODE10_0);
 80019c0:	23a0      	movs	r3, #160	; 0xa0
 80019c2:	05db      	lsls	r3, r3, #23
 80019c4:	681a      	ldr	r2, [r3, #0]
 80019c6:	23a0      	movs	r3, #160	; 0xa0
 80019c8:	05db      	lsls	r3, r3, #23
 80019ca:	2180      	movs	r1, #128	; 0x80
 80019cc:	0349      	lsls	r1, r1, #13
 80019ce:	430a      	orrs	r2, r1
 80019d0:	601a      	str	r2, [r3, #0]
	CLEAR_BIT(GPIOA->MODER, GPIO_MODER_MODE10_1);
 80019d2:	23a0      	movs	r3, #160	; 0xa0
 80019d4:	05db      	lsls	r3, r3, #23
 80019d6:	681a      	ldr	r2, [r3, #0]
 80019d8:	23a0      	movs	r3, #160	; 0xa0
 80019da:	05db      	lsls	r3, r3, #23
 80019dc:	491e      	ldr	r1, [pc, #120]	; (8001a58 <led_init+0xe4>)
 80019de:	400a      	ands	r2, r1
 80019e0:	601a      	str	r2, [r3, #0]

	/*SYS_RP LED PC6  as output */
	SET_BIT(GPIOC->MODER, GPIO_MODER_MODE6_0);
 80019e2:	4b1e      	ldr	r3, [pc, #120]	; (8001a5c <led_init+0xe8>)
 80019e4:	681a      	ldr	r2, [r3, #0]
 80019e6:	4b1d      	ldr	r3, [pc, #116]	; (8001a5c <led_init+0xe8>)
 80019e8:	2180      	movs	r1, #128	; 0x80
 80019ea:	0149      	lsls	r1, r1, #5
 80019ec:	430a      	orrs	r2, r1
 80019ee:	601a      	str	r2, [r3, #0]
	CLEAR_BIT(GPIOC->MODER, GPIO_MODER_MODE6_1);
 80019f0:	4b1a      	ldr	r3, [pc, #104]	; (8001a5c <led_init+0xe8>)
 80019f2:	681a      	ldr	r2, [r3, #0]
 80019f4:	4b19      	ldr	r3, [pc, #100]	; (8001a5c <led_init+0xe8>)
 80019f6:	491a      	ldr	r1, [pc, #104]	; (8001a60 <led_init+0xec>)
 80019f8:	400a      	ands	r2, r1
 80019fa:	601a      	str	r2, [r3, #0]

	/* TEMPERATURE OK  LED PA9  as output */
	SET_BIT(GPIOA->MODER, GPIO_MODER_MODE9_0);
 80019fc:	23a0      	movs	r3, #160	; 0xa0
 80019fe:	05db      	lsls	r3, r3, #23
 8001a00:	681a      	ldr	r2, [r3, #0]
 8001a02:	23a0      	movs	r3, #160	; 0xa0
 8001a04:	05db      	lsls	r3, r3, #23
 8001a06:	2180      	movs	r1, #128	; 0x80
 8001a08:	02c9      	lsls	r1, r1, #11
 8001a0a:	430a      	orrs	r2, r1
 8001a0c:	601a      	str	r2, [r3, #0]
	CLEAR_BIT(GPIOA->MODER, GPIO_MODER_MODE9_1);
 8001a0e:	23a0      	movs	r3, #160	; 0xa0
 8001a10:	05db      	lsls	r3, r3, #23
 8001a12:	681a      	ldr	r2, [r3, #0]
 8001a14:	23a0      	movs	r3, #160	; 0xa0
 8001a16:	05db      	lsls	r3, r3, #23
 8001a18:	4912      	ldr	r1, [pc, #72]	; (8001a64 <led_init+0xf0>)
 8001a1a:	400a      	ands	r2, r1
 8001a1c:	601a      	str	r2, [r3, #0]

	/* TEMPERATURE HIGH LED PA8  as output */
	SET_BIT(GPIOA->MODER, GPIO_MODER_MODE8_0);
 8001a1e:	23a0      	movs	r3, #160	; 0xa0
 8001a20:	05db      	lsls	r3, r3, #23
 8001a22:	681a      	ldr	r2, [r3, #0]
 8001a24:	23a0      	movs	r3, #160	; 0xa0
 8001a26:	05db      	lsls	r3, r3, #23
 8001a28:	2180      	movs	r1, #128	; 0x80
 8001a2a:	0249      	lsls	r1, r1, #9
 8001a2c:	430a      	orrs	r2, r1
 8001a2e:	601a      	str	r2, [r3, #0]
	CLEAR_BIT(GPIOA->MODER, GPIO_MODER_MODE8_1);
 8001a30:	23a0      	movs	r3, #160	; 0xa0
 8001a32:	05db      	lsls	r3, r3, #23
 8001a34:	681a      	ldr	r2, [r3, #0]
 8001a36:	23a0      	movs	r3, #160	; 0xa0
 8001a38:	05db      	lsls	r3, r3, #23
 8001a3a:	490b      	ldr	r1, [pc, #44]	; (8001a68 <led_init+0xf4>)
 8001a3c:	400a      	ands	r2, r1
 8001a3e:	601a      	str	r2, [r3, #0]

	led_reset(led);
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	0018      	movs	r0, r3
 8001a44:	f000 f842 	bl	8001acc <led_reset>

}
 8001a48:	46c0      	nop			; (mov r8, r8)
 8001a4a:	46bd      	mov	sp, r7
 8001a4c:	b002      	add	sp, #8
 8001a4e:	bd80      	pop	{r7, pc}
 8001a50:	fdffffff 	.word	0xfdffffff
 8001a54:	ff7fffff 	.word	0xff7fffff
 8001a58:	ffdfffff 	.word	0xffdfffff
 8001a5c:	50000800 	.word	0x50000800
 8001a60:	ffffdfff 	.word	0xffffdfff
 8001a64:	fff7ffff 	.word	0xfff7ffff
 8001a68:	fffdffff 	.word	0xfffdffff

08001a6c <led_enable_kalive>:
void led_off(void) {

}

void led_enable_kalive(LED_t *l) {
 8001a6c:	b580      	push	{r7, lr}
 8001a6e:	b082      	sub	sp, #8
 8001a70:	af00      	add	r7, sp, #0
 8001a72:	6078      	str	r0, [r7, #4]
	if (HAL_GetTick() - l->ka_counter > LED_KA_STATE_TIMEOUT)
 8001a74:	f002 f980 	bl	8003d78 <HAL_GetTick>
 8001a78:	0002      	movs	r2, r0
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	681b      	ldr	r3, [r3, #0]
 8001a7e:	1ad2      	subs	r2, r2, r3
 8001a80:	23fa      	movs	r3, #250	; 0xfa
 8001a82:	009b      	lsls	r3, r3, #2
 8001a84:	429a      	cmp	r2, r3
 8001a86:	d905      	bls.n	8001a94 <led_enable_kalive+0x28>
		l->ka_counter = HAL_GetTick();
 8001a88:	f002 f976 	bl	8003d78 <HAL_GetTick>
 8001a8c:	0002      	movs	r2, r0
 8001a8e:	687b      	ldr	r3, [r7, #4]
 8001a90:	601a      	str	r2, [r3, #0]
			sys_rp_led_off();
		else
			sys_rp_led_on();
	}

}
 8001a92:	e014      	b.n	8001abe <led_enable_kalive+0x52>
		if (HAL_GetTick() - l->ka_counter > LED_KA_ON_TIMEOUT)
 8001a94:	f002 f970 	bl	8003d78 <HAL_GetTick>
 8001a98:	0002      	movs	r2, r0
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	681b      	ldr	r3, [r3, #0]
 8001a9e:	1ad3      	subs	r3, r2, r3
 8001aa0:	2b32      	cmp	r3, #50	; 0x32
 8001aa2:	d906      	bls.n	8001ab2 <led_enable_kalive+0x46>
			sys_rp_led_off();
 8001aa4:	4b08      	ldr	r3, [pc, #32]	; (8001ac8 <led_enable_kalive+0x5c>)
 8001aa6:	695a      	ldr	r2, [r3, #20]
 8001aa8:	4b07      	ldr	r3, [pc, #28]	; (8001ac8 <led_enable_kalive+0x5c>)
 8001aaa:	2140      	movs	r1, #64	; 0x40
 8001aac:	430a      	orrs	r2, r1
 8001aae:	615a      	str	r2, [r3, #20]
}
 8001ab0:	e005      	b.n	8001abe <led_enable_kalive+0x52>
			sys_rp_led_on();
 8001ab2:	4b05      	ldr	r3, [pc, #20]	; (8001ac8 <led_enable_kalive+0x5c>)
 8001ab4:	695a      	ldr	r2, [r3, #20]
 8001ab6:	4b04      	ldr	r3, [pc, #16]	; (8001ac8 <led_enable_kalive+0x5c>)
 8001ab8:	2140      	movs	r1, #64	; 0x40
 8001aba:	438a      	bics	r2, r1
 8001abc:	615a      	str	r2, [r3, #20]
}
 8001abe:	46c0      	nop			; (mov r8, r8)
 8001ac0:	46bd      	mov	sp, r7
 8001ac2:	b002      	add	sp, #8
 8001ac4:	bd80      	pop	{r7, pc}
 8001ac6:	46c0      	nop			; (mov r8, r8)
 8001ac8:	50000800 	.word	0x50000800

08001acc <led_reset>:
void led_reset(LED_t *l) {
 8001acc:	b580      	push	{r7, lr}
 8001ace:	b082      	sub	sp, #8
 8001ad0:	af00      	add	r7, sp, #0
 8001ad2:	6078      	str	r0, [r7, #4]
	l->ch_counter = 0;
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	2200      	movs	r2, #0
 8001ad8:	60da      	str	r2, [r3, #12]
	l->cl_counter = 0;
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	2200      	movs	r2, #0
 8001ade:	605a      	str	r2, [r3, #4]
	l->cn_counter = 0;
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	2200      	movs	r2, #0
 8001ae4:	609a      	str	r2, [r3, #8]
	l->ka_counter = HAL_GetTick();
 8001ae6:	f002 f947 	bl	8003d78 <HAL_GetTick>
 8001aea:	0002      	movs	r2, r0
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	601a      	str	r2, [r3, #0]
	l->sysrp_counter = 0;
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	2200      	movs	r2, #0
 8001af4:	611a      	str	r2, [r3, #16]
	l->th_counter = 0;
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	2200      	movs	r2, #0
 8001afa:	619a      	str	r2, [r3, #24]
	l->tok_counter = 0;
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	2200      	movs	r2, #0
 8001b00:	615a      	str	r2, [r3, #20]
	current_low_led_on();
 8001b02:	23a0      	movs	r3, #160	; 0xa0
 8001b04:	05db      	lsls	r3, r3, #23
 8001b06:	695a      	ldr	r2, [r3, #20]
 8001b08:	23a0      	movs	r3, #160	; 0xa0
 8001b0a:	05db      	lsls	r3, r3, #23
 8001b0c:	4916      	ldr	r1, [pc, #88]	; (8001b68 <led_reset+0x9c>)
 8001b0e:	400a      	ands	r2, r1
 8001b10:	615a      	str	r2, [r3, #20]
	current_normal_led_on();
 8001b12:	23a0      	movs	r3, #160	; 0xa0
 8001b14:	05db      	lsls	r3, r3, #23
 8001b16:	695a      	ldr	r2, [r3, #20]
 8001b18:	23a0      	movs	r3, #160	; 0xa0
 8001b1a:	05db      	lsls	r3, r3, #23
 8001b1c:	4913      	ldr	r1, [pc, #76]	; (8001b6c <led_reset+0xa0>)
 8001b1e:	400a      	ands	r2, r1
 8001b20:	615a      	str	r2, [r3, #20]
	current_high_led_on();
 8001b22:	23a0      	movs	r3, #160	; 0xa0
 8001b24:	05db      	lsls	r3, r3, #23
 8001b26:	695a      	ldr	r2, [r3, #20]
 8001b28:	23a0      	movs	r3, #160	; 0xa0
 8001b2a:	05db      	lsls	r3, r3, #23
 8001b2c:	4910      	ldr	r1, [pc, #64]	; (8001b70 <led_reset+0xa4>)
 8001b2e:	400a      	ands	r2, r1
 8001b30:	615a      	str	r2, [r3, #20]
	sys_rp_led_on();
 8001b32:	4b10      	ldr	r3, [pc, #64]	; (8001b74 <led_reset+0xa8>)
 8001b34:	695a      	ldr	r2, [r3, #20]
 8001b36:	4b0f      	ldr	r3, [pc, #60]	; (8001b74 <led_reset+0xa8>)
 8001b38:	2140      	movs	r1, #64	; 0x40
 8001b3a:	438a      	bics	r2, r1
 8001b3c:	615a      	str	r2, [r3, #20]
	temperature_ok_led_on();
 8001b3e:	23a0      	movs	r3, #160	; 0xa0
 8001b40:	05db      	lsls	r3, r3, #23
 8001b42:	695a      	ldr	r2, [r3, #20]
 8001b44:	23a0      	movs	r3, #160	; 0xa0
 8001b46:	05db      	lsls	r3, r3, #23
 8001b48:	490b      	ldr	r1, [pc, #44]	; (8001b78 <led_reset+0xac>)
 8001b4a:	400a      	ands	r2, r1
 8001b4c:	615a      	str	r2, [r3, #20]
	temperature_high_led_on();
 8001b4e:	23a0      	movs	r3, #160	; 0xa0
 8001b50:	05db      	lsls	r3, r3, #23
 8001b52:	695a      	ldr	r2, [r3, #20]
 8001b54:	23a0      	movs	r3, #160	; 0xa0
 8001b56:	05db      	lsls	r3, r3, #23
 8001b58:	4908      	ldr	r1, [pc, #32]	; (8001b7c <led_reset+0xb0>)
 8001b5a:	400a      	ands	r2, r1
 8001b5c:	615a      	str	r2, [r3, #20]
}
 8001b5e:	46c0      	nop			; (mov r8, r8)
 8001b60:	46bd      	mov	sp, r7
 8001b62:	b002      	add	sp, #8
 8001b64:	bd80      	pop	{r7, pc}
 8001b66:	46c0      	nop			; (mov r8, r8)
 8001b68:	ffffefff 	.word	0xffffefff
 8001b6c:	fffff7ff 	.word	0xfffff7ff
 8001b70:	fffffbff 	.word	0xfffffbff
 8001b74:	50000800 	.word	0x50000800
 8001b78:	fffffdff 	.word	0xfffffdff
 8001b7c:	fffffeff 	.word	0xfffffeff

08001b80 <led_current_update>:

void led_current_update(int16_t current) {
 8001b80:	b580      	push	{r7, lr}
 8001b82:	b082      	sub	sp, #8
 8001b84:	af00      	add	r7, sp, #0
 8001b86:	0002      	movs	r2, r0
 8001b88:	1dbb      	adds	r3, r7, #6
 8001b8a:	801a      	strh	r2, [r3, #0]

	if (current >= LED_MAX_CURRENT) {
 8001b8c:	1dbb      	adds	r3, r7, #6
 8001b8e:	2200      	movs	r2, #0
 8001b90:	5e9a      	ldrsh	r2, [r3, r2]
 8001b92:	2396      	movs	r3, #150	; 0x96
 8001b94:	009b      	lsls	r3, r3, #2
 8001b96:	429a      	cmp	r2, r3
 8001b98:	db1a      	blt.n	8001bd0 <led_current_update+0x50>
		current_high_led_on();
 8001b9a:	23a0      	movs	r3, #160	; 0xa0
 8001b9c:	05db      	lsls	r3, r3, #23
 8001b9e:	695a      	ldr	r2, [r3, #20]
 8001ba0:	23a0      	movs	r3, #160	; 0xa0
 8001ba2:	05db      	lsls	r3, r3, #23
 8001ba4:	492f      	ldr	r1, [pc, #188]	; (8001c64 <led_current_update+0xe4>)
 8001ba6:	400a      	ands	r2, r1
 8001ba8:	615a      	str	r2, [r3, #20]
		current_normal_led_off();
 8001baa:	23a0      	movs	r3, #160	; 0xa0
 8001bac:	05db      	lsls	r3, r3, #23
 8001bae:	695a      	ldr	r2, [r3, #20]
 8001bb0:	23a0      	movs	r3, #160	; 0xa0
 8001bb2:	05db      	lsls	r3, r3, #23
 8001bb4:	2180      	movs	r1, #128	; 0x80
 8001bb6:	0109      	lsls	r1, r1, #4
 8001bb8:	430a      	orrs	r2, r1
 8001bba:	615a      	str	r2, [r3, #20]
		current_low_led_off();
 8001bbc:	23a0      	movs	r3, #160	; 0xa0
 8001bbe:	05db      	lsls	r3, r3, #23
 8001bc0:	695a      	ldr	r2, [r3, #20]
 8001bc2:	23a0      	movs	r3, #160	; 0xa0
 8001bc4:	05db      	lsls	r3, r3, #23
 8001bc6:	2180      	movs	r1, #128	; 0x80
 8001bc8:	0149      	lsls	r1, r1, #5
 8001bca:	430a      	orrs	r2, r1
 8001bcc:	615a      	str	r2, [r3, #20]
	} else if (current <= LED_MIN_CURRENT) {
		current_high_led_off();
		current_normal_led_off();
		current_low_led_on();
	}
}
 8001bce:	e045      	b.n	8001c5c <led_current_update+0xdc>
	} else if (current > LED_MIN_CURRENT && current < LED_MAX_CURRENT) {
 8001bd0:	1dbb      	adds	r3, r7, #6
 8001bd2:	2200      	movs	r2, #0
 8001bd4:	5e9b      	ldrsh	r3, [r3, r2]
 8001bd6:	2b64      	cmp	r3, #100	; 0x64
 8001bd8:	dd21      	ble.n	8001c1e <led_current_update+0x9e>
 8001bda:	1dbb      	adds	r3, r7, #6
 8001bdc:	2200      	movs	r2, #0
 8001bde:	5e9a      	ldrsh	r2, [r3, r2]
 8001be0:	2396      	movs	r3, #150	; 0x96
 8001be2:	009b      	lsls	r3, r3, #2
 8001be4:	429a      	cmp	r2, r3
 8001be6:	da1a      	bge.n	8001c1e <led_current_update+0x9e>
		current_high_led_off();
 8001be8:	23a0      	movs	r3, #160	; 0xa0
 8001bea:	05db      	lsls	r3, r3, #23
 8001bec:	695a      	ldr	r2, [r3, #20]
 8001bee:	23a0      	movs	r3, #160	; 0xa0
 8001bf0:	05db      	lsls	r3, r3, #23
 8001bf2:	2180      	movs	r1, #128	; 0x80
 8001bf4:	00c9      	lsls	r1, r1, #3
 8001bf6:	430a      	orrs	r2, r1
 8001bf8:	615a      	str	r2, [r3, #20]
		current_normal_led_on();
 8001bfa:	23a0      	movs	r3, #160	; 0xa0
 8001bfc:	05db      	lsls	r3, r3, #23
 8001bfe:	695a      	ldr	r2, [r3, #20]
 8001c00:	23a0      	movs	r3, #160	; 0xa0
 8001c02:	05db      	lsls	r3, r3, #23
 8001c04:	4918      	ldr	r1, [pc, #96]	; (8001c68 <led_current_update+0xe8>)
 8001c06:	400a      	ands	r2, r1
 8001c08:	615a      	str	r2, [r3, #20]
		current_low_led_off();
 8001c0a:	23a0      	movs	r3, #160	; 0xa0
 8001c0c:	05db      	lsls	r3, r3, #23
 8001c0e:	695a      	ldr	r2, [r3, #20]
 8001c10:	23a0      	movs	r3, #160	; 0xa0
 8001c12:	05db      	lsls	r3, r3, #23
 8001c14:	2180      	movs	r1, #128	; 0x80
 8001c16:	0149      	lsls	r1, r1, #5
 8001c18:	430a      	orrs	r2, r1
 8001c1a:	615a      	str	r2, [r3, #20]
}
 8001c1c:	e01e      	b.n	8001c5c <led_current_update+0xdc>
	} else if (current <= LED_MIN_CURRENT) {
 8001c1e:	1dbb      	adds	r3, r7, #6
 8001c20:	2200      	movs	r2, #0
 8001c22:	5e9b      	ldrsh	r3, [r3, r2]
 8001c24:	2b64      	cmp	r3, #100	; 0x64
 8001c26:	dc19      	bgt.n	8001c5c <led_current_update+0xdc>
		current_high_led_off();
 8001c28:	23a0      	movs	r3, #160	; 0xa0
 8001c2a:	05db      	lsls	r3, r3, #23
 8001c2c:	695a      	ldr	r2, [r3, #20]
 8001c2e:	23a0      	movs	r3, #160	; 0xa0
 8001c30:	05db      	lsls	r3, r3, #23
 8001c32:	2180      	movs	r1, #128	; 0x80
 8001c34:	00c9      	lsls	r1, r1, #3
 8001c36:	430a      	orrs	r2, r1
 8001c38:	615a      	str	r2, [r3, #20]
		current_normal_led_off();
 8001c3a:	23a0      	movs	r3, #160	; 0xa0
 8001c3c:	05db      	lsls	r3, r3, #23
 8001c3e:	695a      	ldr	r2, [r3, #20]
 8001c40:	23a0      	movs	r3, #160	; 0xa0
 8001c42:	05db      	lsls	r3, r3, #23
 8001c44:	2180      	movs	r1, #128	; 0x80
 8001c46:	0109      	lsls	r1, r1, #4
 8001c48:	430a      	orrs	r2, r1
 8001c4a:	615a      	str	r2, [r3, #20]
		current_low_led_on();
 8001c4c:	23a0      	movs	r3, #160	; 0xa0
 8001c4e:	05db      	lsls	r3, r3, #23
 8001c50:	695a      	ldr	r2, [r3, #20]
 8001c52:	23a0      	movs	r3, #160	; 0xa0
 8001c54:	05db      	lsls	r3, r3, #23
 8001c56:	4905      	ldr	r1, [pc, #20]	; (8001c6c <led_current_update+0xec>)
 8001c58:	400a      	ands	r2, r1
 8001c5a:	615a      	str	r2, [r3, #20]
}
 8001c5c:	46c0      	nop			; (mov r8, r8)
 8001c5e:	46bd      	mov	sp, r7
 8001c60:	b002      	add	sp, #8
 8001c62:	bd80      	pop	{r7, pc}
 8001c64:	fffffbff 	.word	0xfffffbff
 8001c68:	fffff7ff 	.word	0xfffff7ff
 8001c6c:	ffffefff 	.word	0xffffefff

08001c70 <led_temperature_update>:

uint8_t led_temperature_update(uint8_t temperature) {
 8001c70:	b580      	push	{r7, lr}
 8001c72:	b082      	sub	sp, #8
 8001c74:	af00      	add	r7, sp, #0
 8001c76:	0002      	movs	r2, r0
 8001c78:	1dfb      	adds	r3, r7, #7
 8001c7a:	701a      	strb	r2, [r3, #0]
	if (temperature > LED_MAX_TEMPERATURE) {
 8001c7c:	1dfb      	adds	r3, r7, #7
 8001c7e:	781b      	ldrb	r3, [r3, #0]
 8001c80:	2b4b      	cmp	r3, #75	; 0x4b
 8001c82:	d912      	bls.n	8001caa <led_temperature_update+0x3a>
		temperature_ok_led_off();
 8001c84:	23a0      	movs	r3, #160	; 0xa0
 8001c86:	05db      	lsls	r3, r3, #23
 8001c88:	695a      	ldr	r2, [r3, #20]
 8001c8a:	23a0      	movs	r3, #160	; 0xa0
 8001c8c:	05db      	lsls	r3, r3, #23
 8001c8e:	2180      	movs	r1, #128	; 0x80
 8001c90:	0089      	lsls	r1, r1, #2
 8001c92:	430a      	orrs	r2, r1
 8001c94:	615a      	str	r2, [r3, #20]
		temperature_high_led_on();
 8001c96:	23a0      	movs	r3, #160	; 0xa0
 8001c98:	05db      	lsls	r3, r3, #23
 8001c9a:	695a      	ldr	r2, [r3, #20]
 8001c9c:	23a0      	movs	r3, #160	; 0xa0
 8001c9e:	05db      	lsls	r3, r3, #23
 8001ca0:	490d      	ldr	r1, [pc, #52]	; (8001cd8 <led_temperature_update+0x68>)
 8001ca2:	400a      	ands	r2, r1
 8001ca4:	615a      	str	r2, [r3, #20]
		return 1;
 8001ca6:	2301      	movs	r3, #1
 8001ca8:	e011      	b.n	8001cce <led_temperature_update+0x5e>
	} else {
		temperature_ok_led_on();
 8001caa:	23a0      	movs	r3, #160	; 0xa0
 8001cac:	05db      	lsls	r3, r3, #23
 8001cae:	695a      	ldr	r2, [r3, #20]
 8001cb0:	23a0      	movs	r3, #160	; 0xa0
 8001cb2:	05db      	lsls	r3, r3, #23
 8001cb4:	4909      	ldr	r1, [pc, #36]	; (8001cdc <led_temperature_update+0x6c>)
 8001cb6:	400a      	ands	r2, r1
 8001cb8:	615a      	str	r2, [r3, #20]
		temperature_high_led_off();
 8001cba:	23a0      	movs	r3, #160	; 0xa0
 8001cbc:	05db      	lsls	r3, r3, #23
 8001cbe:	695a      	ldr	r2, [r3, #20]
 8001cc0:	23a0      	movs	r3, #160	; 0xa0
 8001cc2:	05db      	lsls	r3, r3, #23
 8001cc4:	2180      	movs	r1, #128	; 0x80
 8001cc6:	0049      	lsls	r1, r1, #1
 8001cc8:	430a      	orrs	r2, r1
 8001cca:	615a      	str	r2, [r3, #20]
		return 0;
 8001ccc:	2300      	movs	r3, #0
	}
}
 8001cce:	0018      	movs	r0, r3
 8001cd0:	46bd      	mov	sp, r7
 8001cd2:	b002      	add	sp, #8
 8001cd4:	bd80      	pop	{r7, pc}
 8001cd6:	46c0      	nop			; (mov r8, r8)
 8001cd8:	fffffeff 	.word	0xfffffeff
 8001cdc:	fffffdff 	.word	0xfffffdff

08001ce0 <lm75_init>:
#include "lm75.h"

void lm75_init(void ) {
 8001ce0:	b580      	push	{r7, lr}
 8001ce2:	b082      	sub	sp, #8
 8001ce4:	af00      	add	r7, sp, #0
	uint8_t cmd[2];
	cmd[0] = LM75_Conf;
 8001ce6:	1d3b      	adds	r3, r7, #4
 8001ce8:	2201      	movs	r2, #1
 8001cea:	701a      	strb	r2, [r3, #0]
	cmd[1] = 0x0;
 8001cec:	1d3b      	adds	r3, r7, #4
 8001cee:	2200      	movs	r2, #0
 8001cf0:	705a      	strb	r2, [r3, #1]
	i2c1_byte_tx(LM75_ADDR<<1, cmd, 2);
 8001cf2:	1d3b      	adds	r3, r7, #4
 8001cf4:	2202      	movs	r2, #2
 8001cf6:	0019      	movs	r1, r3
 8001cf8:	209e      	movs	r0, #158	; 0x9e
 8001cfa:	f7ff fd8d 	bl	8001818 <i2c1_byte_tx>
}
 8001cfe:	46c0      	nop			; (mov r8, r8)
 8001d00:	46bd      	mov	sp, r7
 8001d02:	b002      	add	sp, #8
 8001d04:	bd80      	pop	{r7, pc}

08001d06 <lm75_read>:

float lm75_read(void) {
 8001d06:	b580      	push	{r7, lr}
 8001d08:	b082      	sub	sp, #8
 8001d0a:	af00      	add	r7, sp, #0
	uint8_t cmd[2];
	float result = 0;
 8001d0c:	2300      	movs	r3, #0
 8001d0e:	607b      	str	r3, [r7, #4]
	cmd[0] = LM75_Temp;
 8001d10:	003b      	movs	r3, r7
 8001d12:	2200      	movs	r2, #0
 8001d14:	701a      	strb	r2, [r3, #0]

	i2c1_byte_tx( LM75_ADDR<<1, cmd, 1); // Send command string
 8001d16:	003b      	movs	r3, r7
 8001d18:	2201      	movs	r2, #1
 8001d1a:	0019      	movs	r1, r3
 8001d1c:	209e      	movs	r0, #158	; 0x9e
 8001d1e:	f7ff fd7b 	bl	8001818 <i2c1_byte_tx>
	HAL_Delay(1);
 8001d22:	2001      	movs	r0, #1
 8001d24:	f002 f832 	bl	8003d8c <HAL_Delay>
	i2c1_buffReceive(LM75_ADDR<<1 | 1, cmd, 2); // Send command string
 8001d28:	003b      	movs	r3, r7
 8001d2a:	2202      	movs	r2, #2
 8001d2c:	0019      	movs	r1, r3
 8001d2e:	209f      	movs	r0, #159	; 0x9f
 8001d30:	f7ff fd1c 	bl	800176c <i2c1_buffReceive>
	result = (float) ((cmd[0] << 8) | cmd[1]) / 256.0f;
 8001d34:	003b      	movs	r3, r7
 8001d36:	781b      	ldrb	r3, [r3, #0]
 8001d38:	021b      	lsls	r3, r3, #8
 8001d3a:	003a      	movs	r2, r7
 8001d3c:	7852      	ldrb	r2, [r2, #1]
 8001d3e:	4313      	orrs	r3, r2
 8001d40:	0018      	movs	r0, r3
 8001d42:	f7ff f935 	bl	8000fb0 <__aeabi_i2f>
 8001d46:	1c03      	adds	r3, r0, #0
 8001d48:	2187      	movs	r1, #135	; 0x87
 8001d4a:	05c9      	lsls	r1, r1, #23
 8001d4c:	1c18      	adds	r0, r3, #0
 8001d4e:	f7fe fc5d 	bl	800060c <__aeabi_fdiv>
 8001d52:	1c03      	adds	r3, r0, #0
 8001d54:	607b      	str	r3, [r7, #4]
	return result;
 8001d56:	687b      	ldr	r3, [r7, #4]
}
 8001d58:	1c18      	adds	r0, r3, #0
 8001d5a:	46bd      	mov	sp, r7
 8001d5c:	b002      	add	sp, #8
 8001d5e:	bd80      	pop	{r7, pc}

08001d60 <m24c64_read_N>:

	i2c1_byte_tx(CHIP_ADDR, buff, 2);
	i2c1_buffReceive(CHIP_ADDR, data, 32);
}

void m24c64_read_N(uint8_t page, uint8_t *data, uint8_t offset, uint8_t size) {
 8001d60:	b590      	push	{r4, r7, lr}
 8001d62:	b085      	sub	sp, #20
 8001d64:	af00      	add	r7, sp, #0
 8001d66:	0004      	movs	r4, r0
 8001d68:	6039      	str	r1, [r7, #0]
 8001d6a:	0010      	movs	r0, r2
 8001d6c:	0019      	movs	r1, r3
 8001d6e:	1dfb      	adds	r3, r7, #7
 8001d70:	1c22      	adds	r2, r4, #0
 8001d72:	701a      	strb	r2, [r3, #0]
 8001d74:	1dbb      	adds	r3, r7, #6
 8001d76:	1c02      	adds	r2, r0, #0
 8001d78:	701a      	strb	r2, [r3, #0]
 8001d7a:	1d7b      	adds	r3, r7, #5
 8001d7c:	1c0a      	adds	r2, r1, #0
 8001d7e:	701a      	strb	r2, [r3, #0]
	uint8_t buff[2] = { 0 };
 8001d80:	210c      	movs	r1, #12
 8001d82:	187b      	adds	r3, r7, r1
 8001d84:	2200      	movs	r2, #0
 8001d86:	801a      	strh	r2, [r3, #0]
	uint16_t MemAddress = page << PADDRPOSITION | offset;
 8001d88:	1dfb      	adds	r3, r7, #7
 8001d8a:	781b      	ldrb	r3, [r3, #0]
 8001d8c:	015b      	lsls	r3, r3, #5
 8001d8e:	b21a      	sxth	r2, r3
 8001d90:	1dbb      	adds	r3, r7, #6
 8001d92:	781b      	ldrb	r3, [r3, #0]
 8001d94:	b21b      	sxth	r3, r3
 8001d96:	4313      	orrs	r3, r2
 8001d98:	b21a      	sxth	r2, r3
 8001d9a:	200e      	movs	r0, #14
 8001d9c:	183b      	adds	r3, r7, r0
 8001d9e:	801a      	strh	r2, [r3, #0]

	buff[0] = MemAddress >> 8;
 8001da0:	183b      	adds	r3, r7, r0
 8001da2:	881b      	ldrh	r3, [r3, #0]
 8001da4:	0a1b      	lsrs	r3, r3, #8
 8001da6:	b29b      	uxth	r3, r3
 8001da8:	b2da      	uxtb	r2, r3
 8001daa:	187b      	adds	r3, r7, r1
 8001dac:	701a      	strb	r2, [r3, #0]
	buff[1] = MemAddress & 0xff;
 8001dae:	183b      	adds	r3, r7, r0
 8001db0:	881b      	ldrh	r3, [r3, #0]
 8001db2:	b2da      	uxtb	r2, r3
 8001db4:	187b      	adds	r3, r7, r1
 8001db6:	705a      	strb	r2, [r3, #1]

	i2c1_byte_tx(CHIP_ADDR, buff, 2);
 8001db8:	187b      	adds	r3, r7, r1
 8001dba:	2202      	movs	r2, #2
 8001dbc:	0019      	movs	r1, r3
 8001dbe:	20a0      	movs	r0, #160	; 0xa0
 8001dc0:	f7ff fd2a 	bl	8001818 <i2c1_byte_tx>
	i2c1_buffReceive(CHIP_ADDR, data, size);
 8001dc4:	1d7b      	adds	r3, r7, #5
 8001dc6:	781a      	ldrb	r2, [r3, #0]
 8001dc8:	683b      	ldr	r3, [r7, #0]
 8001dca:	0019      	movs	r1, r3
 8001dcc:	20a0      	movs	r0, #160	; 0xa0
 8001dce:	f7ff fccd 	bl	800176c <i2c1_buffReceive>
}
 8001dd2:	46c0      	nop			; (mov r8, r8)
 8001dd4:	46bd      	mov	sp, r7
 8001dd6:	b005      	add	sp, #20
 8001dd8:	bd90      	pop	{r4, r7, pc}

08001dda <m24c64_write_N>:

void m24c64_write_N(uint8_t page, uint8_t *data, uint8_t offset, uint8_t size) {
 8001dda:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001ddc:	b097      	sub	sp, #92	; 0x5c
 8001dde:	af00      	add	r7, sp, #0
 8001de0:	63b9      	str	r1, [r7, #56]	; 0x38
 8001de2:	0011      	movs	r1, r2
 8001de4:	001e      	movs	r6, r3
 8001de6:	233f      	movs	r3, #63	; 0x3f
 8001de8:	18fa      	adds	r2, r7, r3
 8001dea:	1c03      	adds	r3, r0, #0
 8001dec:	7013      	strb	r3, [r2, #0]
 8001dee:	233e      	movs	r3, #62	; 0x3e
 8001df0:	18fa      	adds	r2, r7, r3
 8001df2:	1c0b      	adds	r3, r1, #0
 8001df4:	7013      	strb	r3, [r2, #0]
 8001df6:	233d      	movs	r3, #61	; 0x3d
 8001df8:	18fa      	adds	r2, r7, r3
 8001dfa:	1c33      	adds	r3, r6, #0
 8001dfc:	7013      	strb	r3, [r2, #0]
 8001dfe:	466b      	mov	r3, sp
 8001e00:	001e      	movs	r6, r3
	uint8_t buff[size + 2];
 8001e02:	233d      	movs	r3, #61	; 0x3d
 8001e04:	18fb      	adds	r3, r7, r3
 8001e06:	781b      	ldrb	r3, [r3, #0]
 8001e08:	1c9a      	adds	r2, r3, #2
 8001e0a:	1e53      	subs	r3, r2, #1
 8001e0c:	657b      	str	r3, [r7, #84]	; 0x54
 8001e0e:	0013      	movs	r3, r2
 8001e10:	61bb      	str	r3, [r7, #24]
 8001e12:	2300      	movs	r3, #0
 8001e14:	61fb      	str	r3, [r7, #28]
 8001e16:	69b8      	ldr	r0, [r7, #24]
 8001e18:	69f9      	ldr	r1, [r7, #28]
 8001e1a:	0003      	movs	r3, r0
 8001e1c:	0f5b      	lsrs	r3, r3, #29
 8001e1e:	469c      	mov	ip, r3
 8001e20:	000b      	movs	r3, r1
 8001e22:	00dd      	lsls	r5, r3, #3
 8001e24:	4663      	mov	r3, ip
 8001e26:	431d      	orrs	r5, r3
 8001e28:	0003      	movs	r3, r0
 8001e2a:	00dc      	lsls	r4, r3, #3
 8001e2c:	0013      	movs	r3, r2
 8001e2e:	613b      	str	r3, [r7, #16]
 8001e30:	2300      	movs	r3, #0
 8001e32:	617b      	str	r3, [r7, #20]
 8001e34:	6938      	ldr	r0, [r7, #16]
 8001e36:	6979      	ldr	r1, [r7, #20]
 8001e38:	0003      	movs	r3, r0
 8001e3a:	0f5b      	lsrs	r3, r3, #29
 8001e3c:	000c      	movs	r4, r1
 8001e3e:	00e4      	lsls	r4, r4, #3
 8001e40:	637c      	str	r4, [r7, #52]	; 0x34
 8001e42:	6b7c      	ldr	r4, [r7, #52]	; 0x34
 8001e44:	431c      	orrs	r4, r3
 8001e46:	637c      	str	r4, [r7, #52]	; 0x34
 8001e48:	0003      	movs	r3, r0
 8001e4a:	00db      	lsls	r3, r3, #3
 8001e4c:	633b      	str	r3, [r7, #48]	; 0x30
 8001e4e:	0013      	movs	r3, r2
 8001e50:	3307      	adds	r3, #7
 8001e52:	08db      	lsrs	r3, r3, #3
 8001e54:	00db      	lsls	r3, r3, #3
 8001e56:	466a      	mov	r2, sp
 8001e58:	1ad3      	subs	r3, r2, r3
 8001e5a:	469d      	mov	sp, r3
 8001e5c:	466b      	mov	r3, sp
 8001e5e:	3300      	adds	r3, #0
 8001e60:	64fb      	str	r3, [r7, #76]	; 0x4c
	uint8_t read[size];
 8001e62:	233d      	movs	r3, #61	; 0x3d
 8001e64:	18fb      	adds	r3, r7, r3
 8001e66:	781b      	ldrb	r3, [r3, #0]
 8001e68:	001a      	movs	r2, r3
 8001e6a:	3a01      	subs	r2, #1
 8001e6c:	64ba      	str	r2, [r7, #72]	; 0x48
 8001e6e:	60bb      	str	r3, [r7, #8]
 8001e70:	2200      	movs	r2, #0
 8001e72:	60fa      	str	r2, [r7, #12]
 8001e74:	68b8      	ldr	r0, [r7, #8]
 8001e76:	68f9      	ldr	r1, [r7, #12]
 8001e78:	0002      	movs	r2, r0
 8001e7a:	0f52      	lsrs	r2, r2, #29
 8001e7c:	000c      	movs	r4, r1
 8001e7e:	00e4      	lsls	r4, r4, #3
 8001e80:	62fc      	str	r4, [r7, #44]	; 0x2c
 8001e82:	6afc      	ldr	r4, [r7, #44]	; 0x2c
 8001e84:	4314      	orrs	r4, r2
 8001e86:	62fc      	str	r4, [r7, #44]	; 0x2c
 8001e88:	0002      	movs	r2, r0
 8001e8a:	00d2      	lsls	r2, r2, #3
 8001e8c:	62ba      	str	r2, [r7, #40]	; 0x28
 8001e8e:	603b      	str	r3, [r7, #0]
 8001e90:	2200      	movs	r2, #0
 8001e92:	607a      	str	r2, [r7, #4]
 8001e94:	6838      	ldr	r0, [r7, #0]
 8001e96:	6879      	ldr	r1, [r7, #4]
 8001e98:	0002      	movs	r2, r0
 8001e9a:	0f52      	lsrs	r2, r2, #29
 8001e9c:	000c      	movs	r4, r1
 8001e9e:	00e4      	lsls	r4, r4, #3
 8001ea0:	627c      	str	r4, [r7, #36]	; 0x24
 8001ea2:	6a7c      	ldr	r4, [r7, #36]	; 0x24
 8001ea4:	4314      	orrs	r4, r2
 8001ea6:	627c      	str	r4, [r7, #36]	; 0x24
 8001ea8:	0002      	movs	r2, r0
 8001eaa:	00d2      	lsls	r2, r2, #3
 8001eac:	623a      	str	r2, [r7, #32]
 8001eae:	3307      	adds	r3, #7
 8001eb0:	08db      	lsrs	r3, r3, #3
 8001eb2:	00db      	lsls	r3, r3, #3
 8001eb4:	466a      	mov	r2, sp
 8001eb6:	1ad3      	subs	r3, r2, r3
 8001eb8:	469d      	mov	sp, r3
 8001eba:	466b      	mov	r3, sp
 8001ebc:	3300      	adds	r3, #0
 8001ebe:	647b      	str	r3, [r7, #68]	; 0x44

	m24c64_read_N(page, read, offset, size);
 8001ec0:	233d      	movs	r3, #61	; 0x3d
 8001ec2:	18fb      	adds	r3, r7, r3
 8001ec4:	781c      	ldrb	r4, [r3, #0]
 8001ec6:	233e      	movs	r3, #62	; 0x3e
 8001ec8:	18fb      	adds	r3, r7, r3
 8001eca:	781a      	ldrb	r2, [r3, #0]
 8001ecc:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8001ece:	233f      	movs	r3, #63	; 0x3f
 8001ed0:	18fb      	adds	r3, r7, r3
 8001ed2:	7818      	ldrb	r0, [r3, #0]
 8001ed4:	0023      	movs	r3, r4
 8001ed6:	f7ff ff43 	bl	8001d60 <m24c64_read_N>

//	HAL_Delay(5);
	if (strncmp((const char*) data, (const char*) read, (size_t) size)) {
 8001eda:	233d      	movs	r3, #61	; 0x3d
 8001edc:	18fb      	adds	r3, r7, r3
 8001ede:	781a      	ldrb	r2, [r3, #0]
 8001ee0:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8001ee2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001ee4:	0018      	movs	r0, r3
 8001ee6:	f004 f9dd 	bl	80062a4 <strncmp>
 8001eea:	1e03      	subs	r3, r0, #0
 8001eec:	d037      	beq.n	8001f5e <m24c64_write_N+0x184>
		buff[0] = (page << PADDRPOSITION | offset) >> 8;
 8001eee:	233f      	movs	r3, #63	; 0x3f
 8001ef0:	18fb      	adds	r3, r7, r3
 8001ef2:	781b      	ldrb	r3, [r3, #0]
 8001ef4:	015a      	lsls	r2, r3, #5
 8001ef6:	233e      	movs	r3, #62	; 0x3e
 8001ef8:	18fb      	adds	r3, r7, r3
 8001efa:	781b      	ldrb	r3, [r3, #0]
 8001efc:	4313      	orrs	r3, r2
 8001efe:	121b      	asrs	r3, r3, #8
 8001f00:	b2da      	uxtb	r2, r3
 8001f02:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001f04:	701a      	strb	r2, [r3, #0]
		buff[1] = (page << PADDRPOSITION | offset) & 0xff;
 8001f06:	233f      	movs	r3, #63	; 0x3f
 8001f08:	18fb      	adds	r3, r7, r3
 8001f0a:	781b      	ldrb	r3, [r3, #0]
 8001f0c:	015b      	lsls	r3, r3, #5
 8001f0e:	b25a      	sxtb	r2, r3
 8001f10:	233e      	movs	r3, #62	; 0x3e
 8001f12:	18fb      	adds	r3, r7, r3
 8001f14:	781b      	ldrb	r3, [r3, #0]
 8001f16:	b25b      	sxtb	r3, r3
 8001f18:	4313      	orrs	r3, r2
 8001f1a:	b25b      	sxtb	r3, r3
 8001f1c:	b2da      	uxtb	r2, r3
 8001f1e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001f20:	705a      	strb	r2, [r3, #1]
		for (int i = 0; i < size; i++) {
 8001f22:	2300      	movs	r3, #0
 8001f24:	653b      	str	r3, [r7, #80]	; 0x50
 8001f26:	e00a      	b.n	8001f3e <m24c64_write_N+0x164>
			buff[i + 2] = data[i];
 8001f28:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001f2a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8001f2c:	18d2      	adds	r2, r2, r3
 8001f2e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001f30:	3302      	adds	r3, #2
 8001f32:	7811      	ldrb	r1, [r2, #0]
 8001f34:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8001f36:	54d1      	strb	r1, [r2, r3]
		for (int i = 0; i < size; i++) {
 8001f38:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001f3a:	3301      	adds	r3, #1
 8001f3c:	653b      	str	r3, [r7, #80]	; 0x50
 8001f3e:	233d      	movs	r3, #61	; 0x3d
 8001f40:	18fb      	adds	r3, r7, r3
 8001f42:	781b      	ldrb	r3, [r3, #0]
 8001f44:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8001f46:	429a      	cmp	r2, r3
 8001f48:	dbee      	blt.n	8001f28 <m24c64_write_N+0x14e>
		}
		i2c1_byte_tx(CHIP_ADDR, buff, size + 2);
 8001f4a:	233d      	movs	r3, #61	; 0x3d
 8001f4c:	18fb      	adds	r3, r7, r3
 8001f4e:	781b      	ldrb	r3, [r3, #0]
 8001f50:	3302      	adds	r3, #2
 8001f52:	b2da      	uxtb	r2, r3
 8001f54:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001f56:	0019      	movs	r1, r3
 8001f58:	20a0      	movs	r0, #160	; 0xa0
 8001f5a:	f7ff fc5d 	bl	8001818 <i2c1_byte_tx>
	}
	HAL_Delay(6);
 8001f5e:	2006      	movs	r0, #6
 8001f60:	f001 ff14 	bl	8003d8c <HAL_Delay>
 8001f64:	46b5      	mov	sp, r6
}
 8001f66:	46c0      	nop			; (mov r8, r8)
 8001f68:	46bd      	mov	sp, r7
 8001f6a:	b017      	add	sp, #92	; 0x5c
 8001f6c:	bdf0      	pop	{r4, r5, r6, r7, pc}

08001f6e <m24c64_init_16uvalue>:

void m24c64_init_16uvalue(M24C64_ADDR_t addr, uint16_t value) {
 8001f6e:	b590      	push	{r4, r7, lr}
 8001f70:	b085      	sub	sp, #20
 8001f72:	af00      	add	r7, sp, #0
 8001f74:	0002      	movs	r2, r0
 8001f76:	1dfb      	adds	r3, r7, #7
 8001f78:	701a      	strb	r2, [r3, #0]
 8001f7a:	1d3b      	adds	r3, r7, #4
 8001f7c:	1c0a      	adds	r2, r1, #0
 8001f7e:	801a      	strh	r2, [r3, #0]
	uint8_t buff[2];
	m24c64_read_N(BASE_ADDR, buff, addr, 1);
 8001f80:	1dfb      	adds	r3, r7, #7
 8001f82:	781a      	ldrb	r2, [r3, #0]
 8001f84:	240c      	movs	r4, #12
 8001f86:	1939      	adds	r1, r7, r4
 8001f88:	2301      	movs	r3, #1
 8001f8a:	2003      	movs	r0, #3
 8001f8c:	f7ff fee8 	bl	8001d60 <m24c64_read_N>
	if (!(buff[0] == IS_READY)) {
 8001f90:	0021      	movs	r1, r4
 8001f92:	187b      	adds	r3, r7, r1
 8001f94:	781b      	ldrb	r3, [r3, #0]
 8001f96:	2baa      	cmp	r3, #170	; 0xaa
 8001f98:	d014      	beq.n	8001fc4 <m24c64_init_16uvalue+0x56>
		buff[0] = value >> 8;
 8001f9a:	1d3b      	adds	r3, r7, #4
 8001f9c:	881b      	ldrh	r3, [r3, #0]
 8001f9e:	0a1b      	lsrs	r3, r3, #8
 8001fa0:	b29b      	uxth	r3, r3
 8001fa2:	b2da      	uxtb	r2, r3
 8001fa4:	187b      	adds	r3, r7, r1
 8001fa6:	701a      	strb	r2, [r3, #0]
		buff[1] = value & 0xff;
 8001fa8:	1d3b      	adds	r3, r7, #4
 8001faa:	881b      	ldrh	r3, [r3, #0]
 8001fac:	b2da      	uxtb	r2, r3
 8001fae:	187b      	adds	r3, r7, r1
 8001fb0:	705a      	strb	r2, [r3, #1]
		m24c64_write_N(BASE_ADDR, buff, addr + 1, 2);
 8001fb2:	1dfb      	adds	r3, r7, #7
 8001fb4:	781b      	ldrb	r3, [r3, #0]
 8001fb6:	3301      	adds	r3, #1
 8001fb8:	b2da      	uxtb	r2, r3
 8001fba:	1879      	adds	r1, r7, r1
 8001fbc:	2302      	movs	r3, #2
 8001fbe:	2003      	movs	r0, #3
 8001fc0:	f7ff ff0b 	bl	8001dda <m24c64_write_N>
	}
}
 8001fc4:	46c0      	nop			; (mov r8, r8)
 8001fc6:	46bd      	mov	sp, r7
 8001fc8:	b005      	add	sp, #20
 8001fca:	bd90      	pop	{r4, r7, pc}

08001fcc <m24c64_store_16uvalue>:

void m24c64_store_16uvalue(M24C64_ADDR_t addr, uint16_t value) {
 8001fcc:	b590      	push	{r4, r7, lr}
 8001fce:	b085      	sub	sp, #20
 8001fd0:	af00      	add	r7, sp, #0
 8001fd2:	0002      	movs	r2, r0
 8001fd4:	1dfb      	adds	r3, r7, #7
 8001fd6:	701a      	strb	r2, [r3, #0]
 8001fd8:	1d3b      	adds	r3, r7, #4
 8001fda:	1c0a      	adds	r2, r1, #0
 8001fdc:	801a      	strh	r2, [r3, #0]
	uint8_t buff[2];
	buff[0] = value >> 8;
 8001fde:	1d3b      	adds	r3, r7, #4
 8001fe0:	881b      	ldrh	r3, [r3, #0]
 8001fe2:	0a1b      	lsrs	r3, r3, #8
 8001fe4:	b29b      	uxth	r3, r3
 8001fe6:	b2da      	uxtb	r2, r3
 8001fe8:	210c      	movs	r1, #12
 8001fea:	187b      	adds	r3, r7, r1
 8001fec:	701a      	strb	r2, [r3, #0]
	buff[1] = value & 0xff;
 8001fee:	1d3b      	adds	r3, r7, #4
 8001ff0:	881b      	ldrh	r3, [r3, #0]
 8001ff2:	b2da      	uxtb	r2, r3
 8001ff4:	187b      	adds	r3, r7, r1
 8001ff6:	705a      	strb	r2, [r3, #1]
	m24c64_write_N(BASE_ADDR, buff, addr + 1, 2);
 8001ff8:	1dfb      	adds	r3, r7, #7
 8001ffa:	781b      	ldrb	r3, [r3, #0]
 8001ffc:	3301      	adds	r3, #1
 8001ffe:	b2da      	uxtb	r2, r3
 8002000:	000c      	movs	r4, r1
 8002002:	1879      	adds	r1, r7, r1
 8002004:	2302      	movs	r3, #2
 8002006:	2003      	movs	r0, #3
 8002008:	f7ff fee7 	bl	8001dda <m24c64_write_N>
	buff[0] = addr;
 800200c:	0021      	movs	r1, r4
 800200e:	187b      	adds	r3, r7, r1
 8002010:	1dfa      	adds	r2, r7, #7
 8002012:	7812      	ldrb	r2, [r2, #0]
 8002014:	701a      	strb	r2, [r3, #0]
	m24c64_write_N(BASE_ADDR, buff, addr, 1);
 8002016:	1dfb      	adds	r3, r7, #7
 8002018:	781a      	ldrb	r2, [r3, #0]
 800201a:	1879      	adds	r1, r7, r1
 800201c:	2301      	movs	r3, #1
 800201e:	2003      	movs	r0, #3
 8002020:	f7ff fedb 	bl	8001dda <m24c64_write_N>
}
 8002024:	46c0      	nop			; (mov r8, r8)
 8002026:	46bd      	mov	sp, r7
 8002028:	b005      	add	sp, #20
 800202a:	bd90      	pop	{r4, r7, pc}

0800202c <get_db_gain>:
static void MX_DMA_Init(void);
static void MX_ADC1_Init(void);
static void MX_IWDG_Init(void);
/* USER CODE BEGIN PFP */

uint8_t get_db_gain(uint16_t adc_gain) {
 800202c:	b580      	push	{r7, lr}
 800202e:	b082      	sub	sp, #8
 8002030:	af00      	add	r7, sp, #0
 8002032:	0002      	movs	r2, r0
 8002034:	1dbb      	adds	r3, r7, #6
 8002036:	801a      	strh	r2, [r3, #0]

	if (adc_gain >= 3781)
 8002038:	1dbb      	adds	r3, r7, #6
 800203a:	881b      	ldrh	r3, [r3, #0]
 800203c:	4a9e      	ldr	r2, [pc, #632]	; (80022b8 <get_db_gain+0x28c>)
 800203e:	4293      	cmp	r3, r2
 8002040:	d901      	bls.n	8002046 <get_db_gain+0x1a>
		return 45;
 8002042:	232d      	movs	r3, #45	; 0x2d
 8002044:	e133      	b.n	80022ae <get_db_gain+0x282>
	else if (adc_gain < 3781 && adc_gain >= 1515)
 8002046:	1dbb      	adds	r3, r7, #6
 8002048:	881b      	ldrh	r3, [r3, #0]
 800204a:	4a9b      	ldr	r2, [pc, #620]	; (80022b8 <get_db_gain+0x28c>)
 800204c:	4293      	cmp	r3, r2
 800204e:	d81a      	bhi.n	8002086 <get_db_gain+0x5a>
 8002050:	1dbb      	adds	r3, r7, #6
 8002052:	881b      	ldrh	r3, [r3, #0]
 8002054:	4a99      	ldr	r2, [pc, #612]	; (80022bc <get_db_gain+0x290>)
 8002056:	4293      	cmp	r3, r2
 8002058:	d915      	bls.n	8002086 <get_db_gain+0x5a>
		return 0.0022f * adc_gain + 36.6571f;
 800205a:	1dbb      	adds	r3, r7, #6
 800205c:	881b      	ldrh	r3, [r3, #0]
 800205e:	0018      	movs	r0, r3
 8002060:	f7fe ffa6 	bl	8000fb0 <__aeabi_i2f>
 8002064:	1c03      	adds	r3, r0, #0
 8002066:	4996      	ldr	r1, [pc, #600]	; (80022c0 <get_db_gain+0x294>)
 8002068:	1c18      	adds	r0, r3, #0
 800206a:	f7fe fc97 	bl	800099c <__aeabi_fmul>
 800206e:	1c03      	adds	r3, r0, #0
 8002070:	4994      	ldr	r1, [pc, #592]	; (80022c4 <get_db_gain+0x298>)
 8002072:	1c18      	adds	r0, r3, #0
 8002074:	f7fe f92c 	bl	80002d0 <__aeabi_fadd>
 8002078:	1c03      	adds	r3, r0, #0
 800207a:	1c18      	adds	r0, r3, #0
 800207c:	f7fe f910 	bl	80002a0 <__aeabi_f2uiz>
 8002080:	0003      	movs	r3, r0
 8002082:	b2db      	uxtb	r3, r3
 8002084:	e113      	b.n	80022ae <get_db_gain+0x282>
	else if (adc_gain < 1515 && adc_gain >= 1188)
 8002086:	1dbb      	adds	r3, r7, #6
 8002088:	881b      	ldrh	r3, [r3, #0]
 800208a:	4a8c      	ldr	r2, [pc, #560]	; (80022bc <get_db_gain+0x290>)
 800208c:	4293      	cmp	r3, r2
 800208e:	d81a      	bhi.n	80020c6 <get_db_gain+0x9a>
 8002090:	1dbb      	adds	r3, r7, #6
 8002092:	881b      	ldrh	r3, [r3, #0]
 8002094:	4a8c      	ldr	r2, [pc, #560]	; (80022c8 <get_db_gain+0x29c>)
 8002096:	4293      	cmp	r3, r2
 8002098:	d915      	bls.n	80020c6 <get_db_gain+0x9a>
		return (0.0153f * adc_gain + 16.8349f);
 800209a:	1dbb      	adds	r3, r7, #6
 800209c:	881b      	ldrh	r3, [r3, #0]
 800209e:	0018      	movs	r0, r3
 80020a0:	f7fe ff86 	bl	8000fb0 <__aeabi_i2f>
 80020a4:	1c03      	adds	r3, r0, #0
 80020a6:	4989      	ldr	r1, [pc, #548]	; (80022cc <get_db_gain+0x2a0>)
 80020a8:	1c18      	adds	r0, r3, #0
 80020aa:	f7fe fc77 	bl	800099c <__aeabi_fmul>
 80020ae:	1c03      	adds	r3, r0, #0
 80020b0:	4987      	ldr	r1, [pc, #540]	; (80022d0 <get_db_gain+0x2a4>)
 80020b2:	1c18      	adds	r0, r3, #0
 80020b4:	f7fe f90c 	bl	80002d0 <__aeabi_fadd>
 80020b8:	1c03      	adds	r3, r0, #0
 80020ba:	1c18      	adds	r0, r3, #0
 80020bc:	f7fe f8f0 	bl	80002a0 <__aeabi_f2uiz>
 80020c0:	0003      	movs	r3, r0
 80020c2:	b2db      	uxtb	r3, r3
 80020c4:	e0f3      	b.n	80022ae <get_db_gain+0x282>
	else if (adc_gain < 1188 && adc_gain >= 1005)
 80020c6:	1dbb      	adds	r3, r7, #6
 80020c8:	881b      	ldrh	r3, [r3, #0]
 80020ca:	4a7f      	ldr	r2, [pc, #508]	; (80022c8 <get_db_gain+0x29c>)
 80020cc:	4293      	cmp	r3, r2
 80020ce:	d81b      	bhi.n	8002108 <get_db_gain+0xdc>
 80020d0:	1dbb      	adds	r3, r7, #6
 80020d2:	881a      	ldrh	r2, [r3, #0]
 80020d4:	23fb      	movs	r3, #251	; 0xfb
 80020d6:	009b      	lsls	r3, r3, #2
 80020d8:	429a      	cmp	r2, r3
 80020da:	d915      	bls.n	8002108 <get_db_gain+0xdc>
		return (0.0273f * adc_gain + 2.540f);
 80020dc:	1dbb      	adds	r3, r7, #6
 80020de:	881b      	ldrh	r3, [r3, #0]
 80020e0:	0018      	movs	r0, r3
 80020e2:	f7fe ff65 	bl	8000fb0 <__aeabi_i2f>
 80020e6:	1c03      	adds	r3, r0, #0
 80020e8:	497a      	ldr	r1, [pc, #488]	; (80022d4 <get_db_gain+0x2a8>)
 80020ea:	1c18      	adds	r0, r3, #0
 80020ec:	f7fe fc56 	bl	800099c <__aeabi_fmul>
 80020f0:	1c03      	adds	r3, r0, #0
 80020f2:	4979      	ldr	r1, [pc, #484]	; (80022d8 <get_db_gain+0x2ac>)
 80020f4:	1c18      	adds	r0, r3, #0
 80020f6:	f7fe f8eb 	bl	80002d0 <__aeabi_fadd>
 80020fa:	1c03      	adds	r3, r0, #0
 80020fc:	1c18      	adds	r0, r3, #0
 80020fe:	f7fe f8cf 	bl	80002a0 <__aeabi_f2uiz>
 8002102:	0003      	movs	r3, r0
 8002104:	b2db      	uxtb	r3, r3
 8002106:	e0d2      	b.n	80022ae <get_db_gain+0x282>
	else if (adc_gain < 1005 && adc_gain >= 897)
 8002108:	1dbb      	adds	r3, r7, #6
 800210a:	881a      	ldrh	r2, [r3, #0]
 800210c:	23fb      	movs	r3, #251	; 0xfb
 800210e:	009b      	lsls	r3, r3, #2
 8002110:	429a      	cmp	r2, r3
 8002112:	d81b      	bhi.n	800214c <get_db_gain+0x120>
 8002114:	1dbb      	adds	r3, r7, #6
 8002116:	881a      	ldrh	r2, [r3, #0]
 8002118:	23e0      	movs	r3, #224	; 0xe0
 800211a:	009b      	lsls	r3, r3, #2
 800211c:	429a      	cmp	r2, r3
 800211e:	d915      	bls.n	800214c <get_db_gain+0x120>
		return (0.0463f * adc_gain - 16.5278f);
 8002120:	1dbb      	adds	r3, r7, #6
 8002122:	881b      	ldrh	r3, [r3, #0]
 8002124:	0018      	movs	r0, r3
 8002126:	f7fe ff43 	bl	8000fb0 <__aeabi_i2f>
 800212a:	1c03      	adds	r3, r0, #0
 800212c:	496b      	ldr	r1, [pc, #428]	; (80022dc <get_db_gain+0x2b0>)
 800212e:	1c18      	adds	r0, r3, #0
 8002130:	f7fe fc34 	bl	800099c <__aeabi_fmul>
 8002134:	1c03      	adds	r3, r0, #0
 8002136:	496a      	ldr	r1, [pc, #424]	; (80022e0 <get_db_gain+0x2b4>)
 8002138:	1c18      	adds	r0, r3, #0
 800213a:	f7fe fd55 	bl	8000be8 <__aeabi_fsub>
 800213e:	1c03      	adds	r3, r0, #0
 8002140:	1c18      	adds	r0, r3, #0
 8002142:	f7fe f8ad 	bl	80002a0 <__aeabi_f2uiz>
 8002146:	0003      	movs	r3, r0
 8002148:	b2db      	uxtb	r3, r3
 800214a:	e0b0      	b.n	80022ae <get_db_gain+0x282>
	else if (adc_gain < 897 && adc_gain >= 825)
 800214c:	1dbb      	adds	r3, r7, #6
 800214e:	881a      	ldrh	r2, [r3, #0]
 8002150:	23e0      	movs	r3, #224	; 0xe0
 8002152:	009b      	lsls	r3, r3, #2
 8002154:	429a      	cmp	r2, r3
 8002156:	d81b      	bhi.n	8002190 <get_db_gain+0x164>
 8002158:	1dbb      	adds	r3, r7, #6
 800215a:	881a      	ldrh	r2, [r3, #0]
 800215c:	23ce      	movs	r3, #206	; 0xce
 800215e:	009b      	lsls	r3, r3, #2
 8002160:	429a      	cmp	r2, r3
 8002162:	d915      	bls.n	8002190 <get_db_gain+0x164>
		return (0.0694f * adc_gain - 37.2917f);
 8002164:	1dbb      	adds	r3, r7, #6
 8002166:	881b      	ldrh	r3, [r3, #0]
 8002168:	0018      	movs	r0, r3
 800216a:	f7fe ff21 	bl	8000fb0 <__aeabi_i2f>
 800216e:	1c03      	adds	r3, r0, #0
 8002170:	495c      	ldr	r1, [pc, #368]	; (80022e4 <get_db_gain+0x2b8>)
 8002172:	1c18      	adds	r0, r3, #0
 8002174:	f7fe fc12 	bl	800099c <__aeabi_fmul>
 8002178:	1c03      	adds	r3, r0, #0
 800217a:	495b      	ldr	r1, [pc, #364]	; (80022e8 <get_db_gain+0x2bc>)
 800217c:	1c18      	adds	r0, r3, #0
 800217e:	f7fe fd33 	bl	8000be8 <__aeabi_fsub>
 8002182:	1c03      	adds	r3, r0, #0
 8002184:	1c18      	adds	r0, r3, #0
 8002186:	f7fe f88b 	bl	80002a0 <__aeabi_f2uiz>
 800218a:	0003      	movs	r3, r0
 800218c:	b2db      	uxtb	r3, r3
 800218e:	e08e      	b.n	80022ae <get_db_gain+0x282>
	else if (adc_gain < 825 && adc_gain >= 776)
 8002190:	1dbb      	adds	r3, r7, #6
 8002192:	881a      	ldrh	r2, [r3, #0]
 8002194:	23ce      	movs	r3, #206	; 0xce
 8002196:	009b      	lsls	r3, r3, #2
 8002198:	429a      	cmp	r2, r3
 800219a:	d81b      	bhi.n	80021d4 <get_db_gain+0x1a8>
 800219c:	1dbb      	adds	r3, r7, #6
 800219e:	881a      	ldrh	r2, [r3, #0]
 80021a0:	23c2      	movs	r3, #194	; 0xc2
 80021a2:	009b      	lsls	r3, r3, #2
 80021a4:	429a      	cmp	r2, r3
 80021a6:	d315      	bcc.n	80021d4 <get_db_gain+0x1a8>
		return (0.1020f * adc_gain - 64.1837f);
 80021a8:	1dbb      	adds	r3, r7, #6
 80021aa:	881b      	ldrh	r3, [r3, #0]
 80021ac:	0018      	movs	r0, r3
 80021ae:	f7fe feff 	bl	8000fb0 <__aeabi_i2f>
 80021b2:	1c03      	adds	r3, r0, #0
 80021b4:	494d      	ldr	r1, [pc, #308]	; (80022ec <get_db_gain+0x2c0>)
 80021b6:	1c18      	adds	r0, r3, #0
 80021b8:	f7fe fbf0 	bl	800099c <__aeabi_fmul>
 80021bc:	1c03      	adds	r3, r0, #0
 80021be:	494c      	ldr	r1, [pc, #304]	; (80022f0 <get_db_gain+0x2c4>)
 80021c0:	1c18      	adds	r0, r3, #0
 80021c2:	f7fe fd11 	bl	8000be8 <__aeabi_fsub>
 80021c6:	1c03      	adds	r3, r0, #0
 80021c8:	1c18      	adds	r0, r3, #0
 80021ca:	f7fe f869 	bl	80002a0 <__aeabi_f2uiz>
 80021ce:	0003      	movs	r3, r0
 80021d0:	b2db      	uxtb	r3, r3
 80021d2:	e06c      	b.n	80022ae <get_db_gain+0x282>
	else if (adc_gain < 776 && adc_gain >= 746)
 80021d4:	1dbb      	adds	r3, r7, #6
 80021d6:	881a      	ldrh	r2, [r3, #0]
 80021d8:	23c2      	movs	r3, #194	; 0xc2
 80021da:	009b      	lsls	r3, r3, #2
 80021dc:	429a      	cmp	r2, r3
 80021de:	d21a      	bcs.n	8002216 <get_db_gain+0x1ea>
 80021e0:	1dbb      	adds	r3, r7, #6
 80021e2:	881b      	ldrh	r3, [r3, #0]
 80021e4:	4a43      	ldr	r2, [pc, #268]	; (80022f4 <get_db_gain+0x2c8>)
 80021e6:	4293      	cmp	r3, r2
 80021e8:	d915      	bls.n	8002216 <get_db_gain+0x1ea>
		return (0.1667f * adc_gain - 114.333f);
 80021ea:	1dbb      	adds	r3, r7, #6
 80021ec:	881b      	ldrh	r3, [r3, #0]
 80021ee:	0018      	movs	r0, r3
 80021f0:	f7fe fede 	bl	8000fb0 <__aeabi_i2f>
 80021f4:	1c03      	adds	r3, r0, #0
 80021f6:	4940      	ldr	r1, [pc, #256]	; (80022f8 <get_db_gain+0x2cc>)
 80021f8:	1c18      	adds	r0, r3, #0
 80021fa:	f7fe fbcf 	bl	800099c <__aeabi_fmul>
 80021fe:	1c03      	adds	r3, r0, #0
 8002200:	493e      	ldr	r1, [pc, #248]	; (80022fc <get_db_gain+0x2d0>)
 8002202:	1c18      	adds	r0, r3, #0
 8002204:	f7fe fcf0 	bl	8000be8 <__aeabi_fsub>
 8002208:	1c03      	adds	r3, r0, #0
 800220a:	1c18      	adds	r0, r3, #0
 800220c:	f7fe f848 	bl	80002a0 <__aeabi_f2uiz>
 8002210:	0003      	movs	r3, r0
 8002212:	b2db      	uxtb	r3, r3
 8002214:	e04b      	b.n	80022ae <get_db_gain+0x282>
	else if (adc_gain < 746 && adc_gain >= 733)
 8002216:	1dbb      	adds	r3, r7, #6
 8002218:	881b      	ldrh	r3, [r3, #0]
 800221a:	4a36      	ldr	r2, [pc, #216]	; (80022f4 <get_db_gain+0x2c8>)
 800221c:	4293      	cmp	r3, r2
 800221e:	d81b      	bhi.n	8002258 <get_db_gain+0x22c>
 8002220:	1dbb      	adds	r3, r7, #6
 8002222:	881a      	ldrh	r2, [r3, #0]
 8002224:	23b7      	movs	r3, #183	; 0xb7
 8002226:	009b      	lsls	r3, r3, #2
 8002228:	429a      	cmp	r2, r3
 800222a:	d915      	bls.n	8002258 <get_db_gain+0x22c>
		return (0.3846f * adc_gain - 276.9231f);
 800222c:	1dbb      	adds	r3, r7, #6
 800222e:	881b      	ldrh	r3, [r3, #0]
 8002230:	0018      	movs	r0, r3
 8002232:	f7fe febd 	bl	8000fb0 <__aeabi_i2f>
 8002236:	1c03      	adds	r3, r0, #0
 8002238:	4931      	ldr	r1, [pc, #196]	; (8002300 <get_db_gain+0x2d4>)
 800223a:	1c18      	adds	r0, r3, #0
 800223c:	f7fe fbae 	bl	800099c <__aeabi_fmul>
 8002240:	1c03      	adds	r3, r0, #0
 8002242:	4930      	ldr	r1, [pc, #192]	; (8002304 <get_db_gain+0x2d8>)
 8002244:	1c18      	adds	r0, r3, #0
 8002246:	f7fe fccf 	bl	8000be8 <__aeabi_fsub>
 800224a:	1c03      	adds	r3, r0, #0
 800224c:	1c18      	adds	r0, r3, #0
 800224e:	f7fe f827 	bl	80002a0 <__aeabi_f2uiz>
 8002252:	0003      	movs	r3, r0
 8002254:	b2db      	uxtb	r3, r3
 8002256:	e02a      	b.n	80022ae <get_db_gain+0x282>
	else if (adc_gain < 733 && adc_gain >= 725)
 8002258:	1dbb      	adds	r3, r7, #6
 800225a:	881a      	ldrh	r2, [r3, #0]
 800225c:	23b7      	movs	r3, #183	; 0xb7
 800225e:	009b      	lsls	r3, r3, #2
 8002260:	429a      	cmp	r2, r3
 8002262:	d81b      	bhi.n	800229c <get_db_gain+0x270>
 8002264:	1dbb      	adds	r3, r7, #6
 8002266:	881a      	ldrh	r2, [r3, #0]
 8002268:	23b5      	movs	r3, #181	; 0xb5
 800226a:	009b      	lsls	r3, r3, #2
 800226c:	429a      	cmp	r2, r3
 800226e:	d915      	bls.n	800229c <get_db_gain+0x270>
		return (0.625f * adc_gain - 453.125f);
 8002270:	1dbb      	adds	r3, r7, #6
 8002272:	881b      	ldrh	r3, [r3, #0]
 8002274:	0018      	movs	r0, r3
 8002276:	f7fe fe9b 	bl	8000fb0 <__aeabi_i2f>
 800227a:	1c03      	adds	r3, r0, #0
 800227c:	4922      	ldr	r1, [pc, #136]	; (8002308 <get_db_gain+0x2dc>)
 800227e:	1c18      	adds	r0, r3, #0
 8002280:	f7fe fb8c 	bl	800099c <__aeabi_fmul>
 8002284:	1c03      	adds	r3, r0, #0
 8002286:	4921      	ldr	r1, [pc, #132]	; (800230c <get_db_gain+0x2e0>)
 8002288:	1c18      	adds	r0, r3, #0
 800228a:	f7fe fcad 	bl	8000be8 <__aeabi_fsub>
 800228e:	1c03      	adds	r3, r0, #0
 8002290:	1c18      	adds	r0, r3, #0
 8002292:	f7fe f805 	bl	80002a0 <__aeabi_f2uiz>
 8002296:	0003      	movs	r3, r0
 8002298:	b2db      	uxtb	r3, r3
 800229a:	e008      	b.n	80022ae <get_db_gain+0x282>
	else if (adc_gain < 725)
 800229c:	1dbb      	adds	r3, r7, #6
 800229e:	881a      	ldrh	r2, [r3, #0]
 80022a0:	23b5      	movs	r3, #181	; 0xb5
 80022a2:	009b      	lsls	r3, r3, #2
 80022a4:	429a      	cmp	r2, r3
 80022a6:	d801      	bhi.n	80022ac <get_db_gain+0x280>
		return 0;
 80022a8:	2300      	movs	r3, #0
 80022aa:	e000      	b.n	80022ae <get_db_gain+0x282>
	return 0;
 80022ac:	2300      	movs	r3, #0
}
 80022ae:	0018      	movs	r0, r3
 80022b0:	46bd      	mov	sp, r7
 80022b2:	b002      	add	sp, #8
 80022b4:	bd80      	pop	{r7, pc}
 80022b6:	46c0      	nop			; (mov r8, r8)
 80022b8:	00000ec4 	.word	0x00000ec4
 80022bc:	000005ea 	.word	0x000005ea
 80022c0:	3b102de0 	.word	0x3b102de0
 80022c4:	4212a0df 	.word	0x4212a0df
 80022c8:	000004a3 	.word	0x000004a3
 80022cc:	3c7aacda 	.word	0x3c7aacda
 80022d0:	4186ade0 	.word	0x4186ade0
 80022d4:	3cdfa440 	.word	0x3cdfa440
 80022d8:	40228f5c 	.word	0x40228f5c
 80022dc:	3d3da512 	.word	0x3d3da512
 80022e0:	418438ef 	.word	0x418438ef
 80022e4:	3d8e2196 	.word	0x3d8e2196
 80022e8:	42152ab3 	.word	0x42152ab3
 80022ec:	3dd0e560 	.word	0x3dd0e560
 80022f0:	42805e0e 	.word	0x42805e0e
 80022f4:	000002e9 	.word	0x000002e9
 80022f8:	3e2ab368 	.word	0x3e2ab368
 80022fc:	42e4aa7f 	.word	0x42e4aa7f
 8002300:	3ec4ea4b 	.word	0x3ec4ea4b
 8002304:	438a7628 	.word	0x438a7628
 8002308:	3f200000 	.word	0x3f200000
 800230c:	43e29000 	.word	0x43e29000

08002310 <TIM3_IRQHandler>:

void TIM3_IRQHandler(void) {
 8002310:	b580      	push	{r7, lr}
 8002312:	af00      	add	r7, sp, #0
	CLEAR_BIT(TIM3->SR, TIM_SR_UIF);
 8002314:	4b07      	ldr	r3, [pc, #28]	; (8002334 <TIM3_IRQHandler+0x24>)
 8002316:	691a      	ldr	r2, [r3, #16]
 8002318:	4b06      	ldr	r3, [pc, #24]	; (8002334 <TIM3_IRQHandler+0x24>)
 800231a:	2101      	movs	r1, #1
 800231c:	438a      	bics	r2, r1
 800231e:	611a      	str	r2, [r3, #16]
	HAL_ADC_Start_DMA(&hadc1, (uint32_t*) adcResultsDMA, ADC_CHANNEL_NUM);
 8002320:	4905      	ldr	r1, [pc, #20]	; (8002338 <TIM3_IRQHandler+0x28>)
 8002322:	4b06      	ldr	r3, [pc, #24]	; (800233c <TIM3_IRQHandler+0x2c>)
 8002324:	2207      	movs	r2, #7
 8002326:	0018      	movs	r0, r3
 8002328:	f002 f844 	bl	80043b4 <HAL_ADC_Start_DMA>
}
 800232c:	46c0      	nop			; (mov r8, r8)
 800232e:	46bd      	mov	sp, r7
 8002330:	bd80      	pop	{r7, pc}
 8002332:	46c0      	nop			; (mov r8, r8)
 8002334:	40000400 	.word	0x40000400
 8002338:	2000014c 	.word	0x2000014c
 800233c:	2000008c 	.word	0x2000008c

08002340 <adc_get_resultsDMA>:

void adc_get_resultsDMA(uint8_t _adc_counter) {
 8002340:	b590      	push	{r4, r7, lr}
 8002342:	b085      	sub	sp, #20
 8002344:	af00      	add	r7, sp, #0
 8002346:	0002      	movs	r2, r0
 8002348:	1dfb      	adds	r3, r7, #7
 800234a:	701a      	strb	r2, [r3, #0]
	for (int i = 0; i < ADC_CHANNEL_NUM; i++) {
 800234c:	2300      	movs	r3, #0
 800234e:	60fb      	str	r3, [r7, #12]
 8002350:	e04b      	b.n	80023ea <adc_get_resultsDMA+0xaa>
		sum[i] -= adc_values[i][_adc_counter];
 8002352:	4b2a      	ldr	r3, [pc, #168]	; (80023fc <adc_get_resultsDMA+0xbc>)
 8002354:	68fa      	ldr	r2, [r7, #12]
 8002356:	0052      	lsls	r2, r2, #1
 8002358:	5ad1      	ldrh	r1, [r2, r3]
 800235a:	1dfb      	adds	r3, r7, #7
 800235c:	781c      	ldrb	r4, [r3, #0]
 800235e:	4828      	ldr	r0, [pc, #160]	; (8002400 <adc_get_resultsDMA+0xc0>)
 8002360:	68fa      	ldr	r2, [r7, #12]
 8002362:	0013      	movs	r3, r2
 8002364:	009b      	lsls	r3, r3, #2
 8002366:	189b      	adds	r3, r3, r2
 8002368:	009b      	lsls	r3, r3, #2
 800236a:	191b      	adds	r3, r3, r4
 800236c:	005b      	lsls	r3, r3, #1
 800236e:	5a1b      	ldrh	r3, [r3, r0]
 8002370:	1acb      	subs	r3, r1, r3
 8002372:	b299      	uxth	r1, r3
 8002374:	4b21      	ldr	r3, [pc, #132]	; (80023fc <adc_get_resultsDMA+0xbc>)
 8002376:	68fa      	ldr	r2, [r7, #12]
 8002378:	0052      	lsls	r2, r2, #1
 800237a:	52d1      	strh	r1, [r2, r3]
		adc_values[i][_adc_counter] = adcResultsDMA[i];
 800237c:	1dfb      	adds	r3, r7, #7
 800237e:	7818      	ldrb	r0, [r3, #0]
 8002380:	4b20      	ldr	r3, [pc, #128]	; (8002404 <adc_get_resultsDMA+0xc4>)
 8002382:	68fa      	ldr	r2, [r7, #12]
 8002384:	0052      	lsls	r2, r2, #1
 8002386:	5ad3      	ldrh	r3, [r2, r3]
 8002388:	b29c      	uxth	r4, r3
 800238a:	491d      	ldr	r1, [pc, #116]	; (8002400 <adc_get_resultsDMA+0xc0>)
 800238c:	68fa      	ldr	r2, [r7, #12]
 800238e:	0013      	movs	r3, r2
 8002390:	009b      	lsls	r3, r3, #2
 8002392:	189b      	adds	r3, r3, r2
 8002394:	009b      	lsls	r3, r3, #2
 8002396:	181b      	adds	r3, r3, r0
 8002398:	005b      	lsls	r3, r3, #1
 800239a:	1c22      	adds	r2, r4, #0
 800239c:	525a      	strh	r2, [r3, r1]
		sum[i] += adc_values[i][_adc_counter];
 800239e:	4b17      	ldr	r3, [pc, #92]	; (80023fc <adc_get_resultsDMA+0xbc>)
 80023a0:	68fa      	ldr	r2, [r7, #12]
 80023a2:	0052      	lsls	r2, r2, #1
 80023a4:	5ad1      	ldrh	r1, [r2, r3]
 80023a6:	1dfb      	adds	r3, r7, #7
 80023a8:	781c      	ldrb	r4, [r3, #0]
 80023aa:	4815      	ldr	r0, [pc, #84]	; (8002400 <adc_get_resultsDMA+0xc0>)
 80023ac:	68fa      	ldr	r2, [r7, #12]
 80023ae:	0013      	movs	r3, r2
 80023b0:	009b      	lsls	r3, r3, #2
 80023b2:	189b      	adds	r3, r3, r2
 80023b4:	009b      	lsls	r3, r3, #2
 80023b6:	191b      	adds	r3, r3, r4
 80023b8:	005b      	lsls	r3, r3, #1
 80023ba:	5a1b      	ldrh	r3, [r3, r0]
 80023bc:	18cb      	adds	r3, r1, r3
 80023be:	b299      	uxth	r1, r3
 80023c0:	4b0e      	ldr	r3, [pc, #56]	; (80023fc <adc_get_resultsDMA+0xbc>)
 80023c2:	68fa      	ldr	r2, [r7, #12]
 80023c4:	0052      	lsls	r2, r2, #1
 80023c6:	52d1      	strh	r1, [r2, r3]
		adc_media[i] = sum[i] / MEDIA_NUM;
 80023c8:	4b0c      	ldr	r3, [pc, #48]	; (80023fc <adc_get_resultsDMA+0xbc>)
 80023ca:	68fa      	ldr	r2, [r7, #12]
 80023cc:	0052      	lsls	r2, r2, #1
 80023ce:	5ad3      	ldrh	r3, [r2, r3]
 80023d0:	2114      	movs	r1, #20
 80023d2:	0018      	movs	r0, r3
 80023d4:	f7fd fe9e 	bl	8000114 <__udivsi3>
 80023d8:	0003      	movs	r3, r0
 80023da:	b299      	uxth	r1, r3
 80023dc:	4b0a      	ldr	r3, [pc, #40]	; (8002408 <adc_get_resultsDMA+0xc8>)
 80023de:	68fa      	ldr	r2, [r7, #12]
 80023e0:	0052      	lsls	r2, r2, #1
 80023e2:	52d1      	strh	r1, [r2, r3]
	for (int i = 0; i < ADC_CHANNEL_NUM; i++) {
 80023e4:	68fb      	ldr	r3, [r7, #12]
 80023e6:	3301      	adds	r3, #1
 80023e8:	60fb      	str	r3, [r7, #12]
 80023ea:	68fb      	ldr	r3, [r7, #12]
 80023ec:	2b06      	cmp	r3, #6
 80023ee:	ddb0      	ble.n	8002352 <adc_get_resultsDMA+0x12>
	}
}
 80023f0:	46c0      	nop			; (mov r8, r8)
 80023f2:	46c0      	nop			; (mov r8, r8)
 80023f4:	46bd      	mov	sp, r7
 80023f6:	b005      	add	sp, #20
 80023f8:	bd90      	pop	{r4, r7, pc}
 80023fa:	46c0      	nop			; (mov r8, r8)
 80023fc:	20000284 	.word	0x20000284
 8002400:	2000015c 	.word	0x2000015c
 8002404:	2000014c 	.word	0x2000014c
 8002408:	20000274 	.word	0x20000274

0800240c <HAL_ADC_ConvCpltCallback>:

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc) {
 800240c:	b580      	push	{r7, lr}
 800240e:	b082      	sub	sp, #8
 8002410:	af00      	add	r7, sp, #0
 8002412:	6078      	str	r0, [r7, #4]
	adcDataReady = true;
 8002414:	4b03      	ldr	r3, [pc, #12]	; (8002424 <HAL_ADC_ConvCpltCallback+0x18>)
 8002416:	2201      	movs	r2, #1
 8002418:	701a      	strb	r2, [r3, #0]
}
 800241a:	46c0      	nop			; (mov r8, r8)
 800241c:	46bd      	mov	sp, r7
 800241e:	b002      	add	sp, #8
 8002420:	bd80      	pop	{r7, pc}
 8002422:	46c0      	nop			; (mov r8, r8)
 8002424:	20000293 	.word	0x20000293

08002428 <USART1_IRQHandler>:

void USART1_IRQHandler(void) {
 8002428:	b580      	push	{r7, lr}
 800242a:	af00      	add	r7, sp, #0
	uart1_read_to_frame(uart1_ptr);
 800242c:	4b03      	ldr	r3, [pc, #12]	; (800243c <USART1_IRQHandler+0x14>)
 800242e:	681b      	ldr	r3, [r3, #0]
 8002430:	0018      	movs	r0, r3
 8002432:	f001 fb6d 	bl	8003b10 <uart1_read_to_frame>
}
 8002436:	46c0      	nop			; (mov r8, r8)
 8002438:	46bd      	mov	sp, r7
 800243a:	bd80      	pop	{r7, pc}
 800243c:	20000298 	.word	0x20000298

08002440 <print_parameters>:

void print_parameters(UART1_t *u, Module_t m) {
 8002440:	b084      	sub	sp, #16
 8002442:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002444:	b087      	sub	sp, #28
 8002446:	af04      	add	r7, sp, #16
 8002448:	6078      	str	r0, [r7, #4]
 800244a:	2004      	movs	r0, #4
 800244c:	2420      	movs	r4, #32
 800244e:	1900      	adds	r0, r0, r4
 8002450:	19c0      	adds	r0, r0, r7
 8002452:	6001      	str	r1, [r0, #0]
 8002454:	6042      	str	r2, [r0, #4]
 8002456:	6083      	str	r3, [r0, #8]
	sprintf((char*) u->tx_buffer,
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	6858      	ldr	r0, [r3, #4]
			"Pout %d[dBm] Att %u[dB] Gain %u[dB] Pin %d[dBm] Curent %d[mA] Voltage %u[V]\r\n",
			m.pout, m.att, m.gain, m.pin, m.current, (uint8_t) m.voltage);
 800245c:	2304      	movs	r3, #4
 800245e:	0021      	movs	r1, r4
 8002460:	185b      	adds	r3, r3, r1
 8002462:	19db      	adds	r3, r3, r7
 8002464:	789b      	ldrb	r3, [r3, #2]
 8002466:	b25b      	sxtb	r3, r3
	sprintf((char*) u->tx_buffer,
 8002468:	001e      	movs	r6, r3
			m.pout, m.att, m.gain, m.pin, m.current, (uint8_t) m.voltage);
 800246a:	2304      	movs	r3, #4
 800246c:	185b      	adds	r3, r3, r1
 800246e:	19db      	adds	r3, r3, r7
 8002470:	781b      	ldrb	r3, [r3, #0]
	sprintf((char*) u->tx_buffer,
 8002472:	469c      	mov	ip, r3
			m.pout, m.att, m.gain, m.pin, m.current, (uint8_t) m.voltage);
 8002474:	2304      	movs	r3, #4
 8002476:	185b      	adds	r3, r3, r1
 8002478:	19db      	adds	r3, r3, r7
 800247a:	785b      	ldrb	r3, [r3, #1]
	sprintf((char*) u->tx_buffer,
 800247c:	001a      	movs	r2, r3
			m.pout, m.att, m.gain, m.pin, m.current, (uint8_t) m.voltage);
 800247e:	2304      	movs	r3, #4
 8002480:	185b      	adds	r3, r3, r1
 8002482:	19db      	adds	r3, r3, r7
 8002484:	795b      	ldrb	r3, [r3, #5]
 8002486:	b25b      	sxtb	r3, r3
	sprintf((char*) u->tx_buffer,
 8002488:	001c      	movs	r4, r3
			m.pout, m.att, m.gain, m.pin, m.current, (uint8_t) m.voltage);
 800248a:	2304      	movs	r3, #4
 800248c:	185b      	adds	r3, r3, r1
 800248e:	19db      	adds	r3, r3, r7
 8002490:	88db      	ldrh	r3, [r3, #6]
	sprintf((char*) u->tx_buffer,
 8002492:	001d      	movs	r5, r3
			m.pout, m.att, m.gain, m.pin, m.current, (uint8_t) m.voltage);
 8002494:	2304      	movs	r3, #4
 8002496:	185b      	adds	r3, r3, r1
 8002498:	19db      	adds	r3, r3, r7
 800249a:	791b      	ldrb	r3, [r3, #4]
	sprintf((char*) u->tx_buffer,
 800249c:	490c      	ldr	r1, [pc, #48]	; (80024d0 <print_parameters+0x90>)
 800249e:	9303      	str	r3, [sp, #12]
 80024a0:	9502      	str	r5, [sp, #8]
 80024a2:	9401      	str	r4, [sp, #4]
 80024a4:	9200      	str	r2, [sp, #0]
 80024a6:	4663      	mov	r3, ip
 80024a8:	0032      	movs	r2, r6
 80024aa:	f003 fedb 	bl	8006264 <siprintf>
	uart1_send_frame((char*) u->tx_buffer, TX_BUFFLEN);
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	685b      	ldr	r3, [r3, #4]
 80024b2:	2164      	movs	r1, #100	; 0x64
 80024b4:	0018      	movs	r0, r3
 80024b6:	f001 fb6f 	bl	8003b98 <uart1_send_frame>
	uart1_clean_buffer(u);
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	0018      	movs	r0, r3
 80024be:	f001 fb91 	bl	8003be4 <uart1_clean_buffer>
}
 80024c2:	46c0      	nop			; (mov r8, r8)
 80024c4:	46bd      	mov	sp, r7
 80024c6:	b003      	add	sp, #12
 80024c8:	bcf0      	pop	{r4, r5, r6, r7}
 80024ca:	bc08      	pop	{r3}
 80024cc:	b004      	add	sp, #16
 80024ce:	4718      	bx	r3
 80024d0:	08006a70 	.word	0x08006a70

080024d4 <print_adc>:
void print_adc(UART1_t *u, uint16_t *adc) {
 80024d4:	b5b0      	push	{r4, r5, r7, lr}
 80024d6:	b084      	sub	sp, #16
 80024d8:	af02      	add	r7, sp, #8
 80024da:	6078      	str	r0, [r7, #4]
 80024dc:	6039      	str	r1, [r7, #0]
	sprintf((char*) u->tx_buffer,
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	6858      	ldr	r0, [r3, #4]
			"Pout %d  \t Gain %u \t Curent %u \t Voltage %u\r\n", adc[POUT_i],
 80024e2:	683b      	ldr	r3, [r7, #0]
 80024e4:	3308      	adds	r3, #8
 80024e6:	881b      	ldrh	r3, [r3, #0]
	sprintf((char*) u->tx_buffer,
 80024e8:	001c      	movs	r4, r3
			adc[GAIN_i], adc[CURRENT_i], adc[VOLTAGE_i]);
 80024ea:	683b      	ldr	r3, [r7, #0]
 80024ec:	881b      	ldrh	r3, [r3, #0]
	sprintf((char*) u->tx_buffer,
 80024ee:	001d      	movs	r5, r3
			adc[GAIN_i], adc[CURRENT_i], adc[VOLTAGE_i]);
 80024f0:	683b      	ldr	r3, [r7, #0]
 80024f2:	3302      	adds	r3, #2
 80024f4:	881b      	ldrh	r3, [r3, #0]
	sprintf((char*) u->tx_buffer,
 80024f6:	001a      	movs	r2, r3
			adc[GAIN_i], adc[CURRENT_i], adc[VOLTAGE_i]);
 80024f8:	683b      	ldr	r3, [r7, #0]
 80024fa:	3304      	adds	r3, #4
 80024fc:	881b      	ldrh	r3, [r3, #0]
	sprintf((char*) u->tx_buffer,
 80024fe:	490a      	ldr	r1, [pc, #40]	; (8002528 <print_adc+0x54>)
 8002500:	9301      	str	r3, [sp, #4]
 8002502:	9200      	str	r2, [sp, #0]
 8002504:	002b      	movs	r3, r5
 8002506:	0022      	movs	r2, r4
 8002508:	f003 feac 	bl	8006264 <siprintf>
	uart1_send_frame((char*) u->tx_buffer, TX_BUFFLEN);
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	685b      	ldr	r3, [r3, #4]
 8002510:	2164      	movs	r1, #100	; 0x64
 8002512:	0018      	movs	r0, r3
 8002514:	f001 fb40 	bl	8003b98 <uart1_send_frame>
	uart1_clean_buffer(u);
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	0018      	movs	r0, r3
 800251c:	f001 fb62 	bl	8003be4 <uart1_clean_buffer>
}
 8002520:	46c0      	nop			; (mov r8, r8)
 8002522:	46bd      	mov	sp, r7
 8002524:	b002      	add	sp, #8
 8002526:	bdb0      	pop	{r4, r5, r7, pc}
 8002528:	08006ac0 	.word	0x08006ac0

0800252c <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 800252c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800252e:	b09f      	sub	sp, #124	; 0x7c
 8002530:	af04      	add	r7, sp, #16
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8002532:	f001 fba5 	bl	8003c80 <HAL_Init>

	/* USER CODE BEGIN Init */

	/* enable clock access ro GPIOA and GPIOB */
	SET_BIT(RCC->IOPENR, RCC_IOPENR_GPIOAEN);
 8002536:	4bf1      	ldr	r3, [pc, #964]	; (80028fc <main+0x3d0>)
 8002538:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800253a:	4bf0      	ldr	r3, [pc, #960]	; (80028fc <main+0x3d0>)
 800253c:	2101      	movs	r1, #1
 800253e:	430a      	orrs	r2, r1
 8002540:	635a      	str	r2, [r3, #52]	; 0x34
	SET_BIT(RCC->IOPENR, RCC_IOPENR_GPIOBEN);
 8002542:	4bee      	ldr	r3, [pc, #952]	; (80028fc <main+0x3d0>)
 8002544:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002546:	4bed      	ldr	r3, [pc, #948]	; (80028fc <main+0x3d0>)
 8002548:	2102      	movs	r1, #2
 800254a:	430a      	orrs	r2, r1
 800254c:	635a      	str	r2, [r3, #52]	; 0x34
	SET_BIT(RCC->IOPENR, RCC_IOPENR_GPIOCEN);
 800254e:	4beb      	ldr	r3, [pc, #940]	; (80028fc <main+0x3d0>)
 8002550:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002552:	4bea      	ldr	r3, [pc, #936]	; (80028fc <main+0x3d0>)
 8002554:	2104      	movs	r1, #4
 8002556:	430a      	orrs	r2, r1
 8002558:	635a      	str	r2, [r3, #52]	; 0x34

	/* PA15 as output */
	SET_BIT(GPIOA->MODER, GPIO_MODER_MODE15_0);
 800255a:	23a0      	movs	r3, #160	; 0xa0
 800255c:	05db      	lsls	r3, r3, #23
 800255e:	681a      	ldr	r2, [r3, #0]
 8002560:	23a0      	movs	r3, #160	; 0xa0
 8002562:	05db      	lsls	r3, r3, #23
 8002564:	2180      	movs	r1, #128	; 0x80
 8002566:	05c9      	lsls	r1, r1, #23
 8002568:	430a      	orrs	r2, r1
 800256a:	601a      	str	r2, [r3, #0]
	CLEAR_BIT(GPIOA->MODER, GPIO_MODER_MODE15_1);
 800256c:	23a0      	movs	r3, #160	; 0xa0
 800256e:	05db      	lsls	r3, r3, #23
 8002570:	681a      	ldr	r2, [r3, #0]
 8002572:	23a0      	movs	r3, #160	; 0xa0
 8002574:	05db      	lsls	r3, r3, #23
 8002576:	0052      	lsls	r2, r2, #1
 8002578:	0852      	lsrs	r2, r2, #1
 800257a:	601a      	str	r2, [r3, #0]


	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 800257c:	f000 fafa 	bl	8002b74 <SystemClock_Config>
	MAX4003_t vswr;
	LED_t led;
	uint8_t rcv_buff[2];
	uint8_t send_buff[2];
	UART1_t uart1;
	pa_test = &pa;
 8002580:	4bdf      	ldr	r3, [pc, #892]	; (8002900 <main+0x3d4>)
 8002582:	244c      	movs	r4, #76	; 0x4c
 8002584:	193a      	adds	r2, r7, r4
 8002586:	601a      	str	r2, [r3, #0]
	uart1_ptr = &uart1;
 8002588:	4bde      	ldr	r3, [pc, #888]	; (8002904 <main+0x3d8>)
 800258a:	003a      	movs	r2, r7
 800258c:	601a      	str	r2, [r3, #0]

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
//	MX_GPIO_Init();
	MX_DMA_Init();
 800258e:	f000 fc23 	bl	8002dd8 <MX_DMA_Init>
	MX_ADC1_Init();
 8002592:	f000 fb4d 	bl	8002c30 <MX_ADC1_Init>
//  MX_IWDG_Init();
	/* USER CODE BEGIN 2 */

	module_init(&pa, POWER_AMPLIFIER, ID8);
 8002596:	193b      	adds	r3, r7, r4
 8002598:	2208      	movs	r2, #8
 800259a:	2109      	movs	r1, #9
 800259c:	0018      	movs	r0, r3
 800259e:	f000 fcad 	bl	8002efc <module_init>
	led_init(&led);
 80025a2:	2318      	movs	r3, #24
 80025a4:	18fb      	adds	r3, r7, r3
 80025a6:	0018      	movs	r0, r3
 80025a8:	f7ff f9e4 	bl	8001974 <led_init>
	i2c1_init();
 80025ac:	f7ff f828 	bl	8001600 <i2c1_init>
	uart1_init(HS16_CLK, BAUD_RATE, &uart1);
 80025b0:	003a      	movs	r2, r7
 80025b2:	23e1      	movs	r3, #225	; 0xe1
 80025b4:	025b      	lsls	r3, r3, #9
 80025b6:	48d4      	ldr	r0, [pc, #848]	; (8002908 <main+0x3dc>)
 80025b8:	0019      	movs	r1, r3
 80025ba:	f001 f9f3 	bl	80039a4 <uart1_init>
	lm75_init();
 80025be:	f7ff fb8f 	bl	8001ce0 <lm75_init>
	rs485_init(&rs485);
 80025c2:	2340      	movs	r3, #64	; 0x40
 80025c4:	18fb      	adds	r3, r7, r3
 80025c6:	0018      	movs	r0, r3
 80025c8:	f000 fdb6 	bl	8003138 <rs485_init>
	ds18b20_init();
 80025cc:	f7fe fe8a 	bl	80012e4 <ds18b20_init>


	m24c64_read_N(BASE_ADDR, &(pa.att), ATT_VALUE_ADDR, 1);
 80025d0:	1939      	adds	r1, r7, r4
 80025d2:	2301      	movs	r3, #1
 80025d4:	2203      	movs	r2, #3
 80025d6:	2003      	movs	r0, #3
 80025d8:	f7ff fbc2 	bl	8001d60 <m24c64_read_N>

	bda4601_init(pa.att);
 80025dc:	193b      	adds	r3, r7, r4
 80025de:	781b      	ldrb	r3, [r3, #0]
 80025e0:	0018      	movs	r0, r3
 80025e2:	f7fe fde7 	bl	80011b4 <bda4601_init>


	m24c64_init_16uvalue(POUT_MAX_READY_ADDR, AD8363_ADC_MAX);
 80025e6:	4bc9      	ldr	r3, [pc, #804]	; (800290c <main+0x3e0>)
 80025e8:	0019      	movs	r1, r3
 80025ea:	2004      	movs	r0, #4
 80025ec:	f7ff fcbf 	bl	8001f6e <m24c64_init_16uvalue>
	m24c64_init_16uvalue(POUT_MIN_READY_ADDR, AD8363_ADC_MIN);
 80025f0:	23e8      	movs	r3, #232	; 0xe8
 80025f2:	33ff      	adds	r3, #255	; 0xff
 80025f4:	0019      	movs	r1, r3
 80025f6:	2007      	movs	r0, #7
 80025f8:	f7ff fcb9 	bl	8001f6e <m24c64_init_16uvalue>
	m24c64_init_16uvalue(PIN_MAX_READY_ADDR, MAX4003_ADC_MAX);
 80025fc:	23ec      	movs	r3, #236	; 0xec
 80025fe:	00db      	lsls	r3, r3, #3
 8002600:	0019      	movs	r1, r3
 8002602:	200a      	movs	r0, #10
 8002604:	f7ff fcb3 	bl	8001f6e <m24c64_init_16uvalue>
	m24c64_init_16uvalue(PIN_MIN_READY_ADDR, MAX4003_ADC_MIN);
 8002608:	23e8      	movs	r3, #232	; 0xe8
 800260a:	33ff      	adds	r3, #255	; 0xff
 800260c:	0019      	movs	r1, r3
 800260e:	200d      	movs	r0, #13
 8002610:	f7ff fcad 	bl	8001f6e <m24c64_init_16uvalue>
	m24c64_init_16uvalue(VSWR_MAX_READY_ADDR, MAX4003_ADC_MAX);
 8002614:	23ec      	movs	r3, #236	; 0xec
 8002616:	00db      	lsls	r3, r3, #3
 8002618:	0019      	movs	r1, r3
 800261a:	2010      	movs	r0, #16
 800261c:	f7ff fca7 	bl	8001f6e <m24c64_init_16uvalue>
	m24c64_init_16uvalue(VSWR_MIN_READY_ADDR, MAX4003_ADC_MIN);
 8002620:	23e8      	movs	r3, #232	; 0xe8
 8002622:	33ff      	adds	r3, #255	; 0xff
 8002624:	0019      	movs	r1, r3
 8002626:	2013      	movs	r0, #19
 8002628:	f7ff fca1 	bl	8001f6e <m24c64_init_16uvalue>

	m24c64_read_N(BASE_ADDR, rcv_buff, POUT_ADC_MIN_ADDR_0, 2);
 800262c:	2414      	movs	r4, #20
 800262e:	1939      	adds	r1, r7, r4
 8002630:	2302      	movs	r3, #2
 8002632:	2208      	movs	r2, #8
 8002634:	2003      	movs	r0, #3
 8002636:	f7ff fb93 	bl	8001d60 <m24c64_read_N>
	pout.min = (rcv_buff[0] << 8) | (rcv_buff[1] & 0xff);
 800263a:	0021      	movs	r1, r4
 800263c:	187b      	adds	r3, r7, r1
 800263e:	781b      	ldrb	r3, [r3, #0]
 8002640:	021b      	lsls	r3, r3, #8
 8002642:	b21a      	sxth	r2, r3
 8002644:	187b      	adds	r3, r7, r1
 8002646:	785b      	ldrb	r3, [r3, #1]
 8002648:	b21b      	sxth	r3, r3
 800264a:	4313      	orrs	r3, r2
 800264c:	b21b      	sxth	r3, r3
 800264e:	b29a      	uxth	r2, r3
 8002650:	253c      	movs	r5, #60	; 0x3c
 8002652:	197b      	adds	r3, r7, r5
 8002654:	805a      	strh	r2, [r3, #2]

	m24c64_read_N(BASE_ADDR, rcv_buff, POUT_ADC_MAX_ADDR_0, 2);
 8002656:	000c      	movs	r4, r1
 8002658:	1879      	adds	r1, r7, r1
 800265a:	2302      	movs	r3, #2
 800265c:	2205      	movs	r2, #5
 800265e:	2003      	movs	r0, #3
 8002660:	f7ff fb7e 	bl	8001d60 <m24c64_read_N>
	pout.max = (rcv_buff[0] << 8) | (rcv_buff[1] & 0xff);
 8002664:	0021      	movs	r1, r4
 8002666:	187b      	adds	r3, r7, r1
 8002668:	781b      	ldrb	r3, [r3, #0]
 800266a:	021b      	lsls	r3, r3, #8
 800266c:	b21a      	sxth	r2, r3
 800266e:	187b      	adds	r3, r7, r1
 8002670:	785b      	ldrb	r3, [r3, #1]
 8002672:	b21b      	sxth	r3, r3
 8002674:	4313      	orrs	r3, r2
 8002676:	b21b      	sxth	r3, r3
 8002678:	b29a      	uxth	r2, r3
 800267a:	197b      	adds	r3, r7, r5
 800267c:	801a      	strh	r2, [r3, #0]

	m24c64_read_N(BASE_ADDR, rcv_buff, PIN_ADC_MIN_ADDR_0, 2);
 800267e:	000c      	movs	r4, r1
 8002680:	1879      	adds	r1, r7, r1
 8002682:	2302      	movs	r3, #2
 8002684:	220e      	movs	r2, #14
 8002686:	2003      	movs	r0, #3
 8002688:	f7ff fb6a 	bl	8001d60 <m24c64_read_N>
	pin.min = (rcv_buff[0] << 8) | (rcv_buff[1] & 0xff);
 800268c:	0021      	movs	r1, r4
 800268e:	187b      	adds	r3, r7, r1
 8002690:	781b      	ldrb	r3, [r3, #0]
 8002692:	021b      	lsls	r3, r3, #8
 8002694:	b21a      	sxth	r2, r3
 8002696:	187b      	adds	r3, r7, r1
 8002698:	785b      	ldrb	r3, [r3, #1]
 800269a:	b21b      	sxth	r3, r3
 800269c:	4313      	orrs	r3, r2
 800269e:	b21b      	sxth	r3, r3
 80026a0:	b29a      	uxth	r2, r3
 80026a2:	2538      	movs	r5, #56	; 0x38
 80026a4:	197b      	adds	r3, r7, r5
 80026a6:	805a      	strh	r2, [r3, #2]

	m24c64_read_N(BASE_ADDR, rcv_buff, PIN_ADC_MAX_ADDR_0, 2);
 80026a8:	000c      	movs	r4, r1
 80026aa:	1879      	adds	r1, r7, r1
 80026ac:	2302      	movs	r3, #2
 80026ae:	220b      	movs	r2, #11
 80026b0:	2003      	movs	r0, #3
 80026b2:	f7ff fb55 	bl	8001d60 <m24c64_read_N>
	pin.max = (rcv_buff[0] << 8) | (rcv_buff[1] & 0xff);
 80026b6:	0021      	movs	r1, r4
 80026b8:	187b      	adds	r3, r7, r1
 80026ba:	781b      	ldrb	r3, [r3, #0]
 80026bc:	021b      	lsls	r3, r3, #8
 80026be:	b21a      	sxth	r2, r3
 80026c0:	187b      	adds	r3, r7, r1
 80026c2:	785b      	ldrb	r3, [r3, #1]
 80026c4:	b21b      	sxth	r3, r3
 80026c6:	4313      	orrs	r3, r2
 80026c8:	b21b      	sxth	r3, r3
 80026ca:	b29a      	uxth	r2, r3
 80026cc:	197b      	adds	r3, r7, r5
 80026ce:	801a      	strh	r2, [r3, #0]

	m24c64_read_N(BASE_ADDR, rcv_buff, VSWR_ADC_MIN_ADDR_0, 2);
 80026d0:	000c      	movs	r4, r1
 80026d2:	1879      	adds	r1, r7, r1
 80026d4:	2302      	movs	r3, #2
 80026d6:	2214      	movs	r2, #20
 80026d8:	2003      	movs	r0, #3
 80026da:	f7ff fb41 	bl	8001d60 <m24c64_read_N>
	vswr.min = (rcv_buff[0] << 8) | (rcv_buff[1] & 0xff);
 80026de:	0021      	movs	r1, r4
 80026e0:	187b      	adds	r3, r7, r1
 80026e2:	781b      	ldrb	r3, [r3, #0]
 80026e4:	021b      	lsls	r3, r3, #8
 80026e6:	b21a      	sxth	r2, r3
 80026e8:	187b      	adds	r3, r7, r1
 80026ea:	785b      	ldrb	r3, [r3, #1]
 80026ec:	b21b      	sxth	r3, r3
 80026ee:	4313      	orrs	r3, r2
 80026f0:	b21b      	sxth	r3, r3
 80026f2:	b29a      	uxth	r2, r3
 80026f4:	2534      	movs	r5, #52	; 0x34
 80026f6:	197b      	adds	r3, r7, r5
 80026f8:	805a      	strh	r2, [r3, #2]

	m24c64_read_N(BASE_ADDR, rcv_buff, VSWR_ADC_MAX_ADDR_0, 2);
 80026fa:	000c      	movs	r4, r1
 80026fc:	1879      	adds	r1, r7, r1
 80026fe:	2302      	movs	r3, #2
 8002700:	2211      	movs	r2, #17
 8002702:	2003      	movs	r0, #3
 8002704:	f7ff fb2c 	bl	8001d60 <m24c64_read_N>
	vswr.max = (rcv_buff[0] << 8) | (rcv_buff[1] & 0xff);
 8002708:	0021      	movs	r1, r4
 800270a:	187b      	adds	r3, r7, r1
 800270c:	781b      	ldrb	r3, [r3, #0]
 800270e:	021b      	lsls	r3, r3, #8
 8002710:	b21a      	sxth	r2, r3
 8002712:	187b      	adds	r3, r7, r1
 8002714:	785b      	ldrb	r3, [r3, #1]
 8002716:	b21b      	sxth	r3, r3
 8002718:	4313      	orrs	r3, r2
 800271a:	b21b      	sxth	r3, r3
 800271c:	b29a      	uxth	r2, r3
 800271e:	197b      	adds	r3, r7, r5
 8002720:	801a      	strh	r2, [r3, #0]
	while (1) {
		/* USER CODE END WHILE */

		/* USER CODE BEGIN 3 */

		rs485_update_status_by_uart(&rs485, &uart1);
 8002722:	003a      	movs	r2, r7
 8002724:	2440      	movs	r4, #64	; 0x40
 8002726:	193b      	adds	r3, r7, r4
 8002728:	0011      	movs	r1, r2
 800272a:	0018      	movs	r0, r3
 800272c:	f000 feea 	bl	8003504 <rs485_update_status_by_uart>

		switch (rs485.cmd) {
 8002730:	193b      	adds	r3, r7, r4
 8002732:	781b      	ldrb	r3, [r3, #0]
 8002734:	3b11      	subs	r3, #17
 8002736:	2b17      	cmp	r3, #23
 8002738:	d900      	bls.n	800273c <main+0x210>
 800273a:	e129      	b.n	8002990 <main+0x464>
 800273c:	009a      	lsls	r2, r3, #2
 800273e:	4b74      	ldr	r3, [pc, #464]	; (8002910 <main+0x3e4>)
 8002740:	18d3      	adds	r3, r2, r3
 8002742:	681b      	ldr	r3, [r3, #0]
 8002744:	469f      	mov	pc, r3
		case QUERY_PARAMETER_LTEL:
			rs485.len = 14;
 8002746:	2440      	movs	r4, #64	; 0x40
 8002748:	193b      	adds	r3, r7, r4
 800274a:	220e      	movs	r2, #14
 800274c:	705a      	strb	r2, [r3, #1]
			rs485.frame = (uint8_t*) malloc(14);
 800274e:	200e      	movs	r0, #14
 8002750:	f003 fc78 	bl	8006044 <malloc>
 8002754:	0003      	movs	r3, r0
 8002756:	001a      	movs	r2, r3
 8002758:	193b      	adds	r3, r7, r4
 800275a:	605a      	str	r2, [r3, #4]
			uart1_send_frame((char*) rs485.frame, 14);
 800275c:	193b      	adds	r3, r7, r4
 800275e:	685b      	ldr	r3, [r3, #4]
 8002760:	210e      	movs	r1, #14
 8002762:	0018      	movs	r0, r3
 8002764:	f001 fa18 	bl	8003b98 <uart1_send_frame>
			free(rs485.frame);
 8002768:	193b      	adds	r3, r7, r4
 800276a:	685b      	ldr	r3, [r3, #4]
 800276c:	0018      	movs	r0, r3
 800276e:	f003 fc73 	bl	8006058 <free>
			rs485.cmd = NONE;
 8002772:	193b      	adds	r3, r7, r4
 8002774:	2200      	movs	r2, #0
 8002776:	701a      	strb	r2, [r3, #0]
			break;
 8002778:	e10f      	b.n	800299a <main+0x46e>
		case QUERY_PARAMETER_STR:
			print_parameters(&uart1, pa);
 800277a:	234c      	movs	r3, #76	; 0x4c
 800277c:	18fb      	adds	r3, r7, r3
 800277e:	0038      	movs	r0, r7
 8002780:	466a      	mov	r2, sp
 8002782:	0011      	movs	r1, r2
 8002784:	001a      	movs	r2, r3
 8002786:	320c      	adds	r2, #12
 8002788:	ca70      	ldmia	r2!, {r4, r5, r6}
 800278a:	c170      	stmia	r1!, {r4, r5, r6}
 800278c:	6812      	ldr	r2, [r2, #0]
 800278e:	600a      	str	r2, [r1, #0]
 8002790:	6819      	ldr	r1, [r3, #0]
 8002792:	685a      	ldr	r2, [r3, #4]
 8002794:	689b      	ldr	r3, [r3, #8]
 8002796:	f7ff fe53 	bl	8002440 <print_parameters>
			rs485.cmd = NONE;
 800279a:	2340      	movs	r3, #64	; 0x40
 800279c:	18fb      	adds	r3, r7, r3
 800279e:	2200      	movs	r2, #0
 80027a0:	701a      	strb	r2, [r3, #0]
			break;
 80027a2:	e0fa      	b.n	800299a <main+0x46e>
		case QUERY_ADC:
			print_adc(&uart1, adc_media);
 80027a4:	4a5b      	ldr	r2, [pc, #364]	; (8002914 <main+0x3e8>)
 80027a6:	003b      	movs	r3, r7
 80027a8:	0011      	movs	r1, r2
 80027aa:	0018      	movs	r0, r3
 80027ac:	f7ff fe92 	bl	80024d4 <print_adc>
			rs485.cmd = NONE;
 80027b0:	2340      	movs	r3, #64	; 0x40
 80027b2:	18fb      	adds	r3, r7, r3
 80027b4:	2200      	movs	r2, #0
 80027b6:	701a      	strb	r2, [r3, #0]
			break;
 80027b8:	e0ef      	b.n	800299a <main+0x46e>
		case QUERY_PARAMETER_SIGMA:
			rs485_set_query_frame(&rs485, &pa);
 80027ba:	234c      	movs	r3, #76	; 0x4c
 80027bc:	18fa      	adds	r2, r7, r3
 80027be:	2440      	movs	r4, #64	; 0x40
 80027c0:	193b      	adds	r3, r7, r4
 80027c2:	0011      	movs	r1, r2
 80027c4:	0018      	movs	r0, r3
 80027c6:	f000 fd2d 	bl	8003224 <rs485_set_query_frame>
			uart1_send_frame((char*) rs485.frame, 14);
 80027ca:	193b      	adds	r3, r7, r4
 80027cc:	685b      	ldr	r3, [r3, #4]
 80027ce:	210e      	movs	r1, #14
 80027d0:	0018      	movs	r0, r3
 80027d2:	f001 f9e1 	bl	8003b98 <uart1_send_frame>
			rs485.cmd = NONE;
 80027d6:	193b      	adds	r3, r7, r4
 80027d8:	2200      	movs	r2, #0
 80027da:	701a      	strb	r2, [r3, #0]
			break;
 80027dc:	e0dd      	b.n	800299a <main+0x46e>
		case SET_ATT_LTEL:
			pa.att = uart1.rx_buffer[6];
 80027de:	003b      	movs	r3, r7
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	799a      	ldrb	r2, [r3, #6]
 80027e4:	244c      	movs	r4, #76	; 0x4c
 80027e6:	193b      	adds	r3, r7, r4
 80027e8:	701a      	strb	r2, [r3, #0]
			bda4601_set_att(pa.att, 3);
 80027ea:	193b      	adds	r3, r7, r4
 80027ec:	781b      	ldrb	r3, [r3, #0]
 80027ee:	2103      	movs	r1, #3
 80027f0:	0018      	movs	r0, r3
 80027f2:	f7fe fcf3 	bl	80011dc <bda4601_set_att>
			send_buff[0] = pa.att;
 80027f6:	193b      	adds	r3, r7, r4
 80027f8:	781a      	ldrb	r2, [r3, #0]
 80027fa:	2110      	movs	r1, #16
 80027fc:	187b      	adds	r3, r7, r1
 80027fe:	701a      	strb	r2, [r3, #0]
			m24c64_write_N(BASE_ADDR, send_buff, ATT_VALUE_ADDR, 1);
 8002800:	1879      	adds	r1, r7, r1
 8002802:	2301      	movs	r3, #1
 8002804:	2203      	movs	r2, #3
 8002806:	2003      	movs	r0, #3
 8002808:	f7ff fae7 	bl	8001dda <m24c64_write_N>
			sprintf((char*) uart1.tx_buffer, "Attenuation %u\r\n", pa.att);
 800280c:	003b      	movs	r3, r7
 800280e:	6858      	ldr	r0, [r3, #4]
 8002810:	193b      	adds	r3, r7, r4
 8002812:	781b      	ldrb	r3, [r3, #0]
 8002814:	001a      	movs	r2, r3
 8002816:	4b40      	ldr	r3, [pc, #256]	; (8002918 <main+0x3ec>)
 8002818:	0019      	movs	r1, r3
 800281a:	f003 fd23 	bl	8006264 <siprintf>
			uart1_send_frame((char*) uart1.tx_buffer, TX_BUFFLEN);
 800281e:	003b      	movs	r3, r7
 8002820:	685b      	ldr	r3, [r3, #4]
 8002822:	2164      	movs	r1, #100	; 0x64
 8002824:	0018      	movs	r0, r3
 8002826:	f001 f9b7 	bl	8003b98 <uart1_send_frame>
			rs485.cmd = NONE;
 800282a:	2340      	movs	r3, #64	; 0x40
 800282c:	18fb      	adds	r3, r7, r3
 800282e:	2200      	movs	r2, #0
 8002830:	701a      	strb	r2, [r3, #0]
			break;
 8002832:	e0b2      	b.n	800299a <main+0x46e>
		case SET_POUT_MAX:
			pout.max = adc_media[POUT_i];
 8002834:	4b37      	ldr	r3, [pc, #220]	; (8002914 <main+0x3e8>)
 8002836:	891a      	ldrh	r2, [r3, #8]
 8002838:	213c      	movs	r1, #60	; 0x3c
 800283a:	187b      	adds	r3, r7, r1
 800283c:	801a      	strh	r2, [r3, #0]
			m24c64_store_16uvalue(POUT_MAX_READY_ADDR, pout.max);
 800283e:	187b      	adds	r3, r7, r1
 8002840:	881b      	ldrh	r3, [r3, #0]
 8002842:	0019      	movs	r1, r3
 8002844:	2004      	movs	r0, #4
 8002846:	f7ff fbc1 	bl	8001fcc <m24c64_store_16uvalue>
			uart1_send_str("Saved Pout max value\n\r");
 800284a:	4b34      	ldr	r3, [pc, #208]	; (800291c <main+0x3f0>)
 800284c:	0018      	movs	r0, r3
 800284e:	f001 f97f 	bl	8003b50 <uart1_send_str>
			rs485.cmd = NONE;
 8002852:	2340      	movs	r3, #64	; 0x40
 8002854:	18fb      	adds	r3, r7, r3
 8002856:	2200      	movs	r2, #0
 8002858:	701a      	strb	r2, [r3, #0]
			break;
 800285a:	e09e      	b.n	800299a <main+0x46e>
		case SET_POUT_MIN:
			pout.min = adc_media[POUT_i];
 800285c:	4b2d      	ldr	r3, [pc, #180]	; (8002914 <main+0x3e8>)
 800285e:	891a      	ldrh	r2, [r3, #8]
 8002860:	213c      	movs	r1, #60	; 0x3c
 8002862:	187b      	adds	r3, r7, r1
 8002864:	805a      	strh	r2, [r3, #2]
			m24c64_store_16uvalue(POUT_MIN_READY_ADDR, pout.min);
 8002866:	187b      	adds	r3, r7, r1
 8002868:	885b      	ldrh	r3, [r3, #2]
 800286a:	0019      	movs	r1, r3
 800286c:	2007      	movs	r0, #7
 800286e:	f7ff fbad 	bl	8001fcc <m24c64_store_16uvalue>
			uart1_send_str("Saved Pout min value\n\r");
 8002872:	4b2b      	ldr	r3, [pc, #172]	; (8002920 <main+0x3f4>)
 8002874:	0018      	movs	r0, r3
 8002876:	f001 f96b 	bl	8003b50 <uart1_send_str>
			rs485.cmd = NONE;
 800287a:	2340      	movs	r3, #64	; 0x40
 800287c:	18fb      	adds	r3, r7, r3
 800287e:	2200      	movs	r2, #0
 8002880:	701a      	strb	r2, [r3, #0]
			break;
 8002882:	e08a      	b.n	800299a <main+0x46e>
		case SET_PIN_MAX:
			pin.max = adc_media[PIN_i];
 8002884:	4b23      	ldr	r3, [pc, #140]	; (8002914 <main+0x3e8>)
 8002886:	895a      	ldrh	r2, [r3, #10]
 8002888:	2138      	movs	r1, #56	; 0x38
 800288a:	187b      	adds	r3, r7, r1
 800288c:	801a      	strh	r2, [r3, #0]
			m24c64_store_16uvalue(PIN_MAX_READY_ADDR, pin.max);
 800288e:	187b      	adds	r3, r7, r1
 8002890:	881b      	ldrh	r3, [r3, #0]
 8002892:	0019      	movs	r1, r3
 8002894:	200a      	movs	r0, #10
 8002896:	f7ff fb99 	bl	8001fcc <m24c64_store_16uvalue>
			uart1_send_str("Saved Pin max value\n\r");
 800289a:	4b22      	ldr	r3, [pc, #136]	; (8002924 <main+0x3f8>)
 800289c:	0018      	movs	r0, r3
 800289e:	f001 f957 	bl	8003b50 <uart1_send_str>
			rs485.cmd = NONE;
 80028a2:	2340      	movs	r3, #64	; 0x40
 80028a4:	18fb      	adds	r3, r7, r3
 80028a6:	2200      	movs	r2, #0
 80028a8:	701a      	strb	r2, [r3, #0]
			break;
 80028aa:	e076      	b.n	800299a <main+0x46e>
		case SET_PIN_MIN:
			pin.min = adc_media[PIN_i];
 80028ac:	4b19      	ldr	r3, [pc, #100]	; (8002914 <main+0x3e8>)
 80028ae:	895a      	ldrh	r2, [r3, #10]
 80028b0:	2138      	movs	r1, #56	; 0x38
 80028b2:	187b      	adds	r3, r7, r1
 80028b4:	805a      	strh	r2, [r3, #2]
			m24c64_store_16uvalue(PIN_MAX_READY_ADDR, pin.min);
 80028b6:	187b      	adds	r3, r7, r1
 80028b8:	885b      	ldrh	r3, [r3, #2]
 80028ba:	0019      	movs	r1, r3
 80028bc:	200a      	movs	r0, #10
 80028be:	f7ff fb85 	bl	8001fcc <m24c64_store_16uvalue>
			uart1_send_str("Saved Pin min value\n\r");
 80028c2:	4b19      	ldr	r3, [pc, #100]	; (8002928 <main+0x3fc>)
 80028c4:	0018      	movs	r0, r3
 80028c6:	f001 f943 	bl	8003b50 <uart1_send_str>
			rs485.cmd = NONE;
 80028ca:	2340      	movs	r3, #64	; 0x40
 80028cc:	18fb      	adds	r3, r7, r3
 80028ce:	2200      	movs	r2, #0
 80028d0:	701a      	strb	r2, [r3, #0]
			break;
 80028d2:	e062      	b.n	800299a <main+0x46e>
		case SET_VSWR_MAX:
			vswr.max = adc_media[VSWR_i];
 80028d4:	4b0f      	ldr	r3, [pc, #60]	; (8002914 <main+0x3e8>)
 80028d6:	88da      	ldrh	r2, [r3, #6]
 80028d8:	2134      	movs	r1, #52	; 0x34
 80028da:	187b      	adds	r3, r7, r1
 80028dc:	801a      	strh	r2, [r3, #0]
			m24c64_store_16uvalue(VSWR_MIN_READY_ADDR, vswr.max);
 80028de:	187b      	adds	r3, r7, r1
 80028e0:	881b      	ldrh	r3, [r3, #0]
 80028e2:	0019      	movs	r1, r3
 80028e4:	2013      	movs	r0, #19
 80028e6:	f7ff fb71 	bl	8001fcc <m24c64_store_16uvalue>
			uart1_send_str("Saved VSWR max value\n\r");
 80028ea:	4b10      	ldr	r3, [pc, #64]	; (800292c <main+0x400>)
 80028ec:	0018      	movs	r0, r3
 80028ee:	f001 f92f 	bl	8003b50 <uart1_send_str>
			rs485.cmd = NONE;
 80028f2:	2340      	movs	r3, #64	; 0x40
 80028f4:	18fb      	adds	r3, r7, r3
 80028f6:	2200      	movs	r2, #0
 80028f8:	701a      	strb	r2, [r3, #0]
			break;
 80028fa:	e04e      	b.n	800299a <main+0x46e>
 80028fc:	40021000 	.word	0x40021000
 8002900:	20000294 	.word	0x20000294
 8002904:	20000298 	.word	0x20000298
 8002908:	00f42400 	.word	0x00f42400
 800290c:	0000075a 	.word	0x0000075a
 8002910:	08006c7c 	.word	0x08006c7c
 8002914:	20000274 	.word	0x20000274
 8002918:	08006af0 	.word	0x08006af0
 800291c:	08006b04 	.word	0x08006b04
 8002920:	08006b1c 	.word	0x08006b1c
 8002924:	08006b34 	.word	0x08006b34
 8002928:	08006b4c 	.word	0x08006b4c
 800292c:	08006b64 	.word	0x08006b64
		case SET_VSWR_MIN:
			vswr.min = adc_media[VSWR_i];
 8002930:	4b87      	ldr	r3, [pc, #540]	; (8002b50 <main+0x624>)
 8002932:	88da      	ldrh	r2, [r3, #6]
 8002934:	2134      	movs	r1, #52	; 0x34
 8002936:	187b      	adds	r3, r7, r1
 8002938:	805a      	strh	r2, [r3, #2]
			m24c64_store_16uvalue(VSWR_MAX_READY_ADDR, vswr.min);
 800293a:	187b      	adds	r3, r7, r1
 800293c:	885b      	ldrh	r3, [r3, #2]
 800293e:	0019      	movs	r1, r3
 8002940:	2010      	movs	r0, #16
 8002942:	f7ff fb43 	bl	8001fcc <m24c64_store_16uvalue>
			uart1_send_str("Saved Pout min value\n\r");
 8002946:	4b83      	ldr	r3, [pc, #524]	; (8002b54 <main+0x628>)
 8002948:	0018      	movs	r0, r3
 800294a:	f001 f901 	bl	8003b50 <uart1_send_str>
			rs485.cmd = NONE;
 800294e:	2340      	movs	r3, #64	; 0x40
 8002950:	18fb      	adds	r3, r7, r3
 8002952:	2200      	movs	r2, #0
 8002954:	701a      	strb	r2, [r3, #0]
			break;
 8002956:	e020      	b.n	800299a <main+0x46e>
		case SET_ENABLE_PA:
			uart1.rx_buffer[5] == 1 ? pa_on() : pa_off();
 8002958:	003b      	movs	r3, r7
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	3305      	adds	r3, #5
 800295e:	781b      	ldrb	r3, [r3, #0]
 8002960:	2b01      	cmp	r3, #1
 8002962:	d108      	bne.n	8002976 <main+0x44a>
 8002964:	23a0      	movs	r3, #160	; 0xa0
 8002966:	05db      	lsls	r3, r3, #23
 8002968:	695a      	ldr	r2, [r3, #20]
 800296a:	23a0      	movs	r3, #160	; 0xa0
 800296c:	05db      	lsls	r3, r3, #23
 800296e:	2108      	movs	r1, #8
 8002970:	430a      	orrs	r2, r1
 8002972:	615a      	str	r2, [r3, #20]
 8002974:	e007      	b.n	8002986 <main+0x45a>
 8002976:	23a0      	movs	r3, #160	; 0xa0
 8002978:	05db      	lsls	r3, r3, #23
 800297a:	695a      	ldr	r2, [r3, #20]
 800297c:	23a0      	movs	r3, #160	; 0xa0
 800297e:	05db      	lsls	r3, r3, #23
 8002980:	2108      	movs	r1, #8
 8002982:	438a      	bics	r2, r1
 8002984:	615a      	str	r2, [r3, #20]
			rs485.cmd = NONE;
 8002986:	2340      	movs	r3, #64	; 0x40
 8002988:	18fb      	adds	r3, r7, r3
 800298a:	2200      	movs	r2, #0
 800298c:	701a      	strb	r2, [r3, #0]
			break;
 800298e:	e004      	b.n	800299a <main+0x46e>
		default:
			rs485.cmd = NONE;
 8002990:	2340      	movs	r3, #64	; 0x40
 8002992:	18fb      	adds	r3, r7, r3
 8002994:	2200      	movs	r2, #0
 8002996:	701a      	strb	r2, [r3, #0]
			break;
 8002998:	46c0      	nop			; (mov r8, r8)
		}

		if (adcDataReady) {
 800299a:	4b6f      	ldr	r3, [pc, #444]	; (8002b58 <main+0x62c>)
 800299c:	781b      	ldrb	r3, [r3, #0]
 800299e:	2b00      	cmp	r3, #0
 80029a0:	d100      	bne.n	80029a4 <main+0x478>
 80029a2:	e091      	b.n	8002ac8 <main+0x59c>

			uart1_send_str("ADC_CONVERT_CALC\r\n");
 80029a4:	4b6d      	ldr	r3, [pc, #436]	; (8002b5c <main+0x630>)
 80029a6:	0018      	movs	r0, r3
 80029a8:	f001 f8d2 	bl	8003b50 <uart1_send_str>
			adc_get_resultsDMA(adc_counter);
 80029ac:	4b6c      	ldr	r3, [pc, #432]	; (8002b60 <main+0x634>)
 80029ae:	781b      	ldrb	r3, [r3, #0]
 80029b0:	0018      	movs	r0, r3
 80029b2:	f7ff fcc5 	bl	8002340 <adc_get_resultsDMA>
			adcDataReady = false;
 80029b6:	4b68      	ldr	r3, [pc, #416]	; (8002b58 <main+0x62c>)
 80029b8:	2200      	movs	r2, #0
 80029ba:	701a      	strb	r2, [r3, #0]
			adc_counter++;
 80029bc:	4b68      	ldr	r3, [pc, #416]	; (8002b60 <main+0x634>)
 80029be:	781b      	ldrb	r3, [r3, #0]
 80029c0:	3301      	adds	r3, #1
 80029c2:	b2da      	uxtb	r2, r3
 80029c4:	4b66      	ldr	r3, [pc, #408]	; (8002b60 <main+0x634>)
 80029c6:	701a      	strb	r2, [r3, #0]
			if (adc_counter >= MEDIA_NUM)
 80029c8:	4b65      	ldr	r3, [pc, #404]	; (8002b60 <main+0x634>)
 80029ca:	781b      	ldrb	r3, [r3, #0]
 80029cc:	2b13      	cmp	r3, #19
 80029ce:	d902      	bls.n	80029d6 <main+0x4aa>
				adc_counter = 0;
 80029d0:	4b63      	ldr	r3, [pc, #396]	; (8002b60 <main+0x634>)
 80029d2:	2200      	movs	r2, #0
 80029d4:	701a      	strb	r2, [r3, #0]

			ds18b20_convert();
 80029d6:	f7fe fdcb 	bl	8001570 <ds18b20_convert>
			pa.temperature_out = ds18b20_read_temperature();
 80029da:	f7fe fddb 	bl	8001594 <ds18b20_read_temperature>
 80029de:	1c02      	adds	r2, r0, #0
 80029e0:	244c      	movs	r4, #76	; 0x4c
 80029e2:	193b      	adds	r3, r7, r4
 80029e4:	611a      	str	r2, [r3, #16]
			pa.temperature = lm75_read();
 80029e6:	f7ff f98e 	bl	8001d06 <lm75_read>
 80029ea:	1c02      	adds	r2, r0, #0
 80029ec:	193b      	adds	r3, r7, r4
 80029ee:	60da      	str	r2, [r3, #12]
			pa.pr = max4003_get_dbm(&vswr, adc_media[VSWR_i]);
 80029f0:	4b57      	ldr	r3, [pc, #348]	; (8002b50 <main+0x624>)
 80029f2:	88da      	ldrh	r2, [r3, #6]
 80029f4:	2334      	movs	r3, #52	; 0x34
 80029f6:	18fb      	adds	r3, r7, r3
 80029f8:	0011      	movs	r1, r2
 80029fa:	0018      	movs	r0, r3
 80029fc:	f000 fa10 	bl	8002e20 <max4003_get_dbm>
 8002a00:	0003      	movs	r3, r0
 8002a02:	b25a      	sxtb	r2, r3
 8002a04:	193b      	adds	r3, r7, r4
 8002a06:	70da      	strb	r2, [r3, #3]
			pa.pout = ad8363_get_dbm(&pout, adc_media[POUT_i]);
 8002a08:	4b51      	ldr	r3, [pc, #324]	; (8002b50 <main+0x624>)
 8002a0a:	891a      	ldrh	r2, [r3, #8]
 8002a0c:	233c      	movs	r3, #60	; 0x3c
 8002a0e:	18fb      	adds	r3, r7, r3
 8002a10:	0011      	movs	r1, r2
 8002a12:	0018      	movs	r0, r3
 8002a14:	f7fe fb7a 	bl	800110c <ad8363_get_dbm>
 8002a18:	0003      	movs	r3, r0
 8002a1a:	b25a      	sxtb	r2, r3
 8002a1c:	193b      	adds	r3, r7, r4
 8002a1e:	709a      	strb	r2, [r3, #2]
			pa.current = ADC_CURRENT_FACTOR * adc_media[CURRENT_i] / 4096.0f;
 8002a20:	4b4b      	ldr	r3, [pc, #300]	; (8002b50 <main+0x624>)
 8002a22:	885b      	ldrh	r3, [r3, #2]
 8002a24:	0018      	movs	r0, r3
 8002a26:	f7fe fac3 	bl	8000fb0 <__aeabi_i2f>
 8002a2a:	1c03      	adds	r3, r0, #0
 8002a2c:	4a4d      	ldr	r2, [pc, #308]	; (8002b64 <main+0x638>)
 8002a2e:	1c11      	adds	r1, r2, #0
 8002a30:	1c18      	adds	r0, r3, #0
 8002a32:	f7fd ffb3 	bl	800099c <__aeabi_fmul>
 8002a36:	1c03      	adds	r3, r0, #0
 8002a38:	218b      	movs	r1, #139	; 0x8b
 8002a3a:	05c9      	lsls	r1, r1, #23
 8002a3c:	1c18      	adds	r0, r3, #0
 8002a3e:	f7fd fde5 	bl	800060c <__aeabi_fdiv>
 8002a42:	1c03      	adds	r3, r0, #0
 8002a44:	1c18      	adds	r0, r3, #0
 8002a46:	f7fd fc2b 	bl	80002a0 <__aeabi_f2uiz>
 8002a4a:	0003      	movs	r3, r0
 8002a4c:	b29a      	uxth	r2, r3
 8002a4e:	193b      	adds	r3, r7, r4
 8002a50:	80da      	strh	r2, [r3, #6]
			pa.gain = get_db_gain(adc_media[GAIN_i]);
 8002a52:	4b3f      	ldr	r3, [pc, #252]	; (8002b50 <main+0x624>)
 8002a54:	881b      	ldrh	r3, [r3, #0]
 8002a56:	0018      	movs	r0, r3
 8002a58:	f7ff fae8 	bl	800202c <get_db_gain>
 8002a5c:	0003      	movs	r3, r0
 8002a5e:	001a      	movs	r2, r3
 8002a60:	193b      	adds	r3, r7, r4
 8002a62:	705a      	strb	r2, [r3, #1]
			pa.vswr = module_vswr_calc(pa.pout, pa.pr);
 8002a64:	193b      	adds	r3, r7, r4
 8002a66:	2202      	movs	r2, #2
 8002a68:	569a      	ldrsb	r2, [r3, r2]
 8002a6a:	193b      	adds	r3, r7, r4
 8002a6c:	78db      	ldrb	r3, [r3, #3]
 8002a6e:	b25b      	sxtb	r3, r3
 8002a70:	0019      	movs	r1, r3
 8002a72:	0010      	movs	r0, r2
 8002a74:	f000 fa86 	bl	8002f84 <module_vswr_calc>
 8002a78:	1c02      	adds	r2, r0, #0
 8002a7a:	193b      	adds	r3, r7, r4
 8002a7c:	615a      	str	r2, [r3, #20]
			pa.pin = max4003_get_dbm(&pin, adc_media[PIN_i]);
 8002a7e:	4b34      	ldr	r3, [pc, #208]	; (8002b50 <main+0x624>)
 8002a80:	895a      	ldrh	r2, [r3, #10]
 8002a82:	2338      	movs	r3, #56	; 0x38
 8002a84:	18fb      	adds	r3, r7, r3
 8002a86:	0011      	movs	r1, r2
 8002a88:	0018      	movs	r0, r3
 8002a8a:	f000 f9c9 	bl	8002e20 <max4003_get_dbm>
 8002a8e:	0003      	movs	r3, r0
 8002a90:	b25a      	sxtb	r2, r3
 8002a92:	193b      	adds	r3, r7, r4
 8002a94:	715a      	strb	r2, [r3, #5]
			pa.voltage = ADC_VOLTAGE_FACTOR * adc_media[VOLTAGE_i] / 4096.0f;
 8002a96:	4b2e      	ldr	r3, [pc, #184]	; (8002b50 <main+0x624>)
 8002a98:	889b      	ldrh	r3, [r3, #4]
 8002a9a:	0018      	movs	r0, r3
 8002a9c:	f7fe fa88 	bl	8000fb0 <__aeabi_i2f>
 8002aa0:	1c03      	adds	r3, r0, #0
 8002aa2:	4a31      	ldr	r2, [pc, #196]	; (8002b68 <main+0x63c>)
 8002aa4:	1c11      	adds	r1, r2, #0
 8002aa6:	1c18      	adds	r0, r3, #0
 8002aa8:	f7fd ff78 	bl	800099c <__aeabi_fmul>
 8002aac:	1c03      	adds	r3, r0, #0
 8002aae:	218b      	movs	r1, #139	; 0x8b
 8002ab0:	05c9      	lsls	r1, r1, #23
 8002ab2:	1c18      	adds	r0, r3, #0
 8002ab4:	f7fd fdaa 	bl	800060c <__aeabi_fdiv>
 8002ab8:	1c03      	adds	r3, r0, #0
 8002aba:	1c18      	adds	r0, r3, #0
 8002abc:	f7fd fbf0 	bl	80002a0 <__aeabi_f2uiz>
 8002ac0:	0003      	movs	r3, r0
 8002ac2:	b2da      	uxtb	r2, r3
 8002ac4:	193b      	adds	r3, r7, r4
 8002ac6:	711a      	strb	r2, [r3, #4]
		}


//		pa.temperature > MAX_TEMPERATURE ? pa_off() : pa_on();

		if(pa.temperature_out > MAX_TEMPERATURE)
 8002ac8:	234c      	movs	r3, #76	; 0x4c
 8002aca:	18fb      	adds	r3, r7, r3
 8002acc:	691b      	ldr	r3, [r3, #16]
 8002ace:	4927      	ldr	r1, [pc, #156]	; (8002b6c <main+0x640>)
 8002ad0:	1c18      	adds	r0, r3, #0
 8002ad2:	f7fd fbd1 	bl	8000278 <__aeabi_fcmpgt>
 8002ad6:	1e03      	subs	r3, r0, #0
 8002ad8:	d007      	beq.n	8002aea <main+0x5be>
			pa_off();
 8002ada:	23a0      	movs	r3, #160	; 0xa0
 8002adc:	05db      	lsls	r3, r3, #23
 8002ade:	695a      	ldr	r2, [r3, #20]
 8002ae0:	23a0      	movs	r3, #160	; 0xa0
 8002ae2:	05db      	lsls	r3, r3, #23
 8002ae4:	2108      	movs	r1, #8
 8002ae6:	438a      	bics	r2, r1
 8002ae8:	615a      	str	r2, [r3, #20]
		if(pa.temperature_out < SAFE_TEMPERATURE)
 8002aea:	234c      	movs	r3, #76	; 0x4c
 8002aec:	18fb      	adds	r3, r7, r3
 8002aee:	691b      	ldr	r3, [r3, #16]
 8002af0:	491f      	ldr	r1, [pc, #124]	; (8002b70 <main+0x644>)
 8002af2:	1c18      	adds	r0, r3, #0
 8002af4:	f7fd fbac 	bl	8000250 <__aeabi_fcmplt>
 8002af8:	1e03      	subs	r3, r0, #0
 8002afa:	d007      	beq.n	8002b0c <main+0x5e0>
			pa_on();
 8002afc:	23a0      	movs	r3, #160	; 0xa0
 8002afe:	05db      	lsls	r3, r3, #23
 8002b00:	695a      	ldr	r2, [r3, #20]
 8002b02:	23a0      	movs	r3, #160	; 0xa0
 8002b04:	05db      	lsls	r3, r3, #23
 8002b06:	2108      	movs	r1, #8
 8002b08:	430a      	orrs	r2, r1
 8002b0a:	615a      	str	r2, [r3, #20]

		pa.state =pa_state();
 8002b0c:	23a0      	movs	r3, #160	; 0xa0
 8002b0e:	05db      	lsls	r3, r3, #23
 8002b10:	695b      	ldr	r3, [r3, #20]
 8002b12:	2208      	movs	r2, #8
 8002b14:	4013      	ands	r3, r2
 8002b16:	1e5a      	subs	r2, r3, #1
 8002b18:	4193      	sbcs	r3, r2
 8002b1a:	b2db      	uxtb	r3, r3
 8002b1c:	001a      	movs	r2, r3
 8002b1e:	244c      	movs	r4, #76	; 0x4c
 8002b20:	193b      	adds	r3, r7, r4
 8002b22:	721a      	strb	r2, [r3, #8]

		led_temperature_update(pa.temperature);
 8002b24:	193b      	adds	r3, r7, r4
 8002b26:	68db      	ldr	r3, [r3, #12]
 8002b28:	1c18      	adds	r0, r3, #0
 8002b2a:	f7fd fbb9 	bl	80002a0 <__aeabi_f2uiz>
 8002b2e:	0003      	movs	r3, r0
 8002b30:	b2db      	uxtb	r3, r3
 8002b32:	0018      	movs	r0, r3
 8002b34:	f7ff f89c 	bl	8001c70 <led_temperature_update>
		led_current_update(pa.current);
 8002b38:	193b      	adds	r3, r7, r4
 8002b3a:	88db      	ldrh	r3, [r3, #6]
 8002b3c:	b21b      	sxth	r3, r3
 8002b3e:	0018      	movs	r0, r3
 8002b40:	f7ff f81e 	bl	8001b80 <led_current_update>
		led_enable_kalive(&led);
 8002b44:	2318      	movs	r3, #24
 8002b46:	18fb      	adds	r3, r7, r3
 8002b48:	0018      	movs	r0, r3
 8002b4a:	f7fe ff8f 	bl	8001a6c <led_enable_kalive>
		rs485_update_status_by_uart(&rs485, &uart1);
 8002b4e:	e5e8      	b.n	8002722 <main+0x1f6>
 8002b50:	20000274 	.word	0x20000274
 8002b54:	08006b1c 	.word	0x08006b1c
 8002b58:	20000293 	.word	0x20000293
 8002b5c:	08006b7c 	.word	0x08006b7c
 8002b60:	20000292 	.word	0x20000292
 8002b64:	43951746 	.word	0x43951746
 8002b68:	3bf2a006 	.word	0x3bf2a006
 8002b6c:	41f00000 	.word	0x41f00000
 8002b70:	41c80000 	.word	0x41c80000

08002b74 <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 8002b74:	b590      	push	{r4, r7, lr}
 8002b76:	b093      	sub	sp, #76	; 0x4c
 8002b78:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 8002b7a:	2414      	movs	r4, #20
 8002b7c:	193b      	adds	r3, r7, r4
 8002b7e:	0018      	movs	r0, r3
 8002b80:	2334      	movs	r3, #52	; 0x34
 8002b82:	001a      	movs	r2, r3
 8002b84:	2100      	movs	r1, #0
 8002b86:	f003 fa71 	bl	800606c <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 8002b8a:	1d3b      	adds	r3, r7, #4
 8002b8c:	0018      	movs	r0, r3
 8002b8e:	2310      	movs	r3, #16
 8002b90:	001a      	movs	r2, r3
 8002b92:	2100      	movs	r1, #0
 8002b94:	f003 fa6a 	bl	800606c <memset>

	/** Configure the main internal regulator output voltage
	 */
	HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002b98:	2380      	movs	r3, #128	; 0x80
 8002b9a:	009b      	lsls	r3, r3, #2
 8002b9c:	0018      	movs	r0, r3
 8002b9e:	f002 fc27 	bl	80053f0 <HAL_PWREx_ControlVoltageScaling>

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI
 8002ba2:	193b      	adds	r3, r7, r4
 8002ba4:	220a      	movs	r2, #10
 8002ba6:	601a      	str	r2, [r3, #0]
			| RCC_OSCILLATORTYPE_LSI;
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002ba8:	193b      	adds	r3, r7, r4
 8002baa:	2280      	movs	r2, #128	; 0x80
 8002bac:	0052      	lsls	r2, r2, #1
 8002bae:	60da      	str	r2, [r3, #12]
	RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 8002bb0:	0021      	movs	r1, r4
 8002bb2:	187b      	adds	r3, r7, r1
 8002bb4:	2200      	movs	r2, #0
 8002bb6:	611a      	str	r2, [r3, #16]
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002bb8:	187b      	adds	r3, r7, r1
 8002bba:	2240      	movs	r2, #64	; 0x40
 8002bbc:	615a      	str	r2, [r3, #20]
	RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8002bbe:	187b      	adds	r3, r7, r1
 8002bc0:	2201      	movs	r2, #1
 8002bc2:	619a      	str	r2, [r3, #24]
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002bc4:	187b      	adds	r3, r7, r1
 8002bc6:	2202      	movs	r2, #2
 8002bc8:	61da      	str	r2, [r3, #28]
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8002bca:	187b      	adds	r3, r7, r1
 8002bcc:	2202      	movs	r2, #2
 8002bce:	621a      	str	r2, [r3, #32]
	RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV2;
 8002bd0:	187b      	adds	r3, r7, r1
 8002bd2:	2210      	movs	r2, #16
 8002bd4:	625a      	str	r2, [r3, #36]	; 0x24
	RCC_OscInitStruct.PLL.PLLN = 16;
 8002bd6:	187b      	adds	r3, r7, r1
 8002bd8:	2210      	movs	r2, #16
 8002bda:	629a      	str	r2, [r3, #40]	; 0x28
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002bdc:	187b      	adds	r3, r7, r1
 8002bde:	2280      	movs	r2, #128	; 0x80
 8002be0:	0292      	lsls	r2, r2, #10
 8002be2:	62da      	str	r2, [r3, #44]	; 0x2c
	RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8002be4:	187b      	adds	r3, r7, r1
 8002be6:	2280      	movs	r2, #128	; 0x80
 8002be8:	0592      	lsls	r2, r2, #22
 8002bea:	631a      	str	r2, [r3, #48]	; 0x30
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8002bec:	187b      	adds	r3, r7, r1
 8002bee:	0018      	movs	r0, r3
 8002bf0:	f002 fc3e 	bl	8005470 <HAL_RCC_OscConfig>
 8002bf4:	1e03      	subs	r3, r0, #0
 8002bf6:	d001      	beq.n	8002bfc <SystemClock_Config+0x88>
		Error_Handler();
 8002bf8:	f000 f90c 	bl	8002e14 <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 8002bfc:	1d3b      	adds	r3, r7, #4
 8002bfe:	2207      	movs	r2, #7
 8002c00:	601a      	str	r2, [r3, #0]
			| RCC_CLOCKTYPE_PCLK1;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002c02:	1d3b      	adds	r3, r7, #4
 8002c04:	2202      	movs	r2, #2
 8002c06:	605a      	str	r2, [r3, #4]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002c08:	1d3b      	adds	r3, r7, #4
 8002c0a:	2200      	movs	r2, #0
 8002c0c:	609a      	str	r2, [r3, #8]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8002c0e:	1d3b      	adds	r3, r7, #4
 8002c10:	2200      	movs	r2, #0
 8002c12:	60da      	str	r2, [r3, #12]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK) {
 8002c14:	1d3b      	adds	r3, r7, #4
 8002c16:	2102      	movs	r1, #2
 8002c18:	0018      	movs	r0, r3
 8002c1a:	f002 ff39 	bl	8005a90 <HAL_RCC_ClockConfig>
 8002c1e:	1e03      	subs	r3, r0, #0
 8002c20:	d001      	beq.n	8002c26 <SystemClock_Config+0xb2>
		Error_Handler();
 8002c22:	f000 f8f7 	bl	8002e14 <Error_Handler>
	}
}
 8002c26:	46c0      	nop			; (mov r8, r8)
 8002c28:	46bd      	mov	sp, r7
 8002c2a:	b013      	add	sp, #76	; 0x4c
 8002c2c:	bd90      	pop	{r4, r7, pc}
	...

08002c30 <MX_ADC1_Init>:
/**
 * @brief ADC1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_ADC1_Init(void) {
 8002c30:	b580      	push	{r7, lr}
 8002c32:	b084      	sub	sp, #16
 8002c34:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN ADC1_Init 0 */

	/* USER CODE END ADC1_Init 0 */

	ADC_ChannelConfTypeDef sConfig = { 0 };
 8002c36:	1d3b      	adds	r3, r7, #4
 8002c38:	0018      	movs	r0, r3
 8002c3a:	230c      	movs	r3, #12
 8002c3c:	001a      	movs	r2, r3
 8002c3e:	2100      	movs	r1, #0
 8002c40:	f003 fa14 	bl	800606c <memset>

	/* USER CODE END ADC1_Init 1 */

	/** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
	 */
	hadc1.Instance = ADC1;
 8002c44:	4b5c      	ldr	r3, [pc, #368]	; (8002db8 <MX_ADC1_Init+0x188>)
 8002c46:	4a5d      	ldr	r2, [pc, #372]	; (8002dbc <MX_ADC1_Init+0x18c>)
 8002c48:	601a      	str	r2, [r3, #0]
	hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8002c4a:	4b5b      	ldr	r3, [pc, #364]	; (8002db8 <MX_ADC1_Init+0x188>)
 8002c4c:	2280      	movs	r2, #128	; 0x80
 8002c4e:	05d2      	lsls	r2, r2, #23
 8002c50:	605a      	str	r2, [r3, #4]
	hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8002c52:	4b59      	ldr	r3, [pc, #356]	; (8002db8 <MX_ADC1_Init+0x188>)
 8002c54:	2200      	movs	r2, #0
 8002c56:	609a      	str	r2, [r3, #8]
	hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8002c58:	4b57      	ldr	r3, [pc, #348]	; (8002db8 <MX_ADC1_Init+0x188>)
 8002c5a:	2200      	movs	r2, #0
 8002c5c:	60da      	str	r2, [r3, #12]
	hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8002c5e:	4b56      	ldr	r3, [pc, #344]	; (8002db8 <MX_ADC1_Init+0x188>)
 8002c60:	2280      	movs	r2, #128	; 0x80
 8002c62:	0392      	lsls	r2, r2, #14
 8002c64:	611a      	str	r2, [r3, #16]
	hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8002c66:	4b54      	ldr	r3, [pc, #336]	; (8002db8 <MX_ADC1_Init+0x188>)
 8002c68:	2204      	movs	r2, #4
 8002c6a:	615a      	str	r2, [r3, #20]
	hadc1.Init.LowPowerAutoWait = DISABLE;
 8002c6c:	4b52      	ldr	r3, [pc, #328]	; (8002db8 <MX_ADC1_Init+0x188>)
 8002c6e:	2200      	movs	r2, #0
 8002c70:	761a      	strb	r2, [r3, #24]
	hadc1.Init.LowPowerAutoPowerOff = DISABLE;
 8002c72:	4b51      	ldr	r3, [pc, #324]	; (8002db8 <MX_ADC1_Init+0x188>)
 8002c74:	2200      	movs	r2, #0
 8002c76:	765a      	strb	r2, [r3, #25]
	hadc1.Init.ContinuousConvMode = ENABLE;
 8002c78:	4b4f      	ldr	r3, [pc, #316]	; (8002db8 <MX_ADC1_Init+0x188>)
 8002c7a:	2201      	movs	r2, #1
 8002c7c:	769a      	strb	r2, [r3, #26]
	hadc1.Init.NbrOfConversion = 7;
 8002c7e:	4b4e      	ldr	r3, [pc, #312]	; (8002db8 <MX_ADC1_Init+0x188>)
 8002c80:	2207      	movs	r2, #7
 8002c82:	61da      	str	r2, [r3, #28]
	hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8002c84:	4b4c      	ldr	r3, [pc, #304]	; (8002db8 <MX_ADC1_Init+0x188>)
 8002c86:	2200      	movs	r2, #0
 8002c88:	625a      	str	r2, [r3, #36]	; 0x24
	hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8002c8a:	4b4b      	ldr	r3, [pc, #300]	; (8002db8 <MX_ADC1_Init+0x188>)
 8002c8c:	2200      	movs	r2, #0
 8002c8e:	629a      	str	r2, [r3, #40]	; 0x28
	hadc1.Init.DMAContinuousRequests = DISABLE;
 8002c90:	4b49      	ldr	r3, [pc, #292]	; (8002db8 <MX_ADC1_Init+0x188>)
 8002c92:	222c      	movs	r2, #44	; 0x2c
 8002c94:	2100      	movs	r1, #0
 8002c96:	5499      	strb	r1, [r3, r2]
	hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8002c98:	4b47      	ldr	r3, [pc, #284]	; (8002db8 <MX_ADC1_Init+0x188>)
 8002c9a:	2200      	movs	r2, #0
 8002c9c:	631a      	str	r2, [r3, #48]	; 0x30
	hadc1.Init.SamplingTimeCommon1 = ADC_SAMPLETIME_160CYCLES_5;
 8002c9e:	4b46      	ldr	r3, [pc, #280]	; (8002db8 <MX_ADC1_Init+0x188>)
 8002ca0:	2207      	movs	r2, #7
 8002ca2:	635a      	str	r2, [r3, #52]	; 0x34
	hadc1.Init.SamplingTimeCommon2 = ADC_SAMPLETIME_160CYCLES_5;
 8002ca4:	4b44      	ldr	r3, [pc, #272]	; (8002db8 <MX_ADC1_Init+0x188>)
 8002ca6:	2207      	movs	r2, #7
 8002ca8:	639a      	str	r2, [r3, #56]	; 0x38
	hadc1.Init.OversamplingMode = DISABLE;
 8002caa:	4b43      	ldr	r3, [pc, #268]	; (8002db8 <MX_ADC1_Init+0x188>)
 8002cac:	223c      	movs	r2, #60	; 0x3c
 8002cae:	2100      	movs	r1, #0
 8002cb0:	5499      	strb	r1, [r3, r2]
	hadc1.Init.TriggerFrequencyMode = ADC_TRIGGER_FREQ_HIGH;
 8002cb2:	4b41      	ldr	r3, [pc, #260]	; (8002db8 <MX_ADC1_Init+0x188>)
 8002cb4:	2200      	movs	r2, #0
 8002cb6:	64da      	str	r2, [r3, #76]	; 0x4c
	if (HAL_ADC_Init(&hadc1) != HAL_OK) {
 8002cb8:	4b3f      	ldr	r3, [pc, #252]	; (8002db8 <MX_ADC1_Init+0x188>)
 8002cba:	0018      	movs	r0, r3
 8002cbc:	f001 f9d2 	bl	8004064 <HAL_ADC_Init>
 8002cc0:	1e03      	subs	r3, r0, #0
 8002cc2:	d001      	beq.n	8002cc8 <MX_ADC1_Init+0x98>
		Error_Handler();
 8002cc4:	f000 f8a6 	bl	8002e14 <Error_Handler>
	}

	/** Configure Regular Channel
	 */
	sConfig.Channel = ADC_CHANNEL_0;
 8002cc8:	1d3b      	adds	r3, r7, #4
 8002cca:	2201      	movs	r2, #1
 8002ccc:	601a      	str	r2, [r3, #0]
	sConfig.Rank = ADC_REGULAR_RANK_1;
 8002cce:	1d3b      	adds	r3, r7, #4
 8002cd0:	2200      	movs	r2, #0
 8002cd2:	605a      	str	r2, [r3, #4]
	sConfig.SamplingTime = ADC_SAMPLINGTIME_COMMON_1;
 8002cd4:	1d3b      	adds	r3, r7, #4
 8002cd6:	2200      	movs	r2, #0
 8002cd8:	609a      	str	r2, [r3, #8]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK) {
 8002cda:	1d3a      	adds	r2, r7, #4
 8002cdc:	4b36      	ldr	r3, [pc, #216]	; (8002db8 <MX_ADC1_Init+0x188>)
 8002cde:	0011      	movs	r1, r2
 8002ce0:	0018      	movs	r0, r3
 8002ce2:	f001 fc05 	bl	80044f0 <HAL_ADC_ConfigChannel>
 8002ce6:	1e03      	subs	r3, r0, #0
 8002ce8:	d001      	beq.n	8002cee <MX_ADC1_Init+0xbe>
		Error_Handler();
 8002cea:	f000 f893 	bl	8002e14 <Error_Handler>
	}

	/** Configure Regular Channel
	 */
	sConfig.Channel = ADC_CHANNEL_1;
 8002cee:	1d3b      	adds	r3, r7, #4
 8002cf0:	4a33      	ldr	r2, [pc, #204]	; (8002dc0 <MX_ADC1_Init+0x190>)
 8002cf2:	601a      	str	r2, [r3, #0]
	sConfig.Rank = ADC_REGULAR_RANK_2;
 8002cf4:	1d3b      	adds	r3, r7, #4
 8002cf6:	2204      	movs	r2, #4
 8002cf8:	605a      	str	r2, [r3, #4]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK) {
 8002cfa:	1d3a      	adds	r2, r7, #4
 8002cfc:	4b2e      	ldr	r3, [pc, #184]	; (8002db8 <MX_ADC1_Init+0x188>)
 8002cfe:	0011      	movs	r1, r2
 8002d00:	0018      	movs	r0, r3
 8002d02:	f001 fbf5 	bl	80044f0 <HAL_ADC_ConfigChannel>
 8002d06:	1e03      	subs	r3, r0, #0
 8002d08:	d001      	beq.n	8002d0e <MX_ADC1_Init+0xde>
		Error_Handler();
 8002d0a:	f000 f883 	bl	8002e14 <Error_Handler>
	}

	/** Configure Regular Channel
	 */
	sConfig.Channel = ADC_CHANNEL_2;
 8002d0e:	1d3b      	adds	r3, r7, #4
 8002d10:	4a2c      	ldr	r2, [pc, #176]	; (8002dc4 <MX_ADC1_Init+0x194>)
 8002d12:	601a      	str	r2, [r3, #0]
	sConfig.Rank = ADC_REGULAR_RANK_3;
 8002d14:	1d3b      	adds	r3, r7, #4
 8002d16:	2208      	movs	r2, #8
 8002d18:	605a      	str	r2, [r3, #4]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK) {
 8002d1a:	1d3a      	adds	r2, r7, #4
 8002d1c:	4b26      	ldr	r3, [pc, #152]	; (8002db8 <MX_ADC1_Init+0x188>)
 8002d1e:	0011      	movs	r1, r2
 8002d20:	0018      	movs	r0, r3
 8002d22:	f001 fbe5 	bl	80044f0 <HAL_ADC_ConfigChannel>
 8002d26:	1e03      	subs	r3, r0, #0
 8002d28:	d001      	beq.n	8002d2e <MX_ADC1_Init+0xfe>
		Error_Handler();
 8002d2a:	f000 f873 	bl	8002e14 <Error_Handler>
	}

	/** Configure Regular Channel
	 */
	sConfig.Channel = ADC_CHANNEL_4;
 8002d2e:	1d3b      	adds	r3, r7, #4
 8002d30:	4a25      	ldr	r2, [pc, #148]	; (8002dc8 <MX_ADC1_Init+0x198>)
 8002d32:	601a      	str	r2, [r3, #0]
	sConfig.Rank = ADC_REGULAR_RANK_4;
 8002d34:	1d3b      	adds	r3, r7, #4
 8002d36:	220c      	movs	r2, #12
 8002d38:	605a      	str	r2, [r3, #4]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK) {
 8002d3a:	1d3a      	adds	r2, r7, #4
 8002d3c:	4b1e      	ldr	r3, [pc, #120]	; (8002db8 <MX_ADC1_Init+0x188>)
 8002d3e:	0011      	movs	r1, r2
 8002d40:	0018      	movs	r0, r3
 8002d42:	f001 fbd5 	bl	80044f0 <HAL_ADC_ConfigChannel>
 8002d46:	1e03      	subs	r3, r0, #0
 8002d48:	d001      	beq.n	8002d4e <MX_ADC1_Init+0x11e>
		Error_Handler();
 8002d4a:	f000 f863 	bl	8002e14 <Error_Handler>
	}

	/** Configure Regular Channel
	 */
	sConfig.Channel = ADC_CHANNEL_5;
 8002d4e:	1d3b      	adds	r3, r7, #4
 8002d50:	4a1e      	ldr	r2, [pc, #120]	; (8002dcc <MX_ADC1_Init+0x19c>)
 8002d52:	601a      	str	r2, [r3, #0]
	sConfig.Rank = ADC_REGULAR_RANK_5;
 8002d54:	1d3b      	adds	r3, r7, #4
 8002d56:	2210      	movs	r2, #16
 8002d58:	605a      	str	r2, [r3, #4]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK) {
 8002d5a:	1d3a      	adds	r2, r7, #4
 8002d5c:	4b16      	ldr	r3, [pc, #88]	; (8002db8 <MX_ADC1_Init+0x188>)
 8002d5e:	0011      	movs	r1, r2
 8002d60:	0018      	movs	r0, r3
 8002d62:	f001 fbc5 	bl	80044f0 <HAL_ADC_ConfigChannel>
 8002d66:	1e03      	subs	r3, r0, #0
 8002d68:	d001      	beq.n	8002d6e <MX_ADC1_Init+0x13e>
		Error_Handler();
 8002d6a:	f000 f853 	bl	8002e14 <Error_Handler>
	}

	/** Configure Regular Channel
	 */
	sConfig.Channel = ADC_CHANNEL_6;
 8002d6e:	1d3b      	adds	r3, r7, #4
 8002d70:	4a17      	ldr	r2, [pc, #92]	; (8002dd0 <MX_ADC1_Init+0x1a0>)
 8002d72:	601a      	str	r2, [r3, #0]
	sConfig.Rank = ADC_REGULAR_RANK_6;
 8002d74:	1d3b      	adds	r3, r7, #4
 8002d76:	2214      	movs	r2, #20
 8002d78:	605a      	str	r2, [r3, #4]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK) {
 8002d7a:	1d3a      	adds	r2, r7, #4
 8002d7c:	4b0e      	ldr	r3, [pc, #56]	; (8002db8 <MX_ADC1_Init+0x188>)
 8002d7e:	0011      	movs	r1, r2
 8002d80:	0018      	movs	r0, r3
 8002d82:	f001 fbb5 	bl	80044f0 <HAL_ADC_ConfigChannel>
 8002d86:	1e03      	subs	r3, r0, #0
 8002d88:	d001      	beq.n	8002d8e <MX_ADC1_Init+0x15e>
		Error_Handler();
 8002d8a:	f000 f843 	bl	8002e14 <Error_Handler>
	}

	/** Configure Regular Channel
	 */
	sConfig.Channel = ADC_CHANNEL_TEMPSENSOR;
 8002d8e:	1d3b      	adds	r3, r7, #4
 8002d90:	4a10      	ldr	r2, [pc, #64]	; (8002dd4 <MX_ADC1_Init+0x1a4>)
 8002d92:	601a      	str	r2, [r3, #0]
	sConfig.Rank = ADC_REGULAR_RANK_7;
 8002d94:	1d3b      	adds	r3, r7, #4
 8002d96:	2218      	movs	r2, #24
 8002d98:	605a      	str	r2, [r3, #4]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK) {
 8002d9a:	1d3a      	adds	r2, r7, #4
 8002d9c:	4b06      	ldr	r3, [pc, #24]	; (8002db8 <MX_ADC1_Init+0x188>)
 8002d9e:	0011      	movs	r1, r2
 8002da0:	0018      	movs	r0, r3
 8002da2:	f001 fba5 	bl	80044f0 <HAL_ADC_ConfigChannel>
 8002da6:	1e03      	subs	r3, r0, #0
 8002da8:	d001      	beq.n	8002dae <MX_ADC1_Init+0x17e>
		Error_Handler();
 8002daa:	f000 f833 	bl	8002e14 <Error_Handler>
	}
	/* USER CODE BEGIN ADC1_Init 2 */

	/* USER CODE END ADC1_Init 2 */

}
 8002dae:	46c0      	nop			; (mov r8, r8)
 8002db0:	46bd      	mov	sp, r7
 8002db2:	b004      	add	sp, #16
 8002db4:	bd80      	pop	{r7, pc}
 8002db6:	46c0      	nop			; (mov r8, r8)
 8002db8:	2000008c 	.word	0x2000008c
 8002dbc:	40012400 	.word	0x40012400
 8002dc0:	04000002 	.word	0x04000002
 8002dc4:	08000004 	.word	0x08000004
 8002dc8:	10000010 	.word	0x10000010
 8002dcc:	14000020 	.word	0x14000020
 8002dd0:	18000040 	.word	0x18000040
 8002dd4:	b0001000 	.word	0xb0001000

08002dd8 <MX_DMA_Init>:
}

/**
 * Enable DMA controller clock
 */
static void MX_DMA_Init(void) {
 8002dd8:	b580      	push	{r7, lr}
 8002dda:	b082      	sub	sp, #8
 8002ddc:	af00      	add	r7, sp, #0

	/* DMA controller clock enable */
	__HAL_RCC_DMA1_CLK_ENABLE();
 8002dde:	4b0c      	ldr	r3, [pc, #48]	; (8002e10 <MX_DMA_Init+0x38>)
 8002de0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002de2:	4b0b      	ldr	r3, [pc, #44]	; (8002e10 <MX_DMA_Init+0x38>)
 8002de4:	2101      	movs	r1, #1
 8002de6:	430a      	orrs	r2, r1
 8002de8:	639a      	str	r2, [r3, #56]	; 0x38
 8002dea:	4b09      	ldr	r3, [pc, #36]	; (8002e10 <MX_DMA_Init+0x38>)
 8002dec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002dee:	2201      	movs	r2, #1
 8002df0:	4013      	ands	r3, r2
 8002df2:	607b      	str	r3, [r7, #4]
 8002df4:	687b      	ldr	r3, [r7, #4]

	/* DMA interrupt init */
	/* DMA1_Channel1_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8002df6:	2200      	movs	r2, #0
 8002df8:	2100      	movs	r1, #0
 8002dfa:	2009      	movs	r0, #9
 8002dfc:	f001 ff10 	bl	8004c20 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8002e00:	2009      	movs	r0, #9
 8002e02:	f001 ff22 	bl	8004c4a <HAL_NVIC_EnableIRQ>

}
 8002e06:	46c0      	nop			; (mov r8, r8)
 8002e08:	46bd      	mov	sp, r7
 8002e0a:	b002      	add	sp, #8
 8002e0c:	bd80      	pop	{r7, pc}
 8002e0e:	46c0      	nop			; (mov r8, r8)
 8002e10:	40021000 	.word	0x40021000

08002e14 <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 8002e14:	b580      	push	{r7, lr}
 8002e16:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002e18:	b672      	cpsid	i
}
 8002e1a:	46c0      	nop			; (mov r8, r8)
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8002e1c:	e7fe      	b.n	8002e1c <Error_Handler+0x8>
	...

08002e20 <max4003_get_dbm>:
 *  Created on: Sep 29, 2022
 *      Author: sigmadev
 */
#include "max4003.h"

uint8_t max4003_get_dbm( MAX4003_t *mx,uint16_t value) {
 8002e20:	b580      	push	{r7, lr}
 8002e22:	b084      	sub	sp, #16
 8002e24:	af00      	add	r7, sp, #0
 8002e26:	6078      	str	r0, [r7, #4]
 8002e28:	000a      	movs	r2, r1
 8002e2a:	1cbb      	adds	r3, r7, #2
 8002e2c:	801a      	strh	r2, [r3, #0]
	float m;
	float b;
	 m = (float) ( MAX4003_DBM_MAX -  MAX4003_DBM_MIN)
			/ (float) (mx->max - mx->min);
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	881b      	ldrh	r3, [r3, #0]
 8002e32:	001a      	movs	r2, r3
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	885b      	ldrh	r3, [r3, #2]
 8002e38:	1ad3      	subs	r3, r2, r3
 8002e3a:	0018      	movs	r0, r3
 8002e3c:	f7fe f8b8 	bl	8000fb0 <__aeabi_i2f>
 8002e40:	1c03      	adds	r3, r0, #0
	 m = (float) ( MAX4003_DBM_MAX -  MAX4003_DBM_MIN)
 8002e42:	1c19      	adds	r1, r3, #0
 8002e44:	481f      	ldr	r0, [pc, #124]	; (8002ec4 <max4003_get_dbm+0xa4>)
 8002e46:	f7fd fbe1 	bl	800060c <__aeabi_fdiv>
 8002e4a:	1c03      	adds	r3, r0, #0
 8002e4c:	60fb      	str	r3, [r7, #12]
	 b =  MAX4003_DBM_MAX -mx->max * m;
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	881b      	ldrh	r3, [r3, #0]
 8002e52:	0018      	movs	r0, r3
 8002e54:	f7fe f8ac 	bl	8000fb0 <__aeabi_i2f>
 8002e58:	1c03      	adds	r3, r0, #0
 8002e5a:	68f9      	ldr	r1, [r7, #12]
 8002e5c:	1c18      	adds	r0, r3, #0
 8002e5e:	f7fd fd9d 	bl	800099c <__aeabi_fmul>
 8002e62:	1c03      	adds	r3, r0, #0
 8002e64:	1c19      	adds	r1, r3, #0
 8002e66:	2000      	movs	r0, #0
 8002e68:	f7fd febe 	bl	8000be8 <__aeabi_fsub>
 8002e6c:	1c03      	adds	r3, r0, #0
 8002e6e:	60bb      	str	r3, [r7, #8]

	if (value > mx->max) {
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	881b      	ldrh	r3, [r3, #0]
 8002e74:	1cba      	adds	r2, r7, #2
 8002e76:	8812      	ldrh	r2, [r2, #0]
 8002e78:	429a      	cmp	r2, r3
 8002e7a:	d901      	bls.n	8002e80 <max4003_get_dbm+0x60>
		return  MAX4003_DBM_MAX;
 8002e7c:	2300      	movs	r3, #0
 8002e7e:	e01d      	b.n	8002ebc <max4003_get_dbm+0x9c>
	} else if (value < mx->min) {
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	885b      	ldrh	r3, [r3, #2]
 8002e84:	1cba      	adds	r2, r7, #2
 8002e86:	8812      	ldrh	r2, [r2, #0]
 8002e88:	429a      	cmp	r2, r3
 8002e8a:	d201      	bcs.n	8002e90 <max4003_get_dbm+0x70>
		return  MAX4003_DBM_MIN;
 8002e8c:	23e2      	movs	r3, #226	; 0xe2
 8002e8e:	e015      	b.n	8002ebc <max4003_get_dbm+0x9c>
	}
	return (int8_t) (m * (float) value + b);
 8002e90:	1cbb      	adds	r3, r7, #2
 8002e92:	881b      	ldrh	r3, [r3, #0]
 8002e94:	0018      	movs	r0, r3
 8002e96:	f7fe f8d9 	bl	800104c <__aeabi_ui2f>
 8002e9a:	1c03      	adds	r3, r0, #0
 8002e9c:	68f9      	ldr	r1, [r7, #12]
 8002e9e:	1c18      	adds	r0, r3, #0
 8002ea0:	f7fd fd7c 	bl	800099c <__aeabi_fmul>
 8002ea4:	1c03      	adds	r3, r0, #0
 8002ea6:	68b9      	ldr	r1, [r7, #8]
 8002ea8:	1c18      	adds	r0, r3, #0
 8002eaa:	f7fd fa11 	bl	80002d0 <__aeabi_fadd>
 8002eae:	1c03      	adds	r3, r0, #0
 8002eb0:	1c18      	adds	r0, r3, #0
 8002eb2:	f7fe f85d 	bl	8000f70 <__aeabi_f2iz>
 8002eb6:	0003      	movs	r3, r0
 8002eb8:	b25b      	sxtb	r3, r3
 8002eba:	b2db      	uxtb	r3, r3
}
 8002ebc:	0018      	movs	r0, r3
 8002ebe:	46bd      	mov	sp, r7
 8002ec0:	b004      	add	sp, #16
 8002ec2:	bd80      	pop	{r7, pc}
 8002ec4:	41f00000 	.word	0x41f00000

08002ec8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002ec8:	b580      	push	{r7, lr}
 8002eca:	b082      	sub	sp, #8
 8002ecc:	af00      	add	r7, sp, #0
 8002ece:	0002      	movs	r2, r0
 8002ed0:	1dfb      	adds	r3, r7, #7
 8002ed2:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8002ed4:	1dfb      	adds	r3, r7, #7
 8002ed6:	781b      	ldrb	r3, [r3, #0]
 8002ed8:	2b7f      	cmp	r3, #127	; 0x7f
 8002eda:	d809      	bhi.n	8002ef0 <__NVIC_EnableIRQ+0x28>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002edc:	1dfb      	adds	r3, r7, #7
 8002ede:	781b      	ldrb	r3, [r3, #0]
 8002ee0:	001a      	movs	r2, r3
 8002ee2:	231f      	movs	r3, #31
 8002ee4:	401a      	ands	r2, r3
 8002ee6:	4b04      	ldr	r3, [pc, #16]	; (8002ef8 <__NVIC_EnableIRQ+0x30>)
 8002ee8:	2101      	movs	r1, #1
 8002eea:	4091      	lsls	r1, r2
 8002eec:	000a      	movs	r2, r1
 8002eee:	601a      	str	r2, [r3, #0]
    __COMPILER_BARRIER();
  }
}
 8002ef0:	46c0      	nop			; (mov r8, r8)
 8002ef2:	46bd      	mov	sp, r7
 8002ef4:	b002      	add	sp, #8
 8002ef6:	bd80      	pop	{r7, pc}
 8002ef8:	e000e100 	.word	0xe000e100

08002efc <module_init>:
 *      Author: sigmadev
 */

#include <module.h>

void  module_init(Module_t* module ,Function_t funcion, Id_t id){
 8002efc:	b580      	push	{r7, lr}
 8002efe:	b082      	sub	sp, #8
 8002f00:	af00      	add	r7, sp, #0
 8002f02:	6078      	str	r0, [r7, #4]
 8002f04:	0008      	movs	r0, r1
 8002f06:	0011      	movs	r1, r2
 8002f08:	1cfb      	adds	r3, r7, #3
 8002f0a:	1c02      	adds	r2, r0, #0
 8002f0c:	701a      	strb	r2, [r3, #0]
 8002f0e:	1cbb      	adds	r3, r7, #2
 8002f10:	1c0a      	adds	r2, r1, #0
 8002f12:	701a      	strb	r2, [r3, #0]
module->function = funcion;
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	1cfa      	adds	r2, r7, #3
 8002f18:	7812      	ldrb	r2, [r2, #0]
 8002f1a:	765a      	strb	r2, [r3, #25]
module->id = id;
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	1cba      	adds	r2, r7, #2
 8002f20:	7812      	ldrb	r2, [r2, #0]
 8002f22:	761a      	strb	r2, [r3, #24]
module->att = 0;
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	2200      	movs	r2, #0
 8002f28:	701a      	strb	r2, [r3, #0]
module->gain =   0;
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	2200      	movs	r2, #0
 8002f2e:	705a      	strb	r2, [r3, #1]
module->pin = 0;
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	2200      	movs	r2, #0
 8002f34:	715a      	strb	r2, [r3, #5]
module->pout = 0;
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	2200      	movs	r2, #0
 8002f3a:	709a      	strb	r2, [r3, #2]
module->temperature = 0;
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	2200      	movs	r2, #0
 8002f40:	60da      	str	r2, [r3, #12]
module->state = true;
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	2201      	movs	r2, #1
 8002f46:	721a      	strb	r2, [r3, #8]
module_sample_timer3_init();
 8002f48:	f000 f85c 	bl	8003004 <module_sample_timer3_init>
pa_on();
 8002f4c:	23a0      	movs	r3, #160	; 0xa0
 8002f4e:	05db      	lsls	r3, r3, #23
 8002f50:	695a      	ldr	r2, [r3, #20]
 8002f52:	23a0      	movs	r3, #160	; 0xa0
 8002f54:	05db      	lsls	r3, r3, #23
 8002f56:	2108      	movs	r1, #8
 8002f58:	430a      	orrs	r2, r1
 8002f5a:	615a      	str	r2, [r3, #20]

/* PA3  PA_HAB as output - ENABLE - DISABLE PA */
SET_BIT(GPIOA->MODER, GPIO_MODER_MODE3_0);
 8002f5c:	23a0      	movs	r3, #160	; 0xa0
 8002f5e:	05db      	lsls	r3, r3, #23
 8002f60:	681a      	ldr	r2, [r3, #0]
 8002f62:	23a0      	movs	r3, #160	; 0xa0
 8002f64:	05db      	lsls	r3, r3, #23
 8002f66:	2140      	movs	r1, #64	; 0x40
 8002f68:	430a      	orrs	r2, r1
 8002f6a:	601a      	str	r2, [r3, #0]
CLEAR_BIT(GPIOA->MODER, GPIO_MODER_MODE3_1);
 8002f6c:	23a0      	movs	r3, #160	; 0xa0
 8002f6e:	05db      	lsls	r3, r3, #23
 8002f70:	681a      	ldr	r2, [r3, #0]
 8002f72:	23a0      	movs	r3, #160	; 0xa0
 8002f74:	05db      	lsls	r3, r3, #23
 8002f76:	2180      	movs	r1, #128	; 0x80
 8002f78:	438a      	bics	r2, r1
 8002f7a:	601a      	str	r2, [r3, #0]

}
 8002f7c:	46c0      	nop			; (mov r8, r8)
 8002f7e:	46bd      	mov	sp, r7
 8002f80:	b002      	add	sp, #8
 8002f82:	bd80      	pop	{r7, pc}

08002f84 <module_vswr_calc>:

float module_vswr_calc(int8_t pf, int8_t pr){
 8002f84:	b590      	push	{r4, r7, lr}
 8002f86:	b087      	sub	sp, #28
 8002f88:	af00      	add	r7, sp, #0
 8002f8a:	0002      	movs	r2, r0
 8002f8c:	1dfb      	adds	r3, r7, #7
 8002f8e:	701a      	strb	r2, [r3, #0]
 8002f90:	1dbb      	adds	r3, r7, #6
 8002f92:	1c0a      	adds	r2, r1, #0
 8002f94:	701a      	strb	r2, [r3, #0]
	float den;
	float num;
	float factor;
	float result;

	factor = (float) pf/ (float) pr;
 8002f96:	1dfb      	adds	r3, r7, #7
 8002f98:	781b      	ldrb	r3, [r3, #0]
 8002f9a:	b25b      	sxtb	r3, r3
 8002f9c:	0018      	movs	r0, r3
 8002f9e:	f7fe f807 	bl	8000fb0 <__aeabi_i2f>
 8002fa2:	1c04      	adds	r4, r0, #0
 8002fa4:	1dbb      	adds	r3, r7, #6
 8002fa6:	781b      	ldrb	r3, [r3, #0]
 8002fa8:	b25b      	sxtb	r3, r3
 8002faa:	0018      	movs	r0, r3
 8002fac:	f7fe f800 	bl	8000fb0 <__aeabi_i2f>
 8002fb0:	1c03      	adds	r3, r0, #0
 8002fb2:	1c19      	adds	r1, r3, #0
 8002fb4:	1c20      	adds	r0, r4, #0
 8002fb6:	f7fd fb29 	bl	800060c <__aeabi_fdiv>
 8002fba:	1c03      	adds	r3, r0, #0
 8002fbc:	617b      	str	r3, [r7, #20]
	den  = 1.0f + sqrtf(factor);
 8002fbe:	697b      	ldr	r3, [r7, #20]
 8002fc0:	1c18      	adds	r0, r3, #0
 8002fc2:	f003 fcd5 	bl	8006970 <sqrtf>
 8002fc6:	1c03      	adds	r3, r0, #0
 8002fc8:	21fe      	movs	r1, #254	; 0xfe
 8002fca:	0589      	lsls	r1, r1, #22
 8002fcc:	1c18      	adds	r0, r3, #0
 8002fce:	f7fd f97f 	bl	80002d0 <__aeabi_fadd>
 8002fd2:	1c03      	adds	r3, r0, #0
 8002fd4:	613b      	str	r3, [r7, #16]
	num = 1.0f - sqrtf(factor);
 8002fd6:	697b      	ldr	r3, [r7, #20]
 8002fd8:	1c18      	adds	r0, r3, #0
 8002fda:	f003 fcc9 	bl	8006970 <sqrtf>
 8002fde:	1c03      	adds	r3, r0, #0
 8002fe0:	1c19      	adds	r1, r3, #0
 8002fe2:	20fe      	movs	r0, #254	; 0xfe
 8002fe4:	0580      	lsls	r0, r0, #22
 8002fe6:	f7fd fdff 	bl	8000be8 <__aeabi_fsub>
 8002fea:	1c03      	adds	r3, r0, #0
 8002fec:	60fb      	str	r3, [r7, #12]
	result = den / num;
 8002fee:	68f9      	ldr	r1, [r7, #12]
 8002ff0:	6938      	ldr	r0, [r7, #16]
 8002ff2:	f7fd fb0b 	bl	800060c <__aeabi_fdiv>
 8002ff6:	1c03      	adds	r3, r0, #0
 8002ff8:	60bb      	str	r3, [r7, #8]
	return result;
 8002ffa:	68bb      	ldr	r3, [r7, #8]
}
 8002ffc:	1c18      	adds	r0, r3, #0
 8002ffe:	46bd      	mov	sp, r7
 8003000:	b007      	add	sp, #28
 8003002:	bd90      	pop	{r4, r7, pc}

08003004 <module_sample_timer3_init>:

void module_sample_timer3_init() {
 8003004:	b580      	push	{r7, lr}
 8003006:	af00      	add	r7, sp, #0
	/*enable clock access to timer 2 */
	SET_BIT(RCC->APBENR1, RCC_APBENR1_TIM3EN);
 8003008:	4b16      	ldr	r3, [pc, #88]	; (8003064 <module_sample_timer3_init+0x60>)
 800300a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800300c:	4b15      	ldr	r3, [pc, #84]	; (8003064 <module_sample_timer3_init+0x60>)
 800300e:	2102      	movs	r1, #2
 8003010:	430a      	orrs	r2, r1
 8003012:	63da      	str	r2, [r3, #60]	; 0x3c
	/*set preescaler value */
	TIM3->PSC = 6400 - 1; // 64 000 000 / 64 00 = 1 000 000
 8003014:	4b14      	ldr	r3, [pc, #80]	; (8003068 <module_sample_timer3_init+0x64>)
 8003016:	4a15      	ldr	r2, [pc, #84]	; (800306c <module_sample_timer3_init+0x68>)
 8003018:	629a      	str	r2, [r3, #40]	; 0x28
	/* set auto-reload */
	TIM3->ARR = 10000 - 1; // 1 000  000 /
 800301a:	4b13      	ldr	r3, [pc, #76]	; (8003068 <module_sample_timer3_init+0x64>)
 800301c:	4a14      	ldr	r2, [pc, #80]	; (8003070 <module_sample_timer3_init+0x6c>)
 800301e:	62da      	str	r2, [r3, #44]	; 0x2c
	SET_BIT(TIM3->CR1, TIM_CR1_ARPE);
 8003020:	4b11      	ldr	r3, [pc, #68]	; (8003068 <module_sample_timer3_init+0x64>)
 8003022:	681a      	ldr	r2, [r3, #0]
 8003024:	4b10      	ldr	r3, [pc, #64]	; (8003068 <module_sample_timer3_init+0x64>)
 8003026:	2180      	movs	r1, #128	; 0x80
 8003028:	430a      	orrs	r2, r1
 800302a:	601a      	str	r2, [r3, #0]
	/* clear counter */
	TIM3->CNT = 0;
 800302c:	4b0e      	ldr	r3, [pc, #56]	; (8003068 <module_sample_timer3_init+0x64>)
 800302e:	2200      	movs	r2, #0
 8003030:	625a      	str	r2, [r3, #36]	; 0x24
	/*enable timer 3*/
	SET_BIT(TIM3->CR1, TIM_CR1_CEN);
 8003032:	4b0d      	ldr	r3, [pc, #52]	; (8003068 <module_sample_timer3_init+0x64>)
 8003034:	681a      	ldr	r2, [r3, #0]
 8003036:	4b0c      	ldr	r3, [pc, #48]	; (8003068 <module_sample_timer3_init+0x64>)
 8003038:	2101      	movs	r1, #1
 800303a:	430a      	orrs	r2, r1
 800303c:	601a      	str	r2, [r3, #0]
	SET_BIT(TIM3->DIER, TIM_DIER_UIE);
 800303e:	4b0a      	ldr	r3, [pc, #40]	; (8003068 <module_sample_timer3_init+0x64>)
 8003040:	68da      	ldr	r2, [r3, #12]
 8003042:	4b09      	ldr	r3, [pc, #36]	; (8003068 <module_sample_timer3_init+0x64>)
 8003044:	2101      	movs	r1, #1
 8003046:	430a      	orrs	r2, r1
 8003048:	60da      	str	r2, [r3, #12]
	NVIC_EnableIRQ(TIM3_IRQn);
 800304a:	2010      	movs	r0, #16
 800304c:	f7ff ff3c 	bl	8002ec8 <__NVIC_EnableIRQ>
	CLEAR_BIT(TIM3->SR, TIM_SR_UIF);
 8003050:	4b05      	ldr	r3, [pc, #20]	; (8003068 <module_sample_timer3_init+0x64>)
 8003052:	691a      	ldr	r2, [r3, #16]
 8003054:	4b04      	ldr	r3, [pc, #16]	; (8003068 <module_sample_timer3_init+0x64>)
 8003056:	2101      	movs	r1, #1
 8003058:	438a      	bics	r2, r1
 800305a:	611a      	str	r2, [r3, #16]
}
 800305c:	46c0      	nop			; (mov r8, r8)
 800305e:	46bd      	mov	sp, r7
 8003060:	bd80      	pop	{r7, pc}
 8003062:	46c0      	nop			; (mov r8, r8)
 8003064:	40021000 	.word	0x40021000
 8003068:	40000400 	.word	0x40000400
 800306c:	000018ff 	.word	0x000018ff
 8003070:	0000270f 	.word	0x0000270f

08003074 <crc_get>:
 *  Created on: Sep 28, 2022
 *      Author: sigmadev
 */
#include "rs485.h"

uint16_t crc_get(uint8_t* buffer, uint8_t buff_len) {
 8003074:	b580      	push	{r7, lr}
 8003076:	b084      	sub	sp, #16
 8003078:	af00      	add	r7, sp, #0
 800307a:	6078      	str	r0, [r7, #4]
 800307c:	000a      	movs	r2, r1
 800307e:	1cfb      	adds	r3, r7, #3
 8003080:	701a      	strb	r2, [r3, #0]
	uint8_t b;
	uint8_t i;
	uint16_t generator = 0x1021; //divisor is 16bit
 8003082:	230a      	movs	r3, #10
 8003084:	18fb      	adds	r3, r7, r3
 8003086:	4a2b      	ldr	r2, [pc, #172]	; (8003134 <crc_get+0xc0>)
 8003088:	801a      	strh	r2, [r3, #0]
	uint16_t crc = 0;			 // CRC value is 16bit
 800308a:	230c      	movs	r3, #12
 800308c:	18fb      	adds	r3, r7, r3
 800308e:	2200      	movs	r2, #0
 8003090:	801a      	strh	r2, [r3, #0]

	for (b = 0; b < buff_len; b++) {
 8003092:	230f      	movs	r3, #15
 8003094:	18fb      	adds	r3, r7, r3
 8003096:	2200      	movs	r2, #0
 8003098:	701a      	strb	r2, [r3, #0]
 800309a:	e03d      	b.n	8003118 <crc_get+0xa4>
		crc ^= ((uint16_t) (buffer[b] << 8)); // move byte into MSB of 16bit CRC
 800309c:	230f      	movs	r3, #15
 800309e:	18fb      	adds	r3, r7, r3
 80030a0:	781b      	ldrb	r3, [r3, #0]
 80030a2:	687a      	ldr	r2, [r7, #4]
 80030a4:	18d3      	adds	r3, r2, r3
 80030a6:	781b      	ldrb	r3, [r3, #0]
 80030a8:	b29b      	uxth	r3, r3
 80030aa:	021b      	lsls	r3, r3, #8
 80030ac:	b299      	uxth	r1, r3
 80030ae:	220c      	movs	r2, #12
 80030b0:	18bb      	adds	r3, r7, r2
 80030b2:	18ba      	adds	r2, r7, r2
 80030b4:	8812      	ldrh	r2, [r2, #0]
 80030b6:	404a      	eors	r2, r1
 80030b8:	801a      	strh	r2, [r3, #0]
		for (i = 0; i < 8; i++) {
 80030ba:	230e      	movs	r3, #14
 80030bc:	18fb      	adds	r3, r7, r3
 80030be:	2200      	movs	r2, #0
 80030c0:	701a      	strb	r2, [r3, #0]
 80030c2:	e01e      	b.n	8003102 <crc_get+0x8e>
			if ((crc & 0x8000) != 0) // test for MSB = bit 15
 80030c4:	210c      	movs	r1, #12
 80030c6:	187b      	adds	r3, r7, r1
 80030c8:	2200      	movs	r2, #0
 80030ca:	5e9b      	ldrsh	r3, [r3, r2]
 80030cc:	2b00      	cmp	r3, #0
 80030ce:	da0c      	bge.n	80030ea <crc_get+0x76>
				crc = ((uint16_t) ((crc << 1) ^ generator));
 80030d0:	187b      	adds	r3, r7, r1
 80030d2:	881b      	ldrh	r3, [r3, #0]
 80030d4:	005b      	lsls	r3, r3, #1
 80030d6:	b21a      	sxth	r2, r3
 80030d8:	230a      	movs	r3, #10
 80030da:	18fb      	adds	r3, r7, r3
 80030dc:	2000      	movs	r0, #0
 80030de:	5e1b      	ldrsh	r3, [r3, r0]
 80030e0:	4053      	eors	r3, r2
 80030e2:	b21a      	sxth	r2, r3
 80030e4:	187b      	adds	r3, r7, r1
 80030e6:	801a      	strh	r2, [r3, #0]
 80030e8:	e005      	b.n	80030f6 <crc_get+0x82>
			else
				crc <<= 1;
 80030ea:	230c      	movs	r3, #12
 80030ec:	18fa      	adds	r2, r7, r3
 80030ee:	18fb      	adds	r3, r7, r3
 80030f0:	881b      	ldrh	r3, [r3, #0]
 80030f2:	18db      	adds	r3, r3, r3
 80030f4:	8013      	strh	r3, [r2, #0]
		for (i = 0; i < 8; i++) {
 80030f6:	210e      	movs	r1, #14
 80030f8:	187b      	adds	r3, r7, r1
 80030fa:	781a      	ldrb	r2, [r3, #0]
 80030fc:	187b      	adds	r3, r7, r1
 80030fe:	3201      	adds	r2, #1
 8003100:	701a      	strb	r2, [r3, #0]
 8003102:	230e      	movs	r3, #14
 8003104:	18fb      	adds	r3, r7, r3
 8003106:	781b      	ldrb	r3, [r3, #0]
 8003108:	2b07      	cmp	r3, #7
 800310a:	d9db      	bls.n	80030c4 <crc_get+0x50>
	for (b = 0; b < buff_len; b++) {
 800310c:	210f      	movs	r1, #15
 800310e:	187b      	adds	r3, r7, r1
 8003110:	781a      	ldrb	r2, [r3, #0]
 8003112:	187b      	adds	r3, r7, r1
 8003114:	3201      	adds	r2, #1
 8003116:	701a      	strb	r2, [r3, #0]
 8003118:	230f      	movs	r3, #15
 800311a:	18fa      	adds	r2, r7, r3
 800311c:	1cfb      	adds	r3, r7, #3
 800311e:	7812      	ldrb	r2, [r2, #0]
 8003120:	781b      	ldrb	r3, [r3, #0]
 8003122:	429a      	cmp	r2, r3
 8003124:	d3ba      	bcc.n	800309c <crc_get+0x28>
		}
	}
	return crc;
 8003126:	230c      	movs	r3, #12
 8003128:	18fb      	adds	r3, r7, r3
 800312a:	881b      	ldrh	r3, [r3, #0]
}
 800312c:	0018      	movs	r0, r3
 800312e:	46bd      	mov	sp, r7
 8003130:	b004      	add	sp, #16
 8003132:	bd80      	pop	{r7, pc}
 8003134:	00001021 	.word	0x00001021

08003138 <rs485_init>:


void rs485_init(RS485_t *r) {
 8003138:	b580      	push	{r7, lr}
 800313a:	b082      	sub	sp, #8
 800313c:	af00      	add	r7, sp, #0
 800313e:	6078      	str	r0, [r7, #4]
	r->len = 0;
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	2200      	movs	r2, #0
 8003144:	705a      	strb	r2, [r3, #1]
	r->status = DONE;
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	2207      	movs	r2, #7
 800314a:	721a      	strb	r2, [r3, #8]
	r->cmd = NONE;
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	2200      	movs	r2, #0
 8003150:	701a      	strb	r2, [r3, #0]

	/* PB5 DE485 as output  */
	SET_BIT(GPIOB->MODER, GPIO_MODER_MODE5_0);
 8003152:	4b08      	ldr	r3, [pc, #32]	; (8003174 <rs485_init+0x3c>)
 8003154:	681a      	ldr	r2, [r3, #0]
 8003156:	4b07      	ldr	r3, [pc, #28]	; (8003174 <rs485_init+0x3c>)
 8003158:	2180      	movs	r1, #128	; 0x80
 800315a:	00c9      	lsls	r1, r1, #3
 800315c:	430a      	orrs	r2, r1
 800315e:	601a      	str	r2, [r3, #0]
	CLEAR_BIT(GPIOB->MODER, GPIO_MODER_MODE5_1);
 8003160:	4b04      	ldr	r3, [pc, #16]	; (8003174 <rs485_init+0x3c>)
 8003162:	681a      	ldr	r2, [r3, #0]
 8003164:	4b03      	ldr	r3, [pc, #12]	; (8003174 <rs485_init+0x3c>)
 8003166:	4904      	ldr	r1, [pc, #16]	; (8003178 <rs485_init+0x40>)
 8003168:	400a      	ands	r2, r1
 800316a:	601a      	str	r2, [r3, #0]

}
 800316c:	46c0      	nop			; (mov r8, r8)
 800316e:	46bd      	mov	sp, r7
 8003170:	b002      	add	sp, #8
 8003172:	bd80      	pop	{r7, pc}
 8003174:	50000400 	.word	0x50000400
 8003178:	fffff7ff 	.word	0xfffff7ff

0800317c <rs485_check_frame>:
Rs485_status_t rs485_check_frame(RS485_t *r, UART1_t *u) {
 800317c:	b580      	push	{r7, lr}
 800317e:	b082      	sub	sp, #8
 8003180:	af00      	add	r7, sp, #0
 8003182:	6078      	str	r0, [r7, #4]
 8003184:	6039      	str	r1, [r7, #0]

	if (u->rx_count > (3 + 1 + 2)){
 8003186:	683b      	ldr	r3, [r7, #0]
 8003188:	7a1b      	ldrb	r3, [r3, #8]
 800318a:	2b06      	cmp	r3, #6
 800318c:	d915      	bls.n	80031ba <rs485_check_frame+0x3e>
		if (u->rx_buffer[0] == LTEL_START_MARK)
 800318e:	683b      	ldr	r3, [r7, #0]
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	781b      	ldrb	r3, [r3, #0]
 8003194:	227e      	movs	r2, #126	; 0x7e
 8003196:	4293      	cmp	r3, r2
 8003198:	d10d      	bne.n	80031b6 <rs485_check_frame+0x3a>
			if(u->rx_buffer[u->rx_count-1] == LTEL_END_MARK)
 800319a:	683b      	ldr	r3, [r7, #0]
 800319c:	681a      	ldr	r2, [r3, #0]
 800319e:	683b      	ldr	r3, [r7, #0]
 80031a0:	7a1b      	ldrb	r3, [r3, #8]
 80031a2:	3b01      	subs	r3, #1
 80031a4:	18d3      	adds	r3, r2, r3
 80031a6:	781b      	ldrb	r3, [r3, #0]
 80031a8:	227f      	movs	r2, #127	; 0x7f
 80031aa:	4293      	cmp	r3, r2
 80031ac:	d101      	bne.n	80031b2 <rs485_check_frame+0x36>
				return VALID_FRAME;
 80031ae:	2302      	movs	r3, #2
 80031b0:	e004      	b.n	80031bc <rs485_check_frame+0x40>
			else
				return START_READING;
 80031b2:	2301      	movs	r3, #1
 80031b4:	e002      	b.n	80031bc <rs485_check_frame+0x40>
		else
			return START_READING;
 80031b6:	2301      	movs	r3, #1
 80031b8:	e000      	b.n	80031bc <rs485_check_frame+0x40>
	}
	return  WAITING;
 80031ba:	2308      	movs	r3, #8
}
 80031bc:	0018      	movs	r0, r3
 80031be:	46bd      	mov	sp, r7
 80031c0:	b002      	add	sp, #8
 80031c2:	bd80      	pop	{r7, pc}

080031c4 <rs485_check_valid_module>:


Rs485_status_t  rs485_check_valid_module(UART1_t *uart1){
 80031c4:	b580      	push	{r7, lr}
 80031c6:	b084      	sub	sp, #16
 80031c8:	af00      	add	r7, sp, #0
 80031ca:	6078      	str	r0, [r7, #4]
if (uart1->rx_buffer[1] == POWER_AMPLIFIER) {
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	3301      	adds	r3, #1
 80031d2:	781b      	ldrb	r3, [r3, #0]
 80031d4:	2b09      	cmp	r3, #9
 80031d6:	d11e      	bne.n	8003216 <rs485_check_valid_module+0x52>
			if (uart1->rx_buffer[2] == ID8) {
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	3302      	adds	r3, #2
 80031de:	781b      	ldrb	r3, [r3, #0]
 80031e0:	2b08      	cmp	r3, #8
 80031e2:	d116      	bne.n	8003212 <rs485_check_valid_module+0x4e>
				for (int i = 3; i  < uart1->rx_count; i++)
 80031e4:	2303      	movs	r3, #3
 80031e6:	60fb      	str	r3, [r7, #12]
 80031e8:	e00c      	b.n	8003204 <rs485_check_valid_module+0x40>
					if (uart1->rx_buffer[i] == LTEL_END_MARK)
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	681a      	ldr	r2, [r3, #0]
 80031ee:	68fb      	ldr	r3, [r7, #12]
 80031f0:	18d3      	adds	r3, r2, r3
 80031f2:	781b      	ldrb	r3, [r3, #0]
 80031f4:	227f      	movs	r2, #127	; 0x7f
 80031f6:	4293      	cmp	r3, r2
 80031f8:	d101      	bne.n	80031fe <rs485_check_valid_module+0x3a>
						return   DATA_OK;
 80031fa:	2300      	movs	r3, #0
 80031fc:	e00e      	b.n	800321c <rs485_check_valid_module+0x58>
				for (int i = 3; i  < uart1->rx_count; i++)
 80031fe:	68fb      	ldr	r3, [r7, #12]
 8003200:	3301      	adds	r3, #1
 8003202:	60fb      	str	r3, [r7, #12]
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	7a1b      	ldrb	r3, [r3, #8]
 8003208:	001a      	movs	r2, r3
 800320a:	68fb      	ldr	r3, [r7, #12]
 800320c:	4293      	cmp	r3, r2
 800320e:	dbec      	blt.n	80031ea <rs485_check_valid_module+0x26>
 8003210:	e003      	b.n	800321a <rs485_check_valid_module+0x56>
			} else
				return   WRONG_MODULE_ID;
 8003212:	2305      	movs	r3, #5
 8003214:	e002      	b.n	800321c <rs485_check_valid_module+0x58>
		} else
			return  NO_VALID_MODULE;
 8003216:	2304      	movs	r3, #4
 8003218:	e000      	b.n	800321c <rs485_check_valid_module+0x58>
return NO_VALID_MODULE;
 800321a:	2304      	movs	r3, #4
}
 800321c:	0018      	movs	r0, r3
 800321e:	46bd      	mov	sp, r7
 8003220:	b004      	add	sp, #16
 8003222:	bd80      	pop	{r7, pc}

08003224 <rs485_set_query_frame>:

void rs485_set_query_frame(RS485_t *r, Module_t *module) {
 8003224:	b590      	push	{r4, r7, lr}
 8003226:	b085      	sub	sp, #20
 8003228:	af00      	add	r7, sp, #0
 800322a:	6078      	str	r0, [r7, #4]
 800322c:	6039      	str	r1, [r7, #0]

	uint8_t crc_frame[2];
	uint16_t crc;
	r->frame[0] = LTEL_START_MARK;
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	685b      	ldr	r3, [r3, #4]
 8003232:	227e      	movs	r2, #126	; 0x7e
 8003234:	701a      	strb	r2, [r3, #0]
	r->frame[1] = module->function;
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	685b      	ldr	r3, [r3, #4]
 800323a:	3301      	adds	r3, #1
 800323c:	683a      	ldr	r2, [r7, #0]
 800323e:	7e52      	ldrb	r2, [r2, #25]
 8003240:	701a      	strb	r2, [r3, #0]
	r->frame[2] = module->id;
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	685b      	ldr	r3, [r3, #4]
 8003246:	3302      	adds	r3, #2
 8003248:	683a      	ldr	r2, [r7, #0]
 800324a:	7e12      	ldrb	r2, [r2, #24]
 800324c:	701a      	strb	r2, [r3, #0]
	r->frame[3] = r->cmd;
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	685b      	ldr	r3, [r3, #4]
 8003252:	3303      	adds	r3, #3
 8003254:	687a      	ldr	r2, [r7, #4]
 8003256:	7812      	ldrb	r2, [r2, #0]
 8003258:	701a      	strb	r2, [r3, #0]

	if (module->function == LOW_NOISE_AMPLIFIER) {
 800325a:	683b      	ldr	r3, [r7, #0]
 800325c:	7e5b      	ldrb	r3, [r3, #25]
 800325e:	2b08      	cmp	r3, #8
 8003260:	d000      	beq.n	8003264 <rs485_set_query_frame+0x40>
 8003262:	e085      	b.n	8003370 <rs485_set_query_frame+0x14c>
		switch (r->cmd) {
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	781b      	ldrb	r3, [r3, #0]
 8003268:	2b11      	cmp	r3, #17
 800326a:	d002      	beq.n	8003272 <rs485_set_query_frame+0x4e>
 800326c:	2b12      	cmp	r3, #18
 800326e:	d02a      	beq.n	80032c6 <rs485_set_query_frame+0xa2>
 8003270:	e057      	b.n	8003322 <rs485_set_query_frame+0xfe>
		case QUERY_PARAMETER_LTEL:
			r->frame[4] = 0x00;
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	685b      	ldr	r3, [r3, #4]
 8003276:	3304      	adds	r3, #4
 8003278:	2200      	movs	r2, #0
 800327a:	701a      	strb	r2, [r3, #0]
			r->frame[5] = 0x05;
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	685b      	ldr	r3, [r3, #4]
 8003280:	3305      	adds	r3, #5
 8003282:	2205      	movs	r2, #5
 8003284:	701a      	strb	r2, [r3, #0]
			r->frame[6] = 0x00;
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	685b      	ldr	r3, [r3, #4]
 800328a:	3306      	adds	r3, #6
 800328c:	2200      	movs	r2, #0
 800328e:	701a      	strb	r2, [r3, #0]
			r->frame[7] = module->att;
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	685b      	ldr	r3, [r3, #4]
 8003294:	3307      	adds	r3, #7
 8003296:	683a      	ldr	r2, [r7, #0]
 8003298:	7812      	ldrb	r2, [r2, #0]
 800329a:	701a      	strb	r2, [r3, #0]
			r->frame[8] = module->gain;
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	685b      	ldr	r3, [r3, #4]
 80032a0:	3308      	adds	r3, #8
 80032a2:	683a      	ldr	r2, [r7, #0]
 80032a4:	7852      	ldrb	r2, [r2, #1]
 80032a6:	701a      	strb	r2, [r3, #0]
			r->frame[9] = module->pout;
 80032a8:	683b      	ldr	r3, [r7, #0]
 80032aa:	2202      	movs	r2, #2
 80032ac:	569a      	ldrsb	r2, [r3, r2]
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	685b      	ldr	r3, [r3, #4]
 80032b2:	3309      	adds	r3, #9
 80032b4:	b2d2      	uxtb	r2, r2
 80032b6:	701a      	strb	r2, [r3, #0]
			r->frame[10] = module->voltage;
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	685b      	ldr	r3, [r3, #4]
 80032bc:	330a      	adds	r3, #10
 80032be:	683a      	ldr	r2, [r7, #0]
 80032c0:	7912      	ldrb	r2, [r2, #4]
 80032c2:	701a      	strb	r2, [r3, #0]
			break;
 80032c4:	e031      	b.n	800332a <rs485_set_query_frame+0x106>
		case QUERY_PARAMETER_SIGMA:
			r->frame[4] = 0x06;
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	685b      	ldr	r3, [r3, #4]
 80032ca:	3304      	adds	r3, #4
 80032cc:	2206      	movs	r2, #6
 80032ce:	701a      	strb	r2, [r3, #0]
			r->frame[5] = module->pout;
 80032d0:	683b      	ldr	r3, [r7, #0]
 80032d2:	2202      	movs	r2, #2
 80032d4:	569a      	ldrsb	r2, [r3, r2]
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	685b      	ldr	r3, [r3, #4]
 80032da:	3305      	adds	r3, #5
 80032dc:	b2d2      	uxtb	r2, r2
 80032de:	701a      	strb	r2, [r3, #0]
			r->frame[6] = module->att;
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	685b      	ldr	r3, [r3, #4]
 80032e4:	3306      	adds	r3, #6
 80032e6:	683a      	ldr	r2, [r7, #0]
 80032e8:	7812      	ldrb	r2, [r2, #0]
 80032ea:	701a      	strb	r2, [r3, #0]
			r->frame[7] = module->gain;
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	685b      	ldr	r3, [r3, #4]
 80032f0:	3307      	adds	r3, #7
 80032f2:	683a      	ldr	r2, [r7, #0]
 80032f4:	7852      	ldrb	r2, [r2, #1]
 80032f6:	701a      	strb	r2, [r3, #0]
			r->frame[8] = module->current;
 80032f8:	683b      	ldr	r3, [r7, #0]
 80032fa:	88da      	ldrh	r2, [r3, #6]
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	685b      	ldr	r3, [r3, #4]
 8003300:	3308      	adds	r3, #8
 8003302:	b2d2      	uxtb	r2, r2
 8003304:	701a      	strb	r2, [r3, #0]
			r->frame[9] = module->voltage;
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	685b      	ldr	r3, [r3, #4]
 800330a:	3309      	adds	r3, #9
 800330c:	683a      	ldr	r2, [r7, #0]
 800330e:	7912      	ldrb	r2, [r2, #4]
 8003310:	701a      	strb	r2, [r3, #0]
			r->frame[10] = module->pin;
 8003312:	683b      	ldr	r3, [r7, #0]
 8003314:	2205      	movs	r2, #5
 8003316:	569a      	ldrsb	r2, [r3, r2]
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	685b      	ldr	r3, [r3, #4]
 800331c:	330a      	adds	r3, #10
 800331e:	b2d2      	uxtb	r2, r2
 8003320:	701a      	strb	r2, [r3, #0]
		default:
			r->frame[0] = 0;
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	685b      	ldr	r3, [r3, #4]
 8003326:	2200      	movs	r2, #0
 8003328:	701a      	strb	r2, [r3, #0]
		}
		crc = crc_get(&(r->frame[1]), 10);
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	685b      	ldr	r3, [r3, #4]
 800332e:	3301      	adds	r3, #1
 8003330:	210a      	movs	r1, #10
 8003332:	0018      	movs	r0, r3
 8003334:	f7ff fe9e 	bl	8003074 <crc_get>
 8003338:	0003      	movs	r3, r0
 800333a:	001a      	movs	r2, r3
 800333c:	200a      	movs	r0, #10
 800333e:	183b      	adds	r3, r7, r0
 8003340:	801a      	strh	r2, [r3, #0]
		memcpy(crc_frame, &crc, 2);
 8003342:	210c      	movs	r1, #12
 8003344:	187b      	adds	r3, r7, r1
 8003346:	183a      	adds	r2, r7, r0
 8003348:	8812      	ldrh	r2, [r2, #0]
 800334a:	801a      	strh	r2, [r3, #0]
		r->frame[11] = crc_frame[0];
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	685b      	ldr	r3, [r3, #4]
 8003350:	330b      	adds	r3, #11
 8003352:	187a      	adds	r2, r7, r1
 8003354:	7812      	ldrb	r2, [r2, #0]
 8003356:	701a      	strb	r2, [r3, #0]
		r->frame[12] = crc_frame[1];
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	685b      	ldr	r3, [r3, #4]
 800335c:	330c      	adds	r3, #12
 800335e:	187a      	adds	r2, r7, r1
 8003360:	7852      	ldrb	r2, [r2, #1]
 8003362:	701a      	strb	r2, [r3, #0]
		r->frame[13] = LTEL_END_MARK;
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	685b      	ldr	r3, [r3, #4]
 8003368:	330d      	adds	r3, #13
 800336a:	227f      	movs	r2, #127	; 0x7f
 800336c:	701a      	strb	r2, [r3, #0]
		memcpy(crc_frame, &crc, 2);
		r->frame[13 + 1] = crc_frame[0];
		r->frame[13 + 2] = crc_frame[1];
		r->frame[13 + 3] = LTEL_END_MARK;
	}
}
 800336e:	e0c4      	b.n	80034fa <rs485_set_query_frame+0x2d6>
	} else if (module->function == POWER_AMPLIFIER) {
 8003370:	683b      	ldr	r3, [r7, #0]
 8003372:	7e5b      	ldrb	r3, [r3, #25]
 8003374:	2b09      	cmp	r3, #9
 8003376:	d000      	beq.n	800337a <rs485_set_query_frame+0x156>
 8003378:	e0bf      	b.n	80034fa <rs485_set_query_frame+0x2d6>
		switch (r->cmd) {
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	781b      	ldrb	r3, [r3, #0]
 800337e:	2b11      	cmp	r3, #17
 8003380:	d002      	beq.n	8003388 <rs485_set_query_frame+0x164>
 8003382:	2b12      	cmp	r3, #18
 8003384:	d04a      	beq.n	800341c <rs485_set_query_frame+0x1f8>
 8003386:	e092      	b.n	80034ae <rs485_set_query_frame+0x28a>
			r->frame[4] = 0x00;
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	685b      	ldr	r3, [r3, #4]
 800338c:	3304      	adds	r3, #4
 800338e:	2200      	movs	r2, #0
 8003390:	701a      	strb	r2, [r3, #0]
			r->frame[5] = 0x08;
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	685b      	ldr	r3, [r3, #4]
 8003396:	3305      	adds	r3, #5
 8003398:	2208      	movs	r2, #8
 800339a:	701a      	strb	r2, [r3, #0]
			r->frame[6] = module->state;
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	685b      	ldr	r3, [r3, #4]
 80033a0:	3306      	adds	r3, #6
 80033a2:	683a      	ldr	r2, [r7, #0]
 80033a4:	7a12      	ldrb	r2, [r2, #8]
 80033a6:	701a      	strb	r2, [r3, #0]
			r->frame[7] = 0x00;
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	685b      	ldr	r3, [r3, #4]
 80033ac:	3307      	adds	r3, #7
 80033ae:	2200      	movs	r2, #0
 80033b0:	701a      	strb	r2, [r3, #0]
			r->frame[8] = module->temperature;
 80033b2:	683b      	ldr	r3, [r7, #0]
 80033b4:	68da      	ldr	r2, [r3, #12]
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	685b      	ldr	r3, [r3, #4]
 80033ba:	3308      	adds	r3, #8
 80033bc:	001c      	movs	r4, r3
 80033be:	1c10      	adds	r0, r2, #0
 80033c0:	f7fc ff6e 	bl	80002a0 <__aeabi_f2uiz>
 80033c4:	0003      	movs	r3, r0
 80033c6:	b2db      	uxtb	r3, r3
 80033c8:	7023      	strb	r3, [r4, #0]
			r->frame[9] = module->gain;
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	685b      	ldr	r3, [r3, #4]
 80033ce:	3309      	adds	r3, #9
 80033d0:	683a      	ldr	r2, [r7, #0]
 80033d2:	7852      	ldrb	r2, [r2, #1]
 80033d4:	701a      	strb	r2, [r3, #0]
			r->frame[10] = module->vswr;
 80033d6:	683b      	ldr	r3, [r7, #0]
 80033d8:	695a      	ldr	r2, [r3, #20]
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	685b      	ldr	r3, [r3, #4]
 80033de:	330a      	adds	r3, #10
 80033e0:	001c      	movs	r4, r3
 80033e2:	1c10      	adds	r0, r2, #0
 80033e4:	f7fc ff5c 	bl	80002a0 <__aeabi_f2uiz>
 80033e8:	0003      	movs	r3, r0
 80033ea:	b2db      	uxtb	r3, r3
 80033ec:	7023      	strb	r3, [r4, #0]
			r->frame[11] = module->att;
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	685b      	ldr	r3, [r3, #4]
 80033f2:	330b      	adds	r3, #11
 80033f4:	683a      	ldr	r2, [r7, #0]
 80033f6:	7812      	ldrb	r2, [r2, #0]
 80033f8:	701a      	strb	r2, [r3, #0]
			r->frame[12] = module->pout;
 80033fa:	683b      	ldr	r3, [r7, #0]
 80033fc:	2202      	movs	r2, #2
 80033fe:	569a      	ldrsb	r2, [r3, r2]
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	685b      	ldr	r3, [r3, #4]
 8003404:	330c      	adds	r3, #12
 8003406:	b2d2      	uxtb	r2, r2
 8003408:	701a      	strb	r2, [r3, #0]
			r->frame[13] = module->pin;
 800340a:	683b      	ldr	r3, [r7, #0]
 800340c:	2205      	movs	r2, #5
 800340e:	569a      	ldrsb	r2, [r3, r2]
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	685b      	ldr	r3, [r3, #4]
 8003414:	330d      	adds	r3, #13
 8003416:	b2d2      	uxtb	r2, r2
 8003418:	701a      	strb	r2, [r3, #0]
			break;
 800341a:	e04c      	b.n	80034b6 <rs485_set_query_frame+0x292>
			r->frame[4] = 0x00;
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	685b      	ldr	r3, [r3, #4]
 8003420:	3304      	adds	r3, #4
 8003422:	2200      	movs	r2, #0
 8003424:	701a      	strb	r2, [r3, #0]
			r->frame[5] = 0x08;
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	685b      	ldr	r3, [r3, #4]
 800342a:	3305      	adds	r3, #5
 800342c:	2208      	movs	r2, #8
 800342e:	701a      	strb	r2, [r3, #0]
			r->frame[6] = module->state;
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	685b      	ldr	r3, [r3, #4]
 8003434:	3306      	adds	r3, #6
 8003436:	683a      	ldr	r2, [r7, #0]
 8003438:	7a12      	ldrb	r2, [r2, #8]
 800343a:	701a      	strb	r2, [r3, #0]
			r->frame[7] = 0x00;
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	685b      	ldr	r3, [r3, #4]
 8003440:	3307      	adds	r3, #7
 8003442:	2200      	movs	r2, #0
 8003444:	701a      	strb	r2, [r3, #0]
			r->frame[8] = module->temperature;
 8003446:	683b      	ldr	r3, [r7, #0]
 8003448:	68da      	ldr	r2, [r3, #12]
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	685b      	ldr	r3, [r3, #4]
 800344e:	3308      	adds	r3, #8
 8003450:	001c      	movs	r4, r3
 8003452:	1c10      	adds	r0, r2, #0
 8003454:	f7fc ff24 	bl	80002a0 <__aeabi_f2uiz>
 8003458:	0003      	movs	r3, r0
 800345a:	b2db      	uxtb	r3, r3
 800345c:	7023      	strb	r3, [r4, #0]
			r->frame[9] = module->gain;
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	685b      	ldr	r3, [r3, #4]
 8003462:	3309      	adds	r3, #9
 8003464:	683a      	ldr	r2, [r7, #0]
 8003466:	7852      	ldrb	r2, [r2, #1]
 8003468:	701a      	strb	r2, [r3, #0]
			r->frame[10] = module->vswr;
 800346a:	683b      	ldr	r3, [r7, #0]
 800346c:	695a      	ldr	r2, [r3, #20]
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	685b      	ldr	r3, [r3, #4]
 8003472:	330a      	adds	r3, #10
 8003474:	001c      	movs	r4, r3
 8003476:	1c10      	adds	r0, r2, #0
 8003478:	f7fc ff12 	bl	80002a0 <__aeabi_f2uiz>
 800347c:	0003      	movs	r3, r0
 800347e:	b2db      	uxtb	r3, r3
 8003480:	7023      	strb	r3, [r4, #0]
			r->frame[11] = module->att;
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	685b      	ldr	r3, [r3, #4]
 8003486:	330b      	adds	r3, #11
 8003488:	683a      	ldr	r2, [r7, #0]
 800348a:	7812      	ldrb	r2, [r2, #0]
 800348c:	701a      	strb	r2, [r3, #0]
			r->frame[12] = module->pout;
 800348e:	683b      	ldr	r3, [r7, #0]
 8003490:	2202      	movs	r2, #2
 8003492:	569a      	ldrsb	r2, [r3, r2]
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	685b      	ldr	r3, [r3, #4]
 8003498:	330c      	adds	r3, #12
 800349a:	b2d2      	uxtb	r2, r2
 800349c:	701a      	strb	r2, [r3, #0]
			r->frame[13] = module->pin;
 800349e:	683b      	ldr	r3, [r7, #0]
 80034a0:	2205      	movs	r2, #5
 80034a2:	569a      	ldrsb	r2, [r3, r2]
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	685b      	ldr	r3, [r3, #4]
 80034a8:	330d      	adds	r3, #13
 80034aa:	b2d2      	uxtb	r2, r2
 80034ac:	701a      	strb	r2, [r3, #0]
			r->frame[0] = 0;
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	685b      	ldr	r3, [r3, #4]
 80034b2:	2200      	movs	r2, #0
 80034b4:	701a      	strb	r2, [r3, #0]
		crc = crc_get(&(r->frame[1]), 10);
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	685b      	ldr	r3, [r3, #4]
 80034ba:	3301      	adds	r3, #1
 80034bc:	210a      	movs	r1, #10
 80034be:	0018      	movs	r0, r3
 80034c0:	f7ff fdd8 	bl	8003074 <crc_get>
 80034c4:	0003      	movs	r3, r0
 80034c6:	001a      	movs	r2, r3
 80034c8:	200a      	movs	r0, #10
 80034ca:	183b      	adds	r3, r7, r0
 80034cc:	801a      	strh	r2, [r3, #0]
		memcpy(crc_frame, &crc, 2);
 80034ce:	210c      	movs	r1, #12
 80034d0:	187b      	adds	r3, r7, r1
 80034d2:	183a      	adds	r2, r7, r0
 80034d4:	8812      	ldrh	r2, [r2, #0]
 80034d6:	801a      	strh	r2, [r3, #0]
		r->frame[13 + 1] = crc_frame[0];
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	685b      	ldr	r3, [r3, #4]
 80034dc:	330e      	adds	r3, #14
 80034de:	187a      	adds	r2, r7, r1
 80034e0:	7812      	ldrb	r2, [r2, #0]
 80034e2:	701a      	strb	r2, [r3, #0]
		r->frame[13 + 2] = crc_frame[1];
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	685b      	ldr	r3, [r3, #4]
 80034e8:	330f      	adds	r3, #15
 80034ea:	187a      	adds	r2, r7, r1
 80034ec:	7852      	ldrb	r2, [r2, #1]
 80034ee:	701a      	strb	r2, [r3, #0]
		r->frame[13 + 3] = LTEL_END_MARK;
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	685b      	ldr	r3, [r3, #4]
 80034f4:	3310      	adds	r3, #16
 80034f6:	227f      	movs	r2, #127	; 0x7f
 80034f8:	701a      	strb	r2, [r3, #0]
}
 80034fa:	46c0      	nop			; (mov r8, r8)
 80034fc:	46bd      	mov	sp, r7
 80034fe:	b005      	add	sp, #20
 8003500:	bd90      	pop	{r4, r7, pc}
	...

08003504 <rs485_update_status_by_uart>:

void rs485_parameters_cmd_action(uint8_t *frame) {

}

void rs485_update_status_by_uart(RS485_t *rs485,UART1_t *uart1){
 8003504:	b580      	push	{r7, lr}
 8003506:	b082      	sub	sp, #8
 8003508:	af00      	add	r7, sp, #0
 800350a:	6078      	str	r0, [r7, #4]
 800350c:	6039      	str	r1, [r7, #0]

	switch (rs485->status) {
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	7a1b      	ldrb	r3, [r3, #8]
 8003512:	2b08      	cmp	r3, #8
 8003514:	d858      	bhi.n	80035c8 <rs485_update_status_by_uart+0xc4>
 8003516:	009a      	lsls	r2, r3, #2
 8003518:	4b32      	ldr	r3, [pc, #200]	; (80035e4 <rs485_update_status_by_uart+0xe0>)
 800351a:	18d3      	adds	r3, r2, r3
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	469f      	mov	pc, r3
	case DATA_OK:
		rs485->cmd = uart1->rx_buffer[3];
 8003520:	683b      	ldr	r3, [r7, #0]
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	3303      	adds	r3, #3
 8003526:	781a      	ldrb	r2, [r3, #0]
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	701a      	strb	r2, [r3, #0]
		rs485->status = DONE;
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	2207      	movs	r2, #7
 8003530:	721a      	strb	r2, [r3, #8]
		break;
 8003532:	e052      	b.n	80035da <rs485_update_status_by_uart+0xd6>
	case START_READING:
		rs485->status = WAITING;
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	2208      	movs	r2, #8
 8003538:	721a      	strb	r2, [r3, #8]
		if (uart1_clean_by_timeout(uart1, "START_READING"))
 800353a:	4a2b      	ldr	r2, [pc, #172]	; (80035e8 <rs485_update_status_by_uart+0xe4>)
 800353c:	683b      	ldr	r3, [r7, #0]
 800353e:	0011      	movs	r1, r2
 8003540:	0018      	movs	r0, r3
 8003542:	f000 f99d 	bl	8003880 <uart1_clean_by_timeout>
 8003546:	1e03      	subs	r3, r0, #0
 8003548:	d046      	beq.n	80035d8 <rs485_update_status_by_uart+0xd4>
			rs485->status = DONE;
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	2207      	movs	r2, #7
 800354e:	721a      	strb	r2, [r3, #8]
		break;
 8003550:	e042      	b.n	80035d8 <rs485_update_status_by_uart+0xd4>
	case VALID_FRAME:
		rs485->status = rs485_check_valid_module(uart1);
 8003552:	683b      	ldr	r3, [r7, #0]
 8003554:	0018      	movs	r0, r3
 8003556:	f7ff fe35 	bl	80031c4 <rs485_check_valid_module>
 800355a:	0003      	movs	r3, r0
 800355c:	001a      	movs	r2, r3
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	721a      	strb	r2, [r3, #8]
		break;
 8003562:	e03a      	b.n	80035da <rs485_update_status_by_uart+0xd6>
	case NOT_VALID_FRAME:
		// TODO
		uart1_clean_buffer(uart1);
 8003564:	683b      	ldr	r3, [r7, #0]
 8003566:	0018      	movs	r0, r3
 8003568:	f000 fb3c 	bl	8003be4 <uart1_clean_buffer>
		rs485->status = DONE;
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	2207      	movs	r2, #7
 8003570:	721a      	strb	r2, [r3, #8]
		break;
 8003572:	e032      	b.n	80035da <rs485_update_status_by_uart+0xd6>
	case WRONG_MODULE_ID:
		// TODO
		uart1_clean_buffer(uart1);
 8003574:	683b      	ldr	r3, [r7, #0]
 8003576:	0018      	movs	r0, r3
 8003578:	f000 fb34 	bl	8003be4 <uart1_clean_buffer>
		rs485->status = DONE;
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	2207      	movs	r2, #7
 8003580:	721a      	strb	r2, [r3, #8]
		break;
 8003582:	e02a      	b.n	80035da <rs485_update_status_by_uart+0xd6>
	case CRC_ERROR:
		// TODO add crc
		uart1_clean_buffer(uart1);
 8003584:	683b      	ldr	r3, [r7, #0]
 8003586:	0018      	movs	r0, r3
 8003588:	f000 fb2c 	bl	8003be4 <uart1_clean_buffer>
		break;
 800358c:	e025      	b.n	80035da <rs485_update_status_by_uart+0xd6>
	case WAITING:
		rs485->status = rs485_check_frame(rs485, uart1);
 800358e:	683a      	ldr	r2, [r7, #0]
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	0011      	movs	r1, r2
 8003594:	0018      	movs	r0, r3
 8003596:	f7ff fdf1 	bl	800317c <rs485_check_frame>
 800359a:	0003      	movs	r3, r0
 800359c:	001a      	movs	r2, r3
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	721a      	strb	r2, [r3, #8]
		uart1_clean_by_timeout(uart1, "WAITING");
 80035a2:	4a12      	ldr	r2, [pc, #72]	; (80035ec <rs485_update_status_by_uart+0xe8>)
 80035a4:	683b      	ldr	r3, [r7, #0]
 80035a6:	0011      	movs	r1, r2
 80035a8:	0018      	movs	r0, r3
 80035aa:	f000 f969 	bl	8003880 <uart1_clean_by_timeout>
		break;
 80035ae:	e014      	b.n	80035da <rs485_update_status_by_uart+0xd6>
	case DONE:
		uart1_send_str("DONE\r\n");
 80035b0:	4b0f      	ldr	r3, [pc, #60]	; (80035f0 <rs485_update_status_by_uart+0xec>)
 80035b2:	0018      	movs	r0, r3
 80035b4:	f000 facc 	bl	8003b50 <uart1_send_str>
		uart1_clean_buffer(uart1);
 80035b8:	683b      	ldr	r3, [r7, #0]
 80035ba:	0018      	movs	r0, r3
 80035bc:	f000 fb12 	bl	8003be4 <uart1_clean_buffer>
		rs485->status = WAITING;
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	2208      	movs	r2, #8
 80035c4:	721a      	strb	r2, [r3, #8]
		break;
 80035c6:	e008      	b.n	80035da <rs485_update_status_by_uart+0xd6>
	default:
		rs485->status = DONE;
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	2207      	movs	r2, #7
 80035cc:	721a      	strb	r2, [r3, #8]
		uart1_clean_buffer(uart1);
 80035ce:	683b      	ldr	r3, [r7, #0]
 80035d0:	0018      	movs	r0, r3
 80035d2:	f000 fb07 	bl	8003be4 <uart1_clean_buffer>
		break;
 80035d6:	e000      	b.n	80035da <rs485_update_status_by_uart+0xd6>
		break;
 80035d8:	46c0      	nop			; (mov r8, r8)
	}
}
 80035da:	46c0      	nop			; (mov r8, r8)
 80035dc:	46bd      	mov	sp, r7
 80035de:	b002      	add	sp, #8
 80035e0:	bd80      	pop	{r7, pc}
 80035e2:	46c0      	nop			; (mov r8, r8)
 80035e4:	08006cdc 	.word	0x08006cdc
 80035e8:	08006b90 	.word	0x08006b90
 80035ec:	08006ba0 	.word	0x08006ba0
 80035f0:	08006ba8 	.word	0x08006ba8

080035f4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80035f4:	b580      	push	{r7, lr}
 80035f6:	b082      	sub	sp, #8
 80035f8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80035fa:	4b0f      	ldr	r3, [pc, #60]	; (8003638 <HAL_MspInit+0x44>)
 80035fc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80035fe:	4b0e      	ldr	r3, [pc, #56]	; (8003638 <HAL_MspInit+0x44>)
 8003600:	2101      	movs	r1, #1
 8003602:	430a      	orrs	r2, r1
 8003604:	641a      	str	r2, [r3, #64]	; 0x40
 8003606:	4b0c      	ldr	r3, [pc, #48]	; (8003638 <HAL_MspInit+0x44>)
 8003608:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800360a:	2201      	movs	r2, #1
 800360c:	4013      	ands	r3, r2
 800360e:	607b      	str	r3, [r7, #4]
 8003610:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003612:	4b09      	ldr	r3, [pc, #36]	; (8003638 <HAL_MspInit+0x44>)
 8003614:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003616:	4b08      	ldr	r3, [pc, #32]	; (8003638 <HAL_MspInit+0x44>)
 8003618:	2180      	movs	r1, #128	; 0x80
 800361a:	0549      	lsls	r1, r1, #21
 800361c:	430a      	orrs	r2, r1
 800361e:	63da      	str	r2, [r3, #60]	; 0x3c
 8003620:	4b05      	ldr	r3, [pc, #20]	; (8003638 <HAL_MspInit+0x44>)
 8003622:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003624:	2380      	movs	r3, #128	; 0x80
 8003626:	055b      	lsls	r3, r3, #21
 8003628:	4013      	ands	r3, r2
 800362a:	603b      	str	r3, [r7, #0]
 800362c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800362e:	46c0      	nop			; (mov r8, r8)
 8003630:	46bd      	mov	sp, r7
 8003632:	b002      	add	sp, #8
 8003634:	bd80      	pop	{r7, pc}
 8003636:	46c0      	nop			; (mov r8, r8)
 8003638:	40021000 	.word	0x40021000

0800363c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800363c:	b590      	push	{r4, r7, lr}
 800363e:	b091      	sub	sp, #68	; 0x44
 8003640:	af00      	add	r7, sp, #0
 8003642:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003644:	232c      	movs	r3, #44	; 0x2c
 8003646:	18fb      	adds	r3, r7, r3
 8003648:	0018      	movs	r0, r3
 800364a:	2314      	movs	r3, #20
 800364c:	001a      	movs	r2, r3
 800364e:	2100      	movs	r1, #0
 8003650:	f002 fd0c 	bl	800606c <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8003654:	2414      	movs	r4, #20
 8003656:	193b      	adds	r3, r7, r4
 8003658:	0018      	movs	r0, r3
 800365a:	2318      	movs	r3, #24
 800365c:	001a      	movs	r2, r3
 800365e:	2100      	movs	r1, #0
 8003660:	f002 fd04 	bl	800606c <memset>
  if(hadc->Instance==ADC1)
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	4a43      	ldr	r2, [pc, #268]	; (8003778 <HAL_ADC_MspInit+0x13c>)
 800366a:	4293      	cmp	r3, r2
 800366c:	d000      	beq.n	8003670 <HAL_ADC_MspInit+0x34>
 800366e:	e07f      	b.n	8003770 <HAL_ADC_MspInit+0x134>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8003670:	193b      	adds	r3, r7, r4
 8003672:	2280      	movs	r2, #128	; 0x80
 8003674:	01d2      	lsls	r2, r2, #7
 8003676:	601a      	str	r2, [r3, #0]
    PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_SYSCLK;
 8003678:	193b      	adds	r3, r7, r4
 800367a:	2200      	movs	r2, #0
 800367c:	611a      	str	r2, [r3, #16]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800367e:	193b      	adds	r3, r7, r4
 8003680:	0018      	movs	r0, r3
 8003682:	f002 fb8f 	bl	8005da4 <HAL_RCCEx_PeriphCLKConfig>
 8003686:	1e03      	subs	r3, r0, #0
 8003688:	d001      	beq.n	800368e <HAL_ADC_MspInit+0x52>
    {
      Error_Handler();
 800368a:	f7ff fbc3 	bl	8002e14 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 800368e:	4b3b      	ldr	r3, [pc, #236]	; (800377c <HAL_ADC_MspInit+0x140>)
 8003690:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003692:	4b3a      	ldr	r3, [pc, #232]	; (800377c <HAL_ADC_MspInit+0x140>)
 8003694:	2180      	movs	r1, #128	; 0x80
 8003696:	0349      	lsls	r1, r1, #13
 8003698:	430a      	orrs	r2, r1
 800369a:	641a      	str	r2, [r3, #64]	; 0x40
 800369c:	4b37      	ldr	r3, [pc, #220]	; (800377c <HAL_ADC_MspInit+0x140>)
 800369e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80036a0:	2380      	movs	r3, #128	; 0x80
 80036a2:	035b      	lsls	r3, r3, #13
 80036a4:	4013      	ands	r3, r2
 80036a6:	613b      	str	r3, [r7, #16]
 80036a8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80036aa:	4b34      	ldr	r3, [pc, #208]	; (800377c <HAL_ADC_MspInit+0x140>)
 80036ac:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80036ae:	4b33      	ldr	r3, [pc, #204]	; (800377c <HAL_ADC_MspInit+0x140>)
 80036b0:	2101      	movs	r1, #1
 80036b2:	430a      	orrs	r2, r1
 80036b4:	635a      	str	r2, [r3, #52]	; 0x34
 80036b6:	4b31      	ldr	r3, [pc, #196]	; (800377c <HAL_ADC_MspInit+0x140>)
 80036b8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80036ba:	2201      	movs	r2, #1
 80036bc:	4013      	ands	r3, r2
 80036be:	60fb      	str	r3, [r7, #12]
 80036c0:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80036c2:	4b2e      	ldr	r3, [pc, #184]	; (800377c <HAL_ADC_MspInit+0x140>)
 80036c4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80036c6:	4b2d      	ldr	r3, [pc, #180]	; (800377c <HAL_ADC_MspInit+0x140>)
 80036c8:	2102      	movs	r1, #2
 80036ca:	430a      	orrs	r2, r1
 80036cc:	635a      	str	r2, [r3, #52]	; 0x34
 80036ce:	4b2b      	ldr	r3, [pc, #172]	; (800377c <HAL_ADC_MspInit+0x140>)
 80036d0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80036d2:	2202      	movs	r2, #2
 80036d4:	4013      	ands	r3, r2
 80036d6:	60bb      	str	r3, [r7, #8]
 80036d8:	68bb      	ldr	r3, [r7, #8]
    PA4     ------> ADC1_IN4
    PA5     ------> ADC1_IN5
    PA6     ------> ADC1_IN6
    PB2     ------> ADC1_IN10
    */
    GPIO_InitStruct.Pin = AGC_LEVEL_Pin|CURR_Pin|V_IN_SAMPLE_Pin|SWR_Pin
 80036da:	242c      	movs	r4, #44	; 0x2c
 80036dc:	193b      	adds	r3, r7, r4
 80036de:	2277      	movs	r2, #119	; 0x77
 80036e0:	601a      	str	r2, [r3, #0]
                          |P_OUT_Pin|P_IN_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80036e2:	193b      	adds	r3, r7, r4
 80036e4:	2203      	movs	r2, #3
 80036e6:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80036e8:	193b      	adds	r3, r7, r4
 80036ea:	2200      	movs	r2, #0
 80036ec:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80036ee:	193a      	adds	r2, r7, r4
 80036f0:	23a0      	movs	r3, #160	; 0xa0
 80036f2:	05db      	lsls	r3, r3, #23
 80036f4:	0011      	movs	r1, r2
 80036f6:	0018      	movs	r0, r3
 80036f8:	f001 fd16 	bl	8005128 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = T_SN_IN_Pin;
 80036fc:	193b      	adds	r3, r7, r4
 80036fe:	2204      	movs	r2, #4
 8003700:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003702:	193b      	adds	r3, r7, r4
 8003704:	2203      	movs	r2, #3
 8003706:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003708:	193b      	adds	r3, r7, r4
 800370a:	2200      	movs	r2, #0
 800370c:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(T_SN_IN_GPIO_Port, &GPIO_InitStruct);
 800370e:	193b      	adds	r3, r7, r4
 8003710:	4a1b      	ldr	r2, [pc, #108]	; (8003780 <HAL_ADC_MspInit+0x144>)
 8003712:	0019      	movs	r1, r3
 8003714:	0010      	movs	r0, r2
 8003716:	f001 fd07 	bl	8005128 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 800371a:	4b1a      	ldr	r3, [pc, #104]	; (8003784 <HAL_ADC_MspInit+0x148>)
 800371c:	4a1a      	ldr	r2, [pc, #104]	; (8003788 <HAL_ADC_MspInit+0x14c>)
 800371e:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 8003720:	4b18      	ldr	r3, [pc, #96]	; (8003784 <HAL_ADC_MspInit+0x148>)
 8003722:	2205      	movs	r2, #5
 8003724:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003726:	4b17      	ldr	r3, [pc, #92]	; (8003784 <HAL_ADC_MspInit+0x148>)
 8003728:	2200      	movs	r2, #0
 800372a:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 800372c:	4b15      	ldr	r3, [pc, #84]	; (8003784 <HAL_ADC_MspInit+0x148>)
 800372e:	2200      	movs	r2, #0
 8003730:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8003732:	4b14      	ldr	r3, [pc, #80]	; (8003784 <HAL_ADC_MspInit+0x148>)
 8003734:	2280      	movs	r2, #128	; 0x80
 8003736:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8003738:	4b12      	ldr	r3, [pc, #72]	; (8003784 <HAL_ADC_MspInit+0x148>)
 800373a:	2280      	movs	r2, #128	; 0x80
 800373c:	0052      	lsls	r2, r2, #1
 800373e:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8003740:	4b10      	ldr	r3, [pc, #64]	; (8003784 <HAL_ADC_MspInit+0x148>)
 8003742:	2280      	movs	r2, #128	; 0x80
 8003744:	00d2      	lsls	r2, r2, #3
 8003746:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_NORMAL;
 8003748:	4b0e      	ldr	r3, [pc, #56]	; (8003784 <HAL_ADC_MspInit+0x148>)
 800374a:	2200      	movs	r2, #0
 800374c:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 800374e:	4b0d      	ldr	r3, [pc, #52]	; (8003784 <HAL_ADC_MspInit+0x148>)
 8003750:	2200      	movs	r2, #0
 8003752:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8003754:	4b0b      	ldr	r3, [pc, #44]	; (8003784 <HAL_ADC_MspInit+0x148>)
 8003756:	0018      	movs	r0, r3
 8003758:	f001 fa94 	bl	8004c84 <HAL_DMA_Init>
 800375c:	1e03      	subs	r3, r0, #0
 800375e:	d001      	beq.n	8003764 <HAL_ADC_MspInit+0x128>
    {
      Error_Handler();
 8003760:	f7ff fb58 	bl	8002e14 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	4a07      	ldr	r2, [pc, #28]	; (8003784 <HAL_ADC_MspInit+0x148>)
 8003768:	651a      	str	r2, [r3, #80]	; 0x50
 800376a:	4b06      	ldr	r3, [pc, #24]	; (8003784 <HAL_ADC_MspInit+0x148>)
 800376c:	687a      	ldr	r2, [r7, #4]
 800376e:	629a      	str	r2, [r3, #40]	; 0x28
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8003770:	46c0      	nop			; (mov r8, r8)
 8003772:	46bd      	mov	sp, r7
 8003774:	b011      	add	sp, #68	; 0x44
 8003776:	bd90      	pop	{r4, r7, pc}
 8003778:	40012400 	.word	0x40012400
 800377c:	40021000 	.word	0x40021000
 8003780:	50000400 	.word	0x50000400
 8003784:	200000f0 	.word	0x200000f0
 8003788:	40020008 	.word	0x40020008

0800378c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800378c:	b580      	push	{r7, lr}
 800378e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8003790:	e7fe      	b.n	8003790 <NMI_Handler+0x4>

08003792 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003792:	b580      	push	{r7, lr}
 8003794:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003796:	e7fe      	b.n	8003796 <HardFault_Handler+0x4>

08003798 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003798:	b580      	push	{r7, lr}
 800379a:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 800379c:	46c0      	nop			; (mov r8, r8)
 800379e:	46bd      	mov	sp, r7
 80037a0:	bd80      	pop	{r7, pc}

080037a2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80037a2:	b580      	push	{r7, lr}
 80037a4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80037a6:	46c0      	nop			; (mov r8, r8)
 80037a8:	46bd      	mov	sp, r7
 80037aa:	bd80      	pop	{r7, pc}

080037ac <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80037ac:	b580      	push	{r7, lr}
 80037ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80037b0:	f000 fad0 	bl	8003d54 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80037b4:	46c0      	nop			; (mov r8, r8)
 80037b6:	46bd      	mov	sp, r7
 80037b8:	bd80      	pop	{r7, pc}
	...

080037bc <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 1 interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 80037bc:	b580      	push	{r7, lr}
 80037be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80037c0:	4b03      	ldr	r3, [pc, #12]	; (80037d0 <DMA1_Channel1_IRQHandler+0x14>)
 80037c2:	0018      	movs	r0, r3
 80037c4:	f001 fb6e 	bl	8004ea4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 80037c8:	46c0      	nop			; (mov r8, r8)
 80037ca:	46bd      	mov	sp, r7
 80037cc:	bd80      	pop	{r7, pc}
 80037ce:	46c0      	nop			; (mov r8, r8)
 80037d0:	200000f0 	.word	0x200000f0

080037d4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80037d4:	b580      	push	{r7, lr}
 80037d6:	b086      	sub	sp, #24
 80037d8:	af00      	add	r7, sp, #0
 80037da:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80037dc:	4a14      	ldr	r2, [pc, #80]	; (8003830 <_sbrk+0x5c>)
 80037de:	4b15      	ldr	r3, [pc, #84]	; (8003834 <_sbrk+0x60>)
 80037e0:	1ad3      	subs	r3, r2, r3
 80037e2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80037e4:	697b      	ldr	r3, [r7, #20]
 80037e6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80037e8:	4b13      	ldr	r3, [pc, #76]	; (8003838 <_sbrk+0x64>)
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	2b00      	cmp	r3, #0
 80037ee:	d102      	bne.n	80037f6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80037f0:	4b11      	ldr	r3, [pc, #68]	; (8003838 <_sbrk+0x64>)
 80037f2:	4a12      	ldr	r2, [pc, #72]	; (800383c <_sbrk+0x68>)
 80037f4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80037f6:	4b10      	ldr	r3, [pc, #64]	; (8003838 <_sbrk+0x64>)
 80037f8:	681a      	ldr	r2, [r3, #0]
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	18d3      	adds	r3, r2, r3
 80037fe:	693a      	ldr	r2, [r7, #16]
 8003800:	429a      	cmp	r2, r3
 8003802:	d207      	bcs.n	8003814 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003804:	f002 fbf4 	bl	8005ff0 <__errno>
 8003808:	0003      	movs	r3, r0
 800380a:	220c      	movs	r2, #12
 800380c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800380e:	2301      	movs	r3, #1
 8003810:	425b      	negs	r3, r3
 8003812:	e009      	b.n	8003828 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003814:	4b08      	ldr	r3, [pc, #32]	; (8003838 <_sbrk+0x64>)
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800381a:	4b07      	ldr	r3, [pc, #28]	; (8003838 <_sbrk+0x64>)
 800381c:	681a      	ldr	r2, [r3, #0]
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	18d2      	adds	r2, r2, r3
 8003822:	4b05      	ldr	r3, [pc, #20]	; (8003838 <_sbrk+0x64>)
 8003824:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 8003826:	68fb      	ldr	r3, [r7, #12]
}
 8003828:	0018      	movs	r0, r3
 800382a:	46bd      	mov	sp, r7
 800382c:	b006      	add	sp, #24
 800382e:	bd80      	pop	{r7, pc}
 8003830:	20002000 	.word	0x20002000
 8003834:	00000400 	.word	0x00000400
 8003838:	2000029c 	.word	0x2000029c
 800383c:	200002b8 	.word	0x200002b8

08003840 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003840:	b580      	push	{r7, lr}
 8003842:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003844:	46c0      	nop			; (mov r8, r8)
 8003846:	46bd      	mov	sp, r7
 8003848:	bd80      	pop	{r7, pc}
	...

0800384c <__NVIC_EnableIRQ>:
{
 800384c:	b580      	push	{r7, lr}
 800384e:	b082      	sub	sp, #8
 8003850:	af00      	add	r7, sp, #0
 8003852:	0002      	movs	r2, r0
 8003854:	1dfb      	adds	r3, r7, #7
 8003856:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8003858:	1dfb      	adds	r3, r7, #7
 800385a:	781b      	ldrb	r3, [r3, #0]
 800385c:	2b7f      	cmp	r3, #127	; 0x7f
 800385e:	d809      	bhi.n	8003874 <__NVIC_EnableIRQ+0x28>
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003860:	1dfb      	adds	r3, r7, #7
 8003862:	781b      	ldrb	r3, [r3, #0]
 8003864:	001a      	movs	r2, r3
 8003866:	231f      	movs	r3, #31
 8003868:	401a      	ands	r2, r3
 800386a:	4b04      	ldr	r3, [pc, #16]	; (800387c <__NVIC_EnableIRQ+0x30>)
 800386c:	2101      	movs	r1, #1
 800386e:	4091      	lsls	r1, r2
 8003870:	000a      	movs	r2, r1
 8003872:	601a      	str	r2, [r3, #0]
}
 8003874:	46c0      	nop			; (mov r8, r8)
 8003876:	46bd      	mov	sp, r7
 8003878:	b002      	add	sp, #8
 800387a:	bd80      	pop	{r7, pc}
 800387c:	e000e100 	.word	0xe000e100

08003880 <uart1_clean_by_timeout>:
 *      Author: sigmadev
 */

#include <uart1.h>

uint8_t  uart1_clean_by_timeout(UART1_t* uart1,const char* str){
 8003880:	b580      	push	{r7, lr}
 8003882:	b082      	sub	sp, #8
 8003884:	af00      	add	r7, sp, #0
 8003886:	6078      	str	r0, [r7, #4]
 8003888:	6039      	str	r1, [r7, #0]
		if (HAL_GetTick() - uart1->timeout > SECONDS(5)) {
 800388a:	f000 fa75 	bl	8003d78 <HAL_GetTick>
 800388e:	0002      	movs	r2, r0
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	68db      	ldr	r3, [r3, #12]
 8003894:	1ad3      	subs	r3, r2, r3
 8003896:	4a0f      	ldr	r2, [pc, #60]	; (80038d4 <uart1_clean_by_timeout+0x54>)
 8003898:	4293      	cmp	r3, r2
 800389a:	d916      	bls.n	80038ca <uart1_clean_by_timeout+0x4a>
			uart1_send_str((char*)str);
 800389c:	683b      	ldr	r3, [r7, #0]
 800389e:	0018      	movs	r0, r3
 80038a0:	f000 f956 	bl	8003b50 <uart1_send_str>
			uart1_send_str("-TIMEOUT\r\n");
 80038a4:	4b0c      	ldr	r3, [pc, #48]	; (80038d8 <uart1_clean_by_timeout+0x58>)
 80038a6:	0018      	movs	r0, r3
 80038a8:	f000 f952 	bl	8003b50 <uart1_send_str>
			if(strlen(str)>0)
 80038ac:	683b      	ldr	r3, [r7, #0]
 80038ae:	781b      	ldrb	r3, [r3, #0]
 80038b0:	2b00      	cmp	r3, #0
 80038b2:	d003      	beq.n	80038bc <uart1_clean_by_timeout+0x3c>
				uart1_clean_buffer(uart1);
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	0018      	movs	r0, r3
 80038b8:	f000 f994 	bl	8003be4 <uart1_clean_buffer>
			uart1->timeout = HAL_GetTick();
 80038bc:	f000 fa5c 	bl	8003d78 <HAL_GetTick>
 80038c0:	0002      	movs	r2, r0
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	60da      	str	r2, [r3, #12]
			return 1;
 80038c6:	2301      	movs	r3, #1
 80038c8:	e000      	b.n	80038cc <uart1_clean_by_timeout+0x4c>
		}
		return 0;
 80038ca:	2300      	movs	r3, #0
}
 80038cc:	0018      	movs	r0, r3
 80038ce:	46bd      	mov	sp, r7
 80038d0:	b002      	add	sp, #8
 80038d2:	bd80      	pop	{r7, pc}
 80038d4:	00001388 	.word	0x00001388
 80038d8:	08006bb0 	.word	0x08006bb0

080038dc <uart1_gpio_init>:

void uart1_gpio_init() {
 80038dc:	b580      	push	{r7, lr}
 80038de:	af00      	add	r7, sp, #0
	/**USART1 GPIO Configuration
	 PB6     ------> USART1_TX
	 PB7     ------> USART1_RX
	 */

	CLEAR_BIT(GPIOB->MODER, GPIO_MODER_MODE6_0);
 80038e0:	4b26      	ldr	r3, [pc, #152]	; (800397c <uart1_gpio_init+0xa0>)
 80038e2:	681a      	ldr	r2, [r3, #0]
 80038e4:	4b25      	ldr	r3, [pc, #148]	; (800397c <uart1_gpio_init+0xa0>)
 80038e6:	4926      	ldr	r1, [pc, #152]	; (8003980 <uart1_gpio_init+0xa4>)
 80038e8:	400a      	ands	r2, r1
 80038ea:	601a      	str	r2, [r3, #0]
	SET_BIT(GPIOB->MODER, GPIO_MODER_MODE6_1);
 80038ec:	4b23      	ldr	r3, [pc, #140]	; (800397c <uart1_gpio_init+0xa0>)
 80038ee:	681a      	ldr	r2, [r3, #0]
 80038f0:	4b22      	ldr	r3, [pc, #136]	; (800397c <uart1_gpio_init+0xa0>)
 80038f2:	2180      	movs	r1, #128	; 0x80
 80038f4:	0189      	lsls	r1, r1, #6
 80038f6:	430a      	orrs	r2, r1
 80038f8:	601a      	str	r2, [r3, #0]

	CLEAR_BIT(GPIOB->MODER, GPIO_MODER_MODE7_0);
 80038fa:	4b20      	ldr	r3, [pc, #128]	; (800397c <uart1_gpio_init+0xa0>)
 80038fc:	681a      	ldr	r2, [r3, #0]
 80038fe:	4b1f      	ldr	r3, [pc, #124]	; (800397c <uart1_gpio_init+0xa0>)
 8003900:	4920      	ldr	r1, [pc, #128]	; (8003984 <uart1_gpio_init+0xa8>)
 8003902:	400a      	ands	r2, r1
 8003904:	601a      	str	r2, [r3, #0]
	SET_BIT(GPIOB->MODER, GPIO_MODER_MODE7_1);
 8003906:	4b1d      	ldr	r3, [pc, #116]	; (800397c <uart1_gpio_init+0xa0>)
 8003908:	681a      	ldr	r2, [r3, #0]
 800390a:	4b1c      	ldr	r3, [pc, #112]	; (800397c <uart1_gpio_init+0xa0>)
 800390c:	2180      	movs	r1, #128	; 0x80
 800390e:	0209      	lsls	r1, r1, #8
 8003910:	430a      	orrs	r2, r1
 8003912:	601a      	str	r2, [r3, #0]

	CLEAR_BIT(GPIOB->AFR[0], GPIO_AFRL_AFSEL6_0);
 8003914:	4b19      	ldr	r3, [pc, #100]	; (800397c <uart1_gpio_init+0xa0>)
 8003916:	6a1a      	ldr	r2, [r3, #32]
 8003918:	4b18      	ldr	r3, [pc, #96]	; (800397c <uart1_gpio_init+0xa0>)
 800391a:	491b      	ldr	r1, [pc, #108]	; (8003988 <uart1_gpio_init+0xac>)
 800391c:	400a      	ands	r2, r1
 800391e:	621a      	str	r2, [r3, #32]
	CLEAR_BIT(GPIOB->AFR[0], GPIO_AFRL_AFSEL6_1);
 8003920:	4b16      	ldr	r3, [pc, #88]	; (800397c <uart1_gpio_init+0xa0>)
 8003922:	6a1a      	ldr	r2, [r3, #32]
 8003924:	4b15      	ldr	r3, [pc, #84]	; (800397c <uart1_gpio_init+0xa0>)
 8003926:	4919      	ldr	r1, [pc, #100]	; (800398c <uart1_gpio_init+0xb0>)
 8003928:	400a      	ands	r2, r1
 800392a:	621a      	str	r2, [r3, #32]
	CLEAR_BIT(GPIOB->AFR[0], GPIO_AFRL_AFSEL6_2);
 800392c:	4b13      	ldr	r3, [pc, #76]	; (800397c <uart1_gpio_init+0xa0>)
 800392e:	6a1a      	ldr	r2, [r3, #32]
 8003930:	4b12      	ldr	r3, [pc, #72]	; (800397c <uart1_gpio_init+0xa0>)
 8003932:	4917      	ldr	r1, [pc, #92]	; (8003990 <uart1_gpio_init+0xb4>)
 8003934:	400a      	ands	r2, r1
 8003936:	621a      	str	r2, [r3, #32]
	CLEAR_BIT(GPIOB->AFR[0], GPIO_AFRL_AFSEL6_3);
 8003938:	4b10      	ldr	r3, [pc, #64]	; (800397c <uart1_gpio_init+0xa0>)
 800393a:	6a1a      	ldr	r2, [r3, #32]
 800393c:	4b0f      	ldr	r3, [pc, #60]	; (800397c <uart1_gpio_init+0xa0>)
 800393e:	4915      	ldr	r1, [pc, #84]	; (8003994 <uart1_gpio_init+0xb8>)
 8003940:	400a      	ands	r2, r1
 8003942:	621a      	str	r2, [r3, #32]

	CLEAR_BIT(GPIOB->AFR[0], GPIO_AFRL_AFSEL7_0);
 8003944:	4b0d      	ldr	r3, [pc, #52]	; (800397c <uart1_gpio_init+0xa0>)
 8003946:	6a1a      	ldr	r2, [r3, #32]
 8003948:	4b0c      	ldr	r3, [pc, #48]	; (800397c <uart1_gpio_init+0xa0>)
 800394a:	4913      	ldr	r1, [pc, #76]	; (8003998 <uart1_gpio_init+0xbc>)
 800394c:	400a      	ands	r2, r1
 800394e:	621a      	str	r2, [r3, #32]
	CLEAR_BIT(GPIOB->AFR[0], GPIO_AFRL_AFSEL7_1);
 8003950:	4b0a      	ldr	r3, [pc, #40]	; (800397c <uart1_gpio_init+0xa0>)
 8003952:	6a1a      	ldr	r2, [r3, #32]
 8003954:	4b09      	ldr	r3, [pc, #36]	; (800397c <uart1_gpio_init+0xa0>)
 8003956:	4911      	ldr	r1, [pc, #68]	; (800399c <uart1_gpio_init+0xc0>)
 8003958:	400a      	ands	r2, r1
 800395a:	621a      	str	r2, [r3, #32]
	CLEAR_BIT(GPIOB->AFR[0], GPIO_AFRL_AFSEL7_2);
 800395c:	4b07      	ldr	r3, [pc, #28]	; (800397c <uart1_gpio_init+0xa0>)
 800395e:	6a1a      	ldr	r2, [r3, #32]
 8003960:	4b06      	ldr	r3, [pc, #24]	; (800397c <uart1_gpio_init+0xa0>)
 8003962:	490f      	ldr	r1, [pc, #60]	; (80039a0 <uart1_gpio_init+0xc4>)
 8003964:	400a      	ands	r2, r1
 8003966:	621a      	str	r2, [r3, #32]
	CLEAR_BIT(GPIOB->AFR[0], GPIO_AFRL_AFSEL7_3);
 8003968:	4b04      	ldr	r3, [pc, #16]	; (800397c <uart1_gpio_init+0xa0>)
 800396a:	6a1a      	ldr	r2, [r3, #32]
 800396c:	4b03      	ldr	r3, [pc, #12]	; (800397c <uart1_gpio_init+0xa0>)
 800396e:	0052      	lsls	r2, r2, #1
 8003970:	0852      	lsrs	r2, r2, #1
 8003972:	621a      	str	r2, [r3, #32]
}
 8003974:	46c0      	nop			; (mov r8, r8)
 8003976:	46bd      	mov	sp, r7
 8003978:	bd80      	pop	{r7, pc}
 800397a:	46c0      	nop			; (mov r8, r8)
 800397c:	50000400 	.word	0x50000400
 8003980:	ffffefff 	.word	0xffffefff
 8003984:	ffffbfff 	.word	0xffffbfff
 8003988:	feffffff 	.word	0xfeffffff
 800398c:	fdffffff 	.word	0xfdffffff
 8003990:	fbffffff 	.word	0xfbffffff
 8003994:	f7ffffff 	.word	0xf7ffffff
 8003998:	efffffff 	.word	0xefffffff
 800399c:	dfffffff 	.word	0xdfffffff
 80039a0:	bfffffff 	.word	0xbfffffff

080039a4 <uart1_init>:

void uart1_init(uint32_t pclk, uint32_t baud_rate, UART1_t *u) {
 80039a4:	b580      	push	{r7, lr}
 80039a6:	b086      	sub	sp, #24
 80039a8:	af00      	add	r7, sp, #0
 80039aa:	60f8      	str	r0, [r7, #12]
 80039ac:	60b9      	str	r1, [r7, #8]
 80039ae:	607a      	str	r2, [r7, #4]
	uint32_t br_value = 0;
 80039b0:	2300      	movs	r3, #0
 80039b2:	617b      	str	r3, [r7, #20]

	uart1_gpio_init();
 80039b4:	f7ff ff92 	bl	80038dc <uart1_gpio_init>

	/*enable clock access to USART1 */
	SET_BIT(RCC->APBENR2, RCC_APBENR2_USART1EN);
 80039b8:	4b25      	ldr	r3, [pc, #148]	; (8003a50 <uart1_init+0xac>)
 80039ba:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80039bc:	4b24      	ldr	r3, [pc, #144]	; (8003a50 <uart1_init+0xac>)
 80039be:	2180      	movs	r1, #128	; 0x80
 80039c0:	01c9      	lsls	r1, r1, #7
 80039c2:	430a      	orrs	r2, r1
 80039c4:	641a      	str	r2, [r3, #64]	; 0x40
	if (pclk == 16000000) {
 80039c6:	68fb      	ldr	r3, [r7, #12]
 80039c8:	4a22      	ldr	r2, [pc, #136]	; (8003a54 <uart1_init+0xb0>)
 80039ca:	4293      	cmp	r3, r2
 80039cc:	d10b      	bne.n	80039e6 <uart1_init+0x42>
		/*set HSI 16 CLK */
		CLEAR_BIT(RCC->CCIPR, RCC_CCIPR_USART1SEL_0);
 80039ce:	4b20      	ldr	r3, [pc, #128]	; (8003a50 <uart1_init+0xac>)
 80039d0:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80039d2:	4b1f      	ldr	r3, [pc, #124]	; (8003a50 <uart1_init+0xac>)
 80039d4:	2101      	movs	r1, #1
 80039d6:	438a      	bics	r2, r1
 80039d8:	655a      	str	r2, [r3, #84]	; 0x54
		SET_BIT(RCC->CCIPR, RCC_CCIPR_USART1SEL_1);
 80039da:	4b1d      	ldr	r3, [pc, #116]	; (8003a50 <uart1_init+0xac>)
 80039dc:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80039de:	4b1c      	ldr	r3, [pc, #112]	; (8003a50 <uart1_init+0xac>)
 80039e0:	2102      	movs	r1, #2
 80039e2:	430a      	orrs	r2, r1
 80039e4:	655a      	str	r2, [r3, #84]	; 0x54
	}
	//MODIFY_REG(USART1->PRESC,USART_PRESC_PRESCALER,0x0010);
	/* set baud rate */
	br_value = (pclk) / baud_rate;
 80039e6:	68b9      	ldr	r1, [r7, #8]
 80039e8:	68f8      	ldr	r0, [r7, #12]
 80039ea:	f7fc fb93 	bl	8000114 <__udivsi3>
 80039ee:	0003      	movs	r3, r0
 80039f0:	617b      	str	r3, [r7, #20]
	USART1->BRR = (uint16_t) br_value;
 80039f2:	697b      	ldr	r3, [r7, #20]
 80039f4:	b29a      	uxth	r2, r3
 80039f6:	4b18      	ldr	r3, [pc, #96]	; (8003a58 <uart1_init+0xb4>)
 80039f8:	60da      	str	r2, [r3, #12]
	/* transmitter enable*/
	USART1->CR1 = USART_CR1_TE | USART_CR1_RE;
 80039fa:	4b17      	ldr	r3, [pc, #92]	; (8003a58 <uart1_init+0xb4>)
 80039fc:	220c      	movs	r2, #12
 80039fe:	601a      	str	r2, [r3, #0]

	u->rx_buffer = (uint8_t*) malloc(RX_BUFFLEN);
 8003a00:	2019      	movs	r0, #25
 8003a02:	f002 fb1f 	bl	8006044 <malloc>
 8003a06:	0003      	movs	r3, r0
 8003a08:	001a      	movs	r2, r3
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	601a      	str	r2, [r3, #0]
	u->tx_buffer = (uint8_t*) malloc(TX_BUFFLEN);
 8003a0e:	2064      	movs	r0, #100	; 0x64
 8003a10:	f002 fb18 	bl	8006044 <malloc>
 8003a14:	0003      	movs	r3, r0
 8003a16:	001a      	movs	r2, r3
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	605a      	str	r2, [r3, #4]
	u->rx_count = 0;
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	2200      	movs	r2, #0
 8003a20:	721a      	strb	r2, [r3, #8]

	uart1_clean_buffer(u);
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	0018      	movs	r0, r3
 8003a26:	f000 f8dd 	bl	8003be4 <uart1_clean_buffer>

	/* enable FIFO */
	//SET_BIT(USART1->CR2, USART_CR1_FIFOEN);
	/* Enable interrupt */
	SET_BIT(USART1->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8003a2a:	4b0b      	ldr	r3, [pc, #44]	; (8003a58 <uart1_init+0xb4>)
 8003a2c:	681a      	ldr	r2, [r3, #0]
 8003a2e:	4b0a      	ldr	r3, [pc, #40]	; (8003a58 <uart1_init+0xb4>)
 8003a30:	2120      	movs	r1, #32
 8003a32:	430a      	orrs	r2, r1
 8003a34:	601a      	str	r2, [r3, #0]
	NVIC_EnableIRQ(USART1_IRQn);
 8003a36:	201b      	movs	r0, #27
 8003a38:	f7ff ff08 	bl	800384c <__NVIC_EnableIRQ>
	SET_BIT(USART1->CR1, USART_CR1_UE);
 8003a3c:	4b06      	ldr	r3, [pc, #24]	; (8003a58 <uart1_init+0xb4>)
 8003a3e:	681a      	ldr	r2, [r3, #0]
 8003a40:	4b05      	ldr	r3, [pc, #20]	; (8003a58 <uart1_init+0xb4>)
 8003a42:	2101      	movs	r1, #1
 8003a44:	430a      	orrs	r2, r1
 8003a46:	601a      	str	r2, [r3, #0]
}
 8003a48:	46c0      	nop			; (mov r8, r8)
 8003a4a:	46bd      	mov	sp, r7
 8003a4c:	b006      	add	sp, #24
 8003a4e:	bd80      	pop	{r7, pc}
 8003a50:	40021000 	.word	0x40021000
 8003a54:	00f42400 	.word	0x00f42400
 8003a58:	40013800 	.word	0x40013800

08003a5c <uart1_write>:
	/* set the destination buffer */
	/*set the source buffer */

}

void uart1_write(char ch) {
 8003a5c:	b580      	push	{r7, lr}
 8003a5e:	b082      	sub	sp, #8
 8003a60:	af00      	add	r7, sp, #0
 8003a62:	0002      	movs	r2, r0
 8003a64:	1dfb      	adds	r3, r7, #7
 8003a66:	701a      	strb	r2, [r3, #0]
	SET_BIT(GPIOB->ODR, GPIO_ODR_OD5);
 8003a68:	4b0f      	ldr	r3, [pc, #60]	; (8003aa8 <uart1_write+0x4c>)
 8003a6a:	695a      	ldr	r2, [r3, #20]
 8003a6c:	4b0e      	ldr	r3, [pc, #56]	; (8003aa8 <uart1_write+0x4c>)
 8003a6e:	2120      	movs	r1, #32
 8003a70:	430a      	orrs	r2, r1
 8003a72:	615a      	str	r2, [r3, #20]

	while (!READ_BIT(USART1->ISR, USART_ISR_TXE_TXFNF))
 8003a74:	46c0      	nop			; (mov r8, r8)
 8003a76:	4b0d      	ldr	r3, [pc, #52]	; (8003aac <uart1_write+0x50>)
 8003a78:	69db      	ldr	r3, [r3, #28]
 8003a7a:	2280      	movs	r2, #128	; 0x80
 8003a7c:	4013      	ands	r3, r2
 8003a7e:	d0fa      	beq.n	8003a76 <uart1_write+0x1a>
		;
	USART1->TDR = (uint8_t) (ch & 0xFFU);
 8003a80:	4b0a      	ldr	r3, [pc, #40]	; (8003aac <uart1_write+0x50>)
 8003a82:	1dfa      	adds	r2, r7, #7
 8003a84:	7812      	ldrb	r2, [r2, #0]
 8003a86:	629a      	str	r2, [r3, #40]	; 0x28

	while (!READ_BIT(USART1->ISR, USART_ISR_TC))
 8003a88:	46c0      	nop			; (mov r8, r8)
 8003a8a:	4b08      	ldr	r3, [pc, #32]	; (8003aac <uart1_write+0x50>)
 8003a8c:	69db      	ldr	r3, [r3, #28]
 8003a8e:	2240      	movs	r2, #64	; 0x40
 8003a90:	4013      	ands	r3, r2
 8003a92:	d0fa      	beq.n	8003a8a <uart1_write+0x2e>
		;

	CLEAR_BIT(GPIOB->ODR, GPIO_ODR_OD5);
 8003a94:	4b04      	ldr	r3, [pc, #16]	; (8003aa8 <uart1_write+0x4c>)
 8003a96:	695a      	ldr	r2, [r3, #20]
 8003a98:	4b03      	ldr	r3, [pc, #12]	; (8003aa8 <uart1_write+0x4c>)
 8003a9a:	2120      	movs	r1, #32
 8003a9c:	438a      	bics	r2, r1
 8003a9e:	615a      	str	r2, [r3, #20]
}
 8003aa0:	46c0      	nop			; (mov r8, r8)
 8003aa2:	46bd      	mov	sp, r7
 8003aa4:	b002      	add	sp, #8
 8003aa6:	bd80      	pop	{r7, pc}
 8003aa8:	50000400 	.word	0x50000400
 8003aac:	40013800 	.word	0x40013800

08003ab0 <uart1_1byte_read>:
		}
		data[0] = USART1->RDR;
	}
}

uint8_t uart1_1byte_read(void) {
 8003ab0:	b580      	push	{r7, lr}
 8003ab2:	b082      	sub	sp, #8
 8003ab4:	af00      	add	r7, sp, #0
	bool override = READ_BIT(USART1->ISR, USART_ISR_ORE);
 8003ab6:	4b15      	ldr	r3, [pc, #84]	; (8003b0c <uart1_1byte_read+0x5c>)
 8003ab8:	69db      	ldr	r3, [r3, #28]
 8003aba:	2208      	movs	r2, #8
 8003abc:	401a      	ands	r2, r3
 8003abe:	1dfb      	adds	r3, r7, #7
 8003ac0:	1e51      	subs	r1, r2, #1
 8003ac2:	418a      	sbcs	r2, r1
 8003ac4:	701a      	strb	r2, [r3, #0]
	bool data_present = READ_BIT(USART1->ISR, USART_ISR_RXNE_RXFNE);
 8003ac6:	4b11      	ldr	r3, [pc, #68]	; (8003b0c <uart1_1byte_read+0x5c>)
 8003ac8:	69db      	ldr	r3, [r3, #28]
 8003aca:	2220      	movs	r2, #32
 8003acc:	401a      	ands	r2, r3
 8003ace:	1dbb      	adds	r3, r7, #6
 8003ad0:	1e51      	subs	r1, r2, #1
 8003ad2:	418a      	sbcs	r2, r1
 8003ad4:	701a      	strb	r2, [r3, #0]
//	bool busy = READ_BIT(USART1->ISR, USART_ISR_BUSY);
	if ((data_present || override)) {
 8003ad6:	1dbb      	adds	r3, r7, #6
 8003ad8:	781b      	ldrb	r3, [r3, #0]
 8003ada:	2b00      	cmp	r3, #0
 8003adc:	d103      	bne.n	8003ae6 <uart1_1byte_read+0x36>
 8003ade:	1dfb      	adds	r3, r7, #7
 8003ae0:	781b      	ldrb	r3, [r3, #0]
 8003ae2:	2b00      	cmp	r3, #0
 8003ae4:	d00d      	beq.n	8003b02 <uart1_1byte_read+0x52>
		if (override)
 8003ae6:	1dfb      	adds	r3, r7, #7
 8003ae8:	781b      	ldrb	r3, [r3, #0]
 8003aea:	2b00      	cmp	r3, #0
 8003aec:	d005      	beq.n	8003afa <uart1_1byte_read+0x4a>
			SET_BIT(USART1->ICR, USART_ICR_ORECF);
 8003aee:	4b07      	ldr	r3, [pc, #28]	; (8003b0c <uart1_1byte_read+0x5c>)
 8003af0:	6a1a      	ldr	r2, [r3, #32]
 8003af2:	4b06      	ldr	r3, [pc, #24]	; (8003b0c <uart1_1byte_read+0x5c>)
 8003af4:	2108      	movs	r1, #8
 8003af6:	430a      	orrs	r2, r1
 8003af8:	621a      	str	r2, [r3, #32]
		return USART1->RDR;
 8003afa:	4b04      	ldr	r3, [pc, #16]	; (8003b0c <uart1_1byte_read+0x5c>)
 8003afc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003afe:	b2db      	uxtb	r3, r3
 8003b00:	e000      	b.n	8003b04 <uart1_1byte_read+0x54>
	} else
		return '\0';
 8003b02:	2300      	movs	r3, #0
}
 8003b04:	0018      	movs	r0, r3
 8003b06:	46bd      	mov	sp, r7
 8003b08:	b002      	add	sp, #8
 8003b0a:	bd80      	pop	{r7, pc}
 8003b0c:	40013800 	.word	0x40013800

08003b10 <uart1_read_to_frame>:

void  uart1_read_to_frame(UART1_t *u) {
 8003b10:	b590      	push	{r4, r7, lr}
 8003b12:	b083      	sub	sp, #12
 8003b14:	af00      	add	r7, sp, #0
 8003b16:	6078      	str	r0, [r7, #4]
	if (u->rx_count >= RX_BUFFLEN) {
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	7a1b      	ldrb	r3, [r3, #8]
 8003b1c:	2b18      	cmp	r3, #24
 8003b1e:	d906      	bls.n	8003b2e <uart1_read_to_frame+0x1e>
		uart1_clean_buffer(u);
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	0018      	movs	r0, r3
 8003b24:	f000 f85e 	bl	8003be4 <uart1_clean_buffer>
		u->rx_count = 0;
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	2200      	movs	r2, #0
 8003b2c:	721a      	strb	r2, [r3, #8]
	}
	u->rx_buffer[u->rx_count++] = uart1_1byte_read();
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	681a      	ldr	r2, [r3, #0]
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	7a1b      	ldrb	r3, [r3, #8]
 8003b36:	1c59      	adds	r1, r3, #1
 8003b38:	b2c8      	uxtb	r0, r1
 8003b3a:	6879      	ldr	r1, [r7, #4]
 8003b3c:	7208      	strb	r0, [r1, #8]
 8003b3e:	18d4      	adds	r4, r2, r3
 8003b40:	f7ff ffb6 	bl	8003ab0 <uart1_1byte_read>
 8003b44:	0003      	movs	r3, r0
 8003b46:	7023      	strb	r3, [r4, #0]
}
 8003b48:	46c0      	nop			; (mov r8, r8)
 8003b4a:	46bd      	mov	sp, r7
 8003b4c:	b003      	add	sp, #12
 8003b4e:	bd90      	pop	{r4, r7, pc}

08003b50 <uart1_send_str>:

void uart1_send_str(char *str) {
 8003b50:	b590      	push	{r4, r7, lr}
 8003b52:	b085      	sub	sp, #20
 8003b54:	af00      	add	r7, sp, #0
 8003b56:	6078      	str	r0, [r7, #4]
	uint8_t i;
	for (i = 0; str[i] != '\0'; i++)
 8003b58:	230f      	movs	r3, #15
 8003b5a:	18fb      	adds	r3, r7, r3
 8003b5c:	2200      	movs	r2, #0
 8003b5e:	701a      	strb	r2, [r3, #0]
 8003b60:	e00d      	b.n	8003b7e <uart1_send_str+0x2e>
		uart1_write(str[i]);
 8003b62:	240f      	movs	r4, #15
 8003b64:	193b      	adds	r3, r7, r4
 8003b66:	781b      	ldrb	r3, [r3, #0]
 8003b68:	687a      	ldr	r2, [r7, #4]
 8003b6a:	18d3      	adds	r3, r2, r3
 8003b6c:	781b      	ldrb	r3, [r3, #0]
 8003b6e:	0018      	movs	r0, r3
 8003b70:	f7ff ff74 	bl	8003a5c <uart1_write>
	for (i = 0; str[i] != '\0'; i++)
 8003b74:	193b      	adds	r3, r7, r4
 8003b76:	781a      	ldrb	r2, [r3, #0]
 8003b78:	193b      	adds	r3, r7, r4
 8003b7a:	3201      	adds	r2, #1
 8003b7c:	701a      	strb	r2, [r3, #0]
 8003b7e:	230f      	movs	r3, #15
 8003b80:	18fb      	adds	r3, r7, r3
 8003b82:	781b      	ldrb	r3, [r3, #0]
 8003b84:	687a      	ldr	r2, [r7, #4]
 8003b86:	18d3      	adds	r3, r2, r3
 8003b88:	781b      	ldrb	r3, [r3, #0]
 8003b8a:	2b00      	cmp	r3, #0
 8003b8c:	d1e9      	bne.n	8003b62 <uart1_send_str+0x12>
}
 8003b8e:	46c0      	nop			; (mov r8, r8)
 8003b90:	46c0      	nop			; (mov r8, r8)
 8003b92:	46bd      	mov	sp, r7
 8003b94:	b005      	add	sp, #20
 8003b96:	bd90      	pop	{r4, r7, pc}

08003b98 <uart1_send_frame>:

void uart1_send_frame(char *str, uint8_t len) {
 8003b98:	b580      	push	{r7, lr}
 8003b9a:	b084      	sub	sp, #16
 8003b9c:	af00      	add	r7, sp, #0
 8003b9e:	6078      	str	r0, [r7, #4]
 8003ba0:	000a      	movs	r2, r1
 8003ba2:	1cfb      	adds	r3, r7, #3
 8003ba4:	701a      	strb	r2, [r3, #0]

	if (len > 0) {
 8003ba6:	1cfb      	adds	r3, r7, #3
 8003ba8:	781b      	ldrb	r3, [r3, #0]
 8003baa:	2b00      	cmp	r3, #0
 8003bac:	d016      	beq.n	8003bdc <uart1_send_frame+0x44>
		for (int i = 0; i < len; i++){
 8003bae:	2300      	movs	r3, #0
 8003bb0:	60fb      	str	r3, [r7, #12]
 8003bb2:	e00e      	b.n	8003bd2 <uart1_send_frame+0x3a>
			uart1_write(str[i]);
 8003bb4:	68fb      	ldr	r3, [r7, #12]
 8003bb6:	687a      	ldr	r2, [r7, #4]
 8003bb8:	18d3      	adds	r3, r2, r3
 8003bba:	781b      	ldrb	r3, [r3, #0]
 8003bbc:	0018      	movs	r0, r3
 8003bbe:	f7ff ff4d 	bl	8003a5c <uart1_write>
			str[i] = (char) '\0';
 8003bc2:	68fb      	ldr	r3, [r7, #12]
 8003bc4:	687a      	ldr	r2, [r7, #4]
 8003bc6:	18d3      	adds	r3, r2, r3
 8003bc8:	2200      	movs	r2, #0
 8003bca:	701a      	strb	r2, [r3, #0]
		for (int i = 0; i < len; i++){
 8003bcc:	68fb      	ldr	r3, [r7, #12]
 8003bce:	3301      	adds	r3, #1
 8003bd0:	60fb      	str	r3, [r7, #12]
 8003bd2:	1cfb      	adds	r3, r7, #3
 8003bd4:	781b      	ldrb	r3, [r3, #0]
 8003bd6:	68fa      	ldr	r2, [r7, #12]
 8003bd8:	429a      	cmp	r2, r3
 8003bda:	dbeb      	blt.n	8003bb4 <uart1_send_frame+0x1c>
		}
	}
}
 8003bdc:	46c0      	nop			; (mov r8, r8)
 8003bde:	46bd      	mov	sp, r7
 8003be0:	b004      	add	sp, #16
 8003be2:	bd80      	pop	{r7, pc}

08003be4 <uart1_clean_buffer>:

void uart1_clean_buffer(UART1_t *u) {
 8003be4:	b580      	push	{r7, lr}
 8003be6:	b084      	sub	sp, #16
 8003be8:	af00      	add	r7, sp, #0
 8003bea:	6078      	str	r0, [r7, #4]
	u->rx_count = 0;
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	2200      	movs	r2, #0
 8003bf0:	721a      	strb	r2, [r3, #8]
	if (TX_BUFFLEN > RX_BUFFLEN) {
		for (int i = 0; i < TX_BUFFLEN; i++) {
 8003bf2:	2300      	movs	r3, #0
 8003bf4:	60fb      	str	r3, [r7, #12]
 8003bf6:	e011      	b.n	8003c1c <uart1_clean_buffer+0x38>
			if (i < RX_BUFFLEN)
 8003bf8:	68fb      	ldr	r3, [r7, #12]
 8003bfa:	2b18      	cmp	r3, #24
 8003bfc:	dc05      	bgt.n	8003c0a <uart1_clean_buffer+0x26>
				u->rx_buffer[i] = 0x00;
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	681a      	ldr	r2, [r3, #0]
 8003c02:	68fb      	ldr	r3, [r7, #12]
 8003c04:	18d3      	adds	r3, r2, r3
 8003c06:	2200      	movs	r2, #0
 8003c08:	701a      	strb	r2, [r3, #0]
			u->tx_buffer[i] = 0x00;
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	685a      	ldr	r2, [r3, #4]
 8003c0e:	68fb      	ldr	r3, [r7, #12]
 8003c10:	18d3      	adds	r3, r2, r3
 8003c12:	2200      	movs	r2, #0
 8003c14:	701a      	strb	r2, [r3, #0]
		for (int i = 0; i < TX_BUFFLEN; i++) {
 8003c16:	68fb      	ldr	r3, [r7, #12]
 8003c18:	3301      	adds	r3, #1
 8003c1a:	60fb      	str	r3, [r7, #12]
 8003c1c:	68fb      	ldr	r3, [r7, #12]
 8003c1e:	2b63      	cmp	r3, #99	; 0x63
 8003c20:	ddea      	ble.n	8003bf8 <uart1_clean_buffer+0x14>
			if (i < TX_BUFFLEN)
				u->tx_buffer[i] = 0x00;
			u->rx_buffer[i] = 0x00;
		}
	}
}
 8003c22:	46c0      	nop			; (mov r8, r8)
 8003c24:	46c0      	nop			; (mov r8, r8)
 8003c26:	46bd      	mov	sp, r7
 8003c28:	b004      	add	sp, #16
 8003c2a:	bd80      	pop	{r7, pc}

08003c2c <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8003c2c:	480d      	ldr	r0, [pc, #52]	; (8003c64 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8003c2e:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8003c30:	f7ff fe06 	bl	8003840 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8003c34:	480c      	ldr	r0, [pc, #48]	; (8003c68 <LoopForever+0x6>)
  ldr r1, =_edata
 8003c36:	490d      	ldr	r1, [pc, #52]	; (8003c6c <LoopForever+0xa>)
  ldr r2, =_sidata
 8003c38:	4a0d      	ldr	r2, [pc, #52]	; (8003c70 <LoopForever+0xe>)
  movs r3, #0
 8003c3a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003c3c:	e002      	b.n	8003c44 <LoopCopyDataInit>

08003c3e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003c3e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003c40:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003c42:	3304      	adds	r3, #4

08003c44 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003c44:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003c46:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003c48:	d3f9      	bcc.n	8003c3e <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003c4a:	4a0a      	ldr	r2, [pc, #40]	; (8003c74 <LoopForever+0x12>)
  ldr r4, =_ebss
 8003c4c:	4c0a      	ldr	r4, [pc, #40]	; (8003c78 <LoopForever+0x16>)
  movs r3, #0
 8003c4e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003c50:	e001      	b.n	8003c56 <LoopFillZerobss>

08003c52 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003c52:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003c54:	3204      	adds	r2, #4

08003c56 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003c56:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003c58:	d3fb      	bcc.n	8003c52 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8003c5a:	f002 f9cf 	bl	8005ffc <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 8003c5e:	f7fe fc65 	bl	800252c <main>

08003c62 <LoopForever>:

LoopForever:
  b LoopForever
 8003c62:	e7fe      	b.n	8003c62 <LoopForever>
  ldr   r0, =_estack
 8003c64:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 8003c68:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003c6c:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8003c70:	08006d7c 	.word	0x08006d7c
  ldr r2, =_sbss
 8003c74:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8003c78:	200002b4 	.word	0x200002b4

08003c7c <ADC1_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8003c7c:	e7fe      	b.n	8003c7c <ADC1_IRQHandler>
	...

08003c80 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003c80:	b580      	push	{r7, lr}
 8003c82:	b082      	sub	sp, #8
 8003c84:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8003c86:	1dfb      	adds	r3, r7, #7
 8003c88:	2200      	movs	r2, #0
 8003c8a:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003c8c:	4b0b      	ldr	r3, [pc, #44]	; (8003cbc <HAL_Init+0x3c>)
 8003c8e:	681a      	ldr	r2, [r3, #0]
 8003c90:	4b0a      	ldr	r3, [pc, #40]	; (8003cbc <HAL_Init+0x3c>)
 8003c92:	2180      	movs	r1, #128	; 0x80
 8003c94:	0049      	lsls	r1, r1, #1
 8003c96:	430a      	orrs	r2, r1
 8003c98:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8003c9a:	2003      	movs	r0, #3
 8003c9c:	f000 f810 	bl	8003cc0 <HAL_InitTick>
 8003ca0:	1e03      	subs	r3, r0, #0
 8003ca2:	d003      	beq.n	8003cac <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 8003ca4:	1dfb      	adds	r3, r7, #7
 8003ca6:	2201      	movs	r2, #1
 8003ca8:	701a      	strb	r2, [r3, #0]
 8003caa:	e001      	b.n	8003cb0 <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 8003cac:	f7ff fca2 	bl	80035f4 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8003cb0:	1dfb      	adds	r3, r7, #7
 8003cb2:	781b      	ldrb	r3, [r3, #0]
}
 8003cb4:	0018      	movs	r0, r3
 8003cb6:	46bd      	mov	sp, r7
 8003cb8:	b002      	add	sp, #8
 8003cba:	bd80      	pop	{r7, pc}
 8003cbc:	40022000 	.word	0x40022000

08003cc0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003cc0:	b590      	push	{r4, r7, lr}
 8003cc2:	b085      	sub	sp, #20
 8003cc4:	af00      	add	r7, sp, #0
 8003cc6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8003cc8:	230f      	movs	r3, #15
 8003cca:	18fb      	adds	r3, r7, r3
 8003ccc:	2200      	movs	r2, #0
 8003cce:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 8003cd0:	4b1d      	ldr	r3, [pc, #116]	; (8003d48 <HAL_InitTick+0x88>)
 8003cd2:	781b      	ldrb	r3, [r3, #0]
 8003cd4:	2b00      	cmp	r3, #0
 8003cd6:	d02b      	beq.n	8003d30 <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 8003cd8:	4b1c      	ldr	r3, [pc, #112]	; (8003d4c <HAL_InitTick+0x8c>)
 8003cda:	681c      	ldr	r4, [r3, #0]
 8003cdc:	4b1a      	ldr	r3, [pc, #104]	; (8003d48 <HAL_InitTick+0x88>)
 8003cde:	781b      	ldrb	r3, [r3, #0]
 8003ce0:	0019      	movs	r1, r3
 8003ce2:	23fa      	movs	r3, #250	; 0xfa
 8003ce4:	0098      	lsls	r0, r3, #2
 8003ce6:	f7fc fa15 	bl	8000114 <__udivsi3>
 8003cea:	0003      	movs	r3, r0
 8003cec:	0019      	movs	r1, r3
 8003cee:	0020      	movs	r0, r4
 8003cf0:	f7fc fa10 	bl	8000114 <__udivsi3>
 8003cf4:	0003      	movs	r3, r0
 8003cf6:	0018      	movs	r0, r3
 8003cf8:	f000 ffb7 	bl	8004c6a <HAL_SYSTICK_Config>
 8003cfc:	1e03      	subs	r3, r0, #0
 8003cfe:	d112      	bne.n	8003d26 <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	2b03      	cmp	r3, #3
 8003d04:	d80a      	bhi.n	8003d1c <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003d06:	6879      	ldr	r1, [r7, #4]
 8003d08:	2301      	movs	r3, #1
 8003d0a:	425b      	negs	r3, r3
 8003d0c:	2200      	movs	r2, #0
 8003d0e:	0018      	movs	r0, r3
 8003d10:	f000 ff86 	bl	8004c20 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8003d14:	4b0e      	ldr	r3, [pc, #56]	; (8003d50 <HAL_InitTick+0x90>)
 8003d16:	687a      	ldr	r2, [r7, #4]
 8003d18:	601a      	str	r2, [r3, #0]
 8003d1a:	e00d      	b.n	8003d38 <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 8003d1c:	230f      	movs	r3, #15
 8003d1e:	18fb      	adds	r3, r7, r3
 8003d20:	2201      	movs	r2, #1
 8003d22:	701a      	strb	r2, [r3, #0]
 8003d24:	e008      	b.n	8003d38 <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 8003d26:	230f      	movs	r3, #15
 8003d28:	18fb      	adds	r3, r7, r3
 8003d2a:	2201      	movs	r2, #1
 8003d2c:	701a      	strb	r2, [r3, #0]
 8003d2e:	e003      	b.n	8003d38 <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 8003d30:	230f      	movs	r3, #15
 8003d32:	18fb      	adds	r3, r7, r3
 8003d34:	2201      	movs	r2, #1
 8003d36:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 8003d38:	230f      	movs	r3, #15
 8003d3a:	18fb      	adds	r3, r7, r3
 8003d3c:	781b      	ldrb	r3, [r3, #0]
}
 8003d3e:	0018      	movs	r0, r3
 8003d40:	46bd      	mov	sp, r7
 8003d42:	b005      	add	sp, #20
 8003d44:	bd90      	pop	{r4, r7, pc}
 8003d46:	46c0      	nop			; (mov r8, r8)
 8003d48:	20000008 	.word	0x20000008
 8003d4c:	20000000 	.word	0x20000000
 8003d50:	20000004 	.word	0x20000004

08003d54 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003d54:	b580      	push	{r7, lr}
 8003d56:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8003d58:	4b05      	ldr	r3, [pc, #20]	; (8003d70 <HAL_IncTick+0x1c>)
 8003d5a:	781b      	ldrb	r3, [r3, #0]
 8003d5c:	001a      	movs	r2, r3
 8003d5e:	4b05      	ldr	r3, [pc, #20]	; (8003d74 <HAL_IncTick+0x20>)
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	18d2      	adds	r2, r2, r3
 8003d64:	4b03      	ldr	r3, [pc, #12]	; (8003d74 <HAL_IncTick+0x20>)
 8003d66:	601a      	str	r2, [r3, #0]
}
 8003d68:	46c0      	nop			; (mov r8, r8)
 8003d6a:	46bd      	mov	sp, r7
 8003d6c:	bd80      	pop	{r7, pc}
 8003d6e:	46c0      	nop			; (mov r8, r8)
 8003d70:	20000008 	.word	0x20000008
 8003d74:	200002a0 	.word	0x200002a0

08003d78 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003d78:	b580      	push	{r7, lr}
 8003d7a:	af00      	add	r7, sp, #0
  return uwTick;
 8003d7c:	4b02      	ldr	r3, [pc, #8]	; (8003d88 <HAL_GetTick+0x10>)
 8003d7e:	681b      	ldr	r3, [r3, #0]
}
 8003d80:	0018      	movs	r0, r3
 8003d82:	46bd      	mov	sp, r7
 8003d84:	bd80      	pop	{r7, pc}
 8003d86:	46c0      	nop			; (mov r8, r8)
 8003d88:	200002a0 	.word	0x200002a0

08003d8c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003d8c:	b580      	push	{r7, lr}
 8003d8e:	b084      	sub	sp, #16
 8003d90:	af00      	add	r7, sp, #0
 8003d92:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003d94:	f7ff fff0 	bl	8003d78 <HAL_GetTick>
 8003d98:	0003      	movs	r3, r0
 8003d9a:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003da0:	68fb      	ldr	r3, [r7, #12]
 8003da2:	3301      	adds	r3, #1
 8003da4:	d005      	beq.n	8003db2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003da6:	4b0a      	ldr	r3, [pc, #40]	; (8003dd0 <HAL_Delay+0x44>)
 8003da8:	781b      	ldrb	r3, [r3, #0]
 8003daa:	001a      	movs	r2, r3
 8003dac:	68fb      	ldr	r3, [r7, #12]
 8003dae:	189b      	adds	r3, r3, r2
 8003db0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8003db2:	46c0      	nop			; (mov r8, r8)
 8003db4:	f7ff ffe0 	bl	8003d78 <HAL_GetTick>
 8003db8:	0002      	movs	r2, r0
 8003dba:	68bb      	ldr	r3, [r7, #8]
 8003dbc:	1ad3      	subs	r3, r2, r3
 8003dbe:	68fa      	ldr	r2, [r7, #12]
 8003dc0:	429a      	cmp	r2, r3
 8003dc2:	d8f7      	bhi.n	8003db4 <HAL_Delay+0x28>
  {
  }
}
 8003dc4:	46c0      	nop			; (mov r8, r8)
 8003dc6:	46c0      	nop			; (mov r8, r8)
 8003dc8:	46bd      	mov	sp, r7
 8003dca:	b004      	add	sp, #16
 8003dcc:	bd80      	pop	{r7, pc}
 8003dce:	46c0      	nop			; (mov r8, r8)
 8003dd0:	20000008 	.word	0x20000008

08003dd4 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8003dd4:	b580      	push	{r7, lr}
 8003dd6:	b082      	sub	sp, #8
 8003dd8:	af00      	add	r7, sp, #0
 8003dda:	6078      	str	r0, [r7, #4]
 8003ddc:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	681b      	ldr	r3, [r3, #0]
 8003de2:	4a05      	ldr	r2, [pc, #20]	; (8003df8 <LL_ADC_SetCommonPathInternalCh+0x24>)
 8003de4:	401a      	ands	r2, r3
 8003de6:	683b      	ldr	r3, [r7, #0]
 8003de8:	431a      	orrs	r2, r3
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	601a      	str	r2, [r3, #0]
}
 8003dee:	46c0      	nop			; (mov r8, r8)
 8003df0:	46bd      	mov	sp, r7
 8003df2:	b002      	add	sp, #8
 8003df4:	bd80      	pop	{r7, pc}
 8003df6:	46c0      	nop			; (mov r8, r8)
 8003df8:	fe3fffff 	.word	0xfe3fffff

08003dfc <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8003dfc:	b580      	push	{r7, lr}
 8003dfe:	b082      	sub	sp, #8
 8003e00:	af00      	add	r7, sp, #0
 8003e02:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	681a      	ldr	r2, [r3, #0]
 8003e08:	23e0      	movs	r3, #224	; 0xe0
 8003e0a:	045b      	lsls	r3, r3, #17
 8003e0c:	4013      	ands	r3, r2
}
 8003e0e:	0018      	movs	r0, r3
 8003e10:	46bd      	mov	sp, r7
 8003e12:	b002      	add	sp, #8
 8003e14:	bd80      	pop	{r7, pc}

08003e16 <LL_ADC_SetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonChannels(ADC_TypeDef *ADCx, uint32_t SamplingTimeY,
                                                          uint32_t SamplingTime)
{
 8003e16:	b580      	push	{r7, lr}
 8003e18:	b084      	sub	sp, #16
 8003e1a:	af00      	add	r7, sp, #0
 8003e1c:	60f8      	str	r0, [r7, #12]
 8003e1e:	60b9      	str	r1, [r7, #8]
 8003e20:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->SMPR,
 8003e22:	68fb      	ldr	r3, [r7, #12]
 8003e24:	695b      	ldr	r3, [r3, #20]
 8003e26:	68ba      	ldr	r2, [r7, #8]
 8003e28:	2104      	movs	r1, #4
 8003e2a:	400a      	ands	r2, r1
 8003e2c:	2107      	movs	r1, #7
 8003e2e:	4091      	lsls	r1, r2
 8003e30:	000a      	movs	r2, r1
 8003e32:	43d2      	mvns	r2, r2
 8003e34:	401a      	ands	r2, r3
 8003e36:	68bb      	ldr	r3, [r7, #8]
 8003e38:	2104      	movs	r1, #4
 8003e3a:	400b      	ands	r3, r1
 8003e3c:	6879      	ldr	r1, [r7, #4]
 8003e3e:	4099      	lsls	r1, r3
 8003e40:	000b      	movs	r3, r1
 8003e42:	431a      	orrs	r2, r3
 8003e44:	68fb      	ldr	r3, [r7, #12]
 8003e46:	615a      	str	r2, [r3, #20]
             ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK),
             SamplingTime << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
}
 8003e48:	46c0      	nop			; (mov r8, r8)
 8003e4a:	46bd      	mov	sp, r7
 8003e4c:	b004      	add	sp, #16
 8003e4e:	bd80      	pop	{r7, pc}

08003e50 <LL_ADC_GetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_39CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_79CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  */
__STATIC_INLINE uint32_t LL_ADC_GetSamplingTimeCommonChannels(ADC_TypeDef *ADCx, uint32_t SamplingTimeY)
{
 8003e50:	b580      	push	{r7, lr}
 8003e52:	b082      	sub	sp, #8
 8003e54:	af00      	add	r7, sp, #0
 8003e56:	6078      	str	r0, [r7, #4]
 8003e58:	6039      	str	r1, [r7, #0]
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	695b      	ldr	r3, [r3, #20]
 8003e5e:	683a      	ldr	r2, [r7, #0]
 8003e60:	2104      	movs	r1, #4
 8003e62:	400a      	ands	r2, r1
 8003e64:	2107      	movs	r1, #7
 8003e66:	4091      	lsls	r1, r2
 8003e68:	000a      	movs	r2, r1
 8003e6a:	401a      	ands	r2, r3
                    >> (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
 8003e6c:	683b      	ldr	r3, [r7, #0]
 8003e6e:	2104      	movs	r1, #4
 8003e70:	400b      	ands	r3, r1
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 8003e72:	40da      	lsrs	r2, r3
 8003e74:	0013      	movs	r3, r2
}
 8003e76:	0018      	movs	r0, r3
 8003e78:	46bd      	mov	sp, r7
 8003e7a:	b002      	add	sp, #8
 8003e7c:	bd80      	pop	{r7, pc}

08003e7e <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 8003e7e:	b580      	push	{r7, lr}
 8003e80:	b082      	sub	sp, #8
 8003e82:	af00      	add	r7, sp, #0
 8003e84:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR1, ADC_CFGR1_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR1_EXTEN)) ? 1UL : 0UL);
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	68da      	ldr	r2, [r3, #12]
 8003e8a:	23c0      	movs	r3, #192	; 0xc0
 8003e8c:	011b      	lsls	r3, r3, #4
 8003e8e:	4013      	ands	r3, r2
 8003e90:	d101      	bne.n	8003e96 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8003e92:	2301      	movs	r3, #1
 8003e94:	e000      	b.n	8003e98 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8003e96:	2300      	movs	r3, #0
}
 8003e98:	0018      	movs	r0, r3
 8003e9a:	46bd      	mov	sp, r7
 8003e9c:	b002      	add	sp, #8
 8003e9e:	bd80      	pop	{r7, pc}

08003ea0 <LL_ADC_REG_SetSequencerRanks>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8003ea0:	b580      	push	{r7, lr}
 8003ea2:	b084      	sub	sp, #16
 8003ea4:	af00      	add	r7, sp, #0
 8003ea6:	60f8      	str	r0, [r7, #12]
 8003ea8:	60b9      	str	r1, [r7, #8]
 8003eaa:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register depending on parameter "Rank".                               */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->CHSELR,
 8003eac:	68fb      	ldr	r3, [r7, #12]
 8003eae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003eb0:	68ba      	ldr	r2, [r7, #8]
 8003eb2:	211f      	movs	r1, #31
 8003eb4:	400a      	ands	r2, r1
 8003eb6:	210f      	movs	r1, #15
 8003eb8:	4091      	lsls	r1, r2
 8003eba:	000a      	movs	r2, r1
 8003ebc:	43d2      	mvns	r2, r2
 8003ebe:	401a      	ands	r2, r3
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	0e9b      	lsrs	r3, r3, #26
 8003ec4:	210f      	movs	r1, #15
 8003ec6:	4019      	ands	r1, r3
 8003ec8:	68bb      	ldr	r3, [r7, #8]
 8003eca:	201f      	movs	r0, #31
 8003ecc:	4003      	ands	r3, r0
 8003ece:	4099      	lsls	r1, r3
 8003ed0:	000b      	movs	r3, r1
 8003ed2:	431a      	orrs	r2, r3
 8003ed4:	68fb      	ldr	r3, [r7, #12]
 8003ed6:	629a      	str	r2, [r3, #40]	; 0x28
             ADC_CHSELR_SQ1 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK_SEQ) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
              << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8003ed8:	46c0      	nop			; (mov r8, r8)
 8003eda:	46bd      	mov	sp, r7
 8003edc:	b004      	add	sp, #16
 8003ede:	bd80      	pop	{r7, pc}

08003ee0 <LL_ADC_REG_SetSequencerChAdd>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChAdd(ADC_TypeDef *ADCx, uint32_t Channel)
{
 8003ee0:	b580      	push	{r7, lr}
 8003ee2:	b082      	sub	sp, #8
 8003ee4:	af00      	add	r7, sp, #0
 8003ee6:	6078      	str	r0, [r7, #4]
 8003ee8:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  SET_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003eee:	683b      	ldr	r3, [r7, #0]
 8003ef0:	035b      	lsls	r3, r3, #13
 8003ef2:	0b5b      	lsrs	r3, r3, #13
 8003ef4:	431a      	orrs	r2, r3
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	629a      	str	r2, [r3, #40]	; 0x28
}
 8003efa:	46c0      	nop			; (mov r8, r8)
 8003efc:	46bd      	mov	sp, r7
 8003efe:	b002      	add	sp, #8
 8003f00:	bd80      	pop	{r7, pc}

08003f02 <LL_ADC_REG_SetSequencerChRem>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChRem(ADC_TypeDef *ADCx, uint32_t Channel)
{
 8003f02:	b580      	push	{r7, lr}
 8003f04:	b082      	sub	sp, #8
 8003f06:	af00      	add	r7, sp, #0
 8003f08:	6078      	str	r0, [r7, #4]
 8003f0a:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  CLEAR_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003f10:	683a      	ldr	r2, [r7, #0]
 8003f12:	0352      	lsls	r2, r2, #13
 8003f14:	0b52      	lsrs	r2, r2, #13
 8003f16:	43d2      	mvns	r2, r2
 8003f18:	401a      	ands	r2, r3
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	629a      	str	r2, [r3, #40]	; 0x28
}
 8003f1e:	46c0      	nop			; (mov r8, r8)
 8003f20:	46bd      	mov	sp, r7
 8003f22:	b002      	add	sp, #8
 8003f24:	bd80      	pop	{r7, pc}
	...

08003f28 <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_1
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_2
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTimeY)
{
 8003f28:	b580      	push	{r7, lr}
 8003f2a:	b084      	sub	sp, #16
 8003f2c:	af00      	add	r7, sp, #0
 8003f2e:	60f8      	str	r0, [r7, #12]
 8003f30:	60b9      	str	r1, [r7, #8]
 8003f32:	607a      	str	r2, [r7, #4]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->SMPR,
 8003f34:	68fb      	ldr	r3, [r7, #12]
 8003f36:	695b      	ldr	r3, [r3, #20]
 8003f38:	68ba      	ldr	r2, [r7, #8]
 8003f3a:	0212      	lsls	r2, r2, #8
 8003f3c:	43d2      	mvns	r2, r2
 8003f3e:	401a      	ands	r2, r3
 8003f40:	68bb      	ldr	r3, [r7, #8]
 8003f42:	021b      	lsls	r3, r3, #8
 8003f44:	6879      	ldr	r1, [r7, #4]
 8003f46:	400b      	ands	r3, r1
 8003f48:	4904      	ldr	r1, [pc, #16]	; (8003f5c <LL_ADC_SetChannelSamplingTime+0x34>)
 8003f4a:	400b      	ands	r3, r1
 8003f4c:	431a      	orrs	r2, r3
 8003f4e:	68fb      	ldr	r3, [r7, #12]
 8003f50:	615a      	str	r2, [r3, #20]
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS),
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS) & (SamplingTimeY & ADC_SAMPLING_TIME_CH_MASK)
            );
}
 8003f52:	46c0      	nop			; (mov r8, r8)
 8003f54:	46bd      	mov	sp, r7
 8003f56:	b004      	add	sp, #16
 8003f58:	bd80      	pop	{r7, pc}
 8003f5a:	46c0      	nop			; (mov r8, r8)
 8003f5c:	07ffff00 	.word	0x07ffff00

08003f60 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8003f60:	b580      	push	{r7, lr}
 8003f62:	b082      	sub	sp, #8
 8003f64:	af00      	add	r7, sp, #0
 8003f66:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	689b      	ldr	r3, [r3, #8]
 8003f6c:	4a05      	ldr	r2, [pc, #20]	; (8003f84 <LL_ADC_EnableInternalRegulator+0x24>)
 8003f6e:	4013      	ands	r3, r2
 8003f70:	2280      	movs	r2, #128	; 0x80
 8003f72:	0552      	lsls	r2, r2, #21
 8003f74:	431a      	orrs	r2, r3
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8003f7a:	46c0      	nop			; (mov r8, r8)
 8003f7c:	46bd      	mov	sp, r7
 8003f7e:	b002      	add	sp, #8
 8003f80:	bd80      	pop	{r7, pc}
 8003f82:	46c0      	nop			; (mov r8, r8)
 8003f84:	6fffffe8 	.word	0x6fffffe8

08003f88 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 8003f88:	b580      	push	{r7, lr}
 8003f8a:	b082      	sub	sp, #8
 8003f8c:	af00      	add	r7, sp, #0
 8003f8e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	689a      	ldr	r2, [r3, #8]
 8003f94:	2380      	movs	r3, #128	; 0x80
 8003f96:	055b      	lsls	r3, r3, #21
 8003f98:	401a      	ands	r2, r3
 8003f9a:	2380      	movs	r3, #128	; 0x80
 8003f9c:	055b      	lsls	r3, r3, #21
 8003f9e:	429a      	cmp	r2, r3
 8003fa0:	d101      	bne.n	8003fa6 <LL_ADC_IsInternalRegulatorEnabled+0x1e>
 8003fa2:	2301      	movs	r3, #1
 8003fa4:	e000      	b.n	8003fa8 <LL_ADC_IsInternalRegulatorEnabled+0x20>
 8003fa6:	2300      	movs	r3, #0
}
 8003fa8:	0018      	movs	r0, r3
 8003faa:	46bd      	mov	sp, r7
 8003fac:	b002      	add	sp, #8
 8003fae:	bd80      	pop	{r7, pc}

08003fb0 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8003fb0:	b580      	push	{r7, lr}
 8003fb2:	b082      	sub	sp, #8
 8003fb4:	af00      	add	r7, sp, #0
 8003fb6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	689b      	ldr	r3, [r3, #8]
 8003fbc:	4a04      	ldr	r2, [pc, #16]	; (8003fd0 <LL_ADC_Enable+0x20>)
 8003fbe:	4013      	ands	r3, r2
 8003fc0:	2201      	movs	r2, #1
 8003fc2:	431a      	orrs	r2, r3
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8003fc8:	46c0      	nop			; (mov r8, r8)
 8003fca:	46bd      	mov	sp, r7
 8003fcc:	b002      	add	sp, #8
 8003fce:	bd80      	pop	{r7, pc}
 8003fd0:	7fffffe8 	.word	0x7fffffe8

08003fd4 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8003fd4:	b580      	push	{r7, lr}
 8003fd6:	b082      	sub	sp, #8
 8003fd8:	af00      	add	r7, sp, #0
 8003fda:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	689b      	ldr	r3, [r3, #8]
 8003fe0:	4a04      	ldr	r2, [pc, #16]	; (8003ff4 <LL_ADC_Disable+0x20>)
 8003fe2:	4013      	ands	r3, r2
 8003fe4:	2202      	movs	r2, #2
 8003fe6:	431a      	orrs	r2, r3
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8003fec:	46c0      	nop			; (mov r8, r8)
 8003fee:	46bd      	mov	sp, r7
 8003ff0:	b002      	add	sp, #8
 8003ff2:	bd80      	pop	{r7, pc}
 8003ff4:	7fffffe8 	.word	0x7fffffe8

08003ff8 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 8003ff8:	b580      	push	{r7, lr}
 8003ffa:	b082      	sub	sp, #8
 8003ffc:	af00      	add	r7, sp, #0
 8003ffe:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	689b      	ldr	r3, [r3, #8]
 8004004:	2201      	movs	r2, #1
 8004006:	4013      	ands	r3, r2
 8004008:	2b01      	cmp	r3, #1
 800400a:	d101      	bne.n	8004010 <LL_ADC_IsEnabled+0x18>
 800400c:	2301      	movs	r3, #1
 800400e:	e000      	b.n	8004012 <LL_ADC_IsEnabled+0x1a>
 8004010:	2300      	movs	r3, #0
}
 8004012:	0018      	movs	r0, r3
 8004014:	46bd      	mov	sp, r7
 8004016:	b002      	add	sp, #8
 8004018:	bd80      	pop	{r7, pc}
	...

0800401c <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 800401c:	b580      	push	{r7, lr}
 800401e:	b082      	sub	sp, #8
 8004020:	af00      	add	r7, sp, #0
 8004022:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	689b      	ldr	r3, [r3, #8]
 8004028:	4a04      	ldr	r2, [pc, #16]	; (800403c <LL_ADC_REG_StartConversion+0x20>)
 800402a:	4013      	ands	r3, r2
 800402c:	2204      	movs	r2, #4
 800402e:	431a      	orrs	r2, r3
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8004034:	46c0      	nop			; (mov r8, r8)
 8004036:	46bd      	mov	sp, r7
 8004038:	b002      	add	sp, #8
 800403a:	bd80      	pop	{r7, pc}
 800403c:	7fffffe8 	.word	0x7fffffe8

08004040 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8004040:	b580      	push	{r7, lr}
 8004042:	b082      	sub	sp, #8
 8004044:	af00      	add	r7, sp, #0
 8004046:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	689b      	ldr	r3, [r3, #8]
 800404c:	2204      	movs	r2, #4
 800404e:	4013      	ands	r3, r2
 8004050:	2b04      	cmp	r3, #4
 8004052:	d101      	bne.n	8004058 <LL_ADC_REG_IsConversionOngoing+0x18>
 8004054:	2301      	movs	r3, #1
 8004056:	e000      	b.n	800405a <LL_ADC_REG_IsConversionOngoing+0x1a>
 8004058:	2300      	movs	r3, #0
}
 800405a:	0018      	movs	r0, r3
 800405c:	46bd      	mov	sp, r7
 800405e:	b002      	add	sp, #8
 8004060:	bd80      	pop	{r7, pc}
	...

08004064 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8004064:	b580      	push	{r7, lr}
 8004066:	b088      	sub	sp, #32
 8004068:	af00      	add	r7, sp, #0
 800406a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800406c:	231f      	movs	r3, #31
 800406e:	18fb      	adds	r3, r7, r3
 8004070:	2200      	movs	r2, #0
 8004072:	701a      	strb	r2, [r3, #0]
  uint32_t tmpCFGR1 = 0UL;
 8004074:	2300      	movs	r3, #0
 8004076:	61bb      	str	r3, [r7, #24]
  uint32_t tmpCFGR2 = 0UL;
 8004078:	2300      	movs	r3, #0
 800407a:	617b      	str	r3, [r7, #20]
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 800407c:	2300      	movs	r3, #0
 800407e:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	2b00      	cmp	r3, #0
 8004084:	d101      	bne.n	800408a <HAL_ADC_Init+0x26>
  {
    return HAL_ERROR;
 8004086:	2301      	movs	r3, #1
 8004088:	e17f      	b.n	800438a <HAL_ADC_Init+0x326>
  /* continuous mode is disabled.                                             */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800408e:	2b00      	cmp	r3, #0
 8004090:	d10a      	bne.n	80040a8 <HAL_ADC_Init+0x44>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	0018      	movs	r0, r3
 8004096:	f7ff fad1 	bl	800363c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	2200      	movs	r2, #0
 800409e:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	2254      	movs	r2, #84	; 0x54
 80040a4:	2100      	movs	r1, #0
 80040a6:	5499      	strb	r1, [r3, r2]
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	0018      	movs	r0, r3
 80040ae:	f7ff ff6b 	bl	8003f88 <LL_ADC_IsInternalRegulatorEnabled>
 80040b2:	1e03      	subs	r3, r0, #0
 80040b4:	d115      	bne.n	80040e2 <HAL_ADC_Init+0x7e>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	681b      	ldr	r3, [r3, #0]
 80040ba:	0018      	movs	r0, r3
 80040bc:	f7ff ff50 	bl	8003f60 <LL_ADC_EnableInternalRegulator>
    /* Delay for ADC stabilization time */
    /* Wait loop initialization and execution */
    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80040c0:	4bb4      	ldr	r3, [pc, #720]	; (8004394 <HAL_ADC_Init+0x330>)
 80040c2:	681b      	ldr	r3, [r3, #0]
 80040c4:	49b4      	ldr	r1, [pc, #720]	; (8004398 <HAL_ADC_Init+0x334>)
 80040c6:	0018      	movs	r0, r3
 80040c8:	f7fc f824 	bl	8000114 <__udivsi3>
 80040cc:	0003      	movs	r3, r0
 80040ce:	3301      	adds	r3, #1
 80040d0:	005b      	lsls	r3, r3, #1
 80040d2:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80040d4:	e002      	b.n	80040dc <HAL_ADC_Init+0x78>
    {
      wait_loop_index--;
 80040d6:	68fb      	ldr	r3, [r7, #12]
 80040d8:	3b01      	subs	r3, #1
 80040da:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80040dc:	68fb      	ldr	r3, [r7, #12]
 80040de:	2b00      	cmp	r3, #0
 80040e0:	d1f9      	bne.n	80040d6 <HAL_ADC_Init+0x72>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	681b      	ldr	r3, [r3, #0]
 80040e6:	0018      	movs	r0, r3
 80040e8:	f7ff ff4e 	bl	8003f88 <LL_ADC_IsInternalRegulatorEnabled>
 80040ec:	1e03      	subs	r3, r0, #0
 80040ee:	d10f      	bne.n	8004110 <HAL_ADC_Init+0xac>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80040f4:	2210      	movs	r2, #16
 80040f6:	431a      	orrs	r2, r3
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	659a      	str	r2, [r3, #88]	; 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004100:	2201      	movs	r2, #1
 8004102:	431a      	orrs	r2, r3
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 8004108:	231f      	movs	r3, #31
 800410a:	18fb      	adds	r3, r7, r3
 800410c:	2201      	movs	r2, #1
 800410e:	701a      	strb	r2, [r3, #0]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	0018      	movs	r0, r3
 8004116:	f7ff ff93 	bl	8004040 <LL_ADC_REG_IsConversionOngoing>
 800411a:	0003      	movs	r3, r0
 800411c:	613b      	str	r3, [r7, #16]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004122:	2210      	movs	r2, #16
 8004124:	4013      	ands	r3, r2
 8004126:	d000      	beq.n	800412a <HAL_ADC_Init+0xc6>
 8004128:	e122      	b.n	8004370 <HAL_ADC_Init+0x30c>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 800412a:	693b      	ldr	r3, [r7, #16]
 800412c:	2b00      	cmp	r3, #0
 800412e:	d000      	beq.n	8004132 <HAL_ADC_Init+0xce>
 8004130:	e11e      	b.n	8004370 <HAL_ADC_Init+0x30c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004136:	4a99      	ldr	r2, [pc, #612]	; (800439c <HAL_ADC_Init+0x338>)
 8004138:	4013      	ands	r3, r2
 800413a:	2202      	movs	r2, #2
 800413c:	431a      	orrs	r2, r3
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	659a      	str	r2, [r3, #88]	; 0x58
    /*  - DMA continuous request                                              */
    /*  - Trigger frequency mode                                              */
    /* Note: If low power mode AutoPowerOff is enabled, ADC enable            */
    /*       and disable phases are performed automatically by hardware       */
    /*       (in this case, flag ADC_FLAG_RDY is not set).                    */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	681b      	ldr	r3, [r3, #0]
 8004146:	0018      	movs	r0, r3
 8004148:	f7ff ff56 	bl	8003ff8 <LL_ADC_IsEnabled>
 800414c:	1e03      	subs	r3, r0, #0
 800414e:	d000      	beq.n	8004152 <HAL_ADC_Init+0xee>
 8004150:	e0ad      	b.n	80042ae <HAL_ADC_Init+0x24a>
      /* without needing to reconfigure all other ADC groups/channels         */
      /* parameters):                                                         */
      /*   - internal measurement paths (VrefInt, ...)                        */
      /*     (set into HAL_ADC_ConfigChannel() )                              */

      tmpCFGR1 |= (hadc->Init.Resolution                                          |
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	689a      	ldr	r2, [r3, #8]
                   ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	7e1b      	ldrb	r3, [r3, #24]
 800415a:	039b      	lsls	r3, r3, #14
      tmpCFGR1 |= (hadc->Init.Resolution                                          |
 800415c:	431a      	orrs	r2, r3
                   ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	7e5b      	ldrb	r3, [r3, #25]
 8004162:	03db      	lsls	r3, r3, #15
                   ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 8004164:	431a      	orrs	r2, r3
                   ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	7e9b      	ldrb	r3, [r3, #26]
 800416a:	035b      	lsls	r3, r3, #13
                   ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 800416c:	431a      	orrs	r2, r3
                   ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004172:	2b00      	cmp	r3, #0
 8004174:	d002      	beq.n	800417c <HAL_ADC_Init+0x118>
 8004176:	2380      	movs	r3, #128	; 0x80
 8004178:	015b      	lsls	r3, r3, #5
 800417a:	e000      	b.n	800417e <HAL_ADC_Init+0x11a>
 800417c:	2300      	movs	r3, #0
                   ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 800417e:	431a      	orrs	r2, r3
                   hadc->Init.DataAlign                                           |
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	68db      	ldr	r3, [r3, #12]
                   ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 8004184:	431a      	orrs	r2, r3
                   ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	691b      	ldr	r3, [r3, #16]
 800418a:	2b00      	cmp	r3, #0
 800418c:	da04      	bge.n	8004198 <HAL_ADC_Init+0x134>
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	691b      	ldr	r3, [r3, #16]
 8004192:	005b      	lsls	r3, r3, #1
 8004194:	085b      	lsrs	r3, r3, #1
 8004196:	e001      	b.n	800419c <HAL_ADC_Init+0x138>
 8004198:	2380      	movs	r3, #128	; 0x80
 800419a:	039b      	lsls	r3, r3, #14
                   hadc->Init.DataAlign                                           |
 800419c:	431a      	orrs	r2, r3
                   ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	212c      	movs	r1, #44	; 0x2c
 80041a2:	5c5b      	ldrb	r3, [r3, r1]
 80041a4:	005b      	lsls	r3, r3, #1
                   ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 80041a6:	4313      	orrs	r3, r2
      tmpCFGR1 |= (hadc->Init.Resolution                                          |
 80041a8:	69ba      	ldr	r2, [r7, #24]
 80041aa:	4313      	orrs	r3, r2
 80041ac:	61bb      	str	r3, [r7, #24]

      /* Update setting of discontinuous mode only if continuous mode is disabled */
      if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	2220      	movs	r2, #32
 80041b2:	5c9b      	ldrb	r3, [r3, r2]
 80041b4:	2b01      	cmp	r3, #1
 80041b6:	d115      	bne.n	80041e4 <HAL_ADC_Init+0x180>
      {
        if (hadc->Init.ContinuousConvMode == DISABLE)
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	7e9b      	ldrb	r3, [r3, #26]
 80041bc:	2b00      	cmp	r3, #0
 80041be:	d105      	bne.n	80041cc <HAL_ADC_Init+0x168>
        {
          /* Enable the selected ADC group regular discontinuous mode */
          tmpCFGR1 |= ADC_CFGR1_DISCEN;
 80041c0:	69bb      	ldr	r3, [r7, #24]
 80041c2:	2280      	movs	r2, #128	; 0x80
 80041c4:	0252      	lsls	r2, r2, #9
 80041c6:	4313      	orrs	r3, r2
 80041c8:	61bb      	str	r3, [r7, #24]
 80041ca:	e00b      	b.n	80041e4 <HAL_ADC_Init+0x180>
          /* ADC regular group discontinuous was intended to be enabled,        */
          /* but ADC regular group modes continuous and sequencer discontinuous */
          /* cannot be enabled simultaneously.                                  */

          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80041d0:	2220      	movs	r2, #32
 80041d2:	431a      	orrs	r2, r3
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	659a      	str	r2, [r3, #88]	; 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80041dc:	2201      	movs	r2, #1
 80041de:	431a      	orrs	r2, r3
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	65da      	str	r2, [r3, #92]	; 0x5c
      /* Enable external trigger if trigger selection is different of software  */
      /* start.                                                                 */
      /* Note: This configuration keeps the hardware feature of parameter       */
      /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
      /*       software start.                                                  */
      if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80041e8:	2b00      	cmp	r3, #0
 80041ea:	d00a      	beq.n	8004202 <HAL_ADC_Init+0x19e>
      {
        tmpCFGR1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80041f0:	23e0      	movs	r3, #224	; 0xe0
 80041f2:	005b      	lsls	r3, r3, #1
 80041f4:	401a      	ands	r2, r3
                     hadc->Init.ExternalTrigConvEdge);
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
        tmpCFGR1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 80041fa:	4313      	orrs	r3, r2
 80041fc:	69ba      	ldr	r2, [r7, #24]
 80041fe:	4313      	orrs	r3, r2
 8004200:	61bb      	str	r3, [r7, #24]
      }

      /* Update ADC configuration register with previous settings */
      MODIFY_REG(hadc->Instance->CFGR1,
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	681b      	ldr	r3, [r3, #0]
 8004206:	68db      	ldr	r3, [r3, #12]
 8004208:	4a65      	ldr	r2, [pc, #404]	; (80043a0 <HAL_ADC_Init+0x33c>)
 800420a:	4013      	ands	r3, r2
 800420c:	0019      	movs	r1, r3
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	69ba      	ldr	r2, [r7, #24]
 8004214:	430a      	orrs	r2, r1
 8004216:	60da      	str	r2, [r3, #12]
                 ADC_CFGR1_ALIGN   |
                 ADC_CFGR1_SCANDIR |
                 ADC_CFGR1_DMACFG,
                 tmpCFGR1);

      tmpCFGR2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	685b      	ldr	r3, [r3, #4]
 800421c:	0f9b      	lsrs	r3, r3, #30
 800421e:	079a      	lsls	r2, r3, #30
                   hadc->Init.TriggerFrequencyMode
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
      tmpCFGR2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8004224:	4313      	orrs	r3, r2
 8004226:	697a      	ldr	r2, [r7, #20]
 8004228:	4313      	orrs	r3, r2
 800422a:	617b      	str	r3, [r7, #20]
                  );

      if (hadc->Init.OversamplingMode == ENABLE)
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	223c      	movs	r2, #60	; 0x3c
 8004230:	5c9b      	ldrb	r3, [r3, r2]
 8004232:	2b01      	cmp	r3, #1
 8004234:	d111      	bne.n	800425a <HAL_ADC_Init+0x1f6>
      {
        tmpCFGR2 |= (ADC_CFGR2_OVSE |
                     (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	685b      	ldr	r3, [r3, #4]
 800423a:	0f9b      	lsrs	r3, r3, #30
 800423c:	079a      	lsls	r2, r3, #30
                     hadc->Init.Oversampling.Ratio         |
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	6c1b      	ldr	r3, [r3, #64]	; 0x40
                     (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8004242:	431a      	orrs	r2, r3
                     hadc->Init.Oversampling.RightBitShift |
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	6c5b      	ldr	r3, [r3, #68]	; 0x44
                     hadc->Init.Oversampling.Ratio         |
 8004248:	431a      	orrs	r2, r3
                     hadc->Init.Oversampling.TriggeredMode
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
                     hadc->Init.Oversampling.RightBitShift |
 800424e:	431a      	orrs	r2, r3
        tmpCFGR2 |= (ADC_CFGR2_OVSE |
 8004250:	697b      	ldr	r3, [r7, #20]
 8004252:	4313      	orrs	r3, r2
 8004254:	2201      	movs	r2, #1
 8004256:	4313      	orrs	r3, r2
 8004258:	617b      	str	r3, [r7, #20]
                    );
      }

      MODIFY_REG(hadc->Instance->CFGR2,
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	681b      	ldr	r3, [r3, #0]
 800425e:	691b      	ldr	r3, [r3, #16]
 8004260:	4a50      	ldr	r2, [pc, #320]	; (80043a4 <HAL_ADC_Init+0x340>)
 8004262:	4013      	ands	r3, r2
 8004264:	0019      	movs	r1, r3
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	681b      	ldr	r3, [r3, #0]
 800426a:	697a      	ldr	r2, [r7, #20]
 800426c:	430a      	orrs	r2, r1
 800426e:	611a      	str	r2, [r3, #16]
                 ADC_CFGR2_TOVS,
                 tmpCFGR2);

      /* Configuration of ADC clock mode: asynchronous clock source           */
      /* with selectable prescaler.                                           */
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	685a      	ldr	r2, [r3, #4]
 8004274:	23c0      	movs	r3, #192	; 0xc0
 8004276:	061b      	lsls	r3, r3, #24
 8004278:	429a      	cmp	r2, r3
 800427a:	d018      	beq.n	80042ae <HAL_ADC_Init+0x24a>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	685a      	ldr	r2, [r3, #4]
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 8004280:	2380      	movs	r3, #128	; 0x80
 8004282:	05db      	lsls	r3, r3, #23
 8004284:	429a      	cmp	r2, r3
 8004286:	d012      	beq.n	80042ae <HAL_ADC_Init+0x24a>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV4))
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	685a      	ldr	r2, [r3, #4]
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 800428c:	2380      	movs	r3, #128	; 0x80
 800428e:	061b      	lsls	r3, r3, #24
 8004290:	429a      	cmp	r2, r3
 8004292:	d00c      	beq.n	80042ae <HAL_ADC_Init+0x24a>
      {
        MODIFY_REG(ADC1_COMMON->CCR,
 8004294:	4b44      	ldr	r3, [pc, #272]	; (80043a8 <HAL_ADC_Init+0x344>)
 8004296:	681b      	ldr	r3, [r3, #0]
 8004298:	4a44      	ldr	r2, [pc, #272]	; (80043ac <HAL_ADC_Init+0x348>)
 800429a:	4013      	ands	r3, r2
 800429c:	0019      	movs	r1, r3
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	685a      	ldr	r2, [r3, #4]
 80042a2:	23f0      	movs	r3, #240	; 0xf0
 80042a4:	039b      	lsls	r3, r3, #14
 80042a6:	401a      	ands	r2, r3
 80042a8:	4b3f      	ldr	r3, [pc, #252]	; (80043a8 <HAL_ADC_Init+0x344>)
 80042aa:	430a      	orrs	r2, r1
 80042ac:	601a      	str	r2, [r3, #0]
                   hadc->Init.ClockPrescaler & ADC_CCR_PRESC);
      }
    }

    /* Channel sampling time configuration */
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1, hadc->Init.SamplingTimeCommon1);
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	6818      	ldr	r0, [r3, #0]
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80042b6:	001a      	movs	r2, r3
 80042b8:	2100      	movs	r1, #0
 80042ba:	f7ff fdac 	bl	8003e16 <LL_ADC_SetSamplingTimeCommonChannels>
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_2, hadc->Init.SamplingTimeCommon2);
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	6818      	ldr	r0, [r3, #0]
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80042c6:	493a      	ldr	r1, [pc, #232]	; (80043b0 <HAL_ADC_Init+0x34c>)
 80042c8:	001a      	movs	r2, r3
 80042ca:	f7ff fda4 	bl	8003e16 <LL_ADC_SetSamplingTimeCommonChannels>
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */
    /*   Channels must be configured into each rank using function            */
    /*   "HAL_ADC_ConfigChannel()".                                           */
    if (hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	691b      	ldr	r3, [r3, #16]
 80042d2:	2b00      	cmp	r3, #0
 80042d4:	d109      	bne.n	80042ea <HAL_ADC_Init+0x286>
    {
      /* Set sequencer scan length by clearing ranks above rank 1             */
      /* and do not modify rank 1 value.                                      */
      SET_BIT(hadc->Instance->CHSELR,
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	681b      	ldr	r3, [r3, #0]
 80042da:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	2110      	movs	r1, #16
 80042e2:	4249      	negs	r1, r1
 80042e4:	430a      	orrs	r2, r1
 80042e6:	629a      	str	r2, [r3, #40]	; 0x28
 80042e8:	e018      	b.n	800431c <HAL_ADC_Init+0x2b8>
              ADC_CHSELR_SQ2_TO_SQ8);
    }
    else if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	691a      	ldr	r2, [r3, #16]
 80042ee:	2380      	movs	r3, #128	; 0x80
 80042f0:	039b      	lsls	r3, r3, #14
 80042f2:	429a      	cmp	r2, r3
 80042f4:	d112      	bne.n	800431c <HAL_ADC_Init+0x2b8>
      /*          therefore after the first call of "HAL_ADC_Init()",       */
      /*          each rank corresponding to parameter "NbrOfConversion"    */
      /*          must be set using "HAL_ADC_ConfigChannel()".              */
      /*  - Set sequencer scan length by clearing ranks above maximum rank  */
      /*    and do not modify other ranks value.                            */
      MODIFY_REG(hadc->Instance->CHSELR,
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	681b      	ldr	r3, [r3, #0]
 80042fa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	69db      	ldr	r3, [r3, #28]
 8004300:	3b01      	subs	r3, #1
 8004302:	009b      	lsls	r3, r3, #2
 8004304:	221c      	movs	r2, #28
 8004306:	4013      	ands	r3, r2
 8004308:	2210      	movs	r2, #16
 800430a:	4252      	negs	r2, r2
 800430c:	409a      	lsls	r2, r3
 800430e:	0011      	movs	r1, r2
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	430a      	orrs	r2, r1
 800431a:	629a      	str	r2, [r3, #40]	; 0x28
                );
    }

    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core peripheral clocking.        */
    if(LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	2100      	movs	r1, #0
 8004322:	0018      	movs	r0, r3
 8004324:	f7ff fd94 	bl	8003e50 <LL_ADC_GetSamplingTimeCommonChannels>
 8004328:	0002      	movs	r2, r0
      == hadc->Init.SamplingTimeCommon1)
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    if(LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 800432e:	429a      	cmp	r2, r3
 8004330:	d10b      	bne.n	800434a <HAL_ADC_Init+0x2e6>
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	2200      	movs	r2, #0
 8004336:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800433c:	2203      	movs	r2, #3
 800433e:	4393      	bics	r3, r2
 8004340:	2201      	movs	r2, #1
 8004342:	431a      	orrs	r2, r3
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	659a      	str	r2, [r3, #88]	; 0x58
    if(LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8004348:	e01c      	b.n	8004384 <HAL_ADC_Init+0x320>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800434e:	2212      	movs	r2, #18
 8004350:	4393      	bics	r3, r2
 8004352:	2210      	movs	r2, #16
 8004354:	431a      	orrs	r2, r3
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	659a      	str	r2, [r3, #88]	; 0x58
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800435e:	2201      	movs	r2, #1
 8004360:	431a      	orrs	r2, r3
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	65da      	str	r2, [r3, #92]	; 0x5c

      tmp_hal_status = HAL_ERROR;
 8004366:	231f      	movs	r3, #31
 8004368:	18fb      	adds	r3, r7, r3
 800436a:	2201      	movs	r2, #1
 800436c:	701a      	strb	r2, [r3, #0]
    if(LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 800436e:	e009      	b.n	8004384 <HAL_ADC_Init+0x320>

  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004374:	2210      	movs	r2, #16
 8004376:	431a      	orrs	r2, r3
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 800437c:	231f      	movs	r3, #31
 800437e:	18fb      	adds	r3, r7, r3
 8004380:	2201      	movs	r2, #1
 8004382:	701a      	strb	r2, [r3, #0]
  }

  return tmp_hal_status;
 8004384:	231f      	movs	r3, #31
 8004386:	18fb      	adds	r3, r7, r3
 8004388:	781b      	ldrb	r3, [r3, #0]
}
 800438a:	0018      	movs	r0, r3
 800438c:	46bd      	mov	sp, r7
 800438e:	b008      	add	sp, #32
 8004390:	bd80      	pop	{r7, pc}
 8004392:	46c0      	nop			; (mov r8, r8)
 8004394:	20000000 	.word	0x20000000
 8004398:	00030d40 	.word	0x00030d40
 800439c:	fffffefd 	.word	0xfffffefd
 80043a0:	fffe0201 	.word	0xfffe0201
 80043a4:	1ffffc02 	.word	0x1ffffc02
 80043a8:	40012708 	.word	0x40012708
 80043ac:	ffc3ffff 	.word	0xffc3ffff
 80043b0:	07ffff04 	.word	0x07ffff04

080043b4 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 80043b4:	b5b0      	push	{r4, r5, r7, lr}
 80043b6:	b086      	sub	sp, #24
 80043b8:	af00      	add	r7, sp, #0
 80043ba:	60f8      	str	r0, [r7, #12]
 80043bc:	60b9      	str	r1, [r7, #8]
 80043be:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80043c0:	68fb      	ldr	r3, [r7, #12]
 80043c2:	681b      	ldr	r3, [r3, #0]
 80043c4:	0018      	movs	r0, r3
 80043c6:	f7ff fe3b 	bl	8004040 <LL_ADC_REG_IsConversionOngoing>
 80043ca:	1e03      	subs	r3, r0, #0
 80043cc:	d16c      	bne.n	80044a8 <HAL_ADC_Start_DMA+0xf4>
  {
    __HAL_LOCK(hadc);
 80043ce:	68fb      	ldr	r3, [r7, #12]
 80043d0:	2254      	movs	r2, #84	; 0x54
 80043d2:	5c9b      	ldrb	r3, [r3, r2]
 80043d4:	2b01      	cmp	r3, #1
 80043d6:	d101      	bne.n	80043dc <HAL_ADC_Start_DMA+0x28>
 80043d8:	2302      	movs	r3, #2
 80043da:	e06c      	b.n	80044b6 <HAL_ADC_Start_DMA+0x102>
 80043dc:	68fb      	ldr	r3, [r7, #12]
 80043de:	2254      	movs	r2, #84	; 0x54
 80043e0:	2101      	movs	r1, #1
 80043e2:	5499      	strb	r1, [r3, r2]

    /* Specific case for first call occurrence of this function (DMA transfer */
    /* not activated and ADC disabled), DMA transfer must be activated        */
    /* with ADC disabled.                                                     */
    if ((hadc->Instance->CFGR1 & ADC_CFGR1_DMAEN) == 0UL)
 80043e4:	68fb      	ldr	r3, [r7, #12]
 80043e6:	681b      	ldr	r3, [r3, #0]
 80043e8:	68db      	ldr	r3, [r3, #12]
 80043ea:	2201      	movs	r2, #1
 80043ec:	4013      	ands	r3, r2
 80043ee:	d113      	bne.n	8004418 <HAL_ADC_Start_DMA+0x64>
    {
      if (LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 80043f0:	68fb      	ldr	r3, [r7, #12]
 80043f2:	681b      	ldr	r3, [r3, #0]
 80043f4:	0018      	movs	r0, r3
 80043f6:	f7ff fdff 	bl	8003ff8 <LL_ADC_IsEnabled>
 80043fa:	1e03      	subs	r3, r0, #0
 80043fc:	d004      	beq.n	8004408 <HAL_ADC_Start_DMA+0x54>
      {
        /* Disable ADC */
        LL_ADC_Disable(hadc->Instance);
 80043fe:	68fb      	ldr	r3, [r7, #12]
 8004400:	681b      	ldr	r3, [r3, #0]
 8004402:	0018      	movs	r0, r3
 8004404:	f7ff fde6 	bl	8003fd4 <LL_ADC_Disable>
      }

      /* Enable ADC DMA mode */
      hadc->Instance->CFGR1 |= ADC_CFGR1_DMAEN;
 8004408:	68fb      	ldr	r3, [r7, #12]
 800440a:	681b      	ldr	r3, [r3, #0]
 800440c:	68da      	ldr	r2, [r3, #12]
 800440e:	68fb      	ldr	r3, [r7, #12]
 8004410:	681b      	ldr	r3, [r3, #0]
 8004412:	2101      	movs	r1, #1
 8004414:	430a      	orrs	r2, r1
 8004416:	60da      	str	r2, [r3, #12]
    }

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8004418:	2517      	movs	r5, #23
 800441a:	197c      	adds	r4, r7, r5
 800441c:	68fb      	ldr	r3, [r7, #12]
 800441e:	0018      	movs	r0, r3
 8004420:	f000 fa3e 	bl	80048a0 <ADC_Enable>
 8004424:	0003      	movs	r3, r0
 8004426:	7023      	strb	r3, [r4, #0]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8004428:	002c      	movs	r4, r5
 800442a:	193b      	adds	r3, r7, r4
 800442c:	781b      	ldrb	r3, [r3, #0]
 800442e:	2b00      	cmp	r3, #0
 8004430:	d13e      	bne.n	80044b0 <HAL_ADC_Start_DMA+0xfc>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8004432:	68fb      	ldr	r3, [r7, #12]
 8004434:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004436:	4a22      	ldr	r2, [pc, #136]	; (80044c0 <HAL_ADC_Start_DMA+0x10c>)
 8004438:	4013      	ands	r3, r2
 800443a:	2280      	movs	r2, #128	; 0x80
 800443c:	0052      	lsls	r2, r2, #1
 800443e:	431a      	orrs	r2, r3
 8004440:	68fb      	ldr	r3, [r7, #12]
 8004442:	659a      	str	r2, [r3, #88]	; 0x58
                        HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR | HAL_ADC_STATE_REG_EOSMP,
                        HAL_ADC_STATE_REG_BUSY);

      /* Set ADC error code */
      /* Reset all ADC error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8004444:	68fb      	ldr	r3, [r7, #12]
 8004446:	2200      	movs	r2, #0
 8004448:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800444a:	68fb      	ldr	r3, [r7, #12]
 800444c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800444e:	4a1d      	ldr	r2, [pc, #116]	; (80044c4 <HAL_ADC_Start_DMA+0x110>)
 8004450:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Set the DMA half transfer complete callback */
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8004452:	68fb      	ldr	r3, [r7, #12]
 8004454:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004456:	4a1c      	ldr	r2, [pc, #112]	; (80044c8 <HAL_ADC_Start_DMA+0x114>)
 8004458:	631a      	str	r2, [r3, #48]	; 0x30

      /* Set the DMA error callback */
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 800445a:	68fb      	ldr	r3, [r7, #12]
 800445c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800445e:	4a1b      	ldr	r2, [pc, #108]	; (80044cc <HAL_ADC_Start_DMA+0x118>)
 8004460:	635a      	str	r2, [r3, #52]	; 0x34
      /* start (in case of SW start):                                         */

      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8004462:	68fb      	ldr	r3, [r7, #12]
 8004464:	681b      	ldr	r3, [r3, #0]
 8004466:	221c      	movs	r2, #28
 8004468:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 800446a:	68fb      	ldr	r3, [r7, #12]
 800446c:	2254      	movs	r2, #84	; 0x54
 800446e:	2100      	movs	r1, #0
 8004470:	5499      	strb	r1, [r3, r2]

      /* Enable ADC overrun interrupt */
      __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8004472:	68fb      	ldr	r3, [r7, #12]
 8004474:	681b      	ldr	r3, [r3, #0]
 8004476:	685a      	ldr	r2, [r3, #4]
 8004478:	68fb      	ldr	r3, [r7, #12]
 800447a:	681b      	ldr	r3, [r3, #0]
 800447c:	2110      	movs	r1, #16
 800447e:	430a      	orrs	r2, r1
 8004480:	605a      	str	r2, [r3, #4]

      /* Start the DMA channel */
      tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8004482:	68fb      	ldr	r3, [r7, #12]
 8004484:	6d18      	ldr	r0, [r3, #80]	; 0x50
 8004486:	68fb      	ldr	r3, [r7, #12]
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	3340      	adds	r3, #64	; 0x40
 800448c:	0019      	movs	r1, r3
 800448e:	68ba      	ldr	r2, [r7, #8]
 8004490:	193c      	adds	r4, r7, r4
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	f000 fc80 	bl	8004d98 <HAL_DMA_Start_IT>
 8004498:	0003      	movs	r3, r0
 800449a:	7023      	strb	r3, [r4, #0]
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      /* Start ADC group regular conversion */
      LL_ADC_REG_StartConversion(hadc->Instance);
 800449c:	68fb      	ldr	r3, [r7, #12]
 800449e:	681b      	ldr	r3, [r3, #0]
 80044a0:	0018      	movs	r0, r3
 80044a2:	f7ff fdbb 	bl	800401c <LL_ADC_REG_StartConversion>
 80044a6:	e003      	b.n	80044b0 <HAL_ADC_Start_DMA+0xfc>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 80044a8:	2317      	movs	r3, #23
 80044aa:	18fb      	adds	r3, r7, r3
 80044ac:	2202      	movs	r2, #2
 80044ae:	701a      	strb	r2, [r3, #0]
  }

  return tmp_hal_status;
 80044b0:	2317      	movs	r3, #23
 80044b2:	18fb      	adds	r3, r7, r3
 80044b4:	781b      	ldrb	r3, [r3, #0]
}
 80044b6:	0018      	movs	r0, r3
 80044b8:	46bd      	mov	sp, r7
 80044ba:	b006      	add	sp, #24
 80044bc:	bdb0      	pop	{r4, r5, r7, pc}
 80044be:	46c0      	nop			; (mov r8, r8)
 80044c0:	fffff0fe 	.word	0xfffff0fe
 80044c4:	080049ad 	.word	0x080049ad
 80044c8:	08004a75 	.word	0x08004a75
 80044cc:	08004a93 	.word	0x08004a93

080044d0 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 80044d0:	b580      	push	{r7, lr}
 80044d2:	b082      	sub	sp, #8
 80044d4:	af00      	add	r7, sp, #0
 80044d6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 80044d8:	46c0      	nop			; (mov r8, r8)
 80044da:	46bd      	mov	sp, r7
 80044dc:	b002      	add	sp, #8
 80044de:	bd80      	pop	{r7, pc}

080044e0 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80044e0:	b580      	push	{r7, lr}
 80044e2:	b082      	sub	sp, #8
 80044e4:	af00      	add	r7, sp, #0
 80044e6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 80044e8:	46c0      	nop			; (mov r8, r8)
 80044ea:	46bd      	mov	sp, r7
 80044ec:	b002      	add	sp, #8
 80044ee:	bd80      	pop	{r7, pc}

080044f0 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *pConfig)
{
 80044f0:	b580      	push	{r7, lr}
 80044f2:	b086      	sub	sp, #24
 80044f4:	af00      	add	r7, sp, #0
 80044f6:	6078      	str	r0, [r7, #4]
 80044f8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80044fa:	2317      	movs	r3, #23
 80044fc:	18fb      	adds	r3, r7, r3
 80044fe:	2200      	movs	r2, #0
 8004500:	701a      	strb	r2, [r3, #0]
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8004502:	2300      	movs	r3, #0
 8004504:	60fb      	str	r3, [r7, #12]
    assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));

    assert_param(IS_ADC_REGULAR_RANK(pConfig->Rank));
  }

  __HAL_LOCK(hadc);
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	2254      	movs	r2, #84	; 0x54
 800450a:	5c9b      	ldrb	r3, [r3, r2]
 800450c:	2b01      	cmp	r3, #1
 800450e:	d101      	bne.n	8004514 <HAL_ADC_ConfigChannel+0x24>
 8004510:	2302      	movs	r3, #2
 8004512:	e1c0      	b.n	8004896 <HAL_ADC_ConfigChannel+0x3a6>
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	2254      	movs	r2, #84	; 0x54
 8004518:	2101      	movs	r1, #1
 800451a:	5499      	strb	r1, [r3, r2]
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor/Vbat  */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	681b      	ldr	r3, [r3, #0]
 8004520:	0018      	movs	r0, r3
 8004522:	f7ff fd8d 	bl	8004040 <LL_ADC_REG_IsConversionOngoing>
 8004526:	1e03      	subs	r3, r0, #0
 8004528:	d000      	beq.n	800452c <HAL_ADC_ConfigChannel+0x3c>
 800452a:	e1a3      	b.n	8004874 <HAL_ADC_ConfigChannel+0x384>
    /* If sequencer set to not fully configurable with channel rank set to    */
    /* none, remove the channel from the sequencer.                           */
    /* Otherwise (sequencer set to fully configurable or to to not fully      */
    /* configurable with channel rank to be set), configure the selected      */
    /* channel.                                                               */
    if (pConfig->Rank != ADC_RANK_NONE)
 800452c:	683b      	ldr	r3, [r7, #0]
 800452e:	685b      	ldr	r3, [r3, #4]
 8004530:	2b02      	cmp	r3, #2
 8004532:	d100      	bne.n	8004536 <HAL_ADC_ConfigChannel+0x46>
 8004534:	e143      	b.n	80047be <HAL_ADC_ConfigChannel+0x2ce>
      /* Note: ADC channel configuration requires few ADC clock cycles        */
      /*       to be ready. Processing of ADC settings in this function       */
      /*       induce that a specific wait time is not necessary.             */
      /*       For more details on ADC channel configuration ready,           */
      /*       refer to function "LL_ADC_IsActiveFlag_CCRDY()".               */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	691a      	ldr	r2, [r3, #16]
 800453a:	2380      	movs	r3, #128	; 0x80
 800453c:	061b      	lsls	r3, r3, #24
 800453e:	429a      	cmp	r2, r3
 8004540:	d004      	beq.n	800454c <HAL_ADC_ConfigChannel+0x5c>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8004546:	4ac1      	ldr	r2, [pc, #772]	; (800484c <HAL_ADC_ConfigChannel+0x35c>)
 8004548:	4293      	cmp	r3, r2
 800454a:	d108      	bne.n	800455e <HAL_ADC_ConfigChannel+0x6e>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Set the channel by enabling the corresponding bitfield.            */
        LL_ADC_REG_SetSequencerChAdd(hadc->Instance, pConfig->Channel);
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	681a      	ldr	r2, [r3, #0]
 8004550:	683b      	ldr	r3, [r7, #0]
 8004552:	681b      	ldr	r3, [r3, #0]
 8004554:	0019      	movs	r1, r3
 8004556:	0010      	movs	r0, r2
 8004558:	f7ff fcc2 	bl	8003ee0 <LL_ADC_REG_SetSequencerChAdd>
 800455c:	e0c9      	b.n	80046f2 <HAL_ADC_ConfigChannel+0x202>
      {
        /* Sequencer set to fully configurable:                               */
        /* Set the channel by entering it into the selected rank.             */

        /* Memorize the channel set into variable in HAL ADC handle */
        MODIFY_REG(hadc->ADCGroupRegularSequencerRanks,
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8004562:	683b      	ldr	r3, [r7, #0]
 8004564:	685b      	ldr	r3, [r3, #4]
 8004566:	211f      	movs	r1, #31
 8004568:	400b      	ands	r3, r1
 800456a:	210f      	movs	r1, #15
 800456c:	4099      	lsls	r1, r3
 800456e:	000b      	movs	r3, r1
 8004570:	43db      	mvns	r3, r3
 8004572:	4013      	ands	r3, r2
 8004574:	0019      	movs	r1, r3
 8004576:	683b      	ldr	r3, [r7, #0]
 8004578:	681b      	ldr	r3, [r3, #0]
 800457a:	035b      	lsls	r3, r3, #13
 800457c:	0b5b      	lsrs	r3, r3, #13
 800457e:	d105      	bne.n	800458c <HAL_ADC_ConfigChannel+0x9c>
 8004580:	683b      	ldr	r3, [r7, #0]
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	0e9b      	lsrs	r3, r3, #26
 8004586:	221f      	movs	r2, #31
 8004588:	4013      	ands	r3, r2
 800458a:	e098      	b.n	80046be <HAL_ADC_ConfigChannel+0x1ce>
 800458c:	683b      	ldr	r3, [r7, #0]
 800458e:	681b      	ldr	r3, [r3, #0]
 8004590:	2201      	movs	r2, #1
 8004592:	4013      	ands	r3, r2
 8004594:	d000      	beq.n	8004598 <HAL_ADC_ConfigChannel+0xa8>
 8004596:	e091      	b.n	80046bc <HAL_ADC_ConfigChannel+0x1cc>
 8004598:	683b      	ldr	r3, [r7, #0]
 800459a:	681b      	ldr	r3, [r3, #0]
 800459c:	2202      	movs	r2, #2
 800459e:	4013      	ands	r3, r2
 80045a0:	d000      	beq.n	80045a4 <HAL_ADC_ConfigChannel+0xb4>
 80045a2:	e089      	b.n	80046b8 <HAL_ADC_ConfigChannel+0x1c8>
 80045a4:	683b      	ldr	r3, [r7, #0]
 80045a6:	681b      	ldr	r3, [r3, #0]
 80045a8:	2204      	movs	r2, #4
 80045aa:	4013      	ands	r3, r2
 80045ac:	d000      	beq.n	80045b0 <HAL_ADC_ConfigChannel+0xc0>
 80045ae:	e081      	b.n	80046b4 <HAL_ADC_ConfigChannel+0x1c4>
 80045b0:	683b      	ldr	r3, [r7, #0]
 80045b2:	681b      	ldr	r3, [r3, #0]
 80045b4:	2208      	movs	r2, #8
 80045b6:	4013      	ands	r3, r2
 80045b8:	d000      	beq.n	80045bc <HAL_ADC_ConfigChannel+0xcc>
 80045ba:	e079      	b.n	80046b0 <HAL_ADC_ConfigChannel+0x1c0>
 80045bc:	683b      	ldr	r3, [r7, #0]
 80045be:	681b      	ldr	r3, [r3, #0]
 80045c0:	2210      	movs	r2, #16
 80045c2:	4013      	ands	r3, r2
 80045c4:	d000      	beq.n	80045c8 <HAL_ADC_ConfigChannel+0xd8>
 80045c6:	e071      	b.n	80046ac <HAL_ADC_ConfigChannel+0x1bc>
 80045c8:	683b      	ldr	r3, [r7, #0]
 80045ca:	681b      	ldr	r3, [r3, #0]
 80045cc:	2220      	movs	r2, #32
 80045ce:	4013      	ands	r3, r2
 80045d0:	d000      	beq.n	80045d4 <HAL_ADC_ConfigChannel+0xe4>
 80045d2:	e069      	b.n	80046a8 <HAL_ADC_ConfigChannel+0x1b8>
 80045d4:	683b      	ldr	r3, [r7, #0]
 80045d6:	681b      	ldr	r3, [r3, #0]
 80045d8:	2240      	movs	r2, #64	; 0x40
 80045da:	4013      	ands	r3, r2
 80045dc:	d000      	beq.n	80045e0 <HAL_ADC_ConfigChannel+0xf0>
 80045de:	e061      	b.n	80046a4 <HAL_ADC_ConfigChannel+0x1b4>
 80045e0:	683b      	ldr	r3, [r7, #0]
 80045e2:	681b      	ldr	r3, [r3, #0]
 80045e4:	2280      	movs	r2, #128	; 0x80
 80045e6:	4013      	ands	r3, r2
 80045e8:	d000      	beq.n	80045ec <HAL_ADC_ConfigChannel+0xfc>
 80045ea:	e059      	b.n	80046a0 <HAL_ADC_ConfigChannel+0x1b0>
 80045ec:	683b      	ldr	r3, [r7, #0]
 80045ee:	681a      	ldr	r2, [r3, #0]
 80045f0:	2380      	movs	r3, #128	; 0x80
 80045f2:	005b      	lsls	r3, r3, #1
 80045f4:	4013      	ands	r3, r2
 80045f6:	d151      	bne.n	800469c <HAL_ADC_ConfigChannel+0x1ac>
 80045f8:	683b      	ldr	r3, [r7, #0]
 80045fa:	681a      	ldr	r2, [r3, #0]
 80045fc:	2380      	movs	r3, #128	; 0x80
 80045fe:	009b      	lsls	r3, r3, #2
 8004600:	4013      	ands	r3, r2
 8004602:	d149      	bne.n	8004698 <HAL_ADC_ConfigChannel+0x1a8>
 8004604:	683b      	ldr	r3, [r7, #0]
 8004606:	681a      	ldr	r2, [r3, #0]
 8004608:	2380      	movs	r3, #128	; 0x80
 800460a:	00db      	lsls	r3, r3, #3
 800460c:	4013      	ands	r3, r2
 800460e:	d141      	bne.n	8004694 <HAL_ADC_ConfigChannel+0x1a4>
 8004610:	683b      	ldr	r3, [r7, #0]
 8004612:	681a      	ldr	r2, [r3, #0]
 8004614:	2380      	movs	r3, #128	; 0x80
 8004616:	011b      	lsls	r3, r3, #4
 8004618:	4013      	ands	r3, r2
 800461a:	d139      	bne.n	8004690 <HAL_ADC_ConfigChannel+0x1a0>
 800461c:	683b      	ldr	r3, [r7, #0]
 800461e:	681a      	ldr	r2, [r3, #0]
 8004620:	2380      	movs	r3, #128	; 0x80
 8004622:	015b      	lsls	r3, r3, #5
 8004624:	4013      	ands	r3, r2
 8004626:	d131      	bne.n	800468c <HAL_ADC_ConfigChannel+0x19c>
 8004628:	683b      	ldr	r3, [r7, #0]
 800462a:	681a      	ldr	r2, [r3, #0]
 800462c:	2380      	movs	r3, #128	; 0x80
 800462e:	019b      	lsls	r3, r3, #6
 8004630:	4013      	ands	r3, r2
 8004632:	d129      	bne.n	8004688 <HAL_ADC_ConfigChannel+0x198>
 8004634:	683b      	ldr	r3, [r7, #0]
 8004636:	681a      	ldr	r2, [r3, #0]
 8004638:	2380      	movs	r3, #128	; 0x80
 800463a:	01db      	lsls	r3, r3, #7
 800463c:	4013      	ands	r3, r2
 800463e:	d121      	bne.n	8004684 <HAL_ADC_ConfigChannel+0x194>
 8004640:	683b      	ldr	r3, [r7, #0]
 8004642:	681a      	ldr	r2, [r3, #0]
 8004644:	2380      	movs	r3, #128	; 0x80
 8004646:	021b      	lsls	r3, r3, #8
 8004648:	4013      	ands	r3, r2
 800464a:	d119      	bne.n	8004680 <HAL_ADC_ConfigChannel+0x190>
 800464c:	683b      	ldr	r3, [r7, #0]
 800464e:	681a      	ldr	r2, [r3, #0]
 8004650:	2380      	movs	r3, #128	; 0x80
 8004652:	025b      	lsls	r3, r3, #9
 8004654:	4013      	ands	r3, r2
 8004656:	d111      	bne.n	800467c <HAL_ADC_ConfigChannel+0x18c>
 8004658:	683b      	ldr	r3, [r7, #0]
 800465a:	681a      	ldr	r2, [r3, #0]
 800465c:	2380      	movs	r3, #128	; 0x80
 800465e:	029b      	lsls	r3, r3, #10
 8004660:	4013      	ands	r3, r2
 8004662:	d109      	bne.n	8004678 <HAL_ADC_ConfigChannel+0x188>
 8004664:	683b      	ldr	r3, [r7, #0]
 8004666:	681a      	ldr	r2, [r3, #0]
 8004668:	2380      	movs	r3, #128	; 0x80
 800466a:	02db      	lsls	r3, r3, #11
 800466c:	4013      	ands	r3, r2
 800466e:	d001      	beq.n	8004674 <HAL_ADC_ConfigChannel+0x184>
 8004670:	2312      	movs	r3, #18
 8004672:	e024      	b.n	80046be <HAL_ADC_ConfigChannel+0x1ce>
 8004674:	2300      	movs	r3, #0
 8004676:	e022      	b.n	80046be <HAL_ADC_ConfigChannel+0x1ce>
 8004678:	2311      	movs	r3, #17
 800467a:	e020      	b.n	80046be <HAL_ADC_ConfigChannel+0x1ce>
 800467c:	2310      	movs	r3, #16
 800467e:	e01e      	b.n	80046be <HAL_ADC_ConfigChannel+0x1ce>
 8004680:	230f      	movs	r3, #15
 8004682:	e01c      	b.n	80046be <HAL_ADC_ConfigChannel+0x1ce>
 8004684:	230e      	movs	r3, #14
 8004686:	e01a      	b.n	80046be <HAL_ADC_ConfigChannel+0x1ce>
 8004688:	230d      	movs	r3, #13
 800468a:	e018      	b.n	80046be <HAL_ADC_ConfigChannel+0x1ce>
 800468c:	230c      	movs	r3, #12
 800468e:	e016      	b.n	80046be <HAL_ADC_ConfigChannel+0x1ce>
 8004690:	230b      	movs	r3, #11
 8004692:	e014      	b.n	80046be <HAL_ADC_ConfigChannel+0x1ce>
 8004694:	230a      	movs	r3, #10
 8004696:	e012      	b.n	80046be <HAL_ADC_ConfigChannel+0x1ce>
 8004698:	2309      	movs	r3, #9
 800469a:	e010      	b.n	80046be <HAL_ADC_ConfigChannel+0x1ce>
 800469c:	2308      	movs	r3, #8
 800469e:	e00e      	b.n	80046be <HAL_ADC_ConfigChannel+0x1ce>
 80046a0:	2307      	movs	r3, #7
 80046a2:	e00c      	b.n	80046be <HAL_ADC_ConfigChannel+0x1ce>
 80046a4:	2306      	movs	r3, #6
 80046a6:	e00a      	b.n	80046be <HAL_ADC_ConfigChannel+0x1ce>
 80046a8:	2305      	movs	r3, #5
 80046aa:	e008      	b.n	80046be <HAL_ADC_ConfigChannel+0x1ce>
 80046ac:	2304      	movs	r3, #4
 80046ae:	e006      	b.n	80046be <HAL_ADC_ConfigChannel+0x1ce>
 80046b0:	2303      	movs	r3, #3
 80046b2:	e004      	b.n	80046be <HAL_ADC_ConfigChannel+0x1ce>
 80046b4:	2302      	movs	r3, #2
 80046b6:	e002      	b.n	80046be <HAL_ADC_ConfigChannel+0x1ce>
 80046b8:	2301      	movs	r3, #1
 80046ba:	e000      	b.n	80046be <HAL_ADC_ConfigChannel+0x1ce>
 80046bc:	2300      	movs	r3, #0
 80046be:	683a      	ldr	r2, [r7, #0]
 80046c0:	6852      	ldr	r2, [r2, #4]
 80046c2:	201f      	movs	r0, #31
 80046c4:	4002      	ands	r2, r0
 80046c6:	4093      	lsls	r3, r2
 80046c8:	000a      	movs	r2, r1
 80046ca:	431a      	orrs	r2, r3
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	661a      	str	r2, [r3, #96]	; 0x60

        /* If the selected rank is below ADC group regular sequencer length,  */
        /* apply the configuration in ADC register.                           */
        /* Note: Otherwise, configuration is not applied.                     */
        /*       To apply it, parameter'NbrOfConversion' must be increased.   */
        if (((pConfig->Rank >> 2UL) + 1UL) <= hadc->Init.NbrOfConversion)
 80046d0:	683b      	ldr	r3, [r7, #0]
 80046d2:	685b      	ldr	r3, [r3, #4]
 80046d4:	089b      	lsrs	r3, r3, #2
 80046d6:	1c5a      	adds	r2, r3, #1
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	69db      	ldr	r3, [r3, #28]
 80046dc:	429a      	cmp	r2, r3
 80046de:	d808      	bhi.n	80046f2 <HAL_ADC_ConfigChannel+0x202>
        {
          LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	6818      	ldr	r0, [r3, #0]
 80046e4:	683b      	ldr	r3, [r7, #0]
 80046e6:	6859      	ldr	r1, [r3, #4]
 80046e8:	683b      	ldr	r3, [r7, #0]
 80046ea:	681b      	ldr	r3, [r3, #0]
 80046ec:	001a      	movs	r2, r3
 80046ee:	f7ff fbd7 	bl	8003ea0 <LL_ADC_REG_SetSequencerRanks>
        }
      }

      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	6818      	ldr	r0, [r3, #0]
 80046f6:	683b      	ldr	r3, [r7, #0]
 80046f8:	6819      	ldr	r1, [r3, #0]
 80046fa:	683b      	ldr	r3, [r7, #0]
 80046fc:	689b      	ldr	r3, [r3, #8]
 80046fe:	001a      	movs	r2, r3
 8004700:	f7ff fc12 	bl	8003f28 <LL_ADC_SetChannelSamplingTime>
      /* internal measurement paths enable: If internal channel selected,     */
      /* enable dedicated internal buffers and path.                          */
      /* Note: these internal measurement paths can be disabled using         */
      /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
      /*       channel configuration parameter "Rank".                        */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8004704:	683b      	ldr	r3, [r7, #0]
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	2b00      	cmp	r3, #0
 800470a:	db00      	blt.n	800470e <HAL_ADC_ConfigChannel+0x21e>
 800470c:	e0bc      	b.n	8004888 <HAL_ADC_ConfigChannel+0x398>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800470e:	4b50      	ldr	r3, [pc, #320]	; (8004850 <HAL_ADC_ConfigChannel+0x360>)
 8004710:	0018      	movs	r0, r3
 8004712:	f7ff fb73 	bl	8003dfc <LL_ADC_GetCommonPathInternalCh>
 8004716:	0003      	movs	r3, r0
 8004718:	613b      	str	r3, [r7, #16]

        /* If the requested internal measurement path has already been enabled,   */
        /* bypass the configuration processing.                                   */
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 800471a:	683b      	ldr	r3, [r7, #0]
 800471c:	681b      	ldr	r3, [r3, #0]
 800471e:	4a4d      	ldr	r2, [pc, #308]	; (8004854 <HAL_ADC_ConfigChannel+0x364>)
 8004720:	4293      	cmp	r3, r2
 8004722:	d122      	bne.n	800476a <HAL_ADC_ConfigChannel+0x27a>
            ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8004724:	693a      	ldr	r2, [r7, #16]
 8004726:	2380      	movs	r3, #128	; 0x80
 8004728:	041b      	lsls	r3, r3, #16
 800472a:	4013      	ands	r3, r2
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 800472c:	d11d      	bne.n	800476a <HAL_ADC_ConfigChannel+0x27a>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800472e:	693b      	ldr	r3, [r7, #16]
 8004730:	2280      	movs	r2, #128	; 0x80
 8004732:	0412      	lsls	r2, r2, #16
 8004734:	4313      	orrs	r3, r2
 8004736:	4a46      	ldr	r2, [pc, #280]	; (8004850 <HAL_ADC_ConfigChannel+0x360>)
 8004738:	0019      	movs	r1, r3
 800473a:	0010      	movs	r0, r2
 800473c:	f7ff fb4a 	bl	8003dd4 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8004740:	4b45      	ldr	r3, [pc, #276]	; (8004858 <HAL_ADC_ConfigChannel+0x368>)
 8004742:	681b      	ldr	r3, [r3, #0]
 8004744:	4945      	ldr	r1, [pc, #276]	; (800485c <HAL_ADC_ConfigChannel+0x36c>)
 8004746:	0018      	movs	r0, r3
 8004748:	f7fb fce4 	bl	8000114 <__udivsi3>
 800474c:	0003      	movs	r3, r0
 800474e:	1c5a      	adds	r2, r3, #1
 8004750:	0013      	movs	r3, r2
 8004752:	005b      	lsls	r3, r3, #1
 8004754:	189b      	adds	r3, r3, r2
 8004756:	009b      	lsls	r3, r3, #2
 8004758:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 800475a:	e002      	b.n	8004762 <HAL_ADC_ConfigChannel+0x272>
          {
            wait_loop_index--;
 800475c:	68fb      	ldr	r3, [r7, #12]
 800475e:	3b01      	subs	r3, #1
 8004760:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8004762:	68fb      	ldr	r3, [r7, #12]
 8004764:	2b00      	cmp	r3, #0
 8004766:	d1f9      	bne.n	800475c <HAL_ADC_ConfigChannel+0x26c>
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8004768:	e08e      	b.n	8004888 <HAL_ADC_ConfigChannel+0x398>
          }
        }
        else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 800476a:	683b      	ldr	r3, [r7, #0]
 800476c:	681b      	ldr	r3, [r3, #0]
 800476e:	4a3c      	ldr	r2, [pc, #240]	; (8004860 <HAL_ADC_ConfigChannel+0x370>)
 8004770:	4293      	cmp	r3, r2
 8004772:	d10e      	bne.n	8004792 <HAL_ADC_ConfigChannel+0x2a2>
                 && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8004774:	693a      	ldr	r2, [r7, #16]
 8004776:	2380      	movs	r3, #128	; 0x80
 8004778:	045b      	lsls	r3, r3, #17
 800477a:	4013      	ands	r3, r2
 800477c:	d109      	bne.n	8004792 <HAL_ADC_ConfigChannel+0x2a2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800477e:	693b      	ldr	r3, [r7, #16]
 8004780:	2280      	movs	r2, #128	; 0x80
 8004782:	0452      	lsls	r2, r2, #17
 8004784:	4313      	orrs	r3, r2
 8004786:	4a32      	ldr	r2, [pc, #200]	; (8004850 <HAL_ADC_ConfigChannel+0x360>)
 8004788:	0019      	movs	r1, r3
 800478a:	0010      	movs	r0, r2
 800478c:	f7ff fb22 	bl	8003dd4 <LL_ADC_SetCommonPathInternalCh>
 8004790:	e07a      	b.n	8004888 <HAL_ADC_ConfigChannel+0x398>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 8004792:	683b      	ldr	r3, [r7, #0]
 8004794:	681b      	ldr	r3, [r3, #0]
 8004796:	4a33      	ldr	r2, [pc, #204]	; (8004864 <HAL_ADC_ConfigChannel+0x374>)
 8004798:	4293      	cmp	r3, r2
 800479a:	d000      	beq.n	800479e <HAL_ADC_ConfigChannel+0x2ae>
 800479c:	e074      	b.n	8004888 <HAL_ADC_ConfigChannel+0x398>
                 ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 800479e:	693a      	ldr	r2, [r7, #16]
 80047a0:	2380      	movs	r3, #128	; 0x80
 80047a2:	03db      	lsls	r3, r3, #15
 80047a4:	4013      	ands	r3, r2
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 80047a6:	d000      	beq.n	80047aa <HAL_ADC_ConfigChannel+0x2ba>
 80047a8:	e06e      	b.n	8004888 <HAL_ADC_ConfigChannel+0x398>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80047aa:	693b      	ldr	r3, [r7, #16]
 80047ac:	2280      	movs	r2, #128	; 0x80
 80047ae:	03d2      	lsls	r2, r2, #15
 80047b0:	4313      	orrs	r3, r2
 80047b2:	4a27      	ldr	r2, [pc, #156]	; (8004850 <HAL_ADC_ConfigChannel+0x360>)
 80047b4:	0019      	movs	r1, r3
 80047b6:	0010      	movs	r0, r2
 80047b8:	f7ff fb0c 	bl	8003dd4 <LL_ADC_SetCommonPathInternalCh>
 80047bc:	e064      	b.n	8004888 <HAL_ADC_ConfigChannel+0x398>
      /* Regular sequencer configuration */
      /* Note: Case of sequencer set to fully configurable:                   */
      /*       Sequencer rank cannot be disabled, only affected to            */
      /*       another channel.                                               */
      /*       To remove a rank, use parameter 'NbrOfConversion".             */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	691a      	ldr	r2, [r3, #16]
 80047c2:	2380      	movs	r3, #128	; 0x80
 80047c4:	061b      	lsls	r3, r3, #24
 80047c6:	429a      	cmp	r2, r3
 80047c8:	d004      	beq.n	80047d4 <HAL_ADC_ConfigChannel+0x2e4>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 80047ce:	4a1f      	ldr	r2, [pc, #124]	; (800484c <HAL_ADC_ConfigChannel+0x35c>)
 80047d0:	4293      	cmp	r3, r2
 80047d2:	d107      	bne.n	80047e4 <HAL_ADC_ConfigChannel+0x2f4>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Reset the channel by disabling the corresponding bitfield.         */
        LL_ADC_REG_SetSequencerChRem(hadc->Instance, pConfig->Channel);
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	681a      	ldr	r2, [r3, #0]
 80047d8:	683b      	ldr	r3, [r7, #0]
 80047da:	681b      	ldr	r3, [r3, #0]
 80047dc:	0019      	movs	r1, r3
 80047de:	0010      	movs	r0, r2
 80047e0:	f7ff fb8f 	bl	8003f02 <LL_ADC_REG_SetSequencerChRem>
      }

      /* Management of internal measurement channels: Vbat/VrefInt/TempSensor.  */
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 80047e4:	683b      	ldr	r3, [r7, #0]
 80047e6:	681b      	ldr	r3, [r3, #0]
 80047e8:	2b00      	cmp	r3, #0
 80047ea:	da4d      	bge.n	8004888 <HAL_ADC_ConfigChannel+0x398>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80047ec:	4b18      	ldr	r3, [pc, #96]	; (8004850 <HAL_ADC_ConfigChannel+0x360>)
 80047ee:	0018      	movs	r0, r3
 80047f0:	f7ff fb04 	bl	8003dfc <LL_ADC_GetCommonPathInternalCh>
 80047f4:	0003      	movs	r3, r0
 80047f6:	613b      	str	r3, [r7, #16]

        if (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80047f8:	683b      	ldr	r3, [r7, #0]
 80047fa:	681b      	ldr	r3, [r3, #0]
 80047fc:	4a15      	ldr	r2, [pc, #84]	; (8004854 <HAL_ADC_ConfigChannel+0x364>)
 80047fe:	4293      	cmp	r3, r2
 8004800:	d108      	bne.n	8004814 <HAL_ADC_ConfigChannel+0x324>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004802:	693b      	ldr	r3, [r7, #16]
 8004804:	4a18      	ldr	r2, [pc, #96]	; (8004868 <HAL_ADC_ConfigChannel+0x378>)
 8004806:	4013      	ands	r3, r2
 8004808:	4a11      	ldr	r2, [pc, #68]	; (8004850 <HAL_ADC_ConfigChannel+0x360>)
 800480a:	0019      	movs	r1, r3
 800480c:	0010      	movs	r0, r2
 800480e:	f7ff fae1 	bl	8003dd4 <LL_ADC_SetCommonPathInternalCh>
 8004812:	e039      	b.n	8004888 <HAL_ADC_ConfigChannel+0x398>
                                         ~LL_ADC_PATH_INTERNAL_TEMPSENSOR & tmp_config_internal_channel);
        }
        else if (pConfig->Channel == ADC_CHANNEL_VBAT)
 8004814:	683b      	ldr	r3, [r7, #0]
 8004816:	681b      	ldr	r3, [r3, #0]
 8004818:	4a11      	ldr	r2, [pc, #68]	; (8004860 <HAL_ADC_ConfigChannel+0x370>)
 800481a:	4293      	cmp	r3, r2
 800481c:	d108      	bne.n	8004830 <HAL_ADC_ConfigChannel+0x340>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800481e:	693b      	ldr	r3, [r7, #16]
 8004820:	4a12      	ldr	r2, [pc, #72]	; (800486c <HAL_ADC_ConfigChannel+0x37c>)
 8004822:	4013      	ands	r3, r2
 8004824:	4a0a      	ldr	r2, [pc, #40]	; (8004850 <HAL_ADC_ConfigChannel+0x360>)
 8004826:	0019      	movs	r1, r3
 8004828:	0010      	movs	r0, r2
 800482a:	f7ff fad3 	bl	8003dd4 <LL_ADC_SetCommonPathInternalCh>
 800482e:	e02b      	b.n	8004888 <HAL_ADC_ConfigChannel+0x398>
                                         ~LL_ADC_PATH_INTERNAL_VBAT & tmp_config_internal_channel);
        }
        else if (pConfig->Channel == ADC_CHANNEL_VREFINT)
 8004830:	683b      	ldr	r3, [r7, #0]
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	4a0b      	ldr	r2, [pc, #44]	; (8004864 <HAL_ADC_ConfigChannel+0x374>)
 8004836:	4293      	cmp	r3, r2
 8004838:	d126      	bne.n	8004888 <HAL_ADC_ConfigChannel+0x398>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800483a:	693b      	ldr	r3, [r7, #16]
 800483c:	4a0c      	ldr	r2, [pc, #48]	; (8004870 <HAL_ADC_ConfigChannel+0x380>)
 800483e:	4013      	ands	r3, r2
 8004840:	4a03      	ldr	r2, [pc, #12]	; (8004850 <HAL_ADC_ConfigChannel+0x360>)
 8004842:	0019      	movs	r1, r3
 8004844:	0010      	movs	r0, r2
 8004846:	f7ff fac5 	bl	8003dd4 <LL_ADC_SetCommonPathInternalCh>
 800484a:	e01d      	b.n	8004888 <HAL_ADC_ConfigChannel+0x398>
 800484c:	80000004 	.word	0x80000004
 8004850:	40012708 	.word	0x40012708
 8004854:	b0001000 	.word	0xb0001000
 8004858:	20000000 	.word	0x20000000
 800485c:	00030d40 	.word	0x00030d40
 8004860:	b8004000 	.word	0xb8004000
 8004864:	b4002000 	.word	0xb4002000
 8004868:	ff7fffff 	.word	0xff7fffff
 800486c:	feffffff 	.word	0xfeffffff
 8004870:	ffbfffff 	.word	0xffbfffff
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004878:	2220      	movs	r2, #32
 800487a:	431a      	orrs	r2, r3
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 8004880:	2317      	movs	r3, #23
 8004882:	18fb      	adds	r3, r7, r3
 8004884:	2201      	movs	r2, #1
 8004886:	701a      	strb	r2, [r3, #0]
  }

  __HAL_UNLOCK(hadc);
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	2254      	movs	r2, #84	; 0x54
 800488c:	2100      	movs	r1, #0
 800488e:	5499      	strb	r1, [r3, r2]

  return tmp_hal_status;
 8004890:	2317      	movs	r3, #23
 8004892:	18fb      	adds	r3, r7, r3
 8004894:	781b      	ldrb	r3, [r3, #0]
}
 8004896:	0018      	movs	r0, r3
 8004898:	46bd      	mov	sp, r7
 800489a:	b006      	add	sp, #24
 800489c:	bd80      	pop	{r7, pc}
 800489e:	46c0      	nop			; (mov r8, r8)

080048a0 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 80048a0:	b580      	push	{r7, lr}
 80048a2:	b084      	sub	sp, #16
 80048a4:	af00      	add	r7, sp, #0
 80048a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 80048a8:	2300      	movs	r3, #0
 80048aa:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	681b      	ldr	r3, [r3, #0]
 80048b0:	0018      	movs	r0, r3
 80048b2:	f7ff fba1 	bl	8003ff8 <LL_ADC_IsEnabled>
 80048b6:	1e03      	subs	r3, r0, #0
 80048b8:	d000      	beq.n	80048bc <ADC_Enable+0x1c>
 80048ba:	e069      	b.n	8004990 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_ADSTP | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	681b      	ldr	r3, [r3, #0]
 80048c0:	689b      	ldr	r3, [r3, #8]
 80048c2:	4a36      	ldr	r2, [pc, #216]	; (800499c <ADC_Enable+0xfc>)
 80048c4:	4013      	ands	r3, r2
 80048c6:	d00d      	beq.n	80048e4 <ADC_Enable+0x44>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80048cc:	2210      	movs	r2, #16
 80048ce:	431a      	orrs	r2, r3
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	659a      	str	r2, [r3, #88]	; 0x58

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80048d8:	2201      	movs	r2, #1
 80048da:	431a      	orrs	r2, r3
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	65da      	str	r2, [r3, #92]	; 0x5c

      return HAL_ERROR;
 80048e0:	2301      	movs	r3, #1
 80048e2:	e056      	b.n	8004992 <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	681b      	ldr	r3, [r3, #0]
 80048e8:	0018      	movs	r0, r3
 80048ea:	f7ff fb61 	bl	8003fb0 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) & LL_ADC_PATH_INTERNAL_TEMPSENSOR) 
 80048ee:	4b2c      	ldr	r3, [pc, #176]	; (80049a0 <ADC_Enable+0x100>)
 80048f0:	0018      	movs	r0, r3
 80048f2:	f7ff fa83 	bl	8003dfc <LL_ADC_GetCommonPathInternalCh>
 80048f6:	0002      	movs	r2, r0
 80048f8:	2380      	movs	r3, #128	; 0x80
 80048fa:	041b      	lsls	r3, r3, #16
 80048fc:	4013      	ands	r3, r2
 80048fe:	d00f      	beq.n	8004920 <ADC_Enable+0x80>
      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US / 10UL) 
                         * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8004900:	4b28      	ldr	r3, [pc, #160]	; (80049a4 <ADC_Enable+0x104>)
 8004902:	681b      	ldr	r3, [r3, #0]
 8004904:	4928      	ldr	r1, [pc, #160]	; (80049a8 <ADC_Enable+0x108>)
 8004906:	0018      	movs	r0, r3
 8004908:	f7fb fc04 	bl	8000114 <__udivsi3>
 800490c:	0003      	movs	r3, r0
 800490e:	3301      	adds	r3, #1
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US / 10UL) 
 8004910:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8004912:	e002      	b.n	800491a <ADC_Enable+0x7a>
      {
        wait_loop_index--;
 8004914:	68bb      	ldr	r3, [r7, #8]
 8004916:	3b01      	subs	r3, #1
 8004918:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 800491a:	68bb      	ldr	r3, [r7, #8]
 800491c:	2b00      	cmp	r3, #0
 800491e:	d1f9      	bne.n	8004914 <ADC_Enable+0x74>
      }
    }

    /* If low power mode AutoPowerOff is enabled, power-on/off phases are     */
    /* performed automatically by hardware and flag ADC ready is not set.     */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	7e5b      	ldrb	r3, [r3, #25]
 8004924:	2b01      	cmp	r3, #1
 8004926:	d033      	beq.n	8004990 <ADC_Enable+0xf0>
    {
      /* Wait for ADC effectively enabled */
      tickstart = HAL_GetTick();
 8004928:	f7ff fa26 	bl	8003d78 <HAL_GetTick>
 800492c:	0003      	movs	r3, r0
 800492e:	60fb      	str	r3, [r7, #12]

      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8004930:	e027      	b.n	8004982 <ADC_Enable+0xe2>
            The workaround is to continue setting ADEN until ADRDY is becomes 1.
            Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
            4 ADC clock cycle duration */
        /* Note: Test of ADC enabled required due to hardware constraint to     */
        /*       not enable ADC if already enabled.                             */
        if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	681b      	ldr	r3, [r3, #0]
 8004936:	0018      	movs	r0, r3
 8004938:	f7ff fb5e 	bl	8003ff8 <LL_ADC_IsEnabled>
 800493c:	1e03      	subs	r3, r0, #0
 800493e:	d104      	bne.n	800494a <ADC_Enable+0xaa>
        {
          LL_ADC_Enable(hadc->Instance);
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	681b      	ldr	r3, [r3, #0]
 8004944:	0018      	movs	r0, r3
 8004946:	f7ff fb33 	bl	8003fb0 <LL_ADC_Enable>
        }

        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800494a:	f7ff fa15 	bl	8003d78 <HAL_GetTick>
 800494e:	0002      	movs	r2, r0
 8004950:	68fb      	ldr	r3, [r7, #12]
 8004952:	1ad3      	subs	r3, r2, r3
 8004954:	2b02      	cmp	r3, #2
 8004956:	d914      	bls.n	8004982 <ADC_Enable+0xe2>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	681b      	ldr	r3, [r3, #0]
 800495c:	681b      	ldr	r3, [r3, #0]
 800495e:	2201      	movs	r2, #1
 8004960:	4013      	ands	r3, r2
 8004962:	2b01      	cmp	r3, #1
 8004964:	d00d      	beq.n	8004982 <ADC_Enable+0xe2>
          {
            /* Update ADC state machine to error */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800496a:	2210      	movs	r2, #16
 800496c:	431a      	orrs	r2, r3
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	659a      	str	r2, [r3, #88]	; 0x58

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004976:	2201      	movs	r2, #1
 8004978:	431a      	orrs	r2, r3
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	65da      	str	r2, [r3, #92]	; 0x5c

            return HAL_ERROR;
 800497e:	2301      	movs	r3, #1
 8004980:	e007      	b.n	8004992 <ADC_Enable+0xf2>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	681b      	ldr	r3, [r3, #0]
 8004986:	681b      	ldr	r3, [r3, #0]
 8004988:	2201      	movs	r2, #1
 800498a:	4013      	ands	r3, r2
 800498c:	2b01      	cmp	r3, #1
 800498e:	d1d0      	bne.n	8004932 <ADC_Enable+0x92>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8004990:	2300      	movs	r3, #0
}
 8004992:	0018      	movs	r0, r3
 8004994:	46bd      	mov	sp, r7
 8004996:	b004      	add	sp, #16
 8004998:	bd80      	pop	{r7, pc}
 800499a:	46c0      	nop			; (mov r8, r8)
 800499c:	80000017 	.word	0x80000017
 80049a0:	40012708 	.word	0x40012708
 80049a4:	20000000 	.word	0x20000000
 80049a8:	00030d40 	.word	0x00030d40

080049ac <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 80049ac:	b580      	push	{r7, lr}
 80049ae:	b084      	sub	sp, #16
 80049b0:	af00      	add	r7, sp, #0
 80049b2:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80049b8:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 80049ba:	68fb      	ldr	r3, [r7, #12]
 80049bc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80049be:	2250      	movs	r2, #80	; 0x50
 80049c0:	4013      	ands	r3, r2
 80049c2:	d141      	bne.n	8004a48 <ADC_DMAConvCplt+0x9c>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80049c4:	68fb      	ldr	r3, [r7, #12]
 80049c6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80049c8:	2280      	movs	r2, #128	; 0x80
 80049ca:	0092      	lsls	r2, r2, #2
 80049cc:	431a      	orrs	r2, r3
 80049ce:	68fb      	ldr	r3, [r7, #12]
 80049d0:	659a      	str	r2, [r3, #88]	; 0x58

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 80049d2:	68fb      	ldr	r3, [r7, #12]
 80049d4:	681b      	ldr	r3, [r3, #0]
 80049d6:	0018      	movs	r0, r3
 80049d8:	f7ff fa51 	bl	8003e7e <LL_ADC_REG_IsTriggerSourceSWStart>
 80049dc:	1e03      	subs	r3, r0, #0
 80049de:	d02e      	beq.n	8004a3e <ADC_DMAConvCplt+0x92>
        && (hadc->Init.ContinuousConvMode == DISABLE)
 80049e0:	68fb      	ldr	r3, [r7, #12]
 80049e2:	7e9b      	ldrb	r3, [r3, #26]
 80049e4:	2b00      	cmp	r3, #0
 80049e6:	d12a      	bne.n	8004a3e <ADC_DMAConvCplt+0x92>
       )
    {
      /* If End of Sequence is reached, disable interrupts */
      if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 80049e8:	68fb      	ldr	r3, [r7, #12]
 80049ea:	681b      	ldr	r3, [r3, #0]
 80049ec:	681b      	ldr	r3, [r3, #0]
 80049ee:	2208      	movs	r2, #8
 80049f0:	4013      	ands	r3, r2
 80049f2:	2b08      	cmp	r3, #8
 80049f4:	d123      	bne.n	8004a3e <ADC_DMAConvCplt+0x92>
      {
        /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit           */
        /* ADSTART==0 (no conversion on going)                                */
        if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80049f6:	68fb      	ldr	r3, [r7, #12]
 80049f8:	681b      	ldr	r3, [r3, #0]
 80049fa:	0018      	movs	r0, r3
 80049fc:	f7ff fb20 	bl	8004040 <LL_ADC_REG_IsConversionOngoing>
 8004a00:	1e03      	subs	r3, r0, #0
 8004a02:	d110      	bne.n	8004a26 <ADC_DMAConvCplt+0x7a>
        {
          /* Disable ADC end of single conversion interrupt on group regular */
          /* Note: Overrun interrupt was enabled with EOC interrupt in        */
          /* HAL_Start_IT(), but is not disabled here because can be used     */
          /* by overrun IRQ process below.                                    */
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8004a04:	68fb      	ldr	r3, [r7, #12]
 8004a06:	681b      	ldr	r3, [r3, #0]
 8004a08:	685a      	ldr	r2, [r3, #4]
 8004a0a:	68fb      	ldr	r3, [r7, #12]
 8004a0c:	681b      	ldr	r3, [r3, #0]
 8004a0e:	210c      	movs	r1, #12
 8004a10:	438a      	bics	r2, r1
 8004a12:	605a      	str	r2, [r3, #4]

          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 8004a14:	68fb      	ldr	r3, [r7, #12]
 8004a16:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004a18:	4a15      	ldr	r2, [pc, #84]	; (8004a70 <ADC_DMAConvCplt+0xc4>)
 8004a1a:	4013      	ands	r3, r2
 8004a1c:	2201      	movs	r2, #1
 8004a1e:	431a      	orrs	r2, r3
 8004a20:	68fb      	ldr	r3, [r7, #12]
 8004a22:	659a      	str	r2, [r3, #88]	; 0x58
 8004a24:	e00b      	b.n	8004a3e <ADC_DMAConvCplt+0x92>
                            HAL_ADC_STATE_READY);
        }
        else
        {
          /* Change ADC state to error state */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004a26:	68fb      	ldr	r3, [r7, #12]
 8004a28:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004a2a:	2220      	movs	r2, #32
 8004a2c:	431a      	orrs	r2, r3
 8004a2e:	68fb      	ldr	r3, [r7, #12]
 8004a30:	659a      	str	r2, [r3, #88]	; 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004a32:	68fb      	ldr	r3, [r7, #12]
 8004a34:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004a36:	2201      	movs	r2, #1
 8004a38:	431a      	orrs	r2, r3
 8004a3a:	68fb      	ldr	r3, [r7, #12]
 8004a3c:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8004a3e:	68fb      	ldr	r3, [r7, #12]
 8004a40:	0018      	movs	r0, r3
 8004a42:	f7fd fce3 	bl	800240c <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8004a46:	e00f      	b.n	8004a68 <ADC_DMAConvCplt+0xbc>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8004a48:	68fb      	ldr	r3, [r7, #12]
 8004a4a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004a4c:	2210      	movs	r2, #16
 8004a4e:	4013      	ands	r3, r2
 8004a50:	d004      	beq.n	8004a5c <ADC_DMAConvCplt+0xb0>
      HAL_ADC_ErrorCallback(hadc);
 8004a52:	68fb      	ldr	r3, [r7, #12]
 8004a54:	0018      	movs	r0, r3
 8004a56:	f7ff fd43 	bl	80044e0 <HAL_ADC_ErrorCallback>
}
 8004a5a:	e005      	b.n	8004a68 <ADC_DMAConvCplt+0xbc>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8004a5c:	68fb      	ldr	r3, [r7, #12]
 8004a5e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004a60:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004a62:	687a      	ldr	r2, [r7, #4]
 8004a64:	0010      	movs	r0, r2
 8004a66:	4798      	blx	r3
}
 8004a68:	46c0      	nop			; (mov r8, r8)
 8004a6a:	46bd      	mov	sp, r7
 8004a6c:	b004      	add	sp, #16
 8004a6e:	bd80      	pop	{r7, pc}
 8004a70:	fffffefe 	.word	0xfffffefe

08004a74 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8004a74:	b580      	push	{r7, lr}
 8004a76:	b084      	sub	sp, #16
 8004a78:	af00      	add	r7, sp, #0
 8004a7a:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004a80:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8004a82:	68fb      	ldr	r3, [r7, #12]
 8004a84:	0018      	movs	r0, r3
 8004a86:	f7ff fd23 	bl	80044d0 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8004a8a:	46c0      	nop			; (mov r8, r8)
 8004a8c:	46bd      	mov	sp, r7
 8004a8e:	b004      	add	sp, #16
 8004a90:	bd80      	pop	{r7, pc}

08004a92 <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8004a92:	b580      	push	{r7, lr}
 8004a94:	b084      	sub	sp, #16
 8004a96:	af00      	add	r7, sp, #0
 8004a98:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004a9e:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8004aa0:	68fb      	ldr	r3, [r7, #12]
 8004aa2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004aa4:	2240      	movs	r2, #64	; 0x40
 8004aa6:	431a      	orrs	r2, r3
 8004aa8:	68fb      	ldr	r3, [r7, #12]
 8004aaa:	659a      	str	r2, [r3, #88]	; 0x58

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8004aac:	68fb      	ldr	r3, [r7, #12]
 8004aae:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004ab0:	2204      	movs	r2, #4
 8004ab2:	431a      	orrs	r2, r3
 8004ab4:	68fb      	ldr	r3, [r7, #12]
 8004ab6:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8004ab8:	68fb      	ldr	r3, [r7, #12]
 8004aba:	0018      	movs	r0, r3
 8004abc:	f7ff fd10 	bl	80044e0 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8004ac0:	46c0      	nop			; (mov r8, r8)
 8004ac2:	46bd      	mov	sp, r7
 8004ac4:	b004      	add	sp, #16
 8004ac6:	bd80      	pop	{r7, pc}

08004ac8 <__NVIC_EnableIRQ>:
{
 8004ac8:	b580      	push	{r7, lr}
 8004aca:	b082      	sub	sp, #8
 8004acc:	af00      	add	r7, sp, #0
 8004ace:	0002      	movs	r2, r0
 8004ad0:	1dfb      	adds	r3, r7, #7
 8004ad2:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8004ad4:	1dfb      	adds	r3, r7, #7
 8004ad6:	781b      	ldrb	r3, [r3, #0]
 8004ad8:	2b7f      	cmp	r3, #127	; 0x7f
 8004ada:	d809      	bhi.n	8004af0 <__NVIC_EnableIRQ+0x28>
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004adc:	1dfb      	adds	r3, r7, #7
 8004ade:	781b      	ldrb	r3, [r3, #0]
 8004ae0:	001a      	movs	r2, r3
 8004ae2:	231f      	movs	r3, #31
 8004ae4:	401a      	ands	r2, r3
 8004ae6:	4b04      	ldr	r3, [pc, #16]	; (8004af8 <__NVIC_EnableIRQ+0x30>)
 8004ae8:	2101      	movs	r1, #1
 8004aea:	4091      	lsls	r1, r2
 8004aec:	000a      	movs	r2, r1
 8004aee:	601a      	str	r2, [r3, #0]
}
 8004af0:	46c0      	nop			; (mov r8, r8)
 8004af2:	46bd      	mov	sp, r7
 8004af4:	b002      	add	sp, #8
 8004af6:	bd80      	pop	{r7, pc}
 8004af8:	e000e100 	.word	0xe000e100

08004afc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004afc:	b590      	push	{r4, r7, lr}
 8004afe:	b083      	sub	sp, #12
 8004b00:	af00      	add	r7, sp, #0
 8004b02:	0002      	movs	r2, r0
 8004b04:	6039      	str	r1, [r7, #0]
 8004b06:	1dfb      	adds	r3, r7, #7
 8004b08:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8004b0a:	1dfb      	adds	r3, r7, #7
 8004b0c:	781b      	ldrb	r3, [r3, #0]
 8004b0e:	2b7f      	cmp	r3, #127	; 0x7f
 8004b10:	d828      	bhi.n	8004b64 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8004b12:	4a2f      	ldr	r2, [pc, #188]	; (8004bd0 <__NVIC_SetPriority+0xd4>)
 8004b14:	1dfb      	adds	r3, r7, #7
 8004b16:	781b      	ldrb	r3, [r3, #0]
 8004b18:	b25b      	sxtb	r3, r3
 8004b1a:	089b      	lsrs	r3, r3, #2
 8004b1c:	33c0      	adds	r3, #192	; 0xc0
 8004b1e:	009b      	lsls	r3, r3, #2
 8004b20:	589b      	ldr	r3, [r3, r2]
 8004b22:	1dfa      	adds	r2, r7, #7
 8004b24:	7812      	ldrb	r2, [r2, #0]
 8004b26:	0011      	movs	r1, r2
 8004b28:	2203      	movs	r2, #3
 8004b2a:	400a      	ands	r2, r1
 8004b2c:	00d2      	lsls	r2, r2, #3
 8004b2e:	21ff      	movs	r1, #255	; 0xff
 8004b30:	4091      	lsls	r1, r2
 8004b32:	000a      	movs	r2, r1
 8004b34:	43d2      	mvns	r2, r2
 8004b36:	401a      	ands	r2, r3
 8004b38:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8004b3a:	683b      	ldr	r3, [r7, #0]
 8004b3c:	019b      	lsls	r3, r3, #6
 8004b3e:	22ff      	movs	r2, #255	; 0xff
 8004b40:	401a      	ands	r2, r3
 8004b42:	1dfb      	adds	r3, r7, #7
 8004b44:	781b      	ldrb	r3, [r3, #0]
 8004b46:	0018      	movs	r0, r3
 8004b48:	2303      	movs	r3, #3
 8004b4a:	4003      	ands	r3, r0
 8004b4c:	00db      	lsls	r3, r3, #3
 8004b4e:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8004b50:	481f      	ldr	r0, [pc, #124]	; (8004bd0 <__NVIC_SetPriority+0xd4>)
 8004b52:	1dfb      	adds	r3, r7, #7
 8004b54:	781b      	ldrb	r3, [r3, #0]
 8004b56:	b25b      	sxtb	r3, r3
 8004b58:	089b      	lsrs	r3, r3, #2
 8004b5a:	430a      	orrs	r2, r1
 8004b5c:	33c0      	adds	r3, #192	; 0xc0
 8004b5e:	009b      	lsls	r3, r3, #2
 8004b60:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8004b62:	e031      	b.n	8004bc8 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8004b64:	4a1b      	ldr	r2, [pc, #108]	; (8004bd4 <__NVIC_SetPriority+0xd8>)
 8004b66:	1dfb      	adds	r3, r7, #7
 8004b68:	781b      	ldrb	r3, [r3, #0]
 8004b6a:	0019      	movs	r1, r3
 8004b6c:	230f      	movs	r3, #15
 8004b6e:	400b      	ands	r3, r1
 8004b70:	3b08      	subs	r3, #8
 8004b72:	089b      	lsrs	r3, r3, #2
 8004b74:	3306      	adds	r3, #6
 8004b76:	009b      	lsls	r3, r3, #2
 8004b78:	18d3      	adds	r3, r2, r3
 8004b7a:	3304      	adds	r3, #4
 8004b7c:	681b      	ldr	r3, [r3, #0]
 8004b7e:	1dfa      	adds	r2, r7, #7
 8004b80:	7812      	ldrb	r2, [r2, #0]
 8004b82:	0011      	movs	r1, r2
 8004b84:	2203      	movs	r2, #3
 8004b86:	400a      	ands	r2, r1
 8004b88:	00d2      	lsls	r2, r2, #3
 8004b8a:	21ff      	movs	r1, #255	; 0xff
 8004b8c:	4091      	lsls	r1, r2
 8004b8e:	000a      	movs	r2, r1
 8004b90:	43d2      	mvns	r2, r2
 8004b92:	401a      	ands	r2, r3
 8004b94:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8004b96:	683b      	ldr	r3, [r7, #0]
 8004b98:	019b      	lsls	r3, r3, #6
 8004b9a:	22ff      	movs	r2, #255	; 0xff
 8004b9c:	401a      	ands	r2, r3
 8004b9e:	1dfb      	adds	r3, r7, #7
 8004ba0:	781b      	ldrb	r3, [r3, #0]
 8004ba2:	0018      	movs	r0, r3
 8004ba4:	2303      	movs	r3, #3
 8004ba6:	4003      	ands	r3, r0
 8004ba8:	00db      	lsls	r3, r3, #3
 8004baa:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8004bac:	4809      	ldr	r0, [pc, #36]	; (8004bd4 <__NVIC_SetPriority+0xd8>)
 8004bae:	1dfb      	adds	r3, r7, #7
 8004bb0:	781b      	ldrb	r3, [r3, #0]
 8004bb2:	001c      	movs	r4, r3
 8004bb4:	230f      	movs	r3, #15
 8004bb6:	4023      	ands	r3, r4
 8004bb8:	3b08      	subs	r3, #8
 8004bba:	089b      	lsrs	r3, r3, #2
 8004bbc:	430a      	orrs	r2, r1
 8004bbe:	3306      	adds	r3, #6
 8004bc0:	009b      	lsls	r3, r3, #2
 8004bc2:	18c3      	adds	r3, r0, r3
 8004bc4:	3304      	adds	r3, #4
 8004bc6:	601a      	str	r2, [r3, #0]
}
 8004bc8:	46c0      	nop			; (mov r8, r8)
 8004bca:	46bd      	mov	sp, r7
 8004bcc:	b003      	add	sp, #12
 8004bce:	bd90      	pop	{r4, r7, pc}
 8004bd0:	e000e100 	.word	0xe000e100
 8004bd4:	e000ed00 	.word	0xe000ed00

08004bd8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004bd8:	b580      	push	{r7, lr}
 8004bda:	b082      	sub	sp, #8
 8004bdc:	af00      	add	r7, sp, #0
 8004bde:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	1e5a      	subs	r2, r3, #1
 8004be4:	2380      	movs	r3, #128	; 0x80
 8004be6:	045b      	lsls	r3, r3, #17
 8004be8:	429a      	cmp	r2, r3
 8004bea:	d301      	bcc.n	8004bf0 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004bec:	2301      	movs	r3, #1
 8004bee:	e010      	b.n	8004c12 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004bf0:	4b0a      	ldr	r3, [pc, #40]	; (8004c1c <SysTick_Config+0x44>)
 8004bf2:	687a      	ldr	r2, [r7, #4]
 8004bf4:	3a01      	subs	r2, #1
 8004bf6:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004bf8:	2301      	movs	r3, #1
 8004bfa:	425b      	negs	r3, r3
 8004bfc:	2103      	movs	r1, #3
 8004bfe:	0018      	movs	r0, r3
 8004c00:	f7ff ff7c 	bl	8004afc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004c04:	4b05      	ldr	r3, [pc, #20]	; (8004c1c <SysTick_Config+0x44>)
 8004c06:	2200      	movs	r2, #0
 8004c08:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004c0a:	4b04      	ldr	r3, [pc, #16]	; (8004c1c <SysTick_Config+0x44>)
 8004c0c:	2207      	movs	r2, #7
 8004c0e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004c10:	2300      	movs	r3, #0
}
 8004c12:	0018      	movs	r0, r3
 8004c14:	46bd      	mov	sp, r7
 8004c16:	b002      	add	sp, #8
 8004c18:	bd80      	pop	{r7, pc}
 8004c1a:	46c0      	nop			; (mov r8, r8)
 8004c1c:	e000e010 	.word	0xe000e010

08004c20 <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004c20:	b580      	push	{r7, lr}
 8004c22:	b084      	sub	sp, #16
 8004c24:	af00      	add	r7, sp, #0
 8004c26:	60b9      	str	r1, [r7, #8]
 8004c28:	607a      	str	r2, [r7, #4]
 8004c2a:	210f      	movs	r1, #15
 8004c2c:	187b      	adds	r3, r7, r1
 8004c2e:	1c02      	adds	r2, r0, #0
 8004c30:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 8004c32:	68ba      	ldr	r2, [r7, #8]
 8004c34:	187b      	adds	r3, r7, r1
 8004c36:	781b      	ldrb	r3, [r3, #0]
 8004c38:	b25b      	sxtb	r3, r3
 8004c3a:	0011      	movs	r1, r2
 8004c3c:	0018      	movs	r0, r3
 8004c3e:	f7ff ff5d 	bl	8004afc <__NVIC_SetPriority>
}
 8004c42:	46c0      	nop			; (mov r8, r8)
 8004c44:	46bd      	mov	sp, r7
 8004c46:	b004      	add	sp, #16
 8004c48:	bd80      	pop	{r7, pc}

08004c4a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004c4a:	b580      	push	{r7, lr}
 8004c4c:	b082      	sub	sp, #8
 8004c4e:	af00      	add	r7, sp, #0
 8004c50:	0002      	movs	r2, r0
 8004c52:	1dfb      	adds	r3, r7, #7
 8004c54:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004c56:	1dfb      	adds	r3, r7, #7
 8004c58:	781b      	ldrb	r3, [r3, #0]
 8004c5a:	b25b      	sxtb	r3, r3
 8004c5c:	0018      	movs	r0, r3
 8004c5e:	f7ff ff33 	bl	8004ac8 <__NVIC_EnableIRQ>
}
 8004c62:	46c0      	nop			; (mov r8, r8)
 8004c64:	46bd      	mov	sp, r7
 8004c66:	b002      	add	sp, #8
 8004c68:	bd80      	pop	{r7, pc}

08004c6a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004c6a:	b580      	push	{r7, lr}
 8004c6c:	b082      	sub	sp, #8
 8004c6e:	af00      	add	r7, sp, #0
 8004c70:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	0018      	movs	r0, r3
 8004c76:	f7ff ffaf 	bl	8004bd8 <SysTick_Config>
 8004c7a:	0003      	movs	r3, r0
}
 8004c7c:	0018      	movs	r0, r3
 8004c7e:	46bd      	mov	sp, r7
 8004c80:	b002      	add	sp, #8
 8004c82:	bd80      	pop	{r7, pc}

08004c84 <HAL_DMA_Init>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8004c84:	b580      	push	{r7, lr}
 8004c86:	b082      	sub	sp, #8
 8004c88:	af00      	add	r7, sp, #0
 8004c8a:	6078      	str	r0, [r7, #4]
  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	2b00      	cmp	r3, #0
 8004c90:	d101      	bne.n	8004c96 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8004c92:	2301      	movs	r3, #1
 8004c94:	e077      	b.n	8004d86 <HAL_DMA_Init+0x102>
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	681b      	ldr	r3, [r3, #0]
 8004c9a:	4a3d      	ldr	r2, [pc, #244]	; (8004d90 <HAL_DMA_Init+0x10c>)
 8004c9c:	4694      	mov	ip, r2
 8004c9e:	4463      	add	r3, ip
 8004ca0:	2114      	movs	r1, #20
 8004ca2:	0018      	movs	r0, r3
 8004ca4:	f7fb fa36 	bl	8000114 <__udivsi3>
 8004ca8:	0003      	movs	r3, r0
 8004caa:	009a      	lsls	r2, r3, #2
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	641a      	str	r2, [r3, #64]	; 0x40
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	2225      	movs	r2, #37	; 0x25
 8004cb4:	2102      	movs	r1, #2
 8004cb6:	5499      	strb	r1, [r3, r2]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  CLEAR_BIT(hdma->Instance->CCR, (DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	681b      	ldr	r3, [r3, #0]
 8004cbc:	681a      	ldr	r2, [r3, #0]
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	681b      	ldr	r3, [r3, #0]
 8004cc2:	4934      	ldr	r1, [pc, #208]	; (8004d94 <HAL_DMA_Init+0x110>)
 8004cc4:	400a      	ands	r2, r1
 8004cc6:	601a      	str	r2, [r3, #0]
                                  DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                                  DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Set the DMA Channel configuration */
  SET_BIT(hdma->Instance->CCR, (hdma->Init.Direction           |                               \
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	681b      	ldr	r3, [r3, #0]
 8004ccc:	6819      	ldr	r1, [r3, #0]
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	689a      	ldr	r2, [r3, #8]
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	68db      	ldr	r3, [r3, #12]
 8004cd6:	431a      	orrs	r2, r3
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	691b      	ldr	r3, [r3, #16]
 8004cdc:	431a      	orrs	r2, r3
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	695b      	ldr	r3, [r3, #20]
 8004ce2:	431a      	orrs	r2, r3
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	699b      	ldr	r3, [r3, #24]
 8004ce8:	431a      	orrs	r2, r3
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	69db      	ldr	r3, [r3, #28]
 8004cee:	431a      	orrs	r2, r3
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	6a1b      	ldr	r3, [r3, #32]
 8004cf4:	431a      	orrs	r2, r3
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	681b      	ldr	r3, [r3, #0]
 8004cfa:	430a      	orrs	r2, r1
 8004cfc:	601a      	str	r2, [r3, #0]
                                hdma->Init.Mode                | hdma->Init.Priority));

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	0018      	movs	r0, r3
 8004d02:	f000 f9c1 	bl	8005088 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	689a      	ldr	r2, [r3, #8]
 8004d0a:	2380      	movs	r3, #128	; 0x80
 8004d0c:	01db      	lsls	r3, r3, #7
 8004d0e:	429a      	cmp	r2, r3
 8004d10:	d102      	bne.n	8004d18 <HAL_DMA_Init+0x94>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	2200      	movs	r2, #0
 8004d16:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	685a      	ldr	r2, [r3, #4]
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004d20:	213f      	movs	r1, #63	; 0x3f
 8004d22:	400a      	ands	r2, r1
 8004d24:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004d2a:	687a      	ldr	r2, [r7, #4]
 8004d2c:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 8004d2e:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0UL) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	685b      	ldr	r3, [r3, #4]
 8004d34:	2b00      	cmp	r3, #0
 8004d36:	d011      	beq.n	8004d5c <HAL_DMA_Init+0xd8>
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	685b      	ldr	r3, [r3, #4]
 8004d3c:	2b04      	cmp	r3, #4
 8004d3e:	d80d      	bhi.n	8004d5c <HAL_DMA_Init+0xd8>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	0018      	movs	r0, r3
 8004d44:	f000 f9cc 	bl	80050e0 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004d4c:	2200      	movs	r2, #0
 8004d4e:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004d54:	687a      	ldr	r2, [r7, #4]
 8004d56:	6d92      	ldr	r2, [r2, #88]	; 0x58
 8004d58:	605a      	str	r2, [r3, #4]
 8004d5a:	e008      	b.n	8004d6e <HAL_DMA_Init+0xea>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	2200      	movs	r2, #0
 8004d60:	651a      	str	r2, [r3, #80]	; 0x50
    hdma->DMAmuxRequestGenStatus = 0U;
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	2200      	movs	r2, #0
 8004d66:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	2200      	movs	r2, #0
 8004d6c:	659a      	str	r2, [r3, #88]	; 0x58
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	2200      	movs	r2, #0
 8004d72:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	2225      	movs	r2, #37	; 0x25
 8004d78:	2101      	movs	r1, #1
 8004d7a:	5499      	strb	r1, [r3, r2]

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	2224      	movs	r2, #36	; 0x24
 8004d80:	2100      	movs	r1, #0
 8004d82:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004d84:	2300      	movs	r3, #0
}
 8004d86:	0018      	movs	r0, r3
 8004d88:	46bd      	mov	sp, r7
 8004d8a:	b002      	add	sp, #8
 8004d8c:	bd80      	pop	{r7, pc}
 8004d8e:	46c0      	nop			; (mov r8, r8)
 8004d90:	bffdfff8 	.word	0xbffdfff8
 8004d94:	ffff800f 	.word	0xffff800f

08004d98 <HAL_DMA_Start_IT>:
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 8004d98:	b580      	push	{r7, lr}
 8004d9a:	b086      	sub	sp, #24
 8004d9c:	af00      	add	r7, sp, #0
 8004d9e:	60f8      	str	r0, [r7, #12]
 8004da0:	60b9      	str	r1, [r7, #8]
 8004da2:	607a      	str	r2, [r7, #4]
 8004da4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004da6:	2317      	movs	r3, #23
 8004da8:	18fb      	adds	r3, r7, r3
 8004daa:	2200      	movs	r2, #0
 8004dac:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8004dae:	68fb      	ldr	r3, [r7, #12]
 8004db0:	2224      	movs	r2, #36	; 0x24
 8004db2:	5c9b      	ldrb	r3, [r3, r2]
 8004db4:	2b01      	cmp	r3, #1
 8004db6:	d101      	bne.n	8004dbc <HAL_DMA_Start_IT+0x24>
 8004db8:	2302      	movs	r3, #2
 8004dba:	e06f      	b.n	8004e9c <HAL_DMA_Start_IT+0x104>
 8004dbc:	68fb      	ldr	r3, [r7, #12]
 8004dbe:	2224      	movs	r2, #36	; 0x24
 8004dc0:	2101      	movs	r1, #1
 8004dc2:	5499      	strb	r1, [r3, r2]

  if (hdma->State == HAL_DMA_STATE_READY)
 8004dc4:	68fb      	ldr	r3, [r7, #12]
 8004dc6:	2225      	movs	r2, #37	; 0x25
 8004dc8:	5c9b      	ldrb	r3, [r3, r2]
 8004dca:	b2db      	uxtb	r3, r3
 8004dcc:	2b01      	cmp	r3, #1
 8004dce:	d157      	bne.n	8004e80 <HAL_DMA_Start_IT+0xe8>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8004dd0:	68fb      	ldr	r3, [r7, #12]
 8004dd2:	2225      	movs	r2, #37	; 0x25
 8004dd4:	2102      	movs	r1, #2
 8004dd6:	5499      	strb	r1, [r3, r2]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004dd8:	68fb      	ldr	r3, [r7, #12]
 8004dda:	2200      	movs	r2, #0
 8004ddc:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8004dde:	68fb      	ldr	r3, [r7, #12]
 8004de0:	681b      	ldr	r3, [r3, #0]
 8004de2:	681a      	ldr	r2, [r3, #0]
 8004de4:	68fb      	ldr	r3, [r7, #12]
 8004de6:	681b      	ldr	r3, [r3, #0]
 8004de8:	2101      	movs	r1, #1
 8004dea:	438a      	bics	r2, r1
 8004dec:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8004dee:	683b      	ldr	r3, [r7, #0]
 8004df0:	687a      	ldr	r2, [r7, #4]
 8004df2:	68b9      	ldr	r1, [r7, #8]
 8004df4:	68f8      	ldr	r0, [r7, #12]
 8004df6:	f000 f907 	bl	8005008 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8004dfa:	68fb      	ldr	r3, [r7, #12]
 8004dfc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004dfe:	2b00      	cmp	r3, #0
 8004e00:	d008      	beq.n	8004e14 <HAL_DMA_Start_IT+0x7c>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004e02:	68fb      	ldr	r3, [r7, #12]
 8004e04:	681b      	ldr	r3, [r3, #0]
 8004e06:	681a      	ldr	r2, [r3, #0]
 8004e08:	68fb      	ldr	r3, [r7, #12]
 8004e0a:	681b      	ldr	r3, [r3, #0]
 8004e0c:	210e      	movs	r1, #14
 8004e0e:	430a      	orrs	r2, r1
 8004e10:	601a      	str	r2, [r3, #0]
 8004e12:	e00f      	b.n	8004e34 <HAL_DMA_Start_IT+0x9c>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8004e14:	68fb      	ldr	r3, [r7, #12]
 8004e16:	681b      	ldr	r3, [r3, #0]
 8004e18:	681a      	ldr	r2, [r3, #0]
 8004e1a:	68fb      	ldr	r3, [r7, #12]
 8004e1c:	681b      	ldr	r3, [r3, #0]
 8004e1e:	2104      	movs	r1, #4
 8004e20:	438a      	bics	r2, r1
 8004e22:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8004e24:	68fb      	ldr	r3, [r7, #12]
 8004e26:	681b      	ldr	r3, [r3, #0]
 8004e28:	681a      	ldr	r2, [r3, #0]
 8004e2a:	68fb      	ldr	r3, [r7, #12]
 8004e2c:	681b      	ldr	r3, [r3, #0]
 8004e2e:	210a      	movs	r1, #10
 8004e30:	430a      	orrs	r2, r1
 8004e32:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8004e34:	68fb      	ldr	r3, [r7, #12]
 8004e36:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004e38:	681a      	ldr	r2, [r3, #0]
 8004e3a:	2380      	movs	r3, #128	; 0x80
 8004e3c:	025b      	lsls	r3, r3, #9
 8004e3e:	4013      	ands	r3, r2
 8004e40:	d008      	beq.n	8004e54 <HAL_DMA_Start_IT+0xbc>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8004e42:	68fb      	ldr	r3, [r7, #12]
 8004e44:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004e46:	681a      	ldr	r2, [r3, #0]
 8004e48:	68fb      	ldr	r3, [r7, #12]
 8004e4a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004e4c:	2180      	movs	r1, #128	; 0x80
 8004e4e:	0049      	lsls	r1, r1, #1
 8004e50:	430a      	orrs	r2, r1
 8004e52:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8004e54:	68fb      	ldr	r3, [r7, #12]
 8004e56:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004e58:	2b00      	cmp	r3, #0
 8004e5a:	d008      	beq.n	8004e6e <HAL_DMA_Start_IT+0xd6>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8004e5c:	68fb      	ldr	r3, [r7, #12]
 8004e5e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004e60:	681a      	ldr	r2, [r3, #0]
 8004e62:	68fb      	ldr	r3, [r7, #12]
 8004e64:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004e66:	2180      	movs	r1, #128	; 0x80
 8004e68:	0049      	lsls	r1, r1, #1
 8004e6a:	430a      	orrs	r2, r1
 8004e6c:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8004e6e:	68fb      	ldr	r3, [r7, #12]
 8004e70:	681b      	ldr	r3, [r3, #0]
 8004e72:	681a      	ldr	r2, [r3, #0]
 8004e74:	68fb      	ldr	r3, [r7, #12]
 8004e76:	681b      	ldr	r3, [r3, #0]
 8004e78:	2101      	movs	r1, #1
 8004e7a:	430a      	orrs	r2, r1
 8004e7c:	601a      	str	r2, [r3, #0]
 8004e7e:	e00a      	b.n	8004e96 <HAL_DMA_Start_IT+0xfe>
  }
  else
  {
    /* Change the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8004e80:	68fb      	ldr	r3, [r7, #12]
 8004e82:	2280      	movs	r2, #128	; 0x80
 8004e84:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004e86:	68fb      	ldr	r3, [r7, #12]
 8004e88:	2224      	movs	r2, #36	; 0x24
 8004e8a:	2100      	movs	r1, #0
 8004e8c:	5499      	strb	r1, [r3, r2]

    /* Return error status */
    status = HAL_ERROR;
 8004e8e:	2317      	movs	r3, #23
 8004e90:	18fb      	adds	r3, r7, r3
 8004e92:	2201      	movs	r2, #1
 8004e94:	701a      	strb	r2, [r3, #0]
  }

  return status;
 8004e96:	2317      	movs	r3, #23
 8004e98:	18fb      	adds	r3, r7, r3
 8004e9a:	781b      	ldrb	r3, [r3, #0]
}
 8004e9c:	0018      	movs	r0, r3
 8004e9e:	46bd      	mov	sp, r7
 8004ea0:	b006      	add	sp, #24
 8004ea2:	bd80      	pop	{r7, pc}

08004ea4 <HAL_DMA_IRQHandler>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004ea4:	b580      	push	{r7, lr}
 8004ea6:	b084      	sub	sp, #16
 8004ea8:	af00      	add	r7, sp, #0
 8004eaa:	6078      	str	r0, [r7, #4]
#if defined(DMA2)
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
#else
  uint32_t flag_it = DMA1->ISR;
 8004eac:	4b55      	ldr	r3, [pc, #340]	; (8005004 <HAL_DMA_IRQHandler+0x160>)
 8004eae:	681b      	ldr	r3, [r3, #0]
 8004eb0:	60fb      	str	r3, [r7, #12]
#endif /* DMA2 */
  uint32_t source_it = hdma->Instance->CCR;
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	681b      	ldr	r3, [r3, #0]
 8004eb6:	681b      	ldr	r3, [r3, #0]
 8004eb8:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ebe:	221c      	movs	r2, #28
 8004ec0:	4013      	ands	r3, r2
 8004ec2:	2204      	movs	r2, #4
 8004ec4:	409a      	lsls	r2, r3
 8004ec6:	0013      	movs	r3, r2
 8004ec8:	68fa      	ldr	r2, [r7, #12]
 8004eca:	4013      	ands	r3, r2
 8004ecc:	d027      	beq.n	8004f1e <HAL_DMA_IRQHandler+0x7a>
 8004ece:	68bb      	ldr	r3, [r7, #8]
 8004ed0:	2204      	movs	r2, #4
 8004ed2:	4013      	ands	r3, r2
 8004ed4:	d023      	beq.n	8004f1e <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	681b      	ldr	r3, [r3, #0]
 8004eda:	681b      	ldr	r3, [r3, #0]
 8004edc:	2220      	movs	r2, #32
 8004ede:	4013      	ands	r3, r2
 8004ee0:	d107      	bne.n	8004ef2 <HAL_DMA_IRQHandler+0x4e>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	681b      	ldr	r3, [r3, #0]
 8004ee6:	681a      	ldr	r2, [r3, #0]
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	681b      	ldr	r3, [r3, #0]
 8004eec:	2104      	movs	r1, #4
 8004eee:	438a      	bics	r2, r1
 8004ef0:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
#if defined(DMA2)
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
#else
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU)));
 8004ef2:	4b44      	ldr	r3, [pc, #272]	; (8005004 <HAL_DMA_IRQHandler+0x160>)
 8004ef4:	6859      	ldr	r1, [r3, #4]
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004efa:	221c      	movs	r2, #28
 8004efc:	4013      	ands	r3, r2
 8004efe:	2204      	movs	r2, #4
 8004f00:	409a      	lsls	r2, r3
 8004f02:	4b40      	ldr	r3, [pc, #256]	; (8005004 <HAL_DMA_IRQHandler+0x160>)
 8004f04:	430a      	orrs	r2, r1
 8004f06:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if (hdma->XferHalfCpltCallback != NULL)
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004f0c:	2b00      	cmp	r3, #0
 8004f0e:	d100      	bne.n	8004f12 <HAL_DMA_IRQHandler+0x6e>
 8004f10:	e073      	b.n	8004ffa <HAL_DMA_IRQHandler+0x156>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004f16:	687a      	ldr	r2, [r7, #4]
 8004f18:	0010      	movs	r0, r2
 8004f1a:	4798      	blx	r3
      if (hdma->XferHalfCpltCallback != NULL)
 8004f1c:	e06d      	b.n	8004ffa <HAL_DMA_IRQHandler+0x156>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)))) && (0U != (source_it & DMA_IT_TC)))
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f22:	221c      	movs	r2, #28
 8004f24:	4013      	ands	r3, r2
 8004f26:	2202      	movs	r2, #2
 8004f28:	409a      	lsls	r2, r3
 8004f2a:	0013      	movs	r3, r2
 8004f2c:	68fa      	ldr	r2, [r7, #12]
 8004f2e:	4013      	ands	r3, r2
 8004f30:	d02e      	beq.n	8004f90 <HAL_DMA_IRQHandler+0xec>
 8004f32:	68bb      	ldr	r3, [r7, #8]
 8004f34:	2202      	movs	r2, #2
 8004f36:	4013      	ands	r3, r2
 8004f38:	d02a      	beq.n	8004f90 <HAL_DMA_IRQHandler+0xec>
  {
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	681b      	ldr	r3, [r3, #0]
 8004f3e:	681b      	ldr	r3, [r3, #0]
 8004f40:	2220      	movs	r2, #32
 8004f42:	4013      	ands	r3, r2
 8004f44:	d10b      	bne.n	8004f5e <HAL_DMA_IRQHandler+0xba>
      {
        /* Disable the transfer complete and error interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	681b      	ldr	r3, [r3, #0]
 8004f4a:	681a      	ldr	r2, [r3, #0]
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	681b      	ldr	r3, [r3, #0]
 8004f50:	210a      	movs	r1, #10
 8004f52:	438a      	bics	r2, r1
 8004f54:	601a      	str	r2, [r3, #0]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	2225      	movs	r2, #37	; 0x25
 8004f5a:	2101      	movs	r1, #1
 8004f5c:	5499      	strb	r1, [r3, r2]
      }
      /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)));
 8004f5e:	4b29      	ldr	r3, [pc, #164]	; (8005004 <HAL_DMA_IRQHandler+0x160>)
 8004f60:	6859      	ldr	r1, [r3, #4]
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f66:	221c      	movs	r2, #28
 8004f68:	4013      	ands	r3, r2
 8004f6a:	2202      	movs	r2, #2
 8004f6c:	409a      	lsls	r2, r3
 8004f6e:	4b25      	ldr	r3, [pc, #148]	; (8005004 <HAL_DMA_IRQHandler+0x160>)
 8004f70:	430a      	orrs	r2, r1
 8004f72:	605a      	str	r2, [r3, #4]

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	2224      	movs	r2, #36	; 0x24
 8004f78:	2100      	movs	r1, #0
 8004f7a:	5499      	strb	r1, [r3, r2]

      if (hdma->XferCpltCallback != NULL)
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004f80:	2b00      	cmp	r3, #0
 8004f82:	d03a      	beq.n	8004ffa <HAL_DMA_IRQHandler+0x156>
      {
        /* Transfer complete callback */
        hdma->XferCpltCallback(hdma);
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004f88:	687a      	ldr	r2, [r7, #4]
 8004f8a:	0010      	movs	r0, r2
 8004f8c:	4798      	blx	r3
      if (hdma->XferCpltCallback != NULL)
 8004f8e:	e034      	b.n	8004ffa <HAL_DMA_IRQHandler+0x156>
      }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) != 0U))
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f94:	221c      	movs	r2, #28
 8004f96:	4013      	ands	r3, r2
 8004f98:	2208      	movs	r2, #8
 8004f9a:	409a      	lsls	r2, r3
 8004f9c:	0013      	movs	r3, r2
 8004f9e:	68fa      	ldr	r2, [r7, #12]
 8004fa0:	4013      	ands	r3, r2
 8004fa2:	d02b      	beq.n	8004ffc <HAL_DMA_IRQHandler+0x158>
 8004fa4:	68bb      	ldr	r3, [r7, #8]
 8004fa6:	2208      	movs	r2, #8
 8004fa8:	4013      	ands	r3, r2
 8004faa:	d027      	beq.n	8004ffc <HAL_DMA_IRQHandler+0x158>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	681b      	ldr	r3, [r3, #0]
 8004fb0:	681a      	ldr	r2, [r3, #0]
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	681b      	ldr	r3, [r3, #0]
 8004fb6:	210e      	movs	r1, #14
 8004fb8:	438a      	bics	r2, r1
 8004fba:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
#if defined(DMA2)
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#else
    __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_GI1 << (hdma->ChannelIndex & 0x1CU)));
 8004fbc:	4b11      	ldr	r3, [pc, #68]	; (8005004 <HAL_DMA_IRQHandler+0x160>)
 8004fbe:	6859      	ldr	r1, [r3, #4]
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004fc4:	221c      	movs	r2, #28
 8004fc6:	4013      	ands	r3, r2
 8004fc8:	2201      	movs	r2, #1
 8004fca:	409a      	lsls	r2, r3
 8004fcc:	4b0d      	ldr	r3, [pc, #52]	; (8005004 <HAL_DMA_IRQHandler+0x160>)
 8004fce:	430a      	orrs	r2, r1
 8004fd0:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	2201      	movs	r2, #1
 8004fd6:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	2225      	movs	r2, #37	; 0x25
 8004fdc:	2101      	movs	r1, #1
 8004fde:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	2224      	movs	r2, #36	; 0x24
 8004fe4:	2100      	movs	r1, #0
 8004fe6:	5499      	strb	r1, [r3, r2]

    if (hdma->XferErrorCallback != NULL)
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004fec:	2b00      	cmp	r3, #0
 8004fee:	d005      	beq.n	8004ffc <HAL_DMA_IRQHandler+0x158>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004ff4:	687a      	ldr	r2, [r7, #4]
 8004ff6:	0010      	movs	r0, r2
 8004ff8:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8004ffa:	46c0      	nop			; (mov r8, r8)
 8004ffc:	46c0      	nop			; (mov r8, r8)
}
 8004ffe:	46bd      	mov	sp, r7
 8005000:	b004      	add	sp, #16
 8005002:	bd80      	pop	{r7, pc}
 8005004:	40020000 	.word	0x40020000

08005008 <DMA_SetConfig>:
  * @param DstAddress The destination memory Buffer address
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005008:	b580      	push	{r7, lr}
 800500a:	b084      	sub	sp, #16
 800500c:	af00      	add	r7, sp, #0
 800500e:	60f8      	str	r0, [r7, #12]
 8005010:	60b9      	str	r1, [r7, #8]
 8005012:	607a      	str	r2, [r7, #4]
 8005014:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005016:	68fb      	ldr	r3, [r7, #12]
 8005018:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800501a:	68fa      	ldr	r2, [r7, #12]
 800501c:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 800501e:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8005020:	68fb      	ldr	r3, [r7, #12]
 8005022:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005024:	2b00      	cmp	r3, #0
 8005026:	d004      	beq.n	8005032 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8005028:	68fb      	ldr	r3, [r7, #12]
 800502a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800502c:	68fa      	ldr	r2, [r7, #12]
 800502e:	6d92      	ldr	r2, [r2, #88]	; 0x58
 8005030:	605a      	str	r2, [r3, #4]

  /* Clear all flags */
#if defined(DMA2)
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#else
  __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_GI1 << (hdma->ChannelIndex & 0x1CU)));
 8005032:	4b14      	ldr	r3, [pc, #80]	; (8005084 <DMA_SetConfig+0x7c>)
 8005034:	6859      	ldr	r1, [r3, #4]
 8005036:	68fb      	ldr	r3, [r7, #12]
 8005038:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800503a:	221c      	movs	r2, #28
 800503c:	4013      	ands	r3, r2
 800503e:	2201      	movs	r2, #1
 8005040:	409a      	lsls	r2, r3
 8005042:	4b10      	ldr	r3, [pc, #64]	; (8005084 <DMA_SetConfig+0x7c>)
 8005044:	430a      	orrs	r2, r1
 8005046:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8005048:	68fb      	ldr	r3, [r7, #12]
 800504a:	681b      	ldr	r3, [r3, #0]
 800504c:	683a      	ldr	r2, [r7, #0]
 800504e:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8005050:	68fb      	ldr	r3, [r7, #12]
 8005052:	689b      	ldr	r3, [r3, #8]
 8005054:	2b10      	cmp	r3, #16
 8005056:	d108      	bne.n	800506a <DMA_SetConfig+0x62>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8005058:	68fb      	ldr	r3, [r7, #12]
 800505a:	681b      	ldr	r3, [r3, #0]
 800505c:	687a      	ldr	r2, [r7, #4]
 800505e:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8005060:	68fb      	ldr	r3, [r7, #12]
 8005062:	681b      	ldr	r3, [r3, #0]
 8005064:	68ba      	ldr	r2, [r7, #8]
 8005066:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8005068:	e007      	b.n	800507a <DMA_SetConfig+0x72>
    hdma->Instance->CPAR = SrcAddress;
 800506a:	68fb      	ldr	r3, [r7, #12]
 800506c:	681b      	ldr	r3, [r3, #0]
 800506e:	68ba      	ldr	r2, [r7, #8]
 8005070:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8005072:	68fb      	ldr	r3, [r7, #12]
 8005074:	681b      	ldr	r3, [r3, #0]
 8005076:	687a      	ldr	r2, [r7, #4]
 8005078:	60da      	str	r2, [r3, #12]
}
 800507a:	46c0      	nop			; (mov r8, r8)
 800507c:	46bd      	mov	sp, r7
 800507e:	b004      	add	sp, #16
 8005080:	bd80      	pop	{r7, pc}
 8005082:	46c0      	nop			; (mov r8, r8)
 8005084:	40020000 	.word	0x40020000

08005088 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8005088:	b580      	push	{r7, lr}
 800508a:	b084      	sub	sp, #16
 800508c:	af00      	add	r7, sp, #0
 800508e:	6078      	str	r0, [r7, #4]
    /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
    channel_number = (((((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U) + 7U);
  }
#else
  /* Associate a DMA Channel to a DMAMUX channel */
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)((uint32_t)DMAMUX1_Channel0 + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005094:	089b      	lsrs	r3, r3, #2
 8005096:	4a10      	ldr	r2, [pc, #64]	; (80050d8 <DMA_CalcDMAMUXChannelBaseAndMask+0x50>)
 8005098:	4694      	mov	ip, r2
 800509a:	4463      	add	r3, ip
 800509c:	009b      	lsls	r3, r3, #2
 800509e:	001a      	movs	r2, r3
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	645a      	str	r2, [r3, #68]	; 0x44

  /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	681b      	ldr	r3, [r3, #0]
 80050a8:	001a      	movs	r2, r3
 80050aa:	23ff      	movs	r3, #255	; 0xff
 80050ac:	4013      	ands	r3, r2
 80050ae:	3b08      	subs	r3, #8
 80050b0:	2114      	movs	r1, #20
 80050b2:	0018      	movs	r0, r3
 80050b4:	f7fb f82e 	bl	8000114 <__udivsi3>
 80050b8:	0003      	movs	r3, r0
 80050ba:	60fb      	str	r3, [r7, #12]
#endif /* DMA2 */

  /* Initialize the field DMAmuxChannelStatus to DMAMUX1_ChannelStatus base */
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	4a07      	ldr	r2, [pc, #28]	; (80050dc <DMA_CalcDMAMUXChannelBaseAndMask+0x54>)
 80050c0:	649a      	str	r2, [r3, #72]	; 0x48

  /* Initialize the field DMAmuxChannelStatusMask with the corresponding index of the DMAMUX channel selected for the current ChannelIndex */
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 80050c2:	68fb      	ldr	r3, [r7, #12]
 80050c4:	221f      	movs	r2, #31
 80050c6:	4013      	ands	r3, r2
 80050c8:	2201      	movs	r2, #1
 80050ca:	409a      	lsls	r2, r3
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	64da      	str	r2, [r3, #76]	; 0x4c
}
 80050d0:	46c0      	nop			; (mov r8, r8)
 80050d2:	46bd      	mov	sp, r7
 80050d4:	b004      	add	sp, #16
 80050d6:	bd80      	pop	{r7, pc}
 80050d8:	10008200 	.word	0x10008200
 80050dc:	40020880 	.word	0x40020880

080050e0 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80050e0:	b580      	push	{r7, lr}
 80050e2:	b084      	sub	sp, #16
 80050e4:	af00      	add	r7, sp, #0
 80050e6:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	685b      	ldr	r3, [r3, #4]
 80050ec:	223f      	movs	r2, #63	; 0x3f
 80050ee:	4013      	ands	r3, r2
 80050f0:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 80050f2:	68fb      	ldr	r3, [r7, #12]
 80050f4:	4a0a      	ldr	r2, [pc, #40]	; (8005120 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 80050f6:	4694      	mov	ip, r2
 80050f8:	4463      	add	r3, ip
 80050fa:	009b      	lsls	r3, r3, #2
 80050fc:	001a      	movs	r2, r3
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	651a      	str	r2, [r3, #80]	; 0x50

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	4a07      	ldr	r2, [pc, #28]	; (8005124 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8005106:	655a      	str	r2, [r3, #84]	; 0x54

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 8005108:	68fb      	ldr	r3, [r7, #12]
 800510a:	3b01      	subs	r3, #1
 800510c:	2203      	movs	r2, #3
 800510e:	4013      	ands	r3, r2
 8005110:	2201      	movs	r2, #1
 8005112:	409a      	lsls	r2, r3
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	659a      	str	r2, [r3, #88]	; 0x58
}
 8005118:	46c0      	nop			; (mov r8, r8)
 800511a:	46bd      	mov	sp, r7
 800511c:	b004      	add	sp, #16
 800511e:	bd80      	pop	{r7, pc}
 8005120:	1000823f 	.word	0x1000823f
 8005124:	40020940 	.word	0x40020940

08005128 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005128:	b580      	push	{r7, lr}
 800512a:	b086      	sub	sp, #24
 800512c:	af00      	add	r7, sp, #0
 800512e:	6078      	str	r0, [r7, #4]
 8005130:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8005132:	2300      	movs	r3, #0
 8005134:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8005136:	e147      	b.n	80053c8 <HAL_GPIO_Init+0x2a0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8005138:	683b      	ldr	r3, [r7, #0]
 800513a:	681b      	ldr	r3, [r3, #0]
 800513c:	2101      	movs	r1, #1
 800513e:	697a      	ldr	r2, [r7, #20]
 8005140:	4091      	lsls	r1, r2
 8005142:	000a      	movs	r2, r1
 8005144:	4013      	ands	r3, r2
 8005146:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8005148:	68fb      	ldr	r3, [r7, #12]
 800514a:	2b00      	cmp	r3, #0
 800514c:	d100      	bne.n	8005150 <HAL_GPIO_Init+0x28>
 800514e:	e138      	b.n	80053c2 <HAL_GPIO_Init+0x29a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8005150:	683b      	ldr	r3, [r7, #0]
 8005152:	685b      	ldr	r3, [r3, #4]
 8005154:	2203      	movs	r2, #3
 8005156:	4013      	ands	r3, r2
 8005158:	2b01      	cmp	r3, #1
 800515a:	d005      	beq.n	8005168 <HAL_GPIO_Init+0x40>
 800515c:	683b      	ldr	r3, [r7, #0]
 800515e:	685b      	ldr	r3, [r3, #4]
 8005160:	2203      	movs	r2, #3
 8005162:	4013      	ands	r3, r2
 8005164:	2b02      	cmp	r3, #2
 8005166:	d130      	bne.n	80051ca <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	689b      	ldr	r3, [r3, #8]
 800516c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800516e:	697b      	ldr	r3, [r7, #20]
 8005170:	005b      	lsls	r3, r3, #1
 8005172:	2203      	movs	r2, #3
 8005174:	409a      	lsls	r2, r3
 8005176:	0013      	movs	r3, r2
 8005178:	43da      	mvns	r2, r3
 800517a:	693b      	ldr	r3, [r7, #16]
 800517c:	4013      	ands	r3, r2
 800517e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8005180:	683b      	ldr	r3, [r7, #0]
 8005182:	68da      	ldr	r2, [r3, #12]
 8005184:	697b      	ldr	r3, [r7, #20]
 8005186:	005b      	lsls	r3, r3, #1
 8005188:	409a      	lsls	r2, r3
 800518a:	0013      	movs	r3, r2
 800518c:	693a      	ldr	r2, [r7, #16]
 800518e:	4313      	orrs	r3, r2
 8005190:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	693a      	ldr	r2, [r7, #16]
 8005196:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	685b      	ldr	r3, [r3, #4]
 800519c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800519e:	2201      	movs	r2, #1
 80051a0:	697b      	ldr	r3, [r7, #20]
 80051a2:	409a      	lsls	r2, r3
 80051a4:	0013      	movs	r3, r2
 80051a6:	43da      	mvns	r2, r3
 80051a8:	693b      	ldr	r3, [r7, #16]
 80051aa:	4013      	ands	r3, r2
 80051ac:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80051ae:	683b      	ldr	r3, [r7, #0]
 80051b0:	685b      	ldr	r3, [r3, #4]
 80051b2:	091b      	lsrs	r3, r3, #4
 80051b4:	2201      	movs	r2, #1
 80051b6:	401a      	ands	r2, r3
 80051b8:	697b      	ldr	r3, [r7, #20]
 80051ba:	409a      	lsls	r2, r3
 80051bc:	0013      	movs	r3, r2
 80051be:	693a      	ldr	r2, [r7, #16]
 80051c0:	4313      	orrs	r3, r2
 80051c2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	693a      	ldr	r2, [r7, #16]
 80051c8:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80051ca:	683b      	ldr	r3, [r7, #0]
 80051cc:	685b      	ldr	r3, [r3, #4]
 80051ce:	2203      	movs	r2, #3
 80051d0:	4013      	ands	r3, r2
 80051d2:	2b03      	cmp	r3, #3
 80051d4:	d017      	beq.n	8005206 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	68db      	ldr	r3, [r3, #12]
 80051da:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 80051dc:	697b      	ldr	r3, [r7, #20]
 80051de:	005b      	lsls	r3, r3, #1
 80051e0:	2203      	movs	r2, #3
 80051e2:	409a      	lsls	r2, r3
 80051e4:	0013      	movs	r3, r2
 80051e6:	43da      	mvns	r2, r3
 80051e8:	693b      	ldr	r3, [r7, #16]
 80051ea:	4013      	ands	r3, r2
 80051ec:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 80051ee:	683b      	ldr	r3, [r7, #0]
 80051f0:	689a      	ldr	r2, [r3, #8]
 80051f2:	697b      	ldr	r3, [r7, #20]
 80051f4:	005b      	lsls	r3, r3, #1
 80051f6:	409a      	lsls	r2, r3
 80051f8:	0013      	movs	r3, r2
 80051fa:	693a      	ldr	r2, [r7, #16]
 80051fc:	4313      	orrs	r3, r2
 80051fe:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	693a      	ldr	r2, [r7, #16]
 8005204:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005206:	683b      	ldr	r3, [r7, #0]
 8005208:	685b      	ldr	r3, [r3, #4]
 800520a:	2203      	movs	r2, #3
 800520c:	4013      	ands	r3, r2
 800520e:	2b02      	cmp	r3, #2
 8005210:	d123      	bne.n	800525a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8005212:	697b      	ldr	r3, [r7, #20]
 8005214:	08da      	lsrs	r2, r3, #3
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	3208      	adds	r2, #8
 800521a:	0092      	lsls	r2, r2, #2
 800521c:	58d3      	ldr	r3, [r2, r3]
 800521e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8005220:	697b      	ldr	r3, [r7, #20]
 8005222:	2207      	movs	r2, #7
 8005224:	4013      	ands	r3, r2
 8005226:	009b      	lsls	r3, r3, #2
 8005228:	220f      	movs	r2, #15
 800522a:	409a      	lsls	r2, r3
 800522c:	0013      	movs	r3, r2
 800522e:	43da      	mvns	r2, r3
 8005230:	693b      	ldr	r3, [r7, #16]
 8005232:	4013      	ands	r3, r2
 8005234:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8005236:	683b      	ldr	r3, [r7, #0]
 8005238:	691a      	ldr	r2, [r3, #16]
 800523a:	697b      	ldr	r3, [r7, #20]
 800523c:	2107      	movs	r1, #7
 800523e:	400b      	ands	r3, r1
 8005240:	009b      	lsls	r3, r3, #2
 8005242:	409a      	lsls	r2, r3
 8005244:	0013      	movs	r3, r2
 8005246:	693a      	ldr	r2, [r7, #16]
 8005248:	4313      	orrs	r3, r2
 800524a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800524c:	697b      	ldr	r3, [r7, #20]
 800524e:	08da      	lsrs	r2, r3, #3
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	3208      	adds	r2, #8
 8005254:	0092      	lsls	r2, r2, #2
 8005256:	6939      	ldr	r1, [r7, #16]
 8005258:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	681b      	ldr	r3, [r3, #0]
 800525e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8005260:	697b      	ldr	r3, [r7, #20]
 8005262:	005b      	lsls	r3, r3, #1
 8005264:	2203      	movs	r2, #3
 8005266:	409a      	lsls	r2, r3
 8005268:	0013      	movs	r3, r2
 800526a:	43da      	mvns	r2, r3
 800526c:	693b      	ldr	r3, [r7, #16]
 800526e:	4013      	ands	r3, r2
 8005270:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8005272:	683b      	ldr	r3, [r7, #0]
 8005274:	685b      	ldr	r3, [r3, #4]
 8005276:	2203      	movs	r2, #3
 8005278:	401a      	ands	r2, r3
 800527a:	697b      	ldr	r3, [r7, #20]
 800527c:	005b      	lsls	r3, r3, #1
 800527e:	409a      	lsls	r2, r3
 8005280:	0013      	movs	r3, r2
 8005282:	693a      	ldr	r2, [r7, #16]
 8005284:	4313      	orrs	r3, r2
 8005286:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	693a      	ldr	r2, [r7, #16]
 800528c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800528e:	683b      	ldr	r3, [r7, #0]
 8005290:	685a      	ldr	r2, [r3, #4]
 8005292:	23c0      	movs	r3, #192	; 0xc0
 8005294:	029b      	lsls	r3, r3, #10
 8005296:	4013      	ands	r3, r2
 8005298:	d100      	bne.n	800529c <HAL_GPIO_Init+0x174>
 800529a:	e092      	b.n	80053c2 <HAL_GPIO_Init+0x29a>
      {
        temp = EXTI->EXTICR[position >> 2u];
 800529c:	4a50      	ldr	r2, [pc, #320]	; (80053e0 <HAL_GPIO_Init+0x2b8>)
 800529e:	697b      	ldr	r3, [r7, #20]
 80052a0:	089b      	lsrs	r3, r3, #2
 80052a2:	3318      	adds	r3, #24
 80052a4:	009b      	lsls	r3, r3, #2
 80052a6:	589b      	ldr	r3, [r3, r2]
 80052a8:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 80052aa:	697b      	ldr	r3, [r7, #20]
 80052ac:	2203      	movs	r2, #3
 80052ae:	4013      	ands	r3, r2
 80052b0:	00db      	lsls	r3, r3, #3
 80052b2:	220f      	movs	r2, #15
 80052b4:	409a      	lsls	r2, r3
 80052b6:	0013      	movs	r3, r2
 80052b8:	43da      	mvns	r2, r3
 80052ba:	693b      	ldr	r3, [r7, #16]
 80052bc:	4013      	ands	r3, r2
 80052be:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 80052c0:	687a      	ldr	r2, [r7, #4]
 80052c2:	23a0      	movs	r3, #160	; 0xa0
 80052c4:	05db      	lsls	r3, r3, #23
 80052c6:	429a      	cmp	r2, r3
 80052c8:	d013      	beq.n	80052f2 <HAL_GPIO_Init+0x1ca>
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	4a45      	ldr	r2, [pc, #276]	; (80053e4 <HAL_GPIO_Init+0x2bc>)
 80052ce:	4293      	cmp	r3, r2
 80052d0:	d00d      	beq.n	80052ee <HAL_GPIO_Init+0x1c6>
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	4a44      	ldr	r2, [pc, #272]	; (80053e8 <HAL_GPIO_Init+0x2c0>)
 80052d6:	4293      	cmp	r3, r2
 80052d8:	d007      	beq.n	80052ea <HAL_GPIO_Init+0x1c2>
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	4a43      	ldr	r2, [pc, #268]	; (80053ec <HAL_GPIO_Init+0x2c4>)
 80052de:	4293      	cmp	r3, r2
 80052e0:	d101      	bne.n	80052e6 <HAL_GPIO_Init+0x1be>
 80052e2:	2303      	movs	r3, #3
 80052e4:	e006      	b.n	80052f4 <HAL_GPIO_Init+0x1cc>
 80052e6:	2305      	movs	r3, #5
 80052e8:	e004      	b.n	80052f4 <HAL_GPIO_Init+0x1cc>
 80052ea:	2302      	movs	r3, #2
 80052ec:	e002      	b.n	80052f4 <HAL_GPIO_Init+0x1cc>
 80052ee:	2301      	movs	r3, #1
 80052f0:	e000      	b.n	80052f4 <HAL_GPIO_Init+0x1cc>
 80052f2:	2300      	movs	r3, #0
 80052f4:	697a      	ldr	r2, [r7, #20]
 80052f6:	2103      	movs	r1, #3
 80052f8:	400a      	ands	r2, r1
 80052fa:	00d2      	lsls	r2, r2, #3
 80052fc:	4093      	lsls	r3, r2
 80052fe:	693a      	ldr	r2, [r7, #16]
 8005300:	4313      	orrs	r3, r2
 8005302:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 8005304:	4936      	ldr	r1, [pc, #216]	; (80053e0 <HAL_GPIO_Init+0x2b8>)
 8005306:	697b      	ldr	r3, [r7, #20]
 8005308:	089b      	lsrs	r3, r3, #2
 800530a:	3318      	adds	r3, #24
 800530c:	009b      	lsls	r3, r3, #2
 800530e:	693a      	ldr	r2, [r7, #16]
 8005310:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8005312:	4b33      	ldr	r3, [pc, #204]	; (80053e0 <HAL_GPIO_Init+0x2b8>)
 8005314:	681b      	ldr	r3, [r3, #0]
 8005316:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005318:	68fb      	ldr	r3, [r7, #12]
 800531a:	43da      	mvns	r2, r3
 800531c:	693b      	ldr	r3, [r7, #16]
 800531e:	4013      	ands	r3, r2
 8005320:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8005322:	683b      	ldr	r3, [r7, #0]
 8005324:	685a      	ldr	r2, [r3, #4]
 8005326:	2380      	movs	r3, #128	; 0x80
 8005328:	035b      	lsls	r3, r3, #13
 800532a:	4013      	ands	r3, r2
 800532c:	d003      	beq.n	8005336 <HAL_GPIO_Init+0x20e>
        {
          temp |= iocurrent;
 800532e:	693a      	ldr	r2, [r7, #16]
 8005330:	68fb      	ldr	r3, [r7, #12]
 8005332:	4313      	orrs	r3, r2
 8005334:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8005336:	4b2a      	ldr	r3, [pc, #168]	; (80053e0 <HAL_GPIO_Init+0x2b8>)
 8005338:	693a      	ldr	r2, [r7, #16]
 800533a:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 800533c:	4b28      	ldr	r3, [pc, #160]	; (80053e0 <HAL_GPIO_Init+0x2b8>)
 800533e:	685b      	ldr	r3, [r3, #4]
 8005340:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005342:	68fb      	ldr	r3, [r7, #12]
 8005344:	43da      	mvns	r2, r3
 8005346:	693b      	ldr	r3, [r7, #16]
 8005348:	4013      	ands	r3, r2
 800534a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800534c:	683b      	ldr	r3, [r7, #0]
 800534e:	685a      	ldr	r2, [r3, #4]
 8005350:	2380      	movs	r3, #128	; 0x80
 8005352:	039b      	lsls	r3, r3, #14
 8005354:	4013      	ands	r3, r2
 8005356:	d003      	beq.n	8005360 <HAL_GPIO_Init+0x238>
        {
          temp |= iocurrent;
 8005358:	693a      	ldr	r2, [r7, #16]
 800535a:	68fb      	ldr	r3, [r7, #12]
 800535c:	4313      	orrs	r3, r2
 800535e:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8005360:	4b1f      	ldr	r3, [pc, #124]	; (80053e0 <HAL_GPIO_Init+0x2b8>)
 8005362:	693a      	ldr	r2, [r7, #16]
 8005364:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8005366:	4a1e      	ldr	r2, [pc, #120]	; (80053e0 <HAL_GPIO_Init+0x2b8>)
 8005368:	2384      	movs	r3, #132	; 0x84
 800536a:	58d3      	ldr	r3, [r2, r3]
 800536c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800536e:	68fb      	ldr	r3, [r7, #12]
 8005370:	43da      	mvns	r2, r3
 8005372:	693b      	ldr	r3, [r7, #16]
 8005374:	4013      	ands	r3, r2
 8005376:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8005378:	683b      	ldr	r3, [r7, #0]
 800537a:	685a      	ldr	r2, [r3, #4]
 800537c:	2380      	movs	r3, #128	; 0x80
 800537e:	029b      	lsls	r3, r3, #10
 8005380:	4013      	ands	r3, r2
 8005382:	d003      	beq.n	800538c <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 8005384:	693a      	ldr	r2, [r7, #16]
 8005386:	68fb      	ldr	r3, [r7, #12]
 8005388:	4313      	orrs	r3, r2
 800538a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800538c:	4914      	ldr	r1, [pc, #80]	; (80053e0 <HAL_GPIO_Init+0x2b8>)
 800538e:	2284      	movs	r2, #132	; 0x84
 8005390:	693b      	ldr	r3, [r7, #16]
 8005392:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 8005394:	4a12      	ldr	r2, [pc, #72]	; (80053e0 <HAL_GPIO_Init+0x2b8>)
 8005396:	2380      	movs	r3, #128	; 0x80
 8005398:	58d3      	ldr	r3, [r2, r3]
 800539a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800539c:	68fb      	ldr	r3, [r7, #12]
 800539e:	43da      	mvns	r2, r3
 80053a0:	693b      	ldr	r3, [r7, #16]
 80053a2:	4013      	ands	r3, r2
 80053a4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80053a6:	683b      	ldr	r3, [r7, #0]
 80053a8:	685a      	ldr	r2, [r3, #4]
 80053aa:	2380      	movs	r3, #128	; 0x80
 80053ac:	025b      	lsls	r3, r3, #9
 80053ae:	4013      	ands	r3, r2
 80053b0:	d003      	beq.n	80053ba <HAL_GPIO_Init+0x292>
        {
          temp |= iocurrent;
 80053b2:	693a      	ldr	r2, [r7, #16]
 80053b4:	68fb      	ldr	r3, [r7, #12]
 80053b6:	4313      	orrs	r3, r2
 80053b8:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80053ba:	4909      	ldr	r1, [pc, #36]	; (80053e0 <HAL_GPIO_Init+0x2b8>)
 80053bc:	2280      	movs	r2, #128	; 0x80
 80053be:	693b      	ldr	r3, [r7, #16]
 80053c0:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 80053c2:	697b      	ldr	r3, [r7, #20]
 80053c4:	3301      	adds	r3, #1
 80053c6:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80053c8:	683b      	ldr	r3, [r7, #0]
 80053ca:	681a      	ldr	r2, [r3, #0]
 80053cc:	697b      	ldr	r3, [r7, #20]
 80053ce:	40da      	lsrs	r2, r3
 80053d0:	1e13      	subs	r3, r2, #0
 80053d2:	d000      	beq.n	80053d6 <HAL_GPIO_Init+0x2ae>
 80053d4:	e6b0      	b.n	8005138 <HAL_GPIO_Init+0x10>
  }
}
 80053d6:	46c0      	nop			; (mov r8, r8)
 80053d8:	46c0      	nop			; (mov r8, r8)
 80053da:	46bd      	mov	sp, r7
 80053dc:	b006      	add	sp, #24
 80053de:	bd80      	pop	{r7, pc}
 80053e0:	40021800 	.word	0x40021800
 80053e4:	50000400 	.word	0x50000400
 80053e8:	50000800 	.word	0x50000800
 80053ec:	50000c00 	.word	0x50000c00

080053f0 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80053f0:	b580      	push	{r7, lr}
 80053f2:	b084      	sub	sp, #16
 80053f4:	af00      	add	r7, sp, #0
 80053f6:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 80053f8:	4b19      	ldr	r3, [pc, #100]	; (8005460 <HAL_PWREx_ControlVoltageScaling+0x70>)
 80053fa:	681b      	ldr	r3, [r3, #0]
 80053fc:	4a19      	ldr	r2, [pc, #100]	; (8005464 <HAL_PWREx_ControlVoltageScaling+0x74>)
 80053fe:	4013      	ands	r3, r2
 8005400:	0019      	movs	r1, r3
 8005402:	4b17      	ldr	r3, [pc, #92]	; (8005460 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8005404:	687a      	ldr	r2, [r7, #4]
 8005406:	430a      	orrs	r2, r1
 8005408:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800540a:	687a      	ldr	r2, [r7, #4]
 800540c:	2380      	movs	r3, #128	; 0x80
 800540e:	009b      	lsls	r3, r3, #2
 8005410:	429a      	cmp	r2, r3
 8005412:	d11f      	bne.n	8005454 <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 8005414:	4b14      	ldr	r3, [pc, #80]	; (8005468 <HAL_PWREx_ControlVoltageScaling+0x78>)
 8005416:	681a      	ldr	r2, [r3, #0]
 8005418:	0013      	movs	r3, r2
 800541a:	005b      	lsls	r3, r3, #1
 800541c:	189b      	adds	r3, r3, r2
 800541e:	005b      	lsls	r3, r3, #1
 8005420:	4912      	ldr	r1, [pc, #72]	; (800546c <HAL_PWREx_ControlVoltageScaling+0x7c>)
 8005422:	0018      	movs	r0, r3
 8005424:	f7fa fe76 	bl	8000114 <__udivsi3>
 8005428:	0003      	movs	r3, r0
 800542a:	3301      	adds	r3, #1
 800542c:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800542e:	e008      	b.n	8005442 <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 8005430:	68fb      	ldr	r3, [r7, #12]
 8005432:	2b00      	cmp	r3, #0
 8005434:	d003      	beq.n	800543e <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 8005436:	68fb      	ldr	r3, [r7, #12]
 8005438:	3b01      	subs	r3, #1
 800543a:	60fb      	str	r3, [r7, #12]
 800543c:	e001      	b.n	8005442 <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 800543e:	2303      	movs	r3, #3
 8005440:	e009      	b.n	8005456 <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8005442:	4b07      	ldr	r3, [pc, #28]	; (8005460 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8005444:	695a      	ldr	r2, [r3, #20]
 8005446:	2380      	movs	r3, #128	; 0x80
 8005448:	00db      	lsls	r3, r3, #3
 800544a:	401a      	ands	r2, r3
 800544c:	2380      	movs	r3, #128	; 0x80
 800544e:	00db      	lsls	r3, r3, #3
 8005450:	429a      	cmp	r2, r3
 8005452:	d0ed      	beq.n	8005430 <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 8005454:	2300      	movs	r3, #0
}
 8005456:	0018      	movs	r0, r3
 8005458:	46bd      	mov	sp, r7
 800545a:	b004      	add	sp, #16
 800545c:	bd80      	pop	{r7, pc}
 800545e:	46c0      	nop			; (mov r8, r8)
 8005460:	40007000 	.word	0x40007000
 8005464:	fffff9ff 	.word	0xfffff9ff
 8005468:	20000000 	.word	0x20000000
 800546c:	000f4240 	.word	0x000f4240

08005470 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005470:	b580      	push	{r7, lr}
 8005472:	b088      	sub	sp, #32
 8005474:	af00      	add	r7, sp, #0
 8005476:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	2b00      	cmp	r3, #0
 800547c:	d101      	bne.n	8005482 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800547e:	2301      	movs	r3, #1
 8005480:	e2f3      	b.n	8005a6a <HAL_RCC_OscConfig+0x5fa>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	681b      	ldr	r3, [r3, #0]
 8005486:	2201      	movs	r2, #1
 8005488:	4013      	ands	r3, r2
 800548a:	d100      	bne.n	800548e <HAL_RCC_OscConfig+0x1e>
 800548c:	e07c      	b.n	8005588 <HAL_RCC_OscConfig+0x118>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800548e:	4bc3      	ldr	r3, [pc, #780]	; (800579c <HAL_RCC_OscConfig+0x32c>)
 8005490:	689b      	ldr	r3, [r3, #8]
 8005492:	2238      	movs	r2, #56	; 0x38
 8005494:	4013      	ands	r3, r2
 8005496:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005498:	4bc0      	ldr	r3, [pc, #768]	; (800579c <HAL_RCC_OscConfig+0x32c>)
 800549a:	68db      	ldr	r3, [r3, #12]
 800549c:	2203      	movs	r2, #3
 800549e:	4013      	ands	r3, r2
 80054a0:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 80054a2:	69bb      	ldr	r3, [r7, #24]
 80054a4:	2b10      	cmp	r3, #16
 80054a6:	d102      	bne.n	80054ae <HAL_RCC_OscConfig+0x3e>
 80054a8:	697b      	ldr	r3, [r7, #20]
 80054aa:	2b03      	cmp	r3, #3
 80054ac:	d002      	beq.n	80054b4 <HAL_RCC_OscConfig+0x44>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 80054ae:	69bb      	ldr	r3, [r7, #24]
 80054b0:	2b08      	cmp	r3, #8
 80054b2:	d10b      	bne.n	80054cc <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80054b4:	4bb9      	ldr	r3, [pc, #740]	; (800579c <HAL_RCC_OscConfig+0x32c>)
 80054b6:	681a      	ldr	r2, [r3, #0]
 80054b8:	2380      	movs	r3, #128	; 0x80
 80054ba:	029b      	lsls	r3, r3, #10
 80054bc:	4013      	ands	r3, r2
 80054be:	d062      	beq.n	8005586 <HAL_RCC_OscConfig+0x116>
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	685b      	ldr	r3, [r3, #4]
 80054c4:	2b00      	cmp	r3, #0
 80054c6:	d15e      	bne.n	8005586 <HAL_RCC_OscConfig+0x116>
      {
        return HAL_ERROR;
 80054c8:	2301      	movs	r3, #1
 80054ca:	e2ce      	b.n	8005a6a <HAL_RCC_OscConfig+0x5fa>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	685a      	ldr	r2, [r3, #4]
 80054d0:	2380      	movs	r3, #128	; 0x80
 80054d2:	025b      	lsls	r3, r3, #9
 80054d4:	429a      	cmp	r2, r3
 80054d6:	d107      	bne.n	80054e8 <HAL_RCC_OscConfig+0x78>
 80054d8:	4bb0      	ldr	r3, [pc, #704]	; (800579c <HAL_RCC_OscConfig+0x32c>)
 80054da:	681a      	ldr	r2, [r3, #0]
 80054dc:	4baf      	ldr	r3, [pc, #700]	; (800579c <HAL_RCC_OscConfig+0x32c>)
 80054de:	2180      	movs	r1, #128	; 0x80
 80054e0:	0249      	lsls	r1, r1, #9
 80054e2:	430a      	orrs	r2, r1
 80054e4:	601a      	str	r2, [r3, #0]
 80054e6:	e020      	b.n	800552a <HAL_RCC_OscConfig+0xba>
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	685a      	ldr	r2, [r3, #4]
 80054ec:	23a0      	movs	r3, #160	; 0xa0
 80054ee:	02db      	lsls	r3, r3, #11
 80054f0:	429a      	cmp	r2, r3
 80054f2:	d10e      	bne.n	8005512 <HAL_RCC_OscConfig+0xa2>
 80054f4:	4ba9      	ldr	r3, [pc, #676]	; (800579c <HAL_RCC_OscConfig+0x32c>)
 80054f6:	681a      	ldr	r2, [r3, #0]
 80054f8:	4ba8      	ldr	r3, [pc, #672]	; (800579c <HAL_RCC_OscConfig+0x32c>)
 80054fa:	2180      	movs	r1, #128	; 0x80
 80054fc:	02c9      	lsls	r1, r1, #11
 80054fe:	430a      	orrs	r2, r1
 8005500:	601a      	str	r2, [r3, #0]
 8005502:	4ba6      	ldr	r3, [pc, #664]	; (800579c <HAL_RCC_OscConfig+0x32c>)
 8005504:	681a      	ldr	r2, [r3, #0]
 8005506:	4ba5      	ldr	r3, [pc, #660]	; (800579c <HAL_RCC_OscConfig+0x32c>)
 8005508:	2180      	movs	r1, #128	; 0x80
 800550a:	0249      	lsls	r1, r1, #9
 800550c:	430a      	orrs	r2, r1
 800550e:	601a      	str	r2, [r3, #0]
 8005510:	e00b      	b.n	800552a <HAL_RCC_OscConfig+0xba>
 8005512:	4ba2      	ldr	r3, [pc, #648]	; (800579c <HAL_RCC_OscConfig+0x32c>)
 8005514:	681a      	ldr	r2, [r3, #0]
 8005516:	4ba1      	ldr	r3, [pc, #644]	; (800579c <HAL_RCC_OscConfig+0x32c>)
 8005518:	49a1      	ldr	r1, [pc, #644]	; (80057a0 <HAL_RCC_OscConfig+0x330>)
 800551a:	400a      	ands	r2, r1
 800551c:	601a      	str	r2, [r3, #0]
 800551e:	4b9f      	ldr	r3, [pc, #636]	; (800579c <HAL_RCC_OscConfig+0x32c>)
 8005520:	681a      	ldr	r2, [r3, #0]
 8005522:	4b9e      	ldr	r3, [pc, #632]	; (800579c <HAL_RCC_OscConfig+0x32c>)
 8005524:	499f      	ldr	r1, [pc, #636]	; (80057a4 <HAL_RCC_OscConfig+0x334>)
 8005526:	400a      	ands	r2, r1
 8005528:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	685b      	ldr	r3, [r3, #4]
 800552e:	2b00      	cmp	r3, #0
 8005530:	d014      	beq.n	800555c <HAL_RCC_OscConfig+0xec>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005532:	f7fe fc21 	bl	8003d78 <HAL_GetTick>
 8005536:	0003      	movs	r3, r0
 8005538:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800553a:	e008      	b.n	800554e <HAL_RCC_OscConfig+0xde>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800553c:	f7fe fc1c 	bl	8003d78 <HAL_GetTick>
 8005540:	0002      	movs	r2, r0
 8005542:	693b      	ldr	r3, [r7, #16]
 8005544:	1ad3      	subs	r3, r2, r3
 8005546:	2b64      	cmp	r3, #100	; 0x64
 8005548:	d901      	bls.n	800554e <HAL_RCC_OscConfig+0xde>
          {
            return HAL_TIMEOUT;
 800554a:	2303      	movs	r3, #3
 800554c:	e28d      	b.n	8005a6a <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800554e:	4b93      	ldr	r3, [pc, #588]	; (800579c <HAL_RCC_OscConfig+0x32c>)
 8005550:	681a      	ldr	r2, [r3, #0]
 8005552:	2380      	movs	r3, #128	; 0x80
 8005554:	029b      	lsls	r3, r3, #10
 8005556:	4013      	ands	r3, r2
 8005558:	d0f0      	beq.n	800553c <HAL_RCC_OscConfig+0xcc>
 800555a:	e015      	b.n	8005588 <HAL_RCC_OscConfig+0x118>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800555c:	f7fe fc0c 	bl	8003d78 <HAL_GetTick>
 8005560:	0003      	movs	r3, r0
 8005562:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8005564:	e008      	b.n	8005578 <HAL_RCC_OscConfig+0x108>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005566:	f7fe fc07 	bl	8003d78 <HAL_GetTick>
 800556a:	0002      	movs	r2, r0
 800556c:	693b      	ldr	r3, [r7, #16]
 800556e:	1ad3      	subs	r3, r2, r3
 8005570:	2b64      	cmp	r3, #100	; 0x64
 8005572:	d901      	bls.n	8005578 <HAL_RCC_OscConfig+0x108>
          {
            return HAL_TIMEOUT;
 8005574:	2303      	movs	r3, #3
 8005576:	e278      	b.n	8005a6a <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8005578:	4b88      	ldr	r3, [pc, #544]	; (800579c <HAL_RCC_OscConfig+0x32c>)
 800557a:	681a      	ldr	r2, [r3, #0]
 800557c:	2380      	movs	r3, #128	; 0x80
 800557e:	029b      	lsls	r3, r3, #10
 8005580:	4013      	ands	r3, r2
 8005582:	d1f0      	bne.n	8005566 <HAL_RCC_OscConfig+0xf6>
 8005584:	e000      	b.n	8005588 <HAL_RCC_OscConfig+0x118>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005586:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	681b      	ldr	r3, [r3, #0]
 800558c:	2202      	movs	r2, #2
 800558e:	4013      	ands	r3, r2
 8005590:	d100      	bne.n	8005594 <HAL_RCC_OscConfig+0x124>
 8005592:	e099      	b.n	80056c8 <HAL_RCC_OscConfig+0x258>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005594:	4b81      	ldr	r3, [pc, #516]	; (800579c <HAL_RCC_OscConfig+0x32c>)
 8005596:	689b      	ldr	r3, [r3, #8]
 8005598:	2238      	movs	r2, #56	; 0x38
 800559a:	4013      	ands	r3, r2
 800559c:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800559e:	4b7f      	ldr	r3, [pc, #508]	; (800579c <HAL_RCC_OscConfig+0x32c>)
 80055a0:	68db      	ldr	r3, [r3, #12]
 80055a2:	2203      	movs	r2, #3
 80055a4:	4013      	ands	r3, r2
 80055a6:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 80055a8:	69bb      	ldr	r3, [r7, #24]
 80055aa:	2b10      	cmp	r3, #16
 80055ac:	d102      	bne.n	80055b4 <HAL_RCC_OscConfig+0x144>
 80055ae:	697b      	ldr	r3, [r7, #20]
 80055b0:	2b02      	cmp	r3, #2
 80055b2:	d002      	beq.n	80055ba <HAL_RCC_OscConfig+0x14a>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 80055b4:	69bb      	ldr	r3, [r7, #24]
 80055b6:	2b00      	cmp	r3, #0
 80055b8:	d135      	bne.n	8005626 <HAL_RCC_OscConfig+0x1b6>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80055ba:	4b78      	ldr	r3, [pc, #480]	; (800579c <HAL_RCC_OscConfig+0x32c>)
 80055bc:	681a      	ldr	r2, [r3, #0]
 80055be:	2380      	movs	r3, #128	; 0x80
 80055c0:	00db      	lsls	r3, r3, #3
 80055c2:	4013      	ands	r3, r2
 80055c4:	d005      	beq.n	80055d2 <HAL_RCC_OscConfig+0x162>
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	68db      	ldr	r3, [r3, #12]
 80055ca:	2b00      	cmp	r3, #0
 80055cc:	d101      	bne.n	80055d2 <HAL_RCC_OscConfig+0x162>
      {
        return HAL_ERROR;
 80055ce:	2301      	movs	r3, #1
 80055d0:	e24b      	b.n	8005a6a <HAL_RCC_OscConfig+0x5fa>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80055d2:	4b72      	ldr	r3, [pc, #456]	; (800579c <HAL_RCC_OscConfig+0x32c>)
 80055d4:	685b      	ldr	r3, [r3, #4]
 80055d6:	4a74      	ldr	r2, [pc, #464]	; (80057a8 <HAL_RCC_OscConfig+0x338>)
 80055d8:	4013      	ands	r3, r2
 80055da:	0019      	movs	r1, r3
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	695b      	ldr	r3, [r3, #20]
 80055e0:	021a      	lsls	r2, r3, #8
 80055e2:	4b6e      	ldr	r3, [pc, #440]	; (800579c <HAL_RCC_OscConfig+0x32c>)
 80055e4:	430a      	orrs	r2, r1
 80055e6:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 80055e8:	69bb      	ldr	r3, [r7, #24]
 80055ea:	2b00      	cmp	r3, #0
 80055ec:	d112      	bne.n	8005614 <HAL_RCC_OscConfig+0x1a4>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 80055ee:	4b6b      	ldr	r3, [pc, #428]	; (800579c <HAL_RCC_OscConfig+0x32c>)
 80055f0:	681b      	ldr	r3, [r3, #0]
 80055f2:	4a6e      	ldr	r2, [pc, #440]	; (80057ac <HAL_RCC_OscConfig+0x33c>)
 80055f4:	4013      	ands	r3, r2
 80055f6:	0019      	movs	r1, r3
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	691a      	ldr	r2, [r3, #16]
 80055fc:	4b67      	ldr	r3, [pc, #412]	; (800579c <HAL_RCC_OscConfig+0x32c>)
 80055fe:	430a      	orrs	r2, r1
 8005600:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 8005602:	4b66      	ldr	r3, [pc, #408]	; (800579c <HAL_RCC_OscConfig+0x32c>)
 8005604:	681b      	ldr	r3, [r3, #0]
 8005606:	0adb      	lsrs	r3, r3, #11
 8005608:	2207      	movs	r2, #7
 800560a:	4013      	ands	r3, r2
 800560c:	4a68      	ldr	r2, [pc, #416]	; (80057b0 <HAL_RCC_OscConfig+0x340>)
 800560e:	40da      	lsrs	r2, r3
 8005610:	4b68      	ldr	r3, [pc, #416]	; (80057b4 <HAL_RCC_OscConfig+0x344>)
 8005612:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8005614:	4b68      	ldr	r3, [pc, #416]	; (80057b8 <HAL_RCC_OscConfig+0x348>)
 8005616:	681b      	ldr	r3, [r3, #0]
 8005618:	0018      	movs	r0, r3
 800561a:	f7fe fb51 	bl	8003cc0 <HAL_InitTick>
 800561e:	1e03      	subs	r3, r0, #0
 8005620:	d051      	beq.n	80056c6 <HAL_RCC_OscConfig+0x256>
        {
          return HAL_ERROR;
 8005622:	2301      	movs	r3, #1
 8005624:	e221      	b.n	8005a6a <HAL_RCC_OscConfig+0x5fa>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	68db      	ldr	r3, [r3, #12]
 800562a:	2b00      	cmp	r3, #0
 800562c:	d030      	beq.n	8005690 <HAL_RCC_OscConfig+0x220>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 800562e:	4b5b      	ldr	r3, [pc, #364]	; (800579c <HAL_RCC_OscConfig+0x32c>)
 8005630:	681b      	ldr	r3, [r3, #0]
 8005632:	4a5e      	ldr	r2, [pc, #376]	; (80057ac <HAL_RCC_OscConfig+0x33c>)
 8005634:	4013      	ands	r3, r2
 8005636:	0019      	movs	r1, r3
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	691a      	ldr	r2, [r3, #16]
 800563c:	4b57      	ldr	r3, [pc, #348]	; (800579c <HAL_RCC_OscConfig+0x32c>)
 800563e:	430a      	orrs	r2, r1
 8005640:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 8005642:	4b56      	ldr	r3, [pc, #344]	; (800579c <HAL_RCC_OscConfig+0x32c>)
 8005644:	681a      	ldr	r2, [r3, #0]
 8005646:	4b55      	ldr	r3, [pc, #340]	; (800579c <HAL_RCC_OscConfig+0x32c>)
 8005648:	2180      	movs	r1, #128	; 0x80
 800564a:	0049      	lsls	r1, r1, #1
 800564c:	430a      	orrs	r2, r1
 800564e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005650:	f7fe fb92 	bl	8003d78 <HAL_GetTick>
 8005654:	0003      	movs	r3, r0
 8005656:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005658:	e008      	b.n	800566c <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800565a:	f7fe fb8d 	bl	8003d78 <HAL_GetTick>
 800565e:	0002      	movs	r2, r0
 8005660:	693b      	ldr	r3, [r7, #16]
 8005662:	1ad3      	subs	r3, r2, r3
 8005664:	2b02      	cmp	r3, #2
 8005666:	d901      	bls.n	800566c <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 8005668:	2303      	movs	r3, #3
 800566a:	e1fe      	b.n	8005a6a <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800566c:	4b4b      	ldr	r3, [pc, #300]	; (800579c <HAL_RCC_OscConfig+0x32c>)
 800566e:	681a      	ldr	r2, [r3, #0]
 8005670:	2380      	movs	r3, #128	; 0x80
 8005672:	00db      	lsls	r3, r3, #3
 8005674:	4013      	ands	r3, r2
 8005676:	d0f0      	beq.n	800565a <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005678:	4b48      	ldr	r3, [pc, #288]	; (800579c <HAL_RCC_OscConfig+0x32c>)
 800567a:	685b      	ldr	r3, [r3, #4]
 800567c:	4a4a      	ldr	r2, [pc, #296]	; (80057a8 <HAL_RCC_OscConfig+0x338>)
 800567e:	4013      	ands	r3, r2
 8005680:	0019      	movs	r1, r3
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	695b      	ldr	r3, [r3, #20]
 8005686:	021a      	lsls	r2, r3, #8
 8005688:	4b44      	ldr	r3, [pc, #272]	; (800579c <HAL_RCC_OscConfig+0x32c>)
 800568a:	430a      	orrs	r2, r1
 800568c:	605a      	str	r2, [r3, #4]
 800568e:	e01b      	b.n	80056c8 <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 8005690:	4b42      	ldr	r3, [pc, #264]	; (800579c <HAL_RCC_OscConfig+0x32c>)
 8005692:	681a      	ldr	r2, [r3, #0]
 8005694:	4b41      	ldr	r3, [pc, #260]	; (800579c <HAL_RCC_OscConfig+0x32c>)
 8005696:	4949      	ldr	r1, [pc, #292]	; (80057bc <HAL_RCC_OscConfig+0x34c>)
 8005698:	400a      	ands	r2, r1
 800569a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800569c:	f7fe fb6c 	bl	8003d78 <HAL_GetTick>
 80056a0:	0003      	movs	r3, r0
 80056a2:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80056a4:	e008      	b.n	80056b8 <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80056a6:	f7fe fb67 	bl	8003d78 <HAL_GetTick>
 80056aa:	0002      	movs	r2, r0
 80056ac:	693b      	ldr	r3, [r7, #16]
 80056ae:	1ad3      	subs	r3, r2, r3
 80056b0:	2b02      	cmp	r3, #2
 80056b2:	d901      	bls.n	80056b8 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 80056b4:	2303      	movs	r3, #3
 80056b6:	e1d8      	b.n	8005a6a <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80056b8:	4b38      	ldr	r3, [pc, #224]	; (800579c <HAL_RCC_OscConfig+0x32c>)
 80056ba:	681a      	ldr	r2, [r3, #0]
 80056bc:	2380      	movs	r3, #128	; 0x80
 80056be:	00db      	lsls	r3, r3, #3
 80056c0:	4013      	ands	r3, r2
 80056c2:	d1f0      	bne.n	80056a6 <HAL_RCC_OscConfig+0x236>
 80056c4:	e000      	b.n	80056c8 <HAL_RCC_OscConfig+0x258>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80056c6:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	681b      	ldr	r3, [r3, #0]
 80056cc:	2208      	movs	r2, #8
 80056ce:	4013      	ands	r3, r2
 80056d0:	d047      	beq.n	8005762 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 80056d2:	4b32      	ldr	r3, [pc, #200]	; (800579c <HAL_RCC_OscConfig+0x32c>)
 80056d4:	689b      	ldr	r3, [r3, #8]
 80056d6:	2238      	movs	r2, #56	; 0x38
 80056d8:	4013      	ands	r3, r2
 80056da:	2b18      	cmp	r3, #24
 80056dc:	d10a      	bne.n	80056f4 <HAL_RCC_OscConfig+0x284>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 80056de:	4b2f      	ldr	r3, [pc, #188]	; (800579c <HAL_RCC_OscConfig+0x32c>)
 80056e0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80056e2:	2202      	movs	r2, #2
 80056e4:	4013      	ands	r3, r2
 80056e6:	d03c      	beq.n	8005762 <HAL_RCC_OscConfig+0x2f2>
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	699b      	ldr	r3, [r3, #24]
 80056ec:	2b00      	cmp	r3, #0
 80056ee:	d138      	bne.n	8005762 <HAL_RCC_OscConfig+0x2f2>
      {
        return HAL_ERROR;
 80056f0:	2301      	movs	r3, #1
 80056f2:	e1ba      	b.n	8005a6a <HAL_RCC_OscConfig+0x5fa>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	699b      	ldr	r3, [r3, #24]
 80056f8:	2b00      	cmp	r3, #0
 80056fa:	d019      	beq.n	8005730 <HAL_RCC_OscConfig+0x2c0>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 80056fc:	4b27      	ldr	r3, [pc, #156]	; (800579c <HAL_RCC_OscConfig+0x32c>)
 80056fe:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8005700:	4b26      	ldr	r3, [pc, #152]	; (800579c <HAL_RCC_OscConfig+0x32c>)
 8005702:	2101      	movs	r1, #1
 8005704:	430a      	orrs	r2, r1
 8005706:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005708:	f7fe fb36 	bl	8003d78 <HAL_GetTick>
 800570c:	0003      	movs	r3, r0
 800570e:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8005710:	e008      	b.n	8005724 <HAL_RCC_OscConfig+0x2b4>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005712:	f7fe fb31 	bl	8003d78 <HAL_GetTick>
 8005716:	0002      	movs	r2, r0
 8005718:	693b      	ldr	r3, [r7, #16]
 800571a:	1ad3      	subs	r3, r2, r3
 800571c:	2b02      	cmp	r3, #2
 800571e:	d901      	bls.n	8005724 <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 8005720:	2303      	movs	r3, #3
 8005722:	e1a2      	b.n	8005a6a <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8005724:	4b1d      	ldr	r3, [pc, #116]	; (800579c <HAL_RCC_OscConfig+0x32c>)
 8005726:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005728:	2202      	movs	r2, #2
 800572a:	4013      	ands	r3, r2
 800572c:	d0f1      	beq.n	8005712 <HAL_RCC_OscConfig+0x2a2>
 800572e:	e018      	b.n	8005762 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 8005730:	4b1a      	ldr	r3, [pc, #104]	; (800579c <HAL_RCC_OscConfig+0x32c>)
 8005732:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8005734:	4b19      	ldr	r3, [pc, #100]	; (800579c <HAL_RCC_OscConfig+0x32c>)
 8005736:	2101      	movs	r1, #1
 8005738:	438a      	bics	r2, r1
 800573a:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800573c:	f7fe fb1c 	bl	8003d78 <HAL_GetTick>
 8005740:	0003      	movs	r3, r0
 8005742:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8005744:	e008      	b.n	8005758 <HAL_RCC_OscConfig+0x2e8>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005746:	f7fe fb17 	bl	8003d78 <HAL_GetTick>
 800574a:	0002      	movs	r2, r0
 800574c:	693b      	ldr	r3, [r7, #16]
 800574e:	1ad3      	subs	r3, r2, r3
 8005750:	2b02      	cmp	r3, #2
 8005752:	d901      	bls.n	8005758 <HAL_RCC_OscConfig+0x2e8>
          {
            return HAL_TIMEOUT;
 8005754:	2303      	movs	r3, #3
 8005756:	e188      	b.n	8005a6a <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8005758:	4b10      	ldr	r3, [pc, #64]	; (800579c <HAL_RCC_OscConfig+0x32c>)
 800575a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800575c:	2202      	movs	r2, #2
 800575e:	4013      	ands	r3, r2
 8005760:	d1f1      	bne.n	8005746 <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	681b      	ldr	r3, [r3, #0]
 8005766:	2204      	movs	r2, #4
 8005768:	4013      	ands	r3, r2
 800576a:	d100      	bne.n	800576e <HAL_RCC_OscConfig+0x2fe>
 800576c:	e0c6      	b.n	80058fc <HAL_RCC_OscConfig+0x48c>
  {
    FlagStatus       pwrclkchanged = RESET;
 800576e:	231f      	movs	r3, #31
 8005770:	18fb      	adds	r3, r7, r3
 8005772:	2200      	movs	r2, #0
 8005774:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8005776:	4b09      	ldr	r3, [pc, #36]	; (800579c <HAL_RCC_OscConfig+0x32c>)
 8005778:	689b      	ldr	r3, [r3, #8]
 800577a:	2238      	movs	r2, #56	; 0x38
 800577c:	4013      	ands	r3, r2
 800577e:	2b20      	cmp	r3, #32
 8005780:	d11e      	bne.n	80057c0 <HAL_RCC_OscConfig+0x350>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 8005782:	4b06      	ldr	r3, [pc, #24]	; (800579c <HAL_RCC_OscConfig+0x32c>)
 8005784:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005786:	2202      	movs	r2, #2
 8005788:	4013      	ands	r3, r2
 800578a:	d100      	bne.n	800578e <HAL_RCC_OscConfig+0x31e>
 800578c:	e0b6      	b.n	80058fc <HAL_RCC_OscConfig+0x48c>
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	689b      	ldr	r3, [r3, #8]
 8005792:	2b00      	cmp	r3, #0
 8005794:	d000      	beq.n	8005798 <HAL_RCC_OscConfig+0x328>
 8005796:	e0b1      	b.n	80058fc <HAL_RCC_OscConfig+0x48c>
      {
        return HAL_ERROR;
 8005798:	2301      	movs	r3, #1
 800579a:	e166      	b.n	8005a6a <HAL_RCC_OscConfig+0x5fa>
 800579c:	40021000 	.word	0x40021000
 80057a0:	fffeffff 	.word	0xfffeffff
 80057a4:	fffbffff 	.word	0xfffbffff
 80057a8:	ffff80ff 	.word	0xffff80ff
 80057ac:	ffffc7ff 	.word	0xffffc7ff
 80057b0:	00f42400 	.word	0x00f42400
 80057b4:	20000000 	.word	0x20000000
 80057b8:	20000004 	.word	0x20000004
 80057bc:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80057c0:	4bac      	ldr	r3, [pc, #688]	; (8005a74 <HAL_RCC_OscConfig+0x604>)
 80057c2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80057c4:	2380      	movs	r3, #128	; 0x80
 80057c6:	055b      	lsls	r3, r3, #21
 80057c8:	4013      	ands	r3, r2
 80057ca:	d101      	bne.n	80057d0 <HAL_RCC_OscConfig+0x360>
 80057cc:	2301      	movs	r3, #1
 80057ce:	e000      	b.n	80057d2 <HAL_RCC_OscConfig+0x362>
 80057d0:	2300      	movs	r3, #0
 80057d2:	2b00      	cmp	r3, #0
 80057d4:	d011      	beq.n	80057fa <HAL_RCC_OscConfig+0x38a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 80057d6:	4ba7      	ldr	r3, [pc, #668]	; (8005a74 <HAL_RCC_OscConfig+0x604>)
 80057d8:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80057da:	4ba6      	ldr	r3, [pc, #664]	; (8005a74 <HAL_RCC_OscConfig+0x604>)
 80057dc:	2180      	movs	r1, #128	; 0x80
 80057de:	0549      	lsls	r1, r1, #21
 80057e0:	430a      	orrs	r2, r1
 80057e2:	63da      	str	r2, [r3, #60]	; 0x3c
 80057e4:	4ba3      	ldr	r3, [pc, #652]	; (8005a74 <HAL_RCC_OscConfig+0x604>)
 80057e6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80057e8:	2380      	movs	r3, #128	; 0x80
 80057ea:	055b      	lsls	r3, r3, #21
 80057ec:	4013      	ands	r3, r2
 80057ee:	60fb      	str	r3, [r7, #12]
 80057f0:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 80057f2:	231f      	movs	r3, #31
 80057f4:	18fb      	adds	r3, r7, r3
 80057f6:	2201      	movs	r2, #1
 80057f8:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80057fa:	4b9f      	ldr	r3, [pc, #636]	; (8005a78 <HAL_RCC_OscConfig+0x608>)
 80057fc:	681a      	ldr	r2, [r3, #0]
 80057fe:	2380      	movs	r3, #128	; 0x80
 8005800:	005b      	lsls	r3, r3, #1
 8005802:	4013      	ands	r3, r2
 8005804:	d11a      	bne.n	800583c <HAL_RCC_OscConfig+0x3cc>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005806:	4b9c      	ldr	r3, [pc, #624]	; (8005a78 <HAL_RCC_OscConfig+0x608>)
 8005808:	681a      	ldr	r2, [r3, #0]
 800580a:	4b9b      	ldr	r3, [pc, #620]	; (8005a78 <HAL_RCC_OscConfig+0x608>)
 800580c:	2180      	movs	r1, #128	; 0x80
 800580e:	0049      	lsls	r1, r1, #1
 8005810:	430a      	orrs	r2, r1
 8005812:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 8005814:	f7fe fab0 	bl	8003d78 <HAL_GetTick>
 8005818:	0003      	movs	r3, r0
 800581a:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800581c:	e008      	b.n	8005830 <HAL_RCC_OscConfig+0x3c0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800581e:	f7fe faab 	bl	8003d78 <HAL_GetTick>
 8005822:	0002      	movs	r2, r0
 8005824:	693b      	ldr	r3, [r7, #16]
 8005826:	1ad3      	subs	r3, r2, r3
 8005828:	2b02      	cmp	r3, #2
 800582a:	d901      	bls.n	8005830 <HAL_RCC_OscConfig+0x3c0>
          {
            return HAL_TIMEOUT;
 800582c:	2303      	movs	r3, #3
 800582e:	e11c      	b.n	8005a6a <HAL_RCC_OscConfig+0x5fa>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005830:	4b91      	ldr	r3, [pc, #580]	; (8005a78 <HAL_RCC_OscConfig+0x608>)
 8005832:	681a      	ldr	r2, [r3, #0]
 8005834:	2380      	movs	r3, #128	; 0x80
 8005836:	005b      	lsls	r3, r3, #1
 8005838:	4013      	ands	r3, r2
 800583a:	d0f0      	beq.n	800581e <HAL_RCC_OscConfig+0x3ae>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	689b      	ldr	r3, [r3, #8]
 8005840:	2b01      	cmp	r3, #1
 8005842:	d106      	bne.n	8005852 <HAL_RCC_OscConfig+0x3e2>
 8005844:	4b8b      	ldr	r3, [pc, #556]	; (8005a74 <HAL_RCC_OscConfig+0x604>)
 8005846:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8005848:	4b8a      	ldr	r3, [pc, #552]	; (8005a74 <HAL_RCC_OscConfig+0x604>)
 800584a:	2101      	movs	r1, #1
 800584c:	430a      	orrs	r2, r1
 800584e:	65da      	str	r2, [r3, #92]	; 0x5c
 8005850:	e01c      	b.n	800588c <HAL_RCC_OscConfig+0x41c>
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	689b      	ldr	r3, [r3, #8]
 8005856:	2b05      	cmp	r3, #5
 8005858:	d10c      	bne.n	8005874 <HAL_RCC_OscConfig+0x404>
 800585a:	4b86      	ldr	r3, [pc, #536]	; (8005a74 <HAL_RCC_OscConfig+0x604>)
 800585c:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800585e:	4b85      	ldr	r3, [pc, #532]	; (8005a74 <HAL_RCC_OscConfig+0x604>)
 8005860:	2104      	movs	r1, #4
 8005862:	430a      	orrs	r2, r1
 8005864:	65da      	str	r2, [r3, #92]	; 0x5c
 8005866:	4b83      	ldr	r3, [pc, #524]	; (8005a74 <HAL_RCC_OscConfig+0x604>)
 8005868:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800586a:	4b82      	ldr	r3, [pc, #520]	; (8005a74 <HAL_RCC_OscConfig+0x604>)
 800586c:	2101      	movs	r1, #1
 800586e:	430a      	orrs	r2, r1
 8005870:	65da      	str	r2, [r3, #92]	; 0x5c
 8005872:	e00b      	b.n	800588c <HAL_RCC_OscConfig+0x41c>
 8005874:	4b7f      	ldr	r3, [pc, #508]	; (8005a74 <HAL_RCC_OscConfig+0x604>)
 8005876:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8005878:	4b7e      	ldr	r3, [pc, #504]	; (8005a74 <HAL_RCC_OscConfig+0x604>)
 800587a:	2101      	movs	r1, #1
 800587c:	438a      	bics	r2, r1
 800587e:	65da      	str	r2, [r3, #92]	; 0x5c
 8005880:	4b7c      	ldr	r3, [pc, #496]	; (8005a74 <HAL_RCC_OscConfig+0x604>)
 8005882:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8005884:	4b7b      	ldr	r3, [pc, #492]	; (8005a74 <HAL_RCC_OscConfig+0x604>)
 8005886:	2104      	movs	r1, #4
 8005888:	438a      	bics	r2, r1
 800588a:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	689b      	ldr	r3, [r3, #8]
 8005890:	2b00      	cmp	r3, #0
 8005892:	d014      	beq.n	80058be <HAL_RCC_OscConfig+0x44e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005894:	f7fe fa70 	bl	8003d78 <HAL_GetTick>
 8005898:	0003      	movs	r3, r0
 800589a:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800589c:	e009      	b.n	80058b2 <HAL_RCC_OscConfig+0x442>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800589e:	f7fe fa6b 	bl	8003d78 <HAL_GetTick>
 80058a2:	0002      	movs	r2, r0
 80058a4:	693b      	ldr	r3, [r7, #16]
 80058a6:	1ad3      	subs	r3, r2, r3
 80058a8:	4a74      	ldr	r2, [pc, #464]	; (8005a7c <HAL_RCC_OscConfig+0x60c>)
 80058aa:	4293      	cmp	r3, r2
 80058ac:	d901      	bls.n	80058b2 <HAL_RCC_OscConfig+0x442>
          {
            return HAL_TIMEOUT;
 80058ae:	2303      	movs	r3, #3
 80058b0:	e0db      	b.n	8005a6a <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80058b2:	4b70      	ldr	r3, [pc, #448]	; (8005a74 <HAL_RCC_OscConfig+0x604>)
 80058b4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80058b6:	2202      	movs	r2, #2
 80058b8:	4013      	ands	r3, r2
 80058ba:	d0f0      	beq.n	800589e <HAL_RCC_OscConfig+0x42e>
 80058bc:	e013      	b.n	80058e6 <HAL_RCC_OscConfig+0x476>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80058be:	f7fe fa5b 	bl	8003d78 <HAL_GetTick>
 80058c2:	0003      	movs	r3, r0
 80058c4:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80058c6:	e009      	b.n	80058dc <HAL_RCC_OscConfig+0x46c>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80058c8:	f7fe fa56 	bl	8003d78 <HAL_GetTick>
 80058cc:	0002      	movs	r2, r0
 80058ce:	693b      	ldr	r3, [r7, #16]
 80058d0:	1ad3      	subs	r3, r2, r3
 80058d2:	4a6a      	ldr	r2, [pc, #424]	; (8005a7c <HAL_RCC_OscConfig+0x60c>)
 80058d4:	4293      	cmp	r3, r2
 80058d6:	d901      	bls.n	80058dc <HAL_RCC_OscConfig+0x46c>
          {
            return HAL_TIMEOUT;
 80058d8:	2303      	movs	r3, #3
 80058da:	e0c6      	b.n	8005a6a <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80058dc:	4b65      	ldr	r3, [pc, #404]	; (8005a74 <HAL_RCC_OscConfig+0x604>)
 80058de:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80058e0:	2202      	movs	r2, #2
 80058e2:	4013      	ands	r3, r2
 80058e4:	d1f0      	bne.n	80058c8 <HAL_RCC_OscConfig+0x458>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 80058e6:	231f      	movs	r3, #31
 80058e8:	18fb      	adds	r3, r7, r3
 80058ea:	781b      	ldrb	r3, [r3, #0]
 80058ec:	2b01      	cmp	r3, #1
 80058ee:	d105      	bne.n	80058fc <HAL_RCC_OscConfig+0x48c>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 80058f0:	4b60      	ldr	r3, [pc, #384]	; (8005a74 <HAL_RCC_OscConfig+0x604>)
 80058f2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80058f4:	4b5f      	ldr	r3, [pc, #380]	; (8005a74 <HAL_RCC_OscConfig+0x604>)
 80058f6:	4962      	ldr	r1, [pc, #392]	; (8005a80 <HAL_RCC_OscConfig+0x610>)
 80058f8:	400a      	ands	r2, r1
 80058fa:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	69db      	ldr	r3, [r3, #28]
 8005900:	2b00      	cmp	r3, #0
 8005902:	d100      	bne.n	8005906 <HAL_RCC_OscConfig+0x496>
 8005904:	e0b0      	b.n	8005a68 <HAL_RCC_OscConfig+0x5f8>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005906:	4b5b      	ldr	r3, [pc, #364]	; (8005a74 <HAL_RCC_OscConfig+0x604>)
 8005908:	689b      	ldr	r3, [r3, #8]
 800590a:	2238      	movs	r2, #56	; 0x38
 800590c:	4013      	ands	r3, r2
 800590e:	2b10      	cmp	r3, #16
 8005910:	d100      	bne.n	8005914 <HAL_RCC_OscConfig+0x4a4>
 8005912:	e078      	b.n	8005a06 <HAL_RCC_OscConfig+0x596>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	69db      	ldr	r3, [r3, #28]
 8005918:	2b02      	cmp	r3, #2
 800591a:	d153      	bne.n	80059c4 <HAL_RCC_OscConfig+0x554>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800591c:	4b55      	ldr	r3, [pc, #340]	; (8005a74 <HAL_RCC_OscConfig+0x604>)
 800591e:	681a      	ldr	r2, [r3, #0]
 8005920:	4b54      	ldr	r3, [pc, #336]	; (8005a74 <HAL_RCC_OscConfig+0x604>)
 8005922:	4958      	ldr	r1, [pc, #352]	; (8005a84 <HAL_RCC_OscConfig+0x614>)
 8005924:	400a      	ands	r2, r1
 8005926:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005928:	f7fe fa26 	bl	8003d78 <HAL_GetTick>
 800592c:	0003      	movs	r3, r0
 800592e:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005930:	e008      	b.n	8005944 <HAL_RCC_OscConfig+0x4d4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005932:	f7fe fa21 	bl	8003d78 <HAL_GetTick>
 8005936:	0002      	movs	r2, r0
 8005938:	693b      	ldr	r3, [r7, #16]
 800593a:	1ad3      	subs	r3, r2, r3
 800593c:	2b02      	cmp	r3, #2
 800593e:	d901      	bls.n	8005944 <HAL_RCC_OscConfig+0x4d4>
          {
            return HAL_TIMEOUT;
 8005940:	2303      	movs	r3, #3
 8005942:	e092      	b.n	8005a6a <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005944:	4b4b      	ldr	r3, [pc, #300]	; (8005a74 <HAL_RCC_OscConfig+0x604>)
 8005946:	681a      	ldr	r2, [r3, #0]
 8005948:	2380      	movs	r3, #128	; 0x80
 800594a:	049b      	lsls	r3, r3, #18
 800594c:	4013      	ands	r3, r2
 800594e:	d1f0      	bne.n	8005932 <HAL_RCC_OscConfig+0x4c2>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else /* !RCC_PLLQ_SUPPORT */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005950:	4b48      	ldr	r3, [pc, #288]	; (8005a74 <HAL_RCC_OscConfig+0x604>)
 8005952:	68db      	ldr	r3, [r3, #12]
 8005954:	4a4c      	ldr	r2, [pc, #304]	; (8005a88 <HAL_RCC_OscConfig+0x618>)
 8005956:	4013      	ands	r3, r2
 8005958:	0019      	movs	r1, r3
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	6a1a      	ldr	r2, [r3, #32]
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005962:	431a      	orrs	r2, r3
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005968:	021b      	lsls	r3, r3, #8
 800596a:	431a      	orrs	r2, r3
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005970:	431a      	orrs	r2, r3
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005976:	431a      	orrs	r2, r3
 8005978:	4b3e      	ldr	r3, [pc, #248]	; (8005a74 <HAL_RCC_OscConfig+0x604>)
 800597a:	430a      	orrs	r2, r1
 800597c:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLR);
#endif /* RCC_PLLQ_SUPPORT */

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800597e:	4b3d      	ldr	r3, [pc, #244]	; (8005a74 <HAL_RCC_OscConfig+0x604>)
 8005980:	681a      	ldr	r2, [r3, #0]
 8005982:	4b3c      	ldr	r3, [pc, #240]	; (8005a74 <HAL_RCC_OscConfig+0x604>)
 8005984:	2180      	movs	r1, #128	; 0x80
 8005986:	0449      	lsls	r1, r1, #17
 8005988:	430a      	orrs	r2, r1
 800598a:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 800598c:	4b39      	ldr	r3, [pc, #228]	; (8005a74 <HAL_RCC_OscConfig+0x604>)
 800598e:	68da      	ldr	r2, [r3, #12]
 8005990:	4b38      	ldr	r3, [pc, #224]	; (8005a74 <HAL_RCC_OscConfig+0x604>)
 8005992:	2180      	movs	r1, #128	; 0x80
 8005994:	0549      	lsls	r1, r1, #21
 8005996:	430a      	orrs	r2, r1
 8005998:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800599a:	f7fe f9ed 	bl	8003d78 <HAL_GetTick>
 800599e:	0003      	movs	r3, r0
 80059a0:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80059a2:	e008      	b.n	80059b6 <HAL_RCC_OscConfig+0x546>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80059a4:	f7fe f9e8 	bl	8003d78 <HAL_GetTick>
 80059a8:	0002      	movs	r2, r0
 80059aa:	693b      	ldr	r3, [r7, #16]
 80059ac:	1ad3      	subs	r3, r2, r3
 80059ae:	2b02      	cmp	r3, #2
 80059b0:	d901      	bls.n	80059b6 <HAL_RCC_OscConfig+0x546>
          {
            return HAL_TIMEOUT;
 80059b2:	2303      	movs	r3, #3
 80059b4:	e059      	b.n	8005a6a <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80059b6:	4b2f      	ldr	r3, [pc, #188]	; (8005a74 <HAL_RCC_OscConfig+0x604>)
 80059b8:	681a      	ldr	r2, [r3, #0]
 80059ba:	2380      	movs	r3, #128	; 0x80
 80059bc:	049b      	lsls	r3, r3, #18
 80059be:	4013      	ands	r3, r2
 80059c0:	d0f0      	beq.n	80059a4 <HAL_RCC_OscConfig+0x534>
 80059c2:	e051      	b.n	8005a68 <HAL_RCC_OscConfig+0x5f8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80059c4:	4b2b      	ldr	r3, [pc, #172]	; (8005a74 <HAL_RCC_OscConfig+0x604>)
 80059c6:	681a      	ldr	r2, [r3, #0]
 80059c8:	4b2a      	ldr	r3, [pc, #168]	; (8005a74 <HAL_RCC_OscConfig+0x604>)
 80059ca:	492e      	ldr	r1, [pc, #184]	; (8005a84 <HAL_RCC_OscConfig+0x614>)
 80059cc:	400a      	ands	r2, r1
 80059ce:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80059d0:	f7fe f9d2 	bl	8003d78 <HAL_GetTick>
 80059d4:	0003      	movs	r3, r0
 80059d6:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80059d8:	e008      	b.n	80059ec <HAL_RCC_OscConfig+0x57c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80059da:	f7fe f9cd 	bl	8003d78 <HAL_GetTick>
 80059de:	0002      	movs	r2, r0
 80059e0:	693b      	ldr	r3, [r7, #16]
 80059e2:	1ad3      	subs	r3, r2, r3
 80059e4:	2b02      	cmp	r3, #2
 80059e6:	d901      	bls.n	80059ec <HAL_RCC_OscConfig+0x57c>
          {
            return HAL_TIMEOUT;
 80059e8:	2303      	movs	r3, #3
 80059ea:	e03e      	b.n	8005a6a <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80059ec:	4b21      	ldr	r3, [pc, #132]	; (8005a74 <HAL_RCC_OscConfig+0x604>)
 80059ee:	681a      	ldr	r2, [r3, #0]
 80059f0:	2380      	movs	r3, #128	; 0x80
 80059f2:	049b      	lsls	r3, r3, #18
 80059f4:	4013      	ands	r3, r2
 80059f6:	d1f0      	bne.n	80059da <HAL_RCC_OscConfig+0x56a>
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
#else
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLREN);
 80059f8:	4b1e      	ldr	r3, [pc, #120]	; (8005a74 <HAL_RCC_OscConfig+0x604>)
 80059fa:	68da      	ldr	r2, [r3, #12]
 80059fc:	4b1d      	ldr	r3, [pc, #116]	; (8005a74 <HAL_RCC_OscConfig+0x604>)
 80059fe:	4923      	ldr	r1, [pc, #140]	; (8005a8c <HAL_RCC_OscConfig+0x61c>)
 8005a00:	400a      	ands	r2, r1
 8005a02:	60da      	str	r2, [r3, #12]
 8005a04:	e030      	b.n	8005a68 <HAL_RCC_OscConfig+0x5f8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	69db      	ldr	r3, [r3, #28]
 8005a0a:	2b01      	cmp	r3, #1
 8005a0c:	d101      	bne.n	8005a12 <HAL_RCC_OscConfig+0x5a2>
      {
        return HAL_ERROR;
 8005a0e:	2301      	movs	r3, #1
 8005a10:	e02b      	b.n	8005a6a <HAL_RCC_OscConfig+0x5fa>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 8005a12:	4b18      	ldr	r3, [pc, #96]	; (8005a74 <HAL_RCC_OscConfig+0x604>)
 8005a14:	68db      	ldr	r3, [r3, #12]
 8005a16:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005a18:	697b      	ldr	r3, [r7, #20]
 8005a1a:	2203      	movs	r2, #3
 8005a1c:	401a      	ands	r2, r3
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	6a1b      	ldr	r3, [r3, #32]
 8005a22:	429a      	cmp	r2, r3
 8005a24:	d11e      	bne.n	8005a64 <HAL_RCC_OscConfig+0x5f4>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8005a26:	697b      	ldr	r3, [r7, #20]
 8005a28:	2270      	movs	r2, #112	; 0x70
 8005a2a:	401a      	ands	r2, r3
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005a30:	429a      	cmp	r2, r3
 8005a32:	d117      	bne.n	8005a64 <HAL_RCC_OscConfig+0x5f4>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8005a34:	697a      	ldr	r2, [r7, #20]
 8005a36:	23fe      	movs	r3, #254	; 0xfe
 8005a38:	01db      	lsls	r3, r3, #7
 8005a3a:	401a      	ands	r2, r3
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005a40:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8005a42:	429a      	cmp	r2, r3
 8005a44:	d10e      	bne.n	8005a64 <HAL_RCC_OscConfig+0x5f4>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8005a46:	697a      	ldr	r2, [r7, #20]
 8005a48:	23f8      	movs	r3, #248	; 0xf8
 8005a4a:	039b      	lsls	r3, r3, #14
 8005a4c:	401a      	ands	r2, r3
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	6adb      	ldr	r3, [r3, #44]	; 0x2c
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8005a52:	429a      	cmp	r2, r3
 8005a54:	d106      	bne.n	8005a64 <HAL_RCC_OscConfig+0x5f4>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 8005a56:	697b      	ldr	r3, [r7, #20]
 8005a58:	0f5b      	lsrs	r3, r3, #29
 8005a5a:	075a      	lsls	r2, r3, #29
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8005a60:	429a      	cmp	r2, r3
 8005a62:	d001      	beq.n	8005a68 <HAL_RCC_OscConfig+0x5f8>
        {
          return HAL_ERROR;
 8005a64:	2301      	movs	r3, #1
 8005a66:	e000      	b.n	8005a6a <HAL_RCC_OscConfig+0x5fa>
        }
      }
    }
  }
  return HAL_OK;
 8005a68:	2300      	movs	r3, #0
}
 8005a6a:	0018      	movs	r0, r3
 8005a6c:	46bd      	mov	sp, r7
 8005a6e:	b008      	add	sp, #32
 8005a70:	bd80      	pop	{r7, pc}
 8005a72:	46c0      	nop			; (mov r8, r8)
 8005a74:	40021000 	.word	0x40021000
 8005a78:	40007000 	.word	0x40007000
 8005a7c:	00001388 	.word	0x00001388
 8005a80:	efffffff 	.word	0xefffffff
 8005a84:	feffffff 	.word	0xfeffffff
 8005a88:	1fc1808c 	.word	0x1fc1808c
 8005a8c:	effefffc 	.word	0xeffefffc

08005a90 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005a90:	b580      	push	{r7, lr}
 8005a92:	b084      	sub	sp, #16
 8005a94:	af00      	add	r7, sp, #0
 8005a96:	6078      	str	r0, [r7, #4]
 8005a98:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	2b00      	cmp	r3, #0
 8005a9e:	d101      	bne.n	8005aa4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005aa0:	2301      	movs	r3, #1
 8005aa2:	e0e9      	b.n	8005c78 <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005aa4:	4b76      	ldr	r3, [pc, #472]	; (8005c80 <HAL_RCC_ClockConfig+0x1f0>)
 8005aa6:	681b      	ldr	r3, [r3, #0]
 8005aa8:	2207      	movs	r2, #7
 8005aaa:	4013      	ands	r3, r2
 8005aac:	683a      	ldr	r2, [r7, #0]
 8005aae:	429a      	cmp	r2, r3
 8005ab0:	d91e      	bls.n	8005af0 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005ab2:	4b73      	ldr	r3, [pc, #460]	; (8005c80 <HAL_RCC_ClockConfig+0x1f0>)
 8005ab4:	681b      	ldr	r3, [r3, #0]
 8005ab6:	2207      	movs	r2, #7
 8005ab8:	4393      	bics	r3, r2
 8005aba:	0019      	movs	r1, r3
 8005abc:	4b70      	ldr	r3, [pc, #448]	; (8005c80 <HAL_RCC_ClockConfig+0x1f0>)
 8005abe:	683a      	ldr	r2, [r7, #0]
 8005ac0:	430a      	orrs	r2, r1
 8005ac2:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8005ac4:	f7fe f958 	bl	8003d78 <HAL_GetTick>
 8005ac8:	0003      	movs	r3, r0
 8005aca:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8005acc:	e009      	b.n	8005ae2 <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005ace:	f7fe f953 	bl	8003d78 <HAL_GetTick>
 8005ad2:	0002      	movs	r2, r0
 8005ad4:	68fb      	ldr	r3, [r7, #12]
 8005ad6:	1ad3      	subs	r3, r2, r3
 8005ad8:	4a6a      	ldr	r2, [pc, #424]	; (8005c84 <HAL_RCC_ClockConfig+0x1f4>)
 8005ada:	4293      	cmp	r3, r2
 8005adc:	d901      	bls.n	8005ae2 <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8005ade:	2303      	movs	r3, #3
 8005ae0:	e0ca      	b.n	8005c78 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8005ae2:	4b67      	ldr	r3, [pc, #412]	; (8005c80 <HAL_RCC_ClockConfig+0x1f0>)
 8005ae4:	681b      	ldr	r3, [r3, #0]
 8005ae6:	2207      	movs	r2, #7
 8005ae8:	4013      	ands	r3, r2
 8005aea:	683a      	ldr	r2, [r7, #0]
 8005aec:	429a      	cmp	r2, r3
 8005aee:	d1ee      	bne.n	8005ace <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	681b      	ldr	r3, [r3, #0]
 8005af4:	2202      	movs	r2, #2
 8005af6:	4013      	ands	r3, r2
 8005af8:	d015      	beq.n	8005b26 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	681b      	ldr	r3, [r3, #0]
 8005afe:	2204      	movs	r2, #4
 8005b00:	4013      	ands	r3, r2
 8005b02:	d006      	beq.n	8005b12 <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8005b04:	4b60      	ldr	r3, [pc, #384]	; (8005c88 <HAL_RCC_ClockConfig+0x1f8>)
 8005b06:	689a      	ldr	r2, [r3, #8]
 8005b08:	4b5f      	ldr	r3, [pc, #380]	; (8005c88 <HAL_RCC_ClockConfig+0x1f8>)
 8005b0a:	21e0      	movs	r1, #224	; 0xe0
 8005b0c:	01c9      	lsls	r1, r1, #7
 8005b0e:	430a      	orrs	r2, r1
 8005b10:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005b12:	4b5d      	ldr	r3, [pc, #372]	; (8005c88 <HAL_RCC_ClockConfig+0x1f8>)
 8005b14:	689b      	ldr	r3, [r3, #8]
 8005b16:	4a5d      	ldr	r2, [pc, #372]	; (8005c8c <HAL_RCC_ClockConfig+0x1fc>)
 8005b18:	4013      	ands	r3, r2
 8005b1a:	0019      	movs	r1, r3
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	689a      	ldr	r2, [r3, #8]
 8005b20:	4b59      	ldr	r3, [pc, #356]	; (8005c88 <HAL_RCC_ClockConfig+0x1f8>)
 8005b22:	430a      	orrs	r2, r1
 8005b24:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	681b      	ldr	r3, [r3, #0]
 8005b2a:	2201      	movs	r2, #1
 8005b2c:	4013      	ands	r3, r2
 8005b2e:	d057      	beq.n	8005be0 <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	685b      	ldr	r3, [r3, #4]
 8005b34:	2b01      	cmp	r3, #1
 8005b36:	d107      	bne.n	8005b48 <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005b38:	4b53      	ldr	r3, [pc, #332]	; (8005c88 <HAL_RCC_ClockConfig+0x1f8>)
 8005b3a:	681a      	ldr	r2, [r3, #0]
 8005b3c:	2380      	movs	r3, #128	; 0x80
 8005b3e:	029b      	lsls	r3, r3, #10
 8005b40:	4013      	ands	r3, r2
 8005b42:	d12b      	bne.n	8005b9c <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8005b44:	2301      	movs	r3, #1
 8005b46:	e097      	b.n	8005c78 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	685b      	ldr	r3, [r3, #4]
 8005b4c:	2b02      	cmp	r3, #2
 8005b4e:	d107      	bne.n	8005b60 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005b50:	4b4d      	ldr	r3, [pc, #308]	; (8005c88 <HAL_RCC_ClockConfig+0x1f8>)
 8005b52:	681a      	ldr	r2, [r3, #0]
 8005b54:	2380      	movs	r3, #128	; 0x80
 8005b56:	049b      	lsls	r3, r3, #18
 8005b58:	4013      	ands	r3, r2
 8005b5a:	d11f      	bne.n	8005b9c <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8005b5c:	2301      	movs	r3, #1
 8005b5e:	e08b      	b.n	8005c78 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	685b      	ldr	r3, [r3, #4]
 8005b64:	2b00      	cmp	r3, #0
 8005b66:	d107      	bne.n	8005b78 <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005b68:	4b47      	ldr	r3, [pc, #284]	; (8005c88 <HAL_RCC_ClockConfig+0x1f8>)
 8005b6a:	681a      	ldr	r2, [r3, #0]
 8005b6c:	2380      	movs	r3, #128	; 0x80
 8005b6e:	00db      	lsls	r3, r3, #3
 8005b70:	4013      	ands	r3, r2
 8005b72:	d113      	bne.n	8005b9c <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8005b74:	2301      	movs	r3, #1
 8005b76:	e07f      	b.n	8005c78 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	685b      	ldr	r3, [r3, #4]
 8005b7c:	2b03      	cmp	r3, #3
 8005b7e:	d106      	bne.n	8005b8e <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8005b80:	4b41      	ldr	r3, [pc, #260]	; (8005c88 <HAL_RCC_ClockConfig+0x1f8>)
 8005b82:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005b84:	2202      	movs	r2, #2
 8005b86:	4013      	ands	r3, r2
 8005b88:	d108      	bne.n	8005b9c <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8005b8a:	2301      	movs	r3, #1
 8005b8c:	e074      	b.n	8005c78 <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005b8e:	4b3e      	ldr	r3, [pc, #248]	; (8005c88 <HAL_RCC_ClockConfig+0x1f8>)
 8005b90:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005b92:	2202      	movs	r2, #2
 8005b94:	4013      	ands	r3, r2
 8005b96:	d101      	bne.n	8005b9c <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8005b98:	2301      	movs	r3, #1
 8005b9a:	e06d      	b.n	8005c78 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8005b9c:	4b3a      	ldr	r3, [pc, #232]	; (8005c88 <HAL_RCC_ClockConfig+0x1f8>)
 8005b9e:	689b      	ldr	r3, [r3, #8]
 8005ba0:	2207      	movs	r2, #7
 8005ba2:	4393      	bics	r3, r2
 8005ba4:	0019      	movs	r1, r3
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	685a      	ldr	r2, [r3, #4]
 8005baa:	4b37      	ldr	r3, [pc, #220]	; (8005c88 <HAL_RCC_ClockConfig+0x1f8>)
 8005bac:	430a      	orrs	r2, r1
 8005bae:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005bb0:	f7fe f8e2 	bl	8003d78 <HAL_GetTick>
 8005bb4:	0003      	movs	r3, r0
 8005bb6:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005bb8:	e009      	b.n	8005bce <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005bba:	f7fe f8dd 	bl	8003d78 <HAL_GetTick>
 8005bbe:	0002      	movs	r2, r0
 8005bc0:	68fb      	ldr	r3, [r7, #12]
 8005bc2:	1ad3      	subs	r3, r2, r3
 8005bc4:	4a2f      	ldr	r2, [pc, #188]	; (8005c84 <HAL_RCC_ClockConfig+0x1f4>)
 8005bc6:	4293      	cmp	r3, r2
 8005bc8:	d901      	bls.n	8005bce <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 8005bca:	2303      	movs	r3, #3
 8005bcc:	e054      	b.n	8005c78 <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005bce:	4b2e      	ldr	r3, [pc, #184]	; (8005c88 <HAL_RCC_ClockConfig+0x1f8>)
 8005bd0:	689b      	ldr	r3, [r3, #8]
 8005bd2:	2238      	movs	r2, #56	; 0x38
 8005bd4:	401a      	ands	r2, r3
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	685b      	ldr	r3, [r3, #4]
 8005bda:	00db      	lsls	r3, r3, #3
 8005bdc:	429a      	cmp	r2, r3
 8005bde:	d1ec      	bne.n	8005bba <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005be0:	4b27      	ldr	r3, [pc, #156]	; (8005c80 <HAL_RCC_ClockConfig+0x1f0>)
 8005be2:	681b      	ldr	r3, [r3, #0]
 8005be4:	2207      	movs	r2, #7
 8005be6:	4013      	ands	r3, r2
 8005be8:	683a      	ldr	r2, [r7, #0]
 8005bea:	429a      	cmp	r2, r3
 8005bec:	d21e      	bcs.n	8005c2c <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005bee:	4b24      	ldr	r3, [pc, #144]	; (8005c80 <HAL_RCC_ClockConfig+0x1f0>)
 8005bf0:	681b      	ldr	r3, [r3, #0]
 8005bf2:	2207      	movs	r2, #7
 8005bf4:	4393      	bics	r3, r2
 8005bf6:	0019      	movs	r1, r3
 8005bf8:	4b21      	ldr	r3, [pc, #132]	; (8005c80 <HAL_RCC_ClockConfig+0x1f0>)
 8005bfa:	683a      	ldr	r2, [r7, #0]
 8005bfc:	430a      	orrs	r2, r1
 8005bfe:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8005c00:	f7fe f8ba 	bl	8003d78 <HAL_GetTick>
 8005c04:	0003      	movs	r3, r0
 8005c06:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8005c08:	e009      	b.n	8005c1e <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005c0a:	f7fe f8b5 	bl	8003d78 <HAL_GetTick>
 8005c0e:	0002      	movs	r2, r0
 8005c10:	68fb      	ldr	r3, [r7, #12]
 8005c12:	1ad3      	subs	r3, r2, r3
 8005c14:	4a1b      	ldr	r2, [pc, #108]	; (8005c84 <HAL_RCC_ClockConfig+0x1f4>)
 8005c16:	4293      	cmp	r3, r2
 8005c18:	d901      	bls.n	8005c1e <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 8005c1a:	2303      	movs	r3, #3
 8005c1c:	e02c      	b.n	8005c78 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8005c1e:	4b18      	ldr	r3, [pc, #96]	; (8005c80 <HAL_RCC_ClockConfig+0x1f0>)
 8005c20:	681b      	ldr	r3, [r3, #0]
 8005c22:	2207      	movs	r2, #7
 8005c24:	4013      	ands	r3, r2
 8005c26:	683a      	ldr	r2, [r7, #0]
 8005c28:	429a      	cmp	r2, r3
 8005c2a:	d1ee      	bne.n	8005c0a <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	681b      	ldr	r3, [r3, #0]
 8005c30:	2204      	movs	r2, #4
 8005c32:	4013      	ands	r3, r2
 8005c34:	d009      	beq.n	8005c4a <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8005c36:	4b14      	ldr	r3, [pc, #80]	; (8005c88 <HAL_RCC_ClockConfig+0x1f8>)
 8005c38:	689b      	ldr	r3, [r3, #8]
 8005c3a:	4a15      	ldr	r2, [pc, #84]	; (8005c90 <HAL_RCC_ClockConfig+0x200>)
 8005c3c:	4013      	ands	r3, r2
 8005c3e:	0019      	movs	r1, r3
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	68da      	ldr	r2, [r3, #12]
 8005c44:	4b10      	ldr	r3, [pc, #64]	; (8005c88 <HAL_RCC_ClockConfig+0x1f8>)
 8005c46:	430a      	orrs	r2, r1
 8005c48:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 8005c4a:	f000 f829 	bl	8005ca0 <HAL_RCC_GetSysClockFreq>
 8005c4e:	0001      	movs	r1, r0
 8005c50:	4b0d      	ldr	r3, [pc, #52]	; (8005c88 <HAL_RCC_ClockConfig+0x1f8>)
 8005c52:	689b      	ldr	r3, [r3, #8]
 8005c54:	0a1b      	lsrs	r3, r3, #8
 8005c56:	220f      	movs	r2, #15
 8005c58:	401a      	ands	r2, r3
 8005c5a:	4b0e      	ldr	r3, [pc, #56]	; (8005c94 <HAL_RCC_ClockConfig+0x204>)
 8005c5c:	0092      	lsls	r2, r2, #2
 8005c5e:	58d3      	ldr	r3, [r2, r3]
 8005c60:	221f      	movs	r2, #31
 8005c62:	4013      	ands	r3, r2
 8005c64:	000a      	movs	r2, r1
 8005c66:	40da      	lsrs	r2, r3
 8005c68:	4b0b      	ldr	r3, [pc, #44]	; (8005c98 <HAL_RCC_ClockConfig+0x208>)
 8005c6a:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8005c6c:	4b0b      	ldr	r3, [pc, #44]	; (8005c9c <HAL_RCC_ClockConfig+0x20c>)
 8005c6e:	681b      	ldr	r3, [r3, #0]
 8005c70:	0018      	movs	r0, r3
 8005c72:	f7fe f825 	bl	8003cc0 <HAL_InitTick>
 8005c76:	0003      	movs	r3, r0
}
 8005c78:	0018      	movs	r0, r3
 8005c7a:	46bd      	mov	sp, r7
 8005c7c:	b004      	add	sp, #16
 8005c7e:	bd80      	pop	{r7, pc}
 8005c80:	40022000 	.word	0x40022000
 8005c84:	00001388 	.word	0x00001388
 8005c88:	40021000 	.word	0x40021000
 8005c8c:	fffff0ff 	.word	0xfffff0ff
 8005c90:	ffff8fff 	.word	0xffff8fff
 8005c94:	08006d00 	.word	0x08006d00
 8005c98:	20000000 	.word	0x20000000
 8005c9c:	20000004 	.word	0x20000004

08005ca0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005ca0:	b580      	push	{r7, lr}
 8005ca2:	b086      	sub	sp, #24
 8005ca4:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8005ca6:	4b3c      	ldr	r3, [pc, #240]	; (8005d98 <HAL_RCC_GetSysClockFreq+0xf8>)
 8005ca8:	689b      	ldr	r3, [r3, #8]
 8005caa:	2238      	movs	r2, #56	; 0x38
 8005cac:	4013      	ands	r3, r2
 8005cae:	d10f      	bne.n	8005cd0 <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8005cb0:	4b39      	ldr	r3, [pc, #228]	; (8005d98 <HAL_RCC_GetSysClockFreq+0xf8>)
 8005cb2:	681b      	ldr	r3, [r3, #0]
 8005cb4:	0adb      	lsrs	r3, r3, #11
 8005cb6:	2207      	movs	r2, #7
 8005cb8:	4013      	ands	r3, r2
 8005cba:	2201      	movs	r2, #1
 8005cbc:	409a      	lsls	r2, r3
 8005cbe:	0013      	movs	r3, r2
 8005cc0:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 8005cc2:	6839      	ldr	r1, [r7, #0]
 8005cc4:	4835      	ldr	r0, [pc, #212]	; (8005d9c <HAL_RCC_GetSysClockFreq+0xfc>)
 8005cc6:	f7fa fa25 	bl	8000114 <__udivsi3>
 8005cca:	0003      	movs	r3, r0
 8005ccc:	613b      	str	r3, [r7, #16]
 8005cce:	e05d      	b.n	8005d8c <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8005cd0:	4b31      	ldr	r3, [pc, #196]	; (8005d98 <HAL_RCC_GetSysClockFreq+0xf8>)
 8005cd2:	689b      	ldr	r3, [r3, #8]
 8005cd4:	2238      	movs	r2, #56	; 0x38
 8005cd6:	4013      	ands	r3, r2
 8005cd8:	2b08      	cmp	r3, #8
 8005cda:	d102      	bne.n	8005ce2 <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8005cdc:	4b30      	ldr	r3, [pc, #192]	; (8005da0 <HAL_RCC_GetSysClockFreq+0x100>)
 8005cde:	613b      	str	r3, [r7, #16]
 8005ce0:	e054      	b.n	8005d8c <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005ce2:	4b2d      	ldr	r3, [pc, #180]	; (8005d98 <HAL_RCC_GetSysClockFreq+0xf8>)
 8005ce4:	689b      	ldr	r3, [r3, #8]
 8005ce6:	2238      	movs	r2, #56	; 0x38
 8005ce8:	4013      	ands	r3, r2
 8005cea:	2b10      	cmp	r3, #16
 8005cec:	d138      	bne.n	8005d60 <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 8005cee:	4b2a      	ldr	r3, [pc, #168]	; (8005d98 <HAL_RCC_GetSysClockFreq+0xf8>)
 8005cf0:	68db      	ldr	r3, [r3, #12]
 8005cf2:	2203      	movs	r2, #3
 8005cf4:	4013      	ands	r3, r2
 8005cf6:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8005cf8:	4b27      	ldr	r3, [pc, #156]	; (8005d98 <HAL_RCC_GetSysClockFreq+0xf8>)
 8005cfa:	68db      	ldr	r3, [r3, #12]
 8005cfc:	091b      	lsrs	r3, r3, #4
 8005cfe:	2207      	movs	r2, #7
 8005d00:	4013      	ands	r3, r2
 8005d02:	3301      	adds	r3, #1
 8005d04:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8005d06:	68fb      	ldr	r3, [r7, #12]
 8005d08:	2b03      	cmp	r3, #3
 8005d0a:	d10d      	bne.n	8005d28 <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8005d0c:	68b9      	ldr	r1, [r7, #8]
 8005d0e:	4824      	ldr	r0, [pc, #144]	; (8005da0 <HAL_RCC_GetSysClockFreq+0x100>)
 8005d10:	f7fa fa00 	bl	8000114 <__udivsi3>
 8005d14:	0003      	movs	r3, r0
 8005d16:	0019      	movs	r1, r3
 8005d18:	4b1f      	ldr	r3, [pc, #124]	; (8005d98 <HAL_RCC_GetSysClockFreq+0xf8>)
 8005d1a:	68db      	ldr	r3, [r3, #12]
 8005d1c:	0a1b      	lsrs	r3, r3, #8
 8005d1e:	227f      	movs	r2, #127	; 0x7f
 8005d20:	4013      	ands	r3, r2
 8005d22:	434b      	muls	r3, r1
 8005d24:	617b      	str	r3, [r7, #20]
        break;
 8005d26:	e00d      	b.n	8005d44 <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 8005d28:	68b9      	ldr	r1, [r7, #8]
 8005d2a:	481c      	ldr	r0, [pc, #112]	; (8005d9c <HAL_RCC_GetSysClockFreq+0xfc>)
 8005d2c:	f7fa f9f2 	bl	8000114 <__udivsi3>
 8005d30:	0003      	movs	r3, r0
 8005d32:	0019      	movs	r1, r3
 8005d34:	4b18      	ldr	r3, [pc, #96]	; (8005d98 <HAL_RCC_GetSysClockFreq+0xf8>)
 8005d36:	68db      	ldr	r3, [r3, #12]
 8005d38:	0a1b      	lsrs	r3, r3, #8
 8005d3a:	227f      	movs	r2, #127	; 0x7f
 8005d3c:	4013      	ands	r3, r2
 8005d3e:	434b      	muls	r3, r1
 8005d40:	617b      	str	r3, [r7, #20]
        break;
 8005d42:	46c0      	nop			; (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 8005d44:	4b14      	ldr	r3, [pc, #80]	; (8005d98 <HAL_RCC_GetSysClockFreq+0xf8>)
 8005d46:	68db      	ldr	r3, [r3, #12]
 8005d48:	0f5b      	lsrs	r3, r3, #29
 8005d4a:	2207      	movs	r2, #7
 8005d4c:	4013      	ands	r3, r2
 8005d4e:	3301      	adds	r3, #1
 8005d50:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 8005d52:	6879      	ldr	r1, [r7, #4]
 8005d54:	6978      	ldr	r0, [r7, #20]
 8005d56:	f7fa f9dd 	bl	8000114 <__udivsi3>
 8005d5a:	0003      	movs	r3, r0
 8005d5c:	613b      	str	r3, [r7, #16]
 8005d5e:	e015      	b.n	8005d8c <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8005d60:	4b0d      	ldr	r3, [pc, #52]	; (8005d98 <HAL_RCC_GetSysClockFreq+0xf8>)
 8005d62:	689b      	ldr	r3, [r3, #8]
 8005d64:	2238      	movs	r2, #56	; 0x38
 8005d66:	4013      	ands	r3, r2
 8005d68:	2b20      	cmp	r3, #32
 8005d6a:	d103      	bne.n	8005d74 <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 8005d6c:	2380      	movs	r3, #128	; 0x80
 8005d6e:	021b      	lsls	r3, r3, #8
 8005d70:	613b      	str	r3, [r7, #16]
 8005d72:	e00b      	b.n	8005d8c <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8005d74:	4b08      	ldr	r3, [pc, #32]	; (8005d98 <HAL_RCC_GetSysClockFreq+0xf8>)
 8005d76:	689b      	ldr	r3, [r3, #8]
 8005d78:	2238      	movs	r2, #56	; 0x38
 8005d7a:	4013      	ands	r3, r2
 8005d7c:	2b18      	cmp	r3, #24
 8005d7e:	d103      	bne.n	8005d88 <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 8005d80:	23fa      	movs	r3, #250	; 0xfa
 8005d82:	01db      	lsls	r3, r3, #7
 8005d84:	613b      	str	r3, [r7, #16]
 8005d86:	e001      	b.n	8005d8c <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 8005d88:	2300      	movs	r3, #0
 8005d8a:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8005d8c:	693b      	ldr	r3, [r7, #16]
}
 8005d8e:	0018      	movs	r0, r3
 8005d90:	46bd      	mov	sp, r7
 8005d92:	b006      	add	sp, #24
 8005d94:	bd80      	pop	{r7, pc}
 8005d96:	46c0      	nop			; (mov r8, r8)
 8005d98:	40021000 	.word	0x40021000
 8005d9c:	00f42400 	.word	0x00f42400
 8005da0:	007a1200 	.word	0x007a1200

08005da4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005da4:	b580      	push	{r7, lr}
 8005da6:	b086      	sub	sp, #24
 8005da8:	af00      	add	r7, sp, #0
 8005daa:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 8005dac:	2313      	movs	r3, #19
 8005dae:	18fb      	adds	r3, r7, r3
 8005db0:	2200      	movs	r2, #0
 8005db2:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8005db4:	2312      	movs	r3, #18
 8005db6:	18fb      	adds	r3, r7, r3
 8005db8:	2200      	movs	r2, #0
 8005dba:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	681a      	ldr	r2, [r3, #0]
 8005dc0:	2380      	movs	r3, #128	; 0x80
 8005dc2:	029b      	lsls	r3, r3, #10
 8005dc4:	4013      	ands	r3, r2
 8005dc6:	d100      	bne.n	8005dca <HAL_RCCEx_PeriphCLKConfig+0x26>
 8005dc8:	e0a3      	b.n	8005f12 <HAL_RCCEx_PeriphCLKConfig+0x16e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005dca:	2011      	movs	r0, #17
 8005dcc:	183b      	adds	r3, r7, r0
 8005dce:	2200      	movs	r2, #0
 8005dd0:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005dd2:	4b7f      	ldr	r3, [pc, #508]	; (8005fd0 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8005dd4:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005dd6:	2380      	movs	r3, #128	; 0x80
 8005dd8:	055b      	lsls	r3, r3, #21
 8005dda:	4013      	ands	r3, r2
 8005ddc:	d110      	bne.n	8005e00 <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005dde:	4b7c      	ldr	r3, [pc, #496]	; (8005fd0 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8005de0:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005de2:	4b7b      	ldr	r3, [pc, #492]	; (8005fd0 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8005de4:	2180      	movs	r1, #128	; 0x80
 8005de6:	0549      	lsls	r1, r1, #21
 8005de8:	430a      	orrs	r2, r1
 8005dea:	63da      	str	r2, [r3, #60]	; 0x3c
 8005dec:	4b78      	ldr	r3, [pc, #480]	; (8005fd0 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8005dee:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005df0:	2380      	movs	r3, #128	; 0x80
 8005df2:	055b      	lsls	r3, r3, #21
 8005df4:	4013      	ands	r3, r2
 8005df6:	60bb      	str	r3, [r7, #8]
 8005df8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005dfa:	183b      	adds	r3, r7, r0
 8005dfc:	2201      	movs	r2, #1
 8005dfe:	701a      	strb	r2, [r3, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005e00:	4b74      	ldr	r3, [pc, #464]	; (8005fd4 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8005e02:	681a      	ldr	r2, [r3, #0]
 8005e04:	4b73      	ldr	r3, [pc, #460]	; (8005fd4 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8005e06:	2180      	movs	r1, #128	; 0x80
 8005e08:	0049      	lsls	r1, r1, #1
 8005e0a:	430a      	orrs	r2, r1
 8005e0c:	601a      	str	r2, [r3, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8005e0e:	f7fd ffb3 	bl	8003d78 <HAL_GetTick>
 8005e12:	0003      	movs	r3, r0
 8005e14:	60fb      	str	r3, [r7, #12]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005e16:	e00b      	b.n	8005e30 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005e18:	f7fd ffae 	bl	8003d78 <HAL_GetTick>
 8005e1c:	0002      	movs	r2, r0
 8005e1e:	68fb      	ldr	r3, [r7, #12]
 8005e20:	1ad3      	subs	r3, r2, r3
 8005e22:	2b02      	cmp	r3, #2
 8005e24:	d904      	bls.n	8005e30 <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        ret = HAL_TIMEOUT;
 8005e26:	2313      	movs	r3, #19
 8005e28:	18fb      	adds	r3, r7, r3
 8005e2a:	2203      	movs	r2, #3
 8005e2c:	701a      	strb	r2, [r3, #0]
        break;
 8005e2e:	e005      	b.n	8005e3c <HAL_RCCEx_PeriphCLKConfig+0x98>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005e30:	4b68      	ldr	r3, [pc, #416]	; (8005fd4 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8005e32:	681a      	ldr	r2, [r3, #0]
 8005e34:	2380      	movs	r3, #128	; 0x80
 8005e36:	005b      	lsls	r3, r3, #1
 8005e38:	4013      	ands	r3, r2
 8005e3a:	d0ed      	beq.n	8005e18 <HAL_RCCEx_PeriphCLKConfig+0x74>
      }
    }

    if (ret == HAL_OK)
 8005e3c:	2313      	movs	r3, #19
 8005e3e:	18fb      	adds	r3, r7, r3
 8005e40:	781b      	ldrb	r3, [r3, #0]
 8005e42:	2b00      	cmp	r3, #0
 8005e44:	d154      	bne.n	8005ef0 <HAL_RCCEx_PeriphCLKConfig+0x14c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8005e46:	4b62      	ldr	r3, [pc, #392]	; (8005fd0 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8005e48:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8005e4a:	23c0      	movs	r3, #192	; 0xc0
 8005e4c:	009b      	lsls	r3, r3, #2
 8005e4e:	4013      	ands	r3, r2
 8005e50:	617b      	str	r3, [r7, #20]

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8005e52:	697b      	ldr	r3, [r7, #20]
 8005e54:	2b00      	cmp	r3, #0
 8005e56:	d019      	beq.n	8005e8c <HAL_RCCEx_PeriphCLKConfig+0xe8>
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	695b      	ldr	r3, [r3, #20]
 8005e5c:	697a      	ldr	r2, [r7, #20]
 8005e5e:	429a      	cmp	r2, r3
 8005e60:	d014      	beq.n	8005e8c <HAL_RCCEx_PeriphCLKConfig+0xe8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8005e62:	4b5b      	ldr	r3, [pc, #364]	; (8005fd0 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8005e64:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005e66:	4a5c      	ldr	r2, [pc, #368]	; (8005fd8 <HAL_RCCEx_PeriphCLKConfig+0x234>)
 8005e68:	4013      	ands	r3, r2
 8005e6a:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8005e6c:	4b58      	ldr	r3, [pc, #352]	; (8005fd0 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8005e6e:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8005e70:	4b57      	ldr	r3, [pc, #348]	; (8005fd0 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8005e72:	2180      	movs	r1, #128	; 0x80
 8005e74:	0249      	lsls	r1, r1, #9
 8005e76:	430a      	orrs	r2, r1
 8005e78:	65da      	str	r2, [r3, #92]	; 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 8005e7a:	4b55      	ldr	r3, [pc, #340]	; (8005fd0 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8005e7c:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8005e7e:	4b54      	ldr	r3, [pc, #336]	; (8005fd0 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8005e80:	4956      	ldr	r1, [pc, #344]	; (8005fdc <HAL_RCCEx_PeriphCLKConfig+0x238>)
 8005e82:	400a      	ands	r2, r1
 8005e84:	65da      	str	r2, [r3, #92]	; 0x5c
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8005e86:	4b52      	ldr	r3, [pc, #328]	; (8005fd0 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8005e88:	697a      	ldr	r2, [r7, #20]
 8005e8a:	65da      	str	r2, [r3, #92]	; 0x5c
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8005e8c:	697b      	ldr	r3, [r7, #20]
 8005e8e:	2201      	movs	r2, #1
 8005e90:	4013      	ands	r3, r2
 8005e92:	d016      	beq.n	8005ec2 <HAL_RCCEx_PeriphCLKConfig+0x11e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005e94:	f7fd ff70 	bl	8003d78 <HAL_GetTick>
 8005e98:	0003      	movs	r3, r0
 8005e9a:	60fb      	str	r3, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005e9c:	e00c      	b.n	8005eb8 <HAL_RCCEx_PeriphCLKConfig+0x114>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005e9e:	f7fd ff6b 	bl	8003d78 <HAL_GetTick>
 8005ea2:	0002      	movs	r2, r0
 8005ea4:	68fb      	ldr	r3, [r7, #12]
 8005ea6:	1ad3      	subs	r3, r2, r3
 8005ea8:	4a4d      	ldr	r2, [pc, #308]	; (8005fe0 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8005eaa:	4293      	cmp	r3, r2
 8005eac:	d904      	bls.n	8005eb8 <HAL_RCCEx_PeriphCLKConfig+0x114>
          {
            ret = HAL_TIMEOUT;
 8005eae:	2313      	movs	r3, #19
 8005eb0:	18fb      	adds	r3, r7, r3
 8005eb2:	2203      	movs	r2, #3
 8005eb4:	701a      	strb	r2, [r3, #0]
            break;
 8005eb6:	e004      	b.n	8005ec2 <HAL_RCCEx_PeriphCLKConfig+0x11e>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005eb8:	4b45      	ldr	r3, [pc, #276]	; (8005fd0 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8005eba:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005ebc:	2202      	movs	r2, #2
 8005ebe:	4013      	ands	r3, r2
 8005ec0:	d0ed      	beq.n	8005e9e <HAL_RCCEx_PeriphCLKConfig+0xfa>
          }
        }
      }

      if (ret == HAL_OK)
 8005ec2:	2313      	movs	r3, #19
 8005ec4:	18fb      	adds	r3, r7, r3
 8005ec6:	781b      	ldrb	r3, [r3, #0]
 8005ec8:	2b00      	cmp	r3, #0
 8005eca:	d10a      	bne.n	8005ee2 <HAL_RCCEx_PeriphCLKConfig+0x13e>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005ecc:	4b40      	ldr	r3, [pc, #256]	; (8005fd0 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8005ece:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005ed0:	4a41      	ldr	r2, [pc, #260]	; (8005fd8 <HAL_RCCEx_PeriphCLKConfig+0x234>)
 8005ed2:	4013      	ands	r3, r2
 8005ed4:	0019      	movs	r1, r3
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	695a      	ldr	r2, [r3, #20]
 8005eda:	4b3d      	ldr	r3, [pc, #244]	; (8005fd0 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8005edc:	430a      	orrs	r2, r1
 8005ede:	65da      	str	r2, [r3, #92]	; 0x5c
 8005ee0:	e00c      	b.n	8005efc <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8005ee2:	2312      	movs	r3, #18
 8005ee4:	18fb      	adds	r3, r7, r3
 8005ee6:	2213      	movs	r2, #19
 8005ee8:	18ba      	adds	r2, r7, r2
 8005eea:	7812      	ldrb	r2, [r2, #0]
 8005eec:	701a      	strb	r2, [r3, #0]
 8005eee:	e005      	b.n	8005efc <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005ef0:	2312      	movs	r3, #18
 8005ef2:	18fb      	adds	r3, r7, r3
 8005ef4:	2213      	movs	r2, #19
 8005ef6:	18ba      	adds	r2, r7, r2
 8005ef8:	7812      	ldrb	r2, [r2, #0]
 8005efa:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8005efc:	2311      	movs	r3, #17
 8005efe:	18fb      	adds	r3, r7, r3
 8005f00:	781b      	ldrb	r3, [r3, #0]
 8005f02:	2b01      	cmp	r3, #1
 8005f04:	d105      	bne.n	8005f12 <HAL_RCCEx_PeriphCLKConfig+0x16e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005f06:	4b32      	ldr	r3, [pc, #200]	; (8005fd0 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8005f08:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005f0a:	4b31      	ldr	r3, [pc, #196]	; (8005fd0 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8005f0c:	4935      	ldr	r1, [pc, #212]	; (8005fe4 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8005f0e:	400a      	ands	r2, r1
 8005f10:	63da      	str	r2, [r3, #60]	; 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	681b      	ldr	r3, [r3, #0]
 8005f16:	2201      	movs	r2, #1
 8005f18:	4013      	ands	r3, r2
 8005f1a:	d009      	beq.n	8005f30 <HAL_RCCEx_PeriphCLKConfig+0x18c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8005f1c:	4b2c      	ldr	r3, [pc, #176]	; (8005fd0 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8005f1e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005f20:	2203      	movs	r2, #3
 8005f22:	4393      	bics	r3, r2
 8005f24:	0019      	movs	r1, r3
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	685a      	ldr	r2, [r3, #4]
 8005f2a:	4b29      	ldr	r3, [pc, #164]	; (8005fd0 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8005f2c:	430a      	orrs	r2, r1
 8005f2e:	655a      	str	r2, [r3, #84]	; 0x54
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	681b      	ldr	r3, [r3, #0]
 8005f34:	2220      	movs	r2, #32
 8005f36:	4013      	ands	r3, r2
 8005f38:	d009      	beq.n	8005f4e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8005f3a:	4b25      	ldr	r3, [pc, #148]	; (8005fd0 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8005f3c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005f3e:	4a2a      	ldr	r2, [pc, #168]	; (8005fe8 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8005f40:	4013      	ands	r3, r2
 8005f42:	0019      	movs	r1, r3
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	689a      	ldr	r2, [r3, #8]
 8005f48:	4b21      	ldr	r3, [pc, #132]	; (8005fd0 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8005f4a:	430a      	orrs	r2, r1
 8005f4c:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* RNG */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	681a      	ldr	r2, [r3, #0]
 8005f52:	2380      	movs	r3, #128	; 0x80
 8005f54:	01db      	lsls	r3, r3, #7
 8005f56:	4013      	ands	r3, r2
 8005f58:	d015      	beq.n	8005f86 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8005f5a:	4b1d      	ldr	r3, [pc, #116]	; (8005fd0 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8005f5c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005f5e:	009b      	lsls	r3, r3, #2
 8005f60:	0899      	lsrs	r1, r3, #2
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	691a      	ldr	r2, [r3, #16]
 8005f66:	4b1a      	ldr	r3, [pc, #104]	; (8005fd0 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8005f68:	430a      	orrs	r2, r1
 8005f6a:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	691a      	ldr	r2, [r3, #16]
 8005f70:	2380      	movs	r3, #128	; 0x80
 8005f72:	05db      	lsls	r3, r3, #23
 8005f74:	429a      	cmp	r2, r3
 8005f76:	d106      	bne.n	8005f86 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8005f78:	4b15      	ldr	r3, [pc, #84]	; (8005fd0 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8005f7a:	68da      	ldr	r2, [r3, #12]
 8005f7c:	4b14      	ldr	r3, [pc, #80]	; (8005fd0 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8005f7e:	2180      	movs	r1, #128	; 0x80
 8005f80:	0249      	lsls	r1, r1, #9
 8005f82:	430a      	orrs	r2, r1
 8005f84:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	681a      	ldr	r2, [r3, #0]
 8005f8a:	2380      	movs	r3, #128	; 0x80
 8005f8c:	011b      	lsls	r3, r3, #4
 8005f8e:	4013      	ands	r3, r2
 8005f90:	d016      	beq.n	8005fc0 <HAL_RCCEx_PeriphCLKConfig+0x21c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 8005f92:	4b0f      	ldr	r3, [pc, #60]	; (8005fd0 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8005f94:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005f96:	4a15      	ldr	r2, [pc, #84]	; (8005fec <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8005f98:	4013      	ands	r3, r2
 8005f9a:	0019      	movs	r1, r3
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	68da      	ldr	r2, [r3, #12]
 8005fa0:	4b0b      	ldr	r3, [pc, #44]	; (8005fd0 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8005fa2:	430a      	orrs	r2, r1
 8005fa4:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 8005fa6:	687b      	ldr	r3, [r7, #4]
 8005fa8:	68da      	ldr	r2, [r3, #12]
 8005faa:	2380      	movs	r3, #128	; 0x80
 8005fac:	01db      	lsls	r3, r3, #7
 8005fae:	429a      	cmp	r2, r3
 8005fb0:	d106      	bne.n	8005fc0 <HAL_RCCEx_PeriphCLKConfig+0x21c>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8005fb2:	4b07      	ldr	r3, [pc, #28]	; (8005fd0 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8005fb4:	68da      	ldr	r2, [r3, #12]
 8005fb6:	4b06      	ldr	r3, [pc, #24]	; (8005fd0 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8005fb8:	2180      	movs	r1, #128	; 0x80
 8005fba:	0249      	lsls	r1, r1, #9
 8005fbc:	430a      	orrs	r2, r1
 8005fbe:	60da      	str	r2, [r3, #12]
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* FDCAN1 || FDCAN2 */

  return status;
 8005fc0:	2312      	movs	r3, #18
 8005fc2:	18fb      	adds	r3, r7, r3
 8005fc4:	781b      	ldrb	r3, [r3, #0]
}
 8005fc6:	0018      	movs	r0, r3
 8005fc8:	46bd      	mov	sp, r7
 8005fca:	b006      	add	sp, #24
 8005fcc:	bd80      	pop	{r7, pc}
 8005fce:	46c0      	nop			; (mov r8, r8)
 8005fd0:	40021000 	.word	0x40021000
 8005fd4:	40007000 	.word	0x40007000
 8005fd8:	fffffcff 	.word	0xfffffcff
 8005fdc:	fffeffff 	.word	0xfffeffff
 8005fe0:	00001388 	.word	0x00001388
 8005fe4:	efffffff 	.word	0xefffffff
 8005fe8:	ffffcfff 	.word	0xffffcfff
 8005fec:	ffff3fff 	.word	0xffff3fff

08005ff0 <__errno>:
 8005ff0:	4b01      	ldr	r3, [pc, #4]	; (8005ff8 <__errno+0x8>)
 8005ff2:	6818      	ldr	r0, [r3, #0]
 8005ff4:	4770      	bx	lr
 8005ff6:	46c0      	nop			; (mov r8, r8)
 8005ff8:	2000000c 	.word	0x2000000c

08005ffc <__libc_init_array>:
 8005ffc:	b570      	push	{r4, r5, r6, lr}
 8005ffe:	2600      	movs	r6, #0
 8006000:	4d0c      	ldr	r5, [pc, #48]	; (8006034 <__libc_init_array+0x38>)
 8006002:	4c0d      	ldr	r4, [pc, #52]	; (8006038 <__libc_init_array+0x3c>)
 8006004:	1b64      	subs	r4, r4, r5
 8006006:	10a4      	asrs	r4, r4, #2
 8006008:	42a6      	cmp	r6, r4
 800600a:	d109      	bne.n	8006020 <__libc_init_array+0x24>
 800600c:	2600      	movs	r6, #0
 800600e:	f000 fd23 	bl	8006a58 <_init>
 8006012:	4d0a      	ldr	r5, [pc, #40]	; (800603c <__libc_init_array+0x40>)
 8006014:	4c0a      	ldr	r4, [pc, #40]	; (8006040 <__libc_init_array+0x44>)
 8006016:	1b64      	subs	r4, r4, r5
 8006018:	10a4      	asrs	r4, r4, #2
 800601a:	42a6      	cmp	r6, r4
 800601c:	d105      	bne.n	800602a <__libc_init_array+0x2e>
 800601e:	bd70      	pop	{r4, r5, r6, pc}
 8006020:	00b3      	lsls	r3, r6, #2
 8006022:	58eb      	ldr	r3, [r5, r3]
 8006024:	4798      	blx	r3
 8006026:	3601      	adds	r6, #1
 8006028:	e7ee      	b.n	8006008 <__libc_init_array+0xc>
 800602a:	00b3      	lsls	r3, r6, #2
 800602c:	58eb      	ldr	r3, [r5, r3]
 800602e:	4798      	blx	r3
 8006030:	3601      	adds	r6, #1
 8006032:	e7f2      	b.n	800601a <__libc_init_array+0x1e>
 8006034:	08006d74 	.word	0x08006d74
 8006038:	08006d74 	.word	0x08006d74
 800603c:	08006d74 	.word	0x08006d74
 8006040:	08006d78 	.word	0x08006d78

08006044 <malloc>:
 8006044:	b510      	push	{r4, lr}
 8006046:	4b03      	ldr	r3, [pc, #12]	; (8006054 <malloc+0x10>)
 8006048:	0001      	movs	r1, r0
 800604a:	6818      	ldr	r0, [r3, #0]
 800604c:	f000 f882 	bl	8006154 <_malloc_r>
 8006050:	bd10      	pop	{r4, pc}
 8006052:	46c0      	nop			; (mov r8, r8)
 8006054:	2000000c 	.word	0x2000000c

08006058 <free>:
 8006058:	b510      	push	{r4, lr}
 800605a:	4b03      	ldr	r3, [pc, #12]	; (8006068 <free+0x10>)
 800605c:	0001      	movs	r1, r0
 800605e:	6818      	ldr	r0, [r3, #0]
 8006060:	f000 f80c 	bl	800607c <_free_r>
 8006064:	bd10      	pop	{r4, pc}
 8006066:	46c0      	nop			; (mov r8, r8)
 8006068:	2000000c 	.word	0x2000000c

0800606c <memset>:
 800606c:	0003      	movs	r3, r0
 800606e:	1882      	adds	r2, r0, r2
 8006070:	4293      	cmp	r3, r2
 8006072:	d100      	bne.n	8006076 <memset+0xa>
 8006074:	4770      	bx	lr
 8006076:	7019      	strb	r1, [r3, #0]
 8006078:	3301      	adds	r3, #1
 800607a:	e7f9      	b.n	8006070 <memset+0x4>

0800607c <_free_r>:
 800607c:	b570      	push	{r4, r5, r6, lr}
 800607e:	0005      	movs	r5, r0
 8006080:	2900      	cmp	r1, #0
 8006082:	d010      	beq.n	80060a6 <_free_r+0x2a>
 8006084:	1f0c      	subs	r4, r1, #4
 8006086:	6823      	ldr	r3, [r4, #0]
 8006088:	2b00      	cmp	r3, #0
 800608a:	da00      	bge.n	800608e <_free_r+0x12>
 800608c:	18e4      	adds	r4, r4, r3
 800608e:	0028      	movs	r0, r5
 8006090:	f000 f91a 	bl	80062c8 <__malloc_lock>
 8006094:	4a1d      	ldr	r2, [pc, #116]	; (800610c <_free_r+0x90>)
 8006096:	6813      	ldr	r3, [r2, #0]
 8006098:	2b00      	cmp	r3, #0
 800609a:	d105      	bne.n	80060a8 <_free_r+0x2c>
 800609c:	6063      	str	r3, [r4, #4]
 800609e:	6014      	str	r4, [r2, #0]
 80060a0:	0028      	movs	r0, r5
 80060a2:	f000 f919 	bl	80062d8 <__malloc_unlock>
 80060a6:	bd70      	pop	{r4, r5, r6, pc}
 80060a8:	42a3      	cmp	r3, r4
 80060aa:	d908      	bls.n	80060be <_free_r+0x42>
 80060ac:	6821      	ldr	r1, [r4, #0]
 80060ae:	1860      	adds	r0, r4, r1
 80060b0:	4283      	cmp	r3, r0
 80060b2:	d1f3      	bne.n	800609c <_free_r+0x20>
 80060b4:	6818      	ldr	r0, [r3, #0]
 80060b6:	685b      	ldr	r3, [r3, #4]
 80060b8:	1841      	adds	r1, r0, r1
 80060ba:	6021      	str	r1, [r4, #0]
 80060bc:	e7ee      	b.n	800609c <_free_r+0x20>
 80060be:	001a      	movs	r2, r3
 80060c0:	685b      	ldr	r3, [r3, #4]
 80060c2:	2b00      	cmp	r3, #0
 80060c4:	d001      	beq.n	80060ca <_free_r+0x4e>
 80060c6:	42a3      	cmp	r3, r4
 80060c8:	d9f9      	bls.n	80060be <_free_r+0x42>
 80060ca:	6811      	ldr	r1, [r2, #0]
 80060cc:	1850      	adds	r0, r2, r1
 80060ce:	42a0      	cmp	r0, r4
 80060d0:	d10b      	bne.n	80060ea <_free_r+0x6e>
 80060d2:	6820      	ldr	r0, [r4, #0]
 80060d4:	1809      	adds	r1, r1, r0
 80060d6:	1850      	adds	r0, r2, r1
 80060d8:	6011      	str	r1, [r2, #0]
 80060da:	4283      	cmp	r3, r0
 80060dc:	d1e0      	bne.n	80060a0 <_free_r+0x24>
 80060de:	6818      	ldr	r0, [r3, #0]
 80060e0:	685b      	ldr	r3, [r3, #4]
 80060e2:	1841      	adds	r1, r0, r1
 80060e4:	6011      	str	r1, [r2, #0]
 80060e6:	6053      	str	r3, [r2, #4]
 80060e8:	e7da      	b.n	80060a0 <_free_r+0x24>
 80060ea:	42a0      	cmp	r0, r4
 80060ec:	d902      	bls.n	80060f4 <_free_r+0x78>
 80060ee:	230c      	movs	r3, #12
 80060f0:	602b      	str	r3, [r5, #0]
 80060f2:	e7d5      	b.n	80060a0 <_free_r+0x24>
 80060f4:	6821      	ldr	r1, [r4, #0]
 80060f6:	1860      	adds	r0, r4, r1
 80060f8:	4283      	cmp	r3, r0
 80060fa:	d103      	bne.n	8006104 <_free_r+0x88>
 80060fc:	6818      	ldr	r0, [r3, #0]
 80060fe:	685b      	ldr	r3, [r3, #4]
 8006100:	1841      	adds	r1, r0, r1
 8006102:	6021      	str	r1, [r4, #0]
 8006104:	6063      	str	r3, [r4, #4]
 8006106:	6054      	str	r4, [r2, #4]
 8006108:	e7ca      	b.n	80060a0 <_free_r+0x24>
 800610a:	46c0      	nop			; (mov r8, r8)
 800610c:	200002a4 	.word	0x200002a4

08006110 <sbrk_aligned>:
 8006110:	b570      	push	{r4, r5, r6, lr}
 8006112:	4e0f      	ldr	r6, [pc, #60]	; (8006150 <sbrk_aligned+0x40>)
 8006114:	000d      	movs	r5, r1
 8006116:	6831      	ldr	r1, [r6, #0]
 8006118:	0004      	movs	r4, r0
 800611a:	2900      	cmp	r1, #0
 800611c:	d102      	bne.n	8006124 <sbrk_aligned+0x14>
 800611e:	f000 f88f 	bl	8006240 <_sbrk_r>
 8006122:	6030      	str	r0, [r6, #0]
 8006124:	0029      	movs	r1, r5
 8006126:	0020      	movs	r0, r4
 8006128:	f000 f88a 	bl	8006240 <_sbrk_r>
 800612c:	1c43      	adds	r3, r0, #1
 800612e:	d00a      	beq.n	8006146 <sbrk_aligned+0x36>
 8006130:	2303      	movs	r3, #3
 8006132:	1cc5      	adds	r5, r0, #3
 8006134:	439d      	bics	r5, r3
 8006136:	42a8      	cmp	r0, r5
 8006138:	d007      	beq.n	800614a <sbrk_aligned+0x3a>
 800613a:	1a29      	subs	r1, r5, r0
 800613c:	0020      	movs	r0, r4
 800613e:	f000 f87f 	bl	8006240 <_sbrk_r>
 8006142:	1c43      	adds	r3, r0, #1
 8006144:	d101      	bne.n	800614a <sbrk_aligned+0x3a>
 8006146:	2501      	movs	r5, #1
 8006148:	426d      	negs	r5, r5
 800614a:	0028      	movs	r0, r5
 800614c:	bd70      	pop	{r4, r5, r6, pc}
 800614e:	46c0      	nop			; (mov r8, r8)
 8006150:	200002a8 	.word	0x200002a8

08006154 <_malloc_r>:
 8006154:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006156:	2203      	movs	r2, #3
 8006158:	1ccb      	adds	r3, r1, #3
 800615a:	4393      	bics	r3, r2
 800615c:	3308      	adds	r3, #8
 800615e:	0006      	movs	r6, r0
 8006160:	001f      	movs	r7, r3
 8006162:	2b0c      	cmp	r3, #12
 8006164:	d232      	bcs.n	80061cc <_malloc_r+0x78>
 8006166:	270c      	movs	r7, #12
 8006168:	42b9      	cmp	r1, r7
 800616a:	d831      	bhi.n	80061d0 <_malloc_r+0x7c>
 800616c:	0030      	movs	r0, r6
 800616e:	f000 f8ab 	bl	80062c8 <__malloc_lock>
 8006172:	4d32      	ldr	r5, [pc, #200]	; (800623c <_malloc_r+0xe8>)
 8006174:	682b      	ldr	r3, [r5, #0]
 8006176:	001c      	movs	r4, r3
 8006178:	2c00      	cmp	r4, #0
 800617a:	d12e      	bne.n	80061da <_malloc_r+0x86>
 800617c:	0039      	movs	r1, r7
 800617e:	0030      	movs	r0, r6
 8006180:	f7ff ffc6 	bl	8006110 <sbrk_aligned>
 8006184:	0004      	movs	r4, r0
 8006186:	1c43      	adds	r3, r0, #1
 8006188:	d11e      	bne.n	80061c8 <_malloc_r+0x74>
 800618a:	682c      	ldr	r4, [r5, #0]
 800618c:	0025      	movs	r5, r4
 800618e:	2d00      	cmp	r5, #0
 8006190:	d14a      	bne.n	8006228 <_malloc_r+0xd4>
 8006192:	6823      	ldr	r3, [r4, #0]
 8006194:	0029      	movs	r1, r5
 8006196:	18e3      	adds	r3, r4, r3
 8006198:	0030      	movs	r0, r6
 800619a:	9301      	str	r3, [sp, #4]
 800619c:	f000 f850 	bl	8006240 <_sbrk_r>
 80061a0:	9b01      	ldr	r3, [sp, #4]
 80061a2:	4283      	cmp	r3, r0
 80061a4:	d143      	bne.n	800622e <_malloc_r+0xda>
 80061a6:	6823      	ldr	r3, [r4, #0]
 80061a8:	3703      	adds	r7, #3
 80061aa:	1aff      	subs	r7, r7, r3
 80061ac:	2303      	movs	r3, #3
 80061ae:	439f      	bics	r7, r3
 80061b0:	3708      	adds	r7, #8
 80061b2:	2f0c      	cmp	r7, #12
 80061b4:	d200      	bcs.n	80061b8 <_malloc_r+0x64>
 80061b6:	270c      	movs	r7, #12
 80061b8:	0039      	movs	r1, r7
 80061ba:	0030      	movs	r0, r6
 80061bc:	f7ff ffa8 	bl	8006110 <sbrk_aligned>
 80061c0:	1c43      	adds	r3, r0, #1
 80061c2:	d034      	beq.n	800622e <_malloc_r+0xda>
 80061c4:	6823      	ldr	r3, [r4, #0]
 80061c6:	19df      	adds	r7, r3, r7
 80061c8:	6027      	str	r7, [r4, #0]
 80061ca:	e013      	b.n	80061f4 <_malloc_r+0xa0>
 80061cc:	2b00      	cmp	r3, #0
 80061ce:	dacb      	bge.n	8006168 <_malloc_r+0x14>
 80061d0:	230c      	movs	r3, #12
 80061d2:	2500      	movs	r5, #0
 80061d4:	6033      	str	r3, [r6, #0]
 80061d6:	0028      	movs	r0, r5
 80061d8:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80061da:	6822      	ldr	r2, [r4, #0]
 80061dc:	1bd1      	subs	r1, r2, r7
 80061de:	d420      	bmi.n	8006222 <_malloc_r+0xce>
 80061e0:	290b      	cmp	r1, #11
 80061e2:	d917      	bls.n	8006214 <_malloc_r+0xc0>
 80061e4:	19e2      	adds	r2, r4, r7
 80061e6:	6027      	str	r7, [r4, #0]
 80061e8:	42a3      	cmp	r3, r4
 80061ea:	d111      	bne.n	8006210 <_malloc_r+0xbc>
 80061ec:	602a      	str	r2, [r5, #0]
 80061ee:	6863      	ldr	r3, [r4, #4]
 80061f0:	6011      	str	r1, [r2, #0]
 80061f2:	6053      	str	r3, [r2, #4]
 80061f4:	0030      	movs	r0, r6
 80061f6:	0025      	movs	r5, r4
 80061f8:	f000 f86e 	bl	80062d8 <__malloc_unlock>
 80061fc:	2207      	movs	r2, #7
 80061fe:	350b      	adds	r5, #11
 8006200:	1d23      	adds	r3, r4, #4
 8006202:	4395      	bics	r5, r2
 8006204:	1aea      	subs	r2, r5, r3
 8006206:	429d      	cmp	r5, r3
 8006208:	d0e5      	beq.n	80061d6 <_malloc_r+0x82>
 800620a:	1b5b      	subs	r3, r3, r5
 800620c:	50a3      	str	r3, [r4, r2]
 800620e:	e7e2      	b.n	80061d6 <_malloc_r+0x82>
 8006210:	605a      	str	r2, [r3, #4]
 8006212:	e7ec      	b.n	80061ee <_malloc_r+0x9a>
 8006214:	6862      	ldr	r2, [r4, #4]
 8006216:	42a3      	cmp	r3, r4
 8006218:	d101      	bne.n	800621e <_malloc_r+0xca>
 800621a:	602a      	str	r2, [r5, #0]
 800621c:	e7ea      	b.n	80061f4 <_malloc_r+0xa0>
 800621e:	605a      	str	r2, [r3, #4]
 8006220:	e7e8      	b.n	80061f4 <_malloc_r+0xa0>
 8006222:	0023      	movs	r3, r4
 8006224:	6864      	ldr	r4, [r4, #4]
 8006226:	e7a7      	b.n	8006178 <_malloc_r+0x24>
 8006228:	002c      	movs	r4, r5
 800622a:	686d      	ldr	r5, [r5, #4]
 800622c:	e7af      	b.n	800618e <_malloc_r+0x3a>
 800622e:	230c      	movs	r3, #12
 8006230:	0030      	movs	r0, r6
 8006232:	6033      	str	r3, [r6, #0]
 8006234:	f000 f850 	bl	80062d8 <__malloc_unlock>
 8006238:	e7cd      	b.n	80061d6 <_malloc_r+0x82>
 800623a:	46c0      	nop			; (mov r8, r8)
 800623c:	200002a4 	.word	0x200002a4

08006240 <_sbrk_r>:
 8006240:	2300      	movs	r3, #0
 8006242:	b570      	push	{r4, r5, r6, lr}
 8006244:	4d06      	ldr	r5, [pc, #24]	; (8006260 <_sbrk_r+0x20>)
 8006246:	0004      	movs	r4, r0
 8006248:	0008      	movs	r0, r1
 800624a:	602b      	str	r3, [r5, #0]
 800624c:	f7fd fac2 	bl	80037d4 <_sbrk>
 8006250:	1c43      	adds	r3, r0, #1
 8006252:	d103      	bne.n	800625c <_sbrk_r+0x1c>
 8006254:	682b      	ldr	r3, [r5, #0]
 8006256:	2b00      	cmp	r3, #0
 8006258:	d000      	beq.n	800625c <_sbrk_r+0x1c>
 800625a:	6023      	str	r3, [r4, #0]
 800625c:	bd70      	pop	{r4, r5, r6, pc}
 800625e:	46c0      	nop			; (mov r8, r8)
 8006260:	200002ac 	.word	0x200002ac

08006264 <siprintf>:
 8006264:	b40e      	push	{r1, r2, r3}
 8006266:	b500      	push	{lr}
 8006268:	490b      	ldr	r1, [pc, #44]	; (8006298 <siprintf+0x34>)
 800626a:	b09c      	sub	sp, #112	; 0x70
 800626c:	ab1d      	add	r3, sp, #116	; 0x74
 800626e:	9002      	str	r0, [sp, #8]
 8006270:	9006      	str	r0, [sp, #24]
 8006272:	9107      	str	r1, [sp, #28]
 8006274:	9104      	str	r1, [sp, #16]
 8006276:	4809      	ldr	r0, [pc, #36]	; (800629c <siprintf+0x38>)
 8006278:	4909      	ldr	r1, [pc, #36]	; (80062a0 <siprintf+0x3c>)
 800627a:	cb04      	ldmia	r3!, {r2}
 800627c:	9105      	str	r1, [sp, #20]
 800627e:	6800      	ldr	r0, [r0, #0]
 8006280:	a902      	add	r1, sp, #8
 8006282:	9301      	str	r3, [sp, #4]
 8006284:	f000 f892 	bl	80063ac <_svfiprintf_r>
 8006288:	2300      	movs	r3, #0
 800628a:	9a02      	ldr	r2, [sp, #8]
 800628c:	7013      	strb	r3, [r2, #0]
 800628e:	b01c      	add	sp, #112	; 0x70
 8006290:	bc08      	pop	{r3}
 8006292:	b003      	add	sp, #12
 8006294:	4718      	bx	r3
 8006296:	46c0      	nop			; (mov r8, r8)
 8006298:	7fffffff 	.word	0x7fffffff
 800629c:	2000000c 	.word	0x2000000c
 80062a0:	ffff0208 	.word	0xffff0208

080062a4 <strncmp>:
 80062a4:	b530      	push	{r4, r5, lr}
 80062a6:	0005      	movs	r5, r0
 80062a8:	1e10      	subs	r0, r2, #0
 80062aa:	d008      	beq.n	80062be <strncmp+0x1a>
 80062ac:	2400      	movs	r4, #0
 80062ae:	3a01      	subs	r2, #1
 80062b0:	5d2b      	ldrb	r3, [r5, r4]
 80062b2:	5d08      	ldrb	r0, [r1, r4]
 80062b4:	4283      	cmp	r3, r0
 80062b6:	d101      	bne.n	80062bc <strncmp+0x18>
 80062b8:	4294      	cmp	r4, r2
 80062ba:	d101      	bne.n	80062c0 <strncmp+0x1c>
 80062bc:	1a18      	subs	r0, r3, r0
 80062be:	bd30      	pop	{r4, r5, pc}
 80062c0:	3401      	adds	r4, #1
 80062c2:	2b00      	cmp	r3, #0
 80062c4:	d1f4      	bne.n	80062b0 <strncmp+0xc>
 80062c6:	e7f9      	b.n	80062bc <strncmp+0x18>

080062c8 <__malloc_lock>:
 80062c8:	b510      	push	{r4, lr}
 80062ca:	4802      	ldr	r0, [pc, #8]	; (80062d4 <__malloc_lock+0xc>)
 80062cc:	f000 faf0 	bl	80068b0 <__retarget_lock_acquire_recursive>
 80062d0:	bd10      	pop	{r4, pc}
 80062d2:	46c0      	nop			; (mov r8, r8)
 80062d4:	200002b0 	.word	0x200002b0

080062d8 <__malloc_unlock>:
 80062d8:	b510      	push	{r4, lr}
 80062da:	4802      	ldr	r0, [pc, #8]	; (80062e4 <__malloc_unlock+0xc>)
 80062dc:	f000 fae9 	bl	80068b2 <__retarget_lock_release_recursive>
 80062e0:	bd10      	pop	{r4, pc}
 80062e2:	46c0      	nop			; (mov r8, r8)
 80062e4:	200002b0 	.word	0x200002b0

080062e8 <__ssputs_r>:
 80062e8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80062ea:	688e      	ldr	r6, [r1, #8]
 80062ec:	b085      	sub	sp, #20
 80062ee:	0007      	movs	r7, r0
 80062f0:	000c      	movs	r4, r1
 80062f2:	9203      	str	r2, [sp, #12]
 80062f4:	9301      	str	r3, [sp, #4]
 80062f6:	429e      	cmp	r6, r3
 80062f8:	d83c      	bhi.n	8006374 <__ssputs_r+0x8c>
 80062fa:	2390      	movs	r3, #144	; 0x90
 80062fc:	898a      	ldrh	r2, [r1, #12]
 80062fe:	00db      	lsls	r3, r3, #3
 8006300:	421a      	tst	r2, r3
 8006302:	d034      	beq.n	800636e <__ssputs_r+0x86>
 8006304:	6909      	ldr	r1, [r1, #16]
 8006306:	6823      	ldr	r3, [r4, #0]
 8006308:	6960      	ldr	r0, [r4, #20]
 800630a:	1a5b      	subs	r3, r3, r1
 800630c:	9302      	str	r3, [sp, #8]
 800630e:	2303      	movs	r3, #3
 8006310:	4343      	muls	r3, r0
 8006312:	0fdd      	lsrs	r5, r3, #31
 8006314:	18ed      	adds	r5, r5, r3
 8006316:	9b01      	ldr	r3, [sp, #4]
 8006318:	9802      	ldr	r0, [sp, #8]
 800631a:	3301      	adds	r3, #1
 800631c:	181b      	adds	r3, r3, r0
 800631e:	106d      	asrs	r5, r5, #1
 8006320:	42ab      	cmp	r3, r5
 8006322:	d900      	bls.n	8006326 <__ssputs_r+0x3e>
 8006324:	001d      	movs	r5, r3
 8006326:	0553      	lsls	r3, r2, #21
 8006328:	d532      	bpl.n	8006390 <__ssputs_r+0xa8>
 800632a:	0029      	movs	r1, r5
 800632c:	0038      	movs	r0, r7
 800632e:	f7ff ff11 	bl	8006154 <_malloc_r>
 8006332:	1e06      	subs	r6, r0, #0
 8006334:	d109      	bne.n	800634a <__ssputs_r+0x62>
 8006336:	230c      	movs	r3, #12
 8006338:	603b      	str	r3, [r7, #0]
 800633a:	2340      	movs	r3, #64	; 0x40
 800633c:	2001      	movs	r0, #1
 800633e:	89a2      	ldrh	r2, [r4, #12]
 8006340:	4240      	negs	r0, r0
 8006342:	4313      	orrs	r3, r2
 8006344:	81a3      	strh	r3, [r4, #12]
 8006346:	b005      	add	sp, #20
 8006348:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800634a:	9a02      	ldr	r2, [sp, #8]
 800634c:	6921      	ldr	r1, [r4, #16]
 800634e:	f000 fabc 	bl	80068ca <memcpy>
 8006352:	89a3      	ldrh	r3, [r4, #12]
 8006354:	4a14      	ldr	r2, [pc, #80]	; (80063a8 <__ssputs_r+0xc0>)
 8006356:	401a      	ands	r2, r3
 8006358:	2380      	movs	r3, #128	; 0x80
 800635a:	4313      	orrs	r3, r2
 800635c:	81a3      	strh	r3, [r4, #12]
 800635e:	9b02      	ldr	r3, [sp, #8]
 8006360:	6126      	str	r6, [r4, #16]
 8006362:	18f6      	adds	r6, r6, r3
 8006364:	6026      	str	r6, [r4, #0]
 8006366:	6165      	str	r5, [r4, #20]
 8006368:	9e01      	ldr	r6, [sp, #4]
 800636a:	1aed      	subs	r5, r5, r3
 800636c:	60a5      	str	r5, [r4, #8]
 800636e:	9b01      	ldr	r3, [sp, #4]
 8006370:	429e      	cmp	r6, r3
 8006372:	d900      	bls.n	8006376 <__ssputs_r+0x8e>
 8006374:	9e01      	ldr	r6, [sp, #4]
 8006376:	0032      	movs	r2, r6
 8006378:	9903      	ldr	r1, [sp, #12]
 800637a:	6820      	ldr	r0, [r4, #0]
 800637c:	f000 faae 	bl	80068dc <memmove>
 8006380:	68a3      	ldr	r3, [r4, #8]
 8006382:	2000      	movs	r0, #0
 8006384:	1b9b      	subs	r3, r3, r6
 8006386:	60a3      	str	r3, [r4, #8]
 8006388:	6823      	ldr	r3, [r4, #0]
 800638a:	199e      	adds	r6, r3, r6
 800638c:	6026      	str	r6, [r4, #0]
 800638e:	e7da      	b.n	8006346 <__ssputs_r+0x5e>
 8006390:	002a      	movs	r2, r5
 8006392:	0038      	movs	r0, r7
 8006394:	f000 fab5 	bl	8006902 <_realloc_r>
 8006398:	1e06      	subs	r6, r0, #0
 800639a:	d1e0      	bne.n	800635e <__ssputs_r+0x76>
 800639c:	0038      	movs	r0, r7
 800639e:	6921      	ldr	r1, [r4, #16]
 80063a0:	f7ff fe6c 	bl	800607c <_free_r>
 80063a4:	e7c7      	b.n	8006336 <__ssputs_r+0x4e>
 80063a6:	46c0      	nop			; (mov r8, r8)
 80063a8:	fffffb7f 	.word	0xfffffb7f

080063ac <_svfiprintf_r>:
 80063ac:	b5f0      	push	{r4, r5, r6, r7, lr}
 80063ae:	b0a1      	sub	sp, #132	; 0x84
 80063b0:	9003      	str	r0, [sp, #12]
 80063b2:	001d      	movs	r5, r3
 80063b4:	898b      	ldrh	r3, [r1, #12]
 80063b6:	000f      	movs	r7, r1
 80063b8:	0016      	movs	r6, r2
 80063ba:	061b      	lsls	r3, r3, #24
 80063bc:	d511      	bpl.n	80063e2 <_svfiprintf_r+0x36>
 80063be:	690b      	ldr	r3, [r1, #16]
 80063c0:	2b00      	cmp	r3, #0
 80063c2:	d10e      	bne.n	80063e2 <_svfiprintf_r+0x36>
 80063c4:	2140      	movs	r1, #64	; 0x40
 80063c6:	f7ff fec5 	bl	8006154 <_malloc_r>
 80063ca:	6038      	str	r0, [r7, #0]
 80063cc:	6138      	str	r0, [r7, #16]
 80063ce:	2800      	cmp	r0, #0
 80063d0:	d105      	bne.n	80063de <_svfiprintf_r+0x32>
 80063d2:	230c      	movs	r3, #12
 80063d4:	9a03      	ldr	r2, [sp, #12]
 80063d6:	3801      	subs	r0, #1
 80063d8:	6013      	str	r3, [r2, #0]
 80063da:	b021      	add	sp, #132	; 0x84
 80063dc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80063de:	2340      	movs	r3, #64	; 0x40
 80063e0:	617b      	str	r3, [r7, #20]
 80063e2:	2300      	movs	r3, #0
 80063e4:	ac08      	add	r4, sp, #32
 80063e6:	6163      	str	r3, [r4, #20]
 80063e8:	3320      	adds	r3, #32
 80063ea:	7663      	strb	r3, [r4, #25]
 80063ec:	3310      	adds	r3, #16
 80063ee:	76a3      	strb	r3, [r4, #26]
 80063f0:	9507      	str	r5, [sp, #28]
 80063f2:	0035      	movs	r5, r6
 80063f4:	782b      	ldrb	r3, [r5, #0]
 80063f6:	2b00      	cmp	r3, #0
 80063f8:	d001      	beq.n	80063fe <_svfiprintf_r+0x52>
 80063fa:	2b25      	cmp	r3, #37	; 0x25
 80063fc:	d147      	bne.n	800648e <_svfiprintf_r+0xe2>
 80063fe:	1bab      	subs	r3, r5, r6
 8006400:	9305      	str	r3, [sp, #20]
 8006402:	42b5      	cmp	r5, r6
 8006404:	d00c      	beq.n	8006420 <_svfiprintf_r+0x74>
 8006406:	0032      	movs	r2, r6
 8006408:	0039      	movs	r1, r7
 800640a:	9803      	ldr	r0, [sp, #12]
 800640c:	f7ff ff6c 	bl	80062e8 <__ssputs_r>
 8006410:	1c43      	adds	r3, r0, #1
 8006412:	d100      	bne.n	8006416 <_svfiprintf_r+0x6a>
 8006414:	e0ae      	b.n	8006574 <_svfiprintf_r+0x1c8>
 8006416:	6962      	ldr	r2, [r4, #20]
 8006418:	9b05      	ldr	r3, [sp, #20]
 800641a:	4694      	mov	ip, r2
 800641c:	4463      	add	r3, ip
 800641e:	6163      	str	r3, [r4, #20]
 8006420:	782b      	ldrb	r3, [r5, #0]
 8006422:	2b00      	cmp	r3, #0
 8006424:	d100      	bne.n	8006428 <_svfiprintf_r+0x7c>
 8006426:	e0a5      	b.n	8006574 <_svfiprintf_r+0x1c8>
 8006428:	2201      	movs	r2, #1
 800642a:	2300      	movs	r3, #0
 800642c:	4252      	negs	r2, r2
 800642e:	6062      	str	r2, [r4, #4]
 8006430:	a904      	add	r1, sp, #16
 8006432:	3254      	adds	r2, #84	; 0x54
 8006434:	1852      	adds	r2, r2, r1
 8006436:	1c6e      	adds	r6, r5, #1
 8006438:	6023      	str	r3, [r4, #0]
 800643a:	60e3      	str	r3, [r4, #12]
 800643c:	60a3      	str	r3, [r4, #8]
 800643e:	7013      	strb	r3, [r2, #0]
 8006440:	65a3      	str	r3, [r4, #88]	; 0x58
 8006442:	2205      	movs	r2, #5
 8006444:	7831      	ldrb	r1, [r6, #0]
 8006446:	4854      	ldr	r0, [pc, #336]	; (8006598 <_svfiprintf_r+0x1ec>)
 8006448:	f000 fa34 	bl	80068b4 <memchr>
 800644c:	1c75      	adds	r5, r6, #1
 800644e:	2800      	cmp	r0, #0
 8006450:	d11f      	bne.n	8006492 <_svfiprintf_r+0xe6>
 8006452:	6822      	ldr	r2, [r4, #0]
 8006454:	06d3      	lsls	r3, r2, #27
 8006456:	d504      	bpl.n	8006462 <_svfiprintf_r+0xb6>
 8006458:	2353      	movs	r3, #83	; 0x53
 800645a:	a904      	add	r1, sp, #16
 800645c:	185b      	adds	r3, r3, r1
 800645e:	2120      	movs	r1, #32
 8006460:	7019      	strb	r1, [r3, #0]
 8006462:	0713      	lsls	r3, r2, #28
 8006464:	d504      	bpl.n	8006470 <_svfiprintf_r+0xc4>
 8006466:	2353      	movs	r3, #83	; 0x53
 8006468:	a904      	add	r1, sp, #16
 800646a:	185b      	adds	r3, r3, r1
 800646c:	212b      	movs	r1, #43	; 0x2b
 800646e:	7019      	strb	r1, [r3, #0]
 8006470:	7833      	ldrb	r3, [r6, #0]
 8006472:	2b2a      	cmp	r3, #42	; 0x2a
 8006474:	d016      	beq.n	80064a4 <_svfiprintf_r+0xf8>
 8006476:	0035      	movs	r5, r6
 8006478:	2100      	movs	r1, #0
 800647a:	200a      	movs	r0, #10
 800647c:	68e3      	ldr	r3, [r4, #12]
 800647e:	782a      	ldrb	r2, [r5, #0]
 8006480:	1c6e      	adds	r6, r5, #1
 8006482:	3a30      	subs	r2, #48	; 0x30
 8006484:	2a09      	cmp	r2, #9
 8006486:	d94e      	bls.n	8006526 <_svfiprintf_r+0x17a>
 8006488:	2900      	cmp	r1, #0
 800648a:	d111      	bne.n	80064b0 <_svfiprintf_r+0x104>
 800648c:	e017      	b.n	80064be <_svfiprintf_r+0x112>
 800648e:	3501      	adds	r5, #1
 8006490:	e7b0      	b.n	80063f4 <_svfiprintf_r+0x48>
 8006492:	4b41      	ldr	r3, [pc, #260]	; (8006598 <_svfiprintf_r+0x1ec>)
 8006494:	6822      	ldr	r2, [r4, #0]
 8006496:	1ac0      	subs	r0, r0, r3
 8006498:	2301      	movs	r3, #1
 800649a:	4083      	lsls	r3, r0
 800649c:	4313      	orrs	r3, r2
 800649e:	002e      	movs	r6, r5
 80064a0:	6023      	str	r3, [r4, #0]
 80064a2:	e7ce      	b.n	8006442 <_svfiprintf_r+0x96>
 80064a4:	9b07      	ldr	r3, [sp, #28]
 80064a6:	1d19      	adds	r1, r3, #4
 80064a8:	681b      	ldr	r3, [r3, #0]
 80064aa:	9107      	str	r1, [sp, #28]
 80064ac:	2b00      	cmp	r3, #0
 80064ae:	db01      	blt.n	80064b4 <_svfiprintf_r+0x108>
 80064b0:	930b      	str	r3, [sp, #44]	; 0x2c
 80064b2:	e004      	b.n	80064be <_svfiprintf_r+0x112>
 80064b4:	425b      	negs	r3, r3
 80064b6:	60e3      	str	r3, [r4, #12]
 80064b8:	2302      	movs	r3, #2
 80064ba:	4313      	orrs	r3, r2
 80064bc:	6023      	str	r3, [r4, #0]
 80064be:	782b      	ldrb	r3, [r5, #0]
 80064c0:	2b2e      	cmp	r3, #46	; 0x2e
 80064c2:	d10a      	bne.n	80064da <_svfiprintf_r+0x12e>
 80064c4:	786b      	ldrb	r3, [r5, #1]
 80064c6:	2b2a      	cmp	r3, #42	; 0x2a
 80064c8:	d135      	bne.n	8006536 <_svfiprintf_r+0x18a>
 80064ca:	9b07      	ldr	r3, [sp, #28]
 80064cc:	3502      	adds	r5, #2
 80064ce:	1d1a      	adds	r2, r3, #4
 80064d0:	681b      	ldr	r3, [r3, #0]
 80064d2:	9207      	str	r2, [sp, #28]
 80064d4:	2b00      	cmp	r3, #0
 80064d6:	db2b      	blt.n	8006530 <_svfiprintf_r+0x184>
 80064d8:	9309      	str	r3, [sp, #36]	; 0x24
 80064da:	4e30      	ldr	r6, [pc, #192]	; (800659c <_svfiprintf_r+0x1f0>)
 80064dc:	2203      	movs	r2, #3
 80064de:	0030      	movs	r0, r6
 80064e0:	7829      	ldrb	r1, [r5, #0]
 80064e2:	f000 f9e7 	bl	80068b4 <memchr>
 80064e6:	2800      	cmp	r0, #0
 80064e8:	d006      	beq.n	80064f8 <_svfiprintf_r+0x14c>
 80064ea:	2340      	movs	r3, #64	; 0x40
 80064ec:	1b80      	subs	r0, r0, r6
 80064ee:	4083      	lsls	r3, r0
 80064f0:	6822      	ldr	r2, [r4, #0]
 80064f2:	3501      	adds	r5, #1
 80064f4:	4313      	orrs	r3, r2
 80064f6:	6023      	str	r3, [r4, #0]
 80064f8:	7829      	ldrb	r1, [r5, #0]
 80064fa:	2206      	movs	r2, #6
 80064fc:	4828      	ldr	r0, [pc, #160]	; (80065a0 <_svfiprintf_r+0x1f4>)
 80064fe:	1c6e      	adds	r6, r5, #1
 8006500:	7621      	strb	r1, [r4, #24]
 8006502:	f000 f9d7 	bl	80068b4 <memchr>
 8006506:	2800      	cmp	r0, #0
 8006508:	d03c      	beq.n	8006584 <_svfiprintf_r+0x1d8>
 800650a:	4b26      	ldr	r3, [pc, #152]	; (80065a4 <_svfiprintf_r+0x1f8>)
 800650c:	2b00      	cmp	r3, #0
 800650e:	d125      	bne.n	800655c <_svfiprintf_r+0x1b0>
 8006510:	2207      	movs	r2, #7
 8006512:	9b07      	ldr	r3, [sp, #28]
 8006514:	3307      	adds	r3, #7
 8006516:	4393      	bics	r3, r2
 8006518:	3308      	adds	r3, #8
 800651a:	9307      	str	r3, [sp, #28]
 800651c:	6963      	ldr	r3, [r4, #20]
 800651e:	9a04      	ldr	r2, [sp, #16]
 8006520:	189b      	adds	r3, r3, r2
 8006522:	6163      	str	r3, [r4, #20]
 8006524:	e765      	b.n	80063f2 <_svfiprintf_r+0x46>
 8006526:	4343      	muls	r3, r0
 8006528:	0035      	movs	r5, r6
 800652a:	2101      	movs	r1, #1
 800652c:	189b      	adds	r3, r3, r2
 800652e:	e7a6      	b.n	800647e <_svfiprintf_r+0xd2>
 8006530:	2301      	movs	r3, #1
 8006532:	425b      	negs	r3, r3
 8006534:	e7d0      	b.n	80064d8 <_svfiprintf_r+0x12c>
 8006536:	2300      	movs	r3, #0
 8006538:	200a      	movs	r0, #10
 800653a:	001a      	movs	r2, r3
 800653c:	3501      	adds	r5, #1
 800653e:	6063      	str	r3, [r4, #4]
 8006540:	7829      	ldrb	r1, [r5, #0]
 8006542:	1c6e      	adds	r6, r5, #1
 8006544:	3930      	subs	r1, #48	; 0x30
 8006546:	2909      	cmp	r1, #9
 8006548:	d903      	bls.n	8006552 <_svfiprintf_r+0x1a6>
 800654a:	2b00      	cmp	r3, #0
 800654c:	d0c5      	beq.n	80064da <_svfiprintf_r+0x12e>
 800654e:	9209      	str	r2, [sp, #36]	; 0x24
 8006550:	e7c3      	b.n	80064da <_svfiprintf_r+0x12e>
 8006552:	4342      	muls	r2, r0
 8006554:	0035      	movs	r5, r6
 8006556:	2301      	movs	r3, #1
 8006558:	1852      	adds	r2, r2, r1
 800655a:	e7f1      	b.n	8006540 <_svfiprintf_r+0x194>
 800655c:	ab07      	add	r3, sp, #28
 800655e:	9300      	str	r3, [sp, #0]
 8006560:	003a      	movs	r2, r7
 8006562:	0021      	movs	r1, r4
 8006564:	4b10      	ldr	r3, [pc, #64]	; (80065a8 <_svfiprintf_r+0x1fc>)
 8006566:	9803      	ldr	r0, [sp, #12]
 8006568:	e000      	b.n	800656c <_svfiprintf_r+0x1c0>
 800656a:	bf00      	nop
 800656c:	9004      	str	r0, [sp, #16]
 800656e:	9b04      	ldr	r3, [sp, #16]
 8006570:	3301      	adds	r3, #1
 8006572:	d1d3      	bne.n	800651c <_svfiprintf_r+0x170>
 8006574:	89bb      	ldrh	r3, [r7, #12]
 8006576:	980d      	ldr	r0, [sp, #52]	; 0x34
 8006578:	065b      	lsls	r3, r3, #25
 800657a:	d400      	bmi.n	800657e <_svfiprintf_r+0x1d2>
 800657c:	e72d      	b.n	80063da <_svfiprintf_r+0x2e>
 800657e:	2001      	movs	r0, #1
 8006580:	4240      	negs	r0, r0
 8006582:	e72a      	b.n	80063da <_svfiprintf_r+0x2e>
 8006584:	ab07      	add	r3, sp, #28
 8006586:	9300      	str	r3, [sp, #0]
 8006588:	003a      	movs	r2, r7
 800658a:	0021      	movs	r1, r4
 800658c:	4b06      	ldr	r3, [pc, #24]	; (80065a8 <_svfiprintf_r+0x1fc>)
 800658e:	9803      	ldr	r0, [sp, #12]
 8006590:	f000 f87c 	bl	800668c <_printf_i>
 8006594:	e7ea      	b.n	800656c <_svfiprintf_r+0x1c0>
 8006596:	46c0      	nop			; (mov r8, r8)
 8006598:	08006d40 	.word	0x08006d40
 800659c:	08006d46 	.word	0x08006d46
 80065a0:	08006d4a 	.word	0x08006d4a
 80065a4:	00000000 	.word	0x00000000
 80065a8:	080062e9 	.word	0x080062e9

080065ac <_printf_common>:
 80065ac:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80065ae:	0015      	movs	r5, r2
 80065b0:	9301      	str	r3, [sp, #4]
 80065b2:	688a      	ldr	r2, [r1, #8]
 80065b4:	690b      	ldr	r3, [r1, #16]
 80065b6:	000c      	movs	r4, r1
 80065b8:	9000      	str	r0, [sp, #0]
 80065ba:	4293      	cmp	r3, r2
 80065bc:	da00      	bge.n	80065c0 <_printf_common+0x14>
 80065be:	0013      	movs	r3, r2
 80065c0:	0022      	movs	r2, r4
 80065c2:	602b      	str	r3, [r5, #0]
 80065c4:	3243      	adds	r2, #67	; 0x43
 80065c6:	7812      	ldrb	r2, [r2, #0]
 80065c8:	2a00      	cmp	r2, #0
 80065ca:	d001      	beq.n	80065d0 <_printf_common+0x24>
 80065cc:	3301      	adds	r3, #1
 80065ce:	602b      	str	r3, [r5, #0]
 80065d0:	6823      	ldr	r3, [r4, #0]
 80065d2:	069b      	lsls	r3, r3, #26
 80065d4:	d502      	bpl.n	80065dc <_printf_common+0x30>
 80065d6:	682b      	ldr	r3, [r5, #0]
 80065d8:	3302      	adds	r3, #2
 80065da:	602b      	str	r3, [r5, #0]
 80065dc:	6822      	ldr	r2, [r4, #0]
 80065de:	2306      	movs	r3, #6
 80065e0:	0017      	movs	r7, r2
 80065e2:	401f      	ands	r7, r3
 80065e4:	421a      	tst	r2, r3
 80065e6:	d027      	beq.n	8006638 <_printf_common+0x8c>
 80065e8:	0023      	movs	r3, r4
 80065ea:	3343      	adds	r3, #67	; 0x43
 80065ec:	781b      	ldrb	r3, [r3, #0]
 80065ee:	1e5a      	subs	r2, r3, #1
 80065f0:	4193      	sbcs	r3, r2
 80065f2:	6822      	ldr	r2, [r4, #0]
 80065f4:	0692      	lsls	r2, r2, #26
 80065f6:	d430      	bmi.n	800665a <_printf_common+0xae>
 80065f8:	0022      	movs	r2, r4
 80065fa:	9901      	ldr	r1, [sp, #4]
 80065fc:	9800      	ldr	r0, [sp, #0]
 80065fe:	9e08      	ldr	r6, [sp, #32]
 8006600:	3243      	adds	r2, #67	; 0x43
 8006602:	47b0      	blx	r6
 8006604:	1c43      	adds	r3, r0, #1
 8006606:	d025      	beq.n	8006654 <_printf_common+0xa8>
 8006608:	2306      	movs	r3, #6
 800660a:	6820      	ldr	r0, [r4, #0]
 800660c:	682a      	ldr	r2, [r5, #0]
 800660e:	68e1      	ldr	r1, [r4, #12]
 8006610:	2500      	movs	r5, #0
 8006612:	4003      	ands	r3, r0
 8006614:	2b04      	cmp	r3, #4
 8006616:	d103      	bne.n	8006620 <_printf_common+0x74>
 8006618:	1a8d      	subs	r5, r1, r2
 800661a:	43eb      	mvns	r3, r5
 800661c:	17db      	asrs	r3, r3, #31
 800661e:	401d      	ands	r5, r3
 8006620:	68a3      	ldr	r3, [r4, #8]
 8006622:	6922      	ldr	r2, [r4, #16]
 8006624:	4293      	cmp	r3, r2
 8006626:	dd01      	ble.n	800662c <_printf_common+0x80>
 8006628:	1a9b      	subs	r3, r3, r2
 800662a:	18ed      	adds	r5, r5, r3
 800662c:	2700      	movs	r7, #0
 800662e:	42bd      	cmp	r5, r7
 8006630:	d120      	bne.n	8006674 <_printf_common+0xc8>
 8006632:	2000      	movs	r0, #0
 8006634:	e010      	b.n	8006658 <_printf_common+0xac>
 8006636:	3701      	adds	r7, #1
 8006638:	68e3      	ldr	r3, [r4, #12]
 800663a:	682a      	ldr	r2, [r5, #0]
 800663c:	1a9b      	subs	r3, r3, r2
 800663e:	42bb      	cmp	r3, r7
 8006640:	ddd2      	ble.n	80065e8 <_printf_common+0x3c>
 8006642:	0022      	movs	r2, r4
 8006644:	2301      	movs	r3, #1
 8006646:	9901      	ldr	r1, [sp, #4]
 8006648:	9800      	ldr	r0, [sp, #0]
 800664a:	9e08      	ldr	r6, [sp, #32]
 800664c:	3219      	adds	r2, #25
 800664e:	47b0      	blx	r6
 8006650:	1c43      	adds	r3, r0, #1
 8006652:	d1f0      	bne.n	8006636 <_printf_common+0x8a>
 8006654:	2001      	movs	r0, #1
 8006656:	4240      	negs	r0, r0
 8006658:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800665a:	2030      	movs	r0, #48	; 0x30
 800665c:	18e1      	adds	r1, r4, r3
 800665e:	3143      	adds	r1, #67	; 0x43
 8006660:	7008      	strb	r0, [r1, #0]
 8006662:	0021      	movs	r1, r4
 8006664:	1c5a      	adds	r2, r3, #1
 8006666:	3145      	adds	r1, #69	; 0x45
 8006668:	7809      	ldrb	r1, [r1, #0]
 800666a:	18a2      	adds	r2, r4, r2
 800666c:	3243      	adds	r2, #67	; 0x43
 800666e:	3302      	adds	r3, #2
 8006670:	7011      	strb	r1, [r2, #0]
 8006672:	e7c1      	b.n	80065f8 <_printf_common+0x4c>
 8006674:	0022      	movs	r2, r4
 8006676:	2301      	movs	r3, #1
 8006678:	9901      	ldr	r1, [sp, #4]
 800667a:	9800      	ldr	r0, [sp, #0]
 800667c:	9e08      	ldr	r6, [sp, #32]
 800667e:	321a      	adds	r2, #26
 8006680:	47b0      	blx	r6
 8006682:	1c43      	adds	r3, r0, #1
 8006684:	d0e6      	beq.n	8006654 <_printf_common+0xa8>
 8006686:	3701      	adds	r7, #1
 8006688:	e7d1      	b.n	800662e <_printf_common+0x82>
	...

0800668c <_printf_i>:
 800668c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800668e:	b08b      	sub	sp, #44	; 0x2c
 8006690:	9206      	str	r2, [sp, #24]
 8006692:	000a      	movs	r2, r1
 8006694:	3243      	adds	r2, #67	; 0x43
 8006696:	9307      	str	r3, [sp, #28]
 8006698:	9005      	str	r0, [sp, #20]
 800669a:	9204      	str	r2, [sp, #16]
 800669c:	7e0a      	ldrb	r2, [r1, #24]
 800669e:	000c      	movs	r4, r1
 80066a0:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80066a2:	2a78      	cmp	r2, #120	; 0x78
 80066a4:	d807      	bhi.n	80066b6 <_printf_i+0x2a>
 80066a6:	2a62      	cmp	r2, #98	; 0x62
 80066a8:	d809      	bhi.n	80066be <_printf_i+0x32>
 80066aa:	2a00      	cmp	r2, #0
 80066ac:	d100      	bne.n	80066b0 <_printf_i+0x24>
 80066ae:	e0c1      	b.n	8006834 <_printf_i+0x1a8>
 80066b0:	2a58      	cmp	r2, #88	; 0x58
 80066b2:	d100      	bne.n	80066b6 <_printf_i+0x2a>
 80066b4:	e08c      	b.n	80067d0 <_printf_i+0x144>
 80066b6:	0026      	movs	r6, r4
 80066b8:	3642      	adds	r6, #66	; 0x42
 80066ba:	7032      	strb	r2, [r6, #0]
 80066bc:	e022      	b.n	8006704 <_printf_i+0x78>
 80066be:	0010      	movs	r0, r2
 80066c0:	3863      	subs	r0, #99	; 0x63
 80066c2:	2815      	cmp	r0, #21
 80066c4:	d8f7      	bhi.n	80066b6 <_printf_i+0x2a>
 80066c6:	f7f9 fd1b 	bl	8000100 <__gnu_thumb1_case_shi>
 80066ca:	0016      	.short	0x0016
 80066cc:	fff6001f 	.word	0xfff6001f
 80066d0:	fff6fff6 	.word	0xfff6fff6
 80066d4:	001ffff6 	.word	0x001ffff6
 80066d8:	fff6fff6 	.word	0xfff6fff6
 80066dc:	fff6fff6 	.word	0xfff6fff6
 80066e0:	003600a8 	.word	0x003600a8
 80066e4:	fff6009a 	.word	0xfff6009a
 80066e8:	00b9fff6 	.word	0x00b9fff6
 80066ec:	0036fff6 	.word	0x0036fff6
 80066f0:	fff6fff6 	.word	0xfff6fff6
 80066f4:	009e      	.short	0x009e
 80066f6:	0026      	movs	r6, r4
 80066f8:	681a      	ldr	r2, [r3, #0]
 80066fa:	3642      	adds	r6, #66	; 0x42
 80066fc:	1d11      	adds	r1, r2, #4
 80066fe:	6019      	str	r1, [r3, #0]
 8006700:	6813      	ldr	r3, [r2, #0]
 8006702:	7033      	strb	r3, [r6, #0]
 8006704:	2301      	movs	r3, #1
 8006706:	e0a7      	b.n	8006858 <_printf_i+0x1cc>
 8006708:	6808      	ldr	r0, [r1, #0]
 800670a:	6819      	ldr	r1, [r3, #0]
 800670c:	1d0a      	adds	r2, r1, #4
 800670e:	0605      	lsls	r5, r0, #24
 8006710:	d50b      	bpl.n	800672a <_printf_i+0x9e>
 8006712:	680d      	ldr	r5, [r1, #0]
 8006714:	601a      	str	r2, [r3, #0]
 8006716:	2d00      	cmp	r5, #0
 8006718:	da03      	bge.n	8006722 <_printf_i+0x96>
 800671a:	232d      	movs	r3, #45	; 0x2d
 800671c:	9a04      	ldr	r2, [sp, #16]
 800671e:	426d      	negs	r5, r5
 8006720:	7013      	strb	r3, [r2, #0]
 8006722:	4b61      	ldr	r3, [pc, #388]	; (80068a8 <_printf_i+0x21c>)
 8006724:	270a      	movs	r7, #10
 8006726:	9303      	str	r3, [sp, #12]
 8006728:	e01b      	b.n	8006762 <_printf_i+0xd6>
 800672a:	680d      	ldr	r5, [r1, #0]
 800672c:	601a      	str	r2, [r3, #0]
 800672e:	0641      	lsls	r1, r0, #25
 8006730:	d5f1      	bpl.n	8006716 <_printf_i+0x8a>
 8006732:	b22d      	sxth	r5, r5
 8006734:	e7ef      	b.n	8006716 <_printf_i+0x8a>
 8006736:	680d      	ldr	r5, [r1, #0]
 8006738:	6819      	ldr	r1, [r3, #0]
 800673a:	1d08      	adds	r0, r1, #4
 800673c:	6018      	str	r0, [r3, #0]
 800673e:	062e      	lsls	r6, r5, #24
 8006740:	d501      	bpl.n	8006746 <_printf_i+0xba>
 8006742:	680d      	ldr	r5, [r1, #0]
 8006744:	e003      	b.n	800674e <_printf_i+0xc2>
 8006746:	066d      	lsls	r5, r5, #25
 8006748:	d5fb      	bpl.n	8006742 <_printf_i+0xb6>
 800674a:	680d      	ldr	r5, [r1, #0]
 800674c:	b2ad      	uxth	r5, r5
 800674e:	4b56      	ldr	r3, [pc, #344]	; (80068a8 <_printf_i+0x21c>)
 8006750:	2708      	movs	r7, #8
 8006752:	9303      	str	r3, [sp, #12]
 8006754:	2a6f      	cmp	r2, #111	; 0x6f
 8006756:	d000      	beq.n	800675a <_printf_i+0xce>
 8006758:	3702      	adds	r7, #2
 800675a:	0023      	movs	r3, r4
 800675c:	2200      	movs	r2, #0
 800675e:	3343      	adds	r3, #67	; 0x43
 8006760:	701a      	strb	r2, [r3, #0]
 8006762:	6863      	ldr	r3, [r4, #4]
 8006764:	60a3      	str	r3, [r4, #8]
 8006766:	2b00      	cmp	r3, #0
 8006768:	db03      	blt.n	8006772 <_printf_i+0xe6>
 800676a:	2204      	movs	r2, #4
 800676c:	6821      	ldr	r1, [r4, #0]
 800676e:	4391      	bics	r1, r2
 8006770:	6021      	str	r1, [r4, #0]
 8006772:	2d00      	cmp	r5, #0
 8006774:	d102      	bne.n	800677c <_printf_i+0xf0>
 8006776:	9e04      	ldr	r6, [sp, #16]
 8006778:	2b00      	cmp	r3, #0
 800677a:	d00c      	beq.n	8006796 <_printf_i+0x10a>
 800677c:	9e04      	ldr	r6, [sp, #16]
 800677e:	0028      	movs	r0, r5
 8006780:	0039      	movs	r1, r7
 8006782:	f7f9 fd4d 	bl	8000220 <__aeabi_uidivmod>
 8006786:	9b03      	ldr	r3, [sp, #12]
 8006788:	3e01      	subs	r6, #1
 800678a:	5c5b      	ldrb	r3, [r3, r1]
 800678c:	7033      	strb	r3, [r6, #0]
 800678e:	002b      	movs	r3, r5
 8006790:	0005      	movs	r5, r0
 8006792:	429f      	cmp	r7, r3
 8006794:	d9f3      	bls.n	800677e <_printf_i+0xf2>
 8006796:	2f08      	cmp	r7, #8
 8006798:	d109      	bne.n	80067ae <_printf_i+0x122>
 800679a:	6823      	ldr	r3, [r4, #0]
 800679c:	07db      	lsls	r3, r3, #31
 800679e:	d506      	bpl.n	80067ae <_printf_i+0x122>
 80067a0:	6863      	ldr	r3, [r4, #4]
 80067a2:	6922      	ldr	r2, [r4, #16]
 80067a4:	4293      	cmp	r3, r2
 80067a6:	dc02      	bgt.n	80067ae <_printf_i+0x122>
 80067a8:	2330      	movs	r3, #48	; 0x30
 80067aa:	3e01      	subs	r6, #1
 80067ac:	7033      	strb	r3, [r6, #0]
 80067ae:	9b04      	ldr	r3, [sp, #16]
 80067b0:	1b9b      	subs	r3, r3, r6
 80067b2:	6123      	str	r3, [r4, #16]
 80067b4:	9b07      	ldr	r3, [sp, #28]
 80067b6:	0021      	movs	r1, r4
 80067b8:	9300      	str	r3, [sp, #0]
 80067ba:	9805      	ldr	r0, [sp, #20]
 80067bc:	9b06      	ldr	r3, [sp, #24]
 80067be:	aa09      	add	r2, sp, #36	; 0x24
 80067c0:	f7ff fef4 	bl	80065ac <_printf_common>
 80067c4:	1c43      	adds	r3, r0, #1
 80067c6:	d14c      	bne.n	8006862 <_printf_i+0x1d6>
 80067c8:	2001      	movs	r0, #1
 80067ca:	4240      	negs	r0, r0
 80067cc:	b00b      	add	sp, #44	; 0x2c
 80067ce:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80067d0:	3145      	adds	r1, #69	; 0x45
 80067d2:	700a      	strb	r2, [r1, #0]
 80067d4:	4a34      	ldr	r2, [pc, #208]	; (80068a8 <_printf_i+0x21c>)
 80067d6:	9203      	str	r2, [sp, #12]
 80067d8:	681a      	ldr	r2, [r3, #0]
 80067da:	6821      	ldr	r1, [r4, #0]
 80067dc:	ca20      	ldmia	r2!, {r5}
 80067de:	601a      	str	r2, [r3, #0]
 80067e0:	0608      	lsls	r0, r1, #24
 80067e2:	d516      	bpl.n	8006812 <_printf_i+0x186>
 80067e4:	07cb      	lsls	r3, r1, #31
 80067e6:	d502      	bpl.n	80067ee <_printf_i+0x162>
 80067e8:	2320      	movs	r3, #32
 80067ea:	4319      	orrs	r1, r3
 80067ec:	6021      	str	r1, [r4, #0]
 80067ee:	2710      	movs	r7, #16
 80067f0:	2d00      	cmp	r5, #0
 80067f2:	d1b2      	bne.n	800675a <_printf_i+0xce>
 80067f4:	2320      	movs	r3, #32
 80067f6:	6822      	ldr	r2, [r4, #0]
 80067f8:	439a      	bics	r2, r3
 80067fa:	6022      	str	r2, [r4, #0]
 80067fc:	e7ad      	b.n	800675a <_printf_i+0xce>
 80067fe:	2220      	movs	r2, #32
 8006800:	6809      	ldr	r1, [r1, #0]
 8006802:	430a      	orrs	r2, r1
 8006804:	6022      	str	r2, [r4, #0]
 8006806:	0022      	movs	r2, r4
 8006808:	2178      	movs	r1, #120	; 0x78
 800680a:	3245      	adds	r2, #69	; 0x45
 800680c:	7011      	strb	r1, [r2, #0]
 800680e:	4a27      	ldr	r2, [pc, #156]	; (80068ac <_printf_i+0x220>)
 8006810:	e7e1      	b.n	80067d6 <_printf_i+0x14a>
 8006812:	0648      	lsls	r0, r1, #25
 8006814:	d5e6      	bpl.n	80067e4 <_printf_i+0x158>
 8006816:	b2ad      	uxth	r5, r5
 8006818:	e7e4      	b.n	80067e4 <_printf_i+0x158>
 800681a:	681a      	ldr	r2, [r3, #0]
 800681c:	680d      	ldr	r5, [r1, #0]
 800681e:	1d10      	adds	r0, r2, #4
 8006820:	6949      	ldr	r1, [r1, #20]
 8006822:	6018      	str	r0, [r3, #0]
 8006824:	6813      	ldr	r3, [r2, #0]
 8006826:	062e      	lsls	r6, r5, #24
 8006828:	d501      	bpl.n	800682e <_printf_i+0x1a2>
 800682a:	6019      	str	r1, [r3, #0]
 800682c:	e002      	b.n	8006834 <_printf_i+0x1a8>
 800682e:	066d      	lsls	r5, r5, #25
 8006830:	d5fb      	bpl.n	800682a <_printf_i+0x19e>
 8006832:	8019      	strh	r1, [r3, #0]
 8006834:	2300      	movs	r3, #0
 8006836:	9e04      	ldr	r6, [sp, #16]
 8006838:	6123      	str	r3, [r4, #16]
 800683a:	e7bb      	b.n	80067b4 <_printf_i+0x128>
 800683c:	681a      	ldr	r2, [r3, #0]
 800683e:	1d11      	adds	r1, r2, #4
 8006840:	6019      	str	r1, [r3, #0]
 8006842:	6816      	ldr	r6, [r2, #0]
 8006844:	2100      	movs	r1, #0
 8006846:	0030      	movs	r0, r6
 8006848:	6862      	ldr	r2, [r4, #4]
 800684a:	f000 f833 	bl	80068b4 <memchr>
 800684e:	2800      	cmp	r0, #0
 8006850:	d001      	beq.n	8006856 <_printf_i+0x1ca>
 8006852:	1b80      	subs	r0, r0, r6
 8006854:	6060      	str	r0, [r4, #4]
 8006856:	6863      	ldr	r3, [r4, #4]
 8006858:	6123      	str	r3, [r4, #16]
 800685a:	2300      	movs	r3, #0
 800685c:	9a04      	ldr	r2, [sp, #16]
 800685e:	7013      	strb	r3, [r2, #0]
 8006860:	e7a8      	b.n	80067b4 <_printf_i+0x128>
 8006862:	6923      	ldr	r3, [r4, #16]
 8006864:	0032      	movs	r2, r6
 8006866:	9906      	ldr	r1, [sp, #24]
 8006868:	9805      	ldr	r0, [sp, #20]
 800686a:	9d07      	ldr	r5, [sp, #28]
 800686c:	47a8      	blx	r5
 800686e:	1c43      	adds	r3, r0, #1
 8006870:	d0aa      	beq.n	80067c8 <_printf_i+0x13c>
 8006872:	6823      	ldr	r3, [r4, #0]
 8006874:	079b      	lsls	r3, r3, #30
 8006876:	d415      	bmi.n	80068a4 <_printf_i+0x218>
 8006878:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800687a:	68e0      	ldr	r0, [r4, #12]
 800687c:	4298      	cmp	r0, r3
 800687e:	daa5      	bge.n	80067cc <_printf_i+0x140>
 8006880:	0018      	movs	r0, r3
 8006882:	e7a3      	b.n	80067cc <_printf_i+0x140>
 8006884:	0022      	movs	r2, r4
 8006886:	2301      	movs	r3, #1
 8006888:	9906      	ldr	r1, [sp, #24]
 800688a:	9805      	ldr	r0, [sp, #20]
 800688c:	9e07      	ldr	r6, [sp, #28]
 800688e:	3219      	adds	r2, #25
 8006890:	47b0      	blx	r6
 8006892:	1c43      	adds	r3, r0, #1
 8006894:	d098      	beq.n	80067c8 <_printf_i+0x13c>
 8006896:	3501      	adds	r5, #1
 8006898:	68e3      	ldr	r3, [r4, #12]
 800689a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800689c:	1a9b      	subs	r3, r3, r2
 800689e:	42ab      	cmp	r3, r5
 80068a0:	dcf0      	bgt.n	8006884 <_printf_i+0x1f8>
 80068a2:	e7e9      	b.n	8006878 <_printf_i+0x1ec>
 80068a4:	2500      	movs	r5, #0
 80068a6:	e7f7      	b.n	8006898 <_printf_i+0x20c>
 80068a8:	08006d51 	.word	0x08006d51
 80068ac:	08006d62 	.word	0x08006d62

080068b0 <__retarget_lock_acquire_recursive>:
 80068b0:	4770      	bx	lr

080068b2 <__retarget_lock_release_recursive>:
 80068b2:	4770      	bx	lr

080068b4 <memchr>:
 80068b4:	b2c9      	uxtb	r1, r1
 80068b6:	1882      	adds	r2, r0, r2
 80068b8:	4290      	cmp	r0, r2
 80068ba:	d101      	bne.n	80068c0 <memchr+0xc>
 80068bc:	2000      	movs	r0, #0
 80068be:	4770      	bx	lr
 80068c0:	7803      	ldrb	r3, [r0, #0]
 80068c2:	428b      	cmp	r3, r1
 80068c4:	d0fb      	beq.n	80068be <memchr+0xa>
 80068c6:	3001      	adds	r0, #1
 80068c8:	e7f6      	b.n	80068b8 <memchr+0x4>

080068ca <memcpy>:
 80068ca:	2300      	movs	r3, #0
 80068cc:	b510      	push	{r4, lr}
 80068ce:	429a      	cmp	r2, r3
 80068d0:	d100      	bne.n	80068d4 <memcpy+0xa>
 80068d2:	bd10      	pop	{r4, pc}
 80068d4:	5ccc      	ldrb	r4, [r1, r3]
 80068d6:	54c4      	strb	r4, [r0, r3]
 80068d8:	3301      	adds	r3, #1
 80068da:	e7f8      	b.n	80068ce <memcpy+0x4>

080068dc <memmove>:
 80068dc:	b510      	push	{r4, lr}
 80068de:	4288      	cmp	r0, r1
 80068e0:	d902      	bls.n	80068e8 <memmove+0xc>
 80068e2:	188b      	adds	r3, r1, r2
 80068e4:	4298      	cmp	r0, r3
 80068e6:	d303      	bcc.n	80068f0 <memmove+0x14>
 80068e8:	2300      	movs	r3, #0
 80068ea:	e007      	b.n	80068fc <memmove+0x20>
 80068ec:	5c8b      	ldrb	r3, [r1, r2]
 80068ee:	5483      	strb	r3, [r0, r2]
 80068f0:	3a01      	subs	r2, #1
 80068f2:	d2fb      	bcs.n	80068ec <memmove+0x10>
 80068f4:	bd10      	pop	{r4, pc}
 80068f6:	5ccc      	ldrb	r4, [r1, r3]
 80068f8:	54c4      	strb	r4, [r0, r3]
 80068fa:	3301      	adds	r3, #1
 80068fc:	429a      	cmp	r2, r3
 80068fe:	d1fa      	bne.n	80068f6 <memmove+0x1a>
 8006900:	e7f8      	b.n	80068f4 <memmove+0x18>

08006902 <_realloc_r>:
 8006902:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006904:	0007      	movs	r7, r0
 8006906:	000e      	movs	r6, r1
 8006908:	0014      	movs	r4, r2
 800690a:	2900      	cmp	r1, #0
 800690c:	d105      	bne.n	800691a <_realloc_r+0x18>
 800690e:	0011      	movs	r1, r2
 8006910:	f7ff fc20 	bl	8006154 <_malloc_r>
 8006914:	0005      	movs	r5, r0
 8006916:	0028      	movs	r0, r5
 8006918:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800691a:	2a00      	cmp	r2, #0
 800691c:	d103      	bne.n	8006926 <_realloc_r+0x24>
 800691e:	f7ff fbad 	bl	800607c <_free_r>
 8006922:	0025      	movs	r5, r4
 8006924:	e7f7      	b.n	8006916 <_realloc_r+0x14>
 8006926:	f000 f81b 	bl	8006960 <_malloc_usable_size_r>
 800692a:	9001      	str	r0, [sp, #4]
 800692c:	4284      	cmp	r4, r0
 800692e:	d803      	bhi.n	8006938 <_realloc_r+0x36>
 8006930:	0035      	movs	r5, r6
 8006932:	0843      	lsrs	r3, r0, #1
 8006934:	42a3      	cmp	r3, r4
 8006936:	d3ee      	bcc.n	8006916 <_realloc_r+0x14>
 8006938:	0021      	movs	r1, r4
 800693a:	0038      	movs	r0, r7
 800693c:	f7ff fc0a 	bl	8006154 <_malloc_r>
 8006940:	1e05      	subs	r5, r0, #0
 8006942:	d0e8      	beq.n	8006916 <_realloc_r+0x14>
 8006944:	9b01      	ldr	r3, [sp, #4]
 8006946:	0022      	movs	r2, r4
 8006948:	429c      	cmp	r4, r3
 800694a:	d900      	bls.n	800694e <_realloc_r+0x4c>
 800694c:	001a      	movs	r2, r3
 800694e:	0031      	movs	r1, r6
 8006950:	0028      	movs	r0, r5
 8006952:	f7ff ffba 	bl	80068ca <memcpy>
 8006956:	0031      	movs	r1, r6
 8006958:	0038      	movs	r0, r7
 800695a:	f7ff fb8f 	bl	800607c <_free_r>
 800695e:	e7da      	b.n	8006916 <_realloc_r+0x14>

08006960 <_malloc_usable_size_r>:
 8006960:	1f0b      	subs	r3, r1, #4
 8006962:	681b      	ldr	r3, [r3, #0]
 8006964:	1f18      	subs	r0, r3, #4
 8006966:	2b00      	cmp	r3, #0
 8006968:	da01      	bge.n	800696e <_malloc_usable_size_r+0xe>
 800696a:	580b      	ldr	r3, [r1, r0]
 800696c:	18c0      	adds	r0, r0, r3
 800696e:	4770      	bx	lr

08006970 <sqrtf>:
 8006970:	b570      	push	{r4, r5, r6, lr}
 8006972:	1c05      	adds	r5, r0, #0
 8006974:	f000 f818 	bl	80069a8 <__ieee754_sqrtf>
 8006978:	1c29      	adds	r1, r5, #0
 800697a:	1c04      	adds	r4, r0, #0
 800697c:	1c28      	adds	r0, r5, #0
 800697e:	f7fa fae1 	bl	8000f44 <__aeabi_fcmpun>
 8006982:	2800      	cmp	r0, #0
 8006984:	d10e      	bne.n	80069a4 <sqrtf+0x34>
 8006986:	2100      	movs	r1, #0
 8006988:	1c28      	adds	r0, r5, #0
 800698a:	f7f9 fc61 	bl	8000250 <__aeabi_fcmplt>
 800698e:	2800      	cmp	r0, #0
 8006990:	d008      	beq.n	80069a4 <sqrtf+0x34>
 8006992:	f7ff fb2d 	bl	8005ff0 <__errno>
 8006996:	2321      	movs	r3, #33	; 0x21
 8006998:	2100      	movs	r1, #0
 800699a:	6003      	str	r3, [r0, #0]
 800699c:	1c08      	adds	r0, r1, #0
 800699e:	f7f9 fe35 	bl	800060c <__aeabi_fdiv>
 80069a2:	1c04      	adds	r4, r0, #0
 80069a4:	1c20      	adds	r0, r4, #0
 80069a6:	bd70      	pop	{r4, r5, r6, pc}

080069a8 <__ieee754_sqrtf>:
 80069a8:	0042      	lsls	r2, r0, #1
 80069aa:	0003      	movs	r3, r0
 80069ac:	b570      	push	{r4, r5, r6, lr}
 80069ae:	1c04      	adds	r4, r0, #0
 80069b0:	20ff      	movs	r0, #255	; 0xff
 80069b2:	0852      	lsrs	r2, r2, #1
 80069b4:	05c0      	lsls	r0, r0, #23
 80069b6:	4282      	cmp	r2, r0
 80069b8:	d30a      	bcc.n	80069d0 <__ieee754_sqrtf+0x28>
 80069ba:	1c21      	adds	r1, r4, #0
 80069bc:	1c20      	adds	r0, r4, #0
 80069be:	f7f9 ffed 	bl	800099c <__aeabi_fmul>
 80069c2:	1c01      	adds	r1, r0, #0
 80069c4:	1c20      	adds	r0, r4, #0
 80069c6:	f7f9 fc83 	bl	80002d0 <__aeabi_fadd>
 80069ca:	1c04      	adds	r4, r0, #0
 80069cc:	1c20      	adds	r0, r4, #0
 80069ce:	bd70      	pop	{r4, r5, r6, pc}
 80069d0:	2a00      	cmp	r2, #0
 80069d2:	d0fb      	beq.n	80069cc <__ieee754_sqrtf+0x24>
 80069d4:	2c00      	cmp	r4, #0
 80069d6:	da07      	bge.n	80069e8 <__ieee754_sqrtf+0x40>
 80069d8:	1c21      	adds	r1, r4, #0
 80069da:	1c20      	adds	r0, r4, #0
 80069dc:	f7fa f904 	bl	8000be8 <__aeabi_fsub>
 80069e0:	1c01      	adds	r1, r0, #0
 80069e2:	f7f9 fe13 	bl	800060c <__aeabi_fdiv>
 80069e6:	e7f0      	b.n	80069ca <__ieee754_sqrtf+0x22>
 80069e8:	0022      	movs	r2, r4
 80069ea:	15e1      	asrs	r1, r4, #23
 80069ec:	4002      	ands	r2, r0
 80069ee:	4204      	tst	r4, r0
 80069f0:	d02e      	beq.n	8006a50 <__ieee754_sqrtf+0xa8>
 80069f2:	2280      	movs	r2, #128	; 0x80
 80069f4:	000c      	movs	r4, r1
 80069f6:	025b      	lsls	r3, r3, #9
 80069f8:	0a5b      	lsrs	r3, r3, #9
 80069fa:	0412      	lsls	r2, r2, #16
 80069fc:	3c7f      	subs	r4, #127	; 0x7f
 80069fe:	4313      	orrs	r3, r2
 8006a00:	07ca      	lsls	r2, r1, #31
 8006a02:	d400      	bmi.n	8006a06 <__ieee754_sqrtf+0x5e>
 8006a04:	005b      	lsls	r3, r3, #1
 8006a06:	2200      	movs	r2, #0
 8006a08:	2180      	movs	r1, #128	; 0x80
 8006a0a:	2019      	movs	r0, #25
 8006a0c:	0016      	movs	r6, r2
 8006a0e:	1064      	asrs	r4, r4, #1
 8006a10:	005b      	lsls	r3, r3, #1
 8006a12:	0449      	lsls	r1, r1, #17
 8006a14:	1875      	adds	r5, r6, r1
 8006a16:	429d      	cmp	r5, r3
 8006a18:	dc02      	bgt.n	8006a20 <__ieee754_sqrtf+0x78>
 8006a1a:	186e      	adds	r6, r5, r1
 8006a1c:	1b5b      	subs	r3, r3, r5
 8006a1e:	1852      	adds	r2, r2, r1
 8006a20:	3801      	subs	r0, #1
 8006a22:	005b      	lsls	r3, r3, #1
 8006a24:	0849      	lsrs	r1, r1, #1
 8006a26:	2800      	cmp	r0, #0
 8006a28:	d1f4      	bne.n	8006a14 <__ieee754_sqrtf+0x6c>
 8006a2a:	2b00      	cmp	r3, #0
 8006a2c:	d002      	beq.n	8006a34 <__ieee754_sqrtf+0x8c>
 8006a2e:	2301      	movs	r3, #1
 8006a30:	3201      	adds	r2, #1
 8006a32:	439a      	bics	r2, r3
 8006a34:	23fc      	movs	r3, #252	; 0xfc
 8006a36:	1052      	asrs	r2, r2, #1
 8006a38:	059b      	lsls	r3, r3, #22
 8006a3a:	18d2      	adds	r2, r2, r3
 8006a3c:	05e4      	lsls	r4, r4, #23
 8006a3e:	18a4      	adds	r4, r4, r2
 8006a40:	e7c4      	b.n	80069cc <__ieee754_sqrtf+0x24>
 8006a42:	005b      	lsls	r3, r3, #1
 8006a44:	3201      	adds	r2, #1
 8006a46:	4203      	tst	r3, r0
 8006a48:	d0fb      	beq.n	8006a42 <__ieee754_sqrtf+0x9a>
 8006a4a:	3a01      	subs	r2, #1
 8006a4c:	1a89      	subs	r1, r1, r2
 8006a4e:	e7d0      	b.n	80069f2 <__ieee754_sqrtf+0x4a>
 8006a50:	2080      	movs	r0, #128	; 0x80
 8006a52:	0400      	lsls	r0, r0, #16
 8006a54:	e7f7      	b.n	8006a46 <__ieee754_sqrtf+0x9e>
	...

08006a58 <_init>:
 8006a58:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006a5a:	46c0      	nop			; (mov r8, r8)
 8006a5c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006a5e:	bc08      	pop	{r3}
 8006a60:	469e      	mov	lr, r3
 8006a62:	4770      	bx	lr

08006a64 <_fini>:
 8006a64:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006a66:	46c0      	nop			; (mov r8, r8)
 8006a68:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006a6a:	bc08      	pop	{r3}
 8006a6c:	469e      	mov	lr, r3
 8006a6e:	4770      	bx	lr
