v 20070216 1
P 100 3200 400 3200 1 0 0
{
T 300 3250 5 8 1 1 0 6 1
pinnumber=51
T 300 3150 5 8 0 1 0 8 1
pinseq=1
T 450 3200 9 8 1 1 0 0 1
pinlabel=VCCIO_1
T 450 3200 5 8 0 1 0 2 1
pintype=pwr
}
P 100 3000 400 3000 1 0 0
{
T 300 3050 5 8 1 1 0 6 1
pinnumber=52
T 300 2950 5 8 0 1 0 8 1
pinseq=2
T 450 3000 9 8 1 1 0 0 1
pinlabel=GND
T 450 3000 5 8 0 1 0 2 1
pintype=pwr
}
P 100 2800 400 2800 1 0 0
{
T 300 2850 5 8 1 1 0 6 1
pinnumber=53
T 300 2750 5 8 0 1 0 8 1
pinseq=3
T 450 2800 9 8 1 1 0 0 1
pinlabel=LVDS_2p
T 450 2800 5 8 0 1 0 2 1
pintype=io
}
P 100 2600 400 2600 1 0 0
{
T 300 2650 5 8 1 1 0 6 1
pinnumber=54
T 300 2550 5 8 0 1 0 8 1
pinseq=4
T 450 2600 9 8 1 1 0 0 1
pinlabel=LVDS_2n
T 450 2600 5 8 0 1 0 2 1
pintype=io
}
P 100 2400 400 2400 1 0 0
{
T 300 2450 5 8 1 1 0 6 1
pinnumber=55
T 300 2350 5 8 0 1 0 8 1
pinseq=5
T 450 2400 9 8 1 1 0 0 1
pinlabel=VREF_2B1
T 450 2400 5 8 0 1 0 2 1
pintype=io
}
P 100 2200 400 2200 1 0 0
{
T 300 2250 5 8 1 1 0 6 1
pinnumber=56
T 300 2150 5 8 0 1 0 8 1
pinseq=6
T 450 2200 9 8 0 1 0 0 1
pinlabel=
T 450 2200 5 8 0 1 0 2 1
pintype=io
}
P 100 2000 400 2000 1 0 0
{
T 300 2050 5 8 1 1 0 6 1
pinnumber=57
T 300 1950 5 8 0 1 0 8 1
pinseq=7
T 450 2000 9 8 1 1 0 0 1
pinlabel=LVDS_1p
T 450 2000 5 8 0 1 0 2 1
pintype=io
}
P 100 1800 400 1800 1 0 0
{
T 300 1850 5 8 1 1 0 6 1
pinnumber=58
T 300 1750 5 8 0 1 0 8 1
pinseq=8
T 450 1800 9 8 1 1 0 0 1
pinlabel=LVDS_1n
T 450 1800 5 8 0 1 0 2 1
pintype=io
}
P 100 1600 400 1600 1 0 0
{
T 300 1650 5 8 1 1 0 6 1
pinnumber=59
T 300 1550 5 8 0 1 0 8 1
pinseq=9
T 450 1600 9 8 1 1 0 0 1
pinlabel=LVDS_0p
T 450 1600 5 8 0 1 0 2 1
pintype=io
}
P 100 1400 400 1400 1 0 0
{
T 300 1450 5 8 1 1 0 6 1
pinnumber=60
T 300 1350 5 8 0 1 0 8 1
pinseq=10
T 450 1400 9 8 1 1 0 0 1
pinlabel=LVDS_0n
T 450 1400 5 8 0 1 0 2 1
pintype=io
}
P 800 100 800 400 1 0 0
{
T 750 300 5 8 1 1 90 6 1
pinnumber=61
T 850 300 5 8 0 1 90 8 1
pinseq=11
T 800 450 9 8 1 1 90 0 1
pinlabel=LVDS_102p
T 800 450 5 8 0 1 90 2 1
pintype=io
}
P 1000 100 1000 400 1 0 0
{
T 950 300 5 8 1 1 90 6 1
pinnumber=62
T 1050 300 5 8 0 1 90 8 1
pinseq=12
T 1000 450 9 8 1 1 90 0 1
pinlabel=LVDS_102n
T 1000 450 5 8 0 1 90 2 1
pintype=io
}
P 1200 100 1200 400 1 0 0
{
T 1150 300 5 8 1 1 90 6 1
pinnumber=63
T 1250 300 5 8 0 1 90 8 1
pinseq=13
T 1200 450 9 8 1 1 90 0 1
pinlabel=LVDS_101p
T 1200 450 5 8 0 1 90 2 1
pintype=io
}
P 1400 100 1400 400 1 0 0
{
T 1350 300 5 8 1 1 90 6 1
pinnumber=64
T 1450 300 5 8 0 1 90 8 1
pinseq=14
T 1400 450 9 8 1 1 90 0 1
pinlabel=LVDS_101n
T 1400 450 5 8 0 1 90 2 1
pintype=io
}
P 1600 100 1600 400 1 0 0
{
T 1550 300 5 8 1 1 90 6 1
pinnumber=65
T 1650 300 5 8 0 1 90 8 1
pinseq=15
T 1600 450 9 8 1 1 90 0 1
pinlabel=LVDS_100p
T 1600 450 5 8 0 1 90 2 1
pintype=io
}
P 1800 100 1800 400 1 0 0
{
T 1750 300 5 8 1 1 90 6 1
pinnumber=66
T 1850 300 5 8 0 1 90 8 1
pinseq=16
T 1800 450 9 8 1 1 90 0 1
pinlabel=LVDS_100n
T 1800 450 5 8 0 1 90 2 1
pintype=io
}
P 2000 100 2000 400 1 0 0
{
T 1950 300 5 8 1 1 90 6 1
pinnumber=67
T 2050 300 5 8 0 1 90 8 1
pinseq=17
T 2000 450 9 8 1 1 90 0 1
pinlabel=LVDS_99p
T 2000 450 5 8 0 1 90 2 1
pintype=io
}
P 2200 100 2200 400 1 0 0
{
T 2150 300 5 8 1 1 90 6 1
pinnumber=68
T 2250 300 5 8 0 1 90 8 1
pinseq=18
T 2200 450 9 8 1 1 90 0 1
pinlabel=LVDS_99n
T 2200 450 5 8 0 1 90 2 1
pintype=io
}
P 2400 100 2400 400 1 0 0
{
T 2350 300 5 8 1 1 90 6 1
pinnumber=69
T 2450 300 5 8 0 1 90 8 1
pinseq=19
T 2400 450 9 8 1 1 90 0 1
pinlabel=GND
T 2400 450 5 8 0 1 90 2 1
pintype=pwr
}
P 2600 100 2600 400 1 0 0
{
T 2550 300 5 8 1 1 90 6 1
pinnumber=70
T 2650 300 5 8 0 1 90 8 1
pinseq=20
T 2600 450 9 8 1 1 90 0 1
pinlabel=VCCIO_4
T 2600 450 5 8 0 1 90 2 1
pintype=pwr
}
P 2800 100 2800 400 1 0 0
{
T 2750 300 5 8 1 1 90 6 1
pinnumber=71
T 2850 300 5 8 0 1 90 8 1
pinseq=21
T 2800 450 9 8 1 1 90 0 1
pinlabel=GND
T 2800 450 5 8 0 1 90 2 1
pintype=pwr
}
P 3000 100 3000 400 1 0 0
{
T 2950 300 5 8 1 1 90 6 1
pinnumber=72
T 3050 300 5 8 0 1 90 8 1
pinseq=22
T 3000 450 9 8 1 1 90 0 1
pinlabel=VCCINT
T 3000 450 5 8 0 1 90 2 1
pintype=pwr
}
P 3200 100 3200 400 1 0 0
{
T 3150 300 5 8 1 1 90 6 1
pinnumber=73
T 3250 300 5 8 0 1 90 8 1
pinseq=23
T 3200 450 9 8 1 1 90 0 1
pinlabel=DPCLK7
T 3200 450 5 8 0 1 90 2 1
pintype=io
}
P 3400 100 3400 400 1 0 0
{
T 3350 300 5 8 1 1 90 6 1
pinnumber=74
T 3450 300 5 8 0 1 90 8 1
pinseq=24
T 3400 450 9 8 1 1 90 0 1
pinlabel=VREF_2B4
T 3400 450 5 8 0 1 90 2 1
pintype=io
}
P 3600 100 3600 400 1 0 0
{
T 3550 300 5 8 1 1 90 6 1
pinnumber=75
T 3650 300 5 8 0 1 90 8 1
pinseq=25
T 3600 450 9 8 1 1 90 0 1
pinlabel=LVDS_98p
T 3600 450 5 8 0 1 90 2 1
pintype=io
}
P 3800 100 3800 400 1 0 0
{
T 3750 300 5 8 1 1 90 6 1
pinnumber=76
T 3850 300 5 8 0 1 90 8 1
pinseq=26
T 3800 450 9 8 1 1 90 0 1
pinlabel=LVDS_98n
T 3800 450 5 8 0 1 90 2 1
pintype=io
}
P 4000 100 4000 400 1 0 0
{
T 3950 300 5 8 1 1 90 6 1
pinnumber=77
T 4050 300 5 8 0 1 90 8 1
pinseq=27
T 4000 450 9 8 1 1 90 0 1
pinlabel=LVDS_97p
T 4000 450 5 8 0 1 90 2 1
pintype=io
}
P 4200 100 4200 400 1 0 0
{
T 4150 300 5 8 1 1 90 6 1
pinnumber=78
T 4250 300 5 8 0 1 90 8 1
pinseq=28
T 4200 450 9 8 1 1 90 0 1
pinlabel=LVDS_97n
T 4200 450 5 8 0 1 90 2 1
pintype=io
}
P 4400 100 4400 400 1 0 0
{
T 4350 300 5 8 1 1 90 6 1
pinnumber=79
T 4450 300 5 8 0 1 90 8 1
pinseq=29
T 4400 450 9 8 1 1 90 0 1
pinlabel=LVDS_96p
T 4400 450 5 8 0 1 90 2 1
pintype=io
}
P 4600 100 4600 400 1 0 0
{
T 4550 300 5 8 1 1 90 6 1
pinnumber=80
T 4650 300 5 8 0 1 90 8 1
pinseq=30
T 4600 450 9 8 1 1 90 0 1
pinlabel=GND
T 4600 450 5 8 0 1 90 2 1
pintype=pwr
}
P 4800 100 4800 400 1 0 0
{
T 4750 300 5 8 1 1 90 6 1
pinnumber=81
T 4850 300 5 8 0 1 90 8 1
pinseq=31
T 4800 450 9 8 1 1 90 0 1
pinlabel=VCCINT
T 4800 450 5 8 0 1 90 2 1
pintype=pwr
}
P 5000 100 5000 400 1 0 0
{
T 4950 300 5 8 1 1 90 6 1
pinnumber=82
T 5050 300 5 8 0 1 90 8 1
pinseq=32
T 5000 450 9 8 1 1 90 0 1
pinlabel=LVDS_95p
T 5000 450 5 8 0 1 90 2 1
pintype=io
}
P 5200 100 5200 400 1 0 0
{
T 5150 300 5 8 1 1 90 6 1
pinnumber=83
T 5250 300 5 8 0 1 90 8 1
pinseq=33
T 5200 450 9 8 1 1 90 0 1
pinlabel=LVDS_95n
T 5200 450 5 8 0 1 90 2 1
pintype=io
}
P 5400 100 5400 400 1 0 0
{
T 5350 300 5 8 1 1 90 6 1
pinnumber=84
T 5450 300 5 8 0 1 90 8 1
pinseq=34
T 5400 450 9 8 1 1 90 0 1
pinlabel=LVDS_94p
T 5400 450 5 8 0 1 90 2 1
pintype=io
}
P 5600 100 5600 400 1 0 0
{
T 5550 300 5 8 1 1 90 6 1
pinnumber=85
T 5650 300 5 8 0 1 90 8 1
pinseq=35
T 5600 450 9 8 1 1 90 0 1
pinlabel=LVDS_94n
T 5600 450 5 8 0 1 90 2 1
pintype=io
}
P 5800 100 5800 400 1 0 0
{
T 5750 300 5 8 1 1 90 6 1
pinnumber=86
T 5850 300 5 8 0 1 90 8 1
pinseq=36
T 5800 450 9 8 1 1 90 0 1
pinlabel=LVDS_93p
T 5800 450 5 8 0 1 90 2 1
pintype=io
}
P 6000 100 6000 400 1 0 0
{
T 5950 300 5 8 1 1 90 6 1
pinnumber=87
T 6050 300 5 8 0 1 90 8 1
pinseq=37
T 6000 450 9 8 1 1 90 0 1
pinlabel=LVDS_93n
T 6000 450 5 8 0 1 90 2 1
pintype=io
}
P 6200 100 6200 400 1 0 0
{
T 6150 300 5 8 1 1 90 6 1
pinnumber=88
T 6250 300 5 8 0 1 90 8 1
pinseq=38
T 6200 450 9 8 1 1 90 0 1
pinlabel=LVDS_92p
T 6200 450 5 8 0 1 90 2 1
pintype=io
}
P 6400 100 6400 400 1 0 0
{
T 6350 300 5 8 1 1 90 6 1
pinnumber=89
T 6450 300 5 8 0 1 90 8 1
pinseq=39
T 6400 450 9 8 1 1 90 0 1
pinlabel=GND
T 6400 450 5 8 0 1 90 2 1
pintype=pwr
}
P 6600 100 6600 400 1 0 0
{
T 6550 300 5 8 1 1 90 6 1
pinnumber=90
T 6650 300 5 8 0 1 90 8 1
pinseq=40
T 6600 450 9 8 1 1 90 0 1
pinlabel=VCCINT
T 6600 450 5 8 0 1 90 2 1
pintype=pwr
}
P 6800 100 6800 400 1 0 0
{
T 6750 300 5 8 1 1 90 6 1
pinnumber=91
T 6850 300 5 8 0 1 90 8 1
pinseq=41
T 6800 450 9 8 1 1 90 0 1
pinlabel=GND
T 6800 450 5 8 0 1 90 2 1
pintype=pwr
}
P 7000 100 7000 400 1 0 0
{
T 6950 300 5 8 1 1 90 6 1
pinnumber=92
T 7050 300 5 8 0 1 90 8 1
pinseq=42
T 7000 450 9 8 1 1 90 0 1
pinlabel=VCCIO_4
T 7000 450 5 8 0 1 90 2 1
pintype=pwr
}
P 7200 100 7200 400 1 0 0
{
T 7150 300 5 8 1 1 90 6 1
pinnumber=93
T 7250 300 5 8 0 1 90 8 1
pinseq=43
T 7200 450 9 8 1 1 90 0 1
pinlabel=VREF_1B4
T 7200 450 5 8 0 1 90 2 1
pintype=io
}
P 7400 100 7400 400 1 0 0
{
T 7350 300 5 8 1 1 90 6 1
pinnumber=94
T 7450 300 5 8 0 1 90 8 1
pinseq=44
T 7400 450 9 8 1 1 90 0 1
pinlabel=LVDS_87p
T 7400 450 5 8 0 1 90 2 1
pintype=io
}
P 7600 100 7600 400 1 0 0
{
T 7550 300 5 8 1 1 90 6 1
pinnumber=95
T 7650 300 5 8 0 1 90 8 1
pinseq=45
T 7600 450 9 8 1 1 90 0 1
pinlabel=LVDS_87n
T 7600 450 5 8 0 1 90 2 1
pintype=io
}
P 7800 100 7800 400 1 0 0
{
T 7750 300 5 8 1 1 90 6 1
pinnumber=96
T 7850 300 5 8 0 1 90 8 1
pinseq=46
T 7800 450 9 8 1 1 90 0 1
pinlabel=GND
T 7800 450 5 8 0 1 90 2 1
pintype=pwr
}
P 8000 100 8000 400 1 0 0
{
T 7950 300 5 8 1 1 90 6 1
pinnumber=97
T 8050 300 5 8 0 1 90 8 1
pinseq=47
T 8000 450 9 8 1 1 90 0 1
pinlabel=VCCINT
T 8000 450 5 8 0 1 90 2 1
pintype=pwr
}
P 8200 100 8200 400 1 0 0
{
T 8150 300 5 8 1 1 90 6 1
pinnumber=98
T 8250 300 5 8 0 1 90 8 1
pinseq=48
T 8200 450 9 8 1 1 90 0 1
pinlabel=LVDS_86p
T 8200 450 5 8 0 1 90 2 1
pintype=io
}
P 8400 100 8400 400 1 0 0
{
T 8350 300 5 8 1 1 90 6 1
pinnumber=99
T 8450 300 5 8 0 1 90 8 1
pinseq=49
T 8400 450 9 8 1 1 90 0 1
pinlabel=LVDS_86n
T 8400 450 5 8 0 1 90 2 1
pintype=io
}
P 8600 100 8600 400 1 0 0
{
T 8550 300 5 8 1 1 90 6 1
pinnumber=100
T 8650 300 5 8 0 1 90 8 1
pinseq=50
T 8600 450 9 8 1 1 90 0 1
pinlabel=LVDS_85p
T 8600 450 5 8 0 1 90 2 1
pintype=io
}
P 8800 100 8800 400 1 0 0
{
T 8750 300 5 8 1 1 90 6 1
pinnumber=101
T 8850 300 5 8 0 1 90 8 1
pinseq=51
T 8800 450 9 8 1 1 90 0 1
pinlabel=LVDS_85n
T 8800 450 5 8 0 1 90 2 1
pintype=io
}
P 9000 100 9000 400 1 0 0
{
T 8950 300 5 8 1 1 90 6 1
pinnumber=102
T 9050 300 5 8 0 1 90 8 1
pinseq=52
T 9000 450 9 8 1 1 90 0 1
pinlabel=GND
T 9000 450 5 8 0 1 90 2 1
pintype=pwr
}
P 9200 100 9200 400 1 0 0
{
T 9150 300 5 8 1 1 90 6 1
pinnumber=103
T 9250 300 5 8 0 1 90 8 1
pinseq=53
T 9200 450 9 8 1 1 90 0 1
pinlabel=VCCINT
T 9200 450 5 8 0 1 90 2 1
pintype=pwr
}
P 9400 100 9400 400 1 0 0
{
T 9350 300 5 8 1 1 90 6 1
pinnumber=104
T 9450 300 5 8 0 1 90 8 1
pinseq=54
T 9400 450 9 8 1 1 90 0 1
pinlabel=LVDS_80p
T 9400 450 5 8 0 1 90 2 1
pintype=io
}
P 9600 100 9600 400 1 0 0
{
T 9550 300 5 8 1 1 90 6 1
pinnumber=105
T 9650 300 5 8 0 1 90 8 1
pinseq=55
T 9600 450 9 8 1 1 90 0 1
pinlabel=LVDS_80n
T 9600 450 5 8 0 1 90 2 1
pintype=io
}
P 9800 100 9800 400 1 0 0
{
T 9750 300 5 8 1 1 90 6 1
pinnumber=106
T 9850 300 5 8 0 1 90 8 1
pinseq=56
T 9800 450 9 8 0 1 90 0 1
pinlabel=
T 9800 450 5 8 0 1 90 2 1
pintype=io
}
P 10000 100 10000 400 1 0 0
{
T 9950 300 5 8 1 1 90 6 1
pinnumber=107
T 10050 300 5 8 0 1 90 8 1
pinseq=57
T 10000 450 9 8 1 1 90 0 1
pinlabel=VREF_0B4
T 10000 450 5 8 0 1 90 2 1
pintype=io
}
P 10200 100 10200 400 1 0 0
{
T 10150 300 5 8 1 1 90 6 1
pinnumber=108
T 10250 300 5 8 0 1 90 8 1
pinseq=58
T 10200 450 9 8 1 1 90 0 1
pinlabel=DPCLK6
T 10200 450 5 8 0 1 90 2 1
pintype=io
}
P 10400 100 10400 400 1 0 0
{
T 10350 300 5 8 1 1 90 6 1
pinnumber=109
T 10450 300 5 8 0 1 90 8 1
pinseq=59
T 10400 450 9 8 1 1 90 0 1
pinlabel=GND
T 10400 450 5 8 0 1 90 2 1
pintype=pwr
}
P 10600 100 10600 400 1 0 0
{
T 10550 300 5 8 1 1 90 6 1
pinnumber=110
T 10650 300 5 8 0 1 90 8 1
pinseq=60
T 10600 450 9 8 1 1 90 0 1
pinlabel=VCCINT
T 10600 450 5 8 0 1 90 2 1
pintype=pwr
}
P 10800 100 10800 400 1 0 0
{
T 10750 300 5 8 1 1 90 6 1
pinnumber=111
T 10850 300 5 8 0 1 90 8 1
pinseq=61
T 10800 450 9 8 1 1 90 0 1
pinlabel=GND
T 10800 450 5 8 0 1 90 2 1
pintype=pwr
}
P 11000 100 11000 400 1 0 0
{
T 10950 300 5 8 1 1 90 6 1
pinnumber=112
T 11050 300 5 8 0 1 90 8 1
pinseq=62
T 11000 450 9 8 1 1 90 0 1
pinlabel=VCCIO_4
T 11000 450 5 8 0 1 90 2 1
pintype=pwr
}
P 11200 100 11200 400 1 0 0
{
T 11150 300 5 8 1 1 90 6 1
pinnumber=113
T 11250 300 5 8 0 1 90 8 1
pinseq=63
T 11200 450 9 8 1 1 90 0 1
pinlabel=LVDS_79p
T 11200 450 5 8 0 1 90 2 1
pintype=io
}
P 11400 100 11400 400 1 0 0
{
T 11350 300 5 8 1 1 90 6 1
pinnumber=114
T 11450 300 5 8 0 1 90 8 1
pinseq=64
T 11400 450 9 8 1 1 90 0 1
pinlabel=LVDS_79n
T 11400 450 5 8 0 1 90 2 1
pintype=io
}
P 11600 100 11600 400 1 0 0
{
T 11550 300 5 8 1 1 90 6 1
pinnumber=115
T 11650 300 5 8 0 1 90 8 1
pinseq=65
T 11600 450 9 8 1 1 90 0 1
pinlabel=LVDS_78p
T 11600 450 5 8 0 1 90 2 1
pintype=io
}
P 11800 100 11800 400 1 0 0
{
T 11750 300 5 8 1 1 90 6 1
pinnumber=116
T 11850 300 5 8 0 1 90 8 1
pinseq=66
T 11800 450 9 8 1 1 90 0 1
pinlabel=LVDS_78n
T 11800 450 5 8 0 1 90 2 1
pintype=io
}
P 12000 100 12000 400 1 0 0
{
T 11950 300 5 8 1 1 90 6 1
pinnumber=117
T 12050 300 5 8 0 1 90 8 1
pinseq=67
T 12000 450 9 8 1 1 90 0 1
pinlabel=LVDS_77p
T 12000 450 5 8 0 1 90 2 1
pintype=io
}
P 12200 100 12200 400 1 0 0
{
T 12150 300 5 8 1 1 90 6 1
pinnumber=118
T 12250 300 5 8 0 1 90 8 1
pinseq=68
T 12200 450 9 8 1 1 90 0 1
pinlabel=LVDS_77n
T 12200 450 5 8 0 1 90 2 1
pintype=io
}
P 12400 100 12400 400 1 0 0
{
T 12350 300 5 8 1 1 90 6 1
pinnumber=119
T 12450 300 5 8 0 1 90 8 1
pinseq=69
T 12400 450 9 8 1 1 90 0 1
pinlabel=LVDS_76p
T 12400 450 5 8 0 1 90 2 1
pintype=io
}
P 12600 100 12600 400 1 0 0
{
T 12550 300 5 8 1 1 90 6 1
pinnumber=120
T 12650 300 5 8 0 1 90 8 1
pinseq=70
T 12600 450 9 8 1 1 90 0 1
pinlabel=LVDS_76n
T 12600 450 5 8 0 1 90 2 1
pintype=io
}
P 13300 1400 13000 1400 1 0 0
{
T 13100 1450 5 8 1 1 0 0 1
pinnumber=121
T 13100 1350 5 8 0 1 0 2 1
pinseq=71
T 12950 1400 9 8 1 1 0 6 1
pinlabel=LVDS_75n
T 12950 1400 5 8 0 1 0 8 1
pintype=io
}
P 13300 1600 13000 1600 1 0 0
{
T 13100 1650 5 8 1 1 0 0 1
pinnumber=122
T 13100 1550 5 8 0 1 0 2 1
pinseq=72
T 12950 1600 9 8 1 1 0 6 1
pinlabel=LVDS_75p
T 12950 1600 5 8 0 1 0 8 1
pintype=io
}
P 13300 1800 13000 1800 1 0 0
{
T 13100 1850 5 8 1 1 0 0 1
pinnumber=123
T 13100 1750 5 8 0 1 0 2 1
pinseq=73
T 12950 1800 9 8 1 1 0 6 1
pinlabel=LVDS_74n
T 12950 1800 5 8 0 1 0 8 1
pintype=io
}
P 13300 2000 13000 2000 1 0 0
{
T 13100 2050 5 8 1 1 0 0 1
pinnumber=124
T 13100 1950 5 8 0 1 0 2 1
pinseq=74
T 12950 2000 9 8 1 1 0 6 1
pinlabel=LVDS_74p
T 12950 2000 5 8 0 1 0 8 1
pintype=io
}
P 13300 2200 13000 2200 1 0 0
{
T 13100 2250 5 8 1 1 0 0 1
pinnumber=125
T 13100 2150 5 8 0 1 0 2 1
pinseq=75
T 12950 2200 9 8 1 1 0 6 1
pinlabel=LVDS_73n
T 12950 2200 5 8 0 1 0 8 1
pintype=io
}
P 13300 2400 13000 2400 1 0 0
{
T 13100 2450 5 8 1 1 0 0 1
pinnumber=126
T 13100 2350 5 8 0 1 0 2 1
pinseq=76
T 12950 2400 9 8 1 1 0 6 1
pinlabel=LVDS_73p
T 12950 2400 5 8 0 1 0 8 1
pintype=io
}
P 13300 2600 13000 2600 1 0 0
{
T 13100 2650 5 8 1 1 0 0 1
pinnumber=127
T 13100 2550 5 8 0 1 0 2 1
pinseq=77
T 12950 2600 9 8 1 1 0 6 1
pinlabel=VREF_2B3
T 12950 2600 5 8 0 1 0 8 1
pintype=io
}
P 13300 2800 13000 2800 1 0 0
{
T 13100 2850 5 8 1 1 0 0 1
pinnumber=128
T 13100 2750 5 8 0 1 0 2 1
pinseq=78
T 12950 2800 9 8 0 1 0 6 1
pinlabel=
T 12950 2800 5 8 0 1 0 8 1
pintype=io
}
P 13300 3000 13000 3000 1 0 0
{
T 13100 3050 5 8 1 1 0 0 1
pinnumber=129
T 13100 2950 5 8 0 1 0 2 1
pinseq=79
T 12950 3000 9 8 1 1 0 6 1
pinlabel=GND
T 12950 3000 5 8 0 1 0 8 1
pintype=pwr
}
P 13300 3200 13000 3200 1 0 0
{
T 13100 3250 5 8 1 1 0 0 1
pinnumber=130
T 13100 3150 5 8 0 1 0 2 1
pinseq=80
T 12950 3200 9 8 1 1 0 6 1
pinlabel=VCCIO_3
T 12950 3200 5 8 0 1 0 8 1
pintype=pwr
}
B 400 400 12600 3200 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 700 3700 8 10 1 1 0 6 1
refdes=U?
T 1000 6100 9 10 1 0 0 0 1

T 400 5100 5 10 0 0 0 0 1
device=EP1C12Q240
T 400 5300 5 10 0 0 0 0 1
footprint=PQFP-240
T 400 5500 5 10 0 0 0 0 1
author=Paul Pham
T 400 5700 5 10 0 0 0 0 1
documentation=
T 400 5900 5 10 0 0 0 0 1
description="Altera Cyclone FPGA EP1C12, Package PQFP-240, Southside"
T 400 6100 5 10 0 0 0 0 1
numslots=0
T 5800 2600 9 24 1 0 0 4 1
Bottom Quarter
