
---------- Begin Simulation Statistics ----------
final_tick                                 3857302000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 179914                       # Simulator instruction rate (inst/s)
host_mem_usage                                 725100                       # Number of bytes of host memory used
host_op_rate                                   352590                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    65.33                       # Real time elapsed on the host
host_tick_rate                               59042268                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    11753954                       # Number of instructions simulated
sim_ops                                      23035130                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.003857                       # Number of seconds simulated
sim_ticks                                  3857302000                       # Number of ticks simulated
system.cpu.cc_regfile_reads                  12221692                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  9784303                       # number of cc regfile writes
system.cpu.committedInsts                    11753954                       # Number of Instructions Simulated
system.cpu.committedOps                      23035130                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.656341                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.656341                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                   6463620                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  4332316                       # number of floating regfile writes
system.cpu.idleCycles                          148152                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               122427                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  2435397                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     3.295198                       # Inst execution rate
system.cpu.iew.exec_refs                      4907296                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     534508                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  547038                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               4699316                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                203                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts             12584                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               717390                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            27289404                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               4372788                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            281364                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              25421151                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   2343                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                133050                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 117175                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                137844                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents            317                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        41771                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          80656                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  33885037                       # num instructions consuming a value
system.cpu.iew.wb_count                      25254427                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.627569                       # average fanout of values written-back
system.cpu.iew.wb_producers                  21265190                       # num instructions producing a value
system.cpu.iew.wb_rate                       3.273587                       # insts written-back per cycle
system.cpu.iew.wb_sent                       25296889                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 31876228                       # number of integer regfile reads
system.cpu.int_regfile_writes                19229013                       # number of integer regfile writes
system.cpu.ipc                               1.523598                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.523598                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass            166236      0.65%      0.65% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              17458254     67.92%     68.57% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                18970      0.07%     68.64% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                630588      2.45%     71.10% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              198420      0.77%     71.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     71.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     71.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     71.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     71.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     71.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     71.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     71.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 2446      0.01%     71.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     71.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu               324130      1.26%     73.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     73.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                11148      0.04%     73.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc               55468      0.22%     73.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     73.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     73.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               1232      0.00%     73.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     73.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     73.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     73.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd         1667728      6.49%     79.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     79.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     79.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt           98693      0.38%     80.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv           49206      0.19%     80.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     80.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult          49152      0.19%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              2554609      9.94%     90.60% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              370472      1.44%     92.04% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead         1866866      7.26%     99.30% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite         178897      0.70%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               25702515                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                 4664529                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads             9188656                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses      4510568                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes            5043938                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      293571                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.011422                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  126191     42.98%     42.98% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     42.98% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     42.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     42.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     42.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     42.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     42.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     42.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     42.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     42.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     42.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     42.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     42.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                    282      0.10%     43.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     43.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     81      0.03%     43.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                   123      0.04%     43.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     43.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     43.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     43.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     43.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     43.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     43.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     43.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     43.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     43.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     43.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv               160      0.05%     43.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     43.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     43.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     43.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     43.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     43.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     43.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     43.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     43.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     43.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     43.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     43.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     43.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     43.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     43.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     43.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     43.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     43.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     43.20% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  24283      8.27%     51.48% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  1434      0.49%     51.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead            137384     46.80%     98.76% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite             3633      1.24%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               21165321                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           50089285                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     20743859                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          26500016                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   27287137                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  25702515                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                2267                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         4254268                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             12887                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved           2068                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      6395245                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       7566453                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         3.396904                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.420004                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1608767     21.26%     21.26% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              408358      5.40%     26.66% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              536110      7.09%     33.74% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             1222974     16.16%     49.91% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             1274979     16.85%     66.76% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              844055     11.16%     77.91% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              828042     10.94%     88.86% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              480772      6.35%     95.21% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              362396      4.79%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         7566453                       # Number of insts issued each cycle
system.cpu.iq.rate                           3.331670                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads            284349                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           234967                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              4699316                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              717390                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 9780209                       # number of misc regfile reads
system.cpu.numCycles                          7714605                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                            1400                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                   163                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         4679                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         11712                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            6                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       129872                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1642                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       260769                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1643                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               3592                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         2427                       # Transaction distribution
system.membus.trans_dist::CleanEvict             2252                       # Transaction distribution
system.membus.trans_dist::ReadExReq              3441                       # Transaction distribution
system.membus.trans_dist::ReadExResp             3441                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3592                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        18745                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total        18745                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  18745                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port       605440                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total       605440                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                  605440                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              7033                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    7033    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                7033                       # Request fanout histogram
system.membus.reqLayer2.occupancy            23102000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy           37311000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.0                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   3857302000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            119841                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       100362                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         2220                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           33478                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            11055                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           11055                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          2733                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       117109                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         7683                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       383980                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                391663                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       316800                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     14470336                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               14787136                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                            6190                       # Total snoops (count)
system.tol2bus.snoopTraffic                    155456                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           137085                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.012036                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.109115                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 135436     98.80%     98.80% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1648      1.20%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             137085                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          230539500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              6.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         192246499                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           4098000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   3857302000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                  755                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               123105                       # number of demand (read+write) hits
system.l2.demand_hits::total                   123860                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 755                       # number of overall hits
system.l2.overall_hits::.cpu.data              123105                       # number of overall hits
system.l2.overall_hits::total                  123860                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1976                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               5059                       # number of demand (read+write) misses
system.l2.demand_misses::total                   7035                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1976                       # number of overall misses
system.l2.overall_misses::.cpu.data              5059                       # number of overall misses
system.l2.overall_misses::total                  7035                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    160082000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    400401500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        560483500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    160082000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    400401500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       560483500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             2731                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           128164                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               130895                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            2731                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          128164                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              130895                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.723544                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.039473                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.053745                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.723544                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.039473                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.053745                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 81013.157895                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 79146.372801                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 79670.717839                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 81013.157895                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 79146.372801                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 79670.717839                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                2427                       # number of writebacks
system.l2.writebacks::total                      2427                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          1976                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          5058                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              7034                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1976                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         5058                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             7034                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    140332000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    349762000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    490094000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    140332000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    349762000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    490094000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.723544                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.039465                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.053738                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.723544                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.039465                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.053738                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 71018.218623                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 69150.257019                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 69675.007108                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 71018.218623                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 69150.257019                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 69675.007108                       # average overall mshr miss latency
system.l2.replacements                           6188                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        97935                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            97935                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        97935                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        97935                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         2218                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             2218                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         2218                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         2218                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          134                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           134                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data              7614                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  7614                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            3441                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                3441                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    267473500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     267473500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         11055                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             11055                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.311262                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.311262                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 77731.328102                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 77731.328102                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         3441                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           3441                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    233063500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    233063500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.311262                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.311262                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 67731.328102                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 67731.328102                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            755                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                755                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1976                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1976                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    160082000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    160082000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         2731                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           2731                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.723544                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.723544                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 81013.157895                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81013.157895                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1976                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1976                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    140332000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    140332000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.723544                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.723544                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 71018.218623                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 71018.218623                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        115491                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            115491                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         1618                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            1618                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    132928000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    132928000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       117109                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        117109                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.013816                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.013816                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 82155.747837                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 82155.747837                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data         1617                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         1617                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    116698500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    116698500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.013808                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.013808                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 72169.758813                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 72169.758813                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   3857302000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1990.924629                       # Cycle average of tags in use
system.l2.tags.total_refs                      260626                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      8236                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     31.644730                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     196.366814                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       232.134422                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      1562.423393                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.095882                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.113347                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.762902                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.972131                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          217                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           11                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1816                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1051284                       # Number of tag accesses
system.l2.tags.data_accesses                  1051284                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3857302000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.avgPriority_.writebacks::samples      2427.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1975.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      4991.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.004430402750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          142                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          142                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               16945                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               2262                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        7033                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       2427                       # Number of write requests accepted
system.mem_ctrls.readBursts                      7033                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     2427                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     67                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.05                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.09                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  7033                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 2427                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    5734                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     912                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     245                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      57                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     45                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     55                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    140                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    142                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    145                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    149                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    145                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    150                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    154                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    151                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    152                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    144                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    144                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    142                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    145                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples          142                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      48.809859                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     24.721356                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    226.215391                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           139     97.89%     97.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            1      0.70%     98.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            1      0.70%     99.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2688-2815            1      0.70%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           142                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          142                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.908451                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.860949                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.314971                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               87     61.27%     61.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                6      4.23%     65.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               34     23.94%     89.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                9      6.34%     95.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                4      2.82%     98.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.70%     99.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.70%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           142                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    4288                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                  450112                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               155328                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    116.69                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     40.27                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                    3857213000                       # Total gap between requests
system.mem_ctrls.avgGap                     407739.22                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       126400                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data       319424                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks       153664                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 32769018.344946805388                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 82810212.941584557295                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 39837171.162641659379                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         1975                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data         5058                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks         2427                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     59019500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data    142648750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks  87384817250                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     29883.29                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     28202.60                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  36005281.11                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       126400                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data       323712                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total        450112                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       126400                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       126400                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks       155328                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total       155328                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         1975                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data         5058                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total           7033                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks         2427                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total          2427                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst     32769018                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data     83921871                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        116690889                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst     32769018                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     32769018                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     40268561                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        40268561                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     40268561                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst     32769018                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data     83921871                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       156959450                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                 6966                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                2401                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0          427                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1          498                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2          540                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3          503                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4          533                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5          754                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6          444                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7          242                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8          410                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9          555                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10          424                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11          264                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12          208                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13          442                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14          376                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15          346                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0          146                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1          198                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2          169                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3          142                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4          209                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5          314                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6          155                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7           64                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8          107                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9          148                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10          108                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11           48                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12           70                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13          190                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14          127                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15          206                       # Per bank write bursts
system.mem_ctrls.dram.totQLat                71055750                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat              34830000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat          201668250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                10200.37                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           28950.37                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits                5458                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits               1960                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            78.35                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           81.63                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples         1941                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   308.129830                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   193.669322                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   302.440206                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127          628     32.35%     32.35% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255          477     24.57%     56.93% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          238     12.26%     69.19% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          167      8.60%     77.79% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          116      5.98%     83.77% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767           61      3.14%     86.91% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895           56      2.89%     89.80% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           26      1.34%     91.14% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          172      8.86%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total         1941                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead                445824                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten             153664                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              115.579231                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               39.837171                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    1.21                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.90                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.31                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               79.19                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.rank1.actEnergy         6183240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy         3271290                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy       21598500                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy       5240880                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 304246800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy    569882010                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy   1001303520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy    1911726240                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   495.612280                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   2597385000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF    128700000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   1131217000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.actEnergy         7732620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy         4094805                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy       28138740                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy       7292340                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 304246800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy    522804570                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy   1040947680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy    1915257555                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   496.527769                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   2701097000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF    128700000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   1027505000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   3857302000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   3857302000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.rename.squashCycles                 117175                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                  1143399                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                  750586                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           1632                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                   4246019                       # Number of cycles rename is running
system.cpu.rename.unblockCycles               1307642                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts               28308840                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  3234                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 489709                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                 246331                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 375841                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents           27336                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands            37107369                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                    69013812                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                 36645555                       # Number of integer rename lookups
system.cpu.rename.fpLookups                   6946534                       # Number of floating rename lookups
system.cpu.rename.committedMaps              30398838                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                  6708525                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                      12                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                  14                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   2812173                       # count of insts added to the skid buffer
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   3857302000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3857302000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       750493                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           750493                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       750493                       # number of overall hits
system.cpu.icache.overall_hits::total          750493                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3798                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3798                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3798                       # number of overall misses
system.cpu.icache.overall_misses::total          3798                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    233060000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    233060000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    233060000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    233060000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       754291                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       754291                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       754291                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       754291                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.005035                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.005035                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.005035                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.005035                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61363.875724                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61363.875724                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61363.875724                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61363.875724                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          964                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets          106                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                19                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    50.736842                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          106                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         2220                       # number of writebacks
system.cpu.icache.writebacks::total              2220                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst         1065                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         1065                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst         1065                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         1065                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         2733                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2733                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2733                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2733                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    172180500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    172180500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    172180500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    172180500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.003623                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003623                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.003623                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003623                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 63000.548847                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 63000.548847                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 63000.548847                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 63000.548847                       # average overall mshr miss latency
system.cpu.icache.replacements                   2220                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       750493                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          750493                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3798                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3798                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    233060000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    233060000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       754291                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       754291                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.005035                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.005035                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61363.875724                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61363.875724                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst         1065                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         1065                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2733                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2733                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    172180500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    172180500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.003623                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003623                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 63000.548847                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 63000.548847                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   3857302000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           508.669810                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              753225                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2732                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            275.704612                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   508.669810                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.993496                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.993496                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           82                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           13                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          414                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3019896                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3019896                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3857302000                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                       81469                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                  614235                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                  608                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                 317                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                 262808                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                  237                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                    690                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.dtb.rdAccesses                     4464899                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      535182                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           330                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           285                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3857302000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   3857302000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3857302000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      755022                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           891                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3857302000                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                   808312                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles               2003344                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                   4023376                       # Number of cycles decode is running
system.cpu.decode.unblockCycles                614246                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                 117175                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved              2390734                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                  2836                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts               28896455                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                 11690                       # Number of squashed instructions handled by decode
system.cpu.rob.reads                         31892520                       # The number of ROB reads
system.cpu.rob.writes                        55072013                       # The number of ROB writes
system.cpu.dcache.demand_hits::.cpu.data      3741991                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3741991                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      3744112                       # number of overall hits
system.cpu.dcache.overall_hits::total         3744112                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      1093241                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1093241                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      1093866                       # number of overall misses
system.cpu.dcache.overall_misses::total       1093866                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  10413079494                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  10413079494                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  10413079494                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  10413079494                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      4835232                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      4835232                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      4837978                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      4837978                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.226099                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.226099                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.226100                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.226100                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data  9524.962468                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total  9524.962468                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data  9519.520210                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total  9519.520210                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        14494                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          388                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               948                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               2                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    15.289030                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          194                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        97935                       # number of writebacks
system.cpu.dcache.writebacks::total             97935                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       965490                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       965490                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       965490                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       965490                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       127751                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       127751                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       128164                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       128164                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   1877179995                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1877179995                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   1888384495                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1888384495                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.026421                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.026421                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.026491                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.026491                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 14694.053236                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 14694.053236                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 14734.125769                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 14734.125769                       # average overall mshr miss latency
system.cpu.dcache.replacements                 127652                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      3297801                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         3297801                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      1082181                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1082181                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  10036991000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  10036991000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      4379982                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      4379982                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.247074                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.247074                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data  9274.780282                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total  9274.780282                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       965485                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       965485                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       116696                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       116696                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1512341000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1512341000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.026643                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.026643                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 12959.664427                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 12959.664427                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       444190                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         444190                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        11060                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        11060                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    376088494                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    376088494                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       455250                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       455250                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.024294                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.024294                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 34004.384629                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 34004.384629                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            5                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            5                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        11055                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        11055                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    364838995                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    364838995                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.024283                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.024283                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 33002.170511                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 33002.170511                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         2121                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          2121                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data          625                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total          625                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         2746                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         2746                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.227604                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.227604                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data          413                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          413                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data     11204500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total     11204500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.150401                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.150401                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 27129.539952                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 27129.539952                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   3857302000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           504.406826                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3872276                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            128164                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             30.213445                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   504.406826                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.985170                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.985170                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           92                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          385                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           35                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          19480076                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         19480076                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3857302000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON   3857302000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                 3092877                       # Number of BP lookups
system.cpu.branchPred.condPredicted           2929809                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            117525                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2547903                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2543845                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.840732                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   37078                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 16                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           11867                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits               8627                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             3240                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          469                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts         4203285                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             199                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            115438                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples      6974317                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     3.302851                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     3.542868                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0         2738117     39.26%     39.26% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1          822657     11.80%     51.06% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2          407930      5.85%     56.90% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3          249738      3.58%     60.49% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4          256101      3.67%     64.16% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5           56652      0.81%     64.97% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6           62753      0.90%     65.87% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7           79735      1.14%     67.01% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8         2300634     32.99%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total      6974317                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted             11753954                       # Number of instructions committed
system.cpu.commit.opsCommitted               23035130                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                     4539663                       # Number of memory references committed
system.cpu.commit.loads                       4085081                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                    2257301                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                    4483498                       # Number of committed floating point instructions.
system.cpu.commit.integer                    20468229                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                 27379                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass       134215      0.58%      0.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu     15318898     66.50%     67.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult        18643      0.08%     67.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv       567325      2.46%     69.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd       197707      0.86%     70.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     70.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     70.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     70.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     70.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     70.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     70.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     70.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd         2442      0.01%     70.50% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     70.50% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu       323704      1.41%     71.90% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     71.90% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt        11138      0.05%     71.95% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc        55423      0.24%     72.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     72.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     72.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift         1222      0.01%     72.20% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     72.20% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     72.20% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     72.20% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd      1667728      7.24%     79.44% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     79.44% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     79.44% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt        98667      0.43%     79.87% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv        49203      0.21%     80.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     80.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult        49152      0.21%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead      2245179      9.75%     90.04% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite       286831      1.25%     91.28% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead      1839902      7.99%     99.27% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite       167751      0.73%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total     23035130                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples       2300634                       # number cycles where commit BW limit reached
system.cpu.thread0.numInsts                  11753954                       # Number of Instructions committed
system.cpu.thread0.numOps                    23035130                       # Number of Ops committed
system.cpu.thread0.numMemRefs                       0                       # Number of Memory References
system.cpu.fetch.icacheStallCycles             862792                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                       15970818                       # Number of instructions fetch has processed
system.cpu.fetch.branches                     3092877                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            2589550                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                       6578132                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                  239824                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                  693                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles          4859                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles            1                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles           64                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                    754293                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                 21195                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples            7566453                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              4.024318                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.420273                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                  2041459     26.98%     26.98% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                    67642      0.89%     27.87% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                  1842209     24.35%     52.22% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                   128695      1.70%     53.92% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                   164317      2.17%     56.09% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                   114586      1.51%     57.61% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                   183056      2.42%     60.03% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                   212777      2.81%     62.84% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                  2811712     37.16%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total              7566453                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.400912                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        2.070206                       # Number of inst fetches per cycle

---------- End Simulation Statistics   ----------
