/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [6:0] _00_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_17z;
  wire celloutsig_0_1z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_24z = ~(celloutsig_0_17z ^ in_data[61]);
  assign celloutsig_0_25z = ~(celloutsig_0_5z ^ celloutsig_0_13z);
  always_ff @(negedge celloutsig_1_19z, negedge clkin_data[0])
    if (!clkin_data[0]) _00_ <= 7'h00;
    else _00_ <= { celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_7z };
  assign celloutsig_0_0z = in_data[48:46] == in_data[18:16];
  assign celloutsig_0_4z = { in_data[55:36], celloutsig_0_3z } == { in_data[48:32], celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_2z };
  assign celloutsig_1_1z = in_data[147:139] == { in_data[133:126], celloutsig_1_0z };
  assign celloutsig_1_2z = { in_data[190:189], celloutsig_1_1z } == { in_data[154:153], celloutsig_1_0z };
  assign celloutsig_1_5z = { celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_2z } == in_data[124:122];
  assign celloutsig_1_6z = { celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_2z } == { celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_5z };
  assign celloutsig_0_5z = { in_data[75:62], celloutsig_0_2z, celloutsig_0_4z } == { in_data[27:19], celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_3z };
  assign celloutsig_0_7z = { celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_4z } == { in_data[83:81], celloutsig_0_5z };
  assign celloutsig_0_14z = { celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_7z } == in_data[24:22];
  assign celloutsig_1_4z = { in_data[179:178], celloutsig_1_1z } > { celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_0z };
  assign celloutsig_0_6z = { celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_2z } > { in_data[20], celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_4z };
  assign celloutsig_0_13z = { in_data[55:52], celloutsig_0_6z, celloutsig_0_12z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_11z, celloutsig_0_0z } > in_data[56:46];
  assign celloutsig_0_15z = { celloutsig_0_13z, celloutsig_0_10z, celloutsig_0_0z, celloutsig_0_13z } > { celloutsig_0_14z, celloutsig_0_10z, celloutsig_0_2z, celloutsig_0_3z };
  assign celloutsig_0_2z = { in_data[78:77], celloutsig_0_0z } > { in_data[40:39], celloutsig_0_0z };
  assign celloutsig_0_35z = celloutsig_0_25z & celloutsig_0_0z;
  assign celloutsig_1_9z = celloutsig_1_0z & celloutsig_1_4z;
  assign celloutsig_0_10z = celloutsig_0_1z & _00_[4];
  assign celloutsig_0_11z = in_data[23] & celloutsig_0_9z;
  assign celloutsig_0_1z = in_data[30] & in_data[12];
  assign celloutsig_0_17z = _00_[0] & celloutsig_0_12z;
  assign celloutsig_0_3z = ^ in_data[77:65];
  assign celloutsig_0_34z = ^ { celloutsig_0_15z, celloutsig_0_24z, celloutsig_0_28z };
  assign celloutsig_1_0z = ^ in_data[140:136];
  assign celloutsig_1_3z = ~((celloutsig_1_2z & celloutsig_1_0z) | (in_data[177] & celloutsig_1_2z));
  assign celloutsig_1_10z = ~((celloutsig_1_5z & celloutsig_1_3z) | (celloutsig_1_5z & celloutsig_1_5z));
  assign celloutsig_1_18z = ~((celloutsig_1_9z & celloutsig_1_10z) | (celloutsig_1_6z & celloutsig_1_3z));
  assign celloutsig_1_19z = ~((celloutsig_1_10z & celloutsig_1_3z) | (celloutsig_1_6z & celloutsig_1_2z));
  assign celloutsig_0_9z = ~((celloutsig_0_1z & celloutsig_0_3z) | (celloutsig_0_0z & celloutsig_0_2z));
  assign celloutsig_0_12z = ~((in_data[13] & in_data[53]) | (in_data[61] & celloutsig_0_1z));
  assign celloutsig_0_28z = ~((1'h1 & celloutsig_0_14z) | (celloutsig_0_25z & celloutsig_0_15z));
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_34z, celloutsig_0_35z };
endmodule
