<!DOCTYPE html>
<html>
<head>
<script type="text/javascript" src="./js/coder_app.js"></script>
<meta http-equiv="content-type" content="text/html; charset=utf-8" />
<script type="text/javascript" src="./rtwreport_utils.js"></script>
<script type="text/javascript" src="./rtwannotate.js"></script>
<link rel="stylesheet" type="text/css" href="./css/coder_app.css"/>
</head>
<body onload="srcFileOnload();">
<pre id="code">
<table class="code" id="codeTbl">
<tr name="1" id="1">
<td>1</td><td><span class="ct">/*</span></td></tr>
<tr name="2" id="2">
<td>2</td><td><span class="ct"> * File: SignalGen_rx.c</span></td></tr>
<tr name="3" id="3">
<td>3</td><td><span class="ct"> *</span></td></tr>
<tr name="4" id="4">
<td>4</td><td><span class="ct"> * Code generated for Simulink model 'SignalGen_rx'.</span></td></tr>
<tr name="5" id="5">
<td>5</td><td><span class="ct"> *</span></td></tr>
<tr name="6" id="6">
<td>6</td><td><span class="ct"> * Model version                  : 1.187</span></td></tr>
<tr name="7" id="7">
<td>7</td><td><span class="ct"> * Simulink Coder version         : 8.10 (R2016a) 10-Feb-2016</span></td></tr>
<tr name="8" id="8">
<td>8</td><td><span class="ct"> * C/C++ source code generated on : Sat Sep 16 18:25:43 2017</span></td></tr>
<tr name="9" id="9">
<td>9</td><td><span class="ct"> *</span></td></tr>
<tr name="10" id="10">
<td>10</td><td><span class="ct"> * Target selection: ert.tlc</span></td></tr>
<tr name="11" id="11">
<td>11</td><td><span class="ct"> * Embedded hardware selection: Texas Instruments-&gt;C2000</span></td></tr>
<tr name="12" id="12">
<td>12</td><td><span class="ct"> * Code generation objectives: Unspecified</span></td></tr>
<tr name="13" id="13">
<td>13</td><td><span class="ct"> * Validation result: Not run</span></td></tr>
<tr name="14" id="14">
<td>14</td><td><span class="ct"> */</span></td></tr>
<tr name="15" id="15">
<td>15</td><td></td></tr>
<tr name="16" id="16">
<td>16</td><td><span class="pp">#include "SignalGen_rx.h"</span></td></tr>
<tr name="17" id="17">
<td>17</td><td><span class="pp">#include "SignalGen_rx_private.h"</span></td></tr>
<tr name="18" id="18">
<td>18</td><td></td></tr>
<tr name="19" id="19">
<td>19</td><td><span class="ct">/* Block signals (auto storage) */</span></td></tr>
<tr name="20" id="20">
<td>20</td><td><a id="20c1" class="tk">B_SignalGen_rx_T</a> <a id="20c18" class="tk">SignalGen_rx_B</a>;</td></tr>
<tr name="21" id="21">
<td>21</td><td></td></tr>
<tr name="22" id="22">
<td>22</td><td><span class="ct">/* Block states (auto storage) */</span></td></tr>
<tr name="23" id="23">
<td>23</td><td><a id="23c1" class="tk">DW_SignalGen_rx_T</a> <a id="23c19" class="tk">SignalGen_rx_DW</a>;</td></tr>
<tr name="24" id="24">
<td>24</td><td></td></tr>
<tr name="25" id="25">
<td>25</td><td><span class="ct">/* Real-time model */</span></td></tr>
<tr name="26" id="26">
<td>26</td><td><a id="26c1" class="tk">RT_MODEL_SignalGen_rx_T</a> <a id="26c25" class="tk">SignalGen_rx_M_</a>;</td></tr>
<tr name="27" id="27">
<td>27</td><td><a id="27c1" class="tk">RT_MODEL_SignalGen_rx_T</a> <a id="27c25" class="tk">*</a><span class="kw">const</span> <a id="27c32" class="tk">SignalGen_rx_M</a> = <a id="27c49" class="tk">&amp;</a><a id="27c50" class="tk">SignalGen_rx_M_</a>;</td></tr>
<tr name="28" id="28">
<td>28</td><td><span class="kw">static</span> <span class="kw">void</span> <a id="28c13" class="tk">rate_monotonic_scheduler</a>(<span class="kw">void</span>);</td></tr>
<tr name="29" id="29">
<td>29</td><td></td></tr>
<tr name="30" id="30">
<td>30</td><td><span class="ct">/*</span></td></tr>
<tr name="31" id="31">
<td>31</td><td><span class="ct"> * Set which subrates need to run this base step (base rate always runs).</span></td></tr>
<tr name="32" id="32">
<td>32</td><td><span class="ct"> * This function must be called prior to calling the model step function</span></td></tr>
<tr name="33" id="33">
<td>33</td><td><span class="ct"> * in order to "remember" which rates need to run this base step.  The</span></td></tr>
<tr name="34" id="34">
<td>34</td><td><span class="ct"> * buffering of events allows for overlapping preemption.</span></td></tr>
<tr name="35" id="35">
<td>35</td><td><span class="ct"> */</span></td></tr>
<tr name="36" id="36">
<td>36</td><td><span class="kw">void</span> <a id="36c6" class="tk">SignalGen_rx_SetEventsForThisBaseStep</a>(<a id="36c44" class="tk">boolean_T</a> <a id="36c54" class="tk">*</a><a id="36c55" class="tk">eventFlags</a>)</td></tr>
<tr name="37" id="37">
<td>37</td><td><span class="br">{</span></td></tr>
<tr name="38" id="38">
<td>38</td><td>  <span class="ct">/* Task runs when its counter is zero, computed via rtmStepTask macro */</span></td></tr>
<tr name="39" id="39">
<td>39</td><td>  <a id="39c3" class="tk">eventFlags</a>[1] = ((<a id="39c21" class="tk">boolean_T</a>)<a id="39c31" class="tk">rtmStepTask</a>(<a id="39c43" class="tk">SignalGen_rx_M</a>, 1));</td></tr>
<tr name="40" id="40">
<td>40</td><td>  <a id="40c3" class="tk">eventFlags</a>[2] = ((<a id="40c21" class="tk">boolean_T</a>)<a id="40c31" class="tk">rtmStepTask</a>(<a id="40c43" class="tk">SignalGen_rx_M</a>, 2));</td></tr>
<tr name="41" id="41">
<td>41</td><td><span class="br">}</span></td></tr>
<tr name="42" id="42">
<td>42</td><td></td></tr>
<tr name="43" id="43">
<td>43</td><td><span class="ct">/*</span></td></tr>
<tr name="44" id="44">
<td>44</td><td><span class="ct"> *   This function updates active task flag for each subrate</span></td></tr>
<tr name="45" id="45">
<td>45</td><td><span class="ct"> * and rate transition flags for tasks that exchange data.</span></td></tr>
<tr name="46" id="46">
<td>46</td><td><span class="ct"> * The function assumes rate-monotonic multitasking scheduler.</span></td></tr>
<tr name="47" id="47">
<td>47</td><td><span class="ct"> * The function must be called at model base rate so that</span></td></tr>
<tr name="48" id="48">
<td>48</td><td><span class="ct"> * the generated code self-manages all its subrates and rate</span></td></tr>
<tr name="49" id="49">
<td>49</td><td><span class="ct"> * transition flags.</span></td></tr>
<tr name="50" id="50">
<td>50</td><td><span class="ct"> */</span></td></tr>
<tr name="51" id="51">
<td>51</td><td><span class="kw">static</span> <span class="kw">void</span> <a id="51c13" class="tk">rate_monotonic_scheduler</a>(<span class="kw">void</span>)</td></tr>
<tr name="52" id="52">
<td>52</td><td><span class="br">{</span></td></tr>
<tr name="53" id="53">
<td>53</td><td>  <span class="ct">/* Compute which subrates run during the next base time step.  Subrates</span></td></tr>
<tr name="54" id="54">
<td>54</td><td><span class="ct">   * are an integer multiple of the base rate counter.  Therefore, the subtask</span></td></tr>
<tr name="55" id="55">
<td>55</td><td><span class="ct">   * counter is reset when it reaches its limit (zero means run).</span></td></tr>
<tr name="56" id="56">
<td>56</td><td><span class="ct">   */</span></td></tr>
<tr name="57" id="57">
<td>57</td><td>  (<a id="57c4" class="tk">SignalGen_rx_M</a>-&gt;<a id="57c20" class="tk">Timing</a>.<a id="57c27" class="tk">TaskCounters</a>.<a id="57c40" class="tk">TID</a>[1])<a id="57c47" class="tk">++</a>;</td></tr>
<tr name="58" id="58">
<td>58</td><td>  <span class="kw">if</span> ((<a id="58c8" class="tk">SignalGen_rx_M</a>-&gt;<a id="58c24" class="tk">Timing</a>.<a id="58c31" class="tk">TaskCounters</a>.<a id="58c44" class="tk">TID</a>[1]) <a id="58c52" class="tk">&gt;</a> 1) <span class="br">{</span><span class="ct">/* Sample time: [6.5104166666666666E-5s, 0.0s] */</span></td></tr>
<tr name="59" id="59">
<td>59</td><td>    <a id="59c5" class="tk">SignalGen_rx_M</a>-&gt;<a id="59c21" class="tk">Timing</a>.<a id="59c28" class="tk">TaskCounters</a>.<a id="59c41" class="tk">TID</a>[1] = 0;</td></tr>
<tr name="60" id="60">
<td>60</td><td>  <span class="br">}</span></td></tr>
<tr name="61" id="61">
<td>61</td><td></td></tr>
<tr name="62" id="62">
<td>62</td><td>  (<a id="62c4" class="tk">SignalGen_rx_M</a>-&gt;<a id="62c20" class="tk">Timing</a>.<a id="62c27" class="tk">TaskCounters</a>.<a id="62c40" class="tk">TID</a>[2])<a id="62c47" class="tk">++</a>;</td></tr>
<tr name="63" id="63">
<td>63</td><td>  <span class="kw">if</span> ((<a id="63c8" class="tk">SignalGen_rx_M</a>-&gt;<a id="63c24" class="tk">Timing</a>.<a id="63c31" class="tk">TaskCounters</a>.<a id="63c44" class="tk">TID</a>[2]) <a id="63c52" class="tk">&gt;</a> 1535) <span class="br">{</span><span class="ct">/* Sample time: [0.05s, 0.0s] */</span></td></tr>
<tr name="64" id="64">
<td>64</td><td>    <a id="64c5" class="tk">SignalGen_rx_M</a>-&gt;<a id="64c21" class="tk">Timing</a>.<a id="64c28" class="tk">TaskCounters</a>.<a id="64c41" class="tk">TID</a>[2] = 0;</td></tr>
<tr name="65" id="65">
<td>65</td><td>  <span class="br">}</span></td></tr>
<tr name="66" id="66">
<td>66</td><td><span class="br">}</span></td></tr>
<tr name="67" id="67">
<td>67</td><td></td></tr>
<tr name="68" id="68">
<td>68</td><td><span class="ct">/* Model step function for TID0 */</span></td></tr>
<tr name="69" id="69">
<td>69</td><td><span class="kw">void</span> <a id="69c6" class="tk">SignalGen_rx_step0</a>(<span class="kw">void</span>)          <span class="ct">/* Sample time: [3.2552083333333333E-5s, 0.0s] */</span></td></tr>
<tr name="70" id="70">
<td>70</td><td><span class="br">{</span></td></tr>
<tr name="71" id="71">
<td>71</td><td>  <span class="ct">/* local block i/o variables */</span></td></tr>
<tr name="72" id="72">
<td>72</td><td>  <a id="72c3" class="tk">uint16_T</a> <a id="72c12" class="tk">rtb_Sum3</a>;</td></tr>
<tr name="73" id="73">
<td>73</td><td>  <a id="73c3" class="tk">uint16_T</a> <a id="73c12" class="tk">rtb_FixPtSum1</a>;</td></tr>
<tr name="74" id="74">
<td>74</td><td>  <a id="74c3" class="tk">uint16_T</a> <a id="74c12" class="tk">tmp</a>;</td></tr>
<tr name="75" id="75">
<td>75</td><td>  <a id="75c3" class="tk">real_T</a> <a id="75c10" class="tk">tmp_0</a>;</td></tr>
<tr name="76" id="76">
<td>76</td><td></td></tr>
<tr name="77" id="77">
<td>77</td><td>  <span class="br">{</span>                                    <span class="ct">/* Sample time: [3.2552083333333333E-5s, 0.0s] */</span></td></tr>
<tr name="78" id="78">
<td>78</td><td>    <a id="78c5" class="tk">rate_monotonic_scheduler</a>();</td></tr>
<tr name="79" id="79">
<td>79</td><td>  <span class="br">}</span></td></tr>
<tr name="80" id="80">
<td>80</td><td></td></tr>
<tr name="81" id="81">
<td>81</td><td>  <span class="ct">/* LookupNDDirect: '<a class="ct blk" blk_line="81">&lt;Root&gt;/DAC1 Lookup Table</a>' incorporates:</span></td></tr>
<tr name="82" id="82">
<td>82</td><td><span class="ct">   *  UnitDelay: '<a class="ct blk" blk_line="82">&lt;S2&gt;/Output</a>'</span></td></tr>
<tr name="83" id="83">
<td>83</td><td><span class="ct">   *</span></td></tr>
<tr name="84" id="84">
<td>84</td><td><span class="ct">   * About '<a class="ct blk" blk_line="84">&lt;Root&gt;/DAC1 Lookup Table</a>':</span></td></tr>
<tr name="85" id="85">
<td>85</td><td><span class="ct">   *  1-dimensional Direct Look-Up returning a Scalar</span></td></tr>
<tr name="86" id="86">
<td>86</td><td><span class="ct">   */</span></td></tr>
<tr name="87" id="87">
<td>87</td><td>  <span class="kw">if</span> (<a id="87c7" class="tk">SignalGen_rx_DW</a>.<a id="87c23" class="tk">Output_DSTATE</a> <a id="87c37" class="tk">&lt;=</a> 511U) <span class="br">{</span></td></tr>
<tr name="88" id="88">
<td>88</td><td>    <a id="88c5" class="tk">tmp</a> = <a id="88c11" class="tk">SignalGen_rx_DW</a>.<a id="88c27" class="tk">Output_DSTATE</a>;</td></tr>
<tr name="89" id="89">
<td>89</td><td>  <span class="br">}</span> <span class="kw">else</span> <span class="br">{</span></td></tr>
<tr name="90" id="90">
<td>90</td><td>    <a id="90c5" class="tk">tmp</a> = 511U;</td></tr>
<tr name="91" id="91">
<td>91</td><td>  <span class="br">}</span></td></tr>
<tr name="92" id="92">
<td>92</td><td></td></tr>
<tr name="93" id="93">
<td>93</td><td>  <span class="ct">/* Switch: '<a class="ct blk" blk_line="93">&lt;S1&gt;/Switch2</a>' incorporates:</span></td></tr>
<tr name="94" id="94">
<td>94</td><td><span class="ct">   *  Constant: '<a class="ct blk" blk_line="94">&lt;S1&gt;/Constant</a>'</span></td></tr>
<tr name="95" id="95">
<td>95</td><td><span class="ct">   */</span></td></tr>
<tr name="96" id="96">
<td>96</td><td>  <span class="kw">if</span> (<a id="96c7" class="tk">SignalGen_rx_B</a>.<a id="96c22" class="tk">Gain</a>[0] <a id="96c30" class="tk">!=</a> 0U) <span class="br">{</span></td></tr>
<tr name="97" id="97">
<td>97</td><td>    <a id="97c5" class="tk">tmp_0</a> = (<a id="97c14" class="tk">real_T</a>)<a id="97c21" class="tk">SignalGen_rx_B</a>.<a id="97c36" class="tk">Gain</a>[0] <a id="97c44" class="tk">*</a> 3.0517578125E-5;</td></tr>
<tr name="98" id="98">
<td>98</td><td>  <span class="br">}</span> <span class="kw">else</span> <span class="br">{</span></td></tr>
<tr name="99" id="99">
<td>99</td><td>    <a id="99c5" class="tk">tmp_0</a> = <a id="99c13" class="tk">SignalGen_rx_P</a>.<a id="99c28" class="tk">Constant_Value</a>;</td></tr>
<tr name="100" id="100">
<td>100</td><td>  <span class="br">}</span></td></tr>
<tr name="101" id="101">
<td>101</td><td></td></tr>
<tr name="102" id="102">
<td>102</td><td>  <span class="ct">/* End of Switch: '<a class="ct blk" blk_line="102">&lt;S1&gt;/Switch2</a>' */</span></td></tr>
<tr name="103" id="103">
<td>103</td><td></td></tr>
<tr name="104" id="104">
<td>104</td><td>  <span class="ct">/* Sum: '<a class="ct blk" blk_line="104">&lt;Root&gt;/Sum</a>' incorporates:</span></td></tr>
<tr name="105" id="105">
<td>105</td><td><span class="ct">   *  Constant: '<a class="ct blk" blk_line="105">&lt;Root&gt;/Constant</a>'</span></td></tr>
<tr name="106" id="106">
<td>106</td><td><span class="ct">   *  LookupNDDirect: '<a class="ct blk" blk_line="106">&lt;Root&gt;/DAC1 Lookup Table</a>'</span></td></tr>
<tr name="107" id="107">
<td>107</td><td><span class="ct">   *  Product: '<a class="ct blk" blk_line="107">&lt;Root&gt;/Gain1</a>'</span></td></tr>
<tr name="108" id="108">
<td>108</td><td><span class="ct">   *</span></td></tr>
<tr name="109" id="109">
<td>109</td><td><span class="ct">   * About '<a class="ct blk" blk_line="109">&lt;Root&gt;/DAC1 Lookup Table</a>':</span></td></tr>
<tr name="110" id="110">
<td>110</td><td><span class="ct">   *  1-dimensional Direct Look-Up returning a Scalar</span></td></tr>
<tr name="111" id="111">
<td>111</td><td><span class="ct">   */</span></td></tr>
<tr name="112" id="112">
<td>112</td><td>  <a id="112c3" class="tk">tmp_0</a> = <a id="112c11" class="tk">floor</a>((<a id="112c18" class="tk">SignalGen_rx_P</a>.<a id="112c33" class="tk">DAC1</a>[(<a id="112c39" class="tk">int16_T</a>)<a id="112c47" class="tk">tmp</a>] <a id="112c52" class="tk">-</a> <a id="112c54" class="tk">SignalGen_rx_P</a>.<a id="112c69" class="tk">PWM_Offset</a>) <a id="112c81" class="tk">*</a></td></tr>
<tr name="113" id="113">
<td>113</td><td>                <a id="113c17" class="tk">tmp_0</a> <a id="113c23" class="tk">+</a> <a id="113c25" class="tk">SignalGen_rx_P</a>.<a id="113c40" class="tk">PWM_Offset</a>);</td></tr>
<tr name="114" id="114">
<td>114</td><td>  <span class="kw">if</span> (<a id="114c7" class="tk">rtIsNaN</a>(<a id="114c15" class="tk">tmp_0</a>) <a id="114c22" class="tk">||</a> <a id="114c25" class="tk">rtIsInf</a>(<a id="114c33" class="tk">tmp_0</a>)) <span class="br">{</span></td></tr>
<tr name="115" id="115">
<td>115</td><td>    <a id="115c5" class="tk">tmp_0</a> = 0.0;</td></tr>
<tr name="116" id="116">
<td>116</td><td>  <span class="br">}</span> <span class="kw">else</span> <span class="br">{</span></td></tr>
<tr name="117" id="117">
<td>117</td><td>    <a id="117c5" class="tk">tmp_0</a> = <a id="117c13" class="tk">fmod</a>(<a id="117c18" class="tk">tmp_0</a>, 65536.0);</td></tr>
<tr name="118" id="118">
<td>118</td><td>  <span class="br">}</span></td></tr>
<tr name="119" id="119">
<td>119</td><td></td></tr>
<tr name="120" id="120">
<td>120</td><td>  <a id="120c3" class="tk">rtb_Sum3</a> = <a id="120c14" class="tk">tmp_0</a> <a id="120c20" class="tk">&lt;</a> 0.0 <a id="120c26" class="tk">?</a> (<a id="120c29" class="tk">uint16_T</a>)<a id="120c38" class="tk">-</a>(<a id="120c40" class="tk">int16_T</a>)(<a id="120c49" class="tk">uint16_T</a>)<a id="120c58" class="tk">-</a><a id="120c59" class="tk">tmp_0</a> <a id="120c65" class="tk">:</a> (<a id="120c68" class="tk">uint16_T</a>)</td></tr>
<tr name="121" id="121">
<td>121</td><td>    <a id="121c5" class="tk">tmp_0</a>;</td></tr>
<tr name="122" id="122">
<td>122</td><td></td></tr>
<tr name="123" id="123">
<td>123</td><td>  <span class="ct">/* End of Sum: '<a class="ct blk" blk_line="123">&lt;Root&gt;/Sum</a>' */</span></td></tr>
<tr name="124" id="124">
<td>124</td><td></td></tr>
<tr name="125" id="125">
<td>125</td><td>  <span class="ct">/* Switch: '<a class="ct blk" blk_line="125">&lt;S1&gt;/Switch1</a>' incorporates:</span></td></tr>
<tr name="126" id="126">
<td>126</td><td><span class="ct">   *  Constant: '<a class="ct blk" blk_line="126">&lt;S1&gt;/Constant</a>'</span></td></tr>
<tr name="127" id="127">
<td>127</td><td><span class="ct">   */</span></td></tr>
<tr name="128" id="128">
<td>128</td><td>  <span class="kw">if</span> (<a id="128c7" class="tk">SignalGen_rx_B</a>.<a id="128c22" class="tk">Gain</a>[1] <a id="128c30" class="tk">!=</a> 0U) <span class="br">{</span></td></tr>
<tr name="129" id="129">
<td>129</td><td>    <a id="129c5" class="tk">tmp_0</a> = (<a id="129c14" class="tk">real_T</a>)<a id="129c21" class="tk">SignalGen_rx_B</a>.<a id="129c36" class="tk">Gain</a>[1] <a id="129c44" class="tk">*</a> 3.0517578125E-5;</td></tr>
<tr name="130" id="130">
<td>130</td><td>  <span class="br">}</span> <span class="kw">else</span> <span class="br">{</span></td></tr>
<tr name="131" id="131">
<td>131</td><td>    <a id="131c5" class="tk">tmp_0</a> = <a id="131c13" class="tk">SignalGen_rx_P</a>.<a id="131c28" class="tk">Constant_Value</a>;</td></tr>
<tr name="132" id="132">
<td>132</td><td>  <span class="br">}</span></td></tr>
<tr name="133" id="133">
<td>133</td><td></td></tr>
<tr name="134" id="134">
<td>134</td><td>  <span class="ct">/* End of Switch: '<a class="ct blk" blk_line="134">&lt;S1&gt;/Switch1</a>' */</span></td></tr>
<tr name="135" id="135">
<td>135</td><td></td></tr>
<tr name="136" id="136">
<td>136</td><td>  <span class="ct">/* LookupNDDirect: '<a class="ct blk" blk_line="136">&lt;Root&gt;/DAC2 Lookup Table</a>' incorporates:</span></td></tr>
<tr name="137" id="137">
<td>137</td><td><span class="ct">   *  UnitDelay: '<a class="ct blk" blk_line="137">&lt;S2&gt;/Output</a>'</span></td></tr>
<tr name="138" id="138">
<td>138</td><td><span class="ct">   *</span></td></tr>
<tr name="139" id="139">
<td>139</td><td><span class="ct">   * About '<a class="ct blk" blk_line="139">&lt;Root&gt;/DAC2 Lookup Table</a>':</span></td></tr>
<tr name="140" id="140">
<td>140</td><td><span class="ct">   *  1-dimensional Direct Look-Up returning a Scalar</span></td></tr>
<tr name="141" id="141">
<td>141</td><td><span class="ct">   */</span></td></tr>
<tr name="142" id="142">
<td>142</td><td>  <span class="kw">if</span> (<a id="142c7" class="tk">SignalGen_rx_DW</a>.<a id="142c23" class="tk">Output_DSTATE</a> <a id="142c37" class="tk">&lt;=</a> 511U) <span class="br">{</span></td></tr>
<tr name="143" id="143">
<td>143</td><td>    <a id="143c5" class="tk">tmp</a> = <a id="143c11" class="tk">SignalGen_rx_DW</a>.<a id="143c27" class="tk">Output_DSTATE</a>;</td></tr>
<tr name="144" id="144">
<td>144</td><td>  <span class="br">}</span> <span class="kw">else</span> <span class="br">{</span></td></tr>
<tr name="145" id="145">
<td>145</td><td>    <a id="145c5" class="tk">tmp</a> = 511U;</td></tr>
<tr name="146" id="146">
<td>146</td><td>  <span class="br">}</span></td></tr>
<tr name="147" id="147">
<td>147</td><td></td></tr>
<tr name="148" id="148">
<td>148</td><td>  <span class="ct">/* Sum: '<a class="ct blk" blk_line="148">&lt;Root&gt;/Sum1</a>' incorporates:</span></td></tr>
<tr name="149" id="149">
<td>149</td><td><span class="ct">   *  Constant: '<a class="ct blk" blk_line="149">&lt;Root&gt;/Constant</a>'</span></td></tr>
<tr name="150" id="150">
<td>150</td><td><span class="ct">   *  LookupNDDirect: '<a class="ct blk" blk_line="150">&lt;Root&gt;/DAC2 Lookup Table</a>'</span></td></tr>
<tr name="151" id="151">
<td>151</td><td><span class="ct">   *  Product: '<a class="ct blk" blk_line="151">&lt;Root&gt;/Gain2</a>'</span></td></tr>
<tr name="152" id="152">
<td>152</td><td><span class="ct">   *</span></td></tr>
<tr name="153" id="153">
<td>153</td><td><span class="ct">   * About '<a class="ct blk" blk_line="153">&lt;Root&gt;/DAC2 Lookup Table</a>':</span></td></tr>
<tr name="154" id="154">
<td>154</td><td><span class="ct">   *  1-dimensional Direct Look-Up returning a Scalar</span></td></tr>
<tr name="155" id="155">
<td>155</td><td><span class="ct">   */</span></td></tr>
<tr name="156" id="156">
<td>156</td><td>  <a id="156c3" class="tk">tmp_0</a> = <a id="156c11" class="tk">floor</a>((<a id="156c18" class="tk">SignalGen_rx_P</a>.<a id="156c33" class="tk">DAC2</a>[(<a id="156c39" class="tk">int16_T</a>)<a id="156c47" class="tk">tmp</a>] <a id="156c52" class="tk">-</a> <a id="156c54" class="tk">SignalGen_rx_P</a>.<a id="156c69" class="tk">PWM_Offset</a>) <a id="156c81" class="tk">*</a></td></tr>
<tr name="157" id="157">
<td>157</td><td>                <a id="157c17" class="tk">tmp_0</a> <a id="157c23" class="tk">+</a> <a id="157c25" class="tk">SignalGen_rx_P</a>.<a id="157c40" class="tk">PWM_Offset</a>);</td></tr>
<tr name="158" id="158">
<td>158</td><td>  <span class="kw">if</span> (<a id="158c7" class="tk">rtIsNaN</a>(<a id="158c15" class="tk">tmp_0</a>) <a id="158c22" class="tk">||</a> <a id="158c25" class="tk">rtIsInf</a>(<a id="158c33" class="tk">tmp_0</a>)) <span class="br">{</span></td></tr>
<tr name="159" id="159">
<td>159</td><td>    <a id="159c5" class="tk">tmp_0</a> = 0.0;</td></tr>
<tr name="160" id="160">
<td>160</td><td>  <span class="br">}</span> <span class="kw">else</span> <span class="br">{</span></td></tr>
<tr name="161" id="161">
<td>161</td><td>    <a id="161c5" class="tk">tmp_0</a> = <a id="161c13" class="tk">fmod</a>(<a id="161c18" class="tk">tmp_0</a>, 65536.0);</td></tr>
<tr name="162" id="162">
<td>162</td><td>  <span class="br">}</span></td></tr>
<tr name="163" id="163">
<td>163</td><td></td></tr>
<tr name="164" id="164">
<td>164</td><td>  <a id="164c3" class="tk">rtb_FixPtSum1</a> = <a id="164c19" class="tk">tmp_0</a> <a id="164c25" class="tk">&lt;</a> 0.0 <a id="164c31" class="tk">?</a> (<a id="164c34" class="tk">uint16_T</a>)<a id="164c43" class="tk">-</a>(<a id="164c45" class="tk">int16_T</a>)(<a id="164c54" class="tk">uint16_T</a>)<a id="164c63" class="tk">-</a><a id="164c64" class="tk">tmp_0</a> <a id="164c70" class="tk">:</a> (<a id="164c73" class="tk">uint16_T</a>)</td></tr>
<tr name="165" id="165">
<td>165</td><td>    <a id="165c5" class="tk">tmp_0</a>;</td></tr>
<tr name="166" id="166">
<td>166</td><td></td></tr>
<tr name="167" id="167">
<td>167</td><td>  <span class="ct">/* End of Sum: '<a class="ct blk" blk_line="167">&lt;Root&gt;/Sum1</a>' */</span></td></tr>
<tr name="168" id="168">
<td>168</td><td></td></tr>
<tr name="169" id="169">
<td>169</td><td>  <span class="ct">/* S-Function (c2802xpwm): '<a class="ct blk" blk_line="169">&lt;Root&gt;/ePWM7 DAC1 and DAC2</a>' */</span></td></tr>
<tr name="170" id="170">
<td>170</td><td></td></tr>
<tr name="171" id="171">
<td>171</td><td>  <span class="ct">/*-- Update CMPA value for ePWM7 --*/</span></td></tr>
<tr name="172" id="172">
<td>172</td><td>  <span class="br">{</span></td></tr>
<tr name="173" id="173">
<td>173</td><td>    <a id="173c5" class="tk">EPwm7Regs</a>.<a id="173c15" class="tk">CMPA</a>.<a id="173c20" class="tk">half</a>.<a id="173c25" class="tk">CMPA</a> = (<a id="173c33" class="tk">uint16_T</a>)(<a id="173c43" class="tk">rtb_Sum3</a>);</td></tr>
<tr name="174" id="174">
<td>174</td><td>  <span class="br">}</span></td></tr>
<tr name="175" id="175">
<td>175</td><td></td></tr>
<tr name="176" id="176">
<td>176</td><td>  <span class="ct">/*-- Update CMPB value for ePWM7 --*/</span></td></tr>
<tr name="177" id="177">
<td>177</td><td>  <span class="br">{</span></td></tr>
<tr name="178" id="178">
<td>178</td><td>    <a id="178c5" class="tk">EPwm7Regs</a>.<a id="178c15" class="tk">CMPB</a> = (<a id="178c23" class="tk">uint16_T</a>)(<a id="178c33" class="tk">rtb_FixPtSum1</a>);</td></tr>
<tr name="179" id="179">
<td>179</td><td>  <span class="br">}</span></td></tr>
<tr name="180" id="180">
<td>180</td><td></td></tr>
<tr name="181" id="181">
<td>181</td><td>  <span class="ct">/* LookupNDDirect: '<a class="ct blk" blk_line="181">&lt;Root&gt;/DAC3 Lookup Table </a>' incorporates:</span></td></tr>
<tr name="182" id="182">
<td>182</td><td><span class="ct">   *  UnitDelay: '<a class="ct blk" blk_line="182">&lt;S2&gt;/Output</a>'</span></td></tr>
<tr name="183" id="183">
<td>183</td><td><span class="ct">   *</span></td></tr>
<tr name="184" id="184">
<td>184</td><td><span class="ct">   * About '<a class="ct blk" blk_line="184">&lt;Root&gt;/DAC3 Lookup Table </a>':</span></td></tr>
<tr name="185" id="185">
<td>185</td><td><span class="ct">   *  1-dimensional Direct Look-Up returning a Scalar</span></td></tr>
<tr name="186" id="186">
<td>186</td><td><span class="ct">   */</span></td></tr>
<tr name="187" id="187">
<td>187</td><td>  <span class="kw">if</span> (<a id="187c7" class="tk">SignalGen_rx_DW</a>.<a id="187c23" class="tk">Output_DSTATE</a> <a id="187c37" class="tk">&lt;=</a> 511U) <span class="br">{</span></td></tr>
<tr name="188" id="188">
<td>188</td><td>    <a id="188c5" class="tk">tmp</a> = <a id="188c11" class="tk">SignalGen_rx_DW</a>.<a id="188c27" class="tk">Output_DSTATE</a>;</td></tr>
<tr name="189" id="189">
<td>189</td><td>  <span class="br">}</span> <span class="kw">else</span> <span class="br">{</span></td></tr>
<tr name="190" id="190">
<td>190</td><td>    <a id="190c5" class="tk">tmp</a> = 511U;</td></tr>
<tr name="191" id="191">
<td>191</td><td>  <span class="br">}</span></td></tr>
<tr name="192" id="192">
<td>192</td><td></td></tr>
<tr name="193" id="193">
<td>193</td><td>  <span class="ct">/* Switch: '<a class="ct blk" blk_line="193">&lt;S1&gt;/Switch3</a>' incorporates:</span></td></tr>
<tr name="194" id="194">
<td>194</td><td><span class="ct">   *  Constant: '<a class="ct blk" blk_line="194">&lt;S1&gt;/Constant</a>'</span></td></tr>
<tr name="195" id="195">
<td>195</td><td><span class="ct">   */</span></td></tr>
<tr name="196" id="196">
<td>196</td><td>  <span class="kw">if</span> (<a id="196c7" class="tk">SignalGen_rx_B</a>.<a id="196c22" class="tk">Gain</a>[2] <a id="196c30" class="tk">!=</a> 0U) <span class="br">{</span></td></tr>
<tr name="197" id="197">
<td>197</td><td>    <a id="197c5" class="tk">tmp_0</a> = (<a id="197c14" class="tk">real_T</a>)<a id="197c21" class="tk">SignalGen_rx_B</a>.<a id="197c36" class="tk">Gain</a>[2] <a id="197c44" class="tk">*</a> 3.0517578125E-5;</td></tr>
<tr name="198" id="198">
<td>198</td><td>  <span class="br">}</span> <span class="kw">else</span> <span class="br">{</span></td></tr>
<tr name="199" id="199">
<td>199</td><td>    <a id="199c5" class="tk">tmp_0</a> = <a id="199c13" class="tk">SignalGen_rx_P</a>.<a id="199c28" class="tk">Constant_Value</a>;</td></tr>
<tr name="200" id="200">
<td>200</td><td>  <span class="br">}</span></td></tr>
<tr name="201" id="201">
<td>201</td><td></td></tr>
<tr name="202" id="202">
<td>202</td><td>  <span class="ct">/* End of Switch: '<a class="ct blk" blk_line="202">&lt;S1&gt;/Switch3</a>' */</span></td></tr>
<tr name="203" id="203">
<td>203</td><td></td></tr>
<tr name="204" id="204">
<td>204</td><td>  <span class="ct">/* Sum: '<a class="ct blk" blk_line="204">&lt;Root&gt;/Sum2</a>' incorporates:</span></td></tr>
<tr name="205" id="205">
<td>205</td><td><span class="ct">   *  Constant: '<a class="ct blk" blk_line="205">&lt;Root&gt;/Constant</a>'</span></td></tr>
<tr name="206" id="206">
<td>206</td><td><span class="ct">   *  LookupNDDirect: '<a class="ct blk" blk_line="206">&lt;Root&gt;/DAC3 Lookup Table </a>'</span></td></tr>
<tr name="207" id="207">
<td>207</td><td><span class="ct">   *  Product: '<a class="ct blk" blk_line="207">&lt;Root&gt;/Gain3</a>'</span></td></tr>
<tr name="208" id="208">
<td>208</td><td><span class="ct">   *</span></td></tr>
<tr name="209" id="209">
<td>209</td><td><span class="ct">   * About '<a class="ct blk" blk_line="209">&lt;Root&gt;/DAC3 Lookup Table </a>':</span></td></tr>
<tr name="210" id="210">
<td>210</td><td><span class="ct">   *  1-dimensional Direct Look-Up returning a Scalar</span></td></tr>
<tr name="211" id="211">
<td>211</td><td><span class="ct">   */</span></td></tr>
<tr name="212" id="212">
<td>212</td><td>  <a id="212c3" class="tk">tmp_0</a> = <a id="212c11" class="tk">floor</a>((<a id="212c18" class="tk">SignalGen_rx_P</a>.<a id="212c33" class="tk">DAC3</a>[(<a id="212c39" class="tk">int16_T</a>)<a id="212c47" class="tk">tmp</a>] <a id="212c52" class="tk">-</a> <a id="212c54" class="tk">SignalGen_rx_P</a>.<a id="212c69" class="tk">PWM_Offset</a>) <a id="212c81" class="tk">*</a></td></tr>
<tr name="213" id="213">
<td>213</td><td>                <a id="213c17" class="tk">tmp_0</a> <a id="213c23" class="tk">+</a> <a id="213c25" class="tk">SignalGen_rx_P</a>.<a id="213c40" class="tk">PWM_Offset</a>);</td></tr>
<tr name="214" id="214">
<td>214</td><td>  <span class="kw">if</span> (<a id="214c7" class="tk">rtIsNaN</a>(<a id="214c15" class="tk">tmp_0</a>) <a id="214c22" class="tk">||</a> <a id="214c25" class="tk">rtIsInf</a>(<a id="214c33" class="tk">tmp_0</a>)) <span class="br">{</span></td></tr>
<tr name="215" id="215">
<td>215</td><td>    <a id="215c5" class="tk">tmp_0</a> = 0.0;</td></tr>
<tr name="216" id="216">
<td>216</td><td>  <span class="br">}</span> <span class="kw">else</span> <span class="br">{</span></td></tr>
<tr name="217" id="217">
<td>217</td><td>    <a id="217c5" class="tk">tmp_0</a> = <a id="217c13" class="tk">fmod</a>(<a id="217c18" class="tk">tmp_0</a>, 65536.0);</td></tr>
<tr name="218" id="218">
<td>218</td><td>  <span class="br">}</span></td></tr>
<tr name="219" id="219">
<td>219</td><td></td></tr>
<tr name="220" id="220">
<td>220</td><td>  <a id="220c3" class="tk">rtb_FixPtSum1</a> = <a id="220c19" class="tk">tmp_0</a> <a id="220c25" class="tk">&lt;</a> 0.0 <a id="220c31" class="tk">?</a> (<a id="220c34" class="tk">uint16_T</a>)<a id="220c43" class="tk">-</a>(<a id="220c45" class="tk">int16_T</a>)(<a id="220c54" class="tk">uint16_T</a>)<a id="220c63" class="tk">-</a><a id="220c64" class="tk">tmp_0</a> <a id="220c70" class="tk">:</a> (<a id="220c73" class="tk">uint16_T</a>)</td></tr>
<tr name="221" id="221">
<td>221</td><td>    <a id="221c5" class="tk">tmp_0</a>;</td></tr>
<tr name="222" id="222">
<td>222</td><td></td></tr>
<tr name="223" id="223">
<td>223</td><td>  <span class="ct">/* End of Sum: '<a class="ct blk" blk_line="223">&lt;Root&gt;/Sum2</a>' */</span></td></tr>
<tr name="224" id="224">
<td>224</td><td></td></tr>
<tr name="225" id="225">
<td>225</td><td>  <span class="ct">/* Switch: '<a class="ct blk" blk_line="225">&lt;S1&gt;/Switch4</a>' incorporates:</span></td></tr>
<tr name="226" id="226">
<td>226</td><td><span class="ct">   *  Constant: '<a class="ct blk" blk_line="226">&lt;S1&gt;/Constant</a>'</span></td></tr>
<tr name="227" id="227">
<td>227</td><td><span class="ct">   */</span></td></tr>
<tr name="228" id="228">
<td>228</td><td>  <span class="kw">if</span> (<a id="228c7" class="tk">SignalGen_rx_B</a>.<a id="228c22" class="tk">Gain</a>[3] <a id="228c30" class="tk">!=</a> 0U) <span class="br">{</span></td></tr>
<tr name="229" id="229">
<td>229</td><td>    <a id="229c5" class="tk">tmp_0</a> = (<a id="229c14" class="tk">real_T</a>)<a id="229c21" class="tk">SignalGen_rx_B</a>.<a id="229c36" class="tk">Gain</a>[3] <a id="229c44" class="tk">*</a> 3.0517578125E-5;</td></tr>
<tr name="230" id="230">
<td>230</td><td>  <span class="br">}</span> <span class="kw">else</span> <span class="br">{</span></td></tr>
<tr name="231" id="231">
<td>231</td><td>    <a id="231c5" class="tk">tmp_0</a> = <a id="231c13" class="tk">SignalGen_rx_P</a>.<a id="231c28" class="tk">Constant_Value</a>;</td></tr>
<tr name="232" id="232">
<td>232</td><td>  <span class="br">}</span></td></tr>
<tr name="233" id="233">
<td>233</td><td></td></tr>
<tr name="234" id="234">
<td>234</td><td>  <span class="ct">/* End of Switch: '<a class="ct blk" blk_line="234">&lt;S1&gt;/Switch4</a>' */</span></td></tr>
<tr name="235" id="235">
<td>235</td><td></td></tr>
<tr name="236" id="236">
<td>236</td><td>  <span class="ct">/* LookupNDDirect: '<a class="ct blk" blk_line="236">&lt;Root&gt;/DAC4 Lookup Table</a>' incorporates:</span></td></tr>
<tr name="237" id="237">
<td>237</td><td><span class="ct">   *  UnitDelay: '<a class="ct blk" blk_line="237">&lt;S2&gt;/Output</a>'</span></td></tr>
<tr name="238" id="238">
<td>238</td><td><span class="ct">   *</span></td></tr>
<tr name="239" id="239">
<td>239</td><td><span class="ct">   * About '<a class="ct blk" blk_line="239">&lt;Root&gt;/DAC4 Lookup Table</a>':</span></td></tr>
<tr name="240" id="240">
<td>240</td><td><span class="ct">   *  1-dimensional Direct Look-Up returning a Scalar</span></td></tr>
<tr name="241" id="241">
<td>241</td><td><span class="ct">   */</span></td></tr>
<tr name="242" id="242">
<td>242</td><td>  <span class="kw">if</span> (<a id="242c7" class="tk">SignalGen_rx_DW</a>.<a id="242c23" class="tk">Output_DSTATE</a> <a id="242c37" class="tk">&lt;=</a> 511U) <span class="br">{</span></td></tr>
<tr name="243" id="243">
<td>243</td><td>    <a id="243c5" class="tk">tmp</a> = <a id="243c11" class="tk">SignalGen_rx_DW</a>.<a id="243c27" class="tk">Output_DSTATE</a>;</td></tr>
<tr name="244" id="244">
<td>244</td><td>  <span class="br">}</span> <span class="kw">else</span> <span class="br">{</span></td></tr>
<tr name="245" id="245">
<td>245</td><td>    <a id="245c5" class="tk">tmp</a> = 511U;</td></tr>
<tr name="246" id="246">
<td>246</td><td>  <span class="br">}</span></td></tr>
<tr name="247" id="247">
<td>247</td><td></td></tr>
<tr name="248" id="248">
<td>248</td><td>  <span class="ct">/* Sum: '<a class="ct blk" blk_line="248">&lt;Root&gt;/Sum3</a>' incorporates:</span></td></tr>
<tr name="249" id="249">
<td>249</td><td><span class="ct">   *  Constant: '<a class="ct blk" blk_line="249">&lt;Root&gt;/Constant</a>'</span></td></tr>
<tr name="250" id="250">
<td>250</td><td><span class="ct">   *  LookupNDDirect: '<a class="ct blk" blk_line="250">&lt;Root&gt;/DAC4 Lookup Table</a>'</span></td></tr>
<tr name="251" id="251">
<td>251</td><td><span class="ct">   *  Product: '<a class="ct blk" blk_line="251">&lt;Root&gt;/Gain4</a>'</span></td></tr>
<tr name="252" id="252">
<td>252</td><td><span class="ct">   *</span></td></tr>
<tr name="253" id="253">
<td>253</td><td><span class="ct">   * About '<a class="ct blk" blk_line="253">&lt;Root&gt;/DAC4 Lookup Table</a>':</span></td></tr>
<tr name="254" id="254">
<td>254</td><td><span class="ct">   *  1-dimensional Direct Look-Up returning a Scalar</span></td></tr>
<tr name="255" id="255">
<td>255</td><td><span class="ct">   */</span></td></tr>
<tr name="256" id="256">
<td>256</td><td>  <a id="256c3" class="tk">tmp_0</a> = <a id="256c11" class="tk">floor</a>((<a id="256c18" class="tk">SignalGen_rx_P</a>.<a id="256c33" class="tk">DAC4</a>[(<a id="256c39" class="tk">int16_T</a>)<a id="256c47" class="tk">tmp</a>] <a id="256c52" class="tk">-</a> <a id="256c54" class="tk">SignalGen_rx_P</a>.<a id="256c69" class="tk">PWM_Offset</a>) <a id="256c81" class="tk">*</a></td></tr>
<tr name="257" id="257">
<td>257</td><td>                <a id="257c17" class="tk">tmp_0</a> <a id="257c23" class="tk">+</a> <a id="257c25" class="tk">SignalGen_rx_P</a>.<a id="257c40" class="tk">PWM_Offset</a>);</td></tr>
<tr name="258" id="258">
<td>258</td><td>  <span class="kw">if</span> (<a id="258c7" class="tk">rtIsNaN</a>(<a id="258c15" class="tk">tmp_0</a>) <a id="258c22" class="tk">||</a> <a id="258c25" class="tk">rtIsInf</a>(<a id="258c33" class="tk">tmp_0</a>)) <span class="br">{</span></td></tr>
<tr name="259" id="259">
<td>259</td><td>    <a id="259c5" class="tk">tmp_0</a> = 0.0;</td></tr>
<tr name="260" id="260">
<td>260</td><td>  <span class="br">}</span> <span class="kw">else</span> <span class="br">{</span></td></tr>
<tr name="261" id="261">
<td>261</td><td>    <a id="261c5" class="tk">tmp_0</a> = <a id="261c13" class="tk">fmod</a>(<a id="261c18" class="tk">tmp_0</a>, 65536.0);</td></tr>
<tr name="262" id="262">
<td>262</td><td>  <span class="br">}</span></td></tr>
<tr name="263" id="263">
<td>263</td><td></td></tr>
<tr name="264" id="264">
<td>264</td><td>  <a id="264c3" class="tk">rtb_Sum3</a> = <a id="264c14" class="tk">tmp_0</a> <a id="264c20" class="tk">&lt;</a> 0.0 <a id="264c26" class="tk">?</a> (<a id="264c29" class="tk">uint16_T</a>)<a id="264c38" class="tk">-</a>(<a id="264c40" class="tk">int16_T</a>)(<a id="264c49" class="tk">uint16_T</a>)<a id="264c58" class="tk">-</a><a id="264c59" class="tk">tmp_0</a> <a id="264c65" class="tk">:</a> (<a id="264c68" class="tk">uint16_T</a>)</td></tr>
<tr name="265" id="265">
<td>265</td><td>    <a id="265c5" class="tk">tmp_0</a>;</td></tr>
<tr name="266" id="266">
<td>266</td><td></td></tr>
<tr name="267" id="267">
<td>267</td><td>  <span class="ct">/* End of Sum: '<a class="ct blk" blk_line="267">&lt;Root&gt;/Sum3</a>' */</span></td></tr>
<tr name="268" id="268">
<td>268</td><td></td></tr>
<tr name="269" id="269">
<td>269</td><td>  <span class="ct">/* S-Function (c2802xpwm): '<a class="ct blk" blk_line="269">&lt;Root&gt;/ePWM8 DAC3 and DAC4</a>' */</span></td></tr>
<tr name="270" id="270">
<td>270</td><td></td></tr>
<tr name="271" id="271">
<td>271</td><td>  <span class="ct">/*-- Update CMPA value for ePWM8 --*/</span></td></tr>
<tr name="272" id="272">
<td>272</td><td>  <span class="br">{</span></td></tr>
<tr name="273" id="273">
<td>273</td><td>    <a id="273c5" class="tk">EPwm8Regs</a>.<a id="273c15" class="tk">CMPA</a>.<a id="273c20" class="tk">half</a>.<a id="273c25" class="tk">CMPA</a> = (<a id="273c33" class="tk">uint16_T</a>)(<a id="273c43" class="tk">rtb_FixPtSum1</a>);</td></tr>
<tr name="274" id="274">
<td>274</td><td>  <span class="br">}</span></td></tr>
<tr name="275" id="275">
<td>275</td><td></td></tr>
<tr name="276" id="276">
<td>276</td><td>  <span class="ct">/*-- Update CMPB value for ePWM8 --*/</span></td></tr>
<tr name="277" id="277">
<td>277</td><td>  <span class="br">{</span></td></tr>
<tr name="278" id="278">
<td>278</td><td>    <a id="278c5" class="tk">EPwm8Regs</a>.<a id="278c15" class="tk">CMPB</a> = (<a id="278c23" class="tk">uint16_T</a>)(<a id="278c33" class="tk">rtb_Sum3</a>);</td></tr>
<tr name="279" id="279">
<td>279</td><td>  <span class="br">}</span></td></tr>
<tr name="280" id="280">
<td>280</td><td></td></tr>
<tr name="281" id="281">
<td>281</td><td>  <span class="ct">/* Sum: '<a class="ct blk" blk_line="281">&lt;S4&gt;/FixPt Sum1</a>' incorporates:</span></td></tr>
<tr name="282" id="282">
<td>282</td><td><span class="ct">   *  Constant: '<a class="ct blk" blk_line="282">&lt;S4&gt;/FixPt Constant</a>'</span></td></tr>
<tr name="283" id="283">
<td>283</td><td><span class="ct">   *  UnitDelay: '<a class="ct blk" blk_line="283">&lt;S2&gt;/Output</a>'</span></td></tr>
<tr name="284" id="284">
<td>284</td><td><span class="ct">   */</span></td></tr>
<tr name="285" id="285">
<td>285</td><td>  <a id="285c3" class="tk">rtb_FixPtSum1</a> = <a id="285c19" class="tk">SignalGen_rx_DW</a>.<a id="285c35" class="tk">Output_DSTATE</a> <a id="285c49" class="tk">+</a></td></tr>
<tr name="286" id="286">
<td>286</td><td>    <a id="286c5" class="tk">SignalGen_rx_P</a>.<a id="286c20" class="tk">FixPtConstant_Value</a>;</td></tr>
<tr name="287" id="287">
<td>287</td><td></td></tr>
<tr name="288" id="288">
<td>288</td><td>  <span class="ct">/* Switch: '<a class="ct blk" blk_line="288">&lt;S5&gt;/FixPt Switch</a>' */</span></td></tr>
<tr name="289" id="289">
<td>289</td><td>  <span class="kw">if</span> (<a id="289c7" class="tk">rtb_FixPtSum1</a> <a id="289c21" class="tk">&gt;</a> <a id="289c23" class="tk">SignalGen_rx_P</a>.<a id="289c38" class="tk">CounterLimited_uplimit</a>) <span class="br">{</span></td></tr>
<tr name="290" id="290">
<td>290</td><td>    <span class="ct">/* Update for UnitDelay: '<a class="ct blk" blk_line="290">&lt;S2&gt;/Output</a>' incorporates:</span></td></tr>
<tr name="291" id="291">
<td>291</td><td><span class="ct">     *  Constant: '<a class="ct blk" blk_line="291">&lt;S5&gt;/Constant</a>'</span></td></tr>
<tr name="292" id="292">
<td>292</td><td><span class="ct">     */</span></td></tr>
<tr name="293" id="293">
<td>293</td><td>    <a id="293c5" class="tk">SignalGen_rx_DW</a>.<a id="293c21" class="tk">Output_DSTATE</a> = <a id="293c37" class="tk">SignalGen_rx_P</a>.<a id="293c52" class="tk">Constant_Value_o</a>;</td></tr>
<tr name="294" id="294">
<td>294</td><td>  <span class="br">}</span> <span class="kw">else</span> <span class="br">{</span></td></tr>
<tr name="295" id="295">
<td>295</td><td>    <span class="ct">/* Update for UnitDelay: '<a class="ct blk" blk_line="295">&lt;S2&gt;/Output</a>' */</span></td></tr>
<tr name="296" id="296">
<td>296</td><td>    <a id="296c5" class="tk">SignalGen_rx_DW</a>.<a id="296c21" class="tk">Output_DSTATE</a> = <a id="296c37" class="tk">rtb_FixPtSum1</a>;</td></tr>
<tr name="297" id="297">
<td>297</td><td>  <span class="br">}</span></td></tr>
<tr name="298" id="298">
<td>298</td><td></td></tr>
<tr name="299" id="299">
<td>299</td><td>  <span class="ct">/* End of Switch: '<a class="ct blk" blk_line="299">&lt;S5&gt;/FixPt Switch</a>' */</span></td></tr>
<tr name="300" id="300">
<td>300</td><td><span class="br">}</span></td></tr>
<tr name="301" id="301">
<td>301</td><td></td></tr>
<tr name="302" id="302">
<td>302</td><td><span class="ct">/* Model step function for TID1 */</span></td></tr>
<tr name="303" id="303">
<td>303</td><td><span class="kw">void</span> <a id="303c6" class="tk">SignalGen_rx_step1</a>(<span class="kw">void</span>)          <span class="ct">/* Sample time: [6.5104166666666666E-5s, 0.0s] */</span></td></tr>
<tr name="304" id="304">
<td>304</td><td><span class="br">{</span></td></tr>
<tr name="305" id="305">
<td>305</td><td>  <span class="ct">/* (no output/update code required) */</span></td></tr>
<tr name="306" id="306">
<td>306</td><td><span class="br">}</span></td></tr>
<tr name="307" id="307">
<td>307</td><td></td></tr>
<tr name="308" id="308">
<td>308</td><td><span class="ct">/* Model step function for TID2 */</span></td></tr>
<tr name="309" id="309">
<td>309</td><td><span class="kw">void</span> <a id="309c6" class="tk">SignalGen_rx_step2</a>(<span class="kw">void</span>)          <span class="ct">/* Sample time: [0.05s, 0.0s] */</span></td></tr>
<tr name="310" id="310">
<td>310</td><td><span class="br">{</span></td></tr>
<tr name="311" id="311">
<td>311</td><td>  <span class="ct">/* S-Function (c28xsci_rx): '<a class="ct blk" blk_line="311">&lt;S1&gt;/SCI Receive</a>' */</span></td></tr>
<tr name="312" id="312">
<td>312</td><td>  <span class="br">{</span></td></tr>
<tr name="313" id="313">
<td>313</td><td>    <span class="kw">int</span> <a id="313c9" class="tk">i</a>;</td></tr>
<tr name="314" id="314">
<td>314</td><td>    <span class="kw">int</span> <a id="314c9" class="tk">errFlg</a> = <a id="314c18" class="tk">NOERROR</a>;</td></tr>
<tr name="315" id="315">
<td>315</td><td>    <span class="kw">unsigned</span> <span class="kw">int</span> <a id="315c18" class="tk">recbuff</a>[4];</td></tr>
<tr name="316" id="316">
<td>316</td><td>    <span class="kw">for</span> (<a id="316c10" class="tk">i</a> = 0; <a id="316c17" class="tk">i</a> <a id="316c19" class="tk">&lt;</a> 4; <a id="316c24" class="tk">i</a><a id="316c25" class="tk">++</a>)</td></tr>
<tr name="317" id="317">
<td>317</td><td>      <a id="317c7" class="tk">recbuff</a>[<a id="317c15" class="tk">i</a>] = 0;</td></tr>
<tr name="318" id="318">
<td>318</td><td></td></tr>
<tr name="319" id="319">
<td>319</td><td>    <span class="ct">/* Getting Data Head */</span></td></tr>
<tr name="320" id="320">
<td>320</td><td>    <span class="br">{</span></td></tr>
<tr name="321" id="321">
<td>321</td><td>      <span class="kw">unsigned</span> <span class="kw">int</span> <a id="321c20" class="tk">recHead</a>;</td></tr>
<tr name="322" id="322">
<td>322</td><td>      <span class="kw">int</span> <a id="322c11" class="tk">cnt</a> = 0;</td></tr>
<tr name="323" id="323">
<td>323</td><td>      <span class="kw">int</span> <a id="323c11" class="tk">i</a> = 0;</td></tr>
<tr name="324" id="324">
<td>324</td><td>      <span class="kw">char</span> <a id="324c12" class="tk">*</a><a id="324c13" class="tk">expHead</a> = "S";</td></tr>
<tr name="325" id="325">
<td>325</td><td>      <span class="kw">while</span> (<a id="325c14" class="tk">i</a> <a id="325c16" class="tk">&lt;</a> 1) <span class="br">{</span></td></tr>
<tr name="326" id="326">
<td>326</td><td>        <a id="326c9" class="tk">scia_rcv</a>(<a id="326c18" class="tk">&amp;</a><a id="326c19" class="tk">recHead</a>, 1, <a id="326c31" class="tk">SHORTLOOP</a>, 1);</td></tr>
<tr name="327" id="327">
<td>327</td><td>        <span class="kw">if</span> (<a id="327c13" class="tk">recHead</a> <a id="327c21" class="tk">==</a> <a id="327c24" class="tk">expHead</a>[<a id="327c32" class="tk">i</a>]) <span class="br">{</span></td></tr>
<tr name="328" id="328">
<td>328</td><td>          <a id="328c11" class="tk">i</a><a id="328c12" class="tk">++</a>;</td></tr>
<tr name="329" id="329">
<td>329</td><td>        <span class="br">}</span> <span class="kw">else</span> <span class="br">{</span></td></tr>
<tr name="330" id="330">
<td>330</td><td>          <a id="330c11" class="tk">i</a> = 0;</td></tr>
<tr name="331" id="331">
<td>331</td><td>        <span class="br">}</span></td></tr>
<tr name="332" id="332">
<td>332</td><td></td></tr>
<tr name="333" id="333">
<td>333</td><td>        <span class="kw">if</span> (<a id="333c13" class="tk">cnt</a><a id="333c16" class="tk">++</a> <a id="333c19" class="tk">&gt;</a> 16) <span class="br">{</span></td></tr>
<tr name="334" id="334">
<td>334</td><td>          <a id="334c11" class="tk">errFlg</a> = <a id="334c20" class="tk">TIMEOUT</a>;</td></tr>
<tr name="335" id="335">
<td>335</td><td>          <span class="kw">goto</span> <a id="335c16" class="tk">RXERRA</a>;</td></tr>
<tr name="336" id="336">
<td>336</td><td>        <span class="br">}</span></td></tr>
<tr name="337" id="337">
<td>337</td><td>      <span class="br">}</span></td></tr>
<tr name="338" id="338">
<td>338</td><td>    <span class="br">}</span></td></tr>
<tr name="339" id="339">
<td>339</td><td></td></tr>
<tr name="340" id="340">
<td>340</td><td>    <span class="ct">/* End of Getting Data Head */</span></td></tr>
<tr name="341" id="341">
<td>341</td><td></td></tr>
<tr name="342" id="342">
<td>342</td><td>    <span class="ct">/* Receiving data */</span></td></tr>
<tr name="343" id="343">
<td>343</td><td>    <a id="343c5" class="tk">errFlg</a> = <a id="343c14" class="tk">scia_rcv</a>(<a id="343c23" class="tk">recbuff</a>, 4, <a id="343c35" class="tk">LONGLOOP</a>, 1);</td></tr>
<tr name="344" id="344">
<td>344</td><td>    <span class="kw">if</span> (<a id="344c9" class="tk">errFlg</a> <a id="344c16" class="tk">!=</a> <a id="344c19" class="tk">NOERROR</a>)</td></tr>
<tr name="345" id="345">
<td>345</td><td>      <span class="kw">goto</span> <a id="345c12" class="tk">RXERRA</a>;</td></tr>
<tr name="346" id="346">
<td>346</td><td></td></tr>
<tr name="347" id="347">
<td>347</td><td>    <span class="ct">/* Getting Data Tail */</span></td></tr>
<tr name="348" id="348">
<td>348</td><td>    <span class="br">{</span></td></tr>
<tr name="349" id="349">
<td>349</td><td>      <span class="kw">int</span> <a id="349c11" class="tk">i</a>;</td></tr>
<tr name="350" id="350">
<td>350</td><td>      <span class="kw">char</span> <a id="350c12" class="tk">expTail</a>[1] = "E";</td></tr>
<tr name="351" id="351">
<td>351</td><td>      <span class="kw">unsigned</span> <span class="kw">int</span> <a id="351c20" class="tk">recTail</a>[1];</td></tr>
<tr name="352" id="352">
<td>352</td><td>      <a id="352c7" class="tk">scia_rcv</a>(<a id="352c16" class="tk">recTail</a>, 1, <a id="352c28" class="tk">LONGLOOP</a>, 1);</td></tr>
<tr name="353" id="353">
<td>353</td><td>      <span class="kw">for</span> (<a id="353c12" class="tk">i</a> = 0; <a id="353c19" class="tk">i</a><a id="353c20" class="tk">&lt;</a> 1; <a id="353c25" class="tk">i</a><a id="353c26" class="tk">++</a>) <span class="br">{</span></td></tr>
<tr name="354" id="354">
<td>354</td><td>        <span class="kw">if</span> (<a id="354c13" class="tk">expTail</a>[<a id="354c21" class="tk">i</a>] <a id="354c24" class="tk">!=</a> <a id="354c27" class="tk">recTail</a>[<a id="354c35" class="tk">i</a>]) <span class="br">{</span></td></tr>
<tr name="355" id="355">
<td>355</td><td>          <a id="355c11" class="tk">errFlg</a> = <a id="355c20" class="tk">DATAERR</a>;</td></tr>
<tr name="356" id="356">
<td>356</td><td>          <span class="kw">goto</span> <a id="356c16" class="tk">RXERRA</a>;</td></tr>
<tr name="357" id="357">
<td>357</td><td>        <span class="br">}</span></td></tr>
<tr name="358" id="358">
<td>358</td><td>      <span class="br">}</span></td></tr>
<tr name="359" id="359">
<td>359</td><td>    <span class="br">}</span></td></tr>
<tr name="360" id="360">
<td>360</td><td></td></tr>
<tr name="361" id="361">
<td>361</td><td>    <span class="ct">/* End of Getting Data Tail */</span></td></tr>
<tr name="362" id="362">
<td>362</td><td>    <a id="362c5" class="tk">memcpy</a>( <a id="362c13" class="tk">&amp;</a><a id="362c14" class="tk">SignalGen_rx_B</a>.<a id="362c29" class="tk">SCIReceive</a>[0], <a id="362c44" class="tk">recbuff</a>, 4);</td></tr>
<tr name="363" id="363">
<td>363</td><td>   <a id="363c4" class="tk">RXERRA</a><a id="363c10" class="tk">:</a></td></tr>
<tr name="364" id="364">
<td>364</td><td>    <span class="kw">asm</span>(" NOP");</td></tr>
<tr name="365" id="365">
<td>365</td><td>  <span class="br">}</span></td></tr>
<tr name="366" id="366">
<td>366</td><td></td></tr>
<tr name="367" id="367">
<td>367</td><td>  <span class="ct">/* Gain: '<a class="ct blk" blk_line="367">&lt;S1&gt;/Gain</a>' */</span></td></tr>
<tr name="368" id="368">
<td>368</td><td>  <a id="368c3" class="tk">SignalGen_rx_B</a>.<a id="368c18" class="tk">Gain</a>[0] = <a id="368c28" class="tk">SignalGen_rx_P</a>.<a id="368c43" class="tk">Gain_Gain</a> <a id="368c53" class="tk">*</a> <a id="368c55" class="tk">SignalGen_rx_B</a>.<a id="368c70" class="tk">SCIReceive</a></td></tr>
<tr name="369" id="369">
<td>369</td><td>    [0];</td></tr>
<tr name="370" id="370">
<td>370</td><td>  <a id="370c3" class="tk">SignalGen_rx_B</a>.<a id="370c18" class="tk">Gain</a>[1] = <a id="370c28" class="tk">SignalGen_rx_P</a>.<a id="370c43" class="tk">Gain_Gain</a> <a id="370c53" class="tk">*</a> <a id="370c55" class="tk">SignalGen_rx_B</a>.<a id="370c70" class="tk">SCIReceive</a></td></tr>
<tr name="371" id="371">
<td>371</td><td>    [1];</td></tr>
<tr name="372" id="372">
<td>372</td><td>  <a id="372c3" class="tk">SignalGen_rx_B</a>.<a id="372c18" class="tk">Gain</a>[2] = <a id="372c28" class="tk">SignalGen_rx_P</a>.<a id="372c43" class="tk">Gain_Gain</a> <a id="372c53" class="tk">*</a> <a id="372c55" class="tk">SignalGen_rx_B</a>.<a id="372c70" class="tk">SCIReceive</a></td></tr>
<tr name="373" id="373">
<td>373</td><td>    [2];</td></tr>
<tr name="374" id="374">
<td>374</td><td>  <a id="374c3" class="tk">SignalGen_rx_B</a>.<a id="374c18" class="tk">Gain</a>[3] = <a id="374c28" class="tk">SignalGen_rx_P</a>.<a id="374c43" class="tk">Gain_Gain</a> <a id="374c53" class="tk">*</a> <a id="374c55" class="tk">SignalGen_rx_B</a>.<a id="374c70" class="tk">SCIReceive</a></td></tr>
<tr name="375" id="375">
<td>375</td><td>    [3];</td></tr>
<tr name="376" id="376">
<td>376</td><td><span class="br">}</span></td></tr>
<tr name="377" id="377">
<td>377</td><td></td></tr>
<tr name="378" id="378">
<td>378</td><td><span class="ct">/* Model step wrapper function for compatibility with a static main program */</span></td></tr>
<tr name="379" id="379">
<td>379</td><td><span class="kw">void</span> <a id="379c6" class="tk">SignalGen_rx_step</a>(<a id="379c24" class="tk">int_T</a> <a id="379c30" class="tk">tid</a>)</td></tr>
<tr name="380" id="380">
<td>380</td><td><span class="br">{</span></td></tr>
<tr name="381" id="381">
<td>381</td><td>  <span class="kw">switch</span> (<a id="381c11" class="tk">tid</a>) <span class="br">{</span></td></tr>
<tr name="382" id="382">
<td>382</td><td>   <span class="kw">case</span> 0 <a id="382c11" class="tk">:</a></td></tr>
<tr name="383" id="383">
<td>383</td><td>    <a id="383c5" class="tk">SignalGen_rx_step0</a>();</td></tr>
<tr name="384" id="384">
<td>384</td><td>    <span class="kw">break</span>;</td></tr>
<tr name="385" id="385">
<td>385</td><td></td></tr>
<tr name="386" id="386">
<td>386</td><td>   <span class="kw">case</span> 1 <a id="386c11" class="tk">:</a></td></tr>
<tr name="387" id="387">
<td>387</td><td>    <a id="387c5" class="tk">SignalGen_rx_step1</a>();</td></tr>
<tr name="388" id="388">
<td>388</td><td>    <span class="kw">break</span>;</td></tr>
<tr name="389" id="389">
<td>389</td><td></td></tr>
<tr name="390" id="390">
<td>390</td><td>   <span class="kw">case</span> 2 <a id="390c11" class="tk">:</a></td></tr>
<tr name="391" id="391">
<td>391</td><td>    <a id="391c5" class="tk">SignalGen_rx_step2</a>();</td></tr>
<tr name="392" id="392">
<td>392</td><td>    <span class="kw">break</span>;</td></tr>
<tr name="393" id="393">
<td>393</td><td></td></tr>
<tr name="394" id="394">
<td>394</td><td>   <span class="kw">default</span> <a id="394c12" class="tk">:</a></td></tr>
<tr name="395" id="395">
<td>395</td><td>    <span class="kw">break</span>;</td></tr>
<tr name="396" id="396">
<td>396</td><td>  <span class="br">}</span></td></tr>
<tr name="397" id="397">
<td>397</td><td><span class="br">}</span></td></tr>
<tr name="398" id="398">
<td>398</td><td></td></tr>
<tr name="399" id="399">
<td>399</td><td><span class="ct">/* Model initialize function */</span></td></tr>
<tr name="400" id="400">
<td>400</td><td><span class="kw">void</span> <a id="400c6" class="tk">SignalGen_rx_initialize</a>(<span class="kw">void</span>)</td></tr>
<tr name="401" id="401">
<td>401</td><td><span class="br">{</span></td></tr>
<tr name="402" id="402">
<td>402</td><td>  <span class="ct">/* Registration code */</span></td></tr>
<tr name="403" id="403">
<td>403</td><td></td></tr>
<tr name="404" id="404">
<td>404</td><td>  <span class="ct">/* initialize non-finites */</span></td></tr>
<tr name="405" id="405">
<td>405</td><td>  <a id="405c3" class="tk">rt_InitInfAndNaN</a>(<span class="kw">sizeof</span>(<a id="405c27" class="tk">real_T</a>));</td></tr>
<tr name="406" id="406">
<td>406</td><td></td></tr>
<tr name="407" id="407">
<td>407</td><td>  <span class="ct">/* initialize real-time model */</span></td></tr>
<tr name="408" id="408">
<td>408</td><td>  (<span class="kw">void</span>) <a id="408c10" class="tk">memset</a>((<span class="kw">void</span> <a id="408c23" class="tk">*</a>)<a id="408c25" class="tk">SignalGen_rx_M</a>, 0,</td></tr>
<tr name="409" id="409">
<td>409</td><td>                <span class="kw">sizeof</span>(<a id="409c24" class="tk">RT_MODEL_SignalGen_rx_T</a>));</td></tr>
<tr name="410" id="410">
<td>410</td><td></td></tr>
<tr name="411" id="411">
<td>411</td><td>  <span class="ct">/* block I/O */</span></td></tr>
<tr name="412" id="412">
<td>412</td><td>  (<span class="kw">void</span>) <a id="412c10" class="tk">memset</a>(((<span class="kw">void</span> <a id="412c24" class="tk">*</a>) <a id="412c27" class="tk">&amp;</a><a id="412c28" class="tk">SignalGen_rx_B</a>), 0,</td></tr>
<tr name="413" id="413">
<td>413</td><td>                <span class="kw">sizeof</span>(<a id="413c24" class="tk">B_SignalGen_rx_T</a>));</td></tr>
<tr name="414" id="414">
<td>414</td><td></td></tr>
<tr name="415" id="415">
<td>415</td><td>  <span class="ct">/* states (dwork) */</span></td></tr>
<tr name="416" id="416">
<td>416</td><td>  (<span class="kw">void</span>) <a id="416c10" class="tk">memset</a>((<span class="kw">void</span> <a id="416c23" class="tk">*</a>)<a id="416c25" class="tk">&amp;</a><a id="416c26" class="tk">SignalGen_rx_DW</a>, 0,</td></tr>
<tr name="417" id="417">
<td>417</td><td>                <span class="kw">sizeof</span>(<a id="417c24" class="tk">DW_SignalGen_rx_T</a>));</td></tr>
<tr name="418" id="418">
<td>418</td><td></td></tr>
<tr name="419" id="419">
<td>419</td><td>  <span class="ct">/* Start for S-Function (c28xsci_rx): '<a class="ct blk" blk_line="419">&lt;S1&gt;/SCI Receive</a>' */</span></td></tr>
<tr name="420" id="420">
<td>420</td><td></td></tr>
<tr name="421" id="421">
<td>421</td><td>  <span class="ct">/* Initialize SignalGen_rx_B.SCIReceive[0] */</span></td></tr>
<tr name="422" id="422">
<td>422</td><td>  <span class="br">{</span></td></tr>
<tr name="423" id="423">
<td>423</td><td>    <a id="423c5" class="tk">SignalGen_rx_B</a>.<a id="423c20" class="tk">SCIReceive</a>[0] = (<a id="423c37" class="tk">uint8_T</a>)0.0;</td></tr>
<tr name="424" id="424">
<td>424</td><td>    <a id="424c5" class="tk">SignalGen_rx_B</a>.<a id="424c20" class="tk">SCIReceive</a>[1] = (<a id="424c37" class="tk">uint8_T</a>)0.0;</td></tr>
<tr name="425" id="425">
<td>425</td><td>    <a id="425c5" class="tk">SignalGen_rx_B</a>.<a id="425c20" class="tk">SCIReceive</a>[2] = (<a id="425c37" class="tk">uint8_T</a>)0.0;</td></tr>
<tr name="426" id="426">
<td>426</td><td>    <a id="426c5" class="tk">SignalGen_rx_B</a>.<a id="426c20" class="tk">SCIReceive</a>[3] = (<a id="426c37" class="tk">uint8_T</a>)0.0;</td></tr>
<tr name="427" id="427">
<td>427</td><td>  <span class="br">}</span></td></tr>
<tr name="428" id="428">
<td>428</td><td></td></tr>
<tr name="429" id="429">
<td>429</td><td>  <span class="ct">/* Start for S-Function (c2802xpwm): '<a class="ct blk" blk_line="429">&lt;Root&gt;/ePWM7 DAC1 and DAC2</a>' */</span></td></tr>
<tr name="430" id="430">
<td>430</td><td></td></tr>
<tr name="431" id="431">
<td>431</td><td>  <span class="ct">/*** Initialize ePWM7 modules ***/</span></td></tr>
<tr name="432" id="432">
<td>432</td><td>  <span class="br">{</span></td></tr>
<tr name="433" id="433">
<td>433</td><td>    <span class="ct">/*-- Setup Time-Base (TB) Submodule --*/</span></td></tr>
<tr name="434" id="434">
<td>434</td><td>    <a id="434c5" class="tk">EPwm7Regs</a>.<a id="434c15" class="tk">TBPRD</a> = 360;             <span class="ct">// Time Base Period Register</span></td></tr>
<tr name="435" id="435">
<td>435</td><td></td></tr>
<tr name="436" id="436">
<td>436</td><td>    <span class="ct">/*  // Time Base Control Register</span></td></tr>
<tr name="437" id="437">
<td>437</td><td><span class="ct">       EPwm7Regs.TBCTL.bit.CTRMODE              = 0;          // Counter Mode</span></td></tr>
<tr name="438" id="438">
<td>438</td><td><span class="ct">       EPwm7Regs.TBCTL.bit.SYNCOSEL             = 3;          // Sync Output Select</span></td></tr>
<tr name="439" id="439">
<td>439</td><td><span class="ct">       EPwm7Regs.TBCTL.bit.PRDLD                = 0;          // Shadow select</span></td></tr>
<tr name="440" id="440">
<td>440</td><td><span class="ct">       EPwm7Regs.TBCTL.bit.PHSEN                = 0;          // Phase Load Enable</span></td></tr>
<tr name="441" id="441">
<td>441</td><td><span class="ct">       EPwm7Regs.TBCTL.bit.PHSDIR               = 0;          // Phase Direction Bit</span></td></tr>
<tr name="442" id="442">
<td>442</td><td><span class="ct">       EPwm7Regs.TBCTL.bit.HSPCLKDIV            = 0;          // High Speed TBCLK Pre-scaler</span></td></tr>
<tr name="443" id="443">
<td>443</td><td><span class="ct">       EPwm7Regs.TBCTL.bit.CLKDIV               = 0;          // Time Base Clock Pre-scaler</span></td></tr>
<tr name="444" id="444">
<td>444</td><td><span class="ct">       EPwm7Regs.TBCTL.bit.SWFSYNC              = 0;          // Software Force Sync Pulse</span></td></tr>
<tr name="445" id="445">
<td>445</td><td><span class="ct">     */</span></td></tr>
<tr name="446" id="446">
<td>446</td><td>    <a id="446c5" class="tk">EPwm7Regs</a>.<a id="446c15" class="tk">TBCTL</a>.<a id="446c21" class="tk">all</a> = (<a id="446c28" class="tk">EPwm7Regs</a>.<a id="446c38" class="tk">TBCTL</a>.<a id="446c44" class="tk">all</a> <a id="446c48" class="tk">&amp;</a> <a id="446c50" class="tk">~</a>0x3FFF) <a id="446c59" class="tk">|</a> 0x30;</td></tr>
<tr name="447" id="447">
<td>447</td><td></td></tr>
<tr name="448" id="448">
<td>448</td><td>    <span class="ct">/* // Time-Base Phase Register</span></td></tr>
<tr name="449" id="449">
<td>449</td><td><span class="ct">       EPwm7Regs.TBPHS.half.TBPHS               = 0;          // Phase offset register</span></td></tr>
<tr name="450" id="450">
<td>450</td><td><span class="ct">     */</span></td></tr>
<tr name="451" id="451">
<td>451</td><td>    <a id="451c5" class="tk">EPwm7Regs</a>.<a id="451c15" class="tk">TBPHS</a>.<a id="451c21" class="tk">all</a> = (<a id="451c28" class="tk">EPwm7Regs</a>.<a id="451c38" class="tk">TBPHS</a>.<a id="451c44" class="tk">all</a> <a id="451c48" class="tk">&amp;</a> <a id="451c50" class="tk">~</a>0xFFFF0000) <a id="451c63" class="tk">|</a> 0x0;</td></tr>
<tr name="452" id="452">
<td>452</td><td></td></tr>
<tr name="453" id="453">
<td>453</td><td>    <span class="ct">// Time Base Counter Register</span></td></tr>
<tr name="454" id="454">
<td>454</td><td>    <a id="454c5" class="tk">EPwm7Regs</a>.<a id="454c15" class="tk">TBCTR</a> = 0x0000;          <span class="ct">/* Clear counter*/</span></td></tr>
<tr name="455" id="455">
<td>455</td><td></td></tr>
<tr name="456" id="456">
<td>456</td><td>    <span class="ct">/*-- Setup Counter_Compare (CC) Submodule --*/</span></td></tr>
<tr name="457" id="457">
<td>457</td><td>    <span class="ct">/*	// Counter Compare Control Register</span></td></tr>
<tr name="458" id="458">
<td>458</td><td><span class="ct">       EPwm7Regs.CMPCTL.bit.SHDWAMODE           = 0;  // Compare A Register Block Operating Mode</span></td></tr>
<tr name="459" id="459">
<td>459</td><td><span class="ct">       EPwm7Regs.CMPCTL.bit.SHDWBMODE           = 0;  // Compare B Register Block Operating Mode</span></td></tr>
<tr name="460" id="460">
<td>460</td><td><span class="ct">       EPwm7Regs.CMPCTL.bit.LOADAMODE           = 0;          // Active Compare A Load</span></td></tr>
<tr name="461" id="461">
<td>461</td><td><span class="ct">       EPwm7Regs.CMPCTL.bit.LOADBMODE           = 0;          // Active Compare B Load</span></td></tr>
<tr name="462" id="462">
<td>462</td><td><span class="ct">     */</span></td></tr>
<tr name="463" id="463">
<td>463</td><td>    <a id="463c5" class="tk">EPwm7Regs</a>.<a id="463c15" class="tk">CMPCTL</a>.<a id="463c22" class="tk">all</a> = (<a id="463c29" class="tk">EPwm7Regs</a>.<a id="463c39" class="tk">CMPCTL</a>.<a id="463c46" class="tk">all</a> <a id="463c50" class="tk">&amp;</a> <a id="463c52" class="tk">~</a>0x5F) <a id="463c59" class="tk">|</a> 0x0;</td></tr>
<tr name="464" id="464">
<td>464</td><td>    <a id="464c5" class="tk">EPwm7Regs</a>.<a id="464c15" class="tk">CMPA</a>.<a id="464c20" class="tk">half</a>.<a id="464c25" class="tk">CMPA</a> = 180;    <span class="ct">// Counter Compare A Register</span></td></tr>
<tr name="465" id="465">
<td>465</td><td>    <a id="465c5" class="tk">EPwm7Regs</a>.<a id="465c15" class="tk">CMPB</a> = 180;              <span class="ct">// Counter Compare B Register</span></td></tr>
<tr name="466" id="466">
<td>466</td><td></td></tr>
<tr name="467" id="467">
<td>467</td><td>    <span class="ct">/*-- Setup Action-Qualifier (AQ) Submodule --*/</span></td></tr>
<tr name="468" id="468">
<td>468</td><td>    <a id="468c5" class="tk">EPwm7Regs</a>.<a id="468c15" class="tk">AQCTLA</a>.<a id="468c22" class="tk">all</a> = 150;        <span class="ct">// Action Qualifier Control Register For Output A</span></td></tr>
<tr name="469" id="469">
<td>469</td><td>    <a id="469c5" class="tk">EPwm7Regs</a>.<a id="469c15" class="tk">AQCTLB</a>.<a id="469c22" class="tk">all</a> = 2310;       <span class="ct">// Action Qualifier Control Register For Output B</span></td></tr>
<tr name="470" id="470">
<td>470</td><td></td></tr>
<tr name="471" id="471">
<td>471</td><td>    <span class="ct">/*	// Action Qualifier Software Force Register</span></td></tr>
<tr name="472" id="472">
<td>472</td><td><span class="ct">       EPwm7Regs.AQSFRC.bit.RLDCSF              = 0;          // Reload from Shadow Options</span></td></tr>
<tr name="473" id="473">
<td>473</td><td><span class="ct">     */</span></td></tr>
<tr name="474" id="474">
<td>474</td><td>    <a id="474c5" class="tk">EPwm7Regs</a>.<a id="474c15" class="tk">AQSFRC</a>.<a id="474c22" class="tk">all</a> = (<a id="474c29" class="tk">EPwm7Regs</a>.<a id="474c39" class="tk">AQSFRC</a>.<a id="474c46" class="tk">all</a> <a id="474c50" class="tk">&amp;</a> <a id="474c52" class="tk">~</a>0xC0) <a id="474c59" class="tk">|</a> 0x0;</td></tr>
<tr name="475" id="475">
<td>475</td><td></td></tr>
<tr name="476" id="476">
<td>476</td><td>    <span class="ct">/*	// Action Qualifier Continuous S/W Force Register</span></td></tr>
<tr name="477" id="477">
<td>477</td><td><span class="ct">       EPwm7Regs.AQCSFRC.bit.CSFA               = 0;          // Continuous Software Force on output A</span></td></tr>
<tr name="478" id="478">
<td>478</td><td><span class="ct">       EPwm7Regs.AQCSFRC.bit.CSFB               = 0;          // Continuous Software Force on output B</span></td></tr>
<tr name="479" id="479">
<td>479</td><td><span class="ct">     */</span></td></tr>
<tr name="480" id="480">
<td>480</td><td>    <a id="480c5" class="tk">EPwm7Regs</a>.<a id="480c15" class="tk">AQCSFRC</a>.<a id="480c23" class="tk">all</a> = (<a id="480c30" class="tk">EPwm7Regs</a>.<a id="480c40" class="tk">AQCSFRC</a>.<a id="480c48" class="tk">all</a> <a id="480c52" class="tk">&amp;</a> <a id="480c54" class="tk">~</a>0xF) <a id="480c60" class="tk">|</a> 0x0;</td></tr>
<tr name="481" id="481">
<td>481</td><td></td></tr>
<tr name="482" id="482">
<td>482</td><td>    <span class="ct">/*-- Setup Dead-Band Generator (DB) Submodule --*/</span></td></tr>
<tr name="483" id="483">
<td>483</td><td>    <span class="ct">/*	// Dead-Band Generator Control Register</span></td></tr>
<tr name="484" id="484">
<td>484</td><td><span class="ct">       EPwm7Regs.DBCTL.bit.OUT_MODE             = 0;          // Dead Band Output Mode Control</span></td></tr>
<tr name="485" id="485">
<td>485</td><td><span class="ct">       EPwm7Regs.DBCTL.bit.IN_MODE              = 0;          // Dead Band Input Select Mode Control</span></td></tr>
<tr name="486" id="486">
<td>486</td><td><span class="ct">       EPwm7Regs.DBCTL.bit.POLSEL               = 0;          // Polarity Select Control</span></td></tr>
<tr name="487" id="487">
<td>487</td><td><span class="ct">       EPwm7Regs.DBCTL.bit.HALFCYCLE            = 0;          // Half Cycle Clocking Enable</span></td></tr>
<tr name="488" id="488">
<td>488</td><td><span class="ct">     */</span></td></tr>
<tr name="489" id="489">
<td>489</td><td>    <a id="489c5" class="tk">EPwm7Regs</a>.<a id="489c15" class="tk">DBCTL</a>.<a id="489c21" class="tk">all</a> = (<a id="489c28" class="tk">EPwm7Regs</a>.<a id="489c38" class="tk">DBCTL</a>.<a id="489c44" class="tk">all</a> <a id="489c48" class="tk">&amp;</a> <a id="489c50" class="tk">~</a>0x803F) <a id="489c59" class="tk">|</a> 0x0;</td></tr>
<tr name="490" id="490">
<td>490</td><td>    <a id="490c5" class="tk">EPwm7Regs</a>.<a id="490c15" class="tk">DBRED</a> = 0;               <span class="ct">// Dead-Band Generator Rising Edge Delay Count Register</span></td></tr>
<tr name="491" id="491">
<td>491</td><td>    <a id="491c5" class="tk">EPwm7Regs</a>.<a id="491c15" class="tk">DBFED</a> = 0;               <span class="ct">// Dead-Band Generator Falling Edge Delay Count Register</span></td></tr>
<tr name="492" id="492">
<td>492</td><td></td></tr>
<tr name="493" id="493">
<td>493</td><td>    <span class="ct">/*-- Setup Event-Trigger (ET) Submodule --*/</span></td></tr>
<tr name="494" id="494">
<td>494</td><td>    <span class="ct">/*	// Event Trigger Selection and Pre-Scale Register</span></td></tr>
<tr name="495" id="495">
<td>495</td><td><span class="ct">       EPwm7Regs.ETSEL.bit.SOCAEN               = 0;          // Start of Conversion A Enable</span></td></tr>
<tr name="496" id="496">
<td>496</td><td><span class="ct">       EPwm7Regs.ETSEL.bit.SOCASEL              = 0;          // Start of Conversion A Select</span></td></tr>
<tr name="497" id="497">
<td>497</td><td><span class="ct">       EPwm7Regs.ETPS.bit.SOCAPRD               = 1;          // EPWM7SOCA Period Select</span></td></tr>
<tr name="498" id="498">
<td>498</td><td><span class="ct"></span></td></tr>
<tr name="499" id="499">
<td>499</td><td><span class="ct">       EPwm7Regs.ETSEL.bit.SOCBEN               = 0;          // Start of Conversion B Enable</span></td></tr>
<tr name="500" id="500">
<td>500</td><td><span class="ct"></span></td></tr>
<tr name="501" id="501">
<td>501</td><td><span class="ct">       EPwm7Regs.ETSEL.bit.SOCBSEL              = 1;          // Start of Conversion B Select</span></td></tr>
<tr name="502" id="502">
<td>502</td><td><span class="ct">       EPwm7Regs.ETPS.bit.SOCBPRD               = 1;          // EPWM7SOCB Period Select</span></td></tr>
<tr name="503" id="503">
<td>503</td><td><span class="ct">       EPwm7Regs.ETSEL.bit.INTEN                = 0;          // EPWM7INTn Enable</span></td></tr>
<tr name="504" id="504">
<td>504</td><td><span class="ct">       EPwm7Regs.ETSEL.bit.INTSEL               = 1;          // EPWM7INTn Select</span></td></tr>
<tr name="505" id="505">
<td>505</td><td><span class="ct"></span></td></tr>
<tr name="506" id="506">
<td>506</td><td><span class="ct">       EPwm7Regs.ETPS.bit.INTPRD                = 1;          // EPWM7INTn Period Select</span></td></tr>
<tr name="507" id="507">
<td>507</td><td><span class="ct">     */</span></td></tr>
<tr name="508" id="508">
<td>508</td><td>    <a id="508c5" class="tk">EPwm7Regs</a>.<a id="508c15" class="tk">ETSEL</a>.<a id="508c21" class="tk">all</a> = (<a id="508c28" class="tk">EPwm7Regs</a>.<a id="508c38" class="tk">ETSEL</a>.<a id="508c44" class="tk">all</a> <a id="508c48" class="tk">&amp;</a> <a id="508c50" class="tk">~</a>0xFF0F) <a id="508c59" class="tk">|</a> 0x1001;</td></tr>
<tr name="509" id="509">
<td>509</td><td>    <a id="509c5" class="tk">EPwm7Regs</a>.<a id="509c15" class="tk">ETPS</a>.<a id="509c20" class="tk">all</a> = (<a id="509c27" class="tk">EPwm7Regs</a>.<a id="509c37" class="tk">ETPS</a>.<a id="509c42" class="tk">all</a> <a id="509c46" class="tk">&amp;</a> <a id="509c48" class="tk">~</a>0x3303) <a id="509c57" class="tk">|</a> 0x1101;</td></tr>
<tr name="510" id="510">
<td>510</td><td></td></tr>
<tr name="511" id="511">
<td>511</td><td>    <span class="ct">/*-- Setup PWM-Chopper (PC) Submodule --*/</span></td></tr>
<tr name="512" id="512">
<td>512</td><td>    <span class="ct">/*	// PWM Chopper Control Register</span></td></tr>
<tr name="513" id="513">
<td>513</td><td><span class="ct">       EPwm7Regs.PCCTL.bit.CHPEN                = 0;          // PWM chopping enable</span></td></tr>
<tr name="514" id="514">
<td>514</td><td><span class="ct">       EPwm7Regs.PCCTL.bit.CHPFREQ              = 0;          // Chopping clock frequency</span></td></tr>
<tr name="515" id="515">
<td>515</td><td><span class="ct">       EPwm7Regs.PCCTL.bit.OSHTWTH              = 0;          // One-shot pulse width</span></td></tr>
<tr name="516" id="516">
<td>516</td><td><span class="ct">       EPwm7Regs.PCCTL.bit.CHPDUTY              = 0;          // Chopping clock Duty cycle</span></td></tr>
<tr name="517" id="517">
<td>517</td><td><span class="ct">     */</span></td></tr>
<tr name="518" id="518">
<td>518</td><td>    <a id="518c5" class="tk">EPwm7Regs</a>.<a id="518c15" class="tk">PCCTL</a>.<a id="518c21" class="tk">all</a> = (<a id="518c28" class="tk">EPwm7Regs</a>.<a id="518c38" class="tk">PCCTL</a>.<a id="518c44" class="tk">all</a> <a id="518c48" class="tk">&amp;</a> <a id="518c50" class="tk">~</a>0x7FF) <a id="518c58" class="tk">|</a> 0x0;</td></tr>
<tr name="519" id="519">
<td>519</td><td></td></tr>
<tr name="520" id="520">
<td>520</td><td>    <span class="ct">/*-- Set up Trip-Zone (TZ) Submodule --*/</span></td></tr>
<tr name="521" id="521">
<td>521</td><td>    <a id="521c5" class="tk">EALLOW</a>;</td></tr>
<tr name="522" id="522">
<td>522</td><td>    <a id="522c5" class="tk">EPwm7Regs</a>.<a id="522c15" class="tk">TZSEL</a>.<a id="522c21" class="tk">all</a> = 0;           <span class="ct">// Trip Zone Select Register</span></td></tr>
<tr name="523" id="523">
<td>523</td><td></td></tr>
<tr name="524" id="524">
<td>524</td><td>    <span class="ct">/*	// Trip Zone Control Register</span></td></tr>
<tr name="525" id="525">
<td>525</td><td><span class="ct">       EPwm7Regs.TZCTL.bit.TZA                  = 3;          // TZ1 to TZ6 Trip Action On EPWM7A</span></td></tr>
<tr name="526" id="526">
<td>526</td><td><span class="ct">       EPwm7Regs.TZCTL.bit.TZB                  = 3;          // TZ1 to TZ6 Trip Action On EPWM7B</span></td></tr>
<tr name="527" id="527">
<td>527</td><td><span class="ct">       EPwm7Regs.TZCTL.bit.DCAEVT1              = 3;          // EPWM7A action on DCAEVT1</span></td></tr>
<tr name="528" id="528">
<td>528</td><td><span class="ct">       EPwm7Regs.TZCTL.bit.DCAEVT2              = 3;          // EPWM7A action on DCAEVT2</span></td></tr>
<tr name="529" id="529">
<td>529</td><td><span class="ct">       EPwm7Regs.TZCTL.bit.DCBEVT1              = 3;          // EPWM7B action on DCBEVT1</span></td></tr>
<tr name="530" id="530">
<td>530</td><td><span class="ct">       EPwm7Regs.TZCTL.bit.DCBEVT2              = 3;          // EPWM7B action on DCBEVT2</span></td></tr>
<tr name="531" id="531">
<td>531</td><td><span class="ct">     */</span></td></tr>
<tr name="532" id="532">
<td>532</td><td>    <a id="532c5" class="tk">EPwm7Regs</a>.<a id="532c15" class="tk">TZCTL</a>.<a id="532c21" class="tk">all</a> = (<a id="532c28" class="tk">EPwm7Regs</a>.<a id="532c38" class="tk">TZCTL</a>.<a id="532c44" class="tk">all</a> <a id="532c48" class="tk">&amp;</a> <a id="532c50" class="tk">~</a>0xFFF) <a id="532c58" class="tk">|</a> 0xFFF;</td></tr>
<tr name="533" id="533">
<td>533</td><td></td></tr>
<tr name="534" id="534">
<td>534</td><td>    <span class="ct">/*	// Trip Zone Enable Interrupt Register</span></td></tr>
<tr name="535" id="535">
<td>535</td><td><span class="ct">       EPwm7Regs.TZEINT.bit.OST                 = 0;          // Trip Zones One Shot Int Enable</span></td></tr>
<tr name="536" id="536">
<td>536</td><td><span class="ct">       EPwm7Regs.TZEINT.bit.CBC                 = 0;          // Trip Zones Cycle By Cycle Int Enable</span></td></tr>
<tr name="537" id="537">
<td>537</td><td><span class="ct">       EPwm7Regs.TZEINT.bit.DCAEVT1             = 0;          // Digital Compare A Event 1 Int Enable</span></td></tr>
<tr name="538" id="538">
<td>538</td><td><span class="ct">       EPwm7Regs.TZEINT.bit.DCAEVT2             = 0;          // Digital Compare A Event 2 Int Enable</span></td></tr>
<tr name="539" id="539">
<td>539</td><td><span class="ct">       EPwm7Regs.TZEINT.bit.DCBEVT1             = 0;          // Digital Compare B Event 1 Int Enable</span></td></tr>
<tr name="540" id="540">
<td>540</td><td><span class="ct">       EPwm7Regs.TZEINT.bit.DCBEVT2             = 0;          // Digital Compare B Event 2 Int Enable</span></td></tr>
<tr name="541" id="541">
<td>541</td><td><span class="ct">     */</span></td></tr>
<tr name="542" id="542">
<td>542</td><td>    <a id="542c5" class="tk">EPwm7Regs</a>.<a id="542c15" class="tk">TZEINT</a>.<a id="542c22" class="tk">all</a> = (<a id="542c29" class="tk">EPwm7Regs</a>.<a id="542c39" class="tk">TZEINT</a>.<a id="542c46" class="tk">all</a> <a id="542c50" class="tk">&amp;</a> <a id="542c52" class="tk">~</a>0x7E) <a id="542c59" class="tk">|</a> 0x0;</td></tr>
<tr name="543" id="543">
<td>543</td><td></td></tr>
<tr name="544" id="544">
<td>544</td><td>    <span class="ct">/*	// Digital Compare A Control Register</span></td></tr>
<tr name="545" id="545">
<td>545</td><td><span class="ct">       EPwm7Regs.DCACTL.bit.EVT1SYNCE           = 0;          // DCAEVT1 SYNC Enable</span></td></tr>
<tr name="546" id="546">
<td>546</td><td><span class="ct">       EPwm7Regs.DCACTL.bit.EVT1SOCE            = 1;          // DCAEVT1 SOC Enable</span></td></tr>
<tr name="547" id="547">
<td>547</td><td><span class="ct">       EPwm7Regs.DCACTL.bit.EVT1FRCSYNCSEL      = 0;          // DCAEVT1 Force Sync Signal</span></td></tr>
<tr name="548" id="548">
<td>548</td><td><span class="ct">       EPwm7Regs.DCACTL.bit.EVT1SRCSEL          = 0;          // DCAEVT1 Source Signal</span></td></tr>
<tr name="549" id="549">
<td>549</td><td><span class="ct">       EPwm7Regs.DCACTL.bit.EVT2FRCSYNCSEL      = 0;          // DCAEVT2 Force Sync Signal</span></td></tr>
<tr name="550" id="550">
<td>550</td><td><span class="ct">       EPwm7Regs.DCACTL.bit.EVT2SRCSEL          = 0;          // DCAEVT2 Source Signal</span></td></tr>
<tr name="551" id="551">
<td>551</td><td><span class="ct">     */</span></td></tr>
<tr name="552" id="552">
<td>552</td><td>    <a id="552c5" class="tk">EPwm7Regs</a>.<a id="552c15" class="tk">DCACTL</a>.<a id="552c22" class="tk">all</a> = (<a id="552c29" class="tk">EPwm7Regs</a>.<a id="552c39" class="tk">DCACTL</a>.<a id="552c46" class="tk">all</a> <a id="552c50" class="tk">&amp;</a> <a id="552c52" class="tk">~</a>0x30F) <a id="552c60" class="tk">|</a> 0x4;</td></tr>
<tr name="553" id="553">
<td>553</td><td></td></tr>
<tr name="554" id="554">
<td>554</td><td>    <span class="ct">/*	// Digital Compare B Control Register</span></td></tr>
<tr name="555" id="555">
<td>555</td><td><span class="ct">       EPwm7Regs.DCBCTL.bit.EVT1SYNCE           = 0;          // DCBEVT1 SYNC Enable</span></td></tr>
<tr name="556" id="556">
<td>556</td><td><span class="ct">       EPwm7Regs.DCBCTL.bit.EVT1SOCE            = 0;          // DCBEVT1 SOC Enable</span></td></tr>
<tr name="557" id="557">
<td>557</td><td><span class="ct">       EPwm7Regs.DCBCTL.bit.EVT1FRCSYNCSEL      = 0;          // DCBEVT1 Force Sync Signal</span></td></tr>
<tr name="558" id="558">
<td>558</td><td><span class="ct">       EPwm7Regs.DCBCTL.bit.EVT1SRCSEL          = 0;          // DCBEVT1 Source Signal</span></td></tr>
<tr name="559" id="559">
<td>559</td><td><span class="ct">       EPwm7Regs.DCBCTL.bit.EVT2FRCSYNCSEL      = 0;          // DCBEVT2 Force Sync Signal</span></td></tr>
<tr name="560" id="560">
<td>560</td><td><span class="ct">       EPwm7Regs.DCBCTL.bit.EVT2SRCSEL          = 0;          // DCBEVT2 Source Signal</span></td></tr>
<tr name="561" id="561">
<td>561</td><td><span class="ct">     */</span></td></tr>
<tr name="562" id="562">
<td>562</td><td>    <a id="562c5" class="tk">EPwm7Regs</a>.<a id="562c15" class="tk">DCBCTL</a>.<a id="562c22" class="tk">all</a> = (<a id="562c29" class="tk">EPwm7Regs</a>.<a id="562c39" class="tk">DCBCTL</a>.<a id="562c46" class="tk">all</a> <a id="562c50" class="tk">&amp;</a> <a id="562c52" class="tk">~</a>0x30F) <a id="562c60" class="tk">|</a> 0x0;</td></tr>
<tr name="563" id="563">
<td>563</td><td></td></tr>
<tr name="564" id="564">
<td>564</td><td>    <span class="ct">/*	// Digital Compare Trip Select Register</span></td></tr>
<tr name="565" id="565">
<td>565</td><td><span class="ct">       EPwm7Regs.DCTRIPSEL.bit.DCAHCOMPSEL      = 0;          // Digital Compare A High COMP Input Select</span></td></tr>
<tr name="566" id="566">
<td>566</td><td><span class="ct"></span></td></tr>
<tr name="567" id="567">
<td>567</td><td><span class="ct">       EPwm7Regs.DCTRIPSEL.bit.DCALCOMPSEL      = 1;          // Digital Compare A Low COMP Input Select</span></td></tr>
<tr name="568" id="568">
<td>568</td><td><span class="ct">       EPwm7Regs.DCTRIPSEL.bit.DCBHCOMPSEL      = 0;          // Digital Compare B High COMP Input Select</span></td></tr>
<tr name="569" id="569">
<td>569</td><td><span class="ct">       EPwm7Regs.DCTRIPSEL.bit.DCBLCOMPSEL      = 1;          // Digital Compare B Low COMP Input Select</span></td></tr>
<tr name="570" id="570">
<td>570</td><td><span class="ct">     */</span></td></tr>
<tr name="571" id="571">
<td>571</td><td>    <a id="571c5" class="tk">EPwm7Regs</a>.<a id="571c15" class="tk">DCTRIPSEL</a>.<a id="571c25" class="tk">all</a> = (<a id="571c32" class="tk">EPwm7Regs</a>.<a id="571c42" class="tk">DCTRIPSEL</a>.<a id="571c52" class="tk">all</a> <a id="571c56" class="tk">&amp;</a> <a id="571c58" class="tk">~</a> 0xFFFF) <a id="571c68" class="tk">|</a> 0x1010;</td></tr>
<tr name="572" id="572">
<td>572</td><td></td></tr>
<tr name="573" id="573">
<td>573</td><td>    <span class="ct">/*	// Trip Zone Digital Comparator Select Register</span></td></tr>
<tr name="574" id="574">
<td>574</td><td><span class="ct">       EPwm7Regs.TZDCSEL.bit.DCAEVT1            = 0;          // Digital Compare Output A Event 1</span></td></tr>
<tr name="575" id="575">
<td>575</td><td><span class="ct">       EPwm7Regs.TZDCSEL.bit.DCAEVT2            = 0;          // Digital Compare Output A Event 2</span></td></tr>
<tr name="576" id="576">
<td>576</td><td><span class="ct">       EPwm7Regs.TZDCSEL.bit.DCBEVT1            = 0;          // Digital Compare Output B Event 1</span></td></tr>
<tr name="577" id="577">
<td>577</td><td><span class="ct">       EPwm7Regs.TZDCSEL.bit.DCBEVT2            = 0;          // Digital Compare Output B Event 2</span></td></tr>
<tr name="578" id="578">
<td>578</td><td><span class="ct">     */</span></td></tr>
<tr name="579" id="579">
<td>579</td><td>    <a id="579c5" class="tk">EPwm7Regs</a>.<a id="579c15" class="tk">TZDCSEL</a>.<a id="579c23" class="tk">all</a> = (<a id="579c30" class="tk">EPwm7Regs</a>.<a id="579c40" class="tk">TZDCSEL</a>.<a id="579c48" class="tk">all</a> <a id="579c52" class="tk">&amp;</a> <a id="579c54" class="tk">~</a>0xFFF) <a id="579c62" class="tk">|</a> 0x0;</td></tr>
<tr name="580" id="580">
<td>580</td><td></td></tr>
<tr name="581" id="581">
<td>581</td><td>    <span class="ct">/*	// Digital Compare Filter Control Register</span></td></tr>
<tr name="582" id="582">
<td>582</td><td><span class="ct">       EPwm7Regs.DCFCTL.bit.BLANKE              = 0;          // Blanking Enable/Disable</span></td></tr>
<tr name="583" id="583">
<td>583</td><td><span class="ct">       EPwm7Regs.DCFCTL.bit.PULSESEL            = 1;          // Pulse Select for Blanking &amp; Capture Alignment</span></td></tr>
<tr name="584" id="584">
<td>584</td><td><span class="ct">       EPwm7Regs.DCFCTL.bit.BLANKINV            = 0;          // Blanking Window Inversion</span></td></tr>
<tr name="585" id="585">
<td>585</td><td><span class="ct">       EPwm7Regs.DCFCTL.bit.SRCSEL              = 0;          // Filter Block Signal Source Select</span></td></tr>
<tr name="586" id="586">
<td>586</td><td><span class="ct">     */</span></td></tr>
<tr name="587" id="587">
<td>587</td><td>    <a id="587c5" class="tk">EPwm7Regs</a>.<a id="587c15" class="tk">DCFCTL</a>.<a id="587c22" class="tk">all</a> = (<a id="587c29" class="tk">EPwm7Regs</a>.<a id="587c39" class="tk">DCFCTL</a>.<a id="587c46" class="tk">all</a> <a id="587c50" class="tk">&amp;</a> <a id="587c52" class="tk">~</a>0x3F) <a id="587c59" class="tk">|</a> 0x10;</td></tr>
<tr name="588" id="588">
<td>588</td><td>    <a id="588c5" class="tk">EPwm7Regs</a>.<a id="588c15" class="tk">DCFOFFSET</a> = 0;           <span class="ct">// Digital Compare Filter Offset Register</span></td></tr>
<tr name="589" id="589">
<td>589</td><td>    <a id="589c5" class="tk">EPwm7Regs</a>.<a id="589c15" class="tk">DCFWINDOW</a> = 0;           <span class="ct">// Digital Compare Filter Window Register</span></td></tr>
<tr name="590" id="590">
<td>590</td><td></td></tr>
<tr name="591" id="591">
<td>591</td><td>    <span class="ct">/*	// Digital Compare Capture Control Register</span></td></tr>
<tr name="592" id="592">
<td>592</td><td><span class="ct">       EPwm7Regs.DCCAPCTL.bit.CAPE              = 0;          // Counter Capture Enable</span></td></tr>
<tr name="593" id="593">
<td>593</td><td><span class="ct">     */</span></td></tr>
<tr name="594" id="594">
<td>594</td><td>    <a id="594c5" class="tk">EPwm7Regs</a>.<a id="594c15" class="tk">DCCAPCTL</a>.<a id="594c24" class="tk">all</a> = (<a id="594c31" class="tk">EPwm7Regs</a>.<a id="594c41" class="tk">DCCAPCTL</a>.<a id="594c50" class="tk">all</a> <a id="594c54" class="tk">&amp;</a> <a id="594c56" class="tk">~</a>0x1) <a id="594c62" class="tk">|</a> 0x0;</td></tr>
<tr name="595" id="595">
<td>595</td><td></td></tr>
<tr name="596" id="596">
<td>596</td><td>    <span class="ct">/*	// HRPWM Configuration Register</span></td></tr>
<tr name="597" id="597">
<td>597</td><td><span class="ct">       EPwm7Regs.HRCNFG.bit.SWAPAB              = 0;          // Swap EPWMA and EPWMB Outputs Bit</span></td></tr>
<tr name="598" id="598">
<td>598</td><td><span class="ct">       EPwm7Regs.HRCNFG.bit.SELOUTB             = 0;          // EPWMB Output Selection Bit</span></td></tr>
<tr name="599" id="599">
<td>599</td><td><span class="ct">     */</span></td></tr>
<tr name="600" id="600">
<td>600</td><td>    <a id="600c5" class="tk">EPwm7Regs</a>.<a id="600c15" class="tk">HRCNFG</a>.<a id="600c22" class="tk">all</a> = (<a id="600c29" class="tk">EPwm7Regs</a>.<a id="600c39" class="tk">HRCNFG</a>.<a id="600c46" class="tk">all</a> <a id="600c50" class="tk">&amp;</a> <a id="600c52" class="tk">~</a>0xA0) <a id="600c59" class="tk">|</a> 0x0;</td></tr>
<tr name="601" id="601">
<td>601</td><td>    <a id="601c5" class="tk">EDIS</a>;</td></tr>
<tr name="602" id="602">
<td>602</td><td>  <span class="br">}</span></td></tr>
<tr name="603" id="603">
<td>603</td><td></td></tr>
<tr name="604" id="604">
<td>604</td><td>  <span class="ct">/* Start for S-Function (c2802xpwm): '<a class="ct blk" blk_line="604">&lt;Root&gt;/ePWM8 DAC3 and DAC4</a>' */</span></td></tr>
<tr name="605" id="605">
<td>605</td><td></td></tr>
<tr name="606" id="606">
<td>606</td><td>  <span class="ct">/*** Initialize ePWM8 modules ***/</span></td></tr>
<tr name="607" id="607">
<td>607</td><td>  <span class="br">{</span></td></tr>
<tr name="608" id="608">
<td>608</td><td>    <span class="ct">/*-- Setup Time-Base (TB) Submodule --*/</span></td></tr>
<tr name="609" id="609">
<td>609</td><td>    <a id="609c5" class="tk">EPwm8Regs</a>.<a id="609c15" class="tk">TBPRD</a> = 360;             <span class="ct">// Time Base Period Register</span></td></tr>
<tr name="610" id="610">
<td>610</td><td></td></tr>
<tr name="611" id="611">
<td>611</td><td>    <span class="ct">/*  // Time Base Control Register</span></td></tr>
<tr name="612" id="612">
<td>612</td><td><span class="ct">       EPwm8Regs.TBCTL.bit.CTRMODE              = 0;          // Counter Mode</span></td></tr>
<tr name="613" id="613">
<td>613</td><td><span class="ct">       EPwm8Regs.TBCTL.bit.SYNCOSEL             = 3;          // Sync Output Select</span></td></tr>
<tr name="614" id="614">
<td>614</td><td><span class="ct">       EPwm8Regs.TBCTL.bit.PRDLD                = 0;          // Shadow select</span></td></tr>
<tr name="615" id="615">
<td>615</td><td><span class="ct">       EPwm8Regs.TBCTL.bit.PHSEN                = 0;          // Phase Load Enable</span></td></tr>
<tr name="616" id="616">
<td>616</td><td><span class="ct">       EPwm8Regs.TBCTL.bit.PHSDIR               = 0;          // Phase Direction Bit</span></td></tr>
<tr name="617" id="617">
<td>617</td><td><span class="ct">       EPwm8Regs.TBCTL.bit.HSPCLKDIV            = 0;          // High Speed TBCLK Pre-scaler</span></td></tr>
<tr name="618" id="618">
<td>618</td><td><span class="ct">       EPwm8Regs.TBCTL.bit.CLKDIV               = 0;          // Time Base Clock Pre-scaler</span></td></tr>
<tr name="619" id="619">
<td>619</td><td><span class="ct">       EPwm8Regs.TBCTL.bit.SWFSYNC              = 0;          // Software Force Sync Pulse</span></td></tr>
<tr name="620" id="620">
<td>620</td><td><span class="ct">     */</span></td></tr>
<tr name="621" id="621">
<td>621</td><td>    <a id="621c5" class="tk">EPwm8Regs</a>.<a id="621c15" class="tk">TBCTL</a>.<a id="621c21" class="tk">all</a> = (<a id="621c28" class="tk">EPwm8Regs</a>.<a id="621c38" class="tk">TBCTL</a>.<a id="621c44" class="tk">all</a> <a id="621c48" class="tk">&amp;</a> <a id="621c50" class="tk">~</a>0x3FFF) <a id="621c59" class="tk">|</a> 0x30;</td></tr>
<tr name="622" id="622">
<td>622</td><td></td></tr>
<tr name="623" id="623">
<td>623</td><td>    <span class="ct">/* // Time-Base Phase Register</span></td></tr>
<tr name="624" id="624">
<td>624</td><td><span class="ct">       EPwm8Regs.TBPHS.half.TBPHS               = 0;          // Phase offset register</span></td></tr>
<tr name="625" id="625">
<td>625</td><td><span class="ct">     */</span></td></tr>
<tr name="626" id="626">
<td>626</td><td>    <a id="626c5" class="tk">EPwm8Regs</a>.<a id="626c15" class="tk">TBPHS</a>.<a id="626c21" class="tk">all</a> = (<a id="626c28" class="tk">EPwm8Regs</a>.<a id="626c38" class="tk">TBPHS</a>.<a id="626c44" class="tk">all</a> <a id="626c48" class="tk">&amp;</a> <a id="626c50" class="tk">~</a>0xFFFF0000) <a id="626c63" class="tk">|</a> 0x0;</td></tr>
<tr name="627" id="627">
<td>627</td><td></td></tr>
<tr name="628" id="628">
<td>628</td><td>    <span class="ct">// Time Base Counter Register</span></td></tr>
<tr name="629" id="629">
<td>629</td><td>    <a id="629c5" class="tk">EPwm8Regs</a>.<a id="629c15" class="tk">TBCTR</a> = 0x0000;          <span class="ct">/* Clear counter*/</span></td></tr>
<tr name="630" id="630">
<td>630</td><td></td></tr>
<tr name="631" id="631">
<td>631</td><td>    <span class="ct">/*-- Setup Counter_Compare (CC) Submodule --*/</span></td></tr>
<tr name="632" id="632">
<td>632</td><td>    <span class="ct">/*	// Counter Compare Control Register</span></td></tr>
<tr name="633" id="633">
<td>633</td><td><span class="ct">       EPwm8Regs.CMPCTL.bit.SHDWAMODE           = 0;  // Compare A Register Block Operating Mode</span></td></tr>
<tr name="634" id="634">
<td>634</td><td><span class="ct">       EPwm8Regs.CMPCTL.bit.SHDWBMODE           = 0;  // Compare B Register Block Operating Mode</span></td></tr>
<tr name="635" id="635">
<td>635</td><td><span class="ct">       EPwm8Regs.CMPCTL.bit.LOADAMODE           = 0;          // Active Compare A Load</span></td></tr>
<tr name="636" id="636">
<td>636</td><td><span class="ct">       EPwm8Regs.CMPCTL.bit.LOADBMODE           = 0;          // Active Compare B Load</span></td></tr>
<tr name="637" id="637">
<td>637</td><td><span class="ct">     */</span></td></tr>
<tr name="638" id="638">
<td>638</td><td>    <a id="638c5" class="tk">EPwm8Regs</a>.<a id="638c15" class="tk">CMPCTL</a>.<a id="638c22" class="tk">all</a> = (<a id="638c29" class="tk">EPwm8Regs</a>.<a id="638c39" class="tk">CMPCTL</a>.<a id="638c46" class="tk">all</a> <a id="638c50" class="tk">&amp;</a> <a id="638c52" class="tk">~</a>0x5F) <a id="638c59" class="tk">|</a> 0x0;</td></tr>
<tr name="639" id="639">
<td>639</td><td>    <a id="639c5" class="tk">EPwm8Regs</a>.<a id="639c15" class="tk">CMPA</a>.<a id="639c20" class="tk">half</a>.<a id="639c25" class="tk">CMPA</a> = 180;    <span class="ct">// Counter Compare A Register</span></td></tr>
<tr name="640" id="640">
<td>640</td><td>    <a id="640c5" class="tk">EPwm8Regs</a>.<a id="640c15" class="tk">CMPB</a> = 180;              <span class="ct">// Counter Compare B Register</span></td></tr>
<tr name="641" id="641">
<td>641</td><td></td></tr>
<tr name="642" id="642">
<td>642</td><td>    <span class="ct">/*-- Setup Action-Qualifier (AQ) Submodule --*/</span></td></tr>
<tr name="643" id="643">
<td>643</td><td>    <a id="643c5" class="tk">EPwm8Regs</a>.<a id="643c15" class="tk">AQCTLA</a>.<a id="643c22" class="tk">all</a> = 150;        <span class="ct">// Action Qualifier Control Register For Output A</span></td></tr>
<tr name="644" id="644">
<td>644</td><td>    <a id="644c5" class="tk">EPwm8Regs</a>.<a id="644c15" class="tk">AQCTLB</a>.<a id="644c22" class="tk">all</a> = 2310;       <span class="ct">// Action Qualifier Control Register For Output B</span></td></tr>
<tr name="645" id="645">
<td>645</td><td></td></tr>
<tr name="646" id="646">
<td>646</td><td>    <span class="ct">/*	// Action Qualifier Software Force Register</span></td></tr>
<tr name="647" id="647">
<td>647</td><td><span class="ct">       EPwm8Regs.AQSFRC.bit.RLDCSF              = 0;          // Reload from Shadow Options</span></td></tr>
<tr name="648" id="648">
<td>648</td><td><span class="ct">     */</span></td></tr>
<tr name="649" id="649">
<td>649</td><td>    <a id="649c5" class="tk">EPwm8Regs</a>.<a id="649c15" class="tk">AQSFRC</a>.<a id="649c22" class="tk">all</a> = (<a id="649c29" class="tk">EPwm8Regs</a>.<a id="649c39" class="tk">AQSFRC</a>.<a id="649c46" class="tk">all</a> <a id="649c50" class="tk">&amp;</a> <a id="649c52" class="tk">~</a>0xC0) <a id="649c59" class="tk">|</a> 0x0;</td></tr>
<tr name="650" id="650">
<td>650</td><td></td></tr>
<tr name="651" id="651">
<td>651</td><td>    <span class="ct">/*	// Action Qualifier Continuous S/W Force Register</span></td></tr>
<tr name="652" id="652">
<td>652</td><td><span class="ct">       EPwm8Regs.AQCSFRC.bit.CSFA               = 0;          // Continuous Software Force on output A</span></td></tr>
<tr name="653" id="653">
<td>653</td><td><span class="ct">       EPwm8Regs.AQCSFRC.bit.CSFB               = 0;          // Continuous Software Force on output B</span></td></tr>
<tr name="654" id="654">
<td>654</td><td><span class="ct">     */</span></td></tr>
<tr name="655" id="655">
<td>655</td><td>    <a id="655c5" class="tk">EPwm8Regs</a>.<a id="655c15" class="tk">AQCSFRC</a>.<a id="655c23" class="tk">all</a> = (<a id="655c30" class="tk">EPwm8Regs</a>.<a id="655c40" class="tk">AQCSFRC</a>.<a id="655c48" class="tk">all</a> <a id="655c52" class="tk">&amp;</a> <a id="655c54" class="tk">~</a>0xF) <a id="655c60" class="tk">|</a> 0x0;</td></tr>
<tr name="656" id="656">
<td>656</td><td></td></tr>
<tr name="657" id="657">
<td>657</td><td>    <span class="ct">/*-- Setup Dead-Band Generator (DB) Submodule --*/</span></td></tr>
<tr name="658" id="658">
<td>658</td><td>    <span class="ct">/*	// Dead-Band Generator Control Register</span></td></tr>
<tr name="659" id="659">
<td>659</td><td><span class="ct">       EPwm8Regs.DBCTL.bit.OUT_MODE             = 0;          // Dead Band Output Mode Control</span></td></tr>
<tr name="660" id="660">
<td>660</td><td><span class="ct">       EPwm8Regs.DBCTL.bit.IN_MODE              = 0;          // Dead Band Input Select Mode Control</span></td></tr>
<tr name="661" id="661">
<td>661</td><td><span class="ct">       EPwm8Regs.DBCTL.bit.POLSEL               = 0;          // Polarity Select Control</span></td></tr>
<tr name="662" id="662">
<td>662</td><td><span class="ct">       EPwm8Regs.DBCTL.bit.HALFCYCLE            = 0;          // Half Cycle Clocking Enable</span></td></tr>
<tr name="663" id="663">
<td>663</td><td><span class="ct">     */</span></td></tr>
<tr name="664" id="664">
<td>664</td><td>    <a id="664c5" class="tk">EPwm8Regs</a>.<a id="664c15" class="tk">DBCTL</a>.<a id="664c21" class="tk">all</a> = (<a id="664c28" class="tk">EPwm8Regs</a>.<a id="664c38" class="tk">DBCTL</a>.<a id="664c44" class="tk">all</a> <a id="664c48" class="tk">&amp;</a> <a id="664c50" class="tk">~</a>0x803F) <a id="664c59" class="tk">|</a> 0x0;</td></tr>
<tr name="665" id="665">
<td>665</td><td>    <a id="665c5" class="tk">EPwm8Regs</a>.<a id="665c15" class="tk">DBRED</a> = 0;               <span class="ct">// Dead-Band Generator Rising Edge Delay Count Register</span></td></tr>
<tr name="666" id="666">
<td>666</td><td>    <a id="666c5" class="tk">EPwm8Regs</a>.<a id="666c15" class="tk">DBFED</a> = 0;               <span class="ct">// Dead-Band Generator Falling Edge Delay Count Register</span></td></tr>
<tr name="667" id="667">
<td>667</td><td></td></tr>
<tr name="668" id="668">
<td>668</td><td>    <span class="ct">/*-- Setup Event-Trigger (ET) Submodule --*/</span></td></tr>
<tr name="669" id="669">
<td>669</td><td>    <span class="ct">/*	// Event Trigger Selection and Pre-Scale Register</span></td></tr>
<tr name="670" id="670">
<td>670</td><td><span class="ct">       EPwm8Regs.ETSEL.bit.SOCAEN               = 0;          // Start of Conversion A Enable</span></td></tr>
<tr name="671" id="671">
<td>671</td><td><span class="ct">       EPwm8Regs.ETSEL.bit.SOCASEL              = 0;          // Start of Conversion A Select</span></td></tr>
<tr name="672" id="672">
<td>672</td><td><span class="ct">       EPwm8Regs.ETPS.bit.SOCAPRD               = 1;          // EPWM8SOCA Period Select</span></td></tr>
<tr name="673" id="673">
<td>673</td><td><span class="ct"></span></td></tr>
<tr name="674" id="674">
<td>674</td><td><span class="ct">       EPwm8Regs.ETSEL.bit.SOCBEN               = 0;          // Start of Conversion B Enable</span></td></tr>
<tr name="675" id="675">
<td>675</td><td><span class="ct"></span></td></tr>
<tr name="676" id="676">
<td>676</td><td><span class="ct">       EPwm8Regs.ETSEL.bit.SOCBSEL              = 1;          // Start of Conversion B Select</span></td></tr>
<tr name="677" id="677">
<td>677</td><td><span class="ct">       EPwm8Regs.ETPS.bit.SOCBPRD               = 1;          // EPWM8SOCB Period Select</span></td></tr>
<tr name="678" id="678">
<td>678</td><td><span class="ct">       EPwm8Regs.ETSEL.bit.INTEN                = 0;          // EPWM8INTn Enable</span></td></tr>
<tr name="679" id="679">
<td>679</td><td><span class="ct">       EPwm8Regs.ETSEL.bit.INTSEL               = 1;          // EPWM8INTn Select</span></td></tr>
<tr name="680" id="680">
<td>680</td><td><span class="ct"></span></td></tr>
<tr name="681" id="681">
<td>681</td><td><span class="ct">       EPwm8Regs.ETPS.bit.INTPRD                = 1;          // EPWM8INTn Period Select</span></td></tr>
<tr name="682" id="682">
<td>682</td><td><span class="ct">     */</span></td></tr>
<tr name="683" id="683">
<td>683</td><td>    <a id="683c5" class="tk">EPwm8Regs</a>.<a id="683c15" class="tk">ETSEL</a>.<a id="683c21" class="tk">all</a> = (<a id="683c28" class="tk">EPwm8Regs</a>.<a id="683c38" class="tk">ETSEL</a>.<a id="683c44" class="tk">all</a> <a id="683c48" class="tk">&amp;</a> <a id="683c50" class="tk">~</a>0xFF0F) <a id="683c59" class="tk">|</a> 0x1001;</td></tr>
<tr name="684" id="684">
<td>684</td><td>    <a id="684c5" class="tk">EPwm8Regs</a>.<a id="684c15" class="tk">ETPS</a>.<a id="684c20" class="tk">all</a> = (<a id="684c27" class="tk">EPwm8Regs</a>.<a id="684c37" class="tk">ETPS</a>.<a id="684c42" class="tk">all</a> <a id="684c46" class="tk">&amp;</a> <a id="684c48" class="tk">~</a>0x3303) <a id="684c57" class="tk">|</a> 0x1101;</td></tr>
<tr name="685" id="685">
<td>685</td><td></td></tr>
<tr name="686" id="686">
<td>686</td><td>    <span class="ct">/*-- Setup PWM-Chopper (PC) Submodule --*/</span></td></tr>
<tr name="687" id="687">
<td>687</td><td>    <span class="ct">/*	// PWM Chopper Control Register</span></td></tr>
<tr name="688" id="688">
<td>688</td><td><span class="ct">       EPwm8Regs.PCCTL.bit.CHPEN                = 0;          // PWM chopping enable</span></td></tr>
<tr name="689" id="689">
<td>689</td><td><span class="ct">       EPwm8Regs.PCCTL.bit.CHPFREQ              = 0;          // Chopping clock frequency</span></td></tr>
<tr name="690" id="690">
<td>690</td><td><span class="ct">       EPwm8Regs.PCCTL.bit.OSHTWTH              = 0;          // One-shot pulse width</span></td></tr>
<tr name="691" id="691">
<td>691</td><td><span class="ct">       EPwm8Regs.PCCTL.bit.CHPDUTY              = 0;          // Chopping clock Duty cycle</span></td></tr>
<tr name="692" id="692">
<td>692</td><td><span class="ct">     */</span></td></tr>
<tr name="693" id="693">
<td>693</td><td>    <a id="693c5" class="tk">EPwm8Regs</a>.<a id="693c15" class="tk">PCCTL</a>.<a id="693c21" class="tk">all</a> = (<a id="693c28" class="tk">EPwm8Regs</a>.<a id="693c38" class="tk">PCCTL</a>.<a id="693c44" class="tk">all</a> <a id="693c48" class="tk">&amp;</a> <a id="693c50" class="tk">~</a>0x7FF) <a id="693c58" class="tk">|</a> 0x0;</td></tr>
<tr name="694" id="694">
<td>694</td><td></td></tr>
<tr name="695" id="695">
<td>695</td><td>    <span class="ct">/*-- Set up Trip-Zone (TZ) Submodule --*/</span></td></tr>
<tr name="696" id="696">
<td>696</td><td>    <a id="696c5" class="tk">EALLOW</a>;</td></tr>
<tr name="697" id="697">
<td>697</td><td>    <a id="697c5" class="tk">EPwm8Regs</a>.<a id="697c15" class="tk">TZSEL</a>.<a id="697c21" class="tk">all</a> = 0;           <span class="ct">// Trip Zone Select Register</span></td></tr>
<tr name="698" id="698">
<td>698</td><td></td></tr>
<tr name="699" id="699">
<td>699</td><td>    <span class="ct">/*	// Trip Zone Control Register</span></td></tr>
<tr name="700" id="700">
<td>700</td><td><span class="ct">       EPwm8Regs.TZCTL.bit.TZA                  = 3;          // TZ1 to TZ6 Trip Action On EPWM8A</span></td></tr>
<tr name="701" id="701">
<td>701</td><td><span class="ct">       EPwm8Regs.TZCTL.bit.TZB                  = 3;          // TZ1 to TZ6 Trip Action On EPWM8B</span></td></tr>
<tr name="702" id="702">
<td>702</td><td><span class="ct">       EPwm8Regs.TZCTL.bit.DCAEVT1              = 3;          // EPWM8A action on DCAEVT1</span></td></tr>
<tr name="703" id="703">
<td>703</td><td><span class="ct">       EPwm8Regs.TZCTL.bit.DCAEVT2              = 3;          // EPWM8A action on DCAEVT2</span></td></tr>
<tr name="704" id="704">
<td>704</td><td><span class="ct">       EPwm8Regs.TZCTL.bit.DCBEVT1              = 3;          // EPWM8B action on DCBEVT1</span></td></tr>
<tr name="705" id="705">
<td>705</td><td><span class="ct">       EPwm8Regs.TZCTL.bit.DCBEVT2              = 3;          // EPWM8B action on DCBEVT2</span></td></tr>
<tr name="706" id="706">
<td>706</td><td><span class="ct">     */</span></td></tr>
<tr name="707" id="707">
<td>707</td><td>    <a id="707c5" class="tk">EPwm8Regs</a>.<a id="707c15" class="tk">TZCTL</a>.<a id="707c21" class="tk">all</a> = (<a id="707c28" class="tk">EPwm8Regs</a>.<a id="707c38" class="tk">TZCTL</a>.<a id="707c44" class="tk">all</a> <a id="707c48" class="tk">&amp;</a> <a id="707c50" class="tk">~</a>0xFFF) <a id="707c58" class="tk">|</a> 0xFFF;</td></tr>
<tr name="708" id="708">
<td>708</td><td></td></tr>
<tr name="709" id="709">
<td>709</td><td>    <span class="ct">/*	// Trip Zone Enable Interrupt Register</span></td></tr>
<tr name="710" id="710">
<td>710</td><td><span class="ct">       EPwm8Regs.TZEINT.bit.OST                 = 0;          // Trip Zones One Shot Int Enable</span></td></tr>
<tr name="711" id="711">
<td>711</td><td><span class="ct">       EPwm8Regs.TZEINT.bit.CBC                 = 0;          // Trip Zones Cycle By Cycle Int Enable</span></td></tr>
<tr name="712" id="712">
<td>712</td><td><span class="ct">       EPwm8Regs.TZEINT.bit.DCAEVT1             = 0;          // Digital Compare A Event 1 Int Enable</span></td></tr>
<tr name="713" id="713">
<td>713</td><td><span class="ct">       EPwm8Regs.TZEINT.bit.DCAEVT2             = 0;          // Digital Compare A Event 2 Int Enable</span></td></tr>
<tr name="714" id="714">
<td>714</td><td><span class="ct">       EPwm8Regs.TZEINT.bit.DCBEVT1             = 0;          // Digital Compare B Event 1 Int Enable</span></td></tr>
<tr name="715" id="715">
<td>715</td><td><span class="ct">       EPwm8Regs.TZEINT.bit.DCBEVT2             = 0;          // Digital Compare B Event 2 Int Enable</span></td></tr>
<tr name="716" id="716">
<td>716</td><td><span class="ct">     */</span></td></tr>
<tr name="717" id="717">
<td>717</td><td>    <a id="717c5" class="tk">EPwm8Regs</a>.<a id="717c15" class="tk">TZEINT</a>.<a id="717c22" class="tk">all</a> = (<a id="717c29" class="tk">EPwm8Regs</a>.<a id="717c39" class="tk">TZEINT</a>.<a id="717c46" class="tk">all</a> <a id="717c50" class="tk">&amp;</a> <a id="717c52" class="tk">~</a>0x7E) <a id="717c59" class="tk">|</a> 0x0;</td></tr>
<tr name="718" id="718">
<td>718</td><td></td></tr>
<tr name="719" id="719">
<td>719</td><td>    <span class="ct">/*	// Digital Compare A Control Register</span></td></tr>
<tr name="720" id="720">
<td>720</td><td><span class="ct">       EPwm8Regs.DCACTL.bit.EVT1SYNCE           = 0;          // DCAEVT1 SYNC Enable</span></td></tr>
<tr name="721" id="721">
<td>721</td><td><span class="ct">       EPwm8Regs.DCACTL.bit.EVT1SOCE            = 1;          // DCAEVT1 SOC Enable</span></td></tr>
<tr name="722" id="722">
<td>722</td><td><span class="ct">       EPwm8Regs.DCACTL.bit.EVT1FRCSYNCSEL      = 0;          // DCAEVT1 Force Sync Signal</span></td></tr>
<tr name="723" id="723">
<td>723</td><td><span class="ct">       EPwm8Regs.DCACTL.bit.EVT1SRCSEL          = 0;          // DCAEVT1 Source Signal</span></td></tr>
<tr name="724" id="724">
<td>724</td><td><span class="ct">       EPwm8Regs.DCACTL.bit.EVT2FRCSYNCSEL      = 0;          // DCAEVT2 Force Sync Signal</span></td></tr>
<tr name="725" id="725">
<td>725</td><td><span class="ct">       EPwm8Regs.DCACTL.bit.EVT2SRCSEL          = 0;          // DCAEVT2 Source Signal</span></td></tr>
<tr name="726" id="726">
<td>726</td><td><span class="ct">     */</span></td></tr>
<tr name="727" id="727">
<td>727</td><td>    <a id="727c5" class="tk">EPwm8Regs</a>.<a id="727c15" class="tk">DCACTL</a>.<a id="727c22" class="tk">all</a> = (<a id="727c29" class="tk">EPwm8Regs</a>.<a id="727c39" class="tk">DCACTL</a>.<a id="727c46" class="tk">all</a> <a id="727c50" class="tk">&amp;</a> <a id="727c52" class="tk">~</a>0x30F) <a id="727c60" class="tk">|</a> 0x4;</td></tr>
<tr name="728" id="728">
<td>728</td><td></td></tr>
<tr name="729" id="729">
<td>729</td><td>    <span class="ct">/*	// Digital Compare B Control Register</span></td></tr>
<tr name="730" id="730">
<td>730</td><td><span class="ct">       EPwm8Regs.DCBCTL.bit.EVT1SYNCE           = 0;          // DCBEVT1 SYNC Enable</span></td></tr>
<tr name="731" id="731">
<td>731</td><td><span class="ct">       EPwm8Regs.DCBCTL.bit.EVT1SOCE            = 0;          // DCBEVT1 SOC Enable</span></td></tr>
<tr name="732" id="732">
<td>732</td><td><span class="ct">       EPwm8Regs.DCBCTL.bit.EVT1FRCSYNCSEL      = 0;          // DCBEVT1 Force Sync Signal</span></td></tr>
<tr name="733" id="733">
<td>733</td><td><span class="ct">       EPwm8Regs.DCBCTL.bit.EVT1SRCSEL          = 0;          // DCBEVT1 Source Signal</span></td></tr>
<tr name="734" id="734">
<td>734</td><td><span class="ct">       EPwm8Regs.DCBCTL.bit.EVT2FRCSYNCSEL      = 0;          // DCBEVT2 Force Sync Signal</span></td></tr>
<tr name="735" id="735">
<td>735</td><td><span class="ct">       EPwm8Regs.DCBCTL.bit.EVT2SRCSEL          = 0;          // DCBEVT2 Source Signal</span></td></tr>
<tr name="736" id="736">
<td>736</td><td><span class="ct">     */</span></td></tr>
<tr name="737" id="737">
<td>737</td><td>    <a id="737c5" class="tk">EPwm8Regs</a>.<a id="737c15" class="tk">DCBCTL</a>.<a id="737c22" class="tk">all</a> = (<a id="737c29" class="tk">EPwm8Regs</a>.<a id="737c39" class="tk">DCBCTL</a>.<a id="737c46" class="tk">all</a> <a id="737c50" class="tk">&amp;</a> <a id="737c52" class="tk">~</a>0x30F) <a id="737c60" class="tk">|</a> 0x0;</td></tr>
<tr name="738" id="738">
<td>738</td><td></td></tr>
<tr name="739" id="739">
<td>739</td><td>    <span class="ct">/*	// Digital Compare Trip Select Register</span></td></tr>
<tr name="740" id="740">
<td>740</td><td><span class="ct">       EPwm8Regs.DCTRIPSEL.bit.DCAHCOMPSEL      = 0;          // Digital Compare A High COMP Input Select</span></td></tr>
<tr name="741" id="741">
<td>741</td><td><span class="ct"></span></td></tr>
<tr name="742" id="742">
<td>742</td><td><span class="ct">       EPwm8Regs.DCTRIPSEL.bit.DCALCOMPSEL      = 1;          // Digital Compare A Low COMP Input Select</span></td></tr>
<tr name="743" id="743">
<td>743</td><td><span class="ct">       EPwm8Regs.DCTRIPSEL.bit.DCBHCOMPSEL      = 0;          // Digital Compare B High COMP Input Select</span></td></tr>
<tr name="744" id="744">
<td>744</td><td><span class="ct">       EPwm8Regs.DCTRIPSEL.bit.DCBLCOMPSEL      = 1;          // Digital Compare B Low COMP Input Select</span></td></tr>
<tr name="745" id="745">
<td>745</td><td><span class="ct">     */</span></td></tr>
<tr name="746" id="746">
<td>746</td><td>    <a id="746c5" class="tk">EPwm8Regs</a>.<a id="746c15" class="tk">DCTRIPSEL</a>.<a id="746c25" class="tk">all</a> = (<a id="746c32" class="tk">EPwm8Regs</a>.<a id="746c42" class="tk">DCTRIPSEL</a>.<a id="746c52" class="tk">all</a> <a id="746c56" class="tk">&amp;</a> <a id="746c58" class="tk">~</a> 0xFFFF) <a id="746c68" class="tk">|</a> 0x1010;</td></tr>
<tr name="747" id="747">
<td>747</td><td></td></tr>
<tr name="748" id="748">
<td>748</td><td>    <span class="ct">/*	// Trip Zone Digital Comparator Select Register</span></td></tr>
<tr name="749" id="749">
<td>749</td><td><span class="ct">       EPwm8Regs.TZDCSEL.bit.DCAEVT1            = 0;          // Digital Compare Output A Event 1</span></td></tr>
<tr name="750" id="750">
<td>750</td><td><span class="ct">       EPwm8Regs.TZDCSEL.bit.DCAEVT2            = 0;          // Digital Compare Output A Event 2</span></td></tr>
<tr name="751" id="751">
<td>751</td><td><span class="ct">       EPwm8Regs.TZDCSEL.bit.DCBEVT1            = 0;          // Digital Compare Output B Event 1</span></td></tr>
<tr name="752" id="752">
<td>752</td><td><span class="ct">       EPwm8Regs.TZDCSEL.bit.DCBEVT2            = 0;          // Digital Compare Output B Event 2</span></td></tr>
<tr name="753" id="753">
<td>753</td><td><span class="ct">     */</span></td></tr>
<tr name="754" id="754">
<td>754</td><td>    <a id="754c5" class="tk">EPwm8Regs</a>.<a id="754c15" class="tk">TZDCSEL</a>.<a id="754c23" class="tk">all</a> = (<a id="754c30" class="tk">EPwm8Regs</a>.<a id="754c40" class="tk">TZDCSEL</a>.<a id="754c48" class="tk">all</a> <a id="754c52" class="tk">&amp;</a> <a id="754c54" class="tk">~</a>0xFFF) <a id="754c62" class="tk">|</a> 0x0;</td></tr>
<tr name="755" id="755">
<td>755</td><td></td></tr>
<tr name="756" id="756">
<td>756</td><td>    <span class="ct">/*	// Digital Compare Filter Control Register</span></td></tr>
<tr name="757" id="757">
<td>757</td><td><span class="ct">       EPwm8Regs.DCFCTL.bit.BLANKE              = 0;          // Blanking Enable/Disable</span></td></tr>
<tr name="758" id="758">
<td>758</td><td><span class="ct">       EPwm8Regs.DCFCTL.bit.PULSESEL            = 1;          // Pulse Select for Blanking &amp; Capture Alignment</span></td></tr>
<tr name="759" id="759">
<td>759</td><td><span class="ct">       EPwm8Regs.DCFCTL.bit.BLANKINV            = 0;          // Blanking Window Inversion</span></td></tr>
<tr name="760" id="760">
<td>760</td><td><span class="ct">       EPwm8Regs.DCFCTL.bit.SRCSEL              = 0;          // Filter Block Signal Source Select</span></td></tr>
<tr name="761" id="761">
<td>761</td><td><span class="ct">     */</span></td></tr>
<tr name="762" id="762">
<td>762</td><td>    <a id="762c5" class="tk">EPwm8Regs</a>.<a id="762c15" class="tk">DCFCTL</a>.<a id="762c22" class="tk">all</a> = (<a id="762c29" class="tk">EPwm8Regs</a>.<a id="762c39" class="tk">DCFCTL</a>.<a id="762c46" class="tk">all</a> <a id="762c50" class="tk">&amp;</a> <a id="762c52" class="tk">~</a>0x3F) <a id="762c59" class="tk">|</a> 0x10;</td></tr>
<tr name="763" id="763">
<td>763</td><td>    <a id="763c5" class="tk">EPwm8Regs</a>.<a id="763c15" class="tk">DCFOFFSET</a> = 0;           <span class="ct">// Digital Compare Filter Offset Register</span></td></tr>
<tr name="764" id="764">
<td>764</td><td>    <a id="764c5" class="tk">EPwm8Regs</a>.<a id="764c15" class="tk">DCFWINDOW</a> = 0;           <span class="ct">// Digital Compare Filter Window Register</span></td></tr>
<tr name="765" id="765">
<td>765</td><td></td></tr>
<tr name="766" id="766">
<td>766</td><td>    <span class="ct">/*	// Digital Compare Capture Control Register</span></td></tr>
<tr name="767" id="767">
<td>767</td><td><span class="ct">       EPwm8Regs.DCCAPCTL.bit.CAPE              = 0;          // Counter Capture Enable</span></td></tr>
<tr name="768" id="768">
<td>768</td><td><span class="ct">     */</span></td></tr>
<tr name="769" id="769">
<td>769</td><td>    <a id="769c5" class="tk">EPwm8Regs</a>.<a id="769c15" class="tk">DCCAPCTL</a>.<a id="769c24" class="tk">all</a> = (<a id="769c31" class="tk">EPwm8Regs</a>.<a id="769c41" class="tk">DCCAPCTL</a>.<a id="769c50" class="tk">all</a> <a id="769c54" class="tk">&amp;</a> <a id="769c56" class="tk">~</a>0x1) <a id="769c62" class="tk">|</a> 0x0;</td></tr>
<tr name="770" id="770">
<td>770</td><td></td></tr>
<tr name="771" id="771">
<td>771</td><td>    <span class="ct">/*	// HRPWM Configuration Register</span></td></tr>
<tr name="772" id="772">
<td>772</td><td><span class="ct">       EPwm8Regs.HRCNFG.bit.SWAPAB              = 0;          // Swap EPWMA and EPWMB Outputs Bit</span></td></tr>
<tr name="773" id="773">
<td>773</td><td><span class="ct">       EPwm8Regs.HRCNFG.bit.SELOUTB             = 0;          // EPWMB Output Selection Bit</span></td></tr>
<tr name="774" id="774">
<td>774</td><td><span class="ct">     */</span></td></tr>
<tr name="775" id="775">
<td>775</td><td>    <a id="775c5" class="tk">EPwm8Regs</a>.<a id="775c15" class="tk">HRCNFG</a>.<a id="775c22" class="tk">all</a> = (<a id="775c29" class="tk">EPwm8Regs</a>.<a id="775c39" class="tk">HRCNFG</a>.<a id="775c46" class="tk">all</a> <a id="775c50" class="tk">&amp;</a> <a id="775c52" class="tk">~</a>0xA0) <a id="775c59" class="tk">|</a> 0x0;</td></tr>
<tr name="776" id="776">
<td>776</td><td>    <a id="776c5" class="tk">EDIS</a>;</td></tr>
<tr name="777" id="777">
<td>777</td><td>  <span class="br">}</span></td></tr>
<tr name="778" id="778">
<td>778</td><td></td></tr>
<tr name="779" id="779">
<td>779</td><td>  <span class="ct">/* InitializeConditions for UnitDelay: '<a class="ct blk" blk_line="779">&lt;S2&gt;/Output</a>' */</span></td></tr>
<tr name="780" id="780">
<td>780</td><td>  <a id="780c3" class="tk">SignalGen_rx_DW</a>.<a id="780c19" class="tk">Output_DSTATE</a> = <a id="780c35" class="tk">SignalGen_rx_P</a>.<a id="780c50" class="tk">Output_InitialCondition</a>;</td></tr>
<tr name="781" id="781">
<td>781</td><td><span class="br">}</span></td></tr>
<tr name="782" id="782">
<td>782</td><td></td></tr>
<tr name="783" id="783">
<td>783</td><td><span class="ct">/* Model terminate function */</span></td></tr>
<tr name="784" id="784">
<td>784</td><td><span class="kw">void</span> <a id="784c6" class="tk">SignalGen_rx_terminate</a>(<span class="kw">void</span>)</td></tr>
<tr name="785" id="785">
<td>785</td><td><span class="br">{</span></td></tr>
<tr name="786" id="786">
<td>786</td><td>  <span class="ct">/* (no terminate code required) */</span></td></tr>
<tr name="787" id="787">
<td>787</td><td><span class="br">}</span></td></tr>
<tr name="788" id="788">
<td>788</td><td></td></tr>
<tr name="789" id="789">
<td>789</td><td><span class="ct">/*</span></td></tr>
<tr name="790" id="790">
<td>790</td><td><span class="ct"> * File trailer for generated code.</span></td></tr>
<tr name="791" id="791">
<td>791</td><td><span class="ct"> *</span></td></tr>
<tr name="792" id="792">
<td>792</td><td><span class="ct"> * [EOF]</span></td></tr>
<tr name="793" id="793">
<td>793</td><td><span class="ct"> */</span></td></tr>
<tr name="794" id="794">
<td>794</td><td></td></tr>
</table>
</pre>
</body>
</html>
