5 10 101 3 *
8 /Users/trevorw/projects/devel/covered/diags/verilog -t main -vcd null_stmt2.vcd -o null_stmt2.cdd -v null_stmt2.v -D DUMP
3 0 $root "$root" NA 0 0 1
3 0 main "main" null_stmt2.v 10 27 1
2 1 14 8000c 1 3d 5002 0 0 1 18 0 1 0 0 0 0 $u0
1 a 12 70004 1 0 0 0 1 17 0 1 0 0 0
4 1 1 0 0
3 1 main.$u0 "main.$u0" null_stmt2.v 0 16 1
2 2 15 10001 1 4e 1002 0 0 1 18 0 1 0 0 0 0
4 2 11 0 0
3 1 main.$u1 "main.$u1" null_stmt2.v 0 25 1
