#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sun Jun 25 21:46:35 2023
# Process ID: 18728
# Current directory: D:/BaiduSyncdisk/Repos/verilog-design/2/project/multifunction/multifunction.runs/synth_1
# Command line: vivado.exe -log multifunction.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source multifunction.tcl
# Log file: D:/BaiduSyncdisk/Repos/verilog-design/2/project/multifunction/multifunction.runs/synth_1/multifunction.vds
# Journal file: D:/BaiduSyncdisk/Repos/verilog-design/2/project/multifunction/multifunction.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source multifunction.tcl -notrace
Command: synth_design -top multifunction -part xc7a35tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 21500 
WARNING: [Synth 8-1935] empty port in module declaration [D:/BaiduSyncdisk/Repos/verilog-design/2/project/multifunction/multifunction.srcs/sources_1/imports/src/select.v:28]
WARNING: [Synth 8-1935] empty port in module declaration [D:/BaiduSyncdisk/Repos/verilog-design/2/project/multifunction/multifunction.srcs/sources_1/imports/src/select.v:28]
WARNING: [Synth 8-2490] overwriting previous definition of module select [D:/BaiduSyncdisk/Repos/verilog-design/2/project/multifunction/multifunction.srcs/sources_1/imports/src/select.v:9]
WARNING: [Synth 8-2490] overwriting previous definition of module mmin [D:/BaiduSyncdisk/Repos/verilog-design/2/project/multifunction/multifunction.srcs/sources_1/imports/src/mmin.v:9]
WARNING: [Synth 8-2490] overwriting previous definition of module mmax [D:/BaiduSyncdisk/Repos/verilog-design/2/project/multifunction/multifunction.srcs/sources_1/imports/src/mmax.v:9]
WARNING: [Synth 8-2490] overwriting previous definition of module adder [D:/BaiduSyncdisk/Repos/verilog-design/2/project/multifunction/multifunction.srcs/sources_1/imports/src/adder.v:9]
WARNING: [Synth 8-2490] overwriting previous definition of module comparator [D:/BaiduSyncdisk/Repos/verilog-design/2/project/multifunction/multifunction.srcs/sources_1/imports/src/comparator.v:9]
WARNING: [Synth 8-2490] overwriting previous definition of module seven_segment_decoder [D:/BaiduSyncdisk/Repos/verilog-design/2/project/multifunction/multifunction.srcs/sources_1/imports/src/seven_segment_decoder.v:15]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 443.109 ; gain = 111.531
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'multifunction' [D:/BaiduSyncdisk/Repos/verilog-design/2/project/multifunction/multifunction.srcs/sources_1/imports/src/multifunction.v:8]
INFO: [Synth 8-6157] synthesizing module 'select' [D:/BaiduSyncdisk/Repos/verilog-design/2/project/multifunction/multifunction.srcs/sources_1/imports/src/select.v:9]
WARNING: [Synth 8-308] ignoring empty port [D:/BaiduSyncdisk/Repos/verilog-design/2/project/multifunction/multifunction.srcs/sources_1/imports/src/select.v:29]
INFO: [Synth 8-6155] done synthesizing module 'select' (1#1) [D:/BaiduSyncdisk/Repos/verilog-design/2/project/multifunction/multifunction.srcs/sources_1/imports/src/select.v:9]
WARNING: [Synth 8-350] instance 'u_select' of module 'select' requires 15 connections, but only 14 given [D:/BaiduSyncdisk/Repos/verilog-design/2/project/multifunction/multifunction.srcs/sources_1/imports/src/multifunction.v:64]
INFO: [Synth 8-6157] synthesizing module 'adder' [D:/BaiduSyncdisk/Repos/verilog-design/2/project/multifunction/multifunction.srcs/sources_1/imports/src/adder.v:9]
INFO: [Synth 8-6155] done synthesizing module 'adder' (2#1) [D:/BaiduSyncdisk/Repos/verilog-design/2/project/multifunction/multifunction.srcs/sources_1/imports/src/adder.v:9]
INFO: [Synth 8-6157] synthesizing module 'comparator' [D:/BaiduSyncdisk/Repos/verilog-design/2/project/multifunction/multifunction.srcs/sources_1/imports/src/comparator.v:9]
INFO: [Synth 8-6155] done synthesizing module 'comparator' (3#1) [D:/BaiduSyncdisk/Repos/verilog-design/2/project/multifunction/multifunction.srcs/sources_1/imports/src/comparator.v:9]
INFO: [Synth 8-6157] synthesizing module 'mmax' [D:/BaiduSyncdisk/Repos/verilog-design/2/project/multifunction/multifunction.srcs/sources_1/imports/src/mmax.v:9]
INFO: [Synth 8-6155] done synthesizing module 'mmax' (4#1) [D:/BaiduSyncdisk/Repos/verilog-design/2/project/multifunction/multifunction.srcs/sources_1/imports/src/mmax.v:9]
INFO: [Synth 8-6157] synthesizing module 'mmin' [D:/BaiduSyncdisk/Repos/verilog-design/2/project/multifunction/multifunction.srcs/sources_1/imports/src/mmin.v:9]
INFO: [Synth 8-6155] done synthesizing module 'mmin' (5#1) [D:/BaiduSyncdisk/Repos/verilog-design/2/project/multifunction/multifunction.srcs/sources_1/imports/src/mmin.v:9]
INFO: [Synth 8-6157] synthesizing module 'seven_segment_decoder' [D:/BaiduSyncdisk/Repos/verilog-design/2/project/multifunction/multifunction.srcs/sources_1/imports/src/seven_segment_decoder.v:15]
INFO: [Synth 8-226] default block is never used [D:/BaiduSyncdisk/Repos/verilog-design/2/project/multifunction/multifunction.srcs/sources_1/imports/src/seven_segment_decoder.v:78]
INFO: [Synth 8-6155] done synthesizing module 'seven_segment_decoder' (6#1) [D:/BaiduSyncdisk/Repos/verilog-design/2/project/multifunction/multifunction.srcs/sources_1/imports/src/seven_segment_decoder.v:15]
INFO: [Synth 8-6155] done synthesizing module 'multifunction' (7#1) [D:/BaiduSyncdisk/Repos/verilog-design/2/project/multifunction/multifunction.srcs/sources_1/imports/src/multifunction.v:8]
WARNING: [Synth 8-3331] design mmin has unconnected port smin
WARNING: [Synth 8-3331] design mmax has unconnected port smax
WARNING: [Synth 8-3331] design comparator has unconnected port compare
WARNING: [Synth 8-3331] design adder has unconnected port add
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 476.785 ; gain = 145.207
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 476.785 ; gain = 145.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 476.785 ; gain = 145.207
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/BaiduSyncdisk/Repos/verilog-design/2/project/multifunction/multifunction.srcs/constrs_1/new/multifunction.xdc]
Finished Parsing XDC File [D:/BaiduSyncdisk/Repos/verilog-design/2/project/multifunction/multifunction.srcs/constrs_1/new/multifunction.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/BaiduSyncdisk/Repos/verilog-design/2/project/multifunction/multifunction.srcs/constrs_1/new/multifunction.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/multifunction_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/multifunction_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 803.414 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 803.414 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 803.414 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 803.414 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 803.414 ; gain = 471.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 803.414 ; gain = 471.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 803.414 ; gain = 471.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 803.414 ; gain = 471.836
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	  19 Input      7 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module adder 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 6     
Module comparator 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mmax 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module mmin 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module seven_segment_decoder 
Detailed RTL Component Info : 
+---Muxes : 
	  19 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3917] design multifunction has port select1 driven by constant 1
WARNING: [Synth 8-3917] design multifunction has port select2 driven by constant 1
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 803.414 ; gain = 471.836
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 806.516 ; gain = 474.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 806.590 ; gain = 475.012
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 817.844 ; gain = 486.266
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 817.844 ; gain = 486.266
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 817.844 ; gain = 486.266
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 817.844 ; gain = 486.266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 817.844 ; gain = 486.266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 817.844 ; gain = 486.266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 817.844 ; gain = 486.266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT2 |     5|
|2     |LUT4 |     5|
|3     |LUT5 |     5|
|4     |LUT6 |    26|
|5     |IBUF |    12|
|6     |OBUF |    20|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    73|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 817.844 ; gain = 486.266
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 817.844 ; gain = 159.637
Synthesis Optimization Complete : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 817.844 ; gain = 486.266
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 828.824 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
25 Infos, 16 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 828.824 ; gain = 510.262
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 828.824 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/BaiduSyncdisk/Repos/verilog-design/2/project/multifunction/multifunction.runs/synth_1/multifunction.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file multifunction_utilization_synth.rpt -pb multifunction_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Jun 25 21:46:58 2023...
