`timescale 1ns / 1ps
/*
----------------------------------------------------------------------------------
-- Company: NUS	
-- Engineer: (c) Rajesh Panicker  
-- 
-- Create Date: 09/22/2020 06:49:10 PM
-- Module Name: CondLogic
-- Project Name: CG3207 Project
-- Target Devices: Nexys 4 / Basys 3
-- Tool Versions: Vivado 2019.2
-- Description: RISC-V Processor Conditional Logic Module
-- 
-- Dependencies: NIL
-- 
-- Revision:
-- Revision 0.01 - File Created
-- Additional Comments: Interface and implementation can be modified.
-- 
----------------------------------------------------------------------------------

----------------------------------------------------------------------------------
--	License terms :
--	You are free to use this code as long as you
--		(i) DO NOT post it on any public repository;
--		(ii) use it only for educational purposes;
--		(iii) accept the responsibility to ensure that your implementation does not violate anyone's intellectual property.
--		(iv) accept that the program is provided "as is" without warranty of any kind or assurance regarding its suitability for any particular purpose;
--		(v) send an email to rajesh<dot>panicker<at>ieee.org briefly mentioning its use (except when used for the course CG3207 at the National University of Singapore);
--		(vi) retain this notice in this file as well as any files derived from this.
----------------------------------------------------------------------------------
*/

module PC_Logic( // This is a combinational module, unlike ARM. See the note below.
	input [1:0] PCS,	// 00 for non-control, 01 for conditional branch, 10 for jal, 11 for jalr
	input [2:0] Funct3,	// condition specified in the instruction (eq / ne / lt / ge / ltu / geu)
	input [2:0] ALUFlags, 	// {eq, lt, ltu}
	output reg [1:0] PCSrc	// will need to be expanded to 2 bits to support jalr
    );
    
    /* 
    	Important Note : ALUFlags are not *stored* in flag registers in RISC-V, unlike ARM and most other processors.
    	In RISC-V, the flags are produced and consumed in the same branch instruction. 
    	The effect of CMP R1, R2 and BEQ LABEL in ARM is beq x1, x2, LABEL in RISC-V.
    */
    
    
	// todo: conditional logic goes here
    always @(*) begin
        // Default first - avoids inferring a latch if any PCS/Funct3
        // combination falls through unhandled.
        PCSrc = 2'b00;
    
        if (PCS == 2'b00) begin
            // Non-control instruction
            PCSrc = 2'b00;
    
        end else if (PCS == 2'b01) begin
            // Conditional branch - decide 'taken' from Funct3 + ALUFlags
            if (Funct3 == 3'b000)      PCSrc = ALUFlags[2] ? 2'b10 : 2'b00; // beq
            else if (Funct3 == 3'b001) PCSrc = ~ALUFlags[2] ? 2'b10 : 2'b00; // bne
            else if (Funct3 == 3'b100) PCSrc = ALUFlags[1] ? 2'b10 : 2'b00; // blt
            else if (Funct3 == 3'b101) PCSrc = ~ALUFlags[1] ? 2'b10 : 2'b00; // bge
            else if (Funct3 == 3'b110) PCSrc = ALUFlags[0] ? 2'b10 : 2'b00; // bltu
            else if (Funct3 == 3'b111) PCSrc = ~ALUFlags[0] ? 2'b10 : 2'b00; // bgeu
            else                       PCSrc = 2'b00; // undefined Funct3, safe default
    
        end else if (PCS == 2'b10) begin
            // jal - always taken
            PCSrc = 2'b10;
    
        end else if (PCS == 2'b11) begin
            // jalr - always taken
            PCSrc = 2'b11;
        end
    end
	
endmodule













