{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.79965,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.79989,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.000350716,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.000165981,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 7.12753e-05,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.000165981,
	"finish__design__instance__count__class:buffer": 8,
	"finish__design__instance__area__class:buffer": 48.7968,
	"finish__design__instance__count__class:clock_buffer": 8,
	"finish__design__instance__area__class:clock_buffer": 68.816,
	"finish__design__instance__count__class:timing_repair_buffer": 26,
	"finish__design__instance__area__class:timing_repair_buffer": 137.632,
	"finish__design__instance__count__class:inverter": 5,
	"finish__design__instance__area__class:inverter": 18.768,
	"finish__design__instance__count__class:sequential_cell": 35,
	"finish__design__instance__area__class:sequential_cell": 885.85,
	"finish__design__instance__count__class:multi_input_combinational_cell": 107,
	"finish__design__instance__area__class:multi_input_combinational_cell": 819.536,
	"finish__design__instance__count": 189,
	"finish__design__instance__area": 1979.4,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 2.61379,
	"finish__clock__skew__setup": 0.00886147,
	"finish__clock__skew__hold": 0.00886147,
	"finish__timing__drv__max_slew_limit": 0.769512,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.877702,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.000741878,
	"finish__power__switching__total": 0.000456705,
	"finish__power__leakage__total": 9.00224e-10,
	"finish__power__total": 0.00119858,
	"finish__design__io": 25,
	"finish__design__die__area": 3407.64,
	"finish__design__core__area": 3027.9,
	"finish__design__instance__count": 233,
	"finish__design__instance__area": 2034.45,
	"finish__design__instance__count__stdcell": 233,
	"finish__design__instance__area__stdcell": 2034.45,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.671901,
	"finish__design__instance__utilization__stdcell": 0.671901,
	"finish__design__rows": 20,
	"finish__design__rows:unithd": 20,
	"finish__design__sites": 2420,
	"finish__design__sites:unithd": 2420,
	"finish__flow__warnings__count": 10,
	"finish__flow__errors__count": 0
}