
# Messages from "go new"


# Messages from "go analyze"

# Info: Completed transformation 'analyze' on solution 'solution.v1': elapsed time 2.96 seconds, memory usage 1519576kB, peak memory usage 1519576kB (SOL-9)
Source file analysis completed (CIN-68)
go analyze
# Warning: last line of file ends without a newline (CRD-1)
# Info: Branching solution 'solution.v1' at state 'new' (PRJ-2)
Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
Front End called with arguments: -- /home/yl7897/NTT_Xilinx/Catapult/peaseNTT/src/ntt.cpp (CIN-69)
Pragma 'hls_design<top>' detected on routine 'peaceNTT' (CIN-6)
# Info: Starting transformation 'analyze' on solution 'solution.v1' (SOL-8)
# Warning: variable "base" is used before its value is set (CRD-549)
# Info: Completed transformation 'analyze' on solution 'solution.v1': elapsed time 2.81 seconds, memory usage 1510820kB, peak memory usage 1511396kB (SOL-9)
Source file analysis completed (CIN-68)
# Warning: last line of file ends without a newline (CRD-1)
go compile
Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
# Info: Branching solution 'solution.v1' at state 'new' (PRJ-2)
Pragma 'hls_design<top>' detected on routine 'peaceNTT' (CIN-6)
Front End called with arguments: -- /home/yl7897/NTT_Xilinx/Catapult/peaseNTT/src/ntt.cpp (CIN-69)
# Warning: variable "base" is used before its value is set (CRD-549)
# Info: Starting transformation 'analyze' on solution 'solution.v1' (SOL-8)
# Info: Completed transformation 'analyze' on solution 'solution.v1': elapsed time 2.66 seconds, memory usage 1511396kB, peak memory usage 1511396kB (SOL-9)
Pragma 'hls_design<>' detected on routine 'cpyVec_dev' (CIN-6)
# Warning: variable "base" is used before its value is set (CRD-549)
/INPUTFILES/2
Front End called with arguments: -- /home/yl7897/NTT_Xilinx/Catapult/peaseNTT/src/ntt.cpp (CIN-69)
solution file add ./src/utils.cpp -exclude true
solution file add ./src/main.cpp -exclude true
solution file add ./src/ntt.cpp
/INPUTFILES/1
Source file analysis completed (CIN-68)
Pragma 'hls_design<top>' detected on routine 'peaceNTT' (CIN-6)
go analyze
# Warning: last line of file ends without a newline (CRD-1)
/INPUTFILES/3
Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
# Info: Starting transformation 'analyze' on solution 'solution.v1' (SOL-8)
quit

# Messages from "go compile"

# Info: Completed transformation 'compile' on solution 'peaceNTT.v4': elapsed time 2.68 seconds, memory usage 1519576kB, peak memory usage 1585112kB (SOL-9)
# Info: Design complexity at end of 'compile': Total ops = 276, Real ops = 95, Vars = 33 (SOL-21)
# Info: Branching solution 'solution.v1' at state 'analyze' (PRJ-2)
CU_DESIGN sid4 ADD {} {VERSION v1 SID sid4 BRANCH_SID sid3 BRANCH_STATE analyze INCREMENTAL 0 STATE analyze TRANSFORMING 0 SOLUTION_DIR {} CAT_DIR /home/yl7897/NTT_Xilinx/Catapult/peaseNTT/Catapult/ SYNTHESIS_FLOWPKG Vivado STATES {} INPUTFILES {} OUTPUTFILES {} TECHCONFIG {/CONFIG/PARAMETERS/Vivado/PARAMETERS/Xilinx/PARAMETERS/VIRTEX-7/PARAMETERS/-2/PARAMETERS/xc7vx690tffg1761-2/PARAMETERS/mgc_Xilinx-VIRTEX-7-2_beh/168 /CONFIG/PARAMETERS/Vivado/PARAMETERS/Xilinx/PARAMETERS/VIRTEX-7/PARAMETERS/Xilinx_RAMS/209} SOURCEHIER {} HIERCONFIG {} TECHLIBS {} FLOWPKGS {} DATUM {} MESSAGES {} ALLOCS {} DIRAPPLIES {} SID_DATA {} PROPERTIES {} name solution}: Race condition
solution design set cpyVec_dev -inline
solution design set peaceNTT -top (HC-8)
Inlining routine 'operator-<64, false>' (CIN-14)
Inlining routine 'peaceNTT' (CIN-14)
Inlining routine 'modExp_dev' (CIN-14)
Inlining routine 'operator/<66, true>' (CIN-14)
Generating synthesis internal form... (CIN-3)
# Info: Starting transformation 'compile' on solution 'peaceNTT.v4' (SOL-8)
Synthesizing routine 'peaceNTT' (CIN-13)
Found top design routine 'peaceNTT' specified by directive (CIN-52)
Loop '/peaceNTT/core/COPY_LOOP' iterated at most 1024 times. (LOOP-2)
Loop '/peaceNTT/core/TWIDDLE_LOOP' iterated at most 10 times. (LOOP-2)
Loop '/peaceNTT/core/COPY_LOOP#1' iterated at most 1024 times. (LOOP-2)
Loop '/peaceNTT/core/COMP_LOOP' iterated at most 512 times. (LOOP-2)
Design 'peaceNTT' was read (SOL-1)
Loop '/peaceNTT/core/STAGE_LOOP' iterated at most 10 times. (LOOP-2)
Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Info: CDesignChecker Shell script written to '/home/yl7897/NTT_Xilinx/Catapult/peaseNTT/Catapult/peaceNTT.v4/CDesignChecker/design_checker.sh'
Inlining routine 'cpyVec_dev' (CIN-14)
Inlining routine 'operator>=<64, true>' (CIN-14)
Inlining routine 'modulo_dev' (CIN-14)
Inlining routine 'operator<<64, false>' (CIN-14)
Inlining routine 'modulo_dev' (CIN-14)
Inlining routine 'operator><64, false>' (CIN-14)
Inlining routine 'modulo_dev' (CIN-14)
Inlining routine 'operator>=<64, true>' (CIN-14)
Inlining routine 'cpyVec_dev' (CIN-14)
Inlining routine 'operator>=<64, true>' (CIN-14)
INOUT port 'vec' is only used as an input. (OPT-10)
Optimizing block '/peaceNTT' ... (CIN-4)
Inlining routine 'modulo_dev' (CIN-14)
Inlining routine 'operator>=<64, true>' (CIN-14)
Inlining routine 'modulo_dev' (CIN-14)
Inlining routine 'operator>=<64, true>' (CIN-14)
go compile
solution design set cpyVec_dev -inline (HC-8)
# Info: Design complexity at end of 'compile': Total ops = 278, Real ops = 95, Vars = 39 (SOL-21)
# Info: Completed transformation 'compile' on solution 'peaceNTT.v3': elapsed time 2.78 seconds, memory usage 1519576kB, peak memory usage 1585112kB (SOL-9)
Generating synthesis internal form... (CIN-3)
Loop '/peaceNTT/core/TWIDDLE_LOOP' iterated at most 10 times. (LOOP-2)
Synthesizing routine 'peaceNTT' (CIN-13)
Found top design routine 'peaceNTT' specified by directive (CIN-52)
Loop '/peaceNTT/core/STAGE_LOOP' iterated at most 10 times. (LOOP-2)
Loop '/peaceNTT/core/COMP_LOOP' iterated at most 512 times. (LOOP-2)
Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
Design 'peaceNTT' was read (SOL-1)
Inlining routine 'operator>=<64, true>' (CIN-14)
Inlining routine 'modulo_dev' (CIN-14)
INOUT port 'vec' is only used as an input. (OPT-10)
Optimizing block '/peaceNTT' ... (CIN-4)
Inlining routine 'operator>=<64, true>' (CIN-14)
Inlining routine 'modulo_dev' (CIN-14)
Inlining routine 'operator>=<64, true>' (CIN-14)
Inlining routine 'modulo_dev' (CIN-14)
Synthesizing routine 'cpyVec_dev' (CIN-13)
Inlining routine 'operator>=<64, true>' (CIN-14)
Optimizing block '/peaceNTT/cpyVec_dev' ... (CIN-4)
Inlining routine 'cpyVec_dev' (CIN-14)
Inlining routine 'modulo_dev' (CIN-14)
Inlining routine 'operator><64, false>' (CIN-14)
Inlining routine 'modulo_dev' (CIN-14)
Inlining routine 'operator>=<64, true>' (CIN-14)
Loop '/peaceNTT/cpyVec_dev/core/COPY_LOOP' iterated at most 1024 times. (LOOP-2)
Inlining routine 'operator<<64, false>' (CIN-14)
INOUT port 'dst' is only used as an output. (OPT-11)
INOUT port 'src' is only used as an input. (OPT-10)
# Info: CDesignChecker Shell script written to '/home/yl7897/NTT_Xilinx/Catapult/peaseNTT/Catapult/peaceNTT.v3/CDesignChecker/design_checker.sh'
go compile
# Info: Starting transformation 'compile' on solution 'peaceNTT.v3' (SOL-8)
# Warning:           Hierarchy Block 'cpyVec_dev' Instance 'cpyVec_dev:inst' $PROJECT_HOME/src/ntt.cpp:57
# Warning: Hierarchical design detected - SLEC-CPC does not support design with hierarchy
Inlining routine 'operator-<64, false>' (CIN-14)
Inlining routine 'peaceNTT' (CIN-14)
Inlining routine 'modExp_dev' (CIN-14)
Inlining routine 'operator/<66, true>' (CIN-14)
Found design routine 'cpyVec_dev' specified by directive (CIN-52)

# Messages from "go libraries"

# Info: Design complexity at end of 'libraries': Total ops = 276, Real ops = 95, Vars = 33 (SOL-21)
# Info: Completed transformation 'libraries' on solution 'peaceNTT.v4': elapsed time 0.31 seconds, memory usage 1519576kB, peak memory usage 1585112kB (SOL-9)
# Info: Starting transformation 'libraries' on solution 'peaceNTT.v4' (SOL-8)
go libraries
# Info: Please set ComponentLibs/TechLibSearchPath to enable flows that use downstream synthesis tools (LIB-220)

# Messages from "go assembly"

# Info: Design complexity at end of 'assembly': Total ops = 276, Real ops = 95, Vars = 33 (SOL-21)
# Info: Completed transformation 'assembly' on solution 'peaceNTT.v4': elapsed time 0.20 seconds, memory usage 1519576kB, peak memory usage 1585112kB (SOL-9)
# Info: Starting transformation 'assembly' on solution 'peaceNTT.v4' (SOL-8)
go assembly

# Messages from "go architect"

# Info: Design complexity at end of 'loops': Total ops = 284, Real ops = 95, Vars = 37 (SOL-21)
# Info: Completed transformation 'loops' on solution 'peaceNTT.v4': elapsed time 0.05 seconds, memory usage 1519576kB, peak memory usage 1585112kB (SOL-9)
Loop '/peaceNTT/core/COPY_LOOP#1' is left rolled. (LOOP-4)
Loop '/peaceNTT/core/main' is left rolled. (LOOP-4)
Loop '/peaceNTT/core/TWIDDLE_LOOP' is left rolled. (LOOP-4)
/peaceNTT/vec:rsc/MAP_TO_MODULE Xilinx_RAMS.BLOCK_2R1W_WBR_DUAL
Loop '/peaceNTT/core/MODEXP_WHILE' is left rolled. (LOOP-4)
directive set /peaceNTT/vec:rsc -MAP_TO_MODULE Xilinx_RAMS.BLOCK_2R1W_WBR_DUAL
Loop '/peaceNTT/core/COMP_LOOP' is left rolled. (LOOP-4)
# Info: Starting transformation 'loops' on solution 'peaceNTT.v4' (SOL-8)
Loop '/peaceNTT/core/COPY_LOOP' is left rolled. (LOOP-4)
go extract
Loop '/peaceNTT/core/STAGE_LOOP' is left rolled. (LOOP-4)
# Info: Design complexity at end of 'memories': Total ops = 285, Real ops = 95, Vars = 37 (SOL-21)
# Info: Completed transformation 'memories' on solution 'peaceNTT.v4': elapsed time 0.49 seconds, memory usage 1519576kB, peak memory usage 1585112kB (SOL-9)
Memory Resource '/peaceNTT/result:rsc' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 1024 x 64). (MEM-4)
Memory Resource '/peaceNTT/core/twiddle:rsc' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 1024 x 64). (MEM-4)
# Info: Starting transformation 'memories' on solution 'peaceNTT.v4' (SOL-8)
Memory Resource '/peaceNTT/vec:rsc' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR_DUAL' (size: 1024 x 64). (MEM-4)
Memory Resource '/peaceNTT/core/xt:rsc' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 1024 x 64). (MEM-4)
I/O-Port Resource '/peaceNTT/g:rsc' (from var: g) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
I/O-Port Resource '/peaceNTT/p:rsc' (from var: p) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
# Info: Design complexity at end of 'cluster': Total ops = 285, Real ops = 95, Vars = 37 (SOL-21)
# Info: Completed transformation 'cluster' on solution 'peaceNTT.v6': elapsed time 0.06 seconds, memory usage 1978328kB, peak memory usage 2174936kB (SOL-9)
# Info: CDesignChecker Shell script written to '/home/yl7897/NTT_Xilinx/Catapult/peaseNTT/Catapult/peaceNTT.v6/CDesignChecker/design_checker.sh'
/SCHED_USE_MULTICYCLE true
# Info: Starting transformation 'cluster' on solution 'peaceNTT.v6' (SOL-8)
go extract
# Info: Branching solution 'peaceNTT.v6' at state 'memories' (PRJ-2)
Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Info: Completed transformation 'cluster' on solution 'peaceNTT.v4': elapsed time 0.06 seconds, memory usage 1519576kB, peak memory usage 1585112kB (SOL-9)
# Info: Design complexity at end of 'cluster': Total ops = 285, Real ops = 95, Vars = 37 (SOL-21)
# Info: Starting transformation 'cluster' on solution 'peaceNTT.v4' (SOL-8)
# Info: Design complexity at end of 'architect': Total ops = 402, Real ops = 171, Vars = 46 (SOL-21)
# Info: Completed transformation 'architect' on solution 'peaceNTT.v6': elapsed time 7.44 seconds, memory usage 2043864kB, peak memory usage 2174936kB (SOL-9)
Design 'peaceNTT' contains '171' real operations. (SOL-11)
# Info: Starting transformation 'architect' on solution 'peaceNTT.v6' (SOL-8)

# Messages from "go allocate"

# Info: Design complexity at end of 'allocate': Total ops = 402, Real ops = 171, Vars = 46 (SOL-21)
# Info: Completed transformation 'allocate' on solution 'peaceNTT.v6': elapsed time 7.07 seconds, memory usage 2109400kB, peak memory usage 2174936kB (SOL-9)
# Info: Final schedule of SEQUENTIAL '/peaceNTT/core': Latency = 428322, Area (Datapath, Register, Total) = 47286.99, 0.00, 47286.99 (CRAAS-12)
At least one feasible schedule exists. (CRAAS-9)
Prescheduled LOOP '/peaceNTT/core/MODEXP_WHILE' (25 c-steps) (SCHD-7)
Prescheduled LOOP '/peaceNTT/core/TWIDDLE_LOOP' (25 c-steps) (SCHD-7)
Prescheduled LOOP '/peaceNTT/core/core:rlp' (0 c-steps) (SCHD-7)
Prescheduled LOOP '/peaceNTT/core/main' (9 c-steps) (SCHD-7)
Prescheduled LOOP '/peaceNTT/core/COMP_LOOP' (52 c-steps) (SCHD-7)
Prescheduled LOOP '/peaceNTT/core/COPY_LOOP#1' (3 c-steps) (SCHD-7)
Prescheduled LOOP '/peaceNTT/core/COPY_LOOP' (3 c-steps) (SCHD-7)
Prescheduled LOOP '/peaceNTT/core/STAGE_LOOP' (1 c-steps) (SCHD-7)
Performing concurrent resource allocation and scheduling on '/peaceNTT/core' (CRAAS-1)
# Info: Starting transformation 'allocate' on solution 'peaceNTT.v6' (SOL-8)
Resource allocation and scheduling done. (CRAAS-2)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# Info: Select qualified components for data operations ... (CRAAS-3)
Netlist written to file 'schedule.gnt' (NET-4)
# Info: Initial schedule of SEQUENTIAL '/peaceNTT/core': Latency = 305442, Area (Datapath, Register, Total) = 59902.24, 0.00, 59902.24 (CRAAS-11)
Prescheduled SEQUENTIAL '/peaceNTT/core' (total length 300326 c-steps) (SCHD-8)

# Messages from "go schedule"

# Info: Design complexity at end of 'schedule': Total ops = 5135, Real ops = 170, Vars = 189 (SOL-21)
# Info: Completed transformation 'schedule' on solution 'peaceNTT.v6': elapsed time 74.69 seconds, memory usage 2109400kB, peak memory usage 2174936kB (SOL-9)
Performing concurrent resource allocation and scheduling on '/peaceNTT/core' (CRAAS-1)
Global signal 'twiddle:rsc.q' added to design 'peaceNTT' for component 'twiddle:rsci' (LIB-3)
Global signal 'twiddle:rsc.clken' added to design 'peaceNTT' for component 'twiddle:rsci' (LIB-3)
Global signal 'twiddle:rsc.we' added to design 'peaceNTT' for component 'twiddle:rsci' (LIB-3)
Global signal 'twiddle:rsc.radr' added to design 'peaceNTT' for component 'twiddle:rsci' (LIB-3)
Global signal 'result:rsc.we' added to design 'peaceNTT' for component 'result:rsci' (LIB-3)
Global signal 'result:rsc.radr' added to design 'peaceNTT' for component 'result:rsci' (LIB-3)
Global signal 'result:rsc.wadr' added to design 'peaceNTT' for component 'result:rsci' (LIB-3)
Report written to file 'cycle.rpt'
Global signal 'result:rsc.d' added to design 'peaceNTT' for component 'result:rsci' (LIB-3)
Global signal 'xt:rsc.we' added to design 'peaceNTT' for component 'xt:rsci' (LIB-3)
Global signal 'xt:rsc.radr' added to design 'peaceNTT' for component 'xt:rsci' (LIB-3)
Global signal 'xt:rsc.wadr' added to design 'peaceNTT' for component 'xt:rsci' (LIB-3)
Global signal 'xt:rsc.d' added to design 'peaceNTT' for component 'xt:rsci' (LIB-3)
Global signal 'twiddle:rsc.wadr' added to design 'peaceNTT' for component 'twiddle:rsci' (LIB-3)
# Info: Running transformation 'schedule' on solution 'peaceNTT.v6': elapsed time 47.80 seconds, memory usage 2109400kB, peak memory usage 2174936kB (SOL-15)
Global signal 'twiddle:rsc.d' added to design 'peaceNTT' for component 'twiddle:rsci' (LIB-3)
# Info: Running transformation 'schedule' on solution 'peaceNTT.v6': elapsed time 24.14 seconds, memory usage 2109400kB, peak memory usage 2174936kB (SOL-15)
Global signal 'xt:rsc.q' added to design 'peaceNTT' for component 'xt:rsci' (LIB-3)
Global signal 'xt:rsc.clken' added to design 'peaceNTT' for component 'xt:rsci' (LIB-3)
Global signal 'p:rsc.triosy.lz' added to design 'peaceNTT' for component 'p:rsc.triosy:obj' (LIB-3)
Global signal 'vec:rsc.triosy.lz' added to design 'peaceNTT' for component 'vec:rsc.triosy:obj' (LIB-3)
Global signal 'result:rsc.triosy.lz' added to design 'peaceNTT' for component 'result:rsc.triosy:obj' (LIB-3)
Global signal 'g:rsc.triosy.lz' added to design 'peaceNTT' for component 'g:rsc.triosy:obj' (LIB-3)
Global signal 'p:rsc.dat' added to design 'peaceNTT' for component 'p:rsci' (LIB-3)
Global signal 'vec:rsc.adrb' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
Global signal 'result:rsc.q' added to design 'peaceNTT' for component 'result:rsci' (LIB-3)
Global signal 'g:rsc.dat' added to design 'peaceNTT' for component 'g:rsci' (LIB-3)
# Info: Starting transformation 'schedule' on solution 'peaceNTT.v6' (SOL-8)
Global signal 'vec:rsc.qb' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)

# Messages from "go dpfsm"

# Info: Design complexity at end of 'dpfsm': Total ops = 1324, Real ops = 584, Vars = 267 (SOL-21)
# Info: Completed transformation 'dpfsm' on solution 'peaceNTT.v6': elapsed time 2.48 seconds, memory usage 2109400kB, peak memory usage 2174936kB (SOL-9)
# Info: Starting transformation 'dpfsm' on solution 'peaceNTT.v6' (SOL-8)
Creating shared register 'COPY_LOOP#1:i(10:0).sva(9:0)' for variables 'COPY_LOOP#1:i(10:0).sva(9:0), COPY_LOOP:i(10:0).sva(9:0), COMP_LOOP:f2:lshift.itm' (2 registers deleted). (FSM-3)
Performing FSM extraction... (FSM-1)
Creating shared register 'TWIDDLE_LOOP:i(3:0).sva' for variables 'TWIDDLE_LOOP:i(3:0).sva, TWIDDLE_LOOP:i(3:0).sva#1, STAGE_LOOP:c(3:0).sva' (2 registers deleted). (FSM-3)
Creating shared register 'COPY_LOOP#1:i(10:0).sva#1' for variables 'COPY_LOOP#1:i(10:0).sva#1, COPY_LOOP:i(10:0).sva#1, COMP_LOOP:r(9:0).sva(8:0), operator_<66,true>:mul#1.itm' (2 registers deleted). (FSM-3)

# Messages from "go extract"

# Info: Design complexity at end of 'instance': Total ops = 1484, Real ops = 591, Vars = 1219 (SOL-21)
# Info: Completed transformation 'instance' on solution 'peaceNTT.v6': elapsed time 5.34 seconds, memory usage 2109400kB, peak memory usage 2174936kB (SOL-9)
Netlist written to file 'schematic.nlv' (NET-4)
# Info: Starting transformation 'instance' on solution 'peaceNTT.v6' (SOL-8)
# Info: Design complexity at end of 'extract': Total ops = 1450, Real ops = 601, Vars = 270 (SOL-21)
# Info: Completed transformation 'extract' on solution 'peaceNTT.v6': elapsed time 22.00 seconds, memory usage 2174936kB, peak memory usage 2174936kB (SOL-9)
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.vhd
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.vhd
Generating SCVerify testbench files
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_xilinx/hdl/BLOCK_1R1W_RBW.vhd
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.vhd
Finished writing concatenated simulation file: /home/yl7897/NTT_Xilinx/Catapult/peaseNTT/Catapult/peaceNTT.v6/concat_sim_rtl.vhdl
Add dependent file: ./rtl.vhdl
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.v
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.v
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.v
Add dependent file: ./rtl.v
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_xilinx/hdl/BLOCK_1R1W_RBW.v
order file name is: rtl.v_order_sim.txt
Finished writing concatenated file: /home/yl7897/NTT_Xilinx/Catapult/peaseNTT/Catapult/peaceNTT.v6/concat_rtl.v
Makefile for RTL Verilog output 'rtl.v' vs Untimed C++ written to file './scverify/Verify_rtl_v_msim.mk'
# Info: Starting transformation 'extract' on solution 'peaceNTT.v6' (SOL-8)
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc. Defaulting to 'clk'
Add dependent file: ./rtl.v
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_xilinx/hdl/BLOCK_1R1W_RBW.v
Finished writing concatenated simulation file: /home/yl7897/NTT_Xilinx/Catapult/peaseNTT/Catapult/peaceNTT.v6/concat_sim_rtl.v
Netlist written to file 'rtl.v' (NET-4)
Makefile for Concat RTL VHDL output 'concat_sim_rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_vhdl_msim.mk'
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.v
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.v
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.v
order file name is: rtl.v_order.txt
generate concat
generate concat
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.vhd
order file name is: rtl.vhdl_order.txt
Generating scverify_top.cpp ()
Netlist written to file 'rtl.vhdl' (NET-4)
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.vhd
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_comps_v5.vhd
Add dependent file: ./rtl.vhdl
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_xilinx/hdl/BLOCK_1R1W_RBW.vhd
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/src/funcs.vhd
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.vhd
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.vhd
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_comps.vhd
# Info: Xilinx Vivado synthesis script written to 'vivado_concat_v/concat_rtl.v.xv'
# Warning: Could not determine clock name for resource /peaceNTT/core/twiddle:rsc. Defaulting to 'clk'
# Info: Xilinx Vivado synthesis script written to 'vivado_v/rtl.v.xv'
# Warning: Could not determine clock name for resource /peaceNTT/core/twiddle:rsc. Defaulting to 'clk'
Report written to file 'rtl.rpt'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc. Defaulting to 'clk'
Makefile for Concat RTL Verilog output 'concat_sim_rtl.v' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_v_msim.mk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc. Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/twiddle:rsc. Defaulting to 'clk'
Makefile for RTL VHDL output 'rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_rtl_vhdl_msim.mk'
# Error: Top function does not appear to have the CCS_BLOCK macro wrapping the function name
# Warning: Could not determine clock name for resource /peaceNTT/core/twiddle:rsc. Defaulting to 'clk'
# Info: Xilinx Vivado synthesis script written to 'vivado_concat_vhdl/concat_rtl.vhdl.xv'
# Info: Xilinx Vivado synthesis script written to 'vivado_vhdl/rtl.vhdl.xv'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc. Defaulting to 'clk'
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_comps.vhd
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/src/funcs.vhd
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_comps_v5.vhd
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.vhd
order file name is: rtl.vhdl_order_sim.txt
Finished writing concatenated file: /home/yl7897/NTT_Xilinx/Catapult/peaseNTT/Catapult/peaceNTT.v6/concat_rtl.vhdl
