

Microchip MPLAB XC8 Assembler V2.40 build 20220703182018 
                                                                                               Sat Dec 17 18:30:22 2022

Microchip MPLAB XC8 C Compiler v2.40 (Free license) build 20220703182018 Og1 
     1                           	processor	18F4520
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     6                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	text0,global,reloc=2,class=CODE,delta=1
     8                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
     9                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    10                           	psect	idloc,global,abs,ovrld,class=IDLOC,space=5,delta=1,noexec
    11                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    12   000000                     
    13                           ; Version 2.40
    14                           ; Generated 17/11/2021 GMT
    15                           ; 
    16                           ; Copyright Â© 2021, Microchip Technology Inc. and its subsidiaries ("Microchip")
    17                           ; All rights reserved.
    18                           ; 
    19                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    20                           ; 
    21                           ; Redistribution and use in source and binary forms, with or without modification, are
    22                           ; permitted provided that the following conditions are met:
    23                           ; 
    24                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    25                           ;        conditions and the following disclaimer.
    26                           ; 
    27                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    28                           ;        of conditions and the following disclaimer in the documentation and/or other
    29                           ;        materials provided with the distribution. Publication is not required when
    30                           ;        this file is used in an embedded application.
    31                           ; 
    32                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    33                           ;        software without specific prior written permission.
    34                           ; 
    35                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    36                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    37                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    38                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    39                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    40                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    41                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    42                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    43                           ; 
    44                           ; 
    45                           ; Code-generator required, PIC18F4520 Definitions
    46                           ; 
    47                           ; SFR Addresses
    48   000000                     _TRISBbits	set	3987
    49   000000                     _CCP2CONbits	set	4026
    50   000000                     _PR2	set	4043
    51   000000                     _CCPR2L	set	4027
    52   000000                     _T2CONbits	set	4042
    53                           
    54                           ; #config settings
    55                           
    56                           	psect	cinit
    57   006FA4                     __pcinit:
    58                           	callstack 0
    59   006FA4                     start_initialization:
    60                           	callstack 0
    61   006FA4                     __initialization:
    62                           	callstack 0
    63   006FA4                     end_of_initialization:
    64                           	callstack 0
    65   006FA4                     __end_of__initialization:
    66                           	callstack 0
    67   006FA4  0100               	movlb	0
    68   006FA6  EFD5  F037         	goto	_main	;jump to C main() function
    69                           
    70                           	psect	cstackCOMRAM
    71   000001                     __pcstackCOMRAM:
    72                           	callstack 0
    73   000001                     ??_main:
    74                           
    75                           ; 1 bytes @ 0x0
    76   000001                     	ds	2
    77   000003                     main@i:
    78                           	callstack 0
    79                           
    80                           ; 1 bytes @ 0x2
    81   000003                     	ds	1
    82                           
    83 ;;
    84 ;;Main: autosize = 0, tempsize = 2, incstack = 0, save=0
    85 ;;
    86 ;; *************** function _main *****************
    87 ;; Defined at:
    88 ;;		line 11 in file "PWM_main.c"
    89 ;; Parameters:    Size  Location     Type
    90 ;;		None
    91 ;; Auto vars:     Size  Location     Type
    92 ;;  i               1    2[COMRAM] unsigned char 
    93 ;; Return value:  Size  Location     Type
    94 ;;                  1    wreg      void 
    95 ;; Registers used:
    96 ;;		wreg, status,2, status,0
    97 ;; Tracked objects:
    98 ;;		On entry : 0/0
    99 ;;		On exit  : 0/0
   100 ;;		Unchanged: 0/0
   101 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5
   102 ;;      Params:         0       0       0       0       0       0       0
   103 ;;      Locals:         1       0       0       0       0       0       0
   104 ;;      Temps:          2       0       0       0       0       0       0
   105 ;;      Totals:         3       0       0       0       0       0       0
   106 ;;Total ram usage:        3 bytes
   107 ;; This function calls:
   108 ;;		Nothing
   109 ;; This function is called by:
   110 ;;		Startup code after reset
   111 ;; This function uses a non-reentrant model
   112 ;;
   113                           
   114                           	psect	text0
   115   006FAA                     __ptext0:
   116                           	callstack 0
   117   006FAA                     _main:
   118                           	callstack 31
   119   006FAA                     
   120                           ;PWM_main.c: 13:         for (unsigned char i= 0; i < 250; i += 10)
   121   006FAA  9693               	bcf	147,3,c	;volatile
   122   006FAC                     
   123                           ;PWM_main.c: 14:         {
   124   006FAC  0EF9               	movlw	249
   125   006FAE  6ECB               	movwf	203,c	;volatile
   126                           
   127                           ;PWM_main.c: 15:            CCPR2L = i;
   128   006FB0  0E0F               	movlw	15
   129   006FB2  12BA               	iorwf	186,f,c	;volatile
   130                           
   131                           ;PWM_main.c: 16: 
   132   006FB4  50CA               	movf	202,w,c	;volatile
   133   006FB6  0BFC               	andlw	-4
   134   006FB8  0901               	iorlw	1
   135   006FBA  6ECA               	movwf	202,c	;volatile
   136   006FBC                     
   137                           ;PWM_main.c: 17:            _delay((unsigned long)((50)*(20000000/4000.0)));
   138   006FBC  84CA               	bsf	202,2,c	;volatile
   139                           
   140                           ;PWM_main.c: 18:         }
   141   006FBE  0E01               	movlw	1
   142   006FC0  6EBB               	movwf	187,c	;volatile
   143                           
   144                           ;PWM_main.c: 19: 
   145   006FC2  0ECF               	movlw	-49
   146   006FC4  16BA               	andwf	186,f,c	;volatile
   147   006FC6                     l17:
   148                           
   149                           ;PWM_main.c: 21: ;PWM_main.c: 22:     }
   150   006FC6  0E00               	movlw	0
   151   006FC8  6E03               	movwf	main@i^0,c
   152   006FCA                     l18:
   153                           
   154                           ;PWM_main.c: 23: ;PWM_main.c: 24: 
   155   006FCA  C003  FFBB         	movff	main@i,4027	;volatile
   156   006FCE                     
   157                           ;PWM_main.c: 26: }
   158   006FCE  0E02               	movlw	2
   159   006FD0  6E02               	movwf	(??_main+1)^0,c
   160   006FD2  0E45               	movlw	69
   161   006FD4  6E01               	movwf	??_main^0,c
   162   006FD6  0EAA               	movlw	170
   163   006FD8                     u27:
   164   006FD8  2EE8               	decfsz	wreg,f,c
   165   006FDA  D7FE               	bra	u27
   166   006FDC  2E01               	decfsz	??_main^0,f,c
   167   006FDE  D7FC               	bra	u27
   168   006FE0  2E02               	decfsz	(??_main+1)^0,f,c
   169   006FE2  D7FA               	bra	u27
   170   006FE4  0E0A               	movlw	10
   171   006FE6  2603               	addwf	main@i^0,f,c
   172   006FE8  0EF9               	movlw	249
   173   006FEA  6403               	cpfsgt	main@i^0,c
   174   006FEC  EFFA  F037         	goto	u11
   175   006FF0  EFFC  F037         	goto	u10
   176   006FF4                     u11:
   177   006FF4  EFE5  F037         	goto	l18
   178   006FF8                     u10:
   179   006FF8  EFE3  F037         	goto	l17
   180   006FFC  EF00  F000         	goto	start
   181   007000                     __end_of_main:
   182                           	callstack 0
   183   000000                     
   184                           	psect	rparam
   185   000000                     
   186                           	psect	idloc
   187                           
   188                           ;Config register IDLOC0 @ 0x200000
   189                           ;	unspecified, using default values
   190   200000                     	org	2097152
   191   200000  FF                 	db	255
   192                           
   193                           ;Config register IDLOC1 @ 0x200001
   194                           ;	unspecified, using default values
   195   200001                     	org	2097153
   196   200001  FF                 	db	255
   197                           
   198                           ;Config register IDLOC2 @ 0x200002
   199                           ;	unspecified, using default values
   200   200002                     	org	2097154
   201   200002  FF                 	db	255
   202                           
   203                           ;Config register IDLOC3 @ 0x200003
   204                           ;	unspecified, using default values
   205   200003                     	org	2097155
   206   200003  FF                 	db	255
   207                           
   208                           ;Config register IDLOC4 @ 0x200004
   209                           ;	unspecified, using default values
   210   200004                     	org	2097156
   211   200004  FF                 	db	255
   212                           
   213                           ;Config register IDLOC5 @ 0x200005
   214                           ;	unspecified, using default values
   215   200005                     	org	2097157
   216   200005  FF                 	db	255
   217                           
   218                           ;Config register IDLOC6 @ 0x200006
   219                           ;	unspecified, using default values
   220   200006                     	org	2097158
   221   200006  FF                 	db	255
   222                           
   223                           ;Config register IDLOC7 @ 0x200007
   224                           ;	unspecified, using default values
   225   200007                     	org	2097159
   226   200007  FF                 	db	255
   227                           
   228                           	psect	config
   229                           
   230                           ; Padding undefined space
   231   300000                     	org	3145728
   232   300000  FF                 	db	255
   233                           
   234                           ;Config register CONFIG1H @ 0x300001
   235                           ;	Oscillator Selection bits
   236                           ;	OSC = HS, HS oscillator
   237                           ;	Fail-Safe Clock Monitor Enable bit
   238                           ;	FCMEN = 0x0, unprogrammed default
   239                           ;	Internal/External Oscillator Switchover bit
   240                           ;	IESO = 0x0, unprogrammed default
   241   300001                     	org	3145729
   242   300001  02                 	db	2
   243                           
   244                           ;Config register CONFIG2L @ 0x300002
   245                           ;	unspecified, using default values
   246                           ;	Power-up Timer Enable bit
   247                           ;	PWRT = 0x1, unprogrammed default
   248                           ;	Brown-out Reset Enable bits
   249                           ;	BOREN = 0x3, unprogrammed default
   250                           ;	Brown Out Reset Voltage bits
   251                           ;	BORV = 0x3, unprogrammed default
   252   300002                     	org	3145730
   253   300002  1F                 	db	31
   254                           
   255                           ;Config register CONFIG2H @ 0x300003
   256                           ;	Watchdog Timer Enable bit
   257                           ;	WDT = OFF, WDT disabled (control is placed on the SWDTEN bit)
   258                           ;	Watchdog Timer Postscale Select bits
   259                           ;	WDTPS = 0xF, unprogrammed default
   260   300003                     	org	3145731
   261   300003  1E                 	db	30
   262                           
   263                           ; Padding undefined space
   264   300004                     	org	3145732
   265   300004  FF                 	db	255
   266                           
   267                           ;Config register CONFIG3H @ 0x300005
   268                           ;	CCP2 MUX bit
   269                           ;	CCP2MX = PORTBE, CCP2 input/output is multiplexed with RB3
   270                           ;	PORTB A/D Enable bit
   271                           ;	PBADEN = OFF, PORTB<4:0> pins are configured as digital I/O on Reset
   272                           ;	Low-Power Timer1 Oscillator Enable bit
   273                           ;	LPT1OSC = 0x0, unprogrammed default
   274                           ;	MCLR Pin Enable bit
   275                           ;	MCLRE = 0x1, unprogrammed default
   276   300005                     	org	3145733
   277   300005  80                 	db	128
   278                           
   279                           ;Config register CONFIG4L @ 0x300006
   280                           ;	Stack Full/Underflow Reset Enable bit
   281                           ;	STVREN = 0x1, unprogrammed default
   282                           ;	Single-Supply ICSP Enable bit
   283                           ;	LVP = OFF, Single-Supply ICSP disabled
   284                           ;	Extended Instruction Set Enable bit
   285                           ;	XINST = 0x0, unprogrammed default
   286                           ;	Background Debugger Enable bit
   287                           ;	DEBUG = 0x1, unprogrammed default
   288   300006                     	org	3145734
   289   300006  81                 	db	129
   290                           
   291                           ; Padding undefined space
   292   300007                     	org	3145735
   293   300007  FF                 	db	255
   294                           
   295                           ;Config register CONFIG5L @ 0x300008
   296                           ;	unspecified, using default values
   297                           ;	Code Protection bit
   298                           ;	CP0 = 0x1, unprogrammed default
   299                           ;	Code Protection bit
   300                           ;	CP1 = 0x1, unprogrammed default
   301                           ;	Code Protection bit
   302                           ;	CP2 = 0x1, unprogrammed default
   303                           ;	Code Protection bit
   304                           ;	CP3 = 0x1, unprogrammed default
   305   300008                     	org	3145736
   306   300008  0F                 	db	15
   307                           
   308                           ;Config register CONFIG5H @ 0x300009
   309                           ;	unspecified, using default values
   310                           ;	Boot Block Code Protection bit
   311                           ;	CPB = 0x1, unprogrammed default
   312                           ;	Data EEPROM Code Protection bit
   313                           ;	CPD = 0x1, unprogrammed default
   314   300009                     	org	3145737
   315   300009  C0                 	db	192
   316                           
   317                           ;Config register CONFIG6L @ 0x30000A
   318                           ;	unspecified, using default values
   319                           ;	Write Protection bit
   320                           ;	WRT0 = 0x1, unprogrammed default
   321                           ;	Write Protection bit
   322                           ;	WRT1 = 0x1, unprogrammed default
   323                           ;	Write Protection bit
   324                           ;	WRT2 = 0x1, unprogrammed default
   325                           ;	Write Protection bit
   326                           ;	WRT3 = 0x1, unprogrammed default
   327   30000A                     	org	3145738
   328   30000A  0F                 	db	15
   329                           
   330                           ;Config register CONFIG6H @ 0x30000B
   331                           ;	unspecified, using default values
   332                           ;	Configuration Register Write Protection bit
   333                           ;	WRTC = 0x1, unprogrammed default
   334                           ;	Boot Block Write Protection bit
   335                           ;	WRTB = 0x1, unprogrammed default
   336                           ;	Data EEPROM Write Protection bit
   337                           ;	WRTD = 0x1, unprogrammed default
   338   30000B                     	org	3145739
   339   30000B  E0                 	db	224
   340                           
   341                           ;Config register CONFIG7L @ 0x30000C
   342                           ;	unspecified, using default values
   343                           ;	Table Read Protection bit
   344                           ;	EBTR0 = 0x1, unprogrammed default
   345                           ;	Table Read Protection bit
   346                           ;	EBTR1 = 0x1, unprogrammed default
   347                           ;	Table Read Protection bit
   348                           ;	EBTR2 = 0x1, unprogrammed default
   349                           ;	Table Read Protection bit
   350                           ;	EBTR3 = 0x1, unprogrammed default
   351   30000C                     	org	3145740
   352   30000C  0F                 	db	15
   353                           
   354                           ;Config register CONFIG7H @ 0x30000D
   355                           ;	unspecified, using default values
   356                           ;	Boot Block Table Read Protection bit
   357                           ;	EBTRB = 0x1, unprogrammed default
   358   30000D                     	org	3145741
   359   30000D  40                 	db	64
   360                           tosu	equ	0xFFF
   361                           tosh	equ	0xFFE
   362                           tosl	equ	0xFFD
   363                           stkptr	equ	0xFFC
   364                           pclatu	equ	0xFFB
   365                           pclath	equ	0xFFA
   366                           pcl	equ	0xFF9
   367                           tblptru	equ	0xFF8
   368                           tblptrh	equ	0xFF7
   369                           tblptrl	equ	0xFF6
   370                           tablat	equ	0xFF5
   371                           prodh	equ	0xFF4
   372                           prodl	equ	0xFF3
   373                           indf0	equ	0xFEF
   374                           postinc0	equ	0xFEE
   375                           postdec0	equ	0xFED
   376                           preinc0	equ	0xFEC
   377                           plusw0	equ	0xFEB
   378                           fsr0h	equ	0xFEA
   379                           fsr0l	equ	0xFE9
   380                           wreg	equ	0xFE8
   381                           indf1	equ	0xFE7
   382                           postinc1	equ	0xFE6
   383                           postdec1	equ	0xFE5
   384                           preinc1	equ	0xFE4
   385                           plusw1	equ	0xFE3
   386                           fsr1h	equ	0xFE2
   387                           fsr1l	equ	0xFE1
   388                           bsr	equ	0xFE0
   389                           indf2	equ	0xFDF
   390                           postinc2	equ	0xFDE
   391                           postdec2	equ	0xFDD
   392                           preinc2	equ	0xFDC
   393                           plusw2	equ	0xFDB
   394                           fsr2h	equ	0xFDA
   395                           fsr2l	equ	0xFD9
   396                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM          127      3       3
    BANK0           128      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           256      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 3     3      0      45
                                              0 COMRAM     3     3      0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 0
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BITCOMRAM           7F      0       0       0        0.0%
EEDATA             100      0       0       0        0.0%
NULL                 0      0       0       0        0.0%
CODE                 0      0       0       0        0.0%
COMRAM              7F      3       3       1        2.4%
STACK                0      0       0       2        0.0%
DATA                 0      0       0       3        0.0%
BITBANK0            80      0       0       4        0.0%
BANK0               80      0       0       5        0.0%
BITBANK1           100      0       0       6        0.0%
BANK1              100      0       0       7        0.0%
BITBANK2           100      0       0       8        0.0%
BANK2              100      0       0       9        0.0%
BITBANK3           100      0       0      10        0.0%
BANK3              100      0       0      11        0.0%
BITBANK4           100      0       0      12        0.0%
BANK4              100      0       0      13        0.0%
BITBANK5           100      0       0      14        0.0%
BANK5              100      0       0      15        0.0%
BITBIGSFRhh         34      0       0      16        0.0%
BITBIGSFRhlh         E      0       0      17        0.0%
BITBIGSFRhll        26      0       0      18        0.0%
BITBIGSFRl          13      0       0      19        0.0%
ABS                  0      0       0      20        0.0%
BIGRAM             5FF      0       0      21        0.0%
BIGSFR               0      0       0     200        0.0%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%


Microchip Technology PIC18 Macro Assembler V2.40 build 20220703182018 
Symbol Table                                                                                   Sat Dec 17 18:30:22 2022

                     l17 6FC6                       l18 6FCA                       u10 6FF8  
                     u11 6FF4                       u27 6FD8                      l700 6FAC  
                    l710 6FE4                      l702 6FBC                      l712 6FE8  
                    l708 6FCE                      l698 6FAA                      _PR2 000FCB  
                    wreg 000FE8                     _main 6FAA                     start 0000  
           ___param_bank 000000                    ?_main 0001                    main@i 0003  
        __initialization 6FA4             __end_of_main 7000                   ??_main 0001  
          __activetblptr 000000                   _CCPR2L 000FBB                   isa$std 000001  
             __accesstop 0080  __end_of__initialization 6FA4            ___rparam_used 000001  
         __pcstackCOMRAM 0001                  __Hparam 0000                  __Lparam 0000  
                __pcinit 6FA4                  __ramtop 0600                  __ptext0 6FAA  
              _T2CONbits 000FCA     end_of_initialization 6FA4                _TRISBbits 000F93  
            _CCP2CONbits 000FBA      start_initialization 6FA4                 __Hrparam 0000  
               __Lrparam 0000                 isa$xinst 000000  
