Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.36 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.36 secs
 
--> Reading design: ContadorDeUnos.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "ContadorDeUnos.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "ContadorDeUnos"
Output Format                      : NGC
Target Device                      : xc7a100t-3-csg324

---- Source Options
Top Module Name                    : ContadorDeUnos
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "E:\Conejito\Windows\Escuela\ArquitecturaDeComputadoras\Practicas\Practica8ContadorDeUnos\RegistroB.vhd" into library work
Parsing entity <RegistroB>.
Parsing architecture <Practica8> of entity <registrob>.
Parsing VHDL file "E:\Conejito\Windows\Escuela\ArquitecturaDeComputadoras\Practicas\Practica8ContadorDeUnos\RegistroA.vhd" into library work
Parsing entity <RegistroA>.
Parsing architecture <Practica8> of entity <registroa>.
Parsing VHDL file "E:\Conejito\Windows\Escuela\ArquitecturaDeComputadoras\Practicas\Practica8ContadorDeUnos\PackagePractica8ContadorUnos.vhd" into library work
Parsing package <PackagePractica8ContadorUnos>.
Parsing VHDL file "E:\Conejito\Windows\Escuela\ArquitecturaDeComputadoras\Practicas\Practica8ContadorDeUnos\DivisorDeFrecuencia.vhd" into library work
Parsing entity <DivisorDeFrecuencia>.
Parsing architecture <Practica8> of entity <divisordefrecuencia>.
Parsing VHDL file "E:\Conejito\Windows\Escuela\ArquitecturaDeComputadoras\Practicas\Practica8ContadorDeUnos\Decodificador.vhd" into library work
Parsing entity <Decodificador>.
Parsing architecture <Practica8> of entity <decodificador>.
Parsing VHDL file "E:\Conejito\Windows\Escuela\ArquitecturaDeComputadoras\Practicas\Practica8ContadorDeUnos\CartaASM.vhd" into library work
Parsing entity <CartaASM>.
Parsing architecture <Practica8> of entity <cartaasm>.
Parsing VHDL file "E:\Conejito\Windows\Escuela\ArquitecturaDeComputadoras\Practicas\Practica8ContadorDeUnos\ContadorDeUnos.vhd" into library work
Parsing entity <ContadorDeUnos>.
Parsing architecture <Practica8> of entity <contadordeunos>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <ContadorDeUnos> (architecture <Practica8>) from library <work>.

Elaborating entity <DivisorDeFrecuencia> (architecture <Practica8>) from library <work>.

Elaborating entity <CartaASM> (architecture <Practica8>) from library <work>.

Elaborating entity <RegistroA> (architecture <Practica8>) from library <work>.

Elaborating entity <RegistroB> (architecture <Practica8>) from library <work>.

Elaborating entity <Decodificador> (architecture <Practica8>) from library <work>.
INFO:HDLCompiler:679 - "E:\Conejito\Windows\Escuela\ArquitecturaDeComputadoras\Practicas\Practica8ContadorDeUnos\Decodificador.vhd" Line 52. Case statement is complete. others clause is never selected

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <ContadorDeUnos>.
    Related source file is "E:\Conejito\Windows\Escuela\ArquitecturaDeComputadoras\Practicas\Practica8ContadorDeUnos\ContadorDeUnos.vhd".
    Summary:
	inferred   1 Multiplexer(s).
Unit <ContadorDeUnos> synthesized.

Synthesizing Unit <DivisorDeFrecuencia>.
    Related source file is "E:\Conejito\Windows\Escuela\ArquitecturaDeComputadoras\Practicas\Practica8ContadorDeUnos\DivisorDeFrecuencia.vhd".
    Found 26-bit register for signal <contador>.
    Found 1-bit register for signal <salida>.
    Found 26-bit adder for signal <contador[25]_GND_7_o_add_0_OUT> created at line 30.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  27 D-type flip-flop(s).
Unit <DivisorDeFrecuencia> synthesized.

Synthesizing Unit <CartaASM>.
    Related source file is "E:\Conejito\Windows\Escuela\ArquitecturaDeComputadoras\Practicas\Practica8ContadorDeUnos\CartaASM.vhd".
    Found 2-bit register for signal <edo_act>.
    Found finite state machine <FSM_0> for signal <edo_act>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 6                                              |
    | Inputs             | 3                                              |
    | Outputs            | 3                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | clr (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | e0                                             |
    | Power Up State     | e0                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   3 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <CartaASM> synthesized.

Synthesizing Unit <RegistroA>.
    Related source file is "E:\Conejito\Windows\Escuela\ArquitecturaDeComputadoras\Practicas\Practica8ContadorDeUnos\RegistroA.vhd".
    Found 9-bit register for signal <aux>.
    Found 9-bit register for signal <A>.
    Summary:
	inferred  18 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <RegistroA> synthesized.

Synthesizing Unit <RegistroB>.
    Related source file is "E:\Conejito\Windows\Escuela\ArquitecturaDeComputadoras\Practicas\Practica8ContadorDeUnos\RegistroB.vhd".
    Found 4-bit register for signal <b>.
    Found 4-bit adder for signal <b[3]_GND_11_o_add_1_OUT> created at line 28.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   4 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <RegistroB> synthesized.

Synthesizing Unit <Decodificador>.
    Related source file is "E:\Conejito\Windows\Escuela\ArquitecturaDeComputadoras\Practicas\Practica8ContadorDeUnos\Decodificador.vhd".
    Found 16x7-bit Read Only RAM for signal <datoOut>
    Summary:
	inferred   1 RAM(s).
Unit <Decodificador> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 16x7-bit single-port Read Only RAM                    : 1
# Adders/Subtractors                                   : 2
 26-bit adder                                          : 1
 4-bit adder                                           : 1
# Registers                                            : 5
 1-bit register                                        : 1
 26-bit register                                       : 1
 4-bit register                                        : 1
 9-bit register                                        : 2
# Multiplexers                                         : 7
 1-bit 2-to-1 multiplexer                              : 3
 4-bit 2-to-1 multiplexer                              : 1
 7-bit 2-to-1 multiplexer                              : 1
 9-bit 2-to-1 multiplexer                              : 2
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

INFO:Xst:2261 - The FF/Latch <aux_0> in Unit <regA> is equivalent to the following FF/Latch, which will be removed : <A_0> 
INFO:Xst:2261 - The FF/Latch <aux_1> in Unit <regA> is equivalent to the following FF/Latch, which will be removed : <A_1> 
INFO:Xst:2261 - The FF/Latch <aux_2> in Unit <regA> is equivalent to the following FF/Latch, which will be removed : <A_2> 
INFO:Xst:2261 - The FF/Latch <aux_3> in Unit <regA> is equivalent to the following FF/Latch, which will be removed : <A_3> 
INFO:Xst:2261 - The FF/Latch <aux_4> in Unit <regA> is equivalent to the following FF/Latch, which will be removed : <A_4> 
INFO:Xst:2261 - The FF/Latch <aux_5> in Unit <regA> is equivalent to the following FF/Latch, which will be removed : <A_5> 
INFO:Xst:2261 - The FF/Latch <aux_6> in Unit <regA> is equivalent to the following FF/Latch, which will be removed : <A_6> 
INFO:Xst:2261 - The FF/Latch <aux_7> in Unit <regA> is equivalent to the following FF/Latch, which will be removed : <A_7> 
INFO:Xst:2261 - The FF/Latch <aux_8> in Unit <regA> is equivalent to the following FF/Latch, which will be removed : <A_8> 

Synthesizing (advanced) Unit <Decodificador>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_datoOut> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <datoIn>        |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <datoOut>       |          |
    -----------------------------------------------------------------------
Unit <Decodificador> synthesized (advanced).

Synthesizing (advanced) Unit <DivisorDeFrecuencia>.
The following registers are absorbed into counter <contador>: 1 register on signal <contador>.
Unit <DivisorDeFrecuencia> synthesized (advanced).

Synthesizing (advanced) Unit <RegistroB>.
The following registers are absorbed into counter <b>: 1 register on signal <b>.
Unit <RegistroB> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 16x7-bit single-port distributed Read Only RAM        : 1
# Counters                                             : 2
 26-bit up counter                                     : 1
 4-bit up counter                                      : 1
# Registers                                            : 19
 Flip-Flops                                            : 19
# Multiplexers                                         : 6
 1-bit 2-to-1 multiplexer                              : 3
 7-bit 2-to-1 multiplexer                              : 1
 9-bit 2-to-1 multiplexer                              : 2
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <aux_0> in Unit <RegistroA> is equivalent to the following FF/Latch, which will be removed : <A_0> 
INFO:Xst:2261 - The FF/Latch <aux_1> in Unit <RegistroA> is equivalent to the following FF/Latch, which will be removed : <A_1> 
INFO:Xst:2261 - The FF/Latch <aux_2> in Unit <RegistroA> is equivalent to the following FF/Latch, which will be removed : <A_2> 
INFO:Xst:2261 - The FF/Latch <aux_3> in Unit <RegistroA> is equivalent to the following FF/Latch, which will be removed : <A_3> 
INFO:Xst:2261 - The FF/Latch <aux_4> in Unit <RegistroA> is equivalent to the following FF/Latch, which will be removed : <A_4> 
INFO:Xst:2261 - The FF/Latch <aux_5> in Unit <RegistroA> is equivalent to the following FF/Latch, which will be removed : <A_5> 
INFO:Xst:2261 - The FF/Latch <aux_6> in Unit <RegistroA> is equivalent to the following FF/Latch, which will be removed : <A_6> 
INFO:Xst:2261 - The FF/Latch <aux_7> in Unit <RegistroA> is equivalent to the following FF/Latch, which will be removed : <A_7> 
INFO:Xst:2261 - The FF/Latch <aux_8> in Unit <RegistroA> is equivalent to the following FF/Latch, which will be removed : <A_8> 
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <carta/FSM_0> on signal <edo_act[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 e0    | 00
 e1    | 01
 e2    | 11
-------------------

Optimizing unit <ContadorDeUnos> ...

Optimizing unit <RegistroA> ...

Optimizing unit <CartaASM> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ContadorDeUnos, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 42
 Flip-Flops                                            : 42

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : ContadorDeUnos.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 106
#      GND                         : 1
#      INV                         : 2
#      LUT1                        : 25
#      LUT3                        : 3
#      LUT4                        : 3
#      LUT5                        : 10
#      LUT6                        : 10
#      MUXCY                       : 25
#      VCC                         : 1
#      XORCY                       : 26
# FlipFlops/Latches                : 42
#      FDC                         : 39
#      FDCE                        : 2
#      FDE                         : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 27
#      IBUF                        : 11
#      OBUF                        : 16

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              42  out of  126800     0%  
 Number of Slice LUTs:                   53  out of  63400     0%  
    Number used as Logic:                53  out of  63400     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     54
   Number with an unused Flip Flop:      12  out of     54    22%  
   Number with an unused LUT:             1  out of     54     1%  
   Number of fully used LUT-FF pairs:    41  out of     54    75%  
   Number of unique control sets:         4

IO Utilization: 
 Number of IOs:                          28
 Number of bonded IOBs:                  28  out of    210    13%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 27    |
divFre/salida                      | NONE(regB/b_2)         | 15    |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 2.036ns (Maximum Frequency: 491.087MHz)
   Minimum input arrival time before clock: 0.876ns
   Maximum output required time after clock: 1.519ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 2.036ns (frequency: 491.087MHz)
  Total number of paths / destination ports: 352 / 27
-------------------------------------------------------------------------
Delay:               2.036ns (Levels of Logic = 27)
  Source:            divFre/contador_0 (FF)
  Destination:       divFre/contador_25 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: divFre/contador_0 to divFre/contador_25
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.361   0.279  divFre/contador_0 (divFre/contador_0)
     INV:I->O              1   0.113   0.000  divFre/Mcount_contador_lut<0>_INV_0 (divFre/Mcount_contador_lut<0>)
     MUXCY:S->O            1   0.353   0.000  divFre/Mcount_contador_cy<0> (divFre/Mcount_contador_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  divFre/Mcount_contador_cy<1> (divFre/Mcount_contador_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  divFre/Mcount_contador_cy<2> (divFre/Mcount_contador_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  divFre/Mcount_contador_cy<3> (divFre/Mcount_contador_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  divFre/Mcount_contador_cy<4> (divFre/Mcount_contador_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  divFre/Mcount_contador_cy<5> (divFre/Mcount_contador_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  divFre/Mcount_contador_cy<6> (divFre/Mcount_contador_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  divFre/Mcount_contador_cy<7> (divFre/Mcount_contador_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  divFre/Mcount_contador_cy<8> (divFre/Mcount_contador_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  divFre/Mcount_contador_cy<9> (divFre/Mcount_contador_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  divFre/Mcount_contador_cy<10> (divFre/Mcount_contador_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  divFre/Mcount_contador_cy<11> (divFre/Mcount_contador_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  divFre/Mcount_contador_cy<12> (divFre/Mcount_contador_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  divFre/Mcount_contador_cy<13> (divFre/Mcount_contador_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  divFre/Mcount_contador_cy<14> (divFre/Mcount_contador_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  divFre/Mcount_contador_cy<15> (divFre/Mcount_contador_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  divFre/Mcount_contador_cy<16> (divFre/Mcount_contador_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  divFre/Mcount_contador_cy<17> (divFre/Mcount_contador_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  divFre/Mcount_contador_cy<18> (divFre/Mcount_contador_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  divFre/Mcount_contador_cy<19> (divFre/Mcount_contador_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  divFre/Mcount_contador_cy<20> (divFre/Mcount_contador_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  divFre/Mcount_contador_cy<21> (divFre/Mcount_contador_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  divFre/Mcount_contador_cy<22> (divFre/Mcount_contador_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  divFre/Mcount_contador_cy<23> (divFre/Mcount_contador_cy<23>)
     MUXCY:CI->O           0   0.023   0.000  divFre/Mcount_contador_cy<24> (divFre/Mcount_contador_cy<24>)
     XORCY:CI->O           1   0.370   0.000  divFre/Mcount_contador_xor<25> (Result<25>)
     FDC:D                     0.008          divFre/contador_25
    ----------------------------------------
    Total                      2.036ns (1.757ns logic, 0.279ns route)
                                       (86.3% logic, 13.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'divFre/salida'
  Clock period: 1.513ns (frequency: 661.113MHz)
  Total number of paths / destination ports: 76 / 17
-------------------------------------------------------------------------
Delay:               1.513ns (Levels of Logic = 2)
  Source:            regA/aux_8 (FF)
  Destination:       carta/edo_act_FSM_FFd1 (FF)
  Source Clock:      divFre/salida rising
  Destination Clock: divFre/salida rising

  Data Path: regA/aux_8 to carta/edo_act_FSM_FFd1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              4   0.361   0.570  regA/aux_8 (regA/aux_8)
     LUT4:I0->O            1   0.097   0.379  z_SW1 (N11)
     LUT6:I4->O            1   0.097   0.000  carta/edo_act_FSM_FFd1-In1 (carta/edo_act_FSM_FFd1-In)
     FDC:D                     0.008          carta/edo_act_FSM_FFd1
    ----------------------------------------
    Total                      1.513ns (0.563ns logic, 0.950ns route)
                                       (37.2% logic, 62.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 27 / 27
-------------------------------------------------------------------------
Offset:              0.876ns (Levels of Logic = 2)
  Source:            clr (PAD)
  Destination:       divFre/salida (FF)
  Destination Clock: clk rising

  Data Path: clr to divFre/salida
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            42   0.001   0.388  clr_IBUF (clr_IBUF)
     INV:I->O              1   0.113   0.279  divFre/clr_inv1_INV_0 (divFre/clr_inv)
     FDE:CE                    0.095          divFre/salida
    ----------------------------------------
    Total                      0.876ns (0.209ns logic, 0.667ns route)
                                       (23.9% logic, 76.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'divFre/salida'
  Total number of paths / destination ports: 35 / 26
-------------------------------------------------------------------------
Offset:              0.845ns (Levels of Logic = 2)
  Source:            ini (PAD)
  Destination:       carta/edo_act_FSM_FFd1 (FF)
  Destination Clock: divFre/salida rising

  Data Path: ini to carta/edo_act_FSM_FFd1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            11   0.001   0.740  ini_IBUF (ini_IBUF)
     LUT6:I0->O            1   0.097   0.000  carta/edo_act_FSM_FFd1-In1 (carta/edo_act_FSM_FFd1-In)
     FDC:D                     0.008          carta/edo_act_FSM_FFd1
    ----------------------------------------
    Total                      0.845ns (0.106ns logic, 0.740ns route)
                                       (12.5% logic, 87.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'divFre/salida'
  Total number of paths / destination ports: 44 / 16
-------------------------------------------------------------------------
Offset:              1.519ns (Levels of Logic = 2)
  Source:            carta/edo_act_FSM_FFd1 (FF)
  Destination:       display<4> (PAD)
  Source Clock:      divFre/salida rising

  Data Path: carta/edo_act_FSM_FFd1 to display<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             23   0.361   0.781  carta/edo_act_FSM_FFd1 (carta/edo_act_FSM_FFd1)
     LUT5:I0->O            1   0.097   0.279  Mmux_display51 (display_4_OBUF)
     OBUF:I->O                 0.000          display_4_OBUF (display<4>)
    ----------------------------------------
    Total                      1.519ns (0.458ns logic, 1.061ns route)
                                       (30.2% logic, 69.8% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.036|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock divFre/salida
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
divFre/salida  |    1.513|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 20.00 secs
Total CPU time to Xst completion: 20.31 secs
 
--> 

Total memory usage is 4607464 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :   20 (   0 filtered)

