<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="http://llhd.io/" target="_blank">moore-parse</a></h3>
<pre class="test-passed">
description: Tests imported from yosys
rc: 0 (means success: 1)
should_fail: 0
tags: yosys
incdirs: /tmpfs/src/github/sv-tests/third_party/tools/yosys/tests/asicworld
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_flip_flop.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_flip_flop.v</a>
time_elapsed: 0.004s
ram usage: 9700 KB
</pre>
<pre class="log">

moore --dump-ast <a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_flip_flop.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_flip_flop.v</a>
[
    Svlog(
        Root {
            timeunits: Timeunit {
                unit: None,
                prec: None,
            },
            items: [
                Module(
                    ModDecl {
                        id: NodeId(
                            0,
                        ),
                        span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_flip_flop.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_flip_flop.v</a>&#34;):0-186,
                        lifetime: Static,
                        name: flif_flop(3),
                        name_span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_flip_flop.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_flip_flop.v</a>&#34;):7-16,
                        params: [],
                        ports: [
                            Named {
                                span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_flip_flop.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_flip_flop.v</a>&#34;):18-21,
                                dir: None,
                                kind: None,
                                ty: Type {
                                    span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_flip_flop.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_flip_flop.v</a>&#34;):17-18,
                                    data: ImplicitType,
                                    sign: None,
                                    dims: [],
                                },
                                name: Identifier {
                                    id: NodeId(
                                        0,
                                    ),
                                    span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_flip_flop.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_flip_flop.v</a>&#34;):18-21,
                                    name: clk(5),
                                },
                                dims: [],
                                expr: None,
                            },
                            Named {
                                span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_flip_flop.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_flip_flop.v</a>&#34;):22-27,
                                dir: None,
                                kind: None,
                                ty: Type {
                                    span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_flip_flop.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_flip_flop.v</a>&#34;):21-22,
                                    data: ImplicitType,
                                    sign: None,
                                    dims: [],
                                },
                                name: Identifier {
                                    id: NodeId(
                                        0,
                                    ),
                                    span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_flip_flop.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_flip_flop.v</a>&#34;):22-27,
                                    name: reset(7),
                                },
                                dims: [],
                                expr: None,
                            },
                            Named {
                                span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_flip_flop.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_flip_flop.v</a>&#34;):29-30,
                                dir: None,
                                kind: None,
                                ty: Type {
                                    span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_flip_flop.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_flip_flop.v</a>&#34;):27-29,
                                    data: ImplicitType,
                                    sign: None,
                                    dims: [],
                                },
                                name: Identifier {
                                    id: NodeId(
                                        0,
                                    ),
                                    span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_flip_flop.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_flip_flop.v</a>&#34;):29-30,
                                    name: q(9),
                                },
                                dims: [],
                                expr: None,
                            },
                            Named {
                                span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_flip_flop.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_flip_flop.v</a>&#34;):32-33,
                                dir: None,
                                kind: None,
                                ty: Type {
                                    span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_flip_flop.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_flip_flop.v</a>&#34;):30-32,
                                    data: ImplicitType,
                                    sign: None,
                                    dims: [],
                                },
                                name: Identifier {
                                    id: NodeId(
                                        0,
                                    ),
                                    span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_flip_flop.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_flip_flop.v</a>&#34;):32-33,
                                    name: d(11),
                                },
                                dims: [],
                                expr: None,
                            },
                        ],
                        items: [
                            PortDecl(
                                PortDecl {
                                    span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_flip_flop.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_flip_flop.v</a>&#34;):36-56,
                                    dir: Input,
                                    net_type: None,
                                    var: false,
                                    ty: Type {
                                        span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_flip_flop.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_flip_flop.v</a>&#34;):36-42,
                                        data: ImplicitType,
                                        sign: None,
                                        dims: [],
                                    },
                                    names: [
                                        VarDeclName {
                                            id: NodeId(
                                                0,
                                            ),
                                            span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_flip_flop.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_flip_flop.v</a>&#34;):42-45,
                                            name: clk(5),
                                            name_span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_flip_flop.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_flip_flop.v</a>&#34;):42-45,
                                            dims: [],
                                            init: None,
                                        },
                                        VarDeclName {
                                            id: NodeId(
                                                0,
                                            ),
                                            span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_flip_flop.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_flip_flop.v</a>&#34;):47-52,
                                            name: reset(7),
                                            name_span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_flip_flop.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_flip_flop.v</a>&#34;):47-52,
                                            dims: [],
                                            init: None,
                                        },
                                        VarDeclName {
                                            id: NodeId(
                                                0,
                                            ),
                                            span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_flip_flop.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_flip_flop.v</a>&#34;):54-55,
                                            name: d(11),
                                            name_span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_flip_flop.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_flip_flop.v</a>&#34;):54-55,
                                            dims: [],
                                            init: None,
                                        },
                                    ],
                                },
                            ),
                            PortDecl(
                                PortDecl {
                                    span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_flip_flop.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_flip_flop.v</a>&#34;):57-66,
                                    dir: Output,
                                    net_type: None,
                                    var: false,
                                    ty: Type {
                                        span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_flip_flop.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_flip_flop.v</a>&#34;):57-64,
                                        data: ImplicitType,
                                        sign: None,
                                        dims: [],
                                    },
                                    names: [
                                        VarDeclName {
                                            id: NodeId(
                                                0,
                                            ),
                                            span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_flip_flop.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_flip_flop.v</a>&#34;):64-65,
                                            name: q(9),
                                            name_span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_flip_flop.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_flip_flop.v</a>&#34;):64-65,
                                            dims: [],
                                            init: None,
                                        },
                                    ],
                                },
                            ),
                            VarDecl(
                                VarDecl {
                                    span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_flip_flop.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_flip_flop.v</a>&#34;):67-73,
                                    konst: false,
                                    var: false,
                                    lifetime: None,
                                    ty: Type {
                                        span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_flip_flop.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_flip_flop.v</a>&#34;):67-70,
                                        data: RegType,
                                        sign: None,
                                        dims: [],
                                    },
                                    names: [
                                        VarDeclName {
                                            id: NodeId(
                                                0,
                                            ),
                                            span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_flip_flop.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_flip_flop.v</a>&#34;):71-72,
                                            name: q(9),
                                            name_span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_flip_flop.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_flip_flop.v</a>&#34;):71-72,
                                            dims: [],
                                            init: None,
                                        },
                                    ],
                                },
                            ),
                            Procedure(
                                Procedure {
                                    span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_flip_flop.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_flip_flop.v</a>&#34;):82-186,
                                    kind: Always,
                                    stmt: Stmt {
                                        span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_flip_flop.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_flip_flop.v</a>&#34;):89-186,
                                        label: None,
                                        data: TimedStmt(
                                            Event(
                                                EventControl {
                                                    span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_flip_flop.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_flip_flop.v</a>&#34;):89-105,
                                                    data: Expr(
                                                        Edge {
                                                            span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_flip_flop.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_flip_flop.v</a>&#34;):92-103,
                                                            edge: Posedge,
                                                            value: Expr {
                                                                span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_flip_flop.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_flip_flop.v</a>&#34;):100-103,
                                                                data: IdentExpr(
                                                                    Identifier {
                                                                        id: NodeId(
                                                                            0,
                                                                        ),
                                                                        span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_flip_flop.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_flip_flop.v</a>&#34;):100-103,
                                                                        name: clk(5),
                                                                    },
                                                                ),
                                                            },
                                                        },
                                                    ),
                                                },
                                            ),
                                            Stmt {
                                                span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_flip_flop.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_flip_flop.v</a>&#34;):106-186,
                                                label: None,
                                                data: SequentialBlock(
                                                    [
                                                        Stmt {
                                                            span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_flip_flop.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_flip_flop.v</a>&#34;):114-182,
                                                            label: None,
                                                            data: IfStmt {
                                                                up: None,
                                                                cond: Expr {
                                                                    span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_flip_flop.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_flip_flop.v</a>&#34;):118-128,
                                                                    data: BinaryExpr {
                                                                        op: LogicEq,
                                                                        lhs: Expr {
                                                                            span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_flip_flop.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_flip_flop.v</a>&#34;):118-123,
                                                                            data: IdentExpr(
                                                                                Identifier {
                                                                                    id: NodeId(
                                                                                        0,
                                                                                    ),
                                                                                    span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_flip_flop.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_flip_flop.v</a>&#34;):118-123,
                                                                                    name: reset(7),
                                                                                },
                                                                            ),
                                                                        },
                                                                        rhs: Expr {
                                                                            span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_flip_flop.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_flip_flop.v</a>&#34;):127-128,
                                                                            data: LiteralExpr(
                                                                                Number(
                                                                                    1(13),
                                                                                    None,
                                                                                ),
                                                                            ),
                                                                        },
                                                                    },
                                                                },
                                                                main_stmt: Stmt {
                                                                    span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_flip_flop.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_flip_flop.v</a>&#34;):130-153,
                                                                    label: None,
                                                                    data: SequentialBlock(
                                                                        [
                                                                            Stmt {
                                                                                span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_flip_flop.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_flip_flop.v</a>&#34;):140-147,
                                                                                label: None,
                                                                                data: NonblockingAssignStmt {
                                                                                    lhs: Expr {
                                                                                        span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_flip_flop.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_flip_flop.v</a>&#34;):140-141,
                                                                                        data: IdentExpr(
                                                                                            Identifier {
                                                                                                id: NodeId(
                                                                                                    0,
                                                                                                ),
                                                                                                span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_flip_flop.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_flip_flop.v</a>&#34;):140-141,
                                                                                                name: q(9),
                                                                                            },
                                                                                        ),
                                                                                    },
                                                                                    rhs: Expr {
                                                                                        span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_flip_flop.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_flip_flop.v</a>&#34;):145-146,
                                                                                        data: LiteralExpr(
                                                                                            Number(
                                                                                                0(15),
                                                                                                None,
                                                                                            ),
                                                                                        ),
                                                                                    },
                                                                                    delay: None,
                                                                                    event: None,
                                                                                },
                                                                            },
                                                                        ],
                                                                    ),
                                                                },
                                                                else_stmt: Some(
                                                                    Stmt {
                                                                        span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_flip_flop.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_flip_flop.v</a>&#34;):159-182,
                                                                        label: None,
                                                                        data: SequentialBlock(
                                                                            [
                                                                                Stmt {
                                                                                    span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_flip_flop.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_flip_flop.v</a>&#34;):169-176,
                                                                                    label: None,
                                                                                    data: NonblockingAssignStmt {
                                                                                        lhs: Expr {
                                                                                            span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_flip_flop.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_flip_flop.v</a>&#34;):169-170,
                                                                                            data: IdentExpr(
                                                                                                Identifier {
                                                                                                    id: NodeId(
                                                                                                        0,
                                                                                                    ),
                                                                                                    span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_flip_flop.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_flip_flop.v</a>&#34;):169-170,
                                                                                                    name: q(9),
                                                                                                },
                                                                                            ),
                                                                                        },
                                                                                        rhs: Expr {
                                                                                            span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_flip_flop.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_flip_flop.v</a>&#34;):174-175,
                                                                                            data: IdentExpr(
                                                                                                Identifier {
                                                                                                    id: NodeId(
                                                                                                        0,
                                                                                                    ),
                                                                                                    span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_flip_flop.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_flip_flop.v</a>&#34;):174-175,
                                                                                                    name: d(11),
                                                                                                },
                                                                                            ),
                                                                                        },
                                                                                        delay: None,
                                                                                        event: None,
                                                                                    },
                                                                                },
                                                                            ],
                                                                        ),
                                                                    },
                                                                ),
                                                            },
                                                        },
                                                    ],
                                                ),
                                            },
                                        ),
                                    },
                                },
                            ),
                        ],
                    },
                ),
            ],
        },
    ),
]

</pre>
</body>