17:08:09
"F:\Programs\ICEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "VGA_syn.prj" -log "VGA_Implmnt/VGA.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of VGA_Implmnt/VGA.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: F:\Programs\ICEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-MIO1JAP

# Wed May 15 21:11:25 2024

#Implementation: VGA_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"F:\Programs\ICEcube2\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA.vhd":28:7:28:14|Top entity is set to LED_VHDL.
File F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA_Clock.vhd changed - recompiling
File F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA.vhd changed - recompiling
@E: CD169 :"F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA.vhd":57:5:57:16|Illegal declaration
1 error parsing file F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA.vhd
@E: Parse errors encountered - exiting
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed May 15 21:11:25 2024

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed May 15 21:11:25 2024

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 2 seconds"F:\Programs\ICEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "VGA_syn.prj" -log "VGA_Implmnt/VGA.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of VGA_Implmnt/VGA.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: F:\Programs\ICEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-MIO1JAP

# Wed May 15 21:11:33 2024

#Implementation: VGA_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"F:\Programs\ICEcube2\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA.vhd":28:7:28:14|Top entity is set to LED_VHDL.
File F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA_Clock.vhd changed - recompiling
File F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA.vhd changed - recompiling
@E: CD169 :"F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA.vhd":57:5:57:16|Illegal declaration
1 error parsing file F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA.vhd
@E: Parse errors encountered - exiting
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed May 15 21:11:33 2024

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed May 15 21:11:33 2024

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"F:\Programs\ICEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "VGA_syn.prj" -log "VGA_Implmnt/VGA.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of VGA_Implmnt/VGA.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: F:\Programs\ICEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-MIO1JAP

# Wed May 15 21:15:08 2024

#Implementation: VGA_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"F:\Programs\ICEcube2\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA.vhd":28:7:28:14|Top entity is set to LED_VHDL.
File F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA_Clock.vhd changed - recompiling
File F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA.vhd changed - recompiling
@E: CD169 :"F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA.vhd":57:1:57:6|Illegal declaration
@E: CD255 :"F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA.vhd":59:30:59:30|No identifier "std_logic" in scope
@E: CD632 :"F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA.vhd":64:19:64:19|duplicate entity name vga_pll
3 errors parsing file F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA.vhd
@E: CD632 :"F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA_PLL.vhd":4:15:4:16|duplicate entity name vga_pll
@E: CD632 :"F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA_PLL.vhd":11:18:11:18|duplicate entity name vga_pll
@E: CD255 :"F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA_PLL.vhd":14:27:14:27|No identifier "std_logic" in scope
@E: CD255 :"F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA_PLL.vhd":15:38:15:38|No identifier "std_logic_vector" in scope
@E: CD255 :"F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA_PLL.vhd":41:36:41:36|No identifier "std_logic" in scope
8 errors parsing file F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA_PLL.vhd
@E: Parse errors encountered - exiting
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed May 15 21:15:08 2024

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed May 15 21:15:08 2024

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"F:\Programs\ICEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "VGA_syn.prj" -log "VGA_Implmnt/VGA.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of VGA_Implmnt/VGA.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: F:\Programs\ICEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-MIO1JAP

# Wed May 15 21:15:21 2024

#Implementation: VGA_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"F:\Programs\ICEcube2\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA.vhd":28:7:28:14|Top entity is set to LED_VHDL.
File F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA_Clock.vhd changed - recompiling
File F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA.vhd changed - recompiling
@E: CD169 :"F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA.vhd":57:1:57:6|Illegal declaration
@E: CD255 :"F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA.vhd":59:30:59:30|No identifier "std_logic" in scope
@E: CD632 :"F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA.vhd":64:19:64:19|duplicate entity name vga_pll
3 errors parsing file F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA.vhd
@E: CD632 :"F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA_PLL.vhd":4:15:4:16|duplicate entity name vga_pll
@E: CD632 :"F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA_PLL.vhd":11:18:11:18|duplicate entity name vga_pll
@E: CD255 :"F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA_PLL.vhd":14:27:14:27|No identifier "std_logic" in scope
@E: CD255 :"F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA_PLL.vhd":15:38:15:38|No identifier "std_logic_vector" in scope
@E: CD255 :"F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA_PLL.vhd":41:36:41:36|No identifier "std_logic" in scope
8 errors parsing file F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA_PLL.vhd
@E: Parse errors encountered - exiting
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed May 15 21:15:21 2024

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed May 15 21:15:21 2024

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"F:\Programs\ICEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "VGA_syn.prj" -log "VGA_Implmnt/VGA.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of VGA_Implmnt/VGA.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: F:\Programs\ICEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-MIO1JAP

# Wed May 15 21:15:59 2024

#Implementation: VGA_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"F:\Programs\ICEcube2\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA.vhd":28:7:28:14|Top entity is set to LED_VHDL.
File F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA_Clock.vhd changed - recompiling
File F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA.vhd changed - recompiling
@E: CD879 :"F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA.vhd":73:2:73:5|Illegal concurrent statement. Possible missing component declaration for vga_pll
1 error parsing file F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA.vhd
@E: Parse errors encountered - exiting
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed May 15 21:15:59 2024

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed May 15 21:15:59 2024

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"F:\Programs\ICEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "VGA_syn.prj" -log "VGA_Implmnt/VGA.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of VGA_Implmnt/VGA.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: F:\Programs\ICEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-MIO1JAP

# Wed May 15 21:19:28 2024

#Implementation: VGA_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"F:\Programs\ICEcube2\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA.vhd":28:7:28:14|Top entity is set to LED_VHDL.
File F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA_Clock.vhd changed - recompiling
File F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA.vhd changed - recompiling
VHDL syntax check successful!
@N: CD630 :"F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA.vhd":28:7:28:14|Synthesizing work.led_vhdl.behavioral.
@N: CD630 :"F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA_PLL.vhd":4:7:4:13|Synthesizing work.vga_pll.behavior.
@W: CD280 :"F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA_PLL.vhd":16:10:16:22|Unbound component SB_PLL40_CORE mapped to black box
@N: CD630 :"F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA_PLL.vhd":16:10:16:22|Synthesizing work.sb_pll40_core.syn_black_box.
Post processing for work.sb_pll40_core.syn_black_box
@W: CD638 :"F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA_PLL.vhd":14:7:14:14|Signal openwire is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA_PLL.vhd":15:7:15:17|Signal openwirebus is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.vga_pll.behavior
@W: CL252 :"F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA_PLL.vhd":15:7:15:17|Bit 0 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA_PLL.vhd":15:7:15:17|Bit 1 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA_PLL.vhd":15:7:15:17|Bit 2 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA_PLL.vhd":15:7:15:17|Bit 3 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA_PLL.vhd":15:7:15:17|Bit 4 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA_PLL.vhd":15:7:15:17|Bit 5 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA_PLL.vhd":15:7:15:17|Bit 6 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA_PLL.vhd":15:7:15:17|Bit 7 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL240 :"F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA_PLL.vhd":14:7:14:14|Signal openwire is floating; a simulation mismatch is possible.
@W: CL167 :"F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA_PLL.vhd":57:0:57:11|Input extfeedback of instance VGA_PLL_inst is floating
@W: CL245 :"F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA_PLL.vhd":57:0:57:11|Bit 0 of input dynamicdelay of instance VGA_PLL_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA_PLL.vhd":57:0:57:11|Bit 1 of input dynamicdelay of instance VGA_PLL_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA_PLL.vhd":57:0:57:11|Bit 2 of input dynamicdelay of instance VGA_PLL_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA_PLL.vhd":57:0:57:11|Bit 3 of input dynamicdelay of instance VGA_PLL_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA_PLL.vhd":57:0:57:11|Bit 4 of input dynamicdelay of instance VGA_PLL_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA_PLL.vhd":57:0:57:11|Bit 5 of input dynamicdelay of instance VGA_PLL_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA_PLL.vhd":57:0:57:11|Bit 6 of input dynamicdelay of instance VGA_PLL_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA_PLL.vhd":57:0:57:11|Bit 7 of input dynamicdelay of instance VGA_PLL_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL167 :"F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA_PLL.vhd":57:0:57:11|Input latchinputvalue of instance VGA_PLL_inst is floating
@W: CL167 :"F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA_PLL.vhd":57:0:57:11|Input sdi of instance VGA_PLL_inst is floating
@W: CL167 :"F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA_PLL.vhd":57:0:57:11|Input sclk of instance VGA_PLL_inst is floating
Post processing for work.led_vhdl.behavioral

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed May 15 21:19:28 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA.vhd":28:7:28:14|Selected library: work cell: LED_VHDL view behavioral as top level
@N: NF107 :"F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA.vhd":28:7:28:14|Selected library: work cell: LED_VHDL view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed May 15 21:19:28 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed May 15 21:19:28 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA_Implmnt\synwork\VGA_comp.srs changed - recompiling
@N: NF107 :"F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA.vhd":28:7:28:14|Selected library: work cell: LED_VHDL view behavioral as top level
@N: NF107 :"F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA.vhd":28:7:28:14|Selected library: work cell: LED_VHDL view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed May 15 21:19:29 2024

###########################################################]
Pre-mapping Report

# Wed May 15 21:19:29 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA_Implmnt\VGA_scck.rpt 
Printing clock  summary report in "F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA_Implmnt\VGA_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist LED_VHDL

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                                  Requested     Requested     Clock                           Clock                     Clock
Clock                                  Frequency     Period        Type                            Group                     Load 
----------------------------------------------------------------------------------------------------------------------------------
LED_VHDL|CLK                           109.7 MHz     9.113         inferred                        Autoconstr_clkgroup_0     0    
VGA_PLL|PLLOUTGLOBAL_derived_clock     229.8 MHz     4.352         derived (from LED_VHDL|CLK)     Autoconstr_clkgroup_0     25   
==================================================================================================================================


Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA_Implmnt\VGA.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed May 15 21:19:30 2024

###########################################################]
Map & Optimize Report

# Wed May 15 21:19:30 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"f:\projects\fpga\ice40\ice40hx8k_breakout\vga\icecube\vga\vga.vhd":86:2:86:3|User-specified initial value defined for instance div_cntr1[15:0] is being ignored. 
@W: FX1039 :"f:\projects\fpga\ice40\ice40hx8k_breakout\vga\icecube\vga\vga.vhd":86:2:86:3|User-specified initial value defined for instance div_cntr2[6:0] is being ignored. 
@W: FX1039 :"f:\projects\fpga\ice40\ice40hx8k_breakout\vga\icecube\vga\vga.vhd":86:2:86:3|User-specified initial value defined for instance dec_cntr is being ignored. 
@W: FX1039 :"f:\projects\fpga\ice40\ice40hx8k_breakout\vga\icecube\vga\vga.vhd":86:2:86:3|User-specified initial value defined for instance half_sec_pulse is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO231 :"f:\projects\fpga\ice40\ice40hx8k_breakout\vga\icecube\vga\vga.vhd":86:2:86:3|Found counter in view:work.LED_VHDL(behavioral) instance div_cntr1[15:0] 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.79ns		  37 /        25
   2		0h:00m:00s		    -1.79ns		  37 /        25

   3		0h:00m:00s		    -1.79ns		  37 /        25


   4		0h:00m:00s		    -1.14ns		  41 /        25

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 25 clock pin(s) of sequential element(s)
0 instances converted, 25 sequential instances remain driven by gated/generated clocks

====================================================================================================== Gated/Generated Clocks ======================================================================================================
Clock Tree ID     Driving Element               Drive Element Type     Fanout     Sample Instance     Explanation                                                                                                                   
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       VGA_PLL_inst.VGA_PLL_inst     SB_PLL40_CORE          25         div_cntr2[1]        Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
====================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA_Implmnt\synwork\VGA_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA_Implmnt\VGA.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@W: MT420 |Found inferred clock LED_VHDL|CLK with period 6.66ns. Please declare a user-defined clock on object "p:CLK"
@N: MT615 |Found clock VGA_PLL|PLLOUTGLOBAL_derived_clock with period 6.66ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Wed May 15 21:19:31 2024
#


Top view:               LED_VHDL
Requested Frequency:    150.1 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.176

                                       Requested     Estimated     Requested     Estimated                 Clock                           Clock                
Starting Clock                         Frequency     Frequency     Period        Period        Slack       Type                            Group                
----------------------------------------------------------------------------------------------------------------------------------------------------------------
LED_VHDL|CLK                           150.1 MHz     NA            6.664         NA            DCM/PLL     inferred                        Autoconstr_clkgroup_0
VGA_PLL|PLLOUTGLOBAL_derived_clock     150.1 MHz     127.6 MHz     6.664         7.840         -1.176      derived (from LED_VHDL|CLK)     Autoconstr_clkgroup_0
================================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                                  |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                            Ending                              |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------------------------------------------------------
VGA_PLL|PLLOUTGLOBAL_derived_clock  VGA_PLL|PLLOUTGLOBAL_derived_clock  |  6.664       -1.176  |  No paths    -      |  No paths    -      |  No paths    -    
===============================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: VGA_PLL|PLLOUTGLOBAL_derived_clock
====================================



Starting Points with Worst Slack
********************************

                  Starting                                                                    Arrival           
Instance          Reference                              Type       Pin     Net               Time        Slack 
                  Clock                                                                                         
----------------------------------------------------------------------------------------------------------------
div_cntr1[8]      VGA_PLL|PLLOUTGLOBAL_derived_clock     SB_DFF     Q       div_cntr1[8]      0.540       -1.176
div_cntr1[9]      VGA_PLL|PLLOUTGLOBAL_derived_clock     SB_DFF     Q       div_cntr1[9]      0.540       -1.127
div_cntr1[12]     VGA_PLL|PLLOUTGLOBAL_derived_clock     SB_DFF     Q       div_cntr1[12]     0.540       -1.127
div_cntr1[0]      VGA_PLL|PLLOUTGLOBAL_derived_clock     SB_DFF     Q       div_cntr1[0]      0.540       -1.106
div_cntr1[10]     VGA_PLL|PLLOUTGLOBAL_derived_clock     SB_DFF     Q       div_cntr1[10]     0.540       -1.106
div_cntr1[13]     VGA_PLL|PLLOUTGLOBAL_derived_clock     SB_DFF     Q       div_cntr1[13]     0.540       -1.078
div_cntr1[1]      VGA_PLL|PLLOUTGLOBAL_derived_clock     SB_DFF     Q       div_cntr1[1]      0.540       -1.057
div_cntr1[14]     VGA_PLL|PLLOUTGLOBAL_derived_clock     SB_DFF     Q       div_cntr1[14]     0.540       -1.057
div_cntr1[4]      VGA_PLL|PLLOUTGLOBAL_derived_clock     SB_DFF     Q       div_cntr1[4]      0.540       -1.043
div_cntr1[11]     VGA_PLL|PLLOUTGLOBAL_derived_clock     SB_DFF     Q       div_cntr1[11]     0.540       -1.043
================================================================================================================


Ending Points with Worst Slack
******************************

                   Starting                                                                                Required           
Instance           Reference                              Type         Pin     Net                         Time         Slack 
                   Clock                                                                                                      
------------------------------------------------------------------------------------------------------------------------------
half_sec_pulse     VGA_PLL|PLLOUTGLOBAL_derived_clock     SB_DFFSS     S       half_sec_pulse_0_sqmuxa     6.559        -1.176
half_sec_pulse     VGA_PLL|PLLOUTGLOBAL_derived_clock     SB_DFFSS     D       half_sec_pulse_en           6.559        -1.064
div_cntr2[6]       VGA_PLL|PLLOUTGLOBAL_derived_clock     SB_DFFE      D       div_cntr2_3[6]              6.559        -0.973
div_cntr2[4]       VGA_PLL|PLLOUTGLOBAL_derived_clock     SB_DFFE      D       div_cntr2_3[4]              6.559        -0.909
div_cntr2[2]       VGA_PLL|PLLOUTGLOBAL_derived_clock     SB_DFFE      D       div_cntr2_3[2]              6.559        -0.881
div_cntr2_e[0]     VGA_PLL|PLLOUTGLOBAL_derived_clock     SB_DFFE      D       div_cntr2_e_RNO[0]          6.559        0.693 
div_cntr2[3]       VGA_PLL|PLLOUTGLOBAL_derived_clock     SB_DFFE      D       div_cntr2_3[3]              6.559        0.707 
div_cntr2[5]       VGA_PLL|PLLOUTGLOBAL_derived_clock     SB_DFFE      D       div_cntr2_RNO[5]            6.559        0.714 
div_cntr2[1]       VGA_PLL|PLLOUTGLOBAL_derived_clock     SB_DFFE      E       op_eq\.div_cntr210          6.664        0.749 
div_cntr2[2]       VGA_PLL|PLLOUTGLOBAL_derived_clock     SB_DFFE      E       op_eq\.div_cntr210          6.664        0.749 
==============================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      6.664
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.559

    - Propagation time:                      7.734
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.176

    Number of logic level(s):                3
    Starting point:                          div_cntr1[8] / Q
    Ending point:                            half_sec_pulse / S
    The start point is clocked by            VGA_PLL|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            VGA_PLL|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                           Pin      Pin               Arrival     No. of    
Name                        Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------
div_cntr1[8]                SB_DFF       Q        Out     0.540     0.540       -         
div_cntr1[8]                Net          -        -       1.599     -           3         
div_cntr1_RNISPPD[8]        SB_LUT4      I0       In      -         2.139       -         
div_cntr1_RNISPPD[8]        SB_LUT4      O        Out     0.449     2.588       -         
op_eq\.div_cntr210_8        Net          -        -       1.371     -           3         
div_cntr1_RNI2ASF1[0]       SB_LUT4      I0       In      -         3.959       -         
div_cntr1_RNI2ASF1[0]       SB_LUT4      O        Out     0.449     4.408       -         
op_eq\.div_cntr210          Net          -        -       1.371     -           7         
half_sec_pulse_RNO_0        SB_LUT4      I0       In      -         5.779       -         
half_sec_pulse_RNO_0        SB_LUT4      O        Out     0.449     6.227       -         
half_sec_pulse_0_sqmuxa     Net          -        -       1.507     -           1         
half_sec_pulse              SB_DFFSS     S        In      -         7.734       -         
==========================================================================================
Total path delay (propagation time + setup) of 7.840 is 1.992(25.4%) logic and 5.848(74.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      6.664
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.559

    - Propagation time:                      7.685
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.127

    Number of logic level(s):                3
    Starting point:                          div_cntr1[9] / Q
    Ending point:                            half_sec_pulse / S
    The start point is clocked by            VGA_PLL|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            VGA_PLL|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                           Pin      Pin               Arrival     No. of    
Name                        Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------
div_cntr1[9]                SB_DFF       Q        Out     0.540     0.540       -         
div_cntr1[9]                Net          -        -       1.599     -           3         
div_cntr1_RNISPPD[8]        SB_LUT4      I1       In      -         2.139       -         
div_cntr1_RNISPPD[8]        SB_LUT4      O        Out     0.400     2.539       -         
op_eq\.div_cntr210_8        Net          -        -       1.371     -           3         
div_cntr1_RNI2ASF1[0]       SB_LUT4      I0       In      -         3.910       -         
div_cntr1_RNI2ASF1[0]       SB_LUT4      O        Out     0.449     4.359       -         
op_eq\.div_cntr210          Net          -        -       1.371     -           7         
half_sec_pulse_RNO_0        SB_LUT4      I0       In      -         5.729       -         
half_sec_pulse_RNO_0        SB_LUT4      O        Out     0.449     6.178       -         
half_sec_pulse_0_sqmuxa     Net          -        -       1.507     -           1         
half_sec_pulse              SB_DFFSS     S        In      -         7.685       -         
==========================================================================================
Total path delay (propagation time + setup) of 7.790 is 1.942(24.9%) logic and 5.848(75.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      6.664
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.559

    - Propagation time:                      7.685
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.127

    Number of logic level(s):                3
    Starting point:                          div_cntr1[12] / Q
    Ending point:                            half_sec_pulse / S
    The start point is clocked by            VGA_PLL|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            VGA_PLL|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                           Pin      Pin               Arrival     No. of    
Name                        Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------
div_cntr1[12]               SB_DFF       Q        Out     0.540     0.540       -         
div_cntr1[12]               Net          -        -       1.599     -           3         
div_cntr1_RNIQ64L[15]       SB_LUT4      I0       In      -         2.139       -         
div_cntr1_RNIQ64L[15]       SB_LUT4      O        Out     0.449     2.588       -         
op_eq\.div_cntr210_9        Net          -        -       1.371     -           3         
div_cntr1_RNI2ASF1[0]       SB_LUT4      I1       In      -         3.959       -         
div_cntr1_RNI2ASF1[0]       SB_LUT4      O        Out     0.400     4.359       -         
op_eq\.div_cntr210          Net          -        -       1.371     -           7         
half_sec_pulse_RNO_0        SB_LUT4      I0       In      -         5.729       -         
half_sec_pulse_RNO_0        SB_LUT4      O        Out     0.449     6.178       -         
half_sec_pulse_0_sqmuxa     Net          -        -       1.507     -           1         
half_sec_pulse              SB_DFFSS     S        In      -         7.685       -         
==========================================================================================
Total path delay (propagation time + setup) of 7.790 is 1.942(24.9%) logic and 5.848(75.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      6.664
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.559

    - Propagation time:                      7.664
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.106

    Number of logic level(s):                3
    Starting point:                          div_cntr1[0] / Q
    Ending point:                            half_sec_pulse / S
    The start point is clocked by            VGA_PLL|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            VGA_PLL|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                           Pin      Pin               Arrival     No. of    
Name                        Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------
div_cntr1[0]                SB_DFF       Q        Out     0.540     0.540       -         
div_cntr1[0]                Net          -        -       1.599     -           3         
div_cntr1_RNIESE6[0]        SB_LUT4      I0       In      -         2.139       -         
div_cntr1_RNIESE6[0]        SB_LUT4      O        Out     0.449     2.588       -         
op_eq\.div_cntr210_10       Net          -        -       1.371     -           3         
div_cntr1_RNI2ASF1[0]       SB_LUT4      I2       In      -         3.959       -         
div_cntr1_RNI2ASF1[0]       SB_LUT4      O        Out     0.379     4.338       -         
op_eq\.div_cntr210          Net          -        -       1.371     -           7         
half_sec_pulse_RNO_0        SB_LUT4      I0       In      -         5.708       -         
half_sec_pulse_RNO_0        SB_LUT4      O        Out     0.449     6.157       -         
half_sec_pulse_0_sqmuxa     Net          -        -       1.507     -           1         
half_sec_pulse              SB_DFFSS     S        In      -         7.664       -         
==========================================================================================
Total path delay (propagation time + setup) of 7.769 is 1.922(24.7%) logic and 5.848(75.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      6.664
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.559

    - Propagation time:                      7.664
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.106

    Number of logic level(s):                3
    Starting point:                          div_cntr1[10] / Q
    Ending point:                            half_sec_pulse / S
    The start point is clocked by            VGA_PLL|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            VGA_PLL|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                           Pin      Pin               Arrival     No. of    
Name                        Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------
div_cntr1[10]               SB_DFF       Q        Out     0.540     0.540       -         
div_cntr1[10]               Net          -        -       1.599     -           3         
div_cntr1_RNISPPD[8]        SB_LUT4      I2       In      -         2.139       -         
div_cntr1_RNISPPD[8]        SB_LUT4      O        Out     0.379     2.518       -         
op_eq\.div_cntr210_8        Net          -        -       1.371     -           3         
div_cntr1_RNI2ASF1[0]       SB_LUT4      I0       In      -         3.889       -         
div_cntr1_RNI2ASF1[0]       SB_LUT4      O        Out     0.449     4.338       -         
op_eq\.div_cntr210          Net          -        -       1.371     -           7         
half_sec_pulse_RNO_0        SB_LUT4      I0       In      -         5.708       -         
half_sec_pulse_RNO_0        SB_LUT4      O        Out     0.449     6.157       -         
half_sec_pulse_0_sqmuxa     Net          -        -       1.507     -           1         
half_sec_pulse              SB_DFFSS     S        In      -         7.664       -         
==========================================================================================
Total path delay (propagation time + setup) of 7.769 is 1.922(24.7%) logic and 5.848(75.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for LED_VHDL 

Mapping to part: ice40hx8kct256
Cell usage:
GND             1 use
SB_CARRY        15 uses
SB_DFF          17 uses
SB_DFFE         7 uses
SB_DFFSS        1 use
SB_PLL40_CORE   1 use
VCC             1 use
SB_LUT4         40 uses

I/O ports: 10
I/O primitives: 10
SB_IO          10 uses

I/O Register bits:                  0
Register bits not including I/Os:   25 (0%)
Total load per clock:
   LED_VHDL|CLK: 1
   VGA_PLL|PLLOUTGLOBAL_derived_clock: 26

@S |Mapping Summary:
Total  LUTs: 40 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 40 = 40 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed May 15 21:19:31 2024

###########################################################]


Synthesis exit by 0.
Current Implementation VGA_Implmnt its sbt path: F:/Projects/FPGA/ICE40/ICE40HX8K_breakout/VGA/ICECUBE/VGA/VGA_Implmnt\sbt
VGA_Implmnt: newer file F:/Projects/FPGA/ICE40/ICE40HX8K_breakout/VGA/ICECUBE/VGA/VGA_Implmnt/VGA.edf detected. Need to run "Import P&R Input Files"
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"F:/Programs/ICEcube2/sbt_backend/bin/win32/opt\edifparser.exe" "F:\Programs\ICEcube2\sbt_backend\devices\ICE40P08.dev" "F:/Projects/FPGA/ICE40/ICE40HX8K_breakout/VGA/ICECUBE/VGA/VGA_Implmnt/VGA.edf " "F:/Projects/FPGA/ICE40/ICE40HX8K_breakout/VGA/ICECUBE/VGA/VGA_Implmnt\sbt\netlist" "-pCT256" "-yF:/Projects/FPGA/ICE40/ICE40HX8K_breakout/VGA/ICECUBE/VGA/VGA.pcf " -c --devicename iCE40HX8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: F:/Projects/FPGA/ICE40/ICE40HX8K_breakout/VGA/ICECUBE/VGA/VGA_Implmnt/VGA.edf...
Parsing constraint file: F:/Projects/FPGA/ICE40/ICE40HX8K_breakout/VGA/ICECUBE/VGA/VGA.pcf ...
Warning: pin clk doesn't exist in the design netlist.ignoring the set_io command on line 11 of file F:/Projects/FPGA/ICE40/ICE40HX8K_breakout/VGA/ICECUBE/VGA/VGA.pcf 
parse file F:/Projects/FPGA/ICE40/ICE40HX8K_breakout/VGA/ICECUBE/VGA/VGA.pcf  error. But they are ignored
start to read sdc/scf file F:/Projects/FPGA/ICE40/ICE40HX8K_breakout/VGA/ICECUBE/VGA/VGA_Implmnt/VGA.scf
sdc_reader OK F:/Projects/FPGA/ICE40/ICE40HX8K_breakout/VGA/ICECUBE/VGA/VGA_Implmnt/VGA.scf
Stored edif netlist at F:/Projects/FPGA/ICE40/ICE40HX8K_breakout/VGA/ICECUBE/VGA/VGA_Implmnt\sbt\netlist\oadb-LED_VHDL...

write Timing Constraint to F:/Projects/FPGA/ICE40/ICE40HX8K_breakout/VGA/ICECUBE/VGA/VGA_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: LED_VHDL

EDF Parser run-time: 5 (sec)
edif parser succeed.
"F:\Programs\ICEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "VGA_syn.prj" -log "VGA_Implmnt/VGA.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of VGA_Implmnt/VGA.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: F:\Programs\ICEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-MIO1JAP

# Wed May 15 21:22:23 2024

#Implementation: VGA_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"F:\Programs\ICEcube2\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA.vhd":28:7:28:14|Top entity is set to LED_VHDL.
File F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA_PLL.vhd changed - recompiling
File F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA.vhd changed - recompiling
@E: CG234 :"F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA.vhd":55:8:55:16|Duplicate definition of pll_reset
1 error parsing file F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA.vhd
@E: Parse errors encountered - exiting
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed May 15 21:22:23 2024

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed May 15 21:22:23 2024

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"F:\Programs\ICEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "VGA_syn.prj" -log "VGA_Implmnt/VGA.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of VGA_Implmnt/VGA.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: F:\Programs\ICEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-MIO1JAP

# Wed May 15 21:22:37 2024

#Implementation: VGA_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"F:\Programs\ICEcube2\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA.vhd":28:7:28:14|Top entity is set to LED_VHDL.
File F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA_PLL.vhd changed - recompiling
File F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA.vhd changed - recompiling
@E: CG234 :"F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA.vhd":55:8:55:16|Duplicate definition of pll_reset
1 error parsing file F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA.vhd
@E: Parse errors encountered - exiting
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed May 15 21:22:38 2024

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed May 15 21:22:38 2024

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"F:\Programs\ICEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "VGA_syn.prj" -log "VGA_Implmnt/VGA.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of VGA_Implmnt/VGA.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: F:\Programs\ICEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-MIO1JAP

# Wed May 15 21:22:50 2024

#Implementation: VGA_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"F:\Programs\ICEcube2\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA.vhd":28:7:28:14|Top entity is set to LED_VHDL.
File F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA_PLL.vhd changed - recompiling
File F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA.vhd changed - recompiling
VHDL syntax check successful!
@N: CD630 :"F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA.vhd":28:7:28:14|Synthesizing work.led_vhdl.behavioral.
@N: CD630 :"F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA_PLL.vhd":4:7:4:13|Synthesizing work.vga_pll.behavior.
@W: CD280 :"F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA_PLL.vhd":16:10:16:22|Unbound component SB_PLL40_CORE mapped to black box
@N: CD630 :"F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA_PLL.vhd":16:10:16:22|Synthesizing work.sb_pll40_core.syn_black_box.
Post processing for work.sb_pll40_core.syn_black_box
@W: CD638 :"F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA_PLL.vhd":14:7:14:14|Signal openwire is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA_PLL.vhd":15:7:15:17|Signal openwirebus is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.vga_pll.behavior
@W: CL252 :"F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA_PLL.vhd":15:7:15:17|Bit 0 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA_PLL.vhd":15:7:15:17|Bit 1 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA_PLL.vhd":15:7:15:17|Bit 2 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA_PLL.vhd":15:7:15:17|Bit 3 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA_PLL.vhd":15:7:15:17|Bit 4 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA_PLL.vhd":15:7:15:17|Bit 5 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA_PLL.vhd":15:7:15:17|Bit 6 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA_PLL.vhd":15:7:15:17|Bit 7 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL240 :"F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA_PLL.vhd":14:7:14:14|Signal openwire is floating; a simulation mismatch is possible.
@W: CL167 :"F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA_PLL.vhd":57:0:57:11|Input extfeedback of instance VGA_PLL_inst is floating
@W: CL245 :"F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA_PLL.vhd":57:0:57:11|Bit 0 of input dynamicdelay of instance VGA_PLL_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA_PLL.vhd":57:0:57:11|Bit 1 of input dynamicdelay of instance VGA_PLL_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA_PLL.vhd":57:0:57:11|Bit 2 of input dynamicdelay of instance VGA_PLL_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA_PLL.vhd":57:0:57:11|Bit 3 of input dynamicdelay of instance VGA_PLL_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA_PLL.vhd":57:0:57:11|Bit 4 of input dynamicdelay of instance VGA_PLL_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA_PLL.vhd":57:0:57:11|Bit 5 of input dynamicdelay of instance VGA_PLL_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA_PLL.vhd":57:0:57:11|Bit 6 of input dynamicdelay of instance VGA_PLL_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA_PLL.vhd":57:0:57:11|Bit 7 of input dynamicdelay of instance VGA_PLL_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL167 :"F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA_PLL.vhd":57:0:57:11|Input latchinputvalue of instance VGA_PLL_inst is floating
@W: CL167 :"F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA_PLL.vhd":57:0:57:11|Input sdi of instance VGA_PLL_inst is floating
@W: CL167 :"F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA_PLL.vhd":57:0:57:11|Input sclk of instance VGA_PLL_inst is floating
Post processing for work.led_vhdl.behavioral

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed May 15 21:22:50 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA.vhd":28:7:28:14|Selected library: work cell: LED_VHDL view behavioral as top level
@N: NF107 :"F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA.vhd":28:7:28:14|Selected library: work cell: LED_VHDL view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed May 15 21:22:50 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed May 15 21:22:50 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA_Implmnt\synwork\VGA_comp.srs changed - recompiling
@N: NF107 :"F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA.vhd":28:7:28:14|Selected library: work cell: LED_VHDL view behavioral as top level
@N: NF107 :"F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA.vhd":28:7:28:14|Selected library: work cell: LED_VHDL view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed May 15 21:22:51 2024

###########################################################]
Pre-mapping Report

# Wed May 15 21:22:52 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA_Implmnt\VGA_scck.rpt 
Printing clock  summary report in "F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA_Implmnt\VGA_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist LED_VHDL

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                                  Requested     Requested     Clock                           Clock                     Clock
Clock                                  Frequency     Period        Type                            Group                     Load 
----------------------------------------------------------------------------------------------------------------------------------
LED_VHDL|CLK                           109.7 MHz     9.113         inferred                        Autoconstr_clkgroup_0     0    
VGA_PLL|PLLOUTGLOBAL_derived_clock     229.8 MHz     4.352         derived (from LED_VHDL|CLK)     Autoconstr_clkgroup_0     25   
==================================================================================================================================


Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA_Implmnt\VGA.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed May 15 21:22:52 2024

###########################################################]
Map & Optimize Report

# Wed May 15 21:22:52 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"f:\projects\fpga\ice40\ice40hx8k_breakout\vga\icecube\vga\vga.vhd":86:2:86:3|User-specified initial value defined for instance div_cntr1[15:0] is being ignored. 
@W: FX1039 :"f:\projects\fpga\ice40\ice40hx8k_breakout\vga\icecube\vga\vga.vhd":86:2:86:3|User-specified initial value defined for instance div_cntr2[6:0] is being ignored. 
@W: FX1039 :"f:\projects\fpga\ice40\ice40hx8k_breakout\vga\icecube\vga\vga.vhd":86:2:86:3|User-specified initial value defined for instance dec_cntr is being ignored. 
@W: FX1039 :"f:\projects\fpga\ice40\ice40hx8k_breakout\vga\icecube\vga\vga.vhd":86:2:86:3|User-specified initial value defined for instance half_sec_pulse is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO231 :"f:\projects\fpga\ice40\ice40hx8k_breakout\vga\icecube\vga\vga.vhd":86:2:86:3|Found counter in view:work.LED_VHDL(behavioral) instance div_cntr1[15:0] 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.79ns		  37 /        25
   2		0h:00m:00s		    -1.79ns		  37 /        25

   3		0h:00m:00s		    -1.79ns		  37 /        25


   4		0h:00m:00s		    -1.14ns		  41 /        25

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 25 clock pin(s) of sequential element(s)
0 instances converted, 25 sequential instances remain driven by gated/generated clocks

====================================================================================================== Gated/Generated Clocks ======================================================================================================
Clock Tree ID     Driving Element               Drive Element Type     Fanout     Sample Instance     Explanation                                                                                                                   
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       VGA_PLL_inst.VGA_PLL_inst     SB_PLL40_CORE          25         div_cntr2[1]        Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
====================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA_Implmnt\synwork\VGA_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA_Implmnt\VGA.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@W: MT420 |Found inferred clock LED_VHDL|CLK with period 6.66ns. Please declare a user-defined clock on object "p:CLK"
@N: MT615 |Found clock VGA_PLL|PLLOUTGLOBAL_derived_clock with period 6.66ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Wed May 15 21:22:53 2024
#


Top view:               LED_VHDL
Requested Frequency:    150.1 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.176

                                       Requested     Estimated     Requested     Estimated                 Clock                           Clock                
Starting Clock                         Frequency     Frequency     Period        Period        Slack       Type                            Group                
----------------------------------------------------------------------------------------------------------------------------------------------------------------
LED_VHDL|CLK                           150.1 MHz     NA            6.664         NA            DCM/PLL     inferred                        Autoconstr_clkgroup_0
VGA_PLL|PLLOUTGLOBAL_derived_clock     150.1 MHz     127.6 MHz     6.664         7.840         -1.176      derived (from LED_VHDL|CLK)     Autoconstr_clkgroup_0
================================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                                  |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                            Ending                              |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------------------------------------------------------
VGA_PLL|PLLOUTGLOBAL_derived_clock  VGA_PLL|PLLOUTGLOBAL_derived_clock  |  6.664       -1.176  |  No paths    -      |  No paths    -      |  No paths    -    
===============================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: VGA_PLL|PLLOUTGLOBAL_derived_clock
====================================



Starting Points with Worst Slack
********************************

                  Starting                                                                    Arrival           
Instance          Reference                              Type       Pin     Net               Time        Slack 
                  Clock                                                                                         
----------------------------------------------------------------------------------------------------------------
div_cntr1[8]      VGA_PLL|PLLOUTGLOBAL_derived_clock     SB_DFF     Q       div_cntr1[8]      0.540       -1.176
div_cntr1[9]      VGA_PLL|PLLOUTGLOBAL_derived_clock     SB_DFF     Q       div_cntr1[9]      0.540       -1.127
div_cntr1[12]     VGA_PLL|PLLOUTGLOBAL_derived_clock     SB_DFF     Q       div_cntr1[12]     0.540       -1.127
div_cntr1[0]      VGA_PLL|PLLOUTGLOBAL_derived_clock     SB_DFF     Q       div_cntr1[0]      0.540       -1.106
div_cntr1[10]     VGA_PLL|PLLOUTGLOBAL_derived_clock     SB_DFF     Q       div_cntr1[10]     0.540       -1.106
div_cntr1[13]     VGA_PLL|PLLOUTGLOBAL_derived_clock     SB_DFF     Q       div_cntr1[13]     0.540       -1.078
div_cntr1[1]      VGA_PLL|PLLOUTGLOBAL_derived_clock     SB_DFF     Q       div_cntr1[1]      0.540       -1.057
div_cntr1[14]     VGA_PLL|PLLOUTGLOBAL_derived_clock     SB_DFF     Q       div_cntr1[14]     0.540       -1.057
div_cntr1[4]      VGA_PLL|PLLOUTGLOBAL_derived_clock     SB_DFF     Q       div_cntr1[4]      0.540       -1.043
div_cntr1[11]     VGA_PLL|PLLOUTGLOBAL_derived_clock     SB_DFF     Q       div_cntr1[11]     0.540       -1.043
================================================================================================================


Ending Points with Worst Slack
******************************

                   Starting                                                                                Required           
Instance           Reference                              Type         Pin     Net                         Time         Slack 
                   Clock                                                                                                      
------------------------------------------------------------------------------------------------------------------------------
half_sec_pulse     VGA_PLL|PLLOUTGLOBAL_derived_clock     SB_DFFSS     S       half_sec_pulse_0_sqmuxa     6.559        -1.176
half_sec_pulse     VGA_PLL|PLLOUTGLOBAL_derived_clock     SB_DFFSS     D       half_sec_pulse_en           6.559        -1.064
div_cntr2[6]       VGA_PLL|PLLOUTGLOBAL_derived_clock     SB_DFFE      D       div_cntr2_3[6]              6.559        -0.973
div_cntr2[4]       VGA_PLL|PLLOUTGLOBAL_derived_clock     SB_DFFE      D       div_cntr2_3[4]              6.559        -0.909
div_cntr2[2]       VGA_PLL|PLLOUTGLOBAL_derived_clock     SB_DFFE      D       div_cntr2_3[2]              6.559        -0.881
div_cntr2_e[0]     VGA_PLL|PLLOUTGLOBAL_derived_clock     SB_DFFE      D       div_cntr2_e_RNO[0]          6.559        0.693 
div_cntr2[3]       VGA_PLL|PLLOUTGLOBAL_derived_clock     SB_DFFE      D       div_cntr2_3[3]              6.559        0.707 
div_cntr2[5]       VGA_PLL|PLLOUTGLOBAL_derived_clock     SB_DFFE      D       div_cntr2_RNO[5]            6.559        0.714 
div_cntr2[1]       VGA_PLL|PLLOUTGLOBAL_derived_clock     SB_DFFE      E       op_eq\.div_cntr210          6.664        0.749 
div_cntr2[2]       VGA_PLL|PLLOUTGLOBAL_derived_clock     SB_DFFE      E       op_eq\.div_cntr210          6.664        0.749 
==============================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      6.664
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.559

    - Propagation time:                      7.734
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.176

    Number of logic level(s):                3
    Starting point:                          div_cntr1[8] / Q
    Ending point:                            half_sec_pulse / S
    The start point is clocked by            VGA_PLL|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            VGA_PLL|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                           Pin      Pin               Arrival     No. of    
Name                        Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------
div_cntr1[8]                SB_DFF       Q        Out     0.540     0.540       -         
div_cntr1[8]                Net          -        -       1.599     -           3         
div_cntr1_RNISPPD[8]        SB_LUT4      I0       In      -         2.139       -         
div_cntr1_RNISPPD[8]        SB_LUT4      O        Out     0.449     2.588       -         
op_eq\.div_cntr210_8        Net          -        -       1.371     -           3         
div_cntr1_RNI2ASF1[0]       SB_LUT4      I0       In      -         3.959       -         
div_cntr1_RNI2ASF1[0]       SB_LUT4      O        Out     0.449     4.408       -         
op_eq\.div_cntr210          Net          -        -       1.371     -           7         
half_sec_pulse_RNO_0        SB_LUT4      I0       In      -         5.779       -         
half_sec_pulse_RNO_0        SB_LUT4      O        Out     0.449     6.227       -         
half_sec_pulse_0_sqmuxa     Net          -        -       1.507     -           1         
half_sec_pulse              SB_DFFSS     S        In      -         7.734       -         
==========================================================================================
Total path delay (propagation time + setup) of 7.840 is 1.992(25.4%) logic and 5.848(74.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      6.664
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.559

    - Propagation time:                      7.685
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.127

    Number of logic level(s):                3
    Starting point:                          div_cntr1[9] / Q
    Ending point:                            half_sec_pulse / S
    The start point is clocked by            VGA_PLL|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            VGA_PLL|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                           Pin      Pin               Arrival     No. of    
Name                        Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------
div_cntr1[9]                SB_DFF       Q        Out     0.540     0.540       -         
div_cntr1[9]                Net          -        -       1.599     -           3         
div_cntr1_RNISPPD[8]        SB_LUT4      I1       In      -         2.139       -         
div_cntr1_RNISPPD[8]        SB_LUT4      O        Out     0.400     2.539       -         
op_eq\.div_cntr210_8        Net          -        -       1.371     -           3         
div_cntr1_RNI2ASF1[0]       SB_LUT4      I0       In      -         3.910       -         
div_cntr1_RNI2ASF1[0]       SB_LUT4      O        Out     0.449     4.359       -         
op_eq\.div_cntr210          Net          -        -       1.371     -           7         
half_sec_pulse_RNO_0        SB_LUT4      I0       In      -         5.729       -         
half_sec_pulse_RNO_0        SB_LUT4      O        Out     0.449     6.178       -         
half_sec_pulse_0_sqmuxa     Net          -        -       1.507     -           1         
half_sec_pulse              SB_DFFSS     S        In      -         7.685       -         
==========================================================================================
Total path delay (propagation time + setup) of 7.790 is 1.942(24.9%) logic and 5.848(75.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      6.664
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.559

    - Propagation time:                      7.685
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.127

    Number of logic level(s):                3
    Starting point:                          div_cntr1[12] / Q
    Ending point:                            half_sec_pulse / S
    The start point is clocked by            VGA_PLL|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            VGA_PLL|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                           Pin      Pin               Arrival     No. of    
Name                        Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------
div_cntr1[12]               SB_DFF       Q        Out     0.540     0.540       -         
div_cntr1[12]               Net          -        -       1.599     -           3         
div_cntr1_RNIQ64L[15]       SB_LUT4      I0       In      -         2.139       -         
div_cntr1_RNIQ64L[15]       SB_LUT4      O        Out     0.449     2.588       -         
op_eq\.div_cntr210_9        Net          -        -       1.371     -           3         
div_cntr1_RNI2ASF1[0]       SB_LUT4      I1       In      -         3.959       -         
div_cntr1_RNI2ASF1[0]       SB_LUT4      O        Out     0.400     4.359       -         
op_eq\.div_cntr210          Net          -        -       1.371     -           7         
half_sec_pulse_RNO_0        SB_LUT4      I0       In      -         5.729       -         
half_sec_pulse_RNO_0        SB_LUT4      O        Out     0.449     6.178       -         
half_sec_pulse_0_sqmuxa     Net          -        -       1.507     -           1         
half_sec_pulse              SB_DFFSS     S        In      -         7.685       -         
==========================================================================================
Total path delay (propagation time + setup) of 7.790 is 1.942(24.9%) logic and 5.848(75.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      6.664
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.559

    - Propagation time:                      7.664
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.106

    Number of logic level(s):                3
    Starting point:                          div_cntr1[0] / Q
    Ending point:                            half_sec_pulse / S
    The start point is clocked by            VGA_PLL|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            VGA_PLL|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                           Pin      Pin               Arrival     No. of    
Name                        Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------
div_cntr1[0]                SB_DFF       Q        Out     0.540     0.540       -         
div_cntr1[0]                Net          -        -       1.599     -           3         
div_cntr1_RNIESE6[0]        SB_LUT4      I0       In      -         2.139       -         
div_cntr1_RNIESE6[0]        SB_LUT4      O        Out     0.449     2.588       -         
op_eq\.div_cntr210_10       Net          -        -       1.371     -           3         
div_cntr1_RNI2ASF1[0]       SB_LUT4      I2       In      -         3.959       -         
div_cntr1_RNI2ASF1[0]       SB_LUT4      O        Out     0.379     4.338       -         
op_eq\.div_cntr210          Net          -        -       1.371     -           7         
half_sec_pulse_RNO_0        SB_LUT4      I0       In      -         5.708       -         
half_sec_pulse_RNO_0        SB_LUT4      O        Out     0.449     6.157       -         
half_sec_pulse_0_sqmuxa     Net          -        -       1.507     -           1         
half_sec_pulse              SB_DFFSS     S        In      -         7.664       -         
==========================================================================================
Total path delay (propagation time + setup) of 7.769 is 1.922(24.7%) logic and 5.848(75.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      6.664
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.559

    - Propagation time:                      7.664
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.106

    Number of logic level(s):                3
    Starting point:                          div_cntr1[10] / Q
    Ending point:                            half_sec_pulse / S
    The start point is clocked by            VGA_PLL|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            VGA_PLL|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                           Pin      Pin               Arrival     No. of    
Name                        Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------
div_cntr1[10]               SB_DFF       Q        Out     0.540     0.540       -         
div_cntr1[10]               Net          -        -       1.599     -           3         
div_cntr1_RNISPPD[8]        SB_LUT4      I2       In      -         2.139       -         
div_cntr1_RNISPPD[8]        SB_LUT4      O        Out     0.379     2.518       -         
op_eq\.div_cntr210_8        Net          -        -       1.371     -           3         
div_cntr1_RNI2ASF1[0]       SB_LUT4      I0       In      -         3.889       -         
div_cntr1_RNI2ASF1[0]       SB_LUT4      O        Out     0.449     4.338       -         
op_eq\.div_cntr210          Net          -        -       1.371     -           7         
half_sec_pulse_RNO_0        SB_LUT4      I0       In      -         5.708       -         
half_sec_pulse_RNO_0        SB_LUT4      O        Out     0.449     6.157       -         
half_sec_pulse_0_sqmuxa     Net          -        -       1.507     -           1         
half_sec_pulse              SB_DFFSS     S        In      -         7.664       -         
==========================================================================================
Total path delay (propagation time + setup) of 7.769 is 1.922(24.7%) logic and 5.848(75.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for LED_VHDL 

Mapping to part: ice40hx8kct256
Cell usage:
GND             1 use
SB_CARRY        15 uses
SB_DFF          17 uses
SB_DFFE         7 uses
SB_DFFSS        1 use
SB_PLL40_CORE   1 use
VCC             1 use
SB_LUT4         40 uses

I/O ports: 10
I/O primitives: 10
SB_IO          10 uses

I/O Register bits:                  0
Register bits not including I/Os:   25 (0%)
Total load per clock:
   LED_VHDL|CLK: 1
   VGA_PLL|PLLOUTGLOBAL_derived_clock: 26

@S |Mapping Summary:
Total  LUTs: 40 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 40 = 40 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed May 15 21:22:53 2024

###########################################################]


Synthesis exit by 0.
Current Implementation VGA_Implmnt its sbt path: F:/Projects/FPGA/ICE40/ICE40HX8K_breakout/VGA/ICECUBE/VGA/VGA_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 3 seconds


"F:/Programs/ICEcube2/sbt_backend/bin/win32/opt\edifparser.exe" "F:\Programs\ICEcube2\sbt_backend\devices\ICE40P08.dev" "F:/Projects/FPGA/ICE40/ICE40HX8K_breakout/VGA/ICECUBE/VGA/VGA_Implmnt/VGA.edf " "F:/Projects/FPGA/ICE40/ICE40HX8K_breakout/VGA/ICECUBE/VGA/VGA_Implmnt\sbt\netlist" "-pCT256" "-yF:/Projects/FPGA/ICE40/ICE40HX8K_breakout/VGA/ICECUBE/VGA/VGA.pcf " -c --devicename iCE40HX8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: F:/Projects/FPGA/ICE40/ICE40HX8K_breakout/VGA/ICECUBE/VGA/VGA_Implmnt/VGA.edf...
Parsing constraint file: F:/Projects/FPGA/ICE40/ICE40HX8K_breakout/VGA/ICECUBE/VGA/VGA.pcf ...
start to read sdc/scf file F:/Projects/FPGA/ICE40/ICE40HX8K_breakout/VGA/ICECUBE/VGA/VGA_Implmnt/VGA.scf
sdc_reader OK F:/Projects/FPGA/ICE40/ICE40HX8K_breakout/VGA/ICECUBE/VGA/VGA_Implmnt/VGA.scf
Stored edif netlist at F:/Projects/FPGA/ICE40/ICE40HX8K_breakout/VGA/ICECUBE/VGA/VGA_Implmnt\sbt\netlist\oadb-LED_VHDL...

write Timing Constraint to F:/Projects/FPGA/ICE40/ICE40HX8K_breakout/VGA/ICECUBE/VGA/VGA_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: LED_VHDL

EDF Parser run-time: 0 (sec)
edif parser succeed.
"F:\Programs\ICEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "VGA_syn.prj" -log "VGA_Implmnt/VGA.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of VGA_Implmnt/VGA.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: F:\Programs\ICEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-MIO1JAP

# Wed May 15 21:23:36 2024

#Implementation: VGA_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"F:\Programs\ICEcube2\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA.vhd":28:7:28:14|Top entity is set to LED_VHDL.
File F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA_PLL.vhd changed - recompiling
File F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA.vhd changed - recompiling
VHDL syntax check successful!

Compiler output is up to date.  No re-compile necessary

@N: CD630 :"F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA.vhd":28:7:28:14|Synthesizing work.led_vhdl.behavioral.
@N: CD630 :"F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA_PLL.vhd":4:7:4:13|Synthesizing work.vga_pll.behavior.
@W: CD280 :"F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA_PLL.vhd":16:10:16:22|Unbound component SB_PLL40_CORE mapped to black box
@N: CD630 :"F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA_PLL.vhd":16:10:16:22|Synthesizing work.sb_pll40_core.syn_black_box.
Post processing for work.sb_pll40_core.syn_black_box
@W: CD638 :"F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA_PLL.vhd":14:7:14:14|Signal openwire is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA_PLL.vhd":15:7:15:17|Signal openwirebus is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.vga_pll.behavior
@W: CL252 :"F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA_PLL.vhd":15:7:15:17|Bit 0 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA_PLL.vhd":15:7:15:17|Bit 1 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA_PLL.vhd":15:7:15:17|Bit 2 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA_PLL.vhd":15:7:15:17|Bit 3 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA_PLL.vhd":15:7:15:17|Bit 4 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA_PLL.vhd":15:7:15:17|Bit 5 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA_PLL.vhd":15:7:15:17|Bit 6 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA_PLL.vhd":15:7:15:17|Bit 7 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL240 :"F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA_PLL.vhd":14:7:14:14|Signal openwire is floating; a simulation mismatch is possible.
@W: CL167 :"F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA_PLL.vhd":57:0:57:11|Input extfeedback of instance VGA_PLL_inst is floating
@W: CL245 :"F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA_PLL.vhd":57:0:57:11|Bit 0 of input dynamicdelay of instance VGA_PLL_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA_PLL.vhd":57:0:57:11|Bit 1 of input dynamicdelay of instance VGA_PLL_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA_PLL.vhd":57:0:57:11|Bit 2 of input dynamicdelay of instance VGA_PLL_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA_PLL.vhd":57:0:57:11|Bit 3 of input dynamicdelay of instance VGA_PLL_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA_PLL.vhd":57:0:57:11|Bit 4 of input dynamicdelay of instance VGA_PLL_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA_PLL.vhd":57:0:57:11|Bit 5 of input dynamicdelay of instance VGA_PLL_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA_PLL.vhd":57:0:57:11|Bit 6 of input dynamicdelay of instance VGA_PLL_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA_PLL.vhd":57:0:57:11|Bit 7 of input dynamicdelay of instance VGA_PLL_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL167 :"F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA_PLL.vhd":57:0:57:11|Input latchinputvalue of instance VGA_PLL_inst is floating
@W: CL167 :"F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA_PLL.vhd":57:0:57:11|Input sdi of instance VGA_PLL_inst is floating
@W: CL167 :"F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA_PLL.vhd":57:0:57:11|Input sclk of instance VGA_PLL_inst is floating
Post processing for work.led_vhdl.behavioral

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed May 15 21:23:36 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA.vhd":28:7:28:14|Selected library: work cell: LED_VHDL view behavioral as top level
@N: NF107 :"F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA.vhd":28:7:28:14|Selected library: work cell: LED_VHDL view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed May 15 21:23:36 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed May 15 21:23:36 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA_Implmnt\synwork\VGA_comp.srs changed - recompiling
@N: NF107 :"F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA.vhd":28:7:28:14|Selected library: work cell: LED_VHDL view behavioral as top level
@N: NF107 :"F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA.vhd":28:7:28:14|Selected library: work cell: LED_VHDL view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed May 15 21:23:37 2024

###########################################################]
Pre-mapping Report

# Wed May 15 21:23:37 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA_Implmnt\VGA_scck.rpt 
Printing clock  summary report in "F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA_Implmnt\VGA_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist LED_VHDL

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                                  Requested     Requested     Clock                           Clock                     Clock
Clock                                  Frequency     Period        Type                            Group                     Load 
----------------------------------------------------------------------------------------------------------------------------------
LED_VHDL|CLK                           109.7 MHz     9.113         inferred                        Autoconstr_clkgroup_0     0    
VGA_PLL|PLLOUTGLOBAL_derived_clock     229.8 MHz     4.352         derived (from LED_VHDL|CLK)     Autoconstr_clkgroup_0     25   
==================================================================================================================================


Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA_Implmnt\VGA.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed May 15 21:23:37 2024

###########################################################]
Map & Optimize Report

# Wed May 15 21:23:37 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"f:\projects\fpga\ice40\ice40hx8k_breakout\vga\icecube\vga\vga.vhd":86:2:86:3|User-specified initial value defined for instance div_cntr1[15:0] is being ignored. 
@W: FX1039 :"f:\projects\fpga\ice40\ice40hx8k_breakout\vga\icecube\vga\vga.vhd":86:2:86:3|User-specified initial value defined for instance div_cntr2[6:0] is being ignored. 
@W: FX1039 :"f:\projects\fpga\ice40\ice40hx8k_breakout\vga\icecube\vga\vga.vhd":86:2:86:3|User-specified initial value defined for instance dec_cntr is being ignored. 
@W: FX1039 :"f:\projects\fpga\ice40\ice40hx8k_breakout\vga\icecube\vga\vga.vhd":86:2:86:3|User-specified initial value defined for instance half_sec_pulse is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO231 :"f:\projects\fpga\ice40\ice40hx8k_breakout\vga\icecube\vga\vga.vhd":86:2:86:3|Found counter in view:work.LED_VHDL(behavioral) instance div_cntr1[15:0] 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.79ns		  37 /        25
   2		0h:00m:00s		    -1.79ns		  37 /        25

   3		0h:00m:00s		    -1.79ns		  37 /        25


   4		0h:00m:00s		    -1.14ns		  41 /        25

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 25 clock pin(s) of sequential element(s)
0 instances converted, 25 sequential instances remain driven by gated/generated clocks

====================================================================================================== Gated/Generated Clocks ======================================================================================================
Clock Tree ID     Driving Element               Drive Element Type     Fanout     Sample Instance     Explanation                                                                                                                   
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       VGA_PLL_inst.VGA_PLL_inst     SB_PLL40_CORE          25         div_cntr2[1]        Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
====================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA_Implmnt\synwork\VGA_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA_Implmnt\VGA.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@W: MT420 |Found inferred clock LED_VHDL|CLK with period 6.66ns. Please declare a user-defined clock on object "p:CLK"
@N: MT615 |Found clock VGA_PLL|PLLOUTGLOBAL_derived_clock with period 6.66ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Wed May 15 21:23:38 2024
#


Top view:               LED_VHDL
Requested Frequency:    150.1 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.176

                                       Requested     Estimated     Requested     Estimated                 Clock                           Clock                
Starting Clock                         Frequency     Frequency     Period        Period        Slack       Type                            Group                
----------------------------------------------------------------------------------------------------------------------------------------------------------------
LED_VHDL|CLK                           150.1 MHz     NA            6.664         NA            DCM/PLL     inferred                        Autoconstr_clkgroup_0
VGA_PLL|PLLOUTGLOBAL_derived_clock     150.1 MHz     127.6 MHz     6.664         7.840         -1.176      derived (from LED_VHDL|CLK)     Autoconstr_clkgroup_0
================================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                                  |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                            Ending                              |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------------------------------------------------------
VGA_PLL|PLLOUTGLOBAL_derived_clock  VGA_PLL|PLLOUTGLOBAL_derived_clock  |  6.664       -1.176  |  No paths    -      |  No paths    -      |  No paths    -    
===============================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: VGA_PLL|PLLOUTGLOBAL_derived_clock
====================================



Starting Points with Worst Slack
********************************

                  Starting                                                                    Arrival           
Instance          Reference                              Type       Pin     Net               Time        Slack 
                  Clock                                                                                         
----------------------------------------------------------------------------------------------------------------
div_cntr1[8]      VGA_PLL|PLLOUTGLOBAL_derived_clock     SB_DFF     Q       div_cntr1[8]      0.540       -1.176
div_cntr1[9]      VGA_PLL|PLLOUTGLOBAL_derived_clock     SB_DFF     Q       div_cntr1[9]      0.540       -1.127
div_cntr1[12]     VGA_PLL|PLLOUTGLOBAL_derived_clock     SB_DFF     Q       div_cntr1[12]     0.540       -1.127
div_cntr1[0]      VGA_PLL|PLLOUTGLOBAL_derived_clock     SB_DFF     Q       div_cntr1[0]      0.540       -1.106
div_cntr1[10]     VGA_PLL|PLLOUTGLOBAL_derived_clock     SB_DFF     Q       div_cntr1[10]     0.540       -1.106
div_cntr1[13]     VGA_PLL|PLLOUTGLOBAL_derived_clock     SB_DFF     Q       div_cntr1[13]     0.540       -1.078
div_cntr1[1]      VGA_PLL|PLLOUTGLOBAL_derived_clock     SB_DFF     Q       div_cntr1[1]      0.540       -1.057
div_cntr1[14]     VGA_PLL|PLLOUTGLOBAL_derived_clock     SB_DFF     Q       div_cntr1[14]     0.540       -1.057
div_cntr1[4]      VGA_PLL|PLLOUTGLOBAL_derived_clock     SB_DFF     Q       div_cntr1[4]      0.540       -1.043
div_cntr1[11]     VGA_PLL|PLLOUTGLOBAL_derived_clock     SB_DFF     Q       div_cntr1[11]     0.540       -1.043
================================================================================================================


Ending Points with Worst Slack
******************************

                   Starting                                                                                Required           
Instance           Reference                              Type         Pin     Net                         Time         Slack 
                   Clock                                                                                                      
------------------------------------------------------------------------------------------------------------------------------
half_sec_pulse     VGA_PLL|PLLOUTGLOBAL_derived_clock     SB_DFFSS     S       half_sec_pulse_0_sqmuxa     6.559        -1.176
half_sec_pulse     VGA_PLL|PLLOUTGLOBAL_derived_clock     SB_DFFSS     D       half_sec_pulse_en           6.559        -1.064
div_cntr2[6]       VGA_PLL|PLLOUTGLOBAL_derived_clock     SB_DFFE      D       div_cntr2_3[6]              6.559        -0.973
div_cntr2[4]       VGA_PLL|PLLOUTGLOBAL_derived_clock     SB_DFFE      D       div_cntr2_3[4]              6.559        -0.909
div_cntr2[2]       VGA_PLL|PLLOUTGLOBAL_derived_clock     SB_DFFE      D       div_cntr2_3[2]              6.559        -0.881
div_cntr2_e[0]     VGA_PLL|PLLOUTGLOBAL_derived_clock     SB_DFFE      D       div_cntr2_e_RNO[0]          6.559        0.693 
div_cntr2[3]       VGA_PLL|PLLOUTGLOBAL_derived_clock     SB_DFFE      D       div_cntr2_3[3]              6.559        0.707 
div_cntr2[5]       VGA_PLL|PLLOUTGLOBAL_derived_clock     SB_DFFE      D       div_cntr2_RNO[5]            6.559        0.714 
div_cntr2[1]       VGA_PLL|PLLOUTGLOBAL_derived_clock     SB_DFFE      E       op_eq\.div_cntr210          6.664        0.749 
div_cntr2[2]       VGA_PLL|PLLOUTGLOBAL_derived_clock     SB_DFFE      E       op_eq\.div_cntr210          6.664        0.749 
==============================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      6.664
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.559

    - Propagation time:                      7.734
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.176

    Number of logic level(s):                3
    Starting point:                          div_cntr1[8] / Q
    Ending point:                            half_sec_pulse / S
    The start point is clocked by            VGA_PLL|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            VGA_PLL|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                           Pin      Pin               Arrival     No. of    
Name                        Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------
div_cntr1[8]                SB_DFF       Q        Out     0.540     0.540       -         
div_cntr1[8]                Net          -        -       1.599     -           3         
div_cntr1_RNISPPD[8]        SB_LUT4      I0       In      -         2.139       -         
div_cntr1_RNISPPD[8]        SB_LUT4      O        Out     0.449     2.588       -         
op_eq\.div_cntr210_8        Net          -        -       1.371     -           3         
div_cntr1_RNI2ASF1[0]       SB_LUT4      I0       In      -         3.959       -         
div_cntr1_RNI2ASF1[0]       SB_LUT4      O        Out     0.449     4.408       -         
op_eq\.div_cntr210          Net          -        -       1.371     -           7         
half_sec_pulse_RNO_0        SB_LUT4      I0       In      -         5.779       -         
half_sec_pulse_RNO_0        SB_LUT4      O        Out     0.449     6.227       -         
half_sec_pulse_0_sqmuxa     Net          -        -       1.507     -           1         
half_sec_pulse              SB_DFFSS     S        In      -         7.734       -         
==========================================================================================
Total path delay (propagation time + setup) of 7.840 is 1.992(25.4%) logic and 5.848(74.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      6.664
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.559

    - Propagation time:                      7.685
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.127

    Number of logic level(s):                3
    Starting point:                          div_cntr1[9] / Q
    Ending point:                            half_sec_pulse / S
    The start point is clocked by            VGA_PLL|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            VGA_PLL|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                           Pin      Pin               Arrival     No. of    
Name                        Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------
div_cntr1[9]                SB_DFF       Q        Out     0.540     0.540       -         
div_cntr1[9]                Net          -        -       1.599     -           3         
div_cntr1_RNISPPD[8]        SB_LUT4      I1       In      -         2.139       -         
div_cntr1_RNISPPD[8]        SB_LUT4      O        Out     0.400     2.539       -         
op_eq\.div_cntr210_8        Net          -        -       1.371     -           3         
div_cntr1_RNI2ASF1[0]       SB_LUT4      I0       In      -         3.910       -         
div_cntr1_RNI2ASF1[0]       SB_LUT4      O        Out     0.449     4.359       -         
op_eq\.div_cntr210          Net          -        -       1.371     -           7         
half_sec_pulse_RNO_0        SB_LUT4      I0       In      -         5.729       -         
half_sec_pulse_RNO_0        SB_LUT4      O        Out     0.449     6.178       -         
half_sec_pulse_0_sqmuxa     Net          -        -       1.507     -           1         
half_sec_pulse              SB_DFFSS     S        In      -         7.685       -         
==========================================================================================
Total path delay (propagation time + setup) of 7.790 is 1.942(24.9%) logic and 5.848(75.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      6.664
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.559

    - Propagation time:                      7.685
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.127

    Number of logic level(s):                3
    Starting point:                          div_cntr1[12] / Q
    Ending point:                            half_sec_pulse / S
    The start point is clocked by            VGA_PLL|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            VGA_PLL|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                           Pin      Pin               Arrival     No. of    
Name                        Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------
div_cntr1[12]               SB_DFF       Q        Out     0.540     0.540       -         
div_cntr1[12]               Net          -        -       1.599     -           3         
div_cntr1_RNIQ64L[15]       SB_LUT4      I0       In      -         2.139       -         
div_cntr1_RNIQ64L[15]       SB_LUT4      O        Out     0.449     2.588       -         
op_eq\.div_cntr210_9        Net          -        -       1.371     -           3         
div_cntr1_RNI2ASF1[0]       SB_LUT4      I1       In      -         3.959       -         
div_cntr1_RNI2ASF1[0]       SB_LUT4      O        Out     0.400     4.359       -         
op_eq\.div_cntr210          Net          -        -       1.371     -           7         
half_sec_pulse_RNO_0        SB_LUT4      I0       In      -         5.729       -         
half_sec_pulse_RNO_0        SB_LUT4      O        Out     0.449     6.178       -         
half_sec_pulse_0_sqmuxa     Net          -        -       1.507     -           1         
half_sec_pulse              SB_DFFSS     S        In      -         7.685       -         
==========================================================================================
Total path delay (propagation time + setup) of 7.790 is 1.942(24.9%) logic and 5.848(75.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      6.664
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.559

    - Propagation time:                      7.664
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.106

    Number of logic level(s):                3
    Starting point:                          div_cntr1[0] / Q
    Ending point:                            half_sec_pulse / S
    The start point is clocked by            VGA_PLL|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            VGA_PLL|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                           Pin      Pin               Arrival     No. of    
Name                        Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------
div_cntr1[0]                SB_DFF       Q        Out     0.540     0.540       -         
div_cntr1[0]                Net          -        -       1.599     -           3         
div_cntr1_RNIESE6[0]        SB_LUT4      I0       In      -         2.139       -         
div_cntr1_RNIESE6[0]        SB_LUT4      O        Out     0.449     2.588       -         
op_eq\.div_cntr210_10       Net          -        -       1.371     -           3         
div_cntr1_RNI2ASF1[0]       SB_LUT4      I2       In      -         3.959       -         
div_cntr1_RNI2ASF1[0]       SB_LUT4      O        Out     0.379     4.338       -         
op_eq\.div_cntr210          Net          -        -       1.371     -           7         
half_sec_pulse_RNO_0        SB_LUT4      I0       In      -         5.708       -         
half_sec_pulse_RNO_0        SB_LUT4      O        Out     0.449     6.157       -         
half_sec_pulse_0_sqmuxa     Net          -        -       1.507     -           1         
half_sec_pulse              SB_DFFSS     S        In      -         7.664       -         
==========================================================================================
Total path delay (propagation time + setup) of 7.769 is 1.922(24.7%) logic and 5.848(75.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      6.664
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.559

    - Propagation time:                      7.664
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.106

    Number of logic level(s):                3
    Starting point:                          div_cntr1[10] / Q
    Ending point:                            half_sec_pulse / S
    The start point is clocked by            VGA_PLL|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            VGA_PLL|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                           Pin      Pin               Arrival     No. of    
Name                        Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------
div_cntr1[10]               SB_DFF       Q        Out     0.540     0.540       -         
div_cntr1[10]               Net          -        -       1.599     -           3         
div_cntr1_RNISPPD[8]        SB_LUT4      I2       In      -         2.139       -         
div_cntr1_RNISPPD[8]        SB_LUT4      O        Out     0.379     2.518       -         
op_eq\.div_cntr210_8        Net          -        -       1.371     -           3         
div_cntr1_RNI2ASF1[0]       SB_LUT4      I0       In      -         3.889       -         
div_cntr1_RNI2ASF1[0]       SB_LUT4      O        Out     0.449     4.338       -         
op_eq\.div_cntr210          Net          -        -       1.371     -           7         
half_sec_pulse_RNO_0        SB_LUT4      I0       In      -         5.708       -         
half_sec_pulse_RNO_0        SB_LUT4      O        Out     0.449     6.157       -         
half_sec_pulse_0_sqmuxa     Net          -        -       1.507     -           1         
half_sec_pulse              SB_DFFSS     S        In      -         7.664       -         
==========================================================================================
Total path delay (propagation time + setup) of 7.769 is 1.922(24.7%) logic and 5.848(75.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for LED_VHDL 

Mapping to part: ice40hx8kct256
Cell usage:
GND             1 use
SB_CARRY        15 uses
SB_DFF          17 uses
SB_DFFE         7 uses
SB_DFFSS        1 use
SB_PLL40_CORE   1 use
VCC             1 use
SB_LUT4         40 uses

I/O ports: 10
I/O primitives: 10
SB_IO          10 uses

I/O Register bits:                  0
Register bits not including I/Os:   25 (0%)
Total load per clock:
   LED_VHDL|CLK: 1
   VGA_PLL|PLLOUTGLOBAL_derived_clock: 26

@S |Mapping Summary:
Total  LUTs: 40 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 40 = 40 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed May 15 21:23:38 2024

###########################################################]


Synthesis exit by 0.
Current Implementation VGA_Implmnt its sbt path: F:/Projects/FPGA/ICE40/ICE40HX8K_breakout/VGA/ICECUBE/VGA/VGA_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 3 seconds
"F:\Programs\ICEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "VGA_syn.prj" -log "VGA_Implmnt/VGA.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of VGA_Implmnt/VGA.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: F:\Programs\ICEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-MIO1JAP

# Wed May 15 21:25:02 2024

#Implementation: VGA_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"F:\Programs\ICEcube2\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA.vhd":28:7:28:14|Top entity is set to LED_VHDL.
File F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA_PLL.vhd changed - recompiling
File F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA.vhd changed - recompiling
VHDL syntax check successful!

Compiler output is up to date.  No re-compile necessary

@N: CD630 :"F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA.vhd":28:7:28:14|Synthesizing work.led_vhdl.behavioral.
@N: CD630 :"F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA_PLL.vhd":4:7:4:13|Synthesizing work.vga_pll.behavior.
@W: CD280 :"F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA_PLL.vhd":16:10:16:22|Unbound component SB_PLL40_CORE mapped to black box
@N: CD630 :"F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA_PLL.vhd":16:10:16:22|Synthesizing work.sb_pll40_core.syn_black_box.
Post processing for work.sb_pll40_core.syn_black_box
@W: CD638 :"F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA_PLL.vhd":14:7:14:14|Signal openwire is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA_PLL.vhd":15:7:15:17|Signal openwirebus is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.vga_pll.behavior
@W: CL252 :"F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA_PLL.vhd":15:7:15:17|Bit 0 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA_PLL.vhd":15:7:15:17|Bit 1 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA_PLL.vhd":15:7:15:17|Bit 2 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA_PLL.vhd":15:7:15:17|Bit 3 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA_PLL.vhd":15:7:15:17|Bit 4 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA_PLL.vhd":15:7:15:17|Bit 5 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA_PLL.vhd":15:7:15:17|Bit 6 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA_PLL.vhd":15:7:15:17|Bit 7 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL240 :"F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA_PLL.vhd":14:7:14:14|Signal openwire is floating; a simulation mismatch is possible.
@W: CL167 :"F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA_PLL.vhd":57:0:57:11|Input extfeedback of instance VGA_PLL_inst is floating
@W: CL245 :"F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA_PLL.vhd":57:0:57:11|Bit 0 of input dynamicdelay of instance VGA_PLL_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA_PLL.vhd":57:0:57:11|Bit 1 of input dynamicdelay of instance VGA_PLL_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA_PLL.vhd":57:0:57:11|Bit 2 of input dynamicdelay of instance VGA_PLL_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA_PLL.vhd":57:0:57:11|Bit 3 of input dynamicdelay of instance VGA_PLL_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA_PLL.vhd":57:0:57:11|Bit 4 of input dynamicdelay of instance VGA_PLL_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA_PLL.vhd":57:0:57:11|Bit 5 of input dynamicdelay of instance VGA_PLL_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA_PLL.vhd":57:0:57:11|Bit 6 of input dynamicdelay of instance VGA_PLL_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA_PLL.vhd":57:0:57:11|Bit 7 of input dynamicdelay of instance VGA_PLL_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL167 :"F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA_PLL.vhd":57:0:57:11|Input latchinputvalue of instance VGA_PLL_inst is floating
@W: CL167 :"F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA_PLL.vhd":57:0:57:11|Input sdi of instance VGA_PLL_inst is floating
@W: CL167 :"F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA_PLL.vhd":57:0:57:11|Input sclk of instance VGA_PLL_inst is floating
Post processing for work.led_vhdl.behavioral

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed May 15 21:25:02 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA.vhd":28:7:28:14|Selected library: work cell: LED_VHDL view behavioral as top level
@N: NF107 :"F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA.vhd":28:7:28:14|Selected library: work cell: LED_VHDL view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed May 15 21:25:02 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed May 15 21:25:02 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA_Implmnt\synwork\VGA_comp.srs changed - recompiling
@N: NF107 :"F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA.vhd":28:7:28:14|Selected library: work cell: LED_VHDL view behavioral as top level
@N: NF107 :"F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA.vhd":28:7:28:14|Selected library: work cell: LED_VHDL view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed May 15 21:25:03 2024

###########################################################]
Pre-mapping Report

# Wed May 15 21:25:03 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA_Implmnt\VGA_scck.rpt 
Printing clock  summary report in "F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA_Implmnt\VGA_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist LED_VHDL

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                                  Requested     Requested     Clock                           Clock                     Clock
Clock                                  Frequency     Period        Type                            Group                     Load 
----------------------------------------------------------------------------------------------------------------------------------
LED_VHDL|CLK                           109.7 MHz     9.113         inferred                        Autoconstr_clkgroup_0     0    
VGA_PLL|PLLOUTGLOBAL_derived_clock     229.8 MHz     4.352         derived (from LED_VHDL|CLK)     Autoconstr_clkgroup_0     25   
==================================================================================================================================


Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA_Implmnt\VGA.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed May 15 21:25:04 2024

###########################################################]
Map & Optimize Report

# Wed May 15 21:25:04 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"f:\projects\fpga\ice40\ice40hx8k_breakout\vga\icecube\vga\vga.vhd":86:2:86:3|User-specified initial value defined for instance div_cntr1[15:0] is being ignored. 
@W: FX1039 :"f:\projects\fpga\ice40\ice40hx8k_breakout\vga\icecube\vga\vga.vhd":86:2:86:3|User-specified initial value defined for instance div_cntr2[6:0] is being ignored. 
@W: FX1039 :"f:\projects\fpga\ice40\ice40hx8k_breakout\vga\icecube\vga\vga.vhd":86:2:86:3|User-specified initial value defined for instance dec_cntr is being ignored. 
@W: FX1039 :"f:\projects\fpga\ice40\ice40hx8k_breakout\vga\icecube\vga\vga.vhd":86:2:86:3|User-specified initial value defined for instance half_sec_pulse is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO231 :"f:\projects\fpga\ice40\ice40hx8k_breakout\vga\icecube\vga\vga.vhd":86:2:86:3|Found counter in view:work.LED_VHDL(behavioral) instance div_cntr1[15:0] 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.79ns		  37 /        25
   2		0h:00m:00s		    -1.79ns		  37 /        25

   3		0h:00m:00s		    -1.79ns		  37 /        25


   4		0h:00m:00s		    -1.14ns		  41 /        25

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 25 clock pin(s) of sequential element(s)
0 instances converted, 25 sequential instances remain driven by gated/generated clocks

====================================================================================================== Gated/Generated Clocks ======================================================================================================
Clock Tree ID     Driving Element               Drive Element Type     Fanout     Sample Instance     Explanation                                                                                                                   
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       VGA_PLL_inst.VGA_PLL_inst     SB_PLL40_CORE          25         div_cntr2[1]        Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
====================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA_Implmnt\synwork\VGA_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA_Implmnt\VGA.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@W: MT420 |Found inferred clock LED_VHDL|CLK with period 6.66ns. Please declare a user-defined clock on object "p:CLK"
@N: MT615 |Found clock VGA_PLL|PLLOUTGLOBAL_derived_clock with period 6.66ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Wed May 15 21:25:05 2024
#


Top view:               LED_VHDL
Requested Frequency:    150.1 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.176

                                       Requested     Estimated     Requested     Estimated                 Clock                           Clock                
Starting Clock                         Frequency     Frequency     Period        Period        Slack       Type                            Group                
----------------------------------------------------------------------------------------------------------------------------------------------------------------
LED_VHDL|CLK                           150.1 MHz     NA            6.664         NA            DCM/PLL     inferred                        Autoconstr_clkgroup_0
VGA_PLL|PLLOUTGLOBAL_derived_clock     150.1 MHz     127.6 MHz     6.664         7.840         -1.176      derived (from LED_VHDL|CLK)     Autoconstr_clkgroup_0
================================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                                  |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                            Ending                              |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------------------------------------------------------
VGA_PLL|PLLOUTGLOBAL_derived_clock  VGA_PLL|PLLOUTGLOBAL_derived_clock  |  6.664       -1.176  |  No paths    -      |  No paths    -      |  No paths    -    
===============================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: VGA_PLL|PLLOUTGLOBAL_derived_clock
====================================



Starting Points with Worst Slack
********************************

                  Starting                                                                    Arrival           
Instance          Reference                              Type       Pin     Net               Time        Slack 
                  Clock                                                                                         
----------------------------------------------------------------------------------------------------------------
div_cntr1[8]      VGA_PLL|PLLOUTGLOBAL_derived_clock     SB_DFF     Q       div_cntr1[8]      0.540       -1.176
div_cntr1[9]      VGA_PLL|PLLOUTGLOBAL_derived_clock     SB_DFF     Q       div_cntr1[9]      0.540       -1.127
div_cntr1[12]     VGA_PLL|PLLOUTGLOBAL_derived_clock     SB_DFF     Q       div_cntr1[12]     0.540       -1.127
div_cntr1[0]      VGA_PLL|PLLOUTGLOBAL_derived_clock     SB_DFF     Q       div_cntr1[0]      0.540       -1.106
div_cntr1[10]     VGA_PLL|PLLOUTGLOBAL_derived_clock     SB_DFF     Q       div_cntr1[10]     0.540       -1.106
div_cntr1[13]     VGA_PLL|PLLOUTGLOBAL_derived_clock     SB_DFF     Q       div_cntr1[13]     0.540       -1.078
div_cntr1[1]      VGA_PLL|PLLOUTGLOBAL_derived_clock     SB_DFF     Q       div_cntr1[1]      0.540       -1.057
div_cntr1[14]     VGA_PLL|PLLOUTGLOBAL_derived_clock     SB_DFF     Q       div_cntr1[14]     0.540       -1.057
div_cntr1[4]      VGA_PLL|PLLOUTGLOBAL_derived_clock     SB_DFF     Q       div_cntr1[4]      0.540       -1.043
div_cntr1[11]     VGA_PLL|PLLOUTGLOBAL_derived_clock     SB_DFF     Q       div_cntr1[11]     0.540       -1.043
================================================================================================================


Ending Points with Worst Slack
******************************

                   Starting                                                                                Required           
Instance           Reference                              Type         Pin     Net                         Time         Slack 
                   Clock                                                                                                      
------------------------------------------------------------------------------------------------------------------------------
half_sec_pulse     VGA_PLL|PLLOUTGLOBAL_derived_clock     SB_DFFSS     S       half_sec_pulse_0_sqmuxa     6.559        -1.176
half_sec_pulse     VGA_PLL|PLLOUTGLOBAL_derived_clock     SB_DFFSS     D       half_sec_pulse_en           6.559        -1.064
div_cntr2[6]       VGA_PLL|PLLOUTGLOBAL_derived_clock     SB_DFFE      D       div_cntr2_3[6]              6.559        -0.973
div_cntr2[4]       VGA_PLL|PLLOUTGLOBAL_derived_clock     SB_DFFE      D       div_cntr2_3[4]              6.559        -0.909
div_cntr2[2]       VGA_PLL|PLLOUTGLOBAL_derived_clock     SB_DFFE      D       div_cntr2_3[2]              6.559        -0.881
div_cntr2_e[0]     VGA_PLL|PLLOUTGLOBAL_derived_clock     SB_DFFE      D       div_cntr2_e_RNO[0]          6.559        0.693 
div_cntr2[3]       VGA_PLL|PLLOUTGLOBAL_derived_clock     SB_DFFE      D       div_cntr2_3[3]              6.559        0.707 
div_cntr2[5]       VGA_PLL|PLLOUTGLOBAL_derived_clock     SB_DFFE      D       div_cntr2_RNO[5]            6.559        0.714 
div_cntr2[1]       VGA_PLL|PLLOUTGLOBAL_derived_clock     SB_DFFE      E       op_eq\.div_cntr210          6.664        0.749 
div_cntr2[2]       VGA_PLL|PLLOUTGLOBAL_derived_clock     SB_DFFE      E       op_eq\.div_cntr210          6.664        0.749 
==============================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      6.664
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.559

    - Propagation time:                      7.734
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.176

    Number of logic level(s):                3
    Starting point:                          div_cntr1[8] / Q
    Ending point:                            half_sec_pulse / S
    The start point is clocked by            VGA_PLL|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            VGA_PLL|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                           Pin      Pin               Arrival     No. of    
Name                        Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------
div_cntr1[8]                SB_DFF       Q        Out     0.540     0.540       -         
div_cntr1[8]                Net          -        -       1.599     -           3         
div_cntr1_RNISPPD[8]        SB_LUT4      I0       In      -         2.139       -         
div_cntr1_RNISPPD[8]        SB_LUT4      O        Out     0.449     2.588       -         
op_eq\.div_cntr210_8        Net          -        -       1.371     -           3         
div_cntr1_RNI2ASF1[0]       SB_LUT4      I0       In      -         3.959       -         
div_cntr1_RNI2ASF1[0]       SB_LUT4      O        Out     0.449     4.408       -         
op_eq\.div_cntr210          Net          -        -       1.371     -           7         
half_sec_pulse_RNO_0        SB_LUT4      I0       In      -         5.779       -         
half_sec_pulse_RNO_0        SB_LUT4      O        Out     0.449     6.227       -         
half_sec_pulse_0_sqmuxa     Net          -        -       1.507     -           1         
half_sec_pulse              SB_DFFSS     S        In      -         7.734       -         
==========================================================================================
Total path delay (propagation time + setup) of 7.840 is 1.992(25.4%) logic and 5.848(74.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      6.664
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.559

    - Propagation time:                      7.685
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.127

    Number of logic level(s):                3
    Starting point:                          div_cntr1[9] / Q
    Ending point:                            half_sec_pulse / S
    The start point is clocked by            VGA_PLL|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            VGA_PLL|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                           Pin      Pin               Arrival     No. of    
Name                        Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------
div_cntr1[9]                SB_DFF       Q        Out     0.540     0.540       -         
div_cntr1[9]                Net          -        -       1.599     -           3         
div_cntr1_RNISPPD[8]        SB_LUT4      I1       In      -         2.139       -         
div_cntr1_RNISPPD[8]        SB_LUT4      O        Out     0.400     2.539       -         
op_eq\.div_cntr210_8        Net          -        -       1.371     -           3         
div_cntr1_RNI2ASF1[0]       SB_LUT4      I0       In      -         3.910       -         
div_cntr1_RNI2ASF1[0]       SB_LUT4      O        Out     0.449     4.359       -         
op_eq\.div_cntr210          Net          -        -       1.371     -           7         
half_sec_pulse_RNO_0        SB_LUT4      I0       In      -         5.729       -         
half_sec_pulse_RNO_0        SB_LUT4      O        Out     0.449     6.178       -         
half_sec_pulse_0_sqmuxa     Net          -        -       1.507     -           1         
half_sec_pulse              SB_DFFSS     S        In      -         7.685       -         
==========================================================================================
Total path delay (propagation time + setup) of 7.790 is 1.942(24.9%) logic and 5.848(75.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      6.664
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.559

    - Propagation time:                      7.685
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.127

    Number of logic level(s):                3
    Starting point:                          div_cntr1[12] / Q
    Ending point:                            half_sec_pulse / S
    The start point is clocked by            VGA_PLL|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            VGA_PLL|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                           Pin      Pin               Arrival     No. of    
Name                        Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------
div_cntr1[12]               SB_DFF       Q        Out     0.540     0.540       -         
div_cntr1[12]               Net          -        -       1.599     -           3         
div_cntr1_RNIQ64L[15]       SB_LUT4      I0       In      -         2.139       -         
div_cntr1_RNIQ64L[15]       SB_LUT4      O        Out     0.449     2.588       -         
op_eq\.div_cntr210_9        Net          -        -       1.371     -           3         
div_cntr1_RNI2ASF1[0]       SB_LUT4      I1       In      -         3.959       -         
div_cntr1_RNI2ASF1[0]       SB_LUT4      O        Out     0.400     4.359       -         
op_eq\.div_cntr210          Net          -        -       1.371     -           7         
half_sec_pulse_RNO_0        SB_LUT4      I0       In      -         5.729       -         
half_sec_pulse_RNO_0        SB_LUT4      O        Out     0.449     6.178       -         
half_sec_pulse_0_sqmuxa     Net          -        -       1.507     -           1         
half_sec_pulse              SB_DFFSS     S        In      -         7.685       -         
==========================================================================================
Total path delay (propagation time + setup) of 7.790 is 1.942(24.9%) logic and 5.848(75.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      6.664
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.559

    - Propagation time:                      7.664
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.106

    Number of logic level(s):                3
    Starting point:                          div_cntr1[0] / Q
    Ending point:                            half_sec_pulse / S
    The start point is clocked by            VGA_PLL|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            VGA_PLL|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                           Pin      Pin               Arrival     No. of    
Name                        Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------
div_cntr1[0]                SB_DFF       Q        Out     0.540     0.540       -         
div_cntr1[0]                Net          -        -       1.599     -           3         
div_cntr1_RNIESE6[0]        SB_LUT4      I0       In      -         2.139       -         
div_cntr1_RNIESE6[0]        SB_LUT4      O        Out     0.449     2.588       -         
op_eq\.div_cntr210_10       Net          -        -       1.371     -           3         
div_cntr1_RNI2ASF1[0]       SB_LUT4      I2       In      -         3.959       -         
div_cntr1_RNI2ASF1[0]       SB_LUT4      O        Out     0.379     4.338       -         
op_eq\.div_cntr210          Net          -        -       1.371     -           7         
half_sec_pulse_RNO_0        SB_LUT4      I0       In      -         5.708       -         
half_sec_pulse_RNO_0        SB_LUT4      O        Out     0.449     6.157       -         
half_sec_pulse_0_sqmuxa     Net          -        -       1.507     -           1         
half_sec_pulse              SB_DFFSS     S        In      -         7.664       -         
==========================================================================================
Total path delay (propagation time + setup) of 7.769 is 1.922(24.7%) logic and 5.848(75.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      6.664
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.559

    - Propagation time:                      7.664
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.106

    Number of logic level(s):                3
    Starting point:                          div_cntr1[10] / Q
    Ending point:                            half_sec_pulse / S
    The start point is clocked by            VGA_PLL|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            VGA_PLL|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                           Pin      Pin               Arrival     No. of    
Name                        Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------
div_cntr1[10]               SB_DFF       Q        Out     0.540     0.540       -         
div_cntr1[10]               Net          -        -       1.599     -           3         
div_cntr1_RNISPPD[8]        SB_LUT4      I2       In      -         2.139       -         
div_cntr1_RNISPPD[8]        SB_LUT4      O        Out     0.379     2.518       -         
op_eq\.div_cntr210_8        Net          -        -       1.371     -           3         
div_cntr1_RNI2ASF1[0]       SB_LUT4      I0       In      -         3.889       -         
div_cntr1_RNI2ASF1[0]       SB_LUT4      O        Out     0.449     4.338       -         
op_eq\.div_cntr210          Net          -        -       1.371     -           7         
half_sec_pulse_RNO_0        SB_LUT4      I0       In      -         5.708       -         
half_sec_pulse_RNO_0        SB_LUT4      O        Out     0.449     6.157       -         
half_sec_pulse_0_sqmuxa     Net          -        -       1.507     -           1         
half_sec_pulse              SB_DFFSS     S        In      -         7.664       -         
==========================================================================================
Total path delay (propagation time + setup) of 7.769 is 1.922(24.7%) logic and 5.848(75.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for LED_VHDL 

Mapping to part: ice40hx8kct256
Cell usage:
GND             1 use
SB_CARRY        15 uses
SB_DFF          17 uses
SB_DFFE         7 uses
SB_DFFSS        1 use
SB_PLL40_CORE   1 use
VCC             1 use
SB_LUT4         40 uses

I/O ports: 10
I/O primitives: 10
SB_IO          10 uses

I/O Register bits:                  0
Register bits not including I/Os:   25 (0%)
Total load per clock:
   LED_VHDL|CLK: 1
   VGA_PLL|PLLOUTGLOBAL_derived_clock: 26

@S |Mapping Summary:
Total  LUTs: 40 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 40 = 40 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed May 15 21:25:05 2024

###########################################################]


Synthesis exit by 0.
Current Implementation VGA_Implmnt its sbt path: F:/Projects/FPGA/ICE40/ICE40HX8K_breakout/VGA/ICECUBE/VGA/VGA_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 3 seconds
"F:\Programs\ICEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "VGA_syn.prj" -log "F:/Projects/FPGA/ICE40/ICE40HX8K_breakout/VGA/ICECUBE/VGA/VGA_Implmnt/VGA.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of F:/Projects/FPGA/ICE40/ICE40HX8K_breakout/VGA/ICECUBE/VGA/VGA_Implmnt/VGA.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: F:\Programs\ICEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-MIO1JAP

# Wed May 15 21:26:34 2024

#Implementation: VGA_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"F:\Programs\ICEcube2\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA.vhd":28:7:28:14|Top entity is set to LED_VHDL.
File F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA_PLL.vhd changed - recompiling
File F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA.vhd changed - recompiling
VHDL syntax check successful!

Compiler output is up to date.  No re-compile necessary

@N: CD630 :"F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA.vhd":28:7:28:14|Synthesizing work.led_vhdl.behavioral.
@N: CD630 :"F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA_PLL.vhd":4:7:4:13|Synthesizing work.vga_pll.behavior.
@W: CD280 :"F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA_PLL.vhd":16:10:16:22|Unbound component SB_PLL40_CORE mapped to black box
@N: CD630 :"F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA_PLL.vhd":16:10:16:22|Synthesizing work.sb_pll40_core.syn_black_box.
Post processing for work.sb_pll40_core.syn_black_box
@W: CD638 :"F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA_PLL.vhd":14:7:14:14|Signal openwire is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA_PLL.vhd":15:7:15:17|Signal openwirebus is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.vga_pll.behavior
@W: CL252 :"F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA_PLL.vhd":15:7:15:17|Bit 0 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA_PLL.vhd":15:7:15:17|Bit 1 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA_PLL.vhd":15:7:15:17|Bit 2 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA_PLL.vhd":15:7:15:17|Bit 3 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA_PLL.vhd":15:7:15:17|Bit 4 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA_PLL.vhd":15:7:15:17|Bit 5 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA_PLL.vhd":15:7:15:17|Bit 6 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA_PLL.vhd":15:7:15:17|Bit 7 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL240 :"F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA_PLL.vhd":14:7:14:14|Signal openwire is floating; a simulation mismatch is possible.
@W: CL167 :"F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA_PLL.vhd":57:0:57:11|Input extfeedback of instance VGA_PLL_inst is floating
@W: CL245 :"F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA_PLL.vhd":57:0:57:11|Bit 0 of input dynamicdelay of instance VGA_PLL_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA_PLL.vhd":57:0:57:11|Bit 1 of input dynamicdelay of instance VGA_PLL_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA_PLL.vhd":57:0:57:11|Bit 2 of input dynamicdelay of instance VGA_PLL_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA_PLL.vhd":57:0:57:11|Bit 3 of input dynamicdelay of instance VGA_PLL_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA_PLL.vhd":57:0:57:11|Bit 4 of input dynamicdelay of instance VGA_PLL_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA_PLL.vhd":57:0:57:11|Bit 5 of input dynamicdelay of instance VGA_PLL_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA_PLL.vhd":57:0:57:11|Bit 6 of input dynamicdelay of instance VGA_PLL_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA_PLL.vhd":57:0:57:11|Bit 7 of input dynamicdelay of instance VGA_PLL_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL167 :"F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA_PLL.vhd":57:0:57:11|Input latchinputvalue of instance VGA_PLL_inst is floating
@W: CL167 :"F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA_PLL.vhd":57:0:57:11|Input sdi of instance VGA_PLL_inst is floating
@W: CL167 :"F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA_PLL.vhd":57:0:57:11|Input sclk of instance VGA_PLL_inst is floating
Post processing for work.led_vhdl.behavioral

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed May 15 21:26:34 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA.vhd":28:7:28:14|Selected library: work cell: LED_VHDL view behavioral as top level
@N: NF107 :"F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA.vhd":28:7:28:14|Selected library: work cell: LED_VHDL view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed May 15 21:26:34 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed May 15 21:26:34 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA_Implmnt\synwork\VGA_comp.srs changed - recompiling
@N: NF107 :"F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA.vhd":28:7:28:14|Selected library: work cell: LED_VHDL view behavioral as top level
@N: NF107 :"F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA.vhd":28:7:28:14|Selected library: work cell: LED_VHDL view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed May 15 21:26:35 2024

###########################################################]
Pre-mapping Report

# Wed May 15 21:26:35 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA_Implmnt\VGA_scck.rpt 
Printing clock  summary report in "F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA_Implmnt\VGA_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist LED_VHDL

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                                  Requested     Requested     Clock                           Clock                     Clock
Clock                                  Frequency     Period        Type                            Group                     Load 
----------------------------------------------------------------------------------------------------------------------------------
LED_VHDL|CLK                           109.7 MHz     9.113         inferred                        Autoconstr_clkgroup_0     0    
VGA_PLL|PLLOUTGLOBAL_derived_clock     229.8 MHz     4.352         derived (from LED_VHDL|CLK)     Autoconstr_clkgroup_0     25   
==================================================================================================================================


Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA_Implmnt\VGA.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed May 15 21:26:36 2024

###########################################################]
Map & Optimize Report

# Wed May 15 21:26:36 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"f:\projects\fpga\ice40\ice40hx8k_breakout\vga\icecube\vga\vga.vhd":86:2:86:3|User-specified initial value defined for instance div_cntr1[15:0] is being ignored. 
@W: FX1039 :"f:\projects\fpga\ice40\ice40hx8k_breakout\vga\icecube\vga\vga.vhd":86:2:86:3|User-specified initial value defined for instance div_cntr2[6:0] is being ignored. 
@W: FX1039 :"f:\projects\fpga\ice40\ice40hx8k_breakout\vga\icecube\vga\vga.vhd":86:2:86:3|User-specified initial value defined for instance dec_cntr is being ignored. 
@W: FX1039 :"f:\projects\fpga\ice40\ice40hx8k_breakout\vga\icecube\vga\vga.vhd":86:2:86:3|User-specified initial value defined for instance half_sec_pulse is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO231 :"f:\projects\fpga\ice40\ice40hx8k_breakout\vga\icecube\vga\vga.vhd":86:2:86:3|Found counter in view:work.LED_VHDL(behavioral) instance div_cntr1[15:0] 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.79ns		  37 /        25
   2		0h:00m:00s		    -1.79ns		  37 /        25

   3		0h:00m:00s		    -1.79ns		  37 /        25


   4		0h:00m:00s		    -1.14ns		  41 /        25

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 25 clock pin(s) of sequential element(s)
0 instances converted, 25 sequential instances remain driven by gated/generated clocks

====================================================================================================== Gated/Generated Clocks ======================================================================================================
Clock Tree ID     Driving Element               Drive Element Type     Fanout     Sample Instance     Explanation                                                                                                                   
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       VGA_PLL_inst.VGA_PLL_inst     SB_PLL40_CORE          25         div_cntr2[1]        Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
====================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA_Implmnt\synwork\VGA_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA_Implmnt\VGA.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@W: MT420 |Found inferred clock LED_VHDL|CLK with period 6.66ns. Please declare a user-defined clock on object "p:CLK"
@N: MT615 |Found clock VGA_PLL|PLLOUTGLOBAL_derived_clock with period 6.66ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Wed May 15 21:26:37 2024
#


Top view:               LED_VHDL
Requested Frequency:    150.1 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.176

                                       Requested     Estimated     Requested     Estimated                 Clock                           Clock                
Starting Clock                         Frequency     Frequency     Period        Period        Slack       Type                            Group                
----------------------------------------------------------------------------------------------------------------------------------------------------------------
LED_VHDL|CLK                           150.1 MHz     NA            6.664         NA            DCM/PLL     inferred                        Autoconstr_clkgroup_0
VGA_PLL|PLLOUTGLOBAL_derived_clock     150.1 MHz     127.6 MHz     6.664         7.840         -1.176      derived (from LED_VHDL|CLK)     Autoconstr_clkgroup_0
================================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                                  |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                            Ending                              |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------------------------------------------------------
VGA_PLL|PLLOUTGLOBAL_derived_clock  VGA_PLL|PLLOUTGLOBAL_derived_clock  |  6.664       -1.176  |  No paths    -      |  No paths    -      |  No paths    -    
===============================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: VGA_PLL|PLLOUTGLOBAL_derived_clock
====================================



Starting Points with Worst Slack
********************************

                  Starting                                                                    Arrival           
Instance          Reference                              Type       Pin     Net               Time        Slack 
                  Clock                                                                                         
----------------------------------------------------------------------------------------------------------------
div_cntr1[8]      VGA_PLL|PLLOUTGLOBAL_derived_clock     SB_DFF     Q       div_cntr1[8]      0.540       -1.176
div_cntr1[9]      VGA_PLL|PLLOUTGLOBAL_derived_clock     SB_DFF     Q       div_cntr1[9]      0.540       -1.127
div_cntr1[12]     VGA_PLL|PLLOUTGLOBAL_derived_clock     SB_DFF     Q       div_cntr1[12]     0.540       -1.127
div_cntr1[0]      VGA_PLL|PLLOUTGLOBAL_derived_clock     SB_DFF     Q       div_cntr1[0]      0.540       -1.106
div_cntr1[10]     VGA_PLL|PLLOUTGLOBAL_derived_clock     SB_DFF     Q       div_cntr1[10]     0.540       -1.106
div_cntr1[13]     VGA_PLL|PLLOUTGLOBAL_derived_clock     SB_DFF     Q       div_cntr1[13]     0.540       -1.078
div_cntr1[1]      VGA_PLL|PLLOUTGLOBAL_derived_clock     SB_DFF     Q       div_cntr1[1]      0.540       -1.057
div_cntr1[14]     VGA_PLL|PLLOUTGLOBAL_derived_clock     SB_DFF     Q       div_cntr1[14]     0.540       -1.057
div_cntr1[4]      VGA_PLL|PLLOUTGLOBAL_derived_clock     SB_DFF     Q       div_cntr1[4]      0.540       -1.043
div_cntr1[11]     VGA_PLL|PLLOUTGLOBAL_derived_clock     SB_DFF     Q       div_cntr1[11]     0.540       -1.043
================================================================================================================


Ending Points with Worst Slack
******************************

                   Starting                                                                                Required           
Instance           Reference                              Type         Pin     Net                         Time         Slack 
                   Clock                                                                                                      
------------------------------------------------------------------------------------------------------------------------------
half_sec_pulse     VGA_PLL|PLLOUTGLOBAL_derived_clock     SB_DFFSS     S       half_sec_pulse_0_sqmuxa     6.559        -1.176
half_sec_pulse     VGA_PLL|PLLOUTGLOBAL_derived_clock     SB_DFFSS     D       half_sec_pulse_en           6.559        -1.064
div_cntr2[6]       VGA_PLL|PLLOUTGLOBAL_derived_clock     SB_DFFE      D       div_cntr2_3[6]              6.559        -0.973
div_cntr2[4]       VGA_PLL|PLLOUTGLOBAL_derived_clock     SB_DFFE      D       div_cntr2_3[4]              6.559        -0.909
div_cntr2[2]       VGA_PLL|PLLOUTGLOBAL_derived_clock     SB_DFFE      D       div_cntr2_3[2]              6.559        -0.881
div_cntr2_e[0]     VGA_PLL|PLLOUTGLOBAL_derived_clock     SB_DFFE      D       div_cntr2_e_RNO[0]          6.559        0.693 
div_cntr2[3]       VGA_PLL|PLLOUTGLOBAL_derived_clock     SB_DFFE      D       div_cntr2_3[3]              6.559        0.707 
div_cntr2[5]       VGA_PLL|PLLOUTGLOBAL_derived_clock     SB_DFFE      D       div_cntr2_RNO[5]            6.559        0.714 
div_cntr2[1]       VGA_PLL|PLLOUTGLOBAL_derived_clock     SB_DFFE      E       op_eq\.div_cntr210          6.664        0.749 
div_cntr2[2]       VGA_PLL|PLLOUTGLOBAL_derived_clock     SB_DFFE      E       op_eq\.div_cntr210          6.664        0.749 
==============================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      6.664
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.559

    - Propagation time:                      7.734
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.176

    Number of logic level(s):                3
    Starting point:                          div_cntr1[8] / Q
    Ending point:                            half_sec_pulse / S
    The start point is clocked by            VGA_PLL|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            VGA_PLL|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                           Pin      Pin               Arrival     No. of    
Name                        Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------
div_cntr1[8]                SB_DFF       Q        Out     0.540     0.540       -         
div_cntr1[8]                Net          -        -       1.599     -           3         
div_cntr1_RNISPPD[8]        SB_LUT4      I0       In      -         2.139       -         
div_cntr1_RNISPPD[8]        SB_LUT4      O        Out     0.449     2.588       -         
op_eq\.div_cntr210_8        Net          -        -       1.371     -           3         
div_cntr1_RNI2ASF1[0]       SB_LUT4      I0       In      -         3.959       -         
div_cntr1_RNI2ASF1[0]       SB_LUT4      O        Out     0.449     4.408       -         
op_eq\.div_cntr210          Net          -        -       1.371     -           7         
half_sec_pulse_RNO_0        SB_LUT4      I0       In      -         5.779       -         
half_sec_pulse_RNO_0        SB_LUT4      O        Out     0.449     6.227       -         
half_sec_pulse_0_sqmuxa     Net          -        -       1.507     -           1         
half_sec_pulse              SB_DFFSS     S        In      -         7.734       -         
==========================================================================================
Total path delay (propagation time + setup) of 7.840 is 1.992(25.4%) logic and 5.848(74.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      6.664
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.559

    - Propagation time:                      7.685
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.127

    Number of logic level(s):                3
    Starting point:                          div_cntr1[9] / Q
    Ending point:                            half_sec_pulse / S
    The start point is clocked by            VGA_PLL|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            VGA_PLL|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                           Pin      Pin               Arrival     No. of    
Name                        Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------
div_cntr1[9]                SB_DFF       Q        Out     0.540     0.540       -         
div_cntr1[9]                Net          -        -       1.599     -           3         
div_cntr1_RNISPPD[8]        SB_LUT4      I1       In      -         2.139       -         
div_cntr1_RNISPPD[8]        SB_LUT4      O        Out     0.400     2.539       -         
op_eq\.div_cntr210_8        Net          -        -       1.371     -           3         
div_cntr1_RNI2ASF1[0]       SB_LUT4      I0       In      -         3.910       -         
div_cntr1_RNI2ASF1[0]       SB_LUT4      O        Out     0.449     4.359       -         
op_eq\.div_cntr210          Net          -        -       1.371     -           7         
half_sec_pulse_RNO_0        SB_LUT4      I0       In      -         5.729       -         
half_sec_pulse_RNO_0        SB_LUT4      O        Out     0.449     6.178       -         
half_sec_pulse_0_sqmuxa     Net          -        -       1.507     -           1         
half_sec_pulse              SB_DFFSS     S        In      -         7.685       -         
==========================================================================================
Total path delay (propagation time + setup) of 7.790 is 1.942(24.9%) logic and 5.848(75.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      6.664
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.559

    - Propagation time:                      7.685
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.127

    Number of logic level(s):                3
    Starting point:                          div_cntr1[12] / Q
    Ending point:                            half_sec_pulse / S
    The start point is clocked by            VGA_PLL|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            VGA_PLL|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                           Pin      Pin               Arrival     No. of    
Name                        Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------
div_cntr1[12]               SB_DFF       Q        Out     0.540     0.540       -         
div_cntr1[12]               Net          -        -       1.599     -           3         
div_cntr1_RNIQ64L[15]       SB_LUT4      I0       In      -         2.139       -         
div_cntr1_RNIQ64L[15]       SB_LUT4      O        Out     0.449     2.588       -         
op_eq\.div_cntr210_9        Net          -        -       1.371     -           3         
div_cntr1_RNI2ASF1[0]       SB_LUT4      I1       In      -         3.959       -         
div_cntr1_RNI2ASF1[0]       SB_LUT4      O        Out     0.400     4.359       -         
op_eq\.div_cntr210          Net          -        -       1.371     -           7         
half_sec_pulse_RNO_0        SB_LUT4      I0       In      -         5.729       -         
half_sec_pulse_RNO_0        SB_LUT4      O        Out     0.449     6.178       -         
half_sec_pulse_0_sqmuxa     Net          -        -       1.507     -           1         
half_sec_pulse              SB_DFFSS     S        In      -         7.685       -         
==========================================================================================
Total path delay (propagation time + setup) of 7.790 is 1.942(24.9%) logic and 5.848(75.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      6.664
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.559

    - Propagation time:                      7.664
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.106

    Number of logic level(s):                3
    Starting point:                          div_cntr1[0] / Q
    Ending point:                            half_sec_pulse / S
    The start point is clocked by            VGA_PLL|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            VGA_PLL|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                           Pin      Pin               Arrival     No. of    
Name                        Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------
div_cntr1[0]                SB_DFF       Q        Out     0.540     0.540       -         
div_cntr1[0]                Net          -        -       1.599     -           3         
div_cntr1_RNIESE6[0]        SB_LUT4      I0       In      -         2.139       -         
div_cntr1_RNIESE6[0]        SB_LUT4      O        Out     0.449     2.588       -         
op_eq\.div_cntr210_10       Net          -        -       1.371     -           3         
div_cntr1_RNI2ASF1[0]       SB_LUT4      I2       In      -         3.959       -         
div_cntr1_RNI2ASF1[0]       SB_LUT4      O        Out     0.379     4.338       -         
op_eq\.div_cntr210          Net          -        -       1.371     -           7         
half_sec_pulse_RNO_0        SB_LUT4      I0       In      -         5.708       -         
half_sec_pulse_RNO_0        SB_LUT4      O        Out     0.449     6.157       -         
half_sec_pulse_0_sqmuxa     Net          -        -       1.507     -           1         
half_sec_pulse              SB_DFFSS     S        In      -         7.664       -         
==========================================================================================
Total path delay (propagation time + setup) of 7.769 is 1.922(24.7%) logic and 5.848(75.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      6.664
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.559

    - Propagation time:                      7.664
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.106

    Number of logic level(s):                3
    Starting point:                          div_cntr1[10] / Q
    Ending point:                            half_sec_pulse / S
    The start point is clocked by            VGA_PLL|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            VGA_PLL|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                           Pin      Pin               Arrival     No. of    
Name                        Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------
div_cntr1[10]               SB_DFF       Q        Out     0.540     0.540       -         
div_cntr1[10]               Net          -        -       1.599     -           3         
div_cntr1_RNISPPD[8]        SB_LUT4      I2       In      -         2.139       -         
div_cntr1_RNISPPD[8]        SB_LUT4      O        Out     0.379     2.518       -         
op_eq\.div_cntr210_8        Net          -        -       1.371     -           3         
div_cntr1_RNI2ASF1[0]       SB_LUT4      I0       In      -         3.889       -         
div_cntr1_RNI2ASF1[0]       SB_LUT4      O        Out     0.449     4.338       -         
op_eq\.div_cntr210          Net          -        -       1.371     -           7         
half_sec_pulse_RNO_0        SB_LUT4      I0       In      -         5.708       -         
half_sec_pulse_RNO_0        SB_LUT4      O        Out     0.449     6.157       -         
half_sec_pulse_0_sqmuxa     Net          -        -       1.507     -           1         
half_sec_pulse              SB_DFFSS     S        In      -         7.664       -         
==========================================================================================
Total path delay (propagation time + setup) of 7.769 is 1.922(24.7%) logic and 5.848(75.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for LED_VHDL 

Mapping to part: ice40hx8kct256
Cell usage:
GND             1 use
SB_CARRY        15 uses
SB_DFF          17 uses
SB_DFFE         7 uses
SB_DFFSS        1 use
SB_PLL40_CORE   1 use
VCC             1 use
SB_LUT4         40 uses

I/O ports: 10
I/O primitives: 10
SB_IO          10 uses

I/O Register bits:                  0
Register bits not including I/Os:   25 (0%)
Total load per clock:
   LED_VHDL|CLK: 1
   VGA_PLL|PLLOUTGLOBAL_derived_clock: 26

@S |Mapping Summary:
Total  LUTs: 40 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 40 = 40 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed May 15 21:26:37 2024

###########################################################]


Synthesis exit by 0.
Current Implementation VGA_Implmnt its sbt path: F:/Projects/FPGA/ICE40/ICE40HX8K_breakout/VGA/ICECUBE/VGA/VGA_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds


"F:/Programs/ICEcube2/sbt_backend/bin/win32/opt\edifparser.exe" "F:\Programs\ICEcube2\sbt_backend\devices\ICE40P08.dev" "F:/Projects/FPGA/ICE40/ICE40HX8K_breakout/VGA/ICECUBE/VGA/VGA_Implmnt/VGA.edf " "F:/Projects/FPGA/ICE40/ICE40HX8K_breakout/VGA/ICECUBE/VGA/VGA_Implmnt\sbt\netlist" "-pCT256" "-yF:/Projects/FPGA/ICE40/ICE40HX8K_breakout/VGA/ICECUBE/VGA/VGA.pcf " -c --devicename iCE40HX8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: F:/Projects/FPGA/ICE40/ICE40HX8K_breakout/VGA/ICECUBE/VGA/VGA_Implmnt/VGA.edf...
Parsing constraint file: F:/Projects/FPGA/ICE40/ICE40HX8K_breakout/VGA/ICECUBE/VGA/VGA.pcf ...
start to read sdc/scf file F:/Projects/FPGA/ICE40/ICE40HX8K_breakout/VGA/ICECUBE/VGA/VGA_Implmnt/VGA.scf
sdc_reader OK F:/Projects/FPGA/ICE40/ICE40HX8K_breakout/VGA/ICECUBE/VGA/VGA_Implmnt/VGA.scf
Stored edif netlist at F:/Projects/FPGA/ICE40/ICE40HX8K_breakout/VGA/ICECUBE/VGA/VGA_Implmnt\sbt\netlist\oadb-LED_VHDL...

write Timing Constraint to F:/Projects/FPGA/ICE40/ICE40HX8K_breakout/VGA/ICECUBE/VGA/VGA_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: LED_VHDL

EDF Parser run-time: 1 (sec)
edif parser succeed.


"F:/Programs/ICEcube2/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "F:/Projects/FPGA/ICE40/ICE40HX8K_breakout/VGA/ICECUBE/VGA/VGA_Implmnt\sbt\netlist\oadb-LED_VHDL" --outdir "F:/Projects/FPGA/ICE40/ICE40HX8K_breakout/VGA/ICECUBE/VGA/VGA_Implmnt\sbt\outputs\placer" --device-file "F:\Programs\ICEcube2\sbt_backend\devices\ICE40P08.dev" --package CT256 --deviceMarketName iCE40HX8K --sdc-file "F:/Projects/FPGA/ICE40/ICE40HX8K_breakout/VGA/ICECUBE/VGA/VGA_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "F:\Programs\ICEcube2\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "F:/Projects/FPGA/ICE40/ICE40HX8K_breakout/VGA/ICECUBE/VGA/VGA_Implmnt\sbt\outputs\placer\LED_VHDL_pl.sdc"
starting placerrunning placerExecuting : F:\Programs\ICEcube2\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib F:/Projects/FPGA/ICE40/ICE40HX8K_breakout/VGA/ICECUBE/VGA/VGA_Implmnt\sbt\netlist\oadb-LED_VHDL --outdir F:/Projects/FPGA/ICE40/ICE40HX8K_breakout/VGA/ICECUBE/VGA/VGA_Implmnt\sbt\outputs\placer --device-file F:\Programs\ICEcube2\sbt_backend\devices\ICE40P08.dev --package CT256 --deviceMarketName iCE40HX8K --sdc-file F:/Projects/FPGA/ICE40/ICE40HX8K_breakout/VGA/ICECUBE/VGA/VGA_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file F:\Programs\ICEcube2\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file F:/Projects/FPGA/ICE40/ICE40HX8K_breakout/VGA/ICECUBE/VGA/VGA_Implmnt\sbt\outputs\placer\LED_VHDL_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - F:\Programs\ICEcube2\sbt_backend\devices\ICE40P08.dev
Package              - CT256
Design database      - F:/Projects/FPGA/ICE40/ICE40HX8K_breakout/VGA/ICECUBE/VGA/VGA_Implmnt\sbt\netlist\oadb-LED_VHDL
SDC file             - F:/Projects/FPGA/ICE40/ICE40HX8K_breakout/VGA/ICECUBE/VGA/VGA_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - F:/Projects/FPGA/ICE40/ICE40HX8K_breakout/VGA/ICECUBE/VGA/VGA_Implmnt\sbt\outputs\placer
Timing library       - F:\Programs\ICEcube2\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: F:/Projects/FPGA/ICE40/ICE40HX8K_breakout/VGA/ICECUBE/VGA/VGA_Implmnt\sbt\netlist\oadb-LED_VHDL/BFPGA_DESIGN_ep
I2065: Reading device file : F:\Programs\ICEcube2\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	40
    Number of DFFs      	:	25
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	15
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	10
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	1
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	1
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Info-1404: Inferred PLL generated clock at VGA_PLL_inst.VGA_PLL_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL
Warning-1034: Found non-unate timing arc, from pin "in3" to pin "lcout" of instance "GB_BUFFER_PLL_out_c_THRU_LUT4_0_LC_40", in the clock network. Converting the timing arc to positive-unate

Design Statistics after Packing
    Number of LUTs      	:	42
    Number of DFFs      	:	25
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	15

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	10
        LUT, DFF and CARRY	:	15
    Combinational LogicCells
        Only LUT         	:	17
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	42/7680
    PLBs                        :	7/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	10/206
    PLLs                        :	1/2


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 8.8 (sec)

Final Design Statistics
    Number of LUTs      	:	42
    Number of DFFs      	:	25
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	15
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	10
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	42/7680
    PLBs                        :	10/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	10/206
    PLLs                        :	1/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 3
Clock: LED_VHDL|CLK | Frequency: N/A | Target: 150.15 MHz
Clock: VGA_PLL_inst.VGA_PLL_inst/PLLOUTCORE | Frequency: N/A | Target: 314.38 MHz
Clock: VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL | Frequency: 191.41 MHz | Target: 314.38 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 9.6 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"F:/Programs/ICEcube2/sbt_backend/bin/win32/opt\packer.exe" "F:\Programs\ICEcube2\sbt_backend\devices\ICE40P08.dev" "F:/Projects/FPGA/ICE40/ICE40HX8K_breakout/VGA/ICECUBE/VGA/VGA_Implmnt\sbt\netlist\oadb-LED_VHDL" --package CT256 --outdir "F:/Projects/FPGA/ICE40/ICE40HX8K_breakout/VGA/ICECUBE/VGA/VGA_Implmnt\sbt\outputs\packer" --DRC_only  --translator "F:\Programs\ICEcube2\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "F:/Projects/FPGA/ICE40/ICE40HX8K_breakout/VGA/ICECUBE/VGA/VGA_Implmnt\sbt\outputs\placer\LED_VHDL_pl.sdc" --dst_sdc_file "F:/Projects/FPGA/ICE40/ICE40HX8K_breakout/VGA/ICECUBE/VGA/VGA_Implmnt\sbt\outputs\packer\LED_VHDL_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 156
used logic cells: 42
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"F:/Programs/ICEcube2/sbt_backend/bin/win32/opt\packer.exe" "F:\Programs\ICEcube2\sbt_backend\devices\ICE40P08.dev" "F:/Projects/FPGA/ICE40/ICE40HX8K_breakout/VGA/ICECUBE/VGA/VGA_Implmnt\sbt\netlist\oadb-LED_VHDL" --package CT256 --outdir "F:/Projects/FPGA/ICE40/ICE40HX8K_breakout/VGA/ICECUBE/VGA/VGA_Implmnt\sbt\outputs\packer" --translator "F:\Programs\ICEcube2\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "F:/Projects/FPGA/ICE40/ICE40HX8K_breakout/VGA/ICECUBE/VGA/VGA_Implmnt\sbt\outputs\placer\LED_VHDL_pl.sdc" --dst_sdc_file "F:/Projects/FPGA/ICE40/ICE40HX8K_breakout/VGA/ICECUBE/VGA/VGA_Implmnt\sbt\outputs\packer\LED_VHDL_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 156
used logic cells: 42
Translating sdc file F:/Projects/FPGA/ICE40/ICE40HX8K_breakout/VGA/ICECUBE/VGA/VGA_Implmnt\sbt\outputs\placer\LED_VHDL_pl.sdc...
Translated sdc file is F:/Projects/FPGA/ICE40/ICE40HX8K_breakout/VGA/ICECUBE/VGA/VGA_Implmnt\sbt\outputs\packer\LED_VHDL_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"F:\Programs\ICEcube2\sbt_backend\bin\win32\opt\sbrouter.exe" "F:\Programs\ICEcube2\sbt_backend\devices\ICE40P08.dev" "F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA_Implmnt\sbt\netlist\oadb-LED_VHDL" "F:\Programs\ICEcube2\sbt_backend\devices\ice40HX8K.lib" "F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA_Implmnt\sbt\outputs\packer\LED_VHDL_pk.sdc" --outdir "F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA_Implmnt\sbt\outputs\router" --sdf_file "F:/Projects/FPGA/ICE40/ICE40HX8K_breakout/VGA/ICECUBE/VGA/VGA_Implmnt\sbt\outputs\simulation_netlist\LED_VHDL_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : F:\Programs\ICEcube2\sbt_backend\bin\win32\opt\sbrouter.exe F:\Programs\ICEcube2\sbt_backend\devices\ICE40P08.dev F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA_Implmnt\sbt\netlist\oadb-LED_VHDL F:\Programs\ICEcube2\sbt_backend\devices\ice40HX8K.lib F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA_Implmnt\sbt\outputs\packer\LED_VHDL_pk.sdc --outdir F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA_Implmnt\sbt\outputs\router --sdf_file F:/Projects/FPGA/ICE40/ICE40HX8K_breakout/VGA/ICECUBE/VGA/VGA_Implmnt\sbt\outputs\simulation_netlist\LED_VHDL_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design LED_VHDL
Read design time: 0
I1202: Reading Architecture of device iCE40HX8K
Info-1404: Inferred PLL generated clock at VGA_PLL_inst.VGA_PLL_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL
Read device time: 8
I1209: Started routing
I1223: Total Nets : 64 
I1212: Iteration  1 :    23 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design LED_VHDL
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 9 seconds
router succeed.

"F:/Programs/ICEcube2/sbt_backend/bin/win32/opt\netlister.exe" --verilog "F:/Projects/FPGA/ICE40/ICE40HX8K_breakout/VGA/ICECUBE/VGA/VGA_Implmnt\sbt\outputs\simulation_netlist\LED_VHDL_sbt.v" --vhdl "F:/Projects/FPGA/ICE40/ICE40HX8K_breakout/VGA/ICECUBE/VGA/VGA_Implmnt/sbt/outputs/simulation_netlist\LED_VHDL_sbt.vhd" --lib "F:/Projects/FPGA/ICE40/ICE40HX8K_breakout/VGA/ICECUBE/VGA/VGA_Implmnt\sbt\netlist\oadb-LED_VHDL" --view rt --device "F:\Programs\ICEcube2\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "F:/Projects/FPGA/ICE40/ICE40HX8K_breakout/VGA/ICECUBE/VGA/VGA_Implmnt\sbt\outputs\packer\LED_VHDL_pk.sdc" --out-sdc-file "F:/Projects/FPGA/ICE40/ICE40HX8K_breakout/VGA/ICECUBE/VGA/VGA_Implmnt\sbt\outputs\netlister\LED_VHDL_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing F:/Projects/FPGA/ICE40/ICE40HX8K_breakout/VGA/ICECUBE/VGA/VGA_Implmnt\sbt\outputs\simulation_netlist\LED_VHDL_sbt.v
Writing F:/Projects/FPGA/ICE40/ICE40HX8K_breakout/VGA/ICECUBE/VGA/VGA_Implmnt/sbt/outputs/simulation_netlist\LED_VHDL_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"F:/Programs/ICEcube2/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "F:/Projects/FPGA/ICE40/ICE40HX8K_breakout/VGA/ICECUBE/VGA/VGA_Implmnt\sbt\netlist\oadb-LED_VHDL" --lib-file "F:\Programs\ICEcube2\sbt_backend\devices\ice40HX8K.lib" --sdc-file "F:/Projects/FPGA/ICE40/ICE40HX8K_breakout/VGA/ICECUBE/VGA/VGA_Implmnt\sbt\outputs\netlister\LED_VHDL_sbt.sdc" --sdf-file "F:/Projects/FPGA/ICE40/ICE40HX8K_breakout/VGA/ICECUBE/VGA/VGA_Implmnt\sbt\outputs\simulation_netlist\LED_VHDL_sbt.sdf" --report-file "F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA_Implmnt\sbt\outputs\timer\LED_VHDL_timing.rpt" --device-file "F:\Programs\ICEcube2\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : F:\Programs\ICEcube2\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib F:/Projects/FPGA/ICE40/ICE40HX8K_breakout/VGA/ICECUBE/VGA/VGA_Implmnt\sbt\netlist\oadb-LED_VHDL --lib-file F:\Programs\ICEcube2\sbt_backend\devices\ice40HX8K.lib --sdc-file F:/Projects/FPGA/ICE40/ICE40HX8K_breakout/VGA/ICECUBE/VGA/VGA_Implmnt\sbt\outputs\netlister\LED_VHDL_sbt.sdc --sdf-file F:/Projects/FPGA/ICE40/ICE40HX8K_breakout/VGA/ICECUBE/VGA/VGA_Implmnt\sbt\outputs\simulation_netlist\LED_VHDL_sbt.sdf --report-file F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA_Implmnt\sbt\outputs\timer\LED_VHDL_timing.rpt --device-file F:\Programs\ICEcube2\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Info-1404: Inferred PLL generated clock at VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL
Info-1404: Inferred PLL generated clock at VGA_PLL_inst.VGA_PLL_inst/PLLOUTCORE
Timer run-time: 1 seconds
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "PLL_out_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
timer succeed.
timer succeeded.
Unrecognizable name LED_VHDL


"F:/Programs/ICEcube2/sbt_backend/bin/win32/opt\bitmap.exe" "F:\Programs\ICEcube2\sbt_backend\devices\ICE40P08.dev" --design "F:/Projects/FPGA/ICE40/ICE40HX8K_breakout/VGA/ICECUBE/VGA/VGA_Implmnt\sbt\netlist\oadb-LED_VHDL" --device_name iCE40HX8K --package CT256 --outdir "F:/Projects/FPGA/ICE40/ICE40HX8K_breakout/VGA/ICECUBE/VGA/VGA_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"F:\Programs\ICEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "VGA_syn.prj" -log "VGA_Implmnt/VGA.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of VGA_Implmnt/VGA.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: F:\Programs\ICEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-MIO1JAP

# Fri May 17 19:14:47 2024

#Implementation: VGA_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"F:\Programs\ICEcube2\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA.vhd":28:7:28:14|Top entity is set to LED_VHDL.
File F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA_PLL.vhd changed - recompiling
File F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA.vhd changed - recompiling
VHDL syntax check successful!

Compiler output is up to date.  No re-compile necessary

@N: CD630 :"F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA.vhd":28:7:28:14|Synthesizing work.led_vhdl.behavioral.
@N: CD630 :"F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA_PLL.vhd":4:7:4:13|Synthesizing work.vga_pll.behavior.
@W: CD280 :"F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA_PLL.vhd":16:10:16:22|Unbound component SB_PLL40_CORE mapped to black box
@N: CD630 :"F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA_PLL.vhd":16:10:16:22|Synthesizing work.sb_pll40_core.syn_black_box.
Post processing for work.sb_pll40_core.syn_black_box
@W: CD638 :"F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA_PLL.vhd":14:7:14:14|Signal openwire is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA_PLL.vhd":15:7:15:17|Signal openwirebus is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.vga_pll.behavior
@W: CL252 :"F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA_PLL.vhd":15:7:15:17|Bit 0 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA_PLL.vhd":15:7:15:17|Bit 1 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA_PLL.vhd":15:7:15:17|Bit 2 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA_PLL.vhd":15:7:15:17|Bit 3 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA_PLL.vhd":15:7:15:17|Bit 4 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA_PLL.vhd":15:7:15:17|Bit 5 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA_PLL.vhd":15:7:15:17|Bit 6 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA_PLL.vhd":15:7:15:17|Bit 7 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL240 :"F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA_PLL.vhd":14:7:14:14|Signal openwire is floating; a simulation mismatch is possible.
@W: CL167 :"F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA_PLL.vhd":57:0:57:11|Input extfeedback of instance VGA_PLL_inst is floating
@W: CL245 :"F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA_PLL.vhd":57:0:57:11|Bit 0 of input dynamicdelay of instance VGA_PLL_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA_PLL.vhd":57:0:57:11|Bit 1 of input dynamicdelay of instance VGA_PLL_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA_PLL.vhd":57:0:57:11|Bit 2 of input dynamicdelay of instance VGA_PLL_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA_PLL.vhd":57:0:57:11|Bit 3 of input dynamicdelay of instance VGA_PLL_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA_PLL.vhd":57:0:57:11|Bit 4 of input dynamicdelay of instance VGA_PLL_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA_PLL.vhd":57:0:57:11|Bit 5 of input dynamicdelay of instance VGA_PLL_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA_PLL.vhd":57:0:57:11|Bit 6 of input dynamicdelay of instance VGA_PLL_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA_PLL.vhd":57:0:57:11|Bit 7 of input dynamicdelay of instance VGA_PLL_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL167 :"F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA_PLL.vhd":57:0:57:11|Input latchinputvalue of instance VGA_PLL_inst is floating
@W: CL167 :"F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA_PLL.vhd":57:0:57:11|Input sdi of instance VGA_PLL_inst is floating
@W: CL167 :"F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA_PLL.vhd":57:0:57:11|Input sclk of instance VGA_PLL_inst is floating
Post processing for work.led_vhdl.behavioral

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri May 17 19:14:47 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA.vhd":28:7:28:14|Selected library: work cell: LED_VHDL view behavioral as top level
@N: NF107 :"F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA.vhd":28:7:28:14|Selected library: work cell: LED_VHDL view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri May 17 19:14:47 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri May 17 19:14:47 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA_Implmnt\synwork\VGA_comp.srs changed - recompiling
@N: NF107 :"F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA.vhd":28:7:28:14|Selected library: work cell: LED_VHDL view behavioral as top level
@N: NF107 :"F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA.vhd":28:7:28:14|Selected library: work cell: LED_VHDL view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri May 17 19:14:48 2024

###########################################################]
Pre-mapping Report

# Fri May 17 19:14:49 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA_Implmnt\VGA_scck.rpt 
Printing clock  summary report in "F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA_Implmnt\VGA_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist LED_VHDL

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                                  Requested     Requested     Clock                           Clock                     Clock
Clock                                  Frequency     Period        Type                            Group                     Load 
----------------------------------------------------------------------------------------------------------------------------------
LED_VHDL|CLK                           109.7 MHz     9.113         inferred                        Autoconstr_clkgroup_0     0    
VGA_PLL|PLLOUTGLOBAL_derived_clock     229.8 MHz     4.352         derived (from LED_VHDL|CLK)     Autoconstr_clkgroup_0     25   
==================================================================================================================================


Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA_Implmnt\VGA.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri May 17 19:14:49 2024

###########################################################]
Map & Optimize Report

# Fri May 17 19:14:49 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"f:\projects\fpga\ice40\ice40hx8k_breakout\vga\icecube\vga\vga.vhd":86:2:86:3|User-specified initial value defined for instance div_cntr1[15:0] is being ignored. 
@W: FX1039 :"f:\projects\fpga\ice40\ice40hx8k_breakout\vga\icecube\vga\vga.vhd":86:2:86:3|User-specified initial value defined for instance div_cntr2[6:0] is being ignored. 
@W: FX1039 :"f:\projects\fpga\ice40\ice40hx8k_breakout\vga\icecube\vga\vga.vhd":86:2:86:3|User-specified initial value defined for instance dec_cntr is being ignored. 
@W: FX1039 :"f:\projects\fpga\ice40\ice40hx8k_breakout\vga\icecube\vga\vga.vhd":86:2:86:3|User-specified initial value defined for instance half_sec_pulse is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO231 :"f:\projects\fpga\ice40\ice40hx8k_breakout\vga\icecube\vga\vga.vhd":86:2:86:3|Found counter in view:work.LED_VHDL(behavioral) instance div_cntr1[15:0] 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.79ns		  37 /        25
   2		0h:00m:00s		    -1.79ns		  37 /        25

   3		0h:00m:00s		    -1.79ns		  37 /        25


   4		0h:00m:00s		    -1.14ns		  41 /        25

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 25 clock pin(s) of sequential element(s)
0 instances converted, 25 sequential instances remain driven by gated/generated clocks

====================================================================================================== Gated/Generated Clocks ======================================================================================================
Clock Tree ID     Driving Element               Drive Element Type     Fanout     Sample Instance     Explanation                                                                                                                   
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       VGA_PLL_inst.VGA_PLL_inst     SB_PLL40_CORE          25         div_cntr2[1]        Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
====================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA_Implmnt\synwork\VGA_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA_Implmnt\VGA.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@W: MT420 |Found inferred clock LED_VHDL|CLK with period 6.66ns. Please declare a user-defined clock on object "p:CLK"
@N: MT615 |Found clock VGA_PLL|PLLOUTGLOBAL_derived_clock with period 6.66ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Fri May 17 19:14:50 2024
#


Top view:               LED_VHDL
Requested Frequency:    150.1 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.176

                                       Requested     Estimated     Requested     Estimated                 Clock                           Clock                
Starting Clock                         Frequency     Frequency     Period        Period        Slack       Type                            Group                
----------------------------------------------------------------------------------------------------------------------------------------------------------------
LED_VHDL|CLK                           150.1 MHz     NA            6.664         NA            DCM/PLL     inferred                        Autoconstr_clkgroup_0
VGA_PLL|PLLOUTGLOBAL_derived_clock     150.1 MHz     127.6 MHz     6.664         7.840         -1.176      derived (from LED_VHDL|CLK)     Autoconstr_clkgroup_0
================================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                                  |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                            Ending                              |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------------------------------------------------------
VGA_PLL|PLLOUTGLOBAL_derived_clock  VGA_PLL|PLLOUTGLOBAL_derived_clock  |  6.664       -1.176  |  No paths    -      |  No paths    -      |  No paths    -    
===============================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: VGA_PLL|PLLOUTGLOBAL_derived_clock
====================================



Starting Points with Worst Slack
********************************

                  Starting                                                                    Arrival           
Instance          Reference                              Type       Pin     Net               Time        Slack 
                  Clock                                                                                         
----------------------------------------------------------------------------------------------------------------
div_cntr1[8]      VGA_PLL|PLLOUTGLOBAL_derived_clock     SB_DFF     Q       div_cntr1[8]      0.540       -1.176
div_cntr1[9]      VGA_PLL|PLLOUTGLOBAL_derived_clock     SB_DFF     Q       div_cntr1[9]      0.540       -1.127
div_cntr1[12]     VGA_PLL|PLLOUTGLOBAL_derived_clock     SB_DFF     Q       div_cntr1[12]     0.540       -1.127
div_cntr1[0]      VGA_PLL|PLLOUTGLOBAL_derived_clock     SB_DFF     Q       div_cntr1[0]      0.540       -1.106
div_cntr1[10]     VGA_PLL|PLLOUTGLOBAL_derived_clock     SB_DFF     Q       div_cntr1[10]     0.540       -1.106
div_cntr1[13]     VGA_PLL|PLLOUTGLOBAL_derived_clock     SB_DFF     Q       div_cntr1[13]     0.540       -1.078
div_cntr1[1]      VGA_PLL|PLLOUTGLOBAL_derived_clock     SB_DFF     Q       div_cntr1[1]      0.540       -1.057
div_cntr1[14]     VGA_PLL|PLLOUTGLOBAL_derived_clock     SB_DFF     Q       div_cntr1[14]     0.540       -1.057
div_cntr1[4]      VGA_PLL|PLLOUTGLOBAL_derived_clock     SB_DFF     Q       div_cntr1[4]      0.540       -1.043
div_cntr1[11]     VGA_PLL|PLLOUTGLOBAL_derived_clock     SB_DFF     Q       div_cntr1[11]     0.540       -1.043
================================================================================================================


Ending Points with Worst Slack
******************************

                   Starting                                                                                Required           
Instance           Reference                              Type         Pin     Net                         Time         Slack 
                   Clock                                                                                                      
------------------------------------------------------------------------------------------------------------------------------
half_sec_pulse     VGA_PLL|PLLOUTGLOBAL_derived_clock     SB_DFFSS     S       half_sec_pulse_0_sqmuxa     6.559        -1.176
half_sec_pulse     VGA_PLL|PLLOUTGLOBAL_derived_clock     SB_DFFSS     D       half_sec_pulse_en           6.559        -1.064
div_cntr2[6]       VGA_PLL|PLLOUTGLOBAL_derived_clock     SB_DFFE      D       div_cntr2_3[6]              6.559        -0.973
div_cntr2[4]       VGA_PLL|PLLOUTGLOBAL_derived_clock     SB_DFFE      D       div_cntr2_3[4]              6.559        -0.909
div_cntr2[2]       VGA_PLL|PLLOUTGLOBAL_derived_clock     SB_DFFE      D       div_cntr2_3[2]              6.559        -0.881
div_cntr2_e[0]     VGA_PLL|PLLOUTGLOBAL_derived_clock     SB_DFFE      D       div_cntr2_e_RNO[0]          6.559        0.693 
div_cntr2[3]       VGA_PLL|PLLOUTGLOBAL_derived_clock     SB_DFFE      D       div_cntr2_3[3]              6.559        0.707 
div_cntr2[5]       VGA_PLL|PLLOUTGLOBAL_derived_clock     SB_DFFE      D       div_cntr2_RNO[5]            6.559        0.714 
div_cntr2[1]       VGA_PLL|PLLOUTGLOBAL_derived_clock     SB_DFFE      E       op_eq\.div_cntr210          6.664        0.749 
div_cntr2[2]       VGA_PLL|PLLOUTGLOBAL_derived_clock     SB_DFFE      E       op_eq\.div_cntr210          6.664        0.749 
==============================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      6.664
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.559

    - Propagation time:                      7.734
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.176

    Number of logic level(s):                3
    Starting point:                          div_cntr1[8] / Q
    Ending point:                            half_sec_pulse / S
    The start point is clocked by            VGA_PLL|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            VGA_PLL|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                           Pin      Pin               Arrival     No. of    
Name                        Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------
div_cntr1[8]                SB_DFF       Q        Out     0.540     0.540       -         
div_cntr1[8]                Net          -        -       1.599     -           3         
div_cntr1_RNISPPD[8]        SB_LUT4      I0       In      -         2.139       -         
div_cntr1_RNISPPD[8]        SB_LUT4      O        Out     0.449     2.588       -         
op_eq\.div_cntr210_8        Net          -        -       1.371     -           3         
div_cntr1_RNI2ASF1[0]       SB_LUT4      I0       In      -         3.959       -         
div_cntr1_RNI2ASF1[0]       SB_LUT4      O        Out     0.449     4.408       -         
op_eq\.div_cntr210          Net          -        -       1.371     -           7         
half_sec_pulse_RNO_0        SB_LUT4      I0       In      -         5.779       -         
half_sec_pulse_RNO_0        SB_LUT4      O        Out     0.449     6.227       -         
half_sec_pulse_0_sqmuxa     Net          -        -       1.507     -           1         
half_sec_pulse              SB_DFFSS     S        In      -         7.734       -         
==========================================================================================
Total path delay (propagation time + setup) of 7.840 is 1.992(25.4%) logic and 5.848(74.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      6.664
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.559

    - Propagation time:                      7.685
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.127

    Number of logic level(s):                3
    Starting point:                          div_cntr1[9] / Q
    Ending point:                            half_sec_pulse / S
    The start point is clocked by            VGA_PLL|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            VGA_PLL|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                           Pin      Pin               Arrival     No. of    
Name                        Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------
div_cntr1[9]                SB_DFF       Q        Out     0.540     0.540       -         
div_cntr1[9]                Net          -        -       1.599     -           3         
div_cntr1_RNISPPD[8]        SB_LUT4      I1       In      -         2.139       -         
div_cntr1_RNISPPD[8]        SB_LUT4      O        Out     0.400     2.539       -         
op_eq\.div_cntr210_8        Net          -        -       1.371     -           3         
div_cntr1_RNI2ASF1[0]       SB_LUT4      I0       In      -         3.910       -         
div_cntr1_RNI2ASF1[0]       SB_LUT4      O        Out     0.449     4.359       -         
op_eq\.div_cntr210          Net          -        -       1.371     -           7         
half_sec_pulse_RNO_0        SB_LUT4      I0       In      -         5.729       -         
half_sec_pulse_RNO_0        SB_LUT4      O        Out     0.449     6.178       -         
half_sec_pulse_0_sqmuxa     Net          -        -       1.507     -           1         
half_sec_pulse              SB_DFFSS     S        In      -         7.685       -         
==========================================================================================
Total path delay (propagation time + setup) of 7.790 is 1.942(24.9%) logic and 5.848(75.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      6.664
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.559

    - Propagation time:                      7.685
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.127

    Number of logic level(s):                3
    Starting point:                          div_cntr1[12] / Q
    Ending point:                            half_sec_pulse / S
    The start point is clocked by            VGA_PLL|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            VGA_PLL|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                           Pin      Pin               Arrival     No. of    
Name                        Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------
div_cntr1[12]               SB_DFF       Q        Out     0.540     0.540       -         
div_cntr1[12]               Net          -        -       1.599     -           3         
div_cntr1_RNIQ64L[15]       SB_LUT4      I0       In      -         2.139       -         
div_cntr1_RNIQ64L[15]       SB_LUT4      O        Out     0.449     2.588       -         
op_eq\.div_cntr210_9        Net          -        -       1.371     -           3         
div_cntr1_RNI2ASF1[0]       SB_LUT4      I1       In      -         3.959       -         
div_cntr1_RNI2ASF1[0]       SB_LUT4      O        Out     0.400     4.359       -         
op_eq\.div_cntr210          Net          -        -       1.371     -           7         
half_sec_pulse_RNO_0        SB_LUT4      I0       In      -         5.729       -         
half_sec_pulse_RNO_0        SB_LUT4      O        Out     0.449     6.178       -         
half_sec_pulse_0_sqmuxa     Net          -        -       1.507     -           1         
half_sec_pulse              SB_DFFSS     S        In      -         7.685       -         
==========================================================================================
Total path delay (propagation time + setup) of 7.790 is 1.942(24.9%) logic and 5.848(75.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      6.664
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.559

    - Propagation time:                      7.664
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.106

    Number of logic level(s):                3
    Starting point:                          div_cntr1[0] / Q
    Ending point:                            half_sec_pulse / S
    The start point is clocked by            VGA_PLL|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            VGA_PLL|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                           Pin      Pin               Arrival     No. of    
Name                        Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------
div_cntr1[0]                SB_DFF       Q        Out     0.540     0.540       -         
div_cntr1[0]                Net          -        -       1.599     -           3         
div_cntr1_RNIESE6[0]        SB_LUT4      I0       In      -         2.139       -         
div_cntr1_RNIESE6[0]        SB_LUT4      O        Out     0.449     2.588       -         
op_eq\.div_cntr210_10       Net          -        -       1.371     -           3         
div_cntr1_RNI2ASF1[0]       SB_LUT4      I2       In      -         3.959       -         
div_cntr1_RNI2ASF1[0]       SB_LUT4      O        Out     0.379     4.338       -         
op_eq\.div_cntr210          Net          -        -       1.371     -           7         
half_sec_pulse_RNO_0        SB_LUT4      I0       In      -         5.708       -         
half_sec_pulse_RNO_0        SB_LUT4      O        Out     0.449     6.157       -         
half_sec_pulse_0_sqmuxa     Net          -        -       1.507     -           1         
half_sec_pulse              SB_DFFSS     S        In      -         7.664       -         
==========================================================================================
Total path delay (propagation time + setup) of 7.769 is 1.922(24.7%) logic and 5.848(75.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      6.664
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.559

    - Propagation time:                      7.664
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.106

    Number of logic level(s):                3
    Starting point:                          div_cntr1[10] / Q
    Ending point:                            half_sec_pulse / S
    The start point is clocked by            VGA_PLL|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            VGA_PLL|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                           Pin      Pin               Arrival     No. of    
Name                        Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------
div_cntr1[10]               SB_DFF       Q        Out     0.540     0.540       -         
div_cntr1[10]               Net          -        -       1.599     -           3         
div_cntr1_RNISPPD[8]        SB_LUT4      I2       In      -         2.139       -         
div_cntr1_RNISPPD[8]        SB_LUT4      O        Out     0.379     2.518       -         
op_eq\.div_cntr210_8        Net          -        -       1.371     -           3         
div_cntr1_RNI2ASF1[0]       SB_LUT4      I0       In      -         3.889       -         
div_cntr1_RNI2ASF1[0]       SB_LUT4      O        Out     0.449     4.338       -         
op_eq\.div_cntr210          Net          -        -       1.371     -           7         
half_sec_pulse_RNO_0        SB_LUT4      I0       In      -         5.708       -         
half_sec_pulse_RNO_0        SB_LUT4      O        Out     0.449     6.157       -         
half_sec_pulse_0_sqmuxa     Net          -        -       1.507     -           1         
half_sec_pulse              SB_DFFSS     S        In      -         7.664       -         
==========================================================================================
Total path delay (propagation time + setup) of 7.769 is 1.922(24.7%) logic and 5.848(75.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for LED_VHDL 

Mapping to part: ice40hx8kct256
Cell usage:
GND             1 use
SB_CARRY        15 uses
SB_DFF          17 uses
SB_DFFE         7 uses
SB_DFFSS        1 use
SB_PLL40_CORE   1 use
VCC             1 use
SB_LUT4         40 uses

I/O ports: 10
I/O primitives: 10
SB_IO          10 uses

I/O Register bits:                  0
Register bits not including I/Os:   25 (0%)
Total load per clock:
   LED_VHDL|CLK: 1
   VGA_PLL|PLLOUTGLOBAL_derived_clock: 26

@S |Mapping Summary:
Total  LUTs: 40 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 40 = 40 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri May 17 19:14:50 2024

###########################################################]


Synthesis exit by 0.
Current Implementation VGA_Implmnt its sbt path: F:/Projects/FPGA/ICE40/ICE40HX8K_breakout/VGA/ICECUBE/VGA/VGA_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 7 seconds


"F:/Programs/ICEcube2/sbt_backend/bin/win32/opt\edifparser.exe" "F:\Programs\ICEcube2\sbt_backend\devices\ICE40P08.dev" "F:/Projects/FPGA/ICE40/ICE40HX8K_breakout/VGA/ICECUBE/VGA/VGA_Implmnt/VGA.edf " "F:/Projects/FPGA/ICE40/ICE40HX8K_breakout/VGA/ICECUBE/VGA/VGA_Implmnt\sbt\netlist" "-pCT256" "-yF:/Projects/FPGA/ICE40/ICE40HX8K_breakout/VGA/ICECUBE/VGA/VGA.pcf " -c --devicename iCE40HX8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: F:/Projects/FPGA/ICE40/ICE40HX8K_breakout/VGA/ICECUBE/VGA/VGA_Implmnt/VGA.edf...
Parsing constraint file: F:/Projects/FPGA/ICE40/ICE40HX8K_breakout/VGA/ICECUBE/VGA/VGA.pcf ...
start to read sdc/scf file F:/Projects/FPGA/ICE40/ICE40HX8K_breakout/VGA/ICECUBE/VGA/VGA_Implmnt/VGA.scf
sdc_reader OK F:/Projects/FPGA/ICE40/ICE40HX8K_breakout/VGA/ICECUBE/VGA/VGA_Implmnt/VGA.scf
Stored edif netlist at F:/Projects/FPGA/ICE40/ICE40HX8K_breakout/VGA/ICECUBE/VGA/VGA_Implmnt\sbt\netlist\oadb-LED_VHDL...

write Timing Constraint to F:/Projects/FPGA/ICE40/ICE40HX8K_breakout/VGA/ICECUBE/VGA/VGA_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: LED_VHDL

EDF Parser run-time: 1 (sec)
edif parser succeed.


"F:/Programs/ICEcube2/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "F:/Projects/FPGA/ICE40/ICE40HX8K_breakout/VGA/ICECUBE/VGA/VGA_Implmnt\sbt\netlist\oadb-LED_VHDL" --outdir "F:/Projects/FPGA/ICE40/ICE40HX8K_breakout/VGA/ICECUBE/VGA/VGA_Implmnt\sbt\outputs\placer" --device-file "F:\Programs\ICEcube2\sbt_backend\devices\ICE40P08.dev" --package CT256 --deviceMarketName iCE40HX8K --sdc-file "F:/Projects/FPGA/ICE40/ICE40HX8K_breakout/VGA/ICECUBE/VGA/VGA_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "F:\Programs\ICEcube2\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "F:/Projects/FPGA/ICE40/ICE40HX8K_breakout/VGA/ICECUBE/VGA/VGA_Implmnt\sbt\outputs\placer\LED_VHDL_pl.sdc"
starting placerrunning placerExecuting : F:\Programs\ICEcube2\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib F:/Projects/FPGA/ICE40/ICE40HX8K_breakout/VGA/ICECUBE/VGA/VGA_Implmnt\sbt\netlist\oadb-LED_VHDL --outdir F:/Projects/FPGA/ICE40/ICE40HX8K_breakout/VGA/ICECUBE/VGA/VGA_Implmnt\sbt\outputs\placer --device-file F:\Programs\ICEcube2\sbt_backend\devices\ICE40P08.dev --package CT256 --deviceMarketName iCE40HX8K --sdc-file F:/Projects/FPGA/ICE40/ICE40HX8K_breakout/VGA/ICECUBE/VGA/VGA_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file F:\Programs\ICEcube2\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file F:/Projects/FPGA/ICE40/ICE40HX8K_breakout/VGA/ICECUBE/VGA/VGA_Implmnt\sbt\outputs\placer\LED_VHDL_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - F:\Programs\ICEcube2\sbt_backend\devices\ICE40P08.dev
Package              - CT256
Design database      - F:/Projects/FPGA/ICE40/ICE40HX8K_breakout/VGA/ICECUBE/VGA/VGA_Implmnt\sbt\netlist\oadb-LED_VHDL
SDC file             - F:/Projects/FPGA/ICE40/ICE40HX8K_breakout/VGA/ICECUBE/VGA/VGA_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - F:/Projects/FPGA/ICE40/ICE40HX8K_breakout/VGA/ICECUBE/VGA/VGA_Implmnt\sbt\outputs\placer
Timing library       - F:\Programs\ICEcube2\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: F:/Projects/FPGA/ICE40/ICE40HX8K_breakout/VGA/ICECUBE/VGA/VGA_Implmnt\sbt\netlist\oadb-LED_VHDL/BFPGA_DESIGN_ep
I2065: Reading device file : F:\Programs\ICEcube2\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	40
    Number of DFFs      	:	25
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	15
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	10
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	1
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	1
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Info-1404: Inferred PLL generated clock at VGA_PLL_inst.VGA_PLL_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL

Design Statistics after Packing
    Number of LUTs      	:	42
    Number of DFFs      	:	25
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	15

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	10
        LUT, DFF and CARRY	:	15
    Combinational LogicCells
        Only LUT         	:	17
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	42/7680
    PLBs                        :	7/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	10/206
    PLLs                        :	1/2


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
Warning-1034: Found non-unate timing arc, from pin "in3" to pin "lcout" of instance "GB_BUFFER_PLL_out_c_THRU_LUT4_0_LC_40", in the clock network. Converting the timing arc to positive-unate
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 8.9 (sec)

Final Design Statistics
    Number of LUTs      	:	42
    Number of DFFs      	:	25
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	15
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	10
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	42/7680
    PLBs                        :	10/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	10/206
    PLLs                        :	1/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 3
Clock: LED_VHDL|CLK | Frequency: N/A | Target: 150.15 MHz
Clock: VGA_PLL_inst.VGA_PLL_inst/PLLOUTCORE | Frequency: N/A | Target: 314.38 MHz
Clock: VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL | Frequency: 191.41 MHz | Target: 314.38 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 9.8 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"F:/Programs/ICEcube2/sbt_backend/bin/win32/opt\packer.exe" "F:\Programs\ICEcube2\sbt_backend\devices\ICE40P08.dev" "F:/Projects/FPGA/ICE40/ICE40HX8K_breakout/VGA/ICECUBE/VGA/VGA_Implmnt\sbt\netlist\oadb-LED_VHDL" --package CT256 --outdir "F:/Projects/FPGA/ICE40/ICE40HX8K_breakout/VGA/ICECUBE/VGA/VGA_Implmnt\sbt\outputs\packer" --DRC_only  --translator "F:\Programs\ICEcube2\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "F:/Projects/FPGA/ICE40/ICE40HX8K_breakout/VGA/ICECUBE/VGA/VGA_Implmnt\sbt\outputs\placer\LED_VHDL_pl.sdc" --dst_sdc_file "F:/Projects/FPGA/ICE40/ICE40HX8K_breakout/VGA/ICECUBE/VGA/VGA_Implmnt\sbt\outputs\packer\LED_VHDL_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 156
used logic cells: 42
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"F:/Programs/ICEcube2/sbt_backend/bin/win32/opt\packer.exe" "F:\Programs\ICEcube2\sbt_backend\devices\ICE40P08.dev" "F:/Projects/FPGA/ICE40/ICE40HX8K_breakout/VGA/ICECUBE/VGA/VGA_Implmnt\sbt\netlist\oadb-LED_VHDL" --package CT256 --outdir "F:/Projects/FPGA/ICE40/ICE40HX8K_breakout/VGA/ICECUBE/VGA/VGA_Implmnt\sbt\outputs\packer" --translator "F:\Programs\ICEcube2\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "F:/Projects/FPGA/ICE40/ICE40HX8K_breakout/VGA/ICECUBE/VGA/VGA_Implmnt\sbt\outputs\placer\LED_VHDL_pl.sdc" --dst_sdc_file "F:/Projects/FPGA/ICE40/ICE40HX8K_breakout/VGA/ICECUBE/VGA/VGA_Implmnt\sbt\outputs\packer\LED_VHDL_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 156
used logic cells: 42
Translating sdc file F:/Projects/FPGA/ICE40/ICE40HX8K_breakout/VGA/ICECUBE/VGA/VGA_Implmnt\sbt\outputs\placer\LED_VHDL_pl.sdc...
Translated sdc file is F:/Projects/FPGA/ICE40/ICE40HX8K_breakout/VGA/ICECUBE/VGA/VGA_Implmnt\sbt\outputs\packer\LED_VHDL_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"F:\Programs\ICEcube2\sbt_backend\bin\win32\opt\sbrouter.exe" "F:\Programs\ICEcube2\sbt_backend\devices\ICE40P08.dev" "F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA_Implmnt\sbt\netlist\oadb-LED_VHDL" "F:\Programs\ICEcube2\sbt_backend\devices\ice40HX8K.lib" "F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA_Implmnt\sbt\outputs\packer\LED_VHDL_pk.sdc" --outdir "F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA_Implmnt\sbt\outputs\router" --sdf_file "F:/Projects/FPGA/ICE40/ICE40HX8K_breakout/VGA/ICECUBE/VGA/VGA_Implmnt\sbt\outputs\simulation_netlist\LED_VHDL_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : F:\Programs\ICEcube2\sbt_backend\bin\win32\opt\sbrouter.exe F:\Programs\ICEcube2\sbt_backend\devices\ICE40P08.dev F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA_Implmnt\sbt\netlist\oadb-LED_VHDL F:\Programs\ICEcube2\sbt_backend\devices\ice40HX8K.lib F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA_Implmnt\sbt\outputs\packer\LED_VHDL_pk.sdc --outdir F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA_Implmnt\sbt\outputs\router --sdf_file F:/Projects/FPGA/ICE40/ICE40HX8K_breakout/VGA/ICECUBE/VGA/VGA_Implmnt\sbt\outputs\simulation_netlist\LED_VHDL_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design LED_VHDL
Read design time: 0
I1202: Reading Architecture of device iCE40HX8K
Info-1404: Inferred PLL generated clock at VGA_PLL_inst.VGA_PLL_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL
Read device time: 8
I1209: Started routing
I1223: Total Nets : 64 
I1212: Iteration  1 :    23 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design LED_VHDL
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 9 seconds
router succeed.

"F:/Programs/ICEcube2/sbt_backend/bin/win32/opt\netlister.exe" --verilog "F:/Projects/FPGA/ICE40/ICE40HX8K_breakout/VGA/ICECUBE/VGA/VGA_Implmnt\sbt\outputs\simulation_netlist\LED_VHDL_sbt.v" --vhdl "F:/Projects/FPGA/ICE40/ICE40HX8K_breakout/VGA/ICECUBE/VGA/VGA_Implmnt/sbt/outputs/simulation_netlist\LED_VHDL_sbt.vhd" --lib "F:/Projects/FPGA/ICE40/ICE40HX8K_breakout/VGA/ICECUBE/VGA/VGA_Implmnt\sbt\netlist\oadb-LED_VHDL" --view rt --device "F:\Programs\ICEcube2\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "F:/Projects/FPGA/ICE40/ICE40HX8K_breakout/VGA/ICECUBE/VGA/VGA_Implmnt\sbt\outputs\packer\LED_VHDL_pk.sdc" --out-sdc-file "F:/Projects/FPGA/ICE40/ICE40HX8K_breakout/VGA/ICECUBE/VGA/VGA_Implmnt\sbt\outputs\netlister\LED_VHDL_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing F:/Projects/FPGA/ICE40/ICE40HX8K_breakout/VGA/ICECUBE/VGA/VGA_Implmnt\sbt\outputs\simulation_netlist\LED_VHDL_sbt.v
Writing F:/Projects/FPGA/ICE40/ICE40HX8K_breakout/VGA/ICECUBE/VGA/VGA_Implmnt/sbt/outputs/simulation_netlist\LED_VHDL_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"F:/Programs/ICEcube2/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "F:/Projects/FPGA/ICE40/ICE40HX8K_breakout/VGA/ICECUBE/VGA/VGA_Implmnt\sbt\netlist\oadb-LED_VHDL" --lib-file "F:\Programs\ICEcube2\sbt_backend\devices\ice40HX8K.lib" --sdc-file "F:/Projects/FPGA/ICE40/ICE40HX8K_breakout/VGA/ICECUBE/VGA/VGA_Implmnt\sbt\outputs\netlister\LED_VHDL_sbt.sdc" --sdf-file "F:/Projects/FPGA/ICE40/ICE40HX8K_breakout/VGA/ICECUBE/VGA/VGA_Implmnt\sbt\outputs\simulation_netlist\LED_VHDL_sbt.sdf" --report-file "F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA_Implmnt\sbt\outputs\timer\LED_VHDL_timing.rpt" --device-file "F:\Programs\ICEcube2\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : F:\Programs\ICEcube2\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib F:/Projects/FPGA/ICE40/ICE40HX8K_breakout/VGA/ICECUBE/VGA/VGA_Implmnt\sbt\netlist\oadb-LED_VHDL --lib-file F:\Programs\ICEcube2\sbt_backend\devices\ice40HX8K.lib --sdc-file F:/Projects/FPGA/ICE40/ICE40HX8K_breakout/VGA/ICECUBE/VGA/VGA_Implmnt\sbt\outputs\netlister\LED_VHDL_sbt.sdc --sdf-file F:/Projects/FPGA/ICE40/ICE40HX8K_breakout/VGA/ICECUBE/VGA/VGA_Implmnt\sbt\outputs\simulation_netlist\LED_VHDL_sbt.sdf --report-file F:\Projects\FPGA\ICE40\ICE40HX8K_breakout\VGA\ICECUBE\VGA\VGA_Implmnt\sbt\outputs\timer\LED_VHDL_timing.rpt --device-file F:\Programs\ICEcube2\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Info-1404: Inferred PLL generated clock at VGA_PLL_inst.VGA_PLL_inst/PLLOUTGLOBAL
Info-1404: Inferred PLL generated clock at VGA_PLL_inst.VGA_PLL_inst/PLLOUTCORE
Timer run-time: 1 seconds
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "PLL_out_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
timer succeed.
timer succeeded.


"F:/Programs/ICEcube2/sbt_backend/bin/win32/opt\bitmap.exe" "F:\Programs\ICEcube2\sbt_backend\devices\ICE40P08.dev" --design "F:/Projects/FPGA/ICE40/ICE40HX8K_breakout/VGA/ICECUBE/VGA/VGA_Implmnt\sbt\netlist\oadb-LED_VHDL" --device_name iCE40HX8K --package CT256 --outdir "F:/Projects/FPGA/ICE40/ICE40HX8K_breakout/VGA/ICECUBE/VGA/VGA_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
Unrecognizable name LED_VHDL
