\BOOKMARK [0][-]{chapter*.6}{List\040of\040Figures}{}% 1
\BOOKMARK [0][-]{chapter.1}{Introduction}{}% 2
\BOOKMARK [1][-]{section.1.1}{Motivation}{chapter.1}% 3
\BOOKMARK [1][-]{section.1.2}{Organization\040of\040Thesis}{chapter.1}% 4
\BOOKMARK [0][-]{chapter.2}{Literature\040Review}{}% 5
\BOOKMARK [0][-]{chapter.3}{Background}{}% 6
\BOOKMARK [1][-]{section.3.1}{Sparse\040Matrix\040Data\040Structures}{chapter.3}% 7
\BOOKMARK [1][-]{section.3.2}{Sparse\040LU\040Decomposition}{chapter.3}% 8
\BOOKMARK [1][-]{section.3.3}{Pre-processing\040of\040Matrix}{chapter.3}% 9
\BOOKMARK [1][-]{section.3.4}{Gilbert-Peierls'\040Algorithm}{chapter.3}% 10
\BOOKMARK [0][-]{chapter.4}{Scheduler}{}% 11
\BOOKMARK [1][-]{section.4.1}{Matrix\040Data\040and\040Hardware\040Constraints}{chapter.4}% 12
\BOOKMARK [1][-]{section.4.2}{Symbolic\040analysis}{chapter.4}% 13
\BOOKMARK [1][-]{section.4.3}{Priority\040Ordering}{chapter.4}% 14
\BOOKMARK [1][-]{section.4.4}{Priority\040List\040Based\040Scheduling}{chapter.4}% 15
\BOOKMARK [0][-]{chapter.5}{Hardware\040Design}{}% 16
\BOOKMARK [1][-]{section.5.1}{Block\040Memory\040Generator\040\(BRAM\040Unit\)\040IP}{chapter.5}% 17
\BOOKMARK [1][-]{section.5.2}{Floating-point\040IP}{chapter.5}% 18
\BOOKMARK [1][-]{section.5.3}{Crossbar\040switch\040box}{chapter.5}% 19
\BOOKMARK [0][-]{chapter.6}{Conclusion}{}% 20
\BOOKMARK [0][-]{chapter*.23}{Bibliography}{}% 21
