module bitwise_unit(
input [7:0] a,
input [7:0] b,
input [1:0] sel,
ouput reg [7:0] result);
always @(*) begin
case (sel)
2'b00: result = a & b;
2'b01: result = a | b;
2'b10: result = a ^ b;
2'b11: result = ~a;
default:result = 8'b00000000;
endcase
end
endmodule
