Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.15 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.15 secs
 
--> Reading design: rotation_on_fpga.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "rotation_on_fpga.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "rotation_on_fpga"
Output Format                      : NGC
Target Device                      : xc7a100t-3-csg324

---- Source Options
Top Module Name                    : rotation_on_fpga
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\Users\Ankit\Desktop\AHD\UniversalRotator\simple_pushButton.vhd" into library work
Parsing entity <rotation_on_fpga>.
Parsing architecture <rotation> of entity <rotation_on_fpga>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <rotation_on_fpga> (architecture <rotation>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <rotation_on_fpga>.
    Related source file is "C:\Users\Ankit\Desktop\AHD\UniversalRotator\simple_pushButton.vhd".
WARNING:Xst:647 - Input <State4> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <A<14>>.
    Found 1-bit register for signal <A<13>>.
    Found 1-bit register for signal <A<12>>.
    Found 1-bit register for signal <A<11>>.
    Found 1-bit register for signal <A<10>>.
    Found 1-bit register for signal <A<9>>.
    Found 1-bit register for signal <A<8>>.
    Found 1-bit register for signal <A<7>>.
    Found 1-bit register for signal <A<6>>.
    Found 1-bit register for signal <A<5>>.
    Found 1-bit register for signal <A<4>>.
    Found 1-bit register for signal <A<3>>.
    Found 1-bit register for signal <A<2>>.
    Found 1-bit register for signal <A<1>>.
    Found 1-bit register for signal <A<0>>.
    Found 1-bit register for signal <A<31>>.
    Found 1-bit register for signal <A<30>>.
    Found 1-bit register for signal <A<29>>.
    Found 1-bit register for signal <A<28>>.
    Found 1-bit register for signal <A<27>>.
    Found 1-bit register for signal <A<26>>.
    Found 1-bit register for signal <A<25>>.
    Found 1-bit register for signal <A<24>>.
    Found 1-bit register for signal <A<23>>.
    Found 1-bit register for signal <A<22>>.
    Found 1-bit register for signal <A<21>>.
    Found 1-bit register for signal <A<20>>.
    Found 1-bit register for signal <A<19>>.
    Found 1-bit register for signal <A<18>>.
    Found 1-bit register for signal <A<17>>.
    Found 1-bit register for signal <A<16>>.
    Found 5-bit register for signal <rotate_amount>.
    Found 16-bit register for signal <O_final>.
    Found 1-bit register for signal <A<15>>.
    Found 32-bit 32-to-1 multiplexer for signal <O_left> created at line 19.
    Summary:
	inferred  53 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <rotation_on_fpga> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                                            : 34
 1-bit register                                        : 32
 16-bit register                                       : 1
 5-bit register                                        : 1
# Multiplexers                                         : 1
 32-bit 32-to-1 multiplexer                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Registers                                            : 53
 Flip-Flops                                            : 53
# Multiplexers                                         : 1
 32-bit 32-to-1 multiplexer                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <rotation_on_fpga> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block rotation_on_fpga, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 53
 Flip-Flops                                            : 53

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : rotation_on_fpga.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 81
#      LUT3                        : 22
#      LUT5                        : 42
#      LUT6                        : 16
#      MUXF7                       : 1
# FlipFlops/Latches                : 53
#      FD                          : 37
#      FDE                         : 16
# Clock Buffers                    : 4
#      BUFGP                       : 4
# IO Buffers                       : 32
#      IBUF                        : 16
#      OBUF                        : 16

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              37  out of  126800     0%  
 Number of Slice LUTs:                   80  out of  63400     0%  
    Number used as Logic:                80  out of  63400     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     85
   Number with an unused Flip Flop:      48  out of     85    56%  
   Number with an unused LUT:             5  out of     85     5%  
   Number of fully used LUT-FF pairs:    32  out of     85    37%  
   Number of unique control sets:         4

IO Utilization: 
 Number of IOs:                          37
 Number of bonded IOBs:                  36  out of    210    17%  
    IOB Flip Flops/Latches:              16

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                4  out of     32    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
State1                             | BUFGP                  | 16    |
State2                             | BUFGP                  | 16    |
State3                             | BUFGP                  | 5     |
State5                             | BUFGP                  | 16    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: No path found
   Minimum input arrival time before clock: 0.459ns
   Maximum output required time after clock: 0.640ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'State1'
  Total number of paths / destination ports: 16 / 16
-------------------------------------------------------------------------
Offset:              0.372ns (Levels of Logic = 1)
  Source:            Inp<1> (PAD)
  Destination:       A_1 (FF)
  Destination Clock: State1 rising

  Data Path: Inp<1> to A_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            19   0.001   0.363  Inp_1_IBUF (Inp_1_IBUF)
     FD:D                      0.008          A_1
    ----------------------------------------
    Total                      0.372ns (0.009ns logic, 0.363ns route)
                                       (2.4% logic, 97.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'State2'
  Total number of paths / destination ports: 16 / 16
-------------------------------------------------------------------------
Offset:              0.372ns (Levels of Logic = 1)
  Source:            Inp<1> (PAD)
  Destination:       A_17 (FF)
  Destination Clock: State2 rising

  Data Path: Inp<1> to A_17
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            19   0.001   0.363  Inp_1_IBUF (Inp_1_IBUF)
     FD:D                      0.008          A_17
    ----------------------------------------
    Total                      0.372ns (0.009ns logic, 0.363ns route)
                                       (2.4% logic, 97.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'State3'
  Total number of paths / destination ports: 5 / 5
-------------------------------------------------------------------------
Offset:              0.372ns (Levels of Logic = 1)
  Source:            Inp<1> (PAD)
  Destination:       rotate_amount_1 (FF)
  Destination Clock: State3 rising

  Data Path: Inp<1> to rotate_amount_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            19   0.001   0.363  Inp_1_IBUF (Inp_1_IBUF)
     FD:D                      0.008          rotate_amount_1
    ----------------------------------------
    Total                      0.372ns (0.009ns logic, 0.363ns route)
                                       (2.4% logic, 97.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'State5'
  Total number of paths / destination ports: 16 / 16
-------------------------------------------------------------------------
Offset:              0.459ns (Levels of Logic = 1)
  Source:            Inp<1> (PAD)
  Destination:       O_final_0 (FF)
  Destination Clock: State5 rising

  Data Path: Inp<1> to O_final_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            19   0.001   0.363  Inp_1_IBUF (Inp_1_IBUF)
     FDE:CE                    0.095          O_final_0
    ----------------------------------------
    Total                      0.459ns (0.096ns logic, 0.363ns route)
                                       (20.9% logic, 79.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'State5'
  Total number of paths / destination ports: 16 / 16
-------------------------------------------------------------------------
Offset:              0.640ns (Levels of Logic = 1)
  Source:            O_final_15 (FF)
  Destination:       O_final<15> (PAD)
  Source Clock:      State5 rising

  Data Path: O_final_15 to O_final<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              1   0.361   0.279  O_final_15 (O_final_15)
     OBUF:I->O                 0.000          O_final_15_OBUF (O_final<15>)
    ----------------------------------------
    Total                      0.640ns (0.361ns logic, 0.279ns route)
                                       (56.4% logic, 43.6% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock State5
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
State1         |    2.433|         |         |         |
State2         |    2.434|         |         |         |
State3         |    2.668|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 12.00 secs
Total CPU time to Xst completion: 11.97 secs
 
--> 

Total memory usage is 432988 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    1 (   0 filtered)
Number of infos    :    0 (   0 filtered)

