{"boosting memory performance of many core fpga device through dynamic precedence graph": {"filter": "Manual Removal", "author": ["Bai Yu", "Abigail Fuentes-Rivera", "Michael Riera", "Mohammed Alawad", "Mingjie Lin"]}, "a soft coarse grained reconfigurable array based high level synthesis methodology promoting design productivity and exploring extreme fpga frequency": {"filter": "Manual Removal", "author": ["Cheng Liu", "Colin Yu Lin", "Hayden Kwok-Hay So"]}, "accurate thermal profile estimation and validation for fpga mapped circuits": {"filter": "Manual Removal", "author": ["Abdulazim Amouri", "Hussam Amrouch", "Thomas Ebi", "Jorg Henkel", "Mehdi Baradaran Tahoori"]}, "memory access scheduling on the convey hc 1": {"filter": "Manual Removal", "author": ["Zheming Jin", "Jason D. Bakos"]}, "exploring manycore multinode systems for irregular applications with fpga prototyping": {"filter": "Manual Removal", "author": ["Marco Ceriani", "Gianluca Palermo", "Simone Secchi", "Antonino Tumeo", "Oreste Villa"]}, "high level description and synthesis of floating point accumulators on fpga": {"filter": "Manual Removal", "author": ["Marc-Andre Daigneault", "Jean-Pierre David"]}, "fassem fpga based acceleration of de novo genome assembly": {"filter": "Manual Removal", "author": ["B. Sharat Chandra Varma", "Kolin Paul", "M. Balakrishnan", "Dominique Lavenier"]}, "on chip context save and restore of hardware tasks on partially reconfigurable fpgas": {"filter": "Manual Removal", "author": ["Aurelio Morales-Villanueva", "Ann Gordon-Ross"]}, "an evaluation of high performance embedded processing on mppas": {"filter": "Manual Removal", "author": ["Zain-ul-Abdin", "Bertil Svensson"]}, "a configurable architecture for a visual saliency system and its application in retail": {"filter": "Manual Removal", "author": ["Nandhini Chandramoorthy", "Siddharth Advani", "Kevin M. Irick", "Vijaykrishnan Narayanan"]}, "shrinkwrap compiler enabled optimization and customization of soft memory interconnects": {"filter": "Manual Removal", "author": ["Eric S. Chung", "Michael Papamichael"]}, "elementary function implementation with optimized sub range polynomial evaluation": {"filter": "Manual Removal", "author": ["Martin Langhammer", "Bogdan Pasca"]}, "high speed video processing using fine grained processing on fpga platform": {"filter": "Manual Removal", "author": ["Zhi Ping Ang", "Akash Kumar", "Yajun Ha"]}, "hardware software codesign for embedded numerical acceleration": {"filter": "Manual Removal", "author": ["Ranko Sredojevic", "Andrew Wright", "Vladimir Stojanovic"]}, "global control and storage synthesis for a system level synthesis approach": {"filter": "Manual Removal", "author": ["Shuo Li", "Nasim Farahini", "Ahmed Hemani"]}, "an fpga based pci e root complex architecture for standalone sopcs": {"filter": "Manual Removal", "author": ["Yingjie Cao", "Yongxin Zhu", "Xu Wang", "Jiang Jiang", "Meikang Qiu"]}, "an approach to a fully automated partial reconfiguration design flow": {"filter": "Manual Removal", "author": ["Kizheppatt Vipin", "Suhaib A. Fahmy"]}, "a multithreaded vliw soft processor family": {"filter": "Manual Removal", "author": ["Kalin Ovtcharov", "Ilian Tili", "J. Gregory Steffan"]}, "a reconfigurable architecture for 1 d and 2 d discrete wavelet transform": {"filter": "Manual Removal", "author": ["Qing Sun", "Jiang Jiang", "Yongxin Zhu", "Yuzhuo Fu"]}, "acceleration of sql restrictions and aggregations through fpga based dynamic partial reconfiguration": {"filter": "Manual Removal", "author": ["Christopher Dennl", "Daniel Ziener", "Jurgen Teich"]}, "a case for heterogeneous technology mapping soft versus hard multiplexers": {"filter": "Manual Removal", "author": ["Madhura Purnaprajna", "Paolo Ienne"]}, "accelerating join operation for relational databases with fpgas": {"filter": "Manual Removal", "author": ["Robert J. Halstead", "Bharat Sukhwani", "Hong Min", "Mathew Thoennes", "Parijat Dube", "Sameh W. Asaad", "Balakrishna Iyer"]}, "a fast and accurate fpga based fault injection system": {"filter": "Manual Removal", "author": ["Thomas Schweizer", "Dustin Peterson", "Johannes Maximilian Kuhn", "Tommy Kuhn", "Wolfgang Rosenstiel"]}, "binding hardware ips to specific fpga device via inter twining the puf response with the fsm of sequential circuits": {"filter": "Manual Removal", "author": ["Jiliang Zhang", "Yaping Lin", "Yongqiang Lu", "Ray C. C. Cheung", "Wenjie Che", "Qiang Zhou", "Jinian Bian"]}, "a delay based puf design using multiplexers on fpga": {"filter": "Manual Removal", "author": ["Miaoqing Huang", "Shiming Li"]}, "global atmospheric simulation on a reconfigurable platform": {"filter": "Manual Removal", "author": ["Lin Gan", "Haohuan Fu", "Wayne Luk", "Chao Yang", "Wei Xue", "Guangwen Yang"]}, "enabling hardware exploration in software defined networking a flexible portable openflow switch": {"filter": "Manual Removal", "author": ["Asif Khan", "Nirav Dave"]}, "prml a modeling language for rapid design exploration of partially reconfigurable fpgas": {"filter": "Manual Removal", "author": ["Rohit Kumar", "Ann Gordon-Ross"]}, "fpga simulation engine for customized construction of neural microcircuit": {"filter": "Manual Removal", "author": ["Jason Cong", "Hugh T. Blair", "Di Wu"]}, "reconfigurable computing in the era of post silicon scaling panel discussion": {"filter": "Manual Removal", "author": ["Eric S. Chung", "Doug Burger", "Mike Butts", "Jan Gray", "Chuck Thacker", "Kees A. Vissers", "John Wawrzynek"]}, "the impact of hardware communication on a heterogeneous computing system": {"filter": "Manual Removal", "author": ["Shanyuan Gao", "Bin Huang", "Ron Sass"]}, "accelerating the computation of induced dipoles for molecular mechanics with dataflow engines": {"filter": "Manual Removal", "author": ["Frederico Pratas", "Diego Oriato", "Oliver Pell", "Ricardo A. Mata", "Leonel Sousa"]}, "efficient large integer squarers on fpga": {"filter": "Manual Removal", "author": ["Simin Xu", "Suhaib A. Fahmy", "Ian Vince McLoughlin"]}}