
*** Running vivado
    with args -log DisplaySelect.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source DisplaySelect.tcl


****** Vivado v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source DisplaySelect.tcl -notrace
Command: synth_design -top DisplaySelect -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10960 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:48 . Memory (MB): peak = 282.172 ; gain = 72.191
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'DisplaySelect' [C:/Users/admin/Desktop/CPU/basy3-version/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/DisplaySelect.v:22]
	Parameter t1 bound to: 50000 - type: integer 
	Parameter TIME_20MS bound to: 1000 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/admin/Desktop/CPU/basy3-version/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/DisplaySelect.v:67]
WARNING: [Synth 8-567] referenced signal 'show' should be on the sensitivity list [C:/Users/admin/Desktop/CPU/basy3-version/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/DisplaySelect.v:48]
INFO: [Synth 8-638] synthesizing module 'MonoCycleCPU' [C:/Users/admin/Desktop/CPU/basy3-version/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/MonoCycleCPU.v:23]
INFO: [Synth 8-638] synthesizing module 'PC' [C:/Users/admin/Desktop/CPU/basy3-version/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/PC.v:22]
INFO: [Synth 8-256] done synthesizing module 'PC' (1#1) [C:/Users/admin/Desktop/CPU/basy3-version/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/PC.v:22]
WARNING: [Synth 8-689] width (16) of port connection 'immediate' does not match port width (32) of module 'PC' [C:/Users/admin/Desktop/CPU/basy3-version/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/MonoCycleCPU.v:39]
INFO: [Synth 8-638] synthesizing module 'ALU' [C:/Users/admin/Desktop/CPU/basy3-version/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/ALU.v:25]
WARNING: [Synth 8-324] index 31 out of range [C:/Users/admin/Desktop/CPU/basy3-version/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/ALU.v:51]
WARNING: [Synth 8-324] index 31 out of range [C:/Users/admin/Desktop/CPU/basy3-version/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/ALU.v:51]
WARNING: [Synth 8-324] index 31 out of range [C:/Users/admin/Desktop/CPU/basy3-version/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/ALU.v:51]
INFO: [Synth 8-256] done synthesizing module 'ALU' (2#1) [C:/Users/admin/Desktop/CPU/basy3-version/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/ALU.v:25]
WARNING: [Synth 8-689] width (32) of port connection 'ReadData1' does not match port width (8) of module 'ALU' [C:/Users/admin/Desktop/CPU/basy3-version/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/MonoCycleCPU.v:40]
WARNING: [Synth 8-689] width (32) of port connection 'ReadData2' does not match port width (8) of module 'ALU' [C:/Users/admin/Desktop/CPU/basy3-version/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/MonoCycleCPU.v:40]
WARNING: [Synth 8-689] width (32) of port connection 'inExt' does not match port width (8) of module 'ALU' [C:/Users/admin/Desktop/CPU/basy3-version/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/MonoCycleCPU.v:40]
WARNING: [Synth 8-689] width (32) of port connection 'result' does not match port width (8) of module 'ALU' [C:/Users/admin/Desktop/CPU/basy3-version/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/MonoCycleCPU.v:40]
INFO: [Synth 8-638] synthesizing module 'ControlUnit' [C:/Users/admin/Desktop/CPU/basy3-version/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/ControlUnit.v:23]
INFO: [Synth 8-256] done synthesizing module 'ControlUnit' (3#1) [C:/Users/admin/Desktop/CPU/basy3-version/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/ControlUnit.v:23]
INFO: [Synth 8-638] synthesizing module 'DataMemory' [C:/Users/admin/Desktop/CPU/basy3-version/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/DataMemory.v:23]
WARNING: [Synth 8-567] referenced signal 'Daddr' should be on the sensitivity list [C:/Users/admin/Desktop/CPU/basy3-version/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/DataMemory.v:35]
WARNING: [Synth 8-567] referenced signal 'memory' should be on the sensitivity list [C:/Users/admin/Desktop/CPU/basy3-version/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/DataMemory.v:35]
INFO: [Synth 8-256] done synthesizing module 'DataMemory' (4#1) [C:/Users/admin/Desktop/CPU/basy3-version/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/DataMemory.v:23]
INFO: [Synth 8-638] synthesizing module 'InstructionMemory' [C:/Users/admin/Desktop/CPU/basy3-version/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/InstructionMemory.v:23]
INFO: [Synth 8-3876] $readmem data file 'C:/Users/admin/Desktop/CPU/basy3-version/MonoCycleCPU/instructions.txt' is read successfully [C:/Users/admin/Desktop/CPU/basy3-version/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/InstructionMemory.v:37]
INFO: [Synth 8-256] done synthesizing module 'InstructionMemory' (5#1) [C:/Users/admin/Desktop/CPU/basy3-version/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/InstructionMemory.v:23]
INFO: [Synth 8-638] synthesizing module 'RegisterFile' [C:/Users/admin/Desktop/CPU/basy3-version/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/RegisterFile.v:23]
INFO: [Synth 8-256] done synthesizing module 'RegisterFile' (6#1) [C:/Users/admin/Desktop/CPU/basy3-version/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/RegisterFile.v:23]
WARNING: [Synth 8-689] width (16) of port connection 'immediate' does not match port width (11) of module 'RegisterFile' [C:/Users/admin/Desktop/CPU/basy3-version/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/MonoCycleCPU.v:44]
INFO: [Synth 8-638] synthesizing module 'SignZeroExtend' [C:/Users/admin/Desktop/CPU/basy3-version/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/SignZeroExtend.v:23]
INFO: [Synth 8-256] done synthesizing module 'SignZeroExtend' (7#1) [C:/Users/admin/Desktop/CPU/basy3-version/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/SignZeroExtend.v:23]
INFO: [Synth 8-256] done synthesizing module 'MonoCycleCPU' (8#1) [C:/Users/admin/Desktop/CPU/basy3-version/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/MonoCycleCPU.v:23]
INFO: [Synth 8-256] done synthesizing module 'DisplaySelect' (9#1) [C:/Users/admin/Desktop/CPU/basy3-version/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/DisplaySelect.v:22]
WARNING: [Synth 8-3331] design RegisterFile has unconnected port immediate[5]
WARNING: [Synth 8-3331] design RegisterFile has unconnected port immediate[4]
WARNING: [Synth 8-3331] design RegisterFile has unconnected port immediate[3]
WARNING: [Synth 8-3331] design RegisterFile has unconnected port immediate[2]
WARNING: [Synth 8-3331] design RegisterFile has unconnected port immediate[1]
WARNING: [Synth 8-3331] design RegisterFile has unconnected port immediate[0]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port pc[1]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port pc[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:53 . Memory (MB): peak = 336.254 ; gain = 126.273
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:55 . Memory (MB): peak = 336.254 ; gain = 126.273
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/admin/Desktop/CPU/basy3-version/MonoCycleCPU/MonoCycleCPU.srcs/constrs_1/new/BASY.xdc]
Finished Parsing XDC File [C:/Users/admin/Desktop/CPU/basy3-version/MonoCycleCPU/MonoCycleCPU.srcs/constrs_1/new/BASY.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/admin/Desktop/CPU/basy3-version/MonoCycleCPU/MonoCycleCPU.srcs/constrs_1/new/BASY.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/DisplaySelect_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/DisplaySelect_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.062 . Memory (MB): peak = 634.277 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:30 ; elapsed = 00:01:26 . Memory (MB): peak = 634.277 ; gain = 424.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:30 ; elapsed = 00:01:26 . Memory (MB): peak = 634.277 ; gain = 424.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:01:26 . Memory (MB): peak = 634.277 ; gain = 424.297
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/admin/Desktop/CPU/basy3-version/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/ALU.v:42]
INFO: [Synth 8-5546] ROM "PCWre" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ALUSrcA" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RD" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "WR" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "PCSrc0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "memory_reg[0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[1]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[1]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[1]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[1]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[2]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[2]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[2]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[2]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[3]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[3]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[3]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[3]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[4]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[4]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[4]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[4]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[5]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[5]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[5]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[5]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[6]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[6]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[6]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[6]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[7]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[7]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[7]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[7]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[8]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[8]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[8]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[8]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[9]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[9]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[9]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[9]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[10]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[10]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[10]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[10]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[11]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[11]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[11]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[11]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[12]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[12]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[12]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[12]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[13]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[13]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[13]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[13]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[14]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[14]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[14]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[14]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[15]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[15]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[15]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[15]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[16]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[16]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[16]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[16]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[17]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[17]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[17]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[17]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[18]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[18]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[18]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[18]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[19]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[19]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[19]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[19]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[20]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[20]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[20]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[20]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[21]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[21]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[21]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[21]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[22]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[22]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[22]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[22]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[23]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[23]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[23]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[23]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[24]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[24]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[24]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "memory_reg[24]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Common 17-14] Message 'Synth 8-5545' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5546] ROM "mem" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "count2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "point" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-327] inferring latch for variable 'DataOut_reg' [C:/Users/admin/Desktop/CPU/basy3-version/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/DataMemory.v:39]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[0]' [C:/Users/admin/Desktop/CPU/basy3-version/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/DataMemory.v:52]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[1]' [C:/Users/admin/Desktop/CPU/basy3-version/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/DataMemory.v:52]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[2]' [C:/Users/admin/Desktop/CPU/basy3-version/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/DataMemory.v:52]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[3]' [C:/Users/admin/Desktop/CPU/basy3-version/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/DataMemory.v:52]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[4]' [C:/Users/admin/Desktop/CPU/basy3-version/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/DataMemory.v:52]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[5]' [C:/Users/admin/Desktop/CPU/basy3-version/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/DataMemory.v:52]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[6]' [C:/Users/admin/Desktop/CPU/basy3-version/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/DataMemory.v:52]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[7]' [C:/Users/admin/Desktop/CPU/basy3-version/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/DataMemory.v:52]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[8]' [C:/Users/admin/Desktop/CPU/basy3-version/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/DataMemory.v:52]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[9]' [C:/Users/admin/Desktop/CPU/basy3-version/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/DataMemory.v:52]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[10]' [C:/Users/admin/Desktop/CPU/basy3-version/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/DataMemory.v:52]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[11]' [C:/Users/admin/Desktop/CPU/basy3-version/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/DataMemory.v:52]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[12]' [C:/Users/admin/Desktop/CPU/basy3-version/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/DataMemory.v:52]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[13]' [C:/Users/admin/Desktop/CPU/basy3-version/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/DataMemory.v:52]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[14]' [C:/Users/admin/Desktop/CPU/basy3-version/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/DataMemory.v:52]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[15]' [C:/Users/admin/Desktop/CPU/basy3-version/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/DataMemory.v:52]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[16]' [C:/Users/admin/Desktop/CPU/basy3-version/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/DataMemory.v:52]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[17]' [C:/Users/admin/Desktop/CPU/basy3-version/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/DataMemory.v:52]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[18]' [C:/Users/admin/Desktop/CPU/basy3-version/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/DataMemory.v:52]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[19]' [C:/Users/admin/Desktop/CPU/basy3-version/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/DataMemory.v:52]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[20]' [C:/Users/admin/Desktop/CPU/basy3-version/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/DataMemory.v:52]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[21]' [C:/Users/admin/Desktop/CPU/basy3-version/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/DataMemory.v:52]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[22]' [C:/Users/admin/Desktop/CPU/basy3-version/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/DataMemory.v:52]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[23]' [C:/Users/admin/Desktop/CPU/basy3-version/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/DataMemory.v:52]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[24]' [C:/Users/admin/Desktop/CPU/basy3-version/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/DataMemory.v:52]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[25]' [C:/Users/admin/Desktop/CPU/basy3-version/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/DataMemory.v:52]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[26]' [C:/Users/admin/Desktop/CPU/basy3-version/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/DataMemory.v:52]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[27]' [C:/Users/admin/Desktop/CPU/basy3-version/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/DataMemory.v:52]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[28]' [C:/Users/admin/Desktop/CPU/basy3-version/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/DataMemory.v:52]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[29]' [C:/Users/admin/Desktop/CPU/basy3-version/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/DataMemory.v:52]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[30]' [C:/Users/admin/Desktop/CPU/basy3-version/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/DataMemory.v:52]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[31]' [C:/Users/admin/Desktop/CPU/basy3-version/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/DataMemory.v:52]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[32]' [C:/Users/admin/Desktop/CPU/basy3-version/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/DataMemory.v:52]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[33]' [C:/Users/admin/Desktop/CPU/basy3-version/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/DataMemory.v:52]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[34]' [C:/Users/admin/Desktop/CPU/basy3-version/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/DataMemory.v:52]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[35]' [C:/Users/admin/Desktop/CPU/basy3-version/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/DataMemory.v:52]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[36]' [C:/Users/admin/Desktop/CPU/basy3-version/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/DataMemory.v:52]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[37]' [C:/Users/admin/Desktop/CPU/basy3-version/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/DataMemory.v:52]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[38]' [C:/Users/admin/Desktop/CPU/basy3-version/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/DataMemory.v:52]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[39]' [C:/Users/admin/Desktop/CPU/basy3-version/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/DataMemory.v:52]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[40]' [C:/Users/admin/Desktop/CPU/basy3-version/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/DataMemory.v:52]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[41]' [C:/Users/admin/Desktop/CPU/basy3-version/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/DataMemory.v:52]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[42]' [C:/Users/admin/Desktop/CPU/basy3-version/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/DataMemory.v:52]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[43]' [C:/Users/admin/Desktop/CPU/basy3-version/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/DataMemory.v:52]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[44]' [C:/Users/admin/Desktop/CPU/basy3-version/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/DataMemory.v:52]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[45]' [C:/Users/admin/Desktop/CPU/basy3-version/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/DataMemory.v:52]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[46]' [C:/Users/admin/Desktop/CPU/basy3-version/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/DataMemory.v:52]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[47]' [C:/Users/admin/Desktop/CPU/basy3-version/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/DataMemory.v:52]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[48]' [C:/Users/admin/Desktop/CPU/basy3-version/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/DataMemory.v:52]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[49]' [C:/Users/admin/Desktop/CPU/basy3-version/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/DataMemory.v:52]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[50]' [C:/Users/admin/Desktop/CPU/basy3-version/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/DataMemory.v:52]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[51]' [C:/Users/admin/Desktop/CPU/basy3-version/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/DataMemory.v:52]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[52]' [C:/Users/admin/Desktop/CPU/basy3-version/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/DataMemory.v:52]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[53]' [C:/Users/admin/Desktop/CPU/basy3-version/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/DataMemory.v:52]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[54]' [C:/Users/admin/Desktop/CPU/basy3-version/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/DataMemory.v:52]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[55]' [C:/Users/admin/Desktop/CPU/basy3-version/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/DataMemory.v:52]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[56]' [C:/Users/admin/Desktop/CPU/basy3-version/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/DataMemory.v:52]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[57]' [C:/Users/admin/Desktop/CPU/basy3-version/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/DataMemory.v:52]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[58]' [C:/Users/admin/Desktop/CPU/basy3-version/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/DataMemory.v:52]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[59]' [C:/Users/admin/Desktop/CPU/basy3-version/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/DataMemory.v:52]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[60]' [C:/Users/admin/Desktop/CPU/basy3-version/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/DataMemory.v:52]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[61]' [C:/Users/admin/Desktop/CPU/basy3-version/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/DataMemory.v:52]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[62]' [C:/Users/admin/Desktop/CPU/basy3-version/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/DataMemory.v:52]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[63]' [C:/Users/admin/Desktop/CPU/basy3-version/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/DataMemory.v:52]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[64]' [C:/Users/admin/Desktop/CPU/basy3-version/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/DataMemory.v:52]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[65]' [C:/Users/admin/Desktop/CPU/basy3-version/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/DataMemory.v:52]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[66]' [C:/Users/admin/Desktop/CPU/basy3-version/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/DataMemory.v:52]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[67]' [C:/Users/admin/Desktop/CPU/basy3-version/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/DataMemory.v:52]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[68]' [C:/Users/admin/Desktop/CPU/basy3-version/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/DataMemory.v:52]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[69]' [C:/Users/admin/Desktop/CPU/basy3-version/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/DataMemory.v:52]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[70]' [C:/Users/admin/Desktop/CPU/basy3-version/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/DataMemory.v:52]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[71]' [C:/Users/admin/Desktop/CPU/basy3-version/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/DataMemory.v:52]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[72]' [C:/Users/admin/Desktop/CPU/basy3-version/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/DataMemory.v:52]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[73]' [C:/Users/admin/Desktop/CPU/basy3-version/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/DataMemory.v:52]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[74]' [C:/Users/admin/Desktop/CPU/basy3-version/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/DataMemory.v:52]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[75]' [C:/Users/admin/Desktop/CPU/basy3-version/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/DataMemory.v:52]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[76]' [C:/Users/admin/Desktop/CPU/basy3-version/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/DataMemory.v:52]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[77]' [C:/Users/admin/Desktop/CPU/basy3-version/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/DataMemory.v:52]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[78]' [C:/Users/admin/Desktop/CPU/basy3-version/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/DataMemory.v:52]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[79]' [C:/Users/admin/Desktop/CPU/basy3-version/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/DataMemory.v:52]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[80]' [C:/Users/admin/Desktop/CPU/basy3-version/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/DataMemory.v:52]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[81]' [C:/Users/admin/Desktop/CPU/basy3-version/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/DataMemory.v:52]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[82]' [C:/Users/admin/Desktop/CPU/basy3-version/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/DataMemory.v:52]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[83]' [C:/Users/admin/Desktop/CPU/basy3-version/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/DataMemory.v:52]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[84]' [C:/Users/admin/Desktop/CPU/basy3-version/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/DataMemory.v:52]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[85]' [C:/Users/admin/Desktop/CPU/basy3-version/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/DataMemory.v:52]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[86]' [C:/Users/admin/Desktop/CPU/basy3-version/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/DataMemory.v:52]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[87]' [C:/Users/admin/Desktop/CPU/basy3-version/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/DataMemory.v:52]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[88]' [C:/Users/admin/Desktop/CPU/basy3-version/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/DataMemory.v:52]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[89]' [C:/Users/admin/Desktop/CPU/basy3-version/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/DataMemory.v:52]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[90]' [C:/Users/admin/Desktop/CPU/basy3-version/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/DataMemory.v:52]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[91]' [C:/Users/admin/Desktop/CPU/basy3-version/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/DataMemory.v:52]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[92]' [C:/Users/admin/Desktop/CPU/basy3-version/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/DataMemory.v:52]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[93]' [C:/Users/admin/Desktop/CPU/basy3-version/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/DataMemory.v:52]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[94]' [C:/Users/admin/Desktop/CPU/basy3-version/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/DataMemory.v:52]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[95]' [C:/Users/admin/Desktop/CPU/basy3-version/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/DataMemory.v:52]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[96]' [C:/Users/admin/Desktop/CPU/basy3-version/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/DataMemory.v:52]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[97]' [C:/Users/admin/Desktop/CPU/basy3-version/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/DataMemory.v:52]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[98]' [C:/Users/admin/Desktop/CPU/basy3-version/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/DataMemory.v:52]
INFO: [Common 17-14] Message 'Synth 8-327' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:36 ; elapsed = 00:01:33 . Memory (MB): peak = 634.277 ; gain = 424.297
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 11    
	   4 Input     32 Bit       Adders := 2     
	   2 Input     20 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               20 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   3 Input     32 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 386   
	   8 Input      8 Bit        Muxes := 1     
	  81 Input      8 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 13    
	   5 Input      1 Bit        Muxes := 128   
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module DisplaySelect 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module PC 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 5     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   3 Input     32 Bit        Muxes := 2     
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module ControlUnit 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 12    
Module DataMemory 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     32 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 384   
	   5 Input      1 Bit        Muxes := 128   
Module InstructionMemory 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   4 Input     32 Bit       Adders := 1     
+---Muxes : 
	  81 Input      8 Bit        Muxes := 4     
Module RegisterFile 
Detailed RTL Component Info : 
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
Module SignZeroExtend 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "count2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "point" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3331] design DataMemory has unconnected port Daddr[31]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Daddr[30]
INFO: [Synth 8-3886] merging instance 'uut/pc/nowPC_reg[0]' (FDCE) to 'uut/pc/Address_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\uut/pc/Address_reg[0] )
WARNING: [Synth 8-3332] Sequential element (DataOut_reg[23]) is unused and will be removed from module DataMemory.
WARNING: [Synth 8-3332] Sequential element (DataOut_reg[22]) is unused and will be removed from module DataMemory.
WARNING: [Synth 8-3332] Sequential element (DataOut_reg[21]) is unused and will be removed from module DataMemory.
WARNING: [Synth 8-3332] Sequential element (DataOut_reg[20]) is unused and will be removed from module DataMemory.
WARNING: [Synth 8-3332] Sequential element (DataOut_reg[19]) is unused and will be removed from module DataMemory.
WARNING: [Synth 8-3332] Sequential element (DataOut_reg[18]) is unused and will be removed from module DataMemory.
WARNING: [Synth 8-3332] Sequential element (DataOut_reg[17]) is unused and will be removed from module DataMemory.
WARNING: [Synth 8-3332] Sequential element (DataOut_reg[16]) is unused and will be removed from module DataMemory.
WARNING: [Synth 8-3332] Sequential element (DataOut_reg[15]) is unused and will be removed from module DataMemory.
WARNING: [Synth 8-3332] Sequential element (DataOut_reg[14]) is unused and will be removed from module DataMemory.
WARNING: [Synth 8-3332] Sequential element (DataOut_reg[13]) is unused and will be removed from module DataMemory.
WARNING: [Synth 8-3332] Sequential element (DataOut_reg[12]) is unused and will be removed from module DataMemory.
WARNING: [Synth 8-3332] Sequential element (memory_reg[1][7]) is unused and will be removed from module DataMemory.
WARNING: [Synth 8-3332] Sequential element (memory_reg[1][6]) is unused and will be removed from module DataMemory.
WARNING: [Synth 8-3332] Sequential element (memory_reg[1][5]) is unused and will be removed from module DataMemory.
WARNING: [Synth 8-3332] Sequential element (memory_reg[1][4]) is unused and will be removed from module DataMemory.
WARNING: [Synth 8-3332] Sequential element (memory_reg[1][3]) is unused and will be removed from module DataMemory.
WARNING: [Synth 8-3332] Sequential element (memory_reg[1][2]) is unused and will be removed from module DataMemory.
WARNING: [Synth 8-3332] Sequential element (memory_reg[1][1]) is unused and will be removed from module DataMemory.
WARNING: [Synth 8-3332] Sequential element (memory_reg[1][0]) is unused and will be removed from module DataMemory.
WARNING: [Synth 8-3332] Sequential element (memory_reg[2][7]) is unused and will be removed from module DataMemory.
WARNING: [Synth 8-3332] Sequential element (memory_reg[2][6]) is unused and will be removed from module DataMemory.
WARNING: [Synth 8-3332] Sequential element (memory_reg[2][5]) is unused and will be removed from module DataMemory.
WARNING: [Synth 8-3332] Sequential element (memory_reg[2][4]) is unused and will be removed from module DataMemory.
WARNING: [Synth 8-3332] Sequential element (memory_reg[5][7]) is unused and will be removed from module DataMemory.
WARNING: [Synth 8-3332] Sequential element (memory_reg[5][6]) is unused and will be removed from module DataMemory.
WARNING: [Synth 8-3332] Sequential element (memory_reg[5][5]) is unused and will be removed from module DataMemory.
WARNING: [Synth 8-3332] Sequential element (memory_reg[5][4]) is unused and will be removed from module DataMemory.
WARNING: [Synth 8-3332] Sequential element (memory_reg[5][3]) is unused and will be removed from module DataMemory.
WARNING: [Synth 8-3332] Sequential element (memory_reg[5][2]) is unused and will be removed from module DataMemory.
WARNING: [Synth 8-3332] Sequential element (memory_reg[5][1]) is unused and will be removed from module DataMemory.
WARNING: [Synth 8-3332] Sequential element (memory_reg[5][0]) is unused and will be removed from module DataMemory.
WARNING: [Synth 8-3332] Sequential element (memory_reg[6][7]) is unused and will be removed from module DataMemory.
WARNING: [Synth 8-3332] Sequential element (memory_reg[6][6]) is unused and will be removed from module DataMemory.
WARNING: [Synth 8-3332] Sequential element (memory_reg[6][5]) is unused and will be removed from module DataMemory.
WARNING: [Synth 8-3332] Sequential element (memory_reg[6][4]) is unused and will be removed from module DataMemory.
WARNING: [Synth 8-3332] Sequential element (memory_reg[9][7]) is unused and will be removed from module DataMemory.
WARNING: [Synth 8-3332] Sequential element (memory_reg[9][6]) is unused and will be removed from module DataMemory.
WARNING: [Synth 8-3332] Sequential element (memory_reg[9][5]) is unused and will be removed from module DataMemory.
WARNING: [Synth 8-3332] Sequential element (memory_reg[9][4]) is unused and will be removed from module DataMemory.
WARNING: [Synth 8-3332] Sequential element (memory_reg[9][3]) is unused and will be removed from module DataMemory.
WARNING: [Synth 8-3332] Sequential element (memory_reg[9][2]) is unused and will be removed from module DataMemory.
WARNING: [Synth 8-3332] Sequential element (memory_reg[9][1]) is unused and will be removed from module DataMemory.
WARNING: [Synth 8-3332] Sequential element (memory_reg[9][0]) is unused and will be removed from module DataMemory.
WARNING: [Synth 8-3332] Sequential element (memory_reg[10][7]) is unused and will be removed from module DataMemory.
WARNING: [Synth 8-3332] Sequential element (memory_reg[10][6]) is unused and will be removed from module DataMemory.
WARNING: [Synth 8-3332] Sequential element (memory_reg[10][5]) is unused and will be removed from module DataMemory.
WARNING: [Synth 8-3332] Sequential element (memory_reg[10][4]) is unused and will be removed from module DataMemory.
WARNING: [Synth 8-3332] Sequential element (memory_reg[13][7]) is unused and will be removed from module DataMemory.
WARNING: [Synth 8-3332] Sequential element (memory_reg[13][6]) is unused and will be removed from module DataMemory.
WARNING: [Synth 8-3332] Sequential element (memory_reg[13][5]) is unused and will be removed from module DataMemory.
WARNING: [Synth 8-3332] Sequential element (memory_reg[13][4]) is unused and will be removed from module DataMemory.
WARNING: [Synth 8-3332] Sequential element (memory_reg[13][3]) is unused and will be removed from module DataMemory.
WARNING: [Synth 8-3332] Sequential element (memory_reg[13][2]) is unused and will be removed from module DataMemory.
WARNING: [Synth 8-3332] Sequential element (memory_reg[13][1]) is unused and will be removed from module DataMemory.
WARNING: [Synth 8-3332] Sequential element (memory_reg[13][0]) is unused and will be removed from module DataMemory.
WARNING: [Synth 8-3332] Sequential element (memory_reg[14][7]) is unused and will be removed from module DataMemory.
WARNING: [Synth 8-3332] Sequential element (memory_reg[14][6]) is unused and will be removed from module DataMemory.
WARNING: [Synth 8-3332] Sequential element (memory_reg[14][5]) is unused and will be removed from module DataMemory.
WARNING: [Synth 8-3332] Sequential element (memory_reg[14][4]) is unused and will be removed from module DataMemory.
WARNING: [Synth 8-3332] Sequential element (memory_reg[17][7]) is unused and will be removed from module DataMemory.
WARNING: [Synth 8-3332] Sequential element (memory_reg[17][6]) is unused and will be removed from module DataMemory.
WARNING: [Synth 8-3332] Sequential element (memory_reg[17][5]) is unused and will be removed from module DataMemory.
WARNING: [Synth 8-3332] Sequential element (memory_reg[17][4]) is unused and will be removed from module DataMemory.
WARNING: [Synth 8-3332] Sequential element (memory_reg[17][3]) is unused and will be removed from module DataMemory.
WARNING: [Synth 8-3332] Sequential element (memory_reg[17][2]) is unused and will be removed from module DataMemory.
WARNING: [Synth 8-3332] Sequential element (memory_reg[17][1]) is unused and will be removed from module DataMemory.
WARNING: [Synth 8-3332] Sequential element (memory_reg[17][0]) is unused and will be removed from module DataMemory.
WARNING: [Synth 8-3332] Sequential element (memory_reg[18][7]) is unused and will be removed from module DataMemory.
WARNING: [Synth 8-3332] Sequential element (memory_reg[18][6]) is unused and will be removed from module DataMemory.
WARNING: [Synth 8-3332] Sequential element (memory_reg[18][5]) is unused and will be removed from module DataMemory.
WARNING: [Synth 8-3332] Sequential element (memory_reg[18][4]) is unused and will be removed from module DataMemory.
WARNING: [Synth 8-3332] Sequential element (memory_reg[21][7]) is unused and will be removed from module DataMemory.
WARNING: [Synth 8-3332] Sequential element (memory_reg[21][6]) is unused and will be removed from module DataMemory.
WARNING: [Synth 8-3332] Sequential element (memory_reg[21][5]) is unused and will be removed from module DataMemory.
WARNING: [Synth 8-3332] Sequential element (memory_reg[21][4]) is unused and will be removed from module DataMemory.
WARNING: [Synth 8-3332] Sequential element (memory_reg[21][3]) is unused and will be removed from module DataMemory.
WARNING: [Synth 8-3332] Sequential element (memory_reg[21][2]) is unused and will be removed from module DataMemory.
WARNING: [Synth 8-3332] Sequential element (memory_reg[21][1]) is unused and will be removed from module DataMemory.
WARNING: [Synth 8-3332] Sequential element (memory_reg[21][0]) is unused and will be removed from module DataMemory.
WARNING: [Synth 8-3332] Sequential element (memory_reg[22][7]) is unused and will be removed from module DataMemory.
WARNING: [Synth 8-3332] Sequential element (memory_reg[22][6]) is unused and will be removed from module DataMemory.
WARNING: [Synth 8-3332] Sequential element (memory_reg[22][5]) is unused and will be removed from module DataMemory.
WARNING: [Synth 8-3332] Sequential element (memory_reg[22][4]) is unused and will be removed from module DataMemory.
WARNING: [Synth 8-3332] Sequential element (memory_reg[25][7]) is unused and will be removed from module DataMemory.
WARNING: [Synth 8-3332] Sequential element (memory_reg[25][6]) is unused and will be removed from module DataMemory.
WARNING: [Synth 8-3332] Sequential element (memory_reg[25][5]) is unused and will be removed from module DataMemory.
WARNING: [Synth 8-3332] Sequential element (memory_reg[25][4]) is unused and will be removed from module DataMemory.
WARNING: [Synth 8-3332] Sequential element (memory_reg[25][3]) is unused and will be removed from module DataMemory.
WARNING: [Synth 8-3332] Sequential element (memory_reg[25][2]) is unused and will be removed from module DataMemory.
WARNING: [Synth 8-3332] Sequential element (memory_reg[25][1]) is unused and will be removed from module DataMemory.
WARNING: [Synth 8-3332] Sequential element (memory_reg[25][0]) is unused and will be removed from module DataMemory.
WARNING: [Synth 8-3332] Sequential element (memory_reg[26][7]) is unused and will be removed from module DataMemory.
WARNING: [Synth 8-3332] Sequential element (memory_reg[26][6]) is unused and will be removed from module DataMemory.
WARNING: [Synth 8-3332] Sequential element (memory_reg[26][5]) is unused and will be removed from module DataMemory.
WARNING: [Synth 8-3332] Sequential element (memory_reg[26][4]) is unused and will be removed from module DataMemory.
WARNING: [Synth 8-3332] Sequential element (memory_reg[29][7]) is unused and will be removed from module DataMemory.
WARNING: [Synth 8-3332] Sequential element (memory_reg[29][6]) is unused and will be removed from module DataMemory.
WARNING: [Synth 8-3332] Sequential element (memory_reg[29][5]) is unused and will be removed from module DataMemory.
WARNING: [Synth 8-3332] Sequential element (memory_reg[29][4]) is unused and will be removed from module DataMemory.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:53 ; elapsed = 00:01:53 . Memory (MB): peak = 634.277 ; gain = 424.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+--------------+---------------------+-----------+----------------------+---------------+
|Module Name   | RTL Object          | Inference | Size (Depth x Width) | Primitives    | 
+--------------+---------------------+-----------+----------------------+---------------+
|DisplaySelect | uut/rf/register_reg | Implied   | 32 x 32              | RAM32M x 12   | 
+--------------+---------------------+-----------+----------------------+---------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:11 ; elapsed = 00:02:12 . Memory (MB): peak = 634.277 ; gain = 424.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:11 ; elapsed = 00:02:13 . Memory (MB): peak = 634.277 ; gain = 424.297
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:12 ; elapsed = 00:02:14 . Memory (MB): peak = 638.805 ; gain = 428.824
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:14 ; elapsed = 00:02:16 . Memory (MB): peak = 638.805 ; gain = 428.824
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:14 ; elapsed = 00:02:16 . Memory (MB): peak = 638.805 ; gain = 428.824
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:14 ; elapsed = 00:02:16 . Memory (MB): peak = 638.805 ; gain = 428.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:14 ; elapsed = 00:02:16 . Memory (MB): peak = 638.805 ; gain = 428.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:14 ; elapsed = 00:02:16 . Memory (MB): peak = 638.805 ; gain = 428.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:14 ; elapsed = 00:02:16 . Memory (MB): peak = 638.805 ; gain = 428.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    24|
|3     |LUT1   |    64|
|4     |LUT2   |    27|
|5     |LUT3   |   347|
|6     |LUT4   |    66|
|7     |LUT5   |   143|
|8     |LUT6   |   437|
|9     |MUXF7  |    80|
|10    |RAM32M |     6|
|11    |FDCE   |    13|
|12    |FDPE   |     1|
|13    |FDRE   |    61|
|14    |LD     |   660|
|15    |IBUF   |     5|
|16    |OBUF   |    12|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------------+------+
|      |Instance |Module       |Cells |
+------+---------+-------------+------+
|1     |top      |             |  1947|
|2     |  uut    |MonoCycleCPU |  1786|
|3     |    dm   |DataMemory   |   920|
|4     |    alu  |ALU          |     5|
|5     |    pc   |PC           |   516|
|6     |    rf   |RegisterFile |   345|
+------+---------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:14 ; elapsed = 00:02:16 . Memory (MB): peak = 638.805 ; gain = 428.824
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 576 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:51 ; elapsed = 00:01:17 . Memory (MB): peak = 638.805 ; gain = 130.801
Synthesis Optimization Complete : Time (s): cpu = 00:01:15 ; elapsed = 00:02:17 . Memory (MB): peak = 638.805 ; gain = 428.824
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 695 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 666 instances were transformed.
  LD => LDCE: 660 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 6 instances

INFO: [Common 17-83] Releasing license: Synthesis
160 Infos, 222 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:13 ; elapsed = 00:01:48 . Memory (MB): peak = 638.805 ; gain = 428.824
INFO: [Common 17-1381] The checkpoint 'C:/Users/admin/Desktop/CPU/basy3-version/MonoCycleCPU/MonoCycleCPU.runs/synth_1/DisplaySelect.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.157 . Memory (MB): peak = 638.805 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu May 24 23:00:07 2018...
