{
  "module_name": "vcn_v4_0_3.c",
  "hash_id": "e0cbecd490a89fa4485af1107d8012386a383b454dd5e7d58e85bb525d732c47",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/amd/amdgpu/vcn_v4_0_3.c",
  "human_readable_source": " \n\n#include <linux/firmware.h>\n#include <drm/drm_drv.h>\n\n#include \"amdgpu.h\"\n#include \"amdgpu_vcn.h\"\n#include \"amdgpu_pm.h\"\n#include \"soc15.h\"\n#include \"soc15d.h\"\n#include \"soc15_hw_ip.h\"\n#include \"vcn_v2_0.h\"\n#include \"mmsch_v4_0_3.h\"\n\n#include \"vcn/vcn_4_0_3_offset.h\"\n#include \"vcn/vcn_4_0_3_sh_mask.h\"\n#include \"ivsrcid/vcn/irqsrcs_vcn_4_0.h\"\n\n#define mmUVD_DPG_LMA_CTL\t\tregUVD_DPG_LMA_CTL\n#define mmUVD_DPG_LMA_CTL_BASE_IDX\tregUVD_DPG_LMA_CTL_BASE_IDX\n#define mmUVD_DPG_LMA_DATA\t\tregUVD_DPG_LMA_DATA\n#define mmUVD_DPG_LMA_DATA_BASE_IDX\tregUVD_DPG_LMA_DATA_BASE_IDX\n\n#define VCN_VID_SOC_ADDRESS_2_0\t\t0x1fb00\n#define VCN1_VID_SOC_ADDRESS_3_0\t0x48300\n\nstatic int vcn_v4_0_3_start_sriov(struct amdgpu_device *adev);\nstatic void vcn_v4_0_3_set_unified_ring_funcs(struct amdgpu_device *adev);\nstatic void vcn_v4_0_3_set_irq_funcs(struct amdgpu_device *adev);\nstatic int vcn_v4_0_3_set_powergating_state(void *handle,\n\t\tenum amd_powergating_state state);\nstatic int vcn_v4_0_3_pause_dpg_mode(struct amdgpu_device *adev,\n\t\tint inst_idx, struct dpg_pause_state *new_state);\nstatic void vcn_v4_0_3_unified_ring_set_wptr(struct amdgpu_ring *ring);\nstatic void vcn_v4_0_3_set_ras_funcs(struct amdgpu_device *adev);\nstatic void vcn_v4_0_3_enable_ras(struct amdgpu_device *adev,\n\t\t\t\t  int inst_idx, bool indirect);\n \nstatic int vcn_v4_0_3_early_init(void *handle)\n{\n\tstruct amdgpu_device *adev = (struct amdgpu_device *)handle;\n\n\t \n\tadev->vcn.num_enc_rings = 1;\n\n\tvcn_v4_0_3_set_unified_ring_funcs(adev);\n\tvcn_v4_0_3_set_irq_funcs(adev);\n\tvcn_v4_0_3_set_ras_funcs(adev);\n\n\treturn amdgpu_vcn_early_init(adev);\n}\n\n \nstatic int vcn_v4_0_3_sw_init(void *handle)\n{\n\tstruct amdgpu_device *adev = (struct amdgpu_device *)handle;\n\tstruct amdgpu_ring *ring;\n\tint i, r, vcn_inst;\n\n\tr = amdgpu_vcn_sw_init(adev);\n\tif (r)\n\t\treturn r;\n\n\tamdgpu_vcn_setup_ucode(adev);\n\n\tr = amdgpu_vcn_resume(adev);\n\tif (r)\n\t\treturn r;\n\n\t \n\tr = amdgpu_irq_add_id(adev, SOC15_IH_CLIENTID_VCN,\n\t\tVCN_4_0__SRCID__UVD_ENC_GENERAL_PURPOSE, &adev->vcn.inst->irq);\n\tif (r)\n\t\treturn r;\n\n\tfor (i = 0; i < adev->vcn.num_vcn_inst; i++) {\n\t\tvolatile struct amdgpu_vcn4_fw_shared *fw_shared;\n\n\t\tvcn_inst = GET_INST(VCN, i);\n\n\t\tring = &adev->vcn.inst[i].ring_enc[0];\n\t\tring->use_doorbell = true;\n\n\t\tif (!amdgpu_sriov_vf(adev))\n\t\t\tring->doorbell_index =\n\t\t\t\t(adev->doorbell_index.vcn.vcn_ring0_1 << 1) +\n\t\t\t\t9 * vcn_inst;\n\t\telse\n\t\t\tring->doorbell_index =\n\t\t\t\t(adev->doorbell_index.vcn.vcn_ring0_1 << 1) +\n\t\t\t\t32 * vcn_inst;\n\n\t\tring->vm_hub = AMDGPU_MMHUB0(adev->vcn.inst[i].aid_id);\n\t\tsprintf(ring->name, \"vcn_unified_%d\", adev->vcn.inst[i].aid_id);\n\t\tr = amdgpu_ring_init(adev, ring, 512, &adev->vcn.inst->irq, 0,\n\t\t\t\t     AMDGPU_RING_PRIO_DEFAULT,\n\t\t\t\t     &adev->vcn.inst[i].sched_score);\n\t\tif (r)\n\t\t\treturn r;\n\n\t\tfw_shared = adev->vcn.inst[i].fw_shared.cpu_addr;\n\t\tfw_shared->present_flag_0 = cpu_to_le32(AMDGPU_FW_SHARED_FLAG_0_UNIFIED_QUEUE);\n\t\tfw_shared->sq.is_enabled = true;\n\n\t\tif (amdgpu_vcnfw_log)\n\t\t\tamdgpu_vcn_fwlog_init(&adev->vcn.inst[i]);\n\t}\n\n\tif (amdgpu_sriov_vf(adev)) {\n\t\tr = amdgpu_virt_alloc_mm_table(adev);\n\t\tif (r)\n\t\t\treturn r;\n\t}\n\n\tif (adev->pg_flags & AMD_PG_SUPPORT_VCN_DPG)\n\t\tadev->vcn.pause_dpg_mode = vcn_v4_0_3_pause_dpg_mode;\n\n\tif (amdgpu_ras_is_supported(adev, AMDGPU_RAS_BLOCK__VCN)) {\n\t\tr = amdgpu_vcn_ras_sw_init(adev);\n\t\tif (r) {\n\t\t\tdev_err(adev->dev, \"Failed to initialize vcn ras block!\\n\");\n\t\t\treturn r;\n\t\t}\n\t}\n\n\treturn 0;\n}\n\n \nstatic int vcn_v4_0_3_sw_fini(void *handle)\n{\n\tstruct amdgpu_device *adev = (struct amdgpu_device *)handle;\n\tint i, r, idx;\n\n\tif (drm_dev_enter(&adev->ddev, &idx)) {\n\t\tfor (i = 0; i < adev->vcn.num_vcn_inst; i++) {\n\t\t\tvolatile struct amdgpu_vcn4_fw_shared *fw_shared;\n\n\t\t\tfw_shared = adev->vcn.inst[i].fw_shared.cpu_addr;\n\t\t\tfw_shared->present_flag_0 = 0;\n\t\t\tfw_shared->sq.is_enabled = cpu_to_le32(false);\n\t\t}\n\t\tdrm_dev_exit(idx);\n\t}\n\n\tif (amdgpu_sriov_vf(adev))\n\t\tamdgpu_virt_free_mm_table(adev);\n\n\tr = amdgpu_vcn_suspend(adev);\n\tif (r)\n\t\treturn r;\n\n\tr = amdgpu_vcn_sw_fini(adev);\n\n\treturn r;\n}\n\n \nstatic int vcn_v4_0_3_hw_init(void *handle)\n{\n\tstruct amdgpu_device *adev = (struct amdgpu_device *)handle;\n\tstruct amdgpu_ring *ring;\n\tint i, r, vcn_inst;\n\n\tif (amdgpu_sriov_vf(adev)) {\n\t\tr = vcn_v4_0_3_start_sriov(adev);\n\t\tif (r)\n\t\t\tgoto done;\n\n\t\tfor (i = 0; i < adev->vcn.num_vcn_inst; ++i) {\n\t\t\tring = &adev->vcn.inst[i].ring_enc[0];\n\t\t\tring->wptr = 0;\n\t\t\tring->wptr_old = 0;\n\t\t\tvcn_v4_0_3_unified_ring_set_wptr(ring);\n\t\t\tring->sched.ready = true;\n\t\t}\n\t} else {\n\t\tfor (i = 0; i < adev->vcn.num_vcn_inst; ++i) {\n\t\t\tvcn_inst = GET_INST(VCN, i);\n\t\t\tring = &adev->vcn.inst[i].ring_enc[0];\n\n\t\t\tif (ring->use_doorbell) {\n\t\t\t\tadev->nbio.funcs->vcn_doorbell_range(\n\t\t\t\t\tadev, ring->use_doorbell,\n\t\t\t\t\t(adev->doorbell_index.vcn.vcn_ring0_1 << 1) +\n\t\t\t\t\t\t9 * vcn_inst,\n\t\t\t\t\tadev->vcn.inst[i].aid_id);\n\n\t\t\t\tWREG32_SOC15(\n\t\t\t\t\tVCN, GET_INST(VCN, ring->me),\n\t\t\t\t\tregVCN_RB1_DB_CTRL,\n\t\t\t\t\tring->doorbell_index\n\t\t\t\t\t\t\t<< VCN_RB1_DB_CTRL__OFFSET__SHIFT |\n\t\t\t\t\t\tVCN_RB1_DB_CTRL__EN_MASK);\n\n\t\t\t\t \n\t\t\t\tRREG32_SOC15(\n\t\t\t\t\tVCN, GET_INST(VCN, ring->me),\n\t\t\t\t\tregVCN_RB1_DB_CTRL);\n\t\t\t}\n\n\t\t\tr = amdgpu_ring_test_helper(ring);\n\t\t\tif (r)\n\t\t\t\tgoto done;\n\t\t}\n\t}\n\ndone:\n\tif (!r)\n\t\tDRM_DEV_INFO(adev->dev, \"VCN decode initialized successfully(under %s).\\n\",\n\t\t\t(adev->pg_flags & AMD_PG_SUPPORT_VCN_DPG)?\"DPG Mode\":\"SPG Mode\");\n\n\treturn r;\n}\n\n \nstatic int vcn_v4_0_3_hw_fini(void *handle)\n{\n\tstruct amdgpu_device *adev = (struct amdgpu_device *)handle;\n\n\tcancel_delayed_work_sync(&adev->vcn.idle_work);\n\n\tif (adev->vcn.cur_state != AMD_PG_STATE_GATE)\n\t\tvcn_v4_0_3_set_powergating_state(adev, AMD_PG_STATE_GATE);\n\n\treturn 0;\n}\n\n \nstatic int vcn_v4_0_3_suspend(void *handle)\n{\n\tstruct amdgpu_device *adev = (struct amdgpu_device *)handle;\n\tint r;\n\n\tr = vcn_v4_0_3_hw_fini(adev);\n\tif (r)\n\t\treturn r;\n\n\tr = amdgpu_vcn_suspend(adev);\n\n\treturn r;\n}\n\n \nstatic int vcn_v4_0_3_resume(void *handle)\n{\n\tstruct amdgpu_device *adev = (struct amdgpu_device *)handle;\n\tint r;\n\n\tr = amdgpu_vcn_resume(adev);\n\tif (r)\n\t\treturn r;\n\n\tr = vcn_v4_0_3_hw_init(adev);\n\n\treturn r;\n}\n\n \nstatic void vcn_v4_0_3_mc_resume(struct amdgpu_device *adev, int inst_idx)\n{\n\tuint32_t offset, size, vcn_inst;\n\tconst struct common_firmware_header *hdr;\n\n\thdr = (const struct common_firmware_header *)adev->vcn.fw->data;\n\tsize = AMDGPU_GPU_PAGE_ALIGN(le32_to_cpu(hdr->ucode_size_bytes) + 8);\n\n\tvcn_inst = GET_INST(VCN, inst_idx);\n\t \n\tif (adev->firmware.load_type == AMDGPU_FW_LOAD_PSP) {\n\t\tWREG32_SOC15(\n\t\t\tVCN, vcn_inst, regUVD_LMI_VCPU_CACHE_64BIT_BAR_LOW,\n\t\t\t(adev->firmware.ucode[AMDGPU_UCODE_ID_VCN + inst_idx]\n\t\t\t\t .tmr_mc_addr_lo));\n\t\tWREG32_SOC15(\n\t\t\tVCN, vcn_inst, regUVD_LMI_VCPU_CACHE_64BIT_BAR_HIGH,\n\t\t\t(adev->firmware.ucode[AMDGPU_UCODE_ID_VCN + inst_idx]\n\t\t\t\t .tmr_mc_addr_hi));\n\t\tWREG32_SOC15(VCN, vcn_inst, regUVD_VCPU_CACHE_OFFSET0, 0);\n\t\toffset = 0;\n\t} else {\n\t\tWREG32_SOC15(VCN, vcn_inst, regUVD_LMI_VCPU_CACHE_64BIT_BAR_LOW,\n\t\t\t     lower_32_bits(adev->vcn.inst[inst_idx].gpu_addr));\n\t\tWREG32_SOC15(VCN, vcn_inst,\n\t\t\t     regUVD_LMI_VCPU_CACHE_64BIT_BAR_HIGH,\n\t\t\t     upper_32_bits(adev->vcn.inst[inst_idx].gpu_addr));\n\t\toffset = size;\n\t\tWREG32_SOC15(VCN, vcn_inst, regUVD_VCPU_CACHE_OFFSET0,\n\t\t\t     AMDGPU_UVD_FIRMWARE_OFFSET >> 3);\n\t}\n\tWREG32_SOC15(VCN, vcn_inst, regUVD_VCPU_CACHE_SIZE0, size);\n\n\t \n\tWREG32_SOC15(VCN, vcn_inst, regUVD_LMI_VCPU_CACHE1_64BIT_BAR_LOW,\n\t\t     lower_32_bits(adev->vcn.inst[inst_idx].gpu_addr + offset));\n\tWREG32_SOC15(VCN, vcn_inst, regUVD_LMI_VCPU_CACHE1_64BIT_BAR_HIGH,\n\t\t     upper_32_bits(adev->vcn.inst[inst_idx].gpu_addr + offset));\n\tWREG32_SOC15(VCN, vcn_inst, regUVD_VCPU_CACHE_OFFSET1, 0);\n\tWREG32_SOC15(VCN, vcn_inst, regUVD_VCPU_CACHE_SIZE1,\n\t\t     AMDGPU_VCN_STACK_SIZE);\n\n\t \n\tWREG32_SOC15(VCN, vcn_inst, regUVD_LMI_VCPU_CACHE2_64BIT_BAR_LOW,\n\t\t     lower_32_bits(adev->vcn.inst[inst_idx].gpu_addr + offset +\n\t\t\t\t   AMDGPU_VCN_STACK_SIZE));\n\tWREG32_SOC15(VCN, vcn_inst, regUVD_LMI_VCPU_CACHE2_64BIT_BAR_HIGH,\n\t\t     upper_32_bits(adev->vcn.inst[inst_idx].gpu_addr + offset +\n\t\t\t\t   AMDGPU_VCN_STACK_SIZE));\n\tWREG32_SOC15(VCN, vcn_inst, regUVD_VCPU_CACHE_OFFSET2, 0);\n\tWREG32_SOC15(VCN, vcn_inst, regUVD_VCPU_CACHE_SIZE2,\n\t\t     AMDGPU_VCN_CONTEXT_SIZE);\n\n\t \n\tWREG32_SOC15(\n\t\tVCN, vcn_inst, regUVD_LMI_VCPU_NC0_64BIT_BAR_LOW,\n\t\tlower_32_bits(adev->vcn.inst[inst_idx].fw_shared.gpu_addr));\n\tWREG32_SOC15(\n\t\tVCN, vcn_inst, regUVD_LMI_VCPU_NC0_64BIT_BAR_HIGH,\n\t\tupper_32_bits(adev->vcn.inst[inst_idx].fw_shared.gpu_addr));\n\tWREG32_SOC15(VCN, vcn_inst, regUVD_VCPU_NONCACHE_OFFSET0, 0);\n\tWREG32_SOC15(\n\t\tVCN, vcn_inst, regUVD_VCPU_NONCACHE_SIZE0,\n\t\tAMDGPU_GPU_PAGE_ALIGN(sizeof(struct amdgpu_vcn4_fw_shared)));\n}\n\n \nstatic void vcn_v4_0_3_mc_resume_dpg_mode(struct amdgpu_device *adev, int inst_idx, bool indirect)\n{\n\tuint32_t offset, size;\n\tconst struct common_firmware_header *hdr;\n\n\thdr = (const struct common_firmware_header *)adev->vcn.fw->data;\n\tsize = AMDGPU_GPU_PAGE_ALIGN(le32_to_cpu(hdr->ucode_size_bytes) + 8);\n\n\t \n\tif (adev->firmware.load_type == AMDGPU_FW_LOAD_PSP) {\n\t\tif (!indirect) {\n\t\t\tWREG32_SOC15_DPG_MODE(inst_idx, SOC15_DPG_MODE_OFFSET(\n\t\t\t\tVCN, 0, regUVD_LMI_VCPU_CACHE_64BIT_BAR_LOW),\n\t\t\t\t(adev->firmware.ucode[AMDGPU_UCODE_ID_VCN +\n\t\t\t\t\tinst_idx].tmr_mc_addr_lo), 0, indirect);\n\t\t\tWREG32_SOC15_DPG_MODE(inst_idx, SOC15_DPG_MODE_OFFSET(\n\t\t\t\tVCN, 0, regUVD_LMI_VCPU_CACHE_64BIT_BAR_HIGH),\n\t\t\t\t(adev->firmware.ucode[AMDGPU_UCODE_ID_VCN +\n\t\t\t\t\tinst_idx].tmr_mc_addr_hi), 0, indirect);\n\t\t\tWREG32_SOC15_DPG_MODE(inst_idx, SOC15_DPG_MODE_OFFSET(\n\t\t\t\tVCN, 0, regUVD_VCPU_CACHE_OFFSET0), 0, 0, indirect);\n\t\t} else {\n\t\t\tWREG32_SOC15_DPG_MODE(inst_idx, SOC15_DPG_MODE_OFFSET(\n\t\t\t\tVCN, 0, regUVD_LMI_VCPU_CACHE_64BIT_BAR_LOW), 0, 0, indirect);\n\t\t\tWREG32_SOC15_DPG_MODE(inst_idx, SOC15_DPG_MODE_OFFSET(\n\t\t\t\tVCN, 0, regUVD_LMI_VCPU_CACHE_64BIT_BAR_HIGH), 0, 0, indirect);\n\t\t\tWREG32_SOC15_DPG_MODE(inst_idx, SOC15_DPG_MODE_OFFSET(\n\t\t\t\tVCN, 0, regUVD_VCPU_CACHE_OFFSET0), 0, 0, indirect);\n\t\t}\n\t\toffset = 0;\n\t} else {\n\t\tWREG32_SOC15_DPG_MODE(inst_idx, SOC15_DPG_MODE_OFFSET(\n\t\t\tVCN, 0, regUVD_LMI_VCPU_CACHE_64BIT_BAR_LOW),\n\t\t\tlower_32_bits(adev->vcn.inst[inst_idx].gpu_addr), 0, indirect);\n\t\tWREG32_SOC15_DPG_MODE(inst_idx, SOC15_DPG_MODE_OFFSET(\n\t\t\tVCN, 0, regUVD_LMI_VCPU_CACHE_64BIT_BAR_HIGH),\n\t\t\tupper_32_bits(adev->vcn.inst[inst_idx].gpu_addr), 0, indirect);\n\t\toffset = size;\n\t\tWREG32_SOC15_DPG_MODE(inst_idx, SOC15_DPG_MODE_OFFSET(\n\t\t\tVCN, 0, regUVD_VCPU_CACHE_OFFSET0),\n\t\t\tAMDGPU_UVD_FIRMWARE_OFFSET >> 3, 0, indirect);\n\t}\n\n\tif (!indirect)\n\t\tWREG32_SOC15_DPG_MODE(inst_idx, SOC15_DPG_MODE_OFFSET(\n\t\t\tVCN, 0, regUVD_VCPU_CACHE_SIZE0), size, 0, indirect);\n\telse\n\t\tWREG32_SOC15_DPG_MODE(inst_idx, SOC15_DPG_MODE_OFFSET(\n\t\t\tVCN, 0, regUVD_VCPU_CACHE_SIZE0), 0, 0, indirect);\n\n\t \n\tif (!indirect) {\n\t\tWREG32_SOC15_DPG_MODE(inst_idx, SOC15_DPG_MODE_OFFSET(\n\t\t\tVCN, 0, regUVD_LMI_VCPU_CACHE1_64BIT_BAR_LOW),\n\t\t\tlower_32_bits(adev->vcn.inst[inst_idx].gpu_addr + offset), 0, indirect);\n\t\tWREG32_SOC15_DPG_MODE(inst_idx, SOC15_DPG_MODE_OFFSET(\n\t\t\tVCN, 0, regUVD_LMI_VCPU_CACHE1_64BIT_BAR_HIGH),\n\t\t\tupper_32_bits(adev->vcn.inst[inst_idx].gpu_addr + offset), 0, indirect);\n\t\tWREG32_SOC15_DPG_MODE(inst_idx, SOC15_DPG_MODE_OFFSET(\n\t\t\tVCN, 0, regUVD_VCPU_CACHE_OFFSET1), 0, 0, indirect);\n\t} else {\n\t\tWREG32_SOC15_DPG_MODE(inst_idx, SOC15_DPG_MODE_OFFSET(\n\t\t\tVCN, 0, regUVD_LMI_VCPU_CACHE1_64BIT_BAR_LOW), 0, 0, indirect);\n\t\tWREG32_SOC15_DPG_MODE(inst_idx, SOC15_DPG_MODE_OFFSET(\n\t\t\tVCN, 0, regUVD_LMI_VCPU_CACHE1_64BIT_BAR_HIGH), 0, 0, indirect);\n\t\tWREG32_SOC15_DPG_MODE(inst_idx, SOC15_DPG_MODE_OFFSET(\n\t\t\tVCN, 0, regUVD_VCPU_CACHE_OFFSET1), 0, 0, indirect);\n\t}\n\tWREG32_SOC15_DPG_MODE(inst_idx, SOC15_DPG_MODE_OFFSET(\n\t\t\tVCN, 0, regUVD_VCPU_CACHE_SIZE1), AMDGPU_VCN_STACK_SIZE, 0, indirect);\n\n\t \n\tWREG32_SOC15_DPG_MODE(inst_idx, SOC15_DPG_MODE_OFFSET(\n\t\t\tVCN, 0, regUVD_LMI_VCPU_CACHE2_64BIT_BAR_LOW),\n\t\t\tlower_32_bits(adev->vcn.inst[inst_idx].gpu_addr + offset +\n\t\t\t\tAMDGPU_VCN_STACK_SIZE), 0, indirect);\n\tWREG32_SOC15_DPG_MODE(inst_idx, SOC15_DPG_MODE_OFFSET(\n\t\t\tVCN, 0, regUVD_LMI_VCPU_CACHE2_64BIT_BAR_HIGH),\n\t\t\tupper_32_bits(adev->vcn.inst[inst_idx].gpu_addr + offset +\n\t\t\t\tAMDGPU_VCN_STACK_SIZE), 0, indirect);\n\tWREG32_SOC15_DPG_MODE(inst_idx, SOC15_DPG_MODE_OFFSET(\n\t\t\tVCN, 0, regUVD_VCPU_CACHE_OFFSET2), 0, 0, indirect);\n\tWREG32_SOC15_DPG_MODE(inst_idx, SOC15_DPG_MODE_OFFSET(\n\t\t\tVCN, 0, regUVD_VCPU_CACHE_SIZE2), AMDGPU_VCN_CONTEXT_SIZE, 0, indirect);\n\n\t \n\tWREG32_SOC15_DPG_MODE(inst_idx, SOC15_DPG_MODE_OFFSET(\n\t\t\tVCN, 0, regUVD_LMI_VCPU_NC0_64BIT_BAR_LOW),\n\t\t\tlower_32_bits(adev->vcn.inst[inst_idx].fw_shared.gpu_addr), 0, indirect);\n\tWREG32_SOC15_DPG_MODE(inst_idx, SOC15_DPG_MODE_OFFSET(\n\t\t\tVCN, 0, regUVD_LMI_VCPU_NC0_64BIT_BAR_HIGH),\n\t\t\tupper_32_bits(adev->vcn.inst[inst_idx].fw_shared.gpu_addr), 0, indirect);\n\tWREG32_SOC15_DPG_MODE(inst_idx, SOC15_DPG_MODE_OFFSET(\n\t\t\tVCN, 0, regUVD_VCPU_NONCACHE_OFFSET0), 0, 0, indirect);\n\tWREG32_SOC15_DPG_MODE(inst_idx, SOC15_DPG_MODE_OFFSET(\n\t\t\tVCN, 0, regUVD_VCPU_NONCACHE_SIZE0),\n\t\t\tAMDGPU_GPU_PAGE_ALIGN(sizeof(struct amdgpu_vcn4_fw_shared)), 0, indirect);\n\n\t \n\tWREG32_SOC15_DPG_MODE(inst_idx, SOC15_DPG_MODE_OFFSET(\n\t\tVCN, 0, regUVD_GFX8_ADDR_CONFIG), adev->gfx.config.gb_addr_config, 0, indirect);\n\tWREG32_SOC15_DPG_MODE(inst_idx, SOC15_DPG_MODE_OFFSET(\n\t\tVCN, 0, regUVD_GFX10_ADDR_CONFIG), adev->gfx.config.gb_addr_config, 0, indirect);\n}\n\n \nstatic void vcn_v4_0_3_disable_clock_gating(struct amdgpu_device *adev, int inst_idx)\n{\n\tuint32_t data;\n\tint vcn_inst;\n\n\tif (adev->cg_flags & AMD_CG_SUPPORT_VCN_MGCG)\n\t\treturn;\n\n\tvcn_inst = GET_INST(VCN, inst_idx);\n\n\t \n\tdata = RREG32_SOC15(VCN, vcn_inst, regUVD_CGC_CTRL);\n\tdata &= ~UVD_CGC_CTRL__DYN_CLOCK_MODE_MASK;\n\tdata |= 1 << UVD_CGC_CTRL__CLK_GATE_DLY_TIMER__SHIFT;\n\tdata |= 4 << UVD_CGC_CTRL__CLK_OFF_DELAY__SHIFT;\n\tWREG32_SOC15(VCN, vcn_inst, regUVD_CGC_CTRL, data);\n\n\tdata = RREG32_SOC15(VCN, vcn_inst, regUVD_CGC_GATE);\n\tdata &= ~(UVD_CGC_GATE__SYS_MASK\n\t\t| UVD_CGC_GATE__MPEG2_MASK\n\t\t| UVD_CGC_GATE__REGS_MASK\n\t\t| UVD_CGC_GATE__RBC_MASK\n\t\t| UVD_CGC_GATE__LMI_MC_MASK\n\t\t| UVD_CGC_GATE__LMI_UMC_MASK\n\t\t| UVD_CGC_GATE__MPC_MASK\n\t\t| UVD_CGC_GATE__LBSI_MASK\n\t\t| UVD_CGC_GATE__LRBBM_MASK\n\t\t| UVD_CGC_GATE__WCB_MASK\n\t\t| UVD_CGC_GATE__VCPU_MASK\n\t\t| UVD_CGC_GATE__MMSCH_MASK);\n\n\tWREG32_SOC15(VCN, vcn_inst, regUVD_CGC_GATE, data);\n\tSOC15_WAIT_ON_RREG(VCN, vcn_inst, regUVD_CGC_GATE, 0, 0xFFFFFFFF);\n\n\tdata = RREG32_SOC15(VCN, vcn_inst, regUVD_CGC_CTRL);\n\tdata &= ~(UVD_CGC_CTRL__SYS_MODE_MASK\n\t\t| UVD_CGC_CTRL__MPEG2_MODE_MASK\n\t\t| UVD_CGC_CTRL__REGS_MODE_MASK\n\t\t| UVD_CGC_CTRL__RBC_MODE_MASK\n\t\t| UVD_CGC_CTRL__LMI_MC_MODE_MASK\n\t\t| UVD_CGC_CTRL__LMI_UMC_MODE_MASK\n\t\t| UVD_CGC_CTRL__MPC_MODE_MASK\n\t\t| UVD_CGC_CTRL__LBSI_MODE_MASK\n\t\t| UVD_CGC_CTRL__LRBBM_MODE_MASK\n\t\t| UVD_CGC_CTRL__WCB_MODE_MASK\n\t\t| UVD_CGC_CTRL__VCPU_MODE_MASK\n\t\t| UVD_CGC_CTRL__MMSCH_MODE_MASK);\n\tWREG32_SOC15(VCN, vcn_inst, regUVD_CGC_CTRL, data);\n\n\tdata = RREG32_SOC15(VCN, vcn_inst, regUVD_SUVD_CGC_GATE);\n\tdata |= (UVD_SUVD_CGC_GATE__SRE_MASK\n\t\t| UVD_SUVD_CGC_GATE__SIT_MASK\n\t\t| UVD_SUVD_CGC_GATE__SMP_MASK\n\t\t| UVD_SUVD_CGC_GATE__SCM_MASK\n\t\t| UVD_SUVD_CGC_GATE__SDB_MASK\n\t\t| UVD_SUVD_CGC_GATE__SRE_H264_MASK\n\t\t| UVD_SUVD_CGC_GATE__SRE_HEVC_MASK\n\t\t| UVD_SUVD_CGC_GATE__SIT_H264_MASK\n\t\t| UVD_SUVD_CGC_GATE__SIT_HEVC_MASK\n\t\t| UVD_SUVD_CGC_GATE__SCM_H264_MASK\n\t\t| UVD_SUVD_CGC_GATE__SCM_HEVC_MASK\n\t\t| UVD_SUVD_CGC_GATE__SDB_H264_MASK\n\t\t| UVD_SUVD_CGC_GATE__SDB_HEVC_MASK\n\t\t| UVD_SUVD_CGC_GATE__ENT_MASK\n\t\t| UVD_SUVD_CGC_GATE__SIT_HEVC_DEC_MASK\n\t\t| UVD_SUVD_CGC_GATE__SITE_MASK\n\t\t| UVD_SUVD_CGC_GATE__SRE_VP9_MASK\n\t\t| UVD_SUVD_CGC_GATE__SCM_VP9_MASK\n\t\t| UVD_SUVD_CGC_GATE__SIT_VP9_DEC_MASK\n\t\t| UVD_SUVD_CGC_GATE__SDB_VP9_MASK\n\t\t| UVD_SUVD_CGC_GATE__IME_HEVC_MASK);\n\tWREG32_SOC15(VCN, vcn_inst, regUVD_SUVD_CGC_GATE, data);\n\n\tdata = RREG32_SOC15(VCN, vcn_inst, regUVD_SUVD_CGC_CTRL);\n\tdata &= ~(UVD_SUVD_CGC_CTRL__SRE_MODE_MASK\n\t\t| UVD_SUVD_CGC_CTRL__SIT_MODE_MASK\n\t\t| UVD_SUVD_CGC_CTRL__SMP_MODE_MASK\n\t\t| UVD_SUVD_CGC_CTRL__SCM_MODE_MASK\n\t\t| UVD_SUVD_CGC_CTRL__SDB_MODE_MASK\n\t\t| UVD_SUVD_CGC_CTRL__ENT_MODE_MASK\n\t\t| UVD_SUVD_CGC_CTRL__IME_MODE_MASK\n\t\t| UVD_SUVD_CGC_CTRL__SITE_MODE_MASK);\n\tWREG32_SOC15(VCN, vcn_inst, regUVD_SUVD_CGC_CTRL, data);\n}\n\n \nstatic void vcn_v4_0_3_disable_clock_gating_dpg_mode(struct amdgpu_device *adev, uint8_t sram_sel,\n\t\t\t\tint inst_idx, uint8_t indirect)\n{\n\tuint32_t reg_data = 0;\n\n\tif (adev->cg_flags & AMD_CG_SUPPORT_VCN_MGCG)\n\t\treturn;\n\n\t \n\treg_data = 0 << UVD_CGC_CTRL__DYN_CLOCK_MODE__SHIFT;\n\treg_data |= 1 << UVD_CGC_CTRL__CLK_GATE_DLY_TIMER__SHIFT;\n\treg_data |= 4 << UVD_CGC_CTRL__CLK_OFF_DELAY__SHIFT;\n\treg_data &= ~(UVD_CGC_CTRL__SYS_MODE_MASK |\n\t\t UVD_CGC_CTRL__MPEG2_MODE_MASK |\n\t\t UVD_CGC_CTRL__REGS_MODE_MASK |\n\t\t UVD_CGC_CTRL__RBC_MODE_MASK |\n\t\t UVD_CGC_CTRL__LMI_MC_MODE_MASK |\n\t\t UVD_CGC_CTRL__LMI_UMC_MODE_MASK |\n\t\t UVD_CGC_CTRL__IDCT_MODE_MASK |\n\t\t UVD_CGC_CTRL__MPRD_MODE_MASK |\n\t\t UVD_CGC_CTRL__MPC_MODE_MASK |\n\t\t UVD_CGC_CTRL__LBSI_MODE_MASK |\n\t\t UVD_CGC_CTRL__LRBBM_MODE_MASK |\n\t\t UVD_CGC_CTRL__WCB_MODE_MASK |\n\t\t UVD_CGC_CTRL__VCPU_MODE_MASK);\n\tWREG32_SOC15_DPG_MODE(inst_idx, SOC15_DPG_MODE_OFFSET(\n\t\tVCN, 0, regUVD_CGC_CTRL), reg_data, sram_sel, indirect);\n\n\t \n\tWREG32_SOC15_DPG_MODE(inst_idx, SOC15_DPG_MODE_OFFSET(\n\t\tVCN, 0, regUVD_CGC_GATE), 0, sram_sel, indirect);\n\n\t \n\tWREG32_SOC15_DPG_MODE(inst_idx, SOC15_DPG_MODE_OFFSET(\n\t\tVCN, 0, regUVD_SUVD_CGC_GATE), 1, sram_sel, indirect);\n\n\t \n\tWREG32_SOC15_DPG_MODE(inst_idx, SOC15_DPG_MODE_OFFSET(\n\t\tVCN, 0, regUVD_SUVD_CGC_CTRL), 0, sram_sel, indirect);\n}\n\n \nstatic void vcn_v4_0_3_enable_clock_gating(struct amdgpu_device *adev, int inst_idx)\n{\n\tuint32_t data;\n\tint vcn_inst;\n\n\tif (adev->cg_flags & AMD_CG_SUPPORT_VCN_MGCG)\n\t\treturn;\n\n\tvcn_inst = GET_INST(VCN, inst_idx);\n\n\t \n\tdata = RREG32_SOC15(VCN, vcn_inst, regUVD_CGC_CTRL);\n\tdata |= 0 << UVD_CGC_CTRL__DYN_CLOCK_MODE__SHIFT;\n\tdata |= 1 << UVD_CGC_CTRL__CLK_GATE_DLY_TIMER__SHIFT;\n\tdata |= 4 << UVD_CGC_CTRL__CLK_OFF_DELAY__SHIFT;\n\tWREG32_SOC15(VCN, vcn_inst, regUVD_CGC_CTRL, data);\n\n\tdata = RREG32_SOC15(VCN, vcn_inst, regUVD_CGC_CTRL);\n\tdata |= (UVD_CGC_CTRL__SYS_MODE_MASK\n\t\t| UVD_CGC_CTRL__MPEG2_MODE_MASK\n\t\t| UVD_CGC_CTRL__REGS_MODE_MASK\n\t\t| UVD_CGC_CTRL__RBC_MODE_MASK\n\t\t| UVD_CGC_CTRL__LMI_MC_MODE_MASK\n\t\t| UVD_CGC_CTRL__LMI_UMC_MODE_MASK\n\t\t| UVD_CGC_CTRL__MPC_MODE_MASK\n\t\t| UVD_CGC_CTRL__LBSI_MODE_MASK\n\t\t| UVD_CGC_CTRL__LRBBM_MODE_MASK\n\t\t| UVD_CGC_CTRL__WCB_MODE_MASK\n\t\t| UVD_CGC_CTRL__VCPU_MODE_MASK);\n\tWREG32_SOC15(VCN, vcn_inst, regUVD_CGC_CTRL, data);\n\n\tdata = RREG32_SOC15(VCN, vcn_inst, regUVD_SUVD_CGC_CTRL);\n\tdata |= (UVD_SUVD_CGC_CTRL__SRE_MODE_MASK\n\t\t| UVD_SUVD_CGC_CTRL__SIT_MODE_MASK\n\t\t| UVD_SUVD_CGC_CTRL__SMP_MODE_MASK\n\t\t| UVD_SUVD_CGC_CTRL__SCM_MODE_MASK\n\t\t| UVD_SUVD_CGC_CTRL__SDB_MODE_MASK\n\t\t| UVD_SUVD_CGC_CTRL__ENT_MODE_MASK\n\t\t| UVD_SUVD_CGC_CTRL__IME_MODE_MASK\n\t\t| UVD_SUVD_CGC_CTRL__SITE_MODE_MASK);\n\tWREG32_SOC15(VCN, vcn_inst, regUVD_SUVD_CGC_CTRL, data);\n}\n\n \nstatic int vcn_v4_0_3_start_dpg_mode(struct amdgpu_device *adev, int inst_idx, bool indirect)\n{\n\tvolatile struct amdgpu_vcn4_fw_shared *fw_shared =\n\t\t\t\t\t\tadev->vcn.inst[inst_idx].fw_shared.cpu_addr;\n\tstruct amdgpu_ring *ring;\n\tint vcn_inst;\n\tuint32_t tmp;\n\n\tvcn_inst = GET_INST(VCN, inst_idx);\n\t \n\tWREG32_P(SOC15_REG_OFFSET(VCN, vcn_inst, regUVD_POWER_STATUS), 1,\n\t\t ~UVD_POWER_STATUS__UVD_POWER_STATUS_MASK);\n\t \n\ttmp = RREG32_SOC15(VCN, vcn_inst, regUVD_POWER_STATUS);\n\ttmp |= UVD_POWER_STATUS__UVD_PG_MODE_MASK;\n\ttmp |= UVD_POWER_STATUS__UVD_PG_EN_MASK;\n\tWREG32_SOC15(VCN, vcn_inst, regUVD_POWER_STATUS, tmp);\n\n\tif (indirect) {\n\t\tDRM_DEV_DEBUG(adev->dev, \"VCN %d start: on AID %d\",\n\t\t\tinst_idx, adev->vcn.inst[inst_idx].aid_id);\n\t\tadev->vcn.inst[inst_idx].dpg_sram_curr_addr =\n\t\t\t\t(uint32_t *)adev->vcn.inst[inst_idx].dpg_sram_cpu_addr;\n\t\t \n\t\tWREG32_SOC15_DPG_MODE(inst_idx, 0xDEADBEEF,\n\t\t\tadev->vcn.inst[inst_idx].aid_id, 0, true);\n\t}\n\n\t \n\tvcn_v4_0_3_disable_clock_gating_dpg_mode(adev, 0, inst_idx, indirect);\n\n\t \n\ttmp = (0xFF << UVD_VCPU_CNTL__PRB_TIMEOUT_VAL__SHIFT);\n\ttmp |= UVD_VCPU_CNTL__CLK_EN_MASK;\n\ttmp |= UVD_VCPU_CNTL__BLK_RST_MASK;\n\n\tWREG32_SOC15_DPG_MODE(inst_idx, SOC15_DPG_MODE_OFFSET(\n\t\tVCN, 0, regUVD_VCPU_CNTL), tmp, 0, indirect);\n\n\t \n\tWREG32_SOC15_DPG_MODE(inst_idx, SOC15_DPG_MODE_OFFSET(\n\t\tVCN, 0, regUVD_MASTINT_EN), 0, 0, indirect);\n\n\t \n\ttmp = (UVD_LMI_CTRL__WRITE_CLEAN_TIMER_EN_MASK |\n\t\tUVD_LMI_CTRL__REQ_MODE_MASK |\n\t\tUVD_LMI_CTRL__CRC_RESET_MASK |\n\t\tUVD_LMI_CTRL__MASK_MC_URGENT_MASK |\n\t\tUVD_LMI_CTRL__DATA_COHERENCY_EN_MASK |\n\t\tUVD_LMI_CTRL__VCPU_DATA_COHERENCY_EN_MASK |\n\t\t(8 << UVD_LMI_CTRL__WRITE_CLEAN_TIMER__SHIFT) |\n\t\t0x00100000L);\n\tWREG32_SOC15_DPG_MODE(inst_idx, SOC15_DPG_MODE_OFFSET(\n\t\tVCN, 0, regUVD_LMI_CTRL), tmp, 0, indirect);\n\n\tWREG32_SOC15_DPG_MODE(inst_idx, SOC15_DPG_MODE_OFFSET(\n\t\tVCN, 0, regUVD_MPC_CNTL),\n\t\t0x2 << UVD_MPC_CNTL__REPLACEMENT_MODE__SHIFT, 0, indirect);\n\n\tWREG32_SOC15_DPG_MODE(inst_idx, SOC15_DPG_MODE_OFFSET(\n\t\tVCN, 0, regUVD_MPC_SET_MUXA0),\n\t\t((0x1 << UVD_MPC_SET_MUXA0__VARA_1__SHIFT) |\n\t\t (0x2 << UVD_MPC_SET_MUXA0__VARA_2__SHIFT) |\n\t\t (0x3 << UVD_MPC_SET_MUXA0__VARA_3__SHIFT) |\n\t\t (0x4 << UVD_MPC_SET_MUXA0__VARA_4__SHIFT)), 0, indirect);\n\n\tWREG32_SOC15_DPG_MODE(inst_idx, SOC15_DPG_MODE_OFFSET(\n\t\tVCN, 0, regUVD_MPC_SET_MUXB0),\n\t\t ((0x1 << UVD_MPC_SET_MUXB0__VARB_1__SHIFT) |\n\t\t (0x2 << UVD_MPC_SET_MUXB0__VARB_2__SHIFT) |\n\t\t (0x3 << UVD_MPC_SET_MUXB0__VARB_3__SHIFT) |\n\t\t (0x4 << UVD_MPC_SET_MUXB0__VARB_4__SHIFT)), 0, indirect);\n\n\tWREG32_SOC15_DPG_MODE(inst_idx, SOC15_DPG_MODE_OFFSET(\n\t\tVCN, 0, regUVD_MPC_SET_MUX),\n\t\t((0x0 << UVD_MPC_SET_MUX__SET_0__SHIFT) |\n\t\t (0x1 << UVD_MPC_SET_MUX__SET_1__SHIFT) |\n\t\t (0x2 << UVD_MPC_SET_MUX__SET_2__SHIFT)), 0, indirect);\n\n\tvcn_v4_0_3_mc_resume_dpg_mode(adev, inst_idx, indirect);\n\n\ttmp = (0xFF << UVD_VCPU_CNTL__PRB_TIMEOUT_VAL__SHIFT);\n\ttmp |= UVD_VCPU_CNTL__CLK_EN_MASK;\n\tWREG32_SOC15_DPG_MODE(inst_idx, SOC15_DPG_MODE_OFFSET(\n\t\tVCN, 0, regUVD_VCPU_CNTL), tmp, 0, indirect);\n\n\t \n\ttmp = 0x1f << UVD_LMI_CTRL2__RE_OFLD_MIF_WR_REQ_NUM__SHIFT;\n\tWREG32_SOC15_DPG_MODE(inst_idx, SOC15_DPG_MODE_OFFSET(\n\t\tVCN, 0, regUVD_LMI_CTRL2), tmp, 0, indirect);\n\n\tvcn_v4_0_3_enable_ras(adev, inst_idx, indirect);\n\n\t \n\tWREG32_SOC15_DPG_MODE(inst_idx, SOC15_DPG_MODE_OFFSET(\n\t\tVCN, 0, regUVD_MASTINT_EN),\n\t\tUVD_MASTINT_EN__VCPU_EN_MASK, 0, indirect);\n\n\tif (indirect)\n\t\tamdgpu_vcn_psp_update_sram(adev, inst_idx, AMDGPU_UCODE_ID_VCN0_RAM);\n\n\tring = &adev->vcn.inst[inst_idx].ring_enc[0];\n\n\t \n\tWREG32_SOC15(VCN, vcn_inst, regUVD_RB_BASE_LO,\n\t\t     lower_32_bits(ring->gpu_addr));\n\tWREG32_SOC15(VCN, vcn_inst, regUVD_RB_BASE_HI,\n\t\t     upper_32_bits(ring->gpu_addr));\n\n\tWREG32_SOC15(VCN, vcn_inst, regUVD_RB_SIZE,\n\t\t     ring->ring_size / sizeof(uint32_t));\n\n\t \n\ttmp = RREG32_SOC15(VCN, vcn_inst, regVCN_RB_ENABLE);\n\ttmp &= ~(VCN_RB_ENABLE__RB_EN_MASK);\n\tWREG32_SOC15(VCN, vcn_inst, regVCN_RB_ENABLE, tmp);\n\tfw_shared->sq.queue_mode |= FW_QUEUE_RING_RESET;\n\n\t \n\tWREG32_SOC15(VCN, vcn_inst, regUVD_RB_RPTR, 0);\n\tWREG32_SOC15(VCN, vcn_inst, regUVD_RB_WPTR, 0);\n\tring->wptr = RREG32_SOC15(VCN, vcn_inst, regUVD_RB_WPTR);\n\n\ttmp = RREG32_SOC15(VCN, vcn_inst, regVCN_RB_ENABLE);\n\ttmp |= VCN_RB_ENABLE__RB_EN_MASK;\n\tWREG32_SOC15(VCN, vcn_inst, regVCN_RB_ENABLE, tmp);\n\tfw_shared->sq.queue_mode &= ~(FW_QUEUE_RING_RESET | FW_QUEUE_DPG_HOLD_OFF);\n\n\t \n\tfw_shared->sq.queue_mode &= cpu_to_le32(~FW_QUEUE_RING_RESET);\n\n\treturn 0;\n}\n\nstatic int vcn_v4_0_3_start_sriov(struct amdgpu_device *adev)\n{\n\tint i, vcn_inst;\n\tstruct amdgpu_ring *ring_enc;\n\tuint64_t cache_addr;\n\tuint64_t rb_enc_addr;\n\tuint64_t ctx_addr;\n\tuint32_t param, resp, expected;\n\tuint32_t offset, cache_size;\n\tuint32_t tmp, timeout;\n\n\tstruct amdgpu_mm_table *table = &adev->virt.mm_table;\n\tuint32_t *table_loc;\n\tuint32_t table_size;\n\tuint32_t size, size_dw;\n\tuint32_t init_status;\n\tuint32_t enabled_vcn;\n\n\tstruct mmsch_v4_0_cmd_direct_write\n\t\tdirect_wt = { {0} };\n\tstruct mmsch_v4_0_cmd_direct_read_modify_write\n\t\tdirect_rd_mod_wt = { {0} };\n\tstruct mmsch_v4_0_cmd_end end = { {0} };\n\tstruct mmsch_v4_0_3_init_header header;\n\n\tvolatile struct amdgpu_vcn4_fw_shared *fw_shared;\n\tvolatile struct amdgpu_fw_shared_rb_setup *rb_setup;\n\n\tdirect_wt.cmd_header.command_type =\n\t\tMMSCH_COMMAND__DIRECT_REG_WRITE;\n\tdirect_rd_mod_wt.cmd_header.command_type =\n\t\tMMSCH_COMMAND__DIRECT_REG_READ_MODIFY_WRITE;\n\tend.cmd_header.command_type = MMSCH_COMMAND__END;\n\n\tfor (i = 0; i < adev->vcn.num_vcn_inst; i++) {\n\t\tvcn_inst = GET_INST(VCN, i);\n\n\t\tmemset(&header, 0, sizeof(struct mmsch_v4_0_3_init_header));\n\t\theader.version = MMSCH_VERSION;\n\t\theader.total_size = sizeof(struct mmsch_v4_0_3_init_header) >> 2;\n\n\t\ttable_loc = (uint32_t *)table->cpu_addr;\n\t\ttable_loc += header.total_size;\n\n\t\ttable_size = 0;\n\n\t\tMMSCH_V4_0_INSERT_DIRECT_RD_MOD_WT(SOC15_REG_OFFSET(VCN, 0, regUVD_STATUS),\n\t\t\t~UVD_STATUS__UVD_BUSY, UVD_STATUS__UVD_BUSY);\n\n\t\tcache_size = AMDGPU_GPU_PAGE_ALIGN(adev->vcn.fw->size + 4);\n\n\t\tif (adev->firmware.load_type == AMDGPU_FW_LOAD_PSP) {\n\t\t\tMMSCH_V4_0_INSERT_DIRECT_WT(SOC15_REG_OFFSET(VCN, 0,\n\t\t\t\tregUVD_LMI_VCPU_CACHE_64BIT_BAR_LOW),\n\t\t\t\tadev->firmware.ucode[AMDGPU_UCODE_ID_VCN + i].tmr_mc_addr_lo);\n\n\t\t\tMMSCH_V4_0_INSERT_DIRECT_WT(SOC15_REG_OFFSET(VCN, 0,\n\t\t\t\tregUVD_LMI_VCPU_CACHE_64BIT_BAR_HIGH),\n\t\t\t\tadev->firmware.ucode[AMDGPU_UCODE_ID_VCN + i].tmr_mc_addr_hi);\n\n\t\t\toffset = 0;\n\t\t\tMMSCH_V4_0_INSERT_DIRECT_WT(SOC15_REG_OFFSET(VCN, 0,\n\t\t\t\tregUVD_VCPU_CACHE_OFFSET0), 0);\n\t\t} else {\n\t\t\tMMSCH_V4_0_INSERT_DIRECT_WT(SOC15_REG_OFFSET(VCN, 0,\n\t\t\t\tregUVD_LMI_VCPU_CACHE_64BIT_BAR_LOW),\n\t\t\t\tlower_32_bits(adev->vcn.inst[i].gpu_addr));\n\t\t\tMMSCH_V4_0_INSERT_DIRECT_WT(SOC15_REG_OFFSET(VCN, 0,\n\t\t\t\tregUVD_LMI_VCPU_CACHE_64BIT_BAR_HIGH),\n\t\t\t\tupper_32_bits(adev->vcn.inst[i].gpu_addr));\n\t\t\toffset = cache_size;\n\t\t\tMMSCH_V4_0_INSERT_DIRECT_WT(SOC15_REG_OFFSET(VCN, 0,\n\t\t\t\tregUVD_VCPU_CACHE_OFFSET0),\n\t\t\t\tAMDGPU_UVD_FIRMWARE_OFFSET >> 3);\n\t\t}\n\n\t\tMMSCH_V4_0_INSERT_DIRECT_WT(SOC15_REG_OFFSET(VCN, 0,\n\t\t\tregUVD_VCPU_CACHE_SIZE0),\n\t\t\tcache_size);\n\n\t\tcache_addr = adev->vcn.inst[vcn_inst].gpu_addr + offset;\n\t\tMMSCH_V4_0_INSERT_DIRECT_WT(SOC15_REG_OFFSET(VCN, 0,\n\t\t\tregUVD_LMI_VCPU_CACHE1_64BIT_BAR_LOW), lower_32_bits(cache_addr));\n\t\tMMSCH_V4_0_INSERT_DIRECT_WT(SOC15_REG_OFFSET(VCN, 0,\n\t\t\tregUVD_LMI_VCPU_CACHE1_64BIT_BAR_HIGH), upper_32_bits(cache_addr));\n\t\tMMSCH_V4_0_INSERT_DIRECT_WT(SOC15_REG_OFFSET(VCN, 0,\n\t\t\tregUVD_VCPU_CACHE_OFFSET1), 0);\n\t\tMMSCH_V4_0_INSERT_DIRECT_WT(SOC15_REG_OFFSET(VCN, 0,\n\t\t\tregUVD_VCPU_CACHE_SIZE1), AMDGPU_VCN_STACK_SIZE);\n\n\t\tcache_addr = adev->vcn.inst[vcn_inst].gpu_addr + offset +\n\t\t\tAMDGPU_VCN_STACK_SIZE;\n\n\t\tMMSCH_V4_0_INSERT_DIRECT_WT(SOC15_REG_OFFSET(VCN, 0,\n\t\t\tregUVD_LMI_VCPU_CACHE2_64BIT_BAR_LOW), lower_32_bits(cache_addr));\n\n\t\tMMSCH_V4_0_INSERT_DIRECT_WT(SOC15_REG_OFFSET(VCN, 0,\n\t\t\tregUVD_LMI_VCPU_CACHE2_64BIT_BAR_HIGH), upper_32_bits(cache_addr));\n\n\t\tMMSCH_V4_0_INSERT_DIRECT_WT(SOC15_REG_OFFSET(VCN, 0,\n\t\t\tregUVD_VCPU_CACHE_OFFSET2), 0);\n\n\t\tMMSCH_V4_0_INSERT_DIRECT_WT(SOC15_REG_OFFSET(VCN, 0,\n\t\t\tregUVD_VCPU_CACHE_SIZE2), AMDGPU_VCN_CONTEXT_SIZE);\n\n\t\tfw_shared = adev->vcn.inst[vcn_inst].fw_shared.cpu_addr;\n\t\trb_setup = &fw_shared->rb_setup;\n\n\t\tring_enc = &adev->vcn.inst[vcn_inst].ring_enc[0];\n\t\tring_enc->wptr = 0;\n\t\trb_enc_addr = ring_enc->gpu_addr;\n\n\t\trb_setup->is_rb_enabled_flags |= RB_ENABLED;\n\t\trb_setup->rb_addr_lo = lower_32_bits(rb_enc_addr);\n\t\trb_setup->rb_addr_hi = upper_32_bits(rb_enc_addr);\n\t\trb_setup->rb_size = ring_enc->ring_size / 4;\n\t\tfw_shared->present_flag_0 |= cpu_to_le32(AMDGPU_VCN_VF_RB_SETUP_FLAG);\n\n\t\tMMSCH_V4_0_INSERT_DIRECT_WT(SOC15_REG_OFFSET(VCN, 0,\n\t\t\tregUVD_LMI_VCPU_NC0_64BIT_BAR_LOW),\n\t\t\tlower_32_bits(adev->vcn.inst[vcn_inst].fw_shared.gpu_addr));\n\t\tMMSCH_V4_0_INSERT_DIRECT_WT(SOC15_REG_OFFSET(VCN, 0,\n\t\t\tregUVD_LMI_VCPU_NC0_64BIT_BAR_HIGH),\n\t\t\tupper_32_bits(adev->vcn.inst[vcn_inst].fw_shared.gpu_addr));\n\t\tMMSCH_V4_0_INSERT_DIRECT_WT(SOC15_REG_OFFSET(VCN, 0,\n\t\t\tregUVD_VCPU_NONCACHE_SIZE0),\n\t\t\tAMDGPU_GPU_PAGE_ALIGN(sizeof(struct amdgpu_vcn4_fw_shared)));\n\t\tMMSCH_V4_0_INSERT_END();\n\n\t\theader.vcn0.init_status = 0;\n\t\theader.vcn0.table_offset = header.total_size;\n\t\theader.vcn0.table_size = table_size;\n\t\theader.total_size += table_size;\n\n\t\t \n\t\tsize = sizeof(struct mmsch_v4_0_3_init_header);\n\t\ttable_loc = (uint32_t *)table->cpu_addr;\n\t\tmemcpy((void *)table_loc, &header, size);\n\n\t\tctx_addr = table->gpu_addr;\n\t\tWREG32_SOC15(VCN, vcn_inst, regMMSCH_VF_CTX_ADDR_LO, lower_32_bits(ctx_addr));\n\t\tWREG32_SOC15(VCN, vcn_inst, regMMSCH_VF_CTX_ADDR_HI, upper_32_bits(ctx_addr));\n\n\t\ttmp = RREG32_SOC15(VCN, vcn_inst, regMMSCH_VF_VMID);\n\t\ttmp &= ~MMSCH_VF_VMID__VF_CTX_VMID_MASK;\n\t\ttmp |= (0 << MMSCH_VF_VMID__VF_CTX_VMID__SHIFT);\n\t\tWREG32_SOC15(VCN, vcn_inst, regMMSCH_VF_VMID, tmp);\n\n\t\tsize = header.total_size;\n\t\tWREG32_SOC15(VCN, vcn_inst, regMMSCH_VF_CTX_SIZE, size);\n\n\t\tWREG32_SOC15(VCN, vcn_inst, regMMSCH_VF_MAILBOX_RESP, 0);\n\n\t\tparam = 0x00000001;\n\t\tWREG32_SOC15(VCN, vcn_inst, regMMSCH_VF_MAILBOX_HOST, param);\n\t\ttmp = 0;\n\t\ttimeout = 1000;\n\t\tresp = 0;\n\t\texpected = MMSCH_VF_MAILBOX_RESP__OK;\n\t\twhile (resp != expected) {\n\t\t\tresp = RREG32_SOC15(VCN, vcn_inst, regMMSCH_VF_MAILBOX_RESP);\n\t\t\tif (resp != 0)\n\t\t\t\tbreak;\n\n\t\t\tudelay(10);\n\t\t\ttmp = tmp + 10;\n\t\t\tif (tmp >= timeout) {\n\t\t\t\tDRM_ERROR(\"failed to init MMSCH. TIME-OUT after %d usec\"\\\n\t\t\t\t\t\" waiting for regMMSCH_VF_MAILBOX_RESP \"\\\n\t\t\t\t\t\"(expected=0x%08x, readback=0x%08x)\\n\",\n\t\t\t\t\ttmp, expected, resp);\n\t\t\t\treturn -EBUSY;\n\t\t\t}\n\t\t}\n\n\t\tenabled_vcn = amdgpu_vcn_is_disabled_vcn(adev, VCN_DECODE_RING, 0) ? 1 : 0;\n\t\tinit_status = ((struct mmsch_v4_0_3_init_header *)(table_loc))->vcn0.init_status;\n\t\tif (resp != expected && resp != MMSCH_VF_MAILBOX_RESP__INCOMPLETE\n\t\t\t\t\t&& init_status != MMSCH_VF_ENGINE_STATUS__PASS) {\n\t\t\tDRM_ERROR(\"MMSCH init status is incorrect! readback=0x%08x, header init \"\\\n\t\t\t\t\"status for VCN%x: 0x%x\\n\", resp, enabled_vcn, init_status);\n\t\t}\n\t}\n\n\treturn 0;\n}\n\n \nstatic int vcn_v4_0_3_start(struct amdgpu_device *adev)\n{\n\tvolatile struct amdgpu_vcn4_fw_shared *fw_shared;\n\tstruct amdgpu_ring *ring;\n\tint i, j, k, r, vcn_inst;\n\tuint32_t tmp;\n\n\tif (adev->pm.dpm_enabled)\n\t\tamdgpu_dpm_enable_uvd(adev, true);\n\n\tfor (i = 0; i < adev->vcn.num_vcn_inst; ++i) {\n\t\tif (adev->pg_flags & AMD_PG_SUPPORT_VCN_DPG) {\n\t\t\tr = vcn_v4_0_3_start_dpg_mode(adev, i, adev->vcn.indirect_sram);\n\t\t\tcontinue;\n\t\t}\n\n\t\tvcn_inst = GET_INST(VCN, i);\n\t\t \n\t\ttmp = RREG32_SOC15(VCN, vcn_inst, regUVD_STATUS) |\n\t\t      UVD_STATUS__UVD_BUSY;\n\t\tWREG32_SOC15(VCN, vcn_inst, regUVD_STATUS, tmp);\n\n\t\t \n\t\tvcn_v4_0_3_disable_clock_gating(adev, i);\n\n\t\t \n\t\tWREG32_P(SOC15_REG_OFFSET(VCN, vcn_inst, regUVD_VCPU_CNTL),\n\t\t\t UVD_VCPU_CNTL__CLK_EN_MASK,\n\t\t\t ~UVD_VCPU_CNTL__CLK_EN_MASK);\n\n\t\t \n\t\tWREG32_P(SOC15_REG_OFFSET(VCN, vcn_inst, regUVD_MASTINT_EN), 0,\n\t\t\t ~UVD_MASTINT_EN__VCPU_EN_MASK);\n\n\t\t \n\t\tWREG32_P(SOC15_REG_OFFSET(VCN, vcn_inst, regUVD_LMI_CTRL2), 0,\n\t\t\t ~UVD_LMI_CTRL2__STALL_ARB_UMC_MASK);\n\n\t\ttmp = RREG32_SOC15(VCN, vcn_inst, regUVD_SOFT_RESET);\n\t\ttmp &= ~UVD_SOFT_RESET__LMI_SOFT_RESET_MASK;\n\t\ttmp &= ~UVD_SOFT_RESET__LMI_UMC_SOFT_RESET_MASK;\n\t\tWREG32_SOC15(VCN, vcn_inst, regUVD_SOFT_RESET, tmp);\n\n\t\t \n\t\ttmp = RREG32_SOC15(VCN, vcn_inst, regUVD_LMI_CTRL);\n\t\tWREG32_SOC15(VCN, vcn_inst, regUVD_LMI_CTRL,\n\t\t\t     tmp | UVD_LMI_CTRL__WRITE_CLEAN_TIMER_EN_MASK |\n\t\t\t\t     UVD_LMI_CTRL__MASK_MC_URGENT_MASK |\n\t\t\t\t     UVD_LMI_CTRL__DATA_COHERENCY_EN_MASK |\n\t\t\t\t     UVD_LMI_CTRL__VCPU_DATA_COHERENCY_EN_MASK);\n\n\t\t \n\t\ttmp = RREG32_SOC15(VCN, vcn_inst, regUVD_MPC_CNTL);\n\t\ttmp &= ~UVD_MPC_CNTL__REPLACEMENT_MODE_MASK;\n\t\ttmp |= 0x2 << UVD_MPC_CNTL__REPLACEMENT_MODE__SHIFT;\n\t\tWREG32_SOC15(VCN, vcn_inst, regUVD_MPC_CNTL, tmp);\n\n\t\t \n\t\tWREG32_SOC15(VCN, vcn_inst, regUVD_MPC_SET_MUXA0,\n\t\t\t     ((0x1 << UVD_MPC_SET_MUXA0__VARA_1__SHIFT) |\n\t\t\t      (0x2 << UVD_MPC_SET_MUXA0__VARA_2__SHIFT) |\n\t\t\t      (0x3 << UVD_MPC_SET_MUXA0__VARA_3__SHIFT) |\n\t\t\t      (0x4 << UVD_MPC_SET_MUXA0__VARA_4__SHIFT)));\n\n\t\t \n\t\tWREG32_SOC15(VCN, vcn_inst, regUVD_MPC_SET_MUXB0,\n\t\t\t     ((0x1 << UVD_MPC_SET_MUXB0__VARB_1__SHIFT) |\n\t\t\t      (0x2 << UVD_MPC_SET_MUXB0__VARB_2__SHIFT) |\n\t\t\t      (0x3 << UVD_MPC_SET_MUXB0__VARB_3__SHIFT) |\n\t\t\t      (0x4 << UVD_MPC_SET_MUXB0__VARB_4__SHIFT)));\n\n\t\t \n\t\tWREG32_SOC15(VCN, vcn_inst, regUVD_MPC_SET_MUX,\n\t\t\t     ((0x0 << UVD_MPC_SET_MUX__SET_0__SHIFT) |\n\t\t\t      (0x1 << UVD_MPC_SET_MUX__SET_1__SHIFT) |\n\t\t\t      (0x2 << UVD_MPC_SET_MUX__SET_2__SHIFT)));\n\n\t\tvcn_v4_0_3_mc_resume(adev, i);\n\n\t\t \n\t\tWREG32_SOC15(VCN, vcn_inst, regUVD_GFX8_ADDR_CONFIG,\n\t\t\t     adev->gfx.config.gb_addr_config);\n\t\tWREG32_SOC15(VCN, vcn_inst, regUVD_GFX10_ADDR_CONFIG,\n\t\t\t     adev->gfx.config.gb_addr_config);\n\n\t\t \n\t\tWREG32_P(SOC15_REG_OFFSET(VCN, vcn_inst, regUVD_RB_ARB_CTRL), 0,\n\t\t\t ~UVD_RB_ARB_CTRL__VCPU_DIS_MASK);\n\n\t\t \n\t\tWREG32_P(SOC15_REG_OFFSET(VCN, vcn_inst, regUVD_VCPU_CNTL), 0,\n\t\t\t ~UVD_VCPU_CNTL__BLK_RST_MASK);\n\n\t\tfor (j = 0; j < 10; ++j) {\n\t\t\tuint32_t status;\n\n\t\t\tfor (k = 0; k < 100; ++k) {\n\t\t\t\tstatus = RREG32_SOC15(VCN, vcn_inst,\n\t\t\t\t\t\t      regUVD_STATUS);\n\t\t\t\tif (status & 2)\n\t\t\t\t\tbreak;\n\t\t\t\tmdelay(10);\n\t\t\t}\n\t\t\tr = 0;\n\t\t\tif (status & 2)\n\t\t\t\tbreak;\n\n\t\t\tDRM_DEV_ERROR(adev->dev,\n\t\t\t\t\"VCN decode not responding, trying to reset the VCPU!!!\\n\");\n\t\t\tWREG32_P(SOC15_REG_OFFSET(VCN, vcn_inst,\n\t\t\t\t\t\t  regUVD_VCPU_CNTL),\n\t\t\t\t UVD_VCPU_CNTL__BLK_RST_MASK,\n\t\t\t\t ~UVD_VCPU_CNTL__BLK_RST_MASK);\n\t\t\tmdelay(10);\n\t\t\tWREG32_P(SOC15_REG_OFFSET(VCN, vcn_inst,\n\t\t\t\t\t\t  regUVD_VCPU_CNTL),\n\t\t\t\t 0, ~UVD_VCPU_CNTL__BLK_RST_MASK);\n\n\t\t\tmdelay(10);\n\t\t\tr = -1;\n\t\t}\n\n\t\tif (r) {\n\t\t\tDRM_DEV_ERROR(adev->dev, \"VCN decode not responding, giving up!!!\\n\");\n\t\t\treturn r;\n\t\t}\n\n\t\t \n\t\tWREG32_P(SOC15_REG_OFFSET(VCN, vcn_inst, regUVD_MASTINT_EN),\n\t\t\t UVD_MASTINT_EN__VCPU_EN_MASK,\n\t\t\t ~UVD_MASTINT_EN__VCPU_EN_MASK);\n\n\t\t \n\t\tWREG32_P(SOC15_REG_OFFSET(VCN, vcn_inst, regUVD_STATUS), 0,\n\t\t\t ~(2 << UVD_STATUS__VCPU_REPORT__SHIFT));\n\n\t\tring = &adev->vcn.inst[i].ring_enc[0];\n\t\tfw_shared = adev->vcn.inst[i].fw_shared.cpu_addr;\n\n\t\t \n\t\tWREG32_SOC15(VCN, vcn_inst, regUVD_RB_BASE_LO,\n\t\t\t     lower_32_bits(ring->gpu_addr));\n\t\tWREG32_SOC15(VCN, vcn_inst, regUVD_RB_BASE_HI,\n\t\t\t     upper_32_bits(ring->gpu_addr));\n\n\t\tWREG32_SOC15(VCN, vcn_inst, regUVD_RB_SIZE,\n\t\t\t     ring->ring_size / sizeof(uint32_t));\n\n\t\t \n\t\ttmp = RREG32_SOC15(VCN, vcn_inst, regVCN_RB_ENABLE);\n\t\ttmp &= ~(VCN_RB_ENABLE__RB_EN_MASK);\n\t\tWREG32_SOC15(VCN, vcn_inst, regVCN_RB_ENABLE, tmp);\n\n\t\t \n\t\tWREG32_SOC15(VCN, vcn_inst, regUVD_RB_RPTR, 0);\n\t\tWREG32_SOC15(VCN, vcn_inst, regUVD_RB_WPTR, 0);\n\n\t\ttmp = RREG32_SOC15(VCN, vcn_inst, regVCN_RB_ENABLE);\n\t\ttmp |= VCN_RB_ENABLE__RB_EN_MASK;\n\t\tWREG32_SOC15(VCN, vcn_inst, regVCN_RB_ENABLE, tmp);\n\n\t\tring->wptr = RREG32_SOC15(VCN, vcn_inst, regUVD_RB_WPTR);\n\t\tfw_shared->sq.queue_mode &=\n\t\t\tcpu_to_le32(~(FW_QUEUE_RING_RESET | FW_QUEUE_DPG_HOLD_OFF));\n\n\t}\n\treturn 0;\n}\n\n \nstatic int vcn_v4_0_3_stop_dpg_mode(struct amdgpu_device *adev, int inst_idx)\n{\n\tuint32_t tmp;\n\tint vcn_inst;\n\n\tvcn_inst = GET_INST(VCN, inst_idx);\n\n\t \n\tSOC15_WAIT_ON_RREG(VCN, vcn_inst, regUVD_POWER_STATUS, 1,\n\t\t\t   UVD_POWER_STATUS__UVD_POWER_STATUS_MASK);\n\n\t \n\ttmp = RREG32_SOC15(VCN, vcn_inst, regUVD_RB_WPTR);\n\tSOC15_WAIT_ON_RREG(VCN, vcn_inst, regUVD_RB_RPTR, tmp, 0xFFFFFFFF);\n\n\tSOC15_WAIT_ON_RREG(VCN, vcn_inst, regUVD_POWER_STATUS, 1,\n\t\t\t   UVD_POWER_STATUS__UVD_POWER_STATUS_MASK);\n\n\t \n\tWREG32_P(SOC15_REG_OFFSET(VCN, vcn_inst, regUVD_POWER_STATUS), 0,\n\t\t ~UVD_POWER_STATUS__UVD_PG_MODE_MASK);\n\treturn 0;\n}\n\n \nstatic int vcn_v4_0_3_stop(struct amdgpu_device *adev)\n{\n\tvolatile struct amdgpu_vcn4_fw_shared *fw_shared;\n\tint i, r = 0, vcn_inst;\n\tuint32_t tmp;\n\n\tfor (i = 0; i < adev->vcn.num_vcn_inst; ++i) {\n\t\tvcn_inst = GET_INST(VCN, i);\n\n\t\tfw_shared = adev->vcn.inst[i].fw_shared.cpu_addr;\n\t\tfw_shared->sq.queue_mode |= FW_QUEUE_DPG_HOLD_OFF;\n\n\t\tif (adev->pg_flags & AMD_PG_SUPPORT_VCN_DPG) {\n\t\t\tvcn_v4_0_3_stop_dpg_mode(adev, i);\n\t\t\tcontinue;\n\t\t}\n\n\t\t \n\t\tr = SOC15_WAIT_ON_RREG(VCN, vcn_inst, regUVD_STATUS,\n\t\t\t\t       UVD_STATUS__IDLE, 0x7);\n\t\tif (r)\n\t\t\tgoto Done;\n\n\t\ttmp = UVD_LMI_STATUS__VCPU_LMI_WRITE_CLEAN_MASK |\n\t\t\tUVD_LMI_STATUS__READ_CLEAN_MASK |\n\t\t\tUVD_LMI_STATUS__WRITE_CLEAN_MASK |\n\t\t\tUVD_LMI_STATUS__WRITE_CLEAN_RAW_MASK;\n\t\tr = SOC15_WAIT_ON_RREG(VCN, vcn_inst, regUVD_LMI_STATUS, tmp,\n\t\t\t\t       tmp);\n\t\tif (r)\n\t\t\tgoto Done;\n\n\t\t \n\t\ttmp = RREG32_SOC15(VCN, vcn_inst, regUVD_LMI_CTRL2);\n\t\ttmp |= UVD_LMI_CTRL2__STALL_ARB_UMC_MASK;\n\t\tWREG32_SOC15(VCN, vcn_inst, regUVD_LMI_CTRL2, tmp);\n\t\ttmp = UVD_LMI_STATUS__UMC_READ_CLEAN_RAW_MASK |\n\t\t\tUVD_LMI_STATUS__UMC_WRITE_CLEAN_RAW_MASK;\n\t\tr = SOC15_WAIT_ON_RREG(VCN, vcn_inst, regUVD_LMI_STATUS, tmp,\n\t\t\t\t       tmp);\n\t\tif (r)\n\t\t\tgoto Done;\n\n\t\t \n\t\tWREG32_P(SOC15_REG_OFFSET(VCN, vcn_inst, regUVD_RB_ARB_CTRL),\n\t\t\t UVD_RB_ARB_CTRL__VCPU_DIS_MASK,\n\t\t\t ~UVD_RB_ARB_CTRL__VCPU_DIS_MASK);\n\n\t\t \n\t\tWREG32_P(SOC15_REG_OFFSET(VCN, vcn_inst, regUVD_VCPU_CNTL),\n\t\t\t UVD_VCPU_CNTL__BLK_RST_MASK,\n\t\t\t ~UVD_VCPU_CNTL__BLK_RST_MASK);\n\n\t\t \n\t\tWREG32_P(SOC15_REG_OFFSET(VCN, vcn_inst, regUVD_VCPU_CNTL), 0,\n\t\t\t ~(UVD_VCPU_CNTL__CLK_EN_MASK));\n\n\t\t \n\t\ttmp = RREG32_SOC15(VCN, vcn_inst, regUVD_SOFT_RESET);\n\t\ttmp |= UVD_SOFT_RESET__LMI_UMC_SOFT_RESET_MASK;\n\t\tWREG32_SOC15(VCN, vcn_inst, regUVD_SOFT_RESET, tmp);\n\n\t\ttmp = RREG32_SOC15(VCN, vcn_inst, regUVD_SOFT_RESET);\n\t\ttmp |= UVD_SOFT_RESET__LMI_SOFT_RESET_MASK;\n\t\tWREG32_SOC15(VCN, vcn_inst, regUVD_SOFT_RESET, tmp);\n\n\t\t \n\t\tWREG32_SOC15(VCN, vcn_inst, regUVD_STATUS, 0);\n\n\t\t \n\t\tvcn_v4_0_3_enable_clock_gating(adev, i);\n\t}\nDone:\n\tif (adev->pm.dpm_enabled)\n\t\tamdgpu_dpm_enable_uvd(adev, false);\n\n\treturn 0;\n}\n\n \nstatic int vcn_v4_0_3_pause_dpg_mode(struct amdgpu_device *adev, int inst_idx,\n\t\t\t\tstruct dpg_pause_state *new_state)\n{\n\n\treturn 0;\n}\n\n \nstatic uint64_t vcn_v4_0_3_unified_ring_get_rptr(struct amdgpu_ring *ring)\n{\n\tstruct amdgpu_device *adev = ring->adev;\n\n\tif (ring != &adev->vcn.inst[ring->me].ring_enc[0])\n\t\tDRM_ERROR(\"wrong ring id is identified in %s\", __func__);\n\n\treturn RREG32_SOC15(VCN, GET_INST(VCN, ring->me), regUVD_RB_RPTR);\n}\n\n \nstatic uint64_t vcn_v4_0_3_unified_ring_get_wptr(struct amdgpu_ring *ring)\n{\n\tstruct amdgpu_device *adev = ring->adev;\n\n\tif (ring != &adev->vcn.inst[ring->me].ring_enc[0])\n\t\tDRM_ERROR(\"wrong ring id is identified in %s\", __func__);\n\n\tif (ring->use_doorbell)\n\t\treturn *ring->wptr_cpu_addr;\n\telse\n\t\treturn RREG32_SOC15(VCN, GET_INST(VCN, ring->me),\n\t\t\t\t    regUVD_RB_WPTR);\n}\n\n \nstatic void vcn_v4_0_3_unified_ring_set_wptr(struct amdgpu_ring *ring)\n{\n\tstruct amdgpu_device *adev = ring->adev;\n\n\tif (ring != &adev->vcn.inst[ring->me].ring_enc[0])\n\t\tDRM_ERROR(\"wrong ring id is identified in %s\", __func__);\n\n\tif (ring->use_doorbell) {\n\t\t*ring->wptr_cpu_addr = lower_32_bits(ring->wptr);\n\t\tWDOORBELL32(ring->doorbell_index, lower_32_bits(ring->wptr));\n\t} else {\n\t\tWREG32_SOC15(VCN, GET_INST(VCN, ring->me), regUVD_RB_WPTR,\n\t\t\t     lower_32_bits(ring->wptr));\n\t}\n}\n\nstatic const struct amdgpu_ring_funcs vcn_v4_0_3_unified_ring_vm_funcs = {\n\t.type = AMDGPU_RING_TYPE_VCN_ENC,\n\t.align_mask = 0x3f,\n\t.nop = VCN_ENC_CMD_NO_OP,\n\t.get_rptr = vcn_v4_0_3_unified_ring_get_rptr,\n\t.get_wptr = vcn_v4_0_3_unified_ring_get_wptr,\n\t.set_wptr = vcn_v4_0_3_unified_ring_set_wptr,\n\t.emit_frame_size =\n\t\tSOC15_FLUSH_GPU_TLB_NUM_WREG * 3 +\n\t\tSOC15_FLUSH_GPU_TLB_NUM_REG_WAIT * 4 +\n\t\t4 +  \n\t\t5 + 5 +  \n\t\t1,  \n\t.emit_ib_size = 5,  \n\t.emit_ib = vcn_v2_0_enc_ring_emit_ib,\n\t.emit_fence = vcn_v2_0_enc_ring_emit_fence,\n\t.emit_vm_flush = vcn_v2_0_enc_ring_emit_vm_flush,\n\t.test_ring = amdgpu_vcn_enc_ring_test_ring,\n\t.test_ib = amdgpu_vcn_unified_ring_test_ib,\n\t.insert_nop = amdgpu_ring_insert_nop,\n\t.insert_end = vcn_v2_0_enc_ring_insert_end,\n\t.pad_ib = amdgpu_ring_generic_pad_ib,\n\t.begin_use = amdgpu_vcn_ring_begin_use,\n\t.end_use = amdgpu_vcn_ring_end_use,\n\t.emit_wreg = vcn_v2_0_enc_ring_emit_wreg,\n\t.emit_reg_wait = vcn_v2_0_enc_ring_emit_reg_wait,\n\t.emit_reg_write_reg_wait = amdgpu_ring_emit_reg_write_reg_wait_helper,\n};\n\n \nstatic void vcn_v4_0_3_set_unified_ring_funcs(struct amdgpu_device *adev)\n{\n\tint i, vcn_inst;\n\n\tfor (i = 0; i < adev->vcn.num_vcn_inst; ++i) {\n\t\tadev->vcn.inst[i].ring_enc[0].funcs = &vcn_v4_0_3_unified_ring_vm_funcs;\n\t\tadev->vcn.inst[i].ring_enc[0].me = i;\n\t\tvcn_inst = GET_INST(VCN, i);\n\t\tadev->vcn.inst[i].aid_id =\n\t\t\tvcn_inst / adev->vcn.num_inst_per_aid;\n\t}\n\tDRM_DEV_INFO(adev->dev, \"VCN decode is enabled in VM mode\\n\");\n}\n\n \nstatic bool vcn_v4_0_3_is_idle(void *handle)\n{\n\tstruct amdgpu_device *adev = (struct amdgpu_device *)handle;\n\tint i, ret = 1;\n\n\tfor (i = 0; i < adev->vcn.num_vcn_inst; ++i) {\n\t\tret &= (RREG32_SOC15(VCN, GET_INST(VCN, i), regUVD_STATUS) ==\n\t\t\tUVD_STATUS__IDLE);\n\t}\n\n\treturn ret;\n}\n\n \nstatic int vcn_v4_0_3_wait_for_idle(void *handle)\n{\n\tstruct amdgpu_device *adev = (struct amdgpu_device *)handle;\n\tint i, ret = 0;\n\n\tfor (i = 0; i < adev->vcn.num_vcn_inst; ++i) {\n\t\tret = SOC15_WAIT_ON_RREG(VCN, GET_INST(VCN, i), regUVD_STATUS,\n\t\t\t\t\t UVD_STATUS__IDLE, UVD_STATUS__IDLE);\n\t\tif (ret)\n\t\t\treturn ret;\n\t}\n\n\treturn ret;\n}\n\n \nstatic int vcn_v4_0_3_set_clockgating_state(void *handle,\n\t\t\t\t\t  enum amd_clockgating_state state)\n{\n\tstruct amdgpu_device *adev = (struct amdgpu_device *)handle;\n\tbool enable = state == AMD_CG_STATE_GATE;\n\tint i;\n\n\tfor (i = 0; i < adev->vcn.num_vcn_inst; ++i) {\n\t\tif (enable) {\n\t\t\tif (RREG32_SOC15(VCN, GET_INST(VCN, i),\n\t\t\t\t\t regUVD_STATUS) != UVD_STATUS__IDLE)\n\t\t\t\treturn -EBUSY;\n\t\t\tvcn_v4_0_3_enable_clock_gating(adev, i);\n\t\t} else {\n\t\t\tvcn_v4_0_3_disable_clock_gating(adev, i);\n\t\t}\n\t}\n\treturn 0;\n}\n\n \nstatic int vcn_v4_0_3_set_powergating_state(void *handle,\n\t\t\t\t\t  enum amd_powergating_state state)\n{\n\tstruct amdgpu_device *adev = (struct amdgpu_device *)handle;\n\tint ret;\n\n\t \n\tif (amdgpu_sriov_vf(adev)) {\n\t\tadev->vcn.cur_state = AMD_PG_STATE_UNGATE;\n\t\treturn 0;\n\t}\n\n\tif (state == adev->vcn.cur_state)\n\t\treturn 0;\n\n\tif (state == AMD_PG_STATE_GATE)\n\t\tret = vcn_v4_0_3_stop(adev);\n\telse\n\t\tret = vcn_v4_0_3_start(adev);\n\n\tif (!ret)\n\t\tadev->vcn.cur_state = state;\n\n\treturn ret;\n}\n\n \nstatic int vcn_v4_0_3_set_interrupt_state(struct amdgpu_device *adev,\n\t\t\t\t\tstruct amdgpu_irq_src *source,\n\t\t\t\t\tunsigned int type,\n\t\t\t\t\tenum amdgpu_interrupt_state state)\n{\n\treturn 0;\n}\n\n \nstatic int vcn_v4_0_3_process_interrupt(struct amdgpu_device *adev,\n\t\t\t\t      struct amdgpu_irq_src *source,\n\t\t\t\t      struct amdgpu_iv_entry *entry)\n{\n\tuint32_t i, inst;\n\n\ti = node_id_to_phys_map[entry->node_id];\n\n\tDRM_DEV_DEBUG(adev->dev, \"IH: VCN TRAP\\n\");\n\n\tfor (inst = 0; inst < adev->vcn.num_vcn_inst; ++inst)\n\t\tif (adev->vcn.inst[inst].aid_id == i)\n\t\t\tbreak;\n\n\tif (inst >= adev->vcn.num_vcn_inst) {\n\t\tdev_WARN_ONCE(adev->dev, 1,\n\t\t\t      \"Interrupt received for unknown VCN instance %d\",\n\t\t\t      entry->node_id);\n\t\treturn 0;\n\t}\n\n\tswitch (entry->src_id) {\n\tcase VCN_4_0__SRCID__UVD_ENC_GENERAL_PURPOSE:\n\t\tamdgpu_fence_process(&adev->vcn.inst[inst].ring_enc[0]);\n\t\tbreak;\n\tdefault:\n\t\tDRM_DEV_ERROR(adev->dev, \"Unhandled interrupt: %d %d\\n\",\n\t\t\t  entry->src_id, entry->src_data[0]);\n\t\tbreak;\n\t}\n\n\treturn 0;\n}\n\nstatic const struct amdgpu_irq_src_funcs vcn_v4_0_3_irq_funcs = {\n\t.set = vcn_v4_0_3_set_interrupt_state,\n\t.process = vcn_v4_0_3_process_interrupt,\n};\n\n \nstatic void vcn_v4_0_3_set_irq_funcs(struct amdgpu_device *adev)\n{\n\tint i;\n\n\tfor (i = 0; i < adev->vcn.num_vcn_inst; ++i) {\n\t\tadev->vcn.inst->irq.num_types++;\n\t}\n\tadev->vcn.inst->irq.funcs = &vcn_v4_0_3_irq_funcs;\n}\n\nstatic const struct amd_ip_funcs vcn_v4_0_3_ip_funcs = {\n\t.name = \"vcn_v4_0_3\",\n\t.early_init = vcn_v4_0_3_early_init,\n\t.late_init = NULL,\n\t.sw_init = vcn_v4_0_3_sw_init,\n\t.sw_fini = vcn_v4_0_3_sw_fini,\n\t.hw_init = vcn_v4_0_3_hw_init,\n\t.hw_fini = vcn_v4_0_3_hw_fini,\n\t.suspend = vcn_v4_0_3_suspend,\n\t.resume = vcn_v4_0_3_resume,\n\t.is_idle = vcn_v4_0_3_is_idle,\n\t.wait_for_idle = vcn_v4_0_3_wait_for_idle,\n\t.check_soft_reset = NULL,\n\t.pre_soft_reset = NULL,\n\t.soft_reset = NULL,\n\t.post_soft_reset = NULL,\n\t.set_clockgating_state = vcn_v4_0_3_set_clockgating_state,\n\t.set_powergating_state = vcn_v4_0_3_set_powergating_state,\n};\n\nconst struct amdgpu_ip_block_version vcn_v4_0_3_ip_block = {\n\t.type = AMD_IP_BLOCK_TYPE_VCN,\n\t.major = 4,\n\t.minor = 0,\n\t.rev = 3,\n\t.funcs = &vcn_v4_0_3_ip_funcs,\n};\n\nstatic const struct amdgpu_ras_err_status_reg_entry vcn_v4_0_3_ue_reg_list[] = {\n\t{AMDGPU_RAS_REG_ENTRY(VCN, 0, regVCN_UE_ERR_STATUS_LO_VIDD, regVCN_UE_ERR_STATUS_HI_VIDD),\n\t1, (AMDGPU_RAS_ERR_INFO_VALID | AMDGPU_RAS_ERR_STATUS_VALID), \"VIDD\"},\n\t{AMDGPU_RAS_REG_ENTRY(VCN, 0, regVCN_UE_ERR_STATUS_LO_VIDV, regVCN_UE_ERR_STATUS_HI_VIDV),\n\t1, (AMDGPU_RAS_ERR_INFO_VALID | AMDGPU_RAS_ERR_STATUS_VALID), \"VIDV\"},\n};\n\nstatic void vcn_v4_0_3_inst_query_ras_error_count(struct amdgpu_device *adev,\n\t\t\t\t\t\t  uint32_t vcn_inst,\n\t\t\t\t\t\t  void *ras_err_status)\n{\n\tstruct ras_err_data *err_data = (struct ras_err_data *)ras_err_status;\n\n\t \n\tamdgpu_ras_inst_query_ras_error_count(adev,\n\t\t\tvcn_v4_0_3_ue_reg_list,\n\t\t\tARRAY_SIZE(vcn_v4_0_3_ue_reg_list),\n\t\t\tNULL, 0, GET_INST(VCN, vcn_inst),\n\t\t\tAMDGPU_RAS_ERROR__MULTI_UNCORRECTABLE,\n\t\t\t&err_data->ue_count);\n}\n\nstatic void vcn_v4_0_3_query_ras_error_count(struct amdgpu_device *adev,\n\t\t\t\t\t     void *ras_err_status)\n{\n\tuint32_t i;\n\n\tif (!amdgpu_ras_is_supported(adev, AMDGPU_RAS_BLOCK__VCN)) {\n\t\tdev_warn(adev->dev, \"VCN RAS is not supported\\n\");\n\t\treturn;\n\t}\n\n\tfor (i = 0; i < adev->vcn.num_vcn_inst; i++)\n\t\tvcn_v4_0_3_inst_query_ras_error_count(adev, i, ras_err_status);\n}\n\nstatic void vcn_v4_0_3_inst_reset_ras_error_count(struct amdgpu_device *adev,\n\t\t\t\t\t\t  uint32_t vcn_inst)\n{\n\tamdgpu_ras_inst_reset_ras_error_count(adev,\n\t\t\t\t\tvcn_v4_0_3_ue_reg_list,\n\t\t\t\t\tARRAY_SIZE(vcn_v4_0_3_ue_reg_list),\n\t\t\t\t\tGET_INST(VCN, vcn_inst));\n}\n\nstatic void vcn_v4_0_3_reset_ras_error_count(struct amdgpu_device *adev)\n{\n\tuint32_t i;\n\n\tif (!amdgpu_ras_is_supported(adev, AMDGPU_RAS_BLOCK__VCN)) {\n\t\tdev_warn(adev->dev, \"VCN RAS is not supported\\n\");\n\t\treturn;\n\t}\n\n\tfor (i = 0; i < adev->vcn.num_vcn_inst; i++)\n\t\tvcn_v4_0_3_inst_reset_ras_error_count(adev, i);\n}\n\nstatic const struct amdgpu_ras_block_hw_ops vcn_v4_0_3_ras_hw_ops = {\n\t.query_ras_error_count = vcn_v4_0_3_query_ras_error_count,\n\t.reset_ras_error_count = vcn_v4_0_3_reset_ras_error_count,\n};\n\nstatic struct amdgpu_vcn_ras vcn_v4_0_3_ras = {\n\t.ras_block = {\n\t\t.hw_ops = &vcn_v4_0_3_ras_hw_ops,\n\t},\n};\n\nstatic void vcn_v4_0_3_set_ras_funcs(struct amdgpu_device *adev)\n{\n\tadev->vcn.ras = &vcn_v4_0_3_ras;\n}\n\nstatic void vcn_v4_0_3_enable_ras(struct amdgpu_device *adev,\n\t\t\t\t  int inst_idx, bool indirect)\n{\n\tuint32_t tmp;\n\n\tif (!amdgpu_ras_is_supported(adev, AMDGPU_RAS_BLOCK__VCN))\n\t\treturn;\n\n\ttmp = VCN_RAS_CNTL__VCPU_VCODEC_REARM_MASK |\n\t      VCN_RAS_CNTL__VCPU_VCODEC_IH_EN_MASK |\n\t      VCN_RAS_CNTL__VCPU_VCODEC_PMI_EN_MASK |\n\t      VCN_RAS_CNTL__VCPU_VCODEC_STALL_EN_MASK;\n\tWREG32_SOC15_DPG_MODE(inst_idx,\n\t\t\t      SOC15_DPG_MODE_OFFSET(VCN, 0, regVCN_RAS_CNTL),\n\t\t\t      tmp, 0, indirect);\n\n\ttmp = UVD_SYS_INT_EN__RASCNTL_VCPU_VCODEC_EN_MASK;\n\tWREG32_SOC15_DPG_MODE(inst_idx,\n\t\t\t      SOC15_DPG_MODE_OFFSET(VCN, 0, regUVD_SYS_INT_EN),\n\t\t\t      tmp, 0, indirect);\n}\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}