<stg><name>fully_connected.6</name>


<trans_list>

<trans id="53" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="54" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="56" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="57" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="58" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="59" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="60" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="61" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="62" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="63" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="64" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="65" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="66" from="13" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="7" op_0_bw="32">
<![CDATA[
entry:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_9, i32 0, i32 0, void @empty_21, i32 0, i32 0, void @empty_22, void @empty_24, void @empty_21, i32 16, i32 16, i32 16, i32 16, void @empty_21, void @empty_21, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:2 %bias_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %bias

]]></Node>
<StgValue><ssdm name="bias_read"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:3 %weights_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %weights

]]></Node>
<StgValue><ssdm name="weights_read"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:4 %trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %weights_read, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:5 %trunc_ln56_2 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %bias_read, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln56_2"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="63" op_0_bw="62">
<![CDATA[
entry:6 %sext_ln56 = sext i62 %trunc_ln56_2

]]></Node>
<StgValue><ssdm name="sext_ln56"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
entry:7 %store_ln56 = store i7 0, i7 %i

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0">
<![CDATA[
entry:8 %br_ln56 = br void %VITIS_LOOP_58_2

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
VITIS_LOOP_58_2:0 %i_11 = load i7 %i

]]></Node>
<StgValue><ssdm name="i_11"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_58_2:1 %icmp_ln56 = icmp_eq  i7 %i_11, i7 84

]]></Node>
<StgValue><ssdm name="icmp_ln56"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_58_2:2 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 84, i64 84, i64 84

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_58_2:3 %add_ln56 = add i7 %i_11, i7 1

]]></Node>
<StgValue><ssdm name="add_ln56"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_58_2:4 %br_ln56 = br i1 %icmp_ln56, void %VITIS_LOOP_58_2.split, void %for.end15

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="63" op_0_bw="7">
<![CDATA[
VITIS_LOOP_58_2.split:0 %zext_ln56 = zext i7 %i_11

]]></Node>
<StgValue><ssdm name="zext_ln56"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
VITIS_LOOP_58_2.split:7 %add_ln57 = add i63 %zext_ln56, i63 %sext_ln56

]]></Node>
<StgValue><ssdm name="add_ln57"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="63">
<![CDATA[
VITIS_LOOP_58_2.split:8 %sext_ln57 = sext i63 %add_ln57

]]></Node>
<StgValue><ssdm name="sext_ln57"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_58_2.split:9 %gmem_addr = getelementptr i32 %gmem, i64 %sext_ln57

]]></Node>
<StgValue><ssdm name="gmem_addr"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_58_2.split:14 %store_ln56 = store i7 %add_ln56, i7 %i

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="0">
<![CDATA[
for.end15:0 %ret_ln63 = ret

]]></Node>
<StgValue><ssdm name="ret_ln63"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="34" st_id="3" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_58_2.split:10 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="35" st_id="4" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_58_2.split:10 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="36" st_id="5" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_58_2.split:10 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="37" st_id="6" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_58_2.split:10 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="38" st_id="7" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_58_2.split:10 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="39" st_id="8" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_58_2.split:10 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="40" st_id="9" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_58_2.split:10 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="41" st_id="10" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_58_2.split:10 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="42" st_id="11" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
VITIS_LOOP_58_2.split:11 %gmem_addr_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i64 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_read"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="43" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="14" op_0_bw="14" op_1_bw="7" op_2_bw="7">
<![CDATA[
VITIS_LOOP_58_2.split:2 %shl_ln = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i7.i7, i7 %i_11, i7 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="44" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="15" op_0_bw="14">
<![CDATA[
VITIS_LOOP_58_2.split:3 %zext_ln57 = zext i14 %shl_ln

]]></Node>
<StgValue><ssdm name="zext_ln57"/></StgValue>
</operation>

<operation id="45" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="10" op_0_bw="10" op_1_bw="7" op_2_bw="3">
<![CDATA[
VITIS_LOOP_58_2.split:4 %shl_ln57_1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i7.i3, i7 %i_11, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln57_1"/></StgValue>
</operation>

<operation id="46" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="15" op_0_bw="10">
<![CDATA[
VITIS_LOOP_58_2.split:5 %zext_ln57_1 = zext i10 %shl_ln57_1

]]></Node>
<StgValue><ssdm name="zext_ln57_1"/></StgValue>
</operation>

<operation id="47" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
VITIS_LOOP_58_2.split:6 %sub_ln57 = sub i15 %zext_ln57, i15 %zext_ln57_1

]]></Node>
<StgValue><ssdm name="sub_ln57"/></StgValue>
</operation>

<operation id="48" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_58_2.split:12 %sum = bitcast i32 %gmem_addr_read

]]></Node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>

<operation id="49" st_id="12" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="7" op_4_bw="32" op_5_bw="62" op_6_bw="15" op_7_bw="32" op_8_bw="0">
<![CDATA[
VITIS_LOOP_58_2.split:13 %call_ln57 = call void @fully_connected.6_Pipeline_VITIS_LOOP_58_2, i32 %sum, i32 %output_r, i7 %i_11, i32 %input_r, i62 %trunc_ln, i15 %sub_ln57, i32 %gmem

]]></Node>
<StgValue><ssdm name="call_ln57"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="50" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_58_2.split:1 %specloopname_ln56 = specloopname void @_ssdm_op_SpecLoopName, void @empty_19

]]></Node>
<StgValue><ssdm name="specloopname_ln56"/></StgValue>
</operation>

<operation id="51" st_id="13" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="7" op_4_bw="32" op_5_bw="62" op_6_bw="15" op_7_bw="32" op_8_bw="0">
<![CDATA[
VITIS_LOOP_58_2.split:13 %call_ln57 = call void @fully_connected.6_Pipeline_VITIS_LOOP_58_2, i32 %sum, i32 %output_r, i7 %i_11, i32 %input_r, i62 %trunc_ln, i15 %sub_ln57, i32 %gmem

]]></Node>
<StgValue><ssdm name="call_ln57"/></StgValue>
</operation>

<operation id="52" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_58_2.split:15 %br_ln56 = br void %VITIS_LOOP_58_2

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="67" name="input_r" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="input_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="68" name="output_r" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="output_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="69" name="gmem" dir="0" iftype="4">
<core>NULL</core><StgValue><ssdm name="gmem"/></StgValue>
</port>
<port id="70" name="weights" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="weights"/></StgValue>
</port>
<port id="71" name="bias" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="bias"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="73" from="StgValue_72" to="i" fromId="72" toId="14">
</dataflow>
<dataflow id="75" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="74" toId="15">
</dataflow>
<dataflow id="76" from="gmem" to="specinterface_ln0" fromId="69" toId="15">
</dataflow>
<dataflow id="78" from="empty_9" to="specinterface_ln0" fromId="77" toId="15">
</dataflow>
<dataflow id="80" from="StgValue_79" to="specinterface_ln0" fromId="79" toId="15">
</dataflow>
<dataflow id="81" from="StgValue_79" to="specinterface_ln0" fromId="79" toId="15">
</dataflow>
<dataflow id="83" from="empty_21" to="specinterface_ln0" fromId="82" toId="15">
</dataflow>
<dataflow id="84" from="StgValue_79" to="specinterface_ln0" fromId="79" toId="15">
</dataflow>
<dataflow id="85" from="StgValue_79" to="specinterface_ln0" fromId="79" toId="15">
</dataflow>
<dataflow id="87" from="empty_22" to="specinterface_ln0" fromId="86" toId="15">
</dataflow>
<dataflow id="89" from="empty_24" to="specinterface_ln0" fromId="88" toId="15">
</dataflow>
<dataflow id="90" from="empty_21" to="specinterface_ln0" fromId="82" toId="15">
</dataflow>
<dataflow id="92" from="StgValue_91" to="specinterface_ln0" fromId="91" toId="15">
</dataflow>
<dataflow id="93" from="StgValue_91" to="specinterface_ln0" fromId="91" toId="15">
</dataflow>
<dataflow id="94" from="StgValue_91" to="specinterface_ln0" fromId="91" toId="15">
</dataflow>
<dataflow id="95" from="StgValue_91" to="specinterface_ln0" fromId="91" toId="15">
</dataflow>
<dataflow id="96" from="empty_21" to="specinterface_ln0" fromId="82" toId="15">
</dataflow>
<dataflow id="97" from="empty_21" to="specinterface_ln0" fromId="82" toId="15">
</dataflow>
<dataflow id="99" from="StgValue_98" to="specinterface_ln0" fromId="98" toId="15">
</dataflow>
<dataflow id="100" from="StgValue_79" to="specinterface_ln0" fromId="79" toId="15">
</dataflow>
<dataflow id="102" from="_ssdm_op_Read.ap_auto.i64" to="bias_read" fromId="101" toId="16">
</dataflow>
<dataflow id="103" from="bias" to="bias_read" fromId="71" toId="16">
</dataflow>
<dataflow id="104" from="_ssdm_op_Read.ap_auto.i64" to="weights_read" fromId="101" toId="17">
</dataflow>
<dataflow id="105" from="weights" to="weights_read" fromId="70" toId="17">
</dataflow>
<dataflow id="107" from="_ssdm_op_PartSelect.i62.i64.i32.i32" to="trunc_ln" fromId="106" toId="18">
</dataflow>
<dataflow id="108" from="weights_read" to="trunc_ln" fromId="17" toId="18">
</dataflow>
<dataflow id="110" from="StgValue_109" to="trunc_ln" fromId="109" toId="18">
</dataflow>
<dataflow id="112" from="StgValue_111" to="trunc_ln" fromId="111" toId="18">
</dataflow>
<dataflow id="113" from="_ssdm_op_PartSelect.i62.i64.i32.i32" to="trunc_ln56_2" fromId="106" toId="19">
</dataflow>
<dataflow id="114" from="bias_read" to="trunc_ln56_2" fromId="16" toId="19">
</dataflow>
<dataflow id="115" from="StgValue_109" to="trunc_ln56_2" fromId="109" toId="19">
</dataflow>
<dataflow id="116" from="StgValue_111" to="trunc_ln56_2" fromId="111" toId="19">
</dataflow>
<dataflow id="117" from="trunc_ln56_2" to="sext_ln56" fromId="19" toId="20">
</dataflow>
<dataflow id="119" from="StgValue_118" to="store_ln56" fromId="118" toId="21">
</dataflow>
<dataflow id="120" from="i" to="store_ln56" fromId="14" toId="21">
</dataflow>
<dataflow id="121" from="i" to="i_11" fromId="14" toId="23">
</dataflow>
<dataflow id="122" from="i_11" to="icmp_ln56" fromId="23" toId="24">
</dataflow>
<dataflow id="124" from="StgValue_123" to="icmp_ln56" fromId="123" toId="24">
</dataflow>
<dataflow id="126" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln0" fromId="125" toId="25">
</dataflow>
<dataflow id="128" from="StgValue_127" to="speclooptripcount_ln0" fromId="127" toId="25">
</dataflow>
<dataflow id="129" from="StgValue_127" to="speclooptripcount_ln0" fromId="127" toId="25">
</dataflow>
<dataflow id="130" from="StgValue_127" to="speclooptripcount_ln0" fromId="127" toId="25">
</dataflow>
<dataflow id="131" from="i_11" to="add_ln56" fromId="23" toId="26">
</dataflow>
<dataflow id="133" from="StgValue_132" to="add_ln56" fromId="132" toId="26">
</dataflow>
<dataflow id="134" from="icmp_ln56" to="br_ln56" fromId="24" toId="27">
</dataflow>
<dataflow id="135" from="i_11" to="zext_ln56" fromId="23" toId="28">
</dataflow>
<dataflow id="136" from="zext_ln56" to="add_ln57" fromId="28" toId="29">
</dataflow>
<dataflow id="137" from="sext_ln56" to="add_ln57" fromId="20" toId="29">
</dataflow>
<dataflow id="138" from="add_ln57" to="sext_ln57" fromId="29" toId="30">
</dataflow>
<dataflow id="139" from="gmem" to="gmem_addr" fromId="69" toId="31">
</dataflow>
<dataflow id="140" from="sext_ln57" to="gmem_addr" fromId="30" toId="31">
</dataflow>
<dataflow id="141" from="add_ln56" to="store_ln56" fromId="26" toId="32">
</dataflow>
<dataflow id="142" from="i" to="store_ln56" fromId="14" toId="32">
</dataflow>
<dataflow id="144" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_req" fromId="143" toId="34">
</dataflow>
<dataflow id="145" from="gmem_addr" to="gmem_load_req" fromId="31" toId="34">
</dataflow>
<dataflow id="146" from="StgValue_72" to="gmem_load_req" fromId="72" toId="34">
</dataflow>
<dataflow id="147" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_req" fromId="143" toId="35">
</dataflow>
<dataflow id="148" from="gmem_addr" to="gmem_load_req" fromId="31" toId="35">
</dataflow>
<dataflow id="149" from="StgValue_72" to="gmem_load_req" fromId="72" toId="35">
</dataflow>
<dataflow id="150" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_req" fromId="143" toId="36">
</dataflow>
<dataflow id="151" from="gmem_addr" to="gmem_load_req" fromId="31" toId="36">
</dataflow>
<dataflow id="152" from="StgValue_72" to="gmem_load_req" fromId="72" toId="36">
</dataflow>
<dataflow id="153" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_req" fromId="143" toId="37">
</dataflow>
<dataflow id="154" from="gmem_addr" to="gmem_load_req" fromId="31" toId="37">
</dataflow>
<dataflow id="155" from="StgValue_72" to="gmem_load_req" fromId="72" toId="37">
</dataflow>
<dataflow id="156" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_req" fromId="143" toId="38">
</dataflow>
<dataflow id="157" from="gmem_addr" to="gmem_load_req" fromId="31" toId="38">
</dataflow>
<dataflow id="158" from="StgValue_72" to="gmem_load_req" fromId="72" toId="38">
</dataflow>
<dataflow id="159" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_req" fromId="143" toId="39">
</dataflow>
<dataflow id="160" from="gmem_addr" to="gmem_load_req" fromId="31" toId="39">
</dataflow>
<dataflow id="161" from="StgValue_72" to="gmem_load_req" fromId="72" toId="39">
</dataflow>
<dataflow id="162" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_req" fromId="143" toId="40">
</dataflow>
<dataflow id="163" from="gmem_addr" to="gmem_load_req" fromId="31" toId="40">
</dataflow>
<dataflow id="164" from="StgValue_72" to="gmem_load_req" fromId="72" toId="40">
</dataflow>
<dataflow id="165" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_req" fromId="143" toId="41">
</dataflow>
<dataflow id="166" from="gmem_addr" to="gmem_load_req" fromId="31" toId="41">
</dataflow>
<dataflow id="167" from="StgValue_72" to="gmem_load_req" fromId="72" toId="41">
</dataflow>
<dataflow id="169" from="_ssdm_op_Read.m_axi.i32P1A" to="gmem_addr_read" fromId="168" toId="42">
</dataflow>
<dataflow id="170" from="gmem_addr" to="gmem_addr_read" fromId="31" toId="42">
</dataflow>
<dataflow id="172" from="_ssdm_op_BitConcatenate.i14.i7.i7" to="shl_ln" fromId="171" toId="43">
</dataflow>
<dataflow id="173" from="i_11" to="shl_ln" fromId="23" toId="43">
</dataflow>
<dataflow id="174" from="StgValue_118" to="shl_ln" fromId="118" toId="43">
</dataflow>
<dataflow id="175" from="shl_ln" to="zext_ln57" fromId="43" toId="44">
</dataflow>
<dataflow id="177" from="_ssdm_op_BitConcatenate.i10.i7.i3" to="shl_ln57_1" fromId="176" toId="45">
</dataflow>
<dataflow id="178" from="i_11" to="shl_ln57_1" fromId="23" toId="45">
</dataflow>
<dataflow id="180" from="StgValue_179" to="shl_ln57_1" fromId="179" toId="45">
</dataflow>
<dataflow id="181" from="shl_ln57_1" to="zext_ln57_1" fromId="45" toId="46">
</dataflow>
<dataflow id="182" from="zext_ln57" to="sub_ln57" fromId="44" toId="47">
</dataflow>
<dataflow id="183" from="zext_ln57_1" to="sub_ln57" fromId="46" toId="47">
</dataflow>
<dataflow id="184" from="gmem_addr_read" to="sum" fromId="42" toId="48">
</dataflow>
<dataflow id="186" from="fully_connected.6_Pipeline_VITIS_LOOP_58_2" to="call_ln57" fromId="185" toId="49">
</dataflow>
<dataflow id="187" from="sum" to="call_ln57" fromId="48" toId="49">
</dataflow>
<dataflow id="188" from="output_r" to="call_ln57" fromId="68" toId="49">
</dataflow>
<dataflow id="189" from="i_11" to="call_ln57" fromId="23" toId="49">
</dataflow>
<dataflow id="190" from="input_r" to="call_ln57" fromId="67" toId="49">
</dataflow>
<dataflow id="191" from="trunc_ln" to="call_ln57" fromId="18" toId="49">
</dataflow>
<dataflow id="192" from="sub_ln57" to="call_ln57" fromId="47" toId="49">
</dataflow>
<dataflow id="193" from="gmem" to="call_ln57" fromId="69" toId="49">
</dataflow>
<dataflow id="195" from="_ssdm_op_SpecLoopName" to="specloopname_ln56" fromId="194" toId="50">
</dataflow>
<dataflow id="197" from="empty_19" to="specloopname_ln56" fromId="196" toId="50">
</dataflow>
<dataflow id="198" from="fully_connected.6_Pipeline_VITIS_LOOP_58_2" to="call_ln57" fromId="185" toId="51">
</dataflow>
<dataflow id="199" from="sum" to="call_ln57" fromId="48" toId="51">
</dataflow>
<dataflow id="200" from="output_r" to="call_ln57" fromId="68" toId="51">
</dataflow>
<dataflow id="201" from="i_11" to="call_ln57" fromId="23" toId="51">
</dataflow>
<dataflow id="202" from="input_r" to="call_ln57" fromId="67" toId="51">
</dataflow>
<dataflow id="203" from="trunc_ln" to="call_ln57" fromId="18" toId="51">
</dataflow>
<dataflow id="204" from="sub_ln57" to="call_ln57" fromId="47" toId="51">
</dataflow>
<dataflow id="205" from="gmem" to="call_ln57" fromId="69" toId="51">
</dataflow>
<dataflow id="206" from="icmp_ln56" to="StgValue_2" fromId="24" toId="2">
</dataflow>
</dataflows>


</stg>
