<?xml version="1.0"?>
<data>

	<!-- 
		max_proc less or equal to the number of actual processor threads (8 for core-i7 when HyperThreading is enabled)
		retry_attempts - if some implementation tool fails (xst/ngbuild/map/par/netgen/trace...), it will be restarted
		implement_design - first phase, producing the set of folders with implementation of each configuration
		summarize_report_data - builds the _summary.csv file - table [configuration X response variables]
	-->

	<task 
		max_proc = "4"
		retry_attempts = "2"
        overwrite_existing = "on"
		
		implement_design = "on"
        implement_default_config = "off"
		build_testbench_random_inputs = "off"		
		simulate_switching_activity = "on"
		only_update_testbench = "off"		

		first_index = ""
		last_index = ""				
	/>

	
	
	<generic
		ise_path = "C:/Xilinx/14.7/ISE_DS"
		device = "xc6vcx240t-ff784-2"
		speed_grade = "2"
		intstyle  = "ise"
		
		top_design_unit = "mc8051_core"
		ifn = "mc8051_core.prj"		
		design_label = "MC8051_ISE_"
		relative_path = "on"
		design_dir = "../../../Projects/Controllers/Test_MC8051"
		template_dir = "./ISE_Template"
		log_dir = "./netgen/log"
		netlist_dir = "./netgen"
		basic_netgen_options = "-mhf -fn -ar Structure -w -ofmt vhdl "
		rpw_tpw = "-rpw 100 -tpw 0"

		clk_net = "clk"
		rst_net = ""		
		clk_initial_period = "18.0"
		clk_adjustment_delta = "0.5"
		generic_constraint_file = ""
				
		testbench_template_file = ""
		sim_project_file = "testbench_par.prj"
		testbench_file = "testbench.vhd"
		testbench_top_unit = "tb_mc8051_top"
		clk_constant = "clkperiod"
		uut_root = "i_mc8051_top/i_mc8051_core"
		std_start_time 	= "0"
		std_observation_time = "9000"
		std_clock_period = "19.0"
		waveform_file = ""
		isim_gui = "off"
	/>
	

	

    <ImplementationFlow name = "XilinxISE" EntryPhase = "AdjustArchParameters" >
        <phase 
            name = "AdjustArchParameters"
            script_builder = "AdjustGenericsMultilang"
            next = "Synthesis">
            <option name = "clkperiod" path = "C:\Projects\Controllers\MC8051\MC8051_ISE_000\testbench.vhd" default = "19.0 " modifier = ""/>        
        </phase>
    
        <phase 
            name =  "Synthesis"
            script_builder = "XilinxISE"
            result_handler = "ProcessISEreports"
            next = "Translate">
        
            <!-- Default Synthesis Options -->
            <option name = "opt_mode" default = "Speed" />
            <option name = "opt_level" default = "1" />
            <option name = "power" default = "NO" />
            <option name = "iuc" default = "NO" />
            <option name = "keep_hierarchy" default = "No" />
            <option name = "netlist_hierarchy" default = "As_Optimized" />
            <option name = "glob_opt" default = "AllClockNets" />
            <option name = "rtlview" default = "Yes" />
            <option name = "read_cores" default = "YES" />
            <option name = "write_timing_constraints" default = "NO" />
            <option name = "cross_clock_analysis" default = "NO" />
            <option name = "hierarchy_separator" default = "/" />
            <option name = "bus_delimiter" default = "()" />
            <option name = "slice_utilization_ratio" default = "100%" />
            <option name = "bram_utilization_ratio" default = "100%" />
            <option name = "dsp_utilization_ratio" default = "100%" />
            <option name = "case" default = "Maintain" />		
            <option name = "fsm_extract" default = "YES" />
            <option name = "fsm_encoding" default = "Auto" />
            <option name = "safe_implementation" default = "No" />
            <option name = "fsm_style" default = "LUT" />
            <option name = "ram_extract" default = "Yes" />
            <option name = "ram_style" default = "Auto" />
            <option name = "rom_extract" default = "Yes" />
            <option name = "rom_style" default = "Auto" />
            <option name = "auto_bram_packing" default = "NO" />
            <option name = "shreg_extract" default = "YES" />
            <option name = "shreg_min_size" default = "2" />
            <option name = "resource_sharing" default = "YES" />
            <option name = "use_dsp48" default = "Auto" />
            <option name = "async_to_sync" default = "NO" />
            <option name = "iobuf" default = "YES" />
            <option name = "max_fanout" default = "100000" />
            <option name = "bufg" default = "32" />
            <option name = "register_duplication" default = "YES" />
            <option name = "equivalent_register_removal" default = "YES" />
            <option name = "register_balancing" default = "No" />
            <option name = "iob" default = "Auto" />
            <option name = "lc" default = "Auto" />
            <option name = "reduce_control_sets" default = "Auto" />
            <option name = "use_clock_enable" default = "Auto" />
            <option name = "use_sync_set" default = "Auto" />
            <option name = "use_sync_reset" default = "Auto" />
            <option name = "optimize_primitives" default = "NO" />           
        </phase>
    

        <phase 
            name =  "Translate"
            script_builder = "XilinxISE"
            result_handler = "ProcessISEreports"
            next = "Map">
        
            <option name = "dd" default = "_ngo" />
            <option name = "sd" default = "../../netlists/xilinx/Virtex2" />
            <option name = "r"  default = "" />
            <option name = "nt" default = "timestamp" />
            <option name = "a"  default = "" />           
        </phase>
    

        <phase 
            name =  "Map"
            script_builder = "XilinxISE"
            result_handler = "ProcessISEreports"
            next = "Par">
        
            <option name = "w" default = "" />
            <option name = "logic_opt" default = "off" />
            <option name = "ol" default = "high" />
            <option name = "t" default = "1" />
            <option name = "xt" default = "0" />
            <option name = "register_duplication" default = "off" />
            <option name = "r" default = "4" />
            <option name = "global_opt" default = "off" />
            <option name = "mt" default = "off" />
            <option name = "ir" default = "off" />
            <option name = "pr" default = "off" />
            <option name = "lc" default = "off" />
            <option name = "power" default = "off" />           
        </phase>    
    
    
        <phase 
            name =  "Par"
            script_builder = "XilinxISE"
            result_handler = "ProcessISEreports"
            next = "Trace">
        
            <option name = "ol" default = "high" />
            <option name = "mt" default = "off" />
            <option name = "power" default = "off" />           
        </phase>     
    
    
        <phase 
            name =  "Trace"
            script_builder = "XilinxISE"
            result_handler = "ProcessISEreports"
            next = "BuildNetlist">

            <Constraint
                template_file = "./mc8051_core.ucf"
                placeholder = "#ClkVal"
                eval_property = "ClockPeriod"
                goal = "min"
                start_value = "15.0"
                adjust_step = "0.5"
                return_to_phase = "Translate"/>
        </phase>    

        
        <phase 
            name =  "BuildNetlist"
            script_builder = "XilinxISE"
            result_handler = "ProcessISEreports"
            next = "SimCompile">
                  
        </phase>    

        
        <phase 
            name =  "SimCompile"
            script_builder = "XilinxISE"
            result_handler = "ProcessISEreports"
            next = "SimulationRun">
          
        </phase>       

        
        <phase 
            name =  "SimulationRun"
            script_builder = "XilinxISE"
            result_handler = "ProcessISEreports"
            next = "PowerAnalysis">
                  
        </phase>          

        
        <phase 
            name =  "PowerAnalysis"
            script_builder = "XilinxISE"
            result_handler = "ProcessISEreports"
            next = "">
                  
        </phase>     
    </ImplementationFlow>
    



	
	<!-- 
		phase: Synthesis, Translate, Map, Par
	-->
	<factorial_design table_of_factors = "fract_design_31_24_mini.csv" >
		<!-- Synthesis Options -->
		<factor name = "X01" option = "opt_mode" phase = "Synthesis">
			<setting factor_value = "0" option_value = "Speed" />
			<setting factor_value = "1" option_value = "Area" />			
		</factor>

		<factor name = "X02" option = "opt_level" phase = "Synthesis">
			<setting factor_value = "0" option_value = "1" />
			<setting factor_value = "1" option_value = "2" />			
		</factor>

		<factor name = "X03" option = "power" phase = "Synthesis">
			<setting factor_value = "0" option_value = "NO" />
			<setting factor_value = "1" option_value = "YES" />			
		</factor>

		<factor name = "X04" option = "keep_hierarchy" phase = "Synthesis">
			<setting factor_value = "0" option_value = "No" />
			<setting factor_value = "1" option_value = "Yes" />			
		</factor>
		
		<factor name = "X05" option = "glob_opt" phase = "Synthesis">
			<setting factor_value = "0" option_value = "AllClockNets" />
			<setting factor_value = "1" option_value = "Max_Delay" />			
		</factor>

		<factor name = "X06" option = "cross_clock_analysis" phase = "Synthesis">
			<setting factor_value = "0" option_value = "NO" />
			<setting factor_value = "1" option_value = "YES" />			
		</factor>

		<factor name = "X07" option = "bram_utilization_ratio" phase = "Synthesis">
			<setting factor_value = "0" option_value = "0%" />
			<setting factor_value = "1" option_value = "100%" />			
		</factor>

		<factor name = "X08" option = "dsp_utilization_ratio" phase = "Synthesis">
			<setting factor_value = "0" option_value = "0%" />
			<setting factor_value = "1" option_value = "100%" />			
		</factor>
		
		<factor name = "X09" option = "fsm_extract" phase = "Synthesis">
			<setting factor_value = "0" option_value = "NO" />
			<setting factor_value = "1" option_value = "YES" />			
		</factor>

		<factor name = "X10" option = "fsm_encoding" phase = "Synthesis">
			<setting factor_value = "0" option_value = "Auto" />
			<setting factor_value = "1" option_value = "Compact" />			
		</factor>

		<factor name = "X11" option = "safe_implementation" phase = "Synthesis">
			<setting factor_value = "0" option_value = "No" />
			<setting factor_value = "1" option_value = "Yes" />			
		</factor>

		<factor name = "X12" option = "fsm_style" phase = "Synthesis">
			<setting factor_value = "0" option_value = "LUT" />
			<setting factor_value = "1" option_value = "BRAM" />			
		</factor>

		<factor name = "X13" option = "ram_extract" phase = "Synthesis">
			<setting factor_value = "0" option_value = "No" />
			<setting factor_value = "1" option_value = "Yes" />			
		</factor>

		<factor name = "X14" option = "ram_style" phase = "Synthesis">
			<setting factor_value = "0" option_value = "Auto" />
			<setting factor_value = "1" option_value = "Distributed" />			
		</factor>

		<factor name = "X15" option = "rom_extract" phase = "Synthesis">
			<setting factor_value = "0" option_value = "No" />
			<setting factor_value = "1" option_value = "Yes" />			
		</factor>

		<factor name = "X16" option = "rom_style" phase = "Synthesis">
			<setting factor_value = "0" option_value = "Auto" />
			<setting factor_value = "1" option_value = "Distributed" />			
		</factor>

		<factor name = "X17" option = "auto_bram_packing" phase = "Synthesis">
			<setting factor_value = "0" option_value = "NO" />
			<setting factor_value = "1" option_value = "YES" />			
		</factor>

		<factor name = "X18" option = "shreg_extract" phase = "Synthesis">
			<setting factor_value = "0" option_value = "NO" />
			<setting factor_value = "1" option_value = "YES" />			
		</factor>

		<factor name = "X19" option = "shreg_min_size" phase = "Synthesis">
			<setting factor_value = "0" option_value = "2" />
			<setting factor_value = "1" option_value = "8" />			
		</factor>

		<factor name = "X20" option = "resource_sharing" phase = "Synthesis">
			<setting factor_value = "0" option_value = "NO" />
			<setting factor_value = "1" option_value = "YES" />			
		</factor>

		<factor name = "X21" option = "use_dsp48" phase = "Synthesis">
			<setting factor_value = "0" option_value = "Auto" />
			<setting factor_value = "1" option_value = "Automax" />			
		</factor>

		<factor name = "X23" option = "max_fanout" phase = "Synthesis">
			<setting factor_value = "0" option_value = "100" />
			<setting factor_value = "1" option_value = "100000" />			
		</factor>

		<factor name = "X24" option = "register_duplication" phase = "Synthesis">
			<setting factor_value = "0" option_value = "NO" />
			<setting factor_value = "1" option_value = "YES" />			
		</factor>

		<factor name = "X25" option = "equivalent_register_removal" phase = "Synthesis">
			<setting factor_value = "0" option_value = "NO" />
			<setting factor_value = "1" option_value = "YES" />			
		</factor>

		<factor name = "X27" option = "iob" phase = "Synthesis">
			<setting factor_value = "0" option_value = "False" />
			<setting factor_value = "1" option_value = "True" />			
		</factor>

		<factor name = "X28" option = "lc" phase = "Synthesis">
			<setting factor_value = "0" option_value = "Auto" />
			<setting factor_value = "1" option_value = "Area" />			
		</factor>

		<factor name = "X29" option = "reduce_control_sets" phase = "Synthesis">
			<setting factor_value = "0" option_value = "No" />
			<setting factor_value = "1" option_value = "Auto" />			
		</factor>

		<factor name = "X30" option = "use_clock_enable" phase = "Synthesis">
			<setting factor_value = "0" option_value = "No" />
			<setting factor_value = "1" option_value = "Auto" />			
		</factor>

		<factor name = "X31" option = "use_sync_set" phase = "Synthesis">
			<setting factor_value = "0" option_value = "No" />
			<setting factor_value = "1" option_value = "Auto" />			
		</factor>

		<factor name = "X32" option = "use_sync_reset" phase = "Synthesis">
			<setting factor_value = "0" option_value = "No" />
			<setting factor_value = "1" option_value = "Auto" />			
		</factor>

		<factor name = "X33" option = "optimize_primitives" phase = "Synthesis">
			<setting factor_value = "0" option_value = "NO" />
			<setting factor_value = "1" option_value = "YES" />			
		</factor>
		
	</factorial_design>

	
	
</data>