OpenROAD 41a51eaf4ca2171c92ff38afb91eb37bbd3f36da 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ODB-0222] Reading LEF file: /openlane/designs/image_proc/runs/first_run/tmp/merged.nom.lef
[INFO ODB-0223]     Created 14 technology layers
[INFO ODB-0224]     Created 25 technology vias
[INFO ODB-0225]     Created 441 library cells
[INFO ODB-0226] Finished LEF file:  /openlane/designs/image_proc/runs/first_run/tmp/merged.nom.lef
[INFO ODB-0127] Reading DEF file: /openlane/designs/image_proc/runs/first_run/results/routing/fpga_sobel_top.def
[INFO ODB-0128] Design: fpga_sobel_top
[INFO ODB-0094] 		Created 100000 Insts
[INFO ODB-0094] 		Created 200000 Insts
[INFO ODB-0094] 		Created 300000 Insts
[INFO ODB-0094] 		Created 400000 Insts
[INFO ODB-0130]     Created 33 pins.
[INFO ODB-0131]     Created 479463 components and 1785713 component-terminals.
[INFO ODB-0132]     Created 2 special nets and 1781808 connections.
[INFO ODB-0133]     Created 1074 nets and 3892 connections.
[INFO ODB-0134] Finished DEF file: /openlane/designs/image_proc/runs/first_run/results/routing/fpga_sobel_top.def
define_corners Typical
read_liberty -corner Typical /root/.ciel/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
Using 1e-12 for capacitance...
Using 1e+03 for resistance...
Using 1e-09 for time...
Using 1e+00 for voltage...
Using 1e-03 for current...
Using 1e-09 for power...
Using 1e-06 for distance...
Using RCX ruleset '/root/.ciel/sky130A/libs.tech/openlane/rules.openrcx.sky130A.nom.calibre'...
[INFO RCX-0431] Defined process_corner X with ext_model_index 0
[INFO RCX-0029] Defined extraction corner X
[INFO RCX-0008] extracting parasitics of fpga_sobel_top ...
[INFO RCX-0435] Reading extraction model file /root/.ciel/sky130A/libs.tech/openlane/rules.openrcx.sky130A.nom.calibre ...
[INFO RCX-0436] RC segment generation fpga_sobel_top (max_merge_res 50.0) ...
[INFO RCX-0040] Final 5395 rc segments
[INFO RCX-0439] Coupling Cap extraction fpga_sobel_top ...
[INFO RCX-0440] Coupling threshhold is 0.1000 fF, coupling capacitance less than 0.1000 fF will be grounded.
[INFO RCX-0043] 34475 wires to be extracted
[INFO RCX-0442] 16% completion -- 5553 wires have been extracted
[INFO RCX-0442] 43% completion -- 14976 wires have been extracted
[INFO RCX-0442] 58% completion -- 20224 wires have been extracted
[INFO RCX-0442] 85% completion -- 29548 wires have been extracted
[INFO RCX-0442] 97% completion -- 33605 wires have been extracted
[INFO RCX-0045] Extract 1074 nets, 6458 rsegs, 6458 caps, 10417 ccs
[INFO RCX-0015] Finished extracting fpga_sobel_top.
Writing result to /openlane/designs/image_proc/runs/first_run/results/routing/mca/process_corner_nom/fpga_sobel_top.spef...
Setting global connections for newly added cells…
[WARNING] Did not save OpenROAD database!
Writing extracted parasitics to '/openlane/designs/image_proc/runs/first_run/results/routing/mca/process_corner_nom/fpga_sobel_top.spef'…
[INFO RCX-0016] Writing SPEF ...
[INFO RCX-0443] 1074 nets finished
[INFO RCX-0017] Finished writing SPEF ...
