// Seed: 3100608310
module module_0 (
    input wire id_0,
    input tri1 id_1,
    output uwire id_2,
    output supply1 id_3,
    output tri id_4,
    input supply0 id_5,
    input tri0 id_6,
    input tri1 id_7
);
  assign id_4 = 1 || 1;
endmodule
module module_1 (
    output wire id_0,
    inout tri0 id_1,
    output tri1 id_2,
    input wand id_3,
    output tri0 id_4,
    input supply0 id_5,
    output tri1 id_6,
    output wor id_7,
    output wire id_8,
    input uwire id_9,
    input tri0 id_10,
    output tri1 id_11,
    input tri id_12,
    output tri0 id_13,
    input supply1 id_14,
    input tri0 id_15,
    output supply0 id_16
);
  wire id_18;
  module_0(
      id_15, id_9, id_6, id_2, id_2, id_3, id_3, id_10
  );
endmodule
