Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Sat Oct  8 19:34:50 2022
| Host         : Lenovo-9i-Joe-Laptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file hw_testbench_timing_summary_routed.rpt -pb hw_testbench_timing_summary_routed.pb -rpx hw_testbench_timing_summary_routed.rpx -warn_on_violation
| Design       : hw_testbench
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    2           
DPIR-1     Warning           Asynchronous driver check                                         16          
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (13)
7. checking multiple_clock (131)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (13)
--------------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (131)
--------------------------------
 There are 131 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     11.481        0.000                      0                  322        0.072        0.000                      0                  322        3.000        0.000                       0                   137  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
board_clk             {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz    {0.000 10.000}     20.000          50.000          
  clkfbout_clk_wiz    {0.000 5.000}      10.000          100.000         
sys_clk_pin           {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_1  {0.000 10.000}     20.000          50.000          
  clkfbout_clk_wiz_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
board_clk                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz         11.481        0.000                      0                  250        0.155        0.000                      0                  250        9.500        0.000                       0                   133  
  clkfbout_clk_wiz                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                             3.000        0.000                       0                     1  
  clk_out1_clk_wiz_1       11.483        0.000                      0                  250        0.155        0.000                      0                  250        9.500        0.000                       0                   133  
  clkfbout_clk_wiz_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_1  clk_out1_clk_wiz         11.481        0.000                      0                  250        0.072        0.000                      0                  250  
clk_out1_clk_wiz    clk_out1_clk_wiz_1       11.481        0.000                      0                  250        0.072        0.000                      0                  250  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          ----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**   clk_out1_clk_wiz    clk_out1_clk_wiz         16.929        0.000                      0                   72        0.458        0.000                      0                   72  
**async_default**   clk_out1_clk_wiz_1  clk_out1_clk_wiz         16.929        0.000                      0                   72        0.375        0.000                      0                   72  
**async_default**   clk_out1_clk_wiz    clk_out1_clk_wiz_1       16.929        0.000                      0                   72        0.375        0.000                      0                   72  
**async_default**   clk_out1_clk_wiz_1  clk_out1_clk_wiz_1       16.931        0.000                      0                   72        0.458        0.000                      0                   72  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  board_clk
  To Clock:  board_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         board_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { board_clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  u0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  u0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  u0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  u0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  u0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  u0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz
  To Clock:  clk_out1_clk_wiz

Setup :            0  Failing Endpoints,  Worst Slack       11.481ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.155ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.481ns  (required time - arrival time)
  Source:                 uut/pstate_reg[0]_inv/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut/R2out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz rise@20.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        8.472ns  (logic 5.623ns (66.372%)  route 2.849ns (33.628%))
  Logic Levels:           6  (CARRY4=3 DSP48E1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 18.446 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         1.560    -0.952    uut/clk_out1
    SLICE_X51Y18         FDPE                                         r  uut/pstate_reg[0]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y18         FDPE (Prop_fdpe_C_Q)         0.456    -0.496 r  uut/pstate_reg[0]_inv/Q
                         net (fo=18, routed)          0.615     0.120    uut/nstate[0]
    SLICE_X51Y18         LUT2 (Prop_lut2_I1_O)        0.153     0.273 r  uut/mult1_i_1/O
                         net (fo=19, routed)          1.080     1.352    uut/mult1/U0/i_mult/gDSP.gDSP_only.iDSP/A[11]
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[17]_P[13])
                                                      4.044     5.396 r  uut/mult1/U0/i_mult/gDSP.gDSP_only.iDSP/multOp/P[13]
                         net (fo=2, routed)           1.154     6.550    uut/mult_soln[13]
    SLICE_X53Y17         LUT4 (Prop_lut4_I1_O)        0.124     6.674 r  uut/R2out[0]_i_8/O
                         net (fo=1, routed)           0.000     6.674    uut/R2out[0]_i_8_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.072 r  uut/R2out_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.072    uut/R2out_reg[0]_i_2_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.186 r  uut/R2out_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.186    uut/R2out_reg[4]_i_1_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.520 r  uut/R2out_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.520    uut/R2out_reg[8]_i_1_n_6
    SLICE_X53Y19         FDRE                                         r  uut/R2out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         1.441    18.446    uut/clk_out1
    SLICE_X53Y19         FDRE                                         r  uut/R2out_reg[9]/C
                         clock pessimism              0.578    19.023    
                         clock uncertainty           -0.084    18.940    
    SLICE_X53Y19         FDRE (Setup_fdre_C_D)        0.062    19.002    uut/R2out_reg[9]
  -------------------------------------------------------------------
                         required time                         19.002    
                         arrival time                          -7.520    
  -------------------------------------------------------------------
                         slack                                 11.481    

Slack (MET) :             11.502ns  (required time - arrival time)
  Source:                 uut/pstate_reg[0]_inv/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut/R2out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz rise@20.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        8.451ns  (logic 5.602ns (66.288%)  route 2.849ns (33.712%))
  Logic Levels:           6  (CARRY4=3 DSP48E1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 18.446 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         1.560    -0.952    uut/clk_out1
    SLICE_X51Y18         FDPE                                         r  uut/pstate_reg[0]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y18         FDPE (Prop_fdpe_C_Q)         0.456    -0.496 r  uut/pstate_reg[0]_inv/Q
                         net (fo=18, routed)          0.615     0.120    uut/nstate[0]
    SLICE_X51Y18         LUT2 (Prop_lut2_I1_O)        0.153     0.273 r  uut/mult1_i_1/O
                         net (fo=19, routed)          1.080     1.352    uut/mult1/U0/i_mult/gDSP.gDSP_only.iDSP/A[11]
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[17]_P[13])
                                                      4.044     5.396 r  uut/mult1/U0/i_mult/gDSP.gDSP_only.iDSP/multOp/P[13]
                         net (fo=2, routed)           1.154     6.550    uut/mult_soln[13]
    SLICE_X53Y17         LUT4 (Prop_lut4_I1_O)        0.124     6.674 r  uut/R2out[0]_i_8/O
                         net (fo=1, routed)           0.000     6.674    uut/R2out[0]_i_8_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.072 r  uut/R2out_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.072    uut/R2out_reg[0]_i_2_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.186 r  uut/R2out_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.186    uut/R2out_reg[4]_i_1_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.499 r  uut/R2out_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.499    uut/R2out_reg[8]_i_1_n_4
    SLICE_X53Y19         FDRE                                         r  uut/R2out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         1.441    18.446    uut/clk_out1
    SLICE_X53Y19         FDRE                                         r  uut/R2out_reg[11]/C
                         clock pessimism              0.578    19.023    
                         clock uncertainty           -0.084    18.940    
    SLICE_X53Y19         FDRE (Setup_fdre_C_D)        0.062    19.002    uut/R2out_reg[11]
  -------------------------------------------------------------------
                         required time                         19.002    
                         arrival time                          -7.499    
  -------------------------------------------------------------------
                         slack                                 11.502    

Slack (MET) :             11.576ns  (required time - arrival time)
  Source:                 uut/pstate_reg[0]_inv/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut/R2out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz rise@20.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        8.377ns  (logic 5.528ns (65.990%)  route 2.849ns (34.010%))
  Logic Levels:           6  (CARRY4=3 DSP48E1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 18.446 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         1.560    -0.952    uut/clk_out1
    SLICE_X51Y18         FDPE                                         r  uut/pstate_reg[0]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y18         FDPE (Prop_fdpe_C_Q)         0.456    -0.496 r  uut/pstate_reg[0]_inv/Q
                         net (fo=18, routed)          0.615     0.120    uut/nstate[0]
    SLICE_X51Y18         LUT2 (Prop_lut2_I1_O)        0.153     0.273 r  uut/mult1_i_1/O
                         net (fo=19, routed)          1.080     1.352    uut/mult1/U0/i_mult/gDSP.gDSP_only.iDSP/A[11]
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[17]_P[13])
                                                      4.044     5.396 r  uut/mult1/U0/i_mult/gDSP.gDSP_only.iDSP/multOp/P[13]
                         net (fo=2, routed)           1.154     6.550    uut/mult_soln[13]
    SLICE_X53Y17         LUT4 (Prop_lut4_I1_O)        0.124     6.674 r  uut/R2out[0]_i_8/O
                         net (fo=1, routed)           0.000     6.674    uut/R2out[0]_i_8_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.072 r  uut/R2out_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.072    uut/R2out_reg[0]_i_2_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.186 r  uut/R2out_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.186    uut/R2out_reg[4]_i_1_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.425 r  uut/R2out_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.425    uut/R2out_reg[8]_i_1_n_5
    SLICE_X53Y19         FDRE                                         r  uut/R2out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         1.441    18.446    uut/clk_out1
    SLICE_X53Y19         FDRE                                         r  uut/R2out_reg[10]/C
                         clock pessimism              0.578    19.023    
                         clock uncertainty           -0.084    18.940    
    SLICE_X53Y19         FDRE (Setup_fdre_C_D)        0.062    19.002    uut/R2out_reg[10]
  -------------------------------------------------------------------
                         required time                         19.002    
                         arrival time                          -7.425    
  -------------------------------------------------------------------
                         slack                                 11.576    

Slack (MET) :             11.592ns  (required time - arrival time)
  Source:                 uut/pstate_reg[0]_inv/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut/R2out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz rise@20.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        8.361ns  (logic 5.512ns (65.925%)  route 2.849ns (34.075%))
  Logic Levels:           6  (CARRY4=3 DSP48E1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 18.446 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         1.560    -0.952    uut/clk_out1
    SLICE_X51Y18         FDPE                                         r  uut/pstate_reg[0]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y18         FDPE (Prop_fdpe_C_Q)         0.456    -0.496 r  uut/pstate_reg[0]_inv/Q
                         net (fo=18, routed)          0.615     0.120    uut/nstate[0]
    SLICE_X51Y18         LUT2 (Prop_lut2_I1_O)        0.153     0.273 r  uut/mult1_i_1/O
                         net (fo=19, routed)          1.080     1.352    uut/mult1/U0/i_mult/gDSP.gDSP_only.iDSP/A[11]
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[17]_P[13])
                                                      4.044     5.396 r  uut/mult1/U0/i_mult/gDSP.gDSP_only.iDSP/multOp/P[13]
                         net (fo=2, routed)           1.154     6.550    uut/mult_soln[13]
    SLICE_X53Y17         LUT4 (Prop_lut4_I1_O)        0.124     6.674 r  uut/R2out[0]_i_8/O
                         net (fo=1, routed)           0.000     6.674    uut/R2out[0]_i_8_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.072 r  uut/R2out_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.072    uut/R2out_reg[0]_i_2_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.186 r  uut/R2out_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.186    uut/R2out_reg[4]_i_1_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.409 r  uut/R2out_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.409    uut/R2out_reg[8]_i_1_n_7
    SLICE_X53Y19         FDRE                                         r  uut/R2out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         1.441    18.446    uut/clk_out1
    SLICE_X53Y19         FDRE                                         r  uut/R2out_reg[8]/C
                         clock pessimism              0.578    19.023    
                         clock uncertainty           -0.084    18.940    
    SLICE_X53Y19         FDRE (Setup_fdre_C_D)        0.062    19.002    uut/R2out_reg[8]
  -------------------------------------------------------------------
                         required time                         19.002    
                         arrival time                          -7.409    
  -------------------------------------------------------------------
                         slack                                 11.592    

Slack (MET) :             11.596ns  (required time - arrival time)
  Source:                 uut/pstate_reg[0]_inv/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut/R2out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz rise@20.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        8.358ns  (logic 5.509ns (65.913%)  route 2.849ns (34.087%))
  Logic Levels:           5  (CARRY4=2 DSP48E1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 18.447 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         1.560    -0.952    uut/clk_out1
    SLICE_X51Y18         FDPE                                         r  uut/pstate_reg[0]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y18         FDPE (Prop_fdpe_C_Q)         0.456    -0.496 r  uut/pstate_reg[0]_inv/Q
                         net (fo=18, routed)          0.615     0.120    uut/nstate[0]
    SLICE_X51Y18         LUT2 (Prop_lut2_I1_O)        0.153     0.273 r  uut/mult1_i_1/O
                         net (fo=19, routed)          1.080     1.352    uut/mult1/U0/i_mult/gDSP.gDSP_only.iDSP/A[11]
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[17]_P[13])
                                                      4.044     5.396 r  uut/mult1/U0/i_mult/gDSP.gDSP_only.iDSP/multOp/P[13]
                         net (fo=2, routed)           1.154     6.550    uut/mult_soln[13]
    SLICE_X53Y17         LUT4 (Prop_lut4_I1_O)        0.124     6.674 r  uut/R2out[0]_i_8/O
                         net (fo=1, routed)           0.000     6.674    uut/R2out[0]_i_8_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.072 r  uut/R2out_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.072    uut/R2out_reg[0]_i_2_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.406 r  uut/R2out_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.406    uut/R2out_reg[4]_i_1_n_6
    SLICE_X53Y18         FDRE                                         r  uut/R2out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         1.442    18.447    uut/clk_out1
    SLICE_X53Y18         FDRE                                         r  uut/R2out_reg[5]/C
                         clock pessimism              0.578    19.024    
                         clock uncertainty           -0.084    18.941    
    SLICE_X53Y18         FDRE (Setup_fdre_C_D)        0.062    19.003    uut/R2out_reg[5]
  -------------------------------------------------------------------
                         required time                         19.003    
                         arrival time                          -7.406    
  -------------------------------------------------------------------
                         slack                                 11.596    

Slack (MET) :             11.617ns  (required time - arrival time)
  Source:                 uut/pstate_reg[0]_inv/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut/R2out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz rise@20.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        8.337ns  (logic 5.488ns (65.827%)  route 2.849ns (34.173%))
  Logic Levels:           5  (CARRY4=2 DSP48E1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 18.447 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         1.560    -0.952    uut/clk_out1
    SLICE_X51Y18         FDPE                                         r  uut/pstate_reg[0]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y18         FDPE (Prop_fdpe_C_Q)         0.456    -0.496 r  uut/pstate_reg[0]_inv/Q
                         net (fo=18, routed)          0.615     0.120    uut/nstate[0]
    SLICE_X51Y18         LUT2 (Prop_lut2_I1_O)        0.153     0.273 r  uut/mult1_i_1/O
                         net (fo=19, routed)          1.080     1.352    uut/mult1/U0/i_mult/gDSP.gDSP_only.iDSP/A[11]
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[17]_P[13])
                                                      4.044     5.396 r  uut/mult1/U0/i_mult/gDSP.gDSP_only.iDSP/multOp/P[13]
                         net (fo=2, routed)           1.154     6.550    uut/mult_soln[13]
    SLICE_X53Y17         LUT4 (Prop_lut4_I1_O)        0.124     6.674 r  uut/R2out[0]_i_8/O
                         net (fo=1, routed)           0.000     6.674    uut/R2out[0]_i_8_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.072 r  uut/R2out_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.072    uut/R2out_reg[0]_i_2_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.385 r  uut/R2out_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.385    uut/R2out_reg[4]_i_1_n_4
    SLICE_X53Y18         FDRE                                         r  uut/R2out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         1.442    18.447    uut/clk_out1
    SLICE_X53Y18         FDRE                                         r  uut/R2out_reg[7]/C
                         clock pessimism              0.578    19.024    
                         clock uncertainty           -0.084    18.941    
    SLICE_X53Y18         FDRE (Setup_fdre_C_D)        0.062    19.003    uut/R2out_reg[7]
  -------------------------------------------------------------------
                         required time                         19.003    
                         arrival time                          -7.385    
  -------------------------------------------------------------------
                         slack                                 11.617    

Slack (MET) :             11.691ns  (required time - arrival time)
  Source:                 uut/pstate_reg[0]_inv/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut/R2out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz rise@20.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        8.263ns  (logic 5.414ns (65.521%)  route 2.849ns (34.479%))
  Logic Levels:           5  (CARRY4=2 DSP48E1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 18.447 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         1.560    -0.952    uut/clk_out1
    SLICE_X51Y18         FDPE                                         r  uut/pstate_reg[0]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y18         FDPE (Prop_fdpe_C_Q)         0.456    -0.496 r  uut/pstate_reg[0]_inv/Q
                         net (fo=18, routed)          0.615     0.120    uut/nstate[0]
    SLICE_X51Y18         LUT2 (Prop_lut2_I1_O)        0.153     0.273 r  uut/mult1_i_1/O
                         net (fo=19, routed)          1.080     1.352    uut/mult1/U0/i_mult/gDSP.gDSP_only.iDSP/A[11]
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[17]_P[13])
                                                      4.044     5.396 r  uut/mult1/U0/i_mult/gDSP.gDSP_only.iDSP/multOp/P[13]
                         net (fo=2, routed)           1.154     6.550    uut/mult_soln[13]
    SLICE_X53Y17         LUT4 (Prop_lut4_I1_O)        0.124     6.674 r  uut/R2out[0]_i_8/O
                         net (fo=1, routed)           0.000     6.674    uut/R2out[0]_i_8_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.072 r  uut/R2out_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.072    uut/R2out_reg[0]_i_2_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.311 r  uut/R2out_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.311    uut/R2out_reg[4]_i_1_n_5
    SLICE_X53Y18         FDRE                                         r  uut/R2out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         1.442    18.447    uut/clk_out1
    SLICE_X53Y18         FDRE                                         r  uut/R2out_reg[6]/C
                         clock pessimism              0.578    19.024    
                         clock uncertainty           -0.084    18.941    
    SLICE_X53Y18         FDRE (Setup_fdre_C_D)        0.062    19.003    uut/R2out_reg[6]
  -------------------------------------------------------------------
                         required time                         19.003    
                         arrival time                          -7.311    
  -------------------------------------------------------------------
                         slack                                 11.691    

Slack (MET) :             11.707ns  (required time - arrival time)
  Source:                 uut/pstate_reg[0]_inv/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut/R2out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz rise@20.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        8.247ns  (logic 5.398ns (65.454%)  route 2.849ns (34.546%))
  Logic Levels:           5  (CARRY4=2 DSP48E1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 18.447 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         1.560    -0.952    uut/clk_out1
    SLICE_X51Y18         FDPE                                         r  uut/pstate_reg[0]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y18         FDPE (Prop_fdpe_C_Q)         0.456    -0.496 r  uut/pstate_reg[0]_inv/Q
                         net (fo=18, routed)          0.615     0.120    uut/nstate[0]
    SLICE_X51Y18         LUT2 (Prop_lut2_I1_O)        0.153     0.273 r  uut/mult1_i_1/O
                         net (fo=19, routed)          1.080     1.352    uut/mult1/U0/i_mult/gDSP.gDSP_only.iDSP/A[11]
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[17]_P[13])
                                                      4.044     5.396 r  uut/mult1/U0/i_mult/gDSP.gDSP_only.iDSP/multOp/P[13]
                         net (fo=2, routed)           1.154     6.550    uut/mult_soln[13]
    SLICE_X53Y17         LUT4 (Prop_lut4_I1_O)        0.124     6.674 r  uut/R2out[0]_i_8/O
                         net (fo=1, routed)           0.000     6.674    uut/R2out[0]_i_8_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.072 r  uut/R2out_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.072    uut/R2out_reg[0]_i_2_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.295 r  uut/R2out_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.295    uut/R2out_reg[4]_i_1_n_7
    SLICE_X53Y18         FDRE                                         r  uut/R2out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         1.442    18.447    uut/clk_out1
    SLICE_X53Y18         FDRE                                         r  uut/R2out_reg[4]/C
                         clock pessimism              0.578    19.024    
                         clock uncertainty           -0.084    18.941    
    SLICE_X53Y18         FDRE (Setup_fdre_C_D)        0.062    19.003    uut/R2out_reg[4]
  -------------------------------------------------------------------
                         required time                         19.003    
                         arrival time                          -7.295    
  -------------------------------------------------------------------
                         slack                                 11.707    

Slack (MET) :             11.896ns  (required time - arrival time)
  Source:                 uut/pstate_reg[0]_inv/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut/R2out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz rise@20.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        8.060ns  (logic 5.417ns (67.206%)  route 2.643ns (32.794%))
  Logic Levels:           4  (CARRY4=1 DSP48E1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 18.449 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         1.560    -0.952    uut/clk_out1
    SLICE_X51Y18         FDPE                                         r  uut/pstate_reg[0]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y18         FDPE (Prop_fdpe_C_Q)         0.456    -0.496 r  uut/pstate_reg[0]_inv/Q
                         net (fo=18, routed)          0.615     0.120    uut/nstate[0]
    SLICE_X51Y18         LUT2 (Prop_lut2_I1_O)        0.153     0.273 r  uut/mult1_i_1/O
                         net (fo=19, routed)          1.080     1.352    uut/mult1/U0/i_mult/gDSP.gDSP_only.iDSP/A[11]
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[17]_P[12])
                                                      4.044     5.396 r  uut/mult1/U0/i_mult/gDSP.gDSP_only.iDSP/multOp/P[12]
                         net (fo=2, routed)           0.948     6.345    uut/mult_soln[12]
    SLICE_X53Y17         LUT4 (Prop_lut4_I1_O)        0.124     6.469 r  uut/R2out[0]_i_9/O
                         net (fo=1, routed)           0.000     6.469    uut/R2out[0]_i_9_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     7.109 r  uut/R2out_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     7.109    uut/R2out_reg[0]_i_2_n_4
    SLICE_X53Y17         FDRE                                         r  uut/R2out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         1.444    18.449    uut/clk_out1
    SLICE_X53Y17         FDRE                                         r  uut/R2out_reg[3]/C
                         clock pessimism              0.578    19.026    
                         clock uncertainty           -0.084    18.943    
    SLICE_X53Y17         FDRE (Setup_fdre_C_D)        0.062    19.005    uut/R2out_reg[3]
  -------------------------------------------------------------------
                         required time                         19.005    
                         arrival time                          -7.109    
  -------------------------------------------------------------------
                         slack                                 11.896    

Slack (MET) :             11.956ns  (required time - arrival time)
  Source:                 uut/pstate_reg[0]_inv/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut/R2out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz rise@20.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        8.000ns  (logic 5.357ns (66.960%)  route 2.643ns (33.040%))
  Logic Levels:           4  (CARRY4=1 DSP48E1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 18.449 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         1.560    -0.952    uut/clk_out1
    SLICE_X51Y18         FDPE                                         r  uut/pstate_reg[0]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y18         FDPE (Prop_fdpe_C_Q)         0.456    -0.496 r  uut/pstate_reg[0]_inv/Q
                         net (fo=18, routed)          0.615     0.120    uut/nstate[0]
    SLICE_X51Y18         LUT2 (Prop_lut2_I1_O)        0.153     0.273 r  uut/mult1_i_1/O
                         net (fo=19, routed)          1.080     1.352    uut/mult1/U0/i_mult/gDSP.gDSP_only.iDSP/A[11]
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[17]_P[12])
                                                      4.044     5.396 r  uut/mult1/U0/i_mult/gDSP.gDSP_only.iDSP/multOp/P[12]
                         net (fo=2, routed)           0.948     6.345    uut/mult_soln[12]
    SLICE_X53Y17         LUT4 (Prop_lut4_I1_O)        0.124     6.469 r  uut/R2out[0]_i_9/O
                         net (fo=1, routed)           0.000     6.469    uut/R2out[0]_i_9_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     7.049 r  uut/R2out_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     7.049    uut/R2out_reg[0]_i_2_n_5
    SLICE_X53Y17         FDRE                                         r  uut/R2out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         1.444    18.449    uut/clk_out1
    SLICE_X53Y17         FDRE                                         r  uut/R2out_reg[2]/C
                         clock pessimism              0.578    19.026    
                         clock uncertainty           -0.084    18.943    
    SLICE_X53Y17         FDRE (Setup_fdre_C_D)        0.062    19.005    uut/R2out_reg[2]
  -------------------------------------------------------------------
                         required time                         19.005    
                         arrival time                          -7.049    
  -------------------------------------------------------------------
                         slack                                 11.956    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 lfsr0/dout_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lfsr0/dout_reg[13]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.189ns (63.138%)  route 0.110ns (36.862%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         0.562    -0.619    lfsr0/clk_out1
    SLICE_X53Y15         FDPE                                         r  lfsr0/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y15         FDPE (Prop_fdpe_C_Q)         0.141    -0.478 r  lfsr0/dout_reg[0]/Q
                         net (fo=5, routed)           0.110    -0.368    lfsr0/dout_reg[9]_0[0]
    SLICE_X52Y15         LUT2 (Prop_lut2_I0_O)        0.048    -0.320 r  lfsr0/dout[13]_i_1/O
                         net (fo=1, routed)           0.000    -0.320    lfsr0/dout_next[13]
    SLICE_X52Y15         FDPE                                         r  lfsr0/dout_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         0.831    -0.859    lfsr0/clk_out1
    SLICE_X52Y15         FDPE                                         r  lfsr0/dout_reg[13]/C
                         clock pessimism              0.252    -0.606    
    SLICE_X52Y15         FDPE (Hold_fdpe_C_D)         0.131    -0.475    lfsr0/dout_reg[13]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 lfsr0/dout_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lfsr0/dout_reg[10]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.765%)  route 0.110ns (37.235%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         0.562    -0.619    lfsr0/clk_out1
    SLICE_X53Y15         FDPE                                         r  lfsr0/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y15         FDPE (Prop_fdpe_C_Q)         0.141    -0.478 r  lfsr0/dout_reg[0]/Q
                         net (fo=5, routed)           0.110    -0.368    lfsr0/dout_reg[9]_0[0]
    SLICE_X52Y15         LUT2 (Prop_lut2_I0_O)        0.045    -0.323 r  lfsr0/dout[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.323    lfsr0/dout_next[10]
    SLICE_X52Y15         FDPE                                         r  lfsr0/dout_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         0.831    -0.859    lfsr0/clk_out1
    SLICE_X52Y15         FDPE                                         r  lfsr0/dout_reg[10]/C
                         clock pessimism              0.252    -0.606    
    SLICE_X52Y15         FDPE (Hold_fdpe_C_D)         0.120    -0.486    lfsr0/dout_reg[10]
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 lfsr0/dout_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lfsr0/dout_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.929%)  route 0.114ns (38.071%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         0.562    -0.619    lfsr0/clk_out1
    SLICE_X53Y15         FDPE                                         r  lfsr0/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y15         FDPE (Prop_fdpe_C_Q)         0.141    -0.478 r  lfsr0/dout_reg[0]/Q
                         net (fo=5, routed)           0.114    -0.364    lfsr0/dout_reg[9]_0[0]
    SLICE_X52Y15         LUT2 (Prop_lut2_I0_O)        0.045    -0.319 r  lfsr0/dout[12]_i_1/O
                         net (fo=1, routed)           0.000    -0.319    lfsr0/dout_next[12]
    SLICE_X52Y15         FDCE                                         r  lfsr0/dout_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         0.831    -0.859    lfsr0/clk_out1
    SLICE_X52Y15         FDCE                                         r  lfsr0/dout_reg[12]/C
                         clock pessimism              0.252    -0.606    
    SLICE_X52Y15         FDCE (Hold_fdce_C_D)         0.121    -0.485    lfsr0/dout_reg[12]
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 lfsr0/dout_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lfsr0/dout_reg[11]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         0.562    -0.619    lfsr0/clk_out1
    SLICE_X52Y15         FDCE                                         r  lfsr0/dout_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y15         FDCE (Prop_fdce_C_Q)         0.164    -0.455 r  lfsr0/dout_reg[12]/Q
                         net (fo=1, routed)           0.056    -0.399    lfsr0/dout_reg_n_0_[12]
    SLICE_X52Y15         FDPE                                         r  lfsr0/dout_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         0.831    -0.859    lfsr0/clk_out1
    SLICE_X52Y15         FDPE                                         r  lfsr0/dout_reg[11]/C
                         clock pessimism              0.239    -0.619    
    SLICE_X52Y15         FDPE (Hold_fdpe_C_D)         0.053    -0.566    lfsr0/dout_reg[11]
  -------------------------------------------------------------------
                         required time                          0.566    
                         arrival time                          -0.399    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 swq1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            reset_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.148%)  route 0.129ns (47.852%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         0.562    -0.619    clk_50mhz
    SLICE_X48Y13         FDRE                                         r  swq1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  swq1_reg/Q
                         net (fo=2, routed)           0.129    -0.349    swq1
    SLICE_X50Y14         FDRE                                         r  reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         0.832    -0.858    clk_50mhz
    SLICE_X50Y14         FDRE                                         r  reset_reg/C
                         clock pessimism              0.274    -0.583    
    SLICE_X50Y14         FDRE (Hold_fdre_C_D)         0.059    -0.524    reset_reg
  -------------------------------------------------------------------
                         required time                          0.524    
                         arrival time                          -0.349    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 uut/R2out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            result_sum_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.256ns (76.340%)  route 0.079ns (23.660%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         0.559    -0.622    uut/clk_out1
    SLICE_X53Y18         FDRE                                         r  uut/R2out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y18         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  uut/R2out_reg[6]/Q
                         net (fo=3, routed)           0.079    -0.402    uut/in[4]
    SLICE_X52Y18         LUT2 (Prop_lut2_I0_O)        0.045    -0.357 r  uut/result_sum[4]_i_5/O
                         net (fo=1, routed)           0.000    -0.357    uut/result_sum[4]_i_5_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.287 r  uut/result_sum_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.287    uut_n_7
    SLICE_X52Y18         FDCE                                         r  result_sum_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         0.828    -0.862    clk_50mhz
    SLICE_X52Y18         FDCE                                         r  result_sum_reg[4]/C
                         clock pessimism              0.252    -0.609    
    SLICE_X52Y18         FDCE (Hold_fdce_C_D)         0.134    -0.475    result_sum_reg[4]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 uut/R2out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            result_sum_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.256ns (76.340%)  route 0.079ns (23.660%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         0.558    -0.623    uut/clk_out1
    SLICE_X53Y19         FDRE                                         r  uut/R2out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  uut/R2out_reg[10]/Q
                         net (fo=3, routed)           0.079    -0.403    uut/in[8]
    SLICE_X52Y19         LUT2 (Prop_lut2_I0_O)        0.045    -0.358 r  uut/result_sum[8]_i_3/O
                         net (fo=1, routed)           0.000    -0.358    uut/result_sum[8]_i_3_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.288 r  uut/result_sum_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.288    uut_n_11
    SLICE_X52Y19         FDCE                                         r  result_sum_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         0.827    -0.863    clk_50mhz
    SLICE_X52Y19         FDCE                                         r  result_sum_reg[8]/C
                         clock pessimism              0.252    -0.610    
    SLICE_X52Y19         FDCE (Hold_fdce_C_D)         0.134    -0.476    result_sum_reg[8]
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 uut/R2out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            result_sum_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.256ns (76.340%)  route 0.079ns (23.660%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         0.560    -0.621    uut/clk_out1
    SLICE_X53Y17         FDRE                                         r  uut/R2out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  uut/R2out_reg[2]/Q
                         net (fo=3, routed)           0.079    -0.401    uut/in[0]
    SLICE_X52Y17         LUT2 (Prop_lut2_I0_O)        0.045    -0.356 r  uut/result_sum[0]_i_5/O
                         net (fo=1, routed)           0.000    -0.356    uut/result_sum[0]_i_5_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.286 r  uut/result_sum_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.286    uut_n_3
    SLICE_X52Y17         FDCE                                         r  result_sum_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         0.829    -0.861    clk_50mhz
    SLICE_X52Y17         FDCE                                         r  result_sum_reg[0]/C
                         clock pessimism              0.252    -0.608    
    SLICE_X52Y17         FDCE (Hold_fdce_C_D)         0.134    -0.474    result_sum_reg[0]
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.286    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 result_sum_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sevenseg0/dinq_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.880%)  route 0.110ns (40.120%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         0.557    -0.624    clk_50mhz
    SLICE_X52Y20         FDCE                                         r  result_sum_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y20         FDCE (Prop_fdce_C_Q)         0.164    -0.460 r  result_sum_reg[15]/Q
                         net (fo=2, routed)           0.110    -0.350    sevenseg0/out[15]
    SLICE_X51Y20         FDCE                                         r  sevenseg0/dinq_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         0.826    -0.864    sevenseg0/clk_out1
    SLICE_X51Y20         FDCE                                         r  sevenseg0/dinq_reg[15]/C
                         clock pessimism              0.253    -0.610    
    SLICE_X51Y20         FDCE (Hold_fdce_C_D)         0.070    -0.540    sevenseg0/dinq_reg[15]
  -------------------------------------------------------------------
                         required time                          0.540    
                         arrival time                          -0.350    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 lfsr0/dout_reg[10]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lfsr0/dout_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         0.562    -0.619    lfsr0/clk_out1
    SLICE_X52Y15         FDPE                                         r  lfsr0/dout_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y15         FDPE (Prop_fdpe_C_Q)         0.164    -0.455 r  lfsr0/dout_reg[10]/Q
                         net (fo=1, routed)           0.116    -0.339    lfsr0/dout_reg_n_0_[10]
    SLICE_X53Y15         FDCE                                         r  lfsr0/dout_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         0.831    -0.859    lfsr0/clk_out1
    SLICE_X53Y15         FDCE                                         r  lfsr0/dout_reg[9]/C
                         clock pessimism              0.252    -0.606    
    SLICE_X53Y15         FDCE (Hold_fdce_C_D)         0.076    -0.530    lfsr0/dout_reg[9]
  -------------------------------------------------------------------
                         required time                          0.530    
                         arrival time                          -0.339    
  -------------------------------------------------------------------
                         slack                                  0.191    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { u0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0    u0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  u0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X50Y14     reset_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X48Y13     reset_reg_lopt_replica/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X52Y17     result_sum_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X52Y19     result_sum_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X52Y19     result_sum_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X52Y20     result_sum_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X52Y20     result_sum_reg[13]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X52Y20     result_sum_reg[14]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  u0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X50Y14     reset_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X50Y14     reset_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X48Y13     reset_reg_lopt_replica/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X48Y13     reset_reg_lopt_replica/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X52Y17     result_sum_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X52Y17     result_sum_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X52Y19     result_sum_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X52Y19     result_sum_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X52Y19     result_sum_reg[11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X52Y19     result_sum_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X50Y14     reset_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X50Y14     reset_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X48Y13     reset_reg_lopt_replica/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X48Y13     reset_reg_lopt_replica/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X52Y17     result_sum_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X52Y17     result_sum_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X52Y19     result_sum_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X52Y19     result_sum_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X52Y19     result_sum_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X52Y19     result_sum_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz
  To Clock:  clkfbout_clk_wiz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { u0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    u0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  u0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  u0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  u0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  u0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { board_clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  u0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  u0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  u0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  u0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  u0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  u0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_1
  To Clock:  clk_out1_clk_wiz_1

Setup :            0  Failing Endpoints,  Worst Slack       11.483ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.155ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.483ns  (required time - arrival time)
  Source:                 uut/pstate_reg[0]_inv/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut/R2out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1 rise@20.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        8.472ns  (logic 5.623ns (66.372%)  route 2.849ns (33.628%))
  Logic Levels:           6  (CARRY4=3 DSP48E1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 18.446 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         1.560    -0.952    uut/clk_out1
    SLICE_X51Y18         FDPE                                         r  uut/pstate_reg[0]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y18         FDPE (Prop_fdpe_C_Q)         0.456    -0.496 r  uut/pstate_reg[0]_inv/Q
                         net (fo=18, routed)          0.615     0.120    uut/nstate[0]
    SLICE_X51Y18         LUT2 (Prop_lut2_I1_O)        0.153     0.273 r  uut/mult1_i_1/O
                         net (fo=19, routed)          1.080     1.352    uut/mult1/U0/i_mult/gDSP.gDSP_only.iDSP/A[11]
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[17]_P[13])
                                                      4.044     5.396 r  uut/mult1/U0/i_mult/gDSP.gDSP_only.iDSP/multOp/P[13]
                         net (fo=2, routed)           1.154     6.550    uut/mult_soln[13]
    SLICE_X53Y17         LUT4 (Prop_lut4_I1_O)        0.124     6.674 r  uut/R2out[0]_i_8/O
                         net (fo=1, routed)           0.000     6.674    uut/R2out[0]_i_8_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.072 r  uut/R2out_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.072    uut/R2out_reg[0]_i_2_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.186 r  uut/R2out_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.186    uut/R2out_reg[4]_i_1_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.520 r  uut/R2out_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.520    uut/R2out_reg[8]_i_1_n_6
    SLICE_X53Y19         FDRE                                         r  uut/R2out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         1.441    18.446    uut/clk_out1
    SLICE_X53Y19         FDRE                                         r  uut/R2out_reg[9]/C
                         clock pessimism              0.578    19.023    
                         clock uncertainty           -0.082    18.942    
    SLICE_X53Y19         FDRE (Setup_fdre_C_D)        0.062    19.004    uut/R2out_reg[9]
  -------------------------------------------------------------------
                         required time                         19.004    
                         arrival time                          -7.520    
  -------------------------------------------------------------------
                         slack                                 11.483    

Slack (MET) :             11.504ns  (required time - arrival time)
  Source:                 uut/pstate_reg[0]_inv/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut/R2out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1 rise@20.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        8.451ns  (logic 5.602ns (66.288%)  route 2.849ns (33.712%))
  Logic Levels:           6  (CARRY4=3 DSP48E1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 18.446 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         1.560    -0.952    uut/clk_out1
    SLICE_X51Y18         FDPE                                         r  uut/pstate_reg[0]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y18         FDPE (Prop_fdpe_C_Q)         0.456    -0.496 r  uut/pstate_reg[0]_inv/Q
                         net (fo=18, routed)          0.615     0.120    uut/nstate[0]
    SLICE_X51Y18         LUT2 (Prop_lut2_I1_O)        0.153     0.273 r  uut/mult1_i_1/O
                         net (fo=19, routed)          1.080     1.352    uut/mult1/U0/i_mult/gDSP.gDSP_only.iDSP/A[11]
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[17]_P[13])
                                                      4.044     5.396 r  uut/mult1/U0/i_mult/gDSP.gDSP_only.iDSP/multOp/P[13]
                         net (fo=2, routed)           1.154     6.550    uut/mult_soln[13]
    SLICE_X53Y17         LUT4 (Prop_lut4_I1_O)        0.124     6.674 r  uut/R2out[0]_i_8/O
                         net (fo=1, routed)           0.000     6.674    uut/R2out[0]_i_8_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.072 r  uut/R2out_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.072    uut/R2out_reg[0]_i_2_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.186 r  uut/R2out_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.186    uut/R2out_reg[4]_i_1_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.499 r  uut/R2out_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.499    uut/R2out_reg[8]_i_1_n_4
    SLICE_X53Y19         FDRE                                         r  uut/R2out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         1.441    18.446    uut/clk_out1
    SLICE_X53Y19         FDRE                                         r  uut/R2out_reg[11]/C
                         clock pessimism              0.578    19.023    
                         clock uncertainty           -0.082    18.942    
    SLICE_X53Y19         FDRE (Setup_fdre_C_D)        0.062    19.004    uut/R2out_reg[11]
  -------------------------------------------------------------------
                         required time                         19.004    
                         arrival time                          -7.499    
  -------------------------------------------------------------------
                         slack                                 11.504    

Slack (MET) :             11.578ns  (required time - arrival time)
  Source:                 uut/pstate_reg[0]_inv/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut/R2out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1 rise@20.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        8.377ns  (logic 5.528ns (65.990%)  route 2.849ns (34.010%))
  Logic Levels:           6  (CARRY4=3 DSP48E1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 18.446 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         1.560    -0.952    uut/clk_out1
    SLICE_X51Y18         FDPE                                         r  uut/pstate_reg[0]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y18         FDPE (Prop_fdpe_C_Q)         0.456    -0.496 r  uut/pstate_reg[0]_inv/Q
                         net (fo=18, routed)          0.615     0.120    uut/nstate[0]
    SLICE_X51Y18         LUT2 (Prop_lut2_I1_O)        0.153     0.273 r  uut/mult1_i_1/O
                         net (fo=19, routed)          1.080     1.352    uut/mult1/U0/i_mult/gDSP.gDSP_only.iDSP/A[11]
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[17]_P[13])
                                                      4.044     5.396 r  uut/mult1/U0/i_mult/gDSP.gDSP_only.iDSP/multOp/P[13]
                         net (fo=2, routed)           1.154     6.550    uut/mult_soln[13]
    SLICE_X53Y17         LUT4 (Prop_lut4_I1_O)        0.124     6.674 r  uut/R2out[0]_i_8/O
                         net (fo=1, routed)           0.000     6.674    uut/R2out[0]_i_8_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.072 r  uut/R2out_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.072    uut/R2out_reg[0]_i_2_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.186 r  uut/R2out_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.186    uut/R2out_reg[4]_i_1_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.425 r  uut/R2out_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.425    uut/R2out_reg[8]_i_1_n_5
    SLICE_X53Y19         FDRE                                         r  uut/R2out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         1.441    18.446    uut/clk_out1
    SLICE_X53Y19         FDRE                                         r  uut/R2out_reg[10]/C
                         clock pessimism              0.578    19.023    
                         clock uncertainty           -0.082    18.942    
    SLICE_X53Y19         FDRE (Setup_fdre_C_D)        0.062    19.004    uut/R2out_reg[10]
  -------------------------------------------------------------------
                         required time                         19.004    
                         arrival time                          -7.425    
  -------------------------------------------------------------------
                         slack                                 11.578    

Slack (MET) :             11.594ns  (required time - arrival time)
  Source:                 uut/pstate_reg[0]_inv/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut/R2out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1 rise@20.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        8.361ns  (logic 5.512ns (65.925%)  route 2.849ns (34.075%))
  Logic Levels:           6  (CARRY4=3 DSP48E1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 18.446 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         1.560    -0.952    uut/clk_out1
    SLICE_X51Y18         FDPE                                         r  uut/pstate_reg[0]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y18         FDPE (Prop_fdpe_C_Q)         0.456    -0.496 r  uut/pstate_reg[0]_inv/Q
                         net (fo=18, routed)          0.615     0.120    uut/nstate[0]
    SLICE_X51Y18         LUT2 (Prop_lut2_I1_O)        0.153     0.273 r  uut/mult1_i_1/O
                         net (fo=19, routed)          1.080     1.352    uut/mult1/U0/i_mult/gDSP.gDSP_only.iDSP/A[11]
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[17]_P[13])
                                                      4.044     5.396 r  uut/mult1/U0/i_mult/gDSP.gDSP_only.iDSP/multOp/P[13]
                         net (fo=2, routed)           1.154     6.550    uut/mult_soln[13]
    SLICE_X53Y17         LUT4 (Prop_lut4_I1_O)        0.124     6.674 r  uut/R2out[0]_i_8/O
                         net (fo=1, routed)           0.000     6.674    uut/R2out[0]_i_8_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.072 r  uut/R2out_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.072    uut/R2out_reg[0]_i_2_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.186 r  uut/R2out_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.186    uut/R2out_reg[4]_i_1_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.409 r  uut/R2out_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.409    uut/R2out_reg[8]_i_1_n_7
    SLICE_X53Y19         FDRE                                         r  uut/R2out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         1.441    18.446    uut/clk_out1
    SLICE_X53Y19         FDRE                                         r  uut/R2out_reg[8]/C
                         clock pessimism              0.578    19.023    
                         clock uncertainty           -0.082    18.942    
    SLICE_X53Y19         FDRE (Setup_fdre_C_D)        0.062    19.004    uut/R2out_reg[8]
  -------------------------------------------------------------------
                         required time                         19.004    
                         arrival time                          -7.409    
  -------------------------------------------------------------------
                         slack                                 11.594    

Slack (MET) :             11.598ns  (required time - arrival time)
  Source:                 uut/pstate_reg[0]_inv/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut/R2out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1 rise@20.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        8.358ns  (logic 5.509ns (65.913%)  route 2.849ns (34.087%))
  Logic Levels:           5  (CARRY4=2 DSP48E1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 18.447 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         1.560    -0.952    uut/clk_out1
    SLICE_X51Y18         FDPE                                         r  uut/pstate_reg[0]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y18         FDPE (Prop_fdpe_C_Q)         0.456    -0.496 r  uut/pstate_reg[0]_inv/Q
                         net (fo=18, routed)          0.615     0.120    uut/nstate[0]
    SLICE_X51Y18         LUT2 (Prop_lut2_I1_O)        0.153     0.273 r  uut/mult1_i_1/O
                         net (fo=19, routed)          1.080     1.352    uut/mult1/U0/i_mult/gDSP.gDSP_only.iDSP/A[11]
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[17]_P[13])
                                                      4.044     5.396 r  uut/mult1/U0/i_mult/gDSP.gDSP_only.iDSP/multOp/P[13]
                         net (fo=2, routed)           1.154     6.550    uut/mult_soln[13]
    SLICE_X53Y17         LUT4 (Prop_lut4_I1_O)        0.124     6.674 r  uut/R2out[0]_i_8/O
                         net (fo=1, routed)           0.000     6.674    uut/R2out[0]_i_8_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.072 r  uut/R2out_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.072    uut/R2out_reg[0]_i_2_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.406 r  uut/R2out_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.406    uut/R2out_reg[4]_i_1_n_6
    SLICE_X53Y18         FDRE                                         r  uut/R2out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         1.442    18.447    uut/clk_out1
    SLICE_X53Y18         FDRE                                         r  uut/R2out_reg[5]/C
                         clock pessimism              0.578    19.024    
                         clock uncertainty           -0.082    18.943    
    SLICE_X53Y18         FDRE (Setup_fdre_C_D)        0.062    19.005    uut/R2out_reg[5]
  -------------------------------------------------------------------
                         required time                         19.005    
                         arrival time                          -7.406    
  -------------------------------------------------------------------
                         slack                                 11.598    

Slack (MET) :             11.619ns  (required time - arrival time)
  Source:                 uut/pstate_reg[0]_inv/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut/R2out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1 rise@20.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        8.337ns  (logic 5.488ns (65.827%)  route 2.849ns (34.173%))
  Logic Levels:           5  (CARRY4=2 DSP48E1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 18.447 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         1.560    -0.952    uut/clk_out1
    SLICE_X51Y18         FDPE                                         r  uut/pstate_reg[0]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y18         FDPE (Prop_fdpe_C_Q)         0.456    -0.496 r  uut/pstate_reg[0]_inv/Q
                         net (fo=18, routed)          0.615     0.120    uut/nstate[0]
    SLICE_X51Y18         LUT2 (Prop_lut2_I1_O)        0.153     0.273 r  uut/mult1_i_1/O
                         net (fo=19, routed)          1.080     1.352    uut/mult1/U0/i_mult/gDSP.gDSP_only.iDSP/A[11]
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[17]_P[13])
                                                      4.044     5.396 r  uut/mult1/U0/i_mult/gDSP.gDSP_only.iDSP/multOp/P[13]
                         net (fo=2, routed)           1.154     6.550    uut/mult_soln[13]
    SLICE_X53Y17         LUT4 (Prop_lut4_I1_O)        0.124     6.674 r  uut/R2out[0]_i_8/O
                         net (fo=1, routed)           0.000     6.674    uut/R2out[0]_i_8_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.072 r  uut/R2out_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.072    uut/R2out_reg[0]_i_2_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.385 r  uut/R2out_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.385    uut/R2out_reg[4]_i_1_n_4
    SLICE_X53Y18         FDRE                                         r  uut/R2out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         1.442    18.447    uut/clk_out1
    SLICE_X53Y18         FDRE                                         r  uut/R2out_reg[7]/C
                         clock pessimism              0.578    19.024    
                         clock uncertainty           -0.082    18.943    
    SLICE_X53Y18         FDRE (Setup_fdre_C_D)        0.062    19.005    uut/R2out_reg[7]
  -------------------------------------------------------------------
                         required time                         19.005    
                         arrival time                          -7.385    
  -------------------------------------------------------------------
                         slack                                 11.619    

Slack (MET) :             11.693ns  (required time - arrival time)
  Source:                 uut/pstate_reg[0]_inv/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut/R2out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1 rise@20.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        8.263ns  (logic 5.414ns (65.521%)  route 2.849ns (34.479%))
  Logic Levels:           5  (CARRY4=2 DSP48E1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 18.447 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         1.560    -0.952    uut/clk_out1
    SLICE_X51Y18         FDPE                                         r  uut/pstate_reg[0]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y18         FDPE (Prop_fdpe_C_Q)         0.456    -0.496 r  uut/pstate_reg[0]_inv/Q
                         net (fo=18, routed)          0.615     0.120    uut/nstate[0]
    SLICE_X51Y18         LUT2 (Prop_lut2_I1_O)        0.153     0.273 r  uut/mult1_i_1/O
                         net (fo=19, routed)          1.080     1.352    uut/mult1/U0/i_mult/gDSP.gDSP_only.iDSP/A[11]
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[17]_P[13])
                                                      4.044     5.396 r  uut/mult1/U0/i_mult/gDSP.gDSP_only.iDSP/multOp/P[13]
                         net (fo=2, routed)           1.154     6.550    uut/mult_soln[13]
    SLICE_X53Y17         LUT4 (Prop_lut4_I1_O)        0.124     6.674 r  uut/R2out[0]_i_8/O
                         net (fo=1, routed)           0.000     6.674    uut/R2out[0]_i_8_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.072 r  uut/R2out_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.072    uut/R2out_reg[0]_i_2_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.311 r  uut/R2out_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.311    uut/R2out_reg[4]_i_1_n_5
    SLICE_X53Y18         FDRE                                         r  uut/R2out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         1.442    18.447    uut/clk_out1
    SLICE_X53Y18         FDRE                                         r  uut/R2out_reg[6]/C
                         clock pessimism              0.578    19.024    
                         clock uncertainty           -0.082    18.943    
    SLICE_X53Y18         FDRE (Setup_fdre_C_D)        0.062    19.005    uut/R2out_reg[6]
  -------------------------------------------------------------------
                         required time                         19.005    
                         arrival time                          -7.311    
  -------------------------------------------------------------------
                         slack                                 11.693    

Slack (MET) :             11.709ns  (required time - arrival time)
  Source:                 uut/pstate_reg[0]_inv/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut/R2out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1 rise@20.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        8.247ns  (logic 5.398ns (65.454%)  route 2.849ns (34.546%))
  Logic Levels:           5  (CARRY4=2 DSP48E1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 18.447 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         1.560    -0.952    uut/clk_out1
    SLICE_X51Y18         FDPE                                         r  uut/pstate_reg[0]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y18         FDPE (Prop_fdpe_C_Q)         0.456    -0.496 r  uut/pstate_reg[0]_inv/Q
                         net (fo=18, routed)          0.615     0.120    uut/nstate[0]
    SLICE_X51Y18         LUT2 (Prop_lut2_I1_O)        0.153     0.273 r  uut/mult1_i_1/O
                         net (fo=19, routed)          1.080     1.352    uut/mult1/U0/i_mult/gDSP.gDSP_only.iDSP/A[11]
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[17]_P[13])
                                                      4.044     5.396 r  uut/mult1/U0/i_mult/gDSP.gDSP_only.iDSP/multOp/P[13]
                         net (fo=2, routed)           1.154     6.550    uut/mult_soln[13]
    SLICE_X53Y17         LUT4 (Prop_lut4_I1_O)        0.124     6.674 r  uut/R2out[0]_i_8/O
                         net (fo=1, routed)           0.000     6.674    uut/R2out[0]_i_8_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.072 r  uut/R2out_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.072    uut/R2out_reg[0]_i_2_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.295 r  uut/R2out_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.295    uut/R2out_reg[4]_i_1_n_7
    SLICE_X53Y18         FDRE                                         r  uut/R2out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         1.442    18.447    uut/clk_out1
    SLICE_X53Y18         FDRE                                         r  uut/R2out_reg[4]/C
                         clock pessimism              0.578    19.024    
                         clock uncertainty           -0.082    18.943    
    SLICE_X53Y18         FDRE (Setup_fdre_C_D)        0.062    19.005    uut/R2out_reg[4]
  -------------------------------------------------------------------
                         required time                         19.005    
                         arrival time                          -7.295    
  -------------------------------------------------------------------
                         slack                                 11.709    

Slack (MET) :             11.898ns  (required time - arrival time)
  Source:                 uut/pstate_reg[0]_inv/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut/R2out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1 rise@20.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        8.060ns  (logic 5.417ns (67.206%)  route 2.643ns (32.794%))
  Logic Levels:           4  (CARRY4=1 DSP48E1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 18.449 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         1.560    -0.952    uut/clk_out1
    SLICE_X51Y18         FDPE                                         r  uut/pstate_reg[0]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y18         FDPE (Prop_fdpe_C_Q)         0.456    -0.496 r  uut/pstate_reg[0]_inv/Q
                         net (fo=18, routed)          0.615     0.120    uut/nstate[0]
    SLICE_X51Y18         LUT2 (Prop_lut2_I1_O)        0.153     0.273 r  uut/mult1_i_1/O
                         net (fo=19, routed)          1.080     1.352    uut/mult1/U0/i_mult/gDSP.gDSP_only.iDSP/A[11]
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[17]_P[12])
                                                      4.044     5.396 r  uut/mult1/U0/i_mult/gDSP.gDSP_only.iDSP/multOp/P[12]
                         net (fo=2, routed)           0.948     6.345    uut/mult_soln[12]
    SLICE_X53Y17         LUT4 (Prop_lut4_I1_O)        0.124     6.469 r  uut/R2out[0]_i_9/O
                         net (fo=1, routed)           0.000     6.469    uut/R2out[0]_i_9_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     7.109 r  uut/R2out_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     7.109    uut/R2out_reg[0]_i_2_n_4
    SLICE_X53Y17         FDRE                                         r  uut/R2out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         1.444    18.449    uut/clk_out1
    SLICE_X53Y17         FDRE                                         r  uut/R2out_reg[3]/C
                         clock pessimism              0.578    19.026    
                         clock uncertainty           -0.082    18.945    
    SLICE_X53Y17         FDRE (Setup_fdre_C_D)        0.062    19.007    uut/R2out_reg[3]
  -------------------------------------------------------------------
                         required time                         19.007    
                         arrival time                          -7.109    
  -------------------------------------------------------------------
                         slack                                 11.898    

Slack (MET) :             11.958ns  (required time - arrival time)
  Source:                 uut/pstate_reg[0]_inv/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut/R2out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1 rise@20.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        8.000ns  (logic 5.357ns (66.960%)  route 2.643ns (33.040%))
  Logic Levels:           4  (CARRY4=1 DSP48E1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 18.449 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         1.560    -0.952    uut/clk_out1
    SLICE_X51Y18         FDPE                                         r  uut/pstate_reg[0]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y18         FDPE (Prop_fdpe_C_Q)         0.456    -0.496 r  uut/pstate_reg[0]_inv/Q
                         net (fo=18, routed)          0.615     0.120    uut/nstate[0]
    SLICE_X51Y18         LUT2 (Prop_lut2_I1_O)        0.153     0.273 r  uut/mult1_i_1/O
                         net (fo=19, routed)          1.080     1.352    uut/mult1/U0/i_mult/gDSP.gDSP_only.iDSP/A[11]
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[17]_P[12])
                                                      4.044     5.396 r  uut/mult1/U0/i_mult/gDSP.gDSP_only.iDSP/multOp/P[12]
                         net (fo=2, routed)           0.948     6.345    uut/mult_soln[12]
    SLICE_X53Y17         LUT4 (Prop_lut4_I1_O)        0.124     6.469 r  uut/R2out[0]_i_9/O
                         net (fo=1, routed)           0.000     6.469    uut/R2out[0]_i_9_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     7.049 r  uut/R2out_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     7.049    uut/R2out_reg[0]_i_2_n_5
    SLICE_X53Y17         FDRE                                         r  uut/R2out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         1.444    18.449    uut/clk_out1
    SLICE_X53Y17         FDRE                                         r  uut/R2out_reg[2]/C
                         clock pessimism              0.578    19.026    
                         clock uncertainty           -0.082    18.945    
    SLICE_X53Y17         FDRE (Setup_fdre_C_D)        0.062    19.007    uut/R2out_reg[2]
  -------------------------------------------------------------------
                         required time                         19.007    
                         arrival time                          -7.049    
  -------------------------------------------------------------------
                         slack                                 11.958    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 lfsr0/dout_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lfsr0/dout_reg[13]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.189ns (63.138%)  route 0.110ns (36.862%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         0.562    -0.619    lfsr0/clk_out1
    SLICE_X53Y15         FDPE                                         r  lfsr0/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y15         FDPE (Prop_fdpe_C_Q)         0.141    -0.478 r  lfsr0/dout_reg[0]/Q
                         net (fo=5, routed)           0.110    -0.368    lfsr0/dout_reg[9]_0[0]
    SLICE_X52Y15         LUT2 (Prop_lut2_I0_O)        0.048    -0.320 r  lfsr0/dout[13]_i_1/O
                         net (fo=1, routed)           0.000    -0.320    lfsr0/dout_next[13]
    SLICE_X52Y15         FDPE                                         r  lfsr0/dout_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         0.831    -0.859    lfsr0/clk_out1
    SLICE_X52Y15         FDPE                                         r  lfsr0/dout_reg[13]/C
                         clock pessimism              0.252    -0.606    
    SLICE_X52Y15         FDPE (Hold_fdpe_C_D)         0.131    -0.475    lfsr0/dout_reg[13]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 lfsr0/dout_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lfsr0/dout_reg[10]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.765%)  route 0.110ns (37.235%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         0.562    -0.619    lfsr0/clk_out1
    SLICE_X53Y15         FDPE                                         r  lfsr0/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y15         FDPE (Prop_fdpe_C_Q)         0.141    -0.478 r  lfsr0/dout_reg[0]/Q
                         net (fo=5, routed)           0.110    -0.368    lfsr0/dout_reg[9]_0[0]
    SLICE_X52Y15         LUT2 (Prop_lut2_I0_O)        0.045    -0.323 r  lfsr0/dout[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.323    lfsr0/dout_next[10]
    SLICE_X52Y15         FDPE                                         r  lfsr0/dout_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         0.831    -0.859    lfsr0/clk_out1
    SLICE_X52Y15         FDPE                                         r  lfsr0/dout_reg[10]/C
                         clock pessimism              0.252    -0.606    
    SLICE_X52Y15         FDPE (Hold_fdpe_C_D)         0.120    -0.486    lfsr0/dout_reg[10]
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 lfsr0/dout_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lfsr0/dout_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.929%)  route 0.114ns (38.071%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         0.562    -0.619    lfsr0/clk_out1
    SLICE_X53Y15         FDPE                                         r  lfsr0/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y15         FDPE (Prop_fdpe_C_Q)         0.141    -0.478 r  lfsr0/dout_reg[0]/Q
                         net (fo=5, routed)           0.114    -0.364    lfsr0/dout_reg[9]_0[0]
    SLICE_X52Y15         LUT2 (Prop_lut2_I0_O)        0.045    -0.319 r  lfsr0/dout[12]_i_1/O
                         net (fo=1, routed)           0.000    -0.319    lfsr0/dout_next[12]
    SLICE_X52Y15         FDCE                                         r  lfsr0/dout_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         0.831    -0.859    lfsr0/clk_out1
    SLICE_X52Y15         FDCE                                         r  lfsr0/dout_reg[12]/C
                         clock pessimism              0.252    -0.606    
    SLICE_X52Y15         FDCE (Hold_fdce_C_D)         0.121    -0.485    lfsr0/dout_reg[12]
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 lfsr0/dout_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lfsr0/dout_reg[11]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         0.562    -0.619    lfsr0/clk_out1
    SLICE_X52Y15         FDCE                                         r  lfsr0/dout_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y15         FDCE (Prop_fdce_C_Q)         0.164    -0.455 r  lfsr0/dout_reg[12]/Q
                         net (fo=1, routed)           0.056    -0.399    lfsr0/dout_reg_n_0_[12]
    SLICE_X52Y15         FDPE                                         r  lfsr0/dout_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         0.831    -0.859    lfsr0/clk_out1
    SLICE_X52Y15         FDPE                                         r  lfsr0/dout_reg[11]/C
                         clock pessimism              0.239    -0.619    
    SLICE_X52Y15         FDPE (Hold_fdpe_C_D)         0.053    -0.566    lfsr0/dout_reg[11]
  -------------------------------------------------------------------
                         required time                          0.566    
                         arrival time                          -0.399    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 swq1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            reset_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.148%)  route 0.129ns (47.852%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         0.562    -0.619    clk_50mhz
    SLICE_X48Y13         FDRE                                         r  swq1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  swq1_reg/Q
                         net (fo=2, routed)           0.129    -0.349    swq1
    SLICE_X50Y14         FDRE                                         r  reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         0.832    -0.858    clk_50mhz
    SLICE_X50Y14         FDRE                                         r  reset_reg/C
                         clock pessimism              0.274    -0.583    
    SLICE_X50Y14         FDRE (Hold_fdre_C_D)         0.059    -0.524    reset_reg
  -------------------------------------------------------------------
                         required time                          0.524    
                         arrival time                          -0.349    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 uut/R2out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            result_sum_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.256ns (76.340%)  route 0.079ns (23.660%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         0.559    -0.622    uut/clk_out1
    SLICE_X53Y18         FDRE                                         r  uut/R2out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y18         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  uut/R2out_reg[6]/Q
                         net (fo=3, routed)           0.079    -0.402    uut/in[4]
    SLICE_X52Y18         LUT2 (Prop_lut2_I0_O)        0.045    -0.357 r  uut/result_sum[4]_i_5/O
                         net (fo=1, routed)           0.000    -0.357    uut/result_sum[4]_i_5_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.287 r  uut/result_sum_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.287    uut_n_7
    SLICE_X52Y18         FDCE                                         r  result_sum_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         0.828    -0.862    clk_50mhz
    SLICE_X52Y18         FDCE                                         r  result_sum_reg[4]/C
                         clock pessimism              0.252    -0.609    
    SLICE_X52Y18         FDCE (Hold_fdce_C_D)         0.134    -0.475    result_sum_reg[4]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 uut/R2out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            result_sum_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.256ns (76.340%)  route 0.079ns (23.660%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         0.558    -0.623    uut/clk_out1
    SLICE_X53Y19         FDRE                                         r  uut/R2out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  uut/R2out_reg[10]/Q
                         net (fo=3, routed)           0.079    -0.403    uut/in[8]
    SLICE_X52Y19         LUT2 (Prop_lut2_I0_O)        0.045    -0.358 r  uut/result_sum[8]_i_3/O
                         net (fo=1, routed)           0.000    -0.358    uut/result_sum[8]_i_3_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.288 r  uut/result_sum_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.288    uut_n_11
    SLICE_X52Y19         FDCE                                         r  result_sum_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         0.827    -0.863    clk_50mhz
    SLICE_X52Y19         FDCE                                         r  result_sum_reg[8]/C
                         clock pessimism              0.252    -0.610    
    SLICE_X52Y19         FDCE (Hold_fdce_C_D)         0.134    -0.476    result_sum_reg[8]
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 uut/R2out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            result_sum_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.256ns (76.340%)  route 0.079ns (23.660%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         0.560    -0.621    uut/clk_out1
    SLICE_X53Y17         FDRE                                         r  uut/R2out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  uut/R2out_reg[2]/Q
                         net (fo=3, routed)           0.079    -0.401    uut/in[0]
    SLICE_X52Y17         LUT2 (Prop_lut2_I0_O)        0.045    -0.356 r  uut/result_sum[0]_i_5/O
                         net (fo=1, routed)           0.000    -0.356    uut/result_sum[0]_i_5_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.286 r  uut/result_sum_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.286    uut_n_3
    SLICE_X52Y17         FDCE                                         r  result_sum_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         0.829    -0.861    clk_50mhz
    SLICE_X52Y17         FDCE                                         r  result_sum_reg[0]/C
                         clock pessimism              0.252    -0.608    
    SLICE_X52Y17         FDCE (Hold_fdce_C_D)         0.134    -0.474    result_sum_reg[0]
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.286    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 result_sum_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sevenseg0/dinq_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.880%)  route 0.110ns (40.120%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         0.557    -0.624    clk_50mhz
    SLICE_X52Y20         FDCE                                         r  result_sum_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y20         FDCE (Prop_fdce_C_Q)         0.164    -0.460 r  result_sum_reg[15]/Q
                         net (fo=2, routed)           0.110    -0.350    sevenseg0/out[15]
    SLICE_X51Y20         FDCE                                         r  sevenseg0/dinq_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         0.826    -0.864    sevenseg0/clk_out1
    SLICE_X51Y20         FDCE                                         r  sevenseg0/dinq_reg[15]/C
                         clock pessimism              0.253    -0.610    
    SLICE_X51Y20         FDCE (Hold_fdce_C_D)         0.070    -0.540    sevenseg0/dinq_reg[15]
  -------------------------------------------------------------------
                         required time                          0.540    
                         arrival time                          -0.350    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 lfsr0/dout_reg[10]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lfsr0/dout_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         0.562    -0.619    lfsr0/clk_out1
    SLICE_X52Y15         FDPE                                         r  lfsr0/dout_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y15         FDPE (Prop_fdpe_C_Q)         0.164    -0.455 r  lfsr0/dout_reg[10]/Q
                         net (fo=1, routed)           0.116    -0.339    lfsr0/dout_reg_n_0_[10]
    SLICE_X53Y15         FDCE                                         r  lfsr0/dout_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         0.831    -0.859    lfsr0/clk_out1
    SLICE_X53Y15         FDCE                                         r  lfsr0/dout_reg[9]/C
                         clock pessimism              0.252    -0.606    
    SLICE_X53Y15         FDCE (Hold_fdce_C_D)         0.076    -0.530    lfsr0/dout_reg[9]
  -------------------------------------------------------------------
                         required time                          0.530    
                         arrival time                          -0.339    
  -------------------------------------------------------------------
                         slack                                  0.191    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { u0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0    u0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  u0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X50Y14     reset_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X48Y13     reset_reg_lopt_replica/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X52Y17     result_sum_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X52Y19     result_sum_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X52Y19     result_sum_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X52Y20     result_sum_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X52Y20     result_sum_reg[13]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X52Y20     result_sum_reg[14]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  u0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X50Y14     reset_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X50Y14     reset_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X48Y13     reset_reg_lopt_replica/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X48Y13     reset_reg_lopt_replica/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X52Y17     result_sum_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X52Y17     result_sum_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X52Y19     result_sum_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X52Y19     result_sum_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X52Y19     result_sum_reg[11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X52Y19     result_sum_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X50Y14     reset_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X50Y14     reset_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X48Y13     reset_reg_lopt_replica/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X48Y13     reset_reg_lopt_replica/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X52Y17     result_sum_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X52Y17     result_sum_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X52Y19     result_sum_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X52Y19     result_sum_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X52Y19     result_sum_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X52Y19     result_sum_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_1
  To Clock:  clkfbout_clk_wiz_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { u0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    u0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  u0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  u0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  u0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  u0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_1
  To Clock:  clk_out1_clk_wiz

Setup :            0  Failing Endpoints,  Worst Slack       11.481ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.072ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.481ns  (required time - arrival time)
  Source:                 uut/pstate_reg[0]_inv/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut/R2out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz rise@20.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        8.472ns  (logic 5.623ns (66.372%)  route 2.849ns (33.628%))
  Logic Levels:           6  (CARRY4=3 DSP48E1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 18.446 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         1.560    -0.952    uut/clk_out1
    SLICE_X51Y18         FDPE                                         r  uut/pstate_reg[0]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y18         FDPE (Prop_fdpe_C_Q)         0.456    -0.496 r  uut/pstate_reg[0]_inv/Q
                         net (fo=18, routed)          0.615     0.120    uut/nstate[0]
    SLICE_X51Y18         LUT2 (Prop_lut2_I1_O)        0.153     0.273 r  uut/mult1_i_1/O
                         net (fo=19, routed)          1.080     1.352    uut/mult1/U0/i_mult/gDSP.gDSP_only.iDSP/A[11]
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[17]_P[13])
                                                      4.044     5.396 r  uut/mult1/U0/i_mult/gDSP.gDSP_only.iDSP/multOp/P[13]
                         net (fo=2, routed)           1.154     6.550    uut/mult_soln[13]
    SLICE_X53Y17         LUT4 (Prop_lut4_I1_O)        0.124     6.674 r  uut/R2out[0]_i_8/O
                         net (fo=1, routed)           0.000     6.674    uut/R2out[0]_i_8_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.072 r  uut/R2out_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.072    uut/R2out_reg[0]_i_2_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.186 r  uut/R2out_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.186    uut/R2out_reg[4]_i_1_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.520 r  uut/R2out_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.520    uut/R2out_reg[8]_i_1_n_6
    SLICE_X53Y19         FDRE                                         r  uut/R2out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         1.441    18.446    uut/clk_out1
    SLICE_X53Y19         FDRE                                         r  uut/R2out_reg[9]/C
                         clock pessimism              0.578    19.023    
                         clock uncertainty           -0.084    18.940    
    SLICE_X53Y19         FDRE (Setup_fdre_C_D)        0.062    19.002    uut/R2out_reg[9]
  -------------------------------------------------------------------
                         required time                         19.002    
                         arrival time                          -7.520    
  -------------------------------------------------------------------
                         slack                                 11.481    

Slack (MET) :             11.502ns  (required time - arrival time)
  Source:                 uut/pstate_reg[0]_inv/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut/R2out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz rise@20.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        8.451ns  (logic 5.602ns (66.288%)  route 2.849ns (33.712%))
  Logic Levels:           6  (CARRY4=3 DSP48E1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 18.446 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         1.560    -0.952    uut/clk_out1
    SLICE_X51Y18         FDPE                                         r  uut/pstate_reg[0]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y18         FDPE (Prop_fdpe_C_Q)         0.456    -0.496 r  uut/pstate_reg[0]_inv/Q
                         net (fo=18, routed)          0.615     0.120    uut/nstate[0]
    SLICE_X51Y18         LUT2 (Prop_lut2_I1_O)        0.153     0.273 r  uut/mult1_i_1/O
                         net (fo=19, routed)          1.080     1.352    uut/mult1/U0/i_mult/gDSP.gDSP_only.iDSP/A[11]
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[17]_P[13])
                                                      4.044     5.396 r  uut/mult1/U0/i_mult/gDSP.gDSP_only.iDSP/multOp/P[13]
                         net (fo=2, routed)           1.154     6.550    uut/mult_soln[13]
    SLICE_X53Y17         LUT4 (Prop_lut4_I1_O)        0.124     6.674 r  uut/R2out[0]_i_8/O
                         net (fo=1, routed)           0.000     6.674    uut/R2out[0]_i_8_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.072 r  uut/R2out_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.072    uut/R2out_reg[0]_i_2_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.186 r  uut/R2out_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.186    uut/R2out_reg[4]_i_1_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.499 r  uut/R2out_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.499    uut/R2out_reg[8]_i_1_n_4
    SLICE_X53Y19         FDRE                                         r  uut/R2out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         1.441    18.446    uut/clk_out1
    SLICE_X53Y19         FDRE                                         r  uut/R2out_reg[11]/C
                         clock pessimism              0.578    19.023    
                         clock uncertainty           -0.084    18.940    
    SLICE_X53Y19         FDRE (Setup_fdre_C_D)        0.062    19.002    uut/R2out_reg[11]
  -------------------------------------------------------------------
                         required time                         19.002    
                         arrival time                          -7.499    
  -------------------------------------------------------------------
                         slack                                 11.502    

Slack (MET) :             11.576ns  (required time - arrival time)
  Source:                 uut/pstate_reg[0]_inv/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut/R2out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz rise@20.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        8.377ns  (logic 5.528ns (65.990%)  route 2.849ns (34.010%))
  Logic Levels:           6  (CARRY4=3 DSP48E1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 18.446 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         1.560    -0.952    uut/clk_out1
    SLICE_X51Y18         FDPE                                         r  uut/pstate_reg[0]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y18         FDPE (Prop_fdpe_C_Q)         0.456    -0.496 r  uut/pstate_reg[0]_inv/Q
                         net (fo=18, routed)          0.615     0.120    uut/nstate[0]
    SLICE_X51Y18         LUT2 (Prop_lut2_I1_O)        0.153     0.273 r  uut/mult1_i_1/O
                         net (fo=19, routed)          1.080     1.352    uut/mult1/U0/i_mult/gDSP.gDSP_only.iDSP/A[11]
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[17]_P[13])
                                                      4.044     5.396 r  uut/mult1/U0/i_mult/gDSP.gDSP_only.iDSP/multOp/P[13]
                         net (fo=2, routed)           1.154     6.550    uut/mult_soln[13]
    SLICE_X53Y17         LUT4 (Prop_lut4_I1_O)        0.124     6.674 r  uut/R2out[0]_i_8/O
                         net (fo=1, routed)           0.000     6.674    uut/R2out[0]_i_8_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.072 r  uut/R2out_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.072    uut/R2out_reg[0]_i_2_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.186 r  uut/R2out_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.186    uut/R2out_reg[4]_i_1_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.425 r  uut/R2out_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.425    uut/R2out_reg[8]_i_1_n_5
    SLICE_X53Y19         FDRE                                         r  uut/R2out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         1.441    18.446    uut/clk_out1
    SLICE_X53Y19         FDRE                                         r  uut/R2out_reg[10]/C
                         clock pessimism              0.578    19.023    
                         clock uncertainty           -0.084    18.940    
    SLICE_X53Y19         FDRE (Setup_fdre_C_D)        0.062    19.002    uut/R2out_reg[10]
  -------------------------------------------------------------------
                         required time                         19.002    
                         arrival time                          -7.425    
  -------------------------------------------------------------------
                         slack                                 11.576    

Slack (MET) :             11.592ns  (required time - arrival time)
  Source:                 uut/pstate_reg[0]_inv/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut/R2out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz rise@20.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        8.361ns  (logic 5.512ns (65.925%)  route 2.849ns (34.075%))
  Logic Levels:           6  (CARRY4=3 DSP48E1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 18.446 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         1.560    -0.952    uut/clk_out1
    SLICE_X51Y18         FDPE                                         r  uut/pstate_reg[0]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y18         FDPE (Prop_fdpe_C_Q)         0.456    -0.496 r  uut/pstate_reg[0]_inv/Q
                         net (fo=18, routed)          0.615     0.120    uut/nstate[0]
    SLICE_X51Y18         LUT2 (Prop_lut2_I1_O)        0.153     0.273 r  uut/mult1_i_1/O
                         net (fo=19, routed)          1.080     1.352    uut/mult1/U0/i_mult/gDSP.gDSP_only.iDSP/A[11]
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[17]_P[13])
                                                      4.044     5.396 r  uut/mult1/U0/i_mult/gDSP.gDSP_only.iDSP/multOp/P[13]
                         net (fo=2, routed)           1.154     6.550    uut/mult_soln[13]
    SLICE_X53Y17         LUT4 (Prop_lut4_I1_O)        0.124     6.674 r  uut/R2out[0]_i_8/O
                         net (fo=1, routed)           0.000     6.674    uut/R2out[0]_i_8_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.072 r  uut/R2out_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.072    uut/R2out_reg[0]_i_2_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.186 r  uut/R2out_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.186    uut/R2out_reg[4]_i_1_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.409 r  uut/R2out_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.409    uut/R2out_reg[8]_i_1_n_7
    SLICE_X53Y19         FDRE                                         r  uut/R2out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         1.441    18.446    uut/clk_out1
    SLICE_X53Y19         FDRE                                         r  uut/R2out_reg[8]/C
                         clock pessimism              0.578    19.023    
                         clock uncertainty           -0.084    18.940    
    SLICE_X53Y19         FDRE (Setup_fdre_C_D)        0.062    19.002    uut/R2out_reg[8]
  -------------------------------------------------------------------
                         required time                         19.002    
                         arrival time                          -7.409    
  -------------------------------------------------------------------
                         slack                                 11.592    

Slack (MET) :             11.596ns  (required time - arrival time)
  Source:                 uut/pstate_reg[0]_inv/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut/R2out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz rise@20.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        8.358ns  (logic 5.509ns (65.913%)  route 2.849ns (34.087%))
  Logic Levels:           5  (CARRY4=2 DSP48E1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 18.447 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         1.560    -0.952    uut/clk_out1
    SLICE_X51Y18         FDPE                                         r  uut/pstate_reg[0]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y18         FDPE (Prop_fdpe_C_Q)         0.456    -0.496 r  uut/pstate_reg[0]_inv/Q
                         net (fo=18, routed)          0.615     0.120    uut/nstate[0]
    SLICE_X51Y18         LUT2 (Prop_lut2_I1_O)        0.153     0.273 r  uut/mult1_i_1/O
                         net (fo=19, routed)          1.080     1.352    uut/mult1/U0/i_mult/gDSP.gDSP_only.iDSP/A[11]
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[17]_P[13])
                                                      4.044     5.396 r  uut/mult1/U0/i_mult/gDSP.gDSP_only.iDSP/multOp/P[13]
                         net (fo=2, routed)           1.154     6.550    uut/mult_soln[13]
    SLICE_X53Y17         LUT4 (Prop_lut4_I1_O)        0.124     6.674 r  uut/R2out[0]_i_8/O
                         net (fo=1, routed)           0.000     6.674    uut/R2out[0]_i_8_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.072 r  uut/R2out_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.072    uut/R2out_reg[0]_i_2_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.406 r  uut/R2out_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.406    uut/R2out_reg[4]_i_1_n_6
    SLICE_X53Y18         FDRE                                         r  uut/R2out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         1.442    18.447    uut/clk_out1
    SLICE_X53Y18         FDRE                                         r  uut/R2out_reg[5]/C
                         clock pessimism              0.578    19.024    
                         clock uncertainty           -0.084    18.941    
    SLICE_X53Y18         FDRE (Setup_fdre_C_D)        0.062    19.003    uut/R2out_reg[5]
  -------------------------------------------------------------------
                         required time                         19.003    
                         arrival time                          -7.406    
  -------------------------------------------------------------------
                         slack                                 11.596    

Slack (MET) :             11.617ns  (required time - arrival time)
  Source:                 uut/pstate_reg[0]_inv/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut/R2out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz rise@20.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        8.337ns  (logic 5.488ns (65.827%)  route 2.849ns (34.173%))
  Logic Levels:           5  (CARRY4=2 DSP48E1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 18.447 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         1.560    -0.952    uut/clk_out1
    SLICE_X51Y18         FDPE                                         r  uut/pstate_reg[0]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y18         FDPE (Prop_fdpe_C_Q)         0.456    -0.496 r  uut/pstate_reg[0]_inv/Q
                         net (fo=18, routed)          0.615     0.120    uut/nstate[0]
    SLICE_X51Y18         LUT2 (Prop_lut2_I1_O)        0.153     0.273 r  uut/mult1_i_1/O
                         net (fo=19, routed)          1.080     1.352    uut/mult1/U0/i_mult/gDSP.gDSP_only.iDSP/A[11]
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[17]_P[13])
                                                      4.044     5.396 r  uut/mult1/U0/i_mult/gDSP.gDSP_only.iDSP/multOp/P[13]
                         net (fo=2, routed)           1.154     6.550    uut/mult_soln[13]
    SLICE_X53Y17         LUT4 (Prop_lut4_I1_O)        0.124     6.674 r  uut/R2out[0]_i_8/O
                         net (fo=1, routed)           0.000     6.674    uut/R2out[0]_i_8_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.072 r  uut/R2out_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.072    uut/R2out_reg[0]_i_2_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.385 r  uut/R2out_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.385    uut/R2out_reg[4]_i_1_n_4
    SLICE_X53Y18         FDRE                                         r  uut/R2out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         1.442    18.447    uut/clk_out1
    SLICE_X53Y18         FDRE                                         r  uut/R2out_reg[7]/C
                         clock pessimism              0.578    19.024    
                         clock uncertainty           -0.084    18.941    
    SLICE_X53Y18         FDRE (Setup_fdre_C_D)        0.062    19.003    uut/R2out_reg[7]
  -------------------------------------------------------------------
                         required time                         19.003    
                         arrival time                          -7.385    
  -------------------------------------------------------------------
                         slack                                 11.617    

Slack (MET) :             11.691ns  (required time - arrival time)
  Source:                 uut/pstate_reg[0]_inv/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut/R2out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz rise@20.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        8.263ns  (logic 5.414ns (65.521%)  route 2.849ns (34.479%))
  Logic Levels:           5  (CARRY4=2 DSP48E1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 18.447 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         1.560    -0.952    uut/clk_out1
    SLICE_X51Y18         FDPE                                         r  uut/pstate_reg[0]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y18         FDPE (Prop_fdpe_C_Q)         0.456    -0.496 r  uut/pstate_reg[0]_inv/Q
                         net (fo=18, routed)          0.615     0.120    uut/nstate[0]
    SLICE_X51Y18         LUT2 (Prop_lut2_I1_O)        0.153     0.273 r  uut/mult1_i_1/O
                         net (fo=19, routed)          1.080     1.352    uut/mult1/U0/i_mult/gDSP.gDSP_only.iDSP/A[11]
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[17]_P[13])
                                                      4.044     5.396 r  uut/mult1/U0/i_mult/gDSP.gDSP_only.iDSP/multOp/P[13]
                         net (fo=2, routed)           1.154     6.550    uut/mult_soln[13]
    SLICE_X53Y17         LUT4 (Prop_lut4_I1_O)        0.124     6.674 r  uut/R2out[0]_i_8/O
                         net (fo=1, routed)           0.000     6.674    uut/R2out[0]_i_8_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.072 r  uut/R2out_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.072    uut/R2out_reg[0]_i_2_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.311 r  uut/R2out_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.311    uut/R2out_reg[4]_i_1_n_5
    SLICE_X53Y18         FDRE                                         r  uut/R2out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         1.442    18.447    uut/clk_out1
    SLICE_X53Y18         FDRE                                         r  uut/R2out_reg[6]/C
                         clock pessimism              0.578    19.024    
                         clock uncertainty           -0.084    18.941    
    SLICE_X53Y18         FDRE (Setup_fdre_C_D)        0.062    19.003    uut/R2out_reg[6]
  -------------------------------------------------------------------
                         required time                         19.003    
                         arrival time                          -7.311    
  -------------------------------------------------------------------
                         slack                                 11.691    

Slack (MET) :             11.707ns  (required time - arrival time)
  Source:                 uut/pstate_reg[0]_inv/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut/R2out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz rise@20.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        8.247ns  (logic 5.398ns (65.454%)  route 2.849ns (34.546%))
  Logic Levels:           5  (CARRY4=2 DSP48E1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 18.447 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         1.560    -0.952    uut/clk_out1
    SLICE_X51Y18         FDPE                                         r  uut/pstate_reg[0]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y18         FDPE (Prop_fdpe_C_Q)         0.456    -0.496 r  uut/pstate_reg[0]_inv/Q
                         net (fo=18, routed)          0.615     0.120    uut/nstate[0]
    SLICE_X51Y18         LUT2 (Prop_lut2_I1_O)        0.153     0.273 r  uut/mult1_i_1/O
                         net (fo=19, routed)          1.080     1.352    uut/mult1/U0/i_mult/gDSP.gDSP_only.iDSP/A[11]
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[17]_P[13])
                                                      4.044     5.396 r  uut/mult1/U0/i_mult/gDSP.gDSP_only.iDSP/multOp/P[13]
                         net (fo=2, routed)           1.154     6.550    uut/mult_soln[13]
    SLICE_X53Y17         LUT4 (Prop_lut4_I1_O)        0.124     6.674 r  uut/R2out[0]_i_8/O
                         net (fo=1, routed)           0.000     6.674    uut/R2out[0]_i_8_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.072 r  uut/R2out_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.072    uut/R2out_reg[0]_i_2_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.295 r  uut/R2out_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.295    uut/R2out_reg[4]_i_1_n_7
    SLICE_X53Y18         FDRE                                         r  uut/R2out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         1.442    18.447    uut/clk_out1
    SLICE_X53Y18         FDRE                                         r  uut/R2out_reg[4]/C
                         clock pessimism              0.578    19.024    
                         clock uncertainty           -0.084    18.941    
    SLICE_X53Y18         FDRE (Setup_fdre_C_D)        0.062    19.003    uut/R2out_reg[4]
  -------------------------------------------------------------------
                         required time                         19.003    
                         arrival time                          -7.295    
  -------------------------------------------------------------------
                         slack                                 11.707    

Slack (MET) :             11.896ns  (required time - arrival time)
  Source:                 uut/pstate_reg[0]_inv/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut/R2out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz rise@20.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        8.060ns  (logic 5.417ns (67.206%)  route 2.643ns (32.794%))
  Logic Levels:           4  (CARRY4=1 DSP48E1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 18.449 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         1.560    -0.952    uut/clk_out1
    SLICE_X51Y18         FDPE                                         r  uut/pstate_reg[0]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y18         FDPE (Prop_fdpe_C_Q)         0.456    -0.496 r  uut/pstate_reg[0]_inv/Q
                         net (fo=18, routed)          0.615     0.120    uut/nstate[0]
    SLICE_X51Y18         LUT2 (Prop_lut2_I1_O)        0.153     0.273 r  uut/mult1_i_1/O
                         net (fo=19, routed)          1.080     1.352    uut/mult1/U0/i_mult/gDSP.gDSP_only.iDSP/A[11]
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[17]_P[12])
                                                      4.044     5.396 r  uut/mult1/U0/i_mult/gDSP.gDSP_only.iDSP/multOp/P[12]
                         net (fo=2, routed)           0.948     6.345    uut/mult_soln[12]
    SLICE_X53Y17         LUT4 (Prop_lut4_I1_O)        0.124     6.469 r  uut/R2out[0]_i_9/O
                         net (fo=1, routed)           0.000     6.469    uut/R2out[0]_i_9_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     7.109 r  uut/R2out_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     7.109    uut/R2out_reg[0]_i_2_n_4
    SLICE_X53Y17         FDRE                                         r  uut/R2out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         1.444    18.449    uut/clk_out1
    SLICE_X53Y17         FDRE                                         r  uut/R2out_reg[3]/C
                         clock pessimism              0.578    19.026    
                         clock uncertainty           -0.084    18.943    
    SLICE_X53Y17         FDRE (Setup_fdre_C_D)        0.062    19.005    uut/R2out_reg[3]
  -------------------------------------------------------------------
                         required time                         19.005    
                         arrival time                          -7.109    
  -------------------------------------------------------------------
                         slack                                 11.896    

Slack (MET) :             11.956ns  (required time - arrival time)
  Source:                 uut/pstate_reg[0]_inv/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut/R2out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz rise@20.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        8.000ns  (logic 5.357ns (66.960%)  route 2.643ns (33.040%))
  Logic Levels:           4  (CARRY4=1 DSP48E1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 18.449 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         1.560    -0.952    uut/clk_out1
    SLICE_X51Y18         FDPE                                         r  uut/pstate_reg[0]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y18         FDPE (Prop_fdpe_C_Q)         0.456    -0.496 r  uut/pstate_reg[0]_inv/Q
                         net (fo=18, routed)          0.615     0.120    uut/nstate[0]
    SLICE_X51Y18         LUT2 (Prop_lut2_I1_O)        0.153     0.273 r  uut/mult1_i_1/O
                         net (fo=19, routed)          1.080     1.352    uut/mult1/U0/i_mult/gDSP.gDSP_only.iDSP/A[11]
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[17]_P[12])
                                                      4.044     5.396 r  uut/mult1/U0/i_mult/gDSP.gDSP_only.iDSP/multOp/P[12]
                         net (fo=2, routed)           0.948     6.345    uut/mult_soln[12]
    SLICE_X53Y17         LUT4 (Prop_lut4_I1_O)        0.124     6.469 r  uut/R2out[0]_i_9/O
                         net (fo=1, routed)           0.000     6.469    uut/R2out[0]_i_9_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     7.049 r  uut/R2out_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     7.049    uut/R2out_reg[0]_i_2_n_5
    SLICE_X53Y17         FDRE                                         r  uut/R2out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         1.444    18.449    uut/clk_out1
    SLICE_X53Y17         FDRE                                         r  uut/R2out_reg[2]/C
                         clock pessimism              0.578    19.026    
                         clock uncertainty           -0.084    18.943    
    SLICE_X53Y17         FDRE (Setup_fdre_C_D)        0.062    19.005    uut/R2out_reg[2]
  -------------------------------------------------------------------
                         required time                         19.005    
                         arrival time                          -7.049    
  -------------------------------------------------------------------
                         slack                                 11.956    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 lfsr0/dout_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lfsr0/dout_reg[13]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.189ns (63.138%)  route 0.110ns (36.862%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         0.562    -0.619    lfsr0/clk_out1
    SLICE_X53Y15         FDPE                                         r  lfsr0/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y15         FDPE (Prop_fdpe_C_Q)         0.141    -0.478 r  lfsr0/dout_reg[0]/Q
                         net (fo=5, routed)           0.110    -0.368    lfsr0/dout_reg[9]_0[0]
    SLICE_X52Y15         LUT2 (Prop_lut2_I0_O)        0.048    -0.320 r  lfsr0/dout[13]_i_1/O
                         net (fo=1, routed)           0.000    -0.320    lfsr0/dout_next[13]
    SLICE_X52Y15         FDPE                                         r  lfsr0/dout_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         0.831    -0.859    lfsr0/clk_out1
    SLICE_X52Y15         FDPE                                         r  lfsr0/dout_reg[13]/C
                         clock pessimism              0.252    -0.606    
                         clock uncertainty            0.084    -0.523    
    SLICE_X52Y15         FDPE (Hold_fdpe_C_D)         0.131    -0.392    lfsr0/dout_reg[13]
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 lfsr0/dout_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lfsr0/dout_reg[10]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.765%)  route 0.110ns (37.235%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         0.562    -0.619    lfsr0/clk_out1
    SLICE_X53Y15         FDPE                                         r  lfsr0/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y15         FDPE (Prop_fdpe_C_Q)         0.141    -0.478 r  lfsr0/dout_reg[0]/Q
                         net (fo=5, routed)           0.110    -0.368    lfsr0/dout_reg[9]_0[0]
    SLICE_X52Y15         LUT2 (Prop_lut2_I0_O)        0.045    -0.323 r  lfsr0/dout[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.323    lfsr0/dout_next[10]
    SLICE_X52Y15         FDPE                                         r  lfsr0/dout_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         0.831    -0.859    lfsr0/clk_out1
    SLICE_X52Y15         FDPE                                         r  lfsr0/dout_reg[10]/C
                         clock pessimism              0.252    -0.606    
                         clock uncertainty            0.084    -0.523    
    SLICE_X52Y15         FDPE (Hold_fdpe_C_D)         0.120    -0.403    lfsr0/dout_reg[10]
  -------------------------------------------------------------------
                         required time                          0.403    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 lfsr0/dout_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lfsr0/dout_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.929%)  route 0.114ns (38.071%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         0.562    -0.619    lfsr0/clk_out1
    SLICE_X53Y15         FDPE                                         r  lfsr0/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y15         FDPE (Prop_fdpe_C_Q)         0.141    -0.478 r  lfsr0/dout_reg[0]/Q
                         net (fo=5, routed)           0.114    -0.364    lfsr0/dout_reg[9]_0[0]
    SLICE_X52Y15         LUT2 (Prop_lut2_I0_O)        0.045    -0.319 r  lfsr0/dout[12]_i_1/O
                         net (fo=1, routed)           0.000    -0.319    lfsr0/dout_next[12]
    SLICE_X52Y15         FDCE                                         r  lfsr0/dout_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         0.831    -0.859    lfsr0/clk_out1
    SLICE_X52Y15         FDCE                                         r  lfsr0/dout_reg[12]/C
                         clock pessimism              0.252    -0.606    
                         clock uncertainty            0.084    -0.523    
    SLICE_X52Y15         FDCE (Hold_fdce_C_D)         0.121    -0.402    lfsr0/dout_reg[12]
  -------------------------------------------------------------------
                         required time                          0.402    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 lfsr0/dout_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lfsr0/dout_reg[11]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         0.562    -0.619    lfsr0/clk_out1
    SLICE_X52Y15         FDCE                                         r  lfsr0/dout_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y15         FDCE (Prop_fdce_C_Q)         0.164    -0.455 r  lfsr0/dout_reg[12]/Q
                         net (fo=1, routed)           0.056    -0.399    lfsr0/dout_reg_n_0_[12]
    SLICE_X52Y15         FDPE                                         r  lfsr0/dout_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         0.831    -0.859    lfsr0/clk_out1
    SLICE_X52Y15         FDPE                                         r  lfsr0/dout_reg[11]/C
                         clock pessimism              0.239    -0.619    
                         clock uncertainty            0.084    -0.536    
    SLICE_X52Y15         FDPE (Hold_fdpe_C_D)         0.053    -0.483    lfsr0/dout_reg[11]
  -------------------------------------------------------------------
                         required time                          0.483    
                         arrival time                          -0.399    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 swq1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            reset_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.148%)  route 0.129ns (47.852%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         0.562    -0.619    clk_50mhz
    SLICE_X48Y13         FDRE                                         r  swq1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  swq1_reg/Q
                         net (fo=2, routed)           0.129    -0.349    swq1
    SLICE_X50Y14         FDRE                                         r  reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         0.832    -0.858    clk_50mhz
    SLICE_X50Y14         FDRE                                         r  reset_reg/C
                         clock pessimism              0.274    -0.583    
                         clock uncertainty            0.084    -0.500    
    SLICE_X50Y14         FDRE (Hold_fdre_C_D)         0.059    -0.441    reset_reg
  -------------------------------------------------------------------
                         required time                          0.441    
                         arrival time                          -0.349    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 uut/R2out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            result_sum_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.256ns (76.340%)  route 0.079ns (23.660%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         0.559    -0.622    uut/clk_out1
    SLICE_X53Y18         FDRE                                         r  uut/R2out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y18         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  uut/R2out_reg[6]/Q
                         net (fo=3, routed)           0.079    -0.402    uut/in[4]
    SLICE_X52Y18         LUT2 (Prop_lut2_I0_O)        0.045    -0.357 r  uut/result_sum[4]_i_5/O
                         net (fo=1, routed)           0.000    -0.357    uut/result_sum[4]_i_5_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.287 r  uut/result_sum_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.287    uut_n_7
    SLICE_X52Y18         FDCE                                         r  result_sum_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         0.828    -0.862    clk_50mhz
    SLICE_X52Y18         FDCE                                         r  result_sum_reg[4]/C
                         clock pessimism              0.252    -0.609    
                         clock uncertainty            0.084    -0.526    
    SLICE_X52Y18         FDCE (Hold_fdce_C_D)         0.134    -0.392    result_sum_reg[4]
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 uut/R2out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            result_sum_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.256ns (76.340%)  route 0.079ns (23.660%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         0.558    -0.623    uut/clk_out1
    SLICE_X53Y19         FDRE                                         r  uut/R2out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  uut/R2out_reg[10]/Q
                         net (fo=3, routed)           0.079    -0.403    uut/in[8]
    SLICE_X52Y19         LUT2 (Prop_lut2_I0_O)        0.045    -0.358 r  uut/result_sum[8]_i_3/O
                         net (fo=1, routed)           0.000    -0.358    uut/result_sum[8]_i_3_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.288 r  uut/result_sum_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.288    uut_n_11
    SLICE_X52Y19         FDCE                                         r  result_sum_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         0.827    -0.863    clk_50mhz
    SLICE_X52Y19         FDCE                                         r  result_sum_reg[8]/C
                         clock pessimism              0.252    -0.610    
                         clock uncertainty            0.084    -0.527    
    SLICE_X52Y19         FDCE (Hold_fdce_C_D)         0.134    -0.393    result_sum_reg[8]
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 uut/R2out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            result_sum_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.256ns (76.340%)  route 0.079ns (23.660%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         0.560    -0.621    uut/clk_out1
    SLICE_X53Y17         FDRE                                         r  uut/R2out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  uut/R2out_reg[2]/Q
                         net (fo=3, routed)           0.079    -0.401    uut/in[0]
    SLICE_X52Y17         LUT2 (Prop_lut2_I0_O)        0.045    -0.356 r  uut/result_sum[0]_i_5/O
                         net (fo=1, routed)           0.000    -0.356    uut/result_sum[0]_i_5_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.286 r  uut/result_sum_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.286    uut_n_3
    SLICE_X52Y17         FDCE                                         r  result_sum_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         0.829    -0.861    clk_50mhz
    SLICE_X52Y17         FDCE                                         r  result_sum_reg[0]/C
                         clock pessimism              0.252    -0.608    
                         clock uncertainty            0.084    -0.525    
    SLICE_X52Y17         FDCE (Hold_fdce_C_D)         0.134    -0.391    result_sum_reg[0]
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                          -0.286    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 result_sum_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sevenseg0/dinq_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.880%)  route 0.110ns (40.120%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         0.557    -0.624    clk_50mhz
    SLICE_X52Y20         FDCE                                         r  result_sum_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y20         FDCE (Prop_fdce_C_Q)         0.164    -0.460 r  result_sum_reg[15]/Q
                         net (fo=2, routed)           0.110    -0.350    sevenseg0/out[15]
    SLICE_X51Y20         FDCE                                         r  sevenseg0/dinq_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         0.826    -0.864    sevenseg0/clk_out1
    SLICE_X51Y20         FDCE                                         r  sevenseg0/dinq_reg[15]/C
                         clock pessimism              0.253    -0.610    
                         clock uncertainty            0.084    -0.527    
    SLICE_X51Y20         FDCE (Hold_fdce_C_D)         0.070    -0.457    sevenseg0/dinq_reg[15]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.350    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 lfsr0/dout_reg[10]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lfsr0/dout_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         0.562    -0.619    lfsr0/clk_out1
    SLICE_X52Y15         FDPE                                         r  lfsr0/dout_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y15         FDPE (Prop_fdpe_C_Q)         0.164    -0.455 r  lfsr0/dout_reg[10]/Q
                         net (fo=1, routed)           0.116    -0.339    lfsr0/dout_reg_n_0_[10]
    SLICE_X53Y15         FDCE                                         r  lfsr0/dout_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         0.831    -0.859    lfsr0/clk_out1
    SLICE_X53Y15         FDCE                                         r  lfsr0/dout_reg[9]/C
                         clock pessimism              0.252    -0.606    
                         clock uncertainty            0.084    -0.523    
    SLICE_X53Y15         FDCE (Hold_fdce_C_D)         0.076    -0.447    lfsr0/dout_reg[9]
  -------------------------------------------------------------------
                         required time                          0.447    
                         arrival time                          -0.339    
  -------------------------------------------------------------------
                         slack                                  0.108    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz
  To Clock:  clk_out1_clk_wiz_1

Setup :            0  Failing Endpoints,  Worst Slack       11.481ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.072ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.481ns  (required time - arrival time)
  Source:                 uut/pstate_reg[0]_inv/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut/R2out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1 rise@20.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        8.472ns  (logic 5.623ns (66.372%)  route 2.849ns (33.628%))
  Logic Levels:           6  (CARRY4=3 DSP48E1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 18.446 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         1.560    -0.952    uut/clk_out1
    SLICE_X51Y18         FDPE                                         r  uut/pstate_reg[0]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y18         FDPE (Prop_fdpe_C_Q)         0.456    -0.496 r  uut/pstate_reg[0]_inv/Q
                         net (fo=18, routed)          0.615     0.120    uut/nstate[0]
    SLICE_X51Y18         LUT2 (Prop_lut2_I1_O)        0.153     0.273 r  uut/mult1_i_1/O
                         net (fo=19, routed)          1.080     1.352    uut/mult1/U0/i_mult/gDSP.gDSP_only.iDSP/A[11]
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[17]_P[13])
                                                      4.044     5.396 r  uut/mult1/U0/i_mult/gDSP.gDSP_only.iDSP/multOp/P[13]
                         net (fo=2, routed)           1.154     6.550    uut/mult_soln[13]
    SLICE_X53Y17         LUT4 (Prop_lut4_I1_O)        0.124     6.674 r  uut/R2out[0]_i_8/O
                         net (fo=1, routed)           0.000     6.674    uut/R2out[0]_i_8_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.072 r  uut/R2out_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.072    uut/R2out_reg[0]_i_2_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.186 r  uut/R2out_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.186    uut/R2out_reg[4]_i_1_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.520 r  uut/R2out_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.520    uut/R2out_reg[8]_i_1_n_6
    SLICE_X53Y19         FDRE                                         r  uut/R2out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         1.441    18.446    uut/clk_out1
    SLICE_X53Y19         FDRE                                         r  uut/R2out_reg[9]/C
                         clock pessimism              0.578    19.023    
                         clock uncertainty           -0.084    18.940    
    SLICE_X53Y19         FDRE (Setup_fdre_C_D)        0.062    19.002    uut/R2out_reg[9]
  -------------------------------------------------------------------
                         required time                         19.002    
                         arrival time                          -7.520    
  -------------------------------------------------------------------
                         slack                                 11.481    

Slack (MET) :             11.502ns  (required time - arrival time)
  Source:                 uut/pstate_reg[0]_inv/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut/R2out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1 rise@20.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        8.451ns  (logic 5.602ns (66.288%)  route 2.849ns (33.712%))
  Logic Levels:           6  (CARRY4=3 DSP48E1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 18.446 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         1.560    -0.952    uut/clk_out1
    SLICE_X51Y18         FDPE                                         r  uut/pstate_reg[0]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y18         FDPE (Prop_fdpe_C_Q)         0.456    -0.496 r  uut/pstate_reg[0]_inv/Q
                         net (fo=18, routed)          0.615     0.120    uut/nstate[0]
    SLICE_X51Y18         LUT2 (Prop_lut2_I1_O)        0.153     0.273 r  uut/mult1_i_1/O
                         net (fo=19, routed)          1.080     1.352    uut/mult1/U0/i_mult/gDSP.gDSP_only.iDSP/A[11]
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[17]_P[13])
                                                      4.044     5.396 r  uut/mult1/U0/i_mult/gDSP.gDSP_only.iDSP/multOp/P[13]
                         net (fo=2, routed)           1.154     6.550    uut/mult_soln[13]
    SLICE_X53Y17         LUT4 (Prop_lut4_I1_O)        0.124     6.674 r  uut/R2out[0]_i_8/O
                         net (fo=1, routed)           0.000     6.674    uut/R2out[0]_i_8_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.072 r  uut/R2out_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.072    uut/R2out_reg[0]_i_2_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.186 r  uut/R2out_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.186    uut/R2out_reg[4]_i_1_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.499 r  uut/R2out_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.499    uut/R2out_reg[8]_i_1_n_4
    SLICE_X53Y19         FDRE                                         r  uut/R2out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         1.441    18.446    uut/clk_out1
    SLICE_X53Y19         FDRE                                         r  uut/R2out_reg[11]/C
                         clock pessimism              0.578    19.023    
                         clock uncertainty           -0.084    18.940    
    SLICE_X53Y19         FDRE (Setup_fdre_C_D)        0.062    19.002    uut/R2out_reg[11]
  -------------------------------------------------------------------
                         required time                         19.002    
                         arrival time                          -7.499    
  -------------------------------------------------------------------
                         slack                                 11.502    

Slack (MET) :             11.576ns  (required time - arrival time)
  Source:                 uut/pstate_reg[0]_inv/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut/R2out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1 rise@20.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        8.377ns  (logic 5.528ns (65.990%)  route 2.849ns (34.010%))
  Logic Levels:           6  (CARRY4=3 DSP48E1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 18.446 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         1.560    -0.952    uut/clk_out1
    SLICE_X51Y18         FDPE                                         r  uut/pstate_reg[0]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y18         FDPE (Prop_fdpe_C_Q)         0.456    -0.496 r  uut/pstate_reg[0]_inv/Q
                         net (fo=18, routed)          0.615     0.120    uut/nstate[0]
    SLICE_X51Y18         LUT2 (Prop_lut2_I1_O)        0.153     0.273 r  uut/mult1_i_1/O
                         net (fo=19, routed)          1.080     1.352    uut/mult1/U0/i_mult/gDSP.gDSP_only.iDSP/A[11]
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[17]_P[13])
                                                      4.044     5.396 r  uut/mult1/U0/i_mult/gDSP.gDSP_only.iDSP/multOp/P[13]
                         net (fo=2, routed)           1.154     6.550    uut/mult_soln[13]
    SLICE_X53Y17         LUT4 (Prop_lut4_I1_O)        0.124     6.674 r  uut/R2out[0]_i_8/O
                         net (fo=1, routed)           0.000     6.674    uut/R2out[0]_i_8_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.072 r  uut/R2out_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.072    uut/R2out_reg[0]_i_2_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.186 r  uut/R2out_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.186    uut/R2out_reg[4]_i_1_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.425 r  uut/R2out_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.425    uut/R2out_reg[8]_i_1_n_5
    SLICE_X53Y19         FDRE                                         r  uut/R2out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         1.441    18.446    uut/clk_out1
    SLICE_X53Y19         FDRE                                         r  uut/R2out_reg[10]/C
                         clock pessimism              0.578    19.023    
                         clock uncertainty           -0.084    18.940    
    SLICE_X53Y19         FDRE (Setup_fdre_C_D)        0.062    19.002    uut/R2out_reg[10]
  -------------------------------------------------------------------
                         required time                         19.002    
                         arrival time                          -7.425    
  -------------------------------------------------------------------
                         slack                                 11.576    

Slack (MET) :             11.592ns  (required time - arrival time)
  Source:                 uut/pstate_reg[0]_inv/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut/R2out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1 rise@20.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        8.361ns  (logic 5.512ns (65.925%)  route 2.849ns (34.075%))
  Logic Levels:           6  (CARRY4=3 DSP48E1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 18.446 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         1.560    -0.952    uut/clk_out1
    SLICE_X51Y18         FDPE                                         r  uut/pstate_reg[0]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y18         FDPE (Prop_fdpe_C_Q)         0.456    -0.496 r  uut/pstate_reg[0]_inv/Q
                         net (fo=18, routed)          0.615     0.120    uut/nstate[0]
    SLICE_X51Y18         LUT2 (Prop_lut2_I1_O)        0.153     0.273 r  uut/mult1_i_1/O
                         net (fo=19, routed)          1.080     1.352    uut/mult1/U0/i_mult/gDSP.gDSP_only.iDSP/A[11]
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[17]_P[13])
                                                      4.044     5.396 r  uut/mult1/U0/i_mult/gDSP.gDSP_only.iDSP/multOp/P[13]
                         net (fo=2, routed)           1.154     6.550    uut/mult_soln[13]
    SLICE_X53Y17         LUT4 (Prop_lut4_I1_O)        0.124     6.674 r  uut/R2out[0]_i_8/O
                         net (fo=1, routed)           0.000     6.674    uut/R2out[0]_i_8_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.072 r  uut/R2out_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.072    uut/R2out_reg[0]_i_2_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.186 r  uut/R2out_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.186    uut/R2out_reg[4]_i_1_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.409 r  uut/R2out_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.409    uut/R2out_reg[8]_i_1_n_7
    SLICE_X53Y19         FDRE                                         r  uut/R2out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         1.441    18.446    uut/clk_out1
    SLICE_X53Y19         FDRE                                         r  uut/R2out_reg[8]/C
                         clock pessimism              0.578    19.023    
                         clock uncertainty           -0.084    18.940    
    SLICE_X53Y19         FDRE (Setup_fdre_C_D)        0.062    19.002    uut/R2out_reg[8]
  -------------------------------------------------------------------
                         required time                         19.002    
                         arrival time                          -7.409    
  -------------------------------------------------------------------
                         slack                                 11.592    

Slack (MET) :             11.596ns  (required time - arrival time)
  Source:                 uut/pstate_reg[0]_inv/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut/R2out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1 rise@20.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        8.358ns  (logic 5.509ns (65.913%)  route 2.849ns (34.087%))
  Logic Levels:           5  (CARRY4=2 DSP48E1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 18.447 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         1.560    -0.952    uut/clk_out1
    SLICE_X51Y18         FDPE                                         r  uut/pstate_reg[0]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y18         FDPE (Prop_fdpe_C_Q)         0.456    -0.496 r  uut/pstate_reg[0]_inv/Q
                         net (fo=18, routed)          0.615     0.120    uut/nstate[0]
    SLICE_X51Y18         LUT2 (Prop_lut2_I1_O)        0.153     0.273 r  uut/mult1_i_1/O
                         net (fo=19, routed)          1.080     1.352    uut/mult1/U0/i_mult/gDSP.gDSP_only.iDSP/A[11]
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[17]_P[13])
                                                      4.044     5.396 r  uut/mult1/U0/i_mult/gDSP.gDSP_only.iDSP/multOp/P[13]
                         net (fo=2, routed)           1.154     6.550    uut/mult_soln[13]
    SLICE_X53Y17         LUT4 (Prop_lut4_I1_O)        0.124     6.674 r  uut/R2out[0]_i_8/O
                         net (fo=1, routed)           0.000     6.674    uut/R2out[0]_i_8_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.072 r  uut/R2out_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.072    uut/R2out_reg[0]_i_2_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.406 r  uut/R2out_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.406    uut/R2out_reg[4]_i_1_n_6
    SLICE_X53Y18         FDRE                                         r  uut/R2out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         1.442    18.447    uut/clk_out1
    SLICE_X53Y18         FDRE                                         r  uut/R2out_reg[5]/C
                         clock pessimism              0.578    19.024    
                         clock uncertainty           -0.084    18.941    
    SLICE_X53Y18         FDRE (Setup_fdre_C_D)        0.062    19.003    uut/R2out_reg[5]
  -------------------------------------------------------------------
                         required time                         19.003    
                         arrival time                          -7.406    
  -------------------------------------------------------------------
                         slack                                 11.596    

Slack (MET) :             11.617ns  (required time - arrival time)
  Source:                 uut/pstate_reg[0]_inv/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut/R2out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1 rise@20.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        8.337ns  (logic 5.488ns (65.827%)  route 2.849ns (34.173%))
  Logic Levels:           5  (CARRY4=2 DSP48E1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 18.447 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         1.560    -0.952    uut/clk_out1
    SLICE_X51Y18         FDPE                                         r  uut/pstate_reg[0]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y18         FDPE (Prop_fdpe_C_Q)         0.456    -0.496 r  uut/pstate_reg[0]_inv/Q
                         net (fo=18, routed)          0.615     0.120    uut/nstate[0]
    SLICE_X51Y18         LUT2 (Prop_lut2_I1_O)        0.153     0.273 r  uut/mult1_i_1/O
                         net (fo=19, routed)          1.080     1.352    uut/mult1/U0/i_mult/gDSP.gDSP_only.iDSP/A[11]
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[17]_P[13])
                                                      4.044     5.396 r  uut/mult1/U0/i_mult/gDSP.gDSP_only.iDSP/multOp/P[13]
                         net (fo=2, routed)           1.154     6.550    uut/mult_soln[13]
    SLICE_X53Y17         LUT4 (Prop_lut4_I1_O)        0.124     6.674 r  uut/R2out[0]_i_8/O
                         net (fo=1, routed)           0.000     6.674    uut/R2out[0]_i_8_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.072 r  uut/R2out_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.072    uut/R2out_reg[0]_i_2_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.385 r  uut/R2out_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.385    uut/R2out_reg[4]_i_1_n_4
    SLICE_X53Y18         FDRE                                         r  uut/R2out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         1.442    18.447    uut/clk_out1
    SLICE_X53Y18         FDRE                                         r  uut/R2out_reg[7]/C
                         clock pessimism              0.578    19.024    
                         clock uncertainty           -0.084    18.941    
    SLICE_X53Y18         FDRE (Setup_fdre_C_D)        0.062    19.003    uut/R2out_reg[7]
  -------------------------------------------------------------------
                         required time                         19.003    
                         arrival time                          -7.385    
  -------------------------------------------------------------------
                         slack                                 11.617    

Slack (MET) :             11.691ns  (required time - arrival time)
  Source:                 uut/pstate_reg[0]_inv/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut/R2out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1 rise@20.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        8.263ns  (logic 5.414ns (65.521%)  route 2.849ns (34.479%))
  Logic Levels:           5  (CARRY4=2 DSP48E1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 18.447 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         1.560    -0.952    uut/clk_out1
    SLICE_X51Y18         FDPE                                         r  uut/pstate_reg[0]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y18         FDPE (Prop_fdpe_C_Q)         0.456    -0.496 r  uut/pstate_reg[0]_inv/Q
                         net (fo=18, routed)          0.615     0.120    uut/nstate[0]
    SLICE_X51Y18         LUT2 (Prop_lut2_I1_O)        0.153     0.273 r  uut/mult1_i_1/O
                         net (fo=19, routed)          1.080     1.352    uut/mult1/U0/i_mult/gDSP.gDSP_only.iDSP/A[11]
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[17]_P[13])
                                                      4.044     5.396 r  uut/mult1/U0/i_mult/gDSP.gDSP_only.iDSP/multOp/P[13]
                         net (fo=2, routed)           1.154     6.550    uut/mult_soln[13]
    SLICE_X53Y17         LUT4 (Prop_lut4_I1_O)        0.124     6.674 r  uut/R2out[0]_i_8/O
                         net (fo=1, routed)           0.000     6.674    uut/R2out[0]_i_8_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.072 r  uut/R2out_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.072    uut/R2out_reg[0]_i_2_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.311 r  uut/R2out_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.311    uut/R2out_reg[4]_i_1_n_5
    SLICE_X53Y18         FDRE                                         r  uut/R2out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         1.442    18.447    uut/clk_out1
    SLICE_X53Y18         FDRE                                         r  uut/R2out_reg[6]/C
                         clock pessimism              0.578    19.024    
                         clock uncertainty           -0.084    18.941    
    SLICE_X53Y18         FDRE (Setup_fdre_C_D)        0.062    19.003    uut/R2out_reg[6]
  -------------------------------------------------------------------
                         required time                         19.003    
                         arrival time                          -7.311    
  -------------------------------------------------------------------
                         slack                                 11.691    

Slack (MET) :             11.707ns  (required time - arrival time)
  Source:                 uut/pstate_reg[0]_inv/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut/R2out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1 rise@20.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        8.247ns  (logic 5.398ns (65.454%)  route 2.849ns (34.546%))
  Logic Levels:           5  (CARRY4=2 DSP48E1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 18.447 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         1.560    -0.952    uut/clk_out1
    SLICE_X51Y18         FDPE                                         r  uut/pstate_reg[0]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y18         FDPE (Prop_fdpe_C_Q)         0.456    -0.496 r  uut/pstate_reg[0]_inv/Q
                         net (fo=18, routed)          0.615     0.120    uut/nstate[0]
    SLICE_X51Y18         LUT2 (Prop_lut2_I1_O)        0.153     0.273 r  uut/mult1_i_1/O
                         net (fo=19, routed)          1.080     1.352    uut/mult1/U0/i_mult/gDSP.gDSP_only.iDSP/A[11]
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[17]_P[13])
                                                      4.044     5.396 r  uut/mult1/U0/i_mult/gDSP.gDSP_only.iDSP/multOp/P[13]
                         net (fo=2, routed)           1.154     6.550    uut/mult_soln[13]
    SLICE_X53Y17         LUT4 (Prop_lut4_I1_O)        0.124     6.674 r  uut/R2out[0]_i_8/O
                         net (fo=1, routed)           0.000     6.674    uut/R2out[0]_i_8_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.072 r  uut/R2out_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.072    uut/R2out_reg[0]_i_2_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.295 r  uut/R2out_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.295    uut/R2out_reg[4]_i_1_n_7
    SLICE_X53Y18         FDRE                                         r  uut/R2out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         1.442    18.447    uut/clk_out1
    SLICE_X53Y18         FDRE                                         r  uut/R2out_reg[4]/C
                         clock pessimism              0.578    19.024    
                         clock uncertainty           -0.084    18.941    
    SLICE_X53Y18         FDRE (Setup_fdre_C_D)        0.062    19.003    uut/R2out_reg[4]
  -------------------------------------------------------------------
                         required time                         19.003    
                         arrival time                          -7.295    
  -------------------------------------------------------------------
                         slack                                 11.707    

Slack (MET) :             11.896ns  (required time - arrival time)
  Source:                 uut/pstate_reg[0]_inv/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut/R2out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1 rise@20.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        8.060ns  (logic 5.417ns (67.206%)  route 2.643ns (32.794%))
  Logic Levels:           4  (CARRY4=1 DSP48E1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 18.449 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         1.560    -0.952    uut/clk_out1
    SLICE_X51Y18         FDPE                                         r  uut/pstate_reg[0]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y18         FDPE (Prop_fdpe_C_Q)         0.456    -0.496 r  uut/pstate_reg[0]_inv/Q
                         net (fo=18, routed)          0.615     0.120    uut/nstate[0]
    SLICE_X51Y18         LUT2 (Prop_lut2_I1_O)        0.153     0.273 r  uut/mult1_i_1/O
                         net (fo=19, routed)          1.080     1.352    uut/mult1/U0/i_mult/gDSP.gDSP_only.iDSP/A[11]
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[17]_P[12])
                                                      4.044     5.396 r  uut/mult1/U0/i_mult/gDSP.gDSP_only.iDSP/multOp/P[12]
                         net (fo=2, routed)           0.948     6.345    uut/mult_soln[12]
    SLICE_X53Y17         LUT4 (Prop_lut4_I1_O)        0.124     6.469 r  uut/R2out[0]_i_9/O
                         net (fo=1, routed)           0.000     6.469    uut/R2out[0]_i_9_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     7.109 r  uut/R2out_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     7.109    uut/R2out_reg[0]_i_2_n_4
    SLICE_X53Y17         FDRE                                         r  uut/R2out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         1.444    18.449    uut/clk_out1
    SLICE_X53Y17         FDRE                                         r  uut/R2out_reg[3]/C
                         clock pessimism              0.578    19.026    
                         clock uncertainty           -0.084    18.943    
    SLICE_X53Y17         FDRE (Setup_fdre_C_D)        0.062    19.005    uut/R2out_reg[3]
  -------------------------------------------------------------------
                         required time                         19.005    
                         arrival time                          -7.109    
  -------------------------------------------------------------------
                         slack                                 11.896    

Slack (MET) :             11.956ns  (required time - arrival time)
  Source:                 uut/pstate_reg[0]_inv/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut/R2out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1 rise@20.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        8.000ns  (logic 5.357ns (66.960%)  route 2.643ns (33.040%))
  Logic Levels:           4  (CARRY4=1 DSP48E1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 18.449 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         1.560    -0.952    uut/clk_out1
    SLICE_X51Y18         FDPE                                         r  uut/pstate_reg[0]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y18         FDPE (Prop_fdpe_C_Q)         0.456    -0.496 r  uut/pstate_reg[0]_inv/Q
                         net (fo=18, routed)          0.615     0.120    uut/nstate[0]
    SLICE_X51Y18         LUT2 (Prop_lut2_I1_O)        0.153     0.273 r  uut/mult1_i_1/O
                         net (fo=19, routed)          1.080     1.352    uut/mult1/U0/i_mult/gDSP.gDSP_only.iDSP/A[11]
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[17]_P[12])
                                                      4.044     5.396 r  uut/mult1/U0/i_mult/gDSP.gDSP_only.iDSP/multOp/P[12]
                         net (fo=2, routed)           0.948     6.345    uut/mult_soln[12]
    SLICE_X53Y17         LUT4 (Prop_lut4_I1_O)        0.124     6.469 r  uut/R2out[0]_i_9/O
                         net (fo=1, routed)           0.000     6.469    uut/R2out[0]_i_9_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     7.049 r  uut/R2out_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     7.049    uut/R2out_reg[0]_i_2_n_5
    SLICE_X53Y17         FDRE                                         r  uut/R2out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         1.444    18.449    uut/clk_out1
    SLICE_X53Y17         FDRE                                         r  uut/R2out_reg[2]/C
                         clock pessimism              0.578    19.026    
                         clock uncertainty           -0.084    18.943    
    SLICE_X53Y17         FDRE (Setup_fdre_C_D)        0.062    19.005    uut/R2out_reg[2]
  -------------------------------------------------------------------
                         required time                         19.005    
                         arrival time                          -7.049    
  -------------------------------------------------------------------
                         slack                                 11.956    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 lfsr0/dout_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lfsr0/dout_reg[13]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.189ns (63.138%)  route 0.110ns (36.862%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         0.562    -0.619    lfsr0/clk_out1
    SLICE_X53Y15         FDPE                                         r  lfsr0/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y15         FDPE (Prop_fdpe_C_Q)         0.141    -0.478 r  lfsr0/dout_reg[0]/Q
                         net (fo=5, routed)           0.110    -0.368    lfsr0/dout_reg[9]_0[0]
    SLICE_X52Y15         LUT2 (Prop_lut2_I0_O)        0.048    -0.320 r  lfsr0/dout[13]_i_1/O
                         net (fo=1, routed)           0.000    -0.320    lfsr0/dout_next[13]
    SLICE_X52Y15         FDPE                                         r  lfsr0/dout_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         0.831    -0.859    lfsr0/clk_out1
    SLICE_X52Y15         FDPE                                         r  lfsr0/dout_reg[13]/C
                         clock pessimism              0.252    -0.606    
                         clock uncertainty            0.084    -0.523    
    SLICE_X52Y15         FDPE (Hold_fdpe_C_D)         0.131    -0.392    lfsr0/dout_reg[13]
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 lfsr0/dout_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lfsr0/dout_reg[10]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.765%)  route 0.110ns (37.235%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         0.562    -0.619    lfsr0/clk_out1
    SLICE_X53Y15         FDPE                                         r  lfsr0/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y15         FDPE (Prop_fdpe_C_Q)         0.141    -0.478 r  lfsr0/dout_reg[0]/Q
                         net (fo=5, routed)           0.110    -0.368    lfsr0/dout_reg[9]_0[0]
    SLICE_X52Y15         LUT2 (Prop_lut2_I0_O)        0.045    -0.323 r  lfsr0/dout[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.323    lfsr0/dout_next[10]
    SLICE_X52Y15         FDPE                                         r  lfsr0/dout_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         0.831    -0.859    lfsr0/clk_out1
    SLICE_X52Y15         FDPE                                         r  lfsr0/dout_reg[10]/C
                         clock pessimism              0.252    -0.606    
                         clock uncertainty            0.084    -0.523    
    SLICE_X52Y15         FDPE (Hold_fdpe_C_D)         0.120    -0.403    lfsr0/dout_reg[10]
  -------------------------------------------------------------------
                         required time                          0.403    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 lfsr0/dout_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lfsr0/dout_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.929%)  route 0.114ns (38.071%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         0.562    -0.619    lfsr0/clk_out1
    SLICE_X53Y15         FDPE                                         r  lfsr0/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y15         FDPE (Prop_fdpe_C_Q)         0.141    -0.478 r  lfsr0/dout_reg[0]/Q
                         net (fo=5, routed)           0.114    -0.364    lfsr0/dout_reg[9]_0[0]
    SLICE_X52Y15         LUT2 (Prop_lut2_I0_O)        0.045    -0.319 r  lfsr0/dout[12]_i_1/O
                         net (fo=1, routed)           0.000    -0.319    lfsr0/dout_next[12]
    SLICE_X52Y15         FDCE                                         r  lfsr0/dout_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         0.831    -0.859    lfsr0/clk_out1
    SLICE_X52Y15         FDCE                                         r  lfsr0/dout_reg[12]/C
                         clock pessimism              0.252    -0.606    
                         clock uncertainty            0.084    -0.523    
    SLICE_X52Y15         FDCE (Hold_fdce_C_D)         0.121    -0.402    lfsr0/dout_reg[12]
  -------------------------------------------------------------------
                         required time                          0.402    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 lfsr0/dout_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lfsr0/dout_reg[11]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         0.562    -0.619    lfsr0/clk_out1
    SLICE_X52Y15         FDCE                                         r  lfsr0/dout_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y15         FDCE (Prop_fdce_C_Q)         0.164    -0.455 r  lfsr0/dout_reg[12]/Q
                         net (fo=1, routed)           0.056    -0.399    lfsr0/dout_reg_n_0_[12]
    SLICE_X52Y15         FDPE                                         r  lfsr0/dout_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         0.831    -0.859    lfsr0/clk_out1
    SLICE_X52Y15         FDPE                                         r  lfsr0/dout_reg[11]/C
                         clock pessimism              0.239    -0.619    
                         clock uncertainty            0.084    -0.536    
    SLICE_X52Y15         FDPE (Hold_fdpe_C_D)         0.053    -0.483    lfsr0/dout_reg[11]
  -------------------------------------------------------------------
                         required time                          0.483    
                         arrival time                          -0.399    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 swq1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            reset_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.148%)  route 0.129ns (47.852%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         0.562    -0.619    clk_50mhz
    SLICE_X48Y13         FDRE                                         r  swq1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  swq1_reg/Q
                         net (fo=2, routed)           0.129    -0.349    swq1
    SLICE_X50Y14         FDRE                                         r  reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         0.832    -0.858    clk_50mhz
    SLICE_X50Y14         FDRE                                         r  reset_reg/C
                         clock pessimism              0.274    -0.583    
                         clock uncertainty            0.084    -0.500    
    SLICE_X50Y14         FDRE (Hold_fdre_C_D)         0.059    -0.441    reset_reg
  -------------------------------------------------------------------
                         required time                          0.441    
                         arrival time                          -0.349    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 uut/R2out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            result_sum_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.256ns (76.340%)  route 0.079ns (23.660%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         0.559    -0.622    uut/clk_out1
    SLICE_X53Y18         FDRE                                         r  uut/R2out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y18         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  uut/R2out_reg[6]/Q
                         net (fo=3, routed)           0.079    -0.402    uut/in[4]
    SLICE_X52Y18         LUT2 (Prop_lut2_I0_O)        0.045    -0.357 r  uut/result_sum[4]_i_5/O
                         net (fo=1, routed)           0.000    -0.357    uut/result_sum[4]_i_5_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.287 r  uut/result_sum_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.287    uut_n_7
    SLICE_X52Y18         FDCE                                         r  result_sum_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         0.828    -0.862    clk_50mhz
    SLICE_X52Y18         FDCE                                         r  result_sum_reg[4]/C
                         clock pessimism              0.252    -0.609    
                         clock uncertainty            0.084    -0.526    
    SLICE_X52Y18         FDCE (Hold_fdce_C_D)         0.134    -0.392    result_sum_reg[4]
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 uut/R2out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            result_sum_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.256ns (76.340%)  route 0.079ns (23.660%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         0.558    -0.623    uut/clk_out1
    SLICE_X53Y19         FDRE                                         r  uut/R2out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  uut/R2out_reg[10]/Q
                         net (fo=3, routed)           0.079    -0.403    uut/in[8]
    SLICE_X52Y19         LUT2 (Prop_lut2_I0_O)        0.045    -0.358 r  uut/result_sum[8]_i_3/O
                         net (fo=1, routed)           0.000    -0.358    uut/result_sum[8]_i_3_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.288 r  uut/result_sum_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.288    uut_n_11
    SLICE_X52Y19         FDCE                                         r  result_sum_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         0.827    -0.863    clk_50mhz
    SLICE_X52Y19         FDCE                                         r  result_sum_reg[8]/C
                         clock pessimism              0.252    -0.610    
                         clock uncertainty            0.084    -0.527    
    SLICE_X52Y19         FDCE (Hold_fdce_C_D)         0.134    -0.393    result_sum_reg[8]
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 uut/R2out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            result_sum_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.256ns (76.340%)  route 0.079ns (23.660%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         0.560    -0.621    uut/clk_out1
    SLICE_X53Y17         FDRE                                         r  uut/R2out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  uut/R2out_reg[2]/Q
                         net (fo=3, routed)           0.079    -0.401    uut/in[0]
    SLICE_X52Y17         LUT2 (Prop_lut2_I0_O)        0.045    -0.356 r  uut/result_sum[0]_i_5/O
                         net (fo=1, routed)           0.000    -0.356    uut/result_sum[0]_i_5_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.286 r  uut/result_sum_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.286    uut_n_3
    SLICE_X52Y17         FDCE                                         r  result_sum_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         0.829    -0.861    clk_50mhz
    SLICE_X52Y17         FDCE                                         r  result_sum_reg[0]/C
                         clock pessimism              0.252    -0.608    
                         clock uncertainty            0.084    -0.525    
    SLICE_X52Y17         FDCE (Hold_fdce_C_D)         0.134    -0.391    result_sum_reg[0]
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                          -0.286    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 result_sum_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sevenseg0/dinq_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.880%)  route 0.110ns (40.120%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         0.557    -0.624    clk_50mhz
    SLICE_X52Y20         FDCE                                         r  result_sum_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y20         FDCE (Prop_fdce_C_Q)         0.164    -0.460 r  result_sum_reg[15]/Q
                         net (fo=2, routed)           0.110    -0.350    sevenseg0/out[15]
    SLICE_X51Y20         FDCE                                         r  sevenseg0/dinq_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         0.826    -0.864    sevenseg0/clk_out1
    SLICE_X51Y20         FDCE                                         r  sevenseg0/dinq_reg[15]/C
                         clock pessimism              0.253    -0.610    
                         clock uncertainty            0.084    -0.527    
    SLICE_X51Y20         FDCE (Hold_fdce_C_D)         0.070    -0.457    sevenseg0/dinq_reg[15]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.350    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 lfsr0/dout_reg[10]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lfsr0/dout_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         0.562    -0.619    lfsr0/clk_out1
    SLICE_X52Y15         FDPE                                         r  lfsr0/dout_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y15         FDPE (Prop_fdpe_C_Q)         0.164    -0.455 r  lfsr0/dout_reg[10]/Q
                         net (fo=1, routed)           0.116    -0.339    lfsr0/dout_reg_n_0_[10]
    SLICE_X53Y15         FDCE                                         r  lfsr0/dout_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         0.831    -0.859    lfsr0/clk_out1
    SLICE_X53Y15         FDCE                                         r  lfsr0/dout_reg[9]/C
                         clock pessimism              0.252    -0.606    
                         clock uncertainty            0.084    -0.523    
    SLICE_X53Y15         FDCE (Hold_fdce_C_D)         0.076    -0.447    lfsr0/dout_reg[9]
  -------------------------------------------------------------------
                         required time                          0.447    
                         arrival time                          -0.339    
  -------------------------------------------------------------------
                         slack                                  0.108    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz
  To Clock:  clk_out1_clk_wiz

Setup :            0  Failing Endpoints,  Worst Slack       16.929ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.458ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.929ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vector_count_reg[12]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz rise@20.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        2.538ns  (logic 0.518ns (20.410%)  route 2.020ns (79.590%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 18.447 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         1.566    -0.946    clk_50mhz
    SLICE_X50Y14         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y14         FDRE (Prop_fdre_C_Q)         0.518    -0.428 f  reset_reg/Q
                         net (fo=74, routed)          2.020     1.592    LED_OBUF[0]
    SLICE_X57Y20         FDCE                                         f  vector_count_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         1.442    18.447    clk_50mhz
    SLICE_X57Y20         FDCE                                         r  vector_count_reg[12]/C
                         clock pessimism              0.564    19.010    
                         clock uncertainty           -0.084    18.927    
    SLICE_X57Y20         FDCE (Recov_fdce_C_CLR)     -0.405    18.522    vector_count_reg[12]
  -------------------------------------------------------------------
                         required time                         18.522    
                         arrival time                          -1.592    
  -------------------------------------------------------------------
                         slack                                 16.929    

Slack (MET) :             16.929ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vector_count_reg[13]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz rise@20.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        2.538ns  (logic 0.518ns (20.410%)  route 2.020ns (79.590%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 18.447 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         1.566    -0.946    clk_50mhz
    SLICE_X50Y14         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y14         FDRE (Prop_fdre_C_Q)         0.518    -0.428 f  reset_reg/Q
                         net (fo=74, routed)          2.020     1.592    LED_OBUF[0]
    SLICE_X57Y20         FDCE                                         f  vector_count_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         1.442    18.447    clk_50mhz
    SLICE_X57Y20         FDCE                                         r  vector_count_reg[13]/C
                         clock pessimism              0.564    19.010    
                         clock uncertainty           -0.084    18.927    
    SLICE_X57Y20         FDCE (Recov_fdce_C_CLR)     -0.405    18.522    vector_count_reg[13]
  -------------------------------------------------------------------
                         required time                         18.522    
                         arrival time                          -1.592    
  -------------------------------------------------------------------
                         slack                                 16.929    

Slack (MET) :             16.929ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vector_count_reg[14]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz rise@20.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        2.538ns  (logic 0.518ns (20.410%)  route 2.020ns (79.590%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 18.447 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         1.566    -0.946    clk_50mhz
    SLICE_X50Y14         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y14         FDRE (Prop_fdre_C_Q)         0.518    -0.428 f  reset_reg/Q
                         net (fo=74, routed)          2.020     1.592    LED_OBUF[0]
    SLICE_X57Y20         FDCE                                         f  vector_count_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         1.442    18.447    clk_50mhz
    SLICE_X57Y20         FDCE                                         r  vector_count_reg[14]/C
                         clock pessimism              0.564    19.010    
                         clock uncertainty           -0.084    18.927    
    SLICE_X57Y20         FDCE (Recov_fdce_C_CLR)     -0.405    18.522    vector_count_reg[14]
  -------------------------------------------------------------------
                         required time                         18.522    
                         arrival time                          -1.592    
  -------------------------------------------------------------------
                         slack                                 16.929    

Slack (MET) :             16.929ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vector_count_reg[15]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz rise@20.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        2.538ns  (logic 0.518ns (20.410%)  route 2.020ns (79.590%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 18.447 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         1.566    -0.946    clk_50mhz
    SLICE_X50Y14         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y14         FDRE (Prop_fdre_C_Q)         0.518    -0.428 f  reset_reg/Q
                         net (fo=74, routed)          2.020     1.592    LED_OBUF[0]
    SLICE_X57Y20         FDCE                                         f  vector_count_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         1.442    18.447    clk_50mhz
    SLICE_X57Y20         FDCE                                         r  vector_count_reg[15]/C
                         clock pessimism              0.564    19.010    
                         clock uncertainty           -0.084    18.927    
    SLICE_X57Y20         FDCE (Recov_fdce_C_CLR)     -0.405    18.522    vector_count_reg[15]
  -------------------------------------------------------------------
                         required time                         18.522    
                         arrival time                          -1.592    
  -------------------------------------------------------------------
                         slack                                 16.929    

Slack (MET) :             16.932ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vector_count_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz rise@20.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        2.538ns  (logic 0.518ns (20.408%)  route 2.020ns (79.592%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 18.450 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         1.566    -0.946    clk_50mhz
    SLICE_X50Y14         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y14         FDRE (Prop_fdre_C_Q)         0.518    -0.428 f  reset_reg/Q
                         net (fo=74, routed)          2.020     1.593    LED_OBUF[0]
    SLICE_X57Y17         FDCE                                         f  vector_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         1.445    18.450    clk_50mhz
    SLICE_X57Y17         FDCE                                         r  vector_count_reg[0]/C
                         clock pessimism              0.564    19.013    
                         clock uncertainty           -0.084    18.930    
    SLICE_X57Y17         FDCE (Recov_fdce_C_CLR)     -0.405    18.525    vector_count_reg[0]
  -------------------------------------------------------------------
                         required time                         18.525    
                         arrival time                          -1.593    
  -------------------------------------------------------------------
                         slack                                 16.932    

Slack (MET) :             16.932ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vector_count_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz rise@20.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        2.538ns  (logic 0.518ns (20.408%)  route 2.020ns (79.592%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 18.450 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         1.566    -0.946    clk_50mhz
    SLICE_X50Y14         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y14         FDRE (Prop_fdre_C_Q)         0.518    -0.428 f  reset_reg/Q
                         net (fo=74, routed)          2.020     1.593    LED_OBUF[0]
    SLICE_X57Y17         FDCE                                         f  vector_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         1.445    18.450    clk_50mhz
    SLICE_X57Y17         FDCE                                         r  vector_count_reg[1]/C
                         clock pessimism              0.564    19.013    
                         clock uncertainty           -0.084    18.930    
    SLICE_X57Y17         FDCE (Recov_fdce_C_CLR)     -0.405    18.525    vector_count_reg[1]
  -------------------------------------------------------------------
                         required time                         18.525    
                         arrival time                          -1.593    
  -------------------------------------------------------------------
                         slack                                 16.932    

Slack (MET) :             16.932ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vector_count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz rise@20.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        2.538ns  (logic 0.518ns (20.408%)  route 2.020ns (79.592%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 18.450 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         1.566    -0.946    clk_50mhz
    SLICE_X50Y14         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y14         FDRE (Prop_fdre_C_Q)         0.518    -0.428 f  reset_reg/Q
                         net (fo=74, routed)          2.020     1.593    LED_OBUF[0]
    SLICE_X57Y17         FDCE                                         f  vector_count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         1.445    18.450    clk_50mhz
    SLICE_X57Y17         FDCE                                         r  vector_count_reg[2]/C
                         clock pessimism              0.564    19.013    
                         clock uncertainty           -0.084    18.930    
    SLICE_X57Y17         FDCE (Recov_fdce_C_CLR)     -0.405    18.525    vector_count_reg[2]
  -------------------------------------------------------------------
                         required time                         18.525    
                         arrival time                          -1.593    
  -------------------------------------------------------------------
                         slack                                 16.932    

Slack (MET) :             16.932ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vector_count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz rise@20.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        2.538ns  (logic 0.518ns (20.408%)  route 2.020ns (79.592%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 18.450 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         1.566    -0.946    clk_50mhz
    SLICE_X50Y14         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y14         FDRE (Prop_fdre_C_Q)         0.518    -0.428 f  reset_reg/Q
                         net (fo=74, routed)          2.020     1.593    LED_OBUF[0]
    SLICE_X57Y17         FDCE                                         f  vector_count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         1.445    18.450    clk_50mhz
    SLICE_X57Y17         FDCE                                         r  vector_count_reg[3]/C
                         clock pessimism              0.564    19.013    
                         clock uncertainty           -0.084    18.930    
    SLICE_X57Y17         FDCE (Recov_fdce_C_CLR)     -0.405    18.525    vector_count_reg[3]
  -------------------------------------------------------------------
                         required time                         18.525    
                         arrival time                          -1.593    
  -------------------------------------------------------------------
                         slack                                 16.932    

Slack (MET) :             17.018ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sevenseg0/dpq_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz rise@20.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        2.538ns  (logic 0.518ns (20.408%)  route 2.020ns (79.592%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 18.450 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         1.566    -0.946    clk_50mhz
    SLICE_X50Y14         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y14         FDRE (Prop_fdre_C_Q)         0.518    -0.428 f  reset_reg/Q
                         net (fo=74, routed)          2.020     1.593    sevenseg0/LED_OBUF[0]
    SLICE_X56Y17         FDCE                                         f  sevenseg0/dpq_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         1.445    18.450    sevenseg0/clk_out1
    SLICE_X56Y17         FDCE                                         r  sevenseg0/dpq_reg[3]/C
                         clock pessimism              0.564    19.013    
                         clock uncertainty           -0.084    18.930    
    SLICE_X56Y17         FDCE (Recov_fdce_C_CLR)     -0.319    18.611    sevenseg0/dpq_reg[3]
  -------------------------------------------------------------------
                         required time                         18.611    
                         arrival time                          -1.593    
  -------------------------------------------------------------------
                         slack                                 17.018    

Slack (MET) :             17.068ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vector_count_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz rise@20.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        2.400ns  (logic 0.518ns (21.587%)  route 1.882ns (78.413%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 18.447 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         1.566    -0.946    clk_50mhz
    SLICE_X50Y14         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y14         FDRE (Prop_fdre_C_Q)         0.518    -0.428 f  reset_reg/Q
                         net (fo=74, routed)          1.882     1.454    LED_OBUF[0]
    SLICE_X57Y19         FDCE                                         f  vector_count_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         1.442    18.447    clk_50mhz
    SLICE_X57Y19         FDCE                                         r  vector_count_reg[10]/C
                         clock pessimism              0.564    19.010    
                         clock uncertainty           -0.084    18.927    
    SLICE_X57Y19         FDCE (Recov_fdce_C_CLR)     -0.405    18.522    vector_count_reg[10]
  -------------------------------------------------------------------
                         required time                         18.522    
                         arrival time                          -1.454    
  -------------------------------------------------------------------
                         slack                                 17.068    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.458ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lfsr0/dout_reg[12]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.164ns (40.448%)  route 0.241ns (59.552%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         0.562    -0.619    clk_50mhz
    SLICE_X50Y14         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y14         FDRE (Prop_fdre_C_Q)         0.164    -0.455 f  reset_reg/Q
                         net (fo=74, routed)          0.241    -0.214    lfsr0/LED_OBUF[0]
    SLICE_X52Y15         FDCE                                         f  lfsr0/dout_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         0.831    -0.859    lfsr0/clk_out1
    SLICE_X52Y15         FDCE                                         r  lfsr0/dout_reg[12]/C
                         clock pessimism              0.253    -0.605    
    SLICE_X52Y15         FDCE (Remov_fdce_C_CLR)     -0.067    -0.672    lfsr0/dout_reg[12]
  -------------------------------------------------------------------
                         required time                          0.672    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.458    

Slack (MET) :             0.458ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lfsr0/dout_reg[14]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.164ns (40.448%)  route 0.241ns (59.552%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         0.562    -0.619    clk_50mhz
    SLICE_X50Y14         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y14         FDRE (Prop_fdre_C_Q)         0.164    -0.455 f  reset_reg/Q
                         net (fo=74, routed)          0.241    -0.214    lfsr0/LED_OBUF[0]
    SLICE_X52Y15         FDCE                                         f  lfsr0/dout_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         0.831    -0.859    lfsr0/clk_out1
    SLICE_X52Y15         FDCE                                         r  lfsr0/dout_reg[14]/C
                         clock pessimism              0.253    -0.605    
    SLICE_X52Y15         FDCE (Remov_fdce_C_CLR)     -0.067    -0.672    lfsr0/dout_reg[14]
  -------------------------------------------------------------------
                         required time                          0.672    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.458    

Slack (MET) :             0.462ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lfsr0/dout_reg[10]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.164ns (40.448%)  route 0.241ns (59.552%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         0.562    -0.619    clk_50mhz
    SLICE_X50Y14         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y14         FDRE (Prop_fdre_C_Q)         0.164    -0.455 f  reset_reg/Q
                         net (fo=74, routed)          0.241    -0.214    lfsr0/LED_OBUF[0]
    SLICE_X52Y15         FDPE                                         f  lfsr0/dout_reg[10]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         0.831    -0.859    lfsr0/clk_out1
    SLICE_X52Y15         FDPE                                         r  lfsr0/dout_reg[10]/C
                         clock pessimism              0.253    -0.605    
    SLICE_X52Y15         FDPE (Remov_fdpe_C_PRE)     -0.071    -0.676    lfsr0/dout_reg[10]
  -------------------------------------------------------------------
                         required time                          0.676    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.462    

Slack (MET) :             0.462ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lfsr0/dout_reg[11]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.164ns (40.448%)  route 0.241ns (59.552%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         0.562    -0.619    clk_50mhz
    SLICE_X50Y14         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y14         FDRE (Prop_fdre_C_Q)         0.164    -0.455 f  reset_reg/Q
                         net (fo=74, routed)          0.241    -0.214    lfsr0/LED_OBUF[0]
    SLICE_X52Y15         FDPE                                         f  lfsr0/dout_reg[11]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         0.831    -0.859    lfsr0/clk_out1
    SLICE_X52Y15         FDPE                                         r  lfsr0/dout_reg[11]/C
                         clock pessimism              0.253    -0.605    
    SLICE_X52Y15         FDPE (Remov_fdpe_C_PRE)     -0.071    -0.676    lfsr0/dout_reg[11]
  -------------------------------------------------------------------
                         required time                          0.676    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.462    

Slack (MET) :             0.462ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lfsr0/dout_reg[13]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.164ns (40.448%)  route 0.241ns (59.552%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         0.562    -0.619    clk_50mhz
    SLICE_X50Y14         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y14         FDRE (Prop_fdre_C_Q)         0.164    -0.455 f  reset_reg/Q
                         net (fo=74, routed)          0.241    -0.214    lfsr0/LED_OBUF[0]
    SLICE_X52Y15         FDPE                                         f  lfsr0/dout_reg[13]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         0.831    -0.859    lfsr0/clk_out1
    SLICE_X52Y15         FDPE                                         r  lfsr0/dout_reg[13]/C
                         clock pessimism              0.253    -0.605    
    SLICE_X52Y15         FDPE (Remov_fdpe_C_PRE)     -0.071    -0.676    lfsr0/dout_reg[13]
  -------------------------------------------------------------------
                         required time                          0.676    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.462    

Slack (MET) :             0.462ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lfsr0/dout_reg[15]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.164ns (40.448%)  route 0.241ns (59.552%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         0.562    -0.619    clk_50mhz
    SLICE_X50Y14         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y14         FDRE (Prop_fdre_C_Q)         0.164    -0.455 f  reset_reg/Q
                         net (fo=74, routed)          0.241    -0.214    lfsr0/LED_OBUF[0]
    SLICE_X52Y15         FDPE                                         f  lfsr0/dout_reg[15]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         0.831    -0.859    lfsr0/clk_out1
    SLICE_X52Y15         FDPE                                         r  lfsr0/dout_reg[15]/C
                         clock pessimism              0.253    -0.605    
    SLICE_X52Y15         FDPE (Remov_fdpe_C_PRE)     -0.071    -0.676    lfsr0/dout_reg[15]
  -------------------------------------------------------------------
                         required time                          0.676    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.462    

Slack (MET) :             0.483ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lfsr0/dout_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.164ns (40.448%)  route 0.241ns (59.552%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         0.562    -0.619    clk_50mhz
    SLICE_X50Y14         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y14         FDRE (Prop_fdre_C_Q)         0.164    -0.455 f  reset_reg/Q
                         net (fo=74, routed)          0.241    -0.214    lfsr0/LED_OBUF[0]
    SLICE_X53Y15         FDCE                                         f  lfsr0/dout_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         0.831    -0.859    lfsr0/clk_out1
    SLICE_X53Y15         FDCE                                         r  lfsr0/dout_reg[1]/C
                         clock pessimism              0.253    -0.605    
    SLICE_X53Y15         FDCE (Remov_fdce_C_CLR)     -0.092    -0.697    lfsr0/dout_reg[1]
  -------------------------------------------------------------------
                         required time                          0.697    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.483    

Slack (MET) :             0.483ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lfsr0/dout_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.164ns (40.448%)  route 0.241ns (59.552%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         0.562    -0.619    clk_50mhz
    SLICE_X50Y14         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y14         FDRE (Prop_fdre_C_Q)         0.164    -0.455 f  reset_reg/Q
                         net (fo=74, routed)          0.241    -0.214    lfsr0/LED_OBUF[0]
    SLICE_X53Y15         FDCE                                         f  lfsr0/dout_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         0.831    -0.859    lfsr0/clk_out1
    SLICE_X53Y15         FDCE                                         r  lfsr0/dout_reg[2]/C
                         clock pessimism              0.253    -0.605    
    SLICE_X53Y15         FDCE (Remov_fdce_C_CLR)     -0.092    -0.697    lfsr0/dout_reg[2]
  -------------------------------------------------------------------
                         required time                          0.697    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.483    

Slack (MET) :             0.483ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lfsr0/dout_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.164ns (40.448%)  route 0.241ns (59.552%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         0.562    -0.619    clk_50mhz
    SLICE_X50Y14         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y14         FDRE (Prop_fdre_C_Q)         0.164    -0.455 f  reset_reg/Q
                         net (fo=74, routed)          0.241    -0.214    lfsr0/LED_OBUF[0]
    SLICE_X53Y15         FDCE                                         f  lfsr0/dout_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         0.831    -0.859    lfsr0/clk_out1
    SLICE_X53Y15         FDCE                                         r  lfsr0/dout_reg[3]/C
                         clock pessimism              0.253    -0.605    
    SLICE_X53Y15         FDCE (Remov_fdce_C_CLR)     -0.092    -0.697    lfsr0/dout_reg[3]
  -------------------------------------------------------------------
                         required time                          0.697    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.483    

Slack (MET) :             0.483ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lfsr0/dout_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.164ns (40.448%)  route 0.241ns (59.552%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         0.562    -0.619    clk_50mhz
    SLICE_X50Y14         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y14         FDRE (Prop_fdre_C_Q)         0.164    -0.455 f  reset_reg/Q
                         net (fo=74, routed)          0.241    -0.214    lfsr0/LED_OBUF[0]
    SLICE_X53Y15         FDCE                                         f  lfsr0/dout_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         0.831    -0.859    lfsr0/clk_out1
    SLICE_X53Y15         FDCE                                         r  lfsr0/dout_reg[4]/C
                         clock pessimism              0.253    -0.605    
    SLICE_X53Y15         FDCE (Remov_fdce_C_CLR)     -0.092    -0.697    lfsr0/dout_reg[4]
  -------------------------------------------------------------------
                         required time                          0.697    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.483    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_1
  To Clock:  clk_out1_clk_wiz

Setup :            0  Failing Endpoints,  Worst Slack       16.929ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.375ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.929ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vector_count_reg[12]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz rise@20.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        2.538ns  (logic 0.518ns (20.410%)  route 2.020ns (79.590%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 18.447 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         1.566    -0.946    clk_50mhz
    SLICE_X50Y14         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y14         FDRE (Prop_fdre_C_Q)         0.518    -0.428 f  reset_reg/Q
                         net (fo=74, routed)          2.020     1.592    LED_OBUF[0]
    SLICE_X57Y20         FDCE                                         f  vector_count_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         1.442    18.447    clk_50mhz
    SLICE_X57Y20         FDCE                                         r  vector_count_reg[12]/C
                         clock pessimism              0.564    19.010    
                         clock uncertainty           -0.084    18.927    
    SLICE_X57Y20         FDCE (Recov_fdce_C_CLR)     -0.405    18.522    vector_count_reg[12]
  -------------------------------------------------------------------
                         required time                         18.522    
                         arrival time                          -1.592    
  -------------------------------------------------------------------
                         slack                                 16.929    

Slack (MET) :             16.929ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vector_count_reg[13]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz rise@20.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        2.538ns  (logic 0.518ns (20.410%)  route 2.020ns (79.590%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 18.447 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         1.566    -0.946    clk_50mhz
    SLICE_X50Y14         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y14         FDRE (Prop_fdre_C_Q)         0.518    -0.428 f  reset_reg/Q
                         net (fo=74, routed)          2.020     1.592    LED_OBUF[0]
    SLICE_X57Y20         FDCE                                         f  vector_count_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         1.442    18.447    clk_50mhz
    SLICE_X57Y20         FDCE                                         r  vector_count_reg[13]/C
                         clock pessimism              0.564    19.010    
                         clock uncertainty           -0.084    18.927    
    SLICE_X57Y20         FDCE (Recov_fdce_C_CLR)     -0.405    18.522    vector_count_reg[13]
  -------------------------------------------------------------------
                         required time                         18.522    
                         arrival time                          -1.592    
  -------------------------------------------------------------------
                         slack                                 16.929    

Slack (MET) :             16.929ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vector_count_reg[14]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz rise@20.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        2.538ns  (logic 0.518ns (20.410%)  route 2.020ns (79.590%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 18.447 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         1.566    -0.946    clk_50mhz
    SLICE_X50Y14         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y14         FDRE (Prop_fdre_C_Q)         0.518    -0.428 f  reset_reg/Q
                         net (fo=74, routed)          2.020     1.592    LED_OBUF[0]
    SLICE_X57Y20         FDCE                                         f  vector_count_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         1.442    18.447    clk_50mhz
    SLICE_X57Y20         FDCE                                         r  vector_count_reg[14]/C
                         clock pessimism              0.564    19.010    
                         clock uncertainty           -0.084    18.927    
    SLICE_X57Y20         FDCE (Recov_fdce_C_CLR)     -0.405    18.522    vector_count_reg[14]
  -------------------------------------------------------------------
                         required time                         18.522    
                         arrival time                          -1.592    
  -------------------------------------------------------------------
                         slack                                 16.929    

Slack (MET) :             16.929ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vector_count_reg[15]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz rise@20.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        2.538ns  (logic 0.518ns (20.410%)  route 2.020ns (79.590%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 18.447 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         1.566    -0.946    clk_50mhz
    SLICE_X50Y14         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y14         FDRE (Prop_fdre_C_Q)         0.518    -0.428 f  reset_reg/Q
                         net (fo=74, routed)          2.020     1.592    LED_OBUF[0]
    SLICE_X57Y20         FDCE                                         f  vector_count_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         1.442    18.447    clk_50mhz
    SLICE_X57Y20         FDCE                                         r  vector_count_reg[15]/C
                         clock pessimism              0.564    19.010    
                         clock uncertainty           -0.084    18.927    
    SLICE_X57Y20         FDCE (Recov_fdce_C_CLR)     -0.405    18.522    vector_count_reg[15]
  -------------------------------------------------------------------
                         required time                         18.522    
                         arrival time                          -1.592    
  -------------------------------------------------------------------
                         slack                                 16.929    

Slack (MET) :             16.932ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vector_count_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz rise@20.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        2.538ns  (logic 0.518ns (20.408%)  route 2.020ns (79.592%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 18.450 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         1.566    -0.946    clk_50mhz
    SLICE_X50Y14         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y14         FDRE (Prop_fdre_C_Q)         0.518    -0.428 f  reset_reg/Q
                         net (fo=74, routed)          2.020     1.593    LED_OBUF[0]
    SLICE_X57Y17         FDCE                                         f  vector_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         1.445    18.450    clk_50mhz
    SLICE_X57Y17         FDCE                                         r  vector_count_reg[0]/C
                         clock pessimism              0.564    19.013    
                         clock uncertainty           -0.084    18.930    
    SLICE_X57Y17         FDCE (Recov_fdce_C_CLR)     -0.405    18.525    vector_count_reg[0]
  -------------------------------------------------------------------
                         required time                         18.525    
                         arrival time                          -1.593    
  -------------------------------------------------------------------
                         slack                                 16.932    

Slack (MET) :             16.932ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vector_count_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz rise@20.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        2.538ns  (logic 0.518ns (20.408%)  route 2.020ns (79.592%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 18.450 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         1.566    -0.946    clk_50mhz
    SLICE_X50Y14         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y14         FDRE (Prop_fdre_C_Q)         0.518    -0.428 f  reset_reg/Q
                         net (fo=74, routed)          2.020     1.593    LED_OBUF[0]
    SLICE_X57Y17         FDCE                                         f  vector_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         1.445    18.450    clk_50mhz
    SLICE_X57Y17         FDCE                                         r  vector_count_reg[1]/C
                         clock pessimism              0.564    19.013    
                         clock uncertainty           -0.084    18.930    
    SLICE_X57Y17         FDCE (Recov_fdce_C_CLR)     -0.405    18.525    vector_count_reg[1]
  -------------------------------------------------------------------
                         required time                         18.525    
                         arrival time                          -1.593    
  -------------------------------------------------------------------
                         slack                                 16.932    

Slack (MET) :             16.932ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vector_count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz rise@20.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        2.538ns  (logic 0.518ns (20.408%)  route 2.020ns (79.592%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 18.450 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         1.566    -0.946    clk_50mhz
    SLICE_X50Y14         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y14         FDRE (Prop_fdre_C_Q)         0.518    -0.428 f  reset_reg/Q
                         net (fo=74, routed)          2.020     1.593    LED_OBUF[0]
    SLICE_X57Y17         FDCE                                         f  vector_count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         1.445    18.450    clk_50mhz
    SLICE_X57Y17         FDCE                                         r  vector_count_reg[2]/C
                         clock pessimism              0.564    19.013    
                         clock uncertainty           -0.084    18.930    
    SLICE_X57Y17         FDCE (Recov_fdce_C_CLR)     -0.405    18.525    vector_count_reg[2]
  -------------------------------------------------------------------
                         required time                         18.525    
                         arrival time                          -1.593    
  -------------------------------------------------------------------
                         slack                                 16.932    

Slack (MET) :             16.932ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vector_count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz rise@20.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        2.538ns  (logic 0.518ns (20.408%)  route 2.020ns (79.592%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 18.450 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         1.566    -0.946    clk_50mhz
    SLICE_X50Y14         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y14         FDRE (Prop_fdre_C_Q)         0.518    -0.428 f  reset_reg/Q
                         net (fo=74, routed)          2.020     1.593    LED_OBUF[0]
    SLICE_X57Y17         FDCE                                         f  vector_count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         1.445    18.450    clk_50mhz
    SLICE_X57Y17         FDCE                                         r  vector_count_reg[3]/C
                         clock pessimism              0.564    19.013    
                         clock uncertainty           -0.084    18.930    
    SLICE_X57Y17         FDCE (Recov_fdce_C_CLR)     -0.405    18.525    vector_count_reg[3]
  -------------------------------------------------------------------
                         required time                         18.525    
                         arrival time                          -1.593    
  -------------------------------------------------------------------
                         slack                                 16.932    

Slack (MET) :             17.018ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sevenseg0/dpq_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz rise@20.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        2.538ns  (logic 0.518ns (20.408%)  route 2.020ns (79.592%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 18.450 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         1.566    -0.946    clk_50mhz
    SLICE_X50Y14         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y14         FDRE (Prop_fdre_C_Q)         0.518    -0.428 f  reset_reg/Q
                         net (fo=74, routed)          2.020     1.593    sevenseg0/LED_OBUF[0]
    SLICE_X56Y17         FDCE                                         f  sevenseg0/dpq_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         1.445    18.450    sevenseg0/clk_out1
    SLICE_X56Y17         FDCE                                         r  sevenseg0/dpq_reg[3]/C
                         clock pessimism              0.564    19.013    
                         clock uncertainty           -0.084    18.930    
    SLICE_X56Y17         FDCE (Recov_fdce_C_CLR)     -0.319    18.611    sevenseg0/dpq_reg[3]
  -------------------------------------------------------------------
                         required time                         18.611    
                         arrival time                          -1.593    
  -------------------------------------------------------------------
                         slack                                 17.018    

Slack (MET) :             17.068ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vector_count_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz rise@20.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        2.400ns  (logic 0.518ns (21.587%)  route 1.882ns (78.413%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 18.447 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         1.566    -0.946    clk_50mhz
    SLICE_X50Y14         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y14         FDRE (Prop_fdre_C_Q)         0.518    -0.428 f  reset_reg/Q
                         net (fo=74, routed)          1.882     1.454    LED_OBUF[0]
    SLICE_X57Y19         FDCE                                         f  vector_count_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         1.442    18.447    clk_50mhz
    SLICE_X57Y19         FDCE                                         r  vector_count_reg[10]/C
                         clock pessimism              0.564    19.010    
                         clock uncertainty           -0.084    18.927    
    SLICE_X57Y19         FDCE (Recov_fdce_C_CLR)     -0.405    18.522    vector_count_reg[10]
  -------------------------------------------------------------------
                         required time                         18.522    
                         arrival time                          -1.454    
  -------------------------------------------------------------------
                         slack                                 17.068    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.375ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lfsr0/dout_reg[12]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.164ns (40.448%)  route 0.241ns (59.552%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         0.562    -0.619    clk_50mhz
    SLICE_X50Y14         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y14         FDRE (Prop_fdre_C_Q)         0.164    -0.455 f  reset_reg/Q
                         net (fo=74, routed)          0.241    -0.214    lfsr0/LED_OBUF[0]
    SLICE_X52Y15         FDCE                                         f  lfsr0/dout_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         0.831    -0.859    lfsr0/clk_out1
    SLICE_X52Y15         FDCE                                         r  lfsr0/dout_reg[12]/C
                         clock pessimism              0.253    -0.605    
                         clock uncertainty            0.084    -0.522    
    SLICE_X52Y15         FDCE (Remov_fdce_C_CLR)     -0.067    -0.589    lfsr0/dout_reg[12]
  -------------------------------------------------------------------
                         required time                          0.589    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.375    

Slack (MET) :             0.375ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lfsr0/dout_reg[14]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.164ns (40.448%)  route 0.241ns (59.552%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         0.562    -0.619    clk_50mhz
    SLICE_X50Y14         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y14         FDRE (Prop_fdre_C_Q)         0.164    -0.455 f  reset_reg/Q
                         net (fo=74, routed)          0.241    -0.214    lfsr0/LED_OBUF[0]
    SLICE_X52Y15         FDCE                                         f  lfsr0/dout_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         0.831    -0.859    lfsr0/clk_out1
    SLICE_X52Y15         FDCE                                         r  lfsr0/dout_reg[14]/C
                         clock pessimism              0.253    -0.605    
                         clock uncertainty            0.084    -0.522    
    SLICE_X52Y15         FDCE (Remov_fdce_C_CLR)     -0.067    -0.589    lfsr0/dout_reg[14]
  -------------------------------------------------------------------
                         required time                          0.589    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.375    

Slack (MET) :             0.379ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lfsr0/dout_reg[10]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.164ns (40.448%)  route 0.241ns (59.552%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         0.562    -0.619    clk_50mhz
    SLICE_X50Y14         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y14         FDRE (Prop_fdre_C_Q)         0.164    -0.455 f  reset_reg/Q
                         net (fo=74, routed)          0.241    -0.214    lfsr0/LED_OBUF[0]
    SLICE_X52Y15         FDPE                                         f  lfsr0/dout_reg[10]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         0.831    -0.859    lfsr0/clk_out1
    SLICE_X52Y15         FDPE                                         r  lfsr0/dout_reg[10]/C
                         clock pessimism              0.253    -0.605    
                         clock uncertainty            0.084    -0.522    
    SLICE_X52Y15         FDPE (Remov_fdpe_C_PRE)     -0.071    -0.593    lfsr0/dout_reg[10]
  -------------------------------------------------------------------
                         required time                          0.593    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.379    

Slack (MET) :             0.379ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lfsr0/dout_reg[11]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.164ns (40.448%)  route 0.241ns (59.552%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         0.562    -0.619    clk_50mhz
    SLICE_X50Y14         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y14         FDRE (Prop_fdre_C_Q)         0.164    -0.455 f  reset_reg/Q
                         net (fo=74, routed)          0.241    -0.214    lfsr0/LED_OBUF[0]
    SLICE_X52Y15         FDPE                                         f  lfsr0/dout_reg[11]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         0.831    -0.859    lfsr0/clk_out1
    SLICE_X52Y15         FDPE                                         r  lfsr0/dout_reg[11]/C
                         clock pessimism              0.253    -0.605    
                         clock uncertainty            0.084    -0.522    
    SLICE_X52Y15         FDPE (Remov_fdpe_C_PRE)     -0.071    -0.593    lfsr0/dout_reg[11]
  -------------------------------------------------------------------
                         required time                          0.593    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.379    

Slack (MET) :             0.379ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lfsr0/dout_reg[13]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.164ns (40.448%)  route 0.241ns (59.552%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         0.562    -0.619    clk_50mhz
    SLICE_X50Y14         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y14         FDRE (Prop_fdre_C_Q)         0.164    -0.455 f  reset_reg/Q
                         net (fo=74, routed)          0.241    -0.214    lfsr0/LED_OBUF[0]
    SLICE_X52Y15         FDPE                                         f  lfsr0/dout_reg[13]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         0.831    -0.859    lfsr0/clk_out1
    SLICE_X52Y15         FDPE                                         r  lfsr0/dout_reg[13]/C
                         clock pessimism              0.253    -0.605    
                         clock uncertainty            0.084    -0.522    
    SLICE_X52Y15         FDPE (Remov_fdpe_C_PRE)     -0.071    -0.593    lfsr0/dout_reg[13]
  -------------------------------------------------------------------
                         required time                          0.593    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.379    

Slack (MET) :             0.379ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lfsr0/dout_reg[15]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.164ns (40.448%)  route 0.241ns (59.552%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         0.562    -0.619    clk_50mhz
    SLICE_X50Y14         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y14         FDRE (Prop_fdre_C_Q)         0.164    -0.455 f  reset_reg/Q
                         net (fo=74, routed)          0.241    -0.214    lfsr0/LED_OBUF[0]
    SLICE_X52Y15         FDPE                                         f  lfsr0/dout_reg[15]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         0.831    -0.859    lfsr0/clk_out1
    SLICE_X52Y15         FDPE                                         r  lfsr0/dout_reg[15]/C
                         clock pessimism              0.253    -0.605    
                         clock uncertainty            0.084    -0.522    
    SLICE_X52Y15         FDPE (Remov_fdpe_C_PRE)     -0.071    -0.593    lfsr0/dout_reg[15]
  -------------------------------------------------------------------
                         required time                          0.593    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.379    

Slack (MET) :             0.400ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lfsr0/dout_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.164ns (40.448%)  route 0.241ns (59.552%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         0.562    -0.619    clk_50mhz
    SLICE_X50Y14         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y14         FDRE (Prop_fdre_C_Q)         0.164    -0.455 f  reset_reg/Q
                         net (fo=74, routed)          0.241    -0.214    lfsr0/LED_OBUF[0]
    SLICE_X53Y15         FDCE                                         f  lfsr0/dout_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         0.831    -0.859    lfsr0/clk_out1
    SLICE_X53Y15         FDCE                                         r  lfsr0/dout_reg[1]/C
                         clock pessimism              0.253    -0.605    
                         clock uncertainty            0.084    -0.522    
    SLICE_X53Y15         FDCE (Remov_fdce_C_CLR)     -0.092    -0.614    lfsr0/dout_reg[1]
  -------------------------------------------------------------------
                         required time                          0.614    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.400    

Slack (MET) :             0.400ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lfsr0/dout_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.164ns (40.448%)  route 0.241ns (59.552%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         0.562    -0.619    clk_50mhz
    SLICE_X50Y14         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y14         FDRE (Prop_fdre_C_Q)         0.164    -0.455 f  reset_reg/Q
                         net (fo=74, routed)          0.241    -0.214    lfsr0/LED_OBUF[0]
    SLICE_X53Y15         FDCE                                         f  lfsr0/dout_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         0.831    -0.859    lfsr0/clk_out1
    SLICE_X53Y15         FDCE                                         r  lfsr0/dout_reg[2]/C
                         clock pessimism              0.253    -0.605    
                         clock uncertainty            0.084    -0.522    
    SLICE_X53Y15         FDCE (Remov_fdce_C_CLR)     -0.092    -0.614    lfsr0/dout_reg[2]
  -------------------------------------------------------------------
                         required time                          0.614    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.400    

Slack (MET) :             0.400ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lfsr0/dout_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.164ns (40.448%)  route 0.241ns (59.552%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         0.562    -0.619    clk_50mhz
    SLICE_X50Y14         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y14         FDRE (Prop_fdre_C_Q)         0.164    -0.455 f  reset_reg/Q
                         net (fo=74, routed)          0.241    -0.214    lfsr0/LED_OBUF[0]
    SLICE_X53Y15         FDCE                                         f  lfsr0/dout_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         0.831    -0.859    lfsr0/clk_out1
    SLICE_X53Y15         FDCE                                         r  lfsr0/dout_reg[3]/C
                         clock pessimism              0.253    -0.605    
                         clock uncertainty            0.084    -0.522    
    SLICE_X53Y15         FDCE (Remov_fdce_C_CLR)     -0.092    -0.614    lfsr0/dout_reg[3]
  -------------------------------------------------------------------
                         required time                          0.614    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.400    

Slack (MET) :             0.400ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lfsr0/dout_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.164ns (40.448%)  route 0.241ns (59.552%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         0.562    -0.619    clk_50mhz
    SLICE_X50Y14         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y14         FDRE (Prop_fdre_C_Q)         0.164    -0.455 f  reset_reg/Q
                         net (fo=74, routed)          0.241    -0.214    lfsr0/LED_OBUF[0]
    SLICE_X53Y15         FDCE                                         f  lfsr0/dout_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         0.831    -0.859    lfsr0/clk_out1
    SLICE_X53Y15         FDCE                                         r  lfsr0/dout_reg[4]/C
                         clock pessimism              0.253    -0.605    
                         clock uncertainty            0.084    -0.522    
    SLICE_X53Y15         FDCE (Remov_fdce_C_CLR)     -0.092    -0.614    lfsr0/dout_reg[4]
  -------------------------------------------------------------------
                         required time                          0.614    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.400    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz
  To Clock:  clk_out1_clk_wiz_1

Setup :            0  Failing Endpoints,  Worst Slack       16.929ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.375ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.929ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vector_count_reg[12]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1 rise@20.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        2.538ns  (logic 0.518ns (20.410%)  route 2.020ns (79.590%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 18.447 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         1.566    -0.946    clk_50mhz
    SLICE_X50Y14         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y14         FDRE (Prop_fdre_C_Q)         0.518    -0.428 f  reset_reg/Q
                         net (fo=74, routed)          2.020     1.592    LED_OBUF[0]
    SLICE_X57Y20         FDCE                                         f  vector_count_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         1.442    18.447    clk_50mhz
    SLICE_X57Y20         FDCE                                         r  vector_count_reg[12]/C
                         clock pessimism              0.564    19.010    
                         clock uncertainty           -0.084    18.927    
    SLICE_X57Y20         FDCE (Recov_fdce_C_CLR)     -0.405    18.522    vector_count_reg[12]
  -------------------------------------------------------------------
                         required time                         18.522    
                         arrival time                          -1.592    
  -------------------------------------------------------------------
                         slack                                 16.929    

Slack (MET) :             16.929ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vector_count_reg[13]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1 rise@20.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        2.538ns  (logic 0.518ns (20.410%)  route 2.020ns (79.590%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 18.447 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         1.566    -0.946    clk_50mhz
    SLICE_X50Y14         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y14         FDRE (Prop_fdre_C_Q)         0.518    -0.428 f  reset_reg/Q
                         net (fo=74, routed)          2.020     1.592    LED_OBUF[0]
    SLICE_X57Y20         FDCE                                         f  vector_count_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         1.442    18.447    clk_50mhz
    SLICE_X57Y20         FDCE                                         r  vector_count_reg[13]/C
                         clock pessimism              0.564    19.010    
                         clock uncertainty           -0.084    18.927    
    SLICE_X57Y20         FDCE (Recov_fdce_C_CLR)     -0.405    18.522    vector_count_reg[13]
  -------------------------------------------------------------------
                         required time                         18.522    
                         arrival time                          -1.592    
  -------------------------------------------------------------------
                         slack                                 16.929    

Slack (MET) :             16.929ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vector_count_reg[14]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1 rise@20.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        2.538ns  (logic 0.518ns (20.410%)  route 2.020ns (79.590%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 18.447 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         1.566    -0.946    clk_50mhz
    SLICE_X50Y14         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y14         FDRE (Prop_fdre_C_Q)         0.518    -0.428 f  reset_reg/Q
                         net (fo=74, routed)          2.020     1.592    LED_OBUF[0]
    SLICE_X57Y20         FDCE                                         f  vector_count_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         1.442    18.447    clk_50mhz
    SLICE_X57Y20         FDCE                                         r  vector_count_reg[14]/C
                         clock pessimism              0.564    19.010    
                         clock uncertainty           -0.084    18.927    
    SLICE_X57Y20         FDCE (Recov_fdce_C_CLR)     -0.405    18.522    vector_count_reg[14]
  -------------------------------------------------------------------
                         required time                         18.522    
                         arrival time                          -1.592    
  -------------------------------------------------------------------
                         slack                                 16.929    

Slack (MET) :             16.929ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vector_count_reg[15]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1 rise@20.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        2.538ns  (logic 0.518ns (20.410%)  route 2.020ns (79.590%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 18.447 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         1.566    -0.946    clk_50mhz
    SLICE_X50Y14         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y14         FDRE (Prop_fdre_C_Q)         0.518    -0.428 f  reset_reg/Q
                         net (fo=74, routed)          2.020     1.592    LED_OBUF[0]
    SLICE_X57Y20         FDCE                                         f  vector_count_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         1.442    18.447    clk_50mhz
    SLICE_X57Y20         FDCE                                         r  vector_count_reg[15]/C
                         clock pessimism              0.564    19.010    
                         clock uncertainty           -0.084    18.927    
    SLICE_X57Y20         FDCE (Recov_fdce_C_CLR)     -0.405    18.522    vector_count_reg[15]
  -------------------------------------------------------------------
                         required time                         18.522    
                         arrival time                          -1.592    
  -------------------------------------------------------------------
                         slack                                 16.929    

Slack (MET) :             16.932ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vector_count_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1 rise@20.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        2.538ns  (logic 0.518ns (20.408%)  route 2.020ns (79.592%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 18.450 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         1.566    -0.946    clk_50mhz
    SLICE_X50Y14         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y14         FDRE (Prop_fdre_C_Q)         0.518    -0.428 f  reset_reg/Q
                         net (fo=74, routed)          2.020     1.593    LED_OBUF[0]
    SLICE_X57Y17         FDCE                                         f  vector_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         1.445    18.450    clk_50mhz
    SLICE_X57Y17         FDCE                                         r  vector_count_reg[0]/C
                         clock pessimism              0.564    19.013    
                         clock uncertainty           -0.084    18.930    
    SLICE_X57Y17         FDCE (Recov_fdce_C_CLR)     -0.405    18.525    vector_count_reg[0]
  -------------------------------------------------------------------
                         required time                         18.525    
                         arrival time                          -1.593    
  -------------------------------------------------------------------
                         slack                                 16.932    

Slack (MET) :             16.932ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vector_count_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1 rise@20.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        2.538ns  (logic 0.518ns (20.408%)  route 2.020ns (79.592%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 18.450 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         1.566    -0.946    clk_50mhz
    SLICE_X50Y14         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y14         FDRE (Prop_fdre_C_Q)         0.518    -0.428 f  reset_reg/Q
                         net (fo=74, routed)          2.020     1.593    LED_OBUF[0]
    SLICE_X57Y17         FDCE                                         f  vector_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         1.445    18.450    clk_50mhz
    SLICE_X57Y17         FDCE                                         r  vector_count_reg[1]/C
                         clock pessimism              0.564    19.013    
                         clock uncertainty           -0.084    18.930    
    SLICE_X57Y17         FDCE (Recov_fdce_C_CLR)     -0.405    18.525    vector_count_reg[1]
  -------------------------------------------------------------------
                         required time                         18.525    
                         arrival time                          -1.593    
  -------------------------------------------------------------------
                         slack                                 16.932    

Slack (MET) :             16.932ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vector_count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1 rise@20.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        2.538ns  (logic 0.518ns (20.408%)  route 2.020ns (79.592%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 18.450 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         1.566    -0.946    clk_50mhz
    SLICE_X50Y14         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y14         FDRE (Prop_fdre_C_Q)         0.518    -0.428 f  reset_reg/Q
                         net (fo=74, routed)          2.020     1.593    LED_OBUF[0]
    SLICE_X57Y17         FDCE                                         f  vector_count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         1.445    18.450    clk_50mhz
    SLICE_X57Y17         FDCE                                         r  vector_count_reg[2]/C
                         clock pessimism              0.564    19.013    
                         clock uncertainty           -0.084    18.930    
    SLICE_X57Y17         FDCE (Recov_fdce_C_CLR)     -0.405    18.525    vector_count_reg[2]
  -------------------------------------------------------------------
                         required time                         18.525    
                         arrival time                          -1.593    
  -------------------------------------------------------------------
                         slack                                 16.932    

Slack (MET) :             16.932ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vector_count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1 rise@20.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        2.538ns  (logic 0.518ns (20.408%)  route 2.020ns (79.592%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 18.450 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         1.566    -0.946    clk_50mhz
    SLICE_X50Y14         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y14         FDRE (Prop_fdre_C_Q)         0.518    -0.428 f  reset_reg/Q
                         net (fo=74, routed)          2.020     1.593    LED_OBUF[0]
    SLICE_X57Y17         FDCE                                         f  vector_count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         1.445    18.450    clk_50mhz
    SLICE_X57Y17         FDCE                                         r  vector_count_reg[3]/C
                         clock pessimism              0.564    19.013    
                         clock uncertainty           -0.084    18.930    
    SLICE_X57Y17         FDCE (Recov_fdce_C_CLR)     -0.405    18.525    vector_count_reg[3]
  -------------------------------------------------------------------
                         required time                         18.525    
                         arrival time                          -1.593    
  -------------------------------------------------------------------
                         slack                                 16.932    

Slack (MET) :             17.018ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sevenseg0/dpq_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1 rise@20.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        2.538ns  (logic 0.518ns (20.408%)  route 2.020ns (79.592%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 18.450 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         1.566    -0.946    clk_50mhz
    SLICE_X50Y14         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y14         FDRE (Prop_fdre_C_Q)         0.518    -0.428 f  reset_reg/Q
                         net (fo=74, routed)          2.020     1.593    sevenseg0/LED_OBUF[0]
    SLICE_X56Y17         FDCE                                         f  sevenseg0/dpq_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         1.445    18.450    sevenseg0/clk_out1
    SLICE_X56Y17         FDCE                                         r  sevenseg0/dpq_reg[3]/C
                         clock pessimism              0.564    19.013    
                         clock uncertainty           -0.084    18.930    
    SLICE_X56Y17         FDCE (Recov_fdce_C_CLR)     -0.319    18.611    sevenseg0/dpq_reg[3]
  -------------------------------------------------------------------
                         required time                         18.611    
                         arrival time                          -1.593    
  -------------------------------------------------------------------
                         slack                                 17.018    

Slack (MET) :             17.068ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vector_count_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1 rise@20.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        2.400ns  (logic 0.518ns (21.587%)  route 1.882ns (78.413%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 18.447 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         1.566    -0.946    clk_50mhz
    SLICE_X50Y14         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y14         FDRE (Prop_fdre_C_Q)         0.518    -0.428 f  reset_reg/Q
                         net (fo=74, routed)          1.882     1.454    LED_OBUF[0]
    SLICE_X57Y19         FDCE                                         f  vector_count_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         1.442    18.447    clk_50mhz
    SLICE_X57Y19         FDCE                                         r  vector_count_reg[10]/C
                         clock pessimism              0.564    19.010    
                         clock uncertainty           -0.084    18.927    
    SLICE_X57Y19         FDCE (Recov_fdce_C_CLR)     -0.405    18.522    vector_count_reg[10]
  -------------------------------------------------------------------
                         required time                         18.522    
                         arrival time                          -1.454    
  -------------------------------------------------------------------
                         slack                                 17.068    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.375ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lfsr0/dout_reg[12]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.164ns (40.448%)  route 0.241ns (59.552%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         0.562    -0.619    clk_50mhz
    SLICE_X50Y14         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y14         FDRE (Prop_fdre_C_Q)         0.164    -0.455 f  reset_reg/Q
                         net (fo=74, routed)          0.241    -0.214    lfsr0/LED_OBUF[0]
    SLICE_X52Y15         FDCE                                         f  lfsr0/dout_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         0.831    -0.859    lfsr0/clk_out1
    SLICE_X52Y15         FDCE                                         r  lfsr0/dout_reg[12]/C
                         clock pessimism              0.253    -0.605    
                         clock uncertainty            0.084    -0.522    
    SLICE_X52Y15         FDCE (Remov_fdce_C_CLR)     -0.067    -0.589    lfsr0/dout_reg[12]
  -------------------------------------------------------------------
                         required time                          0.589    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.375    

Slack (MET) :             0.375ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lfsr0/dout_reg[14]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.164ns (40.448%)  route 0.241ns (59.552%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         0.562    -0.619    clk_50mhz
    SLICE_X50Y14         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y14         FDRE (Prop_fdre_C_Q)         0.164    -0.455 f  reset_reg/Q
                         net (fo=74, routed)          0.241    -0.214    lfsr0/LED_OBUF[0]
    SLICE_X52Y15         FDCE                                         f  lfsr0/dout_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         0.831    -0.859    lfsr0/clk_out1
    SLICE_X52Y15         FDCE                                         r  lfsr0/dout_reg[14]/C
                         clock pessimism              0.253    -0.605    
                         clock uncertainty            0.084    -0.522    
    SLICE_X52Y15         FDCE (Remov_fdce_C_CLR)     -0.067    -0.589    lfsr0/dout_reg[14]
  -------------------------------------------------------------------
                         required time                          0.589    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.375    

Slack (MET) :             0.379ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lfsr0/dout_reg[10]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.164ns (40.448%)  route 0.241ns (59.552%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         0.562    -0.619    clk_50mhz
    SLICE_X50Y14         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y14         FDRE (Prop_fdre_C_Q)         0.164    -0.455 f  reset_reg/Q
                         net (fo=74, routed)          0.241    -0.214    lfsr0/LED_OBUF[0]
    SLICE_X52Y15         FDPE                                         f  lfsr0/dout_reg[10]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         0.831    -0.859    lfsr0/clk_out1
    SLICE_X52Y15         FDPE                                         r  lfsr0/dout_reg[10]/C
                         clock pessimism              0.253    -0.605    
                         clock uncertainty            0.084    -0.522    
    SLICE_X52Y15         FDPE (Remov_fdpe_C_PRE)     -0.071    -0.593    lfsr0/dout_reg[10]
  -------------------------------------------------------------------
                         required time                          0.593    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.379    

Slack (MET) :             0.379ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lfsr0/dout_reg[11]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.164ns (40.448%)  route 0.241ns (59.552%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         0.562    -0.619    clk_50mhz
    SLICE_X50Y14         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y14         FDRE (Prop_fdre_C_Q)         0.164    -0.455 f  reset_reg/Q
                         net (fo=74, routed)          0.241    -0.214    lfsr0/LED_OBUF[0]
    SLICE_X52Y15         FDPE                                         f  lfsr0/dout_reg[11]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         0.831    -0.859    lfsr0/clk_out1
    SLICE_X52Y15         FDPE                                         r  lfsr0/dout_reg[11]/C
                         clock pessimism              0.253    -0.605    
                         clock uncertainty            0.084    -0.522    
    SLICE_X52Y15         FDPE (Remov_fdpe_C_PRE)     -0.071    -0.593    lfsr0/dout_reg[11]
  -------------------------------------------------------------------
                         required time                          0.593    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.379    

Slack (MET) :             0.379ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lfsr0/dout_reg[13]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.164ns (40.448%)  route 0.241ns (59.552%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         0.562    -0.619    clk_50mhz
    SLICE_X50Y14         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y14         FDRE (Prop_fdre_C_Q)         0.164    -0.455 f  reset_reg/Q
                         net (fo=74, routed)          0.241    -0.214    lfsr0/LED_OBUF[0]
    SLICE_X52Y15         FDPE                                         f  lfsr0/dout_reg[13]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         0.831    -0.859    lfsr0/clk_out1
    SLICE_X52Y15         FDPE                                         r  lfsr0/dout_reg[13]/C
                         clock pessimism              0.253    -0.605    
                         clock uncertainty            0.084    -0.522    
    SLICE_X52Y15         FDPE (Remov_fdpe_C_PRE)     -0.071    -0.593    lfsr0/dout_reg[13]
  -------------------------------------------------------------------
                         required time                          0.593    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.379    

Slack (MET) :             0.379ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lfsr0/dout_reg[15]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.164ns (40.448%)  route 0.241ns (59.552%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         0.562    -0.619    clk_50mhz
    SLICE_X50Y14         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y14         FDRE (Prop_fdre_C_Q)         0.164    -0.455 f  reset_reg/Q
                         net (fo=74, routed)          0.241    -0.214    lfsr0/LED_OBUF[0]
    SLICE_X52Y15         FDPE                                         f  lfsr0/dout_reg[15]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         0.831    -0.859    lfsr0/clk_out1
    SLICE_X52Y15         FDPE                                         r  lfsr0/dout_reg[15]/C
                         clock pessimism              0.253    -0.605    
                         clock uncertainty            0.084    -0.522    
    SLICE_X52Y15         FDPE (Remov_fdpe_C_PRE)     -0.071    -0.593    lfsr0/dout_reg[15]
  -------------------------------------------------------------------
                         required time                          0.593    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.379    

Slack (MET) :             0.400ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lfsr0/dout_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.164ns (40.448%)  route 0.241ns (59.552%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         0.562    -0.619    clk_50mhz
    SLICE_X50Y14         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y14         FDRE (Prop_fdre_C_Q)         0.164    -0.455 f  reset_reg/Q
                         net (fo=74, routed)          0.241    -0.214    lfsr0/LED_OBUF[0]
    SLICE_X53Y15         FDCE                                         f  lfsr0/dout_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         0.831    -0.859    lfsr0/clk_out1
    SLICE_X53Y15         FDCE                                         r  lfsr0/dout_reg[1]/C
                         clock pessimism              0.253    -0.605    
                         clock uncertainty            0.084    -0.522    
    SLICE_X53Y15         FDCE (Remov_fdce_C_CLR)     -0.092    -0.614    lfsr0/dout_reg[1]
  -------------------------------------------------------------------
                         required time                          0.614    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.400    

Slack (MET) :             0.400ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lfsr0/dout_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.164ns (40.448%)  route 0.241ns (59.552%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         0.562    -0.619    clk_50mhz
    SLICE_X50Y14         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y14         FDRE (Prop_fdre_C_Q)         0.164    -0.455 f  reset_reg/Q
                         net (fo=74, routed)          0.241    -0.214    lfsr0/LED_OBUF[0]
    SLICE_X53Y15         FDCE                                         f  lfsr0/dout_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         0.831    -0.859    lfsr0/clk_out1
    SLICE_X53Y15         FDCE                                         r  lfsr0/dout_reg[2]/C
                         clock pessimism              0.253    -0.605    
                         clock uncertainty            0.084    -0.522    
    SLICE_X53Y15         FDCE (Remov_fdce_C_CLR)     -0.092    -0.614    lfsr0/dout_reg[2]
  -------------------------------------------------------------------
                         required time                          0.614    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.400    

Slack (MET) :             0.400ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lfsr0/dout_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.164ns (40.448%)  route 0.241ns (59.552%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         0.562    -0.619    clk_50mhz
    SLICE_X50Y14         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y14         FDRE (Prop_fdre_C_Q)         0.164    -0.455 f  reset_reg/Q
                         net (fo=74, routed)          0.241    -0.214    lfsr0/LED_OBUF[0]
    SLICE_X53Y15         FDCE                                         f  lfsr0/dout_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         0.831    -0.859    lfsr0/clk_out1
    SLICE_X53Y15         FDCE                                         r  lfsr0/dout_reg[3]/C
                         clock pessimism              0.253    -0.605    
                         clock uncertainty            0.084    -0.522    
    SLICE_X53Y15         FDCE (Remov_fdce_C_CLR)     -0.092    -0.614    lfsr0/dout_reg[3]
  -------------------------------------------------------------------
                         required time                          0.614    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.400    

Slack (MET) :             0.400ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lfsr0/dout_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.164ns (40.448%)  route 0.241ns (59.552%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         0.562    -0.619    clk_50mhz
    SLICE_X50Y14         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y14         FDRE (Prop_fdre_C_Q)         0.164    -0.455 f  reset_reg/Q
                         net (fo=74, routed)          0.241    -0.214    lfsr0/LED_OBUF[0]
    SLICE_X53Y15         FDCE                                         f  lfsr0/dout_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         0.831    -0.859    lfsr0/clk_out1
    SLICE_X53Y15         FDCE                                         r  lfsr0/dout_reg[4]/C
                         clock pessimism              0.253    -0.605    
                         clock uncertainty            0.084    -0.522    
    SLICE_X53Y15         FDCE (Remov_fdce_C_CLR)     -0.092    -0.614    lfsr0/dout_reg[4]
  -------------------------------------------------------------------
                         required time                          0.614    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.400    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_1
  To Clock:  clk_out1_clk_wiz_1

Setup :            0  Failing Endpoints,  Worst Slack       16.931ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.458ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.931ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vector_count_reg[12]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1 rise@20.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        2.538ns  (logic 0.518ns (20.410%)  route 2.020ns (79.590%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 18.447 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         1.566    -0.946    clk_50mhz
    SLICE_X50Y14         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y14         FDRE (Prop_fdre_C_Q)         0.518    -0.428 f  reset_reg/Q
                         net (fo=74, routed)          2.020     1.592    LED_OBUF[0]
    SLICE_X57Y20         FDCE                                         f  vector_count_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         1.442    18.447    clk_50mhz
    SLICE_X57Y20         FDCE                                         r  vector_count_reg[12]/C
                         clock pessimism              0.564    19.010    
                         clock uncertainty           -0.082    18.929    
    SLICE_X57Y20         FDCE (Recov_fdce_C_CLR)     -0.405    18.524    vector_count_reg[12]
  -------------------------------------------------------------------
                         required time                         18.524    
                         arrival time                          -1.592    
  -------------------------------------------------------------------
                         slack                                 16.931    

Slack (MET) :             16.931ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vector_count_reg[13]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1 rise@20.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        2.538ns  (logic 0.518ns (20.410%)  route 2.020ns (79.590%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 18.447 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         1.566    -0.946    clk_50mhz
    SLICE_X50Y14         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y14         FDRE (Prop_fdre_C_Q)         0.518    -0.428 f  reset_reg/Q
                         net (fo=74, routed)          2.020     1.592    LED_OBUF[0]
    SLICE_X57Y20         FDCE                                         f  vector_count_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         1.442    18.447    clk_50mhz
    SLICE_X57Y20         FDCE                                         r  vector_count_reg[13]/C
                         clock pessimism              0.564    19.010    
                         clock uncertainty           -0.082    18.929    
    SLICE_X57Y20         FDCE (Recov_fdce_C_CLR)     -0.405    18.524    vector_count_reg[13]
  -------------------------------------------------------------------
                         required time                         18.524    
                         arrival time                          -1.592    
  -------------------------------------------------------------------
                         slack                                 16.931    

Slack (MET) :             16.931ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vector_count_reg[14]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1 rise@20.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        2.538ns  (logic 0.518ns (20.410%)  route 2.020ns (79.590%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 18.447 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         1.566    -0.946    clk_50mhz
    SLICE_X50Y14         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y14         FDRE (Prop_fdre_C_Q)         0.518    -0.428 f  reset_reg/Q
                         net (fo=74, routed)          2.020     1.592    LED_OBUF[0]
    SLICE_X57Y20         FDCE                                         f  vector_count_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         1.442    18.447    clk_50mhz
    SLICE_X57Y20         FDCE                                         r  vector_count_reg[14]/C
                         clock pessimism              0.564    19.010    
                         clock uncertainty           -0.082    18.929    
    SLICE_X57Y20         FDCE (Recov_fdce_C_CLR)     -0.405    18.524    vector_count_reg[14]
  -------------------------------------------------------------------
                         required time                         18.524    
                         arrival time                          -1.592    
  -------------------------------------------------------------------
                         slack                                 16.931    

Slack (MET) :             16.931ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vector_count_reg[15]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1 rise@20.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        2.538ns  (logic 0.518ns (20.410%)  route 2.020ns (79.590%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 18.447 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         1.566    -0.946    clk_50mhz
    SLICE_X50Y14         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y14         FDRE (Prop_fdre_C_Q)         0.518    -0.428 f  reset_reg/Q
                         net (fo=74, routed)          2.020     1.592    LED_OBUF[0]
    SLICE_X57Y20         FDCE                                         f  vector_count_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         1.442    18.447    clk_50mhz
    SLICE_X57Y20         FDCE                                         r  vector_count_reg[15]/C
                         clock pessimism              0.564    19.010    
                         clock uncertainty           -0.082    18.929    
    SLICE_X57Y20         FDCE (Recov_fdce_C_CLR)     -0.405    18.524    vector_count_reg[15]
  -------------------------------------------------------------------
                         required time                         18.524    
                         arrival time                          -1.592    
  -------------------------------------------------------------------
                         slack                                 16.931    

Slack (MET) :             16.934ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vector_count_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1 rise@20.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        2.538ns  (logic 0.518ns (20.408%)  route 2.020ns (79.592%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 18.450 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         1.566    -0.946    clk_50mhz
    SLICE_X50Y14         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y14         FDRE (Prop_fdre_C_Q)         0.518    -0.428 f  reset_reg/Q
                         net (fo=74, routed)          2.020     1.593    LED_OBUF[0]
    SLICE_X57Y17         FDCE                                         f  vector_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         1.445    18.450    clk_50mhz
    SLICE_X57Y17         FDCE                                         r  vector_count_reg[0]/C
                         clock pessimism              0.564    19.013    
                         clock uncertainty           -0.082    18.932    
    SLICE_X57Y17         FDCE (Recov_fdce_C_CLR)     -0.405    18.527    vector_count_reg[0]
  -------------------------------------------------------------------
                         required time                         18.527    
                         arrival time                          -1.593    
  -------------------------------------------------------------------
                         slack                                 16.934    

Slack (MET) :             16.934ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vector_count_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1 rise@20.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        2.538ns  (logic 0.518ns (20.408%)  route 2.020ns (79.592%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 18.450 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         1.566    -0.946    clk_50mhz
    SLICE_X50Y14         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y14         FDRE (Prop_fdre_C_Q)         0.518    -0.428 f  reset_reg/Q
                         net (fo=74, routed)          2.020     1.593    LED_OBUF[0]
    SLICE_X57Y17         FDCE                                         f  vector_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         1.445    18.450    clk_50mhz
    SLICE_X57Y17         FDCE                                         r  vector_count_reg[1]/C
                         clock pessimism              0.564    19.013    
                         clock uncertainty           -0.082    18.932    
    SLICE_X57Y17         FDCE (Recov_fdce_C_CLR)     -0.405    18.527    vector_count_reg[1]
  -------------------------------------------------------------------
                         required time                         18.527    
                         arrival time                          -1.593    
  -------------------------------------------------------------------
                         slack                                 16.934    

Slack (MET) :             16.934ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vector_count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1 rise@20.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        2.538ns  (logic 0.518ns (20.408%)  route 2.020ns (79.592%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 18.450 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         1.566    -0.946    clk_50mhz
    SLICE_X50Y14         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y14         FDRE (Prop_fdre_C_Q)         0.518    -0.428 f  reset_reg/Q
                         net (fo=74, routed)          2.020     1.593    LED_OBUF[0]
    SLICE_X57Y17         FDCE                                         f  vector_count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         1.445    18.450    clk_50mhz
    SLICE_X57Y17         FDCE                                         r  vector_count_reg[2]/C
                         clock pessimism              0.564    19.013    
                         clock uncertainty           -0.082    18.932    
    SLICE_X57Y17         FDCE (Recov_fdce_C_CLR)     -0.405    18.527    vector_count_reg[2]
  -------------------------------------------------------------------
                         required time                         18.527    
                         arrival time                          -1.593    
  -------------------------------------------------------------------
                         slack                                 16.934    

Slack (MET) :             16.934ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vector_count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1 rise@20.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        2.538ns  (logic 0.518ns (20.408%)  route 2.020ns (79.592%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 18.450 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         1.566    -0.946    clk_50mhz
    SLICE_X50Y14         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y14         FDRE (Prop_fdre_C_Q)         0.518    -0.428 f  reset_reg/Q
                         net (fo=74, routed)          2.020     1.593    LED_OBUF[0]
    SLICE_X57Y17         FDCE                                         f  vector_count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         1.445    18.450    clk_50mhz
    SLICE_X57Y17         FDCE                                         r  vector_count_reg[3]/C
                         clock pessimism              0.564    19.013    
                         clock uncertainty           -0.082    18.932    
    SLICE_X57Y17         FDCE (Recov_fdce_C_CLR)     -0.405    18.527    vector_count_reg[3]
  -------------------------------------------------------------------
                         required time                         18.527    
                         arrival time                          -1.593    
  -------------------------------------------------------------------
                         slack                                 16.934    

Slack (MET) :             17.020ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sevenseg0/dpq_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1 rise@20.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        2.538ns  (logic 0.518ns (20.408%)  route 2.020ns (79.592%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 18.450 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         1.566    -0.946    clk_50mhz
    SLICE_X50Y14         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y14         FDRE (Prop_fdre_C_Q)         0.518    -0.428 f  reset_reg/Q
                         net (fo=74, routed)          2.020     1.593    sevenseg0/LED_OBUF[0]
    SLICE_X56Y17         FDCE                                         f  sevenseg0/dpq_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         1.445    18.450    sevenseg0/clk_out1
    SLICE_X56Y17         FDCE                                         r  sevenseg0/dpq_reg[3]/C
                         clock pessimism              0.564    19.013    
                         clock uncertainty           -0.082    18.932    
    SLICE_X56Y17         FDCE (Recov_fdce_C_CLR)     -0.319    18.613    sevenseg0/dpq_reg[3]
  -------------------------------------------------------------------
                         required time                         18.613    
                         arrival time                          -1.593    
  -------------------------------------------------------------------
                         slack                                 17.020    

Slack (MET) :             17.070ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vector_count_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1 rise@20.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        2.400ns  (logic 0.518ns (21.587%)  route 1.882ns (78.413%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 18.447 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         1.566    -0.946    clk_50mhz
    SLICE_X50Y14         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y14         FDRE (Prop_fdre_C_Q)         0.518    -0.428 f  reset_reg/Q
                         net (fo=74, routed)          1.882     1.454    LED_OBUF[0]
    SLICE_X57Y19         FDCE                                         f  vector_count_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  board_clk (IN)
                         net (fo=0)                   0.000    20.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         1.442    18.447    clk_50mhz
    SLICE_X57Y19         FDCE                                         r  vector_count_reg[10]/C
                         clock pessimism              0.564    19.010    
                         clock uncertainty           -0.082    18.929    
    SLICE_X57Y19         FDCE (Recov_fdce_C_CLR)     -0.405    18.524    vector_count_reg[10]
  -------------------------------------------------------------------
                         required time                         18.524    
                         arrival time                          -1.454    
  -------------------------------------------------------------------
                         slack                                 17.070    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.458ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lfsr0/dout_reg[12]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.164ns (40.448%)  route 0.241ns (59.552%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         0.562    -0.619    clk_50mhz
    SLICE_X50Y14         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y14         FDRE (Prop_fdre_C_Q)         0.164    -0.455 f  reset_reg/Q
                         net (fo=74, routed)          0.241    -0.214    lfsr0/LED_OBUF[0]
    SLICE_X52Y15         FDCE                                         f  lfsr0/dout_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         0.831    -0.859    lfsr0/clk_out1
    SLICE_X52Y15         FDCE                                         r  lfsr0/dout_reg[12]/C
                         clock pessimism              0.253    -0.605    
    SLICE_X52Y15         FDCE (Remov_fdce_C_CLR)     -0.067    -0.672    lfsr0/dout_reg[12]
  -------------------------------------------------------------------
                         required time                          0.672    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.458    

Slack (MET) :             0.458ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lfsr0/dout_reg[14]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.164ns (40.448%)  route 0.241ns (59.552%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         0.562    -0.619    clk_50mhz
    SLICE_X50Y14         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y14         FDRE (Prop_fdre_C_Q)         0.164    -0.455 f  reset_reg/Q
                         net (fo=74, routed)          0.241    -0.214    lfsr0/LED_OBUF[0]
    SLICE_X52Y15         FDCE                                         f  lfsr0/dout_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         0.831    -0.859    lfsr0/clk_out1
    SLICE_X52Y15         FDCE                                         r  lfsr0/dout_reg[14]/C
                         clock pessimism              0.253    -0.605    
    SLICE_X52Y15         FDCE (Remov_fdce_C_CLR)     -0.067    -0.672    lfsr0/dout_reg[14]
  -------------------------------------------------------------------
                         required time                          0.672    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.458    

Slack (MET) :             0.462ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lfsr0/dout_reg[10]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.164ns (40.448%)  route 0.241ns (59.552%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         0.562    -0.619    clk_50mhz
    SLICE_X50Y14         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y14         FDRE (Prop_fdre_C_Q)         0.164    -0.455 f  reset_reg/Q
                         net (fo=74, routed)          0.241    -0.214    lfsr0/LED_OBUF[0]
    SLICE_X52Y15         FDPE                                         f  lfsr0/dout_reg[10]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         0.831    -0.859    lfsr0/clk_out1
    SLICE_X52Y15         FDPE                                         r  lfsr0/dout_reg[10]/C
                         clock pessimism              0.253    -0.605    
    SLICE_X52Y15         FDPE (Remov_fdpe_C_PRE)     -0.071    -0.676    lfsr0/dout_reg[10]
  -------------------------------------------------------------------
                         required time                          0.676    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.462    

Slack (MET) :             0.462ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lfsr0/dout_reg[11]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.164ns (40.448%)  route 0.241ns (59.552%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         0.562    -0.619    clk_50mhz
    SLICE_X50Y14         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y14         FDRE (Prop_fdre_C_Q)         0.164    -0.455 f  reset_reg/Q
                         net (fo=74, routed)          0.241    -0.214    lfsr0/LED_OBUF[0]
    SLICE_X52Y15         FDPE                                         f  lfsr0/dout_reg[11]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         0.831    -0.859    lfsr0/clk_out1
    SLICE_X52Y15         FDPE                                         r  lfsr0/dout_reg[11]/C
                         clock pessimism              0.253    -0.605    
    SLICE_X52Y15         FDPE (Remov_fdpe_C_PRE)     -0.071    -0.676    lfsr0/dout_reg[11]
  -------------------------------------------------------------------
                         required time                          0.676    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.462    

Slack (MET) :             0.462ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lfsr0/dout_reg[13]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.164ns (40.448%)  route 0.241ns (59.552%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         0.562    -0.619    clk_50mhz
    SLICE_X50Y14         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y14         FDRE (Prop_fdre_C_Q)         0.164    -0.455 f  reset_reg/Q
                         net (fo=74, routed)          0.241    -0.214    lfsr0/LED_OBUF[0]
    SLICE_X52Y15         FDPE                                         f  lfsr0/dout_reg[13]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         0.831    -0.859    lfsr0/clk_out1
    SLICE_X52Y15         FDPE                                         r  lfsr0/dout_reg[13]/C
                         clock pessimism              0.253    -0.605    
    SLICE_X52Y15         FDPE (Remov_fdpe_C_PRE)     -0.071    -0.676    lfsr0/dout_reg[13]
  -------------------------------------------------------------------
                         required time                          0.676    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.462    

Slack (MET) :             0.462ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lfsr0/dout_reg[15]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.164ns (40.448%)  route 0.241ns (59.552%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         0.562    -0.619    clk_50mhz
    SLICE_X50Y14         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y14         FDRE (Prop_fdre_C_Q)         0.164    -0.455 f  reset_reg/Q
                         net (fo=74, routed)          0.241    -0.214    lfsr0/LED_OBUF[0]
    SLICE_X52Y15         FDPE                                         f  lfsr0/dout_reg[15]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         0.831    -0.859    lfsr0/clk_out1
    SLICE_X52Y15         FDPE                                         r  lfsr0/dout_reg[15]/C
                         clock pessimism              0.253    -0.605    
    SLICE_X52Y15         FDPE (Remov_fdpe_C_PRE)     -0.071    -0.676    lfsr0/dout_reg[15]
  -------------------------------------------------------------------
                         required time                          0.676    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.462    

Slack (MET) :             0.483ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lfsr0/dout_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.164ns (40.448%)  route 0.241ns (59.552%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         0.562    -0.619    clk_50mhz
    SLICE_X50Y14         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y14         FDRE (Prop_fdre_C_Q)         0.164    -0.455 f  reset_reg/Q
                         net (fo=74, routed)          0.241    -0.214    lfsr0/LED_OBUF[0]
    SLICE_X53Y15         FDCE                                         f  lfsr0/dout_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         0.831    -0.859    lfsr0/clk_out1
    SLICE_X53Y15         FDCE                                         r  lfsr0/dout_reg[1]/C
                         clock pessimism              0.253    -0.605    
    SLICE_X53Y15         FDCE (Remov_fdce_C_CLR)     -0.092    -0.697    lfsr0/dout_reg[1]
  -------------------------------------------------------------------
                         required time                          0.697    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.483    

Slack (MET) :             0.483ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lfsr0/dout_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.164ns (40.448%)  route 0.241ns (59.552%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         0.562    -0.619    clk_50mhz
    SLICE_X50Y14         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y14         FDRE (Prop_fdre_C_Q)         0.164    -0.455 f  reset_reg/Q
                         net (fo=74, routed)          0.241    -0.214    lfsr0/LED_OBUF[0]
    SLICE_X53Y15         FDCE                                         f  lfsr0/dout_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         0.831    -0.859    lfsr0/clk_out1
    SLICE_X53Y15         FDCE                                         r  lfsr0/dout_reg[2]/C
                         clock pessimism              0.253    -0.605    
    SLICE_X53Y15         FDCE (Remov_fdce_C_CLR)     -0.092    -0.697    lfsr0/dout_reg[2]
  -------------------------------------------------------------------
                         required time                          0.697    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.483    

Slack (MET) :             0.483ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lfsr0/dout_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.164ns (40.448%)  route 0.241ns (59.552%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         0.562    -0.619    clk_50mhz
    SLICE_X50Y14         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y14         FDRE (Prop_fdre_C_Q)         0.164    -0.455 f  reset_reg/Q
                         net (fo=74, routed)          0.241    -0.214    lfsr0/LED_OBUF[0]
    SLICE_X53Y15         FDCE                                         f  lfsr0/dout_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         0.831    -0.859    lfsr0/clk_out1
    SLICE_X53Y15         FDCE                                         r  lfsr0/dout_reg[3]/C
                         clock pessimism              0.253    -0.605    
    SLICE_X53Y15         FDCE (Remov_fdce_C_CLR)     -0.092    -0.697    lfsr0/dout_reg[3]
  -------------------------------------------------------------------
                         required time                          0.697    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.483    

Slack (MET) :             0.483ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lfsr0/dout_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.164ns (40.448%)  route 0.241ns (59.552%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         0.562    -0.619    clk_50mhz
    SLICE_X50Y14         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y14         FDRE (Prop_fdre_C_Q)         0.164    -0.455 f  reset_reg/Q
                         net (fo=74, routed)          0.241    -0.214    lfsr0/LED_OBUF[0]
    SLICE_X53Y15         FDCE                                         f  lfsr0/dout_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u0/inst/clkout1_buf/O
                         net (fo=131, routed)         0.831    -0.859    lfsr0/clk_out1
    SLICE_X53Y15         FDCE                                         r  lfsr0/dout_reg[4]/C
                         clock pessimism              0.253    -0.605    
    SLICE_X53Y15         FDCE (Remov_fdce_C_CLR)     -0.092    -0.697    lfsr0/dout_reg[4]
  -------------------------------------------------------------------
                         required time                          0.697    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.483    





