// Seed: 3154256914
module module_0 (
    input uwire id_0,
    output tri id_1,
    output tri1 id_2,
    input tri id_3,
    input wire id_4,
    output wor id_5,
    input wire id_6,
    input supply0 id_7,
    input supply0 id_8,
    input supply1 id_9,
    input tri id_10,
    input wand id_11,
    input tri id_12
);
  logic id_14, id_15;
  assign id_15 = 1;
endmodule
module module_1 (
    input  tri   id_0,
    output wire  id_1,
    input  wor   id_2,
    input  uwire id_3,
    output wand  id_4,
    input  tri   id_5,
    input  tri   id_6,
    output tri   id_7
);
  assign id_4 = -1;
  module_0 modCall_1 (
      id_2,
      id_4,
      id_4,
      id_0,
      id_6,
      id_4,
      id_5,
      id_6,
      id_3,
      id_3,
      id_0,
      id_5,
      id_5
  );
  assign modCall_1.id_15 = 0;
endmodule
