
---------- Begin Simulation Statistics ----------
sim_seconds                                  2.852796                       # Number of seconds simulated
sim_ticks                                2852795541500                       # Number of ticks simulated
final_tick                               2852795541500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 152327                       # Simulator instruction rate (inst/s)
host_op_rate                                   184181                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             3876544573                       # Simulator tick rate (ticks/s)
host_mem_usage                                 573860                       # Number of bytes of host memory used
host_seconds                                   735.91                       # Real time elapsed on the host
sim_insts                                   112099513                       # Number of instructions simulated
sim_ops                                     135541235                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.physmem.bytes_read::cpu.dtb.walker         7488                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu.itb.walker           64                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu.inst           1672384                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data           9151084                       # Number of bytes read from this memory
system.physmem.bytes_read::realview.ide           960                       # Number of bytes read from this memory
system.physmem.bytes_read::total             10831980                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst      1672384                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total         1672384                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      7949952                       # Number of bytes written to this memory
system.physmem.bytes_written::cpu.data          17524                       # Number of bytes written to this memory
system.physmem.bytes_written::total           7967476                       # Number of bytes written to this memory
system.physmem.num_reads::cpu.dtb.walker          117                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.itb.walker            1                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.inst              26131                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data             143507                       # Number of read requests responded to by this memory
system.physmem.num_reads::realview.ide             15                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                169771                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks          124218                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.data              4381                       # Number of write requests responded to by this memory
system.physmem.num_writes::total               128599                       # Number of write requests responded to by this memory
system.physmem.bw_read::cpu.dtb.walker           2625                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.itb.walker             22                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.inst               586226                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data              3207760                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::realview.ide              337                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                 3796970                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst          586226                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             586226                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks           2786723                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::cpu.data                6143                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total                2792866                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks           2786723                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.dtb.walker          2625                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.itb.walker            22                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.inst              586226                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data             3213903                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::realview.ide             337                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total                6589836                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.readReqs                        169771                       # Number of read requests accepted
system.physmem.writeReqs                       164823                       # Number of write requests accepted
system.physmem.readBursts                      169771                       # Number of DRAM read bursts, including those serviced by the write queue
system.physmem.writeBursts                     164823                       # Number of DRAM write bursts, including those merged in the write queue
system.physmem.bytesReadDRAM                 10857344                       # Total number of bytes read from DRAM
system.physmem.bytesReadWrQ                      8000                       # Total number of bytes read from write queue
system.physmem.bytesWritten                   9026432                       # Total number of bytes written to DRAM
system.physmem.bytesReadSys                  10831980                       # Total read bytes from the system interface side
system.physmem.bytesWrittenSys               10285812                       # Total written bytes from the system interface side
system.physmem.servicedByWrQ                      125                       # Number of DRAM read bursts serviced by the write queue
system.physmem.mergedWrBursts                   23760                       # Number of DRAM write bursts merged with an existing one
system.physmem.neitherReadNorWriteReqs           4596                       # Number of requests that are neither read nor write
system.physmem.perBankRdBursts::0               10712                       # Per bank write bursts
system.physmem.perBankRdBursts::1               10437                       # Per bank write bursts
system.physmem.perBankRdBursts::2               10571                       # Per bank write bursts
system.physmem.perBankRdBursts::3               10533                       # Per bank write bursts
system.physmem.perBankRdBursts::4               13317                       # Per bank write bursts
system.physmem.perBankRdBursts::5               10551                       # Per bank write bursts
system.physmem.perBankRdBursts::6               11242                       # Per bank write bursts
system.physmem.perBankRdBursts::7               11054                       # Per bank write bursts
system.physmem.perBankRdBursts::8               10299                       # Per bank write bursts
system.physmem.perBankRdBursts::9               10415                       # Per bank write bursts
system.physmem.perBankRdBursts::10              10045                       # Per bank write bursts
system.physmem.perBankRdBursts::11               9308                       # Per bank write bursts
system.physmem.perBankRdBursts::12              10198                       # Per bank write bursts
system.physmem.perBankRdBursts::13              10751                       # Per bank write bursts
system.physmem.perBankRdBursts::14              10066                       # Per bank write bursts
system.physmem.perBankRdBursts::15              10147                       # Per bank write bursts
system.physmem.perBankWrBursts::0                8889                       # Per bank write bursts
system.physmem.perBankWrBursts::1                8834                       # Per bank write bursts
system.physmem.perBankWrBursts::2                9167                       # Per bank write bursts
system.physmem.perBankWrBursts::3                9119                       # Per bank write bursts
system.physmem.perBankWrBursts::4                8534                       # Per bank write bursts
system.physmem.perBankWrBursts::5                8844                       # Per bank write bursts
system.physmem.perBankWrBursts::6                9286                       # Per bank write bursts
system.physmem.perBankWrBursts::7                9148                       # Per bank write bursts
system.physmem.perBankWrBursts::8                9054                       # Per bank write bursts
system.physmem.perBankWrBursts::9                9024                       # Per bank write bursts
system.physmem.perBankWrBursts::10               8594                       # Per bank write bursts
system.physmem.perBankWrBursts::11               8355                       # Per bank write bursts
system.physmem.perBankWrBursts::12               8781                       # Per bank write bursts
system.physmem.perBankWrBursts::13               8812                       # Per bank write bursts
system.physmem.perBankWrBursts::14               8169                       # Per bank write bursts
system.physmem.perBankWrBursts::15               8428                       # Per bank write bursts
system.physmem.numRdRetry                           0                       # Number of times read queue was full causing retry
system.physmem.numWrRetry                          51                       # Number of times write queue was full causing retry
system.physmem.totGap                    2852795136500                       # Total gap between requests
system.physmem.readPktSize::0                       0                       # Read request sizes (log2)
system.physmem.readPktSize::1                       0                       # Read request sizes (log2)
system.physmem.readPktSize::2                     543                       # Read request sizes (log2)
system.physmem.readPktSize::3                      14                       # Read request sizes (log2)
system.physmem.readPktSize::4                       0                       # Read request sizes (log2)
system.physmem.readPktSize::5                       0                       # Read request sizes (log2)
system.physmem.readPktSize::6                  169214                       # Read request sizes (log2)
system.physmem.writePktSize::0                      0                       # Write request sizes (log2)
system.physmem.writePktSize::1                      0                       # Write request sizes (log2)
system.physmem.writePktSize::2                   4381                       # Write request sizes (log2)
system.physmem.writePktSize::3                      0                       # Write request sizes (log2)
system.physmem.writePktSize::4                      0                       # Write request sizes (log2)
system.physmem.writePktSize::5                      0                       # Write request sizes (log2)
system.physmem.writePktSize::6                 160442                       # Write request sizes (log2)
system.physmem.rdQLenPdf::0                    162758                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::1                      6597                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::2                       279                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::3                         1                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::4                         1                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::5                         1                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::6                         1                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::7                         1                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::8                         1                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::9                         1                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::10                        1                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::11                        1                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::12                        1                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::13                        1                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::14                        1                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::15                        0                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::16                        0                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::17                        0                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::18                        0                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::19                        0                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::20                        0                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::21                        0                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::22                        0                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::23                        0                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::24                        0                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::25                        0                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::26                        0                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::27                        0                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::28                        0                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::29                        0                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::30                        0                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::31                        0                       # What read queue length does an incoming req see
system.physmem.wrQLenPdf::0                         1                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::1                         1                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::2                         1                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::3                         1                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::4                         1                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::5                         1                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::6                         1                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::7                         1                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::8                         1                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::9                         1                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::10                        1                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::11                        1                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::12                        1                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::13                        1                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::14                        1                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::15                     1516                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::16                     1699                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::17                     5280                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::18                     5852                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::19                     5924                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::20                     5946                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::21                     6342                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::22                     6398                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::23                     7894                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::24                     6370                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::25                     6428                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::26                     7866                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::27                     6812                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::28                     6543                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::29                     8817                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::30                     7197                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::31                     6972                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::32                     6804                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::33                     1271                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::34                      983                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::35                     1250                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::36                     2382                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::37                     2008                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::38                     1709                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::39                     1835                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::40                     2187                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::41                     1851                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::42                     1900                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::43                     1690                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::44                     1804                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::45                     1636                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::46                     1366                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::47                     1353                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::48                     1187                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::49                      764                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::50                      515                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::51                      464                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::52                      320                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::53                      251                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::54                      245                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::55                      214                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::56                      240                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::57                      178                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::58                      160                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::59                      125                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::60                      125                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::61                      139                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::62                       87                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::63                      149                       # What write queue length does an incoming req see
system.physmem.bytesPerActivate::samples        61582                       # Bytes accessed per row activation
system.physmem.bytesPerActivate::mean      322.881881                       # Bytes accessed per row activation
system.physmem.bytesPerActivate::gmean     189.150015                       # Bytes accessed per row activation
system.physmem.bytesPerActivate::stdev     338.764187                       # Bytes accessed per row activation
system.physmem.bytesPerActivate::0-127          22212     36.07%     36.07% # Bytes accessed per row activation
system.physmem.bytesPerActivate::128-255        14518     23.58%     59.64% # Bytes accessed per row activation
system.physmem.bytesPerActivate::256-383         6522     10.59%     70.23% # Bytes accessed per row activation
system.physmem.bytesPerActivate::384-511         3539      5.75%     75.98% # Bytes accessed per row activation
system.physmem.bytesPerActivate::512-639         2583      4.19%     80.18% # Bytes accessed per row activation
system.physmem.bytesPerActivate::640-767         1569      2.55%     82.72% # Bytes accessed per row activation
system.physmem.bytesPerActivate::768-895         1183      1.92%     84.64% # Bytes accessed per row activation
system.physmem.bytesPerActivate::896-1023         1177      1.91%     86.56% # Bytes accessed per row activation
system.physmem.bytesPerActivate::1024-1151         8279     13.44%    100.00% # Bytes accessed per row activation
system.physmem.bytesPerActivate::total          61582                       # Bytes accessed per row activation
system.physmem.rdPerTurnAround::samples          5853                       # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::mean        28.981890                       # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::stdev      585.529205                       # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::0-2047           5852     99.98%     99.98% # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::43008-45055            1      0.02%    100.00% # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::total            5853                       # Reads before turning the bus around for writes
system.physmem.wrPerTurnAround::samples          5853                       # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::mean        24.096703                       # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::gmean       18.379226                       # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::stdev       43.965113                       # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::16-31            5522     94.34%     94.34% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::32-47              97      1.66%     96.00% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::48-63              18      0.31%     96.31% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::64-79              12      0.21%     96.51% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::80-95              21      0.36%     96.87% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::96-111             25      0.43%     97.30% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::112-127            23      0.39%     97.69% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::128-143            16      0.27%     97.97% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::144-159            12      0.21%     98.17% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::160-175             2      0.03%     98.21% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::176-191            16      0.27%     98.48% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::192-207            11      0.19%     98.67% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::208-223            11      0.19%     98.86% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::224-239             5      0.09%     98.94% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::240-255             1      0.02%     98.96% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::256-271             1      0.02%     98.97% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::272-287             1      0.02%     98.99% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::288-303             9      0.15%     99.15% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::304-319             6      0.10%     99.25% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::320-335             2      0.03%     99.28% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::336-351             7      0.12%     99.40% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::352-367            16      0.27%     99.68% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::368-383             1      0.02%     99.69% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::384-399             2      0.03%     99.73% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::400-415             4      0.07%     99.79% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::416-431             1      0.02%     99.81% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::432-447             3      0.05%     99.86% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::448-463             1      0.02%     99.88% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::512-527             1      0.02%     99.90% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::544-559             1      0.02%     99.91% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::560-575             2      0.03%     99.95% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::688-703             2      0.03%     99.98% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::928-943             1      0.02%    100.00% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::total            5853                       # Writes before turning the bus around for reads
system.physmem.totQLat                     1681739444                       # Total ticks spent queuing
system.physmem.totMemAccLat                4862601944                       # Total ticks spent from burst creation until serviced by the DRAM
system.physmem.totBusLat                    848230000                       # Total ticks spent in databus transfers
system.physmem.avgQLat                        9913.23                       # Average queueing delay per DRAM burst
system.physmem.avgBusLat                      5000.00                       # Average bus latency per DRAM burst
system.physmem.avgMemAccLat                  28663.23                       # Average memory access latency per DRAM burst
system.physmem.avgRdBW                           3.81                       # Average DRAM read bandwidth in MiByte/s
system.physmem.avgWrBW                           3.16                       # Average achieved write bandwidth in MiByte/s
system.physmem.avgRdBWSys                        3.80                       # Average system read bandwidth in MiByte/s
system.physmem.avgWrBWSys                        3.61                       # Average system write bandwidth in MiByte/s
system.physmem.peakBW                        12800.00                       # Theoretical peak bandwidth in MiByte/s
system.physmem.busUtil                           0.05                       # Data bus utilization in percentage
system.physmem.busUtilRead                       0.03                       # Data bus utilization in percentage for reads
system.physmem.busUtilWrite                      0.02                       # Data bus utilization in percentage for writes
system.physmem.avgRdQLen                         1.01                       # Average read queue length when enqueuing
system.physmem.avgWrQLen                        25.33                       # Average write queue length when enqueuing
system.physmem.readRowHits                     140075                       # Number of row buffer hits during reads
system.physmem.writeRowHits                    109026                       # Number of row buffer hits during writes
system.physmem.readRowHitRate                   82.57                       # Row buffer hit rate for reads
system.physmem.writeRowHitRate                  77.29                       # Row buffer hit rate for writes
system.physmem.avgGap                      8526139.55                       # Average gap between requests
system.physmem.pageHitRate                      80.17                       # Row buffer hit rate, read and write combined
system.physmem_0.actEnergy                  241398360                       # Energy for activate commands per rank (pJ)
system.physmem_0.preEnergy                  131715375                       # Energy for precharge commands per rank (pJ)
system.physmem_0.readEnergy                 689652600                       # Energy for read commands per rank (pJ)
system.physmem_0.writeEnergy                465400080                       # Energy for write commands per rank (pJ)
system.physmem_0.refreshEnergy           186330281280                       # Energy for refresh commands per rank (pJ)
system.physmem_0.actBackEnergy            83595060855                       # Energy for active background per rank (pJ)
system.physmem_0.preBackEnergy           1638344286000                       # Energy for precharge background per rank (pJ)
system.physmem_0.totalEnergy             1909797794550                       # Total energy per rank (pJ)
system.physmem_0.averagePower              669.449413                       # Core power per rank (mW)
system.physmem_0.memoryStateTime::IDLE   2725393996990                       # Time in different power states
system.physmem_0.memoryStateTime::REF     95260880000                       # Time in different power states
system.physmem_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.physmem_0.memoryStateTime::ACT     32133948010                       # Time in different power states
system.physmem_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.physmem_1.actEnergy                  224161560                       # Energy for activate commands per rank (pJ)
system.physmem_1.preEnergy                  122310375                       # Energy for precharge commands per rank (pJ)
system.physmem_1.readEnergy                 633578400                       # Energy for read commands per rank (pJ)
system.physmem_1.writeEnergy                448526160                       # Energy for write commands per rank (pJ)
system.physmem_1.refreshEnergy           186330281280                       # Energy for refresh commands per rank (pJ)
system.physmem_1.actBackEnergy            82127793645                       # Energy for active background per rank (pJ)
system.physmem_1.preBackEnergy           1639631362500                       # Energy for precharge background per rank (pJ)
system.physmem_1.totalEnergy             1909518013920                       # Total energy per rank (pJ)
system.physmem_1.averagePower              669.351340                       # Core power per rank (mW)
system.physmem_1.memoryStateTime::IDLE   2727553667240                       # Time in different power states
system.physmem_1.memoryStateTime::REF     95260880000                       # Time in different power states
system.physmem_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.physmem_1.memoryStateTime::ACT     29980898760                       # Time in different power states
system.physmem_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.realview.nvmem.bytes_read::cpu.inst          448                       # Number of bytes read from this memory
system.realview.nvmem.bytes_read::total           448                       # Number of bytes read from this memory
system.realview.nvmem.bytes_inst_read::cpu.inst          448                       # Number of instructions bytes read from this memory
system.realview.nvmem.bytes_inst_read::total          448                       # Number of instructions bytes read from this memory
system.realview.nvmem.num_reads::cpu.inst            7                       # Number of read requests responded to by this memory
system.realview.nvmem.num_reads::total              7                       # Number of read requests responded to by this memory
system.realview.nvmem.bw_read::cpu.inst           157                       # Total read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_read::total              157                       # Total read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_inst_read::cpu.inst          157                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_inst_read::total          157                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_total::cpu.inst          157                       # Total bandwidth to/from this memory (bytes/s)
system.realview.nvmem.bw_total::total             157                       # Total bandwidth to/from this memory (bytes/s)
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_bytes                        1024                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_txs                             1                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_full_pages                   540                       # Number of full page size DMA writes.
system.cf0.dma_write_bytes                    2318336                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_txs                          631                       # Number of DMA write transactions.
system.cpu.branchPred.lookups                31028841                       # Number of BP lookups
system.cpu.branchPred.condPredicted          16848703                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           2523288                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             18558243                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                13348746                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             71.928932                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                 7829101                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect            1515846                       # Number of incorrect RAS predictions.
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.walks                     66007                       # Table walker walks requested
system.cpu.dtb.walker.walksShort                66007                       # Table walker walks initiated with short descriptors
system.cpu.dtb.walker.walksShortTerminationLevel::Level1        43361                       # Level at which table walker walks with short descriptors terminate
system.cpu.dtb.walker.walksShortTerminationLevel::Level2        22646                       # Level at which table walker walks with short descriptors terminate
system.cpu.dtb.walker.walkWaitTime::samples        66007                       # Table walker wait (enqueue to first request) latency
system.cpu.dtb.walker.walkWaitTime::0           66007    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu.dtb.walker.walkWaitTime::total        66007                       # Table walker wait (enqueue to first request) latency
system.cpu.dtb.walker.walkCompletionTime::samples         7799                       # Table walker service (enqueue to completion) latency
system.cpu.dtb.walker.walkCompletionTime::mean 11136.363636                       # Table walker service (enqueue to completion) latency
system.cpu.dtb.walker.walkCompletionTime::gmean  8861.352080                       # Table walker service (enqueue to completion) latency
system.cpu.dtb.walker.walkCompletionTime::stdev  7418.451261                       # Table walker service (enqueue to completion) latency
system.cpu.dtb.walker.walkCompletionTime::0-16383         6073     77.87%     77.87% # Table walker service (enqueue to completion) latency
system.cpu.dtb.walker.walkCompletionTime::16384-32767         1719     22.04%     99.91% # Table walker service (enqueue to completion) latency
system.cpu.dtb.walker.walkCompletionTime::32768-49151            1      0.01%     99.92% # Table walker service (enqueue to completion) latency
system.cpu.dtb.walker.walkCompletionTime::81920-98303            4      0.05%     99.97% # Table walker service (enqueue to completion) latency
system.cpu.dtb.walker.walkCompletionTime::98304-114687            1      0.01%     99.99% # Table walker service (enqueue to completion) latency
system.cpu.dtb.walker.walkCompletionTime::180224-196607            1      0.01%    100.00% # Table walker service (enqueue to completion) latency
system.cpu.dtb.walker.walkCompletionTime::total         7799                       # Table walker service (enqueue to completion) latency
system.cpu.dtb.walker.walksPending::samples    262515000                       # Table walker pending requests distribution
system.cpu.dtb.walker.walksPending::0       262515000    100.00%    100.00% # Table walker pending requests distribution
system.cpu.dtb.walker.walksPending::total    262515000                       # Table walker pending requests distribution
system.cpu.dtb.walker.walkPageSizes::4K          6423     82.36%     82.36% # Table walker page sizes translated
system.cpu.dtb.walker.walkPageSizes::1M          1376     17.64%    100.00% # Table walker page sizes translated
system.cpu.dtb.walker.walkPageSizes::total         7799                       # Table walker page sizes translated
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data        66007                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total        66007                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data         7799                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total         7799                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total        73806                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                     24765986                       # DTB read hits
system.cpu.dtb.read_misses                      59321                       # DTB read misses
system.cpu.dtb.write_hits                    19441821                       # DTB write hits
system.cpu.dtb.write_misses                      6686                       # DTB write misses
system.cpu.dtb.flush_tlb                           64                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                      917                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                     4350                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                      1269                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                   1784                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                       729                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                 24825307                       # DTB read accesses
system.cpu.dtb.write_accesses                19448507                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                          44207807                       # DTB hits
system.cpu.dtb.misses                           66007                       # DTB misses
system.cpu.dtb.accesses                      44273814                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.walks                      5444                       # Table walker walks requested
system.cpu.itb.walker.walksShort                 5444                       # Table walker walks initiated with short descriptors
system.cpu.itb.walker.walksShortTerminationLevel::Level1          317                       # Level at which table walker walks with short descriptors terminate
system.cpu.itb.walker.walksShortTerminationLevel::Level2         5127                       # Level at which table walker walks with short descriptors terminate
system.cpu.itb.walker.walkWaitTime::samples         5444                       # Table walker wait (enqueue to first request) latency
system.cpu.itb.walker.walkWaitTime::0            5444    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu.itb.walker.walkWaitTime::total         5444                       # Table walker wait (enqueue to first request) latency
system.cpu.itb.walker.walkCompletionTime::samples         3189                       # Table walker service (enqueue to completion) latency
system.cpu.itb.walker.walkCompletionTime::mean 11300.094073                       # Table walker service (enqueue to completion) latency
system.cpu.itb.walker.walkCompletionTime::gmean  9048.158428                       # Table walker service (enqueue to completion) latency
system.cpu.itb.walker.walkCompletionTime::stdev  7023.995661                       # Table walker service (enqueue to completion) latency
system.cpu.itb.walker.walkCompletionTime::0-8191         1265     39.67%     39.67% # Table walker service (enqueue to completion) latency
system.cpu.itb.walker.walkCompletionTime::8192-16383         1207     37.85%     77.52% # Table walker service (enqueue to completion) latency
system.cpu.itb.walker.walkCompletionTime::16384-24575          716     22.45%     99.97% # Table walker service (enqueue to completion) latency
system.cpu.itb.walker.walkCompletionTime::81920-90111            1      0.03%    100.00% # Table walker service (enqueue to completion) latency
system.cpu.itb.walker.walkCompletionTime::total         3189                       # Table walker service (enqueue to completion) latency
system.cpu.itb.walker.walksPending::samples    262109500                       # Table walker pending requests distribution
system.cpu.itb.walker.walksPending::0       262109500    100.00%    100.00% # Table walker pending requests distribution
system.cpu.itb.walker.walksPending::total    262109500                       # Table walker pending requests distribution
system.cpu.itb.walker.walkPageSizes::4K          2879     90.28%     90.28% # Table walker page sizes translated
system.cpu.itb.walker.walkPageSizes::1M           310      9.72%    100.00% # Table walker page sizes translated
system.cpu.itb.walker.walkPageSizes::total         3189                       # Table walker page sizes translated
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst         5444                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total         5444                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst         3189                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total         3189                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total         8633                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                     57608448                       # ITB inst hits
system.cpu.itb.inst_misses                       5444                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                           64                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                      917                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                     2978                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                      8408                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                 57613892                       # ITB inst accesses
system.cpu.itb.hits                          57608448                       # DTB hits
system.cpu.itb.misses                            5444                       # DTB misses
system.cpu.itb.accesses                      57613892                       # DTB accesses
system.cpu.numCycles                        315454477                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   112099513                       # Number of instructions committed
system.cpu.committedOps                     135541235                       # Number of ops (including micro ops) committed
system.cpu.discardedOps                       7725935                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.numFetchSuspends                      3035                       # Number of times Execute suspended instruction fetching
system.cpu.quiesceCycles                   5390197145                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.cpi                               2.814058                       # CPI: cycles per instruction
system.cpu.ipc                               0.355359                       # IPC: instructions per cycle
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                     3035                       # number of quiesce instructions executed
system.cpu.tickCycles                       227606231                       # Number of cycles that the object actually ticked
system.cpu.idleCycles                        87848246                       # Total number of cycles that the object has spent stopped
system.cpu.dcache.tags.replacements            842088                       # number of replacements
system.cpu.dcache.tags.tagsinuse           511.947851                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            42623753                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            842600                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             50.585987                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle         313221250                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   511.947851                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999898                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999898                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          104                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          352                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           56                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         176253823                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        176253823                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data     23074723                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        23074723                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     18285747                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       18285747                       # number of WriteReq hits
system.cpu.dcache.SoftPFReq_hits::cpu.data       356646                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total        356646                       # number of SoftPFReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data       443503                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total       443503                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data       460198                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total       460198                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data      41360470                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         41360470                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     41717116                       # number of overall hits
system.cpu.dcache.overall_hits::total        41717116                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data       491782                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        491782                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       547820                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       547820                       # number of WriteReq misses
system.cpu.dcache.SoftPFReq_misses::cpu.data       169860                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total       169860                       # number of SoftPFReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data        22518                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total        22518                       # number of LoadLockedReq misses
system.cpu.dcache.StoreCondReq_misses::cpu.data            2                       # number of StoreCondReq misses
system.cpu.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu.dcache.demand_misses::cpu.data      1039602                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1039602                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      1209462                       # number of overall misses
system.cpu.dcache.overall_misses::total       1209462                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data   7264308005                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   7264308005                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data  23337097788                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  23337097788                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data    285724000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    285724000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::cpu.data       165500                       # number of StoreCondReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::total       165500                       # number of StoreCondReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data  30601405793                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  30601405793                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data  30601405793                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  30601405793                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     23566505                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     23566505                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     18833567                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     18833567                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::cpu.data       526506                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total       526506                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data       466021                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total       466021                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data       460200                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total       460200                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     42400072                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     42400072                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     42926578                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     42926578                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.020868                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.020868                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.029087                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.029087                       # miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::cpu.data     0.322617                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.322617                       # miss rate for SoftPFReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.048320                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.048320                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::cpu.data     0.000004                       # miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::total     0.000004                       # miss rate for StoreCondReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.024519                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.024519                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.028175                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.028175                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 14771.398719                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 14771.398719                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 42599.937549                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 42599.937549                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 12688.693490                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 12688.693490                       # average LoadLockedReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::cpu.data        82750                       # average StoreCondReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::total        82750                       # average StoreCondReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 29435.693461                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 29435.693461                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 25301.667843                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 25301.667843                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          252                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                21                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs           12                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks       697883                       # number of writebacks
system.cpu.dcache.writebacks::total            697883                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data        74969                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        74969                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data       249041                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       249041                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data        14294                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total        14294                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data       324010                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       324010                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data       324010                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       324010                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data       416813                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       416813                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       298779                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       298779                       # number of WriteReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::cpu.data       121645                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total       121645                       # number of SoftPFReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data         8224                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         8224                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::cpu.data            2                       # number of StoreCondReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::total            2                       # number of StoreCondReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data       715592                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       715592                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data       837237                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       837237                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::cpu.data        31128                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total        31128                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::cpu.data        27583                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total        27583                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.overall_mshr_uncacheable_misses::cpu.data        58711                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        58711                       # number of overall MSHR uncacheable misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data   5688327646                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   5688327646                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data  12278776156                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  12278776156                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::cpu.data   1560607790                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total   1560607790                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data    106146500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    106146500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::cpu.data       162500                       # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::total       162500                       # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data  17967103802                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  17967103802                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data  19527711592                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  19527711592                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::cpu.data   5837082750                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total   5837082750                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::cpu.data   4510053000                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total   4510053000                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::cpu.data  10347135750                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total  10347135750                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.017687                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.017687                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.015864                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.015864                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::cpu.data     0.231042                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.231042                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data     0.017647                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.017647                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::cpu.data     0.000004                       # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.016877                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.016877                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.019504                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.019504                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 13647.193456                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 13647.193456                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 41096.516676                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 41096.516676                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::cpu.data 12829.197994                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 12829.197994                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data 12906.918774                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 12906.918774                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::cpu.data        81250                       # average StoreCondReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::total        81250                       # average StoreCondReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 25108.027762                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 25108.027762                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 23323.994988                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 23323.994988                       # average overall mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu.data 187518.721087                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 187518.721087                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu.data 163508.429105                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total 163508.429105                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::cpu.data 176238.451909                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 176238.451909                       # average overall mshr uncacheable latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements           2896868                       # number of replacements
system.cpu.icache.tags.tagsinuse           511.399912                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            54702268                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           2897380                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             18.879908                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle       15532248250                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   511.399912                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.998828                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.998828                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          110                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          208                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          194                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          60497051                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         60497051                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst     54702268                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        54702268                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      54702268                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         54702268                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     54702268                       # number of overall hits
system.cpu.icache.overall_hits::total        54702268                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst      2897392                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       2897392                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst      2897392                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        2897392                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst      2897392                       # number of overall misses
system.cpu.icache.overall_misses::total       2897392                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst  39291591662                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  39291591662                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst  39291591662                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  39291591662                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst  39291591662                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  39291591662                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     57599660                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     57599660                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     57599660                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     57599660                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     57599660                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     57599660                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.050302                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.050302                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.050302                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.050302                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.050302                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.050302                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 13561.020277                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13561.020277                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 13561.020277                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13561.020277                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 13561.020277                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13561.020277                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_misses::cpu.inst      2897392                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      2897392                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst      2897392                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      2897392                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst      2897392                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      2897392                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_uncacheable::cpu.inst         3172                       # number of ReadReq MSHR uncacheable
system.cpu.icache.ReadReq_mshr_uncacheable::total         3172                       # number of ReadReq MSHR uncacheable
system.cpu.icache.overall_mshr_uncacheable_misses::cpu.inst         3172                       # number of overall MSHR uncacheable misses
system.cpu.icache.overall_mshr_uncacheable_misses::total         3172                       # number of overall MSHR uncacheable misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst  34935956838                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  34935956838                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst  34935956838                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  34935956838                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst  34935956838                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  34935956838                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_uncacheable_latency::cpu.inst    247386750                       # number of ReadReq MSHR uncacheable cycles
system.cpu.icache.ReadReq_mshr_uncacheable_latency::total    247386750                       # number of ReadReq MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_latency::cpu.inst    247386750                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_latency::total    247386750                       # number of overall MSHR uncacheable cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.050302                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.050302                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.050302                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.050302                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.050302                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.050302                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 12057.725305                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12057.725305                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 12057.725305                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12057.725305                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 12057.725305                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12057.725305                       # average overall mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_uncacheable_latency::cpu.inst 77990.778689                       # average ReadReq mshr uncacheable latency
system.cpu.icache.ReadReq_avg_mshr_uncacheable_latency::total 77990.778689                       # average ReadReq mshr uncacheable latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency::cpu.inst 77990.778689                       # average overall mshr uncacheable latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency::total 77990.778689                       # average overall mshr uncacheable latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.l2cache.tags.replacements            96519                       # number of replacements
system.cpu.l2cache.tags.tagsinuse        65064.584640                       # Cycle average of tags in use
system.cpu.l2cache.tags.total_refs            4043303                       # Total number of references to valid blocks.
system.cpu.l2cache.tags.sampled_refs           161770                       # Sample count of references to valid blocks.
system.cpu.l2cache.tags.avg_refs            24.994146                       # Average number of references to valid blocks.
system.cpu.l2cache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu.l2cache.tags.occ_blocks::writebacks 47432.807159                       # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_blocks::cpu.dtb.walker    63.814603                       # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_blocks::cpu.itb.walker     0.000383                       # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_blocks::cpu.inst 12239.354143                       # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_blocks::cpu.data  5328.608352                       # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_percent::writebacks     0.723767                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::cpu.dtb.walker     0.000974                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::cpu.itb.walker     0.000000                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::cpu.inst     0.186758                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::cpu.data     0.081308                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::total     0.992807                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_task_id_blocks::1023           39                       # Occupied blocks per task id
system.cpu.l2cache.tags.occ_task_id_blocks::1024        65212                       # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1023::4           39                       # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::1           92                       # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::2         2301                       # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::3         6950                       # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::4        55839                       # Occupied blocks per task id
system.cpu.l2cache.tags.occ_task_id_percent::1023     0.000595                       # Percentage of cache occupancy per task id
system.cpu.l2cache.tags.occ_task_id_percent::1024     0.995056                       # Percentage of cache occupancy per task id
system.cpu.l2cache.tags.tag_accesses         36587667                       # Number of tag accesses
system.cpu.l2cache.tags.data_accesses        36587667                       # Number of data accesses
system.cpu.l2cache.ReadReq_hits::cpu.dtb.walker        70357                       # number of ReadReq hits
system.cpu.l2cache.ReadReq_hits::cpu.itb.walker         4500                       # number of ReadReq hits
system.cpu.l2cache.ReadReq_hits::cpu.inst      2874373                       # number of ReadReq hits
system.cpu.l2cache.ReadReq_hits::cpu.data       532417                       # number of ReadReq hits
system.cpu.l2cache.ReadReq_hits::total        3481647                       # number of ReadReq hits
system.cpu.l2cache.Writeback_hits::writebacks       697883                       # number of Writeback hits
system.cpu.l2cache.Writeback_hits::total       697883                       # number of Writeback hits
system.cpu.l2cache.UpgradeReq_hits::cpu.data           51                       # number of UpgradeReq hits
system.cpu.l2cache.UpgradeReq_hits::total           51                       # number of UpgradeReq hits
system.cpu.l2cache.ReadExReq_hits::cpu.data       165019                       # number of ReadExReq hits
system.cpu.l2cache.ReadExReq_hits::total       165019                       # number of ReadExReq hits
system.cpu.l2cache.demand_hits::cpu.dtb.walker        70357                       # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::cpu.itb.walker         4500                       # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::cpu.inst      2874373                       # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::cpu.data       697436                       # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::total         3646666                       # number of demand (read+write) hits
system.cpu.l2cache.overall_hits::cpu.dtb.walker        70357                       # number of overall hits
system.cpu.l2cache.overall_hits::cpu.itb.walker         4500                       # number of overall hits
system.cpu.l2cache.overall_hits::cpu.inst      2874373                       # number of overall hits
system.cpu.l2cache.overall_hits::cpu.data       697436                       # number of overall hits
system.cpu.l2cache.overall_hits::total        3646666                       # number of overall hits
system.cpu.l2cache.ReadReq_misses::cpu.dtb.walker          117                       # number of ReadReq misses
system.cpu.l2cache.ReadReq_misses::cpu.itb.walker            1                       # number of ReadReq misses
system.cpu.l2cache.ReadReq_misses::cpu.inst        22990                       # number of ReadReq misses
system.cpu.l2cache.ReadReq_misses::cpu.data        14260                       # number of ReadReq misses
system.cpu.l2cache.ReadReq_misses::total        37368                       # number of ReadReq misses
system.cpu.l2cache.UpgradeReq_misses::cpu.data         2783                       # number of UpgradeReq misses
system.cpu.l2cache.UpgradeReq_misses::total         2783                       # number of UpgradeReq misses
system.cpu.l2cache.SCUpgradeReq_misses::cpu.data            2                       # number of SCUpgradeReq misses
system.cpu.l2cache.SCUpgradeReq_misses::total            2                       # number of SCUpgradeReq misses
system.cpu.l2cache.ReadExReq_misses::cpu.data       130931                       # number of ReadExReq misses
system.cpu.l2cache.ReadExReq_misses::total       130931                       # number of ReadExReq misses
system.cpu.l2cache.demand_misses::cpu.dtb.walker          117                       # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::cpu.itb.walker            1                       # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::cpu.inst        22990                       # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::cpu.data       145191                       # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::total        168299                       # number of demand (read+write) misses
system.cpu.l2cache.overall_misses::cpu.dtb.walker          117                       # number of overall misses
system.cpu.l2cache.overall_misses::cpu.itb.walker            1                       # number of overall misses
system.cpu.l2cache.overall_misses::cpu.inst        22990                       # number of overall misses
system.cpu.l2cache.overall_misses::cpu.data       145191                       # number of overall misses
system.cpu.l2cache.overall_misses::total       168299                       # number of overall misses
system.cpu.l2cache.ReadReq_miss_latency::cpu.dtb.walker     10468750                       # number of ReadReq miss cycles
system.cpu.l2cache.ReadReq_miss_latency::cpu.itb.walker        82500                       # number of ReadReq miss cycles
system.cpu.l2cache.ReadReq_miss_latency::cpu.inst   1843397750                       # number of ReadReq miss cycles
system.cpu.l2cache.ReadReq_miss_latency::cpu.data   1191861290                       # number of ReadReq miss cycles
system.cpu.l2cache.ReadReq_miss_latency::total   3045810290                       # number of ReadReq miss cycles
system.cpu.l2cache.UpgradeReq_miss_latency::cpu.data      1125464                       # number of UpgradeReq miss cycles
system.cpu.l2cache.UpgradeReq_miss_latency::total      1125464                       # number of UpgradeReq miss cycles
system.cpu.l2cache.SCUpgradeReq_miss_latency::cpu.data       160500                       # number of SCUpgradeReq miss cycles
system.cpu.l2cache.SCUpgradeReq_miss_latency::total       160500                       # number of SCUpgradeReq miss cycles
system.cpu.l2cache.ReadExReq_miss_latency::cpu.data  10149479687                       # number of ReadExReq miss cycles
system.cpu.l2cache.ReadExReq_miss_latency::total  10149479687                       # number of ReadExReq miss cycles
system.cpu.l2cache.demand_miss_latency::cpu.dtb.walker     10468750                       # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::cpu.itb.walker        82500                       # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::cpu.inst   1843397750                       # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::cpu.data  11341340977                       # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::total  13195289977                       # number of demand (read+write) miss cycles
system.cpu.l2cache.overall_miss_latency::cpu.dtb.walker     10468750                       # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::cpu.itb.walker        82500                       # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::cpu.inst   1843397750                       # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::cpu.data  11341340977                       # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::total  13195289977                       # number of overall miss cycles
system.cpu.l2cache.ReadReq_accesses::cpu.dtb.walker        70474                       # number of ReadReq accesses(hits+misses)
system.cpu.l2cache.ReadReq_accesses::cpu.itb.walker         4501                       # number of ReadReq accesses(hits+misses)
system.cpu.l2cache.ReadReq_accesses::cpu.inst      2897363                       # number of ReadReq accesses(hits+misses)
system.cpu.l2cache.ReadReq_accesses::cpu.data       546677                       # number of ReadReq accesses(hits+misses)
system.cpu.l2cache.ReadReq_accesses::total      3519015                       # number of ReadReq accesses(hits+misses)
system.cpu.l2cache.Writeback_accesses::writebacks       697883                       # number of Writeback accesses(hits+misses)
system.cpu.l2cache.Writeback_accesses::total       697883                       # number of Writeback accesses(hits+misses)
system.cpu.l2cache.UpgradeReq_accesses::cpu.data         2834                       # number of UpgradeReq accesses(hits+misses)
system.cpu.l2cache.UpgradeReq_accesses::total         2834                       # number of UpgradeReq accesses(hits+misses)
system.cpu.l2cache.SCUpgradeReq_accesses::cpu.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.cpu.l2cache.SCUpgradeReq_accesses::total            2                       # number of SCUpgradeReq accesses(hits+misses)
system.cpu.l2cache.ReadExReq_accesses::cpu.data       295950                       # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.ReadExReq_accesses::total       295950                       # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.demand_accesses::cpu.dtb.walker        70474                       # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::cpu.itb.walker         4501                       # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::cpu.inst      2897363                       # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::cpu.data       842627                       # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::total      3814965                       # number of demand (read+write) accesses
system.cpu.l2cache.overall_accesses::cpu.dtb.walker        70474                       # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::cpu.itb.walker         4501                       # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::cpu.inst      2897363                       # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::cpu.data       842627                       # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::total      3814965                       # number of overall (read+write) accesses
system.cpu.l2cache.ReadReq_miss_rate::cpu.dtb.walker     0.001660                       # miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_miss_rate::cpu.itb.walker     0.000222                       # miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_miss_rate::cpu.inst     0.007935                       # miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_miss_rate::cpu.data     0.026085                       # miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_miss_rate::total     0.010619                       # miss rate for ReadReq accesses
system.cpu.l2cache.UpgradeReq_miss_rate::cpu.data     0.982004                       # miss rate for UpgradeReq accesses
system.cpu.l2cache.UpgradeReq_miss_rate::total     0.982004                       # miss rate for UpgradeReq accesses
system.cpu.l2cache.SCUpgradeReq_miss_rate::cpu.data            1                       # miss rate for SCUpgradeReq accesses
system.cpu.l2cache.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.cpu.l2cache.ReadExReq_miss_rate::cpu.data     0.442409                       # miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_miss_rate::total     0.442409                       # miss rate for ReadExReq accesses
system.cpu.l2cache.demand_miss_rate::cpu.dtb.walker     0.001660                       # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::cpu.itb.walker     0.000222                       # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::cpu.inst     0.007935                       # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::cpu.data     0.172308                       # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::total     0.044115                       # miss rate for demand accesses
system.cpu.l2cache.overall_miss_rate::cpu.dtb.walker     0.001660                       # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::cpu.itb.walker     0.000222                       # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::cpu.inst     0.007935                       # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::cpu.data     0.172308                       # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::total     0.044115                       # miss rate for overall accesses
system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.dtb.walker 89476.495726                       # average ReadReq miss latency
system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.itb.walker        82500                       # average ReadReq miss latency
system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 80182.590257                       # average ReadReq miss latency
system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 83580.735624                       # average ReadReq miss latency
system.cpu.l2cache.ReadReq_avg_miss_latency::total 81508.517716                       # average ReadReq miss latency
system.cpu.l2cache.UpgradeReq_avg_miss_latency::cpu.data   404.406755                       # average UpgradeReq miss latency
system.cpu.l2cache.UpgradeReq_avg_miss_latency::total   404.406755                       # average UpgradeReq miss latency
system.cpu.l2cache.SCUpgradeReq_avg_miss_latency::cpu.data        80250                       # average SCUpgradeReq miss latency
system.cpu.l2cache.SCUpgradeReq_avg_miss_latency::total        80250                       # average SCUpgradeReq miss latency
system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 77517.774148                       # average ReadExReq miss latency
system.cpu.l2cache.ReadExReq_avg_miss_latency::total 77517.774148                       # average ReadExReq miss latency
system.cpu.l2cache.demand_avg_miss_latency::cpu.dtb.walker 89476.495726                       # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::cpu.itb.walker        82500                       # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 80182.590257                       # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::cpu.data 78113.250663                       # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::total 78403.852530                       # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::cpu.dtb.walker 89476.495726                       # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::cpu.itb.walker        82500                       # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 80182.590257                       # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::cpu.data 78113.250663                       # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::total 78403.852530                       # average overall miss latency
system.cpu.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.l2cache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu.l2cache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.l2cache.fast_writes                      0                       # number of fast writes performed
system.cpu.l2cache.cache_copies                     0                       # number of cache copies performed
system.cpu.l2cache.writebacks::writebacks        88028                       # number of writebacks
system.cpu.l2cache.writebacks::total            88028                       # number of writebacks
system.cpu.l2cache.ReadReq_mshr_hits::cpu.inst           21                       # number of ReadReq MSHR hits
system.cpu.l2cache.ReadReq_mshr_hits::cpu.data          146                       # number of ReadReq MSHR hits
system.cpu.l2cache.ReadReq_mshr_hits::total          167                       # number of ReadReq MSHR hits
system.cpu.l2cache.demand_mshr_hits::cpu.inst           21                       # number of demand (read+write) MSHR hits
system.cpu.l2cache.demand_mshr_hits::cpu.data          146                       # number of demand (read+write) MSHR hits
system.cpu.l2cache.demand_mshr_hits::total          167                       # number of demand (read+write) MSHR hits
system.cpu.l2cache.overall_mshr_hits::cpu.inst           21                       # number of overall MSHR hits
system.cpu.l2cache.overall_mshr_hits::cpu.data          146                       # number of overall MSHR hits
system.cpu.l2cache.overall_mshr_hits::total          167                       # number of overall MSHR hits
system.cpu.l2cache.ReadReq_mshr_misses::cpu.dtb.walker          117                       # number of ReadReq MSHR misses
system.cpu.l2cache.ReadReq_mshr_misses::cpu.itb.walker            1                       # number of ReadReq MSHR misses
system.cpu.l2cache.ReadReq_mshr_misses::cpu.inst        22969                       # number of ReadReq MSHR misses
system.cpu.l2cache.ReadReq_mshr_misses::cpu.data        14114                       # number of ReadReq MSHR misses
system.cpu.l2cache.ReadReq_mshr_misses::total        37201                       # number of ReadReq MSHR misses
system.cpu.l2cache.UpgradeReq_mshr_misses::cpu.data         2783                       # number of UpgradeReq MSHR misses
system.cpu.l2cache.UpgradeReq_mshr_misses::total         2783                       # number of UpgradeReq MSHR misses
system.cpu.l2cache.SCUpgradeReq_mshr_misses::cpu.data            2                       # number of SCUpgradeReq MSHR misses
system.cpu.l2cache.SCUpgradeReq_mshr_misses::total            2                       # number of SCUpgradeReq MSHR misses
system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data       130931                       # number of ReadExReq MSHR misses
system.cpu.l2cache.ReadExReq_mshr_misses::total       130931                       # number of ReadExReq MSHR misses
system.cpu.l2cache.demand_mshr_misses::cpu.dtb.walker          117                       # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::cpu.itb.walker            1                       # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::cpu.inst        22969                       # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::cpu.data       145045                       # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::total       168132                       # number of demand (read+write) MSHR misses
system.cpu.l2cache.overall_mshr_misses::cpu.dtb.walker          117                       # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::cpu.itb.walker            1                       # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::cpu.inst        22969                       # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::cpu.data       145045                       # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::total       168132                       # number of overall MSHR misses
system.cpu.l2cache.ReadReq_mshr_uncacheable::cpu.inst         3172                       # number of ReadReq MSHR uncacheable
system.cpu.l2cache.ReadReq_mshr_uncacheable::cpu.data        31128                       # number of ReadReq MSHR uncacheable
system.cpu.l2cache.ReadReq_mshr_uncacheable::total        34300                       # number of ReadReq MSHR uncacheable
system.cpu.l2cache.WriteReq_mshr_uncacheable::cpu.data        27583                       # number of WriteReq MSHR uncacheable
system.cpu.l2cache.WriteReq_mshr_uncacheable::total        27583                       # number of WriteReq MSHR uncacheable
system.cpu.l2cache.overall_mshr_uncacheable_misses::cpu.inst         3172                       # number of overall MSHR uncacheable misses
system.cpu.l2cache.overall_mshr_uncacheable_misses::cpu.data        58711                       # number of overall MSHR uncacheable misses
system.cpu.l2cache.overall_mshr_uncacheable_misses::total        61883                       # number of overall MSHR uncacheable misses
system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.dtb.walker      9004250                       # number of ReadReq MSHR miss cycles
system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.itb.walker        70000                       # number of ReadReq MSHR miss cycles
system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst   1554748750                       # number of ReadReq MSHR miss cycles
system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data   1005120210                       # number of ReadReq MSHR miss cycles
system.cpu.l2cache.ReadReq_mshr_miss_latency::total   2568943210                       # number of ReadReq MSHR miss cycles
system.cpu.l2cache.UpgradeReq_mshr_miss_latency::cpu.data     49466283                       # number of UpgradeReq MSHR miss cycles
system.cpu.l2cache.UpgradeReq_mshr_miss_latency::total     49466283                       # number of UpgradeReq MSHR miss cycles
system.cpu.l2cache.SCUpgradeReq_mshr_miss_latency::cpu.data       136000                       # number of SCUpgradeReq MSHR miss cycles
system.cpu.l2cache.SCUpgradeReq_mshr_miss_latency::total       136000                       # number of SCUpgradeReq MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data   8511009313                       # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_latency::total   8511009313                       # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::cpu.dtb.walker      9004250                       # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::cpu.itb.walker        70000                       # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst   1554748750                       # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::cpu.data   9516129523                       # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::total  11079952523                       # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::cpu.dtb.walker      9004250                       # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::cpu.itb.walker        70000                       # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst   1554748750                       # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::cpu.data   9516129523                       # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::total  11079952523                       # number of overall MSHR miss cycles
system.cpu.l2cache.ReadReq_mshr_uncacheable_latency::cpu.inst    191729750                       # number of ReadReq MSHR uncacheable cycles
system.cpu.l2cache.ReadReq_mshr_uncacheable_latency::cpu.data   5400789000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.l2cache.ReadReq_mshr_uncacheable_latency::total   5592518750                       # number of ReadReq MSHR uncacheable cycles
system.cpu.l2cache.WriteReq_mshr_uncacheable_latency::cpu.data   4151344500                       # number of WriteReq MSHR uncacheable cycles
system.cpu.l2cache.WriteReq_mshr_uncacheable_latency::total   4151344500                       # number of WriteReq MSHR uncacheable cycles
system.cpu.l2cache.overall_mshr_uncacheable_latency::cpu.inst    191729750                       # number of overall MSHR uncacheable cycles
system.cpu.l2cache.overall_mshr_uncacheable_latency::cpu.data   9552133500                       # number of overall MSHR uncacheable cycles
system.cpu.l2cache.overall_mshr_uncacheable_latency::total   9743863250                       # number of overall MSHR uncacheable cycles
system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.dtb.walker     0.001660                       # mshr miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.itb.walker     0.000222                       # mshr miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst     0.007928                       # mshr miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data     0.025818                       # mshr miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_mshr_miss_rate::total     0.010571                       # mshr miss rate for ReadReq accesses
system.cpu.l2cache.UpgradeReq_mshr_miss_rate::cpu.data     0.982004                       # mshr miss rate for UpgradeReq accesses
system.cpu.l2cache.UpgradeReq_mshr_miss_rate::total     0.982004                       # mshr miss rate for UpgradeReq accesses
system.cpu.l2cache.SCUpgradeReq_mshr_miss_rate::cpu.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.cpu.l2cache.SCUpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for SCUpgradeReq accesses
system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data     0.442409                       # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_mshr_miss_rate::total     0.442409                       # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.demand_mshr_miss_rate::cpu.dtb.walker     0.001660                       # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::cpu.itb.walker     0.000222                       # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst     0.007928                       # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::cpu.data     0.172134                       # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::total     0.044072                       # mshr miss rate for demand accesses
system.cpu.l2cache.overall_mshr_miss_rate::cpu.dtb.walker     0.001660                       # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::cpu.itb.walker     0.000222                       # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst     0.007928                       # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::cpu.data     0.172134                       # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::total     0.044072                       # mshr miss rate for overall accesses
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.dtb.walker 76959.401709                       # average ReadReq mshr miss latency
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.itb.walker        70000                       # average ReadReq mshr miss latency
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 67689.004746                       # average ReadReq mshr miss latency
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 71214.411931                       # average ReadReq mshr miss latency
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 69055.756834                       # average ReadReq mshr miss latency
system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::cpu.data 17774.445922                       # average UpgradeReq mshr miss latency
system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::total 17774.445922                       # average UpgradeReq mshr miss latency
system.cpu.l2cache.SCUpgradeReq_avg_mshr_miss_latency::cpu.data        68000                       # average SCUpgradeReq mshr miss latency
system.cpu.l2cache.SCUpgradeReq_avg_mshr_miss_latency::total        68000                       # average SCUpgradeReq mshr miss latency
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 65003.775370                       # average ReadExReq mshr miss latency
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 65003.775370                       # average ReadExReq mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.dtb.walker 76959.401709                       # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.itb.walker        70000                       # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 67689.004746                       # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 65608.118329                       # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::total 65900.319529                       # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.dtb.walker 76959.401709                       # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.itb.walker        70000                       # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 67689.004746                       # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 65608.118329                       # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::total 65900.319529                       # average overall mshr miss latency
system.cpu.l2cache.ReadReq_avg_mshr_uncacheable_latency::cpu.inst 60444.435687                       # average ReadReq mshr uncacheable latency
system.cpu.l2cache.ReadReq_avg_mshr_uncacheable_latency::cpu.data 173502.602159                       # average ReadReq mshr uncacheable latency
system.cpu.l2cache.ReadReq_avg_mshr_uncacheable_latency::total 163047.193878                       # average ReadReq mshr uncacheable latency
system.cpu.l2cache.WriteReq_avg_mshr_uncacheable_latency::cpu.data 150503.734184                       # average WriteReq mshr uncacheable latency
system.cpu.l2cache.WriteReq_avg_mshr_uncacheable_latency::total 150503.734184                       # average WriteReq mshr uncacheable latency
system.cpu.l2cache.overall_avg_mshr_uncacheable_latency::cpu.inst 60444.435687                       # average overall mshr uncacheable latency
system.cpu.l2cache.overall_avg_mshr_uncacheable_latency::cpu.data 162697.509836                       # average overall mshr uncacheable latency
system.cpu.l2cache.overall_avg_mshr_uncacheable_latency::total 157456.219802                       # average overall mshr uncacheable latency
system.cpu.l2cache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu.toL2Bus.trans_dist::ReadReq        3577827                       # Transaction distribution
system.cpu.toL2Bus.trans_dist::ReadResp       3577732                       # Transaction distribution
system.cpu.toL2Bus.trans_dist::WriteReq         27583                       # Transaction distribution
system.cpu.toL2Bus.trans_dist::WriteResp        27583                       # Transaction distribution
system.cpu.toL2Bus.trans_dist::Writeback       697883                       # Transaction distribution
system.cpu.toL2Bus.trans_dist::WriteInvalidateReq        36258                       # Transaction distribution
system.cpu.toL2Bus.trans_dist::UpgradeReq         2834                       # Transaction distribution
system.cpu.toL2Bus.trans_dist::SCUpgradeReq            2                       # Transaction distribution
system.cpu.toL2Bus.trans_dist::UpgradeResp         2836                       # Transaction distribution
system.cpu.toL2Bus.trans_dist::ReadExReq       295950                       # Transaction distribution
system.cpu.toL2Bus.trans_dist::ReadExResp       295950                       # Transaction distribution
system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side      5801098                       # Packet count per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side      2506371                       # Packet count per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_count_system.cpu.itb.walker.dma::system.cpu.l2cache.cpu_side        15072                       # Packet count per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_count_system.cpu.dtb.walker.dma::system.cpu.l2cache.cpu_side       159127                       # Packet count per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_count::total           8481668                       # Packet count per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side    185634176                       # Cumulative packet size per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side     98784669                       # Cumulative packet size per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_size_system.cpu.itb.walker.dma::system.cpu.l2cache.cpu_side        18004                       # Cumulative packet size per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_size_system.cpu.dtb.walker.dma::system.cpu.l2cache.cpu_side       281896                       # Cumulative packet size per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_size::total          284718745                       # Cumulative packet size per connected master and slave (bytes)
system.cpu.toL2Bus.snoops                       60910                       # Total snoops (count)
system.cpu.toL2Bus.snoop_fanout::samples      4638337                       # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::mean        1.029260                       # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::stdev       0.168533                       # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::0                  0      0.00%      0.00% # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::1            4502621     97.07%     97.07% # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::2             135716      2.93%    100.00% # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::min_value            1                       # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::max_value            2                       # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::total        4638337                       # Request fanout histogram
system.cpu.toL2Bus.reqLayer0.occupancy     3012597000                       # Layer occupancy (ticks)
system.cpu.toL2Bus.reqLayer0.utilization          0.1                       # Layer utilization (%)
system.cpu.toL2Bus.snoopLayer0.occupancy       210000                       # Layer occupancy (ticks)
system.cpu.toL2Bus.snoopLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu.toL2Bus.respLayer0.occupancy    4356351412                       # Layer occupancy (ticks)
system.cpu.toL2Bus.respLayer0.utilization          0.2                       # Layer utilization (%)
system.cpu.toL2Bus.respLayer1.occupancy    1341303908                       # Layer occupancy (ticks)
system.cpu.toL2Bus.respLayer1.utilization          0.0                       # Layer utilization (%)
system.cpu.toL2Bus.respLayer2.occupancy      10571000                       # Layer occupancy (ticks)
system.cpu.toL2Bus.respLayer2.utilization          0.0                       # Layer utilization (%)
system.cpu.toL2Bus.respLayer3.occupancy      88656750                       # Layer occupancy (ticks)
system.cpu.toL2Bus.respLayer3.utilization          0.0                       # Layer utilization (%)
system.iobus.trans_dist::ReadReq                30183                       # Transaction distribution
system.iobus.trans_dist::ReadResp               30183                       # Transaction distribution
system.iobus.trans_dist::WriteReq               59014                       # Transaction distribution
system.iobus.trans_dist::WriteResp              22790                       # Transaction distribution
system.iobus.trans_dist::WriteInvalidateResp        36224                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.realview.uart.pio        54170                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.realview_io.pio          116                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.timer0.pio           34                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.timer1.pio           20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.kmi0.pio          124                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.kmi1.pio          850                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.rtc.pio           32                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.uart1_fake.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.uart2_fake.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.uart3_fake.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.sp810_fake.pio           76                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.watchdog_fake.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.aaci_fake.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.lan_fake.pio            4                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.usb_fake.pio           10                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.mmc_fake.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.ide.pio         7244                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.ide-pciconf          210                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.ethernet.pio        42268                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.ethernet-pciconf          164                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.pciconfig.pio           60                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total       105478                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.realview.ide.dma::system.iocache.cpu_side        72916                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.realview.ide.dma::total        72916                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  178394                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.uart.pio        67887                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.realview_io.pio          232                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.timer0.pio           68                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.timer1.pio           40                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.kmi0.pio           86                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.kmi1.pio          449                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.rtc.pio           64                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.uart1_fake.pio           32                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.uart2_fake.pio           32                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.uart3_fake.pio           32                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.sp810_fake.pio          152                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.watchdog_fake.pio           32                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.aaci_fake.pio           32                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.lan_fake.pio            8                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.usb_fake.pio           20                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.mmc_fake.pio           32                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.ide.pio         4753                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.ide-pciconf          265                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.ethernet.pio        84536                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.ethernet-pciconf          253                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.pciconfig.pio          120                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total       159125                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.realview.ide.dma::system.iocache.cpu_side      2321104                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.realview.ide.dma::total      2321104                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  2480229                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy             38469000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                85000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer2.occupancy                26000                       # Layer occupancy (ticks)
system.iobus.reqLayer2.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer3.occupancy                12000                       # Layer occupancy (ticks)
system.iobus.reqLayer3.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer6.occupancy                74000                       # Layer occupancy (ticks)
system.iobus.reqLayer6.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer7.occupancy               506000                       # Layer occupancy (ticks)
system.iobus.reqLayer7.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer10.occupancy               17000                       # Layer occupancy (ticks)
system.iobus.reqLayer10.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer13.occupancy                8000                       # Layer occupancy (ticks)
system.iobus.reqLayer13.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer14.occupancy                8000                       # Layer occupancy (ticks)
system.iobus.reqLayer14.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer15.occupancy                8000                       # Layer occupancy (ticks)
system.iobus.reqLayer15.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer16.occupancy               40000                       # Layer occupancy (ticks)
system.iobus.reqLayer16.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer17.occupancy                8000                       # Layer occupancy (ticks)
system.iobus.reqLayer17.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer18.occupancy                8000                       # Layer occupancy (ticks)
system.iobus.reqLayer18.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer19.occupancy                2000                       # Layer occupancy (ticks)
system.iobus.reqLayer19.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer20.occupancy                8000                       # Layer occupancy (ticks)
system.iobus.reqLayer20.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer21.occupancy                8000                       # Layer occupancy (ticks)
system.iobus.reqLayer21.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy             5287000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer24.occupancy              143000                       # Layer occupancy (ticks)
system.iobus.reqLayer24.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy            30680000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer26.occupancy              102000                       # Layer occupancy (ticks)
system.iobus.reqLayer26.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy           198957934                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer28.occupancy               30000                       # Layer occupancy (ticks)
system.iobus.reqLayer28.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy            82688000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer3.occupancy            36810010                       # Layer occupancy (ticks)
system.iobus.respLayer3.utilization               0.0                       # Layer utilization (%)
system.iocache.tags.replacements                36424                       # number of replacements
system.iocache.tags.tagsinuse                1.031201                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                36440                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         270527174000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::realview.ide     1.031201                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::realview.ide     0.064450                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.064450                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               328122                       # Number of tag accesses
system.iocache.tags.data_accesses              328122                       # Number of data accesses
system.iocache.ReadReq_misses::realview.ide          234                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              234                       # number of ReadReq misses
system.iocache.WriteInvalidateReq_misses::realview.ide        36224                       # number of WriteInvalidateReq misses
system.iocache.WriteInvalidateReq_misses::total        36224                       # number of WriteInvalidateReq misses
system.iocache.demand_misses::realview.ide          234                       # number of demand (read+write) misses
system.iocache.demand_misses::total               234                       # number of demand (read+write) misses
system.iocache.overall_misses::realview.ide          234                       # number of overall misses
system.iocache.overall_misses::total              234                       # number of overall misses
system.iocache.ReadReq_miss_latency::realview.ide     29240377                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total     29240377                       # number of ReadReq miss cycles
system.iocache.WriteInvalidateReq_miss_latency::realview.ide   6662157547                       # number of WriteInvalidateReq miss cycles
system.iocache.WriteInvalidateReq_miss_latency::total   6662157547                       # number of WriteInvalidateReq miss cycles
system.iocache.demand_miss_latency::realview.ide     29240377                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     29240377                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::realview.ide     29240377                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     29240377                       # number of overall miss cycles
system.iocache.ReadReq_accesses::realview.ide          234                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            234                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::realview.ide        36224                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total        36224                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::realview.ide          234                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             234                       # number of demand (read+write) accesses
system.iocache.overall_accesses::realview.ide          234                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            234                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::realview.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_miss_rate::realview.ide            1                       # miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_miss_rate::total            1                       # miss rate for WriteInvalidateReq accesses
system.iocache.demand_miss_rate::realview.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::realview.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::realview.ide 124958.876068                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 124958.876068                       # average ReadReq miss latency
system.iocache.WriteInvalidateReq_avg_miss_latency::realview.ide 183915.568325                       # average WriteInvalidateReq miss latency
system.iocache.WriteInvalidateReq_avg_miss_latency::total 183915.568325                       # average WriteInvalidateReq miss latency
system.iocache.demand_avg_miss_latency::realview.ide 124958.876068                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 124958.876068                       # average overall miss latency
system.iocache.overall_avg_miss_latency::realview.ide 124958.876068                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 124958.876068                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs         23447                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                 3545                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs     6.614104                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks           36190                       # number of writebacks
system.iocache.writebacks::total                36190                       # number of writebacks
system.iocache.ReadReq_mshr_misses::realview.ide          234                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total          234                       # number of ReadReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::realview.ide        36224                       # number of WriteInvalidateReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::total        36224                       # number of WriteInvalidateReq MSHR misses
system.iocache.demand_mshr_misses::realview.ide          234                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          234                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::realview.ide          234                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          234                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::realview.ide     16932377                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total     16932377                       # number of ReadReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::realview.ide   4778489567                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::total   4778489567                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::realview.ide     16932377                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     16932377                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::realview.ide     16932377                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     16932377                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::realview.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::realview.ide            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.demand_mshr_miss_rate::realview.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::realview.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::realview.ide 72360.585470                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 72360.585470                       # average ReadReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::realview.ide 131915.016757                       # average WriteInvalidateReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total 131915.016757                       # average WriteInvalidateReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::realview.ide 72360.585470                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 72360.585470                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::realview.ide 72360.585470                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 72360.585470                       # average overall mshr miss latency
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq               71735                       # Transaction distribution
system.membus.trans_dist::ReadResp              71735                       # Transaction distribution
system.membus.trans_dist::WriteReq              27583                       # Transaction distribution
system.membus.trans_dist::WriteResp             27583                       # Transaction distribution
system.membus.trans_dist::Writeback            124218                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq        36224                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp        36224                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             4596                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq              2                       # Transaction distribution
system.membus.trans_dist::UpgradeResp            4598                       # Transaction distribution
system.membus.trans_dist::ReadExReq            129118                       # Transaction distribution
system.membus.trans_dist::ReadExResp           129118                       # Transaction distribution
system.membus.pkt_count_system.cpu.l2cache.mem_side::system.bridge.slave       105478                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.l2cache.mem_side::system.realview.nvmem.port           14                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.l2cache.mem_side::system.realview.gic.pio         2068                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port       445781                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.l2cache.mem_side::total       553341                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::system.physmem.port       108887                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total       108887                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 662228                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.l2cache.mem_side::system.bridge.slave       159125                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.l2cache.mem_side::system.realview.nvmem.port          448                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.l2cache.mem_side::system.realview.gic.pio         4136                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.l2cache.mem_side::system.physmem.port     16482336                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.l2cache.mem_side::total     16646045                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.physmem.port      4635456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      4635456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                21281501                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              506                       # Total snoops (count)
system.membus.snoop_fanout::samples            393527                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                  393527    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              393527                       # Request fanout histogram
system.membus.reqLayer0.occupancy            90546500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy                7500                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             1706500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer5.occupancy          1023221651                       # Layer occupancy (ticks)
system.membus.reqLayer5.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy          996325444                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy           37473990                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.realview.ethernet.descDMAReads               0                       # Number of descriptors the device read w/ DMA
system.realview.ethernet.descDMAWrites              0                       # Number of descriptors the device wrote w/ DMA
system.realview.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.realview.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.realview.ethernet.postedSwi                  0                       # number of software interrupts posted to CPU
system.realview.ethernet.coalescedSwi             nan                       # average number of Swi's coalesced into each post
system.realview.ethernet.totalSwi                   0                       # total number of Swi written to ISR
system.realview.ethernet.postedRxIdle               0                       # number of rxIdle interrupts posted to CPU
system.realview.ethernet.coalescedRxIdle          nan                       # average number of RxIdle's coalesced into each post
system.realview.ethernet.totalRxIdle                0                       # total number of RxIdle written to ISR
system.realview.ethernet.postedRxOk                 0                       # number of RxOk interrupts posted to CPU
system.realview.ethernet.coalescedRxOk            nan                       # average number of RxOk's coalesced into each post
system.realview.ethernet.totalRxOk                  0                       # total number of RxOk written to ISR
system.realview.ethernet.postedRxDesc               0                       # number of RxDesc interrupts posted to CPU
system.realview.ethernet.coalescedRxDesc          nan                       # average number of RxDesc's coalesced into each post
system.realview.ethernet.totalRxDesc                0                       # total number of RxDesc written to ISR
system.realview.ethernet.postedTxOk                 0                       # number of TxOk interrupts posted to CPU
system.realview.ethernet.coalescedTxOk            nan                       # average number of TxOk's coalesced into each post
system.realview.ethernet.totalTxOk                  0                       # total number of TxOk written to ISR
system.realview.ethernet.postedTxIdle               0                       # number of TxIdle interrupts posted to CPU
system.realview.ethernet.coalescedTxIdle          nan                       # average number of TxIdle's coalesced into each post
system.realview.ethernet.totalTxIdle                0                       # total number of TxIdle written to ISR
system.realview.ethernet.postedTxDesc               0                       # number of TxDesc interrupts posted to CPU
system.realview.ethernet.coalescedTxDesc          nan                       # average number of TxDesc's coalesced into each post
system.realview.ethernet.totalTxDesc                0                       # total number of TxDesc written to ISR
system.realview.ethernet.postedRxOrn                0                       # number of RxOrn posted to CPU
system.realview.ethernet.coalescedRxOrn           nan                       # average number of RxOrn's coalesced into each post
system.realview.ethernet.totalRxOrn                 0                       # total number of RxOrn written to ISR
system.realview.ethernet.coalescedTotal           nan                       # average number of interrupts coalesced into each post
system.realview.ethernet.postedInterrupts            0                       # number of posts to CPU
system.realview.ethernet.droppedPackets             0                       # number of packets dropped

---------- End Simulation Statistics   ----------
