// Seed: 3456097161
module module_0 (
    output tri1  id_0,
    input  uwire id_1,
    output uwire id_2,
    output wor   id_3,
    output uwire id_4
);
  assign id_4 = -1'b0;
  logic id_6;
  wire  id_7;
  if (1'b0) begin : LABEL_0
    wire id_8, id_9;
  end else wire id_10;
  wire id_11;
  wire id_12;
endmodule
module module_1 (
    input wand id_0,
    input supply1 id_1,
    input uwire id_2,
    input wand id_3,
    input tri1 id_4,
    output logic id_5,
    output wor id_6,
    output tri id_7,
    input tri1 id_8
);
  wire id_10;
  parameter id_11 = -1;
  module_0 modCall_1 (
      id_7,
      id_2,
      id_6,
      id_6,
      id_6
  );
  `define pp_12 0
  always id_5 <= -1'b0;
  assign id_7 = (id_10);
endmodule
