
blue pill dinput.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  0800c000  0800c000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008f48  0800c10c  0800c10c  0000110c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000054  08015054  08015054  0000a054  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080150a8  080150a8  0000b160  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  080150a8  080150a8  0000b160  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  080150a8  080150a8  0000b160  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080150a8  080150a8  0000a0a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080150ac  080150ac  0000a0ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000160  20000000  080150b0  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000008c0  20000160  08015210  0000b160  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000a20  08015210  0000ba20  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000b160  2**0
                  CONTENTS, READONLY
 12 .debug_info   00012e25  00000000  00000000  0000b189  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000034ef  00000000  00000000  0001dfae  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000011b0  00000000  00000000  000214a0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000d78  00000000  00000000  00022650  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001a894  00000000  00000000  000233c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00015d3f  00000000  00000000  0003dc5c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00091e4e  00000000  00000000  0005399b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000e57e9  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000489c  00000000  00000000  000e582c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000007b  00000000  00000000  000ea0c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800c10c <__do_global_dtors_aux>:
 800c10c:	b510      	push	{r4, lr}
 800c10e:	4c05      	ldr	r4, [pc, #20]	@ (800c124 <__do_global_dtors_aux+0x18>)
 800c110:	7823      	ldrb	r3, [r4, #0]
 800c112:	b933      	cbnz	r3, 800c122 <__do_global_dtors_aux+0x16>
 800c114:	4b04      	ldr	r3, [pc, #16]	@ (800c128 <__do_global_dtors_aux+0x1c>)
 800c116:	b113      	cbz	r3, 800c11e <__do_global_dtors_aux+0x12>
 800c118:	4804      	ldr	r0, [pc, #16]	@ (800c12c <__do_global_dtors_aux+0x20>)
 800c11a:	f3af 8000 	nop.w
 800c11e:	2301      	movs	r3, #1
 800c120:	7023      	strb	r3, [r4, #0]
 800c122:	bd10      	pop	{r4, pc}
 800c124:	20000160 	.word	0x20000160
 800c128:	00000000 	.word	0x00000000
 800c12c:	0801503c 	.word	0x0801503c

0800c130 <frame_dummy>:
 800c130:	b508      	push	{r3, lr}
 800c132:	4b03      	ldr	r3, [pc, #12]	@ (800c140 <frame_dummy+0x10>)
 800c134:	b11b      	cbz	r3, 800c13e <frame_dummy+0xe>
 800c136:	4903      	ldr	r1, [pc, #12]	@ (800c144 <frame_dummy+0x14>)
 800c138:	4803      	ldr	r0, [pc, #12]	@ (800c148 <frame_dummy+0x18>)
 800c13a:	f3af 8000 	nop.w
 800c13e:	bd08      	pop	{r3, pc}
 800c140:	00000000 	.word	0x00000000
 800c144:	20000164 	.word	0x20000164
 800c148:	0801503c 	.word	0x0801503c

0800c14c <get_hat_value>:
uint16_t xRightStickValue_ADC, yRightStickValue_ADC, yLeftStickValue_ADC, xLeftStickValue_ADC;
uint16_t xRightCenter, yRightCenter, xLeftCenter, yLeftCenter;
int8_t count;

uint8_t get_hat_value(void)
{
 800c14c:	b580      	push	{r7, lr}
 800c14e:	b082      	sub	sp, #8
 800c150:	af00      	add	r7, sp, #0
	uint8_t up    = !HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_3);
 800c152:	2108      	movs	r1, #8
 800c154:	4832      	ldr	r0, [pc, #200]	@ (800c220 <get_hat_value+0xd4>)
 800c156:	f001 ffad 	bl	800e0b4 <HAL_GPIO_ReadPin>
 800c15a:	4603      	mov	r3, r0
 800c15c:	2b00      	cmp	r3, #0
 800c15e:	bf0c      	ite	eq
 800c160:	2301      	moveq	r3, #1
 800c162:	2300      	movne	r3, #0
 800c164:	b2db      	uxtb	r3, r3
 800c166:	71fb      	strb	r3, [r7, #7]
	uint8_t down  = !HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_4);
 800c168:	2110      	movs	r1, #16
 800c16a:	482d      	ldr	r0, [pc, #180]	@ (800c220 <get_hat_value+0xd4>)
 800c16c:	f001 ffa2 	bl	800e0b4 <HAL_GPIO_ReadPin>
 800c170:	4603      	mov	r3, r0
 800c172:	2b00      	cmp	r3, #0
 800c174:	bf0c      	ite	eq
 800c176:	2301      	moveq	r3, #1
 800c178:	2300      	movne	r3, #0
 800c17a:	b2db      	uxtb	r3, r3
 800c17c:	71bb      	strb	r3, [r7, #6]
	uint8_t left  = !HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_15);
 800c17e:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800c182:	4828      	ldr	r0, [pc, #160]	@ (800c224 <get_hat_value+0xd8>)
 800c184:	f001 ff96 	bl	800e0b4 <HAL_GPIO_ReadPin>
 800c188:	4603      	mov	r3, r0
 800c18a:	2b00      	cmp	r3, #0
 800c18c:	bf0c      	ite	eq
 800c18e:	2301      	moveq	r3, #1
 800c190:	2300      	movne	r3, #0
 800c192:	b2db      	uxtb	r3, r3
 800c194:	717b      	strb	r3, [r7, #5]
	uint8_t right = !HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_5);
 800c196:	2120      	movs	r1, #32
 800c198:	4821      	ldr	r0, [pc, #132]	@ (800c220 <get_hat_value+0xd4>)
 800c19a:	f001 ff8b 	bl	800e0b4 <HAL_GPIO_ReadPin>
 800c19e:	4603      	mov	r3, r0
 800c1a0:	2b00      	cmp	r3, #0
 800c1a2:	bf0c      	ite	eq
 800c1a4:	2301      	moveq	r3, #1
 800c1a6:	2300      	movne	r3, #0
 800c1a8:	b2db      	uxtb	r3, r3
 800c1aa:	713b      	strb	r3, [r7, #4]

	if (up && right)   return 1;  // Up-Right
 800c1ac:	79fb      	ldrb	r3, [r7, #7]
 800c1ae:	2b00      	cmp	r3, #0
 800c1b0:	d004      	beq.n	800c1bc <get_hat_value+0x70>
 800c1b2:	793b      	ldrb	r3, [r7, #4]
 800c1b4:	2b00      	cmp	r3, #0
 800c1b6:	d001      	beq.n	800c1bc <get_hat_value+0x70>
 800c1b8:	2301      	movs	r3, #1
 800c1ba:	e02c      	b.n	800c216 <get_hat_value+0xca>
    if (right && down) return 3;  // Down-Right
 800c1bc:	793b      	ldrb	r3, [r7, #4]
 800c1be:	2b00      	cmp	r3, #0
 800c1c0:	d004      	beq.n	800c1cc <get_hat_value+0x80>
 800c1c2:	79bb      	ldrb	r3, [r7, #6]
 800c1c4:	2b00      	cmp	r3, #0
 800c1c6:	d001      	beq.n	800c1cc <get_hat_value+0x80>
 800c1c8:	2303      	movs	r3, #3
 800c1ca:	e024      	b.n	800c216 <get_hat_value+0xca>
    if (down && left)  return 5;  // Down-Left
 800c1cc:	79bb      	ldrb	r3, [r7, #6]
 800c1ce:	2b00      	cmp	r3, #0
 800c1d0:	d004      	beq.n	800c1dc <get_hat_value+0x90>
 800c1d2:	797b      	ldrb	r3, [r7, #5]
 800c1d4:	2b00      	cmp	r3, #0
 800c1d6:	d001      	beq.n	800c1dc <get_hat_value+0x90>
 800c1d8:	2305      	movs	r3, #5
 800c1da:	e01c      	b.n	800c216 <get_hat_value+0xca>
    if (left && up)    return 7;  // Up-Left
 800c1dc:	797b      	ldrb	r3, [r7, #5]
 800c1de:	2b00      	cmp	r3, #0
 800c1e0:	d004      	beq.n	800c1ec <get_hat_value+0xa0>
 800c1e2:	79fb      	ldrb	r3, [r7, #7]
 800c1e4:	2b00      	cmp	r3, #0
 800c1e6:	d001      	beq.n	800c1ec <get_hat_value+0xa0>
 800c1e8:	2307      	movs	r3, #7
 800c1ea:	e014      	b.n	800c216 <get_hat_value+0xca>
	if (up)            return 0;  // Up
 800c1ec:	79fb      	ldrb	r3, [r7, #7]
 800c1ee:	2b00      	cmp	r3, #0
 800c1f0:	d001      	beq.n	800c1f6 <get_hat_value+0xaa>
 800c1f2:	2300      	movs	r3, #0
 800c1f4:	e00f      	b.n	800c216 <get_hat_value+0xca>
    if (right)         return 2;  // Right
 800c1f6:	793b      	ldrb	r3, [r7, #4]
 800c1f8:	2b00      	cmp	r3, #0
 800c1fa:	d001      	beq.n	800c200 <get_hat_value+0xb4>
 800c1fc:	2302      	movs	r3, #2
 800c1fe:	e00a      	b.n	800c216 <get_hat_value+0xca>
    if (down)          return 4;  // Down
 800c200:	79bb      	ldrb	r3, [r7, #6]
 800c202:	2b00      	cmp	r3, #0
 800c204:	d001      	beq.n	800c20a <get_hat_value+0xbe>
 800c206:	2304      	movs	r3, #4
 800c208:	e005      	b.n	800c216 <get_hat_value+0xca>
    if (left)          return 6;  // Left
 800c20a:	797b      	ldrb	r3, [r7, #5]
 800c20c:	2b00      	cmp	r3, #0
 800c20e:	d001      	beq.n	800c214 <get_hat_value+0xc8>
 800c210:	2306      	movs	r3, #6
 800c212:	e000      	b.n	800c216 <get_hat_value+0xca>

    return 0x0F;  // Neutral
 800c214:	230f      	movs	r3, #15
}
 800c216:	4618      	mov	r0, r3
 800c218:	3708      	adds	r7, #8
 800c21a:	46bd      	mov	sp, r7
 800c21c:	bd80      	pop	{r7, pc}
 800c21e:	bf00      	nop
 800c220:	40010c00 	.word	0x40010c00
 800c224:	40010800 	.word	0x40010800

0800c228 <send_gamepad_report>:


void send_gamepad_report(void)
{
 800c228:	b580      	push	{r7, lr}
 800c22a:	b088      	sub	sp, #32
 800c22c:	af02      	add	r7, sp, #8

	joystickReport report = {0};
 800c22e:	1d3b      	adds	r3, r7, #4
 800c230:	2200      	movs	r2, #0
 800c232:	601a      	str	r2, [r3, #0]
 800c234:	605a      	str	r2, [r3, #4]
 800c236:	f8c3 2007 	str.w	r2, [r3, #7]

    // ---- Buttons: Read 10 GPIOs  ----
    report.buttons |= !HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_12) ? (1 << 0) : 0;		//X
 800c23a:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800c23e:	4868      	ldr	r0, [pc, #416]	@ (800c3e0 <send_gamepad_report+0x1b8>)
 800c240:	f001 ff38 	bl	800e0b4 <HAL_GPIO_ReadPin>
 800c244:	4603      	mov	r3, r0
 800c246:	2b00      	cmp	r3, #0
 800c248:	bf0c      	ite	eq
 800c24a:	2301      	moveq	r3, #1
 800c24c:	2300      	movne	r3, #0
 800c24e:	b2db      	uxtb	r3, r3
 800c250:	4619      	mov	r1, r3
 800c252:	88bb      	ldrh	r3, [r7, #4]
 800c254:	b21a      	sxth	r2, r3
 800c256:	b20b      	sxth	r3, r1
 800c258:	4313      	orrs	r3, r2
 800c25a:	b21b      	sxth	r3, r3
 800c25c:	b29b      	uxth	r3, r3
 800c25e:	80bb      	strh	r3, [r7, #4]
    report.buttons |= !HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_14) ? (1 << 1) : 0;   	//A
 800c260:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800c264:	485e      	ldr	r0, [pc, #376]	@ (800c3e0 <send_gamepad_report+0x1b8>)
 800c266:	f001 ff25 	bl	800e0b4 <HAL_GPIO_ReadPin>
 800c26a:	4603      	mov	r3, r0
 800c26c:	2b00      	cmp	r3, #0
 800c26e:	d101      	bne.n	800c274 <send_gamepad_report+0x4c>
 800c270:	2302      	movs	r3, #2
 800c272:	e000      	b.n	800c276 <send_gamepad_report+0x4e>
 800c274:	2300      	movs	r3, #0
 800c276:	88ba      	ldrh	r2, [r7, #4]
 800c278:	b212      	sxth	r2, r2
 800c27a:	b21b      	sxth	r3, r3
 800c27c:	4313      	orrs	r3, r2
 800c27e:	b21b      	sxth	r3, r3
 800c280:	b29b      	uxth	r3, r3
 800c282:	80bb      	strh	r3, [r7, #4]
    report.buttons |= !HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_15) ? (1 << 2) : 0;		//B
 800c284:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800c288:	4855      	ldr	r0, [pc, #340]	@ (800c3e0 <send_gamepad_report+0x1b8>)
 800c28a:	f001 ff13 	bl	800e0b4 <HAL_GPIO_ReadPin>
 800c28e:	4603      	mov	r3, r0
 800c290:	2b00      	cmp	r3, #0
 800c292:	d101      	bne.n	800c298 <send_gamepad_report+0x70>
 800c294:	2304      	movs	r3, #4
 800c296:	e000      	b.n	800c29a <send_gamepad_report+0x72>
 800c298:	2300      	movs	r3, #0
 800c29a:	88ba      	ldrh	r2, [r7, #4]
 800c29c:	b212      	sxth	r2, r2
 800c29e:	b21b      	sxth	r3, r3
 800c2a0:	4313      	orrs	r3, r2
 800c2a2:	b21b      	sxth	r3, r3
 800c2a4:	b29b      	uxth	r3, r3
 800c2a6:	80bb      	strh	r3, [r7, #4]
    report.buttons |= !HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_13) ? (1 << 3) : 0;		//Y
 800c2a8:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800c2ac:	484c      	ldr	r0, [pc, #304]	@ (800c3e0 <send_gamepad_report+0x1b8>)
 800c2ae:	f001 ff01 	bl	800e0b4 <HAL_GPIO_ReadPin>
 800c2b2:	4603      	mov	r3, r0
 800c2b4:	2b00      	cmp	r3, #0
 800c2b6:	d101      	bne.n	800c2bc <send_gamepad_report+0x94>
 800c2b8:	2308      	movs	r3, #8
 800c2ba:	e000      	b.n	800c2be <send_gamepad_report+0x96>
 800c2bc:	2300      	movs	r3, #0
 800c2be:	88ba      	ldrh	r2, [r7, #4]
 800c2c0:	b212      	sxth	r2, r2
 800c2c2:	b21b      	sxth	r3, r3
 800c2c4:	4313      	orrs	r3, r2
 800c2c6:	b21b      	sxth	r3, r3
 800c2c8:	b29b      	uxth	r3, r3
 800c2ca:	80bb      	strh	r3, [r7, #4]
    report.buttons |= !HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_9)  ? (1 << 4) : 0;		// LB
 800c2cc:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800c2d0:	4844      	ldr	r0, [pc, #272]	@ (800c3e4 <send_gamepad_report+0x1bc>)
 800c2d2:	f001 feef 	bl	800e0b4 <HAL_GPIO_ReadPin>
 800c2d6:	4603      	mov	r3, r0
 800c2d8:	2b00      	cmp	r3, #0
 800c2da:	d101      	bne.n	800c2e0 <send_gamepad_report+0xb8>
 800c2dc:	2310      	movs	r3, #16
 800c2de:	e000      	b.n	800c2e2 <send_gamepad_report+0xba>
 800c2e0:	2300      	movs	r3, #0
 800c2e2:	88ba      	ldrh	r2, [r7, #4]
 800c2e4:	b212      	sxth	r2, r2
 800c2e6:	b21b      	sxth	r3, r3
 800c2e8:	4313      	orrs	r3, r2
 800c2ea:	b21b      	sxth	r3, r3
 800c2ec:	b29b      	uxth	r3, r3
 800c2ee:	80bb      	strh	r3, [r7, #4]
    report.buttons |= !HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_4)  ? (1 << 5) : 0;		// RB
 800c2f0:	2110      	movs	r1, #16
 800c2f2:	483c      	ldr	r0, [pc, #240]	@ (800c3e4 <send_gamepad_report+0x1bc>)
 800c2f4:	f001 fede 	bl	800e0b4 <HAL_GPIO_ReadPin>
 800c2f8:	4603      	mov	r3, r0
 800c2fa:	2b00      	cmp	r3, #0
 800c2fc:	d101      	bne.n	800c302 <send_gamepad_report+0xda>
 800c2fe:	2320      	movs	r3, #32
 800c300:	e000      	b.n	800c304 <send_gamepad_report+0xdc>
 800c302:	2300      	movs	r3, #0
 800c304:	88ba      	ldrh	r2, [r7, #4]
 800c306:	b212      	sxth	r2, r2
 800c308:	b21b      	sxth	r3, r3
 800c30a:	4313      	orrs	r3, r2
 800c30c:	b21b      	sxth	r3, r3
 800c30e:	b29b      	uxth	r3, r3
 800c310:	80bb      	strh	r3, [r7, #4]
    report.buttons |= !HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_8)  ? (1 << 6) : 0;		// LT
 800c312:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800c316:	4833      	ldr	r0, [pc, #204]	@ (800c3e4 <send_gamepad_report+0x1bc>)
 800c318:	f001 fecc 	bl	800e0b4 <HAL_GPIO_ReadPin>
 800c31c:	4603      	mov	r3, r0
 800c31e:	2b00      	cmp	r3, #0
 800c320:	d101      	bne.n	800c326 <send_gamepad_report+0xfe>
 800c322:	2340      	movs	r3, #64	@ 0x40
 800c324:	e000      	b.n	800c328 <send_gamepad_report+0x100>
 800c326:	2300      	movs	r3, #0
 800c328:	88ba      	ldrh	r2, [r7, #4]
 800c32a:	b212      	sxth	r2, r2
 800c32c:	b21b      	sxth	r3, r3
 800c32e:	4313      	orrs	r3, r2
 800c330:	b21b      	sxth	r3, r3
 800c332:	b29b      	uxth	r3, r3
 800c334:	80bb      	strh	r3, [r7, #4]
    report.buttons |= !HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_10) ? (1 << 7) : 0;		// RT
 800c336:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800c33a:	482a      	ldr	r0, [pc, #168]	@ (800c3e4 <send_gamepad_report+0x1bc>)
 800c33c:	f001 feba 	bl	800e0b4 <HAL_GPIO_ReadPin>
 800c340:	4603      	mov	r3, r0
 800c342:	2b00      	cmp	r3, #0
 800c344:	d101      	bne.n	800c34a <send_gamepad_report+0x122>
 800c346:	2380      	movs	r3, #128	@ 0x80
 800c348:	e000      	b.n	800c34c <send_gamepad_report+0x124>
 800c34a:	2300      	movs	r3, #0
 800c34c:	88ba      	ldrh	r2, [r7, #4]
 800c34e:	b212      	sxth	r2, r2
 800c350:	b21b      	sxth	r3, r3
 800c352:	4313      	orrs	r3, r2
 800c354:	b21b      	sxth	r3, r3
 800c356:	b29b      	uxth	r3, r3
 800c358:	80bb      	strh	r3, [r7, #4]
    report.buttons |= !HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_8)  ? (1 << 8) : 0;		// Back
 800c35a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800c35e:	4820      	ldr	r0, [pc, #128]	@ (800c3e0 <send_gamepad_report+0x1b8>)
 800c360:	f001 fea8 	bl	800e0b4 <HAL_GPIO_ReadPin>
 800c364:	4603      	mov	r3, r0
 800c366:	2b00      	cmp	r3, #0
 800c368:	d102      	bne.n	800c370 <send_gamepad_report+0x148>
 800c36a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800c36e:	e000      	b.n	800c372 <send_gamepad_report+0x14a>
 800c370:	2300      	movs	r3, #0
 800c372:	88ba      	ldrh	r2, [r7, #4]
 800c374:	b212      	sxth	r2, r2
 800c376:	b21b      	sxth	r3, r3
 800c378:	4313      	orrs	r3, r2
 800c37a:	b21b      	sxth	r3, r3
 800c37c:	b29b      	uxth	r3, r3
 800c37e:	80bb      	strh	r3, [r7, #4]
    report.buttons |= !HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_9)  ? (1 << 9) : 0;		// Start
 800c380:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800c384:	4816      	ldr	r0, [pc, #88]	@ (800c3e0 <send_gamepad_report+0x1b8>)
 800c386:	f001 fe95 	bl	800e0b4 <HAL_GPIO_ReadPin>
 800c38a:	4603      	mov	r3, r0
 800c38c:	2b00      	cmp	r3, #0
 800c38e:	d102      	bne.n	800c396 <send_gamepad_report+0x16e>
 800c390:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800c394:	e000      	b.n	800c398 <send_gamepad_report+0x170>
 800c396:	2300      	movs	r3, #0
 800c398:	88ba      	ldrh	r2, [r7, #4]
 800c39a:	b212      	sxth	r2, r2
 800c39c:	b21b      	sxth	r3, r3
 800c39e:	4313      	orrs	r3, r2
 800c3a0:	b21b      	sxth	r3, r3
 800c3a2:	b29b      	uxth	r3, r3
 800c3a4:	80bb      	strh	r3, [r7, #4]
    report.buttons |= !HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_6)  ? (1 << 10) : 0;	// L3 / scl
 800c3a6:	2140      	movs	r1, #64	@ 0x40
 800c3a8:	480d      	ldr	r0, [pc, #52]	@ (800c3e0 <send_gamepad_report+0x1b8>)
 800c3aa:	f001 fe83 	bl	800e0b4 <HAL_GPIO_ReadPin>
 800c3ae:	4603      	mov	r3, r0
 800c3b0:	2b00      	cmp	r3, #0
 800c3b2:	d102      	bne.n	800c3ba <send_gamepad_report+0x192>
 800c3b4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800c3b8:	e000      	b.n	800c3bc <send_gamepad_report+0x194>
 800c3ba:	2300      	movs	r3, #0
 800c3bc:	88ba      	ldrh	r2, [r7, #4]
 800c3be:	b212      	sxth	r2, r2
 800c3c0:	b21b      	sxth	r3, r3
 800c3c2:	4313      	orrs	r3, r2
 800c3c4:	b21b      	sxth	r3, r3
 800c3c6:	b29b      	uxth	r3, r3
 800c3c8:	80bb      	strh	r3, [r7, #4]
    report.buttons |= !HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_7)  ? (1 << 11) : 0;	// R3 / sda
 800c3ca:	2180      	movs	r1, #128	@ 0x80
 800c3cc:	4804      	ldr	r0, [pc, #16]	@ (800c3e0 <send_gamepad_report+0x1b8>)
 800c3ce:	f001 fe71 	bl	800e0b4 <HAL_GPIO_ReadPin>
 800c3d2:	4603      	mov	r3, r0
 800c3d4:	2b00      	cmp	r3, #0
 800c3d6:	d107      	bne.n	800c3e8 <send_gamepad_report+0x1c0>
 800c3d8:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800c3dc:	e005      	b.n	800c3ea <send_gamepad_report+0x1c2>
 800c3de:	bf00      	nop
 800c3e0:	40010c00 	.word	0x40010c00
 800c3e4:	40010800 	.word	0x40010800
 800c3e8:	2300      	movs	r3, #0
 800c3ea:	88ba      	ldrh	r2, [r7, #4]
 800c3ec:	b212      	sxth	r2, r2
 800c3ee:	b21b      	sxth	r3, r3
 800c3f0:	4313      	orrs	r3, r2
 800c3f2:	b21b      	sxth	r3, r3
 800c3f4:	b29b      	uxth	r3, r3
 800c3f6:	80bb      	strh	r3, [r7, #4]


    // ---- Hat switch ----
    report.hat = get_hat_value();
 800c3f8:	f7ff fea8 	bl	800c14c <get_hat_value>
 800c3fc:	4603      	mov	r3, r0
 800c3fe:	71bb      	strb	r3, [r7, #6]

    // ---- Axes: ADC static data ----

	int16_t drx = xRightStickValue_ADC - xRightCenter;
 800c400:	4b66      	ldr	r3, [pc, #408]	@ (800c59c <send_gamepad_report+0x374>)
 800c402:	881a      	ldrh	r2, [r3, #0]
 800c404:	4b66      	ldr	r3, [pc, #408]	@ (800c5a0 <send_gamepad_report+0x378>)
 800c406:	881b      	ldrh	r3, [r3, #0]
 800c408:	1ad3      	subs	r3, r2, r3
 800c40a:	b29b      	uxth	r3, r3
 800c40c:	82fb      	strh	r3, [r7, #22]
	int16_t dry = yRightStickValue_ADC - yRightCenter;
 800c40e:	4b65      	ldr	r3, [pc, #404]	@ (800c5a4 <send_gamepad_report+0x37c>)
 800c410:	881a      	ldrh	r2, [r3, #0]
 800c412:	4b65      	ldr	r3, [pc, #404]	@ (800c5a8 <send_gamepad_report+0x380>)
 800c414:	881b      	ldrh	r3, [r3, #0]
 800c416:	1ad3      	subs	r3, r2, r3
 800c418:	b29b      	uxth	r3, r3
 800c41a:	82bb      	strh	r3, [r7, #20]
	int16_t dlx = xLeftStickValue_ADC  - xLeftCenter;
 800c41c:	4b63      	ldr	r3, [pc, #396]	@ (800c5ac <send_gamepad_report+0x384>)
 800c41e:	881a      	ldrh	r2, [r3, #0]
 800c420:	4b63      	ldr	r3, [pc, #396]	@ (800c5b0 <send_gamepad_report+0x388>)
 800c422:	881b      	ldrh	r3, [r3, #0]
 800c424:	1ad3      	subs	r3, r2, r3
 800c426:	b29b      	uxth	r3, r3
 800c428:	827b      	strh	r3, [r7, #18]
	int16_t dly = yLeftStickValue_ADC  - yLeftCenter;
 800c42a:	4b62      	ldr	r3, [pc, #392]	@ (800c5b4 <send_gamepad_report+0x38c>)
 800c42c:	881a      	ldrh	r2, [r3, #0]
 800c42e:	4b62      	ldr	r3, [pc, #392]	@ (800c5b8 <send_gamepad_report+0x390>)
 800c430:	881b      	ldrh	r3, [r3, #0]
 800c432:	1ad3      	subs	r3, r2, r3
 800c434:	b29b      	uxth	r3, r3
 800c436:	823b      	strh	r3, [r7, #16]

	// dead-zone (kill noise around center)
	if (abs(drx) < 50) drx = 0;
 800c438:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 800c43c:	2b00      	cmp	r3, #0
 800c43e:	bfb8      	it	lt
 800c440:	425b      	neglt	r3, r3
 800c442:	b29b      	uxth	r3, r3
 800c444:	2b31      	cmp	r3, #49	@ 0x31
 800c446:	d801      	bhi.n	800c44c <send_gamepad_report+0x224>
 800c448:	2300      	movs	r3, #0
 800c44a:	82fb      	strh	r3, [r7, #22]
	if (abs(dry) < 50) dry = 0;
 800c44c:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 800c450:	2b00      	cmp	r3, #0
 800c452:	bfb8      	it	lt
 800c454:	425b      	neglt	r3, r3
 800c456:	b29b      	uxth	r3, r3
 800c458:	2b31      	cmp	r3, #49	@ 0x31
 800c45a:	d801      	bhi.n	800c460 <send_gamepad_report+0x238>
 800c45c:	2300      	movs	r3, #0
 800c45e:	82bb      	strh	r3, [r7, #20]
	if (abs(dlx) < 50) dlx = 0;
 800c460:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800c464:	2b00      	cmp	r3, #0
 800c466:	bfb8      	it	lt
 800c468:	425b      	neglt	r3, r3
 800c46a:	b29b      	uxth	r3, r3
 800c46c:	2b31      	cmp	r3, #49	@ 0x31
 800c46e:	d801      	bhi.n	800c474 <send_gamepad_report+0x24c>
 800c470:	2300      	movs	r3, #0
 800c472:	827b      	strh	r3, [r7, #18]
	if (abs(dly) < 50) dly = 0;
 800c474:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 800c478:	2b00      	cmp	r3, #0
 800c47a:	bfb8      	it	lt
 800c47c:	425b      	neglt	r3, r3
 800c47e:	b29b      	uxth	r3, r3
 800c480:	2b31      	cmp	r3, #49	@ 0x31
 800c482:	d801      	bhi.n	800c488 <send_gamepad_report+0x260>
 800c484:	2300      	movs	r3, #0
 800c486:	823b      	strh	r3, [r7, #16]

	// end-zones (clip to safe ADC span)
	if (drx >  2047) drx =  2047;
 800c488:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 800c48c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800c490:	db02      	blt.n	800c498 <send_gamepad_report+0x270>
 800c492:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 800c496:	82fb      	strh	r3, [r7, #22]
	if (drx < -2047) drx = -2047;
 800c498:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 800c49c:	f513 6f00 	cmn.w	r3, #2048	@ 0x800
 800c4a0:	dc02      	bgt.n	800c4a8 <send_gamepad_report+0x280>
 800c4a2:	f64f 0301 	movw	r3, #63489	@ 0xf801
 800c4a6:	82fb      	strh	r3, [r7, #22]

	if (dry >  2047) dry =  2047;
 800c4a8:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 800c4ac:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800c4b0:	db02      	blt.n	800c4b8 <send_gamepad_report+0x290>
 800c4b2:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 800c4b6:	82bb      	strh	r3, [r7, #20]
	if (dry < -2047) dry = -2047;
 800c4b8:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 800c4bc:	f513 6f00 	cmn.w	r3, #2048	@ 0x800
 800c4c0:	dc02      	bgt.n	800c4c8 <send_gamepad_report+0x2a0>
 800c4c2:	f64f 0301 	movw	r3, #63489	@ 0xf801
 800c4c6:	82bb      	strh	r3, [r7, #20]

	if (dlx >  2047) dlx =  2047;
 800c4c8:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800c4cc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800c4d0:	db02      	blt.n	800c4d8 <send_gamepad_report+0x2b0>
 800c4d2:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 800c4d6:	827b      	strh	r3, [r7, #18]
	if (dlx < -2047) dlx = -2047;
 800c4d8:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800c4dc:	f513 6f00 	cmn.w	r3, #2048	@ 0x800
 800c4e0:	dc02      	bgt.n	800c4e8 <send_gamepad_report+0x2c0>
 800c4e2:	f64f 0301 	movw	r3, #63489	@ 0xf801
 800c4e6:	827b      	strh	r3, [r7, #18]

	if (dly >  2047) dly =  2047;
 800c4e8:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 800c4ec:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800c4f0:	db02      	blt.n	800c4f8 <send_gamepad_report+0x2d0>
 800c4f2:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 800c4f6:	823b      	strh	r3, [r7, #16]
	if (dly < -2047) dly = -2047;
 800c4f8:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 800c4fc:	f513 6f00 	cmn.w	r3, #2048	@ 0x800
 800c500:	dc02      	bgt.n	800c508 <send_gamepad_report+0x2e0>
 800c502:	f64f 0301 	movw	r3, #63489	@ 0xf801
 800c506:	823b      	strh	r3, [r7, #16]
//	report.x = (int16_t)map( xRightStickValue_ADC, 0, 4095, INT16_MIN, INT16_MAX );
//	report.y = (int16_t)map( yRightStickValue_ADC, 0, 4095, INT16_MIN, INT16_MAX );
//	report.zr = (int16_t)map( yLeftStickValue_ADC, 0, 4095, INT16_MIN, INT16_MAX );
//	report.za = (int16_t)map( xLeftStickValue_ADC, 0, 4095, INT16_MIN, INT16_MAX );

	report.x = (int16_t)map( drx, -2047, 2047, INT16_MIN, INT16_MAX );
 800c508:	f9b7 0016 	ldrsh.w	r0, [r7, #22]
 800c50c:	f647 73ff 	movw	r3, #32767	@ 0x7fff
 800c510:	9300      	str	r3, [sp, #0]
 800c512:	4b2a      	ldr	r3, [pc, #168]	@ (800c5bc <send_gamepad_report+0x394>)
 800c514:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 800c518:	4929      	ldr	r1, [pc, #164]	@ (800c5c0 <send_gamepad_report+0x398>)
 800c51a:	f000 faed 	bl	800caf8 <map>
 800c51e:	4603      	mov	r3, r0
 800c520:	b21b      	sxth	r3, r3
 800c522:	f8a7 3007 	strh.w	r3, [r7, #7]
	report.y = (int16_t)map( dry, -2047, 2047, INT16_MIN, INT16_MAX );
 800c526:	f9b7 0014 	ldrsh.w	r0, [r7, #20]
 800c52a:	f647 73ff 	movw	r3, #32767	@ 0x7fff
 800c52e:	9300      	str	r3, [sp, #0]
 800c530:	4b22      	ldr	r3, [pc, #136]	@ (800c5bc <send_gamepad_report+0x394>)
 800c532:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 800c536:	4922      	ldr	r1, [pc, #136]	@ (800c5c0 <send_gamepad_report+0x398>)
 800c538:	f000 fade 	bl	800caf8 <map>
 800c53c:	4603      	mov	r3, r0
 800c53e:	b21b      	sxth	r3, r3
 800c540:	f8a7 3009 	strh.w	r3, [r7, #9]
	report.zr = (int16_t)map( dlx, -2047, 2047, INT16_MIN, INT16_MAX );
 800c544:	f9b7 0012 	ldrsh.w	r0, [r7, #18]
 800c548:	f647 73ff 	movw	r3, #32767	@ 0x7fff
 800c54c:	9300      	str	r3, [sp, #0]
 800c54e:	4b1b      	ldr	r3, [pc, #108]	@ (800c5bc <send_gamepad_report+0x394>)
 800c550:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 800c554:	491a      	ldr	r1, [pc, #104]	@ (800c5c0 <send_gamepad_report+0x398>)
 800c556:	f000 facf 	bl	800caf8 <map>
 800c55a:	4603      	mov	r3, r0
 800c55c:	b21b      	sxth	r3, r3
 800c55e:	f8a7 300d 	strh.w	r3, [r7, #13]
	report.za = (int16_t)map( dly, -2047, 2047, INT16_MIN, INT16_MAX );
 800c562:	f9b7 0010 	ldrsh.w	r0, [r7, #16]
 800c566:	f647 73ff 	movw	r3, #32767	@ 0x7fff
 800c56a:	9300      	str	r3, [sp, #0]
 800c56c:	4b13      	ldr	r3, [pc, #76]	@ (800c5bc <send_gamepad_report+0x394>)
 800c56e:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 800c572:	4913      	ldr	r1, [pc, #76]	@ (800c5c0 <send_gamepad_report+0x398>)
 800c574:	f000 fac0 	bl	800caf8 <map>
 800c578:	4603      	mov	r3, r0
 800c57a:	b21b      	sxth	r3, r3
 800c57c:	f8a7 300b 	strh.w	r3, [r7, #11]

	adcValueReady = 0;
 800c580:	4b10      	ldr	r3, [pc, #64]	@ (800c5c4 <send_gamepad_report+0x39c>)
 800c582:	2200      	movs	r2, #0
 800c584:	701a      	strb	r2, [r3, #0]


    // ---- Send 11-byte report ----
    USBD_HID_SendReport(&hUsbDeviceFS, (uint8_t*)&report, sizeof(report));
 800c586:	1d3b      	adds	r3, r7, #4
 800c588:	220b      	movs	r2, #11
 800c58a:	4619      	mov	r1, r3
 800c58c:	480e      	ldr	r0, [pc, #56]	@ (800c5c8 <send_gamepad_report+0x3a0>)
 800c58e:	f007 f885 	bl	801369c <USBD_HID_SendReport>
}
 800c592:	bf00      	nop
 800c594:	3718      	adds	r7, #24
 800c596:	46bd      	mov	sp, r7
 800c598:	bd80      	pop	{r7, pc}
 800c59a:	bf00      	nop
 800c59c:	20000254 	.word	0x20000254
 800c5a0:	2000025c 	.word	0x2000025c
 800c5a4:	20000256 	.word	0x20000256
 800c5a8:	2000025e 	.word	0x2000025e
 800c5ac:	2000025a 	.word	0x2000025a
 800c5b0:	20000260 	.word	0x20000260
 800c5b4:	20000258 	.word	0x20000258
 800c5b8:	20000262 	.word	0x20000262
 800c5bc:	ffff8000 	.word	0xffff8000
 800c5c0:	fffff801 	.word	0xfffff801
 800c5c4:	20000240 	.word	0x20000240
 800c5c8:	20000270 	.word	0x20000270

0800c5cc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800c5cc:	b580      	push	{r7, lr}
 800c5ce:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800c5d0:	f000 fbfc 	bl	800cdcc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800c5d4:	f000 f844 	bl	800c660 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800c5d8:	f000 fa18 	bl	800ca0c <MX_GPIO_Init>
  MX_DMA_Init();
 800c5dc:	f000 f96a 	bl	800c8b4 <MX_DMA_Init>
  MX_ADC1_Init();
 800c5e0:	f000 f89c 	bl	800c71c <MX_ADC1_Init>
  MX_TIM2_Init();
 800c5e4:	f000 f904 	bl	800c7f0 <MX_TIM2_Init>
  MX_USB_DEVICE_Init();
 800c5e8:	f008 f944 	bl	8014874 <MX_USB_DEVICE_Init>
  /* USER CODE BEGIN 2 */

  HAL_ADC_Start_DMA(&hadc1, (uint32_t*)adcVal, 4);
 800c5ec:	2204      	movs	r2, #4
 800c5ee:	4910      	ldr	r1, [pc, #64]	@ (800c630 <main+0x64>)
 800c5f0:	4810      	ldr	r0, [pc, #64]	@ (800c634 <main+0x68>)
 800c5f2:	f000 fd25 	bl	800d040 <HAL_ADC_Start_DMA>
  HAL_TIM_Base_Start_IT(&htim2);
 800c5f6:	4810      	ldr	r0, [pc, #64]	@ (800c638 <main+0x6c>)
 800c5f8:	f003 ffd2 	bl	80105a0 <HAL_TIM_Base_Start_IT>

  while (!adcValueReady);   // wait for first averaged ADC frame
 800c5fc:	bf00      	nop
 800c5fe:	4b0f      	ldr	r3, [pc, #60]	@ (800c63c <main+0x70>)
 800c600:	f993 3000 	ldrsb.w	r3, [r3]
 800c604:	2b00      	cmp	r3, #0
 800c606:	d0fa      	beq.n	800c5fe <main+0x32>

  xRightCenter = xRightStickValue_ADC;
 800c608:	4b0d      	ldr	r3, [pc, #52]	@ (800c640 <main+0x74>)
 800c60a:	881a      	ldrh	r2, [r3, #0]
 800c60c:	4b0d      	ldr	r3, [pc, #52]	@ (800c644 <main+0x78>)
 800c60e:	801a      	strh	r2, [r3, #0]
  yRightCenter = yRightStickValue_ADC;
 800c610:	4b0d      	ldr	r3, [pc, #52]	@ (800c648 <main+0x7c>)
 800c612:	881a      	ldrh	r2, [r3, #0]
 800c614:	4b0d      	ldr	r3, [pc, #52]	@ (800c64c <main+0x80>)
 800c616:	801a      	strh	r2, [r3, #0]
  xLeftCenter = xLeftStickValue_ADC;
 800c618:	4b0d      	ldr	r3, [pc, #52]	@ (800c650 <main+0x84>)
 800c61a:	881a      	ldrh	r2, [r3, #0]
 800c61c:	4b0d      	ldr	r3, [pc, #52]	@ (800c654 <main+0x88>)
 800c61e:	801a      	strh	r2, [r3, #0]
  yLeftCenter = yLeftStickValue_ADC;
 800c620:	4b0d      	ldr	r3, [pc, #52]	@ (800c658 <main+0x8c>)
 800c622:	881a      	ldrh	r2, [r3, #0]
 800c624:	4b0d      	ldr	r3, [pc, #52]	@ (800c65c <main+0x90>)
 800c626:	801a      	strh	r2, [r3, #0]
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
      send_gamepad_report();
 800c628:	f7ff fdfe 	bl	800c228 <send_gamepad_report>
 800c62c:	e7fc      	b.n	800c628 <main+0x5c>
 800c62e:	bf00      	nop
 800c630:	20000238 	.word	0x20000238
 800c634:	2000017c 	.word	0x2000017c
 800c638:	200001f0 	.word	0x200001f0
 800c63c:	20000240 	.word	0x20000240
 800c640:	20000254 	.word	0x20000254
 800c644:	2000025c 	.word	0x2000025c
 800c648:	20000256 	.word	0x20000256
 800c64c:	2000025e 	.word	0x2000025e
 800c650:	2000025a 	.word	0x2000025a
 800c654:	20000260 	.word	0x20000260
 800c658:	20000258 	.word	0x20000258
 800c65c:	20000262 	.word	0x20000262

0800c660 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800c660:	b580      	push	{r7, lr}
 800c662:	b094      	sub	sp, #80	@ 0x50
 800c664:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800c666:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800c66a:	2228      	movs	r2, #40	@ 0x28
 800c66c:	2100      	movs	r1, #0
 800c66e:	4618      	mov	r0, r3
 800c670:	f008 fcb8 	bl	8014fe4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800c674:	f107 0314 	add.w	r3, r7, #20
 800c678:	2200      	movs	r2, #0
 800c67a:	601a      	str	r2, [r3, #0]
 800c67c:	605a      	str	r2, [r3, #4]
 800c67e:	609a      	str	r2, [r3, #8]
 800c680:	60da      	str	r2, [r3, #12]
 800c682:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800c684:	1d3b      	adds	r3, r7, #4
 800c686:	2200      	movs	r2, #0
 800c688:	601a      	str	r2, [r3, #0]
 800c68a:	605a      	str	r2, [r3, #4]
 800c68c:	609a      	str	r2, [r3, #8]
 800c68e:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800c690:	2301      	movs	r3, #1
 800c692:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800c694:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800c698:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 800c69a:	2300      	movs	r3, #0
 800c69c:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800c69e:	2301      	movs	r3, #1
 800c6a0:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800c6a2:	2302      	movs	r3, #2
 800c6a4:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800c6a6:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800c6aa:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 800c6ac:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 800c6b0:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800c6b2:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800c6b6:	4618      	mov	r0, r3
 800c6b8:	f003 fa8e 	bl	800fbd8 <HAL_RCC_OscConfig>
 800c6bc:	4603      	mov	r3, r0
 800c6be:	2b00      	cmp	r3, #0
 800c6c0:	d001      	beq.n	800c6c6 <SystemClock_Config+0x66>
  {
    Error_Handler();
 800c6c2:	f000 fa34 	bl	800cb2e <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800c6c6:	230f      	movs	r3, #15
 800c6c8:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800c6ca:	2302      	movs	r3, #2
 800c6cc:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800c6ce:	2300      	movs	r3, #0
 800c6d0:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800c6d2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800c6d6:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800c6d8:	2300      	movs	r3, #0
 800c6da:	627b      	str	r3, [r7, #36]	@ 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 800c6dc:	f107 0314 	add.w	r3, r7, #20
 800c6e0:	2101      	movs	r1, #1
 800c6e2:	4618      	mov	r0, r3
 800c6e4:	f003 fcfa 	bl	80100dc <HAL_RCC_ClockConfig>
 800c6e8:	4603      	mov	r3, r0
 800c6ea:	2b00      	cmp	r3, #0
 800c6ec:	d001      	beq.n	800c6f2 <SystemClock_Config+0x92>
  {
    Error_Handler();
 800c6ee:	f000 fa1e 	bl	800cb2e <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC|RCC_PERIPHCLK_USB;
 800c6f2:	2312      	movs	r3, #18
 800c6f4:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV4;
 800c6f6:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800c6fa:	60fb      	str	r3, [r7, #12]
  PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLL;
 800c6fc:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800c700:	613b      	str	r3, [r7, #16]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800c702:	1d3b      	adds	r3, r7, #4
 800c704:	4618      	mov	r0, r3
 800c706:	f003 fe45 	bl	8010394 <HAL_RCCEx_PeriphCLKConfig>
 800c70a:	4603      	mov	r3, r0
 800c70c:	2b00      	cmp	r3, #0
 800c70e:	d001      	beq.n	800c714 <SystemClock_Config+0xb4>
  {
    Error_Handler();
 800c710:	f000 fa0d 	bl	800cb2e <Error_Handler>
  }
}
 800c714:	bf00      	nop
 800c716:	3750      	adds	r7, #80	@ 0x50
 800c718:	46bd      	mov	sp, r7
 800c71a:	bd80      	pop	{r7, pc}

0800c71c <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 800c71c:	b580      	push	{r7, lr}
 800c71e:	b084      	sub	sp, #16
 800c720:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800c722:	1d3b      	adds	r3, r7, #4
 800c724:	2200      	movs	r2, #0
 800c726:	601a      	str	r2, [r3, #0]
 800c728:	605a      	str	r2, [r3, #4]
 800c72a:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 800c72c:	4b2e      	ldr	r3, [pc, #184]	@ (800c7e8 <MX_ADC1_Init+0xcc>)
 800c72e:	4a2f      	ldr	r2, [pc, #188]	@ (800c7ec <MX_ADC1_Init+0xd0>)
 800c730:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 800c732:	4b2d      	ldr	r3, [pc, #180]	@ (800c7e8 <MX_ADC1_Init+0xcc>)
 800c734:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800c738:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = ENABLE;
 800c73a:	4b2b      	ldr	r3, [pc, #172]	@ (800c7e8 <MX_ADC1_Init+0xcc>)
 800c73c:	2201      	movs	r2, #1
 800c73e:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800c740:	4b29      	ldr	r3, [pc, #164]	@ (800c7e8 <MX_ADC1_Init+0xcc>)
 800c742:	2200      	movs	r2, #0
 800c744:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800c746:	4b28      	ldr	r3, [pc, #160]	@ (800c7e8 <MX_ADC1_Init+0xcc>)
 800c748:	f44f 2260 	mov.w	r2, #917504	@ 0xe0000
 800c74c:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800c74e:	4b26      	ldr	r3, [pc, #152]	@ (800c7e8 <MX_ADC1_Init+0xcc>)
 800c750:	2200      	movs	r2, #0
 800c752:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 4;
 800c754:	4b24      	ldr	r3, [pc, #144]	@ (800c7e8 <MX_ADC1_Init+0xcc>)
 800c756:	2204      	movs	r2, #4
 800c758:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800c75a:	4823      	ldr	r0, [pc, #140]	@ (800c7e8 <MX_ADC1_Init+0xcc>)
 800c75c:	f000 fb98 	bl	800ce90 <HAL_ADC_Init>
 800c760:	4603      	mov	r3, r0
 800c762:	2b00      	cmp	r3, #0
 800c764:	d001      	beq.n	800c76a <MX_ADC1_Init+0x4e>
  {
    Error_Handler();
 800c766:	f000 f9e2 	bl	800cb2e <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
 800c76a:	2300      	movs	r3, #0
 800c76c:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800c76e:	2301      	movs	r3, #1
 800c770:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_239CYCLES_5;
 800c772:	2307      	movs	r3, #7
 800c774:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800c776:	1d3b      	adds	r3, r7, #4
 800c778:	4619      	mov	r1, r3
 800c77a:	481b      	ldr	r0, [pc, #108]	@ (800c7e8 <MX_ADC1_Init+0xcc>)
 800c77c:	f000 fe18 	bl	800d3b0 <HAL_ADC_ConfigChannel>
 800c780:	4603      	mov	r3, r0
 800c782:	2b00      	cmp	r3, #0
 800c784:	d001      	beq.n	800c78a <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 800c786:	f000 f9d2 	bl	800cb2e <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 800c78a:	2301      	movs	r3, #1
 800c78c:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 800c78e:	2302      	movs	r3, #2
 800c790:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800c792:	1d3b      	adds	r3, r7, #4
 800c794:	4619      	mov	r1, r3
 800c796:	4814      	ldr	r0, [pc, #80]	@ (800c7e8 <MX_ADC1_Init+0xcc>)
 800c798:	f000 fe0a 	bl	800d3b0 <HAL_ADC_ConfigChannel>
 800c79c:	4603      	mov	r3, r0
 800c79e:	2b00      	cmp	r3, #0
 800c7a0:	d001      	beq.n	800c7a6 <MX_ADC1_Init+0x8a>
  {
    Error_Handler();
 800c7a2:	f000 f9c4 	bl	800cb2e <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 800c7a6:	2302      	movs	r3, #2
 800c7a8:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 800c7aa:	2303      	movs	r3, #3
 800c7ac:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800c7ae:	1d3b      	adds	r3, r7, #4
 800c7b0:	4619      	mov	r1, r3
 800c7b2:	480d      	ldr	r0, [pc, #52]	@ (800c7e8 <MX_ADC1_Init+0xcc>)
 800c7b4:	f000 fdfc 	bl	800d3b0 <HAL_ADC_ConfigChannel>
 800c7b8:	4603      	mov	r3, r0
 800c7ba:	2b00      	cmp	r3, #0
 800c7bc:	d001      	beq.n	800c7c2 <MX_ADC1_Init+0xa6>
  {
    Error_Handler();
 800c7be:	f000 f9b6 	bl	800cb2e <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_3;
 800c7c2:	2303      	movs	r3, #3
 800c7c4:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 800c7c6:	2304      	movs	r3, #4
 800c7c8:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800c7ca:	1d3b      	adds	r3, r7, #4
 800c7cc:	4619      	mov	r1, r3
 800c7ce:	4806      	ldr	r0, [pc, #24]	@ (800c7e8 <MX_ADC1_Init+0xcc>)
 800c7d0:	f000 fdee 	bl	800d3b0 <HAL_ADC_ConfigChannel>
 800c7d4:	4603      	mov	r3, r0
 800c7d6:	2b00      	cmp	r3, #0
 800c7d8:	d001      	beq.n	800c7de <MX_ADC1_Init+0xc2>
  {
    Error_Handler();
 800c7da:	f000 f9a8 	bl	800cb2e <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800c7de:	bf00      	nop
 800c7e0:	3710      	adds	r7, #16
 800c7e2:	46bd      	mov	sp, r7
 800c7e4:	bd80      	pop	{r7, pc}
 800c7e6:	bf00      	nop
 800c7e8:	2000017c 	.word	0x2000017c
 800c7ec:	40012400 	.word	0x40012400

0800c7f0 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 800c7f0:	b580      	push	{r7, lr}
 800c7f2:	b086      	sub	sp, #24
 800c7f4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800c7f6:	f107 0308 	add.w	r3, r7, #8
 800c7fa:	2200      	movs	r2, #0
 800c7fc:	601a      	str	r2, [r3, #0]
 800c7fe:	605a      	str	r2, [r3, #4]
 800c800:	609a      	str	r2, [r3, #8]
 800c802:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800c804:	463b      	mov	r3, r7
 800c806:	2200      	movs	r2, #0
 800c808:	601a      	str	r2, [r3, #0]
 800c80a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800c80c:	4b1e      	ldr	r3, [pc, #120]	@ (800c888 <MX_TIM2_Init+0x98>)
 800c80e:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800c812:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 47999;
 800c814:	4b1c      	ldr	r3, [pc, #112]	@ (800c888 <MX_TIM2_Init+0x98>)
 800c816:	f64b 327f 	movw	r2, #47999	@ 0xbb7f
 800c81a:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800c81c:	4b1a      	ldr	r3, [pc, #104]	@ (800c888 <MX_TIM2_Init+0x98>)
 800c81e:	2200      	movs	r2, #0
 800c820:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 999;
 800c822:	4b19      	ldr	r3, [pc, #100]	@ (800c888 <MX_TIM2_Init+0x98>)
 800c824:	f240 32e7 	movw	r2, #999	@ 0x3e7
 800c828:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800c82a:	4b17      	ldr	r3, [pc, #92]	@ (800c888 <MX_TIM2_Init+0x98>)
 800c82c:	2200      	movs	r2, #0
 800c82e:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800c830:	4b15      	ldr	r3, [pc, #84]	@ (800c888 <MX_TIM2_Init+0x98>)
 800c832:	2200      	movs	r2, #0
 800c834:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800c836:	4814      	ldr	r0, [pc, #80]	@ (800c888 <MX_TIM2_Init+0x98>)
 800c838:	f003 fe62 	bl	8010500 <HAL_TIM_Base_Init>
 800c83c:	4603      	mov	r3, r0
 800c83e:	2b00      	cmp	r3, #0
 800c840:	d001      	beq.n	800c846 <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 800c842:	f000 f974 	bl	800cb2e <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800c846:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800c84a:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800c84c:	f107 0308 	add.w	r3, r7, #8
 800c850:	4619      	mov	r1, r3
 800c852:	480d      	ldr	r0, [pc, #52]	@ (800c888 <MX_TIM2_Init+0x98>)
 800c854:	f003 ffe6 	bl	8010824 <HAL_TIM_ConfigClockSource>
 800c858:	4603      	mov	r3, r0
 800c85a:	2b00      	cmp	r3, #0
 800c85c:	d001      	beq.n	800c862 <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 800c85e:	f000 f966 	bl	800cb2e <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800c862:	2300      	movs	r3, #0
 800c864:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800c866:	2300      	movs	r3, #0
 800c868:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800c86a:	463b      	mov	r3, r7
 800c86c:	4619      	mov	r1, r3
 800c86e:	4806      	ldr	r0, [pc, #24]	@ (800c888 <MX_TIM2_Init+0x98>)
 800c870:	f004 f9c8 	bl	8010c04 <HAL_TIMEx_MasterConfigSynchronization>
 800c874:	4603      	mov	r3, r0
 800c876:	2b00      	cmp	r3, #0
 800c878:	d001      	beq.n	800c87e <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 800c87a:	f000 f958 	bl	800cb2e <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800c87e:	bf00      	nop
 800c880:	3718      	adds	r7, #24
 800c882:	46bd      	mov	sp, r7
 800c884:	bd80      	pop	{r7, pc}
 800c886:	bf00      	nop
 800c888:	200001f0 	.word	0x200001f0

0800c88c <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800c88c:	b580      	push	{r7, lr}
 800c88e:	b082      	sub	sp, #8
 800c890:	af00      	add	r7, sp, #0
 800c892:	6078      	str	r0, [r7, #4]
    if (htim->Instance == TIM2)
 800c894:	687b      	ldr	r3, [r7, #4]
 800c896:	681b      	ldr	r3, [r3, #0]
 800c898:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c89c:	d104      	bne.n	800c8a8 <HAL_TIM_PeriodElapsedCallback+0x1c>
    {
        HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13); // or your LED pin
 800c89e:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800c8a2:	4803      	ldr	r0, [pc, #12]	@ (800c8b0 <HAL_TIM_PeriodElapsedCallback+0x24>)
 800c8a4:	f001 fc35 	bl	800e112 <HAL_GPIO_TogglePin>
    }
}
 800c8a8:	bf00      	nop
 800c8aa:	3708      	adds	r7, #8
 800c8ac:	46bd      	mov	sp, r7
 800c8ae:	bd80      	pop	{r7, pc}
 800c8b0:	40011000 	.word	0x40011000

0800c8b4 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 800c8b4:	b580      	push	{r7, lr}
 800c8b6:	b082      	sub	sp, #8
 800c8b8:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800c8ba:	4b0c      	ldr	r3, [pc, #48]	@ (800c8ec <MX_DMA_Init+0x38>)
 800c8bc:	695b      	ldr	r3, [r3, #20]
 800c8be:	4a0b      	ldr	r2, [pc, #44]	@ (800c8ec <MX_DMA_Init+0x38>)
 800c8c0:	f043 0301 	orr.w	r3, r3, #1
 800c8c4:	6153      	str	r3, [r2, #20]
 800c8c6:	4b09      	ldr	r3, [pc, #36]	@ (800c8ec <MX_DMA_Init+0x38>)
 800c8c8:	695b      	ldr	r3, [r3, #20]
 800c8ca:	f003 0301 	and.w	r3, r3, #1
 800c8ce:	607b      	str	r3, [r7, #4]
 800c8d0:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 800c8d2:	2200      	movs	r2, #0
 800c8d4:	2100      	movs	r1, #0
 800c8d6:	200b      	movs	r0, #11
 800c8d8:	f001 f843 	bl	800d962 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 800c8dc:	200b      	movs	r0, #11
 800c8de:	f001 f85c 	bl	800d99a <HAL_NVIC_EnableIRQ>

}
 800c8e2:	bf00      	nop
 800c8e4:	3708      	adds	r7, #8
 800c8e6:	46bd      	mov	sp, r7
 800c8e8:	bd80      	pop	{r7, pc}
 800c8ea:	bf00      	nop
 800c8ec:	40021000 	.word	0x40021000

0800c8f0 <HAL_ADC_ConvCpltCallback>:
  */

/**	ADC ISR
*		Handles the values from ADC after the conversion finished
*/
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc) {
 800c8f0:	b480      	push	{r7}
 800c8f2:	b083      	sub	sp, #12
 800c8f4:	af00      	add	r7, sp, #0
 800c8f6:	6078      	str	r0, [r7, #4]

	if ( adcValueReady == 0 ) {
 800c8f8:	4b38      	ldr	r3, [pc, #224]	@ (800c9dc <HAL_ADC_ConvCpltCallback+0xec>)
 800c8fa:	f993 3000 	ldrsb.w	r3, [r3]
 800c8fe:	2b00      	cmp	r3, #0
 800c900:	d12c      	bne.n	800c95c <HAL_ADC_ConvCpltCallback+0x6c>
		x  += adcVal[2];
 800c902:	4b37      	ldr	r3, [pc, #220]	@ (800c9e0 <HAL_ADC_ConvCpltCallback+0xf0>)
 800c904:	889b      	ldrh	r3, [r3, #4]
 800c906:	b29b      	uxth	r3, r3
 800c908:	461a      	mov	r2, r3
 800c90a:	4b36      	ldr	r3, [pc, #216]	@ (800c9e4 <HAL_ADC_ConvCpltCallback+0xf4>)
 800c90c:	681b      	ldr	r3, [r3, #0]
 800c90e:	4413      	add	r3, r2
 800c910:	4a34      	ldr	r2, [pc, #208]	@ (800c9e4 <HAL_ADC_ConvCpltCallback+0xf4>)
 800c912:	6013      	str	r3, [r2, #0]
		y  += adcVal[3];
 800c914:	4b32      	ldr	r3, [pc, #200]	@ (800c9e0 <HAL_ADC_ConvCpltCallback+0xf0>)
 800c916:	88db      	ldrh	r3, [r3, #6]
 800c918:	b29b      	uxth	r3, r3
 800c91a:	461a      	mov	r2, r3
 800c91c:	4b32      	ldr	r3, [pc, #200]	@ (800c9e8 <HAL_ADC_ConvCpltCallback+0xf8>)
 800c91e:	681b      	ldr	r3, [r3, #0]
 800c920:	4413      	add	r3, r2
 800c922:	4a31      	ldr	r2, [pc, #196]	@ (800c9e8 <HAL_ADC_ConvCpltCallback+0xf8>)
 800c924:	6013      	str	r3, [r2, #0]
		lx += adcVal[0];
 800c926:	4b2e      	ldr	r3, [pc, #184]	@ (800c9e0 <HAL_ADC_ConvCpltCallback+0xf0>)
 800c928:	881b      	ldrh	r3, [r3, #0]
 800c92a:	b29b      	uxth	r3, r3
 800c92c:	461a      	mov	r2, r3
 800c92e:	4b2f      	ldr	r3, [pc, #188]	@ (800c9ec <HAL_ADC_ConvCpltCallback+0xfc>)
 800c930:	681b      	ldr	r3, [r3, #0]
 800c932:	4413      	add	r3, r2
 800c934:	4a2d      	ldr	r2, [pc, #180]	@ (800c9ec <HAL_ADC_ConvCpltCallback+0xfc>)
 800c936:	6013      	str	r3, [r2, #0]
		ly += adcVal[1];
 800c938:	4b29      	ldr	r3, [pc, #164]	@ (800c9e0 <HAL_ADC_ConvCpltCallback+0xf0>)
 800c93a:	885b      	ldrh	r3, [r3, #2]
 800c93c:	b29b      	uxth	r3, r3
 800c93e:	461a      	mov	r2, r3
 800c940:	4b2b      	ldr	r3, [pc, #172]	@ (800c9f0 <HAL_ADC_ConvCpltCallback+0x100>)
 800c942:	681b      	ldr	r3, [r3, #0]
 800c944:	4413      	add	r3, r2
 800c946:	4a2a      	ldr	r2, [pc, #168]	@ (800c9f0 <HAL_ADC_ConvCpltCallback+0x100>)
 800c948:	6013      	str	r3, [r2, #0]

		count++;
 800c94a:	4b2a      	ldr	r3, [pc, #168]	@ (800c9f4 <HAL_ADC_ConvCpltCallback+0x104>)
 800c94c:	f993 3000 	ldrsb.w	r3, [r3]
 800c950:	b2db      	uxtb	r3, r3
 800c952:	3301      	adds	r3, #1
 800c954:	b2db      	uxtb	r3, r3
 800c956:	b25a      	sxtb	r2, r3
 800c958:	4b26      	ldr	r3, [pc, #152]	@ (800c9f4 <HAL_ADC_ConvCpltCallback+0x104>)
 800c95a:	701a      	strb	r2, [r3, #0]

	}
    // after 100 samples, average them
    if (count >= 100) {
 800c95c:	4b25      	ldr	r3, [pc, #148]	@ (800c9f4 <HAL_ADC_ConvCpltCallback+0x104>)
 800c95e:	f993 3000 	ldrsb.w	r3, [r3]
 800c962:	2b63      	cmp	r3, #99	@ 0x63
 800c964:	dd35      	ble.n	800c9d2 <HAL_ADC_ConvCpltCallback+0xe2>

        xRightStickValue_ADC = x / 100;
 800c966:	4b1f      	ldr	r3, [pc, #124]	@ (800c9e4 <HAL_ADC_ConvCpltCallback+0xf4>)
 800c968:	681b      	ldr	r3, [r3, #0]
 800c96a:	4a23      	ldr	r2, [pc, #140]	@ (800c9f8 <HAL_ADC_ConvCpltCallback+0x108>)
 800c96c:	fba2 2303 	umull	r2, r3, r2, r3
 800c970:	095b      	lsrs	r3, r3, #5
 800c972:	b29a      	uxth	r2, r3
 800c974:	4b21      	ldr	r3, [pc, #132]	@ (800c9fc <HAL_ADC_ConvCpltCallback+0x10c>)
 800c976:	801a      	strh	r2, [r3, #0]
        yRightStickValue_ADC = y / 100;
 800c978:	4b1b      	ldr	r3, [pc, #108]	@ (800c9e8 <HAL_ADC_ConvCpltCallback+0xf8>)
 800c97a:	681b      	ldr	r3, [r3, #0]
 800c97c:	4a1e      	ldr	r2, [pc, #120]	@ (800c9f8 <HAL_ADC_ConvCpltCallback+0x108>)
 800c97e:	fba2 2303 	umull	r2, r3, r2, r3
 800c982:	095b      	lsrs	r3, r3, #5
 800c984:	b29a      	uxth	r2, r3
 800c986:	4b1e      	ldr	r3, [pc, #120]	@ (800ca00 <HAL_ADC_ConvCpltCallback+0x110>)
 800c988:	801a      	strh	r2, [r3, #0]
        xLeftStickValue_ADC  = lx / 100;
 800c98a:	4b18      	ldr	r3, [pc, #96]	@ (800c9ec <HAL_ADC_ConvCpltCallback+0xfc>)
 800c98c:	681b      	ldr	r3, [r3, #0]
 800c98e:	4a1a      	ldr	r2, [pc, #104]	@ (800c9f8 <HAL_ADC_ConvCpltCallback+0x108>)
 800c990:	fba2 2303 	umull	r2, r3, r2, r3
 800c994:	095b      	lsrs	r3, r3, #5
 800c996:	b29a      	uxth	r2, r3
 800c998:	4b1a      	ldr	r3, [pc, #104]	@ (800ca04 <HAL_ADC_ConvCpltCallback+0x114>)
 800c99a:	801a      	strh	r2, [r3, #0]
        yLeftStickValue_ADC  = ly / 100;
 800c99c:	4b14      	ldr	r3, [pc, #80]	@ (800c9f0 <HAL_ADC_ConvCpltCallback+0x100>)
 800c99e:	681b      	ldr	r3, [r3, #0]
 800c9a0:	4a15      	ldr	r2, [pc, #84]	@ (800c9f8 <HAL_ADC_ConvCpltCallback+0x108>)
 800c9a2:	fba2 2303 	umull	r2, r3, r2, r3
 800c9a6:	095b      	lsrs	r3, r3, #5
 800c9a8:	b29a      	uxth	r2, r3
 800c9aa:	4b17      	ldr	r3, [pc, #92]	@ (800ca08 <HAL_ADC_ConvCpltCallback+0x118>)
 800c9ac:	801a      	strh	r2, [r3, #0]

        // reset for next round
        x = 0;
 800c9ae:	4b0d      	ldr	r3, [pc, #52]	@ (800c9e4 <HAL_ADC_ConvCpltCallback+0xf4>)
 800c9b0:	2200      	movs	r2, #0
 800c9b2:	601a      	str	r2, [r3, #0]
        y = 0;
 800c9b4:	4b0c      	ldr	r3, [pc, #48]	@ (800c9e8 <HAL_ADC_ConvCpltCallback+0xf8>)
 800c9b6:	2200      	movs	r2, #0
 800c9b8:	601a      	str	r2, [r3, #0]
        lx = 0;
 800c9ba:	4b0c      	ldr	r3, [pc, #48]	@ (800c9ec <HAL_ADC_ConvCpltCallback+0xfc>)
 800c9bc:	2200      	movs	r2, #0
 800c9be:	601a      	str	r2, [r3, #0]
        ly = 0;
 800c9c0:	4b0b      	ldr	r3, [pc, #44]	@ (800c9f0 <HAL_ADC_ConvCpltCallback+0x100>)
 800c9c2:	2200      	movs	r2, #0
 800c9c4:	601a      	str	r2, [r3, #0]
        count = 0;
 800c9c6:	4b0b      	ldr	r3, [pc, #44]	@ (800c9f4 <HAL_ADC_ConvCpltCallback+0x104>)
 800c9c8:	2200      	movs	r2, #0
 800c9ca:	701a      	strb	r2, [r3, #0]

        adcValueReady = 1;
 800c9cc:	4b03      	ldr	r3, [pc, #12]	@ (800c9dc <HAL_ADC_ConvCpltCallback+0xec>)
 800c9ce:	2201      	movs	r2, #1
 800c9d0:	701a      	strb	r2, [r3, #0]
    }
}
 800c9d2:	bf00      	nop
 800c9d4:	370c      	adds	r7, #12
 800c9d6:	46bd      	mov	sp, r7
 800c9d8:	bc80      	pop	{r7}
 800c9da:	4770      	bx	lr
 800c9dc:	20000240 	.word	0x20000240
 800c9e0:	20000238 	.word	0x20000238
 800c9e4:	20000244 	.word	0x20000244
 800c9e8:	20000248 	.word	0x20000248
 800c9ec:	2000024c 	.word	0x2000024c
 800c9f0:	20000250 	.word	0x20000250
 800c9f4:	20000264 	.word	0x20000264
 800c9f8:	51eb851f 	.word	0x51eb851f
 800c9fc:	20000254 	.word	0x20000254
 800ca00:	20000256 	.word	0x20000256
 800ca04:	2000025a 	.word	0x2000025a
 800ca08:	20000258 	.word	0x20000258

0800ca0c <MX_GPIO_Init>:

static void MX_GPIO_Init(void)
{
 800ca0c:	b580      	push	{r7, lr}
 800ca0e:	b088      	sub	sp, #32
 800ca10:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800ca12:	f107 0310 	add.w	r3, r7, #16
 800ca16:	2200      	movs	r2, #0
 800ca18:	601a      	str	r2, [r3, #0]
 800ca1a:	605a      	str	r2, [r3, #4]
 800ca1c:	609a      	str	r2, [r3, #8]
 800ca1e:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800ca20:	4b31      	ldr	r3, [pc, #196]	@ (800cae8 <MX_GPIO_Init+0xdc>)
 800ca22:	699b      	ldr	r3, [r3, #24]
 800ca24:	4a30      	ldr	r2, [pc, #192]	@ (800cae8 <MX_GPIO_Init+0xdc>)
 800ca26:	f043 0310 	orr.w	r3, r3, #16
 800ca2a:	6193      	str	r3, [r2, #24]
 800ca2c:	4b2e      	ldr	r3, [pc, #184]	@ (800cae8 <MX_GPIO_Init+0xdc>)
 800ca2e:	699b      	ldr	r3, [r3, #24]
 800ca30:	f003 0310 	and.w	r3, r3, #16
 800ca34:	60fb      	str	r3, [r7, #12]
 800ca36:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800ca38:	4b2b      	ldr	r3, [pc, #172]	@ (800cae8 <MX_GPIO_Init+0xdc>)
 800ca3a:	699b      	ldr	r3, [r3, #24]
 800ca3c:	4a2a      	ldr	r2, [pc, #168]	@ (800cae8 <MX_GPIO_Init+0xdc>)
 800ca3e:	f043 0320 	orr.w	r3, r3, #32
 800ca42:	6193      	str	r3, [r2, #24]
 800ca44:	4b28      	ldr	r3, [pc, #160]	@ (800cae8 <MX_GPIO_Init+0xdc>)
 800ca46:	699b      	ldr	r3, [r3, #24]
 800ca48:	f003 0320 	and.w	r3, r3, #32
 800ca4c:	60bb      	str	r3, [r7, #8]
 800ca4e:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800ca50:	4b25      	ldr	r3, [pc, #148]	@ (800cae8 <MX_GPIO_Init+0xdc>)
 800ca52:	699b      	ldr	r3, [r3, #24]
 800ca54:	4a24      	ldr	r2, [pc, #144]	@ (800cae8 <MX_GPIO_Init+0xdc>)
 800ca56:	f043 0304 	orr.w	r3, r3, #4
 800ca5a:	6193      	str	r3, [r2, #24]
 800ca5c:	4b22      	ldr	r3, [pc, #136]	@ (800cae8 <MX_GPIO_Init+0xdc>)
 800ca5e:	699b      	ldr	r3, [r3, #24]
 800ca60:	f003 0304 	and.w	r3, r3, #4
 800ca64:	607b      	str	r3, [r7, #4]
 800ca66:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800ca68:	4b1f      	ldr	r3, [pc, #124]	@ (800cae8 <MX_GPIO_Init+0xdc>)
 800ca6a:	699b      	ldr	r3, [r3, #24]
 800ca6c:	4a1e      	ldr	r2, [pc, #120]	@ (800cae8 <MX_GPIO_Init+0xdc>)
 800ca6e:	f043 0308 	orr.w	r3, r3, #8
 800ca72:	6193      	str	r3, [r2, #24]
 800ca74:	4b1c      	ldr	r3, [pc, #112]	@ (800cae8 <MX_GPIO_Init+0xdc>)
 800ca76:	699b      	ldr	r3, [r3, #24]
 800ca78:	f003 0308 	and.w	r3, r3, #8
 800ca7c:	603b      	str	r3, [r7, #0]
 800ca7e:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 800ca80:	2200      	movs	r2, #0
 800ca82:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800ca86:	4819      	ldr	r0, [pc, #100]	@ (800caec <MX_GPIO_Init+0xe0>)
 800ca88:	f001 fb2b 	bl	800e0e2 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 800ca8c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800ca90:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800ca92:	2301      	movs	r3, #1
 800ca94:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800ca96:	2300      	movs	r3, #0
 800ca98:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800ca9a:	2302      	movs	r3, #2
 800ca9c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800ca9e:	f107 0310 	add.w	r3, r7, #16
 800caa2:	4619      	mov	r1, r3
 800caa4:	4811      	ldr	r0, [pc, #68]	@ (800caec <MX_GPIO_Init+0xe0>)
 800caa6:	f001 f981 	bl	800ddac <HAL_GPIO_Init>

  /*Configure GPIO pins : PA4 PA8 PA9 PA10
                           PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10
 800caaa:	f248 7310 	movw	r3, #34576	@ 0x8710
 800caae:	613b      	str	r3, [r7, #16]
                          |GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800cab0:	2300      	movs	r3, #0
 800cab2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800cab4:	2301      	movs	r3, #1
 800cab6:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800cab8:	f107 0310 	add.w	r3, r7, #16
 800cabc:	4619      	mov	r1, r3
 800cabe:	480c      	ldr	r0, [pc, #48]	@ (800caf0 <MX_GPIO_Init+0xe4>)
 800cac0:	f001 f974 	bl	800ddac <HAL_GPIO_Init>

  /*Configure GPIO pins : PB12 PB13 PB14 PB15
                           PB3 PB4 PB5 PB6
                           PB7 PB8 PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15
 800cac4:	f24f 33f8 	movw	r3, #62456	@ 0xf3f8
 800cac8:	613b      	str	r3, [r7, #16]
                          |GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6
                          |GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800caca:	2300      	movs	r3, #0
 800cacc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800cace:	2301      	movs	r3, #1
 800cad0:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800cad2:	f107 0310 	add.w	r3, r7, #16
 800cad6:	4619      	mov	r1, r3
 800cad8:	4806      	ldr	r0, [pc, #24]	@ (800caf4 <MX_GPIO_Init+0xe8>)
 800cada:	f001 f967 	bl	800ddac <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 800cade:	bf00      	nop
 800cae0:	3720      	adds	r7, #32
 800cae2:	46bd      	mov	sp, r7
 800cae4:	bd80      	pop	{r7, pc}
 800cae6:	bf00      	nop
 800cae8:	40021000 	.word	0x40021000
 800caec:	40011000 	.word	0x40011000
 800caf0:	40010800 	.word	0x40010800
 800caf4:	40010c00 	.word	0x40010c00

0800caf8 <map>:

/* USER CODE BEGIN 4 */
int32_t map(int32_t x, int32_t in_min, int32_t in_max, int32_t out_min, int32_t out_max){
 800caf8:	b480      	push	{r7}
 800cafa:	b085      	sub	sp, #20
 800cafc:	af00      	add	r7, sp, #0
 800cafe:	60f8      	str	r0, [r7, #12]
 800cb00:	60b9      	str	r1, [r7, #8]
 800cb02:	607a      	str	r2, [r7, #4]
 800cb04:	603b      	str	r3, [r7, #0]
  return (x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
 800cb06:	68fa      	ldr	r2, [r7, #12]
 800cb08:	68bb      	ldr	r3, [r7, #8]
 800cb0a:	1ad3      	subs	r3, r2, r3
 800cb0c:	69b9      	ldr	r1, [r7, #24]
 800cb0e:	683a      	ldr	r2, [r7, #0]
 800cb10:	1a8a      	subs	r2, r1, r2
 800cb12:	fb03 f202 	mul.w	r2, r3, r2
 800cb16:	6879      	ldr	r1, [r7, #4]
 800cb18:	68bb      	ldr	r3, [r7, #8]
 800cb1a:	1acb      	subs	r3, r1, r3
 800cb1c:	fb92 f2f3 	sdiv	r2, r2, r3
 800cb20:	683b      	ldr	r3, [r7, #0]
 800cb22:	4413      	add	r3, r2
}
 800cb24:	4618      	mov	r0, r3
 800cb26:	3714      	adds	r7, #20
 800cb28:	46bd      	mov	sp, r7
 800cb2a:	bc80      	pop	{r7}
 800cb2c:	4770      	bx	lr

0800cb2e <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800cb2e:	b480      	push	{r7}
 800cb30:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800cb32:	b672      	cpsid	i
}
 800cb34:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800cb36:	bf00      	nop
 800cb38:	e7fd      	b.n	800cb36 <Error_Handler+0x8>
	...

0800cb3c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800cb3c:	b480      	push	{r7}
 800cb3e:	b085      	sub	sp, #20
 800cb40:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800cb42:	4b15      	ldr	r3, [pc, #84]	@ (800cb98 <HAL_MspInit+0x5c>)
 800cb44:	699b      	ldr	r3, [r3, #24]
 800cb46:	4a14      	ldr	r2, [pc, #80]	@ (800cb98 <HAL_MspInit+0x5c>)
 800cb48:	f043 0301 	orr.w	r3, r3, #1
 800cb4c:	6193      	str	r3, [r2, #24]
 800cb4e:	4b12      	ldr	r3, [pc, #72]	@ (800cb98 <HAL_MspInit+0x5c>)
 800cb50:	699b      	ldr	r3, [r3, #24]
 800cb52:	f003 0301 	and.w	r3, r3, #1
 800cb56:	60bb      	str	r3, [r7, #8]
 800cb58:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800cb5a:	4b0f      	ldr	r3, [pc, #60]	@ (800cb98 <HAL_MspInit+0x5c>)
 800cb5c:	69db      	ldr	r3, [r3, #28]
 800cb5e:	4a0e      	ldr	r2, [pc, #56]	@ (800cb98 <HAL_MspInit+0x5c>)
 800cb60:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800cb64:	61d3      	str	r3, [r2, #28]
 800cb66:	4b0c      	ldr	r3, [pc, #48]	@ (800cb98 <HAL_MspInit+0x5c>)
 800cb68:	69db      	ldr	r3, [r3, #28]
 800cb6a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800cb6e:	607b      	str	r3, [r7, #4]
 800cb70:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800cb72:	4b0a      	ldr	r3, [pc, #40]	@ (800cb9c <HAL_MspInit+0x60>)
 800cb74:	685b      	ldr	r3, [r3, #4]
 800cb76:	60fb      	str	r3, [r7, #12]
 800cb78:	68fb      	ldr	r3, [r7, #12]
 800cb7a:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 800cb7e:	60fb      	str	r3, [r7, #12]
 800cb80:	68fb      	ldr	r3, [r7, #12]
 800cb82:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800cb86:	60fb      	str	r3, [r7, #12]
 800cb88:	4a04      	ldr	r2, [pc, #16]	@ (800cb9c <HAL_MspInit+0x60>)
 800cb8a:	68fb      	ldr	r3, [r7, #12]
 800cb8c:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800cb8e:	bf00      	nop
 800cb90:	3714      	adds	r7, #20
 800cb92:	46bd      	mov	sp, r7
 800cb94:	bc80      	pop	{r7}
 800cb96:	4770      	bx	lr
 800cb98:	40021000 	.word	0x40021000
 800cb9c:	40010000 	.word	0x40010000

0800cba0 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800cba0:	b580      	push	{r7, lr}
 800cba2:	b088      	sub	sp, #32
 800cba4:	af00      	add	r7, sp, #0
 800cba6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800cba8:	f107 0310 	add.w	r3, r7, #16
 800cbac:	2200      	movs	r2, #0
 800cbae:	601a      	str	r2, [r3, #0]
 800cbb0:	605a      	str	r2, [r3, #4]
 800cbb2:	609a      	str	r2, [r3, #8]
 800cbb4:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 800cbb6:	687b      	ldr	r3, [r7, #4]
 800cbb8:	681b      	ldr	r3, [r3, #0]
 800cbba:	4a2d      	ldr	r2, [pc, #180]	@ (800cc70 <HAL_ADC_MspInit+0xd0>)
 800cbbc:	4293      	cmp	r3, r2
 800cbbe:	d152      	bne.n	800cc66 <HAL_ADC_MspInit+0xc6>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800cbc0:	4b2c      	ldr	r3, [pc, #176]	@ (800cc74 <HAL_ADC_MspInit+0xd4>)
 800cbc2:	699b      	ldr	r3, [r3, #24]
 800cbc4:	4a2b      	ldr	r2, [pc, #172]	@ (800cc74 <HAL_ADC_MspInit+0xd4>)
 800cbc6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800cbca:	6193      	str	r3, [r2, #24]
 800cbcc:	4b29      	ldr	r3, [pc, #164]	@ (800cc74 <HAL_ADC_MspInit+0xd4>)
 800cbce:	699b      	ldr	r3, [r3, #24]
 800cbd0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800cbd4:	60fb      	str	r3, [r7, #12]
 800cbd6:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800cbd8:	4b26      	ldr	r3, [pc, #152]	@ (800cc74 <HAL_ADC_MspInit+0xd4>)
 800cbda:	699b      	ldr	r3, [r3, #24]
 800cbdc:	4a25      	ldr	r2, [pc, #148]	@ (800cc74 <HAL_ADC_MspInit+0xd4>)
 800cbde:	f043 0304 	orr.w	r3, r3, #4
 800cbe2:	6193      	str	r3, [r2, #24]
 800cbe4:	4b23      	ldr	r3, [pc, #140]	@ (800cc74 <HAL_ADC_MspInit+0xd4>)
 800cbe6:	699b      	ldr	r3, [r3, #24]
 800cbe8:	f003 0304 	and.w	r3, r3, #4
 800cbec:	60bb      	str	r3, [r7, #8]
 800cbee:	68bb      	ldr	r3, [r7, #8]
    PA0-WKUP     ------> ADC1_IN0
    PA1     ------> ADC1_IN1
    PA2     ------> ADC1_IN2
    PA3     ------> ADC1_IN3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 800cbf0:	230f      	movs	r3, #15
 800cbf2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800cbf4:	2303      	movs	r3, #3
 800cbf6:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800cbf8:	f107 0310 	add.w	r3, r7, #16
 800cbfc:	4619      	mov	r1, r3
 800cbfe:	481e      	ldr	r0, [pc, #120]	@ (800cc78 <HAL_ADC_MspInit+0xd8>)
 800cc00:	f001 f8d4 	bl	800ddac <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 800cc04:	4b1d      	ldr	r3, [pc, #116]	@ (800cc7c <HAL_ADC_MspInit+0xdc>)
 800cc06:	4a1e      	ldr	r2, [pc, #120]	@ (800cc80 <HAL_ADC_MspInit+0xe0>)
 800cc08:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800cc0a:	4b1c      	ldr	r3, [pc, #112]	@ (800cc7c <HAL_ADC_MspInit+0xdc>)
 800cc0c:	2200      	movs	r2, #0
 800cc0e:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 800cc10:	4b1a      	ldr	r3, [pc, #104]	@ (800cc7c <HAL_ADC_MspInit+0xdc>)
 800cc12:	2200      	movs	r2, #0
 800cc14:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 800cc16:	4b19      	ldr	r3, [pc, #100]	@ (800cc7c <HAL_ADC_MspInit+0xdc>)
 800cc18:	2280      	movs	r2, #128	@ 0x80
 800cc1a:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800cc1c:	4b17      	ldr	r3, [pc, #92]	@ (800cc7c <HAL_ADC_MspInit+0xdc>)
 800cc1e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800cc22:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800cc24:	4b15      	ldr	r3, [pc, #84]	@ (800cc7c <HAL_ADC_MspInit+0xdc>)
 800cc26:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800cc2a:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 800cc2c:	4b13      	ldr	r3, [pc, #76]	@ (800cc7c <HAL_ADC_MspInit+0xdc>)
 800cc2e:	2220      	movs	r2, #32
 800cc30:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_HIGH;
 800cc32:	4b12      	ldr	r3, [pc, #72]	@ (800cc7c <HAL_ADC_MspInit+0xdc>)
 800cc34:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800cc38:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 800cc3a:	4810      	ldr	r0, [pc, #64]	@ (800cc7c <HAL_ADC_MspInit+0xdc>)
 800cc3c:	f000 fec8 	bl	800d9d0 <HAL_DMA_Init>
 800cc40:	4603      	mov	r3, r0
 800cc42:	2b00      	cmp	r3, #0
 800cc44:	d001      	beq.n	800cc4a <HAL_ADC_MspInit+0xaa>
    {
      Error_Handler();
 800cc46:	f7ff ff72 	bl	800cb2e <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 800cc4a:	687b      	ldr	r3, [r7, #4]
 800cc4c:	4a0b      	ldr	r2, [pc, #44]	@ (800cc7c <HAL_ADC_MspInit+0xdc>)
 800cc4e:	621a      	str	r2, [r3, #32]
 800cc50:	4a0a      	ldr	r2, [pc, #40]	@ (800cc7c <HAL_ADC_MspInit+0xdc>)
 800cc52:	687b      	ldr	r3, [r7, #4]
 800cc54:	6253      	str	r3, [r2, #36]	@ 0x24

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 800cc56:	2200      	movs	r2, #0
 800cc58:	2100      	movs	r1, #0
 800cc5a:	2012      	movs	r0, #18
 800cc5c:	f000 fe81 	bl	800d962 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 800cc60:	2012      	movs	r0, #18
 800cc62:	f000 fe9a 	bl	800d99a <HAL_NVIC_EnableIRQ>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 800cc66:	bf00      	nop
 800cc68:	3720      	adds	r7, #32
 800cc6a:	46bd      	mov	sp, r7
 800cc6c:	bd80      	pop	{r7, pc}
 800cc6e:	bf00      	nop
 800cc70:	40012400 	.word	0x40012400
 800cc74:	40021000 	.word	0x40021000
 800cc78:	40010800 	.word	0x40010800
 800cc7c:	200001ac 	.word	0x200001ac
 800cc80:	40020008 	.word	0x40020008

0800cc84 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800cc84:	b580      	push	{r7, lr}
 800cc86:	b084      	sub	sp, #16
 800cc88:	af00      	add	r7, sp, #0
 800cc8a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 800cc8c:	687b      	ldr	r3, [r7, #4]
 800cc8e:	681b      	ldr	r3, [r3, #0]
 800cc90:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800cc94:	d113      	bne.n	800ccbe <HAL_TIM_Base_MspInit+0x3a>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800cc96:	4b0c      	ldr	r3, [pc, #48]	@ (800ccc8 <HAL_TIM_Base_MspInit+0x44>)
 800cc98:	69db      	ldr	r3, [r3, #28]
 800cc9a:	4a0b      	ldr	r2, [pc, #44]	@ (800ccc8 <HAL_TIM_Base_MspInit+0x44>)
 800cc9c:	f043 0301 	orr.w	r3, r3, #1
 800cca0:	61d3      	str	r3, [r2, #28]
 800cca2:	4b09      	ldr	r3, [pc, #36]	@ (800ccc8 <HAL_TIM_Base_MspInit+0x44>)
 800cca4:	69db      	ldr	r3, [r3, #28]
 800cca6:	f003 0301 	and.w	r3, r3, #1
 800ccaa:	60fb      	str	r3, [r7, #12]
 800ccac:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 800ccae:	2200      	movs	r2, #0
 800ccb0:	2100      	movs	r1, #0
 800ccb2:	201c      	movs	r0, #28
 800ccb4:	f000 fe55 	bl	800d962 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 800ccb8:	201c      	movs	r0, #28
 800ccba:	f000 fe6e 	bl	800d99a <HAL_NVIC_EnableIRQ>

    /* USER CODE END TIM2_MspInit 1 */

  }

}
 800ccbe:	bf00      	nop
 800ccc0:	3710      	adds	r7, #16
 800ccc2:	46bd      	mov	sp, r7
 800ccc4:	bd80      	pop	{r7, pc}
 800ccc6:	bf00      	nop
 800ccc8:	40021000 	.word	0x40021000

0800cccc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800cccc:	b480      	push	{r7}
 800ccce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800ccd0:	bf00      	nop
 800ccd2:	e7fd      	b.n	800ccd0 <NMI_Handler+0x4>

0800ccd4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800ccd4:	b480      	push	{r7}
 800ccd6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800ccd8:	bf00      	nop
 800ccda:	e7fd      	b.n	800ccd8 <HardFault_Handler+0x4>

0800ccdc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800ccdc:	b480      	push	{r7}
 800ccde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800cce0:	bf00      	nop
 800cce2:	e7fd      	b.n	800cce0 <MemManage_Handler+0x4>

0800cce4 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800cce4:	b480      	push	{r7}
 800cce6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800cce8:	bf00      	nop
 800ccea:	e7fd      	b.n	800cce8 <BusFault_Handler+0x4>

0800ccec <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800ccec:	b480      	push	{r7}
 800ccee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800ccf0:	bf00      	nop
 800ccf2:	e7fd      	b.n	800ccf0 <UsageFault_Handler+0x4>

0800ccf4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800ccf4:	b480      	push	{r7}
 800ccf6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800ccf8:	bf00      	nop
 800ccfa:	46bd      	mov	sp, r7
 800ccfc:	bc80      	pop	{r7}
 800ccfe:	4770      	bx	lr

0800cd00 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800cd00:	b480      	push	{r7}
 800cd02:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800cd04:	bf00      	nop
 800cd06:	46bd      	mov	sp, r7
 800cd08:	bc80      	pop	{r7}
 800cd0a:	4770      	bx	lr

0800cd0c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800cd0c:	b480      	push	{r7}
 800cd0e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800cd10:	bf00      	nop
 800cd12:	46bd      	mov	sp, r7
 800cd14:	bc80      	pop	{r7}
 800cd16:	4770      	bx	lr

0800cd18 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800cd18:	b580      	push	{r7, lr}
 800cd1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800cd1c:	f000 f89c 	bl	800ce58 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800cd20:	bf00      	nop
 800cd22:	bd80      	pop	{r7, pc}

0800cd24 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 800cd24:	b580      	push	{r7, lr}
 800cd26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 800cd28:	4802      	ldr	r0, [pc, #8]	@ (800cd34 <DMA1_Channel1_IRQHandler+0x10>)
 800cd2a:	f000 ff0b 	bl	800db44 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 800cd2e:	bf00      	nop
 800cd30:	bd80      	pop	{r7, pc}
 800cd32:	bf00      	nop
 800cd34:	200001ac 	.word	0x200001ac

0800cd38 <ADC1_2_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 global interrupts.
  */
void ADC1_2_IRQHandler(void)
{
 800cd38:	b580      	push	{r7, lr}
 800cd3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 800cd3c:	4802      	ldr	r0, [pc, #8]	@ (800cd48 <ADC1_2_IRQHandler+0x10>)
 800cd3e:	f000 fa5d 	bl	800d1fc <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */

  /* USER CODE END ADC1_2_IRQn 1 */
}
 800cd42:	bf00      	nop
 800cd44:	bd80      	pop	{r7, pc}
 800cd46:	bf00      	nop
 800cd48:	2000017c 	.word	0x2000017c

0800cd4c <USB_LP_CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles USB low priority or CAN RX0 interrupts.
  */
void USB_LP_CAN1_RX0_IRQHandler(void)
{
 800cd4c:	b580      	push	{r7, lr}
 800cd4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 0 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 800cd50:	4802      	ldr	r0, [pc, #8]	@ (800cd5c <USB_LP_CAN1_RX0_IRQHandler+0x10>)
 800cd52:	f001 fb13 	bl	800e37c <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 1 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 1 */
}
 800cd56:	bf00      	nop
 800cd58:	bd80      	pop	{r7, pc}
 800cd5a:	bf00      	nop
 800cd5c:	20000734 	.word	0x20000734

0800cd60 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 800cd60:	b580      	push	{r7, lr}
 800cd62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 800cd64:	4802      	ldr	r0, [pc, #8]	@ (800cd70 <TIM2_IRQHandler+0x10>)
 800cd66:	f003 fc6d 	bl	8010644 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800cd6a:	bf00      	nop
 800cd6c:	bd80      	pop	{r7, pc}
 800cd6e:	bf00      	nop
 800cd70:	200001f0 	.word	0x200001f0

0800cd74 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800cd74:	b480      	push	{r7}
 800cd76:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800cd78:	bf00      	nop
 800cd7a:	46bd      	mov	sp, r7
 800cd7c:	bc80      	pop	{r7}
 800cd7e:	4770      	bx	lr

0800cd80 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 800cd80:	f7ff fff8 	bl	800cd74 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800cd84:	480b      	ldr	r0, [pc, #44]	@ (800cdb4 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 800cd86:	490c      	ldr	r1, [pc, #48]	@ (800cdb8 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 800cd88:	4a0c      	ldr	r2, [pc, #48]	@ (800cdbc <LoopFillZerobss+0x16>)
  movs r3, #0
 800cd8a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800cd8c:	e002      	b.n	800cd94 <LoopCopyDataInit>

0800cd8e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800cd8e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800cd90:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800cd92:	3304      	adds	r3, #4

0800cd94 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800cd94:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800cd96:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800cd98:	d3f9      	bcc.n	800cd8e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800cd9a:	4a09      	ldr	r2, [pc, #36]	@ (800cdc0 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 800cd9c:	4c09      	ldr	r4, [pc, #36]	@ (800cdc4 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800cd9e:	2300      	movs	r3, #0
  b LoopFillZerobss
 800cda0:	e001      	b.n	800cda6 <LoopFillZerobss>

0800cda2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800cda2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800cda4:	3204      	adds	r2, #4

0800cda6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800cda6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800cda8:	d3fb      	bcc.n	800cda2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800cdaa:	f008 f923 	bl	8014ff4 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800cdae:	f7ff fc0d 	bl	800c5cc <main>
  bx lr
 800cdb2:	4770      	bx	lr
  ldr r0, =_sdata
 800cdb4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800cdb8:	20000160 	.word	0x20000160
  ldr r2, =_sidata
 800cdbc:	080150b0 	.word	0x080150b0
  ldr r2, =_sbss
 800cdc0:	20000160 	.word	0x20000160
  ldr r4, =_ebss
 800cdc4:	20000a20 	.word	0x20000a20

0800cdc8 <CAN1_RX1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800cdc8:	e7fe      	b.n	800cdc8 <CAN1_RX1_IRQHandler>
	...

0800cdcc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800cdcc:	b580      	push	{r7, lr}
 800cdce:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800cdd0:	4b08      	ldr	r3, [pc, #32]	@ (800cdf4 <HAL_Init+0x28>)
 800cdd2:	681b      	ldr	r3, [r3, #0]
 800cdd4:	4a07      	ldr	r2, [pc, #28]	@ (800cdf4 <HAL_Init+0x28>)
 800cdd6:	f043 0310 	orr.w	r3, r3, #16
 800cdda:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800cddc:	2003      	movs	r0, #3
 800cdde:	f000 fdb5 	bl	800d94c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800cde2:	200f      	movs	r0, #15
 800cde4:	f000 f808 	bl	800cdf8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800cde8:	f7ff fea8 	bl	800cb3c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800cdec:	2300      	movs	r3, #0
}
 800cdee:	4618      	mov	r0, r3
 800cdf0:	bd80      	pop	{r7, pc}
 800cdf2:	bf00      	nop
 800cdf4:	40022000 	.word	0x40022000

0800cdf8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800cdf8:	b580      	push	{r7, lr}
 800cdfa:	b082      	sub	sp, #8
 800cdfc:	af00      	add	r7, sp, #0
 800cdfe:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800ce00:	4b12      	ldr	r3, [pc, #72]	@ (800ce4c <HAL_InitTick+0x54>)
 800ce02:	681a      	ldr	r2, [r3, #0]
 800ce04:	4b12      	ldr	r3, [pc, #72]	@ (800ce50 <HAL_InitTick+0x58>)
 800ce06:	781b      	ldrb	r3, [r3, #0]
 800ce08:	4619      	mov	r1, r3
 800ce0a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800ce0e:	fbb3 f3f1 	udiv	r3, r3, r1
 800ce12:	fbb2 f3f3 	udiv	r3, r2, r3
 800ce16:	4618      	mov	r0, r3
 800ce18:	f000 fdcd 	bl	800d9b6 <HAL_SYSTICK_Config>
 800ce1c:	4603      	mov	r3, r0
 800ce1e:	2b00      	cmp	r3, #0
 800ce20:	d001      	beq.n	800ce26 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800ce22:	2301      	movs	r3, #1
 800ce24:	e00e      	b.n	800ce44 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800ce26:	687b      	ldr	r3, [r7, #4]
 800ce28:	2b0f      	cmp	r3, #15
 800ce2a:	d80a      	bhi.n	800ce42 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800ce2c:	2200      	movs	r2, #0
 800ce2e:	6879      	ldr	r1, [r7, #4]
 800ce30:	f04f 30ff 	mov.w	r0, #4294967295
 800ce34:	f000 fd95 	bl	800d962 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800ce38:	4a06      	ldr	r2, [pc, #24]	@ (800ce54 <HAL_InitTick+0x5c>)
 800ce3a:	687b      	ldr	r3, [r7, #4]
 800ce3c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800ce3e:	2300      	movs	r3, #0
 800ce40:	e000      	b.n	800ce44 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800ce42:	2301      	movs	r3, #1
}
 800ce44:	4618      	mov	r0, r3
 800ce46:	3708      	adds	r7, #8
 800ce48:	46bd      	mov	sp, r7
 800ce4a:	bd80      	pop	{r7, pc}
 800ce4c:	20000000 	.word	0x20000000
 800ce50:	20000008 	.word	0x20000008
 800ce54:	20000004 	.word	0x20000004

0800ce58 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800ce58:	b480      	push	{r7}
 800ce5a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800ce5c:	4b05      	ldr	r3, [pc, #20]	@ (800ce74 <HAL_IncTick+0x1c>)
 800ce5e:	781b      	ldrb	r3, [r3, #0]
 800ce60:	461a      	mov	r2, r3
 800ce62:	4b05      	ldr	r3, [pc, #20]	@ (800ce78 <HAL_IncTick+0x20>)
 800ce64:	681b      	ldr	r3, [r3, #0]
 800ce66:	4413      	add	r3, r2
 800ce68:	4a03      	ldr	r2, [pc, #12]	@ (800ce78 <HAL_IncTick+0x20>)
 800ce6a:	6013      	str	r3, [r2, #0]
}
 800ce6c:	bf00      	nop
 800ce6e:	46bd      	mov	sp, r7
 800ce70:	bc80      	pop	{r7}
 800ce72:	4770      	bx	lr
 800ce74:	20000008 	.word	0x20000008
 800ce78:	20000268 	.word	0x20000268

0800ce7c <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800ce7c:	b480      	push	{r7}
 800ce7e:	af00      	add	r7, sp, #0
  return uwTick;
 800ce80:	4b02      	ldr	r3, [pc, #8]	@ (800ce8c <HAL_GetTick+0x10>)
 800ce82:	681b      	ldr	r3, [r3, #0]
}
 800ce84:	4618      	mov	r0, r3
 800ce86:	46bd      	mov	sp, r7
 800ce88:	bc80      	pop	{r7}
 800ce8a:	4770      	bx	lr
 800ce8c:	20000268 	.word	0x20000268

0800ce90 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 800ce90:	b580      	push	{r7, lr}
 800ce92:	b086      	sub	sp, #24
 800ce94:	af00      	add	r7, sp, #0
 800ce96:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800ce98:	2300      	movs	r3, #0
 800ce9a:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 800ce9c:	2300      	movs	r3, #0
 800ce9e:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 800cea0:	2300      	movs	r3, #0
 800cea2:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 800cea4:	2300      	movs	r3, #0
 800cea6:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 800cea8:	687b      	ldr	r3, [r7, #4]
 800ceaa:	2b00      	cmp	r3, #0
 800ceac:	d101      	bne.n	800ceb2 <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 800ceae:	2301      	movs	r3, #1
 800ceb0:	e0be      	b.n	800d030 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800ceb2:	687b      	ldr	r3, [r7, #4]
 800ceb4:	689b      	ldr	r3, [r3, #8]
 800ceb6:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 800ceb8:	687b      	ldr	r3, [r7, #4]
 800ceba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800cebc:	2b00      	cmp	r3, #0
 800cebe:	d109      	bne.n	800ced4 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 800cec0:	687b      	ldr	r3, [r7, #4]
 800cec2:	2200      	movs	r2, #0
 800cec4:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800cec6:	687b      	ldr	r3, [r7, #4]
 800cec8:	2200      	movs	r2, #0
 800ceca:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800cece:	6878      	ldr	r0, [r7, #4]
 800ced0:	f7ff fe66 	bl	800cba0 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 800ced4:	6878      	ldr	r0, [r7, #4]
 800ced6:	f000 fbbd 	bl	800d654 <ADC_ConversionStop_Disable>
 800ceda:	4603      	mov	r3, r0
 800cedc:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 800cede:	687b      	ldr	r3, [r7, #4]
 800cee0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800cee2:	f003 0310 	and.w	r3, r3, #16
 800cee6:	2b00      	cmp	r3, #0
 800cee8:	f040 8099 	bne.w	800d01e <HAL_ADC_Init+0x18e>
 800ceec:	7dfb      	ldrb	r3, [r7, #23]
 800ceee:	2b00      	cmp	r3, #0
 800cef0:	f040 8095 	bne.w	800d01e <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800cef4:	687b      	ldr	r3, [r7, #4]
 800cef6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800cef8:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 800cefc:	f023 0302 	bic.w	r3, r3, #2
 800cf00:	f043 0202 	orr.w	r2, r3, #2
 800cf04:	687b      	ldr	r3, [r7, #4]
 800cf06:	629a      	str	r2, [r3, #40]	@ 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 800cf08:	687b      	ldr	r3, [r7, #4]
 800cf0a:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 800cf0c:	687b      	ldr	r3, [r7, #4]
 800cf0e:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 800cf10:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 800cf12:	687b      	ldr	r3, [r7, #4]
 800cf14:	7b1b      	ldrb	r3, [r3, #12]
 800cf16:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 800cf18:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 800cf1a:	68ba      	ldr	r2, [r7, #8]
 800cf1c:	4313      	orrs	r3, r2
 800cf1e:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 800cf20:	687b      	ldr	r3, [r7, #4]
 800cf22:	689b      	ldr	r3, [r3, #8]
 800cf24:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800cf28:	d003      	beq.n	800cf32 <HAL_ADC_Init+0xa2>
 800cf2a:	687b      	ldr	r3, [r7, #4]
 800cf2c:	689b      	ldr	r3, [r3, #8]
 800cf2e:	2b01      	cmp	r3, #1
 800cf30:	d102      	bne.n	800cf38 <HAL_ADC_Init+0xa8>
 800cf32:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800cf36:	e000      	b.n	800cf3a <HAL_ADC_Init+0xaa>
 800cf38:	2300      	movs	r3, #0
 800cf3a:	693a      	ldr	r2, [r7, #16]
 800cf3c:	4313      	orrs	r3, r2
 800cf3e:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800cf40:	687b      	ldr	r3, [r7, #4]
 800cf42:	7d1b      	ldrb	r3, [r3, #20]
 800cf44:	2b01      	cmp	r3, #1
 800cf46:	d119      	bne.n	800cf7c <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 800cf48:	687b      	ldr	r3, [r7, #4]
 800cf4a:	7b1b      	ldrb	r3, [r3, #12]
 800cf4c:	2b00      	cmp	r3, #0
 800cf4e:	d109      	bne.n	800cf64 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 800cf50:	687b      	ldr	r3, [r7, #4]
 800cf52:	699b      	ldr	r3, [r3, #24]
 800cf54:	3b01      	subs	r3, #1
 800cf56:	035a      	lsls	r2, r3, #13
 800cf58:	693b      	ldr	r3, [r7, #16]
 800cf5a:	4313      	orrs	r3, r2
 800cf5c:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 800cf60:	613b      	str	r3, [r7, #16]
 800cf62:	e00b      	b.n	800cf7c <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800cf64:	687b      	ldr	r3, [r7, #4]
 800cf66:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800cf68:	f043 0220 	orr.w	r2, r3, #32
 800cf6c:	687b      	ldr	r3, [r7, #4]
 800cf6e:	629a      	str	r2, [r3, #40]	@ 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800cf70:	687b      	ldr	r3, [r7, #4]
 800cf72:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cf74:	f043 0201 	orr.w	r2, r3, #1
 800cf78:	687b      	ldr	r3, [r7, #4]
 800cf7a:	62da      	str	r2, [r3, #44]	@ 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 800cf7c:	687b      	ldr	r3, [r7, #4]
 800cf7e:	681b      	ldr	r3, [r3, #0]
 800cf80:	685b      	ldr	r3, [r3, #4]
 800cf82:	f423 4169 	bic.w	r1, r3, #59648	@ 0xe900
 800cf86:	687b      	ldr	r3, [r7, #4]
 800cf88:	681b      	ldr	r3, [r3, #0]
 800cf8a:	693a      	ldr	r2, [r7, #16]
 800cf8c:	430a      	orrs	r2, r1
 800cf8e:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 800cf90:	687b      	ldr	r3, [r7, #4]
 800cf92:	681b      	ldr	r3, [r3, #0]
 800cf94:	689a      	ldr	r2, [r3, #8]
 800cf96:	4b28      	ldr	r3, [pc, #160]	@ (800d038 <HAL_ADC_Init+0x1a8>)
 800cf98:	4013      	ands	r3, r2
 800cf9a:	687a      	ldr	r2, [r7, #4]
 800cf9c:	6812      	ldr	r2, [r2, #0]
 800cf9e:	68b9      	ldr	r1, [r7, #8]
 800cfa0:	430b      	orrs	r3, r1
 800cfa2:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 800cfa4:	687b      	ldr	r3, [r7, #4]
 800cfa6:	689b      	ldr	r3, [r3, #8]
 800cfa8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800cfac:	d003      	beq.n	800cfb6 <HAL_ADC_Init+0x126>
 800cfae:	687b      	ldr	r3, [r7, #4]
 800cfb0:	689b      	ldr	r3, [r3, #8]
 800cfb2:	2b01      	cmp	r3, #1
 800cfb4:	d104      	bne.n	800cfc0 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 800cfb6:	687b      	ldr	r3, [r7, #4]
 800cfb8:	691b      	ldr	r3, [r3, #16]
 800cfba:	3b01      	subs	r3, #1
 800cfbc:	051b      	lsls	r3, r3, #20
 800cfbe:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 800cfc0:	687b      	ldr	r3, [r7, #4]
 800cfc2:	681b      	ldr	r3, [r3, #0]
 800cfc4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cfc6:	f423 0170 	bic.w	r1, r3, #15728640	@ 0xf00000
 800cfca:	687b      	ldr	r3, [r7, #4]
 800cfcc:	681b      	ldr	r3, [r3, #0]
 800cfce:	68fa      	ldr	r2, [r7, #12]
 800cfd0:	430a      	orrs	r2, r1
 800cfd2:	62da      	str	r2, [r3, #44]	@ 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 800cfd4:	687b      	ldr	r3, [r7, #4]
 800cfd6:	681b      	ldr	r3, [r3, #0]
 800cfd8:	689a      	ldr	r2, [r3, #8]
 800cfda:	4b18      	ldr	r3, [pc, #96]	@ (800d03c <HAL_ADC_Init+0x1ac>)
 800cfdc:	4013      	ands	r3, r2
 800cfde:	68ba      	ldr	r2, [r7, #8]
 800cfe0:	429a      	cmp	r2, r3
 800cfe2:	d10b      	bne.n	800cffc <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 800cfe4:	687b      	ldr	r3, [r7, #4]
 800cfe6:	2200      	movs	r2, #0
 800cfe8:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 800cfea:	687b      	ldr	r3, [r7, #4]
 800cfec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800cfee:	f023 0303 	bic.w	r3, r3, #3
 800cff2:	f043 0201 	orr.w	r2, r3, #1
 800cff6:	687b      	ldr	r3, [r7, #4]
 800cff8:	629a      	str	r2, [r3, #40]	@ 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 800cffa:	e018      	b.n	800d02e <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 800cffc:	687b      	ldr	r3, [r7, #4]
 800cffe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d000:	f023 0312 	bic.w	r3, r3, #18
 800d004:	f043 0210 	orr.w	r2, r3, #16
 800d008:	687b      	ldr	r3, [r7, #4]
 800d00a:	629a      	str	r2, [r3, #40]	@ 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800d00c:	687b      	ldr	r3, [r7, #4]
 800d00e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d010:	f043 0201 	orr.w	r2, r3, #1
 800d014:	687b      	ldr	r3, [r7, #4]
 800d016:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      tmp_hal_status = HAL_ERROR;
 800d018:	2301      	movs	r3, #1
 800d01a:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 800d01c:	e007      	b.n	800d02e <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800d01e:	687b      	ldr	r3, [r7, #4]
 800d020:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d022:	f043 0210 	orr.w	r2, r3, #16
 800d026:	687b      	ldr	r3, [r7, #4]
 800d028:	629a      	str	r2, [r3, #40]	@ 0x28
        
    tmp_hal_status = HAL_ERROR;
 800d02a:	2301      	movs	r3, #1
 800d02c:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 800d02e:	7dfb      	ldrb	r3, [r7, #23]
}
 800d030:	4618      	mov	r0, r3
 800d032:	3718      	adds	r7, #24
 800d034:	46bd      	mov	sp, r7
 800d036:	bd80      	pop	{r7, pc}
 800d038:	ffe1f7fd 	.word	0xffe1f7fd
 800d03c:	ff1f0efe 	.word	0xff1f0efe

0800d040 <HAL_ADC_Start_DMA>:
  * @param  pData: The destination Buffer address.
  * @param  Length: The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 800d040:	b580      	push	{r7, lr}
 800d042:	b086      	sub	sp, #24
 800d044:	af00      	add	r7, sp, #0
 800d046:	60f8      	str	r0, [r7, #12]
 800d048:	60b9      	str	r1, [r7, #8]
 800d04a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800d04c:	2300      	movs	r3, #0
 800d04e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_ADC_DMA_CAPABILITY_INSTANCE(hadc->Instance));
    
  /* Verification if multimode is disabled (for devices with several ADC)     */
  /* If multimode is enabled, dedicated function multimode conversion         */
  /* start DMA must be used.                                                  */
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
 800d050:	68fb      	ldr	r3, [r7, #12]
 800d052:	681b      	ldr	r3, [r3, #0]
 800d054:	4a64      	ldr	r2, [pc, #400]	@ (800d1e8 <HAL_ADC_Start_DMA+0x1a8>)
 800d056:	4293      	cmp	r3, r2
 800d058:	d004      	beq.n	800d064 <HAL_ADC_Start_DMA+0x24>
 800d05a:	68fb      	ldr	r3, [r7, #12]
 800d05c:	681b      	ldr	r3, [r3, #0]
 800d05e:	4a63      	ldr	r2, [pc, #396]	@ (800d1ec <HAL_ADC_Start_DMA+0x1ac>)
 800d060:	4293      	cmp	r3, r2
 800d062:	d106      	bne.n	800d072 <HAL_ADC_Start_DMA+0x32>
 800d064:	4b60      	ldr	r3, [pc, #384]	@ (800d1e8 <HAL_ADC_Start_DMA+0x1a8>)
 800d066:	685b      	ldr	r3, [r3, #4]
 800d068:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
 800d06c:	2b00      	cmp	r3, #0
 800d06e:	f040 80b3 	bne.w	800d1d8 <HAL_ADC_Start_DMA+0x198>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 800d072:	68fb      	ldr	r3, [r7, #12]
 800d074:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800d078:	2b01      	cmp	r3, #1
 800d07a:	d101      	bne.n	800d080 <HAL_ADC_Start_DMA+0x40>
 800d07c:	2302      	movs	r3, #2
 800d07e:	e0ae      	b.n	800d1de <HAL_ADC_Start_DMA+0x19e>
 800d080:	68fb      	ldr	r3, [r7, #12]
 800d082:	2201      	movs	r2, #1
 800d084:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 800d088:	68f8      	ldr	r0, [r7, #12]
 800d08a:	f000 fa89 	bl	800d5a0 <ADC_Enable>
 800d08e:	4603      	mov	r3, r0
 800d090:	75fb      	strb	r3, [r7, #23]
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 800d092:	7dfb      	ldrb	r3, [r7, #23]
 800d094:	2b00      	cmp	r3, #0
 800d096:	f040 809a 	bne.w	800d1ce <HAL_ADC_Start_DMA+0x18e>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 800d09a:	68fb      	ldr	r3, [r7, #12]
 800d09c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d09e:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 800d0a2:	f023 0301 	bic.w	r3, r3, #1
 800d0a6:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800d0aa:	68fb      	ldr	r3, [r7, #12]
 800d0ac:	629a      	str	r2, [r3, #40]	@ 0x28
                        HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 800d0ae:	68fb      	ldr	r3, [r7, #12]
 800d0b0:	681b      	ldr	r3, [r3, #0]
 800d0b2:	4a4e      	ldr	r2, [pc, #312]	@ (800d1ec <HAL_ADC_Start_DMA+0x1ac>)
 800d0b4:	4293      	cmp	r3, r2
 800d0b6:	d105      	bne.n	800d0c4 <HAL_ADC_Start_DMA+0x84>
 800d0b8:	4b4b      	ldr	r3, [pc, #300]	@ (800d1e8 <HAL_ADC_Start_DMA+0x1a8>)
 800d0ba:	685b      	ldr	r3, [r3, #4]
 800d0bc:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
 800d0c0:	2b00      	cmp	r3, #0
 800d0c2:	d115      	bne.n	800d0f0 <HAL_ADC_Start_DMA+0xb0>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800d0c4:	68fb      	ldr	r3, [r7, #12]
 800d0c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d0c8:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800d0cc:	68fb      	ldr	r3, [r7, #12]
 800d0ce:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800d0d0:	68fb      	ldr	r3, [r7, #12]
 800d0d2:	681b      	ldr	r3, [r3, #0]
 800d0d4:	685b      	ldr	r3, [r3, #4]
 800d0d6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800d0da:	2b00      	cmp	r3, #0
 800d0dc:	d026      	beq.n	800d12c <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 800d0de:	68fb      	ldr	r3, [r7, #12]
 800d0e0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d0e2:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 800d0e6:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 800d0ea:	68fb      	ldr	r3, [r7, #12]
 800d0ec:	629a      	str	r2, [r3, #40]	@ 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800d0ee:	e01d      	b.n	800d12c <HAL_ADC_Start_DMA+0xec>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800d0f0:	68fb      	ldr	r3, [r7, #12]
 800d0f2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d0f4:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 800d0f8:	68fb      	ldr	r3, [r7, #12]
 800d0fa:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 800d0fc:	68fb      	ldr	r3, [r7, #12]
 800d0fe:	681b      	ldr	r3, [r3, #0]
 800d100:	4a39      	ldr	r2, [pc, #228]	@ (800d1e8 <HAL_ADC_Start_DMA+0x1a8>)
 800d102:	4293      	cmp	r3, r2
 800d104:	d004      	beq.n	800d110 <HAL_ADC_Start_DMA+0xd0>
 800d106:	68fb      	ldr	r3, [r7, #12]
 800d108:	681b      	ldr	r3, [r3, #0]
 800d10a:	4a38      	ldr	r2, [pc, #224]	@ (800d1ec <HAL_ADC_Start_DMA+0x1ac>)
 800d10c:	4293      	cmp	r3, r2
 800d10e:	d10d      	bne.n	800d12c <HAL_ADC_Start_DMA+0xec>
 800d110:	4b35      	ldr	r3, [pc, #212]	@ (800d1e8 <HAL_ADC_Start_DMA+0x1a8>)
 800d112:	685b      	ldr	r3, [r3, #4]
 800d114:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800d118:	2b00      	cmp	r3, #0
 800d11a:	d007      	beq.n	800d12c <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800d11c:	68fb      	ldr	r3, [r7, #12]
 800d11e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d120:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 800d124:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 800d128:	68fb      	ldr	r3, [r7, #12]
 800d12a:	629a      	str	r2, [r3, #40]	@ 0x28
      }
    }
      
      /* State machine update: Check if an injected conversion is ongoing */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800d12c:	68fb      	ldr	r3, [r7, #12]
 800d12e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d130:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800d134:	2b00      	cmp	r3, #0
 800d136:	d006      	beq.n	800d146 <HAL_ADC_Start_DMA+0x106>
      {
        /* Reset ADC error code fields related to conversions on group regular */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 800d138:	68fb      	ldr	r3, [r7, #12]
 800d13a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d13c:	f023 0206 	bic.w	r2, r3, #6
 800d140:	68fb      	ldr	r3, [r7, #12]
 800d142:	62da      	str	r2, [r3, #44]	@ 0x2c
 800d144:	e002      	b.n	800d14c <HAL_ADC_Start_DMA+0x10c>
      }
      else
      {
        /* Reset ADC all error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 800d146:	68fb      	ldr	r3, [r7, #12]
 800d148:	2200      	movs	r2, #0
 800d14a:	62da      	str	r2, [r3, #44]	@ 0x2c
      }
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 800d14c:	68fb      	ldr	r3, [r7, #12]
 800d14e:	2200      	movs	r2, #0
 800d150:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
      
      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800d154:	68fb      	ldr	r3, [r7, #12]
 800d156:	6a1b      	ldr	r3, [r3, #32]
 800d158:	4a25      	ldr	r2, [pc, #148]	@ (800d1f0 <HAL_ADC_Start_DMA+0x1b0>)
 800d15a:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Set the DMA half transfer complete callback */
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 800d15c:	68fb      	ldr	r3, [r7, #12]
 800d15e:	6a1b      	ldr	r3, [r3, #32]
 800d160:	4a24      	ldr	r2, [pc, #144]	@ (800d1f4 <HAL_ADC_Start_DMA+0x1b4>)
 800d162:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      /* Set the DMA error callback */
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 800d164:	68fb      	ldr	r3, [r7, #12]
 800d166:	6a1b      	ldr	r3, [r3, #32]
 800d168:	4a23      	ldr	r2, [pc, #140]	@ (800d1f8 <HAL_ADC_Start_DMA+0x1b8>)
 800d16a:	631a      	str	r2, [r3, #48]	@ 0x30
      /* start (in case of SW start):                                         */
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 800d16c:	68fb      	ldr	r3, [r7, #12]
 800d16e:	681b      	ldr	r3, [r3, #0]
 800d170:	f06f 0202 	mvn.w	r2, #2
 800d174:	601a      	str	r2, [r3, #0]
      
      /* Enable ADC DMA mode */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 800d176:	68fb      	ldr	r3, [r7, #12]
 800d178:	681b      	ldr	r3, [r3, #0]
 800d17a:	689a      	ldr	r2, [r3, #8]
 800d17c:	68fb      	ldr	r3, [r7, #12]
 800d17e:	681b      	ldr	r3, [r3, #0]
 800d180:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800d184:	609a      	str	r2, [r3, #8]
      
      /* Start the DMA channel */
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 800d186:	68fb      	ldr	r3, [r7, #12]
 800d188:	6a18      	ldr	r0, [r3, #32]
 800d18a:	68fb      	ldr	r3, [r7, #12]
 800d18c:	681b      	ldr	r3, [r3, #0]
 800d18e:	334c      	adds	r3, #76	@ 0x4c
 800d190:	4619      	mov	r1, r3
 800d192:	68ba      	ldr	r2, [r7, #8]
 800d194:	687b      	ldr	r3, [r7, #4]
 800d196:	f000 fc75 	bl	800da84 <HAL_DMA_Start_IT>
      
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      if (ADC_IS_SOFTWARE_START_REGULAR(hadc))
 800d19a:	68fb      	ldr	r3, [r7, #12]
 800d19c:	681b      	ldr	r3, [r3, #0]
 800d19e:	689b      	ldr	r3, [r3, #8]
 800d1a0:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 800d1a4:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 800d1a8:	d108      	bne.n	800d1bc <HAL_ADC_Start_DMA+0x17c>
      {
        /* Start ADC conversion on regular group with SW start */
        SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 800d1aa:	68fb      	ldr	r3, [r7, #12]
 800d1ac:	681b      	ldr	r3, [r3, #0]
 800d1ae:	689a      	ldr	r2, [r3, #8]
 800d1b0:	68fb      	ldr	r3, [r7, #12]
 800d1b2:	681b      	ldr	r3, [r3, #0]
 800d1b4:	f442 02a0 	orr.w	r2, r2, #5242880	@ 0x500000
 800d1b8:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 800d1ba:	e00f      	b.n	800d1dc <HAL_ADC_Start_DMA+0x19c>
      }
      else
      {
        /* Start ADC conversion on regular group with external trigger */
        SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 800d1bc:	68fb      	ldr	r3, [r7, #12]
 800d1be:	681b      	ldr	r3, [r3, #0]
 800d1c0:	689a      	ldr	r2, [r3, #8]
 800d1c2:	68fb      	ldr	r3, [r7, #12]
 800d1c4:	681b      	ldr	r3, [r3, #0]
 800d1c6:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 800d1ca:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 800d1cc:	e006      	b.n	800d1dc <HAL_ADC_Start_DMA+0x19c>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 800d1ce:	68fb      	ldr	r3, [r7, #12]
 800d1d0:	2200      	movs	r2, #0
 800d1d2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    if (tmp_hal_status == HAL_OK)
 800d1d6:	e001      	b.n	800d1dc <HAL_ADC_Start_DMA+0x19c>
    }
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 800d1d8:	2301      	movs	r3, #1
 800d1da:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 800d1dc:	7dfb      	ldrb	r3, [r7, #23]
}
 800d1de:	4618      	mov	r0, r3
 800d1e0:	3718      	adds	r7, #24
 800d1e2:	46bd      	mov	sp, r7
 800d1e4:	bd80      	pop	{r7, pc}
 800d1e6:	bf00      	nop
 800d1e8:	40012400 	.word	0x40012400
 800d1ec:	40012800 	.word	0x40012800
 800d1f0:	0800d6d7 	.word	0x0800d6d7
 800d1f4:	0800d753 	.word	0x0800d753
 800d1f8:	0800d76f 	.word	0x0800d76f

0800d1fc <HAL_ADC_IRQHandler>:
  * @brief  Handles ADC interrupt request  
  * @param  hadc: ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 800d1fc:	b580      	push	{r7, lr}
 800d1fe:	b084      	sub	sp, #16
 800d200:	af00      	add	r7, sp, #0
 800d202:	6078      	str	r0, [r7, #4]
  uint32_t tmp_sr = hadc->Instance->SR;
 800d204:	687b      	ldr	r3, [r7, #4]
 800d206:	681b      	ldr	r3, [r3, #0]
 800d208:	681b      	ldr	r3, [r3, #0]
 800d20a:	60fb      	str	r3, [r7, #12]
  uint32_t tmp_cr1 = hadc->Instance->CR1;
 800d20c:	687b      	ldr	r3, [r7, #4]
 800d20e:	681b      	ldr	r3, [r3, #0]
 800d210:	685b      	ldr	r3, [r3, #4]
 800d212:	60bb      	str	r3, [r7, #8]
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));
  
  
  /* ========== Check End of Conversion flag for regular group ========== */
  if((tmp_cr1 & ADC_IT_EOC) == ADC_IT_EOC)
 800d214:	68bb      	ldr	r3, [r7, #8]
 800d216:	f003 0320 	and.w	r3, r3, #32
 800d21a:	2b00      	cmp	r3, #0
 800d21c:	d03e      	beq.n	800d29c <HAL_ADC_IRQHandler+0xa0>
  {
    if((tmp_sr & ADC_FLAG_EOC) == ADC_FLAG_EOC)
 800d21e:	68fb      	ldr	r3, [r7, #12]
 800d220:	f003 0302 	and.w	r3, r3, #2
 800d224:	2b00      	cmp	r3, #0
 800d226:	d039      	beq.n	800d29c <HAL_ADC_IRQHandler+0xa0>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800d228:	687b      	ldr	r3, [r7, #4]
 800d22a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d22c:	f003 0310 	and.w	r3, r3, #16
 800d230:	2b00      	cmp	r3, #0
 800d232:	d105      	bne.n	800d240 <HAL_ADC_IRQHandler+0x44>
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 800d234:	687b      	ldr	r3, [r7, #4]
 800d236:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d238:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 800d23c:	687b      	ldr	r3, [r7, #4]
 800d23e:	629a      	str	r2, [r3, #40]	@ 0x28
      /* Determine whether any further conversion upcoming on group regular   */
      /* by external trigger, continuous mode or scan sequence on going.      */
      /* Note: On STM32F1 devices, in case of sequencer enabled               */
      /*       (several ranks selected), end of conversion flag is raised     */
      /*       at the end of the sequence.                                    */
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 800d240:	687b      	ldr	r3, [r7, #4]
 800d242:	681b      	ldr	r3, [r3, #0]
 800d244:	689b      	ldr	r3, [r3, #8]
 800d246:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 800d24a:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 800d24e:	d11d      	bne.n	800d28c <HAL_ADC_IRQHandler+0x90>
         (hadc->Init.ContinuousConvMode == DISABLE)   )
 800d250:	687b      	ldr	r3, [r7, #4]
 800d252:	7b1b      	ldrb	r3, [r3, #12]
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 800d254:	2b00      	cmp	r3, #0
 800d256:	d119      	bne.n	800d28c <HAL_ADC_IRQHandler+0x90>
      {
        /* Disable ADC end of conversion interrupt on group regular */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 800d258:	687b      	ldr	r3, [r7, #4]
 800d25a:	681b      	ldr	r3, [r3, #0]
 800d25c:	685a      	ldr	r2, [r3, #4]
 800d25e:	687b      	ldr	r3, [r7, #4]
 800d260:	681b      	ldr	r3, [r3, #0]
 800d262:	f022 0220 	bic.w	r2, r2, #32
 800d266:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 800d268:	687b      	ldr	r3, [r7, #4]
 800d26a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d26c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800d270:	687b      	ldr	r3, [r7, #4]
 800d272:	629a      	str	r2, [r3, #40]	@ 0x28
        
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800d274:	687b      	ldr	r3, [r7, #4]
 800d276:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d278:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800d27c:	2b00      	cmp	r3, #0
 800d27e:	d105      	bne.n	800d28c <HAL_ADC_IRQHandler+0x90>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800d280:	687b      	ldr	r3, [r7, #4]
 800d282:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d284:	f043 0201 	orr.w	r2, r3, #1
 800d288:	687b      	ldr	r3, [r7, #4]
 800d28a:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ConvCpltCallback(hadc);
#else
      HAL_ADC_ConvCpltCallback(hadc);
 800d28c:	6878      	ldr	r0, [r7, #4]
 800d28e:	f7ff fb2f 	bl	800c8f0 <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear regular group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 800d292:	687b      	ldr	r3, [r7, #4]
 800d294:	681b      	ldr	r3, [r3, #0]
 800d296:	f06f 0212 	mvn.w	r2, #18
 800d29a:	601a      	str	r2, [r3, #0]
    }
  }
  
  /* ========== Check End of Conversion flag for injected group ========== */
  if((tmp_cr1 & ADC_IT_JEOC) == ADC_IT_JEOC)
 800d29c:	68bb      	ldr	r3, [r7, #8]
 800d29e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800d2a2:	2b00      	cmp	r3, #0
 800d2a4:	d04d      	beq.n	800d342 <HAL_ADC_IRQHandler+0x146>
  {
    if((tmp_sr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC)
 800d2a6:	68fb      	ldr	r3, [r7, #12]
 800d2a8:	f003 0304 	and.w	r3, r3, #4
 800d2ac:	2b00      	cmp	r3, #0
 800d2ae:	d048      	beq.n	800d342 <HAL_ADC_IRQHandler+0x146>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800d2b0:	687b      	ldr	r3, [r7, #4]
 800d2b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d2b4:	f003 0310 	and.w	r3, r3, #16
 800d2b8:	2b00      	cmp	r3, #0
 800d2ba:	d105      	bne.n	800d2c8 <HAL_ADC_IRQHandler+0xcc>
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 800d2bc:	687b      	ldr	r3, [r7, #4]
 800d2be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d2c0:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 800d2c4:	687b      	ldr	r3, [r7, #4]
 800d2c6:	629a      	str	r2, [r3, #40]	@ 0x28
      /* conversion from group regular (same conditions as group regular      */
      /* interruption disabling above).                                       */
      /* Note: On STM32F1 devices, in case of sequencer enabled               */
      /*       (several ranks selected), end of conversion flag is raised     */
      /*       at the end of the sequence.                                    */
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 800d2c8:	687b      	ldr	r3, [r7, #4]
 800d2ca:	681b      	ldr	r3, [r3, #0]
 800d2cc:	689b      	ldr	r3, [r3, #8]
 800d2ce:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 800d2d2:	f5b3 4fe0 	cmp.w	r3, #28672	@ 0x7000
 800d2d6:	d012      	beq.n	800d2fe <HAL_ADC_IRQHandler+0x102>
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 800d2d8:	687b      	ldr	r3, [r7, #4]
 800d2da:	681b      	ldr	r3, [r3, #0]
 800d2dc:	685b      	ldr	r3, [r3, #4]
 800d2de:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 800d2e2:	2b00      	cmp	r3, #0
 800d2e4:	d125      	bne.n	800d332 <HAL_ADC_IRQHandler+0x136>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 800d2e6:	687b      	ldr	r3, [r7, #4]
 800d2e8:	681b      	ldr	r3, [r3, #0]
 800d2ea:	689b      	ldr	r3, [r3, #8]
 800d2ec:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 800d2f0:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 800d2f4:	d11d      	bne.n	800d332 <HAL_ADC_IRQHandler+0x136>
          (hadc->Init.ContinuousConvMode == DISABLE)   )        )   )
 800d2f6:	687b      	ldr	r3, [r7, #4]
 800d2f8:	7b1b      	ldrb	r3, [r3, #12]
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 800d2fa:	2b00      	cmp	r3, #0
 800d2fc:	d119      	bne.n	800d332 <HAL_ADC_IRQHandler+0x136>
      {
        /* Disable ADC end of conversion interrupt on group injected */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 800d2fe:	687b      	ldr	r3, [r7, #4]
 800d300:	681b      	ldr	r3, [r3, #0]
 800d302:	685a      	ldr	r2, [r3, #4]
 800d304:	687b      	ldr	r3, [r7, #4]
 800d306:	681b      	ldr	r3, [r3, #0]
 800d308:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800d30c:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 800d30e:	687b      	ldr	r3, [r7, #4]
 800d310:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d312:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800d316:	687b      	ldr	r3, [r7, #4]
 800d318:	629a      	str	r2, [r3, #40]	@ 0x28

        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 800d31a:	687b      	ldr	r3, [r7, #4]
 800d31c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d31e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800d322:	2b00      	cmp	r3, #0
 800d324:	d105      	bne.n	800d332 <HAL_ADC_IRQHandler+0x136>
        { 
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800d326:	687b      	ldr	r3, [r7, #4]
 800d328:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d32a:	f043 0201 	orr.w	r2, r3, #1
 800d32e:	687b      	ldr	r3, [r7, #4]
 800d330:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 800d332:	6878      	ldr	r0, [r7, #4]
 800d334:	f000 fa35 	bl	800d7a2 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear injected group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 800d338:	687b      	ldr	r3, [r7, #4]
 800d33a:	681b      	ldr	r3, [r3, #0]
 800d33c:	f06f 020c 	mvn.w	r2, #12
 800d340:	601a      	str	r2, [r3, #0]
    }
  }
   
  /* ========== Check Analog watchdog flags ========== */
  if((tmp_cr1 & ADC_IT_AWD) == ADC_IT_AWD)
 800d342:	68bb      	ldr	r3, [r7, #8]
 800d344:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d348:	2b00      	cmp	r3, #0
 800d34a:	d012      	beq.n	800d372 <HAL_ADC_IRQHandler+0x176>
  {
    if((tmp_sr & ADC_FLAG_AWD) == ADC_FLAG_AWD)
 800d34c:	68fb      	ldr	r3, [r7, #12]
 800d34e:	f003 0301 	and.w	r3, r3, #1
 800d352:	2b00      	cmp	r3, #0
 800d354:	d00d      	beq.n	800d372 <HAL_ADC_IRQHandler+0x176>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 800d356:	687b      	ldr	r3, [r7, #4]
 800d358:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d35a:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800d35e:	687b      	ldr	r3, [r7, #4]
 800d360:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* Level out of window callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 800d362:	6878      	ldr	r0, [r7, #4]
 800d364:	f000 f812 	bl	800d38c <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 800d368:	687b      	ldr	r3, [r7, #4]
 800d36a:	681b      	ldr	r3, [r3, #0]
 800d36c:	f06f 0201 	mvn.w	r2, #1
 800d370:	601a      	str	r2, [r3, #0]
    }
  }
  
}
 800d372:	bf00      	nop
 800d374:	3710      	adds	r7, #16
 800d376:	46bd      	mov	sp, r7
 800d378:	bd80      	pop	{r7, pc}

0800d37a <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 800d37a:	b480      	push	{r7}
 800d37c:	b083      	sub	sp, #12
 800d37e:	af00      	add	r7, sp, #0
 800d380:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 800d382:	bf00      	nop
 800d384:	370c      	adds	r7, #12
 800d386:	46bd      	mov	sp, r7
 800d388:	bc80      	pop	{r7}
 800d38a:	4770      	bx	lr

0800d38c <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog callback in non blocking mode. 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 800d38c:	b480      	push	{r7}
 800d38e:	b083      	sub	sp, #12
 800d390:	af00      	add	r7, sp, #0
 800d392:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 800d394:	bf00      	nop
 800d396:	370c      	adds	r7, #12
 800d398:	46bd      	mov	sp, r7
 800d39a:	bc80      	pop	{r7}
 800d39c:	4770      	bx	lr

0800d39e <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 800d39e:	b480      	push	{r7}
 800d3a0:	b083      	sub	sp, #12
 800d3a2:	af00      	add	r7, sp, #0
 800d3a4:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 800d3a6:	bf00      	nop
 800d3a8:	370c      	adds	r7, #12
 800d3aa:	46bd      	mov	sp, r7
 800d3ac:	bc80      	pop	{r7}
 800d3ae:	4770      	bx	lr

0800d3b0 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 800d3b0:	b480      	push	{r7}
 800d3b2:	b085      	sub	sp, #20
 800d3b4:	af00      	add	r7, sp, #0
 800d3b6:	6078      	str	r0, [r7, #4]
 800d3b8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800d3ba:	2300      	movs	r3, #0
 800d3bc:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 800d3be:	2300      	movs	r3, #0
 800d3c0:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800d3c2:	687b      	ldr	r3, [r7, #4]
 800d3c4:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800d3c8:	2b01      	cmp	r3, #1
 800d3ca:	d101      	bne.n	800d3d0 <HAL_ADC_ConfigChannel+0x20>
 800d3cc:	2302      	movs	r3, #2
 800d3ce:	e0dc      	b.n	800d58a <HAL_ADC_ConfigChannel+0x1da>
 800d3d0:	687b      	ldr	r3, [r7, #4]
 800d3d2:	2201      	movs	r2, #1
 800d3d4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800d3d8:	683b      	ldr	r3, [r7, #0]
 800d3da:	685b      	ldr	r3, [r3, #4]
 800d3dc:	2b06      	cmp	r3, #6
 800d3de:	d81c      	bhi.n	800d41a <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 800d3e0:	687b      	ldr	r3, [r7, #4]
 800d3e2:	681b      	ldr	r3, [r3, #0]
 800d3e4:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 800d3e6:	683b      	ldr	r3, [r7, #0]
 800d3e8:	685a      	ldr	r2, [r3, #4]
 800d3ea:	4613      	mov	r3, r2
 800d3ec:	009b      	lsls	r3, r3, #2
 800d3ee:	4413      	add	r3, r2
 800d3f0:	3b05      	subs	r3, #5
 800d3f2:	221f      	movs	r2, #31
 800d3f4:	fa02 f303 	lsl.w	r3, r2, r3
 800d3f8:	43db      	mvns	r3, r3
 800d3fa:	4019      	ands	r1, r3
 800d3fc:	683b      	ldr	r3, [r7, #0]
 800d3fe:	6818      	ldr	r0, [r3, #0]
 800d400:	683b      	ldr	r3, [r7, #0]
 800d402:	685a      	ldr	r2, [r3, #4]
 800d404:	4613      	mov	r3, r2
 800d406:	009b      	lsls	r3, r3, #2
 800d408:	4413      	add	r3, r2
 800d40a:	3b05      	subs	r3, #5
 800d40c:	fa00 f203 	lsl.w	r2, r0, r3
 800d410:	687b      	ldr	r3, [r7, #4]
 800d412:	681b      	ldr	r3, [r3, #0]
 800d414:	430a      	orrs	r2, r1
 800d416:	635a      	str	r2, [r3, #52]	@ 0x34
 800d418:	e03c      	b.n	800d494 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 800d41a:	683b      	ldr	r3, [r7, #0]
 800d41c:	685b      	ldr	r3, [r3, #4]
 800d41e:	2b0c      	cmp	r3, #12
 800d420:	d81c      	bhi.n	800d45c <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 800d422:	687b      	ldr	r3, [r7, #4]
 800d424:	681b      	ldr	r3, [r3, #0]
 800d426:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 800d428:	683b      	ldr	r3, [r7, #0]
 800d42a:	685a      	ldr	r2, [r3, #4]
 800d42c:	4613      	mov	r3, r2
 800d42e:	009b      	lsls	r3, r3, #2
 800d430:	4413      	add	r3, r2
 800d432:	3b23      	subs	r3, #35	@ 0x23
 800d434:	221f      	movs	r2, #31
 800d436:	fa02 f303 	lsl.w	r3, r2, r3
 800d43a:	43db      	mvns	r3, r3
 800d43c:	4019      	ands	r1, r3
 800d43e:	683b      	ldr	r3, [r7, #0]
 800d440:	6818      	ldr	r0, [r3, #0]
 800d442:	683b      	ldr	r3, [r7, #0]
 800d444:	685a      	ldr	r2, [r3, #4]
 800d446:	4613      	mov	r3, r2
 800d448:	009b      	lsls	r3, r3, #2
 800d44a:	4413      	add	r3, r2
 800d44c:	3b23      	subs	r3, #35	@ 0x23
 800d44e:	fa00 f203 	lsl.w	r2, r0, r3
 800d452:	687b      	ldr	r3, [r7, #4]
 800d454:	681b      	ldr	r3, [r3, #0]
 800d456:	430a      	orrs	r2, r1
 800d458:	631a      	str	r2, [r3, #48]	@ 0x30
 800d45a:	e01b      	b.n	800d494 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 800d45c:	687b      	ldr	r3, [r7, #4]
 800d45e:	681b      	ldr	r3, [r3, #0]
 800d460:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800d462:	683b      	ldr	r3, [r7, #0]
 800d464:	685a      	ldr	r2, [r3, #4]
 800d466:	4613      	mov	r3, r2
 800d468:	009b      	lsls	r3, r3, #2
 800d46a:	4413      	add	r3, r2
 800d46c:	3b41      	subs	r3, #65	@ 0x41
 800d46e:	221f      	movs	r2, #31
 800d470:	fa02 f303 	lsl.w	r3, r2, r3
 800d474:	43db      	mvns	r3, r3
 800d476:	4019      	ands	r1, r3
 800d478:	683b      	ldr	r3, [r7, #0]
 800d47a:	6818      	ldr	r0, [r3, #0]
 800d47c:	683b      	ldr	r3, [r7, #0]
 800d47e:	685a      	ldr	r2, [r3, #4]
 800d480:	4613      	mov	r3, r2
 800d482:	009b      	lsls	r3, r3, #2
 800d484:	4413      	add	r3, r2
 800d486:	3b41      	subs	r3, #65	@ 0x41
 800d488:	fa00 f203 	lsl.w	r2, r0, r3
 800d48c:	687b      	ldr	r3, [r7, #4]
 800d48e:	681b      	ldr	r3, [r3, #0]
 800d490:	430a      	orrs	r2, r1
 800d492:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 800d494:	683b      	ldr	r3, [r7, #0]
 800d496:	681b      	ldr	r3, [r3, #0]
 800d498:	2b09      	cmp	r3, #9
 800d49a:	d91c      	bls.n	800d4d6 <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 800d49c:	687b      	ldr	r3, [r7, #4]
 800d49e:	681b      	ldr	r3, [r3, #0]
 800d4a0:	68d9      	ldr	r1, [r3, #12]
 800d4a2:	683b      	ldr	r3, [r7, #0]
 800d4a4:	681a      	ldr	r2, [r3, #0]
 800d4a6:	4613      	mov	r3, r2
 800d4a8:	005b      	lsls	r3, r3, #1
 800d4aa:	4413      	add	r3, r2
 800d4ac:	3b1e      	subs	r3, #30
 800d4ae:	2207      	movs	r2, #7
 800d4b0:	fa02 f303 	lsl.w	r3, r2, r3
 800d4b4:	43db      	mvns	r3, r3
 800d4b6:	4019      	ands	r1, r3
 800d4b8:	683b      	ldr	r3, [r7, #0]
 800d4ba:	6898      	ldr	r0, [r3, #8]
 800d4bc:	683b      	ldr	r3, [r7, #0]
 800d4be:	681a      	ldr	r2, [r3, #0]
 800d4c0:	4613      	mov	r3, r2
 800d4c2:	005b      	lsls	r3, r3, #1
 800d4c4:	4413      	add	r3, r2
 800d4c6:	3b1e      	subs	r3, #30
 800d4c8:	fa00 f203 	lsl.w	r2, r0, r3
 800d4cc:	687b      	ldr	r3, [r7, #4]
 800d4ce:	681b      	ldr	r3, [r3, #0]
 800d4d0:	430a      	orrs	r2, r1
 800d4d2:	60da      	str	r2, [r3, #12]
 800d4d4:	e019      	b.n	800d50a <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 800d4d6:	687b      	ldr	r3, [r7, #4]
 800d4d8:	681b      	ldr	r3, [r3, #0]
 800d4da:	6919      	ldr	r1, [r3, #16]
 800d4dc:	683b      	ldr	r3, [r7, #0]
 800d4de:	681a      	ldr	r2, [r3, #0]
 800d4e0:	4613      	mov	r3, r2
 800d4e2:	005b      	lsls	r3, r3, #1
 800d4e4:	4413      	add	r3, r2
 800d4e6:	2207      	movs	r2, #7
 800d4e8:	fa02 f303 	lsl.w	r3, r2, r3
 800d4ec:	43db      	mvns	r3, r3
 800d4ee:	4019      	ands	r1, r3
 800d4f0:	683b      	ldr	r3, [r7, #0]
 800d4f2:	6898      	ldr	r0, [r3, #8]
 800d4f4:	683b      	ldr	r3, [r7, #0]
 800d4f6:	681a      	ldr	r2, [r3, #0]
 800d4f8:	4613      	mov	r3, r2
 800d4fa:	005b      	lsls	r3, r3, #1
 800d4fc:	4413      	add	r3, r2
 800d4fe:	fa00 f203 	lsl.w	r2, r0, r3
 800d502:	687b      	ldr	r3, [r7, #4]
 800d504:	681b      	ldr	r3, [r3, #0]
 800d506:	430a      	orrs	r2, r1
 800d508:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 800d50a:	683b      	ldr	r3, [r7, #0]
 800d50c:	681b      	ldr	r3, [r3, #0]
 800d50e:	2b10      	cmp	r3, #16
 800d510:	d003      	beq.n	800d51a <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 800d512:	683b      	ldr	r3, [r7, #0]
 800d514:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 800d516:	2b11      	cmp	r3, #17
 800d518:	d132      	bne.n	800d580 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 800d51a:	687b      	ldr	r3, [r7, #4]
 800d51c:	681b      	ldr	r3, [r3, #0]
 800d51e:	4a1d      	ldr	r2, [pc, #116]	@ (800d594 <HAL_ADC_ConfigChannel+0x1e4>)
 800d520:	4293      	cmp	r3, r2
 800d522:	d125      	bne.n	800d570 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 800d524:	687b      	ldr	r3, [r7, #4]
 800d526:	681b      	ldr	r3, [r3, #0]
 800d528:	689b      	ldr	r3, [r3, #8]
 800d52a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800d52e:	2b00      	cmp	r3, #0
 800d530:	d126      	bne.n	800d580 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 800d532:	687b      	ldr	r3, [r7, #4]
 800d534:	681b      	ldr	r3, [r3, #0]
 800d536:	689a      	ldr	r2, [r3, #8]
 800d538:	687b      	ldr	r3, [r7, #4]
 800d53a:	681b      	ldr	r3, [r3, #0]
 800d53c:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 800d540:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800d542:	683b      	ldr	r3, [r7, #0]
 800d544:	681b      	ldr	r3, [r3, #0]
 800d546:	2b10      	cmp	r3, #16
 800d548:	d11a      	bne.n	800d580 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800d54a:	4b13      	ldr	r3, [pc, #76]	@ (800d598 <HAL_ADC_ConfigChannel+0x1e8>)
 800d54c:	681b      	ldr	r3, [r3, #0]
 800d54e:	4a13      	ldr	r2, [pc, #76]	@ (800d59c <HAL_ADC_ConfigChannel+0x1ec>)
 800d550:	fba2 2303 	umull	r2, r3, r2, r3
 800d554:	0c9a      	lsrs	r2, r3, #18
 800d556:	4613      	mov	r3, r2
 800d558:	009b      	lsls	r3, r3, #2
 800d55a:	4413      	add	r3, r2
 800d55c:	005b      	lsls	r3, r3, #1
 800d55e:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 800d560:	e002      	b.n	800d568 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 800d562:	68bb      	ldr	r3, [r7, #8]
 800d564:	3b01      	subs	r3, #1
 800d566:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 800d568:	68bb      	ldr	r3, [r7, #8]
 800d56a:	2b00      	cmp	r3, #0
 800d56c:	d1f9      	bne.n	800d562 <HAL_ADC_ConfigChannel+0x1b2>
 800d56e:	e007      	b.n	800d580 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800d570:	687b      	ldr	r3, [r7, #4]
 800d572:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d574:	f043 0220 	orr.w	r2, r3, #32
 800d578:	687b      	ldr	r3, [r7, #4]
 800d57a:	629a      	str	r2, [r3, #40]	@ 0x28
      
      tmp_hal_status = HAL_ERROR;
 800d57c:	2301      	movs	r3, #1
 800d57e:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800d580:	687b      	ldr	r3, [r7, #4]
 800d582:	2200      	movs	r2, #0
 800d584:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 800d588:	7bfb      	ldrb	r3, [r7, #15]
}
 800d58a:	4618      	mov	r0, r3
 800d58c:	3714      	adds	r7, #20
 800d58e:	46bd      	mov	sp, r7
 800d590:	bc80      	pop	{r7}
 800d592:	4770      	bx	lr
 800d594:	40012400 	.word	0x40012400
 800d598:	20000000 	.word	0x20000000
 800d59c:	431bde83 	.word	0x431bde83

0800d5a0 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 800d5a0:	b580      	push	{r7, lr}
 800d5a2:	b084      	sub	sp, #16
 800d5a4:	af00      	add	r7, sp, #0
 800d5a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800d5a8:	2300      	movs	r3, #0
 800d5aa:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 800d5ac:	2300      	movs	r3, #0
 800d5ae:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 800d5b0:	687b      	ldr	r3, [r7, #4]
 800d5b2:	681b      	ldr	r3, [r3, #0]
 800d5b4:	689b      	ldr	r3, [r3, #8]
 800d5b6:	f003 0301 	and.w	r3, r3, #1
 800d5ba:	2b01      	cmp	r3, #1
 800d5bc:	d040      	beq.n	800d640 <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 800d5be:	687b      	ldr	r3, [r7, #4]
 800d5c0:	681b      	ldr	r3, [r3, #0]
 800d5c2:	689a      	ldr	r2, [r3, #8]
 800d5c4:	687b      	ldr	r3, [r7, #4]
 800d5c6:	681b      	ldr	r3, [r3, #0]
 800d5c8:	f042 0201 	orr.w	r2, r2, #1
 800d5cc:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 800d5ce:	4b1f      	ldr	r3, [pc, #124]	@ (800d64c <ADC_Enable+0xac>)
 800d5d0:	681b      	ldr	r3, [r3, #0]
 800d5d2:	4a1f      	ldr	r2, [pc, #124]	@ (800d650 <ADC_Enable+0xb0>)
 800d5d4:	fba2 2303 	umull	r2, r3, r2, r3
 800d5d8:	0c9b      	lsrs	r3, r3, #18
 800d5da:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 800d5dc:	e002      	b.n	800d5e4 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 800d5de:	68bb      	ldr	r3, [r7, #8]
 800d5e0:	3b01      	subs	r3, #1
 800d5e2:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 800d5e4:	68bb      	ldr	r3, [r7, #8]
 800d5e6:	2b00      	cmp	r3, #0
 800d5e8:	d1f9      	bne.n	800d5de <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 800d5ea:	f7ff fc47 	bl	800ce7c <HAL_GetTick>
 800d5ee:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 800d5f0:	e01f      	b.n	800d632 <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800d5f2:	f7ff fc43 	bl	800ce7c <HAL_GetTick>
 800d5f6:	4602      	mov	r2, r0
 800d5f8:	68fb      	ldr	r3, [r7, #12]
 800d5fa:	1ad3      	subs	r3, r2, r3
 800d5fc:	2b02      	cmp	r3, #2
 800d5fe:	d918      	bls.n	800d632 <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 800d600:	687b      	ldr	r3, [r7, #4]
 800d602:	681b      	ldr	r3, [r3, #0]
 800d604:	689b      	ldr	r3, [r3, #8]
 800d606:	f003 0301 	and.w	r3, r3, #1
 800d60a:	2b01      	cmp	r3, #1
 800d60c:	d011      	beq.n	800d632 <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800d60e:	687b      	ldr	r3, [r7, #4]
 800d610:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d612:	f043 0210 	orr.w	r2, r3, #16
 800d616:	687b      	ldr	r3, [r7, #4]
 800d618:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800d61a:	687b      	ldr	r3, [r7, #4]
 800d61c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d61e:	f043 0201 	orr.w	r2, r3, #1
 800d622:	687b      	ldr	r3, [r7, #4]
 800d624:	62da      	str	r2, [r3, #44]	@ 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 800d626:	687b      	ldr	r3, [r7, #4]
 800d628:	2200      	movs	r2, #0
 800d62a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

          return HAL_ERROR;
 800d62e:	2301      	movs	r3, #1
 800d630:	e007      	b.n	800d642 <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 800d632:	687b      	ldr	r3, [r7, #4]
 800d634:	681b      	ldr	r3, [r3, #0]
 800d636:	689b      	ldr	r3, [r3, #8]
 800d638:	f003 0301 	and.w	r3, r3, #1
 800d63c:	2b01      	cmp	r3, #1
 800d63e:	d1d8      	bne.n	800d5f2 <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 800d640:	2300      	movs	r3, #0
}
 800d642:	4618      	mov	r0, r3
 800d644:	3710      	adds	r7, #16
 800d646:	46bd      	mov	sp, r7
 800d648:	bd80      	pop	{r7, pc}
 800d64a:	bf00      	nop
 800d64c:	20000000 	.word	0x20000000
 800d650:	431bde83 	.word	0x431bde83

0800d654 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 800d654:	b580      	push	{r7, lr}
 800d656:	b084      	sub	sp, #16
 800d658:	af00      	add	r7, sp, #0
 800d65a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800d65c:	2300      	movs	r3, #0
 800d65e:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 800d660:	687b      	ldr	r3, [r7, #4]
 800d662:	681b      	ldr	r3, [r3, #0]
 800d664:	689b      	ldr	r3, [r3, #8]
 800d666:	f003 0301 	and.w	r3, r3, #1
 800d66a:	2b01      	cmp	r3, #1
 800d66c:	d12e      	bne.n	800d6cc <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 800d66e:	687b      	ldr	r3, [r7, #4]
 800d670:	681b      	ldr	r3, [r3, #0]
 800d672:	689a      	ldr	r2, [r3, #8]
 800d674:	687b      	ldr	r3, [r7, #4]
 800d676:	681b      	ldr	r3, [r3, #0]
 800d678:	f022 0201 	bic.w	r2, r2, #1
 800d67c:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 800d67e:	f7ff fbfd 	bl	800ce7c <HAL_GetTick>
 800d682:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 800d684:	e01b      	b.n	800d6be <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800d686:	f7ff fbf9 	bl	800ce7c <HAL_GetTick>
 800d68a:	4602      	mov	r2, r0
 800d68c:	68fb      	ldr	r3, [r7, #12]
 800d68e:	1ad3      	subs	r3, r2, r3
 800d690:	2b02      	cmp	r3, #2
 800d692:	d914      	bls.n	800d6be <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 800d694:	687b      	ldr	r3, [r7, #4]
 800d696:	681b      	ldr	r3, [r3, #0]
 800d698:	689b      	ldr	r3, [r3, #8]
 800d69a:	f003 0301 	and.w	r3, r3, #1
 800d69e:	2b01      	cmp	r3, #1
 800d6a0:	d10d      	bne.n	800d6be <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800d6a2:	687b      	ldr	r3, [r7, #4]
 800d6a4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d6a6:	f043 0210 	orr.w	r2, r3, #16
 800d6aa:	687b      	ldr	r3, [r7, #4]
 800d6ac:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800d6ae:	687b      	ldr	r3, [r7, #4]
 800d6b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d6b2:	f043 0201 	orr.w	r2, r3, #1
 800d6b6:	687b      	ldr	r3, [r7, #4]
 800d6b8:	62da      	str	r2, [r3, #44]	@ 0x2c

          return HAL_ERROR;
 800d6ba:	2301      	movs	r3, #1
 800d6bc:	e007      	b.n	800d6ce <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 800d6be:	687b      	ldr	r3, [r7, #4]
 800d6c0:	681b      	ldr	r3, [r3, #0]
 800d6c2:	689b      	ldr	r3, [r3, #8]
 800d6c4:	f003 0301 	and.w	r3, r3, #1
 800d6c8:	2b01      	cmp	r3, #1
 800d6ca:	d0dc      	beq.n	800d686 <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 800d6cc:	2300      	movs	r3, #0
}
 800d6ce:	4618      	mov	r0, r3
 800d6d0:	3710      	adds	r7, #16
 800d6d2:	46bd      	mov	sp, r7
 800d6d4:	bd80      	pop	{r7, pc}

0800d6d6 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 800d6d6:	b580      	push	{r7, lr}
 800d6d8:	b084      	sub	sp, #16
 800d6da:	af00      	add	r7, sp, #0
 800d6dc:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800d6de:	687b      	ldr	r3, [r7, #4]
 800d6e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d6e2:	60fb      	str	r3, [r7, #12]
 
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 800d6e4:	68fb      	ldr	r3, [r7, #12]
 800d6e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d6e8:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800d6ec:	2b00      	cmp	r3, #0
 800d6ee:	d127      	bne.n	800d740 <ADC_DMAConvCplt+0x6a>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800d6f0:	68fb      	ldr	r3, [r7, #12]
 800d6f2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d6f4:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 800d6f8:	68fb      	ldr	r3, [r7, #12]
 800d6fa:	629a      	str	r2, [r3, #40]	@ 0x28
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    /* Note: On STM32F1 devices, in case of sequencer enabled                 */
    /*       (several ranks selected), end of conversion flag is raised       */
    /*       at the end of the sequence.                                      */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 800d6fc:	68fb      	ldr	r3, [r7, #12]
 800d6fe:	681b      	ldr	r3, [r3, #0]
 800d700:	689b      	ldr	r3, [r3, #8]
 800d702:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 800d706:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 800d70a:	d115      	bne.n	800d738 <ADC_DMAConvCplt+0x62>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 800d70c:	68fb      	ldr	r3, [r7, #12]
 800d70e:	7b1b      	ldrb	r3, [r3, #12]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 800d710:	2b00      	cmp	r3, #0
 800d712:	d111      	bne.n	800d738 <ADC_DMAConvCplt+0x62>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 800d714:	68fb      	ldr	r3, [r7, #12]
 800d716:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d718:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800d71c:	68fb      	ldr	r3, [r7, #12]
 800d71e:	629a      	str	r2, [r3, #40]	@ 0x28
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800d720:	68fb      	ldr	r3, [r7, #12]
 800d722:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d724:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800d728:	2b00      	cmp	r3, #0
 800d72a:	d105      	bne.n	800d738 <ADC_DMAConvCplt+0x62>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800d72c:	68fb      	ldr	r3, [r7, #12]
 800d72e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d730:	f043 0201 	orr.w	r2, r3, #1
 800d734:	68fb      	ldr	r3, [r7, #12]
 800d736:	629a      	str	r2, [r3, #40]	@ 0x28
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 800d738:	68f8      	ldr	r0, [r7, #12]
 800d73a:	f7ff f8d9 	bl	800c8f0 <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 800d73e:	e004      	b.n	800d74a <ADC_DMAConvCplt+0x74>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 800d740:	68fb      	ldr	r3, [r7, #12]
 800d742:	6a1b      	ldr	r3, [r3, #32]
 800d744:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d746:	6878      	ldr	r0, [r7, #4]
 800d748:	4798      	blx	r3
}
 800d74a:	bf00      	nop
 800d74c:	3710      	adds	r7, #16
 800d74e:	46bd      	mov	sp, r7
 800d750:	bd80      	pop	{r7, pc}

0800d752 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 800d752:	b580      	push	{r7, lr}
 800d754:	b084      	sub	sp, #16
 800d756:	af00      	add	r7, sp, #0
 800d758:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800d75a:	687b      	ldr	r3, [r7, #4]
 800d75c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d75e:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 800d760:	68f8      	ldr	r0, [r7, #12]
 800d762:	f7ff fe0a 	bl	800d37a <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800d766:	bf00      	nop
 800d768:	3710      	adds	r7, #16
 800d76a:	46bd      	mov	sp, r7
 800d76c:	bd80      	pop	{r7, pc}

0800d76e <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 800d76e:	b580      	push	{r7, lr}
 800d770:	b084      	sub	sp, #16
 800d772:	af00      	add	r7, sp, #0
 800d774:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800d776:	687b      	ldr	r3, [r7, #4]
 800d778:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d77a:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 800d77c:	68fb      	ldr	r3, [r7, #12]
 800d77e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d780:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800d784:	68fb      	ldr	r3, [r7, #12]
 800d786:	629a      	str	r2, [r3, #40]	@ 0x28
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 800d788:	68fb      	ldr	r3, [r7, #12]
 800d78a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d78c:	f043 0204 	orr.w	r2, r3, #4
 800d790:	68fb      	ldr	r3, [r7, #12]
 800d792:	62da      	str	r2, [r3, #44]	@ 0x2c
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 800d794:	68f8      	ldr	r0, [r7, #12]
 800d796:	f7ff fe02 	bl	800d39e <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800d79a:	bf00      	nop
 800d79c:	3710      	adds	r7, #16
 800d79e:	46bd      	mov	sp, r7
 800d7a0:	bd80      	pop	{r7, pc}

0800d7a2 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 800d7a2:	b480      	push	{r7}
 800d7a4:	b083      	sub	sp, #12
 800d7a6:	af00      	add	r7, sp, #0
 800d7a8:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADCEx_InjectedConvCpltCallback could be implemented in the user file
  */
}
 800d7aa:	bf00      	nop
 800d7ac:	370c      	adds	r7, #12
 800d7ae:	46bd      	mov	sp, r7
 800d7b0:	bc80      	pop	{r7}
 800d7b2:	4770      	bx	lr

0800d7b4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800d7b4:	b480      	push	{r7}
 800d7b6:	b085      	sub	sp, #20
 800d7b8:	af00      	add	r7, sp, #0
 800d7ba:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800d7bc:	687b      	ldr	r3, [r7, #4]
 800d7be:	f003 0307 	and.w	r3, r3, #7
 800d7c2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800d7c4:	4b0c      	ldr	r3, [pc, #48]	@ (800d7f8 <__NVIC_SetPriorityGrouping+0x44>)
 800d7c6:	68db      	ldr	r3, [r3, #12]
 800d7c8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800d7ca:	68ba      	ldr	r2, [r7, #8]
 800d7cc:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800d7d0:	4013      	ands	r3, r2
 800d7d2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 800d7d4:	68fb      	ldr	r3, [r7, #12]
 800d7d6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800d7d8:	68bb      	ldr	r3, [r7, #8]
 800d7da:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800d7dc:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800d7e0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800d7e4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800d7e6:	4a04      	ldr	r2, [pc, #16]	@ (800d7f8 <__NVIC_SetPriorityGrouping+0x44>)
 800d7e8:	68bb      	ldr	r3, [r7, #8]
 800d7ea:	60d3      	str	r3, [r2, #12]
}
 800d7ec:	bf00      	nop
 800d7ee:	3714      	adds	r7, #20
 800d7f0:	46bd      	mov	sp, r7
 800d7f2:	bc80      	pop	{r7}
 800d7f4:	4770      	bx	lr
 800d7f6:	bf00      	nop
 800d7f8:	e000ed00 	.word	0xe000ed00

0800d7fc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800d7fc:	b480      	push	{r7}
 800d7fe:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800d800:	4b04      	ldr	r3, [pc, #16]	@ (800d814 <__NVIC_GetPriorityGrouping+0x18>)
 800d802:	68db      	ldr	r3, [r3, #12]
 800d804:	0a1b      	lsrs	r3, r3, #8
 800d806:	f003 0307 	and.w	r3, r3, #7
}
 800d80a:	4618      	mov	r0, r3
 800d80c:	46bd      	mov	sp, r7
 800d80e:	bc80      	pop	{r7}
 800d810:	4770      	bx	lr
 800d812:	bf00      	nop
 800d814:	e000ed00 	.word	0xe000ed00

0800d818 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800d818:	b480      	push	{r7}
 800d81a:	b083      	sub	sp, #12
 800d81c:	af00      	add	r7, sp, #0
 800d81e:	4603      	mov	r3, r0
 800d820:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800d822:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800d826:	2b00      	cmp	r3, #0
 800d828:	db0b      	blt.n	800d842 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800d82a:	79fb      	ldrb	r3, [r7, #7]
 800d82c:	f003 021f 	and.w	r2, r3, #31
 800d830:	4906      	ldr	r1, [pc, #24]	@ (800d84c <__NVIC_EnableIRQ+0x34>)
 800d832:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800d836:	095b      	lsrs	r3, r3, #5
 800d838:	2001      	movs	r0, #1
 800d83a:	fa00 f202 	lsl.w	r2, r0, r2
 800d83e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800d842:	bf00      	nop
 800d844:	370c      	adds	r7, #12
 800d846:	46bd      	mov	sp, r7
 800d848:	bc80      	pop	{r7}
 800d84a:	4770      	bx	lr
 800d84c:	e000e100 	.word	0xe000e100

0800d850 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800d850:	b480      	push	{r7}
 800d852:	b083      	sub	sp, #12
 800d854:	af00      	add	r7, sp, #0
 800d856:	4603      	mov	r3, r0
 800d858:	6039      	str	r1, [r7, #0]
 800d85a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800d85c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800d860:	2b00      	cmp	r3, #0
 800d862:	db0a      	blt.n	800d87a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800d864:	683b      	ldr	r3, [r7, #0]
 800d866:	b2da      	uxtb	r2, r3
 800d868:	490c      	ldr	r1, [pc, #48]	@ (800d89c <__NVIC_SetPriority+0x4c>)
 800d86a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800d86e:	0112      	lsls	r2, r2, #4
 800d870:	b2d2      	uxtb	r2, r2
 800d872:	440b      	add	r3, r1
 800d874:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800d878:	e00a      	b.n	800d890 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800d87a:	683b      	ldr	r3, [r7, #0]
 800d87c:	b2da      	uxtb	r2, r3
 800d87e:	4908      	ldr	r1, [pc, #32]	@ (800d8a0 <__NVIC_SetPriority+0x50>)
 800d880:	79fb      	ldrb	r3, [r7, #7]
 800d882:	f003 030f 	and.w	r3, r3, #15
 800d886:	3b04      	subs	r3, #4
 800d888:	0112      	lsls	r2, r2, #4
 800d88a:	b2d2      	uxtb	r2, r2
 800d88c:	440b      	add	r3, r1
 800d88e:	761a      	strb	r2, [r3, #24]
}
 800d890:	bf00      	nop
 800d892:	370c      	adds	r7, #12
 800d894:	46bd      	mov	sp, r7
 800d896:	bc80      	pop	{r7}
 800d898:	4770      	bx	lr
 800d89a:	bf00      	nop
 800d89c:	e000e100 	.word	0xe000e100
 800d8a0:	e000ed00 	.word	0xe000ed00

0800d8a4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800d8a4:	b480      	push	{r7}
 800d8a6:	b089      	sub	sp, #36	@ 0x24
 800d8a8:	af00      	add	r7, sp, #0
 800d8aa:	60f8      	str	r0, [r7, #12]
 800d8ac:	60b9      	str	r1, [r7, #8]
 800d8ae:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800d8b0:	68fb      	ldr	r3, [r7, #12]
 800d8b2:	f003 0307 	and.w	r3, r3, #7
 800d8b6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800d8b8:	69fb      	ldr	r3, [r7, #28]
 800d8ba:	f1c3 0307 	rsb	r3, r3, #7
 800d8be:	2b04      	cmp	r3, #4
 800d8c0:	bf28      	it	cs
 800d8c2:	2304      	movcs	r3, #4
 800d8c4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800d8c6:	69fb      	ldr	r3, [r7, #28]
 800d8c8:	3304      	adds	r3, #4
 800d8ca:	2b06      	cmp	r3, #6
 800d8cc:	d902      	bls.n	800d8d4 <NVIC_EncodePriority+0x30>
 800d8ce:	69fb      	ldr	r3, [r7, #28]
 800d8d0:	3b03      	subs	r3, #3
 800d8d2:	e000      	b.n	800d8d6 <NVIC_EncodePriority+0x32>
 800d8d4:	2300      	movs	r3, #0
 800d8d6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800d8d8:	f04f 32ff 	mov.w	r2, #4294967295
 800d8dc:	69bb      	ldr	r3, [r7, #24]
 800d8de:	fa02 f303 	lsl.w	r3, r2, r3
 800d8e2:	43da      	mvns	r2, r3
 800d8e4:	68bb      	ldr	r3, [r7, #8]
 800d8e6:	401a      	ands	r2, r3
 800d8e8:	697b      	ldr	r3, [r7, #20]
 800d8ea:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800d8ec:	f04f 31ff 	mov.w	r1, #4294967295
 800d8f0:	697b      	ldr	r3, [r7, #20]
 800d8f2:	fa01 f303 	lsl.w	r3, r1, r3
 800d8f6:	43d9      	mvns	r1, r3
 800d8f8:	687b      	ldr	r3, [r7, #4]
 800d8fa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800d8fc:	4313      	orrs	r3, r2
         );
}
 800d8fe:	4618      	mov	r0, r3
 800d900:	3724      	adds	r7, #36	@ 0x24
 800d902:	46bd      	mov	sp, r7
 800d904:	bc80      	pop	{r7}
 800d906:	4770      	bx	lr

0800d908 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800d908:	b580      	push	{r7, lr}
 800d90a:	b082      	sub	sp, #8
 800d90c:	af00      	add	r7, sp, #0
 800d90e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800d910:	687b      	ldr	r3, [r7, #4]
 800d912:	3b01      	subs	r3, #1
 800d914:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800d918:	d301      	bcc.n	800d91e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800d91a:	2301      	movs	r3, #1
 800d91c:	e00f      	b.n	800d93e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800d91e:	4a0a      	ldr	r2, [pc, #40]	@ (800d948 <SysTick_Config+0x40>)
 800d920:	687b      	ldr	r3, [r7, #4]
 800d922:	3b01      	subs	r3, #1
 800d924:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800d926:	210f      	movs	r1, #15
 800d928:	f04f 30ff 	mov.w	r0, #4294967295
 800d92c:	f7ff ff90 	bl	800d850 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800d930:	4b05      	ldr	r3, [pc, #20]	@ (800d948 <SysTick_Config+0x40>)
 800d932:	2200      	movs	r2, #0
 800d934:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800d936:	4b04      	ldr	r3, [pc, #16]	@ (800d948 <SysTick_Config+0x40>)
 800d938:	2207      	movs	r2, #7
 800d93a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800d93c:	2300      	movs	r3, #0
}
 800d93e:	4618      	mov	r0, r3
 800d940:	3708      	adds	r7, #8
 800d942:	46bd      	mov	sp, r7
 800d944:	bd80      	pop	{r7, pc}
 800d946:	bf00      	nop
 800d948:	e000e010 	.word	0xe000e010

0800d94c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800d94c:	b580      	push	{r7, lr}
 800d94e:	b082      	sub	sp, #8
 800d950:	af00      	add	r7, sp, #0
 800d952:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800d954:	6878      	ldr	r0, [r7, #4]
 800d956:	f7ff ff2d 	bl	800d7b4 <__NVIC_SetPriorityGrouping>
}
 800d95a:	bf00      	nop
 800d95c:	3708      	adds	r7, #8
 800d95e:	46bd      	mov	sp, r7
 800d960:	bd80      	pop	{r7, pc}

0800d962 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800d962:	b580      	push	{r7, lr}
 800d964:	b086      	sub	sp, #24
 800d966:	af00      	add	r7, sp, #0
 800d968:	4603      	mov	r3, r0
 800d96a:	60b9      	str	r1, [r7, #8]
 800d96c:	607a      	str	r2, [r7, #4]
 800d96e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800d970:	2300      	movs	r3, #0
 800d972:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800d974:	f7ff ff42 	bl	800d7fc <__NVIC_GetPriorityGrouping>
 800d978:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800d97a:	687a      	ldr	r2, [r7, #4]
 800d97c:	68b9      	ldr	r1, [r7, #8]
 800d97e:	6978      	ldr	r0, [r7, #20]
 800d980:	f7ff ff90 	bl	800d8a4 <NVIC_EncodePriority>
 800d984:	4602      	mov	r2, r0
 800d986:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800d98a:	4611      	mov	r1, r2
 800d98c:	4618      	mov	r0, r3
 800d98e:	f7ff ff5f 	bl	800d850 <__NVIC_SetPriority>
}
 800d992:	bf00      	nop
 800d994:	3718      	adds	r7, #24
 800d996:	46bd      	mov	sp, r7
 800d998:	bd80      	pop	{r7, pc}

0800d99a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800d99a:	b580      	push	{r7, lr}
 800d99c:	b082      	sub	sp, #8
 800d99e:	af00      	add	r7, sp, #0
 800d9a0:	4603      	mov	r3, r0
 800d9a2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800d9a4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800d9a8:	4618      	mov	r0, r3
 800d9aa:	f7ff ff35 	bl	800d818 <__NVIC_EnableIRQ>
}
 800d9ae:	bf00      	nop
 800d9b0:	3708      	adds	r7, #8
 800d9b2:	46bd      	mov	sp, r7
 800d9b4:	bd80      	pop	{r7, pc}

0800d9b6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800d9b6:	b580      	push	{r7, lr}
 800d9b8:	b082      	sub	sp, #8
 800d9ba:	af00      	add	r7, sp, #0
 800d9bc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800d9be:	6878      	ldr	r0, [r7, #4]
 800d9c0:	f7ff ffa2 	bl	800d908 <SysTick_Config>
 800d9c4:	4603      	mov	r3, r0
}
 800d9c6:	4618      	mov	r0, r3
 800d9c8:	3708      	adds	r7, #8
 800d9ca:	46bd      	mov	sp, r7
 800d9cc:	bd80      	pop	{r7, pc}
	...

0800d9d0 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800d9d0:	b480      	push	{r7}
 800d9d2:	b085      	sub	sp, #20
 800d9d4:	af00      	add	r7, sp, #0
 800d9d6:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 800d9d8:	2300      	movs	r3, #0
 800d9da:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 800d9dc:	687b      	ldr	r3, [r7, #4]
 800d9de:	2b00      	cmp	r3, #0
 800d9e0:	d101      	bne.n	800d9e6 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 800d9e2:	2301      	movs	r3, #1
 800d9e4:	e043      	b.n	800da6e <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 800d9e6:	687b      	ldr	r3, [r7, #4]
 800d9e8:	681b      	ldr	r3, [r3, #0]
 800d9ea:	461a      	mov	r2, r3
 800d9ec:	4b22      	ldr	r3, [pc, #136]	@ (800da78 <HAL_DMA_Init+0xa8>)
 800d9ee:	4413      	add	r3, r2
 800d9f0:	4a22      	ldr	r2, [pc, #136]	@ (800da7c <HAL_DMA_Init+0xac>)
 800d9f2:	fba2 2303 	umull	r2, r3, r2, r3
 800d9f6:	091b      	lsrs	r3, r3, #4
 800d9f8:	009a      	lsls	r2, r3, #2
 800d9fa:	687b      	ldr	r3, [r7, #4]
 800d9fc:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->DmaBaseAddress = DMA1;
 800d9fe:	687b      	ldr	r3, [r7, #4]
 800da00:	4a1f      	ldr	r2, [pc, #124]	@ (800da80 <HAL_DMA_Init+0xb0>)
 800da02:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800da04:	687b      	ldr	r3, [r7, #4]
 800da06:	2202      	movs	r2, #2
 800da08:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 800da0c:	687b      	ldr	r3, [r7, #4]
 800da0e:	681b      	ldr	r3, [r3, #0]
 800da10:	681b      	ldr	r3, [r3, #0]
 800da12:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 800da14:	68fb      	ldr	r3, [r7, #12]
 800da16:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 800da1a:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 800da1e:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 800da20:	687b      	ldr	r3, [r7, #4]
 800da22:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800da24:	687b      	ldr	r3, [r7, #4]
 800da26:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 800da28:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800da2a:	687b      	ldr	r3, [r7, #4]
 800da2c:	68db      	ldr	r3, [r3, #12]
 800da2e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800da30:	687b      	ldr	r3, [r7, #4]
 800da32:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800da34:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800da36:	687b      	ldr	r3, [r7, #4]
 800da38:	695b      	ldr	r3, [r3, #20]
 800da3a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800da3c:	687b      	ldr	r3, [r7, #4]
 800da3e:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800da40:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800da42:	687b      	ldr	r3, [r7, #4]
 800da44:	69db      	ldr	r3, [r3, #28]
 800da46:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 800da48:	68fa      	ldr	r2, [r7, #12]
 800da4a:	4313      	orrs	r3, r2
 800da4c:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800da4e:	687b      	ldr	r3, [r7, #4]
 800da50:	681b      	ldr	r3, [r3, #0]
 800da52:	68fa      	ldr	r2, [r7, #12]
 800da54:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800da56:	687b      	ldr	r3, [r7, #4]
 800da58:	2200      	movs	r2, #0
 800da5a:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 800da5c:	687b      	ldr	r3, [r7, #4]
 800da5e:	2201      	movs	r2, #1
 800da60:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 800da64:	687b      	ldr	r3, [r7, #4]
 800da66:	2200      	movs	r2, #0
 800da68:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 800da6c:	2300      	movs	r3, #0
}
 800da6e:	4618      	mov	r0, r3
 800da70:	3714      	adds	r7, #20
 800da72:	46bd      	mov	sp, r7
 800da74:	bc80      	pop	{r7}
 800da76:	4770      	bx	lr
 800da78:	bffdfff8 	.word	0xbffdfff8
 800da7c:	cccccccd 	.word	0xcccccccd
 800da80:	40020000 	.word	0x40020000

0800da84 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800da84:	b580      	push	{r7, lr}
 800da86:	b086      	sub	sp, #24
 800da88:	af00      	add	r7, sp, #0
 800da8a:	60f8      	str	r0, [r7, #12]
 800da8c:	60b9      	str	r1, [r7, #8]
 800da8e:	607a      	str	r2, [r7, #4]
 800da90:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800da92:	2300      	movs	r3, #0
 800da94:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800da96:	68fb      	ldr	r3, [r7, #12]
 800da98:	f893 3020 	ldrb.w	r3, [r3, #32]
 800da9c:	2b01      	cmp	r3, #1
 800da9e:	d101      	bne.n	800daa4 <HAL_DMA_Start_IT+0x20>
 800daa0:	2302      	movs	r3, #2
 800daa2:	e04b      	b.n	800db3c <HAL_DMA_Start_IT+0xb8>
 800daa4:	68fb      	ldr	r3, [r7, #12]
 800daa6:	2201      	movs	r2, #1
 800daa8:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800daac:	68fb      	ldr	r3, [r7, #12]
 800daae:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 800dab2:	b2db      	uxtb	r3, r3
 800dab4:	2b01      	cmp	r3, #1
 800dab6:	d13a      	bne.n	800db2e <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800dab8:	68fb      	ldr	r3, [r7, #12]
 800daba:	2202      	movs	r2, #2
 800dabc:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800dac0:	68fb      	ldr	r3, [r7, #12]
 800dac2:	2200      	movs	r2, #0
 800dac4:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800dac6:	68fb      	ldr	r3, [r7, #12]
 800dac8:	681b      	ldr	r3, [r3, #0]
 800daca:	681a      	ldr	r2, [r3, #0]
 800dacc:	68fb      	ldr	r3, [r7, #12]
 800dace:	681b      	ldr	r3, [r3, #0]
 800dad0:	f022 0201 	bic.w	r2, r2, #1
 800dad4:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800dad6:	683b      	ldr	r3, [r7, #0]
 800dad8:	687a      	ldr	r2, [r7, #4]
 800dada:	68b9      	ldr	r1, [r7, #8]
 800dadc:	68f8      	ldr	r0, [r7, #12]
 800dade:	f000 f937 	bl	800dd50 <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 800dae2:	68fb      	ldr	r3, [r7, #12]
 800dae4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800dae6:	2b00      	cmp	r3, #0
 800dae8:	d008      	beq.n	800dafc <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800daea:	68fb      	ldr	r3, [r7, #12]
 800daec:	681b      	ldr	r3, [r3, #0]
 800daee:	681a      	ldr	r2, [r3, #0]
 800daf0:	68fb      	ldr	r3, [r7, #12]
 800daf2:	681b      	ldr	r3, [r3, #0]
 800daf4:	f042 020e 	orr.w	r2, r2, #14
 800daf8:	601a      	str	r2, [r3, #0]
 800dafa:	e00f      	b.n	800db1c <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800dafc:	68fb      	ldr	r3, [r7, #12]
 800dafe:	681b      	ldr	r3, [r3, #0]
 800db00:	681a      	ldr	r2, [r3, #0]
 800db02:	68fb      	ldr	r3, [r7, #12]
 800db04:	681b      	ldr	r3, [r3, #0]
 800db06:	f022 0204 	bic.w	r2, r2, #4
 800db0a:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 800db0c:	68fb      	ldr	r3, [r7, #12]
 800db0e:	681b      	ldr	r3, [r3, #0]
 800db10:	681a      	ldr	r2, [r3, #0]
 800db12:	68fb      	ldr	r3, [r7, #12]
 800db14:	681b      	ldr	r3, [r3, #0]
 800db16:	f042 020a 	orr.w	r2, r2, #10
 800db1a:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800db1c:	68fb      	ldr	r3, [r7, #12]
 800db1e:	681b      	ldr	r3, [r3, #0]
 800db20:	681a      	ldr	r2, [r3, #0]
 800db22:	68fb      	ldr	r3, [r7, #12]
 800db24:	681b      	ldr	r3, [r3, #0]
 800db26:	f042 0201 	orr.w	r2, r2, #1
 800db2a:	601a      	str	r2, [r3, #0]
 800db2c:	e005      	b.n	800db3a <HAL_DMA_Start_IT+0xb6>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 800db2e:	68fb      	ldr	r3, [r7, #12]
 800db30:	2200      	movs	r2, #0
 800db32:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 800db36:	2302      	movs	r3, #2
 800db38:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 800db3a:	7dfb      	ldrb	r3, [r7, #23]
}
 800db3c:	4618      	mov	r0, r3
 800db3e:	3718      	adds	r7, #24
 800db40:	46bd      	mov	sp, r7
 800db42:	bd80      	pop	{r7, pc}

0800db44 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800db44:	b580      	push	{r7, lr}
 800db46:	b084      	sub	sp, #16
 800db48:	af00      	add	r7, sp, #0
 800db4a:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800db4c:	687b      	ldr	r3, [r7, #4]
 800db4e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800db50:	681b      	ldr	r3, [r3, #0]
 800db52:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 800db54:	687b      	ldr	r3, [r7, #4]
 800db56:	681b      	ldr	r3, [r3, #0]
 800db58:	681b      	ldr	r3, [r3, #0]
 800db5a:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 800db5c:	687b      	ldr	r3, [r7, #4]
 800db5e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800db60:	2204      	movs	r2, #4
 800db62:	409a      	lsls	r2, r3
 800db64:	68fb      	ldr	r3, [r7, #12]
 800db66:	4013      	ands	r3, r2
 800db68:	2b00      	cmp	r3, #0
 800db6a:	d04f      	beq.n	800dc0c <HAL_DMA_IRQHandler+0xc8>
 800db6c:	68bb      	ldr	r3, [r7, #8]
 800db6e:	f003 0304 	and.w	r3, r3, #4
 800db72:	2b00      	cmp	r3, #0
 800db74:	d04a      	beq.n	800dc0c <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800db76:	687b      	ldr	r3, [r7, #4]
 800db78:	681b      	ldr	r3, [r3, #0]
 800db7a:	681b      	ldr	r3, [r3, #0]
 800db7c:	f003 0320 	and.w	r3, r3, #32
 800db80:	2b00      	cmp	r3, #0
 800db82:	d107      	bne.n	800db94 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800db84:	687b      	ldr	r3, [r7, #4]
 800db86:	681b      	ldr	r3, [r3, #0]
 800db88:	681a      	ldr	r2, [r3, #0]
 800db8a:	687b      	ldr	r3, [r7, #4]
 800db8c:	681b      	ldr	r3, [r3, #0]
 800db8e:	f022 0204 	bic.w	r2, r2, #4
 800db92:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 800db94:	687b      	ldr	r3, [r7, #4]
 800db96:	681b      	ldr	r3, [r3, #0]
 800db98:	4a66      	ldr	r2, [pc, #408]	@ (800dd34 <HAL_DMA_IRQHandler+0x1f0>)
 800db9a:	4293      	cmp	r3, r2
 800db9c:	d029      	beq.n	800dbf2 <HAL_DMA_IRQHandler+0xae>
 800db9e:	687b      	ldr	r3, [r7, #4]
 800dba0:	681b      	ldr	r3, [r3, #0]
 800dba2:	4a65      	ldr	r2, [pc, #404]	@ (800dd38 <HAL_DMA_IRQHandler+0x1f4>)
 800dba4:	4293      	cmp	r3, r2
 800dba6:	d022      	beq.n	800dbee <HAL_DMA_IRQHandler+0xaa>
 800dba8:	687b      	ldr	r3, [r7, #4]
 800dbaa:	681b      	ldr	r3, [r3, #0]
 800dbac:	4a63      	ldr	r2, [pc, #396]	@ (800dd3c <HAL_DMA_IRQHandler+0x1f8>)
 800dbae:	4293      	cmp	r3, r2
 800dbb0:	d01a      	beq.n	800dbe8 <HAL_DMA_IRQHandler+0xa4>
 800dbb2:	687b      	ldr	r3, [r7, #4]
 800dbb4:	681b      	ldr	r3, [r3, #0]
 800dbb6:	4a62      	ldr	r2, [pc, #392]	@ (800dd40 <HAL_DMA_IRQHandler+0x1fc>)
 800dbb8:	4293      	cmp	r3, r2
 800dbba:	d012      	beq.n	800dbe2 <HAL_DMA_IRQHandler+0x9e>
 800dbbc:	687b      	ldr	r3, [r7, #4]
 800dbbe:	681b      	ldr	r3, [r3, #0]
 800dbc0:	4a60      	ldr	r2, [pc, #384]	@ (800dd44 <HAL_DMA_IRQHandler+0x200>)
 800dbc2:	4293      	cmp	r3, r2
 800dbc4:	d00a      	beq.n	800dbdc <HAL_DMA_IRQHandler+0x98>
 800dbc6:	687b      	ldr	r3, [r7, #4]
 800dbc8:	681b      	ldr	r3, [r3, #0]
 800dbca:	4a5f      	ldr	r2, [pc, #380]	@ (800dd48 <HAL_DMA_IRQHandler+0x204>)
 800dbcc:	4293      	cmp	r3, r2
 800dbce:	d102      	bne.n	800dbd6 <HAL_DMA_IRQHandler+0x92>
 800dbd0:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800dbd4:	e00e      	b.n	800dbf4 <HAL_DMA_IRQHandler+0xb0>
 800dbd6:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 800dbda:	e00b      	b.n	800dbf4 <HAL_DMA_IRQHandler+0xb0>
 800dbdc:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 800dbe0:	e008      	b.n	800dbf4 <HAL_DMA_IRQHandler+0xb0>
 800dbe2:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800dbe6:	e005      	b.n	800dbf4 <HAL_DMA_IRQHandler+0xb0>
 800dbe8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800dbec:	e002      	b.n	800dbf4 <HAL_DMA_IRQHandler+0xb0>
 800dbee:	2340      	movs	r3, #64	@ 0x40
 800dbf0:	e000      	b.n	800dbf4 <HAL_DMA_IRQHandler+0xb0>
 800dbf2:	2304      	movs	r3, #4
 800dbf4:	4a55      	ldr	r2, [pc, #340]	@ (800dd4c <HAL_DMA_IRQHandler+0x208>)
 800dbf6:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 800dbf8:	687b      	ldr	r3, [r7, #4]
 800dbfa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800dbfc:	2b00      	cmp	r3, #0
 800dbfe:	f000 8094 	beq.w	800dd2a <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 800dc02:	687b      	ldr	r3, [r7, #4]
 800dc04:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800dc06:	6878      	ldr	r0, [r7, #4]
 800dc08:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 800dc0a:	e08e      	b.n	800dd2a <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 800dc0c:	687b      	ldr	r3, [r7, #4]
 800dc0e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800dc10:	2202      	movs	r2, #2
 800dc12:	409a      	lsls	r2, r3
 800dc14:	68fb      	ldr	r3, [r7, #12]
 800dc16:	4013      	ands	r3, r2
 800dc18:	2b00      	cmp	r3, #0
 800dc1a:	d056      	beq.n	800dcca <HAL_DMA_IRQHandler+0x186>
 800dc1c:	68bb      	ldr	r3, [r7, #8]
 800dc1e:	f003 0302 	and.w	r3, r3, #2
 800dc22:	2b00      	cmp	r3, #0
 800dc24:	d051      	beq.n	800dcca <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800dc26:	687b      	ldr	r3, [r7, #4]
 800dc28:	681b      	ldr	r3, [r3, #0]
 800dc2a:	681b      	ldr	r3, [r3, #0]
 800dc2c:	f003 0320 	and.w	r3, r3, #32
 800dc30:	2b00      	cmp	r3, #0
 800dc32:	d10b      	bne.n	800dc4c <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 800dc34:	687b      	ldr	r3, [r7, #4]
 800dc36:	681b      	ldr	r3, [r3, #0]
 800dc38:	681a      	ldr	r2, [r3, #0]
 800dc3a:	687b      	ldr	r3, [r7, #4]
 800dc3c:	681b      	ldr	r3, [r3, #0]
 800dc3e:	f022 020a 	bic.w	r2, r2, #10
 800dc42:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800dc44:	687b      	ldr	r3, [r7, #4]
 800dc46:	2201      	movs	r2, #1
 800dc48:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 800dc4c:	687b      	ldr	r3, [r7, #4]
 800dc4e:	681b      	ldr	r3, [r3, #0]
 800dc50:	4a38      	ldr	r2, [pc, #224]	@ (800dd34 <HAL_DMA_IRQHandler+0x1f0>)
 800dc52:	4293      	cmp	r3, r2
 800dc54:	d029      	beq.n	800dcaa <HAL_DMA_IRQHandler+0x166>
 800dc56:	687b      	ldr	r3, [r7, #4]
 800dc58:	681b      	ldr	r3, [r3, #0]
 800dc5a:	4a37      	ldr	r2, [pc, #220]	@ (800dd38 <HAL_DMA_IRQHandler+0x1f4>)
 800dc5c:	4293      	cmp	r3, r2
 800dc5e:	d022      	beq.n	800dca6 <HAL_DMA_IRQHandler+0x162>
 800dc60:	687b      	ldr	r3, [r7, #4]
 800dc62:	681b      	ldr	r3, [r3, #0]
 800dc64:	4a35      	ldr	r2, [pc, #212]	@ (800dd3c <HAL_DMA_IRQHandler+0x1f8>)
 800dc66:	4293      	cmp	r3, r2
 800dc68:	d01a      	beq.n	800dca0 <HAL_DMA_IRQHandler+0x15c>
 800dc6a:	687b      	ldr	r3, [r7, #4]
 800dc6c:	681b      	ldr	r3, [r3, #0]
 800dc6e:	4a34      	ldr	r2, [pc, #208]	@ (800dd40 <HAL_DMA_IRQHandler+0x1fc>)
 800dc70:	4293      	cmp	r3, r2
 800dc72:	d012      	beq.n	800dc9a <HAL_DMA_IRQHandler+0x156>
 800dc74:	687b      	ldr	r3, [r7, #4]
 800dc76:	681b      	ldr	r3, [r3, #0]
 800dc78:	4a32      	ldr	r2, [pc, #200]	@ (800dd44 <HAL_DMA_IRQHandler+0x200>)
 800dc7a:	4293      	cmp	r3, r2
 800dc7c:	d00a      	beq.n	800dc94 <HAL_DMA_IRQHandler+0x150>
 800dc7e:	687b      	ldr	r3, [r7, #4]
 800dc80:	681b      	ldr	r3, [r3, #0]
 800dc82:	4a31      	ldr	r2, [pc, #196]	@ (800dd48 <HAL_DMA_IRQHandler+0x204>)
 800dc84:	4293      	cmp	r3, r2
 800dc86:	d102      	bne.n	800dc8e <HAL_DMA_IRQHandler+0x14a>
 800dc88:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 800dc8c:	e00e      	b.n	800dcac <HAL_DMA_IRQHandler+0x168>
 800dc8e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800dc92:	e00b      	b.n	800dcac <HAL_DMA_IRQHandler+0x168>
 800dc94:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800dc98:	e008      	b.n	800dcac <HAL_DMA_IRQHandler+0x168>
 800dc9a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800dc9e:	e005      	b.n	800dcac <HAL_DMA_IRQHandler+0x168>
 800dca0:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800dca4:	e002      	b.n	800dcac <HAL_DMA_IRQHandler+0x168>
 800dca6:	2320      	movs	r3, #32
 800dca8:	e000      	b.n	800dcac <HAL_DMA_IRQHandler+0x168>
 800dcaa:	2302      	movs	r3, #2
 800dcac:	4a27      	ldr	r2, [pc, #156]	@ (800dd4c <HAL_DMA_IRQHandler+0x208>)
 800dcae:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800dcb0:	687b      	ldr	r3, [r7, #4]
 800dcb2:	2200      	movs	r2, #0
 800dcb4:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 800dcb8:	687b      	ldr	r3, [r7, #4]
 800dcba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800dcbc:	2b00      	cmp	r3, #0
 800dcbe:	d034      	beq.n	800dd2a <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 800dcc0:	687b      	ldr	r3, [r7, #4]
 800dcc2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800dcc4:	6878      	ldr	r0, [r7, #4]
 800dcc6:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 800dcc8:	e02f      	b.n	800dd2a <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 800dcca:	687b      	ldr	r3, [r7, #4]
 800dccc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800dcce:	2208      	movs	r2, #8
 800dcd0:	409a      	lsls	r2, r3
 800dcd2:	68fb      	ldr	r3, [r7, #12]
 800dcd4:	4013      	ands	r3, r2
 800dcd6:	2b00      	cmp	r3, #0
 800dcd8:	d028      	beq.n	800dd2c <HAL_DMA_IRQHandler+0x1e8>
 800dcda:	68bb      	ldr	r3, [r7, #8]
 800dcdc:	f003 0308 	and.w	r3, r3, #8
 800dce0:	2b00      	cmp	r3, #0
 800dce2:	d023      	beq.n	800dd2c <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800dce4:	687b      	ldr	r3, [r7, #4]
 800dce6:	681b      	ldr	r3, [r3, #0]
 800dce8:	681a      	ldr	r2, [r3, #0]
 800dcea:	687b      	ldr	r3, [r7, #4]
 800dcec:	681b      	ldr	r3, [r3, #0]
 800dcee:	f022 020e 	bic.w	r2, r2, #14
 800dcf2:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 800dcf4:	687b      	ldr	r3, [r7, #4]
 800dcf6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800dcf8:	687b      	ldr	r3, [r7, #4]
 800dcfa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800dcfc:	2101      	movs	r1, #1
 800dcfe:	fa01 f202 	lsl.w	r2, r1, r2
 800dd02:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800dd04:	687b      	ldr	r3, [r7, #4]
 800dd06:	2201      	movs	r2, #1
 800dd08:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800dd0a:	687b      	ldr	r3, [r7, #4]
 800dd0c:	2201      	movs	r2, #1
 800dd0e:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800dd12:	687b      	ldr	r3, [r7, #4]
 800dd14:	2200      	movs	r2, #0
 800dd16:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 800dd1a:	687b      	ldr	r3, [r7, #4]
 800dd1c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800dd1e:	2b00      	cmp	r3, #0
 800dd20:	d004      	beq.n	800dd2c <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800dd22:	687b      	ldr	r3, [r7, #4]
 800dd24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800dd26:	6878      	ldr	r0, [r7, #4]
 800dd28:	4798      	blx	r3
    }
  }
  return;
 800dd2a:	bf00      	nop
 800dd2c:	bf00      	nop
}
 800dd2e:	3710      	adds	r7, #16
 800dd30:	46bd      	mov	sp, r7
 800dd32:	bd80      	pop	{r7, pc}
 800dd34:	40020008 	.word	0x40020008
 800dd38:	4002001c 	.word	0x4002001c
 800dd3c:	40020030 	.word	0x40020030
 800dd40:	40020044 	.word	0x40020044
 800dd44:	40020058 	.word	0x40020058
 800dd48:	4002006c 	.word	0x4002006c
 800dd4c:	40020000 	.word	0x40020000

0800dd50 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800dd50:	b480      	push	{r7}
 800dd52:	b085      	sub	sp, #20
 800dd54:	af00      	add	r7, sp, #0
 800dd56:	60f8      	str	r0, [r7, #12]
 800dd58:	60b9      	str	r1, [r7, #8]
 800dd5a:	607a      	str	r2, [r7, #4]
 800dd5c:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 800dd5e:	68fb      	ldr	r3, [r7, #12]
 800dd60:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800dd62:	68fb      	ldr	r3, [r7, #12]
 800dd64:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800dd66:	2101      	movs	r1, #1
 800dd68:	fa01 f202 	lsl.w	r2, r1, r2
 800dd6c:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 800dd6e:	68fb      	ldr	r3, [r7, #12]
 800dd70:	681b      	ldr	r3, [r3, #0]
 800dd72:	683a      	ldr	r2, [r7, #0]
 800dd74:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800dd76:	68fb      	ldr	r3, [r7, #12]
 800dd78:	685b      	ldr	r3, [r3, #4]
 800dd7a:	2b10      	cmp	r3, #16
 800dd7c:	d108      	bne.n	800dd90 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 800dd7e:	68fb      	ldr	r3, [r7, #12]
 800dd80:	681b      	ldr	r3, [r3, #0]
 800dd82:	687a      	ldr	r2, [r7, #4]
 800dd84:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 800dd86:	68fb      	ldr	r3, [r7, #12]
 800dd88:	681b      	ldr	r3, [r3, #0]
 800dd8a:	68ba      	ldr	r2, [r7, #8]
 800dd8c:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 800dd8e:	e007      	b.n	800dda0 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 800dd90:	68fb      	ldr	r3, [r7, #12]
 800dd92:	681b      	ldr	r3, [r3, #0]
 800dd94:	68ba      	ldr	r2, [r7, #8]
 800dd96:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 800dd98:	68fb      	ldr	r3, [r7, #12]
 800dd9a:	681b      	ldr	r3, [r3, #0]
 800dd9c:	687a      	ldr	r2, [r7, #4]
 800dd9e:	60da      	str	r2, [r3, #12]
}
 800dda0:	bf00      	nop
 800dda2:	3714      	adds	r7, #20
 800dda4:	46bd      	mov	sp, r7
 800dda6:	bc80      	pop	{r7}
 800dda8:	4770      	bx	lr
	...

0800ddac <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800ddac:	b480      	push	{r7}
 800ddae:	b08b      	sub	sp, #44	@ 0x2c
 800ddb0:	af00      	add	r7, sp, #0
 800ddb2:	6078      	str	r0, [r7, #4]
 800ddb4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800ddb6:	2300      	movs	r3, #0
 800ddb8:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800ddba:	2300      	movs	r3, #0
 800ddbc:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800ddbe:	e169      	b.n	800e094 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 800ddc0:	2201      	movs	r2, #1
 800ddc2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ddc4:	fa02 f303 	lsl.w	r3, r2, r3
 800ddc8:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800ddca:	683b      	ldr	r3, [r7, #0]
 800ddcc:	681b      	ldr	r3, [r3, #0]
 800ddce:	69fa      	ldr	r2, [r7, #28]
 800ddd0:	4013      	ands	r3, r2
 800ddd2:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 800ddd4:	69ba      	ldr	r2, [r7, #24]
 800ddd6:	69fb      	ldr	r3, [r7, #28]
 800ddd8:	429a      	cmp	r2, r3
 800ddda:	f040 8158 	bne.w	800e08e <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800ddde:	683b      	ldr	r3, [r7, #0]
 800dde0:	685b      	ldr	r3, [r3, #4]
 800dde2:	4a9a      	ldr	r2, [pc, #616]	@ (800e04c <HAL_GPIO_Init+0x2a0>)
 800dde4:	4293      	cmp	r3, r2
 800dde6:	d05e      	beq.n	800dea6 <HAL_GPIO_Init+0xfa>
 800dde8:	4a98      	ldr	r2, [pc, #608]	@ (800e04c <HAL_GPIO_Init+0x2a0>)
 800ddea:	4293      	cmp	r3, r2
 800ddec:	d875      	bhi.n	800deda <HAL_GPIO_Init+0x12e>
 800ddee:	4a98      	ldr	r2, [pc, #608]	@ (800e050 <HAL_GPIO_Init+0x2a4>)
 800ddf0:	4293      	cmp	r3, r2
 800ddf2:	d058      	beq.n	800dea6 <HAL_GPIO_Init+0xfa>
 800ddf4:	4a96      	ldr	r2, [pc, #600]	@ (800e050 <HAL_GPIO_Init+0x2a4>)
 800ddf6:	4293      	cmp	r3, r2
 800ddf8:	d86f      	bhi.n	800deda <HAL_GPIO_Init+0x12e>
 800ddfa:	4a96      	ldr	r2, [pc, #600]	@ (800e054 <HAL_GPIO_Init+0x2a8>)
 800ddfc:	4293      	cmp	r3, r2
 800ddfe:	d052      	beq.n	800dea6 <HAL_GPIO_Init+0xfa>
 800de00:	4a94      	ldr	r2, [pc, #592]	@ (800e054 <HAL_GPIO_Init+0x2a8>)
 800de02:	4293      	cmp	r3, r2
 800de04:	d869      	bhi.n	800deda <HAL_GPIO_Init+0x12e>
 800de06:	4a94      	ldr	r2, [pc, #592]	@ (800e058 <HAL_GPIO_Init+0x2ac>)
 800de08:	4293      	cmp	r3, r2
 800de0a:	d04c      	beq.n	800dea6 <HAL_GPIO_Init+0xfa>
 800de0c:	4a92      	ldr	r2, [pc, #584]	@ (800e058 <HAL_GPIO_Init+0x2ac>)
 800de0e:	4293      	cmp	r3, r2
 800de10:	d863      	bhi.n	800deda <HAL_GPIO_Init+0x12e>
 800de12:	4a92      	ldr	r2, [pc, #584]	@ (800e05c <HAL_GPIO_Init+0x2b0>)
 800de14:	4293      	cmp	r3, r2
 800de16:	d046      	beq.n	800dea6 <HAL_GPIO_Init+0xfa>
 800de18:	4a90      	ldr	r2, [pc, #576]	@ (800e05c <HAL_GPIO_Init+0x2b0>)
 800de1a:	4293      	cmp	r3, r2
 800de1c:	d85d      	bhi.n	800deda <HAL_GPIO_Init+0x12e>
 800de1e:	2b12      	cmp	r3, #18
 800de20:	d82a      	bhi.n	800de78 <HAL_GPIO_Init+0xcc>
 800de22:	2b12      	cmp	r3, #18
 800de24:	d859      	bhi.n	800deda <HAL_GPIO_Init+0x12e>
 800de26:	a201      	add	r2, pc, #4	@ (adr r2, 800de2c <HAL_GPIO_Init+0x80>)
 800de28:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800de2c:	0800dea7 	.word	0x0800dea7
 800de30:	0800de81 	.word	0x0800de81
 800de34:	0800de93 	.word	0x0800de93
 800de38:	0800ded5 	.word	0x0800ded5
 800de3c:	0800dedb 	.word	0x0800dedb
 800de40:	0800dedb 	.word	0x0800dedb
 800de44:	0800dedb 	.word	0x0800dedb
 800de48:	0800dedb 	.word	0x0800dedb
 800de4c:	0800dedb 	.word	0x0800dedb
 800de50:	0800dedb 	.word	0x0800dedb
 800de54:	0800dedb 	.word	0x0800dedb
 800de58:	0800dedb 	.word	0x0800dedb
 800de5c:	0800dedb 	.word	0x0800dedb
 800de60:	0800dedb 	.word	0x0800dedb
 800de64:	0800dedb 	.word	0x0800dedb
 800de68:	0800dedb 	.word	0x0800dedb
 800de6c:	0800dedb 	.word	0x0800dedb
 800de70:	0800de89 	.word	0x0800de89
 800de74:	0800de9d 	.word	0x0800de9d
 800de78:	4a79      	ldr	r2, [pc, #484]	@ (800e060 <HAL_GPIO_Init+0x2b4>)
 800de7a:	4293      	cmp	r3, r2
 800de7c:	d013      	beq.n	800dea6 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800de7e:	e02c      	b.n	800deda <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 800de80:	683b      	ldr	r3, [r7, #0]
 800de82:	68db      	ldr	r3, [r3, #12]
 800de84:	623b      	str	r3, [r7, #32]
          break;
 800de86:	e029      	b.n	800dedc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 800de88:	683b      	ldr	r3, [r7, #0]
 800de8a:	68db      	ldr	r3, [r3, #12]
 800de8c:	3304      	adds	r3, #4
 800de8e:	623b      	str	r3, [r7, #32]
          break;
 800de90:	e024      	b.n	800dedc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800de92:	683b      	ldr	r3, [r7, #0]
 800de94:	68db      	ldr	r3, [r3, #12]
 800de96:	3308      	adds	r3, #8
 800de98:	623b      	str	r3, [r7, #32]
          break;
 800de9a:	e01f      	b.n	800dedc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 800de9c:	683b      	ldr	r3, [r7, #0]
 800de9e:	68db      	ldr	r3, [r3, #12]
 800dea0:	330c      	adds	r3, #12
 800dea2:	623b      	str	r3, [r7, #32]
          break;
 800dea4:	e01a      	b.n	800dedc <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800dea6:	683b      	ldr	r3, [r7, #0]
 800dea8:	689b      	ldr	r3, [r3, #8]
 800deaa:	2b00      	cmp	r3, #0
 800deac:	d102      	bne.n	800deb4 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800deae:	2304      	movs	r3, #4
 800deb0:	623b      	str	r3, [r7, #32]
          break;
 800deb2:	e013      	b.n	800dedc <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 800deb4:	683b      	ldr	r3, [r7, #0]
 800deb6:	689b      	ldr	r3, [r3, #8]
 800deb8:	2b01      	cmp	r3, #1
 800deba:	d105      	bne.n	800dec8 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800debc:	2308      	movs	r3, #8
 800debe:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 800dec0:	687b      	ldr	r3, [r7, #4]
 800dec2:	69fa      	ldr	r2, [r7, #28]
 800dec4:	611a      	str	r2, [r3, #16]
          break;
 800dec6:	e009      	b.n	800dedc <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800dec8:	2308      	movs	r3, #8
 800deca:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 800decc:	687b      	ldr	r3, [r7, #4]
 800dece:	69fa      	ldr	r2, [r7, #28]
 800ded0:	615a      	str	r2, [r3, #20]
          break;
 800ded2:	e003      	b.n	800dedc <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 800ded4:	2300      	movs	r3, #0
 800ded6:	623b      	str	r3, [r7, #32]
          break;
 800ded8:	e000      	b.n	800dedc <HAL_GPIO_Init+0x130>
          break;
 800deda:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 800dedc:	69bb      	ldr	r3, [r7, #24]
 800dede:	2bff      	cmp	r3, #255	@ 0xff
 800dee0:	d801      	bhi.n	800dee6 <HAL_GPIO_Init+0x13a>
 800dee2:	687b      	ldr	r3, [r7, #4]
 800dee4:	e001      	b.n	800deea <HAL_GPIO_Init+0x13e>
 800dee6:	687b      	ldr	r3, [r7, #4]
 800dee8:	3304      	adds	r3, #4
 800deea:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 800deec:	69bb      	ldr	r3, [r7, #24]
 800deee:	2bff      	cmp	r3, #255	@ 0xff
 800def0:	d802      	bhi.n	800def8 <HAL_GPIO_Init+0x14c>
 800def2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800def4:	009b      	lsls	r3, r3, #2
 800def6:	e002      	b.n	800defe <HAL_GPIO_Init+0x152>
 800def8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800defa:	3b08      	subs	r3, #8
 800defc:	009b      	lsls	r3, r3, #2
 800defe:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 800df00:	697b      	ldr	r3, [r7, #20]
 800df02:	681a      	ldr	r2, [r3, #0]
 800df04:	210f      	movs	r1, #15
 800df06:	693b      	ldr	r3, [r7, #16]
 800df08:	fa01 f303 	lsl.w	r3, r1, r3
 800df0c:	43db      	mvns	r3, r3
 800df0e:	401a      	ands	r2, r3
 800df10:	6a39      	ldr	r1, [r7, #32]
 800df12:	693b      	ldr	r3, [r7, #16]
 800df14:	fa01 f303 	lsl.w	r3, r1, r3
 800df18:	431a      	orrs	r2, r3
 800df1a:	697b      	ldr	r3, [r7, #20]
 800df1c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800df1e:	683b      	ldr	r3, [r7, #0]
 800df20:	685b      	ldr	r3, [r3, #4]
 800df22:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800df26:	2b00      	cmp	r3, #0
 800df28:	f000 80b1 	beq.w	800e08e <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 800df2c:	4b4d      	ldr	r3, [pc, #308]	@ (800e064 <HAL_GPIO_Init+0x2b8>)
 800df2e:	699b      	ldr	r3, [r3, #24]
 800df30:	4a4c      	ldr	r2, [pc, #304]	@ (800e064 <HAL_GPIO_Init+0x2b8>)
 800df32:	f043 0301 	orr.w	r3, r3, #1
 800df36:	6193      	str	r3, [r2, #24]
 800df38:	4b4a      	ldr	r3, [pc, #296]	@ (800e064 <HAL_GPIO_Init+0x2b8>)
 800df3a:	699b      	ldr	r3, [r3, #24]
 800df3c:	f003 0301 	and.w	r3, r3, #1
 800df40:	60bb      	str	r3, [r7, #8]
 800df42:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 800df44:	4a48      	ldr	r2, [pc, #288]	@ (800e068 <HAL_GPIO_Init+0x2bc>)
 800df46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800df48:	089b      	lsrs	r3, r3, #2
 800df4a:	3302      	adds	r3, #2
 800df4c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800df50:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800df52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800df54:	f003 0303 	and.w	r3, r3, #3
 800df58:	009b      	lsls	r3, r3, #2
 800df5a:	220f      	movs	r2, #15
 800df5c:	fa02 f303 	lsl.w	r3, r2, r3
 800df60:	43db      	mvns	r3, r3
 800df62:	68fa      	ldr	r2, [r7, #12]
 800df64:	4013      	ands	r3, r2
 800df66:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 800df68:	687b      	ldr	r3, [r7, #4]
 800df6a:	4a40      	ldr	r2, [pc, #256]	@ (800e06c <HAL_GPIO_Init+0x2c0>)
 800df6c:	4293      	cmp	r3, r2
 800df6e:	d013      	beq.n	800df98 <HAL_GPIO_Init+0x1ec>
 800df70:	687b      	ldr	r3, [r7, #4]
 800df72:	4a3f      	ldr	r2, [pc, #252]	@ (800e070 <HAL_GPIO_Init+0x2c4>)
 800df74:	4293      	cmp	r3, r2
 800df76:	d00d      	beq.n	800df94 <HAL_GPIO_Init+0x1e8>
 800df78:	687b      	ldr	r3, [r7, #4]
 800df7a:	4a3e      	ldr	r2, [pc, #248]	@ (800e074 <HAL_GPIO_Init+0x2c8>)
 800df7c:	4293      	cmp	r3, r2
 800df7e:	d007      	beq.n	800df90 <HAL_GPIO_Init+0x1e4>
 800df80:	687b      	ldr	r3, [r7, #4]
 800df82:	4a3d      	ldr	r2, [pc, #244]	@ (800e078 <HAL_GPIO_Init+0x2cc>)
 800df84:	4293      	cmp	r3, r2
 800df86:	d101      	bne.n	800df8c <HAL_GPIO_Init+0x1e0>
 800df88:	2303      	movs	r3, #3
 800df8a:	e006      	b.n	800df9a <HAL_GPIO_Init+0x1ee>
 800df8c:	2304      	movs	r3, #4
 800df8e:	e004      	b.n	800df9a <HAL_GPIO_Init+0x1ee>
 800df90:	2302      	movs	r3, #2
 800df92:	e002      	b.n	800df9a <HAL_GPIO_Init+0x1ee>
 800df94:	2301      	movs	r3, #1
 800df96:	e000      	b.n	800df9a <HAL_GPIO_Init+0x1ee>
 800df98:	2300      	movs	r3, #0
 800df9a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800df9c:	f002 0203 	and.w	r2, r2, #3
 800dfa0:	0092      	lsls	r2, r2, #2
 800dfa2:	4093      	lsls	r3, r2
 800dfa4:	68fa      	ldr	r2, [r7, #12]
 800dfa6:	4313      	orrs	r3, r2
 800dfa8:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800dfaa:	492f      	ldr	r1, [pc, #188]	@ (800e068 <HAL_GPIO_Init+0x2bc>)
 800dfac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dfae:	089b      	lsrs	r3, r3, #2
 800dfb0:	3302      	adds	r3, #2
 800dfb2:	68fa      	ldr	r2, [r7, #12]
 800dfb4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800dfb8:	683b      	ldr	r3, [r7, #0]
 800dfba:	685b      	ldr	r3, [r3, #4]
 800dfbc:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800dfc0:	2b00      	cmp	r3, #0
 800dfc2:	d006      	beq.n	800dfd2 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 800dfc4:	4b2d      	ldr	r3, [pc, #180]	@ (800e07c <HAL_GPIO_Init+0x2d0>)
 800dfc6:	689a      	ldr	r2, [r3, #8]
 800dfc8:	492c      	ldr	r1, [pc, #176]	@ (800e07c <HAL_GPIO_Init+0x2d0>)
 800dfca:	69bb      	ldr	r3, [r7, #24]
 800dfcc:	4313      	orrs	r3, r2
 800dfce:	608b      	str	r3, [r1, #8]
 800dfd0:	e006      	b.n	800dfe0 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800dfd2:	4b2a      	ldr	r3, [pc, #168]	@ (800e07c <HAL_GPIO_Init+0x2d0>)
 800dfd4:	689a      	ldr	r2, [r3, #8]
 800dfd6:	69bb      	ldr	r3, [r7, #24]
 800dfd8:	43db      	mvns	r3, r3
 800dfda:	4928      	ldr	r1, [pc, #160]	@ (800e07c <HAL_GPIO_Init+0x2d0>)
 800dfdc:	4013      	ands	r3, r2
 800dfde:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800dfe0:	683b      	ldr	r3, [r7, #0]
 800dfe2:	685b      	ldr	r3, [r3, #4]
 800dfe4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800dfe8:	2b00      	cmp	r3, #0
 800dfea:	d006      	beq.n	800dffa <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 800dfec:	4b23      	ldr	r3, [pc, #140]	@ (800e07c <HAL_GPIO_Init+0x2d0>)
 800dfee:	68da      	ldr	r2, [r3, #12]
 800dff0:	4922      	ldr	r1, [pc, #136]	@ (800e07c <HAL_GPIO_Init+0x2d0>)
 800dff2:	69bb      	ldr	r3, [r7, #24]
 800dff4:	4313      	orrs	r3, r2
 800dff6:	60cb      	str	r3, [r1, #12]
 800dff8:	e006      	b.n	800e008 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800dffa:	4b20      	ldr	r3, [pc, #128]	@ (800e07c <HAL_GPIO_Init+0x2d0>)
 800dffc:	68da      	ldr	r2, [r3, #12]
 800dffe:	69bb      	ldr	r3, [r7, #24]
 800e000:	43db      	mvns	r3, r3
 800e002:	491e      	ldr	r1, [pc, #120]	@ (800e07c <HAL_GPIO_Init+0x2d0>)
 800e004:	4013      	ands	r3, r2
 800e006:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800e008:	683b      	ldr	r3, [r7, #0]
 800e00a:	685b      	ldr	r3, [r3, #4]
 800e00c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800e010:	2b00      	cmp	r3, #0
 800e012:	d006      	beq.n	800e022 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 800e014:	4b19      	ldr	r3, [pc, #100]	@ (800e07c <HAL_GPIO_Init+0x2d0>)
 800e016:	685a      	ldr	r2, [r3, #4]
 800e018:	4918      	ldr	r1, [pc, #96]	@ (800e07c <HAL_GPIO_Init+0x2d0>)
 800e01a:	69bb      	ldr	r3, [r7, #24]
 800e01c:	4313      	orrs	r3, r2
 800e01e:	604b      	str	r3, [r1, #4]
 800e020:	e006      	b.n	800e030 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800e022:	4b16      	ldr	r3, [pc, #88]	@ (800e07c <HAL_GPIO_Init+0x2d0>)
 800e024:	685a      	ldr	r2, [r3, #4]
 800e026:	69bb      	ldr	r3, [r7, #24]
 800e028:	43db      	mvns	r3, r3
 800e02a:	4914      	ldr	r1, [pc, #80]	@ (800e07c <HAL_GPIO_Init+0x2d0>)
 800e02c:	4013      	ands	r3, r2
 800e02e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800e030:	683b      	ldr	r3, [r7, #0]
 800e032:	685b      	ldr	r3, [r3, #4]
 800e034:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800e038:	2b00      	cmp	r3, #0
 800e03a:	d021      	beq.n	800e080 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 800e03c:	4b0f      	ldr	r3, [pc, #60]	@ (800e07c <HAL_GPIO_Init+0x2d0>)
 800e03e:	681a      	ldr	r2, [r3, #0]
 800e040:	490e      	ldr	r1, [pc, #56]	@ (800e07c <HAL_GPIO_Init+0x2d0>)
 800e042:	69bb      	ldr	r3, [r7, #24]
 800e044:	4313      	orrs	r3, r2
 800e046:	600b      	str	r3, [r1, #0]
 800e048:	e021      	b.n	800e08e <HAL_GPIO_Init+0x2e2>
 800e04a:	bf00      	nop
 800e04c:	10320000 	.word	0x10320000
 800e050:	10310000 	.word	0x10310000
 800e054:	10220000 	.word	0x10220000
 800e058:	10210000 	.word	0x10210000
 800e05c:	10120000 	.word	0x10120000
 800e060:	10110000 	.word	0x10110000
 800e064:	40021000 	.word	0x40021000
 800e068:	40010000 	.word	0x40010000
 800e06c:	40010800 	.word	0x40010800
 800e070:	40010c00 	.word	0x40010c00
 800e074:	40011000 	.word	0x40011000
 800e078:	40011400 	.word	0x40011400
 800e07c:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 800e080:	4b0b      	ldr	r3, [pc, #44]	@ (800e0b0 <HAL_GPIO_Init+0x304>)
 800e082:	681a      	ldr	r2, [r3, #0]
 800e084:	69bb      	ldr	r3, [r7, #24]
 800e086:	43db      	mvns	r3, r3
 800e088:	4909      	ldr	r1, [pc, #36]	@ (800e0b0 <HAL_GPIO_Init+0x304>)
 800e08a:	4013      	ands	r3, r2
 800e08c:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 800e08e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e090:	3301      	adds	r3, #1
 800e092:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800e094:	683b      	ldr	r3, [r7, #0]
 800e096:	681a      	ldr	r2, [r3, #0]
 800e098:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e09a:	fa22 f303 	lsr.w	r3, r2, r3
 800e09e:	2b00      	cmp	r3, #0
 800e0a0:	f47f ae8e 	bne.w	800ddc0 <HAL_GPIO_Init+0x14>
  }
}
 800e0a4:	bf00      	nop
 800e0a6:	bf00      	nop
 800e0a8:	372c      	adds	r7, #44	@ 0x2c
 800e0aa:	46bd      	mov	sp, r7
 800e0ac:	bc80      	pop	{r7}
 800e0ae:	4770      	bx	lr
 800e0b0:	40010400 	.word	0x40010400

0800e0b4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800e0b4:	b480      	push	{r7}
 800e0b6:	b085      	sub	sp, #20
 800e0b8:	af00      	add	r7, sp, #0
 800e0ba:	6078      	str	r0, [r7, #4]
 800e0bc:	460b      	mov	r3, r1
 800e0be:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800e0c0:	687b      	ldr	r3, [r7, #4]
 800e0c2:	689a      	ldr	r2, [r3, #8]
 800e0c4:	887b      	ldrh	r3, [r7, #2]
 800e0c6:	4013      	ands	r3, r2
 800e0c8:	2b00      	cmp	r3, #0
 800e0ca:	d002      	beq.n	800e0d2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800e0cc:	2301      	movs	r3, #1
 800e0ce:	73fb      	strb	r3, [r7, #15]
 800e0d0:	e001      	b.n	800e0d6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800e0d2:	2300      	movs	r3, #0
 800e0d4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800e0d6:	7bfb      	ldrb	r3, [r7, #15]
}
 800e0d8:	4618      	mov	r0, r3
 800e0da:	3714      	adds	r7, #20
 800e0dc:	46bd      	mov	sp, r7
 800e0de:	bc80      	pop	{r7}
 800e0e0:	4770      	bx	lr

0800e0e2 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800e0e2:	b480      	push	{r7}
 800e0e4:	b083      	sub	sp, #12
 800e0e6:	af00      	add	r7, sp, #0
 800e0e8:	6078      	str	r0, [r7, #4]
 800e0ea:	460b      	mov	r3, r1
 800e0ec:	807b      	strh	r3, [r7, #2]
 800e0ee:	4613      	mov	r3, r2
 800e0f0:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800e0f2:	787b      	ldrb	r3, [r7, #1]
 800e0f4:	2b00      	cmp	r3, #0
 800e0f6:	d003      	beq.n	800e100 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800e0f8:	887a      	ldrh	r2, [r7, #2]
 800e0fa:	687b      	ldr	r3, [r7, #4]
 800e0fc:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 800e0fe:	e003      	b.n	800e108 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 800e100:	887b      	ldrh	r3, [r7, #2]
 800e102:	041a      	lsls	r2, r3, #16
 800e104:	687b      	ldr	r3, [r7, #4]
 800e106:	611a      	str	r2, [r3, #16]
}
 800e108:	bf00      	nop
 800e10a:	370c      	adds	r7, #12
 800e10c:	46bd      	mov	sp, r7
 800e10e:	bc80      	pop	{r7}
 800e110:	4770      	bx	lr

0800e112 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800e112:	b480      	push	{r7}
 800e114:	b085      	sub	sp, #20
 800e116:	af00      	add	r7, sp, #0
 800e118:	6078      	str	r0, [r7, #4]
 800e11a:	460b      	mov	r3, r1
 800e11c:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800e11e:	687b      	ldr	r3, [r7, #4]
 800e120:	68db      	ldr	r3, [r3, #12]
 800e122:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800e124:	887a      	ldrh	r2, [r7, #2]
 800e126:	68fb      	ldr	r3, [r7, #12]
 800e128:	4013      	ands	r3, r2
 800e12a:	041a      	lsls	r2, r3, #16
 800e12c:	68fb      	ldr	r3, [r7, #12]
 800e12e:	43d9      	mvns	r1, r3
 800e130:	887b      	ldrh	r3, [r7, #2]
 800e132:	400b      	ands	r3, r1
 800e134:	431a      	orrs	r2, r3
 800e136:	687b      	ldr	r3, [r7, #4]
 800e138:	611a      	str	r2, [r3, #16]
}
 800e13a:	bf00      	nop
 800e13c:	3714      	adds	r7, #20
 800e13e:	46bd      	mov	sp, r7
 800e140:	bc80      	pop	{r7}
 800e142:	4770      	bx	lr

0800e144 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 800e144:	b580      	push	{r7, lr}
 800e146:	b084      	sub	sp, #16
 800e148:	af00      	add	r7, sp, #0
 800e14a:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 800e14c:	687b      	ldr	r3, [r7, #4]
 800e14e:	2b00      	cmp	r3, #0
 800e150:	d101      	bne.n	800e156 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 800e152:	2301      	movs	r3, #1
 800e154:	e0e8      	b.n	800e328 <HAL_PCD_Init+0x1e4>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 800e156:	687b      	ldr	r3, [r7, #4]
 800e158:	f893 3291 	ldrb.w	r3, [r3, #657]	@ 0x291
 800e15c:	b2db      	uxtb	r3, r3
 800e15e:	2b00      	cmp	r3, #0
 800e160:	d106      	bne.n	800e170 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 800e162:	687b      	ldr	r3, [r7, #4]
 800e164:	2200      	movs	r2, #0
 800e166:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 800e16a:	6878      	ldr	r0, [r7, #4]
 800e16c:	f006 fcb6 	bl	8014adc <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 800e170:	687b      	ldr	r3, [r7, #4]
 800e172:	2203      	movs	r2, #3
 800e174:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291

  /* Disable DMA mode for FS instance */
  hpcd->Init.dma_enable = 0U;
 800e178:	687b      	ldr	r3, [r7, #4]
 800e17a:	2200      	movs	r2, #0
 800e17c:	715a      	strb	r2, [r3, #5]

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 800e17e:	687b      	ldr	r3, [r7, #4]
 800e180:	681b      	ldr	r3, [r3, #0]
 800e182:	4618      	mov	r0, r3
 800e184:	f002 fdd1 	bl	8010d2a <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800e188:	687b      	ldr	r3, [r7, #4]
 800e18a:	6818      	ldr	r0, [r3, #0]
 800e18c:	687b      	ldr	r3, [r7, #4]
 800e18e:	3304      	adds	r3, #4
 800e190:	cb0e      	ldmia	r3, {r1, r2, r3}
 800e192:	f002 fda7 	bl	8010ce4 <USB_CoreInit>
 800e196:	4603      	mov	r3, r0
 800e198:	2b00      	cmp	r3, #0
 800e19a:	d005      	beq.n	800e1a8 <HAL_PCD_Init+0x64>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800e19c:	687b      	ldr	r3, [r7, #4]
 800e19e:	2202      	movs	r2, #2
 800e1a0:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291
    return HAL_ERROR;
 800e1a4:	2301      	movs	r3, #1
 800e1a6:	e0bf      	b.n	800e328 <HAL_PCD_Init+0x1e4>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 800e1a8:	687b      	ldr	r3, [r7, #4]
 800e1aa:	681b      	ldr	r3, [r3, #0]
 800e1ac:	2100      	movs	r1, #0
 800e1ae:	4618      	mov	r0, r3
 800e1b0:	f002 fdd5 	bl	8010d5e <USB_SetCurrentMode>
 800e1b4:	4603      	mov	r3, r0
 800e1b6:	2b00      	cmp	r3, #0
 800e1b8:	d005      	beq.n	800e1c6 <HAL_PCD_Init+0x82>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800e1ba:	687b      	ldr	r3, [r7, #4]
 800e1bc:	2202      	movs	r2, #2
 800e1be:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291
    return HAL_ERROR;
 800e1c2:	2301      	movs	r3, #1
 800e1c4:	e0b0      	b.n	800e328 <HAL_PCD_Init+0x1e4>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800e1c6:	2300      	movs	r3, #0
 800e1c8:	73fb      	strb	r3, [r7, #15]
 800e1ca:	e03e      	b.n	800e24a <HAL_PCD_Init+0x106>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 800e1cc:	7bfa      	ldrb	r2, [r7, #15]
 800e1ce:	6879      	ldr	r1, [r7, #4]
 800e1d0:	4613      	mov	r3, r2
 800e1d2:	009b      	lsls	r3, r3, #2
 800e1d4:	4413      	add	r3, r2
 800e1d6:	00db      	lsls	r3, r3, #3
 800e1d8:	440b      	add	r3, r1
 800e1da:	3311      	adds	r3, #17
 800e1dc:	2201      	movs	r2, #1
 800e1de:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 800e1e0:	7bfa      	ldrb	r2, [r7, #15]
 800e1e2:	6879      	ldr	r1, [r7, #4]
 800e1e4:	4613      	mov	r3, r2
 800e1e6:	009b      	lsls	r3, r3, #2
 800e1e8:	4413      	add	r3, r2
 800e1ea:	00db      	lsls	r3, r3, #3
 800e1ec:	440b      	add	r3, r1
 800e1ee:	3310      	adds	r3, #16
 800e1f0:	7bfa      	ldrb	r2, [r7, #15]
 800e1f2:	701a      	strb	r2, [r3, #0]
#if defined (USB_OTG_FS)
    hpcd->IN_ep[i].tx_fifo_num = i;
#endif /* defined (USB_OTG_FS) */
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 800e1f4:	7bfa      	ldrb	r2, [r7, #15]
 800e1f6:	6879      	ldr	r1, [r7, #4]
 800e1f8:	4613      	mov	r3, r2
 800e1fa:	009b      	lsls	r3, r3, #2
 800e1fc:	4413      	add	r3, r2
 800e1fe:	00db      	lsls	r3, r3, #3
 800e200:	440b      	add	r3, r1
 800e202:	3313      	adds	r3, #19
 800e204:	2200      	movs	r2, #0
 800e206:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 800e208:	7bfa      	ldrb	r2, [r7, #15]
 800e20a:	6879      	ldr	r1, [r7, #4]
 800e20c:	4613      	mov	r3, r2
 800e20e:	009b      	lsls	r3, r3, #2
 800e210:	4413      	add	r3, r2
 800e212:	00db      	lsls	r3, r3, #3
 800e214:	440b      	add	r3, r1
 800e216:	3320      	adds	r3, #32
 800e218:	2200      	movs	r2, #0
 800e21a:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 800e21c:	7bfa      	ldrb	r2, [r7, #15]
 800e21e:	6879      	ldr	r1, [r7, #4]
 800e220:	4613      	mov	r3, r2
 800e222:	009b      	lsls	r3, r3, #2
 800e224:	4413      	add	r3, r2
 800e226:	00db      	lsls	r3, r3, #3
 800e228:	440b      	add	r3, r1
 800e22a:	3324      	adds	r3, #36	@ 0x24
 800e22c:	2200      	movs	r2, #0
 800e22e:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 800e230:	7bfb      	ldrb	r3, [r7, #15]
 800e232:	6879      	ldr	r1, [r7, #4]
 800e234:	1c5a      	adds	r2, r3, #1
 800e236:	4613      	mov	r3, r2
 800e238:	009b      	lsls	r3, r3, #2
 800e23a:	4413      	add	r3, r2
 800e23c:	00db      	lsls	r3, r3, #3
 800e23e:	440b      	add	r3, r1
 800e240:	2200      	movs	r2, #0
 800e242:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800e244:	7bfb      	ldrb	r3, [r7, #15]
 800e246:	3301      	adds	r3, #1
 800e248:	73fb      	strb	r3, [r7, #15]
 800e24a:	687b      	ldr	r3, [r7, #4]
 800e24c:	791b      	ldrb	r3, [r3, #4]
 800e24e:	7bfa      	ldrb	r2, [r7, #15]
 800e250:	429a      	cmp	r2, r3
 800e252:	d3bb      	bcc.n	800e1cc <HAL_PCD_Init+0x88>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800e254:	2300      	movs	r3, #0
 800e256:	73fb      	strb	r3, [r7, #15]
 800e258:	e044      	b.n	800e2e4 <HAL_PCD_Init+0x1a0>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 800e25a:	7bfa      	ldrb	r2, [r7, #15]
 800e25c:	6879      	ldr	r1, [r7, #4]
 800e25e:	4613      	mov	r3, r2
 800e260:	009b      	lsls	r3, r3, #2
 800e262:	4413      	add	r3, r2
 800e264:	00db      	lsls	r3, r3, #3
 800e266:	440b      	add	r3, r1
 800e268:	f203 1351 	addw	r3, r3, #337	@ 0x151
 800e26c:	2200      	movs	r2, #0
 800e26e:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 800e270:	7bfa      	ldrb	r2, [r7, #15]
 800e272:	6879      	ldr	r1, [r7, #4]
 800e274:	4613      	mov	r3, r2
 800e276:	009b      	lsls	r3, r3, #2
 800e278:	4413      	add	r3, r2
 800e27a:	00db      	lsls	r3, r3, #3
 800e27c:	440b      	add	r3, r1
 800e27e:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800e282:	7bfa      	ldrb	r2, [r7, #15]
 800e284:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 800e286:	7bfa      	ldrb	r2, [r7, #15]
 800e288:	6879      	ldr	r1, [r7, #4]
 800e28a:	4613      	mov	r3, r2
 800e28c:	009b      	lsls	r3, r3, #2
 800e28e:	4413      	add	r3, r2
 800e290:	00db      	lsls	r3, r3, #3
 800e292:	440b      	add	r3, r1
 800e294:	f203 1353 	addw	r3, r3, #339	@ 0x153
 800e298:	2200      	movs	r2, #0
 800e29a:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 800e29c:	7bfa      	ldrb	r2, [r7, #15]
 800e29e:	6879      	ldr	r1, [r7, #4]
 800e2a0:	4613      	mov	r3, r2
 800e2a2:	009b      	lsls	r3, r3, #2
 800e2a4:	4413      	add	r3, r2
 800e2a6:	00db      	lsls	r3, r3, #3
 800e2a8:	440b      	add	r3, r1
 800e2aa:	f503 73b0 	add.w	r3, r3, #352	@ 0x160
 800e2ae:	2200      	movs	r2, #0
 800e2b0:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 800e2b2:	7bfa      	ldrb	r2, [r7, #15]
 800e2b4:	6879      	ldr	r1, [r7, #4]
 800e2b6:	4613      	mov	r3, r2
 800e2b8:	009b      	lsls	r3, r3, #2
 800e2ba:	4413      	add	r3, r2
 800e2bc:	00db      	lsls	r3, r3, #3
 800e2be:	440b      	add	r3, r1
 800e2c0:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800e2c4:	2200      	movs	r2, #0
 800e2c6:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 800e2c8:	7bfa      	ldrb	r2, [r7, #15]
 800e2ca:	6879      	ldr	r1, [r7, #4]
 800e2cc:	4613      	mov	r3, r2
 800e2ce:	009b      	lsls	r3, r3, #2
 800e2d0:	4413      	add	r3, r2
 800e2d2:	00db      	lsls	r3, r3, #3
 800e2d4:	440b      	add	r3, r1
 800e2d6:	f503 73b4 	add.w	r3, r3, #360	@ 0x168
 800e2da:	2200      	movs	r2, #0
 800e2dc:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800e2de:	7bfb      	ldrb	r3, [r7, #15]
 800e2e0:	3301      	adds	r3, #1
 800e2e2:	73fb      	strb	r3, [r7, #15]
 800e2e4:	687b      	ldr	r3, [r7, #4]
 800e2e6:	791b      	ldrb	r3, [r3, #4]
 800e2e8:	7bfa      	ldrb	r2, [r7, #15]
 800e2ea:	429a      	cmp	r2, r3
 800e2ec:	d3b5      	bcc.n	800e25a <HAL_PCD_Init+0x116>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800e2ee:	687b      	ldr	r3, [r7, #4]
 800e2f0:	6818      	ldr	r0, [r3, #0]
 800e2f2:	687b      	ldr	r3, [r7, #4]
 800e2f4:	3304      	adds	r3, #4
 800e2f6:	cb0e      	ldmia	r3, {r1, r2, r3}
 800e2f8:	f002 fd3d 	bl	8010d76 <USB_DevInit>
 800e2fc:	4603      	mov	r3, r0
 800e2fe:	2b00      	cmp	r3, #0
 800e300:	d005      	beq.n	800e30e <HAL_PCD_Init+0x1ca>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800e302:	687b      	ldr	r3, [r7, #4]
 800e304:	2202      	movs	r2, #2
 800e306:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291
    return HAL_ERROR;
 800e30a:	2301      	movs	r3, #1
 800e30c:	e00c      	b.n	800e328 <HAL_PCD_Init+0x1e4>
  }

  hpcd->USB_Address = 0U;
 800e30e:	687b      	ldr	r3, [r7, #4]
 800e310:	2200      	movs	r2, #0
 800e312:	735a      	strb	r2, [r3, #13]
  hpcd->State = HAL_PCD_STATE_READY;
 800e314:	687b      	ldr	r3, [r7, #4]
 800e316:	2201      	movs	r2, #1
 800e318:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291
  (void)USB_DevDisconnect(hpcd->Instance);
 800e31c:	687b      	ldr	r3, [r7, #4]
 800e31e:	681b      	ldr	r3, [r3, #0]
 800e320:	4618      	mov	r0, r3
 800e322:	f004 ffbc 	bl	801329e <USB_DevDisconnect>

  return HAL_OK;
 800e326:	2300      	movs	r3, #0
}
 800e328:	4618      	mov	r0, r3
 800e32a:	3710      	adds	r7, #16
 800e32c:	46bd      	mov	sp, r7
 800e32e:	bd80      	pop	{r7, pc}

0800e330 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 800e330:	b580      	push	{r7, lr}
 800e332:	b082      	sub	sp, #8
 800e334:	af00      	add	r7, sp, #0
 800e336:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 800e338:	687b      	ldr	r3, [r7, #4]
 800e33a:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 800e33e:	2b01      	cmp	r3, #1
 800e340:	d101      	bne.n	800e346 <HAL_PCD_Start+0x16>
 800e342:	2302      	movs	r3, #2
 800e344:	e016      	b.n	800e374 <HAL_PCD_Start+0x44>
 800e346:	687b      	ldr	r3, [r7, #4]
 800e348:	2201      	movs	r2, #1
 800e34a:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  __HAL_PCD_ENABLE(hpcd);
 800e34e:	687b      	ldr	r3, [r7, #4]
 800e350:	681b      	ldr	r3, [r3, #0]
 800e352:	4618      	mov	r0, r3
 800e354:	f002 fcd3 	bl	8010cfe <USB_EnableGlobalInt>

#if defined (USB)
  HAL_PCDEx_SetConnectionState(hpcd, 1U);
 800e358:	2101      	movs	r1, #1
 800e35a:	6878      	ldr	r0, [r7, #4]
 800e35c:	f006 fe0b 	bl	8014f76 <HAL_PCDEx_SetConnectionState>
#endif /* defined (USB) */

  (void)USB_DevConnect(hpcd->Instance);
 800e360:	687b      	ldr	r3, [r7, #4]
 800e362:	681b      	ldr	r3, [r3, #0]
 800e364:	4618      	mov	r0, r3
 800e366:	f004 ff90 	bl	801328a <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 800e36a:	687b      	ldr	r3, [r7, #4]
 800e36c:	2200      	movs	r2, #0
 800e36e:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 800e372:	2300      	movs	r3, #0
}
 800e374:	4618      	mov	r0, r3
 800e376:	3708      	adds	r7, #8
 800e378:	46bd      	mov	sp, r7
 800e37a:	bd80      	pop	{r7, pc}

0800e37c <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 800e37c:	b580      	push	{r7, lr}
 800e37e:	b088      	sub	sp, #32
 800e380:	af00      	add	r7, sp, #0
 800e382:	6078      	str	r0, [r7, #4]
  uint32_t wIstr = USB_ReadInterrupts(hpcd->Instance);
 800e384:	687b      	ldr	r3, [r7, #4]
 800e386:	681b      	ldr	r3, [r3, #0]
 800e388:	4618      	mov	r0, r3
 800e38a:	f004 ff92 	bl	80132b2 <USB_ReadInterrupts>
 800e38e:	61b8      	str	r0, [r7, #24]
  uint16_t store_ep[8];
  uint8_t i;

  if ((wIstr & USB_ISTR_CTR) == USB_ISTR_CTR)
 800e390:	69bb      	ldr	r3, [r7, #24]
 800e392:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800e396:	2b00      	cmp	r3, #0
 800e398:	d003      	beq.n	800e3a2 <HAL_PCD_IRQHandler+0x26>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    (void)PCD_EP_ISR_Handler(hpcd);
 800e39a:	6878      	ldr	r0, [r7, #4]
 800e39c:	f000 fb03 	bl	800e9a6 <PCD_EP_ISR_Handler>

    return;
 800e3a0:	e119      	b.n	800e5d6 <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_RESET) == USB_ISTR_RESET)
 800e3a2:	69bb      	ldr	r3, [r7, #24]
 800e3a4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800e3a8:	2b00      	cmp	r3, #0
 800e3aa:	d013      	beq.n	800e3d4 <HAL_PCD_IRQHandler+0x58>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 800e3ac:	687b      	ldr	r3, [r7, #4]
 800e3ae:	681b      	ldr	r3, [r3, #0]
 800e3b0:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800e3b4:	b29a      	uxth	r2, r3
 800e3b6:	687b      	ldr	r3, [r7, #4]
 800e3b8:	681b      	ldr	r3, [r3, #0]
 800e3ba:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800e3be:	b292      	uxth	r2, r2
 800e3c0:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResetCallback(hpcd);
#else
    HAL_PCD_ResetCallback(hpcd);
 800e3c4:	6878      	ldr	r0, [r7, #4]
 800e3c6:	f006 fc04 	bl	8014bd2 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    (void)HAL_PCD_SetAddress(hpcd, 0U);
 800e3ca:	2100      	movs	r1, #0
 800e3cc:	6878      	ldr	r0, [r7, #4]
 800e3ce:	f000 f905 	bl	800e5dc <HAL_PCD_SetAddress>

    return;
 800e3d2:	e100      	b.n	800e5d6 <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_PMAOVR) == USB_ISTR_PMAOVR)
 800e3d4:	69bb      	ldr	r3, [r7, #24]
 800e3d6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800e3da:	2b00      	cmp	r3, #0
 800e3dc:	d00c      	beq.n	800e3f8 <HAL_PCD_IRQHandler+0x7c>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 800e3de:	687b      	ldr	r3, [r7, #4]
 800e3e0:	681b      	ldr	r3, [r3, #0]
 800e3e2:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800e3e6:	b29a      	uxth	r2, r3
 800e3e8:	687b      	ldr	r3, [r7, #4]
 800e3ea:	681b      	ldr	r3, [r3, #0]
 800e3ec:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800e3f0:	b292      	uxth	r2, r2
 800e3f2:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 800e3f6:	e0ee      	b.n	800e5d6 <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_ERR) == USB_ISTR_ERR)
 800e3f8:	69bb      	ldr	r3, [r7, #24]
 800e3fa:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800e3fe:	2b00      	cmp	r3, #0
 800e400:	d00c      	beq.n	800e41c <HAL_PCD_IRQHandler+0xa0>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 800e402:	687b      	ldr	r3, [r7, #4]
 800e404:	681b      	ldr	r3, [r3, #0]
 800e406:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800e40a:	b29a      	uxth	r2, r3
 800e40c:	687b      	ldr	r3, [r7, #4]
 800e40e:	681b      	ldr	r3, [r3, #0]
 800e410:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800e414:	b292      	uxth	r2, r2
 800e416:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 800e41a:	e0dc      	b.n	800e5d6 <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_WKUP) == USB_ISTR_WKUP)
 800e41c:	69bb      	ldr	r3, [r7, #24]
 800e41e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800e422:	2b00      	cmp	r3, #0
 800e424:	d027      	beq.n	800e476 <HAL_PCD_IRQHandler+0xfa>
  {
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LP_MODE);
 800e426:	687b      	ldr	r3, [r7, #4]
 800e428:	681b      	ldr	r3, [r3, #0]
 800e42a:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 800e42e:	b29a      	uxth	r2, r3
 800e430:	687b      	ldr	r3, [r7, #4]
 800e432:	681b      	ldr	r3, [r3, #0]
 800e434:	f022 0204 	bic.w	r2, r2, #4
 800e438:	b292      	uxth	r2, r2
 800e43a:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP);
 800e43e:	687b      	ldr	r3, [r7, #4]
 800e440:	681b      	ldr	r3, [r3, #0]
 800e442:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 800e446:	b29a      	uxth	r2, r3
 800e448:	687b      	ldr	r3, [r7, #4]
 800e44a:	681b      	ldr	r3, [r3, #0]
 800e44c:	f022 0208 	bic.w	r2, r2, #8
 800e450:	b292      	uxth	r2, r2
 800e452:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResumeCallback(hpcd);
#else
    HAL_PCD_ResumeCallback(hpcd);
 800e456:	6878      	ldr	r0, [r7, #4]
 800e458:	f006 fbf4 	bl	8014c44 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 800e45c:	687b      	ldr	r3, [r7, #4]
 800e45e:	681b      	ldr	r3, [r3, #0]
 800e460:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800e464:	b29a      	uxth	r2, r3
 800e466:	687b      	ldr	r3, [r7, #4]
 800e468:	681b      	ldr	r3, [r3, #0]
 800e46a:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800e46e:	b292      	uxth	r2, r2
 800e470:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 800e474:	e0af      	b.n	800e5d6 <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_SUSP) == USB_ISTR_SUSP)
 800e476:	69bb      	ldr	r3, [r7, #24]
 800e478:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800e47c:	2b00      	cmp	r3, #0
 800e47e:	f000 8083 	beq.w	800e588 <HAL_PCD_IRQHandler+0x20c>
  {
    /* WA: To Clear Wakeup flag if raised with suspend signal */

    /* Store Endpoint registers */
    for (i = 0U; i < 8U; i++)
 800e482:	2300      	movs	r3, #0
 800e484:	77fb      	strb	r3, [r7, #31]
 800e486:	e010      	b.n	800e4aa <HAL_PCD_IRQHandler+0x12e>
    {
      store_ep[i] = PCD_GET_ENDPOINT(hpcd->Instance, i);
 800e488:	687b      	ldr	r3, [r7, #4]
 800e48a:	681b      	ldr	r3, [r3, #0]
 800e48c:	461a      	mov	r2, r3
 800e48e:	7ffb      	ldrb	r3, [r7, #31]
 800e490:	009b      	lsls	r3, r3, #2
 800e492:	441a      	add	r2, r3
 800e494:	7ffb      	ldrb	r3, [r7, #31]
 800e496:	8812      	ldrh	r2, [r2, #0]
 800e498:	b292      	uxth	r2, r2
 800e49a:	005b      	lsls	r3, r3, #1
 800e49c:	3320      	adds	r3, #32
 800e49e:	443b      	add	r3, r7
 800e4a0:	f823 2c18 	strh.w	r2, [r3, #-24]
    for (i = 0U; i < 8U; i++)
 800e4a4:	7ffb      	ldrb	r3, [r7, #31]
 800e4a6:	3301      	adds	r3, #1
 800e4a8:	77fb      	strb	r3, [r7, #31]
 800e4aa:	7ffb      	ldrb	r3, [r7, #31]
 800e4ac:	2b07      	cmp	r3, #7
 800e4ae:	d9eb      	bls.n	800e488 <HAL_PCD_IRQHandler+0x10c>
    }

    /* FORCE RESET */
    hpcd->Instance->CNTR |= (uint16_t)(USB_CNTR_FRES);
 800e4b0:	687b      	ldr	r3, [r7, #4]
 800e4b2:	681b      	ldr	r3, [r3, #0]
 800e4b4:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 800e4b8:	b29a      	uxth	r2, r3
 800e4ba:	687b      	ldr	r3, [r7, #4]
 800e4bc:	681b      	ldr	r3, [r3, #0]
 800e4be:	f042 0201 	orr.w	r2, r2, #1
 800e4c2:	b292      	uxth	r2, r2
 800e4c4:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    /* CLEAR RESET */
    hpcd->Instance->CNTR &= (uint16_t)(~USB_CNTR_FRES);
 800e4c8:	687b      	ldr	r3, [r7, #4]
 800e4ca:	681b      	ldr	r3, [r3, #0]
 800e4cc:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 800e4d0:	b29a      	uxth	r2, r3
 800e4d2:	687b      	ldr	r3, [r7, #4]
 800e4d4:	681b      	ldr	r3, [r3, #0]
 800e4d6:	f022 0201 	bic.w	r2, r2, #1
 800e4da:	b292      	uxth	r2, r2
 800e4dc:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    /* wait for reset flag in ISTR */
    while ((hpcd->Instance->ISTR & USB_ISTR_RESET) == 0U)
 800e4e0:	bf00      	nop
 800e4e2:	687b      	ldr	r3, [r7, #4]
 800e4e4:	681b      	ldr	r3, [r3, #0]
 800e4e6:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800e4ea:	b29b      	uxth	r3, r3
 800e4ec:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800e4f0:	2b00      	cmp	r3, #0
 800e4f2:	d0f6      	beq.n	800e4e2 <HAL_PCD_IRQHandler+0x166>
    {
    }

    /* Clear Reset Flag */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 800e4f4:	687b      	ldr	r3, [r7, #4]
 800e4f6:	681b      	ldr	r3, [r3, #0]
 800e4f8:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800e4fc:	b29a      	uxth	r2, r3
 800e4fe:	687b      	ldr	r3, [r7, #4]
 800e500:	681b      	ldr	r3, [r3, #0]
 800e502:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800e506:	b292      	uxth	r2, r2
 800e508:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    /* Restore Registre */
    for (i = 0U; i < 8U; i++)
 800e50c:	2300      	movs	r3, #0
 800e50e:	77fb      	strb	r3, [r7, #31]
 800e510:	e00f      	b.n	800e532 <HAL_PCD_IRQHandler+0x1b6>
    {
      PCD_SET_ENDPOINT(hpcd->Instance, i, store_ep[i]);
 800e512:	7ffb      	ldrb	r3, [r7, #31]
 800e514:	687a      	ldr	r2, [r7, #4]
 800e516:	6812      	ldr	r2, [r2, #0]
 800e518:	4611      	mov	r1, r2
 800e51a:	7ffa      	ldrb	r2, [r7, #31]
 800e51c:	0092      	lsls	r2, r2, #2
 800e51e:	440a      	add	r2, r1
 800e520:	005b      	lsls	r3, r3, #1
 800e522:	3320      	adds	r3, #32
 800e524:	443b      	add	r3, r7
 800e526:	f833 3c18 	ldrh.w	r3, [r3, #-24]
 800e52a:	8013      	strh	r3, [r2, #0]
    for (i = 0U; i < 8U; i++)
 800e52c:	7ffb      	ldrb	r3, [r7, #31]
 800e52e:	3301      	adds	r3, #1
 800e530:	77fb      	strb	r3, [r7, #31]
 800e532:	7ffb      	ldrb	r3, [r7, #31]
 800e534:	2b07      	cmp	r3, #7
 800e536:	d9ec      	bls.n	800e512 <HAL_PCD_IRQHandler+0x196>
    }

    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 800e538:	687b      	ldr	r3, [r7, #4]
 800e53a:	681b      	ldr	r3, [r3, #0]
 800e53c:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 800e540:	b29a      	uxth	r2, r3
 800e542:	687b      	ldr	r3, [r7, #4]
 800e544:	681b      	ldr	r3, [r3, #0]
 800e546:	f042 0208 	orr.w	r2, r2, #8
 800e54a:	b292      	uxth	r2, r2
 800e54c:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 800e550:	687b      	ldr	r3, [r7, #4]
 800e552:	681b      	ldr	r3, [r3, #0]
 800e554:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800e558:	b29a      	uxth	r2, r3
 800e55a:	687b      	ldr	r3, [r7, #4]
 800e55c:	681b      	ldr	r3, [r3, #0]
 800e55e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800e562:	b292      	uxth	r2, r2
 800e564:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LP_MODE;
 800e568:	687b      	ldr	r3, [r7, #4]
 800e56a:	681b      	ldr	r3, [r3, #0]
 800e56c:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 800e570:	b29a      	uxth	r2, r3
 800e572:	687b      	ldr	r3, [r7, #4]
 800e574:	681b      	ldr	r3, [r3, #0]
 800e576:	f042 0204 	orr.w	r2, r2, #4
 800e57a:	b292      	uxth	r2, r2
 800e57c:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SuspendCallback(hpcd);
#else
    HAL_PCD_SuspendCallback(hpcd);
 800e580:	6878      	ldr	r0, [r7, #4]
 800e582:	f006 fb45 	bl	8014c10 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 800e586:	e026      	b.n	800e5d6 <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_SOF) == USB_ISTR_SOF)
 800e588:	69bb      	ldr	r3, [r7, #24]
 800e58a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800e58e:	2b00      	cmp	r3, #0
 800e590:	d00f      	beq.n	800e5b2 <HAL_PCD_IRQHandler+0x236>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 800e592:	687b      	ldr	r3, [r7, #4]
 800e594:	681b      	ldr	r3, [r3, #0]
 800e596:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800e59a:	b29a      	uxth	r2, r3
 800e59c:	687b      	ldr	r3, [r7, #4]
 800e59e:	681b      	ldr	r3, [r3, #0]
 800e5a0:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 800e5a4:	b292      	uxth	r2, r2
 800e5a6:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SOFCallback(hpcd);
#else
    HAL_PCD_SOFCallback(hpcd);
 800e5aa:	6878      	ldr	r0, [r7, #4]
 800e5ac:	f006 fb03 	bl	8014bb6 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 800e5b0:	e011      	b.n	800e5d6 <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_ESOF) == USB_ISTR_ESOF)
 800e5b2:	69bb      	ldr	r3, [r7, #24]
 800e5b4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800e5b8:	2b00      	cmp	r3, #0
 800e5ba:	d00c      	beq.n	800e5d6 <HAL_PCD_IRQHandler+0x25a>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 800e5bc:	687b      	ldr	r3, [r7, #4]
 800e5be:	681b      	ldr	r3, [r3, #0]
 800e5c0:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800e5c4:	b29a      	uxth	r2, r3
 800e5c6:	687b      	ldr	r3, [r7, #4]
 800e5c8:	681b      	ldr	r3, [r3, #0]
 800e5ca:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800e5ce:	b292      	uxth	r2, r2
 800e5d0:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 800e5d4:	bf00      	nop
  }
}
 800e5d6:	3720      	adds	r7, #32
 800e5d8:	46bd      	mov	sp, r7
 800e5da:	bd80      	pop	{r7, pc}

0800e5dc <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 800e5dc:	b580      	push	{r7, lr}
 800e5de:	b082      	sub	sp, #8
 800e5e0:	af00      	add	r7, sp, #0
 800e5e2:	6078      	str	r0, [r7, #4]
 800e5e4:	460b      	mov	r3, r1
 800e5e6:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 800e5e8:	687b      	ldr	r3, [r7, #4]
 800e5ea:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 800e5ee:	2b01      	cmp	r3, #1
 800e5f0:	d101      	bne.n	800e5f6 <HAL_PCD_SetAddress+0x1a>
 800e5f2:	2302      	movs	r3, #2
 800e5f4:	e012      	b.n	800e61c <HAL_PCD_SetAddress+0x40>
 800e5f6:	687b      	ldr	r3, [r7, #4]
 800e5f8:	2201      	movs	r2, #1
 800e5fa:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  hpcd->USB_Address = address;
 800e5fe:	687b      	ldr	r3, [r7, #4]
 800e600:	78fa      	ldrb	r2, [r7, #3]
 800e602:	735a      	strb	r2, [r3, #13]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 800e604:	687b      	ldr	r3, [r7, #4]
 800e606:	681b      	ldr	r3, [r3, #0]
 800e608:	78fa      	ldrb	r2, [r7, #3]
 800e60a:	4611      	mov	r1, r2
 800e60c:	4618      	mov	r0, r3
 800e60e:	f004 fe29 	bl	8013264 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 800e612:	687b      	ldr	r3, [r7, #4]
 800e614:	2200      	movs	r2, #0
 800e616:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 800e61a:	2300      	movs	r3, #0
}
 800e61c:	4618      	mov	r0, r3
 800e61e:	3708      	adds	r7, #8
 800e620:	46bd      	mov	sp, r7
 800e622:	bd80      	pop	{r7, pc}

0800e624 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 800e624:	b580      	push	{r7, lr}
 800e626:	b084      	sub	sp, #16
 800e628:	af00      	add	r7, sp, #0
 800e62a:	6078      	str	r0, [r7, #4]
 800e62c:	4608      	mov	r0, r1
 800e62e:	4611      	mov	r1, r2
 800e630:	461a      	mov	r2, r3
 800e632:	4603      	mov	r3, r0
 800e634:	70fb      	strb	r3, [r7, #3]
 800e636:	460b      	mov	r3, r1
 800e638:	803b      	strh	r3, [r7, #0]
 800e63a:	4613      	mov	r3, r2
 800e63c:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 800e63e:	2300      	movs	r3, #0
 800e640:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800e642:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800e646:	2b00      	cmp	r3, #0
 800e648:	da0e      	bge.n	800e668 <HAL_PCD_EP_Open+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800e64a:	78fb      	ldrb	r3, [r7, #3]
 800e64c:	f003 0207 	and.w	r2, r3, #7
 800e650:	4613      	mov	r3, r2
 800e652:	009b      	lsls	r3, r3, #2
 800e654:	4413      	add	r3, r2
 800e656:	00db      	lsls	r3, r3, #3
 800e658:	3310      	adds	r3, #16
 800e65a:	687a      	ldr	r2, [r7, #4]
 800e65c:	4413      	add	r3, r2
 800e65e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800e660:	68fb      	ldr	r3, [r7, #12]
 800e662:	2201      	movs	r2, #1
 800e664:	705a      	strb	r2, [r3, #1]
 800e666:	e00e      	b.n	800e686 <HAL_PCD_EP_Open+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800e668:	78fb      	ldrb	r3, [r7, #3]
 800e66a:	f003 0207 	and.w	r2, r3, #7
 800e66e:	4613      	mov	r3, r2
 800e670:	009b      	lsls	r3, r3, #2
 800e672:	4413      	add	r3, r2
 800e674:	00db      	lsls	r3, r3, #3
 800e676:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800e67a:	687a      	ldr	r2, [r7, #4]
 800e67c:	4413      	add	r3, r2
 800e67e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800e680:	68fb      	ldr	r3, [r7, #12]
 800e682:	2200      	movs	r2, #0
 800e684:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 800e686:	78fb      	ldrb	r3, [r7, #3]
 800e688:	f003 0307 	and.w	r3, r3, #7
 800e68c:	b2da      	uxtb	r2, r3
 800e68e:	68fb      	ldr	r3, [r7, #12]
 800e690:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 800e692:	883a      	ldrh	r2, [r7, #0]
 800e694:	68fb      	ldr	r3, [r7, #12]
 800e696:	611a      	str	r2, [r3, #16]
  ep->type = ep_type;
 800e698:	68fb      	ldr	r3, [r7, #12]
 800e69a:	78ba      	ldrb	r2, [r7, #2]
 800e69c:	70da      	strb	r2, [r3, #3]
    ep->tx_fifo_num = ep->num;
  }
#endif /* defined (USB_OTG_FS) */

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 800e69e:	78bb      	ldrb	r3, [r7, #2]
 800e6a0:	2b02      	cmp	r3, #2
 800e6a2:	d102      	bne.n	800e6aa <HAL_PCD_EP_Open+0x86>
  {
    ep->data_pid_start = 0U;
 800e6a4:	68fb      	ldr	r3, [r7, #12]
 800e6a6:	2200      	movs	r2, #0
 800e6a8:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 800e6aa:	687b      	ldr	r3, [r7, #4]
 800e6ac:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 800e6b0:	2b01      	cmp	r3, #1
 800e6b2:	d101      	bne.n	800e6b8 <HAL_PCD_EP_Open+0x94>
 800e6b4:	2302      	movs	r3, #2
 800e6b6:	e00e      	b.n	800e6d6 <HAL_PCD_EP_Open+0xb2>
 800e6b8:	687b      	ldr	r3, [r7, #4]
 800e6ba:	2201      	movs	r2, #1
 800e6bc:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 800e6c0:	687b      	ldr	r3, [r7, #4]
 800e6c2:	681b      	ldr	r3, [r3, #0]
 800e6c4:	68f9      	ldr	r1, [r7, #12]
 800e6c6:	4618      	mov	r0, r3
 800e6c8:	f002 fb72 	bl	8010db0 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800e6cc:	687b      	ldr	r3, [r7, #4]
 800e6ce:	2200      	movs	r2, #0
 800e6d0:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return ret;
 800e6d4:	7afb      	ldrb	r3, [r7, #11]
}
 800e6d6:	4618      	mov	r0, r3
 800e6d8:	3710      	adds	r7, #16
 800e6da:	46bd      	mov	sp, r7
 800e6dc:	bd80      	pop	{r7, pc}

0800e6de <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800e6de:	b580      	push	{r7, lr}
 800e6e0:	b084      	sub	sp, #16
 800e6e2:	af00      	add	r7, sp, #0
 800e6e4:	6078      	str	r0, [r7, #4]
 800e6e6:	460b      	mov	r3, r1
 800e6e8:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800e6ea:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800e6ee:	2b00      	cmp	r3, #0
 800e6f0:	da0e      	bge.n	800e710 <HAL_PCD_EP_Close+0x32>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800e6f2:	78fb      	ldrb	r3, [r7, #3]
 800e6f4:	f003 0207 	and.w	r2, r3, #7
 800e6f8:	4613      	mov	r3, r2
 800e6fa:	009b      	lsls	r3, r3, #2
 800e6fc:	4413      	add	r3, r2
 800e6fe:	00db      	lsls	r3, r3, #3
 800e700:	3310      	adds	r3, #16
 800e702:	687a      	ldr	r2, [r7, #4]
 800e704:	4413      	add	r3, r2
 800e706:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800e708:	68fb      	ldr	r3, [r7, #12]
 800e70a:	2201      	movs	r2, #1
 800e70c:	705a      	strb	r2, [r3, #1]
 800e70e:	e00e      	b.n	800e72e <HAL_PCD_EP_Close+0x50>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800e710:	78fb      	ldrb	r3, [r7, #3]
 800e712:	f003 0207 	and.w	r2, r3, #7
 800e716:	4613      	mov	r3, r2
 800e718:	009b      	lsls	r3, r3, #2
 800e71a:	4413      	add	r3, r2
 800e71c:	00db      	lsls	r3, r3, #3
 800e71e:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800e722:	687a      	ldr	r2, [r7, #4]
 800e724:	4413      	add	r3, r2
 800e726:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800e728:	68fb      	ldr	r3, [r7, #12]
 800e72a:	2200      	movs	r2, #0
 800e72c:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 800e72e:	78fb      	ldrb	r3, [r7, #3]
 800e730:	f003 0307 	and.w	r3, r3, #7
 800e734:	b2da      	uxtb	r2, r3
 800e736:	68fb      	ldr	r3, [r7, #12]
 800e738:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800e73a:	687b      	ldr	r3, [r7, #4]
 800e73c:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 800e740:	2b01      	cmp	r3, #1
 800e742:	d101      	bne.n	800e748 <HAL_PCD_EP_Close+0x6a>
 800e744:	2302      	movs	r3, #2
 800e746:	e00e      	b.n	800e766 <HAL_PCD_EP_Close+0x88>
 800e748:	687b      	ldr	r3, [r7, #4]
 800e74a:	2201      	movs	r2, #1
 800e74c:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 800e750:	687b      	ldr	r3, [r7, #4]
 800e752:	681b      	ldr	r3, [r3, #0]
 800e754:	68f9      	ldr	r1, [r7, #12]
 800e756:	4618      	mov	r0, r3
 800e758:	f002 feea 	bl	8011530 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800e75c:	687b      	ldr	r3, [r7, #4]
 800e75e:	2200      	movs	r2, #0
 800e760:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  return HAL_OK;
 800e764:	2300      	movs	r3, #0
}
 800e766:	4618      	mov	r0, r3
 800e768:	3710      	adds	r7, #16
 800e76a:	46bd      	mov	sp, r7
 800e76c:	bd80      	pop	{r7, pc}

0800e76e <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800e76e:	b580      	push	{r7, lr}
 800e770:	b086      	sub	sp, #24
 800e772:	af00      	add	r7, sp, #0
 800e774:	60f8      	str	r0, [r7, #12]
 800e776:	607a      	str	r2, [r7, #4]
 800e778:	603b      	str	r3, [r7, #0]
 800e77a:	460b      	mov	r3, r1
 800e77c:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800e77e:	7afb      	ldrb	r3, [r7, #11]
 800e780:	f003 0207 	and.w	r2, r3, #7
 800e784:	4613      	mov	r3, r2
 800e786:	009b      	lsls	r3, r3, #2
 800e788:	4413      	add	r3, r2
 800e78a:	00db      	lsls	r3, r3, #3
 800e78c:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800e790:	68fa      	ldr	r2, [r7, #12]
 800e792:	4413      	add	r3, r2
 800e794:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800e796:	697b      	ldr	r3, [r7, #20]
 800e798:	687a      	ldr	r2, [r7, #4]
 800e79a:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 800e79c:	697b      	ldr	r3, [r7, #20]
 800e79e:	683a      	ldr	r2, [r7, #0]
 800e7a0:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 800e7a2:	697b      	ldr	r3, [r7, #20]
 800e7a4:	2200      	movs	r2, #0
 800e7a6:	61da      	str	r2, [r3, #28]
  ep->is_in = 0U;
 800e7a8:	697b      	ldr	r3, [r7, #20]
 800e7aa:	2200      	movs	r2, #0
 800e7ac:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800e7ae:	7afb      	ldrb	r3, [r7, #11]
 800e7b0:	f003 0307 	and.w	r3, r3, #7
 800e7b4:	b2da      	uxtb	r2, r3
 800e7b6:	697b      	ldr	r3, [r7, #20]
 800e7b8:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 800e7ba:	68fb      	ldr	r3, [r7, #12]
 800e7bc:	681b      	ldr	r3, [r3, #0]
 800e7be:	6979      	ldr	r1, [r7, #20]
 800e7c0:	4618      	mov	r0, r3
 800e7c2:	f003 f8a1 	bl	8011908 <USB_EPStartXfer>

  return HAL_OK;
 800e7c6:	2300      	movs	r3, #0
}
 800e7c8:	4618      	mov	r0, r3
 800e7ca:	3718      	adds	r7, #24
 800e7cc:	46bd      	mov	sp, r7
 800e7ce:	bd80      	pop	{r7, pc}

0800e7d0 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800e7d0:	b580      	push	{r7, lr}
 800e7d2:	b086      	sub	sp, #24
 800e7d4:	af00      	add	r7, sp, #0
 800e7d6:	60f8      	str	r0, [r7, #12]
 800e7d8:	607a      	str	r2, [r7, #4]
 800e7da:	603b      	str	r3, [r7, #0]
 800e7dc:	460b      	mov	r3, r1
 800e7de:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800e7e0:	7afb      	ldrb	r3, [r7, #11]
 800e7e2:	f003 0207 	and.w	r2, r3, #7
 800e7e6:	4613      	mov	r3, r2
 800e7e8:	009b      	lsls	r3, r3, #2
 800e7ea:	4413      	add	r3, r2
 800e7ec:	00db      	lsls	r3, r3, #3
 800e7ee:	3310      	adds	r3, #16
 800e7f0:	68fa      	ldr	r2, [r7, #12]
 800e7f2:	4413      	add	r3, r2
 800e7f4:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800e7f6:	697b      	ldr	r3, [r7, #20]
 800e7f8:	687a      	ldr	r2, [r7, #4]
 800e7fa:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 800e7fc:	697b      	ldr	r3, [r7, #20]
 800e7fe:	683a      	ldr	r2, [r7, #0]
 800e800:	619a      	str	r2, [r3, #24]
#if defined (USB)
  ep->xfer_fill_db = 1U;
 800e802:	697b      	ldr	r3, [r7, #20]
 800e804:	2201      	movs	r2, #1
 800e806:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  ep->xfer_len_db = len;
 800e80a:	697b      	ldr	r3, [r7, #20]
 800e80c:	683a      	ldr	r2, [r7, #0]
 800e80e:	621a      	str	r2, [r3, #32]
#endif /* defined (USB) */
  ep->xfer_count = 0U;
 800e810:	697b      	ldr	r3, [r7, #20]
 800e812:	2200      	movs	r2, #0
 800e814:	61da      	str	r2, [r3, #28]
  ep->is_in = 1U;
 800e816:	697b      	ldr	r3, [r7, #20]
 800e818:	2201      	movs	r2, #1
 800e81a:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800e81c:	7afb      	ldrb	r3, [r7, #11]
 800e81e:	f003 0307 	and.w	r3, r3, #7
 800e822:	b2da      	uxtb	r2, r3
 800e824:	697b      	ldr	r3, [r7, #20]
 800e826:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 800e828:	68fb      	ldr	r3, [r7, #12]
 800e82a:	681b      	ldr	r3, [r3, #0]
 800e82c:	6979      	ldr	r1, [r7, #20]
 800e82e:	4618      	mov	r0, r3
 800e830:	f003 f86a 	bl	8011908 <USB_EPStartXfer>

  return HAL_OK;
 800e834:	2300      	movs	r3, #0
}
 800e836:	4618      	mov	r0, r3
 800e838:	3718      	adds	r7, #24
 800e83a:	46bd      	mov	sp, r7
 800e83c:	bd80      	pop	{r7, pc}

0800e83e <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800e83e:	b580      	push	{r7, lr}
 800e840:	b084      	sub	sp, #16
 800e842:	af00      	add	r7, sp, #0
 800e844:	6078      	str	r0, [r7, #4]
 800e846:	460b      	mov	r3, r1
 800e848:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 800e84a:	78fb      	ldrb	r3, [r7, #3]
 800e84c:	f003 0307 	and.w	r3, r3, #7
 800e850:	687a      	ldr	r2, [r7, #4]
 800e852:	7912      	ldrb	r2, [r2, #4]
 800e854:	4293      	cmp	r3, r2
 800e856:	d901      	bls.n	800e85c <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 800e858:	2301      	movs	r3, #1
 800e85a:	e04c      	b.n	800e8f6 <HAL_PCD_EP_SetStall+0xb8>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800e85c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800e860:	2b00      	cmp	r3, #0
 800e862:	da0e      	bge.n	800e882 <HAL_PCD_EP_SetStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800e864:	78fb      	ldrb	r3, [r7, #3]
 800e866:	f003 0207 	and.w	r2, r3, #7
 800e86a:	4613      	mov	r3, r2
 800e86c:	009b      	lsls	r3, r3, #2
 800e86e:	4413      	add	r3, r2
 800e870:	00db      	lsls	r3, r3, #3
 800e872:	3310      	adds	r3, #16
 800e874:	687a      	ldr	r2, [r7, #4]
 800e876:	4413      	add	r3, r2
 800e878:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800e87a:	68fb      	ldr	r3, [r7, #12]
 800e87c:	2201      	movs	r2, #1
 800e87e:	705a      	strb	r2, [r3, #1]
 800e880:	e00c      	b.n	800e89c <HAL_PCD_EP_SetStall+0x5e>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 800e882:	78fa      	ldrb	r2, [r7, #3]
 800e884:	4613      	mov	r3, r2
 800e886:	009b      	lsls	r3, r3, #2
 800e888:	4413      	add	r3, r2
 800e88a:	00db      	lsls	r3, r3, #3
 800e88c:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800e890:	687a      	ldr	r2, [r7, #4]
 800e892:	4413      	add	r3, r2
 800e894:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800e896:	68fb      	ldr	r3, [r7, #12]
 800e898:	2200      	movs	r2, #0
 800e89a:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 800e89c:	68fb      	ldr	r3, [r7, #12]
 800e89e:	2201      	movs	r2, #1
 800e8a0:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800e8a2:	78fb      	ldrb	r3, [r7, #3]
 800e8a4:	f003 0307 	and.w	r3, r3, #7
 800e8a8:	b2da      	uxtb	r2, r3
 800e8aa:	68fb      	ldr	r3, [r7, #12]
 800e8ac:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800e8ae:	687b      	ldr	r3, [r7, #4]
 800e8b0:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 800e8b4:	2b01      	cmp	r3, #1
 800e8b6:	d101      	bne.n	800e8bc <HAL_PCD_EP_SetStall+0x7e>
 800e8b8:	2302      	movs	r3, #2
 800e8ba:	e01c      	b.n	800e8f6 <HAL_PCD_EP_SetStall+0xb8>
 800e8bc:	687b      	ldr	r3, [r7, #4]
 800e8be:	2201      	movs	r2, #1
 800e8c0:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  (void)USB_EPSetStall(hpcd->Instance, ep);
 800e8c4:	687b      	ldr	r3, [r7, #4]
 800e8c6:	681b      	ldr	r3, [r3, #0]
 800e8c8:	68f9      	ldr	r1, [r7, #12]
 800e8ca:	4618      	mov	r0, r3
 800e8cc:	f004 fbcd 	bl	801306a <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 800e8d0:	78fb      	ldrb	r3, [r7, #3]
 800e8d2:	f003 0307 	and.w	r3, r3, #7
 800e8d6:	2b00      	cmp	r3, #0
 800e8d8:	d108      	bne.n	800e8ec <HAL_PCD_EP_SetStall+0xae>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t *)hpcd->Setup);
 800e8da:	687b      	ldr	r3, [r7, #4]
 800e8dc:	681a      	ldr	r2, [r3, #0]
 800e8de:	687b      	ldr	r3, [r7, #4]
 800e8e0:	f503 7326 	add.w	r3, r3, #664	@ 0x298
 800e8e4:	4619      	mov	r1, r3
 800e8e6:	4610      	mov	r0, r2
 800e8e8:	f004 fcf2 	bl	80132d0 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 800e8ec:	687b      	ldr	r3, [r7, #4]
 800e8ee:	2200      	movs	r2, #0
 800e8f0:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 800e8f4:	2300      	movs	r3, #0
}
 800e8f6:	4618      	mov	r0, r3
 800e8f8:	3710      	adds	r7, #16
 800e8fa:	46bd      	mov	sp, r7
 800e8fc:	bd80      	pop	{r7, pc}

0800e8fe <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800e8fe:	b580      	push	{r7, lr}
 800e900:	b084      	sub	sp, #16
 800e902:	af00      	add	r7, sp, #0
 800e904:	6078      	str	r0, [r7, #4]
 800e906:	460b      	mov	r3, r1
 800e908:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 800e90a:	78fb      	ldrb	r3, [r7, #3]
 800e90c:	f003 030f 	and.w	r3, r3, #15
 800e910:	687a      	ldr	r2, [r7, #4]
 800e912:	7912      	ldrb	r2, [r2, #4]
 800e914:	4293      	cmp	r3, r2
 800e916:	d901      	bls.n	800e91c <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 800e918:	2301      	movs	r3, #1
 800e91a:	e040      	b.n	800e99e <HAL_PCD_EP_ClrStall+0xa0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800e91c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800e920:	2b00      	cmp	r3, #0
 800e922:	da0e      	bge.n	800e942 <HAL_PCD_EP_ClrStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800e924:	78fb      	ldrb	r3, [r7, #3]
 800e926:	f003 0207 	and.w	r2, r3, #7
 800e92a:	4613      	mov	r3, r2
 800e92c:	009b      	lsls	r3, r3, #2
 800e92e:	4413      	add	r3, r2
 800e930:	00db      	lsls	r3, r3, #3
 800e932:	3310      	adds	r3, #16
 800e934:	687a      	ldr	r2, [r7, #4]
 800e936:	4413      	add	r3, r2
 800e938:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800e93a:	68fb      	ldr	r3, [r7, #12]
 800e93c:	2201      	movs	r2, #1
 800e93e:	705a      	strb	r2, [r3, #1]
 800e940:	e00e      	b.n	800e960 <HAL_PCD_EP_ClrStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800e942:	78fb      	ldrb	r3, [r7, #3]
 800e944:	f003 0207 	and.w	r2, r3, #7
 800e948:	4613      	mov	r3, r2
 800e94a:	009b      	lsls	r3, r3, #2
 800e94c:	4413      	add	r3, r2
 800e94e:	00db      	lsls	r3, r3, #3
 800e950:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800e954:	687a      	ldr	r2, [r7, #4]
 800e956:	4413      	add	r3, r2
 800e958:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800e95a:	68fb      	ldr	r3, [r7, #12]
 800e95c:	2200      	movs	r2, #0
 800e95e:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 800e960:	68fb      	ldr	r3, [r7, #12]
 800e962:	2200      	movs	r2, #0
 800e964:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800e966:	78fb      	ldrb	r3, [r7, #3]
 800e968:	f003 0307 	and.w	r3, r3, #7
 800e96c:	b2da      	uxtb	r2, r3
 800e96e:	68fb      	ldr	r3, [r7, #12]
 800e970:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800e972:	687b      	ldr	r3, [r7, #4]
 800e974:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 800e978:	2b01      	cmp	r3, #1
 800e97a:	d101      	bne.n	800e980 <HAL_PCD_EP_ClrStall+0x82>
 800e97c:	2302      	movs	r3, #2
 800e97e:	e00e      	b.n	800e99e <HAL_PCD_EP_ClrStall+0xa0>
 800e980:	687b      	ldr	r3, [r7, #4]
 800e982:	2201      	movs	r2, #1
 800e984:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_EPClearStall(hpcd->Instance, ep);
 800e988:	687b      	ldr	r3, [r7, #4]
 800e98a:	681b      	ldr	r3, [r3, #0]
 800e98c:	68f9      	ldr	r1, [r7, #12]
 800e98e:	4618      	mov	r0, r3
 800e990:	f004 fbbb 	bl	801310a <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 800e994:	687b      	ldr	r3, [r7, #4]
 800e996:	2200      	movs	r2, #0
 800e998:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 800e99c:	2300      	movs	r3, #0
}
 800e99e:	4618      	mov	r0, r3
 800e9a0:	3710      	adds	r7, #16
 800e9a2:	46bd      	mov	sp, r7
 800e9a4:	bd80      	pop	{r7, pc}

0800e9a6 <PCD_EP_ISR_Handler>:
  * @brief  This function handles PCD Endpoint interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
 800e9a6:	b580      	push	{r7, lr}
 800e9a8:	b096      	sub	sp, #88	@ 0x58
 800e9aa:	af00      	add	r7, sp, #0
 800e9ac:	6078      	str	r0, [r7, #4]
#if (USE_USB_DOUBLE_BUFFER != 1U)
  count = 0U;
#endif /* USE_USB_DOUBLE_BUFFER */

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 800e9ae:	e3bb      	b.n	800f128 <PCD_EP_ISR_Handler+0x782>
  {
    wIstr = hpcd->Instance->ISTR;
 800e9b0:	687b      	ldr	r3, [r7, #4]
 800e9b2:	681b      	ldr	r3, [r3, #0]
 800e9b4:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800e9b8:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e

    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 800e9bc:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 800e9c0:	b2db      	uxtb	r3, r3
 800e9c2:	f003 030f 	and.w	r3, r3, #15
 800e9c6:	f887 304d 	strb.w	r3, [r7, #77]	@ 0x4d

    if (epindex == 0U)
 800e9ca:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 800e9ce:	2b00      	cmp	r3, #0
 800e9d0:	f040 8175 	bne.w	800ecbe <PCD_EP_ISR_Handler+0x318>
    {
      /* Decode and service control endpoint interrupt */

      /* DIR bit = origin of the interrupt */
      if ((wIstr & USB_ISTR_DIR) == 0U)
 800e9d4:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 800e9d8:	f003 0310 	and.w	r3, r3, #16
 800e9dc:	2b00      	cmp	r3, #0
 800e9de:	d14e      	bne.n	800ea7e <PCD_EP_ISR_Handler+0xd8>
      {
        /* DIR = 0 */

        /* DIR = 0 => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 800e9e0:	687b      	ldr	r3, [r7, #4]
 800e9e2:	681b      	ldr	r3, [r3, #0]
 800e9e4:	881b      	ldrh	r3, [r3, #0]
 800e9e6:	b29b      	uxth	r3, r3
 800e9e8:	f423 43e1 	bic.w	r3, r3, #28800	@ 0x7080
 800e9ec:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e9f0:	81fb      	strh	r3, [r7, #14]
 800e9f2:	687b      	ldr	r3, [r7, #4]
 800e9f4:	681a      	ldr	r2, [r3, #0]
 800e9f6:	89fb      	ldrh	r3, [r7, #14]
 800e9f8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800e9fc:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800ea00:	b29b      	uxth	r3, r3
 800ea02:	8013      	strh	r3, [r2, #0]
        ep = &hpcd->IN_ep[0];
 800ea04:	687b      	ldr	r3, [r7, #4]
 800ea06:	3310      	adds	r3, #16
 800ea08:	657b      	str	r3, [r7, #84]	@ 0x54

        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 800ea0a:	687b      	ldr	r3, [r7, #4]
 800ea0c:	681b      	ldr	r3, [r3, #0]
 800ea0e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800ea12:	b29b      	uxth	r3, r3
 800ea14:	461a      	mov	r2, r3
 800ea16:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800ea18:	781b      	ldrb	r3, [r3, #0]
 800ea1a:	00db      	lsls	r3, r3, #3
 800ea1c:	4413      	add	r3, r2
 800ea1e:	3302      	adds	r3, #2
 800ea20:	005b      	lsls	r3, r3, #1
 800ea22:	687a      	ldr	r2, [r7, #4]
 800ea24:	6812      	ldr	r2, [r2, #0]
 800ea26:	4413      	add	r3, r2
 800ea28:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800ea2c:	881b      	ldrh	r3, [r3, #0]
 800ea2e:	f3c3 0209 	ubfx	r2, r3, #0, #10
 800ea32:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800ea34:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 800ea36:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800ea38:	695a      	ldr	r2, [r3, #20]
 800ea3a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800ea3c:	69db      	ldr	r3, [r3, #28]
 800ea3e:	441a      	add	r2, r3
 800ea40:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800ea42:	615a      	str	r2, [r3, #20]

        /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataInStageCallback(hpcd, 0U);
#else
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 800ea44:	2100      	movs	r1, #0
 800ea46:	6878      	ldr	r0, [r7, #4]
 800ea48:	f006 f89b 	bl	8014b82 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 800ea4c:	687b      	ldr	r3, [r7, #4]
 800ea4e:	7b5b      	ldrb	r3, [r3, #13]
 800ea50:	b2db      	uxtb	r3, r3
 800ea52:	2b00      	cmp	r3, #0
 800ea54:	f000 8368 	beq.w	800f128 <PCD_EP_ISR_Handler+0x782>
 800ea58:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800ea5a:	699b      	ldr	r3, [r3, #24]
 800ea5c:	2b00      	cmp	r3, #0
 800ea5e:	f040 8363 	bne.w	800f128 <PCD_EP_ISR_Handler+0x782>
        {
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 800ea62:	687b      	ldr	r3, [r7, #4]
 800ea64:	7b5b      	ldrb	r3, [r3, #13]
 800ea66:	b2db      	uxtb	r3, r3
 800ea68:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800ea6c:	b2da      	uxtb	r2, r3
 800ea6e:	687b      	ldr	r3, [r7, #4]
 800ea70:	681b      	ldr	r3, [r3, #0]
 800ea72:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
          hpcd->USB_Address = 0U;
 800ea76:	687b      	ldr	r3, [r7, #4]
 800ea78:	2200      	movs	r2, #0
 800ea7a:	735a      	strb	r2, [r3, #13]
 800ea7c:	e354      	b.n	800f128 <PCD_EP_ISR_Handler+0x782>
      {
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
 800ea7e:	687b      	ldr	r3, [r7, #4]
 800ea80:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800ea84:	657b      	str	r3, [r7, #84]	@ 0x54
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 800ea86:	687b      	ldr	r3, [r7, #4]
 800ea88:	681b      	ldr	r3, [r3, #0]
 800ea8a:	881b      	ldrh	r3, [r3, #0]
 800ea8c:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a

        if ((wEPVal & USB_EP_SETUP) != 0U)
 800ea90:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 800ea94:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800ea98:	2b00      	cmp	r3, #0
 800ea9a:	d034      	beq.n	800eb06 <PCD_EP_ISR_Handler+0x160>
        {
          /* Get SETUP Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 800ea9c:	687b      	ldr	r3, [r7, #4]
 800ea9e:	681b      	ldr	r3, [r3, #0]
 800eaa0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800eaa4:	b29b      	uxth	r3, r3
 800eaa6:	461a      	mov	r2, r3
 800eaa8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800eaaa:	781b      	ldrb	r3, [r3, #0]
 800eaac:	00db      	lsls	r3, r3, #3
 800eaae:	4413      	add	r3, r2
 800eab0:	3306      	adds	r3, #6
 800eab2:	005b      	lsls	r3, r3, #1
 800eab4:	687a      	ldr	r2, [r7, #4]
 800eab6:	6812      	ldr	r2, [r2, #0]
 800eab8:	4413      	add	r3, r2
 800eaba:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800eabe:	881b      	ldrh	r3, [r3, #0]
 800eac0:	f3c3 0209 	ubfx	r2, r3, #0, #10
 800eac4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800eac6:	61da      	str	r2, [r3, #28]

          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 800eac8:	687b      	ldr	r3, [r7, #4]
 800eaca:	6818      	ldr	r0, [r3, #0]
 800eacc:	687b      	ldr	r3, [r7, #4]
 800eace:	f503 7126 	add.w	r1, r3, #664	@ 0x298
 800ead2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800ead4:	88da      	ldrh	r2, [r3, #6]
                      ep->pmaadress, (uint16_t)ep->xfer_count);
 800ead6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800ead8:	69db      	ldr	r3, [r3, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 800eada:	b29b      	uxth	r3, r3
 800eadc:	f004 fc49 	bl	8013372 <USB_ReadPMA>

          /* SETUP bit kept frozen while CTR_RX = 1 */
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 800eae0:	687b      	ldr	r3, [r7, #4]
 800eae2:	681b      	ldr	r3, [r3, #0]
 800eae4:	881b      	ldrh	r3, [r3, #0]
 800eae6:	b29a      	uxth	r2, r3
 800eae8:	f640 738f 	movw	r3, #3983	@ 0xf8f
 800eaec:	4013      	ands	r3, r2
 800eaee:	823b      	strh	r3, [r7, #16]
 800eaf0:	687b      	ldr	r3, [r7, #4]
 800eaf2:	681b      	ldr	r3, [r3, #0]
 800eaf4:	8a3a      	ldrh	r2, [r7, #16]
 800eaf6:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800eafa:	b292      	uxth	r2, r2
 800eafc:	801a      	strh	r2, [r3, #0]

          /* Process SETUP Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->SetupStageCallback(hpcd);
#else
          HAL_PCD_SetupStageCallback(hpcd);
 800eafe:	6878      	ldr	r0, [r7, #4]
 800eb00:	f006 f812 	bl	8014b28 <HAL_PCD_SetupStageCallback>
 800eb04:	e310      	b.n	800f128 <PCD_EP_ISR_Handler+0x782>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 800eb06:	f9b7 304a 	ldrsh.w	r3, [r7, #74]	@ 0x4a
 800eb0a:	2b00      	cmp	r3, #0
 800eb0c:	f280 830c 	bge.w	800f128 <PCD_EP_ISR_Handler+0x782>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 800eb10:	687b      	ldr	r3, [r7, #4]
 800eb12:	681b      	ldr	r3, [r3, #0]
 800eb14:	881b      	ldrh	r3, [r3, #0]
 800eb16:	b29a      	uxth	r2, r3
 800eb18:	f640 738f 	movw	r3, #3983	@ 0xf8f
 800eb1c:	4013      	ands	r3, r2
 800eb1e:	83fb      	strh	r3, [r7, #30]
 800eb20:	687b      	ldr	r3, [r7, #4]
 800eb22:	681b      	ldr	r3, [r3, #0]
 800eb24:	8bfa      	ldrh	r2, [r7, #30]
 800eb26:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800eb2a:	b292      	uxth	r2, r2
 800eb2c:	801a      	strh	r2, [r3, #0]

          /* Get Control Data OUT Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 800eb2e:	687b      	ldr	r3, [r7, #4]
 800eb30:	681b      	ldr	r3, [r3, #0]
 800eb32:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800eb36:	b29b      	uxth	r3, r3
 800eb38:	461a      	mov	r2, r3
 800eb3a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800eb3c:	781b      	ldrb	r3, [r3, #0]
 800eb3e:	00db      	lsls	r3, r3, #3
 800eb40:	4413      	add	r3, r2
 800eb42:	3306      	adds	r3, #6
 800eb44:	005b      	lsls	r3, r3, #1
 800eb46:	687a      	ldr	r2, [r7, #4]
 800eb48:	6812      	ldr	r2, [r2, #0]
 800eb4a:	4413      	add	r3, r2
 800eb4c:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800eb50:	881b      	ldrh	r3, [r3, #0]
 800eb52:	f3c3 0209 	ubfx	r2, r3, #0, #10
 800eb56:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800eb58:	61da      	str	r2, [r3, #28]

          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 800eb5a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800eb5c:	69db      	ldr	r3, [r3, #28]
 800eb5e:	2b00      	cmp	r3, #0
 800eb60:	d019      	beq.n	800eb96 <PCD_EP_ISR_Handler+0x1f0>
 800eb62:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800eb64:	695b      	ldr	r3, [r3, #20]
 800eb66:	2b00      	cmp	r3, #0
 800eb68:	d015      	beq.n	800eb96 <PCD_EP_ISR_Handler+0x1f0>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 800eb6a:	687b      	ldr	r3, [r7, #4]
 800eb6c:	6818      	ldr	r0, [r3, #0]
 800eb6e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800eb70:	6959      	ldr	r1, [r3, #20]
 800eb72:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800eb74:	88da      	ldrh	r2, [r3, #6]
                        ep->pmaadress, (uint16_t)ep->xfer_count);
 800eb76:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800eb78:	69db      	ldr	r3, [r3, #28]
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 800eb7a:	b29b      	uxth	r3, r3
 800eb7c:	f004 fbf9 	bl	8013372 <USB_ReadPMA>

            ep->xfer_buff += ep->xfer_count;
 800eb80:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800eb82:	695a      	ldr	r2, [r3, #20]
 800eb84:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800eb86:	69db      	ldr	r3, [r3, #28]
 800eb88:	441a      	add	r2, r3
 800eb8a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800eb8c:	615a      	str	r2, [r3, #20]

            /* Process Control Data OUT Packet */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataOutStageCallback(hpcd, 0U);
#else
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 800eb8e:	2100      	movs	r1, #0
 800eb90:	6878      	ldr	r0, [r7, #4]
 800eb92:	f005 ffdb 	bl	8014b4c <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }

          wEPVal = (uint16_t)PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 800eb96:	687b      	ldr	r3, [r7, #4]
 800eb98:	681b      	ldr	r3, [r3, #0]
 800eb9a:	881b      	ldrh	r3, [r3, #0]
 800eb9c:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a

          if (((wEPVal & USB_EP_SETUP) == 0U) && ((wEPVal & USB_EP_RX_STRX) != USB_EP_RX_VALID))
 800eba0:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 800eba4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800eba8:	2b00      	cmp	r3, #0
 800ebaa:	f040 82bd 	bne.w	800f128 <PCD_EP_ISR_Handler+0x782>
 800ebae:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 800ebb2:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 800ebb6:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800ebba:	f000 82b5 	beq.w	800f128 <PCD_EP_ISR_Handler+0x782>
          {
            PCD_SET_EP_RX_CNT(hpcd->Instance, PCD_ENDP0, ep->maxpacket);
 800ebbe:	687b      	ldr	r3, [r7, #4]
 800ebc0:	681b      	ldr	r3, [r3, #0]
 800ebc2:	61bb      	str	r3, [r7, #24]
 800ebc4:	687b      	ldr	r3, [r7, #4]
 800ebc6:	681b      	ldr	r3, [r3, #0]
 800ebc8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800ebcc:	b29b      	uxth	r3, r3
 800ebce:	461a      	mov	r2, r3
 800ebd0:	69bb      	ldr	r3, [r7, #24]
 800ebd2:	4413      	add	r3, r2
 800ebd4:	61bb      	str	r3, [r7, #24]
 800ebd6:	69bb      	ldr	r3, [r7, #24]
 800ebd8:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 800ebdc:	617b      	str	r3, [r7, #20]
 800ebde:	697b      	ldr	r3, [r7, #20]
 800ebe0:	881b      	ldrh	r3, [r3, #0]
 800ebe2:	b29b      	uxth	r3, r3
 800ebe4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800ebe8:	b29a      	uxth	r2, r3
 800ebea:	697b      	ldr	r3, [r7, #20]
 800ebec:	801a      	strh	r2, [r3, #0]
 800ebee:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800ebf0:	691b      	ldr	r3, [r3, #16]
 800ebf2:	2b3e      	cmp	r3, #62	@ 0x3e
 800ebf4:	d91d      	bls.n	800ec32 <PCD_EP_ISR_Handler+0x28c>
 800ebf6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800ebf8:	691b      	ldr	r3, [r3, #16]
 800ebfa:	095b      	lsrs	r3, r3, #5
 800ebfc:	647b      	str	r3, [r7, #68]	@ 0x44
 800ebfe:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800ec00:	691b      	ldr	r3, [r3, #16]
 800ec02:	f003 031f 	and.w	r3, r3, #31
 800ec06:	2b00      	cmp	r3, #0
 800ec08:	d102      	bne.n	800ec10 <PCD_EP_ISR_Handler+0x26a>
 800ec0a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ec0c:	3b01      	subs	r3, #1
 800ec0e:	647b      	str	r3, [r7, #68]	@ 0x44
 800ec10:	697b      	ldr	r3, [r7, #20]
 800ec12:	881b      	ldrh	r3, [r3, #0]
 800ec14:	b29a      	uxth	r2, r3
 800ec16:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ec18:	b29b      	uxth	r3, r3
 800ec1a:	029b      	lsls	r3, r3, #10
 800ec1c:	b29b      	uxth	r3, r3
 800ec1e:	4313      	orrs	r3, r2
 800ec20:	b29b      	uxth	r3, r3
 800ec22:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800ec26:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800ec2a:	b29a      	uxth	r2, r3
 800ec2c:	697b      	ldr	r3, [r7, #20]
 800ec2e:	801a      	strh	r2, [r3, #0]
 800ec30:	e026      	b.n	800ec80 <PCD_EP_ISR_Handler+0x2da>
 800ec32:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800ec34:	691b      	ldr	r3, [r3, #16]
 800ec36:	2b00      	cmp	r3, #0
 800ec38:	d10a      	bne.n	800ec50 <PCD_EP_ISR_Handler+0x2aa>
 800ec3a:	697b      	ldr	r3, [r7, #20]
 800ec3c:	881b      	ldrh	r3, [r3, #0]
 800ec3e:	b29b      	uxth	r3, r3
 800ec40:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800ec44:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800ec48:	b29a      	uxth	r2, r3
 800ec4a:	697b      	ldr	r3, [r7, #20]
 800ec4c:	801a      	strh	r2, [r3, #0]
 800ec4e:	e017      	b.n	800ec80 <PCD_EP_ISR_Handler+0x2da>
 800ec50:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800ec52:	691b      	ldr	r3, [r3, #16]
 800ec54:	085b      	lsrs	r3, r3, #1
 800ec56:	647b      	str	r3, [r7, #68]	@ 0x44
 800ec58:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800ec5a:	691b      	ldr	r3, [r3, #16]
 800ec5c:	f003 0301 	and.w	r3, r3, #1
 800ec60:	2b00      	cmp	r3, #0
 800ec62:	d002      	beq.n	800ec6a <PCD_EP_ISR_Handler+0x2c4>
 800ec64:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ec66:	3301      	adds	r3, #1
 800ec68:	647b      	str	r3, [r7, #68]	@ 0x44
 800ec6a:	697b      	ldr	r3, [r7, #20]
 800ec6c:	881b      	ldrh	r3, [r3, #0]
 800ec6e:	b29a      	uxth	r2, r3
 800ec70:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ec72:	b29b      	uxth	r3, r3
 800ec74:	029b      	lsls	r3, r3, #10
 800ec76:	b29b      	uxth	r3, r3
 800ec78:	4313      	orrs	r3, r2
 800ec7a:	b29a      	uxth	r2, r3
 800ec7c:	697b      	ldr	r3, [r7, #20]
 800ec7e:	801a      	strh	r2, [r3, #0]
            PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 800ec80:	687b      	ldr	r3, [r7, #4]
 800ec82:	681b      	ldr	r3, [r3, #0]
 800ec84:	881b      	ldrh	r3, [r3, #0]
 800ec86:	b29b      	uxth	r3, r3
 800ec88:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800ec8c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ec90:	827b      	strh	r3, [r7, #18]
 800ec92:	8a7b      	ldrh	r3, [r7, #18]
 800ec94:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800ec98:	827b      	strh	r3, [r7, #18]
 800ec9a:	8a7b      	ldrh	r3, [r7, #18]
 800ec9c:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800eca0:	827b      	strh	r3, [r7, #18]
 800eca2:	687b      	ldr	r3, [r7, #4]
 800eca4:	681a      	ldr	r2, [r3, #0]
 800eca6:	8a7b      	ldrh	r3, [r7, #18]
 800eca8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800ecac:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800ecb0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800ecb4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ecb8:	b29b      	uxth	r3, r3
 800ecba:	8013      	strh	r3, [r2, #0]
 800ecbc:	e234      	b.n	800f128 <PCD_EP_ISR_Handler+0x782>
    }
    else
    {
      /* Decode and service non control endpoints interrupt */
      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 800ecbe:	687b      	ldr	r3, [r7, #4]
 800ecc0:	681b      	ldr	r3, [r3, #0]
 800ecc2:	461a      	mov	r2, r3
 800ecc4:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 800ecc8:	009b      	lsls	r3, r3, #2
 800ecca:	4413      	add	r3, r2
 800eccc:	881b      	ldrh	r3, [r3, #0]
 800ecce:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a

      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 800ecd2:	f9b7 304a 	ldrsh.w	r3, [r7, #74]	@ 0x4a
 800ecd6:	2b00      	cmp	r3, #0
 800ecd8:	f280 80fc 	bge.w	800eed4 <PCD_EP_ISR_Handler+0x52e>
      {
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 800ecdc:	687b      	ldr	r3, [r7, #4]
 800ecde:	681b      	ldr	r3, [r3, #0]
 800ece0:	461a      	mov	r2, r3
 800ece2:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 800ece6:	009b      	lsls	r3, r3, #2
 800ece8:	4413      	add	r3, r2
 800ecea:	881b      	ldrh	r3, [r3, #0]
 800ecec:	b29a      	uxth	r2, r3
 800ecee:	f640 738f 	movw	r3, #3983	@ 0xf8f
 800ecf2:	4013      	ands	r3, r2
 800ecf4:	f8a7 3048 	strh.w	r3, [r7, #72]	@ 0x48
 800ecf8:	687b      	ldr	r3, [r7, #4]
 800ecfa:	681b      	ldr	r3, [r3, #0]
 800ecfc:	461a      	mov	r2, r3
 800ecfe:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 800ed02:	009b      	lsls	r3, r3, #2
 800ed04:	4413      	add	r3, r2
 800ed06:	f8b7 2048 	ldrh.w	r2, [r7, #72]	@ 0x48
 800ed0a:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800ed0e:	b292      	uxth	r2, r2
 800ed10:	801a      	strh	r2, [r3, #0]
        ep = &hpcd->OUT_ep[epindex];
 800ed12:	f897 204d 	ldrb.w	r2, [r7, #77]	@ 0x4d
 800ed16:	4613      	mov	r3, r2
 800ed18:	009b      	lsls	r3, r3, #2
 800ed1a:	4413      	add	r3, r2
 800ed1c:	00db      	lsls	r3, r3, #3
 800ed1e:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800ed22:	687a      	ldr	r2, [r7, #4]
 800ed24:	4413      	add	r3, r2
 800ed26:	657b      	str	r3, [r7, #84]	@ 0x54

        /* OUT Single Buffering */
        if (ep->doublebuffer == 0U)
 800ed28:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800ed2a:	7b1b      	ldrb	r3, [r3, #12]
 800ed2c:	2b00      	cmp	r3, #0
 800ed2e:	d125      	bne.n	800ed7c <PCD_EP_ISR_Handler+0x3d6>
        {
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 800ed30:	687b      	ldr	r3, [r7, #4]
 800ed32:	681b      	ldr	r3, [r3, #0]
 800ed34:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800ed38:	b29b      	uxth	r3, r3
 800ed3a:	461a      	mov	r2, r3
 800ed3c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800ed3e:	781b      	ldrb	r3, [r3, #0]
 800ed40:	00db      	lsls	r3, r3, #3
 800ed42:	4413      	add	r3, r2
 800ed44:	3306      	adds	r3, #6
 800ed46:	005b      	lsls	r3, r3, #1
 800ed48:	687a      	ldr	r2, [r7, #4]
 800ed4a:	6812      	ldr	r2, [r2, #0]
 800ed4c:	4413      	add	r3, r2
 800ed4e:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800ed52:	881b      	ldrh	r3, [r3, #0]
 800ed54:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800ed58:	f8a7 3050 	strh.w	r3, [r7, #80]	@ 0x50

          if (count != 0U)
 800ed5c:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 800ed60:	2b00      	cmp	r3, #0
 800ed62:	f000 8092 	beq.w	800ee8a <PCD_EP_ISR_Handler+0x4e4>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 800ed66:	687b      	ldr	r3, [r7, #4]
 800ed68:	6818      	ldr	r0, [r3, #0]
 800ed6a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800ed6c:	6959      	ldr	r1, [r3, #20]
 800ed6e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800ed70:	88da      	ldrh	r2, [r3, #6]
 800ed72:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 800ed76:	f004 fafc 	bl	8013372 <USB_ReadPMA>
 800ed7a:	e086      	b.n	800ee8a <PCD_EP_ISR_Handler+0x4e4>
        }
#if (USE_USB_DOUBLE_BUFFER == 1U)
        else
        {
          /* manage double buffer bulk out */
          if (ep->type == EP_TYPE_BULK)
 800ed7c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800ed7e:	78db      	ldrb	r3, [r3, #3]
 800ed80:	2b02      	cmp	r3, #2
 800ed82:	d10a      	bne.n	800ed9a <PCD_EP_ISR_Handler+0x3f4>
          {
            count = HAL_PCD_EP_DB_Receive(hpcd, ep, wEPVal);
 800ed84:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 800ed88:	461a      	mov	r2, r3
 800ed8a:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800ed8c:	6878      	ldr	r0, [r7, #4]
 800ed8e:	f000 f9d9 	bl	800f144 <HAL_PCD_EP_DB_Receive>
 800ed92:	4603      	mov	r3, r0
 800ed94:	f8a7 3050 	strh.w	r3, [r7, #80]	@ 0x50
 800ed98:	e077      	b.n	800ee8a <PCD_EP_ISR_Handler+0x4e4>
          }
          else /* manage double buffer iso out */
          {
            /* free EP OUT Buffer */
            PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 800ed9a:	687b      	ldr	r3, [r7, #4]
 800ed9c:	681b      	ldr	r3, [r3, #0]
 800ed9e:	461a      	mov	r2, r3
 800eda0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800eda2:	781b      	ldrb	r3, [r3, #0]
 800eda4:	009b      	lsls	r3, r3, #2
 800eda6:	4413      	add	r3, r2
 800eda8:	881b      	ldrh	r3, [r3, #0]
 800edaa:	b29b      	uxth	r3, r3
 800edac:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800edb0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800edb4:	f8a7 3052 	strh.w	r3, [r7, #82]	@ 0x52
 800edb8:	687b      	ldr	r3, [r7, #4]
 800edba:	681b      	ldr	r3, [r3, #0]
 800edbc:	461a      	mov	r2, r3
 800edbe:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800edc0:	781b      	ldrb	r3, [r3, #0]
 800edc2:	009b      	lsls	r3, r3, #2
 800edc4:	441a      	add	r2, r3
 800edc6:	f8b7 3052 	ldrh.w	r3, [r7, #82]	@ 0x52
 800edca:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800edce:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800edd2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800edd6:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800edda:	b29b      	uxth	r3, r3
 800eddc:	8013      	strh	r3, [r2, #0]

            if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 800edde:	687b      	ldr	r3, [r7, #4]
 800ede0:	681b      	ldr	r3, [r3, #0]
 800ede2:	461a      	mov	r2, r3
 800ede4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800ede6:	781b      	ldrb	r3, [r3, #0]
 800ede8:	009b      	lsls	r3, r3, #2
 800edea:	4413      	add	r3, r2
 800edec:	881b      	ldrh	r3, [r3, #0]
 800edee:	b29b      	uxth	r3, r3
 800edf0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800edf4:	2b00      	cmp	r3, #0
 800edf6:	d024      	beq.n	800ee42 <PCD_EP_ISR_Handler+0x49c>
            {
              /* read from endpoint BUF0Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 800edf8:	687b      	ldr	r3, [r7, #4]
 800edfa:	681b      	ldr	r3, [r3, #0]
 800edfc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800ee00:	b29b      	uxth	r3, r3
 800ee02:	461a      	mov	r2, r3
 800ee04:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800ee06:	781b      	ldrb	r3, [r3, #0]
 800ee08:	00db      	lsls	r3, r3, #3
 800ee0a:	4413      	add	r3, r2
 800ee0c:	3302      	adds	r3, #2
 800ee0e:	005b      	lsls	r3, r3, #1
 800ee10:	687a      	ldr	r2, [r7, #4]
 800ee12:	6812      	ldr	r2, [r2, #0]
 800ee14:	4413      	add	r3, r2
 800ee16:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800ee1a:	881b      	ldrh	r3, [r3, #0]
 800ee1c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800ee20:	f8a7 3050 	strh.w	r3, [r7, #80]	@ 0x50

              if (count != 0U)
 800ee24:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 800ee28:	2b00      	cmp	r3, #0
 800ee2a:	d02e      	beq.n	800ee8a <PCD_EP_ISR_Handler+0x4e4>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 800ee2c:	687b      	ldr	r3, [r7, #4]
 800ee2e:	6818      	ldr	r0, [r3, #0]
 800ee30:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800ee32:	6959      	ldr	r1, [r3, #20]
 800ee34:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800ee36:	891a      	ldrh	r2, [r3, #8]
 800ee38:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 800ee3c:	f004 fa99 	bl	8013372 <USB_ReadPMA>
 800ee40:	e023      	b.n	800ee8a <PCD_EP_ISR_Handler+0x4e4>
              }
            }
            else
            {
              /* read from endpoint BUF1Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 800ee42:	687b      	ldr	r3, [r7, #4]
 800ee44:	681b      	ldr	r3, [r3, #0]
 800ee46:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800ee4a:	b29b      	uxth	r3, r3
 800ee4c:	461a      	mov	r2, r3
 800ee4e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800ee50:	781b      	ldrb	r3, [r3, #0]
 800ee52:	00db      	lsls	r3, r3, #3
 800ee54:	4413      	add	r3, r2
 800ee56:	3306      	adds	r3, #6
 800ee58:	005b      	lsls	r3, r3, #1
 800ee5a:	687a      	ldr	r2, [r7, #4]
 800ee5c:	6812      	ldr	r2, [r2, #0]
 800ee5e:	4413      	add	r3, r2
 800ee60:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800ee64:	881b      	ldrh	r3, [r3, #0]
 800ee66:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800ee6a:	f8a7 3050 	strh.w	r3, [r7, #80]	@ 0x50

              if (count != 0U)
 800ee6e:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 800ee72:	2b00      	cmp	r3, #0
 800ee74:	d009      	beq.n	800ee8a <PCD_EP_ISR_Handler+0x4e4>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 800ee76:	687b      	ldr	r3, [r7, #4]
 800ee78:	6818      	ldr	r0, [r3, #0]
 800ee7a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800ee7c:	6959      	ldr	r1, [r3, #20]
 800ee7e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800ee80:	895a      	ldrh	r2, [r3, #10]
 800ee82:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 800ee86:	f004 fa74 	bl	8013372 <USB_ReadPMA>
          }
        }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

        /* multi-packet on the NON control OUT endpoint */
        ep->xfer_count += count;
 800ee8a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800ee8c:	69da      	ldr	r2, [r3, #28]
 800ee8e:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 800ee92:	441a      	add	r2, r3
 800ee94:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800ee96:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += count;
 800ee98:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800ee9a:	695a      	ldr	r2, [r3, #20]
 800ee9c:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 800eea0:	441a      	add	r2, r3
 800eea2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800eea4:	615a      	str	r2, [r3, #20]

        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 800eea6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800eea8:	699b      	ldr	r3, [r3, #24]
 800eeaa:	2b00      	cmp	r3, #0
 800eeac:	d005      	beq.n	800eeba <PCD_EP_ISR_Handler+0x514>
 800eeae:	f8b7 2050 	ldrh.w	r2, [r7, #80]	@ 0x50
 800eeb2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800eeb4:	691b      	ldr	r3, [r3, #16]
 800eeb6:	429a      	cmp	r2, r3
 800eeb8:	d206      	bcs.n	800eec8 <PCD_EP_ISR_Handler+0x522>
        {
          /* RX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataOutStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 800eeba:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800eebc:	781b      	ldrb	r3, [r3, #0]
 800eebe:	4619      	mov	r1, r3
 800eec0:	6878      	ldr	r0, [r7, #4]
 800eec2:	f005 fe43 	bl	8014b4c <HAL_PCD_DataOutStageCallback>
 800eec6:	e005      	b.n	800eed4 <PCD_EP_ISR_Handler+0x52e>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void)USB_EPStartXfer(hpcd->Instance, ep);
 800eec8:	687b      	ldr	r3, [r7, #4]
 800eeca:	681b      	ldr	r3, [r3, #0]
 800eecc:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800eece:	4618      	mov	r0, r3
 800eed0:	f002 fd1a 	bl	8011908 <USB_EPStartXfer>
        }
      }

      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 800eed4:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 800eed8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800eedc:	2b00      	cmp	r3, #0
 800eede:	f000 8123 	beq.w	800f128 <PCD_EP_ISR_Handler+0x782>
      {
        ep = &hpcd->IN_ep[epindex];
 800eee2:	f897 204d 	ldrb.w	r2, [r7, #77]	@ 0x4d
 800eee6:	4613      	mov	r3, r2
 800eee8:	009b      	lsls	r3, r3, #2
 800eeea:	4413      	add	r3, r2
 800eeec:	00db      	lsls	r3, r3, #3
 800eeee:	3310      	adds	r3, #16
 800eef0:	687a      	ldr	r2, [r7, #4]
 800eef2:	4413      	add	r3, r2
 800eef4:	657b      	str	r3, [r7, #84]	@ 0x54

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 800eef6:	687b      	ldr	r3, [r7, #4]
 800eef8:	681b      	ldr	r3, [r3, #0]
 800eefa:	461a      	mov	r2, r3
 800eefc:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 800ef00:	009b      	lsls	r3, r3, #2
 800ef02:	4413      	add	r3, r2
 800ef04:	881b      	ldrh	r3, [r3, #0]
 800ef06:	b29b      	uxth	r3, r3
 800ef08:	f423 43e1 	bic.w	r3, r3, #28800	@ 0x7080
 800ef0c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ef10:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
 800ef14:	687b      	ldr	r3, [r7, #4]
 800ef16:	681b      	ldr	r3, [r3, #0]
 800ef18:	461a      	mov	r2, r3
 800ef1a:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 800ef1e:	009b      	lsls	r3, r3, #2
 800ef20:	441a      	add	r2, r3
 800ef22:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 800ef26:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800ef2a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800ef2e:	b29b      	uxth	r3, r3
 800ef30:	8013      	strh	r3, [r2, #0]

        if (ep->type == EP_TYPE_ISOC)
 800ef32:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800ef34:	78db      	ldrb	r3, [r3, #3]
 800ef36:	2b01      	cmp	r3, #1
 800ef38:	f040 80a2 	bne.w	800f080 <PCD_EP_ISR_Handler+0x6da>
        {
          ep->xfer_len = 0U;
 800ef3c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800ef3e:	2200      	movs	r2, #0
 800ef40:	619a      	str	r2, [r3, #24]

#if (USE_USB_DOUBLE_BUFFER == 1U)
          if (ep->doublebuffer != 0U)
 800ef42:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800ef44:	7b1b      	ldrb	r3, [r3, #12]
 800ef46:	2b00      	cmp	r3, #0
 800ef48:	f000 8093 	beq.w	800f072 <PCD_EP_ISR_Handler+0x6cc>
          {
            if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 800ef4c:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 800ef50:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ef54:	2b00      	cmp	r3, #0
 800ef56:	d046      	beq.n	800efe6 <PCD_EP_ISR_Handler+0x640>
            {
              PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800ef58:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800ef5a:	785b      	ldrb	r3, [r3, #1]
 800ef5c:	2b00      	cmp	r3, #0
 800ef5e:	d126      	bne.n	800efae <PCD_EP_ISR_Handler+0x608>
 800ef60:	687b      	ldr	r3, [r7, #4]
 800ef62:	681b      	ldr	r3, [r3, #0]
 800ef64:	627b      	str	r3, [r7, #36]	@ 0x24
 800ef66:	687b      	ldr	r3, [r7, #4]
 800ef68:	681b      	ldr	r3, [r3, #0]
 800ef6a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800ef6e:	b29b      	uxth	r3, r3
 800ef70:	461a      	mov	r2, r3
 800ef72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ef74:	4413      	add	r3, r2
 800ef76:	627b      	str	r3, [r7, #36]	@ 0x24
 800ef78:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800ef7a:	781b      	ldrb	r3, [r3, #0]
 800ef7c:	011a      	lsls	r2, r3, #4
 800ef7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ef80:	4413      	add	r3, r2
 800ef82:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 800ef86:	623b      	str	r3, [r7, #32]
 800ef88:	6a3b      	ldr	r3, [r7, #32]
 800ef8a:	881b      	ldrh	r3, [r3, #0]
 800ef8c:	b29b      	uxth	r3, r3
 800ef8e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800ef92:	b29a      	uxth	r2, r3
 800ef94:	6a3b      	ldr	r3, [r7, #32]
 800ef96:	801a      	strh	r2, [r3, #0]
 800ef98:	6a3b      	ldr	r3, [r7, #32]
 800ef9a:	881b      	ldrh	r3, [r3, #0]
 800ef9c:	b29b      	uxth	r3, r3
 800ef9e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800efa2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800efa6:	b29a      	uxth	r2, r3
 800efa8:	6a3b      	ldr	r3, [r7, #32]
 800efaa:	801a      	strh	r2, [r3, #0]
 800efac:	e061      	b.n	800f072 <PCD_EP_ISR_Handler+0x6cc>
 800efae:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800efb0:	785b      	ldrb	r3, [r3, #1]
 800efb2:	2b01      	cmp	r3, #1
 800efb4:	d15d      	bne.n	800f072 <PCD_EP_ISR_Handler+0x6cc>
 800efb6:	687b      	ldr	r3, [r7, #4]
 800efb8:	681b      	ldr	r3, [r3, #0]
 800efba:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800efbc:	687b      	ldr	r3, [r7, #4]
 800efbe:	681b      	ldr	r3, [r3, #0]
 800efc0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800efc4:	b29b      	uxth	r3, r3
 800efc6:	461a      	mov	r2, r3
 800efc8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800efca:	4413      	add	r3, r2
 800efcc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800efce:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800efd0:	781b      	ldrb	r3, [r3, #0]
 800efd2:	011a      	lsls	r2, r3, #4
 800efd4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800efd6:	4413      	add	r3, r2
 800efd8:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 800efdc:	62bb      	str	r3, [r7, #40]	@ 0x28
 800efde:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800efe0:	2200      	movs	r2, #0
 800efe2:	801a      	strh	r2, [r3, #0]
 800efe4:	e045      	b.n	800f072 <PCD_EP_ISR_Handler+0x6cc>
            }
            else
            {
              PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800efe6:	687b      	ldr	r3, [r7, #4]
 800efe8:	681b      	ldr	r3, [r3, #0]
 800efea:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800efec:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800efee:	785b      	ldrb	r3, [r3, #1]
 800eff0:	2b00      	cmp	r3, #0
 800eff2:	d126      	bne.n	800f042 <PCD_EP_ISR_Handler+0x69c>
 800eff4:	687b      	ldr	r3, [r7, #4]
 800eff6:	681b      	ldr	r3, [r3, #0]
 800eff8:	637b      	str	r3, [r7, #52]	@ 0x34
 800effa:	687b      	ldr	r3, [r7, #4]
 800effc:	681b      	ldr	r3, [r3, #0]
 800effe:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800f002:	b29b      	uxth	r3, r3
 800f004:	461a      	mov	r2, r3
 800f006:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f008:	4413      	add	r3, r2
 800f00a:	637b      	str	r3, [r7, #52]	@ 0x34
 800f00c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800f00e:	781b      	ldrb	r3, [r3, #0]
 800f010:	011a      	lsls	r2, r3, #4
 800f012:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f014:	4413      	add	r3, r2
 800f016:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 800f01a:	633b      	str	r3, [r7, #48]	@ 0x30
 800f01c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f01e:	881b      	ldrh	r3, [r3, #0]
 800f020:	b29b      	uxth	r3, r3
 800f022:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800f026:	b29a      	uxth	r2, r3
 800f028:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f02a:	801a      	strh	r2, [r3, #0]
 800f02c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f02e:	881b      	ldrh	r3, [r3, #0]
 800f030:	b29b      	uxth	r3, r3
 800f032:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800f036:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800f03a:	b29a      	uxth	r2, r3
 800f03c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f03e:	801a      	strh	r2, [r3, #0]
 800f040:	e017      	b.n	800f072 <PCD_EP_ISR_Handler+0x6cc>
 800f042:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800f044:	785b      	ldrb	r3, [r3, #1]
 800f046:	2b01      	cmp	r3, #1
 800f048:	d113      	bne.n	800f072 <PCD_EP_ISR_Handler+0x6cc>
 800f04a:	687b      	ldr	r3, [r7, #4]
 800f04c:	681b      	ldr	r3, [r3, #0]
 800f04e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800f052:	b29b      	uxth	r3, r3
 800f054:	461a      	mov	r2, r3
 800f056:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f058:	4413      	add	r3, r2
 800f05a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800f05c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800f05e:	781b      	ldrb	r3, [r3, #0]
 800f060:	011a      	lsls	r2, r3, #4
 800f062:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f064:	4413      	add	r3, r2
 800f066:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 800f06a:	63bb      	str	r3, [r7, #56]	@ 0x38
 800f06c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f06e:	2200      	movs	r2, #0
 800f070:	801a      	strh	r2, [r3, #0]

          /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataInStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 800f072:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800f074:	781b      	ldrb	r3, [r3, #0]
 800f076:	4619      	mov	r1, r3
 800f078:	6878      	ldr	r0, [r7, #4]
 800f07a:	f005 fd82 	bl	8014b82 <HAL_PCD_DataInStageCallback>
 800f07e:	e053      	b.n	800f128 <PCD_EP_ISR_Handler+0x782>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          /* Manage Single Buffer Transaction */
          if ((wEPVal & USB_EP_KIND) == 0U)
 800f080:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 800f084:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800f088:	2b00      	cmp	r3, #0
 800f08a:	d146      	bne.n	800f11a <PCD_EP_ISR_Handler+0x774>
          {
            /* multi-packet on the NON control IN endpoint */
            TxPctSize = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 800f08c:	687b      	ldr	r3, [r7, #4]
 800f08e:	681b      	ldr	r3, [r3, #0]
 800f090:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800f094:	b29b      	uxth	r3, r3
 800f096:	461a      	mov	r2, r3
 800f098:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800f09a:	781b      	ldrb	r3, [r3, #0]
 800f09c:	00db      	lsls	r3, r3, #3
 800f09e:	4413      	add	r3, r2
 800f0a0:	3302      	adds	r3, #2
 800f0a2:	005b      	lsls	r3, r3, #1
 800f0a4:	687a      	ldr	r2, [r7, #4]
 800f0a6:	6812      	ldr	r2, [r2, #0]
 800f0a8:	4413      	add	r3, r2
 800f0aa:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800f0ae:	881b      	ldrh	r3, [r3, #0]
 800f0b0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800f0b4:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40

            if (ep->xfer_len > TxPctSize)
 800f0b8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800f0ba:	699a      	ldr	r2, [r3, #24]
 800f0bc:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 800f0c0:	429a      	cmp	r2, r3
 800f0c2:	d907      	bls.n	800f0d4 <PCD_EP_ISR_Handler+0x72e>
            {
              ep->xfer_len -= TxPctSize;
 800f0c4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800f0c6:	699a      	ldr	r2, [r3, #24]
 800f0c8:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 800f0cc:	1ad2      	subs	r2, r2, r3
 800f0ce:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800f0d0:	619a      	str	r2, [r3, #24]
 800f0d2:	e002      	b.n	800f0da <PCD_EP_ISR_Handler+0x734>
            }
            else
            {
              ep->xfer_len = 0U;
 800f0d4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800f0d6:	2200      	movs	r2, #0
 800f0d8:	619a      	str	r2, [r3, #24]
            }

            /* Zero Length Packet? */
            if (ep->xfer_len == 0U)
 800f0da:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800f0dc:	699b      	ldr	r3, [r3, #24]
 800f0de:	2b00      	cmp	r3, #0
 800f0e0:	d106      	bne.n	800f0f0 <PCD_EP_ISR_Handler+0x74a>
            {
              /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->DataInStageCallback(hpcd, ep->num);
#else
              HAL_PCD_DataInStageCallback(hpcd, ep->num);
 800f0e2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800f0e4:	781b      	ldrb	r3, [r3, #0]
 800f0e6:	4619      	mov	r1, r3
 800f0e8:	6878      	ldr	r0, [r7, #4]
 800f0ea:	f005 fd4a 	bl	8014b82 <HAL_PCD_DataInStageCallback>
 800f0ee:	e01b      	b.n	800f128 <PCD_EP_ISR_Handler+0x782>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }
            else
            {
              /* Transfer is not yet Done */
              ep->xfer_buff += TxPctSize;
 800f0f0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800f0f2:	695a      	ldr	r2, [r3, #20]
 800f0f4:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 800f0f8:	441a      	add	r2, r3
 800f0fa:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800f0fc:	615a      	str	r2, [r3, #20]
              ep->xfer_count += TxPctSize;
 800f0fe:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800f100:	69da      	ldr	r2, [r3, #28]
 800f102:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 800f106:	441a      	add	r2, r3
 800f108:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800f10a:	61da      	str	r2, [r3, #28]
              (void)USB_EPStartXfer(hpcd->Instance, ep);
 800f10c:	687b      	ldr	r3, [r7, #4]
 800f10e:	681b      	ldr	r3, [r3, #0]
 800f110:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800f112:	4618      	mov	r0, r3
 800f114:	f002 fbf8 	bl	8011908 <USB_EPStartXfer>
 800f118:	e006      	b.n	800f128 <PCD_EP_ISR_Handler+0x782>
          }
#if (USE_USB_DOUBLE_BUFFER == 1U)
          /* Double Buffer bulk IN (bulk transfer Len > Ep_Mps) */
          else
          {
            (void)HAL_PCD_EP_DB_Transmit(hpcd, ep, wEPVal);
 800f11a:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 800f11e:	461a      	mov	r2, r3
 800f120:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800f122:	6878      	ldr	r0, [r7, #4]
 800f124:	f000 f91b 	bl	800f35e <HAL_PCD_EP_DB_Transmit>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 800f128:	687b      	ldr	r3, [r7, #4]
 800f12a:	681b      	ldr	r3, [r3, #0]
 800f12c:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800f130:	b29b      	uxth	r3, r3
 800f132:	b21b      	sxth	r3, r3
 800f134:	2b00      	cmp	r3, #0
 800f136:	f6ff ac3b 	blt.w	800e9b0 <PCD_EP_ISR_Handler+0xa>
        }
      }
    }
  }

  return HAL_OK;
 800f13a:	2300      	movs	r3, #0
}
 800f13c:	4618      	mov	r0, r3
 800f13e:	3758      	adds	r7, #88	@ 0x58
 800f140:	46bd      	mov	sp, r7
 800f142:	bd80      	pop	{r7, pc}

0800f144 <HAL_PCD_EP_DB_Receive>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static uint16_t HAL_PCD_EP_DB_Receive(PCD_HandleTypeDef *hpcd,
                                      PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 800f144:	b580      	push	{r7, lr}
 800f146:	b088      	sub	sp, #32
 800f148:	af00      	add	r7, sp, #0
 800f14a:	60f8      	str	r0, [r7, #12]
 800f14c:	60b9      	str	r1, [r7, #8]
 800f14e:	4613      	mov	r3, r2
 800f150:	80fb      	strh	r3, [r7, #6]
  uint16_t count;

  /* Manage Buffer0 OUT */
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 800f152:	88fb      	ldrh	r3, [r7, #6]
 800f154:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800f158:	2b00      	cmp	r3, #0
 800f15a:	d07e      	beq.n	800f25a <HAL_PCD_EP_DB_Receive+0x116>
  {
    /* Get count of received Data on buffer0 */
    count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 800f15c:	68fb      	ldr	r3, [r7, #12]
 800f15e:	681b      	ldr	r3, [r3, #0]
 800f160:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800f164:	b29b      	uxth	r3, r3
 800f166:	461a      	mov	r2, r3
 800f168:	68bb      	ldr	r3, [r7, #8]
 800f16a:	781b      	ldrb	r3, [r3, #0]
 800f16c:	00db      	lsls	r3, r3, #3
 800f16e:	4413      	add	r3, r2
 800f170:	3302      	adds	r3, #2
 800f172:	005b      	lsls	r3, r3, #1
 800f174:	68fa      	ldr	r2, [r7, #12]
 800f176:	6812      	ldr	r2, [r2, #0]
 800f178:	4413      	add	r3, r2
 800f17a:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800f17e:	881b      	ldrh	r3, [r3, #0]
 800f180:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800f184:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 800f186:	68bb      	ldr	r3, [r7, #8]
 800f188:	699a      	ldr	r2, [r3, #24]
 800f18a:	8b7b      	ldrh	r3, [r7, #26]
 800f18c:	429a      	cmp	r2, r3
 800f18e:	d306      	bcc.n	800f19e <HAL_PCD_EP_DB_Receive+0x5a>
    {
      ep->xfer_len -= count;
 800f190:	68bb      	ldr	r3, [r7, #8]
 800f192:	699a      	ldr	r2, [r3, #24]
 800f194:	8b7b      	ldrh	r3, [r7, #26]
 800f196:	1ad2      	subs	r2, r2, r3
 800f198:	68bb      	ldr	r3, [r7, #8]
 800f19a:	619a      	str	r2, [r3, #24]
 800f19c:	e002      	b.n	800f1a4 <HAL_PCD_EP_DB_Receive+0x60>
    }
    else
    {
      ep->xfer_len = 0U;
 800f19e:	68bb      	ldr	r3, [r7, #8]
 800f1a0:	2200      	movs	r2, #0
 800f1a2:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 800f1a4:	68bb      	ldr	r3, [r7, #8]
 800f1a6:	699b      	ldr	r3, [r3, #24]
 800f1a8:	2b00      	cmp	r3, #0
 800f1aa:	d123      	bne.n	800f1f4 <HAL_PCD_EP_DB_Receive+0xb0>
    {
      /* set NAK to OUT endpoint since double buffer is enabled */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 800f1ac:	68fb      	ldr	r3, [r7, #12]
 800f1ae:	681b      	ldr	r3, [r3, #0]
 800f1b0:	461a      	mov	r2, r3
 800f1b2:	68bb      	ldr	r3, [r7, #8]
 800f1b4:	781b      	ldrb	r3, [r3, #0]
 800f1b6:	009b      	lsls	r3, r3, #2
 800f1b8:	4413      	add	r3, r2
 800f1ba:	881b      	ldrh	r3, [r3, #0]
 800f1bc:	b29b      	uxth	r3, r3
 800f1be:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800f1c2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800f1c6:	833b      	strh	r3, [r7, #24]
 800f1c8:	8b3b      	ldrh	r3, [r7, #24]
 800f1ca:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800f1ce:	833b      	strh	r3, [r7, #24]
 800f1d0:	68fb      	ldr	r3, [r7, #12]
 800f1d2:	681b      	ldr	r3, [r3, #0]
 800f1d4:	461a      	mov	r2, r3
 800f1d6:	68bb      	ldr	r3, [r7, #8]
 800f1d8:	781b      	ldrb	r3, [r3, #0]
 800f1da:	009b      	lsls	r3, r3, #2
 800f1dc:	441a      	add	r2, r3
 800f1de:	8b3b      	ldrh	r3, [r7, #24]
 800f1e0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800f1e4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800f1e8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800f1ec:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800f1f0:	b29b      	uxth	r3, r3
 800f1f2:	8013      	strh	r3, [r2, #0]
    }

    /* Check if Buffer1 is in blocked state which requires to toggle */
    if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 800f1f4:	88fb      	ldrh	r3, [r7, #6]
 800f1f6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f1fa:	2b00      	cmp	r3, #0
 800f1fc:	d01f      	beq.n	800f23e <HAL_PCD_EP_DB_Receive+0xfa>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 800f1fe:	68fb      	ldr	r3, [r7, #12]
 800f200:	681b      	ldr	r3, [r3, #0]
 800f202:	461a      	mov	r2, r3
 800f204:	68bb      	ldr	r3, [r7, #8]
 800f206:	781b      	ldrb	r3, [r3, #0]
 800f208:	009b      	lsls	r3, r3, #2
 800f20a:	4413      	add	r3, r2
 800f20c:	881b      	ldrh	r3, [r3, #0]
 800f20e:	b29b      	uxth	r3, r3
 800f210:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800f214:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800f218:	82fb      	strh	r3, [r7, #22]
 800f21a:	68fb      	ldr	r3, [r7, #12]
 800f21c:	681b      	ldr	r3, [r3, #0]
 800f21e:	461a      	mov	r2, r3
 800f220:	68bb      	ldr	r3, [r7, #8]
 800f222:	781b      	ldrb	r3, [r3, #0]
 800f224:	009b      	lsls	r3, r3, #2
 800f226:	441a      	add	r2, r3
 800f228:	8afb      	ldrh	r3, [r7, #22]
 800f22a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800f22e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800f232:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800f236:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800f23a:	b29b      	uxth	r3, r3
 800f23c:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 800f23e:	8b7b      	ldrh	r3, [r7, #26]
 800f240:	2b00      	cmp	r3, #0
 800f242:	f000 8087 	beq.w	800f354 <HAL_PCD_EP_DB_Receive+0x210>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 800f246:	68fb      	ldr	r3, [r7, #12]
 800f248:	6818      	ldr	r0, [r3, #0]
 800f24a:	68bb      	ldr	r3, [r7, #8]
 800f24c:	6959      	ldr	r1, [r3, #20]
 800f24e:	68bb      	ldr	r3, [r7, #8]
 800f250:	891a      	ldrh	r2, [r3, #8]
 800f252:	8b7b      	ldrh	r3, [r7, #26]
 800f254:	f004 f88d 	bl	8013372 <USB_ReadPMA>
 800f258:	e07c      	b.n	800f354 <HAL_PCD_EP_DB_Receive+0x210>
  }
  /* Manage Buffer 1 DTOG_RX=0 */
  else
  {
    /* Get count of received data */
    count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 800f25a:	68fb      	ldr	r3, [r7, #12]
 800f25c:	681b      	ldr	r3, [r3, #0]
 800f25e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800f262:	b29b      	uxth	r3, r3
 800f264:	461a      	mov	r2, r3
 800f266:	68bb      	ldr	r3, [r7, #8]
 800f268:	781b      	ldrb	r3, [r3, #0]
 800f26a:	00db      	lsls	r3, r3, #3
 800f26c:	4413      	add	r3, r2
 800f26e:	3306      	adds	r3, #6
 800f270:	005b      	lsls	r3, r3, #1
 800f272:	68fa      	ldr	r2, [r7, #12]
 800f274:	6812      	ldr	r2, [r2, #0]
 800f276:	4413      	add	r3, r2
 800f278:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800f27c:	881b      	ldrh	r3, [r3, #0]
 800f27e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800f282:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 800f284:	68bb      	ldr	r3, [r7, #8]
 800f286:	699a      	ldr	r2, [r3, #24]
 800f288:	8b7b      	ldrh	r3, [r7, #26]
 800f28a:	429a      	cmp	r2, r3
 800f28c:	d306      	bcc.n	800f29c <HAL_PCD_EP_DB_Receive+0x158>
    {
      ep->xfer_len -= count;
 800f28e:	68bb      	ldr	r3, [r7, #8]
 800f290:	699a      	ldr	r2, [r3, #24]
 800f292:	8b7b      	ldrh	r3, [r7, #26]
 800f294:	1ad2      	subs	r2, r2, r3
 800f296:	68bb      	ldr	r3, [r7, #8]
 800f298:	619a      	str	r2, [r3, #24]
 800f29a:	e002      	b.n	800f2a2 <HAL_PCD_EP_DB_Receive+0x15e>
    }
    else
    {
      ep->xfer_len = 0U;
 800f29c:	68bb      	ldr	r3, [r7, #8]
 800f29e:	2200      	movs	r2, #0
 800f2a0:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 800f2a2:	68bb      	ldr	r3, [r7, #8]
 800f2a4:	699b      	ldr	r3, [r3, #24]
 800f2a6:	2b00      	cmp	r3, #0
 800f2a8:	d123      	bne.n	800f2f2 <HAL_PCD_EP_DB_Receive+0x1ae>
    {
      /* set NAK on the current endpoint */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 800f2aa:	68fb      	ldr	r3, [r7, #12]
 800f2ac:	681b      	ldr	r3, [r3, #0]
 800f2ae:	461a      	mov	r2, r3
 800f2b0:	68bb      	ldr	r3, [r7, #8]
 800f2b2:	781b      	ldrb	r3, [r3, #0]
 800f2b4:	009b      	lsls	r3, r3, #2
 800f2b6:	4413      	add	r3, r2
 800f2b8:	881b      	ldrh	r3, [r3, #0]
 800f2ba:	b29b      	uxth	r3, r3
 800f2bc:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800f2c0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800f2c4:	83fb      	strh	r3, [r7, #30]
 800f2c6:	8bfb      	ldrh	r3, [r7, #30]
 800f2c8:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800f2cc:	83fb      	strh	r3, [r7, #30]
 800f2ce:	68fb      	ldr	r3, [r7, #12]
 800f2d0:	681b      	ldr	r3, [r3, #0]
 800f2d2:	461a      	mov	r2, r3
 800f2d4:	68bb      	ldr	r3, [r7, #8]
 800f2d6:	781b      	ldrb	r3, [r3, #0]
 800f2d8:	009b      	lsls	r3, r3, #2
 800f2da:	441a      	add	r2, r3
 800f2dc:	8bfb      	ldrh	r3, [r7, #30]
 800f2de:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800f2e2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800f2e6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800f2ea:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800f2ee:	b29b      	uxth	r3, r3
 800f2f0:	8013      	strh	r3, [r2, #0]
    }

    /*Need to FreeUser Buffer*/
    if ((wEPVal & USB_EP_DTOG_TX) == 0U)
 800f2f2:	88fb      	ldrh	r3, [r7, #6]
 800f2f4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f2f8:	2b00      	cmp	r3, #0
 800f2fa:	d11f      	bne.n	800f33c <HAL_PCD_EP_DB_Receive+0x1f8>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 800f2fc:	68fb      	ldr	r3, [r7, #12]
 800f2fe:	681b      	ldr	r3, [r3, #0]
 800f300:	461a      	mov	r2, r3
 800f302:	68bb      	ldr	r3, [r7, #8]
 800f304:	781b      	ldrb	r3, [r3, #0]
 800f306:	009b      	lsls	r3, r3, #2
 800f308:	4413      	add	r3, r2
 800f30a:	881b      	ldrh	r3, [r3, #0]
 800f30c:	b29b      	uxth	r3, r3
 800f30e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800f312:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800f316:	83bb      	strh	r3, [r7, #28]
 800f318:	68fb      	ldr	r3, [r7, #12]
 800f31a:	681b      	ldr	r3, [r3, #0]
 800f31c:	461a      	mov	r2, r3
 800f31e:	68bb      	ldr	r3, [r7, #8]
 800f320:	781b      	ldrb	r3, [r3, #0]
 800f322:	009b      	lsls	r3, r3, #2
 800f324:	441a      	add	r2, r3
 800f326:	8bbb      	ldrh	r3, [r7, #28]
 800f328:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800f32c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800f330:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800f334:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800f338:	b29b      	uxth	r3, r3
 800f33a:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 800f33c:	8b7b      	ldrh	r3, [r7, #26]
 800f33e:	2b00      	cmp	r3, #0
 800f340:	d008      	beq.n	800f354 <HAL_PCD_EP_DB_Receive+0x210>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 800f342:	68fb      	ldr	r3, [r7, #12]
 800f344:	6818      	ldr	r0, [r3, #0]
 800f346:	68bb      	ldr	r3, [r7, #8]
 800f348:	6959      	ldr	r1, [r3, #20]
 800f34a:	68bb      	ldr	r3, [r7, #8]
 800f34c:	895a      	ldrh	r2, [r3, #10]
 800f34e:	8b7b      	ldrh	r3, [r7, #26]
 800f350:	f004 f80f 	bl	8013372 <USB_ReadPMA>
    }
  }

  return count;
 800f354:	8b7b      	ldrh	r3, [r7, #26]
}
 800f356:	4618      	mov	r0, r3
 800f358:	3720      	adds	r7, #32
 800f35a:	46bd      	mov	sp, r7
 800f35c:	bd80      	pop	{r7, pc}

0800f35e <HAL_PCD_EP_DB_Transmit>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static HAL_StatusTypeDef HAL_PCD_EP_DB_Transmit(PCD_HandleTypeDef *hpcd,
                                                PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 800f35e:	b580      	push	{r7, lr}
 800f360:	b0a4      	sub	sp, #144	@ 0x90
 800f362:	af00      	add	r7, sp, #0
 800f364:	60f8      	str	r0, [r7, #12]
 800f366:	60b9      	str	r1, [r7, #8]
 800f368:	4613      	mov	r3, r2
 800f36a:	80fb      	strh	r3, [r7, #6]
  uint32_t len;
  uint16_t TxPctSize;

  /* Data Buffer0 ACK received */
  if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 800f36c:	88fb      	ldrh	r3, [r7, #6]
 800f36e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f372:	2b00      	cmp	r3, #0
 800f374:	f000 81dd 	beq.w	800f732 <HAL_PCD_EP_DB_Transmit+0x3d4>
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 800f378:	68fb      	ldr	r3, [r7, #12]
 800f37a:	681b      	ldr	r3, [r3, #0]
 800f37c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800f380:	b29b      	uxth	r3, r3
 800f382:	461a      	mov	r2, r3
 800f384:	68bb      	ldr	r3, [r7, #8]
 800f386:	781b      	ldrb	r3, [r3, #0]
 800f388:	00db      	lsls	r3, r3, #3
 800f38a:	4413      	add	r3, r2
 800f38c:	3302      	adds	r3, #2
 800f38e:	005b      	lsls	r3, r3, #1
 800f390:	68fa      	ldr	r2, [r7, #12]
 800f392:	6812      	ldr	r2, [r2, #0]
 800f394:	4413      	add	r3, r2
 800f396:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800f39a:	881b      	ldrh	r3, [r3, #0]
 800f39c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800f3a0:	f8a7 3086 	strh.w	r3, [r7, #134]	@ 0x86

    if (ep->xfer_len > TxPctSize)
 800f3a4:	68bb      	ldr	r3, [r7, #8]
 800f3a6:	699a      	ldr	r2, [r3, #24]
 800f3a8:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 800f3ac:	429a      	cmp	r2, r3
 800f3ae:	d907      	bls.n	800f3c0 <HAL_PCD_EP_DB_Transmit+0x62>
    {
      ep->xfer_len -= TxPctSize;
 800f3b0:	68bb      	ldr	r3, [r7, #8]
 800f3b2:	699a      	ldr	r2, [r3, #24]
 800f3b4:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 800f3b8:	1ad2      	subs	r2, r2, r3
 800f3ba:	68bb      	ldr	r3, [r7, #8]
 800f3bc:	619a      	str	r2, [r3, #24]
 800f3be:	e002      	b.n	800f3c6 <HAL_PCD_EP_DB_Transmit+0x68>
    }
    else
    {
      ep->xfer_len = 0U;
 800f3c0:	68bb      	ldr	r3, [r7, #8]
 800f3c2:	2200      	movs	r2, #0
 800f3c4:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 800f3c6:	68bb      	ldr	r3, [r7, #8]
 800f3c8:	699b      	ldr	r3, [r3, #24]
 800f3ca:	2b00      	cmp	r3, #0
 800f3cc:	f040 80b9 	bne.w	800f542 <HAL_PCD_EP_DB_Transmit+0x1e4>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800f3d0:	68bb      	ldr	r3, [r7, #8]
 800f3d2:	785b      	ldrb	r3, [r3, #1]
 800f3d4:	2b00      	cmp	r3, #0
 800f3d6:	d126      	bne.n	800f426 <HAL_PCD_EP_DB_Transmit+0xc8>
 800f3d8:	68fb      	ldr	r3, [r7, #12]
 800f3da:	681b      	ldr	r3, [r3, #0]
 800f3dc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800f3de:	68fb      	ldr	r3, [r7, #12]
 800f3e0:	681b      	ldr	r3, [r3, #0]
 800f3e2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800f3e6:	b29b      	uxth	r3, r3
 800f3e8:	461a      	mov	r2, r3
 800f3ea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f3ec:	4413      	add	r3, r2
 800f3ee:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800f3f0:	68bb      	ldr	r3, [r7, #8]
 800f3f2:	781b      	ldrb	r3, [r3, #0]
 800f3f4:	011a      	lsls	r2, r3, #4
 800f3f6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f3f8:	4413      	add	r3, r2
 800f3fa:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 800f3fe:	62bb      	str	r3, [r7, #40]	@ 0x28
 800f400:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f402:	881b      	ldrh	r3, [r3, #0]
 800f404:	b29b      	uxth	r3, r3
 800f406:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800f40a:	b29a      	uxth	r2, r3
 800f40c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f40e:	801a      	strh	r2, [r3, #0]
 800f410:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f412:	881b      	ldrh	r3, [r3, #0]
 800f414:	b29b      	uxth	r3, r3
 800f416:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800f41a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800f41e:	b29a      	uxth	r2, r3
 800f420:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f422:	801a      	strh	r2, [r3, #0]
 800f424:	e01a      	b.n	800f45c <HAL_PCD_EP_DB_Transmit+0xfe>
 800f426:	68bb      	ldr	r3, [r7, #8]
 800f428:	785b      	ldrb	r3, [r3, #1]
 800f42a:	2b01      	cmp	r3, #1
 800f42c:	d116      	bne.n	800f45c <HAL_PCD_EP_DB_Transmit+0xfe>
 800f42e:	68fb      	ldr	r3, [r7, #12]
 800f430:	681b      	ldr	r3, [r3, #0]
 800f432:	637b      	str	r3, [r7, #52]	@ 0x34
 800f434:	68fb      	ldr	r3, [r7, #12]
 800f436:	681b      	ldr	r3, [r3, #0]
 800f438:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800f43c:	b29b      	uxth	r3, r3
 800f43e:	461a      	mov	r2, r3
 800f440:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f442:	4413      	add	r3, r2
 800f444:	637b      	str	r3, [r7, #52]	@ 0x34
 800f446:	68bb      	ldr	r3, [r7, #8]
 800f448:	781b      	ldrb	r3, [r3, #0]
 800f44a:	011a      	lsls	r2, r3, #4
 800f44c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f44e:	4413      	add	r3, r2
 800f450:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 800f454:	633b      	str	r3, [r7, #48]	@ 0x30
 800f456:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f458:	2200      	movs	r2, #0
 800f45a:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800f45c:	68fb      	ldr	r3, [r7, #12]
 800f45e:	681b      	ldr	r3, [r3, #0]
 800f460:	627b      	str	r3, [r7, #36]	@ 0x24
 800f462:	68bb      	ldr	r3, [r7, #8]
 800f464:	785b      	ldrb	r3, [r3, #1]
 800f466:	2b00      	cmp	r3, #0
 800f468:	d126      	bne.n	800f4b8 <HAL_PCD_EP_DB_Transmit+0x15a>
 800f46a:	68fb      	ldr	r3, [r7, #12]
 800f46c:	681b      	ldr	r3, [r3, #0]
 800f46e:	61fb      	str	r3, [r7, #28]
 800f470:	68fb      	ldr	r3, [r7, #12]
 800f472:	681b      	ldr	r3, [r3, #0]
 800f474:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800f478:	b29b      	uxth	r3, r3
 800f47a:	461a      	mov	r2, r3
 800f47c:	69fb      	ldr	r3, [r7, #28]
 800f47e:	4413      	add	r3, r2
 800f480:	61fb      	str	r3, [r7, #28]
 800f482:	68bb      	ldr	r3, [r7, #8]
 800f484:	781b      	ldrb	r3, [r3, #0]
 800f486:	011a      	lsls	r2, r3, #4
 800f488:	69fb      	ldr	r3, [r7, #28]
 800f48a:	4413      	add	r3, r2
 800f48c:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 800f490:	61bb      	str	r3, [r7, #24]
 800f492:	69bb      	ldr	r3, [r7, #24]
 800f494:	881b      	ldrh	r3, [r3, #0]
 800f496:	b29b      	uxth	r3, r3
 800f498:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800f49c:	b29a      	uxth	r2, r3
 800f49e:	69bb      	ldr	r3, [r7, #24]
 800f4a0:	801a      	strh	r2, [r3, #0]
 800f4a2:	69bb      	ldr	r3, [r7, #24]
 800f4a4:	881b      	ldrh	r3, [r3, #0]
 800f4a6:	b29b      	uxth	r3, r3
 800f4a8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800f4ac:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800f4b0:	b29a      	uxth	r2, r3
 800f4b2:	69bb      	ldr	r3, [r7, #24]
 800f4b4:	801a      	strh	r2, [r3, #0]
 800f4b6:	e017      	b.n	800f4e8 <HAL_PCD_EP_DB_Transmit+0x18a>
 800f4b8:	68bb      	ldr	r3, [r7, #8]
 800f4ba:	785b      	ldrb	r3, [r3, #1]
 800f4bc:	2b01      	cmp	r3, #1
 800f4be:	d113      	bne.n	800f4e8 <HAL_PCD_EP_DB_Transmit+0x18a>
 800f4c0:	68fb      	ldr	r3, [r7, #12]
 800f4c2:	681b      	ldr	r3, [r3, #0]
 800f4c4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800f4c8:	b29b      	uxth	r3, r3
 800f4ca:	461a      	mov	r2, r3
 800f4cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f4ce:	4413      	add	r3, r2
 800f4d0:	627b      	str	r3, [r7, #36]	@ 0x24
 800f4d2:	68bb      	ldr	r3, [r7, #8]
 800f4d4:	781b      	ldrb	r3, [r3, #0]
 800f4d6:	011a      	lsls	r2, r3, #4
 800f4d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f4da:	4413      	add	r3, r2
 800f4dc:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 800f4e0:	623b      	str	r3, [r7, #32]
 800f4e2:	6a3b      	ldr	r3, [r7, #32]
 800f4e4:	2200      	movs	r2, #0
 800f4e6:	801a      	strh	r2, [r3, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 800f4e8:	68bb      	ldr	r3, [r7, #8]
 800f4ea:	781b      	ldrb	r3, [r3, #0]
 800f4ec:	4619      	mov	r1, r3
 800f4ee:	68f8      	ldr	r0, [r7, #12]
 800f4f0:	f005 fb47 	bl	8014b82 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 800f4f4:	88fb      	ldrh	r3, [r7, #6]
 800f4f6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800f4fa:	2b00      	cmp	r3, #0
 800f4fc:	f000 82fc 	beq.w	800faf8 <HAL_PCD_EP_DB_Transmit+0x79a>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 800f500:	68fb      	ldr	r3, [r7, #12]
 800f502:	681b      	ldr	r3, [r3, #0]
 800f504:	461a      	mov	r2, r3
 800f506:	68bb      	ldr	r3, [r7, #8]
 800f508:	781b      	ldrb	r3, [r3, #0]
 800f50a:	009b      	lsls	r3, r3, #2
 800f50c:	4413      	add	r3, r2
 800f50e:	881b      	ldrh	r3, [r3, #0]
 800f510:	b29b      	uxth	r3, r3
 800f512:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800f516:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800f51a:	82fb      	strh	r3, [r7, #22]
 800f51c:	68fb      	ldr	r3, [r7, #12]
 800f51e:	681b      	ldr	r3, [r3, #0]
 800f520:	461a      	mov	r2, r3
 800f522:	68bb      	ldr	r3, [r7, #8]
 800f524:	781b      	ldrb	r3, [r3, #0]
 800f526:	009b      	lsls	r3, r3, #2
 800f528:	441a      	add	r2, r3
 800f52a:	8afb      	ldrh	r3, [r7, #22]
 800f52c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800f530:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800f534:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800f538:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800f53c:	b29b      	uxth	r3, r3
 800f53e:	8013      	strh	r3, [r2, #0]
 800f540:	e2da      	b.n	800faf8 <HAL_PCD_EP_DB_Transmit+0x79a>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 800f542:	88fb      	ldrh	r3, [r7, #6]
 800f544:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800f548:	2b00      	cmp	r3, #0
 800f54a:	d021      	beq.n	800f590 <HAL_PCD_EP_DB_Transmit+0x232>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 800f54c:	68fb      	ldr	r3, [r7, #12]
 800f54e:	681b      	ldr	r3, [r3, #0]
 800f550:	461a      	mov	r2, r3
 800f552:	68bb      	ldr	r3, [r7, #8]
 800f554:	781b      	ldrb	r3, [r3, #0]
 800f556:	009b      	lsls	r3, r3, #2
 800f558:	4413      	add	r3, r2
 800f55a:	881b      	ldrh	r3, [r3, #0]
 800f55c:	b29b      	uxth	r3, r3
 800f55e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800f562:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800f566:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 800f56a:	68fb      	ldr	r3, [r7, #12]
 800f56c:	681b      	ldr	r3, [r3, #0]
 800f56e:	461a      	mov	r2, r3
 800f570:	68bb      	ldr	r3, [r7, #8]
 800f572:	781b      	ldrb	r3, [r3, #0]
 800f574:	009b      	lsls	r3, r3, #2
 800f576:	441a      	add	r2, r3
 800f578:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800f57c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800f580:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800f584:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800f588:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800f58c:	b29b      	uxth	r3, r3
 800f58e:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 800f590:	68bb      	ldr	r3, [r7, #8]
 800f592:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800f596:	2b01      	cmp	r3, #1
 800f598:	f040 82ae 	bne.w	800faf8 <HAL_PCD_EP_DB_Transmit+0x79a>
      {
        ep->xfer_buff += TxPctSize;
 800f59c:	68bb      	ldr	r3, [r7, #8]
 800f59e:	695a      	ldr	r2, [r3, #20]
 800f5a0:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 800f5a4:	441a      	add	r2, r3
 800f5a6:	68bb      	ldr	r3, [r7, #8]
 800f5a8:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 800f5aa:	68bb      	ldr	r3, [r7, #8]
 800f5ac:	69da      	ldr	r2, [r3, #28]
 800f5ae:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 800f5b2:	441a      	add	r2, r3
 800f5b4:	68bb      	ldr	r3, [r7, #8]
 800f5b6:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 800f5b8:	68bb      	ldr	r3, [r7, #8]
 800f5ba:	6a1a      	ldr	r2, [r3, #32]
 800f5bc:	68bb      	ldr	r3, [r7, #8]
 800f5be:	691b      	ldr	r3, [r3, #16]
 800f5c0:	429a      	cmp	r2, r3
 800f5c2:	d30b      	bcc.n	800f5dc <HAL_PCD_EP_DB_Transmit+0x27e>
        {
          len = ep->maxpacket;
 800f5c4:	68bb      	ldr	r3, [r7, #8]
 800f5c6:	691b      	ldr	r3, [r3, #16]
 800f5c8:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
          ep->xfer_len_db -= len;
 800f5cc:	68bb      	ldr	r3, [r7, #8]
 800f5ce:	6a1a      	ldr	r2, [r3, #32]
 800f5d0:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800f5d4:	1ad2      	subs	r2, r2, r3
 800f5d6:	68bb      	ldr	r3, [r7, #8]
 800f5d8:	621a      	str	r2, [r3, #32]
 800f5da:	e017      	b.n	800f60c <HAL_PCD_EP_DB_Transmit+0x2ae>
        }
        else if (ep->xfer_len_db == 0U)
 800f5dc:	68bb      	ldr	r3, [r7, #8]
 800f5de:	6a1b      	ldr	r3, [r3, #32]
 800f5e0:	2b00      	cmp	r3, #0
 800f5e2:	d108      	bne.n	800f5f6 <HAL_PCD_EP_DB_Transmit+0x298>
        {
          len = TxPctSize;
 800f5e4:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 800f5e8:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
          ep->xfer_fill_db = 0U;
 800f5ec:	68bb      	ldr	r3, [r7, #8]
 800f5ee:	2200      	movs	r2, #0
 800f5f0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 800f5f4:	e00a      	b.n	800f60c <HAL_PCD_EP_DB_Transmit+0x2ae>
        }
        else
        {
          ep->xfer_fill_db = 0U;
 800f5f6:	68bb      	ldr	r3, [r7, #8]
 800f5f8:	2200      	movs	r2, #0
 800f5fa:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
          len = ep->xfer_len_db;
 800f5fe:	68bb      	ldr	r3, [r7, #8]
 800f600:	6a1b      	ldr	r3, [r3, #32]
 800f602:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
          ep->xfer_len_db = 0U;
 800f606:	68bb      	ldr	r3, [r7, #8]
 800f608:	2200      	movs	r2, #0
 800f60a:	621a      	str	r2, [r3, #32]
        }

        /* Write remaining Data to Buffer */
        /* Set the Double buffer counter for pma buffer1 */
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 800f60c:	68bb      	ldr	r3, [r7, #8]
 800f60e:	785b      	ldrb	r3, [r3, #1]
 800f610:	2b00      	cmp	r3, #0
 800f612:	d165      	bne.n	800f6e0 <HAL_PCD_EP_DB_Transmit+0x382>
 800f614:	68fb      	ldr	r3, [r7, #12]
 800f616:	681b      	ldr	r3, [r3, #0]
 800f618:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800f61a:	68fb      	ldr	r3, [r7, #12]
 800f61c:	681b      	ldr	r3, [r3, #0]
 800f61e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800f622:	b29b      	uxth	r3, r3
 800f624:	461a      	mov	r2, r3
 800f626:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f628:	4413      	add	r3, r2
 800f62a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800f62c:	68bb      	ldr	r3, [r7, #8]
 800f62e:	781b      	ldrb	r3, [r3, #0]
 800f630:	011a      	lsls	r2, r3, #4
 800f632:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f634:	4413      	add	r3, r2
 800f636:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 800f63a:	63bb      	str	r3, [r7, #56]	@ 0x38
 800f63c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f63e:	881b      	ldrh	r3, [r3, #0]
 800f640:	b29b      	uxth	r3, r3
 800f642:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800f646:	b29a      	uxth	r2, r3
 800f648:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f64a:	801a      	strh	r2, [r3, #0]
 800f64c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800f650:	2b3e      	cmp	r3, #62	@ 0x3e
 800f652:	d91d      	bls.n	800f690 <HAL_PCD_EP_DB_Transmit+0x332>
 800f654:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800f658:	095b      	lsrs	r3, r3, #5
 800f65a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800f65c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800f660:	f003 031f 	and.w	r3, r3, #31
 800f664:	2b00      	cmp	r3, #0
 800f666:	d102      	bne.n	800f66e <HAL_PCD_EP_DB_Transmit+0x310>
 800f668:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800f66a:	3b01      	subs	r3, #1
 800f66c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800f66e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f670:	881b      	ldrh	r3, [r3, #0]
 800f672:	b29a      	uxth	r2, r3
 800f674:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800f676:	b29b      	uxth	r3, r3
 800f678:	029b      	lsls	r3, r3, #10
 800f67a:	b29b      	uxth	r3, r3
 800f67c:	4313      	orrs	r3, r2
 800f67e:	b29b      	uxth	r3, r3
 800f680:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800f684:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800f688:	b29a      	uxth	r2, r3
 800f68a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f68c:	801a      	strh	r2, [r3, #0]
 800f68e:	e044      	b.n	800f71a <HAL_PCD_EP_DB_Transmit+0x3bc>
 800f690:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800f694:	2b00      	cmp	r3, #0
 800f696:	d10a      	bne.n	800f6ae <HAL_PCD_EP_DB_Transmit+0x350>
 800f698:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f69a:	881b      	ldrh	r3, [r3, #0]
 800f69c:	b29b      	uxth	r3, r3
 800f69e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800f6a2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800f6a6:	b29a      	uxth	r2, r3
 800f6a8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f6aa:	801a      	strh	r2, [r3, #0]
 800f6ac:	e035      	b.n	800f71a <HAL_PCD_EP_DB_Transmit+0x3bc>
 800f6ae:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800f6b2:	085b      	lsrs	r3, r3, #1
 800f6b4:	64bb      	str	r3, [r7, #72]	@ 0x48
 800f6b6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800f6ba:	f003 0301 	and.w	r3, r3, #1
 800f6be:	2b00      	cmp	r3, #0
 800f6c0:	d002      	beq.n	800f6c8 <HAL_PCD_EP_DB_Transmit+0x36a>
 800f6c2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800f6c4:	3301      	adds	r3, #1
 800f6c6:	64bb      	str	r3, [r7, #72]	@ 0x48
 800f6c8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f6ca:	881b      	ldrh	r3, [r3, #0]
 800f6cc:	b29a      	uxth	r2, r3
 800f6ce:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800f6d0:	b29b      	uxth	r3, r3
 800f6d2:	029b      	lsls	r3, r3, #10
 800f6d4:	b29b      	uxth	r3, r3
 800f6d6:	4313      	orrs	r3, r2
 800f6d8:	b29a      	uxth	r2, r3
 800f6da:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f6dc:	801a      	strh	r2, [r3, #0]
 800f6de:	e01c      	b.n	800f71a <HAL_PCD_EP_DB_Transmit+0x3bc>
 800f6e0:	68bb      	ldr	r3, [r7, #8]
 800f6e2:	785b      	ldrb	r3, [r3, #1]
 800f6e4:	2b01      	cmp	r3, #1
 800f6e6:	d118      	bne.n	800f71a <HAL_PCD_EP_DB_Transmit+0x3bc>
 800f6e8:	68fb      	ldr	r3, [r7, #12]
 800f6ea:	681b      	ldr	r3, [r3, #0]
 800f6ec:	647b      	str	r3, [r7, #68]	@ 0x44
 800f6ee:	68fb      	ldr	r3, [r7, #12]
 800f6f0:	681b      	ldr	r3, [r3, #0]
 800f6f2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800f6f6:	b29b      	uxth	r3, r3
 800f6f8:	461a      	mov	r2, r3
 800f6fa:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800f6fc:	4413      	add	r3, r2
 800f6fe:	647b      	str	r3, [r7, #68]	@ 0x44
 800f700:	68bb      	ldr	r3, [r7, #8]
 800f702:	781b      	ldrb	r3, [r3, #0]
 800f704:	011a      	lsls	r2, r3, #4
 800f706:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800f708:	4413      	add	r3, r2
 800f70a:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 800f70e:	643b      	str	r3, [r7, #64]	@ 0x40
 800f710:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800f714:	b29a      	uxth	r2, r3
 800f716:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800f718:	801a      	strh	r2, [r3, #0]

        /* Copy user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr0, (uint16_t)len);
 800f71a:	68fb      	ldr	r3, [r7, #12]
 800f71c:	6818      	ldr	r0, [r3, #0]
 800f71e:	68bb      	ldr	r3, [r7, #8]
 800f720:	6959      	ldr	r1, [r3, #20]
 800f722:	68bb      	ldr	r3, [r7, #8]
 800f724:	891a      	ldrh	r2, [r3, #8]
 800f726:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800f72a:	b29b      	uxth	r3, r3
 800f72c:	f003 fddb 	bl	80132e6 <USB_WritePMA>
 800f730:	e1e2      	b.n	800faf8 <HAL_PCD_EP_DB_Transmit+0x79a>
    }
  }
  else /* Data Buffer1 ACK received */
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 800f732:	68fb      	ldr	r3, [r7, #12]
 800f734:	681b      	ldr	r3, [r3, #0]
 800f736:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800f73a:	b29b      	uxth	r3, r3
 800f73c:	461a      	mov	r2, r3
 800f73e:	68bb      	ldr	r3, [r7, #8]
 800f740:	781b      	ldrb	r3, [r3, #0]
 800f742:	00db      	lsls	r3, r3, #3
 800f744:	4413      	add	r3, r2
 800f746:	3306      	adds	r3, #6
 800f748:	005b      	lsls	r3, r3, #1
 800f74a:	68fa      	ldr	r2, [r7, #12]
 800f74c:	6812      	ldr	r2, [r2, #0]
 800f74e:	4413      	add	r3, r2
 800f750:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800f754:	881b      	ldrh	r3, [r3, #0]
 800f756:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800f75a:	f8a7 3086 	strh.w	r3, [r7, #134]	@ 0x86

    if (ep->xfer_len >= TxPctSize)
 800f75e:	68bb      	ldr	r3, [r7, #8]
 800f760:	699a      	ldr	r2, [r3, #24]
 800f762:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 800f766:	429a      	cmp	r2, r3
 800f768:	d307      	bcc.n	800f77a <HAL_PCD_EP_DB_Transmit+0x41c>
    {
      ep->xfer_len -= TxPctSize;
 800f76a:	68bb      	ldr	r3, [r7, #8]
 800f76c:	699a      	ldr	r2, [r3, #24]
 800f76e:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 800f772:	1ad2      	subs	r2, r2, r3
 800f774:	68bb      	ldr	r3, [r7, #8]
 800f776:	619a      	str	r2, [r3, #24]
 800f778:	e002      	b.n	800f780 <HAL_PCD_EP_DB_Transmit+0x422>
    }
    else
    {
      ep->xfer_len = 0U;
 800f77a:	68bb      	ldr	r3, [r7, #8]
 800f77c:	2200      	movs	r2, #0
 800f77e:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 800f780:	68bb      	ldr	r3, [r7, #8]
 800f782:	699b      	ldr	r3, [r3, #24]
 800f784:	2b00      	cmp	r3, #0
 800f786:	f040 80c0 	bne.w	800f90a <HAL_PCD_EP_DB_Transmit+0x5ac>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800f78a:	68bb      	ldr	r3, [r7, #8]
 800f78c:	785b      	ldrb	r3, [r3, #1]
 800f78e:	2b00      	cmp	r3, #0
 800f790:	d126      	bne.n	800f7e0 <HAL_PCD_EP_DB_Transmit+0x482>
 800f792:	68fb      	ldr	r3, [r7, #12]
 800f794:	681b      	ldr	r3, [r3, #0]
 800f796:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800f798:	68fb      	ldr	r3, [r7, #12]
 800f79a:	681b      	ldr	r3, [r3, #0]
 800f79c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800f7a0:	b29b      	uxth	r3, r3
 800f7a2:	461a      	mov	r2, r3
 800f7a4:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800f7a6:	4413      	add	r3, r2
 800f7a8:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800f7aa:	68bb      	ldr	r3, [r7, #8]
 800f7ac:	781b      	ldrb	r3, [r3, #0]
 800f7ae:	011a      	lsls	r2, r3, #4
 800f7b0:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800f7b2:	4413      	add	r3, r2
 800f7b4:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 800f7b8:	67bb      	str	r3, [r7, #120]	@ 0x78
 800f7ba:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800f7bc:	881b      	ldrh	r3, [r3, #0]
 800f7be:	b29b      	uxth	r3, r3
 800f7c0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800f7c4:	b29a      	uxth	r2, r3
 800f7c6:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800f7c8:	801a      	strh	r2, [r3, #0]
 800f7ca:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800f7cc:	881b      	ldrh	r3, [r3, #0]
 800f7ce:	b29b      	uxth	r3, r3
 800f7d0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800f7d4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800f7d8:	b29a      	uxth	r2, r3
 800f7da:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800f7dc:	801a      	strh	r2, [r3, #0]
 800f7de:	e01a      	b.n	800f816 <HAL_PCD_EP_DB_Transmit+0x4b8>
 800f7e0:	68bb      	ldr	r3, [r7, #8]
 800f7e2:	785b      	ldrb	r3, [r3, #1]
 800f7e4:	2b01      	cmp	r3, #1
 800f7e6:	d116      	bne.n	800f816 <HAL_PCD_EP_DB_Transmit+0x4b8>
 800f7e8:	68fb      	ldr	r3, [r7, #12]
 800f7ea:	681b      	ldr	r3, [r3, #0]
 800f7ec:	667b      	str	r3, [r7, #100]	@ 0x64
 800f7ee:	68fb      	ldr	r3, [r7, #12]
 800f7f0:	681b      	ldr	r3, [r3, #0]
 800f7f2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800f7f6:	b29b      	uxth	r3, r3
 800f7f8:	461a      	mov	r2, r3
 800f7fa:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800f7fc:	4413      	add	r3, r2
 800f7fe:	667b      	str	r3, [r7, #100]	@ 0x64
 800f800:	68bb      	ldr	r3, [r7, #8]
 800f802:	781b      	ldrb	r3, [r3, #0]
 800f804:	011a      	lsls	r2, r3, #4
 800f806:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800f808:	4413      	add	r3, r2
 800f80a:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 800f80e:	663b      	str	r3, [r7, #96]	@ 0x60
 800f810:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800f812:	2200      	movs	r2, #0
 800f814:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800f816:	68fb      	ldr	r3, [r7, #12]
 800f818:	681b      	ldr	r3, [r3, #0]
 800f81a:	677b      	str	r3, [r7, #116]	@ 0x74
 800f81c:	68bb      	ldr	r3, [r7, #8]
 800f81e:	785b      	ldrb	r3, [r3, #1]
 800f820:	2b00      	cmp	r3, #0
 800f822:	d12b      	bne.n	800f87c <HAL_PCD_EP_DB_Transmit+0x51e>
 800f824:	68fb      	ldr	r3, [r7, #12]
 800f826:	681b      	ldr	r3, [r3, #0]
 800f828:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800f82a:	68fb      	ldr	r3, [r7, #12]
 800f82c:	681b      	ldr	r3, [r3, #0]
 800f82e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800f832:	b29b      	uxth	r3, r3
 800f834:	461a      	mov	r2, r3
 800f836:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800f838:	4413      	add	r3, r2
 800f83a:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800f83c:	68bb      	ldr	r3, [r7, #8]
 800f83e:	781b      	ldrb	r3, [r3, #0]
 800f840:	011a      	lsls	r2, r3, #4
 800f842:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800f844:	4413      	add	r3, r2
 800f846:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 800f84a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800f84e:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800f852:	881b      	ldrh	r3, [r3, #0]
 800f854:	b29b      	uxth	r3, r3
 800f856:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800f85a:	b29a      	uxth	r2, r3
 800f85c:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800f860:	801a      	strh	r2, [r3, #0]
 800f862:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800f866:	881b      	ldrh	r3, [r3, #0]
 800f868:	b29b      	uxth	r3, r3
 800f86a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800f86e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800f872:	b29a      	uxth	r2, r3
 800f874:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800f878:	801a      	strh	r2, [r3, #0]
 800f87a:	e017      	b.n	800f8ac <HAL_PCD_EP_DB_Transmit+0x54e>
 800f87c:	68bb      	ldr	r3, [r7, #8]
 800f87e:	785b      	ldrb	r3, [r3, #1]
 800f880:	2b01      	cmp	r3, #1
 800f882:	d113      	bne.n	800f8ac <HAL_PCD_EP_DB_Transmit+0x54e>
 800f884:	68fb      	ldr	r3, [r7, #12]
 800f886:	681b      	ldr	r3, [r3, #0]
 800f888:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800f88c:	b29b      	uxth	r3, r3
 800f88e:	461a      	mov	r2, r3
 800f890:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800f892:	4413      	add	r3, r2
 800f894:	677b      	str	r3, [r7, #116]	@ 0x74
 800f896:	68bb      	ldr	r3, [r7, #8]
 800f898:	781b      	ldrb	r3, [r3, #0]
 800f89a:	011a      	lsls	r2, r3, #4
 800f89c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800f89e:	4413      	add	r3, r2
 800f8a0:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 800f8a4:	673b      	str	r3, [r7, #112]	@ 0x70
 800f8a6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800f8a8:	2200      	movs	r2, #0
 800f8aa:	801a      	strh	r2, [r3, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 800f8ac:	68bb      	ldr	r3, [r7, #8]
 800f8ae:	781b      	ldrb	r3, [r3, #0]
 800f8b0:	4619      	mov	r1, r3
 800f8b2:	68f8      	ldr	r0, [r7, #12]
 800f8b4:	f005 f965 	bl	8014b82 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 800f8b8:	88fb      	ldrh	r3, [r7, #6]
 800f8ba:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800f8be:	2b00      	cmp	r3, #0
 800f8c0:	f040 811a 	bne.w	800faf8 <HAL_PCD_EP_DB_Transmit+0x79a>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 800f8c4:	68fb      	ldr	r3, [r7, #12]
 800f8c6:	681b      	ldr	r3, [r3, #0]
 800f8c8:	461a      	mov	r2, r3
 800f8ca:	68bb      	ldr	r3, [r7, #8]
 800f8cc:	781b      	ldrb	r3, [r3, #0]
 800f8ce:	009b      	lsls	r3, r3, #2
 800f8d0:	4413      	add	r3, r2
 800f8d2:	881b      	ldrh	r3, [r3, #0]
 800f8d4:	b29b      	uxth	r3, r3
 800f8d6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800f8da:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800f8de:	f8a7 3088 	strh.w	r3, [r7, #136]	@ 0x88
 800f8e2:	68fb      	ldr	r3, [r7, #12]
 800f8e4:	681b      	ldr	r3, [r3, #0]
 800f8e6:	461a      	mov	r2, r3
 800f8e8:	68bb      	ldr	r3, [r7, #8]
 800f8ea:	781b      	ldrb	r3, [r3, #0]
 800f8ec:	009b      	lsls	r3, r3, #2
 800f8ee:	441a      	add	r2, r3
 800f8f0:	f8b7 3088 	ldrh.w	r3, [r7, #136]	@ 0x88
 800f8f4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800f8f8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800f8fc:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800f900:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800f904:	b29b      	uxth	r3, r3
 800f906:	8013      	strh	r3, [r2, #0]
 800f908:	e0f6      	b.n	800faf8 <HAL_PCD_EP_DB_Transmit+0x79a>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 800f90a:	88fb      	ldrh	r3, [r7, #6]
 800f90c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800f910:	2b00      	cmp	r3, #0
 800f912:	d121      	bne.n	800f958 <HAL_PCD_EP_DB_Transmit+0x5fa>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 800f914:	68fb      	ldr	r3, [r7, #12]
 800f916:	681b      	ldr	r3, [r3, #0]
 800f918:	461a      	mov	r2, r3
 800f91a:	68bb      	ldr	r3, [r7, #8]
 800f91c:	781b      	ldrb	r3, [r3, #0]
 800f91e:	009b      	lsls	r3, r3, #2
 800f920:	4413      	add	r3, r2
 800f922:	881b      	ldrh	r3, [r3, #0]
 800f924:	b29b      	uxth	r3, r3
 800f926:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800f92a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800f92e:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
 800f932:	68fb      	ldr	r3, [r7, #12]
 800f934:	681b      	ldr	r3, [r3, #0]
 800f936:	461a      	mov	r2, r3
 800f938:	68bb      	ldr	r3, [r7, #8]
 800f93a:	781b      	ldrb	r3, [r3, #0]
 800f93c:	009b      	lsls	r3, r3, #2
 800f93e:	441a      	add	r2, r3
 800f940:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 800f944:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800f948:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800f94c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800f950:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800f954:	b29b      	uxth	r3, r3
 800f956:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 800f958:	68bb      	ldr	r3, [r7, #8]
 800f95a:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800f95e:	2b01      	cmp	r3, #1
 800f960:	f040 80ca 	bne.w	800faf8 <HAL_PCD_EP_DB_Transmit+0x79a>
      {
        ep->xfer_buff += TxPctSize;
 800f964:	68bb      	ldr	r3, [r7, #8]
 800f966:	695a      	ldr	r2, [r3, #20]
 800f968:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 800f96c:	441a      	add	r2, r3
 800f96e:	68bb      	ldr	r3, [r7, #8]
 800f970:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 800f972:	68bb      	ldr	r3, [r7, #8]
 800f974:	69da      	ldr	r2, [r3, #28]
 800f976:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 800f97a:	441a      	add	r2, r3
 800f97c:	68bb      	ldr	r3, [r7, #8]
 800f97e:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 800f980:	68bb      	ldr	r3, [r7, #8]
 800f982:	6a1a      	ldr	r2, [r3, #32]
 800f984:	68bb      	ldr	r3, [r7, #8]
 800f986:	691b      	ldr	r3, [r3, #16]
 800f988:	429a      	cmp	r2, r3
 800f98a:	d30b      	bcc.n	800f9a4 <HAL_PCD_EP_DB_Transmit+0x646>
        {
          len = ep->maxpacket;
 800f98c:	68bb      	ldr	r3, [r7, #8]
 800f98e:	691b      	ldr	r3, [r3, #16]
 800f990:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
          ep->xfer_len_db -= len;
 800f994:	68bb      	ldr	r3, [r7, #8]
 800f996:	6a1a      	ldr	r2, [r3, #32]
 800f998:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800f99c:	1ad2      	subs	r2, r2, r3
 800f99e:	68bb      	ldr	r3, [r7, #8]
 800f9a0:	621a      	str	r2, [r3, #32]
 800f9a2:	e017      	b.n	800f9d4 <HAL_PCD_EP_DB_Transmit+0x676>
        }
        else if (ep->xfer_len_db == 0U)
 800f9a4:	68bb      	ldr	r3, [r7, #8]
 800f9a6:	6a1b      	ldr	r3, [r3, #32]
 800f9a8:	2b00      	cmp	r3, #0
 800f9aa:	d108      	bne.n	800f9be <HAL_PCD_EP_DB_Transmit+0x660>
        {
          len = TxPctSize;
 800f9ac:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 800f9b0:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
          ep->xfer_fill_db = 0U;
 800f9b4:	68bb      	ldr	r3, [r7, #8]
 800f9b6:	2200      	movs	r2, #0
 800f9b8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 800f9bc:	e00a      	b.n	800f9d4 <HAL_PCD_EP_DB_Transmit+0x676>
        }
        else
        {
          len = ep->xfer_len_db;
 800f9be:	68bb      	ldr	r3, [r7, #8]
 800f9c0:	6a1b      	ldr	r3, [r3, #32]
 800f9c2:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
          ep->xfer_len_db = 0U;
 800f9c6:	68bb      	ldr	r3, [r7, #8]
 800f9c8:	2200      	movs	r2, #0
 800f9ca:	621a      	str	r2, [r3, #32]
          ep->xfer_fill_db = 0;
 800f9cc:	68bb      	ldr	r3, [r7, #8]
 800f9ce:	2200      	movs	r2, #0
 800f9d0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
        }

        /* Set the Double buffer counter for pmabuffer1 */
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 800f9d4:	68fb      	ldr	r3, [r7, #12]
 800f9d6:	681b      	ldr	r3, [r3, #0]
 800f9d8:	657b      	str	r3, [r7, #84]	@ 0x54
 800f9da:	68bb      	ldr	r3, [r7, #8]
 800f9dc:	785b      	ldrb	r3, [r3, #1]
 800f9de:	2b00      	cmp	r3, #0
 800f9e0:	d165      	bne.n	800faae <HAL_PCD_EP_DB_Transmit+0x750>
 800f9e2:	68fb      	ldr	r3, [r7, #12]
 800f9e4:	681b      	ldr	r3, [r3, #0]
 800f9e6:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800f9e8:	68fb      	ldr	r3, [r7, #12]
 800f9ea:	681b      	ldr	r3, [r3, #0]
 800f9ec:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800f9f0:	b29b      	uxth	r3, r3
 800f9f2:	461a      	mov	r2, r3
 800f9f4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800f9f6:	4413      	add	r3, r2
 800f9f8:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800f9fa:	68bb      	ldr	r3, [r7, #8]
 800f9fc:	781b      	ldrb	r3, [r3, #0]
 800f9fe:	011a      	lsls	r2, r3, #4
 800fa00:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800fa02:	4413      	add	r3, r2
 800fa04:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 800fa08:	65bb      	str	r3, [r7, #88]	@ 0x58
 800fa0a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800fa0c:	881b      	ldrh	r3, [r3, #0]
 800fa0e:	b29b      	uxth	r3, r3
 800fa10:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800fa14:	b29a      	uxth	r2, r3
 800fa16:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800fa18:	801a      	strh	r2, [r3, #0]
 800fa1a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800fa1e:	2b3e      	cmp	r3, #62	@ 0x3e
 800fa20:	d91d      	bls.n	800fa5e <HAL_PCD_EP_DB_Transmit+0x700>
 800fa22:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800fa26:	095b      	lsrs	r3, r3, #5
 800fa28:	66bb      	str	r3, [r7, #104]	@ 0x68
 800fa2a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800fa2e:	f003 031f 	and.w	r3, r3, #31
 800fa32:	2b00      	cmp	r3, #0
 800fa34:	d102      	bne.n	800fa3c <HAL_PCD_EP_DB_Transmit+0x6de>
 800fa36:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800fa38:	3b01      	subs	r3, #1
 800fa3a:	66bb      	str	r3, [r7, #104]	@ 0x68
 800fa3c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800fa3e:	881b      	ldrh	r3, [r3, #0]
 800fa40:	b29a      	uxth	r2, r3
 800fa42:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800fa44:	b29b      	uxth	r3, r3
 800fa46:	029b      	lsls	r3, r3, #10
 800fa48:	b29b      	uxth	r3, r3
 800fa4a:	4313      	orrs	r3, r2
 800fa4c:	b29b      	uxth	r3, r3
 800fa4e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800fa52:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800fa56:	b29a      	uxth	r2, r3
 800fa58:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800fa5a:	801a      	strh	r2, [r3, #0]
 800fa5c:	e041      	b.n	800fae2 <HAL_PCD_EP_DB_Transmit+0x784>
 800fa5e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800fa62:	2b00      	cmp	r3, #0
 800fa64:	d10a      	bne.n	800fa7c <HAL_PCD_EP_DB_Transmit+0x71e>
 800fa66:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800fa68:	881b      	ldrh	r3, [r3, #0]
 800fa6a:	b29b      	uxth	r3, r3
 800fa6c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800fa70:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800fa74:	b29a      	uxth	r2, r3
 800fa76:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800fa78:	801a      	strh	r2, [r3, #0]
 800fa7a:	e032      	b.n	800fae2 <HAL_PCD_EP_DB_Transmit+0x784>
 800fa7c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800fa80:	085b      	lsrs	r3, r3, #1
 800fa82:	66bb      	str	r3, [r7, #104]	@ 0x68
 800fa84:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800fa88:	f003 0301 	and.w	r3, r3, #1
 800fa8c:	2b00      	cmp	r3, #0
 800fa8e:	d002      	beq.n	800fa96 <HAL_PCD_EP_DB_Transmit+0x738>
 800fa90:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800fa92:	3301      	adds	r3, #1
 800fa94:	66bb      	str	r3, [r7, #104]	@ 0x68
 800fa96:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800fa98:	881b      	ldrh	r3, [r3, #0]
 800fa9a:	b29a      	uxth	r2, r3
 800fa9c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800fa9e:	b29b      	uxth	r3, r3
 800faa0:	029b      	lsls	r3, r3, #10
 800faa2:	b29b      	uxth	r3, r3
 800faa4:	4313      	orrs	r3, r2
 800faa6:	b29a      	uxth	r2, r3
 800faa8:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800faaa:	801a      	strh	r2, [r3, #0]
 800faac:	e019      	b.n	800fae2 <HAL_PCD_EP_DB_Transmit+0x784>
 800faae:	68bb      	ldr	r3, [r7, #8]
 800fab0:	785b      	ldrb	r3, [r3, #1]
 800fab2:	2b01      	cmp	r3, #1
 800fab4:	d115      	bne.n	800fae2 <HAL_PCD_EP_DB_Transmit+0x784>
 800fab6:	68fb      	ldr	r3, [r7, #12]
 800fab8:	681b      	ldr	r3, [r3, #0]
 800faba:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800fabe:	b29b      	uxth	r3, r3
 800fac0:	461a      	mov	r2, r3
 800fac2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800fac4:	4413      	add	r3, r2
 800fac6:	657b      	str	r3, [r7, #84]	@ 0x54
 800fac8:	68bb      	ldr	r3, [r7, #8]
 800faca:	781b      	ldrb	r3, [r3, #0]
 800facc:	011a      	lsls	r2, r3, #4
 800face:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800fad0:	4413      	add	r3, r2
 800fad2:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 800fad6:	653b      	str	r3, [r7, #80]	@ 0x50
 800fad8:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800fadc:	b29a      	uxth	r2, r3
 800fade:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800fae0:	801a      	strh	r2, [r3, #0]

        /* Copy the user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr1, (uint16_t)len);
 800fae2:	68fb      	ldr	r3, [r7, #12]
 800fae4:	6818      	ldr	r0, [r3, #0]
 800fae6:	68bb      	ldr	r3, [r7, #8]
 800fae8:	6959      	ldr	r1, [r3, #20]
 800faea:	68bb      	ldr	r3, [r7, #8]
 800faec:	895a      	ldrh	r2, [r3, #10]
 800faee:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800faf2:	b29b      	uxth	r3, r3
 800faf4:	f003 fbf7 	bl	80132e6 <USB_WritePMA>
      }
    }
  }

  /*enable endpoint IN*/
  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 800faf8:	68fb      	ldr	r3, [r7, #12]
 800fafa:	681b      	ldr	r3, [r3, #0]
 800fafc:	461a      	mov	r2, r3
 800fafe:	68bb      	ldr	r3, [r7, #8]
 800fb00:	781b      	ldrb	r3, [r3, #0]
 800fb02:	009b      	lsls	r3, r3, #2
 800fb04:	4413      	add	r3, r2
 800fb06:	881b      	ldrh	r3, [r3, #0]
 800fb08:	b29b      	uxth	r3, r3
 800fb0a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800fb0e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800fb12:	82bb      	strh	r3, [r7, #20]
 800fb14:	8abb      	ldrh	r3, [r7, #20]
 800fb16:	f083 0310 	eor.w	r3, r3, #16
 800fb1a:	82bb      	strh	r3, [r7, #20]
 800fb1c:	8abb      	ldrh	r3, [r7, #20]
 800fb1e:	f083 0320 	eor.w	r3, r3, #32
 800fb22:	82bb      	strh	r3, [r7, #20]
 800fb24:	68fb      	ldr	r3, [r7, #12]
 800fb26:	681b      	ldr	r3, [r3, #0]
 800fb28:	461a      	mov	r2, r3
 800fb2a:	68bb      	ldr	r3, [r7, #8]
 800fb2c:	781b      	ldrb	r3, [r3, #0]
 800fb2e:	009b      	lsls	r3, r3, #2
 800fb30:	441a      	add	r2, r3
 800fb32:	8abb      	ldrh	r3, [r7, #20]
 800fb34:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800fb38:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800fb3c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800fb40:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800fb44:	b29b      	uxth	r3, r3
 800fb46:	8013      	strh	r3, [r2, #0]

  return HAL_OK;
 800fb48:	2300      	movs	r3, #0
}
 800fb4a:	4618      	mov	r0, r3
 800fb4c:	3790      	adds	r7, #144	@ 0x90
 800fb4e:	46bd      	mov	sp, r7
 800fb50:	bd80      	pop	{r7, pc}

0800fb52 <HAL_PCDEx_PMAConfig>:
  * @retval HAL status
  */

HAL_StatusTypeDef  HAL_PCDEx_PMAConfig(PCD_HandleTypeDef *hpcd, uint16_t ep_addr,
                                       uint16_t ep_kind, uint32_t pmaadress)
{
 800fb52:	b480      	push	{r7}
 800fb54:	b087      	sub	sp, #28
 800fb56:	af00      	add	r7, sp, #0
 800fb58:	60f8      	str	r0, [r7, #12]
 800fb5a:	607b      	str	r3, [r7, #4]
 800fb5c:	460b      	mov	r3, r1
 800fb5e:	817b      	strh	r3, [r7, #10]
 800fb60:	4613      	mov	r3, r2
 800fb62:	813b      	strh	r3, [r7, #8]
  PCD_EPTypeDef *ep;

  /* initialize ep structure*/
  if ((0x80U & ep_addr) == 0x80U)
 800fb64:	897b      	ldrh	r3, [r7, #10]
 800fb66:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800fb6a:	b29b      	uxth	r3, r3
 800fb6c:	2b00      	cmp	r3, #0
 800fb6e:	d00b      	beq.n	800fb88 <HAL_PCDEx_PMAConfig+0x36>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800fb70:	897b      	ldrh	r3, [r7, #10]
 800fb72:	f003 0207 	and.w	r2, r3, #7
 800fb76:	4613      	mov	r3, r2
 800fb78:	009b      	lsls	r3, r3, #2
 800fb7a:	4413      	add	r3, r2
 800fb7c:	00db      	lsls	r3, r3, #3
 800fb7e:	3310      	adds	r3, #16
 800fb80:	68fa      	ldr	r2, [r7, #12]
 800fb82:	4413      	add	r3, r2
 800fb84:	617b      	str	r3, [r7, #20]
 800fb86:	e009      	b.n	800fb9c <HAL_PCDEx_PMAConfig+0x4a>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 800fb88:	897a      	ldrh	r2, [r7, #10]
 800fb8a:	4613      	mov	r3, r2
 800fb8c:	009b      	lsls	r3, r3, #2
 800fb8e:	4413      	add	r3, r2
 800fb90:	00db      	lsls	r3, r3, #3
 800fb92:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800fb96:	68fa      	ldr	r2, [r7, #12]
 800fb98:	4413      	add	r3, r2
 800fb9a:	617b      	str	r3, [r7, #20]
  }

  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 800fb9c:	893b      	ldrh	r3, [r7, #8]
 800fb9e:	2b00      	cmp	r3, #0
 800fba0:	d107      	bne.n	800fbb2 <HAL_PCDEx_PMAConfig+0x60>
  {
    /* Single Buffer */
    ep->doublebuffer = 0U;
 800fba2:	697b      	ldr	r3, [r7, #20]
 800fba4:	2200      	movs	r2, #0
 800fba6:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaadress = (uint16_t)pmaadress;
 800fba8:	687b      	ldr	r3, [r7, #4]
 800fbaa:	b29a      	uxth	r2, r3
 800fbac:	697b      	ldr	r3, [r7, #20]
 800fbae:	80da      	strh	r2, [r3, #6]
 800fbb0:	e00b      	b.n	800fbca <HAL_PCDEx_PMAConfig+0x78>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  else /* USB_DBL_BUF */
  {
    /* Double Buffer Endpoint */
    ep->doublebuffer = 1U;
 800fbb2:	697b      	ldr	r3, [r7, #20]
 800fbb4:	2201      	movs	r2, #1
 800fbb6:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
 800fbb8:	687b      	ldr	r3, [r7, #4]
 800fbba:	b29a      	uxth	r2, r3
 800fbbc:	697b      	ldr	r3, [r7, #20]
 800fbbe:	811a      	strh	r2, [r3, #8]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
 800fbc0:	687b      	ldr	r3, [r7, #4]
 800fbc2:	0c1b      	lsrs	r3, r3, #16
 800fbc4:	b29a      	uxth	r2, r3
 800fbc6:	697b      	ldr	r3, [r7, #20]
 800fbc8:	815a      	strh	r2, [r3, #10]
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 800fbca:	2300      	movs	r3, #0
}
 800fbcc:	4618      	mov	r0, r3
 800fbce:	371c      	adds	r7, #28
 800fbd0:	46bd      	mov	sp, r7
 800fbd2:	bc80      	pop	{r7}
 800fbd4:	4770      	bx	lr
	...

0800fbd8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800fbd8:	b580      	push	{r7, lr}
 800fbda:	b086      	sub	sp, #24
 800fbdc:	af00      	add	r7, sp, #0
 800fbde:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800fbe0:	687b      	ldr	r3, [r7, #4]
 800fbe2:	2b00      	cmp	r3, #0
 800fbe4:	d101      	bne.n	800fbea <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800fbe6:	2301      	movs	r3, #1
 800fbe8:	e272      	b.n	80100d0 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800fbea:	687b      	ldr	r3, [r7, #4]
 800fbec:	681b      	ldr	r3, [r3, #0]
 800fbee:	f003 0301 	and.w	r3, r3, #1
 800fbf2:	2b00      	cmp	r3, #0
 800fbf4:	f000 8087 	beq.w	800fd06 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800fbf8:	4b92      	ldr	r3, [pc, #584]	@ (800fe44 <HAL_RCC_OscConfig+0x26c>)
 800fbfa:	685b      	ldr	r3, [r3, #4]
 800fbfc:	f003 030c 	and.w	r3, r3, #12
 800fc00:	2b04      	cmp	r3, #4
 800fc02:	d00c      	beq.n	800fc1e <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800fc04:	4b8f      	ldr	r3, [pc, #572]	@ (800fe44 <HAL_RCC_OscConfig+0x26c>)
 800fc06:	685b      	ldr	r3, [r3, #4]
 800fc08:	f003 030c 	and.w	r3, r3, #12
 800fc0c:	2b08      	cmp	r3, #8
 800fc0e:	d112      	bne.n	800fc36 <HAL_RCC_OscConfig+0x5e>
 800fc10:	4b8c      	ldr	r3, [pc, #560]	@ (800fe44 <HAL_RCC_OscConfig+0x26c>)
 800fc12:	685b      	ldr	r3, [r3, #4]
 800fc14:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800fc18:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800fc1c:	d10b      	bne.n	800fc36 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800fc1e:	4b89      	ldr	r3, [pc, #548]	@ (800fe44 <HAL_RCC_OscConfig+0x26c>)
 800fc20:	681b      	ldr	r3, [r3, #0]
 800fc22:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800fc26:	2b00      	cmp	r3, #0
 800fc28:	d06c      	beq.n	800fd04 <HAL_RCC_OscConfig+0x12c>
 800fc2a:	687b      	ldr	r3, [r7, #4]
 800fc2c:	685b      	ldr	r3, [r3, #4]
 800fc2e:	2b00      	cmp	r3, #0
 800fc30:	d168      	bne.n	800fd04 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800fc32:	2301      	movs	r3, #1
 800fc34:	e24c      	b.n	80100d0 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800fc36:	687b      	ldr	r3, [r7, #4]
 800fc38:	685b      	ldr	r3, [r3, #4]
 800fc3a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800fc3e:	d106      	bne.n	800fc4e <HAL_RCC_OscConfig+0x76>
 800fc40:	4b80      	ldr	r3, [pc, #512]	@ (800fe44 <HAL_RCC_OscConfig+0x26c>)
 800fc42:	681b      	ldr	r3, [r3, #0]
 800fc44:	4a7f      	ldr	r2, [pc, #508]	@ (800fe44 <HAL_RCC_OscConfig+0x26c>)
 800fc46:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800fc4a:	6013      	str	r3, [r2, #0]
 800fc4c:	e02e      	b.n	800fcac <HAL_RCC_OscConfig+0xd4>
 800fc4e:	687b      	ldr	r3, [r7, #4]
 800fc50:	685b      	ldr	r3, [r3, #4]
 800fc52:	2b00      	cmp	r3, #0
 800fc54:	d10c      	bne.n	800fc70 <HAL_RCC_OscConfig+0x98>
 800fc56:	4b7b      	ldr	r3, [pc, #492]	@ (800fe44 <HAL_RCC_OscConfig+0x26c>)
 800fc58:	681b      	ldr	r3, [r3, #0]
 800fc5a:	4a7a      	ldr	r2, [pc, #488]	@ (800fe44 <HAL_RCC_OscConfig+0x26c>)
 800fc5c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800fc60:	6013      	str	r3, [r2, #0]
 800fc62:	4b78      	ldr	r3, [pc, #480]	@ (800fe44 <HAL_RCC_OscConfig+0x26c>)
 800fc64:	681b      	ldr	r3, [r3, #0]
 800fc66:	4a77      	ldr	r2, [pc, #476]	@ (800fe44 <HAL_RCC_OscConfig+0x26c>)
 800fc68:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800fc6c:	6013      	str	r3, [r2, #0]
 800fc6e:	e01d      	b.n	800fcac <HAL_RCC_OscConfig+0xd4>
 800fc70:	687b      	ldr	r3, [r7, #4]
 800fc72:	685b      	ldr	r3, [r3, #4]
 800fc74:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800fc78:	d10c      	bne.n	800fc94 <HAL_RCC_OscConfig+0xbc>
 800fc7a:	4b72      	ldr	r3, [pc, #456]	@ (800fe44 <HAL_RCC_OscConfig+0x26c>)
 800fc7c:	681b      	ldr	r3, [r3, #0]
 800fc7e:	4a71      	ldr	r2, [pc, #452]	@ (800fe44 <HAL_RCC_OscConfig+0x26c>)
 800fc80:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800fc84:	6013      	str	r3, [r2, #0]
 800fc86:	4b6f      	ldr	r3, [pc, #444]	@ (800fe44 <HAL_RCC_OscConfig+0x26c>)
 800fc88:	681b      	ldr	r3, [r3, #0]
 800fc8a:	4a6e      	ldr	r2, [pc, #440]	@ (800fe44 <HAL_RCC_OscConfig+0x26c>)
 800fc8c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800fc90:	6013      	str	r3, [r2, #0]
 800fc92:	e00b      	b.n	800fcac <HAL_RCC_OscConfig+0xd4>
 800fc94:	4b6b      	ldr	r3, [pc, #428]	@ (800fe44 <HAL_RCC_OscConfig+0x26c>)
 800fc96:	681b      	ldr	r3, [r3, #0]
 800fc98:	4a6a      	ldr	r2, [pc, #424]	@ (800fe44 <HAL_RCC_OscConfig+0x26c>)
 800fc9a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800fc9e:	6013      	str	r3, [r2, #0]
 800fca0:	4b68      	ldr	r3, [pc, #416]	@ (800fe44 <HAL_RCC_OscConfig+0x26c>)
 800fca2:	681b      	ldr	r3, [r3, #0]
 800fca4:	4a67      	ldr	r2, [pc, #412]	@ (800fe44 <HAL_RCC_OscConfig+0x26c>)
 800fca6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800fcaa:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800fcac:	687b      	ldr	r3, [r7, #4]
 800fcae:	685b      	ldr	r3, [r3, #4]
 800fcb0:	2b00      	cmp	r3, #0
 800fcb2:	d013      	beq.n	800fcdc <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800fcb4:	f7fd f8e2 	bl	800ce7c <HAL_GetTick>
 800fcb8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800fcba:	e008      	b.n	800fcce <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800fcbc:	f7fd f8de 	bl	800ce7c <HAL_GetTick>
 800fcc0:	4602      	mov	r2, r0
 800fcc2:	693b      	ldr	r3, [r7, #16]
 800fcc4:	1ad3      	subs	r3, r2, r3
 800fcc6:	2b64      	cmp	r3, #100	@ 0x64
 800fcc8:	d901      	bls.n	800fcce <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800fcca:	2303      	movs	r3, #3
 800fccc:	e200      	b.n	80100d0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800fcce:	4b5d      	ldr	r3, [pc, #372]	@ (800fe44 <HAL_RCC_OscConfig+0x26c>)
 800fcd0:	681b      	ldr	r3, [r3, #0]
 800fcd2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800fcd6:	2b00      	cmp	r3, #0
 800fcd8:	d0f0      	beq.n	800fcbc <HAL_RCC_OscConfig+0xe4>
 800fcda:	e014      	b.n	800fd06 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800fcdc:	f7fd f8ce 	bl	800ce7c <HAL_GetTick>
 800fce0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800fce2:	e008      	b.n	800fcf6 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800fce4:	f7fd f8ca 	bl	800ce7c <HAL_GetTick>
 800fce8:	4602      	mov	r2, r0
 800fcea:	693b      	ldr	r3, [r7, #16]
 800fcec:	1ad3      	subs	r3, r2, r3
 800fcee:	2b64      	cmp	r3, #100	@ 0x64
 800fcf0:	d901      	bls.n	800fcf6 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800fcf2:	2303      	movs	r3, #3
 800fcf4:	e1ec      	b.n	80100d0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800fcf6:	4b53      	ldr	r3, [pc, #332]	@ (800fe44 <HAL_RCC_OscConfig+0x26c>)
 800fcf8:	681b      	ldr	r3, [r3, #0]
 800fcfa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800fcfe:	2b00      	cmp	r3, #0
 800fd00:	d1f0      	bne.n	800fce4 <HAL_RCC_OscConfig+0x10c>
 800fd02:	e000      	b.n	800fd06 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800fd04:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800fd06:	687b      	ldr	r3, [r7, #4]
 800fd08:	681b      	ldr	r3, [r3, #0]
 800fd0a:	f003 0302 	and.w	r3, r3, #2
 800fd0e:	2b00      	cmp	r3, #0
 800fd10:	d063      	beq.n	800fdda <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800fd12:	4b4c      	ldr	r3, [pc, #304]	@ (800fe44 <HAL_RCC_OscConfig+0x26c>)
 800fd14:	685b      	ldr	r3, [r3, #4]
 800fd16:	f003 030c 	and.w	r3, r3, #12
 800fd1a:	2b00      	cmp	r3, #0
 800fd1c:	d00b      	beq.n	800fd36 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800fd1e:	4b49      	ldr	r3, [pc, #292]	@ (800fe44 <HAL_RCC_OscConfig+0x26c>)
 800fd20:	685b      	ldr	r3, [r3, #4]
 800fd22:	f003 030c 	and.w	r3, r3, #12
 800fd26:	2b08      	cmp	r3, #8
 800fd28:	d11c      	bne.n	800fd64 <HAL_RCC_OscConfig+0x18c>
 800fd2a:	4b46      	ldr	r3, [pc, #280]	@ (800fe44 <HAL_RCC_OscConfig+0x26c>)
 800fd2c:	685b      	ldr	r3, [r3, #4]
 800fd2e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800fd32:	2b00      	cmp	r3, #0
 800fd34:	d116      	bne.n	800fd64 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800fd36:	4b43      	ldr	r3, [pc, #268]	@ (800fe44 <HAL_RCC_OscConfig+0x26c>)
 800fd38:	681b      	ldr	r3, [r3, #0]
 800fd3a:	f003 0302 	and.w	r3, r3, #2
 800fd3e:	2b00      	cmp	r3, #0
 800fd40:	d005      	beq.n	800fd4e <HAL_RCC_OscConfig+0x176>
 800fd42:	687b      	ldr	r3, [r7, #4]
 800fd44:	691b      	ldr	r3, [r3, #16]
 800fd46:	2b01      	cmp	r3, #1
 800fd48:	d001      	beq.n	800fd4e <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800fd4a:	2301      	movs	r3, #1
 800fd4c:	e1c0      	b.n	80100d0 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800fd4e:	4b3d      	ldr	r3, [pc, #244]	@ (800fe44 <HAL_RCC_OscConfig+0x26c>)
 800fd50:	681b      	ldr	r3, [r3, #0]
 800fd52:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800fd56:	687b      	ldr	r3, [r7, #4]
 800fd58:	695b      	ldr	r3, [r3, #20]
 800fd5a:	00db      	lsls	r3, r3, #3
 800fd5c:	4939      	ldr	r1, [pc, #228]	@ (800fe44 <HAL_RCC_OscConfig+0x26c>)
 800fd5e:	4313      	orrs	r3, r2
 800fd60:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800fd62:	e03a      	b.n	800fdda <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800fd64:	687b      	ldr	r3, [r7, #4]
 800fd66:	691b      	ldr	r3, [r3, #16]
 800fd68:	2b00      	cmp	r3, #0
 800fd6a:	d020      	beq.n	800fdae <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800fd6c:	4b36      	ldr	r3, [pc, #216]	@ (800fe48 <HAL_RCC_OscConfig+0x270>)
 800fd6e:	2201      	movs	r2, #1
 800fd70:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800fd72:	f7fd f883 	bl	800ce7c <HAL_GetTick>
 800fd76:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800fd78:	e008      	b.n	800fd8c <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800fd7a:	f7fd f87f 	bl	800ce7c <HAL_GetTick>
 800fd7e:	4602      	mov	r2, r0
 800fd80:	693b      	ldr	r3, [r7, #16]
 800fd82:	1ad3      	subs	r3, r2, r3
 800fd84:	2b02      	cmp	r3, #2
 800fd86:	d901      	bls.n	800fd8c <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 800fd88:	2303      	movs	r3, #3
 800fd8a:	e1a1      	b.n	80100d0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800fd8c:	4b2d      	ldr	r3, [pc, #180]	@ (800fe44 <HAL_RCC_OscConfig+0x26c>)
 800fd8e:	681b      	ldr	r3, [r3, #0]
 800fd90:	f003 0302 	and.w	r3, r3, #2
 800fd94:	2b00      	cmp	r3, #0
 800fd96:	d0f0      	beq.n	800fd7a <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800fd98:	4b2a      	ldr	r3, [pc, #168]	@ (800fe44 <HAL_RCC_OscConfig+0x26c>)
 800fd9a:	681b      	ldr	r3, [r3, #0]
 800fd9c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800fda0:	687b      	ldr	r3, [r7, #4]
 800fda2:	695b      	ldr	r3, [r3, #20]
 800fda4:	00db      	lsls	r3, r3, #3
 800fda6:	4927      	ldr	r1, [pc, #156]	@ (800fe44 <HAL_RCC_OscConfig+0x26c>)
 800fda8:	4313      	orrs	r3, r2
 800fdaa:	600b      	str	r3, [r1, #0]
 800fdac:	e015      	b.n	800fdda <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800fdae:	4b26      	ldr	r3, [pc, #152]	@ (800fe48 <HAL_RCC_OscConfig+0x270>)
 800fdb0:	2200      	movs	r2, #0
 800fdb2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800fdb4:	f7fd f862 	bl	800ce7c <HAL_GetTick>
 800fdb8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800fdba:	e008      	b.n	800fdce <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800fdbc:	f7fd f85e 	bl	800ce7c <HAL_GetTick>
 800fdc0:	4602      	mov	r2, r0
 800fdc2:	693b      	ldr	r3, [r7, #16]
 800fdc4:	1ad3      	subs	r3, r2, r3
 800fdc6:	2b02      	cmp	r3, #2
 800fdc8:	d901      	bls.n	800fdce <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800fdca:	2303      	movs	r3, #3
 800fdcc:	e180      	b.n	80100d0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800fdce:	4b1d      	ldr	r3, [pc, #116]	@ (800fe44 <HAL_RCC_OscConfig+0x26c>)
 800fdd0:	681b      	ldr	r3, [r3, #0]
 800fdd2:	f003 0302 	and.w	r3, r3, #2
 800fdd6:	2b00      	cmp	r3, #0
 800fdd8:	d1f0      	bne.n	800fdbc <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800fdda:	687b      	ldr	r3, [r7, #4]
 800fddc:	681b      	ldr	r3, [r3, #0]
 800fdde:	f003 0308 	and.w	r3, r3, #8
 800fde2:	2b00      	cmp	r3, #0
 800fde4:	d03a      	beq.n	800fe5c <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800fde6:	687b      	ldr	r3, [r7, #4]
 800fde8:	699b      	ldr	r3, [r3, #24]
 800fdea:	2b00      	cmp	r3, #0
 800fdec:	d019      	beq.n	800fe22 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800fdee:	4b17      	ldr	r3, [pc, #92]	@ (800fe4c <HAL_RCC_OscConfig+0x274>)
 800fdf0:	2201      	movs	r2, #1
 800fdf2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800fdf4:	f7fd f842 	bl	800ce7c <HAL_GetTick>
 800fdf8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800fdfa:	e008      	b.n	800fe0e <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800fdfc:	f7fd f83e 	bl	800ce7c <HAL_GetTick>
 800fe00:	4602      	mov	r2, r0
 800fe02:	693b      	ldr	r3, [r7, #16]
 800fe04:	1ad3      	subs	r3, r2, r3
 800fe06:	2b02      	cmp	r3, #2
 800fe08:	d901      	bls.n	800fe0e <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800fe0a:	2303      	movs	r3, #3
 800fe0c:	e160      	b.n	80100d0 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800fe0e:	4b0d      	ldr	r3, [pc, #52]	@ (800fe44 <HAL_RCC_OscConfig+0x26c>)
 800fe10:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800fe12:	f003 0302 	and.w	r3, r3, #2
 800fe16:	2b00      	cmp	r3, #0
 800fe18:	d0f0      	beq.n	800fdfc <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800fe1a:	2001      	movs	r0, #1
 800fe1c:	f000 fa9c 	bl	8010358 <RCC_Delay>
 800fe20:	e01c      	b.n	800fe5c <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800fe22:	4b0a      	ldr	r3, [pc, #40]	@ (800fe4c <HAL_RCC_OscConfig+0x274>)
 800fe24:	2200      	movs	r2, #0
 800fe26:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800fe28:	f7fd f828 	bl	800ce7c <HAL_GetTick>
 800fe2c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800fe2e:	e00f      	b.n	800fe50 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800fe30:	f7fd f824 	bl	800ce7c <HAL_GetTick>
 800fe34:	4602      	mov	r2, r0
 800fe36:	693b      	ldr	r3, [r7, #16]
 800fe38:	1ad3      	subs	r3, r2, r3
 800fe3a:	2b02      	cmp	r3, #2
 800fe3c:	d908      	bls.n	800fe50 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800fe3e:	2303      	movs	r3, #3
 800fe40:	e146      	b.n	80100d0 <HAL_RCC_OscConfig+0x4f8>
 800fe42:	bf00      	nop
 800fe44:	40021000 	.word	0x40021000
 800fe48:	42420000 	.word	0x42420000
 800fe4c:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800fe50:	4b92      	ldr	r3, [pc, #584]	@ (801009c <HAL_RCC_OscConfig+0x4c4>)
 800fe52:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800fe54:	f003 0302 	and.w	r3, r3, #2
 800fe58:	2b00      	cmp	r3, #0
 800fe5a:	d1e9      	bne.n	800fe30 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800fe5c:	687b      	ldr	r3, [r7, #4]
 800fe5e:	681b      	ldr	r3, [r3, #0]
 800fe60:	f003 0304 	and.w	r3, r3, #4
 800fe64:	2b00      	cmp	r3, #0
 800fe66:	f000 80a6 	beq.w	800ffb6 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800fe6a:	2300      	movs	r3, #0
 800fe6c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800fe6e:	4b8b      	ldr	r3, [pc, #556]	@ (801009c <HAL_RCC_OscConfig+0x4c4>)
 800fe70:	69db      	ldr	r3, [r3, #28]
 800fe72:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800fe76:	2b00      	cmp	r3, #0
 800fe78:	d10d      	bne.n	800fe96 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800fe7a:	4b88      	ldr	r3, [pc, #544]	@ (801009c <HAL_RCC_OscConfig+0x4c4>)
 800fe7c:	69db      	ldr	r3, [r3, #28]
 800fe7e:	4a87      	ldr	r2, [pc, #540]	@ (801009c <HAL_RCC_OscConfig+0x4c4>)
 800fe80:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800fe84:	61d3      	str	r3, [r2, #28]
 800fe86:	4b85      	ldr	r3, [pc, #532]	@ (801009c <HAL_RCC_OscConfig+0x4c4>)
 800fe88:	69db      	ldr	r3, [r3, #28]
 800fe8a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800fe8e:	60bb      	str	r3, [r7, #8]
 800fe90:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800fe92:	2301      	movs	r3, #1
 800fe94:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800fe96:	4b82      	ldr	r3, [pc, #520]	@ (80100a0 <HAL_RCC_OscConfig+0x4c8>)
 800fe98:	681b      	ldr	r3, [r3, #0]
 800fe9a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800fe9e:	2b00      	cmp	r3, #0
 800fea0:	d118      	bne.n	800fed4 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800fea2:	4b7f      	ldr	r3, [pc, #508]	@ (80100a0 <HAL_RCC_OscConfig+0x4c8>)
 800fea4:	681b      	ldr	r3, [r3, #0]
 800fea6:	4a7e      	ldr	r2, [pc, #504]	@ (80100a0 <HAL_RCC_OscConfig+0x4c8>)
 800fea8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800feac:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800feae:	f7fc ffe5 	bl	800ce7c <HAL_GetTick>
 800feb2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800feb4:	e008      	b.n	800fec8 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800feb6:	f7fc ffe1 	bl	800ce7c <HAL_GetTick>
 800feba:	4602      	mov	r2, r0
 800febc:	693b      	ldr	r3, [r7, #16]
 800febe:	1ad3      	subs	r3, r2, r3
 800fec0:	2b64      	cmp	r3, #100	@ 0x64
 800fec2:	d901      	bls.n	800fec8 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 800fec4:	2303      	movs	r3, #3
 800fec6:	e103      	b.n	80100d0 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800fec8:	4b75      	ldr	r3, [pc, #468]	@ (80100a0 <HAL_RCC_OscConfig+0x4c8>)
 800feca:	681b      	ldr	r3, [r3, #0]
 800fecc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800fed0:	2b00      	cmp	r3, #0
 800fed2:	d0f0      	beq.n	800feb6 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800fed4:	687b      	ldr	r3, [r7, #4]
 800fed6:	68db      	ldr	r3, [r3, #12]
 800fed8:	2b01      	cmp	r3, #1
 800feda:	d106      	bne.n	800feea <HAL_RCC_OscConfig+0x312>
 800fedc:	4b6f      	ldr	r3, [pc, #444]	@ (801009c <HAL_RCC_OscConfig+0x4c4>)
 800fede:	6a1b      	ldr	r3, [r3, #32]
 800fee0:	4a6e      	ldr	r2, [pc, #440]	@ (801009c <HAL_RCC_OscConfig+0x4c4>)
 800fee2:	f043 0301 	orr.w	r3, r3, #1
 800fee6:	6213      	str	r3, [r2, #32]
 800fee8:	e02d      	b.n	800ff46 <HAL_RCC_OscConfig+0x36e>
 800feea:	687b      	ldr	r3, [r7, #4]
 800feec:	68db      	ldr	r3, [r3, #12]
 800feee:	2b00      	cmp	r3, #0
 800fef0:	d10c      	bne.n	800ff0c <HAL_RCC_OscConfig+0x334>
 800fef2:	4b6a      	ldr	r3, [pc, #424]	@ (801009c <HAL_RCC_OscConfig+0x4c4>)
 800fef4:	6a1b      	ldr	r3, [r3, #32]
 800fef6:	4a69      	ldr	r2, [pc, #420]	@ (801009c <HAL_RCC_OscConfig+0x4c4>)
 800fef8:	f023 0301 	bic.w	r3, r3, #1
 800fefc:	6213      	str	r3, [r2, #32]
 800fefe:	4b67      	ldr	r3, [pc, #412]	@ (801009c <HAL_RCC_OscConfig+0x4c4>)
 800ff00:	6a1b      	ldr	r3, [r3, #32]
 800ff02:	4a66      	ldr	r2, [pc, #408]	@ (801009c <HAL_RCC_OscConfig+0x4c4>)
 800ff04:	f023 0304 	bic.w	r3, r3, #4
 800ff08:	6213      	str	r3, [r2, #32]
 800ff0a:	e01c      	b.n	800ff46 <HAL_RCC_OscConfig+0x36e>
 800ff0c:	687b      	ldr	r3, [r7, #4]
 800ff0e:	68db      	ldr	r3, [r3, #12]
 800ff10:	2b05      	cmp	r3, #5
 800ff12:	d10c      	bne.n	800ff2e <HAL_RCC_OscConfig+0x356>
 800ff14:	4b61      	ldr	r3, [pc, #388]	@ (801009c <HAL_RCC_OscConfig+0x4c4>)
 800ff16:	6a1b      	ldr	r3, [r3, #32]
 800ff18:	4a60      	ldr	r2, [pc, #384]	@ (801009c <HAL_RCC_OscConfig+0x4c4>)
 800ff1a:	f043 0304 	orr.w	r3, r3, #4
 800ff1e:	6213      	str	r3, [r2, #32]
 800ff20:	4b5e      	ldr	r3, [pc, #376]	@ (801009c <HAL_RCC_OscConfig+0x4c4>)
 800ff22:	6a1b      	ldr	r3, [r3, #32]
 800ff24:	4a5d      	ldr	r2, [pc, #372]	@ (801009c <HAL_RCC_OscConfig+0x4c4>)
 800ff26:	f043 0301 	orr.w	r3, r3, #1
 800ff2a:	6213      	str	r3, [r2, #32]
 800ff2c:	e00b      	b.n	800ff46 <HAL_RCC_OscConfig+0x36e>
 800ff2e:	4b5b      	ldr	r3, [pc, #364]	@ (801009c <HAL_RCC_OscConfig+0x4c4>)
 800ff30:	6a1b      	ldr	r3, [r3, #32]
 800ff32:	4a5a      	ldr	r2, [pc, #360]	@ (801009c <HAL_RCC_OscConfig+0x4c4>)
 800ff34:	f023 0301 	bic.w	r3, r3, #1
 800ff38:	6213      	str	r3, [r2, #32]
 800ff3a:	4b58      	ldr	r3, [pc, #352]	@ (801009c <HAL_RCC_OscConfig+0x4c4>)
 800ff3c:	6a1b      	ldr	r3, [r3, #32]
 800ff3e:	4a57      	ldr	r2, [pc, #348]	@ (801009c <HAL_RCC_OscConfig+0x4c4>)
 800ff40:	f023 0304 	bic.w	r3, r3, #4
 800ff44:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800ff46:	687b      	ldr	r3, [r7, #4]
 800ff48:	68db      	ldr	r3, [r3, #12]
 800ff4a:	2b00      	cmp	r3, #0
 800ff4c:	d015      	beq.n	800ff7a <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800ff4e:	f7fc ff95 	bl	800ce7c <HAL_GetTick>
 800ff52:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800ff54:	e00a      	b.n	800ff6c <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800ff56:	f7fc ff91 	bl	800ce7c <HAL_GetTick>
 800ff5a:	4602      	mov	r2, r0
 800ff5c:	693b      	ldr	r3, [r7, #16]
 800ff5e:	1ad3      	subs	r3, r2, r3
 800ff60:	f241 3288 	movw	r2, #5000	@ 0x1388
 800ff64:	4293      	cmp	r3, r2
 800ff66:	d901      	bls.n	800ff6c <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 800ff68:	2303      	movs	r3, #3
 800ff6a:	e0b1      	b.n	80100d0 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800ff6c:	4b4b      	ldr	r3, [pc, #300]	@ (801009c <HAL_RCC_OscConfig+0x4c4>)
 800ff6e:	6a1b      	ldr	r3, [r3, #32]
 800ff70:	f003 0302 	and.w	r3, r3, #2
 800ff74:	2b00      	cmp	r3, #0
 800ff76:	d0ee      	beq.n	800ff56 <HAL_RCC_OscConfig+0x37e>
 800ff78:	e014      	b.n	800ffa4 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800ff7a:	f7fc ff7f 	bl	800ce7c <HAL_GetTick>
 800ff7e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800ff80:	e00a      	b.n	800ff98 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800ff82:	f7fc ff7b 	bl	800ce7c <HAL_GetTick>
 800ff86:	4602      	mov	r2, r0
 800ff88:	693b      	ldr	r3, [r7, #16]
 800ff8a:	1ad3      	subs	r3, r2, r3
 800ff8c:	f241 3288 	movw	r2, #5000	@ 0x1388
 800ff90:	4293      	cmp	r3, r2
 800ff92:	d901      	bls.n	800ff98 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 800ff94:	2303      	movs	r3, #3
 800ff96:	e09b      	b.n	80100d0 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800ff98:	4b40      	ldr	r3, [pc, #256]	@ (801009c <HAL_RCC_OscConfig+0x4c4>)
 800ff9a:	6a1b      	ldr	r3, [r3, #32]
 800ff9c:	f003 0302 	and.w	r3, r3, #2
 800ffa0:	2b00      	cmp	r3, #0
 800ffa2:	d1ee      	bne.n	800ff82 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 800ffa4:	7dfb      	ldrb	r3, [r7, #23]
 800ffa6:	2b01      	cmp	r3, #1
 800ffa8:	d105      	bne.n	800ffb6 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800ffaa:	4b3c      	ldr	r3, [pc, #240]	@ (801009c <HAL_RCC_OscConfig+0x4c4>)
 800ffac:	69db      	ldr	r3, [r3, #28]
 800ffae:	4a3b      	ldr	r2, [pc, #236]	@ (801009c <HAL_RCC_OscConfig+0x4c4>)
 800ffb0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800ffb4:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800ffb6:	687b      	ldr	r3, [r7, #4]
 800ffb8:	69db      	ldr	r3, [r3, #28]
 800ffba:	2b00      	cmp	r3, #0
 800ffbc:	f000 8087 	beq.w	80100ce <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800ffc0:	4b36      	ldr	r3, [pc, #216]	@ (801009c <HAL_RCC_OscConfig+0x4c4>)
 800ffc2:	685b      	ldr	r3, [r3, #4]
 800ffc4:	f003 030c 	and.w	r3, r3, #12
 800ffc8:	2b08      	cmp	r3, #8
 800ffca:	d061      	beq.n	8010090 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800ffcc:	687b      	ldr	r3, [r7, #4]
 800ffce:	69db      	ldr	r3, [r3, #28]
 800ffd0:	2b02      	cmp	r3, #2
 800ffd2:	d146      	bne.n	8010062 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800ffd4:	4b33      	ldr	r3, [pc, #204]	@ (80100a4 <HAL_RCC_OscConfig+0x4cc>)
 800ffd6:	2200      	movs	r2, #0
 800ffd8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800ffda:	f7fc ff4f 	bl	800ce7c <HAL_GetTick>
 800ffde:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800ffe0:	e008      	b.n	800fff4 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800ffe2:	f7fc ff4b 	bl	800ce7c <HAL_GetTick>
 800ffe6:	4602      	mov	r2, r0
 800ffe8:	693b      	ldr	r3, [r7, #16]
 800ffea:	1ad3      	subs	r3, r2, r3
 800ffec:	2b02      	cmp	r3, #2
 800ffee:	d901      	bls.n	800fff4 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 800fff0:	2303      	movs	r3, #3
 800fff2:	e06d      	b.n	80100d0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800fff4:	4b29      	ldr	r3, [pc, #164]	@ (801009c <HAL_RCC_OscConfig+0x4c4>)
 800fff6:	681b      	ldr	r3, [r3, #0]
 800fff8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800fffc:	2b00      	cmp	r3, #0
 800fffe:	d1f0      	bne.n	800ffe2 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8010000:	687b      	ldr	r3, [r7, #4]
 8010002:	6a1b      	ldr	r3, [r3, #32]
 8010004:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8010008:	d108      	bne.n	801001c <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 801000a:	4b24      	ldr	r3, [pc, #144]	@ (801009c <HAL_RCC_OscConfig+0x4c4>)
 801000c:	685b      	ldr	r3, [r3, #4]
 801000e:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8010012:	687b      	ldr	r3, [r7, #4]
 8010014:	689b      	ldr	r3, [r3, #8]
 8010016:	4921      	ldr	r1, [pc, #132]	@ (801009c <HAL_RCC_OscConfig+0x4c4>)
 8010018:	4313      	orrs	r3, r2
 801001a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 801001c:	4b1f      	ldr	r3, [pc, #124]	@ (801009c <HAL_RCC_OscConfig+0x4c4>)
 801001e:	685b      	ldr	r3, [r3, #4]
 8010020:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8010024:	687b      	ldr	r3, [r7, #4]
 8010026:	6a19      	ldr	r1, [r3, #32]
 8010028:	687b      	ldr	r3, [r7, #4]
 801002a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801002c:	430b      	orrs	r3, r1
 801002e:	491b      	ldr	r1, [pc, #108]	@ (801009c <HAL_RCC_OscConfig+0x4c4>)
 8010030:	4313      	orrs	r3, r2
 8010032:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8010034:	4b1b      	ldr	r3, [pc, #108]	@ (80100a4 <HAL_RCC_OscConfig+0x4cc>)
 8010036:	2201      	movs	r2, #1
 8010038:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 801003a:	f7fc ff1f 	bl	800ce7c <HAL_GetTick>
 801003e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8010040:	e008      	b.n	8010054 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8010042:	f7fc ff1b 	bl	800ce7c <HAL_GetTick>
 8010046:	4602      	mov	r2, r0
 8010048:	693b      	ldr	r3, [r7, #16]
 801004a:	1ad3      	subs	r3, r2, r3
 801004c:	2b02      	cmp	r3, #2
 801004e:	d901      	bls.n	8010054 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8010050:	2303      	movs	r3, #3
 8010052:	e03d      	b.n	80100d0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8010054:	4b11      	ldr	r3, [pc, #68]	@ (801009c <HAL_RCC_OscConfig+0x4c4>)
 8010056:	681b      	ldr	r3, [r3, #0]
 8010058:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 801005c:	2b00      	cmp	r3, #0
 801005e:	d0f0      	beq.n	8010042 <HAL_RCC_OscConfig+0x46a>
 8010060:	e035      	b.n	80100ce <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8010062:	4b10      	ldr	r3, [pc, #64]	@ (80100a4 <HAL_RCC_OscConfig+0x4cc>)
 8010064:	2200      	movs	r2, #0
 8010066:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8010068:	f7fc ff08 	bl	800ce7c <HAL_GetTick>
 801006c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 801006e:	e008      	b.n	8010082 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8010070:	f7fc ff04 	bl	800ce7c <HAL_GetTick>
 8010074:	4602      	mov	r2, r0
 8010076:	693b      	ldr	r3, [r7, #16]
 8010078:	1ad3      	subs	r3, r2, r3
 801007a:	2b02      	cmp	r3, #2
 801007c:	d901      	bls.n	8010082 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 801007e:	2303      	movs	r3, #3
 8010080:	e026      	b.n	80100d0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8010082:	4b06      	ldr	r3, [pc, #24]	@ (801009c <HAL_RCC_OscConfig+0x4c4>)
 8010084:	681b      	ldr	r3, [r3, #0]
 8010086:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 801008a:	2b00      	cmp	r3, #0
 801008c:	d1f0      	bne.n	8010070 <HAL_RCC_OscConfig+0x498>
 801008e:	e01e      	b.n	80100ce <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8010090:	687b      	ldr	r3, [r7, #4]
 8010092:	69db      	ldr	r3, [r3, #28]
 8010094:	2b01      	cmp	r3, #1
 8010096:	d107      	bne.n	80100a8 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8010098:	2301      	movs	r3, #1
 801009a:	e019      	b.n	80100d0 <HAL_RCC_OscConfig+0x4f8>
 801009c:	40021000 	.word	0x40021000
 80100a0:	40007000 	.word	0x40007000
 80100a4:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80100a8:	4b0b      	ldr	r3, [pc, #44]	@ (80100d8 <HAL_RCC_OscConfig+0x500>)
 80100aa:	685b      	ldr	r3, [r3, #4]
 80100ac:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80100ae:	68fb      	ldr	r3, [r7, #12]
 80100b0:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 80100b4:	687b      	ldr	r3, [r7, #4]
 80100b6:	6a1b      	ldr	r3, [r3, #32]
 80100b8:	429a      	cmp	r2, r3
 80100ba:	d106      	bne.n	80100ca <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80100bc:	68fb      	ldr	r3, [r7, #12]
 80100be:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 80100c2:	687b      	ldr	r3, [r7, #4]
 80100c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80100c6:	429a      	cmp	r2, r3
 80100c8:	d001      	beq.n	80100ce <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 80100ca:	2301      	movs	r3, #1
 80100cc:	e000      	b.n	80100d0 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 80100ce:	2300      	movs	r3, #0
}
 80100d0:	4618      	mov	r0, r3
 80100d2:	3718      	adds	r7, #24
 80100d4:	46bd      	mov	sp, r7
 80100d6:	bd80      	pop	{r7, pc}
 80100d8:	40021000 	.word	0x40021000

080100dc <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80100dc:	b580      	push	{r7, lr}
 80100de:	b084      	sub	sp, #16
 80100e0:	af00      	add	r7, sp, #0
 80100e2:	6078      	str	r0, [r7, #4]
 80100e4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80100e6:	687b      	ldr	r3, [r7, #4]
 80100e8:	2b00      	cmp	r3, #0
 80100ea:	d101      	bne.n	80100f0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80100ec:	2301      	movs	r3, #1
 80100ee:	e0d0      	b.n	8010292 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80100f0:	4b6a      	ldr	r3, [pc, #424]	@ (801029c <HAL_RCC_ClockConfig+0x1c0>)
 80100f2:	681b      	ldr	r3, [r3, #0]
 80100f4:	f003 0307 	and.w	r3, r3, #7
 80100f8:	683a      	ldr	r2, [r7, #0]
 80100fa:	429a      	cmp	r2, r3
 80100fc:	d910      	bls.n	8010120 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80100fe:	4b67      	ldr	r3, [pc, #412]	@ (801029c <HAL_RCC_ClockConfig+0x1c0>)
 8010100:	681b      	ldr	r3, [r3, #0]
 8010102:	f023 0207 	bic.w	r2, r3, #7
 8010106:	4965      	ldr	r1, [pc, #404]	@ (801029c <HAL_RCC_ClockConfig+0x1c0>)
 8010108:	683b      	ldr	r3, [r7, #0]
 801010a:	4313      	orrs	r3, r2
 801010c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 801010e:	4b63      	ldr	r3, [pc, #396]	@ (801029c <HAL_RCC_ClockConfig+0x1c0>)
 8010110:	681b      	ldr	r3, [r3, #0]
 8010112:	f003 0307 	and.w	r3, r3, #7
 8010116:	683a      	ldr	r2, [r7, #0]
 8010118:	429a      	cmp	r2, r3
 801011a:	d001      	beq.n	8010120 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 801011c:	2301      	movs	r3, #1
 801011e:	e0b8      	b.n	8010292 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8010120:	687b      	ldr	r3, [r7, #4]
 8010122:	681b      	ldr	r3, [r3, #0]
 8010124:	f003 0302 	and.w	r3, r3, #2
 8010128:	2b00      	cmp	r3, #0
 801012a:	d020      	beq.n	801016e <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 801012c:	687b      	ldr	r3, [r7, #4]
 801012e:	681b      	ldr	r3, [r3, #0]
 8010130:	f003 0304 	and.w	r3, r3, #4
 8010134:	2b00      	cmp	r3, #0
 8010136:	d005      	beq.n	8010144 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8010138:	4b59      	ldr	r3, [pc, #356]	@ (80102a0 <HAL_RCC_ClockConfig+0x1c4>)
 801013a:	685b      	ldr	r3, [r3, #4]
 801013c:	4a58      	ldr	r2, [pc, #352]	@ (80102a0 <HAL_RCC_ClockConfig+0x1c4>)
 801013e:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8010142:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8010144:	687b      	ldr	r3, [r7, #4]
 8010146:	681b      	ldr	r3, [r3, #0]
 8010148:	f003 0308 	and.w	r3, r3, #8
 801014c:	2b00      	cmp	r3, #0
 801014e:	d005      	beq.n	801015c <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8010150:	4b53      	ldr	r3, [pc, #332]	@ (80102a0 <HAL_RCC_ClockConfig+0x1c4>)
 8010152:	685b      	ldr	r3, [r3, #4]
 8010154:	4a52      	ldr	r2, [pc, #328]	@ (80102a0 <HAL_RCC_ClockConfig+0x1c4>)
 8010156:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 801015a:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 801015c:	4b50      	ldr	r3, [pc, #320]	@ (80102a0 <HAL_RCC_ClockConfig+0x1c4>)
 801015e:	685b      	ldr	r3, [r3, #4]
 8010160:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8010164:	687b      	ldr	r3, [r7, #4]
 8010166:	689b      	ldr	r3, [r3, #8]
 8010168:	494d      	ldr	r1, [pc, #308]	@ (80102a0 <HAL_RCC_ClockConfig+0x1c4>)
 801016a:	4313      	orrs	r3, r2
 801016c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 801016e:	687b      	ldr	r3, [r7, #4]
 8010170:	681b      	ldr	r3, [r3, #0]
 8010172:	f003 0301 	and.w	r3, r3, #1
 8010176:	2b00      	cmp	r3, #0
 8010178:	d040      	beq.n	80101fc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 801017a:	687b      	ldr	r3, [r7, #4]
 801017c:	685b      	ldr	r3, [r3, #4]
 801017e:	2b01      	cmp	r3, #1
 8010180:	d107      	bne.n	8010192 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8010182:	4b47      	ldr	r3, [pc, #284]	@ (80102a0 <HAL_RCC_ClockConfig+0x1c4>)
 8010184:	681b      	ldr	r3, [r3, #0]
 8010186:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 801018a:	2b00      	cmp	r3, #0
 801018c:	d115      	bne.n	80101ba <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 801018e:	2301      	movs	r3, #1
 8010190:	e07f      	b.n	8010292 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8010192:	687b      	ldr	r3, [r7, #4]
 8010194:	685b      	ldr	r3, [r3, #4]
 8010196:	2b02      	cmp	r3, #2
 8010198:	d107      	bne.n	80101aa <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 801019a:	4b41      	ldr	r3, [pc, #260]	@ (80102a0 <HAL_RCC_ClockConfig+0x1c4>)
 801019c:	681b      	ldr	r3, [r3, #0]
 801019e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80101a2:	2b00      	cmp	r3, #0
 80101a4:	d109      	bne.n	80101ba <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80101a6:	2301      	movs	r3, #1
 80101a8:	e073      	b.n	8010292 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80101aa:	4b3d      	ldr	r3, [pc, #244]	@ (80102a0 <HAL_RCC_ClockConfig+0x1c4>)
 80101ac:	681b      	ldr	r3, [r3, #0]
 80101ae:	f003 0302 	and.w	r3, r3, #2
 80101b2:	2b00      	cmp	r3, #0
 80101b4:	d101      	bne.n	80101ba <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80101b6:	2301      	movs	r3, #1
 80101b8:	e06b      	b.n	8010292 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80101ba:	4b39      	ldr	r3, [pc, #228]	@ (80102a0 <HAL_RCC_ClockConfig+0x1c4>)
 80101bc:	685b      	ldr	r3, [r3, #4]
 80101be:	f023 0203 	bic.w	r2, r3, #3
 80101c2:	687b      	ldr	r3, [r7, #4]
 80101c4:	685b      	ldr	r3, [r3, #4]
 80101c6:	4936      	ldr	r1, [pc, #216]	@ (80102a0 <HAL_RCC_ClockConfig+0x1c4>)
 80101c8:	4313      	orrs	r3, r2
 80101ca:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80101cc:	f7fc fe56 	bl	800ce7c <HAL_GetTick>
 80101d0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80101d2:	e00a      	b.n	80101ea <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80101d4:	f7fc fe52 	bl	800ce7c <HAL_GetTick>
 80101d8:	4602      	mov	r2, r0
 80101da:	68fb      	ldr	r3, [r7, #12]
 80101dc:	1ad3      	subs	r3, r2, r3
 80101de:	f241 3288 	movw	r2, #5000	@ 0x1388
 80101e2:	4293      	cmp	r3, r2
 80101e4:	d901      	bls.n	80101ea <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80101e6:	2303      	movs	r3, #3
 80101e8:	e053      	b.n	8010292 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80101ea:	4b2d      	ldr	r3, [pc, #180]	@ (80102a0 <HAL_RCC_ClockConfig+0x1c4>)
 80101ec:	685b      	ldr	r3, [r3, #4]
 80101ee:	f003 020c 	and.w	r2, r3, #12
 80101f2:	687b      	ldr	r3, [r7, #4]
 80101f4:	685b      	ldr	r3, [r3, #4]
 80101f6:	009b      	lsls	r3, r3, #2
 80101f8:	429a      	cmp	r2, r3
 80101fa:	d1eb      	bne.n	80101d4 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80101fc:	4b27      	ldr	r3, [pc, #156]	@ (801029c <HAL_RCC_ClockConfig+0x1c0>)
 80101fe:	681b      	ldr	r3, [r3, #0]
 8010200:	f003 0307 	and.w	r3, r3, #7
 8010204:	683a      	ldr	r2, [r7, #0]
 8010206:	429a      	cmp	r2, r3
 8010208:	d210      	bcs.n	801022c <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 801020a:	4b24      	ldr	r3, [pc, #144]	@ (801029c <HAL_RCC_ClockConfig+0x1c0>)
 801020c:	681b      	ldr	r3, [r3, #0]
 801020e:	f023 0207 	bic.w	r2, r3, #7
 8010212:	4922      	ldr	r1, [pc, #136]	@ (801029c <HAL_RCC_ClockConfig+0x1c0>)
 8010214:	683b      	ldr	r3, [r7, #0]
 8010216:	4313      	orrs	r3, r2
 8010218:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 801021a:	4b20      	ldr	r3, [pc, #128]	@ (801029c <HAL_RCC_ClockConfig+0x1c0>)
 801021c:	681b      	ldr	r3, [r3, #0]
 801021e:	f003 0307 	and.w	r3, r3, #7
 8010222:	683a      	ldr	r2, [r7, #0]
 8010224:	429a      	cmp	r2, r3
 8010226:	d001      	beq.n	801022c <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8010228:	2301      	movs	r3, #1
 801022a:	e032      	b.n	8010292 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 801022c:	687b      	ldr	r3, [r7, #4]
 801022e:	681b      	ldr	r3, [r3, #0]
 8010230:	f003 0304 	and.w	r3, r3, #4
 8010234:	2b00      	cmp	r3, #0
 8010236:	d008      	beq.n	801024a <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8010238:	4b19      	ldr	r3, [pc, #100]	@ (80102a0 <HAL_RCC_ClockConfig+0x1c4>)
 801023a:	685b      	ldr	r3, [r3, #4]
 801023c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8010240:	687b      	ldr	r3, [r7, #4]
 8010242:	68db      	ldr	r3, [r3, #12]
 8010244:	4916      	ldr	r1, [pc, #88]	@ (80102a0 <HAL_RCC_ClockConfig+0x1c4>)
 8010246:	4313      	orrs	r3, r2
 8010248:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 801024a:	687b      	ldr	r3, [r7, #4]
 801024c:	681b      	ldr	r3, [r3, #0]
 801024e:	f003 0308 	and.w	r3, r3, #8
 8010252:	2b00      	cmp	r3, #0
 8010254:	d009      	beq.n	801026a <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8010256:	4b12      	ldr	r3, [pc, #72]	@ (80102a0 <HAL_RCC_ClockConfig+0x1c4>)
 8010258:	685b      	ldr	r3, [r3, #4]
 801025a:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 801025e:	687b      	ldr	r3, [r7, #4]
 8010260:	691b      	ldr	r3, [r3, #16]
 8010262:	00db      	lsls	r3, r3, #3
 8010264:	490e      	ldr	r1, [pc, #56]	@ (80102a0 <HAL_RCC_ClockConfig+0x1c4>)
 8010266:	4313      	orrs	r3, r2
 8010268:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 801026a:	f000 f821 	bl	80102b0 <HAL_RCC_GetSysClockFreq>
 801026e:	4602      	mov	r2, r0
 8010270:	4b0b      	ldr	r3, [pc, #44]	@ (80102a0 <HAL_RCC_ClockConfig+0x1c4>)
 8010272:	685b      	ldr	r3, [r3, #4]
 8010274:	091b      	lsrs	r3, r3, #4
 8010276:	f003 030f 	and.w	r3, r3, #15
 801027a:	490a      	ldr	r1, [pc, #40]	@ (80102a4 <HAL_RCC_ClockConfig+0x1c8>)
 801027c:	5ccb      	ldrb	r3, [r1, r3]
 801027e:	fa22 f303 	lsr.w	r3, r2, r3
 8010282:	4a09      	ldr	r2, [pc, #36]	@ (80102a8 <HAL_RCC_ClockConfig+0x1cc>)
 8010284:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8010286:	4b09      	ldr	r3, [pc, #36]	@ (80102ac <HAL_RCC_ClockConfig+0x1d0>)
 8010288:	681b      	ldr	r3, [r3, #0]
 801028a:	4618      	mov	r0, r3
 801028c:	f7fc fdb4 	bl	800cdf8 <HAL_InitTick>

  return HAL_OK;
 8010290:	2300      	movs	r3, #0
}
 8010292:	4618      	mov	r0, r3
 8010294:	3710      	adds	r7, #16
 8010296:	46bd      	mov	sp, r7
 8010298:	bd80      	pop	{r7, pc}
 801029a:	bf00      	nop
 801029c:	40022000 	.word	0x40022000
 80102a0:	40021000 	.word	0x40021000
 80102a4:	08015084 	.word	0x08015084
 80102a8:	20000000 	.word	0x20000000
 80102ac:	20000004 	.word	0x20000004

080102b0 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80102b0:	b480      	push	{r7}
 80102b2:	b087      	sub	sp, #28
 80102b4:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80102b6:	2300      	movs	r3, #0
 80102b8:	60fb      	str	r3, [r7, #12]
 80102ba:	2300      	movs	r3, #0
 80102bc:	60bb      	str	r3, [r7, #8]
 80102be:	2300      	movs	r3, #0
 80102c0:	617b      	str	r3, [r7, #20]
 80102c2:	2300      	movs	r3, #0
 80102c4:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80102c6:	2300      	movs	r3, #0
 80102c8:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80102ca:	4b1e      	ldr	r3, [pc, #120]	@ (8010344 <HAL_RCC_GetSysClockFreq+0x94>)
 80102cc:	685b      	ldr	r3, [r3, #4]
 80102ce:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80102d0:	68fb      	ldr	r3, [r7, #12]
 80102d2:	f003 030c 	and.w	r3, r3, #12
 80102d6:	2b04      	cmp	r3, #4
 80102d8:	d002      	beq.n	80102e0 <HAL_RCC_GetSysClockFreq+0x30>
 80102da:	2b08      	cmp	r3, #8
 80102dc:	d003      	beq.n	80102e6 <HAL_RCC_GetSysClockFreq+0x36>
 80102de:	e027      	b.n	8010330 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80102e0:	4b19      	ldr	r3, [pc, #100]	@ (8010348 <HAL_RCC_GetSysClockFreq+0x98>)
 80102e2:	613b      	str	r3, [r7, #16]
      break;
 80102e4:	e027      	b.n	8010336 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80102e6:	68fb      	ldr	r3, [r7, #12]
 80102e8:	0c9b      	lsrs	r3, r3, #18
 80102ea:	f003 030f 	and.w	r3, r3, #15
 80102ee:	4a17      	ldr	r2, [pc, #92]	@ (801034c <HAL_RCC_GetSysClockFreq+0x9c>)
 80102f0:	5cd3      	ldrb	r3, [r2, r3]
 80102f2:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80102f4:	68fb      	ldr	r3, [r7, #12]
 80102f6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80102fa:	2b00      	cmp	r3, #0
 80102fc:	d010      	beq.n	8010320 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80102fe:	4b11      	ldr	r3, [pc, #68]	@ (8010344 <HAL_RCC_GetSysClockFreq+0x94>)
 8010300:	685b      	ldr	r3, [r3, #4]
 8010302:	0c5b      	lsrs	r3, r3, #17
 8010304:	f003 0301 	and.w	r3, r3, #1
 8010308:	4a11      	ldr	r2, [pc, #68]	@ (8010350 <HAL_RCC_GetSysClockFreq+0xa0>)
 801030a:	5cd3      	ldrb	r3, [r2, r3]
 801030c:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 801030e:	687b      	ldr	r3, [r7, #4]
 8010310:	4a0d      	ldr	r2, [pc, #52]	@ (8010348 <HAL_RCC_GetSysClockFreq+0x98>)
 8010312:	fb03 f202 	mul.w	r2, r3, r2
 8010316:	68bb      	ldr	r3, [r7, #8]
 8010318:	fbb2 f3f3 	udiv	r3, r2, r3
 801031c:	617b      	str	r3, [r7, #20]
 801031e:	e004      	b.n	801032a <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8010320:	687b      	ldr	r3, [r7, #4]
 8010322:	4a0c      	ldr	r2, [pc, #48]	@ (8010354 <HAL_RCC_GetSysClockFreq+0xa4>)
 8010324:	fb02 f303 	mul.w	r3, r2, r3
 8010328:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 801032a:	697b      	ldr	r3, [r7, #20]
 801032c:	613b      	str	r3, [r7, #16]
      break;
 801032e:	e002      	b.n	8010336 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8010330:	4b05      	ldr	r3, [pc, #20]	@ (8010348 <HAL_RCC_GetSysClockFreq+0x98>)
 8010332:	613b      	str	r3, [r7, #16]
      break;
 8010334:	bf00      	nop
    }
  }
  return sysclockfreq;
 8010336:	693b      	ldr	r3, [r7, #16]
}
 8010338:	4618      	mov	r0, r3
 801033a:	371c      	adds	r7, #28
 801033c:	46bd      	mov	sp, r7
 801033e:	bc80      	pop	{r7}
 8010340:	4770      	bx	lr
 8010342:	bf00      	nop
 8010344:	40021000 	.word	0x40021000
 8010348:	007a1200 	.word	0x007a1200
 801034c:	08015094 	.word	0x08015094
 8010350:	080150a4 	.word	0x080150a4
 8010354:	003d0900 	.word	0x003d0900

08010358 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8010358:	b480      	push	{r7}
 801035a:	b085      	sub	sp, #20
 801035c:	af00      	add	r7, sp, #0
 801035e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8010360:	4b0a      	ldr	r3, [pc, #40]	@ (801038c <RCC_Delay+0x34>)
 8010362:	681b      	ldr	r3, [r3, #0]
 8010364:	4a0a      	ldr	r2, [pc, #40]	@ (8010390 <RCC_Delay+0x38>)
 8010366:	fba2 2303 	umull	r2, r3, r2, r3
 801036a:	0a5b      	lsrs	r3, r3, #9
 801036c:	687a      	ldr	r2, [r7, #4]
 801036e:	fb02 f303 	mul.w	r3, r2, r3
 8010372:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8010374:	bf00      	nop
  }
  while (Delay --);
 8010376:	68fb      	ldr	r3, [r7, #12]
 8010378:	1e5a      	subs	r2, r3, #1
 801037a:	60fa      	str	r2, [r7, #12]
 801037c:	2b00      	cmp	r3, #0
 801037e:	d1f9      	bne.n	8010374 <RCC_Delay+0x1c>
}
 8010380:	bf00      	nop
 8010382:	bf00      	nop
 8010384:	3714      	adds	r7, #20
 8010386:	46bd      	mov	sp, r7
 8010388:	bc80      	pop	{r7}
 801038a:	4770      	bx	lr
 801038c:	20000000 	.word	0x20000000
 8010390:	10624dd3 	.word	0x10624dd3

08010394 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8010394:	b580      	push	{r7, lr}
 8010396:	b086      	sub	sp, #24
 8010398:	af00      	add	r7, sp, #0
 801039a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 801039c:	2300      	movs	r3, #0
 801039e:	613b      	str	r3, [r7, #16]
 80103a0:	2300      	movs	r3, #0
 80103a2:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 80103a4:	687b      	ldr	r3, [r7, #4]
 80103a6:	681b      	ldr	r3, [r3, #0]
 80103a8:	f003 0301 	and.w	r3, r3, #1
 80103ac:	2b00      	cmp	r3, #0
 80103ae:	d07d      	beq.n	80104ac <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 80103b0:	2300      	movs	r3, #0
 80103b2:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80103b4:	4b4f      	ldr	r3, [pc, #316]	@ (80104f4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80103b6:	69db      	ldr	r3, [r3, #28]
 80103b8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80103bc:	2b00      	cmp	r3, #0
 80103be:	d10d      	bne.n	80103dc <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80103c0:	4b4c      	ldr	r3, [pc, #304]	@ (80104f4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80103c2:	69db      	ldr	r3, [r3, #28]
 80103c4:	4a4b      	ldr	r2, [pc, #300]	@ (80104f4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80103c6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80103ca:	61d3      	str	r3, [r2, #28]
 80103cc:	4b49      	ldr	r3, [pc, #292]	@ (80104f4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80103ce:	69db      	ldr	r3, [r3, #28]
 80103d0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80103d4:	60bb      	str	r3, [r7, #8]
 80103d6:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80103d8:	2301      	movs	r3, #1
 80103da:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80103dc:	4b46      	ldr	r3, [pc, #280]	@ (80104f8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80103de:	681b      	ldr	r3, [r3, #0]
 80103e0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80103e4:	2b00      	cmp	r3, #0
 80103e6:	d118      	bne.n	801041a <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80103e8:	4b43      	ldr	r3, [pc, #268]	@ (80104f8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80103ea:	681b      	ldr	r3, [r3, #0]
 80103ec:	4a42      	ldr	r2, [pc, #264]	@ (80104f8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80103ee:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80103f2:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80103f4:	f7fc fd42 	bl	800ce7c <HAL_GetTick>
 80103f8:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80103fa:	e008      	b.n	801040e <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80103fc:	f7fc fd3e 	bl	800ce7c <HAL_GetTick>
 8010400:	4602      	mov	r2, r0
 8010402:	693b      	ldr	r3, [r7, #16]
 8010404:	1ad3      	subs	r3, r2, r3
 8010406:	2b64      	cmp	r3, #100	@ 0x64
 8010408:	d901      	bls.n	801040e <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 801040a:	2303      	movs	r3, #3
 801040c:	e06d      	b.n	80104ea <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 801040e:	4b3a      	ldr	r3, [pc, #232]	@ (80104f8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8010410:	681b      	ldr	r3, [r3, #0]
 8010412:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8010416:	2b00      	cmp	r3, #0
 8010418:	d0f0      	beq.n	80103fc <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 801041a:	4b36      	ldr	r3, [pc, #216]	@ (80104f4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 801041c:	6a1b      	ldr	r3, [r3, #32]
 801041e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8010422:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8010424:	68fb      	ldr	r3, [r7, #12]
 8010426:	2b00      	cmp	r3, #0
 8010428:	d02e      	beq.n	8010488 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 801042a:	687b      	ldr	r3, [r7, #4]
 801042c:	685b      	ldr	r3, [r3, #4]
 801042e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8010432:	68fa      	ldr	r2, [r7, #12]
 8010434:	429a      	cmp	r2, r3
 8010436:	d027      	beq.n	8010488 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8010438:	4b2e      	ldr	r3, [pc, #184]	@ (80104f4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 801043a:	6a1b      	ldr	r3, [r3, #32]
 801043c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8010440:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8010442:	4b2e      	ldr	r3, [pc, #184]	@ (80104fc <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8010444:	2201      	movs	r2, #1
 8010446:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8010448:	4b2c      	ldr	r3, [pc, #176]	@ (80104fc <HAL_RCCEx_PeriphCLKConfig+0x168>)
 801044a:	2200      	movs	r2, #0
 801044c:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 801044e:	4a29      	ldr	r2, [pc, #164]	@ (80104f4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8010450:	68fb      	ldr	r3, [r7, #12]
 8010452:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8010454:	68fb      	ldr	r3, [r7, #12]
 8010456:	f003 0301 	and.w	r3, r3, #1
 801045a:	2b00      	cmp	r3, #0
 801045c:	d014      	beq.n	8010488 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 801045e:	f7fc fd0d 	bl	800ce7c <HAL_GetTick>
 8010462:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8010464:	e00a      	b.n	801047c <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8010466:	f7fc fd09 	bl	800ce7c <HAL_GetTick>
 801046a:	4602      	mov	r2, r0
 801046c:	693b      	ldr	r3, [r7, #16]
 801046e:	1ad3      	subs	r3, r2, r3
 8010470:	f241 3288 	movw	r2, #5000	@ 0x1388
 8010474:	4293      	cmp	r3, r2
 8010476:	d901      	bls.n	801047c <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8010478:	2303      	movs	r3, #3
 801047a:	e036      	b.n	80104ea <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 801047c:	4b1d      	ldr	r3, [pc, #116]	@ (80104f4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 801047e:	6a1b      	ldr	r3, [r3, #32]
 8010480:	f003 0302 	and.w	r3, r3, #2
 8010484:	2b00      	cmp	r3, #0
 8010486:	d0ee      	beq.n	8010466 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8010488:	4b1a      	ldr	r3, [pc, #104]	@ (80104f4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 801048a:	6a1b      	ldr	r3, [r3, #32]
 801048c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8010490:	687b      	ldr	r3, [r7, #4]
 8010492:	685b      	ldr	r3, [r3, #4]
 8010494:	4917      	ldr	r1, [pc, #92]	@ (80104f4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8010496:	4313      	orrs	r3, r2
 8010498:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 801049a:	7dfb      	ldrb	r3, [r7, #23]
 801049c:	2b01      	cmp	r3, #1
 801049e:	d105      	bne.n	80104ac <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80104a0:	4b14      	ldr	r3, [pc, #80]	@ (80104f4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80104a2:	69db      	ldr	r3, [r3, #28]
 80104a4:	4a13      	ldr	r2, [pc, #76]	@ (80104f4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80104a6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80104aa:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80104ac:	687b      	ldr	r3, [r7, #4]
 80104ae:	681b      	ldr	r3, [r3, #0]
 80104b0:	f003 0302 	and.w	r3, r3, #2
 80104b4:	2b00      	cmp	r3, #0
 80104b6:	d008      	beq.n	80104ca <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80104b8:	4b0e      	ldr	r3, [pc, #56]	@ (80104f4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80104ba:	685b      	ldr	r3, [r3, #4]
 80104bc:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80104c0:	687b      	ldr	r3, [r7, #4]
 80104c2:	689b      	ldr	r3, [r3, #8]
 80104c4:	490b      	ldr	r1, [pc, #44]	@ (80104f4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80104c6:	4313      	orrs	r3, r2
 80104c8:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80104ca:	687b      	ldr	r3, [r7, #4]
 80104cc:	681b      	ldr	r3, [r3, #0]
 80104ce:	f003 0310 	and.w	r3, r3, #16
 80104d2:	2b00      	cmp	r3, #0
 80104d4:	d008      	beq.n	80104e8 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80104d6:	4b07      	ldr	r3, [pc, #28]	@ (80104f4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80104d8:	685b      	ldr	r3, [r3, #4]
 80104da:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 80104de:	687b      	ldr	r3, [r7, #4]
 80104e0:	68db      	ldr	r3, [r3, #12]
 80104e2:	4904      	ldr	r1, [pc, #16]	@ (80104f4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80104e4:	4313      	orrs	r3, r2
 80104e6:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 80104e8:	2300      	movs	r3, #0
}
 80104ea:	4618      	mov	r0, r3
 80104ec:	3718      	adds	r7, #24
 80104ee:	46bd      	mov	sp, r7
 80104f0:	bd80      	pop	{r7, pc}
 80104f2:	bf00      	nop
 80104f4:	40021000 	.word	0x40021000
 80104f8:	40007000 	.word	0x40007000
 80104fc:	42420440 	.word	0x42420440

08010500 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8010500:	b580      	push	{r7, lr}
 8010502:	b082      	sub	sp, #8
 8010504:	af00      	add	r7, sp, #0
 8010506:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8010508:	687b      	ldr	r3, [r7, #4]
 801050a:	2b00      	cmp	r3, #0
 801050c:	d101      	bne.n	8010512 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 801050e:	2301      	movs	r3, #1
 8010510:	e041      	b.n	8010596 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8010512:	687b      	ldr	r3, [r7, #4]
 8010514:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8010518:	b2db      	uxtb	r3, r3
 801051a:	2b00      	cmp	r3, #0
 801051c:	d106      	bne.n	801052c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 801051e:	687b      	ldr	r3, [r7, #4]
 8010520:	2200      	movs	r2, #0
 8010522:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8010526:	6878      	ldr	r0, [r7, #4]
 8010528:	f7fc fbac 	bl	800cc84 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 801052c:	687b      	ldr	r3, [r7, #4]
 801052e:	2202      	movs	r2, #2
 8010530:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8010534:	687b      	ldr	r3, [r7, #4]
 8010536:	681a      	ldr	r2, [r3, #0]
 8010538:	687b      	ldr	r3, [r7, #4]
 801053a:	3304      	adds	r3, #4
 801053c:	4619      	mov	r1, r3
 801053e:	4610      	mov	r0, r2
 8010540:	f000 fa5c 	bl	80109fc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8010544:	687b      	ldr	r3, [r7, #4]
 8010546:	2201      	movs	r2, #1
 8010548:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 801054c:	687b      	ldr	r3, [r7, #4]
 801054e:	2201      	movs	r2, #1
 8010550:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8010554:	687b      	ldr	r3, [r7, #4]
 8010556:	2201      	movs	r2, #1
 8010558:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 801055c:	687b      	ldr	r3, [r7, #4]
 801055e:	2201      	movs	r2, #1
 8010560:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8010564:	687b      	ldr	r3, [r7, #4]
 8010566:	2201      	movs	r2, #1
 8010568:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 801056c:	687b      	ldr	r3, [r7, #4]
 801056e:	2201      	movs	r2, #1
 8010570:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8010574:	687b      	ldr	r3, [r7, #4]
 8010576:	2201      	movs	r2, #1
 8010578:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 801057c:	687b      	ldr	r3, [r7, #4]
 801057e:	2201      	movs	r2, #1
 8010580:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8010584:	687b      	ldr	r3, [r7, #4]
 8010586:	2201      	movs	r2, #1
 8010588:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 801058c:	687b      	ldr	r3, [r7, #4]
 801058e:	2201      	movs	r2, #1
 8010590:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8010594:	2300      	movs	r3, #0
}
 8010596:	4618      	mov	r0, r3
 8010598:	3708      	adds	r7, #8
 801059a:	46bd      	mov	sp, r7
 801059c:	bd80      	pop	{r7, pc}
	...

080105a0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80105a0:	b480      	push	{r7}
 80105a2:	b085      	sub	sp, #20
 80105a4:	af00      	add	r7, sp, #0
 80105a6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80105a8:	687b      	ldr	r3, [r7, #4]
 80105aa:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80105ae:	b2db      	uxtb	r3, r3
 80105b0:	2b01      	cmp	r3, #1
 80105b2:	d001      	beq.n	80105b8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80105b4:	2301      	movs	r3, #1
 80105b6:	e03a      	b.n	801062e <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80105b8:	687b      	ldr	r3, [r7, #4]
 80105ba:	2202      	movs	r2, #2
 80105bc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80105c0:	687b      	ldr	r3, [r7, #4]
 80105c2:	681b      	ldr	r3, [r3, #0]
 80105c4:	68da      	ldr	r2, [r3, #12]
 80105c6:	687b      	ldr	r3, [r7, #4]
 80105c8:	681b      	ldr	r3, [r3, #0]
 80105ca:	f042 0201 	orr.w	r2, r2, #1
 80105ce:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80105d0:	687b      	ldr	r3, [r7, #4]
 80105d2:	681b      	ldr	r3, [r3, #0]
 80105d4:	4a18      	ldr	r2, [pc, #96]	@ (8010638 <HAL_TIM_Base_Start_IT+0x98>)
 80105d6:	4293      	cmp	r3, r2
 80105d8:	d00e      	beq.n	80105f8 <HAL_TIM_Base_Start_IT+0x58>
 80105da:	687b      	ldr	r3, [r7, #4]
 80105dc:	681b      	ldr	r3, [r3, #0]
 80105de:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80105e2:	d009      	beq.n	80105f8 <HAL_TIM_Base_Start_IT+0x58>
 80105e4:	687b      	ldr	r3, [r7, #4]
 80105e6:	681b      	ldr	r3, [r3, #0]
 80105e8:	4a14      	ldr	r2, [pc, #80]	@ (801063c <HAL_TIM_Base_Start_IT+0x9c>)
 80105ea:	4293      	cmp	r3, r2
 80105ec:	d004      	beq.n	80105f8 <HAL_TIM_Base_Start_IT+0x58>
 80105ee:	687b      	ldr	r3, [r7, #4]
 80105f0:	681b      	ldr	r3, [r3, #0]
 80105f2:	4a13      	ldr	r2, [pc, #76]	@ (8010640 <HAL_TIM_Base_Start_IT+0xa0>)
 80105f4:	4293      	cmp	r3, r2
 80105f6:	d111      	bne.n	801061c <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80105f8:	687b      	ldr	r3, [r7, #4]
 80105fa:	681b      	ldr	r3, [r3, #0]
 80105fc:	689b      	ldr	r3, [r3, #8]
 80105fe:	f003 0307 	and.w	r3, r3, #7
 8010602:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8010604:	68fb      	ldr	r3, [r7, #12]
 8010606:	2b06      	cmp	r3, #6
 8010608:	d010      	beq.n	801062c <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 801060a:	687b      	ldr	r3, [r7, #4]
 801060c:	681b      	ldr	r3, [r3, #0]
 801060e:	681a      	ldr	r2, [r3, #0]
 8010610:	687b      	ldr	r3, [r7, #4]
 8010612:	681b      	ldr	r3, [r3, #0]
 8010614:	f042 0201 	orr.w	r2, r2, #1
 8010618:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 801061a:	e007      	b.n	801062c <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 801061c:	687b      	ldr	r3, [r7, #4]
 801061e:	681b      	ldr	r3, [r3, #0]
 8010620:	681a      	ldr	r2, [r3, #0]
 8010622:	687b      	ldr	r3, [r7, #4]
 8010624:	681b      	ldr	r3, [r3, #0]
 8010626:	f042 0201 	orr.w	r2, r2, #1
 801062a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 801062c:	2300      	movs	r3, #0
}
 801062e:	4618      	mov	r0, r3
 8010630:	3714      	adds	r7, #20
 8010632:	46bd      	mov	sp, r7
 8010634:	bc80      	pop	{r7}
 8010636:	4770      	bx	lr
 8010638:	40012c00 	.word	0x40012c00
 801063c:	40000400 	.word	0x40000400
 8010640:	40000800 	.word	0x40000800

08010644 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8010644:	b580      	push	{r7, lr}
 8010646:	b084      	sub	sp, #16
 8010648:	af00      	add	r7, sp, #0
 801064a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 801064c:	687b      	ldr	r3, [r7, #4]
 801064e:	681b      	ldr	r3, [r3, #0]
 8010650:	68db      	ldr	r3, [r3, #12]
 8010652:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8010654:	687b      	ldr	r3, [r7, #4]
 8010656:	681b      	ldr	r3, [r3, #0]
 8010658:	691b      	ldr	r3, [r3, #16]
 801065a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 801065c:	68bb      	ldr	r3, [r7, #8]
 801065e:	f003 0302 	and.w	r3, r3, #2
 8010662:	2b00      	cmp	r3, #0
 8010664:	d020      	beq.n	80106a8 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8010666:	68fb      	ldr	r3, [r7, #12]
 8010668:	f003 0302 	and.w	r3, r3, #2
 801066c:	2b00      	cmp	r3, #0
 801066e:	d01b      	beq.n	80106a8 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8010670:	687b      	ldr	r3, [r7, #4]
 8010672:	681b      	ldr	r3, [r3, #0]
 8010674:	f06f 0202 	mvn.w	r2, #2
 8010678:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 801067a:	687b      	ldr	r3, [r7, #4]
 801067c:	2201      	movs	r2, #1
 801067e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8010680:	687b      	ldr	r3, [r7, #4]
 8010682:	681b      	ldr	r3, [r3, #0]
 8010684:	699b      	ldr	r3, [r3, #24]
 8010686:	f003 0303 	and.w	r3, r3, #3
 801068a:	2b00      	cmp	r3, #0
 801068c:	d003      	beq.n	8010696 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 801068e:	6878      	ldr	r0, [r7, #4]
 8010690:	f000 f998 	bl	80109c4 <HAL_TIM_IC_CaptureCallback>
 8010694:	e005      	b.n	80106a2 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8010696:	6878      	ldr	r0, [r7, #4]
 8010698:	f000 f98b 	bl	80109b2 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 801069c:	6878      	ldr	r0, [r7, #4]
 801069e:	f000 f99a 	bl	80109d6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80106a2:	687b      	ldr	r3, [r7, #4]
 80106a4:	2200      	movs	r2, #0
 80106a6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80106a8:	68bb      	ldr	r3, [r7, #8]
 80106aa:	f003 0304 	and.w	r3, r3, #4
 80106ae:	2b00      	cmp	r3, #0
 80106b0:	d020      	beq.n	80106f4 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80106b2:	68fb      	ldr	r3, [r7, #12]
 80106b4:	f003 0304 	and.w	r3, r3, #4
 80106b8:	2b00      	cmp	r3, #0
 80106ba:	d01b      	beq.n	80106f4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80106bc:	687b      	ldr	r3, [r7, #4]
 80106be:	681b      	ldr	r3, [r3, #0]
 80106c0:	f06f 0204 	mvn.w	r2, #4
 80106c4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80106c6:	687b      	ldr	r3, [r7, #4]
 80106c8:	2202      	movs	r2, #2
 80106ca:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80106cc:	687b      	ldr	r3, [r7, #4]
 80106ce:	681b      	ldr	r3, [r3, #0]
 80106d0:	699b      	ldr	r3, [r3, #24]
 80106d2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80106d6:	2b00      	cmp	r3, #0
 80106d8:	d003      	beq.n	80106e2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80106da:	6878      	ldr	r0, [r7, #4]
 80106dc:	f000 f972 	bl	80109c4 <HAL_TIM_IC_CaptureCallback>
 80106e0:	e005      	b.n	80106ee <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80106e2:	6878      	ldr	r0, [r7, #4]
 80106e4:	f000 f965 	bl	80109b2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80106e8:	6878      	ldr	r0, [r7, #4]
 80106ea:	f000 f974 	bl	80109d6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80106ee:	687b      	ldr	r3, [r7, #4]
 80106f0:	2200      	movs	r2, #0
 80106f2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80106f4:	68bb      	ldr	r3, [r7, #8]
 80106f6:	f003 0308 	and.w	r3, r3, #8
 80106fa:	2b00      	cmp	r3, #0
 80106fc:	d020      	beq.n	8010740 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80106fe:	68fb      	ldr	r3, [r7, #12]
 8010700:	f003 0308 	and.w	r3, r3, #8
 8010704:	2b00      	cmp	r3, #0
 8010706:	d01b      	beq.n	8010740 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8010708:	687b      	ldr	r3, [r7, #4]
 801070a:	681b      	ldr	r3, [r3, #0]
 801070c:	f06f 0208 	mvn.w	r2, #8
 8010710:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8010712:	687b      	ldr	r3, [r7, #4]
 8010714:	2204      	movs	r2, #4
 8010716:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8010718:	687b      	ldr	r3, [r7, #4]
 801071a:	681b      	ldr	r3, [r3, #0]
 801071c:	69db      	ldr	r3, [r3, #28]
 801071e:	f003 0303 	and.w	r3, r3, #3
 8010722:	2b00      	cmp	r3, #0
 8010724:	d003      	beq.n	801072e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8010726:	6878      	ldr	r0, [r7, #4]
 8010728:	f000 f94c 	bl	80109c4 <HAL_TIM_IC_CaptureCallback>
 801072c:	e005      	b.n	801073a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 801072e:	6878      	ldr	r0, [r7, #4]
 8010730:	f000 f93f 	bl	80109b2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8010734:	6878      	ldr	r0, [r7, #4]
 8010736:	f000 f94e 	bl	80109d6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 801073a:	687b      	ldr	r3, [r7, #4]
 801073c:	2200      	movs	r2, #0
 801073e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8010740:	68bb      	ldr	r3, [r7, #8]
 8010742:	f003 0310 	and.w	r3, r3, #16
 8010746:	2b00      	cmp	r3, #0
 8010748:	d020      	beq.n	801078c <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 801074a:	68fb      	ldr	r3, [r7, #12]
 801074c:	f003 0310 	and.w	r3, r3, #16
 8010750:	2b00      	cmp	r3, #0
 8010752:	d01b      	beq.n	801078c <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8010754:	687b      	ldr	r3, [r7, #4]
 8010756:	681b      	ldr	r3, [r3, #0]
 8010758:	f06f 0210 	mvn.w	r2, #16
 801075c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 801075e:	687b      	ldr	r3, [r7, #4]
 8010760:	2208      	movs	r2, #8
 8010762:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8010764:	687b      	ldr	r3, [r7, #4]
 8010766:	681b      	ldr	r3, [r3, #0]
 8010768:	69db      	ldr	r3, [r3, #28]
 801076a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 801076e:	2b00      	cmp	r3, #0
 8010770:	d003      	beq.n	801077a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8010772:	6878      	ldr	r0, [r7, #4]
 8010774:	f000 f926 	bl	80109c4 <HAL_TIM_IC_CaptureCallback>
 8010778:	e005      	b.n	8010786 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 801077a:	6878      	ldr	r0, [r7, #4]
 801077c:	f000 f919 	bl	80109b2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8010780:	6878      	ldr	r0, [r7, #4]
 8010782:	f000 f928 	bl	80109d6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8010786:	687b      	ldr	r3, [r7, #4]
 8010788:	2200      	movs	r2, #0
 801078a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 801078c:	68bb      	ldr	r3, [r7, #8]
 801078e:	f003 0301 	and.w	r3, r3, #1
 8010792:	2b00      	cmp	r3, #0
 8010794:	d00c      	beq.n	80107b0 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8010796:	68fb      	ldr	r3, [r7, #12]
 8010798:	f003 0301 	and.w	r3, r3, #1
 801079c:	2b00      	cmp	r3, #0
 801079e:	d007      	beq.n	80107b0 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80107a0:	687b      	ldr	r3, [r7, #4]
 80107a2:	681b      	ldr	r3, [r3, #0]
 80107a4:	f06f 0201 	mvn.w	r2, #1
 80107a8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80107aa:	6878      	ldr	r0, [r7, #4]
 80107ac:	f7fc f86e 	bl	800c88c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80107b0:	68bb      	ldr	r3, [r7, #8]
 80107b2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80107b6:	2b00      	cmp	r3, #0
 80107b8:	d00c      	beq.n	80107d4 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80107ba:	68fb      	ldr	r3, [r7, #12]
 80107bc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80107c0:	2b00      	cmp	r3, #0
 80107c2:	d007      	beq.n	80107d4 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80107c4:	687b      	ldr	r3, [r7, #4]
 80107c6:	681b      	ldr	r3, [r3, #0]
 80107c8:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 80107cc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80107ce:	6878      	ldr	r0, [r7, #4]
 80107d0:	f000 fa7f 	bl	8010cd2 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80107d4:	68bb      	ldr	r3, [r7, #8]
 80107d6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80107da:	2b00      	cmp	r3, #0
 80107dc:	d00c      	beq.n	80107f8 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80107de:	68fb      	ldr	r3, [r7, #12]
 80107e0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80107e4:	2b00      	cmp	r3, #0
 80107e6:	d007      	beq.n	80107f8 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80107e8:	687b      	ldr	r3, [r7, #4]
 80107ea:	681b      	ldr	r3, [r3, #0]
 80107ec:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80107f0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80107f2:	6878      	ldr	r0, [r7, #4]
 80107f4:	f000 f8f8 	bl	80109e8 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80107f8:	68bb      	ldr	r3, [r7, #8]
 80107fa:	f003 0320 	and.w	r3, r3, #32
 80107fe:	2b00      	cmp	r3, #0
 8010800:	d00c      	beq.n	801081c <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8010802:	68fb      	ldr	r3, [r7, #12]
 8010804:	f003 0320 	and.w	r3, r3, #32
 8010808:	2b00      	cmp	r3, #0
 801080a:	d007      	beq.n	801081c <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 801080c:	687b      	ldr	r3, [r7, #4]
 801080e:	681b      	ldr	r3, [r3, #0]
 8010810:	f06f 0220 	mvn.w	r2, #32
 8010814:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8010816:	6878      	ldr	r0, [r7, #4]
 8010818:	f000 fa52 	bl	8010cc0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 801081c:	bf00      	nop
 801081e:	3710      	adds	r7, #16
 8010820:	46bd      	mov	sp, r7
 8010822:	bd80      	pop	{r7, pc}

08010824 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8010824:	b580      	push	{r7, lr}
 8010826:	b084      	sub	sp, #16
 8010828:	af00      	add	r7, sp, #0
 801082a:	6078      	str	r0, [r7, #4]
 801082c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 801082e:	2300      	movs	r3, #0
 8010830:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8010832:	687b      	ldr	r3, [r7, #4]
 8010834:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8010838:	2b01      	cmp	r3, #1
 801083a:	d101      	bne.n	8010840 <HAL_TIM_ConfigClockSource+0x1c>
 801083c:	2302      	movs	r3, #2
 801083e:	e0b4      	b.n	80109aa <HAL_TIM_ConfigClockSource+0x186>
 8010840:	687b      	ldr	r3, [r7, #4]
 8010842:	2201      	movs	r2, #1
 8010844:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8010848:	687b      	ldr	r3, [r7, #4]
 801084a:	2202      	movs	r2, #2
 801084c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8010850:	687b      	ldr	r3, [r7, #4]
 8010852:	681b      	ldr	r3, [r3, #0]
 8010854:	689b      	ldr	r3, [r3, #8]
 8010856:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8010858:	68bb      	ldr	r3, [r7, #8]
 801085a:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 801085e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8010860:	68bb      	ldr	r3, [r7, #8]
 8010862:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8010866:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8010868:	687b      	ldr	r3, [r7, #4]
 801086a:	681b      	ldr	r3, [r3, #0]
 801086c:	68ba      	ldr	r2, [r7, #8]
 801086e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8010870:	683b      	ldr	r3, [r7, #0]
 8010872:	681b      	ldr	r3, [r3, #0]
 8010874:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8010878:	d03e      	beq.n	80108f8 <HAL_TIM_ConfigClockSource+0xd4>
 801087a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 801087e:	f200 8087 	bhi.w	8010990 <HAL_TIM_ConfigClockSource+0x16c>
 8010882:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8010886:	f000 8086 	beq.w	8010996 <HAL_TIM_ConfigClockSource+0x172>
 801088a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 801088e:	d87f      	bhi.n	8010990 <HAL_TIM_ConfigClockSource+0x16c>
 8010890:	2b70      	cmp	r3, #112	@ 0x70
 8010892:	d01a      	beq.n	80108ca <HAL_TIM_ConfigClockSource+0xa6>
 8010894:	2b70      	cmp	r3, #112	@ 0x70
 8010896:	d87b      	bhi.n	8010990 <HAL_TIM_ConfigClockSource+0x16c>
 8010898:	2b60      	cmp	r3, #96	@ 0x60
 801089a:	d050      	beq.n	801093e <HAL_TIM_ConfigClockSource+0x11a>
 801089c:	2b60      	cmp	r3, #96	@ 0x60
 801089e:	d877      	bhi.n	8010990 <HAL_TIM_ConfigClockSource+0x16c>
 80108a0:	2b50      	cmp	r3, #80	@ 0x50
 80108a2:	d03c      	beq.n	801091e <HAL_TIM_ConfigClockSource+0xfa>
 80108a4:	2b50      	cmp	r3, #80	@ 0x50
 80108a6:	d873      	bhi.n	8010990 <HAL_TIM_ConfigClockSource+0x16c>
 80108a8:	2b40      	cmp	r3, #64	@ 0x40
 80108aa:	d058      	beq.n	801095e <HAL_TIM_ConfigClockSource+0x13a>
 80108ac:	2b40      	cmp	r3, #64	@ 0x40
 80108ae:	d86f      	bhi.n	8010990 <HAL_TIM_ConfigClockSource+0x16c>
 80108b0:	2b30      	cmp	r3, #48	@ 0x30
 80108b2:	d064      	beq.n	801097e <HAL_TIM_ConfigClockSource+0x15a>
 80108b4:	2b30      	cmp	r3, #48	@ 0x30
 80108b6:	d86b      	bhi.n	8010990 <HAL_TIM_ConfigClockSource+0x16c>
 80108b8:	2b20      	cmp	r3, #32
 80108ba:	d060      	beq.n	801097e <HAL_TIM_ConfigClockSource+0x15a>
 80108bc:	2b20      	cmp	r3, #32
 80108be:	d867      	bhi.n	8010990 <HAL_TIM_ConfigClockSource+0x16c>
 80108c0:	2b00      	cmp	r3, #0
 80108c2:	d05c      	beq.n	801097e <HAL_TIM_ConfigClockSource+0x15a>
 80108c4:	2b10      	cmp	r3, #16
 80108c6:	d05a      	beq.n	801097e <HAL_TIM_ConfigClockSource+0x15a>
 80108c8:	e062      	b.n	8010990 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80108ca:	687b      	ldr	r3, [r7, #4]
 80108cc:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80108ce:	683b      	ldr	r3, [r7, #0]
 80108d0:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80108d2:	683b      	ldr	r3, [r7, #0]
 80108d4:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80108d6:	683b      	ldr	r3, [r7, #0]
 80108d8:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80108da:	f000 f974 	bl	8010bc6 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80108de:	687b      	ldr	r3, [r7, #4]
 80108e0:	681b      	ldr	r3, [r3, #0]
 80108e2:	689b      	ldr	r3, [r3, #8]
 80108e4:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80108e6:	68bb      	ldr	r3, [r7, #8]
 80108e8:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80108ec:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80108ee:	687b      	ldr	r3, [r7, #4]
 80108f0:	681b      	ldr	r3, [r3, #0]
 80108f2:	68ba      	ldr	r2, [r7, #8]
 80108f4:	609a      	str	r2, [r3, #8]
      break;
 80108f6:	e04f      	b.n	8010998 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80108f8:	687b      	ldr	r3, [r7, #4]
 80108fa:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80108fc:	683b      	ldr	r3, [r7, #0]
 80108fe:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8010900:	683b      	ldr	r3, [r7, #0]
 8010902:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8010904:	683b      	ldr	r3, [r7, #0]
 8010906:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8010908:	f000 f95d 	bl	8010bc6 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 801090c:	687b      	ldr	r3, [r7, #4]
 801090e:	681b      	ldr	r3, [r3, #0]
 8010910:	689a      	ldr	r2, [r3, #8]
 8010912:	687b      	ldr	r3, [r7, #4]
 8010914:	681b      	ldr	r3, [r3, #0]
 8010916:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 801091a:	609a      	str	r2, [r3, #8]
      break;
 801091c:	e03c      	b.n	8010998 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 801091e:	687b      	ldr	r3, [r7, #4]
 8010920:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8010922:	683b      	ldr	r3, [r7, #0]
 8010924:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8010926:	683b      	ldr	r3, [r7, #0]
 8010928:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 801092a:	461a      	mov	r2, r3
 801092c:	f000 f8d4 	bl	8010ad8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8010930:	687b      	ldr	r3, [r7, #4]
 8010932:	681b      	ldr	r3, [r3, #0]
 8010934:	2150      	movs	r1, #80	@ 0x50
 8010936:	4618      	mov	r0, r3
 8010938:	f000 f92b 	bl	8010b92 <TIM_ITRx_SetConfig>
      break;
 801093c:	e02c      	b.n	8010998 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 801093e:	687b      	ldr	r3, [r7, #4]
 8010940:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8010942:	683b      	ldr	r3, [r7, #0]
 8010944:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8010946:	683b      	ldr	r3, [r7, #0]
 8010948:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 801094a:	461a      	mov	r2, r3
 801094c:	f000 f8f2 	bl	8010b34 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8010950:	687b      	ldr	r3, [r7, #4]
 8010952:	681b      	ldr	r3, [r3, #0]
 8010954:	2160      	movs	r1, #96	@ 0x60
 8010956:	4618      	mov	r0, r3
 8010958:	f000 f91b 	bl	8010b92 <TIM_ITRx_SetConfig>
      break;
 801095c:	e01c      	b.n	8010998 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 801095e:	687b      	ldr	r3, [r7, #4]
 8010960:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8010962:	683b      	ldr	r3, [r7, #0]
 8010964:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8010966:	683b      	ldr	r3, [r7, #0]
 8010968:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 801096a:	461a      	mov	r2, r3
 801096c:	f000 f8b4 	bl	8010ad8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8010970:	687b      	ldr	r3, [r7, #4]
 8010972:	681b      	ldr	r3, [r3, #0]
 8010974:	2140      	movs	r1, #64	@ 0x40
 8010976:	4618      	mov	r0, r3
 8010978:	f000 f90b 	bl	8010b92 <TIM_ITRx_SetConfig>
      break;
 801097c:	e00c      	b.n	8010998 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 801097e:	687b      	ldr	r3, [r7, #4]
 8010980:	681a      	ldr	r2, [r3, #0]
 8010982:	683b      	ldr	r3, [r7, #0]
 8010984:	681b      	ldr	r3, [r3, #0]
 8010986:	4619      	mov	r1, r3
 8010988:	4610      	mov	r0, r2
 801098a:	f000 f902 	bl	8010b92 <TIM_ITRx_SetConfig>
      break;
 801098e:	e003      	b.n	8010998 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8010990:	2301      	movs	r3, #1
 8010992:	73fb      	strb	r3, [r7, #15]
      break;
 8010994:	e000      	b.n	8010998 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8010996:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8010998:	687b      	ldr	r3, [r7, #4]
 801099a:	2201      	movs	r2, #1
 801099c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80109a0:	687b      	ldr	r3, [r7, #4]
 80109a2:	2200      	movs	r2, #0
 80109a4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80109a8:	7bfb      	ldrb	r3, [r7, #15]
}
 80109aa:	4618      	mov	r0, r3
 80109ac:	3710      	adds	r7, #16
 80109ae:	46bd      	mov	sp, r7
 80109b0:	bd80      	pop	{r7, pc}

080109b2 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80109b2:	b480      	push	{r7}
 80109b4:	b083      	sub	sp, #12
 80109b6:	af00      	add	r7, sp, #0
 80109b8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80109ba:	bf00      	nop
 80109bc:	370c      	adds	r7, #12
 80109be:	46bd      	mov	sp, r7
 80109c0:	bc80      	pop	{r7}
 80109c2:	4770      	bx	lr

080109c4 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80109c4:	b480      	push	{r7}
 80109c6:	b083      	sub	sp, #12
 80109c8:	af00      	add	r7, sp, #0
 80109ca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80109cc:	bf00      	nop
 80109ce:	370c      	adds	r7, #12
 80109d0:	46bd      	mov	sp, r7
 80109d2:	bc80      	pop	{r7}
 80109d4:	4770      	bx	lr

080109d6 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80109d6:	b480      	push	{r7}
 80109d8:	b083      	sub	sp, #12
 80109da:	af00      	add	r7, sp, #0
 80109dc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80109de:	bf00      	nop
 80109e0:	370c      	adds	r7, #12
 80109e2:	46bd      	mov	sp, r7
 80109e4:	bc80      	pop	{r7}
 80109e6:	4770      	bx	lr

080109e8 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80109e8:	b480      	push	{r7}
 80109ea:	b083      	sub	sp, #12
 80109ec:	af00      	add	r7, sp, #0
 80109ee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80109f0:	bf00      	nop
 80109f2:	370c      	adds	r7, #12
 80109f4:	46bd      	mov	sp, r7
 80109f6:	bc80      	pop	{r7}
 80109f8:	4770      	bx	lr
	...

080109fc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80109fc:	b480      	push	{r7}
 80109fe:	b085      	sub	sp, #20
 8010a00:	af00      	add	r7, sp, #0
 8010a02:	6078      	str	r0, [r7, #4]
 8010a04:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8010a06:	687b      	ldr	r3, [r7, #4]
 8010a08:	681b      	ldr	r3, [r3, #0]
 8010a0a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8010a0c:	687b      	ldr	r3, [r7, #4]
 8010a0e:	4a2f      	ldr	r2, [pc, #188]	@ (8010acc <TIM_Base_SetConfig+0xd0>)
 8010a10:	4293      	cmp	r3, r2
 8010a12:	d00b      	beq.n	8010a2c <TIM_Base_SetConfig+0x30>
 8010a14:	687b      	ldr	r3, [r7, #4]
 8010a16:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8010a1a:	d007      	beq.n	8010a2c <TIM_Base_SetConfig+0x30>
 8010a1c:	687b      	ldr	r3, [r7, #4]
 8010a1e:	4a2c      	ldr	r2, [pc, #176]	@ (8010ad0 <TIM_Base_SetConfig+0xd4>)
 8010a20:	4293      	cmp	r3, r2
 8010a22:	d003      	beq.n	8010a2c <TIM_Base_SetConfig+0x30>
 8010a24:	687b      	ldr	r3, [r7, #4]
 8010a26:	4a2b      	ldr	r2, [pc, #172]	@ (8010ad4 <TIM_Base_SetConfig+0xd8>)
 8010a28:	4293      	cmp	r3, r2
 8010a2a:	d108      	bne.n	8010a3e <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8010a2c:	68fb      	ldr	r3, [r7, #12]
 8010a2e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8010a32:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8010a34:	683b      	ldr	r3, [r7, #0]
 8010a36:	685b      	ldr	r3, [r3, #4]
 8010a38:	68fa      	ldr	r2, [r7, #12]
 8010a3a:	4313      	orrs	r3, r2
 8010a3c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8010a3e:	687b      	ldr	r3, [r7, #4]
 8010a40:	4a22      	ldr	r2, [pc, #136]	@ (8010acc <TIM_Base_SetConfig+0xd0>)
 8010a42:	4293      	cmp	r3, r2
 8010a44:	d00b      	beq.n	8010a5e <TIM_Base_SetConfig+0x62>
 8010a46:	687b      	ldr	r3, [r7, #4]
 8010a48:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8010a4c:	d007      	beq.n	8010a5e <TIM_Base_SetConfig+0x62>
 8010a4e:	687b      	ldr	r3, [r7, #4]
 8010a50:	4a1f      	ldr	r2, [pc, #124]	@ (8010ad0 <TIM_Base_SetConfig+0xd4>)
 8010a52:	4293      	cmp	r3, r2
 8010a54:	d003      	beq.n	8010a5e <TIM_Base_SetConfig+0x62>
 8010a56:	687b      	ldr	r3, [r7, #4]
 8010a58:	4a1e      	ldr	r2, [pc, #120]	@ (8010ad4 <TIM_Base_SetConfig+0xd8>)
 8010a5a:	4293      	cmp	r3, r2
 8010a5c:	d108      	bne.n	8010a70 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8010a5e:	68fb      	ldr	r3, [r7, #12]
 8010a60:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8010a64:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8010a66:	683b      	ldr	r3, [r7, #0]
 8010a68:	68db      	ldr	r3, [r3, #12]
 8010a6a:	68fa      	ldr	r2, [r7, #12]
 8010a6c:	4313      	orrs	r3, r2
 8010a6e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8010a70:	68fb      	ldr	r3, [r7, #12]
 8010a72:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8010a76:	683b      	ldr	r3, [r7, #0]
 8010a78:	695b      	ldr	r3, [r3, #20]
 8010a7a:	4313      	orrs	r3, r2
 8010a7c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8010a7e:	687b      	ldr	r3, [r7, #4]
 8010a80:	68fa      	ldr	r2, [r7, #12]
 8010a82:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8010a84:	683b      	ldr	r3, [r7, #0]
 8010a86:	689a      	ldr	r2, [r3, #8]
 8010a88:	687b      	ldr	r3, [r7, #4]
 8010a8a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8010a8c:	683b      	ldr	r3, [r7, #0]
 8010a8e:	681a      	ldr	r2, [r3, #0]
 8010a90:	687b      	ldr	r3, [r7, #4]
 8010a92:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8010a94:	687b      	ldr	r3, [r7, #4]
 8010a96:	4a0d      	ldr	r2, [pc, #52]	@ (8010acc <TIM_Base_SetConfig+0xd0>)
 8010a98:	4293      	cmp	r3, r2
 8010a9a:	d103      	bne.n	8010aa4 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8010a9c:	683b      	ldr	r3, [r7, #0]
 8010a9e:	691a      	ldr	r2, [r3, #16]
 8010aa0:	687b      	ldr	r3, [r7, #4]
 8010aa2:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8010aa4:	687b      	ldr	r3, [r7, #4]
 8010aa6:	2201      	movs	r2, #1
 8010aa8:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8010aaa:	687b      	ldr	r3, [r7, #4]
 8010aac:	691b      	ldr	r3, [r3, #16]
 8010aae:	f003 0301 	and.w	r3, r3, #1
 8010ab2:	2b00      	cmp	r3, #0
 8010ab4:	d005      	beq.n	8010ac2 <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8010ab6:	687b      	ldr	r3, [r7, #4]
 8010ab8:	691b      	ldr	r3, [r3, #16]
 8010aba:	f023 0201 	bic.w	r2, r3, #1
 8010abe:	687b      	ldr	r3, [r7, #4]
 8010ac0:	611a      	str	r2, [r3, #16]
  }
}
 8010ac2:	bf00      	nop
 8010ac4:	3714      	adds	r7, #20
 8010ac6:	46bd      	mov	sp, r7
 8010ac8:	bc80      	pop	{r7}
 8010aca:	4770      	bx	lr
 8010acc:	40012c00 	.word	0x40012c00
 8010ad0:	40000400 	.word	0x40000400
 8010ad4:	40000800 	.word	0x40000800

08010ad8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8010ad8:	b480      	push	{r7}
 8010ada:	b087      	sub	sp, #28
 8010adc:	af00      	add	r7, sp, #0
 8010ade:	60f8      	str	r0, [r7, #12]
 8010ae0:	60b9      	str	r1, [r7, #8]
 8010ae2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8010ae4:	68fb      	ldr	r3, [r7, #12]
 8010ae6:	6a1b      	ldr	r3, [r3, #32]
 8010ae8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8010aea:	68fb      	ldr	r3, [r7, #12]
 8010aec:	6a1b      	ldr	r3, [r3, #32]
 8010aee:	f023 0201 	bic.w	r2, r3, #1
 8010af2:	68fb      	ldr	r3, [r7, #12]
 8010af4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8010af6:	68fb      	ldr	r3, [r7, #12]
 8010af8:	699b      	ldr	r3, [r3, #24]
 8010afa:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8010afc:	693b      	ldr	r3, [r7, #16]
 8010afe:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8010b02:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8010b04:	687b      	ldr	r3, [r7, #4]
 8010b06:	011b      	lsls	r3, r3, #4
 8010b08:	693a      	ldr	r2, [r7, #16]
 8010b0a:	4313      	orrs	r3, r2
 8010b0c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8010b0e:	697b      	ldr	r3, [r7, #20]
 8010b10:	f023 030a 	bic.w	r3, r3, #10
 8010b14:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8010b16:	697a      	ldr	r2, [r7, #20]
 8010b18:	68bb      	ldr	r3, [r7, #8]
 8010b1a:	4313      	orrs	r3, r2
 8010b1c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8010b1e:	68fb      	ldr	r3, [r7, #12]
 8010b20:	693a      	ldr	r2, [r7, #16]
 8010b22:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8010b24:	68fb      	ldr	r3, [r7, #12]
 8010b26:	697a      	ldr	r2, [r7, #20]
 8010b28:	621a      	str	r2, [r3, #32]
}
 8010b2a:	bf00      	nop
 8010b2c:	371c      	adds	r7, #28
 8010b2e:	46bd      	mov	sp, r7
 8010b30:	bc80      	pop	{r7}
 8010b32:	4770      	bx	lr

08010b34 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8010b34:	b480      	push	{r7}
 8010b36:	b087      	sub	sp, #28
 8010b38:	af00      	add	r7, sp, #0
 8010b3a:	60f8      	str	r0, [r7, #12]
 8010b3c:	60b9      	str	r1, [r7, #8]
 8010b3e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8010b40:	68fb      	ldr	r3, [r7, #12]
 8010b42:	6a1b      	ldr	r3, [r3, #32]
 8010b44:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8010b46:	68fb      	ldr	r3, [r7, #12]
 8010b48:	6a1b      	ldr	r3, [r3, #32]
 8010b4a:	f023 0210 	bic.w	r2, r3, #16
 8010b4e:	68fb      	ldr	r3, [r7, #12]
 8010b50:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8010b52:	68fb      	ldr	r3, [r7, #12]
 8010b54:	699b      	ldr	r3, [r3, #24]
 8010b56:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8010b58:	693b      	ldr	r3, [r7, #16]
 8010b5a:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8010b5e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8010b60:	687b      	ldr	r3, [r7, #4]
 8010b62:	031b      	lsls	r3, r3, #12
 8010b64:	693a      	ldr	r2, [r7, #16]
 8010b66:	4313      	orrs	r3, r2
 8010b68:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8010b6a:	697b      	ldr	r3, [r7, #20]
 8010b6c:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8010b70:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8010b72:	68bb      	ldr	r3, [r7, #8]
 8010b74:	011b      	lsls	r3, r3, #4
 8010b76:	697a      	ldr	r2, [r7, #20]
 8010b78:	4313      	orrs	r3, r2
 8010b7a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8010b7c:	68fb      	ldr	r3, [r7, #12]
 8010b7e:	693a      	ldr	r2, [r7, #16]
 8010b80:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8010b82:	68fb      	ldr	r3, [r7, #12]
 8010b84:	697a      	ldr	r2, [r7, #20]
 8010b86:	621a      	str	r2, [r3, #32]
}
 8010b88:	bf00      	nop
 8010b8a:	371c      	adds	r7, #28
 8010b8c:	46bd      	mov	sp, r7
 8010b8e:	bc80      	pop	{r7}
 8010b90:	4770      	bx	lr

08010b92 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8010b92:	b480      	push	{r7}
 8010b94:	b085      	sub	sp, #20
 8010b96:	af00      	add	r7, sp, #0
 8010b98:	6078      	str	r0, [r7, #4]
 8010b9a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8010b9c:	687b      	ldr	r3, [r7, #4]
 8010b9e:	689b      	ldr	r3, [r3, #8]
 8010ba0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8010ba2:	68fb      	ldr	r3, [r7, #12]
 8010ba4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8010ba8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8010baa:	683a      	ldr	r2, [r7, #0]
 8010bac:	68fb      	ldr	r3, [r7, #12]
 8010bae:	4313      	orrs	r3, r2
 8010bb0:	f043 0307 	orr.w	r3, r3, #7
 8010bb4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8010bb6:	687b      	ldr	r3, [r7, #4]
 8010bb8:	68fa      	ldr	r2, [r7, #12]
 8010bba:	609a      	str	r2, [r3, #8]
}
 8010bbc:	bf00      	nop
 8010bbe:	3714      	adds	r7, #20
 8010bc0:	46bd      	mov	sp, r7
 8010bc2:	bc80      	pop	{r7}
 8010bc4:	4770      	bx	lr

08010bc6 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8010bc6:	b480      	push	{r7}
 8010bc8:	b087      	sub	sp, #28
 8010bca:	af00      	add	r7, sp, #0
 8010bcc:	60f8      	str	r0, [r7, #12]
 8010bce:	60b9      	str	r1, [r7, #8]
 8010bd0:	607a      	str	r2, [r7, #4]
 8010bd2:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8010bd4:	68fb      	ldr	r3, [r7, #12]
 8010bd6:	689b      	ldr	r3, [r3, #8]
 8010bd8:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8010bda:	697b      	ldr	r3, [r7, #20]
 8010bdc:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8010be0:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8010be2:	683b      	ldr	r3, [r7, #0]
 8010be4:	021a      	lsls	r2, r3, #8
 8010be6:	687b      	ldr	r3, [r7, #4]
 8010be8:	431a      	orrs	r2, r3
 8010bea:	68bb      	ldr	r3, [r7, #8]
 8010bec:	4313      	orrs	r3, r2
 8010bee:	697a      	ldr	r2, [r7, #20]
 8010bf0:	4313      	orrs	r3, r2
 8010bf2:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8010bf4:	68fb      	ldr	r3, [r7, #12]
 8010bf6:	697a      	ldr	r2, [r7, #20]
 8010bf8:	609a      	str	r2, [r3, #8]
}
 8010bfa:	bf00      	nop
 8010bfc:	371c      	adds	r7, #28
 8010bfe:	46bd      	mov	sp, r7
 8010c00:	bc80      	pop	{r7}
 8010c02:	4770      	bx	lr

08010c04 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8010c04:	b480      	push	{r7}
 8010c06:	b085      	sub	sp, #20
 8010c08:	af00      	add	r7, sp, #0
 8010c0a:	6078      	str	r0, [r7, #4]
 8010c0c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8010c0e:	687b      	ldr	r3, [r7, #4]
 8010c10:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8010c14:	2b01      	cmp	r3, #1
 8010c16:	d101      	bne.n	8010c1c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8010c18:	2302      	movs	r3, #2
 8010c1a:	e046      	b.n	8010caa <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8010c1c:	687b      	ldr	r3, [r7, #4]
 8010c1e:	2201      	movs	r2, #1
 8010c20:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8010c24:	687b      	ldr	r3, [r7, #4]
 8010c26:	2202      	movs	r2, #2
 8010c28:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8010c2c:	687b      	ldr	r3, [r7, #4]
 8010c2e:	681b      	ldr	r3, [r3, #0]
 8010c30:	685b      	ldr	r3, [r3, #4]
 8010c32:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8010c34:	687b      	ldr	r3, [r7, #4]
 8010c36:	681b      	ldr	r3, [r3, #0]
 8010c38:	689b      	ldr	r3, [r3, #8]
 8010c3a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8010c3c:	68fb      	ldr	r3, [r7, #12]
 8010c3e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8010c42:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8010c44:	683b      	ldr	r3, [r7, #0]
 8010c46:	681b      	ldr	r3, [r3, #0]
 8010c48:	68fa      	ldr	r2, [r7, #12]
 8010c4a:	4313      	orrs	r3, r2
 8010c4c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8010c4e:	687b      	ldr	r3, [r7, #4]
 8010c50:	681b      	ldr	r3, [r3, #0]
 8010c52:	68fa      	ldr	r2, [r7, #12]
 8010c54:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8010c56:	687b      	ldr	r3, [r7, #4]
 8010c58:	681b      	ldr	r3, [r3, #0]
 8010c5a:	4a16      	ldr	r2, [pc, #88]	@ (8010cb4 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8010c5c:	4293      	cmp	r3, r2
 8010c5e:	d00e      	beq.n	8010c7e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8010c60:	687b      	ldr	r3, [r7, #4]
 8010c62:	681b      	ldr	r3, [r3, #0]
 8010c64:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8010c68:	d009      	beq.n	8010c7e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8010c6a:	687b      	ldr	r3, [r7, #4]
 8010c6c:	681b      	ldr	r3, [r3, #0]
 8010c6e:	4a12      	ldr	r2, [pc, #72]	@ (8010cb8 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8010c70:	4293      	cmp	r3, r2
 8010c72:	d004      	beq.n	8010c7e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8010c74:	687b      	ldr	r3, [r7, #4]
 8010c76:	681b      	ldr	r3, [r3, #0]
 8010c78:	4a10      	ldr	r2, [pc, #64]	@ (8010cbc <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8010c7a:	4293      	cmp	r3, r2
 8010c7c:	d10c      	bne.n	8010c98 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8010c7e:	68bb      	ldr	r3, [r7, #8]
 8010c80:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8010c84:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8010c86:	683b      	ldr	r3, [r7, #0]
 8010c88:	685b      	ldr	r3, [r3, #4]
 8010c8a:	68ba      	ldr	r2, [r7, #8]
 8010c8c:	4313      	orrs	r3, r2
 8010c8e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8010c90:	687b      	ldr	r3, [r7, #4]
 8010c92:	681b      	ldr	r3, [r3, #0]
 8010c94:	68ba      	ldr	r2, [r7, #8]
 8010c96:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8010c98:	687b      	ldr	r3, [r7, #4]
 8010c9a:	2201      	movs	r2, #1
 8010c9c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8010ca0:	687b      	ldr	r3, [r7, #4]
 8010ca2:	2200      	movs	r2, #0
 8010ca4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8010ca8:	2300      	movs	r3, #0
}
 8010caa:	4618      	mov	r0, r3
 8010cac:	3714      	adds	r7, #20
 8010cae:	46bd      	mov	sp, r7
 8010cb0:	bc80      	pop	{r7}
 8010cb2:	4770      	bx	lr
 8010cb4:	40012c00 	.word	0x40012c00
 8010cb8:	40000400 	.word	0x40000400
 8010cbc:	40000800 	.word	0x40000800

08010cc0 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8010cc0:	b480      	push	{r7}
 8010cc2:	b083      	sub	sp, #12
 8010cc4:	af00      	add	r7, sp, #0
 8010cc6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8010cc8:	bf00      	nop
 8010cca:	370c      	adds	r7, #12
 8010ccc:	46bd      	mov	sp, r7
 8010cce:	bc80      	pop	{r7}
 8010cd0:	4770      	bx	lr

08010cd2 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8010cd2:	b480      	push	{r7}
 8010cd4:	b083      	sub	sp, #12
 8010cd6:	af00      	add	r7, sp, #0
 8010cd8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8010cda:	bf00      	nop
 8010cdc:	370c      	adds	r7, #12
 8010cde:	46bd      	mov	sp, r7
 8010ce0:	bc80      	pop	{r7}
 8010ce2:	4770      	bx	lr

08010ce4 <USB_CoreInit>:
  * @param  cfg pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8010ce4:	b480      	push	{r7}
 8010ce6:	b085      	sub	sp, #20
 8010ce8:	af00      	add	r7, sp, #0
 8010cea:	60f8      	str	r0, [r7, #12]
 8010cec:	4638      	mov	r0, r7
 8010cee:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 8010cf2:	2300      	movs	r3, #0
}
 8010cf4:	4618      	mov	r0, r3
 8010cf6:	3714      	adds	r7, #20
 8010cf8:	46bd      	mov	sp, r7
 8010cfa:	bc80      	pop	{r7}
 8010cfc:	4770      	bx	lr

08010cfe <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_TypeDef *USBx)
{
 8010cfe:	b480      	push	{r7}
 8010d00:	b085      	sub	sp, #20
 8010d02:	af00      	add	r7, sp, #0
 8010d04:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8010d06:	687b      	ldr	r3, [r7, #4]
 8010d08:	2200      	movs	r2, #0
 8010d0a:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8010d0e:	f44f 433f 	mov.w	r3, #48896	@ 0xbf00
 8010d12:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Set interrupt mask */
  USBx->CNTR = (uint16_t)winterruptmask;
 8010d14:	68fb      	ldr	r3, [r7, #12]
 8010d16:	b29a      	uxth	r2, r3
 8010d18:	687b      	ldr	r3, [r7, #4]
 8010d1a:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8010d1e:	2300      	movs	r3, #0
}
 8010d20:	4618      	mov	r0, r3
 8010d22:	3714      	adds	r7, #20
 8010d24:	46bd      	mov	sp, r7
 8010d26:	bc80      	pop	{r7}
 8010d28:	4770      	bx	lr

08010d2a <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 8010d2a:	b480      	push	{r7}
 8010d2c:	b085      	sub	sp, #20
 8010d2e:	af00      	add	r7, sp, #0
 8010d30:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8010d32:	f44f 433f 	mov.w	r3, #48896	@ 0xbf00
 8010d36:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 8010d38:	687b      	ldr	r3, [r7, #4]
 8010d3a:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8010d3e:	b29a      	uxth	r2, r3
 8010d40:	68fb      	ldr	r3, [r7, #12]
 8010d42:	b29b      	uxth	r3, r3
 8010d44:	43db      	mvns	r3, r3
 8010d46:	b29b      	uxth	r3, r3
 8010d48:	4013      	ands	r3, r2
 8010d4a:	b29a      	uxth	r2, r3
 8010d4c:	687b      	ldr	r3, [r7, #4]
 8010d4e:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8010d52:	2300      	movs	r3, #0
}
 8010d54:	4618      	mov	r0, r3
 8010d56:	3714      	adds	r7, #20
 8010d58:	46bd      	mov	sp, r7
 8010d5a:	bc80      	pop	{r7}
 8010d5c:	4770      	bx	lr

08010d5e <USB_SetCurrentMode>:
  *          This parameter can be one of the these values:
  *            @arg USB_DEVICE_MODE Peripheral mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_TypeDef *USBx, USB_ModeTypeDef mode)
{
 8010d5e:	b480      	push	{r7}
 8010d60:	b083      	sub	sp, #12
 8010d62:	af00      	add	r7, sp, #0
 8010d64:	6078      	str	r0, [r7, #4]
 8010d66:	460b      	mov	r3, r1
 8010d68:	70fb      	strb	r3, [r7, #3]

  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
 8010d6a:	2300      	movs	r3, #0
}
 8010d6c:	4618      	mov	r0, r3
 8010d6e:	370c      	adds	r7, #12
 8010d70:	46bd      	mov	sp, r7
 8010d72:	bc80      	pop	{r7}
 8010d74:	4770      	bx	lr

08010d76 <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8010d76:	b480      	push	{r7}
 8010d78:	b085      	sub	sp, #20
 8010d7a:	af00      	add	r7, sp, #0
 8010d7c:	60f8      	str	r0, [r7, #12]
 8010d7e:	4638      	mov	r0, r7
 8010d80:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 8010d84:	68fb      	ldr	r3, [r7, #12]
 8010d86:	2201      	movs	r2, #1
 8010d88:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 8010d8c:	68fb      	ldr	r3, [r7, #12]
 8010d8e:	2200      	movs	r2, #0
 8010d90:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8010d94:	68fb      	ldr	r3, [r7, #12]
 8010d96:	2200      	movs	r2, #0
 8010d98:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 8010d9c:	68fb      	ldr	r3, [r7, #12]
 8010d9e:	2200      	movs	r2, #0
 8010da0:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50

  return HAL_OK;
 8010da4:	2300      	movs	r3, #0
}
 8010da6:	4618      	mov	r0, r3
 8010da8:	3714      	adds	r7, #20
 8010daa:	46bd      	mov	sp, r7
 8010dac:	bc80      	pop	{r7}
 8010dae:	4770      	bx	lr

08010db0 <USB_ActivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8010db0:	b480      	push	{r7}
 8010db2:	b09d      	sub	sp, #116	@ 0x74
 8010db4:	af00      	add	r7, sp, #0
 8010db6:	6078      	str	r0, [r7, #4]
 8010db8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef ret = HAL_OK;
 8010dba:	2300      	movs	r3, #0
 8010dbc:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
  uint16_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 8010dc0:	687a      	ldr	r2, [r7, #4]
 8010dc2:	683b      	ldr	r3, [r7, #0]
 8010dc4:	781b      	ldrb	r3, [r3, #0]
 8010dc6:	009b      	lsls	r3, r3, #2
 8010dc8:	4413      	add	r3, r2
 8010dca:	881b      	ldrh	r3, [r3, #0]
 8010dcc:	b29b      	uxth	r3, r3
 8010dce:	f423 43ec 	bic.w	r3, r3, #30208	@ 0x7600
 8010dd2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8010dd6:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c

  /* initialize Endpoint */
  switch (ep->type)
 8010dda:	683b      	ldr	r3, [r7, #0]
 8010ddc:	78db      	ldrb	r3, [r3, #3]
 8010dde:	2b03      	cmp	r3, #3
 8010de0:	d81f      	bhi.n	8010e22 <USB_ActivateEndpoint+0x72>
 8010de2:	a201      	add	r2, pc, #4	@ (adr r2, 8010de8 <USB_ActivateEndpoint+0x38>)
 8010de4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010de8:	08010df9 	.word	0x08010df9
 8010dec:	08010e15 	.word	0x08010e15
 8010df0:	08010e2b 	.word	0x08010e2b
 8010df4:	08010e07 	.word	0x08010e07
  {
    case EP_TYPE_CTRL:
      wEpRegVal |= USB_EP_CONTROL;
 8010df8:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8010dfc:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8010e00:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
      break;
 8010e04:	e012      	b.n	8010e2c <USB_ActivateEndpoint+0x7c>
    case EP_TYPE_BULK:
      wEpRegVal |= USB_EP_BULK;
      break;

    case EP_TYPE_INTR:
      wEpRegVal |= USB_EP_INTERRUPT;
 8010e06:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8010e0a:	f443 63c0 	orr.w	r3, r3, #1536	@ 0x600
 8010e0e:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
      break;
 8010e12:	e00b      	b.n	8010e2c <USB_ActivateEndpoint+0x7c>

    case EP_TYPE_ISOC:
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 8010e14:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8010e18:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8010e1c:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
      break;
 8010e20:	e004      	b.n	8010e2c <USB_ActivateEndpoint+0x7c>

    default:
      ret = HAL_ERROR;
 8010e22:	2301      	movs	r3, #1
 8010e24:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
      break;
 8010e28:	e000      	b.n	8010e2c <USB_ActivateEndpoint+0x7c>
      break;
 8010e2a:	bf00      	nop
  }

  PCD_SET_ENDPOINT(USBx, ep->num, (wEpRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX));
 8010e2c:	687a      	ldr	r2, [r7, #4]
 8010e2e:	683b      	ldr	r3, [r7, #0]
 8010e30:	781b      	ldrb	r3, [r3, #0]
 8010e32:	009b      	lsls	r3, r3, #2
 8010e34:	441a      	add	r2, r3
 8010e36:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8010e3a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8010e3e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8010e42:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8010e46:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8010e4a:	b29b      	uxth	r3, r3
 8010e4c:	8013      	strh	r3, [r2, #0]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 8010e4e:	687a      	ldr	r2, [r7, #4]
 8010e50:	683b      	ldr	r3, [r7, #0]
 8010e52:	781b      	ldrb	r3, [r3, #0]
 8010e54:	009b      	lsls	r3, r3, #2
 8010e56:	4413      	add	r3, r2
 8010e58:	881b      	ldrh	r3, [r3, #0]
 8010e5a:	b29b      	uxth	r3, r3
 8010e5c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8010e60:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8010e64:	b29b      	uxth	r3, r3
 8010e66:	683a      	ldr	r2, [r7, #0]
 8010e68:	7812      	ldrb	r2, [r2, #0]
 8010e6a:	4313      	orrs	r3, r2
 8010e6c:	f8a7 3066 	strh.w	r3, [r7, #102]	@ 0x66
 8010e70:	687a      	ldr	r2, [r7, #4]
 8010e72:	683b      	ldr	r3, [r7, #0]
 8010e74:	781b      	ldrb	r3, [r3, #0]
 8010e76:	009b      	lsls	r3, r3, #2
 8010e78:	441a      	add	r2, r3
 8010e7a:	f8b7 3066 	ldrh.w	r3, [r7, #102]	@ 0x66
 8010e7e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8010e82:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8010e86:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8010e8a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8010e8e:	b29b      	uxth	r3, r3
 8010e90:	8013      	strh	r3, [r2, #0]

  if (ep->doublebuffer == 0U)
 8010e92:	683b      	ldr	r3, [r7, #0]
 8010e94:	7b1b      	ldrb	r3, [r3, #12]
 8010e96:	2b00      	cmp	r3, #0
 8010e98:	f040 8178 	bne.w	801118c <USB_ActivateEndpoint+0x3dc>
  {
    if (ep->is_in != 0U)
 8010e9c:	683b      	ldr	r3, [r7, #0]
 8010e9e:	785b      	ldrb	r3, [r3, #1]
 8010ea0:	2b00      	cmp	r3, #0
 8010ea2:	f000 8084 	beq.w	8010fae <USB_ActivateEndpoint+0x1fe>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8010ea6:	687b      	ldr	r3, [r7, #4]
 8010ea8:	61bb      	str	r3, [r7, #24]
 8010eaa:	687b      	ldr	r3, [r7, #4]
 8010eac:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8010eb0:	b29b      	uxth	r3, r3
 8010eb2:	461a      	mov	r2, r3
 8010eb4:	69bb      	ldr	r3, [r7, #24]
 8010eb6:	4413      	add	r3, r2
 8010eb8:	61bb      	str	r3, [r7, #24]
 8010eba:	683b      	ldr	r3, [r7, #0]
 8010ebc:	781b      	ldrb	r3, [r3, #0]
 8010ebe:	011a      	lsls	r2, r3, #4
 8010ec0:	69bb      	ldr	r3, [r7, #24]
 8010ec2:	4413      	add	r3, r2
 8010ec4:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8010ec8:	617b      	str	r3, [r7, #20]
 8010eca:	683b      	ldr	r3, [r7, #0]
 8010ecc:	88db      	ldrh	r3, [r3, #6]
 8010ece:	085b      	lsrs	r3, r3, #1
 8010ed0:	b29b      	uxth	r3, r3
 8010ed2:	005b      	lsls	r3, r3, #1
 8010ed4:	b29a      	uxth	r2, r3
 8010ed6:	697b      	ldr	r3, [r7, #20]
 8010ed8:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8010eda:	687a      	ldr	r2, [r7, #4]
 8010edc:	683b      	ldr	r3, [r7, #0]
 8010ede:	781b      	ldrb	r3, [r3, #0]
 8010ee0:	009b      	lsls	r3, r3, #2
 8010ee2:	4413      	add	r3, r2
 8010ee4:	881b      	ldrh	r3, [r3, #0]
 8010ee6:	827b      	strh	r3, [r7, #18]
 8010ee8:	8a7b      	ldrh	r3, [r7, #18]
 8010eea:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8010eee:	2b00      	cmp	r3, #0
 8010ef0:	d01b      	beq.n	8010f2a <USB_ActivateEndpoint+0x17a>
 8010ef2:	687a      	ldr	r2, [r7, #4]
 8010ef4:	683b      	ldr	r3, [r7, #0]
 8010ef6:	781b      	ldrb	r3, [r3, #0]
 8010ef8:	009b      	lsls	r3, r3, #2
 8010efa:	4413      	add	r3, r2
 8010efc:	881b      	ldrh	r3, [r3, #0]
 8010efe:	b29b      	uxth	r3, r3
 8010f00:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8010f04:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8010f08:	823b      	strh	r3, [r7, #16]
 8010f0a:	687a      	ldr	r2, [r7, #4]
 8010f0c:	683b      	ldr	r3, [r7, #0]
 8010f0e:	781b      	ldrb	r3, [r3, #0]
 8010f10:	009b      	lsls	r3, r3, #2
 8010f12:	441a      	add	r2, r3
 8010f14:	8a3b      	ldrh	r3, [r7, #16]
 8010f16:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8010f1a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8010f1e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8010f22:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8010f26:	b29b      	uxth	r3, r3
 8010f28:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8010f2a:	683b      	ldr	r3, [r7, #0]
 8010f2c:	78db      	ldrb	r3, [r3, #3]
 8010f2e:	2b01      	cmp	r3, #1
 8010f30:	d020      	beq.n	8010f74 <USB_ActivateEndpoint+0x1c4>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8010f32:	687a      	ldr	r2, [r7, #4]
 8010f34:	683b      	ldr	r3, [r7, #0]
 8010f36:	781b      	ldrb	r3, [r3, #0]
 8010f38:	009b      	lsls	r3, r3, #2
 8010f3a:	4413      	add	r3, r2
 8010f3c:	881b      	ldrh	r3, [r3, #0]
 8010f3e:	b29b      	uxth	r3, r3
 8010f40:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8010f44:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8010f48:	81bb      	strh	r3, [r7, #12]
 8010f4a:	89bb      	ldrh	r3, [r7, #12]
 8010f4c:	f083 0320 	eor.w	r3, r3, #32
 8010f50:	81bb      	strh	r3, [r7, #12]
 8010f52:	687a      	ldr	r2, [r7, #4]
 8010f54:	683b      	ldr	r3, [r7, #0]
 8010f56:	781b      	ldrb	r3, [r3, #0]
 8010f58:	009b      	lsls	r3, r3, #2
 8010f5a:	441a      	add	r2, r3
 8010f5c:	89bb      	ldrh	r3, [r7, #12]
 8010f5e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8010f62:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8010f66:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8010f6a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8010f6e:	b29b      	uxth	r3, r3
 8010f70:	8013      	strh	r3, [r2, #0]
 8010f72:	e2d5      	b.n	8011520 <USB_ActivateEndpoint+0x770>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8010f74:	687a      	ldr	r2, [r7, #4]
 8010f76:	683b      	ldr	r3, [r7, #0]
 8010f78:	781b      	ldrb	r3, [r3, #0]
 8010f7a:	009b      	lsls	r3, r3, #2
 8010f7c:	4413      	add	r3, r2
 8010f7e:	881b      	ldrh	r3, [r3, #0]
 8010f80:	b29b      	uxth	r3, r3
 8010f82:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8010f86:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8010f8a:	81fb      	strh	r3, [r7, #14]
 8010f8c:	687a      	ldr	r2, [r7, #4]
 8010f8e:	683b      	ldr	r3, [r7, #0]
 8010f90:	781b      	ldrb	r3, [r3, #0]
 8010f92:	009b      	lsls	r3, r3, #2
 8010f94:	441a      	add	r2, r3
 8010f96:	89fb      	ldrh	r3, [r7, #14]
 8010f98:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8010f9c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8010fa0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8010fa4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8010fa8:	b29b      	uxth	r3, r3
 8010faa:	8013      	strh	r3, [r2, #0]
 8010fac:	e2b8      	b.n	8011520 <USB_ActivateEndpoint+0x770>
      }
    }
    else
    {
      /* Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8010fae:	687b      	ldr	r3, [r7, #4]
 8010fb0:	633b      	str	r3, [r7, #48]	@ 0x30
 8010fb2:	687b      	ldr	r3, [r7, #4]
 8010fb4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8010fb8:	b29b      	uxth	r3, r3
 8010fba:	461a      	mov	r2, r3
 8010fbc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010fbe:	4413      	add	r3, r2
 8010fc0:	633b      	str	r3, [r7, #48]	@ 0x30
 8010fc2:	683b      	ldr	r3, [r7, #0]
 8010fc4:	781b      	ldrb	r3, [r3, #0]
 8010fc6:	011a      	lsls	r2, r3, #4
 8010fc8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010fca:	4413      	add	r3, r2
 8010fcc:	f503 6381 	add.w	r3, r3, #1032	@ 0x408
 8010fd0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8010fd2:	683b      	ldr	r3, [r7, #0]
 8010fd4:	88db      	ldrh	r3, [r3, #6]
 8010fd6:	085b      	lsrs	r3, r3, #1
 8010fd8:	b29b      	uxth	r3, r3
 8010fda:	005b      	lsls	r3, r3, #1
 8010fdc:	b29a      	uxth	r2, r3
 8010fde:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010fe0:	801a      	strh	r2, [r3, #0]

      /* Set the endpoint Receive buffer counter */
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 8010fe2:	687b      	ldr	r3, [r7, #4]
 8010fe4:	62bb      	str	r3, [r7, #40]	@ 0x28
 8010fe6:	687b      	ldr	r3, [r7, #4]
 8010fe8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8010fec:	b29b      	uxth	r3, r3
 8010fee:	461a      	mov	r2, r3
 8010ff0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010ff2:	4413      	add	r3, r2
 8010ff4:	62bb      	str	r3, [r7, #40]	@ 0x28
 8010ff6:	683b      	ldr	r3, [r7, #0]
 8010ff8:	781b      	ldrb	r3, [r3, #0]
 8010ffa:	011a      	lsls	r2, r3, #4
 8010ffc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010ffe:	4413      	add	r3, r2
 8011000:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8011004:	627b      	str	r3, [r7, #36]	@ 0x24
 8011006:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011008:	881b      	ldrh	r3, [r3, #0]
 801100a:	b29b      	uxth	r3, r3
 801100c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8011010:	b29a      	uxth	r2, r3
 8011012:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011014:	801a      	strh	r2, [r3, #0]
 8011016:	683b      	ldr	r3, [r7, #0]
 8011018:	691b      	ldr	r3, [r3, #16]
 801101a:	2b3e      	cmp	r3, #62	@ 0x3e
 801101c:	d91d      	bls.n	801105a <USB_ActivateEndpoint+0x2aa>
 801101e:	683b      	ldr	r3, [r7, #0]
 8011020:	691b      	ldr	r3, [r3, #16]
 8011022:	095b      	lsrs	r3, r3, #5
 8011024:	66bb      	str	r3, [r7, #104]	@ 0x68
 8011026:	683b      	ldr	r3, [r7, #0]
 8011028:	691b      	ldr	r3, [r3, #16]
 801102a:	f003 031f 	and.w	r3, r3, #31
 801102e:	2b00      	cmp	r3, #0
 8011030:	d102      	bne.n	8011038 <USB_ActivateEndpoint+0x288>
 8011032:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8011034:	3b01      	subs	r3, #1
 8011036:	66bb      	str	r3, [r7, #104]	@ 0x68
 8011038:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801103a:	881b      	ldrh	r3, [r3, #0]
 801103c:	b29a      	uxth	r2, r3
 801103e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8011040:	b29b      	uxth	r3, r3
 8011042:	029b      	lsls	r3, r3, #10
 8011044:	b29b      	uxth	r3, r3
 8011046:	4313      	orrs	r3, r2
 8011048:	b29b      	uxth	r3, r3
 801104a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 801104e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8011052:	b29a      	uxth	r2, r3
 8011054:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011056:	801a      	strh	r2, [r3, #0]
 8011058:	e026      	b.n	80110a8 <USB_ActivateEndpoint+0x2f8>
 801105a:	683b      	ldr	r3, [r7, #0]
 801105c:	691b      	ldr	r3, [r3, #16]
 801105e:	2b00      	cmp	r3, #0
 8011060:	d10a      	bne.n	8011078 <USB_ActivateEndpoint+0x2c8>
 8011062:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011064:	881b      	ldrh	r3, [r3, #0]
 8011066:	b29b      	uxth	r3, r3
 8011068:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 801106c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8011070:	b29a      	uxth	r2, r3
 8011072:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011074:	801a      	strh	r2, [r3, #0]
 8011076:	e017      	b.n	80110a8 <USB_ActivateEndpoint+0x2f8>
 8011078:	683b      	ldr	r3, [r7, #0]
 801107a:	691b      	ldr	r3, [r3, #16]
 801107c:	085b      	lsrs	r3, r3, #1
 801107e:	66bb      	str	r3, [r7, #104]	@ 0x68
 8011080:	683b      	ldr	r3, [r7, #0]
 8011082:	691b      	ldr	r3, [r3, #16]
 8011084:	f003 0301 	and.w	r3, r3, #1
 8011088:	2b00      	cmp	r3, #0
 801108a:	d002      	beq.n	8011092 <USB_ActivateEndpoint+0x2e2>
 801108c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 801108e:	3301      	adds	r3, #1
 8011090:	66bb      	str	r3, [r7, #104]	@ 0x68
 8011092:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011094:	881b      	ldrh	r3, [r3, #0]
 8011096:	b29a      	uxth	r2, r3
 8011098:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 801109a:	b29b      	uxth	r3, r3
 801109c:	029b      	lsls	r3, r3, #10
 801109e:	b29b      	uxth	r3, r3
 80110a0:	4313      	orrs	r3, r2
 80110a2:	b29a      	uxth	r2, r3
 80110a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80110a6:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80110a8:	687a      	ldr	r2, [r7, #4]
 80110aa:	683b      	ldr	r3, [r7, #0]
 80110ac:	781b      	ldrb	r3, [r3, #0]
 80110ae:	009b      	lsls	r3, r3, #2
 80110b0:	4413      	add	r3, r2
 80110b2:	881b      	ldrh	r3, [r3, #0]
 80110b4:	847b      	strh	r3, [r7, #34]	@ 0x22
 80110b6:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 80110b8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80110bc:	2b00      	cmp	r3, #0
 80110be:	d01b      	beq.n	80110f8 <USB_ActivateEndpoint+0x348>
 80110c0:	687a      	ldr	r2, [r7, #4]
 80110c2:	683b      	ldr	r3, [r7, #0]
 80110c4:	781b      	ldrb	r3, [r3, #0]
 80110c6:	009b      	lsls	r3, r3, #2
 80110c8:	4413      	add	r3, r2
 80110ca:	881b      	ldrh	r3, [r3, #0]
 80110cc:	b29b      	uxth	r3, r3
 80110ce:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80110d2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80110d6:	843b      	strh	r3, [r7, #32]
 80110d8:	687a      	ldr	r2, [r7, #4]
 80110da:	683b      	ldr	r3, [r7, #0]
 80110dc:	781b      	ldrb	r3, [r3, #0]
 80110de:	009b      	lsls	r3, r3, #2
 80110e0:	441a      	add	r2, r3
 80110e2:	8c3b      	ldrh	r3, [r7, #32]
 80110e4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80110e8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80110ec:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80110f0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80110f4:	b29b      	uxth	r3, r3
 80110f6:	8013      	strh	r3, [r2, #0]

      if (ep->num == 0U)
 80110f8:	683b      	ldr	r3, [r7, #0]
 80110fa:	781b      	ldrb	r3, [r3, #0]
 80110fc:	2b00      	cmp	r3, #0
 80110fe:	d124      	bne.n	801114a <USB_ActivateEndpoint+0x39a>
      {
        /* Configure VALID status for EP0 */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8011100:	687a      	ldr	r2, [r7, #4]
 8011102:	683b      	ldr	r3, [r7, #0]
 8011104:	781b      	ldrb	r3, [r3, #0]
 8011106:	009b      	lsls	r3, r3, #2
 8011108:	4413      	add	r3, r2
 801110a:	881b      	ldrh	r3, [r3, #0]
 801110c:	b29b      	uxth	r3, r3
 801110e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8011112:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8011116:	83bb      	strh	r3, [r7, #28]
 8011118:	8bbb      	ldrh	r3, [r7, #28]
 801111a:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 801111e:	83bb      	strh	r3, [r7, #28]
 8011120:	8bbb      	ldrh	r3, [r7, #28]
 8011122:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8011126:	83bb      	strh	r3, [r7, #28]
 8011128:	687a      	ldr	r2, [r7, #4]
 801112a:	683b      	ldr	r3, [r7, #0]
 801112c:	781b      	ldrb	r3, [r3, #0]
 801112e:	009b      	lsls	r3, r3, #2
 8011130:	441a      	add	r2, r3
 8011132:	8bbb      	ldrh	r3, [r7, #28]
 8011134:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8011138:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 801113c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8011140:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8011144:	b29b      	uxth	r3, r3
 8011146:	8013      	strh	r3, [r2, #0]
 8011148:	e1ea      	b.n	8011520 <USB_ActivateEndpoint+0x770>
      }
      else
      {
        /* Configure NAK status for OUT Endpoint */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_NAK);
 801114a:	687a      	ldr	r2, [r7, #4]
 801114c:	683b      	ldr	r3, [r7, #0]
 801114e:	781b      	ldrb	r3, [r3, #0]
 8011150:	009b      	lsls	r3, r3, #2
 8011152:	4413      	add	r3, r2
 8011154:	881b      	ldrh	r3, [r3, #0]
 8011156:	b29b      	uxth	r3, r3
 8011158:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 801115c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8011160:	83fb      	strh	r3, [r7, #30]
 8011162:	8bfb      	ldrh	r3, [r7, #30]
 8011164:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8011168:	83fb      	strh	r3, [r7, #30]
 801116a:	687a      	ldr	r2, [r7, #4]
 801116c:	683b      	ldr	r3, [r7, #0]
 801116e:	781b      	ldrb	r3, [r3, #0]
 8011170:	009b      	lsls	r3, r3, #2
 8011172:	441a      	add	r2, r3
 8011174:	8bfb      	ldrh	r3, [r7, #30]
 8011176:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 801117a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 801117e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8011182:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8011186:	b29b      	uxth	r3, r3
 8011188:	8013      	strh	r3, [r2, #0]
 801118a:	e1c9      	b.n	8011520 <USB_ActivateEndpoint+0x770>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->type == EP_TYPE_BULK)
 801118c:	683b      	ldr	r3, [r7, #0]
 801118e:	78db      	ldrb	r3, [r3, #3]
 8011190:	2b02      	cmp	r3, #2
 8011192:	d11e      	bne.n	80111d2 <USB_ActivateEndpoint+0x422>
    {
      /* Set bulk endpoint as double buffered */
      PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 8011194:	687a      	ldr	r2, [r7, #4]
 8011196:	683b      	ldr	r3, [r7, #0]
 8011198:	781b      	ldrb	r3, [r3, #0]
 801119a:	009b      	lsls	r3, r3, #2
 801119c:	4413      	add	r3, r2
 801119e:	881b      	ldrh	r3, [r3, #0]
 80111a0:	b29b      	uxth	r3, r3
 80111a2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80111a6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80111aa:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
 80111ae:	687a      	ldr	r2, [r7, #4]
 80111b0:	683b      	ldr	r3, [r7, #0]
 80111b2:	781b      	ldrb	r3, [r3, #0]
 80111b4:	009b      	lsls	r3, r3, #2
 80111b6:	441a      	add	r2, r3
 80111b8:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 80111bc:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80111c0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80111c4:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 80111c8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80111cc:	b29b      	uxth	r3, r3
 80111ce:	8013      	strh	r3, [r2, #0]
 80111d0:	e01d      	b.n	801120e <USB_ActivateEndpoint+0x45e>
    }
    else
    {
      /* Set the ISOC endpoint in double buffer mode */
      PCD_CLEAR_EP_KIND(USBx, ep->num);
 80111d2:	687a      	ldr	r2, [r7, #4]
 80111d4:	683b      	ldr	r3, [r7, #0]
 80111d6:	781b      	ldrb	r3, [r3, #0]
 80111d8:	009b      	lsls	r3, r3, #2
 80111da:	4413      	add	r3, r2
 80111dc:	881b      	ldrh	r3, [r3, #0]
 80111de:	b29b      	uxth	r3, r3
 80111e0:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 80111e4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80111e8:	f8a7 3064 	strh.w	r3, [r7, #100]	@ 0x64
 80111ec:	687a      	ldr	r2, [r7, #4]
 80111ee:	683b      	ldr	r3, [r7, #0]
 80111f0:	781b      	ldrb	r3, [r3, #0]
 80111f2:	009b      	lsls	r3, r3, #2
 80111f4:	441a      	add	r2, r3
 80111f6:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 80111fa:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80111fe:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8011202:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8011206:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801120a:	b29b      	uxth	r3, r3
 801120c:	8013      	strh	r3, [r2, #0]
    }

    /* Set buffer address for double buffered mode */
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 801120e:	687b      	ldr	r3, [r7, #4]
 8011210:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8011212:	687b      	ldr	r3, [r7, #4]
 8011214:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8011218:	b29b      	uxth	r3, r3
 801121a:	461a      	mov	r2, r3
 801121c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 801121e:	4413      	add	r3, r2
 8011220:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8011222:	683b      	ldr	r3, [r7, #0]
 8011224:	781b      	ldrb	r3, [r3, #0]
 8011226:	011a      	lsls	r2, r3, #4
 8011228:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 801122a:	4413      	add	r3, r2
 801122c:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8011230:	65bb      	str	r3, [r7, #88]	@ 0x58
 8011232:	683b      	ldr	r3, [r7, #0]
 8011234:	891b      	ldrh	r3, [r3, #8]
 8011236:	085b      	lsrs	r3, r3, #1
 8011238:	b29b      	uxth	r3, r3
 801123a:	005b      	lsls	r3, r3, #1
 801123c:	b29a      	uxth	r2, r3
 801123e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8011240:	801a      	strh	r2, [r3, #0]
 8011242:	687b      	ldr	r3, [r7, #4]
 8011244:	657b      	str	r3, [r7, #84]	@ 0x54
 8011246:	687b      	ldr	r3, [r7, #4]
 8011248:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 801124c:	b29b      	uxth	r3, r3
 801124e:	461a      	mov	r2, r3
 8011250:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8011252:	4413      	add	r3, r2
 8011254:	657b      	str	r3, [r7, #84]	@ 0x54
 8011256:	683b      	ldr	r3, [r7, #0]
 8011258:	781b      	ldrb	r3, [r3, #0]
 801125a:	011a      	lsls	r2, r3, #4
 801125c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 801125e:	4413      	add	r3, r2
 8011260:	f503 6381 	add.w	r3, r3, #1032	@ 0x408
 8011264:	653b      	str	r3, [r7, #80]	@ 0x50
 8011266:	683b      	ldr	r3, [r7, #0]
 8011268:	895b      	ldrh	r3, [r3, #10]
 801126a:	085b      	lsrs	r3, r3, #1
 801126c:	b29b      	uxth	r3, r3
 801126e:	005b      	lsls	r3, r3, #1
 8011270:	b29a      	uxth	r2, r3
 8011272:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8011274:	801a      	strh	r2, [r3, #0]

    if (ep->is_in == 0U)
 8011276:	683b      	ldr	r3, [r7, #0]
 8011278:	785b      	ldrb	r3, [r3, #1]
 801127a:	2b00      	cmp	r3, #0
 801127c:	f040 8093 	bne.w	80113a6 <USB_ActivateEndpoint+0x5f6>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8011280:	687a      	ldr	r2, [r7, #4]
 8011282:	683b      	ldr	r3, [r7, #0]
 8011284:	781b      	ldrb	r3, [r3, #0]
 8011286:	009b      	lsls	r3, r3, #2
 8011288:	4413      	add	r3, r2
 801128a:	881b      	ldrh	r3, [r3, #0]
 801128c:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
 8011290:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8011294:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8011298:	2b00      	cmp	r3, #0
 801129a:	d01b      	beq.n	80112d4 <USB_ActivateEndpoint+0x524>
 801129c:	687a      	ldr	r2, [r7, #4]
 801129e:	683b      	ldr	r3, [r7, #0]
 80112a0:	781b      	ldrb	r3, [r3, #0]
 80112a2:	009b      	lsls	r3, r3, #2
 80112a4:	4413      	add	r3, r2
 80112a6:	881b      	ldrh	r3, [r3, #0]
 80112a8:	b29b      	uxth	r3, r3
 80112aa:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80112ae:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80112b2:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 80112b4:	687a      	ldr	r2, [r7, #4]
 80112b6:	683b      	ldr	r3, [r7, #0]
 80112b8:	781b      	ldrb	r3, [r3, #0]
 80112ba:	009b      	lsls	r3, r3, #2
 80112bc:	441a      	add	r2, r3
 80112be:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 80112c0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80112c4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80112c8:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80112cc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80112d0:	b29b      	uxth	r3, r3
 80112d2:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80112d4:	687a      	ldr	r2, [r7, #4]
 80112d6:	683b      	ldr	r3, [r7, #0]
 80112d8:	781b      	ldrb	r3, [r3, #0]
 80112da:	009b      	lsls	r3, r3, #2
 80112dc:	4413      	add	r3, r2
 80112de:	881b      	ldrh	r3, [r3, #0]
 80112e0:	87bb      	strh	r3, [r7, #60]	@ 0x3c
 80112e2:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 80112e4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80112e8:	2b00      	cmp	r3, #0
 80112ea:	d01b      	beq.n	8011324 <USB_ActivateEndpoint+0x574>
 80112ec:	687a      	ldr	r2, [r7, #4]
 80112ee:	683b      	ldr	r3, [r7, #0]
 80112f0:	781b      	ldrb	r3, [r3, #0]
 80112f2:	009b      	lsls	r3, r3, #2
 80112f4:	4413      	add	r3, r2
 80112f6:	881b      	ldrh	r3, [r3, #0]
 80112f8:	b29b      	uxth	r3, r3
 80112fa:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80112fe:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8011302:	877b      	strh	r3, [r7, #58]	@ 0x3a
 8011304:	687a      	ldr	r2, [r7, #4]
 8011306:	683b      	ldr	r3, [r7, #0]
 8011308:	781b      	ldrb	r3, [r3, #0]
 801130a:	009b      	lsls	r3, r3, #2
 801130c:	441a      	add	r2, r3
 801130e:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8011310:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8011314:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8011318:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 801131c:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8011320:	b29b      	uxth	r3, r3
 8011322:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8011324:	687a      	ldr	r2, [r7, #4]
 8011326:	683b      	ldr	r3, [r7, #0]
 8011328:	781b      	ldrb	r3, [r3, #0]
 801132a:	009b      	lsls	r3, r3, #2
 801132c:	4413      	add	r3, r2
 801132e:	881b      	ldrh	r3, [r3, #0]
 8011330:	b29b      	uxth	r3, r3
 8011332:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8011336:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 801133a:	873b      	strh	r3, [r7, #56]	@ 0x38
 801133c:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 801133e:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8011342:	873b      	strh	r3, [r7, #56]	@ 0x38
 8011344:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 8011346:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 801134a:	873b      	strh	r3, [r7, #56]	@ 0x38
 801134c:	687a      	ldr	r2, [r7, #4]
 801134e:	683b      	ldr	r3, [r7, #0]
 8011350:	781b      	ldrb	r3, [r3, #0]
 8011352:	009b      	lsls	r3, r3, #2
 8011354:	441a      	add	r2, r3
 8011356:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 8011358:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 801135c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8011360:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8011364:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8011368:	b29b      	uxth	r3, r3
 801136a:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 801136c:	687a      	ldr	r2, [r7, #4]
 801136e:	683b      	ldr	r3, [r7, #0]
 8011370:	781b      	ldrb	r3, [r3, #0]
 8011372:	009b      	lsls	r3, r3, #2
 8011374:	4413      	add	r3, r2
 8011376:	881b      	ldrh	r3, [r3, #0]
 8011378:	b29b      	uxth	r3, r3
 801137a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 801137e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8011382:	86fb      	strh	r3, [r7, #54]	@ 0x36
 8011384:	687a      	ldr	r2, [r7, #4]
 8011386:	683b      	ldr	r3, [r7, #0]
 8011388:	781b      	ldrb	r3, [r3, #0]
 801138a:	009b      	lsls	r3, r3, #2
 801138c:	441a      	add	r2, r3
 801138e:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8011390:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8011394:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8011398:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 801139c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80113a0:	b29b      	uxth	r3, r3
 80113a2:	8013      	strh	r3, [r2, #0]
 80113a4:	e0bc      	b.n	8011520 <USB_ActivateEndpoint+0x770>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80113a6:	687a      	ldr	r2, [r7, #4]
 80113a8:	683b      	ldr	r3, [r7, #0]
 80113aa:	781b      	ldrb	r3, [r3, #0]
 80113ac:	009b      	lsls	r3, r3, #2
 80113ae:	4413      	add	r3, r2
 80113b0:	881b      	ldrh	r3, [r3, #0]
 80113b2:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
 80113b6:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 80113ba:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80113be:	2b00      	cmp	r3, #0
 80113c0:	d01d      	beq.n	80113fe <USB_ActivateEndpoint+0x64e>
 80113c2:	687a      	ldr	r2, [r7, #4]
 80113c4:	683b      	ldr	r3, [r7, #0]
 80113c6:	781b      	ldrb	r3, [r3, #0]
 80113c8:	009b      	lsls	r3, r3, #2
 80113ca:	4413      	add	r3, r2
 80113cc:	881b      	ldrh	r3, [r3, #0]
 80113ce:	b29b      	uxth	r3, r3
 80113d0:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80113d4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80113d8:	f8a7 304c 	strh.w	r3, [r7, #76]	@ 0x4c
 80113dc:	687a      	ldr	r2, [r7, #4]
 80113de:	683b      	ldr	r3, [r7, #0]
 80113e0:	781b      	ldrb	r3, [r3, #0]
 80113e2:	009b      	lsls	r3, r3, #2
 80113e4:	441a      	add	r2, r3
 80113e6:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 80113ea:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80113ee:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80113f2:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80113f6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80113fa:	b29b      	uxth	r3, r3
 80113fc:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80113fe:	687a      	ldr	r2, [r7, #4]
 8011400:	683b      	ldr	r3, [r7, #0]
 8011402:	781b      	ldrb	r3, [r3, #0]
 8011404:	009b      	lsls	r3, r3, #2
 8011406:	4413      	add	r3, r2
 8011408:	881b      	ldrh	r3, [r3, #0]
 801140a:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a
 801140e:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 8011412:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8011416:	2b00      	cmp	r3, #0
 8011418:	d01d      	beq.n	8011456 <USB_ActivateEndpoint+0x6a6>
 801141a:	687a      	ldr	r2, [r7, #4]
 801141c:	683b      	ldr	r3, [r7, #0]
 801141e:	781b      	ldrb	r3, [r3, #0]
 8011420:	009b      	lsls	r3, r3, #2
 8011422:	4413      	add	r3, r2
 8011424:	881b      	ldrh	r3, [r3, #0]
 8011426:	b29b      	uxth	r3, r3
 8011428:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 801142c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8011430:	f8a7 3048 	strh.w	r3, [r7, #72]	@ 0x48
 8011434:	687a      	ldr	r2, [r7, #4]
 8011436:	683b      	ldr	r3, [r7, #0]
 8011438:	781b      	ldrb	r3, [r3, #0]
 801143a:	009b      	lsls	r3, r3, #2
 801143c:	441a      	add	r2, r3
 801143e:	f8b7 3048 	ldrh.w	r3, [r7, #72]	@ 0x48
 8011442:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8011446:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 801144a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 801144e:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8011452:	b29b      	uxth	r3, r3
 8011454:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8011456:	683b      	ldr	r3, [r7, #0]
 8011458:	78db      	ldrb	r3, [r3, #3]
 801145a:	2b01      	cmp	r3, #1
 801145c:	d024      	beq.n	80114a8 <USB_ActivateEndpoint+0x6f8>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 801145e:	687a      	ldr	r2, [r7, #4]
 8011460:	683b      	ldr	r3, [r7, #0]
 8011462:	781b      	ldrb	r3, [r3, #0]
 8011464:	009b      	lsls	r3, r3, #2
 8011466:	4413      	add	r3, r2
 8011468:	881b      	ldrh	r3, [r3, #0]
 801146a:	b29b      	uxth	r3, r3
 801146c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8011470:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8011474:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
 8011478:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 801147c:	f083 0320 	eor.w	r3, r3, #32
 8011480:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
 8011484:	687a      	ldr	r2, [r7, #4]
 8011486:	683b      	ldr	r3, [r7, #0]
 8011488:	781b      	ldrb	r3, [r3, #0]
 801148a:	009b      	lsls	r3, r3, #2
 801148c:	441a      	add	r2, r3
 801148e:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 8011492:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8011496:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 801149a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 801149e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80114a2:	b29b      	uxth	r3, r3
 80114a4:	8013      	strh	r3, [r2, #0]
 80114a6:	e01d      	b.n	80114e4 <USB_ActivateEndpoint+0x734>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80114a8:	687a      	ldr	r2, [r7, #4]
 80114aa:	683b      	ldr	r3, [r7, #0]
 80114ac:	781b      	ldrb	r3, [r3, #0]
 80114ae:	009b      	lsls	r3, r3, #2
 80114b0:	4413      	add	r3, r2
 80114b2:	881b      	ldrh	r3, [r3, #0]
 80114b4:	b29b      	uxth	r3, r3
 80114b6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80114ba:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80114be:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
 80114c2:	687a      	ldr	r2, [r7, #4]
 80114c4:	683b      	ldr	r3, [r7, #0]
 80114c6:	781b      	ldrb	r3, [r3, #0]
 80114c8:	009b      	lsls	r3, r3, #2
 80114ca:	441a      	add	r2, r3
 80114cc:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 80114d0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80114d4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80114d8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80114dc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80114e0:	b29b      	uxth	r3, r3
 80114e2:	8013      	strh	r3, [r2, #0]
      }

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 80114e4:	687a      	ldr	r2, [r7, #4]
 80114e6:	683b      	ldr	r3, [r7, #0]
 80114e8:	781b      	ldrb	r3, [r3, #0]
 80114ea:	009b      	lsls	r3, r3, #2
 80114ec:	4413      	add	r3, r2
 80114ee:	881b      	ldrh	r3, [r3, #0]
 80114f0:	b29b      	uxth	r3, r3
 80114f2:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80114f6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80114fa:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
 80114fe:	687a      	ldr	r2, [r7, #4]
 8011500:	683b      	ldr	r3, [r7, #0]
 8011502:	781b      	ldrb	r3, [r3, #0]
 8011504:	009b      	lsls	r3, r3, #2
 8011506:	441a      	add	r2, r3
 8011508:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 801150c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8011510:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8011514:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8011518:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801151c:	b29b      	uxth	r3, r3
 801151e:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return ret;
 8011520:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
}
 8011524:	4618      	mov	r0, r3
 8011526:	3774      	adds	r7, #116	@ 0x74
 8011528:	46bd      	mov	sp, r7
 801152a:	bc80      	pop	{r7}
 801152c:	4770      	bx	lr
 801152e:	bf00      	nop

08011530 <USB_DeactivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8011530:	b480      	push	{r7}
 8011532:	b08d      	sub	sp, #52	@ 0x34
 8011534:	af00      	add	r7, sp, #0
 8011536:	6078      	str	r0, [r7, #4]
 8011538:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 801153a:	683b      	ldr	r3, [r7, #0]
 801153c:	7b1b      	ldrb	r3, [r3, #12]
 801153e:	2b00      	cmp	r3, #0
 8011540:	f040 808e 	bne.w	8011660 <USB_DeactivateEndpoint+0x130>
  {
    if (ep->is_in != 0U)
 8011544:	683b      	ldr	r3, [r7, #0]
 8011546:	785b      	ldrb	r3, [r3, #1]
 8011548:	2b00      	cmp	r3, #0
 801154a:	d044      	beq.n	80115d6 <USB_DeactivateEndpoint+0xa6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 801154c:	687a      	ldr	r2, [r7, #4]
 801154e:	683b      	ldr	r3, [r7, #0]
 8011550:	781b      	ldrb	r3, [r3, #0]
 8011552:	009b      	lsls	r3, r3, #2
 8011554:	4413      	add	r3, r2
 8011556:	881b      	ldrh	r3, [r3, #0]
 8011558:	81bb      	strh	r3, [r7, #12]
 801155a:	89bb      	ldrh	r3, [r7, #12]
 801155c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8011560:	2b00      	cmp	r3, #0
 8011562:	d01b      	beq.n	801159c <USB_DeactivateEndpoint+0x6c>
 8011564:	687a      	ldr	r2, [r7, #4]
 8011566:	683b      	ldr	r3, [r7, #0]
 8011568:	781b      	ldrb	r3, [r3, #0]
 801156a:	009b      	lsls	r3, r3, #2
 801156c:	4413      	add	r3, r2
 801156e:	881b      	ldrh	r3, [r3, #0]
 8011570:	b29b      	uxth	r3, r3
 8011572:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8011576:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 801157a:	817b      	strh	r3, [r7, #10]
 801157c:	687a      	ldr	r2, [r7, #4]
 801157e:	683b      	ldr	r3, [r7, #0]
 8011580:	781b      	ldrb	r3, [r3, #0]
 8011582:	009b      	lsls	r3, r3, #2
 8011584:	441a      	add	r2, r3
 8011586:	897b      	ldrh	r3, [r7, #10]
 8011588:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 801158c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8011590:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8011594:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8011598:	b29b      	uxth	r3, r3
 801159a:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 801159c:	687a      	ldr	r2, [r7, #4]
 801159e:	683b      	ldr	r3, [r7, #0]
 80115a0:	781b      	ldrb	r3, [r3, #0]
 80115a2:	009b      	lsls	r3, r3, #2
 80115a4:	4413      	add	r3, r2
 80115a6:	881b      	ldrh	r3, [r3, #0]
 80115a8:	b29b      	uxth	r3, r3
 80115aa:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80115ae:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80115b2:	813b      	strh	r3, [r7, #8]
 80115b4:	687a      	ldr	r2, [r7, #4]
 80115b6:	683b      	ldr	r3, [r7, #0]
 80115b8:	781b      	ldrb	r3, [r3, #0]
 80115ba:	009b      	lsls	r3, r3, #2
 80115bc:	441a      	add	r2, r3
 80115be:	893b      	ldrh	r3, [r7, #8]
 80115c0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80115c4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80115c8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80115cc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80115d0:	b29b      	uxth	r3, r3
 80115d2:	8013      	strh	r3, [r2, #0]
 80115d4:	e192      	b.n	80118fc <USB_DeactivateEndpoint+0x3cc>
    }

    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80115d6:	687a      	ldr	r2, [r7, #4]
 80115d8:	683b      	ldr	r3, [r7, #0]
 80115da:	781b      	ldrb	r3, [r3, #0]
 80115dc:	009b      	lsls	r3, r3, #2
 80115de:	4413      	add	r3, r2
 80115e0:	881b      	ldrh	r3, [r3, #0]
 80115e2:	827b      	strh	r3, [r7, #18]
 80115e4:	8a7b      	ldrh	r3, [r7, #18]
 80115e6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80115ea:	2b00      	cmp	r3, #0
 80115ec:	d01b      	beq.n	8011626 <USB_DeactivateEndpoint+0xf6>
 80115ee:	687a      	ldr	r2, [r7, #4]
 80115f0:	683b      	ldr	r3, [r7, #0]
 80115f2:	781b      	ldrb	r3, [r3, #0]
 80115f4:	009b      	lsls	r3, r3, #2
 80115f6:	4413      	add	r3, r2
 80115f8:	881b      	ldrh	r3, [r3, #0]
 80115fa:	b29b      	uxth	r3, r3
 80115fc:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8011600:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8011604:	823b      	strh	r3, [r7, #16]
 8011606:	687a      	ldr	r2, [r7, #4]
 8011608:	683b      	ldr	r3, [r7, #0]
 801160a:	781b      	ldrb	r3, [r3, #0]
 801160c:	009b      	lsls	r3, r3, #2
 801160e:	441a      	add	r2, r3
 8011610:	8a3b      	ldrh	r3, [r7, #16]
 8011612:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8011616:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 801161a:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 801161e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8011622:	b29b      	uxth	r3, r3
 8011624:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8011626:	687a      	ldr	r2, [r7, #4]
 8011628:	683b      	ldr	r3, [r7, #0]
 801162a:	781b      	ldrb	r3, [r3, #0]
 801162c:	009b      	lsls	r3, r3, #2
 801162e:	4413      	add	r3, r2
 8011630:	881b      	ldrh	r3, [r3, #0]
 8011632:	b29b      	uxth	r3, r3
 8011634:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8011638:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 801163c:	81fb      	strh	r3, [r7, #14]
 801163e:	687a      	ldr	r2, [r7, #4]
 8011640:	683b      	ldr	r3, [r7, #0]
 8011642:	781b      	ldrb	r3, [r3, #0]
 8011644:	009b      	lsls	r3, r3, #2
 8011646:	441a      	add	r2, r3
 8011648:	89fb      	ldrh	r3, [r7, #14]
 801164a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 801164e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8011652:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8011656:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801165a:	b29b      	uxth	r3, r3
 801165c:	8013      	strh	r3, [r2, #0]
 801165e:	e14d      	b.n	80118fc <USB_DeactivateEndpoint+0x3cc>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->is_in == 0U)
 8011660:	683b      	ldr	r3, [r7, #0]
 8011662:	785b      	ldrb	r3, [r3, #1]
 8011664:	2b00      	cmp	r3, #0
 8011666:	f040 80a5 	bne.w	80117b4 <USB_DeactivateEndpoint+0x284>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 801166a:	687a      	ldr	r2, [r7, #4]
 801166c:	683b      	ldr	r3, [r7, #0]
 801166e:	781b      	ldrb	r3, [r3, #0]
 8011670:	009b      	lsls	r3, r3, #2
 8011672:	4413      	add	r3, r2
 8011674:	881b      	ldrh	r3, [r3, #0]
 8011676:	843b      	strh	r3, [r7, #32]
 8011678:	8c3b      	ldrh	r3, [r7, #32]
 801167a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 801167e:	2b00      	cmp	r3, #0
 8011680:	d01b      	beq.n	80116ba <USB_DeactivateEndpoint+0x18a>
 8011682:	687a      	ldr	r2, [r7, #4]
 8011684:	683b      	ldr	r3, [r7, #0]
 8011686:	781b      	ldrb	r3, [r3, #0]
 8011688:	009b      	lsls	r3, r3, #2
 801168a:	4413      	add	r3, r2
 801168c:	881b      	ldrh	r3, [r3, #0]
 801168e:	b29b      	uxth	r3, r3
 8011690:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8011694:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8011698:	83fb      	strh	r3, [r7, #30]
 801169a:	687a      	ldr	r2, [r7, #4]
 801169c:	683b      	ldr	r3, [r7, #0]
 801169e:	781b      	ldrb	r3, [r3, #0]
 80116a0:	009b      	lsls	r3, r3, #2
 80116a2:	441a      	add	r2, r3
 80116a4:	8bfb      	ldrh	r3, [r7, #30]
 80116a6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80116aa:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80116ae:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80116b2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80116b6:	b29b      	uxth	r3, r3
 80116b8:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80116ba:	687a      	ldr	r2, [r7, #4]
 80116bc:	683b      	ldr	r3, [r7, #0]
 80116be:	781b      	ldrb	r3, [r3, #0]
 80116c0:	009b      	lsls	r3, r3, #2
 80116c2:	4413      	add	r3, r2
 80116c4:	881b      	ldrh	r3, [r3, #0]
 80116c6:	83bb      	strh	r3, [r7, #28]
 80116c8:	8bbb      	ldrh	r3, [r7, #28]
 80116ca:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80116ce:	2b00      	cmp	r3, #0
 80116d0:	d01b      	beq.n	801170a <USB_DeactivateEndpoint+0x1da>
 80116d2:	687a      	ldr	r2, [r7, #4]
 80116d4:	683b      	ldr	r3, [r7, #0]
 80116d6:	781b      	ldrb	r3, [r3, #0]
 80116d8:	009b      	lsls	r3, r3, #2
 80116da:	4413      	add	r3, r2
 80116dc:	881b      	ldrh	r3, [r3, #0]
 80116de:	b29b      	uxth	r3, r3
 80116e0:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80116e4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80116e8:	837b      	strh	r3, [r7, #26]
 80116ea:	687a      	ldr	r2, [r7, #4]
 80116ec:	683b      	ldr	r3, [r7, #0]
 80116ee:	781b      	ldrb	r3, [r3, #0]
 80116f0:	009b      	lsls	r3, r3, #2
 80116f2:	441a      	add	r2, r3
 80116f4:	8b7b      	ldrh	r3, [r7, #26]
 80116f6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80116fa:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80116fe:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8011702:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8011706:	b29b      	uxth	r3, r3
 8011708:	8013      	strh	r3, [r2, #0]

      /* Reset value of the data toggle bits for the endpoint out*/
      PCD_TX_DTOG(USBx, ep->num);
 801170a:	687a      	ldr	r2, [r7, #4]
 801170c:	683b      	ldr	r3, [r7, #0]
 801170e:	781b      	ldrb	r3, [r3, #0]
 8011710:	009b      	lsls	r3, r3, #2
 8011712:	4413      	add	r3, r2
 8011714:	881b      	ldrh	r3, [r3, #0]
 8011716:	b29b      	uxth	r3, r3
 8011718:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 801171c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8011720:	833b      	strh	r3, [r7, #24]
 8011722:	687a      	ldr	r2, [r7, #4]
 8011724:	683b      	ldr	r3, [r7, #0]
 8011726:	781b      	ldrb	r3, [r3, #0]
 8011728:	009b      	lsls	r3, r3, #2
 801172a:	441a      	add	r2, r3
 801172c:	8b3b      	ldrh	r3, [r7, #24]
 801172e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8011732:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8011736:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 801173a:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 801173e:	b29b      	uxth	r3, r3
 8011740:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8011742:	687a      	ldr	r2, [r7, #4]
 8011744:	683b      	ldr	r3, [r7, #0]
 8011746:	781b      	ldrb	r3, [r3, #0]
 8011748:	009b      	lsls	r3, r3, #2
 801174a:	4413      	add	r3, r2
 801174c:	881b      	ldrh	r3, [r3, #0]
 801174e:	b29b      	uxth	r3, r3
 8011750:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8011754:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8011758:	82fb      	strh	r3, [r7, #22]
 801175a:	687a      	ldr	r2, [r7, #4]
 801175c:	683b      	ldr	r3, [r7, #0]
 801175e:	781b      	ldrb	r3, [r3, #0]
 8011760:	009b      	lsls	r3, r3, #2
 8011762:	441a      	add	r2, r3
 8011764:	8afb      	ldrh	r3, [r7, #22]
 8011766:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 801176a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 801176e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8011772:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8011776:	b29b      	uxth	r3, r3
 8011778:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 801177a:	687a      	ldr	r2, [r7, #4]
 801177c:	683b      	ldr	r3, [r7, #0]
 801177e:	781b      	ldrb	r3, [r3, #0]
 8011780:	009b      	lsls	r3, r3, #2
 8011782:	4413      	add	r3, r2
 8011784:	881b      	ldrh	r3, [r3, #0]
 8011786:	b29b      	uxth	r3, r3
 8011788:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 801178c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8011790:	82bb      	strh	r3, [r7, #20]
 8011792:	687a      	ldr	r2, [r7, #4]
 8011794:	683b      	ldr	r3, [r7, #0]
 8011796:	781b      	ldrb	r3, [r3, #0]
 8011798:	009b      	lsls	r3, r3, #2
 801179a:	441a      	add	r2, r3
 801179c:	8abb      	ldrh	r3, [r7, #20]
 801179e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80117a2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80117a6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80117aa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80117ae:	b29b      	uxth	r3, r3
 80117b0:	8013      	strh	r3, [r2, #0]
 80117b2:	e0a3      	b.n	80118fc <USB_DeactivateEndpoint+0x3cc>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80117b4:	687a      	ldr	r2, [r7, #4]
 80117b6:	683b      	ldr	r3, [r7, #0]
 80117b8:	781b      	ldrb	r3, [r3, #0]
 80117ba:	009b      	lsls	r3, r3, #2
 80117bc:	4413      	add	r3, r2
 80117be:	881b      	ldrh	r3, [r3, #0]
 80117c0:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 80117c2:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 80117c4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80117c8:	2b00      	cmp	r3, #0
 80117ca:	d01b      	beq.n	8011804 <USB_DeactivateEndpoint+0x2d4>
 80117cc:	687a      	ldr	r2, [r7, #4]
 80117ce:	683b      	ldr	r3, [r7, #0]
 80117d0:	781b      	ldrb	r3, [r3, #0]
 80117d2:	009b      	lsls	r3, r3, #2
 80117d4:	4413      	add	r3, r2
 80117d6:	881b      	ldrh	r3, [r3, #0]
 80117d8:	b29b      	uxth	r3, r3
 80117da:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80117de:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80117e2:	85bb      	strh	r3, [r7, #44]	@ 0x2c
 80117e4:	687a      	ldr	r2, [r7, #4]
 80117e6:	683b      	ldr	r3, [r7, #0]
 80117e8:	781b      	ldrb	r3, [r3, #0]
 80117ea:	009b      	lsls	r3, r3, #2
 80117ec:	441a      	add	r2, r3
 80117ee:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 80117f0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80117f4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80117f8:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80117fc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8011800:	b29b      	uxth	r3, r3
 8011802:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8011804:	687a      	ldr	r2, [r7, #4]
 8011806:	683b      	ldr	r3, [r7, #0]
 8011808:	781b      	ldrb	r3, [r3, #0]
 801180a:	009b      	lsls	r3, r3, #2
 801180c:	4413      	add	r3, r2
 801180e:	881b      	ldrh	r3, [r3, #0]
 8011810:	857b      	strh	r3, [r7, #42]	@ 0x2a
 8011812:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8011814:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8011818:	2b00      	cmp	r3, #0
 801181a:	d01b      	beq.n	8011854 <USB_DeactivateEndpoint+0x324>
 801181c:	687a      	ldr	r2, [r7, #4]
 801181e:	683b      	ldr	r3, [r7, #0]
 8011820:	781b      	ldrb	r3, [r3, #0]
 8011822:	009b      	lsls	r3, r3, #2
 8011824:	4413      	add	r3, r2
 8011826:	881b      	ldrh	r3, [r3, #0]
 8011828:	b29b      	uxth	r3, r3
 801182a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 801182e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8011832:	853b      	strh	r3, [r7, #40]	@ 0x28
 8011834:	687a      	ldr	r2, [r7, #4]
 8011836:	683b      	ldr	r3, [r7, #0]
 8011838:	781b      	ldrb	r3, [r3, #0]
 801183a:	009b      	lsls	r3, r3, #2
 801183c:	441a      	add	r2, r3
 801183e:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8011840:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8011844:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8011848:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 801184c:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8011850:	b29b      	uxth	r3, r3
 8011852:	8013      	strh	r3, [r2, #0]
      PCD_RX_DTOG(USBx, ep->num);
 8011854:	687a      	ldr	r2, [r7, #4]
 8011856:	683b      	ldr	r3, [r7, #0]
 8011858:	781b      	ldrb	r3, [r3, #0]
 801185a:	009b      	lsls	r3, r3, #2
 801185c:	4413      	add	r3, r2
 801185e:	881b      	ldrh	r3, [r3, #0]
 8011860:	b29b      	uxth	r3, r3
 8011862:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8011866:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 801186a:	84fb      	strh	r3, [r7, #38]	@ 0x26
 801186c:	687a      	ldr	r2, [r7, #4]
 801186e:	683b      	ldr	r3, [r7, #0]
 8011870:	781b      	ldrb	r3, [r3, #0]
 8011872:	009b      	lsls	r3, r3, #2
 8011874:	441a      	add	r2, r3
 8011876:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8011878:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 801187c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8011880:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8011884:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8011888:	b29b      	uxth	r3, r3
 801188a:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 801188c:	687a      	ldr	r2, [r7, #4]
 801188e:	683b      	ldr	r3, [r7, #0]
 8011890:	781b      	ldrb	r3, [r3, #0]
 8011892:	009b      	lsls	r3, r3, #2
 8011894:	4413      	add	r3, r2
 8011896:	881b      	ldrh	r3, [r3, #0]
 8011898:	b29b      	uxth	r3, r3
 801189a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 801189e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80118a2:	84bb      	strh	r3, [r7, #36]	@ 0x24
 80118a4:	687a      	ldr	r2, [r7, #4]
 80118a6:	683b      	ldr	r3, [r7, #0]
 80118a8:	781b      	ldrb	r3, [r3, #0]
 80118aa:	009b      	lsls	r3, r3, #2
 80118ac:	441a      	add	r2, r3
 80118ae:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80118b0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80118b4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80118b8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80118bc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80118c0:	b29b      	uxth	r3, r3
 80118c2:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 80118c4:	687a      	ldr	r2, [r7, #4]
 80118c6:	683b      	ldr	r3, [r7, #0]
 80118c8:	781b      	ldrb	r3, [r3, #0]
 80118ca:	009b      	lsls	r3, r3, #2
 80118cc:	4413      	add	r3, r2
 80118ce:	881b      	ldrh	r3, [r3, #0]
 80118d0:	b29b      	uxth	r3, r3
 80118d2:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80118d6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80118da:	847b      	strh	r3, [r7, #34]	@ 0x22
 80118dc:	687a      	ldr	r2, [r7, #4]
 80118de:	683b      	ldr	r3, [r7, #0]
 80118e0:	781b      	ldrb	r3, [r3, #0]
 80118e2:	009b      	lsls	r3, r3, #2
 80118e4:	441a      	add	r2, r3
 80118e6:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 80118e8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80118ec:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80118f0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80118f4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80118f8:	b29b      	uxth	r3, r3
 80118fa:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 80118fc:	2300      	movs	r3, #0
}
 80118fe:	4618      	mov	r0, r3
 8011900:	3734      	adds	r7, #52	@ 0x34
 8011902:	46bd      	mov	sp, r7
 8011904:	bc80      	pop	{r7}
 8011906:	4770      	bx	lr

08011908 <USB_EPStartXfer>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8011908:	b580      	push	{r7, lr}
 801190a:	b0c2      	sub	sp, #264	@ 0x108
 801190c:	af00      	add	r7, sp, #0
 801190e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8011912:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8011916:	6018      	str	r0, [r3, #0]
 8011918:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 801191c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8011920:	6019      	str	r1, [r3, #0]
  uint16_t pmabuffer;
  uint16_t wEPVal;
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  /* IN endpoint */
  if (ep->is_in == 1U)
 8011922:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8011926:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 801192a:	681b      	ldr	r3, [r3, #0]
 801192c:	785b      	ldrb	r3, [r3, #1]
 801192e:	2b01      	cmp	r3, #1
 8011930:	f040 86b7 	bne.w	80126a2 <USB_EPStartXfer+0xd9a>
  {
    /*Multi packet transfer*/
    if (ep->xfer_len > ep->maxpacket)
 8011934:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8011938:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 801193c:	681b      	ldr	r3, [r3, #0]
 801193e:	699a      	ldr	r2, [r3, #24]
 8011940:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8011944:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8011948:	681b      	ldr	r3, [r3, #0]
 801194a:	691b      	ldr	r3, [r3, #16]
 801194c:	429a      	cmp	r2, r3
 801194e:	d908      	bls.n	8011962 <USB_EPStartXfer+0x5a>
    {
      len = ep->maxpacket;
 8011950:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8011954:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8011958:	681b      	ldr	r3, [r3, #0]
 801195a:	691b      	ldr	r3, [r3, #16]
 801195c:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8011960:	e007      	b.n	8011972 <USB_EPStartXfer+0x6a>
    }
    else
    {
      len = ep->xfer_len;
 8011962:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8011966:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 801196a:	681b      	ldr	r3, [r3, #0]
 801196c:	699b      	ldr	r3, [r3, #24]
 801196e:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
    }

    /* configure and validate Tx endpoint */
    if (ep->doublebuffer == 0U)
 8011972:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8011976:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 801197a:	681b      	ldr	r3, [r3, #0]
 801197c:	7b1b      	ldrb	r3, [r3, #12]
 801197e:	2b00      	cmp	r3, #0
 8011980:	d13a      	bne.n	80119f8 <USB_EPStartXfer+0xf0>
    {
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 8011982:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8011986:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 801198a:	681b      	ldr	r3, [r3, #0]
 801198c:	6959      	ldr	r1, [r3, #20]
 801198e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8011992:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8011996:	681b      	ldr	r3, [r3, #0]
 8011998:	88da      	ldrh	r2, [r3, #6]
 801199a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 801199e:	b29b      	uxth	r3, r3
 80119a0:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 80119a4:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 80119a8:	6800      	ldr	r0, [r0, #0]
 80119aa:	f001 fc9c 	bl	80132e6 <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 80119ae:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80119b2:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80119b6:	681b      	ldr	r3, [r3, #0]
 80119b8:	613b      	str	r3, [r7, #16]
 80119ba:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80119be:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80119c2:	681b      	ldr	r3, [r3, #0]
 80119c4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80119c8:	b29b      	uxth	r3, r3
 80119ca:	461a      	mov	r2, r3
 80119cc:	693b      	ldr	r3, [r7, #16]
 80119ce:	4413      	add	r3, r2
 80119d0:	613b      	str	r3, [r7, #16]
 80119d2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80119d6:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80119da:	681b      	ldr	r3, [r3, #0]
 80119dc:	781b      	ldrb	r3, [r3, #0]
 80119de:	011a      	lsls	r2, r3, #4
 80119e0:	693b      	ldr	r3, [r7, #16]
 80119e2:	4413      	add	r3, r2
 80119e4:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 80119e8:	60fb      	str	r3, [r7, #12]
 80119ea:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80119ee:	b29a      	uxth	r2, r3
 80119f0:	68fb      	ldr	r3, [r7, #12]
 80119f2:	801a      	strh	r2, [r3, #0]
 80119f4:	f000 be1f 	b.w	8012636 <USB_EPStartXfer+0xd2e>
    }
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* double buffer bulk management */
      if (ep->type == EP_TYPE_BULK)
 80119f8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80119fc:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8011a00:	681b      	ldr	r3, [r3, #0]
 8011a02:	78db      	ldrb	r3, [r3, #3]
 8011a04:	2b02      	cmp	r3, #2
 8011a06:	f040 8462 	bne.w	80122ce <USB_EPStartXfer+0x9c6>
      {
        if (ep->xfer_len_db > ep->maxpacket)
 8011a0a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8011a0e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8011a12:	681b      	ldr	r3, [r3, #0]
 8011a14:	6a1a      	ldr	r2, [r3, #32]
 8011a16:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8011a1a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8011a1e:	681b      	ldr	r3, [r3, #0]
 8011a20:	691b      	ldr	r3, [r3, #16]
 8011a22:	429a      	cmp	r2, r3
 8011a24:	f240 83df 	bls.w	80121e6 <USB_EPStartXfer+0x8de>
        {
          /* enable double buffer */
          PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 8011a28:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8011a2c:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8011a30:	681a      	ldr	r2, [r3, #0]
 8011a32:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8011a36:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8011a3a:	681b      	ldr	r3, [r3, #0]
 8011a3c:	781b      	ldrb	r3, [r3, #0]
 8011a3e:	009b      	lsls	r3, r3, #2
 8011a40:	4413      	add	r3, r2
 8011a42:	881b      	ldrh	r3, [r3, #0]
 8011a44:	b29b      	uxth	r3, r3
 8011a46:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8011a4a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8011a4e:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
 8011a52:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8011a56:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8011a5a:	681a      	ldr	r2, [r3, #0]
 8011a5c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8011a60:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8011a64:	681b      	ldr	r3, [r3, #0]
 8011a66:	781b      	ldrb	r3, [r3, #0]
 8011a68:	009b      	lsls	r3, r3, #2
 8011a6a:	441a      	add	r2, r3
 8011a6c:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 8011a70:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8011a74:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8011a78:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 8011a7c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8011a80:	b29b      	uxth	r3, r3
 8011a82:	8013      	strh	r3, [r2, #0]

          /* each Time to write in PMA xfer_len_db will */
          ep->xfer_len_db -= len;
 8011a84:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8011a88:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8011a8c:	681b      	ldr	r3, [r3, #0]
 8011a8e:	6a1a      	ldr	r2, [r3, #32]
 8011a90:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8011a94:	1ad2      	subs	r2, r2, r3
 8011a96:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8011a9a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8011a9e:	681b      	ldr	r3, [r3, #0]
 8011aa0:	621a      	str	r2, [r3, #32]

          /* Fill the two first buffer in the Buffer0 & Buffer1 */
          if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 8011aa2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8011aa6:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8011aaa:	681a      	ldr	r2, [r3, #0]
 8011aac:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8011ab0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8011ab4:	681b      	ldr	r3, [r3, #0]
 8011ab6:	781b      	ldrb	r3, [r3, #0]
 8011ab8:	009b      	lsls	r3, r3, #2
 8011aba:	4413      	add	r3, r2
 8011abc:	881b      	ldrh	r3, [r3, #0]
 8011abe:	b29b      	uxth	r3, r3
 8011ac0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8011ac4:	2b00      	cmp	r3, #0
 8011ac6:	f000 81c7 	beq.w	8011e58 <USB_EPStartXfer+0x550>
          {
            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8011aca:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8011ace:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8011ad2:	681b      	ldr	r3, [r3, #0]
 8011ad4:	633b      	str	r3, [r7, #48]	@ 0x30
 8011ad6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8011ada:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8011ade:	681b      	ldr	r3, [r3, #0]
 8011ae0:	785b      	ldrb	r3, [r3, #1]
 8011ae2:	2b00      	cmp	r3, #0
 8011ae4:	d177      	bne.n	8011bd6 <USB_EPStartXfer+0x2ce>
 8011ae6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8011aea:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8011aee:	681b      	ldr	r3, [r3, #0]
 8011af0:	62bb      	str	r3, [r7, #40]	@ 0x28
 8011af2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8011af6:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8011afa:	681b      	ldr	r3, [r3, #0]
 8011afc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8011b00:	b29b      	uxth	r3, r3
 8011b02:	461a      	mov	r2, r3
 8011b04:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011b06:	4413      	add	r3, r2
 8011b08:	62bb      	str	r3, [r7, #40]	@ 0x28
 8011b0a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8011b0e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8011b12:	681b      	ldr	r3, [r3, #0]
 8011b14:	781b      	ldrb	r3, [r3, #0]
 8011b16:	011a      	lsls	r2, r3, #4
 8011b18:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011b1a:	4413      	add	r3, r2
 8011b1c:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8011b20:	627b      	str	r3, [r7, #36]	@ 0x24
 8011b22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011b24:	881b      	ldrh	r3, [r3, #0]
 8011b26:	b29b      	uxth	r3, r3
 8011b28:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8011b2c:	b29a      	uxth	r2, r3
 8011b2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011b30:	801a      	strh	r2, [r3, #0]
 8011b32:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8011b36:	2b3e      	cmp	r3, #62	@ 0x3e
 8011b38:	d921      	bls.n	8011b7e <USB_EPStartXfer+0x276>
 8011b3a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8011b3e:	095b      	lsrs	r3, r3, #5
 8011b40:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8011b44:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8011b48:	f003 031f 	and.w	r3, r3, #31
 8011b4c:	2b00      	cmp	r3, #0
 8011b4e:	d104      	bne.n	8011b5a <USB_EPStartXfer+0x252>
 8011b50:	f8d7 3100 	ldr.w	r3, [r7, #256]	@ 0x100
 8011b54:	3b01      	subs	r3, #1
 8011b56:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8011b5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011b5c:	881b      	ldrh	r3, [r3, #0]
 8011b5e:	b29a      	uxth	r2, r3
 8011b60:	f8d7 3100 	ldr.w	r3, [r7, #256]	@ 0x100
 8011b64:	b29b      	uxth	r3, r3
 8011b66:	029b      	lsls	r3, r3, #10
 8011b68:	b29b      	uxth	r3, r3
 8011b6a:	4313      	orrs	r3, r2
 8011b6c:	b29b      	uxth	r3, r3
 8011b6e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8011b72:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8011b76:	b29a      	uxth	r2, r3
 8011b78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011b7a:	801a      	strh	r2, [r3, #0]
 8011b7c:	e050      	b.n	8011c20 <USB_EPStartXfer+0x318>
 8011b7e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8011b82:	2b00      	cmp	r3, #0
 8011b84:	d10a      	bne.n	8011b9c <USB_EPStartXfer+0x294>
 8011b86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011b88:	881b      	ldrh	r3, [r3, #0]
 8011b8a:	b29b      	uxth	r3, r3
 8011b8c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8011b90:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8011b94:	b29a      	uxth	r2, r3
 8011b96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011b98:	801a      	strh	r2, [r3, #0]
 8011b9a:	e041      	b.n	8011c20 <USB_EPStartXfer+0x318>
 8011b9c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8011ba0:	085b      	lsrs	r3, r3, #1
 8011ba2:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8011ba6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8011baa:	f003 0301 	and.w	r3, r3, #1
 8011bae:	2b00      	cmp	r3, #0
 8011bb0:	d004      	beq.n	8011bbc <USB_EPStartXfer+0x2b4>
 8011bb2:	f8d7 3100 	ldr.w	r3, [r7, #256]	@ 0x100
 8011bb6:	3301      	adds	r3, #1
 8011bb8:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8011bbc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011bbe:	881b      	ldrh	r3, [r3, #0]
 8011bc0:	b29a      	uxth	r2, r3
 8011bc2:	f8d7 3100 	ldr.w	r3, [r7, #256]	@ 0x100
 8011bc6:	b29b      	uxth	r3, r3
 8011bc8:	029b      	lsls	r3, r3, #10
 8011bca:	b29b      	uxth	r3, r3
 8011bcc:	4313      	orrs	r3, r2
 8011bce:	b29a      	uxth	r2, r3
 8011bd0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011bd2:	801a      	strh	r2, [r3, #0]
 8011bd4:	e024      	b.n	8011c20 <USB_EPStartXfer+0x318>
 8011bd6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8011bda:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8011bde:	681b      	ldr	r3, [r3, #0]
 8011be0:	785b      	ldrb	r3, [r3, #1]
 8011be2:	2b01      	cmp	r3, #1
 8011be4:	d11c      	bne.n	8011c20 <USB_EPStartXfer+0x318>
 8011be6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8011bea:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8011bee:	681b      	ldr	r3, [r3, #0]
 8011bf0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8011bf4:	b29b      	uxth	r3, r3
 8011bf6:	461a      	mov	r2, r3
 8011bf8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011bfa:	4413      	add	r3, r2
 8011bfc:	633b      	str	r3, [r7, #48]	@ 0x30
 8011bfe:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8011c02:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8011c06:	681b      	ldr	r3, [r3, #0]
 8011c08:	781b      	ldrb	r3, [r3, #0]
 8011c0a:	011a      	lsls	r2, r3, #4
 8011c0c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011c0e:	4413      	add	r3, r2
 8011c10:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8011c14:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8011c16:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8011c1a:	b29a      	uxth	r2, r3
 8011c1c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011c1e:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 8011c20:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8011c24:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8011c28:	681b      	ldr	r3, [r3, #0]
 8011c2a:	895b      	ldrh	r3, [r3, #10]
 8011c2c:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8011c30:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8011c34:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8011c38:	681b      	ldr	r3, [r3, #0]
 8011c3a:	6959      	ldr	r1, [r3, #20]
 8011c3c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8011c40:	b29b      	uxth	r3, r3
 8011c42:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8011c46:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 8011c4a:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 8011c4e:	6800      	ldr	r0, [r0, #0]
 8011c50:	f001 fb49 	bl	80132e6 <USB_WritePMA>
            ep->xfer_buff += len;
 8011c54:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8011c58:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8011c5c:	681b      	ldr	r3, [r3, #0]
 8011c5e:	695a      	ldr	r2, [r3, #20]
 8011c60:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8011c64:	441a      	add	r2, r3
 8011c66:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8011c6a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8011c6e:	681b      	ldr	r3, [r3, #0]
 8011c70:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 8011c72:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8011c76:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8011c7a:	681b      	ldr	r3, [r3, #0]
 8011c7c:	6a1a      	ldr	r2, [r3, #32]
 8011c7e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8011c82:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8011c86:	681b      	ldr	r3, [r3, #0]
 8011c88:	691b      	ldr	r3, [r3, #16]
 8011c8a:	429a      	cmp	r2, r3
 8011c8c:	d90f      	bls.n	8011cae <USB_EPStartXfer+0x3a6>
            {
              ep->xfer_len_db -= len;
 8011c8e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8011c92:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8011c96:	681b      	ldr	r3, [r3, #0]
 8011c98:	6a1a      	ldr	r2, [r3, #32]
 8011c9a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8011c9e:	1ad2      	subs	r2, r2, r3
 8011ca0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8011ca4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8011ca8:	681b      	ldr	r3, [r3, #0]
 8011caa:	621a      	str	r2, [r3, #32]
 8011cac:	e00e      	b.n	8011ccc <USB_EPStartXfer+0x3c4>
            }
            else
            {
              len = ep->xfer_len_db;
 8011cae:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8011cb2:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8011cb6:	681b      	ldr	r3, [r3, #0]
 8011cb8:	6a1b      	ldr	r3, [r3, #32]
 8011cba:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
              ep->xfer_len_db = 0U;
 8011cbe:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8011cc2:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8011cc6:	681b      	ldr	r3, [r3, #0]
 8011cc8:	2200      	movs	r2, #0
 8011cca:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8011ccc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8011cd0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8011cd4:	681b      	ldr	r3, [r3, #0]
 8011cd6:	785b      	ldrb	r3, [r3, #1]
 8011cd8:	2b00      	cmp	r3, #0
 8011cda:	d177      	bne.n	8011dcc <USB_EPStartXfer+0x4c4>
 8011cdc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8011ce0:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8011ce4:	681b      	ldr	r3, [r3, #0]
 8011ce6:	61bb      	str	r3, [r7, #24]
 8011ce8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8011cec:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8011cf0:	681b      	ldr	r3, [r3, #0]
 8011cf2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8011cf6:	b29b      	uxth	r3, r3
 8011cf8:	461a      	mov	r2, r3
 8011cfa:	69bb      	ldr	r3, [r7, #24]
 8011cfc:	4413      	add	r3, r2
 8011cfe:	61bb      	str	r3, [r7, #24]
 8011d00:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8011d04:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8011d08:	681b      	ldr	r3, [r3, #0]
 8011d0a:	781b      	ldrb	r3, [r3, #0]
 8011d0c:	011a      	lsls	r2, r3, #4
 8011d0e:	69bb      	ldr	r3, [r7, #24]
 8011d10:	4413      	add	r3, r2
 8011d12:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8011d16:	617b      	str	r3, [r7, #20]
 8011d18:	697b      	ldr	r3, [r7, #20]
 8011d1a:	881b      	ldrh	r3, [r3, #0]
 8011d1c:	b29b      	uxth	r3, r3
 8011d1e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8011d22:	b29a      	uxth	r2, r3
 8011d24:	697b      	ldr	r3, [r7, #20]
 8011d26:	801a      	strh	r2, [r3, #0]
 8011d28:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8011d2c:	2b3e      	cmp	r3, #62	@ 0x3e
 8011d2e:	d921      	bls.n	8011d74 <USB_EPStartXfer+0x46c>
 8011d30:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8011d34:	095b      	lsrs	r3, r3, #5
 8011d36:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8011d3a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8011d3e:	f003 031f 	and.w	r3, r3, #31
 8011d42:	2b00      	cmp	r3, #0
 8011d44:	d104      	bne.n	8011d50 <USB_EPStartXfer+0x448>
 8011d46:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8011d4a:	3b01      	subs	r3, #1
 8011d4c:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8011d50:	697b      	ldr	r3, [r7, #20]
 8011d52:	881b      	ldrh	r3, [r3, #0]
 8011d54:	b29a      	uxth	r2, r3
 8011d56:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8011d5a:	b29b      	uxth	r3, r3
 8011d5c:	029b      	lsls	r3, r3, #10
 8011d5e:	b29b      	uxth	r3, r3
 8011d60:	4313      	orrs	r3, r2
 8011d62:	b29b      	uxth	r3, r3
 8011d64:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8011d68:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8011d6c:	b29a      	uxth	r2, r3
 8011d6e:	697b      	ldr	r3, [r7, #20]
 8011d70:	801a      	strh	r2, [r3, #0]
 8011d72:	e056      	b.n	8011e22 <USB_EPStartXfer+0x51a>
 8011d74:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8011d78:	2b00      	cmp	r3, #0
 8011d7a:	d10a      	bne.n	8011d92 <USB_EPStartXfer+0x48a>
 8011d7c:	697b      	ldr	r3, [r7, #20]
 8011d7e:	881b      	ldrh	r3, [r3, #0]
 8011d80:	b29b      	uxth	r3, r3
 8011d82:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8011d86:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8011d8a:	b29a      	uxth	r2, r3
 8011d8c:	697b      	ldr	r3, [r7, #20]
 8011d8e:	801a      	strh	r2, [r3, #0]
 8011d90:	e047      	b.n	8011e22 <USB_EPStartXfer+0x51a>
 8011d92:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8011d96:	085b      	lsrs	r3, r3, #1
 8011d98:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8011d9c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8011da0:	f003 0301 	and.w	r3, r3, #1
 8011da4:	2b00      	cmp	r3, #0
 8011da6:	d004      	beq.n	8011db2 <USB_EPStartXfer+0x4aa>
 8011da8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8011dac:	3301      	adds	r3, #1
 8011dae:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8011db2:	697b      	ldr	r3, [r7, #20]
 8011db4:	881b      	ldrh	r3, [r3, #0]
 8011db6:	b29a      	uxth	r2, r3
 8011db8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8011dbc:	b29b      	uxth	r3, r3
 8011dbe:	029b      	lsls	r3, r3, #10
 8011dc0:	b29b      	uxth	r3, r3
 8011dc2:	4313      	orrs	r3, r2
 8011dc4:	b29a      	uxth	r2, r3
 8011dc6:	697b      	ldr	r3, [r7, #20]
 8011dc8:	801a      	strh	r2, [r3, #0]
 8011dca:	e02a      	b.n	8011e22 <USB_EPStartXfer+0x51a>
 8011dcc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8011dd0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8011dd4:	681b      	ldr	r3, [r3, #0]
 8011dd6:	785b      	ldrb	r3, [r3, #1]
 8011dd8:	2b01      	cmp	r3, #1
 8011dda:	d122      	bne.n	8011e22 <USB_EPStartXfer+0x51a>
 8011ddc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8011de0:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8011de4:	681b      	ldr	r3, [r3, #0]
 8011de6:	623b      	str	r3, [r7, #32]
 8011de8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8011dec:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8011df0:	681b      	ldr	r3, [r3, #0]
 8011df2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8011df6:	b29b      	uxth	r3, r3
 8011df8:	461a      	mov	r2, r3
 8011dfa:	6a3b      	ldr	r3, [r7, #32]
 8011dfc:	4413      	add	r3, r2
 8011dfe:	623b      	str	r3, [r7, #32]
 8011e00:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8011e04:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8011e08:	681b      	ldr	r3, [r3, #0]
 8011e0a:	781b      	ldrb	r3, [r3, #0]
 8011e0c:	011a      	lsls	r2, r3, #4
 8011e0e:	6a3b      	ldr	r3, [r7, #32]
 8011e10:	4413      	add	r3, r2
 8011e12:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8011e16:	61fb      	str	r3, [r7, #28]
 8011e18:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8011e1c:	b29a      	uxth	r2, r3
 8011e1e:	69fb      	ldr	r3, [r7, #28]
 8011e20:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 8011e22:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8011e26:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8011e2a:	681b      	ldr	r3, [r3, #0]
 8011e2c:	891b      	ldrh	r3, [r3, #8]
 8011e2e:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8011e32:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8011e36:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8011e3a:	681b      	ldr	r3, [r3, #0]
 8011e3c:	6959      	ldr	r1, [r3, #20]
 8011e3e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8011e42:	b29b      	uxth	r3, r3
 8011e44:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8011e48:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 8011e4c:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 8011e50:	6800      	ldr	r0, [r0, #0]
 8011e52:	f001 fa48 	bl	80132e6 <USB_WritePMA>
 8011e56:	e3ee      	b.n	8012636 <USB_EPStartXfer+0xd2e>
          }
          else
          {
            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8011e58:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8011e5c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8011e60:	681b      	ldr	r3, [r3, #0]
 8011e62:	785b      	ldrb	r3, [r3, #1]
 8011e64:	2b00      	cmp	r3, #0
 8011e66:	d177      	bne.n	8011f58 <USB_EPStartXfer+0x650>
 8011e68:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8011e6c:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8011e70:	681b      	ldr	r3, [r3, #0]
 8011e72:	64bb      	str	r3, [r7, #72]	@ 0x48
 8011e74:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8011e78:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8011e7c:	681b      	ldr	r3, [r3, #0]
 8011e7e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8011e82:	b29b      	uxth	r3, r3
 8011e84:	461a      	mov	r2, r3
 8011e86:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8011e88:	4413      	add	r3, r2
 8011e8a:	64bb      	str	r3, [r7, #72]	@ 0x48
 8011e8c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8011e90:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8011e94:	681b      	ldr	r3, [r3, #0]
 8011e96:	781b      	ldrb	r3, [r3, #0]
 8011e98:	011a      	lsls	r2, r3, #4
 8011e9a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8011e9c:	4413      	add	r3, r2
 8011e9e:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8011ea2:	647b      	str	r3, [r7, #68]	@ 0x44
 8011ea4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8011ea6:	881b      	ldrh	r3, [r3, #0]
 8011ea8:	b29b      	uxth	r3, r3
 8011eaa:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8011eae:	b29a      	uxth	r2, r3
 8011eb0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8011eb2:	801a      	strh	r2, [r3, #0]
 8011eb4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8011eb8:	2b3e      	cmp	r3, #62	@ 0x3e
 8011eba:	d921      	bls.n	8011f00 <USB_EPStartXfer+0x5f8>
 8011ebc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8011ec0:	095b      	lsrs	r3, r3, #5
 8011ec2:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8011ec6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8011eca:	f003 031f 	and.w	r3, r3, #31
 8011ece:	2b00      	cmp	r3, #0
 8011ed0:	d104      	bne.n	8011edc <USB_EPStartXfer+0x5d4>
 8011ed2:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8011ed6:	3b01      	subs	r3, #1
 8011ed8:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8011edc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8011ede:	881b      	ldrh	r3, [r3, #0]
 8011ee0:	b29a      	uxth	r2, r3
 8011ee2:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8011ee6:	b29b      	uxth	r3, r3
 8011ee8:	029b      	lsls	r3, r3, #10
 8011eea:	b29b      	uxth	r3, r3
 8011eec:	4313      	orrs	r3, r2
 8011eee:	b29b      	uxth	r3, r3
 8011ef0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8011ef4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8011ef8:	b29a      	uxth	r2, r3
 8011efa:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8011efc:	801a      	strh	r2, [r3, #0]
 8011efe:	e056      	b.n	8011fae <USB_EPStartXfer+0x6a6>
 8011f00:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8011f04:	2b00      	cmp	r3, #0
 8011f06:	d10a      	bne.n	8011f1e <USB_EPStartXfer+0x616>
 8011f08:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8011f0a:	881b      	ldrh	r3, [r3, #0]
 8011f0c:	b29b      	uxth	r3, r3
 8011f0e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8011f12:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8011f16:	b29a      	uxth	r2, r3
 8011f18:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8011f1a:	801a      	strh	r2, [r3, #0]
 8011f1c:	e047      	b.n	8011fae <USB_EPStartXfer+0x6a6>
 8011f1e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8011f22:	085b      	lsrs	r3, r3, #1
 8011f24:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8011f28:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8011f2c:	f003 0301 	and.w	r3, r3, #1
 8011f30:	2b00      	cmp	r3, #0
 8011f32:	d004      	beq.n	8011f3e <USB_EPStartXfer+0x636>
 8011f34:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8011f38:	3301      	adds	r3, #1
 8011f3a:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8011f3e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8011f40:	881b      	ldrh	r3, [r3, #0]
 8011f42:	b29a      	uxth	r2, r3
 8011f44:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8011f48:	b29b      	uxth	r3, r3
 8011f4a:	029b      	lsls	r3, r3, #10
 8011f4c:	b29b      	uxth	r3, r3
 8011f4e:	4313      	orrs	r3, r2
 8011f50:	b29a      	uxth	r2, r3
 8011f52:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8011f54:	801a      	strh	r2, [r3, #0]
 8011f56:	e02a      	b.n	8011fae <USB_EPStartXfer+0x6a6>
 8011f58:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8011f5c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8011f60:	681b      	ldr	r3, [r3, #0]
 8011f62:	785b      	ldrb	r3, [r3, #1]
 8011f64:	2b01      	cmp	r3, #1
 8011f66:	d122      	bne.n	8011fae <USB_EPStartXfer+0x6a6>
 8011f68:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8011f6c:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8011f70:	681b      	ldr	r3, [r3, #0]
 8011f72:	653b      	str	r3, [r7, #80]	@ 0x50
 8011f74:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8011f78:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8011f7c:	681b      	ldr	r3, [r3, #0]
 8011f7e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8011f82:	b29b      	uxth	r3, r3
 8011f84:	461a      	mov	r2, r3
 8011f86:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8011f88:	4413      	add	r3, r2
 8011f8a:	653b      	str	r3, [r7, #80]	@ 0x50
 8011f8c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8011f90:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8011f94:	681b      	ldr	r3, [r3, #0]
 8011f96:	781b      	ldrb	r3, [r3, #0]
 8011f98:	011a      	lsls	r2, r3, #4
 8011f9a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8011f9c:	4413      	add	r3, r2
 8011f9e:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8011fa2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8011fa4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8011fa8:	b29a      	uxth	r2, r3
 8011faa:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8011fac:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 8011fae:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8011fb2:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8011fb6:	681b      	ldr	r3, [r3, #0]
 8011fb8:	891b      	ldrh	r3, [r3, #8]
 8011fba:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8011fbe:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8011fc2:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8011fc6:	681b      	ldr	r3, [r3, #0]
 8011fc8:	6959      	ldr	r1, [r3, #20]
 8011fca:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8011fce:	b29b      	uxth	r3, r3
 8011fd0:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8011fd4:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 8011fd8:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 8011fdc:	6800      	ldr	r0, [r0, #0]
 8011fde:	f001 f982 	bl	80132e6 <USB_WritePMA>
            ep->xfer_buff += len;
 8011fe2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8011fe6:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8011fea:	681b      	ldr	r3, [r3, #0]
 8011fec:	695a      	ldr	r2, [r3, #20]
 8011fee:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8011ff2:	441a      	add	r2, r3
 8011ff4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8011ff8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8011ffc:	681b      	ldr	r3, [r3, #0]
 8011ffe:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 8012000:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8012004:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8012008:	681b      	ldr	r3, [r3, #0]
 801200a:	6a1a      	ldr	r2, [r3, #32]
 801200c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8012010:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8012014:	681b      	ldr	r3, [r3, #0]
 8012016:	691b      	ldr	r3, [r3, #16]
 8012018:	429a      	cmp	r2, r3
 801201a:	d90f      	bls.n	801203c <USB_EPStartXfer+0x734>
            {
              ep->xfer_len_db -= len;
 801201c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8012020:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8012024:	681b      	ldr	r3, [r3, #0]
 8012026:	6a1a      	ldr	r2, [r3, #32]
 8012028:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 801202c:	1ad2      	subs	r2, r2, r3
 801202e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8012032:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8012036:	681b      	ldr	r3, [r3, #0]
 8012038:	621a      	str	r2, [r3, #32]
 801203a:	e00e      	b.n	801205a <USB_EPStartXfer+0x752>
            }
            else
            {
              len = ep->xfer_len_db;
 801203c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8012040:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8012044:	681b      	ldr	r3, [r3, #0]
 8012046:	6a1b      	ldr	r3, [r3, #32]
 8012048:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
              ep->xfer_len_db = 0U;
 801204c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8012050:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8012054:	681b      	ldr	r3, [r3, #0]
 8012056:	2200      	movs	r2, #0
 8012058:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 801205a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 801205e:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8012062:	681b      	ldr	r3, [r3, #0]
 8012064:	643b      	str	r3, [r7, #64]	@ 0x40
 8012066:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 801206a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 801206e:	681b      	ldr	r3, [r3, #0]
 8012070:	785b      	ldrb	r3, [r3, #1]
 8012072:	2b00      	cmp	r3, #0
 8012074:	d177      	bne.n	8012166 <USB_EPStartXfer+0x85e>
 8012076:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 801207a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 801207e:	681b      	ldr	r3, [r3, #0]
 8012080:	63bb      	str	r3, [r7, #56]	@ 0x38
 8012082:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8012086:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 801208a:	681b      	ldr	r3, [r3, #0]
 801208c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8012090:	b29b      	uxth	r3, r3
 8012092:	461a      	mov	r2, r3
 8012094:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012096:	4413      	add	r3, r2
 8012098:	63bb      	str	r3, [r7, #56]	@ 0x38
 801209a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 801209e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80120a2:	681b      	ldr	r3, [r3, #0]
 80120a4:	781b      	ldrb	r3, [r3, #0]
 80120a6:	011a      	lsls	r2, r3, #4
 80120a8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80120aa:	4413      	add	r3, r2
 80120ac:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 80120b0:	637b      	str	r3, [r7, #52]	@ 0x34
 80120b2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80120b4:	881b      	ldrh	r3, [r3, #0]
 80120b6:	b29b      	uxth	r3, r3
 80120b8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80120bc:	b29a      	uxth	r2, r3
 80120be:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80120c0:	801a      	strh	r2, [r3, #0]
 80120c2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80120c6:	2b3e      	cmp	r3, #62	@ 0x3e
 80120c8:	d921      	bls.n	801210e <USB_EPStartXfer+0x806>
 80120ca:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80120ce:	095b      	lsrs	r3, r3, #5
 80120d0:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 80120d4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80120d8:	f003 031f 	and.w	r3, r3, #31
 80120dc:	2b00      	cmp	r3, #0
 80120de:	d104      	bne.n	80120ea <USB_EPStartXfer+0x7e2>
 80120e0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80120e4:	3b01      	subs	r3, #1
 80120e6:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 80120ea:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80120ec:	881b      	ldrh	r3, [r3, #0]
 80120ee:	b29a      	uxth	r2, r3
 80120f0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80120f4:	b29b      	uxth	r3, r3
 80120f6:	029b      	lsls	r3, r3, #10
 80120f8:	b29b      	uxth	r3, r3
 80120fa:	4313      	orrs	r3, r2
 80120fc:	b29b      	uxth	r3, r3
 80120fe:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8012102:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8012106:	b29a      	uxth	r2, r3
 8012108:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801210a:	801a      	strh	r2, [r3, #0]
 801210c:	e050      	b.n	80121b0 <USB_EPStartXfer+0x8a8>
 801210e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8012112:	2b00      	cmp	r3, #0
 8012114:	d10a      	bne.n	801212c <USB_EPStartXfer+0x824>
 8012116:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8012118:	881b      	ldrh	r3, [r3, #0]
 801211a:	b29b      	uxth	r3, r3
 801211c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8012120:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8012124:	b29a      	uxth	r2, r3
 8012126:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8012128:	801a      	strh	r2, [r3, #0]
 801212a:	e041      	b.n	80121b0 <USB_EPStartXfer+0x8a8>
 801212c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8012130:	085b      	lsrs	r3, r3, #1
 8012132:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8012136:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 801213a:	f003 0301 	and.w	r3, r3, #1
 801213e:	2b00      	cmp	r3, #0
 8012140:	d004      	beq.n	801214c <USB_EPStartXfer+0x844>
 8012142:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8012146:	3301      	adds	r3, #1
 8012148:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 801214c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801214e:	881b      	ldrh	r3, [r3, #0]
 8012150:	b29a      	uxth	r2, r3
 8012152:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8012156:	b29b      	uxth	r3, r3
 8012158:	029b      	lsls	r3, r3, #10
 801215a:	b29b      	uxth	r3, r3
 801215c:	4313      	orrs	r3, r2
 801215e:	b29a      	uxth	r2, r3
 8012160:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8012162:	801a      	strh	r2, [r3, #0]
 8012164:	e024      	b.n	80121b0 <USB_EPStartXfer+0x8a8>
 8012166:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 801216a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 801216e:	681b      	ldr	r3, [r3, #0]
 8012170:	785b      	ldrb	r3, [r3, #1]
 8012172:	2b01      	cmp	r3, #1
 8012174:	d11c      	bne.n	80121b0 <USB_EPStartXfer+0x8a8>
 8012176:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 801217a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 801217e:	681b      	ldr	r3, [r3, #0]
 8012180:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8012184:	b29b      	uxth	r3, r3
 8012186:	461a      	mov	r2, r3
 8012188:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801218a:	4413      	add	r3, r2
 801218c:	643b      	str	r3, [r7, #64]	@ 0x40
 801218e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8012192:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8012196:	681b      	ldr	r3, [r3, #0]
 8012198:	781b      	ldrb	r3, [r3, #0]
 801219a:	011a      	lsls	r2, r3, #4
 801219c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801219e:	4413      	add	r3, r2
 80121a0:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 80121a4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80121a6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80121aa:	b29a      	uxth	r2, r3
 80121ac:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80121ae:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 80121b0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80121b4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80121b8:	681b      	ldr	r3, [r3, #0]
 80121ba:	895b      	ldrh	r3, [r3, #10]
 80121bc:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80121c0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80121c4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80121c8:	681b      	ldr	r3, [r3, #0]
 80121ca:	6959      	ldr	r1, [r3, #20]
 80121cc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80121d0:	b29b      	uxth	r3, r3
 80121d2:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 80121d6:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 80121da:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 80121de:	6800      	ldr	r0, [r0, #0]
 80121e0:	f001 f881 	bl	80132e6 <USB_WritePMA>
 80121e4:	e227      	b.n	8012636 <USB_EPStartXfer+0xd2e>
          }
        }
        /* auto Switch to single buffer mode when transfer <Mps no need to manage in double buffer */
        else
        {
          len = ep->xfer_len_db;
 80121e6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80121ea:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80121ee:	681b      	ldr	r3, [r3, #0]
 80121f0:	6a1b      	ldr	r3, [r3, #32]
 80121f2:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104

          /* disable double buffer mode for Bulk endpoint */
          PCD_CLEAR_BULK_EP_DBUF(USBx, ep->num);
 80121f6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80121fa:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80121fe:	681a      	ldr	r2, [r3, #0]
 8012200:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8012204:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8012208:	681b      	ldr	r3, [r3, #0]
 801220a:	781b      	ldrb	r3, [r3, #0]
 801220c:	009b      	lsls	r3, r3, #2
 801220e:	4413      	add	r3, r2
 8012210:	881b      	ldrh	r3, [r3, #0]
 8012212:	b29b      	uxth	r3, r3
 8012214:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 8012218:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 801221c:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
 8012220:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8012224:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8012228:	681a      	ldr	r2, [r3, #0]
 801222a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 801222e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8012232:	681b      	ldr	r3, [r3, #0]
 8012234:	781b      	ldrb	r3, [r3, #0]
 8012236:	009b      	lsls	r3, r3, #2
 8012238:	441a      	add	r2, r3
 801223a:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 801223e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8012242:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8012246:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 801224a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801224e:	b29b      	uxth	r3, r3
 8012250:	8013      	strh	r3, [r2, #0]

          /* Set Tx count with nbre of byte to be transmitted */
          PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 8012252:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8012256:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 801225a:	681b      	ldr	r3, [r3, #0]
 801225c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 801225e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8012262:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8012266:	681b      	ldr	r3, [r3, #0]
 8012268:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 801226c:	b29b      	uxth	r3, r3
 801226e:	461a      	mov	r2, r3
 8012270:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8012272:	4413      	add	r3, r2
 8012274:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8012276:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 801227a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 801227e:	681b      	ldr	r3, [r3, #0]
 8012280:	781b      	ldrb	r3, [r3, #0]
 8012282:	011a      	lsls	r2, r3, #4
 8012284:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8012286:	4413      	add	r3, r2
 8012288:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 801228c:	65bb      	str	r3, [r7, #88]	@ 0x58
 801228e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8012292:	b29a      	uxth	r2, r3
 8012294:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8012296:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 8012298:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 801229c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80122a0:	681b      	ldr	r3, [r3, #0]
 80122a2:	891b      	ldrh	r3, [r3, #8]
 80122a4:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80122a8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80122ac:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80122b0:	681b      	ldr	r3, [r3, #0]
 80122b2:	6959      	ldr	r1, [r3, #20]
 80122b4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80122b8:	b29b      	uxth	r3, r3
 80122ba:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 80122be:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 80122c2:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 80122c6:	6800      	ldr	r0, [r0, #0]
 80122c8:	f001 f80d 	bl	80132e6 <USB_WritePMA>
 80122cc:	e1b3      	b.n	8012636 <USB_EPStartXfer+0xd2e>
        }
      }
      else /* manage isochronous double buffer IN mode */
      {
        /* each Time to write in PMA xfer_len_db will */
        ep->xfer_len_db -= len;
 80122ce:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80122d2:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80122d6:	681b      	ldr	r3, [r3, #0]
 80122d8:	6a1a      	ldr	r2, [r3, #32]
 80122da:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80122de:	1ad2      	subs	r2, r2, r3
 80122e0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80122e4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80122e8:	681b      	ldr	r3, [r3, #0]
 80122ea:	621a      	str	r2, [r3, #32]

        /* Fill the data buffer */
        if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 80122ec:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80122f0:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80122f4:	681a      	ldr	r2, [r3, #0]
 80122f6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80122fa:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80122fe:	681b      	ldr	r3, [r3, #0]
 8012300:	781b      	ldrb	r3, [r3, #0]
 8012302:	009b      	lsls	r3, r3, #2
 8012304:	4413      	add	r3, r2
 8012306:	881b      	ldrh	r3, [r3, #0]
 8012308:	b29b      	uxth	r3, r3
 801230a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 801230e:	2b00      	cmp	r3, #0
 8012310:	f000 80c6 	beq.w	80124a0 <USB_EPStartXfer+0xb98>
        {
          /* Set the Double buffer counter for pmabuffer1 */
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8012314:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8012318:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 801231c:	681b      	ldr	r3, [r3, #0]
 801231e:	673b      	str	r3, [r7, #112]	@ 0x70
 8012320:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8012324:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8012328:	681b      	ldr	r3, [r3, #0]
 801232a:	785b      	ldrb	r3, [r3, #1]
 801232c:	2b00      	cmp	r3, #0
 801232e:	d177      	bne.n	8012420 <USB_EPStartXfer+0xb18>
 8012330:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8012334:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8012338:	681b      	ldr	r3, [r3, #0]
 801233a:	66bb      	str	r3, [r7, #104]	@ 0x68
 801233c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8012340:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8012344:	681b      	ldr	r3, [r3, #0]
 8012346:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 801234a:	b29b      	uxth	r3, r3
 801234c:	461a      	mov	r2, r3
 801234e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8012350:	4413      	add	r3, r2
 8012352:	66bb      	str	r3, [r7, #104]	@ 0x68
 8012354:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8012358:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 801235c:	681b      	ldr	r3, [r3, #0]
 801235e:	781b      	ldrb	r3, [r3, #0]
 8012360:	011a      	lsls	r2, r3, #4
 8012362:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8012364:	4413      	add	r3, r2
 8012366:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 801236a:	667b      	str	r3, [r7, #100]	@ 0x64
 801236c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 801236e:	881b      	ldrh	r3, [r3, #0]
 8012370:	b29b      	uxth	r3, r3
 8012372:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8012376:	b29a      	uxth	r2, r3
 8012378:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 801237a:	801a      	strh	r2, [r3, #0]
 801237c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8012380:	2b3e      	cmp	r3, #62	@ 0x3e
 8012382:	d921      	bls.n	80123c8 <USB_EPStartXfer+0xac0>
 8012384:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8012388:	095b      	lsrs	r3, r3, #5
 801238a:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 801238e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8012392:	f003 031f 	and.w	r3, r3, #31
 8012396:	2b00      	cmp	r3, #0
 8012398:	d104      	bne.n	80123a4 <USB_EPStartXfer+0xa9c>
 801239a:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 801239e:	3b01      	subs	r3, #1
 80123a0:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 80123a4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80123a6:	881b      	ldrh	r3, [r3, #0]
 80123a8:	b29a      	uxth	r2, r3
 80123aa:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 80123ae:	b29b      	uxth	r3, r3
 80123b0:	029b      	lsls	r3, r3, #10
 80123b2:	b29b      	uxth	r3, r3
 80123b4:	4313      	orrs	r3, r2
 80123b6:	b29b      	uxth	r3, r3
 80123b8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80123bc:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80123c0:	b29a      	uxth	r2, r3
 80123c2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80123c4:	801a      	strh	r2, [r3, #0]
 80123c6:	e050      	b.n	801246a <USB_EPStartXfer+0xb62>
 80123c8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80123cc:	2b00      	cmp	r3, #0
 80123ce:	d10a      	bne.n	80123e6 <USB_EPStartXfer+0xade>
 80123d0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80123d2:	881b      	ldrh	r3, [r3, #0]
 80123d4:	b29b      	uxth	r3, r3
 80123d6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80123da:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80123de:	b29a      	uxth	r2, r3
 80123e0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80123e2:	801a      	strh	r2, [r3, #0]
 80123e4:	e041      	b.n	801246a <USB_EPStartXfer+0xb62>
 80123e6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80123ea:	085b      	lsrs	r3, r3, #1
 80123ec:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 80123f0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80123f4:	f003 0301 	and.w	r3, r3, #1
 80123f8:	2b00      	cmp	r3, #0
 80123fa:	d004      	beq.n	8012406 <USB_EPStartXfer+0xafe>
 80123fc:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 8012400:	3301      	adds	r3, #1
 8012402:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8012406:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8012408:	881b      	ldrh	r3, [r3, #0]
 801240a:	b29a      	uxth	r2, r3
 801240c:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 8012410:	b29b      	uxth	r3, r3
 8012412:	029b      	lsls	r3, r3, #10
 8012414:	b29b      	uxth	r3, r3
 8012416:	4313      	orrs	r3, r2
 8012418:	b29a      	uxth	r2, r3
 801241a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 801241c:	801a      	strh	r2, [r3, #0]
 801241e:	e024      	b.n	801246a <USB_EPStartXfer+0xb62>
 8012420:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8012424:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8012428:	681b      	ldr	r3, [r3, #0]
 801242a:	785b      	ldrb	r3, [r3, #1]
 801242c:	2b01      	cmp	r3, #1
 801242e:	d11c      	bne.n	801246a <USB_EPStartXfer+0xb62>
 8012430:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8012434:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8012438:	681b      	ldr	r3, [r3, #0]
 801243a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 801243e:	b29b      	uxth	r3, r3
 8012440:	461a      	mov	r2, r3
 8012442:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8012444:	4413      	add	r3, r2
 8012446:	673b      	str	r3, [r7, #112]	@ 0x70
 8012448:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 801244c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8012450:	681b      	ldr	r3, [r3, #0]
 8012452:	781b      	ldrb	r3, [r3, #0]
 8012454:	011a      	lsls	r2, r3, #4
 8012456:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8012458:	4413      	add	r3, r2
 801245a:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 801245e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8012460:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8012464:	b29a      	uxth	r2, r3
 8012466:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8012468:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr1;
 801246a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 801246e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8012472:	681b      	ldr	r3, [r3, #0]
 8012474:	895b      	ldrh	r3, [r3, #10]
 8012476:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 801247a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 801247e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8012482:	681b      	ldr	r3, [r3, #0]
 8012484:	6959      	ldr	r1, [r3, #20]
 8012486:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 801248a:	b29b      	uxth	r3, r3
 801248c:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8012490:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 8012494:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 8012498:	6800      	ldr	r0, [r0, #0]
 801249a:	f000 ff24 	bl	80132e6 <USB_WritePMA>
 801249e:	e0ca      	b.n	8012636 <USB_EPStartXfer+0xd2e>
        }
        else
        {
          /* Set the Double buffer counter for pmabuffer0 */
          PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 80124a0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80124a4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80124a8:	681b      	ldr	r3, [r3, #0]
 80124aa:	785b      	ldrb	r3, [r3, #1]
 80124ac:	2b00      	cmp	r3, #0
 80124ae:	d177      	bne.n	80125a0 <USB_EPStartXfer+0xc98>
 80124b0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80124b4:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80124b8:	681b      	ldr	r3, [r3, #0]
 80124ba:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80124bc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80124c0:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80124c4:	681b      	ldr	r3, [r3, #0]
 80124c6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80124ca:	b29b      	uxth	r3, r3
 80124cc:	461a      	mov	r2, r3
 80124ce:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80124d0:	4413      	add	r3, r2
 80124d2:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80124d4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80124d8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80124dc:	681b      	ldr	r3, [r3, #0]
 80124de:	781b      	ldrb	r3, [r3, #0]
 80124e0:	011a      	lsls	r2, r3, #4
 80124e2:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80124e4:	4413      	add	r3, r2
 80124e6:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 80124ea:	67bb      	str	r3, [r7, #120]	@ 0x78
 80124ec:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80124ee:	881b      	ldrh	r3, [r3, #0]
 80124f0:	b29b      	uxth	r3, r3
 80124f2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80124f6:	b29a      	uxth	r2, r3
 80124f8:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80124fa:	801a      	strh	r2, [r3, #0]
 80124fc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8012500:	2b3e      	cmp	r3, #62	@ 0x3e
 8012502:	d921      	bls.n	8012548 <USB_EPStartXfer+0xc40>
 8012504:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8012508:	095b      	lsrs	r3, r3, #5
 801250a:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 801250e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8012512:	f003 031f 	and.w	r3, r3, #31
 8012516:	2b00      	cmp	r3, #0
 8012518:	d104      	bne.n	8012524 <USB_EPStartXfer+0xc1c>
 801251a:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 801251e:	3b01      	subs	r3, #1
 8012520:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8012524:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8012526:	881b      	ldrh	r3, [r3, #0]
 8012528:	b29a      	uxth	r2, r3
 801252a:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 801252e:	b29b      	uxth	r3, r3
 8012530:	029b      	lsls	r3, r3, #10
 8012532:	b29b      	uxth	r3, r3
 8012534:	4313      	orrs	r3, r2
 8012536:	b29b      	uxth	r3, r3
 8012538:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 801253c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8012540:	b29a      	uxth	r2, r3
 8012542:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8012544:	801a      	strh	r2, [r3, #0]
 8012546:	e05c      	b.n	8012602 <USB_EPStartXfer+0xcfa>
 8012548:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 801254c:	2b00      	cmp	r3, #0
 801254e:	d10a      	bne.n	8012566 <USB_EPStartXfer+0xc5e>
 8012550:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8012552:	881b      	ldrh	r3, [r3, #0]
 8012554:	b29b      	uxth	r3, r3
 8012556:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 801255a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 801255e:	b29a      	uxth	r2, r3
 8012560:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8012562:	801a      	strh	r2, [r3, #0]
 8012564:	e04d      	b.n	8012602 <USB_EPStartXfer+0xcfa>
 8012566:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 801256a:	085b      	lsrs	r3, r3, #1
 801256c:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8012570:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8012574:	f003 0301 	and.w	r3, r3, #1
 8012578:	2b00      	cmp	r3, #0
 801257a:	d004      	beq.n	8012586 <USB_EPStartXfer+0xc7e>
 801257c:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 8012580:	3301      	adds	r3, #1
 8012582:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8012586:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8012588:	881b      	ldrh	r3, [r3, #0]
 801258a:	b29a      	uxth	r2, r3
 801258c:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 8012590:	b29b      	uxth	r3, r3
 8012592:	029b      	lsls	r3, r3, #10
 8012594:	b29b      	uxth	r3, r3
 8012596:	4313      	orrs	r3, r2
 8012598:	b29a      	uxth	r2, r3
 801259a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 801259c:	801a      	strh	r2, [r3, #0]
 801259e:	e030      	b.n	8012602 <USB_EPStartXfer+0xcfa>
 80125a0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80125a4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80125a8:	681b      	ldr	r3, [r3, #0]
 80125aa:	785b      	ldrb	r3, [r3, #1]
 80125ac:	2b01      	cmp	r3, #1
 80125ae:	d128      	bne.n	8012602 <USB_EPStartXfer+0xcfa>
 80125b0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80125b4:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80125b8:	681b      	ldr	r3, [r3, #0]
 80125ba:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80125be:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80125c2:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80125c6:	681b      	ldr	r3, [r3, #0]
 80125c8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80125cc:	b29b      	uxth	r3, r3
 80125ce:	461a      	mov	r2, r3
 80125d0:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80125d4:	4413      	add	r3, r2
 80125d6:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80125da:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80125de:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80125e2:	681b      	ldr	r3, [r3, #0]
 80125e4:	781b      	ldrb	r3, [r3, #0]
 80125e6:	011a      	lsls	r2, r3, #4
 80125e8:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80125ec:	4413      	add	r3, r2
 80125ee:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 80125f2:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80125f6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80125fa:	b29a      	uxth	r2, r3
 80125fc:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8012600:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 8012602:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8012606:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 801260a:	681b      	ldr	r3, [r3, #0]
 801260c:	891b      	ldrh	r3, [r3, #8]
 801260e:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8012612:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8012616:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 801261a:	681b      	ldr	r3, [r3, #0]
 801261c:	6959      	ldr	r1, [r3, #20]
 801261e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8012622:	b29b      	uxth	r3, r3
 8012624:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8012628:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 801262c:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 8012630:	6800      	ldr	r0, [r0, #0]
 8012632:	f000 fe58 	bl	80132e6 <USB_WritePMA>
        }
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 8012636:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 801263a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 801263e:	681a      	ldr	r2, [r3, #0]
 8012640:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8012644:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8012648:	681b      	ldr	r3, [r3, #0]
 801264a:	781b      	ldrb	r3, [r3, #0]
 801264c:	009b      	lsls	r3, r3, #2
 801264e:	4413      	add	r3, r2
 8012650:	881b      	ldrh	r3, [r3, #0]
 8012652:	b29b      	uxth	r3, r3
 8012654:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8012658:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 801265c:	817b      	strh	r3, [r7, #10]
 801265e:	897b      	ldrh	r3, [r7, #10]
 8012660:	f083 0310 	eor.w	r3, r3, #16
 8012664:	817b      	strh	r3, [r7, #10]
 8012666:	897b      	ldrh	r3, [r7, #10]
 8012668:	f083 0320 	eor.w	r3, r3, #32
 801266c:	817b      	strh	r3, [r7, #10]
 801266e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8012672:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8012676:	681a      	ldr	r2, [r3, #0]
 8012678:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 801267c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8012680:	681b      	ldr	r3, [r3, #0]
 8012682:	781b      	ldrb	r3, [r3, #0]
 8012684:	009b      	lsls	r3, r3, #2
 8012686:	441a      	add	r2, r3
 8012688:	897b      	ldrh	r3, [r7, #10]
 801268a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 801268e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8012692:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8012696:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801269a:	b29b      	uxth	r3, r3
 801269c:	8013      	strh	r3, [r2, #0]
 801269e:	f000 bcde 	b.w	801305e <USB_EPStartXfer+0x1756>
  }
  else /* OUT endpoint */
  {
    if (ep->doublebuffer == 0U)
 80126a2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80126a6:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80126aa:	681b      	ldr	r3, [r3, #0]
 80126ac:	7b1b      	ldrb	r3, [r3, #12]
 80126ae:	2b00      	cmp	r3, #0
 80126b0:	f040 80bb 	bne.w	801282a <USB_EPStartXfer+0xf22>
    {
      /* Multi packet transfer */
      if (ep->xfer_len > ep->maxpacket)
 80126b4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80126b8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80126bc:	681b      	ldr	r3, [r3, #0]
 80126be:	699a      	ldr	r2, [r3, #24]
 80126c0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80126c4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80126c8:	681b      	ldr	r3, [r3, #0]
 80126ca:	691b      	ldr	r3, [r3, #16]
 80126cc:	429a      	cmp	r2, r3
 80126ce:	d917      	bls.n	8012700 <USB_EPStartXfer+0xdf8>
      {
        len = ep->maxpacket;
 80126d0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80126d4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80126d8:	681b      	ldr	r3, [r3, #0]
 80126da:	691b      	ldr	r3, [r3, #16]
 80126dc:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
        ep->xfer_len -= len;
 80126e0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80126e4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80126e8:	681b      	ldr	r3, [r3, #0]
 80126ea:	699a      	ldr	r2, [r3, #24]
 80126ec:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80126f0:	1ad2      	subs	r2, r2, r3
 80126f2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80126f6:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80126fa:	681b      	ldr	r3, [r3, #0]
 80126fc:	619a      	str	r2, [r3, #24]
 80126fe:	e00e      	b.n	801271e <USB_EPStartXfer+0xe16>
      }
      else
      {
        len = ep->xfer_len;
 8012700:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8012704:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8012708:	681b      	ldr	r3, [r3, #0]
 801270a:	699b      	ldr	r3, [r3, #24]
 801270c:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
        ep->xfer_len = 0U;
 8012710:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8012714:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8012718:	681b      	ldr	r3, [r3, #0]
 801271a:	2200      	movs	r2, #0
 801271c:	619a      	str	r2, [r3, #24]
      }
      /* configure and validate Rx endpoint */
      PCD_SET_EP_RX_CNT(USBx, ep->num, len);
 801271e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8012722:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8012726:	681b      	ldr	r3, [r3, #0]
 8012728:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 801272c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8012730:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8012734:	681b      	ldr	r3, [r3, #0]
 8012736:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 801273a:	b29b      	uxth	r3, r3
 801273c:	461a      	mov	r2, r3
 801273e:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8012742:	4413      	add	r3, r2
 8012744:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8012748:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 801274c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8012750:	681b      	ldr	r3, [r3, #0]
 8012752:	781b      	ldrb	r3, [r3, #0]
 8012754:	011a      	lsls	r2, r3, #4
 8012756:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 801275a:	4413      	add	r3, r2
 801275c:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8012760:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8012764:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8012768:	881b      	ldrh	r3, [r3, #0]
 801276a:	b29b      	uxth	r3, r3
 801276c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8012770:	b29a      	uxth	r2, r3
 8012772:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8012776:	801a      	strh	r2, [r3, #0]
 8012778:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 801277c:	2b3e      	cmp	r3, #62	@ 0x3e
 801277e:	d924      	bls.n	80127ca <USB_EPStartXfer+0xec2>
 8012780:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8012784:	095b      	lsrs	r3, r3, #5
 8012786:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 801278a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 801278e:	f003 031f 	and.w	r3, r3, #31
 8012792:	2b00      	cmp	r3, #0
 8012794:	d104      	bne.n	80127a0 <USB_EPStartXfer+0xe98>
 8012796:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 801279a:	3b01      	subs	r3, #1
 801279c:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80127a0:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80127a4:	881b      	ldrh	r3, [r3, #0]
 80127a6:	b29a      	uxth	r2, r3
 80127a8:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 80127ac:	b29b      	uxth	r3, r3
 80127ae:	029b      	lsls	r3, r3, #10
 80127b0:	b29b      	uxth	r3, r3
 80127b2:	4313      	orrs	r3, r2
 80127b4:	b29b      	uxth	r3, r3
 80127b6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80127ba:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80127be:	b29a      	uxth	r2, r3
 80127c0:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80127c4:	801a      	strh	r2, [r3, #0]
 80127c6:	f000 bc10 	b.w	8012fea <USB_EPStartXfer+0x16e2>
 80127ca:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80127ce:	2b00      	cmp	r3, #0
 80127d0:	d10c      	bne.n	80127ec <USB_EPStartXfer+0xee4>
 80127d2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80127d6:	881b      	ldrh	r3, [r3, #0]
 80127d8:	b29b      	uxth	r3, r3
 80127da:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80127de:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80127e2:	b29a      	uxth	r2, r3
 80127e4:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80127e8:	801a      	strh	r2, [r3, #0]
 80127ea:	e3fe      	b.n	8012fea <USB_EPStartXfer+0x16e2>
 80127ec:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80127f0:	085b      	lsrs	r3, r3, #1
 80127f2:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80127f6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80127fa:	f003 0301 	and.w	r3, r3, #1
 80127fe:	2b00      	cmp	r3, #0
 8012800:	d004      	beq.n	801280c <USB_EPStartXfer+0xf04>
 8012802:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 8012806:	3301      	adds	r3, #1
 8012808:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 801280c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8012810:	881b      	ldrh	r3, [r3, #0]
 8012812:	b29a      	uxth	r2, r3
 8012814:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 8012818:	b29b      	uxth	r3, r3
 801281a:	029b      	lsls	r3, r3, #10
 801281c:	b29b      	uxth	r3, r3
 801281e:	4313      	orrs	r3, r2
 8012820:	b29a      	uxth	r2, r3
 8012822:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8012826:	801a      	strh	r2, [r3, #0]
 8012828:	e3df      	b.n	8012fea <USB_EPStartXfer+0x16e2>
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* First Transfer Coming From HAL_PCD_EP_Receive & From ISR */
      /* Set the Double buffer counter */
      if (ep->type == EP_TYPE_BULK)
 801282a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 801282e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8012832:	681b      	ldr	r3, [r3, #0]
 8012834:	78db      	ldrb	r3, [r3, #3]
 8012836:	2b02      	cmp	r3, #2
 8012838:	f040 8218 	bne.w	8012c6c <USB_EPStartXfer+0x1364>
      {
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 801283c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8012840:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8012844:	681b      	ldr	r3, [r3, #0]
 8012846:	785b      	ldrb	r3, [r3, #1]
 8012848:	2b00      	cmp	r3, #0
 801284a:	f040 809d 	bne.w	8012988 <USB_EPStartXfer+0x1080>
 801284e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8012852:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8012856:	681b      	ldr	r3, [r3, #0]
 8012858:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 801285c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8012860:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8012864:	681b      	ldr	r3, [r3, #0]
 8012866:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 801286a:	b29b      	uxth	r3, r3
 801286c:	461a      	mov	r2, r3
 801286e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8012872:	4413      	add	r3, r2
 8012874:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8012878:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 801287c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8012880:	681b      	ldr	r3, [r3, #0]
 8012882:	781b      	ldrb	r3, [r3, #0]
 8012884:	011a      	lsls	r2, r3, #4
 8012886:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 801288a:	4413      	add	r3, r2
 801288c:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8012890:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8012894:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8012898:	881b      	ldrh	r3, [r3, #0]
 801289a:	b29b      	uxth	r3, r3
 801289c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80128a0:	b29a      	uxth	r2, r3
 80128a2:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80128a6:	801a      	strh	r2, [r3, #0]
 80128a8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80128ac:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80128b0:	681b      	ldr	r3, [r3, #0]
 80128b2:	691b      	ldr	r3, [r3, #16]
 80128b4:	2b3e      	cmp	r3, #62	@ 0x3e
 80128b6:	d92b      	bls.n	8012910 <USB_EPStartXfer+0x1008>
 80128b8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80128bc:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80128c0:	681b      	ldr	r3, [r3, #0]
 80128c2:	691b      	ldr	r3, [r3, #16]
 80128c4:	095b      	lsrs	r3, r3, #5
 80128c6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80128ca:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80128ce:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80128d2:	681b      	ldr	r3, [r3, #0]
 80128d4:	691b      	ldr	r3, [r3, #16]
 80128d6:	f003 031f 	and.w	r3, r3, #31
 80128da:	2b00      	cmp	r3, #0
 80128dc:	d104      	bne.n	80128e8 <USB_EPStartXfer+0xfe0>
 80128de:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80128e2:	3b01      	subs	r3, #1
 80128e4:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80128e8:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80128ec:	881b      	ldrh	r3, [r3, #0]
 80128ee:	b29a      	uxth	r2, r3
 80128f0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80128f4:	b29b      	uxth	r3, r3
 80128f6:	029b      	lsls	r3, r3, #10
 80128f8:	b29b      	uxth	r3, r3
 80128fa:	4313      	orrs	r3, r2
 80128fc:	b29b      	uxth	r3, r3
 80128fe:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8012902:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8012906:	b29a      	uxth	r2, r3
 8012908:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 801290c:	801a      	strh	r2, [r3, #0]
 801290e:	e070      	b.n	80129f2 <USB_EPStartXfer+0x10ea>
 8012910:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8012914:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8012918:	681b      	ldr	r3, [r3, #0]
 801291a:	691b      	ldr	r3, [r3, #16]
 801291c:	2b00      	cmp	r3, #0
 801291e:	d10c      	bne.n	801293a <USB_EPStartXfer+0x1032>
 8012920:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8012924:	881b      	ldrh	r3, [r3, #0]
 8012926:	b29b      	uxth	r3, r3
 8012928:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 801292c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8012930:	b29a      	uxth	r2, r3
 8012932:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8012936:	801a      	strh	r2, [r3, #0]
 8012938:	e05b      	b.n	80129f2 <USB_EPStartXfer+0x10ea>
 801293a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 801293e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8012942:	681b      	ldr	r3, [r3, #0]
 8012944:	691b      	ldr	r3, [r3, #16]
 8012946:	085b      	lsrs	r3, r3, #1
 8012948:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 801294c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8012950:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8012954:	681b      	ldr	r3, [r3, #0]
 8012956:	691b      	ldr	r3, [r3, #16]
 8012958:	f003 0301 	and.w	r3, r3, #1
 801295c:	2b00      	cmp	r3, #0
 801295e:	d004      	beq.n	801296a <USB_EPStartXfer+0x1062>
 8012960:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8012964:	3301      	adds	r3, #1
 8012966:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 801296a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 801296e:	881b      	ldrh	r3, [r3, #0]
 8012970:	b29a      	uxth	r2, r3
 8012972:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8012976:	b29b      	uxth	r3, r3
 8012978:	029b      	lsls	r3, r3, #10
 801297a:	b29b      	uxth	r3, r3
 801297c:	4313      	orrs	r3, r2
 801297e:	b29a      	uxth	r2, r3
 8012980:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8012984:	801a      	strh	r2, [r3, #0]
 8012986:	e034      	b.n	80129f2 <USB_EPStartXfer+0x10ea>
 8012988:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 801298c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8012990:	681b      	ldr	r3, [r3, #0]
 8012992:	785b      	ldrb	r3, [r3, #1]
 8012994:	2b01      	cmp	r3, #1
 8012996:	d12c      	bne.n	80129f2 <USB_EPStartXfer+0x10ea>
 8012998:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 801299c:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80129a0:	681b      	ldr	r3, [r3, #0]
 80129a2:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80129a6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80129aa:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80129ae:	681b      	ldr	r3, [r3, #0]
 80129b0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80129b4:	b29b      	uxth	r3, r3
 80129b6:	461a      	mov	r2, r3
 80129b8:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80129bc:	4413      	add	r3, r2
 80129be:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80129c2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80129c6:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80129ca:	681b      	ldr	r3, [r3, #0]
 80129cc:	781b      	ldrb	r3, [r3, #0]
 80129ce:	011a      	lsls	r2, r3, #4
 80129d0:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80129d4:	4413      	add	r3, r2
 80129d6:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 80129da:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80129de:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80129e2:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80129e6:	681b      	ldr	r3, [r3, #0]
 80129e8:	691b      	ldr	r3, [r3, #16]
 80129ea:	b29a      	uxth	r2, r3
 80129ec:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80129f0:	801a      	strh	r2, [r3, #0]
 80129f2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80129f6:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80129fa:	681b      	ldr	r3, [r3, #0]
 80129fc:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8012a00:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8012a04:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8012a08:	681b      	ldr	r3, [r3, #0]
 8012a0a:	785b      	ldrb	r3, [r3, #1]
 8012a0c:	2b00      	cmp	r3, #0
 8012a0e:	f040 809d 	bne.w	8012b4c <USB_EPStartXfer+0x1244>
 8012a12:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8012a16:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8012a1a:	681b      	ldr	r3, [r3, #0]
 8012a1c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8012a20:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8012a24:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8012a28:	681b      	ldr	r3, [r3, #0]
 8012a2a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8012a2e:	b29b      	uxth	r3, r3
 8012a30:	461a      	mov	r2, r3
 8012a32:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8012a36:	4413      	add	r3, r2
 8012a38:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8012a3c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8012a40:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8012a44:	681b      	ldr	r3, [r3, #0]
 8012a46:	781b      	ldrb	r3, [r3, #0]
 8012a48:	011a      	lsls	r2, r3, #4
 8012a4a:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8012a4e:	4413      	add	r3, r2
 8012a50:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8012a54:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8012a58:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8012a5c:	881b      	ldrh	r3, [r3, #0]
 8012a5e:	b29b      	uxth	r3, r3
 8012a60:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8012a64:	b29a      	uxth	r2, r3
 8012a66:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8012a6a:	801a      	strh	r2, [r3, #0]
 8012a6c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8012a70:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8012a74:	681b      	ldr	r3, [r3, #0]
 8012a76:	691b      	ldr	r3, [r3, #16]
 8012a78:	2b3e      	cmp	r3, #62	@ 0x3e
 8012a7a:	d92b      	bls.n	8012ad4 <USB_EPStartXfer+0x11cc>
 8012a7c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8012a80:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8012a84:	681b      	ldr	r3, [r3, #0]
 8012a86:	691b      	ldr	r3, [r3, #16]
 8012a88:	095b      	lsrs	r3, r3, #5
 8012a8a:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8012a8e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8012a92:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8012a96:	681b      	ldr	r3, [r3, #0]
 8012a98:	691b      	ldr	r3, [r3, #16]
 8012a9a:	f003 031f 	and.w	r3, r3, #31
 8012a9e:	2b00      	cmp	r3, #0
 8012aa0:	d104      	bne.n	8012aac <USB_EPStartXfer+0x11a4>
 8012aa2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8012aa6:	3b01      	subs	r3, #1
 8012aa8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8012aac:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8012ab0:	881b      	ldrh	r3, [r3, #0]
 8012ab2:	b29a      	uxth	r2, r3
 8012ab4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8012ab8:	b29b      	uxth	r3, r3
 8012aba:	029b      	lsls	r3, r3, #10
 8012abc:	b29b      	uxth	r3, r3
 8012abe:	4313      	orrs	r3, r2
 8012ac0:	b29b      	uxth	r3, r3
 8012ac2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8012ac6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8012aca:	b29a      	uxth	r2, r3
 8012acc:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8012ad0:	801a      	strh	r2, [r3, #0]
 8012ad2:	e069      	b.n	8012ba8 <USB_EPStartXfer+0x12a0>
 8012ad4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8012ad8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8012adc:	681b      	ldr	r3, [r3, #0]
 8012ade:	691b      	ldr	r3, [r3, #16]
 8012ae0:	2b00      	cmp	r3, #0
 8012ae2:	d10c      	bne.n	8012afe <USB_EPStartXfer+0x11f6>
 8012ae4:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8012ae8:	881b      	ldrh	r3, [r3, #0]
 8012aea:	b29b      	uxth	r3, r3
 8012aec:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8012af0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8012af4:	b29a      	uxth	r2, r3
 8012af6:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8012afa:	801a      	strh	r2, [r3, #0]
 8012afc:	e054      	b.n	8012ba8 <USB_EPStartXfer+0x12a0>
 8012afe:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8012b02:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8012b06:	681b      	ldr	r3, [r3, #0]
 8012b08:	691b      	ldr	r3, [r3, #16]
 8012b0a:	085b      	lsrs	r3, r3, #1
 8012b0c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8012b10:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8012b14:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8012b18:	681b      	ldr	r3, [r3, #0]
 8012b1a:	691b      	ldr	r3, [r3, #16]
 8012b1c:	f003 0301 	and.w	r3, r3, #1
 8012b20:	2b00      	cmp	r3, #0
 8012b22:	d004      	beq.n	8012b2e <USB_EPStartXfer+0x1226>
 8012b24:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8012b28:	3301      	adds	r3, #1
 8012b2a:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8012b2e:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8012b32:	881b      	ldrh	r3, [r3, #0]
 8012b34:	b29a      	uxth	r2, r3
 8012b36:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8012b3a:	b29b      	uxth	r3, r3
 8012b3c:	029b      	lsls	r3, r3, #10
 8012b3e:	b29b      	uxth	r3, r3
 8012b40:	4313      	orrs	r3, r2
 8012b42:	b29a      	uxth	r2, r3
 8012b44:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8012b48:	801a      	strh	r2, [r3, #0]
 8012b4a:	e02d      	b.n	8012ba8 <USB_EPStartXfer+0x12a0>
 8012b4c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8012b50:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8012b54:	681b      	ldr	r3, [r3, #0]
 8012b56:	785b      	ldrb	r3, [r3, #1]
 8012b58:	2b01      	cmp	r3, #1
 8012b5a:	d125      	bne.n	8012ba8 <USB_EPStartXfer+0x12a0>
 8012b5c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8012b60:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8012b64:	681b      	ldr	r3, [r3, #0]
 8012b66:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8012b6a:	b29b      	uxth	r3, r3
 8012b6c:	461a      	mov	r2, r3
 8012b6e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8012b72:	4413      	add	r3, r2
 8012b74:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8012b78:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8012b7c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8012b80:	681b      	ldr	r3, [r3, #0]
 8012b82:	781b      	ldrb	r3, [r3, #0]
 8012b84:	011a      	lsls	r2, r3, #4
 8012b86:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8012b8a:	4413      	add	r3, r2
 8012b8c:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8012b90:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8012b94:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8012b98:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8012b9c:	681b      	ldr	r3, [r3, #0]
 8012b9e:	691b      	ldr	r3, [r3, #16]
 8012ba0:	b29a      	uxth	r2, r3
 8012ba2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8012ba6:	801a      	strh	r2, [r3, #0]

        /* Coming from ISR */
        if (ep->xfer_count != 0U)
 8012ba8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8012bac:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8012bb0:	681b      	ldr	r3, [r3, #0]
 8012bb2:	69db      	ldr	r3, [r3, #28]
 8012bb4:	2b00      	cmp	r3, #0
 8012bb6:	f000 8218 	beq.w	8012fea <USB_EPStartXfer+0x16e2>
        {
          /* update last value to check if there is blocking state */
          wEPVal = PCD_GET_ENDPOINT(USBx, ep->num);
 8012bba:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8012bbe:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8012bc2:	681a      	ldr	r2, [r3, #0]
 8012bc4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8012bc8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8012bcc:	681b      	ldr	r3, [r3, #0]
 8012bce:	781b      	ldrb	r3, [r3, #0]
 8012bd0:	009b      	lsls	r3, r3, #2
 8012bd2:	4413      	add	r3, r2
 8012bd4:	881b      	ldrh	r3, [r3, #0]
 8012bd6:	f8a7 3096 	strh.w	r3, [r7, #150]	@ 0x96

          /*Blocking State */
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 8012bda:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8012bde:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8012be2:	2b00      	cmp	r3, #0
 8012be4:	d005      	beq.n	8012bf2 <USB_EPStartXfer+0x12ea>
 8012be6:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8012bea:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8012bee:	2b00      	cmp	r3, #0
 8012bf0:	d10d      	bne.n	8012c0e <USB_EPStartXfer+0x1306>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 8012bf2:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8012bf6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 8012bfa:	2b00      	cmp	r3, #0
 8012bfc:	f040 81f5 	bne.w	8012fea <USB_EPStartXfer+0x16e2>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 8012c00:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8012c04:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8012c08:	2b00      	cmp	r3, #0
 8012c0a:	f040 81ee 	bne.w	8012fea <USB_EPStartXfer+0x16e2>
          {
            PCD_FREE_USER_BUFFER(USBx, ep->num, 0U);
 8012c0e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8012c12:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8012c16:	681a      	ldr	r2, [r3, #0]
 8012c18:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8012c1c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8012c20:	681b      	ldr	r3, [r3, #0]
 8012c22:	781b      	ldrb	r3, [r3, #0]
 8012c24:	009b      	lsls	r3, r3, #2
 8012c26:	4413      	add	r3, r2
 8012c28:	881b      	ldrh	r3, [r3, #0]
 8012c2a:	b29b      	uxth	r3, r3
 8012c2c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8012c30:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8012c34:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
 8012c38:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8012c3c:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8012c40:	681a      	ldr	r2, [r3, #0]
 8012c42:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8012c46:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8012c4a:	681b      	ldr	r3, [r3, #0]
 8012c4c:	781b      	ldrb	r3, [r3, #0]
 8012c4e:	009b      	lsls	r3, r3, #2
 8012c50:	441a      	add	r2, r3
 8012c52:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 8012c56:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8012c5a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8012c5e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8012c62:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8012c66:	b29b      	uxth	r3, r3
 8012c68:	8013      	strh	r3, [r2, #0]
 8012c6a:	e1be      	b.n	8012fea <USB_EPStartXfer+0x16e2>
          }
        }
      }
      /* iso out double */
      else if (ep->type == EP_TYPE_ISOC)
 8012c6c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8012c70:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8012c74:	681b      	ldr	r3, [r3, #0]
 8012c76:	78db      	ldrb	r3, [r3, #3]
 8012c78:	2b01      	cmp	r3, #1
 8012c7a:	f040 81b4 	bne.w	8012fe6 <USB_EPStartXfer+0x16de>
      {
        /* Multi packet transfer */
        if (ep->xfer_len > ep->maxpacket)
 8012c7e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8012c82:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8012c86:	681b      	ldr	r3, [r3, #0]
 8012c88:	699a      	ldr	r2, [r3, #24]
 8012c8a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8012c8e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8012c92:	681b      	ldr	r3, [r3, #0]
 8012c94:	691b      	ldr	r3, [r3, #16]
 8012c96:	429a      	cmp	r2, r3
 8012c98:	d917      	bls.n	8012cca <USB_EPStartXfer+0x13c2>
        {
          len = ep->maxpacket;
 8012c9a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8012c9e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8012ca2:	681b      	ldr	r3, [r3, #0]
 8012ca4:	691b      	ldr	r3, [r3, #16]
 8012ca6:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
          ep->xfer_len -= len;
 8012caa:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8012cae:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8012cb2:	681b      	ldr	r3, [r3, #0]
 8012cb4:	699a      	ldr	r2, [r3, #24]
 8012cb6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8012cba:	1ad2      	subs	r2, r2, r3
 8012cbc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8012cc0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8012cc4:	681b      	ldr	r3, [r3, #0]
 8012cc6:	619a      	str	r2, [r3, #24]
 8012cc8:	e00e      	b.n	8012ce8 <USB_EPStartXfer+0x13e0>
        }
        else
        {
          len = ep->xfer_len;
 8012cca:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8012cce:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8012cd2:	681b      	ldr	r3, [r3, #0]
 8012cd4:	699b      	ldr	r3, [r3, #24]
 8012cd6:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
          ep->xfer_len = 0U;
 8012cda:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8012cde:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8012ce2:	681b      	ldr	r3, [r3, #0]
 8012ce4:	2200      	movs	r2, #0
 8012ce6:	619a      	str	r2, [r3, #24]
        }
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, len);
 8012ce8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8012cec:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8012cf0:	681b      	ldr	r3, [r3, #0]
 8012cf2:	785b      	ldrb	r3, [r3, #1]
 8012cf4:	2b00      	cmp	r3, #0
 8012cf6:	f040 8085 	bne.w	8012e04 <USB_EPStartXfer+0x14fc>
 8012cfa:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8012cfe:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8012d02:	681b      	ldr	r3, [r3, #0]
 8012d04:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8012d08:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8012d0c:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8012d10:	681b      	ldr	r3, [r3, #0]
 8012d12:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8012d16:	b29b      	uxth	r3, r3
 8012d18:	461a      	mov	r2, r3
 8012d1a:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8012d1e:	4413      	add	r3, r2
 8012d20:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8012d24:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8012d28:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8012d2c:	681b      	ldr	r3, [r3, #0]
 8012d2e:	781b      	ldrb	r3, [r3, #0]
 8012d30:	011a      	lsls	r2, r3, #4
 8012d32:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8012d36:	4413      	add	r3, r2
 8012d38:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8012d3c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8012d40:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8012d44:	881b      	ldrh	r3, [r3, #0]
 8012d46:	b29b      	uxth	r3, r3
 8012d48:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8012d4c:	b29a      	uxth	r2, r3
 8012d4e:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8012d52:	801a      	strh	r2, [r3, #0]
 8012d54:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8012d58:	2b3e      	cmp	r3, #62	@ 0x3e
 8012d5a:	d923      	bls.n	8012da4 <USB_EPStartXfer+0x149c>
 8012d5c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8012d60:	095b      	lsrs	r3, r3, #5
 8012d62:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8012d66:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8012d6a:	f003 031f 	and.w	r3, r3, #31
 8012d6e:	2b00      	cmp	r3, #0
 8012d70:	d104      	bne.n	8012d7c <USB_EPStartXfer+0x1474>
 8012d72:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8012d76:	3b01      	subs	r3, #1
 8012d78:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8012d7c:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8012d80:	881b      	ldrh	r3, [r3, #0]
 8012d82:	b29a      	uxth	r2, r3
 8012d84:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8012d88:	b29b      	uxth	r3, r3
 8012d8a:	029b      	lsls	r3, r3, #10
 8012d8c:	b29b      	uxth	r3, r3
 8012d8e:	4313      	orrs	r3, r2
 8012d90:	b29b      	uxth	r3, r3
 8012d92:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8012d96:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8012d9a:	b29a      	uxth	r2, r3
 8012d9c:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8012da0:	801a      	strh	r2, [r3, #0]
 8012da2:	e060      	b.n	8012e66 <USB_EPStartXfer+0x155e>
 8012da4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8012da8:	2b00      	cmp	r3, #0
 8012daa:	d10c      	bne.n	8012dc6 <USB_EPStartXfer+0x14be>
 8012dac:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8012db0:	881b      	ldrh	r3, [r3, #0]
 8012db2:	b29b      	uxth	r3, r3
 8012db4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8012db8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8012dbc:	b29a      	uxth	r2, r3
 8012dbe:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8012dc2:	801a      	strh	r2, [r3, #0]
 8012dc4:	e04f      	b.n	8012e66 <USB_EPStartXfer+0x155e>
 8012dc6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8012dca:	085b      	lsrs	r3, r3, #1
 8012dcc:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8012dd0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8012dd4:	f003 0301 	and.w	r3, r3, #1
 8012dd8:	2b00      	cmp	r3, #0
 8012dda:	d004      	beq.n	8012de6 <USB_EPStartXfer+0x14de>
 8012ddc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8012de0:	3301      	adds	r3, #1
 8012de2:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8012de6:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8012dea:	881b      	ldrh	r3, [r3, #0]
 8012dec:	b29a      	uxth	r2, r3
 8012dee:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8012df2:	b29b      	uxth	r3, r3
 8012df4:	029b      	lsls	r3, r3, #10
 8012df6:	b29b      	uxth	r3, r3
 8012df8:	4313      	orrs	r3, r2
 8012dfa:	b29a      	uxth	r2, r3
 8012dfc:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8012e00:	801a      	strh	r2, [r3, #0]
 8012e02:	e030      	b.n	8012e66 <USB_EPStartXfer+0x155e>
 8012e04:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8012e08:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8012e0c:	681b      	ldr	r3, [r3, #0]
 8012e0e:	785b      	ldrb	r3, [r3, #1]
 8012e10:	2b01      	cmp	r3, #1
 8012e12:	d128      	bne.n	8012e66 <USB_EPStartXfer+0x155e>
 8012e14:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8012e18:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8012e1c:	681b      	ldr	r3, [r3, #0]
 8012e1e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8012e22:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8012e26:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8012e2a:	681b      	ldr	r3, [r3, #0]
 8012e2c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8012e30:	b29b      	uxth	r3, r3
 8012e32:	461a      	mov	r2, r3
 8012e34:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8012e38:	4413      	add	r3, r2
 8012e3a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8012e3e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8012e42:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8012e46:	681b      	ldr	r3, [r3, #0]
 8012e48:	781b      	ldrb	r3, [r3, #0]
 8012e4a:	011a      	lsls	r2, r3, #4
 8012e4c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8012e50:	4413      	add	r3, r2
 8012e52:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8012e56:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8012e5a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8012e5e:	b29a      	uxth	r2, r3
 8012e60:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8012e64:	801a      	strh	r2, [r3, #0]
 8012e66:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8012e6a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8012e6e:	681b      	ldr	r3, [r3, #0]
 8012e70:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8012e74:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8012e78:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8012e7c:	681b      	ldr	r3, [r3, #0]
 8012e7e:	785b      	ldrb	r3, [r3, #1]
 8012e80:	2b00      	cmp	r3, #0
 8012e82:	f040 8085 	bne.w	8012f90 <USB_EPStartXfer+0x1688>
 8012e86:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8012e8a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8012e8e:	681b      	ldr	r3, [r3, #0]
 8012e90:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8012e94:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8012e98:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8012e9c:	681b      	ldr	r3, [r3, #0]
 8012e9e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8012ea2:	b29b      	uxth	r3, r3
 8012ea4:	461a      	mov	r2, r3
 8012ea6:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8012eaa:	4413      	add	r3, r2
 8012eac:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8012eb0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8012eb4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8012eb8:	681b      	ldr	r3, [r3, #0]
 8012eba:	781b      	ldrb	r3, [r3, #0]
 8012ebc:	011a      	lsls	r2, r3, #4
 8012ebe:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8012ec2:	4413      	add	r3, r2
 8012ec4:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8012ec8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8012ecc:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8012ed0:	881b      	ldrh	r3, [r3, #0]
 8012ed2:	b29b      	uxth	r3, r3
 8012ed4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8012ed8:	b29a      	uxth	r2, r3
 8012eda:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8012ede:	801a      	strh	r2, [r3, #0]
 8012ee0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8012ee4:	2b3e      	cmp	r3, #62	@ 0x3e
 8012ee6:	d923      	bls.n	8012f30 <USB_EPStartXfer+0x1628>
 8012ee8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8012eec:	095b      	lsrs	r3, r3, #5
 8012eee:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8012ef2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8012ef6:	f003 031f 	and.w	r3, r3, #31
 8012efa:	2b00      	cmp	r3, #0
 8012efc:	d104      	bne.n	8012f08 <USB_EPStartXfer+0x1600>
 8012efe:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8012f02:	3b01      	subs	r3, #1
 8012f04:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8012f08:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8012f0c:	881b      	ldrh	r3, [r3, #0]
 8012f0e:	b29a      	uxth	r2, r3
 8012f10:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8012f14:	b29b      	uxth	r3, r3
 8012f16:	029b      	lsls	r3, r3, #10
 8012f18:	b29b      	uxth	r3, r3
 8012f1a:	4313      	orrs	r3, r2
 8012f1c:	b29b      	uxth	r3, r3
 8012f1e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8012f22:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8012f26:	b29a      	uxth	r2, r3
 8012f28:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8012f2c:	801a      	strh	r2, [r3, #0]
 8012f2e:	e05c      	b.n	8012fea <USB_EPStartXfer+0x16e2>
 8012f30:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8012f34:	2b00      	cmp	r3, #0
 8012f36:	d10c      	bne.n	8012f52 <USB_EPStartXfer+0x164a>
 8012f38:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8012f3c:	881b      	ldrh	r3, [r3, #0]
 8012f3e:	b29b      	uxth	r3, r3
 8012f40:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8012f44:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8012f48:	b29a      	uxth	r2, r3
 8012f4a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8012f4e:	801a      	strh	r2, [r3, #0]
 8012f50:	e04b      	b.n	8012fea <USB_EPStartXfer+0x16e2>
 8012f52:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8012f56:	085b      	lsrs	r3, r3, #1
 8012f58:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8012f5c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8012f60:	f003 0301 	and.w	r3, r3, #1
 8012f64:	2b00      	cmp	r3, #0
 8012f66:	d004      	beq.n	8012f72 <USB_EPStartXfer+0x166a>
 8012f68:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8012f6c:	3301      	adds	r3, #1
 8012f6e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8012f72:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8012f76:	881b      	ldrh	r3, [r3, #0]
 8012f78:	b29a      	uxth	r2, r3
 8012f7a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8012f7e:	b29b      	uxth	r3, r3
 8012f80:	029b      	lsls	r3, r3, #10
 8012f82:	b29b      	uxth	r3, r3
 8012f84:	4313      	orrs	r3, r2
 8012f86:	b29a      	uxth	r2, r3
 8012f88:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8012f8c:	801a      	strh	r2, [r3, #0]
 8012f8e:	e02c      	b.n	8012fea <USB_EPStartXfer+0x16e2>
 8012f90:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8012f94:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8012f98:	681b      	ldr	r3, [r3, #0]
 8012f9a:	785b      	ldrb	r3, [r3, #1]
 8012f9c:	2b01      	cmp	r3, #1
 8012f9e:	d124      	bne.n	8012fea <USB_EPStartXfer+0x16e2>
 8012fa0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8012fa4:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8012fa8:	681b      	ldr	r3, [r3, #0]
 8012faa:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8012fae:	b29b      	uxth	r3, r3
 8012fb0:	461a      	mov	r2, r3
 8012fb2:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8012fb6:	4413      	add	r3, r2
 8012fb8:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8012fbc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8012fc0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8012fc4:	681b      	ldr	r3, [r3, #0]
 8012fc6:	781b      	ldrb	r3, [r3, #0]
 8012fc8:	011a      	lsls	r2, r3, #4
 8012fca:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8012fce:	4413      	add	r3, r2
 8012fd0:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8012fd4:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8012fd8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8012fdc:	b29a      	uxth	r2, r3
 8012fde:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8012fe2:	801a      	strh	r2, [r3, #0]
 8012fe4:	e001      	b.n	8012fea <USB_EPStartXfer+0x16e2>
      }
      else
      {
        return HAL_ERROR;
 8012fe6:	2301      	movs	r3, #1
 8012fe8:	e03a      	b.n	8013060 <USB_EPStartXfer+0x1758>
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8012fea:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8012fee:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8012ff2:	681a      	ldr	r2, [r3, #0]
 8012ff4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8012ff8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8012ffc:	681b      	ldr	r3, [r3, #0]
 8012ffe:	781b      	ldrb	r3, [r3, #0]
 8013000:	009b      	lsls	r3, r3, #2
 8013002:	4413      	add	r3, r2
 8013004:	881b      	ldrh	r3, [r3, #0]
 8013006:	b29b      	uxth	r3, r3
 8013008:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 801300c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8013010:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 8013014:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 8013018:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 801301c:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 8013020:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 8013024:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8013028:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 801302c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8013030:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8013034:	681a      	ldr	r2, [r3, #0]
 8013036:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 801303a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 801303e:	681b      	ldr	r3, [r3, #0]
 8013040:	781b      	ldrb	r3, [r3, #0]
 8013042:	009b      	lsls	r3, r3, #2
 8013044:	441a      	add	r2, r3
 8013046:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 801304a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 801304e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8013052:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8013056:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801305a:	b29b      	uxth	r3, r3
 801305c:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 801305e:	2300      	movs	r3, #0
}
 8013060:	4618      	mov	r0, r3
 8013062:	f507 7784 	add.w	r7, r7, #264	@ 0x108
 8013066:	46bd      	mov	sp, r7
 8013068:	bd80      	pop	{r7, pc}

0801306a <USB_EPSetStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 801306a:	b480      	push	{r7}
 801306c:	b085      	sub	sp, #20
 801306e:	af00      	add	r7, sp, #0
 8013070:	6078      	str	r0, [r7, #4]
 8013072:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 8013074:	683b      	ldr	r3, [r7, #0]
 8013076:	785b      	ldrb	r3, [r3, #1]
 8013078:	2b00      	cmp	r3, #0
 801307a:	d020      	beq.n	80130be <USB_EPSetStall+0x54>
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 801307c:	687a      	ldr	r2, [r7, #4]
 801307e:	683b      	ldr	r3, [r7, #0]
 8013080:	781b      	ldrb	r3, [r3, #0]
 8013082:	009b      	lsls	r3, r3, #2
 8013084:	4413      	add	r3, r2
 8013086:	881b      	ldrh	r3, [r3, #0]
 8013088:	b29b      	uxth	r3, r3
 801308a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 801308e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8013092:	81bb      	strh	r3, [r7, #12]
 8013094:	89bb      	ldrh	r3, [r7, #12]
 8013096:	f083 0310 	eor.w	r3, r3, #16
 801309a:	81bb      	strh	r3, [r7, #12]
 801309c:	687a      	ldr	r2, [r7, #4]
 801309e:	683b      	ldr	r3, [r7, #0]
 80130a0:	781b      	ldrb	r3, [r3, #0]
 80130a2:	009b      	lsls	r3, r3, #2
 80130a4:	441a      	add	r2, r3
 80130a6:	89bb      	ldrh	r3, [r7, #12]
 80130a8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80130ac:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80130b0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80130b4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80130b8:	b29b      	uxth	r3, r3
 80130ba:	8013      	strh	r3, [r2, #0]
 80130bc:	e01f      	b.n	80130fe <USB_EPSetStall+0x94>
  }
  else
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 80130be:	687a      	ldr	r2, [r7, #4]
 80130c0:	683b      	ldr	r3, [r7, #0]
 80130c2:	781b      	ldrb	r3, [r3, #0]
 80130c4:	009b      	lsls	r3, r3, #2
 80130c6:	4413      	add	r3, r2
 80130c8:	881b      	ldrh	r3, [r3, #0]
 80130ca:	b29b      	uxth	r3, r3
 80130cc:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80130d0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80130d4:	81fb      	strh	r3, [r7, #14]
 80130d6:	89fb      	ldrh	r3, [r7, #14]
 80130d8:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 80130dc:	81fb      	strh	r3, [r7, #14]
 80130de:	687a      	ldr	r2, [r7, #4]
 80130e0:	683b      	ldr	r3, [r7, #0]
 80130e2:	781b      	ldrb	r3, [r3, #0]
 80130e4:	009b      	lsls	r3, r3, #2
 80130e6:	441a      	add	r2, r3
 80130e8:	89fb      	ldrh	r3, [r7, #14]
 80130ea:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80130ee:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80130f2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80130f6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80130fa:	b29b      	uxth	r3, r3
 80130fc:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 80130fe:	2300      	movs	r3, #0
}
 8013100:	4618      	mov	r0, r3
 8013102:	3714      	adds	r7, #20
 8013104:	46bd      	mov	sp, r7
 8013106:	bc80      	pop	{r7}
 8013108:	4770      	bx	lr

0801310a <USB_EPClearStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 801310a:	b480      	push	{r7}
 801310c:	b087      	sub	sp, #28
 801310e:	af00      	add	r7, sp, #0
 8013110:	6078      	str	r0, [r7, #4]
 8013112:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 8013114:	683b      	ldr	r3, [r7, #0]
 8013116:	7b1b      	ldrb	r3, [r3, #12]
 8013118:	2b00      	cmp	r3, #0
 801311a:	f040 809d 	bne.w	8013258 <USB_EPClearStall+0x14e>
  {
    if (ep->is_in != 0U)
 801311e:	683b      	ldr	r3, [r7, #0]
 8013120:	785b      	ldrb	r3, [r3, #1]
 8013122:	2b00      	cmp	r3, #0
 8013124:	d04c      	beq.n	80131c0 <USB_EPClearStall+0xb6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8013126:	687a      	ldr	r2, [r7, #4]
 8013128:	683b      	ldr	r3, [r7, #0]
 801312a:	781b      	ldrb	r3, [r3, #0]
 801312c:	009b      	lsls	r3, r3, #2
 801312e:	4413      	add	r3, r2
 8013130:	881b      	ldrh	r3, [r3, #0]
 8013132:	823b      	strh	r3, [r7, #16]
 8013134:	8a3b      	ldrh	r3, [r7, #16]
 8013136:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 801313a:	2b00      	cmp	r3, #0
 801313c:	d01b      	beq.n	8013176 <USB_EPClearStall+0x6c>
 801313e:	687a      	ldr	r2, [r7, #4]
 8013140:	683b      	ldr	r3, [r7, #0]
 8013142:	781b      	ldrb	r3, [r3, #0]
 8013144:	009b      	lsls	r3, r3, #2
 8013146:	4413      	add	r3, r2
 8013148:	881b      	ldrh	r3, [r3, #0]
 801314a:	b29b      	uxth	r3, r3
 801314c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8013150:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8013154:	81fb      	strh	r3, [r7, #14]
 8013156:	687a      	ldr	r2, [r7, #4]
 8013158:	683b      	ldr	r3, [r7, #0]
 801315a:	781b      	ldrb	r3, [r3, #0]
 801315c:	009b      	lsls	r3, r3, #2
 801315e:	441a      	add	r2, r3
 8013160:	89fb      	ldrh	r3, [r7, #14]
 8013162:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8013166:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 801316a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 801316e:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8013172:	b29b      	uxth	r3, r3
 8013174:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8013176:	683b      	ldr	r3, [r7, #0]
 8013178:	78db      	ldrb	r3, [r3, #3]
 801317a:	2b01      	cmp	r3, #1
 801317c:	d06c      	beq.n	8013258 <USB_EPClearStall+0x14e>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 801317e:	687a      	ldr	r2, [r7, #4]
 8013180:	683b      	ldr	r3, [r7, #0]
 8013182:	781b      	ldrb	r3, [r3, #0]
 8013184:	009b      	lsls	r3, r3, #2
 8013186:	4413      	add	r3, r2
 8013188:	881b      	ldrh	r3, [r3, #0]
 801318a:	b29b      	uxth	r3, r3
 801318c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8013190:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8013194:	81bb      	strh	r3, [r7, #12]
 8013196:	89bb      	ldrh	r3, [r7, #12]
 8013198:	f083 0320 	eor.w	r3, r3, #32
 801319c:	81bb      	strh	r3, [r7, #12]
 801319e:	687a      	ldr	r2, [r7, #4]
 80131a0:	683b      	ldr	r3, [r7, #0]
 80131a2:	781b      	ldrb	r3, [r3, #0]
 80131a4:	009b      	lsls	r3, r3, #2
 80131a6:	441a      	add	r2, r3
 80131a8:	89bb      	ldrh	r3, [r7, #12]
 80131aa:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80131ae:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80131b2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80131b6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80131ba:	b29b      	uxth	r3, r3
 80131bc:	8013      	strh	r3, [r2, #0]
 80131be:	e04b      	b.n	8013258 <USB_EPClearStall+0x14e>
      }
    }
    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80131c0:	687a      	ldr	r2, [r7, #4]
 80131c2:	683b      	ldr	r3, [r7, #0]
 80131c4:	781b      	ldrb	r3, [r3, #0]
 80131c6:	009b      	lsls	r3, r3, #2
 80131c8:	4413      	add	r3, r2
 80131ca:	881b      	ldrh	r3, [r3, #0]
 80131cc:	82fb      	strh	r3, [r7, #22]
 80131ce:	8afb      	ldrh	r3, [r7, #22]
 80131d0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80131d4:	2b00      	cmp	r3, #0
 80131d6:	d01b      	beq.n	8013210 <USB_EPClearStall+0x106>
 80131d8:	687a      	ldr	r2, [r7, #4]
 80131da:	683b      	ldr	r3, [r7, #0]
 80131dc:	781b      	ldrb	r3, [r3, #0]
 80131de:	009b      	lsls	r3, r3, #2
 80131e0:	4413      	add	r3, r2
 80131e2:	881b      	ldrh	r3, [r3, #0]
 80131e4:	b29b      	uxth	r3, r3
 80131e6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80131ea:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80131ee:	82bb      	strh	r3, [r7, #20]
 80131f0:	687a      	ldr	r2, [r7, #4]
 80131f2:	683b      	ldr	r3, [r7, #0]
 80131f4:	781b      	ldrb	r3, [r3, #0]
 80131f6:	009b      	lsls	r3, r3, #2
 80131f8:	441a      	add	r2, r3
 80131fa:	8abb      	ldrh	r3, [r7, #20]
 80131fc:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8013200:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8013204:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8013208:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801320c:	b29b      	uxth	r3, r3
 801320e:	8013      	strh	r3, [r2, #0]

      /* Configure VALID status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8013210:	687a      	ldr	r2, [r7, #4]
 8013212:	683b      	ldr	r3, [r7, #0]
 8013214:	781b      	ldrb	r3, [r3, #0]
 8013216:	009b      	lsls	r3, r3, #2
 8013218:	4413      	add	r3, r2
 801321a:	881b      	ldrh	r3, [r3, #0]
 801321c:	b29b      	uxth	r3, r3
 801321e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8013222:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8013226:	827b      	strh	r3, [r7, #18]
 8013228:	8a7b      	ldrh	r3, [r7, #18]
 801322a:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 801322e:	827b      	strh	r3, [r7, #18]
 8013230:	8a7b      	ldrh	r3, [r7, #18]
 8013232:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8013236:	827b      	strh	r3, [r7, #18]
 8013238:	687a      	ldr	r2, [r7, #4]
 801323a:	683b      	ldr	r3, [r7, #0]
 801323c:	781b      	ldrb	r3, [r3, #0]
 801323e:	009b      	lsls	r3, r3, #2
 8013240:	441a      	add	r2, r3
 8013242:	8a7b      	ldrh	r3, [r7, #18]
 8013244:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8013248:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 801324c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8013250:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8013254:	b29b      	uxth	r3, r3
 8013256:	8013      	strh	r3, [r2, #0]
    }
  }

  return HAL_OK;
 8013258:	2300      	movs	r3, #0
}
 801325a:	4618      	mov	r0, r3
 801325c:	371c      	adds	r7, #28
 801325e:	46bd      	mov	sp, r7
 8013260:	bc80      	pop	{r7}
 8013262:	4770      	bx	lr

08013264 <USB_SetDevAddress>:
  * @param  address new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_TypeDef *USBx, uint8_t address)
{
 8013264:	b480      	push	{r7}
 8013266:	b083      	sub	sp, #12
 8013268:	af00      	add	r7, sp, #0
 801326a:	6078      	str	r0, [r7, #4]
 801326c:	460b      	mov	r3, r1
 801326e:	70fb      	strb	r3, [r7, #3]
  if (address == 0U)
 8013270:	78fb      	ldrb	r3, [r7, #3]
 8013272:	2b00      	cmp	r3, #0
 8013274:	d103      	bne.n	801327e <USB_SetDevAddress+0x1a>
  {
    /* set device address and enable function */
    USBx->DADDR = (uint16_t)USB_DADDR_EF;
 8013276:	687b      	ldr	r3, [r7, #4]
 8013278:	2280      	movs	r2, #128	@ 0x80
 801327a:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
  }

  return HAL_OK;
 801327e:	2300      	movs	r3, #0
}
 8013280:	4618      	mov	r0, r3
 8013282:	370c      	adds	r7, #12
 8013284:	46bd      	mov	sp, r7
 8013286:	bc80      	pop	{r7}
 8013288:	4770      	bx	lr

0801328a <USB_DevConnect>:
  * @brief  USB_DevConnect Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_TypeDef *USBx)
{
 801328a:	b480      	push	{r7}
 801328c:	b083      	sub	sp, #12
 801328e:	af00      	add	r7, sp, #0
 8013290:	6078      	str	r0, [r7, #4]
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 8013292:	2300      	movs	r3, #0
}
 8013294:	4618      	mov	r0, r3
 8013296:	370c      	adds	r7, #12
 8013298:	46bd      	mov	sp, r7
 801329a:	bc80      	pop	{r7}
 801329c:	4770      	bx	lr

0801329e <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect Disconnect the USB device by disabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_TypeDef *USBx)
{
 801329e:	b480      	push	{r7}
 80132a0:	b083      	sub	sp, #12
 80132a2:	af00      	add	r7, sp, #0
 80132a4:	6078      	str	r0, [r7, #4]
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 80132a6:	2300      	movs	r3, #0
}
 80132a8:	4618      	mov	r0, r3
 80132aa:	370c      	adds	r7, #12
 80132ac:	46bd      	mov	sp, r7
 80132ae:	bc80      	pop	{r7}
 80132b0:	4770      	bx	lr

080132b2 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts return the global USB interrupt status
  * @param  USBx Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_TypeDef const *USBx)
{
 80132b2:	b480      	push	{r7}
 80132b4:	b085      	sub	sp, #20
 80132b6:	af00      	add	r7, sp, #0
 80132b8:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 80132ba:	687b      	ldr	r3, [r7, #4]
 80132bc:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80132c0:	b29b      	uxth	r3, r3
 80132c2:	60fb      	str	r3, [r7, #12]
  return tmpreg;
 80132c4:	68fb      	ldr	r3, [r7, #12]
}
 80132c6:	4618      	mov	r0, r3
 80132c8:	3714      	adds	r7, #20
 80132ca:	46bd      	mov	sp, r7
 80132cc:	bc80      	pop	{r7}
 80132ce:	4770      	bx	lr

080132d0 <USB_EP0_OutStart>:
  * @param  USBx Selected device
  * @param  psetup pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_TypeDef *USBx, uint8_t *psetup)
{
 80132d0:	b480      	push	{r7}
 80132d2:	b083      	sub	sp, #12
 80132d4:	af00      	add	r7, sp, #0
 80132d6:	6078      	str	r0, [r7, #4]
 80132d8:	6039      	str	r1, [r7, #0]
  UNUSED(psetup);
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
 80132da:	2300      	movs	r3, #0
}
 80132dc:	4618      	mov	r0, r3
 80132de:	370c      	adds	r7, #12
 80132e0:	46bd      	mov	sp, r7
 80132e2:	bc80      	pop	{r7}
 80132e4:	4770      	bx	lr

080132e6 <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 80132e6:	b480      	push	{r7}
 80132e8:	b08b      	sub	sp, #44	@ 0x2c
 80132ea:	af00      	add	r7, sp, #0
 80132ec:	60f8      	str	r0, [r7, #12]
 80132ee:	60b9      	str	r1, [r7, #8]
 80132f0:	4611      	mov	r1, r2
 80132f2:	461a      	mov	r2, r3
 80132f4:	460b      	mov	r3, r1
 80132f6:	80fb      	strh	r3, [r7, #6]
 80132f8:	4613      	mov	r3, r2
 80132fa:	80bb      	strh	r3, [r7, #4]
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 80132fc:	88bb      	ldrh	r3, [r7, #4]
 80132fe:	3301      	adds	r3, #1
 8013300:	085b      	lsrs	r3, r3, #1
 8013302:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 8013304:	68fb      	ldr	r3, [r7, #12]
 8013306:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint16_t WrVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 8013308:	68bb      	ldr	r3, [r7, #8]
 801330a:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 801330c:	88fb      	ldrh	r3, [r7, #6]
 801330e:	005a      	lsls	r2, r3, #1
 8013310:	697b      	ldr	r3, [r7, #20]
 8013312:	4413      	add	r3, r2
 8013314:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8013318:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 801331a:	69bb      	ldr	r3, [r7, #24]
 801331c:	627b      	str	r3, [r7, #36]	@ 0x24
 801331e:	e01f      	b.n	8013360 <USB_WritePMA+0x7a>
  {
    WrVal = pBuf[0];
 8013320:	69fb      	ldr	r3, [r7, #28]
 8013322:	781b      	ldrb	r3, [r3, #0]
 8013324:	827b      	strh	r3, [r7, #18]
    WrVal |= (uint16_t)pBuf[1] << 8;
 8013326:	69fb      	ldr	r3, [r7, #28]
 8013328:	3301      	adds	r3, #1
 801332a:	781b      	ldrb	r3, [r3, #0]
 801332c:	b21b      	sxth	r3, r3
 801332e:	021b      	lsls	r3, r3, #8
 8013330:	b21a      	sxth	r2, r3
 8013332:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8013336:	4313      	orrs	r3, r2
 8013338:	b21b      	sxth	r3, r3
 801333a:	827b      	strh	r3, [r7, #18]
    *pdwVal = (WrVal & 0xFFFFU);
 801333c:	6a3b      	ldr	r3, [r7, #32]
 801333e:	8a7a      	ldrh	r2, [r7, #18]
 8013340:	801a      	strh	r2, [r3, #0]
    pdwVal++;
 8013342:	6a3b      	ldr	r3, [r7, #32]
 8013344:	3302      	adds	r3, #2
 8013346:	623b      	str	r3, [r7, #32]

#if PMA_ACCESS > 1U
    pdwVal++;
 8013348:	6a3b      	ldr	r3, [r7, #32]
 801334a:	3302      	adds	r3, #2
 801334c:	623b      	str	r3, [r7, #32]
#endif /* PMA_ACCESS */

    pBuf++;
 801334e:	69fb      	ldr	r3, [r7, #28]
 8013350:	3301      	adds	r3, #1
 8013352:	61fb      	str	r3, [r7, #28]
    pBuf++;
 8013354:	69fb      	ldr	r3, [r7, #28]
 8013356:	3301      	adds	r3, #1
 8013358:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 801335a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801335c:	3b01      	subs	r3, #1
 801335e:	627b      	str	r3, [r7, #36]	@ 0x24
 8013360:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013362:	2b00      	cmp	r3, #0
 8013364:	d1dc      	bne.n	8013320 <USB_WritePMA+0x3a>
  }
}
 8013366:	bf00      	nop
 8013368:	bf00      	nop
 801336a:	372c      	adds	r7, #44	@ 0x2c
 801336c:	46bd      	mov	sp, r7
 801336e:	bc80      	pop	{r7}
 8013370:	4770      	bx	lr

08013372 <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 8013372:	b480      	push	{r7}
 8013374:	b08b      	sub	sp, #44	@ 0x2c
 8013376:	af00      	add	r7, sp, #0
 8013378:	60f8      	str	r0, [r7, #12]
 801337a:	60b9      	str	r1, [r7, #8]
 801337c:	4611      	mov	r1, r2
 801337e:	461a      	mov	r2, r3
 8013380:	460b      	mov	r3, r1
 8013382:	80fb      	strh	r3, [r7, #6]
 8013384:	4613      	mov	r3, r2
 8013386:	80bb      	strh	r3, [r7, #4]
  uint32_t n = (uint32_t)wNBytes >> 1;
 8013388:	88bb      	ldrh	r3, [r7, #4]
 801338a:	085b      	lsrs	r3, r3, #1
 801338c:	b29b      	uxth	r3, r3
 801338e:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 8013390:	68fb      	ldr	r3, [r7, #12]
 8013392:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint32_t RdVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 8013394:	68bb      	ldr	r3, [r7, #8]
 8013396:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8013398:	88fb      	ldrh	r3, [r7, #6]
 801339a:	005a      	lsls	r2, r3, #1
 801339c:	697b      	ldr	r3, [r7, #20]
 801339e:	4413      	add	r3, r2
 80133a0:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80133a4:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 80133a6:	69bb      	ldr	r3, [r7, #24]
 80133a8:	627b      	str	r3, [r7, #36]	@ 0x24
 80133aa:	e01b      	b.n	80133e4 <USB_ReadPMA+0x72>
  {
    RdVal = *(__IO uint16_t *)pdwVal;
 80133ac:	6a3b      	ldr	r3, [r7, #32]
 80133ae:	881b      	ldrh	r3, [r3, #0]
 80133b0:	b29b      	uxth	r3, r3
 80133b2:	613b      	str	r3, [r7, #16]
    pdwVal++;
 80133b4:	6a3b      	ldr	r3, [r7, #32]
 80133b6:	3302      	adds	r3, #2
 80133b8:	623b      	str	r3, [r7, #32]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 80133ba:	693b      	ldr	r3, [r7, #16]
 80133bc:	b2da      	uxtb	r2, r3
 80133be:	69fb      	ldr	r3, [r7, #28]
 80133c0:	701a      	strb	r2, [r3, #0]
    pBuf++;
 80133c2:	69fb      	ldr	r3, [r7, #28]
 80133c4:	3301      	adds	r3, #1
 80133c6:	61fb      	str	r3, [r7, #28]
    *pBuf = (uint8_t)((RdVal >> 8) & 0xFFU);
 80133c8:	693b      	ldr	r3, [r7, #16]
 80133ca:	0a1b      	lsrs	r3, r3, #8
 80133cc:	b2da      	uxtb	r2, r3
 80133ce:	69fb      	ldr	r3, [r7, #28]
 80133d0:	701a      	strb	r2, [r3, #0]
    pBuf++;
 80133d2:	69fb      	ldr	r3, [r7, #28]
 80133d4:	3301      	adds	r3, #1
 80133d6:	61fb      	str	r3, [r7, #28]

#if PMA_ACCESS > 1U
    pdwVal++;
 80133d8:	6a3b      	ldr	r3, [r7, #32]
 80133da:	3302      	adds	r3, #2
 80133dc:	623b      	str	r3, [r7, #32]
  for (count = n; count != 0U; count--)
 80133de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80133e0:	3b01      	subs	r3, #1
 80133e2:	627b      	str	r3, [r7, #36]	@ 0x24
 80133e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80133e6:	2b00      	cmp	r3, #0
 80133e8:	d1e0      	bne.n	80133ac <USB_ReadPMA+0x3a>
#endif /* PMA_ACCESS */
  }

  if ((wNBytes % 2U) != 0U)
 80133ea:	88bb      	ldrh	r3, [r7, #4]
 80133ec:	f003 0301 	and.w	r3, r3, #1
 80133f0:	b29b      	uxth	r3, r3
 80133f2:	2b00      	cmp	r3, #0
 80133f4:	d007      	beq.n	8013406 <USB_ReadPMA+0x94>
  {
    RdVal = *pdwVal;
 80133f6:	6a3b      	ldr	r3, [r7, #32]
 80133f8:	881b      	ldrh	r3, [r3, #0]
 80133fa:	b29b      	uxth	r3, r3
 80133fc:	613b      	str	r3, [r7, #16]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 80133fe:	693b      	ldr	r3, [r7, #16]
 8013400:	b2da      	uxtb	r2, r3
 8013402:	69fb      	ldr	r3, [r7, #28]
 8013404:	701a      	strb	r2, [r3, #0]
  }
}
 8013406:	bf00      	nop
 8013408:	372c      	adds	r7, #44	@ 0x2c
 801340a:	46bd      	mov	sp, r7
 801340c:	bc80      	pop	{r7}
 801340e:	4770      	bx	lr

08013410 <USBD_HID_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_HID_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8013410:	b580      	push	{r7, lr}
 8013412:	b082      	sub	sp, #8
 8013414:	af00      	add	r7, sp, #0
 8013416:	6078      	str	r0, [r7, #4]
 8013418:	460b      	mov	r3, r1
 801341a:	70fb      	strb	r3, [r7, #3]
  /* Open EP IN */
  USBD_LL_OpenEP(pdev, HID_EPIN_ADDR, USBD_EP_TYPE_INTR, HID_EPIN_SIZE);
 801341c:	230d      	movs	r3, #13
 801341e:	2203      	movs	r2, #3
 8013420:	2181      	movs	r1, #129	@ 0x81
 8013422:	6878      	ldr	r0, [r7, #4]
 8013424:	f001 fc7f 	bl	8014d26 <USBD_LL_OpenEP>
  pdev->ep_in[HID_EPIN_ADDR & 0xFU].is_used = 1U;
 8013428:	687b      	ldr	r3, [r7, #4]
 801342a:	2201      	movs	r2, #1
 801342c:	62da      	str	r2, [r3, #44]	@ 0x2c

  pdev->pClassData = USBD_malloc(sizeof(USBD_HID_HandleTypeDef));
 801342e:	2010      	movs	r0, #16
 8013430:	f001 fd8c 	bl	8014f4c <USBD_static_malloc>
 8013434:	4602      	mov	r2, r0
 8013436:	687b      	ldr	r3, [r7, #4]
 8013438:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8

  if (pdev->pClassData == NULL)
 801343c:	687b      	ldr	r3, [r7, #4]
 801343e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8013442:	2b00      	cmp	r3, #0
 8013444:	d101      	bne.n	801344a <USBD_HID_Init+0x3a>
  {
    return USBD_FAIL;
 8013446:	2302      	movs	r3, #2
 8013448:	e005      	b.n	8013456 <USBD_HID_Init+0x46>
  }

  ((USBD_HID_HandleTypeDef *)pdev->pClassData)->state = HID_IDLE;
 801344a:	687b      	ldr	r3, [r7, #4]
 801344c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8013450:	2200      	movs	r2, #0
 8013452:	731a      	strb	r2, [r3, #12]

  return USBD_OK;
 8013454:	2300      	movs	r3, #0
}
 8013456:	4618      	mov	r0, r3
 8013458:	3708      	adds	r7, #8
 801345a:	46bd      	mov	sp, r7
 801345c:	bd80      	pop	{r7, pc}

0801345e <USBD_HID_DeInit>:
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_HID_DeInit(USBD_HandleTypeDef *pdev,
                                uint8_t cfgidx)
{
 801345e:	b580      	push	{r7, lr}
 8013460:	b082      	sub	sp, #8
 8013462:	af00      	add	r7, sp, #0
 8013464:	6078      	str	r0, [r7, #4]
 8013466:	460b      	mov	r3, r1
 8013468:	70fb      	strb	r3, [r7, #3]
  /* Close HID EPs */
  USBD_LL_CloseEP(pdev, HID_EPIN_ADDR);
 801346a:	2181      	movs	r1, #129	@ 0x81
 801346c:	6878      	ldr	r0, [r7, #4]
 801346e:	f001 fc80 	bl	8014d72 <USBD_LL_CloseEP>
  pdev->ep_in[HID_EPIN_ADDR & 0xFU].is_used = 0U;
 8013472:	687b      	ldr	r3, [r7, #4]
 8013474:	2200      	movs	r2, #0
 8013476:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* FRee allocated memory */
  if (pdev->pClassData != NULL)
 8013478:	687b      	ldr	r3, [r7, #4]
 801347a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 801347e:	2b00      	cmp	r3, #0
 8013480:	d009      	beq.n	8013496 <USBD_HID_DeInit+0x38>
  {
    USBD_free(pdev->pClassData);
 8013482:	687b      	ldr	r3, [r7, #4]
 8013484:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8013488:	4618      	mov	r0, r3
 801348a:	f001 fd6b 	bl	8014f64 <USBD_static_free>
    pdev->pClassData = NULL;
 801348e:	687b      	ldr	r3, [r7, #4]
 8013490:	2200      	movs	r2, #0
 8013492:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  }

  return USBD_OK;
 8013496:	2300      	movs	r3, #0
}
 8013498:	4618      	mov	r0, r3
 801349a:	3708      	adds	r7, #8
 801349c:	46bd      	mov	sp, r7
 801349e:	bd80      	pop	{r7, pc}

080134a0 <USBD_HID_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t  USBD_HID_Setup(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 80134a0:	b580      	push	{r7, lr}
 80134a2:	b088      	sub	sp, #32
 80134a4:	af00      	add	r7, sp, #0
 80134a6:	6078      	str	r0, [r7, #4]
 80134a8:	6039      	str	r1, [r7, #0]
  USBD_HID_HandleTypeDef *hhid = (USBD_HID_HandleTypeDef *) pdev->pClassData;
 80134aa:	687b      	ldr	r3, [r7, #4]
 80134ac:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80134b0:	613b      	str	r3, [r7, #16]
  uint16_t len = 0U;
 80134b2:	2300      	movs	r3, #0
 80134b4:	83fb      	strh	r3, [r7, #30]
  uint8_t *pbuf = NULL;
 80134b6:	2300      	movs	r3, #0
 80134b8:	61bb      	str	r3, [r7, #24]
  uint16_t status_info = 0U;
 80134ba:	2300      	movs	r3, #0
 80134bc:	81fb      	strh	r3, [r7, #14]
  USBD_StatusTypeDef ret = USBD_OK;
 80134be:	2300      	movs	r3, #0
 80134c0:	75fb      	strb	r3, [r7, #23]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80134c2:	683b      	ldr	r3, [r7, #0]
 80134c4:	781b      	ldrb	r3, [r3, #0]
 80134c6:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80134ca:	2b00      	cmp	r3, #0
 80134cc:	d045      	beq.n	801355a <USBD_HID_Setup+0xba>
 80134ce:	2b20      	cmp	r3, #32
 80134d0:	f040 80d3 	bne.w	801367a <USBD_HID_Setup+0x1da>
  {
    case USB_REQ_TYPE_CLASS :
      switch (req->bRequest)
 80134d4:	683b      	ldr	r3, [r7, #0]
 80134d6:	785b      	ldrb	r3, [r3, #1]
 80134d8:	3b02      	subs	r3, #2
 80134da:	2b09      	cmp	r3, #9
 80134dc:	d835      	bhi.n	801354a <USBD_HID_Setup+0xaa>
 80134de:	a201      	add	r2, pc, #4	@ (adr r2, 80134e4 <USBD_HID_Setup+0x44>)
 80134e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80134e4:	0801353b 	.word	0x0801353b
 80134e8:	0801351b 	.word	0x0801351b
 80134ec:	0801354b 	.word	0x0801354b
 80134f0:	0801354b 	.word	0x0801354b
 80134f4:	0801354b 	.word	0x0801354b
 80134f8:	0801354b 	.word	0x0801354b
 80134fc:	0801354b 	.word	0x0801354b
 8013500:	0801354b 	.word	0x0801354b
 8013504:	08013529 	.word	0x08013529
 8013508:	0801350d 	.word	0x0801350d
      {
        case HID_REQ_SET_PROTOCOL:
          hhid->Protocol = (uint8_t)(req->wValue);
 801350c:	683b      	ldr	r3, [r7, #0]
 801350e:	885b      	ldrh	r3, [r3, #2]
 8013510:	b2db      	uxtb	r3, r3
 8013512:	461a      	mov	r2, r3
 8013514:	693b      	ldr	r3, [r7, #16]
 8013516:	601a      	str	r2, [r3, #0]
          break;
 8013518:	e01e      	b.n	8013558 <USBD_HID_Setup+0xb8>

        case HID_REQ_GET_PROTOCOL:
          USBD_CtlSendData(pdev, (uint8_t *)(void *)&hhid->Protocol, 1U);
 801351a:	693b      	ldr	r3, [r7, #16]
 801351c:	2201      	movs	r2, #1
 801351e:	4619      	mov	r1, r3
 8013520:	6878      	ldr	r0, [r7, #4]
 8013522:	f001 f941 	bl	80147a8 <USBD_CtlSendData>
          break;
 8013526:	e017      	b.n	8013558 <USBD_HID_Setup+0xb8>

        case HID_REQ_SET_IDLE:
          hhid->IdleState = (uint8_t)(req->wValue >> 8);
 8013528:	683b      	ldr	r3, [r7, #0]
 801352a:	885b      	ldrh	r3, [r3, #2]
 801352c:	0a1b      	lsrs	r3, r3, #8
 801352e:	b29b      	uxth	r3, r3
 8013530:	b2db      	uxtb	r3, r3
 8013532:	461a      	mov	r2, r3
 8013534:	693b      	ldr	r3, [r7, #16]
 8013536:	605a      	str	r2, [r3, #4]
          break;
 8013538:	e00e      	b.n	8013558 <USBD_HID_Setup+0xb8>

        case HID_REQ_GET_IDLE:
          USBD_CtlSendData(pdev, (uint8_t *)(void *)&hhid->IdleState, 1U);
 801353a:	693b      	ldr	r3, [r7, #16]
 801353c:	3304      	adds	r3, #4
 801353e:	2201      	movs	r2, #1
 8013540:	4619      	mov	r1, r3
 8013542:	6878      	ldr	r0, [r7, #4]
 8013544:	f001 f930 	bl	80147a8 <USBD_CtlSendData>
          break;
 8013548:	e006      	b.n	8013558 <USBD_HID_Setup+0xb8>

        default:
          USBD_CtlError(pdev, req);
 801354a:	6839      	ldr	r1, [r7, #0]
 801354c:	6878      	ldr	r0, [r7, #4]
 801354e:	f001 f8c1 	bl	80146d4 <USBD_CtlError>
          ret = USBD_FAIL;
 8013552:	2302      	movs	r3, #2
 8013554:	75fb      	strb	r3, [r7, #23]
          break;
 8013556:	bf00      	nop
      }
      break;
 8013558:	e096      	b.n	8013688 <USBD_HID_Setup+0x1e8>
    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 801355a:	683b      	ldr	r3, [r7, #0]
 801355c:	785b      	ldrb	r3, [r3, #1]
 801355e:	2b0b      	cmp	r3, #11
 8013560:	f200 8083 	bhi.w	801366a <USBD_HID_Setup+0x1ca>
 8013564:	a201      	add	r2, pc, #4	@ (adr r2, 801356c <USBD_HID_Setup+0xcc>)
 8013566:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801356a:	bf00      	nop
 801356c:	0801359d 	.word	0x0801359d
 8013570:	0801366b 	.word	0x0801366b
 8013574:	0801366b 	.word	0x0801366b
 8013578:	0801366b 	.word	0x0801366b
 801357c:	0801366b 	.word	0x0801366b
 8013580:	0801366b 	.word	0x0801366b
 8013584:	080135c5 	.word	0x080135c5
 8013588:	0801366b 	.word	0x0801366b
 801358c:	0801366b 	.word	0x0801366b
 8013590:	0801366b 	.word	0x0801366b
 8013594:	0801361d 	.word	0x0801361d
 8013598:	08013645 	.word	0x08013645
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801359c:	687b      	ldr	r3, [r7, #4]
 801359e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80135a2:	2b03      	cmp	r3, #3
 80135a4:	d107      	bne.n	80135b6 <USBD_HID_Setup+0x116>
          {
            USBD_CtlSendData(pdev, (uint8_t *)(void *)&status_info, 2U);
 80135a6:	f107 030e 	add.w	r3, r7, #14
 80135aa:	2202      	movs	r2, #2
 80135ac:	4619      	mov	r1, r3
 80135ae:	6878      	ldr	r0, [r7, #4]
 80135b0:	f001 f8fa 	bl	80147a8 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 80135b4:	e060      	b.n	8013678 <USBD_HID_Setup+0x1d8>
            USBD_CtlError(pdev, req);
 80135b6:	6839      	ldr	r1, [r7, #0]
 80135b8:	6878      	ldr	r0, [r7, #4]
 80135ba:	f001 f88b 	bl	80146d4 <USBD_CtlError>
            ret = USBD_FAIL;
 80135be:	2302      	movs	r3, #2
 80135c0:	75fb      	strb	r3, [r7, #23]
          break;
 80135c2:	e059      	b.n	8013678 <USBD_HID_Setup+0x1d8>

        case USB_REQ_GET_DESCRIPTOR:
          if (req->wValue >> 8 == HID_REPORT_DESC)
 80135c4:	683b      	ldr	r3, [r7, #0]
 80135c6:	885b      	ldrh	r3, [r3, #2]
 80135c8:	0a1b      	lsrs	r3, r3, #8
 80135ca:	b29b      	uxth	r3, r3
 80135cc:	2b22      	cmp	r3, #34	@ 0x22
 80135ce:	d108      	bne.n	80135e2 <USBD_HID_Setup+0x142>
          {
            len = MIN(HID_MOUSE_REPORT_DESC_SIZE, req->wLength);
 80135d0:	683b      	ldr	r3, [r7, #0]
 80135d2:	88db      	ldrh	r3, [r3, #6]
 80135d4:	2b48      	cmp	r3, #72	@ 0x48
 80135d6:	bf28      	it	cs
 80135d8:	2348      	movcs	r3, #72	@ 0x48
 80135da:	83fb      	strh	r3, [r7, #30]
            pbuf = HID_MOUSE_ReportDesc;
 80135dc:	4b2d      	ldr	r3, [pc, #180]	@ (8013694 <USBD_HID_Setup+0x1f4>)
 80135de:	61bb      	str	r3, [r7, #24]
 80135e0:	e015      	b.n	801360e <USBD_HID_Setup+0x16e>
          }
          else if (req->wValue >> 8 == HID_DESCRIPTOR_TYPE)
 80135e2:	683b      	ldr	r3, [r7, #0]
 80135e4:	885b      	ldrh	r3, [r3, #2]
 80135e6:	0a1b      	lsrs	r3, r3, #8
 80135e8:	b29b      	uxth	r3, r3
 80135ea:	2b21      	cmp	r3, #33	@ 0x21
 80135ec:	d108      	bne.n	8013600 <USBD_HID_Setup+0x160>
          {
            pbuf = USBD_HID_Desc;
 80135ee:	4b2a      	ldr	r3, [pc, #168]	@ (8013698 <USBD_HID_Setup+0x1f8>)
 80135f0:	61bb      	str	r3, [r7, #24]
            len = MIN(USB_HID_DESC_SIZ, req->wLength);
 80135f2:	683b      	ldr	r3, [r7, #0]
 80135f4:	88db      	ldrh	r3, [r3, #6]
 80135f6:	2b09      	cmp	r3, #9
 80135f8:	bf28      	it	cs
 80135fa:	2309      	movcs	r3, #9
 80135fc:	83fb      	strh	r3, [r7, #30]
 80135fe:	e006      	b.n	801360e <USBD_HID_Setup+0x16e>
          }
          else
          {
            USBD_CtlError(pdev, req);
 8013600:	6839      	ldr	r1, [r7, #0]
 8013602:	6878      	ldr	r0, [r7, #4]
 8013604:	f001 f866 	bl	80146d4 <USBD_CtlError>
            ret = USBD_FAIL;
 8013608:	2302      	movs	r3, #2
 801360a:	75fb      	strb	r3, [r7, #23]
            break;
 801360c:	e034      	b.n	8013678 <USBD_HID_Setup+0x1d8>
          }
          USBD_CtlSendData(pdev, pbuf, len);
 801360e:	8bfb      	ldrh	r3, [r7, #30]
 8013610:	461a      	mov	r2, r3
 8013612:	69b9      	ldr	r1, [r7, #24]
 8013614:	6878      	ldr	r0, [r7, #4]
 8013616:	f001 f8c7 	bl	80147a8 <USBD_CtlSendData>
          break;
 801361a:	e02d      	b.n	8013678 <USBD_HID_Setup+0x1d8>

        case USB_REQ_GET_INTERFACE :
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801361c:	687b      	ldr	r3, [r7, #4]
 801361e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8013622:	2b03      	cmp	r3, #3
 8013624:	d107      	bne.n	8013636 <USBD_HID_Setup+0x196>
          {
            USBD_CtlSendData(pdev, (uint8_t *)(void *)&hhid->AltSetting, 1U);
 8013626:	693b      	ldr	r3, [r7, #16]
 8013628:	3308      	adds	r3, #8
 801362a:	2201      	movs	r2, #1
 801362c:	4619      	mov	r1, r3
 801362e:	6878      	ldr	r0, [r7, #4]
 8013630:	f001 f8ba 	bl	80147a8 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8013634:	e020      	b.n	8013678 <USBD_HID_Setup+0x1d8>
            USBD_CtlError(pdev, req);
 8013636:	6839      	ldr	r1, [r7, #0]
 8013638:	6878      	ldr	r0, [r7, #4]
 801363a:	f001 f84b 	bl	80146d4 <USBD_CtlError>
            ret = USBD_FAIL;
 801363e:	2302      	movs	r3, #2
 8013640:	75fb      	strb	r3, [r7, #23]
          break;
 8013642:	e019      	b.n	8013678 <USBD_HID_Setup+0x1d8>

        case USB_REQ_SET_INTERFACE :
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8013644:	687b      	ldr	r3, [r7, #4]
 8013646:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 801364a:	2b03      	cmp	r3, #3
 801364c:	d106      	bne.n	801365c <USBD_HID_Setup+0x1bc>
          {
            hhid->AltSetting = (uint8_t)(req->wValue);
 801364e:	683b      	ldr	r3, [r7, #0]
 8013650:	885b      	ldrh	r3, [r3, #2]
 8013652:	b2db      	uxtb	r3, r3
 8013654:	461a      	mov	r2, r3
 8013656:	693b      	ldr	r3, [r7, #16]
 8013658:	609a      	str	r2, [r3, #8]
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 801365a:	e00d      	b.n	8013678 <USBD_HID_Setup+0x1d8>
            USBD_CtlError(pdev, req);
 801365c:	6839      	ldr	r1, [r7, #0]
 801365e:	6878      	ldr	r0, [r7, #4]
 8013660:	f001 f838 	bl	80146d4 <USBD_CtlError>
            ret = USBD_FAIL;
 8013664:	2302      	movs	r3, #2
 8013666:	75fb      	strb	r3, [r7, #23]
          break;
 8013668:	e006      	b.n	8013678 <USBD_HID_Setup+0x1d8>

        default:
          USBD_CtlError(pdev, req);
 801366a:	6839      	ldr	r1, [r7, #0]
 801366c:	6878      	ldr	r0, [r7, #4]
 801366e:	f001 f831 	bl	80146d4 <USBD_CtlError>
          ret = USBD_FAIL;
 8013672:	2302      	movs	r3, #2
 8013674:	75fb      	strb	r3, [r7, #23]
          break;
 8013676:	bf00      	nop
      }
      break;
 8013678:	e006      	b.n	8013688 <USBD_HID_Setup+0x1e8>

    default:
      USBD_CtlError(pdev, req);
 801367a:	6839      	ldr	r1, [r7, #0]
 801367c:	6878      	ldr	r0, [r7, #4]
 801367e:	f001 f829 	bl	80146d4 <USBD_CtlError>
      ret = USBD_FAIL;
 8013682:	2302      	movs	r3, #2
 8013684:	75fb      	strb	r3, [r7, #23]
      break;
 8013686:	bf00      	nop
  }

  return ret;
 8013688:	7dfb      	ldrb	r3, [r7, #23]
}
 801368a:	4618      	mov	r0, r3
 801368c:	3720      	adds	r7, #32
 801368e:	46bd      	mov	sp, r7
 8013690:	bd80      	pop	{r7, pc}
 8013692:	bf00      	nop
 8013694:	200000c8 	.word	0x200000c8
 8013698:	200000b0 	.word	0x200000b0

0801369c <USBD_HID_SendReport>:
  * @retval status
  */
uint8_t USBD_HID_SendReport(USBD_HandleTypeDef  *pdev,
                            uint8_t *report,
                            uint16_t len)
{
 801369c:	b580      	push	{r7, lr}
 801369e:	b086      	sub	sp, #24
 80136a0:	af00      	add	r7, sp, #0
 80136a2:	60f8      	str	r0, [r7, #12]
 80136a4:	60b9      	str	r1, [r7, #8]
 80136a6:	4613      	mov	r3, r2
 80136a8:	80fb      	strh	r3, [r7, #6]
  USBD_HID_HandleTypeDef     *hhid = (USBD_HID_HandleTypeDef *)pdev->pClassData;
 80136aa:	68fb      	ldr	r3, [r7, #12]
 80136ac:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80136b0:	617b      	str	r3, [r7, #20]

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80136b2:	68fb      	ldr	r3, [r7, #12]
 80136b4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80136b8:	2b03      	cmp	r3, #3
 80136ba:	d10c      	bne.n	80136d6 <USBD_HID_SendReport+0x3a>
  {
    if (hhid->state == HID_IDLE)
 80136bc:	697b      	ldr	r3, [r7, #20]
 80136be:	7b1b      	ldrb	r3, [r3, #12]
 80136c0:	2b00      	cmp	r3, #0
 80136c2:	d108      	bne.n	80136d6 <USBD_HID_SendReport+0x3a>
    {
      hhid->state = HID_BUSY;
 80136c4:	697b      	ldr	r3, [r7, #20]
 80136c6:	2201      	movs	r2, #1
 80136c8:	731a      	strb	r2, [r3, #12]
      USBD_LL_Transmit(pdev,
 80136ca:	88fb      	ldrh	r3, [r7, #6]
 80136cc:	68ba      	ldr	r2, [r7, #8]
 80136ce:	2181      	movs	r1, #129	@ 0x81
 80136d0:	68f8      	ldr	r0, [r7, #12]
 80136d2:	f001 fbf5 	bl	8014ec0 <USBD_LL_Transmit>
                       HID_EPIN_ADDR,
                       report,
                       len);
    }
  }
  return USBD_OK;
 80136d6:	2300      	movs	r3, #0
}
 80136d8:	4618      	mov	r0, r3
 80136da:	3718      	adds	r7, #24
 80136dc:	46bd      	mov	sp, r7
 80136de:	bd80      	pop	{r7, pc}

080136e0 <USBD_HID_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_HID_GetFSCfgDesc(uint16_t *length)
{
 80136e0:	b480      	push	{r7}
 80136e2:	b083      	sub	sp, #12
 80136e4:	af00      	add	r7, sp, #0
 80136e6:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_HID_CfgFSDesc);
 80136e8:	687b      	ldr	r3, [r7, #4]
 80136ea:	2222      	movs	r2, #34	@ 0x22
 80136ec:	801a      	strh	r2, [r3, #0]
  return USBD_HID_CfgFSDesc;
 80136ee:	4b03      	ldr	r3, [pc, #12]	@ (80136fc <USBD_HID_GetFSCfgDesc+0x1c>)
}
 80136f0:	4618      	mov	r0, r3
 80136f2:	370c      	adds	r7, #12
 80136f4:	46bd      	mov	sp, r7
 80136f6:	bc80      	pop	{r7}
 80136f8:	4770      	bx	lr
 80136fa:	bf00      	nop
 80136fc:	20000044 	.word	0x20000044

08013700 <USBD_HID_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_HID_GetHSCfgDesc(uint16_t *length)
{
 8013700:	b480      	push	{r7}
 8013702:	b083      	sub	sp, #12
 8013704:	af00      	add	r7, sp, #0
 8013706:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_HID_CfgHSDesc);
 8013708:	687b      	ldr	r3, [r7, #4]
 801370a:	2222      	movs	r2, #34	@ 0x22
 801370c:	801a      	strh	r2, [r3, #0]
  return USBD_HID_CfgHSDesc;
 801370e:	4b03      	ldr	r3, [pc, #12]	@ (801371c <USBD_HID_GetHSCfgDesc+0x1c>)
}
 8013710:	4618      	mov	r0, r3
 8013712:	370c      	adds	r7, #12
 8013714:	46bd      	mov	sp, r7
 8013716:	bc80      	pop	{r7}
 8013718:	4770      	bx	lr
 801371a:	bf00      	nop
 801371c:	20000068 	.word	0x20000068

08013720 <USBD_HID_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_HID_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8013720:	b480      	push	{r7}
 8013722:	b083      	sub	sp, #12
 8013724:	af00      	add	r7, sp, #0
 8013726:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_HID_OtherSpeedCfgDesc);
 8013728:	687b      	ldr	r3, [r7, #4]
 801372a:	2222      	movs	r2, #34	@ 0x22
 801372c:	801a      	strh	r2, [r3, #0]
  return USBD_HID_OtherSpeedCfgDesc;
 801372e:	4b03      	ldr	r3, [pc, #12]	@ (801373c <USBD_HID_GetOtherSpeedCfgDesc+0x1c>)
}
 8013730:	4618      	mov	r0, r3
 8013732:	370c      	adds	r7, #12
 8013734:	46bd      	mov	sp, r7
 8013736:	bc80      	pop	{r7}
 8013738:	4770      	bx	lr
 801373a:	bf00      	nop
 801373c:	2000008c 	.word	0x2000008c

08013740 <USBD_HID_DataIn>:
  * @param  epnum: endpoint index
  * @retval status
  */
static uint8_t  USBD_HID_DataIn(USBD_HandleTypeDef *pdev,
                                uint8_t epnum)
{
 8013740:	b480      	push	{r7}
 8013742:	b083      	sub	sp, #12
 8013744:	af00      	add	r7, sp, #0
 8013746:	6078      	str	r0, [r7, #4]
 8013748:	460b      	mov	r3, r1
 801374a:	70fb      	strb	r3, [r7, #3]

  /* Ensure that the FIFO is empty before a new transfer, this condition could
  be caused by  a new transfer before the end of the previous transfer */
  ((USBD_HID_HandleTypeDef *)pdev->pClassData)->state = HID_IDLE;
 801374c:	687b      	ldr	r3, [r7, #4]
 801374e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8013752:	2200      	movs	r2, #0
 8013754:	731a      	strb	r2, [r3, #12]
  return USBD_OK;
 8013756:	2300      	movs	r3, #0
}
 8013758:	4618      	mov	r0, r3
 801375a:	370c      	adds	r7, #12
 801375c:	46bd      	mov	sp, r7
 801375e:	bc80      	pop	{r7}
 8013760:	4770      	bx	lr
	...

08013764 <USBD_HID_GetDeviceQualifierDesc>:
*         return Device Qualifier descriptor
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
static uint8_t  *USBD_HID_GetDeviceQualifierDesc(uint16_t *length)
{
 8013764:	b480      	push	{r7}
 8013766:	b083      	sub	sp, #12
 8013768:	af00      	add	r7, sp, #0
 801376a:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_HID_DeviceQualifierDesc);
 801376c:	687b      	ldr	r3, [r7, #4]
 801376e:	220a      	movs	r2, #10
 8013770:	801a      	strh	r2, [r3, #0]
  return USBD_HID_DeviceQualifierDesc;
 8013772:	4b03      	ldr	r3, [pc, #12]	@ (8013780 <USBD_HID_GetDeviceQualifierDesc+0x1c>)
}
 8013774:	4618      	mov	r0, r3
 8013776:	370c      	adds	r7, #12
 8013778:	46bd      	mov	sp, r7
 801377a:	bc80      	pop	{r7}
 801377c:	4770      	bx	lr
 801377e:	bf00      	nop
 8013780:	200000bc 	.word	0x200000bc

08013784 <USBD_Init>:
* @param  id: Low level core index
* @retval None
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8013784:	b580      	push	{r7, lr}
 8013786:	b084      	sub	sp, #16
 8013788:	af00      	add	r7, sp, #0
 801378a:	60f8      	str	r0, [r7, #12]
 801378c:	60b9      	str	r1, [r7, #8]
 801378e:	4613      	mov	r3, r2
 8013790:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8013792:	68fb      	ldr	r3, [r7, #12]
 8013794:	2b00      	cmp	r3, #0
 8013796:	d101      	bne.n	801379c <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 8013798:	2302      	movs	r3, #2
 801379a:	e01a      	b.n	80137d2 <USBD_Init+0x4e>
  }

  /* Unlink previous class*/
  if (pdev->pClass != NULL)
 801379c:	68fb      	ldr	r3, [r7, #12]
 801379e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80137a2:	2b00      	cmp	r3, #0
 80137a4:	d003      	beq.n	80137ae <USBD_Init+0x2a>
  {
    pdev->pClass = NULL;
 80137a6:	68fb      	ldr	r3, [r7, #12]
 80137a8:	2200      	movs	r2, #0
 80137aa:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 80137ae:	68bb      	ldr	r3, [r7, #8]
 80137b0:	2b00      	cmp	r3, #0
 80137b2:	d003      	beq.n	80137bc <USBD_Init+0x38>
  {
    pdev->pDesc = pdesc;
 80137b4:	68fb      	ldr	r3, [r7, #12]
 80137b6:	68ba      	ldr	r2, [r7, #8]
 80137b8:	f8c3 22b0 	str.w	r2, [r3, #688]	@ 0x2b0
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80137bc:	68fb      	ldr	r3, [r7, #12]
 80137be:	2201      	movs	r2, #1
 80137c0:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 80137c4:	68fb      	ldr	r3, [r7, #12]
 80137c6:	79fa      	ldrb	r2, [r7, #7]
 80137c8:	701a      	strb	r2, [r3, #0]
  /* Initialize low level driver */
  USBD_LL_Init(pdev);
 80137ca:	68f8      	ldr	r0, [r7, #12]
 80137cc:	f001 fa48 	bl	8014c60 <USBD_LL_Init>

  return USBD_OK;
 80137d0:	2300      	movs	r3, #0
}
 80137d2:	4618      	mov	r0, r3
 80137d4:	3710      	adds	r7, #16
 80137d6:	46bd      	mov	sp, r7
 80137d8:	bd80      	pop	{r7, pc}

080137da <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 80137da:	b480      	push	{r7}
 80137dc:	b085      	sub	sp, #20
 80137de:	af00      	add	r7, sp, #0
 80137e0:	6078      	str	r0, [r7, #4]
 80137e2:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef status = USBD_OK;
 80137e4:	2300      	movs	r3, #0
 80137e6:	73fb      	strb	r3, [r7, #15]
  if (pclass != NULL)
 80137e8:	683b      	ldr	r3, [r7, #0]
 80137ea:	2b00      	cmp	r3, #0
 80137ec:	d006      	beq.n	80137fc <USBD_RegisterClass+0x22>
  {
    /* link the class to the USB Device handle */
    pdev->pClass = pclass;
 80137ee:	687b      	ldr	r3, [r7, #4]
 80137f0:	683a      	ldr	r2, [r7, #0]
 80137f2:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
    status = USBD_OK;
 80137f6:	2300      	movs	r3, #0
 80137f8:	73fb      	strb	r3, [r7, #15]
 80137fa:	e001      	b.n	8013800 <USBD_RegisterClass+0x26>
  else
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    status = USBD_FAIL;
 80137fc:	2302      	movs	r3, #2
 80137fe:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8013800:	7bfb      	ldrb	r3, [r7, #15]
}
 8013802:	4618      	mov	r0, r3
 8013804:	3714      	adds	r7, #20
 8013806:	46bd      	mov	sp, r7
 8013808:	bc80      	pop	{r7}
 801380a:	4770      	bx	lr

0801380c <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_Start(USBD_HandleTypeDef *pdev)
{
 801380c:	b580      	push	{r7, lr}
 801380e:	b082      	sub	sp, #8
 8013810:	af00      	add	r7, sp, #0
 8013812:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  USBD_LL_Start(pdev);
 8013814:	6878      	ldr	r0, [r7, #4]
 8013816:	f001 fa6b 	bl	8014cf0 <USBD_LL_Start>

  return USBD_OK;
 801381a:	2300      	movs	r3, #0
}
 801381c:	4618      	mov	r0, r3
 801381e:	3708      	adds	r7, #8
 8013820:	46bd      	mov	sp, r7
 8013822:	bd80      	pop	{r7, pc}

08013824 <USBD_RunTestMode>:
*         Launch test mode process
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef  USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 8013824:	b480      	push	{r7}
 8013826:	b083      	sub	sp, #12
 8013828:	af00      	add	r7, sp, #0
 801382a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 801382c:	2300      	movs	r3, #0
}
 801382e:	4618      	mov	r0, r3
 8013830:	370c      	adds	r7, #12
 8013832:	46bd      	mov	sp, r7
 8013834:	bc80      	pop	{r7}
 8013836:	4770      	bx	lr

08013838 <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 8013838:	b580      	push	{r7, lr}
 801383a:	b084      	sub	sp, #16
 801383c:	af00      	add	r7, sp, #0
 801383e:	6078      	str	r0, [r7, #4]
 8013840:	460b      	mov	r3, r1
 8013842:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 8013844:	2302      	movs	r3, #2
 8013846:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 8013848:	687b      	ldr	r3, [r7, #4]
 801384a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 801384e:	2b00      	cmp	r3, #0
 8013850:	d00c      	beq.n	801386c <USBD_SetClassConfig+0x34>
  {
    /* Set configuration  and Start the Class*/
    if (pdev->pClass->Init(pdev, cfgidx) == 0U)
 8013852:	687b      	ldr	r3, [r7, #4]
 8013854:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8013858:	681b      	ldr	r3, [r3, #0]
 801385a:	78fa      	ldrb	r2, [r7, #3]
 801385c:	4611      	mov	r1, r2
 801385e:	6878      	ldr	r0, [r7, #4]
 8013860:	4798      	blx	r3
 8013862:	4603      	mov	r3, r0
 8013864:	2b00      	cmp	r3, #0
 8013866:	d101      	bne.n	801386c <USBD_SetClassConfig+0x34>
    {
      ret = USBD_OK;
 8013868:	2300      	movs	r3, #0
 801386a:	73fb      	strb	r3, [r7, #15]
    }
  }

  return ret;
 801386c:	7bfb      	ldrb	r3, [r7, #15]
}
 801386e:	4618      	mov	r0, r3
 8013870:	3710      	adds	r7, #16
 8013872:	46bd      	mov	sp, r7
 8013874:	bd80      	pop	{r7, pc}

08013876 <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 8013876:	b580      	push	{r7, lr}
 8013878:	b082      	sub	sp, #8
 801387a:	af00      	add	r7, sp, #0
 801387c:	6078      	str	r0, [r7, #4]
 801387e:	460b      	mov	r3, r1
 8013880:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration  and De-initialize the Class process*/
  pdev->pClass->DeInit(pdev, cfgidx);
 8013882:	687b      	ldr	r3, [r7, #4]
 8013884:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8013888:	685b      	ldr	r3, [r3, #4]
 801388a:	78fa      	ldrb	r2, [r7, #3]
 801388c:	4611      	mov	r1, r2
 801388e:	6878      	ldr	r0, [r7, #4]
 8013890:	4798      	blx	r3

  return USBD_OK;
 8013892:	2300      	movs	r3, #0
}
 8013894:	4618      	mov	r0, r3
 8013896:	3708      	adds	r7, #8
 8013898:	46bd      	mov	sp, r7
 801389a:	bd80      	pop	{r7, pc}

0801389c <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 801389c:	b580      	push	{r7, lr}
 801389e:	b082      	sub	sp, #8
 80138a0:	af00      	add	r7, sp, #0
 80138a2:	6078      	str	r0, [r7, #4]
 80138a4:	6039      	str	r1, [r7, #0]
  USBD_ParseSetupRequest(&pdev->request, psetup);
 80138a6:	687b      	ldr	r3, [r7, #4]
 80138a8:	f503 732a 	add.w	r3, r3, #680	@ 0x2a8
 80138ac:	6839      	ldr	r1, [r7, #0]
 80138ae:	4618      	mov	r0, r3
 80138b0:	f000 fed7 	bl	8014662 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 80138b4:	687b      	ldr	r3, [r7, #4]
 80138b6:	2201      	movs	r2, #1
 80138b8:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 80138bc:	687b      	ldr	r3, [r7, #4]
 80138be:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 80138c2:	461a      	mov	r2, r3
 80138c4:	687b      	ldr	r3, [r7, #4]
 80138c6:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 80138ca:	687b      	ldr	r3, [r7, #4]
 80138cc:	f893 32a8 	ldrb.w	r3, [r3, #680]	@ 0x2a8
 80138d0:	f003 031f 	and.w	r3, r3, #31
 80138d4:	2b02      	cmp	r3, #2
 80138d6:	d016      	beq.n	8013906 <USBD_LL_SetupStage+0x6a>
 80138d8:	2b02      	cmp	r3, #2
 80138da:	d81c      	bhi.n	8013916 <USBD_LL_SetupStage+0x7a>
 80138dc:	2b00      	cmp	r3, #0
 80138de:	d002      	beq.n	80138e6 <USBD_LL_SetupStage+0x4a>
 80138e0:	2b01      	cmp	r3, #1
 80138e2:	d008      	beq.n	80138f6 <USBD_LL_SetupStage+0x5a>
 80138e4:	e017      	b.n	8013916 <USBD_LL_SetupStage+0x7a>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      USBD_StdDevReq(pdev, &pdev->request);
 80138e6:	687b      	ldr	r3, [r7, #4]
 80138e8:	f503 732a 	add.w	r3, r3, #680	@ 0x2a8
 80138ec:	4619      	mov	r1, r3
 80138ee:	6878      	ldr	r0, [r7, #4]
 80138f0:	f000 f9ca 	bl	8013c88 <USBD_StdDevReq>
      break;
 80138f4:	e01a      	b.n	801392c <USBD_LL_SetupStage+0x90>

    case USB_REQ_RECIPIENT_INTERFACE:
      USBD_StdItfReq(pdev, &pdev->request);
 80138f6:	687b      	ldr	r3, [r7, #4]
 80138f8:	f503 732a 	add.w	r3, r3, #680	@ 0x2a8
 80138fc:	4619      	mov	r1, r3
 80138fe:	6878      	ldr	r0, [r7, #4]
 8013900:	f000 fa2c 	bl	8013d5c <USBD_StdItfReq>
      break;
 8013904:	e012      	b.n	801392c <USBD_LL_SetupStage+0x90>

    case USB_REQ_RECIPIENT_ENDPOINT:
      USBD_StdEPReq(pdev, &pdev->request);
 8013906:	687b      	ldr	r3, [r7, #4]
 8013908:	f503 732a 	add.w	r3, r3, #680	@ 0x2a8
 801390c:	4619      	mov	r1, r3
 801390e:	6878      	ldr	r0, [r7, #4]
 8013910:	f000 fa6c 	bl	8013dec <USBD_StdEPReq>
      break;
 8013914:	e00a      	b.n	801392c <USBD_LL_SetupStage+0x90>

    default:
      USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8013916:	687b      	ldr	r3, [r7, #4]
 8013918:	f893 32a8 	ldrb.w	r3, [r3, #680]	@ 0x2a8
 801391c:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8013920:	b2db      	uxtb	r3, r3
 8013922:	4619      	mov	r1, r3
 8013924:	6878      	ldr	r0, [r7, #4]
 8013926:	f001 fa43 	bl	8014db0 <USBD_LL_StallEP>
      break;
 801392a:	bf00      	nop
  }

  return USBD_OK;
 801392c:	2300      	movs	r3, #0
}
 801392e:	4618      	mov	r0, r3
 8013930:	3708      	adds	r7, #8
 8013932:	46bd      	mov	sp, r7
 8013934:	bd80      	pop	{r7, pc}

08013936 <USBD_LL_DataOutStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8013936:	b580      	push	{r7, lr}
 8013938:	b086      	sub	sp, #24
 801393a:	af00      	add	r7, sp, #0
 801393c:	60f8      	str	r0, [r7, #12]
 801393e:	460b      	mov	r3, r1
 8013940:	607a      	str	r2, [r7, #4]
 8013942:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 8013944:	7afb      	ldrb	r3, [r7, #11]
 8013946:	2b00      	cmp	r3, #0
 8013948:	d14b      	bne.n	80139e2 <USBD_LL_DataOutStage+0xac>
  {
    pep = &pdev->ep_out[0];
 801394a:	68fb      	ldr	r3, [r7, #12]
 801394c:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 8013950:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8013952:	68fb      	ldr	r3, [r7, #12]
 8013954:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8013958:	2b03      	cmp	r3, #3
 801395a:	d134      	bne.n	80139c6 <USBD_LL_DataOutStage+0x90>
    {
      if (pep->rem_length > pep->maxpacket)
 801395c:	697b      	ldr	r3, [r7, #20]
 801395e:	68da      	ldr	r2, [r3, #12]
 8013960:	697b      	ldr	r3, [r7, #20]
 8013962:	691b      	ldr	r3, [r3, #16]
 8013964:	429a      	cmp	r2, r3
 8013966:	d919      	bls.n	801399c <USBD_LL_DataOutStage+0x66>
      {
        pep->rem_length -= pep->maxpacket;
 8013968:	697b      	ldr	r3, [r7, #20]
 801396a:	68da      	ldr	r2, [r3, #12]
 801396c:	697b      	ldr	r3, [r7, #20]
 801396e:	691b      	ldr	r3, [r3, #16]
 8013970:	1ad2      	subs	r2, r2, r3
 8013972:	697b      	ldr	r3, [r7, #20]
 8013974:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueRx(pdev, pdata,
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 8013976:	697b      	ldr	r3, [r7, #20]
 8013978:	68da      	ldr	r2, [r3, #12]
 801397a:	697b      	ldr	r3, [r7, #20]
 801397c:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 801397e:	429a      	cmp	r2, r3
 8013980:	d203      	bcs.n	801398a <USBD_LL_DataOutStage+0x54>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 8013982:	697b      	ldr	r3, [r7, #20]
 8013984:	68db      	ldr	r3, [r3, #12]
        USBD_CtlContinueRx(pdev, pdata,
 8013986:	b29b      	uxth	r3, r3
 8013988:	e002      	b.n	8013990 <USBD_LL_DataOutStage+0x5a>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 801398a:	697b      	ldr	r3, [r7, #20]
 801398c:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 801398e:	b29b      	uxth	r3, r3
 8013990:	461a      	mov	r2, r3
 8013992:	6879      	ldr	r1, [r7, #4]
 8013994:	68f8      	ldr	r0, [r7, #12]
 8013996:	f000 ff35 	bl	8014804 <USBD_CtlContinueRx>
 801399a:	e038      	b.n	8013a0e <USBD_LL_DataOutStage+0xd8>
      }
      else
      {
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 801399c:	68fb      	ldr	r3, [r7, #12]
 801399e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80139a2:	691b      	ldr	r3, [r3, #16]
 80139a4:	2b00      	cmp	r3, #0
 80139a6:	d00a      	beq.n	80139be <USBD_LL_DataOutStage+0x88>
            (pdev->dev_state == USBD_STATE_CONFIGURED))
 80139a8:	68fb      	ldr	r3, [r7, #12]
 80139aa:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 80139ae:	2b03      	cmp	r3, #3
 80139b0:	d105      	bne.n	80139be <USBD_LL_DataOutStage+0x88>
        {
          pdev->pClass->EP0_RxReady(pdev);
 80139b2:	68fb      	ldr	r3, [r7, #12]
 80139b4:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80139b8:	691b      	ldr	r3, [r3, #16]
 80139ba:	68f8      	ldr	r0, [r7, #12]
 80139bc:	4798      	blx	r3
        }
        USBD_CtlSendStatus(pdev);
 80139be:	68f8      	ldr	r0, [r7, #12]
 80139c0:	f000 ff32 	bl	8014828 <USBD_CtlSendStatus>
 80139c4:	e023      	b.n	8013a0e <USBD_LL_DataOutStage+0xd8>
      }
    }
    else
    {
      if (pdev->ep0_state == USBD_EP0_STATUS_OUT)
 80139c6:	68fb      	ldr	r3, [r7, #12]
 80139c8:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 80139cc:	2b05      	cmp	r3, #5
 80139ce:	d11e      	bne.n	8013a0e <USBD_LL_DataOutStage+0xd8>
      {
        /*
         * STATUS PHASE completed, update ep0_state to idle
         */
        pdev->ep0_state = USBD_EP0_IDLE;
 80139d0:	68fb      	ldr	r3, [r7, #12]
 80139d2:	2200      	movs	r2, #0
 80139d4:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
        USBD_LL_StallEP(pdev, 0U);
 80139d8:	2100      	movs	r1, #0
 80139da:	68f8      	ldr	r0, [r7, #12]
 80139dc:	f001 f9e8 	bl	8014db0 <USBD_LL_StallEP>
 80139e0:	e015      	b.n	8013a0e <USBD_LL_DataOutStage+0xd8>
      }
    }
  }
  else if ((pdev->pClass->DataOut != NULL) &&
 80139e2:	68fb      	ldr	r3, [r7, #12]
 80139e4:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80139e8:	699b      	ldr	r3, [r3, #24]
 80139ea:	2b00      	cmp	r3, #0
 80139ec:	d00d      	beq.n	8013a0a <USBD_LL_DataOutStage+0xd4>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 80139ee:	68fb      	ldr	r3, [r7, #12]
 80139f0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
  else if ((pdev->pClass->DataOut != NULL) &&
 80139f4:	2b03      	cmp	r3, #3
 80139f6:	d108      	bne.n	8013a0a <USBD_LL_DataOutStage+0xd4>
  {
    pdev->pClass->DataOut(pdev, epnum);
 80139f8:	68fb      	ldr	r3, [r7, #12]
 80139fa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80139fe:	699b      	ldr	r3, [r3, #24]
 8013a00:	7afa      	ldrb	r2, [r7, #11]
 8013a02:	4611      	mov	r1, r2
 8013a04:	68f8      	ldr	r0, [r7, #12]
 8013a06:	4798      	blx	r3
 8013a08:	e001      	b.n	8013a0e <USBD_LL_DataOutStage+0xd8>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 8013a0a:	2302      	movs	r3, #2
 8013a0c:	e000      	b.n	8013a10 <USBD_LL_DataOutStage+0xda>
  }

  return USBD_OK;
 8013a0e:	2300      	movs	r3, #0
}
 8013a10:	4618      	mov	r0, r3
 8013a12:	3718      	adds	r7, #24
 8013a14:	46bd      	mov	sp, r7
 8013a16:	bd80      	pop	{r7, pc}

08013a18 <USBD_LL_DataInStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8013a18:	b580      	push	{r7, lr}
 8013a1a:	b086      	sub	sp, #24
 8013a1c:	af00      	add	r7, sp, #0
 8013a1e:	60f8      	str	r0, [r7, #12]
 8013a20:	460b      	mov	r3, r1
 8013a22:	607a      	str	r2, [r7, #4]
 8013a24:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 8013a26:	7afb      	ldrb	r3, [r7, #11]
 8013a28:	2b00      	cmp	r3, #0
 8013a2a:	d17f      	bne.n	8013b2c <USBD_LL_DataInStage+0x114>
  {
    pep = &pdev->ep_in[0];
 8013a2c:	68fb      	ldr	r3, [r7, #12]
 8013a2e:	3314      	adds	r3, #20
 8013a30:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8013a32:	68fb      	ldr	r3, [r7, #12]
 8013a34:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8013a38:	2b02      	cmp	r3, #2
 8013a3a:	d15c      	bne.n	8013af6 <USBD_LL_DataInStage+0xde>
    {
      if (pep->rem_length > pep->maxpacket)
 8013a3c:	697b      	ldr	r3, [r7, #20]
 8013a3e:	68da      	ldr	r2, [r3, #12]
 8013a40:	697b      	ldr	r3, [r7, #20]
 8013a42:	691b      	ldr	r3, [r3, #16]
 8013a44:	429a      	cmp	r2, r3
 8013a46:	d915      	bls.n	8013a74 <USBD_LL_DataInStage+0x5c>
      {
        pep->rem_length -= pep->maxpacket;
 8013a48:	697b      	ldr	r3, [r7, #20]
 8013a4a:	68da      	ldr	r2, [r3, #12]
 8013a4c:	697b      	ldr	r3, [r7, #20]
 8013a4e:	691b      	ldr	r3, [r3, #16]
 8013a50:	1ad2      	subs	r2, r2, r3
 8013a52:	697b      	ldr	r3, [r7, #20]
 8013a54:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueSendData(pdev, pdata, (uint16_t)pep->rem_length);
 8013a56:	697b      	ldr	r3, [r7, #20]
 8013a58:	68db      	ldr	r3, [r3, #12]
 8013a5a:	b29b      	uxth	r3, r3
 8013a5c:	461a      	mov	r2, r3
 8013a5e:	6879      	ldr	r1, [r7, #4]
 8013a60:	68f8      	ldr	r0, [r7, #12]
 8013a62:	f000 febd 	bl	80147e0 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8013a66:	2300      	movs	r3, #0
 8013a68:	2200      	movs	r2, #0
 8013a6a:	2100      	movs	r1, #0
 8013a6c:	68f8      	ldr	r0, [r7, #12]
 8013a6e:	f001 fa4a 	bl	8014f06 <USBD_LL_PrepareReceive>
 8013a72:	e04e      	b.n	8013b12 <USBD_LL_DataInStage+0xfa>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->total_length % pep->maxpacket == 0U) &&
 8013a74:	697b      	ldr	r3, [r7, #20]
 8013a76:	689b      	ldr	r3, [r3, #8]
 8013a78:	697a      	ldr	r2, [r7, #20]
 8013a7a:	6912      	ldr	r2, [r2, #16]
 8013a7c:	fbb3 f1f2 	udiv	r1, r3, r2
 8013a80:	fb01 f202 	mul.w	r2, r1, r2
 8013a84:	1a9b      	subs	r3, r3, r2
 8013a86:	2b00      	cmp	r3, #0
 8013a88:	d11c      	bne.n	8013ac4 <USBD_LL_DataInStage+0xac>
            (pep->total_length >= pep->maxpacket) &&
 8013a8a:	697b      	ldr	r3, [r7, #20]
 8013a8c:	689a      	ldr	r2, [r3, #8]
 8013a8e:	697b      	ldr	r3, [r7, #20]
 8013a90:	691b      	ldr	r3, [r3, #16]
        if ((pep->total_length % pep->maxpacket == 0U) &&
 8013a92:	429a      	cmp	r2, r3
 8013a94:	d316      	bcc.n	8013ac4 <USBD_LL_DataInStage+0xac>
            (pep->total_length < pdev->ep0_data_len))
 8013a96:	697b      	ldr	r3, [r7, #20]
 8013a98:	689a      	ldr	r2, [r3, #8]
 8013a9a:	68fb      	ldr	r3, [r7, #12]
 8013a9c:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 8013aa0:	429a      	cmp	r2, r3
 8013aa2:	d20f      	bcs.n	8013ac4 <USBD_LL_DataInStage+0xac>
        {
          USBD_CtlContinueSendData(pdev, NULL, 0U);
 8013aa4:	2200      	movs	r2, #0
 8013aa6:	2100      	movs	r1, #0
 8013aa8:	68f8      	ldr	r0, [r7, #12]
 8013aaa:	f000 fe99 	bl	80147e0 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8013aae:	68fb      	ldr	r3, [r7, #12]
 8013ab0:	2200      	movs	r2, #0
 8013ab2:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8013ab6:	2300      	movs	r3, #0
 8013ab8:	2200      	movs	r2, #0
 8013aba:	2100      	movs	r1, #0
 8013abc:	68f8      	ldr	r0, [r7, #12]
 8013abe:	f001 fa22 	bl	8014f06 <USBD_LL_PrepareReceive>
 8013ac2:	e026      	b.n	8013b12 <USBD_LL_DataInStage+0xfa>
        }
        else
        {
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 8013ac4:	68fb      	ldr	r3, [r7, #12]
 8013ac6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8013aca:	68db      	ldr	r3, [r3, #12]
 8013acc:	2b00      	cmp	r3, #0
 8013ace:	d00a      	beq.n	8013ae6 <USBD_LL_DataInStage+0xce>
              (pdev->dev_state == USBD_STATE_CONFIGURED))
 8013ad0:	68fb      	ldr	r3, [r7, #12]
 8013ad2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 8013ad6:	2b03      	cmp	r3, #3
 8013ad8:	d105      	bne.n	8013ae6 <USBD_LL_DataInStage+0xce>
          {
            pdev->pClass->EP0_TxSent(pdev);
 8013ada:	68fb      	ldr	r3, [r7, #12]
 8013adc:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8013ae0:	68db      	ldr	r3, [r3, #12]
 8013ae2:	68f8      	ldr	r0, [r7, #12]
 8013ae4:	4798      	blx	r3
          }
          USBD_LL_StallEP(pdev, 0x80U);
 8013ae6:	2180      	movs	r1, #128	@ 0x80
 8013ae8:	68f8      	ldr	r0, [r7, #12]
 8013aea:	f001 f961 	bl	8014db0 <USBD_LL_StallEP>
          USBD_CtlReceiveStatus(pdev);
 8013aee:	68f8      	ldr	r0, [r7, #12]
 8013af0:	f000 fead 	bl	801484e <USBD_CtlReceiveStatus>
 8013af4:	e00d      	b.n	8013b12 <USBD_LL_DataInStage+0xfa>
        }
      }
    }
    else
    {
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 8013af6:	68fb      	ldr	r3, [r7, #12]
 8013af8:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8013afc:	2b04      	cmp	r3, #4
 8013afe:	d004      	beq.n	8013b0a <USBD_LL_DataInStage+0xf2>
          (pdev->ep0_state == USBD_EP0_IDLE))
 8013b00:	68fb      	ldr	r3, [r7, #12]
 8013b02:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 8013b06:	2b00      	cmp	r3, #0
 8013b08:	d103      	bne.n	8013b12 <USBD_LL_DataInStage+0xfa>
      {
        USBD_LL_StallEP(pdev, 0x80U);
 8013b0a:	2180      	movs	r1, #128	@ 0x80
 8013b0c:	68f8      	ldr	r0, [r7, #12]
 8013b0e:	f001 f94f 	bl	8014db0 <USBD_LL_StallEP>
      }
    }

    if (pdev->dev_test_mode == 1U)
 8013b12:	68fb      	ldr	r3, [r7, #12]
 8013b14:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 8013b18:	2b01      	cmp	r3, #1
 8013b1a:	d11d      	bne.n	8013b58 <USBD_LL_DataInStage+0x140>
    {
      USBD_RunTestMode(pdev);
 8013b1c:	68f8      	ldr	r0, [r7, #12]
 8013b1e:	f7ff fe81 	bl	8013824 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8013b22:	68fb      	ldr	r3, [r7, #12]
 8013b24:	2200      	movs	r2, #0
 8013b26:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 8013b2a:	e015      	b.n	8013b58 <USBD_LL_DataInStage+0x140>
    }
  }
  else if ((pdev->pClass->DataIn != NULL) &&
 8013b2c:	68fb      	ldr	r3, [r7, #12]
 8013b2e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8013b32:	695b      	ldr	r3, [r3, #20]
 8013b34:	2b00      	cmp	r3, #0
 8013b36:	d00d      	beq.n	8013b54 <USBD_LL_DataInStage+0x13c>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 8013b38:	68fb      	ldr	r3, [r7, #12]
 8013b3a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
  else if ((pdev->pClass->DataIn != NULL) &&
 8013b3e:	2b03      	cmp	r3, #3
 8013b40:	d108      	bne.n	8013b54 <USBD_LL_DataInStage+0x13c>
  {
    pdev->pClass->DataIn(pdev, epnum);
 8013b42:	68fb      	ldr	r3, [r7, #12]
 8013b44:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8013b48:	695b      	ldr	r3, [r3, #20]
 8013b4a:	7afa      	ldrb	r2, [r7, #11]
 8013b4c:	4611      	mov	r1, r2
 8013b4e:	68f8      	ldr	r0, [r7, #12]
 8013b50:	4798      	blx	r3
 8013b52:	e001      	b.n	8013b58 <USBD_LL_DataInStage+0x140>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 8013b54:	2302      	movs	r3, #2
 8013b56:	e000      	b.n	8013b5a <USBD_LL_DataInStage+0x142>
  }

  return USBD_OK;
 8013b58:	2300      	movs	r3, #0
}
 8013b5a:	4618      	mov	r0, r3
 8013b5c:	3718      	adds	r7, #24
 8013b5e:	46bd      	mov	sp, r7
 8013b60:	bd80      	pop	{r7, pc}

08013b62 <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8013b62:	b580      	push	{r7, lr}
 8013b64:	b082      	sub	sp, #8
 8013b66:	af00      	add	r7, sp, #0
 8013b68:	6078      	str	r0, [r7, #4]
  /* Open EP0 OUT */
  USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8013b6a:	2340      	movs	r3, #64	@ 0x40
 8013b6c:	2200      	movs	r2, #0
 8013b6e:	2100      	movs	r1, #0
 8013b70:	6878      	ldr	r0, [r7, #4]
 8013b72:	f001 f8d8 	bl	8014d26 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8013b76:	687b      	ldr	r3, [r7, #4]
 8013b78:	2201      	movs	r2, #1
 8013b7a:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8013b7e:	687b      	ldr	r3, [r7, #4]
 8013b80:	2240      	movs	r2, #64	@ 0x40
 8013b82:	f8c3 2164 	str.w	r2, [r3, #356]	@ 0x164

  /* Open EP0 IN */
  USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8013b86:	2340      	movs	r3, #64	@ 0x40
 8013b88:	2200      	movs	r2, #0
 8013b8a:	2180      	movs	r1, #128	@ 0x80
 8013b8c:	6878      	ldr	r0, [r7, #4]
 8013b8e:	f001 f8ca 	bl	8014d26 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8013b92:	687b      	ldr	r3, [r7, #4]
 8013b94:	2201      	movs	r2, #1
 8013b96:	619a      	str	r2, [r3, #24]

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8013b98:	687b      	ldr	r3, [r7, #4]
 8013b9a:	2240      	movs	r2, #64	@ 0x40
 8013b9c:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8013b9e:	687b      	ldr	r3, [r7, #4]
 8013ba0:	2201      	movs	r2, #1
 8013ba2:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8013ba6:	687b      	ldr	r3, [r7, #4]
 8013ba8:	2200      	movs	r2, #0
 8013baa:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 8013bae:	687b      	ldr	r3, [r7, #4]
 8013bb0:	2200      	movs	r2, #0
 8013bb2:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8013bb4:	687b      	ldr	r3, [r7, #4]
 8013bb6:	2200      	movs	r2, #0
 8013bb8:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4

  if (pdev->pClassData)
 8013bbc:	687b      	ldr	r3, [r7, #4]
 8013bbe:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8013bc2:	2b00      	cmp	r3, #0
 8013bc4:	d009      	beq.n	8013bda <USBD_LL_Reset+0x78>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 8013bc6:	687b      	ldr	r3, [r7, #4]
 8013bc8:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8013bcc:	685b      	ldr	r3, [r3, #4]
 8013bce:	687a      	ldr	r2, [r7, #4]
 8013bd0:	6852      	ldr	r2, [r2, #4]
 8013bd2:	b2d2      	uxtb	r2, r2
 8013bd4:	4611      	mov	r1, r2
 8013bd6:	6878      	ldr	r0, [r7, #4]
 8013bd8:	4798      	blx	r3
  }

  return USBD_OK;
 8013bda:	2300      	movs	r3, #0
}
 8013bdc:	4618      	mov	r0, r3
 8013bde:	3708      	adds	r7, #8
 8013be0:	46bd      	mov	sp, r7
 8013be2:	bd80      	pop	{r7, pc}

08013be4 <USBD_LL_SetSpeed>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8013be4:	b480      	push	{r7}
 8013be6:	b083      	sub	sp, #12
 8013be8:	af00      	add	r7, sp, #0
 8013bea:	6078      	str	r0, [r7, #4]
 8013bec:	460b      	mov	r3, r1
 8013bee:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8013bf0:	687b      	ldr	r3, [r7, #4]
 8013bf2:	78fa      	ldrb	r2, [r7, #3]
 8013bf4:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8013bf6:	2300      	movs	r3, #0
}
 8013bf8:	4618      	mov	r0, r3
 8013bfa:	370c      	adds	r7, #12
 8013bfc:	46bd      	mov	sp, r7
 8013bfe:	bc80      	pop	{r7}
 8013c00:	4770      	bx	lr

08013c02 <USBD_LL_Suspend>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8013c02:	b480      	push	{r7}
 8013c04:	b083      	sub	sp, #12
 8013c06:	af00      	add	r7, sp, #0
 8013c08:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state =  pdev->dev_state;
 8013c0a:	687b      	ldr	r3, [r7, #4]
 8013c0c:	f893 229c 	ldrb.w	r2, [r3, #668]	@ 0x29c
 8013c10:	687b      	ldr	r3, [r7, #4]
 8013c12:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  pdev->dev_state  = USBD_STATE_SUSPENDED;
 8013c16:	687b      	ldr	r3, [r7, #4]
 8013c18:	2204      	movs	r2, #4
 8013c1a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 8013c1e:	2300      	movs	r3, #0
}
 8013c20:	4618      	mov	r0, r3
 8013c22:	370c      	adds	r7, #12
 8013c24:	46bd      	mov	sp, r7
 8013c26:	bc80      	pop	{r7}
 8013c28:	4770      	bx	lr

08013c2a <USBD_LL_Resume>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8013c2a:	b480      	push	{r7}
 8013c2c:	b083      	sub	sp, #12
 8013c2e:	af00      	add	r7, sp, #0
 8013c30:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8013c32:	687b      	ldr	r3, [r7, #4]
 8013c34:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8013c38:	2b04      	cmp	r3, #4
 8013c3a:	d105      	bne.n	8013c48 <USBD_LL_Resume+0x1e>
  {
    pdev->dev_state = pdev->dev_old_state;
 8013c3c:	687b      	ldr	r3, [r7, #4]
 8013c3e:	f893 229d 	ldrb.w	r2, [r3, #669]	@ 0x29d
 8013c42:	687b      	ldr	r3, [r7, #4]
 8013c44:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 8013c48:	2300      	movs	r3, #0
}
 8013c4a:	4618      	mov	r0, r3
 8013c4c:	370c      	adds	r7, #12
 8013c4e:	46bd      	mov	sp, r7
 8013c50:	bc80      	pop	{r7}
 8013c52:	4770      	bx	lr

08013c54 <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8013c54:	b580      	push	{r7, lr}
 8013c56:	b082      	sub	sp, #8
 8013c58:	af00      	add	r7, sp, #0
 8013c5a:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8013c5c:	687b      	ldr	r3, [r7, #4]
 8013c5e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8013c62:	2b03      	cmp	r3, #3
 8013c64:	d10b      	bne.n	8013c7e <USBD_LL_SOF+0x2a>
  {
    if (pdev->pClass->SOF != NULL)
 8013c66:	687b      	ldr	r3, [r7, #4]
 8013c68:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8013c6c:	69db      	ldr	r3, [r3, #28]
 8013c6e:	2b00      	cmp	r3, #0
 8013c70:	d005      	beq.n	8013c7e <USBD_LL_SOF+0x2a>
    {
      pdev->pClass->SOF(pdev);
 8013c72:	687b      	ldr	r3, [r7, #4]
 8013c74:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8013c78:	69db      	ldr	r3, [r3, #28]
 8013c7a:	6878      	ldr	r0, [r7, #4]
 8013c7c:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8013c7e:	2300      	movs	r3, #0
}
 8013c80:	4618      	mov	r0, r3
 8013c82:	3708      	adds	r7, #8
 8013c84:	46bd      	mov	sp, r7
 8013c86:	bd80      	pop	{r7, pc}

08013c88 <USBD_StdDevReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdDevReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef *req)
{
 8013c88:	b580      	push	{r7, lr}
 8013c8a:	b084      	sub	sp, #16
 8013c8c:	af00      	add	r7, sp, #0
 8013c8e:	6078      	str	r0, [r7, #4]
 8013c90:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8013c92:	2300      	movs	r3, #0
 8013c94:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8013c96:	683b      	ldr	r3, [r7, #0]
 8013c98:	781b      	ldrb	r3, [r3, #0]
 8013c9a:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8013c9e:	2b40      	cmp	r3, #64	@ 0x40
 8013ca0:	d005      	beq.n	8013cae <USBD_StdDevReq+0x26>
 8013ca2:	2b40      	cmp	r3, #64	@ 0x40
 8013ca4:	d84f      	bhi.n	8013d46 <USBD_StdDevReq+0xbe>
 8013ca6:	2b00      	cmp	r3, #0
 8013ca8:	d009      	beq.n	8013cbe <USBD_StdDevReq+0x36>
 8013caa:	2b20      	cmp	r3, #32
 8013cac:	d14b      	bne.n	8013d46 <USBD_StdDevReq+0xbe>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 8013cae:	687b      	ldr	r3, [r7, #4]
 8013cb0:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8013cb4:	689b      	ldr	r3, [r3, #8]
 8013cb6:	6839      	ldr	r1, [r7, #0]
 8013cb8:	6878      	ldr	r0, [r7, #4]
 8013cba:	4798      	blx	r3
      break;
 8013cbc:	e048      	b.n	8013d50 <USBD_StdDevReq+0xc8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8013cbe:	683b      	ldr	r3, [r7, #0]
 8013cc0:	785b      	ldrb	r3, [r3, #1]
 8013cc2:	2b09      	cmp	r3, #9
 8013cc4:	d839      	bhi.n	8013d3a <USBD_StdDevReq+0xb2>
 8013cc6:	a201      	add	r2, pc, #4	@ (adr r2, 8013ccc <USBD_StdDevReq+0x44>)
 8013cc8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8013ccc:	08013d1d 	.word	0x08013d1d
 8013cd0:	08013d31 	.word	0x08013d31
 8013cd4:	08013d3b 	.word	0x08013d3b
 8013cd8:	08013d27 	.word	0x08013d27
 8013cdc:	08013d3b 	.word	0x08013d3b
 8013ce0:	08013cff 	.word	0x08013cff
 8013ce4:	08013cf5 	.word	0x08013cf5
 8013ce8:	08013d3b 	.word	0x08013d3b
 8013cec:	08013d13 	.word	0x08013d13
 8013cf0:	08013d09 	.word	0x08013d09
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8013cf4:	6839      	ldr	r1, [r7, #0]
 8013cf6:	6878      	ldr	r0, [r7, #4]
 8013cf8:	f000 f9dc 	bl	80140b4 <USBD_GetDescriptor>
          break;
 8013cfc:	e022      	b.n	8013d44 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 8013cfe:	6839      	ldr	r1, [r7, #0]
 8013d00:	6878      	ldr	r0, [r7, #4]
 8013d02:	f000 fb3f 	bl	8014384 <USBD_SetAddress>
          break;
 8013d06:	e01d      	b.n	8013d44 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_CONFIGURATION:
          USBD_SetConfig(pdev, req);
 8013d08:	6839      	ldr	r1, [r7, #0]
 8013d0a:	6878      	ldr	r0, [r7, #4]
 8013d0c:	f000 fb7e 	bl	801440c <USBD_SetConfig>
          break;
 8013d10:	e018      	b.n	8013d44 <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 8013d12:	6839      	ldr	r1, [r7, #0]
 8013d14:	6878      	ldr	r0, [r7, #4]
 8013d16:	f000 fc07 	bl	8014528 <USBD_GetConfig>
          break;
 8013d1a:	e013      	b.n	8013d44 <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 8013d1c:	6839      	ldr	r1, [r7, #0]
 8013d1e:	6878      	ldr	r0, [r7, #4]
 8013d20:	f000 fc37 	bl	8014592 <USBD_GetStatus>
          break;
 8013d24:	e00e      	b.n	8013d44 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 8013d26:	6839      	ldr	r1, [r7, #0]
 8013d28:	6878      	ldr	r0, [r7, #4]
 8013d2a:	f000 fc65 	bl	80145f8 <USBD_SetFeature>
          break;
 8013d2e:	e009      	b.n	8013d44 <USBD_StdDevReq+0xbc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 8013d30:	6839      	ldr	r1, [r7, #0]
 8013d32:	6878      	ldr	r0, [r7, #4]
 8013d34:	f000 fc74 	bl	8014620 <USBD_ClrFeature>
          break;
 8013d38:	e004      	b.n	8013d44 <USBD_StdDevReq+0xbc>

        default:
          USBD_CtlError(pdev, req);
 8013d3a:	6839      	ldr	r1, [r7, #0]
 8013d3c:	6878      	ldr	r0, [r7, #4]
 8013d3e:	f000 fcc9 	bl	80146d4 <USBD_CtlError>
          break;
 8013d42:	bf00      	nop
      }
      break;
 8013d44:	e004      	b.n	8013d50 <USBD_StdDevReq+0xc8>

    default:
      USBD_CtlError(pdev, req);
 8013d46:	6839      	ldr	r1, [r7, #0]
 8013d48:	6878      	ldr	r0, [r7, #4]
 8013d4a:	f000 fcc3 	bl	80146d4 <USBD_CtlError>
      break;
 8013d4e:	bf00      	nop
  }

  return ret;
 8013d50:	7bfb      	ldrb	r3, [r7, #15]
}
 8013d52:	4618      	mov	r0, r3
 8013d54:	3710      	adds	r7, #16
 8013d56:	46bd      	mov	sp, r7
 8013d58:	bd80      	pop	{r7, pc}
 8013d5a:	bf00      	nop

08013d5c <USBD_StdItfReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdItfReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef  *req)
{
 8013d5c:	b580      	push	{r7, lr}
 8013d5e:	b084      	sub	sp, #16
 8013d60:	af00      	add	r7, sp, #0
 8013d62:	6078      	str	r0, [r7, #4]
 8013d64:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8013d66:	2300      	movs	r3, #0
 8013d68:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8013d6a:	683b      	ldr	r3, [r7, #0]
 8013d6c:	781b      	ldrb	r3, [r3, #0]
 8013d6e:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8013d72:	2b40      	cmp	r3, #64	@ 0x40
 8013d74:	d005      	beq.n	8013d82 <USBD_StdItfReq+0x26>
 8013d76:	2b40      	cmp	r3, #64	@ 0x40
 8013d78:	d82e      	bhi.n	8013dd8 <USBD_StdItfReq+0x7c>
 8013d7a:	2b00      	cmp	r3, #0
 8013d7c:	d001      	beq.n	8013d82 <USBD_StdItfReq+0x26>
 8013d7e:	2b20      	cmp	r3, #32
 8013d80:	d12a      	bne.n	8013dd8 <USBD_StdItfReq+0x7c>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 8013d82:	687b      	ldr	r3, [r7, #4]
 8013d84:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8013d88:	3b01      	subs	r3, #1
 8013d8a:	2b02      	cmp	r3, #2
 8013d8c:	d81d      	bhi.n	8013dca <USBD_StdItfReq+0x6e>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8013d8e:	683b      	ldr	r3, [r7, #0]
 8013d90:	889b      	ldrh	r3, [r3, #4]
 8013d92:	b2db      	uxtb	r3, r3
 8013d94:	2b01      	cmp	r3, #1
 8013d96:	d813      	bhi.n	8013dc0 <USBD_StdItfReq+0x64>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8013d98:	687b      	ldr	r3, [r7, #4]
 8013d9a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8013d9e:	689b      	ldr	r3, [r3, #8]
 8013da0:	6839      	ldr	r1, [r7, #0]
 8013da2:	6878      	ldr	r0, [r7, #4]
 8013da4:	4798      	blx	r3
 8013da6:	4603      	mov	r3, r0
 8013da8:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 8013daa:	683b      	ldr	r3, [r7, #0]
 8013dac:	88db      	ldrh	r3, [r3, #6]
 8013dae:	2b00      	cmp	r3, #0
 8013db0:	d110      	bne.n	8013dd4 <USBD_StdItfReq+0x78>
 8013db2:	7bfb      	ldrb	r3, [r7, #15]
 8013db4:	2b00      	cmp	r3, #0
 8013db6:	d10d      	bne.n	8013dd4 <USBD_StdItfReq+0x78>
            {
              USBD_CtlSendStatus(pdev);
 8013db8:	6878      	ldr	r0, [r7, #4]
 8013dba:	f000 fd35 	bl	8014828 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 8013dbe:	e009      	b.n	8013dd4 <USBD_StdItfReq+0x78>
            USBD_CtlError(pdev, req);
 8013dc0:	6839      	ldr	r1, [r7, #0]
 8013dc2:	6878      	ldr	r0, [r7, #4]
 8013dc4:	f000 fc86 	bl	80146d4 <USBD_CtlError>
          break;
 8013dc8:	e004      	b.n	8013dd4 <USBD_StdItfReq+0x78>

        default:
          USBD_CtlError(pdev, req);
 8013dca:	6839      	ldr	r1, [r7, #0]
 8013dcc:	6878      	ldr	r0, [r7, #4]
 8013dce:	f000 fc81 	bl	80146d4 <USBD_CtlError>
          break;
 8013dd2:	e000      	b.n	8013dd6 <USBD_StdItfReq+0x7a>
          break;
 8013dd4:	bf00      	nop
      }
      break;
 8013dd6:	e004      	b.n	8013de2 <USBD_StdItfReq+0x86>

    default:
      USBD_CtlError(pdev, req);
 8013dd8:	6839      	ldr	r1, [r7, #0]
 8013dda:	6878      	ldr	r0, [r7, #4]
 8013ddc:	f000 fc7a 	bl	80146d4 <USBD_CtlError>
      break;
 8013de0:	bf00      	nop
  }

  return USBD_OK;
 8013de2:	2300      	movs	r3, #0
}
 8013de4:	4618      	mov	r0, r3
 8013de6:	3710      	adds	r7, #16
 8013de8:	46bd      	mov	sp, r7
 8013dea:	bd80      	pop	{r7, pc}

08013dec <USBD_StdEPReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdEPReq(USBD_HandleTypeDef *pdev,
                                  USBD_SetupReqTypedef  *req)
{
 8013dec:	b580      	push	{r7, lr}
 8013dee:	b084      	sub	sp, #16
 8013df0:	af00      	add	r7, sp, #0
 8013df2:	6078      	str	r0, [r7, #4]
 8013df4:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t   ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 8013df6:	2300      	movs	r3, #0
 8013df8:	73fb      	strb	r3, [r7, #15]
  ep_addr  = LOBYTE(req->wIndex);
 8013dfa:	683b      	ldr	r3, [r7, #0]
 8013dfc:	889b      	ldrh	r3, [r3, #4]
 8013dfe:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8013e00:	683b      	ldr	r3, [r7, #0]
 8013e02:	781b      	ldrb	r3, [r3, #0]
 8013e04:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8013e08:	2b40      	cmp	r3, #64	@ 0x40
 8013e0a:	d007      	beq.n	8013e1c <USBD_StdEPReq+0x30>
 8013e0c:	2b40      	cmp	r3, #64	@ 0x40
 8013e0e:	f200 8146 	bhi.w	801409e <USBD_StdEPReq+0x2b2>
 8013e12:	2b00      	cmp	r3, #0
 8013e14:	d00a      	beq.n	8013e2c <USBD_StdEPReq+0x40>
 8013e16:	2b20      	cmp	r3, #32
 8013e18:	f040 8141 	bne.w	801409e <USBD_StdEPReq+0x2b2>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 8013e1c:	687b      	ldr	r3, [r7, #4]
 8013e1e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8013e22:	689b      	ldr	r3, [r3, #8]
 8013e24:	6839      	ldr	r1, [r7, #0]
 8013e26:	6878      	ldr	r0, [r7, #4]
 8013e28:	4798      	blx	r3
      break;
 8013e2a:	e13d      	b.n	80140a8 <USBD_StdEPReq+0x2bc>

    case USB_REQ_TYPE_STANDARD:
      /* Check if it is a class request */
      if ((req->bmRequest & 0x60U) == 0x20U)
 8013e2c:	683b      	ldr	r3, [r7, #0]
 8013e2e:	781b      	ldrb	r3, [r3, #0]
 8013e30:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8013e34:	2b20      	cmp	r3, #32
 8013e36:	d10a      	bne.n	8013e4e <USBD_StdEPReq+0x62>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8013e38:	687b      	ldr	r3, [r7, #4]
 8013e3a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8013e3e:	689b      	ldr	r3, [r3, #8]
 8013e40:	6839      	ldr	r1, [r7, #0]
 8013e42:	6878      	ldr	r0, [r7, #4]
 8013e44:	4798      	blx	r3
 8013e46:	4603      	mov	r3, r0
 8013e48:	73fb      	strb	r3, [r7, #15]

        return ret;
 8013e4a:	7bfb      	ldrb	r3, [r7, #15]
 8013e4c:	e12d      	b.n	80140aa <USBD_StdEPReq+0x2be>
      }

      switch (req->bRequest)
 8013e4e:	683b      	ldr	r3, [r7, #0]
 8013e50:	785b      	ldrb	r3, [r3, #1]
 8013e52:	2b03      	cmp	r3, #3
 8013e54:	d007      	beq.n	8013e66 <USBD_StdEPReq+0x7a>
 8013e56:	2b03      	cmp	r3, #3
 8013e58:	f300 811b 	bgt.w	8014092 <USBD_StdEPReq+0x2a6>
 8013e5c:	2b00      	cmp	r3, #0
 8013e5e:	d072      	beq.n	8013f46 <USBD_StdEPReq+0x15a>
 8013e60:	2b01      	cmp	r3, #1
 8013e62:	d03a      	beq.n	8013eda <USBD_StdEPReq+0xee>
 8013e64:	e115      	b.n	8014092 <USBD_StdEPReq+0x2a6>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 8013e66:	687b      	ldr	r3, [r7, #4]
 8013e68:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8013e6c:	2b02      	cmp	r3, #2
 8013e6e:	d002      	beq.n	8013e76 <USBD_StdEPReq+0x8a>
 8013e70:	2b03      	cmp	r3, #3
 8013e72:	d015      	beq.n	8013ea0 <USBD_StdEPReq+0xb4>
 8013e74:	e02b      	b.n	8013ece <USBD_StdEPReq+0xe2>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8013e76:	7bbb      	ldrb	r3, [r7, #14]
 8013e78:	2b00      	cmp	r3, #0
 8013e7a:	d00c      	beq.n	8013e96 <USBD_StdEPReq+0xaa>
 8013e7c:	7bbb      	ldrb	r3, [r7, #14]
 8013e7e:	2b80      	cmp	r3, #128	@ 0x80
 8013e80:	d009      	beq.n	8013e96 <USBD_StdEPReq+0xaa>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 8013e82:	7bbb      	ldrb	r3, [r7, #14]
 8013e84:	4619      	mov	r1, r3
 8013e86:	6878      	ldr	r0, [r7, #4]
 8013e88:	f000 ff92 	bl	8014db0 <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 8013e8c:	2180      	movs	r1, #128	@ 0x80
 8013e8e:	6878      	ldr	r0, [r7, #4]
 8013e90:	f000 ff8e 	bl	8014db0 <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8013e94:	e020      	b.n	8013ed8 <USBD_StdEPReq+0xec>
                USBD_CtlError(pdev, req);
 8013e96:	6839      	ldr	r1, [r7, #0]
 8013e98:	6878      	ldr	r0, [r7, #4]
 8013e9a:	f000 fc1b 	bl	80146d4 <USBD_CtlError>
              break;
 8013e9e:	e01b      	b.n	8013ed8 <USBD_StdEPReq+0xec>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8013ea0:	683b      	ldr	r3, [r7, #0]
 8013ea2:	885b      	ldrh	r3, [r3, #2]
 8013ea4:	2b00      	cmp	r3, #0
 8013ea6:	d10e      	bne.n	8013ec6 <USBD_StdEPReq+0xda>
              {
                if ((ep_addr != 0x00U) &&
 8013ea8:	7bbb      	ldrb	r3, [r7, #14]
 8013eaa:	2b00      	cmp	r3, #0
 8013eac:	d00b      	beq.n	8013ec6 <USBD_StdEPReq+0xda>
 8013eae:	7bbb      	ldrb	r3, [r7, #14]
 8013eb0:	2b80      	cmp	r3, #128	@ 0x80
 8013eb2:	d008      	beq.n	8013ec6 <USBD_StdEPReq+0xda>
                    (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8013eb4:	683b      	ldr	r3, [r7, #0]
 8013eb6:	88db      	ldrh	r3, [r3, #6]
 8013eb8:	2b00      	cmp	r3, #0
 8013eba:	d104      	bne.n	8013ec6 <USBD_StdEPReq+0xda>
                {
                  USBD_LL_StallEP(pdev, ep_addr);
 8013ebc:	7bbb      	ldrb	r3, [r7, #14]
 8013ebe:	4619      	mov	r1, r3
 8013ec0:	6878      	ldr	r0, [r7, #4]
 8013ec2:	f000 ff75 	bl	8014db0 <USBD_LL_StallEP>
                }
              }
              USBD_CtlSendStatus(pdev);
 8013ec6:	6878      	ldr	r0, [r7, #4]
 8013ec8:	f000 fcae 	bl	8014828 <USBD_CtlSendStatus>

              break;
 8013ecc:	e004      	b.n	8013ed8 <USBD_StdEPReq+0xec>

            default:
              USBD_CtlError(pdev, req);
 8013ece:	6839      	ldr	r1, [r7, #0]
 8013ed0:	6878      	ldr	r0, [r7, #4]
 8013ed2:	f000 fbff 	bl	80146d4 <USBD_CtlError>
              break;
 8013ed6:	bf00      	nop
          }
          break;
 8013ed8:	e0e0      	b.n	801409c <USBD_StdEPReq+0x2b0>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 8013eda:	687b      	ldr	r3, [r7, #4]
 8013edc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8013ee0:	2b02      	cmp	r3, #2
 8013ee2:	d002      	beq.n	8013eea <USBD_StdEPReq+0xfe>
 8013ee4:	2b03      	cmp	r3, #3
 8013ee6:	d015      	beq.n	8013f14 <USBD_StdEPReq+0x128>
 8013ee8:	e026      	b.n	8013f38 <USBD_StdEPReq+0x14c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8013eea:	7bbb      	ldrb	r3, [r7, #14]
 8013eec:	2b00      	cmp	r3, #0
 8013eee:	d00c      	beq.n	8013f0a <USBD_StdEPReq+0x11e>
 8013ef0:	7bbb      	ldrb	r3, [r7, #14]
 8013ef2:	2b80      	cmp	r3, #128	@ 0x80
 8013ef4:	d009      	beq.n	8013f0a <USBD_StdEPReq+0x11e>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 8013ef6:	7bbb      	ldrb	r3, [r7, #14]
 8013ef8:	4619      	mov	r1, r3
 8013efa:	6878      	ldr	r0, [r7, #4]
 8013efc:	f000 ff58 	bl	8014db0 <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 8013f00:	2180      	movs	r1, #128	@ 0x80
 8013f02:	6878      	ldr	r0, [r7, #4]
 8013f04:	f000 ff54 	bl	8014db0 <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8013f08:	e01c      	b.n	8013f44 <USBD_StdEPReq+0x158>
                USBD_CtlError(pdev, req);
 8013f0a:	6839      	ldr	r1, [r7, #0]
 8013f0c:	6878      	ldr	r0, [r7, #4]
 8013f0e:	f000 fbe1 	bl	80146d4 <USBD_CtlError>
              break;
 8013f12:	e017      	b.n	8013f44 <USBD_StdEPReq+0x158>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8013f14:	683b      	ldr	r3, [r7, #0]
 8013f16:	885b      	ldrh	r3, [r3, #2]
 8013f18:	2b00      	cmp	r3, #0
 8013f1a:	d112      	bne.n	8013f42 <USBD_StdEPReq+0x156>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8013f1c:	7bbb      	ldrb	r3, [r7, #14]
 8013f1e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8013f22:	2b00      	cmp	r3, #0
 8013f24:	d004      	beq.n	8013f30 <USBD_StdEPReq+0x144>
                {
                  USBD_LL_ClearStallEP(pdev, ep_addr);
 8013f26:	7bbb      	ldrb	r3, [r7, #14]
 8013f28:	4619      	mov	r1, r3
 8013f2a:	6878      	ldr	r0, [r7, #4]
 8013f2c:	f000 ff5f 	bl	8014dee <USBD_LL_ClearStallEP>
                }
                USBD_CtlSendStatus(pdev);
 8013f30:	6878      	ldr	r0, [r7, #4]
 8013f32:	f000 fc79 	bl	8014828 <USBD_CtlSendStatus>
              }
              break;
 8013f36:	e004      	b.n	8013f42 <USBD_StdEPReq+0x156>

            default:
              USBD_CtlError(pdev, req);
 8013f38:	6839      	ldr	r1, [r7, #0]
 8013f3a:	6878      	ldr	r0, [r7, #4]
 8013f3c:	f000 fbca 	bl	80146d4 <USBD_CtlError>
              break;
 8013f40:	e000      	b.n	8013f44 <USBD_StdEPReq+0x158>
              break;
 8013f42:	bf00      	nop
          }
          break;
 8013f44:	e0aa      	b.n	801409c <USBD_StdEPReq+0x2b0>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 8013f46:	687b      	ldr	r3, [r7, #4]
 8013f48:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8013f4c:	2b02      	cmp	r3, #2
 8013f4e:	d002      	beq.n	8013f56 <USBD_StdEPReq+0x16a>
 8013f50:	2b03      	cmp	r3, #3
 8013f52:	d032      	beq.n	8013fba <USBD_StdEPReq+0x1ce>
 8013f54:	e097      	b.n	8014086 <USBD_StdEPReq+0x29a>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8013f56:	7bbb      	ldrb	r3, [r7, #14]
 8013f58:	2b00      	cmp	r3, #0
 8013f5a:	d007      	beq.n	8013f6c <USBD_StdEPReq+0x180>
 8013f5c:	7bbb      	ldrb	r3, [r7, #14]
 8013f5e:	2b80      	cmp	r3, #128	@ 0x80
 8013f60:	d004      	beq.n	8013f6c <USBD_StdEPReq+0x180>
              {
                USBD_CtlError(pdev, req);
 8013f62:	6839      	ldr	r1, [r7, #0]
 8013f64:	6878      	ldr	r0, [r7, #4]
 8013f66:	f000 fbb5 	bl	80146d4 <USBD_CtlError>
                break;
 8013f6a:	e091      	b.n	8014090 <USBD_StdEPReq+0x2a4>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8013f6c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8013f70:	2b00      	cmp	r3, #0
 8013f72:	da0b      	bge.n	8013f8c <USBD_StdEPReq+0x1a0>
 8013f74:	7bbb      	ldrb	r3, [r7, #14]
 8013f76:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8013f7a:	4613      	mov	r3, r2
 8013f7c:	009b      	lsls	r3, r3, #2
 8013f7e:	4413      	add	r3, r2
 8013f80:	009b      	lsls	r3, r3, #2
 8013f82:	3310      	adds	r3, #16
 8013f84:	687a      	ldr	r2, [r7, #4]
 8013f86:	4413      	add	r3, r2
 8013f88:	3304      	adds	r3, #4
 8013f8a:	e00b      	b.n	8013fa4 <USBD_StdEPReq+0x1b8>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8013f8c:	7bbb      	ldrb	r3, [r7, #14]
 8013f8e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8013f92:	4613      	mov	r3, r2
 8013f94:	009b      	lsls	r3, r3, #2
 8013f96:	4413      	add	r3, r2
 8013f98:	009b      	lsls	r3, r3, #2
 8013f9a:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8013f9e:	687a      	ldr	r2, [r7, #4]
 8013fa0:	4413      	add	r3, r2
 8013fa2:	3304      	adds	r3, #4
 8013fa4:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 8013fa6:	68bb      	ldr	r3, [r7, #8]
 8013fa8:	2200      	movs	r2, #0
 8013faa:	601a      	str	r2, [r3, #0]

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 8013fac:	68bb      	ldr	r3, [r7, #8]
 8013fae:	2202      	movs	r2, #2
 8013fb0:	4619      	mov	r1, r3
 8013fb2:	6878      	ldr	r0, [r7, #4]
 8013fb4:	f000 fbf8 	bl	80147a8 <USBD_CtlSendData>
              break;
 8013fb8:	e06a      	b.n	8014090 <USBD_StdEPReq+0x2a4>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 8013fba:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8013fbe:	2b00      	cmp	r3, #0
 8013fc0:	da11      	bge.n	8013fe6 <USBD_StdEPReq+0x1fa>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8013fc2:	7bbb      	ldrb	r3, [r7, #14]
 8013fc4:	f003 020f 	and.w	r2, r3, #15
 8013fc8:	6879      	ldr	r1, [r7, #4]
 8013fca:	4613      	mov	r3, r2
 8013fcc:	009b      	lsls	r3, r3, #2
 8013fce:	4413      	add	r3, r2
 8013fd0:	009b      	lsls	r3, r3, #2
 8013fd2:	440b      	add	r3, r1
 8013fd4:	3318      	adds	r3, #24
 8013fd6:	681b      	ldr	r3, [r3, #0]
 8013fd8:	2b00      	cmp	r3, #0
 8013fda:	d117      	bne.n	801400c <USBD_StdEPReq+0x220>
                {
                  USBD_CtlError(pdev, req);
 8013fdc:	6839      	ldr	r1, [r7, #0]
 8013fde:	6878      	ldr	r0, [r7, #4]
 8013fe0:	f000 fb78 	bl	80146d4 <USBD_CtlError>
                  break;
 8013fe4:	e054      	b.n	8014090 <USBD_StdEPReq+0x2a4>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8013fe6:	7bbb      	ldrb	r3, [r7, #14]
 8013fe8:	f003 020f 	and.w	r2, r3, #15
 8013fec:	6879      	ldr	r1, [r7, #4]
 8013fee:	4613      	mov	r3, r2
 8013ff0:	009b      	lsls	r3, r3, #2
 8013ff2:	4413      	add	r3, r2
 8013ff4:	009b      	lsls	r3, r3, #2
 8013ff6:	440b      	add	r3, r1
 8013ff8:	f503 73ac 	add.w	r3, r3, #344	@ 0x158
 8013ffc:	681b      	ldr	r3, [r3, #0]
 8013ffe:	2b00      	cmp	r3, #0
 8014000:	d104      	bne.n	801400c <USBD_StdEPReq+0x220>
                {
                  USBD_CtlError(pdev, req);
 8014002:	6839      	ldr	r1, [r7, #0]
 8014004:	6878      	ldr	r0, [r7, #4]
 8014006:	f000 fb65 	bl	80146d4 <USBD_CtlError>
                  break;
 801400a:	e041      	b.n	8014090 <USBD_StdEPReq+0x2a4>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 801400c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8014010:	2b00      	cmp	r3, #0
 8014012:	da0b      	bge.n	801402c <USBD_StdEPReq+0x240>
 8014014:	7bbb      	ldrb	r3, [r7, #14]
 8014016:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 801401a:	4613      	mov	r3, r2
 801401c:	009b      	lsls	r3, r3, #2
 801401e:	4413      	add	r3, r2
 8014020:	009b      	lsls	r3, r3, #2
 8014022:	3310      	adds	r3, #16
 8014024:	687a      	ldr	r2, [r7, #4]
 8014026:	4413      	add	r3, r2
 8014028:	3304      	adds	r3, #4
 801402a:	e00b      	b.n	8014044 <USBD_StdEPReq+0x258>
                    &pdev->ep_out[ep_addr & 0x7FU];
 801402c:	7bbb      	ldrb	r3, [r7, #14]
 801402e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8014032:	4613      	mov	r3, r2
 8014034:	009b      	lsls	r3, r3, #2
 8014036:	4413      	add	r3, r2
 8014038:	009b      	lsls	r3, r3, #2
 801403a:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 801403e:	687a      	ldr	r2, [r7, #4]
 8014040:	4413      	add	r3, r2
 8014042:	3304      	adds	r3, #4
 8014044:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8014046:	7bbb      	ldrb	r3, [r7, #14]
 8014048:	2b00      	cmp	r3, #0
 801404a:	d002      	beq.n	8014052 <USBD_StdEPReq+0x266>
 801404c:	7bbb      	ldrb	r3, [r7, #14]
 801404e:	2b80      	cmp	r3, #128	@ 0x80
 8014050:	d103      	bne.n	801405a <USBD_StdEPReq+0x26e>
              {
                pep->status = 0x0000U;
 8014052:	68bb      	ldr	r3, [r7, #8]
 8014054:	2200      	movs	r2, #0
 8014056:	601a      	str	r2, [r3, #0]
 8014058:	e00e      	b.n	8014078 <USBD_StdEPReq+0x28c>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr))
 801405a:	7bbb      	ldrb	r3, [r7, #14]
 801405c:	4619      	mov	r1, r3
 801405e:	6878      	ldr	r0, [r7, #4]
 8014060:	f000 fee4 	bl	8014e2c <USBD_LL_IsStallEP>
 8014064:	4603      	mov	r3, r0
 8014066:	2b00      	cmp	r3, #0
 8014068:	d003      	beq.n	8014072 <USBD_StdEPReq+0x286>
              {
                pep->status = 0x0001U;
 801406a:	68bb      	ldr	r3, [r7, #8]
 801406c:	2201      	movs	r2, #1
 801406e:	601a      	str	r2, [r3, #0]
 8014070:	e002      	b.n	8014078 <USBD_StdEPReq+0x28c>
              }
              else
              {
                pep->status = 0x0000U;
 8014072:	68bb      	ldr	r3, [r7, #8]
 8014074:	2200      	movs	r2, #0
 8014076:	601a      	str	r2, [r3, #0]
              }

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 8014078:	68bb      	ldr	r3, [r7, #8]
 801407a:	2202      	movs	r2, #2
 801407c:	4619      	mov	r1, r3
 801407e:	6878      	ldr	r0, [r7, #4]
 8014080:	f000 fb92 	bl	80147a8 <USBD_CtlSendData>
              break;
 8014084:	e004      	b.n	8014090 <USBD_StdEPReq+0x2a4>

            default:
              USBD_CtlError(pdev, req);
 8014086:	6839      	ldr	r1, [r7, #0]
 8014088:	6878      	ldr	r0, [r7, #4]
 801408a:	f000 fb23 	bl	80146d4 <USBD_CtlError>
              break;
 801408e:	bf00      	nop
          }
          break;
 8014090:	e004      	b.n	801409c <USBD_StdEPReq+0x2b0>

        default:
          USBD_CtlError(pdev, req);
 8014092:	6839      	ldr	r1, [r7, #0]
 8014094:	6878      	ldr	r0, [r7, #4]
 8014096:	f000 fb1d 	bl	80146d4 <USBD_CtlError>
          break;
 801409a:	bf00      	nop
      }
      break;
 801409c:	e004      	b.n	80140a8 <USBD_StdEPReq+0x2bc>

    default:
      USBD_CtlError(pdev, req);
 801409e:	6839      	ldr	r1, [r7, #0]
 80140a0:	6878      	ldr	r0, [r7, #4]
 80140a2:	f000 fb17 	bl	80146d4 <USBD_CtlError>
      break;
 80140a6:	bf00      	nop
  }

  return ret;
 80140a8:	7bfb      	ldrb	r3, [r7, #15]
}
 80140aa:	4618      	mov	r0, r3
 80140ac:	3710      	adds	r7, #16
 80140ae:	46bd      	mov	sp, r7
 80140b0:	bd80      	pop	{r7, pc}
	...

080140b4 <USBD_GetDescriptor>:
* @param  req: usb request
* @retval status
*/
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 80140b4:	b580      	push	{r7, lr}
 80140b6:	b084      	sub	sp, #16
 80140b8:	af00      	add	r7, sp, #0
 80140ba:	6078      	str	r0, [r7, #4]
 80140bc:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 80140be:	2300      	movs	r3, #0
 80140c0:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 80140c2:	2300      	movs	r3, #0
 80140c4:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 80140c6:	2300      	movs	r3, #0
 80140c8:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 80140ca:	683b      	ldr	r3, [r7, #0]
 80140cc:	885b      	ldrh	r3, [r3, #2]
 80140ce:	0a1b      	lsrs	r3, r3, #8
 80140d0:	b29b      	uxth	r3, r3
 80140d2:	3b01      	subs	r3, #1
 80140d4:	2b06      	cmp	r3, #6
 80140d6:	f200 8128 	bhi.w	801432a <USBD_GetDescriptor+0x276>
 80140da:	a201      	add	r2, pc, #4	@ (adr r2, 80140e0 <USBD_GetDescriptor+0x2c>)
 80140dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80140e0:	080140fd 	.word	0x080140fd
 80140e4:	08014115 	.word	0x08014115
 80140e8:	08014155 	.word	0x08014155
 80140ec:	0801432b 	.word	0x0801432b
 80140f0:	0801432b 	.word	0x0801432b
 80140f4:	080142cb 	.word	0x080142cb
 80140f8:	080142f7 	.word	0x080142f7
        err++;
      }
      break;
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 80140fc:	687b      	ldr	r3, [r7, #4]
 80140fe:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 8014102:	681b      	ldr	r3, [r3, #0]
 8014104:	687a      	ldr	r2, [r7, #4]
 8014106:	7c12      	ldrb	r2, [r2, #16]
 8014108:	f107 0108 	add.w	r1, r7, #8
 801410c:	4610      	mov	r0, r2
 801410e:	4798      	blx	r3
 8014110:	60f8      	str	r0, [r7, #12]
      break;
 8014112:	e112      	b.n	801433a <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8014114:	687b      	ldr	r3, [r7, #4]
 8014116:	7c1b      	ldrb	r3, [r3, #16]
 8014118:	2b00      	cmp	r3, #0
 801411a:	d10d      	bne.n	8014138 <USBD_GetDescriptor+0x84>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 801411c:	687b      	ldr	r3, [r7, #4]
 801411e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8014122:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8014124:	f107 0208 	add.w	r2, r7, #8
 8014128:	4610      	mov	r0, r2
 801412a:	4798      	blx	r3
 801412c:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 801412e:	68fb      	ldr	r3, [r7, #12]
 8014130:	3301      	adds	r3, #1
 8014132:	2202      	movs	r2, #2
 8014134:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 8014136:	e100      	b.n	801433a <USBD_GetDescriptor+0x286>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 8014138:	687b      	ldr	r3, [r7, #4]
 801413a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 801413e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8014140:	f107 0208 	add.w	r2, r7, #8
 8014144:	4610      	mov	r0, r2
 8014146:	4798      	blx	r3
 8014148:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 801414a:	68fb      	ldr	r3, [r7, #12]
 801414c:	3301      	adds	r3, #1
 801414e:	2202      	movs	r2, #2
 8014150:	701a      	strb	r2, [r3, #0]
      break;
 8014152:	e0f2      	b.n	801433a <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8014154:	683b      	ldr	r3, [r7, #0]
 8014156:	885b      	ldrh	r3, [r3, #2]
 8014158:	b2db      	uxtb	r3, r3
 801415a:	2b05      	cmp	r3, #5
 801415c:	f200 80ac 	bhi.w	80142b8 <USBD_GetDescriptor+0x204>
 8014160:	a201      	add	r2, pc, #4	@ (adr r2, 8014168 <USBD_GetDescriptor+0xb4>)
 8014162:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8014166:	bf00      	nop
 8014168:	08014181 	.word	0x08014181
 801416c:	080141b5 	.word	0x080141b5
 8014170:	080141e9 	.word	0x080141e9
 8014174:	0801421d 	.word	0x0801421d
 8014178:	08014251 	.word	0x08014251
 801417c:	08014285 	.word	0x08014285
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8014180:	687b      	ldr	r3, [r7, #4]
 8014182:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 8014186:	685b      	ldr	r3, [r3, #4]
 8014188:	2b00      	cmp	r3, #0
 801418a:	d00b      	beq.n	80141a4 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 801418c:	687b      	ldr	r3, [r7, #4]
 801418e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 8014192:	685b      	ldr	r3, [r3, #4]
 8014194:	687a      	ldr	r2, [r7, #4]
 8014196:	7c12      	ldrb	r2, [r2, #16]
 8014198:	f107 0108 	add.w	r1, r7, #8
 801419c:	4610      	mov	r0, r2
 801419e:	4798      	blx	r3
 80141a0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80141a2:	e091      	b.n	80142c8 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80141a4:	6839      	ldr	r1, [r7, #0]
 80141a6:	6878      	ldr	r0, [r7, #4]
 80141a8:	f000 fa94 	bl	80146d4 <USBD_CtlError>
            err++;
 80141ac:	7afb      	ldrb	r3, [r7, #11]
 80141ae:	3301      	adds	r3, #1
 80141b0:	72fb      	strb	r3, [r7, #11]
          break;
 80141b2:	e089      	b.n	80142c8 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 80141b4:	687b      	ldr	r3, [r7, #4]
 80141b6:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 80141ba:	689b      	ldr	r3, [r3, #8]
 80141bc:	2b00      	cmp	r3, #0
 80141be:	d00b      	beq.n	80141d8 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 80141c0:	687b      	ldr	r3, [r7, #4]
 80141c2:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 80141c6:	689b      	ldr	r3, [r3, #8]
 80141c8:	687a      	ldr	r2, [r7, #4]
 80141ca:	7c12      	ldrb	r2, [r2, #16]
 80141cc:	f107 0108 	add.w	r1, r7, #8
 80141d0:	4610      	mov	r0, r2
 80141d2:	4798      	blx	r3
 80141d4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80141d6:	e077      	b.n	80142c8 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80141d8:	6839      	ldr	r1, [r7, #0]
 80141da:	6878      	ldr	r0, [r7, #4]
 80141dc:	f000 fa7a 	bl	80146d4 <USBD_CtlError>
            err++;
 80141e0:	7afb      	ldrb	r3, [r7, #11]
 80141e2:	3301      	adds	r3, #1
 80141e4:	72fb      	strb	r3, [r7, #11]
          break;
 80141e6:	e06f      	b.n	80142c8 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 80141e8:	687b      	ldr	r3, [r7, #4]
 80141ea:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 80141ee:	68db      	ldr	r3, [r3, #12]
 80141f0:	2b00      	cmp	r3, #0
 80141f2:	d00b      	beq.n	801420c <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 80141f4:	687b      	ldr	r3, [r7, #4]
 80141f6:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 80141fa:	68db      	ldr	r3, [r3, #12]
 80141fc:	687a      	ldr	r2, [r7, #4]
 80141fe:	7c12      	ldrb	r2, [r2, #16]
 8014200:	f107 0108 	add.w	r1, r7, #8
 8014204:	4610      	mov	r0, r2
 8014206:	4798      	blx	r3
 8014208:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 801420a:	e05d      	b.n	80142c8 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 801420c:	6839      	ldr	r1, [r7, #0]
 801420e:	6878      	ldr	r0, [r7, #4]
 8014210:	f000 fa60 	bl	80146d4 <USBD_CtlError>
            err++;
 8014214:	7afb      	ldrb	r3, [r7, #11]
 8014216:	3301      	adds	r3, #1
 8014218:	72fb      	strb	r3, [r7, #11]
          break;
 801421a:	e055      	b.n	80142c8 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 801421c:	687b      	ldr	r3, [r7, #4]
 801421e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 8014222:	691b      	ldr	r3, [r3, #16]
 8014224:	2b00      	cmp	r3, #0
 8014226:	d00b      	beq.n	8014240 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8014228:	687b      	ldr	r3, [r7, #4]
 801422a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 801422e:	691b      	ldr	r3, [r3, #16]
 8014230:	687a      	ldr	r2, [r7, #4]
 8014232:	7c12      	ldrb	r2, [r2, #16]
 8014234:	f107 0108 	add.w	r1, r7, #8
 8014238:	4610      	mov	r0, r2
 801423a:	4798      	blx	r3
 801423c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 801423e:	e043      	b.n	80142c8 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8014240:	6839      	ldr	r1, [r7, #0]
 8014242:	6878      	ldr	r0, [r7, #4]
 8014244:	f000 fa46 	bl	80146d4 <USBD_CtlError>
            err++;
 8014248:	7afb      	ldrb	r3, [r7, #11]
 801424a:	3301      	adds	r3, #1
 801424c:	72fb      	strb	r3, [r7, #11]
          break;
 801424e:	e03b      	b.n	80142c8 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8014250:	687b      	ldr	r3, [r7, #4]
 8014252:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 8014256:	695b      	ldr	r3, [r3, #20]
 8014258:	2b00      	cmp	r3, #0
 801425a:	d00b      	beq.n	8014274 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 801425c:	687b      	ldr	r3, [r7, #4]
 801425e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 8014262:	695b      	ldr	r3, [r3, #20]
 8014264:	687a      	ldr	r2, [r7, #4]
 8014266:	7c12      	ldrb	r2, [r2, #16]
 8014268:	f107 0108 	add.w	r1, r7, #8
 801426c:	4610      	mov	r0, r2
 801426e:	4798      	blx	r3
 8014270:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8014272:	e029      	b.n	80142c8 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8014274:	6839      	ldr	r1, [r7, #0]
 8014276:	6878      	ldr	r0, [r7, #4]
 8014278:	f000 fa2c 	bl	80146d4 <USBD_CtlError>
            err++;
 801427c:	7afb      	ldrb	r3, [r7, #11]
 801427e:	3301      	adds	r3, #1
 8014280:	72fb      	strb	r3, [r7, #11]
          break;
 8014282:	e021      	b.n	80142c8 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8014284:	687b      	ldr	r3, [r7, #4]
 8014286:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 801428a:	699b      	ldr	r3, [r3, #24]
 801428c:	2b00      	cmp	r3, #0
 801428e:	d00b      	beq.n	80142a8 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8014290:	687b      	ldr	r3, [r7, #4]
 8014292:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 8014296:	699b      	ldr	r3, [r3, #24]
 8014298:	687a      	ldr	r2, [r7, #4]
 801429a:	7c12      	ldrb	r2, [r2, #16]
 801429c:	f107 0108 	add.w	r1, r7, #8
 80142a0:	4610      	mov	r0, r2
 80142a2:	4798      	blx	r3
 80142a4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80142a6:	e00f      	b.n	80142c8 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80142a8:	6839      	ldr	r1, [r7, #0]
 80142aa:	6878      	ldr	r0, [r7, #4]
 80142ac:	f000 fa12 	bl	80146d4 <USBD_CtlError>
            err++;
 80142b0:	7afb      	ldrb	r3, [r7, #11]
 80142b2:	3301      	adds	r3, #1
 80142b4:	72fb      	strb	r3, [r7, #11]
          break;
 80142b6:	e007      	b.n	80142c8 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
#else
          USBD_CtlError(pdev, req);
 80142b8:	6839      	ldr	r1, [r7, #0]
 80142ba:	6878      	ldr	r0, [r7, #4]
 80142bc:	f000 fa0a 	bl	80146d4 <USBD_CtlError>
          err++;
 80142c0:	7afb      	ldrb	r3, [r7, #11]
 80142c2:	3301      	adds	r3, #1
 80142c4:	72fb      	strb	r3, [r7, #11]
#endif
      }
      break;
 80142c6:	e038      	b.n	801433a <USBD_GetDescriptor+0x286>
 80142c8:	e037      	b.n	801433a <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80142ca:	687b      	ldr	r3, [r7, #4]
 80142cc:	7c1b      	ldrb	r3, [r3, #16]
 80142ce:	2b00      	cmp	r3, #0
 80142d0:	d109      	bne.n	80142e6 <USBD_GetDescriptor+0x232>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 80142d2:	687b      	ldr	r3, [r7, #4]
 80142d4:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80142d8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80142da:	f107 0208 	add.w	r2, r7, #8
 80142de:	4610      	mov	r0, r2
 80142e0:	4798      	blx	r3
 80142e2:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 80142e4:	e029      	b.n	801433a <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 80142e6:	6839      	ldr	r1, [r7, #0]
 80142e8:	6878      	ldr	r0, [r7, #4]
 80142ea:	f000 f9f3 	bl	80146d4 <USBD_CtlError>
        err++;
 80142ee:	7afb      	ldrb	r3, [r7, #11]
 80142f0:	3301      	adds	r3, #1
 80142f2:	72fb      	strb	r3, [r7, #11]
      break;
 80142f4:	e021      	b.n	801433a <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80142f6:	687b      	ldr	r3, [r7, #4]
 80142f8:	7c1b      	ldrb	r3, [r3, #16]
 80142fa:	2b00      	cmp	r3, #0
 80142fc:	d10d      	bne.n	801431a <USBD_GetDescriptor+0x266>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 80142fe:	687b      	ldr	r3, [r7, #4]
 8014300:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8014304:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8014306:	f107 0208 	add.w	r2, r7, #8
 801430a:	4610      	mov	r0, r2
 801430c:	4798      	blx	r3
 801430e:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8014310:	68fb      	ldr	r3, [r7, #12]
 8014312:	3301      	adds	r3, #1
 8014314:	2207      	movs	r2, #7
 8014316:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8014318:	e00f      	b.n	801433a <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 801431a:	6839      	ldr	r1, [r7, #0]
 801431c:	6878      	ldr	r0, [r7, #4]
 801431e:	f000 f9d9 	bl	80146d4 <USBD_CtlError>
        err++;
 8014322:	7afb      	ldrb	r3, [r7, #11]
 8014324:	3301      	adds	r3, #1
 8014326:	72fb      	strb	r3, [r7, #11]
      break;
 8014328:	e007      	b.n	801433a <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 801432a:	6839      	ldr	r1, [r7, #0]
 801432c:	6878      	ldr	r0, [r7, #4]
 801432e:	f000 f9d1 	bl	80146d4 <USBD_CtlError>
      err++;
 8014332:	7afb      	ldrb	r3, [r7, #11]
 8014334:	3301      	adds	r3, #1
 8014336:	72fb      	strb	r3, [r7, #11]
      break;
 8014338:	bf00      	nop
  }

  if (err != 0U)
 801433a:	7afb      	ldrb	r3, [r7, #11]
 801433c:	2b00      	cmp	r3, #0
 801433e:	d11c      	bne.n	801437a <USBD_GetDescriptor+0x2c6>
  {
    return;
  }
  else
  {
    if ((len != 0U) && (req->wLength != 0U))
 8014340:	893b      	ldrh	r3, [r7, #8]
 8014342:	2b00      	cmp	r3, #0
 8014344:	d011      	beq.n	801436a <USBD_GetDescriptor+0x2b6>
 8014346:	683b      	ldr	r3, [r7, #0]
 8014348:	88db      	ldrh	r3, [r3, #6]
 801434a:	2b00      	cmp	r3, #0
 801434c:	d00d      	beq.n	801436a <USBD_GetDescriptor+0x2b6>
    {
      len = MIN(len, req->wLength);
 801434e:	683b      	ldr	r3, [r7, #0]
 8014350:	88da      	ldrh	r2, [r3, #6]
 8014352:	893b      	ldrh	r3, [r7, #8]
 8014354:	4293      	cmp	r3, r2
 8014356:	bf28      	it	cs
 8014358:	4613      	movcs	r3, r2
 801435a:	b29b      	uxth	r3, r3
 801435c:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 801435e:	893b      	ldrh	r3, [r7, #8]
 8014360:	461a      	mov	r2, r3
 8014362:	68f9      	ldr	r1, [r7, #12]
 8014364:	6878      	ldr	r0, [r7, #4]
 8014366:	f000 fa1f 	bl	80147a8 <USBD_CtlSendData>
    }

    if (req->wLength == 0U)
 801436a:	683b      	ldr	r3, [r7, #0]
 801436c:	88db      	ldrh	r3, [r3, #6]
 801436e:	2b00      	cmp	r3, #0
 8014370:	d104      	bne.n	801437c <USBD_GetDescriptor+0x2c8>
    {
      (void)USBD_CtlSendStatus(pdev);
 8014372:	6878      	ldr	r0, [r7, #4]
 8014374:	f000 fa58 	bl	8014828 <USBD_CtlSendStatus>
 8014378:	e000      	b.n	801437c <USBD_GetDescriptor+0x2c8>
    return;
 801437a:	bf00      	nop
    }
  }
}
 801437c:	3710      	adds	r7, #16
 801437e:	46bd      	mov	sp, r7
 8014380:	bd80      	pop	{r7, pc}
 8014382:	bf00      	nop

08014384 <USBD_SetAddress>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetAddress(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 8014384:	b580      	push	{r7, lr}
 8014386:	b084      	sub	sp, #16
 8014388:	af00      	add	r7, sp, #0
 801438a:	6078      	str	r0, [r7, #4]
 801438c:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 801438e:	683b      	ldr	r3, [r7, #0]
 8014390:	889b      	ldrh	r3, [r3, #4]
 8014392:	2b00      	cmp	r3, #0
 8014394:	d130      	bne.n	80143f8 <USBD_SetAddress+0x74>
 8014396:	683b      	ldr	r3, [r7, #0]
 8014398:	88db      	ldrh	r3, [r3, #6]
 801439a:	2b00      	cmp	r3, #0
 801439c:	d12c      	bne.n	80143f8 <USBD_SetAddress+0x74>
 801439e:	683b      	ldr	r3, [r7, #0]
 80143a0:	885b      	ldrh	r3, [r3, #2]
 80143a2:	2b7f      	cmp	r3, #127	@ 0x7f
 80143a4:	d828      	bhi.n	80143f8 <USBD_SetAddress+0x74>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 80143a6:	683b      	ldr	r3, [r7, #0]
 80143a8:	885b      	ldrh	r3, [r3, #2]
 80143aa:	b2db      	uxtb	r3, r3
 80143ac:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80143b0:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80143b2:	687b      	ldr	r3, [r7, #4]
 80143b4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80143b8:	2b03      	cmp	r3, #3
 80143ba:	d104      	bne.n	80143c6 <USBD_SetAddress+0x42>
    {
      USBD_CtlError(pdev, req);
 80143bc:	6839      	ldr	r1, [r7, #0]
 80143be:	6878      	ldr	r0, [r7, #4]
 80143c0:	f000 f988 	bl	80146d4 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80143c4:	e01d      	b.n	8014402 <USBD_SetAddress+0x7e>
    }
    else
    {
      pdev->dev_address = dev_addr;
 80143c6:	687b      	ldr	r3, [r7, #4]
 80143c8:	7bfa      	ldrb	r2, [r7, #15]
 80143ca:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      USBD_LL_SetUSBAddress(pdev, dev_addr);
 80143ce:	7bfb      	ldrb	r3, [r7, #15]
 80143d0:	4619      	mov	r1, r3
 80143d2:	6878      	ldr	r0, [r7, #4]
 80143d4:	f000 fd55 	bl	8014e82 <USBD_LL_SetUSBAddress>
      USBD_CtlSendStatus(pdev);
 80143d8:	6878      	ldr	r0, [r7, #4]
 80143da:	f000 fa25 	bl	8014828 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 80143de:	7bfb      	ldrb	r3, [r7, #15]
 80143e0:	2b00      	cmp	r3, #0
 80143e2:	d004      	beq.n	80143ee <USBD_SetAddress+0x6a>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 80143e4:	687b      	ldr	r3, [r7, #4]
 80143e6:	2202      	movs	r2, #2
 80143e8:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80143ec:	e009      	b.n	8014402 <USBD_SetAddress+0x7e>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 80143ee:	687b      	ldr	r3, [r7, #4]
 80143f0:	2201      	movs	r2, #1
 80143f2:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80143f6:	e004      	b.n	8014402 <USBD_SetAddress+0x7e>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 80143f8:	6839      	ldr	r1, [r7, #0]
 80143fa:	6878      	ldr	r0, [r7, #4]
 80143fc:	f000 f96a 	bl	80146d4 <USBD_CtlError>
  }
}
 8014400:	bf00      	nop
 8014402:	bf00      	nop
 8014404:	3710      	adds	r7, #16
 8014406:	46bd      	mov	sp, r7
 8014408:	bd80      	pop	{r7, pc}
	...

0801440c <USBD_SetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 801440c:	b580      	push	{r7, lr}
 801440e:	b082      	sub	sp, #8
 8014410:	af00      	add	r7, sp, #0
 8014412:	6078      	str	r0, [r7, #4]
 8014414:	6039      	str	r1, [r7, #0]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 8014416:	683b      	ldr	r3, [r7, #0]
 8014418:	885b      	ldrh	r3, [r3, #2]
 801441a:	b2da      	uxtb	r2, r3
 801441c:	4b41      	ldr	r3, [pc, #260]	@ (8014524 <USBD_SetConfig+0x118>)
 801441e:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8014420:	4b40      	ldr	r3, [pc, #256]	@ (8014524 <USBD_SetConfig+0x118>)
 8014422:	781b      	ldrb	r3, [r3, #0]
 8014424:	2b01      	cmp	r3, #1
 8014426:	d904      	bls.n	8014432 <USBD_SetConfig+0x26>
  {
    USBD_CtlError(pdev, req);
 8014428:	6839      	ldr	r1, [r7, #0]
 801442a:	6878      	ldr	r0, [r7, #4]
 801442c:	f000 f952 	bl	80146d4 <USBD_CtlError>
 8014430:	e075      	b.n	801451e <USBD_SetConfig+0x112>
  }
  else
  {
    switch (pdev->dev_state)
 8014432:	687b      	ldr	r3, [r7, #4]
 8014434:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8014438:	2b02      	cmp	r3, #2
 801443a:	d002      	beq.n	8014442 <USBD_SetConfig+0x36>
 801443c:	2b03      	cmp	r3, #3
 801443e:	d023      	beq.n	8014488 <USBD_SetConfig+0x7c>
 8014440:	e062      	b.n	8014508 <USBD_SetConfig+0xfc>
    {
      case USBD_STATE_ADDRESSED:
        if (cfgidx)
 8014442:	4b38      	ldr	r3, [pc, #224]	@ (8014524 <USBD_SetConfig+0x118>)
 8014444:	781b      	ldrb	r3, [r3, #0]
 8014446:	2b00      	cmp	r3, #0
 8014448:	d01a      	beq.n	8014480 <USBD_SetConfig+0x74>
        {
          pdev->dev_config = cfgidx;
 801444a:	4b36      	ldr	r3, [pc, #216]	@ (8014524 <USBD_SetConfig+0x118>)
 801444c:	781b      	ldrb	r3, [r3, #0]
 801444e:	461a      	mov	r2, r3
 8014450:	687b      	ldr	r3, [r7, #4]
 8014452:	605a      	str	r2, [r3, #4]
          pdev->dev_state = USBD_STATE_CONFIGURED;
 8014454:	687b      	ldr	r3, [r7, #4]
 8014456:	2203      	movs	r2, #3
 8014458:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 801445c:	4b31      	ldr	r3, [pc, #196]	@ (8014524 <USBD_SetConfig+0x118>)
 801445e:	781b      	ldrb	r3, [r3, #0]
 8014460:	4619      	mov	r1, r3
 8014462:	6878      	ldr	r0, [r7, #4]
 8014464:	f7ff f9e8 	bl	8013838 <USBD_SetClassConfig>
 8014468:	4603      	mov	r3, r0
 801446a:	2b02      	cmp	r3, #2
 801446c:	d104      	bne.n	8014478 <USBD_SetConfig+0x6c>
          {
            USBD_CtlError(pdev, req);
 801446e:	6839      	ldr	r1, [r7, #0]
 8014470:	6878      	ldr	r0, [r7, #4]
 8014472:	f000 f92f 	bl	80146d4 <USBD_CtlError>
            return;
 8014476:	e052      	b.n	801451e <USBD_SetConfig+0x112>
          }
          USBD_CtlSendStatus(pdev);
 8014478:	6878      	ldr	r0, [r7, #4]
 801447a:	f000 f9d5 	bl	8014828 <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 801447e:	e04e      	b.n	801451e <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 8014480:	6878      	ldr	r0, [r7, #4]
 8014482:	f000 f9d1 	bl	8014828 <USBD_CtlSendStatus>
        break;
 8014486:	e04a      	b.n	801451e <USBD_SetConfig+0x112>

      case USBD_STATE_CONFIGURED:
        if (cfgidx == 0U)
 8014488:	4b26      	ldr	r3, [pc, #152]	@ (8014524 <USBD_SetConfig+0x118>)
 801448a:	781b      	ldrb	r3, [r3, #0]
 801448c:	2b00      	cmp	r3, #0
 801448e:	d112      	bne.n	80144b6 <USBD_SetConfig+0xaa>
        {
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8014490:	687b      	ldr	r3, [r7, #4]
 8014492:	2202      	movs	r2, #2
 8014494:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
          pdev->dev_config = cfgidx;
 8014498:	4b22      	ldr	r3, [pc, #136]	@ (8014524 <USBD_SetConfig+0x118>)
 801449a:	781b      	ldrb	r3, [r3, #0]
 801449c:	461a      	mov	r2, r3
 801449e:	687b      	ldr	r3, [r7, #4]
 80144a0:	605a      	str	r2, [r3, #4]
          USBD_ClrClassConfig(pdev, cfgidx);
 80144a2:	4b20      	ldr	r3, [pc, #128]	@ (8014524 <USBD_SetConfig+0x118>)
 80144a4:	781b      	ldrb	r3, [r3, #0]
 80144a6:	4619      	mov	r1, r3
 80144a8:	6878      	ldr	r0, [r7, #4]
 80144aa:	f7ff f9e4 	bl	8013876 <USBD_ClrClassConfig>
          USBD_CtlSendStatus(pdev);
 80144ae:	6878      	ldr	r0, [r7, #4]
 80144b0:	f000 f9ba 	bl	8014828 <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 80144b4:	e033      	b.n	801451e <USBD_SetConfig+0x112>
        else if (cfgidx != pdev->dev_config)
 80144b6:	4b1b      	ldr	r3, [pc, #108]	@ (8014524 <USBD_SetConfig+0x118>)
 80144b8:	781b      	ldrb	r3, [r3, #0]
 80144ba:	461a      	mov	r2, r3
 80144bc:	687b      	ldr	r3, [r7, #4]
 80144be:	685b      	ldr	r3, [r3, #4]
 80144c0:	429a      	cmp	r2, r3
 80144c2:	d01d      	beq.n	8014500 <USBD_SetConfig+0xf4>
          USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 80144c4:	687b      	ldr	r3, [r7, #4]
 80144c6:	685b      	ldr	r3, [r3, #4]
 80144c8:	b2db      	uxtb	r3, r3
 80144ca:	4619      	mov	r1, r3
 80144cc:	6878      	ldr	r0, [r7, #4]
 80144ce:	f7ff f9d2 	bl	8013876 <USBD_ClrClassConfig>
          pdev->dev_config = cfgidx;
 80144d2:	4b14      	ldr	r3, [pc, #80]	@ (8014524 <USBD_SetConfig+0x118>)
 80144d4:	781b      	ldrb	r3, [r3, #0]
 80144d6:	461a      	mov	r2, r3
 80144d8:	687b      	ldr	r3, [r7, #4]
 80144da:	605a      	str	r2, [r3, #4]
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 80144dc:	4b11      	ldr	r3, [pc, #68]	@ (8014524 <USBD_SetConfig+0x118>)
 80144de:	781b      	ldrb	r3, [r3, #0]
 80144e0:	4619      	mov	r1, r3
 80144e2:	6878      	ldr	r0, [r7, #4]
 80144e4:	f7ff f9a8 	bl	8013838 <USBD_SetClassConfig>
 80144e8:	4603      	mov	r3, r0
 80144ea:	2b02      	cmp	r3, #2
 80144ec:	d104      	bne.n	80144f8 <USBD_SetConfig+0xec>
            USBD_CtlError(pdev, req);
 80144ee:	6839      	ldr	r1, [r7, #0]
 80144f0:	6878      	ldr	r0, [r7, #4]
 80144f2:	f000 f8ef 	bl	80146d4 <USBD_CtlError>
            return;
 80144f6:	e012      	b.n	801451e <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 80144f8:	6878      	ldr	r0, [r7, #4]
 80144fa:	f000 f995 	bl	8014828 <USBD_CtlSendStatus>
        break;
 80144fe:	e00e      	b.n	801451e <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 8014500:	6878      	ldr	r0, [r7, #4]
 8014502:	f000 f991 	bl	8014828 <USBD_CtlSendStatus>
        break;
 8014506:	e00a      	b.n	801451e <USBD_SetConfig+0x112>

      default:
        USBD_CtlError(pdev, req);
 8014508:	6839      	ldr	r1, [r7, #0]
 801450a:	6878      	ldr	r0, [r7, #4]
 801450c:	f000 f8e2 	bl	80146d4 <USBD_CtlError>
        USBD_ClrClassConfig(pdev, cfgidx);
 8014510:	4b04      	ldr	r3, [pc, #16]	@ (8014524 <USBD_SetConfig+0x118>)
 8014512:	781b      	ldrb	r3, [r3, #0]
 8014514:	4619      	mov	r1, r3
 8014516:	6878      	ldr	r0, [r7, #4]
 8014518:	f7ff f9ad 	bl	8013876 <USBD_ClrClassConfig>
        break;
 801451c:	bf00      	nop
    }
  }
}
 801451e:	3708      	adds	r7, #8
 8014520:	46bd      	mov	sp, r7
 8014522:	bd80      	pop	{r7, pc}
 8014524:	2000026c 	.word	0x2000026c

08014528 <USBD_GetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8014528:	b580      	push	{r7, lr}
 801452a:	b082      	sub	sp, #8
 801452c:	af00      	add	r7, sp, #0
 801452e:	6078      	str	r0, [r7, #4]
 8014530:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 8014532:	683b      	ldr	r3, [r7, #0]
 8014534:	88db      	ldrh	r3, [r3, #6]
 8014536:	2b01      	cmp	r3, #1
 8014538:	d004      	beq.n	8014544 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 801453a:	6839      	ldr	r1, [r7, #0]
 801453c:	6878      	ldr	r0, [r7, #4]
 801453e:	f000 f8c9 	bl	80146d4 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 8014542:	e022      	b.n	801458a <USBD_GetConfig+0x62>
    switch (pdev->dev_state)
 8014544:	687b      	ldr	r3, [r7, #4]
 8014546:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 801454a:	2b02      	cmp	r3, #2
 801454c:	dc02      	bgt.n	8014554 <USBD_GetConfig+0x2c>
 801454e:	2b00      	cmp	r3, #0
 8014550:	dc03      	bgt.n	801455a <USBD_GetConfig+0x32>
 8014552:	e015      	b.n	8014580 <USBD_GetConfig+0x58>
 8014554:	2b03      	cmp	r3, #3
 8014556:	d00b      	beq.n	8014570 <USBD_GetConfig+0x48>
 8014558:	e012      	b.n	8014580 <USBD_GetConfig+0x58>
        pdev->dev_default_config = 0U;
 801455a:	687b      	ldr	r3, [r7, #4]
 801455c:	2200      	movs	r2, #0
 801455e:	609a      	str	r2, [r3, #8]
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_default_config, 1U);
 8014560:	687b      	ldr	r3, [r7, #4]
 8014562:	3308      	adds	r3, #8
 8014564:	2201      	movs	r2, #1
 8014566:	4619      	mov	r1, r3
 8014568:	6878      	ldr	r0, [r7, #4]
 801456a:	f000 f91d 	bl	80147a8 <USBD_CtlSendData>
        break;
 801456e:	e00c      	b.n	801458a <USBD_GetConfig+0x62>
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config, 1U);
 8014570:	687b      	ldr	r3, [r7, #4]
 8014572:	3304      	adds	r3, #4
 8014574:	2201      	movs	r2, #1
 8014576:	4619      	mov	r1, r3
 8014578:	6878      	ldr	r0, [r7, #4]
 801457a:	f000 f915 	bl	80147a8 <USBD_CtlSendData>
        break;
 801457e:	e004      	b.n	801458a <USBD_GetConfig+0x62>
        USBD_CtlError(pdev, req);
 8014580:	6839      	ldr	r1, [r7, #0]
 8014582:	6878      	ldr	r0, [r7, #4]
 8014584:	f000 f8a6 	bl	80146d4 <USBD_CtlError>
        break;
 8014588:	bf00      	nop
}
 801458a:	bf00      	nop
 801458c:	3708      	adds	r7, #8
 801458e:	46bd      	mov	sp, r7
 8014590:	bd80      	pop	{r7, pc}

08014592 <USBD_GetStatus>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8014592:	b580      	push	{r7, lr}
 8014594:	b082      	sub	sp, #8
 8014596:	af00      	add	r7, sp, #0
 8014598:	6078      	str	r0, [r7, #4]
 801459a:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 801459c:	687b      	ldr	r3, [r7, #4]
 801459e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80145a2:	3b01      	subs	r3, #1
 80145a4:	2b02      	cmp	r3, #2
 80145a6:	d81e      	bhi.n	80145e6 <USBD_GetStatus+0x54>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 80145a8:	683b      	ldr	r3, [r7, #0]
 80145aa:	88db      	ldrh	r3, [r3, #6]
 80145ac:	2b02      	cmp	r3, #2
 80145ae:	d004      	beq.n	80145ba <USBD_GetStatus+0x28>
      {
        USBD_CtlError(pdev, req);
 80145b0:	6839      	ldr	r1, [r7, #0]
 80145b2:	6878      	ldr	r0, [r7, #4]
 80145b4:	f000 f88e 	bl	80146d4 <USBD_CtlError>
        break;
 80145b8:	e01a      	b.n	80145f0 <USBD_GetStatus+0x5e>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 80145ba:	687b      	ldr	r3, [r7, #4]
 80145bc:	2201      	movs	r2, #1
 80145be:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup)
 80145c0:	687b      	ldr	r3, [r7, #4]
 80145c2:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 80145c6:	2b00      	cmp	r3, #0
 80145c8:	d005      	beq.n	80145d6 <USBD_GetStatus+0x44>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 80145ca:	687b      	ldr	r3, [r7, #4]
 80145cc:	68db      	ldr	r3, [r3, #12]
 80145ce:	f043 0202 	orr.w	r2, r3, #2
 80145d2:	687b      	ldr	r3, [r7, #4]
 80145d4:	60da      	str	r2, [r3, #12]
      }

      USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config_status, 2U);
 80145d6:	687b      	ldr	r3, [r7, #4]
 80145d8:	330c      	adds	r3, #12
 80145da:	2202      	movs	r2, #2
 80145dc:	4619      	mov	r1, r3
 80145de:	6878      	ldr	r0, [r7, #4]
 80145e0:	f000 f8e2 	bl	80147a8 <USBD_CtlSendData>
      break;
 80145e4:	e004      	b.n	80145f0 <USBD_GetStatus+0x5e>

    default:
      USBD_CtlError(pdev, req);
 80145e6:	6839      	ldr	r1, [r7, #0]
 80145e8:	6878      	ldr	r0, [r7, #4]
 80145ea:	f000 f873 	bl	80146d4 <USBD_CtlError>
      break;
 80145ee:	bf00      	nop
  }
}
 80145f0:	bf00      	nop
 80145f2:	3708      	adds	r7, #8
 80145f4:	46bd      	mov	sp, r7
 80145f6:	bd80      	pop	{r7, pc}

080145f8 <USBD_SetFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 80145f8:	b580      	push	{r7, lr}
 80145fa:	b082      	sub	sp, #8
 80145fc:	af00      	add	r7, sp, #0
 80145fe:	6078      	str	r0, [r7, #4]
 8014600:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8014602:	683b      	ldr	r3, [r7, #0]
 8014604:	885b      	ldrh	r3, [r3, #2]
 8014606:	2b01      	cmp	r3, #1
 8014608:	d106      	bne.n	8014618 <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 801460a:	687b      	ldr	r3, [r7, #4]
 801460c:	2201      	movs	r2, #1
 801460e:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    USBD_CtlSendStatus(pdev);
 8014612:	6878      	ldr	r0, [r7, #4]
 8014614:	f000 f908 	bl	8014828 <USBD_CtlSendStatus>
  }
}
 8014618:	bf00      	nop
 801461a:	3708      	adds	r7, #8
 801461c:	46bd      	mov	sp, r7
 801461e:	bd80      	pop	{r7, pc}

08014620 <USBD_ClrFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 8014620:	b580      	push	{r7, lr}
 8014622:	b082      	sub	sp, #8
 8014624:	af00      	add	r7, sp, #0
 8014626:	6078      	str	r0, [r7, #4]
 8014628:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 801462a:	687b      	ldr	r3, [r7, #4]
 801462c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8014630:	3b01      	subs	r3, #1
 8014632:	2b02      	cmp	r3, #2
 8014634:	d80b      	bhi.n	801464e <USBD_ClrFeature+0x2e>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8014636:	683b      	ldr	r3, [r7, #0]
 8014638:	885b      	ldrh	r3, [r3, #2]
 801463a:	2b01      	cmp	r3, #1
 801463c:	d10c      	bne.n	8014658 <USBD_ClrFeature+0x38>
      {
        pdev->dev_remote_wakeup = 0U;
 801463e:	687b      	ldr	r3, [r7, #4]
 8014640:	2200      	movs	r2, #0
 8014642:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        USBD_CtlSendStatus(pdev);
 8014646:	6878      	ldr	r0, [r7, #4]
 8014648:	f000 f8ee 	bl	8014828 <USBD_CtlSendStatus>
      }
      break;
 801464c:	e004      	b.n	8014658 <USBD_ClrFeature+0x38>

    default:
      USBD_CtlError(pdev, req);
 801464e:	6839      	ldr	r1, [r7, #0]
 8014650:	6878      	ldr	r0, [r7, #4]
 8014652:	f000 f83f 	bl	80146d4 <USBD_CtlError>
      break;
 8014656:	e000      	b.n	801465a <USBD_ClrFeature+0x3a>
      break;
 8014658:	bf00      	nop
  }
}
 801465a:	bf00      	nop
 801465c:	3708      	adds	r7, #8
 801465e:	46bd      	mov	sp, r7
 8014660:	bd80      	pop	{r7, pc}

08014662 <USBD_ParseSetupRequest>:
* @param  req: usb request
* @retval None
*/

void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 8014662:	b480      	push	{r7}
 8014664:	b083      	sub	sp, #12
 8014666:	af00      	add	r7, sp, #0
 8014668:	6078      	str	r0, [r7, #4]
 801466a:	6039      	str	r1, [r7, #0]
  req->bmRequest = *(uint8_t *)(pdata);
 801466c:	683b      	ldr	r3, [r7, #0]
 801466e:	781a      	ldrb	r2, [r3, #0]
 8014670:	687b      	ldr	r3, [r7, #4]
 8014672:	701a      	strb	r2, [r3, #0]
  req->bRequest = *(uint8_t *)(pdata + 1U);
 8014674:	683b      	ldr	r3, [r7, #0]
 8014676:	785a      	ldrb	r2, [r3, #1]
 8014678:	687b      	ldr	r3, [r7, #4]
 801467a:	705a      	strb	r2, [r3, #1]
  req->wValue = SWAPBYTE(pdata + 2U);
 801467c:	683b      	ldr	r3, [r7, #0]
 801467e:	3302      	adds	r3, #2
 8014680:	781b      	ldrb	r3, [r3, #0]
 8014682:	461a      	mov	r2, r3
 8014684:	683b      	ldr	r3, [r7, #0]
 8014686:	3303      	adds	r3, #3
 8014688:	781b      	ldrb	r3, [r3, #0]
 801468a:	021b      	lsls	r3, r3, #8
 801468c:	b29b      	uxth	r3, r3
 801468e:	4413      	add	r3, r2
 8014690:	b29a      	uxth	r2, r3
 8014692:	687b      	ldr	r3, [r7, #4]
 8014694:	805a      	strh	r2, [r3, #2]
  req->wIndex = SWAPBYTE(pdata + 4U);
 8014696:	683b      	ldr	r3, [r7, #0]
 8014698:	3304      	adds	r3, #4
 801469a:	781b      	ldrb	r3, [r3, #0]
 801469c:	461a      	mov	r2, r3
 801469e:	683b      	ldr	r3, [r7, #0]
 80146a0:	3305      	adds	r3, #5
 80146a2:	781b      	ldrb	r3, [r3, #0]
 80146a4:	021b      	lsls	r3, r3, #8
 80146a6:	b29b      	uxth	r3, r3
 80146a8:	4413      	add	r3, r2
 80146aa:	b29a      	uxth	r2, r3
 80146ac:	687b      	ldr	r3, [r7, #4]
 80146ae:	809a      	strh	r2, [r3, #4]
  req->wLength = SWAPBYTE(pdata + 6U);
 80146b0:	683b      	ldr	r3, [r7, #0]
 80146b2:	3306      	adds	r3, #6
 80146b4:	781b      	ldrb	r3, [r3, #0]
 80146b6:	461a      	mov	r2, r3
 80146b8:	683b      	ldr	r3, [r7, #0]
 80146ba:	3307      	adds	r3, #7
 80146bc:	781b      	ldrb	r3, [r3, #0]
 80146be:	021b      	lsls	r3, r3, #8
 80146c0:	b29b      	uxth	r3, r3
 80146c2:	4413      	add	r3, r2
 80146c4:	b29a      	uxth	r2, r3
 80146c6:	687b      	ldr	r3, [r7, #4]
 80146c8:	80da      	strh	r2, [r3, #6]

}
 80146ca:	bf00      	nop
 80146cc:	370c      	adds	r7, #12
 80146ce:	46bd      	mov	sp, r7
 80146d0:	bc80      	pop	{r7}
 80146d2:	4770      	bx	lr

080146d4 <USBD_CtlError>:
* @retval None
*/

void USBD_CtlError(USBD_HandleTypeDef *pdev,
                   USBD_SetupReqTypedef *req)
{
 80146d4:	b580      	push	{r7, lr}
 80146d6:	b082      	sub	sp, #8
 80146d8:	af00      	add	r7, sp, #0
 80146da:	6078      	str	r0, [r7, #4]
 80146dc:	6039      	str	r1, [r7, #0]
  USBD_LL_StallEP(pdev, 0x80U);
 80146de:	2180      	movs	r1, #128	@ 0x80
 80146e0:	6878      	ldr	r0, [r7, #4]
 80146e2:	f000 fb65 	bl	8014db0 <USBD_LL_StallEP>
  USBD_LL_StallEP(pdev, 0U);
 80146e6:	2100      	movs	r1, #0
 80146e8:	6878      	ldr	r0, [r7, #4]
 80146ea:	f000 fb61 	bl	8014db0 <USBD_LL_StallEP>
}
 80146ee:	bf00      	nop
 80146f0:	3708      	adds	r7, #8
 80146f2:	46bd      	mov	sp, r7
 80146f4:	bd80      	pop	{r7, pc}

080146f6 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 80146f6:	b580      	push	{r7, lr}
 80146f8:	b086      	sub	sp, #24
 80146fa:	af00      	add	r7, sp, #0
 80146fc:	60f8      	str	r0, [r7, #12]
 80146fe:	60b9      	str	r1, [r7, #8]
 8014700:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 8014702:	2300      	movs	r3, #0
 8014704:	75fb      	strb	r3, [r7, #23]

  if (desc != NULL)
 8014706:	68fb      	ldr	r3, [r7, #12]
 8014708:	2b00      	cmp	r3, #0
 801470a:	d032      	beq.n	8014772 <USBD_GetString+0x7c>
  {
    *len = (uint16_t)USBD_GetLen(desc) * 2U + 2U;
 801470c:	68f8      	ldr	r0, [r7, #12]
 801470e:	f000 f834 	bl	801477a <USBD_GetLen>
 8014712:	4603      	mov	r3, r0
 8014714:	3301      	adds	r3, #1
 8014716:	b29b      	uxth	r3, r3
 8014718:	005b      	lsls	r3, r3, #1
 801471a:	b29a      	uxth	r2, r3
 801471c:	687b      	ldr	r3, [r7, #4]
 801471e:	801a      	strh	r2, [r3, #0]
    unicode[idx++] = *(uint8_t *)(void *)len;
 8014720:	7dfb      	ldrb	r3, [r7, #23]
 8014722:	1c5a      	adds	r2, r3, #1
 8014724:	75fa      	strb	r2, [r7, #23]
 8014726:	461a      	mov	r2, r3
 8014728:	68bb      	ldr	r3, [r7, #8]
 801472a:	4413      	add	r3, r2
 801472c:	687a      	ldr	r2, [r7, #4]
 801472e:	7812      	ldrb	r2, [r2, #0]
 8014730:	701a      	strb	r2, [r3, #0]
    unicode[idx++] = USB_DESC_TYPE_STRING;
 8014732:	7dfb      	ldrb	r3, [r7, #23]
 8014734:	1c5a      	adds	r2, r3, #1
 8014736:	75fa      	strb	r2, [r7, #23]
 8014738:	461a      	mov	r2, r3
 801473a:	68bb      	ldr	r3, [r7, #8]
 801473c:	4413      	add	r3, r2
 801473e:	2203      	movs	r2, #3
 8014740:	701a      	strb	r2, [r3, #0]

    while (*desc != '\0')
 8014742:	e012      	b.n	801476a <USBD_GetString+0x74>
    {
      unicode[idx++] = *desc++;
 8014744:	68fb      	ldr	r3, [r7, #12]
 8014746:	1c5a      	adds	r2, r3, #1
 8014748:	60fa      	str	r2, [r7, #12]
 801474a:	7dfa      	ldrb	r2, [r7, #23]
 801474c:	1c51      	adds	r1, r2, #1
 801474e:	75f9      	strb	r1, [r7, #23]
 8014750:	4611      	mov	r1, r2
 8014752:	68ba      	ldr	r2, [r7, #8]
 8014754:	440a      	add	r2, r1
 8014756:	781b      	ldrb	r3, [r3, #0]
 8014758:	7013      	strb	r3, [r2, #0]
      unicode[idx++] =  0U;
 801475a:	7dfb      	ldrb	r3, [r7, #23]
 801475c:	1c5a      	adds	r2, r3, #1
 801475e:	75fa      	strb	r2, [r7, #23]
 8014760:	461a      	mov	r2, r3
 8014762:	68bb      	ldr	r3, [r7, #8]
 8014764:	4413      	add	r3, r2
 8014766:	2200      	movs	r2, #0
 8014768:	701a      	strb	r2, [r3, #0]
    while (*desc != '\0')
 801476a:	68fb      	ldr	r3, [r7, #12]
 801476c:	781b      	ldrb	r3, [r3, #0]
 801476e:	2b00      	cmp	r3, #0
 8014770:	d1e8      	bne.n	8014744 <USBD_GetString+0x4e>
    }
  }
}
 8014772:	bf00      	nop
 8014774:	3718      	adds	r7, #24
 8014776:	46bd      	mov	sp, r7
 8014778:	bd80      	pop	{r7, pc}

0801477a <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 801477a:	b480      	push	{r7}
 801477c:	b085      	sub	sp, #20
 801477e:	af00      	add	r7, sp, #0
 8014780:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 8014782:	2300      	movs	r3, #0
 8014784:	73fb      	strb	r3, [r7, #15]

  while (*buf != '\0')
 8014786:	e005      	b.n	8014794 <USBD_GetLen+0x1a>
  {
    len++;
 8014788:	7bfb      	ldrb	r3, [r7, #15]
 801478a:	3301      	adds	r3, #1
 801478c:	73fb      	strb	r3, [r7, #15]
    buf++;
 801478e:	687b      	ldr	r3, [r7, #4]
 8014790:	3301      	adds	r3, #1
 8014792:	607b      	str	r3, [r7, #4]
  while (*buf != '\0')
 8014794:	687b      	ldr	r3, [r7, #4]
 8014796:	781b      	ldrb	r3, [r3, #0]
 8014798:	2b00      	cmp	r3, #0
 801479a:	d1f5      	bne.n	8014788 <USBD_GetLen+0xe>
  }

  return len;
 801479c:	7bfb      	ldrb	r3, [r7, #15]
}
 801479e:	4618      	mov	r0, r3
 80147a0:	3714      	adds	r7, #20
 80147a2:	46bd      	mov	sp, r7
 80147a4:	bc80      	pop	{r7}
 80147a6:	4770      	bx	lr

080147a8 <USBD_CtlSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint16_t len)
{
 80147a8:	b580      	push	{r7, lr}
 80147aa:	b084      	sub	sp, #16
 80147ac:	af00      	add	r7, sp, #0
 80147ae:	60f8      	str	r0, [r7, #12]
 80147b0:	60b9      	str	r1, [r7, #8]
 80147b2:	4613      	mov	r3, r2
 80147b4:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 80147b6:	68fb      	ldr	r3, [r7, #12]
 80147b8:	2202      	movs	r2, #2
 80147ba:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 80147be:	88fa      	ldrh	r2, [r7, #6]
 80147c0:	68fb      	ldr	r3, [r7, #12]
 80147c2:	61da      	str	r2, [r3, #28]
  pdev->ep_in[0].rem_length   = len;
 80147c4:	88fa      	ldrh	r2, [r7, #6]
 80147c6:	68fb      	ldr	r3, [r7, #12]
 80147c8:	621a      	str	r2, [r3, #32]

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 80147ca:	88fb      	ldrh	r3, [r7, #6]
 80147cc:	68ba      	ldr	r2, [r7, #8]
 80147ce:	2100      	movs	r1, #0
 80147d0:	68f8      	ldr	r0, [r7, #12]
 80147d2:	f000 fb75 	bl	8014ec0 <USBD_LL_Transmit>

  return USBD_OK;
 80147d6:	2300      	movs	r3, #0
}
 80147d8:	4618      	mov	r0, r3
 80147da:	3710      	adds	r7, #16
 80147dc:	46bd      	mov	sp, r7
 80147de:	bd80      	pop	{r7, pc}

080147e0 <USBD_CtlContinueSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint16_t len)
{
 80147e0:	b580      	push	{r7, lr}
 80147e2:	b084      	sub	sp, #16
 80147e4:	af00      	add	r7, sp, #0
 80147e6:	60f8      	str	r0, [r7, #12]
 80147e8:	60b9      	str	r1, [r7, #8]
 80147ea:	4613      	mov	r3, r2
 80147ec:	80fb      	strh	r3, [r7, #6]
  /* Start the next transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 80147ee:	88fb      	ldrh	r3, [r7, #6]
 80147f0:	68ba      	ldr	r2, [r7, #8]
 80147f2:	2100      	movs	r1, #0
 80147f4:	68f8      	ldr	r0, [r7, #12]
 80147f6:	f000 fb63 	bl	8014ec0 <USBD_LL_Transmit>

  return USBD_OK;
 80147fa:	2300      	movs	r3, #0
}
 80147fc:	4618      	mov	r0, r3
 80147fe:	3710      	adds	r7, #16
 8014800:	46bd      	mov	sp, r7
 8014802:	bd80      	pop	{r7, pc}

08014804 <USBD_CtlContinueRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint16_t len)
{
 8014804:	b580      	push	{r7, lr}
 8014806:	b084      	sub	sp, #16
 8014808:	af00      	add	r7, sp, #0
 801480a:	60f8      	str	r0, [r7, #12]
 801480c:	60b9      	str	r1, [r7, #8]
 801480e:	4613      	mov	r3, r2
 8014810:	80fb      	strh	r3, [r7, #6]
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8014812:	88fb      	ldrh	r3, [r7, #6]
 8014814:	68ba      	ldr	r2, [r7, #8]
 8014816:	2100      	movs	r1, #0
 8014818:	68f8      	ldr	r0, [r7, #12]
 801481a:	f000 fb74 	bl	8014f06 <USBD_LL_PrepareReceive>

  return USBD_OK;
 801481e:	2300      	movs	r3, #0
}
 8014820:	4618      	mov	r0, r3
 8014822:	3710      	adds	r7, #16
 8014824:	46bd      	mov	sp, r7
 8014826:	bd80      	pop	{r7, pc}

08014828 <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 8014828:	b580      	push	{r7, lr}
 801482a:	b082      	sub	sp, #8
 801482c:	af00      	add	r7, sp, #0
 801482e:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8014830:	687b      	ldr	r3, [r7, #4]
 8014832:	2204      	movs	r2, #4
 8014834:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8014838:	2300      	movs	r3, #0
 801483a:	2200      	movs	r2, #0
 801483c:	2100      	movs	r1, #0
 801483e:	6878      	ldr	r0, [r7, #4]
 8014840:	f000 fb3e 	bl	8014ec0 <USBD_LL_Transmit>

  return USBD_OK;
 8014844:	2300      	movs	r3, #0
}
 8014846:	4618      	mov	r0, r3
 8014848:	3708      	adds	r7, #8
 801484a:	46bd      	mov	sp, r7
 801484c:	bd80      	pop	{r7, pc}

0801484e <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 801484e:	b580      	push	{r7, lr}
 8014850:	b082      	sub	sp, #8
 8014852:	af00      	add	r7, sp, #0
 8014854:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8014856:	687b      	ldr	r3, [r7, #4]
 8014858:	2205      	movs	r2, #5
 801485a:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 801485e:	2300      	movs	r3, #0
 8014860:	2200      	movs	r2, #0
 8014862:	2100      	movs	r1, #0
 8014864:	6878      	ldr	r0, [r7, #4]
 8014866:	f000 fb4e 	bl	8014f06 <USBD_LL_PrepareReceive>

  return USBD_OK;
 801486a:	2300      	movs	r3, #0
}
 801486c:	4618      	mov	r0, r3
 801486e:	3708      	adds	r7, #8
 8014870:	46bd      	mov	sp, r7
 8014872:	bd80      	pop	{r7, pc}

08014874 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 8014874:	b580      	push	{r7, lr}
 8014876:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 8014878:	2200      	movs	r2, #0
 801487a:	490e      	ldr	r1, [pc, #56]	@ (80148b4 <MX_USB_DEVICE_Init+0x40>)
 801487c:	480e      	ldr	r0, [pc, #56]	@ (80148b8 <MX_USB_DEVICE_Init+0x44>)
 801487e:	f7fe ff81 	bl	8013784 <USBD_Init>
 8014882:	4603      	mov	r3, r0
 8014884:	2b00      	cmp	r3, #0
 8014886:	d001      	beq.n	801488c <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 8014888:	f7f8 f951 	bl	800cb2e <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_HID) != USBD_OK)
 801488c:	490b      	ldr	r1, [pc, #44]	@ (80148bc <MX_USB_DEVICE_Init+0x48>)
 801488e:	480a      	ldr	r0, [pc, #40]	@ (80148b8 <MX_USB_DEVICE_Init+0x44>)
 8014890:	f7fe ffa3 	bl	80137da <USBD_RegisterClass>
 8014894:	4603      	mov	r3, r0
 8014896:	2b00      	cmp	r3, #0
 8014898:	d001      	beq.n	801489e <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 801489a:	f7f8 f948 	bl	800cb2e <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 801489e:	4806      	ldr	r0, [pc, #24]	@ (80148b8 <MX_USB_DEVICE_Init+0x44>)
 80148a0:	f7fe ffb4 	bl	801380c <USBD_Start>
 80148a4:	4603      	mov	r3, r0
 80148a6:	2b00      	cmp	r3, #0
 80148a8:	d001      	beq.n	80148ae <MX_USB_DEVICE_Init+0x3a>
  {
    Error_Handler();
 80148aa:	f7f8 f940 	bl	800cb2e <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 80148ae:	bf00      	nop
 80148b0:	bd80      	pop	{r7, pc}
 80148b2:	bf00      	nop
 80148b4:	20000110 	.word	0x20000110
 80148b8:	20000270 	.word	0x20000270
 80148bc:	2000000c 	.word	0x2000000c

080148c0 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80148c0:	b480      	push	{r7}
 80148c2:	b083      	sub	sp, #12
 80148c4:	af00      	add	r7, sp, #0
 80148c6:	4603      	mov	r3, r0
 80148c8:	6039      	str	r1, [r7, #0]
 80148ca:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 80148cc:	683b      	ldr	r3, [r7, #0]
 80148ce:	2212      	movs	r2, #18
 80148d0:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 80148d2:	4b03      	ldr	r3, [pc, #12]	@ (80148e0 <USBD_FS_DeviceDescriptor+0x20>)
}
 80148d4:	4618      	mov	r0, r3
 80148d6:	370c      	adds	r7, #12
 80148d8:	46bd      	mov	sp, r7
 80148da:	bc80      	pop	{r7}
 80148dc:	4770      	bx	lr
 80148de:	bf00      	nop
 80148e0:	2000012c 	.word	0x2000012c

080148e4 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80148e4:	b480      	push	{r7}
 80148e6:	b083      	sub	sp, #12
 80148e8:	af00      	add	r7, sp, #0
 80148ea:	4603      	mov	r3, r0
 80148ec:	6039      	str	r1, [r7, #0]
 80148ee:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 80148f0:	683b      	ldr	r3, [r7, #0]
 80148f2:	2204      	movs	r2, #4
 80148f4:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 80148f6:	4b03      	ldr	r3, [pc, #12]	@ (8014904 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 80148f8:	4618      	mov	r0, r3
 80148fa:	370c      	adds	r7, #12
 80148fc:	46bd      	mov	sp, r7
 80148fe:	bc80      	pop	{r7}
 8014900:	4770      	bx	lr
 8014902:	bf00      	nop
 8014904:	20000140 	.word	0x20000140

08014908 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8014908:	b580      	push	{r7, lr}
 801490a:	b082      	sub	sp, #8
 801490c:	af00      	add	r7, sp, #0
 801490e:	4603      	mov	r3, r0
 8014910:	6039      	str	r1, [r7, #0]
 8014912:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8014914:	79fb      	ldrb	r3, [r7, #7]
 8014916:	2b00      	cmp	r3, #0
 8014918:	d105      	bne.n	8014926 <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 801491a:	683a      	ldr	r2, [r7, #0]
 801491c:	4907      	ldr	r1, [pc, #28]	@ (801493c <USBD_FS_ProductStrDescriptor+0x34>)
 801491e:	4808      	ldr	r0, [pc, #32]	@ (8014940 <USBD_FS_ProductStrDescriptor+0x38>)
 8014920:	f7ff fee9 	bl	80146f6 <USBD_GetString>
 8014924:	e004      	b.n	8014930 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8014926:	683a      	ldr	r2, [r7, #0]
 8014928:	4904      	ldr	r1, [pc, #16]	@ (801493c <USBD_FS_ProductStrDescriptor+0x34>)
 801492a:	4805      	ldr	r0, [pc, #20]	@ (8014940 <USBD_FS_ProductStrDescriptor+0x38>)
 801492c:	f7ff fee3 	bl	80146f6 <USBD_GetString>
  }
  return USBD_StrDesc;
 8014930:	4b02      	ldr	r3, [pc, #8]	@ (801493c <USBD_FS_ProductStrDescriptor+0x34>)
}
 8014932:	4618      	mov	r0, r3
 8014934:	3708      	adds	r7, #8
 8014936:	46bd      	mov	sp, r7
 8014938:	bd80      	pop	{r7, pc}
 801493a:	bf00      	nop
 801493c:	20000534 	.word	0x20000534
 8014940:	08015054 	.word	0x08015054

08014944 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8014944:	b580      	push	{r7, lr}
 8014946:	b082      	sub	sp, #8
 8014948:	af00      	add	r7, sp, #0
 801494a:	4603      	mov	r3, r0
 801494c:	6039      	str	r1, [r7, #0]
 801494e:	71fb      	strb	r3, [r7, #7]
//  UNUSED(speed);
//  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
//  return USBD_StrDesc;

  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8014950:	683a      	ldr	r2, [r7, #0]
 8014952:	4904      	ldr	r1, [pc, #16]	@ (8014964 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 8014954:	4804      	ldr	r0, [pc, #16]	@ (8014968 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 8014956:	f7ff fece 	bl	80146f6 <USBD_GetString>
  return USBD_StrDesc;
 801495a:	4b02      	ldr	r3, [pc, #8]	@ (8014964 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 801495c:	4618      	mov	r0, r3
 801495e:	3708      	adds	r7, #8
 8014960:	46bd      	mov	sp, r7
 8014962:	bd80      	pop	{r7, pc}
 8014964:	20000534 	.word	0x20000534
 8014968:	08015060 	.word	0x08015060

0801496c <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 801496c:	b580      	push	{r7, lr}
 801496e:	b082      	sub	sp, #8
 8014970:	af00      	add	r7, sp, #0
 8014972:	4603      	mov	r3, r0
 8014974:	6039      	str	r1, [r7, #0]
 8014976:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 8014978:	683b      	ldr	r3, [r7, #0]
 801497a:	221a      	movs	r2, #26
 801497c:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 801497e:	f000 f843 	bl	8014a08 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */
//  UNUSED(speed);
//  USBD_GetString((uint8_t *)"PIE_GP_003", USBD_StrDesc, length);
//  return USBD_StrDesc;
  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 8014982:	4b02      	ldr	r3, [pc, #8]	@ (801498c <USBD_FS_SerialStrDescriptor+0x20>)
}
 8014984:	4618      	mov	r0, r3
 8014986:	3708      	adds	r7, #8
 8014988:	46bd      	mov	sp, r7
 801498a:	bd80      	pop	{r7, pc}
 801498c:	20000144 	.word	0x20000144

08014990 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8014990:	b580      	push	{r7, lr}
 8014992:	b082      	sub	sp, #8
 8014994:	af00      	add	r7, sp, #0
 8014996:	4603      	mov	r3, r0
 8014998:	6039      	str	r1, [r7, #0]
 801499a:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 801499c:	79fb      	ldrb	r3, [r7, #7]
 801499e:	2b00      	cmp	r3, #0
 80149a0:	d105      	bne.n	80149ae <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 80149a2:	683a      	ldr	r2, [r7, #0]
 80149a4:	4907      	ldr	r1, [pc, #28]	@ (80149c4 <USBD_FS_ConfigStrDescriptor+0x34>)
 80149a6:	4808      	ldr	r0, [pc, #32]	@ (80149c8 <USBD_FS_ConfigStrDescriptor+0x38>)
 80149a8:	f7ff fea5 	bl	80146f6 <USBD_GetString>
 80149ac:	e004      	b.n	80149b8 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 80149ae:	683a      	ldr	r2, [r7, #0]
 80149b0:	4904      	ldr	r1, [pc, #16]	@ (80149c4 <USBD_FS_ConfigStrDescriptor+0x34>)
 80149b2:	4805      	ldr	r0, [pc, #20]	@ (80149c8 <USBD_FS_ConfigStrDescriptor+0x38>)
 80149b4:	f7ff fe9f 	bl	80146f6 <USBD_GetString>
  }
  return USBD_StrDesc;
 80149b8:	4b02      	ldr	r3, [pc, #8]	@ (80149c4 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 80149ba:	4618      	mov	r0, r3
 80149bc:	3708      	adds	r7, #8
 80149be:	46bd      	mov	sp, r7
 80149c0:	bd80      	pop	{r7, pc}
 80149c2:	bf00      	nop
 80149c4:	20000534 	.word	0x20000534
 80149c8:	08015068 	.word	0x08015068

080149cc <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80149cc:	b580      	push	{r7, lr}
 80149ce:	b082      	sub	sp, #8
 80149d0:	af00      	add	r7, sp, #0
 80149d2:	4603      	mov	r3, r0
 80149d4:	6039      	str	r1, [r7, #0]
 80149d6:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 80149d8:	79fb      	ldrb	r3, [r7, #7]
 80149da:	2b00      	cmp	r3, #0
 80149dc:	d105      	bne.n	80149ea <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 80149de:	683a      	ldr	r2, [r7, #0]
 80149e0:	4907      	ldr	r1, [pc, #28]	@ (8014a00 <USBD_FS_InterfaceStrDescriptor+0x34>)
 80149e2:	4808      	ldr	r0, [pc, #32]	@ (8014a04 <USBD_FS_InterfaceStrDescriptor+0x38>)
 80149e4:	f7ff fe87 	bl	80146f6 <USBD_GetString>
 80149e8:	e004      	b.n	80149f4 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 80149ea:	683a      	ldr	r2, [r7, #0]
 80149ec:	4904      	ldr	r1, [pc, #16]	@ (8014a00 <USBD_FS_InterfaceStrDescriptor+0x34>)
 80149ee:	4805      	ldr	r0, [pc, #20]	@ (8014a04 <USBD_FS_InterfaceStrDescriptor+0x38>)
 80149f0:	f7ff fe81 	bl	80146f6 <USBD_GetString>
  }
  return USBD_StrDesc;
 80149f4:	4b02      	ldr	r3, [pc, #8]	@ (8014a00 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 80149f6:	4618      	mov	r0, r3
 80149f8:	3708      	adds	r7, #8
 80149fa:	46bd      	mov	sp, r7
 80149fc:	bd80      	pop	{r7, pc}
 80149fe:	bf00      	nop
 8014a00:	20000534 	.word	0x20000534
 8014a04:	08015074 	.word	0x08015074

08014a08 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 8014a08:	b580      	push	{r7, lr}
 8014a0a:	b084      	sub	sp, #16
 8014a0c:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 8014a0e:	4b0f      	ldr	r3, [pc, #60]	@ (8014a4c <Get_SerialNum+0x44>)
 8014a10:	681b      	ldr	r3, [r3, #0]
 8014a12:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 8014a14:	4b0e      	ldr	r3, [pc, #56]	@ (8014a50 <Get_SerialNum+0x48>)
 8014a16:	681b      	ldr	r3, [r3, #0]
 8014a18:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 8014a1a:	4b0e      	ldr	r3, [pc, #56]	@ (8014a54 <Get_SerialNum+0x4c>)
 8014a1c:	681b      	ldr	r3, [r3, #0]
 8014a1e:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 8014a20:	68fa      	ldr	r2, [r7, #12]
 8014a22:	687b      	ldr	r3, [r7, #4]
 8014a24:	4413      	add	r3, r2
 8014a26:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 8014a28:	68fb      	ldr	r3, [r7, #12]
 8014a2a:	2b00      	cmp	r3, #0
 8014a2c:	d009      	beq.n	8014a42 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 8014a2e:	2208      	movs	r2, #8
 8014a30:	4909      	ldr	r1, [pc, #36]	@ (8014a58 <Get_SerialNum+0x50>)
 8014a32:	68f8      	ldr	r0, [r7, #12]
 8014a34:	f000 f814 	bl	8014a60 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8014a38:	2204      	movs	r2, #4
 8014a3a:	4908      	ldr	r1, [pc, #32]	@ (8014a5c <Get_SerialNum+0x54>)
 8014a3c:	68b8      	ldr	r0, [r7, #8]
 8014a3e:	f000 f80f 	bl	8014a60 <IntToUnicode>
  }
}
 8014a42:	bf00      	nop
 8014a44:	3710      	adds	r7, #16
 8014a46:	46bd      	mov	sp, r7
 8014a48:	bd80      	pop	{r7, pc}
 8014a4a:	bf00      	nop
 8014a4c:	1ffff7e8 	.word	0x1ffff7e8
 8014a50:	1ffff7ec 	.word	0x1ffff7ec
 8014a54:	1ffff7f0 	.word	0x1ffff7f0
 8014a58:	20000146 	.word	0x20000146
 8014a5c:	20000156 	.word	0x20000156

08014a60 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 8014a60:	b480      	push	{r7}
 8014a62:	b087      	sub	sp, #28
 8014a64:	af00      	add	r7, sp, #0
 8014a66:	60f8      	str	r0, [r7, #12]
 8014a68:	60b9      	str	r1, [r7, #8]
 8014a6a:	4613      	mov	r3, r2
 8014a6c:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 8014a6e:	2300      	movs	r3, #0
 8014a70:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 8014a72:	2300      	movs	r3, #0
 8014a74:	75fb      	strb	r3, [r7, #23]
 8014a76:	e027      	b.n	8014ac8 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 8014a78:	68fb      	ldr	r3, [r7, #12]
 8014a7a:	0f1b      	lsrs	r3, r3, #28
 8014a7c:	2b09      	cmp	r3, #9
 8014a7e:	d80b      	bhi.n	8014a98 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 8014a80:	68fb      	ldr	r3, [r7, #12]
 8014a82:	0f1b      	lsrs	r3, r3, #28
 8014a84:	b2da      	uxtb	r2, r3
 8014a86:	7dfb      	ldrb	r3, [r7, #23]
 8014a88:	005b      	lsls	r3, r3, #1
 8014a8a:	4619      	mov	r1, r3
 8014a8c:	68bb      	ldr	r3, [r7, #8]
 8014a8e:	440b      	add	r3, r1
 8014a90:	3230      	adds	r2, #48	@ 0x30
 8014a92:	b2d2      	uxtb	r2, r2
 8014a94:	701a      	strb	r2, [r3, #0]
 8014a96:	e00a      	b.n	8014aae <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8014a98:	68fb      	ldr	r3, [r7, #12]
 8014a9a:	0f1b      	lsrs	r3, r3, #28
 8014a9c:	b2da      	uxtb	r2, r3
 8014a9e:	7dfb      	ldrb	r3, [r7, #23]
 8014aa0:	005b      	lsls	r3, r3, #1
 8014aa2:	4619      	mov	r1, r3
 8014aa4:	68bb      	ldr	r3, [r7, #8]
 8014aa6:	440b      	add	r3, r1
 8014aa8:	3237      	adds	r2, #55	@ 0x37
 8014aaa:	b2d2      	uxtb	r2, r2
 8014aac:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 8014aae:	68fb      	ldr	r3, [r7, #12]
 8014ab0:	011b      	lsls	r3, r3, #4
 8014ab2:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 8014ab4:	7dfb      	ldrb	r3, [r7, #23]
 8014ab6:	005b      	lsls	r3, r3, #1
 8014ab8:	3301      	adds	r3, #1
 8014aba:	68ba      	ldr	r2, [r7, #8]
 8014abc:	4413      	add	r3, r2
 8014abe:	2200      	movs	r2, #0
 8014ac0:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 8014ac2:	7dfb      	ldrb	r3, [r7, #23]
 8014ac4:	3301      	adds	r3, #1
 8014ac6:	75fb      	strb	r3, [r7, #23]
 8014ac8:	7dfa      	ldrb	r2, [r7, #23]
 8014aca:	79fb      	ldrb	r3, [r7, #7]
 8014acc:	429a      	cmp	r2, r3
 8014ace:	d3d3      	bcc.n	8014a78 <IntToUnicode+0x18>
  }
}
 8014ad0:	bf00      	nop
 8014ad2:	bf00      	nop
 8014ad4:	371c      	adds	r7, #28
 8014ad6:	46bd      	mov	sp, r7
 8014ad8:	bc80      	pop	{r7}
 8014ada:	4770      	bx	lr

08014adc <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8014adc:	b580      	push	{r7, lr}
 8014ade:	b084      	sub	sp, #16
 8014ae0:	af00      	add	r7, sp, #0
 8014ae2:	6078      	str	r0, [r7, #4]
  if(pcdHandle->Instance==USB)
 8014ae4:	687b      	ldr	r3, [r7, #4]
 8014ae6:	681b      	ldr	r3, [r3, #0]
 8014ae8:	4a0d      	ldr	r2, [pc, #52]	@ (8014b20 <HAL_PCD_MspInit+0x44>)
 8014aea:	4293      	cmp	r3, r2
 8014aec:	d113      	bne.n	8014b16 <HAL_PCD_MspInit+0x3a>
  {
  /* USER CODE BEGIN USB_MspInit 0 */

  /* USER CODE END USB_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 8014aee:	4b0d      	ldr	r3, [pc, #52]	@ (8014b24 <HAL_PCD_MspInit+0x48>)
 8014af0:	69db      	ldr	r3, [r3, #28]
 8014af2:	4a0c      	ldr	r2, [pc, #48]	@ (8014b24 <HAL_PCD_MspInit+0x48>)
 8014af4:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8014af8:	61d3      	str	r3, [r2, #28]
 8014afa:	4b0a      	ldr	r3, [pc, #40]	@ (8014b24 <HAL_PCD_MspInit+0x48>)
 8014afc:	69db      	ldr	r3, [r3, #28]
 8014afe:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8014b02:	60fb      	str	r3, [r7, #12]
 8014b04:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USB_LP_CAN1_RX0_IRQn, 0, 0);
 8014b06:	2200      	movs	r2, #0
 8014b08:	2100      	movs	r1, #0
 8014b0a:	2014      	movs	r0, #20
 8014b0c:	f7f8 ff29 	bl	800d962 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_CAN1_RX0_IRQn);
 8014b10:	2014      	movs	r0, #20
 8014b12:	f7f8 ff42 	bl	800d99a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }
}
 8014b16:	bf00      	nop
 8014b18:	3710      	adds	r7, #16
 8014b1a:	46bd      	mov	sp, r7
 8014b1c:	bd80      	pop	{r7, pc}
 8014b1e:	bf00      	nop
 8014b20:	40005c00 	.word	0x40005c00
 8014b24:	40021000 	.word	0x40021000

08014b28 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8014b28:	b580      	push	{r7, lr}
 8014b2a:	b082      	sub	sp, #8
 8014b2c:	af00      	add	r7, sp, #0
 8014b2e:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8014b30:	687b      	ldr	r3, [r7, #4]
 8014b32:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8014b36:	687b      	ldr	r3, [r7, #4]
 8014b38:	f503 7326 	add.w	r3, r3, #664	@ 0x298
 8014b3c:	4619      	mov	r1, r3
 8014b3e:	4610      	mov	r0, r2
 8014b40:	f7fe feac 	bl	801389c <USBD_LL_SetupStage>
}
 8014b44:	bf00      	nop
 8014b46:	3708      	adds	r7, #8
 8014b48:	46bd      	mov	sp, r7
 8014b4a:	bd80      	pop	{r7, pc}

08014b4c <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8014b4c:	b580      	push	{r7, lr}
 8014b4e:	b082      	sub	sp, #8
 8014b50:	af00      	add	r7, sp, #0
 8014b52:	6078      	str	r0, [r7, #4]
 8014b54:	460b      	mov	r3, r1
 8014b56:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8014b58:	687b      	ldr	r3, [r7, #4]
 8014b5a:	f8d3 02d4 	ldr.w	r0, [r3, #724]	@ 0x2d4
 8014b5e:	78fa      	ldrb	r2, [r7, #3]
 8014b60:	6879      	ldr	r1, [r7, #4]
 8014b62:	4613      	mov	r3, r2
 8014b64:	009b      	lsls	r3, r3, #2
 8014b66:	4413      	add	r3, r2
 8014b68:	00db      	lsls	r3, r3, #3
 8014b6a:	440b      	add	r3, r1
 8014b6c:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8014b70:	681a      	ldr	r2, [r3, #0]
 8014b72:	78fb      	ldrb	r3, [r7, #3]
 8014b74:	4619      	mov	r1, r3
 8014b76:	f7fe fede 	bl	8013936 <USBD_LL_DataOutStage>
}
 8014b7a:	bf00      	nop
 8014b7c:	3708      	adds	r7, #8
 8014b7e:	46bd      	mov	sp, r7
 8014b80:	bd80      	pop	{r7, pc}

08014b82 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8014b82:	b580      	push	{r7, lr}
 8014b84:	b082      	sub	sp, #8
 8014b86:	af00      	add	r7, sp, #0
 8014b88:	6078      	str	r0, [r7, #4]
 8014b8a:	460b      	mov	r3, r1
 8014b8c:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8014b8e:	687b      	ldr	r3, [r7, #4]
 8014b90:	f8d3 02d4 	ldr.w	r0, [r3, #724]	@ 0x2d4
 8014b94:	78fa      	ldrb	r2, [r7, #3]
 8014b96:	6879      	ldr	r1, [r7, #4]
 8014b98:	4613      	mov	r3, r2
 8014b9a:	009b      	lsls	r3, r3, #2
 8014b9c:	4413      	add	r3, r2
 8014b9e:	00db      	lsls	r3, r3, #3
 8014ba0:	440b      	add	r3, r1
 8014ba2:	3324      	adds	r3, #36	@ 0x24
 8014ba4:	681a      	ldr	r2, [r3, #0]
 8014ba6:	78fb      	ldrb	r3, [r7, #3]
 8014ba8:	4619      	mov	r1, r3
 8014baa:	f7fe ff35 	bl	8013a18 <USBD_LL_DataInStage>
}
 8014bae:	bf00      	nop
 8014bb0:	3708      	adds	r7, #8
 8014bb2:	46bd      	mov	sp, r7
 8014bb4:	bd80      	pop	{r7, pc}

08014bb6 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8014bb6:	b580      	push	{r7, lr}
 8014bb8:	b082      	sub	sp, #8
 8014bba:	af00      	add	r7, sp, #0
 8014bbc:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8014bbe:	687b      	ldr	r3, [r7, #4]
 8014bc0:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8014bc4:	4618      	mov	r0, r3
 8014bc6:	f7ff f845 	bl	8013c54 <USBD_LL_SOF>
}
 8014bca:	bf00      	nop
 8014bcc:	3708      	adds	r7, #8
 8014bce:	46bd      	mov	sp, r7
 8014bd0:	bd80      	pop	{r7, pc}

08014bd2 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8014bd2:	b580      	push	{r7, lr}
 8014bd4:	b084      	sub	sp, #16
 8014bd6:	af00      	add	r7, sp, #0
 8014bd8:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 8014bda:	2301      	movs	r3, #1
 8014bdc:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 8014bde:	687b      	ldr	r3, [r7, #4]
 8014be0:	799b      	ldrb	r3, [r3, #6]
 8014be2:	2b02      	cmp	r3, #2
 8014be4:	d001      	beq.n	8014bea <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 8014be6:	f7f7 ffa2 	bl	800cb2e <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 8014bea:	687b      	ldr	r3, [r7, #4]
 8014bec:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8014bf0:	7bfa      	ldrb	r2, [r7, #15]
 8014bf2:	4611      	mov	r1, r2
 8014bf4:	4618      	mov	r0, r3
 8014bf6:	f7fe fff5 	bl	8013be4 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8014bfa:	687b      	ldr	r3, [r7, #4]
 8014bfc:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8014c00:	4618      	mov	r0, r3
 8014c02:	f7fe ffae 	bl	8013b62 <USBD_LL_Reset>
}
 8014c06:	bf00      	nop
 8014c08:	3710      	adds	r7, #16
 8014c0a:	46bd      	mov	sp, r7
 8014c0c:	bd80      	pop	{r7, pc}
	...

08014c10 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8014c10:	b580      	push	{r7, lr}
 8014c12:	b082      	sub	sp, #8
 8014c14:	af00      	add	r7, sp, #0
 8014c16:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8014c18:	687b      	ldr	r3, [r7, #4]
 8014c1a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8014c1e:	4618      	mov	r0, r3
 8014c20:	f7fe ffef 	bl	8013c02 <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8014c24:	687b      	ldr	r3, [r7, #4]
 8014c26:	7a9b      	ldrb	r3, [r3, #10]
 8014c28:	2b00      	cmp	r3, #0
 8014c2a:	d005      	beq.n	8014c38 <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8014c2c:	4b04      	ldr	r3, [pc, #16]	@ (8014c40 <HAL_PCD_SuspendCallback+0x30>)
 8014c2e:	691b      	ldr	r3, [r3, #16]
 8014c30:	4a03      	ldr	r2, [pc, #12]	@ (8014c40 <HAL_PCD_SuspendCallback+0x30>)
 8014c32:	f043 0306 	orr.w	r3, r3, #6
 8014c36:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 8014c38:	bf00      	nop
 8014c3a:	3708      	adds	r7, #8
 8014c3c:	46bd      	mov	sp, r7
 8014c3e:	bd80      	pop	{r7, pc}
 8014c40:	e000ed00 	.word	0xe000ed00

08014c44 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8014c44:	b580      	push	{r7, lr}
 8014c46:	b082      	sub	sp, #8
 8014c48:	af00      	add	r7, sp, #0
 8014c4a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8014c4c:	687b      	ldr	r3, [r7, #4]
 8014c4e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8014c52:	4618      	mov	r0, r3
 8014c54:	f7fe ffe9 	bl	8013c2a <USBD_LL_Resume>
}
 8014c58:	bf00      	nop
 8014c5a:	3708      	adds	r7, #8
 8014c5c:	46bd      	mov	sp, r7
 8014c5e:	bd80      	pop	{r7, pc}

08014c60 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8014c60:	b580      	push	{r7, lr}
 8014c62:	b082      	sub	sp, #8
 8014c64:	af00      	add	r7, sp, #0
 8014c66:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  /* Link the driver to the stack. */
  hpcd_USB_FS.pData = pdev;
 8014c68:	4a1f      	ldr	r2, [pc, #124]	@ (8014ce8 <USBD_LL_Init+0x88>)
 8014c6a:	687b      	ldr	r3, [r7, #4]
 8014c6c:	f8c2 32d4 	str.w	r3, [r2, #724]	@ 0x2d4
  pdev->pData = &hpcd_USB_FS;
 8014c70:	687b      	ldr	r3, [r7, #4]
 8014c72:	4a1d      	ldr	r2, [pc, #116]	@ (8014ce8 <USBD_LL_Init+0x88>)
 8014c74:	f8c3 22c0 	str.w	r2, [r3, #704]	@ 0x2c0

  hpcd_USB_FS.Instance = USB;
 8014c78:	4b1b      	ldr	r3, [pc, #108]	@ (8014ce8 <USBD_LL_Init+0x88>)
 8014c7a:	4a1c      	ldr	r2, [pc, #112]	@ (8014cec <USBD_LL_Init+0x8c>)
 8014c7c:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 8014c7e:	4b1a      	ldr	r3, [pc, #104]	@ (8014ce8 <USBD_LL_Init+0x88>)
 8014c80:	2208      	movs	r2, #8
 8014c82:	711a      	strb	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 8014c84:	4b18      	ldr	r3, [pc, #96]	@ (8014ce8 <USBD_LL_Init+0x88>)
 8014c86:	2202      	movs	r2, #2
 8014c88:	719a      	strb	r2, [r3, #6]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 8014c8a:	4b17      	ldr	r3, [pc, #92]	@ (8014ce8 <USBD_LL_Init+0x88>)
 8014c8c:	2200      	movs	r2, #0
 8014c8e:	729a      	strb	r2, [r3, #10]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 8014c90:	4b15      	ldr	r3, [pc, #84]	@ (8014ce8 <USBD_LL_Init+0x88>)
 8014c92:	2200      	movs	r2, #0
 8014c94:	72da      	strb	r2, [r3, #11]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 8014c96:	4b14      	ldr	r3, [pc, #80]	@ (8014ce8 <USBD_LL_Init+0x88>)
 8014c98:	2200      	movs	r2, #0
 8014c9a:	731a      	strb	r2, [r3, #12]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 8014c9c:	4812      	ldr	r0, [pc, #72]	@ (8014ce8 <USBD_LL_Init+0x88>)
 8014c9e:	f7f9 fa51 	bl	800e144 <HAL_PCD_Init>
 8014ca2:	4603      	mov	r3, r0
 8014ca4:	2b00      	cmp	r3, #0
 8014ca6:	d001      	beq.n	8014cac <USBD_LL_Init+0x4c>
  {
    Error_Handler( );
 8014ca8:	f7f7 ff41 	bl	800cb2e <Error_Handler>
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN EndPoint_Configuration */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 8014cac:	687b      	ldr	r3, [r7, #4]
 8014cae:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 8014cb2:	2318      	movs	r3, #24
 8014cb4:	2200      	movs	r2, #0
 8014cb6:	2100      	movs	r1, #0
 8014cb8:	f7fa ff4b 	bl	800fb52 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 8014cbc:	687b      	ldr	r3, [r7, #4]
 8014cbe:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 8014cc2:	2358      	movs	r3, #88	@ 0x58
 8014cc4:	2200      	movs	r2, #0
 8014cc6:	2180      	movs	r1, #128	@ 0x80
 8014cc8:	f7fa ff43 	bl	800fb52 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration */
  /* USER CODE BEGIN EndPoint_Configuration_HID */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x81 , PCD_SNG_BUF, 0x100);
 8014ccc:	687b      	ldr	r3, [r7, #4]
 8014cce:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 8014cd2:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8014cd6:	2200      	movs	r2, #0
 8014cd8:	2181      	movs	r1, #129	@ 0x81
 8014cda:	f7fa ff3a 	bl	800fb52 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration_HID */
  return USBD_OK;
 8014cde:	2300      	movs	r3, #0
}
 8014ce0:	4618      	mov	r0, r3
 8014ce2:	3708      	adds	r7, #8
 8014ce4:	46bd      	mov	sp, r7
 8014ce6:	bd80      	pop	{r7, pc}
 8014ce8:	20000734 	.word	0x20000734
 8014cec:	40005c00 	.word	0x40005c00

08014cf0 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8014cf0:	b580      	push	{r7, lr}
 8014cf2:	b084      	sub	sp, #16
 8014cf4:	af00      	add	r7, sp, #0
 8014cf6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8014cf8:	2300      	movs	r3, #0
 8014cfa:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8014cfc:	2300      	movs	r3, #0
 8014cfe:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 8014d00:	687b      	ldr	r3, [r7, #4]
 8014d02:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8014d06:	4618      	mov	r0, r3
 8014d08:	f7f9 fb12 	bl	800e330 <HAL_PCD_Start>
 8014d0c:	4603      	mov	r3, r0
 8014d0e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8014d10:	7bfb      	ldrb	r3, [r7, #15]
 8014d12:	4618      	mov	r0, r3
 8014d14:	f000 f93a 	bl	8014f8c <USBD_Get_USB_Status>
 8014d18:	4603      	mov	r3, r0
 8014d1a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8014d1c:	7bbb      	ldrb	r3, [r7, #14]
}
 8014d1e:	4618      	mov	r0, r3
 8014d20:	3710      	adds	r7, #16
 8014d22:	46bd      	mov	sp, r7
 8014d24:	bd80      	pop	{r7, pc}

08014d26 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 8014d26:	b580      	push	{r7, lr}
 8014d28:	b084      	sub	sp, #16
 8014d2a:	af00      	add	r7, sp, #0
 8014d2c:	6078      	str	r0, [r7, #4]
 8014d2e:	4608      	mov	r0, r1
 8014d30:	4611      	mov	r1, r2
 8014d32:	461a      	mov	r2, r3
 8014d34:	4603      	mov	r3, r0
 8014d36:	70fb      	strb	r3, [r7, #3]
 8014d38:	460b      	mov	r3, r1
 8014d3a:	70bb      	strb	r3, [r7, #2]
 8014d3c:	4613      	mov	r3, r2
 8014d3e:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8014d40:	2300      	movs	r3, #0
 8014d42:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8014d44:	2300      	movs	r3, #0
 8014d46:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8014d48:	687b      	ldr	r3, [r7, #4]
 8014d4a:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 8014d4e:	78bb      	ldrb	r3, [r7, #2]
 8014d50:	883a      	ldrh	r2, [r7, #0]
 8014d52:	78f9      	ldrb	r1, [r7, #3]
 8014d54:	f7f9 fc66 	bl	800e624 <HAL_PCD_EP_Open>
 8014d58:	4603      	mov	r3, r0
 8014d5a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8014d5c:	7bfb      	ldrb	r3, [r7, #15]
 8014d5e:	4618      	mov	r0, r3
 8014d60:	f000 f914 	bl	8014f8c <USBD_Get_USB_Status>
 8014d64:	4603      	mov	r3, r0
 8014d66:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8014d68:	7bbb      	ldrb	r3, [r7, #14]
}
 8014d6a:	4618      	mov	r0, r3
 8014d6c:	3710      	adds	r7, #16
 8014d6e:	46bd      	mov	sp, r7
 8014d70:	bd80      	pop	{r7, pc}

08014d72 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8014d72:	b580      	push	{r7, lr}
 8014d74:	b084      	sub	sp, #16
 8014d76:	af00      	add	r7, sp, #0
 8014d78:	6078      	str	r0, [r7, #4]
 8014d7a:	460b      	mov	r3, r1
 8014d7c:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8014d7e:	2300      	movs	r3, #0
 8014d80:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8014d82:	2300      	movs	r3, #0
 8014d84:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8014d86:	687b      	ldr	r3, [r7, #4]
 8014d88:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8014d8c:	78fa      	ldrb	r2, [r7, #3]
 8014d8e:	4611      	mov	r1, r2
 8014d90:	4618      	mov	r0, r3
 8014d92:	f7f9 fca4 	bl	800e6de <HAL_PCD_EP_Close>
 8014d96:	4603      	mov	r3, r0
 8014d98:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8014d9a:	7bfb      	ldrb	r3, [r7, #15]
 8014d9c:	4618      	mov	r0, r3
 8014d9e:	f000 f8f5 	bl	8014f8c <USBD_Get_USB_Status>
 8014da2:	4603      	mov	r3, r0
 8014da4:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8014da6:	7bbb      	ldrb	r3, [r7, #14]
}
 8014da8:	4618      	mov	r0, r3
 8014daa:	3710      	adds	r7, #16
 8014dac:	46bd      	mov	sp, r7
 8014dae:	bd80      	pop	{r7, pc}

08014db0 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8014db0:	b580      	push	{r7, lr}
 8014db2:	b084      	sub	sp, #16
 8014db4:	af00      	add	r7, sp, #0
 8014db6:	6078      	str	r0, [r7, #4]
 8014db8:	460b      	mov	r3, r1
 8014dba:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8014dbc:	2300      	movs	r3, #0
 8014dbe:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8014dc0:	2300      	movs	r3, #0
 8014dc2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8014dc4:	687b      	ldr	r3, [r7, #4]
 8014dc6:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8014dca:	78fa      	ldrb	r2, [r7, #3]
 8014dcc:	4611      	mov	r1, r2
 8014dce:	4618      	mov	r0, r3
 8014dd0:	f7f9 fd35 	bl	800e83e <HAL_PCD_EP_SetStall>
 8014dd4:	4603      	mov	r3, r0
 8014dd6:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8014dd8:	7bfb      	ldrb	r3, [r7, #15]
 8014dda:	4618      	mov	r0, r3
 8014ddc:	f000 f8d6 	bl	8014f8c <USBD_Get_USB_Status>
 8014de0:	4603      	mov	r3, r0
 8014de2:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8014de4:	7bbb      	ldrb	r3, [r7, #14]
}
 8014de6:	4618      	mov	r0, r3
 8014de8:	3710      	adds	r7, #16
 8014dea:	46bd      	mov	sp, r7
 8014dec:	bd80      	pop	{r7, pc}

08014dee <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8014dee:	b580      	push	{r7, lr}
 8014df0:	b084      	sub	sp, #16
 8014df2:	af00      	add	r7, sp, #0
 8014df4:	6078      	str	r0, [r7, #4]
 8014df6:	460b      	mov	r3, r1
 8014df8:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8014dfa:	2300      	movs	r3, #0
 8014dfc:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8014dfe:	2300      	movs	r3, #0
 8014e00:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 8014e02:	687b      	ldr	r3, [r7, #4]
 8014e04:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8014e08:	78fa      	ldrb	r2, [r7, #3]
 8014e0a:	4611      	mov	r1, r2
 8014e0c:	4618      	mov	r0, r3
 8014e0e:	f7f9 fd76 	bl	800e8fe <HAL_PCD_EP_ClrStall>
 8014e12:	4603      	mov	r3, r0
 8014e14:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8014e16:	7bfb      	ldrb	r3, [r7, #15]
 8014e18:	4618      	mov	r0, r3
 8014e1a:	f000 f8b7 	bl	8014f8c <USBD_Get_USB_Status>
 8014e1e:	4603      	mov	r3, r0
 8014e20:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8014e22:	7bbb      	ldrb	r3, [r7, #14]
}
 8014e24:	4618      	mov	r0, r3
 8014e26:	3710      	adds	r7, #16
 8014e28:	46bd      	mov	sp, r7
 8014e2a:	bd80      	pop	{r7, pc}

08014e2c <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8014e2c:	b480      	push	{r7}
 8014e2e:	b085      	sub	sp, #20
 8014e30:	af00      	add	r7, sp, #0
 8014e32:	6078      	str	r0, [r7, #4]
 8014e34:	460b      	mov	r3, r1
 8014e36:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8014e38:	687b      	ldr	r3, [r7, #4]
 8014e3a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8014e3e:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 8014e40:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8014e44:	2b00      	cmp	r3, #0
 8014e46:	da0b      	bge.n	8014e60 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 8014e48:	78fb      	ldrb	r3, [r7, #3]
 8014e4a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8014e4e:	68f9      	ldr	r1, [r7, #12]
 8014e50:	4613      	mov	r3, r2
 8014e52:	009b      	lsls	r3, r3, #2
 8014e54:	4413      	add	r3, r2
 8014e56:	00db      	lsls	r3, r3, #3
 8014e58:	440b      	add	r3, r1
 8014e5a:	3312      	adds	r3, #18
 8014e5c:	781b      	ldrb	r3, [r3, #0]
 8014e5e:	e00b      	b.n	8014e78 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 8014e60:	78fb      	ldrb	r3, [r7, #3]
 8014e62:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8014e66:	68f9      	ldr	r1, [r7, #12]
 8014e68:	4613      	mov	r3, r2
 8014e6a:	009b      	lsls	r3, r3, #2
 8014e6c:	4413      	add	r3, r2
 8014e6e:	00db      	lsls	r3, r3, #3
 8014e70:	440b      	add	r3, r1
 8014e72:	f503 73a9 	add.w	r3, r3, #338	@ 0x152
 8014e76:	781b      	ldrb	r3, [r3, #0]
  }
}
 8014e78:	4618      	mov	r0, r3
 8014e7a:	3714      	adds	r7, #20
 8014e7c:	46bd      	mov	sp, r7
 8014e7e:	bc80      	pop	{r7}
 8014e80:	4770      	bx	lr

08014e82 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 8014e82:	b580      	push	{r7, lr}
 8014e84:	b084      	sub	sp, #16
 8014e86:	af00      	add	r7, sp, #0
 8014e88:	6078      	str	r0, [r7, #4]
 8014e8a:	460b      	mov	r3, r1
 8014e8c:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8014e8e:	2300      	movs	r3, #0
 8014e90:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8014e92:	2300      	movs	r3, #0
 8014e94:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8014e96:	687b      	ldr	r3, [r7, #4]
 8014e98:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8014e9c:	78fa      	ldrb	r2, [r7, #3]
 8014e9e:	4611      	mov	r1, r2
 8014ea0:	4618      	mov	r0, r3
 8014ea2:	f7f9 fb9b 	bl	800e5dc <HAL_PCD_SetAddress>
 8014ea6:	4603      	mov	r3, r0
 8014ea8:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8014eaa:	7bfb      	ldrb	r3, [r7, #15]
 8014eac:	4618      	mov	r0, r3
 8014eae:	f000 f86d 	bl	8014f8c <USBD_Get_USB_Status>
 8014eb2:	4603      	mov	r3, r0
 8014eb4:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8014eb6:	7bbb      	ldrb	r3, [r7, #14]
}
 8014eb8:	4618      	mov	r0, r3
 8014eba:	3710      	adds	r7, #16
 8014ebc:	46bd      	mov	sp, r7
 8014ebe:	bd80      	pop	{r7, pc}

08014ec0 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 8014ec0:	b580      	push	{r7, lr}
 8014ec2:	b086      	sub	sp, #24
 8014ec4:	af00      	add	r7, sp, #0
 8014ec6:	60f8      	str	r0, [r7, #12]
 8014ec8:	607a      	str	r2, [r7, #4]
 8014eca:	461a      	mov	r2, r3
 8014ecc:	460b      	mov	r3, r1
 8014ece:	72fb      	strb	r3, [r7, #11]
 8014ed0:	4613      	mov	r3, r2
 8014ed2:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8014ed4:	2300      	movs	r3, #0
 8014ed6:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8014ed8:	2300      	movs	r3, #0
 8014eda:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8014edc:	68fb      	ldr	r3, [r7, #12]
 8014ede:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 8014ee2:	893b      	ldrh	r3, [r7, #8]
 8014ee4:	7af9      	ldrb	r1, [r7, #11]
 8014ee6:	687a      	ldr	r2, [r7, #4]
 8014ee8:	f7f9 fc72 	bl	800e7d0 <HAL_PCD_EP_Transmit>
 8014eec:	4603      	mov	r3, r0
 8014eee:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8014ef0:	7dfb      	ldrb	r3, [r7, #23]
 8014ef2:	4618      	mov	r0, r3
 8014ef4:	f000 f84a 	bl	8014f8c <USBD_Get_USB_Status>
 8014ef8:	4603      	mov	r3, r0
 8014efa:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8014efc:	7dbb      	ldrb	r3, [r7, #22]
}
 8014efe:	4618      	mov	r0, r3
 8014f00:	3718      	adds	r7, #24
 8014f02:	46bd      	mov	sp, r7
 8014f04:	bd80      	pop	{r7, pc}

08014f06 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 8014f06:	b580      	push	{r7, lr}
 8014f08:	b086      	sub	sp, #24
 8014f0a:	af00      	add	r7, sp, #0
 8014f0c:	60f8      	str	r0, [r7, #12]
 8014f0e:	607a      	str	r2, [r7, #4]
 8014f10:	461a      	mov	r2, r3
 8014f12:	460b      	mov	r3, r1
 8014f14:	72fb      	strb	r3, [r7, #11]
 8014f16:	4613      	mov	r3, r2
 8014f18:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8014f1a:	2300      	movs	r3, #0
 8014f1c:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8014f1e:	2300      	movs	r3, #0
 8014f20:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8014f22:	68fb      	ldr	r3, [r7, #12]
 8014f24:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 8014f28:	893b      	ldrh	r3, [r7, #8]
 8014f2a:	7af9      	ldrb	r1, [r7, #11]
 8014f2c:	687a      	ldr	r2, [r7, #4]
 8014f2e:	f7f9 fc1e 	bl	800e76e <HAL_PCD_EP_Receive>
 8014f32:	4603      	mov	r3, r0
 8014f34:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8014f36:	7dfb      	ldrb	r3, [r7, #23]
 8014f38:	4618      	mov	r0, r3
 8014f3a:	f000 f827 	bl	8014f8c <USBD_Get_USB_Status>
 8014f3e:	4603      	mov	r3, r0
 8014f40:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8014f42:	7dbb      	ldrb	r3, [r7, #22]
}
 8014f44:	4618      	mov	r0, r3
 8014f46:	3718      	adds	r7, #24
 8014f48:	46bd      	mov	sp, r7
 8014f4a:	bd80      	pop	{r7, pc}

08014f4c <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 8014f4c:	b480      	push	{r7}
 8014f4e:	b083      	sub	sp, #12
 8014f50:	af00      	add	r7, sp, #0
 8014f52:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_HID_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 8014f54:	4b02      	ldr	r3, [pc, #8]	@ (8014f60 <USBD_static_malloc+0x14>)
}
 8014f56:	4618      	mov	r0, r3
 8014f58:	370c      	adds	r7, #12
 8014f5a:	46bd      	mov	sp, r7
 8014f5c:	bc80      	pop	{r7}
 8014f5e:	4770      	bx	lr
 8014f60:	20000a0c 	.word	0x20000a0c

08014f64 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 8014f64:	b480      	push	{r7}
 8014f66:	b083      	sub	sp, #12
 8014f68:	af00      	add	r7, sp, #0
 8014f6a:	6078      	str	r0, [r7, #4]

}
 8014f6c:	bf00      	nop
 8014f6e:	370c      	adds	r7, #12
 8014f70:	46bd      	mov	sp, r7
 8014f72:	bc80      	pop	{r7}
 8014f74:	4770      	bx	lr

08014f76 <HAL_PCDEx_SetConnectionState>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCDEx_SetConnectionState(PCD_HandleTypeDef *hpcd, uint8_t state)
#else
void HAL_PCDEx_SetConnectionState(PCD_HandleTypeDef *hpcd, uint8_t state)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8014f76:	b480      	push	{r7}
 8014f78:	b083      	sub	sp, #12
 8014f7a:	af00      	add	r7, sp, #0
 8014f7c:	6078      	str	r0, [r7, #4]
 8014f7e:	460b      	mov	r3, r1
 8014f80:	70fb      	strb	r3, [r7, #3]
  {
    /* Configure High connection state. */

  }
  /* USER CODE END 6 */
}
 8014f82:	bf00      	nop
 8014f84:	370c      	adds	r7, #12
 8014f86:	46bd      	mov	sp, r7
 8014f88:	bc80      	pop	{r7}
 8014f8a:	4770      	bx	lr

08014f8c <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8014f8c:	b480      	push	{r7}
 8014f8e:	b085      	sub	sp, #20
 8014f90:	af00      	add	r7, sp, #0
 8014f92:	4603      	mov	r3, r0
 8014f94:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8014f96:	2300      	movs	r3, #0
 8014f98:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 8014f9a:	79fb      	ldrb	r3, [r7, #7]
 8014f9c:	2b03      	cmp	r3, #3
 8014f9e:	d817      	bhi.n	8014fd0 <USBD_Get_USB_Status+0x44>
 8014fa0:	a201      	add	r2, pc, #4	@ (adr r2, 8014fa8 <USBD_Get_USB_Status+0x1c>)
 8014fa2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8014fa6:	bf00      	nop
 8014fa8:	08014fb9 	.word	0x08014fb9
 8014fac:	08014fbf 	.word	0x08014fbf
 8014fb0:	08014fc5 	.word	0x08014fc5
 8014fb4:	08014fcb 	.word	0x08014fcb
  {
    case HAL_OK :
      usb_status = USBD_OK;
 8014fb8:	2300      	movs	r3, #0
 8014fba:	73fb      	strb	r3, [r7, #15]
    break;
 8014fbc:	e00b      	b.n	8014fd6 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8014fbe:	2302      	movs	r3, #2
 8014fc0:	73fb      	strb	r3, [r7, #15]
    break;
 8014fc2:	e008      	b.n	8014fd6 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8014fc4:	2301      	movs	r3, #1
 8014fc6:	73fb      	strb	r3, [r7, #15]
    break;
 8014fc8:	e005      	b.n	8014fd6 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8014fca:	2302      	movs	r3, #2
 8014fcc:	73fb      	strb	r3, [r7, #15]
    break;
 8014fce:	e002      	b.n	8014fd6 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 8014fd0:	2302      	movs	r3, #2
 8014fd2:	73fb      	strb	r3, [r7, #15]
    break;
 8014fd4:	bf00      	nop
  }
  return usb_status;
 8014fd6:	7bfb      	ldrb	r3, [r7, #15]
}
 8014fd8:	4618      	mov	r0, r3
 8014fda:	3714      	adds	r7, #20
 8014fdc:	46bd      	mov	sp, r7
 8014fde:	bc80      	pop	{r7}
 8014fe0:	4770      	bx	lr
 8014fe2:	bf00      	nop

08014fe4 <memset>:
 8014fe4:	4603      	mov	r3, r0
 8014fe6:	4402      	add	r2, r0
 8014fe8:	4293      	cmp	r3, r2
 8014fea:	d100      	bne.n	8014fee <memset+0xa>
 8014fec:	4770      	bx	lr
 8014fee:	f803 1b01 	strb.w	r1, [r3], #1
 8014ff2:	e7f9      	b.n	8014fe8 <memset+0x4>

08014ff4 <__libc_init_array>:
 8014ff4:	b570      	push	{r4, r5, r6, lr}
 8014ff6:	2600      	movs	r6, #0
 8014ff8:	4d0c      	ldr	r5, [pc, #48]	@ (801502c <__libc_init_array+0x38>)
 8014ffa:	4c0d      	ldr	r4, [pc, #52]	@ (8015030 <__libc_init_array+0x3c>)
 8014ffc:	1b64      	subs	r4, r4, r5
 8014ffe:	10a4      	asrs	r4, r4, #2
 8015000:	42a6      	cmp	r6, r4
 8015002:	d109      	bne.n	8015018 <__libc_init_array+0x24>
 8015004:	f000 f81a 	bl	801503c <_init>
 8015008:	2600      	movs	r6, #0
 801500a:	4d0a      	ldr	r5, [pc, #40]	@ (8015034 <__libc_init_array+0x40>)
 801500c:	4c0a      	ldr	r4, [pc, #40]	@ (8015038 <__libc_init_array+0x44>)
 801500e:	1b64      	subs	r4, r4, r5
 8015010:	10a4      	asrs	r4, r4, #2
 8015012:	42a6      	cmp	r6, r4
 8015014:	d105      	bne.n	8015022 <__libc_init_array+0x2e>
 8015016:	bd70      	pop	{r4, r5, r6, pc}
 8015018:	f855 3b04 	ldr.w	r3, [r5], #4
 801501c:	4798      	blx	r3
 801501e:	3601      	adds	r6, #1
 8015020:	e7ee      	b.n	8015000 <__libc_init_array+0xc>
 8015022:	f855 3b04 	ldr.w	r3, [r5], #4
 8015026:	4798      	blx	r3
 8015028:	3601      	adds	r6, #1
 801502a:	e7f2      	b.n	8015012 <__libc_init_array+0x1e>
 801502c:	080150a8 	.word	0x080150a8
 8015030:	080150a8 	.word	0x080150a8
 8015034:	080150a8 	.word	0x080150a8
 8015038:	080150ac 	.word	0x080150ac

0801503c <_init>:
 801503c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801503e:	bf00      	nop
 8015040:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8015042:	bc08      	pop	{r3}
 8015044:	469e      	mov	lr, r3
 8015046:	4770      	bx	lr

08015048 <_fini>:
 8015048:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801504a:	bf00      	nop
 801504c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801504e:	bc08      	pop	{r3}
 8015050:	469e      	mov	lr, r3
 8015052:	4770      	bx	lr
