--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 5 -n
3 -fastpaths -xml Top.twx Top.ncd -o Top.twr Top.pcf -ucf Top.ucf

Design file:              Top.ncd
Physical constraint file: Top.pcf
Device,package,speed:     xc3s200,tq144,-5 (PRODUCTION 1.39 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: ts_clk = PERIOD TIMEGRP "CLK" 40 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 4651 paths analyzed, 1072 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.830ns.
--------------------------------------------------------------------------------

Paths for end point u_TimeTop/u_2min/w2Digit2_3 (SLICE_X29Y8.CE), 14 paths
--------------------------------------------------------------------------------
Slack (setup path):     33.170ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_TimeTop/u_CLK1s/r1s (FF)
  Destination:          u_TimeTop/u_2min/w2Digit2_3 (FF)
  Requirement:          40.000ns
  Data Path Delay:      6.830ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: u_TimeTop/u_CLK1s/r1s to u_TimeTop/u_2min/w2Digit2_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y32.YQ      Tcko                  0.626   u_TimeTop/u_CLK1s/r1s
                                                       u_TimeTop/u_CLK1s/r1s
    SLICE_X29Y9.G3       net (fanout=51)       3.191   u_TimeTop/u_CLK1s/r1s
    SLICE_X29Y9.Y        Tilo                  0.479   u_TimeTop/u_2min/w2Digit2_not0003
                                                       u_TimeTop/u_2min/w2Digit3_and0002
    SLICE_X29Y9.F4       net (fanout=7)        0.044   u_TimeTop/u_2min/w2Digit3_and0002
    SLICE_X29Y9.X        Tilo                  0.479   u_TimeTop/u_2min/w2Digit2_not0003
                                                       u_TimeTop/u_2min/w2Digit2_not00031
    SLICE_X29Y8.CE       net (fanout=4)        1.487   u_TimeTop/u_2min/w2Digit2_not0003
    SLICE_X29Y8.CLK      Tceck                 0.524   u_TimeTop/u_2min/w2Digit2<3>
                                                       u_TimeTop/u_2min/w2Digit2_3
    -------------------------------------------------  ---------------------------
    Total                                      6.830ns (2.108ns logic, 4.722ns route)
                                                       (30.9% logic, 69.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     33.751ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_TimeTop/u_CLK1s/r1s (FF)
  Destination:          u_TimeTop/u_2min/w2Digit2_3 (FF)
  Requirement:          40.000ns
  Data Path Delay:      6.249ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: u_TimeTop/u_CLK1s/r1s to u_TimeTop/u_2min/w2Digit2_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y32.YQ      Tcko                  0.626   u_TimeTop/u_CLK1s/r1s
                                                       u_TimeTop/u_CLK1s/r1s
    SLICE_X29Y9.F3       net (fanout=51)       3.133   u_TimeTop/u_CLK1s/r1s
    SLICE_X29Y9.X        Tilo                  0.479   u_TimeTop/u_2min/w2Digit2_not0003
                                                       u_TimeTop/u_2min/w2Digit2_not00031
    SLICE_X29Y8.CE       net (fanout=4)        1.487   u_TimeTop/u_2min/w2Digit2_not0003
    SLICE_X29Y8.CLK      Tceck                 0.524   u_TimeTop/u_2min/w2Digit2<3>
                                                       u_TimeTop/u_2min/w2Digit2_3
    -------------------------------------------------  ---------------------------
    Total                                      6.249ns (1.629ns logic, 4.620ns route)
                                                       (26.1% logic, 73.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     34.469ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_TimeTop/u_2min/w2Digit4_0 (FF)
  Destination:          u_TimeTop/u_2min/w2Digit2_3 (FF)
  Requirement:          40.000ns
  Data Path Delay:      5.531ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: u_TimeTop/u_2min/w2Digit4_0 to u_TimeTop/u_2min/w2Digit2_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y8.YQ       Tcko                  0.626   u_TimeTop/u_2min/w2Digit4<0>
                                                       u_TimeTop/u_2min/w2Digit4_0
    SLICE_X26Y9.F3       net (fanout=7)        0.955   u_TimeTop/u_2min/w2Digit4<0>
    SLICE_X26Y9.X        Tilo                  0.529   N242
                                                       u_TimeTop/u_2min/w2Digit3_and0002_SW0
    SLICE_X29Y9.G2       net (fanout=1)        0.408   N242
    SLICE_X29Y9.Y        Tilo                  0.479   u_TimeTop/u_2min/w2Digit2_not0003
                                                       u_TimeTop/u_2min/w2Digit3_and0002
    SLICE_X29Y9.F4       net (fanout=7)        0.044   u_TimeTop/u_2min/w2Digit3_and0002
    SLICE_X29Y9.X        Tilo                  0.479   u_TimeTop/u_2min/w2Digit2_not0003
                                                       u_TimeTop/u_2min/w2Digit2_not00031
    SLICE_X29Y8.CE       net (fanout=4)        1.487   u_TimeTop/u_2min/w2Digit2_not0003
    SLICE_X29Y8.CLK      Tceck                 0.524   u_TimeTop/u_2min/w2Digit2<3>
                                                       u_TimeTop/u_2min/w2Digit2_3
    -------------------------------------------------  ---------------------------
    Total                                      5.531ns (2.637ns logic, 2.894ns route)
                                                       (47.7% logic, 52.3% route)

--------------------------------------------------------------------------------

Paths for end point u_TimeTop/u_15min/w15Digit3_1 (SLICE_X30Y13.CE), 18 paths
--------------------------------------------------------------------------------
Slack (setup path):     33.211ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_TimeTop/u_CLK1s/r1s (FF)
  Destination:          u_TimeTop/u_15min/w15Digit3_1 (FF)
  Requirement:          40.000ns
  Data Path Delay:      6.789ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: u_TimeTop/u_CLK1s/r1s to u_TimeTop/u_15min/w15Digit3_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y32.YQ      Tcko                  0.626   u_TimeTop/u_CLK1s/r1s
                                                       u_TimeTop/u_CLK1s/r1s
    SLICE_X27Y15.F1      net (fanout=51)       3.026   u_TimeTop/u_CLK1s/r1s
    SLICE_X27Y15.X       Tilo                  0.479   u_TimeTop/u_15min/w15Digit1_and0000
                                                       u_TimeTop/u_15min/w15Digit1_not0003111
    SLICE_X30Y15.F4      net (fanout=4)        0.341   u_TimeTop/u_15min/w15Digit1_and0000
    SLICE_X30Y15.X       Tilo                  0.529   u_TimeTop/u_15min/w15Digit3_not0002
                                                       u_TimeTop/u_15min/w15Digit3_not0002
    SLICE_X30Y13.CE      net (fanout=3)        1.264   u_TimeTop/u_15min/w15Digit3_not0002
    SLICE_X30Y13.CLK     Tceck                 0.524   u_TimeTop/u_15min/w15Digit3<1>
                                                       u_TimeTop/u_15min/w15Digit3_1
    -------------------------------------------------  ---------------------------
    Total                                      6.789ns (2.158ns logic, 4.631ns route)
                                                       (31.8% logic, 68.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     33.596ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_TimeTop/u_CLK1s/r1s (FF)
  Destination:          u_TimeTop/u_15min/w15Digit3_1 (FF)
  Requirement:          40.000ns
  Data Path Delay:      6.404ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: u_TimeTop/u_CLK1s/r1s to u_TimeTop/u_15min/w15Digit3_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y32.YQ      Tcko                  0.626   u_TimeTop/u_CLK1s/r1s
                                                       u_TimeTop/u_CLK1s/r1s
    SLICE_X30Y15.G4      net (fanout=51)       2.877   u_TimeTop/u_CLK1s/r1s
    SLICE_X30Y15.Y       Tilo                  0.529   u_TimeTop/u_15min/w15Digit3_not0002
                                                       u_TimeTop/u_15min/w15Digit2_not000221
    SLICE_X30Y15.F3      net (fanout=7)        0.055   u_TimeTop/u_15min/N2
    SLICE_X30Y15.X       Tilo                  0.529   u_TimeTop/u_15min/w15Digit3_not0002
                                                       u_TimeTop/u_15min/w15Digit3_not0002
    SLICE_X30Y13.CE      net (fanout=3)        1.264   u_TimeTop/u_15min/w15Digit3_not0002
    SLICE_X30Y13.CLK     Tceck                 0.524   u_TimeTop/u_15min/w15Digit3<1>
                                                       u_TimeTop/u_15min/w15Digit3_1
    -------------------------------------------------  ---------------------------
    Total                                      6.404ns (2.208ns logic, 4.196ns route)
                                                       (34.5% logic, 65.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     34.436ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_TimeTop/u_15min/w15Digit1_3 (FF)
  Destination:          u_TimeTop/u_15min/w15Digit3_1 (FF)
  Requirement:          40.000ns
  Data Path Delay:      5.564ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: u_TimeTop/u_15min/w15Digit1_3 to u_TimeTop/u_15min/w15Digit3_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y15.XQ      Tcko                  0.626   u_TimeTop/u_15min/w15Digit1<3>
                                                       u_TimeTop/u_15min/w15Digit1_3
    SLICE_X27Y15.G4      net (fanout=4)        1.242   u_TimeTop/u_15min/w15Digit1<3>
    SLICE_X27Y15.Y       Tilo                  0.479   u_TimeTop/u_15min/w15Digit1_and0000
                                                       u_TimeTop/u_15min/w15Digit1_cmp_eq00001
    SLICE_X27Y15.F4      net (fanout=10)       0.080   u_TimeTop/u_15min/w15Digit1_cmp_eq0000
    SLICE_X27Y15.X       Tilo                  0.479   u_TimeTop/u_15min/w15Digit1_and0000
                                                       u_TimeTop/u_15min/w15Digit1_not0003111
    SLICE_X30Y15.F4      net (fanout=4)        0.341   u_TimeTop/u_15min/w15Digit1_and0000
    SLICE_X30Y15.X       Tilo                  0.529   u_TimeTop/u_15min/w15Digit3_not0002
                                                       u_TimeTop/u_15min/w15Digit3_not0002
    SLICE_X30Y13.CE      net (fanout=3)        1.264   u_TimeTop/u_15min/w15Digit3_not0002
    SLICE_X30Y13.CLK     Tceck                 0.524   u_TimeTop/u_15min/w15Digit3<1>
                                                       u_TimeTop/u_15min/w15Digit3_1
    -------------------------------------------------  ---------------------------
    Total                                      5.564ns (2.637ns logic, 2.927ns route)
                                                       (47.4% logic, 52.6% route)

--------------------------------------------------------------------------------

Paths for end point u_TimeTop/u_15min/w15Digit3_3 (SLICE_X30Y12.CE), 18 paths
--------------------------------------------------------------------------------
Slack (setup path):     33.211ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_TimeTop/u_CLK1s/r1s (FF)
  Destination:          u_TimeTop/u_15min/w15Digit3_3 (FF)
  Requirement:          40.000ns
  Data Path Delay:      6.789ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: u_TimeTop/u_CLK1s/r1s to u_TimeTop/u_15min/w15Digit3_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y32.YQ      Tcko                  0.626   u_TimeTop/u_CLK1s/r1s
                                                       u_TimeTop/u_CLK1s/r1s
    SLICE_X27Y15.F1      net (fanout=51)       3.026   u_TimeTop/u_CLK1s/r1s
    SLICE_X27Y15.X       Tilo                  0.479   u_TimeTop/u_15min/w15Digit1_and0000
                                                       u_TimeTop/u_15min/w15Digit1_not0003111
    SLICE_X30Y15.F4      net (fanout=4)        0.341   u_TimeTop/u_15min/w15Digit1_and0000
    SLICE_X30Y15.X       Tilo                  0.529   u_TimeTop/u_15min/w15Digit3_not0002
                                                       u_TimeTop/u_15min/w15Digit3_not0002
    SLICE_X30Y12.CE      net (fanout=3)        1.264   u_TimeTop/u_15min/w15Digit3_not0002
    SLICE_X30Y12.CLK     Tceck                 0.524   u_TimeTop/u_15min/w15Digit3<3>
                                                       u_TimeTop/u_15min/w15Digit3_3
    -------------------------------------------------  ---------------------------
    Total                                      6.789ns (2.158ns logic, 4.631ns route)
                                                       (31.8% logic, 68.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     33.596ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_TimeTop/u_CLK1s/r1s (FF)
  Destination:          u_TimeTop/u_15min/w15Digit3_3 (FF)
  Requirement:          40.000ns
  Data Path Delay:      6.404ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: u_TimeTop/u_CLK1s/r1s to u_TimeTop/u_15min/w15Digit3_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y32.YQ      Tcko                  0.626   u_TimeTop/u_CLK1s/r1s
                                                       u_TimeTop/u_CLK1s/r1s
    SLICE_X30Y15.G4      net (fanout=51)       2.877   u_TimeTop/u_CLK1s/r1s
    SLICE_X30Y15.Y       Tilo                  0.529   u_TimeTop/u_15min/w15Digit3_not0002
                                                       u_TimeTop/u_15min/w15Digit2_not000221
    SLICE_X30Y15.F3      net (fanout=7)        0.055   u_TimeTop/u_15min/N2
    SLICE_X30Y15.X       Tilo                  0.529   u_TimeTop/u_15min/w15Digit3_not0002
                                                       u_TimeTop/u_15min/w15Digit3_not0002
    SLICE_X30Y12.CE      net (fanout=3)        1.264   u_TimeTop/u_15min/w15Digit3_not0002
    SLICE_X30Y12.CLK     Tceck                 0.524   u_TimeTop/u_15min/w15Digit3<3>
                                                       u_TimeTop/u_15min/w15Digit3_3
    -------------------------------------------------  ---------------------------
    Total                                      6.404ns (2.208ns logic, 4.196ns route)
                                                       (34.5% logic, 65.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     34.436ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_TimeTop/u_15min/w15Digit1_3 (FF)
  Destination:          u_TimeTop/u_15min/w15Digit3_3 (FF)
  Requirement:          40.000ns
  Data Path Delay:      5.564ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: u_TimeTop/u_15min/w15Digit1_3 to u_TimeTop/u_15min/w15Digit3_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y15.XQ      Tcko                  0.626   u_TimeTop/u_15min/w15Digit1<3>
                                                       u_TimeTop/u_15min/w15Digit1_3
    SLICE_X27Y15.G4      net (fanout=4)        1.242   u_TimeTop/u_15min/w15Digit1<3>
    SLICE_X27Y15.Y       Tilo                  0.479   u_TimeTop/u_15min/w15Digit1_and0000
                                                       u_TimeTop/u_15min/w15Digit1_cmp_eq00001
    SLICE_X27Y15.F4      net (fanout=10)       0.080   u_TimeTop/u_15min/w15Digit1_cmp_eq0000
    SLICE_X27Y15.X       Tilo                  0.479   u_TimeTop/u_15min/w15Digit1_and0000
                                                       u_TimeTop/u_15min/w15Digit1_not0003111
    SLICE_X30Y15.F4      net (fanout=4)        0.341   u_TimeTop/u_15min/w15Digit1_and0000
    SLICE_X30Y15.X       Tilo                  0.529   u_TimeTop/u_15min/w15Digit3_not0002
                                                       u_TimeTop/u_15min/w15Digit3_not0002
    SLICE_X30Y12.CE      net (fanout=3)        1.264   u_TimeTop/u_15min/w15Digit3_not0002
    SLICE_X30Y12.CLK     Tceck                 0.524   u_TimeTop/u_15min/w15Digit3<3>
                                                       u_TimeTop/u_15min/w15Digit3_3
    -------------------------------------------------  ---------------------------
    Total                                      5.564ns (2.637ns logic, 2.927ns route)
                                                       (47.4% logic, 52.6% route)

--------------------------------------------------------------------------------

Hold Paths: ts_clk = PERIOD TIMEGRP "CLK" 40 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point u_Push3/rDebouce_3 (SLICE_X13Y2.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.703ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_Push3/rDebouce_2 (FF)
  Destination:          u_Push3/rDebouce_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.703ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 40.000ns
  Destination Clock:    CLK_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: u_Push3/rDebouce_2 to u_Push3/rDebouce_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y2.YQ       Tcko                  0.501   u_Push3/rDebouce<3>
                                                       u_Push3/rDebouce_2
    SLICE_X13Y2.BX       net (fanout=2)        0.448   u_Push3/rDebouce<2>
    SLICE_X13Y2.CLK      Tckdi       (-Th)     0.246   u_Push3/rDebouce<3>
                                                       u_Push3/rDebouce_3
    -------------------------------------------------  ---------------------------
    Total                                      0.703ns (0.255ns logic, 0.448ns route)
                                                       (36.3% logic, 63.7% route)

--------------------------------------------------------------------------------

Paths for end point u_Push4/rDebouce_1 (SLICE_X16Y4.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.703ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_Push4/rDebouce_0 (FF)
  Destination:          u_Push4/rDebouce_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.703ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 40.000ns
  Destination Clock:    CLK_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: u_Push4/rDebouce_0 to u_Push4/rDebouce_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y4.YQ       Tcko                  0.501   u_Push4/rDebouce<1>
                                                       u_Push4/rDebouce_0
    SLICE_X16Y4.BX       net (fanout=2)        0.448   u_Push4/rDebouce<0>
    SLICE_X16Y4.CLK      Tckdi       (-Th)     0.246   u_Push4/rDebouce<1>
                                                       u_Push4/rDebouce_1
    -------------------------------------------------  ---------------------------
    Total                                      0.703ns (0.255ns logic, 0.448ns route)
                                                       (36.3% logic, 63.7% route)

--------------------------------------------------------------------------------

Paths for end point u_Push1/rDebouce_1 (SLICE_X10Y7.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.703ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_Push1/rDebouce_0 (FF)
  Destination:          u_Push1/rDebouce_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.703ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 40.000ns
  Destination Clock:    CLK_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: u_Push1/rDebouce_0 to u_Push1/rDebouce_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y7.YQ       Tcko                  0.501   u_Push1/rDebouce<1>
                                                       u_Push1/rDebouce_0
    SLICE_X10Y7.BX       net (fanout=2)        0.448   u_Push1/rDebouce<0>
    SLICE_X10Y7.CLK      Tckdi       (-Th)     0.246   u_Push1/rDebouce<1>
                                                       u_Push1/rDebouce_1
    -------------------------------------------------  ---------------------------
    Total                                      0.703ns (0.255ns logic, 0.448ns route)
                                                       (36.3% logic, 63.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: ts_clk = PERIOD TIMEGRP "CLK" 40 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 38.498ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 0.751ns (Trpw)
  Physical resource: u_ScoreTop/u_Team2/rCnt/SR
  Logical resource: u_ScoreTop/u_Team2/rCnt/SR
  Location pin: SLICE_X12Y1.SR
  Clock network: Rstb_IBUF
--------------------------------------------------------------------------------
Slack: 38.498ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 0.751ns (Trpw)
  Physical resource: u_ScoreTop/u_Team2/rCnt/SR
  Logical resource: u_ScoreTop/u_Team2/rCnt/SR
  Location pin: SLICE_X12Y1.SR
  Clock network: Rstb_IBUF
--------------------------------------------------------------------------------
Slack: 38.498ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 0.751ns (Trpw)
  Physical resource: u_ScoreTop/u_Team1/rCnt/SR
  Logical resource: u_ScoreTop/u_Team1/rCnt/SR
  Location pin: SLICE_X24Y2.SR
  Clock network: Rstb_IBUF
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    6.830|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 4651 paths, 0 nets, and 2090 connections

Design statistics:
   Minimum period:   6.830ns{1}   (Maximum frequency: 146.413MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Nov 22 05:42:10 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 327 MB



