// Seed: 2714234756
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  reg id_3;
  assign module_1.type_3 = 0;
  assign id_3 = id_3;
  assign id_1 = 1;
  always id_3 <= 1'b0 + id_3;
  always id_3 = id_3;
endmodule
module module_1 (
    input supply1 id_0,
    input supply1 id_1,
    output wor id_2,
    input uwire id_3,
    output tri id_4,
    input tri1 id_5,
    output supply1 id_6,
    input supply1 id_7,
    input supply1 id_8
);
  wire id_10, id_11;
  module_0 modCall_1 (
      id_11,
      id_11
  );
endmodule
