//! **************************************************************************
// Written by: Map P.20131013 on Mon Jul 27 14:17:48 2015
//! **************************************************************************

SCHEMATIC START;
COMP "vga_ip_0_vga_g_pin<0>" LOCATE = SITE "M9" LEVEL 1;
COMP "vga_ip_0_vga_g_pin<1>" LOCATE = SITE "N9" LEVEL 1;
COMP "vga_ip_0_vga_g_pin<2>" LOCATE = SITE "P9" LEVEL 1;
COMP "vga_ip_0_vga_g_pin<3>" LOCATE = SITE "L10" LEVEL 1;
COMP "vga_ip_0_vga_g_pin<4>" LOCATE = SITE "M10" LEVEL 1;
COMP "vga_ip_0_vga_g_pin<5>" LOCATE = SITE "P11" LEVEL 1;
COMP "spi_flash_SS_pin" LOCATE = SITE "T3" LEVEL 1;
COMP "led_4b_GPIO_IO_pin<0>" LOCATE = SITE "P4" LEVEL 1;
COMP "led_4b_GPIO_IO_pin<1>" LOCATE = SITE "N5" LEVEL 1;
COMP "led_4b_GPIO_IO_pin<2>" LOCATE = SITE "P5" LEVEL 1;
COMP "led_4b_GPIO_IO_pin<3>" LOCATE = SITE "M6" LEVEL 1;
COMP "spi_flash_SCK_pin" LOCATE = SITE "R11" LEVEL 1;
COMP "vga_ip_0_vga_r_pin<0>" LOCATE = SITE "M11" LEVEL 1;
COMP "vga_ip_0_vga_r_pin<1>" LOCATE = SITE "M12" LEVEL 1;
COMP "vga_ip_0_vga_r_pin<2>" LOCATE = SITE "L12" LEVEL 1;
COMP "vga_ip_0_vga_r_pin<3>" LOCATE = SITE "N14" LEVEL 1;
COMP "vga_ip_0_vga_r_pin<4>" LOCATE = SITE "M13" LEVEL 1;
COMP "spi_flash_MISO_pin" LOCATE = SITE "P10" LEVEL 1;
COMP "smg_ip_0_SMG_Data_pin<0>" LOCATE = SITE "C7" LEVEL 1;
COMP "smg_ip_0_SMG_Data_pin<1>" LOCATE = SITE "E6" LEVEL 1;
COMP "smg_ip_0_SMG_Data_pin<2>" LOCATE = SITE "C5" LEVEL 1;
COMP "smg_ip_0_SMG_Data_pin<3>" LOCATE = SITE "F7" LEVEL 1;
COMP "smg_ip_0_SMG_Data_pin<4>" LOCATE = SITE "D6" LEVEL 1;
COMP "smg_ip_0_SMG_Data_pin<5>" LOCATE = SITE "E7" LEVEL 1;
COMP "smg_ip_0_SMG_Data_pin<6>" LOCATE = SITE "D5" LEVEL 1;
COMP "smg_ip_0_SMG_Data_pin<7>" LOCATE = SITE "C6" LEVEL 1;
COMP "CLK_P" LOCATE = SITE "T8" LEVEL 1;
COMP "spi_flash_MOSI_pin" LOCATE = SITE "T10" LEVEL 1;
COMP "RESET" LOCATE = SITE "L3" LEVEL 1;
COMP "axi_uartlite_0_RX_pin" LOCATE = SITE "C11" LEVEL 1;
COMP "key_4b_GPIO_IO_pin<0>" LOCATE = SITE "C3" LEVEL 1;
COMP "key_4b_GPIO_IO_pin<1>" LOCATE = SITE "D3" LEVEL 1;
COMP "key_4b_GPIO_IO_pin<2>" LOCATE = SITE "E4" LEVEL 1;
COMP "key_4b_GPIO_IO_pin<3>" LOCATE = SITE "E3" LEVEL 1;
COMP "axi_uartlite_0_TX_pin" LOCATE = SITE "D12" LEVEL 1;
COMP "axi_rtc_GPIO_IO_pin<0>" LOCATE = SITE "C13" LEVEL 1;
COMP "axi_rtc_GPIO_IO_pin<1>" LOCATE = SITE "E13" LEVEL 1;
COMP "axi_rtc_GPIO_IO_pin<2>" LOCATE = SITE "D14" LEVEL 1;
COMP "smg_ip_0_Scan_Sig_pin<0>" LOCATE = SITE "D8" LEVEL 1;
COMP "smg_ip_0_Scan_Sig_pin<1>" LOCATE = SITE "E8" LEVEL 1;
COMP "smg_ip_0_Scan_Sig_pin<2>" LOCATE = SITE "F9" LEVEL 1;
COMP "smg_ip_0_Scan_Sig_pin<3>" LOCATE = SITE "F10" LEVEL 1;
COMP "smg_ip_0_Scan_Sig_pin<4>" LOCATE = SITE "E10" LEVEL 1;
COMP "smg_ip_0_Scan_Sig_pin<5>" LOCATE = SITE "D9" LEVEL 1;
COMP "vga_ip_0_vga_hs_pin" LOCATE = SITE "M14" LEVEL 1;
COMP "vga_ip_0_vga_vs_pin" LOCATE = SITE "L13" LEVEL 1;
COMP "buzzer_1b_GPIO_IO_pin" LOCATE = SITE "J11" LEVEL 1;
COMP "axi_iic_0_Sda_pin" LOCATE = SITE "P12" LEVEL 1;
COMP "axi_iic_0_Scl_pin" LOCATE = SITE "N12" LEVEL 1;
COMP "vga_ip_0_vga_b_pin<0>" LOCATE = SITE "P7" LEVEL 1;
COMP "vga_ip_0_vga_b_pin<1>" LOCATE = SITE "M7" LEVEL 1;
COMP "vga_ip_0_vga_b_pin<2>" LOCATE = SITE "P8" LEVEL 1;
COMP "vga_ip_0_vga_b_pin<3>" LOCATE = SITE "N8" LEVEL 1;
COMP "vga_ip_0_vga_b_pin<4>" LOCATE = SITE "L7" LEVEL 1;
PIN microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_0_pins<28> =
        BEL "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_0"
        PINNAME CLKA;
PIN microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_0_pins<29> =
        BEL "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_0"
        PINNAME CLKB;
PIN microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_1_pins<28> =
        BEL "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_1"
        PINNAME CLKA;
PIN microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_1_pins<29> =
        BEL "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_1"
        PINNAME CLKB;
PIN microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_2_pins<28> =
        BEL "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_2"
        PINNAME CLKA;
PIN microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_2_pins<29> =
        BEL "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_2"
        PINNAME CLKB;
PIN microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_3_pins<28> =
        BEL "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_3"
        PINNAME CLKA;
PIN microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_3_pins<29> =
        BEL "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_3"
        PINNAME CLKB;
PIN microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_4_pins<28> =
        BEL "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_4"
        PINNAME CLKA;
PIN microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_4_pins<29> =
        BEL "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_4"
        PINNAME CLKB;
PIN microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_5_pins<28> =
        BEL "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_5"
        PINNAME CLKA;
PIN microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_5_pins<29> =
        BEL "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_5"
        PINNAME CLKB;
PIN microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_6_pins<28> =
        BEL "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_6"
        PINNAME CLKA;
PIN microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_6_pins<29> =
        BEL "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_6"
        PINNAME CLKB;
PIN microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_7_pins<28> =
        BEL "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_7"
        PINNAME CLKA;
PIN microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_7_pins<29> =
        BEL "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_7"
        PINNAME CLKB;
PIN
        microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48A.Normal_in_fabric.DSP48A_I1_pins<92>
        = BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48A.Normal_in_fabric.DSP48A_I1"
        PINNAME CLK;
PIN
        microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I2/Using_DSP48A.Need_to_shift_P_in_fabric.DSP48A_I1_pins<92>
        = BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I2/Using_DSP48A.Need_to_shift_P_in_fabric.DSP48A_I1"
        PINNAME CLK;
PIN
        microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I3/Using_DSP48A.Normal_in_fabric.DSP48A_I1_pins<92>
        = BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I3/Using_DSP48A.Normal_in_fabric.DSP48A_I1"
        PINNAME CLK;
TIMEGRP clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0 = PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_0_pins<28>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_0_pins<29>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_1_pins<28>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_1_pins<29>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_2_pins<28>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_2_pins<29>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_3_pins<28>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_3_pins<29>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_4_pins<28>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_4_pins<29>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_5_pins<28>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_5_pins<29>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_6_pins<28>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_6_pins<29>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_7_pins<28>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_7_pins<29>"
        BEL "proc_sys_reset_0/proc_sys_reset_0/Mshreg_Core_Reset_Req_0_d2" BEL
        "proc_sys_reset_0/proc_sys_reset_0/Mshreg_Core_Reset_Req_1_d2" BEL
        "proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/asr_lpf_0" BEL
        "proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/Mshreg_asr_lpf_0" BEL
        "proc_sys_reset_0/proc_sys_reset_0/SEQ/from_sys" BEL
        "proc_sys_reset_0/proc_sys_reset_0/SEQ/Core" BEL
        "proc_sys_reset_0/proc_sys_reset_0/SEQ/seq_cnt_en" BEL
        "proc_sys_reset_0/proc_sys_reset_0/SEQ/bsr" BEL
        "proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/lpf_asr" BEL
        "proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/lpf_exr" BEL
        "proc_sys_reset_0/proc_sys_reset_0/SEQ/SEQ_COUNTER/q_int_0" BEL
        "proc_sys_reset_0/proc_sys_reset_0/SEQ/SEQ_COUNTER/q_int_1" BEL
        "proc_sys_reset_0/proc_sys_reset_0/SEQ/SEQ_COUNTER/q_int_2" BEL
        "proc_sys_reset_0/proc_sys_reset_0/SEQ/SEQ_COUNTER/q_int_3" BEL
        "proc_sys_reset_0/proc_sys_reset_0/SEQ/SEQ_COUNTER/q_int_4" BEL
        "proc_sys_reset_0/proc_sys_reset_0/SEQ/SEQ_COUNTER/q_int_5" BEL
        "proc_sys_reset_0/proc_sys_reset_0/SEQ/system_Reset_Req_d1" BEL
        "proc_sys_reset_0/proc_sys_reset_0/SEQ/chip_Reset_Req_d1" BEL
        "proc_sys_reset_0/proc_sys_reset_0/SEQ/core_dec_0" BEL
        "proc_sys_reset_0/proc_sys_reset_0/SEQ/core_dec_1" BEL
        "proc_sys_reset_0/proc_sys_reset_0/SEQ/core_dec_2" BEL
        "proc_sys_reset_0/proc_sys_reset_0/SEQ/bsr_dec_0" BEL
        "proc_sys_reset_0/proc_sys_reset_0/SEQ/bsr_dec_2" BEL
        "proc_sys_reset_0/proc_sys_reset_0/SEQ/ris_edge" BEL
        "proc_sys_reset_0/proc_sys_reset_0/SEQ/seq_clr" BEL
        "proc_sys_reset_0/proc_sys_reset_0/SEQ/chip_Reset_Req_d2" BEL
        "proc_sys_reset_0/proc_sys_reset_0/SEQ/system_Reset_Req_d2" BEL
        "proc_sys_reset_0/proc_sys_reset_0/SEQ/chip_Reset_Req_d3" BEL
        "proc_sys_reset_0/proc_sys_reset_0/SEQ/system_Reset_Req_d3" BEL
        "proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/exr_d1" BEL
        "proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/lpf_int" BEL
        "proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/exr_lpf_0" BEL
        "proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/exr_lpf_1" BEL
        "proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/asr_lpf_1" BEL
        "proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/exr_lpf_2" BEL
        "proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/asr_lpf_2" BEL
        "proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/exr_lpf_3" BEL
        "proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/asr_lpf_3" BEL
        "proc_sys_reset_0/proc_sys_reset_0/Interconnect_aresetn_0" BEL
        "proc_sys_reset_0/proc_sys_reset_0/MB_Reset" BEL
        "proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0" BEL
        "proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/POR_SRL_I/SRL16E" BEL
        "clock_generator_0/clock_generator_0/PLL0_CLKOUT0_BUFG_INST" BEL
        "axi_uartlite_0/axi_uartlite_0/UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I/INFERRED_GEN.data_15"
        BEL
        "axi_uartlite_0/axi_uartlite_0/UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I/Mshreg_INFERRED_GEN.data_15"
        BEL
        "axi_uartlite_0/axi_uartlite_0/UARTLITE_CORE_I/UARTLITE_TX_I/MID_START_BIT_SRL16_I/INFERRED_GEN.data_15"
        BEL
        "axi_uartlite_0/axi_uartlite_0/UARTLITE_CORE_I/UARTLITE_TX_I/MID_START_BIT_SRL16_I/Mshreg_INFERRED_GEN.data_15"
        BEL
        "axi_uartlite_0/axi_uartlite_0/UARTLITE_CORE_I/BAUD_RATE_I/count_4"
        BEL
        "axi_uartlite_0/axi_uartlite_0/UARTLITE_CORE_I/BAUD_RATE_I/count_2"
        BEL
        "axi_uartlite_0/axi_uartlite_0/UARTLITE_CORE_I/BAUD_RATE_I/count_5"
        BEL
        "axi_uartlite_0/axi_uartlite_0/UARTLITE_CORE_I/BAUD_RATE_I/count_6"
        BEL
        "axi_uartlite_0/axi_uartlite_0/UARTLITE_CORE_I/BAUD_RATE_I/count_8"
        BEL
        "axi_uartlite_0/axi_uartlite_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_1"
        BEL
        "axi_uartlite_0/axi_uartlite_0/UARTLITE_CORE_I/BAUD_RATE_I/count_0"
        BEL
        "axi_uartlite_0/axi_uartlite_0/UARTLITE_CORE_I/UARTLITE_RX_I/stop_Bit_Position"
        BEL
        "axi_uartlite_0/axi_uartlite_0/UARTLITE_CORE_I/UARTLITE_TX_I/tx_Data_Enable"
        BEL "axi_uartlite_0/axi_uartlite_0/UARTLITE_CORE_I/status_reg_2" BEL
        "axi_uartlite_0/axi_uartlite_0/UARTLITE_CORE_I/UARTLITE_TX_I/tx_Start"
        BEL
        "axi_uartlite_0/axi_uartlite_0/UARTLITE_CORE_I/UARTLITE_TX_I/tx_DataBits"
        BEL
        "axi_uartlite_0/axi_uartlite_0/UARTLITE_CORE_I/UARTLITE_TX_I/fifo_Read"
        BEL
        "axi_uartlite_0/axi_uartlite_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg"
        BEL
        "axi_uartlite_0/axi_uartlite_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst"
        BEL "axi_uartlite_0/axi_uartlite_0/UARTLITE_CORE_I/enable_interrupts"
        BEL
        "axi_uartlite_0/axi_uartlite_0/UARTLITE_CORE_I/UARTLITE_RX_I/running"
        BEL
        "axi_uartlite_0/axi_uartlite_0/UARTLITE_CORE_I/UARTLITE_RX_I/valid_rx"
        BEL
        "axi_uartlite_0/axi_uartlite_0/UARTLITE_CORE_I/UARTLITE_RX_I/fifo_din_1"
        BEL
        "axi_uartlite_0/axi_uartlite_0/UARTLITE_CORE_I/UARTLITE_RX_I/frame_err_ocrd"
        BEL "axi_uartlite_0/axi_uartlite_0/UARTLITE_CORE_I/reset_TX_FIFO" BEL
        "axi_uartlite_0/axi_uartlite_0/UARTLITE_CORE_I/reset_RX_FIFO" BEL
        "axi_uartlite_0/axi_uartlite_0/UARTLITE_CORE_I/status_reg_1" BEL
        "axi_uartlite_0/axi_uartlite_0/UARTLITE_CORE_I/BAUD_RATE_I/count_1"
        BEL
        "axi_uartlite_0/axi_uartlite_0/UARTLITE_CORE_I/BAUD_RATE_I/count_3"
        BEL
        "axi_uartlite_0/axi_uartlite_0/UARTLITE_CORE_I/BAUD_RATE_I/count_7"
        BEL
        "axi_uartlite_0/axi_uartlite_0/UARTLITE_CORE_I/BAUD_RATE_I/count_9"
        BEL
        "axi_uartlite_0/axi_uartlite_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bvalid_i"
        BEL
        "axi_uartlite_0/axi_uartlite_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rvalid_i"
        BEL
        "axi_uartlite_0/axi_uartlite_0/UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I/INFERRED_GEN.data<0>_0"
        BEL
        "axi_uartlite_0/axi_uartlite_0/UARTLITE_CORE_I/UARTLITE_RX_I/fifo_Write"
        BEL
        "axi_uartlite_0/axi_uartlite_0/UARTLITE_CORE_I/UARTLITE_RX_I/RX_D1"
        BEL
        "axi_uartlite_0/axi_uartlite_0/UARTLITE_CORE_I/UARTLITE_RX_I/start_Edge_Detected"
        BEL
        "axi_uartlite_0/axi_uartlite_0/UARTLITE_CORE_I/UARTLITE_RX_I/RX_D2"
        BEL "axi_uartlite_0/axi_uartlite_0/UARTLITE_CORE_I/UARTLITE_RX_I/rx_1"
        BEL
        "axi_uartlite_0/axi_uartlite_0/UARTLITE_CORE_I/UARTLITE_RX_I/fifo_din_2"
        BEL "axi_uartlite_0/axi_uartlite_0/UARTLITE_CORE_I/UARTLITE_RX_I/rx_2"
        BEL
        "axi_uartlite_0/axi_uartlite_0/UARTLITE_CORE_I/UARTLITE_RX_I/fifo_din_3"
        BEL "axi_uartlite_0/axi_uartlite_0/UARTLITE_CORE_I/UARTLITE_RX_I/rx_3"
        BEL
        "axi_uartlite_0/axi_uartlite_0/UARTLITE_CORE_I/UARTLITE_RX_I/fifo_din_4"
        BEL "axi_uartlite_0/axi_uartlite_0/UARTLITE_CORE_I/UARTLITE_RX_I/rx_4"
        BEL
        "axi_uartlite_0/axi_uartlite_0/UARTLITE_CORE_I/UARTLITE_RX_I/fifo_din_5"
        BEL "axi_uartlite_0/axi_uartlite_0/UARTLITE_CORE_I/UARTLITE_RX_I/rx_5"
        BEL
        "axi_uartlite_0/axi_uartlite_0/UARTLITE_CORE_I/UARTLITE_RX_I/fifo_din_6"
        BEL "axi_uartlite_0/axi_uartlite_0/UARTLITE_CORE_I/UARTLITE_RX_I/rx_6"
        BEL
        "axi_uartlite_0/axi_uartlite_0/UARTLITE_CORE_I/UARTLITE_RX_I/fifo_din_7"
        BEL "axi_uartlite_0/axi_uartlite_0/UARTLITE_CORE_I/UARTLITE_RX_I/rx_7"
        BEL
        "axi_uartlite_0/axi_uartlite_0/UARTLITE_CORE_I/UARTLITE_RX_I/fifo_din_8"
        BEL "axi_uartlite_0/axi_uartlite_0/UARTLITE_CORE_I/UARTLITE_RX_I/rx_8"
        BEL "axi_uartlite_0/axi_uartlite_0/UARTLITE_CORE_I/UARTLITE_RX_I/rx_9"
        BEL
        "axi_uartlite_0/axi_uartlite_0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/FIFO_Full"
        BEL
        "axi_uartlite_0/axi_uartlite_0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/Mshreg_Dout_0_0"
        BEL
        "axi_uartlite_0/axi_uartlite_0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/Mshreg_Dout_1_0"
        BEL
        "axi_uartlite_0/axi_uartlite_0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/Mshreg_Dout_2_0"
        BEL
        "axi_uartlite_0/axi_uartlite_0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/Mshreg_Dout_3_0"
        BEL
        "axi_uartlite_0/axi_uartlite_0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/Mshreg_Dout_4_0"
        BEL
        "axi_uartlite_0/axi_uartlite_0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/Mshreg_Dout_5_0"
        BEL
        "axi_uartlite_0/axi_uartlite_0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/Mshreg_Dout_6_0"
        BEL
        "axi_uartlite_0/axi_uartlite_0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/Mshreg_Dout_7_0"
        BEL
        "axi_uartlite_0/axi_uartlite_0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[0].FDS_I"
        BEL
        "axi_uartlite_0/axi_uartlite_0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[1].FDS_I"
        BEL
        "axi_uartlite_0/axi_uartlite_0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[2].FDS_I"
        BEL
        "axi_uartlite_0/axi_uartlite_0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[3].FDS_I"
        BEL
        "axi_uartlite_0/axi_uartlite_0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[4].FDS_I"
        BEL
        "axi_uartlite_0/axi_uartlite_0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[4].FDS_I"
        BEL
        "axi_uartlite_0/axi_uartlite_0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[3].FDS_I"
        BEL
        "axi_uartlite_0/axi_uartlite_0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[2].FDS_I"
        BEL
        "axi_uartlite_0/axi_uartlite_0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[1].FDS_I"
        BEL
        "axi_uartlite_0/axi_uartlite_0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[0].FDS_I"
        BEL
        "axi_uartlite_0/axi_uartlite_0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/Mshreg_Dout_7_0"
        BEL
        "axi_uartlite_0/axi_uartlite_0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/Mshreg_Dout_6_0"
        BEL
        "axi_uartlite_0/axi_uartlite_0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/Mshreg_Dout_5_0"
        BEL
        "axi_uartlite_0/axi_uartlite_0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/Mshreg_Dout_4_0"
        BEL
        "axi_uartlite_0/axi_uartlite_0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/Mshreg_Dout_3_0"
        BEL
        "axi_uartlite_0/axi_uartlite_0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/Mshreg_Dout_2_0"
        BEL
        "axi_uartlite_0/axi_uartlite_0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/Mshreg_Dout_1_0"
        BEL
        "axi_uartlite_0/axi_uartlite_0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/Mshreg_Dout_0_0"
        BEL
        "axi_uartlite_0/axi_uartlite_0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/FIFO_Full"
        BEL "axi_uartlite_0/axi_uartlite_0/UARTLITE_CORE_I/UARTLITE_TX_I/TX"
        BEL
        "axi_uartlite_0/axi_uartlite_0/UARTLITE_CORE_I/UARTLITE_TX_I/serial_Data"
        BEL
        "axi_uartlite_0/axi_uartlite_0/UARTLITE_CORE_I/UARTLITE_TX_I/mux_sel_2"
        BEL
        "axi_uartlite_0/axi_uartlite_0/UARTLITE_CORE_I/UARTLITE_TX_I/mux_sel_1"
        BEL
        "axi_uartlite_0/axi_uartlite_0/UARTLITE_CORE_I/UARTLITE_TX_I/mux_sel_0"
        BEL "axi_uartlite_0/axi_uartlite_0/UARTLITE_CORE_I/clr_Status" BEL
        "axi_uartlite_0/axi_uartlite_0/UARTLITE_CORE_I/BAUD_RATE_I/EN_16x_Baud"
        BEL
        "axi_uartlite_0/axi_uartlite_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_1"
        BEL
        "axi_uartlite_0/axi_uartlite_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_0"
        BEL
        "axi_uartlite_0/axi_uartlite_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_2"
        BEL
        "axi_uartlite_0/axi_uartlite_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_3"
        BEL
        "axi_uartlite_0/axi_uartlite_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_0"
        BEL
        "axi_uartlite_0/axi_uartlite_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_1"
        BEL
        "axi_uartlite_0/axi_uartlite_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_2"
        BEL
        "axi_uartlite_0/axi_uartlite_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_3"
        BEL
        "axi_uartlite_0/axi_uartlite_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_4"
        BEL
        "axi_uartlite_0/axi_uartlite_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_5"
        BEL
        "axi_uartlite_0/axi_uartlite_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_6"
        BEL
        "axi_uartlite_0/axi_uartlite_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_7"
        BEL
        "axi_uartlite_0/axi_uartlite_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd2"
        BEL
        "axi_uartlite_0/axi_uartlite_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd1"
        BEL "microblaze_0_ilmb/microblaze_0_ilmb/POR_FF_I" BEL
        "microblaze_0_dlmb/microblaze_0_dlmb/POR_FF_I" BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1_1"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_4"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw_3"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_enc_1_1"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d_2_1"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_3"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_enc_0_1"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_2"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw_2"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw_1"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_0"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d_0"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d_1"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d_2"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/s_axi_arready_i"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/s_axi_rlast_i"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[11].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/busy"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[11].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_active"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[11].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/write_active"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[10].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/busy"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[10].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_active"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[10].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/write_active"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[9].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/busy"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[9].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_active"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[9].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/write_active"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[8].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/busy"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[8].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_active"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[8].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/write_active"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[7].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/busy"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[7].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_active"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[7].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/write_active"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[6].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/busy"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[6].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_active"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[6].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/write_active"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[5].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/busy"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[5].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_active"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[5].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/write_active"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[4].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/busy"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[4].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_active"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[4].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/write_active"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[3].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/busy"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[3].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_active"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[3].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/write_active"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[2].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/busy"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[2].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_active"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[2].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/write_active"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[1].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/busy"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[1].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_active"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[1].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/write_active"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/busy"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_active"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/write_active"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/s_axi_awready_i"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/s_axi_wready_i"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/s_axi_bvalid_i"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/write_cs_FSM_FFd2"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/write_cs_FSM_FFd1"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/s_ready_i_0"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_1"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_2"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_3"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_4"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_5"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_6"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_7"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_8"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_9"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_17"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_18"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_19"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_20"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_21"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_22"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_23"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_24"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_25"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_26"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_27"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_28"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_29"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_30"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_31"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_32"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/s_arvalid_reg_0"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/s_awvalid_reg_0"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/reset"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_1"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_2"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_3"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_4"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_5"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_6"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_7"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_8"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_9"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_10"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_11"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_12"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_enc_0"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_enc_1"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_enc_2"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_enc_3"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[11].clock_conv_inst/m_axi_reset_out_n_i"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[10].clock_conv_inst/m_axi_reset_out_n_i"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/m_axi_reset_out_n_i"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/m_axi_reset_out_n_i"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[7].clock_conv_inst/m_axi_reset_out_n_i"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[6].clock_conv_inst/m_axi_reset_out_n_i"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/m_axi_reset_out_n_i"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/m_axi_reset_out_n_i"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/m_axi_reset_out_n_i"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/m_axi_reset_out_n_i"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/m_axi_reset_out_n_i"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_reset_out_n_i"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[11].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/areset_d_0"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[11].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/areset_d_1"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[10].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/areset_d_0"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[10].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/areset_d_1"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[9].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/areset_d_0"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[9].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/areset_d_1"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[8].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/areset_d_0"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[8].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/areset_d_1"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[7].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/areset_d_0"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[7].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/areset_d_1"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[6].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/areset_d_0"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[6].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/areset_d_1"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[5].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/areset_d_0"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[5].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/areset_d_1"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[4].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/areset_d_0"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[4].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/areset_d_1"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[3].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/areset_d_0"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[3].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/areset_d_1"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[2].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/areset_d_0"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[2].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/areset_d_1"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[1].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/areset_d_0"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[1].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/areset_d_1"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/areset_d_0"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/areset_d_1"
        BEL
        "axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0"
        BEL
        "axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1"
        BEL
        "axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2"
        BEL
        "axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_pipe_0"
        BEL
        "axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_pipe_1"
        BEL
        "axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_pipe_2"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_kind_i_30_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_kind_i_29_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_kind_i_31_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_i_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_kind_i_28_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_valid_jump_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_ALU_Op_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_CMP_Op"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_Unsigned_Op"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_load_alu_carry"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_Use_Carry"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_jump_nodelay"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.ex_brki_hit"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/ex_branch_with_delayslot_i"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/mem_exception_from_ex"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/MEM_DataBus_Access"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/mem_valid"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_valid"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/of_read_imm_reg_ii"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_Ext_BRK_i"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_read_imm_reg"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_load_shift_carry"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_Take_Intr_or_Exc"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_Pattern_Cmp_Sel"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_enable_sext_shift_i"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_set_bip"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_move_to_MSR_instr"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_gpr_write"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/keep_jump_taken_with_ds"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_sleep_i"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_cmd_i"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/force_stop_cmd_i"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/start_single_cmd"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/read_register_MSR"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/read_register_PC"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/continue_from_brk"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/if_debug_ready_i"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/active_wakeup"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/ex_dbg_pc_hit_single_step"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.ex_dbg_hit_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/if_missed_fetch"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_valid_keep"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_i"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/force_stop_i"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/dbg_stop_i"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/ex_dbg_pc_hit_i"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.dbg_freeze_nohalt"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/dbg_stop_instr_fetch_nohalt"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.dbg_state_nohalt"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DBUS.Using_D_AXI.DAXI_Interface_I1/active_access"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DBUS.Using_D_AXI.DAXI_Interface_I1/M_AXI_DP_WVALID_i"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DBUS.Using_D_AXI.DAXI_Interface_I1/M_AXI_DP_ARVALID_i"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DBUS.Using_D_AXI.DAXI_Interface_I1/M_AXI_DP_AWVALID_i"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/ex_missed_fetch_on_branch_ended_hold"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/ex_jump_q"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/if_fetch_in_progress"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/of_set_MSR_IE_hold"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_reservation"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ext_nm_brk_hold"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_mbar_sleep"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/if_missed_fetch_already_tested"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_jump_hold"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/of_Take_Interrupt_hold"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/of_Take_Ext_BRK_hold"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_Sext_Op_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_Sext_Op_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_enable_alu_i"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_alu_sel_logic_i"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/msr_reg_i/wb_MSR_i_30"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/msr_reg_i/wb_MSR_i_29"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/msr_reg_i/wb_MSR_i_28"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/msr_reg_i/Using_FPGA_1.MSR_Bits[28].Using_FDR.MSR_I"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/msr_reg_i/Using_FPGA_1.MSR_Bits[29].Using_FDR.MSR_I"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/msr_reg_i/Using_FPGA_1.MSR_Bits[30].Using_FDR.MSR_I"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/msr_reg_i/Using_FPGA_2.MSR_Bits[28].Using_FDR.MSR_ex_I"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/msr_reg_i/Using_FPGA_2.MSR_Bits[28].Using_FDR.MSR_of_I"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/msr_reg_i/Using_FPGA_2.MSR_Bits[29].Using_FDR.MSR_ex_I"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/msr_reg_i/Using_FPGA_2.MSR_Bits[30].Using_FDR.MSR_ex_I"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/msr_reg_i/Using_FPGA_2.MSR_Bits[30].Using_FDR.MSR_of_I"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_31"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_30"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_29"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_28"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_27"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_26"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_25"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_24"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_23"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_22"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_21"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_20"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_19"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_18"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_17"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_16"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_15"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_14"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_13"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_12"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_11"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_10"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_9"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_8"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_7"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_6"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_5"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_4"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_3"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_2"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/MEM_Not_Mul_Op"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/Using_FPGA.Gen_Bits[0].MEM_EX_Result_Inst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/Using_FPGA.Gen_Bits[1].MEM_EX_Result_Inst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/Using_FPGA.Gen_Bits[2].MEM_EX_Result_Inst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/Using_FPGA.Gen_Bits[3].MEM_EX_Result_Inst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/Using_FPGA.Gen_Bits[4].MEM_EX_Result_Inst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/Using_FPGA.Gen_Bits[5].MEM_EX_Result_Inst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/Using_FPGA.Gen_Bits[6].MEM_EX_Result_Inst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/Using_FPGA.Gen_Bits[7].MEM_EX_Result_Inst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/Using_FPGA.Gen_Bits[8].MEM_EX_Result_Inst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/Using_FPGA.Gen_Bits[9].MEM_EX_Result_Inst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/Using_FPGA.Gen_Bits[10].MEM_EX_Result_Inst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/Using_FPGA.Gen_Bits[11].MEM_EX_Result_Inst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/Using_FPGA.Gen_Bits[12].MEM_EX_Result_Inst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/Using_FPGA.Gen_Bits[13].MEM_EX_Result_Inst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/Using_FPGA.Gen_Bits[14].MEM_EX_Result_Inst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/Using_FPGA.Gen_Bits[15].MEM_EX_Result_Inst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/Using_FPGA.Gen_Bits[16].MEM_EX_Result_Inst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/Using_FPGA.Gen_Bits[17].MEM_EX_Result_Inst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/Using_FPGA.Gen_Bits[18].MEM_EX_Result_Inst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/Using_FPGA.Gen_Bits[19].MEM_EX_Result_Inst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/Using_FPGA.Gen_Bits[20].MEM_EX_Result_Inst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/Using_FPGA.Gen_Bits[21].MEM_EX_Result_Inst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/Using_FPGA.Gen_Bits[22].MEM_EX_Result_Inst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/Using_FPGA.Gen_Bits[23].MEM_EX_Result_Inst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/Using_FPGA.Gen_Bits[24].MEM_EX_Result_Inst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/Using_FPGA.Gen_Bits[25].MEM_EX_Result_Inst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/Using_FPGA.Gen_Bits[26].MEM_EX_Result_Inst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/Using_FPGA.Gen_Bits[27].MEM_EX_Result_Inst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/Using_FPGA.Gen_Bits[28].MEM_EX_Result_Inst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/Using_FPGA.Gen_Bits[29].MEM_EX_Result_Inst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/Using_FPGA.Gen_Bits[30].MEM_EX_Result_Inst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/Using_FPGA.Gen_Bits[31].MEM_EX_Result_Inst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.Use_BS_LUT6.mem_shift16_8_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.Use_BS_LUT6.mem_shift16_8_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.mem_left_shift"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.mem_void_bit"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.mem_mux3_31"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.mem_mux3_30"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.mem_mux3_29"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.mem_mux3_28"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.mem_mux3_27"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.mem_mux3_26"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.mem_mux3_25"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.mem_mux3_24"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.mem_mux3_23"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.mem_mux3_22"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.mem_mux3_21"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.mem_mux3_20"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.mem_mux3_19"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.mem_mux3_18"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.mem_mux3_17"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.mem_mux3_16"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.mem_mux3_15"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.mem_mux3_14"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.mem_mux3_13"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.mem_mux3_12"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.mem_mux3_11"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.mem_mux3_10"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.mem_mux3_9"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.mem_mux3_8"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.mem_mux3_7"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.mem_mux3_6"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.mem_mux3_5"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.mem_mux3_4"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.mem_mux3_3"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.mem_mux3_2"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.mem_mux3_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.mem_mux3_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/MUL_Unit_I/WB_Mul_Result_16"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/MUL_Unit_I/WB_Mul_Result_17"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/MUL_Unit_I/WB_Mul_Result_20"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/MUL_Unit_I/WB_Mul_Result_18"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/MUL_Unit_I/WB_Mul_Result_19"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/MUL_Unit_I/WB_Mul_Result_21"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/MUL_Unit_I/WB_Mul_Result_22"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/MUL_Unit_I/WB_Mul_Result_25"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/MUL_Unit_I/WB_Mul_Result_23"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/MUL_Unit_I/WB_Mul_Result_24"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/MUL_Unit_I/WB_Mul_Result_26"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/MUL_Unit_I/WB_Mul_Result_27"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/MUL_Unit_I/WB_Mul_Result_30"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/MUL_Unit_I/WB_Mul_Result_28"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/MUL_Unit_I/WB_Mul_Result_29"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/MUL_Unit_I/WB_Mul_Result_31"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/MUL_Unit_I/WB_Mul_Result_15"
        PIN
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48A.Normal_in_fabric.DSP48A_I1_pins<92>"
        PIN
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I2/Using_DSP48A.Need_to_shift_P_in_fabric.DSP48A_I1_pins<92>"
        PIN
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I3/Using_DSP48A.Normal_in_fabric.DSP48A_I1_pins<92>"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[31].WB_PC_FDE"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[30].WB_PC_FDE"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[29].WB_PC_FDE"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[28].WB_PC_FDE"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[27].WB_PC_FDE"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[26].WB_PC_FDE"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[25].WB_PC_FDE"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[24].WB_PC_FDE"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[23].WB_PC_FDE"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[22].WB_PC_FDE"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[21].WB_PC_FDE"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[20].WB_PC_FDE"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[19].WB_PC_FDE"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[18].WB_PC_FDE"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[17].WB_PC_FDE"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[16].WB_PC_FDE"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[15].WB_PC_FDE"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[14].WB_PC_FDE"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[13].WB_PC_FDE"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[12].WB_PC_FDE"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[11].WB_PC_FDE"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[10].WB_PC_FDE"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[9].WB_PC_FDE"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[8].WB_PC_FDE"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[7].WB_PC_FDE"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[6].WB_PC_FDE"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[5].WB_PC_FDE"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[4].WB_PC_FDE"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[3].WB_PC_FDE"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[2].WB_PC_FDE"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[1].WB_PC_FDE"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[0].WB_PC_FDE"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/mem_reverse_byteorder"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/wb_read_msb_doublet_sel"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_31"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_30"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_29"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_28"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_27"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_26"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_25"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_24"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_23"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_22"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_21"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_20"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_19"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_18"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_17"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_16"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_15"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_14"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_13"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_12"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_11"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_10"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_9"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_8"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_7"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_6"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_5"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_4"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_3"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_2"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/mem_byte_selects_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/mem_byte_selects_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/wb_read_lsb_1_sel_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Byte_Enable_3"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Byte_Enable_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/wb_read_lsb_sel_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/wb_read_lsb_sel_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/imm_reg_15"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/imm_reg_14"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/imm_reg_13"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/imm_reg_12"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/imm_reg_11"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/imm_reg_10"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/imm_reg_9"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/imm_reg_8"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/imm_reg_7"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/imm_reg_6"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/imm_reg_5"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/imm_reg_4"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/imm_reg_3"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/imm_reg_2"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/imm_reg_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/imm_reg_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_31"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_30"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_29"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_28"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_27"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_26"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_25"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_24"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_23"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_22"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_21"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_20"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_19"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_18"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_17"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_16"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_15"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_14"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_13"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_12"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_11"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_10"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_9"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_8"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_7"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_6"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_5"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_4"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_3"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_2"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_31"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_30"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_29"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_28"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_27"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_26"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_25"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_24"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_23"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_22"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_21"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_20"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_19"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_18"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_17"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_16"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_15"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_14"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_13"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_12"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_11"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_10"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_9"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_8"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_7"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_6"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_5"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_4"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_3"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_2"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_31"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_30"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_29"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_28"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_27"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_26"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_25"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_24"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_23"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_22"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_21"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_20"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_19"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_18"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_17"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_16"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_15"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_14"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_13"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_12"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_11"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_10"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_9"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_8"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_7"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_6"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_5"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_4"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_3"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_2"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_31"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_30"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_29"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_28"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_27"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_26"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_25"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_24"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_23"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_22"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_21"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_20"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_19"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_18"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_17"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_16"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_15"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_14"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_13"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_12"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_11"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_10"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_9"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_8"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_7"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_6"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_5"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_4"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_3"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_2"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/running_clock"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.External_Dbg_Stop_Handle.dbg_stop_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Full_32_bit"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Full_32_bit_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/delay_slot_instr"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/single_Step_N"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/new_dbg_instr_shifting_CLK"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/read_register_PC_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/read_register_MSR_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.Normal_Stop_Handle.normal_stop_cmd_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.Force_Stop_Handle.force_stop_cmd_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.mem_brki_hit"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.wb_brki_hit"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Detect_Commands.sample_6"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Detect_Commands.sample_5"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Detect_Commands.sample_4"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Detect_Commands.sample_3"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Detect_Commands.sample_2"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Detect_Commands.sample_11"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Detect_Commands.sample_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/dbg_brki_hit"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Detect_Commands.sample_1_6"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Detect_Commands.sample_1_5"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Detect_Commands.sample_1_4"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Detect_Commands.sample_1_3"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Detect_Commands.sample_1_2"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Detect_Commands.sample_1_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Detect_Commands.sample_1_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.mem_dbg_hit_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_32"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_31"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_30"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_29"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_28"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_27"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_26"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_25"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_24"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_23"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_22"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_21"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_20"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_19"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_18"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_17"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_16"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_15"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_14"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_13"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_12"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_11"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_10"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_9"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_8"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_7"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_6"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_5"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_4"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_3"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_2"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.wb_dbg_hit_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/dbg_hit_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DBUS.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Read_Data_31"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DBUS.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Read_Data_30"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DBUS.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Read_Data_29"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DBUS.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Read_Data_28"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DBUS.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Read_Data_27"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DBUS.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Read_Data_26"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DBUS.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Read_Data_25"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DBUS.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Read_Data_24"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DBUS.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Read_Data_23"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DBUS.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Read_Data_22"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DBUS.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Read_Data_21"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DBUS.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Read_Data_20"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DBUS.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Read_Data_19"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DBUS.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Read_Data_18"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DBUS.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Read_Data_17"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DBUS.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Read_Data_16"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DBUS.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Read_Data_15"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DBUS.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Read_Data_14"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DBUS.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Read_Data_13"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DBUS.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Read_Data_12"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DBUS.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Read_Data_11"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DBUS.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Read_Data_10"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DBUS.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Read_Data_9"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DBUS.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Read_Data_8"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DBUS.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Read_Data_7"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DBUS.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Read_Data_6"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DBUS.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Read_Data_5"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DBUS.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Read_Data_4"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DBUS.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Read_Data_3"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DBUS.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Read_Data_2"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DBUS.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Read_Data_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DBUS.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Read_Data_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DBUS.Using_D_AXI.DAXI_Interface_I1/mem_access_completed"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DBUS.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Data_Strobe"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DBUS.Using_D_AXI.DAXI_Interface_I1/active_access_d1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.force2"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.force_Val2_N"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.force_Val1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.force1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.use_Reg_Neg_S"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.use_Reg_Neg_DI"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/ex_op1_cmp_eq"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc_31"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc_30"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc_29"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc_28"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc_27"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc_26"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc_25"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc_24"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc_23"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc_22"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc_21"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc_20"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc_19"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc_18"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc_17"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc_16"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc_15"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc_14"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc_13"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc_12"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc_11"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc_10"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc_9"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc_8"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc_7"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc_6"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc_5"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc_4"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc_3"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc_2"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/ex_pc_i_31"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/ex_pc_i_30"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/ex_pc_i_29"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/ex_pc_i_28"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/ex_pc_i_27"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/ex_pc_i_26"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/ex_pc_i_25"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/ex_pc_i_24"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/ex_pc_i_23"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/ex_pc_i_22"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/ex_pc_i_21"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/ex_pc_i_20"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/ex_pc_i_19"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/ex_pc_i_18"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/ex_pc_i_17"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/ex_pc_i_16"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/ex_pc_i_15"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/ex_pc_i_14"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/ex_pc_i_13"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/ex_pc_i_12"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/ex_pc_i_11"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/ex_pc_i_10"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/ex_pc_i_9"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/ex_pc_i_8"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/ex_pc_i_7"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/ex_pc_i_6"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/ex_pc_i_5"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/ex_pc_i_4"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/ex_pc_i_3"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/ex_pc_i_2"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/ex_pc_i_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/ex_pc_i_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/mem_pc_i_31"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/mem_pc_i_30"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/mem_pc_i_29"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/mem_pc_i_28"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/mem_pc_i_27"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/mem_pc_i_26"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/mem_pc_i_25"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/mem_pc_i_24"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/mem_pc_i_23"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/mem_pc_i_22"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/mem_pc_i_21"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/mem_pc_i_20"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/mem_pc_i_19"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/mem_pc_i_18"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/mem_pc_i_17"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/mem_pc_i_16"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/mem_pc_i_15"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/mem_pc_i_14"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/mem_pc_i_13"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/mem_pc_i_12"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/mem_pc_i_11"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/mem_pc_i_10"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/mem_pc_i_9"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/mem_pc_i_8"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/mem_pc_i_7"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/mem_pc_i_6"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/mem_pc_i_5"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/mem_pc_i_4"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/mem_pc_i_3"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/mem_pc_i_2"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/mem_pc_i_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/mem_pc_i_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[0].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[1].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[2].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[3].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[4].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[5].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[6].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[7].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[8].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[9].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[10].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[11].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[12].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[13].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[14].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[15].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[16].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[17].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[18].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[19].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[20].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[21].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[22].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[23].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[24].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[25].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[26].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[27].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[28].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[29].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[30].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[31].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mshreg_Using_FPGA_Buffers_Mux.srl16_31_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mshreg_Using_FPGA_Buffers_Mux.srl16_30_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mshreg_Using_FPGA_Buffers_Mux.srl16_29_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mshreg_Using_FPGA_Buffers_Mux.srl16_28_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mshreg_Using_FPGA_Buffers_Mux.srl16_27_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mshreg_Using_FPGA_Buffers_Mux.srl16_26_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mshreg_Using_FPGA_Buffers_Mux.srl16_25_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mshreg_Using_FPGA_Buffers_Mux.srl16_24_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mshreg_Using_FPGA_Buffers_Mux.srl16_23_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mshreg_Using_FPGA_Buffers_Mux.srl16_22_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mshreg_Using_FPGA_Buffers_Mux.srl16_21_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mshreg_Using_FPGA_Buffers_Mux.srl16_20_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mshreg_Using_FPGA_Buffers_Mux.srl16_19_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mshreg_Using_FPGA_Buffers_Mux.srl16_18_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mshreg_Using_FPGA_Buffers_Mux.srl16_17_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mshreg_Using_FPGA_Buffers_Mux.srl16_16_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mshreg_Using_FPGA_Buffers_Mux.srl16_15_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mshreg_Using_FPGA_Buffers_Mux.srl16_14_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mshreg_Using_FPGA_Buffers_Mux.srl16_13_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mshreg_Using_FPGA_Buffers_Mux.srl16_12_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mshreg_Using_FPGA_Buffers_Mux.srl16_11_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mshreg_Using_FPGA_Buffers_Mux.srl16_10_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mshreg_Using_FPGA_Buffers_Mux.srl16_9_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mshreg_Using_FPGA_Buffers_Mux.srl16_8_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mshreg_Using_FPGA_Buffers_Mux.srl16_7_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mshreg_Using_FPGA_Buffers_Mux.srl16_6_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mshreg_Using_FPGA_Buffers_Mux.srl16_5_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mshreg_Using_FPGA_Buffers_Mux.srl16_4_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mshreg_Using_FPGA_Buffers_Mux.srl16_3_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mshreg_Using_FPGA_Buffers_Mux.srl16_0_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mshreg_Using_FPGA_Buffers_Mux.srl16_2_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mshreg_Using_FPGA_Buffers_Mux.srl16_1_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[0].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[1].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[2].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[3].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[4].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[5].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[6].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[7].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[8].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[9].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[10].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[11].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[12].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[13].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[14].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[15].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[16].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[17].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[18].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[19].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[20].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[21].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[22].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[23].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[24].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[25].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[26].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[27].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[28].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[29].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[30].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[31].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[32].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[33].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[34].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[35].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[36].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[37].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[38].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[39].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[40].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[41].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[42].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.Gen_Mux_Select_LUT6[1].Gen_Sel_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.Gen_Mux_Select_LUT6[2].Gen_Sel_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.Gen_Mux_Select_LUT6[3].Gen_Sel_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.Gen_Mux_Select_LUT6[4].Gen_Sel_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.Last_Sel_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.OF_Valid_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Mshreg_Using_FPGA_Buffers_Mux.srl16_41_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Mshreg_Using_FPGA_Buffers_Mux.srl16_42_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Mshreg_Using_FPGA_Buffers_Mux.srl16_38_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Mshreg_Using_FPGA_Buffers_Mux.srl16_40_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Mshreg_Using_FPGA_Buffers_Mux.srl16_39_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Mshreg_Using_FPGA_Buffers_Mux.srl16_35_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Mshreg_Using_FPGA_Buffers_Mux.srl16_37_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Mshreg_Using_FPGA_Buffers_Mux.srl16_36_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Mshreg_Using_FPGA_Buffers_Mux.srl16_32_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Mshreg_Using_FPGA_Buffers_Mux.srl16_34_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Mshreg_Using_FPGA_Buffers_Mux.srl16_33_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Mshreg_Using_FPGA_Buffers_Mux.srl16_29_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Mshreg_Using_FPGA_Buffers_Mux.srl16_31_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Mshreg_Using_FPGA_Buffers_Mux.srl16_30_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Mshreg_Using_FPGA_Buffers_Mux.srl16_26_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Mshreg_Using_FPGA_Buffers_Mux.srl16_28_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Mshreg_Using_FPGA_Buffers_Mux.srl16_27_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Mshreg_Using_FPGA_Buffers_Mux.srl16_23_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Mshreg_Using_FPGA_Buffers_Mux.srl16_25_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Mshreg_Using_FPGA_Buffers_Mux.srl16_24_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Mshreg_Using_FPGA_Buffers_Mux.srl16_22_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Mshreg_Using_FPGA_Buffers_Mux.srl16_21_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Mshreg_Using_FPGA_Buffers_Mux.srl16_8_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Mshreg_Using_FPGA_Buffers_Mux.srl16_10_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Mshreg_Using_FPGA_Buffers_Mux.srl16_9_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Mshreg_Using_FPGA_Buffers_Mux.srl16_5_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Mshreg_Using_FPGA_Buffers_Mux.srl16_7_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Mshreg_Using_FPGA_Buffers_Mux.srl16_6_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Mshreg_Using_FPGA_Buffers_Mux.srl16_2_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Mshreg_Using_FPGA_Buffers_Mux.srl16_4_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Mshreg_Using_FPGA_Buffers_Mux.srl16_3_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Mshreg_Using_FPGA_Buffers_Mux.srl16_1_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Mshreg_Using_FPGA_Buffers_Mux.srl16_0_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_reset"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_gpr_write_i"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_gpr_write_dbg"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/dbg_Stop_Instr_Fetch_delay"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_mbar_stall_no_sleep_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_PipeRun_i"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_i"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/MEM_DataBus_Addr_31"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/MEM_DataBus_Addr_30"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/MEM_DataBus_Addr_29"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/MEM_DataBus_Addr_28"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/MEM_DataBus_Addr_27"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/MEM_DataBus_Addr_26"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/MEM_DataBus_Addr_25"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/MEM_DataBus_Addr_24"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/MEM_DataBus_Addr_23"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/MEM_DataBus_Addr_15"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/MEM_DataBus_Addr_14"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/MEM_DataBus_Addr_13"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/MEM_DataBus_Addr_12"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/MEM_DataBus_Addr_11"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/MEM_DataBus_Addr_10"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/MEM_DataBus_Addr_9"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/MEM_DataBus_Addr_8"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/MEM_DataBus_Addr_7"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/MEM_DataBus_Addr_6"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/MEM_DataBus_Addr_5"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/MEM_DataBus_Addr_4"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/MEM_DataBus_Addr_3"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/MEM_DataBus_Addr_2"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/MEM_DataBus_Addr_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/MEM_DataBus_Addr_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/MEM_DataBus_Write"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/mem_is_msr_instr"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/mem_is_multi_or_load_instr"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/mem_load_store_access"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/MEM_Sel_MEM_Res_I"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/WB_PC_Valid"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_kind_i_31"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_kind_i_30"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_kind_i_29"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_kind_i_28"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_first_cycle"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_Interrupt_i"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_Ext_NM_BRK_i"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_Interrupt_Brk_combo"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_atomic_Instruction_Pair"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Dbg_Clean_Stop"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_opcode_5"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_opcode_4"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_opcode_3"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_opcode_2"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_opcode_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_opcode_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_branch_with_delayslot"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_which_branch_10"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_which_branch_9"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_which_branch_8"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_delayslot_Instr"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_SWAP_BYTE_Instr"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_not_mul_op_i"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_set_MSR_IE_instr"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_is_multi_or_load_instr"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_is_multi_instr2"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_is_mul_instr"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_is_bs_instr_I"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_sel_alu_i"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_MSR_set_decode"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_CLZ_Instr"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_SWAP_Instr"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_is_div_instr_I"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_valid_jump"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_mbar_decode"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_read_imm_reg_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/mem_byte_access"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/mem_doublet_access"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/mem_delayslot_instr"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/mem_read_imm_reg"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/WB_Byte_Access"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/WB_Doublet_Access"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/WB_DelaySlot_Instr"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/WB_Read_Imm_Reg"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/mem_read_imm_reg_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/WB_Read_Imm_Reg_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_Shift_Op_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_Shift_Op_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_Left_Shift"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_Arith_Shift"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_gpr_write_addr_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_gpr_write_addr_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_MSR_clear_decode"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/mem_gpr_write_addr_4"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/mem_gpr_write_addr_3"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/mem_gpr_write_addr_2"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/mem_gpr_write_addr_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/mem_gpr_write_addr_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_gpr_write_addr_4"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_gpr_write_addr_3"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_gpr_write_addr_2"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_gpr_write_addr_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_gpr_write_addr_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_gpr_write_dbg"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/mem_gpr_write"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/mem_gpr_write_dbg"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_ALU_Op_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_mfsmsr_i"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA_3.of_clear_MSR_BIP_hold_Inst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA_3.ex_clear_MSR_BIP_instr_Inst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA_2.ex_load_store_instr_Inst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA_2.ex_is_load_instr_Inst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA_2.ex_byte_access_i_Inst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA_2.ex_doublet_access_i_Inst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA_2.ex_is_lwx_instr_Inst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA_2.ex_reverse_mem_access_inst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.Gen_Bits[28].MEM_EX_Result_Inst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.Gen_Bits[29].MEM_EX_Result_Inst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.Gen_Bits[30].MEM_EX_Result_Inst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.Gen_Bits[31].MEM_EX_Result_Inst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.wb_dlmb_valid_read_data_31"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.wb_dlmb_valid_read_data_30"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.wb_dlmb_valid_read_data_29"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.wb_dlmb_valid_read_data_28"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.wb_dlmb_valid_read_data_27"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.wb_dlmb_valid_read_data_26"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.wb_dlmb_valid_read_data_25"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.wb_dlmb_valid_read_data_24"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.wb_dlmb_valid_read_data_23"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.wb_dlmb_valid_read_data_22"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.wb_dlmb_valid_read_data_21"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.wb_dlmb_valid_read_data_20"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.wb_dlmb_valid_read_data_19"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.wb_dlmb_valid_read_data_18"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.wb_dlmb_valid_read_data_17"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.wb_dlmb_valid_read_data_16"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.wb_dlmb_valid_read_data_15"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.wb_dlmb_valid_read_data_14"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.wb_dlmb_valid_read_data_13"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.wb_dlmb_valid_read_data_12"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.wb_dlmb_valid_read_data_11"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.wb_dlmb_valid_read_data_10"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.wb_dlmb_valid_read_data_9"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.wb_dlmb_valid_read_data_8"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.wb_dlmb_valid_read_data_7"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.wb_dlmb_valid_read_data_6"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.wb_dlmb_valid_read_data_5"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.wb_dlmb_valid_read_data_4"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.wb_dlmb_valid_read_data_3"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.wb_dlmb_valid_read_data_2"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.wb_dlmb_valid_read_data_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.wb_dlmb_valid_read_data_0"
        BEL "microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp"
        BEL "microblaze_0/microblaze_0/MicroBlaze_Core_I/external_interrupt"
        BEL "microblaze_0/microblaze_0/MicroBlaze_Core_I/sync_reset" BEL
        "microblaze_0_i_bram_ctrl/microblaze_0_i_bram_ctrl/Sl_Rdy" BEL
        "microblaze_0_i_bram_ctrl/microblaze_0_i_bram_ctrl/lmb_as" BEL
        "microblaze_0_d_bram_ctrl/microblaze_0_d_bram_ctrl/Sl_Rdy" BEL
        "microblaze_0_d_bram_ctrl/microblaze_0_d_bram_ctrl/lmb_as" BEL
        "axi_intc_0/axi_intc_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_1"
        BEL "axi_intc_0/axi_intc_0/INTC_CORE_I/sie_0" BEL
        "axi_intc_0/axi_intc_0/INTC_CORE_I/sie_1" BEL
        "axi_intc_0/axi_intc_0/INTC_CORE_I/sie_2" BEL
        "axi_intc_0/axi_intc_0/INTC_CORE_I/Irq" BEL
        "axi_intc_0/axi_intc_0/INTC_CORE_I/iar_0" BEL
        "axi_intc_0/axi_intc_0/INTC_CORE_I/iar_1" BEL
        "axi_intc_0/axi_intc_0/INTC_CORE_I/iar_2" BEL
        "axi_intc_0/axi_intc_0/INTC_CORE_I/ipr_0" BEL
        "axi_intc_0/axi_intc_0/INTC_CORE_I/ipr_1" BEL
        "axi_intc_0/axi_intc_0/INTC_CORE_I/ipr_2" BEL
        "axi_intc_0/axi_intc_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg"
        BEL "axi_intc_0/axi_intc_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst" BEL
        "axi_intc_0/axi_intc_0/ip2bus_rdack" BEL
        "axi_intc_0/axi_intc_0/ip2bus_wrack" BEL
        "axi_intc_0/axi_intc_0/INTC_CORE_I/mer_int_1" BEL
        "axi_intc_0/axi_intc_0/INTC_CORE_I/cie_0" BEL
        "axi_intc_0/axi_intc_0/INTC_CORE_I/cie_1" BEL
        "axi_intc_0/axi_intc_0/INTC_CORE_I/cie_2" BEL
        "axi_intc_0/axi_intc_0/INTC_CORE_I/mer_int_0" BEL
        "axi_intc_0/axi_intc_0/INTC_CORE_I/isr_0" BEL
        "axi_intc_0/axi_intc_0/INTC_CORE_I/isr_1" BEL
        "axi_intc_0/axi_intc_0/INTC_CORE_I/isr_2" BEL
        "axi_intc_0/axi_intc_0/INTC_CORE_I/hw_intr_0" BEL
        "axi_intc_0/axi_intc_0/INTC_CORE_I/hw_intr_1" BEL
        "axi_intc_0/axi_intc_0/INTC_CORE_I/hw_intr_2" BEL
        "axi_intc_0/axi_intc_0/INTC_CORE_I/ier_0" BEL
        "axi_intc_0/axi_intc_0/INTC_CORE_I/ier_1" BEL
        "axi_intc_0/axi_intc_0/INTC_CORE_I/ier_2" BEL
        "axi_intc_0/axi_intc_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bvalid_i"
        BEL
        "axi_intc_0/axi_intc_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rvalid_i"
        BEL "axi_intc_0/axi_intc_0/INTC_CORE_I/irq_gen" BEL
        "axi_intc_0/axi_intc_0/INTC_CORE_I/ivr_0" BEL
        "axi_intc_0/axi_intc_0/INTC_CORE_I/ivr_1" BEL
        "axi_intc_0/axi_intc_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_16"
        BEL
        "axi_intc_0/axi_intc_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_0"
        BEL
        "axi_intc_0/axi_intc_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_1"
        BEL
        "axi_intc_0/axi_intc_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_4"
        BEL
        "axi_intc_0/axi_intc_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_2"
        BEL
        "axi_intc_0/axi_intc_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_3"
        BEL
        "axi_intc_0/axi_intc_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_5"
        BEL
        "axi_intc_0/axi_intc_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_6"
        BEL
        "axi_intc_0/axi_intc_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_9"
        BEL
        "axi_intc_0/axi_intc_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_7"
        BEL
        "axi_intc_0/axi_intc_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_8"
        BEL
        "axi_intc_0/axi_intc_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_10"
        BEL
        "axi_intc_0/axi_intc_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_11"
        BEL
        "axi_intc_0/axi_intc_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_12"
        BEL
        "axi_intc_0/axi_intc_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_13"
        BEL
        "axi_intc_0/axi_intc_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_14"
        BEL
        "axi_intc_0/axi_intc_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_15"
        BEL
        "axi_intc_0/axi_intc_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_0"
        BEL
        "axi_intc_0/axi_intc_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_1"
        BEL
        "axi_intc_0/axi_intc_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_2"
        BEL
        "axi_intc_0/axi_intc_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_31"
        BEL
        "axi_intc_0/axi_intc_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_0"
        BEL
        "axi_intc_0/axi_intc_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_1"
        BEL
        "axi_intc_0/axi_intc_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_2"
        BEL
        "axi_intc_0/axi_intc_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_3"
        BEL
        "axi_intc_0/axi_intc_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd2"
        BEL
        "axi_intc_0/axi_intc_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd1"
        BEL "axi_intc_0/axi_intc_0/ip2bus_wrack_int_d1" BEL
        "axi_intc_0/axi_intc_0/ip2bus_rdack_int_d1" BEL
        "debug_module/debug_module/MDM_Core_I1/enable_interrupts" BEL
        "debug_module/debug_module/MDM_Core_I1/clear_Ext_BRK" BEL
        "debug_module/debug_module/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg"
        BEL
        "debug_module/debug_module/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst"
        BEL
        "debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.Ext_BRK_FDRSE"
        BEL "debug_module/debug_module/MDM_Core_I1/reset_TX_FIFO" BEL
        "debug_module/debug_module/MDM_Core_I1/reset_RX_FIFO" BEL
        "debug_module/debug_module/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rvalid_i"
        BEL
        "debug_module/debug_module/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bvalid_i"
        BEL
        "debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/data_Exists_I"
        BEL
        "debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Addr_Counters[0].FDRE_I"
        BEL
        "debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Addr_Counters[1].FDRE_I"
        BEL
        "debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Addr_Counters[2].FDRE_I"
        BEL
        "debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Addr_Counters[3].FDRE_I"
        BEL
        "debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/FIFO_RAM[0].SRL16E_I"
        BEL
        "debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/FIFO_RAM[1].SRL16E_I"
        BEL
        "debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/FIFO_RAM[2].SRL16E_I"
        BEL
        "debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/FIFO_RAM[3].SRL16E_I"
        BEL
        "debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/FIFO_RAM[4].SRL16E_I"
        BEL
        "debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/FIFO_RAM[5].SRL16E_I"
        BEL
        "debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/FIFO_RAM[6].SRL16E_I"
        BEL
        "debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/FIFO_RAM[7].SRL16E_I"
        BEL
        "debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/data_Exists_I"
        BEL
        "debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Addr_Counters[0].FDRE_I"
        BEL
        "debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Addr_Counters[1].FDRE_I"
        BEL
        "debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Addr_Counters[2].FDRE_I"
        BEL
        "debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Addr_Counters[3].FDRE_I"
        BEL
        "debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/FIFO_RAM[0].SRL16E_I"
        BEL
        "debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/FIFO_RAM[1].SRL16E_I"
        BEL
        "debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/FIFO_RAM[2].SRL16E_I"
        BEL
        "debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/FIFO_RAM[3].SRL16E_I"
        BEL
        "debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/FIFO_RAM[4].SRL16E_I"
        BEL
        "debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/FIFO_RAM[5].SRL16E_I"
        BEL
        "debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/FIFO_RAM[6].SRL16E_I"
        BEL
        "debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/FIFO_RAM[7].SRL16E_I"
        BEL
        "debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Write"
        BEL
        "debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Read"
        BEL
        "debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_1"
        BEL
        "debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_2"
        BEL
        "debug_module/debug_module/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_1"
        BEL
        "debug_module/debug_module/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_0"
        BEL
        "debug_module/debug_module/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_2"
        BEL
        "debug_module/debug_module/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_3"
        BEL
        "debug_module/debug_module/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_0"
        BEL
        "debug_module/debug_module/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_1"
        BEL
        "debug_module/debug_module/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_2"
        BEL
        "debug_module/debug_module/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_3"
        BEL
        "debug_module/debug_module/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_4"
        BEL
        "debug_module/debug_module/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_5"
        BEL
        "debug_module/debug_module/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_6"
        BEL
        "debug_module/debug_module/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_7"
        BEL
        "debug_module/debug_module/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd2"
        BEL
        "debug_module/debug_module/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_0"
        BEL
        "debug_module/debug_module/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_1"
        BEL
        "debug_module/debug_module/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_2"
        BEL
        "debug_module/debug_module/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd1"
        BEL "led_4b/led_4b/gpio_core_1/gpio_Data_In_3" BEL
        "led_4b/led_4b/gpio_core_1/Mshreg_gpio_Data_In_3" BEL
        "led_4b/led_4b/gpio_core_1/gpio_Data_In_2" BEL
        "led_4b/led_4b/gpio_core_1/Mshreg_gpio_Data_In_2" BEL
        "led_4b/led_4b/gpio_core_1/gpio_Data_In_1" BEL
        "led_4b/led_4b/gpio_core_1/Mshreg_gpio_Data_In_1" BEL
        "led_4b/led_4b/gpio_core_1/gpio_Data_In_0" BEL
        "led_4b/led_4b/gpio_core_1/Mshreg_gpio_Data_In_0" BEL
        "led_4b/led_4b/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_out_i_0_1"
        BEL
        "led_4b/led_4b/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_3"
        BEL
        "led_4b/led_4b/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_0"
        BEL
        "led_4b/led_4b/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_1"
        BEL
        "led_4b/led_4b/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_2"
        BEL "led_4b/led_4b/gpio_core_1/GPIO_DBus_i_28" BEL
        "led_4b/led_4b/gpio_core_1/GPIO_DBus_i_31" BEL
        "led_4b/led_4b/gpio_core_1/GPIO_DBus_i_29" BEL
        "led_4b/led_4b/gpio_core_1/GPIO_DBus_i_30" BEL
        "led_4b/led_4b/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_out_i_0"
        BEL "led_4b/led_4b/bus2ip_reset" BEL "led_4b/led_4b/ip2bus_rdack_i_D1"
        BEL "led_4b/led_4b/ip2bus_wrack_i_D1" BEL
        "led_4b/led_4b/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rvalid_i" BEL
        "led_4b/led_4b/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bvalid_i" BEL
        "led_4b/led_4b/gpio_core_1/gpio_Data_Out_3" BEL
        "led_4b/led_4b/gpio_core_1/gpio_Data_Out_2" BEL
        "led_4b/led_4b/gpio_core_1/gpio_Data_Out_1" BEL
        "led_4b/led_4b/gpio_core_1/gpio_Data_Out_0" BEL
        "led_4b/led_4b/gpio_core_1/gpio_OE_3" BEL
        "led_4b/led_4b/gpio_core_1/gpio_OE_2" BEL
        "led_4b/led_4b/gpio_core_1/gpio_OE_1" BEL
        "led_4b/led_4b/gpio_core_1/gpio_OE_0" BEL
        "led_4b/led_4b/gpio_core_1/iGPIO_xferAck" BEL
        "led_4b/led_4b/gpio_core_1/gpio_xferAck_Reg" BEL
        "led_4b/led_4b/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_0" BEL
        "led_4b/led_4b/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_1" BEL
        "led_4b/led_4b/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_2" BEL
        "led_4b/led_4b/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_3" BEL
        "led_4b/led_4b/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd2" BEL
        "led_4b/led_4b/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd1" BEL
        "led_4b/led_4b/ip2bus_data_i_D1_31" BEL
        "led_4b/led_4b/ip2bus_data_i_D1_30" BEL
        "led_4b/led_4b/ip2bus_data_i_D1_29" BEL
        "led_4b/led_4b/ip2bus_data_i_D1_28" BEL
        "key_4b/key_4b/gpio_core_1/gpio_Data_In_3" BEL
        "key_4b/key_4b/gpio_core_1/Mshreg_gpio_Data_In_3" BEL
        "key_4b/key_4b/gpio_core_1/gpio_Data_In_2" BEL
        "key_4b/key_4b/gpio_core_1/Mshreg_gpio_Data_In_2" BEL
        "key_4b/key_4b/gpio_core_1/gpio_Data_In_1" BEL
        "key_4b/key_4b/gpio_core_1/Mshreg_gpio_Data_In_1" BEL
        "key_4b/key_4b/gpio_core_1/gpio_Data_In_0" BEL
        "key_4b/key_4b/gpio_core_1/Mshreg_gpio_Data_In_0" BEL
        "key_4b/key_4b/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_out_i_0_1"
        BEL
        "key_4b/key_4b/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_3"
        BEL
        "key_4b/key_4b/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_0"
        BEL
        "key_4b/key_4b/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_1"
        BEL
        "key_4b/key_4b/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_2"
        BEL "key_4b/key_4b/gpio_core_1/GPIO_DBus_i_28" BEL
        "key_4b/key_4b/gpio_core_1/GPIO_DBus_i_31" BEL
        "key_4b/key_4b/gpio_core_1/GPIO_DBus_i_29" BEL
        "key_4b/key_4b/gpio_core_1/GPIO_DBus_i_30" BEL
        "key_4b/key_4b/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_out_i_0"
        BEL "key_4b/key_4b/bus2ip_reset" BEL "key_4b/key_4b/ip2bus_rdack_i_D1"
        BEL "key_4b/key_4b/ip2bus_wrack_i_D1" BEL
        "key_4b/key_4b/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rvalid_i" BEL
        "key_4b/key_4b/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bvalid_i" BEL
        "key_4b/key_4b/gpio_core_1/gpio_Data_Out_3" BEL
        "key_4b/key_4b/gpio_core_1/gpio_Data_Out_2" BEL
        "key_4b/key_4b/gpio_core_1/gpio_Data_Out_1" BEL
        "key_4b/key_4b/gpio_core_1/gpio_Data_Out_0" BEL
        "key_4b/key_4b/gpio_core_1/gpio_OE_3" BEL
        "key_4b/key_4b/gpio_core_1/gpio_OE_2" BEL
        "key_4b/key_4b/gpio_core_1/gpio_OE_1" BEL
        "key_4b/key_4b/gpio_core_1/gpio_OE_0" BEL
        "key_4b/key_4b/gpio_core_1/iGPIO_xferAck" BEL
        "key_4b/key_4b/gpio_core_1/gpio_xferAck_Reg" BEL
        "key_4b/key_4b/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_0" BEL
        "key_4b/key_4b/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_1" BEL
        "key_4b/key_4b/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_2" BEL
        "key_4b/key_4b/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_3" BEL
        "key_4b/key_4b/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd2" BEL
        "key_4b/key_4b/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd1" BEL
        "key_4b/key_4b/ip2bus_data_i_D1_31" BEL
        "key_4b/key_4b/ip2bus_data_i_D1_30" BEL
        "key_4b/key_4b/ip2bus_data_i_D1_29" BEL
        "key_4b/key_4b/ip2bus_data_i_D1_28" BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_1_1"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_2"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_1"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_1"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_0"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_2"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_4"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_5"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_6"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_7"
        BEL "axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/captureTrig1_d"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/generateOutPre0"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/captureTrig0_pulse_d1"
        BEL "axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/captureTrig0_d"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg"
        BEL "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst" BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[20].TCSR0_FF_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[21].TCSR0_FF_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[22].TCSR0_FF_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[23].TCSR0_FF_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[24].TCSR0_FF_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[25].TCSR0_FF_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[26].TCSR0_FF_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[27].TCSR0_FF_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[28].TCSR0_FF_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[29].TCSR0_FF_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[30].TCSR0_FF_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[31].TCSR0_FF_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[21].TCSR1_FF_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[22].TCSR1_FF_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[23].TCSR1_FF_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[24].TCSR1_FF_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[25].TCSR1_FF_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[26].TCSR1_FF_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[27].TCSR1_FF_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[28].TCSR1_FF_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[29].TCSR1_FF_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[30].TCSR1_FF_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[31].TCSR1_FF_I"
        BEL "axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/READ_DONE0_I"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rvalid_i"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_bvalid_i"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/counter_TC_Reg_0"
        BEL "axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/Interrupt" BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/counter_TC_Reg2"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/captureTrig0_d2"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/captureTrig1_d2"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/captureTrig0_pulse_d2"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[0].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[1].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[2].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[3].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[4].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[5].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[6].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[7].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[8].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[9].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[10].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[11].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[12].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[13].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[14].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[15].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[16].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[17].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[18].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[19].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[20].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[21].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[22].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[23].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[24].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[25].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[26].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[27].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[28].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[29].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[30].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[31].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[32].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[0].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[1].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[2].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[3].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[4].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[5].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[6].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[7].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[8].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[9].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[10].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[11].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[12].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[13].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[14].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[15].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[16].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[17].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[18].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[19].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[20].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[21].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[22].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[23].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[24].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[25].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[26].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[27].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[28].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[29].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[30].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[31].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_0"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_1"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_2"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_3"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_4"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_5"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_6"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_7"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_8"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_9"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_10"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_11"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_12"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_13"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_14"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_15"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_16"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_17"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_18"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_19"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_20"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_21"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_22"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_23"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_24"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_25"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_26"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_27"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_28"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_29"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_30"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_31"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/state_FSM_FFd2"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_0"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_1"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_2"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_3"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_4"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_5"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/state_FSM_FFd1"
        BEL "axi_iic_0/axi_iic_0/X_IIC/FILTER_I/SDA_DEBOUNCE/Noisy_d2" BEL
        "axi_iic_0/axi_iic_0/X_IIC/FILTER_I/SDA_DEBOUNCE/Mshreg_Noisy_d2" BEL
        "axi_iic_0/axi_iic_0/X_IIC/FILTER_I/SCL_DEBOUNCE/Noisy_d2" BEL
        "axi_iic_0/axi_iic_0/X_IIC/FILTER_I/SCL_DEBOUNCE/Mshreg_Noisy_d2" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/detect_start" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/rdy_new_xmt_i" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/detect_stop" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/scl_falling_edge" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/scl_rising_edge" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/EarlyAckHdr" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/i2c_header_en" BEL
        "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/Rc_fifo_wr" BEL
        "axi_iic_0/axi_iic_0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/sw_rst_cond_d1"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/reset_trig"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst"
        BEL "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/sm_stop" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/arb_lost" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/dtc_i" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/aas_i" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/sda_sample" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/msms_rst_i" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/stop_scl_reg" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/txer_i" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/txer_edge" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/master_slave" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/srw_i" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/sda_cout_reg" BEL
        "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/gpo_i_31" BEL
        "axi_iic_0/axi_iic_0/X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/ipif_glbl_irpt_enable_reg"
        BEL "axi_iic_0/axi_iic_0/X_IIC/DYN_MASTER_I/firstDynStartSeen" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/rsta_tx_under_prev" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/tx_under_prev_i" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/sda_setup" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/abgc_i" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/gen_start" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/al_prevent" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/bus_busy" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/gen_stop" BEL
        "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/msms_set_i" BEL
        "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/Tx_fifo_rd" BEL
        "axi_iic_0/axi_iic_0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/RESET_FLOPS[0].RST_FLOPS"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/RESET_FLOPS[1].RST_FLOPS"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/RESET_FLOPS[2].RST_FLOPS"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/RESET_FLOPS[3].RST_FLOPS"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rvalid_i"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bvalid_i"
        BEL "axi_iic_0/axi_iic_0/X_IIC/WRITE_FIFO_CTRL_I/Data_Exists_DFF" BEL
        "axi_iic_0/axi_iic_0/X_IIC/WRITE_FIFO_CTRL_I/Addr_Counters[0].FDRE_I"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/WRITE_FIFO_CTRL_I/Addr_Counters[1].FDRE_I"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/WRITE_FIFO_CTRL_I/Addr_Counters[2].FDRE_I"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/WRITE_FIFO_CTRL_I/Addr_Counters[3].FDRE_I"
        BEL "axi_iic_0/axi_iic_0/X_IIC/WRITE_FIFO_CTRL_I/FIFO_RAM[0].SRL16E_I"
        BEL "axi_iic_0/axi_iic_0/X_IIC/WRITE_FIFO_CTRL_I/FIFO_RAM[1].SRL16E_I"
        BEL "axi_iic_0/axi_iic_0/X_IIC/DYN_MASTER_I/rdCntrFrmTxFifo" BEL
        "axi_iic_0/axi_iic_0/X_IIC/DYN_MASTER_I/rxCntDone" BEL
        "axi_iic_0/axi_iic_0/X_IIC/DYN_MASTER_I/earlyAckDataState_d1" BEL
        "axi_iic_0/axi_iic_0/X_IIC/DYN_MASTER_I/ackDataState_d1" BEL
        "axi_iic_0/axi_iic_0/X_IIC/DYN_MASTER_I/callingReadAccess" BEL
        "axi_iic_0/axi_iic_0/X_IIC/DYN_MASTER_I/Cr_txModeSelect_set" BEL
        "axi_iic_0/axi_iic_0/X_IIC/DYN_MASTER_I/Cr_txModeSelect_clr" BEL
        "axi_iic_0/axi_iic_0/X_IIC/DYN_MASTER_I/rdByteCntr_7" BEL
        "axi_iic_0/axi_iic_0/X_IIC/DYN_MASTER_I/rdByteCntr_6" BEL
        "axi_iic_0/axi_iic_0/X_IIC/DYN_MASTER_I/rdByteCntr_5" BEL
        "axi_iic_0/axi_iic_0/X_IIC/DYN_MASTER_I/rdByteCntr_4" BEL
        "axi_iic_0/axi_iic_0/X_IIC/DYN_MASTER_I/rdByteCntr_3" BEL
        "axi_iic_0/axi_iic_0/X_IIC/DYN_MASTER_I/rdByteCntr_2" BEL
        "axi_iic_0/axi_iic_0/X_IIC/DYN_MASTER_I/rdByteCntr_1" BEL
        "axi_iic_0/axi_iic_0/X_IIC/DYN_MASTER_I/rdByteCntr_0" BEL
        "axi_iic_0/axi_iic_0/X_IIC/WRITE_FIFO_I/Data_Exists_DFF" BEL
        "axi_iic_0/axi_iic_0/X_IIC/WRITE_FIFO_I/Addr_Counters[0].FDRE_I" BEL
        "axi_iic_0/axi_iic_0/X_IIC/WRITE_FIFO_I/Addr_Counters[1].FDRE_I" BEL
        "axi_iic_0/axi_iic_0/X_IIC/WRITE_FIFO_I/Addr_Counters[2].FDRE_I" BEL
        "axi_iic_0/axi_iic_0/X_IIC/WRITE_FIFO_I/Addr_Counters[3].FDRE_I" BEL
        "axi_iic_0/axi_iic_0/X_IIC/WRITE_FIFO_I/FIFO_RAM[0].SRL16E_I" BEL
        "axi_iic_0/axi_iic_0/X_IIC/WRITE_FIFO_I/FIFO_RAM[1].SRL16E_I" BEL
        "axi_iic_0/axi_iic_0/X_IIC/WRITE_FIFO_I/FIFO_RAM[2].SRL16E_I" BEL
        "axi_iic_0/axi_iic_0/X_IIC/WRITE_FIFO_I/FIFO_RAM[3].SRL16E_I" BEL
        "axi_iic_0/axi_iic_0/X_IIC/WRITE_FIFO_I/FIFO_RAM[4].SRL16E_I" BEL
        "axi_iic_0/axi_iic_0/X_IIC/WRITE_FIFO_I/FIFO_RAM[5].SRL16E_I" BEL
        "axi_iic_0/axi_iic_0/X_IIC/WRITE_FIFO_I/FIFO_RAM[6].SRL16E_I" BEL
        "axi_iic_0/axi_iic_0/X_IIC/WRITE_FIFO_I/FIFO_RAM[7].SRL16E_I" BEL
        "axi_iic_0/axi_iic_0/X_IIC/READ_FIFO_I/Data_Exists_DFF" BEL
        "axi_iic_0/axi_iic_0/X_IIC/READ_FIFO_I/Addr_Counters[0].FDRE_I" BEL
        "axi_iic_0/axi_iic_0/X_IIC/READ_FIFO_I/Addr_Counters[1].FDRE_I" BEL
        "axi_iic_0/axi_iic_0/X_IIC/READ_FIFO_I/Addr_Counters[2].FDRE_I" BEL
        "axi_iic_0/axi_iic_0/X_IIC/READ_FIFO_I/Addr_Counters[3].FDRE_I" BEL
        "axi_iic_0/axi_iic_0/X_IIC/READ_FIFO_I/FIFO_RAM[0].SRL16E_I" BEL
        "axi_iic_0/axi_iic_0/X_IIC/READ_FIFO_I/FIFO_RAM[1].SRL16E_I" BEL
        "axi_iic_0/axi_iic_0/X_IIC/READ_FIFO_I/FIFO_RAM[2].SRL16E_I" BEL
        "axi_iic_0/axi_iic_0/X_IIC/READ_FIFO_I/FIFO_RAM[3].SRL16E_I" BEL
        "axi_iic_0/axi_iic_0/X_IIC/READ_FIFO_I/FIFO_RAM[4].SRL16E_I" BEL
        "axi_iic_0/axi_iic_0/X_IIC/READ_FIFO_I/FIFO_RAM[5].SRL16E_I" BEL
        "axi_iic_0/axi_iic_0/X_IIC/READ_FIFO_I/FIFO_RAM[6].SRL16E_I" BEL
        "axi_iic_0/axi_iic_0/X_IIC/READ_FIFO_I/FIFO_RAM[7].SRL16E_I" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/I2CDATA_REG/data_int_0" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/I2CDATA_REG/data_int_1" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/I2CDATA_REG/data_int_2" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/I2CDATA_REG/data_int_3" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/I2CDATA_REG/data_int_4" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/I2CDATA_REG/data_int_5" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/I2CDATA_REG/data_int_6" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/I2CDATA_REG/data_int_7" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/I2CHEADER_REG/data_int_0" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/I2CHEADER_REG/data_int_1" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/I2CHEADER_REG/data_int_2" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/I2CHEADER_REG/data_int_3" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/I2CHEADER_REG/data_int_4" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/I2CHEADER_REG/data_int_5" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/I2CHEADER_REG/data_int_6" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/I2CHEADER_REG/data_int_7" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/sda_rin_d1" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/scl_rin_d1" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/dtre_d1" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/ro_prev_d1" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/msms_d1" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/EarlyAckDataState" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/shift_reg_en" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/new_rcv_dta_i" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/shift_reg_ld" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/bit_cnt_en" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/rsta_d1" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/scl_cout_reg" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/tx_under_prev_d1" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/msms_d2" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/scl_f_edg_d1" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/shift_reg_ld_d1" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/scl_f_edg_d2" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/dtc_i_d1" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/data_i2c_i_0" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/data_i2c_i_1" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/data_i2c_i_2" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/data_i2c_i_3" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/data_i2c_i_4" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/data_i2c_i_5" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/data_i2c_i_6" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/data_i2c_i_7" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/gen_stop_d1" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/bus_busy_d1" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/scl_f_edg_d3" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/dtc_i_d2" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/AckDataState" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/al_i" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/slave_sda" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/master_sda" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/BITCNT/q_int_3" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/BITCNT/q_int_2" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/BITCNT/q_int_1" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/BITCNT/q_int_0" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/SETUP_CNT/q_int_9" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/SETUP_CNT/q_int_8" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/SETUP_CNT/q_int_7" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/SETUP_CNT/q_int_6" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/SETUP_CNT/q_int_5" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/SETUP_CNT/q_int_4" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/SETUP_CNT/q_int_3" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/SETUP_CNT/q_int_2" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/SETUP_CNT/q_int_1" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/SETUP_CNT/q_int_0" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/scl_state_FSM_FFd4" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/scl_state_FSM_FFd3" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/scl_state_FSM_FFd2" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/scl_state_FSM_FFd1" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/state_FSM_FFd3" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int_9" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int_8" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int_7" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int_6" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int_5" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int_4" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int_3" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int_2" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int_1" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int_0" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/state_FSM_FFd2" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/state_FSM_FFd1" BEL
        "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/Tx_fifo_wr" BEL
        "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/sr_i_7" BEL
        "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/sr_i_6" BEL
        "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/sr_i_5" BEL
        "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/sr_i_4" BEL
        "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/sr_i_3" BEL
        "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/sr_i_2" BEL
        "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/sr_i_1" BEL
        "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/sr_i_0" BEL
        "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/Rc_fifo_rd" BEL
        "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/new_rcv_dta_d1" BEL
        "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/rc_fifo_pirq_i_7" BEL
        "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/rc_fifo_pirq_i_6" BEL
        "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/rc_fifo_pirq_i_5" BEL
        "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/rc_fifo_pirq_i_4" BEL
        "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/adr_i_6" BEL
        "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/adr_i_5" BEL
        "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/adr_i_4" BEL
        "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/adr_i_3" BEL
        "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/adr_i_2" BEL
        "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/adr_i_1" BEL
        "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/adr_i_0" BEL
        "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/cr_i_7" BEL
        "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/cr_i_6" BEL
        "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/cr_i_5" BEL
        "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/cr_i_4" BEL
        "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/cr_i_3" BEL
        "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/cr_i_2" BEL
        "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/cr_i_1" BEL
        "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/cr_i_0" BEL
        "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/timing_param_tsusta_i_0"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/timing_param_tsusta_i_1"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/timing_param_tsusta_i_2"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/timing_param_tsusta_i_3"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/timing_param_tsusta_i_4"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/timing_param_tsusta_i_5"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/timing_param_tsusta_i_6"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/timing_param_tsusta_i_7"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/timing_param_tsusta_i_8"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/timing_param_tsusta_i_9"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/timing_param_tsudat_i_0"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/timing_param_tsudat_i_1"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/timing_param_tsudat_i_2"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/timing_param_tsudat_i_3"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/timing_param_tsudat_i_4"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/timing_param_tsudat_i_5"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/timing_param_tsudat_i_6"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/timing_param_tsudat_i_7"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/timing_param_tsudat_i_8"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/timing_param_tsudat_i_9"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/timing_param_tsusto_i_0"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/timing_param_tsusto_i_1"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/timing_param_tsusto_i_2"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/timing_param_tsusto_i_3"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/timing_param_tsusto_i_4"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/timing_param_tsusto_i_5"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/timing_param_tsusto_i_6"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/timing_param_tsusto_i_7"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/timing_param_tsusto_i_8"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/timing_param_tsusto_i_9"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/timing_param_thdsta_i_0"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/timing_param_thdsta_i_1"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/timing_param_thdsta_i_2"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/timing_param_thdsta_i_3"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/timing_param_thdsta_i_4"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/timing_param_thdsta_i_5"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/timing_param_thdsta_i_6"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/timing_param_thdsta_i_7"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/timing_param_thdsta_i_8"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/timing_param_thdsta_i_9"
        BEL "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/timing_param_tbuf_i_0"
        BEL "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/timing_param_tbuf_i_1"
        BEL "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/timing_param_tbuf_i_2"
        BEL "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/timing_param_tbuf_i_3"
        BEL "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/timing_param_tbuf_i_4"
        BEL "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/timing_param_tbuf_i_5"
        BEL "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/timing_param_tbuf_i_6"
        BEL "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/timing_param_tbuf_i_7"
        BEL "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/timing_param_tbuf_i_8"
        BEL "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/timing_param_tbuf_i_9"
        BEL "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/timing_param_thigh_i_0"
        BEL "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/timing_param_thigh_i_1"
        BEL "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/timing_param_thigh_i_2"
        BEL "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/timing_param_thigh_i_3"
        BEL "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/timing_param_thigh_i_4"
        BEL "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/timing_param_thigh_i_5"
        BEL "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/timing_param_thigh_i_6"
        BEL "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/timing_param_thigh_i_7"
        BEL "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/timing_param_thigh_i_8"
        BEL "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/timing_param_thigh_i_9"
        BEL "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/timing_param_tlow_i_0"
        BEL "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/timing_param_tlow_i_1"
        BEL "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/timing_param_tlow_i_2"
        BEL "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/timing_param_tlow_i_3"
        BEL "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/timing_param_tlow_i_4"
        BEL "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/timing_param_tlow_i_5"
        BEL "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/timing_param_tlow_i_6"
        BEL "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/timing_param_tlow_i_7"
        BEL "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/timing_param_tlow_i_8"
        BEL "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/timing_param_tlow_i_9"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/timing_param_thddat_i_0"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/timing_param_thddat_i_1"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/timing_param_thddat_i_2"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/timing_param_thddat_i_3"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/timing_param_thddat_i_4"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/timing_param_thddat_i_5"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/timing_param_thddat_i_6"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/timing_param_thddat_i_7"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/timing_param_thddat_i_8"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/timing_param_thddat_i_9"
        BEL "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/msms_d1" BEL
        "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/ro_prev_i" BEL
        "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst" BEL
        "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/IIC2Bus_IntrEvent_7" BEL
        "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/IIC2Bus_IntrEvent_6" BEL
        "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/IIC2Bus_IntrEvent_4" BEL
        "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/IIC2Bus_IntrEvent_3" BEL
        "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/IIC2Bus_IntrEvent_2" BEL
        "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/IIC2Bus_IntrEvent_1" BEL
        "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/IIC2Bus_IntrEvent_0" BEL
        "axi_iic_0/axi_iic_0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_16"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_out_i_2"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_out_i_0"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_8"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_7"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_10"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_17"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_18"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_19"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_20"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_21"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_22"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_23"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_26"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_24"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_25"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_27"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_28"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_29"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_30"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_31"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_32"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_33"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_34"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_0"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_1"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_2"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_3"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_4"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_5"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_6"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_7"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_8"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_9"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_31"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd2"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_0"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_1"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_2"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_3"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd1"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/irpt_wrack_d1"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/ip_irpt_enable_reg_0"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/ip_irpt_enable_reg_1"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/ip_irpt_enable_reg_2"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/ip_irpt_enable_reg_3"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/ip_irpt_enable_reg_4"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/ip_irpt_enable_reg_5"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/ip_irpt_enable_reg_6"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/ip_irpt_enable_reg_7"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/ip_irpt_status_reg_0"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/ip_irpt_status_reg_1"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/ip_irpt_status_reg_2"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/ip_irpt_status_reg_3"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/ip_irpt_status_reg_4"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/ip_irpt_status_reg_5"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/ip_irpt_status_reg_6"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/ip_irpt_status_reg_7"
        BEL "axi_iic_0/axi_iic_0/X_IIC/X_AXI_IPIF_SSP1/AXI_IP2Bus_WrAck" BEL
        "axi_iic_0/axi_iic_0/X_IIC/X_AXI_IPIF_SSP1/AXI_IP2Bus_RdAck" BEL
        "axi_iic_0/axi_iic_0/X_IIC/Tx_fifo_rd_d" BEL
        "axi_iic_0/axi_iic_0/X_IIC/Tx_fifo_wr_d" BEL
        "axi_iic_0/axi_iic_0/X_IIC/Rc_fifo_wr_d" BEL
        "axi_iic_0/axi_iic_0/X_IIC/Rc_fifo_rd_d" BEL
        "axi_rtc/axi_rtc/gpio_core_1/gpio_Data_In_1" BEL
        "axi_rtc/axi_rtc/gpio_core_1/Mshreg_gpio_Data_In_1" BEL
        "axi_rtc/axi_rtc/gpio_core_1/gpio_Data_In_0" BEL
        "axi_rtc/axi_rtc/gpio_core_1/Mshreg_gpio_Data_In_0" BEL
        "axi_rtc/axi_rtc/gpio_core_1/gpio_Data_In_2" BEL
        "axi_rtc/axi_rtc/gpio_core_1/Mshreg_gpio_Data_In_2" BEL
        "axi_rtc/axi_rtc/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_3"
        BEL
        "axi_rtc/axi_rtc/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_0"
        BEL
        "axi_rtc/axi_rtc/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_1"
        BEL
        "axi_rtc/axi_rtc/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_2"
        BEL "axi_rtc/axi_rtc/gpio_core_1/GPIO_DBus_i_31" BEL
        "axi_rtc/axi_rtc/gpio_core_1/GPIO_DBus_i_29" BEL
        "axi_rtc/axi_rtc/gpio_core_1/GPIO_DBus_i_30" BEL
        "axi_rtc/axi_rtc/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_out_i_0"
        BEL "axi_rtc/axi_rtc/bus2ip_reset" BEL
        "axi_rtc/axi_rtc/ip2bus_rdack_i_D1" BEL
        "axi_rtc/axi_rtc/ip2bus_wrack_i_D1" BEL
        "axi_rtc/axi_rtc/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rvalid_i"
        BEL
        "axi_rtc/axi_rtc/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bvalid_i"
        BEL "axi_rtc/axi_rtc/gpio_core_1/gpio_Data_Out_2" BEL
        "axi_rtc/axi_rtc/gpio_core_1/gpio_Data_Out_1" BEL
        "axi_rtc/axi_rtc/gpio_core_1/gpio_Data_Out_0" BEL
        "axi_rtc/axi_rtc/gpio_core_1/gpio_OE_2" BEL
        "axi_rtc/axi_rtc/gpio_core_1/gpio_OE_1" BEL
        "axi_rtc/axi_rtc/gpio_core_1/gpio_OE_0" BEL
        "axi_rtc/axi_rtc/gpio_core_1/iGPIO_xferAck" BEL
        "axi_rtc/axi_rtc/gpio_core_1/gpio_xferAck_Reg" BEL
        "axi_rtc/axi_rtc/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_0"
        BEL
        "axi_rtc/axi_rtc/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_1"
        BEL
        "axi_rtc/axi_rtc/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_2"
        BEL
        "axi_rtc/axi_rtc/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd2"
        BEL
        "axi_rtc/axi_rtc/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd1"
        BEL "axi_rtc/axi_rtc/ip2bus_data_i_D1_31" BEL
        "axi_rtc/axi_rtc/ip2bus_data_i_D1_30" BEL
        "axi_rtc/axi_rtc/ip2bus_data_i_D1_29" BEL
        "spi_flash/spi_flash/bus2ip_reset_int_core_2" BEL
        "spi_flash/spi_flash/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_24"
        BEL
        "spi_flash/spi_flash/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_20"
        BEL
        "spi_flash/spi_flash/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_22"
        BEL
        "spi_flash/spi_flash/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_19"
        BEL
        "spi_flash/spi_flash/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_17"
        BEL
        "spi_flash/spi_flash/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_18"
        BEL
        "spi_flash/spi_flash/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_21"
        BEL
        "spi_flash/spi_flash/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_23"
        BEL
        "spi_flash/spi_flash/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_1"
        BEL "spi_flash/spi_flash/bus2ip_reset_int_core_1" BEL
        "spi_flash/spi_flash/AXI_SPI_CORE_INTERFACE_I/CONTROL_REG_I/control_register_data_int_7_1"
        BEL
        "spi_flash/spi_flash/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Serial_Dout"
        BEL
        "spi_flash/spi_flash/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_16"
        BEL
        "spi_flash/spi_flash/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_2"
        BEL
        "spi_flash/spi_flash/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_0"
        BEL
        "spi_flash/spi_flash/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_1"
        BEL
        "spi_flash/spi_flash/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_3"
        BEL
        "spi_flash/spi_flash/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_4"
        BEL
        "spi_flash/spi_flash/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_5"
        BEL
        "spi_flash/spi_flash/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_6"
        BEL
        "spi_flash/spi_flash/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_9"
        BEL
        "spi_flash/spi_flash/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_7"
        BEL
        "spi_flash/spi_flash/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_8"
        BEL
        "spi_flash/spi_flash/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_10"
        BEL
        "spi_flash/spi_flash/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_11"
        BEL
        "spi_flash/spi_flash/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_12"
        BEL
        "spi_flash/spi_flash/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_13"
        BEL
        "spi_flash/spi_flash/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_14"
        BEL
        "spi_flash/spi_flash/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_15"
        BEL
        "spi_flash/spi_flash/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/sck_o_int"
        BEL
        "spi_flash/spi_flash/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/serial_dout_int"
        BEL "spi_flash/spi_flash/AXI_SPI_CORE_INTERFACE_I/STATUS_REG_I/modf"
        BEL
        "spi_flash/spi_flash/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/transfer_start"
        BEL
        "spi_flash/spi_flash/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/SPIXfer_done_int_pulse_d1"
        BEL "spi_flash/spi_flash/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/SCK_O"
        BEL
        "spi_flash/spi_flash/AXI_SPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/Intr2Bus_RdAck"
        BEL
        "spi_flash/spi_flash/AXI_SPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/Intr2Bus_WrAck"
        BEL
        "spi_flash/spi_flash/AXI_SPI_CORE_INTERFACE_I/SOFT_RESET_I/reset_trig"
        BEL
        "spi_flash/spi_flash/AXI_SPI_CORE_INTERFACE_I/SOFT_RESET_I/sw_rst_cond_d1"
        BEL
        "spi_flash/spi_flash/AXI_SPI_CORE_INTERFACE_I/ip2Bus_WrAck_core_reg"
        BEL
        "spi_flash/spi_flash/AXI_SPI_CORE_INTERFACE_I/ip2Bus_RdAck_intr_reg_hole"
        BEL
        "spi_flash/spi_flash/AXI_SPI_CORE_INTERFACE_I/ip2Bus_RdAck_core_reg"
        BEL
        "spi_flash/spi_flash/AXI_SPI_CORE_INTERFACE_I/ip2Bus_WrAck_intr_reg_hole"
        BEL
        "spi_flash/spi_flash/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg"
        BEL "spi_flash/spi_flash/bus2ip_reset_int_core" BEL
        "spi_flash/spi_flash/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Count_trigger"
        BEL
        "spi_flash/spi_flash/AXI_SPI_CORE_INTERFACE_I/STATUS_REG_I/register_Data_int_0"
        BEL
        "spi_flash/spi_flash/AXI_SPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/ipif_glbl_irpt_enable_reg"
        BEL
        "spi_flash/spi_flash/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/SPIXfer_done_int"
        BEL
        "spi_flash/spi_flash/AXI_SPI_CORE_INTERFACE_I/SOFT_RESET_I/RESET_FLOPS[0].RST_FLOPS"
        BEL
        "spi_flash/spi_flash/AXI_SPI_CORE_INTERFACE_I/SOFT_RESET_I/RESET_FLOPS[1].RST_FLOPS"
        BEL
        "spi_flash/spi_flash/AXI_SPI_CORE_INTERFACE_I/SOFT_RESET_I/RESET_FLOPS[2].RST_FLOPS"
        BEL
        "spi_flash/spi_flash/AXI_SPI_CORE_INTERFACE_I/SOFT_RESET_I/RESET_FLOPS[3].RST_FLOPS"
        BEL
        "spi_flash/spi_flash/AXI_SPI_CORE_INTERFACE_I/SOFT_RESET_I/RESET_FLOPS[4].RST_FLOPS"
        BEL
        "spi_flash/spi_flash/AXI_SPI_CORE_INTERFACE_I/SOFT_RESET_I/RESET_FLOPS[5].RST_FLOPS"
        BEL
        "spi_flash/spi_flash/AXI_SPI_CORE_INTERFACE_I/SOFT_RESET_I/RESET_FLOPS[6].RST_FLOPS"
        BEL
        "spi_flash/spi_flash/AXI_SPI_CORE_INTERFACE_I/SOFT_RESET_I/RESET_FLOPS[7].RST_FLOPS"
        BEL
        "spi_flash/spi_flash/AXI_SPI_CORE_INTERFACE_I/SOFT_RESET_I/FF_WRACK"
        BEL
        "spi_flash/spi_flash/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rvalid_i"
        BEL
        "spi_flash/spi_flash/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bvalid_i"
        BEL
        "spi_flash/spi_flash/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.FIFO_IF_MODULE_I/drr_Overrun_i"
        BEL
        "spi_flash/spi_flash/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.FIFO_IF_MODULE_I/rc_FIFO_Full_d1"
        BEL
        "spi_flash/spi_flash/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.FIFO_IF_MODULE_I/tx_FIFO_Occpncy_MSB_d1"
        BEL
        "spi_flash/spi_flash/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.FIFO_IF_MODULE_I/tx_FIFO_Empty_d1"
        BEL
        "spi_flash/spi_flash/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.RECEIVE_FIFO_I/Data_Exists_DFF"
        BEL
        "spi_flash/spi_flash/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.RECEIVE_FIFO_I/Addr_Counters[0].FDRE_I"
        BEL
        "spi_flash/spi_flash/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.RECEIVE_FIFO_I/Addr_Counters[1].FDRE_I"
        BEL
        "spi_flash/spi_flash/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.RECEIVE_FIFO_I/Addr_Counters[2].FDRE_I"
        BEL
        "spi_flash/spi_flash/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.RECEIVE_FIFO_I/Addr_Counters[3].FDRE_I"
        BEL
        "spi_flash/spi_flash/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.RECEIVE_FIFO_I/FIFO_RAM[0].SRL16E_I"
        BEL
        "spi_flash/spi_flash/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.RECEIVE_FIFO_I/FIFO_RAM[1].SRL16E_I"
        BEL
        "spi_flash/spi_flash/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.RECEIVE_FIFO_I/FIFO_RAM[2].SRL16E_I"
        BEL
        "spi_flash/spi_flash/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.RECEIVE_FIFO_I/FIFO_RAM[3].SRL16E_I"
        BEL
        "spi_flash/spi_flash/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.RECEIVE_FIFO_I/FIFO_RAM[4].SRL16E_I"
        BEL
        "spi_flash/spi_flash/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.RECEIVE_FIFO_I/FIFO_RAM[5].SRL16E_I"
        BEL
        "spi_flash/spi_flash/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.RECEIVE_FIFO_I/FIFO_RAM[6].SRL16E_I"
        BEL
        "spi_flash/spi_flash/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.RECEIVE_FIFO_I/FIFO_RAM[7].SRL16E_I"
        BEL
        "spi_flash/spi_flash/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.TRANSMIT_FIFO_I/Data_Exists_DFF"
        BEL
        "spi_flash/spi_flash/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.TRANSMIT_FIFO_I/Addr_Counters[0].FDRE_I"
        BEL
        "spi_flash/spi_flash/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.TRANSMIT_FIFO_I/Addr_Counters[1].FDRE_I"
        BEL
        "spi_flash/spi_flash/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.TRANSMIT_FIFO_I/Addr_Counters[2].FDRE_I"
        BEL
        "spi_flash/spi_flash/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.TRANSMIT_FIFO_I/Addr_Counters[3].FDRE_I"
        BEL
        "spi_flash/spi_flash/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.TRANSMIT_FIFO_I/FIFO_RAM[0].SRL16E_I"
        BEL
        "spi_flash/spi_flash/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.TRANSMIT_FIFO_I/FIFO_RAM[1].SRL16E_I"
        BEL
        "spi_flash/spi_flash/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.TRANSMIT_FIFO_I/FIFO_RAM[2].SRL16E_I"
        BEL
        "spi_flash/spi_flash/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.TRANSMIT_FIFO_I/FIFO_RAM[3].SRL16E_I"
        BEL
        "spi_flash/spi_flash/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.TRANSMIT_FIFO_I/FIFO_RAM[4].SRL16E_I"
        BEL
        "spi_flash/spi_flash/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.TRANSMIT_FIFO_I/FIFO_RAM[5].SRL16E_I"
        BEL
        "spi_flash/spi_flash/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.TRANSMIT_FIFO_I/FIFO_RAM[6].SRL16E_I"
        BEL
        "spi_flash/spi_flash/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.TRANSMIT_FIFO_I/FIFO_RAM[7].SRL16E_I"
        BEL
        "spi_flash/spi_flash/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/transfer_start_d1"
        BEL
        "spi_flash/spi_flash/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/SPIXfer_done_int_d1"
        BEL
        "spi_flash/spi_flash/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/SPIXfer_done_int_pulse_d2"
        BEL
        "spi_flash/spi_flash/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Count_trigger_d1"
        BEL "spi_flash/spi_flash/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/SS_O_0"
        BEL "spi_flash/spi_flash/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/sck_d1"
        BEL
        "spi_flash/spi_flash/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/SS_Asserted_1dly"
        BEL "spi_flash/spi_flash/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/sck_d2"
        BEL
        "spi_flash/spi_flash/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Shift_Reg_7"
        BEL
        "spi_flash/spi_flash/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Shift_Reg_6"
        BEL
        "spi_flash/spi_flash/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Shift_Reg_5"
        BEL
        "spi_flash/spi_flash/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Shift_Reg_4"
        BEL
        "spi_flash/spi_flash/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Shift_Reg_3"
        BEL
        "spi_flash/spi_flash/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Shift_Reg_2"
        BEL
        "spi_flash/spi_flash/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Shift_Reg_1"
        BEL
        "spi_flash/spi_flash/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Shift_Reg_0"
        BEL
        "spi_flash/spi_flash/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Count_0"
        BEL
        "spi_flash/spi_flash/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Count_1"
        BEL
        "spi_flash/spi_flash/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Count_2"
        BEL
        "spi_flash/spi_flash/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Count_3"
        BEL
        "spi_flash/spi_flash/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Count_4"
        BEL
        "spi_flash/spi_flash/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/rx_shft_reg_mode_0011_7"
        BEL
        "spi_flash/spi_flash/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/rx_shft_reg_mode_0011_6"
        BEL
        "spi_flash/spi_flash/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/rx_shft_reg_mode_0011_5"
        BEL
        "spi_flash/spi_flash/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/rx_shft_reg_mode_0011_4"
        BEL
        "spi_flash/spi_flash/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/rx_shft_reg_mode_0011_3"
        BEL
        "spi_flash/spi_flash/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/rx_shft_reg_mode_0011_2"
        BEL
        "spi_flash/spi_flash/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/rx_shft_reg_mode_0011_1"
        BEL
        "spi_flash/spi_flash/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/rx_shft_reg_mode_0011_0"
        BEL
        "spi_flash/spi_flash/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/rx_shft_reg_mode_0110_7"
        BEL
        "spi_flash/spi_flash/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/rx_shft_reg_mode_0110_6"
        BEL
        "spi_flash/spi_flash/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/rx_shft_reg_mode_0110_5"
        BEL
        "spi_flash/spi_flash/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/rx_shft_reg_mode_0110_4"
        BEL
        "spi_flash/spi_flash/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/rx_shft_reg_mode_0110_3"
        BEL
        "spi_flash/spi_flash/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/rx_shft_reg_mode_0110_2"
        BEL
        "spi_flash/spi_flash/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/rx_shft_reg_mode_0110_1"
        BEL
        "spi_flash/spi_flash/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/rx_shft_reg_mode_0110_0"
        BEL
        "spi_flash/spi_flash/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/receive_Data_int_7"
        BEL
        "spi_flash/spi_flash/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/receive_Data_int_6"
        BEL
        "spi_flash/spi_flash/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/receive_Data_int_5"
        BEL
        "spi_flash/spi_flash/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/receive_Data_int_4"
        BEL
        "spi_flash/spi_flash/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/receive_Data_int_3"
        BEL
        "spi_flash/spi_flash/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/receive_Data_int_2"
        BEL
        "spi_flash/spi_flash/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/receive_Data_int_1"
        BEL
        "spi_flash/spi_flash/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/receive_Data_int_0"
        BEL
        "spi_flash/spi_flash/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/SPI_TRISTATE_CONTROL_II"
        BEL
        "spi_flash/spi_flash/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/SPI_TRISTATE_CONTROL_III"
        BEL
        "spi_flash/spi_flash/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/SPI_TRISTATE_CONTROL_IV"
        BEL
        "spi_flash/spi_flash/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/OTHER_RATIO_GENERATE.MOSI_I_REG"
        BEL
        "spi_flash/spi_flash/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/OTHER_RATIO_GENERATE.MISO_I_REG"
        BEL
        "spi_flash/spi_flash/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Ratio_Count_3"
        BEL
        "spi_flash/spi_flash/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Ratio_Count_2"
        BEL
        "spi_flash/spi_flash/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Ratio_Count_1"
        BEL
        "spi_flash/spi_flash/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Ratio_Count_0"
        BEL
        "spi_flash/spi_flash/AXI_SPI_CORE_INTERFACE_I/CONTROL_REG_I/control_register_data_int_3"
        BEL
        "spi_flash/spi_flash/AXI_SPI_CORE_INTERFACE_I/CONTROL_REG_I/control_register_data_int_6"
        BEL
        "spi_flash/spi_flash/AXI_SPI_CORE_INTERFACE_I/CONTROL_REG_I/control_register_data_int_4"
        BEL
        "spi_flash/spi_flash/AXI_SPI_CORE_INTERFACE_I/CONTROL_REG_I/control_register_data_int_5"
        BEL
        "spi_flash/spi_flash/AXI_SPI_CORE_INTERFACE_I/CONTROL_REG_I/control_register_data_int_9"
        BEL
        "spi_flash/spi_flash/AXI_SPI_CORE_INTERFACE_I/CONTROL_REG_I/control_register_data_int_7"
        BEL
        "spi_flash/spi_flash/AXI_SPI_CORE_INTERFACE_I/CONTROL_REG_I/control_register_data_int_8"
        BEL
        "spi_flash/spi_flash/AXI_SPI_CORE_INTERFACE_I/CONTROL_REG_I/control_register_data_int_2"
        BEL
        "spi_flash/spi_flash/AXI_SPI_CORE_INTERFACE_I/CONTROL_REG_I/control_register_data_int_0"
        BEL
        "spi_flash/spi_flash/AXI_SPI_CORE_INTERFACE_I/CONTROL_REG_I/control_register_data_int_1"
        BEL
        "spi_flash/spi_flash/AXI_SPI_CORE_INTERFACE_I/CONTROL_REG_I/CONTROL_REG_78_GENERATE[7].SPI_TRISTATE_CONTROL_I"
        BEL
        "spi_flash/spi_flash/AXI_SPI_CORE_INTERFACE_I/CONTROL_REG_I/CONTROL_REG_78_GENERATE[8].SPI_TRISTATE_CONTROL_I"
        BEL
        "spi_flash/spi_flash/AXI_SPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/irpt_wrack_d1"
        BEL
        "spi_flash/spi_flash/AXI_SPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/ip_irpt_enable_reg_0"
        BEL
        "spi_flash/spi_flash/AXI_SPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/ip_irpt_enable_reg_1"
        BEL
        "spi_flash/spi_flash/AXI_SPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/ip_irpt_enable_reg_2"
        BEL
        "spi_flash/spi_flash/AXI_SPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/ip_irpt_enable_reg_3"
        BEL
        "spi_flash/spi_flash/AXI_SPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/ip_irpt_enable_reg_4"
        BEL
        "spi_flash/spi_flash/AXI_SPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/ip_irpt_enable_reg_5"
        BEL
        "spi_flash/spi_flash/AXI_SPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/ip_irpt_enable_reg_6"
        BEL
        "spi_flash/spi_flash/AXI_SPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/ip_irpt_enable_reg_7"
        BEL
        "spi_flash/spi_flash/AXI_SPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/ip_irpt_enable_reg_8"
        BEL
        "spi_flash/spi_flash/AXI_SPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/ip_irpt_status_reg_0"
        BEL
        "spi_flash/spi_flash/AXI_SPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/ip_irpt_status_reg_1"
        BEL
        "spi_flash/spi_flash/AXI_SPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/ip_irpt_status_reg_4"
        BEL
        "spi_flash/spi_flash/AXI_SPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/ip_irpt_status_reg_2"
        BEL
        "spi_flash/spi_flash/AXI_SPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/ip_irpt_status_reg_3"
        BEL
        "spi_flash/spi_flash/AXI_SPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/ip_irpt_status_reg_5"
        BEL
        "spi_flash/spi_flash/AXI_SPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/ip_irpt_status_reg_6"
        BEL
        "spi_flash/spi_flash/AXI_SPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/ip_irpt_status_reg_7"
        BEL
        "spi_flash/spi_flash/AXI_SPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/ip_irpt_status_reg_8"
        BEL
        "spi_flash/spi_flash/AXI_SPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/irpt_rdack_d1"
        BEL
        "spi_flash/spi_flash/AXI_SPI_CORE_INTERFACE_I/ip2Bus_RdAck_core_reg_d1"
        BEL
        "spi_flash/spi_flash/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.data_Exists_RcFIFO_int_d1"
        BEL
        "spi_flash/spi_flash/AXI_SPI_CORE_INTERFACE_I/ip2Bus_RdAck_intr_reg_hole_d1"
        BEL
        "spi_flash/spi_flash/AXI_SPI_CORE_INTERFACE_I/ip2Bus_WrAck_intr_reg_hole_d1"
        BEL
        "spi_flash/spi_flash/AXI_SPI_CORE_INTERFACE_I/ip2Bus_WrAck_core_reg_d1"
        BEL
        "spi_flash/spi_flash/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_0"
        BEL
        "spi_flash/spi_flash/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_1"
        BEL
        "spi_flash/spi_flash/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_2"
        BEL
        "spi_flash/spi_flash/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_3"
        BEL
        "spi_flash/spi_flash/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_4"
        BEL
        "spi_flash/spi_flash/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_5"
        BEL
        "spi_flash/spi_flash/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_6"
        BEL
        "spi_flash/spi_flash/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_7"
        BEL
        "spi_flash/spi_flash/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_8"
        BEL
        "spi_flash/spi_flash/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_9"
        BEL
        "spi_flash/spi_flash/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_31"
        BEL
        "spi_flash/spi_flash/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd2"
        BEL
        "spi_flash/spi_flash/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd1"
        BEL
        "spi_flash/spi_flash/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_0"
        BEL
        "spi_flash/spi_flash/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_1"
        BEL
        "spi_flash/spi_flash/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_2"
        BEL
        "spi_flash/spi_flash/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_3"
        BEL
        "smg_ip_0/smg_ip_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_out_i_1_1"
        BEL
        "smg_ip_0/smg_ip_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_out_i_1"
        BEL
        "smg_ip_0/smg_ip_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_out_i_0"
        BEL
        "smg_ip_0/smg_ip_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_1"
        BEL "smg_ip_0/smg_ip_0/SOFT_RESET_I/reset_trig" BEL
        "smg_ip_0/smg_ip_0/SOFT_RESET_I/sw_rst_cond_d1" BEL
        "smg_ip_0/smg_ip_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg"
        BEL "smg_ip_0/smg_ip_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst" BEL
        "smg_ip_0/smg_ip_0/SOFT_RESET_I/RESET_FLOPS[0].RST_FLOPS" BEL
        "smg_ip_0/smg_ip_0/SOFT_RESET_I/RESET_FLOPS[1].RST_FLOPS" BEL
        "smg_ip_0/smg_ip_0/SOFT_RESET_I/RESET_FLOPS[2].RST_FLOPS" BEL
        "smg_ip_0/smg_ip_0/SOFT_RESET_I/RESET_FLOPS[3].RST_FLOPS" BEL
        "smg_ip_0/smg_ip_0/SOFT_RESET_I/RESET_FLOPS[4].RST_FLOPS" BEL
        "smg_ip_0/smg_ip_0/SOFT_RESET_I/RESET_FLOPS[5].RST_FLOPS" BEL
        "smg_ip_0/smg_ip_0/SOFT_RESET_I/RESET_FLOPS[6].RST_FLOPS" BEL
        "smg_ip_0/smg_ip_0/SOFT_RESET_I/RESET_FLOPS[7].RST_FLOPS" BEL
        "smg_ip_0/smg_ip_0/SOFT_RESET_I/FF_WRACK" BEL
        "smg_ip_0/smg_ip_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rvalid_i"
        BEL
        "smg_ip_0/smg_ip_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bvalid_i"
        BEL "smg_ip_0/smg_ip_0/USER_LOGIC_I/U3/rScan_0" BEL
        "smg_ip_0/smg_ip_0/USER_LOGIC_I/U3/rScan_1" BEL
        "smg_ip_0/smg_ip_0/USER_LOGIC_I/U3/rScan_2" BEL
        "smg_ip_0/smg_ip_0/USER_LOGIC_I/U3/rScan_3" BEL
        "smg_ip_0/smg_ip_0/USER_LOGIC_I/U3/rScan_4" BEL
        "smg_ip_0/smg_ip_0/USER_LOGIC_I/U3/rScan_5" BEL
        "smg_ip_0/smg_ip_0/USER_LOGIC_I/U2/rSMG_0" BEL
        "smg_ip_0/smg_ip_0/USER_LOGIC_I/U2/rSMG_1" BEL
        "smg_ip_0/smg_ip_0/USER_LOGIC_I/U2/rSMG_2" BEL
        "smg_ip_0/smg_ip_0/USER_LOGIC_I/U2/rSMG_3" BEL
        "smg_ip_0/smg_ip_0/USER_LOGIC_I/U2/rSMG_4" BEL
        "smg_ip_0/smg_ip_0/USER_LOGIC_I/U2/rSMG_5" BEL
        "smg_ip_0/smg_ip_0/USER_LOGIC_I/U2/rSMG_6" BEL
        "smg_ip_0/smg_ip_0/USER_LOGIC_I/U1/i_0" BEL
        "smg_ip_0/smg_ip_0/USER_LOGIC_I/U1/i_1" BEL
        "smg_ip_0/smg_ip_0/USER_LOGIC_I/U1/i_2" BEL
        "smg_ip_0/smg_ip_0/USER_LOGIC_I/U1/rNumber_0" BEL
        "smg_ip_0/smg_ip_0/USER_LOGIC_I/U1/rNumber_1" BEL
        "smg_ip_0/smg_ip_0/USER_LOGIC_I/U1/rNumber_2" BEL
        "smg_ip_0/smg_ip_0/USER_LOGIC_I/U1/rNumber_3" BEL
        "smg_ip_0/smg_ip_0/USER_LOGIC_I/U1/C1_0" BEL
        "smg_ip_0/smg_ip_0/USER_LOGIC_I/U1/C1_1" BEL
        "smg_ip_0/smg_ip_0/USER_LOGIC_I/U1/C1_2" BEL
        "smg_ip_0/smg_ip_0/USER_LOGIC_I/U1/C1_3" BEL
        "smg_ip_0/smg_ip_0/USER_LOGIC_I/U1/C1_4" BEL
        "smg_ip_0/smg_ip_0/USER_LOGIC_I/U1/C1_5" BEL
        "smg_ip_0/smg_ip_0/USER_LOGIC_I/U1/C1_6" BEL
        "smg_ip_0/smg_ip_0/USER_LOGIC_I/U1/C1_7" BEL
        "smg_ip_0/smg_ip_0/USER_LOGIC_I/U1/C1_8" BEL
        "smg_ip_0/smg_ip_0/USER_LOGIC_I/U1/C1_9" BEL
        "smg_ip_0/smg_ip_0/USER_LOGIC_I/U1/C1_10" BEL
        "smg_ip_0/smg_ip_0/USER_LOGIC_I/U1/C1_11" BEL
        "smg_ip_0/smg_ip_0/USER_LOGIC_I/U1/C1_12" BEL
        "smg_ip_0/smg_ip_0/USER_LOGIC_I/U1/C1_13" BEL
        "smg_ip_0/smg_ip_0/USER_LOGIC_I/U1/C1_14" BEL
        "smg_ip_0/smg_ip_0/USER_LOGIC_I/U1/C1_15" BEL
        "smg_ip_0/smg_ip_0/USER_LOGIC_I/slv_reg0_30" BEL
        "smg_ip_0/smg_ip_0/USER_LOGIC_I/slv_reg0_27" BEL
        "smg_ip_0/smg_ip_0/USER_LOGIC_I/slv_reg0_29" BEL
        "smg_ip_0/smg_ip_0/USER_LOGIC_I/slv_reg0_28" BEL
        "smg_ip_0/smg_ip_0/USER_LOGIC_I/slv_reg0_24" BEL
        "smg_ip_0/smg_ip_0/USER_LOGIC_I/slv_reg0_26" BEL
        "smg_ip_0/smg_ip_0/USER_LOGIC_I/slv_reg0_25" BEL
        "smg_ip_0/smg_ip_0/USER_LOGIC_I/slv_reg0_31" BEL
        "smg_ip_0/smg_ip_0/USER_LOGIC_I/slv_reg0_0" BEL
        "smg_ip_0/smg_ip_0/USER_LOGIC_I/slv_reg0_1" BEL
        "smg_ip_0/smg_ip_0/USER_LOGIC_I/slv_reg0_2" BEL
        "smg_ip_0/smg_ip_0/USER_LOGIC_I/slv_reg0_3" BEL
        "smg_ip_0/smg_ip_0/USER_LOGIC_I/slv_reg0_4" BEL
        "smg_ip_0/smg_ip_0/USER_LOGIC_I/slv_reg0_5" BEL
        "smg_ip_0/smg_ip_0/USER_LOGIC_I/slv_reg0_6" BEL
        "smg_ip_0/smg_ip_0/USER_LOGIC_I/slv_reg0_7" BEL
        "smg_ip_0/smg_ip_0/USER_LOGIC_I/slv_reg0_8" BEL
        "smg_ip_0/smg_ip_0/USER_LOGIC_I/slv_reg0_9" BEL
        "smg_ip_0/smg_ip_0/USER_LOGIC_I/slv_reg0_10" BEL
        "smg_ip_0/smg_ip_0/USER_LOGIC_I/slv_reg0_11" BEL
        "smg_ip_0/smg_ip_0/USER_LOGIC_I/slv_reg0_12" BEL
        "smg_ip_0/smg_ip_0/USER_LOGIC_I/slv_reg0_13" BEL
        "smg_ip_0/smg_ip_0/USER_LOGIC_I/slv_reg0_14" BEL
        "smg_ip_0/smg_ip_0/USER_LOGIC_I/slv_reg0_15" BEL
        "smg_ip_0/smg_ip_0/USER_LOGIC_I/slv_reg0_16" BEL
        "smg_ip_0/smg_ip_0/USER_LOGIC_I/slv_reg0_17" BEL
        "smg_ip_0/smg_ip_0/USER_LOGIC_I/slv_reg0_18" BEL
        "smg_ip_0/smg_ip_0/USER_LOGIC_I/slv_reg0_19" BEL
        "smg_ip_0/smg_ip_0/USER_LOGIC_I/slv_reg0_20" BEL
        "smg_ip_0/smg_ip_0/USER_LOGIC_I/slv_reg0_21" BEL
        "smg_ip_0/smg_ip_0/USER_LOGIC_I/slv_reg0_22" BEL
        "smg_ip_0/smg_ip_0/USER_LOGIC_I/slv_reg0_23" BEL
        "smg_ip_0/smg_ip_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_0"
        BEL
        "smg_ip_0/smg_ip_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_1"
        BEL
        "smg_ip_0/smg_ip_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_2"
        BEL
        "smg_ip_0/smg_ip_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_3"
        BEL
        "smg_ip_0/smg_ip_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_4"
        BEL
        "smg_ip_0/smg_ip_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_5"
        BEL
        "smg_ip_0/smg_ip_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_6"
        BEL
        "smg_ip_0/smg_ip_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_7"
        BEL
        "smg_ip_0/smg_ip_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_8"
        BEL
        "smg_ip_0/smg_ip_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_9"
        BEL
        "smg_ip_0/smg_ip_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_10"
        BEL
        "smg_ip_0/smg_ip_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_11"
        BEL
        "smg_ip_0/smg_ip_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_12"
        BEL
        "smg_ip_0/smg_ip_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_13"
        BEL
        "smg_ip_0/smg_ip_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_14"
        BEL
        "smg_ip_0/smg_ip_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_15"
        BEL
        "smg_ip_0/smg_ip_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_16"
        BEL
        "smg_ip_0/smg_ip_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_17"
        BEL
        "smg_ip_0/smg_ip_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_18"
        BEL
        "smg_ip_0/smg_ip_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_19"
        BEL
        "smg_ip_0/smg_ip_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_20"
        BEL
        "smg_ip_0/smg_ip_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_21"
        BEL
        "smg_ip_0/smg_ip_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_22"
        BEL
        "smg_ip_0/smg_ip_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_23"
        BEL
        "smg_ip_0/smg_ip_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_24"
        BEL
        "smg_ip_0/smg_ip_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_25"
        BEL
        "smg_ip_0/smg_ip_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_26"
        BEL
        "smg_ip_0/smg_ip_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_27"
        BEL
        "smg_ip_0/smg_ip_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_28"
        BEL
        "smg_ip_0/smg_ip_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_29"
        BEL
        "smg_ip_0/smg_ip_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_30"
        BEL
        "smg_ip_0/smg_ip_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_31"
        BEL
        "smg_ip_0/smg_ip_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd2"
        BEL
        "smg_ip_0/smg_ip_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_0"
        BEL
        "smg_ip_0/smg_ip_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_1"
        BEL
        "smg_ip_0/smg_ip_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_2"
        BEL
        "smg_ip_0/smg_ip_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_3"
        BEL
        "smg_ip_0/smg_ip_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd1"
        BEL "buzzer_1b/buzzer_1b/gpio_core_1/gpio_Data_In_0" BEL
        "buzzer_1b/buzzer_1b/gpio_core_1/Mshreg_gpio_Data_In_0" BEL
        "buzzer_1b/buzzer_1b/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_3"
        BEL
        "buzzer_1b/buzzer_1b/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_0"
        BEL
        "buzzer_1b/buzzer_1b/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_1"
        BEL
        "buzzer_1b/buzzer_1b/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_2"
        BEL
        "buzzer_1b/buzzer_1b/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_out_i_0"
        BEL "buzzer_1b/buzzer_1b/gpio_core_1/GPIO_DBus_i_31" BEL
        "buzzer_1b/buzzer_1b/bus2ip_reset" BEL
        "buzzer_1b/buzzer_1b/ip2bus_rdack_i_D1" BEL
        "buzzer_1b/buzzer_1b/ip2bus_wrack_i_D1" BEL
        "buzzer_1b/buzzer_1b/gpio_core_1/gpio_Data_Out_0" BEL
        "buzzer_1b/buzzer_1b/gpio_core_1/gpio_OE_0" BEL
        "buzzer_1b/buzzer_1b/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_0"
        BEL
        "buzzer_1b/buzzer_1b/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rvalid_i"
        BEL
        "buzzer_1b/buzzer_1b/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bvalid_i"
        BEL "buzzer_1b/buzzer_1b/gpio_core_1/iGPIO_xferAck" BEL
        "buzzer_1b/buzzer_1b/gpio_core_1/gpio_xferAck_Reg" BEL
        "buzzer_1b/buzzer_1b/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd2"
        BEL
        "buzzer_1b/buzzer_1b/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd1"
        BEL "buzzer_1b/buzzer_1b/ip2bus_data_i_D1_31" BEL
        "vga_ip_0/vga_ip_0/SOFT_RESET_I/reset_trig" BEL
        "vga_ip_0/vga_ip_0/SOFT_RESET_I/sw_rst_cond_d1" BEL
        "vga_ip_0/vga_ip_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg"
        BEL "vga_ip_0/vga_ip_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst" BEL
        "vga_ip_0/vga_ip_0/SOFT_RESET_I/RESET_FLOPS[0].RST_FLOPS" BEL
        "vga_ip_0/vga_ip_0/SOFT_RESET_I/RESET_FLOPS[1].RST_FLOPS" BEL
        "vga_ip_0/vga_ip_0/SOFT_RESET_I/RESET_FLOPS[2].RST_FLOPS" BEL
        "vga_ip_0/vga_ip_0/SOFT_RESET_I/RESET_FLOPS[3].RST_FLOPS" BEL
        "vga_ip_0/vga_ip_0/SOFT_RESET_I/RESET_FLOPS[4].RST_FLOPS" BEL
        "vga_ip_0/vga_ip_0/SOFT_RESET_I/RESET_FLOPS[5].RST_FLOPS" BEL
        "vga_ip_0/vga_ip_0/SOFT_RESET_I/RESET_FLOPS[6].RST_FLOPS" BEL
        "vga_ip_0/vga_ip_0/SOFT_RESET_I/RESET_FLOPS[7].RST_FLOPS" BEL
        "vga_ip_0/vga_ip_0/SOFT_RESET_I/FF_WRACK" BEL
        "vga_ip_0/vga_ip_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rvalid_i"
        BEL
        "vga_ip_0/vga_ip_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bvalid_i"
        BEL "vga_ip_0/vga_ip_0/USER_LOGIC_I/U1/vga_div_0" BEL
        "vga_ip_0/vga_ip_0/USER_LOGIC_I/U1/vga_div_1" BEL
        "vga_ip_0/vga_ip_0/USER_LOGIC_I/slv_reg1_0" BEL
        "vga_ip_0/vga_ip_0/USER_LOGIC_I/slv_reg1_1" BEL
        "vga_ip_0/vga_ip_0/USER_LOGIC_I/slv_reg1_2" BEL
        "vga_ip_0/vga_ip_0/USER_LOGIC_I/slv_reg1_3" BEL
        "vga_ip_0/vga_ip_0/USER_LOGIC_I/slv_reg1_4" BEL
        "vga_ip_0/vga_ip_0/USER_LOGIC_I/slv_reg1_5" BEL
        "vga_ip_0/vga_ip_0/USER_LOGIC_I/slv_reg1_6" BEL
        "vga_ip_0/vga_ip_0/USER_LOGIC_I/slv_reg1_7" BEL
        "vga_ip_0/vga_ip_0/USER_LOGIC_I/slv_reg1_8" BEL
        "vga_ip_0/vga_ip_0/USER_LOGIC_I/slv_reg1_9" BEL
        "vga_ip_0/vga_ip_0/USER_LOGIC_I/slv_reg1_10" BEL
        "vga_ip_0/vga_ip_0/USER_LOGIC_I/slv_reg1_11" BEL
        "vga_ip_0/vga_ip_0/USER_LOGIC_I/slv_reg1_12" BEL
        "vga_ip_0/vga_ip_0/USER_LOGIC_I/slv_reg1_13" BEL
        "vga_ip_0/vga_ip_0/USER_LOGIC_I/slv_reg1_14" BEL
        "vga_ip_0/vga_ip_0/USER_LOGIC_I/slv_reg1_15" BEL
        "vga_ip_0/vga_ip_0/USER_LOGIC_I/slv_reg1_16" BEL
        "vga_ip_0/vga_ip_0/USER_LOGIC_I/slv_reg1_17" BEL
        "vga_ip_0/vga_ip_0/USER_LOGIC_I/slv_reg1_18" BEL
        "vga_ip_0/vga_ip_0/USER_LOGIC_I/slv_reg1_19" BEL
        "vga_ip_0/vga_ip_0/USER_LOGIC_I/slv_reg1_20" BEL
        "vga_ip_0/vga_ip_0/USER_LOGIC_I/slv_reg1_21" BEL
        "vga_ip_0/vga_ip_0/USER_LOGIC_I/slv_reg1_22" BEL
        "vga_ip_0/vga_ip_0/USER_LOGIC_I/slv_reg1_23" BEL
        "vga_ip_0/vga_ip_0/USER_LOGIC_I/slv_reg1_24" BEL
        "vga_ip_0/vga_ip_0/USER_LOGIC_I/slv_reg1_25" BEL
        "vga_ip_0/vga_ip_0/USER_LOGIC_I/slv_reg1_26" BEL
        "vga_ip_0/vga_ip_0/USER_LOGIC_I/slv_reg1_27" BEL
        "vga_ip_0/vga_ip_0/USER_LOGIC_I/slv_reg1_28" BEL
        "vga_ip_0/vga_ip_0/USER_LOGIC_I/slv_reg1_29" BEL
        "vga_ip_0/vga_ip_0/USER_LOGIC_I/slv_reg1_30" BEL
        "vga_ip_0/vga_ip_0/USER_LOGIC_I/slv_reg1_31" BEL
        "vga_ip_0/vga_ip_0/USER_LOGIC_I/slv_reg0_0" BEL
        "vga_ip_0/vga_ip_0/USER_LOGIC_I/slv_reg0_1" BEL
        "vga_ip_0/vga_ip_0/USER_LOGIC_I/slv_reg0_2" BEL
        "vga_ip_0/vga_ip_0/USER_LOGIC_I/slv_reg0_3" BEL
        "vga_ip_0/vga_ip_0/USER_LOGIC_I/slv_reg0_4" BEL
        "vga_ip_0/vga_ip_0/USER_LOGIC_I/slv_reg0_5" BEL
        "vga_ip_0/vga_ip_0/USER_LOGIC_I/slv_reg0_6" BEL
        "vga_ip_0/vga_ip_0/USER_LOGIC_I/slv_reg0_7" BEL
        "vga_ip_0/vga_ip_0/USER_LOGIC_I/slv_reg0_8" BEL
        "vga_ip_0/vga_ip_0/USER_LOGIC_I/slv_reg0_9" BEL
        "vga_ip_0/vga_ip_0/USER_LOGIC_I/slv_reg0_10" BEL
        "vga_ip_0/vga_ip_0/USER_LOGIC_I/slv_reg0_11" BEL
        "vga_ip_0/vga_ip_0/USER_LOGIC_I/slv_reg0_12" BEL
        "vga_ip_0/vga_ip_0/USER_LOGIC_I/slv_reg0_13" BEL
        "vga_ip_0/vga_ip_0/USER_LOGIC_I/slv_reg0_14" BEL
        "vga_ip_0/vga_ip_0/USER_LOGIC_I/slv_reg0_15" BEL
        "vga_ip_0/vga_ip_0/USER_LOGIC_I/slv_reg0_16" BEL
        "vga_ip_0/vga_ip_0/USER_LOGIC_I/slv_reg0_17" BEL
        "vga_ip_0/vga_ip_0/USER_LOGIC_I/slv_reg0_18" BEL
        "vga_ip_0/vga_ip_0/USER_LOGIC_I/slv_reg0_19" BEL
        "vga_ip_0/vga_ip_0/USER_LOGIC_I/slv_reg0_20" BEL
        "vga_ip_0/vga_ip_0/USER_LOGIC_I/slv_reg0_21" BEL
        "vga_ip_0/vga_ip_0/USER_LOGIC_I/slv_reg0_22" BEL
        "vga_ip_0/vga_ip_0/USER_LOGIC_I/slv_reg0_23" BEL
        "vga_ip_0/vga_ip_0/USER_LOGIC_I/slv_reg0_24" BEL
        "vga_ip_0/vga_ip_0/USER_LOGIC_I/slv_reg0_25" BEL
        "vga_ip_0/vga_ip_0/USER_LOGIC_I/slv_reg0_26" BEL
        "vga_ip_0/vga_ip_0/USER_LOGIC_I/slv_reg0_27" BEL
        "vga_ip_0/vga_ip_0/USER_LOGIC_I/slv_reg0_28" BEL
        "vga_ip_0/vga_ip_0/USER_LOGIC_I/slv_reg0_29" BEL
        "vga_ip_0/vga_ip_0/USER_LOGIC_I/slv_reg0_30" BEL
        "vga_ip_0/vga_ip_0/USER_LOGIC_I/slv_reg0_31" BEL
        "vga_ip_0/vga_ip_0/USER_LOGIC_I/slv_reg2_0" BEL
        "vga_ip_0/vga_ip_0/USER_LOGIC_I/slv_reg2_1" BEL
        "vga_ip_0/vga_ip_0/USER_LOGIC_I/slv_reg2_2" BEL
        "vga_ip_0/vga_ip_0/USER_LOGIC_I/slv_reg2_3" BEL
        "vga_ip_0/vga_ip_0/USER_LOGIC_I/slv_reg2_4" BEL
        "vga_ip_0/vga_ip_0/USER_LOGIC_I/slv_reg2_5" BEL
        "vga_ip_0/vga_ip_0/USER_LOGIC_I/slv_reg2_6" BEL
        "vga_ip_0/vga_ip_0/USER_LOGIC_I/slv_reg2_7" BEL
        "vga_ip_0/vga_ip_0/USER_LOGIC_I/slv_reg2_8" BEL
        "vga_ip_0/vga_ip_0/USER_LOGIC_I/slv_reg2_9" BEL
        "vga_ip_0/vga_ip_0/USER_LOGIC_I/slv_reg2_10" BEL
        "vga_ip_0/vga_ip_0/USER_LOGIC_I/slv_reg2_11" BEL
        "vga_ip_0/vga_ip_0/USER_LOGIC_I/slv_reg2_12" BEL
        "vga_ip_0/vga_ip_0/USER_LOGIC_I/slv_reg2_13" BEL
        "vga_ip_0/vga_ip_0/USER_LOGIC_I/slv_reg2_14" BEL
        "vga_ip_0/vga_ip_0/USER_LOGIC_I/slv_reg2_15" BEL
        "vga_ip_0/vga_ip_0/USER_LOGIC_I/slv_reg2_16" BEL
        "vga_ip_0/vga_ip_0/USER_LOGIC_I/slv_reg2_17" BEL
        "vga_ip_0/vga_ip_0/USER_LOGIC_I/slv_reg2_18" BEL
        "vga_ip_0/vga_ip_0/USER_LOGIC_I/slv_reg2_19" BEL
        "vga_ip_0/vga_ip_0/USER_LOGIC_I/slv_reg2_20" BEL
        "vga_ip_0/vga_ip_0/USER_LOGIC_I/slv_reg2_21" BEL
        "vga_ip_0/vga_ip_0/USER_LOGIC_I/slv_reg2_22" BEL
        "vga_ip_0/vga_ip_0/USER_LOGIC_I/slv_reg2_23" BEL
        "vga_ip_0/vga_ip_0/USER_LOGIC_I/slv_reg2_24" BEL
        "vga_ip_0/vga_ip_0/USER_LOGIC_I/slv_reg2_25" BEL
        "vga_ip_0/vga_ip_0/USER_LOGIC_I/slv_reg2_26" BEL
        "vga_ip_0/vga_ip_0/USER_LOGIC_I/slv_reg2_27" BEL
        "vga_ip_0/vga_ip_0/USER_LOGIC_I/slv_reg2_28" BEL
        "vga_ip_0/vga_ip_0/USER_LOGIC_I/slv_reg2_29" BEL
        "vga_ip_0/vga_ip_0/USER_LOGIC_I/slv_reg2_30" BEL
        "vga_ip_0/vga_ip_0/USER_LOGIC_I/slv_reg2_31" BEL
        "vga_ip_0/vga_ip_0/USER_LOGIC_I/slv_reg3_0" BEL
        "vga_ip_0/vga_ip_0/USER_LOGIC_I/slv_reg3_1" BEL
        "vga_ip_0/vga_ip_0/USER_LOGIC_I/slv_reg3_2" BEL
        "vga_ip_0/vga_ip_0/USER_LOGIC_I/slv_reg3_3" BEL
        "vga_ip_0/vga_ip_0/USER_LOGIC_I/slv_reg3_4" BEL
        "vga_ip_0/vga_ip_0/USER_LOGIC_I/slv_reg3_5" BEL
        "vga_ip_0/vga_ip_0/USER_LOGIC_I/slv_reg3_6" BEL
        "vga_ip_0/vga_ip_0/USER_LOGIC_I/slv_reg3_7" BEL
        "vga_ip_0/vga_ip_0/USER_LOGIC_I/slv_reg3_8" BEL
        "vga_ip_0/vga_ip_0/USER_LOGIC_I/slv_reg3_9" BEL
        "vga_ip_0/vga_ip_0/USER_LOGIC_I/slv_reg3_10" BEL
        "vga_ip_0/vga_ip_0/USER_LOGIC_I/slv_reg3_11" BEL
        "vga_ip_0/vga_ip_0/USER_LOGIC_I/slv_reg3_12" BEL
        "vga_ip_0/vga_ip_0/USER_LOGIC_I/slv_reg3_13" BEL
        "vga_ip_0/vga_ip_0/USER_LOGIC_I/slv_reg3_14" BEL
        "vga_ip_0/vga_ip_0/USER_LOGIC_I/slv_reg3_15" BEL
        "vga_ip_0/vga_ip_0/USER_LOGIC_I/slv_reg3_16" BEL
        "vga_ip_0/vga_ip_0/USER_LOGIC_I/slv_reg3_17" BEL
        "vga_ip_0/vga_ip_0/USER_LOGIC_I/slv_reg3_18" BEL
        "vga_ip_0/vga_ip_0/USER_LOGIC_I/slv_reg3_19" BEL
        "vga_ip_0/vga_ip_0/USER_LOGIC_I/slv_reg3_20" BEL
        "vga_ip_0/vga_ip_0/USER_LOGIC_I/slv_reg3_21" BEL
        "vga_ip_0/vga_ip_0/USER_LOGIC_I/slv_reg3_22" BEL
        "vga_ip_0/vga_ip_0/USER_LOGIC_I/slv_reg3_23" BEL
        "vga_ip_0/vga_ip_0/USER_LOGIC_I/slv_reg3_24" BEL
        "vga_ip_0/vga_ip_0/USER_LOGIC_I/slv_reg3_25" BEL
        "vga_ip_0/vga_ip_0/USER_LOGIC_I/slv_reg3_26" BEL
        "vga_ip_0/vga_ip_0/USER_LOGIC_I/slv_reg3_27" BEL
        "vga_ip_0/vga_ip_0/USER_LOGIC_I/slv_reg3_28" BEL
        "vga_ip_0/vga_ip_0/USER_LOGIC_I/slv_reg3_29" BEL
        "vga_ip_0/vga_ip_0/USER_LOGIC_I/slv_reg3_30" BEL
        "vga_ip_0/vga_ip_0/USER_LOGIC_I/slv_reg3_31" BEL
        "vga_ip_0/vga_ip_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_0"
        BEL
        "vga_ip_0/vga_ip_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_out_i_1"
        BEL
        "vga_ip_0/vga_ip_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_3"
        BEL
        "vga_ip_0/vga_ip_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_1"
        BEL
        "vga_ip_0/vga_ip_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_2"
        BEL
        "vga_ip_0/vga_ip_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_4"
        BEL
        "vga_ip_0/vga_ip_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_0"
        BEL
        "vga_ip_0/vga_ip_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_1"
        BEL
        "vga_ip_0/vga_ip_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_2"
        BEL
        "vga_ip_0/vga_ip_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_3"
        BEL
        "vga_ip_0/vga_ip_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_4"
        BEL
        "vga_ip_0/vga_ip_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_5"
        BEL
        "vga_ip_0/vga_ip_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_6"
        BEL
        "vga_ip_0/vga_ip_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_7"
        BEL
        "vga_ip_0/vga_ip_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_8"
        BEL
        "vga_ip_0/vga_ip_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_9"
        BEL
        "vga_ip_0/vga_ip_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_10"
        BEL
        "vga_ip_0/vga_ip_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_11"
        BEL
        "vga_ip_0/vga_ip_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_12"
        BEL
        "vga_ip_0/vga_ip_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_13"
        BEL
        "vga_ip_0/vga_ip_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_14"
        BEL
        "vga_ip_0/vga_ip_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_15"
        BEL
        "vga_ip_0/vga_ip_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_16"
        BEL
        "vga_ip_0/vga_ip_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_17"
        BEL
        "vga_ip_0/vga_ip_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_18"
        BEL
        "vga_ip_0/vga_ip_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_19"
        BEL
        "vga_ip_0/vga_ip_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_20"
        BEL
        "vga_ip_0/vga_ip_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_21"
        BEL
        "vga_ip_0/vga_ip_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_22"
        BEL
        "vga_ip_0/vga_ip_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_23"
        BEL
        "vga_ip_0/vga_ip_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_24"
        BEL
        "vga_ip_0/vga_ip_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_25"
        BEL
        "vga_ip_0/vga_ip_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_26"
        BEL
        "vga_ip_0/vga_ip_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_27"
        BEL
        "vga_ip_0/vga_ip_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_28"
        BEL
        "vga_ip_0/vga_ip_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_29"
        BEL
        "vga_ip_0/vga_ip_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_30"
        BEL
        "vga_ip_0/vga_ip_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_31"
        BEL
        "vga_ip_0/vga_ip_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd2"
        BEL
        "vga_ip_0/vga_ip_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_0"
        BEL
        "vga_ip_0/vga_ip_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_1"
        BEL
        "vga_ip_0/vga_ip_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_2"
        BEL
        "vga_ip_0/vga_ip_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_3"
        BEL
        "vga_ip_0/vga_ip_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMA_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMA"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMB_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMB"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMC_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMC"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMD_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMD"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMA_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMA"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMB_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMB"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMC_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMC"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMD_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMD"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMA_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMA"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMB_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMB"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMC_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMC"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMD_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMD"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMA_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMA"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMB_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMB"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMC_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMC"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMD_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMD"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMA_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMA"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMB_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMB"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMC_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMC"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMD_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMD"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMA_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMA"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMB_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMB"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMC_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMC"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMD_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMD"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMA_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMA"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMB_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMB"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMC_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMC"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMD_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMD"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMA_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMA"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMB_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMB"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMC_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMC"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMD_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMD"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMA_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMA"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMB_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMB"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMC_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMC"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMD_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMD"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMA_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMA"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMB_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMB"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMC_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMC"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMD_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMD"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMA_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMA"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMB_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMB"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMC_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMC"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMD_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMD"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMA_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMA"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMB_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMB"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMC_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMC"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMD_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMD"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMA_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMA"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMB_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMB"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMC_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMC"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMD_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMD"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMA_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMA"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMB_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMB"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMC_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMC"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMD_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMD"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMA_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMA"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMB_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMB"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMC_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMC"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMD_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMD"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMA_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMA"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMB_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMB"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMC_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMC"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMD_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMD";
TIMEGRP clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0_0 = PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_0_pins<28>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_0_pins<29>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_1_pins<28>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_1_pins<29>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_2_pins<28>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_2_pins<29>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_3_pins<28>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_3_pins<29>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_4_pins<28>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_4_pins<29>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_5_pins<28>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_5_pins<29>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_6_pins<28>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_6_pins<29>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_7_pins<28>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_7_pins<29>"
        BEL "proc_sys_reset_0/proc_sys_reset_0/Mshreg_Core_Reset_Req_0_d2" BEL
        "proc_sys_reset_0/proc_sys_reset_0/Mshreg_Core_Reset_Req_1_d2" BEL
        "proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/asr_lpf_0" BEL
        "proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/Mshreg_asr_lpf_0" BEL
        "proc_sys_reset_0/proc_sys_reset_0/SEQ/from_sys" BEL
        "proc_sys_reset_0/proc_sys_reset_0/SEQ/Core" BEL
        "proc_sys_reset_0/proc_sys_reset_0/SEQ/seq_cnt_en" BEL
        "proc_sys_reset_0/proc_sys_reset_0/SEQ/bsr" BEL
        "proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/lpf_asr" BEL
        "proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/lpf_exr" BEL
        "proc_sys_reset_0/proc_sys_reset_0/SEQ/SEQ_COUNTER/q_int_0" BEL
        "proc_sys_reset_0/proc_sys_reset_0/SEQ/SEQ_COUNTER/q_int_1" BEL
        "proc_sys_reset_0/proc_sys_reset_0/SEQ/SEQ_COUNTER/q_int_2" BEL
        "proc_sys_reset_0/proc_sys_reset_0/SEQ/SEQ_COUNTER/q_int_3" BEL
        "proc_sys_reset_0/proc_sys_reset_0/SEQ/SEQ_COUNTER/q_int_4" BEL
        "proc_sys_reset_0/proc_sys_reset_0/SEQ/SEQ_COUNTER/q_int_5" BEL
        "proc_sys_reset_0/proc_sys_reset_0/SEQ/system_Reset_Req_d1" BEL
        "proc_sys_reset_0/proc_sys_reset_0/SEQ/chip_Reset_Req_d1" BEL
        "proc_sys_reset_0/proc_sys_reset_0/SEQ/core_dec_0" BEL
        "proc_sys_reset_0/proc_sys_reset_0/SEQ/core_dec_1" BEL
        "proc_sys_reset_0/proc_sys_reset_0/SEQ/core_dec_2" BEL
        "proc_sys_reset_0/proc_sys_reset_0/SEQ/bsr_dec_0" BEL
        "proc_sys_reset_0/proc_sys_reset_0/SEQ/bsr_dec_2" BEL
        "proc_sys_reset_0/proc_sys_reset_0/SEQ/ris_edge" BEL
        "proc_sys_reset_0/proc_sys_reset_0/SEQ/seq_clr" BEL
        "proc_sys_reset_0/proc_sys_reset_0/SEQ/chip_Reset_Req_d2" BEL
        "proc_sys_reset_0/proc_sys_reset_0/SEQ/system_Reset_Req_d2" BEL
        "proc_sys_reset_0/proc_sys_reset_0/SEQ/chip_Reset_Req_d3" BEL
        "proc_sys_reset_0/proc_sys_reset_0/SEQ/system_Reset_Req_d3" BEL
        "proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/exr_d1" BEL
        "proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/lpf_int" BEL
        "proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/exr_lpf_0" BEL
        "proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/exr_lpf_1" BEL
        "proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/asr_lpf_1" BEL
        "proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/exr_lpf_2" BEL
        "proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/asr_lpf_2" BEL
        "proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/exr_lpf_3" BEL
        "proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/asr_lpf_3" BEL
        "proc_sys_reset_0/proc_sys_reset_0/Interconnect_aresetn_0" BEL
        "proc_sys_reset_0/proc_sys_reset_0/MB_Reset" BEL
        "proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0" BEL
        "proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/POR_SRL_I/SRL16E" BEL
        "clock_generator_0/clock_generator_0/PLL0_CLKOUT0_BUFG_INST" BEL
        "axi_uartlite_0/axi_uartlite_0/UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I/INFERRED_GEN.data_15"
        BEL
        "axi_uartlite_0/axi_uartlite_0/UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I/Mshreg_INFERRED_GEN.data_15"
        BEL
        "axi_uartlite_0/axi_uartlite_0/UARTLITE_CORE_I/UARTLITE_TX_I/MID_START_BIT_SRL16_I/INFERRED_GEN.data_15"
        BEL
        "axi_uartlite_0/axi_uartlite_0/UARTLITE_CORE_I/UARTLITE_TX_I/MID_START_BIT_SRL16_I/Mshreg_INFERRED_GEN.data_15"
        BEL
        "axi_uartlite_0/axi_uartlite_0/UARTLITE_CORE_I/BAUD_RATE_I/count_4"
        BEL
        "axi_uartlite_0/axi_uartlite_0/UARTLITE_CORE_I/BAUD_RATE_I/count_2"
        BEL
        "axi_uartlite_0/axi_uartlite_0/UARTLITE_CORE_I/BAUD_RATE_I/count_5"
        BEL
        "axi_uartlite_0/axi_uartlite_0/UARTLITE_CORE_I/BAUD_RATE_I/count_6"
        BEL
        "axi_uartlite_0/axi_uartlite_0/UARTLITE_CORE_I/BAUD_RATE_I/count_8"
        BEL
        "axi_uartlite_0/axi_uartlite_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_1"
        BEL
        "axi_uartlite_0/axi_uartlite_0/UARTLITE_CORE_I/BAUD_RATE_I/count_0"
        BEL
        "axi_uartlite_0/axi_uartlite_0/UARTLITE_CORE_I/UARTLITE_RX_I/stop_Bit_Position"
        BEL
        "axi_uartlite_0/axi_uartlite_0/UARTLITE_CORE_I/UARTLITE_TX_I/tx_Data_Enable"
        BEL "axi_uartlite_0/axi_uartlite_0/UARTLITE_CORE_I/status_reg_2" BEL
        "axi_uartlite_0/axi_uartlite_0/UARTLITE_CORE_I/UARTLITE_TX_I/tx_Start"
        BEL
        "axi_uartlite_0/axi_uartlite_0/UARTLITE_CORE_I/UARTLITE_TX_I/tx_DataBits"
        BEL
        "axi_uartlite_0/axi_uartlite_0/UARTLITE_CORE_I/UARTLITE_TX_I/fifo_Read"
        BEL
        "axi_uartlite_0/axi_uartlite_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg"
        BEL
        "axi_uartlite_0/axi_uartlite_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst"
        BEL "axi_uartlite_0/axi_uartlite_0/UARTLITE_CORE_I/enable_interrupts"
        BEL
        "axi_uartlite_0/axi_uartlite_0/UARTLITE_CORE_I/UARTLITE_RX_I/running"
        BEL
        "axi_uartlite_0/axi_uartlite_0/UARTLITE_CORE_I/UARTLITE_RX_I/valid_rx"
        BEL
        "axi_uartlite_0/axi_uartlite_0/UARTLITE_CORE_I/UARTLITE_RX_I/fifo_din_1"
        BEL
        "axi_uartlite_0/axi_uartlite_0/UARTLITE_CORE_I/UARTLITE_RX_I/frame_err_ocrd"
        BEL "axi_uartlite_0/axi_uartlite_0/UARTLITE_CORE_I/reset_TX_FIFO" BEL
        "axi_uartlite_0/axi_uartlite_0/UARTLITE_CORE_I/reset_RX_FIFO" BEL
        "axi_uartlite_0/axi_uartlite_0/UARTLITE_CORE_I/status_reg_1" BEL
        "axi_uartlite_0/axi_uartlite_0/UARTLITE_CORE_I/BAUD_RATE_I/count_1"
        BEL
        "axi_uartlite_0/axi_uartlite_0/UARTLITE_CORE_I/BAUD_RATE_I/count_3"
        BEL
        "axi_uartlite_0/axi_uartlite_0/UARTLITE_CORE_I/BAUD_RATE_I/count_7"
        BEL
        "axi_uartlite_0/axi_uartlite_0/UARTLITE_CORE_I/BAUD_RATE_I/count_9"
        BEL
        "axi_uartlite_0/axi_uartlite_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bvalid_i"
        BEL
        "axi_uartlite_0/axi_uartlite_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rvalid_i"
        BEL
        "axi_uartlite_0/axi_uartlite_0/UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I/INFERRED_GEN.data<0>_0"
        BEL
        "axi_uartlite_0/axi_uartlite_0/UARTLITE_CORE_I/UARTLITE_RX_I/fifo_Write"
        BEL
        "axi_uartlite_0/axi_uartlite_0/UARTLITE_CORE_I/UARTLITE_RX_I/RX_D1"
        BEL
        "axi_uartlite_0/axi_uartlite_0/UARTLITE_CORE_I/UARTLITE_RX_I/start_Edge_Detected"
        BEL
        "axi_uartlite_0/axi_uartlite_0/UARTLITE_CORE_I/UARTLITE_RX_I/RX_D2"
        BEL "axi_uartlite_0/axi_uartlite_0/UARTLITE_CORE_I/UARTLITE_RX_I/rx_1"
        BEL
        "axi_uartlite_0/axi_uartlite_0/UARTLITE_CORE_I/UARTLITE_RX_I/fifo_din_2"
        BEL "axi_uartlite_0/axi_uartlite_0/UARTLITE_CORE_I/UARTLITE_RX_I/rx_2"
        BEL
        "axi_uartlite_0/axi_uartlite_0/UARTLITE_CORE_I/UARTLITE_RX_I/fifo_din_3"
        BEL "axi_uartlite_0/axi_uartlite_0/UARTLITE_CORE_I/UARTLITE_RX_I/rx_3"
        BEL
        "axi_uartlite_0/axi_uartlite_0/UARTLITE_CORE_I/UARTLITE_RX_I/fifo_din_4"
        BEL "axi_uartlite_0/axi_uartlite_0/UARTLITE_CORE_I/UARTLITE_RX_I/rx_4"
        BEL
        "axi_uartlite_0/axi_uartlite_0/UARTLITE_CORE_I/UARTLITE_RX_I/fifo_din_5"
        BEL "axi_uartlite_0/axi_uartlite_0/UARTLITE_CORE_I/UARTLITE_RX_I/rx_5"
        BEL
        "axi_uartlite_0/axi_uartlite_0/UARTLITE_CORE_I/UARTLITE_RX_I/fifo_din_6"
        BEL "axi_uartlite_0/axi_uartlite_0/UARTLITE_CORE_I/UARTLITE_RX_I/rx_6"
        BEL
        "axi_uartlite_0/axi_uartlite_0/UARTLITE_CORE_I/UARTLITE_RX_I/fifo_din_7"
        BEL "axi_uartlite_0/axi_uartlite_0/UARTLITE_CORE_I/UARTLITE_RX_I/rx_7"
        BEL
        "axi_uartlite_0/axi_uartlite_0/UARTLITE_CORE_I/UARTLITE_RX_I/fifo_din_8"
        BEL "axi_uartlite_0/axi_uartlite_0/UARTLITE_CORE_I/UARTLITE_RX_I/rx_8"
        BEL "axi_uartlite_0/axi_uartlite_0/UARTLITE_CORE_I/UARTLITE_RX_I/rx_9"
        BEL
        "axi_uartlite_0/axi_uartlite_0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/FIFO_Full"
        BEL
        "axi_uartlite_0/axi_uartlite_0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/Mshreg_Dout_0_0"
        BEL
        "axi_uartlite_0/axi_uartlite_0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/Mshreg_Dout_1_0"
        BEL
        "axi_uartlite_0/axi_uartlite_0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/Mshreg_Dout_2_0"
        BEL
        "axi_uartlite_0/axi_uartlite_0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/Mshreg_Dout_3_0"
        BEL
        "axi_uartlite_0/axi_uartlite_0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/Mshreg_Dout_4_0"
        BEL
        "axi_uartlite_0/axi_uartlite_0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/Mshreg_Dout_5_0"
        BEL
        "axi_uartlite_0/axi_uartlite_0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/Mshreg_Dout_6_0"
        BEL
        "axi_uartlite_0/axi_uartlite_0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/Mshreg_Dout_7_0"
        BEL
        "axi_uartlite_0/axi_uartlite_0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[0].FDS_I"
        BEL
        "axi_uartlite_0/axi_uartlite_0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[1].FDS_I"
        BEL
        "axi_uartlite_0/axi_uartlite_0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[2].FDS_I"
        BEL
        "axi_uartlite_0/axi_uartlite_0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[3].FDS_I"
        BEL
        "axi_uartlite_0/axi_uartlite_0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[4].FDS_I"
        BEL
        "axi_uartlite_0/axi_uartlite_0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[4].FDS_I"
        BEL
        "axi_uartlite_0/axi_uartlite_0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[3].FDS_I"
        BEL
        "axi_uartlite_0/axi_uartlite_0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[2].FDS_I"
        BEL
        "axi_uartlite_0/axi_uartlite_0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[1].FDS_I"
        BEL
        "axi_uartlite_0/axi_uartlite_0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[0].FDS_I"
        BEL
        "axi_uartlite_0/axi_uartlite_0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/Mshreg_Dout_7_0"
        BEL
        "axi_uartlite_0/axi_uartlite_0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/Mshreg_Dout_6_0"
        BEL
        "axi_uartlite_0/axi_uartlite_0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/Mshreg_Dout_5_0"
        BEL
        "axi_uartlite_0/axi_uartlite_0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/Mshreg_Dout_4_0"
        BEL
        "axi_uartlite_0/axi_uartlite_0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/Mshreg_Dout_3_0"
        BEL
        "axi_uartlite_0/axi_uartlite_0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/Mshreg_Dout_2_0"
        BEL
        "axi_uartlite_0/axi_uartlite_0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/Mshreg_Dout_1_0"
        BEL
        "axi_uartlite_0/axi_uartlite_0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/Mshreg_Dout_0_0"
        BEL
        "axi_uartlite_0/axi_uartlite_0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/FIFO_Full"
        BEL "axi_uartlite_0/axi_uartlite_0/UARTLITE_CORE_I/UARTLITE_TX_I/TX"
        BEL
        "axi_uartlite_0/axi_uartlite_0/UARTLITE_CORE_I/UARTLITE_TX_I/serial_Data"
        BEL
        "axi_uartlite_0/axi_uartlite_0/UARTLITE_CORE_I/UARTLITE_TX_I/mux_sel_2"
        BEL
        "axi_uartlite_0/axi_uartlite_0/UARTLITE_CORE_I/UARTLITE_TX_I/mux_sel_1"
        BEL
        "axi_uartlite_0/axi_uartlite_0/UARTLITE_CORE_I/UARTLITE_TX_I/mux_sel_0"
        BEL "axi_uartlite_0/axi_uartlite_0/UARTLITE_CORE_I/clr_Status" BEL
        "axi_uartlite_0/axi_uartlite_0/UARTLITE_CORE_I/BAUD_RATE_I/EN_16x_Baud"
        BEL
        "axi_uartlite_0/axi_uartlite_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_1"
        BEL
        "axi_uartlite_0/axi_uartlite_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_0"
        BEL
        "axi_uartlite_0/axi_uartlite_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_2"
        BEL
        "axi_uartlite_0/axi_uartlite_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_3"
        BEL
        "axi_uartlite_0/axi_uartlite_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_0"
        BEL
        "axi_uartlite_0/axi_uartlite_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_1"
        BEL
        "axi_uartlite_0/axi_uartlite_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_2"
        BEL
        "axi_uartlite_0/axi_uartlite_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_3"
        BEL
        "axi_uartlite_0/axi_uartlite_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_4"
        BEL
        "axi_uartlite_0/axi_uartlite_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_5"
        BEL
        "axi_uartlite_0/axi_uartlite_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_6"
        BEL
        "axi_uartlite_0/axi_uartlite_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_7"
        BEL
        "axi_uartlite_0/axi_uartlite_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd2"
        BEL
        "axi_uartlite_0/axi_uartlite_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd1"
        BEL "microblaze_0_ilmb/microblaze_0_ilmb/POR_FF_I" BEL
        "microblaze_0_dlmb/microblaze_0_dlmb/POR_FF_I" BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1_1"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_4"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw_3"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_enc_1_1"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d_2_1"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_3"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_enc_0_1"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_2"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw_2"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw_1"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_0"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d_0"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d_1"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d_2"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/s_axi_arready_i"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/s_axi_rlast_i"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[11].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/busy"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[11].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_active"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[11].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/write_active"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[10].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/busy"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[10].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_active"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[10].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/write_active"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[9].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/busy"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[9].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_active"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[9].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/write_active"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[8].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/busy"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[8].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_active"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[8].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/write_active"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[7].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/busy"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[7].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_active"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[7].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/write_active"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[6].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/busy"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[6].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_active"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[6].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/write_active"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[5].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/busy"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[5].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_active"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[5].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/write_active"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[4].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/busy"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[4].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_active"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[4].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/write_active"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[3].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/busy"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[3].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_active"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[3].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/write_active"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[2].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/busy"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[2].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_active"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[2].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/write_active"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[1].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/busy"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[1].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_active"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[1].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/write_active"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/busy"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_active"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/write_active"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/s_axi_awready_i"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/s_axi_wready_i"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/s_axi_bvalid_i"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/write_cs_FSM_FFd2"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/write_cs_FSM_FFd1"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/s_ready_i_0"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_1"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_2"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_3"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_4"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_5"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_6"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_7"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_8"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_9"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_17"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_18"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_19"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_20"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_21"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_22"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_23"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_24"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_25"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_26"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_27"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_28"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_29"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_30"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_31"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_32"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/s_arvalid_reg_0"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/s_awvalid_reg_0"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/reset"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_1"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_2"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_3"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_4"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_5"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_6"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_7"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_8"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_9"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_10"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_11"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_12"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_enc_0"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_enc_1"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_enc_2"
        BEL
        "axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_enc_3"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[11].clock_conv_inst/m_axi_reset_out_n_i"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[10].clock_conv_inst/m_axi_reset_out_n_i"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[9].clock_conv_inst/m_axi_reset_out_n_i"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/m_axi_reset_out_n_i"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[7].clock_conv_inst/m_axi_reset_out_n_i"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[6].clock_conv_inst/m_axi_reset_out_n_i"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/m_axi_reset_out_n_i"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/m_axi_reset_out_n_i"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/m_axi_reset_out_n_i"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/m_axi_reset_out_n_i"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/m_axi_reset_out_n_i"
        BEL
        "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_reset_out_n_i"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[11].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/areset_d_0"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[11].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/areset_d_1"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[10].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/areset_d_0"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[10].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/areset_d_1"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[9].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/areset_d_0"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[9].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/areset_d_1"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[8].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/areset_d_0"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[8].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/areset_d_1"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[7].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/areset_d_0"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[7].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/areset_d_1"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[6].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/areset_d_0"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[6].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/areset_d_1"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[5].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/areset_d_0"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[5].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/areset_d_1"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[4].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/areset_d_0"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[4].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/areset_d_1"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[3].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/areset_d_0"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[3].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/areset_d_1"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[2].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/areset_d_0"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[2].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/areset_d_1"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[1].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/areset_d_0"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[1].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/areset_d_1"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/areset_d_0"
        BEL
        "axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/areset_d_1"
        BEL
        "axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0"
        BEL
        "axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1"
        BEL
        "axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2"
        BEL
        "axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_pipe_0"
        BEL
        "axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_pipe_1"
        BEL
        "axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_pipe_2"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_kind_i_30_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_kind_i_29_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_kind_i_31_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_i_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_kind_i_28_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_valid_jump_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_ALU_Op_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_CMP_Op"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_Unsigned_Op"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_load_alu_carry"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_Use_Carry"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_jump_nodelay"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.ex_brki_hit"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/ex_branch_with_delayslot_i"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/mem_exception_from_ex"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/MEM_DataBus_Access"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/mem_valid"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_valid"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/of_read_imm_reg_ii"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_Ext_BRK_i"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_read_imm_reg"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_load_shift_carry"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_Take_Intr_or_Exc"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_Pattern_Cmp_Sel"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_enable_sext_shift_i"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_set_bip"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_move_to_MSR_instr"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_gpr_write"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/keep_jump_taken_with_ds"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_sleep_i"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_cmd_i"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/force_stop_cmd_i"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/start_single_cmd"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/read_register_MSR"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/read_register_PC"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/continue_from_brk"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/if_debug_ready_i"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/active_wakeup"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/ex_dbg_pc_hit_single_step"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.ex_dbg_hit_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/if_missed_fetch"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_valid_keep"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_i"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/force_stop_i"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/dbg_stop_i"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/ex_dbg_pc_hit_i"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.dbg_freeze_nohalt"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/dbg_stop_instr_fetch_nohalt"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.dbg_state_nohalt"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DBUS.Using_D_AXI.DAXI_Interface_I1/active_access"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DBUS.Using_D_AXI.DAXI_Interface_I1/M_AXI_DP_WVALID_i"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DBUS.Using_D_AXI.DAXI_Interface_I1/M_AXI_DP_ARVALID_i"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DBUS.Using_D_AXI.DAXI_Interface_I1/M_AXI_DP_AWVALID_i"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/ex_missed_fetch_on_branch_ended_hold"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/ex_jump_q"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/if_fetch_in_progress"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/of_set_MSR_IE_hold"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_reservation"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ext_nm_brk_hold"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_mbar_sleep"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/if_missed_fetch_already_tested"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_jump_hold"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/of_Take_Interrupt_hold"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/of_Take_Ext_BRK_hold"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_Sext_Op_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_Sext_Op_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_enable_alu_i"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_alu_sel_logic_i"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/msr_reg_i/wb_MSR_i_30"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/msr_reg_i/wb_MSR_i_29"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/msr_reg_i/wb_MSR_i_28"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/msr_reg_i/Using_FPGA_1.MSR_Bits[28].Using_FDR.MSR_I"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/msr_reg_i/Using_FPGA_1.MSR_Bits[29].Using_FDR.MSR_I"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/msr_reg_i/Using_FPGA_1.MSR_Bits[30].Using_FDR.MSR_I"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/msr_reg_i/Using_FPGA_2.MSR_Bits[28].Using_FDR.MSR_ex_I"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/msr_reg_i/Using_FPGA_2.MSR_Bits[28].Using_FDR.MSR_of_I"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/msr_reg_i/Using_FPGA_2.MSR_Bits[29].Using_FDR.MSR_ex_I"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/msr_reg_i/Using_FPGA_2.MSR_Bits[30].Using_FDR.MSR_ex_I"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/msr_reg_i/Using_FPGA_2.MSR_Bits[30].Using_FDR.MSR_of_I"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_31"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_30"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_29"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_28"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_27"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_26"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_25"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_24"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_23"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_22"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_21"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_20"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_19"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_18"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_17"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_16"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_15"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_14"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_13"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_12"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_11"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_10"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_9"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_8"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_7"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_6"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_5"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_4"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_3"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_2"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/MEM_Not_Mul_Op"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/Using_FPGA.Gen_Bits[0].MEM_EX_Result_Inst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/Using_FPGA.Gen_Bits[1].MEM_EX_Result_Inst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/Using_FPGA.Gen_Bits[2].MEM_EX_Result_Inst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/Using_FPGA.Gen_Bits[3].MEM_EX_Result_Inst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/Using_FPGA.Gen_Bits[4].MEM_EX_Result_Inst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/Using_FPGA.Gen_Bits[5].MEM_EX_Result_Inst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/Using_FPGA.Gen_Bits[6].MEM_EX_Result_Inst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/Using_FPGA.Gen_Bits[7].MEM_EX_Result_Inst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/Using_FPGA.Gen_Bits[8].MEM_EX_Result_Inst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/Using_FPGA.Gen_Bits[9].MEM_EX_Result_Inst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/Using_FPGA.Gen_Bits[10].MEM_EX_Result_Inst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/Using_FPGA.Gen_Bits[11].MEM_EX_Result_Inst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/Using_FPGA.Gen_Bits[12].MEM_EX_Result_Inst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/Using_FPGA.Gen_Bits[13].MEM_EX_Result_Inst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/Using_FPGA.Gen_Bits[14].MEM_EX_Result_Inst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/Using_FPGA.Gen_Bits[15].MEM_EX_Result_Inst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/Using_FPGA.Gen_Bits[16].MEM_EX_Result_Inst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/Using_FPGA.Gen_Bits[17].MEM_EX_Result_Inst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/Using_FPGA.Gen_Bits[18].MEM_EX_Result_Inst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/Using_FPGA.Gen_Bits[19].MEM_EX_Result_Inst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/Using_FPGA.Gen_Bits[20].MEM_EX_Result_Inst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/Using_FPGA.Gen_Bits[21].MEM_EX_Result_Inst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/Using_FPGA.Gen_Bits[22].MEM_EX_Result_Inst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/Using_FPGA.Gen_Bits[23].MEM_EX_Result_Inst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/Using_FPGA.Gen_Bits[24].MEM_EX_Result_Inst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/Using_FPGA.Gen_Bits[25].MEM_EX_Result_Inst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/Using_FPGA.Gen_Bits[26].MEM_EX_Result_Inst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/Using_FPGA.Gen_Bits[27].MEM_EX_Result_Inst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/Using_FPGA.Gen_Bits[28].MEM_EX_Result_Inst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/Using_FPGA.Gen_Bits[29].MEM_EX_Result_Inst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/Using_FPGA.Gen_Bits[30].MEM_EX_Result_Inst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/Using_FPGA.Gen_Bits[31].MEM_EX_Result_Inst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.Use_BS_LUT6.mem_shift16_8_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.Use_BS_LUT6.mem_shift16_8_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.mem_left_shift"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.mem_void_bit"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.mem_mux3_31"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.mem_mux3_30"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.mem_mux3_29"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.mem_mux3_28"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.mem_mux3_27"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.mem_mux3_26"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.mem_mux3_25"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.mem_mux3_24"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.mem_mux3_23"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.mem_mux3_22"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.mem_mux3_21"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.mem_mux3_20"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.mem_mux3_19"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.mem_mux3_18"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.mem_mux3_17"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.mem_mux3_16"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.mem_mux3_15"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.mem_mux3_14"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.mem_mux3_13"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.mem_mux3_12"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.mem_mux3_11"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.mem_mux3_10"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.mem_mux3_9"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.mem_mux3_8"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.mem_mux3_7"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.mem_mux3_6"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.mem_mux3_5"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.mem_mux3_4"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.mem_mux3_3"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.mem_mux3_2"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.mem_mux3_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.mem_mux3_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/MUL_Unit_I/WB_Mul_Result_16"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/MUL_Unit_I/WB_Mul_Result_17"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/MUL_Unit_I/WB_Mul_Result_20"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/MUL_Unit_I/WB_Mul_Result_18"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/MUL_Unit_I/WB_Mul_Result_19"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/MUL_Unit_I/WB_Mul_Result_21"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/MUL_Unit_I/WB_Mul_Result_22"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/MUL_Unit_I/WB_Mul_Result_25"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/MUL_Unit_I/WB_Mul_Result_23"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/MUL_Unit_I/WB_Mul_Result_24"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/MUL_Unit_I/WB_Mul_Result_26"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/MUL_Unit_I/WB_Mul_Result_27"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/MUL_Unit_I/WB_Mul_Result_30"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/MUL_Unit_I/WB_Mul_Result_28"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/MUL_Unit_I/WB_Mul_Result_29"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/MUL_Unit_I/WB_Mul_Result_31"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/MUL_Unit_I/WB_Mul_Result_15"
        PIN
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48A.Normal_in_fabric.DSP48A_I1_pins<92>"
        PIN
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I2/Using_DSP48A.Need_to_shift_P_in_fabric.DSP48A_I1_pins<92>"
        PIN
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I3/Using_DSP48A.Normal_in_fabric.DSP48A_I1_pins<92>"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[31].WB_PC_FDE"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[30].WB_PC_FDE"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[29].WB_PC_FDE"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[28].WB_PC_FDE"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[27].WB_PC_FDE"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[26].WB_PC_FDE"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[25].WB_PC_FDE"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[24].WB_PC_FDE"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[23].WB_PC_FDE"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[22].WB_PC_FDE"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[21].WB_PC_FDE"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[20].WB_PC_FDE"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[19].WB_PC_FDE"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[18].WB_PC_FDE"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[17].WB_PC_FDE"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[16].WB_PC_FDE"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[15].WB_PC_FDE"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[14].WB_PC_FDE"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[13].WB_PC_FDE"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[12].WB_PC_FDE"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[11].WB_PC_FDE"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[10].WB_PC_FDE"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[9].WB_PC_FDE"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[8].WB_PC_FDE"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[7].WB_PC_FDE"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[6].WB_PC_FDE"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[5].WB_PC_FDE"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[4].WB_PC_FDE"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[3].WB_PC_FDE"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[2].WB_PC_FDE"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[1].WB_PC_FDE"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[0].WB_PC_FDE"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/mem_reverse_byteorder"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/wb_read_msb_doublet_sel"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_31"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_30"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_29"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_28"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_27"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_26"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_25"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_24"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_23"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_22"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_21"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_20"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_19"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_18"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_17"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_16"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_15"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_14"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_13"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_12"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_11"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_10"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_9"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_8"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_7"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_6"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_5"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_4"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_3"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_2"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/mem_byte_selects_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/mem_byte_selects_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/wb_read_lsb_1_sel_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Byte_Enable_3"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Byte_Enable_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/wb_read_lsb_sel_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/wb_read_lsb_sel_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/imm_reg_15"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/imm_reg_14"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/imm_reg_13"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/imm_reg_12"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/imm_reg_11"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/imm_reg_10"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/imm_reg_9"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/imm_reg_8"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/imm_reg_7"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/imm_reg_6"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/imm_reg_5"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/imm_reg_4"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/imm_reg_3"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/imm_reg_2"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/imm_reg_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/imm_reg_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_31"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_30"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_29"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_28"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_27"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_26"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_25"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_24"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_23"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_22"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_21"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_20"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_19"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_18"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_17"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_16"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_15"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_14"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_13"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_12"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_11"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_10"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_9"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_8"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_7"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_6"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_5"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_4"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_3"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_2"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_31"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_30"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_29"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_28"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_27"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_26"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_25"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_24"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_23"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_22"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_21"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_20"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_19"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_18"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_17"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_16"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_15"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_14"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_13"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_12"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_11"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_10"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_9"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_8"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_7"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_6"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_5"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_4"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_3"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_2"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_31"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_30"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_29"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_28"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_27"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_26"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_25"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_24"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_23"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_22"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_21"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_20"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_19"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_18"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_17"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_16"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_15"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_14"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_13"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_12"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_11"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_10"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_9"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_8"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_7"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_6"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_5"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_4"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_3"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_2"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_31"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_30"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_29"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_28"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_27"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_26"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_25"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_24"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_23"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_22"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_21"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_20"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_19"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_18"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_17"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_16"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_15"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_14"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_13"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_12"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_11"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_10"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_9"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_8"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_7"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_6"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_5"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_4"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_3"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_2"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/running_clock"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.External_Dbg_Stop_Handle.dbg_stop_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Full_32_bit"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Full_32_bit_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/delay_slot_instr"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/single_Step_N"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/new_dbg_instr_shifting_CLK"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/read_register_PC_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/read_register_MSR_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.Normal_Stop_Handle.normal_stop_cmd_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.Force_Stop_Handle.force_stop_cmd_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.mem_brki_hit"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.wb_brki_hit"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Detect_Commands.sample_6"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Detect_Commands.sample_5"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Detect_Commands.sample_4"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Detect_Commands.sample_3"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Detect_Commands.sample_2"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Detect_Commands.sample_11"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Detect_Commands.sample_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/dbg_brki_hit"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Detect_Commands.sample_1_6"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Detect_Commands.sample_1_5"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Detect_Commands.sample_1_4"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Detect_Commands.sample_1_3"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Detect_Commands.sample_1_2"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Detect_Commands.sample_1_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Detect_Commands.sample_1_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.mem_dbg_hit_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_32"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_31"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_30"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_29"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_28"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_27"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_26"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_25"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_24"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_23"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_22"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_21"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_20"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_19"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_18"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_17"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_16"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_15"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_14"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_13"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_12"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_11"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_10"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_9"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_8"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_7"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_6"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_5"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_4"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_3"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_2"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.wb_dbg_hit_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/dbg_hit_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DBUS.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Read_Data_31"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DBUS.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Read_Data_30"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DBUS.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Read_Data_29"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DBUS.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Read_Data_28"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DBUS.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Read_Data_27"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DBUS.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Read_Data_26"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DBUS.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Read_Data_25"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DBUS.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Read_Data_24"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DBUS.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Read_Data_23"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DBUS.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Read_Data_22"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DBUS.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Read_Data_21"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DBUS.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Read_Data_20"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DBUS.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Read_Data_19"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DBUS.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Read_Data_18"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DBUS.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Read_Data_17"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DBUS.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Read_Data_16"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DBUS.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Read_Data_15"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DBUS.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Read_Data_14"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DBUS.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Read_Data_13"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DBUS.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Read_Data_12"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DBUS.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Read_Data_11"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DBUS.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Read_Data_10"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DBUS.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Read_Data_9"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DBUS.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Read_Data_8"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DBUS.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Read_Data_7"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DBUS.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Read_Data_6"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DBUS.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Read_Data_5"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DBUS.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Read_Data_4"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DBUS.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Read_Data_3"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DBUS.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Read_Data_2"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DBUS.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Read_Data_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DBUS.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Read_Data_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DBUS.Using_D_AXI.DAXI_Interface_I1/mem_access_completed"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DBUS.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Data_Strobe"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DBUS.Using_D_AXI.DAXI_Interface_I1/active_access_d1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.force2"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.force_Val2_N"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.force_Val1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.force1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.use_Reg_Neg_S"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.use_Reg_Neg_DI"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/ex_op1_cmp_eq"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc_31"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc_30"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc_29"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc_28"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc_27"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc_26"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc_25"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc_24"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc_23"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc_22"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc_21"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc_20"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc_19"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc_18"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc_17"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc_16"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc_15"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc_14"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc_13"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc_12"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc_11"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc_10"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc_9"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc_8"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc_7"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc_6"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc_5"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc_4"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc_3"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc_2"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/ex_pc_i_31"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/ex_pc_i_30"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/ex_pc_i_29"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/ex_pc_i_28"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/ex_pc_i_27"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/ex_pc_i_26"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/ex_pc_i_25"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/ex_pc_i_24"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/ex_pc_i_23"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/ex_pc_i_22"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/ex_pc_i_21"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/ex_pc_i_20"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/ex_pc_i_19"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/ex_pc_i_18"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/ex_pc_i_17"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/ex_pc_i_16"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/ex_pc_i_15"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/ex_pc_i_14"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/ex_pc_i_13"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/ex_pc_i_12"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/ex_pc_i_11"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/ex_pc_i_10"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/ex_pc_i_9"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/ex_pc_i_8"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/ex_pc_i_7"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/ex_pc_i_6"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/ex_pc_i_5"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/ex_pc_i_4"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/ex_pc_i_3"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/ex_pc_i_2"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/ex_pc_i_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/ex_pc_i_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/mem_pc_i_31"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/mem_pc_i_30"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/mem_pc_i_29"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/mem_pc_i_28"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/mem_pc_i_27"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/mem_pc_i_26"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/mem_pc_i_25"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/mem_pc_i_24"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/mem_pc_i_23"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/mem_pc_i_22"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/mem_pc_i_21"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/mem_pc_i_20"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/mem_pc_i_19"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/mem_pc_i_18"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/mem_pc_i_17"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/mem_pc_i_16"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/mem_pc_i_15"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/mem_pc_i_14"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/mem_pc_i_13"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/mem_pc_i_12"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/mem_pc_i_11"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/mem_pc_i_10"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/mem_pc_i_9"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/mem_pc_i_8"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/mem_pc_i_7"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/mem_pc_i_6"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/mem_pc_i_5"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/mem_pc_i_4"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/mem_pc_i_3"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/mem_pc_i_2"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/mem_pc_i_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/mem_pc_i_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[0].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[1].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[2].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[3].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[4].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[5].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[6].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[7].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[8].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[9].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[10].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[11].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[12].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[13].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[14].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[15].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[16].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[17].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[18].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[19].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[20].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[21].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[22].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[23].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[24].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[25].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[26].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[27].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[28].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[29].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[30].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[31].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mshreg_Using_FPGA_Buffers_Mux.srl16_31_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mshreg_Using_FPGA_Buffers_Mux.srl16_30_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mshreg_Using_FPGA_Buffers_Mux.srl16_29_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mshreg_Using_FPGA_Buffers_Mux.srl16_28_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mshreg_Using_FPGA_Buffers_Mux.srl16_27_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mshreg_Using_FPGA_Buffers_Mux.srl16_26_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mshreg_Using_FPGA_Buffers_Mux.srl16_25_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mshreg_Using_FPGA_Buffers_Mux.srl16_24_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mshreg_Using_FPGA_Buffers_Mux.srl16_23_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mshreg_Using_FPGA_Buffers_Mux.srl16_22_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mshreg_Using_FPGA_Buffers_Mux.srl16_21_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mshreg_Using_FPGA_Buffers_Mux.srl16_20_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mshreg_Using_FPGA_Buffers_Mux.srl16_19_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mshreg_Using_FPGA_Buffers_Mux.srl16_18_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mshreg_Using_FPGA_Buffers_Mux.srl16_17_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mshreg_Using_FPGA_Buffers_Mux.srl16_16_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mshreg_Using_FPGA_Buffers_Mux.srl16_15_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mshreg_Using_FPGA_Buffers_Mux.srl16_14_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mshreg_Using_FPGA_Buffers_Mux.srl16_13_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mshreg_Using_FPGA_Buffers_Mux.srl16_12_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mshreg_Using_FPGA_Buffers_Mux.srl16_11_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mshreg_Using_FPGA_Buffers_Mux.srl16_10_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mshreg_Using_FPGA_Buffers_Mux.srl16_9_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mshreg_Using_FPGA_Buffers_Mux.srl16_8_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mshreg_Using_FPGA_Buffers_Mux.srl16_7_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mshreg_Using_FPGA_Buffers_Mux.srl16_6_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mshreg_Using_FPGA_Buffers_Mux.srl16_5_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mshreg_Using_FPGA_Buffers_Mux.srl16_4_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mshreg_Using_FPGA_Buffers_Mux.srl16_3_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mshreg_Using_FPGA_Buffers_Mux.srl16_0_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mshreg_Using_FPGA_Buffers_Mux.srl16_2_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mshreg_Using_FPGA_Buffers_Mux.srl16_1_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[0].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[1].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[2].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[3].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[4].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[5].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[6].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[7].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[8].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[9].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[10].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[11].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[12].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[13].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[14].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[15].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[16].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[17].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[18].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[19].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[20].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[21].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[22].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[23].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[24].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[25].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[26].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[27].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[28].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[29].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[30].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[31].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[32].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[33].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[34].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[35].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[36].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[37].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[38].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[39].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[40].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[41].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[42].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.Gen_Mux_Select_LUT6[1].Gen_Sel_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.Gen_Mux_Select_LUT6[2].Gen_Sel_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.Gen_Mux_Select_LUT6[3].Gen_Sel_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.Gen_Mux_Select_LUT6[4].Gen_Sel_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.Last_Sel_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.OF_Valid_DFF"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Mshreg_Using_FPGA_Buffers_Mux.srl16_41_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Mshreg_Using_FPGA_Buffers_Mux.srl16_42_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Mshreg_Using_FPGA_Buffers_Mux.srl16_38_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Mshreg_Using_FPGA_Buffers_Mux.srl16_40_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Mshreg_Using_FPGA_Buffers_Mux.srl16_39_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Mshreg_Using_FPGA_Buffers_Mux.srl16_35_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Mshreg_Using_FPGA_Buffers_Mux.srl16_37_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Mshreg_Using_FPGA_Buffers_Mux.srl16_36_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Mshreg_Using_FPGA_Buffers_Mux.srl16_32_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Mshreg_Using_FPGA_Buffers_Mux.srl16_34_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Mshreg_Using_FPGA_Buffers_Mux.srl16_33_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Mshreg_Using_FPGA_Buffers_Mux.srl16_29_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Mshreg_Using_FPGA_Buffers_Mux.srl16_31_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Mshreg_Using_FPGA_Buffers_Mux.srl16_30_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Mshreg_Using_FPGA_Buffers_Mux.srl16_26_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Mshreg_Using_FPGA_Buffers_Mux.srl16_28_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Mshreg_Using_FPGA_Buffers_Mux.srl16_27_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Mshreg_Using_FPGA_Buffers_Mux.srl16_23_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Mshreg_Using_FPGA_Buffers_Mux.srl16_25_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Mshreg_Using_FPGA_Buffers_Mux.srl16_24_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Mshreg_Using_FPGA_Buffers_Mux.srl16_22_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Mshreg_Using_FPGA_Buffers_Mux.srl16_21_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Mshreg_Using_FPGA_Buffers_Mux.srl16_8_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Mshreg_Using_FPGA_Buffers_Mux.srl16_10_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Mshreg_Using_FPGA_Buffers_Mux.srl16_9_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Mshreg_Using_FPGA_Buffers_Mux.srl16_5_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Mshreg_Using_FPGA_Buffers_Mux.srl16_7_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Mshreg_Using_FPGA_Buffers_Mux.srl16_6_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Mshreg_Using_FPGA_Buffers_Mux.srl16_2_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Mshreg_Using_FPGA_Buffers_Mux.srl16_4_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Mshreg_Using_FPGA_Buffers_Mux.srl16_3_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Mshreg_Using_FPGA_Buffers_Mux.srl16_1_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Mshreg_Using_FPGA_Buffers_Mux.srl16_0_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_reset"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_gpr_write_i"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_gpr_write_dbg"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/dbg_Stop_Instr_Fetch_delay"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_mbar_stall_no_sleep_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_PipeRun_i"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_i"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/MEM_DataBus_Addr_31"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/MEM_DataBus_Addr_30"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/MEM_DataBus_Addr_29"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/MEM_DataBus_Addr_28"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/MEM_DataBus_Addr_27"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/MEM_DataBus_Addr_26"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/MEM_DataBus_Addr_25"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/MEM_DataBus_Addr_24"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/MEM_DataBus_Addr_23"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/MEM_DataBus_Addr_15"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/MEM_DataBus_Addr_14"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/MEM_DataBus_Addr_13"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/MEM_DataBus_Addr_12"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/MEM_DataBus_Addr_11"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/MEM_DataBus_Addr_10"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/MEM_DataBus_Addr_9"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/MEM_DataBus_Addr_8"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/MEM_DataBus_Addr_7"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/MEM_DataBus_Addr_6"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/MEM_DataBus_Addr_5"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/MEM_DataBus_Addr_4"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/MEM_DataBus_Addr_3"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/MEM_DataBus_Addr_2"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/MEM_DataBus_Addr_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/MEM_DataBus_Addr_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/MEM_DataBus_Write"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/mem_is_msr_instr"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/mem_is_multi_or_load_instr"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/mem_load_store_access"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/MEM_Sel_MEM_Res_I"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/WB_PC_Valid"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_kind_i_31"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_kind_i_30"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_kind_i_29"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_kind_i_28"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_first_cycle"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_Interrupt_i"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_Ext_NM_BRK_i"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_Interrupt_Brk_combo"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_atomic_Instruction_Pair"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Dbg_Clean_Stop"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_opcode_5"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_opcode_4"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_opcode_3"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_opcode_2"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_opcode_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_opcode_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_branch_with_delayslot"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_which_branch_10"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_which_branch_9"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_which_branch_8"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_delayslot_Instr"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_SWAP_BYTE_Instr"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_not_mul_op_i"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_set_MSR_IE_instr"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_is_multi_or_load_instr"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_is_multi_instr2"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_is_mul_instr"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_is_bs_instr_I"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_sel_alu_i"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_MSR_set_decode"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_CLZ_Instr"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_SWAP_Instr"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_is_div_instr_I"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_valid_jump"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_mbar_decode"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_read_imm_reg_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/mem_byte_access"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/mem_doublet_access"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/mem_delayslot_instr"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/mem_read_imm_reg"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/WB_Byte_Access"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/WB_Doublet_Access"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/WB_DelaySlot_Instr"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/WB_Read_Imm_Reg"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/mem_read_imm_reg_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/WB_Read_Imm_Reg_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_Shift_Op_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_Shift_Op_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_Left_Shift"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_Arith_Shift"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_gpr_write_addr_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_gpr_write_addr_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_MSR_clear_decode"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/mem_gpr_write_addr_4"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/mem_gpr_write_addr_3"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/mem_gpr_write_addr_2"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/mem_gpr_write_addr_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/mem_gpr_write_addr_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_gpr_write_addr_4"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_gpr_write_addr_3"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_gpr_write_addr_2"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_gpr_write_addr_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_gpr_write_addr_0"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_gpr_write_dbg"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/mem_gpr_write"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/mem_gpr_write_dbg"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_ALU_Op_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_mfsmsr_i"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA_3.of_clear_MSR_BIP_hold_Inst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA_3.ex_clear_MSR_BIP_instr_Inst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA_2.ex_load_store_instr_Inst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA_2.ex_is_load_instr_Inst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA_2.ex_byte_access_i_Inst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA_2.ex_doublet_access_i_Inst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA_2.ex_is_lwx_instr_Inst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA_2.ex_reverse_mem_access_inst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.Gen_Bits[28].MEM_EX_Result_Inst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.Gen_Bits[29].MEM_EX_Result_Inst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.Gen_Bits[30].MEM_EX_Result_Inst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.Gen_Bits[31].MEM_EX_Result_Inst"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.wb_dlmb_valid_read_data_31"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.wb_dlmb_valid_read_data_30"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.wb_dlmb_valid_read_data_29"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.wb_dlmb_valid_read_data_28"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.wb_dlmb_valid_read_data_27"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.wb_dlmb_valid_read_data_26"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.wb_dlmb_valid_read_data_25"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.wb_dlmb_valid_read_data_24"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.wb_dlmb_valid_read_data_23"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.wb_dlmb_valid_read_data_22"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.wb_dlmb_valid_read_data_21"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.wb_dlmb_valid_read_data_20"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.wb_dlmb_valid_read_data_19"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.wb_dlmb_valid_read_data_18"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.wb_dlmb_valid_read_data_17"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.wb_dlmb_valid_read_data_16"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.wb_dlmb_valid_read_data_15"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.wb_dlmb_valid_read_data_14"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.wb_dlmb_valid_read_data_13"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.wb_dlmb_valid_read_data_12"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.wb_dlmb_valid_read_data_11"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.wb_dlmb_valid_read_data_10"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.wb_dlmb_valid_read_data_9"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.wb_dlmb_valid_read_data_8"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.wb_dlmb_valid_read_data_7"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.wb_dlmb_valid_read_data_6"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.wb_dlmb_valid_read_data_5"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.wb_dlmb_valid_read_data_4"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.wb_dlmb_valid_read_data_3"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.wb_dlmb_valid_read_data_2"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.wb_dlmb_valid_read_data_1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.wb_dlmb_valid_read_data_0"
        BEL "microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp"
        BEL "microblaze_0/microblaze_0/MicroBlaze_Core_I/external_interrupt"
        BEL "microblaze_0/microblaze_0/MicroBlaze_Core_I/sync_reset" BEL
        "microblaze_0_i_bram_ctrl/microblaze_0_i_bram_ctrl/Sl_Rdy" BEL
        "microblaze_0_i_bram_ctrl/microblaze_0_i_bram_ctrl/lmb_as" BEL
        "microblaze_0_d_bram_ctrl/microblaze_0_d_bram_ctrl/Sl_Rdy" BEL
        "microblaze_0_d_bram_ctrl/microblaze_0_d_bram_ctrl/lmb_as" BEL
        "axi_intc_0/axi_intc_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_1"
        BEL "axi_intc_0/axi_intc_0/INTC_CORE_I/sie_0" BEL
        "axi_intc_0/axi_intc_0/INTC_CORE_I/sie_1" BEL
        "axi_intc_0/axi_intc_0/INTC_CORE_I/sie_2" BEL
        "axi_intc_0/axi_intc_0/INTC_CORE_I/Irq" BEL
        "axi_intc_0/axi_intc_0/INTC_CORE_I/iar_0" BEL
        "axi_intc_0/axi_intc_0/INTC_CORE_I/iar_1" BEL
        "axi_intc_0/axi_intc_0/INTC_CORE_I/iar_2" BEL
        "axi_intc_0/axi_intc_0/INTC_CORE_I/ipr_0" BEL
        "axi_intc_0/axi_intc_0/INTC_CORE_I/ipr_1" BEL
        "axi_intc_0/axi_intc_0/INTC_CORE_I/ipr_2" BEL
        "axi_intc_0/axi_intc_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg"
        BEL "axi_intc_0/axi_intc_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst" BEL
        "axi_intc_0/axi_intc_0/ip2bus_rdack" BEL
        "axi_intc_0/axi_intc_0/ip2bus_wrack" BEL
        "axi_intc_0/axi_intc_0/INTC_CORE_I/mer_int_1" BEL
        "axi_intc_0/axi_intc_0/INTC_CORE_I/cie_0" BEL
        "axi_intc_0/axi_intc_0/INTC_CORE_I/cie_1" BEL
        "axi_intc_0/axi_intc_0/INTC_CORE_I/cie_2" BEL
        "axi_intc_0/axi_intc_0/INTC_CORE_I/mer_int_0" BEL
        "axi_intc_0/axi_intc_0/INTC_CORE_I/isr_0" BEL
        "axi_intc_0/axi_intc_0/INTC_CORE_I/isr_1" BEL
        "axi_intc_0/axi_intc_0/INTC_CORE_I/isr_2" BEL
        "axi_intc_0/axi_intc_0/INTC_CORE_I/hw_intr_0" BEL
        "axi_intc_0/axi_intc_0/INTC_CORE_I/hw_intr_1" BEL
        "axi_intc_0/axi_intc_0/INTC_CORE_I/hw_intr_2" BEL
        "axi_intc_0/axi_intc_0/INTC_CORE_I/ier_0" BEL
        "axi_intc_0/axi_intc_0/INTC_CORE_I/ier_1" BEL
        "axi_intc_0/axi_intc_0/INTC_CORE_I/ier_2" BEL
        "axi_intc_0/axi_intc_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bvalid_i"
        BEL
        "axi_intc_0/axi_intc_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rvalid_i"
        BEL "axi_intc_0/axi_intc_0/INTC_CORE_I/irq_gen" BEL
        "axi_intc_0/axi_intc_0/INTC_CORE_I/ivr_0" BEL
        "axi_intc_0/axi_intc_0/INTC_CORE_I/ivr_1" BEL
        "axi_intc_0/axi_intc_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_16"
        BEL
        "axi_intc_0/axi_intc_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_0"
        BEL
        "axi_intc_0/axi_intc_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_1"
        BEL
        "axi_intc_0/axi_intc_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_4"
        BEL
        "axi_intc_0/axi_intc_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_2"
        BEL
        "axi_intc_0/axi_intc_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_3"
        BEL
        "axi_intc_0/axi_intc_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_5"
        BEL
        "axi_intc_0/axi_intc_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_6"
        BEL
        "axi_intc_0/axi_intc_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_9"
        BEL
        "axi_intc_0/axi_intc_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_7"
        BEL
        "axi_intc_0/axi_intc_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_8"
        BEL
        "axi_intc_0/axi_intc_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_10"
        BEL
        "axi_intc_0/axi_intc_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_11"
        BEL
        "axi_intc_0/axi_intc_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_12"
        BEL
        "axi_intc_0/axi_intc_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_13"
        BEL
        "axi_intc_0/axi_intc_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_14"
        BEL
        "axi_intc_0/axi_intc_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_15"
        BEL
        "axi_intc_0/axi_intc_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_0"
        BEL
        "axi_intc_0/axi_intc_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_1"
        BEL
        "axi_intc_0/axi_intc_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_2"
        BEL
        "axi_intc_0/axi_intc_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_31"
        BEL
        "axi_intc_0/axi_intc_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_0"
        BEL
        "axi_intc_0/axi_intc_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_1"
        BEL
        "axi_intc_0/axi_intc_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_2"
        BEL
        "axi_intc_0/axi_intc_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_3"
        BEL
        "axi_intc_0/axi_intc_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd2"
        BEL
        "axi_intc_0/axi_intc_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd1"
        BEL "axi_intc_0/axi_intc_0/ip2bus_wrack_int_d1" BEL
        "axi_intc_0/axi_intc_0/ip2bus_rdack_int_d1" BEL
        "debug_module/debug_module/MDM_Core_I1/enable_interrupts" BEL
        "debug_module/debug_module/MDM_Core_I1/clear_Ext_BRK" BEL
        "debug_module/debug_module/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg"
        BEL
        "debug_module/debug_module/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst"
        BEL
        "debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.Ext_BRK_FDRSE"
        BEL "debug_module/debug_module/MDM_Core_I1/reset_TX_FIFO" BEL
        "debug_module/debug_module/MDM_Core_I1/reset_RX_FIFO" BEL
        "debug_module/debug_module/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rvalid_i"
        BEL
        "debug_module/debug_module/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bvalid_i"
        BEL
        "debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/data_Exists_I"
        BEL
        "debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Addr_Counters[0].FDRE_I"
        BEL
        "debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Addr_Counters[1].FDRE_I"
        BEL
        "debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Addr_Counters[2].FDRE_I"
        BEL
        "debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Addr_Counters[3].FDRE_I"
        BEL
        "debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/FIFO_RAM[0].SRL16E_I"
        BEL
        "debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/FIFO_RAM[1].SRL16E_I"
        BEL
        "debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/FIFO_RAM[2].SRL16E_I"
        BEL
        "debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/FIFO_RAM[3].SRL16E_I"
        BEL
        "debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/FIFO_RAM[4].SRL16E_I"
        BEL
        "debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/FIFO_RAM[5].SRL16E_I"
        BEL
        "debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/FIFO_RAM[6].SRL16E_I"
        BEL
        "debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/FIFO_RAM[7].SRL16E_I"
        BEL
        "debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/data_Exists_I"
        BEL
        "debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Addr_Counters[0].FDRE_I"
        BEL
        "debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Addr_Counters[1].FDRE_I"
        BEL
        "debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Addr_Counters[2].FDRE_I"
        BEL
        "debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Addr_Counters[3].FDRE_I"
        BEL
        "debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/FIFO_RAM[0].SRL16E_I"
        BEL
        "debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/FIFO_RAM[1].SRL16E_I"
        BEL
        "debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/FIFO_RAM[2].SRL16E_I"
        BEL
        "debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/FIFO_RAM[3].SRL16E_I"
        BEL
        "debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/FIFO_RAM[4].SRL16E_I"
        BEL
        "debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/FIFO_RAM[5].SRL16E_I"
        BEL
        "debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/FIFO_RAM[6].SRL16E_I"
        BEL
        "debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/FIFO_RAM[7].SRL16E_I"
        BEL
        "debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Write"
        BEL
        "debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Read"
        BEL
        "debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_1"
        BEL
        "debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_2"
        BEL
        "debug_module/debug_module/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_1"
        BEL
        "debug_module/debug_module/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_0"
        BEL
        "debug_module/debug_module/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_2"
        BEL
        "debug_module/debug_module/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_3"
        BEL
        "debug_module/debug_module/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_0"
        BEL
        "debug_module/debug_module/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_1"
        BEL
        "debug_module/debug_module/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_2"
        BEL
        "debug_module/debug_module/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_3"
        BEL
        "debug_module/debug_module/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_4"
        BEL
        "debug_module/debug_module/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_5"
        BEL
        "debug_module/debug_module/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_6"
        BEL
        "debug_module/debug_module/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_7"
        BEL
        "debug_module/debug_module/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd2"
        BEL
        "debug_module/debug_module/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_0"
        BEL
        "debug_module/debug_module/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_1"
        BEL
        "debug_module/debug_module/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_2"
        BEL
        "debug_module/debug_module/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd1"
        BEL "led_4b/led_4b/gpio_core_1/gpio_Data_In_3" BEL
        "led_4b/led_4b/gpio_core_1/Mshreg_gpio_Data_In_3" BEL
        "led_4b/led_4b/gpio_core_1/gpio_Data_In_2" BEL
        "led_4b/led_4b/gpio_core_1/Mshreg_gpio_Data_In_2" BEL
        "led_4b/led_4b/gpio_core_1/gpio_Data_In_1" BEL
        "led_4b/led_4b/gpio_core_1/Mshreg_gpio_Data_In_1" BEL
        "led_4b/led_4b/gpio_core_1/gpio_Data_In_0" BEL
        "led_4b/led_4b/gpio_core_1/Mshreg_gpio_Data_In_0" BEL
        "led_4b/led_4b/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_out_i_0_1"
        BEL
        "led_4b/led_4b/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_3"
        BEL
        "led_4b/led_4b/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_0"
        BEL
        "led_4b/led_4b/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_1"
        BEL
        "led_4b/led_4b/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_2"
        BEL "led_4b/led_4b/gpio_core_1/GPIO_DBus_i_28" BEL
        "led_4b/led_4b/gpio_core_1/GPIO_DBus_i_31" BEL
        "led_4b/led_4b/gpio_core_1/GPIO_DBus_i_29" BEL
        "led_4b/led_4b/gpio_core_1/GPIO_DBus_i_30" BEL
        "led_4b/led_4b/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_out_i_0"
        BEL "led_4b/led_4b/bus2ip_reset" BEL "led_4b/led_4b/ip2bus_rdack_i_D1"
        BEL "led_4b/led_4b/ip2bus_wrack_i_D1" BEL
        "led_4b/led_4b/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rvalid_i" BEL
        "led_4b/led_4b/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bvalid_i" BEL
        "led_4b/led_4b/gpio_core_1/gpio_Data_Out_3" BEL
        "led_4b/led_4b/gpio_core_1/gpio_Data_Out_2" BEL
        "led_4b/led_4b/gpio_core_1/gpio_Data_Out_1" BEL
        "led_4b/led_4b/gpio_core_1/gpio_Data_Out_0" BEL
        "led_4b/led_4b/gpio_core_1/gpio_OE_3" BEL
        "led_4b/led_4b/gpio_core_1/gpio_OE_2" BEL
        "led_4b/led_4b/gpio_core_1/gpio_OE_1" BEL
        "led_4b/led_4b/gpio_core_1/gpio_OE_0" BEL
        "led_4b/led_4b/gpio_core_1/iGPIO_xferAck" BEL
        "led_4b/led_4b/gpio_core_1/gpio_xferAck_Reg" BEL
        "led_4b/led_4b/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_0" BEL
        "led_4b/led_4b/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_1" BEL
        "led_4b/led_4b/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_2" BEL
        "led_4b/led_4b/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_3" BEL
        "led_4b/led_4b/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd2" BEL
        "led_4b/led_4b/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd1" BEL
        "led_4b/led_4b/ip2bus_data_i_D1_31" BEL
        "led_4b/led_4b/ip2bus_data_i_D1_30" BEL
        "led_4b/led_4b/ip2bus_data_i_D1_29" BEL
        "led_4b/led_4b/ip2bus_data_i_D1_28" BEL
        "key_4b/key_4b/gpio_core_1/gpio_Data_In_3" BEL
        "key_4b/key_4b/gpio_core_1/Mshreg_gpio_Data_In_3" BEL
        "key_4b/key_4b/gpio_core_1/gpio_Data_In_2" BEL
        "key_4b/key_4b/gpio_core_1/Mshreg_gpio_Data_In_2" BEL
        "key_4b/key_4b/gpio_core_1/gpio_Data_In_1" BEL
        "key_4b/key_4b/gpio_core_1/Mshreg_gpio_Data_In_1" BEL
        "key_4b/key_4b/gpio_core_1/gpio_Data_In_0" BEL
        "key_4b/key_4b/gpio_core_1/Mshreg_gpio_Data_In_0" BEL
        "key_4b/key_4b/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_out_i_0_1"
        BEL
        "key_4b/key_4b/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_3"
        BEL
        "key_4b/key_4b/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_0"
        BEL
        "key_4b/key_4b/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_1"
        BEL
        "key_4b/key_4b/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_2"
        BEL "key_4b/key_4b/gpio_core_1/GPIO_DBus_i_28" BEL
        "key_4b/key_4b/gpio_core_1/GPIO_DBus_i_31" BEL
        "key_4b/key_4b/gpio_core_1/GPIO_DBus_i_29" BEL
        "key_4b/key_4b/gpio_core_1/GPIO_DBus_i_30" BEL
        "key_4b/key_4b/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_out_i_0"
        BEL "key_4b/key_4b/bus2ip_reset" BEL "key_4b/key_4b/ip2bus_rdack_i_D1"
        BEL "key_4b/key_4b/ip2bus_wrack_i_D1" BEL
        "key_4b/key_4b/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rvalid_i" BEL
        "key_4b/key_4b/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bvalid_i" BEL
        "key_4b/key_4b/gpio_core_1/gpio_Data_Out_3" BEL
        "key_4b/key_4b/gpio_core_1/gpio_Data_Out_2" BEL
        "key_4b/key_4b/gpio_core_1/gpio_Data_Out_1" BEL
        "key_4b/key_4b/gpio_core_1/gpio_Data_Out_0" BEL
        "key_4b/key_4b/gpio_core_1/gpio_OE_3" BEL
        "key_4b/key_4b/gpio_core_1/gpio_OE_2" BEL
        "key_4b/key_4b/gpio_core_1/gpio_OE_1" BEL
        "key_4b/key_4b/gpio_core_1/gpio_OE_0" BEL
        "key_4b/key_4b/gpio_core_1/iGPIO_xferAck" BEL
        "key_4b/key_4b/gpio_core_1/gpio_xferAck_Reg" BEL
        "key_4b/key_4b/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_0" BEL
        "key_4b/key_4b/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_1" BEL
        "key_4b/key_4b/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_2" BEL
        "key_4b/key_4b/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_3" BEL
        "key_4b/key_4b/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd2" BEL
        "key_4b/key_4b/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd1" BEL
        "key_4b/key_4b/ip2bus_data_i_D1_31" BEL
        "key_4b/key_4b/ip2bus_data_i_D1_30" BEL
        "key_4b/key_4b/ip2bus_data_i_D1_29" BEL
        "key_4b/key_4b/ip2bus_data_i_D1_28" BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_1_1"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_2"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_1"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_1"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_0"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_2"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_4"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_5"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_6"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_7"
        BEL "axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/captureTrig1_d"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/generateOutPre0"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/captureTrig0_pulse_d1"
        BEL "axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/captureTrig0_d"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg"
        BEL "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst" BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[20].TCSR0_FF_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[21].TCSR0_FF_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[22].TCSR0_FF_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[23].TCSR0_FF_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[24].TCSR0_FF_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[25].TCSR0_FF_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[26].TCSR0_FF_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[27].TCSR0_FF_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[28].TCSR0_FF_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[29].TCSR0_FF_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[30].TCSR0_FF_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[31].TCSR0_FF_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[21].TCSR1_FF_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[22].TCSR1_FF_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[23].TCSR1_FF_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[24].TCSR1_FF_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[25].TCSR1_FF_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[26].TCSR1_FF_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[27].TCSR1_FF_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[28].TCSR1_FF_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[29].TCSR1_FF_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[30].TCSR1_FF_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[31].TCSR1_FF_I"
        BEL "axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/READ_DONE0_I"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rvalid_i"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_bvalid_i"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/counter_TC_Reg_0"
        BEL "axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/Interrupt" BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/counter_TC_Reg2"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/captureTrig0_d2"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/captureTrig1_d2"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/captureTrig0_pulse_d2"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[0].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[1].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[2].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[3].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[4].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[5].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[6].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[7].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[8].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[9].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[10].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[11].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[12].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[13].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[14].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[15].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[16].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[17].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[18].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[19].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[20].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[21].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[22].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[23].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[24].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[25].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[26].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[27].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[28].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[29].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[30].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[31].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[32].FDRE_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[0].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[1].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[2].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[3].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[4].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[5].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[6].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[7].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[8].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[9].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[10].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[11].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[12].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[13].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[14].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[15].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[16].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[17].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[18].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[19].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[20].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[21].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[22].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[23].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[24].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[25].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[26].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[27].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[28].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[29].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[30].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[31].LOAD_REG_I"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_0"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_1"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_2"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_3"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_4"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_5"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_6"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_7"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_8"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_9"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_10"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_11"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_12"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_13"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_14"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_15"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_16"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_17"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_18"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_19"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_20"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_21"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_22"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_23"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_24"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_25"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_26"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_27"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_28"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_29"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_30"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_31"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/state_FSM_FFd2"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_0"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_1"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_2"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_3"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_4"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_5"
        BEL
        "axi_timer_0/axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/state_FSM_FFd1"
        BEL "axi_iic_0/axi_iic_0/X_IIC/FILTER_I/SDA_DEBOUNCE/Noisy_d2" BEL
        "axi_iic_0/axi_iic_0/X_IIC/FILTER_I/SDA_DEBOUNCE/Mshreg_Noisy_d2" BEL
        "axi_iic_0/axi_iic_0/X_IIC/FILTER_I/SCL_DEBOUNCE/Noisy_d2" BEL
        "axi_iic_0/axi_iic_0/X_IIC/FILTER_I/SCL_DEBOUNCE/Mshreg_Noisy_d2" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/detect_start" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/rdy_new_xmt_i" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/detect_stop" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/scl_falling_edge" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/scl_rising_edge" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/EarlyAckHdr" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/i2c_header_en" BEL
        "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/Rc_fifo_wr" BEL
        "axi_iic_0/axi_iic_0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/sw_rst_cond_d1"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/reset_trig"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst"
        BEL "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/sm_stop" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/arb_lost" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/dtc_i" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/aas_i" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/sda_sample" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/msms_rst_i" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/stop_scl_reg" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/txer_i" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/txer_edge" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/master_slave" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/srw_i" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/sda_cout_reg" BEL
        "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/gpo_i_31" BEL
        "axi_iic_0/axi_iic_0/X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/ipif_glbl_irpt_enable_reg"
        BEL "axi_iic_0/axi_iic_0/X_IIC/DYN_MASTER_I/firstDynStartSeen" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/rsta_tx_under_prev" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/tx_under_prev_i" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/sda_setup" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/abgc_i" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/gen_start" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/al_prevent" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/bus_busy" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/gen_stop" BEL
        "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/msms_set_i" BEL
        "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/Tx_fifo_rd" BEL
        "axi_iic_0/axi_iic_0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/RESET_FLOPS[0].RST_FLOPS"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/RESET_FLOPS[1].RST_FLOPS"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/RESET_FLOPS[2].RST_FLOPS"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/RESET_FLOPS[3].RST_FLOPS"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rvalid_i"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bvalid_i"
        BEL "axi_iic_0/axi_iic_0/X_IIC/WRITE_FIFO_CTRL_I/Data_Exists_DFF" BEL
        "axi_iic_0/axi_iic_0/X_IIC/WRITE_FIFO_CTRL_I/Addr_Counters[0].FDRE_I"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/WRITE_FIFO_CTRL_I/Addr_Counters[1].FDRE_I"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/WRITE_FIFO_CTRL_I/Addr_Counters[2].FDRE_I"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/WRITE_FIFO_CTRL_I/Addr_Counters[3].FDRE_I"
        BEL "axi_iic_0/axi_iic_0/X_IIC/WRITE_FIFO_CTRL_I/FIFO_RAM[0].SRL16E_I"
        BEL "axi_iic_0/axi_iic_0/X_IIC/WRITE_FIFO_CTRL_I/FIFO_RAM[1].SRL16E_I"
        BEL "axi_iic_0/axi_iic_0/X_IIC/DYN_MASTER_I/rdCntrFrmTxFifo" BEL
        "axi_iic_0/axi_iic_0/X_IIC/DYN_MASTER_I/rxCntDone" BEL
        "axi_iic_0/axi_iic_0/X_IIC/DYN_MASTER_I/earlyAckDataState_d1" BEL
        "axi_iic_0/axi_iic_0/X_IIC/DYN_MASTER_I/ackDataState_d1" BEL
        "axi_iic_0/axi_iic_0/X_IIC/DYN_MASTER_I/callingReadAccess" BEL
        "axi_iic_0/axi_iic_0/X_IIC/DYN_MASTER_I/Cr_txModeSelect_set" BEL
        "axi_iic_0/axi_iic_0/X_IIC/DYN_MASTER_I/Cr_txModeSelect_clr" BEL
        "axi_iic_0/axi_iic_0/X_IIC/DYN_MASTER_I/rdByteCntr_7" BEL
        "axi_iic_0/axi_iic_0/X_IIC/DYN_MASTER_I/rdByteCntr_6" BEL
        "axi_iic_0/axi_iic_0/X_IIC/DYN_MASTER_I/rdByteCntr_5" BEL
        "axi_iic_0/axi_iic_0/X_IIC/DYN_MASTER_I/rdByteCntr_4" BEL
        "axi_iic_0/axi_iic_0/X_IIC/DYN_MASTER_I/rdByteCntr_3" BEL
        "axi_iic_0/axi_iic_0/X_IIC/DYN_MASTER_I/rdByteCntr_2" BEL
        "axi_iic_0/axi_iic_0/X_IIC/DYN_MASTER_I/rdByteCntr_1" BEL
        "axi_iic_0/axi_iic_0/X_IIC/DYN_MASTER_I/rdByteCntr_0" BEL
        "axi_iic_0/axi_iic_0/X_IIC/WRITE_FIFO_I/Data_Exists_DFF" BEL
        "axi_iic_0/axi_iic_0/X_IIC/WRITE_FIFO_I/Addr_Counters[0].FDRE_I" BEL
        "axi_iic_0/axi_iic_0/X_IIC/WRITE_FIFO_I/Addr_Counters[1].FDRE_I" BEL
        "axi_iic_0/axi_iic_0/X_IIC/WRITE_FIFO_I/Addr_Counters[2].FDRE_I" BEL
        "axi_iic_0/axi_iic_0/X_IIC/WRITE_FIFO_I/Addr_Counters[3].FDRE_I" BEL
        "axi_iic_0/axi_iic_0/X_IIC/WRITE_FIFO_I/FIFO_RAM[0].SRL16E_I" BEL
        "axi_iic_0/axi_iic_0/X_IIC/WRITE_FIFO_I/FIFO_RAM[1].SRL16E_I" BEL
        "axi_iic_0/axi_iic_0/X_IIC/WRITE_FIFO_I/FIFO_RAM[2].SRL16E_I" BEL
        "axi_iic_0/axi_iic_0/X_IIC/WRITE_FIFO_I/FIFO_RAM[3].SRL16E_I" BEL
        "axi_iic_0/axi_iic_0/X_IIC/WRITE_FIFO_I/FIFO_RAM[4].SRL16E_I" BEL
        "axi_iic_0/axi_iic_0/X_IIC/WRITE_FIFO_I/FIFO_RAM[5].SRL16E_I" BEL
        "axi_iic_0/axi_iic_0/X_IIC/WRITE_FIFO_I/FIFO_RAM[6].SRL16E_I" BEL
        "axi_iic_0/axi_iic_0/X_IIC/WRITE_FIFO_I/FIFO_RAM[7].SRL16E_I" BEL
        "axi_iic_0/axi_iic_0/X_IIC/READ_FIFO_I/Data_Exists_DFF" BEL
        "axi_iic_0/axi_iic_0/X_IIC/READ_FIFO_I/Addr_Counters[0].FDRE_I" BEL
        "axi_iic_0/axi_iic_0/X_IIC/READ_FIFO_I/Addr_Counters[1].FDRE_I" BEL
        "axi_iic_0/axi_iic_0/X_IIC/READ_FIFO_I/Addr_Counters[2].FDRE_I" BEL
        "axi_iic_0/axi_iic_0/X_IIC/READ_FIFO_I/Addr_Counters[3].FDRE_I" BEL
        "axi_iic_0/axi_iic_0/X_IIC/READ_FIFO_I/FIFO_RAM[0].SRL16E_I" BEL
        "axi_iic_0/axi_iic_0/X_IIC/READ_FIFO_I/FIFO_RAM[1].SRL16E_I" BEL
        "axi_iic_0/axi_iic_0/X_IIC/READ_FIFO_I/FIFO_RAM[2].SRL16E_I" BEL
        "axi_iic_0/axi_iic_0/X_IIC/READ_FIFO_I/FIFO_RAM[3].SRL16E_I" BEL
        "axi_iic_0/axi_iic_0/X_IIC/READ_FIFO_I/FIFO_RAM[4].SRL16E_I" BEL
        "axi_iic_0/axi_iic_0/X_IIC/READ_FIFO_I/FIFO_RAM[5].SRL16E_I" BEL
        "axi_iic_0/axi_iic_0/X_IIC/READ_FIFO_I/FIFO_RAM[6].SRL16E_I" BEL
        "axi_iic_0/axi_iic_0/X_IIC/READ_FIFO_I/FIFO_RAM[7].SRL16E_I" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/I2CDATA_REG/data_int_0" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/I2CDATA_REG/data_int_1" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/I2CDATA_REG/data_int_2" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/I2CDATA_REG/data_int_3" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/I2CDATA_REG/data_int_4" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/I2CDATA_REG/data_int_5" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/I2CDATA_REG/data_int_6" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/I2CDATA_REG/data_int_7" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/I2CHEADER_REG/data_int_0" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/I2CHEADER_REG/data_int_1" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/I2CHEADER_REG/data_int_2" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/I2CHEADER_REG/data_int_3" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/I2CHEADER_REG/data_int_4" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/I2CHEADER_REG/data_int_5" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/I2CHEADER_REG/data_int_6" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/I2CHEADER_REG/data_int_7" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/sda_rin_d1" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/scl_rin_d1" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/dtre_d1" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/ro_prev_d1" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/msms_d1" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/EarlyAckDataState" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/shift_reg_en" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/new_rcv_dta_i" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/shift_reg_ld" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/bit_cnt_en" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/rsta_d1" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/scl_cout_reg" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/tx_under_prev_d1" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/msms_d2" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/scl_f_edg_d1" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/shift_reg_ld_d1" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/scl_f_edg_d2" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/dtc_i_d1" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/data_i2c_i_0" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/data_i2c_i_1" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/data_i2c_i_2" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/data_i2c_i_3" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/data_i2c_i_4" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/data_i2c_i_5" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/data_i2c_i_6" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/data_i2c_i_7" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/gen_stop_d1" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/bus_busy_d1" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/scl_f_edg_d3" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/dtc_i_d2" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/AckDataState" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/al_i" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/slave_sda" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/master_sda" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/BITCNT/q_int_3" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/BITCNT/q_int_2" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/BITCNT/q_int_1" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/BITCNT/q_int_0" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/SETUP_CNT/q_int_9" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/SETUP_CNT/q_int_8" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/SETUP_CNT/q_int_7" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/SETUP_CNT/q_int_6" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/SETUP_CNT/q_int_5" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/SETUP_CNT/q_int_4" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/SETUP_CNT/q_int_3" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/SETUP_CNT/q_int_2" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/SETUP_CNT/q_int_1" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/SETUP_CNT/q_int_0" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/scl_state_FSM_FFd4" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/scl_state_FSM_FFd3" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/scl_state_FSM_FFd2" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/scl_state_FSM_FFd1" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/state_FSM_FFd3" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int_9" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int_8" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int_7" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int_6" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int_5" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int_4" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int_3" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int_2" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int_1" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int_0" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/state_FSM_FFd2" BEL
        "axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/state_FSM_FFd1" BEL
        "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/Tx_fifo_wr" BEL
        "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/sr_i_7" BEL
        "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/sr_i_6" BEL
        "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/sr_i_5" BEL
        "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/sr_i_4" BEL
        "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/sr_i_3" BEL
        "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/sr_i_2" BEL
        "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/sr_i_1" BEL
        "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/sr_i_0" BEL
        "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/Rc_fifo_rd" BEL
        "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/new_rcv_dta_d1" BEL
        "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/rc_fifo_pirq_i_7" BEL
        "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/rc_fifo_pirq_i_6" BEL
        "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/rc_fifo_pirq_i_5" BEL
        "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/rc_fifo_pirq_i_4" BEL
        "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/adr_i_6" BEL
        "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/adr_i_5" BEL
        "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/adr_i_4" BEL
        "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/adr_i_3" BEL
        "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/adr_i_2" BEL
        "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/adr_i_1" BEL
        "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/adr_i_0" BEL
        "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/cr_i_7" BEL
        "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/cr_i_6" BEL
        "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/cr_i_5" BEL
        "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/cr_i_4" BEL
        "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/cr_i_3" BEL
        "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/cr_i_2" BEL
        "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/cr_i_1" BEL
        "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/cr_i_0" BEL
        "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/timing_param_tsusta_i_0"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/timing_param_tsusta_i_1"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/timing_param_tsusta_i_2"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/timing_param_tsusta_i_3"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/timing_param_tsusta_i_4"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/timing_param_tsusta_i_5"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/timing_param_tsusta_i_6"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/timing_param_tsusta_i_7"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/timing_param_tsusta_i_8"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/timing_param_tsusta_i_9"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/timing_param_tsudat_i_0"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/timing_param_tsudat_i_1"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/timing_param_tsudat_i_2"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/timing_param_tsudat_i_3"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/timing_param_tsudat_i_4"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/timing_param_tsudat_i_5"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/timing_param_tsudat_i_6"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/timing_param_tsudat_i_7"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/timing_param_tsudat_i_8"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/timing_param_tsudat_i_9"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/timing_param_tsusto_i_0"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/timing_param_tsusto_i_1"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/timing_param_tsusto_i_2"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/timing_param_tsusto_i_3"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/timing_param_tsusto_i_4"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/timing_param_tsusto_i_5"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/timing_param_tsusto_i_6"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/timing_param_tsusto_i_7"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/timing_param_tsusto_i_8"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/timing_param_tsusto_i_9"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/timing_param_thdsta_i_0"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/timing_param_thdsta_i_1"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/timing_param_thdsta_i_2"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/timing_param_thdsta_i_3"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/timing_param_thdsta_i_4"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/timing_param_thdsta_i_5"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/timing_param_thdsta_i_6"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/timing_param_thdsta_i_7"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/timing_param_thdsta_i_8"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/timing_param_thdsta_i_9"
        BEL "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/timing_param_tbuf_i_0"
        BEL "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/timing_param_tbuf_i_1"
        BEL "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/timing_param_tbuf_i_2"
        BEL "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/timing_param_tbuf_i_3"
        BEL "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/timing_param_tbuf_i_4"
        BEL "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/timing_param_tbuf_i_5"
        BEL "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/timing_param_tbuf_i_6"
        BEL "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/timing_param_tbuf_i_7"
        BEL "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/timing_param_tbuf_i_8"
        BEL "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/timing_param_tbuf_i_9"
        BEL "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/timing_param_thigh_i_0"
        BEL "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/timing_param_thigh_i_1"
        BEL "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/timing_param_thigh_i_2"
        BEL "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/timing_param_thigh_i_3"
        BEL "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/timing_param_thigh_i_4"
        BEL "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/timing_param_thigh_i_5"
        BEL "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/timing_param_thigh_i_6"
        BEL "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/timing_param_thigh_i_7"
        BEL "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/timing_param_thigh_i_8"
        BEL "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/timing_param_thigh_i_9"
        BEL "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/timing_param_tlow_i_0"
        BEL "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/timing_param_tlow_i_1"
        BEL "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/timing_param_tlow_i_2"
        BEL "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/timing_param_tlow_i_3"
        BEL "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/timing_param_tlow_i_4"
        BEL "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/timing_param_tlow_i_5"
        BEL "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/timing_param_tlow_i_6"
        BEL "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/timing_param_tlow_i_7"
        BEL "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/timing_param_tlow_i_8"
        BEL "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/timing_param_tlow_i_9"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/timing_param_thddat_i_0"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/timing_param_thddat_i_1"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/timing_param_thddat_i_2"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/timing_param_thddat_i_3"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/timing_param_thddat_i_4"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/timing_param_thddat_i_5"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/timing_param_thddat_i_6"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/timing_param_thddat_i_7"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/timing_param_thddat_i_8"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/timing_param_thddat_i_9"
        BEL "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/msms_d1" BEL
        "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/ro_prev_i" BEL
        "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst" BEL
        "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/IIC2Bus_IntrEvent_7" BEL
        "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/IIC2Bus_IntrEvent_6" BEL
        "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/IIC2Bus_IntrEvent_4" BEL
        "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/IIC2Bus_IntrEvent_3" BEL
        "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/IIC2Bus_IntrEvent_2" BEL
        "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/IIC2Bus_IntrEvent_1" BEL
        "axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/IIC2Bus_IntrEvent_0" BEL
        "axi_iic_0/axi_iic_0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_16"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_out_i_2"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_out_i_0"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_8"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_7"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_10"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_17"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_18"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_19"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_20"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_21"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_22"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_23"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_26"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_24"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_25"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_27"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_28"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_29"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_30"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_31"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_32"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_33"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_34"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_0"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_1"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_2"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_3"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_4"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_5"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_6"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_7"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_8"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_9"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_31"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd2"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_0"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_1"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_2"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_3"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd1"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/irpt_wrack_d1"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/ip_irpt_enable_reg_0"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/ip_irpt_enable_reg_1"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/ip_irpt_enable_reg_2"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/ip_irpt_enable_reg_3"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/ip_irpt_enable_reg_4"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/ip_irpt_enable_reg_5"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/ip_irpt_enable_reg_6"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/ip_irpt_enable_reg_7"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/ip_irpt_status_reg_0"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/ip_irpt_status_reg_1"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/ip_irpt_status_reg_2"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/ip_irpt_status_reg_3"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/ip_irpt_status_reg_4"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/ip_irpt_status_reg_5"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/ip_irpt_status_reg_6"
        BEL
        "axi_iic_0/axi_iic_0/X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/ip_irpt_status_reg_7"
        BEL "axi_iic_0/axi_iic_0/X_IIC/X_AXI_IPIF_SSP1/AXI_IP2Bus_WrAck" BEL
        "axi_iic_0/axi_iic_0/X_IIC/X_AXI_IPIF_SSP1/AXI_IP2Bus_RdAck" BEL
        "axi_iic_0/axi_iic_0/X_IIC/Tx_fifo_rd_d" BEL
        "axi_iic_0/axi_iic_0/X_IIC/Tx_fifo_wr_d" BEL
        "axi_iic_0/axi_iic_0/X_IIC/Rc_fifo_wr_d" BEL
        "axi_iic_0/axi_iic_0/X_IIC/Rc_fifo_rd_d" BEL
        "axi_rtc/axi_rtc/gpio_core_1/gpio_Data_In_1" BEL
        "axi_rtc/axi_rtc/gpio_core_1/Mshreg_gpio_Data_In_1" BEL
        "axi_rtc/axi_rtc/gpio_core_1/gpio_Data_In_0" BEL
        "axi_rtc/axi_rtc/gpio_core_1/Mshreg_gpio_Data_In_0" BEL
        "axi_rtc/axi_rtc/gpio_core_1/gpio_Data_In_2" BEL
        "axi_rtc/axi_rtc/gpio_core_1/Mshreg_gpio_Data_In_2" BEL
        "axi_rtc/axi_rtc/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_3"
        BEL
        "axi_rtc/axi_rtc/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_0"
        BEL
        "axi_rtc/axi_rtc/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_1"
        BEL
        "axi_rtc/axi_rtc/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_2"
        BEL "axi_rtc/axi_rtc/gpio_core_1/GPIO_DBus_i_31" BEL
        "axi_rtc/axi_rtc/gpio_core_1/GPIO_DBus_i_29" BEL
        "axi_rtc/axi_rtc/gpio_core_1/GPIO_DBus_i_30" BEL
        "axi_rtc/axi_rtc/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_out_i_0"
        BEL "axi_rtc/axi_rtc/bus2ip_reset" BEL
        "axi_rtc/axi_rtc/ip2bus_rdack_i_D1" BEL
        "axi_rtc/axi_rtc/ip2bus_wrack_i_D1" BEL
        "axi_rtc/axi_rtc/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rvalid_i"
        BEL
        "axi_rtc/axi_rtc/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bvalid_i"
        BEL "axi_rtc/axi_rtc/gpio_core_1/gpio_Data_Out_2" BEL
        "axi_rtc/axi_rtc/gpio_core_1/gpio_Data_Out_1" BEL
        "axi_rtc/axi_rtc/gpio_core_1/gpio_Data_Out_0" BEL
        "axi_rtc/axi_rtc/gpio_core_1/gpio_OE_2" BEL
        "axi_rtc/axi_rtc/gpio_core_1/gpio_OE_1" BEL
        "axi_rtc/axi_rtc/gpio_core_1/gpio_OE_0" BEL
        "axi_rtc/axi_rtc/gpio_core_1/iGPIO_xferAck" BEL
        "axi_rtc/axi_rtc/gpio_core_1/gpio_xferAck_Reg" BEL
        "axi_rtc/axi_rtc/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_0"
        BEL
        "axi_rtc/axi_rtc/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_1"
        BEL
        "axi_rtc/axi_rtc/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_2"
        BEL
        "axi_rtc/axi_rtc/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd2"
        BEL
        "axi_rtc/axi_rtc/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd1"
        BEL "axi_rtc/axi_rtc/ip2bus_data_i_D1_31" BEL
        "axi_rtc/axi_rtc/ip2bus_data_i_D1_30" BEL
        "axi_rtc/axi_rtc/ip2bus_data_i_D1_29" BEL
        "spi_flash/spi_flash/bus2ip_reset_int_core_2" BEL
        "spi_flash/spi_flash/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_24"
        BEL
        "spi_flash/spi_flash/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_20"
        BEL
        "spi_flash/spi_flash/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_22"
        BEL
        "spi_flash/spi_flash/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_19"
        BEL
        "spi_flash/spi_flash/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_17"
        BEL
        "spi_flash/spi_flash/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_18"
        BEL
        "spi_flash/spi_flash/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_21"
        BEL
        "spi_flash/spi_flash/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_23"
        BEL
        "spi_flash/spi_flash/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_1"
        BEL "spi_flash/spi_flash/bus2ip_reset_int_core_1" BEL
        "spi_flash/spi_flash/AXI_SPI_CORE_INTERFACE_I/CONTROL_REG_I/control_register_data_int_7_1"
        BEL
        "spi_flash/spi_flash/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Serial_Dout"
        BEL
        "spi_flash/spi_flash/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_16"
        BEL
        "spi_flash/spi_flash/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_2"
        BEL
        "spi_flash/spi_flash/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_0"
        BEL
        "spi_flash/spi_flash/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_1"
        BEL
        "spi_flash/spi_flash/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_3"
        BEL
        "spi_flash/spi_flash/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_4"
        BEL
        "spi_flash/spi_flash/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_5"
        BEL
        "spi_flash/spi_flash/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_6"
        BEL
        "spi_flash/spi_flash/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_9"
        BEL
        "spi_flash/spi_flash/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_7"
        BEL
        "spi_flash/spi_flash/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_8"
        BEL
        "spi_flash/spi_flash/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_10"
        BEL
        "spi_flash/spi_flash/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_11"
        BEL
        "spi_flash/spi_flash/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_12"
        BEL
        "spi_flash/spi_flash/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_13"
        BEL
        "spi_flash/spi_flash/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_14"
        BEL
        "spi_flash/spi_flash/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_15"
        BEL
        "spi_flash/spi_flash/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/sck_o_int"
        BEL
        "spi_flash/spi_flash/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/serial_dout_int"
        BEL "spi_flash/spi_flash/AXI_SPI_CORE_INTERFACE_I/STATUS_REG_I/modf"
        BEL
        "spi_flash/spi_flash/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/transfer_start"
        BEL
        "spi_flash/spi_flash/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/SPIXfer_done_int_pulse_d1"
        BEL "spi_flash/spi_flash/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/SCK_O"
        BEL
        "spi_flash/spi_flash/AXI_SPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/Intr2Bus_RdAck"
        BEL
        "spi_flash/spi_flash/AXI_SPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/Intr2Bus_WrAck"
        BEL
        "spi_flash/spi_flash/AXI_SPI_CORE_INTERFACE_I/SOFT_RESET_I/reset_trig"
        BEL
        "spi_flash/spi_flash/AXI_SPI_CORE_INTERFACE_I/SOFT_RESET_I/sw_rst_cond_d1"
        BEL
        "spi_flash/spi_flash/AXI_SPI_CORE_INTERFACE_I/ip2Bus_WrAck_core_reg"
        BEL
        "spi_flash/spi_flash/AXI_SPI_CORE_INTERFACE_I/ip2Bus_RdAck_intr_reg_hole"
        BEL
        "spi_flash/spi_flash/AXI_SPI_CORE_INTERFACE_I/ip2Bus_RdAck_core_reg"
        BEL
        "spi_flash/spi_flash/AXI_SPI_CORE_INTERFACE_I/ip2Bus_WrAck_intr_reg_hole"
        BEL
        "spi_flash/spi_flash/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg"
        BEL "spi_flash/spi_flash/bus2ip_reset_int_core" BEL
        "spi_flash/spi_flash/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Count_trigger"
        BEL
        "spi_flash/spi_flash/AXI_SPI_CORE_INTERFACE_I/STATUS_REG_I/register_Data_int_0"
        BEL
        "spi_flash/spi_flash/AXI_SPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/ipif_glbl_irpt_enable_reg"
        BEL
        "spi_flash/spi_flash/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/SPIXfer_done_int"
        BEL
        "spi_flash/spi_flash/AXI_SPI_CORE_INTERFACE_I/SOFT_RESET_I/RESET_FLOPS[0].RST_FLOPS"
        BEL
        "spi_flash/spi_flash/AXI_SPI_CORE_INTERFACE_I/SOFT_RESET_I/RESET_FLOPS[1].RST_FLOPS"
        BEL
        "spi_flash/spi_flash/AXI_SPI_CORE_INTERFACE_I/SOFT_RESET_I/RESET_FLOPS[2].RST_FLOPS"
        BEL
        "spi_flash/spi_flash/AXI_SPI_CORE_INTERFACE_I/SOFT_RESET_I/RESET_FLOPS[3].RST_FLOPS"
        BEL
        "spi_flash/spi_flash/AXI_SPI_CORE_INTERFACE_I/SOFT_RESET_I/RESET_FLOPS[4].RST_FLOPS"
        BEL
        "spi_flash/spi_flash/AXI_SPI_CORE_INTERFACE_I/SOFT_RESET_I/RESET_FLOPS[5].RST_FLOPS"
        BEL
        "spi_flash/spi_flash/AXI_SPI_CORE_INTERFACE_I/SOFT_RESET_I/RESET_FLOPS[6].RST_FLOPS"
        BEL
        "spi_flash/spi_flash/AXI_SPI_CORE_INTERFACE_I/SOFT_RESET_I/RESET_FLOPS[7].RST_FLOPS"
        BEL
        "spi_flash/spi_flash/AXI_SPI_CORE_INTERFACE_I/SOFT_RESET_I/FF_WRACK"
        BEL
        "spi_flash/spi_flash/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rvalid_i"
        BEL
        "spi_flash/spi_flash/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bvalid_i"
        BEL
        "spi_flash/spi_flash/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.FIFO_IF_MODULE_I/drr_Overrun_i"
        BEL
        "spi_flash/spi_flash/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.FIFO_IF_MODULE_I/rc_FIFO_Full_d1"
        BEL
        "spi_flash/spi_flash/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.FIFO_IF_MODULE_I/tx_FIFO_Occpncy_MSB_d1"
        BEL
        "spi_flash/spi_flash/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.FIFO_IF_MODULE_I/tx_FIFO_Empty_d1"
        BEL
        "spi_flash/spi_flash/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.RECEIVE_FIFO_I/Data_Exists_DFF"
        BEL
        "spi_flash/spi_flash/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.RECEIVE_FIFO_I/Addr_Counters[0].FDRE_I"
        BEL
        "spi_flash/spi_flash/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.RECEIVE_FIFO_I/Addr_Counters[1].FDRE_I"
        BEL
        "spi_flash/spi_flash/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.RECEIVE_FIFO_I/Addr_Counters[2].FDRE_I"
        BEL
        "spi_flash/spi_flash/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.RECEIVE_FIFO_I/Addr_Counters[3].FDRE_I"
        BEL
        "spi_flash/spi_flash/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.RECEIVE_FIFO_I/FIFO_RAM[0].SRL16E_I"
        BEL
        "spi_flash/spi_flash/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.RECEIVE_FIFO_I/FIFO_RAM[1].SRL16E_I"
        BEL
        "spi_flash/spi_flash/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.RECEIVE_FIFO_I/FIFO_RAM[2].SRL16E_I"
        BEL
        "spi_flash/spi_flash/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.RECEIVE_FIFO_I/FIFO_RAM[3].SRL16E_I"
        BEL
        "spi_flash/spi_flash/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.RECEIVE_FIFO_I/FIFO_RAM[4].SRL16E_I"
        BEL
        "spi_flash/spi_flash/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.RECEIVE_FIFO_I/FIFO_RAM[5].SRL16E_I"
        BEL
        "spi_flash/spi_flash/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.RECEIVE_FIFO_I/FIFO_RAM[6].SRL16E_I"
        BEL
        "spi_flash/spi_flash/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.RECEIVE_FIFO_I/FIFO_RAM[7].SRL16E_I"
        BEL
        "spi_flash/spi_flash/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.TRANSMIT_FIFO_I/Data_Exists_DFF"
        BEL
        "spi_flash/spi_flash/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.TRANSMIT_FIFO_I/Addr_Counters[0].FDRE_I"
        BEL
        "spi_flash/spi_flash/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.TRANSMIT_FIFO_I/Addr_Counters[1].FDRE_I"
        BEL
        "spi_flash/spi_flash/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.TRANSMIT_FIFO_I/Addr_Counters[2].FDRE_I"
        BEL
        "spi_flash/spi_flash/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.TRANSMIT_FIFO_I/Addr_Counters[3].FDRE_I"
        BEL
        "spi_flash/spi_flash/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.TRANSMIT_FIFO_I/FIFO_RAM[0].SRL16E_I"
        BEL
        "spi_flash/spi_flash/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.TRANSMIT_FIFO_I/FIFO_RAM[1].SRL16E_I"
        BEL
        "spi_flash/spi_flash/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.TRANSMIT_FIFO_I/FIFO_RAM[2].SRL16E_I"
        BEL
        "spi_flash/spi_flash/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.TRANSMIT_FIFO_I/FIFO_RAM[3].SRL16E_I"
        BEL
        "spi_flash/spi_flash/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.TRANSMIT_FIFO_I/FIFO_RAM[4].SRL16E_I"
        BEL
        "spi_flash/spi_flash/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.TRANSMIT_FIFO_I/FIFO_RAM[5].SRL16E_I"
        BEL
        "spi_flash/spi_flash/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.TRANSMIT_FIFO_I/FIFO_RAM[6].SRL16E_I"
        BEL
        "spi_flash/spi_flash/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.TRANSMIT_FIFO_I/FIFO_RAM[7].SRL16E_I"
        BEL
        "spi_flash/spi_flash/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/transfer_start_d1"
        BEL
        "spi_flash/spi_flash/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/SPIXfer_done_int_d1"
        BEL
        "spi_flash/spi_flash/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/SPIXfer_done_int_pulse_d2"
        BEL
        "spi_flash/spi_flash/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Count_trigger_d1"
        BEL "spi_flash/spi_flash/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/SS_O_0"
        BEL "spi_flash/spi_flash/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/sck_d1"
        BEL
        "spi_flash/spi_flash/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/SS_Asserted_1dly"
        BEL "spi_flash/spi_flash/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/sck_d2"
        BEL
        "spi_flash/spi_flash/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Shift_Reg_7"
        BEL
        "spi_flash/spi_flash/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Shift_Reg_6"
        BEL
        "spi_flash/spi_flash/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Shift_Reg_5"
        BEL
        "spi_flash/spi_flash/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Shift_Reg_4"
        BEL
        "spi_flash/spi_flash/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Shift_Reg_3"
        BEL
        "spi_flash/spi_flash/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Shift_Reg_2"
        BEL
        "spi_flash/spi_flash/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Shift_Reg_1"
        BEL
        "spi_flash/spi_flash/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Shift_Reg_0"
        BEL
        "spi_flash/spi_flash/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Count_0"
        BEL
        "spi_flash/spi_flash/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Count_1"
        BEL
        "spi_flash/spi_flash/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Count_2"
        BEL
        "spi_flash/spi_flash/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Count_3"
        BEL
        "spi_flash/spi_flash/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Count_4"
        BEL
        "spi_flash/spi_flash/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/rx_shft_reg_mode_0011_7"
        BEL
        "spi_flash/spi_flash/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/rx_shft_reg_mode_0011_6"
        BEL
        "spi_flash/spi_flash/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/rx_shft_reg_mode_0011_5"
        BEL
        "spi_flash/spi_flash/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/rx_shft_reg_mode_0011_4"
        BEL
        "spi_flash/spi_flash/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/rx_shft_reg_mode_0011_3"
        BEL
        "spi_flash/spi_flash/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/rx_shft_reg_mode_0011_2"
        BEL
        "spi_flash/spi_flash/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/rx_shft_reg_mode_0011_1"
        BEL
        "spi_flash/spi_flash/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/rx_shft_reg_mode_0011_0"
        BEL
        "spi_flash/spi_flash/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/rx_shft_reg_mode_0110_7"
        BEL
        "spi_flash/spi_flash/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/rx_shft_reg_mode_0110_6"
        BEL
        "spi_flash/spi_flash/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/rx_shft_reg_mode_0110_5"
        BEL
        "spi_flash/spi_flash/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/rx_shft_reg_mode_0110_4"
        BEL
        "spi_flash/spi_flash/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/rx_shft_reg_mode_0110_3"
        BEL
        "spi_flash/spi_flash/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/rx_shft_reg_mode_0110_2"
        BEL
        "spi_flash/spi_flash/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/rx_shft_reg_mode_0110_1"
        BEL
        "spi_flash/spi_flash/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/rx_shft_reg_mode_0110_0"
        BEL
        "spi_flash/spi_flash/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/receive_Data_int_7"
        BEL
        "spi_flash/spi_flash/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/receive_Data_int_6"
        BEL
        "spi_flash/spi_flash/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/receive_Data_int_5"
        BEL
        "spi_flash/spi_flash/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/receive_Data_int_4"
        BEL
        "spi_flash/spi_flash/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/receive_Data_int_3"
        BEL
        "spi_flash/spi_flash/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/receive_Data_int_2"
        BEL
        "spi_flash/spi_flash/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/receive_Data_int_1"
        BEL
        "spi_flash/spi_flash/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/receive_Data_int_0"
        BEL
        "spi_flash/spi_flash/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/SPI_TRISTATE_CONTROL_II"
        BEL
        "spi_flash/spi_flash/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/SPI_TRISTATE_CONTROL_III"
        BEL
        "spi_flash/spi_flash/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/SPI_TRISTATE_CONTROL_IV"
        BEL
        "spi_flash/spi_flash/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/OTHER_RATIO_GENERATE.MOSI_I_REG"
        BEL
        "spi_flash/spi_flash/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/OTHER_RATIO_GENERATE.MISO_I_REG"
        BEL
        "spi_flash/spi_flash/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Ratio_Count_3"
        BEL
        "spi_flash/spi_flash/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Ratio_Count_2"
        BEL
        "spi_flash/spi_flash/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Ratio_Count_1"
        BEL
        "spi_flash/spi_flash/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Ratio_Count_0"
        BEL
        "spi_flash/spi_flash/AXI_SPI_CORE_INTERFACE_I/CONTROL_REG_I/control_register_data_int_3"
        BEL
        "spi_flash/spi_flash/AXI_SPI_CORE_INTERFACE_I/CONTROL_REG_I/control_register_data_int_6"
        BEL
        "spi_flash/spi_flash/AXI_SPI_CORE_INTERFACE_I/CONTROL_REG_I/control_register_data_int_4"
        BEL
        "spi_flash/spi_flash/AXI_SPI_CORE_INTERFACE_I/CONTROL_REG_I/control_register_data_int_5"
        BEL
        "spi_flash/spi_flash/AXI_SPI_CORE_INTERFACE_I/CONTROL_REG_I/control_register_data_int_9"
        BEL
        "spi_flash/spi_flash/AXI_SPI_CORE_INTERFACE_I/CONTROL_REG_I/control_register_data_int_7"
        BEL
        "spi_flash/spi_flash/AXI_SPI_CORE_INTERFACE_I/CONTROL_REG_I/control_register_data_int_8"
        BEL
        "spi_flash/spi_flash/AXI_SPI_CORE_INTERFACE_I/CONTROL_REG_I/control_register_data_int_2"
        BEL
        "spi_flash/spi_flash/AXI_SPI_CORE_INTERFACE_I/CONTROL_REG_I/control_register_data_int_0"
        BEL
        "spi_flash/spi_flash/AXI_SPI_CORE_INTERFACE_I/CONTROL_REG_I/control_register_data_int_1"
        BEL
        "spi_flash/spi_flash/AXI_SPI_CORE_INTERFACE_I/CONTROL_REG_I/CONTROL_REG_78_GENERATE[7].SPI_TRISTATE_CONTROL_I"
        BEL
        "spi_flash/spi_flash/AXI_SPI_CORE_INTERFACE_I/CONTROL_REG_I/CONTROL_REG_78_GENERATE[8].SPI_TRISTATE_CONTROL_I"
        BEL
        "spi_flash/spi_flash/AXI_SPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/irpt_wrack_d1"
        BEL
        "spi_flash/spi_flash/AXI_SPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/ip_irpt_enable_reg_0"
        BEL
        "spi_flash/spi_flash/AXI_SPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/ip_irpt_enable_reg_1"
        BEL
        "spi_flash/spi_flash/AXI_SPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/ip_irpt_enable_reg_2"
        BEL
        "spi_flash/spi_flash/AXI_SPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/ip_irpt_enable_reg_3"
        BEL
        "spi_flash/spi_flash/AXI_SPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/ip_irpt_enable_reg_4"
        BEL
        "spi_flash/spi_flash/AXI_SPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/ip_irpt_enable_reg_5"
        BEL
        "spi_flash/spi_flash/AXI_SPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/ip_irpt_enable_reg_6"
        BEL
        "spi_flash/spi_flash/AXI_SPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/ip_irpt_enable_reg_7"
        BEL
        "spi_flash/spi_flash/AXI_SPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/ip_irpt_enable_reg_8"
        BEL
        "spi_flash/spi_flash/AXI_SPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/ip_irpt_status_reg_0"
        BEL
        "spi_flash/spi_flash/AXI_SPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/ip_irpt_status_reg_1"
        BEL
        "spi_flash/spi_flash/AXI_SPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/ip_irpt_status_reg_4"
        BEL
        "spi_flash/spi_flash/AXI_SPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/ip_irpt_status_reg_2"
        BEL
        "spi_flash/spi_flash/AXI_SPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/ip_irpt_status_reg_3"
        BEL
        "spi_flash/spi_flash/AXI_SPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/ip_irpt_status_reg_5"
        BEL
        "spi_flash/spi_flash/AXI_SPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/ip_irpt_status_reg_6"
        BEL
        "spi_flash/spi_flash/AXI_SPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/ip_irpt_status_reg_7"
        BEL
        "spi_flash/spi_flash/AXI_SPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/ip_irpt_status_reg_8"
        BEL
        "spi_flash/spi_flash/AXI_SPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/irpt_rdack_d1"
        BEL
        "spi_flash/spi_flash/AXI_SPI_CORE_INTERFACE_I/ip2Bus_RdAck_core_reg_d1"
        BEL
        "spi_flash/spi_flash/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.data_Exists_RcFIFO_int_d1"
        BEL
        "spi_flash/spi_flash/AXI_SPI_CORE_INTERFACE_I/ip2Bus_RdAck_intr_reg_hole_d1"
        BEL
        "spi_flash/spi_flash/AXI_SPI_CORE_INTERFACE_I/ip2Bus_WrAck_intr_reg_hole_d1"
        BEL
        "spi_flash/spi_flash/AXI_SPI_CORE_INTERFACE_I/ip2Bus_WrAck_core_reg_d1"
        BEL
        "spi_flash/spi_flash/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_0"
        BEL
        "spi_flash/spi_flash/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_1"
        BEL
        "spi_flash/spi_flash/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_2"
        BEL
        "spi_flash/spi_flash/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_3"
        BEL
        "spi_flash/spi_flash/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_4"
        BEL
        "spi_flash/spi_flash/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_5"
        BEL
        "spi_flash/spi_flash/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_6"
        BEL
        "spi_flash/spi_flash/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_7"
        BEL
        "spi_flash/spi_flash/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_8"
        BEL
        "spi_flash/spi_flash/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_9"
        BEL
        "spi_flash/spi_flash/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_31"
        BEL
        "spi_flash/spi_flash/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd2"
        BEL
        "spi_flash/spi_flash/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd1"
        BEL
        "spi_flash/spi_flash/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_0"
        BEL
        "spi_flash/spi_flash/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_1"
        BEL
        "spi_flash/spi_flash/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_2"
        BEL
        "spi_flash/spi_flash/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_3"
        BEL
        "smg_ip_0/smg_ip_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_out_i_1_1"
        BEL
        "smg_ip_0/smg_ip_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_out_i_1"
        BEL
        "smg_ip_0/smg_ip_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_out_i_0"
        BEL
        "smg_ip_0/smg_ip_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_1"
        BEL "smg_ip_0/smg_ip_0/SOFT_RESET_I/reset_trig" BEL
        "smg_ip_0/smg_ip_0/SOFT_RESET_I/sw_rst_cond_d1" BEL
        "smg_ip_0/smg_ip_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg"
        BEL "smg_ip_0/smg_ip_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst" BEL
        "smg_ip_0/smg_ip_0/SOFT_RESET_I/RESET_FLOPS[0].RST_FLOPS" BEL
        "smg_ip_0/smg_ip_0/SOFT_RESET_I/RESET_FLOPS[1].RST_FLOPS" BEL
        "smg_ip_0/smg_ip_0/SOFT_RESET_I/RESET_FLOPS[2].RST_FLOPS" BEL
        "smg_ip_0/smg_ip_0/SOFT_RESET_I/RESET_FLOPS[3].RST_FLOPS" BEL
        "smg_ip_0/smg_ip_0/SOFT_RESET_I/RESET_FLOPS[4].RST_FLOPS" BEL
        "smg_ip_0/smg_ip_0/SOFT_RESET_I/RESET_FLOPS[5].RST_FLOPS" BEL
        "smg_ip_0/smg_ip_0/SOFT_RESET_I/RESET_FLOPS[6].RST_FLOPS" BEL
        "smg_ip_0/smg_ip_0/SOFT_RESET_I/RESET_FLOPS[7].RST_FLOPS" BEL
        "smg_ip_0/smg_ip_0/SOFT_RESET_I/FF_WRACK" BEL
        "smg_ip_0/smg_ip_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rvalid_i"
        BEL
        "smg_ip_0/smg_ip_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bvalid_i"
        BEL "smg_ip_0/smg_ip_0/USER_LOGIC_I/U3/rScan_0" BEL
        "smg_ip_0/smg_ip_0/USER_LOGIC_I/U3/rScan_1" BEL
        "smg_ip_0/smg_ip_0/USER_LOGIC_I/U3/rScan_2" BEL
        "smg_ip_0/smg_ip_0/USER_LOGIC_I/U3/rScan_3" BEL
        "smg_ip_0/smg_ip_0/USER_LOGIC_I/U3/rScan_4" BEL
        "smg_ip_0/smg_ip_0/USER_LOGIC_I/U3/rScan_5" BEL
        "smg_ip_0/smg_ip_0/USER_LOGIC_I/U2/rSMG_0" BEL
        "smg_ip_0/smg_ip_0/USER_LOGIC_I/U2/rSMG_1" BEL
        "smg_ip_0/smg_ip_0/USER_LOGIC_I/U2/rSMG_2" BEL
        "smg_ip_0/smg_ip_0/USER_LOGIC_I/U2/rSMG_3" BEL
        "smg_ip_0/smg_ip_0/USER_LOGIC_I/U2/rSMG_4" BEL
        "smg_ip_0/smg_ip_0/USER_LOGIC_I/U2/rSMG_5" BEL
        "smg_ip_0/smg_ip_0/USER_LOGIC_I/U2/rSMG_6" BEL
        "smg_ip_0/smg_ip_0/USER_LOGIC_I/U1/i_0" BEL
        "smg_ip_0/smg_ip_0/USER_LOGIC_I/U1/i_1" BEL
        "smg_ip_0/smg_ip_0/USER_LOGIC_I/U1/i_2" BEL
        "smg_ip_0/smg_ip_0/USER_LOGIC_I/U1/rNumber_0" BEL
        "smg_ip_0/smg_ip_0/USER_LOGIC_I/U1/rNumber_1" BEL
        "smg_ip_0/smg_ip_0/USER_LOGIC_I/U1/rNumber_2" BEL
        "smg_ip_0/smg_ip_0/USER_LOGIC_I/U1/rNumber_3" BEL
        "smg_ip_0/smg_ip_0/USER_LOGIC_I/U1/C1_0" BEL
        "smg_ip_0/smg_ip_0/USER_LOGIC_I/U1/C1_1" BEL
        "smg_ip_0/smg_ip_0/USER_LOGIC_I/U1/C1_2" BEL
        "smg_ip_0/smg_ip_0/USER_LOGIC_I/U1/C1_3" BEL
        "smg_ip_0/smg_ip_0/USER_LOGIC_I/U1/C1_4" BEL
        "smg_ip_0/smg_ip_0/USER_LOGIC_I/U1/C1_5" BEL
        "smg_ip_0/smg_ip_0/USER_LOGIC_I/U1/C1_6" BEL
        "smg_ip_0/smg_ip_0/USER_LOGIC_I/U1/C1_7" BEL
        "smg_ip_0/smg_ip_0/USER_LOGIC_I/U1/C1_8" BEL
        "smg_ip_0/smg_ip_0/USER_LOGIC_I/U1/C1_9" BEL
        "smg_ip_0/smg_ip_0/USER_LOGIC_I/U1/C1_10" BEL
        "smg_ip_0/smg_ip_0/USER_LOGIC_I/U1/C1_11" BEL
        "smg_ip_0/smg_ip_0/USER_LOGIC_I/U1/C1_12" BEL
        "smg_ip_0/smg_ip_0/USER_LOGIC_I/U1/C1_13" BEL
        "smg_ip_0/smg_ip_0/USER_LOGIC_I/U1/C1_14" BEL
        "smg_ip_0/smg_ip_0/USER_LOGIC_I/U1/C1_15" BEL
        "smg_ip_0/smg_ip_0/USER_LOGIC_I/slv_reg0_30" BEL
        "smg_ip_0/smg_ip_0/USER_LOGIC_I/slv_reg0_27" BEL
        "smg_ip_0/smg_ip_0/USER_LOGIC_I/slv_reg0_29" BEL
        "smg_ip_0/smg_ip_0/USER_LOGIC_I/slv_reg0_28" BEL
        "smg_ip_0/smg_ip_0/USER_LOGIC_I/slv_reg0_24" BEL
        "smg_ip_0/smg_ip_0/USER_LOGIC_I/slv_reg0_26" BEL
        "smg_ip_0/smg_ip_0/USER_LOGIC_I/slv_reg0_25" BEL
        "smg_ip_0/smg_ip_0/USER_LOGIC_I/slv_reg0_31" BEL
        "smg_ip_0/smg_ip_0/USER_LOGIC_I/slv_reg0_0" BEL
        "smg_ip_0/smg_ip_0/USER_LOGIC_I/slv_reg0_1" BEL
        "smg_ip_0/smg_ip_0/USER_LOGIC_I/slv_reg0_2" BEL
        "smg_ip_0/smg_ip_0/USER_LOGIC_I/slv_reg0_3" BEL
        "smg_ip_0/smg_ip_0/USER_LOGIC_I/slv_reg0_4" BEL
        "smg_ip_0/smg_ip_0/USER_LOGIC_I/slv_reg0_5" BEL
        "smg_ip_0/smg_ip_0/USER_LOGIC_I/slv_reg0_6" BEL
        "smg_ip_0/smg_ip_0/USER_LOGIC_I/slv_reg0_7" BEL
        "smg_ip_0/smg_ip_0/USER_LOGIC_I/slv_reg0_8" BEL
        "smg_ip_0/smg_ip_0/USER_LOGIC_I/slv_reg0_9" BEL
        "smg_ip_0/smg_ip_0/USER_LOGIC_I/slv_reg0_10" BEL
        "smg_ip_0/smg_ip_0/USER_LOGIC_I/slv_reg0_11" BEL
        "smg_ip_0/smg_ip_0/USER_LOGIC_I/slv_reg0_12" BEL
        "smg_ip_0/smg_ip_0/USER_LOGIC_I/slv_reg0_13" BEL
        "smg_ip_0/smg_ip_0/USER_LOGIC_I/slv_reg0_14" BEL
        "smg_ip_0/smg_ip_0/USER_LOGIC_I/slv_reg0_15" BEL
        "smg_ip_0/smg_ip_0/USER_LOGIC_I/slv_reg0_16" BEL
        "smg_ip_0/smg_ip_0/USER_LOGIC_I/slv_reg0_17" BEL
        "smg_ip_0/smg_ip_0/USER_LOGIC_I/slv_reg0_18" BEL
        "smg_ip_0/smg_ip_0/USER_LOGIC_I/slv_reg0_19" BEL
        "smg_ip_0/smg_ip_0/USER_LOGIC_I/slv_reg0_20" BEL
        "smg_ip_0/smg_ip_0/USER_LOGIC_I/slv_reg0_21" BEL
        "smg_ip_0/smg_ip_0/USER_LOGIC_I/slv_reg0_22" BEL
        "smg_ip_0/smg_ip_0/USER_LOGIC_I/slv_reg0_23" BEL
        "smg_ip_0/smg_ip_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_0"
        BEL
        "smg_ip_0/smg_ip_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_1"
        BEL
        "smg_ip_0/smg_ip_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_2"
        BEL
        "smg_ip_0/smg_ip_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_3"
        BEL
        "smg_ip_0/smg_ip_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_4"
        BEL
        "smg_ip_0/smg_ip_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_5"
        BEL
        "smg_ip_0/smg_ip_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_6"
        BEL
        "smg_ip_0/smg_ip_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_7"
        BEL
        "smg_ip_0/smg_ip_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_8"
        BEL
        "smg_ip_0/smg_ip_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_9"
        BEL
        "smg_ip_0/smg_ip_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_10"
        BEL
        "smg_ip_0/smg_ip_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_11"
        BEL
        "smg_ip_0/smg_ip_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_12"
        BEL
        "smg_ip_0/smg_ip_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_13"
        BEL
        "smg_ip_0/smg_ip_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_14"
        BEL
        "smg_ip_0/smg_ip_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_15"
        BEL
        "smg_ip_0/smg_ip_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_16"
        BEL
        "smg_ip_0/smg_ip_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_17"
        BEL
        "smg_ip_0/smg_ip_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_18"
        BEL
        "smg_ip_0/smg_ip_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_19"
        BEL
        "smg_ip_0/smg_ip_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_20"
        BEL
        "smg_ip_0/smg_ip_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_21"
        BEL
        "smg_ip_0/smg_ip_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_22"
        BEL
        "smg_ip_0/smg_ip_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_23"
        BEL
        "smg_ip_0/smg_ip_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_24"
        BEL
        "smg_ip_0/smg_ip_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_25"
        BEL
        "smg_ip_0/smg_ip_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_26"
        BEL
        "smg_ip_0/smg_ip_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_27"
        BEL
        "smg_ip_0/smg_ip_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_28"
        BEL
        "smg_ip_0/smg_ip_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_29"
        BEL
        "smg_ip_0/smg_ip_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_30"
        BEL
        "smg_ip_0/smg_ip_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_31"
        BEL
        "smg_ip_0/smg_ip_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd2"
        BEL
        "smg_ip_0/smg_ip_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_0"
        BEL
        "smg_ip_0/smg_ip_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_1"
        BEL
        "smg_ip_0/smg_ip_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_2"
        BEL
        "smg_ip_0/smg_ip_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_3"
        BEL
        "smg_ip_0/smg_ip_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd1"
        BEL "buzzer_1b/buzzer_1b/gpio_core_1/gpio_Data_In_0" BEL
        "buzzer_1b/buzzer_1b/gpio_core_1/Mshreg_gpio_Data_In_0" BEL
        "buzzer_1b/buzzer_1b/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_3"
        BEL
        "buzzer_1b/buzzer_1b/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_0"
        BEL
        "buzzer_1b/buzzer_1b/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_1"
        BEL
        "buzzer_1b/buzzer_1b/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_2"
        BEL
        "buzzer_1b/buzzer_1b/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_out_i_0"
        BEL "buzzer_1b/buzzer_1b/gpio_core_1/GPIO_DBus_i_31" BEL
        "buzzer_1b/buzzer_1b/bus2ip_reset" BEL
        "buzzer_1b/buzzer_1b/ip2bus_rdack_i_D1" BEL
        "buzzer_1b/buzzer_1b/ip2bus_wrack_i_D1" BEL
        "buzzer_1b/buzzer_1b/gpio_core_1/gpio_Data_Out_0" BEL
        "buzzer_1b/buzzer_1b/gpio_core_1/gpio_OE_0" BEL
        "buzzer_1b/buzzer_1b/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_0"
        BEL
        "buzzer_1b/buzzer_1b/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rvalid_i"
        BEL
        "buzzer_1b/buzzer_1b/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bvalid_i"
        BEL "buzzer_1b/buzzer_1b/gpio_core_1/iGPIO_xferAck" BEL
        "buzzer_1b/buzzer_1b/gpio_core_1/gpio_xferAck_Reg" BEL
        "buzzer_1b/buzzer_1b/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd2"
        BEL
        "buzzer_1b/buzzer_1b/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd1"
        BEL "buzzer_1b/buzzer_1b/ip2bus_data_i_D1_31" BEL
        "vga_ip_0/vga_ip_0/SOFT_RESET_I/reset_trig" BEL
        "vga_ip_0/vga_ip_0/SOFT_RESET_I/sw_rst_cond_d1" BEL
        "vga_ip_0/vga_ip_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg"
        BEL "vga_ip_0/vga_ip_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst" BEL
        "vga_ip_0/vga_ip_0/SOFT_RESET_I/RESET_FLOPS[0].RST_FLOPS" BEL
        "vga_ip_0/vga_ip_0/SOFT_RESET_I/RESET_FLOPS[1].RST_FLOPS" BEL
        "vga_ip_0/vga_ip_0/SOFT_RESET_I/RESET_FLOPS[2].RST_FLOPS" BEL
        "vga_ip_0/vga_ip_0/SOFT_RESET_I/RESET_FLOPS[3].RST_FLOPS" BEL
        "vga_ip_0/vga_ip_0/SOFT_RESET_I/RESET_FLOPS[4].RST_FLOPS" BEL
        "vga_ip_0/vga_ip_0/SOFT_RESET_I/RESET_FLOPS[5].RST_FLOPS" BEL
        "vga_ip_0/vga_ip_0/SOFT_RESET_I/RESET_FLOPS[6].RST_FLOPS" BEL
        "vga_ip_0/vga_ip_0/SOFT_RESET_I/RESET_FLOPS[7].RST_FLOPS" BEL
        "vga_ip_0/vga_ip_0/SOFT_RESET_I/FF_WRACK" BEL
        "vga_ip_0/vga_ip_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rvalid_i"
        BEL
        "vga_ip_0/vga_ip_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bvalid_i"
        BEL "vga_ip_0/vga_ip_0/USER_LOGIC_I/U1/vga_div_0" BEL
        "vga_ip_0/vga_ip_0/USER_LOGIC_I/U1/vga_div_1" BEL
        "vga_ip_0/vga_ip_0/USER_LOGIC_I/slv_reg1_0" BEL
        "vga_ip_0/vga_ip_0/USER_LOGIC_I/slv_reg1_1" BEL
        "vga_ip_0/vga_ip_0/USER_LOGIC_I/slv_reg1_2" BEL
        "vga_ip_0/vga_ip_0/USER_LOGIC_I/slv_reg1_3" BEL
        "vga_ip_0/vga_ip_0/USER_LOGIC_I/slv_reg1_4" BEL
        "vga_ip_0/vga_ip_0/USER_LOGIC_I/slv_reg1_5" BEL
        "vga_ip_0/vga_ip_0/USER_LOGIC_I/slv_reg1_6" BEL
        "vga_ip_0/vga_ip_0/USER_LOGIC_I/slv_reg1_7" BEL
        "vga_ip_0/vga_ip_0/USER_LOGIC_I/slv_reg1_8" BEL
        "vga_ip_0/vga_ip_0/USER_LOGIC_I/slv_reg1_9" BEL
        "vga_ip_0/vga_ip_0/USER_LOGIC_I/slv_reg1_10" BEL
        "vga_ip_0/vga_ip_0/USER_LOGIC_I/slv_reg1_11" BEL
        "vga_ip_0/vga_ip_0/USER_LOGIC_I/slv_reg1_12" BEL
        "vga_ip_0/vga_ip_0/USER_LOGIC_I/slv_reg1_13" BEL
        "vga_ip_0/vga_ip_0/USER_LOGIC_I/slv_reg1_14" BEL
        "vga_ip_0/vga_ip_0/USER_LOGIC_I/slv_reg1_15" BEL
        "vga_ip_0/vga_ip_0/USER_LOGIC_I/slv_reg1_16" BEL
        "vga_ip_0/vga_ip_0/USER_LOGIC_I/slv_reg1_17" BEL
        "vga_ip_0/vga_ip_0/USER_LOGIC_I/slv_reg1_18" BEL
        "vga_ip_0/vga_ip_0/USER_LOGIC_I/slv_reg1_19" BEL
        "vga_ip_0/vga_ip_0/USER_LOGIC_I/slv_reg1_20" BEL
        "vga_ip_0/vga_ip_0/USER_LOGIC_I/slv_reg1_21" BEL
        "vga_ip_0/vga_ip_0/USER_LOGIC_I/slv_reg1_22" BEL
        "vga_ip_0/vga_ip_0/USER_LOGIC_I/slv_reg1_23" BEL
        "vga_ip_0/vga_ip_0/USER_LOGIC_I/slv_reg1_24" BEL
        "vga_ip_0/vga_ip_0/USER_LOGIC_I/slv_reg1_25" BEL
        "vga_ip_0/vga_ip_0/USER_LOGIC_I/slv_reg1_26" BEL
        "vga_ip_0/vga_ip_0/USER_LOGIC_I/slv_reg1_27" BEL
        "vga_ip_0/vga_ip_0/USER_LOGIC_I/slv_reg1_28" BEL
        "vga_ip_0/vga_ip_0/USER_LOGIC_I/slv_reg1_29" BEL
        "vga_ip_0/vga_ip_0/USER_LOGIC_I/slv_reg1_30" BEL
        "vga_ip_0/vga_ip_0/USER_LOGIC_I/slv_reg1_31" BEL
        "vga_ip_0/vga_ip_0/USER_LOGIC_I/slv_reg0_0" BEL
        "vga_ip_0/vga_ip_0/USER_LOGIC_I/slv_reg0_1" BEL
        "vga_ip_0/vga_ip_0/USER_LOGIC_I/slv_reg0_2" BEL
        "vga_ip_0/vga_ip_0/USER_LOGIC_I/slv_reg0_3" BEL
        "vga_ip_0/vga_ip_0/USER_LOGIC_I/slv_reg0_4" BEL
        "vga_ip_0/vga_ip_0/USER_LOGIC_I/slv_reg0_5" BEL
        "vga_ip_0/vga_ip_0/USER_LOGIC_I/slv_reg0_6" BEL
        "vga_ip_0/vga_ip_0/USER_LOGIC_I/slv_reg0_7" BEL
        "vga_ip_0/vga_ip_0/USER_LOGIC_I/slv_reg0_8" BEL
        "vga_ip_0/vga_ip_0/USER_LOGIC_I/slv_reg0_9" BEL
        "vga_ip_0/vga_ip_0/USER_LOGIC_I/slv_reg0_10" BEL
        "vga_ip_0/vga_ip_0/USER_LOGIC_I/slv_reg0_11" BEL
        "vga_ip_0/vga_ip_0/USER_LOGIC_I/slv_reg0_12" BEL
        "vga_ip_0/vga_ip_0/USER_LOGIC_I/slv_reg0_13" BEL
        "vga_ip_0/vga_ip_0/USER_LOGIC_I/slv_reg0_14" BEL
        "vga_ip_0/vga_ip_0/USER_LOGIC_I/slv_reg0_15" BEL
        "vga_ip_0/vga_ip_0/USER_LOGIC_I/slv_reg0_16" BEL
        "vga_ip_0/vga_ip_0/USER_LOGIC_I/slv_reg0_17" BEL
        "vga_ip_0/vga_ip_0/USER_LOGIC_I/slv_reg0_18" BEL
        "vga_ip_0/vga_ip_0/USER_LOGIC_I/slv_reg0_19" BEL
        "vga_ip_0/vga_ip_0/USER_LOGIC_I/slv_reg0_20" BEL
        "vga_ip_0/vga_ip_0/USER_LOGIC_I/slv_reg0_21" BEL
        "vga_ip_0/vga_ip_0/USER_LOGIC_I/slv_reg0_22" BEL
        "vga_ip_0/vga_ip_0/USER_LOGIC_I/slv_reg0_23" BEL
        "vga_ip_0/vga_ip_0/USER_LOGIC_I/slv_reg0_24" BEL
        "vga_ip_0/vga_ip_0/USER_LOGIC_I/slv_reg0_25" BEL
        "vga_ip_0/vga_ip_0/USER_LOGIC_I/slv_reg0_26" BEL
        "vga_ip_0/vga_ip_0/USER_LOGIC_I/slv_reg0_27" BEL
        "vga_ip_0/vga_ip_0/USER_LOGIC_I/slv_reg0_28" BEL
        "vga_ip_0/vga_ip_0/USER_LOGIC_I/slv_reg0_29" BEL
        "vga_ip_0/vga_ip_0/USER_LOGIC_I/slv_reg0_30" BEL
        "vga_ip_0/vga_ip_0/USER_LOGIC_I/slv_reg0_31" BEL
        "vga_ip_0/vga_ip_0/USER_LOGIC_I/slv_reg2_0" BEL
        "vga_ip_0/vga_ip_0/USER_LOGIC_I/slv_reg2_1" BEL
        "vga_ip_0/vga_ip_0/USER_LOGIC_I/slv_reg2_2" BEL
        "vga_ip_0/vga_ip_0/USER_LOGIC_I/slv_reg2_3" BEL
        "vga_ip_0/vga_ip_0/USER_LOGIC_I/slv_reg2_4" BEL
        "vga_ip_0/vga_ip_0/USER_LOGIC_I/slv_reg2_5" BEL
        "vga_ip_0/vga_ip_0/USER_LOGIC_I/slv_reg2_6" BEL
        "vga_ip_0/vga_ip_0/USER_LOGIC_I/slv_reg2_7" BEL
        "vga_ip_0/vga_ip_0/USER_LOGIC_I/slv_reg2_8" BEL
        "vga_ip_0/vga_ip_0/USER_LOGIC_I/slv_reg2_9" BEL
        "vga_ip_0/vga_ip_0/USER_LOGIC_I/slv_reg2_10" BEL
        "vga_ip_0/vga_ip_0/USER_LOGIC_I/slv_reg2_11" BEL
        "vga_ip_0/vga_ip_0/USER_LOGIC_I/slv_reg2_12" BEL
        "vga_ip_0/vga_ip_0/USER_LOGIC_I/slv_reg2_13" BEL
        "vga_ip_0/vga_ip_0/USER_LOGIC_I/slv_reg2_14" BEL
        "vga_ip_0/vga_ip_0/USER_LOGIC_I/slv_reg2_15" BEL
        "vga_ip_0/vga_ip_0/USER_LOGIC_I/slv_reg2_16" BEL
        "vga_ip_0/vga_ip_0/USER_LOGIC_I/slv_reg2_17" BEL
        "vga_ip_0/vga_ip_0/USER_LOGIC_I/slv_reg2_18" BEL
        "vga_ip_0/vga_ip_0/USER_LOGIC_I/slv_reg2_19" BEL
        "vga_ip_0/vga_ip_0/USER_LOGIC_I/slv_reg2_20" BEL
        "vga_ip_0/vga_ip_0/USER_LOGIC_I/slv_reg2_21" BEL
        "vga_ip_0/vga_ip_0/USER_LOGIC_I/slv_reg2_22" BEL
        "vga_ip_0/vga_ip_0/USER_LOGIC_I/slv_reg2_23" BEL
        "vga_ip_0/vga_ip_0/USER_LOGIC_I/slv_reg2_24" BEL
        "vga_ip_0/vga_ip_0/USER_LOGIC_I/slv_reg2_25" BEL
        "vga_ip_0/vga_ip_0/USER_LOGIC_I/slv_reg2_26" BEL
        "vga_ip_0/vga_ip_0/USER_LOGIC_I/slv_reg2_27" BEL
        "vga_ip_0/vga_ip_0/USER_LOGIC_I/slv_reg2_28" BEL
        "vga_ip_0/vga_ip_0/USER_LOGIC_I/slv_reg2_29" BEL
        "vga_ip_0/vga_ip_0/USER_LOGIC_I/slv_reg2_30" BEL
        "vga_ip_0/vga_ip_0/USER_LOGIC_I/slv_reg2_31" BEL
        "vga_ip_0/vga_ip_0/USER_LOGIC_I/slv_reg3_0" BEL
        "vga_ip_0/vga_ip_0/USER_LOGIC_I/slv_reg3_1" BEL
        "vga_ip_0/vga_ip_0/USER_LOGIC_I/slv_reg3_2" BEL
        "vga_ip_0/vga_ip_0/USER_LOGIC_I/slv_reg3_3" BEL
        "vga_ip_0/vga_ip_0/USER_LOGIC_I/slv_reg3_4" BEL
        "vga_ip_0/vga_ip_0/USER_LOGIC_I/slv_reg3_5" BEL
        "vga_ip_0/vga_ip_0/USER_LOGIC_I/slv_reg3_6" BEL
        "vga_ip_0/vga_ip_0/USER_LOGIC_I/slv_reg3_7" BEL
        "vga_ip_0/vga_ip_0/USER_LOGIC_I/slv_reg3_8" BEL
        "vga_ip_0/vga_ip_0/USER_LOGIC_I/slv_reg3_9" BEL
        "vga_ip_0/vga_ip_0/USER_LOGIC_I/slv_reg3_10" BEL
        "vga_ip_0/vga_ip_0/USER_LOGIC_I/slv_reg3_11" BEL
        "vga_ip_0/vga_ip_0/USER_LOGIC_I/slv_reg3_12" BEL
        "vga_ip_0/vga_ip_0/USER_LOGIC_I/slv_reg3_13" BEL
        "vga_ip_0/vga_ip_0/USER_LOGIC_I/slv_reg3_14" BEL
        "vga_ip_0/vga_ip_0/USER_LOGIC_I/slv_reg3_15" BEL
        "vga_ip_0/vga_ip_0/USER_LOGIC_I/slv_reg3_16" BEL
        "vga_ip_0/vga_ip_0/USER_LOGIC_I/slv_reg3_17" BEL
        "vga_ip_0/vga_ip_0/USER_LOGIC_I/slv_reg3_18" BEL
        "vga_ip_0/vga_ip_0/USER_LOGIC_I/slv_reg3_19" BEL
        "vga_ip_0/vga_ip_0/USER_LOGIC_I/slv_reg3_20" BEL
        "vga_ip_0/vga_ip_0/USER_LOGIC_I/slv_reg3_21" BEL
        "vga_ip_0/vga_ip_0/USER_LOGIC_I/slv_reg3_22" BEL
        "vga_ip_0/vga_ip_0/USER_LOGIC_I/slv_reg3_23" BEL
        "vga_ip_0/vga_ip_0/USER_LOGIC_I/slv_reg3_24" BEL
        "vga_ip_0/vga_ip_0/USER_LOGIC_I/slv_reg3_25" BEL
        "vga_ip_0/vga_ip_0/USER_LOGIC_I/slv_reg3_26" BEL
        "vga_ip_0/vga_ip_0/USER_LOGIC_I/slv_reg3_27" BEL
        "vga_ip_0/vga_ip_0/USER_LOGIC_I/slv_reg3_28" BEL
        "vga_ip_0/vga_ip_0/USER_LOGIC_I/slv_reg3_29" BEL
        "vga_ip_0/vga_ip_0/USER_LOGIC_I/slv_reg3_30" BEL
        "vga_ip_0/vga_ip_0/USER_LOGIC_I/slv_reg3_31" BEL
        "vga_ip_0/vga_ip_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_0"
        BEL
        "vga_ip_0/vga_ip_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_out_i_1"
        BEL
        "vga_ip_0/vga_ip_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_3"
        BEL
        "vga_ip_0/vga_ip_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_1"
        BEL
        "vga_ip_0/vga_ip_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_2"
        BEL
        "vga_ip_0/vga_ip_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_4"
        BEL
        "vga_ip_0/vga_ip_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_0"
        BEL
        "vga_ip_0/vga_ip_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_1"
        BEL
        "vga_ip_0/vga_ip_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_2"
        BEL
        "vga_ip_0/vga_ip_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_3"
        BEL
        "vga_ip_0/vga_ip_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_4"
        BEL
        "vga_ip_0/vga_ip_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_5"
        BEL
        "vga_ip_0/vga_ip_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_6"
        BEL
        "vga_ip_0/vga_ip_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_7"
        BEL
        "vga_ip_0/vga_ip_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_8"
        BEL
        "vga_ip_0/vga_ip_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_9"
        BEL
        "vga_ip_0/vga_ip_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_10"
        BEL
        "vga_ip_0/vga_ip_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_11"
        BEL
        "vga_ip_0/vga_ip_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_12"
        BEL
        "vga_ip_0/vga_ip_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_13"
        BEL
        "vga_ip_0/vga_ip_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_14"
        BEL
        "vga_ip_0/vga_ip_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_15"
        BEL
        "vga_ip_0/vga_ip_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_16"
        BEL
        "vga_ip_0/vga_ip_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_17"
        BEL
        "vga_ip_0/vga_ip_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_18"
        BEL
        "vga_ip_0/vga_ip_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_19"
        BEL
        "vga_ip_0/vga_ip_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_20"
        BEL
        "vga_ip_0/vga_ip_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_21"
        BEL
        "vga_ip_0/vga_ip_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_22"
        BEL
        "vga_ip_0/vga_ip_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_23"
        BEL
        "vga_ip_0/vga_ip_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_24"
        BEL
        "vga_ip_0/vga_ip_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_25"
        BEL
        "vga_ip_0/vga_ip_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_26"
        BEL
        "vga_ip_0/vga_ip_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_27"
        BEL
        "vga_ip_0/vga_ip_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_28"
        BEL
        "vga_ip_0/vga_ip_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_29"
        BEL
        "vga_ip_0/vga_ip_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_30"
        BEL
        "vga_ip_0/vga_ip_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_31"
        BEL
        "vga_ip_0/vga_ip_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd2"
        BEL
        "vga_ip_0/vga_ip_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_0"
        BEL
        "vga_ip_0/vga_ip_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_1"
        BEL
        "vga_ip_0/vga_ip_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_2"
        BEL
        "vga_ip_0/vga_ip_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_3"
        BEL
        "vga_ip_0/vga_ip_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMA_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMA"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMB_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMB"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMC_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMC"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMD_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMD"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMA_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMA"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMB_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMB"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMC_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMC"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMD_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMD"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMA_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMA"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMB_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMB"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMC_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMC"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMD_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMD"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMA_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMA"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMB_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMB"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMC_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMC"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMD_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMD"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMA_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMA"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMB_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMB"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMC_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMC"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMD_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMD"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMA_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMA"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMB_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMB"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMC_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMC"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMD_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMD"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMA_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMA"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMB_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMB"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMC_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMC"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMD_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMD"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMA_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMA"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMB_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMB"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMC_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMC"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMD_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMD"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMA_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMA"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMB_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMB"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMC_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMC"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMD_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMD"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMA_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMA"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMB_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMB"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMC_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMC"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMD_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMD"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMA_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMA"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMB_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMB"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMC_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMC"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMD_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMD"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMA_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMA"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMB_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMB"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMC_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMC"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMD_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMD"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMA_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMA"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMB_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMB"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMC_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMC"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMD_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMD"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMA_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMA"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMB_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMB"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMC_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMC"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMD_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMD"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMA_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMA"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMB_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMB"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMC_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMC"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMD_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMD"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMA_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMA"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMB_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMB"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMC_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMC"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMD_D1"
        BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMD";
PIN
        clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst_pins<2>
        = BEL
        "clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst"
        PINNAME CLKIN1;
PIN
        chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18_pins<29>
        = BEL
        "chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18"
        PINNAME CLKB;
PIN
        chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B9KGT0.u_ramb9/U_RAMB9_pins<27>
        = BEL
        "chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B9KGT0.u_ramb9/U_RAMB9"
        PINNAME CLKBRDCLK;
TIMEGRP sys_clk_pin = BEL "CLK_P_BUFGP/BUFG" PIN
        "clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst_pins<2>"
        PIN
        "chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18_pins<29>"
        PIN
        "chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B9KGT0.u_ramb9/U_RAMB9_pins<27>"
        BEL
        "chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT0"
        BEL
        "chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT1"
        BEL
        "chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0"
        BEL
        "chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT1"
        BEL
        "chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_RST/U_POR"
        BEL
        "chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_RISING"
        BEL
        "chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT1"
        BEL
        "chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT0"
        BEL
        "chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_OREG.I_YES_OREG.U_OREG"
        BEL
        "chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_OREG.I_YES_OREG.U_OREG"
        BEL
        "chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_OREG.I_YES_OREG.U_OREG"
        BEL
        "chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[3].U_M/U_MU/I_OREG.I_YES_OREG.U_OREG"
        BEL
        "chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[3].U_M/U_MU/I_MUT_GAND.U_match/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_INPUT_REG_NE0.G_GAND_DLY[0].U_GAND_IREG"
        BEL
        "chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GAND.U_match/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_INPUT_REG_NE0.G_GAND_DLY[0].U_GAND_IREG"
        BEL
        "chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GAND.U_match/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_INPUT_REG_NE0.G_GAND_DLY[0].U_GAND_IREG"
        BEL
        "chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GAND.U_match/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_INPUT_REG_NE0.G_GAND_DLY[0].U_GAND_IREG"
        BEL
        "chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_TQ0.G_TW[0].U_TQ"
        BEL
        "chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_TQ1.G_TW[0].U_TQ"
        BEL
        "chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_TQ2.G_TW[0].U_TQ"
        BEL
        "chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_TQ3.G_TW[0].U_TQ"
        BEL
        "chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_ARM"
        BEL
        "chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_TRIGGER"
        BEL
        "chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_FULL"
        BEL
        "chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_ECR"
        BEL
        "chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[11].U_FDRE"
        BEL
        "chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[10].U_FDRE"
        BEL
        "chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[9].U_FDRE"
        BEL
        "chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[8].U_FDRE"
        BEL
        "chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[7].U_FDRE"
        BEL
        "chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[6].U_FDRE"
        BEL
        "chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[5].U_FDRE"
        BEL
        "chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[4].U_FDRE"
        BEL
        "chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[3].U_FDRE"
        BEL
        "chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[2].U_FDRE"
        BEL
        "chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[1].U_FDRE"
        BEL
        "chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[0].U_FDRE"
        BEL
        "chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[11].U_FDRE"
        BEL
        "chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[10].U_FDRE"
        BEL
        "chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[9].U_FDRE"
        BEL
        "chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[8].U_FDRE"
        BEL
        "chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[7].U_FDRE"
        BEL
        "chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[6].U_FDRE"
        BEL
        "chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[5].U_FDRE"
        BEL
        "chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[4].U_FDRE"
        BEL
        "chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[3].U_FDRE"
        BEL
        "chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[2].U_FDRE"
        BEL
        "chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[1].U_FDRE"
        BEL
        "chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[0].U_FDRE"
        BEL
        "chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[0].U_iCAP_ADDR"
        BEL
        "chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[0].U_CAP_ADDR"
        BEL
        "chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[1].U_iCAP_ADDR"
        BEL
        "chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[1].U_CAP_ADDR"
        BEL
        "chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[2].U_iCAP_ADDR"
        BEL
        "chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[2].U_CAP_ADDR"
        BEL
        "chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[3].U_iCAP_ADDR"
        BEL
        "chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[3].U_CAP_ADDR"
        BEL
        "chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[4].U_iCAP_ADDR"
        BEL
        "chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[4].U_CAP_ADDR"
        BEL
        "chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[5].U_iCAP_ADDR"
        BEL
        "chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[5].U_CAP_ADDR"
        BEL
        "chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[6].U_iCAP_ADDR"
        BEL
        "chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[6].U_CAP_ADDR"
        BEL
        "chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[7].U_iCAP_ADDR"
        BEL
        "chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[7].U_CAP_ADDR"
        BEL
        "chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[8].U_iCAP_ADDR"
        BEL
        "chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[8].U_CAP_ADDR"
        BEL
        "chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[9].U_iCAP_ADDR"
        BEL
        "chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[9].U_CAP_ADDR"
        BEL
        "chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[10].U_iCAP_ADDR"
        BEL
        "chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[10].U_CAP_ADDR"
        BEL
        "chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[11].U_iCAP_ADDR"
        BEL
        "chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[11].U_CAP_ADDR"
        BEL
        "chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_HCMP_Q"
        BEL
        "chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_LCMP_Q"
        BEL
        "chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_SCNT_CMP_Q"
        BEL
        "chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_INTCAP_F.U_CAPWE0"
        BEL
        "chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_INTCAP_F.U_CAPWE1"
        BEL
        "chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_TRIG0"
        BEL
        "chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_TRIG1"
        BEL
        "chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG"
        BEL
        "chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG"
        BEL
        "chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CDONE/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG"
        BEL
        "chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT"
        BEL
        "chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_RFDRE"
        BEL
        "chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[1].U_FD"
        BEL
        "chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[2].U_FD"
        BEL
        "chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD"
        BEL
        "chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[4].U_FD"
        BEL
        "chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT"
        BEL
        "chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_RFDRE"
        BEL
        "chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_GEN_DELAY[1].U_FD"
        BEL
        "chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_GEN_DELAY[2].U_FD"
        BEL
        "chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_RST/G_RST[0].U_RST"
        BEL
        "chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_RST/G_RST[1].U_RST"
        BEL
        "chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_RST/G_RST[2].U_RST"
        BEL
        "chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_RST/G_RST[3].U_RST"
        BEL
        "chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_RST/G_RST[4].U_RST"
        BEL
        "chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_RST/G_RST[5].U_RST"
        BEL
        "chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_RST/G_RST[6].U_RST"
        BEL
        "chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_RST/G_RST[7].U_RST"
        BEL
        "chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL2"
        BEL
        "chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL3"
        BEL
        "chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_CR"
        BEL
        "chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[11].U_NSQ"
        BEL
        "chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[10].U_NSQ"
        BEL
        "chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[9].U_NSQ"
        BEL
        "chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[8].U_NSQ"
        BEL
        "chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[7].U_NSQ"
        BEL
        "chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[6].U_NSQ"
        BEL
        "chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[5].U_NSQ"
        BEL
        "chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[4].U_NSQ"
        BEL
        "chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[3].U_NSQ"
        BEL
        "chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[2].U_NSQ"
        BEL
        "chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[1].U_NSQ"
        BEL
        "chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[0].U_NSQ"
        BEL
        "chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_STATE1"
        BEL
        "chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_STATE0"
        BEL
        "chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_GEN_DELAY[1].U_FD"
        BEL
        "chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_RFDRE"
        BEL
        "chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT"
        BEL
        "chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[0].I_SRLT_NE_0.FF"
        BEL
        "chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[1].I_SRLT_NE_0.FF"
        BEL
        "chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[2].I_SRLT_NE_0.FF"
        BEL
        "chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[3].I_SRLT_NE_0.FF"
        BEL
        "chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_TRIG_OUT.U_TRIGOUT_FDR"
        BEL
        "chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_TRIG_OUT.U_TRIGOUT_FDRE"
        BEL
        "chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR"
        BEL
        "chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[3].U_M/I_MC_NO.U_NO_MC_REG"
        BEL
        "chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/I_MC_NO.U_NO_MC_REG"
        BEL
        "chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/I_MC_NO.U_NO_MC_REG"
        BEL
        "chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/I_MC_NO.U_NO_MC_REG"
        BEL
        "chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_CAP_DLY"
        BEL
        "chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_NEQ2.U_TC_EQUATION/I_SRLT_NE_1.I_NMU_1_TO_4.U_TRIGQ"
        BEL
        "chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_STORAGE_QUAL/I_SRLT_NE_1.I_NMU_1_TO_4.U_TRIGQ"
        BEL
        "chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_STORAGE_QUAL/I_SRLT_NE_1.I_NMU_1_TO_4.U_TCL/I_OUTREG.U_DOUT"
        BEL
        "chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_NEQ2.U_TC_EQUATION/I_SRLT_NE_1.I_NMU_1_TO_4.U_TCL/I_OUTREG.U_DOUT"
        BEL
        "chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[3].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[2].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[1].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[0].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GAND.U_match/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.I_USE_OUTPUT_REG_NE0.U_OREG"
        BEL
        "chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GAND.U_match/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.I_USE_OUTPUT_REG_NE0.U_OREG"
        BEL
        "chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GAND.U_match/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.I_USE_OUTPUT_REG_NE0.U_OREG"
        BEL
        "chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[3].U_M/U_MU/I_MUT_GAND.U_match/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.I_USE_OUTPUT_REG_NE0.U_OREG";
TIMEGRP D_CLK = PIN
        "clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst_pins<2>"
        PIN
        "chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18_pins<29>"
        PIN
        "chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B9KGT0.u_ramb9/U_RAMB9_pins<27>"
        BEL
        "chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT0"
        BEL
        "chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT1"
        BEL
        "chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0"
        BEL
        "chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT1"
        BEL
        "chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_RST/U_POR"
        BEL
        "chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_RISING"
        BEL
        "chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT1"
        BEL
        "chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT0"
        BEL
        "chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_OREG.I_YES_OREG.U_OREG"
        BEL
        "chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_OREG.I_YES_OREG.U_OREG"
        BEL
        "chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_OREG.I_YES_OREG.U_OREG"
        BEL
        "chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[3].U_M/U_MU/I_OREG.I_YES_OREG.U_OREG"
        BEL
        "chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[3].U_M/U_MU/I_MUT_GAND.U_match/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_INPUT_REG_NE0.G_GAND_DLY[0].U_GAND_IREG"
        BEL
        "chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GAND.U_match/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_INPUT_REG_NE0.G_GAND_DLY[0].U_GAND_IREG"
        BEL
        "chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GAND.U_match/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_INPUT_REG_NE0.G_GAND_DLY[0].U_GAND_IREG"
        BEL
        "chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GAND.U_match/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_INPUT_REG_NE0.G_GAND_DLY[0].U_GAND_IREG"
        BEL
        "chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_TQ0.G_TW[0].U_TQ"
        BEL
        "chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_TQ1.G_TW[0].U_TQ"
        BEL
        "chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_TQ2.G_TW[0].U_TQ"
        BEL
        "chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_TQ3.G_TW[0].U_TQ"
        BEL
        "chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_ARM"
        BEL
        "chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_TRIGGER"
        BEL
        "chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_FULL"
        BEL
        "chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_ECR"
        BEL
        "chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[11].U_FDRE"
        BEL
        "chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[10].U_FDRE"
        BEL
        "chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[9].U_FDRE"
        BEL
        "chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[8].U_FDRE"
        BEL
        "chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[7].U_FDRE"
        BEL
        "chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[6].U_FDRE"
        BEL
        "chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[5].U_FDRE"
        BEL
        "chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[4].U_FDRE"
        BEL
        "chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[3].U_FDRE"
        BEL
        "chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[2].U_FDRE"
        BEL
        "chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[1].U_FDRE"
        BEL
        "chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[0].U_FDRE"
        BEL
        "chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[11].U_FDRE"
        BEL
        "chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[10].U_FDRE"
        BEL
        "chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[9].U_FDRE"
        BEL
        "chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[8].U_FDRE"
        BEL
        "chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[7].U_FDRE"
        BEL
        "chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[6].U_FDRE"
        BEL
        "chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[5].U_FDRE"
        BEL
        "chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[4].U_FDRE"
        BEL
        "chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[3].U_FDRE"
        BEL
        "chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[2].U_FDRE"
        BEL
        "chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[1].U_FDRE"
        BEL
        "chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[0].U_FDRE"
        BEL
        "chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[0].U_iCAP_ADDR"
        BEL
        "chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[0].U_CAP_ADDR"
        BEL
        "chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[1].U_iCAP_ADDR"
        BEL
        "chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[1].U_CAP_ADDR"
        BEL
        "chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[2].U_iCAP_ADDR"
        BEL
        "chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[2].U_CAP_ADDR"
        BEL
        "chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[3].U_iCAP_ADDR"
        BEL
        "chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[3].U_CAP_ADDR"
        BEL
        "chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[4].U_iCAP_ADDR"
        BEL
        "chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[4].U_CAP_ADDR"
        BEL
        "chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[5].U_iCAP_ADDR"
        BEL
        "chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[5].U_CAP_ADDR"
        BEL
        "chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[6].U_iCAP_ADDR"
        BEL
        "chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[6].U_CAP_ADDR"
        BEL
        "chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[7].U_iCAP_ADDR"
        BEL
        "chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[7].U_CAP_ADDR"
        BEL
        "chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[8].U_iCAP_ADDR"
        BEL
        "chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[8].U_CAP_ADDR"
        BEL
        "chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[9].U_iCAP_ADDR"
        BEL
        "chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[9].U_CAP_ADDR"
        BEL
        "chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[10].U_iCAP_ADDR"
        BEL
        "chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[10].U_CAP_ADDR"
        BEL
        "chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[11].U_iCAP_ADDR"
        BEL
        "chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[11].U_CAP_ADDR"
        BEL
        "chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_HCMP_Q"
        BEL
        "chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_LCMP_Q"
        BEL
        "chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_SCNT_CMP_Q"
        BEL
        "chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_INTCAP_F.U_CAPWE0"
        BEL
        "chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_INTCAP_F.U_CAPWE1"
        BEL
        "chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_TRIG0"
        BEL
        "chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_TRIG1"
        BEL
        "chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG"
        BEL
        "chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG"
        BEL
        "chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CDONE/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG"
        BEL
        "chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT"
        BEL
        "chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_RFDRE"
        BEL
        "chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[1].U_FD"
        BEL
        "chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[2].U_FD"
        BEL
        "chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD"
        BEL
        "chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[4].U_FD"
        BEL
        "chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT"
        BEL
        "chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_RFDRE"
        BEL
        "chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_GEN_DELAY[1].U_FD"
        BEL
        "chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_GEN_DELAY[2].U_FD"
        BEL
        "chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_RST/G_RST[0].U_RST"
        BEL
        "chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_RST/G_RST[1].U_RST"
        BEL
        "chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_RST/G_RST[2].U_RST"
        BEL
        "chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_RST/G_RST[3].U_RST"
        BEL
        "chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_RST/G_RST[4].U_RST"
        BEL
        "chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_RST/G_RST[5].U_RST"
        BEL
        "chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_RST/G_RST[6].U_RST"
        BEL
        "chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_RST/G_RST[7].U_RST"
        BEL
        "chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL2"
        BEL
        "chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL3"
        BEL
        "chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_CR"
        BEL
        "chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[11].U_NSQ"
        BEL
        "chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[10].U_NSQ"
        BEL
        "chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[9].U_NSQ"
        BEL
        "chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[8].U_NSQ"
        BEL
        "chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[7].U_NSQ"
        BEL
        "chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[6].U_NSQ"
        BEL
        "chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[5].U_NSQ"
        BEL
        "chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[4].U_NSQ"
        BEL
        "chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[3].U_NSQ"
        BEL
        "chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[2].U_NSQ"
        BEL
        "chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[1].U_NSQ"
        BEL
        "chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[0].U_NSQ"
        BEL
        "chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_STATE1"
        BEL
        "chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_STATE0"
        BEL
        "chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_GEN_DELAY[1].U_FD"
        BEL
        "chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_RFDRE"
        BEL
        "chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT"
        BEL
        "chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[0].I_SRLT_NE_0.FF"
        BEL
        "chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[1].I_SRLT_NE_0.FF"
        BEL
        "chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[2].I_SRLT_NE_0.FF"
        BEL
        "chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[3].I_SRLT_NE_0.FF"
        BEL
        "chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_TRIG_OUT.U_TRIGOUT_FDR"
        BEL
        "chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_TRIG_OUT.U_TRIGOUT_FDRE"
        BEL
        "chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR"
        BEL
        "chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[3].U_M/I_MC_NO.U_NO_MC_REG"
        BEL
        "chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/I_MC_NO.U_NO_MC_REG"
        BEL
        "chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/I_MC_NO.U_NO_MC_REG"
        BEL
        "chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/I_MC_NO.U_NO_MC_REG"
        BEL
        "chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_CAP_DLY"
        BEL
        "chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_NEQ2.U_TC_EQUATION/I_SRLT_NE_1.I_NMU_1_TO_4.U_TRIGQ"
        BEL
        "chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_STORAGE_QUAL/I_SRLT_NE_1.I_NMU_1_TO_4.U_TRIGQ"
        BEL
        "chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_STORAGE_QUAL/I_SRLT_NE_1.I_NMU_1_TO_4.U_TCL/I_OUTREG.U_DOUT"
        BEL
        "chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_NEQ2.U_TC_EQUATION/I_SRLT_NE_1.I_NMU_1_TO_4.U_TCL/I_OUTREG.U_DOUT"
        BEL
        "chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[3].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[2].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[1].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[0].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GAND.U_match/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.I_USE_OUTPUT_REG_NE0.U_OREG"
        BEL
        "chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GAND.U_match/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.I_USE_OUTPUT_REG_NE0.U_OREG"
        BEL
        "chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GAND.U_match/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.I_USE_OUTPUT_REG_NE0.U_OREG"
        BEL
        "chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[3].U_M/U_MU/I_MUT_GAND.U_match/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.I_USE_OUTPUT_REG_NE0.U_OREG";
TIMEGRP microblaze_0_ilmb_POR_FF_I_dst = BEL
        "microblaze_0_ilmb/microblaze_0_ilmb/POR_FF_I";
TIMEGRP microblaze_0_dlmb_POR_FF_I_dst = BEL
        "microblaze_0_dlmb/microblaze_0_dlmb/POR_FF_I";
TIMEGRP axi4lite_0_reset_resync = BEL
        "axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0"
        BEL
        "axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1"
        BEL
        "axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2";
TIMEGRP microblaze_0_Reset_dst = BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp";
TIMEGRP microblaze_0_Interrupt_dst = BEL
        "microblaze_0/microblaze_0/MicroBlaze_Core_I/external_interrupt";
TIMEGRP axi4lite_0_reset_source = FFS(*) PADS(*);
TIMEGRP "FFS" = FFS(*);
PATH TS_TIG_microblaze_0_Reset_path = FROM TIMEGRP "FFS" TO TIMEGRP
        "microblaze_0_Reset_dst";
PATH "TS_TIG_microblaze_0_Reset_path" TIG;
PATH TS_TIG_microblaze_0_Interrupt_path = FROM TIMEGRP "FFS" TO TIMEGRP
        "microblaze_0_Interrupt_dst";
PATH "TS_TIG_microblaze_0_Interrupt_path" TIG;
PATH TS_axi4lite_0_reset_resync_path = FROM TIMEGRP "axi4lite_0_reset_source"
        TO TIMEGRP "axi4lite_0_reset_resync";
PATH "TS_axi4lite_0_reset_resync_path" TIG;
PATH TS_TIG_microblaze_0_dlmb_POR_FF_I_path = FROM TIMEGRP "FFS" TO TIMEGRP
        "microblaze_0_dlmb_POR_FF_I_dst";
PATH "TS_TIG_microblaze_0_dlmb_POR_FF_I_path" TIG;
PATH TS_TIG_microblaze_0_ilmb_POR_FF_I_path = FROM TIMEGRP "FFS" TO TIMEGRP
        "microblaze_0_ilmb_POR_FF_I_dst";
PATH "TS_TIG_microblaze_0_ilmb_POR_FF_I_path" TIG;
TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 50 MHz HIGH 50%;
TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0_0 = PERIOD TIMEGRP
        "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0_0"
        TS_sys_clk_pin * 2 HIGH 50%;
SCHEMATIC END;

