Starting process: 

Configuration data saved


SCUBA, Version Diamond (64-bit) 3.13.0.56.2
Fri Nov 08 19:07:58 2024

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.

BEGIN SCUBA Module Synthesis

    Issued command   : D:\TOOL\LatticeDiamond\diamond\3.13\ispfpga\bin\nt64\scuba.exe -w -n dataram_1024x8 -lang verilog -synth synplify -bus_exp 7 -bb -arch sa5p00 -type ramdps -device LFE5U-45F -raddr_width 10 -rwidth 8 -waddr_width 10 -wwidth 8 -rnum_words 1024 -wnum_words 1024 -cascade -1 -mem_init0 
    Circuit name     : dataram_1024x8
    Module type      : RAM_DP
    Module Version   : 6.5
    Ports            : 
	Inputs       : WrAddress[9:0], RdAddress[9:0], Data[7:0], WE, RdClock, RdClockEn, Reset, WrClock, WrClockEn
	Outputs      : Q[7:0]
    I/O buffer       : not inserted
    Memory file      : INIT_ALL_0s
    EDIF output      : dataram_1024x8.edn
    Verilog output   : dataram_1024x8.v
    Verilog template : dataram_1024x8_tmpl.v
    Verilog testbench: tb_dataram_1024x8_tmpl.v
    Verilog purpose  : for synthesis and simulation
    Bus notation     : big endian
    Report output    : dataram_1024x8.srp
    Estimated Resource Usage:
            EBR : 1

END   SCUBA Module Synthesis

File: dataram_1024x8.lpc created.


End process: completed successfully.


Total Warnings:  0

Total Errors:  0


