<testsuites name="results">
  <testsuite name="all" package="all">
    <property name="random_seed" value="1764858719" />
    <testcase name="test_main_core_full_flow" classname="test_main_core" file="/home/phiph/Repositories/ICDesignVerilog/cocotb_sim/test_main_core.py" lineno="254" time="1.7185630798339844" sim_time_ns="500300.0" ratio_time="291115.2961858867" />
  </testsuite>
</testsuites>