Protel Design System Design Rule Check
PCB File : C:\Users\SVT\Documents\AltiumProjects\SteeringWheelSTMF0\SteeringWheelSTMF0.PcbDoc
Date     : 8/11/2019
Time     : 4:56:29 PM

Processing Rule : Clearance Constraint (Gap=0.2mm) (All),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=0.25mm) (Max=0.5mm) (Preferred=0.5mm) (InNetClass('Power'))
Rule Violations :0

Processing Rule : Width Constraint (Min=0.254mm) (Max=0.254mm) (Preferred=0.254mm) (All)
Rule Violations :0

Processing Rule : SMD Neck-Down Constraint (Percent=100%) (All)
Rule Violations :0

Processing Rule : SMD Entry (Side = Allowed) (Corner = Allowed) (Any Angle = Allowed) (Ignore First Corner = Allowed)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=0.508mm) (Conductor Width=0.254mm) (Air Gap=0.254mm) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=0.025mm) (Max=2.54mm) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=0.04mm) (All),(All)
Rule Violations :0

Processing Rule : Silk To Solder Mask (Clearance=0.1mm) (IsPad),(All)
Rule Violations :0

Processing Rule : Silk to Silk (Clearance=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Net Antennae (Tolerance=0mm) (All)
Rule Violations :0

Processing Rule : Room Connector (Bounding Region = (25.5mm, 25.3mm, 53.659mm, 46.4mm) (InComponentClass('Connector'))
Rule Violations :0

Processing Rule : Room Microcontroller (Bounding Region = (25.5mm, 39.4mm, 60mm, 70.4mm) (InComponentClass('Microcontroller'))
Rule Violations :0

Processing Rule : Room PowerSupply (Bounding Region = (49.4mm, 55.55mm, 75mm, 74.2mm) (InComponentClass('PowerSupply'))
Rule Violations :0

Processing Rule : Room CAN (Bounding Region = (50.4mm, 25.7mm, 75.2mm, 65.4mm) (InComponentClass('CAN'))
Rule Violations :0

Processing Rule : Height Constraint (Min=0mm) (Max=25.4mm) (Prefered=12.7mm) (All)
Rule Violations :0

Waived Violations Of Rule : Hole To Hole Clearance (Gap=0.254mm) (All),(All)
   Waived Violation between Hole To Hole Clearance Constraint: (Collision < 0.254mm) Between Pad J1-1(36mm,12mm) on Multi-Layer And Via (36mm,12mm) from Top Layer to Bottom Layer Pad/Via Touching HolesWaived by Andrew Pobrica at 8/10/2019 6:41:18 PM
   Waived Violation between Hole To Hole Clearance Constraint: (Collision < 0.254mm) Between Pad J1-2(38.5mm,9.5mm) on Multi-Layer And Via (38.5mm,9.5mm) from Top Layer to Bottom Layer Pad/Via Touching HolesWaived by Andrew Pobrica at 8/10/2019 6:41:10 PM
   Waived Violation between Hole To Hole Clearance Constraint: (Collision < 0.254mm) Between Pad J1-3(41mm,12mm) on Multi-Layer And Via (41mm,12mm) from Top Layer to Bottom Layer Pad/Via Touching HolesWaived by Andrew Pobrica at 8/10/2019 6:41:32 PM
   Waived Violation between Hole To Hole Clearance Constraint: (Collision < 0.254mm) Between Pad J1-4(38.5mm,14.5mm) on Multi-Layer And Via (38.5mm,14.5mm) from Top Layer to Bottom Layer Pad/Via Touching HolesWaived by Andrew Pobrica at 8/10/2019 6:41:38 PM
   Waived Violation between Hole To Hole Clearance Constraint: (Collision < 0.254mm) Between Pad J1-5(38.5mm,12mm) on Multi-Layer And Via (38.5mm,12mm) from Top Layer to Bottom Layer Pad/Via Touching HolesWaived by Andrew Pobrica at 8/10/2019 6:41:25 PM
Waived Violations :5


Violations Detected : 0
Waived Violations : 5
Time Elapsed        : 00:00:00