cd common/sim
do multiplier.do
# ** Error: (vlib-35) Failed to create directory "../tbs/divisorUnit/work".
# No such file or directory. (errno = ENOENT)
# Error in macro ./multiplier.do line 1
# ** Error: (vlib-35) Failed to create directory "../tbs/divisorUnit/work".
# No such file or directory. (errno = ENOENT)
#     while executing
# "error [FixExecError $msg]"
#     (procedure "vlib" line 7)
#     invoked from within
# "vlib ../tbs/divisorUnit/work"
cd ..
do multiplier.do
# Cannot open macro file: multiplier.do
do sim/multiplier.do
# ** Error: (vlib-35) Failed to create directory "../tbs/multplierUnit/work".
# No such file or directory. (errno = ENOENT)
# Error in macro ./sim/multiplier.do line 1
# ** Error: (vlib-35) Failed to create directory "../tbs/multplierUnit/work".
# No such file or directory. (errno = ENOENT)
#     while executing
# "error [FixExecError $msg]"
#     (procedure "vlib" line 7)
#     invoked from within
# "vlib ../tbs/multplierUnit/work"
do sim/multiplier.do
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:18:38 on Aug 26,2019
# vlog -reportprogress 300 -work ../tbs/multiplierUnit/work ../src/components/adder.sv ../src/components/carrySaveAdder.sv ../src/components/comparator.sv ../src/components/divOvfDetectBlock.sv ../src/components/divZeroDetect.sv ../src/components/fullAdder.sv ../src/components/kernelLogic.sv ../src/components/mux2to1.sv ../src/components/mux4to1.sv ../src/components/register.sv ../src/components/shiftRegister.sv ../src/components/syncCounter.sv 
# -- Compiling module adder
# -- Compiling module carrySaveAdder
# -- Compiling module comparator
# -- Compiling module divOvfDetectBlock
# -- Compiling module divZeroDetect
# -- Compiling module fullAdder
# -- Compiling module kernelLogic
# -- Compiling module mux2to1
# -- Compiling module mux4to1
# -- Compiling module register
# -- Compiling module shiftRegister
# -- Compiling module syncCounter
# 
# Top level modules:
# 	adder
# 	carrySaveAdder
# 	comparator
# 	divOvfDetectBlock
# 	divZeroDetect
# 	kernelLogic
# 	mux2to1
# 	mux4to1
# 	register
# 	shiftRegister
# 	syncCounter
# End time: 11:18:38 on Aug 26,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:18:38 on Aug 26,2019
# vlog -reportprogress 300 -work ../tbs/multiplierUnit/work ../src/MultiplierUnit.sv 
# -- Compiling module DivisorUnit
# ** Error: (vlog-13069) ../src/MultiplierUnit.sv(131): near "endcase": syntax error, unexpected endcase.
# End time: 11:18:38 on Aug 26,2019, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: /home/clmcasino/intel_lite/18.1/modelsim_ase/linuxaloem/vlog failed.
# Error in macro ./sim/multiplier.do line 4
# /home/clmcasino/intel_lite/18.1/modelsim_ase/linuxaloem/vlog failed.
#     while executing
# "vlog -work ../tbs/multiplierUnit/work ../src/MultiplierUnit.sv"
do sim/multiplier.do
# ** Warning: (vlib-34) Library already exists at "../tbs/multiplierUnit/work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:19:53 on Aug 26,2019
# vlog -reportprogress 300 -work ../tbs/multiplierUnit/work ../src/components/adder.sv ../src/components/carrySaveAdder.sv ../src/components/comparator.sv ../src/components/divOvfDetectBlock.sv ../src/components/divZeroDetect.sv ../src/components/fullAdder.sv ../src/components/kernelLogic.sv ../src/components/mux2to1.sv ../src/components/mux4to1.sv ../src/components/register.sv ../src/components/shiftRegister.sv ../src/components/syncCounter.sv 
# -- Compiling module adder
# -- Compiling module carrySaveAdder
# -- Compiling module comparator
# -- Compiling module divOvfDetectBlock
# -- Compiling module divZeroDetect
# -- Compiling module fullAdder
# -- Compiling module kernelLogic
# -- Compiling module mux2to1
# -- Compiling module mux4to1
# -- Compiling module register
# -- Compiling module shiftRegister
# -- Compiling module syncCounter
# 
# Top level modules:
# 	adder
# 	carrySaveAdder
# 	comparator
# 	divOvfDetectBlock
# 	divZeroDetect
# 	kernelLogic
# 	mux2to1
# 	mux4to1
# 	register
# 	shiftRegister
# 	syncCounter
# End time: 11:19:53 on Aug 26,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:19:53 on Aug 26,2019
# vlog -reportprogress 300 -work ../tbs/multiplierUnit/work ../src/MultiplierUnit.sv 
# -- Compiling module DivisorUnit
# ** Error: (vlog-13069) ../src/MultiplierUnit.sv(139): near "EOF": syntax error, unexpected end of source code.
# End time: 11:19:53 on Aug 26,2019, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: /home/clmcasino/intel_lite/18.1/modelsim_ase/linuxaloem/vlog failed.
# Error in macro ./sim/multiplier.do line 4
# /home/clmcasino/intel_lite/18.1/modelsim_ase/linuxaloem/vlog failed.
#     while executing
# "vlog -work ../tbs/multiplierUnit/work ../src/MultiplierUnit.sv"
do sim/multiplier.do
# ** Warning: (vlib-34) Library already exists at "../tbs/multiplierUnit/work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:20:33 on Aug 26,2019
# vlog -reportprogress 300 -work ../tbs/multiplierUnit/work ../src/components/adder.sv ../src/components/carrySaveAdder.sv ../src/components/comparator.sv ../src/components/divOvfDetectBlock.sv ../src/components/divZeroDetect.sv ../src/components/fullAdder.sv ../src/components/kernelLogic.sv ../src/components/mux2to1.sv ../src/components/mux4to1.sv ../src/components/register.sv ../src/components/shiftRegister.sv ../src/components/syncCounter.sv 
# -- Compiling module adder
# -- Compiling module carrySaveAdder
# -- Compiling module comparator
# -- Compiling module divOvfDetectBlock
# -- Compiling module divZeroDetect
# -- Compiling module fullAdder
# -- Compiling module kernelLogic
# -- Compiling module mux2to1
# -- Compiling module mux4to1
# -- Compiling module register
# -- Compiling module shiftRegister
# -- Compiling module syncCounter
# 
# Top level modules:
# 	adder
# 	carrySaveAdder
# 	comparator
# 	divOvfDetectBlock
# 	divZeroDetect
# 	kernelLogic
# 	mux2to1
# 	mux4to1
# 	register
# 	shiftRegister
# 	syncCounter
# End time: 11:20:34 on Aug 26,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:20:34 on Aug 26,2019
# vlog -reportprogress 300 -work ../tbs/multiplierUnit/work ../src/MultiplierUnit.sv 
# -- Compiling module DivisorUnit
# 
# Top level modules:
# 	DivisorUnit
# End time: 11:20:34 on Aug 26,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:20:34 on Aug 26,2019
# vlog -reportprogress 300 -work ../tbs/multiplierUnit/work ../src/MultiplierUnitDP.sv 
# -- Compiling module MulplierUnitDP
# ** Error: (vlog-13069) ../src/MultiplierUnitDP.sv(70): near ";": syntax error, unexpected ';', expecting ')'.
# ** Error: (vlog-13069) ../src/MultiplierUnitDP.sv(88): near ",": syntax error, unexpected ','.
# ** Error: (vlog-13016) ../src/MultiplierUnitDP.sv(88): near "1": syntax error, unexpected integer in foreach loop variable list.
# ** Error: (vlog-13069) ../src/MultiplierUnitDP.sv(141): near ",": syntax error, unexpected ','.
# ** Error: (vlog-13016) ../src/MultiplierUnitDP.sv(141): near "0": syntax error, unexpected integer in foreach loop variable list.
# ** Error: (vlog-13069) ../src/MultiplierUnitDP.sv(160): near "EOF": syntax error, unexpected end of source code.
# End time: 11:20:34 on Aug 26,2019, Elapsed time: 0:00:00
# Errors: 6, Warnings: 0
# ** Error: /home/clmcasino/intel_lite/18.1/modelsim_ase/linuxaloem/vlog failed.
# Error in macro ./sim/multiplier.do line 5
# /home/clmcasino/intel_lite/18.1/modelsim_ase/linuxaloem/vlog failed.
#     while executing
# "vlog -work ../tbs/multiplierUnit/work ../src/MultiplierUnitDP.sv"
do sim/multiplier.do
# ** Warning: (vlib-34) Library already exists at "../tbs/multiplierUnit/work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:22:43 on Aug 26,2019
# vlog -reportprogress 300 -work ../tbs/multiplierUnit/work ../src/components/adder.sv ../src/components/carrySaveAdder.sv ../src/components/comparator.sv ../src/components/divOvfDetectBlock.sv ../src/components/divZeroDetect.sv ../src/components/fullAdder.sv ../src/components/kernelLogic.sv ../src/components/mux2to1.sv ../src/components/mux4to1.sv ../src/components/register.sv ../src/components/shiftRegister.sv ../src/components/syncCounter.sv 
# -- Compiling module adder
# -- Compiling module carrySaveAdder
# -- Compiling module comparator
# -- Compiling module divOvfDetectBlock
# -- Compiling module divZeroDetect
# -- Compiling module fullAdder
# -- Compiling module kernelLogic
# -- Compiling module mux2to1
# -- Compiling module mux4to1
# -- Compiling module register
# -- Compiling module shiftRegister
# -- Compiling module syncCounter
# 
# Top level modules:
# 	adder
# 	carrySaveAdder
# 	comparator
# 	divOvfDetectBlock
# 	divZeroDetect
# 	kernelLogic
# 	mux2to1
# 	mux4to1
# 	register
# 	shiftRegister
# 	syncCounter
# End time: 11:22:43 on Aug 26,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:22:43 on Aug 26,2019
# vlog -reportprogress 300 -work ../tbs/multiplierUnit/work ../src/MultiplierUnit.sv 
# -- Compiling module DivisorUnit
# 
# Top level modules:
# 	DivisorUnit
# End time: 11:22:43 on Aug 26,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:22:43 on Aug 26,2019
# vlog -reportprogress 300 -work ../tbs/multiplierUnit/work ../src/MultiplierUnitDP.sv 
# -- Compiling module MulplierUnitDP
# ** Error: ../src/MultiplierUnitDP.sv(123): Illegal part-select expression for variable "sum_to_csa"
# End time: 11:22:43 on Aug 26,2019, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: /home/clmcasino/intel_lite/18.1/modelsim_ase/linuxaloem/vlog failed.
# Error in macro ./sim/multiplier.do line 5
# /home/clmcasino/intel_lite/18.1/modelsim_ase/linuxaloem/vlog failed.
#     while executing
# "vlog -work ../tbs/multiplierUnit/work ../src/MultiplierUnitDP.sv"
do sim/multiplier.do
# ** Warning: (vlib-34) Library already exists at "../tbs/multiplierUnit/work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:25:04 on Aug 26,2019
# vlog -reportprogress 300 -work ../tbs/multiplierUnit/work ../src/components/adder.sv ../src/components/carrySaveAdder.sv ../src/components/comparator.sv ../src/components/divOvfDetectBlock.sv ../src/components/divZeroDetect.sv ../src/components/fullAdder.sv ../src/components/kernelLogic.sv ../src/components/mux2to1.sv ../src/components/mux4to1.sv ../src/components/register.sv ../src/components/shiftRegister.sv ../src/components/syncCounter.sv 
# -- Compiling module adder
# -- Compiling module carrySaveAdder
# -- Compiling module comparator
# -- Compiling module divOvfDetectBlock
# -- Compiling module divZeroDetect
# -- Compiling module fullAdder
# -- Compiling module kernelLogic
# -- Compiling module mux2to1
# -- Compiling module mux4to1
# -- Compiling module register
# -- Compiling module shiftRegister
# -- Compiling module syncCounter
# 
# Top level modules:
# 	adder
# 	carrySaveAdder
# 	comparator
# 	divOvfDetectBlock
# 	divZeroDetect
# 	kernelLogic
# 	mux2to1
# 	mux4to1
# 	register
# 	shiftRegister
# 	syncCounter
# End time: 11:25:04 on Aug 26,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:25:04 on Aug 26,2019
# vlog -reportprogress 300 -work ../tbs/multiplierUnit/work ../src/MultiplierUnit.sv 
# -- Compiling module DivisorUnit
# 
# Top level modules:
# 	DivisorUnit
# End time: 11:25:04 on Aug 26,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:25:04 on Aug 26,2019
# vlog -reportprogress 300 -work ../tbs/multiplierUnit/work ../src/MultiplierUnitDP.sv 
# -- Compiling module MulplierUnitDP
# 
# Top level modules:
# 	MulplierUnitDP
# End time: 11:25:04 on Aug 26,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:25:04 on Aug 26,2019
# vlog -reportprogress 300 -work ../tbs/multiplierUnit/work ../tbs/multiplierUnit/tb_multiplierUnit.sv 
# -- Compiling module tb_multiplierUnit
# 
# Top level modules:
# 	tb_multiplierUnit
# End time: 11:25:04 on Aug 26,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -c ../tbs/multiplierUnit/work.tb_multiplierUnit 
# Start time: 11:25:04 on Aug 26,2019
# Loading sv_std.std
# Loading ../tbs/multiplierUnit/work.tb_multiplierUnit
# ** Error: (vsim-3033) ../tbs/multiplierUnit/tb_multiplierUnit.sv(14): Instantiation of 'MultiplierUnit' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /tb_multiplierUnit File: ../tbs/multiplierUnit/tb_multiplierUnit.sv
#         Searched libraries:
#             /home/clmcasino/Desktop/Mult-Div-Unit/Multiply-Division-Unit/tbs/multiplierUnit/work
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./sim/multiplier.do PAUSED at line 8
do sim/multiplier.do
# ** Warning: (vlib-34) Library already exists at "../tbs/multiplierUnit/work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:25:49 on Aug 26,2019
# vlog -reportprogress 300 -work ../tbs/multiplierUnit/work ../src/components/adder.sv ../src/components/carrySaveAdder.sv ../src/components/comparator.sv ../src/components/divOvfDetectBlock.sv ../src/components/divZeroDetect.sv ../src/components/fullAdder.sv ../src/components/kernelLogic.sv ../src/components/mux2to1.sv ../src/components/mux4to1.sv ../src/components/register.sv ../src/components/shiftRegister.sv ../src/components/syncCounter.sv 
# -- Compiling module adder
# -- Compiling module carrySaveAdder
# -- Compiling module comparator
# -- Compiling module divOvfDetectBlock
# -- Compiling module divZeroDetect
# -- Compiling module fullAdder
# -- Compiling module kernelLogic
# -- Compiling module mux2to1
# -- Compiling module mux4to1
# -- Compiling module register
# -- Compiling module shiftRegister
# -- Compiling module syncCounter
# 
# Top level modules:
# 	adder
# 	carrySaveAdder
# 	comparator
# 	divOvfDetectBlock
# 	divZeroDetect
# 	kernelLogic
# 	mux2to1
# 	mux4to1
# 	register
# 	shiftRegister
# 	syncCounter
# End time: 11:25:49 on Aug 26,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:25:49 on Aug 26,2019
# vlog -reportprogress 300 -work ../tbs/multiplierUnit/work ../src/MultiplierUnit.sv 
# -- Compiling module MultiplierUnit
# 
# Top level modules:
# 	MultiplierUnit
# End time: 11:25:49 on Aug 26,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:25:49 on Aug 26,2019
# vlog -reportprogress 300 -work ../tbs/multiplierUnit/work ../src/MultiplierUnitDP.sv 
# -- Compiling module MulplierUnitDP
# 
# Top level modules:
# 	MulplierUnitDP
# End time: 11:25:49 on Aug 26,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:25:49 on Aug 26,2019
# vlog -reportprogress 300 -work ../tbs/multiplierUnit/work ../tbs/multiplierUnit/tb_multiplierUnit.sv 
# -- Compiling module tb_multiplierUnit
# 
# Top level modules:
# 	tb_multiplierUnit
# End time: 11:25:49 on Aug 26,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -c ../tbs/multiplierUnit/work.tb_multiplierUnit 
# Start time: 11:25:04 on Aug 26,2019
# Loading sv_std.std
# Loading ../tbs/multiplierUnit/work.tb_multiplierUnit
# Loading ../tbs/multiplierUnit/work.MultiplierUnit
# ** Error: (vsim-3033) ../src/MultiplierUnit.sv(34): Instantiation of 'MultiplierUnitDP' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /tb_multiplierUnit/DUT File: ../src/MultiplierUnit.sv
#         Searched libraries:
#             /home/clmcasino/Desktop/Mult-Div-Unit/Multiply-Division-Unit/tbs/multiplierUnit/work
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./sim/multiplier.do PAUSED at line 8
do multiplier.do
# ** Warning: (vlib-34) Library already exists at "../tbs/multiplierUnit/work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:26:23 on Aug 26,2019
# vlog -reportprogress 300 -work ../tbs/multiplierUnit/work ../src/components/adder.sv ../src/components/carrySaveAdder.sv ../src/components/comparator.sv ../src/components/divOvfDetectBlock.sv ../src/components/divZeroDetect.sv ../src/components/fullAdder.sv ../src/components/kernelLogic.sv ../src/components/mux2to1.sv ../src/components/mux4to1.sv ../src/components/register.sv ../src/components/shiftRegister.sv ../src/components/syncCounter.sv 
# -- Compiling module adder
# -- Compiling module carrySaveAdder
# -- Compiling module comparator
# -- Compiling module divOvfDetectBlock
# -- Compiling module divZeroDetect
# -- Compiling module fullAdder
# -- Compiling module kernelLogic
# -- Compiling module mux2to1
# -- Compiling module mux4to1
# -- Compiling module register
# -- Compiling module shiftRegister
# -- Compiling module syncCounter
# 
# Top level modules:
# 	adder
# 	carrySaveAdder
# 	comparator
# 	divOvfDetectBlock
# 	divZeroDetect
# 	kernelLogic
# 	mux2to1
# 	mux4to1
# 	register
# 	shiftRegister
# 	syncCounter
# End time: 11:26:23 on Aug 26,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:26:23 on Aug 26,2019
# vlog -reportprogress 300 -work ../tbs/multiplierUnit/work ../src/MultiplierUnit.sv 
# -- Compiling module MultiplierUnit
# 
# Top level modules:
# 	MultiplierUnit
# End time: 11:26:24 on Aug 26,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:26:24 on Aug 26,2019
# vlog -reportprogress 300 -work ../tbs/multiplierUnit/work ../src/MultiplierUnitDP.sv 
# -- Compiling module MultiplierUnitDP
# 
# Top level modules:
# 	MultiplierUnitDP
# End time: 11:26:24 on Aug 26,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:26:24 on Aug 26,2019
# vlog -reportprogress 300 -work ../tbs/multiplierUnit/work ../tbs/multiplierUnit/tb_multiplierUnit.sv 
# -- Compiling module tb_multiplierUnit
# 
# Top level modules:
# 	tb_multiplierUnit
# End time: 11:26:24 on Aug 26,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -c ../tbs/multiplierUnit/work.tb_multiplierUnit 
# Start time: 11:25:04 on Aug 26,2019
# Loading sv_std.std
# Loading ../tbs/multiplierUnit/work.tb_multiplierUnit
# Loading ../tbs/multiplierUnit/work.MultiplierUnit
# Loading ../tbs/multiplierUnit/work.MultiplierUnitDP
# Loading ../tbs/multiplierUnit/work.register
# Loading ../tbs/multiplierUnit/work.kernelLogic
# Loading ../tbs/multiplierUnit/work.mux2to1
# Loading ../tbs/multiplierUnit/work.carrySaveAdder
# Loading ../tbs/multiplierUnit/work.adder
# Loading ../tbs/multiplierUnit/work.syncCounter
# Loading ../tbs/multiplierUnit/work.fullAdder
# ** Warning: (vsim-3015) ../src/MultiplierUnitDP.sv(87): [PCDPC] - Port size (33) does not match connection size (34) for port 'inA'. The port definition is at: ../src/components/mux2to1.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb_multiplierUnit/DUT/multiplierDP/sumLMux File: ../src/components/mux2to1.sv
# ** Warning: (vsim-3015) ../src/MultiplierUnitDP.sv(87): [PCDPC] - Port size (33) does not match connection size (34) for port 'inB'. The port definition is at: ../src/components/mux2to1.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb_multiplierUnit/DUT/multiplierDP/sumLMux File: ../src/components/mux2to1.sv
# ** Warning: (vsim-3015) ../src/MultiplierUnitDP.sv(87): [PCDPC] - Port size (33) does not match connection size (34) for port 'out'. The port definition is at: ../src/components/mux2to1.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb_multiplierUnit/DUT/multiplierDP/sumLMux File: ../src/components/mux2to1.sv
# ** Warning: (vsim-3015) ../src/MultiplierUnitDP.sv(116): [PCDPC] - Port size (33) does not match connection size (32) for port 'inB'. The port definition is at: ../src/components/mux2to1.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb_multiplierUnit/DUT/multiplierDP/leftOpleftAdd_mux File: ../src/components/mux2to1.sv
# ** Warning: (vsim-3015) ../src/MultiplierUnitDP.sv(122): [PCDPC] - Port size (33) does not match connection size (32) for port 'inB'. The port definition is at: ../src/components/mux2to1.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb_multiplierUnit/DUT/multiplierDP/rightOpleftAdd_mux File: ../src/components/mux2to1.sv
# WARNING: No extended dataflow license exists
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Note: $stop    : ../tbs/multiplierUnit/tb_multiplierUnit.sv(41)
#    Time: 395 ns  Iteration: 1  Instance: /tb_multiplierUnit
# Break in Module tb_multiplierUnit at ../tbs/multiplierUnit/tb_multiplierUnit.sv line 41
do multiplier.do
# ** Warning: (vlib-34) Library already exists at "../tbs/multiplierUnit/work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:29:03 on Aug 26,2019
# vlog -reportprogress 300 -work ../tbs/multiplierUnit/work ../src/components/adder.sv ../src/components/carrySaveAdder.sv ../src/components/comparator.sv ../src/components/divOvfDetectBlock.sv ../src/components/divZeroDetect.sv ../src/components/fullAdder.sv ../src/components/kernelLogic.sv ../src/components/mux2to1.sv ../src/components/mux4to1.sv ../src/components/register.sv ../src/components/shiftRegister.sv ../src/components/syncCounter.sv 
# -- Compiling module adder
# -- Compiling module carrySaveAdder
# -- Compiling module comparator
# -- Compiling module divOvfDetectBlock
# -- Compiling module divZeroDetect
# -- Compiling module fullAdder
# -- Compiling module kernelLogic
# -- Compiling module mux2to1
# -- Compiling module mux4to1
# -- Compiling module register
# -- Compiling module shiftRegister
# -- Compiling module syncCounter
# 
# Top level modules:
# 	adder
# 	carrySaveAdder
# 	comparator
# 	divOvfDetectBlock
# 	divZeroDetect
# 	kernelLogic
# 	mux2to1
# 	mux4to1
# 	register
# 	shiftRegister
# 	syncCounter
# End time: 11:29:03 on Aug 26,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:29:03 on Aug 26,2019
# vlog -reportprogress 300 -work ../tbs/multiplierUnit/work ../src/MultiplierUnit.sv 
# -- Compiling module MultiplierUnit
# 
# Top level modules:
# 	MultiplierUnit
# End time: 11:29:03 on Aug 26,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:29:03 on Aug 26,2019
# vlog -reportprogress 300 -work ../tbs/multiplierUnit/work ../src/MultiplierUnitDP.sv 
# -- Compiling module MultiplierUnitDP
# 
# Top level modules:
# 	MultiplierUnitDP
# End time: 11:29:03 on Aug 26,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:29:03 on Aug 26,2019
# vlog -reportprogress 300 -work ../tbs/multiplierUnit/work ../tbs/multiplierUnit/tb_multiplierUnit.sv 
# -- Compiling module tb_multiplierUnit
# 
# Top level modules:
# 	tb_multiplierUnit
# End time: 11:29:03 on Aug 26,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 11:29:03 on Aug 26,2019, Elapsed time: 0:03:59
# Errors: 2, Warnings: 7
# vsim -c ../tbs/multiplierUnit/work.tb_multiplierUnit 
# Start time: 11:29:03 on Aug 26,2019
# Loading sv_std.std
# Loading ../tbs/multiplierUnit/work.tb_multiplierUnit
# Loading ../tbs/multiplierUnit/work.MultiplierUnit
# Loading ../tbs/multiplierUnit/work.MultiplierUnitDP
# Loading ../tbs/multiplierUnit/work.register
# Loading ../tbs/multiplierUnit/work.kernelLogic
# Loading ../tbs/multiplierUnit/work.mux2to1
# Loading ../tbs/multiplierUnit/work.carrySaveAdder
# Loading ../tbs/multiplierUnit/work.adder
# Loading ../tbs/multiplierUnit/work.syncCounter
# Loading ../tbs/multiplierUnit/work.fullAdder
# ** Warning: (vsim-3015) ../src/MultiplierUnitDP.sv(116): [PCDPC] - Port size (33) does not match connection size (32) for port 'inB'. The port definition is at: ../src/components/mux2to1.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb_multiplierUnit/DUT/multiplierDP/leftOpleftAdd_mux File: ../src/components/mux2to1.sv
# ** Warning: (vsim-3015) ../src/MultiplierUnitDP.sv(122): [PCDPC] - Port size (33) does not match connection size (32) for port 'inB'. The port definition is at: ../src/components/mux2to1.sv(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb_multiplierUnit/DUT/multiplierDP/rightOpleftAdd_mux File: ../src/components/mux2to1.sv
# WARNING: No extended dataflow license exists
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Note: $stop    : ../tbs/multiplierUnit/tb_multiplierUnit.sv(41)
#    Time: 395 ns  Iteration: 1  Instance: /tb_multiplierUnit
# Break in Module tb_multiplierUnit at ../tbs/multiplierUnit/tb_multiplierUnit.sv line 41
do multiplier.do
# ** Warning: (vlib-34) Library already exists at "../tbs/multiplierUnit/work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:38:30 on Aug 26,2019
# vlog -reportprogress 300 -work ../tbs/multiplierUnit/work ../src/components/adder.sv ../src/components/carrySaveAdder.sv ../src/components/comparator.sv ../src/components/divOvfDetectBlock.sv ../src/components/divZeroDetect.sv ../src/components/fullAdder.sv ../src/components/kernelLogic.sv ../src/components/mux2to1.sv ../src/components/mux4to1.sv ../src/components/register.sv ../src/components/shiftRegister.sv ../src/components/syncCounter.sv 
# -- Compiling module adder
# -- Compiling module carrySaveAdder
# -- Compiling module comparator
# -- Compiling module divOvfDetectBlock
# -- Compiling module divZeroDetect
# -- Compiling module fullAdder
# -- Compiling module kernelLogic
# -- Compiling module mux2to1
# -- Compiling module mux4to1
# -- Compiling module register
# -- Compiling module shiftRegister
# -- Compiling module syncCounter
# 
# Top level modules:
# 	adder
# 	carrySaveAdder
# 	comparator
# 	divOvfDetectBlock
# 	divZeroDetect
# 	kernelLogic
# 	mux2to1
# 	mux4to1
# 	register
# 	shiftRegister
# 	syncCounter
# End time: 11:38:30 on Aug 26,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:38:30 on Aug 26,2019
# vlog -reportprogress 300 -work ../tbs/multiplierUnit/work ../src/MultiplierUnit.sv 
# -- Compiling module MultiplierUnit
# 
# Top level modules:
# 	MultiplierUnit
# End time: 11:38:30 on Aug 26,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:38:30 on Aug 26,2019
# vlog -reportprogress 300 -work ../tbs/multiplierUnit/work ../src/MultiplierUnitDP.sv 
# -- Compiling module MultiplierUnitDP
# 
# Top level modules:
# 	MultiplierUnitDP
# End time: 11:38:30 on Aug 26,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:38:30 on Aug 26,2019
# vlog -reportprogress 300 -work ../tbs/multiplierUnit/work ../tbs/multiplierUnit/tb_multiplierUnit.sv 
# -- Compiling module tb_multiplierUnit
# 
# Top level modules:
# 	tb_multiplierUnit
# End time: 11:38:30 on Aug 26,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 11:38:30 on Aug 26,2019, Elapsed time: 0:09:27
# Errors: 0, Warnings: 4
# vsim -c ../tbs/multiplierUnit/work.tb_multiplierUnit 
# Start time: 11:38:30 on Aug 26,2019
# Loading sv_std.std
# Loading ../tbs/multiplierUnit/work.tb_multiplierUnit
# Loading ../tbs/multiplierUnit/work.MultiplierUnit
# Loading ../tbs/multiplierUnit/work.MultiplierUnitDP
# Loading ../tbs/multiplierUnit/work.register
# Loading ../tbs/multiplierUnit/work.kernelLogic
# Loading ../tbs/multiplierUnit/work.mux2to1
# Loading ../tbs/multiplierUnit/work.carrySaveAdder
# Loading ../tbs/multiplierUnit/work.adder
# Loading ../tbs/multiplierUnit/work.syncCounter
# Loading ../tbs/multiplierUnit/work.fullAdder
# WARNING: No extended dataflow license exists
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Note: $stop    : ../tbs/multiplierUnit/tb_multiplierUnit.sv(41)
#    Time: 395 ns  Iteration: 1  Instance: /tb_multiplierUnit
# Break in Module tb_multiplierUnit at ../tbs/multiplierUnit/tb_multiplierUnit.sv line 41
do multiplier.do
# ** Warning: (vlib-34) Library already exists at "../tbs/multiplierUnit/work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:47:35 on Aug 26,2019
# vlog -reportprogress 300 -work ../tbs/multiplierUnit/work ../src/components/adder.sv ../src/components/carrySaveAdder.sv ../src/components/comparator.sv ../src/components/divOvfDetectBlock.sv ../src/components/divZeroDetect.sv ../src/components/fullAdder.sv ../src/components/kernelLogic.sv ../src/components/mux2to1.sv ../src/components/mux4to1.sv ../src/components/register.sv ../src/components/shiftRegister.sv ../src/components/syncCounter.sv 
# -- Compiling module adder
# -- Compiling module carrySaveAdder
# -- Compiling module comparator
# -- Compiling module divOvfDetectBlock
# -- Compiling module divZeroDetect
# -- Compiling module fullAdder
# -- Compiling module kernelLogic
# -- Compiling module mux2to1
# -- Compiling module mux4to1
# -- Compiling module register
# -- Compiling module shiftRegister
# -- Compiling module syncCounter
# 
# Top level modules:
# 	adder
# 	carrySaveAdder
# 	comparator
# 	divOvfDetectBlock
# 	divZeroDetect
# 	kernelLogic
# 	mux2to1
# 	mux4to1
# 	register
# 	shiftRegister
# 	syncCounter
# End time: 11:47:35 on Aug 26,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:47:35 on Aug 26,2019
# vlog -reportprogress 300 -work ../tbs/multiplierUnit/work ../src/MultiplierUnit.sv 
# -- Compiling module MultiplierUnit
# 
# Top level modules:
# 	MultiplierUnit
# End time: 11:47:35 on Aug 26,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:47:35 on Aug 26,2019
# vlog -reportprogress 300 -work ../tbs/multiplierUnit/work ../src/MultiplierUnitDP.sv 
# -- Compiling module MultiplierUnitDP
# 
# Top level modules:
# 	MultiplierUnitDP
# End time: 11:47:35 on Aug 26,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:47:35 on Aug 26,2019
# vlog -reportprogress 300 -work ../tbs/multiplierUnit/work ../tbs/multiplierUnit/tb_multiplierUnit.sv 
# -- Compiling module tb_multiplierUnit
# 
# Top level modules:
# 	tb_multiplierUnit
# End time: 11:47:35 on Aug 26,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 11:47:35 on Aug 26,2019, Elapsed time: 0:09:05
# Errors: 0, Warnings: 2
# vsim -c ../tbs/multiplierUnit/work.tb_multiplierUnit 
# Start time: 11:47:35 on Aug 26,2019
# Loading sv_std.std
# Loading ../tbs/multiplierUnit/work.tb_multiplierUnit
# Loading ../tbs/multiplierUnit/work.MultiplierUnit
# Loading ../tbs/multiplierUnit/work.MultiplierUnitDP
# Loading ../tbs/multiplierUnit/work.register
# Loading ../tbs/multiplierUnit/work.kernelLogic
# Loading ../tbs/multiplierUnit/work.mux2to1
# Loading ../tbs/multiplierUnit/work.carrySaveAdder
# Loading ../tbs/multiplierUnit/work.adder
# Loading ../tbs/multiplierUnit/work.syncCounter
# Loading ../tbs/multiplierUnit/work.fullAdder
# WARNING: No extended dataflow license exists
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Note: $stop    : ../tbs/multiplierUnit/tb_multiplierUnit.sv(41)
#    Time: 395 ns  Iteration: 1  Instance: /tb_multiplierUnit
# Break in Module tb_multiplierUnit at ../tbs/multiplierUnit/tb_multiplierUnit.sv line 41
do multiplier.do
# ** Warning: (vlib-34) Library already exists at "../tbs/multiplierUnit/work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:56:37 on Aug 26,2019
# vlog -reportprogress 300 -work ../tbs/multiplierUnit/work ../src/components/adder.sv ../src/components/carrySaveAdder.sv ../src/components/comparator.sv ../src/components/divOvfDetectBlock.sv ../src/components/divZeroDetect.sv ../src/components/fullAdder.sv ../src/components/kernelLogic.sv ../src/components/mux2to1.sv ../src/components/mux4to1.sv ../src/components/register.sv ../src/components/shiftRegister.sv ../src/components/syncCounter.sv 
# -- Compiling module adder
# -- Compiling module carrySaveAdder
# -- Compiling module comparator
# -- Compiling module divOvfDetectBlock
# -- Compiling module divZeroDetect
# -- Compiling module fullAdder
# -- Compiling module kernelLogic
# -- Compiling module mux2to1
# -- Compiling module mux4to1
# -- Compiling module register
# -- Compiling module shiftRegister
# -- Compiling module syncCounter
# 
# Top level modules:
# 	adder
# 	carrySaveAdder
# 	comparator
# 	divOvfDetectBlock
# 	divZeroDetect
# 	kernelLogic
# 	mux2to1
# 	mux4to1
# 	register
# 	shiftRegister
# 	syncCounter
# End time: 11:56:38 on Aug 26,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:56:38 on Aug 26,2019
# vlog -reportprogress 300 -work ../tbs/multiplierUnit/work ../src/MultiplierUnit.sv 
# -- Compiling module MultiplierUnit
# 
# Top level modules:
# 	MultiplierUnit
# End time: 11:56:38 on Aug 26,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:56:38 on Aug 26,2019
# vlog -reportprogress 300 -work ../tbs/multiplierUnit/work ../src/MultiplierUnitDP.sv 
# -- Compiling module MultiplierUnitDP
# 
# Top level modules:
# 	MultiplierUnitDP
# End time: 11:56:38 on Aug 26,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:56:38 on Aug 26,2019
# vlog -reportprogress 300 -work ../tbs/multiplierUnit/work ../tbs/multiplierUnit/tb_multiplierUnit.sv 
# -- Compiling module tb_multiplierUnit
# 
# Top level modules:
# 	tb_multiplierUnit
# End time: 11:56:38 on Aug 26,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 11:56:38 on Aug 26,2019, Elapsed time: 0:09:03
# Errors: 0, Warnings: 2
# vsim -c ../tbs/multiplierUnit/work.tb_multiplierUnit 
# Start time: 11:56:38 on Aug 26,2019
# Loading sv_std.std
# Loading ../tbs/multiplierUnit/work.tb_multiplierUnit
# Loading ../tbs/multiplierUnit/work.MultiplierUnit
# Loading ../tbs/multiplierUnit/work.MultiplierUnitDP
# Loading ../tbs/multiplierUnit/work.register
# Loading ../tbs/multiplierUnit/work.kernelLogic
# Loading ../tbs/multiplierUnit/work.mux2to1
# Loading ../tbs/multiplierUnit/work.carrySaveAdder
# Loading ../tbs/multiplierUnit/work.adder
# Loading ../tbs/multiplierUnit/work.syncCounter
# Loading ../tbs/multiplierUnit/work.fullAdder
# WARNING: No extended dataflow license exists
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Note: $stop    : ../tbs/multiplierUnit/tb_multiplierUnit.sv(41)
#    Time: 395 ns  Iteration: 1  Instance: /tb_multiplierUnit
# Break in Module tb_multiplierUnit at ../tbs/multiplierUnit/tb_multiplierUnit.sv line 41
do multiplier.do
# ** Warning: (vlib-34) Library already exists at "../tbs/multiplierUnit/work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:30:43 on Aug 26,2019
# vlog -reportprogress 300 -work ../tbs/multiplierUnit/work ../src/components/adder.sv ../src/components/carrySaveAdder.sv ../src/components/comparator.sv ../src/components/divOvfDetectBlock.sv ../src/components/divZeroDetect.sv ../src/components/fullAdder.sv ../src/components/kernelLogic.sv ../src/components/mux2to1.sv ../src/components/mux4to1.sv ../src/components/register.sv ../src/components/shiftRegister.sv ../src/components/syncCounter.sv 
# -- Compiling module adder
# -- Compiling module carrySaveAdder
# -- Compiling module comparator
# -- Compiling module divOvfDetectBlock
# -- Compiling module divZeroDetect
# -- Compiling module fullAdder
# -- Compiling module kernelLogic
# -- Compiling module mux2to1
# -- Compiling module mux4to1
# -- Compiling module register
# -- Compiling module shiftRegister
# -- Compiling module syncCounter
# 
# Top level modules:
# 	adder
# 	carrySaveAdder
# 	comparator
# 	divOvfDetectBlock
# 	divZeroDetect
# 	kernelLogic
# 	mux2to1
# 	mux4to1
# 	register
# 	shiftRegister
# 	syncCounter
# End time: 15:30:44 on Aug 26,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:30:44 on Aug 26,2019
# vlog -reportprogress 300 -work ../tbs/multiplierUnit/work ../src/MultiplierUnit.sv 
# -- Compiling module MultiplierUnit
# 
# Top level modules:
# 	MultiplierUnit
# End time: 15:30:44 on Aug 26,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:30:44 on Aug 26,2019
# vlog -reportprogress 300 -work ../tbs/multiplierUnit/work ../src/MultiplierUnitDP.sv 
# -- Compiling module MultiplierUnitDP
# 
# Top level modules:
# 	MultiplierUnitDP
# End time: 15:30:44 on Aug 26,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:30:44 on Aug 26,2019
# vlog -reportprogress 300 -work ../tbs/multiplierUnit/work ../tbs/multiplierUnit/tb_multiplierUnit.sv 
# -- Compiling module tb_multiplierUnit
# 
# Top level modules:
# 	tb_multiplierUnit
# End time: 15:30:44 on Aug 26,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 15:30:44 on Aug 26,2019, Elapsed time: 3:34:06
# Errors: 0, Warnings: 2
# vsim -c ../tbs/multiplierUnit/work.tb_multiplierUnit 
# Start time: 15:30:44 on Aug 26,2019
# Loading sv_std.std
# Loading ../tbs/multiplierUnit/work.tb_multiplierUnit
# Loading ../tbs/multiplierUnit/work.MultiplierUnit
# Loading ../tbs/multiplierUnit/work.MultiplierUnitDP
# Loading ../tbs/multiplierUnit/work.register
# Loading ../tbs/multiplierUnit/work.kernelLogic
# Loading ../tbs/multiplierUnit/work.mux2to1
# Loading ../tbs/multiplierUnit/work.carrySaveAdder
# Loading ../tbs/multiplierUnit/work.adder
# Loading ../tbs/multiplierUnit/work.syncCounter
# Loading ../tbs/multiplierUnit/work.fullAdder
# WARNING: No extended dataflow license exists
# ** Error: (vish-4014) No objects found matching '/tb_multiplierUnit/DUT/multiplierDP/signCorrection_to_MultiplicandReg'.
# Error in macro ./sim/multiplier.do line 17
# (vish-4014) No objects found matching '/tb_multiplierUnit/DUT/multiplierDP/signCorrection_to_MultiplicandReg'.
#     while executing
# "add wave sim:/tb_multiplierUnit/DUT/multiplierDP/signCorrection_to_MultiplicandReg"
do multiplier.do
# ** Warning: (vlib-34) Library already exists at "../tbs/multiplierUnit/work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:31:56 on Aug 26,2019
# vlog -reportprogress 300 -work ../tbs/multiplierUnit/work ../src/components/adder.sv ../src/components/carrySaveAdder.sv ../src/components/comparator.sv ../src/components/divOvfDetectBlock.sv ../src/components/divZeroDetect.sv ../src/components/fullAdder.sv ../src/components/kernelLogic.sv ../src/components/mux2to1.sv ../src/components/mux4to1.sv ../src/components/register.sv ../src/components/shiftRegister.sv ../src/components/syncCounter.sv 
# -- Compiling module adder
# -- Compiling module carrySaveAdder
# -- Compiling module comparator
# -- Compiling module divOvfDetectBlock
# -- Compiling module divZeroDetect
# -- Compiling module fullAdder
# -- Compiling module kernelLogic
# -- Compiling module mux2to1
# -- Compiling module mux4to1
# -- Compiling module register
# -- Compiling module shiftRegister
# -- Compiling module syncCounter
# 
# Top level modules:
# 	adder
# 	carrySaveAdder
# 	comparator
# 	divOvfDetectBlock
# 	divZeroDetect
# 	kernelLogic
# 	mux2to1
# 	mux4to1
# 	register
# 	shiftRegister
# 	syncCounter
# End time: 15:31:56 on Aug 26,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:31:56 on Aug 26,2019
# vlog -reportprogress 300 -work ../tbs/multiplierUnit/work ../src/MultiplierUnit.sv 
# -- Compiling module MultiplierUnit
# 
# Top level modules:
# 	MultiplierUnit
# End time: 15:31:56 on Aug 26,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:31:56 on Aug 26,2019
# vlog -reportprogress 300 -work ../tbs/multiplierUnit/work ../src/MultiplierUnitDP.sv 
# -- Compiling module MultiplierUnitDP
# 
# Top level modules:
# 	MultiplierUnitDP
# End time: 15:31:57 on Aug 26,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:31:57 on Aug 26,2019
# vlog -reportprogress 300 -work ../tbs/multiplierUnit/work ../tbs/multiplierUnit/tb_multiplierUnit.sv 
# -- Compiling module tb_multiplierUnit
# 
# Top level modules:
# 	tb_multiplierUnit
# End time: 15:31:57 on Aug 26,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 15:31:57 on Aug 26,2019, Elapsed time: 0:01:13
# Errors: 3, Warnings: 1
# vsim -c ../tbs/multiplierUnit/work.tb_multiplierUnit 
# Start time: 15:31:57 on Aug 26,2019
# Loading sv_std.std
# Loading ../tbs/multiplierUnit/work.tb_multiplierUnit
# Loading ../tbs/multiplierUnit/work.MultiplierUnit
# Loading ../tbs/multiplierUnit/work.MultiplierUnitDP
# Loading ../tbs/multiplierUnit/work.register
# Loading ../tbs/multiplierUnit/work.kernelLogic
# Loading ../tbs/multiplierUnit/work.mux2to1
# Loading ../tbs/multiplierUnit/work.carrySaveAdder
# Loading ../tbs/multiplierUnit/work.adder
# Loading ../tbs/multiplierUnit/work.syncCounter
# Loading ../tbs/multiplierUnit/work.fullAdder
# WARNING: No extended dataflow license exists
# ** Error: (vish-4014) No objects found matching '/tb_multiplierUnit/DUT/multiplierDP/notMultipliand_to_kernelLogic'.
# Error in macro ./sim/multiplier.do line 18
# (vish-4014) No objects found matching '/tb_multiplierUnit/DUT/multiplierDP/notMultipliand_to_kernelLogic'.
#     while executing
# "add wave sim:/tb_multiplierUnit/DUT/multiplierDP/notMultipliand_to_kernelLogic"
do multiplier.do
# ** Warning: (vlib-34) Library already exists at "../tbs/multiplierUnit/work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:32:37 on Aug 26,2019
# vlog -reportprogress 300 -work ../tbs/multiplierUnit/work ../src/components/adder.sv ../src/components/carrySaveAdder.sv ../src/components/comparator.sv ../src/components/divOvfDetectBlock.sv ../src/components/divZeroDetect.sv ../src/components/fullAdder.sv ../src/components/kernelLogic.sv ../src/components/mux2to1.sv ../src/components/mux4to1.sv ../src/components/register.sv ../src/components/shiftRegister.sv ../src/components/syncCounter.sv 
# -- Compiling module adder
# -- Compiling module carrySaveAdder
# -- Compiling module comparator
# -- Compiling module divOvfDetectBlock
# -- Compiling module divZeroDetect
# -- Compiling module fullAdder
# -- Compiling module kernelLogic
# -- Compiling module mux2to1
# -- Compiling module mux4to1
# -- Compiling module register
# -- Compiling module shiftRegister
# -- Compiling module syncCounter
# 
# Top level modules:
# 	adder
# 	carrySaveAdder
# 	comparator
# 	divOvfDetectBlock
# 	divZeroDetect
# 	kernelLogic
# 	mux2to1
# 	mux4to1
# 	register
# 	shiftRegister
# 	syncCounter
# End time: 15:32:37 on Aug 26,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:32:37 on Aug 26,2019
# vlog -reportprogress 300 -work ../tbs/multiplierUnit/work ../src/MultiplierUnit.sv 
# -- Compiling module MultiplierUnit
# 
# Top level modules:
# 	MultiplierUnit
# End time: 15:32:37 on Aug 26,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:32:37 on Aug 26,2019
# vlog -reportprogress 300 -work ../tbs/multiplierUnit/work ../src/MultiplierUnitDP.sv 
# -- Compiling module MultiplierUnitDP
# 
# Top level modules:
# 	MultiplierUnitDP
# End time: 15:32:37 on Aug 26,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:32:37 on Aug 26,2019
# vlog -reportprogress 300 -work ../tbs/multiplierUnit/work ../tbs/multiplierUnit/tb_multiplierUnit.sv 
# -- Compiling module tb_multiplierUnit
# 
# Top level modules:
# 	tb_multiplierUnit
# End time: 15:32:37 on Aug 26,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 15:32:37 on Aug 26,2019, Elapsed time: 0:00:40
# Errors: 3, Warnings: 1
# vsim -c ../tbs/multiplierUnit/work.tb_multiplierUnit 
# Start time: 15:32:37 on Aug 26,2019
# Loading sv_std.std
# Loading ../tbs/multiplierUnit/work.tb_multiplierUnit
# Loading ../tbs/multiplierUnit/work.MultiplierUnit
# Loading ../tbs/multiplierUnit/work.MultiplierUnitDP
# Loading ../tbs/multiplierUnit/work.register
# Loading ../tbs/multiplierUnit/work.kernelLogic
# Loading ../tbs/multiplierUnit/work.mux2to1
# Loading ../tbs/multiplierUnit/work.carrySaveAdder
# Loading ../tbs/multiplierUnit/work.adder
# Loading ../tbs/multiplierUnit/work.syncCounter
# Loading ../tbs/multiplierUnit/work.fullAdder
# WARNING: No extended dataflow license exists
# ** Error: (vish-4014) No objects found matching '/tb_multiplierUnit/DUT/multiplierDP/leftAdd_to_outReg'.
# Error in macro ./sim/multiplier.do line 30
# (vish-4014) No objects found matching '/tb_multiplierUnit/DUT/multiplierDP/leftAdd_to_outReg'.
#     while executing
# "add wave sim:/tb_multiplierUnit/DUT/multiplierDP/leftAdd_to_outReg"
do multiplier.do
# ** Warning: (vlib-34) Library already exists at "../tbs/multiplierUnit/work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:33:00 on Aug 26,2019
# vlog -reportprogress 300 -work ../tbs/multiplierUnit/work ../src/components/adder.sv ../src/components/carrySaveAdder.sv ../src/components/comparator.sv ../src/components/divOvfDetectBlock.sv ../src/components/divZeroDetect.sv ../src/components/fullAdder.sv ../src/components/kernelLogic.sv ../src/components/mux2to1.sv ../src/components/mux4to1.sv ../src/components/register.sv ../src/components/shiftRegister.sv ../src/components/syncCounter.sv 
# -- Compiling module adder
# -- Compiling module carrySaveAdder
# -- Compiling module comparator
# -- Compiling module divOvfDetectBlock
# -- Compiling module divZeroDetect
# -- Compiling module fullAdder
# -- Compiling module kernelLogic
# -- Compiling module mux2to1
# -- Compiling module mux4to1
# -- Compiling module register
# -- Compiling module shiftRegister
# -- Compiling module syncCounter
# 
# Top level modules:
# 	adder
# 	carrySaveAdder
# 	comparator
# 	divOvfDetectBlock
# 	divZeroDetect
# 	kernelLogic
# 	mux2to1
# 	mux4to1
# 	register
# 	shiftRegister
# 	syncCounter
# End time: 15:33:00 on Aug 26,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:33:00 on Aug 26,2019
# vlog -reportprogress 300 -work ../tbs/multiplierUnit/work ../src/MultiplierUnit.sv 
# -- Compiling module MultiplierUnit
# 
# Top level modules:
# 	MultiplierUnit
# End time: 15:33:00 on Aug 26,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:33:00 on Aug 26,2019
# vlog -reportprogress 300 -work ../tbs/multiplierUnit/work ../src/MultiplierUnitDP.sv 
# -- Compiling module MultiplierUnitDP
# 
# Top level modules:
# 	MultiplierUnitDP
# End time: 15:33:00 on Aug 26,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:33:00 on Aug 26,2019
# vlog -reportprogress 300 -work ../tbs/multiplierUnit/work ../tbs/multiplierUnit/tb_multiplierUnit.sv 
# -- Compiling module tb_multiplierUnit
# 
# Top level modules:
# 	tb_multiplierUnit
# End time: 15:33:00 on Aug 26,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 15:33:00 on Aug 26,2019, Elapsed time: 0:00:23
# Errors: 3, Warnings: 1
# vsim -c ../tbs/multiplierUnit/work.tb_multiplierUnit 
# Start time: 15:33:00 on Aug 26,2019
# Loading sv_std.std
# Loading ../tbs/multiplierUnit/work.tb_multiplierUnit
# Loading ../tbs/multiplierUnit/work.MultiplierUnit
# Loading ../tbs/multiplierUnit/work.MultiplierUnitDP
# Loading ../tbs/multiplierUnit/work.register
# Loading ../tbs/multiplierUnit/work.kernelLogic
# Loading ../tbs/multiplierUnit/work.mux2to1
# Loading ../tbs/multiplierUnit/work.carrySaveAdder
# Loading ../tbs/multiplierUnit/work.adder
# Loading ../tbs/multiplierUnit/work.syncCounter
# Loading ../tbs/multiplierUnit/work.fullAdder
# WARNING: No extended dataflow license exists
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Note: $stop    : ../tbs/multiplierUnit/tb_multiplierUnit.sv(41)
#    Time: 395 ns  Iteration: 1  Instance: /tb_multiplierUnit
# Break in Module tb_multiplierUnit at ../tbs/multiplierUnit/tb_multiplierUnit.sv line 41
do multiplier.do
# ** Warning: (vlib-34) Library already exists at "../tbs/multiplierUnit/work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:35:01 on Aug 26,2019
# vlog -reportprogress 300 -work ../tbs/multiplierUnit/work ../src/components/adder.sv ../src/components/carrySaveAdder.sv ../src/components/comparator.sv ../src/components/divOvfDetectBlock.sv ../src/components/divZeroDetect.sv ../src/components/fullAdder.sv ../src/components/kernelLogic.sv ../src/components/mux2to1.sv ../src/components/mux4to1.sv ../src/components/register.sv ../src/components/shiftRegister.sv ../src/components/syncCounter.sv 
# -- Compiling module adder
# -- Compiling module carrySaveAdder
# -- Compiling module comparator
# -- Compiling module divOvfDetectBlock
# -- Compiling module divZeroDetect
# -- Compiling module fullAdder
# -- Compiling module kernelLogic
# -- Compiling module mux2to1
# -- Compiling module mux4to1
# -- Compiling module register
# -- Compiling module shiftRegister
# -- Compiling module syncCounter
# 
# Top level modules:
# 	adder
# 	carrySaveAdder
# 	comparator
# 	divOvfDetectBlock
# 	divZeroDetect
# 	kernelLogic
# 	mux2to1
# 	mux4to1
# 	register
# 	shiftRegister
# 	syncCounter
# End time: 15:35:01 on Aug 26,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:35:01 on Aug 26,2019
# vlog -reportprogress 300 -work ../tbs/multiplierUnit/work ../src/MultiplierUnit.sv 
# -- Compiling module MultiplierUnit
# 
# Top level modules:
# 	MultiplierUnit
# End time: 15:35:01 on Aug 26,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:35:01 on Aug 26,2019
# vlog -reportprogress 300 -work ../tbs/multiplierUnit/work ../src/MultiplierUnitDP.sv 
# -- Compiling module MultiplierUnitDP
# 
# Top level modules:
# 	MultiplierUnitDP
# End time: 15:35:01 on Aug 26,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:35:01 on Aug 26,2019
# vlog -reportprogress 300 -work ../tbs/multiplierUnit/work ../tbs/multiplierUnit/tb_multiplierUnit.sv 
# -- Compiling module tb_multiplierUnit
# 
# Top level modules:
# 	tb_multiplierUnit
# End time: 15:35:01 on Aug 26,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 15:35:01 on Aug 26,2019, Elapsed time: 0:02:01
# Errors: 0, Warnings: 2
# vsim -c ../tbs/multiplierUnit/work.tb_multiplierUnit 
# Start time: 15:35:01 on Aug 26,2019
# Loading sv_std.std
# Loading ../tbs/multiplierUnit/work.tb_multiplierUnit
# Loading ../tbs/multiplierUnit/work.MultiplierUnit
# Loading ../tbs/multiplierUnit/work.MultiplierUnitDP
# Loading ../tbs/multiplierUnit/work.register
# Loading ../tbs/multiplierUnit/work.kernelLogic
# Loading ../tbs/multiplierUnit/work.mux2to1
# Loading ../tbs/multiplierUnit/work.carrySaveAdder
# Loading ../tbs/multiplierUnit/work.adder
# Loading ../tbs/multiplierUnit/work.syncCounter
# Loading ../tbs/multiplierUnit/work.fullAdder
# WARNING: No extended dataflow license exists
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Note: $stop    : ../tbs/multiplierUnit/tb_multiplierUnit.sv(41)
#    Time: 395 ns  Iteration: 1  Instance: /tb_multiplierUnit
# Break in Module tb_multiplierUnit at ../tbs/multiplierUnit/tb_multiplierUnit.sv line 41
do multiplier.do
# ** Warning: (vlib-34) Library already exists at "../tbs/multiplierUnit/work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:39:36 on Aug 26,2019
# vlog -reportprogress 300 -work ../tbs/multiplierUnit/work ../src/components/adder.sv ../src/components/carrySaveAdder.sv ../src/components/comparator.sv ../src/components/divOvfDetectBlock.sv ../src/components/divZeroDetect.sv ../src/components/fullAdder.sv ../src/components/kernelLogic.sv ../src/components/mux2to1.sv ../src/components/mux4to1.sv ../src/components/register.sv ../src/components/shiftRegister.sv ../src/components/syncCounter.sv 
# -- Compiling module adder
# -- Compiling module carrySaveAdder
# -- Compiling module comparator
# -- Compiling module divOvfDetectBlock
# -- Compiling module divZeroDetect
# -- Compiling module fullAdder
# -- Compiling module kernelLogic
# -- Compiling module mux2to1
# -- Compiling module mux4to1
# -- Compiling module register
# -- Compiling module shiftRegister
# -- Compiling module syncCounter
# 
# Top level modules:
# 	adder
# 	carrySaveAdder
# 	comparator
# 	divOvfDetectBlock
# 	divZeroDetect
# 	kernelLogic
# 	mux2to1
# 	mux4to1
# 	register
# 	shiftRegister
# 	syncCounter
# End time: 15:39:36 on Aug 26,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:39:36 on Aug 26,2019
# vlog -reportprogress 300 -work ../tbs/multiplierUnit/work ../src/MultiplierUnit.sv 
# -- Compiling module MultiplierUnit
# 
# Top level modules:
# 	MultiplierUnit
# End time: 15:39:36 on Aug 26,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:39:36 on Aug 26,2019
# vlog -reportprogress 300 -work ../tbs/multiplierUnit/work ../src/MultiplierUnitDP.sv 
# -- Compiling module MultiplierUnitDP
# 
# Top level modules:
# 	MultiplierUnitDP
# End time: 15:39:36 on Aug 26,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:39:36 on Aug 26,2019
# vlog -reportprogress 300 -work ../tbs/multiplierUnit/work ../tbs/multiplierUnit/tb_multiplierUnit.sv 
# -- Compiling module tb_multiplierUnit
# 
# Top level modules:
# 	tb_multiplierUnit
# End time: 15:39:36 on Aug 26,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 15:39:36 on Aug 26,2019, Elapsed time: 0:04:35
# Errors: 0, Warnings: 2
# vsim -c ../tbs/multiplierUnit/work.tb_multiplierUnit 
# Start time: 15:39:36 on Aug 26,2019
# Loading sv_std.std
# Loading ../tbs/multiplierUnit/work.tb_multiplierUnit
# Loading ../tbs/multiplierUnit/work.MultiplierUnit
# Loading ../tbs/multiplierUnit/work.MultiplierUnitDP
# Loading ../tbs/multiplierUnit/work.register
# Loading ../tbs/multiplierUnit/work.kernelLogic
# Loading ../tbs/multiplierUnit/work.mux2to1
# Loading ../tbs/multiplierUnit/work.carrySaveAdder
# Loading ../tbs/multiplierUnit/work.adder
# Loading ../tbs/multiplierUnit/work.syncCounter
# Loading ../tbs/multiplierUnit/work.fullAdder
# WARNING: No extended dataflow license exists
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Note: $stop    : ../tbs/multiplierUnit/tb_multiplierUnit.sv(41)
#    Time: 395 ns  Iteration: 1  Instance: /tb_multiplierUnit
# Break in Module tb_multiplierUnit at ../tbs/multiplierUnit/tb_multiplierUnit.sv line 41
do multiplier.do
# ** Warning: (vlib-34) Library already exists at "../tbs/multiplierUnit/work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:40:30 on Aug 26,2019
# vlog -reportprogress 300 -work ../tbs/multiplierUnit/work ../src/components/adder.sv ../src/components/carrySaveAdder.sv ../src/components/comparator.sv ../src/components/divOvfDetectBlock.sv ../src/components/divZeroDetect.sv ../src/components/fullAdder.sv ../src/components/kernelLogic.sv ../src/components/mux2to1.sv ../src/components/mux4to1.sv ../src/components/register.sv ../src/components/shiftRegister.sv ../src/components/syncCounter.sv 
# -- Compiling module adder
# -- Compiling module carrySaveAdder
# -- Compiling module comparator
# -- Compiling module divOvfDetectBlock
# -- Compiling module divZeroDetect
# -- Compiling module fullAdder
# -- Compiling module kernelLogic
# -- Compiling module mux2to1
# -- Compiling module mux4to1
# -- Compiling module register
# -- Compiling module shiftRegister
# -- Compiling module syncCounter
# 
# Top level modules:
# 	adder
# 	carrySaveAdder
# 	comparator
# 	divOvfDetectBlock
# 	divZeroDetect
# 	kernelLogic
# 	mux2to1
# 	mux4to1
# 	register
# 	shiftRegister
# 	syncCounter
# End time: 15:40:30 on Aug 26,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:40:30 on Aug 26,2019
# vlog -reportprogress 300 -work ../tbs/multiplierUnit/work ../src/MultiplierUnit.sv 
# -- Compiling module MultiplierUnit
# 
# Top level modules:
# 	MultiplierUnit
# End time: 15:40:30 on Aug 26,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:40:30 on Aug 26,2019
# vlog -reportprogress 300 -work ../tbs/multiplierUnit/work ../src/MultiplierUnitDP.sv 
# -- Compiling module MultiplierUnitDP
# 
# Top level modules:
# 	MultiplierUnitDP
# End time: 15:40:30 on Aug 26,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:40:30 on Aug 26,2019
# vlog -reportprogress 300 -work ../tbs/multiplierUnit/work ../tbs/multiplierUnit/tb_multiplierUnit.sv 
# -- Compiling module tb_multiplierUnit
# 
# Top level modules:
# 	tb_multiplierUnit
# End time: 15:40:30 on Aug 26,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 15:40:30 on Aug 26,2019, Elapsed time: 0:00:54
# Errors: 0, Warnings: 2
# vsim -c ../tbs/multiplierUnit/work.tb_multiplierUnit 
# Start time: 15:40:30 on Aug 26,2019
# Loading sv_std.std
# Loading ../tbs/multiplierUnit/work.tb_multiplierUnit
# Loading ../tbs/multiplierUnit/work.MultiplierUnit
# Loading ../tbs/multiplierUnit/work.MultiplierUnitDP
# Loading ../tbs/multiplierUnit/work.register
# Loading ../tbs/multiplierUnit/work.kernelLogic
# Loading ../tbs/multiplierUnit/work.mux2to1
# Loading ../tbs/multiplierUnit/work.carrySaveAdder
# Loading ../tbs/multiplierUnit/work.adder
# Loading ../tbs/multiplierUnit/work.syncCounter
# Loading ../tbs/multiplierUnit/work.fullAdder
# WARNING: No extended dataflow license exists
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Note: $stop    : ../tbs/multiplierUnit/tb_multiplierUnit.sv(41)
#    Time: 395 ns  Iteration: 1  Instance: /tb_multiplierUnit
# Break in Module tb_multiplierUnit at ../tbs/multiplierUnit/tb_multiplierUnit.sv line 41
