NDFramePage.OnPageTitleLoaded("File18:uvm_vreg_field.svh","uvm_vreg_field.svh");NDSummary.OnSummaryLoaded("File18:uvm_vreg_field.svh",[["SystemVerilog","SystemVerilog"]],[["Classes","Class"],["Functions","Function"],["Groups","Group"],["Sections","Section"],["Types","Type"]],[[17,0,3,"Virtual Register Field Classes","Virtual_Register_Field_Classes"],[18,0,0,"uvm_vreg_field","uvm_vreg_field"],[19,0,2,"initialization","uvm_vreg_field.initialization"],[20,0,1,"new","uvm_vreg_field.new"],[21,0,1,"configure","uvm_vreg_field.configure"],[22,0,2,"Introspection","uvm_vreg_field.Introspection"],[23,0,1,"get_name","uvm_vreg_field.get_name"],[24,0,1,"get_full_name","uvm_vreg_field.get_full_name"],[25,0,1,"get_parent","uvm_vreg_field.get_parent"],[26,0,1,"get_lsb_pos_in_register","uvm_vreg_field.get_lsb_pos_in_register"],[27,0,1,"get_n_bits","uvm_vreg_field.get_n_bits"],[28,0,1,"get_access","uvm_vreg_field.get_access"],[29,0,2,"HDL Access","uvm_vreg_field.HDL_Access"],[30,0,2,"Callbacks","uvm_vreg_field.Callbacks"],[31,0,0,"uvm_vreg_field_cbs","uvm_vreg_field_cbs"],[32,0,2,"Types","uvm_vreg_field_cbs.Types"],[33,0,4,"uvm_vreg_field_cb","uvm_vreg_field_cbs.uvm_vreg_field_cb"],[34,0,4,"uvm_vreg_field_cb_iter","uvm_vreg_field_cbs.uvm_vreg_field_cb_iter"]]);