module partsel_00167(ctrl, s0, s1, s2, s3, x0, x1, x2, x3, y);
  input [3:0] ctrl;
  input [2:0] s0;
  input [2:0] s1;
  input [2:0] s2;
  input [2:0] s3;
  input [31:0] x0;
  input signed [31:0] x1;
  input [31:0] x2;
  input signed [31:0] x3;
  wire signed [29:7] x4;
  wire signed [24:7] x5;
  wire [29:5] x6;
  wire [31:2] x7;
  wire [4:26] x8;
  wire [30:0] x9;
  wire [1:28] x10;
  wire signed [5:27] x11;
  wire signed [29:3] x12;
  wire [2:28] x13;
  wire [1:26] x14;
  wire [4:29] x15;
  output [127:0] y;
  wire [31:0] y0;
  wire signed [31:0] y1;
  wire [31:0] y2;
  wire [31:0] y3;
  assign y = {y0,y1,y2,y3};
  localparam signed [1:24] p0 = 136598753;
  localparam signed [7:29] p1 = 601642171;
  localparam signed [1:25] p2 = 660147511;
  localparam signed [28:4] p3 = 515736925;
  assign x4 = (({(p2[17 -: 1] | {2{p0[17 -: 3]}}), (!ctrl[2] || !ctrl[0] && !ctrl[2] ? x1[18] : x0[5 + s2 +: 3])} + x1[5 + s2]) | (({2{(!ctrl[0] && ctrl[1] && !ctrl[1] ? (p1[4 + s2] + x0[14 -: 2]) : p1[16 + s0 +: 2])}} + p2[4 + s1]) + x1[10 + s2]));
  assign x5 = (x4[14 + s1 -: 4] + (p0[12 + s1] & p2[13 + s1 -: 3]));
  assign x6 = (p3[15 + s3] + (ctrl[2] || ctrl[3] && !ctrl[1] ? (x5[12 + s0] - x4[12 + s0]) : (((!ctrl[2] && ctrl[2] && ctrl[0] ? p0 : (x0[3 + s2 +: 6] ^ x4)) & x0[9]) & x2[18 -: 4])));
  assign x7 = x2[10 + s1 -: 7];
  assign x8 = x5[19];
  assign x9 = p3[19 +: 1];
  assign x10 = p1;
  assign x11 = (x3[4 + s2 +: 1] - p1[4 + s1 +: 3]);
  assign x12 = x5[21 + s2 -: 3];
  assign x13 = (x4[5 + s3] & ({((x9[20 + s2 +: 2] - (p3[5 + s0 +: 7] & x7[14 + s2])) ^ p3[26 + s1 -: 5]), (ctrl[1] || ctrl[2] && !ctrl[3] ? x8 : (p3 | p3[9 +: 2]))} ^ (((x11[13 + s1 -: 8] & x7[15 +: 3]) & p0[10 + s1 -: 8]) & p0)));
  assign x14 = (p2[10 + s1] - ({2{x4[14 + s3]}} & p3[14 + s1 +: 1]));
  assign x15 = (p2 | x5[13 + s2 +: 6]);
  assign y0 = p0[6 + s1 +: 5];
  assign y1 = x1[11];
  assign y2 = {p1[8], x7[24 + s1 +: 5]};
  assign y3 = (ctrl[2] && ctrl[0] && ctrl[2] ? (!ctrl[3] || !ctrl[2] && !ctrl[1] ? {(x2[29 + s1 -: 4] - x9), p3} : p0[31 + s1 +: 1]) : x7[21 -: 4]);
endmodule
