{
    "MlibObjs": {},
    "PrevCompiledModules": {
        "intf_sdram": {
            "RuFh3_d": {
                "bytes": 8567,
                "mod": "intf_sdram",
                "out": "RuFh3_d.o",
                "mode": 4,
                "archive": "archive.8/_prev_archive_1.a",
                "checksum": 0
            }
        },
        "std": {
            "reYIK_d": {
                "bytes": 41675,
                "mod": "std",
                "out": "reYIK_d.o",
                "mode": 4,
                "archive": "archive.8/_prev_archive_1.a",
                "checksum": 0
            }
        },
        "inft_sdrcntrl": {
            "xqeUE_d": {
                "bytes": 7216,
                "mod": "inft_sdrcntrl",
                "out": "xqeUE_d.o",
                "mode": 4,
                "archive": "archive.8/_4941_archive_1.a",
                "checksum": 0
            }
        },
        "top": {
            "Emx8S_d": {
                "bytes": 6586,
                "mod": "top",
                "out": "Emx8S_d.o",
                "mode": 4,
                "archive": "archive.8/_4941_archive_1.a",
                "checksum": 0
            }
        },
        "...MASTER...": {
            "amcQw_d": {
                "bytes": 7726,
                "mod": "...MASTER...",
                "out": "objs/amcQw_d.o",
                "mode": 4,
                "checksum": 0
            }
        }
    },
    "Misc": {
        "csrc_abs": "/mnt/vol_NFS_Zener/WD_ESPEC/fparis/MP6134_SDRAM_Controller/sdr_ctrl/trunk/verif/tb/csrc",
        "cwd": "/mnt/vol_NFS_Zener/WD_ESPEC/fparis/MP6134_SDRAM_Controller/sdr_ctrl/trunk/verif/tb",
        "csrc": "csrc",
        "daidir": "simv.daidir",
        "default_output_dir": "csrc",
        "daidir_abs": "/mnt/vol_NFS_Zener/WD_ESPEC/fparis/MP6134_SDRAM_Controller/sdr_ctrl/trunk/verif/tb/simv.daidir",
        "archive_dir": "archive.8"
    },
    "NameTable": {
        "inft_sdrcntrl": [
            "inft_sdrcntrl",
            "xqeUE",
            "module",
            2
        ],
        "intf_sdram": [
            "intf_sdram",
            "RuFh3",
            "module",
            4
        ],
        "std": [
            "std",
            "reYIK",
            "module",
            1
        ],
        "top": [
            "top",
            "Emx8S",
            "module",
            8
        ],
        "intf_wishBone": [
            "intf_wishBone",
            "ypVrV",
            "module",
            6
        ],
        "...MASTER...": [
            "SIM",
            "amcQw",
            "module",
            7
        ]
    },
    "CompileStrategy": "fullobj",
    "CurCompileUdps": {},
    "stat": {
        "ru_self_cgstart": {
            "ru_utime_sec": 0.069988999999999996,
            "ru_nivcsw": 24,
            "ru_stime_sec": 0.065989000000000006,
            "ru_maxrss_kb": 65064,
            "ru_minflt": 21690,
            "ru_nvcsw": 280,
            "ru_majflt": 0
        },
        "mopSpeed": 25504.250708451404,
        "Frontend(%)": 70.000200032005111,
        "nQuads": 327,
        "ru_childs_end": {
            "ru_utime_sec": 0.004999,
            "ru_nivcsw": 8,
            "ru_stime_sec": 0.015997000000000001,
            "ru_maxrss_kb": 21224,
            "ru_minflt": 4126,
            "ru_nvcsw": 35,
            "ru_majflt": 0
        },
        "outputSizePerQuad": 381.1926605504587,
        "ru_childs_cgstart": {
            "ru_utime_sec": 0.0019989999999999999,
            "ru_nivcsw": 6,
            "ru_stime_sec": 0.012997999999999999,
            "ru_maxrss_kb": 19380,
            "ru_minflt": 3614,
            "ru_nvcsw": 28,
            "ru_majflt": 0
        },
        "nMops": 765,
        "quadSpeed": 10901.816969494914,
        "totalObjSize": 124650,
        "CodeGen(%)": 29.999799967994885,
        "ru_self_end": {
            "ru_utime_sec": 0.099984000000000003,
            "ru_nivcsw": 30,
            "ru_stime_sec": 0.085986000000000007,
            "ru_maxrss_kb": 71980,
            "ru_minflt": 24504,
            "ru_nvcsw": 389,
            "ru_majflt": 0
        },
        "mop/quad": 2.3394495412844036,
        "peak_mem_kb": 232908
    },
    "SIMBData": {
        "out": "amcQwB.o",
        "bytes": 100053,
        "archive": "archive.8/_4941_archive_1.a"
    },
    "CurCompileModules": [
        "...MASTER...",
        "std",
        "intf_sdram",
        "intf_wishBone",
        "intf_wishBone",
        "inft_sdrcntrl",
        "inft_sdrcntrl",
        "top",
        "top"
    ],
    "LVLData": [
        "SIM"
    ],
    "PEModules": [],
    "CompileProcesses": [
        "cgproc.4941.json"
    ],
    "CompileStatus": "Successful"
}