// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition"

// DATE "06/18/2024 09:57:56"

// 
// Device: Altera 5CSEMA5F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module processor_2 (
	DIN,
	Resetn,
	Clock,
	Run,
	ADDR,
	DOUT,
	W,
	Done);
input 	[8:0] DIN;
input 	Resetn;
input 	Clock;
input 	Run;
output 	[8:0] ADDR;
output 	[8:0] DOUT;
output 	W;
output 	Done;

// Design Ports Information
// ADDR[0]	=>  Location: PIN_AJ22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[1]	=>  Location: PIN_Y18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[2]	=>  Location: PIN_AH25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[3]	=>  Location: PIN_AA18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[4]	=>  Location: PIN_AK23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[5]	=>  Location: PIN_AK24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[6]	=>  Location: PIN_AC18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[7]	=>  Location: PIN_AG25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[8]	=>  Location: PIN_AC20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DOUT[0]	=>  Location: PIN_AE18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DOUT[1]	=>  Location: PIN_AG23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DOUT[2]	=>  Location: PIN_AE23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DOUT[3]	=>  Location: PIN_AG22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DOUT[4]	=>  Location: PIN_AH22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DOUT[5]	=>  Location: PIN_Y17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DOUT[6]	=>  Location: PIN_AE19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DOUT[7]	=>  Location: PIN_AE22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DOUT[8]	=>  Location: PIN_AF23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// W	=>  Location: PIN_AJ25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Done	=>  Location: PIN_AF20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Clock	=>  Location: PIN_Y27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Resetn	=>  Location: PIN_AK22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DIN[8]	=>  Location: PIN_AK26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DIN[6]	=>  Location: PIN_AK21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DIN[7]	=>  Location: PIN_AJ26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DIN[0]	=>  Location: PIN_AJ24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Run	=>  Location: PIN_AD19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DIN[1]	=>  Location: PIN_AF24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DIN[2]	=>  Location: PIN_AH23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DIN[3]	=>  Location: PIN_AF21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DIN[4]	=>  Location: PIN_AA19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DIN[5]	=>  Location: PIN_AH24,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \Clock~input_o ;
wire \Clock~inputCLKENA0_outclk ;
wire \DIN[0]~input_o ;
wire \DIN[7]~input_o ;
wire \Run~input_o ;
wire \Resetn~input_o ;
wire \Tstep_Q.T3~DUPLICATE_q ;
wire \DIN[8]~input_o ;
wire \Tstep_Q.T4~q ;
wire \Tstep_D.T5~0_combout ;
wire \Tstep_Q.T5~DUPLICATE_q ;
wire \DIN[6]~input_o ;
wire \Selector11~0_combout ;
wire \Tstep_D.T4~0_combout ;
wire \Tstep_Q.T4~DUPLICATE_q ;
wire \Selector0~0_combout ;
wire \Tstep_Q.T0~q ;
wire \Tstep_D.T1~0_combout ;
wire \Tstep_Q.T1~q ;
wire \Tstep_Q.T2~q ;
wire \DIN[3]~input_o ;
wire \add_sub~0_combout ;
wire \add_sub~1_combout ;
wire \DIN[5]~input_o ;
wire \DIN[4]~input_o ;
wire \counter|Add0~1_sumout ;
wire \decX|Decoder0~1_combout ;
wire \Selector11~2_combout ;
wire \mux|Equal0~0_combout ;
wire \Selector19~0_combout ;
wire \counter|Q[0]~0_combout ;
wire \counter|Add0~2 ;
wire \counter|Add0~5_sumout ;
wire \DIN[1]~input_o ;
wire \DIN[2]~input_o ;
wire \Selector1~0_combout ;
wire \Tstep_Q.T3~q ;
wire \Selector1~5_combout ;
wire \Selector16~0_combout ;
wire \Mux6~0_combout ;
wire \Selector1~2_combout ;
wire \Selector1~1_combout ;
wire \Selector5~0_combout ;
wire \Selector5~1_combout ;
wire \Selector4~0_combout ;
wire \Selector4~1_combout ;
wire \Selector4~2_combout ;
wire \decY|Decoder0~1_combout ;
wire \Selector8~0_combout ;
wire \Mux7~0_combout ;
wire \Selector8~1_combout ;
wire \Selector3~2_combout ;
wire \Selector3~3_combout ;
wire \Selector3~4_combout ;
wire \Selector3~0_combout ;
wire \Selector3~1_combout ;
wire \Selector3~5_combout ;
wire \Selector2~0_combout ;
wire \Selector2~1_combout ;
wire \Selector2~3_combout ;
wire \Selector2~2_combout ;
wire \Selector2~4_combout ;
wire \Selector1~4_combout ;
wire \Selector1~3_combout ;
wire \Selector1~6_combout ;
wire \mux|Equal3~0_combout ;
wire \Selector17~0_combout ;
wire \Selector6~0_combout ;
wire \Selector6~1_combout ;
wire \Selector16~1_combout ;
wire \reg_5|Q[1]~feeder_combout ;
wire \Selector17~1_combout ;
wire \mux|Selector7~2_combout ;
wire \Selector15~0_combout ;
wire \mux|Equal3~1_combout ;
wire \mux|Equal2~2_combout ;
wire \Selector14~0_combout ;
wire \decY|Decoder0~0_combout ;
wire \decX|Decoder0~0_combout ;
wire \Selector7~0_combout ;
wire \mux|Equal2~0_combout ;
wire \mux|Equal2~1_combout ;
wire \mux|Selector7~0_combout ;
wire \mux|Equal0~2_combout ;
wire \mux|Equal0~1_combout ;
wire \Selector12~0_combout ;
wire \Selector18~0_combout ;
wire \mux|Selector7~1_combout ;
wire \Tstep_Q.T5~q ;
wire \A_in~0_combout ;
wire \alu|add_or_sub[1].FA|s~combout ;
wire \mux|Selector7~3_combout ;
wire \Selector13~0_combout ;
wire \mux|Equal7~0_combout ;
wire \mux|Selector7~4_combout ;
wire \counter|Add0~6 ;
wire \counter|Add0~9_sumout ;
wire \alu|add_or_sub[1].FA|cout~combout ;
wire \alu|comb~0_combout ;
wire \alu|add_or_sub[2].FA|s~combout ;
wire \mux|Selector6~3_combout ;
wire \mux|Selector6~4_combout ;
wire \mux|Selector6~0_combout ;
wire \mux|Selector6~1_combout ;
wire \mux|Selector6~2_combout ;
wire \counter|Add0~10 ;
wire \counter|Add0~13_sumout ;
wire \mux|Selector5~1_combout ;
wire \alu|comb~1_combout ;
wire \alu|add_or_sub[3].FA|s~combout ;
wire \mux|Selector5~3_combout ;
wire \mux|Selector5~4_combout ;
wire \mux|Selector5~2_combout ;
wire \mux|Selector5~0_combout ;
wire \counter|Add0~14 ;
wire \counter|Add0~17_sumout ;
wire \alu|add_or_sub[4].FA|s~0_combout ;
wire \alu|add_or_sub[4].FA|s~combout ;
wire \mux|Selector4~3_combout ;
wire \mux|Selector4~4_combout ;
wire \reg_6|Q[4]~feeder_combout ;
wire \mux|Selector4~1_combout ;
wire \reg_3|Q[4]~feeder_combout ;
wire \mux|Selector4~0_combout ;
wire \reg_5|Q[4]~feeder_combout ;
wire \mux|Selector4~2_combout ;
wire \alu|comb~2_combout ;
wire \alu|add_or_sub[3].FA|cout~combout ;
wire \alu|add_or_sub[5].FA|s~combout ;
wire \mux|Selector3~3_combout ;
wire \counter|Add0~18 ;
wire \counter|Add0~21_sumout ;
wire \mux|Selector3~4_combout ;
wire \mux|Selector3~1_combout ;
wire \mux|Selector3~0_combout ;
wire \mux|Selector3~2_combout ;
wire \alu|comb~3_combout ;
wire \alu|add_or_sub[6].FA|s~0_combout ;
wire \alu|add_or_sub[6].FA|s~combout ;
wire \mux|Selector2~3_combout ;
wire \counter|Add0~22 ;
wire \counter|Add0~25_sumout ;
wire \mux|Selector2~4_combout ;
wire \reg_3|Q[6]~feeder_combout ;
wire \mux|Selector2~0_combout ;
wire \reg_5|Q[6]~feeder_combout ;
wire \mux|Selector2~2_combout ;
wire \reg_6|Q[6]~feeder_combout ;
wire \reg_0|Q[6]~feeder_combout ;
wire \mux|Selector2~1_combout ;
wire \alu|comb~4_combout ;
wire \mux|Selector1~2_combout ;
wire \counter|Add0~26 ;
wire \counter|Add0~29_sumout ;
wire \mux|Selector1~3_combout ;
wire \mux|Selector1~4_combout ;
wire \mux|Selector1~0_combout ;
wire \reg_6|Q[7]~feeder_combout ;
wire \mux|Selector1~1_combout ;
wire \alu|comb~5_combout ;
wire \alu|add_or_sub[5].FA|cout~combout ;
wire \alu|add_or_sub[7].FA|s~combout ;
wire \mux|Selector0~2_combout ;
wire \counter|Add0~30 ;
wire \counter|Add0~33_sumout ;
wire \mux|Selector0~3_combout ;
wire \mux|Selector0~4_combout ;
wire \mux|Selector0~0_combout ;
wire \mux|Selector0~1_combout ;
wire \alu|add_or_sub[8].FA|s~0_combout ;
wire \alu|add_or_sub[8].FA|s~combout ;
wire \alu|add_or_sub[0].FA|s~0_combout ;
wire \WideOr0~0_combout ;
wire \G_not_zero~combout ;
wire \Selector7~1_combout ;
wire \Selector7~2_combout ;
wire \mux|WideNor0~0_combout ;
wire \mux|WideNor0~1_combout ;
wire \mux|WideNor0~combout ;
wire \mux|Selector8~3_combout ;
wire \mux|Selector8~4_combout ;
wire \reg_6|Q[0]~feeder_combout ;
wire \mux|Selector8~1_combout ;
wire \mux|Selector8~2_combout ;
wire \mux|Selector8~0_combout ;
wire \reg_ADDR|Q[0]~feeder_combout ;
wire \Selector9~0_combout ;
wire \reg_ADDR|Q[1]~feeder_combout ;
wire \reg_ADDR|Q[2]~feeder_combout ;
wire \reg_ADDR|Q[3]~feeder_combout ;
wire \reg_ADDR|Q[4]~feeder_combout ;
wire \reg_ADDR|Q[5]~feeder_combout ;
wire \reg_ADDR|Q[6]~feeder_combout ;
wire \reg_ADDR|Q[7]~feeder_combout ;
wire \reg_ADDR|Q[8]~feeder_combout ;
wire \reg_DOUT|Q[0]~feeder_combout ;
wire \Selector11~1_combout ;
wire \reg_DOUT|Q[3]~feeder_combout ;
wire \reg_DOUT|Q[4]~feeder_combout ;
wire \reg_DOUT|Q[5]~feeder_combout ;
wire \reg_DOUT|Q[6]~feeder_combout ;
wire \reg_DOUT|Q[7]~feeder_combout ;
wire \reg_W|Q[0]~feeder_combout ;
wire [8:0] \counter|Q ;
wire [8:0] \reg_6|Q ;
wire [8:0] \reg_2|Q ;
wire [8:0] \reg_ADDR|Q ;
wire [8:0] \reg_3|Q ;
wire [0:0] \reg_W|Q ;
wire [8:0] \reg_DOUT|Q ;
wire [8:0] \reg_IR|Q ;
wire [8:0] \reg_0|Q ;
wire [8:0] \reg_5|Q ;
wire [8:0] \reg_4|Q ;
wire [8:0] \reg_1|Q ;
wire [8:0] \reg_G|Q ;
wire [8:0] BusWires;
wire [8:0] \reg_A|Q ;


// Location: IOOBUF_X70_Y0_N53
cyclonev_io_obuf \ADDR[0]~output (
	.i(\reg_ADDR|Q [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ADDR[0]),
	.obar());
// synopsys translate_off
defparam \ADDR[0]~output .bus_hold = "false";
defparam \ADDR[0]~output .open_drain_output = "false";
defparam \ADDR[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N2
cyclonev_io_obuf \ADDR[1]~output (
	.i(\reg_ADDR|Q [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ADDR[1]),
	.obar());
// synopsys translate_off
defparam \ADDR[1]~output .bus_hold = "false";
defparam \ADDR[1]~output .open_drain_output = "false";
defparam \ADDR[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y0_N53
cyclonev_io_obuf \ADDR[2]~output (
	.i(\reg_ADDR|Q [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ADDR[2]),
	.obar());
// synopsys translate_off
defparam \ADDR[2]~output .bus_hold = "false";
defparam \ADDR[2]~output .open_drain_output = "false";
defparam \ADDR[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N19
cyclonev_io_obuf \ADDR[3]~output (
	.i(\reg_ADDR|Q [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ADDR[3]),
	.obar());
// synopsys translate_off
defparam \ADDR[3]~output .bus_hold = "false";
defparam \ADDR[3]~output .open_drain_output = "false";
defparam \ADDR[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N36
cyclonev_io_obuf \ADDR[4]~output (
	.i(\reg_ADDR|Q [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ADDR[4]),
	.obar());
// synopsys translate_off
defparam \ADDR[4]~output .bus_hold = "false";
defparam \ADDR[4]~output .open_drain_output = "false";
defparam \ADDR[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N53
cyclonev_io_obuf \ADDR[5]~output (
	.i(\reg_ADDR|Q [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ADDR[5]),
	.obar());
// synopsys translate_off
defparam \ADDR[5]~output .bus_hold = "false";
defparam \ADDR[5]~output .open_drain_output = "false";
defparam \ADDR[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N2
cyclonev_io_obuf \ADDR[6]~output (
	.i(\reg_ADDR|Q [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ADDR[6]),
	.obar());
// synopsys translate_off
defparam \ADDR[6]~output .bus_hold = "false";
defparam \ADDR[6]~output .open_drain_output = "false";
defparam \ADDR[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y0_N36
cyclonev_io_obuf \ADDR[7]~output (
	.i(\reg_ADDR|Q [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ADDR[7]),
	.obar());
// synopsys translate_off
defparam \ADDR[7]~output .bus_hold = "false";
defparam \ADDR[7]~output .open_drain_output = "false";
defparam \ADDR[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X76_Y0_N2
cyclonev_io_obuf \ADDR[8]~output (
	.i(\reg_ADDR|Q [8]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ADDR[8]),
	.obar());
// synopsys translate_off
defparam \ADDR[8]~output .bus_hold = "false";
defparam \ADDR[8]~output .open_drain_output = "false";
defparam \ADDR[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N42
cyclonev_io_obuf \DOUT[0]~output (
	.i(\reg_DOUT|Q [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DOUT[0]),
	.obar());
// synopsys translate_off
defparam \DOUT[0]~output .bus_hold = "false";
defparam \DOUT[0]~output .open_drain_output = "false";
defparam \DOUT[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N36
cyclonev_io_obuf \DOUT[1]~output (
	.i(\reg_DOUT|Q [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DOUT[1]),
	.obar());
// synopsys translate_off
defparam \DOUT[1]~output .bus_hold = "false";
defparam \DOUT[1]~output .open_drain_output = "false";
defparam \DOUT[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y0_N19
cyclonev_io_obuf \DOUT[2]~output (
	.i(\reg_DOUT|Q [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DOUT[2]),
	.obar());
// synopsys translate_off
defparam \DOUT[2]~output .bus_hold = "false";
defparam \DOUT[2]~output .open_drain_output = "false";
defparam \DOUT[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N76
cyclonev_io_obuf \DOUT[3]~output (
	.i(\reg_DOUT|Q [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DOUT[3]),
	.obar());
// synopsys translate_off
defparam \DOUT[3]~output .bus_hold = "false";
defparam \DOUT[3]~output .open_drain_output = "false";
defparam \DOUT[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N93
cyclonev_io_obuf \DOUT[4]~output (
	.i(\reg_DOUT|Q [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DOUT[4]),
	.obar());
// synopsys translate_off
defparam \DOUT[4]~output .bus_hold = "false";
defparam \DOUT[4]~output .open_drain_output = "false";
defparam \DOUT[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N2
cyclonev_io_obuf \DOUT[5]~output (
	.i(\reg_DOUT|Q [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DOUT[5]),
	.obar());
// synopsys translate_off
defparam \DOUT[5]~output .bus_hold = "false";
defparam \DOUT[5]~output .open_drain_output = "false";
defparam \DOUT[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N59
cyclonev_io_obuf \DOUT[6]~output (
	.i(\reg_DOUT|Q [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DOUT[6]),
	.obar());
// synopsys translate_off
defparam \DOUT[6]~output .bus_hold = "false";
defparam \DOUT[6]~output .open_drain_output = "false";
defparam \DOUT[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y0_N2
cyclonev_io_obuf \DOUT[7]~output (
	.i(\reg_DOUT|Q [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DOUT[7]),
	.obar());
// synopsys translate_off
defparam \DOUT[7]~output .bus_hold = "false";
defparam \DOUT[7]~output .open_drain_output = "false";
defparam \DOUT[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N42
cyclonev_io_obuf \DOUT[8]~output (
	.i(\reg_DOUT|Q [8]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DOUT[8]),
	.obar());
// synopsys translate_off
defparam \DOUT[8]~output .bus_hold = "false";
defparam \DOUT[8]~output .open_drain_output = "false";
defparam \DOUT[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N93
cyclonev_io_obuf \W~output (
	.i(\reg_W|Q [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(W),
	.obar());
// synopsys translate_off
defparam \W~output .bus_hold = "false";
defparam \W~output .open_drain_output = "false";
defparam \W~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N2
cyclonev_io_obuf \Done~output (
	.i(\Selector11~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Done),
	.obar());
// synopsys translate_off
defparam \Done~output .bus_hold = "false";
defparam \Done~output .open_drain_output = "false";
defparam \Done~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X89_Y25_N21
cyclonev_io_ibuf \Clock~input (
	.i(Clock),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Clock~input_o ));
// synopsys translate_off
defparam \Clock~input .bus_hold = "false";
defparam \Clock~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G10
cyclonev_clkena \Clock~inputCLKENA0 (
	.inclk(\Clock~input_o ),
	.ena(vcc),
	.outclk(\Clock~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \Clock~inputCLKENA0 .clock_type = "global clock";
defparam \Clock~inputCLKENA0 .disable_mode = "low";
defparam \Clock~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \Clock~inputCLKENA0 .ena_register_power_up = "high";
defparam \Clock~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: IOIBUF_X74_Y0_N75
cyclonev_io_ibuf \DIN[0]~input (
	.i(DIN[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DIN[0]~input_o ));
// synopsys translate_off
defparam \DIN[0]~input .bus_hold = "false";
defparam \DIN[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X76_Y0_N35
cyclonev_io_ibuf \DIN[7]~input (
	.i(DIN[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DIN[7]~input_o ));
// synopsys translate_off
defparam \DIN[7]~input .bus_hold = "false";
defparam \DIN[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X76_Y0_N18
cyclonev_io_ibuf \Run~input (
	.i(Run),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Run~input_o ));
// synopsys translate_off
defparam \Run~input .bus_hold = "false";
defparam \Run~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X68_Y0_N52
cyclonev_io_ibuf \Resetn~input (
	.i(Resetn),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Resetn~input_o ));
// synopsys translate_off
defparam \Resetn~input .bus_hold = "false";
defparam \Resetn~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X73_Y4_N10
dffeas \Tstep_Q.T3~DUPLICATE (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Tstep_Q.T2~q ),
	.clrn(\Resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Tstep_Q.T3~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Tstep_Q.T3~DUPLICATE .is_wysiwyg = "true";
defparam \Tstep_Q.T3~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X76_Y0_N52
cyclonev_io_ibuf \DIN[8]~input (
	.i(DIN[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DIN[8]~input_o ));
// synopsys translate_off
defparam \DIN[8]~input .bus_hold = "false";
defparam \DIN[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X73_Y3_N59
dffeas \reg_IR|Q[8] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DIN[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Tstep_Q.T2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_IR|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_IR|Q[8] .is_wysiwyg = "true";
defparam \reg_IR|Q[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y2_N34
dffeas \Tstep_Q.T4 (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\Tstep_D.T4~0_combout ),
	.asdata(vcc),
	.clrn(\Resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Tstep_Q.T4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Tstep_Q.T4 .is_wysiwyg = "true";
defparam \Tstep_Q.T4 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y2_N45
cyclonev_lcell_comb \Tstep_D.T5~0 (
// Equation(s):
// \Tstep_D.T5~0_combout  = ( \Tstep_Q.T4~q  & ( !\Selector11~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Selector11~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Tstep_Q.T4~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Tstep_D.T5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Tstep_D.T5~0 .extended_lut = "off";
defparam \Tstep_D.T5~0 .lut_mask = 64'h00000000F0F0F0F0;
defparam \Tstep_D.T5~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y2_N47
dffeas \Tstep_Q.T5~DUPLICATE (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\Tstep_D.T5~0_combout ),
	.asdata(vcc),
	.clrn(\Resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Tstep_Q.T5~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Tstep_Q.T5~DUPLICATE .is_wysiwyg = "true";
defparam \Tstep_Q.T5~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X68_Y0_N35
cyclonev_io_ibuf \DIN[6]~input (
	.i(DIN[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DIN[6]~input_o ));
// synopsys translate_off
defparam \DIN[6]~input .bus_hold = "false";
defparam \DIN[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X73_Y4_N5
dffeas \reg_IR|Q[6] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DIN[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Tstep_Q.T2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_IR|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_IR|Q[6] .is_wysiwyg = "true";
defparam \reg_IR|Q[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y2_N12
cyclonev_lcell_comb \Selector11~0 (
// Equation(s):
// \Selector11~0_combout  = ( \Tstep_Q.T3~DUPLICATE_q  & ( \reg_IR|Q [6] & ( (!\reg_IR|Q [8] & (((\Tstep_Q.T5~DUPLICATE_q )))) # (\reg_IR|Q [8] & (!\reg_IR|Q [7] & ((\Tstep_Q.T4~q )))) ) ) ) # ( !\Tstep_Q.T3~DUPLICATE_q  & ( \reg_IR|Q [6] & ( (!\reg_IR|Q [8] 
// & (((\Tstep_Q.T5~DUPLICATE_q )))) # (\reg_IR|Q [8] & (!\reg_IR|Q [7] & ((\Tstep_Q.T4~q )))) ) ) ) # ( \Tstep_Q.T3~DUPLICATE_q  & ( !\reg_IR|Q [6] & ( (!\reg_IR|Q [8] $ (\reg_IR|Q [7])) # (\Tstep_Q.T5~DUPLICATE_q ) ) ) ) # ( !\Tstep_Q.T3~DUPLICATE_q  & ( 
// !\reg_IR|Q [6] & ( (\Tstep_Q.T5~DUPLICATE_q  & (!\reg_IR|Q [8] $ (!\reg_IR|Q [7]))) ) ) )

	.dataa(!\reg_IR|Q [8]),
	.datab(!\reg_IR|Q [7]),
	.datac(!\Tstep_Q.T5~DUPLICATE_q ),
	.datad(!\Tstep_Q.T4~q ),
	.datae(!\Tstep_Q.T3~DUPLICATE_q ),
	.dataf(!\reg_IR|Q [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector11~0 .extended_lut = "off";
defparam \Selector11~0 .lut_mask = 64'h06069F9F0A4E0A4E;
defparam \Selector11~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y2_N33
cyclonev_lcell_comb \Tstep_D.T4~0 (
// Equation(s):
// \Tstep_D.T4~0_combout  = ( \Tstep_Q.T3~DUPLICATE_q  & ( !\Selector11~0_combout  ) )

	.dataa(gnd),
	.datab(!\Selector11~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Tstep_Q.T3~DUPLICATE_q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Tstep_D.T4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Tstep_D.T4~0 .extended_lut = "off";
defparam \Tstep_D.T4~0 .lut_mask = 64'h0000CCCC0000CCCC;
defparam \Tstep_D.T4~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y2_N35
dffeas \Tstep_Q.T4~DUPLICATE (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\Tstep_D.T4~0_combout ),
	.asdata(vcc),
	.clrn(\Resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Tstep_Q.T4~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Tstep_Q.T4~DUPLICATE .is_wysiwyg = "true";
defparam \Tstep_Q.T4~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y2_N36
cyclonev_lcell_comb \Selector0~0 (
// Equation(s):
// \Selector0~0_combout  = ( \Tstep_Q.T0~q  & ( !\Tstep_Q.T5~DUPLICATE_q  & ( (!\Selector11~0_combout ) # ((!\Tstep_Q.T3~DUPLICATE_q  & !\Tstep_Q.T4~DUPLICATE_q )) ) ) ) # ( !\Tstep_Q.T0~q  & ( !\Tstep_Q.T5~DUPLICATE_q  & ( (\Run~input_o  & 
// ((!\Selector11~0_combout ) # ((!\Tstep_Q.T3~DUPLICATE_q  & !\Tstep_Q.T4~DUPLICATE_q )))) ) ) )

	.dataa(!\Run~input_o ),
	.datab(!\Tstep_Q.T3~DUPLICATE_q ),
	.datac(!\Tstep_Q.T4~DUPLICATE_q ),
	.datad(!\Selector11~0_combout ),
	.datae(!\Tstep_Q.T0~q ),
	.dataf(!\Tstep_Q.T5~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector0~0 .extended_lut = "off";
defparam \Selector0~0 .lut_mask = 64'h5540FFC000000000;
defparam \Selector0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y2_N38
dffeas \Tstep_Q.T0 (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\Selector0~0_combout ),
	.asdata(vcc),
	.clrn(\Resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Tstep_Q.T0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Tstep_Q.T0 .is_wysiwyg = "true";
defparam \Tstep_Q.T0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y2_N51
cyclonev_lcell_comb \Tstep_D.T1~0 (
// Equation(s):
// \Tstep_D.T1~0_combout  = ( !\Tstep_Q.T0~q  & ( \Run~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Run~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Tstep_Q.T0~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Tstep_D.T1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Tstep_D.T1~0 .extended_lut = "off";
defparam \Tstep_D.T1~0 .lut_mask = 64'h0F0F0F0F00000000;
defparam \Tstep_D.T1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y2_N53
dffeas \Tstep_Q.T1 (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\Tstep_D.T1~0_combout ),
	.asdata(vcc),
	.clrn(\Resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Tstep_Q.T1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Tstep_Q.T1 .is_wysiwyg = "true";
defparam \Tstep_Q.T1 .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y4_N26
dffeas \Tstep_Q.T2 (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Tstep_Q.T1~q ),
	.clrn(\Resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Tstep_Q.T2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Tstep_Q.T2 .is_wysiwyg = "true";
defparam \Tstep_Q.T2 .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y3_N41
dffeas \reg_IR|Q[7] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DIN[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Tstep_Q.T2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_IR|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_IR|Q[7] .is_wysiwyg = "true";
defparam \reg_IR|Q[7] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X70_Y0_N18
cyclonev_io_ibuf \DIN[3]~input (
	.i(DIN[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DIN[3]~input_o ));
// synopsys translate_off
defparam \DIN[3]~input .bus_hold = "false";
defparam \DIN[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X74_Y4_N23
dffeas \reg_IR|Q[3] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DIN[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Tstep_Q.T2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_IR|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_IR|Q[3] .is_wysiwyg = "true";
defparam \reg_IR|Q[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y2_N57
cyclonev_lcell_comb \add_sub~0 (
// Equation(s):
// \add_sub~0_combout  = ( \reg_IR|Q [7] & ( !\reg_IR|Q [8] & ( \Tstep_Q.T4~DUPLICATE_q  ) ) )

	.dataa(!\Tstep_Q.T4~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\reg_IR|Q [7]),
	.dataf(!\reg_IR|Q [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\add_sub~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \add_sub~0 .extended_lut = "off";
defparam \add_sub~0 .lut_mask = 64'h0000555500000000;
defparam \add_sub~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y4_N39
cyclonev_lcell_comb \add_sub~1 (
// Equation(s):
// \add_sub~1_combout  = ( \reg_IR|Q [6] & ( \add_sub~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\add_sub~0_combout ),
	.datae(gnd),
	.dataf(!\reg_IR|Q [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\add_sub~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \add_sub~1 .extended_lut = "off";
defparam \add_sub~1 .lut_mask = 64'h0000000000FF00FF;
defparam \add_sub~1 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X64_Y0_N52
cyclonev_io_ibuf \DIN[5]~input (
	.i(DIN[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DIN[5]~input_o ));
// synopsys translate_off
defparam \DIN[5]~input .bus_hold = "false";
defparam \DIN[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X72_Y0_N18
cyclonev_io_ibuf \DIN[4]~input (
	.i(DIN[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DIN[4]~input_o ));
// synopsys translate_off
defparam \DIN[4]~input .bus_hold = "false";
defparam \DIN[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X72_Y3_N0
cyclonev_lcell_comb \counter|Add0~1 (
// Equation(s):
// \counter|Add0~1_sumout  = SUM(( \counter|Q [0] ) + ( VCC ) + ( !VCC ))
// \counter|Add0~2  = CARRY(( \counter|Q [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\counter|Q [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\counter|Add0~1_sumout ),
	.cout(\counter|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \counter|Add0~1 .extended_lut = "off";
defparam \counter|Add0~1 .lut_mask = 64'h00000000000000FF;
defparam \counter|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y4_N26
dffeas \reg_IR|Q[5] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DIN[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Tstep_Q.T2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_IR|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_IR|Q[5] .is_wysiwyg = "true";
defparam \reg_IR|Q[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y3_N26
dffeas \reg_IR|Q[4] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DIN[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Tstep_Q.T2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_IR|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_IR|Q[4] .is_wysiwyg = "true";
defparam \reg_IR|Q[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y4_N33
cyclonev_lcell_comb \decX|Decoder0~1 (
// Equation(s):
// \decX|Decoder0~1_combout  = ( \reg_IR|Q [4] & ( (\reg_IR|Q [5] & \reg_IR|Q [3]) ) )

	.dataa(!\reg_IR|Q [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\reg_IR|Q [3]),
	.datae(gnd),
	.dataf(!\reg_IR|Q [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\decX|Decoder0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \decX|Decoder0~1 .extended_lut = "off";
defparam \decX|Decoder0~1 .lut_mask = 64'h0000000000550055;
defparam \decX|Decoder0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y3_N3
cyclonev_lcell_comb \Selector11~2 (
// Equation(s):
// \Selector11~2_combout  = ( \Tstep_Q.T3~DUPLICATE_q  & ( (!\reg_IR|Q [6] & (!\reg_IR|Q [8] $ (\reg_IR|Q [7]))) ) )

	.dataa(gnd),
	.datab(!\reg_IR|Q [8]),
	.datac(!\reg_IR|Q [6]),
	.datad(!\reg_IR|Q [7]),
	.datae(gnd),
	.dataf(!\Tstep_Q.T3~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector11~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector11~2 .extended_lut = "off";
defparam \Selector11~2 .lut_mask = 64'h00000000C030C030;
defparam \Selector11~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y2_N24
cyclonev_lcell_comb \mux|Equal0~0 (
// Equation(s):
// \mux|Equal0~0_combout  = ( \reg_IR|Q [7] & ( \reg_IR|Q [6] & ( (\Tstep_Q.T5~DUPLICATE_q  & !\reg_IR|Q [8]) ) ) ) # ( !\reg_IR|Q [7] & ( \reg_IR|Q [6] & ( (\Tstep_Q.T5~DUPLICATE_q  & !\reg_IR|Q [8]) ) ) ) # ( \reg_IR|Q [7] & ( !\reg_IR|Q [6] & ( 
// (\Tstep_Q.T5~DUPLICATE_q  & !\reg_IR|Q [8]) ) ) ) # ( !\reg_IR|Q [7] & ( !\reg_IR|Q [6] & ( (\Tstep_Q.T5~DUPLICATE_q  & \reg_IR|Q [8]) ) ) )

	.dataa(gnd),
	.datab(!\Tstep_Q.T5~DUPLICATE_q ),
	.datac(!\reg_IR|Q [8]),
	.datad(gnd),
	.datae(!\reg_IR|Q [7]),
	.dataf(!\reg_IR|Q [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux|Equal0~0 .extended_lut = "off";
defparam \mux|Equal0~0 .lut_mask = 64'h0303303030303030;
defparam \mux|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y3_N0
cyclonev_lcell_comb \Selector19~0 (
// Equation(s):
// \Selector19~0_combout  = ( \G_not_zero~combout  & ( (\decX|Decoder0~1_combout  & ((\mux|Equal0~0_combout ) # (\Selector11~2_combout ))) ) ) # ( !\G_not_zero~combout  & ( (\decX|Decoder0~1_combout  & (((!\reg_IR|Q [8] & \Selector11~2_combout )) # 
// (\mux|Equal0~0_combout ))) ) )

	.dataa(!\decX|Decoder0~1_combout ),
	.datab(!\reg_IR|Q [8]),
	.datac(!\Selector11~2_combout ),
	.datad(!\mux|Equal0~0_combout ),
	.datae(gnd),
	.dataf(!\G_not_zero~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector19~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector19~0 .extended_lut = "off";
defparam \Selector19~0 .lut_mask = 64'h0455045505550555;
defparam \Selector19~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y3_N51
cyclonev_lcell_comb \counter|Q[0]~0 (
// Equation(s):
// \counter|Q[0]~0_combout  = ( \Selector19~0_combout  & ( \Tstep_Q.T3~DUPLICATE_q  ) ) # ( !\Selector19~0_combout  & ( \Tstep_Q.T3~DUPLICATE_q  & ( ((\reg_IR|Q [6] & (!\reg_IR|Q [7] & !\reg_IR|Q [8]))) # (\Tstep_Q.T1~q ) ) ) ) # ( \Selector19~0_combout  & ( 
// !\Tstep_Q.T3~DUPLICATE_q  ) ) # ( !\Selector19~0_combout  & ( !\Tstep_Q.T3~DUPLICATE_q  & ( \Tstep_Q.T1~q  ) ) )

	.dataa(!\reg_IR|Q [6]),
	.datab(!\reg_IR|Q [7]),
	.datac(!\Tstep_Q.T1~q ),
	.datad(!\reg_IR|Q [8]),
	.datae(!\Selector19~0_combout ),
	.dataf(!\Tstep_Q.T3~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\counter|Q[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \counter|Q[0]~0 .extended_lut = "off";
defparam \counter|Q[0]~0 .lut_mask = 64'h0F0FFFFF4F0FFFFF;
defparam \counter|Q[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y3_N2
dffeas \counter|Q[0] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\counter|Add0~1_sumout ),
	.asdata(BusWires[0]),
	.clrn(\Resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Selector19~0_combout ),
	.ena(\counter|Q[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\counter|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \counter|Q[0] .is_wysiwyg = "true";
defparam \counter|Q[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y3_N3
cyclonev_lcell_comb \counter|Add0~5 (
// Equation(s):
// \counter|Add0~5_sumout  = SUM(( \counter|Q [1] ) + ( GND ) + ( \counter|Add0~2  ))
// \counter|Add0~6  = CARRY(( \counter|Q [1] ) + ( GND ) + ( \counter|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\counter|Q [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\counter|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\counter|Add0~5_sumout ),
	.cout(\counter|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \counter|Add0~5 .extended_lut = "off";
defparam \counter|Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \counter|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X74_Y0_N58
cyclonev_io_ibuf \DIN[1]~input (
	.i(DIN[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DIN[1]~input_o ));
// synopsys translate_off
defparam \DIN[1]~input .bus_hold = "false";
defparam \DIN[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X70_Y0_N35
cyclonev_io_ibuf \DIN[2]~input (
	.i(DIN[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DIN[2]~input_o ));
// synopsys translate_off
defparam \DIN[2]~input .bus_hold = "false";
defparam \DIN[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X74_Y4_N53
dffeas \reg_IR|Q[2] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DIN[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Tstep_Q.T2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_IR|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_IR|Q[2] .is_wysiwyg = "true";
defparam \reg_IR|Q[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y4_N20
dffeas \reg_IR|Q[1] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DIN[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Tstep_Q.T2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_IR|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_IR|Q[1] .is_wysiwyg = "true";
defparam \reg_IR|Q[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y4_N11
dffeas \reg_IR|Q[0] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DIN[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Tstep_Q.T2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_IR|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_IR|Q[0] .is_wysiwyg = "true";
defparam \reg_IR|Q[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y4_N48
cyclonev_lcell_comb \Selector1~0 (
// Equation(s):
// \Selector1~0_combout  = ( !\reg_IR|Q [0] & ( !\reg_IR|Q [1] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\reg_IR|Q [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_IR|Q [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector1~0 .extended_lut = "off";
defparam \Selector1~0 .lut_mask = 64'hF0F0F0F000000000;
defparam \Selector1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y4_N11
dffeas \Tstep_Q.T3 (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Tstep_Q.T2~q ),
	.clrn(\Resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Tstep_Q.T3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Tstep_Q.T3 .is_wysiwyg = "true";
defparam \Tstep_Q.T3 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y4_N24
cyclonev_lcell_comb \Selector1~5 (
// Equation(s):
// \Selector1~5_combout  = ( \Tstep_Q.T3~q  & ( (!\reg_IR|Q [8] & (((!\reg_IR|Q [6]) # (\reg_IR|Q [7])))) # (\reg_IR|Q [8] & ((!\reg_IR|Q [7]) # ((\G_not_zero~combout  & !\reg_IR|Q [6])))) ) )

	.dataa(!\G_not_zero~combout ),
	.datab(!\reg_IR|Q [8]),
	.datac(!\reg_IR|Q [7]),
	.datad(!\reg_IR|Q [6]),
	.datae(gnd),
	.dataf(!\Tstep_Q.T3~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector1~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector1~5 .extended_lut = "off";
defparam \Selector1~5 .lut_mask = 64'h00000000FD3CFD3C;
defparam \Selector1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y4_N57
cyclonev_lcell_comb \Selector16~0 (
// Equation(s):
// \Selector16~0_combout  = ( !\reg_IR|Q [4] & ( (\reg_IR|Q [5] & !\reg_IR|Q [3]) ) )

	.dataa(!\reg_IR|Q [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\reg_IR|Q [3]),
	.datae(gnd),
	.dataf(!\reg_IR|Q [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector16~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector16~0 .extended_lut = "off";
defparam \Selector16~0 .lut_mask = 64'h5500550000000000;
defparam \Selector16~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y4_N27
cyclonev_lcell_comb \Mux6~0 (
// Equation(s):
// \Mux6~0_combout  = (!\reg_IR|Q [8] & (((!\reg_IR|Q [7] & !\reg_IR|Q [6])))) # (\reg_IR|Q [8] & ((!\reg_IR|Q [7]) # ((\G_not_zero~combout  & !\reg_IR|Q [6]))))

	.dataa(!\G_not_zero~combout ),
	.datab(!\reg_IR|Q [8]),
	.datac(!\reg_IR|Q [7]),
	.datad(!\reg_IR|Q [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux6~0 .extended_lut = "off";
defparam \Mux6~0 .lut_mask = 64'hF130F130F130F130;
defparam \Mux6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y3_N30
cyclonev_lcell_comb \Selector1~2 (
// Equation(s):
// \Selector1~2_combout  = (\Tstep_Q.T4~DUPLICATE_q  & ((!\reg_IR|Q [7] & (\reg_IR|Q [8] & \reg_IR|Q [6])) # (\reg_IR|Q [7] & (!\reg_IR|Q [8]))))

	.dataa(!\reg_IR|Q [7]),
	.datab(!\reg_IR|Q [8]),
	.datac(!\reg_IR|Q [6]),
	.datad(!\Tstep_Q.T4~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector1~2 .extended_lut = "off";
defparam \Selector1~2 .lut_mask = 64'h0046004600460046;
defparam \Selector1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y4_N18
cyclonev_lcell_comb \Selector1~1 (
// Equation(s):
// \Selector1~1_combout  = ( !\reg_IR|Q [4] & ( !\reg_IR|Q [3] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\reg_IR|Q [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_IR|Q [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector1~1 .extended_lut = "off";
defparam \Selector1~1 .lut_mask = 64'hF0F0F0F000000000;
defparam \Selector1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y4_N45
cyclonev_lcell_comb \Selector5~0 (
// Equation(s):
// \Selector5~0_combout  = ( \Selector1~0_combout  & ( \Selector1~1_combout  & ( (\Selector1~2_combout  & ((!\reg_IR|Q [8] & ((\reg_IR|Q [2]))) # (\reg_IR|Q [8] & (\reg_IR|Q [5])))) ) ) ) # ( !\Selector1~0_combout  & ( \Selector1~1_combout  & ( (\reg_IR|Q 
// [5] & (\reg_IR|Q [8] & \Selector1~2_combout )) ) ) ) # ( \Selector1~0_combout  & ( !\Selector1~1_combout  & ( (!\reg_IR|Q [8] & (\Selector1~2_combout  & \reg_IR|Q [2])) ) ) )

	.dataa(!\reg_IR|Q [5]),
	.datab(!\reg_IR|Q [8]),
	.datac(!\Selector1~2_combout ),
	.datad(!\reg_IR|Q [2]),
	.datae(!\Selector1~0_combout ),
	.dataf(!\Selector1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector5~0 .extended_lut = "off";
defparam \Selector5~0 .lut_mask = 64'h0000000C0101010D;
defparam \Selector5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y4_N0
cyclonev_lcell_comb \Selector5~1 (
// Equation(s):
// \Selector5~1_combout  = ( \Mux6~0_combout  & ( !\Selector5~0_combout  & ( (!\reg_IR|Q [2]) # ((!\Selector1~0_combout ) # (!\Selector1~5_combout )) ) ) ) # ( !\Mux6~0_combout  & ( !\Selector5~0_combout  & ( (!\Selector1~5_combout ) # 
// (!\Selector16~0_combout ) ) ) )

	.dataa(!\reg_IR|Q [2]),
	.datab(!\Selector1~0_combout ),
	.datac(!\Selector1~5_combout ),
	.datad(!\Selector16~0_combout ),
	.datae(!\Mux6~0_combout ),
	.dataf(!\Selector5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector5~1 .extended_lut = "off";
defparam \Selector5~1 .lut_mask = 64'hFFF0FEFE00000000;
defparam \Selector5~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y4_N0
cyclonev_lcell_comb \Selector4~0 (
// Equation(s):
// \Selector4~0_combout  = ( \reg_IR|Q [0] & ( (!\reg_IR|Q [2] & \reg_IR|Q [1]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\reg_IR|Q [2]),
	.datad(!\reg_IR|Q [1]),
	.datae(gnd),
	.dataf(!\reg_IR|Q [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector4~0 .extended_lut = "off";
defparam \Selector4~0 .lut_mask = 64'h0000000000F000F0;
defparam \Selector4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y4_N6
cyclonev_lcell_comb \Selector4~1 (
// Equation(s):
// \Selector4~1_combout  = ( !\reg_IR|Q [5] & ( (\reg_IR|Q [3] & \reg_IR|Q [4]) ) )

	.dataa(!\reg_IR|Q [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\reg_IR|Q [4]),
	.datae(gnd),
	.dataf(!\reg_IR|Q [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector4~1 .extended_lut = "off";
defparam \Selector4~1 .lut_mask = 64'h0055005500000000;
defparam \Selector4~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y4_N39
cyclonev_lcell_comb \Selector4~2 (
// Equation(s):
// \Selector4~2_combout  = ( \Mux6~0_combout  & ( \Selector1~5_combout  & ( ((\reg_IR|Q [8] & (\Selector4~1_combout  & \Selector1~2_combout ))) # (\Selector4~0_combout ) ) ) ) # ( !\Mux6~0_combout  & ( \Selector1~5_combout  & ( ((\Selector4~0_combout  & 
// (!\reg_IR|Q [8] & \Selector1~2_combout ))) # (\Selector4~1_combout ) ) ) ) # ( \Mux6~0_combout  & ( !\Selector1~5_combout  & ( (\Selector1~2_combout  & ((!\reg_IR|Q [8] & (\Selector4~0_combout )) # (\reg_IR|Q [8] & ((\Selector4~1_combout ))))) ) ) ) # ( 
// !\Mux6~0_combout  & ( !\Selector1~5_combout  & ( (\Selector1~2_combout  & ((!\reg_IR|Q [8] & (\Selector4~0_combout )) # (\reg_IR|Q [8] & ((\Selector4~1_combout ))))) ) ) )

	.dataa(!\Selector4~0_combout ),
	.datab(!\reg_IR|Q [8]),
	.datac(!\Selector4~1_combout ),
	.datad(!\Selector1~2_combout ),
	.datae(!\Mux6~0_combout ),
	.dataf(!\Selector1~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector4~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector4~2 .extended_lut = "off";
defparam \Selector4~2 .lut_mask = 64'h004700470F4F5557;
defparam \Selector4~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y3_N0
cyclonev_lcell_comb \decY|Decoder0~1 (
// Equation(s):
// \decY|Decoder0~1_combout  = ( \reg_IR|Q [2] & ( \reg_IR|Q [1] & ( \reg_IR|Q [0] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\reg_IR|Q [0]),
	.datad(gnd),
	.datae(!\reg_IR|Q [2]),
	.dataf(!\reg_IR|Q [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\decY|Decoder0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \decY|Decoder0~1 .extended_lut = "off";
defparam \decY|Decoder0~1 .lut_mask = 64'h0000000000000F0F;
defparam \decY|Decoder0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y3_N6
cyclonev_lcell_comb \Selector8~0 (
// Equation(s):
// \Selector8~0_combout  = ( \decY|Decoder0~1_combout  & ( \decX|Decoder0~1_combout  & ( (\Tstep_Q.T4~q  & ((!\reg_IR|Q [7] & (\reg_IR|Q [8] & \reg_IR|Q [6])) # (\reg_IR|Q [7] & (!\reg_IR|Q [8])))) ) ) ) # ( !\decY|Decoder0~1_combout  & ( 
// \decX|Decoder0~1_combout  & ( (!\reg_IR|Q [7] & (\Tstep_Q.T4~q  & (\reg_IR|Q [8] & \reg_IR|Q [6]))) ) ) ) # ( \decY|Decoder0~1_combout  & ( !\decX|Decoder0~1_combout  & ( (\reg_IR|Q [7] & (\Tstep_Q.T4~q  & !\reg_IR|Q [8])) ) ) )

	.dataa(!\reg_IR|Q [7]),
	.datab(!\Tstep_Q.T4~q ),
	.datac(!\reg_IR|Q [8]),
	.datad(!\reg_IR|Q [6]),
	.datae(!\decY|Decoder0~1_combout ),
	.dataf(!\decX|Decoder0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector8~0 .extended_lut = "off";
defparam \Selector8~0 .lut_mask = 64'h0000101000021012;
defparam \Selector8~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y3_N48
cyclonev_lcell_comb \Mux7~0 (
// Equation(s):
// \Mux7~0_combout  = ( \decY|Decoder0~1_combout  & ( \G_not_zero~combout  & ( (!\reg_IR|Q [7]) # ((!\reg_IR|Q [8] & (\decX|Decoder0~1_combout )) # (\reg_IR|Q [8] & ((!\reg_IR|Q [6])))) ) ) ) # ( !\decY|Decoder0~1_combout  & ( \G_not_zero~combout  & ( 
// (!\reg_IR|Q [8] & ((!\reg_IR|Q [7] & ((\reg_IR|Q [6]))) # (\reg_IR|Q [7] & (\decX|Decoder0~1_combout )))) ) ) ) # ( \decY|Decoder0~1_combout  & ( !\G_not_zero~combout  & ( (!\reg_IR|Q [7]) # ((\decX|Decoder0~1_combout  & !\reg_IR|Q [8])) ) ) ) # ( 
// !\decY|Decoder0~1_combout  & ( !\G_not_zero~combout  & ( (!\reg_IR|Q [8] & ((!\reg_IR|Q [7] & ((\reg_IR|Q [6]))) # (\reg_IR|Q [7] & (\decX|Decoder0~1_combout )))) ) ) )

	.dataa(!\reg_IR|Q [7]),
	.datab(!\decX|Decoder0~1_combout ),
	.datac(!\reg_IR|Q [8]),
	.datad(!\reg_IR|Q [6]),
	.datae(!\decY|Decoder0~1_combout ),
	.dataf(!\G_not_zero~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux7~0 .extended_lut = "off";
defparam \Mux7~0 .lut_mask = 64'h10B0BABA10B0BFBA;
defparam \Mux7~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y3_N54
cyclonev_lcell_comb \Selector8~1 (
// Equation(s):
// \Selector8~1_combout  = ( \Mux7~0_combout  & ( (!\Selector8~0_combout  & (\Tstep_Q.T0~q  & !\Tstep_Q.T3~DUPLICATE_q )) ) ) # ( !\Mux7~0_combout  & ( (!\Selector8~0_combout  & \Tstep_Q.T0~q ) ) )

	.dataa(gnd),
	.datab(!\Selector8~0_combout ),
	.datac(!\Tstep_Q.T0~q ),
	.datad(!\Tstep_Q.T3~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\Mux7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector8~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector8~1 .extended_lut = "off";
defparam \Selector8~1 .lut_mask = 64'h0C0C0C0C0C000C00;
defparam \Selector8~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y4_N51
cyclonev_lcell_comb \Selector3~2 (
// Equation(s):
// \Selector3~2_combout  = ( \reg_IR|Q [1] & ( !\reg_IR|Q [2] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\reg_IR|Q [2]),
	.datae(gnd),
	.dataf(!\reg_IR|Q [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector3~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector3~2 .extended_lut = "off";
defparam \Selector3~2 .lut_mask = 64'h00000000FF00FF00;
defparam \Selector3~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y3_N51
cyclonev_lcell_comb \Selector3~3 (
// Equation(s):
// \Selector3~3_combout  = ( \reg_IR|Q [4] & ( !\reg_IR|Q [5] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\reg_IR|Q [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_IR|Q [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector3~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector3~3 .extended_lut = "off";
defparam \Selector3~3 .lut_mask = 64'h00000000F0F0F0F0;
defparam \Selector3~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y3_N27
cyclonev_lcell_comb \Selector3~4 (
// Equation(s):
// \Selector3~4_combout  = ( \reg_IR|Q [8] & ( \Selector3~3_combout  & ( (\Selector1~2_combout  & !\reg_IR|Q [3]) ) ) ) # ( !\reg_IR|Q [8] & ( \Selector3~3_combout  & ( (\Selector3~2_combout  & (\Selector1~2_combout  & !\reg_IR|Q [0])) ) ) ) # ( !\reg_IR|Q 
// [8] & ( !\Selector3~3_combout  & ( (\Selector3~2_combout  & (\Selector1~2_combout  & !\reg_IR|Q [0])) ) ) )

	.dataa(!\Selector3~2_combout ),
	.datab(!\Selector1~2_combout ),
	.datac(!\reg_IR|Q [0]),
	.datad(!\reg_IR|Q [3]),
	.datae(!\reg_IR|Q [8]),
	.dataf(!\Selector3~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector3~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector3~4 .extended_lut = "off";
defparam \Selector3~4 .lut_mask = 64'h1010000010103300;
defparam \Selector3~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y4_N39
cyclonev_lcell_comb \Selector3~0 (
// Equation(s):
// \Selector3~0_combout  = ( \G_not_zero~combout  & ( (!\reg_IR|Q [0] & ((!\reg_IR|Q [6] & ((!\reg_IR|Q [7]) # (\reg_IR|Q [8]))) # (\reg_IR|Q [6] & (\reg_IR|Q [8] & !\reg_IR|Q [7])))) ) ) # ( !\G_not_zero~combout  & ( (!\reg_IR|Q [0] & (!\reg_IR|Q [7] & 
// ((!\reg_IR|Q [6]) # (\reg_IR|Q [8])))) ) )

	.dataa(!\reg_IR|Q [6]),
	.datab(!\reg_IR|Q [0]),
	.datac(!\reg_IR|Q [8]),
	.datad(!\reg_IR|Q [7]),
	.datae(gnd),
	.dataf(!\G_not_zero~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector3~0 .extended_lut = "off";
defparam \Selector3~0 .lut_mask = 64'h8C008C008C088C08;
defparam \Selector3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y4_N3
cyclonev_lcell_comb \Selector3~1 (
// Equation(s):
// \Selector3~1_combout  = ( \G_not_zero~combout  & ( (!\reg_IR|Q [3] & ((!\reg_IR|Q [6] & (\reg_IR|Q [7] & !\reg_IR|Q [8])) # (\reg_IR|Q [6] & ((!\reg_IR|Q [8]) # (\reg_IR|Q [7]))))) ) ) # ( !\G_not_zero~combout  & ( (!\reg_IR|Q [3] & (((\reg_IR|Q [6] & 
// !\reg_IR|Q [8])) # (\reg_IR|Q [7]))) ) )

	.dataa(!\reg_IR|Q [3]),
	.datab(!\reg_IR|Q [6]),
	.datac(!\reg_IR|Q [7]),
	.datad(!\reg_IR|Q [8]),
	.datae(gnd),
	.dataf(!\G_not_zero~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector3~1 .extended_lut = "off";
defparam \Selector3~1 .lut_mask = 64'h2A0A2A0A2A022A02;
defparam \Selector3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y3_N6
cyclonev_lcell_comb \Selector3~5 (
// Equation(s):
// \Selector3~5_combout  = ( \Selector1~5_combout  & ( \Selector3~1_combout  & ( (!\Selector3~4_combout  & (!\Selector3~3_combout  & ((!\Selector3~0_combout ) # (!\Selector3~2_combout )))) ) ) ) # ( !\Selector1~5_combout  & ( \Selector3~1_combout  & ( 
// !\Selector3~4_combout  ) ) ) # ( \Selector1~5_combout  & ( !\Selector3~1_combout  & ( (!\Selector3~4_combout  & ((!\Selector3~0_combout ) # (!\Selector3~2_combout ))) ) ) ) # ( !\Selector1~5_combout  & ( !\Selector3~1_combout  & ( !\Selector3~4_combout  ) 
// ) )

	.dataa(!\Selector3~4_combout ),
	.datab(!\Selector3~3_combout ),
	.datac(!\Selector3~0_combout ),
	.datad(!\Selector3~2_combout ),
	.datae(!\Selector1~5_combout ),
	.dataf(!\Selector3~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector3~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector3~5 .extended_lut = "off";
defparam \Selector3~5 .lut_mask = 64'hAAAAAAA0AAAA8880;
defparam \Selector3~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y4_N54
cyclonev_lcell_comb \Selector2~0 (
// Equation(s):
// \Selector2~0_combout  = ( \reg_IR|Q [0] & ( !\reg_IR|Q [1] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\reg_IR|Q [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_IR|Q [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector2~0 .extended_lut = "off";
defparam \Selector2~0 .lut_mask = 64'h00000000F0F0F0F0;
defparam \Selector2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y4_N9
cyclonev_lcell_comb \Selector2~1 (
// Equation(s):
// \Selector2~1_combout  = ( !\reg_IR|Q [4] & ( \reg_IR|Q [3] ) )

	.dataa(!\reg_IR|Q [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_IR|Q [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector2~1 .extended_lut = "off";
defparam \Selector2~1 .lut_mask = 64'h5555555500000000;
defparam \Selector2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y4_N57
cyclonev_lcell_comb \Selector2~3 (
// Equation(s):
// \Selector2~3_combout  = ( \G_not_zero~combout  & ( \Selector2~1_combout  & ( (!\reg_IR|Q [5] & ((!\reg_IR|Q [6] & (!\reg_IR|Q [8] & \reg_IR|Q [7])) # (\reg_IR|Q [6] & ((!\reg_IR|Q [8]) # (\reg_IR|Q [7]))))) ) ) ) # ( !\G_not_zero~combout  & ( 
// \Selector2~1_combout  & ( (!\reg_IR|Q [5] & (((\reg_IR|Q [6] & !\reg_IR|Q [8])) # (\reg_IR|Q [7]))) ) ) )

	.dataa(!\reg_IR|Q [6]),
	.datab(!\reg_IR|Q [5]),
	.datac(!\reg_IR|Q [8]),
	.datad(!\reg_IR|Q [7]),
	.datae(!\G_not_zero~combout ),
	.dataf(!\Selector2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector2~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector2~3 .extended_lut = "off";
defparam \Selector2~3 .lut_mask = 64'h0000000040CC40C4;
defparam \Selector2~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y4_N12
cyclonev_lcell_comb \Selector2~2 (
// Equation(s):
// \Selector2~2_combout  = ( \Selector2~0_combout  & ( \Selector2~1_combout  & ( (\Selector1~2_combout  & ((!\reg_IR|Q [8] & (!\reg_IR|Q [2])) # (\reg_IR|Q [8] & ((!\reg_IR|Q [5]))))) ) ) ) # ( !\Selector2~0_combout  & ( \Selector2~1_combout  & ( (\reg_IR|Q 
// [8] & (!\reg_IR|Q [5] & \Selector1~2_combout )) ) ) ) # ( \Selector2~0_combout  & ( !\Selector2~1_combout  & ( (!\reg_IR|Q [2] & (!\reg_IR|Q [8] & \Selector1~2_combout )) ) ) )

	.dataa(!\reg_IR|Q [2]),
	.datab(!\reg_IR|Q [8]),
	.datac(!\reg_IR|Q [5]),
	.datad(!\Selector1~2_combout ),
	.datae(!\Selector2~0_combout ),
	.dataf(!\Selector2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector2~2 .extended_lut = "off";
defparam \Selector2~2 .lut_mask = 64'h00000088003000B8;
defparam \Selector2~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y4_N6
cyclonev_lcell_comb \Selector2~4 (
// Equation(s):
// \Selector2~4_combout  = ( \Selector2~3_combout  & ( !\Selector2~2_combout  & ( !\Selector1~5_combout  ) ) ) # ( !\Selector2~3_combout  & ( !\Selector2~2_combout  & ( (!\Selector1~5_combout ) # (((!\Mux6~0_combout ) # (!\Selector2~0_combout )) # (\reg_IR|Q 
// [2])) ) ) )

	.dataa(!\Selector1~5_combout ),
	.datab(!\reg_IR|Q [2]),
	.datac(!\Mux6~0_combout ),
	.datad(!\Selector2~0_combout ),
	.datae(!\Selector2~3_combout ),
	.dataf(!\Selector2~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector2~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector2~4 .extended_lut = "off";
defparam \Selector2~4 .lut_mask = 64'hFFFBAAAA00000000;
defparam \Selector2~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y4_N54
cyclonev_lcell_comb \Selector1~4 (
// Equation(s):
// \Selector1~4_combout  = ( \G_not_zero~combout  & ( \Selector1~1_combout  & ( (!\reg_IR|Q [5] & ((!\reg_IR|Q [6] & (\reg_IR|Q [7] & !\reg_IR|Q [8])) # (\reg_IR|Q [6] & ((!\reg_IR|Q [8]) # (\reg_IR|Q [7]))))) ) ) ) # ( !\G_not_zero~combout  & ( 
// \Selector1~1_combout  & ( (!\reg_IR|Q [5] & (((\reg_IR|Q [6] & !\reg_IR|Q [8])) # (\reg_IR|Q [7]))) ) ) )

	.dataa(!\reg_IR|Q [6]),
	.datab(!\reg_IR|Q [5]),
	.datac(!\reg_IR|Q [7]),
	.datad(!\reg_IR|Q [8]),
	.datae(!\G_not_zero~combout ),
	.dataf(!\Selector1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector1~4 .extended_lut = "off";
defparam \Selector1~4 .lut_mask = 64'h000000004C0C4C04;
defparam \Selector1~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y4_N15
cyclonev_lcell_comb \Selector1~3 (
// Equation(s):
// \Selector1~3_combout  = ( \Selector1~0_combout  & ( \Selector1~1_combout  & ( (\Selector1~2_combout  & ((!\reg_IR|Q [8] & (!\reg_IR|Q [2])) # (\reg_IR|Q [8] & ((!\reg_IR|Q [5]))))) ) ) ) # ( !\Selector1~0_combout  & ( \Selector1~1_combout  & ( (\reg_IR|Q 
// [8] & (\Selector1~2_combout  & !\reg_IR|Q [5])) ) ) ) # ( \Selector1~0_combout  & ( !\Selector1~1_combout  & ( (!\reg_IR|Q [2] & (!\reg_IR|Q [8] & \Selector1~2_combout )) ) ) )

	.dataa(!\reg_IR|Q [2]),
	.datab(!\reg_IR|Q [8]),
	.datac(!\Selector1~2_combout ),
	.datad(!\reg_IR|Q [5]),
	.datae(!\Selector1~0_combout ),
	.dataf(!\Selector1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector1~3 .extended_lut = "off";
defparam \Selector1~3 .lut_mask = 64'h0000080803000B08;
defparam \Selector1~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y3_N18
cyclonev_lcell_comb \Selector1~6 (
// Equation(s):
// \Selector1~6_combout  = ( \Mux6~0_combout  & ( \Selector1~5_combout  & ( (!\Selector1~4_combout  & (!\Selector1~3_combout  & ((!\Selector1~0_combout ) # (\reg_IR|Q [2])))) ) ) ) # ( !\Mux6~0_combout  & ( \Selector1~5_combout  & ( (!\Selector1~4_combout  & 
// !\Selector1~3_combout ) ) ) ) # ( \Mux6~0_combout  & ( !\Selector1~5_combout  & ( !\Selector1~3_combout  ) ) ) # ( !\Mux6~0_combout  & ( !\Selector1~5_combout  & ( !\Selector1~3_combout  ) ) )

	.dataa(!\reg_IR|Q [2]),
	.datab(!\Selector1~4_combout ),
	.datac(!\Selector1~3_combout ),
	.datad(!\Selector1~0_combout ),
	.datae(!\Mux6~0_combout ),
	.dataf(!\Selector1~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector1~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector1~6 .extended_lut = "off";
defparam \Selector1~6 .lut_mask = 64'hF0F0F0F0C0C0C040;
defparam \Selector1~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y3_N36
cyclonev_lcell_comb \mux|Equal3~0 (
// Equation(s):
// \mux|Equal3~0_combout  = ( \Selector7~2_combout  & ( \Selector1~6_combout  & ( (\Selector8~1_combout  & (!\mux|Equal0~0_combout  & (\Selector3~5_combout  & \Selector2~4_combout ))) ) ) )

	.dataa(!\Selector8~1_combout ),
	.datab(!\mux|Equal0~0_combout ),
	.datac(!\Selector3~5_combout ),
	.datad(!\Selector2~4_combout ),
	.datae(!\Selector7~2_combout ),
	.dataf(!\Selector1~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux|Equal3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux|Equal3~0 .extended_lut = "off";
defparam \mux|Equal3~0 .lut_mask = 64'h0000000000000004;
defparam \mux|Equal3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y4_N21
cyclonev_lcell_comb \Selector17~0 (
// Equation(s):
// \Selector17~0_combout  = ( \reg_IR|Q [5] & ( (!\reg_IR|Q [4] & \reg_IR|Q [3]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\reg_IR|Q [4]),
	.datad(!\reg_IR|Q [3]),
	.datae(gnd),
	.dataf(!\reg_IR|Q [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector17~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector17~0 .extended_lut = "off";
defparam \Selector17~0 .lut_mask = 64'h0000000000F000F0;
defparam \Selector17~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y4_N42
cyclonev_lcell_comb \Selector6~0 (
// Equation(s):
// \Selector6~0_combout  = ( \Selector2~0_combout  & ( \Selector2~1_combout  & ( (\Selector1~2_combout  & ((!\reg_IR|Q [8] & ((\reg_IR|Q [2]))) # (\reg_IR|Q [8] & (\reg_IR|Q [5])))) ) ) ) # ( !\Selector2~0_combout  & ( \Selector2~1_combout  & ( (\reg_IR|Q 
// [5] & (\reg_IR|Q [8] & \Selector1~2_combout )) ) ) ) # ( \Selector2~0_combout  & ( !\Selector2~1_combout  & ( (!\reg_IR|Q [8] & (\reg_IR|Q [2] & \Selector1~2_combout )) ) ) )

	.dataa(!\reg_IR|Q [5]),
	.datab(!\reg_IR|Q [8]),
	.datac(!\reg_IR|Q [2]),
	.datad(!\Selector1~2_combout ),
	.datae(!\Selector2~0_combout ),
	.dataf(!\Selector2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector6~0 .extended_lut = "off";
defparam \Selector6~0 .lut_mask = 64'h0000000C0011001D;
defparam \Selector6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y4_N30
cyclonev_lcell_comb \Selector6~1 (
// Equation(s):
// \Selector6~1_combout  = ( \Mux6~0_combout  & ( !\Selector6~0_combout  & ( (!\reg_IR|Q [2]) # ((!\Selector1~5_combout ) # (!\Selector2~0_combout )) ) ) ) # ( !\Mux6~0_combout  & ( !\Selector6~0_combout  & ( (!\Selector17~0_combout ) # 
// (!\Selector1~5_combout ) ) ) )

	.dataa(!\reg_IR|Q [2]),
	.datab(!\Selector17~0_combout ),
	.datac(!\Selector1~5_combout ),
	.datad(!\Selector2~0_combout ),
	.datae(!\Mux6~0_combout ),
	.dataf(!\Selector6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector6~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector6~1 .extended_lut = "off";
defparam \Selector6~1 .lut_mask = 64'hFCFCFFFA00000000;
defparam \Selector6~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y3_N36
cyclonev_lcell_comb \Selector16~1 (
// Equation(s):
// \Selector16~1_combout  = ( \reg_IR|Q [8] & ( \Selector16~0_combout  & ( ((\G_not_zero~combout  & \Selector11~2_combout )) # (\mux|Equal0~0_combout ) ) ) ) # ( !\reg_IR|Q [8] & ( \Selector16~0_combout  & ( (\mux|Equal0~0_combout ) # (\Selector11~2_combout 
// ) ) ) )

	.dataa(gnd),
	.datab(!\G_not_zero~combout ),
	.datac(!\Selector11~2_combout ),
	.datad(!\mux|Equal0~0_combout ),
	.datae(!\reg_IR|Q [8]),
	.dataf(!\Selector16~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector16~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector16~1 .extended_lut = "off";
defparam \Selector16~1 .lut_mask = 64'h000000000FFF03FF;
defparam \Selector16~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y3_N2
dffeas \reg_4|Q[1] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(BusWires[1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Selector16~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_4|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_4|Q[1] .is_wysiwyg = "true";
defparam \reg_4|Q[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y3_N45
cyclonev_lcell_comb \reg_5|Q[1]~feeder (
// Equation(s):
// \reg_5|Q[1]~feeder_combout  = BusWires[1]

	.dataa(!BusWires[1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_5|Q[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_5|Q[1]~feeder .extended_lut = "off";
defparam \reg_5|Q[1]~feeder .lut_mask = 64'h5555555555555555;
defparam \reg_5|Q[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y3_N27
cyclonev_lcell_comb \Selector17~1 (
// Equation(s):
// \Selector17~1_combout  = ( \Selector11~2_combout  & ( \G_not_zero~combout  & ( \Selector17~0_combout  ) ) ) # ( !\Selector11~2_combout  & ( \G_not_zero~combout  & ( (\mux|Equal0~0_combout  & \Selector17~0_combout ) ) ) ) # ( \Selector11~2_combout  & ( 
// !\G_not_zero~combout  & ( (\Selector17~0_combout  & ((!\reg_IR|Q [8]) # (\mux|Equal0~0_combout ))) ) ) ) # ( !\Selector11~2_combout  & ( !\G_not_zero~combout  & ( (\mux|Equal0~0_combout  & \Selector17~0_combout ) ) ) )

	.dataa(gnd),
	.datab(!\reg_IR|Q [8]),
	.datac(!\mux|Equal0~0_combout ),
	.datad(!\Selector17~0_combout ),
	.datae(!\Selector11~2_combout ),
	.dataf(!\G_not_zero~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector17~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector17~1 .extended_lut = "off";
defparam \Selector17~1 .lut_mask = 64'h000F00CF000F00FF;
defparam \Selector17~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y3_N46
dffeas \reg_5|Q[1] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\reg_5|Q[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Selector17~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_5|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_5|Q[1] .is_wysiwyg = "true";
defparam \reg_5|Q[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y3_N0
cyclonev_lcell_comb \mux|Selector7~2 (
// Equation(s):
// \mux|Selector7~2_combout  = ( \reg_4|Q [1] & ( \reg_5|Q [1] & ( (!\Selector4~2_combout  & (\mux|Equal3~0_combout  & (!\Selector5~1_combout  $ (!\Selector6~1_combout )))) ) ) ) # ( !\reg_4|Q [1] & ( \reg_5|Q [1] & ( (\Selector5~1_combout  & 
// (!\Selector4~2_combout  & (\mux|Equal3~0_combout  & !\Selector6~1_combout ))) ) ) ) # ( \reg_4|Q [1] & ( !\reg_5|Q [1] & ( (!\Selector5~1_combout  & (!\Selector4~2_combout  & (\mux|Equal3~0_combout  & \Selector6~1_combout ))) ) ) )

	.dataa(!\Selector5~1_combout ),
	.datab(!\Selector4~2_combout ),
	.datac(!\mux|Equal3~0_combout ),
	.datad(!\Selector6~1_combout ),
	.datae(!\reg_4|Q [1]),
	.dataf(!\reg_5|Q [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux|Selector7~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux|Selector7~2 .extended_lut = "off";
defparam \mux|Selector7~2 .lut_mask = 64'h0000000804000408;
defparam \mux|Selector7~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y3_N18
cyclonev_lcell_comb \Selector15~0 (
// Equation(s):
// \Selector15~0_combout  = ( \Selector4~1_combout  & ( \G_not_zero~combout  & ( (\Selector11~2_combout ) # (\mux|Equal0~0_combout ) ) ) ) # ( \Selector4~1_combout  & ( !\G_not_zero~combout  & ( ((\Selector11~2_combout  & !\reg_IR|Q [8])) # 
// (\mux|Equal0~0_combout ) ) ) )

	.dataa(gnd),
	.datab(!\mux|Equal0~0_combout ),
	.datac(!\Selector11~2_combout ),
	.datad(!\reg_IR|Q [8]),
	.datae(!\Selector4~1_combout ),
	.dataf(!\G_not_zero~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector15~0 .extended_lut = "off";
defparam \Selector15~0 .lut_mask = 64'h00003F3300003F3F;
defparam \Selector15~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y3_N41
dffeas \reg_3|Q[1] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(BusWires[1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Selector15~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_3|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_3|Q[1] .is_wysiwyg = "true";
defparam \reg_3|Q[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y4_N51
cyclonev_lcell_comb \mux|Equal3~1 (
// Equation(s):
// \mux|Equal3~1_combout  = ( \Selector6~1_combout  & ( (\Selector4~2_combout  & \Selector5~1_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Selector4~2_combout ),
	.datad(!\Selector5~1_combout ),
	.datae(gnd),
	.dataf(!\Selector6~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux|Equal3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux|Equal3~1 .extended_lut = "off";
defparam \mux|Equal3~1 .lut_mask = 64'h00000000000F000F;
defparam \mux|Equal3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y3_N42
cyclonev_lcell_comb \mux|Equal2~2 (
// Equation(s):
// \mux|Equal2~2_combout  = ( \Selector2~4_combout  & ( (\Selector8~1_combout  & !\Selector3~5_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Selector8~1_combout ),
	.datad(!\Selector3~5_combout ),
	.datae(gnd),
	.dataf(!\Selector2~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux|Equal2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux|Equal2~2 .extended_lut = "off";
defparam \mux|Equal2~2 .lut_mask = 64'h000000000F000F00;
defparam \mux|Equal2~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y3_N15
cyclonev_lcell_comb \Selector14~0 (
// Equation(s):
// \Selector14~0_combout  = ( \Selector11~2_combout  & ( \G_not_zero~combout  & ( (!\reg_IR|Q [3] & \Selector3~3_combout ) ) ) ) # ( !\Selector11~2_combout  & ( \G_not_zero~combout  & ( (!\reg_IR|Q [3] & (\Selector3~3_combout  & \mux|Equal0~0_combout )) ) ) 
// ) # ( \Selector11~2_combout  & ( !\G_not_zero~combout  & ( (!\reg_IR|Q [3] & (\Selector3~3_combout  & ((!\reg_IR|Q [8]) # (\mux|Equal0~0_combout )))) ) ) ) # ( !\Selector11~2_combout  & ( !\G_not_zero~combout  & ( (!\reg_IR|Q [3] & (\Selector3~3_combout  
// & \mux|Equal0~0_combout )) ) ) )

	.dataa(!\reg_IR|Q [3]),
	.datab(!\Selector3~3_combout ),
	.datac(!\mux|Equal0~0_combout ),
	.datad(!\reg_IR|Q [8]),
	.datae(!\Selector11~2_combout ),
	.dataf(!\G_not_zero~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector14~0 .extended_lut = "off";
defparam \Selector14~0 .lut_mask = 64'h0202220202022222;
defparam \Selector14~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y3_N20
dffeas \reg_2|Q[1] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(BusWires[1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Selector14~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_2|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_2|Q[1] .is_wysiwyg = "true";
defparam \reg_2|Q[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y4_N30
cyclonev_lcell_comb \decY|Decoder0~0 (
// Equation(s):
// \decY|Decoder0~0_combout  = (\reg_IR|Q [2] & \reg_IR|Q [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(!\reg_IR|Q [2]),
	.datad(!\reg_IR|Q [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\decY|Decoder0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \decY|Decoder0~0 .extended_lut = "off";
defparam \decY|Decoder0~0 .lut_mask = 64'h000F000F000F000F;
defparam \decY|Decoder0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y4_N36
cyclonev_lcell_comb \decX|Decoder0~0 (
// Equation(s):
// \decX|Decoder0~0_combout  = ( \reg_IR|Q [4] & ( \reg_IR|Q [5] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\reg_IR|Q [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_IR|Q [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\decX|Decoder0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \decX|Decoder0~0 .extended_lut = "off";
defparam \decX|Decoder0~0 .lut_mask = 64'h000000000F0F0F0F;
defparam \decX|Decoder0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y3_N30
cyclonev_lcell_comb \Selector7~0 (
// Equation(s):
// \Selector7~0_combout  = ( \reg_IR|Q [8] & ( \decX|Decoder0~0_combout  & ( (\Selector1~2_combout  & !\reg_IR|Q [3]) ) ) ) # ( !\reg_IR|Q [8] & ( \decX|Decoder0~0_combout  & ( (!\reg_IR|Q [0] & (\decY|Decoder0~0_combout  & \Selector1~2_combout )) ) ) ) # ( 
// !\reg_IR|Q [8] & ( !\decX|Decoder0~0_combout  & ( (!\reg_IR|Q [0] & (\decY|Decoder0~0_combout  & \Selector1~2_combout )) ) ) )

	.dataa(!\reg_IR|Q [0]),
	.datab(!\decY|Decoder0~0_combout ),
	.datac(!\Selector1~2_combout ),
	.datad(!\reg_IR|Q [3]),
	.datae(!\reg_IR|Q [8]),
	.dataf(!\decX|Decoder0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector7~0 .extended_lut = "off";
defparam \Selector7~0 .lut_mask = 64'h0202000002020F00;
defparam \Selector7~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y3_N36
cyclonev_lcell_comb \mux|Equal2~0 (
// Equation(s):
// \mux|Equal2~0_combout  = ( !\mux|Equal0~0_combout  & ( \Selector1~5_combout  & ( (!\Selector7~0_combout  & (!\Selector7~1_combout  & ((!\decY|Decoder0~0_combout ) # (!\Selector3~0_combout )))) ) ) ) # ( !\mux|Equal0~0_combout  & ( !\Selector1~5_combout  & 
// ( !\Selector7~0_combout  ) ) )

	.dataa(!\Selector7~0_combout ),
	.datab(!\decY|Decoder0~0_combout ),
	.datac(!\Selector3~0_combout ),
	.datad(!\Selector7~1_combout ),
	.datae(!\mux|Equal0~0_combout ),
	.dataf(!\Selector1~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux|Equal2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux|Equal2~0 .extended_lut = "off";
defparam \mux|Equal2~0 .lut_mask = 64'hAAAA0000A8000000;
defparam \mux|Equal2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y3_N48
cyclonev_lcell_comb \mux|Equal2~1 (
// Equation(s):
// \mux|Equal2~1_combout  = ( \Selector1~6_combout  & ( (\Selector5~1_combout  & (!\Selector4~2_combout  & (\mux|Equal2~0_combout  & \Selector6~1_combout ))) ) )

	.dataa(!\Selector5~1_combout ),
	.datab(!\Selector4~2_combout ),
	.datac(!\mux|Equal2~0_combout ),
	.datad(!\Selector6~1_combout ),
	.datae(gnd),
	.dataf(!\Selector1~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux|Equal2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux|Equal2~1 .extended_lut = "off";
defparam \mux|Equal2~1 .lut_mask = 64'h0000000000040004;
defparam \mux|Equal2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y3_N18
cyclonev_lcell_comb \mux|Selector7~0 (
// Equation(s):
// \mux|Selector7~0_combout  = ( \reg_2|Q [1] & ( \mux|Equal2~1_combout  & ( ((\mux|Equal3~0_combout  & (\reg_3|Q [1] & \mux|Equal3~1_combout ))) # (\mux|Equal2~2_combout ) ) ) ) # ( !\reg_2|Q [1] & ( \mux|Equal2~1_combout  & ( (\mux|Equal3~0_combout  & 
// (\reg_3|Q [1] & \mux|Equal3~1_combout )) ) ) ) # ( \reg_2|Q [1] & ( !\mux|Equal2~1_combout  & ( (\mux|Equal3~0_combout  & (\reg_3|Q [1] & \mux|Equal3~1_combout )) ) ) ) # ( !\reg_2|Q [1] & ( !\mux|Equal2~1_combout  & ( (\mux|Equal3~0_combout  & (\reg_3|Q 
// [1] & \mux|Equal3~1_combout )) ) ) )

	.dataa(!\mux|Equal3~0_combout ),
	.datab(!\reg_3|Q [1]),
	.datac(!\mux|Equal3~1_combout ),
	.datad(!\mux|Equal2~2_combout ),
	.datae(!\reg_2|Q [1]),
	.dataf(!\mux|Equal2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux|Selector7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux|Selector7~0 .extended_lut = "off";
defparam \mux|Selector7~0 .lut_mask = 64'h01010101010101FF;
defparam \mux|Selector7~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y4_N45
cyclonev_lcell_comb \mux|Equal0~2 (
// Equation(s):
// \mux|Equal0~2_combout  = ( \Selector6~1_combout  & ( (!\Selector4~2_combout  & \Selector5~1_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Selector4~2_combout ),
	.datad(!\Selector5~1_combout ),
	.datae(gnd),
	.dataf(!\Selector6~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux|Equal0~2 .extended_lut = "off";
defparam \mux|Equal0~2 .lut_mask = 64'h0000000000F000F0;
defparam \mux|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y3_N12
cyclonev_lcell_comb \mux|Equal0~1 (
// Equation(s):
// \mux|Equal0~1_combout  = ( \Selector2~4_combout  & ( (\Selector3~5_combout  & (!\mux|Equal0~0_combout  & \Selector8~1_combout )) ) )

	.dataa(gnd),
	.datab(!\Selector3~5_combout ),
	.datac(!\mux|Equal0~0_combout ),
	.datad(!\Selector8~1_combout ),
	.datae(gnd),
	.dataf(!\Selector2~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux|Equal0~1 .extended_lut = "off";
defparam \mux|Equal0~1 .lut_mask = 64'h0000000000300030;
defparam \mux|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y4_N27
cyclonev_lcell_comb \Selector12~0 (
// Equation(s):
// \Selector12~0_combout  = ( !\reg_IR|Q [5] & ( \Selector1~1_combout  & ( ((\Selector11~2_combout  & ((!\reg_IR|Q [8]) # (\G_not_zero~combout )))) # (\mux|Equal0~0_combout ) ) ) )

	.dataa(!\Selector11~2_combout ),
	.datab(!\mux|Equal0~0_combout ),
	.datac(!\reg_IR|Q [8]),
	.datad(!\G_not_zero~combout ),
	.datae(!\reg_IR|Q [5]),
	.dataf(!\Selector1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector12~0 .extended_lut = "off";
defparam \Selector12~0 .lut_mask = 64'h0000000073770000;
defparam \Selector12~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y3_N8
dffeas \reg_0|Q[1] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(BusWires[1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Selector12~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_0|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_0|Q[1] .is_wysiwyg = "true";
defparam \reg_0|Q[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y3_N42
cyclonev_lcell_comb \Selector18~0 (
// Equation(s):
// \Selector18~0_combout  = ( \Selector11~2_combout  & ( \decX|Decoder0~0_combout  & ( (!\reg_IR|Q [3] & (((!\reg_IR|Q [8]) # (\G_not_zero~combout )) # (\mux|Equal0~0_combout ))) ) ) ) # ( !\Selector11~2_combout  & ( \decX|Decoder0~0_combout  & ( (!\reg_IR|Q 
// [3] & \mux|Equal0~0_combout ) ) ) )

	.dataa(!\reg_IR|Q [3]),
	.datab(!\mux|Equal0~0_combout ),
	.datac(!\reg_IR|Q [8]),
	.datad(!\G_not_zero~combout ),
	.datae(!\Selector11~2_combout ),
	.dataf(!\decX|Decoder0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector18~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector18~0 .extended_lut = "off";
defparam \Selector18~0 .lut_mask = 64'h000000002222A2AA;
defparam \Selector18~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y3_N34
dffeas \reg_6|Q[1] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(BusWires[1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Selector18~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_6|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_6|Q[1] .is_wysiwyg = "true";
defparam \reg_6|Q[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y3_N6
cyclonev_lcell_comb \mux|Selector7~1 (
// Equation(s):
// \mux|Selector7~1_combout  = ( \reg_0|Q [1] & ( \reg_6|Q [1] & ( (\mux|Equal0~2_combout  & (\mux|Equal0~1_combout  & (!\Selector1~6_combout  $ (!\Selector7~2_combout )))) ) ) ) # ( !\reg_0|Q [1] & ( \reg_6|Q [1] & ( (\Selector1~6_combout  & 
// (!\Selector7~2_combout  & (\mux|Equal0~2_combout  & \mux|Equal0~1_combout ))) ) ) ) # ( \reg_0|Q [1] & ( !\reg_6|Q [1] & ( (!\Selector1~6_combout  & (\Selector7~2_combout  & (\mux|Equal0~2_combout  & \mux|Equal0~1_combout ))) ) ) )

	.dataa(!\Selector1~6_combout ),
	.datab(!\Selector7~2_combout ),
	.datac(!\mux|Equal0~2_combout ),
	.datad(!\mux|Equal0~1_combout ),
	.datae(!\reg_0|Q [1]),
	.dataf(!\reg_6|Q [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux|Selector7~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux|Selector7~1 .extended_lut = "off";
defparam \mux|Selector7~1 .lut_mask = 64'h0000000200040006;
defparam \mux|Selector7~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y2_N46
dffeas \Tstep_Q.T5 (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\Tstep_D.T5~0_combout ),
	.asdata(vcc),
	.clrn(\Resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Tstep_Q.T5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Tstep_Q.T5 .is_wysiwyg = "true";
defparam \Tstep_Q.T5 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y3_N6
cyclonev_lcell_comb \A_in~0 (
// Equation(s):
// \A_in~0_combout  = ( \reg_IR|Q [7] & ( \Tstep_Q.T3~DUPLICATE_q  & ( !\reg_IR|Q [8] ) ) )

	.dataa(gnd),
	.datab(!\reg_IR|Q [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\reg_IR|Q [7]),
	.dataf(!\Tstep_Q.T3~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A_in~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A_in~0 .extended_lut = "off";
defparam \A_in~0 .lut_mask = 64'h000000000000CCCC;
defparam \A_in~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y3_N32
dffeas \reg_A|Q[0] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(BusWires[0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\A_in~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_A|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A|Q[0] .is_wysiwyg = "true";
defparam \reg_A|Q[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y3_N38
dffeas \reg_A|Q[1] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(BusWires[1]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\A_in~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_A|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A|Q[1] .is_wysiwyg = "true";
defparam \reg_A|Q[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y4_N36
cyclonev_lcell_comb \alu|add_or_sub[1].FA|s (
// Equation(s):
// \alu|add_or_sub[1].FA|s~combout  = ( BusWires[0] & ( !\reg_A|Q [0] $ (!\add_sub~1_combout  $ (!\reg_A|Q [1] $ (!BusWires[1]))) ) ) # ( !BusWires[0] & ( !\reg_A|Q [1] $ (!BusWires[1]) ) )

	.dataa(!\reg_A|Q [0]),
	.datab(!\add_sub~1_combout ),
	.datac(!\reg_A|Q [1]),
	.datad(!BusWires[1]),
	.datae(gnd),
	.dataf(!BusWires[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|add_or_sub[1].FA|s~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|add_or_sub[1].FA|s .extended_lut = "off";
defparam \alu|add_or_sub[1].FA|s .lut_mask = 64'h0FF00FF069966996;
defparam \alu|add_or_sub[1].FA|s .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y4_N38
dffeas \reg_G|Q[1] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\alu|add_or_sub[1].FA|s~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\add_sub~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_G|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_G|Q[1] .is_wysiwyg = "true";
defparam \reg_G|Q[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y2_N0
cyclonev_lcell_comb \mux|Selector7~3 (
// Equation(s):
// \mux|Selector7~3_combout  = ( !\reg_IR|Q [8] & ( \reg_G|Q [1] & ( (\reg_IR|Q [7] & \Tstep_Q.T5~q ) ) ) )

	.dataa(!\reg_IR|Q [7]),
	.datab(gnd),
	.datac(!\Tstep_Q.T5~q ),
	.datad(gnd),
	.datae(!\reg_IR|Q [8]),
	.dataf(!\reg_G|Q [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux|Selector7~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux|Selector7~3 .extended_lut = "off";
defparam \mux|Selector7~3 .lut_mask = 64'h0000000005050000;
defparam \mux|Selector7~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y4_N24
cyclonev_lcell_comb \Selector13~0 (
// Equation(s):
// \Selector13~0_combout  = ( !\reg_IR|Q [5] & ( \Selector2~1_combout  & ( ((\Selector11~2_combout  & ((!\reg_IR|Q [8]) # (\G_not_zero~combout )))) # (\mux|Equal0~0_combout ) ) ) )

	.dataa(!\Selector11~2_combout ),
	.datab(!\mux|Equal0~0_combout ),
	.datac(!\G_not_zero~combout ),
	.datad(!\reg_IR|Q [8]),
	.datae(!\reg_IR|Q [5]),
	.dataf(!\Selector2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector13~0 .extended_lut = "off";
defparam \Selector13~0 .lut_mask = 64'h0000000077370000;
defparam \Selector13~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y2_N17
dffeas \reg_1|Q[1] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(BusWires[1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Selector13~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_1|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_1|Q[1] .is_wysiwyg = "true";
defparam \reg_1|Q[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y3_N0
cyclonev_lcell_comb \mux|Equal7~0 (
// Equation(s):
// \mux|Equal7~0_combout  = ( \Selector5~1_combout  & ( \Selector1~6_combout  & ( (\mux|Equal2~0_combout  & (!\Selector4~2_combout  & (\Selector6~1_combout  & \Selector3~5_combout ))) ) ) )

	.dataa(!\mux|Equal2~0_combout ),
	.datab(!\Selector4~2_combout ),
	.datac(!\Selector6~1_combout ),
	.datad(!\Selector3~5_combout ),
	.datae(!\Selector5~1_combout ),
	.dataf(!\Selector1~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux|Equal7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux|Equal7~0 .extended_lut = "off";
defparam \mux|Equal7~0 .lut_mask = 64'h0000000000000004;
defparam \mux|Equal7~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y2_N15
cyclonev_lcell_comb \mux|Selector7~4 (
// Equation(s):
// \mux|Selector7~4_combout  = ( \reg_1|Q [1] & ( \mux|Equal7~0_combout  & ( (!\mux|Selector7~3_combout  & ((!\Selector8~1_combout  & ((!\counter|Q [1]) # (!\Selector2~4_combout ))) # (\Selector8~1_combout  & ((\Selector2~4_combout ))))) ) ) ) # ( !\reg_1|Q 
// [1] & ( \mux|Equal7~0_combout  & ( (!\mux|Selector7~3_combout  & ((!\counter|Q [1]) # ((!\Selector2~4_combout ) # (\Selector8~1_combout )))) ) ) ) # ( \reg_1|Q [1] & ( !\mux|Equal7~0_combout  & ( !\mux|Selector7~3_combout  ) ) ) # ( !\reg_1|Q [1] & ( 
// !\mux|Equal7~0_combout  & ( !\mux|Selector7~3_combout  ) ) )

	.dataa(!\counter|Q [1]),
	.datab(!\mux|Selector7~3_combout ),
	.datac(!\Selector8~1_combout ),
	.datad(!\Selector2~4_combout ),
	.datae(!\reg_1|Q [1]),
	.dataf(!\mux|Equal7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux|Selector7~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux|Selector7~4 .extended_lut = "off";
defparam \mux|Selector7~4 .lut_mask = 64'hCCCCCCCCCC8CC08C;
defparam \mux|Selector7~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y3_N36
cyclonev_lcell_comb \BusWires[1] (
// Equation(s):
// BusWires[1] = LCELL(( \mux|Selector7~1_combout  & ( \mux|Selector7~4_combout  ) ) # ( !\mux|Selector7~1_combout  & ( \mux|Selector7~4_combout  & ( (((\mux|WideNor0~combout  & \DIN[1]~input_o )) # (\mux|Selector7~0_combout )) # (\mux|Selector7~2_combout ) 
// ) ) ) # ( \mux|Selector7~1_combout  & ( !\mux|Selector7~4_combout  ) ) # ( !\mux|Selector7~1_combout  & ( !\mux|Selector7~4_combout  ) ))

	.dataa(!\mux|WideNor0~combout ),
	.datab(!\DIN[1]~input_o ),
	.datac(!\mux|Selector7~2_combout ),
	.datad(!\mux|Selector7~0_combout ),
	.datae(!\mux|Selector7~1_combout ),
	.dataf(!\mux|Selector7~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(BusWires[1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BusWires[1] .extended_lut = "off";
defparam \BusWires[1] .lut_mask = 64'hFFFFFFFF1FFFFFFF;
defparam \BusWires[1] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y3_N4
dffeas \counter|Q[1] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\counter|Add0~5_sumout ),
	.asdata(BusWires[1]),
	.clrn(\Resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Selector19~0_combout ),
	.ena(\counter|Q[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\counter|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \counter|Q[1] .is_wysiwyg = "true";
defparam \counter|Q[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y3_N6
cyclonev_lcell_comb \counter|Add0~9 (
// Equation(s):
// \counter|Add0~9_sumout  = SUM(( \counter|Q [2] ) + ( GND ) + ( \counter|Add0~6  ))
// \counter|Add0~10  = CARRY(( \counter|Q [2] ) + ( GND ) + ( \counter|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\counter|Q [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\counter|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\counter|Add0~9_sumout ),
	.cout(\counter|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \counter|Add0~9 .extended_lut = "off";
defparam \counter|Add0~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \counter|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y3_N42
cyclonev_lcell_comb \alu|add_or_sub[1].FA|cout (
// Equation(s):
// \alu|add_or_sub[1].FA|cout~combout  = ( BusWires[0] & ( (!\reg_A|Q [0] & (\reg_A|Q [1] & (!\add_sub~1_combout  $ (!BusWires[1])))) # (\reg_A|Q [0] & ((!\add_sub~1_combout  $ (!BusWires[1])) # (\reg_A|Q [1]))) ) ) # ( !BusWires[0] & ( (!BusWires[1] & 
// (\add_sub~1_combout )) # (BusWires[1] & ((\reg_A|Q [1]))) ) )

	.dataa(!\reg_A|Q [0]),
	.datab(!\add_sub~1_combout ),
	.datac(!\reg_A|Q [1]),
	.datad(!BusWires[1]),
	.datae(gnd),
	.dataf(!BusWires[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|add_or_sub[1].FA|cout~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|add_or_sub[1].FA|cout .extended_lut = "off";
defparam \alu|add_or_sub[1].FA|cout .lut_mask = 64'h330F330F174D174D;
defparam \alu|add_or_sub[1].FA|cout .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y3_N14
dffeas \reg_A|Q[2] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(BusWires[2]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\A_in~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_A|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A|Q[2] .is_wysiwyg = "true";
defparam \reg_A|Q[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y3_N51
cyclonev_lcell_comb \alu|comb~0 (
// Equation(s):
// \alu|comb~0_combout  = ( BusWires[2] & ( !\add_sub~1_combout  ) ) # ( !BusWires[2] & ( \add_sub~1_combout  ) )

	.dataa(!\add_sub~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!BusWires[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|comb~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|comb~0 .extended_lut = "off";
defparam \alu|comb~0 .lut_mask = 64'h55555555AAAAAAAA;
defparam \alu|comb~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y4_N21
cyclonev_lcell_comb \alu|add_or_sub[2].FA|s (
// Equation(s):
// \alu|add_or_sub[2].FA|s~combout  = ( \alu|comb~0_combout  & ( !\alu|add_or_sub[1].FA|cout~combout  $ (\reg_A|Q [2]) ) ) # ( !\alu|comb~0_combout  & ( !\alu|add_or_sub[1].FA|cout~combout  $ (!\reg_A|Q [2]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\alu|add_or_sub[1].FA|cout~combout ),
	.datad(!\reg_A|Q [2]),
	.datae(gnd),
	.dataf(!\alu|comb~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|add_or_sub[2].FA|s~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|add_or_sub[2].FA|s .extended_lut = "off";
defparam \alu|add_or_sub[2].FA|s .lut_mask = 64'h0FF00FF0F00FF00F;
defparam \alu|add_or_sub[2].FA|s .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y4_N23
dffeas \reg_G|Q[2] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\alu|add_or_sub[2].FA|s~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\add_sub~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_G|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_G|Q[2] .is_wysiwyg = "true";
defparam \reg_G|Q[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y3_N39
cyclonev_lcell_comb \mux|Selector6~3 (
// Equation(s):
// \mux|Selector6~3_combout  = ( !\reg_IR|Q [8] & ( (\reg_IR|Q [7] & (\Tstep_Q.T5~DUPLICATE_q  & \reg_G|Q [2])) ) )

	.dataa(!\reg_IR|Q [7]),
	.datab(gnd),
	.datac(!\Tstep_Q.T5~DUPLICATE_q ),
	.datad(!\reg_G|Q [2]),
	.datae(gnd),
	.dataf(!\reg_IR|Q [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux|Selector6~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux|Selector6~3 .extended_lut = "off";
defparam \mux|Selector6~3 .lut_mask = 64'h0005000500000000;
defparam \mux|Selector6~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y3_N50
dffeas \reg_1|Q[2] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(BusWires[2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Selector13~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_1|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_1|Q[2] .is_wysiwyg = "true";
defparam \reg_1|Q[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y3_N48
cyclonev_lcell_comb \mux|Selector6~4 (
// Equation(s):
// \mux|Selector6~4_combout  = ( \reg_1|Q [2] & ( \mux|Equal7~0_combout  & ( (!\mux|Selector6~3_combout  & ((!\Selector8~1_combout  & ((!\counter|Q [2]) # (!\Selector2~4_combout ))) # (\Selector8~1_combout  & ((\Selector2~4_combout ))))) ) ) ) # ( !\reg_1|Q 
// [2] & ( \mux|Equal7~0_combout  & ( (!\mux|Selector6~3_combout  & (((!\counter|Q [2]) # (!\Selector2~4_combout )) # (\Selector8~1_combout ))) ) ) ) # ( \reg_1|Q [2] & ( !\mux|Equal7~0_combout  & ( !\mux|Selector6~3_combout  ) ) ) # ( !\reg_1|Q [2] & ( 
// !\mux|Equal7~0_combout  & ( !\mux|Selector6~3_combout  ) ) )

	.dataa(!\Selector8~1_combout ),
	.datab(!\counter|Q [2]),
	.datac(!\Selector2~4_combout ),
	.datad(!\mux|Selector6~3_combout ),
	.datae(!\reg_1|Q [2]),
	.dataf(!\mux|Equal7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux|Selector6~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux|Selector6~4 .extended_lut = "off";
defparam \mux|Selector6~4 .lut_mask = 64'hFF00FF00FD00AD00;
defparam \mux|Selector6~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y3_N52
dffeas \reg_3|Q[2] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(BusWires[2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Selector15~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_3|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_3|Q[2] .is_wysiwyg = "true";
defparam \reg_3|Q[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y3_N20
dffeas \reg_2|Q[2] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(BusWires[2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Selector14~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_2|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_2|Q[2] .is_wysiwyg = "true";
defparam \reg_2|Q[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y3_N18
cyclonev_lcell_comb \mux|Selector6~0 (
// Equation(s):
// \mux|Selector6~0_combout  = ( \reg_2|Q [2] & ( \mux|Equal2~1_combout  & ( ((\mux|Equal3~1_combout  & (\mux|Equal3~0_combout  & \reg_3|Q [2]))) # (\mux|Equal2~2_combout ) ) ) ) # ( !\reg_2|Q [2] & ( \mux|Equal2~1_combout  & ( (\mux|Equal3~1_combout  & 
// (\mux|Equal3~0_combout  & \reg_3|Q [2])) ) ) ) # ( \reg_2|Q [2] & ( !\mux|Equal2~1_combout  & ( (\mux|Equal3~1_combout  & (\mux|Equal3~0_combout  & \reg_3|Q [2])) ) ) ) # ( !\reg_2|Q [2] & ( !\mux|Equal2~1_combout  & ( (\mux|Equal3~1_combout  & 
// (\mux|Equal3~0_combout  & \reg_3|Q [2])) ) ) )

	.dataa(!\mux|Equal3~1_combout ),
	.datab(!\mux|Equal2~2_combout ),
	.datac(!\mux|Equal3~0_combout ),
	.datad(!\reg_3|Q [2]),
	.datae(!\reg_2|Q [2]),
	.dataf(!\mux|Equal2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux|Selector6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux|Selector6~0 .extended_lut = "off";
defparam \mux|Selector6~0 .lut_mask = 64'h0005000500053337;
defparam \mux|Selector6~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y3_N44
dffeas \reg_0|Q[2] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(BusWires[2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Selector12~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_0|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_0|Q[2] .is_wysiwyg = "true";
defparam \reg_0|Q[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y3_N10
dffeas \reg_6|Q[2] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(BusWires[2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Selector18~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_6|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_6|Q[2] .is_wysiwyg = "true";
defparam \reg_6|Q[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y3_N42
cyclonev_lcell_comb \mux|Selector6~1 (
// Equation(s):
// \mux|Selector6~1_combout  = ( \reg_0|Q [2] & ( \reg_6|Q [2] & ( (\mux|Equal0~2_combout  & (\mux|Equal0~1_combout  & (!\Selector1~6_combout  $ (!\Selector7~2_combout )))) ) ) ) # ( !\reg_0|Q [2] & ( \reg_6|Q [2] & ( (\Selector1~6_combout  & 
// (!\Selector7~2_combout  & (\mux|Equal0~2_combout  & \mux|Equal0~1_combout ))) ) ) ) # ( \reg_0|Q [2] & ( !\reg_6|Q [2] & ( (!\Selector1~6_combout  & (\Selector7~2_combout  & (\mux|Equal0~2_combout  & \mux|Equal0~1_combout ))) ) ) )

	.dataa(!\Selector1~6_combout ),
	.datab(!\Selector7~2_combout ),
	.datac(!\mux|Equal0~2_combout ),
	.datad(!\mux|Equal0~1_combout ),
	.datae(!\reg_0|Q [2]),
	.dataf(!\reg_6|Q [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux|Selector6~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux|Selector6~1 .extended_lut = "off";
defparam \mux|Selector6~1 .lut_mask = 64'h0000000200040006;
defparam \mux|Selector6~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y3_N47
dffeas \reg_5|Q[2] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(BusWires[2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Selector17~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_5|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_5|Q[2] .is_wysiwyg = "true";
defparam \reg_5|Q[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y3_N35
dffeas \reg_4|Q[2] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(BusWires[2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Selector16~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_4|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_4|Q[2] .is_wysiwyg = "true";
defparam \reg_4|Q[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y3_N33
cyclonev_lcell_comb \mux|Selector6~2 (
// Equation(s):
// \mux|Selector6~2_combout  = ( \reg_4|Q [2] & ( \mux|Equal3~0_combout  & ( (!\Selector4~2_combout  & ((!\Selector6~1_combout  & (\reg_5|Q [2] & \Selector5~1_combout )) # (\Selector6~1_combout  & ((!\Selector5~1_combout ))))) ) ) ) # ( !\reg_4|Q [2] & ( 
// \mux|Equal3~0_combout  & ( (!\Selector4~2_combout  & (!\Selector6~1_combout  & (\reg_5|Q [2] & \Selector5~1_combout ))) ) ) )

	.dataa(!\Selector4~2_combout ),
	.datab(!\Selector6~1_combout ),
	.datac(!\reg_5|Q [2]),
	.datad(!\Selector5~1_combout ),
	.datae(!\reg_4|Q [2]),
	.dataf(!\mux|Equal3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux|Selector6~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux|Selector6~2 .extended_lut = "off";
defparam \mux|Selector6~2 .lut_mask = 64'h0000000000082208;
defparam \mux|Selector6~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y3_N12
cyclonev_lcell_comb \BusWires[2] (
// Equation(s):
// BusWires[2] = LCELL(( \mux|WideNor0~combout  & ( \mux|Selector6~2_combout  ) ) # ( !\mux|WideNor0~combout  & ( \mux|Selector6~2_combout  ) ) # ( \mux|WideNor0~combout  & ( !\mux|Selector6~2_combout  & ( ((!\mux|Selector6~4_combout ) # 
// ((\mux|Selector6~1_combout ) # (\mux|Selector6~0_combout ))) # (\DIN[2]~input_o ) ) ) ) # ( !\mux|WideNor0~combout  & ( !\mux|Selector6~2_combout  & ( (!\mux|Selector6~4_combout ) # ((\mux|Selector6~1_combout ) # (\mux|Selector6~0_combout )) ) ) ))

	.dataa(!\DIN[2]~input_o ),
	.datab(!\mux|Selector6~4_combout ),
	.datac(!\mux|Selector6~0_combout ),
	.datad(!\mux|Selector6~1_combout ),
	.datae(!\mux|WideNor0~combout ),
	.dataf(!\mux|Selector6~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(BusWires[2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BusWires[2] .extended_lut = "off";
defparam \BusWires[2] .lut_mask = 64'hCFFFDFFFFFFFFFFF;
defparam \BusWires[2] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y3_N7
dffeas \counter|Q[2] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\counter|Add0~9_sumout ),
	.asdata(BusWires[2]),
	.clrn(\Resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Selector19~0_combout ),
	.ena(\counter|Q[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\counter|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \counter|Q[2] .is_wysiwyg = "true";
defparam \counter|Q[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y3_N9
cyclonev_lcell_comb \counter|Add0~13 (
// Equation(s):
// \counter|Add0~13_sumout  = SUM(( \counter|Q [3] ) + ( GND ) + ( \counter|Add0~10  ))
// \counter|Add0~14  = CARRY(( \counter|Q [3] ) + ( GND ) + ( \counter|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\counter|Q [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\counter|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\counter|Add0~13_sumout ),
	.cout(\counter|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \counter|Add0~13 .extended_lut = "off";
defparam \counter|Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \counter|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y3_N41
dffeas \reg_0|Q[3] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(BusWires[3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Selector12~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_0|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_0|Q[3] .is_wysiwyg = "true";
defparam \reg_0|Q[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y3_N53
dffeas \reg_6|Q[3] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(BusWires[3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Selector18~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_6|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_6|Q[3] .is_wysiwyg = "true";
defparam \reg_6|Q[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y3_N39
cyclonev_lcell_comb \mux|Selector5~1 (
// Equation(s):
// \mux|Selector5~1_combout  = ( \reg_0|Q [3] & ( \reg_6|Q [3] & ( (\mux|Equal0~1_combout  & (\mux|Equal0~2_combout  & (!\Selector1~6_combout  $ (!\Selector7~2_combout )))) ) ) ) # ( !\reg_0|Q [3] & ( \reg_6|Q [3] & ( (\Selector1~6_combout  & 
// (!\Selector7~2_combout  & (\mux|Equal0~1_combout  & \mux|Equal0~2_combout ))) ) ) ) # ( \reg_0|Q [3] & ( !\reg_6|Q [3] & ( (!\Selector1~6_combout  & (\Selector7~2_combout  & (\mux|Equal0~1_combout  & \mux|Equal0~2_combout ))) ) ) )

	.dataa(!\Selector1~6_combout ),
	.datab(!\Selector7~2_combout ),
	.datac(!\mux|Equal0~1_combout ),
	.datad(!\mux|Equal0~2_combout ),
	.datae(!\reg_0|Q [3]),
	.dataf(!\reg_6|Q [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux|Selector5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux|Selector5~1 .extended_lut = "off";
defparam \mux|Selector5~1 .lut_mask = 64'h0000000200040006;
defparam \mux|Selector5~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y3_N1
dffeas \reg_1|Q[3] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(BusWires[3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Selector13~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_1|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_1|Q[3] .is_wysiwyg = "true";
defparam \reg_1|Q[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y3_N56
dffeas \reg_A|Q[3] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(BusWires[3]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\A_in~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_A|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A|Q[3] .is_wysiwyg = "true";
defparam \reg_A|Q[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y3_N45
cyclonev_lcell_comb \alu|comb~1 (
// Equation(s):
// \alu|comb~1_combout  = ( \add_sub~1_combout  & ( !BusWires[3] ) ) # ( !\add_sub~1_combout  & ( BusWires[3] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!BusWires[3]),
	.datae(gnd),
	.dataf(!\add_sub~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|comb~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|comb~1 .extended_lut = "off";
defparam \alu|comb~1 .lut_mask = 64'h00FF00FFFF00FF00;
defparam \alu|comb~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y4_N27
cyclonev_lcell_comb \alu|add_or_sub[3].FA|s (
// Equation(s):
// \alu|add_or_sub[3].FA|s~combout  = ( \alu|comb~0_combout  & ( \alu|comb~1_combout  & ( !\reg_A|Q [3] $ (((\alu|add_or_sub[1].FA|cout~combout ) # (\reg_A|Q [2]))) ) ) ) # ( !\alu|comb~0_combout  & ( \alu|comb~1_combout  & ( !\reg_A|Q [3] $ (((\reg_A|Q [2] 
// & \alu|add_or_sub[1].FA|cout~combout ))) ) ) ) # ( \alu|comb~0_combout  & ( !\alu|comb~1_combout  & ( !\reg_A|Q [3] $ (((!\reg_A|Q [2] & !\alu|add_or_sub[1].FA|cout~combout ))) ) ) ) # ( !\alu|comb~0_combout  & ( !\alu|comb~1_combout  & ( !\reg_A|Q [3] $ 
// (((!\reg_A|Q [2]) # (!\alu|add_or_sub[1].FA|cout~combout ))) ) ) )

	.dataa(!\reg_A|Q [3]),
	.datab(!\reg_A|Q [2]),
	.datac(gnd),
	.datad(!\alu|add_or_sub[1].FA|cout~combout ),
	.datae(!\alu|comb~0_combout ),
	.dataf(!\alu|comb~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|add_or_sub[3].FA|s~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|add_or_sub[3].FA|s .extended_lut = "off";
defparam \alu|add_or_sub[3].FA|s .lut_mask = 64'h556666AAAA999955;
defparam \alu|add_or_sub[3].FA|s .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y4_N29
dffeas \reg_G|Q[3] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\alu|add_or_sub[3].FA|s~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\add_sub~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_G|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_G|Q[3] .is_wysiwyg = "true";
defparam \reg_G|Q[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y4_N48
cyclonev_lcell_comb \mux|Selector5~3 (
// Equation(s):
// \mux|Selector5~3_combout  = ( \Tstep_Q.T5~DUPLICATE_q  & ( (\reg_G|Q [3] & (!\reg_IR|Q [8] & \reg_IR|Q [7])) ) )

	.dataa(!\reg_G|Q [3]),
	.datab(!\reg_IR|Q [8]),
	.datac(!\reg_IR|Q [7]),
	.datad(gnd),
	.datae(!\Tstep_Q.T5~DUPLICATE_q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux|Selector5~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux|Selector5~3 .extended_lut = "off";
defparam \mux|Selector5~3 .lut_mask = 64'h0000040400000404;
defparam \mux|Selector5~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y3_N54
cyclonev_lcell_comb \mux|Selector5~4 (
// Equation(s):
// \mux|Selector5~4_combout  = ( \mux|Equal7~0_combout  & ( \Selector2~4_combout  & ( (!\mux|Selector5~3_combout  & ((!\counter|Q [3]) # (\Selector8~1_combout ))) ) ) ) # ( !\mux|Equal7~0_combout  & ( \Selector2~4_combout  & ( !\mux|Selector5~3_combout  ) ) 
// ) # ( \mux|Equal7~0_combout  & ( !\Selector2~4_combout  & ( (!\mux|Selector5~3_combout  & ((!\reg_1|Q [3]) # (!\Selector8~1_combout ))) ) ) ) # ( !\mux|Equal7~0_combout  & ( !\Selector2~4_combout  & ( !\mux|Selector5~3_combout  ) ) )

	.dataa(!\reg_1|Q [3]),
	.datab(!\counter|Q [3]),
	.datac(!\mux|Selector5~3_combout ),
	.datad(!\Selector8~1_combout ),
	.datae(!\mux|Equal7~0_combout ),
	.dataf(!\Selector2~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux|Selector5~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux|Selector5~4 .extended_lut = "off";
defparam \mux|Selector5~4 .lut_mask = 64'hF0F0F0A0F0F0C0F0;
defparam \mux|Selector5~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y3_N17
dffeas \reg_4|Q[3] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(BusWires[3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Selector16~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_4|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_4|Q[3] .is_wysiwyg = "true";
defparam \reg_4|Q[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y3_N44
dffeas \reg_5|Q[3] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(BusWires[3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Selector17~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_5|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_5|Q[3] .is_wysiwyg = "true";
defparam \reg_5|Q[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y3_N15
cyclonev_lcell_comb \mux|Selector5~2 (
// Equation(s):
// \mux|Selector5~2_combout  = ( \reg_4|Q [3] & ( \reg_5|Q [3] & ( (!\Selector4~2_combout  & (\mux|Equal3~0_combout  & (!\Selector5~1_combout  $ (!\Selector6~1_combout )))) ) ) ) # ( !\reg_4|Q [3] & ( \reg_5|Q [3] & ( (\Selector5~1_combout  & 
// (!\Selector4~2_combout  & (!\Selector6~1_combout  & \mux|Equal3~0_combout ))) ) ) ) # ( \reg_4|Q [3] & ( !\reg_5|Q [3] & ( (!\Selector5~1_combout  & (!\Selector4~2_combout  & (\Selector6~1_combout  & \mux|Equal3~0_combout ))) ) ) )

	.dataa(!\Selector5~1_combout ),
	.datab(!\Selector4~2_combout ),
	.datac(!\Selector6~1_combout ),
	.datad(!\mux|Equal3~0_combout ),
	.datae(!\reg_4|Q [3]),
	.dataf(!\reg_5|Q [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux|Selector5~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux|Selector5~2 .extended_lut = "off";
defparam \mux|Selector5~2 .lut_mask = 64'h0000000800400048;
defparam \mux|Selector5~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y3_N17
dffeas \reg_3|Q[3] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(BusWires[3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Selector15~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_3|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_3|Q[3] .is_wysiwyg = "true";
defparam \reg_3|Q[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y3_N23
dffeas \reg_2|Q[3] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(BusWires[3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Selector14~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_2|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_2|Q[3] .is_wysiwyg = "true";
defparam \reg_2|Q[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y3_N15
cyclonev_lcell_comb \mux|Selector5~0 (
// Equation(s):
// \mux|Selector5~0_combout  = ( \reg_3|Q [3] & ( \reg_2|Q [3] & ( (!\mux|Equal3~0_combout  & (\mux|Equal2~2_combout  & (\mux|Equal2~1_combout ))) # (\mux|Equal3~0_combout  & (((\mux|Equal2~2_combout  & \mux|Equal2~1_combout )) # (\mux|Equal3~1_combout ))) ) 
// ) ) # ( !\reg_3|Q [3] & ( \reg_2|Q [3] & ( (\mux|Equal2~2_combout  & \mux|Equal2~1_combout ) ) ) ) # ( \reg_3|Q [3] & ( !\reg_2|Q [3] & ( (\mux|Equal3~0_combout  & \mux|Equal3~1_combout ) ) ) )

	.dataa(!\mux|Equal3~0_combout ),
	.datab(!\mux|Equal2~2_combout ),
	.datac(!\mux|Equal2~1_combout ),
	.datad(!\mux|Equal3~1_combout ),
	.datae(!\reg_3|Q [3]),
	.dataf(!\reg_2|Q [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux|Selector5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux|Selector5~0 .extended_lut = "off";
defparam \mux|Selector5~0 .lut_mask = 64'h0000005503030357;
defparam \mux|Selector5~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y3_N54
cyclonev_lcell_comb \BusWires[3] (
// Equation(s):
// BusWires[3] = LCELL(( \mux|Selector5~2_combout  & ( \mux|Selector5~0_combout  ) ) # ( !\mux|Selector5~2_combout  & ( \mux|Selector5~0_combout  ) ) # ( \mux|Selector5~2_combout  & ( !\mux|Selector5~0_combout  ) ) # ( !\mux|Selector5~2_combout  & ( 
// !\mux|Selector5~0_combout  & ( ((!\mux|Selector5~4_combout ) # ((\mux|WideNor0~combout  & \DIN[3]~input_o ))) # (\mux|Selector5~1_combout ) ) ) ))

	.dataa(!\mux|WideNor0~combout ),
	.datab(!\DIN[3]~input_o ),
	.datac(!\mux|Selector5~1_combout ),
	.datad(!\mux|Selector5~4_combout ),
	.datae(!\mux|Selector5~2_combout ),
	.dataf(!\mux|Selector5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(BusWires[3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BusWires[3] .extended_lut = "off";
defparam \BusWires[3] .lut_mask = 64'hFF1FFFFFFFFFFFFF;
defparam \BusWires[3] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y3_N10
dffeas \counter|Q[3] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\counter|Add0~13_sumout ),
	.asdata(BusWires[3]),
	.clrn(\Resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Selector19~0_combout ),
	.ena(\counter|Q[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\counter|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \counter|Q[3] .is_wysiwyg = "true";
defparam \counter|Q[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y3_N12
cyclonev_lcell_comb \counter|Add0~17 (
// Equation(s):
// \counter|Add0~17_sumout  = SUM(( \counter|Q [4] ) + ( GND ) + ( \counter|Add0~14  ))
// \counter|Add0~18  = CARRY(( \counter|Q [4] ) + ( GND ) + ( \counter|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\counter|Q [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\counter|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\counter|Add0~17_sumout ),
	.cout(\counter|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \counter|Add0~17 .extended_lut = "off";
defparam \counter|Add0~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \counter|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y3_N14
dffeas \counter|Q[4] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\counter|Add0~17_sumout ),
	.asdata(BusWires[4]),
	.clrn(\Resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Selector19~0_combout ),
	.ena(\counter|Q[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\counter|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \counter|Q[4] .is_wysiwyg = "true";
defparam \counter|Q[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y3_N33
cyclonev_lcell_comb \alu|add_or_sub[4].FA|s~0 (
// Equation(s):
// \alu|add_or_sub[4].FA|s~0_combout  = ( BusWires[4] & ( !\add_sub~1_combout  $ (\reg_A|Q [4]) ) ) # ( !BusWires[4] & ( !\add_sub~1_combout  $ (!\reg_A|Q [4]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\add_sub~1_combout ),
	.datad(!\reg_A|Q [4]),
	.datae(gnd),
	.dataf(!BusWires[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|add_or_sub[4].FA|s~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|add_or_sub[4].FA|s~0 .extended_lut = "off";
defparam \alu|add_or_sub[4].FA|s~0 .lut_mask = 64'h0FF00FF0F00FF00F;
defparam \alu|add_or_sub[4].FA|s~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y4_N42
cyclonev_lcell_comb \alu|add_or_sub[4].FA|s (
// Equation(s):
// \alu|add_or_sub[4].FA|s~combout  = ( \alu|add_or_sub[1].FA|cout~combout  & ( \alu|comb~1_combout  & ( !\alu|add_or_sub[4].FA|s~0_combout  $ (((!\reg_A|Q [2] & (!\reg_A|Q [3] & !\alu|comb~0_combout )))) ) ) ) # ( !\alu|add_or_sub[1].FA|cout~combout  & ( 
// \alu|comb~1_combout  & ( !\alu|add_or_sub[4].FA|s~0_combout  $ (((!\reg_A|Q [3] & ((!\reg_A|Q [2]) # (!\alu|comb~0_combout ))))) ) ) ) # ( \alu|add_or_sub[1].FA|cout~combout  & ( !\alu|comb~1_combout  & ( !\alu|add_or_sub[4].FA|s~0_combout  $ (((!\reg_A|Q 
// [3]) # ((!\reg_A|Q [2] & !\alu|comb~0_combout )))) ) ) ) # ( !\alu|add_or_sub[1].FA|cout~combout  & ( !\alu|comb~1_combout  & ( !\alu|add_or_sub[4].FA|s~0_combout  $ (((!\reg_A|Q [2]) # ((!\reg_A|Q [3]) # (!\alu|comb~0_combout )))) ) ) )

	.dataa(!\reg_A|Q [2]),
	.datab(!\reg_A|Q [3]),
	.datac(!\alu|comb~0_combout ),
	.datad(!\alu|add_or_sub[4].FA|s~0_combout ),
	.datae(!\alu|add_or_sub[1].FA|cout~combout ),
	.dataf(!\alu|comb~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|add_or_sub[4].FA|s~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|add_or_sub[4].FA|s .extended_lut = "off";
defparam \alu|add_or_sub[4].FA|s .lut_mask = 64'h01FE13EC37C87F80;
defparam \alu|add_or_sub[4].FA|s .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y4_N44
dffeas \reg_G|Q[4] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\alu|add_or_sub[4].FA|s~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\add_sub~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_G|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_G|Q[4] .is_wysiwyg = "true";
defparam \reg_G|Q[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y3_N12
cyclonev_lcell_comb \mux|Selector4~3 (
// Equation(s):
// \mux|Selector4~3_combout  = ( \Tstep_Q.T5~DUPLICATE_q  & ( (\reg_IR|Q [7] & (!\reg_IR|Q [8] & \reg_G|Q [4])) ) )

	.dataa(!\reg_IR|Q [7]),
	.datab(gnd),
	.datac(!\reg_IR|Q [8]),
	.datad(!\reg_G|Q [4]),
	.datae(gnd),
	.dataf(!\Tstep_Q.T5~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux|Selector4~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux|Selector4~3 .extended_lut = "off";
defparam \mux|Selector4~3 .lut_mask = 64'h0000000000500050;
defparam \mux|Selector4~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y3_N26
dffeas \reg_1|Q[4] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(BusWires[4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Selector13~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_1|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_1|Q[4] .is_wysiwyg = "true";
defparam \reg_1|Q[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y3_N24
cyclonev_lcell_comb \mux|Selector4~4 (
// Equation(s):
// \mux|Selector4~4_combout  = ( \reg_1|Q [4] & ( \mux|Equal7~0_combout  & ( (!\mux|Selector4~3_combout  & ((!\Selector8~1_combout  & ((!\counter|Q [4]) # (!\Selector2~4_combout ))) # (\Selector8~1_combout  & ((\Selector2~4_combout ))))) ) ) ) # ( !\reg_1|Q 
// [4] & ( \mux|Equal7~0_combout  & ( (!\mux|Selector4~3_combout  & ((!\counter|Q [4]) # ((!\Selector2~4_combout ) # (\Selector8~1_combout )))) ) ) ) # ( \reg_1|Q [4] & ( !\mux|Equal7~0_combout  & ( !\mux|Selector4~3_combout  ) ) ) # ( !\reg_1|Q [4] & ( 
// !\mux|Equal7~0_combout  & ( !\mux|Selector4~3_combout  ) ) )

	.dataa(!\counter|Q [4]),
	.datab(!\mux|Selector4~3_combout ),
	.datac(!\Selector8~1_combout ),
	.datad(!\Selector2~4_combout ),
	.datae(!\reg_1|Q [4]),
	.dataf(!\mux|Equal7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux|Selector4~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux|Selector4~4 .extended_lut = "off";
defparam \mux|Selector4~4 .lut_mask = 64'hCCCCCCCCCC8CC08C;
defparam \mux|Selector4~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y3_N38
dffeas \reg_0|Q[4] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(BusWires[4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Selector12~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_0|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_0|Q[4] .is_wysiwyg = "true";
defparam \reg_0|Q[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y3_N36
cyclonev_lcell_comb \reg_6|Q[4]~feeder (
// Equation(s):
// \reg_6|Q[4]~feeder_combout  = ( BusWires[4] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!BusWires[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_6|Q[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_6|Q[4]~feeder .extended_lut = "off";
defparam \reg_6|Q[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_6|Q[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y3_N37
dffeas \reg_6|Q[4] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\reg_6|Q[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Selector18~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_6|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_6|Q[4] .is_wysiwyg = "true";
defparam \reg_6|Q[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y3_N36
cyclonev_lcell_comb \mux|Selector4~1 (
// Equation(s):
// \mux|Selector4~1_combout  = ( \reg_0|Q [4] & ( \reg_6|Q [4] & ( (\mux|Equal0~2_combout  & (\mux|Equal0~1_combout  & (!\Selector1~6_combout  $ (!\Selector7~2_combout )))) ) ) ) # ( !\reg_0|Q [4] & ( \reg_6|Q [4] & ( (\Selector1~6_combout  & 
// (!\Selector7~2_combout  & (\mux|Equal0~2_combout  & \mux|Equal0~1_combout ))) ) ) ) # ( \reg_0|Q [4] & ( !\reg_6|Q [4] & ( (!\Selector1~6_combout  & (\Selector7~2_combout  & (\mux|Equal0~2_combout  & \mux|Equal0~1_combout ))) ) ) )

	.dataa(!\Selector1~6_combout ),
	.datab(!\Selector7~2_combout ),
	.datac(!\mux|Equal0~2_combout ),
	.datad(!\mux|Equal0~1_combout ),
	.datae(!\reg_0|Q [4]),
	.dataf(!\reg_6|Q [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux|Selector4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux|Selector4~1 .extended_lut = "off";
defparam \mux|Selector4~1 .lut_mask = 64'h0000000200040006;
defparam \mux|Selector4~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y3_N5
dffeas \reg_2|Q[4] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(BusWires[4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Selector14~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_2|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_2|Q[4] .is_wysiwyg = "true";
defparam \reg_2|Q[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y3_N57
cyclonev_lcell_comb \reg_3|Q[4]~feeder (
// Equation(s):
// \reg_3|Q[4]~feeder_combout  = ( BusWires[4] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!BusWires[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_3|Q[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_3|Q[4]~feeder .extended_lut = "off";
defparam \reg_3|Q[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_3|Q[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y3_N58
dffeas \reg_3|Q[4] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\reg_3|Q[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Selector15~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_3|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_3|Q[4] .is_wysiwyg = "true";
defparam \reg_3|Q[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y3_N3
cyclonev_lcell_comb \mux|Selector4~0 (
// Equation(s):
// \mux|Selector4~0_combout  = ( \reg_2|Q [4] & ( \reg_3|Q [4] & ( (!\mux|Equal3~0_combout  & (\mux|Equal2~1_combout  & (\mux|Equal2~2_combout ))) # (\mux|Equal3~0_combout  & (((\mux|Equal2~1_combout  & \mux|Equal2~2_combout )) # (\mux|Equal3~1_combout ))) ) 
// ) ) # ( !\reg_2|Q [4] & ( \reg_3|Q [4] & ( (\mux|Equal3~0_combout  & \mux|Equal3~1_combout ) ) ) ) # ( \reg_2|Q [4] & ( !\reg_3|Q [4] & ( (\mux|Equal2~1_combout  & \mux|Equal2~2_combout ) ) ) )

	.dataa(!\mux|Equal3~0_combout ),
	.datab(!\mux|Equal2~1_combout ),
	.datac(!\mux|Equal2~2_combout ),
	.datad(!\mux|Equal3~1_combout ),
	.datae(!\reg_2|Q [4]),
	.dataf(!\reg_3|Q [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux|Selector4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux|Selector4~0 .extended_lut = "off";
defparam \mux|Selector4~0 .lut_mask = 64'h0000030300550357;
defparam \mux|Selector4~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y3_N34
dffeas \reg_4|Q[4] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(BusWires[4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Selector16~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_4|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_4|Q[4] .is_wysiwyg = "true";
defparam \reg_4|Q[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y3_N24
cyclonev_lcell_comb \reg_5|Q[4]~feeder (
// Equation(s):
// \reg_5|Q[4]~feeder_combout  = ( BusWires[4] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!BusWires[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_5|Q[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_5|Q[4]~feeder .extended_lut = "off";
defparam \reg_5|Q[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_5|Q[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y3_N26
dffeas \reg_5|Q[4] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\reg_5|Q[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Selector17~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_5|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_5|Q[4] .is_wysiwyg = "true";
defparam \reg_5|Q[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y3_N36
cyclonev_lcell_comb \mux|Selector4~2 (
// Equation(s):
// \mux|Selector4~2_combout  = ( \reg_4|Q [4] & ( \reg_5|Q [4] & ( (!\Selector4~2_combout  & (\mux|Equal3~0_combout  & (!\Selector5~1_combout  $ (!\Selector6~1_combout )))) ) ) ) # ( !\reg_4|Q [4] & ( \reg_5|Q [4] & ( (\Selector5~1_combout  & 
// (!\Selector4~2_combout  & (\mux|Equal3~0_combout  & !\Selector6~1_combout ))) ) ) ) # ( \reg_4|Q [4] & ( !\reg_5|Q [4] & ( (!\Selector5~1_combout  & (!\Selector4~2_combout  & (\mux|Equal3~0_combout  & \Selector6~1_combout ))) ) ) )

	.dataa(!\Selector5~1_combout ),
	.datab(!\Selector4~2_combout ),
	.datac(!\mux|Equal3~0_combout ),
	.datad(!\Selector6~1_combout ),
	.datae(!\reg_4|Q [4]),
	.dataf(!\reg_5|Q [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux|Selector4~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux|Selector4~2 .extended_lut = "off";
defparam \mux|Selector4~2 .lut_mask = 64'h0000000804000408;
defparam \mux|Selector4~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y3_N24
cyclonev_lcell_comb \BusWires[4] (
// Equation(s):
// BusWires[4] = LCELL(( \mux|Selector4~0_combout  & ( \mux|Selector4~2_combout  ) ) # ( !\mux|Selector4~0_combout  & ( \mux|Selector4~2_combout  ) ) # ( \mux|Selector4~0_combout  & ( !\mux|Selector4~2_combout  ) ) # ( !\mux|Selector4~0_combout  & ( 
// !\mux|Selector4~2_combout  & ( (!\mux|Selector4~4_combout ) # (((\DIN[4]~input_o  & \mux|WideNor0~combout )) # (\mux|Selector4~1_combout )) ) ) ))

	.dataa(!\DIN[4]~input_o ),
	.datab(!\mux|Selector4~4_combout ),
	.datac(!\mux|Selector4~1_combout ),
	.datad(!\mux|WideNor0~combout ),
	.datae(!\mux|Selector4~0_combout ),
	.dataf(!\mux|Selector4~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(BusWires[4]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BusWires[4] .extended_lut = "off";
defparam \BusWires[4] .lut_mask = 64'hCFDFFFFFFFFFFFFF;
defparam \BusWires[4] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y3_N26
dffeas \reg_A|Q[4] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(BusWires[4]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\A_in~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_A|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A|Q[4] .is_wysiwyg = "true";
defparam \reg_A|Q[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y3_N56
dffeas \reg_A|Q[5] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(BusWires[5]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\A_in~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_A|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A|Q[5] .is_wysiwyg = "true";
defparam \reg_A|Q[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y3_N48
cyclonev_lcell_comb \alu|comb~2 (
// Equation(s):
// \alu|comb~2_combout  = ( BusWires[4] & ( !\add_sub~1_combout  ) ) # ( !BusWires[4] & ( \add_sub~1_combout  ) )

	.dataa(!\add_sub~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!BusWires[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|comb~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|comb~2 .extended_lut = "off";
defparam \alu|comb~2 .lut_mask = 64'h55555555AAAAAAAA;
defparam \alu|comb~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y3_N30
cyclonev_lcell_comb \alu|add_or_sub[3].FA|cout (
// Equation(s):
// \alu|add_or_sub[3].FA|cout~combout  = ( \alu|add_or_sub[1].FA|cout~combout  & ( (!\reg_A|Q [3] & (\alu|comb~1_combout  & ((\alu|comb~0_combout ) # (\reg_A|Q [2])))) # (\reg_A|Q [3] & (((\alu|comb~1_combout ) # (\alu|comb~0_combout )) # (\reg_A|Q [2]))) ) 
// ) # ( !\alu|add_or_sub[1].FA|cout~combout  & ( (!\reg_A|Q [3] & (\reg_A|Q [2] & (\alu|comb~0_combout  & \alu|comb~1_combout ))) # (\reg_A|Q [3] & (((\reg_A|Q [2] & \alu|comb~0_combout )) # (\alu|comb~1_combout ))) ) )

	.dataa(!\reg_A|Q [2]),
	.datab(!\reg_A|Q [3]),
	.datac(!\alu|comb~0_combout ),
	.datad(!\alu|comb~1_combout ),
	.datae(gnd),
	.dataf(!\alu|add_or_sub[1].FA|cout~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|add_or_sub[3].FA|cout~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|add_or_sub[3].FA|cout .extended_lut = "off";
defparam \alu|add_or_sub[3].FA|cout .lut_mask = 64'h01370137137F137F;
defparam \alu|add_or_sub[3].FA|cout .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y4_N18
cyclonev_lcell_comb \alu|add_or_sub[5].FA|s (
// Equation(s):
// \alu|add_or_sub[5].FA|s~combout  = ( \alu|comb~3_combout  & ( \alu|add_or_sub[3].FA|cout~combout  & ( !\reg_A|Q [5] $ (((\alu|comb~2_combout ) # (\reg_A|Q [4]))) ) ) ) # ( !\alu|comb~3_combout  & ( \alu|add_or_sub[3].FA|cout~combout  & ( !\reg_A|Q [5] $ 
// (((!\reg_A|Q [4] & !\alu|comb~2_combout ))) ) ) ) # ( \alu|comb~3_combout  & ( !\alu|add_or_sub[3].FA|cout~combout  & ( !\reg_A|Q [5] $ (((\reg_A|Q [4] & \alu|comb~2_combout ))) ) ) ) # ( !\alu|comb~3_combout  & ( !\alu|add_or_sub[3].FA|cout~combout  & ( 
// !\reg_A|Q [5] $ (((!\reg_A|Q [4]) # (!\alu|comb~2_combout ))) ) ) )

	.dataa(!\reg_A|Q [4]),
	.datab(gnd),
	.datac(!\reg_A|Q [5]),
	.datad(!\alu|comb~2_combout ),
	.datae(!\alu|comb~3_combout ),
	.dataf(!\alu|add_or_sub[3].FA|cout~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|add_or_sub[5].FA|s~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|add_or_sub[5].FA|s .extended_lut = "off";
defparam \alu|add_or_sub[5].FA|s .lut_mask = 64'h0F5AF0A55AF0A50F;
defparam \alu|add_or_sub[5].FA|s .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y4_N20
dffeas \reg_G|Q[5] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\alu|add_or_sub[5].FA|s~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\add_sub~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_G|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_G|Q[5] .is_wysiwyg = "true";
defparam \reg_G|Q[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y2_N21
cyclonev_lcell_comb \mux|Selector3~3 (
// Equation(s):
// \mux|Selector3~3_combout  = ( \reg_IR|Q [7] & ( \reg_G|Q [5] & ( (!\reg_IR|Q [8] & \Tstep_Q.T5~DUPLICATE_q ) ) ) )

	.dataa(gnd),
	.datab(!\reg_IR|Q [8]),
	.datac(!\Tstep_Q.T5~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\reg_IR|Q [7]),
	.dataf(!\reg_G|Q [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux|Selector3~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux|Selector3~3 .extended_lut = "off";
defparam \mux|Selector3~3 .lut_mask = 64'h0000000000000C0C;
defparam \mux|Selector3~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y3_N15
cyclonev_lcell_comb \counter|Add0~21 (
// Equation(s):
// \counter|Add0~21_sumout  = SUM(( \counter|Q [5] ) + ( GND ) + ( \counter|Add0~18  ))
// \counter|Add0~22  = CARRY(( \counter|Q [5] ) + ( GND ) + ( \counter|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\counter|Q [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\counter|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\counter|Add0~21_sumout ),
	.cout(\counter|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \counter|Add0~21 .extended_lut = "off";
defparam \counter|Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \counter|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y3_N16
dffeas \counter|Q[5] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\counter|Add0~21_sumout ),
	.asdata(BusWires[5]),
	.clrn(\Resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Selector19~0_combout ),
	.ena(\counter|Q[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\counter|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \counter|Q[5] .is_wysiwyg = "true";
defparam \counter|Q[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y3_N56
dffeas \reg_1|Q[5] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(BusWires[5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Selector13~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_1|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_1|Q[5] .is_wysiwyg = "true";
defparam \reg_1|Q[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y3_N54
cyclonev_lcell_comb \mux|Selector3~4 (
// Equation(s):
// \mux|Selector3~4_combout  = ( \reg_1|Q [5] & ( \mux|Equal7~0_combout  & ( (!\mux|Selector3~3_combout  & ((!\Selector8~1_combout  & ((!\counter|Q [5]) # (!\Selector2~4_combout ))) # (\Selector8~1_combout  & ((\Selector2~4_combout ))))) ) ) ) # ( !\reg_1|Q 
// [5] & ( \mux|Equal7~0_combout  & ( (!\mux|Selector3~3_combout  & ((!\counter|Q [5]) # ((!\Selector2~4_combout ) # (\Selector8~1_combout )))) ) ) ) # ( \reg_1|Q [5] & ( !\mux|Equal7~0_combout  & ( !\mux|Selector3~3_combout  ) ) ) # ( !\reg_1|Q [5] & ( 
// !\mux|Equal7~0_combout  & ( !\mux|Selector3~3_combout  ) ) )

	.dataa(!\mux|Selector3~3_combout ),
	.datab(!\counter|Q [5]),
	.datac(!\Selector8~1_combout ),
	.datad(!\Selector2~4_combout ),
	.datae(!\reg_1|Q [5]),
	.dataf(!\mux|Equal7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux|Selector3~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux|Selector3~4 .extended_lut = "off";
defparam \mux|Selector3~4 .lut_mask = 64'hAAAAAAAAAA8AA08A;
defparam \mux|Selector3~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y3_N47
dffeas \reg_0|Q[5] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(BusWires[5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Selector12~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_0|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_0|Q[5] .is_wysiwyg = "true";
defparam \reg_0|Q[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y3_N46
dffeas \reg_6|Q[5] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(BusWires[5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Selector18~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_6|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_6|Q[5] .is_wysiwyg = "true";
defparam \reg_6|Q[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y3_N45
cyclonev_lcell_comb \mux|Selector3~1 (
// Equation(s):
// \mux|Selector3~1_combout  = ( \reg_0|Q [5] & ( \reg_6|Q [5] & ( (\mux|Equal0~1_combout  & (\mux|Equal0~2_combout  & (!\Selector1~6_combout  $ (!\Selector7~2_combout )))) ) ) ) # ( !\reg_0|Q [5] & ( \reg_6|Q [5] & ( (\Selector1~6_combout  & 
// (!\Selector7~2_combout  & (\mux|Equal0~1_combout  & \mux|Equal0~2_combout ))) ) ) ) # ( \reg_0|Q [5] & ( !\reg_6|Q [5] & ( (!\Selector1~6_combout  & (\Selector7~2_combout  & (\mux|Equal0~1_combout  & \mux|Equal0~2_combout ))) ) ) )

	.dataa(!\Selector1~6_combout ),
	.datab(!\Selector7~2_combout ),
	.datac(!\mux|Equal0~1_combout ),
	.datad(!\mux|Equal0~2_combout ),
	.datae(!\reg_0|Q [5]),
	.dataf(!\reg_6|Q [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux|Selector3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux|Selector3~1 .extended_lut = "off";
defparam \mux|Selector3~1 .lut_mask = 64'h0000000200040006;
defparam \mux|Selector3~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y3_N2
dffeas \reg_2|Q[5] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(BusWires[5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Selector14~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_2|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_2|Q[5] .is_wysiwyg = "true";
defparam \reg_2|Q[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y3_N28
dffeas \reg_3|Q[5] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(BusWires[5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Selector15~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_3|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_3|Q[5] .is_wysiwyg = "true";
defparam \reg_3|Q[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y3_N0
cyclonev_lcell_comb \mux|Selector3~0 (
// Equation(s):
// \mux|Selector3~0_combout  = ( \reg_2|Q [5] & ( \reg_3|Q [5] & ( (!\mux|Equal3~0_combout  & (\mux|Equal2~1_combout  & ((\mux|Equal2~2_combout )))) # (\mux|Equal3~0_combout  & (((\mux|Equal2~1_combout  & \mux|Equal2~2_combout )) # (\mux|Equal3~1_combout ))) 
// ) ) ) # ( !\reg_2|Q [5] & ( \reg_3|Q [5] & ( (\mux|Equal3~0_combout  & \mux|Equal3~1_combout ) ) ) ) # ( \reg_2|Q [5] & ( !\reg_3|Q [5] & ( (\mux|Equal2~1_combout  & \mux|Equal2~2_combout ) ) ) )

	.dataa(!\mux|Equal3~0_combout ),
	.datab(!\mux|Equal2~1_combout ),
	.datac(!\mux|Equal3~1_combout ),
	.datad(!\mux|Equal2~2_combout ),
	.datae(!\reg_2|Q [5]),
	.dataf(!\reg_3|Q [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux|Selector3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux|Selector3~0 .extended_lut = "off";
defparam \mux|Selector3~0 .lut_mask = 64'h0000003305050537;
defparam \mux|Selector3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y3_N8
dffeas \reg_4|Q[5] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(BusWires[5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Selector16~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_4|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_4|Q[5] .is_wysiwyg = "true";
defparam \reg_4|Q[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y3_N28
dffeas \reg_5|Q[5] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(BusWires[5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Selector17~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_5|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_5|Q[5] .is_wysiwyg = "true";
defparam \reg_5|Q[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y3_N6
cyclonev_lcell_comb \mux|Selector3~2 (
// Equation(s):
// \mux|Selector3~2_combout  = ( \reg_4|Q [5] & ( \reg_5|Q [5] & ( (!\Selector4~2_combout  & (\mux|Equal3~0_combout  & (!\Selector5~1_combout  $ (!\Selector6~1_combout )))) ) ) ) # ( !\reg_4|Q [5] & ( \reg_5|Q [5] & ( (\Selector5~1_combout  & 
// (!\Selector4~2_combout  & (\mux|Equal3~0_combout  & !\Selector6~1_combout ))) ) ) ) # ( \reg_4|Q [5] & ( !\reg_5|Q [5] & ( (!\Selector5~1_combout  & (!\Selector4~2_combout  & (\mux|Equal3~0_combout  & \Selector6~1_combout ))) ) ) )

	.dataa(!\Selector5~1_combout ),
	.datab(!\Selector4~2_combout ),
	.datac(!\mux|Equal3~0_combout ),
	.datad(!\Selector6~1_combout ),
	.datae(!\reg_4|Q [5]),
	.dataf(!\reg_5|Q [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux|Selector3~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux|Selector3~2 .extended_lut = "off";
defparam \mux|Selector3~2 .lut_mask = 64'h0000000804000408;
defparam \mux|Selector3~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y3_N54
cyclonev_lcell_comb \BusWires[5] (
// Equation(s):
// BusWires[5] = LCELL(( \mux|Selector3~0_combout  & ( \mux|Selector3~2_combout  ) ) # ( !\mux|Selector3~0_combout  & ( \mux|Selector3~2_combout  ) ) # ( \mux|Selector3~0_combout  & ( !\mux|Selector3~2_combout  ) ) # ( !\mux|Selector3~0_combout  & ( 
// !\mux|Selector3~2_combout  & ( (!\mux|Selector3~4_combout ) # (((\DIN[5]~input_o  & \mux|WideNor0~combout )) # (\mux|Selector3~1_combout )) ) ) ))

	.dataa(!\DIN[5]~input_o ),
	.datab(!\mux|WideNor0~combout ),
	.datac(!\mux|Selector3~4_combout ),
	.datad(!\mux|Selector3~1_combout ),
	.datae(!\mux|Selector3~0_combout ),
	.dataf(!\mux|Selector3~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(BusWires[5]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BusWires[5] .extended_lut = "off";
defparam \BusWires[5] .lut_mask = 64'hF1FFFFFFFFFFFFFF;
defparam \BusWires[5] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y3_N51
cyclonev_lcell_comb \alu|comb~3 (
// Equation(s):
// \alu|comb~3_combout  = ( BusWires[5] & ( !\add_sub~1_combout  ) ) # ( !BusWires[5] & ( \add_sub~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\add_sub~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!BusWires[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|comb~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|comb~3 .extended_lut = "off";
defparam \alu|comb~3 .lut_mask = 64'h0F0F0F0FF0F0F0F0;
defparam \alu|comb~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y3_N15
cyclonev_lcell_comb \alu|add_or_sub[6].FA|s~0 (
// Equation(s):
// \alu|add_or_sub[6].FA|s~0_combout  = ( BusWires[6] & ( !\reg_A|Q [6] $ (\add_sub~1_combout ) ) ) # ( !BusWires[6] & ( !\reg_A|Q [6] $ (!\add_sub~1_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\reg_A|Q [6]),
	.datad(!\add_sub~1_combout ),
	.datae(gnd),
	.dataf(!BusWires[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|add_or_sub[6].FA|s~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|add_or_sub[6].FA|s~0 .extended_lut = "off";
defparam \alu|add_or_sub[6].FA|s~0 .lut_mask = 64'h0FF00FF0F00FF00F;
defparam \alu|add_or_sub[6].FA|s~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y4_N15
cyclonev_lcell_comb \alu|add_or_sub[6].FA|s (
// Equation(s):
// \alu|add_or_sub[6].FA|s~combout  = ( \alu|add_or_sub[6].FA|s~0_combout  & ( \alu|add_or_sub[3].FA|cout~combout  & ( (!\alu|comb~3_combout  & ((!\reg_A|Q [5]) # ((!\alu|comb~2_combout  & !\reg_A|Q [4])))) # (\alu|comb~3_combout  & (!\reg_A|Q [5] & 
// (!\alu|comb~2_combout  & !\reg_A|Q [4]))) ) ) ) # ( !\alu|add_or_sub[6].FA|s~0_combout  & ( \alu|add_or_sub[3].FA|cout~combout  & ( (!\alu|comb~3_combout  & (\reg_A|Q [5] & ((\reg_A|Q [4]) # (\alu|comb~2_combout )))) # (\alu|comb~3_combout  & (((\reg_A|Q 
// [4]) # (\alu|comb~2_combout )) # (\reg_A|Q [5]))) ) ) ) # ( \alu|add_or_sub[6].FA|s~0_combout  & ( !\alu|add_or_sub[3].FA|cout~combout  & ( (!\alu|comb~3_combout  & ((!\reg_A|Q [5]) # ((!\alu|comb~2_combout ) # (!\reg_A|Q [4])))) # (\alu|comb~3_combout  & 
// (!\reg_A|Q [5] & ((!\alu|comb~2_combout ) # (!\reg_A|Q [4])))) ) ) ) # ( !\alu|add_or_sub[6].FA|s~0_combout  & ( !\alu|add_or_sub[3].FA|cout~combout  & ( (!\alu|comb~3_combout  & (\reg_A|Q [5] & (\alu|comb~2_combout  & \reg_A|Q [4]))) # 
// (\alu|comb~3_combout  & (((\alu|comb~2_combout  & \reg_A|Q [4])) # (\reg_A|Q [5]))) ) ) )

	.dataa(!\alu|comb~3_combout ),
	.datab(!\reg_A|Q [5]),
	.datac(!\alu|comb~2_combout ),
	.datad(!\reg_A|Q [4]),
	.datae(!\alu|add_or_sub[6].FA|s~0_combout ),
	.dataf(!\alu|add_or_sub[3].FA|cout~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|add_or_sub[6].FA|s~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|add_or_sub[6].FA|s .extended_lut = "off";
defparam \alu|add_or_sub[6].FA|s .lut_mask = 64'h1117EEE81777E888;
defparam \alu|add_or_sub[6].FA|s .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y4_N17
dffeas \reg_G|Q[6] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\alu|add_or_sub[6].FA|s~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\add_sub~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_G|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_G|Q[6] .is_wysiwyg = "true";
defparam \reg_G|Q[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y3_N36
cyclonev_lcell_comb \mux|Selector2~3 (
// Equation(s):
// \mux|Selector2~3_combout  = ( \reg_G|Q [6] & ( (\reg_IR|Q [7] & (\Tstep_Q.T5~DUPLICATE_q  & !\reg_IR|Q [8])) ) )

	.dataa(!\reg_IR|Q [7]),
	.datab(!\Tstep_Q.T5~DUPLICATE_q ),
	.datac(!\reg_IR|Q [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_G|Q [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux|Selector2~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux|Selector2~3 .extended_lut = "off";
defparam \mux|Selector2~3 .lut_mask = 64'h0000000010101010;
defparam \mux|Selector2~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y3_N18
cyclonev_lcell_comb \counter|Add0~25 (
// Equation(s):
// \counter|Add0~25_sumout  = SUM(( \counter|Q [6] ) + ( GND ) + ( \counter|Add0~22  ))
// \counter|Add0~26  = CARRY(( \counter|Q [6] ) + ( GND ) + ( \counter|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\counter|Q [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\counter|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\counter|Add0~25_sumout ),
	.cout(\counter|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \counter|Add0~25 .extended_lut = "off";
defparam \counter|Add0~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \counter|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y3_N20
dffeas \counter|Q[6] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\counter|Add0~25_sumout ),
	.asdata(BusWires[6]),
	.clrn(\Resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Selector19~0_combout ),
	.ena(\counter|Q[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\counter|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \counter|Q[6] .is_wysiwyg = "true";
defparam \counter|Q[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y3_N2
dffeas \reg_1|Q[6] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(BusWires[6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Selector13~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_1|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_1|Q[6] .is_wysiwyg = "true";
defparam \reg_1|Q[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y3_N0
cyclonev_lcell_comb \mux|Selector2~4 (
// Equation(s):
// \mux|Selector2~4_combout  = ( \reg_1|Q [6] & ( \mux|Equal7~0_combout  & ( (!\mux|Selector2~3_combout  & ((!\Selector8~1_combout  & ((!\counter|Q [6]) # (!\Selector2~4_combout ))) # (\Selector8~1_combout  & ((\Selector2~4_combout ))))) ) ) ) # ( !\reg_1|Q 
// [6] & ( \mux|Equal7~0_combout  & ( (!\mux|Selector2~3_combout  & ((!\counter|Q [6]) # ((!\Selector2~4_combout ) # (\Selector8~1_combout )))) ) ) ) # ( \reg_1|Q [6] & ( !\mux|Equal7~0_combout  & ( !\mux|Selector2~3_combout  ) ) ) # ( !\reg_1|Q [6] & ( 
// !\mux|Equal7~0_combout  & ( !\mux|Selector2~3_combout  ) ) )

	.dataa(!\mux|Selector2~3_combout ),
	.datab(!\counter|Q [6]),
	.datac(!\Selector8~1_combout ),
	.datad(!\Selector2~4_combout ),
	.datae(!\reg_1|Q [6]),
	.dataf(!\mux|Equal7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux|Selector2~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux|Selector2~4 .extended_lut = "off";
defparam \mux|Selector2~4 .lut_mask = 64'hAAAAAAAAAA8AA08A;
defparam \mux|Selector2~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y3_N33
cyclonev_lcell_comb \reg_3|Q[6]~feeder (
// Equation(s):
// \reg_3|Q[6]~feeder_combout  = ( BusWires[6] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!BusWires[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_3|Q[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_3|Q[6]~feeder .extended_lut = "off";
defparam \reg_3|Q[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_3|Q[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y3_N34
dffeas \reg_3|Q[6] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\reg_3|Q[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Selector15~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_3|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_3|Q[6] .is_wysiwyg = "true";
defparam \reg_3|Q[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y3_N20
dffeas \reg_2|Q[6] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(BusWires[6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Selector14~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_2|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_2|Q[6] .is_wysiwyg = "true";
defparam \reg_2|Q[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y3_N18
cyclonev_lcell_comb \mux|Selector2~0 (
// Equation(s):
// \mux|Selector2~0_combout  = ( \reg_2|Q [6] & ( \mux|Equal3~0_combout  & ( (!\mux|Equal3~1_combout  & (((\mux|Equal2~1_combout  & \mux|Equal2~2_combout )))) # (\mux|Equal3~1_combout  & (((\mux|Equal2~1_combout  & \mux|Equal2~2_combout )) # (\reg_3|Q [6]))) 
// ) ) ) # ( !\reg_2|Q [6] & ( \mux|Equal3~0_combout  & ( (\mux|Equal3~1_combout  & \reg_3|Q [6]) ) ) ) # ( \reg_2|Q [6] & ( !\mux|Equal3~0_combout  & ( (\mux|Equal2~1_combout  & \mux|Equal2~2_combout ) ) ) )

	.dataa(!\mux|Equal3~1_combout ),
	.datab(!\reg_3|Q [6]),
	.datac(!\mux|Equal2~1_combout ),
	.datad(!\mux|Equal2~2_combout ),
	.datae(!\reg_2|Q [6]),
	.dataf(!\mux|Equal3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux|Selector2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux|Selector2~0 .extended_lut = "off";
defparam \mux|Selector2~0 .lut_mask = 64'h0000000F1111111F;
defparam \mux|Selector2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y3_N41
dffeas \reg_4|Q[6] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(BusWires[6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Selector16~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_4|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_4|Q[6] .is_wysiwyg = "true";
defparam \reg_4|Q[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y3_N42
cyclonev_lcell_comb \reg_5|Q[6]~feeder (
// Equation(s):
// \reg_5|Q[6]~feeder_combout  = ( BusWires[6] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!BusWires[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_5|Q[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_5|Q[6]~feeder .extended_lut = "off";
defparam \reg_5|Q[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_5|Q[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y3_N43
dffeas \reg_5|Q[6] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\reg_5|Q[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Selector17~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_5|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_5|Q[6] .is_wysiwyg = "true";
defparam \reg_5|Q[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y3_N39
cyclonev_lcell_comb \mux|Selector2~2 (
// Equation(s):
// \mux|Selector2~2_combout  = ( \reg_4|Q [6] & ( \reg_5|Q [6] & ( (!\Selector4~2_combout  & (\mux|Equal3~0_combout  & (!\Selector5~1_combout  $ (!\Selector6~1_combout )))) ) ) ) # ( !\reg_4|Q [6] & ( \reg_5|Q [6] & ( (\Selector5~1_combout  & 
// (!\Selector4~2_combout  & (!\Selector6~1_combout  & \mux|Equal3~0_combout ))) ) ) ) # ( \reg_4|Q [6] & ( !\reg_5|Q [6] & ( (!\Selector5~1_combout  & (!\Selector4~2_combout  & (\Selector6~1_combout  & \mux|Equal3~0_combout ))) ) ) )

	.dataa(!\Selector5~1_combout ),
	.datab(!\Selector4~2_combout ),
	.datac(!\Selector6~1_combout ),
	.datad(!\mux|Equal3~0_combout ),
	.datae(!\reg_4|Q [6]),
	.dataf(!\reg_5|Q [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux|Selector2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux|Selector2~2 .extended_lut = "off";
defparam \mux|Selector2~2 .lut_mask = 64'h0000000800400048;
defparam \mux|Selector2~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y2_N15
cyclonev_lcell_comb \reg_6|Q[6]~feeder (
// Equation(s):
// \reg_6|Q[6]~feeder_combout  = ( BusWires[6] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!BusWires[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_6|Q[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_6|Q[6]~feeder .extended_lut = "off";
defparam \reg_6|Q[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_6|Q[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y2_N16
dffeas \reg_6|Q[6] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\reg_6|Q[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Selector18~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_6|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_6|Q[6] .is_wysiwyg = "true";
defparam \reg_6|Q[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y2_N21
cyclonev_lcell_comb \reg_0|Q[6]~feeder (
// Equation(s):
// \reg_0|Q[6]~feeder_combout  = ( BusWires[6] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!BusWires[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_0|Q[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_0|Q[6]~feeder .extended_lut = "off";
defparam \reg_0|Q[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_0|Q[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y2_N22
dffeas \reg_0|Q[6] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\reg_0|Q[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Selector12~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_0|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_0|Q[6] .is_wysiwyg = "true";
defparam \reg_0|Q[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y2_N3
cyclonev_lcell_comb \mux|Selector2~1 (
// Equation(s):
// \mux|Selector2~1_combout  = ( \mux|Equal0~2_combout  & ( \mux|Equal0~1_combout  & ( (!\Selector1~6_combout  & (((\reg_0|Q [6] & \Selector7~2_combout )))) # (\Selector1~6_combout  & (\reg_6|Q [6] & ((!\Selector7~2_combout )))) ) ) )

	.dataa(!\reg_6|Q [6]),
	.datab(!\reg_0|Q [6]),
	.datac(!\Selector1~6_combout ),
	.datad(!\Selector7~2_combout ),
	.datae(!\mux|Equal0~2_combout ),
	.dataf(!\mux|Equal0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux|Selector2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux|Selector2~1 .extended_lut = "off";
defparam \mux|Selector2~1 .lut_mask = 64'h0000000000000530;
defparam \mux|Selector2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y3_N30
cyclonev_lcell_comb \BusWires[6] (
// Equation(s):
// BusWires[6] = LCELL(( \mux|Selector2~2_combout  & ( \mux|Selector2~1_combout  ) ) # ( !\mux|Selector2~2_combout  & ( \mux|Selector2~1_combout  ) ) # ( \mux|Selector2~2_combout  & ( !\mux|Selector2~1_combout  ) ) # ( !\mux|Selector2~2_combout  & ( 
// !\mux|Selector2~1_combout  & ( (!\mux|Selector2~4_combout ) # (((\DIN[6]~input_o  & \mux|WideNor0~combout )) # (\mux|Selector2~0_combout )) ) ) ))

	.dataa(!\mux|Selector2~4_combout ),
	.datab(!\DIN[6]~input_o ),
	.datac(!\mux|WideNor0~combout ),
	.datad(!\mux|Selector2~0_combout ),
	.datae(!\mux|Selector2~2_combout ),
	.dataf(!\mux|Selector2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(BusWires[6]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BusWires[6] .extended_lut = "off";
defparam \BusWires[6] .lut_mask = 64'hABFFFFFFFFFFFFFF;
defparam \BusWires[6] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y3_N32
dffeas \reg_A|Q[6] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(BusWires[6]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\A_in~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_A|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A|Q[6] .is_wysiwyg = "true";
defparam \reg_A|Q[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y3_N42
cyclonev_lcell_comb \alu|comb~4 (
// Equation(s):
// \alu|comb~4_combout  = ( !\add_sub~1_combout  & ( BusWires[6] ) ) # ( \add_sub~1_combout  & ( !BusWires[6] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\add_sub~1_combout ),
	.dataf(!BusWires[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|comb~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|comb~4 .extended_lut = "off";
defparam \alu|comb~4 .lut_mask = 64'h0000FFFFFFFF0000;
defparam \alu|comb~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y3_N11
dffeas \reg_4|Q[7] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(BusWires[7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Selector16~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_4|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_4|Q[7] .is_wysiwyg = "true";
defparam \reg_4|Q[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y3_N4
dffeas \reg_5|Q[7] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(BusWires[7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Selector17~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_5|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_5|Q[7] .is_wysiwyg = "true";
defparam \reg_5|Q[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y3_N9
cyclonev_lcell_comb \mux|Selector1~2 (
// Equation(s):
// \mux|Selector1~2_combout  = ( \reg_4|Q [7] & ( \reg_5|Q [7] & ( (!\Selector4~2_combout  & (\mux|Equal3~0_combout  & (!\Selector5~1_combout  $ (!\Selector6~1_combout )))) ) ) ) # ( !\reg_4|Q [7] & ( \reg_5|Q [7] & ( (\Selector5~1_combout  & 
// (!\Selector4~2_combout  & (!\Selector6~1_combout  & \mux|Equal3~0_combout ))) ) ) ) # ( \reg_4|Q [7] & ( !\reg_5|Q [7] & ( (!\Selector5~1_combout  & (!\Selector4~2_combout  & (\Selector6~1_combout  & \mux|Equal3~0_combout ))) ) ) )

	.dataa(!\Selector5~1_combout ),
	.datab(!\Selector4~2_combout ),
	.datac(!\Selector6~1_combout ),
	.datad(!\mux|Equal3~0_combout ),
	.datae(!\reg_4|Q [7]),
	.dataf(!\reg_5|Q [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux|Selector1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux|Selector1~2 .extended_lut = "off";
defparam \mux|Selector1~2 .lut_mask = 64'h0000000800400048;
defparam \mux|Selector1~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y3_N21
cyclonev_lcell_comb \counter|Add0~29 (
// Equation(s):
// \counter|Add0~29_sumout  = SUM(( \counter|Q [7] ) + ( GND ) + ( \counter|Add0~26  ))
// \counter|Add0~30  = CARRY(( \counter|Q [7] ) + ( GND ) + ( \counter|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\counter|Q [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\counter|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\counter|Add0~29_sumout ),
	.cout(\counter|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \counter|Add0~29 .extended_lut = "off";
defparam \counter|Add0~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \counter|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y3_N23
dffeas \counter|Q[7] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\counter|Add0~29_sumout ),
	.asdata(BusWires[7]),
	.clrn(\Resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Selector19~0_combout ),
	.ena(\counter|Q[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\counter|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \counter|Q[7] .is_wysiwyg = "true";
defparam \counter|Q[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y2_N6
cyclonev_lcell_comb \mux|Selector1~3 (
// Equation(s):
// \mux|Selector1~3_combout  = ( !\reg_IR|Q [8] & ( \Tstep_Q.T5~q  & ( (\reg_IR|Q [7] & \reg_G|Q [7]) ) ) )

	.dataa(!\reg_IR|Q [7]),
	.datab(!\reg_G|Q [7]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\reg_IR|Q [8]),
	.dataf(!\Tstep_Q.T5~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux|Selector1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux|Selector1~3 .extended_lut = "off";
defparam \mux|Selector1~3 .lut_mask = 64'h0000000011110000;
defparam \mux|Selector1~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y2_N20
dffeas \reg_1|Q[7] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(BusWires[7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Selector13~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_1|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_1|Q[7] .is_wysiwyg = "true";
defparam \reg_1|Q[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y2_N18
cyclonev_lcell_comb \mux|Selector1~4 (
// Equation(s):
// \mux|Selector1~4_combout  = ( \reg_1|Q [7] & ( \mux|Equal7~0_combout  & ( (!\mux|Selector1~3_combout  & ((!\Selector8~1_combout  & ((!\counter|Q [7]) # (!\Selector2~4_combout ))) # (\Selector8~1_combout  & ((\Selector2~4_combout ))))) ) ) ) # ( !\reg_1|Q 
// [7] & ( \mux|Equal7~0_combout  & ( (!\mux|Selector1~3_combout  & ((!\counter|Q [7]) # ((!\Selector2~4_combout ) # (\Selector8~1_combout )))) ) ) ) # ( \reg_1|Q [7] & ( !\mux|Equal7~0_combout  & ( !\mux|Selector1~3_combout  ) ) ) # ( !\reg_1|Q [7] & ( 
// !\mux|Equal7~0_combout  & ( !\mux|Selector1~3_combout  ) ) )

	.dataa(!\counter|Q [7]),
	.datab(!\mux|Selector1~3_combout ),
	.datac(!\Selector8~1_combout ),
	.datad(!\Selector2~4_combout ),
	.datae(!\reg_1|Q [7]),
	.dataf(!\mux|Equal7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux|Selector1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux|Selector1~4 .extended_lut = "off";
defparam \mux|Selector1~4 .lut_mask = 64'hCCCCCCCCCC8CC08C;
defparam \mux|Selector1~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y3_N26
dffeas \reg_3|Q[7] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(BusWires[7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Selector15~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_3|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_3|Q[7] .is_wysiwyg = "true";
defparam \reg_3|Q[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y3_N32
dffeas \reg_2|Q[7] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(BusWires[7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Selector14~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_2|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_2|Q[7] .is_wysiwyg = "true";
defparam \reg_2|Q[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y3_N30
cyclonev_lcell_comb \mux|Selector1~0 (
// Equation(s):
// \mux|Selector1~0_combout  = ( \reg_2|Q [7] & ( \mux|Equal3~0_combout  & ( (!\reg_3|Q [7] & (((\mux|Equal2~1_combout  & \mux|Equal2~2_combout )))) # (\reg_3|Q [7] & (((\mux|Equal2~1_combout  & \mux|Equal2~2_combout )) # (\mux|Equal3~1_combout ))) ) ) ) # ( 
// !\reg_2|Q [7] & ( \mux|Equal3~0_combout  & ( (\reg_3|Q [7] & \mux|Equal3~1_combout ) ) ) ) # ( \reg_2|Q [7] & ( !\mux|Equal3~0_combout  & ( (\mux|Equal2~1_combout  & \mux|Equal2~2_combout ) ) ) )

	.dataa(!\reg_3|Q [7]),
	.datab(!\mux|Equal3~1_combout ),
	.datac(!\mux|Equal2~1_combout ),
	.datad(!\mux|Equal2~2_combout ),
	.datae(!\reg_2|Q [7]),
	.dataf(!\mux|Equal3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux|Selector1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux|Selector1~0 .extended_lut = "off";
defparam \mux|Selector1~0 .lut_mask = 64'h0000000F1111111F;
defparam \mux|Selector1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y2_N24
cyclonev_lcell_comb \reg_6|Q[7]~feeder (
// Equation(s):
// \reg_6|Q[7]~feeder_combout  = ( BusWires[7] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!BusWires[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_6|Q[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_6|Q[7]~feeder .extended_lut = "off";
defparam \reg_6|Q[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_6|Q[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y2_N26
dffeas \reg_6|Q[7] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\reg_6|Q[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Selector18~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_6|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_6|Q[7] .is_wysiwyg = "true";
defparam \reg_6|Q[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y2_N38
dffeas \reg_0|Q[7] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(BusWires[7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Selector12~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_0|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_0|Q[7] .is_wysiwyg = "true";
defparam \reg_0|Q[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y2_N36
cyclonev_lcell_comb \mux|Selector1~1 (
// Equation(s):
// \mux|Selector1~1_combout  = ( \reg_0|Q [7] & ( \mux|Equal0~1_combout  & ( (\mux|Equal0~2_combout  & ((!\Selector7~2_combout  & (\reg_6|Q [7] & \Selector1~6_combout )) # (\Selector7~2_combout  & ((!\Selector1~6_combout ))))) ) ) ) # ( !\reg_0|Q [7] & ( 
// \mux|Equal0~1_combout  & ( (\reg_6|Q [7] & (!\Selector7~2_combout  & (\Selector1~6_combout  & \mux|Equal0~2_combout ))) ) ) )

	.dataa(!\reg_6|Q [7]),
	.datab(!\Selector7~2_combout ),
	.datac(!\Selector1~6_combout ),
	.datad(!\mux|Equal0~2_combout ),
	.datae(!\reg_0|Q [7]),
	.dataf(!\mux|Equal0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux|Selector1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux|Selector1~1 .extended_lut = "off";
defparam \mux|Selector1~1 .lut_mask = 64'h0000000000040034;
defparam \mux|Selector1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y3_N18
cyclonev_lcell_comb \BusWires[7] (
// Equation(s):
// BusWires[7] = LCELL(( \mux|Selector1~0_combout  & ( \mux|Selector1~1_combout  ) ) # ( !\mux|Selector1~0_combout  & ( \mux|Selector1~1_combout  ) ) # ( \mux|Selector1~0_combout  & ( !\mux|Selector1~1_combout  ) ) # ( !\mux|Selector1~0_combout  & ( 
// !\mux|Selector1~1_combout  & ( ((!\mux|Selector1~4_combout ) # ((\mux|WideNor0~combout  & \DIN[7]~input_o ))) # (\mux|Selector1~2_combout ) ) ) ))

	.dataa(!\mux|WideNor0~combout ),
	.datab(!\mux|Selector1~2_combout ),
	.datac(!\mux|Selector1~4_combout ),
	.datad(!\DIN[7]~input_o ),
	.datae(!\mux|Selector1~0_combout ),
	.dataf(!\mux|Selector1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(BusWires[7]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BusWires[7] .extended_lut = "off";
defparam \BusWires[7] .lut_mask = 64'hF3F7FFFFFFFFFFFF;
defparam \BusWires[7] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y3_N20
dffeas \reg_A|Q[7] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(BusWires[7]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\A_in~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_A|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A|Q[7] .is_wysiwyg = "true";
defparam \reg_A|Q[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y3_N57
cyclonev_lcell_comb \alu|comb~5 (
// Equation(s):
// \alu|comb~5_combout  = ( BusWires[7] & ( !\add_sub~1_combout  ) ) # ( !BusWires[7] & ( \add_sub~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\add_sub~1_combout ),
	.datae(gnd),
	.dataf(!BusWires[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|comb~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|comb~5 .extended_lut = "off";
defparam \alu|comb~5 .lut_mask = 64'h00FF00FFFF00FF00;
defparam \alu|comb~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y3_N48
cyclonev_lcell_comb \alu|add_or_sub[5].FA|cout (
// Equation(s):
// \alu|add_or_sub[5].FA|cout~combout  = ( \alu|add_or_sub[3].FA|cout~combout  & ( (!\reg_A|Q [5] & (\alu|comb~3_combout  & ((\alu|comb~2_combout ) # (\reg_A|Q [4])))) # (\reg_A|Q [5] & (((\alu|comb~2_combout ) # (\alu|comb~3_combout )) # (\reg_A|Q [4]))) ) 
// ) # ( !\alu|add_or_sub[3].FA|cout~combout  & ( (!\reg_A|Q [5] & (\reg_A|Q [4] & (\alu|comb~3_combout  & \alu|comb~2_combout ))) # (\reg_A|Q [5] & (((\reg_A|Q [4] & \alu|comb~2_combout )) # (\alu|comb~3_combout ))) ) )

	.dataa(!\reg_A|Q [5]),
	.datab(!\reg_A|Q [4]),
	.datac(!\alu|comb~3_combout ),
	.datad(!\alu|comb~2_combout ),
	.datae(gnd),
	.dataf(!\alu|add_or_sub[3].FA|cout~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|add_or_sub[5].FA|cout~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|add_or_sub[5].FA|cout .extended_lut = "off";
defparam \alu|add_or_sub[5].FA|cout .lut_mask = 64'h05170517175F175F;
defparam \alu|add_or_sub[5].FA|cout .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y4_N18
cyclonev_lcell_comb \alu|add_or_sub[7].FA|s (
// Equation(s):
// \alu|add_or_sub[7].FA|s~combout  = ( \alu|add_or_sub[5].FA|cout~combout  & ( !\reg_A|Q [7] $ (!\alu|comb~5_combout  $ (((\alu|comb~4_combout ) # (\reg_A|Q [6])))) ) ) # ( !\alu|add_or_sub[5].FA|cout~combout  & ( !\reg_A|Q [7] $ (!\alu|comb~5_combout  $ 
// (((\reg_A|Q [6] & \alu|comb~4_combout )))) ) )

	.dataa(!\reg_A|Q [6]),
	.datab(!\alu|comb~4_combout ),
	.datac(!\reg_A|Q [7]),
	.datad(!\alu|comb~5_combout ),
	.datae(gnd),
	.dataf(!\alu|add_or_sub[5].FA|cout~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|add_or_sub[7].FA|s~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|add_or_sub[7].FA|s .extended_lut = "off";
defparam \alu|add_or_sub[7].FA|s .lut_mask = 64'h1EE11EE178877887;
defparam \alu|add_or_sub[7].FA|s .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y4_N20
dffeas \reg_G|Q[7] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\alu|add_or_sub[7].FA|s~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\add_sub~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_G|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_G|Q[7] .is_wysiwyg = "true";
defparam \reg_G|Q[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y3_N14
dffeas \reg_4|Q[8] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(BusWires[8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Selector16~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_4|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_4|Q[8] .is_wysiwyg = "true";
defparam \reg_4|Q[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y3_N58
dffeas \reg_5|Q[8] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(BusWires[8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Selector17~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_5|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_5|Q[8] .is_wysiwyg = "true";
defparam \reg_5|Q[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y3_N12
cyclonev_lcell_comb \mux|Selector0~2 (
// Equation(s):
// \mux|Selector0~2_combout  = ( \reg_4|Q [8] & ( \reg_5|Q [8] & ( (!\Selector4~2_combout  & (\mux|Equal3~0_combout  & (!\Selector5~1_combout  $ (!\Selector6~1_combout )))) ) ) ) # ( !\reg_4|Q [8] & ( \reg_5|Q [8] & ( (\Selector5~1_combout  & 
// (!\Selector4~2_combout  & (\mux|Equal3~0_combout  & !\Selector6~1_combout ))) ) ) ) # ( \reg_4|Q [8] & ( !\reg_5|Q [8] & ( (!\Selector5~1_combout  & (!\Selector4~2_combout  & (\mux|Equal3~0_combout  & \Selector6~1_combout ))) ) ) )

	.dataa(!\Selector5~1_combout ),
	.datab(!\Selector4~2_combout ),
	.datac(!\mux|Equal3~0_combout ),
	.datad(!\Selector6~1_combout ),
	.datae(!\reg_4|Q [8]),
	.dataf(!\reg_5|Q [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux|Selector0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux|Selector0~2 .extended_lut = "off";
defparam \mux|Selector0~2 .lut_mask = 64'h0000000804000408;
defparam \mux|Selector0~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y3_N24
cyclonev_lcell_comb \counter|Add0~33 (
// Equation(s):
// \counter|Add0~33_sumout  = SUM(( \counter|Q [8] ) + ( GND ) + ( \counter|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\counter|Q [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\counter|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\counter|Add0~33_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \counter|Add0~33 .extended_lut = "off";
defparam \counter|Add0~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \counter|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y3_N25
dffeas \counter|Q[8] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\counter|Add0~33_sumout ),
	.asdata(BusWires[8]),
	.clrn(\Resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Selector19~0_combout ),
	.ena(\counter|Q[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\counter|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \counter|Q[8] .is_wysiwyg = "true";
defparam \counter|Q[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y2_N42
cyclonev_lcell_comb \mux|Selector0~3 (
// Equation(s):
// \mux|Selector0~3_combout  = ( \reg_G|Q [8] & ( \reg_IR|Q [7] & ( (!\reg_IR|Q [8] & \Tstep_Q.T5~q ) ) ) )

	.dataa(!\reg_IR|Q [8]),
	.datab(gnd),
	.datac(!\Tstep_Q.T5~q ),
	.datad(gnd),
	.datae(!\reg_G|Q [8]),
	.dataf(!\reg_IR|Q [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux|Selector0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux|Selector0~3 .extended_lut = "off";
defparam \mux|Selector0~3 .lut_mask = 64'h0000000000000A0A;
defparam \mux|Selector0~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y2_N56
dffeas \reg_1|Q[8] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(BusWires[8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Selector13~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_1|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_1|Q[8] .is_wysiwyg = "true";
defparam \reg_1|Q[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y2_N54
cyclonev_lcell_comb \mux|Selector0~4 (
// Equation(s):
// \mux|Selector0~4_combout  = ( \reg_1|Q [8] & ( \mux|Equal7~0_combout  & ( (!\mux|Selector0~3_combout  & ((!\Selector8~1_combout  & ((!\counter|Q [8]) # (!\Selector2~4_combout ))) # (\Selector8~1_combout  & ((\Selector2~4_combout ))))) ) ) ) # ( !\reg_1|Q 
// [8] & ( \mux|Equal7~0_combout  & ( (!\mux|Selector0~3_combout  & ((!\counter|Q [8]) # ((!\Selector2~4_combout ) # (\Selector8~1_combout )))) ) ) ) # ( \reg_1|Q [8] & ( !\mux|Equal7~0_combout  & ( !\mux|Selector0~3_combout  ) ) ) # ( !\reg_1|Q [8] & ( 
// !\mux|Equal7~0_combout  & ( !\mux|Selector0~3_combout  ) ) )

	.dataa(!\counter|Q [8]),
	.datab(!\mux|Selector0~3_combout ),
	.datac(!\Selector8~1_combout ),
	.datad(!\Selector2~4_combout ),
	.datae(!\reg_1|Q [8]),
	.dataf(!\mux|Equal7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux|Selector0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux|Selector0~4 .extended_lut = "off";
defparam \mux|Selector0~4 .lut_mask = 64'hCCCCCCCCCC8CC08C;
defparam \mux|Selector0~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y3_N50
dffeas \reg_3|Q[8] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(BusWires[8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Selector15~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_3|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_3|Q[8] .is_wysiwyg = "true";
defparam \reg_3|Q[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y3_N59
dffeas \reg_2|Q[8] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(BusWires[8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Selector14~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_2|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_2|Q[8] .is_wysiwyg = "true";
defparam \reg_2|Q[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y3_N57
cyclonev_lcell_comb \mux|Selector0~0 (
// Equation(s):
// \mux|Selector0~0_combout  = ( \reg_2|Q [8] & ( \mux|Equal2~1_combout  & ( ((\reg_3|Q [8] & (\mux|Equal3~1_combout  & \mux|Equal3~0_combout ))) # (\mux|Equal2~2_combout ) ) ) ) # ( !\reg_2|Q [8] & ( \mux|Equal2~1_combout  & ( (\reg_3|Q [8] & 
// (\mux|Equal3~1_combout  & \mux|Equal3~0_combout )) ) ) ) # ( \reg_2|Q [8] & ( !\mux|Equal2~1_combout  & ( (\reg_3|Q [8] & (\mux|Equal3~1_combout  & \mux|Equal3~0_combout )) ) ) ) # ( !\reg_2|Q [8] & ( !\mux|Equal2~1_combout  & ( (\reg_3|Q [8] & 
// (\mux|Equal3~1_combout  & \mux|Equal3~0_combout )) ) ) )

	.dataa(!\reg_3|Q [8]),
	.datab(!\mux|Equal3~1_combout ),
	.datac(!\mux|Equal2~2_combout ),
	.datad(!\mux|Equal3~0_combout ),
	.datae(!\reg_2|Q [8]),
	.dataf(!\mux|Equal2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux|Selector0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux|Selector0~0 .extended_lut = "off";
defparam \mux|Selector0~0 .lut_mask = 64'h0011001100110F1F;
defparam \mux|Selector0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y2_N53
dffeas \reg_6|Q[8] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(BusWires[8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Selector18~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_6|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_6|Q[8] .is_wysiwyg = "true";
defparam \reg_6|Q[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y2_N17
dffeas \reg_0|Q[8] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(BusWires[8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Selector12~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_0|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_0|Q[8] .is_wysiwyg = "true";
defparam \reg_0|Q[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y2_N15
cyclonev_lcell_comb \mux|Selector0~1 (
// Equation(s):
// \mux|Selector0~1_combout  = ( \reg_0|Q [8] & ( \mux|Equal0~1_combout  & ( (\mux|Equal0~2_combout  & ((!\Selector7~2_combout  & (\reg_6|Q [8] & \Selector1~6_combout )) # (\Selector7~2_combout  & ((!\Selector1~6_combout ))))) ) ) ) # ( !\reg_0|Q [8] & ( 
// \mux|Equal0~1_combout  & ( (\reg_6|Q [8] & (\mux|Equal0~2_combout  & (!\Selector7~2_combout  & \Selector1~6_combout ))) ) ) )

	.dataa(!\reg_6|Q [8]),
	.datab(!\mux|Equal0~2_combout ),
	.datac(!\Selector7~2_combout ),
	.datad(!\Selector1~6_combout ),
	.datae(!\reg_0|Q [8]),
	.dataf(!\mux|Equal0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux|Selector0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux|Selector0~1 .extended_lut = "off";
defparam \mux|Selector0~1 .lut_mask = 64'h0000000000100310;
defparam \mux|Selector0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y3_N48
cyclonev_lcell_comb \BusWires[8] (
// Equation(s):
// BusWires[8] = LCELL(( \mux|Selector0~0_combout  & ( \mux|Selector0~1_combout  ) ) # ( !\mux|Selector0~0_combout  & ( \mux|Selector0~1_combout  ) ) # ( \mux|Selector0~0_combout  & ( !\mux|Selector0~1_combout  ) ) # ( !\mux|Selector0~0_combout  & ( 
// !\mux|Selector0~1_combout  & ( ((!\mux|Selector0~4_combout ) # ((\mux|WideNor0~combout  & \DIN[8]~input_o ))) # (\mux|Selector0~2_combout ) ) ) ))

	.dataa(!\mux|WideNor0~combout ),
	.datab(!\mux|Selector0~2_combout ),
	.datac(!\mux|Selector0~4_combout ),
	.datad(!\DIN[8]~input_o ),
	.datae(!\mux|Selector0~0_combout ),
	.dataf(!\mux|Selector0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(BusWires[8]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BusWires[8] .extended_lut = "off";
defparam \BusWires[8] .lut_mask = 64'hF3F7FFFFFFFFFFFF;
defparam \BusWires[8] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y3_N50
dffeas \reg_A|Q[8] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(BusWires[8]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\A_in~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_A|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A|Q[8] .is_wysiwyg = "true";
defparam \reg_A|Q[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y3_N54
cyclonev_lcell_comb \alu|add_or_sub[8].FA|s~0 (
// Equation(s):
// \alu|add_or_sub[8].FA|s~0_combout  = ( \reg_A|Q [8] & ( BusWires[8] & ( \add_sub~1_combout  ) ) ) # ( !\reg_A|Q [8] & ( BusWires[8] & ( !\add_sub~1_combout  ) ) ) # ( \reg_A|Q [8] & ( !BusWires[8] & ( !\add_sub~1_combout  ) ) ) # ( !\reg_A|Q [8] & ( 
// !BusWires[8] & ( \add_sub~1_combout  ) ) )

	.dataa(gnd),
	.datab(!\add_sub~1_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\reg_A|Q [8]),
	.dataf(!BusWires[8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|add_or_sub[8].FA|s~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|add_or_sub[8].FA|s~0 .extended_lut = "off";
defparam \alu|add_or_sub[8].FA|s~0 .lut_mask = 64'h3333CCCCCCCC3333;
defparam \alu|add_or_sub[8].FA|s~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y4_N12
cyclonev_lcell_comb \alu|add_or_sub[8].FA|s (
// Equation(s):
// \alu|add_or_sub[8].FA|s~combout  = ( \alu|comb~5_combout  & ( \alu|add_or_sub[5].FA|cout~combout  & ( !\alu|add_or_sub[8].FA|s~0_combout  $ (((!\reg_A|Q [7] & (!\reg_A|Q [6] & !\alu|comb~4_combout )))) ) ) ) # ( !\alu|comb~5_combout  & ( 
// \alu|add_or_sub[5].FA|cout~combout  & ( !\alu|add_or_sub[8].FA|s~0_combout  $ (((!\reg_A|Q [7]) # ((!\reg_A|Q [6] & !\alu|comb~4_combout )))) ) ) ) # ( \alu|comb~5_combout  & ( !\alu|add_or_sub[5].FA|cout~combout  & ( !\alu|add_or_sub[8].FA|s~0_combout  $ 
// (((!\reg_A|Q [7] & ((!\reg_A|Q [6]) # (!\alu|comb~4_combout ))))) ) ) ) # ( !\alu|comb~5_combout  & ( !\alu|add_or_sub[5].FA|cout~combout  & ( !\alu|add_or_sub[8].FA|s~0_combout  $ (((!\reg_A|Q [7]) # ((!\reg_A|Q [6]) # (!\alu|comb~4_combout )))) ) ) )

	.dataa(!\reg_A|Q [7]),
	.datab(!\reg_A|Q [6]),
	.datac(!\alu|add_or_sub[8].FA|s~0_combout ),
	.datad(!\alu|comb~4_combout ),
	.datae(!\alu|comb~5_combout ),
	.dataf(!\alu|add_or_sub[5].FA|cout~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|add_or_sub[8].FA|s~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|add_or_sub[8].FA|s .extended_lut = "off";
defparam \alu|add_or_sub[8].FA|s .lut_mask = 64'h0F1E5A781E5A78F0;
defparam \alu|add_or_sub[8].FA|s .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y4_N14
dffeas \reg_G|Q[8] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\alu|add_or_sub[8].FA|s~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\add_sub~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_G|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_G|Q[8] .is_wysiwyg = "true";
defparam \reg_G|Q[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y4_N9
cyclonev_lcell_comb \alu|add_or_sub[0].FA|s~0 (
// Equation(s):
// \alu|add_or_sub[0].FA|s~0_combout  = ( !\reg_A|Q [0] & ( BusWires[0] ) ) # ( \reg_A|Q [0] & ( !BusWires[0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\reg_A|Q [0]),
	.dataf(!BusWires[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|add_or_sub[0].FA|s~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|add_or_sub[0].FA|s~0 .extended_lut = "off";
defparam \alu|add_or_sub[0].FA|s~0 .lut_mask = 64'h0000FFFFFFFF0000;
defparam \alu|add_or_sub[0].FA|s~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y4_N11
dffeas \reg_G|Q[0] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\alu|add_or_sub[0].FA|s~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\add_sub~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_G|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_G|Q[0] .is_wysiwyg = "true";
defparam \reg_G|Q[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y4_N42
cyclonev_lcell_comb \WideOr0~0 (
// Equation(s):
// \WideOr0~0_combout  = ( !\reg_G|Q [0] & ( (!\reg_G|Q [2] & (!\reg_G|Q [3] & (!\reg_G|Q [1] & !\reg_G|Q [4]))) ) )

	.dataa(!\reg_G|Q [2]),
	.datab(!\reg_G|Q [3]),
	.datac(!\reg_G|Q [1]),
	.datad(!\reg_G|Q [4]),
	.datae(gnd),
	.dataf(!\reg_G|Q [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideOr0~0 .extended_lut = "off";
defparam \WideOr0~0 .lut_mask = 64'h8000800000000000;
defparam \WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y4_N48
cyclonev_lcell_comb G_not_zero(
// Equation(s):
// \G_not_zero~combout  = LCELL(( \WideOr0~0_combout  & ( (((\reg_G|Q [5]) # (\reg_G|Q [6])) # (\reg_G|Q [8])) # (\reg_G|Q [7]) ) ) # ( !\WideOr0~0_combout  ))

	.dataa(!\reg_G|Q [7]),
	.datab(!\reg_G|Q [8]),
	.datac(!\reg_G|Q [6]),
	.datad(!\reg_G|Q [5]),
	.datae(gnd),
	.dataf(!\WideOr0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\G_not_zero~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam G_not_zero.extended_lut = "off";
defparam G_not_zero.lut_mask = 64'hFFFFFFFF7FFF7FFF;
defparam G_not_zero.shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y3_N24
cyclonev_lcell_comb \Selector7~1 (
// Equation(s):
// \Selector7~1_combout  = ( \G_not_zero~combout  & ( \decX|Decoder0~0_combout  & ( (!\reg_IR|Q [3] & ((!\reg_IR|Q [7] & (!\reg_IR|Q [8] & \reg_IR|Q [6])) # (\reg_IR|Q [7] & ((!\reg_IR|Q [8]) # (\reg_IR|Q [6]))))) ) ) ) # ( !\G_not_zero~combout  & ( 
// \decX|Decoder0~0_combout  & ( (!\reg_IR|Q [3] & (((!\reg_IR|Q [8] & \reg_IR|Q [6])) # (\reg_IR|Q [7]))) ) ) )

	.dataa(!\reg_IR|Q [7]),
	.datab(!\reg_IR|Q [3]),
	.datac(!\reg_IR|Q [8]),
	.datad(!\reg_IR|Q [6]),
	.datae(!\G_not_zero~combout ),
	.dataf(!\decX|Decoder0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector7~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector7~1 .extended_lut = "off";
defparam \Selector7~1 .lut_mask = 64'h0000000044C440C4;
defparam \Selector7~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y3_N45
cyclonev_lcell_comb \Selector7~2 (
// Equation(s):
// \Selector7~2_combout  = ( \Selector1~5_combout  & ( (!\Selector7~1_combout  & (!\Selector7~0_combout  & ((!\decY|Decoder0~0_combout ) # (!\Selector3~0_combout )))) ) ) # ( !\Selector1~5_combout  & ( !\Selector7~0_combout  ) )

	.dataa(!\Selector7~1_combout ),
	.datab(!\decY|Decoder0~0_combout ),
	.datac(!\Selector7~0_combout ),
	.datad(!\Selector3~0_combout ),
	.datae(gnd),
	.dataf(!\Selector1~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector7~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector7~2 .extended_lut = "off";
defparam \Selector7~2 .lut_mask = 64'hF0F0F0F0A080A080;
defparam \Selector7~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y3_N42
cyclonev_lcell_comb \mux|WideNor0~0 (
// Equation(s):
// \mux|WideNor0~0_combout  = ( \Selector6~1_combout  & ( \mux|Equal0~1_combout  & ( (!\Selector7~2_combout  & (!\Selector4~2_combout  & (\Selector1~6_combout  & \Selector5~1_combout ))) # (\Selector7~2_combout  & ((!\Selector4~2_combout  & 
// (!\Selector1~6_combout  $ (!\Selector5~1_combout ))) # (\Selector4~2_combout  & (\Selector1~6_combout  & \Selector5~1_combout )))) ) ) ) # ( !\Selector6~1_combout  & ( \mux|Equal0~1_combout  & ( (\Selector7~2_combout  & (!\Selector4~2_combout  & 
// (\Selector1~6_combout  & \Selector5~1_combout ))) ) ) )

	.dataa(!\Selector7~2_combout ),
	.datab(!\Selector4~2_combout ),
	.datac(!\Selector1~6_combout ),
	.datad(!\Selector5~1_combout ),
	.datae(!\Selector6~1_combout ),
	.dataf(!\mux|Equal0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux|WideNor0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux|WideNor0~0 .extended_lut = "off";
defparam \mux|WideNor0~0 .lut_mask = 64'h0000000000040449;
defparam \mux|WideNor0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y3_N15
cyclonev_lcell_comb \mux|WideNor0~1 (
// Equation(s):
// \mux|WideNor0~1_combout  = ( \mux|Equal2~1_combout  & ( (!\Selector3~5_combout  & (\Selector2~4_combout  & \Selector8~1_combout )) # (\Selector3~5_combout  & (!\Selector2~4_combout  $ (!\Selector8~1_combout ))) ) )

	.dataa(gnd),
	.datab(!\Selector3~5_combout ),
	.datac(!\Selector2~4_combout ),
	.datad(!\Selector8~1_combout ),
	.datae(gnd),
	.dataf(!\mux|Equal2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux|WideNor0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux|WideNor0~1 .extended_lut = "off";
defparam \mux|WideNor0~1 .lut_mask = 64'h00000000033C033C;
defparam \mux|WideNor0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y3_N33
cyclonev_lcell_comb \mux|WideNor0 (
// Equation(s):
// \mux|WideNor0~combout  = ( !\mux|WideNor0~1_combout  & ( (!\mux|WideNor0~0_combout  & ((!\reg_IR|Q [7]) # ((!\Tstep_Q.T5~DUPLICATE_q ) # (\reg_IR|Q [8])))) ) )

	.dataa(!\reg_IR|Q [7]),
	.datab(!\reg_IR|Q [8]),
	.datac(!\mux|WideNor0~0_combout ),
	.datad(!\Tstep_Q.T5~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\mux|WideNor0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux|WideNor0~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux|WideNor0 .extended_lut = "off";
defparam \mux|WideNor0 .lut_mask = 64'hF0B0F0B000000000;
defparam \mux|WideNor0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y4_N33
cyclonev_lcell_comb \mux|Selector8~3 (
// Equation(s):
// \mux|Selector8~3_combout  = ( !\reg_IR|Q [8] & ( (\reg_IR|Q [7] & (\Tstep_Q.T5~DUPLICATE_q  & \reg_G|Q [0])) ) )

	.dataa(!\reg_IR|Q [7]),
	.datab(!\Tstep_Q.T5~DUPLICATE_q ),
	.datac(!\reg_G|Q [0]),
	.datad(gnd),
	.datae(!\reg_IR|Q [8]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux|Selector8~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux|Selector8~3 .extended_lut = "off";
defparam \mux|Selector8~3 .lut_mask = 64'h0101000001010000;
defparam \mux|Selector8~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y3_N8
dffeas \reg_1|Q[0] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(BusWires[0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Selector13~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_1|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_1|Q[0] .is_wysiwyg = "true";
defparam \reg_1|Q[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y3_N6
cyclonev_lcell_comb \mux|Selector8~4 (
// Equation(s):
// \mux|Selector8~4_combout  = ( \reg_1|Q [0] & ( \mux|Equal7~0_combout  & ( (!\mux|Selector8~3_combout  & ((!\Selector8~1_combout  & ((!\counter|Q [0]) # (!\Selector2~4_combout ))) # (\Selector8~1_combout  & ((\Selector2~4_combout ))))) ) ) ) # ( !\reg_1|Q 
// [0] & ( \mux|Equal7~0_combout  & ( (!\mux|Selector8~3_combout  & ((!\counter|Q [0]) # ((!\Selector2~4_combout ) # (\Selector8~1_combout )))) ) ) ) # ( \reg_1|Q [0] & ( !\mux|Equal7~0_combout  & ( !\mux|Selector8~3_combout  ) ) ) # ( !\reg_1|Q [0] & ( 
// !\mux|Equal7~0_combout  & ( !\mux|Selector8~3_combout  ) ) )

	.dataa(!\counter|Q [0]),
	.datab(!\mux|Selector8~3_combout ),
	.datac(!\Selector8~1_combout ),
	.datad(!\Selector2~4_combout ),
	.datae(!\reg_1|Q [0]),
	.dataf(!\mux|Equal7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux|Selector8~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux|Selector8~4 .extended_lut = "off";
defparam \mux|Selector8~4 .lut_mask = 64'hCCCCCCCCCC8CC08C;
defparam \mux|Selector8~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y3_N11
dffeas \reg_0|Q[0] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(BusWires[0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Selector12~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_0|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_0|Q[0] .is_wysiwyg = "true";
defparam \reg_0|Q[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y3_N15
cyclonev_lcell_comb \reg_6|Q[0]~feeder (
// Equation(s):
// \reg_6|Q[0]~feeder_combout  = ( BusWires[0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!BusWires[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_6|Q[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_6|Q[0]~feeder .extended_lut = "off";
defparam \reg_6|Q[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_6|Q[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y3_N16
dffeas \reg_6|Q[0] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\reg_6|Q[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Selector18~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_6|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_6|Q[0] .is_wysiwyg = "true";
defparam \reg_6|Q[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y3_N9
cyclonev_lcell_comb \mux|Selector8~1 (
// Equation(s):
// \mux|Selector8~1_combout  = ( \reg_0|Q [0] & ( \reg_6|Q [0] & ( (\mux|Equal0~1_combout  & (\mux|Equal0~2_combout  & (!\Selector1~6_combout  $ (!\Selector7~2_combout )))) ) ) ) # ( !\reg_0|Q [0] & ( \reg_6|Q [0] & ( (\Selector1~6_combout  & 
// (!\Selector7~2_combout  & (\mux|Equal0~1_combout  & \mux|Equal0~2_combout ))) ) ) ) # ( \reg_0|Q [0] & ( !\reg_6|Q [0] & ( (!\Selector1~6_combout  & (\Selector7~2_combout  & (\mux|Equal0~1_combout  & \mux|Equal0~2_combout ))) ) ) )

	.dataa(!\Selector1~6_combout ),
	.datab(!\Selector7~2_combout ),
	.datac(!\mux|Equal0~1_combout ),
	.datad(!\mux|Equal0~2_combout ),
	.datae(!\reg_0|Q [0]),
	.dataf(!\reg_6|Q [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux|Selector8~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux|Selector8~1 .extended_lut = "off";
defparam \mux|Selector8~1 .lut_mask = 64'h0000000200040006;
defparam \mux|Selector8~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y3_N5
dffeas \reg_4|Q[0] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(BusWires[0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Selector16~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_4|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_4|Q[0] .is_wysiwyg = "true";
defparam \reg_4|Q[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y3_N25
dffeas \reg_5|Q[0] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(BusWires[0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Selector17~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_5|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_5|Q[0] .is_wysiwyg = "true";
defparam \reg_5|Q[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y3_N3
cyclonev_lcell_comb \mux|Selector8~2 (
// Equation(s):
// \mux|Selector8~2_combout  = ( \reg_4|Q [0] & ( \reg_5|Q [0] & ( (!\Selector4~2_combout  & (\mux|Equal3~0_combout  & (!\Selector5~1_combout  $ (!\Selector6~1_combout )))) ) ) ) # ( !\reg_4|Q [0] & ( \reg_5|Q [0] & ( (\Selector5~1_combout  & 
// (!\Selector4~2_combout  & (!\Selector6~1_combout  & \mux|Equal3~0_combout ))) ) ) ) # ( \reg_4|Q [0] & ( !\reg_5|Q [0] & ( (!\Selector5~1_combout  & (!\Selector4~2_combout  & (\Selector6~1_combout  & \mux|Equal3~0_combout ))) ) ) )

	.dataa(!\Selector5~1_combout ),
	.datab(!\Selector4~2_combout ),
	.datac(!\Selector6~1_combout ),
	.datad(!\mux|Equal3~0_combout ),
	.datae(!\reg_4|Q [0]),
	.dataf(!\reg_5|Q [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux|Selector8~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux|Selector8~2 .extended_lut = "off";
defparam \mux|Selector8~2 .lut_mask = 64'h0000000800400048;
defparam \mux|Selector8~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y3_N14
dffeas \reg_3|Q[0] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(BusWires[0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Selector15~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_3|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_3|Q[0] .is_wysiwyg = "true";
defparam \reg_3|Q[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y3_N22
dffeas \reg_2|Q[0] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(BusWires[0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Selector14~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_2|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_2|Q[0] .is_wysiwyg = "true";
defparam \reg_2|Q[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y3_N12
cyclonev_lcell_comb \mux|Selector8~0 (
// Equation(s):
// \mux|Selector8~0_combout  = ( \reg_3|Q [0] & ( \reg_2|Q [0] & ( (!\mux|Equal3~0_combout  & (\mux|Equal2~2_combout  & ((\mux|Equal2~1_combout )))) # (\mux|Equal3~0_combout  & (((\mux|Equal2~2_combout  & \mux|Equal2~1_combout )) # (\mux|Equal3~1_combout ))) 
// ) ) ) # ( !\reg_3|Q [0] & ( \reg_2|Q [0] & ( (\mux|Equal2~2_combout  & \mux|Equal2~1_combout ) ) ) ) # ( \reg_3|Q [0] & ( !\reg_2|Q [0] & ( (\mux|Equal3~0_combout  & \mux|Equal3~1_combout ) ) ) )

	.dataa(!\mux|Equal3~0_combout ),
	.datab(!\mux|Equal2~2_combout ),
	.datac(!\mux|Equal3~1_combout ),
	.datad(!\mux|Equal2~1_combout ),
	.datae(!\reg_3|Q [0]),
	.dataf(!\reg_2|Q [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux|Selector8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux|Selector8~0 .extended_lut = "off";
defparam \mux|Selector8~0 .lut_mask = 64'h0000050500330537;
defparam \mux|Selector8~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y3_N30
cyclonev_lcell_comb \BusWires[0] (
// Equation(s):
// BusWires[0] = LCELL(( \mux|Selector8~2_combout  & ( \mux|Selector8~0_combout  ) ) # ( !\mux|Selector8~2_combout  & ( \mux|Selector8~0_combout  ) ) # ( \mux|Selector8~2_combout  & ( !\mux|Selector8~0_combout  ) ) # ( !\mux|Selector8~2_combout  & ( 
// !\mux|Selector8~0_combout  & ( (!\mux|Selector8~4_combout ) # (((\DIN[0]~input_o  & \mux|WideNor0~combout )) # (\mux|Selector8~1_combout )) ) ) ))

	.dataa(!\DIN[0]~input_o ),
	.datab(!\mux|WideNor0~combout ),
	.datac(!\mux|Selector8~4_combout ),
	.datad(!\mux|Selector8~1_combout ),
	.datae(!\mux|Selector8~2_combout ),
	.dataf(!\mux|Selector8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(BusWires[0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BusWires[0] .extended_lut = "off";
defparam \BusWires[0] .lut_mask = 64'hF1FFFFFFFFFFFFFF;
defparam \BusWires[0] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y2_N27
cyclonev_lcell_comb \reg_ADDR|Q[0]~feeder (
// Equation(s):
// \reg_ADDR|Q[0]~feeder_combout  = ( BusWires[0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!BusWires[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_ADDR|Q[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_ADDR|Q[0]~feeder .extended_lut = "off";
defparam \reg_ADDR|Q[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_ADDR|Q[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y2_N48
cyclonev_lcell_comb \Selector9~0 (
// Equation(s):
// \Selector9~0_combout  = ( \reg_IR|Q [6] & ( (!\Tstep_Q.T0~q ) # ((\Tstep_Q.T3~DUPLICATE_q  & !\reg_IR|Q [7])) ) ) # ( !\reg_IR|Q [6] & ( (!\Tstep_Q.T0~q ) # ((\reg_IR|Q [8] & (\Tstep_Q.T3~DUPLICATE_q  & !\reg_IR|Q [7]))) ) )

	.dataa(!\reg_IR|Q [8]),
	.datab(!\Tstep_Q.T0~q ),
	.datac(!\Tstep_Q.T3~DUPLICATE_q ),
	.datad(!\reg_IR|Q [7]),
	.datae(gnd),
	.dataf(!\reg_IR|Q [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector9~0 .extended_lut = "off";
defparam \Selector9~0 .lut_mask = 64'hCDCCCDCCCFCCCFCC;
defparam \Selector9~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y2_N28
dffeas \reg_ADDR|Q[0] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\reg_ADDR|Q[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Selector9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_ADDR|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_ADDR|Q[0] .is_wysiwyg = "true";
defparam \reg_ADDR|Q[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y4_N54
cyclonev_lcell_comb \reg_ADDR|Q[1]~feeder (
// Equation(s):
// \reg_ADDR|Q[1]~feeder_combout  = ( BusWires[1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!BusWires[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_ADDR|Q[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_ADDR|Q[1]~feeder .extended_lut = "off";
defparam \reg_ADDR|Q[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_ADDR|Q[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y4_N55
dffeas \reg_ADDR|Q[1] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\reg_ADDR|Q[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Selector9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_ADDR|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_ADDR|Q[1] .is_wysiwyg = "true";
defparam \reg_ADDR|Q[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y4_N12
cyclonev_lcell_comb \reg_ADDR|Q[2]~feeder (
// Equation(s):
// \reg_ADDR|Q[2]~feeder_combout  = ( BusWires[2] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!BusWires[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_ADDR|Q[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_ADDR|Q[2]~feeder .extended_lut = "off";
defparam \reg_ADDR|Q[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_ADDR|Q[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y4_N13
dffeas \reg_ADDR|Q[2] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\reg_ADDR|Q[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Selector9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_ADDR|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_ADDR|Q[2] .is_wysiwyg = "true";
defparam \reg_ADDR|Q[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y4_N39
cyclonev_lcell_comb \reg_ADDR|Q[3]~feeder (
// Equation(s):
// \reg_ADDR|Q[3]~feeder_combout  = ( BusWires[3] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!BusWires[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_ADDR|Q[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_ADDR|Q[3]~feeder .extended_lut = "off";
defparam \reg_ADDR|Q[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_ADDR|Q[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y4_N41
dffeas \reg_ADDR|Q[3] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\reg_ADDR|Q[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Selector9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_ADDR|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_ADDR|Q[3] .is_wysiwyg = "true";
defparam \reg_ADDR|Q[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y2_N39
cyclonev_lcell_comb \reg_ADDR|Q[4]~feeder (
// Equation(s):
// \reg_ADDR|Q[4]~feeder_combout  = ( BusWires[4] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!BusWires[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_ADDR|Q[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_ADDR|Q[4]~feeder .extended_lut = "off";
defparam \reg_ADDR|Q[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_ADDR|Q[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y2_N41
dffeas \reg_ADDR|Q[4] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\reg_ADDR|Q[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Selector9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_ADDR|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_ADDR|Q[4] .is_wysiwyg = "true";
defparam \reg_ADDR|Q[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y2_N30
cyclonev_lcell_comb \reg_ADDR|Q[5]~feeder (
// Equation(s):
// \reg_ADDR|Q[5]~feeder_combout  = ( BusWires[5] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!BusWires[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_ADDR|Q[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_ADDR|Q[5]~feeder .extended_lut = "off";
defparam \reg_ADDR|Q[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_ADDR|Q[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y2_N32
dffeas \reg_ADDR|Q[5] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\reg_ADDR|Q[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Selector9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_ADDR|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_ADDR|Q[5] .is_wysiwyg = "true";
defparam \reg_ADDR|Q[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y4_N42
cyclonev_lcell_comb \reg_ADDR|Q[6]~feeder (
// Equation(s):
// \reg_ADDR|Q[6]~feeder_combout  = ( BusWires[6] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!BusWires[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_ADDR|Q[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_ADDR|Q[6]~feeder .extended_lut = "off";
defparam \reg_ADDR|Q[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_ADDR|Q[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y4_N43
dffeas \reg_ADDR|Q[6] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\reg_ADDR|Q[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Selector9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_ADDR|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_ADDR|Q[6] .is_wysiwyg = "true";
defparam \reg_ADDR|Q[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y2_N27
cyclonev_lcell_comb \reg_ADDR|Q[7]~feeder (
// Equation(s):
// \reg_ADDR|Q[7]~feeder_combout  = ( BusWires[7] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!BusWires[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_ADDR|Q[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_ADDR|Q[7]~feeder .extended_lut = "off";
defparam \reg_ADDR|Q[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_ADDR|Q[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y2_N28
dffeas \reg_ADDR|Q[7] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\reg_ADDR|Q[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Selector9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_ADDR|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_ADDR|Q[7] .is_wysiwyg = "true";
defparam \reg_ADDR|Q[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y2_N54
cyclonev_lcell_comb \reg_ADDR|Q[8]~feeder (
// Equation(s):
// \reg_ADDR|Q[8]~feeder_combout  = ( BusWires[8] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!BusWires[8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_ADDR|Q[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_ADDR|Q[8]~feeder .extended_lut = "off";
defparam \reg_ADDR|Q[8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_ADDR|Q[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y2_N55
dffeas \reg_ADDR|Q[8] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\reg_ADDR|Q[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Selector9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_ADDR|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_ADDR|Q[8] .is_wysiwyg = "true";
defparam \reg_ADDR|Q[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y4_N0
cyclonev_lcell_comb \reg_DOUT|Q[0]~feeder (
// Equation(s):
// \reg_DOUT|Q[0]~feeder_combout  = ( BusWires[0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!BusWires[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_DOUT|Q[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_DOUT|Q[0]~feeder .extended_lut = "off";
defparam \reg_DOUT|Q[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_DOUT|Q[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y2_N42
cyclonev_lcell_comb \Selector11~1 (
// Equation(s):
// \Selector11~1_combout  = ( \reg_IR|Q [6] & ( (\Tstep_Q.T4~DUPLICATE_q  & (\reg_IR|Q [8] & !\reg_IR|Q [7])) ) )

	.dataa(!\Tstep_Q.T4~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\reg_IR|Q [8]),
	.datad(!\reg_IR|Q [7]),
	.datae(gnd),
	.dataf(!\reg_IR|Q [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector11~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector11~1 .extended_lut = "off";
defparam \Selector11~1 .lut_mask = 64'h0000000005000500;
defparam \Selector11~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y4_N1
dffeas \reg_DOUT|Q[0] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\reg_DOUT|Q[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Selector11~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_DOUT|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_DOUT|Q[0] .is_wysiwyg = "true";
defparam \reg_DOUT|Q[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y4_N52
dffeas \reg_DOUT|Q[1] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(BusWires[1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Selector11~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_DOUT|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_DOUT|Q[1] .is_wysiwyg = "true";
defparam \reg_DOUT|Q[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y4_N31
dffeas \reg_DOUT|Q[2] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(BusWires[2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Selector11~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_DOUT|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_DOUT|Q[2] .is_wysiwyg = "true";
defparam \reg_DOUT|Q[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y4_N48
cyclonev_lcell_comb \reg_DOUT|Q[3]~feeder (
// Equation(s):
// \reg_DOUT|Q[3]~feeder_combout  = ( BusWires[3] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!BusWires[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_DOUT|Q[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_DOUT|Q[3]~feeder .extended_lut = "off";
defparam \reg_DOUT|Q[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_DOUT|Q[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y4_N49
dffeas \reg_DOUT|Q[3] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\reg_DOUT|Q[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Selector11~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_DOUT|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_DOUT|Q[3] .is_wysiwyg = "true";
defparam \reg_DOUT|Q[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y4_N54
cyclonev_lcell_comb \reg_DOUT|Q[4]~feeder (
// Equation(s):
// \reg_DOUT|Q[4]~feeder_combout  = ( BusWires[4] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!BusWires[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_DOUT|Q[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_DOUT|Q[4]~feeder .extended_lut = "off";
defparam \reg_DOUT|Q[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_DOUT|Q[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y4_N55
dffeas \reg_DOUT|Q[4] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\reg_DOUT|Q[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Selector11~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_DOUT|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_DOUT|Q[4] .is_wysiwyg = "true";
defparam \reg_DOUT|Q[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y4_N0
cyclonev_lcell_comb \reg_DOUT|Q[5]~feeder (
// Equation(s):
// \reg_DOUT|Q[5]~feeder_combout  = ( BusWires[5] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!BusWires[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_DOUT|Q[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_DOUT|Q[5]~feeder .extended_lut = "off";
defparam \reg_DOUT|Q[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_DOUT|Q[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y4_N1
dffeas \reg_DOUT|Q[5] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\reg_DOUT|Q[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Selector11~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_DOUT|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_DOUT|Q[5] .is_wysiwyg = "true";
defparam \reg_DOUT|Q[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y4_N33
cyclonev_lcell_comb \reg_DOUT|Q[6]~feeder (
// Equation(s):
// \reg_DOUT|Q[6]~feeder_combout  = ( BusWires[6] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!BusWires[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_DOUT|Q[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_DOUT|Q[6]~feeder .extended_lut = "off";
defparam \reg_DOUT|Q[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_DOUT|Q[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y4_N34
dffeas \reg_DOUT|Q[6] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\reg_DOUT|Q[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Selector11~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_DOUT|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_DOUT|Q[6] .is_wysiwyg = "true";
defparam \reg_DOUT|Q[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y3_N0
cyclonev_lcell_comb \reg_DOUT|Q[7]~feeder (
// Equation(s):
// \reg_DOUT|Q[7]~feeder_combout  = ( BusWires[7] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!BusWires[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_DOUT|Q[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_DOUT|Q[7]~feeder .extended_lut = "off";
defparam \reg_DOUT|Q[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_DOUT|Q[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y3_N1
dffeas \reg_DOUT|Q[7] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\reg_DOUT|Q[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Selector11~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_DOUT|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_DOUT|Q[7] .is_wysiwyg = "true";
defparam \reg_DOUT|Q[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y4_N35
dffeas \reg_DOUT|Q[8] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(BusWires[8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Selector11~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_DOUT|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_DOUT|Q[8] .is_wysiwyg = "true";
defparam \reg_DOUT|Q[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y2_N9
cyclonev_lcell_comb \reg_W|Q[0]~feeder (
// Equation(s):
// \reg_W|Q[0]~feeder_combout  = ( \Selector11~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Selector11~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_W|Q[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_W|Q[0]~feeder .extended_lut = "off";
defparam \reg_W|Q[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_W|Q[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y2_N10
dffeas \reg_W|Q[0] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\reg_W|Q[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_W|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_W|Q[0] .is_wysiwyg = "true";
defparam \reg_W|Q[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y44_N3
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
