// Seed: 634216859
`define pp_2 0
`define pp_3 0
`define pp_4 0
`timescale 1ps / 1ps
module module_0 (
    id_1,
    id_2
);
  inout id_2;
  output id_1;
  logic id_2;
  logic id_3;
  type_13(
      1'h0, id_1[1], id_2
  );
  logic id_4;
  logic id_5;
  logic id_6;
  logic id_7, id_8, id_9, id_10;
  assign id_4 = 1'h0 + id_9;
endmodule
