/**
*
*  Copyright (C) 2018, Marvell International Ltd. and its affiliates.
*
*  This program and the accompanying materials are licensed and made available
*  under the terms and conditions of the BSD License which accompanies this
*  distribution. The full text of the license may be found at
*  http://opensource.org/licenses/bsd-license.php
*
*  THE PROGRAM IS DISTRIBUTED UNDER THE BSD LICENSE ON AN "AS IS" BASIS,
*  WITHOUT WARRANTIES OR REPRESENTATIONS OF ANY KIND, EITHER EXPRESS OR IMPLIED.
*
*  Glossary - abbreviations used in Marvell SampleAtReset library implementation:
*  ICU - Interrupt Consolidation Unit
*  AP - Application Processor hardware block (Armada 7k8k incorporates AP806)
*  CP - South Bridge hardware blocks (Armada 7k8k incorporates CP110)
*
**/

#define CP_GIC_SPI_CP0_PCI0            160
#define CP_GIC_SPI_CP0_PCI1            161
#define CP_GIC_SPI_CP0_PCI2            162
#define CP_GIC_SPI_CP0_SDMMC           163
#define CP_GIC_SPI_PP2_CP0_PORT0       165, 168, 171, 174, 177, 180, 183, 186, 189, 223
#define CP_GIC_SPI_PP2_CP0_PORT1       166, 169, 172, 175, 178, 181, 184, 187, 190, 222
#define CP_GIC_SPI_PP2_CP0_PORT2       167, 170, 173, 176, 179, 182, 185, 188, 191, 221
#define CP_GIC_SPI_CP0_USB_H1          208
#define CP_GIC_SPI_CP0_USB_H0          209
#define CP_GIC_SPI_CP0_SATA_H0         210

#define CP_GIC_SPI_CP1_PCI0            224
#define CP_GIC_SPI_CP1_PCI1            225
#define CP_GIC_SPI_CP1_PCI2            226
#define CP_GIC_SPI_CP1_SDMMC           227
#define CP_GIC_SPI_PP2_CP1_PORT0       229, 232, 235, 238, 241, 244, 247, 250, 253, 287
#define CP_GIC_SPI_PP2_CP1_PORT1       230, 233, 236, 239, 242, 245, 248, 251, 254, 286
#define CP_GIC_SPI_PP2_CP1_PORT2       231, 234, 237, 240, 243, 246, 249, 252, 255, 285
#define CP_GIC_SPI_CP1_USB_H1          272
#define CP_GIC_SPI_CP1_USB_H0          273
#define CP_GIC_SPI_CP1_SATA_H0         274
