

================================================================
== Vitis HLS Report for 'conv2_Pipeline_NOUT_TY_TX'
================================================================
* Date:           Mon Oct 30 23:01:01 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.016 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    37030|    37030|  0.370 ms|  0.370 ms|  37030|  37030|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |- NOUT_TY_TX  |    37028|    37028|        41|          4|          1|  9248|       yes|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 42


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 42
* Pipeline : 1
  Pipeline-0 : II = 4, D = 42, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%bx = alloca i32 1"   --->   Operation 44 'alloca' 'bx' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%ty_3 = alloca i32 1"   --->   Operation 45 'alloca' 'ty_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%indvar_flatten11 = alloca i32 1"   --->   Operation 46 'alloca' 'indvar_flatten11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%nout = alloca i32 1"   --->   Operation 47 'alloca' 'nout' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%indvar_flatten32 = alloca i32 1"   --->   Operation 48 'alloca' 'indvar_flatten32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.42ns)   --->   "%store_ln0 = store i14 0, i14 %indvar_flatten32"   --->   Operation 49 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 50 [1/1] (0.42ns)   --->   "%store_ln0 = store i6 0, i6 %nout"   --->   Operation 50 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 51 [1/1] (0.42ns)   --->   "%store_ln0 = store i10 0, i10 %indvar_flatten11"   --->   Operation 51 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 52 [1/1] (0.42ns)   --->   "%store_ln0 = store i5 0, i5 %ty_3"   --->   Operation 52 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 53 [1/1] (0.42ns)   --->   "%store_ln0 = store i5 0, i5 %bx"   --->   Operation 53 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln0 = br void %KY"   --->   Operation 54 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%indvar_flatten32_load = load i14 %indvar_flatten32" [src/conv2.cpp:55]   --->   Operation 55 'load' 'indvar_flatten32_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 56 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.83ns)   --->   "%icmp_ln55 = icmp_eq  i14 %indvar_flatten32_load, i14 9248" [src/conv2.cpp:55]   --->   Operation 57 'icmp' 'icmp_ln55' <Predicate = true> <Delay = 0.83> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.83ns)   --->   "%add_ln55_1 = add i14 %indvar_flatten32_load, i14 1" [src/conv2.cpp:55]   --->   Operation 58 'add' 'add_ln55_1' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln55 = br i1 %icmp_ln55, void %for.inc69, void %for.inc72.exitStub" [src/conv2.cpp:55]   --->   Operation 59 'br' 'br_ln55' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%bx_load = load i5 %bx" [src/conv2.cpp:58]   --->   Operation 60 'load' 'bx_load' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%ty_3_load = load i5 %ty_3" [src/conv2.cpp:55]   --->   Operation 61 'load' 'ty_3_load' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%indvar_flatten11_load = load i10 %indvar_flatten11" [src/conv2.cpp:57]   --->   Operation 62 'load' 'indvar_flatten11_load' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%nout_load = load i6 %nout" [src/conv2.cpp:55]   --->   Operation 63 'load' 'nout_load' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.78ns)   --->   "%add_ln55 = add i6 %nout_load, i6 1" [src/conv2.cpp:55]   --->   Operation 64 'add' 'add_ln55' <Predicate = (!icmp_ln55)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.78ns)   --->   "%icmp_ln57 = icmp_eq  i10 %indvar_flatten11_load, i10 289" [src/conv2.cpp:57]   --->   Operation 65 'icmp' 'icmp_ln57' <Predicate = (!icmp_ln55)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.41ns)   --->   "%select_ln55 = select i1 %icmp_ln57, i5 0, i5 %ty_3_load" [src/conv2.cpp:55]   --->   Operation 66 'select' 'select_ln55' <Predicate = (!icmp_ln55)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.38ns)   --->   "%select_ln55_1 = select i1 %icmp_ln57, i6 %add_ln55, i6 %nout_load" [src/conv2.cpp:55]   --->   Operation 67 'select' 'select_ln55_1' <Predicate = (!icmp_ln55)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln55 = zext i6 %select_ln55_1" [src/conv2.cpp:55]   --->   Operation 68 'zext' 'zext_ln55' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%select_ln55_1_cast = zext i6 %select_ln55_1" [src/conv2.cpp:55]   --->   Operation 69 'zext' 'select_ln55_1_cast' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %select_ln55_1, i4 0" [src/conv2.cpp:55]   --->   Operation 70 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_18_cast = zext i10 %tmp_s" [src/conv2.cpp:55]   --->   Operation 71 'zext' 'tmp_18_cast' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%empty = add i11 %tmp_18_cast, i11 %select_ln55_1_cast" [src/conv2.cpp:55]   --->   Operation 72 'add' 'empty' <Predicate = (!icmp_ln55)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%weights_buffer_0_0_0_addr = getelementptr i32 %weights_buffer_0_0_0, i64 0, i64 %zext_ln55" [src/conv2.cpp:55]   --->   Operation 73 'getelementptr' 'weights_buffer_0_0_0_addr' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 74 [2/2] (1.23ns)   --->   "%weights_buffer_0_0_0_load = load i5 %weights_buffer_0_0_0_addr" [src/conv2.cpp:55]   --->   Operation 74 'load' 'weights_buffer_0_0_0_load' <Predicate = (!icmp_ln55)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%weights_buffer_0_0_1_addr = getelementptr i32 %weights_buffer_0_0_1, i64 0, i64 %zext_ln55" [src/conv2.cpp:55]   --->   Operation 75 'getelementptr' 'weights_buffer_0_0_1_addr' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 76 [2/2] (1.23ns)   --->   "%weights_buffer_0_0_1_load = load i5 %weights_buffer_0_0_1_addr" [src/conv2.cpp:55]   --->   Operation 76 'load' 'weights_buffer_0_0_1_load' <Predicate = (!icmp_ln55)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%weights_buffer_0_0_2_addr = getelementptr i32 %weights_buffer_0_0_2, i64 0, i64 %zext_ln55" [src/conv2.cpp:55]   --->   Operation 77 'getelementptr' 'weights_buffer_0_0_2_addr' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 78 [2/2] (1.23ns)   --->   "%weights_buffer_0_0_2_load = load i5 %weights_buffer_0_0_2_addr" [src/conv2.cpp:55]   --->   Operation 78 'load' 'weights_buffer_0_0_2_load' <Predicate = (!icmp_ln55)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%weights_buffer_0_0_3_addr = getelementptr i32 %weights_buffer_0_0_3, i64 0, i64 %zext_ln55" [src/conv2.cpp:55]   --->   Operation 79 'getelementptr' 'weights_buffer_0_0_3_addr' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 80 [2/2] (1.23ns)   --->   "%weights_buffer_0_0_3_load = load i5 %weights_buffer_0_0_3_addr" [src/conv2.cpp:55]   --->   Operation 80 'load' 'weights_buffer_0_0_3_load' <Predicate = (!icmp_ln55)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%weights_buffer_0_0_4_addr = getelementptr i32 %weights_buffer_0_0_4, i64 0, i64 %zext_ln55" [src/conv2.cpp:55]   --->   Operation 81 'getelementptr' 'weights_buffer_0_0_4_addr' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 82 [2/2] (1.23ns)   --->   "%weights_buffer_0_0_4_load = load i5 %weights_buffer_0_0_4_addr" [src/conv2.cpp:55]   --->   Operation 82 'load' 'weights_buffer_0_0_4_load' <Predicate = (!icmp_ln55)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%weights_buffer_0_0_5_addr = getelementptr i32 %weights_buffer_0_0_5, i64 0, i64 %zext_ln55" [src/conv2.cpp:55]   --->   Operation 83 'getelementptr' 'weights_buffer_0_0_5_addr' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 84 [2/2] (1.23ns)   --->   "%weights_buffer_0_0_5_load = load i5 %weights_buffer_0_0_5_addr" [src/conv2.cpp:55]   --->   Operation 84 'load' 'weights_buffer_0_0_5_load' <Predicate = (!icmp_ln55)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%weights_buffer_0_0_6_addr = getelementptr i32 %weights_buffer_0_0_6, i64 0, i64 %zext_ln55" [src/conv2.cpp:55]   --->   Operation 85 'getelementptr' 'weights_buffer_0_0_6_addr' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 86 [2/2] (1.23ns)   --->   "%weights_buffer_0_0_6_load = load i5 %weights_buffer_0_0_6_addr" [src/conv2.cpp:55]   --->   Operation 86 'load' 'weights_buffer_0_0_6_load' <Predicate = (!icmp_ln55)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%weights_buffer_0_0_7_addr = getelementptr i32 %weights_buffer_0_0_7, i64 0, i64 %zext_ln55" [src/conv2.cpp:55]   --->   Operation 87 'getelementptr' 'weights_buffer_0_0_7_addr' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 88 [2/2] (1.23ns)   --->   "%weights_buffer_0_0_7_load = load i5 %weights_buffer_0_0_7_addr" [src/conv2.cpp:55]   --->   Operation 88 'load' 'weights_buffer_0_0_7_load' <Predicate = (!icmp_ln55)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node and_ln55)   --->   "%xor_ln55 = xor i1 %icmp_ln57, i1 1" [src/conv2.cpp:55]   --->   Operation 89 'xor' 'xor_ln55' <Predicate = (!icmp_ln55)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 90 [1/1] (0.78ns)   --->   "%icmp_ln58 = icmp_eq  i5 %bx_load, i5 17" [src/conv2.cpp:58]   --->   Operation 90 'icmp' 'icmp_ln58' <Predicate = (!icmp_ln55)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 91 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln55 = and i1 %icmp_ln58, i1 %xor_ln55" [src/conv2.cpp:55]   --->   Operation 91 'and' 'and_ln55' <Predicate = (!icmp_ln55)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 92 [1/1] (0.78ns)   --->   "%add_ln57 = add i5 %select_ln55, i5 1" [src/conv2.cpp:57]   --->   Operation 92 'add' 'add_ln57' <Predicate = (!icmp_ln55)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node select_ln57)   --->   "%or_ln57 = or i1 %and_ln55, i1 %icmp_ln57" [src/conv2.cpp:57]   --->   Operation 93 'or' 'or_ln57' <Predicate = (!icmp_ln55)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 94 [1/1] (0.41ns) (out node of the LUT)   --->   "%select_ln57 = select i1 %or_ln57, i5 0, i5 %bx_load" [src/conv2.cpp:57]   --->   Operation 94 'select' 'select_ln57' <Predicate = (!icmp_ln55)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 95 [1/1] (0.41ns)   --->   "%select_ln57_1 = select i1 %and_ln55, i5 %add_ln57, i5 %select_ln55" [src/conv2.cpp:57]   --->   Operation 95 'select' 'select_ln57_1' <Predicate = (!icmp_ln55)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%zext_ln72 = zext i5 %select_ln57_1" [src/conv2.cpp:72]   --->   Operation 96 'zext' 'zext_ln72' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln72_232 = zext i5 %select_ln57_1" [src/conv2.cpp:72]   --->   Operation 97 'zext' 'zext_ln72_232' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%p_shl2 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %select_ln57_1, i4 0" [src/conv2.cpp:72]   --->   Operation 98 'bitconcatenate' 'p_shl2' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln72_233 = zext i9 %p_shl2" [src/conv2.cpp:72]   --->   Operation 99 'zext' 'zext_ln72_233' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.77ns)   --->   "%add_ln72 = add i10 %zext_ln72_233, i10 %zext_ln72_232" [src/conv2.cpp:72]   --->   Operation 100 'add' 'add_ln72' <Predicate = (!icmp_ln55)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln72_235 = zext i10 %add_ln72" [src/conv2.cpp:72]   --->   Operation 101 'zext' 'zext_ln72_235' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (0.78ns)   --->   "%add_ln72_395 = add i11 %zext_ln72_235, i11 289" [src/conv2.cpp:72]   --->   Operation 102 'add' 'add_ln72_395' <Predicate = (!icmp_ln55)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln72_236 = zext i11 %add_ln72_395" [src/conv2.cpp:72]   --->   Operation 103 'zext' 'zext_ln72_236' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (0.91ns) (root node of TernaryAdder)   --->   "%empty_101 = add i11 %empty, i11 %zext_ln72" [src/conv2.cpp:55]   --->   Operation 104 'add' 'empty_101' <Predicate = (!icmp_ln55)> <Delay = 0.91> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%p_cast = zext i11 %empty_101" [src/conv2.cpp:55]   --->   Operation 105 'zext' 'p_cast' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%empty_102 = trunc i11 %empty_101" [src/conv2.cpp:55]   --->   Operation 106 'trunc' 'empty_102' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%p_shl3 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i10.i4, i10 %empty_102, i4 0" [src/conv2.cpp:55]   --->   Operation 107 'bitconcatenate' 'p_shl3' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 108 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%empty_103 = add i14 %p_shl3, i14 %p_cast" [src/conv2.cpp:55]   --->   Operation 108 'add' 'empty_103' <Predicate = (!icmp_ln55)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%zext_ln72_239 = zext i5 %select_ln57" [src/conv2.cpp:72]   --->   Operation 109 'zext' 'zext_ln72_239' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "%zext_ln72_240 = zext i5 %select_ln57" [src/conv2.cpp:72]   --->   Operation 110 'zext' 'zext_ln72_240' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "%zext_ln72_241 = zext i5 %select_ln57" [src/conv2.cpp:72]   --->   Operation 111 'zext' 'zext_ln72_241' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 112 [1/1] (0.78ns)   --->   "%add_ln72_402 = add i11 %zext_ln72_235, i11 %zext_ln72_241" [src/conv2.cpp:72]   --->   Operation 112 'add' 'add_ln72_402' <Predicate = (!icmp_ln55)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 113 [1/1] (0.00ns)   --->   "%zext_ln72_242 = zext i11 %add_ln72_402" [src/conv2.cpp:72]   --->   Operation 113 'zext' 'zext_ln72_242' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "%input_fm_buffer_1_addr_2 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln72_242" [src/conv2.cpp:72]   --->   Operation 114 'getelementptr' 'input_fm_buffer_1_addr_2' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 115 [1/1] (0.79ns)   --->   "%add_ln72_403 = add i12 %zext_ln72_236, i12 %zext_ln72_240" [src/conv2.cpp:72]   --->   Operation 115 'add' 'add_ln72_403' <Predicate = (!icmp_ln55)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%zext_ln72_243 = zext i12 %add_ln72_403" [src/conv2.cpp:72]   --->   Operation 116 'zext' 'zext_ln72_243' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 117 [1/1] (0.00ns)   --->   "%input_fm_buffer_1_addr_3 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln72_243" [src/conv2.cpp:72]   --->   Operation 117 'getelementptr' 'input_fm_buffer_1_addr_3' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 118 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%empty_104 = add i14 %empty_103, i14 %zext_ln72_239" [src/conv2.cpp:55]   --->   Operation 118 'add' 'empty_104' <Predicate = (!icmp_ln55)> <Delay = 0.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 119 [1/1] (0.00ns)   --->   "%p_cast6 = zext i14 %empty_104" [src/conv2.cpp:55]   --->   Operation 119 'zext' 'p_cast6' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 120 [1/1] (0.00ns)   --->   "%output_fm_buffer_addr = getelementptr i32 %output_fm_buffer, i64 0, i64 %p_cast6" [src/conv2.cpp:55]   --->   Operation 120 'getelementptr' 'output_fm_buffer_addr' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 121 [2/2] (1.23ns)   --->   "%output_fm_buffer_load = load i14 %output_fm_buffer_addr" [src/conv2.cpp:72]   --->   Operation 121 'load' 'output_fm_buffer_load' <Predicate = (!icmp_ln55)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9248> <RAM>
ST_2 : Operation 122 [2/2] (1.23ns)   --->   "%input_fm_buffer_1_load = load i12 %input_fm_buffer_1_addr_2" [src/conv2.cpp:72]   --->   Operation 122 'load' 'input_fm_buffer_1_load' <Predicate = (!icmp_ln55)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2312> <RAM>
ST_2 : Operation 123 [2/2] (1.23ns)   --->   "%input_fm_buffer_1_load_1 = load i12 %input_fm_buffer_1_addr_3" [src/conv2.cpp:72]   --->   Operation 123 'load' 'input_fm_buffer_1_load_1' <Predicate = (!icmp_ln55)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2312> <RAM>
ST_2 : Operation 124 [1/1] (0.78ns)   --->   "%add_ln58 = add i5 %select_ln57, i5 1" [src/conv2.cpp:58]   --->   Operation 124 'add' 'add_ln58' <Predicate = (!icmp_ln55)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 125 [1/1] (0.78ns)   --->   "%add_ln57_1 = add i10 %indvar_flatten11_load, i10 1" [src/conv2.cpp:57]   --->   Operation 125 'add' 'add_ln57_1' <Predicate = (!icmp_ln55)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 126 [1/1] (0.40ns)   --->   "%select_ln57_2 = select i1 %icmp_ln57, i10 1, i10 %add_ln57_1" [src/conv2.cpp:57]   --->   Operation 126 'select' 'select_ln57_2' <Predicate = (!icmp_ln55)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 127 [1/1] (0.42ns)   --->   "%store_ln58 = store i14 %add_ln55_1, i14 %indvar_flatten32" [src/conv2.cpp:58]   --->   Operation 127 'store' 'store_ln58' <Predicate = (!icmp_ln55)> <Delay = 0.42>
ST_2 : Operation 128 [1/1] (0.42ns)   --->   "%store_ln58 = store i6 %select_ln55_1, i6 %nout" [src/conv2.cpp:58]   --->   Operation 128 'store' 'store_ln58' <Predicate = (!icmp_ln55)> <Delay = 0.42>
ST_2 : Operation 129 [1/1] (0.42ns)   --->   "%store_ln58 = store i10 %select_ln57_2, i10 %indvar_flatten11" [src/conv2.cpp:58]   --->   Operation 129 'store' 'store_ln58' <Predicate = (!icmp_ln55)> <Delay = 0.42>
ST_2 : Operation 130 [1/1] (0.42ns)   --->   "%store_ln58 = store i5 %select_ln57_1, i5 %ty_3" [src/conv2.cpp:58]   --->   Operation 130 'store' 'store_ln58' <Predicate = (!icmp_ln55)> <Delay = 0.42>
ST_2 : Operation 131 [1/1] (0.42ns)   --->   "%store_ln58 = store i5 %add_ln58, i5 %bx" [src/conv2.cpp:58]   --->   Operation 131 'store' 'store_ln58' <Predicate = (!icmp_ln55)> <Delay = 0.42>

State 3 <SV = 2> <Delay = 2.83>
ST_3 : Operation 132 [1/2] (1.23ns)   --->   "%weights_buffer_0_0_0_load = load i5 %weights_buffer_0_0_0_addr" [src/conv2.cpp:55]   --->   Operation 132 'load' 'weights_buffer_0_0_0_load' <Predicate = (!icmp_ln55)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 133 [1/2] (1.23ns)   --->   "%weights_buffer_0_0_1_load = load i5 %weights_buffer_0_0_1_addr" [src/conv2.cpp:55]   --->   Operation 133 'load' 'weights_buffer_0_0_1_load' <Predicate = (!icmp_ln55)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 134 [1/2] (1.23ns)   --->   "%weights_buffer_0_0_2_load = load i5 %weights_buffer_0_0_2_addr" [src/conv2.cpp:55]   --->   Operation 134 'load' 'weights_buffer_0_0_2_load' <Predicate = (!icmp_ln55)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 135 [1/2] (1.23ns)   --->   "%weights_buffer_0_0_3_load = load i5 %weights_buffer_0_0_3_addr" [src/conv2.cpp:55]   --->   Operation 135 'load' 'weights_buffer_0_0_3_load' <Predicate = (!icmp_ln55)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 136 [1/2] (1.23ns)   --->   "%weights_buffer_0_0_4_load = load i5 %weights_buffer_0_0_4_addr" [src/conv2.cpp:55]   --->   Operation 136 'load' 'weights_buffer_0_0_4_load' <Predicate = (!icmp_ln55)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 137 [1/2] (1.23ns)   --->   "%weights_buffer_0_0_5_load = load i5 %weights_buffer_0_0_5_addr" [src/conv2.cpp:55]   --->   Operation 137 'load' 'weights_buffer_0_0_5_load' <Predicate = (!icmp_ln55)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 138 [1/2] (1.23ns)   --->   "%weights_buffer_0_0_6_load = load i5 %weights_buffer_0_0_6_addr" [src/conv2.cpp:55]   --->   Operation 138 'load' 'weights_buffer_0_0_6_load' <Predicate = (!icmp_ln55)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 139 [1/2] (1.23ns)   --->   "%weights_buffer_0_0_7_load = load i5 %weights_buffer_0_0_7_addr" [src/conv2.cpp:55]   --->   Operation 139 'load' 'weights_buffer_0_0_7_load' <Predicate = (!icmp_ln55)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 140 [1/1] (0.79ns)   --->   "%add_ln72_396 = add i11 %zext_ln72_235, i11 578" [src/conv2.cpp:72]   --->   Operation 140 'add' 'add_ln72_396' <Predicate = (!icmp_ln55)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 141 [1/1] (0.00ns)   --->   "%zext_ln72_237 = zext i11 %add_ln72_396" [src/conv2.cpp:72]   --->   Operation 141 'zext' 'zext_ln72_237' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_3 : Operation 142 [1/1] (0.79ns)   --->   "%add_ln72_397 = add i11 %zext_ln72_235, i11 867" [src/conv2.cpp:72]   --->   Operation 142 'add' 'add_ln72_397' <Predicate = (!icmp_ln55)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 143 [1/1] (0.00ns)   --->   "%zext_ln72_238 = zext i11 %add_ln72_397" [src/conv2.cpp:72]   --->   Operation 143 'zext' 'zext_ln72_238' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_3 : Operation 144 [1/1] (0.79ns)   --->   "%add_ln72_404 = add i12 %zext_ln72_237, i12 %zext_ln72_240" [src/conv2.cpp:72]   --->   Operation 144 'add' 'add_ln72_404' <Predicate = (!icmp_ln55)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 145 [1/1] (0.00ns)   --->   "%zext_ln72_244 = zext i12 %add_ln72_404" [src/conv2.cpp:72]   --->   Operation 145 'zext' 'zext_ln72_244' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_3 : Operation 146 [1/1] (0.00ns)   --->   "%input_fm_buffer_1_addr_4 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln72_244" [src/conv2.cpp:72]   --->   Operation 146 'getelementptr' 'input_fm_buffer_1_addr_4' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_3 : Operation 147 [1/1] (0.79ns)   --->   "%add_ln72_405 = add i12 %zext_ln72_238, i12 %zext_ln72_240" [src/conv2.cpp:72]   --->   Operation 147 'add' 'add_ln72_405' <Predicate = (!icmp_ln55)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 148 [1/1] (0.00ns)   --->   "%zext_ln72_245 = zext i12 %add_ln72_405" [src/conv2.cpp:72]   --->   Operation 148 'zext' 'zext_ln72_245' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_3 : Operation 149 [1/1] (0.00ns)   --->   "%input_fm_buffer_1_addr_5 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln72_245" [src/conv2.cpp:72]   --->   Operation 149 'getelementptr' 'input_fm_buffer_1_addr_5' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_3 : Operation 150 [1/2] (1.23ns)   --->   "%output_fm_buffer_load = load i14 %output_fm_buffer_addr" [src/conv2.cpp:72]   --->   Operation 150 'load' 'output_fm_buffer_load' <Predicate = (!icmp_ln55)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9248> <RAM>
ST_3 : Operation 151 [1/2] (1.23ns)   --->   "%input_fm_buffer_1_load = load i12 %input_fm_buffer_1_addr_2" [src/conv2.cpp:72]   --->   Operation 151 'load' 'input_fm_buffer_1_load' <Predicate = (!icmp_ln55)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2312> <RAM>
ST_3 : Operation 152 [1/2] (1.23ns)   --->   "%input_fm_buffer_1_load_1 = load i12 %input_fm_buffer_1_addr_3" [src/conv2.cpp:72]   --->   Operation 152 'load' 'input_fm_buffer_1_load_1' <Predicate = (!icmp_ln55)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2312> <RAM>
ST_3 : Operation 153 [2/2] (1.23ns)   --->   "%input_fm_buffer_1_load_2 = load i12 %input_fm_buffer_1_addr_4" [src/conv2.cpp:72]   --->   Operation 153 'load' 'input_fm_buffer_1_load_2' <Predicate = (!icmp_ln55)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2312> <RAM>
ST_3 : Operation 154 [2/2] (1.23ns)   --->   "%input_fm_buffer_1_load_3 = load i12 %input_fm_buffer_1_addr_5" [src/conv2.cpp:72]   --->   Operation 154 'load' 'input_fm_buffer_1_load_3' <Predicate = (!icmp_ln55)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2312> <RAM>

State 4 <SV = 3> <Delay = 7.01>
ST_4 : Operation 155 [1/1] (0.00ns)   --->   "%zext_ln72_234 = zext i10 %add_ln72" [src/conv2.cpp:72]   --->   Operation 155 'zext' 'zext_ln72_234' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_4 : Operation 156 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln72_398 = add i12 %zext_ln72_234, i12 1156" [src/conv2.cpp:72]   --->   Operation 156 'add' 'add_ln72_398' <Predicate = (!icmp_ln55)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 157 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln72_399 = add i12 %zext_ln72_234, i12 1445" [src/conv2.cpp:72]   --->   Operation 157 'add' 'add_ln72_399' <Predicate = (!icmp_ln55)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 158 [1/1] (0.86ns) (root node of TernaryAdder)   --->   "%add_ln72_406 = add i12 %add_ln72_398, i12 %zext_ln72_240" [src/conv2.cpp:72]   --->   Operation 158 'add' 'add_ln72_406' <Predicate = (!icmp_ln55)> <Delay = 0.86> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 159 [1/1] (0.00ns)   --->   "%zext_ln72_246 = zext i12 %add_ln72_406" [src/conv2.cpp:72]   --->   Operation 159 'zext' 'zext_ln72_246' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_4 : Operation 160 [1/1] (0.00ns)   --->   "%input_fm_buffer_1_addr_6 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln72_246" [src/conv2.cpp:72]   --->   Operation 160 'getelementptr' 'input_fm_buffer_1_addr_6' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_4 : Operation 161 [1/1] (0.86ns) (root node of TernaryAdder)   --->   "%add_ln72_407 = add i12 %add_ln72_399, i12 %zext_ln72_240" [src/conv2.cpp:72]   --->   Operation 161 'add' 'add_ln72_407' <Predicate = (!icmp_ln55)> <Delay = 0.86> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 162 [1/1] (0.00ns)   --->   "%zext_ln72_247 = zext i12 %add_ln72_407" [src/conv2.cpp:72]   --->   Operation 162 'zext' 'zext_ln72_247' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_4 : Operation 163 [1/1] (0.00ns)   --->   "%input_fm_buffer_1_addr_7 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln72_247" [src/conv2.cpp:72]   --->   Operation 163 'getelementptr' 'input_fm_buffer_1_addr_7' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_4 : [1/1] (1.31ns)   --->   Input mux for Operation 164 '%mul = fmul i32 %weights_buffer_0_0_0_load, i32 %input_fm_buffer_1_load'
ST_4 : Operation 164 [3/3] (5.69ns)   --->   "%mul = fmul i32 %weights_buffer_0_0_0_load, i32 %input_fm_buffer_1_load" [src/conv2.cpp:72]   --->   Operation 164 'fmul' 'mul' <Predicate = (!icmp_ln55)> <Delay = 5.69> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : [1/1] (1.31ns)   --->   Input mux for Operation 165 '%mul49_1 = fmul i32 %weights_buffer_0_0_1_load, i32 %input_fm_buffer_1_load_1'
ST_4 : Operation 165 [3/3] (5.69ns)   --->   "%mul49_1 = fmul i32 %weights_buffer_0_0_1_load, i32 %input_fm_buffer_1_load_1" [src/conv2.cpp:72]   --->   Operation 165 'fmul' 'mul49_1' <Predicate = (!icmp_ln55)> <Delay = 5.69> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 166 [1/2] (1.23ns)   --->   "%input_fm_buffer_1_load_2 = load i12 %input_fm_buffer_1_addr_4" [src/conv2.cpp:72]   --->   Operation 166 'load' 'input_fm_buffer_1_load_2' <Predicate = (!icmp_ln55)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2312> <RAM>
ST_4 : Operation 167 [1/2] (1.23ns)   --->   "%input_fm_buffer_1_load_3 = load i12 %input_fm_buffer_1_addr_5" [src/conv2.cpp:72]   --->   Operation 167 'load' 'input_fm_buffer_1_load_3' <Predicate = (!icmp_ln55)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2312> <RAM>
ST_4 : Operation 168 [2/2] (1.23ns)   --->   "%input_fm_buffer_1_load_4 = load i12 %input_fm_buffer_1_addr_6" [src/conv2.cpp:72]   --->   Operation 168 'load' 'input_fm_buffer_1_load_4' <Predicate = (!icmp_ln55)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2312> <RAM>
ST_4 : Operation 169 [2/2] (1.23ns)   --->   "%input_fm_buffer_1_load_5 = load i12 %input_fm_buffer_1_addr_7" [src/conv2.cpp:72]   --->   Operation 169 'load' 'input_fm_buffer_1_load_5' <Predicate = (!icmp_ln55)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2312> <RAM>

State 5 <SV = 4> <Delay = 7.01>
ST_5 : Operation 170 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln72_400 = add i12 %zext_ln72_234, i12 1734" [src/conv2.cpp:72]   --->   Operation 170 'add' 'add_ln72_400' <Predicate = (!icmp_ln55)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 171 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln72_401 = add i12 %zext_ln72_234, i12 2023" [src/conv2.cpp:72]   --->   Operation 171 'add' 'add_ln72_401' <Predicate = (!icmp_ln55)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 172 [1/1] (0.86ns) (root node of TernaryAdder)   --->   "%add_ln72_408 = add i12 %add_ln72_400, i12 %zext_ln72_240" [src/conv2.cpp:72]   --->   Operation 172 'add' 'add_ln72_408' <Predicate = (!icmp_ln55)> <Delay = 0.86> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 173 [1/1] (0.00ns)   --->   "%zext_ln72_248 = zext i12 %add_ln72_408" [src/conv2.cpp:72]   --->   Operation 173 'zext' 'zext_ln72_248' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_5 : Operation 174 [1/1] (0.00ns)   --->   "%input_fm_buffer_1_addr_8 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln72_248" [src/conv2.cpp:72]   --->   Operation 174 'getelementptr' 'input_fm_buffer_1_addr_8' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_5 : Operation 175 [1/1] (0.86ns) (root node of TernaryAdder)   --->   "%add_ln72_409 = add i12 %add_ln72_401, i12 %zext_ln72_240" [src/conv2.cpp:72]   --->   Operation 175 'add' 'add_ln72_409' <Predicate = (!icmp_ln55)> <Delay = 0.86> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 176 [1/1] (0.00ns)   --->   "%zext_ln72_249 = zext i12 %add_ln72_409" [src/conv2.cpp:72]   --->   Operation 176 'zext' 'zext_ln72_249' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_5 : Operation 177 [1/1] (0.00ns)   --->   "%input_fm_buffer_1_addr_9 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln72_249" [src/conv2.cpp:72]   --->   Operation 177 'getelementptr' 'input_fm_buffer_1_addr_9' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_5 : Operation 178 [2/3] (7.01ns)   --->   "%mul = fmul i32 %weights_buffer_0_0_0_load, i32 %input_fm_buffer_1_load" [src/conv2.cpp:72]   --->   Operation 178 'fmul' 'mul' <Predicate = (!icmp_ln55)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 179 [2/3] (7.01ns)   --->   "%mul49_1 = fmul i32 %weights_buffer_0_0_1_load, i32 %input_fm_buffer_1_load_1" [src/conv2.cpp:72]   --->   Operation 179 'fmul' 'mul49_1' <Predicate = (!icmp_ln55)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : [1/1] (1.31ns)   --->   Input mux for Operation 180 '%mul49_2 = fmul i32 %weights_buffer_0_0_2_load, i32 %input_fm_buffer_1_load_2'
ST_5 : Operation 180 [3/3] (5.69ns)   --->   "%mul49_2 = fmul i32 %weights_buffer_0_0_2_load, i32 %input_fm_buffer_1_load_2" [src/conv2.cpp:72]   --->   Operation 180 'fmul' 'mul49_2' <Predicate = (!icmp_ln55)> <Delay = 5.69> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : [1/1] (1.31ns)   --->   Input mux for Operation 181 '%mul49_3 = fmul i32 %weights_buffer_0_0_3_load, i32 %input_fm_buffer_1_load_3'
ST_5 : Operation 181 [3/3] (5.69ns)   --->   "%mul49_3 = fmul i32 %weights_buffer_0_0_3_load, i32 %input_fm_buffer_1_load_3" [src/conv2.cpp:72]   --->   Operation 181 'fmul' 'mul49_3' <Predicate = (!icmp_ln55)> <Delay = 5.69> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 182 [1/2] (1.23ns)   --->   "%input_fm_buffer_1_load_4 = load i12 %input_fm_buffer_1_addr_6" [src/conv2.cpp:72]   --->   Operation 182 'load' 'input_fm_buffer_1_load_4' <Predicate = (!icmp_ln55)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2312> <RAM>
ST_5 : Operation 183 [1/2] (1.23ns)   --->   "%input_fm_buffer_1_load_5 = load i12 %input_fm_buffer_1_addr_7" [src/conv2.cpp:72]   --->   Operation 183 'load' 'input_fm_buffer_1_load_5' <Predicate = (!icmp_ln55)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2312> <RAM>
ST_5 : Operation 184 [2/2] (1.23ns)   --->   "%input_fm_buffer_1_load_6 = load i12 %input_fm_buffer_1_addr_8" [src/conv2.cpp:72]   --->   Operation 184 'load' 'input_fm_buffer_1_load_6' <Predicate = (!icmp_ln55)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2312> <RAM>
ST_5 : Operation 185 [2/2] (1.23ns)   --->   "%input_fm_buffer_1_load_7 = load i12 %input_fm_buffer_1_addr_9" [src/conv2.cpp:72]   --->   Operation 185 'load' 'input_fm_buffer_1_load_7' <Predicate = (!icmp_ln55)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2312> <RAM>

State 6 <SV = 5> <Delay = 7.01>
ST_6 : Operation 186 [1/3] (7.01ns)   --->   "%mul = fmul i32 %weights_buffer_0_0_0_load, i32 %input_fm_buffer_1_load" [src/conv2.cpp:72]   --->   Operation 186 'fmul' 'mul' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 187 [1/3] (7.01ns)   --->   "%mul49_1 = fmul i32 %weights_buffer_0_0_1_load, i32 %input_fm_buffer_1_load_1" [src/conv2.cpp:72]   --->   Operation 187 'fmul' 'mul49_1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 188 [2/3] (7.01ns)   --->   "%mul49_2 = fmul i32 %weights_buffer_0_0_2_load, i32 %input_fm_buffer_1_load_2" [src/conv2.cpp:72]   --->   Operation 188 'fmul' 'mul49_2' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 189 [2/3] (7.01ns)   --->   "%mul49_3 = fmul i32 %weights_buffer_0_0_3_load, i32 %input_fm_buffer_1_load_3" [src/conv2.cpp:72]   --->   Operation 189 'fmul' 'mul49_3' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : [1/1] (1.31ns)   --->   Input mux for Operation 190 '%mul49_4 = fmul i32 %weights_buffer_0_0_4_load, i32 %input_fm_buffer_1_load_4'
ST_6 : Operation 190 [3/3] (5.69ns)   --->   "%mul49_4 = fmul i32 %weights_buffer_0_0_4_load, i32 %input_fm_buffer_1_load_4" [src/conv2.cpp:72]   --->   Operation 190 'fmul' 'mul49_4' <Predicate = true> <Delay = 5.69> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : [1/1] (1.31ns)   --->   Input mux for Operation 191 '%mul49_5 = fmul i32 %weights_buffer_0_0_5_load, i32 %input_fm_buffer_1_load_5'
ST_6 : Operation 191 [3/3] (5.69ns)   --->   "%mul49_5 = fmul i32 %weights_buffer_0_0_5_load, i32 %input_fm_buffer_1_load_5" [src/conv2.cpp:72]   --->   Operation 191 'fmul' 'mul49_5' <Predicate = true> <Delay = 5.69> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 192 [1/2] (1.23ns)   --->   "%input_fm_buffer_1_load_6 = load i12 %input_fm_buffer_1_addr_8" [src/conv2.cpp:72]   --->   Operation 192 'load' 'input_fm_buffer_1_load_6' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2312> <RAM>
ST_6 : Operation 193 [1/2] (1.23ns)   --->   "%input_fm_buffer_1_load_7 = load i12 %input_fm_buffer_1_addr_9" [src/conv2.cpp:72]   --->   Operation 193 'load' 'input_fm_buffer_1_load_7' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2312> <RAM>

State 7 <SV = 6> <Delay = 7.01>
ST_7 : [1/1] (1.31ns)   --->   Input mux for Operation 194 '%add = fadd i32 %output_fm_buffer_load, i32 %mul'
ST_7 : Operation 194 [4/4] (5.12ns)   --->   "%add = fadd i32 %output_fm_buffer_load, i32 %mul" [src/conv2.cpp:72]   --->   Operation 194 'fadd' 'add' <Predicate = true> <Delay = 5.12> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 195 [1/3] (7.01ns)   --->   "%mul49_2 = fmul i32 %weights_buffer_0_0_2_load, i32 %input_fm_buffer_1_load_2" [src/conv2.cpp:72]   --->   Operation 195 'fmul' 'mul49_2' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 196 [1/3] (7.01ns)   --->   "%mul49_3 = fmul i32 %weights_buffer_0_0_3_load, i32 %input_fm_buffer_1_load_3" [src/conv2.cpp:72]   --->   Operation 196 'fmul' 'mul49_3' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 197 [2/3] (7.01ns)   --->   "%mul49_4 = fmul i32 %weights_buffer_0_0_4_load, i32 %input_fm_buffer_1_load_4" [src/conv2.cpp:72]   --->   Operation 197 'fmul' 'mul49_4' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 198 [2/3] (7.01ns)   --->   "%mul49_5 = fmul i32 %weights_buffer_0_0_5_load, i32 %input_fm_buffer_1_load_5" [src/conv2.cpp:72]   --->   Operation 198 'fmul' 'mul49_5' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : [1/1] (1.31ns)   --->   Input mux for Operation 199 '%mul49_6 = fmul i32 %weights_buffer_0_0_6_load, i32 %input_fm_buffer_1_load_6'
ST_7 : Operation 199 [3/3] (5.69ns)   --->   "%mul49_6 = fmul i32 %weights_buffer_0_0_6_load, i32 %input_fm_buffer_1_load_6" [src/conv2.cpp:72]   --->   Operation 199 'fmul' 'mul49_6' <Predicate = true> <Delay = 5.69> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : [1/1] (1.31ns)   --->   Input mux for Operation 200 '%mul49_7 = fmul i32 %weights_buffer_0_0_7_load, i32 %input_fm_buffer_1_load_7'
ST_7 : Operation 200 [3/3] (5.69ns)   --->   "%mul49_7 = fmul i32 %weights_buffer_0_0_7_load, i32 %input_fm_buffer_1_load_7" [src/conv2.cpp:72]   --->   Operation 200 'fmul' 'mul49_7' <Predicate = true> <Delay = 5.69> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.01>
ST_8 : Operation 201 [3/4] (6.43ns)   --->   "%add = fadd i32 %output_fm_buffer_load, i32 %mul" [src/conv2.cpp:72]   --->   Operation 201 'fadd' 'add' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 202 [1/3] (7.01ns)   --->   "%mul49_4 = fmul i32 %weights_buffer_0_0_4_load, i32 %input_fm_buffer_1_load_4" [src/conv2.cpp:72]   --->   Operation 202 'fmul' 'mul49_4' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 203 [1/3] (7.01ns)   --->   "%mul49_5 = fmul i32 %weights_buffer_0_0_5_load, i32 %input_fm_buffer_1_load_5" [src/conv2.cpp:72]   --->   Operation 203 'fmul' 'mul49_5' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 204 [2/3] (7.01ns)   --->   "%mul49_6 = fmul i32 %weights_buffer_0_0_6_load, i32 %input_fm_buffer_1_load_6" [src/conv2.cpp:72]   --->   Operation 204 'fmul' 'mul49_6' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 205 [2/3] (7.01ns)   --->   "%mul49_7 = fmul i32 %weights_buffer_0_0_7_load, i32 %input_fm_buffer_1_load_7" [src/conv2.cpp:72]   --->   Operation 205 'fmul' 'mul49_7' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.01>
ST_9 : Operation 206 [2/4] (6.43ns)   --->   "%add = fadd i32 %output_fm_buffer_load, i32 %mul" [src/conv2.cpp:72]   --->   Operation 206 'fadd' 'add' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 207 [1/3] (7.01ns)   --->   "%mul49_6 = fmul i32 %weights_buffer_0_0_6_load, i32 %input_fm_buffer_1_load_6" [src/conv2.cpp:72]   --->   Operation 207 'fmul' 'mul49_6' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 208 [1/3] (7.01ns)   --->   "%mul49_7 = fmul i32 %weights_buffer_0_0_7_load, i32 %input_fm_buffer_1_load_7" [src/conv2.cpp:72]   --->   Operation 208 'fmul' 'mul49_7' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.43>
ST_10 : Operation 209 [1/4] (6.43ns)   --->   "%add = fadd i32 %output_fm_buffer_load, i32 %mul" [src/conv2.cpp:72]   --->   Operation 209 'fadd' 'add' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 6.43>
ST_11 : [1/1] (1.31ns)   --->   Input mux for Operation 210 '%add56_1 = fadd i32 %add, i32 %mul49_1'
ST_11 : Operation 210 [4/4] (5.12ns)   --->   "%add56_1 = fadd i32 %add, i32 %mul49_1" [src/conv2.cpp:72]   --->   Operation 210 'fadd' 'add56_1' <Predicate = true> <Delay = 5.12> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.43>
ST_12 : Operation 211 [3/4] (6.43ns)   --->   "%add56_1 = fadd i32 %add, i32 %mul49_1" [src/conv2.cpp:72]   --->   Operation 211 'fadd' 'add56_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.43>
ST_13 : Operation 212 [2/4] (6.43ns)   --->   "%add56_1 = fadd i32 %add, i32 %mul49_1" [src/conv2.cpp:72]   --->   Operation 212 'fadd' 'add56_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 6.43>
ST_14 : Operation 213 [1/4] (6.43ns)   --->   "%add56_1 = fadd i32 %add, i32 %mul49_1" [src/conv2.cpp:72]   --->   Operation 213 'fadd' 'add56_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 0.00>

State 16 <SV = 15> <Delay = 6.43>
ST_16 : [1/1] (1.31ns)   --->   Input mux for Operation 214 '%add56_2 = fadd i32 %add56_1, i32 %mul49_2'
ST_16 : Operation 214 [4/4] (5.12ns)   --->   "%add56_2 = fadd i32 %add56_1, i32 %mul49_2" [src/conv2.cpp:72]   --->   Operation 214 'fadd' 'add56_2' <Predicate = true> <Delay = 5.12> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 6.43>
ST_17 : Operation 215 [3/4] (6.43ns)   --->   "%add56_2 = fadd i32 %add56_1, i32 %mul49_2" [src/conv2.cpp:72]   --->   Operation 215 'fadd' 'add56_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 6.43>
ST_18 : Operation 216 [2/4] (6.43ns)   --->   "%add56_2 = fadd i32 %add56_1, i32 %mul49_2" [src/conv2.cpp:72]   --->   Operation 216 'fadd' 'add56_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 6.43>
ST_19 : Operation 217 [1/4] (6.43ns)   --->   "%add56_2 = fadd i32 %add56_1, i32 %mul49_2" [src/conv2.cpp:72]   --->   Operation 217 'fadd' 'add56_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 6.43>
ST_20 : [1/1] (1.31ns)   --->   Input mux for Operation 218 '%add56_3 = fadd i32 %add56_2, i32 %mul49_3'
ST_20 : Operation 218 [4/4] (5.12ns)   --->   "%add56_3 = fadd i32 %add56_2, i32 %mul49_3" [src/conv2.cpp:72]   --->   Operation 218 'fadd' 'add56_3' <Predicate = true> <Delay = 5.12> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 6.43>
ST_21 : Operation 219 [3/4] (6.43ns)   --->   "%add56_3 = fadd i32 %add56_2, i32 %mul49_3" [src/conv2.cpp:72]   --->   Operation 219 'fadd' 'add56_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 6.43>
ST_22 : Operation 220 [2/4] (6.43ns)   --->   "%add56_3 = fadd i32 %add56_2, i32 %mul49_3" [src/conv2.cpp:72]   --->   Operation 220 'fadd' 'add56_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 6.43>
ST_23 : Operation 221 [1/4] (6.43ns)   --->   "%add56_3 = fadd i32 %add56_2, i32 %mul49_3" [src/conv2.cpp:72]   --->   Operation 221 'fadd' 'add56_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 0.00>

State 25 <SV = 24> <Delay = 6.43>
ST_25 : [1/1] (1.31ns)   --->   Input mux for Operation 222 '%add56_4 = fadd i32 %add56_3, i32 %mul49_4'
ST_25 : Operation 222 [4/4] (5.12ns)   --->   "%add56_4 = fadd i32 %add56_3, i32 %mul49_4" [src/conv2.cpp:72]   --->   Operation 222 'fadd' 'add56_4' <Predicate = true> <Delay = 5.12> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 6.43>
ST_26 : Operation 223 [3/4] (6.43ns)   --->   "%add56_4 = fadd i32 %add56_3, i32 %mul49_4" [src/conv2.cpp:72]   --->   Operation 223 'fadd' 'add56_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 6.43>
ST_27 : Operation 224 [2/4] (6.43ns)   --->   "%add56_4 = fadd i32 %add56_3, i32 %mul49_4" [src/conv2.cpp:72]   --->   Operation 224 'fadd' 'add56_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 6.43>
ST_28 : Operation 225 [1/4] (6.43ns)   --->   "%add56_4 = fadd i32 %add56_3, i32 %mul49_4" [src/conv2.cpp:72]   --->   Operation 225 'fadd' 'add56_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 6.43>
ST_29 : [1/1] (1.31ns)   --->   Input mux for Operation 226 '%add56_5 = fadd i32 %add56_4, i32 %mul49_5'
ST_29 : Operation 226 [4/4] (5.12ns)   --->   "%add56_5 = fadd i32 %add56_4, i32 %mul49_5" [src/conv2.cpp:72]   --->   Operation 226 'fadd' 'add56_5' <Predicate = true> <Delay = 5.12> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 6.43>
ST_30 : Operation 227 [3/4] (6.43ns)   --->   "%add56_5 = fadd i32 %add56_4, i32 %mul49_5" [src/conv2.cpp:72]   --->   Operation 227 'fadd' 'add56_5' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 6.43>
ST_31 : Operation 228 [2/4] (6.43ns)   --->   "%add56_5 = fadd i32 %add56_4, i32 %mul49_5" [src/conv2.cpp:72]   --->   Operation 228 'fadd' 'add56_5' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 6.43>
ST_32 : Operation 229 [1/4] (6.43ns)   --->   "%add56_5 = fadd i32 %add56_4, i32 %mul49_5" [src/conv2.cpp:72]   --->   Operation 229 'fadd' 'add56_5' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 0.00>

State 34 <SV = 33> <Delay = 6.43>
ST_34 : [1/1] (1.31ns)   --->   Input mux for Operation 230 '%add56_6 = fadd i32 %add56_5, i32 %mul49_6'
ST_34 : Operation 230 [4/4] (5.12ns)   --->   "%add56_6 = fadd i32 %add56_5, i32 %mul49_6" [src/conv2.cpp:72]   --->   Operation 230 'fadd' 'add56_6' <Predicate = true> <Delay = 5.12> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 6.43>
ST_35 : Operation 231 [3/4] (6.43ns)   --->   "%add56_6 = fadd i32 %add56_5, i32 %mul49_6" [src/conv2.cpp:72]   --->   Operation 231 'fadd' 'add56_6' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 6.43>
ST_36 : Operation 232 [2/4] (6.43ns)   --->   "%add56_6 = fadd i32 %add56_5, i32 %mul49_6" [src/conv2.cpp:72]   --->   Operation 232 'fadd' 'add56_6' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 6.43>
ST_37 : Operation 233 [1/4] (6.43ns)   --->   "%add56_6 = fadd i32 %add56_5, i32 %mul49_6" [src/conv2.cpp:72]   --->   Operation 233 'fadd' 'add56_6' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 6.43>
ST_38 : [1/1] (1.31ns)   --->   Input mux for Operation 234 '%add56_7 = fadd i32 %add56_6, i32 %mul49_7'
ST_38 : Operation 234 [4/4] (5.12ns)   --->   "%add56_7 = fadd i32 %add56_6, i32 %mul49_7" [src/conv2.cpp:72]   --->   Operation 234 'fadd' 'add56_7' <Predicate = true> <Delay = 5.12> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 246 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 246 'ret' 'ret_ln0' <Predicate = (icmp_ln55)> <Delay = 0.00>

State 39 <SV = 38> <Delay = 6.43>
ST_39 : Operation 235 [3/4] (6.43ns)   --->   "%add56_7 = fadd i32 %add56_6, i32 %mul49_7" [src/conv2.cpp:72]   --->   Operation 235 'fadd' 'add56_7' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 6.43>
ST_40 : Operation 236 [2/4] (6.43ns)   --->   "%add56_7 = fadd i32 %add56_6, i32 %mul49_7" [src/conv2.cpp:72]   --->   Operation 236 'fadd' 'add56_7' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 6.43>
ST_41 : Operation 237 [1/4] (6.43ns)   --->   "%add56_7 = fadd i32 %add56_6, i32 %mul49_7" [src/conv2.cpp:72]   --->   Operation 237 'fadd' 'add56_7' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 1.23>
ST_42 : Operation 238 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @NOUT_TY_TX_str"   --->   Operation 238 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 239 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9248, i64 9248, i64 9248"   --->   Operation 239 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 240 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 240 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 241 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @TY_TX_str"   --->   Operation 241 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 242 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 242 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 243 [1/1] (0.00ns)   --->   "%specloopname_ln58 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [src/conv2.cpp:58]   --->   Operation 243 'specloopname' 'specloopname_ln58' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 244 [1/1] (1.23ns)   --->   "%store_ln72 = store i32 %add56_7, i14 %output_fm_buffer_addr" [src/conv2.cpp:72]   --->   Operation 244 'store' 'store_ln72' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9248> <RAM>
ST_42 : Operation 245 [1/1] (0.00ns)   --->   "%br_ln58 = br void %KY" [src/conv2.cpp:58]   --->   Operation 245 'br' 'br_ln58' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 0.427ns
The critical path consists of the following:
	'alloca' operation ('indvar_flatten32') [15]  (0.000 ns)
	'store' operation ('store_ln0') of constant 0 on local variable 'indvar_flatten32' [16]  (0.427 ns)

 <State 2>: 6.002ns
The critical path consists of the following:
	'load' operation ('indvar_flatten11_load', src/conv2.cpp:57) on local variable 'indvar_flatten11' [31]  (0.000 ns)
	'icmp' operation ('icmp_ln57', src/conv2.cpp:57) [36]  (0.787 ns)
	'select' operation ('select_ln55', src/conv2.cpp:55) [37]  (0.414 ns)
	'add' operation ('add_ln57', src/conv2.cpp:57) [64]  (0.789 ns)
	'select' operation ('select_ln57_1', src/conv2.cpp:57) [68]  (0.414 ns)
	'add' operation ('add_ln72', src/conv2.cpp:72) [73]  (0.776 ns)
	'add' operation ('add_ln72_395', src/conv2.cpp:72) [76]  (0.787 ns)
	'add' operation ('add_ln72_403', src/conv2.cpp:72) [98]  (0.798 ns)
	'getelementptr' operation ('input_fm_buffer_1_addr_3', src/conv2.cpp:72) [100]  (0.000 ns)
	'load' operation ('input_fm_buffer_1_load_1', src/conv2.cpp:72) on array 'input_fm_buffer_1' [127]  (1.237 ns)

 <State 3>: 2.833ns
The critical path consists of the following:
	'add' operation ('add_ln72_396', src/conv2.cpp:72) [78]  (0.798 ns)
	'add' operation ('add_ln72_404', src/conv2.cpp:72) [101]  (0.798 ns)
	'getelementptr' operation ('input_fm_buffer_1_addr_4', src/conv2.cpp:72) [103]  (0.000 ns)
	'load' operation ('input_fm_buffer_1_load_2', src/conv2.cpp:72) on array 'input_fm_buffer_1' [130]  (1.237 ns)

 <State 4>: 7.016ns
The critical path consists of the following:
	multiplexor before operation 'fmul' with delay (1.317 ns)
'fmul' operation ('mul', src/conv2.cpp:72) [125]  (5.699 ns)

 <State 5>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul', src/conv2.cpp:72) [125]  (7.016 ns)

 <State 6>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul', src/conv2.cpp:72) [125]  (7.016 ns)

 <State 7>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul49_2', src/conv2.cpp:72) [131]  (7.016 ns)

 <State 8>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul49_4', src/conv2.cpp:72) [137]  (7.016 ns)

 <State 9>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul49_6', src/conv2.cpp:72) [143]  (7.016 ns)

 <State 10>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add', src/conv2.cpp:72) [126]  (6.437 ns)

 <State 11>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.317 ns)
'fadd' operation ('add56_1', src/conv2.cpp:72) [129]  (5.120 ns)

 <State 12>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add56_1', src/conv2.cpp:72) [129]  (6.437 ns)

 <State 13>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add56_1', src/conv2.cpp:72) [129]  (6.437 ns)

 <State 14>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add56_1', src/conv2.cpp:72) [129]  (6.437 ns)

 <State 15>: 0.000ns
The critical path consists of the following:

 <State 16>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.317 ns)
'fadd' operation ('add56_2', src/conv2.cpp:72) [132]  (5.120 ns)

 <State 17>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add56_2', src/conv2.cpp:72) [132]  (6.437 ns)

 <State 18>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add56_2', src/conv2.cpp:72) [132]  (6.437 ns)

 <State 19>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add56_2', src/conv2.cpp:72) [132]  (6.437 ns)

 <State 20>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.317 ns)
'fadd' operation ('add56_3', src/conv2.cpp:72) [135]  (5.120 ns)

 <State 21>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add56_3', src/conv2.cpp:72) [135]  (6.437 ns)

 <State 22>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add56_3', src/conv2.cpp:72) [135]  (6.437 ns)

 <State 23>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add56_3', src/conv2.cpp:72) [135]  (6.437 ns)

 <State 24>: 0.000ns
The critical path consists of the following:

 <State 25>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.317 ns)
'fadd' operation ('add56_4', src/conv2.cpp:72) [138]  (5.120 ns)

 <State 26>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add56_4', src/conv2.cpp:72) [138]  (6.437 ns)

 <State 27>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add56_4', src/conv2.cpp:72) [138]  (6.437 ns)

 <State 28>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add56_4', src/conv2.cpp:72) [138]  (6.437 ns)

 <State 29>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.317 ns)
'fadd' operation ('add56_5', src/conv2.cpp:72) [141]  (5.120 ns)

 <State 30>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add56_5', src/conv2.cpp:72) [141]  (6.437 ns)

 <State 31>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add56_5', src/conv2.cpp:72) [141]  (6.437 ns)

 <State 32>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add56_5', src/conv2.cpp:72) [141]  (6.437 ns)

 <State 33>: 0.000ns
The critical path consists of the following:

 <State 34>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.317 ns)
'fadd' operation ('add56_6', src/conv2.cpp:72) [144]  (5.120 ns)

 <State 35>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add56_6', src/conv2.cpp:72) [144]  (6.437 ns)

 <State 36>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add56_6', src/conv2.cpp:72) [144]  (6.437 ns)

 <State 37>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add56_6', src/conv2.cpp:72) [144]  (6.437 ns)

 <State 38>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.317 ns)
'fadd' operation ('add56_7', src/conv2.cpp:72) [147]  (5.120 ns)

 <State 39>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add56_7', src/conv2.cpp:72) [147]  (6.437 ns)

 <State 40>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add56_7', src/conv2.cpp:72) [147]  (6.437 ns)

 <State 41>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add56_7', src/conv2.cpp:72) [147]  (6.437 ns)

 <State 42>: 1.237ns
The critical path consists of the following:
	'store' operation ('store_ln72', src/conv2.cpp:72) of variable 'add56_7', src/conv2.cpp:72 on array 'output_fm_buffer' [148]  (1.237 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
