

================================================================
== Vivado HLS Report for 'Loop_3_proc'
================================================================
* Date:           Mon Mar 16 18:02:56 2020

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        conv2d_b2b
* Solution:       hls_target
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.60|      7.33|        0.70|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  2064633|  2064633|  2064633|  2064633|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+---------+----------+
        |          |      Latency      | Iteration|  Initiation Interval  |   Trip  |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +----------+---------+---------+----------+-----------+-----------+---------+----------+
        |- Loop 1  |  2064631|  2064631|        24|          1|          1|  2064609|    yes   |
        +----------+---------+---------+----------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 24


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 26
* Pipeline: 1
  Pipeline-0: II = 1, D = 24, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	26  / (exitcond_flatten)
	3  / (!exitcond_flatten)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	2  / true
26 --> 
* FSM state operations: 

 <State 1>: 1.59ns
ST_1: StgValue_27 (4)  [1/1] 0.00ns
newFuncRoot:0  call void (...)* @_ssdm_op_SpecMemCore(i32* %p_p2_mul1_stencil_stream_V_value_V, [1 x i8]* @p_str, [9 x i8]* @p_str2, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: StgValue_28 (5)  [1/1] 0.00ns
newFuncRoot:1  call void (...)* @_ssdm_op_SpecInterface(i32* %p_p2_mul1_stencil_stream_V_value_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: StgValue_29 (6)  [1/1] 1.59ns
newFuncRoot:2  br label %.preheader


 <State 2>: 7.33ns
ST_2: indvar_flatten (8)  [1/1] 0.00ns
.preheader:0  %indvar_flatten = phi i21 [ 0, %newFuncRoot ], [ %indvar_flatten_next, %.preheader37 ]

ST_2: p_hw_output_y_scan_1 (9)  [1/1] 0.00ns  loc: hls_target.cpp:225
.preheader:1  %p_hw_output_y_scan_1 = phi i11 [ 0, %newFuncRoot ], [ %p_hw_output_y_scan_s, %.preheader37 ]

ST_2: p_hw_output_x_scan_2 (10)  [1/1] 0.00ns
.preheader:2  %p_hw_output_x_scan_2 = phi i11 [ 0, %newFuncRoot ], [ %p_hw_output_x_scan_1, %.preheader37 ]

ST_2: exitcond_flatten (11)  [1/1] 3.15ns
.preheader:3  %exitcond_flatten = icmp eq i21 %indvar_flatten, -32543

ST_2: indvar_flatten_next (12)  [1/1] 2.59ns
.preheader:4  %indvar_flatten_next = add i21 %indvar_flatten, 1

ST_2: StgValue_35 (13)  [1/1] 0.00ns
.preheader:5  br i1 %exitcond_flatten, label %.exitStub, label %.preheader37

ST_2: exitcond7 (16)  [1/1] 2.94ns  loc: hls_target.cpp:225
.preheader37:1  %exitcond7 = icmp eq i11 %p_hw_output_x_scan_2, -131

ST_2: p_hw_output_x_scan_s (17)  [1/1] 2.07ns  loc: hls_target.cpp:225
.preheader37:2  %p_hw_output_x_scan_s = select i1 %exitcond7, i11 0, i11 %p_hw_output_x_scan_2

ST_2: p_hw_output_x_scan_1 (53)  [1/1] 2.33ns  loc: hls_target.cpp:225
.preheader37:38  %p_hw_output_x_scan_1 = add i11 1, %p_hw_output_x_scan_s


 <State 3>: 4.40ns
ST_3: p_hw_output_y_scan_2 (18)  [1/1] 2.33ns  loc: hls_target.cpp:223
.preheader37:3  %p_hw_output_y_scan_2 = add i11 1, %p_hw_output_y_scan_1

ST_3: tmp_s (20)  [1/1] 2.94ns  loc: hls_target.cpp:243
.preheader37:5  %tmp_s = icmp eq i11 %p_hw_output_y_scan_1, -972

ST_3: p_hw_output_y_scan_s (22)  [1/1] 2.07ns  loc: hls_target.cpp:225
.preheader37:7  %p_hw_output_y_scan_s = select i1 %exitcond7, i11 %p_hw_output_y_scan_2, i11 %p_hw_output_y_scan_1

ST_3: tmp_value_V_5 (25)  [1/1] 2.45ns  loc: hls_target.cpp:231
.preheader37:10  %tmp_value_V_5 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %p_p2_mul1_stencil_stream_V_value_V)

ST_3: tmp_2 (49)  [1/1] 2.94ns  loc: hls_target.cpp:243
.preheader37:34  %tmp_2 = icmp eq i11 %p_hw_output_x_scan_s, -132


 <State 4>: 6.34ns
ST_4: tmp_7_mid1 (19)  [1/1] 2.94ns  loc: hls_target.cpp:243
.preheader37:4  %tmp_7_mid1 = icmp eq i11 %p_hw_output_y_scan_2, -972

ST_4: p_417 (26)  [8/8] 6.34ns  loc: hls_target.cpp:237
.preheader37:11  %p_417 = sitofp i32 %tmp_value_V_5 to float


 <State 5>: 6.34ns
ST_5: tmp_7_mid2 (21)  [1/1] 0.00ns  loc: hls_target.cpp:243 (grouped into LUT with out node tmp_last_V)
.preheader37:6  %tmp_7_mid2 = select i1 %exitcond7, i1 %tmp_7_mid1, i1 %tmp_s

ST_5: p_417 (26)  [7/8] 6.34ns  loc: hls_target.cpp:237
.preheader37:11  %p_417 = sitofp i32 %tmp_value_V_5 to float

ST_5: tmp_last_V (50)  [1/1] 2.07ns  loc: hls_target.cpp:243 (out node of the LUT)
.preheader37:35  %tmp_last_V = and i1 %tmp_2, %tmp_7_mid2


 <State 6>: 6.34ns
ST_6: p_417 (26)  [6/8] 6.34ns  loc: hls_target.cpp:237
.preheader37:11  %p_417 = sitofp i32 %tmp_value_V_5 to float


 <State 7>: 6.34ns
ST_7: p_417 (26)  [5/8] 6.34ns  loc: hls_target.cpp:237
.preheader37:11  %p_417 = sitofp i32 %tmp_value_V_5 to float


 <State 8>: 6.34ns
ST_8: p_417 (26)  [4/8] 6.34ns  loc: hls_target.cpp:237
.preheader37:11  %p_417 = sitofp i32 %tmp_value_V_5 to float


 <State 9>: 6.34ns
ST_9: p_417 (26)  [3/8] 6.34ns  loc: hls_target.cpp:237
.preheader37:11  %p_417 = sitofp i32 %tmp_value_V_5 to float


 <State 10>: 6.34ns
ST_10: p_417 (26)  [2/8] 6.34ns  loc: hls_target.cpp:237
.preheader37:11  %p_417 = sitofp i32 %tmp_value_V_5 to float


 <State 11>: 6.34ns
ST_11: p_417 (26)  [1/8] 6.34ns  loc: hls_target.cpp:237
.preheader37:11  %p_417 = sitofp i32 %tmp_value_V_5 to float


 <State 12>: 4.44ns
ST_12: p_418 (27)  [2/2] 4.44ns  loc: hls_target.cpp:238
.preheader37:12  %p_418 = fpext float %p_417 to double


 <State 13>: 4.44ns
ST_13: p_418 (27)  [1/2] 4.44ns  loc: hls_target.cpp:238
.preheader37:12  %p_418 = fpext float %p_417 to double


 <State 14>: 4.32ns
ST_14: p_419 (28)  [10/10] 4.32ns  loc: hls_target.cpp:239
.preheader37:13  %p_419 = fmul double %p_418, 1.250000e-01


 <State 15>: 4.32ns
ST_15: p_419 (28)  [9/10] 4.32ns  loc: hls_target.cpp:239
.preheader37:13  %p_419 = fmul double %p_418, 1.250000e-01


 <State 16>: 4.32ns
ST_16: p_419 (28)  [8/10] 4.32ns  loc: hls_target.cpp:239
.preheader37:13  %p_419 = fmul double %p_418, 1.250000e-01


 <State 17>: 4.32ns
ST_17: p_419 (28)  [7/10] 4.32ns  loc: hls_target.cpp:239
.preheader37:13  %p_419 = fmul double %p_418, 1.250000e-01


 <State 18>: 4.32ns
ST_18: p_419 (28)  [6/10] 4.32ns  loc: hls_target.cpp:239
.preheader37:13  %p_419 = fmul double %p_418, 1.250000e-01


 <State 19>: 4.32ns
ST_19: p_419 (28)  [5/10] 4.32ns  loc: hls_target.cpp:239
.preheader37:13  %p_419 = fmul double %p_418, 1.250000e-01


 <State 20>: 4.32ns
ST_20: p_419 (28)  [4/10] 4.32ns  loc: hls_target.cpp:239
.preheader37:13  %p_419 = fmul double %p_418, 1.250000e-01


 <State 21>: 4.32ns
ST_21: p_419 (28)  [3/10] 4.32ns  loc: hls_target.cpp:239
.preheader37:13  %p_419 = fmul double %p_418, 1.250000e-01


 <State 22>: 4.32ns
ST_22: p_419 (28)  [2/10] 4.32ns  loc: hls_target.cpp:239
.preheader37:13  %p_419 = fmul double %p_418, 1.250000e-01


 <State 23>: 4.32ns
ST_23: p_419 (28)  [1/10] 4.32ns  loc: hls_target.cpp:239
.preheader37:13  %p_419 = fmul double %p_418, 1.250000e-01

ST_23: p_Val2_s (29)  [1/1] 0.00ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:475->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:479->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:480->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:523->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_floatconversion.cpp:61->hls_target.cpp:240
.preheader37:14  %p_Val2_s = bitcast double %p_419 to i64

ST_23: loc_V (30)  [1/1] 0.00ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:477->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:479->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:480->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:523->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_floatconversion.cpp:61->hls_target.cpp:240
.preheader37:15  %loc_V = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %p_Val2_s, i32 52, i32 62) nounwind

ST_23: loc_V_1 (31)  [1/1] 0.00ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:478->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:479->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:480->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:523->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_floatconversion.cpp:61->hls_target.cpp:240
.preheader37:16  %loc_V_1 = trunc i64 %p_Val2_s to i52


 <State 24>: 4.40ns
ST_24: tmp_i_i_cast_i (34)  [1/1] 0.00ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:502->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:485->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:523->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_floatconversion.cpp:61->hls_target.cpp:240
.preheader37:19  %tmp_i_i_cast_i = zext i11 %loc_V to i12

ST_24: sh_assign (35)  [1/1] 2.33ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:502->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:485->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:523->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_floatconversion.cpp:61->hls_target.cpp:240
.preheader37:20  %sh_assign = add i12 -1023, %tmp_i_i_cast_i

ST_24: isNeg (36)  [1/1] 0.00ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:485->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:523->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_floatconversion.cpp:61->hls_target.cpp:240
.preheader37:21  %isNeg = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %sh_assign, i32 11)

ST_24: tmp_1_i_i (37)  [1/1] 2.33ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:485->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:523->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_floatconversion.cpp:61->hls_target.cpp:240
.preheader37:22  %tmp_1_i_i = sub i11 1023, %loc_V

ST_24: tmp_1_i_cast_i (38)  [1/1] 0.00ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:485->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:523->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_floatconversion.cpp:61->hls_target.cpp:240
.preheader37:23  %tmp_1_i_cast_i = sext i11 %tmp_1_i_i to i12

ST_24: sh_assign_1 (39)  [1/1] 2.07ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:485->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:523->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_floatconversion.cpp:61->hls_target.cpp:240
.preheader37:24  %sh_assign_1 = select i1 %isNeg, i12 %tmp_1_i_cast_i, i12 %sh_assign


 <State 25>: 4.61ns
ST_25: empty (15)  [1/1] 0.00ns
.preheader37:0  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2064609, i64 2064609, i64 2064609)

ST_25: tmp_3 (23)  [1/1] 0.00ns  loc: hls_target.cpp:226
.preheader37:8  %tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str6)

ST_25: StgValue_78 (24)  [1/1] 0.00ns  loc: hls_target.cpp:227
.preheader37:9  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

ST_25: tmp_i_i (32)  [1/1] 0.00ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:482->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:523->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_floatconversion.cpp:61->hls_target.cpp:240
.preheader37:17  %tmp_i_i = call i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1(i1 true, i52 %loc_V_1, i1 false)

ST_25: tmp_i_cast_i (33)  [1/1] 0.00ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:482->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:523->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_floatconversion.cpp:61->hls_target.cpp:240 (grouped into LUT with out node p_Val2_4)
.preheader37:18  %tmp_i_cast_i = zext i54 %tmp_i_i to i137

ST_25: sh_assign_1_i_cast_i (40)  [1/1] 0.00ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:485->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:523->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_floatconversion.cpp:61->hls_target.cpp:240
.preheader37:25  %sh_assign_1_i_cast_i = sext i12 %sh_assign_1 to i32

ST_25: tmp_2_i_i (41)  [1/1] 0.00ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:485->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:523->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_floatconversion.cpp:61->hls_target.cpp:240 (grouped into LUT with out node p_Val2_4)
.preheader37:26  %tmp_2_i_i = zext i32 %sh_assign_1_i_cast_i to i137

ST_25: tmp_2_i_cast_i (42)  [1/1] 0.00ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:485->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:523->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_floatconversion.cpp:61->hls_target.cpp:240 (grouped into LUT with out node p_Val2_4)
.preheader37:27  %tmp_2_i_cast_i = zext i32 %sh_assign_1_i_cast_i to i54

ST_25: tmp_3_i_i (43)  [1/1] 0.00ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:485->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:523->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_floatconversion.cpp:61->hls_target.cpp:240 (grouped into LUT with out node p_Val2_4)
.preheader37:28  %tmp_3_i_i = lshr i54 %tmp_i_i, %tmp_2_i_cast_i

ST_25: tmp_4_i_i (44)  [1/1] 0.00ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:485->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:523->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_floatconversion.cpp:61->hls_target.cpp:240 (grouped into LUT with out node p_Val2_4)
.preheader37:29  %tmp_4_i_i = shl i137 %tmp_i_cast_i, %tmp_2_i_i

ST_25: tmp (45)  [1/1] 0.00ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:488->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:523->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_floatconversion.cpp:61->hls_target.cpp:240 (grouped into LUT with out node p_Val2_4)
.preheader37:30  %tmp = call i1 @_ssdm_op_BitSelect.i1.i54.i32(i54 %tmp_3_i_i, i32 53)

ST_25: tmp_1 (46)  [1/1] 0.00ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:488->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:523->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_floatconversion.cpp:61->hls_target.cpp:240 (grouped into LUT with out node p_Val2_4)
.preheader37:31  %tmp_1 = zext i1 %tmp to i32

ST_25: tmp_4 (47)  [1/1] 0.00ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:488->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:523->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_floatconversion.cpp:61->hls_target.cpp:240 (grouped into LUT with out node p_Val2_4)
.preheader37:32  %tmp_4 = call i32 @_ssdm_op_PartSelect.i32.i137.i32.i32(i137 %tmp_4_i_i, i32 53, i32 84)

ST_25: p_Val2_4 (48)  [1/1] 4.61ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:485->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:523->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_floatconversion.cpp:61->hls_target.cpp:240 (out node of the LUT)
.preheader37:33  %p_Val2_4 = select i1 %isNeg, i32 %tmp_1, i32 %tmp_4

ST_25: StgValue_90 (51)  [1/1] 0.00ns  loc: hls_target.cpp:248
.preheader37:36  call void @_ssdm_op_Write.ap_auto.volatile.i32P.i1P(i32* %hw_output_V_value_V, i1* %hw_output_V_last_V, i32 %p_Val2_4, i1 %tmp_last_V)

ST_25: empty_123 (52)  [1/1] 0.00ns  loc: hls_target.cpp:250
.preheader37:37  %empty_123 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str6, i32 %tmp_3)

ST_25: StgValue_92 (54)  [1/1] 0.00ns  loc: hls_target.cpp:225
.preheader37:39  br label %.preheader


 <State 26>: 0.00ns
ST_26: StgValue_93 (56)  [1/1] 0.00ns
.exitStub:0  ret void



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.6ns, clock uncertainty: 0.7ns.

 <State 1>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten') with incoming values : ('indvar_flatten_next') [8]  (1.59 ns)

 <State 2>: 7.33ns
The critical path consists of the following:
	'phi' operation ('_hw_output_x___scan_dim_0') with incoming values : ('_hw_output_x___scan_dim_0', hls_target.cpp:225) [10]  (0 ns)
	'icmp' operation ('exitcond7', hls_target.cpp:225) [16]  (2.94 ns)
	'select' operation ('p_hw_output_x_scan_s', hls_target.cpp:225) [17]  (2.07 ns)
	'add' operation ('_hw_output_x___scan_dim_0', hls_target.cpp:225) [53]  (2.33 ns)

 <State 3>: 4.4ns
The critical path consists of the following:
	'add' operation ('p_hw_output_y_scan_2', hls_target.cpp:223) [18]  (2.33 ns)
	'select' operation ('p_hw_output_y_scan_s', hls_target.cpp:225) [22]  (2.07 ns)

 <State 4>: 6.34ns
The critical path consists of the following:
	'sitofp' operation ('_417', hls_target.cpp:237) [26]  (6.34 ns)

 <State 5>: 6.34ns
The critical path consists of the following:
	'sitofp' operation ('_417', hls_target.cpp:237) [26]  (6.34 ns)

 <State 6>: 6.34ns
The critical path consists of the following:
	'sitofp' operation ('_417', hls_target.cpp:237) [26]  (6.34 ns)

 <State 7>: 6.34ns
The critical path consists of the following:
	'sitofp' operation ('_417', hls_target.cpp:237) [26]  (6.34 ns)

 <State 8>: 6.34ns
The critical path consists of the following:
	'sitofp' operation ('_417', hls_target.cpp:237) [26]  (6.34 ns)

 <State 9>: 6.34ns
The critical path consists of the following:
	'sitofp' operation ('_417', hls_target.cpp:237) [26]  (6.34 ns)

 <State 10>: 6.34ns
The critical path consists of the following:
	'sitofp' operation ('_417', hls_target.cpp:237) [26]  (6.34 ns)

 <State 11>: 6.34ns
The critical path consists of the following:
	'sitofp' operation ('_417', hls_target.cpp:237) [26]  (6.34 ns)

 <State 12>: 4.44ns
The critical path consists of the following:
	'fpext' operation ('_418', hls_target.cpp:238) [27]  (4.44 ns)

 <State 13>: 4.44ns
The critical path consists of the following:
	'fpext' operation ('_418', hls_target.cpp:238) [27]  (4.44 ns)

 <State 14>: 4.32ns
The critical path consists of the following:
	'dmul' operation ('_419', hls_target.cpp:239) [28]  (4.32 ns)

 <State 15>: 4.32ns
The critical path consists of the following:
	'dmul' operation ('_419', hls_target.cpp:239) [28]  (4.32 ns)

 <State 16>: 4.32ns
The critical path consists of the following:
	'dmul' operation ('_419', hls_target.cpp:239) [28]  (4.32 ns)

 <State 17>: 4.32ns
The critical path consists of the following:
	'dmul' operation ('_419', hls_target.cpp:239) [28]  (4.32 ns)

 <State 18>: 4.32ns
The critical path consists of the following:
	'dmul' operation ('_419', hls_target.cpp:239) [28]  (4.32 ns)

 <State 19>: 4.32ns
The critical path consists of the following:
	'dmul' operation ('_419', hls_target.cpp:239) [28]  (4.32 ns)

 <State 20>: 4.32ns
The critical path consists of the following:
	'dmul' operation ('_419', hls_target.cpp:239) [28]  (4.32 ns)

 <State 21>: 4.32ns
The critical path consists of the following:
	'dmul' operation ('_419', hls_target.cpp:239) [28]  (4.32 ns)

 <State 22>: 4.32ns
The critical path consists of the following:
	'dmul' operation ('_419', hls_target.cpp:239) [28]  (4.32 ns)

 <State 23>: 4.32ns
The critical path consists of the following:
	'dmul' operation ('_419', hls_target.cpp:239) [28]  (4.32 ns)

 <State 24>: 4.4ns
The critical path consists of the following:
	'add' operation ('sh', /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:502->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:485->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:523->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_floatconversion.cpp:61->hls_target.cpp:240) [35]  (2.33 ns)
	'select' operation ('sh', /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:485->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:523->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_floatconversion.cpp:61->hls_target.cpp:240) [39]  (2.07 ns)

 <State 25>: 4.61ns
The critical path consists of the following:
	'lshr' operation ('tmp_3_i_i', /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:485->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:523->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_floatconversion.cpp:61->hls_target.cpp:240) [43]  (0 ns)
	'select' operation ('__Val2__', /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:485->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:523->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_floatconversion.cpp:61->hls_target.cpp:240) [48]  (4.61 ns)

 <State 26>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
