| units: 30 tech: scmos format: MIT
n rot2 OR2_0/INV_0/A VSS 2 4 422 217
p rot2 OR2_0/NOR2_0/a_9_32# OR2_0/INV_0/A 2 16 422 241
n rot1 VSS OR2_0/INV_0/A 2 4 414 217
p rot1 VDD OR2_0/NOR2_0/a_9_32# 2 16 414 241
n OR2_0/INV_0/A VSS en 2 4 438 217
p OR2_0/INV_0/A VDD en 2 8 438 249
n bwd VSS r2in` 2 4 -66 116
p bwd VDD r2in` 2 8 -66 148
n r2r` RotationDetector_0/A3O2DFF_0/A3A4O2_0/AND3_0/NAND3_0/a_9_8# RotationDetector_0/A3O2DFF_0/A3A4O2_0/AND3_0/NAND3_0/a_17_8# 2 4 27 217
p r2r` RotationDetector_0/A3O2DFF_0/A3A4O2_0/AND3_0/INV_0/A VDD 2 8 27 249
n q2 VSS RotationDetector_0/A3O2DFF_0/A3A4O2_0/AND3_0/NAND3_0/a_9_8# 2 4 19 217
p q1b VDD RotationDetector_0/A3O2DFF_0/A3A4O2_0/AND3_0/INV_0/A 2 8 39 249
p q2 VDD RotationDetector_0/A3O2DFF_0/A3A4O2_0/AND3_0/INV_0/A 2 8 19 249
n q1b RotationDetector_0/A3O2DFF_0/A3A4O2_0/AND3_0/NAND3_0/a_17_8# RotationDetector_0/A3O2DFF_0/A3A4O2_0/AND3_0/INV_0/A 2 4 39 217
n RotationDetector_0/A3O2DFF_0/A3A4O2_0/AND3_0/INV_0/A VSS RotationDetector_0/A3O2DFF_0/A3A4O2_0/OR2_0/B 2 4 55 217
p RotationDetector_0/A3O2DFF_0/A3A4O2_0/AND3_0/INV_0/A VDD RotationDetector_0/A3O2DFF_0/A3A4O2_0/OR2_0/B 2 8 55 249
n RotationDetector_0/A3O2DFF_0/A3A4O2_0/OR2_0/B RotationDetector_0/A3O2DFF_0/A3A4O2_0/OR2_0/INV_0/A VSS 2 4 143 217
p RotationDetector_0/A3O2DFF_0/A3A4O2_0/OR2_0/B RotationDetector_0/A3O2DFF_0/A3A4O2_0/OR2_0/NOR2_0/a_9_32# RotationDetector_0/A3O2DFF_0/A3A4O2_0/OR2_0/INV_0/A 2 16 143 241
n RotationDetector_0/A3O2DFF_0/A3A4O2_0/OR2_0/A VSS RotationDetector_0/A3O2DFF_0/A3A4O2_0/OR2_0/INV_0/A 2 4 135 217
p RotationDetector_0/A3O2DFF_0/A3A4O2_0/OR2_0/A VDD RotationDetector_0/A3O2DFF_0/A3A4O2_0/OR2_0/NOR2_0/a_9_32# 2 16 135 241
n RotationDetector_0/A3O2DFF_0/A3A4O2_0/OR2_0/INV_0/A VSS RotationDetector_0/A3O2DFF_0/A3A4O2_0/Y 2 4 159 217
p RotationDetector_0/A3O2DFF_0/A3A4O2_0/OR2_0/INV_0/A VDD RotationDetector_0/A3O2DFF_0/A3A4O2_0/Y 2 8 159 249
p bwd RotationDetector_0/A3O2DFF_0/A3A4O2_0/AND4_0/INV_0/A VDD 2 4 92 253
p q2b RotationDetector_0/A3O2DFF_0/A3A4O2_0/AND4_0/INV_0/A VDD 2 4 72 253
p r2r` VDD RotationDetector_0/A3O2DFF_0/A3A4O2_0/AND4_0/INV_0/A 2 4 102 253
n q2b VSS RotationDetector_0/A3O2DFF_0/A3A4O2_0/AND4_0/NAND4_0/a_10_8# 2 4 72 217
n r2r` RotationDetector_0/A3O2DFF_0/A3A4O2_0/AND4_0/NAND4_0/a_30_8# RotationDetector_0/A3O2DFF_0/A3A4O2_0/AND4_0/INV_0/A 2 4 102 217
n bwd RotationDetector_0/A3O2DFF_0/A3A4O2_0/AND4_0/NAND4_0/a_20_8# RotationDetector_0/A3O2DFF_0/A3A4O2_0/AND4_0/NAND4_0/a_30_8# 2 4 92 217
n q1 RotationDetector_0/A3O2DFF_0/A3A4O2_0/AND4_0/NAND4_0/a_10_8# RotationDetector_0/A3O2DFF_0/A3A4O2_0/AND4_0/NAND4_0/a_20_8# 2 4 82 217
p q1 VDD RotationDetector_0/A3O2DFF_0/A3A4O2_0/AND4_0/INV_0/A 2 4 82 253
n RotationDetector_0/A3O2DFF_0/A3A4O2_0/AND4_0/INV_0/A VSS RotationDetector_0/A3O2DFF_0/A3A4O2_0/OR2_0/A 2 4 119 217
p RotationDetector_0/A3O2DFF_0/A3A4O2_0/AND4_0/INV_0/A VDD RotationDetector_0/A3O2DFF_0/A3A4O2_0/OR2_0/A 2 8 119 249
n RST RotationDetector_0/A3O2DFF_0/DFlipFlop_0/NAND3_0/a_9_8# RotationDetector_0/A3O2DFF_0/DFlipFlop_0/NAND3_0/a_17_8# 2 4 183 217
p RST RotationDetector_0/A3O2DFF_0/DFlipFlop_0/NAND3_3/B VDD 2 8 183 249
n RotationDetector_0/A3O2DFF_0/A3A4O2_0/Y VSS RotationDetector_0/A3O2DFF_0/DFlipFlop_0/NAND3_0/a_9_8# 2 4 175 217
p RotationDetector_0/A3O2DFF_0/DFlipFlop_0/NAND3_4/A VDD RotationDetector_0/A3O2DFF_0/DFlipFlop_0/NAND3_3/B 2 8 195 249
p RotationDetector_0/A3O2DFF_0/A3A4O2_0/Y VDD RotationDetector_0/A3O2DFF_0/DFlipFlop_0/NAND3_3/B 2 8 175 249
n RotationDetector_0/A3O2DFF_0/DFlipFlop_0/NAND3_4/A RotationDetector_0/A3O2DFF_0/DFlipFlop_0/NAND3_0/a_17_8# RotationDetector_0/A3O2DFF_0/DFlipFlop_0/NAND3_3/B 2 4 195 217
n CLK RotationDetector_0/A3O2DFF_0/DFlipFlop_0/NAND3_1/a_9_8# RotationDetector_0/A3O2DFF_0/DFlipFlop_0/NAND3_1/a_17_8# 2 4 219 217
p CLK RotationDetector_0/A3O2DFF_0/DFlipFlop_0/NAND3_4/A VDD 2 8 219 249
n RotationDetector_0/A3O2DFF_0/DFlipFlop_0/NAND3_3/B VSS RotationDetector_0/A3O2DFF_0/DFlipFlop_0/NAND3_1/a_9_8# 2 4 211 217
p RotationDetector_0/A3O2DFF_0/DFlipFlop_0/NAND3_5/B VDD RotationDetector_0/A3O2DFF_0/DFlipFlop_0/NAND3_4/A 2 8 231 249
p RotationDetector_0/A3O2DFF_0/DFlipFlop_0/NAND3_3/B VDD RotationDetector_0/A3O2DFF_0/DFlipFlop_0/NAND3_4/A 2 8 211 249
n RotationDetector_0/A3O2DFF_0/DFlipFlop_0/NAND3_5/B RotationDetector_0/A3O2DFF_0/DFlipFlop_0/NAND3_1/a_17_8# RotationDetector_0/A3O2DFF_0/DFlipFlop_0/NAND3_4/A 2 4 231 217
n RST RotationDetector_0/A3O2DFF_0/DFlipFlop_0/NAND3_2/a_9_8# RotationDetector_0/A3O2DFF_0/DFlipFlop_0/NAND3_2/a_17_8# 2 4 255 217
p RST RotationDetector_0/A3O2DFF_0/DFlipFlop_0/NAND3_5/B VDD 2 8 255 249
n CLK VSS RotationDetector_0/A3O2DFF_0/DFlipFlop_0/NAND3_2/a_9_8# 2 4 247 217
p RotationDetector_0/A3O2DFF_0/DFlipFlop_0/NAND3_3/Y VDD RotationDetector_0/A3O2DFF_0/DFlipFlop_0/NAND3_5/B 2 8 267 249
p CLK VDD RotationDetector_0/A3O2DFF_0/DFlipFlop_0/NAND3_5/B 2 8 247 249
n RotationDetector_0/A3O2DFF_0/DFlipFlop_0/NAND3_3/Y RotationDetector_0/A3O2DFF_0/DFlipFlop_0/NAND3_2/a_17_8# RotationDetector_0/A3O2DFF_0/DFlipFlop_0/NAND3_5/B 2 4 267 217
n RotationDetector_0/A3O2DFF_0/DFlipFlop_0/NAND3_3/B RotationDetector_0/A3O2DFF_0/DFlipFlop_0/NAND3_3/a_9_8# RotationDetector_0/A3O2DFF_0/DFlipFlop_0/NAND3_3/a_17_8# 2 4 291 217
p RotationDetector_0/A3O2DFF_0/DFlipFlop_0/NAND3_3/B RotationDetector_0/A3O2DFF_0/DFlipFlop_0/NAND3_3/Y VDD 2 8 291 249
n RotationDetector_0/A3O2DFF_0/DFlipFlop_0/NAND3_5/B VSS RotationDetector_0/A3O2DFF_0/DFlipFlop_0/NAND3_3/a_9_8# 2 4 283 217
p VDD VDD RotationDetector_0/A3O2DFF_0/DFlipFlop_0/NAND3_3/Y 2 8 303 249
p RotationDetector_0/A3O2DFF_0/DFlipFlop_0/NAND3_5/B VDD RotationDetector_0/A3O2DFF_0/DFlipFlop_0/NAND3_3/Y 2 8 283 249
n VDD RotationDetector_0/A3O2DFF_0/DFlipFlop_0/NAND3_3/a_17_8# RotationDetector_0/A3O2DFF_0/DFlipFlop_0/NAND3_3/Y 2 4 303 217
n RST RotationDetector_0/A3O2DFF_0/DFlipFlop_0/NAND3_4/a_9_8# RotationDetector_0/A3O2DFF_0/DFlipFlop_0/NAND3_4/a_17_8# 2 4 327 217
p RST q2b VDD 2 8 327 249
n RotationDetector_0/A3O2DFF_0/DFlipFlop_0/NAND3_4/A VSS RotationDetector_0/A3O2DFF_0/DFlipFlop_0/NAND3_4/a_9_8# 2 4 319 217
p q2 VDD q2b 2 8 339 249
p RotationDetector_0/A3O2DFF_0/DFlipFlop_0/NAND3_4/A VDD q2b 2 8 319 249
n q2 RotationDetector_0/A3O2DFF_0/DFlipFlop_0/NAND3_4/a_17_8# q2b 2 4 339 217
n RotationDetector_0/A3O2DFF_0/DFlipFlop_0/NAND3_5/B RotationDetector_0/A3O2DFF_0/DFlipFlop_0/NAND3_5/a_9_8# RotationDetector_0/A3O2DFF_0/DFlipFlop_0/NAND3_5/a_17_8# 2 4 363 217
p RotationDetector_0/A3O2DFF_0/DFlipFlop_0/NAND3_5/B q2 VDD 2 8 363 249
n q2b VSS RotationDetector_0/A3O2DFF_0/DFlipFlop_0/NAND3_5/a_9_8# 2 4 355 217
p VDD VDD q2 2 8 375 249
p q2b VDD q2 2 8 355 249
n VDD RotationDetector_0/A3O2DFF_0/DFlipFlop_0/NAND3_5/a_17_8# q2 2 4 375 217
n RST RotationDetector_0/2A4O2DFF_0/DFlipFlop_0/NAND3_0/a_9_8# RotationDetector_0/2A4O2DFF_0/DFlipFlop_0/NAND3_0/a_17_8# 2 4 183 116
p RST RotationDetector_0/2A4O2DFF_0/DFlipFlop_0/NAND3_3/B VDD 2 8 183 148
n RotationDetector_0/2A4O2DFF_0/2AND4OR2_0/Y VSS RotationDetector_0/2A4O2DFF_0/DFlipFlop_0/NAND3_0/a_9_8# 2 4 175 116
p RotationDetector_0/2A4O2DFF_0/DFlipFlop_0/NAND3_4/A VDD RotationDetector_0/2A4O2DFF_0/DFlipFlop_0/NAND3_3/B 2 8 195 148
p RotationDetector_0/2A4O2DFF_0/2AND4OR2_0/Y VDD RotationDetector_0/2A4O2DFF_0/DFlipFlop_0/NAND3_3/B 2 8 175 148
n RotationDetector_0/2A4O2DFF_0/DFlipFlop_0/NAND3_4/A RotationDetector_0/2A4O2DFF_0/DFlipFlop_0/NAND3_0/a_17_8# RotationDetector_0/2A4O2DFF_0/DFlipFlop_0/NAND3_3/B 2 4 195 116
n CLK RotationDetector_0/2A4O2DFF_0/DFlipFlop_0/NAND3_1/a_9_8# RotationDetector_0/2A4O2DFF_0/DFlipFlop_0/NAND3_1/a_17_8# 2 4 219 116
p CLK RotationDetector_0/2A4O2DFF_0/DFlipFlop_0/NAND3_4/A VDD 2 8 219 148
n RotationDetector_0/2A4O2DFF_0/DFlipFlop_0/NAND3_3/B VSS RotationDetector_0/2A4O2DFF_0/DFlipFlop_0/NAND3_1/a_9_8# 2 4 211 116
p RotationDetector_0/2A4O2DFF_0/DFlipFlop_0/NAND3_5/B VDD RotationDetector_0/2A4O2DFF_0/DFlipFlop_0/NAND3_4/A 2 8 231 148
p RotationDetector_0/2A4O2DFF_0/DFlipFlop_0/NAND3_3/B VDD RotationDetector_0/2A4O2DFF_0/DFlipFlop_0/NAND3_4/A 2 8 211 148
n RotationDetector_0/2A4O2DFF_0/DFlipFlop_0/NAND3_5/B RotationDetector_0/2A4O2DFF_0/DFlipFlop_0/NAND3_1/a_17_8# RotationDetector_0/2A4O2DFF_0/DFlipFlop_0/NAND3_4/A 2 4 231 116
n RST RotationDetector_0/2A4O2DFF_0/DFlipFlop_0/NAND3_2/a_9_8# RotationDetector_0/2A4O2DFF_0/DFlipFlop_0/NAND3_2/a_17_8# 2 4 255 116
p RST RotationDetector_0/2A4O2DFF_0/DFlipFlop_0/NAND3_5/B VDD 2 8 255 148
n CLK VSS RotationDetector_0/2A4O2DFF_0/DFlipFlop_0/NAND3_2/a_9_8# 2 4 247 116
p RotationDetector_0/2A4O2DFF_0/DFlipFlop_0/NAND3_3/Y VDD RotationDetector_0/2A4O2DFF_0/DFlipFlop_0/NAND3_5/B 2 8 267 148
p CLK VDD RotationDetector_0/2A4O2DFF_0/DFlipFlop_0/NAND3_5/B 2 8 247 148
n RotationDetector_0/2A4O2DFF_0/DFlipFlop_0/NAND3_3/Y RotationDetector_0/2A4O2DFF_0/DFlipFlop_0/NAND3_2/a_17_8# RotationDetector_0/2A4O2DFF_0/DFlipFlop_0/NAND3_5/B 2 4 267 116
n RotationDetector_0/2A4O2DFF_0/DFlipFlop_0/NAND3_3/B RotationDetector_0/2A4O2DFF_0/DFlipFlop_0/NAND3_3/a_9_8# RotationDetector_0/2A4O2DFF_0/DFlipFlop_0/NAND3_3/a_17_8# 2 4 291 116
p RotationDetector_0/2A4O2DFF_0/DFlipFlop_0/NAND3_3/B RotationDetector_0/2A4O2DFF_0/DFlipFlop_0/NAND3_3/Y VDD 2 8 291 148
n RotationDetector_0/2A4O2DFF_0/DFlipFlop_0/NAND3_5/B VSS RotationDetector_0/2A4O2DFF_0/DFlipFlop_0/NAND3_3/a_9_8# 2 4 283 116
p VDD VDD RotationDetector_0/2A4O2DFF_0/DFlipFlop_0/NAND3_3/Y 2 8 303 148
p RotationDetector_0/2A4O2DFF_0/DFlipFlop_0/NAND3_5/B VDD RotationDetector_0/2A4O2DFF_0/DFlipFlop_0/NAND3_3/Y 2 8 283 148
n VDD RotationDetector_0/2A4O2DFF_0/DFlipFlop_0/NAND3_3/a_17_8# RotationDetector_0/2A4O2DFF_0/DFlipFlop_0/NAND3_3/Y 2 4 303 116
n RST RotationDetector_0/2A4O2DFF_0/DFlipFlop_0/NAND3_4/a_9_8# RotationDetector_0/2A4O2DFF_0/DFlipFlop_0/NAND3_4/a_17_8# 2 4 327 116
p RST q1b VDD 2 8 327 148
n RotationDetector_0/2A4O2DFF_0/DFlipFlop_0/NAND3_4/A VSS RotationDetector_0/2A4O2DFF_0/DFlipFlop_0/NAND3_4/a_9_8# 2 4 319 116
p q1 VDD q1b 2 8 339 148
p RotationDetector_0/2A4O2DFF_0/DFlipFlop_0/NAND3_4/A VDD q1b 2 8 319 148
n q1 RotationDetector_0/2A4O2DFF_0/DFlipFlop_0/NAND3_4/a_17_8# q1b 2 4 339 116
n RotationDetector_0/2A4O2DFF_0/DFlipFlop_0/NAND3_5/B RotationDetector_0/2A4O2DFF_0/DFlipFlop_0/NAND3_5/a_9_8# RotationDetector_0/2A4O2DFF_0/DFlipFlop_0/NAND3_5/a_17_8# 2 4 363 116
p RotationDetector_0/2A4O2DFF_0/DFlipFlop_0/NAND3_5/B q1 VDD 2 8 363 148
n q1b VSS RotationDetector_0/2A4O2DFF_0/DFlipFlop_0/NAND3_5/a_9_8# 2 4 355 116
p VDD VDD q1 2 8 375 148
p q1b VDD q1 2 8 355 148
n VDD RotationDetector_0/2A4O2DFF_0/DFlipFlop_0/NAND3_5/a_17_8# q1 2 4 375 116
n RotationDetector_0/2A4O2DFF_0/2AND4OR2_0/OR2_0/B RotationDetector_0/2A4O2DFF_0/2AND4OR2_0/OR2_0/INV_0/A VSS 2 4 143 116
p RotationDetector_0/2A4O2DFF_0/2AND4OR2_0/OR2_0/B RotationDetector_0/2A4O2DFF_0/2AND4OR2_0/OR2_0/NOR2_0/a_9_32# RotationDetector_0/2A4O2DFF_0/2AND4OR2_0/OR2_0/INV_0/A 2 16 143 140
n RotationDetector_0/2A4O2DFF_0/2AND4OR2_0/OR2_0/A VSS RotationDetector_0/2A4O2DFF_0/2AND4OR2_0/OR2_0/INV_0/A 2 4 135 116
p RotationDetector_0/2A4O2DFF_0/2AND4OR2_0/OR2_0/A VDD RotationDetector_0/2A4O2DFF_0/2AND4OR2_0/OR2_0/NOR2_0/a_9_32# 2 16 135 140
n RotationDetector_0/2A4O2DFF_0/2AND4OR2_0/OR2_0/INV_0/A VSS RotationDetector_0/2A4O2DFF_0/2AND4OR2_0/Y 2 4 159 116
p RotationDetector_0/2A4O2DFF_0/2AND4OR2_0/OR2_0/INV_0/A VDD RotationDetector_0/2A4O2DFF_0/2AND4OR2_0/Y 2 8 159 148
p r2in` RotationDetector_0/2A4O2DFF_0/2AND4OR2_0/AND4_0/INV_0/A VDD 2 4 28 152
p q2b RotationDetector_0/2A4O2DFF_0/2AND4OR2_0/AND4_0/INV_0/A VDD 2 4 8 152
p r2r` VDD RotationDetector_0/2A4O2DFF_0/2AND4OR2_0/AND4_0/INV_0/A 2 4 38 152
n q2b VSS RotationDetector_0/2A4O2DFF_0/2AND4OR2_0/AND4_0/NAND4_0/a_10_8# 2 4 8 116
n r2r` RotationDetector_0/2A4O2DFF_0/2AND4OR2_0/AND4_0/NAND4_0/a_30_8# RotationDetector_0/2A4O2DFF_0/2AND4OR2_0/AND4_0/INV_0/A 2 4 38 116
n r2in` RotationDetector_0/2A4O2DFF_0/2AND4OR2_0/AND4_0/NAND4_0/a_20_8# RotationDetector_0/2A4O2DFF_0/2AND4OR2_0/AND4_0/NAND4_0/a_30_8# 2 4 28 116
n q1 RotationDetector_0/2A4O2DFF_0/2AND4OR2_0/AND4_0/NAND4_0/a_10_8# RotationDetector_0/2A4O2DFF_0/2AND4OR2_0/AND4_0/NAND4_0/a_20_8# 2 4 18 116
p q1 VDD RotationDetector_0/2A4O2DFF_0/2AND4OR2_0/AND4_0/INV_0/A 2 4 18 152
n RotationDetector_0/2A4O2DFF_0/2AND4OR2_0/AND4_0/INV_0/A VSS RotationDetector_0/2A4O2DFF_0/2AND4OR2_0/OR2_0/B 2 4 55 116
p RotationDetector_0/2A4O2DFF_0/2AND4OR2_0/AND4_0/INV_0/A VDD RotationDetector_0/2A4O2DFF_0/2AND4OR2_0/OR2_0/B 2 8 55 148
p bwd RotationDetector_0/2A4O2DFF_0/2AND4OR2_0/AND4_1/INV_0/A VDD 2 4 92 152
p q2b RotationDetector_0/2A4O2DFF_0/2AND4OR2_0/AND4_1/INV_0/A VDD 2 4 72 152
p r2r` VDD RotationDetector_0/2A4O2DFF_0/2AND4OR2_0/AND4_1/INV_0/A 2 4 102 152
n q2b VSS RotationDetector_0/2A4O2DFF_0/2AND4OR2_0/AND4_1/NAND4_0/a_10_8# 2 4 72 116
n r2r` RotationDetector_0/2A4O2DFF_0/2AND4OR2_0/AND4_1/NAND4_0/a_30_8# RotationDetector_0/2A4O2DFF_0/2AND4OR2_0/AND4_1/INV_0/A 2 4 102 116
n bwd RotationDetector_0/2A4O2DFF_0/2AND4OR2_0/AND4_1/NAND4_0/a_20_8# RotationDetector_0/2A4O2DFF_0/2AND4OR2_0/AND4_1/NAND4_0/a_30_8# 2 4 92 116
n q1b RotationDetector_0/2A4O2DFF_0/2AND4OR2_0/AND4_1/NAND4_0/a_10_8# RotationDetector_0/2A4O2DFF_0/2AND4OR2_0/AND4_1/NAND4_0/a_20_8# 2 4 82 116
p q1b VDD RotationDetector_0/2A4O2DFF_0/2AND4OR2_0/AND4_1/INV_0/A 2 4 82 152
n RotationDetector_0/2A4O2DFF_0/2AND4OR2_0/AND4_1/INV_0/A VSS RotationDetector_0/2A4O2DFF_0/2AND4OR2_0/OR2_0/A 2 4 119 116
p RotationDetector_0/2A4O2DFF_0/2AND4OR2_0/AND4_1/INV_0/A VDD RotationDetector_0/2A4O2DFF_0/2AND4OR2_0/OR2_0/A 2 8 119 148
n RotationDetector_0/2AND4OR2_0/OR2_0/B RotationDetector_0/2AND4OR2_0/OR2_0/INV_0/A VSS 2 4 143 8
p RotationDetector_0/2AND4OR2_0/OR2_0/B RotationDetector_0/2AND4OR2_0/OR2_0/NOR2_0/a_9_32# RotationDetector_0/2AND4OR2_0/OR2_0/INV_0/A 2 16 143 32
n RotationDetector_0/2AND4OR2_0/OR2_0/A VSS RotationDetector_0/2AND4OR2_0/OR2_0/INV_0/A 2 4 135 8
p RotationDetector_0/2AND4OR2_0/OR2_0/A VDD RotationDetector_0/2AND4OR2_0/OR2_0/NOR2_0/a_9_32# 2 16 135 32
n RotationDetector_0/2AND4OR2_0/OR2_0/INV_0/A VSS rot2 2 4 159 8
p RotationDetector_0/2AND4OR2_0/OR2_0/INV_0/A VDD rot2 2 8 159 40
p bwd RotationDetector_0/2AND4OR2_0/AND4_0/INV_0/A VDD 2 4 28 44
p q2b RotationDetector_0/2AND4OR2_0/AND4_0/INV_0/A VDD 2 4 8 44
p r2r` VDD RotationDetector_0/2AND4OR2_0/AND4_0/INV_0/A 2 4 38 44
n q2b VSS RotationDetector_0/2AND4OR2_0/AND4_0/NAND4_0/a_10_8# 2 4 8 8
n r2r` RotationDetector_0/2AND4OR2_0/AND4_0/NAND4_0/a_30_8# RotationDetector_0/2AND4OR2_0/AND4_0/INV_0/A 2 4 38 8
n bwd RotationDetector_0/2AND4OR2_0/AND4_0/NAND4_0/a_20_8# RotationDetector_0/2AND4OR2_0/AND4_0/NAND4_0/a_30_8# 2 4 28 8
n q1 RotationDetector_0/2AND4OR2_0/AND4_0/NAND4_0/a_10_8# RotationDetector_0/2AND4OR2_0/AND4_0/NAND4_0/a_20_8# 2 4 18 8
p q1 VDD RotationDetector_0/2AND4OR2_0/AND4_0/INV_0/A 2 4 18 44
n RotationDetector_0/2AND4OR2_0/AND4_0/INV_0/A VSS RotationDetector_0/2AND4OR2_0/OR2_0/B 2 4 55 8
p RotationDetector_0/2AND4OR2_0/AND4_0/INV_0/A VDD RotationDetector_0/2AND4OR2_0/OR2_0/B 2 8 55 40
p bwd RotationDetector_0/2AND4OR2_0/AND4_1/INV_0/A VDD 2 4 92 44
p q2 RotationDetector_0/2AND4OR2_0/AND4_1/INV_0/A VDD 2 4 72 44
p r2r` VDD RotationDetector_0/2AND4OR2_0/AND4_1/INV_0/A 2 4 102 44
n q2 VSS RotationDetector_0/2AND4OR2_0/AND4_1/NAND4_0/a_10_8# 2 4 72 8
n r2r` RotationDetector_0/2AND4OR2_0/AND4_1/NAND4_0/a_30_8# RotationDetector_0/2AND4OR2_0/AND4_1/INV_0/A 2 4 102 8
n bwd RotationDetector_0/2AND4OR2_0/AND4_1/NAND4_0/a_20_8# RotationDetector_0/2AND4OR2_0/AND4_1/NAND4_0/a_30_8# 2 4 92 8
n q1b RotationDetector_0/2AND4OR2_0/AND4_1/NAND4_0/a_10_8# RotationDetector_0/2AND4OR2_0/AND4_1/NAND4_0/a_20_8# 2 4 82 8
p q1b VDD RotationDetector_0/2AND4OR2_0/AND4_1/INV_0/A 2 4 82 44
n RotationDetector_0/2AND4OR2_0/AND4_1/INV_0/A VSS RotationDetector_0/2AND4OR2_0/OR2_0/A 2 4 119 8
p RotationDetector_0/2AND4OR2_0/AND4_1/INV_0/A VDD RotationDetector_0/2AND4OR2_0/OR2_0/A 2 8 119 40
n fwd VSS r2r` 2 4 -66 217
p fwd VDD r2r` 2 8 -66 249
n fwd VSS RotationDetector_1/INV_1/Y 2 4 -66 489
p fwd VDD RotationDetector_1/INV_1/Y 2 8 -66 521
n RotationDetector_1/INV_0/Y RotationDetector_1/A3O2DFF_0/A3A4O2_0/AND3_0/NAND3_0/a_9_8# RotationDetector_1/A3O2DFF_0/A3A4O2_0/AND3_0/NAND3_0/a_17_8# 2 4 27 590
p RotationDetector_1/INV_0/Y RotationDetector_1/A3O2DFF_0/A3A4O2_0/AND3_0/INV_0/A VDD 2 8 27 622
n s1 VSS RotationDetector_1/A3O2DFF_0/A3A4O2_0/AND3_0/NAND3_0/a_9_8# 2 4 19 590
p s2` VDD RotationDetector_1/A3O2DFF_0/A3A4O2_0/AND3_0/INV_0/A 2 8 39 622
p s1 VDD RotationDetector_1/A3O2DFF_0/A3A4O2_0/AND3_0/INV_0/A 2 8 19 622
n s2` RotationDetector_1/A3O2DFF_0/A3A4O2_0/AND3_0/NAND3_0/a_17_8# RotationDetector_1/A3O2DFF_0/A3A4O2_0/AND3_0/INV_0/A 2 4 39 590
n RotationDetector_1/A3O2DFF_0/A3A4O2_0/AND3_0/INV_0/A VSS RotationDetector_1/A3O2DFF_0/A3A4O2_0/OR2_0/B 2 4 55 590
p RotationDetector_1/A3O2DFF_0/A3A4O2_0/AND3_0/INV_0/A VDD RotationDetector_1/A3O2DFF_0/A3A4O2_0/OR2_0/B 2 8 55 622
n RotationDetector_1/A3O2DFF_0/A3A4O2_0/OR2_0/B RotationDetector_1/A3O2DFF_0/A3A4O2_0/OR2_0/INV_0/A VSS 2 4 143 590
p RotationDetector_1/A3O2DFF_0/A3A4O2_0/OR2_0/B RotationDetector_1/A3O2DFF_0/A3A4O2_0/OR2_0/NOR2_0/a_9_32# RotationDetector_1/A3O2DFF_0/A3A4O2_0/OR2_0/INV_0/A 2 16 143 614
n RotationDetector_1/A3O2DFF_0/A3A4O2_0/OR2_0/A VSS RotationDetector_1/A3O2DFF_0/A3A4O2_0/OR2_0/INV_0/A 2 4 135 590
p RotationDetector_1/A3O2DFF_0/A3A4O2_0/OR2_0/A VDD RotationDetector_1/A3O2DFF_0/A3A4O2_0/OR2_0/NOR2_0/a_9_32# 2 16 135 614
n RotationDetector_1/A3O2DFF_0/A3A4O2_0/OR2_0/INV_0/A VSS RotationDetector_1/A3O2DFF_0/A3A4O2_0/Y 2 4 159 590
p RotationDetector_1/A3O2DFF_0/A3A4O2_0/OR2_0/INV_0/A VDD RotationDetector_1/A3O2DFF_0/A3A4O2_0/Y 2 8 159 622
p fwd RotationDetector_1/A3O2DFF_0/A3A4O2_0/AND4_0/INV_0/A VDD 2 4 92 626
p s1` RotationDetector_1/A3O2DFF_0/A3A4O2_0/AND4_0/INV_0/A VDD 2 4 72 626
p RotationDetector_1/INV_0/Y VDD RotationDetector_1/A3O2DFF_0/A3A4O2_0/AND4_0/INV_0/A 2 4 102 626
n s1` VSS RotationDetector_1/A3O2DFF_0/A3A4O2_0/AND4_0/NAND4_0/a_10_8# 2 4 72 590
n RotationDetector_1/INV_0/Y RotationDetector_1/A3O2DFF_0/A3A4O2_0/AND4_0/NAND4_0/a_30_8# RotationDetector_1/A3O2DFF_0/A3A4O2_0/AND4_0/INV_0/A 2 4 102 590
n fwd RotationDetector_1/A3O2DFF_0/A3A4O2_0/AND4_0/NAND4_0/a_20_8# RotationDetector_1/A3O2DFF_0/A3A4O2_0/AND4_0/NAND4_0/a_30_8# 2 4 92 590
n s2 RotationDetector_1/A3O2DFF_0/A3A4O2_0/AND4_0/NAND4_0/a_10_8# RotationDetector_1/A3O2DFF_0/A3A4O2_0/AND4_0/NAND4_0/a_20_8# 2 4 82 590
p s2 VDD RotationDetector_1/A3O2DFF_0/A3A4O2_0/AND4_0/INV_0/A 2 4 82 626
n RotationDetector_1/A3O2DFF_0/A3A4O2_0/AND4_0/INV_0/A VSS RotationDetector_1/A3O2DFF_0/A3A4O2_0/OR2_0/A 2 4 119 590
p RotationDetector_1/A3O2DFF_0/A3A4O2_0/AND4_0/INV_0/A VDD RotationDetector_1/A3O2DFF_0/A3A4O2_0/OR2_0/A 2 8 119 622
n RST RotationDetector_1/A3O2DFF_0/DFlipFlop_0/NAND3_0/a_9_8# RotationDetector_1/A3O2DFF_0/DFlipFlop_0/NAND3_0/a_17_8# 2 4 183 590
p RST RotationDetector_1/A3O2DFF_0/DFlipFlop_0/NAND3_3/B VDD 2 8 183 622
n RotationDetector_1/A3O2DFF_0/A3A4O2_0/Y VSS RotationDetector_1/A3O2DFF_0/DFlipFlop_0/NAND3_0/a_9_8# 2 4 175 590
p RotationDetector_1/A3O2DFF_0/DFlipFlop_0/NAND3_4/A VDD RotationDetector_1/A3O2DFF_0/DFlipFlop_0/NAND3_3/B 2 8 195 622
p RotationDetector_1/A3O2DFF_0/A3A4O2_0/Y VDD RotationDetector_1/A3O2DFF_0/DFlipFlop_0/NAND3_3/B 2 8 175 622
n RotationDetector_1/A3O2DFF_0/DFlipFlop_0/NAND3_4/A RotationDetector_1/A3O2DFF_0/DFlipFlop_0/NAND3_0/a_17_8# RotationDetector_1/A3O2DFF_0/DFlipFlop_0/NAND3_3/B 2 4 195 590
n CLK RotationDetector_1/A3O2DFF_0/DFlipFlop_0/NAND3_1/a_9_8# RotationDetector_1/A3O2DFF_0/DFlipFlop_0/NAND3_1/a_17_8# 2 4 219 590
p CLK RotationDetector_1/A3O2DFF_0/DFlipFlop_0/NAND3_4/A VDD 2 8 219 622
n RotationDetector_1/A3O2DFF_0/DFlipFlop_0/NAND3_3/B VSS RotationDetector_1/A3O2DFF_0/DFlipFlop_0/NAND3_1/a_9_8# 2 4 211 590
p RotationDetector_1/A3O2DFF_0/DFlipFlop_0/NAND3_5/B VDD RotationDetector_1/A3O2DFF_0/DFlipFlop_0/NAND3_4/A 2 8 231 622
p RotationDetector_1/A3O2DFF_0/DFlipFlop_0/NAND3_3/B VDD RotationDetector_1/A3O2DFF_0/DFlipFlop_0/NAND3_4/A 2 8 211 622
n RotationDetector_1/A3O2DFF_0/DFlipFlop_0/NAND3_5/B RotationDetector_1/A3O2DFF_0/DFlipFlop_0/NAND3_1/a_17_8# RotationDetector_1/A3O2DFF_0/DFlipFlop_0/NAND3_4/A 2 4 231 590
n RST RotationDetector_1/A3O2DFF_0/DFlipFlop_0/NAND3_2/a_9_8# RotationDetector_1/A3O2DFF_0/DFlipFlop_0/NAND3_2/a_17_8# 2 4 255 590
p RST RotationDetector_1/A3O2DFF_0/DFlipFlop_0/NAND3_5/B VDD 2 8 255 622
n CLK VSS RotationDetector_1/A3O2DFF_0/DFlipFlop_0/NAND3_2/a_9_8# 2 4 247 590
p RotationDetector_1/A3O2DFF_0/DFlipFlop_0/NAND3_3/Y VDD RotationDetector_1/A3O2DFF_0/DFlipFlop_0/NAND3_5/B 2 8 267 622
p CLK VDD RotationDetector_1/A3O2DFF_0/DFlipFlop_0/NAND3_5/B 2 8 247 622
n RotationDetector_1/A3O2DFF_0/DFlipFlop_0/NAND3_3/Y RotationDetector_1/A3O2DFF_0/DFlipFlop_0/NAND3_2/a_17_8# RotationDetector_1/A3O2DFF_0/DFlipFlop_0/NAND3_5/B 2 4 267 590
n RotationDetector_1/A3O2DFF_0/DFlipFlop_0/NAND3_3/B RotationDetector_1/A3O2DFF_0/DFlipFlop_0/NAND3_3/a_9_8# RotationDetector_1/A3O2DFF_0/DFlipFlop_0/NAND3_3/a_17_8# 2 4 291 590
p RotationDetector_1/A3O2DFF_0/DFlipFlop_0/NAND3_3/B RotationDetector_1/A3O2DFF_0/DFlipFlop_0/NAND3_3/Y VDD 2 8 291 622
n RotationDetector_1/A3O2DFF_0/DFlipFlop_0/NAND3_5/B VSS RotationDetector_1/A3O2DFF_0/DFlipFlop_0/NAND3_3/a_9_8# 2 4 283 590
p VDD VDD RotationDetector_1/A3O2DFF_0/DFlipFlop_0/NAND3_3/Y 2 8 303 622
p RotationDetector_1/A3O2DFF_0/DFlipFlop_0/NAND3_5/B VDD RotationDetector_1/A3O2DFF_0/DFlipFlop_0/NAND3_3/Y 2 8 283 622
n VDD RotationDetector_1/A3O2DFF_0/DFlipFlop_0/NAND3_3/a_17_8# RotationDetector_1/A3O2DFF_0/DFlipFlop_0/NAND3_3/Y 2 4 303 590
n RST RotationDetector_1/A3O2DFF_0/DFlipFlop_0/NAND3_4/a_9_8# RotationDetector_1/A3O2DFF_0/DFlipFlop_0/NAND3_4/a_17_8# 2 4 327 590
p RST s1` VDD 2 8 327 622
n RotationDetector_1/A3O2DFF_0/DFlipFlop_0/NAND3_4/A VSS RotationDetector_1/A3O2DFF_0/DFlipFlop_0/NAND3_4/a_9_8# 2 4 319 590
p s1 VDD s1` 2 8 339 622
p RotationDetector_1/A3O2DFF_0/DFlipFlop_0/NAND3_4/A VDD s1` 2 8 319 622
n s1 RotationDetector_1/A3O2DFF_0/DFlipFlop_0/NAND3_4/a_17_8# s1` 2 4 339 590
n RotationDetector_1/A3O2DFF_0/DFlipFlop_0/NAND3_5/B RotationDetector_1/A3O2DFF_0/DFlipFlop_0/NAND3_5/a_9_8# RotationDetector_1/A3O2DFF_0/DFlipFlop_0/NAND3_5/a_17_8# 2 4 363 590
p RotationDetector_1/A3O2DFF_0/DFlipFlop_0/NAND3_5/B s1 VDD 2 8 363 622
n s1` VSS RotationDetector_1/A3O2DFF_0/DFlipFlop_0/NAND3_5/a_9_8# 2 4 355 590
p VDD VDD s1 2 8 375 622
p s1` VDD s1 2 8 355 622
n VDD RotationDetector_1/A3O2DFF_0/DFlipFlop_0/NAND3_5/a_17_8# s1 2 4 375 590
n RST RotationDetector_1/2A4O2DFF_0/DFlipFlop_0/NAND3_0/a_9_8# RotationDetector_1/2A4O2DFF_0/DFlipFlop_0/NAND3_0/a_17_8# 2 4 183 489
p RST RotationDetector_1/2A4O2DFF_0/DFlipFlop_0/NAND3_3/B VDD 2 8 183 521
n RotationDetector_1/2A4O2DFF_0/2AND4OR2_0/Y VSS RotationDetector_1/2A4O2DFF_0/DFlipFlop_0/NAND3_0/a_9_8# 2 4 175 489
p RotationDetector_1/2A4O2DFF_0/DFlipFlop_0/NAND3_4/A VDD RotationDetector_1/2A4O2DFF_0/DFlipFlop_0/NAND3_3/B 2 8 195 521
p RotationDetector_1/2A4O2DFF_0/2AND4OR2_0/Y VDD RotationDetector_1/2A4O2DFF_0/DFlipFlop_0/NAND3_3/B 2 8 175 521
n RotationDetector_1/2A4O2DFF_0/DFlipFlop_0/NAND3_4/A RotationDetector_1/2A4O2DFF_0/DFlipFlop_0/NAND3_0/a_17_8# RotationDetector_1/2A4O2DFF_0/DFlipFlop_0/NAND3_3/B 2 4 195 489
n CLK RotationDetector_1/2A4O2DFF_0/DFlipFlop_0/NAND3_1/a_9_8# RotationDetector_1/2A4O2DFF_0/DFlipFlop_0/NAND3_1/a_17_8# 2 4 219 489
p CLK RotationDetector_1/2A4O2DFF_0/DFlipFlop_0/NAND3_4/A VDD 2 8 219 521
n RotationDetector_1/2A4O2DFF_0/DFlipFlop_0/NAND3_3/B VSS RotationDetector_1/2A4O2DFF_0/DFlipFlop_0/NAND3_1/a_9_8# 2 4 211 489
p RotationDetector_1/2A4O2DFF_0/DFlipFlop_0/NAND3_5/B VDD RotationDetector_1/2A4O2DFF_0/DFlipFlop_0/NAND3_4/A 2 8 231 521
p RotationDetector_1/2A4O2DFF_0/DFlipFlop_0/NAND3_3/B VDD RotationDetector_1/2A4O2DFF_0/DFlipFlop_0/NAND3_4/A 2 8 211 521
n RotationDetector_1/2A4O2DFF_0/DFlipFlop_0/NAND3_5/B RotationDetector_1/2A4O2DFF_0/DFlipFlop_0/NAND3_1/a_17_8# RotationDetector_1/2A4O2DFF_0/DFlipFlop_0/NAND3_4/A 2 4 231 489
n RST RotationDetector_1/2A4O2DFF_0/DFlipFlop_0/NAND3_2/a_9_8# RotationDetector_1/2A4O2DFF_0/DFlipFlop_0/NAND3_2/a_17_8# 2 4 255 489
p RST RotationDetector_1/2A4O2DFF_0/DFlipFlop_0/NAND3_5/B VDD 2 8 255 521
n CLK VSS RotationDetector_1/2A4O2DFF_0/DFlipFlop_0/NAND3_2/a_9_8# 2 4 247 489
p RotationDetector_1/2A4O2DFF_0/DFlipFlop_0/NAND3_3/Y VDD RotationDetector_1/2A4O2DFF_0/DFlipFlop_0/NAND3_5/B 2 8 267 521
p CLK VDD RotationDetector_1/2A4O2DFF_0/DFlipFlop_0/NAND3_5/B 2 8 247 521
n RotationDetector_1/2A4O2DFF_0/DFlipFlop_0/NAND3_3/Y RotationDetector_1/2A4O2DFF_0/DFlipFlop_0/NAND3_2/a_17_8# RotationDetector_1/2A4O2DFF_0/DFlipFlop_0/NAND3_5/B 2 4 267 489
n RotationDetector_1/2A4O2DFF_0/DFlipFlop_0/NAND3_3/B RotationDetector_1/2A4O2DFF_0/DFlipFlop_0/NAND3_3/a_9_8# RotationDetector_1/2A4O2DFF_0/DFlipFlop_0/NAND3_3/a_17_8# 2 4 291 489
p RotationDetector_1/2A4O2DFF_0/DFlipFlop_0/NAND3_3/B RotationDetector_1/2A4O2DFF_0/DFlipFlop_0/NAND3_3/Y VDD 2 8 291 521
n RotationDetector_1/2A4O2DFF_0/DFlipFlop_0/NAND3_5/B VSS RotationDetector_1/2A4O2DFF_0/DFlipFlop_0/NAND3_3/a_9_8# 2 4 283 489
p VDD VDD RotationDetector_1/2A4O2DFF_0/DFlipFlop_0/NAND3_3/Y 2 8 303 521
p RotationDetector_1/2A4O2DFF_0/DFlipFlop_0/NAND3_5/B VDD RotationDetector_1/2A4O2DFF_0/DFlipFlop_0/NAND3_3/Y 2 8 283 521
n VDD RotationDetector_1/2A4O2DFF_0/DFlipFlop_0/NAND3_3/a_17_8# RotationDetector_1/2A4O2DFF_0/DFlipFlop_0/NAND3_3/Y 2 4 303 489
n RST RotationDetector_1/2A4O2DFF_0/DFlipFlop_0/NAND3_4/a_9_8# RotationDetector_1/2A4O2DFF_0/DFlipFlop_0/NAND3_4/a_17_8# 2 4 327 489
p RST s2` VDD 2 8 327 521
n RotationDetector_1/2A4O2DFF_0/DFlipFlop_0/NAND3_4/A VSS RotationDetector_1/2A4O2DFF_0/DFlipFlop_0/NAND3_4/a_9_8# 2 4 319 489
p s2 VDD s2` 2 8 339 521
p RotationDetector_1/2A4O2DFF_0/DFlipFlop_0/NAND3_4/A VDD s2` 2 8 319 521
n s2 RotationDetector_1/2A4O2DFF_0/DFlipFlop_0/NAND3_4/a_17_8# s2` 2 4 339 489
n RotationDetector_1/2A4O2DFF_0/DFlipFlop_0/NAND3_5/B RotationDetector_1/2A4O2DFF_0/DFlipFlop_0/NAND3_5/a_9_8# RotationDetector_1/2A4O2DFF_0/DFlipFlop_0/NAND3_5/a_17_8# 2 4 363 489
p RotationDetector_1/2A4O2DFF_0/DFlipFlop_0/NAND3_5/B s2 VDD 2 8 363 521
n s2` VSS RotationDetector_1/2A4O2DFF_0/DFlipFlop_0/NAND3_5/a_9_8# 2 4 355 489
p VDD VDD s2 2 8 375 521
p s2` VDD s2 2 8 355 521
n VDD RotationDetector_1/2A4O2DFF_0/DFlipFlop_0/NAND3_5/a_17_8# s2 2 4 375 489
n RotationDetector_1/2A4O2DFF_0/2AND4OR2_0/OR2_0/B RotationDetector_1/2A4O2DFF_0/2AND4OR2_0/OR2_0/INV_0/A VSS 2 4 143 489
p RotationDetector_1/2A4O2DFF_0/2AND4OR2_0/OR2_0/B RotationDetector_1/2A4O2DFF_0/2AND4OR2_0/OR2_0/NOR2_0/a_9_32# RotationDetector_1/2A4O2DFF_0/2AND4OR2_0/OR2_0/INV_0/A 2 16 143 513
n RotationDetector_1/2A4O2DFF_0/2AND4OR2_0/OR2_0/A VSS RotationDetector_1/2A4O2DFF_0/2AND4OR2_0/OR2_0/INV_0/A 2 4 135 489
p RotationDetector_1/2A4O2DFF_0/2AND4OR2_0/OR2_0/A VDD RotationDetector_1/2A4O2DFF_0/2AND4OR2_0/OR2_0/NOR2_0/a_9_32# 2 16 135 513
n RotationDetector_1/2A4O2DFF_0/2AND4OR2_0/OR2_0/INV_0/A VSS RotationDetector_1/2A4O2DFF_0/2AND4OR2_0/Y 2 4 159 489
p RotationDetector_1/2A4O2DFF_0/2AND4OR2_0/OR2_0/INV_0/A VDD RotationDetector_1/2A4O2DFF_0/2AND4OR2_0/Y 2 8 159 521
p RotationDetector_1/INV_1/Y RotationDetector_1/2A4O2DFF_0/2AND4OR2_0/AND4_0/INV_0/A VDD 2 4 28 525
p s1` RotationDetector_1/2A4O2DFF_0/2AND4OR2_0/AND4_0/INV_0/A VDD 2 4 8 525
p RotationDetector_1/INV_0/Y VDD RotationDetector_1/2A4O2DFF_0/2AND4OR2_0/AND4_0/INV_0/A 2 4 38 525
n s1` VSS RotationDetector_1/2A4O2DFF_0/2AND4OR2_0/AND4_0/NAND4_0/a_10_8# 2 4 8 489
n RotationDetector_1/INV_0/Y RotationDetector_1/2A4O2DFF_0/2AND4OR2_0/AND4_0/NAND4_0/a_30_8# RotationDetector_1/2A4O2DFF_0/2AND4OR2_0/AND4_0/INV_0/A 2 4 38 489
n RotationDetector_1/INV_1/Y RotationDetector_1/2A4O2DFF_0/2AND4OR2_0/AND4_0/NAND4_0/a_20_8# RotationDetector_1/2A4O2DFF_0/2AND4OR2_0/AND4_0/NAND4_0/a_30_8# 2 4 28 489
n s2 RotationDetector_1/2A4O2DFF_0/2AND4OR2_0/AND4_0/NAND4_0/a_10_8# RotationDetector_1/2A4O2DFF_0/2AND4OR2_0/AND4_0/NAND4_0/a_20_8# 2 4 18 489
p s2 VDD RotationDetector_1/2A4O2DFF_0/2AND4OR2_0/AND4_0/INV_0/A 2 4 18 525
n RotationDetector_1/2A4O2DFF_0/2AND4OR2_0/AND4_0/INV_0/A VSS RotationDetector_1/2A4O2DFF_0/2AND4OR2_0/OR2_0/B 2 4 55 489
p RotationDetector_1/2A4O2DFF_0/2AND4OR2_0/AND4_0/INV_0/A VDD RotationDetector_1/2A4O2DFF_0/2AND4OR2_0/OR2_0/B 2 8 55 521
p fwd RotationDetector_1/2A4O2DFF_0/2AND4OR2_0/AND4_1/INV_0/A VDD 2 4 92 525
p s1` RotationDetector_1/2A4O2DFF_0/2AND4OR2_0/AND4_1/INV_0/A VDD 2 4 72 525
p RotationDetector_1/INV_0/Y VDD RotationDetector_1/2A4O2DFF_0/2AND4OR2_0/AND4_1/INV_0/A 2 4 102 525
n s1` VSS RotationDetector_1/2A4O2DFF_0/2AND4OR2_0/AND4_1/NAND4_0/a_10_8# 2 4 72 489
n RotationDetector_1/INV_0/Y RotationDetector_1/2A4O2DFF_0/2AND4OR2_0/AND4_1/NAND4_0/a_30_8# RotationDetector_1/2A4O2DFF_0/2AND4OR2_0/AND4_1/INV_0/A 2 4 102 489
n fwd RotationDetector_1/2A4O2DFF_0/2AND4OR2_0/AND4_1/NAND4_0/a_20_8# RotationDetector_1/2A4O2DFF_0/2AND4OR2_0/AND4_1/NAND4_0/a_30_8# 2 4 92 489
n s2` RotationDetector_1/2A4O2DFF_0/2AND4OR2_0/AND4_1/NAND4_0/a_10_8# RotationDetector_1/2A4O2DFF_0/2AND4OR2_0/AND4_1/NAND4_0/a_20_8# 2 4 82 489
p s2` VDD RotationDetector_1/2A4O2DFF_0/2AND4OR2_0/AND4_1/INV_0/A 2 4 82 525
n RotationDetector_1/2A4O2DFF_0/2AND4OR2_0/AND4_1/INV_0/A VSS RotationDetector_1/2A4O2DFF_0/2AND4OR2_0/OR2_0/A 2 4 119 489
p RotationDetector_1/2A4O2DFF_0/2AND4OR2_0/AND4_1/INV_0/A VDD RotationDetector_1/2A4O2DFF_0/2AND4OR2_0/OR2_0/A 2 8 119 521
n RotationDetector_1/2AND4OR2_0/OR2_0/B RotationDetector_1/2AND4OR2_0/OR2_0/INV_0/A VSS 2 4 143 381
p RotationDetector_1/2AND4OR2_0/OR2_0/B RotationDetector_1/2AND4OR2_0/OR2_0/NOR2_0/a_9_32# RotationDetector_1/2AND4OR2_0/OR2_0/INV_0/A 2 16 143 405
n RotationDetector_1/2AND4OR2_0/OR2_0/A VSS RotationDetector_1/2AND4OR2_0/OR2_0/INV_0/A 2 4 135 381
p RotationDetector_1/2AND4OR2_0/OR2_0/A VDD RotationDetector_1/2AND4OR2_0/OR2_0/NOR2_0/a_9_32# 2 16 135 405
n RotationDetector_1/2AND4OR2_0/OR2_0/INV_0/A VSS rot1 2 4 159 381
p RotationDetector_1/2AND4OR2_0/OR2_0/INV_0/A VDD rot1 2 8 159 413
p fwd RotationDetector_1/2AND4OR2_0/AND4_0/INV_0/A VDD 2 4 28 417
p s1` RotationDetector_1/2AND4OR2_0/AND4_0/INV_0/A VDD 2 4 8 417
p RotationDetector_1/INV_0/Y VDD RotationDetector_1/2AND4OR2_0/AND4_0/INV_0/A 2 4 38 417
n s1` VSS RotationDetector_1/2AND4OR2_0/AND4_0/NAND4_0/a_10_8# 2 4 8 381
n RotationDetector_1/INV_0/Y RotationDetector_1/2AND4OR2_0/AND4_0/NAND4_0/a_30_8# RotationDetector_1/2AND4OR2_0/AND4_0/INV_0/A 2 4 38 381
n fwd RotationDetector_1/2AND4OR2_0/AND4_0/NAND4_0/a_20_8# RotationDetector_1/2AND4OR2_0/AND4_0/NAND4_0/a_30_8# 2 4 28 381
n s2 RotationDetector_1/2AND4OR2_0/AND4_0/NAND4_0/a_10_8# RotationDetector_1/2AND4OR2_0/AND4_0/NAND4_0/a_20_8# 2 4 18 381
p s2 VDD RotationDetector_1/2AND4OR2_0/AND4_0/INV_0/A 2 4 18 417
n RotationDetector_1/2AND4OR2_0/AND4_0/INV_0/A VSS RotationDetector_1/2AND4OR2_0/OR2_0/B 2 4 55 381
p RotationDetector_1/2AND4OR2_0/AND4_0/INV_0/A VDD RotationDetector_1/2AND4OR2_0/OR2_0/B 2 8 55 413
p fwd RotationDetector_1/2AND4OR2_0/AND4_1/INV_0/A VDD 2 4 92 417
p s1 RotationDetector_1/2AND4OR2_0/AND4_1/INV_0/A VDD 2 4 72 417
p RotationDetector_1/INV_0/Y VDD RotationDetector_1/2AND4OR2_0/AND4_1/INV_0/A 2 4 102 417
n s1 VSS RotationDetector_1/2AND4OR2_0/AND4_1/NAND4_0/a_10_8# 2 4 72 381
n RotationDetector_1/INV_0/Y RotationDetector_1/2AND4OR2_0/AND4_1/NAND4_0/a_30_8# RotationDetector_1/2AND4OR2_0/AND4_1/INV_0/A 2 4 102 381
n fwd RotationDetector_1/2AND4OR2_0/AND4_1/NAND4_0/a_20_8# RotationDetector_1/2AND4OR2_0/AND4_1/NAND4_0/a_30_8# 2 4 92 381
n s2` RotationDetector_1/2AND4OR2_0/AND4_1/NAND4_0/a_10_8# RotationDetector_1/2AND4OR2_0/AND4_1/NAND4_0/a_20_8# 2 4 82 381
p s2` VDD RotationDetector_1/2AND4OR2_0/AND4_1/INV_0/A 2 4 82 417
n RotationDetector_1/2AND4OR2_0/AND4_1/INV_0/A VSS RotationDetector_1/2AND4OR2_0/OR2_0/A 2 4 119 381
p RotationDetector_1/2AND4OR2_0/AND4_1/INV_0/A VDD RotationDetector_1/2AND4OR2_0/OR2_0/A 2 8 119 413
n bwd VSS RotationDetector_1/INV_0/Y 2 4 -66 590
p bwd VDD RotationDetector_1/INV_0/Y 2 8 -66 622
n 8BitAdder_0/FullAdder_0/INV_1/A VSS 8BitAdder_0/FullAdder_1/C 2 4 740 -61
p 8BitAdder_0/FullAdder_0/INV_1/A VDD 8BitAdder_0/FullAdder_1/C 2 8 740 -29
n VSS 8BitAdder_0/FullAdder_0/MIRROR_ADDER_0/a_2_8# 8BitAdder_0/FullAdder_0/INV_1/A 2 4 611 -61
n VSS VSS 8BitAdder_0/FullAdder_0/MIRROR_ADDER_0/a_65_8# 2 4 667 -61
p 8BitAdder_0/FullAdder_0/INV_1/A 8BitAdder_0/FullAdder_0/MIRROR_ADDER_0/a_65_44# 8BitAdder_0/FullAdder_0/INV_0/A 2 4 675 -25
p VDD 8BitAdder_0/FullAdder_0/MIRROR_ADDER_0/a_2_44# VDD 2 4 595 -25
p VDD 8BitAdder_0/FullAdder_0/INV_1/A 8BitAdder_0/FullAdder_0/MIRROR_ADDER_0/a_41_44# 2 4 627 -25
p Q0 8BitAdder_0/FullAdder_0/MIRROR_ADDER_0/a_65_44# VDD 2 4 659 -25
n VDD 8BitAdder_0/FullAdder_0/INV_1/A 8BitAdder_0/FullAdder_0/MIRROR_ADDER_0/a_41_8# 2 4 627 -61
p VSS 8BitAdder_0/FullAdder_0/MIRROR_ADDER_0/a_2_44# 8BitAdder_0/FullAdder_0/INV_1/A 2 4 611 -25
p VDD 8BitAdder_0/FullAdder_0/INV_0/A 8BitAdder_0/FullAdder_0/MIRROR_ADDER_0/a_108_44# 2 4 694 -25
p Q0 8BitAdder_0/FullAdder_0/MIRROR_ADDER_0/a_41_44# VDD 2 4 635 -25
p Q0 8BitAdder_0/FullAdder_0/MIRROR_ADDER_0/a_108_44# 8BitAdder_0/FullAdder_0/MIRROR_ADDER_0/a_115_44# 2 4 701 -25
n Q0 VSS 8BitAdder_0/FullAdder_0/MIRROR_ADDER_0/a_2_8# 2 4 603 -61
n Q0 8BitAdder_0/FullAdder_0/MIRROR_ADDER_0/a_65_8# VSS 2 4 659 -61
n VDD 8BitAdder_0/FullAdder_0/MIRROR_ADDER_0/a_2_8# VSS 2 4 595 -61
n 8BitAdder_0/FullAdder_0/INV_1/A 8BitAdder_0/FullAdder_0/MIRROR_ADDER_0/a_65_8# 8BitAdder_0/FullAdder_0/INV_0/A 2 4 675 -61
n VSS 8BitAdder_0/FullAdder_0/MIRROR_ADDER_0/a_115_8# VSS 2 4 708 -61
p VSS 8BitAdder_0/FullAdder_0/MIRROR_ADDER_0/a_115_44# VDD 2 4 708 -25
n Q0 8BitAdder_0/FullAdder_0/MIRROR_ADDER_0/a_41_8# VSS 2 4 635 -61
n Q0 8BitAdder_0/FullAdder_0/MIRROR_ADDER_0/a_108_8# 8BitAdder_0/FullAdder_0/MIRROR_ADDER_0/a_115_8# 2 4 701 -61
p VSS VDD 8BitAdder_0/FullAdder_0/MIRROR_ADDER_0/a_65_44# 2 4 667 -25
p VDD VDD 8BitAdder_0/FullAdder_0/MIRROR_ADDER_0/a_65_44# 2 4 651 -25
n VDD VSS 8BitAdder_0/FullAdder_0/MIRROR_ADDER_0/a_65_8# 2 4 651 -61
p Q0 VDD 8BitAdder_0/FullAdder_0/MIRROR_ADDER_0/a_2_44# 2 4 603 -25
n VDD 8BitAdder_0/FullAdder_0/INV_0/A 8BitAdder_0/FullAdder_0/MIRROR_ADDER_0/a_108_8# 2 4 694 -61
n 8BitAdder_0/FullAdder_0/INV_0/A VSS a0 2 4 724 -61
p 8BitAdder_0/FullAdder_0/INV_0/A VDD a0 2 8 724 -29
n 8BitAdder_0/FullAdder_1/INV_1/A VSS 8BitAdder_0/FullAdder_2/C 2 4 740 31
p 8BitAdder_0/FullAdder_1/INV_1/A VDD 8BitAdder_0/FullAdder_2/C 2 8 740 63
n 8BitAdder_0/FullAdder_1/C 8BitAdder_0/FullAdder_1/MIRROR_ADDER_0/a_2_8# 8BitAdder_0/FullAdder_1/INV_1/A 2 4 611 31
n 8BitAdder_0/FullAdder_1/C VSS 8BitAdder_0/FullAdder_1/MIRROR_ADDER_0/a_65_8# 2 4 667 31
p 8BitAdder_0/FullAdder_1/INV_1/A 8BitAdder_0/FullAdder_1/MIRROR_ADDER_0/a_65_44# 8BitAdder_0/FullAdder_1/INV_0/A 2 4 675 67
p rot1` 8BitAdder_0/FullAdder_1/MIRROR_ADDER_0/a_2_44# VDD 2 4 595 67
p rot1` 8BitAdder_0/FullAdder_1/INV_1/A 8BitAdder_0/FullAdder_1/MIRROR_ADDER_0/a_41_44# 2 4 627 67
p Q1 8BitAdder_0/FullAdder_1/MIRROR_ADDER_0/a_65_44# VDD 2 4 659 67
n rot1` 8BitAdder_0/FullAdder_1/INV_1/A 8BitAdder_0/FullAdder_1/MIRROR_ADDER_0/a_41_8# 2 4 627 31
p 8BitAdder_0/FullAdder_1/C 8BitAdder_0/FullAdder_1/MIRROR_ADDER_0/a_2_44# 8BitAdder_0/FullAdder_1/INV_1/A 2 4 611 67
p rot1` 8BitAdder_0/FullAdder_1/INV_0/A 8BitAdder_0/FullAdder_1/MIRROR_ADDER_0/a_108_44# 2 4 694 67
p Q1 8BitAdder_0/FullAdder_1/MIRROR_ADDER_0/a_41_44# VDD 2 4 635 67
p Q1 8BitAdder_0/FullAdder_1/MIRROR_ADDER_0/a_108_44# 8BitAdder_0/FullAdder_1/MIRROR_ADDER_0/a_115_44# 2 4 701 67
n Q1 VSS 8BitAdder_0/FullAdder_1/MIRROR_ADDER_0/a_2_8# 2 4 603 31
n Q1 8BitAdder_0/FullAdder_1/MIRROR_ADDER_0/a_65_8# VSS 2 4 659 31
n rot1` 8BitAdder_0/FullAdder_1/MIRROR_ADDER_0/a_2_8# VSS 2 4 595 31
n 8BitAdder_0/FullAdder_1/INV_1/A 8BitAdder_0/FullAdder_1/MIRROR_ADDER_0/a_65_8# 8BitAdder_0/FullAdder_1/INV_0/A 2 4 675 31
n 8BitAdder_0/FullAdder_1/C 8BitAdder_0/FullAdder_1/MIRROR_ADDER_0/a_115_8# VSS 2 4 708 31
p 8BitAdder_0/FullAdder_1/C 8BitAdder_0/FullAdder_1/MIRROR_ADDER_0/a_115_44# VDD 2 4 708 67
n Q1 8BitAdder_0/FullAdder_1/MIRROR_ADDER_0/a_41_8# VSS 2 4 635 31
n Q1 8BitAdder_0/FullAdder_1/MIRROR_ADDER_0/a_108_8# 8BitAdder_0/FullAdder_1/MIRROR_ADDER_0/a_115_8# 2 4 701 31
p 8BitAdder_0/FullAdder_1/C VDD 8BitAdder_0/FullAdder_1/MIRROR_ADDER_0/a_65_44# 2 4 667 67
p rot1` VDD 8BitAdder_0/FullAdder_1/MIRROR_ADDER_0/a_65_44# 2 4 651 67
n rot1` VSS 8BitAdder_0/FullAdder_1/MIRROR_ADDER_0/a_65_8# 2 4 651 31
p Q1 VDD 8BitAdder_0/FullAdder_1/MIRROR_ADDER_0/a_2_44# 2 4 603 67
n rot1` 8BitAdder_0/FullAdder_1/INV_0/A 8BitAdder_0/FullAdder_1/MIRROR_ADDER_0/a_108_8# 2 4 694 31
n 8BitAdder_0/FullAdder_1/INV_0/A VSS a1 2 4 724 31
p 8BitAdder_0/FullAdder_1/INV_0/A VDD a1 2 8 724 63
n 8BitAdder_0/FullAdder_2/INV_1/A VSS 8BitAdder_0/FullAdder_3/C 2 4 740 123
p 8BitAdder_0/FullAdder_2/INV_1/A VDD 8BitAdder_0/FullAdder_3/C 2 8 740 155
n 8BitAdder_0/FullAdder_2/C 8BitAdder_0/FullAdder_2/MIRROR_ADDER_0/a_2_8# 8BitAdder_0/FullAdder_2/INV_1/A 2 4 611 123
n 8BitAdder_0/FullAdder_2/C VSS 8BitAdder_0/FullAdder_2/MIRROR_ADDER_0/a_65_8# 2 4 667 123
p 8BitAdder_0/FullAdder_2/INV_1/A 8BitAdder_0/FullAdder_2/MIRROR_ADDER_0/a_65_44# 8BitAdder_0/FullAdder_2/INV_0/A 2 4 675 159
p rot1` 8BitAdder_0/FullAdder_2/MIRROR_ADDER_0/a_2_44# VDD 2 4 595 159
p rot1` 8BitAdder_0/FullAdder_2/INV_1/A 8BitAdder_0/FullAdder_2/MIRROR_ADDER_0/a_41_44# 2 4 627 159
p Q2 8BitAdder_0/FullAdder_2/MIRROR_ADDER_0/a_65_44# VDD 2 4 659 159
n rot1` 8BitAdder_0/FullAdder_2/INV_1/A 8BitAdder_0/FullAdder_2/MIRROR_ADDER_0/a_41_8# 2 4 627 123
p 8BitAdder_0/FullAdder_2/C 8BitAdder_0/FullAdder_2/MIRROR_ADDER_0/a_2_44# 8BitAdder_0/FullAdder_2/INV_1/A 2 4 611 159
p rot1` 8BitAdder_0/FullAdder_2/INV_0/A 8BitAdder_0/FullAdder_2/MIRROR_ADDER_0/a_108_44# 2 4 694 159
p Q2 8BitAdder_0/FullAdder_2/MIRROR_ADDER_0/a_41_44# VDD 2 4 635 159
p Q2 8BitAdder_0/FullAdder_2/MIRROR_ADDER_0/a_108_44# 8BitAdder_0/FullAdder_2/MIRROR_ADDER_0/a_115_44# 2 4 701 159
n Q2 VSS 8BitAdder_0/FullAdder_2/MIRROR_ADDER_0/a_2_8# 2 4 603 123
n Q2 8BitAdder_0/FullAdder_2/MIRROR_ADDER_0/a_65_8# VSS 2 4 659 123
n rot1` 8BitAdder_0/FullAdder_2/MIRROR_ADDER_0/a_2_8# VSS 2 4 595 123
n 8BitAdder_0/FullAdder_2/INV_1/A 8BitAdder_0/FullAdder_2/MIRROR_ADDER_0/a_65_8# 8BitAdder_0/FullAdder_2/INV_0/A 2 4 675 123
n 8BitAdder_0/FullAdder_2/C 8BitAdder_0/FullAdder_2/MIRROR_ADDER_0/a_115_8# VSS 2 4 708 123
p 8BitAdder_0/FullAdder_2/C 8BitAdder_0/FullAdder_2/MIRROR_ADDER_0/a_115_44# VDD 2 4 708 159
n Q2 8BitAdder_0/FullAdder_2/MIRROR_ADDER_0/a_41_8# VSS 2 4 635 123
n Q2 8BitAdder_0/FullAdder_2/MIRROR_ADDER_0/a_108_8# 8BitAdder_0/FullAdder_2/MIRROR_ADDER_0/a_115_8# 2 4 701 123
p 8BitAdder_0/FullAdder_2/C VDD 8BitAdder_0/FullAdder_2/MIRROR_ADDER_0/a_65_44# 2 4 667 159
p rot1` VDD 8BitAdder_0/FullAdder_2/MIRROR_ADDER_0/a_65_44# 2 4 651 159
n rot1` VSS 8BitAdder_0/FullAdder_2/MIRROR_ADDER_0/a_65_8# 2 4 651 123
p Q2 VDD 8BitAdder_0/FullAdder_2/MIRROR_ADDER_0/a_2_44# 2 4 603 159
n rot1` 8BitAdder_0/FullAdder_2/INV_0/A 8BitAdder_0/FullAdder_2/MIRROR_ADDER_0/a_108_8# 2 4 694 123
n 8BitAdder_0/FullAdder_2/INV_0/A VSS a2 2 4 724 123
p 8BitAdder_0/FullAdder_2/INV_0/A VDD a2 2 8 724 155
n 8BitAdder_0/FullAdder_3/INV_1/A VSS 8BitAdder_0/FullAdder_4/C 2 4 740 215
p 8BitAdder_0/FullAdder_3/INV_1/A VDD 8BitAdder_0/FullAdder_4/C 2 8 740 247
n 8BitAdder_0/FullAdder_3/C 8BitAdder_0/FullAdder_3/MIRROR_ADDER_0/a_2_8# 8BitAdder_0/FullAdder_3/INV_1/A 2 4 611 215
n 8BitAdder_0/FullAdder_3/C VSS 8BitAdder_0/FullAdder_3/MIRROR_ADDER_0/a_65_8# 2 4 667 215
p 8BitAdder_0/FullAdder_3/INV_1/A 8BitAdder_0/FullAdder_3/MIRROR_ADDER_0/a_65_44# 8BitAdder_0/FullAdder_3/INV_0/A 2 4 675 251
p rot1` 8BitAdder_0/FullAdder_3/MIRROR_ADDER_0/a_2_44# VDD 2 4 595 251
p rot1` 8BitAdder_0/FullAdder_3/INV_1/A 8BitAdder_0/FullAdder_3/MIRROR_ADDER_0/a_41_44# 2 4 627 251
p Q3 8BitAdder_0/FullAdder_3/MIRROR_ADDER_0/a_65_44# VDD 2 4 659 251
n rot1` 8BitAdder_0/FullAdder_3/INV_1/A 8BitAdder_0/FullAdder_3/MIRROR_ADDER_0/a_41_8# 2 4 627 215
p 8BitAdder_0/FullAdder_3/C 8BitAdder_0/FullAdder_3/MIRROR_ADDER_0/a_2_44# 8BitAdder_0/FullAdder_3/INV_1/A 2 4 611 251
p rot1` 8BitAdder_0/FullAdder_3/INV_0/A 8BitAdder_0/FullAdder_3/MIRROR_ADDER_0/a_108_44# 2 4 694 251
p Q3 8BitAdder_0/FullAdder_3/MIRROR_ADDER_0/a_41_44# VDD 2 4 635 251
p Q3 8BitAdder_0/FullAdder_3/MIRROR_ADDER_0/a_108_44# 8BitAdder_0/FullAdder_3/MIRROR_ADDER_0/a_115_44# 2 4 701 251
n Q3 VSS 8BitAdder_0/FullAdder_3/MIRROR_ADDER_0/a_2_8# 2 4 603 215
n Q3 8BitAdder_0/FullAdder_3/MIRROR_ADDER_0/a_65_8# VSS 2 4 659 215
n rot1` 8BitAdder_0/FullAdder_3/MIRROR_ADDER_0/a_2_8# VSS 2 4 595 215
n 8BitAdder_0/FullAdder_3/INV_1/A 8BitAdder_0/FullAdder_3/MIRROR_ADDER_0/a_65_8# 8BitAdder_0/FullAdder_3/INV_0/A 2 4 675 215
n 8BitAdder_0/FullAdder_3/C 8BitAdder_0/FullAdder_3/MIRROR_ADDER_0/a_115_8# VSS 2 4 708 215
p 8BitAdder_0/FullAdder_3/C 8BitAdder_0/FullAdder_3/MIRROR_ADDER_0/a_115_44# VDD 2 4 708 251
n Q3 8BitAdder_0/FullAdder_3/MIRROR_ADDER_0/a_41_8# VSS 2 4 635 215
n Q3 8BitAdder_0/FullAdder_3/MIRROR_ADDER_0/a_108_8# 8BitAdder_0/FullAdder_3/MIRROR_ADDER_0/a_115_8# 2 4 701 215
p 8BitAdder_0/FullAdder_3/C VDD 8BitAdder_0/FullAdder_3/MIRROR_ADDER_0/a_65_44# 2 4 667 251
p rot1` VDD 8BitAdder_0/FullAdder_3/MIRROR_ADDER_0/a_65_44# 2 4 651 251
n rot1` VSS 8BitAdder_0/FullAdder_3/MIRROR_ADDER_0/a_65_8# 2 4 651 215
p Q3 VDD 8BitAdder_0/FullAdder_3/MIRROR_ADDER_0/a_2_44# 2 4 603 251
n rot1` 8BitAdder_0/FullAdder_3/INV_0/A 8BitAdder_0/FullAdder_3/MIRROR_ADDER_0/a_108_8# 2 4 694 215
n 8BitAdder_0/FullAdder_3/INV_0/A VSS a3 2 4 724 215
p 8BitAdder_0/FullAdder_3/INV_0/A VDD a3 2 8 724 247
n 8BitAdder_0/FullAdder_4/INV_1/A VSS 8BitAdder_0/FullAdder_5/C 2 4 740 307
p 8BitAdder_0/FullAdder_4/INV_1/A VDD 8BitAdder_0/FullAdder_5/C 2 8 740 339
n 8BitAdder_0/FullAdder_4/C 8BitAdder_0/FullAdder_4/MIRROR_ADDER_0/a_2_8# 8BitAdder_0/FullAdder_4/INV_1/A 2 4 611 307
n 8BitAdder_0/FullAdder_4/C VSS 8BitAdder_0/FullAdder_4/MIRROR_ADDER_0/a_65_8# 2 4 667 307
p 8BitAdder_0/FullAdder_4/INV_1/A 8BitAdder_0/FullAdder_4/MIRROR_ADDER_0/a_65_44# 8BitAdder_0/FullAdder_4/INV_0/A 2 4 675 343
p rot1` 8BitAdder_0/FullAdder_4/MIRROR_ADDER_0/a_2_44# VDD 2 4 595 343
p rot1` 8BitAdder_0/FullAdder_4/INV_1/A 8BitAdder_0/FullAdder_4/MIRROR_ADDER_0/a_41_44# 2 4 627 343
p Q4 8BitAdder_0/FullAdder_4/MIRROR_ADDER_0/a_65_44# VDD 2 4 659 343
n rot1` 8BitAdder_0/FullAdder_4/INV_1/A 8BitAdder_0/FullAdder_4/MIRROR_ADDER_0/a_41_8# 2 4 627 307
p 8BitAdder_0/FullAdder_4/C 8BitAdder_0/FullAdder_4/MIRROR_ADDER_0/a_2_44# 8BitAdder_0/FullAdder_4/INV_1/A 2 4 611 343
p rot1` 8BitAdder_0/FullAdder_4/INV_0/A 8BitAdder_0/FullAdder_4/MIRROR_ADDER_0/a_108_44# 2 4 694 343
p Q4 8BitAdder_0/FullAdder_4/MIRROR_ADDER_0/a_41_44# VDD 2 4 635 343
p Q4 8BitAdder_0/FullAdder_4/MIRROR_ADDER_0/a_108_44# 8BitAdder_0/FullAdder_4/MIRROR_ADDER_0/a_115_44# 2 4 701 343
n Q4 VSS 8BitAdder_0/FullAdder_4/MIRROR_ADDER_0/a_2_8# 2 4 603 307
n Q4 8BitAdder_0/FullAdder_4/MIRROR_ADDER_0/a_65_8# VSS 2 4 659 307
n rot1` 8BitAdder_0/FullAdder_4/MIRROR_ADDER_0/a_2_8# VSS 2 4 595 307
n 8BitAdder_0/FullAdder_4/INV_1/A 8BitAdder_0/FullAdder_4/MIRROR_ADDER_0/a_65_8# 8BitAdder_0/FullAdder_4/INV_0/A 2 4 675 307
n 8BitAdder_0/FullAdder_4/C 8BitAdder_0/FullAdder_4/MIRROR_ADDER_0/a_115_8# VSS 2 4 708 307
p 8BitAdder_0/FullAdder_4/C 8BitAdder_0/FullAdder_4/MIRROR_ADDER_0/a_115_44# VDD 2 4 708 343
n Q4 8BitAdder_0/FullAdder_4/MIRROR_ADDER_0/a_41_8# VSS 2 4 635 307
n Q4 8BitAdder_0/FullAdder_4/MIRROR_ADDER_0/a_108_8# 8BitAdder_0/FullAdder_4/MIRROR_ADDER_0/a_115_8# 2 4 701 307
p 8BitAdder_0/FullAdder_4/C VDD 8BitAdder_0/FullAdder_4/MIRROR_ADDER_0/a_65_44# 2 4 667 343
p rot1` VDD 8BitAdder_0/FullAdder_4/MIRROR_ADDER_0/a_65_44# 2 4 651 343
n rot1` VSS 8BitAdder_0/FullAdder_4/MIRROR_ADDER_0/a_65_8# 2 4 651 307
p Q4 VDD 8BitAdder_0/FullAdder_4/MIRROR_ADDER_0/a_2_44# 2 4 603 343
n rot1` 8BitAdder_0/FullAdder_4/INV_0/A 8BitAdder_0/FullAdder_4/MIRROR_ADDER_0/a_108_8# 2 4 694 307
n 8BitAdder_0/FullAdder_4/INV_0/A VSS a4 2 4 724 307
p 8BitAdder_0/FullAdder_4/INV_0/A VDD a4 2 8 724 339
n 8BitAdder_0/FullAdder_5/INV_1/A VSS 8BitAdder_0/FullAdder_6/C 2 4 740 399
p 8BitAdder_0/FullAdder_5/INV_1/A VDD 8BitAdder_0/FullAdder_6/C 2 8 740 431
n 8BitAdder_0/FullAdder_5/C 8BitAdder_0/FullAdder_5/MIRROR_ADDER_0/a_2_8# 8BitAdder_0/FullAdder_5/INV_1/A 2 4 611 399
n 8BitAdder_0/FullAdder_5/C VSS 8BitAdder_0/FullAdder_5/MIRROR_ADDER_0/a_65_8# 2 4 667 399
p 8BitAdder_0/FullAdder_5/INV_1/A 8BitAdder_0/FullAdder_5/MIRROR_ADDER_0/a_65_44# 8BitAdder_0/FullAdder_5/INV_0/A 2 4 675 435
p rot1` 8BitAdder_0/FullAdder_5/MIRROR_ADDER_0/a_2_44# VDD 2 4 595 435
p rot1` 8BitAdder_0/FullAdder_5/INV_1/A 8BitAdder_0/FullAdder_5/MIRROR_ADDER_0/a_41_44# 2 4 627 435
p Q5 8BitAdder_0/FullAdder_5/MIRROR_ADDER_0/a_65_44# VDD 2 4 659 435
n rot1` 8BitAdder_0/FullAdder_5/INV_1/A 8BitAdder_0/FullAdder_5/MIRROR_ADDER_0/a_41_8# 2 4 627 399
p 8BitAdder_0/FullAdder_5/C 8BitAdder_0/FullAdder_5/MIRROR_ADDER_0/a_2_44# 8BitAdder_0/FullAdder_5/INV_1/A 2 4 611 435
p rot1` 8BitAdder_0/FullAdder_5/INV_0/A 8BitAdder_0/FullAdder_5/MIRROR_ADDER_0/a_108_44# 2 4 694 435
p Q5 8BitAdder_0/FullAdder_5/MIRROR_ADDER_0/a_41_44# VDD 2 4 635 435
p Q5 8BitAdder_0/FullAdder_5/MIRROR_ADDER_0/a_108_44# 8BitAdder_0/FullAdder_5/MIRROR_ADDER_0/a_115_44# 2 4 701 435
n Q5 VSS 8BitAdder_0/FullAdder_5/MIRROR_ADDER_0/a_2_8# 2 4 603 399
n Q5 8BitAdder_0/FullAdder_5/MIRROR_ADDER_0/a_65_8# VSS 2 4 659 399
n rot1` 8BitAdder_0/FullAdder_5/MIRROR_ADDER_0/a_2_8# VSS 2 4 595 399
n 8BitAdder_0/FullAdder_5/INV_1/A 8BitAdder_0/FullAdder_5/MIRROR_ADDER_0/a_65_8# 8BitAdder_0/FullAdder_5/INV_0/A 2 4 675 399
n 8BitAdder_0/FullAdder_5/C 8BitAdder_0/FullAdder_5/MIRROR_ADDER_0/a_115_8# VSS 2 4 708 399
p 8BitAdder_0/FullAdder_5/C 8BitAdder_0/FullAdder_5/MIRROR_ADDER_0/a_115_44# VDD 2 4 708 435
n Q5 8BitAdder_0/FullAdder_5/MIRROR_ADDER_0/a_41_8# VSS 2 4 635 399
n Q5 8BitAdder_0/FullAdder_5/MIRROR_ADDER_0/a_108_8# 8BitAdder_0/FullAdder_5/MIRROR_ADDER_0/a_115_8# 2 4 701 399
p 8BitAdder_0/FullAdder_5/C VDD 8BitAdder_0/FullAdder_5/MIRROR_ADDER_0/a_65_44# 2 4 667 435
p rot1` VDD 8BitAdder_0/FullAdder_5/MIRROR_ADDER_0/a_65_44# 2 4 651 435
n rot1` VSS 8BitAdder_0/FullAdder_5/MIRROR_ADDER_0/a_65_8# 2 4 651 399
p Q5 VDD 8BitAdder_0/FullAdder_5/MIRROR_ADDER_0/a_2_44# 2 4 603 435
n rot1` 8BitAdder_0/FullAdder_5/INV_0/A 8BitAdder_0/FullAdder_5/MIRROR_ADDER_0/a_108_8# 2 4 694 399
n 8BitAdder_0/FullAdder_5/INV_0/A VSS a5 2 4 724 399
p 8BitAdder_0/FullAdder_5/INV_0/A VDD a5 2 8 724 431
n 8BitAdder_0/FullAdder_6/INV_1/A VSS 8BitAdder_0/FullAdder_7/C 2 4 740 491
p 8BitAdder_0/FullAdder_6/INV_1/A VDD 8BitAdder_0/FullAdder_7/C 2 8 740 523
n 8BitAdder_0/FullAdder_6/C 8BitAdder_0/FullAdder_6/MIRROR_ADDER_0/a_2_8# 8BitAdder_0/FullAdder_6/INV_1/A 2 4 611 491
n 8BitAdder_0/FullAdder_6/C VSS 8BitAdder_0/FullAdder_6/MIRROR_ADDER_0/a_65_8# 2 4 667 491
p 8BitAdder_0/FullAdder_6/INV_1/A 8BitAdder_0/FullAdder_6/MIRROR_ADDER_0/a_65_44# 8BitAdder_0/FullAdder_6/INV_0/A 2 4 675 527
p rot1` 8BitAdder_0/FullAdder_6/MIRROR_ADDER_0/a_2_44# VDD 2 4 595 527
p rot1` 8BitAdder_0/FullAdder_6/INV_1/A 8BitAdder_0/FullAdder_6/MIRROR_ADDER_0/a_41_44# 2 4 627 527
p Q6 8BitAdder_0/FullAdder_6/MIRROR_ADDER_0/a_65_44# VDD 2 4 659 527
n rot1` 8BitAdder_0/FullAdder_6/INV_1/A 8BitAdder_0/FullAdder_6/MIRROR_ADDER_0/a_41_8# 2 4 627 491
p 8BitAdder_0/FullAdder_6/C 8BitAdder_0/FullAdder_6/MIRROR_ADDER_0/a_2_44# 8BitAdder_0/FullAdder_6/INV_1/A 2 4 611 527
p rot1` 8BitAdder_0/FullAdder_6/INV_0/A 8BitAdder_0/FullAdder_6/MIRROR_ADDER_0/a_108_44# 2 4 694 527
p Q6 8BitAdder_0/FullAdder_6/MIRROR_ADDER_0/a_41_44# VDD 2 4 635 527
p Q6 8BitAdder_0/FullAdder_6/MIRROR_ADDER_0/a_108_44# 8BitAdder_0/FullAdder_6/MIRROR_ADDER_0/a_115_44# 2 4 701 527
n Q6 VSS 8BitAdder_0/FullAdder_6/MIRROR_ADDER_0/a_2_8# 2 4 603 491
n Q6 8BitAdder_0/FullAdder_6/MIRROR_ADDER_0/a_65_8# VSS 2 4 659 491
n rot1` 8BitAdder_0/FullAdder_6/MIRROR_ADDER_0/a_2_8# VSS 2 4 595 491
n 8BitAdder_0/FullAdder_6/INV_1/A 8BitAdder_0/FullAdder_6/MIRROR_ADDER_0/a_65_8# 8BitAdder_0/FullAdder_6/INV_0/A 2 4 675 491
n 8BitAdder_0/FullAdder_6/C 8BitAdder_0/FullAdder_6/MIRROR_ADDER_0/a_115_8# VSS 2 4 708 491
p 8BitAdder_0/FullAdder_6/C 8BitAdder_0/FullAdder_6/MIRROR_ADDER_0/a_115_44# VDD 2 4 708 527
n Q6 8BitAdder_0/FullAdder_6/MIRROR_ADDER_0/a_41_8# VSS 2 4 635 491
n Q6 8BitAdder_0/FullAdder_6/MIRROR_ADDER_0/a_108_8# 8BitAdder_0/FullAdder_6/MIRROR_ADDER_0/a_115_8# 2 4 701 491
p 8BitAdder_0/FullAdder_6/C VDD 8BitAdder_0/FullAdder_6/MIRROR_ADDER_0/a_65_44# 2 4 667 527
p rot1` VDD 8BitAdder_0/FullAdder_6/MIRROR_ADDER_0/a_65_44# 2 4 651 527
n rot1` VSS 8BitAdder_0/FullAdder_6/MIRROR_ADDER_0/a_65_8# 2 4 651 491
p Q6 VDD 8BitAdder_0/FullAdder_6/MIRROR_ADDER_0/a_2_44# 2 4 603 527
n rot1` 8BitAdder_0/FullAdder_6/INV_0/A 8BitAdder_0/FullAdder_6/MIRROR_ADDER_0/a_108_8# 2 4 694 491
n 8BitAdder_0/FullAdder_6/INV_0/A VSS a6 2 4 724 491
p 8BitAdder_0/FullAdder_6/INV_0/A VDD a6 2 8 724 523
n 8BitAdder_0/FullAdder_7/INV_1/A VSS 8BitAdder_0/Cout 2 4 740 583
p 8BitAdder_0/FullAdder_7/INV_1/A VDD 8BitAdder_0/Cout 2 8 740 615
n 8BitAdder_0/FullAdder_7/C 8BitAdder_0/FullAdder_7/MIRROR_ADDER_0/a_2_8# 8BitAdder_0/FullAdder_7/INV_1/A 2 4 611 583
n 8BitAdder_0/FullAdder_7/C VSS 8BitAdder_0/FullAdder_7/MIRROR_ADDER_0/a_65_8# 2 4 667 583
p 8BitAdder_0/FullAdder_7/INV_1/A 8BitAdder_0/FullAdder_7/MIRROR_ADDER_0/a_65_44# 8BitAdder_0/FullAdder_7/INV_0/A 2 4 675 619
p rot1` 8BitAdder_0/FullAdder_7/MIRROR_ADDER_0/a_2_44# VDD 2 4 595 619
p rot1` 8BitAdder_0/FullAdder_7/INV_1/A 8BitAdder_0/FullAdder_7/MIRROR_ADDER_0/a_41_44# 2 4 627 619
p Q7 8BitAdder_0/FullAdder_7/MIRROR_ADDER_0/a_65_44# VDD 2 4 659 619
n rot1` 8BitAdder_0/FullAdder_7/INV_1/A 8BitAdder_0/FullAdder_7/MIRROR_ADDER_0/a_41_8# 2 4 627 583
p 8BitAdder_0/FullAdder_7/C 8BitAdder_0/FullAdder_7/MIRROR_ADDER_0/a_2_44# 8BitAdder_0/FullAdder_7/INV_1/A 2 4 611 619
p rot1` 8BitAdder_0/FullAdder_7/INV_0/A 8BitAdder_0/FullAdder_7/MIRROR_ADDER_0/a_108_44# 2 4 694 619
p Q7 8BitAdder_0/FullAdder_7/MIRROR_ADDER_0/a_41_44# VDD 2 4 635 619
p Q7 8BitAdder_0/FullAdder_7/MIRROR_ADDER_0/a_108_44# 8BitAdder_0/FullAdder_7/MIRROR_ADDER_0/a_115_44# 2 4 701 619
n Q7 VSS 8BitAdder_0/FullAdder_7/MIRROR_ADDER_0/a_2_8# 2 4 603 583
n Q7 8BitAdder_0/FullAdder_7/MIRROR_ADDER_0/a_65_8# VSS 2 4 659 583
n rot1` 8BitAdder_0/FullAdder_7/MIRROR_ADDER_0/a_2_8# VSS 2 4 595 583
n 8BitAdder_0/FullAdder_7/INV_1/A 8BitAdder_0/FullAdder_7/MIRROR_ADDER_0/a_65_8# 8BitAdder_0/FullAdder_7/INV_0/A 2 4 675 583
n 8BitAdder_0/FullAdder_7/C 8BitAdder_0/FullAdder_7/MIRROR_ADDER_0/a_115_8# VSS 2 4 708 583
p 8BitAdder_0/FullAdder_7/C 8BitAdder_0/FullAdder_7/MIRROR_ADDER_0/a_115_44# VDD 2 4 708 619
n Q7 8BitAdder_0/FullAdder_7/MIRROR_ADDER_0/a_41_8# VSS 2 4 635 583
n Q7 8BitAdder_0/FullAdder_7/MIRROR_ADDER_0/a_108_8# 8BitAdder_0/FullAdder_7/MIRROR_ADDER_0/a_115_8# 2 4 701 583
p 8BitAdder_0/FullAdder_7/C VDD 8BitAdder_0/FullAdder_7/MIRROR_ADDER_0/a_65_44# 2 4 667 619
p rot1` VDD 8BitAdder_0/FullAdder_7/MIRROR_ADDER_0/a_65_44# 2 4 651 619
n rot1` VSS 8BitAdder_0/FullAdder_7/MIRROR_ADDER_0/a_65_8# 2 4 651 583
p Q7 VDD 8BitAdder_0/FullAdder_7/MIRROR_ADDER_0/a_2_44# 2 4 603 619
n rot1` 8BitAdder_0/FullAdder_7/INV_0/A 8BitAdder_0/FullAdder_7/MIRROR_ADDER_0/a_108_8# 2 4 694 583
n 8BitAdder_0/FullAdder_7/INV_0/A VSS a7 2 4 724 583
p 8BitAdder_0/FullAdder_7/INV_0/A VDD a7 2 8 724 615
n RST RegEn8_0/DFFMUX_0/DFlipFlop_0/NAND3_0/a_9_8# RegEn8_0/DFFMUX_0/DFlipFlop_0/NAND3_0/a_17_8# 2 4 922 -45
p RST RegEn8_0/DFFMUX_0/DFlipFlop_0/NAND3_3/B VDD 2 8 922 -13
n RegEn8_0/DFFMUX_0/DFlipFlop_0/D VSS RegEn8_0/DFFMUX_0/DFlipFlop_0/NAND3_0/a_9_8# 2 4 914 -45
p RegEn8_0/DFFMUX_0/DFlipFlop_0/NAND3_4/A VDD RegEn8_0/DFFMUX_0/DFlipFlop_0/NAND3_3/B 2 8 934 -13
p RegEn8_0/DFFMUX_0/DFlipFlop_0/D VDD RegEn8_0/DFFMUX_0/DFlipFlop_0/NAND3_3/B 2 8 914 -13
n RegEn8_0/DFFMUX_0/DFlipFlop_0/NAND3_4/A RegEn8_0/DFFMUX_0/DFlipFlop_0/NAND3_0/a_17_8# RegEn8_0/DFFMUX_0/DFlipFlop_0/NAND3_3/B 2 4 934 -45
n CLK RegEn8_0/DFFMUX_0/DFlipFlop_0/NAND3_1/a_9_8# RegEn8_0/DFFMUX_0/DFlipFlop_0/NAND3_1/a_17_8# 2 4 958 -45
p CLK RegEn8_0/DFFMUX_0/DFlipFlop_0/NAND3_4/A VDD 2 8 958 -13
n RegEn8_0/DFFMUX_0/DFlipFlop_0/NAND3_3/B VSS RegEn8_0/DFFMUX_0/DFlipFlop_0/NAND3_1/a_9_8# 2 4 950 -45
p RegEn8_0/DFFMUX_0/DFlipFlop_0/NAND3_5/B VDD RegEn8_0/DFFMUX_0/DFlipFlop_0/NAND3_4/A 2 8 970 -13
p RegEn8_0/DFFMUX_0/DFlipFlop_0/NAND3_3/B VDD RegEn8_0/DFFMUX_0/DFlipFlop_0/NAND3_4/A 2 8 950 -13
n RegEn8_0/DFFMUX_0/DFlipFlop_0/NAND3_5/B RegEn8_0/DFFMUX_0/DFlipFlop_0/NAND3_1/a_17_8# RegEn8_0/DFFMUX_0/DFlipFlop_0/NAND3_4/A 2 4 970 -45
n RST RegEn8_0/DFFMUX_0/DFlipFlop_0/NAND3_2/a_9_8# RegEn8_0/DFFMUX_0/DFlipFlop_0/NAND3_2/a_17_8# 2 4 994 -45
p RST RegEn8_0/DFFMUX_0/DFlipFlop_0/NAND3_5/B VDD 2 8 994 -13
n CLK VSS RegEn8_0/DFFMUX_0/DFlipFlop_0/NAND3_2/a_9_8# 2 4 986 -45
p RegEn8_0/DFFMUX_0/DFlipFlop_0/NAND3_3/Y VDD RegEn8_0/DFFMUX_0/DFlipFlop_0/NAND3_5/B 2 8 1006 -13
p CLK VDD RegEn8_0/DFFMUX_0/DFlipFlop_0/NAND3_5/B 2 8 986 -13
n RegEn8_0/DFFMUX_0/DFlipFlop_0/NAND3_3/Y RegEn8_0/DFFMUX_0/DFlipFlop_0/NAND3_2/a_17_8# RegEn8_0/DFFMUX_0/DFlipFlop_0/NAND3_5/B 2 4 1006 -45
n RegEn8_0/DFFMUX_0/DFlipFlop_0/NAND3_3/B RegEn8_0/DFFMUX_0/DFlipFlop_0/NAND3_3/a_9_8# RegEn8_0/DFFMUX_0/DFlipFlop_0/NAND3_3/a_17_8# 2 4 1030 -45
p RegEn8_0/DFFMUX_0/DFlipFlop_0/NAND3_3/B RegEn8_0/DFFMUX_0/DFlipFlop_0/NAND3_3/Y VDD 2 8 1030 -13
n RegEn8_0/DFFMUX_0/DFlipFlop_0/NAND3_5/B VSS RegEn8_0/DFFMUX_0/DFlipFlop_0/NAND3_3/a_9_8# 2 4 1022 -45
p VDD VDD RegEn8_0/DFFMUX_0/DFlipFlop_0/NAND3_3/Y 2 8 1042 -13
p RegEn8_0/DFFMUX_0/DFlipFlop_0/NAND3_5/B VDD RegEn8_0/DFFMUX_0/DFlipFlop_0/NAND3_3/Y 2 8 1022 -13
n VDD RegEn8_0/DFFMUX_0/DFlipFlop_0/NAND3_3/a_17_8# RegEn8_0/DFFMUX_0/DFlipFlop_0/NAND3_3/Y 2 4 1042 -45
n RST RegEn8_0/DFFMUX_0/DFlipFlop_0/NAND3_4/a_9_8# RegEn8_0/DFFMUX_0/DFlipFlop_0/NAND3_4/a_17_8# 2 4 1066 -45
p RST RegEn8_0/Q0b VDD 2 8 1066 -13
n RegEn8_0/DFFMUX_0/DFlipFlop_0/NAND3_4/A VSS RegEn8_0/DFFMUX_0/DFlipFlop_0/NAND3_4/a_9_8# 2 4 1058 -45
p Q0 VDD RegEn8_0/Q0b 2 8 1078 -13
p RegEn8_0/DFFMUX_0/DFlipFlop_0/NAND3_4/A VDD RegEn8_0/Q0b 2 8 1058 -13
n Q0 RegEn8_0/DFFMUX_0/DFlipFlop_0/NAND3_4/a_17_8# RegEn8_0/Q0b 2 4 1078 -45
n RegEn8_0/DFFMUX_0/DFlipFlop_0/NAND3_5/B RegEn8_0/DFFMUX_0/DFlipFlop_0/NAND3_5/a_9_8# RegEn8_0/DFFMUX_0/DFlipFlop_0/NAND3_5/a_17_8# 2 4 1102 -45
p RegEn8_0/DFFMUX_0/DFlipFlop_0/NAND3_5/B Q0 VDD 2 8 1102 -13
n RegEn8_0/Q0b VSS RegEn8_0/DFFMUX_0/DFlipFlop_0/NAND3_5/a_9_8# 2 4 1094 -45
p VDD VDD Q0 2 8 1114 -13
p RegEn8_0/Q0b VDD Q0 2 8 1094 -13
n VDD RegEn8_0/DFFMUX_0/DFlipFlop_0/NAND3_5/a_17_8# Q0 2 4 1114 -45
n RegEn8_0/DFFMUX_0/mux_0/OR2_0/B RegEn8_0/DFFMUX_0/mux_0/OR2_0/INV_0/A VSS 2 4 882 -45
p RegEn8_0/DFFMUX_0/mux_0/OR2_0/B RegEn8_0/DFFMUX_0/mux_0/OR2_0/NOR2_0/a_9_32# RegEn8_0/DFFMUX_0/mux_0/OR2_0/INV_0/A 2 16 882 -21
n RegEn8_0/DFFMUX_0/mux_0/OR2_0/A VSS RegEn8_0/DFFMUX_0/mux_0/OR2_0/INV_0/A 2 4 874 -45
p RegEn8_0/DFFMUX_0/mux_0/OR2_0/A VDD RegEn8_0/DFFMUX_0/mux_0/OR2_0/NOR2_0/a_9_32# 2 16 874 -21
n RegEn8_0/DFFMUX_0/mux_0/OR2_0/INV_0/A VSS RegEn8_0/DFFMUX_0/DFlipFlop_0/D 2 4 898 -45
p RegEn8_0/DFFMUX_0/mux_0/OR2_0/INV_0/A VDD RegEn8_0/DFFMUX_0/DFlipFlop_0/D 2 8 898 -13
p RegEn8_0/DFFMUX_0/mux_0/INV_0/Y VDD RegEn8_0/DFFMUX_0/mux_0/AND2_0/INV_0/A 2 4 787 -9
n RegEn8_0/DFFMUX_0/mux_0/INV_0/Y VSS RegEn8_0/DFFMUX_0/mux_0/AND2_0/NAND2_0/a_10_8# 2 4 787 -45
n Q0 RegEn8_0/DFFMUX_0/mux_0/AND2_0/NAND2_0/a_10_8# RegEn8_0/DFFMUX_0/mux_0/AND2_0/INV_0/A 2 4 797 -45
p Q0 RegEn8_0/DFFMUX_0/mux_0/AND2_0/INV_0/A VDD 2 4 797 -9
n RegEn8_0/DFFMUX_0/mux_0/AND2_0/INV_0/A VSS RegEn8_0/DFFMUX_0/mux_0/OR2_0/B 2 4 814 -45
p RegEn8_0/DFFMUX_0/mux_0/AND2_0/INV_0/A VDD RegEn8_0/DFFMUX_0/mux_0/OR2_0/B 2 8 814 -13
p en VDD RegEn8_0/DFFMUX_0/mux_0/AND2_1/INV_0/A 2 4 831 -9
n en VSS RegEn8_0/DFFMUX_0/mux_0/AND2_1/NAND2_0/a_10_8# 2 4 831 -45
n a0 RegEn8_0/DFFMUX_0/mux_0/AND2_1/NAND2_0/a_10_8# RegEn8_0/DFFMUX_0/mux_0/AND2_1/INV_0/A 2 4 841 -45
p a0 RegEn8_0/DFFMUX_0/mux_0/AND2_1/INV_0/A VDD 2 4 841 -9
n RegEn8_0/DFFMUX_0/mux_0/AND2_1/INV_0/A VSS RegEn8_0/DFFMUX_0/mux_0/OR2_0/A 2 4 858 -45
p RegEn8_0/DFFMUX_0/mux_0/AND2_1/INV_0/A VDD RegEn8_0/DFFMUX_0/mux_0/OR2_0/A 2 8 858 -13
n en VSS RegEn8_0/DFFMUX_0/mux_0/INV_0/Y 2 4 770 -45
p en VDD RegEn8_0/DFFMUX_0/mux_0/INV_0/Y 2 8 770 -13
n RST RegEn8_0/DFFMUX_1/DFlipFlop_0/NAND3_0/a_9_8# RegEn8_0/DFFMUX_1/DFlipFlop_0/NAND3_0/a_17_8# 2 4 922 63
p RST RegEn8_0/DFFMUX_1/DFlipFlop_0/NAND3_3/B VDD 2 8 922 95
n RegEn8_0/DFFMUX_1/DFlipFlop_0/D VSS RegEn8_0/DFFMUX_1/DFlipFlop_0/NAND3_0/a_9_8# 2 4 914 63
p RegEn8_0/DFFMUX_1/DFlipFlop_0/NAND3_4/A VDD RegEn8_0/DFFMUX_1/DFlipFlop_0/NAND3_3/B 2 8 934 95
p RegEn8_0/DFFMUX_1/DFlipFlop_0/D VDD RegEn8_0/DFFMUX_1/DFlipFlop_0/NAND3_3/B 2 8 914 95
n RegEn8_0/DFFMUX_1/DFlipFlop_0/NAND3_4/A RegEn8_0/DFFMUX_1/DFlipFlop_0/NAND3_0/a_17_8# RegEn8_0/DFFMUX_1/DFlipFlop_0/NAND3_3/B 2 4 934 63
n CLK RegEn8_0/DFFMUX_1/DFlipFlop_0/NAND3_1/a_9_8# RegEn8_0/DFFMUX_1/DFlipFlop_0/NAND3_1/a_17_8# 2 4 958 63
p CLK RegEn8_0/DFFMUX_1/DFlipFlop_0/NAND3_4/A VDD 2 8 958 95
n RegEn8_0/DFFMUX_1/DFlipFlop_0/NAND3_3/B VSS RegEn8_0/DFFMUX_1/DFlipFlop_0/NAND3_1/a_9_8# 2 4 950 63
p RegEn8_0/DFFMUX_1/DFlipFlop_0/NAND3_5/B VDD RegEn8_0/DFFMUX_1/DFlipFlop_0/NAND3_4/A 2 8 970 95
p RegEn8_0/DFFMUX_1/DFlipFlop_0/NAND3_3/B VDD RegEn8_0/DFFMUX_1/DFlipFlop_0/NAND3_4/A 2 8 950 95
n RegEn8_0/DFFMUX_1/DFlipFlop_0/NAND3_5/B RegEn8_0/DFFMUX_1/DFlipFlop_0/NAND3_1/a_17_8# RegEn8_0/DFFMUX_1/DFlipFlop_0/NAND3_4/A 2 4 970 63
n RST RegEn8_0/DFFMUX_1/DFlipFlop_0/NAND3_2/a_9_8# RegEn8_0/DFFMUX_1/DFlipFlop_0/NAND3_2/a_17_8# 2 4 994 63
p RST RegEn8_0/DFFMUX_1/DFlipFlop_0/NAND3_5/B VDD 2 8 994 95
n CLK VSS RegEn8_0/DFFMUX_1/DFlipFlop_0/NAND3_2/a_9_8# 2 4 986 63
p RegEn8_0/DFFMUX_1/DFlipFlop_0/NAND3_3/Y VDD RegEn8_0/DFFMUX_1/DFlipFlop_0/NAND3_5/B 2 8 1006 95
p CLK VDD RegEn8_0/DFFMUX_1/DFlipFlop_0/NAND3_5/B 2 8 986 95
n RegEn8_0/DFFMUX_1/DFlipFlop_0/NAND3_3/Y RegEn8_0/DFFMUX_1/DFlipFlop_0/NAND3_2/a_17_8# RegEn8_0/DFFMUX_1/DFlipFlop_0/NAND3_5/B 2 4 1006 63
n RegEn8_0/DFFMUX_1/DFlipFlop_0/NAND3_3/B RegEn8_0/DFFMUX_1/DFlipFlop_0/NAND3_3/a_9_8# RegEn8_0/DFFMUX_1/DFlipFlop_0/NAND3_3/a_17_8# 2 4 1030 63
p RegEn8_0/DFFMUX_1/DFlipFlop_0/NAND3_3/B RegEn8_0/DFFMUX_1/DFlipFlop_0/NAND3_3/Y VDD 2 8 1030 95
n RegEn8_0/DFFMUX_1/DFlipFlop_0/NAND3_5/B VSS RegEn8_0/DFFMUX_1/DFlipFlop_0/NAND3_3/a_9_8# 2 4 1022 63
p VDD VDD RegEn8_0/DFFMUX_1/DFlipFlop_0/NAND3_3/Y 2 8 1042 95
p RegEn8_0/DFFMUX_1/DFlipFlop_0/NAND3_5/B VDD RegEn8_0/DFFMUX_1/DFlipFlop_0/NAND3_3/Y 2 8 1022 95
n VDD RegEn8_0/DFFMUX_1/DFlipFlop_0/NAND3_3/a_17_8# RegEn8_0/DFFMUX_1/DFlipFlop_0/NAND3_3/Y 2 4 1042 63
n RST RegEn8_0/DFFMUX_1/DFlipFlop_0/NAND3_4/a_9_8# RegEn8_0/DFFMUX_1/DFlipFlop_0/NAND3_4/a_17_8# 2 4 1066 63
p RST RegEn8_0/Q1b VDD 2 8 1066 95
n RegEn8_0/DFFMUX_1/DFlipFlop_0/NAND3_4/A VSS RegEn8_0/DFFMUX_1/DFlipFlop_0/NAND3_4/a_9_8# 2 4 1058 63
p Q1 VDD RegEn8_0/Q1b 2 8 1078 95
p RegEn8_0/DFFMUX_1/DFlipFlop_0/NAND3_4/A VDD RegEn8_0/Q1b 2 8 1058 95
n Q1 RegEn8_0/DFFMUX_1/DFlipFlop_0/NAND3_4/a_17_8# RegEn8_0/Q1b 2 4 1078 63
n RegEn8_0/DFFMUX_1/DFlipFlop_0/NAND3_5/B RegEn8_0/DFFMUX_1/DFlipFlop_0/NAND3_5/a_9_8# RegEn8_0/DFFMUX_1/DFlipFlop_0/NAND3_5/a_17_8# 2 4 1102 63
p RegEn8_0/DFFMUX_1/DFlipFlop_0/NAND3_5/B Q1 VDD 2 8 1102 95
n RegEn8_0/Q1b VSS RegEn8_0/DFFMUX_1/DFlipFlop_0/NAND3_5/a_9_8# 2 4 1094 63
p VDD VDD Q1 2 8 1114 95
p RegEn8_0/Q1b VDD Q1 2 8 1094 95
n VDD RegEn8_0/DFFMUX_1/DFlipFlop_0/NAND3_5/a_17_8# Q1 2 4 1114 63
n RegEn8_0/DFFMUX_1/mux_0/OR2_0/B RegEn8_0/DFFMUX_1/mux_0/OR2_0/INV_0/A VSS 2 4 882 63
p RegEn8_0/DFFMUX_1/mux_0/OR2_0/B RegEn8_0/DFFMUX_1/mux_0/OR2_0/NOR2_0/a_9_32# RegEn8_0/DFFMUX_1/mux_0/OR2_0/INV_0/A 2 16 882 87
n RegEn8_0/DFFMUX_1/mux_0/OR2_0/A VSS RegEn8_0/DFFMUX_1/mux_0/OR2_0/INV_0/A 2 4 874 63
p RegEn8_0/DFFMUX_1/mux_0/OR2_0/A VDD RegEn8_0/DFFMUX_1/mux_0/OR2_0/NOR2_0/a_9_32# 2 16 874 87
n RegEn8_0/DFFMUX_1/mux_0/OR2_0/INV_0/A VSS RegEn8_0/DFFMUX_1/DFlipFlop_0/D 2 4 898 63
p RegEn8_0/DFFMUX_1/mux_0/OR2_0/INV_0/A VDD RegEn8_0/DFFMUX_1/DFlipFlop_0/D 2 8 898 95
p RegEn8_0/DFFMUX_1/mux_0/INV_0/Y VDD RegEn8_0/DFFMUX_1/mux_0/AND2_0/INV_0/A 2 4 787 99
n RegEn8_0/DFFMUX_1/mux_0/INV_0/Y VSS RegEn8_0/DFFMUX_1/mux_0/AND2_0/NAND2_0/a_10_8# 2 4 787 63
n Q1 RegEn8_0/DFFMUX_1/mux_0/AND2_0/NAND2_0/a_10_8# RegEn8_0/DFFMUX_1/mux_0/AND2_0/INV_0/A 2 4 797 63
p Q1 RegEn8_0/DFFMUX_1/mux_0/AND2_0/INV_0/A VDD 2 4 797 99
n RegEn8_0/DFFMUX_1/mux_0/AND2_0/INV_0/A VSS RegEn8_0/DFFMUX_1/mux_0/OR2_0/B 2 4 814 63
p RegEn8_0/DFFMUX_1/mux_0/AND2_0/INV_0/A VDD RegEn8_0/DFFMUX_1/mux_0/OR2_0/B 2 8 814 95
p en VDD RegEn8_0/DFFMUX_1/mux_0/AND2_1/INV_0/A 2 4 831 99
n en VSS RegEn8_0/DFFMUX_1/mux_0/AND2_1/NAND2_0/a_10_8# 2 4 831 63
n a1 RegEn8_0/DFFMUX_1/mux_0/AND2_1/NAND2_0/a_10_8# RegEn8_0/DFFMUX_1/mux_0/AND2_1/INV_0/A 2 4 841 63
p a1 RegEn8_0/DFFMUX_1/mux_0/AND2_1/INV_0/A VDD 2 4 841 99
n RegEn8_0/DFFMUX_1/mux_0/AND2_1/INV_0/A VSS RegEn8_0/DFFMUX_1/mux_0/OR2_0/A 2 4 858 63
p RegEn8_0/DFFMUX_1/mux_0/AND2_1/INV_0/A VDD RegEn8_0/DFFMUX_1/mux_0/OR2_0/A 2 8 858 95
n en VSS RegEn8_0/DFFMUX_1/mux_0/INV_0/Y 2 4 770 63
p en VDD RegEn8_0/DFFMUX_1/mux_0/INV_0/Y 2 8 770 95
n RST RegEn8_0/DFFMUX_2/DFlipFlop_0/NAND3_0/a_9_8# RegEn8_0/DFFMUX_2/DFlipFlop_0/NAND3_0/a_17_8# 2 4 922 171
p RST RegEn8_0/DFFMUX_2/DFlipFlop_0/NAND3_3/B VDD 2 8 922 203
n RegEn8_0/DFFMUX_2/DFlipFlop_0/D VSS RegEn8_0/DFFMUX_2/DFlipFlop_0/NAND3_0/a_9_8# 2 4 914 171
p RegEn8_0/DFFMUX_2/DFlipFlop_0/NAND3_4/A VDD RegEn8_0/DFFMUX_2/DFlipFlop_0/NAND3_3/B 2 8 934 203
p RegEn8_0/DFFMUX_2/DFlipFlop_0/D VDD RegEn8_0/DFFMUX_2/DFlipFlop_0/NAND3_3/B 2 8 914 203
n RegEn8_0/DFFMUX_2/DFlipFlop_0/NAND3_4/A RegEn8_0/DFFMUX_2/DFlipFlop_0/NAND3_0/a_17_8# RegEn8_0/DFFMUX_2/DFlipFlop_0/NAND3_3/B 2 4 934 171
n CLK RegEn8_0/DFFMUX_2/DFlipFlop_0/NAND3_1/a_9_8# RegEn8_0/DFFMUX_2/DFlipFlop_0/NAND3_1/a_17_8# 2 4 958 171
p CLK RegEn8_0/DFFMUX_2/DFlipFlop_0/NAND3_4/A VDD 2 8 958 203
n RegEn8_0/DFFMUX_2/DFlipFlop_0/NAND3_3/B VSS RegEn8_0/DFFMUX_2/DFlipFlop_0/NAND3_1/a_9_8# 2 4 950 171
p RegEn8_0/DFFMUX_2/DFlipFlop_0/NAND3_5/B VDD RegEn8_0/DFFMUX_2/DFlipFlop_0/NAND3_4/A 2 8 970 203
p RegEn8_0/DFFMUX_2/DFlipFlop_0/NAND3_3/B VDD RegEn8_0/DFFMUX_2/DFlipFlop_0/NAND3_4/A 2 8 950 203
n RegEn8_0/DFFMUX_2/DFlipFlop_0/NAND3_5/B RegEn8_0/DFFMUX_2/DFlipFlop_0/NAND3_1/a_17_8# RegEn8_0/DFFMUX_2/DFlipFlop_0/NAND3_4/A 2 4 970 171
n RST RegEn8_0/DFFMUX_2/DFlipFlop_0/NAND3_2/a_9_8# RegEn8_0/DFFMUX_2/DFlipFlop_0/NAND3_2/a_17_8# 2 4 994 171
p RST RegEn8_0/DFFMUX_2/DFlipFlop_0/NAND3_5/B VDD 2 8 994 203
n CLK VSS RegEn8_0/DFFMUX_2/DFlipFlop_0/NAND3_2/a_9_8# 2 4 986 171
p RegEn8_0/DFFMUX_2/DFlipFlop_0/NAND3_3/Y VDD RegEn8_0/DFFMUX_2/DFlipFlop_0/NAND3_5/B 2 8 1006 203
p CLK VDD RegEn8_0/DFFMUX_2/DFlipFlop_0/NAND3_5/B 2 8 986 203
n RegEn8_0/DFFMUX_2/DFlipFlop_0/NAND3_3/Y RegEn8_0/DFFMUX_2/DFlipFlop_0/NAND3_2/a_17_8# RegEn8_0/DFFMUX_2/DFlipFlop_0/NAND3_5/B 2 4 1006 171
n RegEn8_0/DFFMUX_2/DFlipFlop_0/NAND3_3/B RegEn8_0/DFFMUX_2/DFlipFlop_0/NAND3_3/a_9_8# RegEn8_0/DFFMUX_2/DFlipFlop_0/NAND3_3/a_17_8# 2 4 1030 171
p RegEn8_0/DFFMUX_2/DFlipFlop_0/NAND3_3/B RegEn8_0/DFFMUX_2/DFlipFlop_0/NAND3_3/Y VDD 2 8 1030 203
n RegEn8_0/DFFMUX_2/DFlipFlop_0/NAND3_5/B VSS RegEn8_0/DFFMUX_2/DFlipFlop_0/NAND3_3/a_9_8# 2 4 1022 171
p VDD VDD RegEn8_0/DFFMUX_2/DFlipFlop_0/NAND3_3/Y 2 8 1042 203
p RegEn8_0/DFFMUX_2/DFlipFlop_0/NAND3_5/B VDD RegEn8_0/DFFMUX_2/DFlipFlop_0/NAND3_3/Y 2 8 1022 203
n VDD RegEn8_0/DFFMUX_2/DFlipFlop_0/NAND3_3/a_17_8# RegEn8_0/DFFMUX_2/DFlipFlop_0/NAND3_3/Y 2 4 1042 171
n RST RegEn8_0/DFFMUX_2/DFlipFlop_0/NAND3_4/a_9_8# RegEn8_0/DFFMUX_2/DFlipFlop_0/NAND3_4/a_17_8# 2 4 1066 171
p RST RegEn8_0/Q2b VDD 2 8 1066 203
n RegEn8_0/DFFMUX_2/DFlipFlop_0/NAND3_4/A VSS RegEn8_0/DFFMUX_2/DFlipFlop_0/NAND3_4/a_9_8# 2 4 1058 171
p Q2 VDD RegEn8_0/Q2b 2 8 1078 203
p RegEn8_0/DFFMUX_2/DFlipFlop_0/NAND3_4/A VDD RegEn8_0/Q2b 2 8 1058 203
n Q2 RegEn8_0/DFFMUX_2/DFlipFlop_0/NAND3_4/a_17_8# RegEn8_0/Q2b 2 4 1078 171
n RegEn8_0/DFFMUX_2/DFlipFlop_0/NAND3_5/B RegEn8_0/DFFMUX_2/DFlipFlop_0/NAND3_5/a_9_8# RegEn8_0/DFFMUX_2/DFlipFlop_0/NAND3_5/a_17_8# 2 4 1102 171
p RegEn8_0/DFFMUX_2/DFlipFlop_0/NAND3_5/B Q2 VDD 2 8 1102 203
n RegEn8_0/Q2b VSS RegEn8_0/DFFMUX_2/DFlipFlop_0/NAND3_5/a_9_8# 2 4 1094 171
p VDD VDD Q2 2 8 1114 203
p RegEn8_0/Q2b VDD Q2 2 8 1094 203
n VDD RegEn8_0/DFFMUX_2/DFlipFlop_0/NAND3_5/a_17_8# Q2 2 4 1114 171
n RegEn8_0/DFFMUX_2/mux_0/OR2_0/B RegEn8_0/DFFMUX_2/mux_0/OR2_0/INV_0/A VSS 2 4 882 171
p RegEn8_0/DFFMUX_2/mux_0/OR2_0/B RegEn8_0/DFFMUX_2/mux_0/OR2_0/NOR2_0/a_9_32# RegEn8_0/DFFMUX_2/mux_0/OR2_0/INV_0/A 2 16 882 195
n RegEn8_0/DFFMUX_2/mux_0/OR2_0/A VSS RegEn8_0/DFFMUX_2/mux_0/OR2_0/INV_0/A 2 4 874 171
p RegEn8_0/DFFMUX_2/mux_0/OR2_0/A VDD RegEn8_0/DFFMUX_2/mux_0/OR2_0/NOR2_0/a_9_32# 2 16 874 195
n RegEn8_0/DFFMUX_2/mux_0/OR2_0/INV_0/A VSS RegEn8_0/DFFMUX_2/DFlipFlop_0/D 2 4 898 171
p RegEn8_0/DFFMUX_2/mux_0/OR2_0/INV_0/A VDD RegEn8_0/DFFMUX_2/DFlipFlop_0/D 2 8 898 203
p RegEn8_0/DFFMUX_2/mux_0/INV_0/Y VDD RegEn8_0/DFFMUX_2/mux_0/AND2_0/INV_0/A 2 4 787 207
n RegEn8_0/DFFMUX_2/mux_0/INV_0/Y VSS RegEn8_0/DFFMUX_2/mux_0/AND2_0/NAND2_0/a_10_8# 2 4 787 171
n Q2 RegEn8_0/DFFMUX_2/mux_0/AND2_0/NAND2_0/a_10_8# RegEn8_0/DFFMUX_2/mux_0/AND2_0/INV_0/A 2 4 797 171
p Q2 RegEn8_0/DFFMUX_2/mux_0/AND2_0/INV_0/A VDD 2 4 797 207
n RegEn8_0/DFFMUX_2/mux_0/AND2_0/INV_0/A VSS RegEn8_0/DFFMUX_2/mux_0/OR2_0/B 2 4 814 171
p RegEn8_0/DFFMUX_2/mux_0/AND2_0/INV_0/A VDD RegEn8_0/DFFMUX_2/mux_0/OR2_0/B 2 8 814 203
p en VDD RegEn8_0/DFFMUX_2/mux_0/AND2_1/INV_0/A 2 4 831 207
n en VSS RegEn8_0/DFFMUX_2/mux_0/AND2_1/NAND2_0/a_10_8# 2 4 831 171
n a2 RegEn8_0/DFFMUX_2/mux_0/AND2_1/NAND2_0/a_10_8# RegEn8_0/DFFMUX_2/mux_0/AND2_1/INV_0/A 2 4 841 171
p a2 RegEn8_0/DFFMUX_2/mux_0/AND2_1/INV_0/A VDD 2 4 841 207
n RegEn8_0/DFFMUX_2/mux_0/AND2_1/INV_0/A VSS RegEn8_0/DFFMUX_2/mux_0/OR2_0/A 2 4 858 171
p RegEn8_0/DFFMUX_2/mux_0/AND2_1/INV_0/A VDD RegEn8_0/DFFMUX_2/mux_0/OR2_0/A 2 8 858 203
n en VSS RegEn8_0/DFFMUX_2/mux_0/INV_0/Y 2 4 770 171
p en VDD RegEn8_0/DFFMUX_2/mux_0/INV_0/Y 2 8 770 203
n RST RegEn8_0/DFFMUX_3/DFlipFlop_0/NAND3_0/a_9_8# RegEn8_0/DFFMUX_3/DFlipFlop_0/NAND3_0/a_17_8# 2 4 922 280
p RST RegEn8_0/DFFMUX_3/DFlipFlop_0/NAND3_3/B VDD 2 8 922 312
n RegEn8_0/DFFMUX_3/DFlipFlop_0/D VSS RegEn8_0/DFFMUX_3/DFlipFlop_0/NAND3_0/a_9_8# 2 4 914 280
p RegEn8_0/DFFMUX_3/DFlipFlop_0/NAND3_4/A VDD RegEn8_0/DFFMUX_3/DFlipFlop_0/NAND3_3/B 2 8 934 312
p RegEn8_0/DFFMUX_3/DFlipFlop_0/D VDD RegEn8_0/DFFMUX_3/DFlipFlop_0/NAND3_3/B 2 8 914 312
n RegEn8_0/DFFMUX_3/DFlipFlop_0/NAND3_4/A RegEn8_0/DFFMUX_3/DFlipFlop_0/NAND3_0/a_17_8# RegEn8_0/DFFMUX_3/DFlipFlop_0/NAND3_3/B 2 4 934 280
n CLK RegEn8_0/DFFMUX_3/DFlipFlop_0/NAND3_1/a_9_8# RegEn8_0/DFFMUX_3/DFlipFlop_0/NAND3_1/a_17_8# 2 4 958 280
p CLK RegEn8_0/DFFMUX_3/DFlipFlop_0/NAND3_4/A VDD 2 8 958 312
n RegEn8_0/DFFMUX_3/DFlipFlop_0/NAND3_3/B VSS RegEn8_0/DFFMUX_3/DFlipFlop_0/NAND3_1/a_9_8# 2 4 950 280
p RegEn8_0/DFFMUX_3/DFlipFlop_0/NAND3_5/B VDD RegEn8_0/DFFMUX_3/DFlipFlop_0/NAND3_4/A 2 8 970 312
p RegEn8_0/DFFMUX_3/DFlipFlop_0/NAND3_3/B VDD RegEn8_0/DFFMUX_3/DFlipFlop_0/NAND3_4/A 2 8 950 312
n RegEn8_0/DFFMUX_3/DFlipFlop_0/NAND3_5/B RegEn8_0/DFFMUX_3/DFlipFlop_0/NAND3_1/a_17_8# RegEn8_0/DFFMUX_3/DFlipFlop_0/NAND3_4/A 2 4 970 280
n RST RegEn8_0/DFFMUX_3/DFlipFlop_0/NAND3_2/a_9_8# RegEn8_0/DFFMUX_3/DFlipFlop_0/NAND3_2/a_17_8# 2 4 994 280
p RST RegEn8_0/DFFMUX_3/DFlipFlop_0/NAND3_5/B VDD 2 8 994 312
n CLK VSS RegEn8_0/DFFMUX_3/DFlipFlop_0/NAND3_2/a_9_8# 2 4 986 280
p RegEn8_0/DFFMUX_3/DFlipFlop_0/NAND3_3/Y VDD RegEn8_0/DFFMUX_3/DFlipFlop_0/NAND3_5/B 2 8 1006 312
p CLK VDD RegEn8_0/DFFMUX_3/DFlipFlop_0/NAND3_5/B 2 8 986 312
n RegEn8_0/DFFMUX_3/DFlipFlop_0/NAND3_3/Y RegEn8_0/DFFMUX_3/DFlipFlop_0/NAND3_2/a_17_8# RegEn8_0/DFFMUX_3/DFlipFlop_0/NAND3_5/B 2 4 1006 280
n RegEn8_0/DFFMUX_3/DFlipFlop_0/NAND3_3/B RegEn8_0/DFFMUX_3/DFlipFlop_0/NAND3_3/a_9_8# RegEn8_0/DFFMUX_3/DFlipFlop_0/NAND3_3/a_17_8# 2 4 1030 280
p RegEn8_0/DFFMUX_3/DFlipFlop_0/NAND3_3/B RegEn8_0/DFFMUX_3/DFlipFlop_0/NAND3_3/Y VDD 2 8 1030 312
n RegEn8_0/DFFMUX_3/DFlipFlop_0/NAND3_5/B VSS RegEn8_0/DFFMUX_3/DFlipFlop_0/NAND3_3/a_9_8# 2 4 1022 280
p VDD VDD RegEn8_0/DFFMUX_3/DFlipFlop_0/NAND3_3/Y 2 8 1042 312
p RegEn8_0/DFFMUX_3/DFlipFlop_0/NAND3_5/B VDD RegEn8_0/DFFMUX_3/DFlipFlop_0/NAND3_3/Y 2 8 1022 312
n VDD RegEn8_0/DFFMUX_3/DFlipFlop_0/NAND3_3/a_17_8# RegEn8_0/DFFMUX_3/DFlipFlop_0/NAND3_3/Y 2 4 1042 280
n RST RegEn8_0/DFFMUX_3/DFlipFlop_0/NAND3_4/a_9_8# RegEn8_0/DFFMUX_3/DFlipFlop_0/NAND3_4/a_17_8# 2 4 1066 280
p RST RegEn8_0/Q3b VDD 2 8 1066 312
n RegEn8_0/DFFMUX_3/DFlipFlop_0/NAND3_4/A VSS RegEn8_0/DFFMUX_3/DFlipFlop_0/NAND3_4/a_9_8# 2 4 1058 280
p Q3 VDD RegEn8_0/Q3b 2 8 1078 312
p RegEn8_0/DFFMUX_3/DFlipFlop_0/NAND3_4/A VDD RegEn8_0/Q3b 2 8 1058 312
n Q3 RegEn8_0/DFFMUX_3/DFlipFlop_0/NAND3_4/a_17_8# RegEn8_0/Q3b 2 4 1078 280
n RegEn8_0/DFFMUX_3/DFlipFlop_0/NAND3_5/B RegEn8_0/DFFMUX_3/DFlipFlop_0/NAND3_5/a_9_8# RegEn8_0/DFFMUX_3/DFlipFlop_0/NAND3_5/a_17_8# 2 4 1102 280
p RegEn8_0/DFFMUX_3/DFlipFlop_0/NAND3_5/B Q3 VDD 2 8 1102 312
n RegEn8_0/Q3b VSS RegEn8_0/DFFMUX_3/DFlipFlop_0/NAND3_5/a_9_8# 2 4 1094 280
p VDD VDD Q3 2 8 1114 312
p RegEn8_0/Q3b VDD Q3 2 8 1094 312
n VDD RegEn8_0/DFFMUX_3/DFlipFlop_0/NAND3_5/a_17_8# Q3 2 4 1114 280
n RegEn8_0/DFFMUX_3/mux_0/OR2_0/B RegEn8_0/DFFMUX_3/mux_0/OR2_0/INV_0/A VSS 2 4 882 280
p RegEn8_0/DFFMUX_3/mux_0/OR2_0/B RegEn8_0/DFFMUX_3/mux_0/OR2_0/NOR2_0/a_9_32# RegEn8_0/DFFMUX_3/mux_0/OR2_0/INV_0/A 2 16 882 304
n RegEn8_0/DFFMUX_3/mux_0/OR2_0/A VSS RegEn8_0/DFFMUX_3/mux_0/OR2_0/INV_0/A 2 4 874 280
p RegEn8_0/DFFMUX_3/mux_0/OR2_0/A VDD RegEn8_0/DFFMUX_3/mux_0/OR2_0/NOR2_0/a_9_32# 2 16 874 304
n RegEn8_0/DFFMUX_3/mux_0/OR2_0/INV_0/A VSS RegEn8_0/DFFMUX_3/DFlipFlop_0/D 2 4 898 280
p RegEn8_0/DFFMUX_3/mux_0/OR2_0/INV_0/A VDD RegEn8_0/DFFMUX_3/DFlipFlop_0/D 2 8 898 312
p RegEn8_0/DFFMUX_3/mux_0/INV_0/Y VDD RegEn8_0/DFFMUX_3/mux_0/AND2_0/INV_0/A 2 4 787 316
n RegEn8_0/DFFMUX_3/mux_0/INV_0/Y VSS RegEn8_0/DFFMUX_3/mux_0/AND2_0/NAND2_0/a_10_8# 2 4 787 280
n Q3 RegEn8_0/DFFMUX_3/mux_0/AND2_0/NAND2_0/a_10_8# RegEn8_0/DFFMUX_3/mux_0/AND2_0/INV_0/A 2 4 797 280
p Q3 RegEn8_0/DFFMUX_3/mux_0/AND2_0/INV_0/A VDD 2 4 797 316
n RegEn8_0/DFFMUX_3/mux_0/AND2_0/INV_0/A VSS RegEn8_0/DFFMUX_3/mux_0/OR2_0/B 2 4 814 280
p RegEn8_0/DFFMUX_3/mux_0/AND2_0/INV_0/A VDD RegEn8_0/DFFMUX_3/mux_0/OR2_0/B 2 8 814 312
p en VDD RegEn8_0/DFFMUX_3/mux_0/AND2_1/INV_0/A 2 4 831 316
n en VSS RegEn8_0/DFFMUX_3/mux_0/AND2_1/NAND2_0/a_10_8# 2 4 831 280
n a3 RegEn8_0/DFFMUX_3/mux_0/AND2_1/NAND2_0/a_10_8# RegEn8_0/DFFMUX_3/mux_0/AND2_1/INV_0/A 2 4 841 280
p a3 RegEn8_0/DFFMUX_3/mux_0/AND2_1/INV_0/A VDD 2 4 841 316
n RegEn8_0/DFFMUX_3/mux_0/AND2_1/INV_0/A VSS RegEn8_0/DFFMUX_3/mux_0/OR2_0/A 2 4 858 280
p RegEn8_0/DFFMUX_3/mux_0/AND2_1/INV_0/A VDD RegEn8_0/DFFMUX_3/mux_0/OR2_0/A 2 8 858 312
n en VSS RegEn8_0/DFFMUX_3/mux_0/INV_0/Y 2 4 770 280
p en VDD RegEn8_0/DFFMUX_3/mux_0/INV_0/Y 2 8 770 312
n RST RegEn8_0/DFFMUX_4/DFlipFlop_0/NAND3_0/a_9_8# RegEn8_0/DFFMUX_4/DFlipFlop_0/NAND3_0/a_17_8# 2 4 922 388
p RST RegEn8_0/DFFMUX_4/DFlipFlop_0/NAND3_3/B VDD 2 8 922 420
n RegEn8_0/DFFMUX_4/DFlipFlop_0/D VSS RegEn8_0/DFFMUX_4/DFlipFlop_0/NAND3_0/a_9_8# 2 4 914 388
p RegEn8_0/DFFMUX_4/DFlipFlop_0/NAND3_4/A VDD RegEn8_0/DFFMUX_4/DFlipFlop_0/NAND3_3/B 2 8 934 420
p RegEn8_0/DFFMUX_4/DFlipFlop_0/D VDD RegEn8_0/DFFMUX_4/DFlipFlop_0/NAND3_3/B 2 8 914 420
n RegEn8_0/DFFMUX_4/DFlipFlop_0/NAND3_4/A RegEn8_0/DFFMUX_4/DFlipFlop_0/NAND3_0/a_17_8# RegEn8_0/DFFMUX_4/DFlipFlop_0/NAND3_3/B 2 4 934 388
n CLK RegEn8_0/DFFMUX_4/DFlipFlop_0/NAND3_1/a_9_8# RegEn8_0/DFFMUX_4/DFlipFlop_0/NAND3_1/a_17_8# 2 4 958 388
p CLK RegEn8_0/DFFMUX_4/DFlipFlop_0/NAND3_4/A VDD 2 8 958 420
n RegEn8_0/DFFMUX_4/DFlipFlop_0/NAND3_3/B VSS RegEn8_0/DFFMUX_4/DFlipFlop_0/NAND3_1/a_9_8# 2 4 950 388
p RegEn8_0/DFFMUX_4/DFlipFlop_0/NAND3_5/B VDD RegEn8_0/DFFMUX_4/DFlipFlop_0/NAND3_4/A 2 8 970 420
p RegEn8_0/DFFMUX_4/DFlipFlop_0/NAND3_3/B VDD RegEn8_0/DFFMUX_4/DFlipFlop_0/NAND3_4/A 2 8 950 420
n RegEn8_0/DFFMUX_4/DFlipFlop_0/NAND3_5/B RegEn8_0/DFFMUX_4/DFlipFlop_0/NAND3_1/a_17_8# RegEn8_0/DFFMUX_4/DFlipFlop_0/NAND3_4/A 2 4 970 388
n RST RegEn8_0/DFFMUX_4/DFlipFlop_0/NAND3_2/a_9_8# RegEn8_0/DFFMUX_4/DFlipFlop_0/NAND3_2/a_17_8# 2 4 994 388
p RST RegEn8_0/DFFMUX_4/DFlipFlop_0/NAND3_5/B VDD 2 8 994 420
n CLK VSS RegEn8_0/DFFMUX_4/DFlipFlop_0/NAND3_2/a_9_8# 2 4 986 388
p RegEn8_0/DFFMUX_4/DFlipFlop_0/NAND3_3/Y VDD RegEn8_0/DFFMUX_4/DFlipFlop_0/NAND3_5/B 2 8 1006 420
p CLK VDD RegEn8_0/DFFMUX_4/DFlipFlop_0/NAND3_5/B 2 8 986 420
n RegEn8_0/DFFMUX_4/DFlipFlop_0/NAND3_3/Y RegEn8_0/DFFMUX_4/DFlipFlop_0/NAND3_2/a_17_8# RegEn8_0/DFFMUX_4/DFlipFlop_0/NAND3_5/B 2 4 1006 388
n RegEn8_0/DFFMUX_4/DFlipFlop_0/NAND3_3/B RegEn8_0/DFFMUX_4/DFlipFlop_0/NAND3_3/a_9_8# RegEn8_0/DFFMUX_4/DFlipFlop_0/NAND3_3/a_17_8# 2 4 1030 388
p RegEn8_0/DFFMUX_4/DFlipFlop_0/NAND3_3/B RegEn8_0/DFFMUX_4/DFlipFlop_0/NAND3_3/Y VDD 2 8 1030 420
n RegEn8_0/DFFMUX_4/DFlipFlop_0/NAND3_5/B VSS RegEn8_0/DFFMUX_4/DFlipFlop_0/NAND3_3/a_9_8# 2 4 1022 388
p VDD VDD RegEn8_0/DFFMUX_4/DFlipFlop_0/NAND3_3/Y 2 8 1042 420
p RegEn8_0/DFFMUX_4/DFlipFlop_0/NAND3_5/B VDD RegEn8_0/DFFMUX_4/DFlipFlop_0/NAND3_3/Y 2 8 1022 420
n VDD RegEn8_0/DFFMUX_4/DFlipFlop_0/NAND3_3/a_17_8# RegEn8_0/DFFMUX_4/DFlipFlop_0/NAND3_3/Y 2 4 1042 388
n RST RegEn8_0/DFFMUX_4/DFlipFlop_0/NAND3_4/a_9_8# RegEn8_0/DFFMUX_4/DFlipFlop_0/NAND3_4/a_17_8# 2 4 1066 388
p RST RegEn8_0/Q4b VDD 2 8 1066 420
n RegEn8_0/DFFMUX_4/DFlipFlop_0/NAND3_4/A VSS RegEn8_0/DFFMUX_4/DFlipFlop_0/NAND3_4/a_9_8# 2 4 1058 388
p Q4 VDD RegEn8_0/Q4b 2 8 1078 420
p RegEn8_0/DFFMUX_4/DFlipFlop_0/NAND3_4/A VDD RegEn8_0/Q4b 2 8 1058 420
n Q4 RegEn8_0/DFFMUX_4/DFlipFlop_0/NAND3_4/a_17_8# RegEn8_0/Q4b 2 4 1078 388
n RegEn8_0/DFFMUX_4/DFlipFlop_0/NAND3_5/B RegEn8_0/DFFMUX_4/DFlipFlop_0/NAND3_5/a_9_8# RegEn8_0/DFFMUX_4/DFlipFlop_0/NAND3_5/a_17_8# 2 4 1102 388
p RegEn8_0/DFFMUX_4/DFlipFlop_0/NAND3_5/B Q4 VDD 2 8 1102 420
n RegEn8_0/Q4b VSS RegEn8_0/DFFMUX_4/DFlipFlop_0/NAND3_5/a_9_8# 2 4 1094 388
p VDD VDD Q4 2 8 1114 420
p RegEn8_0/Q4b VDD Q4 2 8 1094 420
n VDD RegEn8_0/DFFMUX_4/DFlipFlop_0/NAND3_5/a_17_8# Q4 2 4 1114 388
n RegEn8_0/DFFMUX_4/mux_0/OR2_0/B RegEn8_0/DFFMUX_4/mux_0/OR2_0/INV_0/A VSS 2 4 882 388
p RegEn8_0/DFFMUX_4/mux_0/OR2_0/B RegEn8_0/DFFMUX_4/mux_0/OR2_0/NOR2_0/a_9_32# RegEn8_0/DFFMUX_4/mux_0/OR2_0/INV_0/A 2 16 882 412
n RegEn8_0/DFFMUX_4/mux_0/OR2_0/A VSS RegEn8_0/DFFMUX_4/mux_0/OR2_0/INV_0/A 2 4 874 388
p RegEn8_0/DFFMUX_4/mux_0/OR2_0/A VDD RegEn8_0/DFFMUX_4/mux_0/OR2_0/NOR2_0/a_9_32# 2 16 874 412
n RegEn8_0/DFFMUX_4/mux_0/OR2_0/INV_0/A VSS RegEn8_0/DFFMUX_4/DFlipFlop_0/D 2 4 898 388
p RegEn8_0/DFFMUX_4/mux_0/OR2_0/INV_0/A VDD RegEn8_0/DFFMUX_4/DFlipFlop_0/D 2 8 898 420
p RegEn8_0/DFFMUX_4/mux_0/INV_0/Y VDD RegEn8_0/DFFMUX_4/mux_0/AND2_0/INV_0/A 2 4 787 424
n RegEn8_0/DFFMUX_4/mux_0/INV_0/Y VSS RegEn8_0/DFFMUX_4/mux_0/AND2_0/NAND2_0/a_10_8# 2 4 787 388
n Q4 RegEn8_0/DFFMUX_4/mux_0/AND2_0/NAND2_0/a_10_8# RegEn8_0/DFFMUX_4/mux_0/AND2_0/INV_0/A 2 4 797 388
p Q4 RegEn8_0/DFFMUX_4/mux_0/AND2_0/INV_0/A VDD 2 4 797 424
n RegEn8_0/DFFMUX_4/mux_0/AND2_0/INV_0/A VSS RegEn8_0/DFFMUX_4/mux_0/OR2_0/B 2 4 814 388
p RegEn8_0/DFFMUX_4/mux_0/AND2_0/INV_0/A VDD RegEn8_0/DFFMUX_4/mux_0/OR2_0/B 2 8 814 420
p en VDD RegEn8_0/DFFMUX_4/mux_0/AND2_1/INV_0/A 2 4 831 424
n en VSS RegEn8_0/DFFMUX_4/mux_0/AND2_1/NAND2_0/a_10_8# 2 4 831 388
n a4 RegEn8_0/DFFMUX_4/mux_0/AND2_1/NAND2_0/a_10_8# RegEn8_0/DFFMUX_4/mux_0/AND2_1/INV_0/A 2 4 841 388
p a4 RegEn8_0/DFFMUX_4/mux_0/AND2_1/INV_0/A VDD 2 4 841 424
n RegEn8_0/DFFMUX_4/mux_0/AND2_1/INV_0/A VSS RegEn8_0/DFFMUX_4/mux_0/OR2_0/A 2 4 858 388
p RegEn8_0/DFFMUX_4/mux_0/AND2_1/INV_0/A VDD RegEn8_0/DFFMUX_4/mux_0/OR2_0/A 2 8 858 420
n en VSS RegEn8_0/DFFMUX_4/mux_0/INV_0/Y 2 4 770 388
p en VDD RegEn8_0/DFFMUX_4/mux_0/INV_0/Y 2 8 770 420
n RST RegEn8_0/DFFMUX_5/DFlipFlop_0/NAND3_0/a_9_8# RegEn8_0/DFFMUX_5/DFlipFlop_0/NAND3_0/a_17_8# 2 4 922 496
p RST RegEn8_0/DFFMUX_5/DFlipFlop_0/NAND3_3/B VDD 2 8 922 528
n RegEn8_0/DFFMUX_5/DFlipFlop_0/D VSS RegEn8_0/DFFMUX_5/DFlipFlop_0/NAND3_0/a_9_8# 2 4 914 496
p RegEn8_0/DFFMUX_5/DFlipFlop_0/NAND3_4/A VDD RegEn8_0/DFFMUX_5/DFlipFlop_0/NAND3_3/B 2 8 934 528
p RegEn8_0/DFFMUX_5/DFlipFlop_0/D VDD RegEn8_0/DFFMUX_5/DFlipFlop_0/NAND3_3/B 2 8 914 528
n RegEn8_0/DFFMUX_5/DFlipFlop_0/NAND3_4/A RegEn8_0/DFFMUX_5/DFlipFlop_0/NAND3_0/a_17_8# RegEn8_0/DFFMUX_5/DFlipFlop_0/NAND3_3/B 2 4 934 496
n CLK RegEn8_0/DFFMUX_5/DFlipFlop_0/NAND3_1/a_9_8# RegEn8_0/DFFMUX_5/DFlipFlop_0/NAND3_1/a_17_8# 2 4 958 496
p CLK RegEn8_0/DFFMUX_5/DFlipFlop_0/NAND3_4/A VDD 2 8 958 528
n RegEn8_0/DFFMUX_5/DFlipFlop_0/NAND3_3/B VSS RegEn8_0/DFFMUX_5/DFlipFlop_0/NAND3_1/a_9_8# 2 4 950 496
p RegEn8_0/DFFMUX_5/DFlipFlop_0/NAND3_5/B VDD RegEn8_0/DFFMUX_5/DFlipFlop_0/NAND3_4/A 2 8 970 528
p RegEn8_0/DFFMUX_5/DFlipFlop_0/NAND3_3/B VDD RegEn8_0/DFFMUX_5/DFlipFlop_0/NAND3_4/A 2 8 950 528
n RegEn8_0/DFFMUX_5/DFlipFlop_0/NAND3_5/B RegEn8_0/DFFMUX_5/DFlipFlop_0/NAND3_1/a_17_8# RegEn8_0/DFFMUX_5/DFlipFlop_0/NAND3_4/A 2 4 970 496
n RST RegEn8_0/DFFMUX_5/DFlipFlop_0/NAND3_2/a_9_8# RegEn8_0/DFFMUX_5/DFlipFlop_0/NAND3_2/a_17_8# 2 4 994 496
p RST RegEn8_0/DFFMUX_5/DFlipFlop_0/NAND3_5/B VDD 2 8 994 528
n CLK VSS RegEn8_0/DFFMUX_5/DFlipFlop_0/NAND3_2/a_9_8# 2 4 986 496
p RegEn8_0/DFFMUX_5/DFlipFlop_0/NAND3_3/Y VDD RegEn8_0/DFFMUX_5/DFlipFlop_0/NAND3_5/B 2 8 1006 528
p CLK VDD RegEn8_0/DFFMUX_5/DFlipFlop_0/NAND3_5/B 2 8 986 528
n RegEn8_0/DFFMUX_5/DFlipFlop_0/NAND3_3/Y RegEn8_0/DFFMUX_5/DFlipFlop_0/NAND3_2/a_17_8# RegEn8_0/DFFMUX_5/DFlipFlop_0/NAND3_5/B 2 4 1006 496
n RegEn8_0/DFFMUX_5/DFlipFlop_0/NAND3_3/B RegEn8_0/DFFMUX_5/DFlipFlop_0/NAND3_3/a_9_8# RegEn8_0/DFFMUX_5/DFlipFlop_0/NAND3_3/a_17_8# 2 4 1030 496
p RegEn8_0/DFFMUX_5/DFlipFlop_0/NAND3_3/B RegEn8_0/DFFMUX_5/DFlipFlop_0/NAND3_3/Y VDD 2 8 1030 528
n RegEn8_0/DFFMUX_5/DFlipFlop_0/NAND3_5/B VSS RegEn8_0/DFFMUX_5/DFlipFlop_0/NAND3_3/a_9_8# 2 4 1022 496
p VDD VDD RegEn8_0/DFFMUX_5/DFlipFlop_0/NAND3_3/Y 2 8 1042 528
p RegEn8_0/DFFMUX_5/DFlipFlop_0/NAND3_5/B VDD RegEn8_0/DFFMUX_5/DFlipFlop_0/NAND3_3/Y 2 8 1022 528
n VDD RegEn8_0/DFFMUX_5/DFlipFlop_0/NAND3_3/a_17_8# RegEn8_0/DFFMUX_5/DFlipFlop_0/NAND3_3/Y 2 4 1042 496
n RST RegEn8_0/DFFMUX_5/DFlipFlop_0/NAND3_4/a_9_8# RegEn8_0/DFFMUX_5/DFlipFlop_0/NAND3_4/a_17_8# 2 4 1066 496
p RST RegEn8_0/Q5b VDD 2 8 1066 528
n RegEn8_0/DFFMUX_5/DFlipFlop_0/NAND3_4/A VSS RegEn8_0/DFFMUX_5/DFlipFlop_0/NAND3_4/a_9_8# 2 4 1058 496
p Q5 VDD RegEn8_0/Q5b 2 8 1078 528
p RegEn8_0/DFFMUX_5/DFlipFlop_0/NAND3_4/A VDD RegEn8_0/Q5b 2 8 1058 528
n Q5 RegEn8_0/DFFMUX_5/DFlipFlop_0/NAND3_4/a_17_8# RegEn8_0/Q5b 2 4 1078 496
n RegEn8_0/DFFMUX_5/DFlipFlop_0/NAND3_5/B RegEn8_0/DFFMUX_5/DFlipFlop_0/NAND3_5/a_9_8# RegEn8_0/DFFMUX_5/DFlipFlop_0/NAND3_5/a_17_8# 2 4 1102 496
p RegEn8_0/DFFMUX_5/DFlipFlop_0/NAND3_5/B Q5 VDD 2 8 1102 528
n RegEn8_0/Q5b VSS RegEn8_0/DFFMUX_5/DFlipFlop_0/NAND3_5/a_9_8# 2 4 1094 496
p VDD VDD Q5 2 8 1114 528
p RegEn8_0/Q5b VDD Q5 2 8 1094 528
n VDD RegEn8_0/DFFMUX_5/DFlipFlop_0/NAND3_5/a_17_8# Q5 2 4 1114 496
n RegEn8_0/DFFMUX_5/mux_0/OR2_0/B RegEn8_0/DFFMUX_5/mux_0/OR2_0/INV_0/A VSS 2 4 882 496
p RegEn8_0/DFFMUX_5/mux_0/OR2_0/B RegEn8_0/DFFMUX_5/mux_0/OR2_0/NOR2_0/a_9_32# RegEn8_0/DFFMUX_5/mux_0/OR2_0/INV_0/A 2 16 882 520
n RegEn8_0/DFFMUX_5/mux_0/OR2_0/A VSS RegEn8_0/DFFMUX_5/mux_0/OR2_0/INV_0/A 2 4 874 496
p RegEn8_0/DFFMUX_5/mux_0/OR2_0/A VDD RegEn8_0/DFFMUX_5/mux_0/OR2_0/NOR2_0/a_9_32# 2 16 874 520
n RegEn8_0/DFFMUX_5/mux_0/OR2_0/INV_0/A VSS RegEn8_0/DFFMUX_5/DFlipFlop_0/D 2 4 898 496
p RegEn8_0/DFFMUX_5/mux_0/OR2_0/INV_0/A VDD RegEn8_0/DFFMUX_5/DFlipFlop_0/D 2 8 898 528
p RegEn8_0/DFFMUX_5/mux_0/INV_0/Y VDD RegEn8_0/DFFMUX_5/mux_0/AND2_0/INV_0/A 2 4 787 532
n RegEn8_0/DFFMUX_5/mux_0/INV_0/Y VSS RegEn8_0/DFFMUX_5/mux_0/AND2_0/NAND2_0/a_10_8# 2 4 787 496
n Q5 RegEn8_0/DFFMUX_5/mux_0/AND2_0/NAND2_0/a_10_8# RegEn8_0/DFFMUX_5/mux_0/AND2_0/INV_0/A 2 4 797 496
p Q5 RegEn8_0/DFFMUX_5/mux_0/AND2_0/INV_0/A VDD 2 4 797 532
n RegEn8_0/DFFMUX_5/mux_0/AND2_0/INV_0/A VSS RegEn8_0/DFFMUX_5/mux_0/OR2_0/B 2 4 814 496
p RegEn8_0/DFFMUX_5/mux_0/AND2_0/INV_0/A VDD RegEn8_0/DFFMUX_5/mux_0/OR2_0/B 2 8 814 528
p en VDD RegEn8_0/DFFMUX_5/mux_0/AND2_1/INV_0/A 2 4 831 532
n en VSS RegEn8_0/DFFMUX_5/mux_0/AND2_1/NAND2_0/a_10_8# 2 4 831 496
n a5 RegEn8_0/DFFMUX_5/mux_0/AND2_1/NAND2_0/a_10_8# RegEn8_0/DFFMUX_5/mux_0/AND2_1/INV_0/A 2 4 841 496
p a5 RegEn8_0/DFFMUX_5/mux_0/AND2_1/INV_0/A VDD 2 4 841 532
n RegEn8_0/DFFMUX_5/mux_0/AND2_1/INV_0/A VSS RegEn8_0/DFFMUX_5/mux_0/OR2_0/A 2 4 858 496
p RegEn8_0/DFFMUX_5/mux_0/AND2_1/INV_0/A VDD RegEn8_0/DFFMUX_5/mux_0/OR2_0/A 2 8 858 528
n en VSS RegEn8_0/DFFMUX_5/mux_0/INV_0/Y 2 4 770 496
p en VDD RegEn8_0/DFFMUX_5/mux_0/INV_0/Y 2 8 770 528
n RST RegEn8_0/DFFMUX_6/DFlipFlop_0/NAND3_0/a_9_8# RegEn8_0/DFFMUX_6/DFlipFlop_0/NAND3_0/a_17_8# 2 4 922 604
p RST RegEn8_0/DFFMUX_6/DFlipFlop_0/NAND3_3/B VDD 2 8 922 636
n RegEn8_0/DFFMUX_6/DFlipFlop_0/D VSS RegEn8_0/DFFMUX_6/DFlipFlop_0/NAND3_0/a_9_8# 2 4 914 604
p RegEn8_0/DFFMUX_6/DFlipFlop_0/NAND3_4/A VDD RegEn8_0/DFFMUX_6/DFlipFlop_0/NAND3_3/B 2 8 934 636
p RegEn8_0/DFFMUX_6/DFlipFlop_0/D VDD RegEn8_0/DFFMUX_6/DFlipFlop_0/NAND3_3/B 2 8 914 636
n RegEn8_0/DFFMUX_6/DFlipFlop_0/NAND3_4/A RegEn8_0/DFFMUX_6/DFlipFlop_0/NAND3_0/a_17_8# RegEn8_0/DFFMUX_6/DFlipFlop_0/NAND3_3/B 2 4 934 604
n CLK RegEn8_0/DFFMUX_6/DFlipFlop_0/NAND3_1/a_9_8# RegEn8_0/DFFMUX_6/DFlipFlop_0/NAND3_1/a_17_8# 2 4 958 604
p CLK RegEn8_0/DFFMUX_6/DFlipFlop_0/NAND3_4/A VDD 2 8 958 636
n RegEn8_0/DFFMUX_6/DFlipFlop_0/NAND3_3/B VSS RegEn8_0/DFFMUX_6/DFlipFlop_0/NAND3_1/a_9_8# 2 4 950 604
p RegEn8_0/DFFMUX_6/DFlipFlop_0/NAND3_5/B VDD RegEn8_0/DFFMUX_6/DFlipFlop_0/NAND3_4/A 2 8 970 636
p RegEn8_0/DFFMUX_6/DFlipFlop_0/NAND3_3/B VDD RegEn8_0/DFFMUX_6/DFlipFlop_0/NAND3_4/A 2 8 950 636
n RegEn8_0/DFFMUX_6/DFlipFlop_0/NAND3_5/B RegEn8_0/DFFMUX_6/DFlipFlop_0/NAND3_1/a_17_8# RegEn8_0/DFFMUX_6/DFlipFlop_0/NAND3_4/A 2 4 970 604
n RST RegEn8_0/DFFMUX_6/DFlipFlop_0/NAND3_2/a_9_8# RegEn8_0/DFFMUX_6/DFlipFlop_0/NAND3_2/a_17_8# 2 4 994 604
p RST RegEn8_0/DFFMUX_6/DFlipFlop_0/NAND3_5/B VDD 2 8 994 636
n CLK VSS RegEn8_0/DFFMUX_6/DFlipFlop_0/NAND3_2/a_9_8# 2 4 986 604
p RegEn8_0/DFFMUX_6/DFlipFlop_0/NAND3_3/Y VDD RegEn8_0/DFFMUX_6/DFlipFlop_0/NAND3_5/B 2 8 1006 636
p CLK VDD RegEn8_0/DFFMUX_6/DFlipFlop_0/NAND3_5/B 2 8 986 636
n RegEn8_0/DFFMUX_6/DFlipFlop_0/NAND3_3/Y RegEn8_0/DFFMUX_6/DFlipFlop_0/NAND3_2/a_17_8# RegEn8_0/DFFMUX_6/DFlipFlop_0/NAND3_5/B 2 4 1006 604
n RegEn8_0/DFFMUX_6/DFlipFlop_0/NAND3_3/B RegEn8_0/DFFMUX_6/DFlipFlop_0/NAND3_3/a_9_8# RegEn8_0/DFFMUX_6/DFlipFlop_0/NAND3_3/a_17_8# 2 4 1030 604
p RegEn8_0/DFFMUX_6/DFlipFlop_0/NAND3_3/B RegEn8_0/DFFMUX_6/DFlipFlop_0/NAND3_3/Y VDD 2 8 1030 636
n RegEn8_0/DFFMUX_6/DFlipFlop_0/NAND3_5/B VSS RegEn8_0/DFFMUX_6/DFlipFlop_0/NAND3_3/a_9_8# 2 4 1022 604
p VDD VDD RegEn8_0/DFFMUX_6/DFlipFlop_0/NAND3_3/Y 2 8 1042 636
p RegEn8_0/DFFMUX_6/DFlipFlop_0/NAND3_5/B VDD RegEn8_0/DFFMUX_6/DFlipFlop_0/NAND3_3/Y 2 8 1022 636
n VDD RegEn8_0/DFFMUX_6/DFlipFlop_0/NAND3_3/a_17_8# RegEn8_0/DFFMUX_6/DFlipFlop_0/NAND3_3/Y 2 4 1042 604
n RST RegEn8_0/DFFMUX_6/DFlipFlop_0/NAND3_4/a_9_8# RegEn8_0/DFFMUX_6/DFlipFlop_0/NAND3_4/a_17_8# 2 4 1066 604
p RST RegEn8_0/Q6b VDD 2 8 1066 636
n RegEn8_0/DFFMUX_6/DFlipFlop_0/NAND3_4/A VSS RegEn8_0/DFFMUX_6/DFlipFlop_0/NAND3_4/a_9_8# 2 4 1058 604
p Q6 VDD RegEn8_0/Q6b 2 8 1078 636
p RegEn8_0/DFFMUX_6/DFlipFlop_0/NAND3_4/A VDD RegEn8_0/Q6b 2 8 1058 636
n Q6 RegEn8_0/DFFMUX_6/DFlipFlop_0/NAND3_4/a_17_8# RegEn8_0/Q6b 2 4 1078 604
n RegEn8_0/DFFMUX_6/DFlipFlop_0/NAND3_5/B RegEn8_0/DFFMUX_6/DFlipFlop_0/NAND3_5/a_9_8# RegEn8_0/DFFMUX_6/DFlipFlop_0/NAND3_5/a_17_8# 2 4 1102 604
p RegEn8_0/DFFMUX_6/DFlipFlop_0/NAND3_5/B Q6 VDD 2 8 1102 636
n RegEn8_0/Q6b VSS RegEn8_0/DFFMUX_6/DFlipFlop_0/NAND3_5/a_9_8# 2 4 1094 604
p VDD VDD Q6 2 8 1114 636
p RegEn8_0/Q6b VDD Q6 2 8 1094 636
n VDD RegEn8_0/DFFMUX_6/DFlipFlop_0/NAND3_5/a_17_8# Q6 2 4 1114 604
n RegEn8_0/DFFMUX_6/mux_0/OR2_0/B RegEn8_0/DFFMUX_6/mux_0/OR2_0/INV_0/A VSS 2 4 882 604
p RegEn8_0/DFFMUX_6/mux_0/OR2_0/B RegEn8_0/DFFMUX_6/mux_0/OR2_0/NOR2_0/a_9_32# RegEn8_0/DFFMUX_6/mux_0/OR2_0/INV_0/A 2 16 882 628
n RegEn8_0/DFFMUX_6/mux_0/OR2_0/A VSS RegEn8_0/DFFMUX_6/mux_0/OR2_0/INV_0/A 2 4 874 604
p RegEn8_0/DFFMUX_6/mux_0/OR2_0/A VDD RegEn8_0/DFFMUX_6/mux_0/OR2_0/NOR2_0/a_9_32# 2 16 874 628
n RegEn8_0/DFFMUX_6/mux_0/OR2_0/INV_0/A VSS RegEn8_0/DFFMUX_6/DFlipFlop_0/D 2 4 898 604
p RegEn8_0/DFFMUX_6/mux_0/OR2_0/INV_0/A VDD RegEn8_0/DFFMUX_6/DFlipFlop_0/D 2 8 898 636
p RegEn8_0/DFFMUX_6/mux_0/INV_0/Y VDD RegEn8_0/DFFMUX_6/mux_0/AND2_0/INV_0/A 2 4 787 640
n RegEn8_0/DFFMUX_6/mux_0/INV_0/Y VSS RegEn8_0/DFFMUX_6/mux_0/AND2_0/NAND2_0/a_10_8# 2 4 787 604
n Q6 RegEn8_0/DFFMUX_6/mux_0/AND2_0/NAND2_0/a_10_8# RegEn8_0/DFFMUX_6/mux_0/AND2_0/INV_0/A 2 4 797 604
p Q6 RegEn8_0/DFFMUX_6/mux_0/AND2_0/INV_0/A VDD 2 4 797 640
n RegEn8_0/DFFMUX_6/mux_0/AND2_0/INV_0/A VSS RegEn8_0/DFFMUX_6/mux_0/OR2_0/B 2 4 814 604
p RegEn8_0/DFFMUX_6/mux_0/AND2_0/INV_0/A VDD RegEn8_0/DFFMUX_6/mux_0/OR2_0/B 2 8 814 636
p en VDD RegEn8_0/DFFMUX_6/mux_0/AND2_1/INV_0/A 2 4 831 640
n en VSS RegEn8_0/DFFMUX_6/mux_0/AND2_1/NAND2_0/a_10_8# 2 4 831 604
n a6 RegEn8_0/DFFMUX_6/mux_0/AND2_1/NAND2_0/a_10_8# RegEn8_0/DFFMUX_6/mux_0/AND2_1/INV_0/A 2 4 841 604
p a6 RegEn8_0/DFFMUX_6/mux_0/AND2_1/INV_0/A VDD 2 4 841 640
n RegEn8_0/DFFMUX_6/mux_0/AND2_1/INV_0/A VSS RegEn8_0/DFFMUX_6/mux_0/OR2_0/A 2 4 858 604
p RegEn8_0/DFFMUX_6/mux_0/AND2_1/INV_0/A VDD RegEn8_0/DFFMUX_6/mux_0/OR2_0/A 2 8 858 636
n en VSS RegEn8_0/DFFMUX_6/mux_0/INV_0/Y 2 4 770 604
p en VDD RegEn8_0/DFFMUX_6/mux_0/INV_0/Y 2 8 770 636
n RST RegEn8_0/DFFMUX_7/DFlipFlop_0/NAND3_0/a_9_8# RegEn8_0/DFFMUX_7/DFlipFlop_0/NAND3_0/a_17_8# 2 4 922 712
p RST RegEn8_0/DFFMUX_7/DFlipFlop_0/NAND3_3/B VDD 2 8 922 744
n RegEn8_0/DFFMUX_7/DFlipFlop_0/D VSS RegEn8_0/DFFMUX_7/DFlipFlop_0/NAND3_0/a_9_8# 2 4 914 712
p RegEn8_0/DFFMUX_7/DFlipFlop_0/NAND3_4/A VDD RegEn8_0/DFFMUX_7/DFlipFlop_0/NAND3_3/B 2 8 934 744
p RegEn8_0/DFFMUX_7/DFlipFlop_0/D VDD RegEn8_0/DFFMUX_7/DFlipFlop_0/NAND3_3/B 2 8 914 744
n RegEn8_0/DFFMUX_7/DFlipFlop_0/NAND3_4/A RegEn8_0/DFFMUX_7/DFlipFlop_0/NAND3_0/a_17_8# RegEn8_0/DFFMUX_7/DFlipFlop_0/NAND3_3/B 2 4 934 712
n CLK RegEn8_0/DFFMUX_7/DFlipFlop_0/NAND3_1/a_9_8# RegEn8_0/DFFMUX_7/DFlipFlop_0/NAND3_1/a_17_8# 2 4 958 712
p CLK RegEn8_0/DFFMUX_7/DFlipFlop_0/NAND3_4/A VDD 2 8 958 744
n RegEn8_0/DFFMUX_7/DFlipFlop_0/NAND3_3/B VSS RegEn8_0/DFFMUX_7/DFlipFlop_0/NAND3_1/a_9_8# 2 4 950 712
p RegEn8_0/DFFMUX_7/DFlipFlop_0/NAND3_5/B VDD RegEn8_0/DFFMUX_7/DFlipFlop_0/NAND3_4/A 2 8 970 744
p RegEn8_0/DFFMUX_7/DFlipFlop_0/NAND3_3/B VDD RegEn8_0/DFFMUX_7/DFlipFlop_0/NAND3_4/A 2 8 950 744
n RegEn8_0/DFFMUX_7/DFlipFlop_0/NAND3_5/B RegEn8_0/DFFMUX_7/DFlipFlop_0/NAND3_1/a_17_8# RegEn8_0/DFFMUX_7/DFlipFlop_0/NAND3_4/A 2 4 970 712
n RST RegEn8_0/DFFMUX_7/DFlipFlop_0/NAND3_2/a_9_8# RegEn8_0/DFFMUX_7/DFlipFlop_0/NAND3_2/a_17_8# 2 4 994 712
p RST RegEn8_0/DFFMUX_7/DFlipFlop_0/NAND3_5/B VDD 2 8 994 744
n CLK VSS RegEn8_0/DFFMUX_7/DFlipFlop_0/NAND3_2/a_9_8# 2 4 986 712
p RegEn8_0/DFFMUX_7/DFlipFlop_0/NAND3_3/Y VDD RegEn8_0/DFFMUX_7/DFlipFlop_0/NAND3_5/B 2 8 1006 744
p CLK VDD RegEn8_0/DFFMUX_7/DFlipFlop_0/NAND3_5/B 2 8 986 744
n RegEn8_0/DFFMUX_7/DFlipFlop_0/NAND3_3/Y RegEn8_0/DFFMUX_7/DFlipFlop_0/NAND3_2/a_17_8# RegEn8_0/DFFMUX_7/DFlipFlop_0/NAND3_5/B 2 4 1006 712
n RegEn8_0/DFFMUX_7/DFlipFlop_0/NAND3_3/B RegEn8_0/DFFMUX_7/DFlipFlop_0/NAND3_3/a_9_8# RegEn8_0/DFFMUX_7/DFlipFlop_0/NAND3_3/a_17_8# 2 4 1030 712
p RegEn8_0/DFFMUX_7/DFlipFlop_0/NAND3_3/B RegEn8_0/DFFMUX_7/DFlipFlop_0/NAND3_3/Y VDD 2 8 1030 744
n RegEn8_0/DFFMUX_7/DFlipFlop_0/NAND3_5/B VSS RegEn8_0/DFFMUX_7/DFlipFlop_0/NAND3_3/a_9_8# 2 4 1022 712
p VDD VDD RegEn8_0/DFFMUX_7/DFlipFlop_0/NAND3_3/Y 2 8 1042 744
p RegEn8_0/DFFMUX_7/DFlipFlop_0/NAND3_5/B VDD RegEn8_0/DFFMUX_7/DFlipFlop_0/NAND3_3/Y 2 8 1022 744
n VDD RegEn8_0/DFFMUX_7/DFlipFlop_0/NAND3_3/a_17_8# RegEn8_0/DFFMUX_7/DFlipFlop_0/NAND3_3/Y 2 4 1042 712
n RST RegEn8_0/DFFMUX_7/DFlipFlop_0/NAND3_4/a_9_8# RegEn8_0/DFFMUX_7/DFlipFlop_0/NAND3_4/a_17_8# 2 4 1066 712
p RST RegEn8_0/Q7b VDD 2 8 1066 744
n RegEn8_0/DFFMUX_7/DFlipFlop_0/NAND3_4/A VSS RegEn8_0/DFFMUX_7/DFlipFlop_0/NAND3_4/a_9_8# 2 4 1058 712
p Q7 VDD RegEn8_0/Q7b 2 8 1078 744
p RegEn8_0/DFFMUX_7/DFlipFlop_0/NAND3_4/A VDD RegEn8_0/Q7b 2 8 1058 744
n Q7 RegEn8_0/DFFMUX_7/DFlipFlop_0/NAND3_4/a_17_8# RegEn8_0/Q7b 2 4 1078 712
n RegEn8_0/DFFMUX_7/DFlipFlop_0/NAND3_5/B RegEn8_0/DFFMUX_7/DFlipFlop_0/NAND3_5/a_9_8# RegEn8_0/DFFMUX_7/DFlipFlop_0/NAND3_5/a_17_8# 2 4 1102 712
p RegEn8_0/DFFMUX_7/DFlipFlop_0/NAND3_5/B Q7 VDD 2 8 1102 744
n RegEn8_0/Q7b VSS RegEn8_0/DFFMUX_7/DFlipFlop_0/NAND3_5/a_9_8# 2 4 1094 712
p VDD VDD Q7 2 8 1114 744
p RegEn8_0/Q7b VDD Q7 2 8 1094 744
n VDD RegEn8_0/DFFMUX_7/DFlipFlop_0/NAND3_5/a_17_8# Q7 2 4 1114 712
n RegEn8_0/DFFMUX_7/mux_0/OR2_0/B RegEn8_0/DFFMUX_7/mux_0/OR2_0/INV_0/A VSS 2 4 882 712
p RegEn8_0/DFFMUX_7/mux_0/OR2_0/B RegEn8_0/DFFMUX_7/mux_0/OR2_0/NOR2_0/a_9_32# RegEn8_0/DFFMUX_7/mux_0/OR2_0/INV_0/A 2 16 882 736
n RegEn8_0/DFFMUX_7/mux_0/OR2_0/A VSS RegEn8_0/DFFMUX_7/mux_0/OR2_0/INV_0/A 2 4 874 712
p RegEn8_0/DFFMUX_7/mux_0/OR2_0/A VDD RegEn8_0/DFFMUX_7/mux_0/OR2_0/NOR2_0/a_9_32# 2 16 874 736
n RegEn8_0/DFFMUX_7/mux_0/OR2_0/INV_0/A VSS RegEn8_0/DFFMUX_7/DFlipFlop_0/D 2 4 898 712
p RegEn8_0/DFFMUX_7/mux_0/OR2_0/INV_0/A VDD RegEn8_0/DFFMUX_7/DFlipFlop_0/D 2 8 898 744
p RegEn8_0/DFFMUX_7/mux_0/INV_0/Y VDD RegEn8_0/DFFMUX_7/mux_0/AND2_0/INV_0/A 2 4 787 748
n RegEn8_0/DFFMUX_7/mux_0/INV_0/Y VSS RegEn8_0/DFFMUX_7/mux_0/AND2_0/NAND2_0/a_10_8# 2 4 787 712
n Q7 RegEn8_0/DFFMUX_7/mux_0/AND2_0/NAND2_0/a_10_8# RegEn8_0/DFFMUX_7/mux_0/AND2_0/INV_0/A 2 4 797 712
p Q7 RegEn8_0/DFFMUX_7/mux_0/AND2_0/INV_0/A VDD 2 4 797 748
n RegEn8_0/DFFMUX_7/mux_0/AND2_0/INV_0/A VSS RegEn8_0/DFFMUX_7/mux_0/OR2_0/B 2 4 814 712
p RegEn8_0/DFFMUX_7/mux_0/AND2_0/INV_0/A VDD RegEn8_0/DFFMUX_7/mux_0/OR2_0/B 2 8 814 744
p en VDD RegEn8_0/DFFMUX_7/mux_0/AND2_1/INV_0/A 2 4 831 748
n en VSS RegEn8_0/DFFMUX_7/mux_0/AND2_1/NAND2_0/a_10_8# 2 4 831 712
n a7 RegEn8_0/DFFMUX_7/mux_0/AND2_1/NAND2_0/a_10_8# RegEn8_0/DFFMUX_7/mux_0/AND2_1/INV_0/A 2 4 841 712
p a7 RegEn8_0/DFFMUX_7/mux_0/AND2_1/INV_0/A VDD 2 4 841 748
n RegEn8_0/DFFMUX_7/mux_0/AND2_1/INV_0/A VSS RegEn8_0/DFFMUX_7/mux_0/OR2_0/A 2 4 858 712
p RegEn8_0/DFFMUX_7/mux_0/AND2_1/INV_0/A VDD RegEn8_0/DFFMUX_7/mux_0/OR2_0/A 2 8 858 744
n en VSS RegEn8_0/DFFMUX_7/mux_0/INV_0/Y 2 4 770 712
p en VDD RegEn8_0/DFFMUX_7/mux_0/INV_0/Y 2 8 770 744
n rot1 VSS rot1` 2 4 414 489
p rot1 VDD rot1` 2 8 414 521
C 8BitAdder_0/FullAdder_2/C Q2 3.43
C VDD RegEn8_0/DFFMUX_5/DFlipFlop_0/NAND3_5/B 2.62
C RST RegEn8_0/DFFMUX_6/DFlipFlop_0/NAND3_4/A 2.72
C RotationDetector_0/A3O2DFF_0/DFlipFlop_0/NAND3_4/A RST 2.72
C Q6 Q7 21.48
C RotationDetector_1/A3O2DFF_0/DFlipFlop_0/NAND3_4/A RST 2.72
C 8BitAdder_0/FullAdder_4/INV_1/A 8BitAdder_0/FullAdder_4/C 3.00
C Q2 VDD 15.14
C Q2 Q3 25.34
C RegEn8_0/DFFMUX_2/DFlipFlop_0/NAND3_4/A VSS 2.33
C 8BitAdder_0/FullAdder_7/INV_1/A 8BitAdder_0/FullAdder_7/C 3.00
C 8BitAdder_0/FullAdder_4/C Q4 3.43
C s1` VSS 2.06
C q1b VSS 2.03
C q2 q2b 11.22
C s2` VSS 2.19
C q1b bwd 3.43
C Q1 VSS 3.33
C s1 s1` 11.22
C s2` fwd 3.43
C VDD Q5 15.13
C rot1` VDD 21.94
C RegEn8_0/DFFMUX_0/DFlipFlop_0/NAND3_4/A VSS 2.33
C r2r` RST 2.01
C RotationDetector_1/INV_0/Y RST 2.01
C rot1` Q3 5.48
C RegEn8_0/DFFMUX_5/DFlipFlop_0/NAND3_4/A VSS 2.33
C RegEn8_0/DFFMUX_0/DFlipFlop_0/NAND3_5/B VDD 2.62
C CLK RST 39.92
C 8BitAdder_0/FullAdder_0/INV_1/A VSS 3.71
C Q4 VSS 3.09
C 8BitAdder_0/FullAdder_7/C VDD 2.15
C r2r` VDD 7.79
C 8BitAdder_0/FullAdder_7/INV_1/A VDD 4.02
C RotationDetector_0/2A4O2DFF_0/DFlipFlop_0/NAND3_4/A VSS 2.33
C RotationDetector_1/INV_0/Y VDD 7.79
C RegEn8_0/DFFMUX_3/DFlipFlop_0/NAND3_5/B VDD 2.62
C RotationDetector_1/2A4O2DFF_0/DFlipFlop_0/NAND3_4/A VSS 2.33
C RST RegEn8_0/DFFMUX_4/DFlipFlop_0/NAND3_4/A 2.72
C q2 VSS 2.42
C Q5 Q6 22.45
C rot1` Q6 4.70
C RST VDD 18.13
C bwd fwd 2.45
C s1 VSS 2.79
C 8BitAdder_0/FullAdder_5/C Q5 3.43
C CLK VDD 13.81
C VSS Q7 3.09
C 8BitAdder_0/FullAdder_2/C VDD 2.15
C Q1 Q2 26.32
C 8BitAdder_0/FullAdder_1/C VDD 2.12
C 8BitAdder_0/FullAdder_3/INV_1/A 8BitAdder_0/FullAdder_3/C 3.00
C VDD RegEn8_0/DFFMUX_6/DFlipFlop_0/NAND3_5/B 2.62
C RotationDetector_0/2A4O2DFF_0/DFlipFlop_0/NAND3_5/B VDD 2.62
C RST RegEn8_0/DFFMUX_7/DFlipFlop_0/NAND3_4/A 2.72
C 8BitAdder_0/FullAdder_6/C VDD 2.15
C RotationDetector_1/2A4O2DFF_0/DFlipFlop_0/NAND3_5/B VDD 2.62
C RegEn8_0/DFFMUX_1/DFlipFlop_0/NAND3_4/A RST 2.72
C 8BitAdder_0/FullAdder_6/INV_1/A 8BitAdder_0/FullAdder_6/C 3.00
C 8BitAdder_0/FullAdder_6/INV_1/A VDD 4.02
C Q3 VDD 13.55
C q1 VDD 3.88
C s2 VDD 4.03
C Q0 RST 2.36
C rot1` Q1 5.95
C RegEn8_0/DFFMUX_3/DFlipFlop_0/NAND3_4/A VSS 2.33
C Q2 VSS 3.22
C 8BitAdder_0/FullAdder_6/C Q6 3.43
C VDD Q6 15.08
C RegEn8_0/DFFMUX_1/DFlipFlop_0/NAND3_5/B VDD 2.62
C Q0 VDD 22.65
C 8BitAdder_0/FullAdder_5/C VDD 2.15
C RegEn8_0/DFFMUX_2/DFlipFlop_0/NAND3_4/A RST 2.72
C Q4 Q5 23.41
C rot1` Q4 5.20
C RegEn8_0/DFFMUX_6/DFlipFlop_0/NAND3_4/A VSS 2.33
C RotationDetector_0/A3O2DFF_0/DFlipFlop_0/NAND3_4/A VSS 2.33
C en VDD 11.99
C RotationDetector_1/A3O2DFF_0/DFlipFlop_0/NAND3_4/A VSS 2.33
C 8BitAdder_0/FullAdder_5/INV_1/A VDD 4.02
C 8BitAdder_0/FullAdder_2/C 8BitAdder_0/FullAdder_2/INV_1/A 3.00
C q1b CLK 3.01
C Q5 VSS 3.09
C rot1` VSS 18.20
C s2` CLK 3.01
C RegEn8_0/DFFMUX_0/DFlipFlop_0/NAND3_4/A RST 2.72
C 8BitAdder_0/FullAdder_2/INV_1/A VDD 4.02
C VDD RegEn8_0/DFFMUX_4/DFlipFlop_0/NAND3_5/B 2.62
C 8BitAdder_0/FullAdder_1/INV_1/A 8BitAdder_0/FullAdder_1/C 2.96
C 8BitAdder_0/FullAdder_1/C Q1 3.43
C RST RegEn8_0/DFFMUX_5/DFlipFlop_0/NAND3_4/A 2.72
C rot1` Q7 4.45
C q2b VDD 3.31
C s1` VDD 3.59
C q1b VDD 2.81
C s2` VDD 2.97
C 8BitAdder_0/FullAdder_1/INV_1/A VDD 4.02
C Q1 VDD 15.21
C q1 q2b 11.18
C r2r` VSS 2.59
C 8BitAdder_0/FullAdder_4/C VDD 2.15
C RotationDetector_1/INV_0/Y VSS 2.63
C s2 s1` 11.18
C q1 q1b 8.33
C r2r` bwd 7.51
C q2 r2r` 4.60
C s2 s2` 8.33
C RotationDetector_1/INV_0/Y fwd 7.51
C RotationDetector_0/2A4O2DFF_0/DFlipFlop_0/NAND3_4/A RST 2.72
C 8BitAdder_0/FullAdder_5/INV_1/A 8BitAdder_0/FullAdder_5/C 3.00
C s1 RotationDetector_1/INV_0/Y 4.60
C 8BitAdder_0/FullAdder_4/INV_1/A VDD 4.02
C RotationDetector_1/2A4O2DFF_0/DFlipFlop_0/NAND3_4/A RST 2.72
C 8BitAdder_0/FullAdder_7/C Q7 3.43
C RST VSS 5.80
C RotationDetector_0/A3O2DFF_0/DFlipFlop_0/NAND3_5/B VDD 6.01
C VDD RegEn8_0/DFFMUX_7/DFlipFlop_0/NAND3_5/B 2.62
C RotationDetector_1/A3O2DFF_0/DFlipFlop_0/NAND3_5/B VDD 6.01
C CLK VSS 5.21
C 8BitAdder_0/FullAdder_0/INV_1/A VDD 2.32
C VDD Q4 15.18
C Q3 Q4 24.38
C rot1` Q2 5.70
C RegEn8_0/DFFMUX_4/DFlipFlop_0/NAND3_4/A VSS 2.33
C Q0 Q1 27.77
C VDD VSS 23.44
C bwd VDD 2.61
C fwd VDD 2.91
C q2 VDD 3.10
C s1 VDD 3.46
C 8BitAdder_0/FullAdder_3/C VDD 2.15
C Q3 VSS 3.24
C 8BitAdder_0/FullAdder_3/C Q3 3.43
C 8BitAdder_0/FullAdder_3/INV_1/A VDD 4.02
C VDD Q7 15.03
C RegEn8_0/DFFMUX_2/DFlipFlop_0/NAND3_5/B VDD 2.62
C RegEn8_0/DFFMUX_3/DFlipFlop_0/NAND3_4/A RST 2.72
C rot1` Q5 5.18
C RegEn8_0/DFFMUX_7/DFlipFlop_0/NAND3_4/A VSS 2.33
C RegEn8_0/DFFMUX_1/DFlipFlop_0/NAND3_4/A VSS 2.33
C q1b q2b 2.46
C s2` s1` 2.46
C Q6 VSS 3.09
C Q0 VSS 6.85
C en VSS 12.17
R RegEn8_0/DFFMUX_7/mux_0/OR2_0/A 63
= RegEn8_0/DFFMUX_7/mux_0/OR2_0/A RegEn8_0/DFFMUX_7/mux_0/OR2_0/NOR2_0/A
= RegEn8_0/DFFMUX_7/mux_0/OR2_0/A RegEn8_0/DFFMUX_7/mux_0/AND2_1/Y
= RegEn8_0/DFFMUX_7/mux_0/OR2_0/A RegEn8_0/DFFMUX_7/mux_0/m1_86_16#
= RegEn8_0/DFFMUX_7/mux_0/OR2_0/A RegEn8_0/DFFMUX_7/mux_0/AND2_1/INV_0/Y
C RegEn8_0/DFFMUX_7/mux_0/AND2_1/INV_0/A GND 2.02
R RegEn8_0/DFFMUX_7/mux_0/AND2_1/INV_0/A 65
= RegEn8_0/DFFMUX_7/mux_0/AND2_1/INV_0/A RegEn8_0/DFFMUX_7/mux_0/AND2_1/NAND2_0/Y
= RegEn8_0/DFFMUX_7/mux_0/AND2_1/INV_0/A RegEn8_0/DFFMUX_7/mux_0/AND2_1/m1_29_16#
C a7 GND 6.36
R a7 70
= a7 8BitAdder_0/S7
= a7 8BitAdder_0/FullAdder_7/S
= a7 8BitAdder_0/FullAdder_7/INV_0/Y
= a7 RegEn8_0/D7
= a7 RegEn8_0/DFFMUX_7/D
= a7 RegEn8_0/DFFMUX_7/m2_73_n24#
= a7 RegEn8_0/DFFMUX_7/mux_0/B
= a7 RegEn8_0/DFFMUX_7/mux_0/AND2_1/B
= a7 RegEn8_0/DFFMUX_7/mux_0/AND2_1/NAND2_0/B
C RegEn8_0/DFFMUX_7/mux_0/OR2_0/B GND 3.77
R RegEn8_0/DFFMUX_7/mux_0/OR2_0/B 66
= RegEn8_0/DFFMUX_7/mux_0/OR2_0/B RegEn8_0/DFFMUX_7/mux_0/OR2_0/NOR2_0/B
= RegEn8_0/DFFMUX_7/mux_0/OR2_0/B RegEn8_0/DFFMUX_7/mux_0/AND2_0/Y
= RegEn8_0/DFFMUX_7/mux_0/OR2_0/B RegEn8_0/DFFMUX_7/mux_0/m1_38_n16#
= RegEn8_0/DFFMUX_7/mux_0/OR2_0/B RegEn8_0/DFFMUX_7/mux_0/AND2_0/INV_0/Y
C RegEn8_0/DFFMUX_7/mux_0/AND2_0/INV_0/A GND 2.02
R RegEn8_0/DFFMUX_7/mux_0/AND2_0/INV_0/A 65
= RegEn8_0/DFFMUX_7/mux_0/AND2_0/INV_0/A RegEn8_0/DFFMUX_7/mux_0/AND2_0/NAND2_0/Y
= RegEn8_0/DFFMUX_7/mux_0/AND2_0/INV_0/A RegEn8_0/DFFMUX_7/mux_0/AND2_0/m1_29_16#
C Q7 GND 44.64
R Q7 422
= Q7 8BitAdder_0/B7
= Q7 8BitAdder_0/FullAdder_7/B
= Q7 8BitAdder_0/FullAdder_7/MIRROR_ADDER_0/B
= Q7 8BitAdder_0/FullAdder_7/m1_112_n16#
= Q7 RegEn8_0/Q7
= Q7 RegEn8_0/DFFMUX_7/Q
= Q7 RegEn8_0/DFFMUX_7/DFlipFlop_0/Q
= Q7 RegEn8_0/DFFMUX_7/DFlipFlop_0/NAND3_5/Y
= Q7 RegEn8_0/DFFMUX_7/DFlipFlop_0/NAND3_4/C
= Q7 RegEn8_0/DFFMUX_7/mux_0/A
= Q7 RegEn8_0/DFFMUX_7/m1_0_n16#
= Q7 RegEn8_0/DFFMUX_7/m1_29_n48#
= Q7 RegEn8_0/DFFMUX_7/mux_0/AND2_0/B
= Q7 RegEn8_0/DFFMUX_7/mux_0/AND2_0/NAND2_0/B
C RegEn8_0/DFFMUX_7/mux_0/INV_0/Y GND 2.06
R RegEn8_0/DFFMUX_7/mux_0/INV_0/Y 64
= RegEn8_0/DFFMUX_7/mux_0/INV_0/Y RegEn8_0/DFFMUX_7/mux_0/m1_n2_26#
= RegEn8_0/DFFMUX_7/mux_0/INV_0/Y RegEn8_0/DFFMUX_7/mux_0/AND2_0/A
= RegEn8_0/DFFMUX_7/mux_0/INV_0/Y RegEn8_0/DFFMUX_7/mux_0/AND2_0/NAND2_0/A
C RegEn8_0/DFFMUX_7/DFlipFlop_0/D GND 2.19
R RegEn8_0/DFFMUX_7/DFlipFlop_0/D 64
= RegEn8_0/DFFMUX_7/DFlipFlop_0/D RegEn8_0/DFFMUX_7/DFlipFlop_0/NAND3_0/A
= RegEn8_0/DFFMUX_7/DFlipFlop_0/D RegEn8_0/DFFMUX_7/mux_0/OR2_0/Y
= RegEn8_0/DFFMUX_7/DFlipFlop_0/D RegEn8_0/DFFMUX_7/m1_142_24#
= RegEn8_0/DFFMUX_7/DFlipFlop_0/D RegEn8_0/DFFMUX_7/mux_0/m1_122_16#
= RegEn8_0/DFFMUX_7/DFlipFlop_0/D RegEn8_0/DFFMUX_7/mux_0/OR2_0/INV_0/Y
R RegEn8_0/DFFMUX_7/mux_0/OR2_0/INV_0/A 68
= RegEn8_0/DFFMUX_7/mux_0/OR2_0/INV_0/A RegEn8_0/DFFMUX_7/mux_0/OR2_0/NOR2_0/Y
= RegEn8_0/DFFMUX_7/mux_0/OR2_0/INV_0/A RegEn8_0/DFFMUX_7/mux_0/OR2_0/m1_10_28#
C RegEn8_0/Q7b GND 2.86
R RegEn8_0/Q7b 75
= RegEn8_0/Q7b RegEn8_0/DFFMUX_7/Qb
= RegEn8_0/Q7b RegEn8_0/DFFMUX_7/DFlipFlop_0/Qb
= RegEn8_0/Q7b RegEn8_0/DFFMUX_7/DFlipFlop_0/NAND3_4/Y
= RegEn8_0/Q7b RegEn8_0/DFFMUX_7/DFlipFlop_0/NAND3_5/A
C RegEn8_0/DFFMUX_7/DFlipFlop_0/NAND3_5/B GND 8.91
R RegEn8_0/DFFMUX_7/DFlipFlop_0/NAND3_5/B 201
= RegEn8_0/DFFMUX_7/DFlipFlop_0/NAND3_5/B RegEn8_0/DFFMUX_7/DFlipFlop_0/NAND3_3/A
= RegEn8_0/DFFMUX_7/DFlipFlop_0/NAND3_5/B RegEn8_0/DFFMUX_7/DFlipFlop_0/NAND3_2/Y
= RegEn8_0/DFFMUX_7/DFlipFlop_0/NAND3_5/B RegEn8_0/DFFMUX_7/DFlipFlop_0/NAND3_1/C
= RegEn8_0/DFFMUX_7/DFlipFlop_0/NAND3_5/B RegEn8_0/DFFMUX_7/DFlipFlop_0/m1_58_n40#
C RegEn8_0/DFFMUX_7/DFlipFlop_0/NAND3_3/Y GND 3.79
R RegEn8_0/DFFMUX_7/DFlipFlop_0/NAND3_3/Y 77
= RegEn8_0/DFFMUX_7/DFlipFlop_0/NAND3_3/Y RegEn8_0/DFFMUX_7/DFlipFlop_0/NAND3_2/C
= RegEn8_0/DFFMUX_7/DFlipFlop_0/NAND3_3/Y RegEn8_0/DFFMUX_7/DFlipFlop_0/m1_94_n24#
C RegEn8_0/DFFMUX_7/DFlipFlop_0/NAND3_4/A GND 6.89
R RegEn8_0/DFFMUX_7/DFlipFlop_0/NAND3_4/A 139
= RegEn8_0/DFFMUX_7/DFlipFlop_0/NAND3_4/A RegEn8_0/DFFMUX_7/DFlipFlop_0/NAND3_1/Y
= RegEn8_0/DFFMUX_7/DFlipFlop_0/NAND3_4/A RegEn8_0/DFFMUX_7/DFlipFlop_0/NAND3_0/C
= RegEn8_0/DFFMUX_7/DFlipFlop_0/NAND3_4/A RegEn8_0/DFFMUX_7/DFlipFlop_0/m1_22_n8#
C RegEn8_0/DFFMUX_7/DFlipFlop_0/NAND3_3/B GND 6.01
R RegEn8_0/DFFMUX_7/DFlipFlop_0/NAND3_3/B 138
= RegEn8_0/DFFMUX_7/DFlipFlop_0/NAND3_3/B RegEn8_0/DFFMUX_7/DFlipFlop_0/NAND3_1/A
= RegEn8_0/DFFMUX_7/DFlipFlop_0/NAND3_3/B RegEn8_0/DFFMUX_7/DFlipFlop_0/NAND3_0/Y
= RegEn8_0/DFFMUX_7/DFlipFlop_0/NAND3_3/B RegEn8_0/DFFMUX_7/DFlipFlop_0/m1_30_n32#
R RegEn8_0/DFFMUX_6/mux_0/OR2_0/A 63
= RegEn8_0/DFFMUX_6/mux_0/OR2_0/A RegEn8_0/DFFMUX_6/mux_0/OR2_0/NOR2_0/A
= RegEn8_0/DFFMUX_6/mux_0/OR2_0/A RegEn8_0/DFFMUX_6/mux_0/AND2_1/Y
= RegEn8_0/DFFMUX_6/mux_0/OR2_0/A RegEn8_0/DFFMUX_6/mux_0/m1_86_16#
= RegEn8_0/DFFMUX_6/mux_0/OR2_0/A RegEn8_0/DFFMUX_6/mux_0/AND2_1/INV_0/Y
C RegEn8_0/DFFMUX_6/mux_0/AND2_1/INV_0/A GND 2.02
R RegEn8_0/DFFMUX_6/mux_0/AND2_1/INV_0/A 65
= RegEn8_0/DFFMUX_6/mux_0/AND2_1/INV_0/A RegEn8_0/DFFMUX_6/mux_0/AND2_1/NAND2_0/Y
= RegEn8_0/DFFMUX_6/mux_0/AND2_1/INV_0/A RegEn8_0/DFFMUX_6/mux_0/AND2_1/m1_29_16#
C a6 GND 7.29
R a6 69
= a6 8BitAdder_0/S6
= a6 8BitAdder_0/FullAdder_6/S
= a6 8BitAdder_0/FullAdder_6/INV_0/Y
= a6 RegEn8_0/D6
= a6 RegEn8_0/DFFMUX_6/D
= a6 RegEn8_0/DFFMUX_6/m2_73_n24#
= a6 RegEn8_0/DFFMUX_6/mux_0/B
= a6 RegEn8_0/DFFMUX_6/mux_0/AND2_1/B
= a6 RegEn8_0/DFFMUX_6/mux_0/AND2_1/NAND2_0/B
C RegEn8_0/DFFMUX_6/mux_0/OR2_0/B GND 3.77
R RegEn8_0/DFFMUX_6/mux_0/OR2_0/B 66
= RegEn8_0/DFFMUX_6/mux_0/OR2_0/B RegEn8_0/DFFMUX_6/mux_0/OR2_0/NOR2_0/B
= RegEn8_0/DFFMUX_6/mux_0/OR2_0/B RegEn8_0/DFFMUX_6/mux_0/AND2_0/Y
= RegEn8_0/DFFMUX_6/mux_0/OR2_0/B RegEn8_0/DFFMUX_6/mux_0/m1_38_n16#
= RegEn8_0/DFFMUX_6/mux_0/OR2_0/B RegEn8_0/DFFMUX_6/mux_0/AND2_0/INV_0/Y
C RegEn8_0/DFFMUX_6/mux_0/AND2_0/INV_0/A GND 2.02
R RegEn8_0/DFFMUX_6/mux_0/AND2_0/INV_0/A 65
= RegEn8_0/DFFMUX_6/mux_0/AND2_0/INV_0/A RegEn8_0/DFFMUX_6/mux_0/AND2_0/NAND2_0/Y
= RegEn8_0/DFFMUX_6/mux_0/AND2_0/INV_0/A RegEn8_0/DFFMUX_6/mux_0/AND2_0/m1_29_16#
C Q6 GND 45.91
R Q6 425
= Q6 8BitAdder_0/B6
= Q6 8BitAdder_0/FullAdder_6/B
= Q6 8BitAdder_0/FullAdder_6/MIRROR_ADDER_0/B
= Q6 8BitAdder_0/FullAdder_6/m1_112_n16#
= Q6 RegEn8_0/Q6
= Q6 RegEn8_0/DFFMUX_6/Q
= Q6 RegEn8_0/DFFMUX_6/DFlipFlop_0/Q
= Q6 RegEn8_0/DFFMUX_6/DFlipFlop_0/NAND3_5/Y
= Q6 RegEn8_0/DFFMUX_6/DFlipFlop_0/NAND3_4/C
= Q6 RegEn8_0/DFFMUX_6/mux_0/A
= Q6 RegEn8_0/DFFMUX_6/m1_0_n16#
= Q6 RegEn8_0/DFFMUX_6/m1_29_n48#
= Q6 RegEn8_0/DFFMUX_6/mux_0/AND2_0/B
= Q6 RegEn8_0/DFFMUX_6/mux_0/AND2_0/NAND2_0/B
C RegEn8_0/DFFMUX_6/mux_0/INV_0/Y GND 2.06
R RegEn8_0/DFFMUX_6/mux_0/INV_0/Y 64
= RegEn8_0/DFFMUX_6/mux_0/INV_0/Y RegEn8_0/DFFMUX_6/mux_0/m1_n2_26#
= RegEn8_0/DFFMUX_6/mux_0/INV_0/Y RegEn8_0/DFFMUX_6/mux_0/AND2_0/A
= RegEn8_0/DFFMUX_6/mux_0/INV_0/Y RegEn8_0/DFFMUX_6/mux_0/AND2_0/NAND2_0/A
C RegEn8_0/DFFMUX_6/DFlipFlop_0/D GND 2.19
R RegEn8_0/DFFMUX_6/DFlipFlop_0/D 64
= RegEn8_0/DFFMUX_6/DFlipFlop_0/D RegEn8_0/DFFMUX_6/DFlipFlop_0/NAND3_0/A
= RegEn8_0/DFFMUX_6/DFlipFlop_0/D RegEn8_0/DFFMUX_6/mux_0/OR2_0/Y
= RegEn8_0/DFFMUX_6/DFlipFlop_0/D RegEn8_0/DFFMUX_6/m1_142_24#
= RegEn8_0/DFFMUX_6/DFlipFlop_0/D RegEn8_0/DFFMUX_6/mux_0/m1_122_16#
= RegEn8_0/DFFMUX_6/DFlipFlop_0/D RegEn8_0/DFFMUX_6/mux_0/OR2_0/INV_0/Y
C VSS GND 197.43
R VSS 4931
= VSS 8BitAdder_0/Cin
= VSS 8BitAdder_0/FullAdder_0/C
= VSS 8BitAdder_0/FullAdder_0/MIRROR_ADDER_0/C
= VSS m2_610_n41#
= VSS m1_610_n69#
= VSS OR2_0/VSS
= VSS OR2_0/INV_0/VSS
= VSS OR2_0/NOR2_0/VSS
= VSS m1_447_209#
= VSS m1_384_209#
= VSS RotationDetector_0/VSS
= VSS RotationDetector_0/INV_0/VSS
= VSS RotationDetector_0/m1_n73_209#
= VSS RotationDetector_0/2AND4OR2_0/VSS
= VSS RotationDetector_0/2AND4OR2_0/AND4_0/VSS
= VSS RotationDetector_0/2AND4OR2_0/AND4_0/NAND4_0/VSS
= VSS RotationDetector_0/2AND4OR2_0/AND4_0/INV_0/VSS
= VSS RotationDetector_0/2AND4OR2_0/OR2_0/VSS
= VSS RotationDetector_0/2AND4OR2_0/OR2_0/INV_0/VSS
= VSS RotationDetector_0/2AND4OR2_0/OR2_0/NOR2_0/VSS
= VSS RotationDetector_0/2AND4OR2_0/AND4_1/VSS
= VSS RotationDetector_0/2AND4OR2_0/AND4_1/NAND4_0/VSS
= VSS RotationDetector_0/2AND4OR2_0/AND4_1/INV_0/VSS
= VSS RotationDetector_0/INV_1/VSS
= VSS RotationDetector_0/m1_n73_108#
= VSS RotationDetector_0/A3O2DFF_0/VSS
= VSS RotationDetector_0/A3O2DFF_0/A3A4O2_0/VSS
= VSS RotationDetector_0/A3O2DFF_0/DFlipFlop_0/VSS
= VSS RotationDetector_0/A3O2DFF_0/DFlipFlop_0/NAND3_0/VSS
= VSS RotationDetector_0/A3O2DFF_0/DFlipFlop_0/NAND3_5/VSS
= VSS RotationDetector_0/A3O2DFF_0/DFlipFlop_0/NAND3_1/VSS
= VSS RotationDetector_0/A3O2DFF_0/DFlipFlop_0/NAND3_2/VSS
= VSS RotationDetector_0/A3O2DFF_0/DFlipFlop_0/NAND3_3/VSS
= VSS RotationDetector_0/A3O2DFF_0/DFlipFlop_0/NAND3_4/VSS
= VSS RotationDetector_0/A3O2DFF_0/DFlipFlop_0/m1_186_0#
= VSS RotationDetector_0/A3O2DFF_0/A3A4O2_0/AND3_0/VSS
= VSS RotationDetector_0/A3O2DFF_0/A3A4O2_0/AND3_0/INV_0/VSS
= VSS RotationDetector_0/A3O2DFF_0/A3A4O2_0/AND3_0/NAND3_0/VSS
= VSS RotationDetector_0/A3O2DFF_0/A3A4O2_0/OR2_0/VSS
= VSS RotationDetector_0/A3O2DFF_0/A3A4O2_0/OR2_0/INV_0/VSS
= VSS RotationDetector_0/A3O2DFF_0/A3A4O2_0/OR2_0/NOR2_0/VSS
= VSS RotationDetector_0/A3O2DFF_0/A3A4O2_0/AND4_0/VSS
= VSS RotationDetector_0/A3O2DFF_0/A3A4O2_0/AND4_0/NAND4_0/VSS
= VSS RotationDetector_0/A3O2DFF_0/A3A4O2_0/AND4_0/INV_0/VSS
= VSS RotationDetector_0/2A4O2DFF_0/VSS
= VSS RotationDetector_0/2A4O2DFF_0/2AND4OR2_0/VSS
= VSS RotationDetector_0/2A4O2DFF_0/DFlipFlop_0/VSS
= VSS RotationDetector_0/2A4O2DFF_0/DFlipFlop_0/NAND3_0/VSS
= VSS RotationDetector_0/2A4O2DFF_0/DFlipFlop_0/NAND3_5/VSS
= VSS RotationDetector_0/2A4O2DFF_0/DFlipFlop_0/NAND3_1/VSS
= VSS RotationDetector_0/2A4O2DFF_0/DFlipFlop_0/NAND3_2/VSS
= VSS RotationDetector_0/2A4O2DFF_0/DFlipFlop_0/NAND3_3/VSS
= VSS RotationDetector_0/2A4O2DFF_0/DFlipFlop_0/NAND3_4/VSS
= VSS RotationDetector_0/2A4O2DFF_0/DFlipFlop_0/m1_186_0#
= VSS RotationDetector_0/2A4O2DFF_0/2AND4OR2_0/AND4_0/VSS
= VSS RotationDetector_0/2A4O2DFF_0/2AND4OR2_0/AND4_0/NAND4_0/VSS
= VSS RotationDetector_0/2A4O2DFF_0/2AND4OR2_0/AND4_0/INV_0/VSS
= VSS RotationDetector_0/2A4O2DFF_0/2AND4OR2_0/OR2_0/VSS
= VSS RotationDetector_0/2A4O2DFF_0/2AND4OR2_0/OR2_0/INV_0/VSS
= VSS RotationDetector_0/2A4O2DFF_0/2AND4OR2_0/OR2_0/NOR2_0/VSS
= VSS RotationDetector_0/2A4O2DFF_0/2AND4OR2_0/AND4_1/VSS
= VSS RotationDetector_0/2A4O2DFF_0/2AND4OR2_0/AND4_1/NAND4_0/VSS
= VSS RotationDetector_0/2A4O2DFF_0/2AND4OR2_0/AND4_1/INV_0/VSS
= VSS INV_0/VSS
= VSS 8BitAdder_0/VSS
= VSS m1_383_481#
= VSS 8BitAdder_0/FullAdder_7/VSS
= VSS 8BitAdder_0/FullAdder_7/INV_0/VSS
= VSS 8BitAdder_0/FullAdder_7/INV_1/VSS
= VSS 8BitAdder_0/FullAdder_7/MIRROR_ADDER_0/VSS
= VSS 8BitAdder_0/FullAdder_6/VSS
= VSS 8BitAdder_0/FullAdder_6/INV_0/VSS
= VSS 8BitAdder_0/FullAdder_6/INV_1/VSS
= VSS 8BitAdder_0/FullAdder_6/MIRROR_ADDER_0/VSS
= VSS 8BitAdder_0/FullAdder_5/VSS
= VSS 8BitAdder_0/FullAdder_5/INV_0/VSS
= VSS 8BitAdder_0/FullAdder_5/INV_1/VSS
= VSS 8BitAdder_0/FullAdder_5/MIRROR_ADDER_0/VSS
= VSS 8BitAdder_0/FullAdder_4/VSS
= VSS 8BitAdder_0/FullAdder_4/INV_0/VSS
= VSS 8BitAdder_0/FullAdder_4/INV_1/VSS
= VSS 8BitAdder_0/FullAdder_4/MIRROR_ADDER_0/VSS
= VSS 8BitAdder_0/FullAdder_2/VSS
= VSS 8BitAdder_0/FullAdder_2/INV_0/VSS
= VSS 8BitAdder_0/FullAdder_2/INV_1/VSS
= VSS 8BitAdder_0/FullAdder_2/MIRROR_ADDER_0/VSS
= VSS 8BitAdder_0/FullAdder_3/VSS
= VSS 8BitAdder_0/FullAdder_3/INV_0/VSS
= VSS 8BitAdder_0/FullAdder_3/INV_1/VSS
= VSS 8BitAdder_0/FullAdder_3/MIRROR_ADDER_0/VSS
= VSS 8BitAdder_0/FullAdder_1/VSS
= VSS 8BitAdder_0/FullAdder_1/INV_0/VSS
= VSS 8BitAdder_0/FullAdder_1/INV_1/VSS
= VSS 8BitAdder_0/FullAdder_1/MIRROR_ADDER_0/VSS
= VSS 8BitAdder_0/FullAdder_0/VSS
= VSS 8BitAdder_0/FullAdder_0/INV_0/VSS
= VSS 8BitAdder_0/FullAdder_0/INV_1/VSS
= VSS 8BitAdder_0/FullAdder_0/MIRROR_ADDER_0/VSS
= VSS RotationDetector_1/VSS
= VSS m1_384_582#
= VSS RotationDetector_1/INV_0/VSS
= VSS RotationDetector_1/m1_n73_209#
= VSS RotationDetector_1/2AND4OR2_0/VSS
= VSS RotationDetector_1/2AND4OR2_0/AND4_0/VSS
= VSS RotationDetector_1/2AND4OR2_0/AND4_0/NAND4_0/VSS
= VSS RotationDetector_1/2AND4OR2_0/AND4_0/INV_0/VSS
= VSS RotationDetector_1/2AND4OR2_0/OR2_0/VSS
= VSS RotationDetector_1/2AND4OR2_0/OR2_0/INV_0/VSS
= VSS RotationDetector_1/2AND4OR2_0/OR2_0/NOR2_0/VSS
= VSS RotationDetector_1/2AND4OR2_0/AND4_1/VSS
= VSS RotationDetector_1/2AND4OR2_0/AND4_1/NAND4_0/VSS
= VSS RotationDetector_1/2AND4OR2_0/AND4_1/INV_0/VSS
= VSS RotationDetector_1/INV_1/VSS
= VSS RotationDetector_1/m1_n73_108#
= VSS RotationDetector_1/A3O2DFF_0/VSS
= VSS RotationDetector_1/A3O2DFF_0/A3A4O2_0/VSS
= VSS RotationDetector_1/A3O2DFF_0/DFlipFlop_0/VSS
= VSS RotationDetector_1/A3O2DFF_0/DFlipFlop_0/NAND3_0/VSS
= VSS RotationDetector_1/A3O2DFF_0/DFlipFlop_0/NAND3_5/VSS
= VSS RotationDetector_1/A3O2DFF_0/DFlipFlop_0/NAND3_1/VSS
= VSS RotationDetector_1/A3O2DFF_0/DFlipFlop_0/NAND3_2/VSS
= VSS RotationDetector_1/A3O2DFF_0/DFlipFlop_0/NAND3_3/VSS
= VSS RotationDetector_1/A3O2DFF_0/DFlipFlop_0/NAND3_4/VSS
= VSS RotationDetector_1/A3O2DFF_0/DFlipFlop_0/m1_186_0#
= VSS RotationDetector_1/A3O2DFF_0/A3A4O2_0/AND3_0/VSS
= VSS RotationDetector_1/A3O2DFF_0/A3A4O2_0/AND3_0/INV_0/VSS
= VSS RotationDetector_1/A3O2DFF_0/A3A4O2_0/AND3_0/NAND3_0/VSS
= VSS RotationDetector_1/A3O2DFF_0/A3A4O2_0/OR2_0/VSS
= VSS RotationDetector_1/A3O2DFF_0/A3A4O2_0/OR2_0/INV_0/VSS
= VSS RotationDetector_1/A3O2DFF_0/A3A4O2_0/OR2_0/NOR2_0/VSS
= VSS RotationDetector_1/A3O2DFF_0/A3A4O2_0/AND4_0/VSS
= VSS RotationDetector_1/A3O2DFF_0/A3A4O2_0/AND4_0/NAND4_0/VSS
= VSS RotationDetector_1/A3O2DFF_0/A3A4O2_0/AND4_0/INV_0/VSS
= VSS RotationDetector_1/2A4O2DFF_0/VSS
= VSS RotationDetector_1/2A4O2DFF_0/2AND4OR2_0/VSS
= VSS RotationDetector_1/2A4O2DFF_0/DFlipFlop_0/VSS
= VSS RotationDetector_1/2A4O2DFF_0/DFlipFlop_0/NAND3_0/VSS
= VSS RotationDetector_1/2A4O2DFF_0/DFlipFlop_0/NAND3_5/VSS
= VSS RotationDetector_1/2A4O2DFF_0/DFlipFlop_0/NAND3_1/VSS
= VSS RotationDetector_1/2A4O2DFF_0/DFlipFlop_0/NAND3_2/VSS
= VSS RotationDetector_1/2A4O2DFF_0/DFlipFlop_0/NAND3_3/VSS
= VSS RotationDetector_1/2A4O2DFF_0/DFlipFlop_0/NAND3_4/VSS
= VSS RotationDetector_1/2A4O2DFF_0/DFlipFlop_0/m1_186_0#
= VSS RotationDetector_1/2A4O2DFF_0/2AND4OR2_0/AND4_0/VSS
= VSS RotationDetector_1/2A4O2DFF_0/2AND4OR2_0/AND4_0/NAND4_0/VSS
= VSS RotationDetector_1/2A4O2DFF_0/2AND4OR2_0/AND4_0/INV_0/VSS
= VSS RotationDetector_1/2A4O2DFF_0/2AND4OR2_0/OR2_0/VSS
= VSS RotationDetector_1/2A4O2DFF_0/2AND4OR2_0/OR2_0/INV_0/VSS
= VSS RotationDetector_1/2A4O2DFF_0/2AND4OR2_0/OR2_0/NOR2_0/VSS
= VSS RotationDetector_1/2A4O2DFF_0/2AND4OR2_0/AND4_1/VSS
= VSS RotationDetector_1/2A4O2DFF_0/2AND4OR2_0/AND4_1/NAND4_0/VSS
= VSS RotationDetector_1/2A4O2DFF_0/2AND4OR2_0/AND4_1/INV_0/VSS
= VSS RegEn8_0/VSS
= VSS m1_749_23#
= VSS RegEn8_0/m1_0_108#
= VSS RegEn8_0/DFFMUX_1/VSS
= VSS RegEn8_0/DFFMUX_1/m2_330_n48#
= VSS RegEn8_0/DFFMUX_1/mux_0/VSS
= VSS RegEn8_0/DFFMUX_1/DFlipFlop_0/VSS
= VSS RegEn8_0/DFFMUX_1/DFlipFlop_0/NAND3_0/VSS
= VSS RegEn8_0/DFFMUX_1/DFlipFlop_0/NAND3_5/VSS
= VSS RegEn8_0/DFFMUX_1/DFlipFlop_0/NAND3_1/VSS
= VSS RegEn8_0/DFFMUX_1/DFlipFlop_0/NAND3_2/VSS
= VSS RegEn8_0/DFFMUX_1/DFlipFlop_0/NAND3_3/VSS
= VSS RegEn8_0/DFFMUX_1/DFlipFlop_0/NAND3_4/VSS
= VSS RegEn8_0/DFFMUX_1/DFlipFlop_0/m1_186_0#
= VSS RegEn8_0/DFFMUX_1/mux_0/AND2_0/VSS
= VSS RegEn8_0/DFFMUX_1/mux_0/AND2_0/NAND2_0/VSS
= VSS RegEn8_0/DFFMUX_1/mux_0/AND2_0/INV_0/VSS
= VSS RegEn8_0/DFFMUX_1/mux_0/AND2_1/VSS
= VSS RegEn8_0/DFFMUX_1/mux_0/AND2_1/NAND2_0/VSS
= VSS RegEn8_0/DFFMUX_1/mux_0/AND2_1/INV_0/VSS
= VSS RegEn8_0/DFFMUX_1/mux_0/INV_0/VSS
= VSS RegEn8_0/DFFMUX_1/mux_0/OR2_0/VSS
= VSS RegEn8_0/DFFMUX_1/mux_0/OR2_0/INV_0/VSS
= VSS RegEn8_0/DFFMUX_1/mux_0/OR2_0/NOR2_0/VSS
= VSS RegEn8_0/DFFMUX_0/VSS
= VSS RegEn8_0/DFFMUX_0/m2_330_n48#
= VSS RegEn8_0/DFFMUX_0/mux_0/VSS
= VSS RegEn8_0/DFFMUX_0/DFlipFlop_0/VSS
= VSS RegEn8_0/DFFMUX_0/DFlipFlop_0/NAND3_0/VSS
= VSS RegEn8_0/DFFMUX_0/DFlipFlop_0/NAND3_5/VSS
= VSS RegEn8_0/DFFMUX_0/DFlipFlop_0/NAND3_1/VSS
= VSS RegEn8_0/DFFMUX_0/DFlipFlop_0/NAND3_2/VSS
= VSS RegEn8_0/DFFMUX_0/DFlipFlop_0/NAND3_3/VSS
= VSS RegEn8_0/DFFMUX_0/DFlipFlop_0/NAND3_4/VSS
= VSS RegEn8_0/DFFMUX_0/DFlipFlop_0/m1_186_0#
= VSS RegEn8_0/DFFMUX_0/mux_0/AND2_0/VSS
= VSS RegEn8_0/DFFMUX_0/mux_0/AND2_0/NAND2_0/VSS
= VSS RegEn8_0/DFFMUX_0/mux_0/AND2_0/INV_0/VSS
= VSS RegEn8_0/DFFMUX_0/mux_0/AND2_1/VSS
= VSS RegEn8_0/DFFMUX_0/mux_0/AND2_1/NAND2_0/VSS
= VSS RegEn8_0/DFFMUX_0/mux_0/AND2_1/INV_0/VSS
= VSS RegEn8_0/DFFMUX_0/mux_0/INV_0/VSS
= VSS RegEn8_0/DFFMUX_0/mux_0/OR2_0/VSS
= VSS RegEn8_0/DFFMUX_0/mux_0/OR2_0/INV_0/VSS
= VSS RegEn8_0/DFFMUX_0/mux_0/OR2_0/NOR2_0/VSS
= VSS RegEn8_0/DFFMUX_7/VSS
= VSS RegEn8_0/DFFMUX_2/VSS
= VSS RegEn8_0/DFFMUX_2/m2_330_n48#
= VSS RegEn8_0/DFFMUX_2/mux_0/VSS
= VSS RegEn8_0/DFFMUX_2/DFlipFlop_0/VSS
= VSS RegEn8_0/DFFMUX_2/DFlipFlop_0/NAND3_0/VSS
= VSS RegEn8_0/DFFMUX_2/DFlipFlop_0/NAND3_5/VSS
= VSS RegEn8_0/DFFMUX_2/DFlipFlop_0/NAND3_1/VSS
= VSS RegEn8_0/DFFMUX_2/DFlipFlop_0/NAND3_2/VSS
= VSS RegEn8_0/DFFMUX_2/DFlipFlop_0/NAND3_3/VSS
= VSS RegEn8_0/DFFMUX_2/DFlipFlop_0/NAND3_4/VSS
= VSS RegEn8_0/DFFMUX_2/DFlipFlop_0/m1_186_0#
= VSS RegEn8_0/DFFMUX_2/mux_0/AND2_0/VSS
= VSS RegEn8_0/DFFMUX_2/mux_0/AND2_0/NAND2_0/VSS
= VSS RegEn8_0/DFFMUX_2/mux_0/AND2_0/INV_0/VSS
= VSS RegEn8_0/DFFMUX_2/mux_0/AND2_1/VSS
= VSS RegEn8_0/DFFMUX_2/mux_0/AND2_1/NAND2_0/VSS
= VSS RegEn8_0/DFFMUX_2/mux_0/AND2_1/INV_0/VSS
= VSS RegEn8_0/DFFMUX_2/mux_0/INV_0/VSS
= VSS RegEn8_0/DFFMUX_2/mux_0/OR2_0/VSS
= VSS RegEn8_0/DFFMUX_2/mux_0/OR2_0/INV_0/VSS
= VSS RegEn8_0/DFFMUX_2/mux_0/OR2_0/NOR2_0/VSS
= VSS RegEn8_0/DFFMUX_4/VSS
= VSS RegEn8_0/DFFMUX_4/m2_330_n48#
= VSS RegEn8_0/DFFMUX_4/mux_0/VSS
= VSS RegEn8_0/DFFMUX_4/DFlipFlop_0/VSS
= VSS RegEn8_0/DFFMUX_4/DFlipFlop_0/NAND3_0/VSS
= VSS RegEn8_0/DFFMUX_4/DFlipFlop_0/NAND3_5/VSS
= VSS RegEn8_0/DFFMUX_4/DFlipFlop_0/NAND3_1/VSS
= VSS RegEn8_0/DFFMUX_4/DFlipFlop_0/NAND3_2/VSS
= VSS RegEn8_0/DFFMUX_4/DFlipFlop_0/NAND3_3/VSS
= VSS RegEn8_0/DFFMUX_4/DFlipFlop_0/NAND3_4/VSS
= VSS RegEn8_0/DFFMUX_4/DFlipFlop_0/m1_186_0#
= VSS RegEn8_0/DFFMUX_4/mux_0/AND2_0/VSS
= VSS RegEn8_0/DFFMUX_4/mux_0/AND2_0/NAND2_0/VSS
= VSS RegEn8_0/DFFMUX_4/mux_0/AND2_0/INV_0/VSS
= VSS RegEn8_0/DFFMUX_4/mux_0/AND2_1/VSS
= VSS RegEn8_0/DFFMUX_4/mux_0/AND2_1/NAND2_0/VSS
= VSS RegEn8_0/DFFMUX_4/mux_0/AND2_1/INV_0/VSS
= VSS RegEn8_0/DFFMUX_4/mux_0/INV_0/VSS
= VSS RegEn8_0/DFFMUX_4/mux_0/OR2_0/VSS
= VSS RegEn8_0/DFFMUX_4/mux_0/OR2_0/INV_0/VSS
= VSS RegEn8_0/DFFMUX_4/mux_0/OR2_0/NOR2_0/VSS
= VSS RegEn8_0/DFFMUX_3/VSS
= VSS RegEn8_0/DFFMUX_3/m2_330_n48#
= VSS RegEn8_0/DFFMUX_3/mux_0/VSS
= VSS RegEn8_0/DFFMUX_3/DFlipFlop_0/VSS
= VSS RegEn8_0/DFFMUX_3/DFlipFlop_0/NAND3_0/VSS
= VSS RegEn8_0/DFFMUX_3/DFlipFlop_0/NAND3_5/VSS
= VSS RegEn8_0/DFFMUX_3/DFlipFlop_0/NAND3_1/VSS
= VSS RegEn8_0/DFFMUX_3/DFlipFlop_0/NAND3_2/VSS
= VSS RegEn8_0/DFFMUX_3/DFlipFlop_0/NAND3_3/VSS
= VSS RegEn8_0/DFFMUX_3/DFlipFlop_0/NAND3_4/VSS
= VSS RegEn8_0/DFFMUX_3/DFlipFlop_0/m1_186_0#
= VSS RegEn8_0/DFFMUX_3/mux_0/AND2_0/VSS
= VSS RegEn8_0/DFFMUX_3/mux_0/AND2_0/NAND2_0/VSS
= VSS RegEn8_0/DFFMUX_3/mux_0/AND2_0/INV_0/VSS
= VSS RegEn8_0/DFFMUX_3/mux_0/AND2_1/VSS
= VSS RegEn8_0/DFFMUX_3/mux_0/AND2_1/NAND2_0/VSS
= VSS RegEn8_0/DFFMUX_3/mux_0/AND2_1/INV_0/VSS
= VSS RegEn8_0/DFFMUX_3/mux_0/INV_0/VSS
= VSS RegEn8_0/DFFMUX_3/mux_0/OR2_0/VSS
= VSS RegEn8_0/DFFMUX_3/mux_0/OR2_0/INV_0/VSS
= VSS RegEn8_0/DFFMUX_3/mux_0/OR2_0/NOR2_0/VSS
= VSS RegEn8_0/DFFMUX_7/m2_330_n48#
= VSS RegEn8_0/DFFMUX_7/mux_0/VSS
= VSS RegEn8_0/DFFMUX_7/DFlipFlop_0/VSS
= VSS RegEn8_0/DFFMUX_7/DFlipFlop_0/NAND3_0/VSS
= VSS RegEn8_0/DFFMUX_7/DFlipFlop_0/NAND3_5/VSS
= VSS RegEn8_0/DFFMUX_7/DFlipFlop_0/NAND3_1/VSS
= VSS RegEn8_0/DFFMUX_7/DFlipFlop_0/NAND3_2/VSS
= VSS RegEn8_0/DFFMUX_7/DFlipFlop_0/NAND3_3/VSS
= VSS RegEn8_0/DFFMUX_7/DFlipFlop_0/NAND3_4/VSS
= VSS RegEn8_0/DFFMUX_7/DFlipFlop_0/m1_186_0#
= VSS RegEn8_0/DFFMUX_7/mux_0/AND2_0/VSS
= VSS RegEn8_0/DFFMUX_7/mux_0/AND2_0/NAND2_0/VSS
= VSS RegEn8_0/DFFMUX_7/mux_0/AND2_0/INV_0/VSS
= VSS RegEn8_0/DFFMUX_7/mux_0/AND2_1/VSS
= VSS RegEn8_0/DFFMUX_7/mux_0/AND2_1/NAND2_0/VSS
= VSS RegEn8_0/DFFMUX_7/mux_0/AND2_1/INV_0/VSS
= VSS RegEn8_0/DFFMUX_7/mux_0/INV_0/VSS
= VSS RegEn8_0/DFFMUX_7/mux_0/OR2_0/VSS
= VSS RegEn8_0/DFFMUX_7/mux_0/OR2_0/INV_0/VSS
= VSS RegEn8_0/DFFMUX_7/mux_0/OR2_0/NOR2_0/VSS
= VSS RegEn8_0/DFFMUX_6/VSS
= VSS RegEn8_0/DFFMUX_5/VSS
= VSS RegEn8_0/DFFMUX_5/m2_330_n48#
= VSS RegEn8_0/DFFMUX_5/mux_0/VSS
= VSS RegEn8_0/DFFMUX_5/DFlipFlop_0/VSS
= VSS RegEn8_0/DFFMUX_5/DFlipFlop_0/NAND3_0/VSS
= VSS RegEn8_0/DFFMUX_5/DFlipFlop_0/NAND3_5/VSS
= VSS RegEn8_0/DFFMUX_5/DFlipFlop_0/NAND3_1/VSS
= VSS RegEn8_0/DFFMUX_5/DFlipFlop_0/NAND3_2/VSS
= VSS RegEn8_0/DFFMUX_5/DFlipFlop_0/NAND3_3/VSS
= VSS RegEn8_0/DFFMUX_5/DFlipFlop_0/NAND3_4/VSS
= VSS RegEn8_0/DFFMUX_5/DFlipFlop_0/m1_186_0#
= VSS RegEn8_0/DFFMUX_5/mux_0/AND2_0/VSS
= VSS RegEn8_0/DFFMUX_5/mux_0/AND2_0/NAND2_0/VSS
= VSS RegEn8_0/DFFMUX_5/mux_0/AND2_0/INV_0/VSS
= VSS RegEn8_0/DFFMUX_5/mux_0/AND2_1/VSS
= VSS RegEn8_0/DFFMUX_5/mux_0/AND2_1/NAND2_0/VSS
= VSS RegEn8_0/DFFMUX_5/mux_0/AND2_1/INV_0/VSS
= VSS RegEn8_0/DFFMUX_5/mux_0/INV_0/VSS
= VSS RegEn8_0/DFFMUX_5/mux_0/OR2_0/VSS
= VSS RegEn8_0/DFFMUX_5/mux_0/OR2_0/INV_0/VSS
= VSS RegEn8_0/DFFMUX_5/mux_0/OR2_0/NOR2_0/VSS
= VSS RegEn8_0/DFFMUX_6/m2_330_n48#
= VSS RegEn8_0/DFFMUX_6/mux_0/VSS
= VSS RegEn8_0/DFFMUX_6/DFlipFlop_0/VSS
= VSS RegEn8_0/DFFMUX_6/DFlipFlop_0/NAND3_0/VSS
= VSS RegEn8_0/DFFMUX_6/DFlipFlop_0/NAND3_5/VSS
= VSS RegEn8_0/DFFMUX_6/DFlipFlop_0/NAND3_1/VSS
= VSS RegEn8_0/DFFMUX_6/DFlipFlop_0/NAND3_2/VSS
= VSS RegEn8_0/DFFMUX_6/DFlipFlop_0/NAND3_3/VSS
= VSS RegEn8_0/DFFMUX_6/DFlipFlop_0/NAND3_4/VSS
= VSS RegEn8_0/DFFMUX_6/DFlipFlop_0/m1_186_0#
= VSS RegEn8_0/DFFMUX_6/mux_0/AND2_0/VSS
= VSS RegEn8_0/DFFMUX_6/mux_0/AND2_0/NAND2_0/VSS
= VSS RegEn8_0/DFFMUX_6/mux_0/AND2_0/INV_0/VSS
= VSS RegEn8_0/DFFMUX_6/mux_0/AND2_1/VSS
= VSS RegEn8_0/DFFMUX_6/mux_0/AND2_1/NAND2_0/VSS
= VSS RegEn8_0/DFFMUX_6/mux_0/AND2_1/INV_0/VSS
= VSS RegEn8_0/DFFMUX_6/mux_0/INV_0/VSS
= VSS RegEn8_0/DFFMUX_6/mux_0/OR2_0/VSS
= VSS RegEn8_0/DFFMUX_6/mux_0/OR2_0/INV_0/VSS
= VSS RegEn8_0/DFFMUX_6/mux_0/OR2_0/NOR2_0/VSS
R RegEn8_0/DFFMUX_6/mux_0/OR2_0/INV_0/A 68
= RegEn8_0/DFFMUX_6/mux_0/OR2_0/INV_0/A RegEn8_0/DFFMUX_6/mux_0/OR2_0/NOR2_0/Y
= RegEn8_0/DFFMUX_6/mux_0/OR2_0/INV_0/A RegEn8_0/DFFMUX_6/mux_0/OR2_0/m1_10_28#
C RegEn8_0/Q6b GND 2.86
R RegEn8_0/Q6b 75
= RegEn8_0/Q6b RegEn8_0/DFFMUX_6/Qb
= RegEn8_0/Q6b RegEn8_0/DFFMUX_6/DFlipFlop_0/Qb
= RegEn8_0/Q6b RegEn8_0/DFFMUX_6/DFlipFlop_0/NAND3_4/Y
= RegEn8_0/Q6b RegEn8_0/DFFMUX_6/DFlipFlop_0/NAND3_5/A
C RegEn8_0/DFFMUX_6/DFlipFlop_0/NAND3_5/B GND 8.91
R RegEn8_0/DFFMUX_6/DFlipFlop_0/NAND3_5/B 201
= RegEn8_0/DFFMUX_6/DFlipFlop_0/NAND3_5/B RegEn8_0/DFFMUX_6/DFlipFlop_0/NAND3_3/A
= RegEn8_0/DFFMUX_6/DFlipFlop_0/NAND3_5/B RegEn8_0/DFFMUX_6/DFlipFlop_0/NAND3_2/Y
= RegEn8_0/DFFMUX_6/DFlipFlop_0/NAND3_5/B RegEn8_0/DFFMUX_6/DFlipFlop_0/NAND3_1/C
= RegEn8_0/DFFMUX_6/DFlipFlop_0/NAND3_5/B RegEn8_0/DFFMUX_6/DFlipFlop_0/m1_58_n40#
C RegEn8_0/DFFMUX_6/DFlipFlop_0/NAND3_3/Y GND 3.79
R RegEn8_0/DFFMUX_6/DFlipFlop_0/NAND3_3/Y 77
= RegEn8_0/DFFMUX_6/DFlipFlop_0/NAND3_3/Y RegEn8_0/DFFMUX_6/DFlipFlop_0/NAND3_2/C
= RegEn8_0/DFFMUX_6/DFlipFlop_0/NAND3_3/Y RegEn8_0/DFFMUX_6/DFlipFlop_0/m1_94_n24#
C RegEn8_0/DFFMUX_6/DFlipFlop_0/NAND3_4/A GND 6.89
R RegEn8_0/DFFMUX_6/DFlipFlop_0/NAND3_4/A 139
= RegEn8_0/DFFMUX_6/DFlipFlop_0/NAND3_4/A RegEn8_0/DFFMUX_6/DFlipFlop_0/NAND3_1/Y
= RegEn8_0/DFFMUX_6/DFlipFlop_0/NAND3_4/A RegEn8_0/DFFMUX_6/DFlipFlop_0/NAND3_0/C
= RegEn8_0/DFFMUX_6/DFlipFlop_0/NAND3_4/A RegEn8_0/DFFMUX_6/DFlipFlop_0/m1_22_n8#
C RegEn8_0/DFFMUX_6/DFlipFlop_0/NAND3_3/B GND 6.01
R RegEn8_0/DFFMUX_6/DFlipFlop_0/NAND3_3/B 138
= RegEn8_0/DFFMUX_6/DFlipFlop_0/NAND3_3/B RegEn8_0/DFFMUX_6/DFlipFlop_0/NAND3_1/A
= RegEn8_0/DFFMUX_6/DFlipFlop_0/NAND3_3/B RegEn8_0/DFFMUX_6/DFlipFlop_0/NAND3_0/Y
= RegEn8_0/DFFMUX_6/DFlipFlop_0/NAND3_3/B RegEn8_0/DFFMUX_6/DFlipFlop_0/m1_30_n32#
R RegEn8_0/DFFMUX_5/mux_0/OR2_0/A 63
= RegEn8_0/DFFMUX_5/mux_0/OR2_0/A RegEn8_0/DFFMUX_5/mux_0/OR2_0/NOR2_0/A
= RegEn8_0/DFFMUX_5/mux_0/OR2_0/A RegEn8_0/DFFMUX_5/mux_0/AND2_1/Y
= RegEn8_0/DFFMUX_5/mux_0/OR2_0/A RegEn8_0/DFFMUX_5/mux_0/m1_86_16#
= RegEn8_0/DFFMUX_5/mux_0/OR2_0/A RegEn8_0/DFFMUX_5/mux_0/AND2_1/INV_0/Y
C RegEn8_0/DFFMUX_5/mux_0/AND2_1/INV_0/A GND 2.02
R RegEn8_0/DFFMUX_5/mux_0/AND2_1/INV_0/A 65
= RegEn8_0/DFFMUX_5/mux_0/AND2_1/INV_0/A RegEn8_0/DFFMUX_5/mux_0/AND2_1/NAND2_0/Y
= RegEn8_0/DFFMUX_5/mux_0/AND2_1/INV_0/A RegEn8_0/DFFMUX_5/mux_0/AND2_1/m1_29_16#
C a5 GND 6.92
R a5 69
= a5 8BitAdder_0/S5
= a5 8BitAdder_0/FullAdder_5/S
= a5 8BitAdder_0/FullAdder_5/INV_0/Y
= a5 RegEn8_0/D5
= a5 RegEn8_0/DFFMUX_5/D
= a5 RegEn8_0/DFFMUX_5/m2_73_n24#
= a5 RegEn8_0/DFFMUX_5/mux_0/B
= a5 RegEn8_0/DFFMUX_5/mux_0/AND2_1/B
= a5 RegEn8_0/DFFMUX_5/mux_0/AND2_1/NAND2_0/B
C RegEn8_0/DFFMUX_5/mux_0/OR2_0/B GND 3.77
R RegEn8_0/DFFMUX_5/mux_0/OR2_0/B 66
= RegEn8_0/DFFMUX_5/mux_0/OR2_0/B RegEn8_0/DFFMUX_5/mux_0/OR2_0/NOR2_0/B
= RegEn8_0/DFFMUX_5/mux_0/OR2_0/B RegEn8_0/DFFMUX_5/mux_0/AND2_0/Y
= RegEn8_0/DFFMUX_5/mux_0/OR2_0/B RegEn8_0/DFFMUX_5/mux_0/m1_38_n16#
= RegEn8_0/DFFMUX_5/mux_0/OR2_0/B RegEn8_0/DFFMUX_5/mux_0/AND2_0/INV_0/Y
C RegEn8_0/DFFMUX_5/mux_0/AND2_0/INV_0/A GND 2.02
R RegEn8_0/DFFMUX_5/mux_0/AND2_0/INV_0/A 65
= RegEn8_0/DFFMUX_5/mux_0/AND2_0/INV_0/A RegEn8_0/DFFMUX_5/mux_0/AND2_0/NAND2_0/Y
= RegEn8_0/DFFMUX_5/mux_0/AND2_0/INV_0/A RegEn8_0/DFFMUX_5/mux_0/AND2_0/m1_29_16#
C Q5 GND 46.61
R Q5 426
= Q5 8BitAdder_0/B5
= Q5 8BitAdder_0/FullAdder_5/B
= Q5 8BitAdder_0/FullAdder_5/MIRROR_ADDER_0/B
= Q5 8BitAdder_0/FullAdder_5/m1_112_n16#
= Q5 RegEn8_0/Q5
= Q5 RegEn8_0/DFFMUX_5/Q
= Q5 RegEn8_0/DFFMUX_5/DFlipFlop_0/Q
= Q5 RegEn8_0/DFFMUX_5/DFlipFlop_0/NAND3_5/Y
= Q5 RegEn8_0/DFFMUX_5/DFlipFlop_0/NAND3_4/C
= Q5 RegEn8_0/DFFMUX_5/mux_0/A
= Q5 RegEn8_0/DFFMUX_5/m1_0_n16#
= Q5 RegEn8_0/DFFMUX_5/m1_29_n48#
= Q5 RegEn8_0/DFFMUX_5/mux_0/AND2_0/B
= Q5 RegEn8_0/DFFMUX_5/mux_0/AND2_0/NAND2_0/B
C RegEn8_0/DFFMUX_5/mux_0/INV_0/Y GND 2.06
R RegEn8_0/DFFMUX_5/mux_0/INV_0/Y 64
= RegEn8_0/DFFMUX_5/mux_0/INV_0/Y RegEn8_0/DFFMUX_5/mux_0/m1_n2_26#
= RegEn8_0/DFFMUX_5/mux_0/INV_0/Y RegEn8_0/DFFMUX_5/mux_0/AND2_0/A
= RegEn8_0/DFFMUX_5/mux_0/INV_0/Y RegEn8_0/DFFMUX_5/mux_0/AND2_0/NAND2_0/A
C RegEn8_0/DFFMUX_5/DFlipFlop_0/D GND 2.19
R RegEn8_0/DFFMUX_5/DFlipFlop_0/D 64
= RegEn8_0/DFFMUX_5/DFlipFlop_0/D RegEn8_0/DFFMUX_5/DFlipFlop_0/NAND3_0/A
= RegEn8_0/DFFMUX_5/DFlipFlop_0/D RegEn8_0/DFFMUX_5/mux_0/OR2_0/Y
= RegEn8_0/DFFMUX_5/DFlipFlop_0/D RegEn8_0/DFFMUX_5/m1_142_24#
= RegEn8_0/DFFMUX_5/DFlipFlop_0/D RegEn8_0/DFFMUX_5/mux_0/m1_122_16#
= RegEn8_0/DFFMUX_5/DFlipFlop_0/D RegEn8_0/DFFMUX_5/mux_0/OR2_0/INV_0/Y
R RegEn8_0/DFFMUX_5/mux_0/OR2_0/INV_0/A 68
= RegEn8_0/DFFMUX_5/mux_0/OR2_0/INV_0/A RegEn8_0/DFFMUX_5/mux_0/OR2_0/NOR2_0/Y
= RegEn8_0/DFFMUX_5/mux_0/OR2_0/INV_0/A RegEn8_0/DFFMUX_5/mux_0/OR2_0/m1_10_28#
C RegEn8_0/Q5b GND 2.86
R RegEn8_0/Q5b 75
= RegEn8_0/Q5b RegEn8_0/DFFMUX_5/Qb
= RegEn8_0/Q5b RegEn8_0/DFFMUX_5/DFlipFlop_0/Qb
= RegEn8_0/Q5b RegEn8_0/DFFMUX_5/DFlipFlop_0/NAND3_4/Y
= RegEn8_0/Q5b RegEn8_0/DFFMUX_5/DFlipFlop_0/NAND3_5/A
C RegEn8_0/DFFMUX_5/DFlipFlop_0/NAND3_5/B GND 8.91
R RegEn8_0/DFFMUX_5/DFlipFlop_0/NAND3_5/B 201
= RegEn8_0/DFFMUX_5/DFlipFlop_0/NAND3_5/B RegEn8_0/DFFMUX_5/DFlipFlop_0/NAND3_3/A
= RegEn8_0/DFFMUX_5/DFlipFlop_0/NAND3_5/B RegEn8_0/DFFMUX_5/DFlipFlop_0/NAND3_2/Y
= RegEn8_0/DFFMUX_5/DFlipFlop_0/NAND3_5/B RegEn8_0/DFFMUX_5/DFlipFlop_0/NAND3_1/C
= RegEn8_0/DFFMUX_5/DFlipFlop_0/NAND3_5/B RegEn8_0/DFFMUX_5/DFlipFlop_0/m1_58_n40#
C RegEn8_0/DFFMUX_5/DFlipFlop_0/NAND3_3/Y GND 3.79
R RegEn8_0/DFFMUX_5/DFlipFlop_0/NAND3_3/Y 77
= RegEn8_0/DFFMUX_5/DFlipFlop_0/NAND3_3/Y RegEn8_0/DFFMUX_5/DFlipFlop_0/NAND3_2/C
= RegEn8_0/DFFMUX_5/DFlipFlop_0/NAND3_3/Y RegEn8_0/DFFMUX_5/DFlipFlop_0/m1_94_n24#
C RegEn8_0/DFFMUX_5/DFlipFlop_0/NAND3_4/A GND 6.89
R RegEn8_0/DFFMUX_5/DFlipFlop_0/NAND3_4/A 139
= RegEn8_0/DFFMUX_5/DFlipFlop_0/NAND3_4/A RegEn8_0/DFFMUX_5/DFlipFlop_0/NAND3_1/Y
= RegEn8_0/DFFMUX_5/DFlipFlop_0/NAND3_4/A RegEn8_0/DFFMUX_5/DFlipFlop_0/NAND3_0/C
= RegEn8_0/DFFMUX_5/DFlipFlop_0/NAND3_4/A RegEn8_0/DFFMUX_5/DFlipFlop_0/m1_22_n8#
C RegEn8_0/DFFMUX_5/DFlipFlop_0/NAND3_3/B GND 6.01
R RegEn8_0/DFFMUX_5/DFlipFlop_0/NAND3_3/B 138
= RegEn8_0/DFFMUX_5/DFlipFlop_0/NAND3_3/B RegEn8_0/DFFMUX_5/DFlipFlop_0/NAND3_1/A
= RegEn8_0/DFFMUX_5/DFlipFlop_0/NAND3_3/B RegEn8_0/DFFMUX_5/DFlipFlop_0/NAND3_0/Y
= RegEn8_0/DFFMUX_5/DFlipFlop_0/NAND3_3/B RegEn8_0/DFFMUX_5/DFlipFlop_0/m1_30_n32#
R RegEn8_0/DFFMUX_4/mux_0/OR2_0/A 63
= RegEn8_0/DFFMUX_4/mux_0/OR2_0/A RegEn8_0/DFFMUX_4/mux_0/OR2_0/NOR2_0/A
= RegEn8_0/DFFMUX_4/mux_0/OR2_0/A RegEn8_0/DFFMUX_4/mux_0/AND2_1/Y
= RegEn8_0/DFFMUX_4/mux_0/OR2_0/A RegEn8_0/DFFMUX_4/mux_0/m1_86_16#
= RegEn8_0/DFFMUX_4/mux_0/OR2_0/A RegEn8_0/DFFMUX_4/mux_0/AND2_1/INV_0/Y
C RegEn8_0/DFFMUX_4/mux_0/AND2_1/INV_0/A GND 2.02
R RegEn8_0/DFFMUX_4/mux_0/AND2_1/INV_0/A 65
= RegEn8_0/DFFMUX_4/mux_0/AND2_1/INV_0/A RegEn8_0/DFFMUX_4/mux_0/AND2_1/NAND2_0/Y
= RegEn8_0/DFFMUX_4/mux_0/AND2_1/INV_0/A RegEn8_0/DFFMUX_4/mux_0/AND2_1/m1_29_16#
C a4 GND 6.55
R a4 69
= a4 8BitAdder_0/S4
= a4 8BitAdder_0/FullAdder_4/S
= a4 8BitAdder_0/FullAdder_4/INV_0/Y
= a4 RegEn8_0/D4
= a4 RegEn8_0/DFFMUX_4/D
= a4 RegEn8_0/DFFMUX_4/m2_73_n24#
= a4 RegEn8_0/DFFMUX_4/mux_0/B
= a4 RegEn8_0/DFFMUX_4/mux_0/AND2_1/B
= a4 RegEn8_0/DFFMUX_4/mux_0/AND2_1/NAND2_0/B
C RegEn8_0/DFFMUX_4/mux_0/OR2_0/B GND 3.77
R RegEn8_0/DFFMUX_4/mux_0/OR2_0/B 66
= RegEn8_0/DFFMUX_4/mux_0/OR2_0/B RegEn8_0/DFFMUX_4/mux_0/OR2_0/NOR2_0/B
= RegEn8_0/DFFMUX_4/mux_0/OR2_0/B RegEn8_0/DFFMUX_4/mux_0/AND2_0/Y
= RegEn8_0/DFFMUX_4/mux_0/OR2_0/B RegEn8_0/DFFMUX_4/mux_0/m1_38_n16#
= RegEn8_0/DFFMUX_4/mux_0/OR2_0/B RegEn8_0/DFFMUX_4/mux_0/AND2_0/INV_0/Y
C RegEn8_0/DFFMUX_4/mux_0/AND2_0/INV_0/A GND 2.02
R RegEn8_0/DFFMUX_4/mux_0/AND2_0/INV_0/A 65
= RegEn8_0/DFFMUX_4/mux_0/AND2_0/INV_0/A RegEn8_0/DFFMUX_4/mux_0/AND2_0/NAND2_0/Y
= RegEn8_0/DFFMUX_4/mux_0/AND2_0/INV_0/A RegEn8_0/DFFMUX_4/mux_0/AND2_0/m1_29_16#
C Q4 GND 47.12
R Q4 427
= Q4 8BitAdder_0/B4
= Q4 8BitAdder_0/FullAdder_4/B
= Q4 8BitAdder_0/FullAdder_4/MIRROR_ADDER_0/B
= Q4 8BitAdder_0/FullAdder_4/m1_112_n16#
= Q4 RegEn8_0/Q4
= Q4 RegEn8_0/DFFMUX_4/Q
= Q4 RegEn8_0/DFFMUX_4/DFlipFlop_0/Q
= Q4 RegEn8_0/DFFMUX_4/DFlipFlop_0/NAND3_5/Y
= Q4 RegEn8_0/DFFMUX_4/DFlipFlop_0/NAND3_4/C
= Q4 RegEn8_0/DFFMUX_4/mux_0/A
= Q4 RegEn8_0/DFFMUX_4/m1_0_n16#
= Q4 RegEn8_0/DFFMUX_4/m1_29_n48#
= Q4 RegEn8_0/DFFMUX_4/mux_0/AND2_0/B
= Q4 RegEn8_0/DFFMUX_4/mux_0/AND2_0/NAND2_0/B
C RegEn8_0/DFFMUX_4/mux_0/INV_0/Y GND 2.06
R RegEn8_0/DFFMUX_4/mux_0/INV_0/Y 64
= RegEn8_0/DFFMUX_4/mux_0/INV_0/Y RegEn8_0/DFFMUX_4/mux_0/m1_n2_26#
= RegEn8_0/DFFMUX_4/mux_0/INV_0/Y RegEn8_0/DFFMUX_4/mux_0/AND2_0/A
= RegEn8_0/DFFMUX_4/mux_0/INV_0/Y RegEn8_0/DFFMUX_4/mux_0/AND2_0/NAND2_0/A
C RegEn8_0/DFFMUX_4/DFlipFlop_0/D GND 2.19
R RegEn8_0/DFFMUX_4/DFlipFlop_0/D 64
= RegEn8_0/DFFMUX_4/DFlipFlop_0/D RegEn8_0/DFFMUX_4/DFlipFlop_0/NAND3_0/A
= RegEn8_0/DFFMUX_4/DFlipFlop_0/D RegEn8_0/DFFMUX_4/mux_0/OR2_0/Y
= RegEn8_0/DFFMUX_4/DFlipFlop_0/D RegEn8_0/DFFMUX_4/m1_142_24#
= RegEn8_0/DFFMUX_4/DFlipFlop_0/D RegEn8_0/DFFMUX_4/mux_0/m1_122_16#
= RegEn8_0/DFFMUX_4/DFlipFlop_0/D RegEn8_0/DFFMUX_4/mux_0/OR2_0/INV_0/Y
R RegEn8_0/DFFMUX_4/mux_0/OR2_0/INV_0/A 68
= RegEn8_0/DFFMUX_4/mux_0/OR2_0/INV_0/A RegEn8_0/DFFMUX_4/mux_0/OR2_0/NOR2_0/Y
= RegEn8_0/DFFMUX_4/mux_0/OR2_0/INV_0/A RegEn8_0/DFFMUX_4/mux_0/OR2_0/m1_10_28#
C RegEn8_0/Q4b GND 2.86
R RegEn8_0/Q4b 75
= RegEn8_0/Q4b RegEn8_0/DFFMUX_4/Qb
= RegEn8_0/Q4b RegEn8_0/DFFMUX_4/DFlipFlop_0/Qb
= RegEn8_0/Q4b RegEn8_0/DFFMUX_4/DFlipFlop_0/NAND3_4/Y
= RegEn8_0/Q4b RegEn8_0/DFFMUX_4/DFlipFlop_0/NAND3_5/A
C RegEn8_0/DFFMUX_4/DFlipFlop_0/NAND3_5/B GND 8.91
R RegEn8_0/DFFMUX_4/DFlipFlop_0/NAND3_5/B 201
= RegEn8_0/DFFMUX_4/DFlipFlop_0/NAND3_5/B RegEn8_0/DFFMUX_4/DFlipFlop_0/NAND3_3/A
= RegEn8_0/DFFMUX_4/DFlipFlop_0/NAND3_5/B RegEn8_0/DFFMUX_4/DFlipFlop_0/NAND3_2/Y
= RegEn8_0/DFFMUX_4/DFlipFlop_0/NAND3_5/B RegEn8_0/DFFMUX_4/DFlipFlop_0/NAND3_1/C
= RegEn8_0/DFFMUX_4/DFlipFlop_0/NAND3_5/B RegEn8_0/DFFMUX_4/DFlipFlop_0/m1_58_n40#
C RegEn8_0/DFFMUX_4/DFlipFlop_0/NAND3_3/Y GND 3.79
R RegEn8_0/DFFMUX_4/DFlipFlop_0/NAND3_3/Y 77
= RegEn8_0/DFFMUX_4/DFlipFlop_0/NAND3_3/Y RegEn8_0/DFFMUX_4/DFlipFlop_0/NAND3_2/C
= RegEn8_0/DFFMUX_4/DFlipFlop_0/NAND3_3/Y RegEn8_0/DFFMUX_4/DFlipFlop_0/m1_94_n24#
C RegEn8_0/DFFMUX_4/DFlipFlop_0/NAND3_4/A GND 6.89
R RegEn8_0/DFFMUX_4/DFlipFlop_0/NAND3_4/A 139
= RegEn8_0/DFFMUX_4/DFlipFlop_0/NAND3_4/A RegEn8_0/DFFMUX_4/DFlipFlop_0/NAND3_1/Y
= RegEn8_0/DFFMUX_4/DFlipFlop_0/NAND3_4/A RegEn8_0/DFFMUX_4/DFlipFlop_0/NAND3_0/C
= RegEn8_0/DFFMUX_4/DFlipFlop_0/NAND3_4/A RegEn8_0/DFFMUX_4/DFlipFlop_0/m1_22_n8#
C RegEn8_0/DFFMUX_4/DFlipFlop_0/NAND3_3/B GND 6.01
R RegEn8_0/DFFMUX_4/DFlipFlop_0/NAND3_3/B 138
= RegEn8_0/DFFMUX_4/DFlipFlop_0/NAND3_3/B RegEn8_0/DFFMUX_4/DFlipFlop_0/NAND3_1/A
= RegEn8_0/DFFMUX_4/DFlipFlop_0/NAND3_3/B RegEn8_0/DFFMUX_4/DFlipFlop_0/NAND3_0/Y
= RegEn8_0/DFFMUX_4/DFlipFlop_0/NAND3_3/B RegEn8_0/DFFMUX_4/DFlipFlop_0/m1_30_n32#
R RegEn8_0/DFFMUX_3/mux_0/OR2_0/A 63
= RegEn8_0/DFFMUX_3/mux_0/OR2_0/A RegEn8_0/DFFMUX_3/mux_0/OR2_0/NOR2_0/A
= RegEn8_0/DFFMUX_3/mux_0/OR2_0/A RegEn8_0/DFFMUX_3/mux_0/AND2_1/Y
= RegEn8_0/DFFMUX_3/mux_0/OR2_0/A RegEn8_0/DFFMUX_3/mux_0/m1_86_16#
= RegEn8_0/DFFMUX_3/mux_0/OR2_0/A RegEn8_0/DFFMUX_3/mux_0/AND2_1/INV_0/Y
C RegEn8_0/DFFMUX_3/mux_0/AND2_1/INV_0/A GND 2.02
R RegEn8_0/DFFMUX_3/mux_0/AND2_1/INV_0/A 65
= RegEn8_0/DFFMUX_3/mux_0/AND2_1/INV_0/A RegEn8_0/DFFMUX_3/mux_0/AND2_1/NAND2_0/Y
= RegEn8_0/DFFMUX_3/mux_0/AND2_1/INV_0/A RegEn8_0/DFFMUX_3/mux_0/AND2_1/m1_29_16#
C a3 GND 6.23
R a3 68
= a3 8BitAdder_0/S3
= a3 8BitAdder_0/FullAdder_3/S
= a3 8BitAdder_0/FullAdder_3/INV_0/Y
= a3 RegEn8_0/D3
= a3 RegEn8_0/DFFMUX_3/D
= a3 RegEn8_0/DFFMUX_3/m2_73_n24#
= a3 RegEn8_0/DFFMUX_3/mux_0/B
= a3 RegEn8_0/DFFMUX_3/mux_0/AND2_1/B
= a3 RegEn8_0/DFFMUX_3/mux_0/AND2_1/NAND2_0/B
C RegEn8_0/DFFMUX_3/mux_0/OR2_0/B GND 3.77
R RegEn8_0/DFFMUX_3/mux_0/OR2_0/B 66
= RegEn8_0/DFFMUX_3/mux_0/OR2_0/B RegEn8_0/DFFMUX_3/mux_0/OR2_0/NOR2_0/B
= RegEn8_0/DFFMUX_3/mux_0/OR2_0/B RegEn8_0/DFFMUX_3/mux_0/AND2_0/Y
= RegEn8_0/DFFMUX_3/mux_0/OR2_0/B RegEn8_0/DFFMUX_3/mux_0/m1_38_n16#
= RegEn8_0/DFFMUX_3/mux_0/OR2_0/B RegEn8_0/DFFMUX_3/mux_0/AND2_0/INV_0/Y
C RegEn8_0/DFFMUX_3/mux_0/AND2_0/INV_0/A GND 2.02
R RegEn8_0/DFFMUX_3/mux_0/AND2_0/INV_0/A 65
= RegEn8_0/DFFMUX_3/mux_0/AND2_0/INV_0/A RegEn8_0/DFFMUX_3/mux_0/AND2_0/NAND2_0/Y
= RegEn8_0/DFFMUX_3/mux_0/AND2_0/INV_0/A RegEn8_0/DFFMUX_3/mux_0/AND2_0/m1_29_16#
C Q3 GND 48.12
R Q3 429
= Q3 8BitAdder_0/B3
= Q3 8BitAdder_0/FullAdder_3/B
= Q3 8BitAdder_0/FullAdder_3/MIRROR_ADDER_0/B
= Q3 8BitAdder_0/FullAdder_3/m1_112_n16#
= Q3 RegEn8_0/Q3
= Q3 RegEn8_0/DFFMUX_3/Q
= Q3 RegEn8_0/DFFMUX_3/DFlipFlop_0/Q
= Q3 RegEn8_0/DFFMUX_3/DFlipFlop_0/NAND3_5/Y
= Q3 RegEn8_0/DFFMUX_3/DFlipFlop_0/NAND3_4/C
= Q3 RegEn8_0/DFFMUX_3/mux_0/A
= Q3 RegEn8_0/DFFMUX_3/m1_0_n16#
= Q3 RegEn8_0/DFFMUX_3/m1_29_n48#
= Q3 RegEn8_0/DFFMUX_3/mux_0/AND2_0/B
= Q3 RegEn8_0/DFFMUX_3/mux_0/AND2_0/NAND2_0/B
C RegEn8_0/DFFMUX_3/mux_0/INV_0/Y GND 2.06
R RegEn8_0/DFFMUX_3/mux_0/INV_0/Y 64
= RegEn8_0/DFFMUX_3/mux_0/INV_0/Y RegEn8_0/DFFMUX_3/mux_0/m1_n2_26#
= RegEn8_0/DFFMUX_3/mux_0/INV_0/Y RegEn8_0/DFFMUX_3/mux_0/AND2_0/A
= RegEn8_0/DFFMUX_3/mux_0/INV_0/Y RegEn8_0/DFFMUX_3/mux_0/AND2_0/NAND2_0/A
C RegEn8_0/DFFMUX_3/DFlipFlop_0/D GND 2.19
R RegEn8_0/DFFMUX_3/DFlipFlop_0/D 64
= RegEn8_0/DFFMUX_3/DFlipFlop_0/D RegEn8_0/DFFMUX_3/DFlipFlop_0/NAND3_0/A
= RegEn8_0/DFFMUX_3/DFlipFlop_0/D RegEn8_0/DFFMUX_3/mux_0/OR2_0/Y
= RegEn8_0/DFFMUX_3/DFlipFlop_0/D RegEn8_0/DFFMUX_3/m1_142_24#
= RegEn8_0/DFFMUX_3/DFlipFlop_0/D RegEn8_0/DFFMUX_3/mux_0/m1_122_16#
= RegEn8_0/DFFMUX_3/DFlipFlop_0/D RegEn8_0/DFFMUX_3/mux_0/OR2_0/INV_0/Y
R RegEn8_0/DFFMUX_3/mux_0/OR2_0/INV_0/A 68
= RegEn8_0/DFFMUX_3/mux_0/OR2_0/INV_0/A RegEn8_0/DFFMUX_3/mux_0/OR2_0/NOR2_0/Y
= RegEn8_0/DFFMUX_3/mux_0/OR2_0/INV_0/A RegEn8_0/DFFMUX_3/mux_0/OR2_0/m1_10_28#
C VDD GND 1604.52
R VDD 210887
= VDD OR2_0/VDD
= VDD OR2_0/INV_0/VDD
= VDD OR2_0/NOR2_0/VDD
= VDD m1_447_261#
= VDD m1_384_261#
= VDD RotationDetector_0/VDD
= VDD RotationDetector_0/INV_0/VDD
= VDD RotationDetector_0/m1_n73_261#
= VDD RotationDetector_0/2AND4OR2_0/VDD
= VDD RotationDetector_0/2AND4OR2_0/AND4_0/VDD
= VDD RotationDetector_0/2AND4OR2_0/AND4_0/NAND4_0/VDD
= VDD RotationDetector_0/2AND4OR2_0/AND4_0/INV_0/VDD
= VDD RotationDetector_0/2AND4OR2_0/AND4_0/w_10_52#
= VDD RotationDetector_0/2AND4OR2_0/OR2_0/VDD
= VDD RotationDetector_0/2AND4OR2_0/w_117_58#
= VDD RotationDetector_0/2AND4OR2_0/OR2_0/INV_0/VDD
= VDD RotationDetector_0/2AND4OR2_0/OR2_0/NOR2_0/VDD
= VDD RotationDetector_0/2AND4OR2_0/AND4_1/VDD
= VDD RotationDetector_0/2AND4OR2_0/AND4_1/NAND4_0/VDD
= VDD RotationDetector_0/2AND4OR2_0/AND4_1/INV_0/VDD
= VDD RotationDetector_0/2AND4OR2_0/AND4_1/w_10_52#
= VDD RotationDetector_0/INV_1/VDD
= VDD RotationDetector_0/m1_n73_160#
= VDD RotationDetector_0/A3O2DFF_0/VDD
= VDD RotationDetector_0/A3O2DFF_0/A3A4O2_0/VDD
= VDD RotationDetector_0/A3O2DFF_0/A3A4O2_0/AND3_0/VDD
= VDD RotationDetector_0/A3O2DFF_0/A3A4O2_0/AND3_0/INV_0/VDD
= VDD RotationDetector_0/A3O2DFF_0/A3A4O2_0/AND3_0/NAND3_0/VDD
= VDD RotationDetector_0/A3O2DFF_0/A3A4O2_0/OR2_0/VDD
= VDD RotationDetector_0/A3O2DFF_0/A3A4O2_0/w_106_59#
= VDD RotationDetector_0/A3O2DFF_0/A3A4O2_0/OR2_0/INV_0/VDD
= VDD RotationDetector_0/A3O2DFF_0/A3A4O2_0/OR2_0/NOR2_0/VDD
= VDD RotationDetector_0/A3O2DFF_0/A3A4O2_0/AND4_0/VDD
= VDD RotationDetector_0/A3O2DFF_0/A3A4O2_0/AND4_0/NAND4_0/VDD
= VDD RotationDetector_0/A3O2DFF_0/A3A4O2_0/AND4_0/INV_0/VDD
= VDD RotationDetector_0/A3O2DFF_0/A3A4O2_0/AND4_0/w_10_52#
= VDD RotationDetector_0/A3O2DFF_0/DFlipFlop_0/VDD
= VDD RotationDetector_0/A3O2DFF_0/w_146_59#
= VDD RotationDetector_0/A3O2DFF_0/DFlipFlop_0/NAND3_4/VDD
= VDD RotationDetector_0/A3O2DFF_0/DFlipFlop_0/NAND3_3/C
= VDD RotationDetector_0/A3O2DFF_0/DFlipFlop_0/m1_130_20#
= VDD RotationDetector_0/A3O2DFF_0/DFlipFlop_0/NAND3_5/VDD
= VDD RotationDetector_0/A3O2DFF_0/DFlipFlop_0/NAND3_5/C
= VDD RotationDetector_0/A3O2DFF_0/DFlipFlop_0/m1_202_20#
= VDD RotationDetector_0/A3O2DFF_0/DFlipFlop_0/NAND3_0/VDD
= VDD RotationDetector_0/A3O2DFF_0/DFlipFlop_0/NAND3_3/VDD
= VDD RotationDetector_0/A3O2DFF_0/DFlipFlop_0/NAND3_1/VDD
= VDD RotationDetector_0/A3O2DFF_0/DFlipFlop_0/NAND3_2/VDD
= VDD RotationDetector_0/A3O2DFF_0/DFlipFlop_0/w_n6_34#
= VDD RotationDetector_0/2A4O2DFF_0/VDD
= VDD RotationDetector_0/2A4O2DFF_0/DFlipFlop_0/VDD
= VDD RotationDetector_0/2A4O2DFF_0/w_158_59#
= VDD RotationDetector_0/2A4O2DFF_0/DFlipFlop_0/NAND3_4/VDD
= VDD RotationDetector_0/2A4O2DFF_0/DFlipFlop_0/NAND3_3/C
= VDD RotationDetector_0/2A4O2DFF_0/DFlipFlop_0/m1_130_20#
= VDD RotationDetector_0/2A4O2DFF_0/DFlipFlop_0/NAND3_5/VDD
= VDD RotationDetector_0/2A4O2DFF_0/DFlipFlop_0/NAND3_5/C
= VDD RotationDetector_0/2A4O2DFF_0/DFlipFlop_0/m1_202_20#
= VDD RotationDetector_0/2A4O2DFF_0/DFlipFlop_0/NAND3_0/VDD
= VDD RotationDetector_0/2A4O2DFF_0/DFlipFlop_0/NAND3_3/VDD
= VDD RotationDetector_0/2A4O2DFF_0/DFlipFlop_0/NAND3_1/VDD
= VDD RotationDetector_0/2A4O2DFF_0/DFlipFlop_0/NAND3_2/VDD
= VDD RotationDetector_0/2A4O2DFF_0/DFlipFlop_0/w_n6_34#
= VDD RotationDetector_0/2A4O2DFF_0/2AND4OR2_0/VDD
= VDD RotationDetector_0/2A4O2DFF_0/2AND4OR2_0/AND4_0/VDD
= VDD RotationDetector_0/2A4O2DFF_0/2AND4OR2_0/AND4_0/NAND4_0/VDD
= VDD RotationDetector_0/2A4O2DFF_0/2AND4OR2_0/AND4_0/INV_0/VDD
= VDD RotationDetector_0/2A4O2DFF_0/2AND4OR2_0/AND4_0/w_10_52#
= VDD RotationDetector_0/2A4O2DFF_0/2AND4OR2_0/OR2_0/VDD
= VDD RotationDetector_0/2A4O2DFF_0/2AND4OR2_0/w_117_58#
= VDD RotationDetector_0/2A4O2DFF_0/2AND4OR2_0/OR2_0/INV_0/VDD
= VDD RotationDetector_0/2A4O2DFF_0/2AND4OR2_0/OR2_0/NOR2_0/VDD
= VDD RotationDetector_0/2A4O2DFF_0/2AND4OR2_0/AND4_1/VDD
= VDD RotationDetector_0/2A4O2DFF_0/2AND4OR2_0/AND4_1/NAND4_0/VDD
= VDD RotationDetector_0/2A4O2DFF_0/2AND4OR2_0/AND4_1/INV_0/VDD
= VDD RotationDetector_0/2A4O2DFF_0/2AND4OR2_0/AND4_1/w_10_52#
= VDD INV_0/VDD
= VDD m1_749_n17#
= VDD 8BitAdder_0/A0
= VDD 8BitAdder_0/FullAdder_0/A
= VDD 8BitAdder_0/FullAdder_0/MIRROR_ADDER_0/A
= VDD 8BitAdder_0/VDD
= VDD m1_423_533#
= VDD m1_383_533#
= VDD m1_610_n17#
= VDD 8BitAdder_0/FullAdder_7/VDD
= VDD 8BitAdder_0/FullAdder_7/INV_0/VDD
= VDD 8BitAdder_0/FullAdder_7/INV_1/VDD
= VDD 8BitAdder_0/FullAdder_7/MIRROR_ADDER_0/VDD
= VDD 8BitAdder_0/FullAdder_6/VDD
= VDD 8BitAdder_0/FullAdder_6/INV_0/VDD
= VDD 8BitAdder_0/FullAdder_6/INV_1/VDD
= VDD 8BitAdder_0/FullAdder_6/MIRROR_ADDER_0/VDD
= VDD 8BitAdder_0/FullAdder_5/VDD
= VDD 8BitAdder_0/FullAdder_5/INV_0/VDD
= VDD 8BitAdder_0/FullAdder_5/INV_1/VDD
= VDD 8BitAdder_0/FullAdder_5/MIRROR_ADDER_0/VDD
= VDD 8BitAdder_0/FullAdder_4/VDD
= VDD 8BitAdder_0/FullAdder_4/INV_0/VDD
= VDD 8BitAdder_0/FullAdder_4/INV_1/VDD
= VDD 8BitAdder_0/FullAdder_4/MIRROR_ADDER_0/VDD
= VDD 8BitAdder_0/FullAdder_3/VDD
= VDD 8BitAdder_0/FullAdder_3/INV_0/VDD
= VDD 8BitAdder_0/FullAdder_3/INV_1/VDD
= VDD 8BitAdder_0/FullAdder_3/MIRROR_ADDER_0/VDD
= VDD 8BitAdder_0/FullAdder_2/VDD
= VDD 8BitAdder_0/FullAdder_2/INV_0/VDD
= VDD 8BitAdder_0/FullAdder_2/INV_1/VDD
= VDD 8BitAdder_0/FullAdder_2/MIRROR_ADDER_0/VDD
= VDD 8BitAdder_0/FullAdder_1/VDD
= VDD 8BitAdder_0/FullAdder_1/INV_0/VDD
= VDD 8BitAdder_0/FullAdder_1/INV_1/VDD
= VDD 8BitAdder_0/FullAdder_1/MIRROR_ADDER_0/VDD
= VDD 8BitAdder_0/FullAdder_0/VDD
= VDD 8BitAdder_0/FullAdder_0/INV_0/VDD
= VDD 8BitAdder_0/FullAdder_0/INV_1/VDD
= VDD 8BitAdder_0/FullAdder_0/MIRROR_ADDER_0/VDD
= VDD RotationDetector_1/VDD
= VDD w_588_631#
= VDD m1_383_634#
= VDD RotationDetector_1/INV_0/VDD
= VDD RotationDetector_1/m1_n73_261#
= VDD RotationDetector_1/2AND4OR2_0/VDD
= VDD RotationDetector_1/2AND4OR2_0/AND4_0/VDD
= VDD RotationDetector_1/2AND4OR2_0/AND4_0/NAND4_0/VDD
= VDD RotationDetector_1/2AND4OR2_0/AND4_0/INV_0/VDD
= VDD RotationDetector_1/2AND4OR2_0/AND4_0/w_10_52#
= VDD RotationDetector_1/2AND4OR2_0/OR2_0/VDD
= VDD RotationDetector_1/2AND4OR2_0/w_117_58#
= VDD RotationDetector_1/2AND4OR2_0/OR2_0/INV_0/VDD
= VDD RotationDetector_1/2AND4OR2_0/OR2_0/NOR2_0/VDD
= VDD RotationDetector_1/2AND4OR2_0/AND4_1/VDD
= VDD RotationDetector_1/2AND4OR2_0/AND4_1/NAND4_0/VDD
= VDD RotationDetector_1/2AND4OR2_0/AND4_1/INV_0/VDD
= VDD RotationDetector_1/2AND4OR2_0/AND4_1/w_10_52#
= VDD RotationDetector_1/INV_1/VDD
= VDD RotationDetector_1/m1_n73_160#
= VDD RotationDetector_1/A3O2DFF_0/VDD
= VDD RotationDetector_1/A3O2DFF_0/A3A4O2_0/VDD
= VDD RotationDetector_1/A3O2DFF_0/A3A4O2_0/AND3_0/VDD
= VDD RotationDetector_1/A3O2DFF_0/A3A4O2_0/AND3_0/INV_0/VDD
= VDD RotationDetector_1/A3O2DFF_0/A3A4O2_0/AND3_0/NAND3_0/VDD
= VDD RotationDetector_1/A3O2DFF_0/A3A4O2_0/OR2_0/VDD
= VDD RotationDetector_1/A3O2DFF_0/A3A4O2_0/w_106_59#
= VDD RotationDetector_1/A3O2DFF_0/A3A4O2_0/OR2_0/INV_0/VDD
= VDD RotationDetector_1/A3O2DFF_0/A3A4O2_0/OR2_0/NOR2_0/VDD
= VDD RotationDetector_1/A3O2DFF_0/A3A4O2_0/AND4_0/VDD
= VDD RotationDetector_1/A3O2DFF_0/A3A4O2_0/AND4_0/NAND4_0/VDD
= VDD RotationDetector_1/A3O2DFF_0/A3A4O2_0/AND4_0/INV_0/VDD
= VDD RotationDetector_1/A3O2DFF_0/A3A4O2_0/AND4_0/w_10_52#
= VDD RotationDetector_1/A3O2DFF_0/DFlipFlop_0/VDD
= VDD RotationDetector_1/A3O2DFF_0/w_146_59#
= VDD RotationDetector_1/A3O2DFF_0/DFlipFlop_0/NAND3_4/VDD
= VDD RotationDetector_1/A3O2DFF_0/DFlipFlop_0/NAND3_3/C
= VDD RotationDetector_1/A3O2DFF_0/DFlipFlop_0/m1_130_20#
= VDD RotationDetector_1/A3O2DFF_0/DFlipFlop_0/NAND3_5/VDD
= VDD RotationDetector_1/A3O2DFF_0/DFlipFlop_0/NAND3_5/C
= VDD RotationDetector_1/A3O2DFF_0/DFlipFlop_0/m1_202_20#
= VDD RotationDetector_1/A3O2DFF_0/DFlipFlop_0/NAND3_0/VDD
= VDD RotationDetector_1/A3O2DFF_0/DFlipFlop_0/NAND3_3/VDD
= VDD RotationDetector_1/A3O2DFF_0/DFlipFlop_0/NAND3_1/VDD
= VDD RotationDetector_1/A3O2DFF_0/DFlipFlop_0/NAND3_2/VDD
= VDD RotationDetector_1/A3O2DFF_0/DFlipFlop_0/w_n6_34#
= VDD RotationDetector_1/2A4O2DFF_0/VDD
= VDD RotationDetector_1/2A4O2DFF_0/DFlipFlop_0/VDD
= VDD RotationDetector_1/2A4O2DFF_0/w_158_59#
= VDD RotationDetector_1/2A4O2DFF_0/DFlipFlop_0/NAND3_4/VDD
= VDD RotationDetector_1/2A4O2DFF_0/DFlipFlop_0/NAND3_3/C
= VDD RotationDetector_1/2A4O2DFF_0/DFlipFlop_0/m1_130_20#
= VDD RotationDetector_1/2A4O2DFF_0/DFlipFlop_0/NAND3_5/VDD
= VDD RotationDetector_1/2A4O2DFF_0/DFlipFlop_0/NAND3_5/C
= VDD RotationDetector_1/2A4O2DFF_0/DFlipFlop_0/m1_202_20#
= VDD RotationDetector_1/2A4O2DFF_0/DFlipFlop_0/NAND3_0/VDD
= VDD RotationDetector_1/2A4O2DFF_0/DFlipFlop_0/NAND3_3/VDD
= VDD RotationDetector_1/2A4O2DFF_0/DFlipFlop_0/NAND3_1/VDD
= VDD RotationDetector_1/2A4O2DFF_0/DFlipFlop_0/NAND3_2/VDD
= VDD RotationDetector_1/2A4O2DFF_0/DFlipFlop_0/w_n6_34#
= VDD RotationDetector_1/2A4O2DFF_0/2AND4OR2_0/VDD
= VDD RotationDetector_1/2A4O2DFF_0/2AND4OR2_0/AND4_0/VDD
= VDD RotationDetector_1/2A4O2DFF_0/2AND4OR2_0/AND4_0/NAND4_0/VDD
= VDD RotationDetector_1/2A4O2DFF_0/2AND4OR2_0/AND4_0/INV_0/VDD
= VDD RotationDetector_1/2A4O2DFF_0/2AND4OR2_0/AND4_0/w_10_52#
= VDD RotationDetector_1/2A4O2DFF_0/2AND4OR2_0/OR2_0/VDD
= VDD RotationDetector_1/2A4O2DFF_0/2AND4OR2_0/w_117_58#
= VDD RotationDetector_1/2A4O2DFF_0/2AND4OR2_0/OR2_0/INV_0/VDD
= VDD RotationDetector_1/2A4O2DFF_0/2AND4OR2_0/OR2_0/NOR2_0/VDD
= VDD RotationDetector_1/2A4O2DFF_0/2AND4OR2_0/AND4_1/VDD
= VDD RotationDetector_1/2A4O2DFF_0/2AND4OR2_0/AND4_1/NAND4_0/VDD
= VDD RotationDetector_1/2A4O2DFF_0/2AND4OR2_0/AND4_1/INV_0/VDD
= VDD RotationDetector_1/2A4O2DFF_0/2AND4OR2_0/AND4_1/w_10_52#
= VDD RegEn8_0/VDD
= VDD RegEn8_0/m1_0_160#
= VDD RegEn8_0/DFFMUX_0/VDD
= VDD RegEn8_0/DFFMUX_0/m2_346_n48#
= VDD RegEn8_0/DFFMUX_0/mux_0/VDD
= VDD RegEn8_0/DFFMUX_0/DFlipFlop_0/VDD
= VDD RegEn8_0/DFFMUX_0/DFlipFlop_0/NAND3_4/VDD
= VDD RegEn8_0/DFFMUX_0/DFlipFlop_0/NAND3_3/C
= VDD RegEn8_0/DFFMUX_0/DFlipFlop_0/m1_130_20#
= VDD RegEn8_0/DFFMUX_0/DFlipFlop_0/NAND3_5/VDD
= VDD RegEn8_0/DFFMUX_0/DFlipFlop_0/NAND3_5/C
= VDD RegEn8_0/DFFMUX_0/DFlipFlop_0/m1_202_20#
= VDD RegEn8_0/DFFMUX_0/DFlipFlop_0/NAND3_0/VDD
= VDD RegEn8_0/DFFMUX_0/DFlipFlop_0/NAND3_3/VDD
= VDD RegEn8_0/DFFMUX_0/DFlipFlop_0/NAND3_1/VDD
= VDD RegEn8_0/DFFMUX_0/DFlipFlop_0/NAND3_2/VDD
= VDD RegEn8_0/DFFMUX_0/DFlipFlop_0/w_n6_34#
= VDD RegEn8_0/DFFMUX_0/w_132_59#
= VDD RegEn8_0/DFFMUX_0/mux_0/AND2_0/VDD
= VDD RegEn8_0/DFFMUX_0/mux_0/AND2_0/NAND2_0/VDD
= VDD RegEn8_0/DFFMUX_0/mux_0/AND2_0/INV_0/VDD
= VDD RegEn8_0/DFFMUX_0/mux_0/INV_0/VDD
= VDD RegEn8_0/DFFMUX_0/mux_0/OR2_0/VDD
= VDD RegEn8_0/DFFMUX_0/mux_0/AND2_1/VDD
= VDD RegEn8_0/DFFMUX_0/mux_0/AND2_1/NAND2_0/VDD
= VDD RegEn8_0/DFFMUX_0/mux_0/AND2_1/INV_0/VDD
= VDD RegEn8_0/DFFMUX_0/mux_0/w_34_59#
= VDD RegEn8_0/DFFMUX_0/mux_0/OR2_0/INV_0/VDD
= VDD RegEn8_0/DFFMUX_0/mux_0/OR2_0/NOR2_0/VDD
= VDD RegEn8_0/DFFMUX_2/VDD
= VDD RegEn8_0/DFFMUX_2/m2_346_n48#
= VDD RegEn8_0/DFFMUX_2/mux_0/VDD
= VDD RegEn8_0/DFFMUX_2/DFlipFlop_0/VDD
= VDD RegEn8_0/DFFMUX_2/DFlipFlop_0/NAND3_4/VDD
= VDD RegEn8_0/DFFMUX_2/DFlipFlop_0/NAND3_3/C
= VDD RegEn8_0/DFFMUX_2/DFlipFlop_0/m1_130_20#
= VDD RegEn8_0/DFFMUX_2/DFlipFlop_0/NAND3_5/VDD
= VDD RegEn8_0/DFFMUX_2/DFlipFlop_0/NAND3_5/C
= VDD RegEn8_0/DFFMUX_2/DFlipFlop_0/m1_202_20#
= VDD RegEn8_0/DFFMUX_2/DFlipFlop_0/NAND3_0/VDD
= VDD RegEn8_0/DFFMUX_2/DFlipFlop_0/NAND3_3/VDD
= VDD RegEn8_0/DFFMUX_2/DFlipFlop_0/NAND3_1/VDD
= VDD RegEn8_0/DFFMUX_2/DFlipFlop_0/NAND3_2/VDD
= VDD RegEn8_0/DFFMUX_2/DFlipFlop_0/w_n6_34#
= VDD RegEn8_0/DFFMUX_2/w_132_59#
= VDD RegEn8_0/DFFMUX_2/mux_0/AND2_0/VDD
= VDD RegEn8_0/DFFMUX_2/mux_0/AND2_0/NAND2_0/VDD
= VDD RegEn8_0/DFFMUX_2/mux_0/AND2_0/INV_0/VDD
= VDD RegEn8_0/DFFMUX_2/mux_0/INV_0/VDD
= VDD RegEn8_0/DFFMUX_2/mux_0/OR2_0/VDD
= VDD RegEn8_0/DFFMUX_2/mux_0/AND2_1/VDD
= VDD RegEn8_0/DFFMUX_2/mux_0/AND2_1/NAND2_0/VDD
= VDD RegEn8_0/DFFMUX_2/mux_0/AND2_1/INV_0/VDD
= VDD RegEn8_0/DFFMUX_2/mux_0/w_34_59#
= VDD RegEn8_0/DFFMUX_2/mux_0/OR2_0/INV_0/VDD
= VDD RegEn8_0/DFFMUX_2/mux_0/OR2_0/NOR2_0/VDD
= VDD RegEn8_0/DFFMUX_1/VDD
= VDD RegEn8_0/DFFMUX_1/m2_346_n48#
= VDD RegEn8_0/DFFMUX_1/mux_0/VDD
= VDD RegEn8_0/DFFMUX_1/DFlipFlop_0/VDD
= VDD RegEn8_0/DFFMUX_1/DFlipFlop_0/NAND3_4/VDD
= VDD RegEn8_0/DFFMUX_1/DFlipFlop_0/NAND3_3/C
= VDD RegEn8_0/DFFMUX_1/DFlipFlop_0/m1_130_20#
= VDD RegEn8_0/DFFMUX_1/DFlipFlop_0/NAND3_5/VDD
= VDD RegEn8_0/DFFMUX_1/DFlipFlop_0/NAND3_5/C
= VDD RegEn8_0/DFFMUX_1/DFlipFlop_0/m1_202_20#
= VDD RegEn8_0/DFFMUX_1/DFlipFlop_0/NAND3_0/VDD
= VDD RegEn8_0/DFFMUX_1/DFlipFlop_0/NAND3_3/VDD
= VDD RegEn8_0/DFFMUX_1/DFlipFlop_0/NAND3_1/VDD
= VDD RegEn8_0/DFFMUX_1/DFlipFlop_0/NAND3_2/VDD
= VDD RegEn8_0/DFFMUX_1/DFlipFlop_0/w_n6_34#
= VDD RegEn8_0/DFFMUX_1/w_132_59#
= VDD RegEn8_0/DFFMUX_1/mux_0/AND2_0/VDD
= VDD RegEn8_0/DFFMUX_1/mux_0/AND2_0/NAND2_0/VDD
= VDD RegEn8_0/DFFMUX_1/mux_0/AND2_0/INV_0/VDD
= VDD RegEn8_0/DFFMUX_1/mux_0/INV_0/VDD
= VDD RegEn8_0/DFFMUX_1/mux_0/OR2_0/VDD
= VDD RegEn8_0/DFFMUX_1/mux_0/AND2_1/VDD
= VDD RegEn8_0/DFFMUX_1/mux_0/AND2_1/NAND2_0/VDD
= VDD RegEn8_0/DFFMUX_1/mux_0/AND2_1/INV_0/VDD
= VDD RegEn8_0/DFFMUX_1/mux_0/w_34_59#
= VDD RegEn8_0/DFFMUX_1/mux_0/OR2_0/INV_0/VDD
= VDD RegEn8_0/DFFMUX_1/mux_0/OR2_0/NOR2_0/VDD
= VDD RegEn8_0/DFFMUX_7/VDD
= VDD RegEn8_0/DFFMUX_7/m2_346_n48#
= VDD RegEn8_0/DFFMUX_7/mux_0/VDD
= VDD RegEn8_0/DFFMUX_7/DFlipFlop_0/VDD
= VDD RegEn8_0/DFFMUX_7/DFlipFlop_0/NAND3_4/VDD
= VDD RegEn8_0/DFFMUX_7/DFlipFlop_0/NAND3_3/C
= VDD RegEn8_0/DFFMUX_7/DFlipFlop_0/m1_130_20#
= VDD RegEn8_0/DFFMUX_7/DFlipFlop_0/NAND3_5/VDD
= VDD RegEn8_0/DFFMUX_7/DFlipFlop_0/NAND3_5/C
= VDD RegEn8_0/DFFMUX_7/DFlipFlop_0/m1_202_20#
= VDD RegEn8_0/DFFMUX_7/DFlipFlop_0/NAND3_0/VDD
= VDD RegEn8_0/DFFMUX_7/DFlipFlop_0/NAND3_3/VDD
= VDD RegEn8_0/DFFMUX_7/DFlipFlop_0/NAND3_1/VDD
= VDD RegEn8_0/DFFMUX_7/DFlipFlop_0/NAND3_2/VDD
= VDD RegEn8_0/DFFMUX_7/DFlipFlop_0/w_n6_34#
= VDD RegEn8_0/DFFMUX_7/w_132_59#
= VDD RegEn8_0/DFFMUX_7/mux_0/AND2_0/VDD
= VDD RegEn8_0/DFFMUX_7/mux_0/AND2_0/NAND2_0/VDD
= VDD RegEn8_0/DFFMUX_7/mux_0/AND2_0/INV_0/VDD
= VDD RegEn8_0/DFFMUX_7/mux_0/INV_0/VDD
= VDD RegEn8_0/DFFMUX_7/mux_0/OR2_0/VDD
= VDD RegEn8_0/DFFMUX_7/mux_0/AND2_1/VDD
= VDD RegEn8_0/DFFMUX_7/mux_0/AND2_1/NAND2_0/VDD
= VDD RegEn8_0/DFFMUX_7/mux_0/AND2_1/INV_0/VDD
= VDD RegEn8_0/DFFMUX_7/mux_0/w_34_59#
= VDD RegEn8_0/DFFMUX_7/mux_0/OR2_0/INV_0/VDD
= VDD RegEn8_0/DFFMUX_7/mux_0/OR2_0/NOR2_0/VDD
= VDD RegEn8_0/DFFMUX_6/VDD
= VDD RegEn8_0/DFFMUX_6/m2_346_n48#
= VDD RegEn8_0/DFFMUX_6/mux_0/VDD
= VDD RegEn8_0/DFFMUX_6/DFlipFlop_0/VDD
= VDD RegEn8_0/DFFMUX_6/DFlipFlop_0/NAND3_4/VDD
= VDD RegEn8_0/DFFMUX_6/DFlipFlop_0/NAND3_3/C
= VDD RegEn8_0/DFFMUX_6/DFlipFlop_0/m1_130_20#
= VDD RegEn8_0/DFFMUX_6/DFlipFlop_0/NAND3_5/VDD
= VDD RegEn8_0/DFFMUX_6/DFlipFlop_0/NAND3_5/C
= VDD RegEn8_0/DFFMUX_6/DFlipFlop_0/m1_202_20#
= VDD RegEn8_0/DFFMUX_6/DFlipFlop_0/NAND3_0/VDD
= VDD RegEn8_0/DFFMUX_6/DFlipFlop_0/NAND3_3/VDD
= VDD RegEn8_0/DFFMUX_6/DFlipFlop_0/NAND3_1/VDD
= VDD RegEn8_0/DFFMUX_6/DFlipFlop_0/NAND3_2/VDD
= VDD RegEn8_0/DFFMUX_6/DFlipFlop_0/w_n6_34#
= VDD RegEn8_0/DFFMUX_6/w_132_59#
= VDD RegEn8_0/DFFMUX_6/mux_0/AND2_0/VDD
= VDD RegEn8_0/DFFMUX_6/mux_0/AND2_0/NAND2_0/VDD
= VDD RegEn8_0/DFFMUX_6/mux_0/AND2_0/INV_0/VDD
= VDD RegEn8_0/DFFMUX_6/mux_0/INV_0/VDD
= VDD RegEn8_0/DFFMUX_6/mux_0/OR2_0/VDD
= VDD RegEn8_0/DFFMUX_6/mux_0/AND2_1/VDD
= VDD RegEn8_0/DFFMUX_6/mux_0/AND2_1/NAND2_0/VDD
= VDD RegEn8_0/DFFMUX_6/mux_0/AND2_1/INV_0/VDD
= VDD RegEn8_0/DFFMUX_6/mux_0/w_34_59#
= VDD RegEn8_0/DFFMUX_6/mux_0/OR2_0/INV_0/VDD
= VDD RegEn8_0/DFFMUX_6/mux_0/OR2_0/NOR2_0/VDD
= VDD RegEn8_0/DFFMUX_5/VDD
= VDD RegEn8_0/DFFMUX_5/m2_346_n48#
= VDD RegEn8_0/DFFMUX_5/mux_0/VDD
= VDD RegEn8_0/DFFMUX_5/DFlipFlop_0/VDD
= VDD RegEn8_0/DFFMUX_5/DFlipFlop_0/NAND3_4/VDD
= VDD RegEn8_0/DFFMUX_5/DFlipFlop_0/NAND3_3/C
= VDD RegEn8_0/DFFMUX_5/DFlipFlop_0/m1_130_20#
= VDD RegEn8_0/DFFMUX_5/DFlipFlop_0/NAND3_5/VDD
= VDD RegEn8_0/DFFMUX_5/DFlipFlop_0/NAND3_5/C
= VDD RegEn8_0/DFFMUX_5/DFlipFlop_0/m1_202_20#
= VDD RegEn8_0/DFFMUX_5/DFlipFlop_0/NAND3_0/VDD
= VDD RegEn8_0/DFFMUX_5/DFlipFlop_0/NAND3_3/VDD
= VDD RegEn8_0/DFFMUX_5/DFlipFlop_0/NAND3_1/VDD
= VDD RegEn8_0/DFFMUX_5/DFlipFlop_0/NAND3_2/VDD
= VDD RegEn8_0/DFFMUX_5/DFlipFlop_0/w_n6_34#
= VDD RegEn8_0/DFFMUX_5/w_132_59#
= VDD RegEn8_0/DFFMUX_5/mux_0/AND2_0/VDD
= VDD RegEn8_0/DFFMUX_5/mux_0/AND2_0/NAND2_0/VDD
= VDD RegEn8_0/DFFMUX_5/mux_0/AND2_0/INV_0/VDD
= VDD RegEn8_0/DFFMUX_5/mux_0/INV_0/VDD
= VDD RegEn8_0/DFFMUX_5/mux_0/OR2_0/VDD
= VDD RegEn8_0/DFFMUX_5/mux_0/AND2_1/VDD
= VDD RegEn8_0/DFFMUX_5/mux_0/AND2_1/NAND2_0/VDD
= VDD RegEn8_0/DFFMUX_5/mux_0/AND2_1/INV_0/VDD
= VDD RegEn8_0/DFFMUX_5/mux_0/w_34_59#
= VDD RegEn8_0/DFFMUX_5/mux_0/OR2_0/INV_0/VDD
= VDD RegEn8_0/DFFMUX_5/mux_0/OR2_0/NOR2_0/VDD
= VDD RegEn8_0/DFFMUX_4/VDD
= VDD RegEn8_0/DFFMUX_4/m2_346_n48#
= VDD RegEn8_0/DFFMUX_4/mux_0/VDD
= VDD RegEn8_0/DFFMUX_4/DFlipFlop_0/VDD
= VDD RegEn8_0/DFFMUX_4/DFlipFlop_0/NAND3_4/VDD
= VDD RegEn8_0/DFFMUX_4/DFlipFlop_0/NAND3_3/C
= VDD RegEn8_0/DFFMUX_4/DFlipFlop_0/m1_130_20#
= VDD RegEn8_0/DFFMUX_4/DFlipFlop_0/NAND3_5/VDD
= VDD RegEn8_0/DFFMUX_4/DFlipFlop_0/NAND3_5/C
= VDD RegEn8_0/DFFMUX_4/DFlipFlop_0/m1_202_20#
= VDD RegEn8_0/DFFMUX_4/DFlipFlop_0/NAND3_0/VDD
= VDD RegEn8_0/DFFMUX_4/DFlipFlop_0/NAND3_3/VDD
= VDD RegEn8_0/DFFMUX_4/DFlipFlop_0/NAND3_1/VDD
= VDD RegEn8_0/DFFMUX_4/DFlipFlop_0/NAND3_2/VDD
= VDD RegEn8_0/DFFMUX_4/DFlipFlop_0/w_n6_34#
= VDD RegEn8_0/DFFMUX_4/w_132_59#
= VDD RegEn8_0/DFFMUX_4/mux_0/AND2_0/VDD
= VDD RegEn8_0/DFFMUX_4/mux_0/AND2_0/NAND2_0/VDD
= VDD RegEn8_0/DFFMUX_4/mux_0/AND2_0/INV_0/VDD
= VDD RegEn8_0/DFFMUX_4/mux_0/INV_0/VDD
= VDD RegEn8_0/DFFMUX_4/mux_0/OR2_0/VDD
= VDD RegEn8_0/DFFMUX_4/mux_0/AND2_1/VDD
= VDD RegEn8_0/DFFMUX_4/mux_0/AND2_1/NAND2_0/VDD
= VDD RegEn8_0/DFFMUX_4/mux_0/AND2_1/INV_0/VDD
= VDD RegEn8_0/DFFMUX_4/mux_0/w_34_59#
= VDD RegEn8_0/DFFMUX_4/mux_0/OR2_0/INV_0/VDD
= VDD RegEn8_0/DFFMUX_4/mux_0/OR2_0/NOR2_0/VDD
= VDD RegEn8_0/DFFMUX_3/VDD
= VDD RegEn8_0/DFFMUX_3/m2_346_n48#
= VDD RegEn8_0/DFFMUX_3/mux_0/VDD
= VDD RegEn8_0/DFFMUX_3/DFlipFlop_0/VDD
= VDD RegEn8_0/DFFMUX_3/DFlipFlop_0/NAND3_4/VDD
= VDD RegEn8_0/DFFMUX_3/DFlipFlop_0/NAND3_3/C
= VDD RegEn8_0/DFFMUX_3/DFlipFlop_0/m1_130_20#
= VDD RegEn8_0/DFFMUX_3/DFlipFlop_0/NAND3_5/VDD
= VDD RegEn8_0/DFFMUX_3/DFlipFlop_0/NAND3_5/C
= VDD RegEn8_0/DFFMUX_3/DFlipFlop_0/m1_202_20#
= VDD RegEn8_0/DFFMUX_3/DFlipFlop_0/NAND3_0/VDD
= VDD RegEn8_0/DFFMUX_3/DFlipFlop_0/NAND3_3/VDD
= VDD RegEn8_0/DFFMUX_3/DFlipFlop_0/NAND3_1/VDD
= VDD RegEn8_0/DFFMUX_3/DFlipFlop_0/NAND3_2/VDD
= VDD RegEn8_0/DFFMUX_3/DFlipFlop_0/w_n6_34#
= VDD RegEn8_0/DFFMUX_3/w_132_59#
= VDD RegEn8_0/DFFMUX_3/mux_0/AND2_0/VDD
= VDD RegEn8_0/DFFMUX_3/mux_0/AND2_0/NAND2_0/VDD
= VDD RegEn8_0/DFFMUX_3/mux_0/AND2_0/INV_0/VDD
= VDD RegEn8_0/DFFMUX_3/mux_0/INV_0/VDD
= VDD RegEn8_0/DFFMUX_3/mux_0/OR2_0/VDD
= VDD RegEn8_0/DFFMUX_3/mux_0/AND2_1/VDD
= VDD RegEn8_0/DFFMUX_3/mux_0/AND2_1/NAND2_0/VDD
= VDD RegEn8_0/DFFMUX_3/mux_0/AND2_1/INV_0/VDD
= VDD RegEn8_0/DFFMUX_3/mux_0/w_34_59#
= VDD RegEn8_0/DFFMUX_3/mux_0/OR2_0/INV_0/VDD
= VDD RegEn8_0/DFFMUX_3/mux_0/OR2_0/NOR2_0/VDD
C RegEn8_0/Q3b GND 2.86
R RegEn8_0/Q3b 75
= RegEn8_0/Q3b RegEn8_0/DFFMUX_3/Qb
= RegEn8_0/Q3b RegEn8_0/DFFMUX_3/DFlipFlop_0/Qb
= RegEn8_0/Q3b RegEn8_0/DFFMUX_3/DFlipFlop_0/NAND3_4/Y
= RegEn8_0/Q3b RegEn8_0/DFFMUX_3/DFlipFlop_0/NAND3_5/A
C RegEn8_0/DFFMUX_3/DFlipFlop_0/NAND3_5/B GND 8.91
R RegEn8_0/DFFMUX_3/DFlipFlop_0/NAND3_5/B 201
= RegEn8_0/DFFMUX_3/DFlipFlop_0/NAND3_5/B RegEn8_0/DFFMUX_3/DFlipFlop_0/NAND3_3/A
= RegEn8_0/DFFMUX_3/DFlipFlop_0/NAND3_5/B RegEn8_0/DFFMUX_3/DFlipFlop_0/NAND3_2/Y
= RegEn8_0/DFFMUX_3/DFlipFlop_0/NAND3_5/B RegEn8_0/DFFMUX_3/DFlipFlop_0/NAND3_1/C
= RegEn8_0/DFFMUX_3/DFlipFlop_0/NAND3_5/B RegEn8_0/DFFMUX_3/DFlipFlop_0/m1_58_n40#
C RegEn8_0/DFFMUX_3/DFlipFlop_0/NAND3_3/Y GND 3.79
R RegEn8_0/DFFMUX_3/DFlipFlop_0/NAND3_3/Y 77
= RegEn8_0/DFFMUX_3/DFlipFlop_0/NAND3_3/Y RegEn8_0/DFFMUX_3/DFlipFlop_0/NAND3_2/C
= RegEn8_0/DFFMUX_3/DFlipFlop_0/NAND3_3/Y RegEn8_0/DFFMUX_3/DFlipFlop_0/m1_94_n24#
C RST GND 121.05
R RST 2263
= RST RotationDetector_1/RST
= RST RotationDetector_1/A3O2DFF_0/RST
= RST RotationDetector_1/A3O2DFF_0/DFlipFlop_0/RST
= RST RotationDetector_1/A3O2DFF_0/DFlipFlop_0/NAND3_4/B
= RST RotationDetector_1/A3O2DFF_0/DFlipFlop_0/NAND3_0/B
= RST RotationDetector_1/A3O2DFF_0/DFlipFlop_0/NAND3_2/B
= RST RotationDetector_1/2A4O2DFF_0/RST
= RST RotationDetector_1/2A4O2DFF_0/DFlipFlop_0/RST
= RST RotationDetector_1/2A4O2DFF_0/DFlipFlop_0/NAND3_4/B
= RST RotationDetector_1/2A4O2DFF_0/DFlipFlop_0/NAND3_0/B
= RST RotationDetector_1/2A4O2DFF_0/DFlipFlop_0/NAND3_2/B
= RST m2_182_277#
= RST m1_182_n109#
= RST RotationDetector_0/RST
= RST RotationDetector_0/A3O2DFF_0/RST
= RST RotationDetector_0/A3O2DFF_0/DFlipFlop_0/RST
= RST RotationDetector_0/A3O2DFF_0/DFlipFlop_0/NAND3_4/B
= RST RotationDetector_0/A3O2DFF_0/DFlipFlop_0/NAND3_0/B
= RST RotationDetector_0/A3O2DFF_0/DFlipFlop_0/NAND3_2/B
= RST RotationDetector_0/2A4O2DFF_0/RST
= RST RotationDetector_0/2A4O2DFF_0/DFlipFlop_0/RST
= RST RotationDetector_0/2A4O2DFF_0/DFlipFlop_0/NAND3_4/B
= RST RotationDetector_0/2A4O2DFF_0/DFlipFlop_0/NAND3_0/B
= RST RotationDetector_0/2A4O2DFF_0/DFlipFlop_0/NAND3_2/B
= RST RegEn8_0/RST
= RST RegEn8_0/DFFMUX_0/RST
= RST RegEn8_0/DFFMUX_0/m2_158_n48#
= RST RegEn8_0/DFFMUX_0/DFlipFlop_0/RST
= RST RegEn8_0/DFFMUX_0/DFlipFlop_0/NAND3_4/B
= RST RegEn8_0/DFFMUX_0/DFlipFlop_0/NAND3_0/B
= RST RegEn8_0/DFFMUX_0/DFlipFlop_0/NAND3_2/B
= RST RegEn8_0/DFFMUX_1/RST
= RST RegEn8_0/DFFMUX_1/m2_158_n48#
= RST RegEn8_0/DFFMUX_1/DFlipFlop_0/RST
= RST RegEn8_0/DFFMUX_1/DFlipFlop_0/NAND3_4/B
= RST RegEn8_0/DFFMUX_1/DFlipFlop_0/NAND3_0/B
= RST RegEn8_0/DFFMUX_1/DFlipFlop_0/NAND3_2/B
= RST RegEn8_0/DFFMUX_7/RST
= RST RegEn8_0/DFFMUX_7/m2_158_n48#
= RST RegEn8_0/DFFMUX_7/DFlipFlop_0/RST
= RST RegEn8_0/DFFMUX_7/DFlipFlop_0/NAND3_4/B
= RST RegEn8_0/DFFMUX_7/DFlipFlop_0/NAND3_0/B
= RST RegEn8_0/DFFMUX_7/DFlipFlop_0/NAND3_2/B
= RST RegEn8_0/DFFMUX_6/RST
= RST RegEn8_0/DFFMUX_6/m2_158_n48#
= RST RegEn8_0/DFFMUX_6/DFlipFlop_0/RST
= RST RegEn8_0/DFFMUX_6/DFlipFlop_0/NAND3_4/B
= RST RegEn8_0/DFFMUX_6/DFlipFlop_0/NAND3_0/B
= RST RegEn8_0/DFFMUX_6/DFlipFlop_0/NAND3_2/B
= RST RegEn8_0/DFFMUX_5/RST
= RST RegEn8_0/DFFMUX_5/m2_158_n48#
= RST RegEn8_0/DFFMUX_5/DFlipFlop_0/RST
= RST RegEn8_0/DFFMUX_5/DFlipFlop_0/NAND3_4/B
= RST RegEn8_0/DFFMUX_5/DFlipFlop_0/NAND3_0/B
= RST RegEn8_0/DFFMUX_5/DFlipFlop_0/NAND3_2/B
= RST RegEn8_0/DFFMUX_4/RST
= RST RegEn8_0/DFFMUX_4/m2_158_n48#
= RST RegEn8_0/DFFMUX_4/DFlipFlop_0/RST
= RST RegEn8_0/DFFMUX_4/DFlipFlop_0/NAND3_4/B
= RST RegEn8_0/DFFMUX_4/DFlipFlop_0/NAND3_0/B
= RST RegEn8_0/DFFMUX_4/DFlipFlop_0/NAND3_2/B
= RST RegEn8_0/DFFMUX_3/RST
= RST RegEn8_0/DFFMUX_2/RST
= RST RegEn8_0/DFFMUX_2/m2_158_n48#
= RST RegEn8_0/DFFMUX_2/DFlipFlop_0/RST
= RST RegEn8_0/DFFMUX_2/DFlipFlop_0/NAND3_4/B
= RST RegEn8_0/DFFMUX_2/DFlipFlop_0/NAND3_0/B
= RST RegEn8_0/DFFMUX_2/DFlipFlop_0/NAND3_2/B
= RST RegEn8_0/DFFMUX_3/m2_158_n48#
= RST RegEn8_0/DFFMUX_3/DFlipFlop_0/RST
= RST RegEn8_0/DFFMUX_3/DFlipFlop_0/NAND3_4/B
= RST RegEn8_0/DFFMUX_3/DFlipFlop_0/NAND3_0/B
= RST RegEn8_0/DFFMUX_3/DFlipFlop_0/NAND3_2/B
C CLK GND 89.66
R CLK 1521
= CLK m1_218_n117#
= CLK RotationDetector_1/CLK
= CLK RotationDetector_1/A3O2DFF_0/CLK
= CLK RotationDetector_1/A3O2DFF_0/DFlipFlop_0/CLK
= CLK RotationDetector_1/A3O2DFF_0/DFlipFlop_0/NAND3_1/B
= CLK RotationDetector_1/A3O2DFF_0/DFlipFlop_0/NAND3_2/A
= CLK RotationDetector_1/2A4O2DFF_0/CLK
= CLK RotationDetector_1/2A4O2DFF_0/DFlipFlop_0/CLK
= CLK RotationDetector_1/2A4O2DFF_0/DFlipFlop_0/NAND3_1/B
= CLK RotationDetector_1/2A4O2DFF_0/DFlipFlop_0/NAND3_2/A
= CLK RotationDetector_0/CLK
= CLK m2_218_269#
= CLK RotationDetector_0/A3O2DFF_0/CLK
= CLK RotationDetector_0/A3O2DFF_0/DFlipFlop_0/CLK
= CLK RotationDetector_0/A3O2DFF_0/DFlipFlop_0/NAND3_1/B
= CLK RotationDetector_0/A3O2DFF_0/DFlipFlop_0/NAND3_2/A
= CLK RotationDetector_0/2A4O2DFF_0/CLK
= CLK RotationDetector_0/2A4O2DFF_0/DFlipFlop_0/CLK
= CLK RotationDetector_0/2A4O2DFF_0/DFlipFlop_0/NAND3_1/B
= CLK RotationDetector_0/2A4O2DFF_0/DFlipFlop_0/NAND3_2/A
= CLK RegEn8_0/CLK
= CLK RegEn8_0/DFFMUX_0/CLK
= CLK RegEn8_0/DFFMUX_0/m2_194_n48#
= CLK RegEn8_0/DFFMUX_0/DFlipFlop_0/CLK
= CLK RegEn8_0/DFFMUX_0/DFlipFlop_0/NAND3_1/B
= CLK RegEn8_0/DFFMUX_0/DFlipFlop_0/NAND3_2/A
= CLK RegEn8_0/DFFMUX_7/CLK
= CLK RegEn8_0/DFFMUX_1/CLK
= CLK RegEn8_0/DFFMUX_1/m2_194_n48#
= CLK RegEn8_0/DFFMUX_1/DFlipFlop_0/CLK
= CLK RegEn8_0/DFFMUX_1/DFlipFlop_0/NAND3_1/B
= CLK RegEn8_0/DFFMUX_1/DFlipFlop_0/NAND3_2/A
= CLK RegEn8_0/DFFMUX_7/m2_194_n48#
= CLK RegEn8_0/DFFMUX_7/DFlipFlop_0/CLK
= CLK RegEn8_0/DFFMUX_7/DFlipFlop_0/NAND3_1/B
= CLK RegEn8_0/DFFMUX_7/DFlipFlop_0/NAND3_2/A
= CLK RegEn8_0/DFFMUX_6/CLK
= CLK RegEn8_0/DFFMUX_6/m2_194_n48#
= CLK RegEn8_0/DFFMUX_6/DFlipFlop_0/CLK
= CLK RegEn8_0/DFFMUX_6/DFlipFlop_0/NAND3_1/B
= CLK RegEn8_0/DFFMUX_6/DFlipFlop_0/NAND3_2/A
= CLK RegEn8_0/DFFMUX_5/CLK
= CLK RegEn8_0/DFFMUX_5/m2_194_n48#
= CLK RegEn8_0/DFFMUX_5/DFlipFlop_0/CLK
= CLK RegEn8_0/DFFMUX_5/DFlipFlop_0/NAND3_1/B
= CLK RegEn8_0/DFFMUX_5/DFlipFlop_0/NAND3_2/A
= CLK RegEn8_0/DFFMUX_4/CLK
= CLK RegEn8_0/DFFMUX_4/m2_194_n48#
= CLK RegEn8_0/DFFMUX_4/DFlipFlop_0/CLK
= CLK RegEn8_0/DFFMUX_4/DFlipFlop_0/NAND3_1/B
= CLK RegEn8_0/DFFMUX_4/DFlipFlop_0/NAND3_2/A
= CLK RegEn8_0/DFFMUX_3/CLK
= CLK RegEn8_0/DFFMUX_2/CLK
= CLK RegEn8_0/DFFMUX_2/m2_194_n48#
= CLK RegEn8_0/DFFMUX_2/DFlipFlop_0/CLK
= CLK RegEn8_0/DFFMUX_2/DFlipFlop_0/NAND3_1/B
= CLK RegEn8_0/DFFMUX_2/DFlipFlop_0/NAND3_2/A
= CLK RegEn8_0/DFFMUX_3/m2_194_n48#
= CLK RegEn8_0/DFFMUX_3/DFlipFlop_0/CLK
= CLK RegEn8_0/DFFMUX_3/DFlipFlop_0/NAND3_1/B
= CLK RegEn8_0/DFFMUX_3/DFlipFlop_0/NAND3_2/A
C RegEn8_0/DFFMUX_3/DFlipFlop_0/NAND3_4/A GND 6.89
R RegEn8_0/DFFMUX_3/DFlipFlop_0/NAND3_4/A 139
= RegEn8_0/DFFMUX_3/DFlipFlop_0/NAND3_4/A RegEn8_0/DFFMUX_3/DFlipFlop_0/NAND3_1/Y
= RegEn8_0/DFFMUX_3/DFlipFlop_0/NAND3_4/A RegEn8_0/DFFMUX_3/DFlipFlop_0/NAND3_0/C
= RegEn8_0/DFFMUX_3/DFlipFlop_0/NAND3_4/A RegEn8_0/DFFMUX_3/DFlipFlop_0/m1_22_n8#
C RegEn8_0/DFFMUX_3/DFlipFlop_0/NAND3_3/B GND 6.01
R RegEn8_0/DFFMUX_3/DFlipFlop_0/NAND3_3/B 138
= RegEn8_0/DFFMUX_3/DFlipFlop_0/NAND3_3/B RegEn8_0/DFFMUX_3/DFlipFlop_0/NAND3_1/A
= RegEn8_0/DFFMUX_3/DFlipFlop_0/NAND3_3/B RegEn8_0/DFFMUX_3/DFlipFlop_0/NAND3_0/Y
= RegEn8_0/DFFMUX_3/DFlipFlop_0/NAND3_3/B RegEn8_0/DFFMUX_3/DFlipFlop_0/m1_30_n32#
R RegEn8_0/DFFMUX_2/mux_0/OR2_0/A 63
= RegEn8_0/DFFMUX_2/mux_0/OR2_0/A RegEn8_0/DFFMUX_2/mux_0/OR2_0/NOR2_0/A
= RegEn8_0/DFFMUX_2/mux_0/OR2_0/A RegEn8_0/DFFMUX_2/mux_0/AND2_1/Y
= RegEn8_0/DFFMUX_2/mux_0/OR2_0/A RegEn8_0/DFFMUX_2/mux_0/m1_86_16#
= RegEn8_0/DFFMUX_2/mux_0/OR2_0/A RegEn8_0/DFFMUX_2/mux_0/AND2_1/INV_0/Y
C RegEn8_0/DFFMUX_2/mux_0/AND2_1/INV_0/A GND 2.02
R RegEn8_0/DFFMUX_2/mux_0/AND2_1/INV_0/A 65
= RegEn8_0/DFFMUX_2/mux_0/AND2_1/INV_0/A RegEn8_0/DFFMUX_2/mux_0/AND2_1/NAND2_0/Y
= RegEn8_0/DFFMUX_2/mux_0/AND2_1/INV_0/A RegEn8_0/DFFMUX_2/mux_0/AND2_1/m1_29_16#
C a2 GND 5.94
R a2 68
= a2 8BitAdder_0/S2
= a2 8BitAdder_0/FullAdder_2/S
= a2 8BitAdder_0/FullAdder_2/INV_0/Y
= a2 RegEn8_0/D2
= a2 RegEn8_0/DFFMUX_2/D
= a2 RegEn8_0/DFFMUX_2/m2_73_n24#
= a2 RegEn8_0/DFFMUX_2/mux_0/B
= a2 RegEn8_0/DFFMUX_2/mux_0/AND2_1/B
= a2 RegEn8_0/DFFMUX_2/mux_0/AND2_1/NAND2_0/B
C en GND 53.59
R en 1020
= en OR2_0/Y
= en OR2_0/INV_0/Y
= en RegEn8_0/en
= en RegEn8_0/DFFMUX_7/en
= en RegEn8_0/DFFMUX_1/en
= en RegEn8_0/DFFMUX_1/m2_2_n48#
= en RegEn8_0/DFFMUX_1/m2_2_24#
= en RegEn8_0/DFFMUX_1/mux_0/S
= en RegEn8_0/DFFMUX_1/mux_0/INV_0/A
= en RegEn8_0/DFFMUX_1/mux_0/AND2_1/A
= en RegEn8_0/DFFMUX_1/mux_0/AND2_1/NAND2_0/A
= en RegEn8_0/DFFMUX_0/en
= en RegEn8_0/DFFMUX_0/m2_2_n48#
= en RegEn8_0/DFFMUX_0/m2_2_24#
= en RegEn8_0/DFFMUX_0/mux_0/S
= en RegEn8_0/DFFMUX_0/mux_0/INV_0/A
= en RegEn8_0/DFFMUX_0/mux_0/AND2_1/A
= en RegEn8_0/DFFMUX_0/mux_0/AND2_1/NAND2_0/A
= en RegEn8_0/DFFMUX_7/m2_2_n48#
= en RegEn8_0/DFFMUX_7/m2_2_24#
= en RegEn8_0/DFFMUX_7/mux_0/S
= en RegEn8_0/DFFMUX_7/mux_0/INV_0/A
= en RegEn8_0/DFFMUX_7/mux_0/AND2_1/A
= en RegEn8_0/DFFMUX_7/mux_0/AND2_1/NAND2_0/A
= en RegEn8_0/DFFMUX_6/en
= en RegEn8_0/DFFMUX_6/m2_2_n48#
= en RegEn8_0/DFFMUX_6/m2_2_24#
= en RegEn8_0/DFFMUX_6/mux_0/S
= en RegEn8_0/DFFMUX_6/mux_0/INV_0/A
= en RegEn8_0/DFFMUX_6/mux_0/AND2_1/A
= en RegEn8_0/DFFMUX_6/mux_0/AND2_1/NAND2_0/A
= en RegEn8_0/DFFMUX_5/en
= en RegEn8_0/DFFMUX_5/m2_2_n48#
= en RegEn8_0/DFFMUX_5/m2_2_24#
= en RegEn8_0/DFFMUX_5/mux_0/S
= en RegEn8_0/DFFMUX_5/mux_0/INV_0/A
= en RegEn8_0/DFFMUX_5/mux_0/AND2_1/A
= en RegEn8_0/DFFMUX_5/mux_0/AND2_1/NAND2_0/A
= en RegEn8_0/DFFMUX_4/en
= en RegEn8_0/DFFMUX_4/m2_2_n48#
= en RegEn8_0/DFFMUX_4/m2_2_24#
= en RegEn8_0/DFFMUX_4/mux_0/S
= en RegEn8_0/DFFMUX_4/mux_0/INV_0/A
= en RegEn8_0/DFFMUX_4/mux_0/AND2_1/A
= en RegEn8_0/DFFMUX_4/mux_0/AND2_1/NAND2_0/A
= en RegEn8_0/DFFMUX_3/en
= en RegEn8_0/DFFMUX_3/m2_2_n48#
= en RegEn8_0/DFFMUX_3/m2_2_24#
= en RegEn8_0/DFFMUX_3/mux_0/S
= en RegEn8_0/DFFMUX_3/mux_0/INV_0/A
= en RegEn8_0/DFFMUX_3/mux_0/AND2_1/A
= en RegEn8_0/DFFMUX_3/mux_0/AND2_1/NAND2_0/A
= en RegEn8_0/DFFMUX_2/en
= en RegEn8_0/DFFMUX_2/m2_2_n48#
= en RegEn8_0/DFFMUX_2/m2_2_24#
= en RegEn8_0/DFFMUX_2/mux_0/S
= en RegEn8_0/DFFMUX_2/mux_0/INV_0/A
= en RegEn8_0/DFFMUX_2/mux_0/AND2_1/A
= en RegEn8_0/DFFMUX_2/mux_0/AND2_1/NAND2_0/A
C RegEn8_0/DFFMUX_2/mux_0/OR2_0/B GND 3.77
R RegEn8_0/DFFMUX_2/mux_0/OR2_0/B 66
= RegEn8_0/DFFMUX_2/mux_0/OR2_0/B RegEn8_0/DFFMUX_2/mux_0/OR2_0/NOR2_0/B
= RegEn8_0/DFFMUX_2/mux_0/OR2_0/B RegEn8_0/DFFMUX_2/mux_0/AND2_0/Y
= RegEn8_0/DFFMUX_2/mux_0/OR2_0/B RegEn8_0/DFFMUX_2/mux_0/m1_38_n16#
= RegEn8_0/DFFMUX_2/mux_0/OR2_0/B RegEn8_0/DFFMUX_2/mux_0/AND2_0/INV_0/Y
C RegEn8_0/DFFMUX_2/mux_0/AND2_0/INV_0/A GND 2.02
R RegEn8_0/DFFMUX_2/mux_0/AND2_0/INV_0/A 65
= RegEn8_0/DFFMUX_2/mux_0/AND2_0/INV_0/A RegEn8_0/DFFMUX_2/mux_0/AND2_0/NAND2_0/Y
= RegEn8_0/DFFMUX_2/mux_0/AND2_0/INV_0/A RegEn8_0/DFFMUX_2/mux_0/AND2_0/m1_29_16#
C Q2 GND 42.94
R Q2 419
= Q2 8BitAdder_0/B2
= Q2 8BitAdder_0/FullAdder_2/B
= Q2 8BitAdder_0/FullAdder_2/MIRROR_ADDER_0/B
= Q2 8BitAdder_0/FullAdder_2/m1_112_n16#
= Q2 RegEn8_0/Q2
= Q2 RegEn8_0/DFFMUX_2/Q
= Q2 RegEn8_0/DFFMUX_2/DFlipFlop_0/Q
= Q2 RegEn8_0/DFFMUX_2/DFlipFlop_0/NAND3_5/Y
= Q2 RegEn8_0/DFFMUX_2/DFlipFlop_0/NAND3_4/C
= Q2 RegEn8_0/DFFMUX_2/mux_0/A
= Q2 RegEn8_0/DFFMUX_2/m1_0_n16#
= Q2 RegEn8_0/DFFMUX_2/m1_29_n48#
= Q2 RegEn8_0/DFFMUX_2/mux_0/AND2_0/B
= Q2 RegEn8_0/DFFMUX_2/mux_0/AND2_0/NAND2_0/B
C RegEn8_0/DFFMUX_2/mux_0/INV_0/Y GND 2.06
R RegEn8_0/DFFMUX_2/mux_0/INV_0/Y 64
= RegEn8_0/DFFMUX_2/mux_0/INV_0/Y RegEn8_0/DFFMUX_2/mux_0/m1_n2_26#
= RegEn8_0/DFFMUX_2/mux_0/INV_0/Y RegEn8_0/DFFMUX_2/mux_0/AND2_0/A
= RegEn8_0/DFFMUX_2/mux_0/INV_0/Y RegEn8_0/DFFMUX_2/mux_0/AND2_0/NAND2_0/A
C RegEn8_0/DFFMUX_2/DFlipFlop_0/D GND 2.19
R RegEn8_0/DFFMUX_2/DFlipFlop_0/D 64
= RegEn8_0/DFFMUX_2/DFlipFlop_0/D RegEn8_0/DFFMUX_2/DFlipFlop_0/NAND3_0/A
= RegEn8_0/DFFMUX_2/DFlipFlop_0/D RegEn8_0/DFFMUX_2/mux_0/OR2_0/Y
= RegEn8_0/DFFMUX_2/DFlipFlop_0/D RegEn8_0/DFFMUX_2/m1_142_24#
= RegEn8_0/DFFMUX_2/DFlipFlop_0/D RegEn8_0/DFFMUX_2/mux_0/m1_122_16#
= RegEn8_0/DFFMUX_2/DFlipFlop_0/D RegEn8_0/DFFMUX_2/mux_0/OR2_0/INV_0/Y
R RegEn8_0/DFFMUX_2/mux_0/OR2_0/INV_0/A 68
= RegEn8_0/DFFMUX_2/mux_0/OR2_0/INV_0/A RegEn8_0/DFFMUX_2/mux_0/OR2_0/NOR2_0/Y
= RegEn8_0/DFFMUX_2/mux_0/OR2_0/INV_0/A RegEn8_0/DFFMUX_2/mux_0/OR2_0/m1_10_28#
C RegEn8_0/Q2b GND 2.86
R RegEn8_0/Q2b 75
= RegEn8_0/Q2b RegEn8_0/DFFMUX_2/Qb
= RegEn8_0/Q2b RegEn8_0/DFFMUX_2/DFlipFlop_0/Qb
= RegEn8_0/Q2b RegEn8_0/DFFMUX_2/DFlipFlop_0/NAND3_4/Y
= RegEn8_0/Q2b RegEn8_0/DFFMUX_2/DFlipFlop_0/NAND3_5/A
C RegEn8_0/DFFMUX_2/DFlipFlop_0/NAND3_5/B GND 8.91
R RegEn8_0/DFFMUX_2/DFlipFlop_0/NAND3_5/B 201
= RegEn8_0/DFFMUX_2/DFlipFlop_0/NAND3_5/B RegEn8_0/DFFMUX_2/DFlipFlop_0/NAND3_3/A
= RegEn8_0/DFFMUX_2/DFlipFlop_0/NAND3_5/B RegEn8_0/DFFMUX_2/DFlipFlop_0/NAND3_2/Y
= RegEn8_0/DFFMUX_2/DFlipFlop_0/NAND3_5/B RegEn8_0/DFFMUX_2/DFlipFlop_0/NAND3_1/C
= RegEn8_0/DFFMUX_2/DFlipFlop_0/NAND3_5/B RegEn8_0/DFFMUX_2/DFlipFlop_0/m1_58_n40#
C RegEn8_0/DFFMUX_2/DFlipFlop_0/NAND3_3/Y GND 3.79
R RegEn8_0/DFFMUX_2/DFlipFlop_0/NAND3_3/Y 77
= RegEn8_0/DFFMUX_2/DFlipFlop_0/NAND3_3/Y RegEn8_0/DFFMUX_2/DFlipFlop_0/NAND3_2/C
= RegEn8_0/DFFMUX_2/DFlipFlop_0/NAND3_3/Y RegEn8_0/DFFMUX_2/DFlipFlop_0/m1_94_n24#
C RegEn8_0/DFFMUX_2/DFlipFlop_0/NAND3_4/A GND 6.89
R RegEn8_0/DFFMUX_2/DFlipFlop_0/NAND3_4/A 139
= RegEn8_0/DFFMUX_2/DFlipFlop_0/NAND3_4/A RegEn8_0/DFFMUX_2/DFlipFlop_0/NAND3_1/Y
= RegEn8_0/DFFMUX_2/DFlipFlop_0/NAND3_4/A RegEn8_0/DFFMUX_2/DFlipFlop_0/NAND3_0/C
= RegEn8_0/DFFMUX_2/DFlipFlop_0/NAND3_4/A RegEn8_0/DFFMUX_2/DFlipFlop_0/m1_22_n8#
C RegEn8_0/DFFMUX_2/DFlipFlop_0/NAND3_3/B GND 6.01
R RegEn8_0/DFFMUX_2/DFlipFlop_0/NAND3_3/B 138
= RegEn8_0/DFFMUX_2/DFlipFlop_0/NAND3_3/B RegEn8_0/DFFMUX_2/DFlipFlop_0/NAND3_1/A
= RegEn8_0/DFFMUX_2/DFlipFlop_0/NAND3_3/B RegEn8_0/DFFMUX_2/DFlipFlop_0/NAND3_0/Y
= RegEn8_0/DFFMUX_2/DFlipFlop_0/NAND3_3/B RegEn8_0/DFFMUX_2/DFlipFlop_0/m1_30_n32#
R RegEn8_0/DFFMUX_1/mux_0/OR2_0/A 63
= RegEn8_0/DFFMUX_1/mux_0/OR2_0/A RegEn8_0/DFFMUX_1/mux_0/OR2_0/NOR2_0/A
= RegEn8_0/DFFMUX_1/mux_0/OR2_0/A RegEn8_0/DFFMUX_1/mux_0/AND2_1/Y
= RegEn8_0/DFFMUX_1/mux_0/OR2_0/A RegEn8_0/DFFMUX_1/mux_0/m1_86_16#
= RegEn8_0/DFFMUX_1/mux_0/OR2_0/A RegEn8_0/DFFMUX_1/mux_0/AND2_1/INV_0/Y
C RegEn8_0/DFFMUX_1/mux_0/AND2_1/INV_0/A GND 2.02
R RegEn8_0/DFFMUX_1/mux_0/AND2_1/INV_0/A 65
= RegEn8_0/DFFMUX_1/mux_0/AND2_1/INV_0/A RegEn8_0/DFFMUX_1/mux_0/AND2_1/NAND2_0/Y
= RegEn8_0/DFFMUX_1/mux_0/AND2_1/INV_0/A RegEn8_0/DFFMUX_1/mux_0/AND2_1/m1_29_16#
C a1 GND 5.58
R a1 68
= a1 8BitAdder_0/S1
= a1 8BitAdder_0/FullAdder_1/S
= a1 8BitAdder_0/FullAdder_1/INV_0/Y
= a1 RegEn8_0/D1
= a1 RegEn8_0/DFFMUX_1/D
= a1 RegEn8_0/DFFMUX_1/m2_73_n24#
= a1 RegEn8_0/DFFMUX_1/mux_0/B
= a1 RegEn8_0/DFFMUX_1/mux_0/AND2_1/B
= a1 RegEn8_0/DFFMUX_1/mux_0/AND2_1/NAND2_0/B
C RegEn8_0/DFFMUX_1/mux_0/OR2_0/B GND 3.77
R RegEn8_0/DFFMUX_1/mux_0/OR2_0/B 66
= RegEn8_0/DFFMUX_1/mux_0/OR2_0/B RegEn8_0/DFFMUX_1/mux_0/OR2_0/NOR2_0/B
= RegEn8_0/DFFMUX_1/mux_0/OR2_0/B RegEn8_0/DFFMUX_1/mux_0/AND2_0/Y
= RegEn8_0/DFFMUX_1/mux_0/OR2_0/B RegEn8_0/DFFMUX_1/mux_0/m1_38_n16#
= RegEn8_0/DFFMUX_1/mux_0/OR2_0/B RegEn8_0/DFFMUX_1/mux_0/AND2_0/INV_0/Y
C RegEn8_0/DFFMUX_1/mux_0/AND2_0/INV_0/A GND 2.02
R RegEn8_0/DFFMUX_1/mux_0/AND2_0/INV_0/A 65
= RegEn8_0/DFFMUX_1/mux_0/AND2_0/INV_0/A RegEn8_0/DFFMUX_1/mux_0/AND2_0/NAND2_0/Y
= RegEn8_0/DFFMUX_1/mux_0/AND2_0/INV_0/A RegEn8_0/DFFMUX_1/mux_0/AND2_0/m1_29_16#
C Q1 GND 33.90
R Q1 413
= Q1 8BitAdder_0/B1
= Q1 8BitAdder_0/FullAdder_1/B
= Q1 8BitAdder_0/FullAdder_1/MIRROR_ADDER_0/B
= Q1 8BitAdder_0/FullAdder_1/m1_112_n16#
= Q1 RegEn8_0/Q1
= Q1 RegEn8_0/DFFMUX_1/Q
= Q1 RegEn8_0/DFFMUX_1/DFlipFlop_0/Q
= Q1 RegEn8_0/DFFMUX_1/DFlipFlop_0/NAND3_5/Y
= Q1 RegEn8_0/DFFMUX_1/DFlipFlop_0/NAND3_4/C
= Q1 RegEn8_0/DFFMUX_1/mux_0/A
= Q1 RegEn8_0/DFFMUX_1/m1_0_n16#
= Q1 RegEn8_0/DFFMUX_1/m1_29_n48#
= Q1 RegEn8_0/DFFMUX_1/mux_0/AND2_0/B
= Q1 RegEn8_0/DFFMUX_1/mux_0/AND2_0/NAND2_0/B
C RegEn8_0/DFFMUX_1/mux_0/INV_0/Y GND 2.06
R RegEn8_0/DFFMUX_1/mux_0/INV_0/Y 64
= RegEn8_0/DFFMUX_1/mux_0/INV_0/Y RegEn8_0/DFFMUX_1/mux_0/m1_n2_26#
= RegEn8_0/DFFMUX_1/mux_0/INV_0/Y RegEn8_0/DFFMUX_1/mux_0/AND2_0/A
= RegEn8_0/DFFMUX_1/mux_0/INV_0/Y RegEn8_0/DFFMUX_1/mux_0/AND2_0/NAND2_0/A
C RegEn8_0/DFFMUX_1/DFlipFlop_0/D GND 2.19
R RegEn8_0/DFFMUX_1/DFlipFlop_0/D 64
= RegEn8_0/DFFMUX_1/DFlipFlop_0/D RegEn8_0/DFFMUX_1/DFlipFlop_0/NAND3_0/A
= RegEn8_0/DFFMUX_1/DFlipFlop_0/D RegEn8_0/DFFMUX_1/mux_0/OR2_0/Y
= RegEn8_0/DFFMUX_1/DFlipFlop_0/D RegEn8_0/DFFMUX_1/m1_142_24#
= RegEn8_0/DFFMUX_1/DFlipFlop_0/D RegEn8_0/DFFMUX_1/mux_0/m1_122_16#
= RegEn8_0/DFFMUX_1/DFlipFlop_0/D RegEn8_0/DFFMUX_1/mux_0/OR2_0/INV_0/Y
R RegEn8_0/DFFMUX_1/mux_0/OR2_0/INV_0/A 68
= RegEn8_0/DFFMUX_1/mux_0/OR2_0/INV_0/A RegEn8_0/DFFMUX_1/mux_0/OR2_0/NOR2_0/Y
= RegEn8_0/DFFMUX_1/mux_0/OR2_0/INV_0/A RegEn8_0/DFFMUX_1/mux_0/OR2_0/m1_10_28#
C RegEn8_0/Q1b GND 2.86
R RegEn8_0/Q1b 75
= RegEn8_0/Q1b RegEn8_0/DFFMUX_1/Qb
= RegEn8_0/Q1b RegEn8_0/DFFMUX_1/DFlipFlop_0/Qb
= RegEn8_0/Q1b RegEn8_0/DFFMUX_1/DFlipFlop_0/NAND3_4/Y
= RegEn8_0/Q1b RegEn8_0/DFFMUX_1/DFlipFlop_0/NAND3_5/A
C RegEn8_0/DFFMUX_1/DFlipFlop_0/NAND3_5/B GND 8.91
R RegEn8_0/DFFMUX_1/DFlipFlop_0/NAND3_5/B 201
= RegEn8_0/DFFMUX_1/DFlipFlop_0/NAND3_5/B RegEn8_0/DFFMUX_1/DFlipFlop_0/NAND3_3/A
= RegEn8_0/DFFMUX_1/DFlipFlop_0/NAND3_5/B RegEn8_0/DFFMUX_1/DFlipFlop_0/NAND3_2/Y
= RegEn8_0/DFFMUX_1/DFlipFlop_0/NAND3_5/B RegEn8_0/DFFMUX_1/DFlipFlop_0/NAND3_1/C
= RegEn8_0/DFFMUX_1/DFlipFlop_0/NAND3_5/B RegEn8_0/DFFMUX_1/DFlipFlop_0/m1_58_n40#
C RegEn8_0/DFFMUX_1/DFlipFlop_0/NAND3_3/Y GND 3.79
R RegEn8_0/DFFMUX_1/DFlipFlop_0/NAND3_3/Y 77
= RegEn8_0/DFFMUX_1/DFlipFlop_0/NAND3_3/Y RegEn8_0/DFFMUX_1/DFlipFlop_0/NAND3_2/C
= RegEn8_0/DFFMUX_1/DFlipFlop_0/NAND3_3/Y RegEn8_0/DFFMUX_1/DFlipFlop_0/m1_94_n24#
C RegEn8_0/DFFMUX_1/DFlipFlop_0/NAND3_4/A GND 6.89
R RegEn8_0/DFFMUX_1/DFlipFlop_0/NAND3_4/A 139
= RegEn8_0/DFFMUX_1/DFlipFlop_0/NAND3_4/A RegEn8_0/DFFMUX_1/DFlipFlop_0/NAND3_1/Y
= RegEn8_0/DFFMUX_1/DFlipFlop_0/NAND3_4/A RegEn8_0/DFFMUX_1/DFlipFlop_0/NAND3_0/C
= RegEn8_0/DFFMUX_1/DFlipFlop_0/NAND3_4/A RegEn8_0/DFFMUX_1/DFlipFlop_0/m1_22_n8#
C RegEn8_0/DFFMUX_1/DFlipFlop_0/NAND3_3/B GND 6.01
R RegEn8_0/DFFMUX_1/DFlipFlop_0/NAND3_3/B 138
= RegEn8_0/DFFMUX_1/DFlipFlop_0/NAND3_3/B RegEn8_0/DFFMUX_1/DFlipFlop_0/NAND3_1/A
= RegEn8_0/DFFMUX_1/DFlipFlop_0/NAND3_3/B RegEn8_0/DFFMUX_1/DFlipFlop_0/NAND3_0/Y
= RegEn8_0/DFFMUX_1/DFlipFlop_0/NAND3_3/B RegEn8_0/DFFMUX_1/DFlipFlop_0/m1_30_n32#
R RegEn8_0/DFFMUX_0/mux_0/OR2_0/A 63
= RegEn8_0/DFFMUX_0/mux_0/OR2_0/A RegEn8_0/DFFMUX_0/mux_0/OR2_0/NOR2_0/A
= RegEn8_0/DFFMUX_0/mux_0/OR2_0/A RegEn8_0/DFFMUX_0/mux_0/AND2_1/Y
= RegEn8_0/DFFMUX_0/mux_0/OR2_0/A RegEn8_0/DFFMUX_0/mux_0/m1_86_16#
= RegEn8_0/DFFMUX_0/mux_0/OR2_0/A RegEn8_0/DFFMUX_0/mux_0/AND2_1/INV_0/Y
C RegEn8_0/DFFMUX_0/mux_0/AND2_1/INV_0/A GND 2.02
R RegEn8_0/DFFMUX_0/mux_0/AND2_1/INV_0/A 65
= RegEn8_0/DFFMUX_0/mux_0/AND2_1/INV_0/A RegEn8_0/DFFMUX_0/mux_0/AND2_1/NAND2_0/Y
= RegEn8_0/DFFMUX_0/mux_0/AND2_1/INV_0/A RegEn8_0/DFFMUX_0/mux_0/AND2_1/m1_29_16#
C a0 GND 5.21
R a0 68
= a0 8BitAdder_0/S0
= a0 8BitAdder_0/FullAdder_0/S
= a0 8BitAdder_0/FullAdder_0/INV_0/Y
= a0 RegEn8_0/D0
= a0 RegEn8_0/DFFMUX_0/D
= a0 RegEn8_0/DFFMUX_0/m2_73_n24#
= a0 RegEn8_0/DFFMUX_0/mux_0/B
= a0 RegEn8_0/DFFMUX_0/mux_0/AND2_1/B
= a0 RegEn8_0/DFFMUX_0/mux_0/AND2_1/NAND2_0/B
C RegEn8_0/DFFMUX_0/mux_0/OR2_0/B GND 3.77
R RegEn8_0/DFFMUX_0/mux_0/OR2_0/B 66
= RegEn8_0/DFFMUX_0/mux_0/OR2_0/B RegEn8_0/DFFMUX_0/mux_0/OR2_0/NOR2_0/B
= RegEn8_0/DFFMUX_0/mux_0/OR2_0/B RegEn8_0/DFFMUX_0/mux_0/AND2_0/Y
= RegEn8_0/DFFMUX_0/mux_0/OR2_0/B RegEn8_0/DFFMUX_0/mux_0/m1_38_n16#
= RegEn8_0/DFFMUX_0/mux_0/OR2_0/B RegEn8_0/DFFMUX_0/mux_0/AND2_0/INV_0/Y
C RegEn8_0/DFFMUX_0/mux_0/AND2_0/INV_0/A GND 2.02
R RegEn8_0/DFFMUX_0/mux_0/AND2_0/INV_0/A 65
= RegEn8_0/DFFMUX_0/mux_0/AND2_0/INV_0/A RegEn8_0/DFFMUX_0/mux_0/AND2_0/NAND2_0/Y
= RegEn8_0/DFFMUX_0/mux_0/AND2_0/INV_0/A RegEn8_0/DFFMUX_0/mux_0/AND2_0/m1_29_16#
C Q0 GND 35.01
R Q0 412
= Q0 8BitAdder_0/B0
= Q0 8BitAdder_0/FullAdder_0/B
= Q0 8BitAdder_0/FullAdder_0/MIRROR_ADDER_0/B
= Q0 8BitAdder_0/FullAdder_0/m1_112_n16#
= Q0 RegEn8_0/Q0
= Q0 RegEn8_0/m1_0_n16#
= Q0 RegEn8_0/DFFMUX_0/Q
= Q0 RegEn8_0/DFFMUX_0/DFlipFlop_0/Q
= Q0 RegEn8_0/DFFMUX_0/DFlipFlop_0/NAND3_5/Y
= Q0 RegEn8_0/DFFMUX_0/DFlipFlop_0/NAND3_4/C
= Q0 RegEn8_0/DFFMUX_0/mux_0/A
= Q0 RegEn8_0/DFFMUX_0/m1_0_n16#
= Q0 RegEn8_0/DFFMUX_0/m1_29_n48#
= Q0 RegEn8_0/DFFMUX_0/mux_0/AND2_0/B
= Q0 RegEn8_0/DFFMUX_0/mux_0/AND2_0/NAND2_0/B
C RegEn8_0/DFFMUX_0/mux_0/INV_0/Y GND 2.06
R RegEn8_0/DFFMUX_0/mux_0/INV_0/Y 64
= RegEn8_0/DFFMUX_0/mux_0/INV_0/Y RegEn8_0/DFFMUX_0/mux_0/m1_n2_26#
= RegEn8_0/DFFMUX_0/mux_0/INV_0/Y RegEn8_0/DFFMUX_0/mux_0/AND2_0/A
= RegEn8_0/DFFMUX_0/mux_0/INV_0/Y RegEn8_0/DFFMUX_0/mux_0/AND2_0/NAND2_0/A
C RegEn8_0/DFFMUX_0/DFlipFlop_0/D GND 2.19
R RegEn8_0/DFFMUX_0/DFlipFlop_0/D 64
= RegEn8_0/DFFMUX_0/DFlipFlop_0/D RegEn8_0/DFFMUX_0/DFlipFlop_0/NAND3_0/A
= RegEn8_0/DFFMUX_0/DFlipFlop_0/D RegEn8_0/DFFMUX_0/mux_0/OR2_0/Y
= RegEn8_0/DFFMUX_0/DFlipFlop_0/D RegEn8_0/DFFMUX_0/m1_142_24#
= RegEn8_0/DFFMUX_0/DFlipFlop_0/D RegEn8_0/DFFMUX_0/mux_0/m1_122_16#
= RegEn8_0/DFFMUX_0/DFlipFlop_0/D RegEn8_0/DFFMUX_0/mux_0/OR2_0/INV_0/Y
R RegEn8_0/DFFMUX_0/mux_0/OR2_0/INV_0/A 68
= RegEn8_0/DFFMUX_0/mux_0/OR2_0/INV_0/A RegEn8_0/DFFMUX_0/mux_0/OR2_0/NOR2_0/Y
= RegEn8_0/DFFMUX_0/mux_0/OR2_0/INV_0/A RegEn8_0/DFFMUX_0/mux_0/OR2_0/m1_10_28#
C RegEn8_0/Q0b GND 2.86
R RegEn8_0/Q0b 75
= RegEn8_0/Q0b RegEn8_0/DFFMUX_0/Qb
= RegEn8_0/Q0b RegEn8_0/DFFMUX_0/DFlipFlop_0/Qb
= RegEn8_0/Q0b RegEn8_0/DFFMUX_0/DFlipFlop_0/NAND3_4/Y
= RegEn8_0/Q0b RegEn8_0/DFFMUX_0/DFlipFlop_0/NAND3_5/A
C RegEn8_0/DFFMUX_0/DFlipFlop_0/NAND3_5/B GND 8.91
R RegEn8_0/DFFMUX_0/DFlipFlop_0/NAND3_5/B 201
= RegEn8_0/DFFMUX_0/DFlipFlop_0/NAND3_5/B RegEn8_0/DFFMUX_0/DFlipFlop_0/NAND3_3/A
= RegEn8_0/DFFMUX_0/DFlipFlop_0/NAND3_5/B RegEn8_0/DFFMUX_0/DFlipFlop_0/NAND3_2/Y
= RegEn8_0/DFFMUX_0/DFlipFlop_0/NAND3_5/B RegEn8_0/DFFMUX_0/DFlipFlop_0/NAND3_1/C
= RegEn8_0/DFFMUX_0/DFlipFlop_0/NAND3_5/B RegEn8_0/DFFMUX_0/DFlipFlop_0/m1_58_n40#
C RegEn8_0/DFFMUX_0/DFlipFlop_0/NAND3_3/Y GND 3.79
R RegEn8_0/DFFMUX_0/DFlipFlop_0/NAND3_3/Y 77
= RegEn8_0/DFFMUX_0/DFlipFlop_0/NAND3_3/Y RegEn8_0/DFFMUX_0/DFlipFlop_0/NAND3_2/C
= RegEn8_0/DFFMUX_0/DFlipFlop_0/NAND3_3/Y RegEn8_0/DFFMUX_0/DFlipFlop_0/m1_94_n24#
C RegEn8_0/DFFMUX_0/DFlipFlop_0/NAND3_4/A GND 6.89
R RegEn8_0/DFFMUX_0/DFlipFlop_0/NAND3_4/A 139
= RegEn8_0/DFFMUX_0/DFlipFlop_0/NAND3_4/A RegEn8_0/DFFMUX_0/DFlipFlop_0/NAND3_1/Y
= RegEn8_0/DFFMUX_0/DFlipFlop_0/NAND3_4/A RegEn8_0/DFFMUX_0/DFlipFlop_0/NAND3_0/C
= RegEn8_0/DFFMUX_0/DFlipFlop_0/NAND3_4/A RegEn8_0/DFFMUX_0/DFlipFlop_0/m1_22_n8#
C RegEn8_0/DFFMUX_0/DFlipFlop_0/NAND3_3/B GND 6.01
R RegEn8_0/DFFMUX_0/DFlipFlop_0/NAND3_3/B 138
= RegEn8_0/DFFMUX_0/DFlipFlop_0/NAND3_3/B RegEn8_0/DFFMUX_0/DFlipFlop_0/NAND3_1/A
= RegEn8_0/DFFMUX_0/DFlipFlop_0/NAND3_3/B RegEn8_0/DFFMUX_0/DFlipFlop_0/NAND3_0/Y
= RegEn8_0/DFFMUX_0/DFlipFlop_0/NAND3_3/B RegEn8_0/DFFMUX_0/DFlipFlop_0/m1_30_n32#
R 8BitAdder_0/FullAdder_7/MIRROR_ADDER_0/a_65_8# 18
R 8BitAdder_0/FullAdder_7/MIRROR_ADDER_0/a_2_8# 18
C 8BitAdder_0/FullAdder_7/INV_0/A GND 3.05
R 8BitAdder_0/FullAdder_7/INV_0/A 89
= 8BitAdder_0/FullAdder_7/INV_0/A 8BitAdder_0/FullAdder_7/MIRROR_ADDER_0/S`
= 8BitAdder_0/FullAdder_7/INV_0/A 8BitAdder_0/FullAdder_7/m1_131_20#
R 8BitAdder_0/FullAdder_7/MIRROR_ADDER_0/a_65_44# 15
R 8BitAdder_0/FullAdder_7/MIRROR_ADDER_0/a_2_44# 15
C 8BitAdder_0/FullAdder_7/INV_1/A GND 7.54
R 8BitAdder_0/FullAdder_7/INV_1/A 153
= 8BitAdder_0/FullAdder_7/INV_1/A 8BitAdder_0/FullAdder_7/MIRROR_ADDER_0/Cout`
= 8BitAdder_0/FullAdder_7/INV_1/A 8BitAdder_0/FullAdder_7/m1_131_n32#
= 8BitAdder_0/Cout 8BitAdder_0/FullAdder_7/Cout
= 8BitAdder_0/Cout 8BitAdder_0/FullAdder_7/INV_1/Y
R 8BitAdder_0/FullAdder_6/MIRROR_ADDER_0/a_65_8# 18
R 8BitAdder_0/FullAdder_6/MIRROR_ADDER_0/a_2_8# 18
C 8BitAdder_0/FullAdder_6/INV_0/A GND 3.05
R 8BitAdder_0/FullAdder_6/INV_0/A 89
= 8BitAdder_0/FullAdder_6/INV_0/A 8BitAdder_0/FullAdder_6/MIRROR_ADDER_0/S`
= 8BitAdder_0/FullAdder_6/INV_0/A 8BitAdder_0/FullAdder_6/m1_131_20#
R 8BitAdder_0/FullAdder_6/MIRROR_ADDER_0/a_65_44# 15
R 8BitAdder_0/FullAdder_6/MIRROR_ADDER_0/a_2_44# 15
C 8BitAdder_0/FullAdder_6/INV_1/A GND 7.54
R 8BitAdder_0/FullAdder_6/INV_1/A 153
= 8BitAdder_0/FullAdder_6/INV_1/A 8BitAdder_0/FullAdder_6/MIRROR_ADDER_0/Cout`
= 8BitAdder_0/FullAdder_6/INV_1/A 8BitAdder_0/FullAdder_6/m1_131_n32#
C 8BitAdder_0/FullAdder_7/C GND 9.38
R 8BitAdder_0/FullAdder_7/C 192
= 8BitAdder_0/FullAdder_7/C 8BitAdder_0/FullAdder_7/MIRROR_ADDER_0/C
= 8BitAdder_0/FullAdder_7/C 8BitAdder_0/FullAdder_6/Cout
= 8BitAdder_0/FullAdder_7/C 8BitAdder_0/m1_123_620#
= 8BitAdder_0/FullAdder_7/C 8BitAdder_0/FullAdder_6/INV_1/Y
R 8BitAdder_0/FullAdder_5/MIRROR_ADDER_0/a_65_8# 18
R 8BitAdder_0/FullAdder_5/MIRROR_ADDER_0/a_2_8# 18
C 8BitAdder_0/FullAdder_5/INV_0/A GND 3.05
R 8BitAdder_0/FullAdder_5/INV_0/A 89
= 8BitAdder_0/FullAdder_5/INV_0/A 8BitAdder_0/FullAdder_5/MIRROR_ADDER_0/S`
= 8BitAdder_0/FullAdder_5/INV_0/A 8BitAdder_0/FullAdder_5/m1_131_20#
R 8BitAdder_0/FullAdder_5/MIRROR_ADDER_0/a_65_44# 15
R 8BitAdder_0/FullAdder_5/MIRROR_ADDER_0/a_2_44# 15
C 8BitAdder_0/FullAdder_5/INV_1/A GND 7.54
R 8BitAdder_0/FullAdder_5/INV_1/A 153
= 8BitAdder_0/FullAdder_5/INV_1/A 8BitAdder_0/FullAdder_5/MIRROR_ADDER_0/Cout`
= 8BitAdder_0/FullAdder_5/INV_1/A 8BitAdder_0/FullAdder_5/m1_131_n32#
C 8BitAdder_0/FullAdder_6/C GND 9.38
R 8BitAdder_0/FullAdder_6/C 192
= 8BitAdder_0/FullAdder_6/C 8BitAdder_0/FullAdder_6/MIRROR_ADDER_0/C
= 8BitAdder_0/FullAdder_6/C 8BitAdder_0/FullAdder_5/Cout
= 8BitAdder_0/FullAdder_6/C 8BitAdder_0/m1_123_528#
= 8BitAdder_0/FullAdder_6/C 8BitAdder_0/FullAdder_5/INV_1/Y
R 8BitAdder_0/FullAdder_4/MIRROR_ADDER_0/a_65_8# 18
R 8BitAdder_0/FullAdder_4/MIRROR_ADDER_0/a_2_8# 18
C 8BitAdder_0/FullAdder_4/INV_0/A GND 3.05
R 8BitAdder_0/FullAdder_4/INV_0/A 89
= 8BitAdder_0/FullAdder_4/INV_0/A 8BitAdder_0/FullAdder_4/MIRROR_ADDER_0/S`
= 8BitAdder_0/FullAdder_4/INV_0/A 8BitAdder_0/FullAdder_4/m1_131_20#
R 8BitAdder_0/FullAdder_4/MIRROR_ADDER_0/a_65_44# 15
R 8BitAdder_0/FullAdder_4/MIRROR_ADDER_0/a_2_44# 15
C 8BitAdder_0/FullAdder_4/INV_1/A GND 7.54
R 8BitAdder_0/FullAdder_4/INV_1/A 153
= 8BitAdder_0/FullAdder_4/INV_1/A 8BitAdder_0/FullAdder_4/MIRROR_ADDER_0/Cout`
= 8BitAdder_0/FullAdder_4/INV_1/A 8BitAdder_0/FullAdder_4/m1_131_n32#
C 8BitAdder_0/FullAdder_5/C GND 9.38
R 8BitAdder_0/FullAdder_5/C 192
= 8BitAdder_0/FullAdder_5/C 8BitAdder_0/FullAdder_5/MIRROR_ADDER_0/C
= 8BitAdder_0/FullAdder_5/C 8BitAdder_0/FullAdder_4/Cout
= 8BitAdder_0/FullAdder_5/C 8BitAdder_0/m1_123_436#
= 8BitAdder_0/FullAdder_5/C 8BitAdder_0/FullAdder_4/INV_1/Y
R 8BitAdder_0/FullAdder_3/MIRROR_ADDER_0/a_65_8# 18
R 8BitAdder_0/FullAdder_3/MIRROR_ADDER_0/a_2_8# 18
C 8BitAdder_0/FullAdder_3/INV_0/A GND 3.05
R 8BitAdder_0/FullAdder_3/INV_0/A 89
= 8BitAdder_0/FullAdder_3/INV_0/A 8BitAdder_0/FullAdder_3/MIRROR_ADDER_0/S`
= 8BitAdder_0/FullAdder_3/INV_0/A 8BitAdder_0/FullAdder_3/m1_131_20#
R 8BitAdder_0/FullAdder_3/MIRROR_ADDER_0/a_65_44# 15
R 8BitAdder_0/FullAdder_3/MIRROR_ADDER_0/a_2_44# 15
C 8BitAdder_0/FullAdder_3/INV_1/A GND 7.54
R 8BitAdder_0/FullAdder_3/INV_1/A 153
= 8BitAdder_0/FullAdder_3/INV_1/A 8BitAdder_0/FullAdder_3/MIRROR_ADDER_0/Cout`
= 8BitAdder_0/FullAdder_3/INV_1/A 8BitAdder_0/FullAdder_3/m1_131_n32#
C 8BitAdder_0/FullAdder_4/C GND 9.38
R 8BitAdder_0/FullAdder_4/C 192
= 8BitAdder_0/FullAdder_4/C 8BitAdder_0/FullAdder_4/MIRROR_ADDER_0/C
= 8BitAdder_0/FullAdder_4/C 8BitAdder_0/FullAdder_3/Cout
= 8BitAdder_0/FullAdder_4/C 8BitAdder_0/m1_123_344#
= 8BitAdder_0/FullAdder_4/C 8BitAdder_0/FullAdder_3/INV_1/Y
R 8BitAdder_0/FullAdder_2/MIRROR_ADDER_0/a_65_8# 18
R 8BitAdder_0/FullAdder_2/MIRROR_ADDER_0/a_2_8# 18
C 8BitAdder_0/FullAdder_2/INV_0/A GND 3.05
R 8BitAdder_0/FullAdder_2/INV_0/A 89
= 8BitAdder_0/FullAdder_2/INV_0/A 8BitAdder_0/FullAdder_2/MIRROR_ADDER_0/S`
= 8BitAdder_0/FullAdder_2/INV_0/A 8BitAdder_0/FullAdder_2/m1_131_20#
R 8BitAdder_0/FullAdder_2/MIRROR_ADDER_0/a_65_44# 15
R 8BitAdder_0/FullAdder_2/MIRROR_ADDER_0/a_2_44# 15
C 8BitAdder_0/FullAdder_2/INV_1/A GND 7.54
R 8BitAdder_0/FullAdder_2/INV_1/A 153
= 8BitAdder_0/FullAdder_2/INV_1/A 8BitAdder_0/FullAdder_2/MIRROR_ADDER_0/Cout`
= 8BitAdder_0/FullAdder_2/INV_1/A 8BitAdder_0/FullAdder_2/m1_131_n32#
C 8BitAdder_0/FullAdder_3/C GND 9.34
R 8BitAdder_0/FullAdder_3/C 192
= 8BitAdder_0/FullAdder_3/C 8BitAdder_0/FullAdder_3/MIRROR_ADDER_0/C
= 8BitAdder_0/FullAdder_3/C 8BitAdder_0/FullAdder_2/Cout
= 8BitAdder_0/FullAdder_3/C 8BitAdder_0/m1_123_252#
= 8BitAdder_0/FullAdder_3/C 8BitAdder_0/FullAdder_2/INV_1/Y
R 8BitAdder_0/FullAdder_1/MIRROR_ADDER_0/a_65_8# 18
R 8BitAdder_0/FullAdder_1/MIRROR_ADDER_0/a_2_8# 18
C 8BitAdder_0/FullAdder_1/INV_0/A GND 3.05
R 8BitAdder_0/FullAdder_1/INV_0/A 89
= 8BitAdder_0/FullAdder_1/INV_0/A 8BitAdder_0/FullAdder_1/MIRROR_ADDER_0/S`
= 8BitAdder_0/FullAdder_1/INV_0/A 8BitAdder_0/FullAdder_1/m1_131_20#
R 8BitAdder_0/FullAdder_1/MIRROR_ADDER_0/a_65_44# 15
R 8BitAdder_0/FullAdder_1/MIRROR_ADDER_0/a_2_44# 15
C 8BitAdder_0/FullAdder_1/INV_1/A GND 7.54
R 8BitAdder_0/FullAdder_1/INV_1/A 153
= 8BitAdder_0/FullAdder_1/INV_1/A 8BitAdder_0/FullAdder_1/MIRROR_ADDER_0/Cout`
= 8BitAdder_0/FullAdder_1/INV_1/A 8BitAdder_0/FullAdder_1/m1_131_n32#
C 8BitAdder_0/FullAdder_1/C GND 9.38
R 8BitAdder_0/FullAdder_1/C 192
= 8BitAdder_0/FullAdder_1/C 8BitAdder_0/FullAdder_0/Cout
= 8BitAdder_0/FullAdder_1/C 8BitAdder_0/FullAdder_0/INV_1/Y
= 8BitAdder_0/FullAdder_1/C 8BitAdder_0/m1_123_68#
= 8BitAdder_0/FullAdder_1/C 8BitAdder_0/FullAdder_1/MIRROR_ADDER_0/C
C rot1` GND 94.75
R rot1` 1769
= rot1` 8BitAdder_0/A7
= rot1` 8BitAdder_0/FullAdder_7/A
= rot1` 8BitAdder_0/FullAdder_7/MIRROR_ADDER_0/A
= rot1` INV_0/Y
= rot1` 8BitAdder_0/A6
= rot1` 8BitAdder_0/FullAdder_6/A
= rot1` 8BitAdder_0/FullAdder_6/MIRROR_ADDER_0/A
= rot1` 8BitAdder_0/A5
= rot1` 8BitAdder_0/FullAdder_5/A
= rot1` 8BitAdder_0/FullAdder_5/MIRROR_ADDER_0/A
= rot1` 8BitAdder_0/A3
= rot1` 8BitAdder_0/FullAdder_3/A
= rot1` 8BitAdder_0/FullAdder_3/MIRROR_ADDER_0/A
= rot1` 8BitAdder_0/A4
= rot1` 8BitAdder_0/FullAdder_4/A
= rot1` 8BitAdder_0/FullAdder_4/MIRROR_ADDER_0/A
= rot1` 8BitAdder_0/A2
= rot1` 8BitAdder_0/FullAdder_2/A
= rot1` 8BitAdder_0/FullAdder_2/MIRROR_ADDER_0/A
= rot1` 8BitAdder_0/A1
= rot1` 8BitAdder_0/FullAdder_1/A
= rot1` 8BitAdder_0/FullAdder_1/MIRROR_ADDER_0/A
C 8BitAdder_0/FullAdder_2/C GND 9.38
R 8BitAdder_0/FullAdder_2/C 192
= 8BitAdder_0/FullAdder_2/C 8BitAdder_0/FullAdder_2/MIRROR_ADDER_0/C
= 8BitAdder_0/FullAdder_2/C 8BitAdder_0/FullAdder_1/Cout
= 8BitAdder_0/FullAdder_2/C 8BitAdder_0/m1_123_160#
= 8BitAdder_0/FullAdder_2/C 8BitAdder_0/FullAdder_1/INV_1/Y
R 8BitAdder_0/FullAdder_0/MIRROR_ADDER_0/a_65_8# 18
R 8BitAdder_0/FullAdder_0/MIRROR_ADDER_0/a_2_8# 18
C 8BitAdder_0/FullAdder_0/INV_0/A GND 3.05
R 8BitAdder_0/FullAdder_0/INV_0/A 89
= 8BitAdder_0/FullAdder_0/INV_0/A 8BitAdder_0/FullAdder_0/MIRROR_ADDER_0/S`
= 8BitAdder_0/FullAdder_0/INV_0/A 8BitAdder_0/FullAdder_0/m1_131_20#
R 8BitAdder_0/FullAdder_0/MIRROR_ADDER_0/a_65_44# 15
R 8BitAdder_0/FullAdder_0/MIRROR_ADDER_0/a_2_44# 15
C 8BitAdder_0/FullAdder_0/INV_1/A GND 7.54
R 8BitAdder_0/FullAdder_0/INV_1/A 153
= 8BitAdder_0/FullAdder_0/INV_1/A 8BitAdder_0/FullAdder_0/MIRROR_ADDER_0/Cout`
= 8BitAdder_0/FullAdder_0/INV_1/A 8BitAdder_0/FullAdder_0/m1_131_n32#
C RotationDetector_1/2AND4OR2_0/AND4_1/INV_0/A GND 2.30
R RotationDetector_1/2AND4OR2_0/AND4_1/INV_0/A 86
= RotationDetector_1/2AND4OR2_0/AND4_1/INV_0/A RotationDetector_1/2AND4OR2_0/AND4_1/NAND4_0/Y
= RotationDetector_1/2AND4OR2_0/AND4_1/INV_0/A RotationDetector_1/2AND4OR2_0/AND4_1/m1_46_16#
C RotationDetector_1/2AND4OR2_0/OR2_0/B GND 4.13
R RotationDetector_1/2AND4OR2_0/OR2_0/B 66
= RotationDetector_1/2AND4OR2_0/OR2_0/B RotationDetector_1/2AND4OR2_0/OR2_0/NOR2_0/B
= RotationDetector_1/2AND4OR2_0/OR2_0/B RotationDetector_1/2AND4OR2_0/AND4_0/Y
= RotationDetector_1/2AND4OR2_0/OR2_0/B RotationDetector_1/2AND4OR2_0/m1_58_n10#
= RotationDetector_1/2AND4OR2_0/OR2_0/B RotationDetector_1/2AND4OR2_0/AND4_0/INV_0/Y
C RotationDetector_1/2AND4OR2_0/AND4_0/INV_0/A GND 2.30
R RotationDetector_1/2AND4OR2_0/AND4_0/INV_0/A 86
= RotationDetector_1/2AND4OR2_0/AND4_0/INV_0/A RotationDetector_1/2AND4OR2_0/AND4_0/NAND4_0/Y
= RotationDetector_1/2AND4OR2_0/AND4_0/INV_0/A RotationDetector_1/2AND4OR2_0/AND4_0/m1_46_16#
C RotationDetector_1/INV_0/Y GND 27.01
R RotationDetector_1/INV_0/Y 393
= RotationDetector_1/INV_0/Y RotationDetector_1/A3O2DFF_0/B
= RotationDetector_1/INV_0/Y RotationDetector_1/A3O2DFF_0/A3A4O2_0/B
= RotationDetector_1/INV_0/Y RotationDetector_1/A3O2DFF_0/A3A4O2_0/AND3_0/B
= RotationDetector_1/INV_0/Y RotationDetector_1/A3O2DFF_0/A3A4O2_0/AND3_0/NAND3_0/B
= RotationDetector_1/INV_0/Y RotationDetector_1/A3O2DFF_0/G
= RotationDetector_1/INV_0/Y RotationDetector_1/A3O2DFF_0/A3A4O2_0/G
= RotationDetector_1/INV_0/Y RotationDetector_1/A3O2DFF_0/A3A4O2_0/AND4_0/D
= RotationDetector_1/INV_0/Y RotationDetector_1/A3O2DFF_0/A3A4O2_0/AND4_0/NAND4_0/D
= RotationDetector_1/INV_0/Y RotationDetector_1/2AND4OR2_0/H
= RotationDetector_1/INV_0/Y RotationDetector_1/2A4O2DFF_0/H
= RotationDetector_1/INV_0/Y RotationDetector_1/2A4O2DFF_0/2AND4OR2_0/H
= RotationDetector_1/INV_0/Y RotationDetector_1/2A4O2DFF_0/2AND4OR2_0/AND4_1/D
= RotationDetector_1/INV_0/Y RotationDetector_1/2A4O2DFF_0/2AND4OR2_0/AND4_1/NAND4_0/D
= RotationDetector_1/INV_0/Y RotationDetector_1/2A4O2DFF_0/D
= RotationDetector_1/INV_0/Y RotationDetector_1/2A4O2DFF_0/2AND4OR2_0/D
= RotationDetector_1/INV_0/Y RotationDetector_1/2A4O2DFF_0/2AND4OR2_0/AND4_0/D
= RotationDetector_1/INV_0/Y RotationDetector_1/2A4O2DFF_0/2AND4OR2_0/AND4_0/NAND4_0/D
= RotationDetector_1/INV_0/Y RotationDetector_1/2AND4OR2_0/AND4_1/D
= RotationDetector_1/INV_0/Y RotationDetector_1/2AND4OR2_0/AND4_1/NAND4_0/D
= RotationDetector_1/INV_0/Y RotationDetector_1/2AND4OR2_0/D
= RotationDetector_1/INV_0/Y RotationDetector_1/m1_n63_229#
= RotationDetector_1/INV_0/Y RotationDetector_1/2AND4OR2_0/AND4_0/D
= RotationDetector_1/INV_0/Y RotationDetector_1/2AND4OR2_0/AND4_0/NAND4_0/D
C fwd GND 26.58
R fwd 383
= fwd RotationDetector_0/R
= fwd RotationDetector_0/INV_0/A
= fwd RotationDetector_1/In
= fwd RotationDetector_1/A3O2DFF_0/F
= fwd RotationDetector_1/A3O2DFF_0/A3A4O2_0/F
= fwd RotationDetector_1/A3O2DFF_0/A3A4O2_0/AND4_0/C
= fwd RotationDetector_1/A3O2DFF_0/A3A4O2_0/AND4_0/NAND4_0/C
= fwd RotationDetector_1/INV_1/A
= fwd RotationDetector_1/2A4O2DFF_0/G
= fwd RotationDetector_1/2A4O2DFF_0/2AND4OR2_0/G
= fwd RotationDetector_1/2A4O2DFF_0/2AND4OR2_0/AND4_1/C
= fwd RotationDetector_1/2A4O2DFF_0/2AND4OR2_0/AND4_1/NAND4_0/C
= fwd RotationDetector_1/2AND4OR2_0/G
= fwd RotationDetector_1/2AND4OR2_0/AND4_1/C
= fwd RotationDetector_1/2AND4OR2_0/AND4_1/NAND4_0/C
= fwd RotationDetector_1/2AND4OR2_0/C
= fwd RotationDetector_1/2AND4OR2_0/AND4_0/C
= fwd RotationDetector_1/2AND4OR2_0/AND4_0/NAND4_0/C
C rot1 GND 8.70
R rot1 130
= rot1 INV_0/A
= rot1 OR2_0/A
= rot1 OR2_0/NOR2_0/A
= rot1 RotationDetector_1/Out
= rot1 RotationDetector_1/2AND4OR2_0/Y
= rot1 RotationDetector_1/2AND4OR2_0/OR2_0/Y
= rot1 RotationDetector_1/2AND4OR2_0/OR2_0/INV_0/Y
R RotationDetector_1/2AND4OR2_0/OR2_0/INV_0/A 68
= RotationDetector_1/2AND4OR2_0/OR2_0/INV_0/A RotationDetector_1/2AND4OR2_0/OR2_0/NOR2_0/Y
= RotationDetector_1/2AND4OR2_0/OR2_0/INV_0/A RotationDetector_1/2AND4OR2_0/OR2_0/m1_10_28#
R RotationDetector_1/2AND4OR2_0/OR2_0/A 63
= RotationDetector_1/2AND4OR2_0/OR2_0/A RotationDetector_1/2AND4OR2_0/AND4_1/Y
= RotationDetector_1/2AND4OR2_0/OR2_0/A RotationDetector_1/2AND4OR2_0/AND4_1/INV_0/Y
= RotationDetector_1/2AND4OR2_0/OR2_0/A RotationDetector_1/2AND4OR2_0/m1_122_16#
= RotationDetector_1/2AND4OR2_0/OR2_0/A RotationDetector_1/2AND4OR2_0/OR2_0/NOR2_0/A
C RotationDetector_1/2A4O2DFF_0/2AND4OR2_0/AND4_1/INV_0/A GND 2.30
R RotationDetector_1/2A4O2DFF_0/2AND4OR2_0/AND4_1/INV_0/A 86
= RotationDetector_1/2A4O2DFF_0/2AND4OR2_0/AND4_1/INV_0/A RotationDetector_1/2A4O2DFF_0/2AND4OR2_0/AND4_1/NAND4_0/Y
= RotationDetector_1/2A4O2DFF_0/2AND4OR2_0/AND4_1/INV_0/A RotationDetector_1/2A4O2DFF_0/2AND4OR2_0/AND4_1/m1_46_16#
C s2` GND 24.86
R s2` 280
= s2` RotationDetector_1/S2`
= s2` RotationDetector_1/A3O2DFF_0/C
= s2` RotationDetector_1/A3O2DFF_0/A3A4O2_0/C
= s2` RotationDetector_1/A3O2DFF_0/A3A4O2_0/AND3_0/C
= s2` RotationDetector_1/A3O2DFF_0/A3A4O2_0/AND3_0/NAND3_0/C
= s2` RotationDetector_1/2A4O2DFF_0/Qb
= s2` RotationDetector_1/2A4O2DFF_0/DFlipFlop_0/Qb
= s2` RotationDetector_1/2A4O2DFF_0/DFlipFlop_0/NAND3_4/Y
= s2` RotationDetector_1/2A4O2DFF_0/DFlipFlop_0/NAND3_5/A
= s2` RotationDetector_1/2AND4OR2_0/F
= s2` RotationDetector_1/2AND4OR2_0/AND4_1/B
= s2` RotationDetector_1/2AND4OR2_0/AND4_1/NAND4_0/B
= s2` RotationDetector_1/2A4O2DFF_0/F
= s2` RotationDetector_1/2A4O2DFF_0/2AND4OR2_0/F
= s2` RotationDetector_1/2A4O2DFF_0/2AND4OR2_0/AND4_1/B
= s2` RotationDetector_1/2A4O2DFF_0/2AND4OR2_0/AND4_1/NAND4_0/B
C s1` GND 28.50
R s1` 342
= s1` RotationDetector_1/S1`
= s1` RotationDetector_1/A3O2DFF_0/Qb
= s1` RotationDetector_1/A3O2DFF_0/DFlipFlop_0/Qb
= s1` RotationDetector_1/A3O2DFF_0/DFlipFlop_0/NAND3_4/Y
= s1` RotationDetector_1/A3O2DFF_0/DFlipFlop_0/NAND3_5/A
= s1` RotationDetector_1/2A4O2DFF_0/A
= s1` RotationDetector_1/2A4O2DFF_0/2AND4OR2_0/A
= s1` RotationDetector_1/2A4O2DFF_0/2AND4OR2_0/AND4_0/A
= s1` RotationDetector_1/2A4O2DFF_0/2AND4OR2_0/AND4_0/NAND4_0/A
= s1` RotationDetector_1/A3O2DFF_0/D
= s1` RotationDetector_1/A3O2DFF_0/A3A4O2_0/D
= s1` RotationDetector_1/A3O2DFF_0/A3A4O2_0/AND4_0/A
= s1` RotationDetector_1/A3O2DFF_0/A3A4O2_0/AND4_0/NAND4_0/A
= s1` RotationDetector_1/2AND4OR2_0/A
= s1` RotationDetector_1/2AND4OR2_0/AND4_0/A
= s1` RotationDetector_1/2AND4OR2_0/AND4_0/NAND4_0/A
= s1` RotationDetector_1/2A4O2DFF_0/E
= s1` RotationDetector_1/2A4O2DFF_0/2AND4OR2_0/E
= s1` RotationDetector_1/2A4O2DFF_0/2AND4OR2_0/AND4_1/A
= s1` RotationDetector_1/2A4O2DFF_0/2AND4OR2_0/AND4_1/NAND4_0/A
C RotationDetector_1/2A4O2DFF_0/2AND4OR2_0/OR2_0/B GND 4.13
R RotationDetector_1/2A4O2DFF_0/2AND4OR2_0/OR2_0/B 66
= RotationDetector_1/2A4O2DFF_0/2AND4OR2_0/OR2_0/B RotationDetector_1/2A4O2DFF_0/2AND4OR2_0/OR2_0/NOR2_0/B
= RotationDetector_1/2A4O2DFF_0/2AND4OR2_0/OR2_0/B RotationDetector_1/2A4O2DFF_0/2AND4OR2_0/AND4_0/Y
= RotationDetector_1/2A4O2DFF_0/2AND4OR2_0/OR2_0/B RotationDetector_1/2A4O2DFF_0/2AND4OR2_0/m1_58_n10#
= RotationDetector_1/2A4O2DFF_0/2AND4OR2_0/OR2_0/B RotationDetector_1/2A4O2DFF_0/2AND4OR2_0/AND4_0/INV_0/Y
C RotationDetector_1/2A4O2DFF_0/2AND4OR2_0/AND4_0/INV_0/A GND 2.30
R RotationDetector_1/2A4O2DFF_0/2AND4OR2_0/AND4_0/INV_0/A 86
= RotationDetector_1/2A4O2DFF_0/2AND4OR2_0/AND4_0/INV_0/A RotationDetector_1/2A4O2DFF_0/2AND4OR2_0/AND4_0/NAND4_0/Y
= RotationDetector_1/2A4O2DFF_0/2AND4OR2_0/AND4_0/INV_0/A RotationDetector_1/2A4O2DFF_0/2AND4OR2_0/AND4_0/m1_46_16#
C RotationDetector_1/INV_1/Y GND 4.60
R RotationDetector_1/INV_1/Y 67
= RotationDetector_1/INV_1/Y RotationDetector_1/2A4O2DFF_0/C
= RotationDetector_1/INV_1/Y RotationDetector_1/m1_n63_128#
= RotationDetector_1/INV_1/Y RotationDetector_1/2A4O2DFF_0/2AND4OR2_0/C
= RotationDetector_1/INV_1/Y RotationDetector_1/2A4O2DFF_0/2AND4OR2_0/AND4_0/C
= RotationDetector_1/INV_1/Y RotationDetector_1/2A4O2DFF_0/2AND4OR2_0/AND4_0/NAND4_0/C
C RotationDetector_1/2A4O2DFF_0/2AND4OR2_0/Y GND 2.19
R RotationDetector_1/2A4O2DFF_0/2AND4OR2_0/Y 64
= RotationDetector_1/2A4O2DFF_0/2AND4OR2_0/Y RotationDetector_1/2A4O2DFF_0/DFlipFlop_0/D
= RotationDetector_1/2A4O2DFF_0/2AND4OR2_0/Y RotationDetector_1/2A4O2DFF_0/m1_162_24#
= RotationDetector_1/2A4O2DFF_0/2AND4OR2_0/Y RotationDetector_1/2A4O2DFF_0/DFlipFlop_0/NAND3_0/A
= RotationDetector_1/2A4O2DFF_0/2AND4OR2_0/Y RotationDetector_1/2A4O2DFF_0/2AND4OR2_0/OR2_0/Y
= RotationDetector_1/2A4O2DFF_0/2AND4OR2_0/Y RotationDetector_1/2A4O2DFF_0/2AND4OR2_0/OR2_0/INV_0/Y
R RotationDetector_1/2A4O2DFF_0/2AND4OR2_0/OR2_0/INV_0/A 68
= RotationDetector_1/2A4O2DFF_0/2AND4OR2_0/OR2_0/INV_0/A RotationDetector_1/2A4O2DFF_0/2AND4OR2_0/OR2_0/NOR2_0/Y
= RotationDetector_1/2A4O2DFF_0/2AND4OR2_0/OR2_0/INV_0/A RotationDetector_1/2A4O2DFF_0/2AND4OR2_0/OR2_0/m1_10_28#
R RotationDetector_1/2A4O2DFF_0/2AND4OR2_0/OR2_0/A 63
= RotationDetector_1/2A4O2DFF_0/2AND4OR2_0/OR2_0/A RotationDetector_1/2A4O2DFF_0/2AND4OR2_0/AND4_1/Y
= RotationDetector_1/2A4O2DFF_0/2AND4OR2_0/OR2_0/A RotationDetector_1/2A4O2DFF_0/2AND4OR2_0/AND4_1/INV_0/Y
= RotationDetector_1/2A4O2DFF_0/2AND4OR2_0/OR2_0/A RotationDetector_1/2A4O2DFF_0/2AND4OR2_0/m1_122_16#
= RotationDetector_1/2A4O2DFF_0/2AND4OR2_0/OR2_0/A RotationDetector_1/2A4O2DFF_0/2AND4OR2_0/OR2_0/NOR2_0/A
C s2 GND 24.52
R s2 279
= s2 RotationDetector_1/S2
= s2 RotationDetector_1/2A4O2DFF_0/B
= s2 RotationDetector_1/2A4O2DFF_0/2AND4OR2_0/B
= s2 RotationDetector_1/2A4O2DFF_0/2AND4OR2_0/AND4_0/B
= s2 RotationDetector_1/2A4O2DFF_0/2AND4OR2_0/AND4_0/NAND4_0/B
= s2 RotationDetector_1/A3O2DFF_0/E
= s2 RotationDetector_1/A3O2DFF_0/A3A4O2_0/E
= s2 RotationDetector_1/A3O2DFF_0/A3A4O2_0/AND4_0/B
= s2 RotationDetector_1/A3O2DFF_0/A3A4O2_0/AND4_0/NAND4_0/B
= s2 RotationDetector_1/2AND4OR2_0/B
= s2 RotationDetector_1/2AND4OR2_0/AND4_0/B
= s2 RotationDetector_1/2AND4OR2_0/AND4_0/NAND4_0/B
= s2 RotationDetector_1/2A4O2DFF_0/Q
= s2 RotationDetector_1/2A4O2DFF_0/DFlipFlop_0/Q
= s2 RotationDetector_1/2A4O2DFF_0/DFlipFlop_0/NAND3_5/Y
= s2 RotationDetector_1/2A4O2DFF_0/DFlipFlop_0/NAND3_4/C
C RotationDetector_1/2A4O2DFF_0/DFlipFlop_0/NAND3_5/B GND 8.91
R RotationDetector_1/2A4O2DFF_0/DFlipFlop_0/NAND3_5/B 201
= RotationDetector_1/2A4O2DFF_0/DFlipFlop_0/NAND3_5/B RotationDetector_1/2A4O2DFF_0/DFlipFlop_0/NAND3_3/A
= RotationDetector_1/2A4O2DFF_0/DFlipFlop_0/NAND3_5/B RotationDetector_1/2A4O2DFF_0/DFlipFlop_0/NAND3_2/Y
= RotationDetector_1/2A4O2DFF_0/DFlipFlop_0/NAND3_5/B RotationDetector_1/2A4O2DFF_0/DFlipFlop_0/NAND3_1/C
= RotationDetector_1/2A4O2DFF_0/DFlipFlop_0/NAND3_5/B RotationDetector_1/2A4O2DFF_0/DFlipFlop_0/m1_58_n40#
C RotationDetector_1/2A4O2DFF_0/DFlipFlop_0/NAND3_3/Y GND 3.79
R RotationDetector_1/2A4O2DFF_0/DFlipFlop_0/NAND3_3/Y 77
= RotationDetector_1/2A4O2DFF_0/DFlipFlop_0/NAND3_3/Y RotationDetector_1/2A4O2DFF_0/DFlipFlop_0/NAND3_2/C
= RotationDetector_1/2A4O2DFF_0/DFlipFlop_0/NAND3_3/Y RotationDetector_1/2A4O2DFF_0/DFlipFlop_0/m1_94_n24#
C RotationDetector_1/2A4O2DFF_0/DFlipFlop_0/NAND3_4/A GND 6.89
R RotationDetector_1/2A4O2DFF_0/DFlipFlop_0/NAND3_4/A 139
= RotationDetector_1/2A4O2DFF_0/DFlipFlop_0/NAND3_4/A RotationDetector_1/2A4O2DFF_0/DFlipFlop_0/NAND3_1/Y
= RotationDetector_1/2A4O2DFF_0/DFlipFlop_0/NAND3_4/A RotationDetector_1/2A4O2DFF_0/DFlipFlop_0/NAND3_0/C
= RotationDetector_1/2A4O2DFF_0/DFlipFlop_0/NAND3_4/A RotationDetector_1/2A4O2DFF_0/DFlipFlop_0/m1_22_n8#
C RotationDetector_1/2A4O2DFF_0/DFlipFlop_0/NAND3_3/B GND 6.01
R RotationDetector_1/2A4O2DFF_0/DFlipFlop_0/NAND3_3/B 138
= RotationDetector_1/2A4O2DFF_0/DFlipFlop_0/NAND3_3/B RotationDetector_1/2A4O2DFF_0/DFlipFlop_0/NAND3_1/A
= RotationDetector_1/2A4O2DFF_0/DFlipFlop_0/NAND3_3/B RotationDetector_1/2A4O2DFF_0/DFlipFlop_0/NAND3_0/Y
= RotationDetector_1/2A4O2DFF_0/DFlipFlop_0/NAND3_3/B RotationDetector_1/2A4O2DFF_0/DFlipFlop_0/m1_30_n32#
C s1 GND 23.42
R s1 217
= s1 RotationDetector_1/S1
= s1 RotationDetector_1/A3O2DFF_0/A
= s1 RotationDetector_1/A3O2DFF_0/A3A4O2_0/A
= s1 RotationDetector_1/A3O2DFF_0/A3A4O2_0/AND3_0/A
= s1 RotationDetector_1/A3O2DFF_0/A3A4O2_0/AND3_0/NAND3_0/A
= s1 RotationDetector_1/2AND4OR2_0/E
= s1 RotationDetector_1/2AND4OR2_0/AND4_1/A
= s1 RotationDetector_1/2AND4OR2_0/AND4_1/NAND4_0/A
= s1 RotationDetector_1/A3O2DFF_0/Q
= s1 RotationDetector_1/A3O2DFF_0/DFlipFlop_0/Q
= s1 RotationDetector_1/A3O2DFF_0/DFlipFlop_0/NAND3_5/Y
= s1 RotationDetector_1/A3O2DFF_0/DFlipFlop_0/NAND3_4/C
C RotationDetector_1/A3O2DFF_0/DFlipFlop_0/NAND3_5/B GND 8.91
R RotationDetector_1/A3O2DFF_0/DFlipFlop_0/NAND3_5/B 201
= RotationDetector_1/A3O2DFF_0/DFlipFlop_0/NAND3_5/B RotationDetector_1/A3O2DFF_0/DFlipFlop_0/NAND3_3/A
= RotationDetector_1/A3O2DFF_0/DFlipFlop_0/NAND3_5/B RotationDetector_1/A3O2DFF_0/DFlipFlop_0/NAND3_2/Y
= RotationDetector_1/A3O2DFF_0/DFlipFlop_0/NAND3_5/B RotationDetector_1/A3O2DFF_0/DFlipFlop_0/NAND3_1/C
= RotationDetector_1/A3O2DFF_0/DFlipFlop_0/NAND3_5/B RotationDetector_1/A3O2DFF_0/DFlipFlop_0/m1_58_n40#
C RotationDetector_1/A3O2DFF_0/DFlipFlop_0/NAND3_3/Y GND 3.79
R RotationDetector_1/A3O2DFF_0/DFlipFlop_0/NAND3_3/Y 77
= RotationDetector_1/A3O2DFF_0/DFlipFlop_0/NAND3_3/Y RotationDetector_1/A3O2DFF_0/DFlipFlop_0/NAND3_2/C
= RotationDetector_1/A3O2DFF_0/DFlipFlop_0/NAND3_3/Y RotationDetector_1/A3O2DFF_0/DFlipFlop_0/m1_94_n24#
C RotationDetector_1/A3O2DFF_0/DFlipFlop_0/NAND3_4/A GND 6.89
R RotationDetector_1/A3O2DFF_0/DFlipFlop_0/NAND3_4/A 139
= RotationDetector_1/A3O2DFF_0/DFlipFlop_0/NAND3_4/A RotationDetector_1/A3O2DFF_0/DFlipFlop_0/NAND3_1/Y
= RotationDetector_1/A3O2DFF_0/DFlipFlop_0/NAND3_4/A RotationDetector_1/A3O2DFF_0/DFlipFlop_0/NAND3_0/C
= RotationDetector_1/A3O2DFF_0/DFlipFlop_0/NAND3_4/A RotationDetector_1/A3O2DFF_0/DFlipFlop_0/m1_22_n8#
C RotationDetector_1/A3O2DFF_0/DFlipFlop_0/NAND3_3/B GND 6.01
R RotationDetector_1/A3O2DFF_0/DFlipFlop_0/NAND3_3/B 138
= RotationDetector_1/A3O2DFF_0/DFlipFlop_0/NAND3_3/B RotationDetector_1/A3O2DFF_0/DFlipFlop_0/NAND3_1/A
= RotationDetector_1/A3O2DFF_0/DFlipFlop_0/NAND3_3/B RotationDetector_1/A3O2DFF_0/DFlipFlop_0/NAND3_0/Y
= RotationDetector_1/A3O2DFF_0/DFlipFlop_0/NAND3_3/B RotationDetector_1/A3O2DFF_0/DFlipFlop_0/m1_30_n32#
C RotationDetector_1/A3O2DFF_0/A3A4O2_0/AND4_0/INV_0/A GND 2.30
R RotationDetector_1/A3O2DFF_0/A3A4O2_0/AND4_0/INV_0/A 86
= RotationDetector_1/A3O2DFF_0/A3A4O2_0/AND4_0/INV_0/A RotationDetector_1/A3O2DFF_0/A3A4O2_0/AND4_0/NAND4_0/Y
= RotationDetector_1/A3O2DFF_0/A3A4O2_0/AND4_0/INV_0/A RotationDetector_1/A3O2DFF_0/A3A4O2_0/AND4_0/m1_46_16#
C RotationDetector_1/A3O2DFF_0/A3A4O2_0/Y GND 2.19
R RotationDetector_1/A3O2DFF_0/A3A4O2_0/Y 64
= RotationDetector_1/A3O2DFF_0/A3A4O2_0/Y RotationDetector_1/A3O2DFF_0/DFlipFlop_0/D
= RotationDetector_1/A3O2DFF_0/A3A4O2_0/Y RotationDetector_1/A3O2DFF_0/m1_150_24#
= RotationDetector_1/A3O2DFF_0/A3A4O2_0/Y RotationDetector_1/A3O2DFF_0/DFlipFlop_0/NAND3_0/A
= RotationDetector_1/A3O2DFF_0/A3A4O2_0/Y RotationDetector_1/A3O2DFF_0/A3A4O2_0/m1_154_24#
= RotationDetector_1/A3O2DFF_0/A3A4O2_0/Y RotationDetector_1/A3O2DFF_0/A3A4O2_0/OR2_0/Y
= RotationDetector_1/A3O2DFF_0/A3A4O2_0/Y RotationDetector_1/A3O2DFF_0/A3A4O2_0/OR2_0/INV_0/Y
R RotationDetector_1/A3O2DFF_0/A3A4O2_0/OR2_0/INV_0/A 68
= RotationDetector_1/A3O2DFF_0/A3A4O2_0/OR2_0/INV_0/A RotationDetector_1/A3O2DFF_0/A3A4O2_0/OR2_0/NOR2_0/Y
= RotationDetector_1/A3O2DFF_0/A3A4O2_0/OR2_0/INV_0/A RotationDetector_1/A3O2DFF_0/A3A4O2_0/OR2_0/m1_10_28#
R RotationDetector_1/A3O2DFF_0/A3A4O2_0/OR2_0/A 63
= RotationDetector_1/A3O2DFF_0/A3A4O2_0/OR2_0/A RotationDetector_1/A3O2DFF_0/A3A4O2_0/AND4_0/Y
= RotationDetector_1/A3O2DFF_0/A3A4O2_0/OR2_0/A RotationDetector_1/A3O2DFF_0/A3A4O2_0/AND4_0/INV_0/Y
= RotationDetector_1/A3O2DFF_0/A3A4O2_0/OR2_0/A RotationDetector_1/A3O2DFF_0/A3A4O2_0/m1_110_16#
= RotationDetector_1/A3O2DFF_0/A3A4O2_0/OR2_0/A RotationDetector_1/A3O2DFF_0/A3A4O2_0/OR2_0/NOR2_0/A
C RotationDetector_1/A3O2DFF_0/A3A4O2_0/OR2_0/B GND 4.11
R RotationDetector_1/A3O2DFF_0/A3A4O2_0/OR2_0/B 66
= RotationDetector_1/A3O2DFF_0/A3A4O2_0/OR2_0/B RotationDetector_1/A3O2DFF_0/A3A4O2_0/OR2_0/NOR2_0/B
= RotationDetector_1/A3O2DFF_0/A3A4O2_0/OR2_0/B RotationDetector_1/A3O2DFF_0/A3A4O2_0/AND3_0/Y
= RotationDetector_1/A3O2DFF_0/A3A4O2_0/OR2_0/B RotationDetector_1/A3O2DFF_0/A3A4O2_0/m1_46_n8#
= RotationDetector_1/A3O2DFF_0/A3A4O2_0/OR2_0/B RotationDetector_1/A3O2DFF_0/A3A4O2_0/AND3_0/INV_0/Y
C RotationDetector_1/A3O2DFF_0/A3A4O2_0/AND3_0/INV_0/A GND 2.16
R RotationDetector_1/A3O2DFF_0/A3A4O2_0/AND3_0/INV_0/A 74
= RotationDetector_1/A3O2DFF_0/A3A4O2_0/AND3_0/INV_0/A RotationDetector_1/A3O2DFF_0/A3A4O2_0/AND3_0/NAND3_0/Y
= RotationDetector_1/A3O2DFF_0/A3A4O2_0/AND3_0/INV_0/A RotationDetector_1/A3O2DFF_0/A3A4O2_0/AND3_0/m1_36_20#
C RotationDetector_0/2AND4OR2_0/AND4_1/INV_0/A GND 2.30
R RotationDetector_0/2AND4OR2_0/AND4_1/INV_0/A 86
= RotationDetector_0/2AND4OR2_0/AND4_1/INV_0/A RotationDetector_0/2AND4OR2_0/AND4_1/NAND4_0/Y
= RotationDetector_0/2AND4OR2_0/AND4_1/INV_0/A RotationDetector_0/2AND4OR2_0/AND4_1/m1_46_16#
C RotationDetector_0/2AND4OR2_0/OR2_0/B GND 4.13
R RotationDetector_0/2AND4OR2_0/OR2_0/B 66
= RotationDetector_0/2AND4OR2_0/OR2_0/B RotationDetector_0/2AND4OR2_0/OR2_0/NOR2_0/B
= RotationDetector_0/2AND4OR2_0/OR2_0/B RotationDetector_0/2AND4OR2_0/AND4_0/Y
= RotationDetector_0/2AND4OR2_0/OR2_0/B RotationDetector_0/2AND4OR2_0/m1_58_n10#
= RotationDetector_0/2AND4OR2_0/OR2_0/B RotationDetector_0/2AND4OR2_0/AND4_0/INV_0/Y
C RotationDetector_0/2AND4OR2_0/AND4_0/INV_0/A GND 2.30
R RotationDetector_0/2AND4OR2_0/AND4_0/INV_0/A 86
= RotationDetector_0/2AND4OR2_0/AND4_0/INV_0/A RotationDetector_0/2AND4OR2_0/AND4_0/NAND4_0/Y
= RotationDetector_0/2AND4OR2_0/AND4_0/INV_0/A RotationDetector_0/2AND4OR2_0/AND4_0/m1_46_16#
C r2r` GND 27.01
R r2r` 393
= r2r` RotationDetector_0/INV_0/Y
= r2r` RotationDetector_0/A3O2DFF_0/B
= r2r` RotationDetector_0/A3O2DFF_0/A3A4O2_0/B
= r2r` RotationDetector_0/A3O2DFF_0/A3A4O2_0/AND3_0/B
= r2r` RotationDetector_0/A3O2DFF_0/A3A4O2_0/AND3_0/NAND3_0/B
= r2r` RotationDetector_0/A3O2DFF_0/G
= r2r` RotationDetector_0/A3O2DFF_0/A3A4O2_0/G
= r2r` RotationDetector_0/A3O2DFF_0/A3A4O2_0/AND4_0/D
= r2r` RotationDetector_0/A3O2DFF_0/A3A4O2_0/AND4_0/NAND4_0/D
= r2r` RotationDetector_0/2AND4OR2_0/H
= r2r` RotationDetector_0/2A4O2DFF_0/H
= r2r` RotationDetector_0/2A4O2DFF_0/2AND4OR2_0/H
= r2r` RotationDetector_0/2A4O2DFF_0/2AND4OR2_0/AND4_1/D
= r2r` RotationDetector_0/2A4O2DFF_0/2AND4OR2_0/AND4_1/NAND4_0/D
= r2r` RotationDetector_0/2A4O2DFF_0/D
= r2r` RotationDetector_0/2A4O2DFF_0/2AND4OR2_0/D
= r2r` RotationDetector_0/2A4O2DFF_0/2AND4OR2_0/AND4_0/D
= r2r` RotationDetector_0/2A4O2DFF_0/2AND4OR2_0/AND4_0/NAND4_0/D
= r2r` RotationDetector_0/2AND4OR2_0/AND4_1/D
= r2r` RotationDetector_0/2AND4OR2_0/AND4_1/NAND4_0/D
= r2r` RotationDetector_0/2AND4OR2_0/D
= r2r` RotationDetector_0/m1_n63_229#
= r2r` RotationDetector_0/2AND4OR2_0/AND4_0/D
= r2r` RotationDetector_0/2AND4OR2_0/AND4_0/NAND4_0/D
C bwd GND 26.44
R bwd 382
= bwd RotationDetector_1/R
= bwd RotationDetector_1/INV_0/A
= bwd RotationDetector_0/In
= bwd RotationDetector_0/A3O2DFF_0/F
= bwd RotationDetector_0/A3O2DFF_0/A3A4O2_0/F
= bwd RotationDetector_0/A3O2DFF_0/A3A4O2_0/AND4_0/C
= bwd RotationDetector_0/A3O2DFF_0/A3A4O2_0/AND4_0/NAND4_0/C
= bwd RotationDetector_0/INV_1/A
= bwd RotationDetector_0/2A4O2DFF_0/G
= bwd RotationDetector_0/2A4O2DFF_0/2AND4OR2_0/G
= bwd RotationDetector_0/2A4O2DFF_0/2AND4OR2_0/AND4_1/C
= bwd RotationDetector_0/2A4O2DFF_0/2AND4OR2_0/AND4_1/NAND4_0/C
= bwd RotationDetector_0/2AND4OR2_0/G
= bwd RotationDetector_0/2AND4OR2_0/AND4_1/C
= bwd RotationDetector_0/2AND4OR2_0/AND4_1/NAND4_0/C
= bwd RotationDetector_0/2AND4OR2_0/C
= bwd RotationDetector_0/2AND4OR2_0/AND4_0/C
= bwd RotationDetector_0/2AND4OR2_0/AND4_0/NAND4_0/C
C rot2 GND 8.43
R rot2 70
= rot2 OR2_0/B
= rot2 OR2_0/NOR2_0/B
= rot2 RotationDetector_0/Out
= rot2 RotationDetector_0/2AND4OR2_0/Y
= rot2 RotationDetector_0/2AND4OR2_0/OR2_0/Y
= rot2 RotationDetector_0/2AND4OR2_0/OR2_0/INV_0/Y
R RotationDetector_0/2AND4OR2_0/OR2_0/INV_0/A 68
= RotationDetector_0/2AND4OR2_0/OR2_0/INV_0/A RotationDetector_0/2AND4OR2_0/OR2_0/NOR2_0/Y
= RotationDetector_0/2AND4OR2_0/OR2_0/INV_0/A RotationDetector_0/2AND4OR2_0/OR2_0/m1_10_28#
R RotationDetector_0/2AND4OR2_0/OR2_0/A 63
= RotationDetector_0/2AND4OR2_0/OR2_0/A RotationDetector_0/2AND4OR2_0/AND4_1/Y
= RotationDetector_0/2AND4OR2_0/OR2_0/A RotationDetector_0/2AND4OR2_0/AND4_1/INV_0/Y
= RotationDetector_0/2AND4OR2_0/OR2_0/A RotationDetector_0/2AND4OR2_0/m1_122_16#
= RotationDetector_0/2AND4OR2_0/OR2_0/A RotationDetector_0/2AND4OR2_0/OR2_0/NOR2_0/A
C RotationDetector_0/2A4O2DFF_0/2AND4OR2_0/AND4_1/INV_0/A GND 2.30
R RotationDetector_0/2A4O2DFF_0/2AND4OR2_0/AND4_1/INV_0/A 86
= RotationDetector_0/2A4O2DFF_0/2AND4OR2_0/AND4_1/INV_0/A RotationDetector_0/2A4O2DFF_0/2AND4OR2_0/AND4_1/NAND4_0/Y
= RotationDetector_0/2A4O2DFF_0/2AND4OR2_0/AND4_1/INV_0/A RotationDetector_0/2A4O2DFF_0/2AND4OR2_0/AND4_1/m1_46_16#
C q1b GND 24.86
R q1b 280
= q1b RotationDetector_0/S2`
= q1b RotationDetector_0/A3O2DFF_0/C
= q1b RotationDetector_0/A3O2DFF_0/A3A4O2_0/C
= q1b RotationDetector_0/A3O2DFF_0/A3A4O2_0/AND3_0/C
= q1b RotationDetector_0/A3O2DFF_0/A3A4O2_0/AND3_0/NAND3_0/C
= q1b RotationDetector_0/2A4O2DFF_0/Qb
= q1b RotationDetector_0/2A4O2DFF_0/DFlipFlop_0/Qb
= q1b RotationDetector_0/2A4O2DFF_0/DFlipFlop_0/NAND3_4/Y
= q1b RotationDetector_0/2A4O2DFF_0/DFlipFlop_0/NAND3_5/A
= q1b RotationDetector_0/2AND4OR2_0/F
= q1b RotationDetector_0/2AND4OR2_0/AND4_1/B
= q1b RotationDetector_0/2AND4OR2_0/AND4_1/NAND4_0/B
= q1b RotationDetector_0/2A4O2DFF_0/F
= q1b RotationDetector_0/2A4O2DFF_0/2AND4OR2_0/F
= q1b RotationDetector_0/2A4O2DFF_0/2AND4OR2_0/AND4_1/B
= q1b RotationDetector_0/2A4O2DFF_0/2AND4OR2_0/AND4_1/NAND4_0/B
C q2b GND 28.09
R q2b 341
= q2b RotationDetector_0/S1`
= q2b RotationDetector_0/A3O2DFF_0/Qb
= q2b RotationDetector_0/A3O2DFF_0/DFlipFlop_0/Qb
= q2b RotationDetector_0/A3O2DFF_0/DFlipFlop_0/NAND3_4/Y
= q2b RotationDetector_0/A3O2DFF_0/DFlipFlop_0/NAND3_5/A
= q2b RotationDetector_0/2A4O2DFF_0/A
= q2b RotationDetector_0/2A4O2DFF_0/2AND4OR2_0/A
= q2b RotationDetector_0/2A4O2DFF_0/2AND4OR2_0/AND4_0/A
= q2b RotationDetector_0/2A4O2DFF_0/2AND4OR2_0/AND4_0/NAND4_0/A
= q2b RotationDetector_0/A3O2DFF_0/D
= q2b RotationDetector_0/A3O2DFF_0/A3A4O2_0/D
= q2b RotationDetector_0/A3O2DFF_0/A3A4O2_0/AND4_0/A
= q2b RotationDetector_0/A3O2DFF_0/A3A4O2_0/AND4_0/NAND4_0/A
= q2b RotationDetector_0/2AND4OR2_0/A
= q2b RotationDetector_0/2AND4OR2_0/AND4_0/A
= q2b RotationDetector_0/2AND4OR2_0/AND4_0/NAND4_0/A
= q2b RotationDetector_0/2A4O2DFF_0/E
= q2b RotationDetector_0/2A4O2DFF_0/2AND4OR2_0/E
= q2b RotationDetector_0/2A4O2DFF_0/2AND4OR2_0/AND4_1/A
= q2b RotationDetector_0/2A4O2DFF_0/2AND4OR2_0/AND4_1/NAND4_0/A
C RotationDetector_0/2A4O2DFF_0/2AND4OR2_0/OR2_0/B GND 4.13
R RotationDetector_0/2A4O2DFF_0/2AND4OR2_0/OR2_0/B 66
= RotationDetector_0/2A4O2DFF_0/2AND4OR2_0/OR2_0/B RotationDetector_0/2A4O2DFF_0/2AND4OR2_0/OR2_0/NOR2_0/B
= RotationDetector_0/2A4O2DFF_0/2AND4OR2_0/OR2_0/B RotationDetector_0/2A4O2DFF_0/2AND4OR2_0/AND4_0/Y
= RotationDetector_0/2A4O2DFF_0/2AND4OR2_0/OR2_0/B RotationDetector_0/2A4O2DFF_0/2AND4OR2_0/m1_58_n10#
= RotationDetector_0/2A4O2DFF_0/2AND4OR2_0/OR2_0/B RotationDetector_0/2A4O2DFF_0/2AND4OR2_0/AND4_0/INV_0/Y
C RotationDetector_0/2A4O2DFF_0/2AND4OR2_0/AND4_0/INV_0/A GND 2.30
R RotationDetector_0/2A4O2DFF_0/2AND4OR2_0/AND4_0/INV_0/A 86
= RotationDetector_0/2A4O2DFF_0/2AND4OR2_0/AND4_0/INV_0/A RotationDetector_0/2A4O2DFF_0/2AND4OR2_0/AND4_0/NAND4_0/Y
= RotationDetector_0/2A4O2DFF_0/2AND4OR2_0/AND4_0/INV_0/A RotationDetector_0/2A4O2DFF_0/2AND4OR2_0/AND4_0/m1_46_16#
C r2in` GND 4.60
R r2in` 67
= r2in` RotationDetector_0/INV_1/Y
= r2in` RotationDetector_0/2A4O2DFF_0/C
= r2in` RotationDetector_0/m1_n63_128#
= r2in` RotationDetector_0/2A4O2DFF_0/2AND4OR2_0/C
= r2in` RotationDetector_0/2A4O2DFF_0/2AND4OR2_0/AND4_0/C
= r2in` RotationDetector_0/2A4O2DFF_0/2AND4OR2_0/AND4_0/NAND4_0/C
C RotationDetector_0/2A4O2DFF_0/2AND4OR2_0/Y GND 2.19
R RotationDetector_0/2A4O2DFF_0/2AND4OR2_0/Y 64
= RotationDetector_0/2A4O2DFF_0/2AND4OR2_0/Y RotationDetector_0/2A4O2DFF_0/DFlipFlop_0/D
= RotationDetector_0/2A4O2DFF_0/2AND4OR2_0/Y RotationDetector_0/2A4O2DFF_0/m1_162_24#
= RotationDetector_0/2A4O2DFF_0/2AND4OR2_0/Y RotationDetector_0/2A4O2DFF_0/DFlipFlop_0/NAND3_0/A
= RotationDetector_0/2A4O2DFF_0/2AND4OR2_0/Y RotationDetector_0/2A4O2DFF_0/2AND4OR2_0/OR2_0/Y
= RotationDetector_0/2A4O2DFF_0/2AND4OR2_0/Y RotationDetector_0/2A4O2DFF_0/2AND4OR2_0/OR2_0/INV_0/Y
R RotationDetector_0/2A4O2DFF_0/2AND4OR2_0/OR2_0/INV_0/A 68
= RotationDetector_0/2A4O2DFF_0/2AND4OR2_0/OR2_0/INV_0/A RotationDetector_0/2A4O2DFF_0/2AND4OR2_0/OR2_0/NOR2_0/Y
= RotationDetector_0/2A4O2DFF_0/2AND4OR2_0/OR2_0/INV_0/A RotationDetector_0/2A4O2DFF_0/2AND4OR2_0/OR2_0/m1_10_28#
R RotationDetector_0/2A4O2DFF_0/2AND4OR2_0/OR2_0/A 63
= RotationDetector_0/2A4O2DFF_0/2AND4OR2_0/OR2_0/A RotationDetector_0/2A4O2DFF_0/2AND4OR2_0/AND4_1/Y
= RotationDetector_0/2A4O2DFF_0/2AND4OR2_0/OR2_0/A RotationDetector_0/2A4O2DFF_0/2AND4OR2_0/AND4_1/INV_0/Y
= RotationDetector_0/2A4O2DFF_0/2AND4OR2_0/OR2_0/A RotationDetector_0/2A4O2DFF_0/2AND4OR2_0/m1_122_16#
= RotationDetector_0/2A4O2DFF_0/2AND4OR2_0/OR2_0/A RotationDetector_0/2A4O2DFF_0/2AND4OR2_0/OR2_0/NOR2_0/A
C q1 GND 24.23
R q1 278
= q1 RotationDetector_0/S2
= q1 RotationDetector_0/2A4O2DFF_0/B
= q1 RotationDetector_0/2A4O2DFF_0/2AND4OR2_0/B
= q1 RotationDetector_0/2A4O2DFF_0/2AND4OR2_0/AND4_0/B
= q1 RotationDetector_0/2A4O2DFF_0/2AND4OR2_0/AND4_0/NAND4_0/B
= q1 RotationDetector_0/A3O2DFF_0/E
= q1 RotationDetector_0/A3O2DFF_0/A3A4O2_0/E
= q1 RotationDetector_0/A3O2DFF_0/A3A4O2_0/AND4_0/B
= q1 RotationDetector_0/A3O2DFF_0/A3A4O2_0/AND4_0/NAND4_0/B
= q1 RotationDetector_0/2AND4OR2_0/B
= q1 RotationDetector_0/2AND4OR2_0/AND4_0/B
= q1 RotationDetector_0/2AND4OR2_0/AND4_0/NAND4_0/B
= q1 RotationDetector_0/2A4O2DFF_0/Q
= q1 RotationDetector_0/2A4O2DFF_0/DFlipFlop_0/Q
= q1 RotationDetector_0/2A4O2DFF_0/DFlipFlop_0/NAND3_5/Y
= q1 RotationDetector_0/2A4O2DFF_0/DFlipFlop_0/NAND3_4/C
C RotationDetector_0/2A4O2DFF_0/DFlipFlop_0/NAND3_5/B GND 8.91
R RotationDetector_0/2A4O2DFF_0/DFlipFlop_0/NAND3_5/B 201
= RotationDetector_0/2A4O2DFF_0/DFlipFlop_0/NAND3_5/B RotationDetector_0/2A4O2DFF_0/DFlipFlop_0/NAND3_3/A
= RotationDetector_0/2A4O2DFF_0/DFlipFlop_0/NAND3_5/B RotationDetector_0/2A4O2DFF_0/DFlipFlop_0/NAND3_2/Y
= RotationDetector_0/2A4O2DFF_0/DFlipFlop_0/NAND3_5/B RotationDetector_0/2A4O2DFF_0/DFlipFlop_0/NAND3_1/C
= RotationDetector_0/2A4O2DFF_0/DFlipFlop_0/NAND3_5/B RotationDetector_0/2A4O2DFF_0/DFlipFlop_0/m1_58_n40#
C RotationDetector_0/2A4O2DFF_0/DFlipFlop_0/NAND3_3/Y GND 3.79
R RotationDetector_0/2A4O2DFF_0/DFlipFlop_0/NAND3_3/Y 77
= RotationDetector_0/2A4O2DFF_0/DFlipFlop_0/NAND3_3/Y RotationDetector_0/2A4O2DFF_0/DFlipFlop_0/NAND3_2/C
= RotationDetector_0/2A4O2DFF_0/DFlipFlop_0/NAND3_3/Y RotationDetector_0/2A4O2DFF_0/DFlipFlop_0/m1_94_n24#
C RotationDetector_0/2A4O2DFF_0/DFlipFlop_0/NAND3_4/A GND 6.89
R RotationDetector_0/2A4O2DFF_0/DFlipFlop_0/NAND3_4/A 139
= RotationDetector_0/2A4O2DFF_0/DFlipFlop_0/NAND3_4/A RotationDetector_0/2A4O2DFF_0/DFlipFlop_0/NAND3_1/Y
= RotationDetector_0/2A4O2DFF_0/DFlipFlop_0/NAND3_4/A RotationDetector_0/2A4O2DFF_0/DFlipFlop_0/NAND3_0/C
= RotationDetector_0/2A4O2DFF_0/DFlipFlop_0/NAND3_4/A RotationDetector_0/2A4O2DFF_0/DFlipFlop_0/m1_22_n8#
C RotationDetector_0/2A4O2DFF_0/DFlipFlop_0/NAND3_3/B GND 6.01
R RotationDetector_0/2A4O2DFF_0/DFlipFlop_0/NAND3_3/B 138
= RotationDetector_0/2A4O2DFF_0/DFlipFlop_0/NAND3_3/B RotationDetector_0/2A4O2DFF_0/DFlipFlop_0/NAND3_1/A
= RotationDetector_0/2A4O2DFF_0/DFlipFlop_0/NAND3_3/B RotationDetector_0/2A4O2DFF_0/DFlipFlop_0/NAND3_0/Y
= RotationDetector_0/2A4O2DFF_0/DFlipFlop_0/NAND3_3/B RotationDetector_0/2A4O2DFF_0/DFlipFlop_0/m1_30_n32#
C q2 GND 23.42
R q2 217
= q2 RotationDetector_0/S1
= q2 RotationDetector_0/A3O2DFF_0/A
= q2 RotationDetector_0/A3O2DFF_0/A3A4O2_0/A
= q2 RotationDetector_0/A3O2DFF_0/A3A4O2_0/AND3_0/A
= q2 RotationDetector_0/A3O2DFF_0/A3A4O2_0/AND3_0/NAND3_0/A
= q2 RotationDetector_0/2AND4OR2_0/E
= q2 RotationDetector_0/2AND4OR2_0/AND4_1/A
= q2 RotationDetector_0/2AND4OR2_0/AND4_1/NAND4_0/A
= q2 RotationDetector_0/A3O2DFF_0/Q
= q2 RotationDetector_0/A3O2DFF_0/DFlipFlop_0/Q
= q2 RotationDetector_0/A3O2DFF_0/DFlipFlop_0/NAND3_5/Y
= q2 RotationDetector_0/A3O2DFF_0/DFlipFlop_0/NAND3_4/C
C RotationDetector_0/A3O2DFF_0/DFlipFlop_0/NAND3_5/B GND 8.91
R RotationDetector_0/A3O2DFF_0/DFlipFlop_0/NAND3_5/B 201
= RotationDetector_0/A3O2DFF_0/DFlipFlop_0/NAND3_5/B RotationDetector_0/A3O2DFF_0/DFlipFlop_0/NAND3_3/A
= RotationDetector_0/A3O2DFF_0/DFlipFlop_0/NAND3_5/B RotationDetector_0/A3O2DFF_0/DFlipFlop_0/NAND3_2/Y
= RotationDetector_0/A3O2DFF_0/DFlipFlop_0/NAND3_5/B RotationDetector_0/A3O2DFF_0/DFlipFlop_0/NAND3_1/C
= RotationDetector_0/A3O2DFF_0/DFlipFlop_0/NAND3_5/B RotationDetector_0/A3O2DFF_0/DFlipFlop_0/m1_58_n40#
C RotationDetector_0/A3O2DFF_0/DFlipFlop_0/NAND3_3/Y GND 3.79
R RotationDetector_0/A3O2DFF_0/DFlipFlop_0/NAND3_3/Y 77
= RotationDetector_0/A3O2DFF_0/DFlipFlop_0/NAND3_3/Y RotationDetector_0/A3O2DFF_0/DFlipFlop_0/NAND3_2/C
= RotationDetector_0/A3O2DFF_0/DFlipFlop_0/NAND3_3/Y RotationDetector_0/A3O2DFF_0/DFlipFlop_0/m1_94_n24#
C RotationDetector_0/A3O2DFF_0/DFlipFlop_0/NAND3_4/A GND 6.89
R RotationDetector_0/A3O2DFF_0/DFlipFlop_0/NAND3_4/A 139
= RotationDetector_0/A3O2DFF_0/DFlipFlop_0/NAND3_4/A RotationDetector_0/A3O2DFF_0/DFlipFlop_0/NAND3_1/Y
= RotationDetector_0/A3O2DFF_0/DFlipFlop_0/NAND3_4/A RotationDetector_0/A3O2DFF_0/DFlipFlop_0/NAND3_0/C
= RotationDetector_0/A3O2DFF_0/DFlipFlop_0/NAND3_4/A RotationDetector_0/A3O2DFF_0/DFlipFlop_0/m1_22_n8#
C RotationDetector_0/A3O2DFF_0/DFlipFlop_0/NAND3_3/B GND 6.01
R RotationDetector_0/A3O2DFF_0/DFlipFlop_0/NAND3_3/B 138
= RotationDetector_0/A3O2DFF_0/DFlipFlop_0/NAND3_3/B RotationDetector_0/A3O2DFF_0/DFlipFlop_0/NAND3_1/A
= RotationDetector_0/A3O2DFF_0/DFlipFlop_0/NAND3_3/B RotationDetector_0/A3O2DFF_0/DFlipFlop_0/NAND3_0/Y
= RotationDetector_0/A3O2DFF_0/DFlipFlop_0/NAND3_3/B RotationDetector_0/A3O2DFF_0/DFlipFlop_0/m1_30_n32#
C RotationDetector_0/A3O2DFF_0/A3A4O2_0/AND4_0/INV_0/A GND 2.30
R RotationDetector_0/A3O2DFF_0/A3A4O2_0/AND4_0/INV_0/A 86
= RotationDetector_0/A3O2DFF_0/A3A4O2_0/AND4_0/INV_0/A RotationDetector_0/A3O2DFF_0/A3A4O2_0/AND4_0/NAND4_0/Y
= RotationDetector_0/A3O2DFF_0/A3A4O2_0/AND4_0/INV_0/A RotationDetector_0/A3O2DFF_0/A3A4O2_0/AND4_0/m1_46_16#
C RotationDetector_0/A3O2DFF_0/A3A4O2_0/Y GND 2.19
R RotationDetector_0/A3O2DFF_0/A3A4O2_0/Y 64
= RotationDetector_0/A3O2DFF_0/A3A4O2_0/Y RotationDetector_0/A3O2DFF_0/DFlipFlop_0/D
= RotationDetector_0/A3O2DFF_0/A3A4O2_0/Y RotationDetector_0/A3O2DFF_0/m1_150_24#
= RotationDetector_0/A3O2DFF_0/A3A4O2_0/Y RotationDetector_0/A3O2DFF_0/DFlipFlop_0/NAND3_0/A
= RotationDetector_0/A3O2DFF_0/A3A4O2_0/Y RotationDetector_0/A3O2DFF_0/A3A4O2_0/m1_154_24#
= RotationDetector_0/A3O2DFF_0/A3A4O2_0/Y RotationDetector_0/A3O2DFF_0/A3A4O2_0/OR2_0/Y
= RotationDetector_0/A3O2DFF_0/A3A4O2_0/Y RotationDetector_0/A3O2DFF_0/A3A4O2_0/OR2_0/INV_0/Y
R RotationDetector_0/A3O2DFF_0/A3A4O2_0/OR2_0/INV_0/A 68
= RotationDetector_0/A3O2DFF_0/A3A4O2_0/OR2_0/INV_0/A RotationDetector_0/A3O2DFF_0/A3A4O2_0/OR2_0/NOR2_0/Y
= RotationDetector_0/A3O2DFF_0/A3A4O2_0/OR2_0/INV_0/A RotationDetector_0/A3O2DFF_0/A3A4O2_0/OR2_0/m1_10_28#
R RotationDetector_0/A3O2DFF_0/A3A4O2_0/OR2_0/A 63
= RotationDetector_0/A3O2DFF_0/A3A4O2_0/OR2_0/A RotationDetector_0/A3O2DFF_0/A3A4O2_0/AND4_0/Y
= RotationDetector_0/A3O2DFF_0/A3A4O2_0/OR2_0/A RotationDetector_0/A3O2DFF_0/A3A4O2_0/AND4_0/INV_0/Y
= RotationDetector_0/A3O2DFF_0/A3A4O2_0/OR2_0/A RotationDetector_0/A3O2DFF_0/A3A4O2_0/m1_110_16#
= RotationDetector_0/A3O2DFF_0/A3A4O2_0/OR2_0/A RotationDetector_0/A3O2DFF_0/A3A4O2_0/OR2_0/NOR2_0/A
C RotationDetector_0/A3O2DFF_0/A3A4O2_0/OR2_0/B GND 4.11
R RotationDetector_0/A3O2DFF_0/A3A4O2_0/OR2_0/B 66
= RotationDetector_0/A3O2DFF_0/A3A4O2_0/OR2_0/B RotationDetector_0/A3O2DFF_0/A3A4O2_0/OR2_0/NOR2_0/B
= RotationDetector_0/A3O2DFF_0/A3A4O2_0/OR2_0/B RotationDetector_0/A3O2DFF_0/A3A4O2_0/AND3_0/Y
= RotationDetector_0/A3O2DFF_0/A3A4O2_0/OR2_0/B RotationDetector_0/A3O2DFF_0/A3A4O2_0/m1_46_n8#
= RotationDetector_0/A3O2DFF_0/A3A4O2_0/OR2_0/B RotationDetector_0/A3O2DFF_0/A3A4O2_0/AND3_0/INV_0/Y
C RotationDetector_0/A3O2DFF_0/A3A4O2_0/AND3_0/INV_0/A GND 2.16
R RotationDetector_0/A3O2DFF_0/A3A4O2_0/AND3_0/INV_0/A 74
= RotationDetector_0/A3O2DFF_0/A3A4O2_0/AND3_0/INV_0/A RotationDetector_0/A3O2DFF_0/A3A4O2_0/AND3_0/NAND3_0/Y
= RotationDetector_0/A3O2DFF_0/A3A4O2_0/AND3_0/INV_0/A RotationDetector_0/A3O2DFF_0/A3A4O2_0/AND3_0/m1_36_20#
R OR2_0/INV_0/A 68
= OR2_0/INV_0/A OR2_0/NOR2_0/Y
= OR2_0/INV_0/A OR2_0/m1_10_28#
