ARM GAS  /tmp/ccy931Ph.s 			page 1


   1              		.cpu cortex-m3
   2              		.arch armv7-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"main.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.file 1 "Core/Src/main.c"
  18              		.section	.text.MX_GPIO_Init,"ax",%progbits
  19              		.align	1
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  24              	MX_GPIO_Init:
  25              	.LFB67:
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****   ******************************************************************************
   4:Core/Src/main.c ****   * @file           : main.c
   5:Core/Src/main.c ****   * @brief          : Main program body
   6:Core/Src/main.c ****   ******************************************************************************
   7:Core/Src/main.c ****   * @attention
   8:Core/Src/main.c ****   *
   9:Core/Src/main.c ****   * Copyright (c) 2026 STMicroelectronics.
  10:Core/Src/main.c ****   * All rights reserved.
  11:Core/Src/main.c ****   *
  12:Core/Src/main.c ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Core/Src/main.c ****   * in the root directory of this software component.
  14:Core/Src/main.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Core/Src/main.c ****   *
  16:Core/Src/main.c ****   ******************************************************************************
  17:Core/Src/main.c ****   */
  18:Core/Src/main.c **** /* USER CODE END Header */
  19:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  20:Core/Src/main.c **** #include "main.h"
  21:Core/Src/main.c **** 
  22:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  23:Core/Src/main.c **** /* USER CODE BEGIN Includes */
  24:Core/Src/main.c **** 
  25:Core/Src/main.c **** /* USER CODE END Includes */
  26:Core/Src/main.c **** 
  27:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  28:Core/Src/main.c **** /* USER CODE BEGIN PTD */
  29:Core/Src/main.c **** 
  30:Core/Src/main.c **** /* USER CODE END PTD */
  31:Core/Src/main.c **** 
  32:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  33:Core/Src/main.c **** /* USER CODE BEGIN PD */
ARM GAS  /tmp/ccy931Ph.s 			page 2


  34:Core/Src/main.c **** 
  35:Core/Src/main.c **** /* USER CODE END PD */
  36:Core/Src/main.c **** 
  37:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  38:Core/Src/main.c **** /* USER CODE BEGIN PM */
  39:Core/Src/main.c **** 
  40:Core/Src/main.c **** /* USER CODE END PM */
  41:Core/Src/main.c **** 
  42:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  43:Core/Src/main.c **** 
  44:Core/Src/main.c **** /* USER CODE BEGIN PV */
  45:Core/Src/main.c **** 
  46:Core/Src/main.c **** /* USER CODE END PV */
  47:Core/Src/main.c **** 
  48:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  49:Core/Src/main.c **** void SystemClock_Config(void);
  50:Core/Src/main.c **** static void MX_GPIO_Init(void);
  51:Core/Src/main.c **** /* USER CODE BEGIN PFP */
  52:Core/Src/main.c **** 
  53:Core/Src/main.c **** /* USER CODE END PFP */
  54:Core/Src/main.c **** 
  55:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
  56:Core/Src/main.c **** /* USER CODE BEGIN 0 */
  57:Core/Src/main.c **** 
  58:Core/Src/main.c **** /* USER CODE END 0 */
  59:Core/Src/main.c **** 
  60:Core/Src/main.c **** /**
  61:Core/Src/main.c ****   * @brief  The application entry point.
  62:Core/Src/main.c ****   * @retval int
  63:Core/Src/main.c ****   */
  64:Core/Src/main.c **** int main(void)
  65:Core/Src/main.c **** {
  66:Core/Src/main.c **** 
  67:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
  68:Core/Src/main.c **** 
  69:Core/Src/main.c ****   /* USER CODE END 1 */
  70:Core/Src/main.c **** 
  71:Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
  72:Core/Src/main.c **** 
  73:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  74:Core/Src/main.c ****   HAL_Init();
  75:Core/Src/main.c **** 
  76:Core/Src/main.c ****   /* USER CODE BEGIN Init */
  77:Core/Src/main.c **** 
  78:Core/Src/main.c ****   /* USER CODE END Init */
  79:Core/Src/main.c **** 
  80:Core/Src/main.c ****   /* Configure the system clock */
  81:Core/Src/main.c ****   SystemClock_Config();
  82:Core/Src/main.c **** 
  83:Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
  84:Core/Src/main.c **** 
  85:Core/Src/main.c ****   /* USER CODE END SysInit */
  86:Core/Src/main.c **** 
  87:Core/Src/main.c ****   /* Initialize all configured peripherals */
  88:Core/Src/main.c ****   MX_GPIO_Init();
  89:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
  90:Core/Src/main.c **** 
ARM GAS  /tmp/ccy931Ph.s 			page 3


  91:Core/Src/main.c ****   /* USER CODE END 2 */
  92:Core/Src/main.c **** 
  93:Core/Src/main.c ****   /* Infinite loop */
  94:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
  95:Core/Src/main.c ****   while (1)
  96:Core/Src/main.c ****   {
  97:Core/Src/main.c ****     /* USER CODE END WHILE */
  98:Core/Src/main.c ****     HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);
  99:Core/Src/main.c ****     HAL_Delay(1000);
 100:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 101:Core/Src/main.c ****   }
 102:Core/Src/main.c ****   /* USER CODE END 3 */
 103:Core/Src/main.c **** }
 104:Core/Src/main.c **** 
 105:Core/Src/main.c **** /**
 106:Core/Src/main.c ****   * @brief System Clock Configuration
 107:Core/Src/main.c ****   * @retval None
 108:Core/Src/main.c ****   */
 109:Core/Src/main.c **** void SystemClock_Config(void)
 110:Core/Src/main.c **** {
 111:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 112:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 113:Core/Src/main.c **** 
 114:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 115:Core/Src/main.c ****   * in the RCC_OscInitTypeDef structure.
 116:Core/Src/main.c ****   */
 117:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 118:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 119:Core/Src/main.c ****   RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 120:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 121:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 122:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 123:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 124:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 125:Core/Src/main.c ****   {
 126:Core/Src/main.c ****     Error_Handler();
 127:Core/Src/main.c ****   }
 128:Core/Src/main.c **** 
 129:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 130:Core/Src/main.c ****   */
 131:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 132:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 133:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 134:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 135:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 136:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 137:Core/Src/main.c **** 
 138:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 139:Core/Src/main.c ****   {
 140:Core/Src/main.c ****     Error_Handler();
 141:Core/Src/main.c ****   }
 142:Core/Src/main.c **** }
 143:Core/Src/main.c **** 
 144:Core/Src/main.c **** /**
 145:Core/Src/main.c ****   * @brief GPIO Initialization Function
 146:Core/Src/main.c ****   * @param None
 147:Core/Src/main.c ****   * @retval None
ARM GAS  /tmp/ccy931Ph.s 			page 4


 148:Core/Src/main.c ****   */
 149:Core/Src/main.c **** static void MX_GPIO_Init(void)
 150:Core/Src/main.c **** {
  26              		.loc 1 150 1 view -0
  27              		.cfi_startproc
  28              		@ args = 0, pretend = 0, frame = 32
  29              		@ frame_needed = 0, uses_anonymous_args = 0
  30 0000 70B5     		push	{r4, r5, r6, lr}
  31              	.LCFI0:
  32              		.cfi_def_cfa_offset 16
  33              		.cfi_offset 4, -16
  34              		.cfi_offset 5, -12
  35              		.cfi_offset 6, -8
  36              		.cfi_offset 14, -4
  37 0002 88B0     		sub	sp, sp, #32
  38              	.LCFI1:
  39              		.cfi_def_cfa_offset 48
 151:Core/Src/main.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  40              		.loc 1 151 3 view .LVU1
  41              		.loc 1 151 20 is_stmt 0 view .LVU2
  42 0004 04AD     		add	r5, sp, #16
  43 0006 0024     		movs	r4, #0
  44 0008 0494     		str	r4, [sp, #16]
  45 000a 0594     		str	r4, [sp, #20]
  46 000c 0694     		str	r4, [sp, #24]
  47 000e 0794     		str	r4, [sp, #28]
 152:Core/Src/main.c ****   /* USER CODE BEGIN MX_GPIO_Init_1 */
 153:Core/Src/main.c **** 
 154:Core/Src/main.c ****   /* USER CODE END MX_GPIO_Init_1 */
 155:Core/Src/main.c **** 
 156:Core/Src/main.c ****   /* GPIO Ports Clock Enable */
 157:Core/Src/main.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
  48              		.loc 1 157 3 is_stmt 1 view .LVU3
  49              	.LBB4:
  50              		.loc 1 157 3 view .LVU4
  51              		.loc 1 157 3 view .LVU5
  52 0010 184B     		ldr	r3, .L3
  53 0012 9A69     		ldr	r2, [r3, #24]
  54 0014 42F01002 		orr	r2, r2, #16
  55 0018 9A61     		str	r2, [r3, #24]
  56              		.loc 1 157 3 view .LVU6
  57 001a 9A69     		ldr	r2, [r3, #24]
  58 001c 02F01002 		and	r2, r2, #16
  59 0020 0192     		str	r2, [sp, #4]
  60              		.loc 1 157 3 view .LVU7
  61 0022 019A     		ldr	r2, [sp, #4]
  62              	.LBE4:
  63              		.loc 1 157 3 view .LVU8
 158:Core/Src/main.c ****   __HAL_RCC_GPIOD_CLK_ENABLE();
  64              		.loc 1 158 3 view .LVU9
  65              	.LBB5:
  66              		.loc 1 158 3 view .LVU10
  67              		.loc 1 158 3 view .LVU11
  68 0024 9A69     		ldr	r2, [r3, #24]
  69 0026 42F02002 		orr	r2, r2, #32
  70 002a 9A61     		str	r2, [r3, #24]
  71              		.loc 1 158 3 view .LVU12
ARM GAS  /tmp/ccy931Ph.s 			page 5


  72 002c 9A69     		ldr	r2, [r3, #24]
  73 002e 02F02002 		and	r2, r2, #32
  74 0032 0292     		str	r2, [sp, #8]
  75              		.loc 1 158 3 view .LVU13
  76 0034 029A     		ldr	r2, [sp, #8]
  77              	.LBE5:
  78              		.loc 1 158 3 view .LVU14
 159:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
  79              		.loc 1 159 3 view .LVU15
  80              	.LBB6:
  81              		.loc 1 159 3 view .LVU16
  82              		.loc 1 159 3 view .LVU17
  83 0036 9A69     		ldr	r2, [r3, #24]
  84 0038 42F00402 		orr	r2, r2, #4
  85 003c 9A61     		str	r2, [r3, #24]
  86              		.loc 1 159 3 view .LVU18
  87 003e 9B69     		ldr	r3, [r3, #24]
  88 0040 03F00403 		and	r3, r3, #4
  89 0044 0393     		str	r3, [sp, #12]
  90              		.loc 1 159 3 view .LVU19
  91 0046 039B     		ldr	r3, [sp, #12]
  92              	.LBE6:
  93              		.loc 1 159 3 view .LVU20
 160:Core/Src/main.c **** 
 161:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 162:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_SET);
  94              		.loc 1 162 3 view .LVU21
  95 0048 0B4E     		ldr	r6, .L3+4
  96 004a 0122     		movs	r2, #1
  97 004c 4FF40051 		mov	r1, #8192
  98 0050 3046     		mov	r0, r6
  99 0052 FFF7FEFF 		bl	HAL_GPIO_WritePin
 100              	.LVL0:
 163:Core/Src/main.c **** 
 164:Core/Src/main.c ****   /*Configure GPIO pin : PC13 */
 165:Core/Src/main.c ****   GPIO_InitStruct.Pin = GPIO_PIN_13;
 101              		.loc 1 165 3 view .LVU22
 102              		.loc 1 165 23 is_stmt 0 view .LVU23
 103 0056 4FF40053 		mov	r3, #8192
 104 005a 0493     		str	r3, [sp, #16]
 166:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 105              		.loc 1 166 3 is_stmt 1 view .LVU24
 106              		.loc 1 166 24 is_stmt 0 view .LVU25
 107 005c 0123     		movs	r3, #1
 108 005e 0593     		str	r3, [sp, #20]
 167:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 109              		.loc 1 167 3 is_stmt 1 view .LVU26
 110              		.loc 1 167 24 is_stmt 0 view .LVU27
 111 0060 0694     		str	r4, [sp, #24]
 168:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 112              		.loc 1 168 3 is_stmt 1 view .LVU28
 113              		.loc 1 168 25 is_stmt 0 view .LVU29
 114 0062 0223     		movs	r3, #2
 115 0064 0793     		str	r3, [sp, #28]
 169:Core/Src/main.c ****   HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 116              		.loc 1 169 3 is_stmt 1 view .LVU30
 117 0066 2946     		mov	r1, r5
ARM GAS  /tmp/ccy931Ph.s 			page 6


 118 0068 3046     		mov	r0, r6
 119 006a FFF7FEFF 		bl	HAL_GPIO_Init
 120              	.LVL1:
 170:Core/Src/main.c **** 
 171:Core/Src/main.c ****   /* USER CODE BEGIN MX_GPIO_Init_2 */
 172:Core/Src/main.c **** 
 173:Core/Src/main.c ****   /* USER CODE END MX_GPIO_Init_2 */
 174:Core/Src/main.c **** }
 121              		.loc 1 174 1 is_stmt 0 view .LVU31
 122 006e 08B0     		add	sp, sp, #32
 123              	.LCFI2:
 124              		.cfi_def_cfa_offset 16
 125              		@ sp needed
 126 0070 70BD     		pop	{r4, r5, r6, pc}
 127              	.L4:
 128 0072 00BF     		.align	2
 129              	.L3:
 130 0074 00100240 		.word	1073876992
 131 0078 00100140 		.word	1073811456
 132              		.cfi_endproc
 133              	.LFE67:
 135              		.section	.text.Error_Handler,"ax",%progbits
 136              		.align	1
 137              		.global	Error_Handler
 138              		.syntax unified
 139              		.thumb
 140              		.thumb_func
 142              	Error_Handler:
 143              	.LFB68:
 175:Core/Src/main.c **** 
 176:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 177:Core/Src/main.c **** 
 178:Core/Src/main.c **** /* USER CODE END 4 */
 179:Core/Src/main.c **** 
 180:Core/Src/main.c **** /**
 181:Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
 182:Core/Src/main.c ****   * @retval None
 183:Core/Src/main.c ****   */
 184:Core/Src/main.c **** void Error_Handler(void)
 185:Core/Src/main.c **** {
 144              		.loc 1 185 1 is_stmt 1 view -0
 145              		.cfi_startproc
 146              		@ Volatile: function does not return.
 147              		@ args = 0, pretend = 0, frame = 0
 148              		@ frame_needed = 0, uses_anonymous_args = 0
 149              		@ link register save eliminated.
 186:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 187:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 188:Core/Src/main.c ****   __disable_irq();
 150              		.loc 1 188 3 view .LVU33
 151              	.LBB7:
 152              	.LBI7:
 153              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.0.4
ARM GAS  /tmp/ccy931Ph.s 			page 7


   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     09. April 2018
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
ARM GAS  /tmp/ccy931Ph.s 			page 8


  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 117:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
ARM GAS  /tmp/ccy931Ph.s 			page 9


 119:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 122:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 129:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 131:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 133:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 154              		.loc 2 140 27 view .LVU34
 155              	.LBB8:
 141:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 156              		.loc 2 142 3 view .LVU35
 157              		.syntax unified
 158              	@ 142 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 159 0000 72B6     		cpsid i
 160              	@ 0 "" 2
 161              		.thumb
 162              		.syntax unified
 163              	.L6:
 164              	.LBE8:
 165              	.LBE7:
 189:Core/Src/main.c ****   while (1)
 166              		.loc 1 189 3 view .LVU36
 190:Core/Src/main.c ****   {
 191:Core/Src/main.c ****   }
 167              		.loc 1 191 3 view .LVU37
 189:Core/Src/main.c ****   while (1)
 168              		.loc 1 189 9 view .LVU38
 169 0002 FEE7     		b	.L6
 170              		.cfi_endproc
 171              	.LFE68:
 173              		.section	.text.SystemClock_Config,"ax",%progbits
 174              		.align	1
 175              		.global	SystemClock_Config
 176              		.syntax unified
 177              		.thumb
 178              		.thumb_func
 180              	SystemClock_Config:
 181              	.LFB66:
 110:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 182              		.loc 1 110 1 view -0
 183              		.cfi_startproc
ARM GAS  /tmp/ccy931Ph.s 			page 10


 184              		@ args = 0, pretend = 0, frame = 64
 185              		@ frame_needed = 0, uses_anonymous_args = 0
 186 0000 10B5     		push	{r4, lr}
 187              	.LCFI3:
 188              		.cfi_def_cfa_offset 8
 189              		.cfi_offset 4, -8
 190              		.cfi_offset 14, -4
 191 0002 90B0     		sub	sp, sp, #64
 192              	.LCFI4:
 193              		.cfi_def_cfa_offset 72
 111:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 194              		.loc 1 111 3 view .LVU40
 111:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 195              		.loc 1 111 22 is_stmt 0 view .LVU41
 196 0004 06AC     		add	r4, sp, #24
 197 0006 2822     		movs	r2, #40
 198 0008 0021     		movs	r1, #0
 199 000a 2046     		mov	r0, r4
 200 000c FFF7FEFF 		bl	memset
 201              	.LVL2:
 112:Core/Src/main.c **** 
 202              		.loc 1 112 3 is_stmt 1 view .LVU42
 112:Core/Src/main.c **** 
 203              		.loc 1 112 22 is_stmt 0 view .LVU43
 204 0010 0023     		movs	r3, #0
 205 0012 0193     		str	r3, [sp, #4]
 206 0014 0293     		str	r3, [sp, #8]
 207 0016 0393     		str	r3, [sp, #12]
 208 0018 0493     		str	r3, [sp, #16]
 209 001a 0593     		str	r3, [sp, #20]
 117:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 210              		.loc 1 117 3 is_stmt 1 view .LVU44
 117:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 211              		.loc 1 117 36 is_stmt 0 view .LVU45
 212 001c 0122     		movs	r2, #1
 213 001e 0692     		str	r2, [sp, #24]
 118:Core/Src/main.c ****   RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 214              		.loc 1 118 3 is_stmt 1 view .LVU46
 118:Core/Src/main.c ****   RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 215              		.loc 1 118 30 is_stmt 0 view .LVU47
 216 0020 4FF48033 		mov	r3, #65536
 217 0024 0793     		str	r3, [sp, #28]
 119:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 218              		.loc 1 119 3 is_stmt 1 view .LVU48
 120:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 219              		.loc 1 120 3 view .LVU49
 120:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 220              		.loc 1 120 30 is_stmt 0 view .LVU50
 221 0026 0A92     		str	r2, [sp, #40]
 121:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 222              		.loc 1 121 3 is_stmt 1 view .LVU51
 121:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 223              		.loc 1 121 34 is_stmt 0 view .LVU52
 224 0028 0222     		movs	r2, #2
 225 002a 0D92     		str	r2, [sp, #52]
 122:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 226              		.loc 1 122 3 is_stmt 1 view .LVU53
ARM GAS  /tmp/ccy931Ph.s 			page 11


 122:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 227              		.loc 1 122 35 is_stmt 0 view .LVU54
 228 002c 0E93     		str	r3, [sp, #56]
 123:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 229              		.loc 1 123 3 is_stmt 1 view .LVU55
 123:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 230              		.loc 1 123 32 is_stmt 0 view .LVU56
 231 002e 4FF4E013 		mov	r3, #1835008
 232 0032 0F93     		str	r3, [sp, #60]
 124:Core/Src/main.c ****   {
 233              		.loc 1 124 3 is_stmt 1 view .LVU57
 124:Core/Src/main.c ****   {
 234              		.loc 1 124 7 is_stmt 0 view .LVU58
 235 0034 2046     		mov	r0, r4
 236 0036 FFF7FEFF 		bl	HAL_RCC_OscConfig
 237              	.LVL3:
 124:Core/Src/main.c ****   {
 238              		.loc 1 124 6 discriminator 1 view .LVU59
 239 003a 70B9     		cbnz	r0, .L11
 131:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 240              		.loc 1 131 3 is_stmt 1 view .LVU60
 131:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 241              		.loc 1 131 31 is_stmt 0 view .LVU61
 242 003c 0F23     		movs	r3, #15
 243 003e 0193     		str	r3, [sp, #4]
 133:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 244              		.loc 1 133 3 is_stmt 1 view .LVU62
 133:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 245              		.loc 1 133 34 is_stmt 0 view .LVU63
 246 0040 0221     		movs	r1, #2
 247 0042 0291     		str	r1, [sp, #8]
 134:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 248              		.loc 1 134 3 is_stmt 1 view .LVU64
 134:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 249              		.loc 1 134 35 is_stmt 0 view .LVU65
 250 0044 0390     		str	r0, [sp, #12]
 135:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 251              		.loc 1 135 3 is_stmt 1 view .LVU66
 135:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 252              		.loc 1 135 36 is_stmt 0 view .LVU67
 253 0046 4FF48062 		mov	r2, #1024
 254 004a 0492     		str	r2, [sp, #16]
 136:Core/Src/main.c **** 
 255              		.loc 1 136 3 is_stmt 1 view .LVU68
 136:Core/Src/main.c **** 
 256              		.loc 1 136 36 is_stmt 0 view .LVU69
 257 004c 0590     		str	r0, [sp, #20]
 138:Core/Src/main.c ****   {
 258              		.loc 1 138 3 is_stmt 1 view .LVU70
 138:Core/Src/main.c ****   {
 259              		.loc 1 138 7 is_stmt 0 view .LVU71
 260 004e 01A8     		add	r0, sp, #4
 261 0050 FFF7FEFF 		bl	HAL_RCC_ClockConfig
 262              	.LVL4:
 138:Core/Src/main.c ****   {
 263              		.loc 1 138 6 discriminator 1 view .LVU72
 264 0054 18B9     		cbnz	r0, .L12
ARM GAS  /tmp/ccy931Ph.s 			page 12


 142:Core/Src/main.c **** 
 265              		.loc 1 142 1 view .LVU73
 266 0056 10B0     		add	sp, sp, #64
 267              	.LCFI5:
 268              		.cfi_remember_state
 269              		.cfi_def_cfa_offset 8
 270              		@ sp needed
 271 0058 10BD     		pop	{r4, pc}
 272              	.L11:
 273              	.LCFI6:
 274              		.cfi_restore_state
 126:Core/Src/main.c ****   }
 275              		.loc 1 126 5 is_stmt 1 view .LVU74
 276 005a FFF7FEFF 		bl	Error_Handler
 277              	.LVL5:
 278              	.L12:
 140:Core/Src/main.c ****   }
 279              		.loc 1 140 5 view .LVU75
 280 005e FFF7FEFF 		bl	Error_Handler
 281              	.LVL6:
 282              		.cfi_endproc
 283              	.LFE66:
 285              		.section	.text.main,"ax",%progbits
 286              		.align	1
 287              		.global	main
 288              		.syntax unified
 289              		.thumb
 290              		.thumb_func
 292              	main:
 293              	.LFB65:
  65:Core/Src/main.c **** 
 294              		.loc 1 65 1 view -0
 295              		.cfi_startproc
 296              		@ Volatile: function does not return.
 297              		@ args = 0, pretend = 0, frame = 0
 298              		@ frame_needed = 0, uses_anonymous_args = 0
 299 0000 08B5     		push	{r3, lr}
 300              	.LCFI7:
 301              		.cfi_def_cfa_offset 8
 302              		.cfi_offset 3, -8
 303              		.cfi_offset 14, -4
  74:Core/Src/main.c **** 
 304              		.loc 1 74 3 view .LVU77
 305 0002 FFF7FEFF 		bl	HAL_Init
 306              	.LVL7:
  81:Core/Src/main.c **** 
 307              		.loc 1 81 3 view .LVU78
 308 0006 FFF7FEFF 		bl	SystemClock_Config
 309              	.LVL8:
  88:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 310              		.loc 1 88 3 view .LVU79
 311 000a FFF7FEFF 		bl	MX_GPIO_Init
 312              	.LVL9:
 313              	.L14:
  95:Core/Src/main.c ****   {
 314              		.loc 1 95 3 view .LVU80
  98:Core/Src/main.c ****     HAL_Delay(1000);
ARM GAS  /tmp/ccy931Ph.s 			page 13


 315              		.loc 1 98 5 view .LVU81
 316 000e 4FF40051 		mov	r1, #8192
 317 0012 0448     		ldr	r0, .L16
 318 0014 FFF7FEFF 		bl	HAL_GPIO_TogglePin
 319              	.LVL10:
  99:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 320              		.loc 1 99 5 discriminator 2 view .LVU82
 321 0018 4FF47A70 		mov	r0, #1000
 322 001c FFF7FEFF 		bl	HAL_Delay
 323              	.LVL11:
  95:Core/Src/main.c ****   {
 324              		.loc 1 95 9 view .LVU83
 325 0020 F5E7     		b	.L14
 326              	.L17:
 327 0022 00BF     		.align	2
 328              	.L16:
 329 0024 00100140 		.word	1073811456
 330              		.cfi_endproc
 331              	.LFE65:
 333              		.text
 334              	.Letext0:
 335              		.file 3 "/opt/gcc-arm-none-eabi/arm-none-eabi/include/machine/_default_types.h"
 336              		.file 4 "/opt/gcc-arm-none-eabi/arm-none-eabi/include/sys/_stdint.h"
 337              		.file 5 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h"
 338              		.file 6 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h"
 339              		.file 7 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h"
 340              		.file 8 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc_ex.h"
 341              		.file 9 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h"
 342              		.file 10 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal.h"
 343              		.file 11 "<built-in>"
ARM GAS  /tmp/ccy931Ph.s 			page 14


DEFINED SYMBOLS
                            *ABS*:00000000 main.c
     /tmp/ccy931Ph.s:19     .text.MX_GPIO_Init:00000000 $t
     /tmp/ccy931Ph.s:24     .text.MX_GPIO_Init:00000000 MX_GPIO_Init
     /tmp/ccy931Ph.s:130    .text.MX_GPIO_Init:00000074 $d
     /tmp/ccy931Ph.s:136    .text.Error_Handler:00000000 $t
     /tmp/ccy931Ph.s:142    .text.Error_Handler:00000000 Error_Handler
     /tmp/ccy931Ph.s:174    .text.SystemClock_Config:00000000 $t
     /tmp/ccy931Ph.s:180    .text.SystemClock_Config:00000000 SystemClock_Config
     /tmp/ccy931Ph.s:286    .text.main:00000000 $t
     /tmp/ccy931Ph.s:292    .text.main:00000000 main
     /tmp/ccy931Ph.s:329    .text.main:00000024 $d

UNDEFINED SYMBOLS
HAL_GPIO_WritePin
HAL_GPIO_Init
memset
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_Init
HAL_GPIO_TogglePin
HAL_Delay
