

================================================================
== Vitis HLS Report for 'Conv2D_HW_Pipeline_VITIS_LOOP_45_4'
================================================================
* Date:           Tue Apr  1 19:50:29 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        Vitis_Midterm
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                     Loop Name                     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_43_2_VITIS_LOOP_44_3_VITIS_LOOP_45_4  |        ?|        ?|        15|          1|          1|     ?|       yes|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    996|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    108|    -|
|Register         |        -|    -|    1273|    224|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|    1273|   1328|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|       1|      2|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+-----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+-----+------------+------------+
    |add_ln43_1_fu_273_p2       |         +|   0|  0|  103|          96|           1|
    |add_ln43_fu_405_p2         |         +|   0|  0|   39|          32|           1|
    |add_ln44_1_fu_556_p2       |         +|   0|  0|   71|          64|          64|
    |add_ln44_2_fu_284_p2       |         +|   0|  0|   71|          64|           1|
    |add_ln44_fu_348_p2         |         +|   0|  0|   39|          32|           1|
    |add_ln45_fu_449_p2         |         +|   0|  0|   39|          32|           1|
    |empty_60_fu_494_p2         |         +|   0|  0|   41|          34|          34|
    |empty_64_fu_440_p2         |         +|   0|  0|   10|          10|          10|
    |p_mid110_fu_524_p2         |         +|   0|  0|   41|          34|          34|
    |p_mid137_fu_512_p2         |         +|   0|  0|   40|          33|          33|
    |tmp2_fu_475_p2             |         +|   0|  0|   40|          33|          33|
    |tmp2_mid1_fu_483_p2        |         +|   0|  0|   40|          33|          33|
    |empty_63_fu_434_p2         |         -|   0|  0|   10|          10|          10|
    |ap_block_state8_io         |       and|   0|  0|    2|           1|           1|
    |icmp_ln43_fu_268_p2        |      icmp|   0|  0|   39|          96|          96|
    |icmp_ln44_fu_279_p2        |      icmp|   0|  0|   29|          64|          64|
    |icmp_ln45_fu_337_p2        |      icmp|   0|  0|   18|          32|          32|
    |ap_block_pp0_stage0_11001  |        or|   0|  0|    2|           1|           1|
    |or_ln43_fu_325_p2          |        or|   0|  0|    2|           1|           1|
    |or_ln44_1_fu_360_p2        |        or|   0|  0|    2|           1|           1|
    |or_ln44_fu_354_p2          |        or|   0|  0|    2|           1|           1|
    |select_ln43_1_fu_411_p3    |    select|   0|  0|   32|           1|          32|
    |select_ln43_2_fu_503_p3    |    select|   0|  0|   32|           1|          32|
    |select_ln43_3_fu_330_p3    |    select|   0|  0|   10|           1|           1|
    |select_ln43_4_fu_342_p3    |    select|   0|  0|    2|           1|           1|
    |select_ln43_5_fu_530_p3    |    select|   0|  0|   34|           1|          34|
    |select_ln43_fu_318_p3      |    select|   0|  0|   32|           1|           1|
    |select_ln44_1_fu_377_p3    |    select|   0|  0|   10|           1|          10|
    |select_ln44_2_fu_537_p3    |    select|   0|  0|   34|           1|          34|
    |select_ln44_3_fu_385_p3    |    select|   0|  0|   32|           1|          32|
    |select_ln44_4_fu_290_p3    |    select|   0|  0|   64|           1|           1|
    |select_ln44_fu_365_p3      |    select|   0|  0|   32|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|    2|           1|           2|
    +---------------------------+----------+----+---+-----+------------+------------+
    |Total                      |          |   0|  0|  996|         716|         634|
    +---------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                            |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter7                |   9|          2|    1|          2|
    |ap_phi_mux_first_iter_0_phi_fu_221_p4  |   9|          2|    1|          2|
    |ap_sig_allocacmp_cx_load               |   9|          2|   32|         64|
    |cx_fu_98                               |   9|          2|   32|         64|
    |cy_fu_102                              |   9|          2|   32|         64|
    |gmem_blk_n_AR                          |   9|          2|    1|          2|
    |gmem_blk_n_R                           |   9|          2|    1|          2|
    |iChannel_fu_110                        |   9|          2|   32|         64|
    |indvar_flatten55_fu_114                |   9|          2|   96|        192|
    |indvar_flatten_fu_106                  |   9|          2|   64|        128|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  | 108|         24|  294|        588|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |add_ln43_reg_727                   |  32|   0|   32|          0|
    |add_ln44_reg_702                   |  32|   0|   32|          0|
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |   1|   0|    1|          0|
    |cx_fu_98                           |  32|   0|   32|          0|
    |cy_2_reg_692                       |  32|   0|   32|          0|
    |cy_fu_102                          |  32|   0|   32|          0|
    |empty_59_reg_737                   |  32|   0|   32|          0|
    |empty_64_reg_732                   |  10|   0|   10|          0|
    |empty_reg_747                      |  32|   0|   32|          0|
    |first_iter_0_reg_216               |   1|   0|    1|          0|
    |gmem_addr_read_reg_788             |  32|   0|   32|          0|
    |iChannel_2_reg_722                 |  32|   0|   32|          0|
    |iChannel_fu_110                    |  32|   0|   32|          0|
    |icmp_ln43_reg_676                  |   1|   0|    1|          0|
    |icmp_ln44_reg_680                  |   1|   0|    1|          0|
    |indvar_flatten55_fu_114            |  96|   0|   96|          0|
    |indvar_flatten_fu_106              |  64|   0|   64|          0|
    |or_ln44_reg_707                    |   1|   0|    1|          0|
    |p_mid125_reg_758                   |  32|   0|   32|          0|
    |p_mid1_reg_742                     |  32|   0|   32|          0|
    |select_ln43_4_reg_697              |   1|   0|    1|          0|
    |select_ln44_1_reg_717              |  10|   0|   10|          0|
    |select_ln44_reg_711                |  32|   0|   32|          0|
    |sext_ln45_mid2_v_reg_769           |  62|   0|   62|          0|
    |tmp2_cast_mid135_cast_reg_671      |  32|   0|   33|          1|
    |tmp2_mid1_reg_764                  |  33|   0|   33|          0|
    |tmp2_reg_753                       |  33|   0|   33|          0|
    |trunc_ln47_reg_774                 |   2|   0|    2|          0|
    |zext_ln43_cast_reg_665             |  32|   0|   33|          1|
    |empty_64_reg_732                   |  64|  32|   10|          0|
    |icmp_ln43_reg_676                  |  64|  32|    1|          0|
    |icmp_ln44_reg_680                  |  64|  32|    1|          0|
    |or_ln44_reg_707                    |  64|  32|    1|          0|
    |select_ln43_4_reg_697              |  64|  32|    1|          0|
    |select_ln44_reg_711                |  64|  32|   32|          0|
    |trunc_ln47_reg_774                 |  64|  32|    2|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              |1273| 224|  875|          2|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+------------------------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |            Source Object           |    C Type    |
+------------------------+-----+-----+------------+------------------------------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|  Conv2D_HW_Pipeline_VITIS_LOOP_45_4|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|  Conv2D_HW_Pipeline_VITIS_LOOP_45_4|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|  Conv2D_HW_Pipeline_VITIS_LOOP_45_4|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|  Conv2D_HW_Pipeline_VITIS_LOOP_45_4|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|  Conv2D_HW_Pipeline_VITIS_LOOP_45_4|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|  Conv2D_HW_Pipeline_VITIS_LOOP_45_4|  return value|
|grp_fu_418_p_din0       |  out|   32|  ap_ctrl_hs|  Conv2D_HW_Pipeline_VITIS_LOOP_45_4|  return value|
|grp_fu_418_p_din1       |  out|   32|  ap_ctrl_hs|  Conv2D_HW_Pipeline_VITIS_LOOP_45_4|  return value|
|grp_fu_418_p_dout0      |   in|   32|  ap_ctrl_hs|  Conv2D_HW_Pipeline_VITIS_LOOP_45_4|  return value|
|grp_fu_418_p_ce         |  out|    1|  ap_ctrl_hs|  Conv2D_HW_Pipeline_VITIS_LOOP_45_4|  return value|
|grp_fu_472_p_din0       |  out|   32|  ap_ctrl_hs|  Conv2D_HW_Pipeline_VITIS_LOOP_45_4|  return value|
|grp_fu_472_p_din1       |  out|   32|  ap_ctrl_hs|  Conv2D_HW_Pipeline_VITIS_LOOP_45_4|  return value|
|grp_fu_472_p_dout0      |   in|   32|  ap_ctrl_hs|  Conv2D_HW_Pipeline_VITIS_LOOP_45_4|  return value|
|grp_fu_472_p_ce         |  out|    1|  ap_ctrl_hs|  Conv2D_HW_Pipeline_VITIS_LOOP_45_4|  return value|
|grp_fu_919_p_din0       |  out|   32|  ap_ctrl_hs|  Conv2D_HW_Pipeline_VITIS_LOOP_45_4|  return value|
|grp_fu_919_p_din1       |  out|   32|  ap_ctrl_hs|  Conv2D_HW_Pipeline_VITIS_LOOP_45_4|  return value|
|grp_fu_919_p_dout0      |   in|   32|  ap_ctrl_hs|  Conv2D_HW_Pipeline_VITIS_LOOP_45_4|  return value|
|grp_fu_919_p_ce         |  out|    1|  ap_ctrl_hs|  Conv2D_HW_Pipeline_VITIS_LOOP_45_4|  return value|
|grp_fu_923_p_din0       |  out|   32|  ap_ctrl_hs|  Conv2D_HW_Pipeline_VITIS_LOOP_45_4|  return value|
|grp_fu_923_p_din1       |  out|   32|  ap_ctrl_hs|  Conv2D_HW_Pipeline_VITIS_LOOP_45_4|  return value|
|grp_fu_923_p_dout0      |   in|   32|  ap_ctrl_hs|  Conv2D_HW_Pipeline_VITIS_LOOP_45_4|  return value|
|grp_fu_923_p_ce         |  out|    1|  ap_ctrl_hs|  Conv2D_HW_Pipeline_VITIS_LOOP_45_4|  return value|
|m_axi_gmem_AWVALID      |  out|    1|       m_axi|                                gmem|       pointer|
|m_axi_gmem_AWREADY      |   in|    1|       m_axi|                                gmem|       pointer|
|m_axi_gmem_AWADDR       |  out|   64|       m_axi|                                gmem|       pointer|
|m_axi_gmem_AWID         |  out|    1|       m_axi|                                gmem|       pointer|
|m_axi_gmem_AWLEN        |  out|   32|       m_axi|                                gmem|       pointer|
|m_axi_gmem_AWSIZE       |  out|    3|       m_axi|                                gmem|       pointer|
|m_axi_gmem_AWBURST      |  out|    2|       m_axi|                                gmem|       pointer|
|m_axi_gmem_AWLOCK       |  out|    2|       m_axi|                                gmem|       pointer|
|m_axi_gmem_AWCACHE      |  out|    4|       m_axi|                                gmem|       pointer|
|m_axi_gmem_AWPROT       |  out|    3|       m_axi|                                gmem|       pointer|
|m_axi_gmem_AWQOS        |  out|    4|       m_axi|                                gmem|       pointer|
|m_axi_gmem_AWREGION     |  out|    4|       m_axi|                                gmem|       pointer|
|m_axi_gmem_AWUSER       |  out|    1|       m_axi|                                gmem|       pointer|
|m_axi_gmem_WVALID       |  out|    1|       m_axi|                                gmem|       pointer|
|m_axi_gmem_WREADY       |   in|    1|       m_axi|                                gmem|       pointer|
|m_axi_gmem_WDATA        |  out|   32|       m_axi|                                gmem|       pointer|
|m_axi_gmem_WSTRB        |  out|    4|       m_axi|                                gmem|       pointer|
|m_axi_gmem_WLAST        |  out|    1|       m_axi|                                gmem|       pointer|
|m_axi_gmem_WID          |  out|    1|       m_axi|                                gmem|       pointer|
|m_axi_gmem_WUSER        |  out|    1|       m_axi|                                gmem|       pointer|
|m_axi_gmem_ARVALID      |  out|    1|       m_axi|                                gmem|       pointer|
|m_axi_gmem_ARREADY      |   in|    1|       m_axi|                                gmem|       pointer|
|m_axi_gmem_ARADDR       |  out|   64|       m_axi|                                gmem|       pointer|
|m_axi_gmem_ARID         |  out|    1|       m_axi|                                gmem|       pointer|
|m_axi_gmem_ARLEN        |  out|   32|       m_axi|                                gmem|       pointer|
|m_axi_gmem_ARSIZE       |  out|    3|       m_axi|                                gmem|       pointer|
|m_axi_gmem_ARBURST      |  out|    2|       m_axi|                                gmem|       pointer|
|m_axi_gmem_ARLOCK       |  out|    2|       m_axi|                                gmem|       pointer|
|m_axi_gmem_ARCACHE      |  out|    4|       m_axi|                                gmem|       pointer|
|m_axi_gmem_ARPROT       |  out|    3|       m_axi|                                gmem|       pointer|
|m_axi_gmem_ARQOS        |  out|    4|       m_axi|                                gmem|       pointer|
|m_axi_gmem_ARREGION     |  out|    4|       m_axi|                                gmem|       pointer|
|m_axi_gmem_ARUSER       |  out|    1|       m_axi|                                gmem|       pointer|
|m_axi_gmem_RVALID       |   in|    1|       m_axi|                                gmem|       pointer|
|m_axi_gmem_RREADY       |  out|    1|       m_axi|                                gmem|       pointer|
|m_axi_gmem_RDATA        |   in|   32|       m_axi|                                gmem|       pointer|
|m_axi_gmem_RLAST        |   in|    1|       m_axi|                                gmem|       pointer|
|m_axi_gmem_RID          |   in|    1|       m_axi|                                gmem|       pointer|
|m_axi_gmem_RFIFONUM     |   in|    9|       m_axi|                                gmem|       pointer|
|m_axi_gmem_RUSER        |   in|    1|       m_axi|                                gmem|       pointer|
|m_axi_gmem_RRESP        |   in|    2|       m_axi|                                gmem|       pointer|
|m_axi_gmem_BVALID       |   in|    1|       m_axi|                                gmem|       pointer|
|m_axi_gmem_BREADY       |  out|    1|       m_axi|                                gmem|       pointer|
|m_axi_gmem_BRESP        |   in|    2|       m_axi|                                gmem|       pointer|
|m_axi_gmem_BID          |   in|    1|       m_axi|                                gmem|       pointer|
|m_axi_gmem_BUSER        |   in|    1|       m_axi|                                gmem|       pointer|
|mul_ln38                |   in|   32|     ap_none|                            mul_ln38|        scalar|
|convWidth               |   in|   32|     ap_none|                           convWidth|        scalar|
|zext_ln43               |   in|   32|     ap_none|                           zext_ln43|        scalar|
|mul_ln17_1              |   in|   96|     ap_none|                          mul_ln17_1|        scalar|
|mul_ln17                |   in|   64|     ap_none|                            mul_ln17|        scalar|
|tmp2_cast_mid135        |   in|   32|     ap_none|                    tmp2_cast_mid135|        scalar|
|icmp_ln45_1             |   in|    1|     ap_none|                         icmp_ln45_1|        scalar|
|coeff_cache_address0    |  out|   10|   ap_memory|                         coeff_cache|         array|
|coeff_cache_ce0         |  out|    1|   ap_memory|                         coeff_cache|         array|
|coeff_cache_we0         |  out|    1|   ap_memory|                         coeff_cache|         array|
|coeff_cache_d0          |  out|   32|   ap_memory|                         coeff_cache|         array|
|coeff_cache_1_address0  |  out|   10|   ap_memory|                       coeff_cache_1|         array|
|coeff_cache_1_ce0       |  out|    1|   ap_memory|                       coeff_cache_1|         array|
|coeff_cache_1_we0       |  out|    1|   ap_memory|                       coeff_cache_1|         array|
|coeff_cache_1_d0        |  out|   32|   ap_memory|                       coeff_cache_1|         array|
|coeff_cache_2_address0  |  out|   10|   ap_memory|                       coeff_cache_2|         array|
|coeff_cache_2_ce0       |  out|    1|   ap_memory|                       coeff_cache_2|         array|
|coeff_cache_2_we0       |  out|    1|   ap_memory|                       coeff_cache_2|         array|
|coeff_cache_2_d0        |  out|   32|   ap_memory|                       coeff_cache_2|         array|
|coeffs                  |   in|   64|     ap_none|                              coeffs|        scalar|
+------------------------+-----+-----+------------+------------------------------------+--------------+

