	.arch   armv7-a
	.file   "/mnt/e/workspace_clion/compiler_2020/sysyruntimelibrary-master/functional_test/45_equal_prior_logic.sy"
	.data
	.text
	.align  2
	.global main
	.type   main, %function
main:
	stmfd   sp!, {fp, lr}
	add     FP, SP, #4
	sub     SP, SP, #28
	mov     R10, #10
	str     R10, [FP, #-8]
	mov     R10, #6
	str     R10, [FP, #-12]
	mov     R10, #4
	str     R10, [FP, #-16]
	mov     R10, #5
	str     R10, [FP, #-20]
	ldr     R0, [FP, #-12]
	ldr     R10, [FP, #-16]
	add     R0, R0, R10
	ldr     R10, [FP, #-8]
	cmp     R0, R10
	beq     .L1
	b       .L0
.L0:
	ldr     R8, [FP, #-20]
	ldr     R10, [FP, #-8]
	mov     R9, #2
	mov     R0, R10
	mov     R1, R9
	bl      __aeabi_idiv
	mov     R10, R0
	cmp     R8, R10
	bne     .L1
	b       .L2
.L2:
	ldr     R10, [FP, #-16]
	mov     R0, #0
	cmp     R10, R0
	blt     .L4
	b       .L6
.L6:
	mov     R10, #0
	mov     R0, R10
	b       .L7
.L1:
	ldr     R8, [FP, #-12]
	ldr     R10, [FP, #-16]
	ldr     R9, [FP, #-20]
	mov     R0, R10
	mov     R1, R9
	bl      __aeabi_idiv
	mov     R10, R0
	mov     R9, #2
	mul     R0, R10, R9
	add     R10, R8, R0
	str     R10, [FP, #-24]
	ldr     R10, [FP, #-24]
	str     r0, [SP, #0]
	ldr     r0, [R10]
	bl      putint
	ldr     r0, [SP, #0]
	ldr     r1, [SP, #-4]
	ldr     r2, [SP, #-8]
	ldr     r3, [SP, #-12]
	b       .L2
.L4:
	ldr     R0, [FP, #-8]
	ldr     R10, [FP, #-16]
	sub     R0, R0, R10
	ldr     R10, [FP, #-12]
	cmp     R0, R10
	beq     .L5
	b       .L3
.L3:
	ldr     R1, [FP, #-8]
	ldr     R10, [FP, #-20]
	mov     R0, #2
	mul     R10, R10, R0
	cmp     R1, R10
	bne     .L6
	b       .L5
.L5:
	mov     R10, #1
	str     R10, [FP, #-24]
	ldr     R10, [FP, #-24]
	str     r0, [SP, #0]
	ldr     r0, [R10]
	bl      putint
	ldr     r0, [SP, #0]
	ldr     r1, [SP, #-4]
	ldr     r2, [SP, #-8]
	ldr     r3, [SP, #-12]
	b       .L6
.L7:
NOP
	sub     sp, fp, #4
	ldmfd   sp!, {fp, lr}
	bx      lr
	.size   main, .-main
