// Seed: 2007618630
`timescale 1ps / 1ps `timescale 1 ps / 1ps
module module_0 (
    output logic id_0,
    output logic id_1,
    input id_2,
    input logic id_3,
    output logic id_4,
    input logic id_5,
    input id_6
    , id_12,
    input id_7,
    output logic id_8,
    input logic id_9,
    input id_10,
    output id_11
);
  assign id_0 = 1;
  type_22 id_13 (
      .id_0(1),
      .id_1(id_0),
      .id_2(id_3),
      .id_3(id_4)
  );
  logic id_14;
endmodule
