
IND_X.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000bc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000099cc  080000bc  080000bc  000100bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000e8  08009a88  08009a88  00019a88  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009b70  08009b70  00023140  2**0
                  CONTENTS
  4 .ARM          00000000  08009b70  08009b70  00023140  2**0
                  CONTENTS
  5 .preinit_array 00000000  08009b70  08009b70  00023140  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009b70  08009b70  00019b70  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08009b74  08009b74  00019b74  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00003140  20000000  08009b78  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000024c0  20003140  0800ccb8  00023140  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20005600  0800ccb8  00025600  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00023140  2**0
                  CONTENTS, READONLY
 12 .debug_info   00019e13  00000000  00000000  00023168  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000034d5  00000000  00000000  0003cf7b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001890  00000000  00000000  00040450  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001718  00000000  00000000  00041ce0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001c3f7  00000000  00000000  000433f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001d0c3  00000000  00000000  0005f7ef  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000ae244  00000000  00000000  0007c8b2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  0012aaf6  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000059d4  00000000  00000000  0012ab4c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000bc <__do_global_dtors_aux>:
 80000bc:	b510      	push	{r4, lr}
 80000be:	4c06      	ldr	r4, [pc, #24]	; (80000d8 <__do_global_dtors_aux+0x1c>)
 80000c0:	7823      	ldrb	r3, [r4, #0]
 80000c2:	2b00      	cmp	r3, #0
 80000c4:	d107      	bne.n	80000d6 <__do_global_dtors_aux+0x1a>
 80000c6:	4b05      	ldr	r3, [pc, #20]	; (80000dc <__do_global_dtors_aux+0x20>)
 80000c8:	2b00      	cmp	r3, #0
 80000ca:	d002      	beq.n	80000d2 <__do_global_dtors_aux+0x16>
 80000cc:	4804      	ldr	r0, [pc, #16]	; (80000e0 <__do_global_dtors_aux+0x24>)
 80000ce:	e000      	b.n	80000d2 <__do_global_dtors_aux+0x16>
 80000d0:	bf00      	nop
 80000d2:	2301      	movs	r3, #1
 80000d4:	7023      	strb	r3, [r4, #0]
 80000d6:	bd10      	pop	{r4, pc}
 80000d8:	20003140 	.word	0x20003140
 80000dc:	00000000 	.word	0x00000000
 80000e0:	08009a70 	.word	0x08009a70

080000e4 <frame_dummy>:
 80000e4:	4b04      	ldr	r3, [pc, #16]	; (80000f8 <frame_dummy+0x14>)
 80000e6:	b510      	push	{r4, lr}
 80000e8:	2b00      	cmp	r3, #0
 80000ea:	d003      	beq.n	80000f4 <frame_dummy+0x10>
 80000ec:	4903      	ldr	r1, [pc, #12]	; (80000fc <frame_dummy+0x18>)
 80000ee:	4804      	ldr	r0, [pc, #16]	; (8000100 <frame_dummy+0x1c>)
 80000f0:	e000      	b.n	80000f4 <frame_dummy+0x10>
 80000f2:	bf00      	nop
 80000f4:	bd10      	pop	{r4, pc}
 80000f6:	46c0      	nop			; (mov r8, r8)
 80000f8:	00000000 	.word	0x00000000
 80000fc:	20003144 	.word	0x20003144
 8000100:	08009a70 	.word	0x08009a70

08000104 <__udivsi3>:
 8000104:	2200      	movs	r2, #0
 8000106:	0843      	lsrs	r3, r0, #1
 8000108:	428b      	cmp	r3, r1
 800010a:	d374      	bcc.n	80001f6 <__udivsi3+0xf2>
 800010c:	0903      	lsrs	r3, r0, #4
 800010e:	428b      	cmp	r3, r1
 8000110:	d35f      	bcc.n	80001d2 <__udivsi3+0xce>
 8000112:	0a03      	lsrs	r3, r0, #8
 8000114:	428b      	cmp	r3, r1
 8000116:	d344      	bcc.n	80001a2 <__udivsi3+0x9e>
 8000118:	0b03      	lsrs	r3, r0, #12
 800011a:	428b      	cmp	r3, r1
 800011c:	d328      	bcc.n	8000170 <__udivsi3+0x6c>
 800011e:	0c03      	lsrs	r3, r0, #16
 8000120:	428b      	cmp	r3, r1
 8000122:	d30d      	bcc.n	8000140 <__udivsi3+0x3c>
 8000124:	22ff      	movs	r2, #255	; 0xff
 8000126:	0209      	lsls	r1, r1, #8
 8000128:	ba12      	rev	r2, r2
 800012a:	0c03      	lsrs	r3, r0, #16
 800012c:	428b      	cmp	r3, r1
 800012e:	d302      	bcc.n	8000136 <__udivsi3+0x32>
 8000130:	1212      	asrs	r2, r2, #8
 8000132:	0209      	lsls	r1, r1, #8
 8000134:	d065      	beq.n	8000202 <__udivsi3+0xfe>
 8000136:	0b03      	lsrs	r3, r0, #12
 8000138:	428b      	cmp	r3, r1
 800013a:	d319      	bcc.n	8000170 <__udivsi3+0x6c>
 800013c:	e000      	b.n	8000140 <__udivsi3+0x3c>
 800013e:	0a09      	lsrs	r1, r1, #8
 8000140:	0bc3      	lsrs	r3, r0, #15
 8000142:	428b      	cmp	r3, r1
 8000144:	d301      	bcc.n	800014a <__udivsi3+0x46>
 8000146:	03cb      	lsls	r3, r1, #15
 8000148:	1ac0      	subs	r0, r0, r3
 800014a:	4152      	adcs	r2, r2
 800014c:	0b83      	lsrs	r3, r0, #14
 800014e:	428b      	cmp	r3, r1
 8000150:	d301      	bcc.n	8000156 <__udivsi3+0x52>
 8000152:	038b      	lsls	r3, r1, #14
 8000154:	1ac0      	subs	r0, r0, r3
 8000156:	4152      	adcs	r2, r2
 8000158:	0b43      	lsrs	r3, r0, #13
 800015a:	428b      	cmp	r3, r1
 800015c:	d301      	bcc.n	8000162 <__udivsi3+0x5e>
 800015e:	034b      	lsls	r3, r1, #13
 8000160:	1ac0      	subs	r0, r0, r3
 8000162:	4152      	adcs	r2, r2
 8000164:	0b03      	lsrs	r3, r0, #12
 8000166:	428b      	cmp	r3, r1
 8000168:	d301      	bcc.n	800016e <__udivsi3+0x6a>
 800016a:	030b      	lsls	r3, r1, #12
 800016c:	1ac0      	subs	r0, r0, r3
 800016e:	4152      	adcs	r2, r2
 8000170:	0ac3      	lsrs	r3, r0, #11
 8000172:	428b      	cmp	r3, r1
 8000174:	d301      	bcc.n	800017a <__udivsi3+0x76>
 8000176:	02cb      	lsls	r3, r1, #11
 8000178:	1ac0      	subs	r0, r0, r3
 800017a:	4152      	adcs	r2, r2
 800017c:	0a83      	lsrs	r3, r0, #10
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x82>
 8000182:	028b      	lsls	r3, r1, #10
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0a43      	lsrs	r3, r0, #9
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x8e>
 800018e:	024b      	lsls	r3, r1, #9
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0a03      	lsrs	r3, r0, #8
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x9a>
 800019a:	020b      	lsls	r3, r1, #8
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	d2cd      	bcs.n	800013e <__udivsi3+0x3a>
 80001a2:	09c3      	lsrs	r3, r0, #7
 80001a4:	428b      	cmp	r3, r1
 80001a6:	d301      	bcc.n	80001ac <__udivsi3+0xa8>
 80001a8:	01cb      	lsls	r3, r1, #7
 80001aa:	1ac0      	subs	r0, r0, r3
 80001ac:	4152      	adcs	r2, r2
 80001ae:	0983      	lsrs	r3, r0, #6
 80001b0:	428b      	cmp	r3, r1
 80001b2:	d301      	bcc.n	80001b8 <__udivsi3+0xb4>
 80001b4:	018b      	lsls	r3, r1, #6
 80001b6:	1ac0      	subs	r0, r0, r3
 80001b8:	4152      	adcs	r2, r2
 80001ba:	0943      	lsrs	r3, r0, #5
 80001bc:	428b      	cmp	r3, r1
 80001be:	d301      	bcc.n	80001c4 <__udivsi3+0xc0>
 80001c0:	014b      	lsls	r3, r1, #5
 80001c2:	1ac0      	subs	r0, r0, r3
 80001c4:	4152      	adcs	r2, r2
 80001c6:	0903      	lsrs	r3, r0, #4
 80001c8:	428b      	cmp	r3, r1
 80001ca:	d301      	bcc.n	80001d0 <__udivsi3+0xcc>
 80001cc:	010b      	lsls	r3, r1, #4
 80001ce:	1ac0      	subs	r0, r0, r3
 80001d0:	4152      	adcs	r2, r2
 80001d2:	08c3      	lsrs	r3, r0, #3
 80001d4:	428b      	cmp	r3, r1
 80001d6:	d301      	bcc.n	80001dc <__udivsi3+0xd8>
 80001d8:	00cb      	lsls	r3, r1, #3
 80001da:	1ac0      	subs	r0, r0, r3
 80001dc:	4152      	adcs	r2, r2
 80001de:	0883      	lsrs	r3, r0, #2
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xe4>
 80001e4:	008b      	lsls	r3, r1, #2
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	0843      	lsrs	r3, r0, #1
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xf0>
 80001f0:	004b      	lsls	r3, r1, #1
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	1a41      	subs	r1, r0, r1
 80001f8:	d200      	bcs.n	80001fc <__udivsi3+0xf8>
 80001fa:	4601      	mov	r1, r0
 80001fc:	4152      	adcs	r2, r2
 80001fe:	4610      	mov	r0, r2
 8000200:	4770      	bx	lr
 8000202:	e7ff      	b.n	8000204 <__udivsi3+0x100>
 8000204:	b501      	push	{r0, lr}
 8000206:	2000      	movs	r0, #0
 8000208:	f000 f806 	bl	8000218 <__aeabi_idiv0>
 800020c:	bd02      	pop	{r1, pc}
 800020e:	46c0      	nop			; (mov r8, r8)

08000210 <__aeabi_uidivmod>:
 8000210:	2900      	cmp	r1, #0
 8000212:	d0f7      	beq.n	8000204 <__udivsi3+0x100>
 8000214:	e776      	b.n	8000104 <__udivsi3>
 8000216:	4770      	bx	lr

08000218 <__aeabi_idiv0>:
 8000218:	4770      	bx	lr
 800021a:	46c0      	nop			; (mov r8, r8)

0800021c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800021c:	b580      	push	{r7, lr}
 800021e:	b082      	sub	sp, #8
 8000220:	af00      	add	r7, sp, #0
 8000222:	0002      	movs	r2, r0
 8000224:	1dfb      	adds	r3, r7, #7
 8000226:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000228:	1dfb      	adds	r3, r7, #7
 800022a:	781b      	ldrb	r3, [r3, #0]
 800022c:	2b7f      	cmp	r3, #127	; 0x7f
 800022e:	d809      	bhi.n	8000244 <__NVIC_EnableIRQ+0x28>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000230:	1dfb      	adds	r3, r7, #7
 8000232:	781b      	ldrb	r3, [r3, #0]
 8000234:	001a      	movs	r2, r3
 8000236:	231f      	movs	r3, #31
 8000238:	401a      	ands	r2, r3
 800023a:	4b04      	ldr	r3, [pc, #16]	; (800024c <__NVIC_EnableIRQ+0x30>)
 800023c:	2101      	movs	r1, #1
 800023e:	4091      	lsls	r1, r2
 8000240:	000a      	movs	r2, r1
 8000242:	601a      	str	r2, [r3, #0]
    __COMPILER_BARRIER();
  }
}
 8000244:	46c0      	nop			; (mov r8, r8)
 8000246:	46bd      	mov	sp, r7
 8000248:	b002      	add	sp, #8
 800024a:	bd80      	pop	{r7, pc}
 800024c:	e000e100 	.word	0xe000e100

08000250 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000250:	b590      	push	{r4, r7, lr}
 8000252:	b083      	sub	sp, #12
 8000254:	af00      	add	r7, sp, #0
 8000256:	0002      	movs	r2, r0
 8000258:	6039      	str	r1, [r7, #0]
 800025a:	1dfb      	adds	r3, r7, #7
 800025c:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800025e:	1dfb      	adds	r3, r7, #7
 8000260:	781b      	ldrb	r3, [r3, #0]
 8000262:	2b7f      	cmp	r3, #127	; 0x7f
 8000264:	d828      	bhi.n	80002b8 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000266:	4a2f      	ldr	r2, [pc, #188]	; (8000324 <__NVIC_SetPriority+0xd4>)
 8000268:	1dfb      	adds	r3, r7, #7
 800026a:	781b      	ldrb	r3, [r3, #0]
 800026c:	b25b      	sxtb	r3, r3
 800026e:	089b      	lsrs	r3, r3, #2
 8000270:	33c0      	adds	r3, #192	; 0xc0
 8000272:	009b      	lsls	r3, r3, #2
 8000274:	589b      	ldr	r3, [r3, r2]
 8000276:	1dfa      	adds	r2, r7, #7
 8000278:	7812      	ldrb	r2, [r2, #0]
 800027a:	0011      	movs	r1, r2
 800027c:	2203      	movs	r2, #3
 800027e:	400a      	ands	r2, r1
 8000280:	00d2      	lsls	r2, r2, #3
 8000282:	21ff      	movs	r1, #255	; 0xff
 8000284:	4091      	lsls	r1, r2
 8000286:	000a      	movs	r2, r1
 8000288:	43d2      	mvns	r2, r2
 800028a:	401a      	ands	r2, r3
 800028c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800028e:	683b      	ldr	r3, [r7, #0]
 8000290:	019b      	lsls	r3, r3, #6
 8000292:	22ff      	movs	r2, #255	; 0xff
 8000294:	401a      	ands	r2, r3
 8000296:	1dfb      	adds	r3, r7, #7
 8000298:	781b      	ldrb	r3, [r3, #0]
 800029a:	0018      	movs	r0, r3
 800029c:	2303      	movs	r3, #3
 800029e:	4003      	ands	r3, r0
 80002a0:	00db      	lsls	r3, r3, #3
 80002a2:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80002a4:	481f      	ldr	r0, [pc, #124]	; (8000324 <__NVIC_SetPriority+0xd4>)
 80002a6:	1dfb      	adds	r3, r7, #7
 80002a8:	781b      	ldrb	r3, [r3, #0]
 80002aa:	b25b      	sxtb	r3, r3
 80002ac:	089b      	lsrs	r3, r3, #2
 80002ae:	430a      	orrs	r2, r1
 80002b0:	33c0      	adds	r3, #192	; 0xc0
 80002b2:	009b      	lsls	r3, r3, #2
 80002b4:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 80002b6:	e031      	b.n	800031c <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80002b8:	4a1b      	ldr	r2, [pc, #108]	; (8000328 <__NVIC_SetPriority+0xd8>)
 80002ba:	1dfb      	adds	r3, r7, #7
 80002bc:	781b      	ldrb	r3, [r3, #0]
 80002be:	0019      	movs	r1, r3
 80002c0:	230f      	movs	r3, #15
 80002c2:	400b      	ands	r3, r1
 80002c4:	3b08      	subs	r3, #8
 80002c6:	089b      	lsrs	r3, r3, #2
 80002c8:	3306      	adds	r3, #6
 80002ca:	009b      	lsls	r3, r3, #2
 80002cc:	18d3      	adds	r3, r2, r3
 80002ce:	3304      	adds	r3, #4
 80002d0:	681b      	ldr	r3, [r3, #0]
 80002d2:	1dfa      	adds	r2, r7, #7
 80002d4:	7812      	ldrb	r2, [r2, #0]
 80002d6:	0011      	movs	r1, r2
 80002d8:	2203      	movs	r2, #3
 80002da:	400a      	ands	r2, r1
 80002dc:	00d2      	lsls	r2, r2, #3
 80002de:	21ff      	movs	r1, #255	; 0xff
 80002e0:	4091      	lsls	r1, r2
 80002e2:	000a      	movs	r2, r1
 80002e4:	43d2      	mvns	r2, r2
 80002e6:	401a      	ands	r2, r3
 80002e8:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80002ea:	683b      	ldr	r3, [r7, #0]
 80002ec:	019b      	lsls	r3, r3, #6
 80002ee:	22ff      	movs	r2, #255	; 0xff
 80002f0:	401a      	ands	r2, r3
 80002f2:	1dfb      	adds	r3, r7, #7
 80002f4:	781b      	ldrb	r3, [r3, #0]
 80002f6:	0018      	movs	r0, r3
 80002f8:	2303      	movs	r3, #3
 80002fa:	4003      	ands	r3, r0
 80002fc:	00db      	lsls	r3, r3, #3
 80002fe:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000300:	4809      	ldr	r0, [pc, #36]	; (8000328 <__NVIC_SetPriority+0xd8>)
 8000302:	1dfb      	adds	r3, r7, #7
 8000304:	781b      	ldrb	r3, [r3, #0]
 8000306:	001c      	movs	r4, r3
 8000308:	230f      	movs	r3, #15
 800030a:	4023      	ands	r3, r4
 800030c:	3b08      	subs	r3, #8
 800030e:	089b      	lsrs	r3, r3, #2
 8000310:	430a      	orrs	r2, r1
 8000312:	3306      	adds	r3, #6
 8000314:	009b      	lsls	r3, r3, #2
 8000316:	18c3      	adds	r3, r0, r3
 8000318:	3304      	adds	r3, #4
 800031a:	601a      	str	r2, [r3, #0]
}
 800031c:	46c0      	nop			; (mov r8, r8)
 800031e:	46bd      	mov	sp, r7
 8000320:	b003      	add	sp, #12
 8000322:	bd90      	pop	{r4, r7, pc}
 8000324:	e000e100 	.word	0xe000e100
 8000328:	e000ed00 	.word	0xe000ed00

0800032c <LL_USART_Enable>:
  * @rmtoll CR1          UE            LL_USART_Enable
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_Enable(USART_TypeDef *USARTx)
{
 800032c:	b580      	push	{r7, lr}
 800032e:	b082      	sub	sp, #8
 8000330:	af00      	add	r7, sp, #0
 8000332:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR1, USART_CR1_UE);
 8000334:	687b      	ldr	r3, [r7, #4]
 8000336:	681b      	ldr	r3, [r3, #0]
 8000338:	2201      	movs	r2, #1
 800033a:	431a      	orrs	r2, r3
 800033c:	687b      	ldr	r3, [r7, #4]
 800033e:	601a      	str	r2, [r3, #0]
}
 8000340:	46c0      	nop			; (mov r8, r8)
 8000342:	46bd      	mov	sp, r7
 8000344:	b002      	add	sp, #8
 8000346:	bd80      	pop	{r7, pc}

08000348 <LL_USART_DisableFIFO>:
  * @rmtoll CR1          FIFOEN        LL_USART_DisableFIFO
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_DisableFIFO(USART_TypeDef *USARTx)
{
 8000348:	b580      	push	{r7, lr}
 800034a:	b082      	sub	sp, #8
 800034c:	af00      	add	r7, sp, #0
 800034e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(USARTx->CR1, USART_CR1_FIFOEN);
 8000350:	687b      	ldr	r3, [r7, #4]
 8000352:	681b      	ldr	r3, [r3, #0]
 8000354:	4a03      	ldr	r2, [pc, #12]	; (8000364 <LL_USART_DisableFIFO+0x1c>)
 8000356:	401a      	ands	r2, r3
 8000358:	687b      	ldr	r3, [r7, #4]
 800035a:	601a      	str	r2, [r3, #0]
}
 800035c:	46c0      	nop			; (mov r8, r8)
 800035e:	46bd      	mov	sp, r7
 8000360:	b002      	add	sp, #8
 8000362:	bd80      	pop	{r7, pc}
 8000364:	dfffffff 	.word	0xdfffffff

08000368 <LL_USART_SetTXFIFOThreshold>:
  *         @arg @ref LL_USART_FIFOTHRESHOLD_7_8
  *         @arg @ref LL_USART_FIFOTHRESHOLD_8_8
  * @retval None
  */
__STATIC_INLINE void LL_USART_SetTXFIFOThreshold(USART_TypeDef *USARTx, uint32_t Threshold)
{
 8000368:	b580      	push	{r7, lr}
 800036a:	b082      	sub	sp, #8
 800036c:	af00      	add	r7, sp, #0
 800036e:	6078      	str	r0, [r7, #4]
 8000370:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR3, USART_CR3_TXFTCFG, Threshold << USART_CR3_TXFTCFG_Pos);
 8000372:	687b      	ldr	r3, [r7, #4]
 8000374:	689b      	ldr	r3, [r3, #8]
 8000376:	00db      	lsls	r3, r3, #3
 8000378:	08da      	lsrs	r2, r3, #3
 800037a:	683b      	ldr	r3, [r7, #0]
 800037c:	075b      	lsls	r3, r3, #29
 800037e:	431a      	orrs	r2, r3
 8000380:	687b      	ldr	r3, [r7, #4]
 8000382:	609a      	str	r2, [r3, #8]
}
 8000384:	46c0      	nop			; (mov r8, r8)
 8000386:	46bd      	mov	sp, r7
 8000388:	b002      	add	sp, #8
 800038a:	bd80      	pop	{r7, pc}

0800038c <LL_USART_SetRXFIFOThreshold>:
  *         @arg @ref LL_USART_FIFOTHRESHOLD_7_8
  *         @arg @ref LL_USART_FIFOTHRESHOLD_8_8
  * @retval None
  */
__STATIC_INLINE void LL_USART_SetRXFIFOThreshold(USART_TypeDef *USARTx, uint32_t Threshold)
{
 800038c:	b580      	push	{r7, lr}
 800038e:	b082      	sub	sp, #8
 8000390:	af00      	add	r7, sp, #0
 8000392:	6078      	str	r0, [r7, #4]
 8000394:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR3, USART_CR3_RXFTCFG, Threshold << USART_CR3_RXFTCFG_Pos);
 8000396:	687b      	ldr	r3, [r7, #4]
 8000398:	689b      	ldr	r3, [r3, #8]
 800039a:	4a05      	ldr	r2, [pc, #20]	; (80003b0 <LL_USART_SetRXFIFOThreshold+0x24>)
 800039c:	401a      	ands	r2, r3
 800039e:	683b      	ldr	r3, [r7, #0]
 80003a0:	065b      	lsls	r3, r3, #25
 80003a2:	431a      	orrs	r2, r3
 80003a4:	687b      	ldr	r3, [r7, #4]
 80003a6:	609a      	str	r2, [r3, #8]
}
 80003a8:	46c0      	nop			; (mov r8, r8)
 80003aa:	46bd      	mov	sp, r7
 80003ac:	b002      	add	sp, #8
 80003ae:	bd80      	pop	{r7, pc}
 80003b0:	f1ffffff 	.word	0xf1ffffff

080003b4 <LL_USART_ConfigAsyncMode>:
  *         CR3          HDSEL         LL_USART_ConfigAsyncMode
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_ConfigAsyncMode(USART_TypeDef *USARTx)
{
 80003b4:	b580      	push	{r7, lr}
 80003b6:	b082      	sub	sp, #8
 80003b8:	af00      	add	r7, sp, #0
 80003ba:	6078      	str	r0, [r7, #4]
  /* In Asynchronous mode, the following bits must be kept cleared:
  - LINEN, CLKEN bits in the USART_CR2 register,
  - SCEN, IREN and HDSEL bits in the USART_CR3 register.*/
  CLEAR_BIT(USARTx->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80003bc:	687b      	ldr	r3, [r7, #4]
 80003be:	685b      	ldr	r3, [r3, #4]
 80003c0:	4a07      	ldr	r2, [pc, #28]	; (80003e0 <LL_USART_ConfigAsyncMode+0x2c>)
 80003c2:	401a      	ands	r2, r3
 80003c4:	687b      	ldr	r3, [r7, #4]
 80003c6:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(USARTx->CR3, (USART_CR3_SCEN | USART_CR3_IREN | USART_CR3_HDSEL));
 80003c8:	687b      	ldr	r3, [r7, #4]
 80003ca:	689b      	ldr	r3, [r3, #8]
 80003cc:	222a      	movs	r2, #42	; 0x2a
 80003ce:	4393      	bics	r3, r2
 80003d0:	001a      	movs	r2, r3
 80003d2:	687b      	ldr	r3, [r7, #4]
 80003d4:	609a      	str	r2, [r3, #8]
}
 80003d6:	46c0      	nop			; (mov r8, r8)
 80003d8:	46bd      	mov	sp, r7
 80003da:	b002      	add	sp, #8
 80003dc:	bd80      	pop	{r7, pc}
 80003de:	46c0      	nop			; (mov r8, r8)
 80003e0:	ffffb7ff 	.word	0xffffb7ff

080003e4 <LL_USART_IsActiveFlag_TEACK>:
  * @rmtoll ISR          TEACK         LL_USART_IsActiveFlag_TEACK
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_TEACK(USART_TypeDef *USARTx)
{
 80003e4:	b580      	push	{r7, lr}
 80003e6:	b082      	sub	sp, #8
 80003e8:	af00      	add	r7, sp, #0
 80003ea:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->ISR, USART_ISR_TEACK) == (USART_ISR_TEACK)) ? 1UL : 0UL);
 80003ec:	687b      	ldr	r3, [r7, #4]
 80003ee:	69da      	ldr	r2, [r3, #28]
 80003f0:	2380      	movs	r3, #128	; 0x80
 80003f2:	039b      	lsls	r3, r3, #14
 80003f4:	401a      	ands	r2, r3
 80003f6:	2380      	movs	r3, #128	; 0x80
 80003f8:	039b      	lsls	r3, r3, #14
 80003fa:	429a      	cmp	r2, r3
 80003fc:	d101      	bne.n	8000402 <LL_USART_IsActiveFlag_TEACK+0x1e>
 80003fe:	2301      	movs	r3, #1
 8000400:	e000      	b.n	8000404 <LL_USART_IsActiveFlag_TEACK+0x20>
 8000402:	2300      	movs	r3, #0
}
 8000404:	0018      	movs	r0, r3
 8000406:	46bd      	mov	sp, r7
 8000408:	b002      	add	sp, #8
 800040a:	bd80      	pop	{r7, pc}

0800040c <LL_USART_IsActiveFlag_REACK>:
  * @rmtoll ISR          REACK         LL_USART_IsActiveFlag_REACK
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_REACK(USART_TypeDef *USARTx)
{
 800040c:	b580      	push	{r7, lr}
 800040e:	b082      	sub	sp, #8
 8000410:	af00      	add	r7, sp, #0
 8000412:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->ISR, USART_ISR_REACK) == (USART_ISR_REACK)) ? 1UL : 0UL);
 8000414:	687b      	ldr	r3, [r7, #4]
 8000416:	69da      	ldr	r2, [r3, #28]
 8000418:	2380      	movs	r3, #128	; 0x80
 800041a:	03db      	lsls	r3, r3, #15
 800041c:	401a      	ands	r2, r3
 800041e:	2380      	movs	r3, #128	; 0x80
 8000420:	03db      	lsls	r3, r3, #15
 8000422:	429a      	cmp	r2, r3
 8000424:	d101      	bne.n	800042a <LL_USART_IsActiveFlag_REACK+0x1e>
 8000426:	2301      	movs	r3, #1
 8000428:	e000      	b.n	800042c <LL_USART_IsActiveFlag_REACK+0x20>
 800042a:	2300      	movs	r3, #0
}
 800042c:	0018      	movs	r0, r3
 800042e:	46bd      	mov	sp, r7
 8000430:	b002      	add	sp, #8
 8000432:	bd80      	pop	{r7, pc}

08000434 <LL_USART_EnableIT_RXNE_RXFNE>:
  * @rmtoll CR1        RXNEIE_RXFNEIE  LL_USART_EnableIT_RXNE_RXFNE
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_EnableIT_RXNE_RXFNE(USART_TypeDef *USARTx)
{
 8000434:	b580      	push	{r7, lr}
 8000436:	b082      	sub	sp, #8
 8000438:	af00      	add	r7, sp, #0
 800043a:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800043c:	687b      	ldr	r3, [r7, #4]
 800043e:	681b      	ldr	r3, [r3, #0]
 8000440:	2220      	movs	r2, #32
 8000442:	431a      	orrs	r2, r3
 8000444:	687b      	ldr	r3, [r7, #4]
 8000446:	601a      	str	r2, [r3, #0]
}
 8000448:	46c0      	nop			; (mov r8, r8)
 800044a:	46bd      	mov	sp, r7
 800044c:	b002      	add	sp, #8
 800044e:	bd80      	pop	{r7, pc}

08000450 <LL_USART_EnableIT_ERROR>:
  * @rmtoll CR3          EIE           LL_USART_EnableIT_ERROR
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_EnableIT_ERROR(USART_TypeDef *USARTx)
{
 8000450:	b580      	push	{r7, lr}
 8000452:	b082      	sub	sp, #8
 8000454:	af00      	add	r7, sp, #0
 8000456:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR3, USART_CR3_EIE);
 8000458:	687b      	ldr	r3, [r7, #4]
 800045a:	689b      	ldr	r3, [r3, #8]
 800045c:	2201      	movs	r2, #1
 800045e:	431a      	orrs	r2, r3
 8000460:	687b      	ldr	r3, [r7, #4]
 8000462:	609a      	str	r2, [r3, #8]
}
 8000464:	46c0      	nop			; (mov r8, r8)
 8000466:	46bd      	mov	sp, r7
 8000468:	b002      	add	sp, #8
 800046a:	bd80      	pop	{r7, pc}

0800046c <LL_USART_ReceiveData9>:
  * @rmtoll RDR          RDR           LL_USART_ReceiveData9
  * @param  USARTx USART Instance
  * @retval Value between Min_Data=0x00 and Max_Data=0x1FF
  */
__STATIC_INLINE uint16_t LL_USART_ReceiveData9(USART_TypeDef *USARTx)
{
 800046c:	b580      	push	{r7, lr}
 800046e:	b082      	sub	sp, #8
 8000470:	af00      	add	r7, sp, #0
 8000472:	6078      	str	r0, [r7, #4]
  return (uint16_t)(READ_BIT(USARTx->RDR, USART_RDR_RDR));
 8000474:	687b      	ldr	r3, [r7, #4]
 8000476:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000478:	b29b      	uxth	r3, r3
 800047a:	05db      	lsls	r3, r3, #23
 800047c:	0ddb      	lsrs	r3, r3, #23
 800047e:	b29b      	uxth	r3, r3
}
 8000480:	0018      	movs	r0, r3
 8000482:	46bd      	mov	sp, r7
 8000484:	b002      	add	sp, #8
 8000486:	bd80      	pop	{r7, pc}

08000488 <LL_SYSCFG_EnableFastModePlus>:
  *
  *         (*) value not defined in all devices
  * @retval None
  */
__STATIC_INLINE void LL_SYSCFG_EnableFastModePlus(uint32_t ConfigFastModePlus)
{
 8000488:	b580      	push	{r7, lr}
 800048a:	b082      	sub	sp, #8
 800048c:	af00      	add	r7, sp, #0
 800048e:	6078      	str	r0, [r7, #4]
  SET_BIT(SYSCFG->CFGR1, ConfigFastModePlus);
 8000490:	4b04      	ldr	r3, [pc, #16]	; (80004a4 <LL_SYSCFG_EnableFastModePlus+0x1c>)
 8000492:	6819      	ldr	r1, [r3, #0]
 8000494:	4b03      	ldr	r3, [pc, #12]	; (80004a4 <LL_SYSCFG_EnableFastModePlus+0x1c>)
 8000496:	687a      	ldr	r2, [r7, #4]
 8000498:	430a      	orrs	r2, r1
 800049a:	601a      	str	r2, [r3, #0]
}
 800049c:	46c0      	nop			; (mov r8, r8)
 800049e:	46bd      	mov	sp, r7
 80004a0:	b002      	add	sp, #8
 80004a2:	bd80      	pop	{r7, pc}
 80004a4:	40010000 	.word	0x40010000

080004a8 <LL_GPIO_SetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 80004a8:	b580      	push	{r7, lr}
 80004aa:	b082      	sub	sp, #8
 80004ac:	af00      	add	r7, sp, #0
 80004ae:	6078      	str	r0, [r7, #4]
 80004b0:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask);
 80004b2:	687b      	ldr	r3, [r7, #4]
 80004b4:	683a      	ldr	r2, [r7, #0]
 80004b6:	619a      	str	r2, [r3, #24]
}
 80004b8:	46c0      	nop			; (mov r8, r8)
 80004ba:	46bd      	mov	sp, r7
 80004bc:	b002      	add	sp, #8
 80004be:	bd80      	pop	{r7, pc}

080004c0 <LL_GPIO_ResetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 80004c0:	b580      	push	{r7, lr}
 80004c2:	b082      	sub	sp, #8
 80004c4:	af00      	add	r7, sp, #0
 80004c6:	6078      	str	r0, [r7, #4]
 80004c8:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BRR, PinMask);
 80004ca:	687b      	ldr	r3, [r7, #4]
 80004cc:	683a      	ldr	r2, [r7, #0]
 80004ce:	629a      	str	r2, [r3, #40]	; 0x28
}
 80004d0:	46c0      	nop			; (mov r8, r8)
 80004d2:	46bd      	mov	sp, r7
 80004d4:	b002      	add	sp, #8
 80004d6:	bd80      	pop	{r7, pc}

080004d8 <LL_APB1_GRP1_EnableClock>:
  *         @arg @ref LL_APB1_GRP1_PERIPH_LPTIM1  (1)
  * @note Peripheral marked with (1) are not available all devices
  * @retval None
  */
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 80004d8:	b580      	push	{r7, lr}
 80004da:	b084      	sub	sp, #16
 80004dc:	af00      	add	r7, sp, #0
 80004de:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APBENR1, Periphs);
 80004e0:	4b07      	ldr	r3, [pc, #28]	; (8000500 <LL_APB1_GRP1_EnableClock+0x28>)
 80004e2:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 80004e4:	4b06      	ldr	r3, [pc, #24]	; (8000500 <LL_APB1_GRP1_EnableClock+0x28>)
 80004e6:	687a      	ldr	r2, [r7, #4]
 80004e8:	430a      	orrs	r2, r1
 80004ea:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APBENR1, Periphs);
 80004ec:	4b04      	ldr	r3, [pc, #16]	; (8000500 <LL_APB1_GRP1_EnableClock+0x28>)
 80004ee:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80004f0:	687a      	ldr	r2, [r7, #4]
 80004f2:	4013      	ands	r3, r2
 80004f4:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80004f6:	68fb      	ldr	r3, [r7, #12]
}
 80004f8:	46c0      	nop			; (mov r8, r8)
 80004fa:	46bd      	mov	sp, r7
 80004fc:	b004      	add	sp, #16
 80004fe:	bd80      	pop	{r7, pc}
 8000500:	40021000 	.word	0x40021000

08000504 <LL_IOP_GRP1_EnableClock>:
  *         @arg @ref LL_IOP_GRP1_PERIPH_GPIOE
  *         @arg @ref LL_IOP_GRP1_PERIPH_GPIOF
  * @retval None
  */
__STATIC_INLINE void LL_IOP_GRP1_EnableClock(uint32_t Periphs)
{
 8000504:	b580      	push	{r7, lr}
 8000506:	b084      	sub	sp, #16
 8000508:	af00      	add	r7, sp, #0
 800050a:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->IOPENR, Periphs);
 800050c:	4b07      	ldr	r3, [pc, #28]	; (800052c <LL_IOP_GRP1_EnableClock+0x28>)
 800050e:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8000510:	4b06      	ldr	r3, [pc, #24]	; (800052c <LL_IOP_GRP1_EnableClock+0x28>)
 8000512:	687a      	ldr	r2, [r7, #4]
 8000514:	430a      	orrs	r2, r1
 8000516:	635a      	str	r2, [r3, #52]	; 0x34
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->IOPENR, Periphs);
 8000518:	4b04      	ldr	r3, [pc, #16]	; (800052c <LL_IOP_GRP1_EnableClock+0x28>)
 800051a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800051c:	687a      	ldr	r2, [r7, #4]
 800051e:	4013      	ands	r3, r2
 8000520:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000522:	68fb      	ldr	r3, [r7, #12]
}
 8000524:	46c0      	nop			; (mov r8, r8)
 8000526:	46bd      	mov	sp, r7
 8000528:	b004      	add	sp, #16
 800052a:	bd80      	pop	{r7, pc}
 800052c:	40021000 	.word	0x40021000

08000530 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000530:	b580      	push	{r7, lr}
 8000532:	b086      	sub	sp, #24
 8000534:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
	uint16_t testINPUT = 0;
 8000536:	2316      	movs	r3, #22
 8000538:	18fb      	adds	r3, r7, r3
 800053a:	2200      	movs	r2, #0
 800053c:	801a      	strh	r2, [r3, #0]
	uint16_t testAns = 0;
 800053e:	2314      	movs	r3, #20
 8000540:	18fb      	adds	r3, r7, r3
 8000542:	2200      	movs	r2, #0
 8000544:	801a      	strh	r2, [r3, #0]
	uint16_t i = 0;
 8000546:	2312      	movs	r3, #18
 8000548:	18fb      	adds	r3, r7, r3
 800054a:	2200      	movs	r2, #0
 800054c:	801a      	strh	r2, [r3, #0]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800054e:	f002 fc79 	bl	8002e44 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000552:	f000 f871 	bl	8000638 <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8000556:	4b32      	ldr	r3, [pc, #200]	; (8000620 <main+0xf0>)
 8000558:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800055a:	4b31      	ldr	r3, [pc, #196]	; (8000620 <main+0xf0>)
 800055c:	2101      	movs	r1, #1
 800055e:	430a      	orrs	r2, r1
 8000560:	635a      	str	r2, [r3, #52]	; 0x34
 8000562:	4b2f      	ldr	r3, [pc, #188]	; (8000620 <main+0xf0>)
 8000564:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000566:	2201      	movs	r2, #1
 8000568:	4013      	ands	r3, r2
 800056a:	60bb      	str	r3, [r7, #8]
 800056c:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 800056e:	4b2c      	ldr	r3, [pc, #176]	; (8000620 <main+0xf0>)
 8000570:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000572:	4b2b      	ldr	r3, [pc, #172]	; (8000620 <main+0xf0>)
 8000574:	2102      	movs	r1, #2
 8000576:	430a      	orrs	r2, r1
 8000578:	635a      	str	r2, [r3, #52]	; 0x34
 800057a:	4b29      	ldr	r3, [pc, #164]	; (8000620 <main+0xf0>)
 800057c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800057e:	2202      	movs	r2, #2
 8000580:	4013      	ands	r3, r2
 8000582:	607b      	str	r3, [r7, #4]
 8000584:	687b      	ldr	r3, [r7, #4]
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8000586:	4b26      	ldr	r3, [pc, #152]	; (8000620 <main+0xf0>)
 8000588:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800058a:	4b25      	ldr	r3, [pc, #148]	; (8000620 <main+0xf0>)
 800058c:	2104      	movs	r1, #4
 800058e:	430a      	orrs	r2, r1
 8000590:	635a      	str	r2, [r3, #52]	; 0x34
 8000592:	4b23      	ldr	r3, [pc, #140]	; (8000620 <main+0xf0>)
 8000594:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000596:	2204      	movs	r2, #4
 8000598:	4013      	ands	r3, r2
 800059a:	603b      	str	r3, [r7, #0]
 800059c:	683b      	ldr	r3, [r7, #0]
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800059e:	f000 fbb3 	bl	8000d08 <MX_GPIO_Init>
  MX_DMA_Init();
 80005a2:	f000 fb83 	bl	8000cac <MX_DMA_Init>
  MX_USART2_UART_Init();
 80005a6:	f000 faa1 	bl	8000aec <MX_USART2_UART_Init>
  MX_COMP1_Init();
 80005aa:	f000 f8c5 	bl	8000738 <MX_COMP1_Init>
  MX_TIM1_Init();
 80005ae:	f000 f9a3 	bl	80008f8 <MX_TIM1_Init>
  MX_USART3_Init();
 80005b2:	f000 fb39 	bl	8000c28 <MX_USART3_Init>
  MX_I2S1_Init();
 80005b6:	f000 f931 	bl	800081c <MX_I2S1_Init>
  MX_I2C1_Init();
 80005ba:	f000 f8ef 	bl	800079c <MX_I2C1_Init>
  MX_SPI2_Init();
 80005be:	f000 f957 	bl	8000870 <MX_SPI2_Init>
  /* USER CODE BEGIN 2 */
	HAL_COMP_Start(&hcomp1);
 80005c2:	4b18      	ldr	r3, [pc, #96]	; (8000624 <main+0xf4>)
 80005c4:	0018      	movs	r0, r3
 80005c6:	f002 ff0b 	bl	80033e0 <HAL_COMP_Start>
	HAL_Delay(100);
 80005ca:	2064      	movs	r0, #100	; 0x64
 80005cc:	f002 fcc0 	bl	8002f50 <HAL_Delay>
	uint8_t I2Cbuf[5];
	MEM_Reset();
 80005d0:	f001 fba0 	bl	8001d14 <MEM_Reset>

	weoInit();
 80005d4:	f000 fdc2 	bl	800115c <weoInit>
	weoClear();
 80005d8:	f000 fe2c 	bl	8001234 <weoClear>

	MEM_GetID();
 80005dc:	f001 fdf6 	bl	80021cc <MEM_GetID>

	USART2->CR1 |= (USART_CR1_UE | USART_CR1_RE | USART_CR1_TE|USART_CR1_M); // Enable USART, Receive and Transmit
 80005e0:	4b11      	ldr	r3, [pc, #68]	; (8000628 <main+0xf8>)
 80005e2:	681a      	ldr	r2, [r3, #0]
 80005e4:	4b10      	ldr	r3, [pc, #64]	; (8000628 <main+0xf8>)
 80005e6:	4911      	ldr	r1, [pc, #68]	; (800062c <main+0xfc>)
 80005e8:	430a      	orrs	r2, r1
 80005ea:	601a      	str	r2, [r3, #0]

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	LL_USART_EnableIT_RXNE(USART2);
 80005ec:	4b0e      	ldr	r3, [pc, #56]	; (8000628 <main+0xf8>)
 80005ee:	0018      	movs	r0, r3
 80005f0:	f7ff ff20 	bl	8000434 <LL_USART_EnableIT_RXNE_RXFNE>
	LL_USART_EnableIT_ERROR(USART2);
 80005f4:	4b0c      	ldr	r3, [pc, #48]	; (8000628 <main+0xf8>)
 80005f6:	0018      	movs	r0, r3
 80005f8:	f7ff ff2a 	bl	8000450 <LL_USART_EnableIT_ERROR>

	USART2->ICR|=USART_ICR_ORECF;
 80005fc:	4b0a      	ldr	r3, [pc, #40]	; (8000628 <main+0xf8>)
 80005fe:	6a1a      	ldr	r2, [r3, #32]
 8000600:	4b09      	ldr	r3, [pc, #36]	; (8000628 <main+0xf8>)
 8000602:	2108      	movs	r1, #8
 8000604:	430a      	orrs	r2, r1
 8000606:	621a      	str	r2, [r3, #32]
//	USART3->CR1 |= USART_CR1_UE;
//weoDrawRectangleFilled(0x00,0x00,0x7F,0x7F,0xFF,h1);
//	USART3->CR1 &= ~(USART_CR1_UE);
//		USART3->CR2 |= USART_CR2_MSBFIRST;
//		USART3->CR1 |= USART_CR1_UE;
	GPIOC->ODR |= 1 << 6;
 8000608:	4b09      	ldr	r3, [pc, #36]	; (8000630 <main+0x100>)
 800060a:	695a      	ldr	r2, [r3, #20]
 800060c:	4b08      	ldr	r3, [pc, #32]	; (8000630 <main+0x100>)
 800060e:	2140      	movs	r1, #64	; 0x40
 8000610:	430a      	orrs	r2, r1
 8000612:	615a      	str	r2, [r3, #20]
	while (1) {
//		while(!(USART3->ISR & USART_ISR_TXE)){};
//						USART3->TDR = 0xF0;
		cmdExecute(cmd2Execute);
 8000614:	4b07      	ldr	r3, [pc, #28]	; (8000634 <main+0x104>)
 8000616:	781b      	ldrb	r3, [r3, #0]
 8000618:	0018      	movs	r0, r3
 800061a:	f001 fe39 	bl	8002290 <cmdExecute>
 800061e:	e7f9      	b.n	8000614 <main+0xe4>
 8000620:	40021000 	.word	0x40021000
 8000624:	20003350 	.word	0x20003350
 8000628:	40004400 	.word	0x40004400
 800062c:	1000100d 	.word	0x1000100d
 8000630:	50000800 	.word	0x50000800
 8000634:	2000345a 	.word	0x2000345a

08000638 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000638:	b590      	push	{r4, r7, lr}
 800063a:	b0a1      	sub	sp, #132	; 0x84
 800063c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800063e:	2448      	movs	r4, #72	; 0x48
 8000640:	193b      	adds	r3, r7, r4
 8000642:	0018      	movs	r0, r3
 8000644:	2338      	movs	r3, #56	; 0x38
 8000646:	001a      	movs	r2, r3
 8000648:	2100      	movs	r1, #0
 800064a:	f009 fa09 	bl	8009a60 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800064e:	2338      	movs	r3, #56	; 0x38
 8000650:	18fb      	adds	r3, r7, r3
 8000652:	0018      	movs	r0, r3
 8000654:	2310      	movs	r3, #16
 8000656:	001a      	movs	r2, r3
 8000658:	2100      	movs	r1, #0
 800065a:	f009 fa01 	bl	8009a60 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800065e:	1d3b      	adds	r3, r7, #4
 8000660:	0018      	movs	r0, r3
 8000662:	2334      	movs	r3, #52	; 0x34
 8000664:	001a      	movs	r2, r3
 8000666:	2100      	movs	r1, #0
 8000668:	f009 f9fa 	bl	8009a60 <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 800066c:	2380      	movs	r3, #128	; 0x80
 800066e:	009b      	lsls	r3, r3, #2
 8000670:	0018      	movs	r0, r3
 8000672:	f004 fc51 	bl	8004f18 <HAL_PWREx_ControlVoltageScaling>
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000676:	193b      	adds	r3, r7, r4
 8000678:	2202      	movs	r2, #2
 800067a:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800067c:	193b      	adds	r3, r7, r4
 800067e:	2280      	movs	r2, #128	; 0x80
 8000680:	0052      	lsls	r2, r2, #1
 8000682:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 8000684:	0021      	movs	r1, r4
 8000686:	187b      	adds	r3, r7, r1
 8000688:	2200      	movs	r2, #0
 800068a:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800068c:	187b      	adds	r3, r7, r1
 800068e:	2240      	movs	r2, #64	; 0x40
 8000690:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000692:	187b      	adds	r3, r7, r1
 8000694:	2202      	movs	r2, #2
 8000696:	61da      	str	r2, [r3, #28]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000698:	187b      	adds	r3, r7, r1
 800069a:	2202      	movs	r2, #2
 800069c:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 800069e:	187b      	adds	r3, r7, r1
 80006a0:	2200      	movs	r2, #0
 80006a2:	625a      	str	r2, [r3, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLN = 8;
 80006a4:	187b      	adds	r3, r7, r1
 80006a6:	2208      	movs	r2, #8
 80006a8:	629a      	str	r2, [r3, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80006aa:	187b      	adds	r3, r7, r1
 80006ac:	2280      	movs	r2, #128	; 0x80
 80006ae:	0292      	lsls	r2, r2, #10
 80006b0:	62da      	str	r2, [r3, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80006b2:	187b      	adds	r3, r7, r1
 80006b4:	2280      	movs	r2, #128	; 0x80
 80006b6:	0492      	lsls	r2, r2, #18
 80006b8:	631a      	str	r2, [r3, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80006ba:	187b      	adds	r3, r7, r1
 80006bc:	2280      	movs	r2, #128	; 0x80
 80006be:	0592      	lsls	r2, r2, #22
 80006c0:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80006c2:	187b      	adds	r3, r7, r1
 80006c4:	0018      	movs	r0, r3
 80006c6:	f004 fc73 	bl	8004fb0 <HAL_RCC_OscConfig>
 80006ca:	1e03      	subs	r3, r0, #0
 80006cc:	d001      	beq.n	80006d2 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 80006ce:	f001 ff25 	bl	800251c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80006d2:	2138      	movs	r1, #56	; 0x38
 80006d4:	187b      	adds	r3, r7, r1
 80006d6:	2207      	movs	r2, #7
 80006d8:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80006da:	187b      	adds	r3, r7, r1
 80006dc:	2202      	movs	r2, #2
 80006de:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80006e0:	187b      	adds	r3, r7, r1
 80006e2:	2200      	movs	r2, #0
 80006e4:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80006e6:	187b      	adds	r3, r7, r1
 80006e8:	2200      	movs	r2, #0
 80006ea:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80006ec:	187b      	adds	r3, r7, r1
 80006ee:	2102      	movs	r1, #2
 80006f0:	0018      	movs	r0, r3
 80006f2:	f004 ff7d 	bl	80055f0 <HAL_RCC_ClockConfig>
 80006f6:	1e03      	subs	r3, r0, #0
 80006f8:	d001      	beq.n	80006fe <SystemClock_Config+0xc6>
  {
    Error_Handler();
 80006fa:	f001 ff0f 	bl	800251c <Error_Handler>
  }
  /** Initializes the peripherals clocks
  */
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2|RCC_PERIPHCLK_I2C1
 80006fe:	1d3b      	adds	r3, r7, #4
 8000700:	4a0c      	ldr	r2, [pc, #48]	; (8000734 <SystemClock_Config+0xfc>)
 8000702:	601a      	str	r2, [r3, #0]
                              |RCC_PERIPHCLK_I2S1|RCC_PERIPHCLK_TIM1;
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8000704:	1d3b      	adds	r3, r7, #4
 8000706:	2200      	movs	r2, #0
 8000708:	609a      	str	r2, [r3, #8]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 800070a:	1d3b      	adds	r3, r7, #4
 800070c:	2200      	movs	r2, #0
 800070e:	611a      	str	r2, [r3, #16]
  PeriphClkInit.I2s1ClockSelection = RCC_I2S1CLKSOURCE_SYSCLK;
 8000710:	1d3b      	adds	r3, r7, #4
 8000712:	2200      	movs	r2, #0
 8000714:	615a      	str	r2, [r3, #20]
  PeriphClkInit.Tim1ClockSelection = RCC_TIM1CLKSOURCE_PCLK1;
 8000716:	1d3b      	adds	r3, r7, #4
 8000718:	2200      	movs	r2, #0
 800071a:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800071c:	1d3b      	adds	r3, r7, #4
 800071e:	0018      	movs	r0, r3
 8000720:	f005 f910 	bl	8005944 <HAL_RCCEx_PeriphCLKConfig>
 8000724:	1e03      	subs	r3, r0, #0
 8000726:	d001      	beq.n	800072c <SystemClock_Config+0xf4>
  {
    Error_Handler();
 8000728:	f001 fef8 	bl	800251c <Error_Handler>
  }
}
 800072c:	46c0      	nop			; (mov r8, r8)
 800072e:	46bd      	mov	sp, r7
 8000730:	b021      	add	sp, #132	; 0x84
 8000732:	bd90      	pop	{r4, r7, pc}
 8000734:	00200822 	.word	0x00200822

08000738 <MX_COMP1_Init>:
  * @brief COMP1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_COMP1_Init(void)
{
 8000738:	b580      	push	{r7, lr}
 800073a:	af00      	add	r7, sp, #0
  /* USER CODE END COMP1_Init 0 */

  /* USER CODE BEGIN COMP1_Init 1 */

  /* USER CODE END COMP1_Init 1 */
  hcomp1.Instance = COMP1;
 800073c:	4b15      	ldr	r3, [pc, #84]	; (8000794 <MX_COMP1_Init+0x5c>)
 800073e:	4a16      	ldr	r2, [pc, #88]	; (8000798 <MX_COMP1_Init+0x60>)
 8000740:	601a      	str	r2, [r3, #0]
  hcomp1.Init.InputPlus = COMP_INPUT_PLUS_IO2;
 8000742:	4b14      	ldr	r3, [pc, #80]	; (8000794 <MX_COMP1_Init+0x5c>)
 8000744:	2280      	movs	r2, #128	; 0x80
 8000746:	0052      	lsls	r2, r2, #1
 8000748:	611a      	str	r2, [r3, #16]
  hcomp1.Init.InputMinus = COMP_INPUT_MINUS_VREFINT;
 800074a:	4b12      	ldr	r3, [pc, #72]	; (8000794 <MX_COMP1_Init+0x5c>)
 800074c:	2230      	movs	r2, #48	; 0x30
 800074e:	615a      	str	r2, [r3, #20]
  hcomp1.Init.OutputPol = COMP_OUTPUTPOL_NONINVERTED;
 8000750:	4b10      	ldr	r3, [pc, #64]	; (8000794 <MX_COMP1_Init+0x5c>)
 8000752:	2200      	movs	r2, #0
 8000754:	61da      	str	r2, [r3, #28]
  hcomp1.Init.WindowOutput = COMP_WINDOWOUTPUT_EACH_COMP;
 8000756:	4b0f      	ldr	r3, [pc, #60]	; (8000794 <MX_COMP1_Init+0x5c>)
 8000758:	2200      	movs	r2, #0
 800075a:	609a      	str	r2, [r3, #8]
  hcomp1.Init.Hysteresis = COMP_HYSTERESIS_NONE;
 800075c:	4b0d      	ldr	r3, [pc, #52]	; (8000794 <MX_COMP1_Init+0x5c>)
 800075e:	2200      	movs	r2, #0
 8000760:	619a      	str	r2, [r3, #24]
  hcomp1.Init.BlankingSrce = COMP_BLANKINGSRC_TIM1_OC5;
 8000762:	4b0c      	ldr	r3, [pc, #48]	; (8000794 <MX_COMP1_Init+0x5c>)
 8000764:	2280      	movs	r2, #128	; 0x80
 8000766:	0392      	lsls	r2, r2, #14
 8000768:	621a      	str	r2, [r3, #32]
  hcomp1.Init.Mode = COMP_POWERMODE_HIGHSPEED;
 800076a:	4b0a      	ldr	r3, [pc, #40]	; (8000794 <MX_COMP1_Init+0x5c>)
 800076c:	2200      	movs	r2, #0
 800076e:	60da      	str	r2, [r3, #12]
  hcomp1.Init.WindowMode = COMP_WINDOWMODE_DISABLE;
 8000770:	4b08      	ldr	r3, [pc, #32]	; (8000794 <MX_COMP1_Init+0x5c>)
 8000772:	2200      	movs	r2, #0
 8000774:	605a      	str	r2, [r3, #4]
  hcomp1.Init.TriggerMode = COMP_TRIGGERMODE_EVENT_RISING;
 8000776:	4b07      	ldr	r3, [pc, #28]	; (8000794 <MX_COMP1_Init+0x5c>)
 8000778:	2212      	movs	r2, #18
 800077a:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_COMP_Init(&hcomp1) != HAL_OK)
 800077c:	4b05      	ldr	r3, [pc, #20]	; (8000794 <MX_COMP1_Init+0x5c>)
 800077e:	0018      	movs	r0, r3
 8000780:	f002 fccc 	bl	800311c <HAL_COMP_Init>
 8000784:	1e03      	subs	r3, r0, #0
 8000786:	d001      	beq.n	800078c <MX_COMP1_Init+0x54>
  {
    Error_Handler();
 8000788:	f001 fec8 	bl	800251c <Error_Handler>
  }
  /* USER CODE BEGIN COMP1_Init 2 */

  /* USER CODE END COMP1_Init 2 */

}
 800078c:	46c0      	nop			; (mov r8, r8)
 800078e:	46bd      	mov	sp, r7
 8000790:	bd80      	pop	{r7, pc}
 8000792:	46c0      	nop			; (mov r8, r8)
 8000794:	20003350 	.word	0x20003350
 8000798:	40010200 	.word	0x40010200

0800079c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 800079c:	b580      	push	{r7, lr}
 800079e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80007a0:	4b1b      	ldr	r3, [pc, #108]	; (8000810 <MX_I2C1_Init+0x74>)
 80007a2:	4a1c      	ldr	r2, [pc, #112]	; (8000814 <MX_I2C1_Init+0x78>)
 80007a4:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x1094102C;
 80007a6:	4b1a      	ldr	r3, [pc, #104]	; (8000810 <MX_I2C1_Init+0x74>)
 80007a8:	4a1b      	ldr	r2, [pc, #108]	; (8000818 <MX_I2C1_Init+0x7c>)
 80007aa:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80007ac:	4b18      	ldr	r3, [pc, #96]	; (8000810 <MX_I2C1_Init+0x74>)
 80007ae:	2200      	movs	r2, #0
 80007b0:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80007b2:	4b17      	ldr	r3, [pc, #92]	; (8000810 <MX_I2C1_Init+0x74>)
 80007b4:	2201      	movs	r2, #1
 80007b6:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80007b8:	4b15      	ldr	r3, [pc, #84]	; (8000810 <MX_I2C1_Init+0x74>)
 80007ba:	2200      	movs	r2, #0
 80007bc:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80007be:	4b14      	ldr	r3, [pc, #80]	; (8000810 <MX_I2C1_Init+0x74>)
 80007c0:	2200      	movs	r2, #0
 80007c2:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80007c4:	4b12      	ldr	r3, [pc, #72]	; (8000810 <MX_I2C1_Init+0x74>)
 80007c6:	2200      	movs	r2, #0
 80007c8:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80007ca:	4b11      	ldr	r3, [pc, #68]	; (8000810 <MX_I2C1_Init+0x74>)
 80007cc:	2200      	movs	r2, #0
 80007ce:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80007d0:	4b0f      	ldr	r3, [pc, #60]	; (8000810 <MX_I2C1_Init+0x74>)
 80007d2:	2200      	movs	r2, #0
 80007d4:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80007d6:	4b0e      	ldr	r3, [pc, #56]	; (8000810 <MX_I2C1_Init+0x74>)
 80007d8:	0018      	movs	r0, r3
 80007da:	f003 fa97 	bl	8003d0c <HAL_I2C_Init>
 80007de:	1e03      	subs	r3, r0, #0
 80007e0:	d001      	beq.n	80007e6 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 80007e2:	f001 fe9b 	bl	800251c <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80007e6:	4b0a      	ldr	r3, [pc, #40]	; (8000810 <MX_I2C1_Init+0x74>)
 80007e8:	2100      	movs	r1, #0
 80007ea:	0018      	movs	r0, r3
 80007ec:	f004 f924 	bl	8004a38 <HAL_I2CEx_ConfigAnalogFilter>
 80007f0:	1e03      	subs	r3, r0, #0
 80007f2:	d001      	beq.n	80007f8 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 80007f4:	f001 fe92 	bl	800251c <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80007f8:	4b05      	ldr	r3, [pc, #20]	; (8000810 <MX_I2C1_Init+0x74>)
 80007fa:	2100      	movs	r1, #0
 80007fc:	0018      	movs	r0, r3
 80007fe:	f004 f967 	bl	8004ad0 <HAL_I2CEx_ConfigDigitalFilter>
 8000802:	1e03      	subs	r3, r0, #0
 8000804:	d001      	beq.n	800080a <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8000806:	f001 fe89 	bl	800251c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800080a:	46c0      	nop			; (mov r8, r8)
 800080c:	46bd      	mov	sp, r7
 800080e:	bd80      	pop	{r7, pc}
 8000810:	20003230 	.word	0x20003230
 8000814:	40005400 	.word	0x40005400
 8000818:	1094102c 	.word	0x1094102c

0800081c <MX_I2S1_Init>:
  * @brief I2S1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2S1_Init(void)
{
 800081c:	b580      	push	{r7, lr}
 800081e:	af00      	add	r7, sp, #0
  /* USER CODE END I2S1_Init 0 */

  /* USER CODE BEGIN I2S1_Init 1 */

  /* USER CODE END I2S1_Init 1 */
  hi2s1.Instance = SPI1;
 8000820:	4b11      	ldr	r3, [pc, #68]	; (8000868 <MX_I2S1_Init+0x4c>)
 8000822:	4a12      	ldr	r2, [pc, #72]	; (800086c <MX_I2S1_Init+0x50>)
 8000824:	601a      	str	r2, [r3, #0]
  hi2s1.Init.Mode = I2S_MODE_MASTER_TX;
 8000826:	4b10      	ldr	r3, [pc, #64]	; (8000868 <MX_I2S1_Init+0x4c>)
 8000828:	2280      	movs	r2, #128	; 0x80
 800082a:	0092      	lsls	r2, r2, #2
 800082c:	605a      	str	r2, [r3, #4]
  hi2s1.Init.Standard = I2S_STANDARD_PHILIPS;
 800082e:	4b0e      	ldr	r3, [pc, #56]	; (8000868 <MX_I2S1_Init+0x4c>)
 8000830:	2200      	movs	r2, #0
 8000832:	609a      	str	r2, [r3, #8]
  hi2s1.Init.DataFormat = I2S_DATAFORMAT_16B;
 8000834:	4b0c      	ldr	r3, [pc, #48]	; (8000868 <MX_I2S1_Init+0x4c>)
 8000836:	2200      	movs	r2, #0
 8000838:	60da      	str	r2, [r3, #12]
  hi2s1.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 800083a:	4b0b      	ldr	r3, [pc, #44]	; (8000868 <MX_I2S1_Init+0x4c>)
 800083c:	2280      	movs	r2, #128	; 0x80
 800083e:	0092      	lsls	r2, r2, #2
 8000840:	611a      	str	r2, [r3, #16]
  hi2s1.Init.AudioFreq = I2S_AUDIOFREQ_16K;
 8000842:	4b09      	ldr	r3, [pc, #36]	; (8000868 <MX_I2S1_Init+0x4c>)
 8000844:	22fa      	movs	r2, #250	; 0xfa
 8000846:	0192      	lsls	r2, r2, #6
 8000848:	615a      	str	r2, [r3, #20]
  hi2s1.Init.CPOL = I2S_CPOL_LOW;
 800084a:	4b07      	ldr	r3, [pc, #28]	; (8000868 <MX_I2S1_Init+0x4c>)
 800084c:	2200      	movs	r2, #0
 800084e:	619a      	str	r2, [r3, #24]
  if (HAL_I2S_Init(&hi2s1) != HAL_OK)
 8000850:	4b05      	ldr	r3, [pc, #20]	; (8000868 <MX_I2S1_Init+0x4c>)
 8000852:	0018      	movs	r0, r3
 8000854:	f004 f988 	bl	8004b68 <HAL_I2S_Init>
 8000858:	1e03      	subs	r3, r0, #0
 800085a:	d001      	beq.n	8000860 <MX_I2S1_Init+0x44>
  {
    Error_Handler();
 800085c:	f001 fe5e 	bl	800251c <Error_Handler>
  }
  /* USER CODE BEGIN I2S1_Init 2 */

  /* USER CODE END I2S1_Init 2 */

}
 8000860:	46c0      	nop			; (mov r8, r8)
 8000862:	46bd      	mov	sp, r7
 8000864:	bd80      	pop	{r7, pc}
 8000866:	46c0      	nop			; (mov r8, r8)
 8000868:	2000345c 	.word	0x2000345c
 800086c:	40013000 	.word	0x40013000

08000870 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8000870:	b580      	push	{r7, lr}
 8000872:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 0 */
	hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 8000874:	4b1e      	ldr	r3, [pc, #120]	; (80008f0 <MX_SPI2_Init+0x80>)
 8000876:	2208      	movs	r2, #8
 8000878:	61da      	str	r2, [r3, #28]

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 800087a:	4b1d      	ldr	r3, [pc, #116]	; (80008f0 <MX_SPI2_Init+0x80>)
 800087c:	4a1d      	ldr	r2, [pc, #116]	; (80008f4 <MX_SPI2_Init+0x84>)
 800087e:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8000880:	4b1b      	ldr	r3, [pc, #108]	; (80008f0 <MX_SPI2_Init+0x80>)
 8000882:	2282      	movs	r2, #130	; 0x82
 8000884:	0052      	lsls	r2, r2, #1
 8000886:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8000888:	4b19      	ldr	r3, [pc, #100]	; (80008f0 <MX_SPI2_Init+0x80>)
 800088a:	2200      	movs	r2, #0
 800088c:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 800088e:	4b18      	ldr	r3, [pc, #96]	; (80008f0 <MX_SPI2_Init+0x80>)
 8000890:	22e0      	movs	r2, #224	; 0xe0
 8000892:	00d2      	lsls	r2, r2, #3
 8000894:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000896:	4b16      	ldr	r3, [pc, #88]	; (80008f0 <MX_SPI2_Init+0x80>)
 8000898:	2200      	movs	r2, #0
 800089a:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 800089c:	4b14      	ldr	r3, [pc, #80]	; (80008f0 <MX_SPI2_Init+0x80>)
 800089e:	2200      	movs	r2, #0
 80008a0:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 80008a2:	4b13      	ldr	r3, [pc, #76]	; (80008f0 <MX_SPI2_Init+0x80>)
 80008a4:	2280      	movs	r2, #128	; 0x80
 80008a6:	0092      	lsls	r2, r2, #2
 80008a8:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 80008aa:	4b11      	ldr	r3, [pc, #68]	; (80008f0 <MX_SPI2_Init+0x80>)
 80008ac:	2208      	movs	r2, #8
 80008ae:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80008b0:	4b0f      	ldr	r3, [pc, #60]	; (80008f0 <MX_SPI2_Init+0x80>)
 80008b2:	2200      	movs	r2, #0
 80008b4:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 80008b6:	4b0e      	ldr	r3, [pc, #56]	; (80008f0 <MX_SPI2_Init+0x80>)
 80008b8:	2200      	movs	r2, #0
 80008ba:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80008bc:	4b0c      	ldr	r3, [pc, #48]	; (80008f0 <MX_SPI2_Init+0x80>)
 80008be:	2200      	movs	r2, #0
 80008c0:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 7;
 80008c2:	4b0b      	ldr	r3, [pc, #44]	; (80008f0 <MX_SPI2_Init+0x80>)
 80008c4:	2207      	movs	r2, #7
 80008c6:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80008c8:	4b09      	ldr	r3, [pc, #36]	; (80008f0 <MX_SPI2_Init+0x80>)
 80008ca:	2200      	movs	r2, #0
 80008cc:	631a      	str	r2, [r3, #48]	; 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80008ce:	4b08      	ldr	r3, [pc, #32]	; (80008f0 <MX_SPI2_Init+0x80>)
 80008d0:	2208      	movs	r2, #8
 80008d2:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 80008d4:	4b06      	ldr	r3, [pc, #24]	; (80008f0 <MX_SPI2_Init+0x80>)
 80008d6:	0018      	movs	r0, r3
 80008d8:	f005 fd34 	bl	8006344 <HAL_SPI_Init>
 80008dc:	1e03      	subs	r3, r0, #0
 80008de:	d001      	beq.n	80008e4 <MX_SPI2_Init+0x74>
  {
    Error_Handler();
 80008e0:	f001 fe1c 	bl	800251c <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 80008e4:	4b02      	ldr	r3, [pc, #8]	; (80008f0 <MX_SPI2_Init+0x80>)
 80008e6:	2208      	movs	r2, #8
 80008e8:	61da      	str	r2, [r3, #28]
  /* USER CODE END SPI2_Init 2 */

}
 80008ea:	46c0      	nop			; (mov r8, r8)
 80008ec:	46bd      	mov	sp, r7
 80008ee:	bd80      	pop	{r7, pc}
 80008f0:	200031b0 	.word	0x200031b0
 80008f4:	40003800 	.word	0x40003800

080008f8 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80008f8:	b580      	push	{r7, lr}
 80008fa:	b09e      	sub	sp, #120	; 0x78
 80008fc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80008fe:	2368      	movs	r3, #104	; 0x68
 8000900:	18fb      	adds	r3, r7, r3
 8000902:	0018      	movs	r0, r3
 8000904:	2310      	movs	r3, #16
 8000906:	001a      	movs	r2, r3
 8000908:	2100      	movs	r1, #0
 800090a:	f009 f8a9 	bl	8009a60 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800090e:	235c      	movs	r3, #92	; 0x5c
 8000910:	18fb      	adds	r3, r7, r3
 8000912:	0018      	movs	r0, r3
 8000914:	230c      	movs	r3, #12
 8000916:	001a      	movs	r2, r3
 8000918:	2100      	movs	r1, #0
 800091a:	f009 f8a1 	bl	8009a60 <memset>
  TIMEx_BreakInputConfigTypeDef sBreakInputConfig = {0};
 800091e:	2350      	movs	r3, #80	; 0x50
 8000920:	18fb      	adds	r3, r7, r3
 8000922:	0018      	movs	r0, r3
 8000924:	230c      	movs	r3, #12
 8000926:	001a      	movs	r2, r3
 8000928:	2100      	movs	r1, #0
 800092a:	f009 f899 	bl	8009a60 <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 800092e:	2334      	movs	r3, #52	; 0x34
 8000930:	18fb      	adds	r3, r7, r3
 8000932:	0018      	movs	r0, r3
 8000934:	231c      	movs	r3, #28
 8000936:	001a      	movs	r2, r3
 8000938:	2100      	movs	r1, #0
 800093a:	f009 f891 	bl	8009a60 <memset>
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800093e:	003b      	movs	r3, r7
 8000940:	0018      	movs	r0, r3
 8000942:	2334      	movs	r3, #52	; 0x34
 8000944:	001a      	movs	r2, r3
 8000946:	2100      	movs	r1, #0
 8000948:	f009 f88a 	bl	8009a60 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800094c:	4b64      	ldr	r3, [pc, #400]	; (8000ae0 <MX_TIM1_Init+0x1e8>)
 800094e:	4a65      	ldr	r2, [pc, #404]	; (8000ae4 <MX_TIM1_Init+0x1ec>)
 8000950:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8000952:	4b63      	ldr	r3, [pc, #396]	; (8000ae0 <MX_TIM1_Init+0x1e8>)
 8000954:	2200      	movs	r2, #0
 8000956:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000958:	4b61      	ldr	r3, [pc, #388]	; (8000ae0 <MX_TIM1_Init+0x1e8>)
 800095a:	2200      	movs	r2, #0
 800095c:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 639;
 800095e:	4b60      	ldr	r3, [pc, #384]	; (8000ae0 <MX_TIM1_Init+0x1e8>)
 8000960:	4a61      	ldr	r2, [pc, #388]	; (8000ae8 <MX_TIM1_Init+0x1f0>)
 8000962:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000964:	4b5e      	ldr	r3, [pc, #376]	; (8000ae0 <MX_TIM1_Init+0x1e8>)
 8000966:	2200      	movs	r2, #0
 8000968:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800096a:	4b5d      	ldr	r3, [pc, #372]	; (8000ae0 <MX_TIM1_Init+0x1e8>)
 800096c:	2200      	movs	r2, #0
 800096e:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000970:	4b5b      	ldr	r3, [pc, #364]	; (8000ae0 <MX_TIM1_Init+0x1e8>)
 8000972:	2280      	movs	r2, #128	; 0x80
 8000974:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8000976:	4b5a      	ldr	r3, [pc, #360]	; (8000ae0 <MX_TIM1_Init+0x1e8>)
 8000978:	0018      	movs	r0, r3
 800097a:	f006 fcf5 	bl	8007368 <HAL_TIM_Base_Init>
 800097e:	1e03      	subs	r3, r0, #0
 8000980:	d001      	beq.n	8000986 <MX_TIM1_Init+0x8e>
  {
    Error_Handler();
 8000982:	f001 fdcb 	bl	800251c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000986:	2168      	movs	r1, #104	; 0x68
 8000988:	187b      	adds	r3, r7, r1
 800098a:	2280      	movs	r2, #128	; 0x80
 800098c:	0152      	lsls	r2, r2, #5
 800098e:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8000990:	187a      	adds	r2, r7, r1
 8000992:	4b53      	ldr	r3, [pc, #332]	; (8000ae0 <MX_TIM1_Init+0x1e8>)
 8000994:	0011      	movs	r1, r2
 8000996:	0018      	movs	r0, r3
 8000998:	f006 ff7e 	bl	8007898 <HAL_TIM_ConfigClockSource>
 800099c:	1e03      	subs	r3, r0, #0
 800099e:	d001      	beq.n	80009a4 <MX_TIM1_Init+0xac>
  {
    Error_Handler();
 80009a0:	f001 fdbc 	bl	800251c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80009a4:	4b4e      	ldr	r3, [pc, #312]	; (8000ae0 <MX_TIM1_Init+0x1e8>)
 80009a6:	0018      	movs	r0, r3
 80009a8:	f006 fd36 	bl	8007418 <HAL_TIM_PWM_Init>
 80009ac:	1e03      	subs	r3, r0, #0
 80009ae:	d001      	beq.n	80009b4 <MX_TIM1_Init+0xbc>
  {
    Error_Handler();
 80009b0:	f001 fdb4 	bl	800251c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80009b4:	215c      	movs	r1, #92	; 0x5c
 80009b6:	187b      	adds	r3, r7, r1
 80009b8:	2200      	movs	r2, #0
 80009ba:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80009bc:	187b      	adds	r3, r7, r1
 80009be:	2200      	movs	r2, #0
 80009c0:	605a      	str	r2, [r3, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80009c2:	187b      	adds	r3, r7, r1
 80009c4:	2200      	movs	r2, #0
 80009c6:	609a      	str	r2, [r3, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80009c8:	187a      	adds	r2, r7, r1
 80009ca:	4b45      	ldr	r3, [pc, #276]	; (8000ae0 <MX_TIM1_Init+0x1e8>)
 80009cc:	0011      	movs	r1, r2
 80009ce:	0018      	movs	r0, r3
 80009d0:	f007 fc32 	bl	8008238 <HAL_TIMEx_MasterConfigSynchronization>
 80009d4:	1e03      	subs	r3, r0, #0
 80009d6:	d001      	beq.n	80009dc <MX_TIM1_Init+0xe4>
  {
    Error_Handler();
 80009d8:	f001 fda0 	bl	800251c <Error_Handler>
  }
  sBreakInputConfig.Source = TIM_BREAKINPUTSOURCE_COMP1;
 80009dc:	2150      	movs	r1, #80	; 0x50
 80009de:	187b      	adds	r3, r7, r1
 80009e0:	2202      	movs	r2, #2
 80009e2:	601a      	str	r2, [r3, #0]
  sBreakInputConfig.Enable = TIM_BREAKINPUTSOURCE_ENABLE;
 80009e4:	187b      	adds	r3, r7, r1
 80009e6:	2201      	movs	r2, #1
 80009e8:	605a      	str	r2, [r3, #4]
  sBreakInputConfig.Polarity = TIM_BREAKINPUTSOURCE_POLARITY_HIGH;
 80009ea:	187b      	adds	r3, r7, r1
 80009ec:	2200      	movs	r2, #0
 80009ee:	609a      	str	r2, [r3, #8]
  if (HAL_TIMEx_ConfigBreakInput(&htim1, TIM_BREAKINPUT_BRK, &sBreakInputConfig) != HAL_OK)
 80009f0:	187a      	adds	r2, r7, r1
 80009f2:	4b3b      	ldr	r3, [pc, #236]	; (8000ae0 <MX_TIM1_Init+0x1e8>)
 80009f4:	2101      	movs	r1, #1
 80009f6:	0018      	movs	r0, r3
 80009f8:	f007 fd32 	bl	8008460 <HAL_TIMEx_ConfigBreakInput>
 80009fc:	1e03      	subs	r3, r0, #0
 80009fe:	d001      	beq.n	8000a04 <MX_TIM1_Init+0x10c>
  {
    Error_Handler();
 8000a00:	f001 fd8c 	bl	800251c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000a04:	2134      	movs	r1, #52	; 0x34
 8000a06:	187b      	adds	r3, r7, r1
 8000a08:	2260      	movs	r2, #96	; 0x60
 8000a0a:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 300;
 8000a0c:	187b      	adds	r3, r7, r1
 8000a0e:	2296      	movs	r2, #150	; 0x96
 8000a10:	0052      	lsls	r2, r2, #1
 8000a12:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000a14:	187b      	adds	r3, r7, r1
 8000a16:	2200      	movs	r2, #0
 8000a18:	609a      	str	r2, [r3, #8]
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8000a1a:	187b      	adds	r3, r7, r1
 8000a1c:	2200      	movs	r2, #0
 8000a1e:	60da      	str	r2, [r3, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_ENABLE;
 8000a20:	187b      	adds	r3, r7, r1
 8000a22:	2204      	movs	r2, #4
 8000a24:	611a      	str	r2, [r3, #16]
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8000a26:	187b      	adds	r3, r7, r1
 8000a28:	2200      	movs	r2, #0
 8000a2a:	615a      	str	r2, [r3, #20]
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8000a2c:	187b      	adds	r3, r7, r1
 8000a2e:	2200      	movs	r2, #0
 8000a30:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000a32:	1879      	adds	r1, r7, r1
 8000a34:	4b2a      	ldr	r3, [pc, #168]	; (8000ae0 <MX_TIM1_Init+0x1e8>)
 8000a36:	2200      	movs	r2, #0
 8000a38:	0018      	movs	r0, r3
 8000a3a:	f006 fe37 	bl	80076ac <HAL_TIM_PWM_ConfigChannel>
 8000a3e:	1e03      	subs	r3, r0, #0
 8000a40:	d001      	beq.n	8000a46 <MX_TIM1_Init+0x14e>
  {
    Error_Handler();
 8000a42:	f001 fd6b 	bl	800251c <Error_Handler>
  }
  sConfigOC.Pulse = 50;
 8000a46:	2134      	movs	r1, #52	; 0x34
 8000a48:	187b      	adds	r3, r7, r1
 8000a4a:	2232      	movs	r2, #50	; 0x32
 8000a4c:	605a      	str	r2, [r3, #4]
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_5) != HAL_OK)
 8000a4e:	1879      	adds	r1, r7, r1
 8000a50:	4b23      	ldr	r3, [pc, #140]	; (8000ae0 <MX_TIM1_Init+0x1e8>)
 8000a52:	2210      	movs	r2, #16
 8000a54:	0018      	movs	r0, r3
 8000a56:	f006 fe29 	bl	80076ac <HAL_TIM_PWM_ConfigChannel>
 8000a5a:	1e03      	subs	r3, r0, #0
 8000a5c:	d001      	beq.n	8000a62 <MX_TIM1_Init+0x16a>
  {
    Error_Handler();
 8000a5e:	f001 fd5d 	bl	800251c <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_ENABLE;
 8000a62:	003b      	movs	r3, r7
 8000a64:	2280      	movs	r2, #128	; 0x80
 8000a66:	0112      	lsls	r2, r2, #4
 8000a68:	601a      	str	r2, [r3, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_ENABLE;
 8000a6a:	003b      	movs	r3, r7
 8000a6c:	2280      	movs	r2, #128	; 0x80
 8000a6e:	00d2      	lsls	r2, r2, #3
 8000a70:	605a      	str	r2, [r3, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8000a72:	003b      	movs	r3, r7
 8000a74:	2200      	movs	r2, #0
 8000a76:	609a      	str	r2, [r3, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 8000a78:	003b      	movs	r3, r7
 8000a7a:	2200      	movs	r2, #0
 8000a7c:	60da      	str	r2, [r3, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_ENABLE;
 8000a7e:	003b      	movs	r3, r7
 8000a80:	2280      	movs	r2, #128	; 0x80
 8000a82:	0152      	lsls	r2, r2, #5
 8000a84:	611a      	str	r2, [r3, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8000a86:	003b      	movs	r3, r7
 8000a88:	2280      	movs	r2, #128	; 0x80
 8000a8a:	0192      	lsls	r2, r2, #6
 8000a8c:	615a      	str	r2, [r3, #20]
  sBreakDeadTimeConfig.BreakFilter = 10;
 8000a8e:	003b      	movs	r3, r7
 8000a90:	220a      	movs	r2, #10
 8000a92:	619a      	str	r2, [r3, #24]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 8000a94:	003b      	movs	r3, r7
 8000a96:	2200      	movs	r2, #0
 8000a98:	61da      	str	r2, [r3, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8000a9a:	003b      	movs	r3, r7
 8000a9c:	2200      	movs	r2, #0
 8000a9e:	621a      	str	r2, [r3, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8000aa0:	003b      	movs	r3, r7
 8000aa2:	2280      	movs	r2, #128	; 0x80
 8000aa4:	0492      	lsls	r2, r2, #18
 8000aa6:	625a      	str	r2, [r3, #36]	; 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 8000aa8:	003b      	movs	r3, r7
 8000aaa:	2200      	movs	r2, #0
 8000aac:	629a      	str	r2, [r3, #40]	; 0x28
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 8000aae:	003b      	movs	r3, r7
 8000ab0:	2200      	movs	r2, #0
 8000ab2:	62da      	str	r2, [r3, #44]	; 0x2c
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_ENABLE;
 8000ab4:	003b      	movs	r3, r7
 8000ab6:	2280      	movs	r2, #128	; 0x80
 8000ab8:	01d2      	lsls	r2, r2, #7
 8000aba:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8000abc:	003a      	movs	r2, r7
 8000abe:	4b08      	ldr	r3, [pc, #32]	; (8000ae0 <MX_TIM1_Init+0x1e8>)
 8000ac0:	0011      	movs	r1, r2
 8000ac2:	0018      	movs	r0, r3
 8000ac4:	f007 fc26 	bl	8008314 <HAL_TIMEx_ConfigBreakDeadTime>
 8000ac8:	1e03      	subs	r3, r0, #0
 8000aca:	d001      	beq.n	8000ad0 <MX_TIM1_Init+0x1d8>
  {
    Error_Handler();
 8000acc:	f001 fd26 	bl	800251c <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8000ad0:	4b03      	ldr	r3, [pc, #12]	; (8000ae0 <MX_TIM1_Init+0x1e8>)
 8000ad2:	0018      	movs	r0, r3
 8000ad4:	f001 ff68 	bl	80029a8 <HAL_TIM_MspPostInit>

}
 8000ad8:	46c0      	nop			; (mov r8, r8)
 8000ada:	46bd      	mov	sp, r7
 8000adc:	b01e      	add	sp, #120	; 0x78
 8000ade:	bd80      	pop	{r7, pc}
 8000ae0:	20003404 	.word	0x20003404
 8000ae4:	40012c00 	.word	0x40012c00
 8000ae8:	0000027f 	.word	0x0000027f

08000aec <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000aec:	b590      	push	{r4, r7, lr}
 8000aee:	b08f      	sub	sp, #60	; 0x3c
 8000af0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN USART2_Init 0 */

  /* USER CODE END USART2_Init 0 */

  LL_USART_InitTypeDef USART_InitStruct = {0};
 8000af2:	2418      	movs	r4, #24
 8000af4:	193b      	adds	r3, r7, r4
 8000af6:	0018      	movs	r0, r3
 8000af8:	2320      	movs	r3, #32
 8000afa:	001a      	movs	r2, r3
 8000afc:	2100      	movs	r1, #0
 8000afe:	f008 ffaf 	bl	8009a60 <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b02:	003b      	movs	r3, r7
 8000b04:	0018      	movs	r0, r3
 8000b06:	2318      	movs	r3, #24
 8000b08:	001a      	movs	r2, r3
 8000b0a:	2100      	movs	r1, #0
 8000b0c:	f008 ffa8 	bl	8009a60 <memset>

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_USART2);
 8000b10:	2380      	movs	r3, #128	; 0x80
 8000b12:	029b      	lsls	r3, r3, #10
 8000b14:	0018      	movs	r0, r3
 8000b16:	f7ff fcdf 	bl	80004d8 <LL_APB1_GRP1_EnableClock>

  LL_IOP_GRP1_EnableClock(LL_IOP_GRP1_PERIPH_GPIOA);
 8000b1a:	2001      	movs	r0, #1
 8000b1c:	f7ff fcf2 	bl	8000504 <LL_IOP_GRP1_EnableClock>
  /**USART2 GPIO Configuration
  PA2   ------> USART2_TX
  PA3   ------> USART2_RX
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_2;
 8000b20:	003b      	movs	r3, r7
 8000b22:	2204      	movs	r2, #4
 8000b24:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8000b26:	003b      	movs	r3, r7
 8000b28:	2202      	movs	r2, #2
 8000b2a:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8000b2c:	003b      	movs	r3, r7
 8000b2e:	2200      	movs	r2, #0
 8000b30:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000b32:	003b      	movs	r3, r7
 8000b34:	2200      	movs	r2, #0
 8000b36:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000b38:	003b      	movs	r3, r7
 8000b3a:	2200      	movs	r2, #0
 8000b3c:	611a      	str	r2, [r3, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_1;
 8000b3e:	003b      	movs	r3, r7
 8000b40:	2201      	movs	r2, #1
 8000b42:	615a      	str	r2, [r3, #20]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b44:	003a      	movs	r2, r7
 8000b46:	23a0      	movs	r3, #160	; 0xa0
 8000b48:	05db      	lsls	r3, r3, #23
 8000b4a:	0011      	movs	r1, r2
 8000b4c:	0018      	movs	r0, r3
 8000b4e:	f008 fc09 	bl	8009364 <LL_GPIO_Init>

  GPIO_InitStruct.Pin = LL_GPIO_PIN_3;
 8000b52:	003b      	movs	r3, r7
 8000b54:	2208      	movs	r2, #8
 8000b56:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8000b58:	003b      	movs	r3, r7
 8000b5a:	2202      	movs	r2, #2
 8000b5c:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8000b5e:	003b      	movs	r3, r7
 8000b60:	2200      	movs	r2, #0
 8000b62:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000b64:	003b      	movs	r3, r7
 8000b66:	2200      	movs	r2, #0
 8000b68:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000b6a:	003b      	movs	r3, r7
 8000b6c:	2200      	movs	r2, #0
 8000b6e:	611a      	str	r2, [r3, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_1;
 8000b70:	003b      	movs	r3, r7
 8000b72:	2201      	movs	r2, #1
 8000b74:	615a      	str	r2, [r3, #20]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b76:	003a      	movs	r2, r7
 8000b78:	23a0      	movs	r3, #160	; 0xa0
 8000b7a:	05db      	lsls	r3, r3, #23
 8000b7c:	0011      	movs	r1, r2
 8000b7e:	0018      	movs	r0, r3
 8000b80:	f008 fbf0 	bl	8009364 <LL_GPIO_Init>

  /* USART2 interrupt Init */
  NVIC_SetPriority(USART2_IRQn, 0);
 8000b84:	2100      	movs	r1, #0
 8000b86:	201c      	movs	r0, #28
 8000b88:	f7ff fb62 	bl	8000250 <__NVIC_SetPriority>
  NVIC_EnableIRQ(USART2_IRQn);
 8000b8c:	201c      	movs	r0, #28
 8000b8e:	f7ff fb45 	bl	800021c <__NVIC_EnableIRQ>

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  USART_InitStruct.PrescalerValue = LL_USART_PRESCALER_DIV1;
 8000b92:	193b      	adds	r3, r7, r4
 8000b94:	2200      	movs	r2, #0
 8000b96:	601a      	str	r2, [r3, #0]
  USART_InitStruct.BaudRate = 57600;
 8000b98:	193b      	adds	r3, r7, r4
 8000b9a:	22e1      	movs	r2, #225	; 0xe1
 8000b9c:	0212      	lsls	r2, r2, #8
 8000b9e:	605a      	str	r2, [r3, #4]
  USART_InitStruct.DataWidth = LL_USART_DATAWIDTH_9B;
 8000ba0:	193b      	adds	r3, r7, r4
 8000ba2:	2280      	movs	r2, #128	; 0x80
 8000ba4:	0152      	lsls	r2, r2, #5
 8000ba6:	609a      	str	r2, [r3, #8]
  USART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 8000ba8:	0021      	movs	r1, r4
 8000baa:	187b      	adds	r3, r7, r1
 8000bac:	2200      	movs	r2, #0
 8000bae:	60da      	str	r2, [r3, #12]
  USART_InitStruct.Parity = LL_USART_PARITY_NONE;
 8000bb0:	187b      	adds	r3, r7, r1
 8000bb2:	2200      	movs	r2, #0
 8000bb4:	611a      	str	r2, [r3, #16]
  USART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 8000bb6:	187b      	adds	r3, r7, r1
 8000bb8:	220c      	movs	r2, #12
 8000bba:	615a      	str	r2, [r3, #20]
  USART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
 8000bbc:	187b      	adds	r3, r7, r1
 8000bbe:	2200      	movs	r2, #0
 8000bc0:	619a      	str	r2, [r3, #24]
  USART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_16;
 8000bc2:	187b      	adds	r3, r7, r1
 8000bc4:	2200      	movs	r2, #0
 8000bc6:	61da      	str	r2, [r3, #28]
  LL_USART_Init(USART2, &USART_InitStruct);
 8000bc8:	187b      	adds	r3, r7, r1
 8000bca:	4a16      	ldr	r2, [pc, #88]	; (8000c24 <MX_USART2_UART_Init+0x138>)
 8000bcc:	0019      	movs	r1, r3
 8000bce:	0010      	movs	r0, r2
 8000bd0:	f008 fe94 	bl	80098fc <LL_USART_Init>
  LL_USART_SetTXFIFOThreshold(USART2, LL_USART_FIFOTHRESHOLD_1_8);
 8000bd4:	4b13      	ldr	r3, [pc, #76]	; (8000c24 <MX_USART2_UART_Init+0x138>)
 8000bd6:	2100      	movs	r1, #0
 8000bd8:	0018      	movs	r0, r3
 8000bda:	f7ff fbc5 	bl	8000368 <LL_USART_SetTXFIFOThreshold>
  LL_USART_SetRXFIFOThreshold(USART2, LL_USART_FIFOTHRESHOLD_1_8);
 8000bde:	4b11      	ldr	r3, [pc, #68]	; (8000c24 <MX_USART2_UART_Init+0x138>)
 8000be0:	2100      	movs	r1, #0
 8000be2:	0018      	movs	r0, r3
 8000be4:	f7ff fbd2 	bl	800038c <LL_USART_SetRXFIFOThreshold>
  LL_USART_DisableFIFO(USART2);
 8000be8:	4b0e      	ldr	r3, [pc, #56]	; (8000c24 <MX_USART2_UART_Init+0x138>)
 8000bea:	0018      	movs	r0, r3
 8000bec:	f7ff fbac 	bl	8000348 <LL_USART_DisableFIFO>
  LL_USART_ConfigAsyncMode(USART2);
 8000bf0:	4b0c      	ldr	r3, [pc, #48]	; (8000c24 <MX_USART2_UART_Init+0x138>)
 8000bf2:	0018      	movs	r0, r3
 8000bf4:	f7ff fbde 	bl	80003b4 <LL_USART_ConfigAsyncMode>

  /* USER CODE BEGIN WKUPType USART2 */

  /* USER CODE END WKUPType USART2 */

  LL_USART_Enable(USART2);
 8000bf8:	4b0a      	ldr	r3, [pc, #40]	; (8000c24 <MX_USART2_UART_Init+0x138>)
 8000bfa:	0018      	movs	r0, r3
 8000bfc:	f7ff fb96 	bl	800032c <LL_USART_Enable>

  /* Polling USART2 initialisation */
  while((!(LL_USART_IsActiveFlag_TEACK(USART2))) || (!(LL_USART_IsActiveFlag_REACK(USART2))))
 8000c00:	46c0      	nop			; (mov r8, r8)
 8000c02:	4b08      	ldr	r3, [pc, #32]	; (8000c24 <MX_USART2_UART_Init+0x138>)
 8000c04:	0018      	movs	r0, r3
 8000c06:	f7ff fbed 	bl	80003e4 <LL_USART_IsActiveFlag_TEACK>
 8000c0a:	1e03      	subs	r3, r0, #0
 8000c0c:	d0f9      	beq.n	8000c02 <MX_USART2_UART_Init+0x116>
 8000c0e:	4b05      	ldr	r3, [pc, #20]	; (8000c24 <MX_USART2_UART_Init+0x138>)
 8000c10:	0018      	movs	r0, r3
 8000c12:	f7ff fbfb 	bl	800040c <LL_USART_IsActiveFlag_REACK>
 8000c16:	1e03      	subs	r3, r0, #0
 8000c18:	d0f3      	beq.n	8000c02 <MX_USART2_UART_Init+0x116>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000c1a:	46c0      	nop			; (mov r8, r8)
 8000c1c:	46c0      	nop			; (mov r8, r8)
 8000c1e:	46bd      	mov	sp, r7
 8000c20:	b00f      	add	sp, #60	; 0x3c
 8000c22:	bd90      	pop	{r4, r7, pc}
 8000c24:	40004400 	.word	0x40004400

08000c28 <MX_USART3_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_Init(void)
{
 8000c28:	b580      	push	{r7, lr}
 8000c2a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN USART3_Init 0 */
//	USART3->CR2 &= ~(USART_CR1_UE);
	USART3->CR2|=USART_CR2_MSBFIRST;
 8000c2c:	4b1c      	ldr	r3, [pc, #112]	; (8000ca0 <MX_USART3_Init+0x78>)
 8000c2e:	685a      	ldr	r2, [r3, #4]
 8000c30:	4b1b      	ldr	r3, [pc, #108]	; (8000ca0 <MX_USART3_Init+0x78>)
 8000c32:	2180      	movs	r1, #128	; 0x80
 8000c34:	0309      	lsls	r1, r1, #12
 8000c36:	430a      	orrs	r2, r1
 8000c38:	605a      	str	r2, [r3, #4]
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  husart3.Instance = USART3;
 8000c3a:	4b1a      	ldr	r3, [pc, #104]	; (8000ca4 <MX_USART3_Init+0x7c>)
 8000c3c:	4a18      	ldr	r2, [pc, #96]	; (8000ca0 <MX_USART3_Init+0x78>)
 8000c3e:	601a      	str	r2, [r3, #0]
  husart3.Init.BaudRate = 8100000;
 8000c40:	4b18      	ldr	r3, [pc, #96]	; (8000ca4 <MX_USART3_Init+0x7c>)
 8000c42:	4a19      	ldr	r2, [pc, #100]	; (8000ca8 <MX_USART3_Init+0x80>)
 8000c44:	605a      	str	r2, [r3, #4]
  husart3.Init.WordLength = USART_WORDLENGTH_8B;
 8000c46:	4b17      	ldr	r3, [pc, #92]	; (8000ca4 <MX_USART3_Init+0x7c>)
 8000c48:	2200      	movs	r2, #0
 8000c4a:	609a      	str	r2, [r3, #8]
  husart3.Init.StopBits = USART_STOPBITS_1;
 8000c4c:	4b15      	ldr	r3, [pc, #84]	; (8000ca4 <MX_USART3_Init+0x7c>)
 8000c4e:	2200      	movs	r2, #0
 8000c50:	60da      	str	r2, [r3, #12]
  husart3.Init.Parity = USART_PARITY_NONE;
 8000c52:	4b14      	ldr	r3, [pc, #80]	; (8000ca4 <MX_USART3_Init+0x7c>)
 8000c54:	2200      	movs	r2, #0
 8000c56:	611a      	str	r2, [r3, #16]
  husart3.Init.Mode = USART_MODE_TX;
 8000c58:	4b12      	ldr	r3, [pc, #72]	; (8000ca4 <MX_USART3_Init+0x7c>)
 8000c5a:	2208      	movs	r2, #8
 8000c5c:	615a      	str	r2, [r3, #20]
  husart3.Init.CLKPolarity = USART_POLARITY_HIGH;
 8000c5e:	4b11      	ldr	r3, [pc, #68]	; (8000ca4 <MX_USART3_Init+0x7c>)
 8000c60:	2280      	movs	r2, #128	; 0x80
 8000c62:	00d2      	lsls	r2, r2, #3
 8000c64:	619a      	str	r2, [r3, #24]
  husart3.Init.CLKPhase = USART_PHASE_2EDGE;
 8000c66:	4b0f      	ldr	r3, [pc, #60]	; (8000ca4 <MX_USART3_Init+0x7c>)
 8000c68:	2280      	movs	r2, #128	; 0x80
 8000c6a:	0092      	lsls	r2, r2, #2
 8000c6c:	61da      	str	r2, [r3, #28]
  husart3.Init.CLKLastBit = USART_LASTBIT_ENABLE;
 8000c6e:	4b0d      	ldr	r3, [pc, #52]	; (8000ca4 <MX_USART3_Init+0x7c>)
 8000c70:	2280      	movs	r2, #128	; 0x80
 8000c72:	0052      	lsls	r2, r2, #1
 8000c74:	621a      	str	r2, [r3, #32]
  husart3.Init.ClockPrescaler = USART_PRESCALER_DIV1;
 8000c76:	4b0b      	ldr	r3, [pc, #44]	; (8000ca4 <MX_USART3_Init+0x7c>)
 8000c78:	2200      	movs	r2, #0
 8000c7a:	625a      	str	r2, [r3, #36]	; 0x24
  husart3.SlaveMode = USART_SLAVEMODE_DISABLE;
 8000c7c:	4b09      	ldr	r3, [pc, #36]	; (8000ca4 <MX_USART3_Init+0x7c>)
 8000c7e:	2200      	movs	r2, #0
 8000c80:	641a      	str	r2, [r3, #64]	; 0x40
  if (HAL_USART_Init(&husart3) != HAL_OK)
 8000c82:	4b08      	ldr	r3, [pc, #32]	; (8000ca4 <MX_USART3_Init+0x7c>)
 8000c84:	0018      	movs	r0, r3
 8000c86:	f007 fc8b 	bl	80085a0 <HAL_USART_Init>
 8000c8a:	1e03      	subs	r3, r0, #0
 8000c8c:	d001      	beq.n	8000c92 <MX_USART3_Init+0x6a>
  {
    Error_Handler();
 8000c8e:	f001 fc45 	bl	800251c <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */
  husart3.Init.BaudRate = 8100000;
 8000c92:	4b04      	ldr	r3, [pc, #16]	; (8000ca4 <MX_USART3_Init+0x7c>)
 8000c94:	4a04      	ldr	r2, [pc, #16]	; (8000ca8 <MX_USART3_Init+0x80>)
 8000c96:	605a      	str	r2, [r3, #4]
  /* USER CODE END USART3_Init 2 */

}
 8000c98:	46c0      	nop			; (mov r8, r8)
 8000c9a:	46bd      	mov	sp, r7
 8000c9c:	bd80      	pop	{r7, pc}
 8000c9e:	46c0      	nop			; (mov r8, r8)
 8000ca0:	40004800 	.word	0x40004800
 8000ca4:	20003390 	.word	0x20003390
 8000ca8:	007b98a0 	.word	0x007b98a0

08000cac <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000cac:	b580      	push	{r7, lr}
 8000cae:	b082      	sub	sp, #8
 8000cb0:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000cb2:	4b14      	ldr	r3, [pc, #80]	; (8000d04 <MX_DMA_Init+0x58>)
 8000cb4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8000cb6:	4b13      	ldr	r3, [pc, #76]	; (8000d04 <MX_DMA_Init+0x58>)
 8000cb8:	2101      	movs	r1, #1
 8000cba:	430a      	orrs	r2, r1
 8000cbc:	639a      	str	r2, [r3, #56]	; 0x38
 8000cbe:	4b11      	ldr	r3, [pc, #68]	; (8000d04 <MX_DMA_Init+0x58>)
 8000cc0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000cc2:	2201      	movs	r2, #1
 8000cc4:	4013      	ands	r3, r2
 8000cc6:	607b      	str	r3, [r7, #4]
 8000cc8:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8000cca:	2200      	movs	r2, #0
 8000ccc:	2100      	movs	r1, #0
 8000cce:	2009      	movs	r0, #9
 8000cd0:	f002 fc84 	bl	80035dc <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8000cd4:	2009      	movs	r0, #9
 8000cd6:	f002 fc96 	bl	8003606 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_3_IRQn, 0, 0);
 8000cda:	2200      	movs	r2, #0
 8000cdc:	2100      	movs	r1, #0
 8000cde:	200a      	movs	r0, #10
 8000ce0:	f002 fc7c 	bl	80035dc <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_3_IRQn);
 8000ce4:	200a      	movs	r0, #10
 8000ce6:	f002 fc8e 	bl	8003606 <HAL_NVIC_EnableIRQ>
  /* DMA1_Ch4_7_DMAMUX1_OVR_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Ch4_7_DMAMUX1_OVR_IRQn, 0, 0);
 8000cea:	2200      	movs	r2, #0
 8000cec:	2100      	movs	r1, #0
 8000cee:	200b      	movs	r0, #11
 8000cf0:	f002 fc74 	bl	80035dc <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Ch4_7_DMAMUX1_OVR_IRQn);
 8000cf4:	200b      	movs	r0, #11
 8000cf6:	f002 fc86 	bl	8003606 <HAL_NVIC_EnableIRQ>

}
 8000cfa:	46c0      	nop			; (mov r8, r8)
 8000cfc:	46bd      	mov	sp, r7
 8000cfe:	b002      	add	sp, #8
 8000d00:	bd80      	pop	{r7, pc}
 8000d02:	46c0      	nop			; (mov r8, r8)
 8000d04:	40021000 	.word	0x40021000

08000d08 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000d08:	b580      	push	{r7, lr}
 8000d0a:	b086      	sub	sp, #24
 8000d0c:	af00      	add	r7, sp, #0
  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d0e:	003b      	movs	r3, r7
 8000d10:	0018      	movs	r0, r3
 8000d12:	2318      	movs	r3, #24
 8000d14:	001a      	movs	r2, r3
 8000d16:	2100      	movs	r1, #0
 8000d18:	f008 fea2 	bl	8009a60 <memset>

  /* GPIO Ports Clock Enable */
  LL_IOP_GRP1_EnableClock(LL_IOP_GRP1_PERIPH_GPIOB);
 8000d1c:	2002      	movs	r0, #2
 8000d1e:	f7ff fbf1 	bl	8000504 <LL_IOP_GRP1_EnableClock>
  LL_IOP_GRP1_EnableClock(LL_IOP_GRP1_PERIPH_GPIOC);
 8000d22:	2004      	movs	r0, #4
 8000d24:	f7ff fbee 	bl	8000504 <LL_IOP_GRP1_EnableClock>
  LL_IOP_GRP1_EnableClock(LL_IOP_GRP1_PERIPH_GPIOA);
 8000d28:	2001      	movs	r0, #1
 8000d2a:	f7ff fbeb 	bl	8000504 <LL_IOP_GRP1_EnableClock>

  /**/
  LL_GPIO_SetOutputPin(MEM_HOLD_GPIO_Port, MEM_HOLD_Pin);
 8000d2e:	2380      	movs	r3, #128	; 0x80
 8000d30:	009b      	lsls	r3, r3, #2
 8000d32:	4a8f      	ldr	r2, [pc, #572]	; (8000f70 <MX_GPIO_Init+0x268>)
 8000d34:	0019      	movs	r1, r3
 8000d36:	0010      	movs	r0, r2
 8000d38:	f7ff fbb6 	bl	80004a8 <LL_GPIO_SetOutputPin>

  /**/
  LL_GPIO_SetOutputPin(MEM_WP_GPIO_Port, MEM_WP_Pin);
 8000d3c:	2380      	movs	r3, #128	; 0x80
 8000d3e:	01db      	lsls	r3, r3, #7
 8000d40:	4a8c      	ldr	r2, [pc, #560]	; (8000f74 <MX_GPIO_Init+0x26c>)
 8000d42:	0019      	movs	r1, r3
 8000d44:	0010      	movs	r0, r2
 8000d46:	f7ff fbaf 	bl	80004a8 <LL_GPIO_SetOutputPin>

  /**/
  LL_GPIO_SetOutputPin(MEM_CS_GPIO_Port, MEM_CS_Pin);
 8000d4a:	2380      	movs	r3, #128	; 0x80
 8000d4c:	021b      	lsls	r3, r3, #8
 8000d4e:	4a89      	ldr	r2, [pc, #548]	; (8000f74 <MX_GPIO_Init+0x26c>)
 8000d50:	0019      	movs	r1, r3
 8000d52:	0010      	movs	r0, r2
 8000d54:	f7ff fba8 	bl	80004a8 <LL_GPIO_SetOutputPin>

  /**/
  LL_GPIO_SetOutputPin(DISP_CS_GPIO_Port, DISP_CS_Pin);
 8000d58:	23a0      	movs	r3, #160	; 0xa0
 8000d5a:	05db      	lsls	r3, r3, #23
 8000d5c:	2140      	movs	r1, #64	; 0x40
 8000d5e:	0018      	movs	r0, r3
 8000d60:	f7ff fba2 	bl	80004a8 <LL_GPIO_SetOutputPin>

  /**/
  LL_GPIO_SetOutputPin(DISP_D_C_GPIO_Port, DISP_D_C_Pin);
 8000d64:	23a0      	movs	r3, #160	; 0xa0
 8000d66:	05db      	lsls	r3, r3, #23
 8000d68:	2180      	movs	r1, #128	; 0x80
 8000d6a:	0018      	movs	r0, r3
 8000d6c:	f7ff fb9c 	bl	80004a8 <LL_GPIO_SetOutputPin>

  /**/
  LL_GPIO_SetOutputPin(BF_GPIO_Port, BF_Pin);
 8000d70:	4b80      	ldr	r3, [pc, #512]	; (8000f74 <MX_GPIO_Init+0x26c>)
 8000d72:	2140      	movs	r1, #64	; 0x40
 8000d74:	0018      	movs	r0, r3
 8000d76:	f7ff fb97 	bl	80004a8 <LL_GPIO_SetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(TEST_1_GPIO_Port, TEST_1_Pin);
 8000d7a:	2380      	movs	r3, #128	; 0x80
 8000d7c:	011a      	lsls	r2, r3, #4
 8000d7e:	23a0      	movs	r3, #160	; 0xa0
 8000d80:	05db      	lsls	r3, r3, #23
 8000d82:	0011      	movs	r1, r2
 8000d84:	0018      	movs	r0, r3
 8000d86:	f7ff fb9b 	bl	80004c0 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(TEST_2_GPIO_Port, TEST_2_Pin);
 8000d8a:	2380      	movs	r3, #128	; 0x80
 8000d8c:	015a      	lsls	r2, r3, #5
 8000d8e:	23a0      	movs	r3, #160	; 0xa0
 8000d90:	05db      	lsls	r3, r3, #23
 8000d92:	0011      	movs	r1, r2
 8000d94:	0018      	movs	r0, r3
 8000d96:	f7ff fb93 	bl	80004c0 <LL_GPIO_ResetOutputPin>

  /**/
  GPIO_InitStruct.Pin = MEM_HOLD_Pin;
 8000d9a:	003b      	movs	r3, r7
 8000d9c:	2280      	movs	r2, #128	; 0x80
 8000d9e:	0092      	lsls	r2, r2, #2
 8000da0:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8000da2:	003b      	movs	r3, r7
 8000da4:	2201      	movs	r2, #1
 8000da6:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8000da8:	003b      	movs	r3, r7
 8000daa:	2203      	movs	r2, #3
 8000dac:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000dae:	003b      	movs	r3, r7
 8000db0:	2200      	movs	r2, #0
 8000db2:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000db4:	003b      	movs	r3, r7
 8000db6:	2200      	movs	r2, #0
 8000db8:	611a      	str	r2, [r3, #16]
  LL_GPIO_Init(MEM_HOLD_GPIO_Port, &GPIO_InitStruct);
 8000dba:	003b      	movs	r3, r7
 8000dbc:	4a6c      	ldr	r2, [pc, #432]	; (8000f70 <MX_GPIO_Init+0x268>)
 8000dbe:	0019      	movs	r1, r3
 8000dc0:	0010      	movs	r0, r2
 8000dc2:	f008 facf 	bl	8009364 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = MEM_WP_Pin;
 8000dc6:	003b      	movs	r3, r7
 8000dc8:	2280      	movs	r2, #128	; 0x80
 8000dca:	01d2      	lsls	r2, r2, #7
 8000dcc:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8000dce:	003b      	movs	r3, r7
 8000dd0:	2201      	movs	r2, #1
 8000dd2:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8000dd4:	003b      	movs	r3, r7
 8000dd6:	2200      	movs	r2, #0
 8000dd8:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000dda:	003b      	movs	r3, r7
 8000ddc:	2200      	movs	r2, #0
 8000dde:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000de0:	003b      	movs	r3, r7
 8000de2:	2200      	movs	r2, #0
 8000de4:	611a      	str	r2, [r3, #16]
  LL_GPIO_Init(MEM_WP_GPIO_Port, &GPIO_InitStruct);
 8000de6:	003b      	movs	r3, r7
 8000de8:	4a62      	ldr	r2, [pc, #392]	; (8000f74 <MX_GPIO_Init+0x26c>)
 8000dea:	0019      	movs	r1, r3
 8000dec:	0010      	movs	r0, r2
 8000dee:	f008 fab9 	bl	8009364 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = MEM_CS_Pin;
 8000df2:	003b      	movs	r3, r7
 8000df4:	2280      	movs	r2, #128	; 0x80
 8000df6:	0212      	lsls	r2, r2, #8
 8000df8:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8000dfa:	003b      	movs	r3, r7
 8000dfc:	2201      	movs	r2, #1
 8000dfe:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8000e00:	003b      	movs	r3, r7
 8000e02:	2200      	movs	r2, #0
 8000e04:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000e06:	003b      	movs	r3, r7
 8000e08:	2200      	movs	r2, #0
 8000e0a:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000e0c:	003b      	movs	r3, r7
 8000e0e:	2200      	movs	r2, #0
 8000e10:	611a      	str	r2, [r3, #16]
  LL_GPIO_Init(MEM_CS_GPIO_Port, &GPIO_InitStruct);
 8000e12:	003b      	movs	r3, r7
 8000e14:	4a57      	ldr	r2, [pc, #348]	; (8000f74 <MX_GPIO_Init+0x26c>)
 8000e16:	0019      	movs	r1, r3
 8000e18:	0010      	movs	r0, r2
 8000e1a:	f008 faa3 	bl	8009364 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = KEY_1_Pin;
 8000e1e:	003b      	movs	r3, r7
 8000e20:	2201      	movs	r2, #1
 8000e22:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 8000e24:	003b      	movs	r3, r7
 8000e26:	2200      	movs	r2, #0
 8000e28:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 8000e2a:	003b      	movs	r3, r7
 8000e2c:	2201      	movs	r2, #1
 8000e2e:	611a      	str	r2, [r3, #16]
  LL_GPIO_Init(KEY_1_GPIO_Port, &GPIO_InitStruct);
 8000e30:	003a      	movs	r2, r7
 8000e32:	23a0      	movs	r3, #160	; 0xa0
 8000e34:	05db      	lsls	r3, r3, #23
 8000e36:	0011      	movs	r1, r2
 8000e38:	0018      	movs	r0, r3
 8000e3a:	f008 fa93 	bl	8009364 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = KEY_2_Pin;
 8000e3e:	003b      	movs	r3, r7
 8000e40:	2202      	movs	r2, #2
 8000e42:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 8000e44:	003b      	movs	r3, r7
 8000e46:	2200      	movs	r2, #0
 8000e48:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 8000e4a:	003b      	movs	r3, r7
 8000e4c:	2201      	movs	r2, #1
 8000e4e:	611a      	str	r2, [r3, #16]
  LL_GPIO_Init(KEY_2_GPIO_Port, &GPIO_InitStruct);
 8000e50:	003a      	movs	r2, r7
 8000e52:	23a0      	movs	r3, #160	; 0xa0
 8000e54:	05db      	lsls	r3, r3, #23
 8000e56:	0011      	movs	r1, r2
 8000e58:	0018      	movs	r0, r3
 8000e5a:	f008 fa83 	bl	8009364 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = KEY_3_Pin;
 8000e5e:	003b      	movs	r3, r7
 8000e60:	2210      	movs	r2, #16
 8000e62:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 8000e64:	003b      	movs	r3, r7
 8000e66:	2200      	movs	r2, #0
 8000e68:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 8000e6a:	003b      	movs	r3, r7
 8000e6c:	2201      	movs	r2, #1
 8000e6e:	611a      	str	r2, [r3, #16]
  LL_GPIO_Init(KEY_3_GPIO_Port, &GPIO_InitStruct);
 8000e70:	003a      	movs	r2, r7
 8000e72:	23a0      	movs	r3, #160	; 0xa0
 8000e74:	05db      	lsls	r3, r3, #23
 8000e76:	0011      	movs	r1, r2
 8000e78:	0018      	movs	r0, r3
 8000e7a:	f008 fa73 	bl	8009364 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = DISP_CS_Pin;
 8000e7e:	003b      	movs	r3, r7
 8000e80:	2240      	movs	r2, #64	; 0x40
 8000e82:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8000e84:	003b      	movs	r3, r7
 8000e86:	2201      	movs	r2, #1
 8000e88:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8000e8a:	003b      	movs	r3, r7
 8000e8c:	2203      	movs	r2, #3
 8000e8e:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000e90:	003b      	movs	r3, r7
 8000e92:	2200      	movs	r2, #0
 8000e94:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000e96:	003b      	movs	r3, r7
 8000e98:	2200      	movs	r2, #0
 8000e9a:	611a      	str	r2, [r3, #16]
  LL_GPIO_Init(DISP_CS_GPIO_Port, &GPIO_InitStruct);
 8000e9c:	003a      	movs	r2, r7
 8000e9e:	23a0      	movs	r3, #160	; 0xa0
 8000ea0:	05db      	lsls	r3, r3, #23
 8000ea2:	0011      	movs	r1, r2
 8000ea4:	0018      	movs	r0, r3
 8000ea6:	f008 fa5d 	bl	8009364 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = DISP_D_C_Pin;
 8000eaa:	003b      	movs	r3, r7
 8000eac:	2280      	movs	r2, #128	; 0x80
 8000eae:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8000eb0:	003b      	movs	r3, r7
 8000eb2:	2201      	movs	r2, #1
 8000eb4:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8000eb6:	003b      	movs	r3, r7
 8000eb8:	2203      	movs	r2, #3
 8000eba:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000ebc:	003b      	movs	r3, r7
 8000ebe:	2200      	movs	r2, #0
 8000ec0:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000ec2:	003b      	movs	r3, r7
 8000ec4:	2200      	movs	r2, #0
 8000ec6:	611a      	str	r2, [r3, #16]
  LL_GPIO_Init(DISP_D_C_GPIO_Port, &GPIO_InitStruct);
 8000ec8:	003a      	movs	r2, r7
 8000eca:	23a0      	movs	r3, #160	; 0xa0
 8000ecc:	05db      	lsls	r3, r3, #23
 8000ece:	0011      	movs	r1, r2
 8000ed0:	0018      	movs	r0, r3
 8000ed2:	f008 fa47 	bl	8009364 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = BF_Pin;
 8000ed6:	003b      	movs	r3, r7
 8000ed8:	2240      	movs	r2, #64	; 0x40
 8000eda:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8000edc:	003b      	movs	r3, r7
 8000ede:	2201      	movs	r2, #1
 8000ee0:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8000ee2:	003b      	movs	r3, r7
 8000ee4:	2203      	movs	r2, #3
 8000ee6:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000ee8:	003b      	movs	r3, r7
 8000eea:	2200      	movs	r2, #0
 8000eec:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000eee:	003b      	movs	r3, r7
 8000ef0:	2200      	movs	r2, #0
 8000ef2:	611a      	str	r2, [r3, #16]
  LL_GPIO_Init(BF_GPIO_Port, &GPIO_InitStruct);
 8000ef4:	003b      	movs	r3, r7
 8000ef6:	4a1f      	ldr	r2, [pc, #124]	; (8000f74 <MX_GPIO_Init+0x26c>)
 8000ef8:	0019      	movs	r1, r3
 8000efa:	0010      	movs	r0, r2
 8000efc:	f008 fa32 	bl	8009364 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = TEST_1_Pin;
 8000f00:	003b      	movs	r3, r7
 8000f02:	2280      	movs	r2, #128	; 0x80
 8000f04:	0112      	lsls	r2, r2, #4
 8000f06:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8000f08:	003b      	movs	r3, r7
 8000f0a:	2201      	movs	r2, #1
 8000f0c:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8000f0e:	003b      	movs	r3, r7
 8000f10:	2203      	movs	r2, #3
 8000f12:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000f14:	003b      	movs	r3, r7
 8000f16:	2200      	movs	r2, #0
 8000f18:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000f1a:	003b      	movs	r3, r7
 8000f1c:	2200      	movs	r2, #0
 8000f1e:	611a      	str	r2, [r3, #16]
  LL_GPIO_Init(TEST_1_GPIO_Port, &GPIO_InitStruct);
 8000f20:	003a      	movs	r2, r7
 8000f22:	23a0      	movs	r3, #160	; 0xa0
 8000f24:	05db      	lsls	r3, r3, #23
 8000f26:	0011      	movs	r1, r2
 8000f28:	0018      	movs	r0, r3
 8000f2a:	f008 fa1b 	bl	8009364 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = TEST_2_Pin;
 8000f2e:	003b      	movs	r3, r7
 8000f30:	2280      	movs	r2, #128	; 0x80
 8000f32:	0152      	lsls	r2, r2, #5
 8000f34:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8000f36:	003b      	movs	r3, r7
 8000f38:	2201      	movs	r2, #1
 8000f3a:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8000f3c:	003b      	movs	r3, r7
 8000f3e:	2203      	movs	r2, #3
 8000f40:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000f42:	003b      	movs	r3, r7
 8000f44:	2200      	movs	r2, #0
 8000f46:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000f48:	003b      	movs	r3, r7
 8000f4a:	2200      	movs	r2, #0
 8000f4c:	611a      	str	r2, [r3, #16]
  LL_GPIO_Init(TEST_2_GPIO_Port, &GPIO_InitStruct);
 8000f4e:	003a      	movs	r2, r7
 8000f50:	23a0      	movs	r3, #160	; 0xa0
 8000f52:	05db      	lsls	r3, r3, #23
 8000f54:	0011      	movs	r1, r2
 8000f56:	0018      	movs	r0, r3
 8000f58:	f008 fa04 	bl	8009364 <LL_GPIO_Init>

  /**/
  LL_SYSCFG_EnableFastModePlus(LL_SYSCFG_I2C_FASTMODEPLUS_PB9);
 8000f5c:	2380      	movs	r3, #128	; 0x80
 8000f5e:	031b      	lsls	r3, r3, #12
 8000f60:	0018      	movs	r0, r3
 8000f62:	f7ff fa91 	bl	8000488 <LL_SYSCFG_EnableFastModePlus>

}
 8000f66:	46c0      	nop			; (mov r8, r8)
 8000f68:	46bd      	mov	sp, r7
 8000f6a:	b006      	add	sp, #24
 8000f6c:	bd80      	pop	{r7, pc}
 8000f6e:	46c0      	nop			; (mov r8, r8)
 8000f70:	50000400 	.word	0x50000400
 8000f74:	50000800 	.word	0x50000800

08000f78 <USART2_RX_Callback>:
//	    GPIO_InitStruct.Pin = KEY_5_Pin;
//	    GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
//	    GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
//	    LL_GPIO_Init(KEY_5_GPIO_Port, &GPIO_InitStruct);
void  USART2_RX_Callback(void)
{
 8000f78:	b580      	push	{r7, lr}
 8000f7a:	af00      	add	r7, sp, #0

  dt1 = LL_USART_ReceiveData9(USART2);// LL implementaion of 1 byte receive
 8000f7c:	4b16      	ldr	r3, [pc, #88]	; (8000fd8 <USART2_RX_Callback+0x60>)
 8000f7e:	0018      	movs	r0, r3
 8000f80:	f7ff fa74 	bl	800046c <LL_USART_ReceiveData9>
 8000f84:	0003      	movs	r3, r0
 8000f86:	001a      	movs	r2, r3
 8000f88:	4b14      	ldr	r3, [pc, #80]	; (8000fdc <USART2_RX_Callback+0x64>)
 8000f8a:	801a      	strh	r2, [r3, #0]
	dt1 = (uint16_t)(USART2->RDR & 0x01FF);//CMSIS implementaion of 1 byte receive
 8000f8c:	4b12      	ldr	r3, [pc, #72]	; (8000fd8 <USART2_RX_Callback+0x60>)
 8000f8e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000f90:	b29b      	uxth	r3, r3
 8000f92:	05db      	lsls	r3, r3, #23
 8000f94:	0ddb      	lsrs	r3, r3, #23
 8000f96:	b29a      	uxth	r2, r3
 8000f98:	4b10      	ldr	r3, [pc, #64]	; (8000fdc <USART2_RX_Callback+0x64>)
 8000f9a:	801a      	strh	r2, [r3, #0]
  ByteReceived=1;
 8000f9c:	4b10      	ldr	r3, [pc, #64]	; (8000fe0 <USART2_RX_Callback+0x68>)
 8000f9e:	2201      	movs	r2, #1
 8000fa0:	701a      	strb	r2, [r3, #0]
  if(dt1>0xFF){
 8000fa2:	4b0e      	ldr	r3, [pc, #56]	; (8000fdc <USART2_RX_Callback+0x64>)
 8000fa4:	881b      	ldrh	r3, [r3, #0]
 8000fa6:	2bff      	cmp	r3, #255	; 0xff
 8000fa8:	d90a      	bls.n	8000fc0 <USART2_RX_Callback+0x48>
	  cmd[0]=dt1;
 8000faa:	4b0c      	ldr	r3, [pc, #48]	; (8000fdc <USART2_RX_Callback+0x64>)
 8000fac:	881b      	ldrh	r3, [r3, #0]
 8000fae:	b2da      	uxtb	r2, r3
 8000fb0:	4b0c      	ldr	r3, [pc, #48]	; (8000fe4 <USART2_RX_Callback+0x6c>)
 8000fb2:	701a      	strb	r2, [r3, #0]
	  ind = 0;
 8000fb4:	4b0c      	ldr	r3, [pc, #48]	; (8000fe8 <USART2_RX_Callback+0x70>)
 8000fb6:	2200      	movs	r2, #0
 8000fb8:	801a      	strh	r2, [r3, #0]
	  firstByteReceived=1;
 8000fba:	4b0c      	ldr	r3, [pc, #48]	; (8000fec <USART2_RX_Callback+0x74>)
 8000fbc:	2201      	movs	r2, #1
 8000fbe:	701a      	strb	r2, [r3, #0]
//  while (!LL_USART_IsActiveFlag_TXE(USART2)) {}
//  LL_USART_TransmitData9(USART2,(uint16_t*)dt1);
  }
//  cmdReceive();
  if(firstByteReceived==1){
 8000fc0:	4b0a      	ldr	r3, [pc, #40]	; (8000fec <USART2_RX_Callback+0x74>)
 8000fc2:	781b      	ldrb	r3, [r3, #0]
 8000fc4:	2b01      	cmp	r3, #1
 8000fc6:	d104      	bne.n	8000fd2 <USART2_RX_Callback+0x5a>
	  cmdReceive(dt1);
 8000fc8:	4b04      	ldr	r3, [pc, #16]	; (8000fdc <USART2_RX_Callback+0x64>)
 8000fca:	881b      	ldrh	r3, [r3, #0]
 8000fcc:	0018      	movs	r0, r3
 8000fce:	f000 f847 	bl	8001060 <cmdReceive>
  }
}
 8000fd2:	46c0      	nop			; (mov r8, r8)
 8000fd4:	46bd      	mov	sp, r7
 8000fd6:	bd80      	pop	{r7, pc}
 8000fd8:	40004400 	.word	0x40004400
 8000fdc:	200035da 	.word	0x200035da
 8000fe0:	20003160 	.word	0x20003160
 8000fe4:	200055e0 	.word	0x200055e0
 8000fe8:	20003162 	.word	0x20003162
 8000fec:	20003161 	.word	0x20003161

08000ff0 <HAL_USART_TxCpltCallback>:
//	GPIOC->ODR |= 1 << 6;	//set BF
//	cmd2Execute=0;
}
//==============================================================
void HAL_USART_TxCpltCallback(USART_HandleTypeDef *husart)
{
 8000ff0:	b580      	push	{r7, lr}
 8000ff2:	b082      	sub	sp, #8
 8000ff4:	af00      	add	r7, sp, #0
 8000ff6:	6078      	str	r0, [r7, #4]
  	GPIOA->ODR |= 1 << 11;	//set test 1
 8000ff8:	23a0      	movs	r3, #160	; 0xa0
 8000ffa:	05db      	lsls	r3, r3, #23
 8000ffc:	695a      	ldr	r2, [r3, #20]
 8000ffe:	23a0      	movs	r3, #160	; 0xa0
 8001000:	05db      	lsls	r3, r3, #23
 8001002:	2180      	movs	r1, #128	; 0x80
 8001004:	0109      	lsls	r1, r1, #4
 8001006:	430a      	orrs	r2, r1
 8001008:	615a      	str	r2, [r3, #20]
  	GPIOA->ODR &= ~(1 << 11);	//reset test 1
 800100a:	23a0      	movs	r3, #160	; 0xa0
 800100c:	05db      	lsls	r3, r3, #23
 800100e:	695a      	ldr	r2, [r3, #20]
 8001010:	23a0      	movs	r3, #160	; 0xa0
 8001012:	05db      	lsls	r3, r3, #23
 8001014:	490f      	ldr	r1, [pc, #60]	; (8001054 <HAL_USART_TxCpltCallback+0x64>)
 8001016:	400a      	ands	r2, r1
 8001018:	615a      	str	r2, [r3, #20]

	GPIOA->ODR &= ~(1 << 7);	//reset dc
 800101a:	23a0      	movs	r3, #160	; 0xa0
 800101c:	05db      	lsls	r3, r3, #23
 800101e:	695a      	ldr	r2, [r3, #20]
 8001020:	23a0      	movs	r3, #160	; 0xa0
 8001022:	05db      	lsls	r3, r3, #23
 8001024:	2180      	movs	r1, #128	; 0x80
 8001026:	438a      	bics	r2, r1
 8001028:	615a      	str	r2, [r3, #20]
	GPIOA->ODR |= 1 << 6;	//set cs
 800102a:	23a0      	movs	r3, #160	; 0xa0
 800102c:	05db      	lsls	r3, r3, #23
 800102e:	695a      	ldr	r2, [r3, #20]
 8001030:	23a0      	movs	r3, #160	; 0xa0
 8001032:	05db      	lsls	r3, r3, #23
 8001034:	2140      	movs	r1, #64	; 0x40
 8001036:	430a      	orrs	r2, r1
 8001038:	615a      	str	r2, [r3, #20]

//	USART3->CR1 &= ~(USART_CR1_UE);
//	USART3->CR2 &= ~(USART_CR2_MSBFIRST);
//	USART3->CR1 |= USART_CR1_UE;

	GPIOC->ODR |= 1 << 6;	//set BF
 800103a:	4b07      	ldr	r3, [pc, #28]	; (8001058 <HAL_USART_TxCpltCallback+0x68>)
 800103c:	695a      	ldr	r2, [r3, #20]
 800103e:	4b06      	ldr	r3, [pc, #24]	; (8001058 <HAL_USART_TxCpltCallback+0x68>)
 8001040:	2140      	movs	r1, #64	; 0x40
 8001042:	430a      	orrs	r2, r1
 8001044:	615a      	str	r2, [r3, #20]
	cmd2Execute=0;
 8001046:	4b05      	ldr	r3, [pc, #20]	; (800105c <HAL_USART_TxCpltCallback+0x6c>)
 8001048:	2200      	movs	r2, #0
 800104a:	701a      	strb	r2, [r3, #0]
}
 800104c:	46c0      	nop			; (mov r8, r8)
 800104e:	46bd      	mov	sp, r7
 8001050:	b002      	add	sp, #8
 8001052:	bd80      	pop	{r7, pc}
 8001054:	fffff7ff 	.word	0xfffff7ff
 8001058:	50000800 	.word	0x50000800
 800105c:	2000345a 	.word	0x2000345a

08001060 <cmdReceive>:
//==============================================================
	void cmdReceive (uint16_t dt1)
	{
 8001060:	b580      	push	{r7, lr}
 8001062:	b084      	sub	sp, #16
 8001064:	af00      	add	r7, sp, #0
 8001066:	0002      	movs	r2, r0
 8001068:	1dbb      	adds	r3, r7, #6
 800106a:	801a      	strh	r2, [r3, #0]
//	  uint8_t inputCS=0;
	  uint8_t i=0;
 800106c:	230f      	movs	r3, #15
 800106e:	18fb      	adds	r3, r7, r3
 8001070:	2200      	movs	r2, #0
 8001072:	701a      	strb	r2, [r3, #0]
	  while (!ByteReceived) {}
 8001074:	46c0      	nop			; (mov r8, r8)
 8001076:	4b2b      	ldr	r3, [pc, #172]	; (8001124 <cmdReceive+0xc4>)
 8001078:	781b      	ldrb	r3, [r3, #0]
 800107a:	2b00      	cmp	r3, #0
 800107c:	d0fb      	beq.n	8001076 <cmdReceive+0x16>
	  ByteReceived=0;
 800107e:	4b29      	ldr	r3, [pc, #164]	; (8001124 <cmdReceive+0xc4>)
 8001080:	2200      	movs	r2, #0
 8001082:	701a      	strb	r2, [r3, #0]
	  cmd[ind] = dt1;
 8001084:	4b28      	ldr	r3, [pc, #160]	; (8001128 <cmdReceive+0xc8>)
 8001086:	881b      	ldrh	r3, [r3, #0]
 8001088:	001a      	movs	r2, r3
 800108a:	1dbb      	adds	r3, r7, #6
 800108c:	881b      	ldrh	r3, [r3, #0]
 800108e:	b2d9      	uxtb	r1, r3
 8001090:	4b26      	ldr	r3, [pc, #152]	; (800112c <cmdReceive+0xcc>)
 8001092:	5499      	strb	r1, [r3, r2]
	  ind++;
 8001094:	4b24      	ldr	r3, [pc, #144]	; (8001128 <cmdReceive+0xc8>)
 8001096:	881b      	ldrh	r3, [r3, #0]
 8001098:	3301      	adds	r3, #1
 800109a:	b29a      	uxth	r2, r3
 800109c:	4b22      	ldr	r3, [pc, #136]	; (8001128 <cmdReceive+0xc8>)
 800109e:	801a      	strh	r2, [r3, #0]
	  if(ind>=1){
 80010a0:	4b21      	ldr	r3, [pc, #132]	; (8001128 <cmdReceive+0xc8>)
 80010a2:	881b      	ldrh	r3, [r3, #0]
 80010a4:	2b00      	cmp	r3, #0
 80010a6:	d033      	beq.n	8001110 <cmdReceive+0xb0>
//		  LL_USART_TransmitData9(USART2,(uint16_t*)dt1);
		  if(ind>cmd[1]+1){
 80010a8:	4b1f      	ldr	r3, [pc, #124]	; (8001128 <cmdReceive+0xc8>)
 80010aa:	881b      	ldrh	r3, [r3, #0]
 80010ac:	001a      	movs	r2, r3
 80010ae:	4b1f      	ldr	r3, [pc, #124]	; (800112c <cmdReceive+0xcc>)
 80010b0:	785b      	ldrb	r3, [r3, #1]
 80010b2:	3301      	adds	r3, #1
 80010b4:	429a      	cmp	r2, r3
 80010b6:	dd2b      	ble.n	8001110 <cmdReceive+0xb0>
//			  LL_USART_TransmitData9(USART2,(uint16_t*)cmd[2]);
			 for(i=0;i<(cmd[1]+2);i++){
 80010b8:	230f      	movs	r3, #15
 80010ba:	18fb      	adds	r3, r7, r3
 80010bc:	2200      	movs	r2, #0
 80010be:	701a      	strb	r2, [r3, #0]
 80010c0:	e00f      	b.n	80010e2 <cmdReceive+0x82>
				 inputCS+=cmd[i];
 80010c2:	210f      	movs	r1, #15
 80010c4:	187b      	adds	r3, r7, r1
 80010c6:	781b      	ldrb	r3, [r3, #0]
 80010c8:	4a18      	ldr	r2, [pc, #96]	; (800112c <cmdReceive+0xcc>)
 80010ca:	5cd2      	ldrb	r2, [r2, r3]
 80010cc:	4b18      	ldr	r3, [pc, #96]	; (8001130 <cmdReceive+0xd0>)
 80010ce:	781b      	ldrb	r3, [r3, #0]
 80010d0:	18d3      	adds	r3, r2, r3
 80010d2:	b2da      	uxtb	r2, r3
 80010d4:	4b16      	ldr	r3, [pc, #88]	; (8001130 <cmdReceive+0xd0>)
 80010d6:	701a      	strb	r2, [r3, #0]
			 for(i=0;i<(cmd[1]+2);i++){
 80010d8:	187b      	adds	r3, r7, r1
 80010da:	781a      	ldrb	r2, [r3, #0]
 80010dc:	187b      	adds	r3, r7, r1
 80010de:	3201      	adds	r2, #1
 80010e0:	701a      	strb	r2, [r3, #0]
 80010e2:	4b12      	ldr	r3, [pc, #72]	; (800112c <cmdReceive+0xcc>)
 80010e4:	785b      	ldrb	r3, [r3, #1]
 80010e6:	1c5a      	adds	r2, r3, #1
 80010e8:	210f      	movs	r1, #15
 80010ea:	187b      	adds	r3, r7, r1
 80010ec:	781b      	ldrb	r3, [r3, #0]
 80010ee:	429a      	cmp	r2, r3
 80010f0:	dae7      	bge.n	80010c2 <cmdReceive+0x62>
			 }
			 if((inputCS==0)&&(i==cmd[1]+2)){
 80010f2:	4b0f      	ldr	r3, [pc, #60]	; (8001130 <cmdReceive+0xd0>)
 80010f4:	781b      	ldrb	r3, [r3, #0]
 80010f6:	2b00      	cmp	r3, #0
 80010f8:	d10a      	bne.n	8001110 <cmdReceive+0xb0>
 80010fa:	187b      	adds	r3, r7, r1
 80010fc:	781a      	ldrb	r2, [r3, #0]
 80010fe:	4b0b      	ldr	r3, [pc, #44]	; (800112c <cmdReceive+0xcc>)
 8001100:	785b      	ldrb	r3, [r3, #1]
 8001102:	3302      	adds	r3, #2
 8001104:	429a      	cmp	r2, r3
 8001106:	d103      	bne.n	8001110 <cmdReceive+0xb0>
//			 	LL_USART_TransmitData9(USART2,(uint16_t*)cmd[2]);
			 	answer2CPU(cmd);
 8001108:	4b08      	ldr	r3, [pc, #32]	; (800112c <cmdReceive+0xcc>)
 800110a:	0018      	movs	r0, r3
 800110c:	f000 f9d8 	bl	80014c0 <answer2CPU>
			 }
		  }
	  }
//	  ind = 0;
	  USART2->ICR|=USART_ICR_ORECF;
 8001110:	4b08      	ldr	r3, [pc, #32]	; (8001134 <cmdReceive+0xd4>)
 8001112:	6a1a      	ldr	r2, [r3, #32]
 8001114:	4b07      	ldr	r3, [pc, #28]	; (8001134 <cmdReceive+0xd4>)
 8001116:	2108      	movs	r1, #8
 8001118:	430a      	orrs	r2, r1
 800111a:	621a      	str	r2, [r3, #32]
	}
 800111c:	46c0      	nop			; (mov r8, r8)
 800111e:	46bd      	mov	sp, r7
 8001120:	b004      	add	sp, #16
 8001122:	bd80      	pop	{r7, pc}
 8001124:	20003160 	.word	0x20003160
 8001128:	20003162 	.word	0x20003162
 800112c:	200055e0 	.word	0x200055e0
 8001130:	20003164 	.word	0x20003164
 8001134:	40004400 	.word	0x40004400

08001138 <USART_AS_SPI_sendCMD>:
	void USART_AS_SPI_sendCMD(uint8_t byte) {
 8001138:	b580      	push	{r7, lr}
 800113a:	b082      	sub	sp, #8
 800113c:	af00      	add	r7, sp, #0
 800113e:	0002      	movs	r2, r0
 8001140:	1dfb      	adds	r3, r7, #7
 8001142:	701a      	strb	r2, [r3, #0]
//			byte = (byte & 0x55) << 1 | (byte & 0xAA) >> 1;
//			byte = (byte & 0x33) << 2 | (byte & 0xCC) >> 2;
//			byte = (byte & 0x0F) << 4 | (byte & 0xF0) >> 4;
	//		GPIOA->ODR &= ~(1 << 6); //reset cs
	//		GPIOA->ODR &= ~(1 << 7); // reset d/c
			HAL_USART_Transmit(&husart3, (uint8_t*) &byte, 1, 10);
 8001144:	1df9      	adds	r1, r7, #7
 8001146:	4804      	ldr	r0, [pc, #16]	; (8001158 <USART_AS_SPI_sendCMD+0x20>)
 8001148:	230a      	movs	r3, #10
 800114a:	2201      	movs	r2, #1
 800114c:	f007 fa78 	bl	8008640 <HAL_USART_Transmit>
//			while(!(USART3->ISR & USART_ISR_TXE)){};
//							USART3->TDR = byte;
	//		GPIOA->ODR |= 1 << 6; //set cs
		}
 8001150:	46c0      	nop			; (mov r8, r8)
 8001152:	46bd      	mov	sp, r7
 8001154:	b002      	add	sp, #8
 8001156:	bd80      	pop	{r7, pc}
 8001158:	20003390 	.word	0x20003390

0800115c <weoInit>:
//		while(!(USART3->ISR & USART_ISR_TXE)){};
//						USART3->TDR = byte;
//		GPIOA->ODR |= 1 << 6; //set cs

	}
	void weoInit(void) {
 800115c:	b580      	push	{r7, lr}
 800115e:	af00      	add	r7, sp, #0

		USART3->CR1 &= ~(USART_CR1_UE);
 8001160:	4b32      	ldr	r3, [pc, #200]	; (800122c <weoInit+0xd0>)
 8001162:	681a      	ldr	r2, [r3, #0]
 8001164:	4b31      	ldr	r3, [pc, #196]	; (800122c <weoInit+0xd0>)
 8001166:	2101      	movs	r1, #1
 8001168:	438a      	bics	r2, r1
 800116a:	601a      	str	r2, [r3, #0]
		USART3->CR2 |= USART_CR2_MSBFIRST;
 800116c:	4b2f      	ldr	r3, [pc, #188]	; (800122c <weoInit+0xd0>)
 800116e:	685a      	ldr	r2, [r3, #4]
 8001170:	4b2e      	ldr	r3, [pc, #184]	; (800122c <weoInit+0xd0>)
 8001172:	2180      	movs	r1, #128	; 0x80
 8001174:	0309      	lsls	r1, r1, #12
 8001176:	430a      	orrs	r2, r1
 8001178:	605a      	str	r2, [r3, #4]
		USART3->CR1 |= USART_CR1_UE;
 800117a:	4b2c      	ldr	r3, [pc, #176]	; (800122c <weoInit+0xd0>)
 800117c:	681a      	ldr	r2, [r3, #0]
 800117e:	4b2b      	ldr	r3, [pc, #172]	; (800122c <weoInit+0xd0>)
 8001180:	2101      	movs	r1, #1
 8001182:	430a      	orrs	r2, r1
 8001184:	601a      	str	r2, [r3, #0]

		HAL_Delay(1);
 8001186:	2001      	movs	r0, #1
 8001188:	f001 fee2 	bl	8002f50 <HAL_Delay>
		HAL_Delay(1);
 800118c:	2001      	movs	r0, #1
 800118e:	f001 fedf 	bl	8002f50 <HAL_Delay>
		HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8001192:	4b27      	ldr	r3, [pc, #156]	; (8001230 <weoInit+0xd4>)
 8001194:	2100      	movs	r1, #0
 8001196:	0018      	movs	r0, r3
 8001198:	f006 f99e 	bl	80074d8 <HAL_TIM_PWM_Start>
		HAL_Delay(1);
 800119c:	2001      	movs	r0, #1
 800119e:	f001 fed7 	bl	8002f50 <HAL_Delay>

		GPIOA->ODR &= ~(1 << 6);	//reset cs
 80011a2:	23a0      	movs	r3, #160	; 0xa0
 80011a4:	05db      	lsls	r3, r3, #23
 80011a6:	695a      	ldr	r2, [r3, #20]
 80011a8:	23a0      	movs	r3, #160	; 0xa0
 80011aa:	05db      	lsls	r3, r3, #23
 80011ac:	2140      	movs	r1, #64	; 0x40
 80011ae:	438a      	bics	r2, r1
 80011b0:	615a      	str	r2, [r3, #20]
		GPIOA->ODR &= ~(1 << 7);	// reset dc
 80011b2:	23a0      	movs	r3, #160	; 0xa0
 80011b4:	05db      	lsls	r3, r3, #23
 80011b6:	695a      	ldr	r2, [r3, #20]
 80011b8:	23a0      	movs	r3, #160	; 0xa0
 80011ba:	05db      	lsls	r3, r3, #23
 80011bc:	2180      	movs	r1, #128	; 0x80
 80011be:	438a      	bics	r2, r1
 80011c0:	615a      	str	r2, [r3, #20]
		USART_AS_SPI_sendCMD(0xAF);
 80011c2:	20af      	movs	r0, #175	; 0xaf
 80011c4:	f7ff ffb8 	bl	8001138 <USART_AS_SPI_sendCMD>
		USART_AS_SPI_sendCMD(0xA0);	//Set Re-map
 80011c8:	20a0      	movs	r0, #160	; 0xa0
 80011ca:	f7ff ffb5 	bl	8001138 <USART_AS_SPI_sendCMD>
//		USART_AS_SPI_sendCMD(0x54);
//		USART_AS_SPI_sendCMD(0b00010100);
		USART_AS_SPI_sendCMD(0x51); //	0x51 is a proper remap!
 80011ce:	2051      	movs	r0, #81	; 0x51
 80011d0:	f7ff ffb2 	bl	8001138 <USART_AS_SPI_sendCMD>
		USART_AS_SPI_sendCMD(0x81);	//Contrast Level
 80011d4:	2081      	movs	r0, #129	; 0x81
 80011d6:	f7ff ffaf 	bl	8001138 <USART_AS_SPI_sendCMD>
		USART_AS_SPI_sendCMD(0xFF);
 80011da:	20ff      	movs	r0, #255	; 0xff
 80011dc:	f7ff ffac 	bl	8001138 <USART_AS_SPI_sendCMD>
		USART_AS_SPI_sendCMD(0xA1);	//Set Display Start Line
 80011e0:	20a1      	movs	r0, #161	; 0xa1
 80011e2:	f7ff ffa9 	bl	8001138 <USART_AS_SPI_sendCMD>
		USART_AS_SPI_sendCMD(0x00);
 80011e6:	2000      	movs	r0, #0
 80011e8:	f7ff ffa6 	bl	8001138 <USART_AS_SPI_sendCMD>
		USART_AS_SPI_sendCMD(0xA2);	//Set Display Offset
 80011ec:	20a2      	movs	r0, #162	; 0xa2
 80011ee:	f7ff ffa3 	bl	8001138 <USART_AS_SPI_sendCMD>
		USART_AS_SPI_sendCMD(0x00);
 80011f2:	2000      	movs	r0, #0
 80011f4:	f7ff ffa0 	bl	8001138 <USART_AS_SPI_sendCMD>
		USART_AS_SPI_sendCMD(0xA8);  // Select Multiplex Ratio
 80011f8:	20a8      	movs	r0, #168	; 0xa8
 80011fa:	f7ff ff9d 	bl	8001138 <USART_AS_SPI_sendCMD>
		USART_AS_SPI_sendCMD(0x7F); // Default => 0x3F (1/64 Duty)	0x1F(1/32 Duty)
 80011fe:	207f      	movs	r0, #127	; 0x7f
 8001200:	f7ff ff9a 	bl	8001138 <USART_AS_SPI_sendCMD>
		GPIOA->ODR |= 1 << 7;	//set dc
 8001204:	23a0      	movs	r3, #160	; 0xa0
 8001206:	05db      	lsls	r3, r3, #23
 8001208:	695a      	ldr	r2, [r3, #20]
 800120a:	23a0      	movs	r3, #160	; 0xa0
 800120c:	05db      	lsls	r3, r3, #23
 800120e:	2180      	movs	r1, #128	; 0x80
 8001210:	430a      	orrs	r2, r1
 8001212:	615a      	str	r2, [r3, #20]
		GPIOA->ODR |= 1 << 6;	//set cs
 8001214:	23a0      	movs	r3, #160	; 0xa0
 8001216:	05db      	lsls	r3, r3, #23
 8001218:	695a      	ldr	r2, [r3, #20]
 800121a:	23a0      	movs	r3, #160	; 0xa0
 800121c:	05db      	lsls	r3, r3, #23
 800121e:	2140      	movs	r1, #64	; 0x40
 8001220:	430a      	orrs	r2, r1
 8001222:	615a      	str	r2, [r3, #20]
		//=======================================================================================================
	}
 8001224:	46c0      	nop			; (mov r8, r8)
 8001226:	46bd      	mov	sp, r7
 8001228:	bd80      	pop	{r7, pc}
 800122a:	46c0      	nop			; (mov r8, r8)
 800122c:	40004800 	.word	0x40004800
 8001230:	20003404 	.word	0x20003404

08001234 <weoClear>:
	void weoClear(void) {
 8001234:	b580      	push	{r7, lr}
 8001236:	b082      	sub	sp, #8
 8001238:	af00      	add	r7, sp, #0
		uint16_t i = 0;
 800123a:	1dbb      	adds	r3, r7, #6
 800123c:	2200      	movs	r2, #0
 800123e:	801a      	strh	r2, [r3, #0]

					GPIOA->ODR &= ~(1 << 6);	//reset cs
 8001240:	23a0      	movs	r3, #160	; 0xa0
 8001242:	05db      	lsls	r3, r3, #23
 8001244:	695a      	ldr	r2, [r3, #20]
 8001246:	23a0      	movs	r3, #160	; 0xa0
 8001248:	05db      	lsls	r3, r3, #23
 800124a:	2140      	movs	r1, #64	; 0x40
 800124c:	438a      	bics	r2, r1
 800124e:	615a      	str	r2, [r3, #20]
					GPIOA->ODR &= ~(1 << 7);	// reset dc
 8001250:	23a0      	movs	r3, #160	; 0xa0
 8001252:	05db      	lsls	r3, r3, #23
 8001254:	695a      	ldr	r2, [r3, #20]
 8001256:	23a0      	movs	r3, #160	; 0xa0
 8001258:	05db      	lsls	r3, r3, #23
 800125a:	2180      	movs	r1, #128	; 0x80
 800125c:	438a      	bics	r2, r1
 800125e:	615a      	str	r2, [r3, #20]
						USART_AS_SPI_sendCMD(SET_DISPLAY_ROW_ADD);
 8001260:	2075      	movs	r0, #117	; 0x75
 8001262:	f7ff ff69 	bl	8001138 <USART_AS_SPI_sendCMD>
						USART_AS_SPI_sendCMD(0x00);
 8001266:	2000      	movs	r0, #0
 8001268:	f7ff ff66 	bl	8001138 <USART_AS_SPI_sendCMD>
						USART_AS_SPI_sendCMD(0x7F);
 800126c:	207f      	movs	r0, #127	; 0x7f
 800126e:	f7ff ff63 	bl	8001138 <USART_AS_SPI_sendCMD>
						USART_AS_SPI_sendCMD(SET_DISPLAY_COL_ADD);
 8001272:	2015      	movs	r0, #21
 8001274:	f7ff ff60 	bl	8001138 <USART_AS_SPI_sendCMD>
						USART_AS_SPI_sendCMD(0x00);
 8001278:	2000      	movs	r0, #0
 800127a:	f7ff ff5d 	bl	8001138 <USART_AS_SPI_sendCMD>
						USART_AS_SPI_sendCMD(0x7F);
 800127e:	207f      	movs	r0, #127	; 0x7f
 8001280:	f7ff ff5a 	bl	8001138 <USART_AS_SPI_sendCMD>
					GPIOA->ODR &= ~(1 << 6);	//reset cs
 8001284:	23a0      	movs	r3, #160	; 0xa0
 8001286:	05db      	lsls	r3, r3, #23
 8001288:	695a      	ldr	r2, [r3, #20]
 800128a:	23a0      	movs	r3, #160	; 0xa0
 800128c:	05db      	lsls	r3, r3, #23
 800128e:	2140      	movs	r1, #64	; 0x40
 8001290:	438a      	bics	r2, r1
 8001292:	615a      	str	r2, [r3, #20]
					GPIOA->ODR |= 1 << 7;	// set dc
 8001294:	23a0      	movs	r3, #160	; 0xa0
 8001296:	05db      	lsls	r3, r3, #23
 8001298:	695a      	ldr	r2, [r3, #20]
 800129a:	23a0      	movs	r3, #160	; 0xa0
 800129c:	05db      	lsls	r3, r3, #23
 800129e:	2180      	movs	r1, #128	; 0x80
 80012a0:	430a      	orrs	r2, r1
 80012a2:	615a      	str	r2, [r3, #20]
					for (i = 0; i < 8192;i++) {	//fullScreen + small reserve
 80012a4:	1dbb      	adds	r3, r7, #6
 80012a6:	2200      	movs	r2, #0
 80012a8:	801a      	strh	r2, [r3, #0]
 80012aa:	e00d      	b.n	80012c8 <weoClear+0x94>
						while(!(USART3->ISR & USART_ISR_TXE)){};
 80012ac:	46c0      	nop			; (mov r8, r8)
 80012ae:	4b13      	ldr	r3, [pc, #76]	; (80012fc <weoClear+0xc8>)
 80012b0:	69db      	ldr	r3, [r3, #28]
 80012b2:	2280      	movs	r2, #128	; 0x80
 80012b4:	4013      	ands	r3, r2
 80012b6:	d0fa      	beq.n	80012ae <weoClear+0x7a>
						USART3->TDR = 0x00;
 80012b8:	4b10      	ldr	r3, [pc, #64]	; (80012fc <weoClear+0xc8>)
 80012ba:	2200      	movs	r2, #0
 80012bc:	629a      	str	r2, [r3, #40]	; 0x28
					for (i = 0; i < 8192;i++) {	//fullScreen + small reserve
 80012be:	1dbb      	adds	r3, r7, #6
 80012c0:	881a      	ldrh	r2, [r3, #0]
 80012c2:	1dbb      	adds	r3, r7, #6
 80012c4:	3201      	adds	r2, #1
 80012c6:	801a      	strh	r2, [r3, #0]
 80012c8:	1dbb      	adds	r3, r7, #6
 80012ca:	881a      	ldrh	r2, [r3, #0]
 80012cc:	2380      	movs	r3, #128	; 0x80
 80012ce:	019b      	lsls	r3, r3, #6
 80012d0:	429a      	cmp	r2, r3
 80012d2:	d3eb      	bcc.n	80012ac <weoClear+0x78>
					}
					GPIOA->ODR &= ~(1 << 7);	//reset dc
 80012d4:	23a0      	movs	r3, #160	; 0xa0
 80012d6:	05db      	lsls	r3, r3, #23
 80012d8:	695a      	ldr	r2, [r3, #20]
 80012da:	23a0      	movs	r3, #160	; 0xa0
 80012dc:	05db      	lsls	r3, r3, #23
 80012de:	2180      	movs	r1, #128	; 0x80
 80012e0:	438a      	bics	r2, r1
 80012e2:	615a      	str	r2, [r3, #20]
					GPIOA->ODR |= 1 << 6;	//set cs
 80012e4:	23a0      	movs	r3, #160	; 0xa0
 80012e6:	05db      	lsls	r3, r3, #23
 80012e8:	695a      	ldr	r2, [r3, #20]
 80012ea:	23a0      	movs	r3, #160	; 0xa0
 80012ec:	05db      	lsls	r3, r3, #23
 80012ee:	2140      	movs	r1, #64	; 0x40
 80012f0:	430a      	orrs	r2, r1
 80012f2:	615a      	str	r2, [r3, #20]
	}
 80012f4:	46c0      	nop			; (mov r8, r8)
 80012f6:	46bd      	mov	sp, r7
 80012f8:	b002      	add	sp, #8
 80012fa:	bd80      	pop	{r7, pc}
 80012fc:	40004800 	.word	0x40004800

08001300 <weoDrawRectangleFilled>:
//========================================================================================================================
	void weoDrawRectangleFilled(unsigned char start_x, unsigned char start_y,
				unsigned char end_x, unsigned char end_y, unsigned char color,
				uint8_t MEM_Buffer[]) {
 8001300:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001302:	b085      	sub	sp, #20
 8001304:	af00      	add	r7, sp, #0
 8001306:	0005      	movs	r5, r0
 8001308:	000c      	movs	r4, r1
 800130a:	0010      	movs	r0, r2
 800130c:	0019      	movs	r1, r3
 800130e:	1dfb      	adds	r3, r7, #7
 8001310:	1c2a      	adds	r2, r5, #0
 8001312:	701a      	strb	r2, [r3, #0]
 8001314:	1dbb      	adds	r3, r7, #6
 8001316:	1c22      	adds	r2, r4, #0
 8001318:	701a      	strb	r2, [r3, #0]
 800131a:	1d7b      	adds	r3, r7, #5
 800131c:	1c02      	adds	r2, r0, #0
 800131e:	701a      	strb	r2, [r3, #0]
 8001320:	1d3b      	adds	r3, r7, #4
 8001322:	1c0a      	adds	r2, r1, #0
 8001324:	701a      	strb	r2, [r3, #0]
			uint16_t i = 0;
 8001326:	240e      	movs	r4, #14
 8001328:	193b      	adds	r3, r7, r4
 800132a:	2200      	movs	r2, #0
 800132c:	801a      	strh	r2, [r3, #0]
			uint8_t start_x_New,start_y_New,end_x_New,end_y_New;
			if (start_x > OLED_DIM_WIDTH || start_y > OLED_DIM_HEIGHT
 800132e:	1dfb      	adds	r3, r7, #7
 8001330:	781b      	ldrb	r3, [r3, #0]
 8001332:	b25b      	sxtb	r3, r3
 8001334:	2b00      	cmp	r3, #0
 8001336:	da00      	bge.n	800133a <weoDrawRectangleFilled+0x3a>
 8001338:	e0bc      	b.n	80014b4 <weoDrawRectangleFilled+0x1b4>
 800133a:	1dbb      	adds	r3, r7, #6
 800133c:	781b      	ldrb	r3, [r3, #0]
 800133e:	b25b      	sxtb	r3, r3
 8001340:	2b00      	cmp	r3, #0
 8001342:	da00      	bge.n	8001346 <weoDrawRectangleFilled+0x46>
 8001344:	e0b6      	b.n	80014b4 <weoDrawRectangleFilled+0x1b4>
					|| end_x > OLED_DIM_WIDTH || end_y > OLED_DIM_HEIGHT) {
 8001346:	1d7b      	adds	r3, r7, #5
 8001348:	781b      	ldrb	r3, [r3, #0]
 800134a:	b25b      	sxtb	r3, r3
 800134c:	2b00      	cmp	r3, #0
 800134e:	da00      	bge.n	8001352 <weoDrawRectangleFilled+0x52>
 8001350:	e0b0      	b.n	80014b4 <weoDrawRectangleFilled+0x1b4>
 8001352:	1d3b      	adds	r3, r7, #4
 8001354:	781b      	ldrb	r3, [r3, #0]
 8001356:	b25b      	sxtb	r3, r3
 8001358:	2b00      	cmp	r3, #0
 800135a:	da00      	bge.n	800135e <weoDrawRectangleFilled+0x5e>
 800135c:	e0aa      	b.n	80014b4 <weoDrawRectangleFilled+0x1b4>
				return;
			}


			start_x_New=start_x;
 800135e:	250d      	movs	r5, #13
 8001360:	197b      	adds	r3, r7, r5
 8001362:	1dfa      	adds	r2, r7, #7
 8001364:	7812      	ldrb	r2, [r2, #0]
 8001366:	701a      	strb	r2, [r3, #0]
			start_y_New=0x7F-end_y;
 8001368:	260c      	movs	r6, #12
 800136a:	19bb      	adds	r3, r7, r6
 800136c:	1d3a      	adds	r2, r7, #4
 800136e:	7812      	ldrb	r2, [r2, #0]
 8001370:	217f      	movs	r1, #127	; 0x7f
 8001372:	1a8a      	subs	r2, r1, r2
 8001374:	701a      	strb	r2, [r3, #0]
			end_x_New=end_x;
 8001376:	230b      	movs	r3, #11
 8001378:	18fb      	adds	r3, r7, r3
 800137a:	1d7a      	adds	r2, r7, #5
 800137c:	7812      	ldrb	r2, [r2, #0]
 800137e:	701a      	strb	r2, [r3, #0]
			end_y_New=0x7F-start_y;
 8001380:	220a      	movs	r2, #10
 8001382:	18bb      	adds	r3, r7, r2
 8001384:	1dba      	adds	r2, r7, #6
 8001386:	7812      	ldrb	r2, [r2, #0]
 8001388:	217f      	movs	r1, #127	; 0x7f
 800138a:	1a8a      	subs	r2, r1, r2
 800138c:	701a      	strb	r2, [r3, #0]

			GPIOA->ODR &= ~(1 << 6);	//reset cs
 800138e:	23a0      	movs	r3, #160	; 0xa0
 8001390:	05db      	lsls	r3, r3, #23
 8001392:	695a      	ldr	r2, [r3, #20]
 8001394:	23a0      	movs	r3, #160	; 0xa0
 8001396:	05db      	lsls	r3, r3, #23
 8001398:	2140      	movs	r1, #64	; 0x40
 800139a:	438a      	bics	r2, r1
 800139c:	615a      	str	r2, [r3, #20]
			GPIOA->ODR &= ~(1 << 7);	// reset dc
 800139e:	23a0      	movs	r3, #160	; 0xa0
 80013a0:	05db      	lsls	r3, r3, #23
 80013a2:	695a      	ldr	r2, [r3, #20]
 80013a4:	23a0      	movs	r3, #160	; 0xa0
 80013a6:	05db      	lsls	r3, r3, #23
 80013a8:	2180      	movs	r1, #128	; 0x80
 80013aa:	438a      	bics	r2, r1
 80013ac:	615a      	str	r2, [r3, #20]
					USART_AS_SPI_sendCMD(SET_DISPLAY_ROW_ADD);
 80013ae:	2075      	movs	r0, #117	; 0x75
 80013b0:	f7ff fec2 	bl	8001138 <USART_AS_SPI_sendCMD>
					USART_AS_SPI_sendCMD(start_x_New/1);
 80013b4:	197b      	adds	r3, r7, r5
 80013b6:	781b      	ldrb	r3, [r3, #0]
 80013b8:	0018      	movs	r0, r3
 80013ba:	f7ff febd 	bl	8001138 <USART_AS_SPI_sendCMD>
					USART_AS_SPI_sendCMD(end_x_New/1);
 80013be:	230b      	movs	r3, #11
 80013c0:	18fb      	adds	r3, r7, r3
 80013c2:	781b      	ldrb	r3, [r3, #0]
 80013c4:	0018      	movs	r0, r3
 80013c6:	f7ff feb7 	bl	8001138 <USART_AS_SPI_sendCMD>
					USART_AS_SPI_sendCMD(SET_DISPLAY_COL_ADD);
 80013ca:	2015      	movs	r0, #21
 80013cc:	f7ff feb4 	bl	8001138 <USART_AS_SPI_sendCMD>
					USART_AS_SPI_sendCMD(start_y_New/2);
 80013d0:	19bb      	adds	r3, r7, r6
 80013d2:	781b      	ldrb	r3, [r3, #0]
 80013d4:	085b      	lsrs	r3, r3, #1
 80013d6:	b2db      	uxtb	r3, r3
 80013d8:	0018      	movs	r0, r3
 80013da:	f7ff fead 	bl	8001138 <USART_AS_SPI_sendCMD>
					USART_AS_SPI_sendCMD(end_y_New/2);
 80013de:	220a      	movs	r2, #10
 80013e0:	18bb      	adds	r3, r7, r2
 80013e2:	781b      	ldrb	r3, [r3, #0]
 80013e4:	085b      	lsrs	r3, r3, #1
 80013e6:	b2db      	uxtb	r3, r3
 80013e8:	0018      	movs	r0, r3
 80013ea:	f7ff fea5 	bl	8001138 <USART_AS_SPI_sendCMD>
			GPIOA->ODR |= 1 << 7;	//set dc
 80013ee:	23a0      	movs	r3, #160	; 0xa0
 80013f0:	05db      	lsls	r3, r3, #23
 80013f2:	695a      	ldr	r2, [r3, #20]
 80013f4:	23a0      	movs	r3, #160	; 0xa0
 80013f6:	05db      	lsls	r3, r3, #23
 80013f8:	2180      	movs	r1, #128	; 0x80
 80013fa:	430a      	orrs	r2, r1
 80013fc:	615a      	str	r2, [r3, #20]
			GPIOA->ODR |= 1 << 6;	//set cs
 80013fe:	23a0      	movs	r3, #160	; 0xa0
 8001400:	05db      	lsls	r3, r3, #23
 8001402:	695a      	ldr	r2, [r3, #20]
 8001404:	23a0      	movs	r3, #160	; 0xa0
 8001406:	05db      	lsls	r3, r3, #23
 8001408:	2140      	movs	r1, #64	; 0x40
 800140a:	430a      	orrs	r2, r1
 800140c:	615a      	str	r2, [r3, #20]
			GPIOA->ODR &= ~(1 << 6);	//reset cs
 800140e:	23a0      	movs	r3, #160	; 0xa0
 8001410:	05db      	lsls	r3, r3, #23
 8001412:	695a      	ldr	r2, [r3, #20]
 8001414:	23a0      	movs	r3, #160	; 0xa0
 8001416:	05db      	lsls	r3, r3, #23
 8001418:	2140      	movs	r1, #64	; 0x40
 800141a:	438a      	bics	r2, r1
 800141c:	615a      	str	r2, [r3, #20]
			GPIOA->ODR |= 1 << 7;	// set dc
 800141e:	23a0      	movs	r3, #160	; 0xa0
 8001420:	05db      	lsls	r3, r3, #23
 8001422:	695a      	ldr	r2, [r3, #20]
 8001424:	23a0      	movs	r3, #160	; 0xa0
 8001426:	05db      	lsls	r3, r3, #23
 8001428:	2180      	movs	r1, #128	; 0x80
 800142a:	430a      	orrs	r2, r1
 800142c:	615a      	str	r2, [r3, #20]

			for (i = 0; i < ((end_x_New/1 - start_x_New/1 + 1) * (end_y_New/2 - start_y_New /2 + 1));i++) {
 800142e:	193b      	adds	r3, r7, r4
 8001430:	2200      	movs	r2, #0
 8001432:	801a      	strh	r2, [r3, #0]
 8001434:	e012      	b.n	800145c <weoDrawRectangleFilled+0x15c>
				while(!(USART3->ISR & USART_ISR_TXE)){};
 8001436:	46c0      	nop			; (mov r8, r8)
 8001438:	4b20      	ldr	r3, [pc, #128]	; (80014bc <weoDrawRectangleFilled+0x1bc>)
 800143a:	69db      	ldr	r3, [r3, #28]
 800143c:	2280      	movs	r2, #128	; 0x80
 800143e:	4013      	ands	r3, r2
 8001440:	d0fa      	beq.n	8001438 <weoDrawRectangleFilled+0x138>
				USART3->TDR =MEM_Buffer[i];
 8001442:	210e      	movs	r1, #14
 8001444:	187b      	adds	r3, r7, r1
 8001446:	881b      	ldrh	r3, [r3, #0]
 8001448:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800144a:	18d3      	adds	r3, r2, r3
 800144c:	781a      	ldrb	r2, [r3, #0]
 800144e:	4b1b      	ldr	r3, [pc, #108]	; (80014bc <weoDrawRectangleFilled+0x1bc>)
 8001450:	629a      	str	r2, [r3, #40]	; 0x28
			for (i = 0; i < ((end_x_New/1 - start_x_New/1 + 1) * (end_y_New/2 - start_y_New /2 + 1));i++) {
 8001452:	187b      	adds	r3, r7, r1
 8001454:	881a      	ldrh	r2, [r3, #0]
 8001456:	187b      	adds	r3, r7, r1
 8001458:	3201      	adds	r2, #1
 800145a:	801a      	strh	r2, [r3, #0]
 800145c:	230e      	movs	r3, #14
 800145e:	18fb      	adds	r3, r7, r3
 8001460:	881a      	ldrh	r2, [r3, #0]
 8001462:	230b      	movs	r3, #11
 8001464:	18fb      	adds	r3, r7, r3
 8001466:	7819      	ldrb	r1, [r3, #0]
 8001468:	230d      	movs	r3, #13
 800146a:	18fb      	adds	r3, r7, r3
 800146c:	781b      	ldrb	r3, [r3, #0]
 800146e:	1acb      	subs	r3, r1, r3
 8001470:	3301      	adds	r3, #1
 8001472:	210a      	movs	r1, #10
 8001474:	1879      	adds	r1, r7, r1
 8001476:	7809      	ldrb	r1, [r1, #0]
 8001478:	0849      	lsrs	r1, r1, #1
 800147a:	b2c9      	uxtb	r1, r1
 800147c:	0008      	movs	r0, r1
 800147e:	210c      	movs	r1, #12
 8001480:	1879      	adds	r1, r7, r1
 8001482:	7809      	ldrb	r1, [r1, #0]
 8001484:	0849      	lsrs	r1, r1, #1
 8001486:	b2c9      	uxtb	r1, r1
 8001488:	1a41      	subs	r1, r0, r1
 800148a:	3101      	adds	r1, #1
 800148c:	434b      	muls	r3, r1
 800148e:	429a      	cmp	r2, r3
 8001490:	dbd1      	blt.n	8001436 <weoDrawRectangleFilled+0x136>
			}
			GPIOA->ODR &= ~(1 << 7);	//reset dc
 8001492:	23a0      	movs	r3, #160	; 0xa0
 8001494:	05db      	lsls	r3, r3, #23
 8001496:	695a      	ldr	r2, [r3, #20]
 8001498:	23a0      	movs	r3, #160	; 0xa0
 800149a:	05db      	lsls	r3, r3, #23
 800149c:	2180      	movs	r1, #128	; 0x80
 800149e:	438a      	bics	r2, r1
 80014a0:	615a      	str	r2, [r3, #20]
			GPIOA->ODR |= 1 << 6;	//set cs
 80014a2:	23a0      	movs	r3, #160	; 0xa0
 80014a4:	05db      	lsls	r3, r3, #23
 80014a6:	695a      	ldr	r2, [r3, #20]
 80014a8:	23a0      	movs	r3, #160	; 0xa0
 80014aa:	05db      	lsls	r3, r3, #23
 80014ac:	2140      	movs	r1, #64	; 0x40
 80014ae:	430a      	orrs	r2, r1
 80014b0:	615a      	str	r2, [r3, #20]
 80014b2:	e000      	b.n	80014b6 <weoDrawRectangleFilled+0x1b6>
				return;
 80014b4:	46c0      	nop			; (mov r8, r8)
		}
 80014b6:	46bd      	mov	sp, r7
 80014b8:	b005      	add	sp, #20
 80014ba:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80014bc:	40004800 	.word	0x40004800

080014c0 <answer2CPU>:
		WriteReg_I2C_SOUND(0x3F, 0x90);	//DAC powered up, Soft step 1 per Fs. (P0, R63, D7=1, D5-D4=01, D3-D2=00, D1-D0=00)
		WriteReg_I2C_SOUND(0x41, 0x00);	//DAC digital gain 0dB (P0, R65, D7-D0=00000000)
		WriteReg_I2C_SOUND(0x40, 0x04);	//DAC volume not muted. (P0, R64, D3=0, D2=1)
	}
//=============================================================================================
	uint8_t answer2CPU(uint8_t cmd[]) {
 80014c0:	b580      	push	{r7, lr}
 80014c2:	b084      	sub	sp, #16
 80014c4:	af00      	add	r7, sp, #0
 80014c6:	6078      	str	r0, [r7, #4]
		uint8_t keyboard = 0xFF;
 80014c8:	210f      	movs	r1, #15
 80014ca:	187b      	adds	r3, r7, r1
 80014cc:	22ff      	movs	r2, #255	; 0xff
 80014ce:	701a      	strb	r2, [r3, #0]
//		uint16_t ans[10];
		uint8_t i;
		uint8_t myCS = 0;					//   COMMON PART FOR EVERY COMMAND
 80014d0:	230d      	movs	r3, #13
 80014d2:	18fb      	adds	r3, r7, r3
 80014d4:	2200      	movs	r2, #0
 80014d6:	701a      	strb	r2, [r3, #0]
		uint8_t myLength;
		uint16_t ind = 0;
 80014d8:	230a      	movs	r3, #10
 80014da:	18fb      	adds	r3, r7, r3
 80014dc:	2200      	movs	r2, #0
 80014de:	801a      	strh	r2, [r3, #0]

		cmd2Execute=0;
 80014e0:	4bc7      	ldr	r3, [pc, #796]	; (8001800 <answer2CPU+0x340>)
 80014e2:	2200      	movs	r2, #0
 80014e4:	701a      	strb	r2, [r3, #0]
		ans[0] = cmd[0]|0x80;
 80014e6:	687b      	ldr	r3, [r7, #4]
 80014e8:	781b      	ldrb	r3, [r3, #0]
 80014ea:	2280      	movs	r2, #128	; 0x80
 80014ec:	4252      	negs	r2, r2
 80014ee:	4313      	orrs	r3, r2
 80014f0:	b2db      	uxtb	r3, r3
 80014f2:	b29a      	uxth	r2, r3
 80014f4:	4bc3      	ldr	r3, [pc, #780]	; (8001804 <answer2CPU+0x344>)
 80014f6:	801a      	strh	r2, [r3, #0]
//==================================================================================================
			if ((cmd[0] >= 0x10)&&(cmd[0] < 0x16)) { //answer is keyboard + stuff information                  0003
 80014f8:	687b      	ldr	r3, [r7, #4]
 80014fa:	781b      	ldrb	r3, [r3, #0]
 80014fc:	2b0f      	cmp	r3, #15
 80014fe:	d800      	bhi.n	8001502 <answer2CPU+0x42>
 8001500:	e14f      	b.n	80017a2 <answer2CPU+0x2e2>
 8001502:	687b      	ldr	r3, [r7, #4]
 8001504:	781b      	ldrb	r3, [r3, #0]
 8001506:	2b15      	cmp	r3, #21
 8001508:	d900      	bls.n	800150c <answer2CPU+0x4c>
 800150a:	e14a      	b.n	80017a2 <answer2CPU+0x2e2>
				if ((GPIOA->IDR & (1 << 0)) == 0) {
 800150c:	23a0      	movs	r3, #160	; 0xa0
 800150e:	05db      	lsls	r3, r3, #23
 8001510:	691b      	ldr	r3, [r3, #16]
 8001512:	2201      	movs	r2, #1
 8001514:	4013      	ands	r3, r2
 8001516:	d105      	bne.n	8001524 <answer2CPU+0x64>
					keyboard &= 0b11111110;
 8001518:	187b      	adds	r3, r7, r1
 800151a:	187a      	adds	r2, r7, r1
 800151c:	7812      	ldrb	r2, [r2, #0]
 800151e:	2101      	movs	r1, #1
 8001520:	438a      	bics	r2, r1
 8001522:	701a      	strb	r2, [r3, #0]
				}
				if ((GPIOA->IDR & (1 << 1)) == 0) {
 8001524:	23a0      	movs	r3, #160	; 0xa0
 8001526:	05db      	lsls	r3, r3, #23
 8001528:	691b      	ldr	r3, [r3, #16]
 800152a:	2202      	movs	r2, #2
 800152c:	4013      	ands	r3, r2
 800152e:	d106      	bne.n	800153e <answer2CPU+0x7e>
					keyboard &= 0b11111101;
 8001530:	220f      	movs	r2, #15
 8001532:	18bb      	adds	r3, r7, r2
 8001534:	18ba      	adds	r2, r7, r2
 8001536:	7812      	ldrb	r2, [r2, #0]
 8001538:	2102      	movs	r1, #2
 800153a:	438a      	bics	r2, r1
 800153c:	701a      	strb	r2, [r3, #0]
				}
				if ((GPIOA->IDR & (1 << 4)) == 0) {
 800153e:	23a0      	movs	r3, #160	; 0xa0
 8001540:	05db      	lsls	r3, r3, #23
 8001542:	691b      	ldr	r3, [r3, #16]
 8001544:	2210      	movs	r2, #16
 8001546:	4013      	ands	r3, r2
 8001548:	d106      	bne.n	8001558 <answer2CPU+0x98>
					keyboard &= 0b11111011;
 800154a:	220f      	movs	r2, #15
 800154c:	18bb      	adds	r3, r7, r2
 800154e:	18ba      	adds	r2, r7, r2
 8001550:	7812      	ldrb	r2, [r2, #0]
 8001552:	2104      	movs	r1, #4
 8001554:	438a      	bics	r2, r1
 8001556:	701a      	strb	r2, [r3, #0]
				}
				if ((GPIOA->IDR & (1 << 13)) == 0) {
 8001558:	23a0      	movs	r3, #160	; 0xa0
 800155a:	05db      	lsls	r3, r3, #23
 800155c:	691a      	ldr	r2, [r3, #16]
 800155e:	2380      	movs	r3, #128	; 0x80
 8001560:	019b      	lsls	r3, r3, #6
 8001562:	4013      	ands	r3, r2
 8001564:	d106      	bne.n	8001574 <answer2CPU+0xb4>
					keyboard &= 0b11110111;
 8001566:	220f      	movs	r2, #15
 8001568:	18bb      	adds	r3, r7, r2
 800156a:	18ba      	adds	r2, r7, r2
 800156c:	7812      	ldrb	r2, [r2, #0]
 800156e:	2108      	movs	r1, #8
 8001570:	438a      	bics	r2, r1
 8001572:	701a      	strb	r2, [r3, #0]
				}
				if ((GPIOA->IDR & (1 << 14)) == 0) {
 8001574:	23a0      	movs	r3, #160	; 0xa0
 8001576:	05db      	lsls	r3, r3, #23
 8001578:	691a      	ldr	r2, [r3, #16]
 800157a:	2380      	movs	r3, #128	; 0x80
 800157c:	01db      	lsls	r3, r3, #7
 800157e:	4013      	ands	r3, r2
 8001580:	d106      	bne.n	8001590 <answer2CPU+0xd0>
					keyboard &= 0b11101111;
 8001582:	220f      	movs	r2, #15
 8001584:	18bb      	adds	r3, r7, r2
 8001586:	18ba      	adds	r2, r7, r2
 8001588:	7812      	ldrb	r2, [r2, #0]
 800158a:	2110      	movs	r1, #16
 800158c:	438a      	bics	r2, r1
 800158e:	701a      	strb	r2, [r3, #0]
				}

				keyboard = ~keyboard;
 8001590:	210f      	movs	r1, #15
 8001592:	187b      	adds	r3, r7, r1
 8001594:	187a      	adds	r2, r7, r1
 8001596:	7812      	ldrb	r2, [r2, #0]
 8001598:	43d2      	mvns	r2, r2
 800159a:	701a      	strb	r2, [r3, #0]
//				keyboard&=bf;
				myLength = 0x04;
 800159c:	2009      	movs	r0, #9
 800159e:	183b      	adds	r3, r7, r0
 80015a0:	2204      	movs	r2, #4
 80015a2:	701a      	strb	r2, [r3, #0]
				ans[1] = myLength-0x02;
 80015a4:	183b      	adds	r3, r7, r0
 80015a6:	781b      	ldrb	r3, [r3, #0]
 80015a8:	b29b      	uxth	r3, r3
 80015aa:	3b02      	subs	r3, #2
 80015ac:	b29a      	uxth	r2, r3
 80015ae:	4b95      	ldr	r3, [pc, #596]	; (8001804 <answer2CPU+0x344>)
 80015b0:	805a      	strh	r2, [r3, #2]
				ans[2] = keyboard;				//			MANAGEMENT COMMANDS
 80015b2:	187b      	adds	r3, r7, r1
 80015b4:	781b      	ldrb	r3, [r3, #0]
 80015b6:	b29a      	uxth	r2, r3
 80015b8:	4b92      	ldr	r3, [pc, #584]	; (8001804 <answer2CPU+0x344>)
 80015ba:	809a      	strh	r2, [r3, #4]

				for (i = 0; i < myLength-1; i++) {
 80015bc:	230e      	movs	r3, #14
 80015be:	18fb      	adds	r3, r7, r3
 80015c0:	2200      	movs	r2, #0
 80015c2:	701a      	strb	r2, [r3, #0]
 80015c4:	e011      	b.n	80015ea <answer2CPU+0x12a>
					myCS = myCS + ans[i];
 80015c6:	200e      	movs	r0, #14
 80015c8:	183b      	adds	r3, r7, r0
 80015ca:	781a      	ldrb	r2, [r3, #0]
 80015cc:	4b8d      	ldr	r3, [pc, #564]	; (8001804 <answer2CPU+0x344>)
 80015ce:	0052      	lsls	r2, r2, #1
 80015d0:	5ad3      	ldrh	r3, [r2, r3]
 80015d2:	b2d9      	uxtb	r1, r3
 80015d4:	220d      	movs	r2, #13
 80015d6:	18bb      	adds	r3, r7, r2
 80015d8:	18ba      	adds	r2, r7, r2
 80015da:	7812      	ldrb	r2, [r2, #0]
 80015dc:	188a      	adds	r2, r1, r2
 80015de:	701a      	strb	r2, [r3, #0]
				for (i = 0; i < myLength-1; i++) {
 80015e0:	183b      	adds	r3, r7, r0
 80015e2:	781a      	ldrb	r2, [r3, #0]
 80015e4:	183b      	adds	r3, r7, r0
 80015e6:	3201      	adds	r2, #1
 80015e8:	701a      	strb	r2, [r3, #0]
 80015ea:	200e      	movs	r0, #14
 80015ec:	183b      	adds	r3, r7, r0
 80015ee:	781a      	ldrb	r2, [r3, #0]
 80015f0:	2309      	movs	r3, #9
 80015f2:	18fb      	adds	r3, r7, r3
 80015f4:	781b      	ldrb	r3, [r3, #0]
 80015f6:	3b01      	subs	r3, #1
 80015f8:	429a      	cmp	r2, r3
 80015fa:	dbe4      	blt.n	80015c6 <answer2CPU+0x106>
				}
				myCS = 0 - myCS;
 80015fc:	210d      	movs	r1, #13
 80015fe:	187b      	adds	r3, r7, r1
 8001600:	187a      	adds	r2, r7, r1
 8001602:	7812      	ldrb	r2, [r2, #0]
 8001604:	4252      	negs	r2, r2
 8001606:	701a      	strb	r2, [r3, #0]
				ans[3] = myCS;
 8001608:	187b      	adds	r3, r7, r1
 800160a:	781b      	ldrb	r3, [r3, #0]
 800160c:	b29a      	uxth	r2, r3
 800160e:	4b7d      	ldr	r3, [pc, #500]	; (8001804 <answer2CPU+0x344>)
 8001610:	80da      	strh	r2, [r3, #6]
				i=0;
 8001612:	183b      	adds	r3, r7, r0
 8001614:	2200      	movs	r2, #0
 8001616:	701a      	strb	r2, [r3, #0]
//======================================================================================================================================
				while(!(USART2->ISR & USART_ISR_TXE)){};
 8001618:	46c0      	nop			; (mov r8, r8)
 800161a:	4b7b      	ldr	r3, [pc, #492]	; (8001808 <answer2CPU+0x348>)
 800161c:	69db      	ldr	r3, [r3, #28]
 800161e:	2280      	movs	r2, #128	; 0x80
 8001620:	4013      	ands	r3, r2
 8001622:	d0fa      	beq.n	800161a <answer2CPU+0x15a>
				USART2->TDR = ans[0]|0x0100;
 8001624:	4b77      	ldr	r3, [pc, #476]	; (8001804 <answer2CPU+0x344>)
 8001626:	881b      	ldrh	r3, [r3, #0]
 8001628:	2280      	movs	r2, #128	; 0x80
 800162a:	0052      	lsls	r2, r2, #1
 800162c:	4313      	orrs	r3, r2
 800162e:	b29a      	uxth	r2, r3
 8001630:	4b75      	ldr	r3, [pc, #468]	; (8001808 <answer2CPU+0x348>)
 8001632:	629a      	str	r2, [r3, #40]	; 0x28
				for(i=1;i<myLength;i++)
 8001634:	230e      	movs	r3, #14
 8001636:	18fb      	adds	r3, r7, r3
 8001638:	2201      	movs	r2, #1
 800163a:	701a      	strb	r2, [r3, #0]
 800163c:	e013      	b.n	8001666 <answer2CPU+0x1a6>
				  {												//answer2cpu was given
				    while(!(USART2->ISR & USART_ISR_TXE)){};
 800163e:	46c0      	nop			; (mov r8, r8)
 8001640:	4b71      	ldr	r3, [pc, #452]	; (8001808 <answer2CPU+0x348>)
 8001642:	69db      	ldr	r3, [r3, #28]
 8001644:	2280      	movs	r2, #128	; 0x80
 8001646:	4013      	ands	r3, r2
 8001648:	d0fa      	beq.n	8001640 <answer2CPU+0x180>
				    USART2->TDR = (uint8_t)ans[i];
 800164a:	210e      	movs	r1, #14
 800164c:	187b      	adds	r3, r7, r1
 800164e:	781a      	ldrb	r2, [r3, #0]
 8001650:	4b6c      	ldr	r3, [pc, #432]	; (8001804 <answer2CPU+0x344>)
 8001652:	0052      	lsls	r2, r2, #1
 8001654:	5ad3      	ldrh	r3, [r2, r3]
 8001656:	b2da      	uxtb	r2, r3
 8001658:	4b6b      	ldr	r3, [pc, #428]	; (8001808 <answer2CPU+0x348>)
 800165a:	629a      	str	r2, [r3, #40]	; 0x28
				for(i=1;i<myLength;i++)
 800165c:	187b      	adds	r3, r7, r1
 800165e:	781a      	ldrb	r2, [r3, #0]
 8001660:	187b      	adds	r3, r7, r1
 8001662:	3201      	adds	r2, #1
 8001664:	701a      	strb	r2, [r3, #0]
 8001666:	230e      	movs	r3, #14
 8001668:	18fa      	adds	r2, r7, r3
 800166a:	2309      	movs	r3, #9
 800166c:	18fb      	adds	r3, r7, r3
 800166e:	7812      	ldrb	r2, [r2, #0]
 8001670:	781b      	ldrb	r3, [r3, #0]
 8001672:	429a      	cmp	r2, r3
 8001674:	d3e3      	bcc.n	800163e <answer2CPU+0x17e>
				  }
//=======================================================================================================================================
				if (cmd[0] == 0x11) {             //Show full screen background;
 8001676:	687b      	ldr	r3, [r7, #4]
 8001678:	781b      	ldrb	r3, [r3, #0]
 800167a:	2b11      	cmp	r3, #17
 800167c:	d109      	bne.n	8001692 <answer2CPU+0x1d2>
					picNum = cmd[2];
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	789a      	ldrb	r2, [r3, #2]
 8001682:	4b62      	ldr	r3, [pc, #392]	; (800180c <answer2CPU+0x34c>)
 8001684:	701a      	strb	r2, [r3, #0]
					cmd2Execute=0x11;
 8001686:	4b5e      	ldr	r3, [pc, #376]	; (8001800 <answer2CPU+0x340>)
 8001688:	2211      	movs	r2, #17
 800168a:	701a      	strb	r2, [r3, #0]
//					cmd[0]=0xFF;
					bf4me=0x00; //reset BF flag for me
 800168c:	4b60      	ldr	r3, [pc, #384]	; (8001810 <answer2CPU+0x350>)
 800168e:	2200      	movs	r2, #0
 8001690:	701a      	strb	r2, [r3, #0]
				}
//=======================================================================================================================================
				if (cmd[0] == 0x12) {				//show small image
 8001692:	687b      	ldr	r3, [r7, #4]
 8001694:	781b      	ldrb	r3, [r3, #0]
 8001696:	2b12      	cmp	r3, #18
 8001698:	d115      	bne.n	80016c6 <answer2CPU+0x206>
					imX = cmd[2];
 800169a:	687b      	ldr	r3, [r7, #4]
 800169c:	3302      	adds	r3, #2
 800169e:	781b      	ldrb	r3, [r3, #0]
 80016a0:	001a      	movs	r2, r3
 80016a2:	4b5c      	ldr	r3, [pc, #368]	; (8001814 <answer2CPU+0x354>)
 80016a4:	601a      	str	r2, [r3, #0]
					imY = cmd[3];
 80016a6:	687b      	ldr	r3, [r7, #4]
 80016a8:	3303      	adds	r3, #3
 80016aa:	781b      	ldrb	r3, [r3, #0]
 80016ac:	001a      	movs	r2, r3
 80016ae:	4b5a      	ldr	r3, [pc, #360]	; (8001818 <answer2CPU+0x358>)
 80016b0:	601a      	str	r2, [r3, #0]
					picNum=cmd[4];
 80016b2:	687b      	ldr	r3, [r7, #4]
 80016b4:	791a      	ldrb	r2, [r3, #4]
 80016b6:	4b55      	ldr	r3, [pc, #340]	; (800180c <answer2CPU+0x34c>)
 80016b8:	701a      	strb	r2, [r3, #0]
//					showSmallImage(dataASCII[i], ASCII_X, ASCII_Y);
					cmd2Execute=0x12;
 80016ba:	4b51      	ldr	r3, [pc, #324]	; (8001800 <answer2CPU+0x340>)
 80016bc:	2212      	movs	r2, #18
 80016be:	701a      	strb	r2, [r3, #0]
//					cmd[0]=0xFF;
					bf4me=0x00; //reset BF flag for me
 80016c0:	4b53      	ldr	r3, [pc, #332]	; (8001810 <answer2CPU+0x350>)
 80016c2:	2200      	movs	r2, #0
 80016c4:	701a      	strb	r2, [r3, #0]
				}
				if (cmd[0] == 0x13) {			//show ASCII code(s)
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	781b      	ldrb	r3, [r3, #0]
 80016ca:	2b13      	cmp	r3, #19
 80016cc:	d134      	bne.n	8001738 <answer2CPU+0x278>
					imX = cmd[2];
 80016ce:	687b      	ldr	r3, [r7, #4]
 80016d0:	3302      	adds	r3, #2
 80016d2:	781b      	ldrb	r3, [r3, #0]
 80016d4:	001a      	movs	r2, r3
 80016d6:	4b4f      	ldr	r3, [pc, #316]	; (8001814 <answer2CPU+0x354>)
 80016d8:	601a      	str	r2, [r3, #0]
					imY = cmd[3];
 80016da:	687b      	ldr	r3, [r7, #4]
 80016dc:	3303      	adds	r3, #3
 80016de:	781b      	ldrb	r3, [r3, #0]
 80016e0:	001a      	movs	r2, r3
 80016e2:	4b4d      	ldr	r3, [pc, #308]	; (8001818 <answer2CPU+0x358>)
 80016e4:	601a      	str	r2, [r3, #0]
					strLen = cmd[1] -0x03;
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	3301      	adds	r3, #1
 80016ea:	781b      	ldrb	r3, [r3, #0]
 80016ec:	3b03      	subs	r3, #3
 80016ee:	b2da      	uxtb	r2, r3
 80016f0:	4b4a      	ldr	r3, [pc, #296]	; (800181c <answer2CPU+0x35c>)
 80016f2:	701a      	strb	r2, [r3, #0]
					for (i = 0; i <strLen; i++) {
 80016f4:	230e      	movs	r3, #14
 80016f6:	18fb      	adds	r3, r7, r3
 80016f8:	2200      	movs	r2, #0
 80016fa:	701a      	strb	r2, [r3, #0]
 80016fc:	e00f      	b.n	800171e <answer2CPU+0x25e>
					dataASCII[i] = cmd[i+4];
 80016fe:	200e      	movs	r0, #14
 8001700:	183b      	adds	r3, r7, r0
 8001702:	781b      	ldrb	r3, [r3, #0]
 8001704:	3304      	adds	r3, #4
 8001706:	687a      	ldr	r2, [r7, #4]
 8001708:	18d2      	adds	r2, r2, r3
 800170a:	183b      	adds	r3, r7, r0
 800170c:	781b      	ldrb	r3, [r3, #0]
 800170e:	7811      	ldrb	r1, [r2, #0]
 8001710:	4a43      	ldr	r2, [pc, #268]	; (8001820 <answer2CPU+0x360>)
 8001712:	54d1      	strb	r1, [r2, r3]
					for (i = 0; i <strLen; i++) {
 8001714:	183b      	adds	r3, r7, r0
 8001716:	781a      	ldrb	r2, [r3, #0]
 8001718:	183b      	adds	r3, r7, r0
 800171a:	3201      	adds	r2, #1
 800171c:	701a      	strb	r2, [r3, #0]
 800171e:	4b3f      	ldr	r3, [pc, #252]	; (800181c <answer2CPU+0x35c>)
 8001720:	781b      	ldrb	r3, [r3, #0]
 8001722:	220e      	movs	r2, #14
 8001724:	18ba      	adds	r2, r7, r2
 8001726:	7812      	ldrb	r2, [r2, #0]
 8001728:	429a      	cmp	r2, r3
 800172a:	d3e8      	bcc.n	80016fe <answer2CPU+0x23e>
				}
					cmd2Execute=0x13;
 800172c:	4b34      	ldr	r3, [pc, #208]	; (8001800 <answer2CPU+0x340>)
 800172e:	2213      	movs	r2, #19
 8001730:	701a      	strb	r2, [r3, #0]
//					cmd[0]=0xFF;
					bf4me=0x00; //reset BF flag for me
 8001732:	4b37      	ldr	r3, [pc, #220]	; (8001810 <answer2CPU+0x350>)
 8001734:	2200      	movs	r2, #0
 8001736:	701a      	strb	r2, [r3, #0]
				}
				if (cmd[0] == 0x14) {			// 
 8001738:	687b      	ldr	r3, [r7, #4]
 800173a:	781b      	ldrb	r3, [r3, #0]
 800173c:	2b14      	cmp	r3, #20
 800173e:	d10c      	bne.n	800175a <answer2CPU+0x29a>
					numSound = cmd[3];
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	78da      	ldrb	r2, [r3, #3]
 8001744:	4b37      	ldr	r3, [pc, #220]	; (8001824 <answer2CPU+0x364>)
 8001746:	701a      	strb	r2, [r3, #0]
					cmd2Execute=0x14;
 8001748:	4b2d      	ldr	r3, [pc, #180]	; (8001800 <answer2CPU+0x340>)
 800174a:	2214      	movs	r2, #20
 800174c:	701a      	strb	r2, [r3, #0]
					cmd[0]=0xFF;
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	22ff      	movs	r2, #255	; 0xff
 8001752:	701a      	strb	r2, [r3, #0]
					bf4me=0x00; //reset BF flag for me
 8001754:	4b2e      	ldr	r3, [pc, #184]	; (8001810 <answer2CPU+0x350>)
 8001756:	2200      	movs	r2, #0
 8001758:	701a      	strb	r2, [r3, #0]
				}
				if (cmd[0] == 0x15) {
 800175a:	687b      	ldr	r3, [r7, #4]
 800175c:	781b      	ldrb	r3, [r3, #0]
 800175e:	2b15      	cmp	r3, #21
 8001760:	d10d      	bne.n	800177e <answer2CPU+0x2be>
					volume = cmd[2];
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	789a      	ldrb	r2, [r3, #2]
 8001766:	4b30      	ldr	r3, [pc, #192]	; (8001828 <answer2CPU+0x368>)
 8001768:	701a      	strb	r2, [r3, #0]
					contrast = cmd[3];
 800176a:	687b      	ldr	r3, [r7, #4]
 800176c:	78da      	ldrb	r2, [r3, #3]
 800176e:	4b2f      	ldr	r3, [pc, #188]	; (800182c <answer2CPU+0x36c>)
 8001770:	701a      	strb	r2, [r3, #0]
					cmd2Execute=0x15;
 8001772:	4b23      	ldr	r3, [pc, #140]	; (8001800 <answer2CPU+0x340>)
 8001774:	2215      	movs	r2, #21
 8001776:	701a      	strb	r2, [r3, #0]
//					cmd[0]=0xFF;
					bf4me=0x00; //reset BF flag for me
 8001778:	4b25      	ldr	r3, [pc, #148]	; (8001810 <answer2CPU+0x350>)
 800177a:	2200      	movs	r2, #0
 800177c:	701a      	strb	r2, [r3, #0]
				}
				if (cmd[0] == 0x16) {
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	781b      	ldrb	r3, [r3, #0]
 8001782:	2b16      	cmp	r3, #22
 8001784:	d10d      	bne.n	80017a2 <answer2CPU+0x2e2>
					volume = cmd[3];
 8001786:	687b      	ldr	r3, [r7, #4]
 8001788:	78da      	ldrb	r2, [r3, #3]
 800178a:	4b27      	ldr	r3, [pc, #156]	; (8001828 <answer2CPU+0x368>)
 800178c:	701a      	strb	r2, [r3, #0]
					contrast = cmd[4];
 800178e:	687b      	ldr	r3, [r7, #4]
 8001790:	791a      	ldrb	r2, [r3, #4]
 8001792:	4b26      	ldr	r3, [pc, #152]	; (800182c <answer2CPU+0x36c>)
 8001794:	701a      	strb	r2, [r3, #0]
					cmd2Execute=0x16;
 8001796:	4b1a      	ldr	r3, [pc, #104]	; (8001800 <answer2CPU+0x340>)
 8001798:	2216      	movs	r2, #22
 800179a:	701a      	strb	r2, [r3, #0]
//					cmd[0]=0xFF;
					bf4me=0x00; //reset BF flag for me
 800179c:	4b1c      	ldr	r3, [pc, #112]	; (8001810 <answer2CPU+0x350>)
 800179e:	2200      	movs	r2, #0
 80017a0:	701a      	strb	r2, [r3, #0]
				}
//				weoDrawRectangleFilled(0x00, 0x00, 0x7F, 0x7F, 0xFF, Image);
//				USART2->ICR|=USART_ICR_ORECF;
			}
//==========================================================================================================================
			if (cmd[0] == 0x00) { //request of pcb type
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	781b      	ldrb	r3, [r3, #0]
 80017a6:	2b00      	cmp	r3, #0
 80017a8:	d000      	beq.n	80017ac <answer2CPU+0x2ec>
 80017aa:	e099      	b.n	80018e0 <answer2CPU+0x420>
				myLength = 0x14; //20 bytes length answer
 80017ac:	2109      	movs	r1, #9
 80017ae:	187b      	adds	r3, r7, r1
 80017b0:	2214      	movs	r2, #20
 80017b2:	701a      	strb	r2, [r3, #0]
				ans[1] = myLength-0x02;
 80017b4:	187b      	adds	r3, r7, r1
 80017b6:	781b      	ldrb	r3, [r3, #0]
 80017b8:	b29b      	uxth	r3, r3
 80017ba:	3b02      	subs	r3, #2
 80017bc:	b29a      	uxth	r2, r3
 80017be:	4b11      	ldr	r3, [pc, #68]	; (8001804 <answer2CPU+0x344>)
 80017c0:	805a      	strh	r2, [r3, #2]
				for (i = 0; i < 17; i++) {
 80017c2:	230e      	movs	r3, #14
 80017c4:	18fb      	adds	r3, r7, r3
 80017c6:	2200      	movs	r2, #0
 80017c8:	701a      	strb	r2, [r3, #0]
 80017ca:	e010      	b.n	80017ee <answer2CPU+0x32e>
					ans[i + 2] = PCB_type[i];
 80017cc:	200e      	movs	r0, #14
 80017ce:	183b      	adds	r3, r7, r0
 80017d0:	781b      	ldrb	r3, [r3, #0]
 80017d2:	4a17      	ldr	r2, [pc, #92]	; (8001830 <answer2CPU+0x370>)
 80017d4:	5cd1      	ldrb	r1, [r2, r3]
 80017d6:	183b      	adds	r3, r7, r0
 80017d8:	781b      	ldrb	r3, [r3, #0]
 80017da:	1c9a      	adds	r2, r3, #2
 80017dc:	b289      	uxth	r1, r1
 80017de:	4b09      	ldr	r3, [pc, #36]	; (8001804 <answer2CPU+0x344>)
 80017e0:	0052      	lsls	r2, r2, #1
 80017e2:	52d1      	strh	r1, [r2, r3]
				for (i = 0; i < 17; i++) {
 80017e4:	183b      	adds	r3, r7, r0
 80017e6:	781a      	ldrb	r2, [r3, #0]
 80017e8:	183b      	adds	r3, r7, r0
 80017ea:	3201      	adds	r2, #1
 80017ec:	701a      	strb	r2, [r3, #0]
 80017ee:	220e      	movs	r2, #14
 80017f0:	18bb      	adds	r3, r7, r2
 80017f2:	781b      	ldrb	r3, [r3, #0]
 80017f4:	2b10      	cmp	r3, #16
 80017f6:	d9e9      	bls.n	80017cc <answer2CPU+0x30c>
				}
				for (i = 0; i < myLength-1; i++) {	//			PCB TYPE REQUEST
 80017f8:	18bb      	adds	r3, r7, r2
 80017fa:	2200      	movs	r2, #0
 80017fc:	701a      	strb	r2, [r3, #0]
 80017fe:	e02b      	b.n	8001858 <answer2CPU+0x398>
 8001800:	2000345a 	.word	0x2000345a
 8001804:	2000349c 	.word	0x2000349c
 8001808:	40004400 	.word	0x40004400
 800180c:	20003459 	.word	0x20003459
 8001810:	200034b0 	.word	0x200034b0
 8001814:	200032f0 	.word	0x200032f0
 8001818:	20003384 	.word	0x20003384
 800181c:	20003499 	.word	0x20003499
 8001820:	200031a0 	.word	0x200031a0
 8001824:	20003519 	.word	0x20003519
 8001828:	200032ed 	.word	0x200032ed
 800182c:	200033f0 	.word	0x200033f0
 8001830:	20003100 	.word	0x20003100
					myCS = myCS + ans[i];
 8001834:	200e      	movs	r0, #14
 8001836:	183b      	adds	r3, r7, r0
 8001838:	781a      	ldrb	r2, [r3, #0]
 800183a:	4bdb      	ldr	r3, [pc, #876]	; (8001ba8 <answer2CPU+0x6e8>)
 800183c:	0052      	lsls	r2, r2, #1
 800183e:	5ad3      	ldrh	r3, [r2, r3]
 8001840:	b2d9      	uxtb	r1, r3
 8001842:	220d      	movs	r2, #13
 8001844:	18bb      	adds	r3, r7, r2
 8001846:	18ba      	adds	r2, r7, r2
 8001848:	7812      	ldrb	r2, [r2, #0]
 800184a:	188a      	adds	r2, r1, r2
 800184c:	701a      	strb	r2, [r3, #0]
				for (i = 0; i < myLength-1; i++) {	//			PCB TYPE REQUEST
 800184e:	183b      	adds	r3, r7, r0
 8001850:	781a      	ldrb	r2, [r3, #0]
 8001852:	183b      	adds	r3, r7, r0
 8001854:	3201      	adds	r2, #1
 8001856:	701a      	strb	r2, [r3, #0]
 8001858:	230e      	movs	r3, #14
 800185a:	18fb      	adds	r3, r7, r3
 800185c:	781a      	ldrb	r2, [r3, #0]
 800185e:	2009      	movs	r0, #9
 8001860:	183b      	adds	r3, r7, r0
 8001862:	781b      	ldrb	r3, [r3, #0]
 8001864:	3b01      	subs	r3, #1
 8001866:	429a      	cmp	r2, r3
 8001868:	dbe4      	blt.n	8001834 <answer2CPU+0x374>
				}
				myCS = 0 - myCS;
 800186a:	210d      	movs	r1, #13
 800186c:	187b      	adds	r3, r7, r1
 800186e:	187a      	adds	r2, r7, r1
 8001870:	7812      	ldrb	r2, [r2, #0]
 8001872:	4252      	negs	r2, r2
 8001874:	701a      	strb	r2, [r3, #0]
				ans[myLength - 1] = myCS;
 8001876:	183b      	adds	r3, r7, r0
 8001878:	781b      	ldrb	r3, [r3, #0]
 800187a:	1e5a      	subs	r2, r3, #1
 800187c:	187b      	adds	r3, r7, r1
 800187e:	781b      	ldrb	r3, [r3, #0]
 8001880:	b299      	uxth	r1, r3
 8001882:	4bc9      	ldr	r3, [pc, #804]	; (8001ba8 <answer2CPU+0x6e8>)
 8001884:	0052      	lsls	r2, r2, #1
 8001886:	52d1      	strh	r1, [r2, r3]
				while(!(USART2->ISR & USART_ISR_TXE)){};
 8001888:	46c0      	nop			; (mov r8, r8)
 800188a:	4bc8      	ldr	r3, [pc, #800]	; (8001bac <answer2CPU+0x6ec>)
 800188c:	69db      	ldr	r3, [r3, #28]
 800188e:	2280      	movs	r2, #128	; 0x80
 8001890:	4013      	ands	r3, r2
 8001892:	d0fa      	beq.n	800188a <answer2CPU+0x3ca>
				USART2->TDR = ans[0]|0x0100;
 8001894:	4bc4      	ldr	r3, [pc, #784]	; (8001ba8 <answer2CPU+0x6e8>)
 8001896:	881b      	ldrh	r3, [r3, #0]
 8001898:	2280      	movs	r2, #128	; 0x80
 800189a:	0052      	lsls	r2, r2, #1
 800189c:	4313      	orrs	r3, r2
 800189e:	b29a      	uxth	r2, r3
 80018a0:	4bc2      	ldr	r3, [pc, #776]	; (8001bac <answer2CPU+0x6ec>)
 80018a2:	629a      	str	r2, [r3, #40]	; 0x28
				 while(ans[i])
 80018a4:	e014      	b.n	80018d0 <answer2CPU+0x410>
				  {
				    i++;
 80018a6:	210e      	movs	r1, #14
 80018a8:	187b      	adds	r3, r7, r1
 80018aa:	781a      	ldrb	r2, [r3, #0]
 80018ac:	187b      	adds	r3, r7, r1
 80018ae:	3201      	adds	r2, #1
 80018b0:	701a      	strb	r2, [r3, #0]
				    while(!(USART2->ISR & USART_ISR_TXE)){};
 80018b2:	46c0      	nop			; (mov r8, r8)
 80018b4:	4bbd      	ldr	r3, [pc, #756]	; (8001bac <answer2CPU+0x6ec>)
 80018b6:	69db      	ldr	r3, [r3, #28]
 80018b8:	2280      	movs	r2, #128	; 0x80
 80018ba:	4013      	ands	r3, r2
 80018bc:	d0fa      	beq.n	80018b4 <answer2CPU+0x3f4>
				    USART2->TDR = (uint8_t)ans[i];
 80018be:	230e      	movs	r3, #14
 80018c0:	18fb      	adds	r3, r7, r3
 80018c2:	781a      	ldrb	r2, [r3, #0]
 80018c4:	4bb8      	ldr	r3, [pc, #736]	; (8001ba8 <answer2CPU+0x6e8>)
 80018c6:	0052      	lsls	r2, r2, #1
 80018c8:	5ad3      	ldrh	r3, [r2, r3]
 80018ca:	b2da      	uxtb	r2, r3
 80018cc:	4bb7      	ldr	r3, [pc, #732]	; (8001bac <answer2CPU+0x6ec>)
 80018ce:	629a      	str	r2, [r3, #40]	; 0x28
				 while(ans[i])
 80018d0:	230e      	movs	r3, #14
 80018d2:	18fb      	adds	r3, r7, r3
 80018d4:	781a      	ldrb	r2, [r3, #0]
 80018d6:	4bb4      	ldr	r3, [pc, #720]	; (8001ba8 <answer2CPU+0x6e8>)
 80018d8:	0052      	lsls	r2, r2, #1
 80018da:	5ad3      	ldrh	r3, [r2, r3]
 80018dc:	2b00      	cmp	r3, #0
 80018de:	d1e2      	bne.n	80018a6 <answer2CPU+0x3e6>
				  }
//				 cmd2Execute=0x00;
			}
//============================================================================================================================
			if (cmd[0] == 0x01) { //request of pcb revision
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	781b      	ldrb	r3, [r3, #0]
 80018e4:	2b01      	cmp	r3, #1
 80018e6:	d000      	beq.n	80018ea <answer2CPU+0x42a>
 80018e8:	e07f      	b.n	80019ea <answer2CPU+0x52a>
				myLength = 0x0B; //19 bytes length answer
 80018ea:	2109      	movs	r1, #9
 80018ec:	187b      	adds	r3, r7, r1
 80018ee:	220b      	movs	r2, #11
 80018f0:	701a      	strb	r2, [r3, #0]
				ans[1] = myLength-0x02;
 80018f2:	187b      	adds	r3, r7, r1
 80018f4:	781b      	ldrb	r3, [r3, #0]
 80018f6:	b29b      	uxth	r3, r3
 80018f8:	3b02      	subs	r3, #2
 80018fa:	b29a      	uxth	r2, r3
 80018fc:	4baa      	ldr	r3, [pc, #680]	; (8001ba8 <answer2CPU+0x6e8>)
 80018fe:	805a      	strh	r2, [r3, #2]
				for (i = 0; i < 17; i++) {
 8001900:	230e      	movs	r3, #14
 8001902:	18fb      	adds	r3, r7, r3
 8001904:	2200      	movs	r2, #0
 8001906:	701a      	strb	r2, [r3, #0]
 8001908:	e010      	b.n	800192c <answer2CPU+0x46c>
					ans[i + 2] = PCB_rev[i];
 800190a:	200e      	movs	r0, #14
 800190c:	183b      	adds	r3, r7, r0
 800190e:	781b      	ldrb	r3, [r3, #0]
 8001910:	4aa7      	ldr	r2, [pc, #668]	; (8001bb0 <answer2CPU+0x6f0>)
 8001912:	5cd1      	ldrb	r1, [r2, r3]
 8001914:	183b      	adds	r3, r7, r0
 8001916:	781b      	ldrb	r3, [r3, #0]
 8001918:	1c9a      	adds	r2, r3, #2
 800191a:	b289      	uxth	r1, r1
 800191c:	4ba2      	ldr	r3, [pc, #648]	; (8001ba8 <answer2CPU+0x6e8>)
 800191e:	0052      	lsls	r2, r2, #1
 8001920:	52d1      	strh	r1, [r2, r3]
				for (i = 0; i < 17; i++) {
 8001922:	183b      	adds	r3, r7, r0
 8001924:	781a      	ldrb	r2, [r3, #0]
 8001926:	183b      	adds	r3, r7, r0
 8001928:	3201      	adds	r2, #1
 800192a:	701a      	strb	r2, [r3, #0]
 800192c:	220e      	movs	r2, #14
 800192e:	18bb      	adds	r3, r7, r2
 8001930:	781b      	ldrb	r3, [r3, #0]
 8001932:	2b10      	cmp	r3, #16
 8001934:	d9e9      	bls.n	800190a <answer2CPU+0x44a>
				}
				for (i = 0; i < myLength-1; i++) {//			PCB REVISION REQUEST
 8001936:	18bb      	adds	r3, r7, r2
 8001938:	2200      	movs	r2, #0
 800193a:	701a      	strb	r2, [r3, #0]
 800193c:	e011      	b.n	8001962 <answer2CPU+0x4a2>
					myCS = myCS + ans[i];
 800193e:	200e      	movs	r0, #14
 8001940:	183b      	adds	r3, r7, r0
 8001942:	781a      	ldrb	r2, [r3, #0]
 8001944:	4b98      	ldr	r3, [pc, #608]	; (8001ba8 <answer2CPU+0x6e8>)
 8001946:	0052      	lsls	r2, r2, #1
 8001948:	5ad3      	ldrh	r3, [r2, r3]
 800194a:	b2d9      	uxtb	r1, r3
 800194c:	220d      	movs	r2, #13
 800194e:	18bb      	adds	r3, r7, r2
 8001950:	18ba      	adds	r2, r7, r2
 8001952:	7812      	ldrb	r2, [r2, #0]
 8001954:	188a      	adds	r2, r1, r2
 8001956:	701a      	strb	r2, [r3, #0]
				for (i = 0; i < myLength-1; i++) {//			PCB REVISION REQUEST
 8001958:	183b      	adds	r3, r7, r0
 800195a:	781a      	ldrb	r2, [r3, #0]
 800195c:	183b      	adds	r3, r7, r0
 800195e:	3201      	adds	r2, #1
 8001960:	701a      	strb	r2, [r3, #0]
 8001962:	230e      	movs	r3, #14
 8001964:	18fb      	adds	r3, r7, r3
 8001966:	781a      	ldrb	r2, [r3, #0]
 8001968:	2009      	movs	r0, #9
 800196a:	183b      	adds	r3, r7, r0
 800196c:	781b      	ldrb	r3, [r3, #0]
 800196e:	3b01      	subs	r3, #1
 8001970:	429a      	cmp	r2, r3
 8001972:	dbe4      	blt.n	800193e <answer2CPU+0x47e>
				}
				myCS = 0 - myCS;
 8001974:	210d      	movs	r1, #13
 8001976:	187b      	adds	r3, r7, r1
 8001978:	187a      	adds	r2, r7, r1
 800197a:	7812      	ldrb	r2, [r2, #0]
 800197c:	4252      	negs	r2, r2
 800197e:	701a      	strb	r2, [r3, #0]
				ans[myLength - 1] = myCS;
 8001980:	183b      	adds	r3, r7, r0
 8001982:	781b      	ldrb	r3, [r3, #0]
 8001984:	1e5a      	subs	r2, r3, #1
 8001986:	187b      	adds	r3, r7, r1
 8001988:	781b      	ldrb	r3, [r3, #0]
 800198a:	b299      	uxth	r1, r3
 800198c:	4b86      	ldr	r3, [pc, #536]	; (8001ba8 <answer2CPU+0x6e8>)
 800198e:	0052      	lsls	r2, r2, #1
 8001990:	52d1      	strh	r1, [r2, r3]
				while(!(USART2->ISR & USART_ISR_TXE)){};
 8001992:	46c0      	nop			; (mov r8, r8)
 8001994:	4b85      	ldr	r3, [pc, #532]	; (8001bac <answer2CPU+0x6ec>)
 8001996:	69db      	ldr	r3, [r3, #28]
 8001998:	2280      	movs	r2, #128	; 0x80
 800199a:	4013      	ands	r3, r2
 800199c:	d0fa      	beq.n	8001994 <answer2CPU+0x4d4>
				USART2->TDR = ans[0]|0x0100;
 800199e:	4b82      	ldr	r3, [pc, #520]	; (8001ba8 <answer2CPU+0x6e8>)
 80019a0:	881b      	ldrh	r3, [r3, #0]
 80019a2:	2280      	movs	r2, #128	; 0x80
 80019a4:	0052      	lsls	r2, r2, #1
 80019a6:	4313      	orrs	r3, r2
 80019a8:	b29a      	uxth	r2, r3
 80019aa:	4b80      	ldr	r3, [pc, #512]	; (8001bac <answer2CPU+0x6ec>)
 80019ac:	629a      	str	r2, [r3, #40]	; 0x28
				 while(ans[i])
 80019ae:	e014      	b.n	80019da <answer2CPU+0x51a>
					  {
					    i++;
 80019b0:	210e      	movs	r1, #14
 80019b2:	187b      	adds	r3, r7, r1
 80019b4:	781a      	ldrb	r2, [r3, #0]
 80019b6:	187b      	adds	r3, r7, r1
 80019b8:	3201      	adds	r2, #1
 80019ba:	701a      	strb	r2, [r3, #0]
					    while(!(USART2->ISR & USART_ISR_TXE)){};
 80019bc:	46c0      	nop			; (mov r8, r8)
 80019be:	4b7b      	ldr	r3, [pc, #492]	; (8001bac <answer2CPU+0x6ec>)
 80019c0:	69db      	ldr	r3, [r3, #28]
 80019c2:	2280      	movs	r2, #128	; 0x80
 80019c4:	4013      	ands	r3, r2
 80019c6:	d0fa      	beq.n	80019be <answer2CPU+0x4fe>
					    USART2->TDR = (uint8_t)ans[i];
 80019c8:	230e      	movs	r3, #14
 80019ca:	18fb      	adds	r3, r7, r3
 80019cc:	781a      	ldrb	r2, [r3, #0]
 80019ce:	4b76      	ldr	r3, [pc, #472]	; (8001ba8 <answer2CPU+0x6e8>)
 80019d0:	0052      	lsls	r2, r2, #1
 80019d2:	5ad3      	ldrh	r3, [r2, r3]
 80019d4:	b2da      	uxtb	r2, r3
 80019d6:	4b75      	ldr	r3, [pc, #468]	; (8001bac <answer2CPU+0x6ec>)
 80019d8:	629a      	str	r2, [r3, #40]	; 0x28
				 while(ans[i])
 80019da:	230e      	movs	r3, #14
 80019dc:	18fb      	adds	r3, r7, r3
 80019de:	781a      	ldrb	r2, [r3, #0]
 80019e0:	4b71      	ldr	r3, [pc, #452]	; (8001ba8 <answer2CPU+0x6e8>)
 80019e2:	0052      	lsls	r2, r2, #1
 80019e4:	5ad3      	ldrh	r3, [r2, r3]
 80019e6:	2b00      	cmp	r3, #0
 80019e8:	d1e2      	bne.n	80019b0 <answer2CPU+0x4f0>
					  }
//				 cmd2Execute=0x01;
			}
//================================================================================================================================
			if (cmd[0] == 0x02) { //request of emitter SN
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	781b      	ldrb	r3, [r3, #0]
 80019ee:	2b02      	cmp	r3, #2
 80019f0:	d000      	beq.n	80019f4 <answer2CPU+0x534>
 80019f2:	e07f      	b.n	8001af4 <answer2CPU+0x634>
				myLength = 0x13; //19 bytes length answer
 80019f4:	2109      	movs	r1, #9
 80019f6:	187b      	adds	r3, r7, r1
 80019f8:	2213      	movs	r2, #19
 80019fa:	701a      	strb	r2, [r3, #0]
				ans[1] = myLength-0x02;
 80019fc:	187b      	adds	r3, r7, r1
 80019fe:	781b      	ldrb	r3, [r3, #0]
 8001a00:	b29b      	uxth	r3, r3
 8001a02:	3b02      	subs	r3, #2
 8001a04:	b29a      	uxth	r2, r3
 8001a06:	4b68      	ldr	r3, [pc, #416]	; (8001ba8 <answer2CPU+0x6e8>)
 8001a08:	805a      	strh	r2, [r3, #2]
				for (i = 0; i < 17; i++) {
 8001a0a:	230e      	movs	r3, #14
 8001a0c:	18fb      	adds	r3, r7, r3
 8001a0e:	2200      	movs	r2, #0
 8001a10:	701a      	strb	r2, [r3, #0]
 8001a12:	e010      	b.n	8001a36 <answer2CPU+0x576>
					ans[i + 2] = EmitterSN[i];
 8001a14:	200e      	movs	r0, #14
 8001a16:	183b      	adds	r3, r7, r0
 8001a18:	781b      	ldrb	r3, [r3, #0]
 8001a1a:	4a66      	ldr	r2, [pc, #408]	; (8001bb4 <answer2CPU+0x6f4>)
 8001a1c:	5cd1      	ldrb	r1, [r2, r3]
 8001a1e:	183b      	adds	r3, r7, r0
 8001a20:	781b      	ldrb	r3, [r3, #0]
 8001a22:	1c9a      	adds	r2, r3, #2
 8001a24:	b289      	uxth	r1, r1
 8001a26:	4b60      	ldr	r3, [pc, #384]	; (8001ba8 <answer2CPU+0x6e8>)
 8001a28:	0052      	lsls	r2, r2, #1
 8001a2a:	52d1      	strh	r1, [r2, r3]
				for (i = 0; i < 17; i++) {
 8001a2c:	183b      	adds	r3, r7, r0
 8001a2e:	781a      	ldrb	r2, [r3, #0]
 8001a30:	183b      	adds	r3, r7, r0
 8001a32:	3201      	adds	r2, #1
 8001a34:	701a      	strb	r2, [r3, #0]
 8001a36:	220e      	movs	r2, #14
 8001a38:	18bb      	adds	r3, r7, r2
 8001a3a:	781b      	ldrb	r3, [r3, #0]
 8001a3c:	2b10      	cmp	r3, #16
 8001a3e:	d9e9      	bls.n	8001a14 <answer2CPU+0x554>
				}
				for (i = 0; i < myLength-1; i++) {//			EMITTER SN REQUEST
 8001a40:	18bb      	adds	r3, r7, r2
 8001a42:	2200      	movs	r2, #0
 8001a44:	701a      	strb	r2, [r3, #0]
 8001a46:	e011      	b.n	8001a6c <answer2CPU+0x5ac>
					myCS = myCS + ans[i];
 8001a48:	200e      	movs	r0, #14
 8001a4a:	183b      	adds	r3, r7, r0
 8001a4c:	781a      	ldrb	r2, [r3, #0]
 8001a4e:	4b56      	ldr	r3, [pc, #344]	; (8001ba8 <answer2CPU+0x6e8>)
 8001a50:	0052      	lsls	r2, r2, #1
 8001a52:	5ad3      	ldrh	r3, [r2, r3]
 8001a54:	b2d9      	uxtb	r1, r3
 8001a56:	220d      	movs	r2, #13
 8001a58:	18bb      	adds	r3, r7, r2
 8001a5a:	18ba      	adds	r2, r7, r2
 8001a5c:	7812      	ldrb	r2, [r2, #0]
 8001a5e:	188a      	adds	r2, r1, r2
 8001a60:	701a      	strb	r2, [r3, #0]
				for (i = 0; i < myLength-1; i++) {//			EMITTER SN REQUEST
 8001a62:	183b      	adds	r3, r7, r0
 8001a64:	781a      	ldrb	r2, [r3, #0]
 8001a66:	183b      	adds	r3, r7, r0
 8001a68:	3201      	adds	r2, #1
 8001a6a:	701a      	strb	r2, [r3, #0]
 8001a6c:	230e      	movs	r3, #14
 8001a6e:	18fb      	adds	r3, r7, r3
 8001a70:	781a      	ldrb	r2, [r3, #0]
 8001a72:	2009      	movs	r0, #9
 8001a74:	183b      	adds	r3, r7, r0
 8001a76:	781b      	ldrb	r3, [r3, #0]
 8001a78:	3b01      	subs	r3, #1
 8001a7a:	429a      	cmp	r2, r3
 8001a7c:	dbe4      	blt.n	8001a48 <answer2CPU+0x588>
				}
				myCS = 0 - myCS;
 8001a7e:	210d      	movs	r1, #13
 8001a80:	187b      	adds	r3, r7, r1
 8001a82:	187a      	adds	r2, r7, r1
 8001a84:	7812      	ldrb	r2, [r2, #0]
 8001a86:	4252      	negs	r2, r2
 8001a88:	701a      	strb	r2, [r3, #0]
				ans[myLength - 1] = myCS;
 8001a8a:	183b      	adds	r3, r7, r0
 8001a8c:	781b      	ldrb	r3, [r3, #0]
 8001a8e:	1e5a      	subs	r2, r3, #1
 8001a90:	187b      	adds	r3, r7, r1
 8001a92:	781b      	ldrb	r3, [r3, #0]
 8001a94:	b299      	uxth	r1, r3
 8001a96:	4b44      	ldr	r3, [pc, #272]	; (8001ba8 <answer2CPU+0x6e8>)
 8001a98:	0052      	lsls	r2, r2, #1
 8001a9a:	52d1      	strh	r1, [r2, r3]
				while(!(USART2->ISR & USART_ISR_TXE)){};
 8001a9c:	46c0      	nop			; (mov r8, r8)
 8001a9e:	4b43      	ldr	r3, [pc, #268]	; (8001bac <answer2CPU+0x6ec>)
 8001aa0:	69db      	ldr	r3, [r3, #28]
 8001aa2:	2280      	movs	r2, #128	; 0x80
 8001aa4:	4013      	ands	r3, r2
 8001aa6:	d0fa      	beq.n	8001a9e <answer2CPU+0x5de>
				USART2->TDR = ans[0]|0x0100;
 8001aa8:	4b3f      	ldr	r3, [pc, #252]	; (8001ba8 <answer2CPU+0x6e8>)
 8001aaa:	881b      	ldrh	r3, [r3, #0]
 8001aac:	2280      	movs	r2, #128	; 0x80
 8001aae:	0052      	lsls	r2, r2, #1
 8001ab0:	4313      	orrs	r3, r2
 8001ab2:	b29a      	uxth	r2, r3
 8001ab4:	4b3d      	ldr	r3, [pc, #244]	; (8001bac <answer2CPU+0x6ec>)
 8001ab6:	629a      	str	r2, [r3, #40]	; 0x28
				while(ans[i])
 8001ab8:	e014      	b.n	8001ae4 <answer2CPU+0x624>
				  {
				    i++;
 8001aba:	210e      	movs	r1, #14
 8001abc:	187b      	adds	r3, r7, r1
 8001abe:	781a      	ldrb	r2, [r3, #0]
 8001ac0:	187b      	adds	r3, r7, r1
 8001ac2:	3201      	adds	r2, #1
 8001ac4:	701a      	strb	r2, [r3, #0]
				    while(!(USART2->ISR & USART_ISR_TXE)){};
 8001ac6:	46c0      	nop			; (mov r8, r8)
 8001ac8:	4b38      	ldr	r3, [pc, #224]	; (8001bac <answer2CPU+0x6ec>)
 8001aca:	69db      	ldr	r3, [r3, #28]
 8001acc:	2280      	movs	r2, #128	; 0x80
 8001ace:	4013      	ands	r3, r2
 8001ad0:	d0fa      	beq.n	8001ac8 <answer2CPU+0x608>
				    	USART2->TDR = (uint8_t)ans[i];
 8001ad2:	230e      	movs	r3, #14
 8001ad4:	18fb      	adds	r3, r7, r3
 8001ad6:	781a      	ldrb	r2, [r3, #0]
 8001ad8:	4b33      	ldr	r3, [pc, #204]	; (8001ba8 <answer2CPU+0x6e8>)
 8001ada:	0052      	lsls	r2, r2, #1
 8001adc:	5ad3      	ldrh	r3, [r2, r3]
 8001ade:	b2da      	uxtb	r2, r3
 8001ae0:	4b32      	ldr	r3, [pc, #200]	; (8001bac <answer2CPU+0x6ec>)
 8001ae2:	629a      	str	r2, [r3, #40]	; 0x28
				while(ans[i])
 8001ae4:	230e      	movs	r3, #14
 8001ae6:	18fb      	adds	r3, r7, r3
 8001ae8:	781a      	ldrb	r2, [r3, #0]
 8001aea:	4b2f      	ldr	r3, [pc, #188]	; (8001ba8 <answer2CPU+0x6e8>)
 8001aec:	0052      	lsls	r2, r2, #1
 8001aee:	5ad3      	ldrh	r3, [r2, r3]
 8001af0:	2b00      	cmp	r3, #0
 8001af2:	d1e2      	bne.n	8001aba <answer2CPU+0x5fa>
				  }
//				cmd2Execute=0x02;
			}
//===============================================================================================================================
			if (cmd[0] == 0x03) { //request of current consumption
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	781b      	ldrb	r3, [r3, #0]
 8001af8:	2b03      	cmp	r3, #3
 8001afa:	d000      	beq.n	8001afe <answer2CPU+0x63e>
 8001afc:	e07b      	b.n	8001bf6 <answer2CPU+0x736>
				myLength = 0x04; //4 bytes length answer
 8001afe:	2109      	movs	r1, #9
 8001b00:	187b      	adds	r3, r7, r1
 8001b02:	2204      	movs	r2, #4
 8001b04:	701a      	strb	r2, [r3, #0]
				ans[1] = myLength-0x02;
 8001b06:	187b      	adds	r3, r7, r1
 8001b08:	781b      	ldrb	r3, [r3, #0]
 8001b0a:	b29b      	uxth	r3, r3
 8001b0c:	3b02      	subs	r3, #2
 8001b0e:	b29a      	uxth	r2, r3
 8001b10:	4b25      	ldr	r3, [pc, #148]	; (8001ba8 <answer2CPU+0x6e8>)
 8001b12:	805a      	strh	r2, [r3, #2]
				ans[2] = currentConsumption;
 8001b14:	4b28      	ldr	r3, [pc, #160]	; (8001bb8 <answer2CPU+0x6f8>)
 8001b16:	781b      	ldrb	r3, [r3, #0]
 8001b18:	b29a      	uxth	r2, r3
 8001b1a:	4b23      	ldr	r3, [pc, #140]	; (8001ba8 <answer2CPU+0x6e8>)
 8001b1c:	809a      	strh	r2, [r3, #4]
				ans[3] = myCS;
 8001b1e:	230d      	movs	r3, #13
 8001b20:	18fb      	adds	r3, r7, r3
 8001b22:	781b      	ldrb	r3, [r3, #0]
 8001b24:	b29a      	uxth	r2, r3
 8001b26:	4b20      	ldr	r3, [pc, #128]	; (8001ba8 <answer2CPU+0x6e8>)
 8001b28:	80da      	strh	r2, [r3, #6]
				for (i = 0; i < myLength-1; i++) {
 8001b2a:	230e      	movs	r3, #14
 8001b2c:	18fb      	adds	r3, r7, r3
 8001b2e:	2200      	movs	r2, #0
 8001b30:	701a      	strb	r2, [r3, #0]
 8001b32:	e011      	b.n	8001b58 <answer2CPU+0x698>
					myCS = myCS + ans[i];     //    CURRENT CONSUMPTION REQUEST
 8001b34:	200e      	movs	r0, #14
 8001b36:	183b      	adds	r3, r7, r0
 8001b38:	781a      	ldrb	r2, [r3, #0]
 8001b3a:	4b1b      	ldr	r3, [pc, #108]	; (8001ba8 <answer2CPU+0x6e8>)
 8001b3c:	0052      	lsls	r2, r2, #1
 8001b3e:	5ad3      	ldrh	r3, [r2, r3]
 8001b40:	b2d9      	uxtb	r1, r3
 8001b42:	220d      	movs	r2, #13
 8001b44:	18bb      	adds	r3, r7, r2
 8001b46:	18ba      	adds	r2, r7, r2
 8001b48:	7812      	ldrb	r2, [r2, #0]
 8001b4a:	188a      	adds	r2, r1, r2
 8001b4c:	701a      	strb	r2, [r3, #0]
				for (i = 0; i < myLength-1; i++) {
 8001b4e:	183b      	adds	r3, r7, r0
 8001b50:	781a      	ldrb	r2, [r3, #0]
 8001b52:	183b      	adds	r3, r7, r0
 8001b54:	3201      	adds	r2, #1
 8001b56:	701a      	strb	r2, [r3, #0]
 8001b58:	230e      	movs	r3, #14
 8001b5a:	18fb      	adds	r3, r7, r3
 8001b5c:	781a      	ldrb	r2, [r3, #0]
 8001b5e:	2009      	movs	r0, #9
 8001b60:	183b      	adds	r3, r7, r0
 8001b62:	781b      	ldrb	r3, [r3, #0]
 8001b64:	3b01      	subs	r3, #1
 8001b66:	429a      	cmp	r2, r3
 8001b68:	dbe4      	blt.n	8001b34 <answer2CPU+0x674>
				}
				myCS = 0 - myCS;
 8001b6a:	210d      	movs	r1, #13
 8001b6c:	187b      	adds	r3, r7, r1
 8001b6e:	187a      	adds	r2, r7, r1
 8001b70:	7812      	ldrb	r2, [r2, #0]
 8001b72:	4252      	negs	r2, r2
 8001b74:	701a      	strb	r2, [r3, #0]
				ans[myLength - 1] = myCS;
 8001b76:	183b      	adds	r3, r7, r0
 8001b78:	781b      	ldrb	r3, [r3, #0]
 8001b7a:	1e5a      	subs	r2, r3, #1
 8001b7c:	187b      	adds	r3, r7, r1
 8001b7e:	781b      	ldrb	r3, [r3, #0]
 8001b80:	b299      	uxth	r1, r3
 8001b82:	4b09      	ldr	r3, [pc, #36]	; (8001ba8 <answer2CPU+0x6e8>)
 8001b84:	0052      	lsls	r2, r2, #1
 8001b86:	52d1      	strh	r1, [r2, r3]
				while(!(USART2->ISR & USART_ISR_TXE)){};
 8001b88:	46c0      	nop			; (mov r8, r8)
 8001b8a:	4b08      	ldr	r3, [pc, #32]	; (8001bac <answer2CPU+0x6ec>)
 8001b8c:	69db      	ldr	r3, [r3, #28]
 8001b8e:	2280      	movs	r2, #128	; 0x80
 8001b90:	4013      	ands	r3, r2
 8001b92:	d0fa      	beq.n	8001b8a <answer2CPU+0x6ca>
					USART2->TDR = ans[0]|0x0100;
 8001b94:	4b04      	ldr	r3, [pc, #16]	; (8001ba8 <answer2CPU+0x6e8>)
 8001b96:	881b      	ldrh	r3, [r3, #0]
 8001b98:	2280      	movs	r2, #128	; 0x80
 8001b9a:	0052      	lsls	r2, r2, #1
 8001b9c:	4313      	orrs	r3, r2
 8001b9e:	b29a      	uxth	r2, r3
 8001ba0:	4b02      	ldr	r3, [pc, #8]	; (8001bac <answer2CPU+0x6ec>)
 8001ba2:	629a      	str	r2, [r3, #40]	; 0x28
					while(ans[i])
 8001ba4:	e01f      	b.n	8001be6 <answer2CPU+0x726>
 8001ba6:	46c0      	nop			; (mov r8, r8)
 8001ba8:	2000349c 	.word	0x2000349c
 8001bac:	40004400 	.word	0x40004400
 8001bb0:	20003114 	.word	0x20003114
 8001bb4:	20003120 	.word	0x20003120
 8001bb8:	2000311c 	.word	0x2000311c
						{
						  i++;
 8001bbc:	210e      	movs	r1, #14
 8001bbe:	187b      	adds	r3, r7, r1
 8001bc0:	781a      	ldrb	r2, [r3, #0]
 8001bc2:	187b      	adds	r3, r7, r1
 8001bc4:	3201      	adds	r2, #1
 8001bc6:	701a      	strb	r2, [r3, #0]
						  while(!(USART2->ISR & USART_ISR_TXE)){};
 8001bc8:	46c0      	nop			; (mov r8, r8)
 8001bca:	4b4e      	ldr	r3, [pc, #312]	; (8001d04 <answer2CPU+0x844>)
 8001bcc:	69db      	ldr	r3, [r3, #28]
 8001bce:	2280      	movs	r2, #128	; 0x80
 8001bd0:	4013      	ands	r3, r2
 8001bd2:	d0fa      	beq.n	8001bca <answer2CPU+0x70a>
						     USART2->TDR = (uint8_t)ans[i];
 8001bd4:	230e      	movs	r3, #14
 8001bd6:	18fb      	adds	r3, r7, r3
 8001bd8:	781a      	ldrb	r2, [r3, #0]
 8001bda:	4b4b      	ldr	r3, [pc, #300]	; (8001d08 <answer2CPU+0x848>)
 8001bdc:	0052      	lsls	r2, r2, #1
 8001bde:	5ad3      	ldrh	r3, [r2, r3]
 8001be0:	b2da      	uxtb	r2, r3
 8001be2:	4b48      	ldr	r3, [pc, #288]	; (8001d04 <answer2CPU+0x844>)
 8001be4:	629a      	str	r2, [r3, #40]	; 0x28
					while(ans[i])
 8001be6:	230e      	movs	r3, #14
 8001be8:	18fb      	adds	r3, r7, r3
 8001bea:	781a      	ldrb	r2, [r3, #0]
 8001bec:	4b46      	ldr	r3, [pc, #280]	; (8001d08 <answer2CPU+0x848>)
 8001bee:	0052      	lsls	r2, r2, #1
 8001bf0:	5ad3      	ldrh	r3, [r2, r3]
 8001bf2:	2b00      	cmp	r3, #0
 8001bf4:	d1e2      	bne.n	8001bbc <answer2CPU+0x6fc>
						}
//					cmd2Execute=0x03;
			}
			if (cmd[0] == 0x04) { //request of current consumption
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	781b      	ldrb	r3, [r3, #0]
 8001bfa:	2b04      	cmp	r3, #4
 8001bfc:	d000      	beq.n	8001c00 <answer2CPU+0x740>
 8001bfe:	e076      	b.n	8001cee <answer2CPU+0x82e>
				myLength = 0x04; //4 bytes length answer
 8001c00:	2109      	movs	r1, #9
 8001c02:	187b      	adds	r3, r7, r1
 8001c04:	2204      	movs	r2, #4
 8001c06:	701a      	strb	r2, [r3, #0]
				ans[1] = myLength-0x02;
 8001c08:	187b      	adds	r3, r7, r1
 8001c0a:	781b      	ldrb	r3, [r3, #0]
 8001c0c:	b29b      	uxth	r3, r3
 8001c0e:	3b02      	subs	r3, #2
 8001c10:	b29a      	uxth	r2, r3
 8001c12:	4b3d      	ldr	r3, [pc, #244]	; (8001d08 <answer2CPU+0x848>)
 8001c14:	805a      	strh	r2, [r3, #2]
				uartSpeed = cmd[2];
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	3302      	adds	r3, #2
 8001c1a:	781b      	ldrb	r3, [r3, #0]
 8001c1c:	001a      	movs	r2, r3
 8001c1e:	4b3b      	ldr	r3, [pc, #236]	; (8001d0c <answer2CPU+0x84c>)
 8001c20:	601a      	str	r2, [r3, #0]
				ans[2] = currentUARTspeed;
 8001c22:	4b3b      	ldr	r3, [pc, #236]	; (8001d10 <answer2CPU+0x850>)
 8001c24:	781b      	ldrb	r3, [r3, #0]
 8001c26:	b29a      	uxth	r2, r3
 8001c28:	4b37      	ldr	r3, [pc, #220]	; (8001d08 <answer2CPU+0x848>)
 8001c2a:	809a      	strh	r2, [r3, #4]
				ans[3] = myCS;
 8001c2c:	230d      	movs	r3, #13
 8001c2e:	18fb      	adds	r3, r7, r3
 8001c30:	781b      	ldrb	r3, [r3, #0]
 8001c32:	b29a      	uxth	r2, r3
 8001c34:	4b34      	ldr	r3, [pc, #208]	; (8001d08 <answer2CPU+0x848>)
 8001c36:	80da      	strh	r2, [r3, #6]
				for (i = 0; i < myLength-1; i++) {
 8001c38:	230e      	movs	r3, #14
 8001c3a:	18fb      	adds	r3, r7, r3
 8001c3c:	2200      	movs	r2, #0
 8001c3e:	701a      	strb	r2, [r3, #0]
 8001c40:	e011      	b.n	8001c66 <answer2CPU+0x7a6>
					myCS = myCS + ans[i];     //    CURRENT CONSUMPTION REQUEST
 8001c42:	200e      	movs	r0, #14
 8001c44:	183b      	adds	r3, r7, r0
 8001c46:	781a      	ldrb	r2, [r3, #0]
 8001c48:	4b2f      	ldr	r3, [pc, #188]	; (8001d08 <answer2CPU+0x848>)
 8001c4a:	0052      	lsls	r2, r2, #1
 8001c4c:	5ad3      	ldrh	r3, [r2, r3]
 8001c4e:	b2d9      	uxtb	r1, r3
 8001c50:	220d      	movs	r2, #13
 8001c52:	18bb      	adds	r3, r7, r2
 8001c54:	18ba      	adds	r2, r7, r2
 8001c56:	7812      	ldrb	r2, [r2, #0]
 8001c58:	188a      	adds	r2, r1, r2
 8001c5a:	701a      	strb	r2, [r3, #0]
				for (i = 0; i < myLength-1; i++) {
 8001c5c:	183b      	adds	r3, r7, r0
 8001c5e:	781a      	ldrb	r2, [r3, #0]
 8001c60:	183b      	adds	r3, r7, r0
 8001c62:	3201      	adds	r2, #1
 8001c64:	701a      	strb	r2, [r3, #0]
 8001c66:	230e      	movs	r3, #14
 8001c68:	18fb      	adds	r3, r7, r3
 8001c6a:	781a      	ldrb	r2, [r3, #0]
 8001c6c:	2009      	movs	r0, #9
 8001c6e:	183b      	adds	r3, r7, r0
 8001c70:	781b      	ldrb	r3, [r3, #0]
 8001c72:	3b01      	subs	r3, #1
 8001c74:	429a      	cmp	r2, r3
 8001c76:	dbe4      	blt.n	8001c42 <answer2CPU+0x782>
				}
				myCS = 0 - myCS;
 8001c78:	210d      	movs	r1, #13
 8001c7a:	187b      	adds	r3, r7, r1
 8001c7c:	187a      	adds	r2, r7, r1
 8001c7e:	7812      	ldrb	r2, [r2, #0]
 8001c80:	4252      	negs	r2, r2
 8001c82:	701a      	strb	r2, [r3, #0]
				ans[myLength - 1] = myCS;
 8001c84:	183b      	adds	r3, r7, r0
 8001c86:	781b      	ldrb	r3, [r3, #0]
 8001c88:	1e5a      	subs	r2, r3, #1
 8001c8a:	187b      	adds	r3, r7, r1
 8001c8c:	781b      	ldrb	r3, [r3, #0]
 8001c8e:	b299      	uxth	r1, r3
 8001c90:	4b1d      	ldr	r3, [pc, #116]	; (8001d08 <answer2CPU+0x848>)
 8001c92:	0052      	lsls	r2, r2, #1
 8001c94:	52d1      	strh	r1, [r2, r3]
				while(!(USART2->ISR & USART_ISR_TXE)){};
 8001c96:	46c0      	nop			; (mov r8, r8)
 8001c98:	4b1a      	ldr	r3, [pc, #104]	; (8001d04 <answer2CPU+0x844>)
 8001c9a:	69db      	ldr	r3, [r3, #28]
 8001c9c:	2280      	movs	r2, #128	; 0x80
 8001c9e:	4013      	ands	r3, r2
 8001ca0:	d0fa      	beq.n	8001c98 <answer2CPU+0x7d8>
				USART2->TDR = ans[0]|0x0100;
 8001ca2:	4b19      	ldr	r3, [pc, #100]	; (8001d08 <answer2CPU+0x848>)
 8001ca4:	881b      	ldrh	r3, [r3, #0]
 8001ca6:	2280      	movs	r2, #128	; 0x80
 8001ca8:	0052      	lsls	r2, r2, #1
 8001caa:	4313      	orrs	r3, r2
 8001cac:	b29a      	uxth	r2, r3
 8001cae:	4b15      	ldr	r3, [pc, #84]	; (8001d04 <answer2CPU+0x844>)
 8001cb0:	629a      	str	r2, [r3, #40]	; 0x28
				while(ans[i])
 8001cb2:	e014      	b.n	8001cde <answer2CPU+0x81e>
				{
				  i++;
 8001cb4:	210e      	movs	r1, #14
 8001cb6:	187b      	adds	r3, r7, r1
 8001cb8:	781a      	ldrb	r2, [r3, #0]
 8001cba:	187b      	adds	r3, r7, r1
 8001cbc:	3201      	adds	r2, #1
 8001cbe:	701a      	strb	r2, [r3, #0]
				  while(!(USART2->ISR & USART_ISR_TXE)){};
 8001cc0:	46c0      	nop			; (mov r8, r8)
 8001cc2:	4b10      	ldr	r3, [pc, #64]	; (8001d04 <answer2CPU+0x844>)
 8001cc4:	69db      	ldr	r3, [r3, #28]
 8001cc6:	2280      	movs	r2, #128	; 0x80
 8001cc8:	4013      	ands	r3, r2
 8001cca:	d0fa      	beq.n	8001cc2 <answer2CPU+0x802>
				  USART2->TDR = (uint8_t)ans[i];
 8001ccc:	230e      	movs	r3, #14
 8001cce:	18fb      	adds	r3, r7, r3
 8001cd0:	781a      	ldrb	r2, [r3, #0]
 8001cd2:	4b0d      	ldr	r3, [pc, #52]	; (8001d08 <answer2CPU+0x848>)
 8001cd4:	0052      	lsls	r2, r2, #1
 8001cd6:	5ad3      	ldrh	r3, [r2, r3]
 8001cd8:	b2da      	uxtb	r2, r3
 8001cda:	4b0a      	ldr	r3, [pc, #40]	; (8001d04 <answer2CPU+0x844>)
 8001cdc:	629a      	str	r2, [r3, #40]	; 0x28
				while(ans[i])
 8001cde:	230e      	movs	r3, #14
 8001ce0:	18fb      	adds	r3, r7, r3
 8001ce2:	781a      	ldrb	r2, [r3, #0]
 8001ce4:	4b08      	ldr	r3, [pc, #32]	; (8001d08 <answer2CPU+0x848>)
 8001ce6:	0052      	lsls	r2, r2, #1
 8001ce8:	5ad3      	ldrh	r3, [r2, r3]
 8001cea:	2b00      	cmp	r3, #0
 8001cec:	d1e2      	bne.n	8001cb4 <answer2CPU+0x7f4>
				}
//				cmd2Execute=0x04;
			}
//			weoDrawRectangleFilled(0x00, 0x00, 0x7F, 0x7F, 0xFF, coala);
			USART2->ICR|=USART_ICR_ORECF;
 8001cee:	4b05      	ldr	r3, [pc, #20]	; (8001d04 <answer2CPU+0x844>)
 8001cf0:	6a1a      	ldr	r2, [r3, #32]
 8001cf2:	4b04      	ldr	r3, [pc, #16]	; (8001d04 <answer2CPU+0x844>)
 8001cf4:	2108      	movs	r1, #8
 8001cf6:	430a      	orrs	r2, r1
 8001cf8:	621a      	str	r2, [r3, #32]
}
 8001cfa:	46c0      	nop			; (mov r8, r8)
 8001cfc:	0018      	movs	r0, r3
 8001cfe:	46bd      	mov	sp, r7
 8001d00:	b004      	add	sp, #16
 8001d02:	bd80      	pop	{r7, pc}
 8001d04:	40004400 	.word	0x40004400
 8001d08:	2000349c 	.word	0x2000349c
 8001d0c:	200033f8 	.word	0x200033f8
 8001d10:	200032ee 	.word	0x200032ee

08001d14 <MEM_Reset>:
//==================================================================================================================================
	void MEM_Reset(void) {
 8001d14:	b580      	push	{r7, lr}
 8001d16:	b082      	sub	sp, #8
 8001d18:	af00      	add	r7, sp, #0
		uint8_t memCMD;
		HAL_Delay(1); //200 ms by Andrew
 8001d1a:	2001      	movs	r0, #1
 8001d1c:	f001 f918 	bl	8002f50 <HAL_Delay>
		GPIOC->ODR &= ~(1 << 15); //reset cs
 8001d20:	4b28      	ldr	r3, [pc, #160]	; (8001dc4 <MEM_Reset+0xb0>)
 8001d22:	695a      	ldr	r2, [r3, #20]
 8001d24:	4b27      	ldr	r3, [pc, #156]	; (8001dc4 <MEM_Reset+0xb0>)
 8001d26:	4928      	ldr	r1, [pc, #160]	; (8001dc8 <MEM_Reset+0xb4>)
 8001d28:	400a      	ands	r2, r1
 8001d2a:	615a      	str	r2, [r3, #20]
		memCMD = 0x66;
 8001d2c:	1dfb      	adds	r3, r7, #7
 8001d2e:	2266      	movs	r2, #102	; 0x66
 8001d30:	701a      	strb	r2, [r3, #0]
		HAL_SPI_Transmit(&hspi2, (uint8_t*) &memCMD, 1, 5); //reset enable
 8001d32:	1df9      	adds	r1, r7, #7
 8001d34:	4825      	ldr	r0, [pc, #148]	; (8001dcc <MEM_Reset+0xb8>)
 8001d36:	2305      	movs	r3, #5
 8001d38:	2201      	movs	r2, #1
 8001d3a:	f004 fbbb 	bl	80064b4 <HAL_SPI_Transmit>
		GPIOC->ODR |= 1 << 15; // set cs
 8001d3e:	4b21      	ldr	r3, [pc, #132]	; (8001dc4 <MEM_Reset+0xb0>)
 8001d40:	695a      	ldr	r2, [r3, #20]
 8001d42:	4b20      	ldr	r3, [pc, #128]	; (8001dc4 <MEM_Reset+0xb0>)
 8001d44:	2180      	movs	r1, #128	; 0x80
 8001d46:	0209      	lsls	r1, r1, #8
 8001d48:	430a      	orrs	r2, r1
 8001d4a:	615a      	str	r2, [r3, #20]
		asm("NOP");
 8001d4c:	46c0      	nop			; (mov r8, r8)
		__NOP();
 8001d4e:	46c0      	nop			; (mov r8, r8)
		asm("NOP");
 8001d50:	46c0      	nop			; (mov r8, r8)
		__NOP();			//May be less NOPs?
 8001d52:	46c0      	nop			; (mov r8, r8)
		asm("NOP");
 8001d54:	46c0      	nop			; (mov r8, r8)
		__NOP();
 8001d56:	46c0      	nop			; (mov r8, r8)
		GPIOC->ODR &= ~(1 << 15);			//reset cs
 8001d58:	4b1a      	ldr	r3, [pc, #104]	; (8001dc4 <MEM_Reset+0xb0>)
 8001d5a:	695a      	ldr	r2, [r3, #20]
 8001d5c:	4b19      	ldr	r3, [pc, #100]	; (8001dc4 <MEM_Reset+0xb0>)
 8001d5e:	491a      	ldr	r1, [pc, #104]	; (8001dc8 <MEM_Reset+0xb4>)
 8001d60:	400a      	ands	r2, r1
 8001d62:	615a      	str	r2, [r3, #20]
		memCMD = 0x99;
 8001d64:	1dfb      	adds	r3, r7, #7
 8001d66:	2299      	movs	r2, #153	; 0x99
 8001d68:	701a      	strb	r2, [r3, #0]
		HAL_SPI_Transmit(&hspi2, (uint8_t*) &memCMD, 1, 5); //reset memory
 8001d6a:	1df9      	adds	r1, r7, #7
 8001d6c:	4817      	ldr	r0, [pc, #92]	; (8001dcc <MEM_Reset+0xb8>)
 8001d6e:	2305      	movs	r3, #5
 8001d70:	2201      	movs	r2, #1
 8001d72:	f004 fb9f 	bl	80064b4 <HAL_SPI_Transmit>
		GPIOC->ODR |= 1 << 15; // set cs
 8001d76:	4b13      	ldr	r3, [pc, #76]	; (8001dc4 <MEM_Reset+0xb0>)
 8001d78:	695a      	ldr	r2, [r3, #20]
 8001d7a:	4b12      	ldr	r3, [pc, #72]	; (8001dc4 <MEM_Reset+0xb0>)
 8001d7c:	2180      	movs	r1, #128	; 0x80
 8001d7e:	0209      	lsls	r1, r1, #8
 8001d80:	430a      	orrs	r2, r1
 8001d82:	615a      	str	r2, [r3, #20]
		HAL_Delay(1); //200 ms by Andrew
 8001d84:	2001      	movs	r0, #1
 8001d86:	f001 f8e3 	bl	8002f50 <HAL_Delay>
//=============================================================================================================
		memCMD = 0xB7;												//	Activation 0f 4-bytes address mode
 8001d8a:	1dfb      	adds	r3, r7, #7
 8001d8c:	22b7      	movs	r2, #183	; 0xb7
 8001d8e:	701a      	strb	r2, [r3, #0]
		GPIOC->ODR &= ~(1 << 15); //reset cs
 8001d90:	4b0c      	ldr	r3, [pc, #48]	; (8001dc4 <MEM_Reset+0xb0>)
 8001d92:	695a      	ldr	r2, [r3, #20]
 8001d94:	4b0b      	ldr	r3, [pc, #44]	; (8001dc4 <MEM_Reset+0xb0>)
 8001d96:	490c      	ldr	r1, [pc, #48]	; (8001dc8 <MEM_Reset+0xb4>)
 8001d98:	400a      	ands	r2, r1
 8001d9a:	615a      	str	r2, [r3, #20]
		HAL_SPI_Transmit(&hspi2, (uint8_t*) &memCMD, 1, 5); //reset enable
 8001d9c:	1df9      	adds	r1, r7, #7
 8001d9e:	480b      	ldr	r0, [pc, #44]	; (8001dcc <MEM_Reset+0xb8>)
 8001da0:	2305      	movs	r3, #5
 8001da2:	2201      	movs	r2, #1
 8001da4:	f004 fb86 	bl	80064b4 <HAL_SPI_Transmit>
		GPIOC->ODR |= 1 << 15; // set cs
 8001da8:	4b06      	ldr	r3, [pc, #24]	; (8001dc4 <MEM_Reset+0xb0>)
 8001daa:	695a      	ldr	r2, [r3, #20]
 8001dac:	4b05      	ldr	r3, [pc, #20]	; (8001dc4 <MEM_Reset+0xb0>)
 8001dae:	2180      	movs	r1, #128	; 0x80
 8001db0:	0209      	lsls	r1, r1, #8
 8001db2:	430a      	orrs	r2, r1
 8001db4:	615a      	str	r2, [r3, #20]
		HAL_Delay(1); //200 ms by Andrew
 8001db6:	2001      	movs	r0, #1
 8001db8:	f001 f8ca 	bl	8002f50 <HAL_Delay>
	}
 8001dbc:	46c0      	nop			; (mov r8, r8)
 8001dbe:	46bd      	mov	sp, r7
 8001dc0:	b002      	add	sp, #8
 8001dc2:	bd80      	pop	{r7, pc}
 8001dc4:	50000800 	.word	0x50000800
 8001dc8:	ffff7fff 	.word	0xffff7fff
 8001dcc:	200031b0 	.word	0x200031b0

08001dd0 <showFullScreen>:
//==================================================================================================================================
	uint8_t showFullScreen(uint8_t picNum) {
 8001dd0:	b5b0      	push	{r4, r5, r7, lr}
 8001dd2:	4c48      	ldr	r4, [pc, #288]	; (8001ef4 <showFullScreen+0x124>)
 8001dd4:	44a5      	add	sp, r4
 8001dd6:	af02      	add	r7, sp, #8
 8001dd8:	0002      	movs	r2, r0
 8001dda:	4b47      	ldr	r3, [pc, #284]	; (8001ef8 <showFullScreen+0x128>)
 8001ddc:	4947      	ldr	r1, [pc, #284]	; (8001efc <showFullScreen+0x12c>)
 8001dde:	468c      	mov	ip, r1
 8001de0:	44bc      	add	ip, r7
 8001de2:	4463      	add	r3, ip
 8001de4:	701a      	strb	r2, [r3, #0]
		uint8_t memCMD,width,height,addr_l,addr_L,addr_h,addr_H;
		uint8_t MEM_Buffer[8192], firstImAddrArray[4],addrArray[4];
		uint16_t i, len;
		uint32_t addrInfo,addr,firstImAddr;
		memCMD = 0x13; //read command with 4-byte address
 8001de6:	4846      	ldr	r0, [pc, #280]	; (8001f00 <showFullScreen+0x130>)
 8001de8:	183b      	adds	r3, r7, r0
 8001dea:	2213      	movs	r2, #19
 8001dec:	701a      	strb	r2, [r3, #0]
//		picNum=0x02;
		addr=(picNum)*0x2000;
 8001dee:	4b42      	ldr	r3, [pc, #264]	; (8001ef8 <showFullScreen+0x128>)
 8001df0:	4a42      	ldr	r2, [pc, #264]	; (8001efc <showFullScreen+0x12c>)
 8001df2:	4694      	mov	ip, r2
 8001df4:	44bc      	add	ip, r7
 8001df6:	4463      	add	r3, ip
 8001df8:	781b      	ldrb	r3, [r3, #0]
 8001dfa:	035b      	lsls	r3, r3, #13
 8001dfc:	4941      	ldr	r1, [pc, #260]	; (8001f04 <showFullScreen+0x134>)
 8001dfe:	187a      	adds	r2, r7, r1
 8001e00:	6013      	str	r3, [r2, #0]
//		addr=0x00003800;
		addrArray[0]=addr & 0xFF;
 8001e02:	187b      	adds	r3, r7, r1
 8001e04:	681b      	ldr	r3, [r3, #0]
 8001e06:	b2da      	uxtb	r2, r3
 8001e08:	4b3f      	ldr	r3, [pc, #252]	; (8001f08 <showFullScreen+0x138>)
 8001e0a:	4c3c      	ldr	r4, [pc, #240]	; (8001efc <showFullScreen+0x12c>)
 8001e0c:	46a4      	mov	ip, r4
 8001e0e:	44bc      	add	ip, r7
 8001e10:	4463      	add	r3, ip
 8001e12:	701a      	strb	r2, [r3, #0]
		addrArray[1]=(addr >> 8) & 0xFF;
 8001e14:	187b      	adds	r3, r7, r1
 8001e16:	681b      	ldr	r3, [r3, #0]
 8001e18:	0a1b      	lsrs	r3, r3, #8
 8001e1a:	b2da      	uxtb	r2, r3
 8001e1c:	4b3a      	ldr	r3, [pc, #232]	; (8001f08 <showFullScreen+0x138>)
 8001e1e:	4c37      	ldr	r4, [pc, #220]	; (8001efc <showFullScreen+0x12c>)
 8001e20:	46a4      	mov	ip, r4
 8001e22:	44bc      	add	ip, r7
 8001e24:	4463      	add	r3, ip
 8001e26:	705a      	strb	r2, [r3, #1]
		addrArray[2]=(addr >> 16) & 0xFF;
 8001e28:	187b      	adds	r3, r7, r1
 8001e2a:	681b      	ldr	r3, [r3, #0]
 8001e2c:	0c1b      	lsrs	r3, r3, #16
 8001e2e:	b2da      	uxtb	r2, r3
 8001e30:	4b35      	ldr	r3, [pc, #212]	; (8001f08 <showFullScreen+0x138>)
 8001e32:	4c32      	ldr	r4, [pc, #200]	; (8001efc <showFullScreen+0x12c>)
 8001e34:	46a4      	mov	ip, r4
 8001e36:	44bc      	add	ip, r7
 8001e38:	4463      	add	r3, ip
 8001e3a:	709a      	strb	r2, [r3, #2]
		addrArray[3]=(addr >> 24) & 0xFF;
 8001e3c:	187b      	adds	r3, r7, r1
 8001e3e:	681b      	ldr	r3, [r3, #0]
 8001e40:	0e1b      	lsrs	r3, r3, #24
 8001e42:	b2da      	uxtb	r2, r3
 8001e44:	4b30      	ldr	r3, [pc, #192]	; (8001f08 <showFullScreen+0x138>)
 8001e46:	492d      	ldr	r1, [pc, #180]	; (8001efc <showFullScreen+0x12c>)
 8001e48:	468c      	mov	ip, r1
 8001e4a:	44bc      	add	ip, r7
 8001e4c:	4463      	add	r3, ip
 8001e4e:	70da      	strb	r2, [r3, #3]

		GPIOC->ODR &= ~(1 << 15); //reset cs
 8001e50:	4b2e      	ldr	r3, [pc, #184]	; (8001f0c <showFullScreen+0x13c>)
 8001e52:	695a      	ldr	r2, [r3, #20]
 8001e54:	4b2d      	ldr	r3, [pc, #180]	; (8001f0c <showFullScreen+0x13c>)
 8001e56:	492e      	ldr	r1, [pc, #184]	; (8001f10 <showFullScreen+0x140>)
 8001e58:	400a      	ands	r2, r1
 8001e5a:	615a      	str	r2, [r3, #20]
			HAL_SPI_Transmit(&hspi2, (uint8_t*) &memCMD, 1, 50); //read command with 4-byte address
 8001e5c:	1839      	adds	r1, r7, r0
 8001e5e:	482d      	ldr	r0, [pc, #180]	; (8001f14 <showFullScreen+0x144>)
 8001e60:	2332      	movs	r3, #50	; 0x32
 8001e62:	2201      	movs	r2, #1
 8001e64:	f004 fb26 	bl	80064b4 <HAL_SPI_Transmit>
			HAL_SPI_Transmit(&hspi2, (uint8_t*) &addrArray[3], 1, 50); //send address
 8001e68:	2408      	movs	r4, #8
 8001e6a:	193b      	adds	r3, r7, r4
 8001e6c:	1cd9      	adds	r1, r3, #3
 8001e6e:	4829      	ldr	r0, [pc, #164]	; (8001f14 <showFullScreen+0x144>)
 8001e70:	2332      	movs	r3, #50	; 0x32
 8001e72:	2201      	movs	r2, #1
 8001e74:	f004 fb1e 	bl	80064b4 <HAL_SPI_Transmit>
			HAL_SPI_Transmit(&hspi2, (uint8_t*) &addrArray[2], 1, 50); //send address
 8001e78:	193b      	adds	r3, r7, r4
 8001e7a:	1c99      	adds	r1, r3, #2
 8001e7c:	4825      	ldr	r0, [pc, #148]	; (8001f14 <showFullScreen+0x144>)
 8001e7e:	2332      	movs	r3, #50	; 0x32
 8001e80:	2201      	movs	r2, #1
 8001e82:	f004 fb17 	bl	80064b4 <HAL_SPI_Transmit>
			HAL_SPI_Transmit(&hspi2, (uint8_t*) &addrArray[1], 1, 50); //send address
 8001e86:	193b      	adds	r3, r7, r4
 8001e88:	1c59      	adds	r1, r3, #1
 8001e8a:	4822      	ldr	r0, [pc, #136]	; (8001f14 <showFullScreen+0x144>)
 8001e8c:	2332      	movs	r3, #50	; 0x32
 8001e8e:	2201      	movs	r2, #1
 8001e90:	f004 fb10 	bl	80064b4 <HAL_SPI_Transmit>
			HAL_SPI_Transmit(&hspi2, (uint8_t*) &addrArray[0], 1, 50); //send address
 8001e94:	1939      	adds	r1, r7, r4
 8001e96:	481f      	ldr	r0, [pc, #124]	; (8001f14 <showFullScreen+0x144>)
 8001e98:	2332      	movs	r3, #50	; 0x32
 8001e9a:	2201      	movs	r2, #1
 8001e9c:	f004 fb0a 	bl	80064b4 <HAL_SPI_Transmit>
			HAL_SPI_Receive(&hspi2, (uint8_t*) &MEM_Buffer,8192, 5000);
 8001ea0:	4c1d      	ldr	r4, [pc, #116]	; (8001f18 <showFullScreen+0x148>)
 8001ea2:	2380      	movs	r3, #128	; 0x80
 8001ea4:	019a      	lsls	r2, r3, #6
 8001ea6:	2510      	movs	r5, #16
 8001ea8:	1979      	adds	r1, r7, r5
 8001eaa:	481a      	ldr	r0, [pc, #104]	; (8001f14 <showFullScreen+0x144>)
 8001eac:	0023      	movs	r3, r4
 8001eae:	f004 fc59 	bl	8006764 <HAL_SPI_Receive>
		GPIOC->ODR |= 1 << 15; // set cs
 8001eb2:	4b16      	ldr	r3, [pc, #88]	; (8001f0c <showFullScreen+0x13c>)
 8001eb4:	695a      	ldr	r2, [r3, #20]
 8001eb6:	4b15      	ldr	r3, [pc, #84]	; (8001f0c <showFullScreen+0x13c>)
 8001eb8:	2180      	movs	r1, #128	; 0x80
 8001eba:	0209      	lsls	r1, r1, #8
 8001ebc:	430a      	orrs	r2, r1
 8001ebe:	615a      	str	r2, [r3, #20]

		weoDrawRectangleFilled(0x00, 0x00, 0x7F, 0x7F, 0xFF, MEM_Buffer); //   
 8001ec0:	197b      	adds	r3, r7, r5
 8001ec2:	9301      	str	r3, [sp, #4]
 8001ec4:	23ff      	movs	r3, #255	; 0xff
 8001ec6:	9300      	str	r3, [sp, #0]
 8001ec8:	237f      	movs	r3, #127	; 0x7f
 8001eca:	227f      	movs	r2, #127	; 0x7f
 8001ecc:	2100      	movs	r1, #0
 8001ece:	2000      	movs	r0, #0
 8001ed0:	f7ff fa16 	bl	8001300 <weoDrawRectangleFilled>

		GPIOC->ODR |= 1 << 6;	//set BF
 8001ed4:	4b0d      	ldr	r3, [pc, #52]	; (8001f0c <showFullScreen+0x13c>)
 8001ed6:	695a      	ldr	r2, [r3, #20]
 8001ed8:	4b0c      	ldr	r3, [pc, #48]	; (8001f0c <showFullScreen+0x13c>)
 8001eda:	2140      	movs	r1, #64	; 0x40
 8001edc:	430a      	orrs	r2, r1
 8001ede:	615a      	str	r2, [r3, #20]
		cmd2Execute=0;
 8001ee0:	4b0e      	ldr	r3, [pc, #56]	; (8001f1c <showFullScreen+0x14c>)
 8001ee2:	2200      	movs	r2, #0
 8001ee4:	701a      	strb	r2, [r3, #0]
	}
 8001ee6:	46c0      	nop			; (mov r8, r8)
 8001ee8:	0018      	movs	r0, r3
 8001eea:	46bd      	mov	sp, r7
 8001eec:	4b03      	ldr	r3, [pc, #12]	; (8001efc <showFullScreen+0x12c>)
 8001eee:	449d      	add	sp, r3
 8001ef0:	bdb0      	pop	{r4, r5, r7, pc}
 8001ef2:	46c0      	nop			; (mov r8, r8)
 8001ef4:	ffffdfe0 	.word	0xffffdfe0
 8001ef8:	ffffdfef 	.word	0xffffdfef
 8001efc:	00002018 	.word	0x00002018
 8001f00:	00002013 	.word	0x00002013
 8001f04:	00002014 	.word	0x00002014
 8001f08:	ffffdff0 	.word	0xffffdff0
 8001f0c:	50000800 	.word	0x50000800
 8001f10:	ffff7fff 	.word	0xffff7fff
 8001f14:	200031b0 	.word	0x200031b0
 8001f18:	00001388 	.word	0x00001388
 8001f1c:	2000345a 	.word	0x2000345a

08001f20 <showSmallImage>:
		HAL_Delay(21);
		GPIOC->ODR |= 1 << 6;	//set BF
		cmd2Execute=0;
	}
//==========================================================================================================================
	uint8_t showSmallImage(uint8_t picNum, uint8_t imX, uint8_t imY) {
 8001f20:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001f22:	4c97      	ldr	r4, [pc, #604]	; (8002180 <showSmallImage+0x260>)
 8001f24:	44a5      	add	sp, r4
 8001f26:	af02      	add	r7, sp, #8
 8001f28:	0004      	movs	r4, r0
 8001f2a:	0008      	movs	r0, r1
 8001f2c:	0011      	movs	r1, r2
 8001f2e:	4b95      	ldr	r3, [pc, #596]	; (8002184 <showSmallImage+0x264>)
 8001f30:	4a95      	ldr	r2, [pc, #596]	; (8002188 <showSmallImage+0x268>)
 8001f32:	4694      	mov	ip, r2
 8001f34:	44bc      	add	ip, r7
 8001f36:	4463      	add	r3, ip
 8001f38:	1c22      	adds	r2, r4, #0
 8001f3a:	701a      	strb	r2, [r3, #0]
 8001f3c:	4b93      	ldr	r3, [pc, #588]	; (800218c <showSmallImage+0x26c>)
 8001f3e:	4a92      	ldr	r2, [pc, #584]	; (8002188 <showSmallImage+0x268>)
 8001f40:	4694      	mov	ip, r2
 8001f42:	44bc      	add	ip, r7
 8001f44:	4463      	add	r3, ip
 8001f46:	1c02      	adds	r2, r0, #0
 8001f48:	701a      	strb	r2, [r3, #0]
 8001f4a:	4b91      	ldr	r3, [pc, #580]	; (8002190 <showSmallImage+0x270>)
 8001f4c:	4a8e      	ldr	r2, [pc, #568]	; (8002188 <showSmallImage+0x268>)
 8001f4e:	4694      	mov	ip, r2
 8001f50:	44bc      	add	ip, r7
 8001f52:	4463      	add	r3, ip
 8001f54:	1c0a      	adds	r2, r1, #0
 8001f56:	701a      	strb	r2, [r3, #0]
		uint8_t memCMD,width,height,addr_l,addr_L,addr_h,addr_H;
		uint8_t MEM_Buffer[8192];
		uint8_t imInfo[2],addrArray[4];
		uint16_t i, len;
		uint32_t addr;
		addr=0x00000000;
 8001f58:	2300      	movs	r3, #0
 8001f5a:	498e      	ldr	r1, [pc, #568]	; (8002194 <showSmallImage+0x274>)
 8001f5c:	187a      	adds	r2, r7, r1
 8001f5e:	6013      	str	r3, [r2, #0]
		memCMD = 0x13; //read command with 4-byte address
 8001f60:	4d8d      	ldr	r5, [pc, #564]	; (8002198 <showSmallImage+0x278>)
 8001f62:	197b      	adds	r3, r7, r5
 8001f64:	2213      	movs	r2, #19
 8001f66:	701a      	strb	r2, [r3, #0]
		//look at info about image
		addr=(picNum*0x2000)+0x3C000;// the right path is to multiply picNum * image repeat period!
 8001f68:	4b86      	ldr	r3, [pc, #536]	; (8002184 <showSmallImage+0x264>)
 8001f6a:	4a87      	ldr	r2, [pc, #540]	; (8002188 <showSmallImage+0x268>)
 8001f6c:	4694      	mov	ip, r2
 8001f6e:	44bc      	add	ip, r7
 8001f70:	4463      	add	r3, ip
 8001f72:	781b      	ldrb	r3, [r3, #0]
 8001f74:	331e      	adds	r3, #30
 8001f76:	035b      	lsls	r3, r3, #13
 8001f78:	187a      	adds	r2, r7, r1
 8001f7a:	6013      	str	r3, [r2, #0]

		addrArray[0]=addr & 0xFF;
 8001f7c:	187b      	adds	r3, r7, r1
 8001f7e:	681b      	ldr	r3, [r3, #0]
 8001f80:	b2da      	uxtb	r2, r3
 8001f82:	4b86      	ldr	r3, [pc, #536]	; (800219c <showSmallImage+0x27c>)
 8001f84:	4880      	ldr	r0, [pc, #512]	; (8002188 <showSmallImage+0x268>)
 8001f86:	4684      	mov	ip, r0
 8001f88:	44bc      	add	ip, r7
 8001f8a:	4463      	add	r3, ip
 8001f8c:	701a      	strb	r2, [r3, #0]
		addrArray[1]=(addr >> 8) & 0xFF;
 8001f8e:	187b      	adds	r3, r7, r1
 8001f90:	681b      	ldr	r3, [r3, #0]
 8001f92:	0a1b      	lsrs	r3, r3, #8
 8001f94:	b2da      	uxtb	r2, r3
 8001f96:	4b81      	ldr	r3, [pc, #516]	; (800219c <showSmallImage+0x27c>)
 8001f98:	487b      	ldr	r0, [pc, #492]	; (8002188 <showSmallImage+0x268>)
 8001f9a:	4684      	mov	ip, r0
 8001f9c:	44bc      	add	ip, r7
 8001f9e:	4463      	add	r3, ip
 8001fa0:	705a      	strb	r2, [r3, #1]
		addrArray[2]=(addr >> 16) & 0xFF;
 8001fa2:	187b      	adds	r3, r7, r1
 8001fa4:	681b      	ldr	r3, [r3, #0]
 8001fa6:	0c1b      	lsrs	r3, r3, #16
 8001fa8:	b2da      	uxtb	r2, r3
 8001faa:	4b7c      	ldr	r3, [pc, #496]	; (800219c <showSmallImage+0x27c>)
 8001fac:	4876      	ldr	r0, [pc, #472]	; (8002188 <showSmallImage+0x268>)
 8001fae:	4684      	mov	ip, r0
 8001fb0:	44bc      	add	ip, r7
 8001fb2:	4463      	add	r3, ip
 8001fb4:	709a      	strb	r2, [r3, #2]
		addrArray[3]=(addr >> 24) & 0xFF;
 8001fb6:	187b      	adds	r3, r7, r1
 8001fb8:	681b      	ldr	r3, [r3, #0]
 8001fba:	0e1b      	lsrs	r3, r3, #24
 8001fbc:	b2da      	uxtb	r2, r3
 8001fbe:	4b77      	ldr	r3, [pc, #476]	; (800219c <showSmallImage+0x27c>)
 8001fc0:	4971      	ldr	r1, [pc, #452]	; (8002188 <showSmallImage+0x268>)
 8001fc2:	468c      	mov	ip, r1
 8001fc4:	44bc      	add	ip, r7
 8001fc6:	4463      	add	r3, ip
 8001fc8:	70da      	strb	r2, [r3, #3]

		GPIOC->ODR &= ~(1 << 15); //reset cs
 8001fca:	4b75      	ldr	r3, [pc, #468]	; (80021a0 <showSmallImage+0x280>)
 8001fcc:	695a      	ldr	r2, [r3, #20]
 8001fce:	4b74      	ldr	r3, [pc, #464]	; (80021a0 <showSmallImage+0x280>)
 8001fd0:	4974      	ldr	r1, [pc, #464]	; (80021a4 <showSmallImage+0x284>)
 8001fd2:	400a      	ands	r2, r1
 8001fd4:	615a      	str	r2, [r3, #20]
		HAL_SPI_Transmit(&hspi2, (uint8_t*) &memCMD, 1, 50); //read command with 4-byte address
 8001fd6:	1979      	adds	r1, r7, r5
 8001fd8:	4873      	ldr	r0, [pc, #460]	; (80021a8 <showSmallImage+0x288>)
 8001fda:	2332      	movs	r3, #50	; 0x32
 8001fdc:	2201      	movs	r2, #1
 8001fde:	f004 fa69 	bl	80064b4 <HAL_SPI_Transmit>
		HAL_SPI_Transmit(&hspi2, (uint8_t*) &addrArray[3], 1, 50); //send address
 8001fe2:	240c      	movs	r4, #12
 8001fe4:	193b      	adds	r3, r7, r4
 8001fe6:	1cd9      	adds	r1, r3, #3
 8001fe8:	486f      	ldr	r0, [pc, #444]	; (80021a8 <showSmallImage+0x288>)
 8001fea:	2332      	movs	r3, #50	; 0x32
 8001fec:	2201      	movs	r2, #1
 8001fee:	f004 fa61 	bl	80064b4 <HAL_SPI_Transmit>
		HAL_SPI_Transmit(&hspi2, (uint8_t*) &addrArray[2], 1, 50); //send address
 8001ff2:	193b      	adds	r3, r7, r4
 8001ff4:	1c99      	adds	r1, r3, #2
 8001ff6:	486c      	ldr	r0, [pc, #432]	; (80021a8 <showSmallImage+0x288>)
 8001ff8:	2332      	movs	r3, #50	; 0x32
 8001ffa:	2201      	movs	r2, #1
 8001ffc:	f004 fa5a 	bl	80064b4 <HAL_SPI_Transmit>
		HAL_SPI_Transmit(&hspi2, (uint8_t*) &addrArray[1], 1, 50); //send address
 8002000:	193b      	adds	r3, r7, r4
 8002002:	1c59      	adds	r1, r3, #1
 8002004:	4868      	ldr	r0, [pc, #416]	; (80021a8 <showSmallImage+0x288>)
 8002006:	2332      	movs	r3, #50	; 0x32
 8002008:	2201      	movs	r2, #1
 800200a:	f004 fa53 	bl	80064b4 <HAL_SPI_Transmit>
		HAL_SPI_Transmit(&hspi2, (uint8_t*) &addrArray[0], 1, 50); //send address
 800200e:	1939      	adds	r1, r7, r4
 8002010:	4865      	ldr	r0, [pc, #404]	; (80021a8 <showSmallImage+0x288>)
 8002012:	2332      	movs	r3, #50	; 0x32
 8002014:	2201      	movs	r2, #1
 8002016:	f004 fa4d 	bl	80064b4 <HAL_SPI_Transmit>
		HAL_SPI_Receive(&hspi2, (uint8_t*) &imInfo,2, 5000);
 800201a:	4b64      	ldr	r3, [pc, #400]	; (80021ac <showSmallImage+0x28c>)
 800201c:	2210      	movs	r2, #16
 800201e:	18b9      	adds	r1, r7, r2
 8002020:	4861      	ldr	r0, [pc, #388]	; (80021a8 <showSmallImage+0x288>)
 8002022:	2202      	movs	r2, #2
 8002024:	f004 fb9e 	bl	8006764 <HAL_SPI_Receive>
		GPIOC->ODR |= 1 << 15; // set cs
 8002028:	4b5d      	ldr	r3, [pc, #372]	; (80021a0 <showSmallImage+0x280>)
 800202a:	695a      	ldr	r2, [r3, #20]
 800202c:	4b5c      	ldr	r3, [pc, #368]	; (80021a0 <showSmallImage+0x280>)
 800202e:	2180      	movs	r1, #128	; 0x80
 8002030:	0209      	lsls	r1, r1, #8
 8002032:	430a      	orrs	r2, r1
 8002034:	615a      	str	r2, [r3, #20]

		width=imInfo[0];
 8002036:	4e5e      	ldr	r6, [pc, #376]	; (80021b0 <showSmallImage+0x290>)
 8002038:	19bb      	adds	r3, r7, r6
 800203a:	4a5e      	ldr	r2, [pc, #376]	; (80021b4 <showSmallImage+0x294>)
 800203c:	4952      	ldr	r1, [pc, #328]	; (8002188 <showSmallImage+0x268>)
 800203e:	468c      	mov	ip, r1
 8002040:	44bc      	add	ip, r7
 8002042:	4462      	add	r2, ip
 8002044:	7812      	ldrb	r2, [r2, #0]
 8002046:	701a      	strb	r2, [r3, #0]
		height=imInfo[1];
 8002048:	495b      	ldr	r1, [pc, #364]	; (80021b8 <showSmallImage+0x298>)
 800204a:	187b      	adds	r3, r7, r1
 800204c:	4a59      	ldr	r2, [pc, #356]	; (80021b4 <showSmallImage+0x294>)
 800204e:	484e      	ldr	r0, [pc, #312]	; (8002188 <showSmallImage+0x268>)
 8002050:	4684      	mov	ip, r0
 8002052:	44bc      	add	ip, r7
 8002054:	4462      	add	r2, ip
 8002056:	7852      	ldrb	r2, [r2, #1]
 8002058:	701a      	strb	r2, [r3, #0]

		len=(width*height>>1)+0x20;
 800205a:	19bb      	adds	r3, r7, r6
 800205c:	781b      	ldrb	r3, [r3, #0]
 800205e:	187a      	adds	r2, r7, r1
 8002060:	7812      	ldrb	r2, [r2, #0]
 8002062:	4353      	muls	r3, r2
 8002064:	105b      	asrs	r3, r3, #1
 8002066:	b29a      	uxth	r2, r3
 8002068:	4b54      	ldr	r3, [pc, #336]	; (80021bc <showSmallImage+0x29c>)
 800206a:	18fb      	adds	r3, r7, r3
 800206c:	3220      	adds	r2, #32
 800206e:	801a      	strh	r2, [r3, #0]
		addrArray[0]+=0x02;
 8002070:	4b4a      	ldr	r3, [pc, #296]	; (800219c <showSmallImage+0x27c>)
 8002072:	4a45      	ldr	r2, [pc, #276]	; (8002188 <showSmallImage+0x268>)
 8002074:	4694      	mov	ip, r2
 8002076:	44bc      	add	ip, r7
 8002078:	4463      	add	r3, ip
 800207a:	781b      	ldrb	r3, [r3, #0]
 800207c:	3302      	adds	r3, #2
 800207e:	b2da      	uxtb	r2, r3
 8002080:	4b46      	ldr	r3, [pc, #280]	; (800219c <showSmallImage+0x27c>)
 8002082:	4841      	ldr	r0, [pc, #260]	; (8002188 <showSmallImage+0x268>)
 8002084:	4684      	mov	ip, r0
 8002086:	44bc      	add	ip, r7
 8002088:	4463      	add	r3, ip
 800208a:	701a      	strb	r2, [r3, #0]

		USART2->ICR|=USART_ICR_ORECF;
 800208c:	4b4c      	ldr	r3, [pc, #304]	; (80021c0 <showSmallImage+0x2a0>)
 800208e:	6a1a      	ldr	r2, [r3, #32]
 8002090:	4b4b      	ldr	r3, [pc, #300]	; (80021c0 <showSmallImage+0x2a0>)
 8002092:	2108      	movs	r1, #8
 8002094:	430a      	orrs	r2, r1
 8002096:	621a      	str	r2, [r3, #32]
		memCMD = 0x13; //read command with 4-byte address
 8002098:	197b      	adds	r3, r7, r5
 800209a:	2213      	movs	r2, #19
 800209c:	701a      	strb	r2, [r3, #0]

		GPIOC->ODR &= ~(1 << 15);	//reset cs
 800209e:	4b40      	ldr	r3, [pc, #256]	; (80021a0 <showSmallImage+0x280>)
 80020a0:	695a      	ldr	r2, [r3, #20]
 80020a2:	4b3f      	ldr	r3, [pc, #252]	; (80021a0 <showSmallImage+0x280>)
 80020a4:	493f      	ldr	r1, [pc, #252]	; (80021a4 <showSmallImage+0x284>)
 80020a6:	400a      	ands	r2, r1
 80020a8:	615a      	str	r2, [r3, #20]
		HAL_SPI_Transmit(&hspi2, (uint8_t*) &memCMD, 1, 50);//read command with 4-byte address
 80020aa:	1979      	adds	r1, r7, r5
 80020ac:	483e      	ldr	r0, [pc, #248]	; (80021a8 <showSmallImage+0x288>)
 80020ae:	2332      	movs	r3, #50	; 0x32
 80020b0:	2201      	movs	r2, #1
 80020b2:	f004 f9ff 	bl	80064b4 <HAL_SPI_Transmit>
		HAL_SPI_Transmit(&hspi2, (uint8_t*) &addrArray[3],1, 50);	//send address
 80020b6:	193b      	adds	r3, r7, r4
 80020b8:	1cd9      	adds	r1, r3, #3
 80020ba:	483b      	ldr	r0, [pc, #236]	; (80021a8 <showSmallImage+0x288>)
 80020bc:	2332      	movs	r3, #50	; 0x32
 80020be:	2201      	movs	r2, #1
 80020c0:	f004 f9f8 	bl	80064b4 <HAL_SPI_Transmit>
		HAL_SPI_Transmit(&hspi2, (uint8_t*) &addrArray[2],1, 50);	//send address
 80020c4:	193b      	adds	r3, r7, r4
 80020c6:	1c99      	adds	r1, r3, #2
 80020c8:	4837      	ldr	r0, [pc, #220]	; (80021a8 <showSmallImage+0x288>)
 80020ca:	2332      	movs	r3, #50	; 0x32
 80020cc:	2201      	movs	r2, #1
 80020ce:	f004 f9f1 	bl	80064b4 <HAL_SPI_Transmit>
		HAL_SPI_Transmit(&hspi2, (uint8_t*) &addrArray[1],1, 50);	//send address
 80020d2:	193b      	adds	r3, r7, r4
 80020d4:	1c59      	adds	r1, r3, #1
 80020d6:	4834      	ldr	r0, [pc, #208]	; (80021a8 <showSmallImage+0x288>)
 80020d8:	2332      	movs	r3, #50	; 0x32
 80020da:	2201      	movs	r2, #1
 80020dc:	f004 f9ea 	bl	80064b4 <HAL_SPI_Transmit>
		HAL_SPI_Transmit(&hspi2, (uint8_t*) &addrArray[0],1, 50);	//send address
 80020e0:	1939      	adds	r1, r7, r4
 80020e2:	4831      	ldr	r0, [pc, #196]	; (80021a8 <showSmallImage+0x288>)
 80020e4:	2332      	movs	r3, #50	; 0x32
 80020e6:	2201      	movs	r2, #1
 80020e8:	f004 f9e4 	bl	80064b4 <HAL_SPI_Transmit>
		HAL_SPI_Receive(&hspi2, (uint8_t*) &MEM_Buffer,len, 5000);// 7 information bits about the image
 80020ec:	4c2f      	ldr	r4, [pc, #188]	; (80021ac <showSmallImage+0x28c>)
 80020ee:	4b33      	ldr	r3, [pc, #204]	; (80021bc <showSmallImage+0x29c>)
 80020f0:	18fb      	adds	r3, r7, r3
 80020f2:	881a      	ldrh	r2, [r3, #0]
 80020f4:	2514      	movs	r5, #20
 80020f6:	1979      	adds	r1, r7, r5
 80020f8:	482b      	ldr	r0, [pc, #172]	; (80021a8 <showSmallImage+0x288>)
 80020fa:	0023      	movs	r3, r4
 80020fc:	f004 fb32 	bl	8006764 <HAL_SPI_Receive>
		GPIOC->ODR |= 1 << 15;	// set cs
 8002100:	4b27      	ldr	r3, [pc, #156]	; (80021a0 <showSmallImage+0x280>)
 8002102:	695a      	ldr	r2, [r3, #20]
 8002104:	4b26      	ldr	r3, [pc, #152]	; (80021a0 <showSmallImage+0x280>)
 8002106:	2180      	movs	r1, #128	; 0x80
 8002108:	0209      	lsls	r1, r1, #8
 800210a:	430a      	orrs	r2, r1
 800210c:	615a      	str	r2, [r3, #20]
		weoDrawRectangleFilled(imX, imY, (imX+width-0x01), (imY+height-0x01), 0xFF,MEM_Buffer);	//    0xFF - 
 800210e:	4b1f      	ldr	r3, [pc, #124]	; (800218c <showSmallImage+0x26c>)
 8002110:	481d      	ldr	r0, [pc, #116]	; (8002188 <showSmallImage+0x268>)
 8002112:	183a      	adds	r2, r7, r0
 8002114:	18d2      	adds	r2, r2, r3
 8002116:	19bb      	adds	r3, r7, r6
 8002118:	7812      	ldrb	r2, [r2, #0]
 800211a:	781b      	ldrb	r3, [r3, #0]
 800211c:	18d3      	adds	r3, r2, r3
 800211e:	b2db      	uxtb	r3, r3
 8002120:	3b01      	subs	r3, #1
 8002122:	b2dc      	uxtb	r4, r3
 8002124:	4b1a      	ldr	r3, [pc, #104]	; (8002190 <showSmallImage+0x270>)
 8002126:	183a      	adds	r2, r7, r0
 8002128:	18d2      	adds	r2, r2, r3
 800212a:	4923      	ldr	r1, [pc, #140]	; (80021b8 <showSmallImage+0x298>)
 800212c:	187b      	adds	r3, r7, r1
 800212e:	7812      	ldrb	r2, [r2, #0]
 8002130:	781b      	ldrb	r3, [r3, #0]
 8002132:	18d3      	adds	r3, r2, r3
 8002134:	b2db      	uxtb	r3, r3
 8002136:	3b01      	subs	r3, #1
 8002138:	b2da      	uxtb	r2, r3
 800213a:	4b15      	ldr	r3, [pc, #84]	; (8002190 <showSmallImage+0x270>)
 800213c:	4912      	ldr	r1, [pc, #72]	; (8002188 <showSmallImage+0x268>)
 800213e:	468c      	mov	ip, r1
 8002140:	44bc      	add	ip, r7
 8002142:	4463      	add	r3, ip
 8002144:	7819      	ldrb	r1, [r3, #0]
 8002146:	4b11      	ldr	r3, [pc, #68]	; (800218c <showSmallImage+0x26c>)
 8002148:	480f      	ldr	r0, [pc, #60]	; (8002188 <showSmallImage+0x268>)
 800214a:	4684      	mov	ip, r0
 800214c:	44bc      	add	ip, r7
 800214e:	4463      	add	r3, ip
 8002150:	7818      	ldrb	r0, [r3, #0]
 8002152:	197b      	adds	r3, r7, r5
 8002154:	9301      	str	r3, [sp, #4]
 8002156:	23ff      	movs	r3, #255	; 0xff
 8002158:	9300      	str	r3, [sp, #0]
 800215a:	0013      	movs	r3, r2
 800215c:	0022      	movs	r2, r4
 800215e:	f7ff f8cf 	bl	8001300 <weoDrawRectangleFilled>
		GPIOC->ODR |= 1 << 6;	//set BF
 8002162:	4b0f      	ldr	r3, [pc, #60]	; (80021a0 <showSmallImage+0x280>)
 8002164:	695a      	ldr	r2, [r3, #20]
 8002166:	4b0e      	ldr	r3, [pc, #56]	; (80021a0 <showSmallImage+0x280>)
 8002168:	2140      	movs	r1, #64	; 0x40
 800216a:	430a      	orrs	r2, r1
 800216c:	615a      	str	r2, [r3, #20]
		cmd2Execute=0;
 800216e:	4b15      	ldr	r3, [pc, #84]	; (80021c4 <showSmallImage+0x2a4>)
 8002170:	2200      	movs	r2, #0
 8002172:	701a      	strb	r2, [r3, #0]
	}
 8002174:	46c0      	nop			; (mov r8, r8)
 8002176:	0018      	movs	r0, r3
 8002178:	46bd      	mov	sp, r7
 800217a:	4b13      	ldr	r3, [pc, #76]	; (80021c8 <showSmallImage+0x2a8>)
 800217c:	449d      	add	sp, r3
 800217e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002180:	ffffdfd4 	.word	0xffffdfd4
 8002184:	ffffdfe7 	.word	0xffffdfe7
 8002188:	00002020 	.word	0x00002020
 800218c:	ffffdfe6 	.word	0xffffdfe6
 8002190:	ffffdfe5 	.word	0xffffdfe5
 8002194:	0000201c 	.word	0x0000201c
 8002198:	00002017 	.word	0x00002017
 800219c:	ffffdfec 	.word	0xffffdfec
 80021a0:	50000800 	.word	0x50000800
 80021a4:	ffff7fff 	.word	0xffff7fff
 80021a8:	200031b0 	.word	0x200031b0
 80021ac:	00001388 	.word	0x00001388
 80021b0:	0000201b 	.word	0x0000201b
 80021b4:	ffffdff0 	.word	0xffffdff0
 80021b8:	0000201a 	.word	0x0000201a
 80021bc:	00002018 	.word	0x00002018
 80021c0:	40004400 	.word	0x40004400
 80021c4:	2000345a 	.word	0x2000345a
 80021c8:	00002024 	.word	0x00002024

080021cc <MEM_GetID>:
		dat = 0x04;
		HAL_SPI_Transmit(&hspi2, (uint8_t*) &dat, 1, 5);//write disable Is it neccessary, if WP pin is used????????????????????????????
		GPIOC->ODR |= 1 << 15;	// set cs
//    GPIOC->ODR &= ~(1 << 14);//Write Disable
	}
	uint32_t MEM_GetID(void) {
 80021cc:	b580      	push	{r7, lr}
 80021ce:	b082      	sub	sp, #8
 80021d0:	af00      	add	r7, sp, #0
		uint8_t dat;
		uint8_t tmp[1] = { 0x00 };
 80021d2:	1d3b      	adds	r3, r7, #4
 80021d4:	4a29      	ldr	r2, [pc, #164]	; (800227c <MEM_GetID+0xb0>)
 80021d6:	7812      	ldrb	r2, [r2, #0]
 80021d8:	701a      	strb	r2, [r3, #0]
		dat = 0x9E;
 80021da:	1dfb      	adds	r3, r7, #7
 80021dc:	229e      	movs	r2, #158	; 0x9e
 80021de:	701a      	strb	r2, [r3, #0]
		GPIOC->ODR &= ~(1 << 15);	//reset cs
 80021e0:	4b27      	ldr	r3, [pc, #156]	; (8002280 <MEM_GetID+0xb4>)
 80021e2:	695a      	ldr	r2, [r3, #20]
 80021e4:	4b26      	ldr	r3, [pc, #152]	; (8002280 <MEM_GetID+0xb4>)
 80021e6:	4927      	ldr	r1, [pc, #156]	; (8002284 <MEM_GetID+0xb8>)
 80021e8:	400a      	ands	r2, r1
 80021ea:	615a      	str	r2, [r3, #20]
		HAL_SPI_Transmit(&hspi2, (uint8_t*) &dat, 1, 50);	//read ID command
 80021ec:	1df9      	adds	r1, r7, #7
 80021ee:	4826      	ldr	r0, [pc, #152]	; (8002288 <MEM_GetID+0xbc>)
 80021f0:	2332      	movs	r3, #50	; 0x32
 80021f2:	2201      	movs	r2, #1
 80021f4:	f004 f95e 	bl	80064b4 <HAL_SPI_Transmit>
		HAL_SPI_Receive(&hspi2, tmp, 1, 1000);
 80021f8:	23fa      	movs	r3, #250	; 0xfa
 80021fa:	009b      	lsls	r3, r3, #2
 80021fc:	1d39      	adds	r1, r7, #4
 80021fe:	4822      	ldr	r0, [pc, #136]	; (8002288 <MEM_GetID+0xbc>)
 8002200:	2201      	movs	r2, #1
 8002202:	f004 faaf 	bl	8006764 <HAL_SPI_Receive>
		MEM_ID = (uint32_t) tmp[0];
 8002206:	1d3b      	adds	r3, r7, #4
 8002208:	781b      	ldrb	r3, [r3, #0]
 800220a:	001a      	movs	r2, r3
 800220c:	4b1f      	ldr	r3, [pc, #124]	; (800228c <MEM_GetID+0xc0>)
 800220e:	601a      	str	r2, [r3, #0]
		MEM_ID <<= 8;                    			//MSB
 8002210:	4b1e      	ldr	r3, [pc, #120]	; (800228c <MEM_GetID+0xc0>)
 8002212:	681b      	ldr	r3, [r3, #0]
 8002214:	021a      	lsls	r2, r3, #8
 8002216:	4b1d      	ldr	r3, [pc, #116]	; (800228c <MEM_GetID+0xc0>)
 8002218:	601a      	str	r2, [r3, #0]
		HAL_SPI_Receive(&hspi2, tmp, 1, 1000);
 800221a:	23fa      	movs	r3, #250	; 0xfa
 800221c:	009b      	lsls	r3, r3, #2
 800221e:	1d39      	adds	r1, r7, #4
 8002220:	4819      	ldr	r0, [pc, #100]	; (8002288 <MEM_GetID+0xbc>)
 8002222:	2201      	movs	r2, #1
 8002224:	f004 fa9e 	bl	8006764 <HAL_SPI_Receive>
		MEM_ID += (uint32_t) tmp[0];
 8002228:	1d3b      	adds	r3, r7, #4
 800222a:	781b      	ldrb	r3, [r3, #0]
 800222c:	001a      	movs	r2, r3
 800222e:	4b17      	ldr	r3, [pc, #92]	; (800228c <MEM_GetID+0xc0>)
 8002230:	681b      	ldr	r3, [r3, #0]
 8002232:	18d2      	adds	r2, r2, r3
 8002234:	4b15      	ldr	r3, [pc, #84]	; (800228c <MEM_GetID+0xc0>)
 8002236:	601a      	str	r2, [r3, #0]
		MEM_ID <<= 8;
 8002238:	4b14      	ldr	r3, [pc, #80]	; (800228c <MEM_GetID+0xc0>)
 800223a:	681b      	ldr	r3, [r3, #0]
 800223c:	021a      	lsls	r2, r3, #8
 800223e:	4b13      	ldr	r3, [pc, #76]	; (800228c <MEM_GetID+0xc0>)
 8002240:	601a      	str	r2, [r3, #0]
		HAL_SPI_Receive(&hspi2, tmp, 1, 1000);
 8002242:	23fa      	movs	r3, #250	; 0xfa
 8002244:	009b      	lsls	r3, r3, #2
 8002246:	1d39      	adds	r1, r7, #4
 8002248:	480f      	ldr	r0, [pc, #60]	; (8002288 <MEM_GetID+0xbc>)
 800224a:	2201      	movs	r2, #1
 800224c:	f004 fa8a 	bl	8006764 <HAL_SPI_Receive>
		MEM_ID += (uint32_t) tmp[0];
 8002250:	1d3b      	adds	r3, r7, #4
 8002252:	781b      	ldrb	r3, [r3, #0]
 8002254:	001a      	movs	r2, r3
 8002256:	4b0d      	ldr	r3, [pc, #52]	; (800228c <MEM_GetID+0xc0>)
 8002258:	681b      	ldr	r3, [r3, #0]
 800225a:	18d2      	adds	r2, r2, r3
 800225c:	4b0b      	ldr	r3, [pc, #44]	; (800228c <MEM_GetID+0xc0>)
 800225e:	601a      	str	r2, [r3, #0]
		GPIOC->ODR |= 1 << 15;                    			// set cs
 8002260:	4b07      	ldr	r3, [pc, #28]	; (8002280 <MEM_GetID+0xb4>)
 8002262:	695a      	ldr	r2, [r3, #20]
 8002264:	4b06      	ldr	r3, [pc, #24]	; (8002280 <MEM_GetID+0xb4>)
 8002266:	2180      	movs	r1, #128	; 0x80
 8002268:	0209      	lsls	r1, r1, #8
 800226a:	430a      	orrs	r2, r1
 800226c:	615a      	str	r2, [r3, #20]
		return (MEM_ID);
 800226e:	4b07      	ldr	r3, [pc, #28]	; (800228c <MEM_GetID+0xc0>)
 8002270:	681b      	ldr	r3, [r3, #0]
	}
 8002272:	0018      	movs	r0, r3
 8002274:	46bd      	mov	sp, r7
 8002276:	b002      	add	sp, #8
 8002278:	bd80      	pop	{r7, pc}
 800227a:	46c0      	nop			; (mov r8, r8)
 800227c:	08009a88 	.word	0x08009a88
 8002280:	50000800 	.word	0x50000800
 8002284:	ffff7fff 	.word	0xffff7fff
 8002288:	200031b0 	.word	0x200031b0
 800228c:	2000315c 	.word	0x2000315c

08002290 <cmdExecute>:

	uint16_t Scount(void){

	}
//====================================================================================================================
	uint8_t cmdExecute(uint8_t cmd2Execute){
 8002290:	b580      	push	{r7, lr}
 8002292:	b082      	sub	sp, #8
 8002294:	af00      	add	r7, sp, #0
 8002296:	0002      	movs	r2, r0
 8002298:	1dfb      	adds	r3, r7, #7
 800229a:	701a      	strb	r2, [r3, #0]
		if(cmd[0]==0x10){return;}	// protection against short peaks while cmd 10h
 800229c:	4b49      	ldr	r3, [pc, #292]	; (80023c4 <cmdExecute+0x134>)
 800229e:	781b      	ldrb	r3, [r3, #0]
 80022a0:	2b10      	cmp	r3, #16
 80022a2:	d100      	bne.n	80022a6 <cmdExecute+0x16>
 80022a4:	e087      	b.n	80023b6 <cmdExecute+0x126>
			if (bf4me!=0x00){return;}	// protection against false BF resets
 80022a6:	4b48      	ldr	r3, [pc, #288]	; (80023c8 <cmdExecute+0x138>)
 80022a8:	781b      	ldrb	r3, [r3, #0]
 80022aa:	2b00      	cmp	r3, #0
 80022ac:	d000      	beq.n	80022b0 <cmdExecute+0x20>
 80022ae:	e084      	b.n	80023ba <cmdExecute+0x12a>
		USART2->ICR|=USART_ICR_ORECF;
 80022b0:	4b46      	ldr	r3, [pc, #280]	; (80023cc <cmdExecute+0x13c>)
 80022b2:	6a1a      	ldr	r2, [r3, #32]
 80022b4:	4b45      	ldr	r3, [pc, #276]	; (80023cc <cmdExecute+0x13c>)
 80022b6:	2108      	movs	r1, #8
 80022b8:	430a      	orrs	r2, r1
 80022ba:	621a      	str	r2, [r3, #32]

				}
		if(cmd2Execute==0x10){

				}
		if(cmd2Execute==0x11){
 80022bc:	1dfb      	adds	r3, r7, #7
 80022be:	781b      	ldrb	r3, [r3, #0]
 80022c0:	2b11      	cmp	r3, #17
 80022c2:	d111      	bne.n	80022e8 <cmdExecute+0x58>
			bf4me=0x11;	//set BF flag 4 me
 80022c4:	4b40      	ldr	r3, [pc, #256]	; (80023c8 <cmdExecute+0x138>)
 80022c6:	2211      	movs	r2, #17
 80022c8:	701a      	strb	r2, [r3, #0]
			if(cmd2Execute!=0){GPIOC->ODR &= ~(1 << 6);}	//reset BF
 80022ca:	1dfb      	adds	r3, r7, #7
 80022cc:	781b      	ldrb	r3, [r3, #0]
 80022ce:	2b00      	cmp	r3, #0
 80022d0:	d005      	beq.n	80022de <cmdExecute+0x4e>
 80022d2:	4b3f      	ldr	r3, [pc, #252]	; (80023d0 <cmdExecute+0x140>)
 80022d4:	695a      	ldr	r2, [r3, #20]
 80022d6:	4b3e      	ldr	r3, [pc, #248]	; (80023d0 <cmdExecute+0x140>)
 80022d8:	2140      	movs	r1, #64	; 0x40
 80022da:	438a      	bics	r2, r1
 80022dc:	615a      	str	r2, [r3, #20]
			showFullScreen(picNum);
 80022de:	4b3d      	ldr	r3, [pc, #244]	; (80023d4 <cmdExecute+0x144>)
 80022e0:	781b      	ldrb	r3, [r3, #0]
 80022e2:	0018      	movs	r0, r3
 80022e4:	f7ff fd74 	bl	8001dd0 <showFullScreen>
//			showFullScreenFAST(picNum);
				}
		if(cmd2Execute==0x12){
 80022e8:	1dfb      	adds	r3, r7, #7
 80022ea:	781b      	ldrb	r3, [r3, #0]
 80022ec:	2b12      	cmp	r3, #18
 80022ee:	d117      	bne.n	8002320 <cmdExecute+0x90>
			bf4me=0x12;	//set BF flag 4 me
 80022f0:	4b35      	ldr	r3, [pc, #212]	; (80023c8 <cmdExecute+0x138>)
 80022f2:	2212      	movs	r2, #18
 80022f4:	701a      	strb	r2, [r3, #0]
			if(cmd2Execute!=0){GPIOC->ODR &= ~(1 << 6);}	//reset BF
 80022f6:	1dfb      	adds	r3, r7, #7
 80022f8:	781b      	ldrb	r3, [r3, #0]
 80022fa:	2b00      	cmp	r3, #0
 80022fc:	d005      	beq.n	800230a <cmdExecute+0x7a>
 80022fe:	4b34      	ldr	r3, [pc, #208]	; (80023d0 <cmdExecute+0x140>)
 8002300:	695a      	ldr	r2, [r3, #20]
 8002302:	4b33      	ldr	r3, [pc, #204]	; (80023d0 <cmdExecute+0x140>)
 8002304:	2140      	movs	r1, #64	; 0x40
 8002306:	438a      	bics	r2, r1
 8002308:	615a      	str	r2, [r3, #20]
//			showSmallImageFAST(picNum,imX,imY);
			showSmallImage(picNum,imX,imY);
 800230a:	4b32      	ldr	r3, [pc, #200]	; (80023d4 <cmdExecute+0x144>)
 800230c:	7818      	ldrb	r0, [r3, #0]
 800230e:	4b32      	ldr	r3, [pc, #200]	; (80023d8 <cmdExecute+0x148>)
 8002310:	681b      	ldr	r3, [r3, #0]
 8002312:	b2d9      	uxtb	r1, r3
 8002314:	4b31      	ldr	r3, [pc, #196]	; (80023dc <cmdExecute+0x14c>)
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	b2db      	uxtb	r3, r3
 800231a:	001a      	movs	r2, r3
 800231c:	f7ff fe00 	bl	8001f20 <showSmallImage>
				}
		if(cmd2Execute==0x13){
 8002320:	1dfb      	adds	r3, r7, #7
 8002322:	781b      	ldrb	r3, [r3, #0]
 8002324:	2b13      	cmp	r3, #19
 8002326:	d117      	bne.n	8002358 <cmdExecute+0xc8>
			bf4me=0x13;	//set BF flag 4 me
 8002328:	4b27      	ldr	r3, [pc, #156]	; (80023c8 <cmdExecute+0x138>)
 800232a:	2213      	movs	r2, #19
 800232c:	701a      	strb	r2, [r3, #0]
			if(cmd2Execute!=0){GPIOC->ODR &= ~(1 << 6);}	//reset BF
 800232e:	1dfb      	adds	r3, r7, #7
 8002330:	781b      	ldrb	r3, [r3, #0]
 8002332:	2b00      	cmp	r3, #0
 8002334:	d005      	beq.n	8002342 <cmdExecute+0xb2>
 8002336:	4b26      	ldr	r3, [pc, #152]	; (80023d0 <cmdExecute+0x140>)
 8002338:	695a      	ldr	r2, [r3, #20]
 800233a:	4b25      	ldr	r3, [pc, #148]	; (80023d0 <cmdExecute+0x140>)
 800233c:	2140      	movs	r1, #64	; 0x40
 800233e:	438a      	bics	r2, r1
 8002340:	615a      	str	r2, [r3, #20]

//			printASCIIarray_old(imX,imY, strLen,dataASCII);
			printASCIIarray(imX,imY, strLen,dataASCII);
 8002342:	4b25      	ldr	r3, [pc, #148]	; (80023d8 <cmdExecute+0x148>)
 8002344:	681b      	ldr	r3, [r3, #0]
 8002346:	b2d8      	uxtb	r0, r3
 8002348:	4b24      	ldr	r3, [pc, #144]	; (80023dc <cmdExecute+0x14c>)
 800234a:	681b      	ldr	r3, [r3, #0]
 800234c:	b2d9      	uxtb	r1, r3
 800234e:	4b24      	ldr	r3, [pc, #144]	; (80023e0 <cmdExecute+0x150>)
 8002350:	781a      	ldrb	r2, [r3, #0]
 8002352:	4b24      	ldr	r3, [pc, #144]	; (80023e4 <cmdExecute+0x154>)
 8002354:	f000 f848 	bl	80023e8 <printASCIIarray>
				}
		if(cmd2Execute==0x14){
 8002358:	1dfb      	adds	r3, r7, #7
 800235a:	781b      	ldrb	r3, [r3, #0]
 800235c:	2b14      	cmp	r3, #20
 800235e:	d10c      	bne.n	800237a <cmdExecute+0xea>
			bf4me=0x14;	//set BF flag 4 me
 8002360:	4b19      	ldr	r3, [pc, #100]	; (80023c8 <cmdExecute+0x138>)
 8002362:	2214      	movs	r2, #20
 8002364:	701a      	strb	r2, [r3, #0]
			if(cmd2Execute!=0){GPIOC->ODR &= ~(1 << 6);}	//reset BF
 8002366:	1dfb      	adds	r3, r7, #7
 8002368:	781b      	ldrb	r3, [r3, #0]
 800236a:	2b00      	cmp	r3, #0
 800236c:	d005      	beq.n	800237a <cmdExecute+0xea>
 800236e:	4b18      	ldr	r3, [pc, #96]	; (80023d0 <cmdExecute+0x140>)
 8002370:	695a      	ldr	r2, [r3, #20]
 8002372:	4b17      	ldr	r3, [pc, #92]	; (80023d0 <cmdExecute+0x140>)
 8002374:	2140      	movs	r1, #64	; 0x40
 8002376:	438a      	bics	r2, r1
 8002378:	615a      	str	r2, [r3, #20]


				}
		if(cmd2Execute==0x15){
 800237a:	1dfb      	adds	r3, r7, #7
 800237c:	781b      	ldrb	r3, [r3, #0]
 800237e:	2b15      	cmp	r3, #21
 8002380:	d108      	bne.n	8002394 <cmdExecute+0x104>
			if(cmd[3]==0x00){
 8002382:	4b10      	ldr	r3, [pc, #64]	; (80023c4 <cmdExecute+0x134>)
 8002384:	78db      	ldrb	r3, [r3, #3]
 8002386:	2b00      	cmp	r3, #0
 8002388:	d101      	bne.n	800238e <cmdExecute+0xfe>
				weoClear();
 800238a:	f7fe ff53 	bl	8001234 <weoClear>
			}
			bf4me=0x15;	//set BF flag 4 me
 800238e:	4b0e      	ldr	r3, [pc, #56]	; (80023c8 <cmdExecute+0x138>)
 8002390:	2215      	movs	r2, #21
 8002392:	701a      	strb	r2, [r3, #0]
				}
		if(cmd2Execute==0x16){
 8002394:	1dfb      	adds	r3, r7, #7
 8002396:	781b      	ldrb	r3, [r3, #0]
 8002398:	2b16      	cmp	r3, #22
 800239a:	d102      	bne.n	80023a2 <cmdExecute+0x112>
			bf4me=0x16;	//set BF flag 4 me
 800239c:	4b0a      	ldr	r3, [pc, #40]	; (80023c8 <cmdExecute+0x138>)
 800239e:	2216      	movs	r2, #22
 80023a0:	701a      	strb	r2, [r3, #0]

				}
		if(cmd2Execute==0x00){

				}
		if(cmd2Execute=0x00){
 80023a2:	1dfb      	adds	r3, r7, #7
 80023a4:	2200      	movs	r2, #0
 80023a6:	701a      	strb	r2, [r3, #0]

				}
//			}
//		}
		USART2->ICR|=USART_ICR_ORECF;
 80023a8:	4b08      	ldr	r3, [pc, #32]	; (80023cc <cmdExecute+0x13c>)
 80023aa:	6a1a      	ldr	r2, [r3, #32]
 80023ac:	4b07      	ldr	r3, [pc, #28]	; (80023cc <cmdExecute+0x13c>)
 80023ae:	2108      	movs	r1, #8
 80023b0:	430a      	orrs	r2, r1
 80023b2:	621a      	str	r2, [r3, #32]
 80023b4:	e002      	b.n	80023bc <cmdExecute+0x12c>
		if(cmd[0]==0x10){return;}	// protection against short peaks while cmd 10h
 80023b6:	46c0      	nop			; (mov r8, r8)
 80023b8:	e000      	b.n	80023bc <cmdExecute+0x12c>
			if (bf4me!=0x00){return;}	// protection against false BF resets
 80023ba:	46c0      	nop			; (mov r8, r8)
	}
 80023bc:	0018      	movs	r0, r3
 80023be:	46bd      	mov	sp, r7
 80023c0:	b002      	add	sp, #8
 80023c2:	bd80      	pop	{r7, pc}
 80023c4:	200055e0 	.word	0x200055e0
 80023c8:	200034b0 	.word	0x200034b0
 80023cc:	40004400 	.word	0x40004400
 80023d0:	50000800 	.word	0x50000800
 80023d4:	20003459 	.word	0x20003459
 80023d8:	200032f0 	.word	0x200032f0
 80023dc:	20003384 	.word	0x20003384
 80023e0:	20003499 	.word	0x20003499
 80023e4:	200031a0 	.word	0x200031a0

080023e8 <printASCIIarray>:
//========================================================================================================================
	uint8_t printASCIIarray(uint8_t imX,uint8_t imY,uint8_t strLen,uint8_t dataASCII[]){
 80023e8:	b5b0      	push	{r4, r5, r7, lr}
 80023ea:	b092      	sub	sp, #72	; 0x48
 80023ec:	af02      	add	r7, sp, #8
 80023ee:	0004      	movs	r4, r0
 80023f0:	0008      	movs	r0, r1
 80023f2:	0011      	movs	r1, r2
 80023f4:	603b      	str	r3, [r7, #0]
 80023f6:	1dfb      	adds	r3, r7, #7
 80023f8:	1c22      	adds	r2, r4, #0
 80023fa:	701a      	strb	r2, [r3, #0]
 80023fc:	1dbb      	adds	r3, r7, #6
 80023fe:	1c02      	adds	r2, r0, #0
 8002400:	701a      	strb	r2, [r3, #0]
 8002402:	1d7b      	adds	r3, r7, #5
 8002404:	1c0a      	adds	r2, r1, #0
 8002406:	701a      	strb	r2, [r3, #0]
			uint8_t j,Y_height,X_width,ASCII_X;
			uint8_t weoBuffer[49];
			uint16_t i;
			ASCII_X=imX;
 8002408:	233e      	movs	r3, #62	; 0x3e
 800240a:	18fb      	adds	r3, r7, r3
 800240c:	1dfa      	adds	r2, r7, #7
 800240e:	7812      	ldrb	r2, [r2, #0]
 8002410:	701a      	strb	r2, [r3, #0]

			for (i=0;i<strLen;i++){
 8002412:	233c      	movs	r3, #60	; 0x3c
 8002414:	18fb      	adds	r3, r7, r3
 8002416:	2200      	movs	r2, #0
 8002418:	801a      	strh	r2, [r3, #0]
 800241a:	e04f      	b.n	80024bc <printASCIIarray+0xd4>
				for(j=0;j<49;j++){
 800241c:	233f      	movs	r3, #63	; 0x3f
 800241e:	18fb      	adds	r3, r7, r3
 8002420:	2200      	movs	r2, #0
 8002422:	701a      	strb	r2, [r3, #0]
 8002424:	e01b      	b.n	800245e <printASCIIarray+0x76>
					weoBuffer[j]=FONT_X[dataASCII[i]][j];
 8002426:	233c      	movs	r3, #60	; 0x3c
 8002428:	18fb      	adds	r3, r7, r3
 800242a:	881b      	ldrh	r3, [r3, #0]
 800242c:	683a      	ldr	r2, [r7, #0]
 800242e:	18d3      	adds	r3, r2, r3
 8002430:	781b      	ldrb	r3, [r3, #0]
 8002432:	001a      	movs	r2, r3
 8002434:	253f      	movs	r5, #63	; 0x3f
 8002436:	197b      	adds	r3, r7, r5
 8002438:	7818      	ldrb	r0, [r3, #0]
 800243a:	197b      	adds	r3, r7, r5
 800243c:	7819      	ldrb	r1, [r3, #0]
 800243e:	4c33      	ldr	r4, [pc, #204]	; (800250c <printASCIIarray+0x124>)
 8002440:	0013      	movs	r3, r2
 8002442:	00db      	lsls	r3, r3, #3
 8002444:	1a9b      	subs	r3, r3, r2
 8002446:	00da      	lsls	r2, r3, #3
 8002448:	1ad2      	subs	r2, r2, r3
 800244a:	18a3      	adds	r3, r4, r2
 800244c:	5c1a      	ldrb	r2, [r3, r0]
 800244e:	2308      	movs	r3, #8
 8002450:	18fb      	adds	r3, r7, r3
 8002452:	545a      	strb	r2, [r3, r1]
				for(j=0;j<49;j++){
 8002454:	197b      	adds	r3, r7, r5
 8002456:	781a      	ldrb	r2, [r3, #0]
 8002458:	197b      	adds	r3, r7, r5
 800245a:	3201      	adds	r2, #1
 800245c:	701a      	strb	r2, [r3, #0]
 800245e:	233f      	movs	r3, #63	; 0x3f
 8002460:	18fb      	adds	r3, r7, r3
 8002462:	781b      	ldrb	r3, [r3, #0]
 8002464:	2b30      	cmp	r3, #48	; 0x30
 8002466:	d9de      	bls.n	8002426 <printASCIIarray+0x3e>
					}
				weoDrawRectangleFilled(ASCII_X,imY,ASCII_X+X_increment-0,imY+ASCII_height-0,0xFF,weoBuffer);
 8002468:	4b29      	ldr	r3, [pc, #164]	; (8002510 <printASCIIarray+0x128>)
 800246a:	781a      	ldrb	r2, [r3, #0]
 800246c:	203e      	movs	r0, #62	; 0x3e
 800246e:	183b      	adds	r3, r7, r0
 8002470:	781b      	ldrb	r3, [r3, #0]
 8002472:	18d3      	adds	r3, r2, r3
 8002474:	b2dc      	uxtb	r4, r3
 8002476:	4b27      	ldr	r3, [pc, #156]	; (8002514 <printASCIIarray+0x12c>)
 8002478:	781a      	ldrb	r2, [r3, #0]
 800247a:	1dbb      	adds	r3, r7, #6
 800247c:	781b      	ldrb	r3, [r3, #0]
 800247e:	18d3      	adds	r3, r2, r3
 8002480:	b2da      	uxtb	r2, r3
 8002482:	1dbb      	adds	r3, r7, #6
 8002484:	7819      	ldrb	r1, [r3, #0]
 8002486:	0005      	movs	r5, r0
 8002488:	183b      	adds	r3, r7, r0
 800248a:	7818      	ldrb	r0, [r3, #0]
 800248c:	2308      	movs	r3, #8
 800248e:	18fb      	adds	r3, r7, r3
 8002490:	9301      	str	r3, [sp, #4]
 8002492:	23ff      	movs	r3, #255	; 0xff
 8002494:	9300      	str	r3, [sp, #0]
 8002496:	0013      	movs	r3, r2
 8002498:	0022      	movs	r2, r4
 800249a:	f7fe ff31 	bl	8001300 <weoDrawRectangleFilled>
				ASCII_X += X_increment+1;
 800249e:	4b1c      	ldr	r3, [pc, #112]	; (8002510 <printASCIIarray+0x128>)
 80024a0:	781a      	ldrb	r2, [r3, #0]
 80024a2:	197b      	adds	r3, r7, r5
 80024a4:	781b      	ldrb	r3, [r3, #0]
 80024a6:	18d3      	adds	r3, r2, r3
 80024a8:	b2da      	uxtb	r2, r3
 80024aa:	197b      	adds	r3, r7, r5
 80024ac:	3201      	adds	r2, #1
 80024ae:	701a      	strb	r2, [r3, #0]
			for (i=0;i<strLen;i++){
 80024b0:	213c      	movs	r1, #60	; 0x3c
 80024b2:	187b      	adds	r3, r7, r1
 80024b4:	881a      	ldrh	r2, [r3, #0]
 80024b6:	187b      	adds	r3, r7, r1
 80024b8:	3201      	adds	r2, #1
 80024ba:	801a      	strh	r2, [r3, #0]
 80024bc:	1d7b      	adds	r3, r7, #5
 80024be:	781b      	ldrb	r3, [r3, #0]
 80024c0:	b29b      	uxth	r3, r3
 80024c2:	213c      	movs	r1, #60	; 0x3c
 80024c4:	187a      	adds	r2, r7, r1
 80024c6:	8812      	ldrh	r2, [r2, #0]
 80024c8:	429a      	cmp	r2, r3
 80024ca:	d3a7      	bcc.n	800241c <printASCIIarray+0x34>
			}
			for(i=0;i<49;i++){
 80024cc:	187b      	adds	r3, r7, r1
 80024ce:	2200      	movs	r2, #0
 80024d0:	801a      	strh	r2, [r3, #0]
 80024d2:	e00b      	b.n	80024ec <printASCIIarray+0x104>
			weoBuffer[i]=0x00;
 80024d4:	203c      	movs	r0, #60	; 0x3c
 80024d6:	183b      	adds	r3, r7, r0
 80024d8:	881b      	ldrh	r3, [r3, #0]
 80024da:	2208      	movs	r2, #8
 80024dc:	18ba      	adds	r2, r7, r2
 80024de:	2100      	movs	r1, #0
 80024e0:	54d1      	strb	r1, [r2, r3]
			for(i=0;i<49;i++){
 80024e2:	183b      	adds	r3, r7, r0
 80024e4:	881a      	ldrh	r2, [r3, #0]
 80024e6:	183b      	adds	r3, r7, r0
 80024e8:	3201      	adds	r2, #1
 80024ea:	801a      	strh	r2, [r3, #0]
 80024ec:	233c      	movs	r3, #60	; 0x3c
 80024ee:	18fb      	adds	r3, r7, r3
 80024f0:	881b      	ldrh	r3, [r3, #0]
 80024f2:	2b30      	cmp	r3, #48	; 0x30
 80024f4:	d9ee      	bls.n	80024d4 <printASCIIarray+0xec>
			}
			GPIOC->ODR |= 1 << 6;	//set BF
 80024f6:	4b08      	ldr	r3, [pc, #32]	; (8002518 <printASCIIarray+0x130>)
 80024f8:	695a      	ldr	r2, [r3, #20]
 80024fa:	4b07      	ldr	r3, [pc, #28]	; (8002518 <printASCIIarray+0x130>)
 80024fc:	2140      	movs	r1, #64	; 0x40
 80024fe:	430a      	orrs	r2, r1
 8002500:	615a      	str	r2, [r3, #20]

		}
 8002502:	46c0      	nop			; (mov r8, r8)
 8002504:	0018      	movs	r0, r3
 8002506:	46bd      	mov	sp, r7
 8002508:	b010      	add	sp, #64	; 0x40
 800250a:	bdb0      	pop	{r4, r5, r7, pc}
 800250c:	20000000 	.word	0x20000000
 8002510:	20003130 	.word	0x20003130
 8002514:	20003131 	.word	0x20003131
 8002518:	50000800 	.word	0x50000800

0800251c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800251c:	b580      	push	{r7, lr}
 800251e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
		/* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8002520:	46c0      	nop			; (mov r8, r8)
 8002522:	46bd      	mov	sp, r7
 8002524:	bd80      	pop	{r7, pc}
	...

08002528 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002528:	b580      	push	{r7, lr}
 800252a:	b082      	sub	sp, #8
 800252c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800252e:	4b11      	ldr	r3, [pc, #68]	; (8002574 <HAL_MspInit+0x4c>)
 8002530:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002532:	4b10      	ldr	r3, [pc, #64]	; (8002574 <HAL_MspInit+0x4c>)
 8002534:	2101      	movs	r1, #1
 8002536:	430a      	orrs	r2, r1
 8002538:	641a      	str	r2, [r3, #64]	; 0x40
 800253a:	4b0e      	ldr	r3, [pc, #56]	; (8002574 <HAL_MspInit+0x4c>)
 800253c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800253e:	2201      	movs	r2, #1
 8002540:	4013      	ands	r3, r2
 8002542:	607b      	str	r3, [r7, #4]
 8002544:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002546:	4b0b      	ldr	r3, [pc, #44]	; (8002574 <HAL_MspInit+0x4c>)
 8002548:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800254a:	4b0a      	ldr	r3, [pc, #40]	; (8002574 <HAL_MspInit+0x4c>)
 800254c:	2180      	movs	r1, #128	; 0x80
 800254e:	0549      	lsls	r1, r1, #21
 8002550:	430a      	orrs	r2, r1
 8002552:	63da      	str	r2, [r3, #60]	; 0x3c
 8002554:	4b07      	ldr	r3, [pc, #28]	; (8002574 <HAL_MspInit+0x4c>)
 8002556:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002558:	2380      	movs	r3, #128	; 0x80
 800255a:	055b      	lsls	r3, r3, #21
 800255c:	4013      	ands	r3, r2
 800255e:	603b      	str	r3, [r7, #0]
 8002560:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_SYSCFG_StrobeDBattpinsConfig(SYSCFG_CFGR1_UCPD1_STROBE);
 8002562:	2380      	movs	r3, #128	; 0x80
 8002564:	009b      	lsls	r3, r3, #2
 8002566:	0018      	movs	r0, r3
 8002568:	f000 fd16 	bl	8002f98 <HAL_SYSCFG_StrobeDBattpinsConfig>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800256c:	46c0      	nop			; (mov r8, r8)
 800256e:	46bd      	mov	sp, r7
 8002570:	b002      	add	sp, #8
 8002572:	bd80      	pop	{r7, pc}
 8002574:	40021000 	.word	0x40021000

08002578 <HAL_COMP_MspInit>:
* This function configures the hardware resources used in this example
* @param hcomp: COMP handle pointer
* @retval None
*/
void HAL_COMP_MspInit(COMP_HandleTypeDef* hcomp)
{
 8002578:	b590      	push	{r4, r7, lr}
 800257a:	b089      	sub	sp, #36	; 0x24
 800257c:	af00      	add	r7, sp, #0
 800257e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002580:	240c      	movs	r4, #12
 8002582:	193b      	adds	r3, r7, r4
 8002584:	0018      	movs	r0, r3
 8002586:	2314      	movs	r3, #20
 8002588:	001a      	movs	r2, r3
 800258a:	2100      	movs	r1, #0
 800258c:	f007 fa68 	bl	8009a60 <memset>
  if(hcomp->Instance==COMP1)
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	681b      	ldr	r3, [r3, #0]
 8002594:	4a10      	ldr	r2, [pc, #64]	; (80025d8 <HAL_COMP_MspInit+0x60>)
 8002596:	4293      	cmp	r3, r2
 8002598:	d11a      	bne.n	80025d0 <HAL_COMP_MspInit+0x58>
  {
  /* USER CODE BEGIN COMP1_MspInit 0 */

  /* USER CODE END COMP1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800259a:	4b10      	ldr	r3, [pc, #64]	; (80025dc <HAL_COMP_MspInit+0x64>)
 800259c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800259e:	4b0f      	ldr	r3, [pc, #60]	; (80025dc <HAL_COMP_MspInit+0x64>)
 80025a0:	2102      	movs	r1, #2
 80025a2:	430a      	orrs	r2, r1
 80025a4:	635a      	str	r2, [r3, #52]	; 0x34
 80025a6:	4b0d      	ldr	r3, [pc, #52]	; (80025dc <HAL_COMP_MspInit+0x64>)
 80025a8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80025aa:	2202      	movs	r2, #2
 80025ac:	4013      	ands	r3, r2
 80025ae:	60bb      	str	r3, [r7, #8]
 80025b0:	68bb      	ldr	r3, [r7, #8]
    /**COMP1 GPIO Configuration
    PB2     ------> COMP1_INP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80025b2:	193b      	adds	r3, r7, r4
 80025b4:	2204      	movs	r2, #4
 80025b6:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80025b8:	193b      	adds	r3, r7, r4
 80025ba:	2203      	movs	r2, #3
 80025bc:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025be:	193b      	adds	r3, r7, r4
 80025c0:	2200      	movs	r2, #0
 80025c2:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80025c4:	193b      	adds	r3, r7, r4
 80025c6:	4a06      	ldr	r2, [pc, #24]	; (80025e0 <HAL_COMP_MspInit+0x68>)
 80025c8:	0019      	movs	r1, r3
 80025ca:	0010      	movs	r0, r2
 80025cc:	f001 fa3a 	bl	8003a44 <HAL_GPIO_Init>
  /* USER CODE BEGIN COMP1_MspInit 1 */

  /* USER CODE END COMP1_MspInit 1 */
  }

}
 80025d0:	46c0      	nop			; (mov r8, r8)
 80025d2:	46bd      	mov	sp, r7
 80025d4:	b009      	add	sp, #36	; 0x24
 80025d6:	bd90      	pop	{r4, r7, pc}
 80025d8:	40010200 	.word	0x40010200
 80025dc:	40021000 	.word	0x40021000
 80025e0:	50000400 	.word	0x50000400

080025e4 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80025e4:	b590      	push	{r4, r7, lr}
 80025e6:	b08b      	sub	sp, #44	; 0x2c
 80025e8:	af00      	add	r7, sp, #0
 80025ea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80025ec:	2414      	movs	r4, #20
 80025ee:	193b      	adds	r3, r7, r4
 80025f0:	0018      	movs	r0, r3
 80025f2:	2314      	movs	r3, #20
 80025f4:	001a      	movs	r2, r3
 80025f6:	2100      	movs	r1, #0
 80025f8:	f007 fa32 	bl	8009a60 <memset>
  if(hi2c->Instance==I2C1)
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	4a20      	ldr	r2, [pc, #128]	; (8002684 <HAL_I2C_MspInit+0xa0>)
 8002602:	4293      	cmp	r3, r2
 8002604:	d139      	bne.n	800267a <HAL_I2C_MspInit+0x96>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002606:	4b20      	ldr	r3, [pc, #128]	; (8002688 <HAL_I2C_MspInit+0xa4>)
 8002608:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800260a:	4b1f      	ldr	r3, [pc, #124]	; (8002688 <HAL_I2C_MspInit+0xa4>)
 800260c:	2101      	movs	r1, #1
 800260e:	430a      	orrs	r2, r1
 8002610:	635a      	str	r2, [r3, #52]	; 0x34
 8002612:	4b1d      	ldr	r3, [pc, #116]	; (8002688 <HAL_I2C_MspInit+0xa4>)
 8002614:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002616:	2201      	movs	r2, #1
 8002618:	4013      	ands	r3, r2
 800261a:	613b      	str	r3, [r7, #16]
 800261c:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PA9     ------> I2C1_SCL
    PA10     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 800261e:	193b      	adds	r3, r7, r4
 8002620:	22c0      	movs	r2, #192	; 0xc0
 8002622:	00d2      	lsls	r2, r2, #3
 8002624:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002626:	0021      	movs	r1, r4
 8002628:	187b      	adds	r3, r7, r1
 800262a:	2212      	movs	r2, #18
 800262c:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800262e:	187b      	adds	r3, r7, r1
 8002630:	2201      	movs	r2, #1
 8002632:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002634:	187b      	adds	r3, r7, r1
 8002636:	2200      	movs	r2, #0
 8002638:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF6_I2C1;
 800263a:	187b      	adds	r3, r7, r1
 800263c:	2206      	movs	r2, #6
 800263e:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002640:	187a      	adds	r2, r7, r1
 8002642:	23a0      	movs	r3, #160	; 0xa0
 8002644:	05db      	lsls	r3, r3, #23
 8002646:	0011      	movs	r1, r2
 8002648:	0018      	movs	r0, r3
 800264a:	f001 f9fb 	bl	8003a44 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800264e:	4b0e      	ldr	r3, [pc, #56]	; (8002688 <HAL_I2C_MspInit+0xa4>)
 8002650:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002652:	4b0d      	ldr	r3, [pc, #52]	; (8002688 <HAL_I2C_MspInit+0xa4>)
 8002654:	2180      	movs	r1, #128	; 0x80
 8002656:	0389      	lsls	r1, r1, #14
 8002658:	430a      	orrs	r2, r1
 800265a:	63da      	str	r2, [r3, #60]	; 0x3c
 800265c:	4b0a      	ldr	r3, [pc, #40]	; (8002688 <HAL_I2C_MspInit+0xa4>)
 800265e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002660:	2380      	movs	r3, #128	; 0x80
 8002662:	039b      	lsls	r3, r3, #14
 8002664:	4013      	ands	r3, r2
 8002666:	60fb      	str	r3, [r7, #12]
 8002668:	68fb      	ldr	r3, [r7, #12]
    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_IRQn, 0, 0);
 800266a:	2200      	movs	r2, #0
 800266c:	2100      	movs	r1, #0
 800266e:	2017      	movs	r0, #23
 8002670:	f000 ffb4 	bl	80035dc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_IRQn);
 8002674:	2017      	movs	r0, #23
 8002676:	f000 ffc6 	bl	8003606 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 800267a:	46c0      	nop			; (mov r8, r8)
 800267c:	46bd      	mov	sp, r7
 800267e:	b00b      	add	sp, #44	; 0x2c
 8002680:	bd90      	pop	{r4, r7, pc}
 8002682:	46c0      	nop			; (mov r8, r8)
 8002684:	40005400 	.word	0x40005400
 8002688:	40021000 	.word	0x40021000

0800268c <HAL_I2S_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2s: I2S handle pointer
* @retval None
*/
void HAL_I2S_MspInit(I2S_HandleTypeDef* hi2s)
{
 800268c:	b590      	push	{r4, r7, lr}
 800268e:	b08b      	sub	sp, #44	; 0x2c
 8002690:	af00      	add	r7, sp, #0
 8002692:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002694:	2414      	movs	r4, #20
 8002696:	193b      	adds	r3, r7, r4
 8002698:	0018      	movs	r0, r3
 800269a:	2314      	movs	r3, #20
 800269c:	001a      	movs	r2, r3
 800269e:	2100      	movs	r1, #0
 80026a0:	f007 f9de 	bl	8009a60 <memset>
  if(hi2s->Instance==SPI1)
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	4a47      	ldr	r2, [pc, #284]	; (80027c8 <HAL_I2S_MspInit+0x13c>)
 80026aa:	4293      	cmp	r3, r2
 80026ac:	d000      	beq.n	80026b0 <HAL_I2S_MspInit+0x24>
 80026ae:	e086      	b.n	80027be <HAL_I2S_MspInit+0x132>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80026b0:	4b46      	ldr	r3, [pc, #280]	; (80027cc <HAL_I2S_MspInit+0x140>)
 80026b2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80026b4:	4b45      	ldr	r3, [pc, #276]	; (80027cc <HAL_I2S_MspInit+0x140>)
 80026b6:	2180      	movs	r1, #128	; 0x80
 80026b8:	0149      	lsls	r1, r1, #5
 80026ba:	430a      	orrs	r2, r1
 80026bc:	641a      	str	r2, [r3, #64]	; 0x40
 80026be:	4b43      	ldr	r3, [pc, #268]	; (80027cc <HAL_I2S_MspInit+0x140>)
 80026c0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80026c2:	2380      	movs	r3, #128	; 0x80
 80026c4:	015b      	lsls	r3, r3, #5
 80026c6:	4013      	ands	r3, r2
 80026c8:	613b      	str	r3, [r7, #16]
 80026ca:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80026cc:	4b3f      	ldr	r3, [pc, #252]	; (80027cc <HAL_I2S_MspInit+0x140>)
 80026ce:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80026d0:	4b3e      	ldr	r3, [pc, #248]	; (80027cc <HAL_I2S_MspInit+0x140>)
 80026d2:	2101      	movs	r1, #1
 80026d4:	430a      	orrs	r2, r1
 80026d6:	635a      	str	r2, [r3, #52]	; 0x34
 80026d8:	4b3c      	ldr	r3, [pc, #240]	; (80027cc <HAL_I2S_MspInit+0x140>)
 80026da:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80026dc:	2201      	movs	r2, #1
 80026de:	4013      	ands	r3, r2
 80026e0:	60fb      	str	r3, [r7, #12]
 80026e2:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80026e4:	4b39      	ldr	r3, [pc, #228]	; (80027cc <HAL_I2S_MspInit+0x140>)
 80026e6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80026e8:	4b38      	ldr	r3, [pc, #224]	; (80027cc <HAL_I2S_MspInit+0x140>)
 80026ea:	2102      	movs	r1, #2
 80026ec:	430a      	orrs	r2, r1
 80026ee:	635a      	str	r2, [r3, #52]	; 0x34
 80026f0:	4b36      	ldr	r3, [pc, #216]	; (80027cc <HAL_I2S_MspInit+0x140>)
 80026f2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80026f4:	2202      	movs	r2, #2
 80026f6:	4013      	ands	r3, r2
 80026f8:	60bb      	str	r3, [r7, #8]
 80026fa:	68bb      	ldr	r3, [r7, #8]
    PA15     ------> I2S1_WS
    PB3     ------> I2S1_CK
    PB4     ------> I2S1_MCK
    PB5     ------> I2S1_SD
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 80026fc:	193b      	adds	r3, r7, r4
 80026fe:	2280      	movs	r2, #128	; 0x80
 8002700:	0212      	lsls	r2, r2, #8
 8002702:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002704:	193b      	adds	r3, r7, r4
 8002706:	2202      	movs	r2, #2
 8002708:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800270a:	193b      	adds	r3, r7, r4
 800270c:	2200      	movs	r2, #0
 800270e:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002710:	193b      	adds	r3, r7, r4
 8002712:	2200      	movs	r2, #0
 8002714:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 8002716:	193b      	adds	r3, r7, r4
 8002718:	2200      	movs	r2, #0
 800271a:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800271c:	193a      	adds	r2, r7, r4
 800271e:	23a0      	movs	r3, #160	; 0xa0
 8002720:	05db      	lsls	r3, r3, #23
 8002722:	0011      	movs	r1, r2
 8002724:	0018      	movs	r0, r3
 8002726:	f001 f98d 	bl	8003a44 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 800272a:	0021      	movs	r1, r4
 800272c:	187b      	adds	r3, r7, r1
 800272e:	2238      	movs	r2, #56	; 0x38
 8002730:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002732:	187b      	adds	r3, r7, r1
 8002734:	2202      	movs	r2, #2
 8002736:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002738:	187b      	adds	r3, r7, r1
 800273a:	2200      	movs	r2, #0
 800273c:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800273e:	187b      	adds	r3, r7, r1
 8002740:	2200      	movs	r2, #0
 8002742:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 8002744:	187b      	adds	r3, r7, r1
 8002746:	2200      	movs	r2, #0
 8002748:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800274a:	187b      	adds	r3, r7, r1
 800274c:	4a20      	ldr	r2, [pc, #128]	; (80027d0 <HAL_I2S_MspInit+0x144>)
 800274e:	0019      	movs	r1, r3
 8002750:	0010      	movs	r0, r2
 8002752:	f001 f977 	bl	8003a44 <HAL_GPIO_Init>

    /* I2S1 DMA Init */
    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA1_Channel1;
 8002756:	4b1f      	ldr	r3, [pc, #124]	; (80027d4 <HAL_I2S_MspInit+0x148>)
 8002758:	4a1f      	ldr	r2, [pc, #124]	; (80027d8 <HAL_I2S_MspInit+0x14c>)
 800275a:	601a      	str	r2, [r3, #0]
    hdma_spi1_tx.Init.Request = DMA_REQUEST_SPI1_TX;
 800275c:	4b1d      	ldr	r3, [pc, #116]	; (80027d4 <HAL_I2S_MspInit+0x148>)
 800275e:	2211      	movs	r2, #17
 8002760:	605a      	str	r2, [r3, #4]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002762:	4b1c      	ldr	r3, [pc, #112]	; (80027d4 <HAL_I2S_MspInit+0x148>)
 8002764:	2210      	movs	r2, #16
 8002766:	609a      	str	r2, [r3, #8]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002768:	4b1a      	ldr	r3, [pc, #104]	; (80027d4 <HAL_I2S_MspInit+0x148>)
 800276a:	2200      	movs	r2, #0
 800276c:	60da      	str	r2, [r3, #12]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 800276e:	4b19      	ldr	r3, [pc, #100]	; (80027d4 <HAL_I2S_MspInit+0x148>)
 8002770:	2280      	movs	r2, #128	; 0x80
 8002772:	611a      	str	r2, [r3, #16]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8002774:	4b17      	ldr	r3, [pc, #92]	; (80027d4 <HAL_I2S_MspInit+0x148>)
 8002776:	2280      	movs	r2, #128	; 0x80
 8002778:	0052      	lsls	r2, r2, #1
 800277a:	615a      	str	r2, [r3, #20]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800277c:	4b15      	ldr	r3, [pc, #84]	; (80027d4 <HAL_I2S_MspInit+0x148>)
 800277e:	2280      	movs	r2, #128	; 0x80
 8002780:	00d2      	lsls	r2, r2, #3
 8002782:	619a      	str	r2, [r3, #24]
    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 8002784:	4b13      	ldr	r3, [pc, #76]	; (80027d4 <HAL_I2S_MspInit+0x148>)
 8002786:	2200      	movs	r2, #0
 8002788:	61da      	str	r2, [r3, #28]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 800278a:	4b12      	ldr	r3, [pc, #72]	; (80027d4 <HAL_I2S_MspInit+0x148>)
 800278c:	22c0      	movs	r2, #192	; 0xc0
 800278e:	0192      	lsls	r2, r2, #6
 8002790:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 8002792:	4b10      	ldr	r3, [pc, #64]	; (80027d4 <HAL_I2S_MspInit+0x148>)
 8002794:	0018      	movs	r0, r3
 8002796:	f000 ff53 	bl	8003640 <HAL_DMA_Init>
 800279a:	1e03      	subs	r3, r0, #0
 800279c:	d001      	beq.n	80027a2 <HAL_I2S_MspInit+0x116>
    {
      Error_Handler();
 800279e:	f7ff febd 	bl	800251c <Error_Handler>
    }

    __HAL_LINKDMA(hi2s,hdmatx,hdma_spi1_tx);
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	4a0b      	ldr	r2, [pc, #44]	; (80027d4 <HAL_I2S_MspInit+0x148>)
 80027a6:	62da      	str	r2, [r3, #44]	; 0x2c
 80027a8:	4b0a      	ldr	r3, [pc, #40]	; (80027d4 <HAL_I2S_MspInit+0x148>)
 80027aa:	687a      	ldr	r2, [r7, #4]
 80027ac:	629a      	str	r2, [r3, #40]	; 0x28

    /* I2S1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 0, 0);
 80027ae:	2200      	movs	r2, #0
 80027b0:	2100      	movs	r1, #0
 80027b2:	2019      	movs	r0, #25
 80027b4:	f000 ff12 	bl	80035dc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 80027b8:	2019      	movs	r0, #25
 80027ba:	f000 ff24 	bl	8003606 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 80027be:	46c0      	nop			; (mov r8, r8)
 80027c0:	46bd      	mov	sp, r7
 80027c2:	b00b      	add	sp, #44	; 0x2c
 80027c4:	bd90      	pop	{r4, r7, pc}
 80027c6:	46c0      	nop			; (mov r8, r8)
 80027c8:	40013000 	.word	0x40013000
 80027cc:	40021000 	.word	0x40021000
 80027d0:	50000400 	.word	0x50000400
 80027d4:	2000357c 	.word	0x2000357c
 80027d8:	40020008 	.word	0x40020008

080027dc <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80027dc:	b590      	push	{r4, r7, lr}
 80027de:	b08b      	sub	sp, #44	; 0x2c
 80027e0:	af00      	add	r7, sp, #0
 80027e2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80027e4:	2414      	movs	r4, #20
 80027e6:	193b      	adds	r3, r7, r4
 80027e8:	0018      	movs	r0, r3
 80027ea:	2314      	movs	r3, #20
 80027ec:	001a      	movs	r2, r3
 80027ee:	2100      	movs	r1, #0
 80027f0:	f007 f936 	bl	8009a60 <memset>
  if(hspi->Instance==SPI2)
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	4a54      	ldr	r2, [pc, #336]	; (800294c <HAL_SPI_MspInit+0x170>)
 80027fa:	4293      	cmp	r3, r2
 80027fc:	d000      	beq.n	8002800 <HAL_SPI_MspInit+0x24>
 80027fe:	e0a0      	b.n	8002942 <HAL_SPI_MspInit+0x166>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8002800:	4b53      	ldr	r3, [pc, #332]	; (8002950 <HAL_SPI_MspInit+0x174>)
 8002802:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002804:	4b52      	ldr	r3, [pc, #328]	; (8002950 <HAL_SPI_MspInit+0x174>)
 8002806:	2180      	movs	r1, #128	; 0x80
 8002808:	01c9      	lsls	r1, r1, #7
 800280a:	430a      	orrs	r2, r1
 800280c:	63da      	str	r2, [r3, #60]	; 0x3c
 800280e:	4b50      	ldr	r3, [pc, #320]	; (8002950 <HAL_SPI_MspInit+0x174>)
 8002810:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002812:	2380      	movs	r3, #128	; 0x80
 8002814:	01db      	lsls	r3, r3, #7
 8002816:	4013      	ands	r3, r2
 8002818:	613b      	str	r3, [r7, #16]
 800281a:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800281c:	4b4c      	ldr	r3, [pc, #304]	; (8002950 <HAL_SPI_MspInit+0x174>)
 800281e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002820:	4b4b      	ldr	r3, [pc, #300]	; (8002950 <HAL_SPI_MspInit+0x174>)
 8002822:	2102      	movs	r1, #2
 8002824:	430a      	orrs	r2, r1
 8002826:	635a      	str	r2, [r3, #52]	; 0x34
 8002828:	4b49      	ldr	r3, [pc, #292]	; (8002950 <HAL_SPI_MspInit+0x174>)
 800282a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800282c:	2202      	movs	r2, #2
 800282e:	4013      	ands	r3, r2
 8002830:	60fb      	str	r3, [r7, #12]
 8002832:	68fb      	ldr	r3, [r7, #12]
    /**SPI2 GPIO Configuration
    PB6     ------> SPI2_MISO
    PB7     ------> SPI2_MOSI
    PB8     ------> SPI2_SCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8002834:	193b      	adds	r3, r7, r4
 8002836:	2240      	movs	r2, #64	; 0x40
 8002838:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800283a:	193b      	adds	r3, r7, r4
 800283c:	2202      	movs	r2, #2
 800283e:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002840:	193b      	adds	r3, r7, r4
 8002842:	2200      	movs	r2, #0
 8002844:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002846:	193b      	adds	r3, r7, r4
 8002848:	2200      	movs	r2, #0
 800284a:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_SPI2;
 800284c:	193b      	adds	r3, r7, r4
 800284e:	2204      	movs	r2, #4
 8002850:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002852:	193b      	adds	r3, r7, r4
 8002854:	4a3f      	ldr	r2, [pc, #252]	; (8002954 <HAL_SPI_MspInit+0x178>)
 8002856:	0019      	movs	r1, r3
 8002858:	0010      	movs	r0, r2
 800285a:	f001 f8f3 	bl	8003a44 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8;
 800285e:	0021      	movs	r1, r4
 8002860:	187b      	adds	r3, r7, r1
 8002862:	22c0      	movs	r2, #192	; 0xc0
 8002864:	0052      	lsls	r2, r2, #1
 8002866:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002868:	187b      	adds	r3, r7, r1
 800286a:	2202      	movs	r2, #2
 800286c:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800286e:	187b      	adds	r3, r7, r1
 8002870:	2200      	movs	r2, #0
 8002872:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002874:	187b      	adds	r3, r7, r1
 8002876:	2200      	movs	r2, #0
 8002878:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_SPI2;
 800287a:	187b      	adds	r3, r7, r1
 800287c:	2201      	movs	r2, #1
 800287e:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002880:	187b      	adds	r3, r7, r1
 8002882:	4a34      	ldr	r2, [pc, #208]	; (8002954 <HAL_SPI_MspInit+0x178>)
 8002884:	0019      	movs	r1, r3
 8002886:	0010      	movs	r0, r2
 8002888:	f001 f8dc 	bl	8003a44 <HAL_GPIO_Init>

    /* SPI2 DMA Init */
    /* SPI2_RX Init */
    hdma_spi2_rx.Instance = DMA1_Channel2;
 800288c:	4b32      	ldr	r3, [pc, #200]	; (8002958 <HAL_SPI_MspInit+0x17c>)
 800288e:	4a33      	ldr	r2, [pc, #204]	; (800295c <HAL_SPI_MspInit+0x180>)
 8002890:	601a      	str	r2, [r3, #0]
    hdma_spi2_rx.Init.Request = DMA_REQUEST_SPI2_RX;
 8002892:	4b31      	ldr	r3, [pc, #196]	; (8002958 <HAL_SPI_MspInit+0x17c>)
 8002894:	2212      	movs	r2, #18
 8002896:	605a      	str	r2, [r3, #4]
    hdma_spi2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002898:	4b2f      	ldr	r3, [pc, #188]	; (8002958 <HAL_SPI_MspInit+0x17c>)
 800289a:	2200      	movs	r2, #0
 800289c:	609a      	str	r2, [r3, #8]
    hdma_spi2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800289e:	4b2e      	ldr	r3, [pc, #184]	; (8002958 <HAL_SPI_MspInit+0x17c>)
 80028a0:	2200      	movs	r2, #0
 80028a2:	60da      	str	r2, [r3, #12]
    hdma_spi2_rx.Init.MemInc = DMA_MINC_ENABLE;
 80028a4:	4b2c      	ldr	r3, [pc, #176]	; (8002958 <HAL_SPI_MspInit+0x17c>)
 80028a6:	2280      	movs	r2, #128	; 0x80
 80028a8:	611a      	str	r2, [r3, #16]
    hdma_spi2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80028aa:	4b2b      	ldr	r3, [pc, #172]	; (8002958 <HAL_SPI_MspInit+0x17c>)
 80028ac:	2200      	movs	r2, #0
 80028ae:	615a      	str	r2, [r3, #20]
    hdma_spi2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80028b0:	4b29      	ldr	r3, [pc, #164]	; (8002958 <HAL_SPI_MspInit+0x17c>)
 80028b2:	2200      	movs	r2, #0
 80028b4:	619a      	str	r2, [r3, #24]
    hdma_spi2_rx.Init.Mode = DMA_NORMAL;
 80028b6:	4b28      	ldr	r3, [pc, #160]	; (8002958 <HAL_SPI_MspInit+0x17c>)
 80028b8:	2200      	movs	r2, #0
 80028ba:	61da      	str	r2, [r3, #28]
    hdma_spi2_rx.Init.Priority = DMA_PRIORITY_HIGH;
 80028bc:	4b26      	ldr	r3, [pc, #152]	; (8002958 <HAL_SPI_MspInit+0x17c>)
 80028be:	2280      	movs	r2, #128	; 0x80
 80028c0:	0192      	lsls	r2, r2, #6
 80028c2:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_spi2_rx) != HAL_OK)
 80028c4:	4b24      	ldr	r3, [pc, #144]	; (8002958 <HAL_SPI_MspInit+0x17c>)
 80028c6:	0018      	movs	r0, r3
 80028c8:	f000 feba 	bl	8003640 <HAL_DMA_Init>
 80028cc:	1e03      	subs	r3, r0, #0
 80028ce:	d001      	beq.n	80028d4 <HAL_SPI_MspInit+0xf8>
    {
      Error_Handler();
 80028d0:	f7ff fe24 	bl	800251c <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmarx,hdma_spi2_rx);
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	4a20      	ldr	r2, [pc, #128]	; (8002958 <HAL_SPI_MspInit+0x17c>)
 80028d8:	659a      	str	r2, [r3, #88]	; 0x58
 80028da:	4b1f      	ldr	r3, [pc, #124]	; (8002958 <HAL_SPI_MspInit+0x17c>)
 80028dc:	687a      	ldr	r2, [r7, #4]
 80028de:	629a      	str	r2, [r3, #40]	; 0x28

    /* SPI2_TX Init */
    hdma_spi2_tx.Instance = DMA1_Channel3;
 80028e0:	4b1f      	ldr	r3, [pc, #124]	; (8002960 <HAL_SPI_MspInit+0x184>)
 80028e2:	4a20      	ldr	r2, [pc, #128]	; (8002964 <HAL_SPI_MspInit+0x188>)
 80028e4:	601a      	str	r2, [r3, #0]
    hdma_spi2_tx.Init.Request = DMA_REQUEST_SPI2_TX;
 80028e6:	4b1e      	ldr	r3, [pc, #120]	; (8002960 <HAL_SPI_MspInit+0x184>)
 80028e8:	2213      	movs	r2, #19
 80028ea:	605a      	str	r2, [r3, #4]
    hdma_spi2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80028ec:	4b1c      	ldr	r3, [pc, #112]	; (8002960 <HAL_SPI_MspInit+0x184>)
 80028ee:	2210      	movs	r2, #16
 80028f0:	609a      	str	r2, [r3, #8]
    hdma_spi2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80028f2:	4b1b      	ldr	r3, [pc, #108]	; (8002960 <HAL_SPI_MspInit+0x184>)
 80028f4:	2200      	movs	r2, #0
 80028f6:	60da      	str	r2, [r3, #12]
    hdma_spi2_tx.Init.MemInc = DMA_MINC_ENABLE;
 80028f8:	4b19      	ldr	r3, [pc, #100]	; (8002960 <HAL_SPI_MspInit+0x184>)
 80028fa:	2280      	movs	r2, #128	; 0x80
 80028fc:	611a      	str	r2, [r3, #16]
    hdma_spi2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80028fe:	4b18      	ldr	r3, [pc, #96]	; (8002960 <HAL_SPI_MspInit+0x184>)
 8002900:	2200      	movs	r2, #0
 8002902:	615a      	str	r2, [r3, #20]
    hdma_spi2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002904:	4b16      	ldr	r3, [pc, #88]	; (8002960 <HAL_SPI_MspInit+0x184>)
 8002906:	2200      	movs	r2, #0
 8002908:	619a      	str	r2, [r3, #24]
    hdma_spi2_tx.Init.Mode = DMA_NORMAL;
 800290a:	4b15      	ldr	r3, [pc, #84]	; (8002960 <HAL_SPI_MspInit+0x184>)
 800290c:	2200      	movs	r2, #0
 800290e:	61da      	str	r2, [r3, #28]
    hdma_spi2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8002910:	4b13      	ldr	r3, [pc, #76]	; (8002960 <HAL_SPI_MspInit+0x184>)
 8002912:	2200      	movs	r2, #0
 8002914:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_spi2_tx) != HAL_OK)
 8002916:	4b12      	ldr	r3, [pc, #72]	; (8002960 <HAL_SPI_MspInit+0x184>)
 8002918:	0018      	movs	r0, r3
 800291a:	f000 fe91 	bl	8003640 <HAL_DMA_Init>
 800291e:	1e03      	subs	r3, r0, #0
 8002920:	d001      	beq.n	8002926 <HAL_SPI_MspInit+0x14a>
    {
      Error_Handler();
 8002922:	f7ff fdfb 	bl	800251c <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmatx,hdma_spi2_tx);
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	4a0d      	ldr	r2, [pc, #52]	; (8002960 <HAL_SPI_MspInit+0x184>)
 800292a:	655a      	str	r2, [r3, #84]	; 0x54
 800292c:	4b0c      	ldr	r3, [pc, #48]	; (8002960 <HAL_SPI_MspInit+0x184>)
 800292e:	687a      	ldr	r2, [r7, #4]
 8002930:	629a      	str	r2, [r3, #40]	; 0x28

    /* SPI2 interrupt Init */
    HAL_NVIC_SetPriority(SPI2_IRQn, 0, 0);
 8002932:	2200      	movs	r2, #0
 8002934:	2100      	movs	r1, #0
 8002936:	201a      	movs	r0, #26
 8002938:	f000 fe50 	bl	80035dc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
 800293c:	201a      	movs	r0, #26
 800293e:	f000 fe62 	bl	8003606 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8002942:	46c0      	nop			; (mov r8, r8)
 8002944:	46bd      	mov	sp, r7
 8002946:	b00b      	add	sp, #44	; 0x2c
 8002948:	bd90      	pop	{r4, r7, pc}
 800294a:	46c0      	nop			; (mov r8, r8)
 800294c:	40003800 	.word	0x40003800
 8002950:	40021000 	.word	0x40021000
 8002954:	50000400 	.word	0x50000400
 8002958:	20003290 	.word	0x20003290
 800295c:	4002001c 	.word	0x4002001c
 8002960:	2000351c 	.word	0x2000351c
 8002964:	40020030 	.word	0x40020030

08002968 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002968:	b580      	push	{r7, lr}
 800296a:	b084      	sub	sp, #16
 800296c:	af00      	add	r7, sp, #0
 800296e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	4a0a      	ldr	r2, [pc, #40]	; (80029a0 <HAL_TIM_Base_MspInit+0x38>)
 8002976:	4293      	cmp	r3, r2
 8002978:	d10d      	bne.n	8002996 <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800297a:	4b0a      	ldr	r3, [pc, #40]	; (80029a4 <HAL_TIM_Base_MspInit+0x3c>)
 800297c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800297e:	4b09      	ldr	r3, [pc, #36]	; (80029a4 <HAL_TIM_Base_MspInit+0x3c>)
 8002980:	2180      	movs	r1, #128	; 0x80
 8002982:	0109      	lsls	r1, r1, #4
 8002984:	430a      	orrs	r2, r1
 8002986:	641a      	str	r2, [r3, #64]	; 0x40
 8002988:	4b06      	ldr	r3, [pc, #24]	; (80029a4 <HAL_TIM_Base_MspInit+0x3c>)
 800298a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800298c:	2380      	movs	r3, #128	; 0x80
 800298e:	011b      	lsls	r3, r3, #4
 8002990:	4013      	ands	r3, r2
 8002992:	60fb      	str	r3, [r7, #12]
 8002994:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 8002996:	46c0      	nop			; (mov r8, r8)
 8002998:	46bd      	mov	sp, r7
 800299a:	b004      	add	sp, #16
 800299c:	bd80      	pop	{r7, pc}
 800299e:	46c0      	nop			; (mov r8, r8)
 80029a0:	40012c00 	.word	0x40012c00
 80029a4:	40021000 	.word	0x40021000

080029a8 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80029a8:	b590      	push	{r4, r7, lr}
 80029aa:	b089      	sub	sp, #36	; 0x24
 80029ac:	af00      	add	r7, sp, #0
 80029ae:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80029b0:	240c      	movs	r4, #12
 80029b2:	193b      	adds	r3, r7, r4
 80029b4:	0018      	movs	r0, r3
 80029b6:	2314      	movs	r3, #20
 80029b8:	001a      	movs	r2, r3
 80029ba:	2100      	movs	r1, #0
 80029bc:	f007 f850 	bl	8009a60 <memset>
  if(htim->Instance==TIM1)
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	4a15      	ldr	r2, [pc, #84]	; (8002a1c <HAL_TIM_MspPostInit+0x74>)
 80029c6:	4293      	cmp	r3, r2
 80029c8:	d123      	bne.n	8002a12 <HAL_TIM_MspPostInit+0x6a>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80029ca:	4b15      	ldr	r3, [pc, #84]	; (8002a20 <HAL_TIM_MspPostInit+0x78>)
 80029cc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80029ce:	4b14      	ldr	r3, [pc, #80]	; (8002a20 <HAL_TIM_MspPostInit+0x78>)
 80029d0:	2101      	movs	r1, #1
 80029d2:	430a      	orrs	r2, r1
 80029d4:	635a      	str	r2, [r3, #52]	; 0x34
 80029d6:	4b12      	ldr	r3, [pc, #72]	; (8002a20 <HAL_TIM_MspPostInit+0x78>)
 80029d8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80029da:	2201      	movs	r2, #1
 80029dc:	4013      	ands	r3, r2
 80029de:	60bb      	str	r3, [r7, #8]
 80029e0:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 80029e2:	193b      	adds	r3, r7, r4
 80029e4:	2280      	movs	r2, #128	; 0x80
 80029e6:	0052      	lsls	r2, r2, #1
 80029e8:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80029ea:	0021      	movs	r1, r4
 80029ec:	187b      	adds	r3, r7, r1
 80029ee:	2202      	movs	r2, #2
 80029f0:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80029f2:	187b      	adds	r3, r7, r1
 80029f4:	2202      	movs	r2, #2
 80029f6:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80029f8:	187b      	adds	r3, r7, r1
 80029fa:	2203      	movs	r2, #3
 80029fc:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 80029fe:	187b      	adds	r3, r7, r1
 8002a00:	2202      	movs	r2, #2
 8002a02:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002a04:	187a      	adds	r2, r7, r1
 8002a06:	23a0      	movs	r3, #160	; 0xa0
 8002a08:	05db      	lsls	r3, r3, #23
 8002a0a:	0011      	movs	r1, r2
 8002a0c:	0018      	movs	r0, r3
 8002a0e:	f001 f819 	bl	8003a44 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8002a12:	46c0      	nop			; (mov r8, r8)
 8002a14:	46bd      	mov	sp, r7
 8002a16:	b009      	add	sp, #36	; 0x24
 8002a18:	bd90      	pop	{r4, r7, pc}
 8002a1a:	46c0      	nop			; (mov r8, r8)
 8002a1c:	40012c00 	.word	0x40012c00
 8002a20:	40021000 	.word	0x40021000

08002a24 <HAL_USART_MspInit>:
* This function configures the hardware resources used in this example
* @param husart: USART handle pointer
* @retval None
*/
void HAL_USART_MspInit(USART_HandleTypeDef* husart)
{
 8002a24:	b590      	push	{r4, r7, lr}
 8002a26:	b08b      	sub	sp, #44	; 0x2c
 8002a28:	af00      	add	r7, sp, #0
 8002a2a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002a2c:	2414      	movs	r4, #20
 8002a2e:	193b      	adds	r3, r7, r4
 8002a30:	0018      	movs	r0, r3
 8002a32:	2314      	movs	r3, #20
 8002a34:	001a      	movs	r2, r3
 8002a36:	2100      	movs	r1, #0
 8002a38:	f007 f812 	bl	8009a60 <memset>
  if(husart->Instance==USART3)
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	4a45      	ldr	r2, [pc, #276]	; (8002b58 <HAL_USART_MspInit+0x134>)
 8002a42:	4293      	cmp	r3, r2
 8002a44:	d000      	beq.n	8002a48 <HAL_USART_MspInit+0x24>
 8002a46:	e083      	b.n	8002b50 <HAL_USART_MspInit+0x12c>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8002a48:	4b44      	ldr	r3, [pc, #272]	; (8002b5c <HAL_USART_MspInit+0x138>)
 8002a4a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002a4c:	4b43      	ldr	r3, [pc, #268]	; (8002b5c <HAL_USART_MspInit+0x138>)
 8002a4e:	2180      	movs	r1, #128	; 0x80
 8002a50:	02c9      	lsls	r1, r1, #11
 8002a52:	430a      	orrs	r2, r1
 8002a54:	63da      	str	r2, [r3, #60]	; 0x3c
 8002a56:	4b41      	ldr	r3, [pc, #260]	; (8002b5c <HAL_USART_MspInit+0x138>)
 8002a58:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002a5a:	2380      	movs	r3, #128	; 0x80
 8002a5c:	02db      	lsls	r3, r3, #11
 8002a5e:	4013      	ands	r3, r2
 8002a60:	613b      	str	r3, [r7, #16]
 8002a62:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002a64:	4b3d      	ldr	r3, [pc, #244]	; (8002b5c <HAL_USART_MspInit+0x138>)
 8002a66:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002a68:	4b3c      	ldr	r3, [pc, #240]	; (8002b5c <HAL_USART_MspInit+0x138>)
 8002a6a:	2101      	movs	r1, #1
 8002a6c:	430a      	orrs	r2, r1
 8002a6e:	635a      	str	r2, [r3, #52]	; 0x34
 8002a70:	4b3a      	ldr	r3, [pc, #232]	; (8002b5c <HAL_USART_MspInit+0x138>)
 8002a72:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002a74:	2201      	movs	r2, #1
 8002a76:	4013      	ands	r3, r2
 8002a78:	60fb      	str	r3, [r7, #12]
 8002a7a:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002a7c:	4b37      	ldr	r3, [pc, #220]	; (8002b5c <HAL_USART_MspInit+0x138>)
 8002a7e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002a80:	4b36      	ldr	r3, [pc, #216]	; (8002b5c <HAL_USART_MspInit+0x138>)
 8002a82:	2102      	movs	r1, #2
 8002a84:	430a      	orrs	r2, r1
 8002a86:	635a      	str	r2, [r3, #52]	; 0x34
 8002a88:	4b34      	ldr	r3, [pc, #208]	; (8002b5c <HAL_USART_MspInit+0x138>)
 8002a8a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002a8c:	2202      	movs	r2, #2
 8002a8e:	4013      	ands	r3, r2
 8002a90:	60bb      	str	r3, [r7, #8]
 8002a92:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration
    PA5     ------> USART3_TX
    PB0     ------> USART3_RX
    PB1     ------> USART3_CK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8002a94:	193b      	adds	r3, r7, r4
 8002a96:	2220      	movs	r2, #32
 8002a98:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a9a:	193b      	adds	r3, r7, r4
 8002a9c:	2202      	movs	r2, #2
 8002a9e:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002aa0:	193b      	adds	r3, r7, r4
 8002aa2:	2200      	movs	r2, #0
 8002aa4:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002aa6:	193b      	adds	r3, r7, r4
 8002aa8:	2203      	movs	r2, #3
 8002aaa:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_USART3;
 8002aac:	193b      	adds	r3, r7, r4
 8002aae:	2204      	movs	r2, #4
 8002ab0:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002ab2:	193a      	adds	r2, r7, r4
 8002ab4:	23a0      	movs	r3, #160	; 0xa0
 8002ab6:	05db      	lsls	r3, r3, #23
 8002ab8:	0011      	movs	r1, r2
 8002aba:	0018      	movs	r0, r3
 8002abc:	f000 ffc2 	bl	8003a44 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8002ac0:	0021      	movs	r1, r4
 8002ac2:	187b      	adds	r3, r7, r1
 8002ac4:	2203      	movs	r2, #3
 8002ac6:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002ac8:	187b      	adds	r3, r7, r1
 8002aca:	2202      	movs	r2, #2
 8002acc:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ace:	187b      	adds	r3, r7, r1
 8002ad0:	2200      	movs	r2, #0
 8002ad2:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002ad4:	187b      	adds	r3, r7, r1
 8002ad6:	2203      	movs	r2, #3
 8002ad8:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_USART3;
 8002ada:	187b      	adds	r3, r7, r1
 8002adc:	2204      	movs	r2, #4
 8002ade:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002ae0:	187b      	adds	r3, r7, r1
 8002ae2:	4a1f      	ldr	r2, [pc, #124]	; (8002b60 <HAL_USART_MspInit+0x13c>)
 8002ae4:	0019      	movs	r1, r3
 8002ae6:	0010      	movs	r0, r2
 8002ae8:	f000 ffac 	bl	8003a44 <HAL_GPIO_Init>

    /* USART3 DMA Init */
    /* USART3_TX Init */
    hdma_usart3_tx.Instance = DMA1_Channel4;
 8002aec:	4b1d      	ldr	r3, [pc, #116]	; (8002b64 <HAL_USART_MspInit+0x140>)
 8002aee:	4a1e      	ldr	r2, [pc, #120]	; (8002b68 <HAL_USART_MspInit+0x144>)
 8002af0:	601a      	str	r2, [r3, #0]
    hdma_usart3_tx.Init.Request = DMA_REQUEST_USART3_TX;
 8002af2:	4b1c      	ldr	r3, [pc, #112]	; (8002b64 <HAL_USART_MspInit+0x140>)
 8002af4:	2237      	movs	r2, #55	; 0x37
 8002af6:	605a      	str	r2, [r3, #4]
    hdma_usart3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002af8:	4b1a      	ldr	r3, [pc, #104]	; (8002b64 <HAL_USART_MspInit+0x140>)
 8002afa:	2210      	movs	r2, #16
 8002afc:	609a      	str	r2, [r3, #8]
    hdma_usart3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002afe:	4b19      	ldr	r3, [pc, #100]	; (8002b64 <HAL_USART_MspInit+0x140>)
 8002b00:	2200      	movs	r2, #0
 8002b02:	60da      	str	r2, [r3, #12]
    hdma_usart3_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002b04:	4b17      	ldr	r3, [pc, #92]	; (8002b64 <HAL_USART_MspInit+0x140>)
 8002b06:	2280      	movs	r2, #128	; 0x80
 8002b08:	611a      	str	r2, [r3, #16]
    hdma_usart3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002b0a:	4b16      	ldr	r3, [pc, #88]	; (8002b64 <HAL_USART_MspInit+0x140>)
 8002b0c:	2200      	movs	r2, #0
 8002b0e:	615a      	str	r2, [r3, #20]
    hdma_usart3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002b10:	4b14      	ldr	r3, [pc, #80]	; (8002b64 <HAL_USART_MspInit+0x140>)
 8002b12:	2200      	movs	r2, #0
 8002b14:	619a      	str	r2, [r3, #24]
    hdma_usart3_tx.Init.Mode = DMA_NORMAL;
 8002b16:	4b13      	ldr	r3, [pc, #76]	; (8002b64 <HAL_USART_MspInit+0x140>)
 8002b18:	2200      	movs	r2, #0
 8002b1a:	61da      	str	r2, [r3, #28]
    hdma_usart3_tx.Init.Priority = DMA_PRIORITY_HIGH;
 8002b1c:	4b11      	ldr	r3, [pc, #68]	; (8002b64 <HAL_USART_MspInit+0x140>)
 8002b1e:	2280      	movs	r2, #128	; 0x80
 8002b20:	0192      	lsls	r2, r2, #6
 8002b22:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart3_tx) != HAL_OK)
 8002b24:	4b0f      	ldr	r3, [pc, #60]	; (8002b64 <HAL_USART_MspInit+0x140>)
 8002b26:	0018      	movs	r0, r3
 8002b28:	f000 fd8a 	bl	8003640 <HAL_DMA_Init>
 8002b2c:	1e03      	subs	r3, r0, #0
 8002b2e:	d001      	beq.n	8002b34 <HAL_USART_MspInit+0x110>
    {
      Error_Handler();
 8002b30:	f7ff fcf4 	bl	800251c <Error_Handler>
    }

    __HAL_LINKDMA(husart,hdmatx,hdma_usart3_tx);
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	4a0b      	ldr	r2, [pc, #44]	; (8002b64 <HAL_USART_MspInit+0x140>)
 8002b38:	651a      	str	r2, [r3, #80]	; 0x50
 8002b3a:	4b0a      	ldr	r3, [pc, #40]	; (8002b64 <HAL_USART_MspInit+0x140>)
 8002b3c:	687a      	ldr	r2, [r7, #4]
 8002b3e:	629a      	str	r2, [r3, #40]	; 0x28

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_4_LPUART1_IRQn, 0, 0);
 8002b40:	2200      	movs	r2, #0
 8002b42:	2100      	movs	r1, #0
 8002b44:	201d      	movs	r0, #29
 8002b46:	f000 fd49 	bl	80035dc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_4_LPUART1_IRQn);
 8002b4a:	201d      	movs	r0, #29
 8002b4c:	f000 fd5b 	bl	8003606 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8002b50:	46c0      	nop			; (mov r8, r8)
 8002b52:	46bd      	mov	sp, r7
 8002b54:	b00b      	add	sp, #44	; 0x2c
 8002b56:	bd90      	pop	{r4, r7, pc}
 8002b58:	40004800 	.word	0x40004800
 8002b5c:	40021000 	.word	0x40021000
 8002b60:	50000400 	.word	0x50000400
 8002b64:	200032f4 	.word	0x200032f4
 8002b68:	40020044 	.word	0x40020044

08002b6c <LL_USART_IsActiveFlag_FE>:
{
 8002b6c:	b580      	push	{r7, lr}
 8002b6e:	b082      	sub	sp, #8
 8002b70:	af00      	add	r7, sp, #0
 8002b72:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->ISR, USART_ISR_FE) == (USART_ISR_FE)) ? 1UL : 0UL);
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	69db      	ldr	r3, [r3, #28]
 8002b78:	2202      	movs	r2, #2
 8002b7a:	4013      	ands	r3, r2
 8002b7c:	2b02      	cmp	r3, #2
 8002b7e:	d101      	bne.n	8002b84 <LL_USART_IsActiveFlag_FE+0x18>
 8002b80:	2301      	movs	r3, #1
 8002b82:	e000      	b.n	8002b86 <LL_USART_IsActiveFlag_FE+0x1a>
 8002b84:	2300      	movs	r3, #0
}
 8002b86:	0018      	movs	r0, r3
 8002b88:	46bd      	mov	sp, r7
 8002b8a:	b002      	add	sp, #8
 8002b8c:	bd80      	pop	{r7, pc}

08002b8e <LL_USART_IsActiveFlag_NE>:
{
 8002b8e:	b580      	push	{r7, lr}
 8002b90:	b082      	sub	sp, #8
 8002b92:	af00      	add	r7, sp, #0
 8002b94:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->ISR, USART_ISR_NE) == (USART_ISR_NE)) ? 1UL : 0UL);
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	69db      	ldr	r3, [r3, #28]
 8002b9a:	2204      	movs	r2, #4
 8002b9c:	4013      	ands	r3, r2
 8002b9e:	2b04      	cmp	r3, #4
 8002ba0:	d101      	bne.n	8002ba6 <LL_USART_IsActiveFlag_NE+0x18>
 8002ba2:	2301      	movs	r3, #1
 8002ba4:	e000      	b.n	8002ba8 <LL_USART_IsActiveFlag_NE+0x1a>
 8002ba6:	2300      	movs	r3, #0
}
 8002ba8:	0018      	movs	r0, r3
 8002baa:	46bd      	mov	sp, r7
 8002bac:	b002      	add	sp, #8
 8002bae:	bd80      	pop	{r7, pc}

08002bb0 <LL_USART_IsActiveFlag_ORE>:
{
 8002bb0:	b580      	push	{r7, lr}
 8002bb2:	b082      	sub	sp, #8
 8002bb4:	af00      	add	r7, sp, #0
 8002bb6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->ISR, USART_ISR_ORE) == (USART_ISR_ORE)) ? 1UL : 0UL);
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	69db      	ldr	r3, [r3, #28]
 8002bbc:	2208      	movs	r2, #8
 8002bbe:	4013      	ands	r3, r2
 8002bc0:	2b08      	cmp	r3, #8
 8002bc2:	d101      	bne.n	8002bc8 <LL_USART_IsActiveFlag_ORE+0x18>
 8002bc4:	2301      	movs	r3, #1
 8002bc6:	e000      	b.n	8002bca <LL_USART_IsActiveFlag_ORE+0x1a>
 8002bc8:	2300      	movs	r3, #0
}
 8002bca:	0018      	movs	r0, r3
 8002bcc:	46bd      	mov	sp, r7
 8002bce:	b002      	add	sp, #8
 8002bd0:	bd80      	pop	{r7, pc}

08002bd2 <LL_USART_IsActiveFlag_RXNE_RXFNE>:
{
 8002bd2:	b580      	push	{r7, lr}
 8002bd4:	b082      	sub	sp, #8
 8002bd6:	af00      	add	r7, sp, #0
 8002bd8:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->ISR, USART_ISR_RXNE_RXFNE) == (USART_ISR_RXNE_RXFNE)) ? 1UL : 0UL);
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	69db      	ldr	r3, [r3, #28]
 8002bde:	2220      	movs	r2, #32
 8002be0:	4013      	ands	r3, r2
 8002be2:	2b20      	cmp	r3, #32
 8002be4:	d101      	bne.n	8002bea <LL_USART_IsActiveFlag_RXNE_RXFNE+0x18>
 8002be6:	2301      	movs	r3, #1
 8002be8:	e000      	b.n	8002bec <LL_USART_IsActiveFlag_RXNE_RXFNE+0x1a>
 8002bea:	2300      	movs	r3, #0
}
 8002bec:	0018      	movs	r0, r3
 8002bee:	46bd      	mov	sp, r7
 8002bf0:	b002      	add	sp, #8
 8002bf2:	bd80      	pop	{r7, pc}

08002bf4 <LL_USART_IsEnabledIT_RXNE_RXFNE>:
{
 8002bf4:	b580      	push	{r7, lr}
 8002bf6:	b082      	sub	sp, #8
 8002bf8:	af00      	add	r7, sp, #0
 8002bfa:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->CR1, USART_CR1_RXNEIE_RXFNEIE) == (USART_CR1_RXNEIE_RXFNEIE)) ? 1UL : 0UL);
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	2220      	movs	r2, #32
 8002c02:	4013      	ands	r3, r2
 8002c04:	2b20      	cmp	r3, #32
 8002c06:	d101      	bne.n	8002c0c <LL_USART_IsEnabledIT_RXNE_RXFNE+0x18>
 8002c08:	2301      	movs	r3, #1
 8002c0a:	e000      	b.n	8002c0e <LL_USART_IsEnabledIT_RXNE_RXFNE+0x1a>
 8002c0c:	2300      	movs	r3, #0
}
 8002c0e:	0018      	movs	r0, r3
 8002c10:	46bd      	mov	sp, r7
 8002c12:	b002      	add	sp, #8
 8002c14:	bd80      	pop	{r7, pc}

08002c16 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002c16:	b580      	push	{r7, lr}
 8002c18:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8002c1a:	46c0      	nop			; (mov r8, r8)
 8002c1c:	46bd      	mov	sp, r7
 8002c1e:	bd80      	pop	{r7, pc}

08002c20 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002c20:	b580      	push	{r7, lr}
 8002c22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002c24:	e7fe      	b.n	8002c24 <HardFault_Handler+0x4>

08002c26 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002c26:	b580      	push	{r7, lr}
 8002c28:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8002c2a:	46c0      	nop			; (mov r8, r8)
 8002c2c:	46bd      	mov	sp, r7
 8002c2e:	bd80      	pop	{r7, pc}

08002c30 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002c30:	b580      	push	{r7, lr}
 8002c32:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002c34:	46c0      	nop			; (mov r8, r8)
 8002c36:	46bd      	mov	sp, r7
 8002c38:	bd80      	pop	{r7, pc}

08002c3a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002c3a:	b580      	push	{r7, lr}
 8002c3c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002c3e:	f000 f96b 	bl	8002f18 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002c42:	46c0      	nop			; (mov r8, r8)
 8002c44:	46bd      	mov	sp, r7
 8002c46:	bd80      	pop	{r7, pc}

08002c48 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 1 interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8002c48:	b580      	push	{r7, lr}
 8002c4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 8002c4c:	4b03      	ldr	r3, [pc, #12]	; (8002c5c <DMA1_Channel1_IRQHandler+0x14>)
 8002c4e:	0018      	movs	r0, r3
 8002c50:	f000 fdea 	bl	8003828 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8002c54:	46c0      	nop			; (mov r8, r8)
 8002c56:	46bd      	mov	sp, r7
 8002c58:	bd80      	pop	{r7, pc}
 8002c5a:	46c0      	nop			; (mov r8, r8)
 8002c5c:	2000357c 	.word	0x2000357c

08002c60 <DMA1_Channel2_3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 2 and channel 3 interrupts.
  */
void DMA1_Channel2_3_IRQHandler(void)
{
 8002c60:	b580      	push	{r7, lr}
 8002c62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 0 */

//	HAL_SPI_RxCpltCallback(&hspi2);
  /* USER CODE END DMA1_Channel2_3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_rx);
 8002c64:	4b05      	ldr	r3, [pc, #20]	; (8002c7c <DMA1_Channel2_3_IRQHandler+0x1c>)
 8002c66:	0018      	movs	r0, r3
 8002c68:	f000 fdde 	bl	8003828 <HAL_DMA_IRQHandler>
  HAL_DMA_IRQHandler(&hdma_spi2_tx);
 8002c6c:	4b04      	ldr	r3, [pc, #16]	; (8002c80 <DMA1_Channel2_3_IRQHandler+0x20>)
 8002c6e:	0018      	movs	r0, r3
 8002c70:	f000 fdda 	bl	8003828 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 1 */

  /* USER CODE END DMA1_Channel2_3_IRQn 1 */
}
 8002c74:	46c0      	nop			; (mov r8, r8)
 8002c76:	46bd      	mov	sp, r7
 8002c78:	bd80      	pop	{r7, pc}
 8002c7a:	46c0      	nop			; (mov r8, r8)
 8002c7c:	20003290 	.word	0x20003290
 8002c80:	2000351c 	.word	0x2000351c

08002c84 <DMA1_Ch4_7_DMAMUX1_OVR_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 4, channel 5, channel 6, channel 7 and DMAMUX1 interrupts.
  */
void DMA1_Ch4_7_DMAMUX1_OVR_IRQHandler(void)
{
 8002c84:	b580      	push	{r7, lr}
 8002c86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Ch4_7_DMAMUX1_OVR_IRQn 0 */
		GPIOA->ODR |= 1 << 11;	//set test 1
 8002c88:	23a0      	movs	r3, #160	; 0xa0
 8002c8a:	05db      	lsls	r3, r3, #23
 8002c8c:	695a      	ldr	r2, [r3, #20]
 8002c8e:	23a0      	movs	r3, #160	; 0xa0
 8002c90:	05db      	lsls	r3, r3, #23
 8002c92:	2180      	movs	r1, #128	; 0x80
 8002c94:	0109      	lsls	r1, r1, #4
 8002c96:	430a      	orrs	r2, r1
 8002c98:	615a      	str	r2, [r3, #20]
		GPIOA->ODR &= ~(1 << 11);	//reset test 1
 8002c9a:	23a0      	movs	r3, #160	; 0xa0
 8002c9c:	05db      	lsls	r3, r3, #23
 8002c9e:	695a      	ldr	r2, [r3, #20]
 8002ca0:	23a0      	movs	r3, #160	; 0xa0
 8002ca2:	05db      	lsls	r3, r3, #23
 8002ca4:	4904      	ldr	r1, [pc, #16]	; (8002cb8 <DMA1_Ch4_7_DMAMUX1_OVR_IRQHandler+0x34>)
 8002ca6:	400a      	ands	r2, r1
 8002ca8:	615a      	str	r2, [r3, #20]
  /* USER CODE END DMA1_Ch4_7_DMAMUX1_OVR_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_tx);
 8002caa:	4b04      	ldr	r3, [pc, #16]	; (8002cbc <DMA1_Ch4_7_DMAMUX1_OVR_IRQHandler+0x38>)
 8002cac:	0018      	movs	r0, r3
 8002cae:	f000 fdbb 	bl	8003828 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Ch4_7_DMAMUX1_OVR_IRQn 1 */

  /* USER CODE END DMA1_Ch4_7_DMAMUX1_OVR_IRQn 1 */
}
 8002cb2:	46c0      	nop			; (mov r8, r8)
 8002cb4:	46bd      	mov	sp, r7
 8002cb6:	bd80      	pop	{r7, pc}
 8002cb8:	fffff7ff 	.word	0xfffff7ff
 8002cbc:	200032f4 	.word	0x200032f4

08002cc0 <I2C1_IRQHandler>:

/**
  * @brief This function handles I2C1 event global interrupt / I2C1 wake-up interrupt through EXTI line 23.
  */
void I2C1_IRQHandler(void)
{
 8002cc0:	b580      	push	{r7, lr}
 8002cc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_IRQn 0 */

  /* USER CODE END I2C1_IRQn 0 */
  if (hi2c1.Instance->ISR & (I2C_FLAG_BERR | I2C_FLAG_ARLO | I2C_FLAG_OVR)) {
 8002cc4:	4b09      	ldr	r3, [pc, #36]	; (8002cec <I2C1_IRQHandler+0x2c>)
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	699a      	ldr	r2, [r3, #24]
 8002cca:	23e0      	movs	r3, #224	; 0xe0
 8002ccc:	00db      	lsls	r3, r3, #3
 8002cce:	4013      	ands	r3, r2
 8002cd0:	d004      	beq.n	8002cdc <I2C1_IRQHandler+0x1c>
    HAL_I2C_ER_IRQHandler(&hi2c1);
 8002cd2:	4b06      	ldr	r3, [pc, #24]	; (8002cec <I2C1_IRQHandler+0x2c>)
 8002cd4:	0018      	movs	r0, r3
 8002cd6:	f001 f8c9 	bl	8003e6c <HAL_I2C_ER_IRQHandler>
    HAL_I2C_EV_IRQHandler(&hi2c1);
  }
  /* USER CODE BEGIN I2C1_IRQn 1 */

  /* USER CODE END I2C1_IRQn 1 */
}
 8002cda:	e003      	b.n	8002ce4 <I2C1_IRQHandler+0x24>
    HAL_I2C_EV_IRQHandler(&hi2c1);
 8002cdc:	4b03      	ldr	r3, [pc, #12]	; (8002cec <I2C1_IRQHandler+0x2c>)
 8002cde:	0018      	movs	r0, r3
 8002ce0:	f001 f8aa 	bl	8003e38 <HAL_I2C_EV_IRQHandler>
}
 8002ce4:	46c0      	nop			; (mov r8, r8)
 8002ce6:	46bd      	mov	sp, r7
 8002ce8:	bd80      	pop	{r7, pc}
 8002cea:	46c0      	nop			; (mov r8, r8)
 8002cec:	20003230 	.word	0x20003230

08002cf0 <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 8002cf0:	b580      	push	{r7, lr}
 8002cf2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_I2S_IRQHandler(&hi2s1);
 8002cf4:	4b03      	ldr	r3, [pc, #12]	; (8002d04 <SPI1_IRQHandler+0x14>)
 8002cf6:	0018      	movs	r0, r3
 8002cf8:	f002 f82c 	bl	8004d54 <HAL_I2S_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 8002cfc:	46c0      	nop			; (mov r8, r8)
 8002cfe:	46bd      	mov	sp, r7
 8002d00:	bd80      	pop	{r7, pc}
 8002d02:	46c0      	nop			; (mov r8, r8)
 8002d04:	2000345c 	.word	0x2000345c

08002d08 <SPI2_IRQHandler>:

/**
  * @brief This function handles SPI2 global interrupt.
  */
void SPI2_IRQHandler(void)
{
 8002d08:	b580      	push	{r7, lr}
 8002d0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI2_IRQn 0 */

  /* USER CODE END SPI2_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi2);
 8002d0c:	4b03      	ldr	r3, [pc, #12]	; (8002d1c <SPI2_IRQHandler+0x14>)
 8002d0e:	0018      	movs	r0, r3
 8002d10:	f004 f846 	bl	8006da0 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI2_IRQn 1 */

  /* USER CODE END SPI2_IRQn 1 */
}
 8002d14:	46c0      	nop			; (mov r8, r8)
 8002d16:	46bd      	mov	sp, r7
 8002d18:	bd80      	pop	{r7, pc}
 8002d1a:	46c0      	nop			; (mov r8, r8)
 8002d1c:	200031b0 	.word	0x200031b0

08002d20 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXTI line 26.
  */
void USART2_IRQHandler(void)
{
 8002d20:	b580      	push	{r7, lr}
 8002d22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */
	USART2->ICR|=USART_ICR_ORECF;
 8002d24:	4b25      	ldr	r3, [pc, #148]	; (8002dbc <USART2_IRQHandler+0x9c>)
 8002d26:	6a1a      	ldr	r2, [r3, #32]
 8002d28:	4b24      	ldr	r3, [pc, #144]	; (8002dbc <USART2_IRQHandler+0x9c>)
 8002d2a:	2108      	movs	r1, #8
 8002d2c:	430a      	orrs	r2, r1
 8002d2e:	621a      	str	r2, [r3, #32]
	USART2->ICR|=USART_ICR_FECF;
 8002d30:	4b22      	ldr	r3, [pc, #136]	; (8002dbc <USART2_IRQHandler+0x9c>)
 8002d32:	6a1a      	ldr	r2, [r3, #32]
 8002d34:	4b21      	ldr	r3, [pc, #132]	; (8002dbc <USART2_IRQHandler+0x9c>)
 8002d36:	2102      	movs	r1, #2
 8002d38:	430a      	orrs	r2, r1
 8002d3a:	621a      	str	r2, [r3, #32]
	USART2->ICR|=USART_ICR_NECF;
 8002d3c:	4b1f      	ldr	r3, [pc, #124]	; (8002dbc <USART2_IRQHandler+0x9c>)
 8002d3e:	6a1a      	ldr	r2, [r3, #32]
 8002d40:	4b1e      	ldr	r3, [pc, #120]	; (8002dbc <USART2_IRQHandler+0x9c>)
 8002d42:	2104      	movs	r1, #4
 8002d44:	430a      	orrs	r2, r1
 8002d46:	621a      	str	r2, [r3, #32]
	if(LL_USART_IsActiveFlag_RXNE(USART2) && LL_USART_IsEnabledIT_RXNE(USART2))
 8002d48:	4b1c      	ldr	r3, [pc, #112]	; (8002dbc <USART2_IRQHandler+0x9c>)
 8002d4a:	0018      	movs	r0, r3
 8002d4c:	f7ff ff41 	bl	8002bd2 <LL_USART_IsActiveFlag_RXNE_RXFNE>
 8002d50:	1e03      	subs	r3, r0, #0
 8002d52:	d009      	beq.n	8002d68 <USART2_IRQHandler+0x48>
 8002d54:	4b19      	ldr	r3, [pc, #100]	; (8002dbc <USART2_IRQHandler+0x9c>)
 8002d56:	0018      	movs	r0, r3
 8002d58:	f7ff ff4c 	bl	8002bf4 <LL_USART_IsEnabledIT_RXNE_RXFNE>
 8002d5c:	1e03      	subs	r3, r0, #0
 8002d5e:	d003      	beq.n	8002d68 <USART2_IRQHandler+0x48>
	  {
	    USART2_RX_Callback();// launching the receiving callback function //LL implentation
 8002d60:	f7fe f90a 	bl	8000f78 <USART2_RX_Callback>
	  {
 8002d64:	46c0      	nop			; (mov r8, r8)
	  }
  /* USER CODE END USART2_IRQn 0 */
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8002d66:	e025      	b.n	8002db4 <USART2_IRQHandler+0x94>
		  USART2->ICR|=USART_ICR_ORECF;
 8002d68:	4b14      	ldr	r3, [pc, #80]	; (8002dbc <USART2_IRQHandler+0x9c>)
 8002d6a:	6a1a      	ldr	r2, [r3, #32]
 8002d6c:	4b13      	ldr	r3, [pc, #76]	; (8002dbc <USART2_IRQHandler+0x9c>)
 8002d6e:	2108      	movs	r1, #8
 8002d70:	430a      	orrs	r2, r1
 8002d72:	621a      	str	r2, [r3, #32]
	    if(LL_USART_IsActiveFlag_ORE(USART2))//clear the overrun flag by reading from RDR
 8002d74:	4b11      	ldr	r3, [pc, #68]	; (8002dbc <USART2_IRQHandler+0x9c>)
 8002d76:	0018      	movs	r0, r3
 8002d78:	f7ff ff1a 	bl	8002bb0 <LL_USART_IsActiveFlag_ORE>
 8002d7c:	1e03      	subs	r3, r0, #0
 8002d7e:	d008      	beq.n	8002d92 <USART2_IRQHandler+0x72>
	    	USART2->ICR|=USART_ICR_ORECF;
 8002d80:	4b0e      	ldr	r3, [pc, #56]	; (8002dbc <USART2_IRQHandler+0x9c>)
 8002d82:	6a1a      	ldr	r2, [r3, #32]
 8002d84:	4b0d      	ldr	r3, [pc, #52]	; (8002dbc <USART2_IRQHandler+0x9c>)
 8002d86:	2108      	movs	r1, #8
 8002d88:	430a      	orrs	r2, r1
 8002d8a:	621a      	str	r2, [r3, #32]
	      (void) USART2->RDR;
 8002d8c:	4b0b      	ldr	r3, [pc, #44]	; (8002dbc <USART2_IRQHandler+0x9c>)
 8002d8e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
}
 8002d90:	e010      	b.n	8002db4 <USART2_IRQHandler+0x94>
	    else if(LL_USART_IsActiveFlag_FE(USART2))//clear another flag by reading from RDR
 8002d92:	4b0a      	ldr	r3, [pc, #40]	; (8002dbc <USART2_IRQHandler+0x9c>)
 8002d94:	0018      	movs	r0, r3
 8002d96:	f7ff fee9 	bl	8002b6c <LL_USART_IsActiveFlag_FE>
 8002d9a:	1e03      	subs	r3, r0, #0
 8002d9c:	d002      	beq.n	8002da4 <USART2_IRQHandler+0x84>
	      (void) USART2->RDR;
 8002d9e:	4b07      	ldr	r3, [pc, #28]	; (8002dbc <USART2_IRQHandler+0x9c>)
 8002da0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
}
 8002da2:	e007      	b.n	8002db4 <USART2_IRQHandler+0x94>
	    else if(LL_USART_IsActiveFlag_NE(USART2))//clear another flag by reading from RDR
 8002da4:	4b05      	ldr	r3, [pc, #20]	; (8002dbc <USART2_IRQHandler+0x9c>)
 8002da6:	0018      	movs	r0, r3
 8002da8:	f7ff fef1 	bl	8002b8e <LL_USART_IsActiveFlag_NE>
 8002dac:	1e03      	subs	r3, r0, #0
 8002dae:	d001      	beq.n	8002db4 <USART2_IRQHandler+0x94>
	      (void) USART2->RDR;
 8002db0:	4b02      	ldr	r3, [pc, #8]	; (8002dbc <USART2_IRQHandler+0x9c>)
 8002db2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
}
 8002db4:	46c0      	nop			; (mov r8, r8)
 8002db6:	46bd      	mov	sp, r7
 8002db8:	bd80      	pop	{r7, pc}
 8002dba:	46c0      	nop			; (mov r8, r8)
 8002dbc:	40004400 	.word	0x40004400

08002dc0 <USART3_4_LPUART1_IRQHandler>:

/**
  * @brief This function handles USART3, USART4 and LPUART1 interrupts / LPUART1 wake-up interrupt through EXTI line 28.
  */
void USART3_4_LPUART1_IRQHandler(void)
{
 8002dc0:	b580      	push	{r7, lr}
 8002dc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_4_LPUART1_IRQn 0 */

  /* USER CODE END USART3_4_LPUART1_IRQn 0 */
  HAL_USART_IRQHandler(&husart3);
 8002dc4:	4b03      	ldr	r3, [pc, #12]	; (8002dd4 <USART3_4_LPUART1_IRQHandler+0x14>)
 8002dc6:	0018      	movs	r0, r3
 8002dc8:	f005 fcf8 	bl	80087bc <HAL_USART_IRQHandler>
  /* USER CODE BEGIN USART3_4_LPUART1_IRQn 1 */

  /* USER CODE END USART3_4_LPUART1_IRQn 1 */
}
 8002dcc:	46c0      	nop			; (mov r8, r8)
 8002dce:	46bd      	mov	sp, r7
 8002dd0:	bd80      	pop	{r7, pc}
 8002dd2:	46c0      	nop			; (mov r8, r8)
 8002dd4:	20003390 	.word	0x20003390

08002dd8 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002dd8:	b580      	push	{r7, lr}
 8002dda:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8002ddc:	4b03      	ldr	r3, [pc, #12]	; (8002dec <SystemInit+0x14>)
 8002dde:	2280      	movs	r2, #128	; 0x80
 8002de0:	0512      	lsls	r2, r2, #20
 8002de2:	609a      	str	r2, [r3, #8]
#endif
}
 8002de4:	46c0      	nop			; (mov r8, r8)
 8002de6:	46bd      	mov	sp, r7
 8002de8:	bd80      	pop	{r7, pc}
 8002dea:	46c0      	nop			; (mov r8, r8)
 8002dec:	e000ed00 	.word	0xe000ed00

08002df0 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8002df0:	480d      	ldr	r0, [pc, #52]	; (8002e28 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8002df2:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8002df4:	f7ff fff0 	bl	8002dd8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002df8:	480c      	ldr	r0, [pc, #48]	; (8002e2c <LoopForever+0x6>)
  ldr r1, =_edata
 8002dfa:	490d      	ldr	r1, [pc, #52]	; (8002e30 <LoopForever+0xa>)
  ldr r2, =_sidata
 8002dfc:	4a0d      	ldr	r2, [pc, #52]	; (8002e34 <LoopForever+0xe>)
  movs r3, #0
 8002dfe:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002e00:	e002      	b.n	8002e08 <LoopCopyDataInit>

08002e02 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002e02:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002e04:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002e06:	3304      	adds	r3, #4

08002e08 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002e08:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002e0a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002e0c:	d3f9      	bcc.n	8002e02 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002e0e:	4a0a      	ldr	r2, [pc, #40]	; (8002e38 <LoopForever+0x12>)
  ldr r4, =_ebss
 8002e10:	4c0a      	ldr	r4, [pc, #40]	; (8002e3c <LoopForever+0x16>)
  movs r3, #0
 8002e12:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002e14:	e001      	b.n	8002e1a <LoopFillZerobss>

08002e16 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002e16:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002e18:	3204      	adds	r2, #4

08002e1a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002e1a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002e1c:	d3fb      	bcc.n	8002e16 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8002e1e:	f006 fdfb 	bl	8009a18 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 8002e22:	f7fd fb85 	bl	8000530 <main>

08002e26 <LoopForever>:

LoopForever:
  b LoopForever
 8002e26:	e7fe      	b.n	8002e26 <LoopForever>
  ldr   r0, =_estack
 8002e28:	20009000 	.word	0x20009000
  ldr r0, =_sdata
 8002e2c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002e30:	20003140 	.word	0x20003140
  ldr r2, =_sidata
 8002e34:	08009b78 	.word	0x08009b78
  ldr r2, =_sbss
 8002e38:	20003140 	.word	0x20003140
  ldr r4, =_ebss
 8002e3c:	20005600 	.word	0x20005600

08002e40 <ADC1_COMP_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002e40:	e7fe      	b.n	8002e40 <ADC1_COMP_IRQHandler>
	...

08002e44 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002e44:	b580      	push	{r7, lr}
 8002e46:	b082      	sub	sp, #8
 8002e48:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8002e4a:	1dfb      	adds	r3, r7, #7
 8002e4c:	2200      	movs	r2, #0
 8002e4e:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002e50:	4b0b      	ldr	r3, [pc, #44]	; (8002e80 <HAL_Init+0x3c>)
 8002e52:	681a      	ldr	r2, [r3, #0]
 8002e54:	4b0a      	ldr	r3, [pc, #40]	; (8002e80 <HAL_Init+0x3c>)
 8002e56:	2180      	movs	r1, #128	; 0x80
 8002e58:	0049      	lsls	r1, r1, #1
 8002e5a:	430a      	orrs	r2, r1
 8002e5c:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002e5e:	2000      	movs	r0, #0
 8002e60:	f000 f810 	bl	8002e84 <HAL_InitTick>
 8002e64:	1e03      	subs	r3, r0, #0
 8002e66:	d003      	beq.n	8002e70 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 8002e68:	1dfb      	adds	r3, r7, #7
 8002e6a:	2201      	movs	r2, #1
 8002e6c:	701a      	strb	r2, [r3, #0]
 8002e6e:	e001      	b.n	8002e74 <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 8002e70:	f7ff fb5a 	bl	8002528 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8002e74:	1dfb      	adds	r3, r7, #7
 8002e76:	781b      	ldrb	r3, [r3, #0]
}
 8002e78:	0018      	movs	r0, r3
 8002e7a:	46bd      	mov	sp, r7
 8002e7c:	b002      	add	sp, #8
 8002e7e:	bd80      	pop	{r7, pc}
 8002e80:	40022000 	.word	0x40022000

08002e84 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002e84:	b590      	push	{r4, r7, lr}
 8002e86:	b085      	sub	sp, #20
 8002e88:	af00      	add	r7, sp, #0
 8002e8a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8002e8c:	230f      	movs	r3, #15
 8002e8e:	18fb      	adds	r3, r7, r3
 8002e90:	2200      	movs	r2, #0
 8002e92:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 8002e94:	4b1d      	ldr	r3, [pc, #116]	; (8002f0c <HAL_InitTick+0x88>)
 8002e96:	781b      	ldrb	r3, [r3, #0]
 8002e98:	2b00      	cmp	r3, #0
 8002e9a:	d02b      	beq.n	8002ef4 <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 8002e9c:	4b1c      	ldr	r3, [pc, #112]	; (8002f10 <HAL_InitTick+0x8c>)
 8002e9e:	681c      	ldr	r4, [r3, #0]
 8002ea0:	4b1a      	ldr	r3, [pc, #104]	; (8002f0c <HAL_InitTick+0x88>)
 8002ea2:	781b      	ldrb	r3, [r3, #0]
 8002ea4:	0019      	movs	r1, r3
 8002ea6:	23fa      	movs	r3, #250	; 0xfa
 8002ea8:	0098      	lsls	r0, r3, #2
 8002eaa:	f7fd f92b 	bl	8000104 <__udivsi3>
 8002eae:	0003      	movs	r3, r0
 8002eb0:	0019      	movs	r1, r3
 8002eb2:	0020      	movs	r0, r4
 8002eb4:	f7fd f926 	bl	8000104 <__udivsi3>
 8002eb8:	0003      	movs	r3, r0
 8002eba:	0018      	movs	r0, r3
 8002ebc:	f000 fbb3 	bl	8003626 <HAL_SYSTICK_Config>
 8002ec0:	1e03      	subs	r3, r0, #0
 8002ec2:	d112      	bne.n	8002eea <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	2b03      	cmp	r3, #3
 8002ec8:	d80a      	bhi.n	8002ee0 <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002eca:	6879      	ldr	r1, [r7, #4]
 8002ecc:	2301      	movs	r3, #1
 8002ece:	425b      	negs	r3, r3
 8002ed0:	2200      	movs	r2, #0
 8002ed2:	0018      	movs	r0, r3
 8002ed4:	f000 fb82 	bl	80035dc <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002ed8:	4b0e      	ldr	r3, [pc, #56]	; (8002f14 <HAL_InitTick+0x90>)
 8002eda:	687a      	ldr	r2, [r7, #4]
 8002edc:	601a      	str	r2, [r3, #0]
 8002ede:	e00d      	b.n	8002efc <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 8002ee0:	230f      	movs	r3, #15
 8002ee2:	18fb      	adds	r3, r7, r3
 8002ee4:	2201      	movs	r2, #1
 8002ee6:	701a      	strb	r2, [r3, #0]
 8002ee8:	e008      	b.n	8002efc <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 8002eea:	230f      	movs	r3, #15
 8002eec:	18fb      	adds	r3, r7, r3
 8002eee:	2201      	movs	r2, #1
 8002ef0:	701a      	strb	r2, [r3, #0]
 8002ef2:	e003      	b.n	8002efc <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 8002ef4:	230f      	movs	r3, #15
 8002ef6:	18fb      	adds	r3, r7, r3
 8002ef8:	2201      	movs	r2, #1
 8002efa:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 8002efc:	230f      	movs	r3, #15
 8002efe:	18fb      	adds	r3, r7, r3
 8002f00:	781b      	ldrb	r3, [r3, #0]
}
 8002f02:	0018      	movs	r0, r3
 8002f04:	46bd      	mov	sp, r7
 8002f06:	b005      	add	sp, #20
 8002f08:	bd90      	pop	{r4, r7, pc}
 8002f0a:	46c0      	nop			; (mov r8, r8)
 8002f0c:	2000313c 	.word	0x2000313c
 8002f10:	20003134 	.word	0x20003134
 8002f14:	20003138 	.word	0x20003138

08002f18 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002f18:	b580      	push	{r7, lr}
 8002f1a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8002f1c:	4b05      	ldr	r3, [pc, #20]	; (8002f34 <HAL_IncTick+0x1c>)
 8002f1e:	781b      	ldrb	r3, [r3, #0]
 8002f20:	001a      	movs	r2, r3
 8002f22:	4b05      	ldr	r3, [pc, #20]	; (8002f38 <HAL_IncTick+0x20>)
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	18d2      	adds	r2, r2, r3
 8002f28:	4b03      	ldr	r3, [pc, #12]	; (8002f38 <HAL_IncTick+0x20>)
 8002f2a:	601a      	str	r2, [r3, #0]
}
 8002f2c:	46c0      	nop			; (mov r8, r8)
 8002f2e:	46bd      	mov	sp, r7
 8002f30:	bd80      	pop	{r7, pc}
 8002f32:	46c0      	nop			; (mov r8, r8)
 8002f34:	2000313c 	.word	0x2000313c
 8002f38:	200055fc 	.word	0x200055fc

08002f3c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002f3c:	b580      	push	{r7, lr}
 8002f3e:	af00      	add	r7, sp, #0
  return uwTick;
 8002f40:	4b02      	ldr	r3, [pc, #8]	; (8002f4c <HAL_GetTick+0x10>)
 8002f42:	681b      	ldr	r3, [r3, #0]
}
 8002f44:	0018      	movs	r0, r3
 8002f46:	46bd      	mov	sp, r7
 8002f48:	bd80      	pop	{r7, pc}
 8002f4a:	46c0      	nop			; (mov r8, r8)
 8002f4c:	200055fc 	.word	0x200055fc

08002f50 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002f50:	b580      	push	{r7, lr}
 8002f52:	b084      	sub	sp, #16
 8002f54:	af00      	add	r7, sp, #0
 8002f56:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002f58:	f7ff fff0 	bl	8002f3c <HAL_GetTick>
 8002f5c:	0003      	movs	r3, r0
 8002f5e:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002f64:	68fb      	ldr	r3, [r7, #12]
 8002f66:	3301      	adds	r3, #1
 8002f68:	d005      	beq.n	8002f76 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002f6a:	4b0a      	ldr	r3, [pc, #40]	; (8002f94 <HAL_Delay+0x44>)
 8002f6c:	781b      	ldrb	r3, [r3, #0]
 8002f6e:	001a      	movs	r2, r3
 8002f70:	68fb      	ldr	r3, [r7, #12]
 8002f72:	189b      	adds	r3, r3, r2
 8002f74:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002f76:	46c0      	nop			; (mov r8, r8)
 8002f78:	f7ff ffe0 	bl	8002f3c <HAL_GetTick>
 8002f7c:	0002      	movs	r2, r0
 8002f7e:	68bb      	ldr	r3, [r7, #8]
 8002f80:	1ad3      	subs	r3, r2, r3
 8002f82:	68fa      	ldr	r2, [r7, #12]
 8002f84:	429a      	cmp	r2, r3
 8002f86:	d8f7      	bhi.n	8002f78 <HAL_Delay+0x28>
  {
  }
}
 8002f88:	46c0      	nop			; (mov r8, r8)
 8002f8a:	46c0      	nop			; (mov r8, r8)
 8002f8c:	46bd      	mov	sp, r7
 8002f8e:	b004      	add	sp, #16
 8002f90:	bd80      	pop	{r7, pc}
 8002f92:	46c0      	nop			; (mov r8, r8)
 8002f94:	2000313c 	.word	0x2000313c

08002f98 <HAL_SYSCFG_StrobeDBattpinsConfig>:
  *         @arg @ref SYSCFG_UCPD1_STROBE
  *         @arg @ref SYSCFG_UCPD2_STROBE
  * @retval None
  */
void HAL_SYSCFG_StrobeDBattpinsConfig(uint32_t ConfigDeadBattery)
{
 8002f98:	b580      	push	{r7, lr}
 8002f9a:	b082      	sub	sp, #8
 8002f9c:	af00      	add	r7, sp, #0
 8002f9e:	6078      	str	r0, [r7, #4]
  assert_param(IS_SYSCFG_DBATT_CONFIG(ConfigDeadBattery));

  /* Change strobe configuration of GPIO depending on UCPDx dead battery settings */
  MODIFY_REG(SYSCFG->CFGR1, (SYSCFG_CFGR1_UCPD1_STROBE | SYSCFG_CFGR1_UCPD2_STROBE), ConfigDeadBattery);
 8002fa0:	4b06      	ldr	r3, [pc, #24]	; (8002fbc <HAL_SYSCFG_StrobeDBattpinsConfig+0x24>)
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	4a06      	ldr	r2, [pc, #24]	; (8002fc0 <HAL_SYSCFG_StrobeDBattpinsConfig+0x28>)
 8002fa6:	4013      	ands	r3, r2
 8002fa8:	0019      	movs	r1, r3
 8002faa:	4b04      	ldr	r3, [pc, #16]	; (8002fbc <HAL_SYSCFG_StrobeDBattpinsConfig+0x24>)
 8002fac:	687a      	ldr	r2, [r7, #4]
 8002fae:	430a      	orrs	r2, r1
 8002fb0:	601a      	str	r2, [r3, #0]
}
 8002fb2:	46c0      	nop			; (mov r8, r8)
 8002fb4:	46bd      	mov	sp, r7
 8002fb6:	b002      	add	sp, #8
 8002fb8:	bd80      	pop	{r7, pc}
 8002fba:	46c0      	nop			; (mov r8, r8)
 8002fbc:	40010000 	.word	0x40010000
 8002fc0:	fffff9ff 	.word	0xfffff9ff

08002fc4 <LL_EXTI_EnableIT_0_31>:
  *         @arg @ref LL_EXTI_LINE_ALL_0_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableIT_0_31(uint32_t ExtiLine)
{
 8002fc4:	b580      	push	{r7, lr}
 8002fc6:	b082      	sub	sp, #8
 8002fc8:	af00      	add	r7, sp, #0
 8002fca:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR1, ExtiLine);
 8002fcc:	4a05      	ldr	r2, [pc, #20]	; (8002fe4 <LL_EXTI_EnableIT_0_31+0x20>)
 8002fce:	2380      	movs	r3, #128	; 0x80
 8002fd0:	58d2      	ldr	r2, [r2, r3]
 8002fd2:	4904      	ldr	r1, [pc, #16]	; (8002fe4 <LL_EXTI_EnableIT_0_31+0x20>)
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	4313      	orrs	r3, r2
 8002fd8:	2280      	movs	r2, #128	; 0x80
 8002fda:	508b      	str	r3, [r1, r2]
}
 8002fdc:	46c0      	nop			; (mov r8, r8)
 8002fde:	46bd      	mov	sp, r7
 8002fe0:	b002      	add	sp, #8
 8002fe2:	bd80      	pop	{r7, pc}
 8002fe4:	40021800 	.word	0x40021800

08002fe8 <LL_EXTI_DisableIT_0_31>:
  *         @arg @ref LL_EXTI_LINE_ALL_0_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableIT_0_31(uint32_t ExtiLine)
{
 8002fe8:	b580      	push	{r7, lr}
 8002fea:	b082      	sub	sp, #8
 8002fec:	af00      	add	r7, sp, #0
 8002fee:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR1, ExtiLine);
 8002ff0:	4a06      	ldr	r2, [pc, #24]	; (800300c <LL_EXTI_DisableIT_0_31+0x24>)
 8002ff2:	2380      	movs	r3, #128	; 0x80
 8002ff4:	58d3      	ldr	r3, [r2, r3]
 8002ff6:	687a      	ldr	r2, [r7, #4]
 8002ff8:	43d2      	mvns	r2, r2
 8002ffa:	4904      	ldr	r1, [pc, #16]	; (800300c <LL_EXTI_DisableIT_0_31+0x24>)
 8002ffc:	4013      	ands	r3, r2
 8002ffe:	2280      	movs	r2, #128	; 0x80
 8003000:	508b      	str	r3, [r1, r2]
}
 8003002:	46c0      	nop			; (mov r8, r8)
 8003004:	46bd      	mov	sp, r7
 8003006:	b002      	add	sp, #8
 8003008:	bd80      	pop	{r7, pc}
 800300a:	46c0      	nop			; (mov r8, r8)
 800300c:	40021800 	.word	0x40021800

08003010 <LL_EXTI_EnableEvent_0_31>:
  *         @arg @ref LL_EXTI_LINE_ALL_0_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableEvent_0_31(uint32_t ExtiLine)
{
 8003010:	b580      	push	{r7, lr}
 8003012:	b082      	sub	sp, #8
 8003014:	af00      	add	r7, sp, #0
 8003016:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->EMR1, ExtiLine);
 8003018:	4a05      	ldr	r2, [pc, #20]	; (8003030 <LL_EXTI_EnableEvent_0_31+0x20>)
 800301a:	2384      	movs	r3, #132	; 0x84
 800301c:	58d2      	ldr	r2, [r2, r3]
 800301e:	4904      	ldr	r1, [pc, #16]	; (8003030 <LL_EXTI_EnableEvent_0_31+0x20>)
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	4313      	orrs	r3, r2
 8003024:	2284      	movs	r2, #132	; 0x84
 8003026:	508b      	str	r3, [r1, r2]

}
 8003028:	46c0      	nop			; (mov r8, r8)
 800302a:	46bd      	mov	sp, r7
 800302c:	b002      	add	sp, #8
 800302e:	bd80      	pop	{r7, pc}
 8003030:	40021800 	.word	0x40021800

08003034 <LL_EXTI_DisableEvent_0_31>:
  *         @arg @ref LL_EXTI_LINE_ALL_0_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableEvent_0_31(uint32_t ExtiLine)
{
 8003034:	b580      	push	{r7, lr}
 8003036:	b082      	sub	sp, #8
 8003038:	af00      	add	r7, sp, #0
 800303a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->EMR1, ExtiLine);
 800303c:	4a06      	ldr	r2, [pc, #24]	; (8003058 <LL_EXTI_DisableEvent_0_31+0x24>)
 800303e:	2384      	movs	r3, #132	; 0x84
 8003040:	58d3      	ldr	r3, [r2, r3]
 8003042:	687a      	ldr	r2, [r7, #4]
 8003044:	43d2      	mvns	r2, r2
 8003046:	4904      	ldr	r1, [pc, #16]	; (8003058 <LL_EXTI_DisableEvent_0_31+0x24>)
 8003048:	4013      	ands	r3, r2
 800304a:	2284      	movs	r2, #132	; 0x84
 800304c:	508b      	str	r3, [r1, r2]
}
 800304e:	46c0      	nop			; (mov r8, r8)
 8003050:	46bd      	mov	sp, r7
 8003052:	b002      	add	sp, #8
 8003054:	bd80      	pop	{r7, pc}
 8003056:	46c0      	nop			; (mov r8, r8)
 8003058:	40021800 	.word	0x40021800

0800305c <LL_EXTI_EnableRisingTrig_0_31>:
  *         @arg @ref LL_EXTI_LINE_20
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableRisingTrig_0_31(uint32_t ExtiLine)
{
 800305c:	b580      	push	{r7, lr}
 800305e:	b082      	sub	sp, #8
 8003060:	af00      	add	r7, sp, #0
 8003062:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR1, ExtiLine);
 8003064:	4b04      	ldr	r3, [pc, #16]	; (8003078 <LL_EXTI_EnableRisingTrig_0_31+0x1c>)
 8003066:	6819      	ldr	r1, [r3, #0]
 8003068:	4b03      	ldr	r3, [pc, #12]	; (8003078 <LL_EXTI_EnableRisingTrig_0_31+0x1c>)
 800306a:	687a      	ldr	r2, [r7, #4]
 800306c:	430a      	orrs	r2, r1
 800306e:	601a      	str	r2, [r3, #0]

}
 8003070:	46c0      	nop			; (mov r8, r8)
 8003072:	46bd      	mov	sp, r7
 8003074:	b002      	add	sp, #8
 8003076:	bd80      	pop	{r7, pc}
 8003078:	40021800 	.word	0x40021800

0800307c <LL_EXTI_DisableRisingTrig_0_31>:
  *         @arg @ref LL_EXTI_LINE_20
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableRisingTrig_0_31(uint32_t ExtiLine)
{
 800307c:	b580      	push	{r7, lr}
 800307e:	b082      	sub	sp, #8
 8003080:	af00      	add	r7, sp, #0
 8003082:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->RTSR1, ExtiLine);
 8003084:	4b05      	ldr	r3, [pc, #20]	; (800309c <LL_EXTI_DisableRisingTrig_0_31+0x20>)
 8003086:	681a      	ldr	r2, [r3, #0]
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	43d9      	mvns	r1, r3
 800308c:	4b03      	ldr	r3, [pc, #12]	; (800309c <LL_EXTI_DisableRisingTrig_0_31+0x20>)
 800308e:	400a      	ands	r2, r1
 8003090:	601a      	str	r2, [r3, #0]

}
 8003092:	46c0      	nop			; (mov r8, r8)
 8003094:	46bd      	mov	sp, r7
 8003096:	b002      	add	sp, #8
 8003098:	bd80      	pop	{r7, pc}
 800309a:	46c0      	nop			; (mov r8, r8)
 800309c:	40021800 	.word	0x40021800

080030a0 <LL_EXTI_EnableFallingTrig_0_31>:
  *         @arg @ref LL_EXTI_LINE_20
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableFallingTrig_0_31(uint32_t ExtiLine)
{
 80030a0:	b580      	push	{r7, lr}
 80030a2:	b082      	sub	sp, #8
 80030a4:	af00      	add	r7, sp, #0
 80030a6:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR1, ExtiLine);
 80030a8:	4b04      	ldr	r3, [pc, #16]	; (80030bc <LL_EXTI_EnableFallingTrig_0_31+0x1c>)
 80030aa:	6859      	ldr	r1, [r3, #4]
 80030ac:	4b03      	ldr	r3, [pc, #12]	; (80030bc <LL_EXTI_EnableFallingTrig_0_31+0x1c>)
 80030ae:	687a      	ldr	r2, [r7, #4]
 80030b0:	430a      	orrs	r2, r1
 80030b2:	605a      	str	r2, [r3, #4]
}
 80030b4:	46c0      	nop			; (mov r8, r8)
 80030b6:	46bd      	mov	sp, r7
 80030b8:	b002      	add	sp, #8
 80030ba:	bd80      	pop	{r7, pc}
 80030bc:	40021800 	.word	0x40021800

080030c0 <LL_EXTI_DisableFallingTrig_0_31>:
  *         @arg @ref LL_EXTI_LINE_20
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableFallingTrig_0_31(uint32_t ExtiLine)
{
 80030c0:	b580      	push	{r7, lr}
 80030c2:	b082      	sub	sp, #8
 80030c4:	af00      	add	r7, sp, #0
 80030c6:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->FTSR1, ExtiLine);
 80030c8:	4b05      	ldr	r3, [pc, #20]	; (80030e0 <LL_EXTI_DisableFallingTrig_0_31+0x20>)
 80030ca:	685a      	ldr	r2, [r3, #4]
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	43d9      	mvns	r1, r3
 80030d0:	4b03      	ldr	r3, [pc, #12]	; (80030e0 <LL_EXTI_DisableFallingTrig_0_31+0x20>)
 80030d2:	400a      	ands	r2, r1
 80030d4:	605a      	str	r2, [r3, #4]
}
 80030d6:	46c0      	nop			; (mov r8, r8)
 80030d8:	46bd      	mov	sp, r7
 80030da:	b002      	add	sp, #8
 80030dc:	bd80      	pop	{r7, pc}
 80030de:	46c0      	nop			; (mov r8, r8)
 80030e0:	40021800 	.word	0x40021800

080030e4 <LL_EXTI_ClearFallingFlag_0_31>:
  *         @arg @ref LL_EXTI_LINE_20
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_ClearFallingFlag_0_31(uint32_t ExtiLine)
{
 80030e4:	b580      	push	{r7, lr}
 80030e6:	b082      	sub	sp, #8
 80030e8:	af00      	add	r7, sp, #0
 80030ea:	6078      	str	r0, [r7, #4]
  WRITE_REG(EXTI->FPR1, ExtiLine);
 80030ec:	4b03      	ldr	r3, [pc, #12]	; (80030fc <LL_EXTI_ClearFallingFlag_0_31+0x18>)
 80030ee:	687a      	ldr	r2, [r7, #4]
 80030f0:	611a      	str	r2, [r3, #16]
}
 80030f2:	46c0      	nop			; (mov r8, r8)
 80030f4:	46bd      	mov	sp, r7
 80030f6:	b002      	add	sp, #8
 80030f8:	bd80      	pop	{r7, pc}
 80030fa:	46c0      	nop			; (mov r8, r8)
 80030fc:	40021800 	.word	0x40021800

08003100 <LL_EXTI_ClearRisingFlag_0_31>:
  *         @arg @ref LL_EXTI_LINE_20
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_ClearRisingFlag_0_31(uint32_t ExtiLine)
{
 8003100:	b580      	push	{r7, lr}
 8003102:	b082      	sub	sp, #8
 8003104:	af00      	add	r7, sp, #0
 8003106:	6078      	str	r0, [r7, #4]
  WRITE_REG(EXTI->RPR1, ExtiLine);
 8003108:	4b03      	ldr	r3, [pc, #12]	; (8003118 <LL_EXTI_ClearRisingFlag_0_31+0x18>)
 800310a:	687a      	ldr	r2, [r7, #4]
 800310c:	60da      	str	r2, [r3, #12]
}
 800310e:	46c0      	nop			; (mov r8, r8)
 8003110:	46bd      	mov	sp, r7
 8003112:	b002      	add	sp, #8
 8003114:	bd80      	pop	{r7, pc}
 8003116:	46c0      	nop			; (mov r8, r8)
 8003118:	40021800 	.word	0x40021800

0800311c <HAL_COMP_Init>:
  *         To unlock the configuration, perform a system reset.
  * @param  hcomp  COMP handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_COMP_Init(COMP_HandleTypeDef *hcomp)
{
 800311c:	b580      	push	{r7, lr}
 800311e:	b088      	sub	sp, #32
 8003120:	af00      	add	r7, sp, #0
 8003122:	6078      	str	r0, [r7, #4]
  uint32_t tmp_csr;
  uint32_t exti_line;
  uint32_t comp_voltage_scaler_initialized; /* Value "0" if comparator voltage scaler is not initialized */
  __IO uint32_t wait_loop_index = 0UL;
 8003124:	2300      	movs	r3, #0
 8003126:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef status = HAL_OK;
 8003128:	211f      	movs	r1, #31
 800312a:	187b      	adds	r3, r7, r1
 800312c:	2200      	movs	r2, #0
 800312e:	701a      	strb	r2, [r3, #0]
  __IO uint32_t * comp_common_odd;
  __IO uint32_t * comp_common_even;
#endif

  /* Check the COMP handle allocation and lock status */
  if(hcomp == NULL)
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	2b00      	cmp	r3, #0
 8003134:	d103      	bne.n	800313e <HAL_COMP_Init+0x22>
  {
    status = HAL_ERROR;
 8003136:	187b      	adds	r3, r7, r1
 8003138:	2201      	movs	r2, #1
 800313a:	701a      	strb	r2, [r3, #0]
 800313c:	e13d      	b.n	80033ba <HAL_COMP_Init+0x29e>
  }
  else if(__HAL_COMP_IS_LOCKED(hcomp))
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	0fdb      	lsrs	r3, r3, #31
 8003146:	07da      	lsls	r2, r3, #31
 8003148:	2380      	movs	r3, #128	; 0x80
 800314a:	061b      	lsls	r3, r3, #24
 800314c:	429a      	cmp	r2, r3
 800314e:	d104      	bne.n	800315a <HAL_COMP_Init+0x3e>
  {
    status = HAL_ERROR;
 8003150:	231f      	movs	r3, #31
 8003152:	18fb      	adds	r3, r7, r3
 8003154:	2201      	movs	r2, #1
 8003156:	701a      	strb	r2, [r3, #0]
 8003158:	e12f      	b.n	80033ba <HAL_COMP_Init+0x29e>
    if(hcomp->Init.WindowMode != COMP_WINDOWMODE_DISABLE)
    {
      assert_param(IS_COMP_WINDOWOUTPUT(hcomp->Init.WindowOutput));
    }

    if(hcomp->State == HAL_COMP_STATE_RESET)
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	2229      	movs	r2, #41	; 0x29
 800315e:	5c9b      	ldrb	r3, [r3, r2]
 8003160:	b2db      	uxtb	r3, r3
 8003162:	2b00      	cmp	r3, #0
 8003164:	d10a      	bne.n	800317c <HAL_COMP_Init+0x60>
    {
      /* Allocate lock resource and initialize it */
      hcomp->Lock = HAL_UNLOCKED;
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	2228      	movs	r2, #40	; 0x28
 800316a:	2100      	movs	r1, #0
 800316c:	5499      	strb	r1, [r3, r2]

      /* Set COMP error code to none */
      COMP_CLEAR_ERRORCODE(hcomp);
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	2200      	movs	r2, #0
 8003172:	62da      	str	r2, [r3, #44]	; 0x2c
#else
      /* Init the low level hardware */
      /* Note: Internal control clock of the comparators must                 */
      /*       be enabled in "HAL_COMP_MspInit()"                             */
      /*       using "__HAL_RCC_SYSCFG_CLK_ENABLE()".                         */
      HAL_COMP_MspInit(hcomp);
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	0018      	movs	r0, r3
 8003178:	f7ff f9fe 	bl	8002578 <HAL_COMP_MspInit>
#endif /* USE_HAL_COMP_REGISTER_CALLBACKS */
    }

    /* Memorize voltage scaler state before initialization */
    comp_voltage_scaler_initialized = READ_BIT(hcomp->Instance->CSR, (COMP_CSR_INMSEL_1 | COMP_CSR_INMSEL_0));
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	2230      	movs	r2, #48	; 0x30
 8003184:	4013      	ands	r3, r2
 8003186:	61bb      	str	r3, [r7, #24]

    /* Set COMP parameters */
    tmp_csr = (  hcomp->Init.InputMinus
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	695a      	ldr	r2, [r3, #20]
               | hcomp->Init.InputPlus
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	691b      	ldr	r3, [r3, #16]
 8003190:	431a      	orrs	r2, r3
               | hcomp->Init.BlankingSrce
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	6a1b      	ldr	r3, [r3, #32]
 8003196:	431a      	orrs	r2, r3
               | hcomp->Init.Hysteresis
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	699b      	ldr	r3, [r3, #24]
 800319c:	431a      	orrs	r2, r3
               | hcomp->Init.OutputPol
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	69db      	ldr	r3, [r3, #28]
 80031a2:	431a      	orrs	r2, r3
               | hcomp->Init.Mode
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	68db      	ldr	r3, [r3, #12]
    tmp_csr = (  hcomp->Init.InputMinus
 80031a8:	4313      	orrs	r3, r2
 80031aa:	617b      	str	r3, [r7, #20]
              );

    /* Set parameters in COMP register */
    /* Note: Update all bits except read-only, lock and enable bits */
    MODIFY_REG(hcomp->Instance->CSR,
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	4a85      	ldr	r2, [pc, #532]	; (80033c8 <HAL_COMP_Init+0x2ac>)
 80031b4:	4013      	ands	r3, r2
 80031b6:	0019      	movs	r1, r3
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	697a      	ldr	r2, [r7, #20]
 80031be:	430a      	orrs	r2, r1
 80031c0:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(*comp_common_odd, COMP_CSR_WINOUT);
        CLEAR_BIT(*comp_common_even, COMP_CSR_WINOUT);
        break;
    }
#else
    if(hcomp->Init.WindowMode == COMP_WINDOWMODE_COMP1_INPUT_PLUS_COMMON)
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	685a      	ldr	r2, [r3, #4]
 80031c6:	2380      	movs	r3, #128	; 0x80
 80031c8:	011b      	lsls	r3, r3, #4
 80031ca:	429a      	cmp	r2, r3
 80031cc:	d10d      	bne.n	80031ea <HAL_COMP_Init+0xce>
    {
      CLEAR_BIT(COMP12_COMMON->CSR_ODD, COMP_CSR_WINMODE);
 80031ce:	4b7f      	ldr	r3, [pc, #508]	; (80033cc <HAL_COMP_Init+0x2b0>)
 80031d0:	681a      	ldr	r2, [r3, #0]
 80031d2:	4b7e      	ldr	r3, [pc, #504]	; (80033cc <HAL_COMP_Init+0x2b0>)
 80031d4:	497e      	ldr	r1, [pc, #504]	; (80033d0 <HAL_COMP_Init+0x2b4>)
 80031d6:	400a      	ands	r2, r1
 80031d8:	601a      	str	r2, [r3, #0]
      SET_BIT(COMP12_COMMON->CSR_EVEN, COMP_CSR_WINMODE);
 80031da:	4b7c      	ldr	r3, [pc, #496]	; (80033cc <HAL_COMP_Init+0x2b0>)
 80031dc:	685a      	ldr	r2, [r3, #4]
 80031de:	4b7b      	ldr	r3, [pc, #492]	; (80033cc <HAL_COMP_Init+0x2b0>)
 80031e0:	2180      	movs	r1, #128	; 0x80
 80031e2:	0109      	lsls	r1, r1, #4
 80031e4:	430a      	orrs	r2, r1
 80031e6:	605a      	str	r2, [r3, #4]
 80031e8:	e01f      	b.n	800322a <HAL_COMP_Init+0x10e>
    }
    else if(hcomp->Init.WindowMode == COMP_WINDOWMODE_COMP2_INPUT_PLUS_COMMON)
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	685a      	ldr	r2, [r3, #4]
 80031ee:	23c0      	movs	r3, #192	; 0xc0
 80031f0:	015b      	lsls	r3, r3, #5
 80031f2:	429a      	cmp	r2, r3
 80031f4:	d10d      	bne.n	8003212 <HAL_COMP_Init+0xf6>
    {
      SET_BIT(COMP12_COMMON->CSR_ODD, COMP_CSR_WINMODE);
 80031f6:	4b75      	ldr	r3, [pc, #468]	; (80033cc <HAL_COMP_Init+0x2b0>)
 80031f8:	681a      	ldr	r2, [r3, #0]
 80031fa:	4b74      	ldr	r3, [pc, #464]	; (80033cc <HAL_COMP_Init+0x2b0>)
 80031fc:	2180      	movs	r1, #128	; 0x80
 80031fe:	0109      	lsls	r1, r1, #4
 8003200:	430a      	orrs	r2, r1
 8003202:	601a      	str	r2, [r3, #0]
      CLEAR_BIT(COMP12_COMMON->CSR_EVEN, COMP_CSR_WINMODE);
 8003204:	4b71      	ldr	r3, [pc, #452]	; (80033cc <HAL_COMP_Init+0x2b0>)
 8003206:	685a      	ldr	r2, [r3, #4]
 8003208:	4b70      	ldr	r3, [pc, #448]	; (80033cc <HAL_COMP_Init+0x2b0>)
 800320a:	4971      	ldr	r1, [pc, #452]	; (80033d0 <HAL_COMP_Init+0x2b4>)
 800320c:	400a      	ands	r2, r1
 800320e:	605a      	str	r2, [r3, #4]
 8003210:	e00b      	b.n	800322a <HAL_COMP_Init+0x10e>
    }
    else
    {
      CLEAR_BIT(COMP12_COMMON->CSR_ODD, COMP_CSR_WINMODE);
 8003212:	4b6e      	ldr	r3, [pc, #440]	; (80033cc <HAL_COMP_Init+0x2b0>)
 8003214:	681a      	ldr	r2, [r3, #0]
 8003216:	4b6d      	ldr	r3, [pc, #436]	; (80033cc <HAL_COMP_Init+0x2b0>)
 8003218:	496d      	ldr	r1, [pc, #436]	; (80033d0 <HAL_COMP_Init+0x2b4>)
 800321a:	400a      	ands	r2, r1
 800321c:	601a      	str	r2, [r3, #0]
      CLEAR_BIT(COMP12_COMMON->CSR_EVEN, COMP_CSR_WINMODE);
 800321e:	4b6b      	ldr	r3, [pc, #428]	; (80033cc <HAL_COMP_Init+0x2b0>)
 8003220:	685a      	ldr	r2, [r3, #4]
 8003222:	4b6a      	ldr	r3, [pc, #424]	; (80033cc <HAL_COMP_Init+0x2b0>)
 8003224:	496a      	ldr	r1, [pc, #424]	; (80033d0 <HAL_COMP_Init+0x2b4>)
 8003226:	400a      	ands	r2, r1
 8003228:	605a      	str	r2, [r3, #4]

    /* Set window mode output */
    /* Note: Window mode mode output can also be used when window mode        */
    /*       is disabled, to use comparators in independent mode with their   */
    /*       output connected through exclusive-or circuitry.                 */
    switch (hcomp->Init.WindowOutput)
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	689b      	ldr	r3, [r3, #8]
 800322e:	22a0      	movs	r2, #160	; 0xa0
 8003230:	01d2      	lsls	r2, r2, #7
 8003232:	4293      	cmp	r3, r2
 8003234:	d017      	beq.n	8003266 <HAL_COMP_Init+0x14a>
 8003236:	22a0      	movs	r2, #160	; 0xa0
 8003238:	01d2      	lsls	r2, r2, #7
 800323a:	4293      	cmp	r3, r2
 800323c:	d830      	bhi.n	80032a0 <HAL_COMP_Init+0x184>
 800323e:	2b01      	cmp	r3, #1
 8003240:	d01f      	beq.n	8003282 <HAL_COMP_Init+0x166>
 8003242:	2280      	movs	r2, #128	; 0x80
 8003244:	01d2      	lsls	r2, r2, #7
 8003246:	4293      	cmp	r3, r2
 8003248:	d12a      	bne.n	80032a0 <HAL_COMP_Init+0x184>
    {
      case COMP_WINDOWOUTPUT_COMP1:
        SET_BIT(COMP12_COMMON->CSR_ODD, COMP_CSR_WINOUT);
 800324a:	4b60      	ldr	r3, [pc, #384]	; (80033cc <HAL_COMP_Init+0x2b0>)
 800324c:	681a      	ldr	r2, [r3, #0]
 800324e:	4b5f      	ldr	r3, [pc, #380]	; (80033cc <HAL_COMP_Init+0x2b0>)
 8003250:	2180      	movs	r1, #128	; 0x80
 8003252:	01c9      	lsls	r1, r1, #7
 8003254:	430a      	orrs	r2, r1
 8003256:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(COMP12_COMMON->CSR_EVEN, COMP_CSR_WINOUT);
 8003258:	4b5c      	ldr	r3, [pc, #368]	; (80033cc <HAL_COMP_Init+0x2b0>)
 800325a:	685a      	ldr	r2, [r3, #4]
 800325c:	4b5b      	ldr	r3, [pc, #364]	; (80033cc <HAL_COMP_Init+0x2b0>)
 800325e:	495d      	ldr	r1, [pc, #372]	; (80033d4 <HAL_COMP_Init+0x2b8>)
 8003260:	400a      	ands	r2, r1
 8003262:	605a      	str	r2, [r3, #4]
        break;
 8003264:	e029      	b.n	80032ba <HAL_COMP_Init+0x19e>

      case COMP_WINDOWOUTPUT_COMP2:
        CLEAR_BIT(COMP12_COMMON->CSR_ODD, COMP_CSR_WINOUT);
 8003266:	4b59      	ldr	r3, [pc, #356]	; (80033cc <HAL_COMP_Init+0x2b0>)
 8003268:	681a      	ldr	r2, [r3, #0]
 800326a:	4b58      	ldr	r3, [pc, #352]	; (80033cc <HAL_COMP_Init+0x2b0>)
 800326c:	4959      	ldr	r1, [pc, #356]	; (80033d4 <HAL_COMP_Init+0x2b8>)
 800326e:	400a      	ands	r2, r1
 8003270:	601a      	str	r2, [r3, #0]
        SET_BIT(COMP12_COMMON->CSR_EVEN, COMP_CSR_WINOUT);
 8003272:	4b56      	ldr	r3, [pc, #344]	; (80033cc <HAL_COMP_Init+0x2b0>)
 8003274:	685a      	ldr	r2, [r3, #4]
 8003276:	4b55      	ldr	r3, [pc, #340]	; (80033cc <HAL_COMP_Init+0x2b0>)
 8003278:	2180      	movs	r1, #128	; 0x80
 800327a:	01c9      	lsls	r1, r1, #7
 800327c:	430a      	orrs	r2, r1
 800327e:	605a      	str	r2, [r3, #4]
        break;
 8003280:	e01b      	b.n	80032ba <HAL_COMP_Init+0x19e>

      case COMP_WINDOWOUTPUT_BOTH:
        SET_BIT(COMP12_COMMON->CSR_ODD, COMP_CSR_WINOUT);
 8003282:	4b52      	ldr	r3, [pc, #328]	; (80033cc <HAL_COMP_Init+0x2b0>)
 8003284:	681a      	ldr	r2, [r3, #0]
 8003286:	4b51      	ldr	r3, [pc, #324]	; (80033cc <HAL_COMP_Init+0x2b0>)
 8003288:	2180      	movs	r1, #128	; 0x80
 800328a:	01c9      	lsls	r1, r1, #7
 800328c:	430a      	orrs	r2, r1
 800328e:	601a      	str	r2, [r3, #0]
        SET_BIT(COMP12_COMMON->CSR_EVEN, COMP_CSR_WINOUT);
 8003290:	4b4e      	ldr	r3, [pc, #312]	; (80033cc <HAL_COMP_Init+0x2b0>)
 8003292:	685a      	ldr	r2, [r3, #4]
 8003294:	4b4d      	ldr	r3, [pc, #308]	; (80033cc <HAL_COMP_Init+0x2b0>)
 8003296:	2180      	movs	r1, #128	; 0x80
 8003298:	01c9      	lsls	r1, r1, #7
 800329a:	430a      	orrs	r2, r1
 800329c:	605a      	str	r2, [r3, #4]
        break;
 800329e:	e00c      	b.n	80032ba <HAL_COMP_Init+0x19e>

      default: /* COMP_WINDOWOUTPUT_EACH_COMP */
        CLEAR_BIT(COMP12_COMMON->CSR_ODD, COMP_CSR_WINOUT);
 80032a0:	4b4a      	ldr	r3, [pc, #296]	; (80033cc <HAL_COMP_Init+0x2b0>)
 80032a2:	681a      	ldr	r2, [r3, #0]
 80032a4:	4b49      	ldr	r3, [pc, #292]	; (80033cc <HAL_COMP_Init+0x2b0>)
 80032a6:	494b      	ldr	r1, [pc, #300]	; (80033d4 <HAL_COMP_Init+0x2b8>)
 80032a8:	400a      	ands	r2, r1
 80032aa:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(COMP12_COMMON->CSR_EVEN, COMP_CSR_WINOUT);
 80032ac:	4b47      	ldr	r3, [pc, #284]	; (80033cc <HAL_COMP_Init+0x2b0>)
 80032ae:	685a      	ldr	r2, [r3, #4]
 80032b0:	4b46      	ldr	r3, [pc, #280]	; (80033cc <HAL_COMP_Init+0x2b0>)
 80032b2:	4948      	ldr	r1, [pc, #288]	; (80033d4 <HAL_COMP_Init+0x2b8>)
 80032b4:	400a      	ands	r2, r1
 80032b6:	605a      	str	r2, [r3, #4]
        break;
 80032b8:	46c0      	nop			; (mov r8, r8)
    }
#endif

    /* Delay for COMP scaler bridge voltage stabilization */
    /* Apply the delay if voltage scaler bridge is required and not already enabled */
    if ((READ_BIT(hcomp->Instance->CSR, (COMP_CSR_INMSEL_1 | COMP_CSR_INMSEL_0)) != 0UL) &&
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	681b      	ldr	r3, [r3, #0]
 80032c0:	2230      	movs	r2, #48	; 0x30
 80032c2:	4013      	ands	r3, r2
 80032c4:	d016      	beq.n	80032f4 <HAL_COMP_Init+0x1d8>
 80032c6:	69bb      	ldr	r3, [r7, #24]
 80032c8:	2b00      	cmp	r3, #0
 80032ca:	d113      	bne.n	80032f4 <HAL_COMP_Init+0x1d8>
    {
      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((COMP_DELAY_VOLTAGE_SCALER_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 80032cc:	4b42      	ldr	r3, [pc, #264]	; (80033d8 <HAL_COMP_Init+0x2bc>)
 80032ce:	681b      	ldr	r3, [r3, #0]
 80032d0:	4942      	ldr	r1, [pc, #264]	; (80033dc <HAL_COMP_Init+0x2c0>)
 80032d2:	0018      	movs	r0, r3
 80032d4:	f7fc ff16 	bl	8000104 <__udivsi3>
 80032d8:	0003      	movs	r3, r0
 80032da:	001a      	movs	r2, r3
 80032dc:	0013      	movs	r3, r2
 80032de:	009b      	lsls	r3, r3, #2
 80032e0:	189b      	adds	r3, r3, r2
 80032e2:	009b      	lsls	r3, r3, #2
 80032e4:	60fb      	str	r3, [r7, #12]
      while(wait_loop_index != 0UL)
 80032e6:	e002      	b.n	80032ee <HAL_COMP_Init+0x1d2>
      {
        wait_loop_index--;
 80032e8:	68fb      	ldr	r3, [r7, #12]
 80032ea:	3b01      	subs	r3, #1
 80032ec:	60fb      	str	r3, [r7, #12]
      while(wait_loop_index != 0UL)
 80032ee:	68fb      	ldr	r3, [r7, #12]
 80032f0:	2b00      	cmp	r3, #0
 80032f2:	d1f9      	bne.n	80032e8 <HAL_COMP_Init+0x1cc>
      }
    }

    /* Get the EXTI line corresponding to the selected COMP instance */
    exti_line = COMP_GET_EXTI_LINE(hcomp->Instance);
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	4a34      	ldr	r2, [pc, #208]	; (80033cc <HAL_COMP_Init+0x2b0>)
 80032fa:	4293      	cmp	r3, r2
 80032fc:	d102      	bne.n	8003304 <HAL_COMP_Init+0x1e8>
 80032fe:	2380      	movs	r3, #128	; 0x80
 8003300:	029b      	lsls	r3, r3, #10
 8003302:	e001      	b.n	8003308 <HAL_COMP_Init+0x1ec>
 8003304:	2380      	movs	r3, #128	; 0x80
 8003306:	02db      	lsls	r3, r3, #11
 8003308:	613b      	str	r3, [r7, #16]

    /* Manage EXTI settings */
    if((hcomp->Init.TriggerMode & (COMP_EXTI_IT | COMP_EXTI_EVENT)) != 0UL)
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800330e:	2203      	movs	r2, #3
 8003310:	4013      	ands	r3, r2
 8003312:	d040      	beq.n	8003396 <HAL_COMP_Init+0x27a>
    {
      /* Configure EXTI rising edge */
      if((hcomp->Init.TriggerMode & COMP_EXTI_RISING) != 0UL)
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003318:	2210      	movs	r2, #16
 800331a:	4013      	ands	r3, r2
 800331c:	d004      	beq.n	8003328 <HAL_COMP_Init+0x20c>
      {
        LL_EXTI_EnableRisingTrig_0_31(exti_line);
 800331e:	693b      	ldr	r3, [r7, #16]
 8003320:	0018      	movs	r0, r3
 8003322:	f7ff fe9b 	bl	800305c <LL_EXTI_EnableRisingTrig_0_31>
 8003326:	e003      	b.n	8003330 <HAL_COMP_Init+0x214>
      }
      else
      {
        LL_EXTI_DisableRisingTrig_0_31(exti_line);
 8003328:	693b      	ldr	r3, [r7, #16]
 800332a:	0018      	movs	r0, r3
 800332c:	f7ff fea6 	bl	800307c <LL_EXTI_DisableRisingTrig_0_31>
      }

      /* Configure EXTI falling edge */
      if((hcomp->Init.TriggerMode & COMP_EXTI_FALLING) != 0UL)
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003334:	2220      	movs	r2, #32
 8003336:	4013      	ands	r3, r2
 8003338:	d004      	beq.n	8003344 <HAL_COMP_Init+0x228>
      {
        LL_EXTI_EnableFallingTrig_0_31(exti_line);
 800333a:	693b      	ldr	r3, [r7, #16]
 800333c:	0018      	movs	r0, r3
 800333e:	f7ff feaf 	bl	80030a0 <LL_EXTI_EnableFallingTrig_0_31>
 8003342:	e003      	b.n	800334c <HAL_COMP_Init+0x230>
      }
      else
      {
        LL_EXTI_DisableFallingTrig_0_31(exti_line);
 8003344:	693b      	ldr	r3, [r7, #16]
 8003346:	0018      	movs	r0, r3
 8003348:	f7ff feba 	bl	80030c0 <LL_EXTI_DisableFallingTrig_0_31>
      }

      /* Clear COMP EXTI pending bit (if any) */
      LL_EXTI_ClearRisingFlag_0_31(exti_line);
 800334c:	693b      	ldr	r3, [r7, #16]
 800334e:	0018      	movs	r0, r3
 8003350:	f7ff fed6 	bl	8003100 <LL_EXTI_ClearRisingFlag_0_31>
      LL_EXTI_ClearFallingFlag_0_31(exti_line);
 8003354:	693b      	ldr	r3, [r7, #16]
 8003356:	0018      	movs	r0, r3
 8003358:	f7ff fec4 	bl	80030e4 <LL_EXTI_ClearFallingFlag_0_31>

      /* Configure EXTI event mode */
      if((hcomp->Init.TriggerMode & COMP_EXTI_EVENT) != 0UL)
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003360:	2202      	movs	r2, #2
 8003362:	4013      	ands	r3, r2
 8003364:	d004      	beq.n	8003370 <HAL_COMP_Init+0x254>
      {
        LL_EXTI_EnableEvent_0_31(exti_line);
 8003366:	693b      	ldr	r3, [r7, #16]
 8003368:	0018      	movs	r0, r3
 800336a:	f7ff fe51 	bl	8003010 <LL_EXTI_EnableEvent_0_31>
 800336e:	e003      	b.n	8003378 <HAL_COMP_Init+0x25c>
      }
      else
      {
        LL_EXTI_DisableEvent_0_31(exti_line);
 8003370:	693b      	ldr	r3, [r7, #16]
 8003372:	0018      	movs	r0, r3
 8003374:	f7ff fe5e 	bl	8003034 <LL_EXTI_DisableEvent_0_31>
      }

      /* Configure EXTI interrupt mode */
      if((hcomp->Init.TriggerMode & COMP_EXTI_IT) != 0UL)
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800337c:	2201      	movs	r2, #1
 800337e:	4013      	ands	r3, r2
 8003380:	d004      	beq.n	800338c <HAL_COMP_Init+0x270>
      {
        LL_EXTI_EnableIT_0_31(exti_line);
 8003382:	693b      	ldr	r3, [r7, #16]
 8003384:	0018      	movs	r0, r3
 8003386:	f7ff fe1d 	bl	8002fc4 <LL_EXTI_EnableIT_0_31>
 800338a:	e00c      	b.n	80033a6 <HAL_COMP_Init+0x28a>
      }
      else
      {
        LL_EXTI_DisableIT_0_31(exti_line);
 800338c:	693b      	ldr	r3, [r7, #16]
 800338e:	0018      	movs	r0, r3
 8003390:	f7ff fe2a 	bl	8002fe8 <LL_EXTI_DisableIT_0_31>
 8003394:	e007      	b.n	80033a6 <HAL_COMP_Init+0x28a>
      }
    }
    else
    {
      /* Disable EXTI event mode */
      LL_EXTI_DisableEvent_0_31(exti_line);
 8003396:	693b      	ldr	r3, [r7, #16]
 8003398:	0018      	movs	r0, r3
 800339a:	f7ff fe4b 	bl	8003034 <LL_EXTI_DisableEvent_0_31>

      /* Disable EXTI interrupt mode */
      LL_EXTI_DisableIT_0_31(exti_line);
 800339e:	693b      	ldr	r3, [r7, #16]
 80033a0:	0018      	movs	r0, r3
 80033a2:	f7ff fe21 	bl	8002fe8 <LL_EXTI_DisableIT_0_31>
    }

    /* Set HAL COMP handle state */
    /* Note: Transition from state reset to state ready,                      */
    /*       otherwise (coming from state ready or busy) no state update.     */
    if (hcomp->State == HAL_COMP_STATE_RESET)
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	2229      	movs	r2, #41	; 0x29
 80033aa:	5c9b      	ldrb	r3, [r3, r2]
 80033ac:	b2db      	uxtb	r3, r3
 80033ae:	2b00      	cmp	r3, #0
 80033b0:	d103      	bne.n	80033ba <HAL_COMP_Init+0x29e>
    {
      hcomp->State = HAL_COMP_STATE_READY;
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	2229      	movs	r2, #41	; 0x29
 80033b6:	2101      	movs	r1, #1
 80033b8:	5499      	strb	r1, [r3, r2]
    }
  }

  return status;
 80033ba:	231f      	movs	r3, #31
 80033bc:	18fb      	adds	r3, r7, r3
 80033be:	781b      	ldrb	r3, [r3, #0]
}
 80033c0:	0018      	movs	r0, r3
 80033c2:	46bd      	mov	sp, r7
 80033c4:	b008      	add	sp, #32
 80033c6:	bd80      	pop	{r7, pc}
 80033c8:	fe00740f 	.word	0xfe00740f
 80033cc:	40010200 	.word	0x40010200
 80033d0:	fffff7ff 	.word	0xfffff7ff
 80033d4:	ffffbfff 	.word	0xffffbfff
 80033d8:	20003134 	.word	0x20003134
 80033dc:	00030d40 	.word	0x00030d40

080033e0 <HAL_COMP_Start>:
  * @brief  Start the comparator.
  * @param  hcomp  COMP handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_COMP_Start(COMP_HandleTypeDef *hcomp)
{
 80033e0:	b580      	push	{r7, lr}
 80033e2:	b084      	sub	sp, #16
 80033e4:	af00      	add	r7, sp, #0
 80033e6:	6078      	str	r0, [r7, #4]
  __IO uint32_t wait_loop_index = 0UL;
 80033e8:	2300      	movs	r3, #0
 80033ea:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 80033ec:	210f      	movs	r1, #15
 80033ee:	187b      	adds	r3, r7, r1
 80033f0:	2200      	movs	r2, #0
 80033f2:	701a      	strb	r2, [r3, #0]

  /* Check the COMP handle allocation and lock status */
  if(hcomp == NULL)
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	2b00      	cmp	r3, #0
 80033f8:	d103      	bne.n	8003402 <HAL_COMP_Start+0x22>
  {
    status = HAL_ERROR;
 80033fa:	187b      	adds	r3, r7, r1
 80033fc:	2201      	movs	r2, #1
 80033fe:	701a      	strb	r2, [r3, #0]
 8003400:	e034      	b.n	800346c <HAL_COMP_Start+0x8c>
  }
  else if(__HAL_COMP_IS_LOCKED(hcomp))
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	681b      	ldr	r3, [r3, #0]
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	0fdb      	lsrs	r3, r3, #31
 800340a:	07da      	lsls	r2, r3, #31
 800340c:	2380      	movs	r3, #128	; 0x80
 800340e:	061b      	lsls	r3, r3, #24
 8003410:	429a      	cmp	r2, r3
 8003412:	d104      	bne.n	800341e <HAL_COMP_Start+0x3e>
  {
    status = HAL_ERROR;
 8003414:	230f      	movs	r3, #15
 8003416:	18fb      	adds	r3, r7, r3
 8003418:	2201      	movs	r2, #1
 800341a:	701a      	strb	r2, [r3, #0]
 800341c:	e026      	b.n	800346c <HAL_COMP_Start+0x8c>
  else
  {
    /* Check the parameter */
    assert_param(IS_COMP_ALL_INSTANCE(hcomp->Instance));

    if(hcomp->State == HAL_COMP_STATE_READY)
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	2229      	movs	r2, #41	; 0x29
 8003422:	5c9b      	ldrb	r3, [r3, r2]
 8003424:	b2db      	uxtb	r3, r3
 8003426:	2b01      	cmp	r3, #1
 8003428:	d11c      	bne.n	8003464 <HAL_COMP_Start+0x84>
    {
      /* Enable the selected comparator */
      SET_BIT(hcomp->Instance->CSR, COMP_CSR_EN);
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	681b      	ldr	r3, [r3, #0]
 800342e:	681a      	ldr	r2, [r3, #0]
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	681b      	ldr	r3, [r3, #0]
 8003434:	2101      	movs	r1, #1
 8003436:	430a      	orrs	r2, r1
 8003438:	601a      	str	r2, [r3, #0]

      /* Set HAL COMP handle state */
      hcomp->State = HAL_COMP_STATE_BUSY;
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	2229      	movs	r2, #41	; 0x29
 800343e:	2102      	movs	r1, #2
 8003440:	5499      	strb	r1, [r3, r2]
      /* Delay for COMP startup time */
      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((COMP_DELAY_STARTUP_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 8003442:	4b0e      	ldr	r3, [pc, #56]	; (800347c <HAL_COMP_Start+0x9c>)
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	490e      	ldr	r1, [pc, #56]	; (8003480 <HAL_COMP_Start+0xa0>)
 8003448:	0018      	movs	r0, r3
 800344a:	f7fc fe5b 	bl	8000104 <__udivsi3>
 800344e:	0003      	movs	r3, r0
 8003450:	00db      	lsls	r3, r3, #3
 8003452:	60bb      	str	r3, [r7, #8]
      while(wait_loop_index != 0UL)
 8003454:	e002      	b.n	800345c <HAL_COMP_Start+0x7c>
      {
        wait_loop_index--;
 8003456:	68bb      	ldr	r3, [r7, #8]
 8003458:	3b01      	subs	r3, #1
 800345a:	60bb      	str	r3, [r7, #8]
      while(wait_loop_index != 0UL)
 800345c:	68bb      	ldr	r3, [r7, #8]
 800345e:	2b00      	cmp	r3, #0
 8003460:	d1f9      	bne.n	8003456 <HAL_COMP_Start+0x76>
 8003462:	e003      	b.n	800346c <HAL_COMP_Start+0x8c>
      }
    }
    else
    {
      status = HAL_ERROR;
 8003464:	230f      	movs	r3, #15
 8003466:	18fb      	adds	r3, r7, r3
 8003468:	2201      	movs	r2, #1
 800346a:	701a      	strb	r2, [r3, #0]
    }
  }

  return status;
 800346c:	230f      	movs	r3, #15
 800346e:	18fb      	adds	r3, r7, r3
 8003470:	781b      	ldrb	r3, [r3, #0]
}
 8003472:	0018      	movs	r0, r3
 8003474:	46bd      	mov	sp, r7
 8003476:	b004      	add	sp, #16
 8003478:	bd80      	pop	{r7, pc}
 800347a:	46c0      	nop			; (mov r8, r8)
 800347c:	20003134 	.word	0x20003134
 8003480:	00030d40 	.word	0x00030d40

08003484 <__NVIC_EnableIRQ>:
{
 8003484:	b580      	push	{r7, lr}
 8003486:	b082      	sub	sp, #8
 8003488:	af00      	add	r7, sp, #0
 800348a:	0002      	movs	r2, r0
 800348c:	1dfb      	adds	r3, r7, #7
 800348e:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8003490:	1dfb      	adds	r3, r7, #7
 8003492:	781b      	ldrb	r3, [r3, #0]
 8003494:	2b7f      	cmp	r3, #127	; 0x7f
 8003496:	d809      	bhi.n	80034ac <__NVIC_EnableIRQ+0x28>
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003498:	1dfb      	adds	r3, r7, #7
 800349a:	781b      	ldrb	r3, [r3, #0]
 800349c:	001a      	movs	r2, r3
 800349e:	231f      	movs	r3, #31
 80034a0:	401a      	ands	r2, r3
 80034a2:	4b04      	ldr	r3, [pc, #16]	; (80034b4 <__NVIC_EnableIRQ+0x30>)
 80034a4:	2101      	movs	r1, #1
 80034a6:	4091      	lsls	r1, r2
 80034a8:	000a      	movs	r2, r1
 80034aa:	601a      	str	r2, [r3, #0]
}
 80034ac:	46c0      	nop			; (mov r8, r8)
 80034ae:	46bd      	mov	sp, r7
 80034b0:	b002      	add	sp, #8
 80034b2:	bd80      	pop	{r7, pc}
 80034b4:	e000e100 	.word	0xe000e100

080034b8 <__NVIC_SetPriority>:
{
 80034b8:	b590      	push	{r4, r7, lr}
 80034ba:	b083      	sub	sp, #12
 80034bc:	af00      	add	r7, sp, #0
 80034be:	0002      	movs	r2, r0
 80034c0:	6039      	str	r1, [r7, #0]
 80034c2:	1dfb      	adds	r3, r7, #7
 80034c4:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80034c6:	1dfb      	adds	r3, r7, #7
 80034c8:	781b      	ldrb	r3, [r3, #0]
 80034ca:	2b7f      	cmp	r3, #127	; 0x7f
 80034cc:	d828      	bhi.n	8003520 <__NVIC_SetPriority+0x68>
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80034ce:	4a2f      	ldr	r2, [pc, #188]	; (800358c <__NVIC_SetPriority+0xd4>)
 80034d0:	1dfb      	adds	r3, r7, #7
 80034d2:	781b      	ldrb	r3, [r3, #0]
 80034d4:	b25b      	sxtb	r3, r3
 80034d6:	089b      	lsrs	r3, r3, #2
 80034d8:	33c0      	adds	r3, #192	; 0xc0
 80034da:	009b      	lsls	r3, r3, #2
 80034dc:	589b      	ldr	r3, [r3, r2]
 80034de:	1dfa      	adds	r2, r7, #7
 80034e0:	7812      	ldrb	r2, [r2, #0]
 80034e2:	0011      	movs	r1, r2
 80034e4:	2203      	movs	r2, #3
 80034e6:	400a      	ands	r2, r1
 80034e8:	00d2      	lsls	r2, r2, #3
 80034ea:	21ff      	movs	r1, #255	; 0xff
 80034ec:	4091      	lsls	r1, r2
 80034ee:	000a      	movs	r2, r1
 80034f0:	43d2      	mvns	r2, r2
 80034f2:	401a      	ands	r2, r3
 80034f4:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80034f6:	683b      	ldr	r3, [r7, #0]
 80034f8:	019b      	lsls	r3, r3, #6
 80034fa:	22ff      	movs	r2, #255	; 0xff
 80034fc:	401a      	ands	r2, r3
 80034fe:	1dfb      	adds	r3, r7, #7
 8003500:	781b      	ldrb	r3, [r3, #0]
 8003502:	0018      	movs	r0, r3
 8003504:	2303      	movs	r3, #3
 8003506:	4003      	ands	r3, r0
 8003508:	00db      	lsls	r3, r3, #3
 800350a:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800350c:	481f      	ldr	r0, [pc, #124]	; (800358c <__NVIC_SetPriority+0xd4>)
 800350e:	1dfb      	adds	r3, r7, #7
 8003510:	781b      	ldrb	r3, [r3, #0]
 8003512:	b25b      	sxtb	r3, r3
 8003514:	089b      	lsrs	r3, r3, #2
 8003516:	430a      	orrs	r2, r1
 8003518:	33c0      	adds	r3, #192	; 0xc0
 800351a:	009b      	lsls	r3, r3, #2
 800351c:	501a      	str	r2, [r3, r0]
}
 800351e:	e031      	b.n	8003584 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003520:	4a1b      	ldr	r2, [pc, #108]	; (8003590 <__NVIC_SetPriority+0xd8>)
 8003522:	1dfb      	adds	r3, r7, #7
 8003524:	781b      	ldrb	r3, [r3, #0]
 8003526:	0019      	movs	r1, r3
 8003528:	230f      	movs	r3, #15
 800352a:	400b      	ands	r3, r1
 800352c:	3b08      	subs	r3, #8
 800352e:	089b      	lsrs	r3, r3, #2
 8003530:	3306      	adds	r3, #6
 8003532:	009b      	lsls	r3, r3, #2
 8003534:	18d3      	adds	r3, r2, r3
 8003536:	3304      	adds	r3, #4
 8003538:	681b      	ldr	r3, [r3, #0]
 800353a:	1dfa      	adds	r2, r7, #7
 800353c:	7812      	ldrb	r2, [r2, #0]
 800353e:	0011      	movs	r1, r2
 8003540:	2203      	movs	r2, #3
 8003542:	400a      	ands	r2, r1
 8003544:	00d2      	lsls	r2, r2, #3
 8003546:	21ff      	movs	r1, #255	; 0xff
 8003548:	4091      	lsls	r1, r2
 800354a:	000a      	movs	r2, r1
 800354c:	43d2      	mvns	r2, r2
 800354e:	401a      	ands	r2, r3
 8003550:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8003552:	683b      	ldr	r3, [r7, #0]
 8003554:	019b      	lsls	r3, r3, #6
 8003556:	22ff      	movs	r2, #255	; 0xff
 8003558:	401a      	ands	r2, r3
 800355a:	1dfb      	adds	r3, r7, #7
 800355c:	781b      	ldrb	r3, [r3, #0]
 800355e:	0018      	movs	r0, r3
 8003560:	2303      	movs	r3, #3
 8003562:	4003      	ands	r3, r0
 8003564:	00db      	lsls	r3, r3, #3
 8003566:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003568:	4809      	ldr	r0, [pc, #36]	; (8003590 <__NVIC_SetPriority+0xd8>)
 800356a:	1dfb      	adds	r3, r7, #7
 800356c:	781b      	ldrb	r3, [r3, #0]
 800356e:	001c      	movs	r4, r3
 8003570:	230f      	movs	r3, #15
 8003572:	4023      	ands	r3, r4
 8003574:	3b08      	subs	r3, #8
 8003576:	089b      	lsrs	r3, r3, #2
 8003578:	430a      	orrs	r2, r1
 800357a:	3306      	adds	r3, #6
 800357c:	009b      	lsls	r3, r3, #2
 800357e:	18c3      	adds	r3, r0, r3
 8003580:	3304      	adds	r3, #4
 8003582:	601a      	str	r2, [r3, #0]
}
 8003584:	46c0      	nop			; (mov r8, r8)
 8003586:	46bd      	mov	sp, r7
 8003588:	b003      	add	sp, #12
 800358a:	bd90      	pop	{r4, r7, pc}
 800358c:	e000e100 	.word	0xe000e100
 8003590:	e000ed00 	.word	0xe000ed00

08003594 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003594:	b580      	push	{r7, lr}
 8003596:	b082      	sub	sp, #8
 8003598:	af00      	add	r7, sp, #0
 800359a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	1e5a      	subs	r2, r3, #1
 80035a0:	2380      	movs	r3, #128	; 0x80
 80035a2:	045b      	lsls	r3, r3, #17
 80035a4:	429a      	cmp	r2, r3
 80035a6:	d301      	bcc.n	80035ac <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 80035a8:	2301      	movs	r3, #1
 80035aa:	e010      	b.n	80035ce <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80035ac:	4b0a      	ldr	r3, [pc, #40]	; (80035d8 <SysTick_Config+0x44>)
 80035ae:	687a      	ldr	r2, [r7, #4]
 80035b0:	3a01      	subs	r2, #1
 80035b2:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80035b4:	2301      	movs	r3, #1
 80035b6:	425b      	negs	r3, r3
 80035b8:	2103      	movs	r1, #3
 80035ba:	0018      	movs	r0, r3
 80035bc:	f7ff ff7c 	bl	80034b8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80035c0:	4b05      	ldr	r3, [pc, #20]	; (80035d8 <SysTick_Config+0x44>)
 80035c2:	2200      	movs	r2, #0
 80035c4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80035c6:	4b04      	ldr	r3, [pc, #16]	; (80035d8 <SysTick_Config+0x44>)
 80035c8:	2207      	movs	r2, #7
 80035ca:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80035cc:	2300      	movs	r3, #0
}
 80035ce:	0018      	movs	r0, r3
 80035d0:	46bd      	mov	sp, r7
 80035d2:	b002      	add	sp, #8
 80035d4:	bd80      	pop	{r7, pc}
 80035d6:	46c0      	nop			; (mov r8, r8)
 80035d8:	e000e010 	.word	0xe000e010

080035dc <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80035dc:	b580      	push	{r7, lr}
 80035de:	b084      	sub	sp, #16
 80035e0:	af00      	add	r7, sp, #0
 80035e2:	60b9      	str	r1, [r7, #8]
 80035e4:	607a      	str	r2, [r7, #4]
 80035e6:	210f      	movs	r1, #15
 80035e8:	187b      	adds	r3, r7, r1
 80035ea:	1c02      	adds	r2, r0, #0
 80035ec:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 80035ee:	68ba      	ldr	r2, [r7, #8]
 80035f0:	187b      	adds	r3, r7, r1
 80035f2:	781b      	ldrb	r3, [r3, #0]
 80035f4:	b25b      	sxtb	r3, r3
 80035f6:	0011      	movs	r1, r2
 80035f8:	0018      	movs	r0, r3
 80035fa:	f7ff ff5d 	bl	80034b8 <__NVIC_SetPriority>
}
 80035fe:	46c0      	nop			; (mov r8, r8)
 8003600:	46bd      	mov	sp, r7
 8003602:	b004      	add	sp, #16
 8003604:	bd80      	pop	{r7, pc}

08003606 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003606:	b580      	push	{r7, lr}
 8003608:	b082      	sub	sp, #8
 800360a:	af00      	add	r7, sp, #0
 800360c:	0002      	movs	r2, r0
 800360e:	1dfb      	adds	r3, r7, #7
 8003610:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003612:	1dfb      	adds	r3, r7, #7
 8003614:	781b      	ldrb	r3, [r3, #0]
 8003616:	b25b      	sxtb	r3, r3
 8003618:	0018      	movs	r0, r3
 800361a:	f7ff ff33 	bl	8003484 <__NVIC_EnableIRQ>
}
 800361e:	46c0      	nop			; (mov r8, r8)
 8003620:	46bd      	mov	sp, r7
 8003622:	b002      	add	sp, #8
 8003624:	bd80      	pop	{r7, pc}

08003626 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003626:	b580      	push	{r7, lr}
 8003628:	b082      	sub	sp, #8
 800362a:	af00      	add	r7, sp, #0
 800362c:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	0018      	movs	r0, r3
 8003632:	f7ff ffaf 	bl	8003594 <SysTick_Config>
 8003636:	0003      	movs	r3, r0
}
 8003638:	0018      	movs	r0, r3
 800363a:	46bd      	mov	sp, r7
 800363c:	b002      	add	sp, #8
 800363e:	bd80      	pop	{r7, pc}

08003640 <HAL_DMA_Init>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003640:	b580      	push	{r7, lr}
 8003642:	b082      	sub	sp, #8
 8003644:	af00      	add	r7, sp, #0
 8003646:	6078      	str	r0, [r7, #4]
  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	2b00      	cmp	r3, #0
 800364c:	d101      	bne.n	8003652 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 800364e:	2301      	movs	r3, #1
 8003650:	e077      	b.n	8003742 <HAL_DMA_Init+0x102>
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	4a3d      	ldr	r2, [pc, #244]	; (800374c <HAL_DMA_Init+0x10c>)
 8003658:	4694      	mov	ip, r2
 800365a:	4463      	add	r3, ip
 800365c:	2114      	movs	r1, #20
 800365e:	0018      	movs	r0, r3
 8003660:	f7fc fd50 	bl	8000104 <__udivsi3>
 8003664:	0003      	movs	r3, r0
 8003666:	009a      	lsls	r2, r3, #2
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	641a      	str	r2, [r3, #64]	; 0x40
#endif

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	2225      	movs	r2, #37	; 0x25
 8003670:	2102      	movs	r1, #2
 8003672:	5499      	strb	r1, [r3, r2]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  CLEAR_BIT(hdma->Instance->CCR, (DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	681a      	ldr	r2, [r3, #0]
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	681b      	ldr	r3, [r3, #0]
 800367e:	4934      	ldr	r1, [pc, #208]	; (8003750 <HAL_DMA_Init+0x110>)
 8003680:	400a      	ands	r2, r1
 8003682:	601a      	str	r2, [r3, #0]
                                  DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                                  DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Set the DMA Channel configuration */
  SET_BIT(hdma->Instance->CCR, (hdma->Init.Direction           |                               \
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	6819      	ldr	r1, [r3, #0]
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	689a      	ldr	r2, [r3, #8]
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	68db      	ldr	r3, [r3, #12]
 8003692:	431a      	orrs	r2, r3
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	691b      	ldr	r3, [r3, #16]
 8003698:	431a      	orrs	r2, r3
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	695b      	ldr	r3, [r3, #20]
 800369e:	431a      	orrs	r2, r3
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	699b      	ldr	r3, [r3, #24]
 80036a4:	431a      	orrs	r2, r3
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	69db      	ldr	r3, [r3, #28]
 80036aa:	431a      	orrs	r2, r3
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	6a1b      	ldr	r3, [r3, #32]
 80036b0:	431a      	orrs	r2, r3
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	430a      	orrs	r2, r1
 80036b8:	601a      	str	r2, [r3, #0]
                                hdma->Init.Mode                | hdma->Init.Priority));

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	0018      	movs	r0, r3
 80036be:	f000 f971 	bl	80039a4 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	689a      	ldr	r2, [r3, #8]
 80036c6:	2380      	movs	r3, #128	; 0x80
 80036c8:	01db      	lsls	r3, r3, #7
 80036ca:	429a      	cmp	r2, r3
 80036cc:	d102      	bne.n	80036d4 <HAL_DMA_Init+0x94>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	2200      	movs	r2, #0
 80036d2:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	685a      	ldr	r2, [r3, #4]
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80036dc:	213f      	movs	r1, #63	; 0x3f
 80036de:	400a      	ands	r2, r1
 80036e0:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80036e6:	687a      	ldr	r2, [r7, #4]
 80036e8:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 80036ea:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0UL) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	685b      	ldr	r3, [r3, #4]
 80036f0:	2b00      	cmp	r3, #0
 80036f2:	d011      	beq.n	8003718 <HAL_DMA_Init+0xd8>
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	685b      	ldr	r3, [r3, #4]
 80036f8:	2b04      	cmp	r3, #4
 80036fa:	d80d      	bhi.n	8003718 <HAL_DMA_Init+0xd8>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	0018      	movs	r0, r3
 8003700:	f000 f97c 	bl	80039fc <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003708:	2200      	movs	r2, #0
 800370a:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003710:	687a      	ldr	r2, [r7, #4]
 8003712:	6d92      	ldr	r2, [r2, #88]	; 0x58
 8003714:	605a      	str	r2, [r3, #4]
 8003716:	e008      	b.n	800372a <HAL_DMA_Init+0xea>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	2200      	movs	r2, #0
 800371c:	651a      	str	r2, [r3, #80]	; 0x50
    hdma->DMAmuxRequestGenStatus = 0U;
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	2200      	movs	r2, #0
 8003722:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	2200      	movs	r2, #0
 8003728:	659a      	str	r2, [r3, #88]	; 0x58
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	2200      	movs	r2, #0
 800372e:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	2225      	movs	r2, #37	; 0x25
 8003734:	2101      	movs	r1, #1
 8003736:	5499      	strb	r1, [r3, r2]

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	2224      	movs	r2, #36	; 0x24
 800373c:	2100      	movs	r1, #0
 800373e:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003740:	2300      	movs	r3, #0
}
 8003742:	0018      	movs	r0, r3
 8003744:	46bd      	mov	sp, r7
 8003746:	b002      	add	sp, #8
 8003748:	bd80      	pop	{r7, pc}
 800374a:	46c0      	nop			; (mov r8, r8)
 800374c:	bffdfff8 	.word	0xbffdfff8
 8003750:	ffff800f 	.word	0xffff800f

08003754 <HAL_DMA_Abort_IT>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003754:	b580      	push	{r7, lr}
 8003756:	b084      	sub	sp, #16
 8003758:	af00      	add	r7, sp, #0
 800375a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800375c:	210f      	movs	r1, #15
 800375e:	187b      	adds	r3, r7, r1
 8003760:	2200      	movs	r2, #0
 8003762:	701a      	strb	r2, [r3, #0]

  if (hdma->State != HAL_DMA_STATE_BUSY)
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	2225      	movs	r2, #37	; 0x25
 8003768:	5c9b      	ldrb	r3, [r3, r2]
 800376a:	b2db      	uxtb	r3, r3
 800376c:	2b02      	cmp	r3, #2
 800376e:	d006      	beq.n	800377e <HAL_DMA_Abort_IT+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	2204      	movs	r2, #4
 8003774:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 8003776:	187b      	adds	r3, r7, r1
 8003778:	2201      	movs	r2, #1
 800377a:	701a      	strb	r2, [r3, #0]
 800377c:	e049      	b.n	8003812 <HAL_DMA_Abort_IT+0xbe>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	681a      	ldr	r2, [r3, #0]
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	681b      	ldr	r3, [r3, #0]
 8003788:	210e      	movs	r1, #14
 800378a:	438a      	bics	r2, r1
 800378c:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	681b      	ldr	r3, [r3, #0]
 8003792:	681a      	ldr	r2, [r3, #0]
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	2101      	movs	r1, #1
 800379a:	438a      	bics	r2, r1
 800379c:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80037a2:	681a      	ldr	r2, [r3, #0]
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80037a8:	491d      	ldr	r1, [pc, #116]	; (8003820 <HAL_DMA_Abort_IT+0xcc>)
 80037aa:	400a      	ands	r2, r1
 80037ac:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
#if defined(DMA2)
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#else
    __HAL_DMA_CLEAR_FLAG(hdma, ((DMA_FLAG_GI1) << (hdma->ChannelIndex & 0x1CU)));
 80037ae:	4b1d      	ldr	r3, [pc, #116]	; (8003824 <HAL_DMA_Abort_IT+0xd0>)
 80037b0:	6859      	ldr	r1, [r3, #4]
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037b6:	221c      	movs	r2, #28
 80037b8:	4013      	ands	r3, r2
 80037ba:	2201      	movs	r2, #1
 80037bc:	409a      	lsls	r2, r3
 80037be:	4b19      	ldr	r3, [pc, #100]	; (8003824 <HAL_DMA_Abort_IT+0xd0>)
 80037c0:	430a      	orrs	r2, r1
 80037c2:	605a      	str	r2, [r3, #4]
#endif

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80037c8:	687a      	ldr	r2, [r7, #4]
 80037ca:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 80037cc:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80037d2:	2b00      	cmp	r3, #0
 80037d4:	d00c      	beq.n	80037f0 <HAL_DMA_Abort_IT+0x9c>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80037da:	681a      	ldr	r2, [r3, #0]
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80037e0:	490f      	ldr	r1, [pc, #60]	; (8003820 <HAL_DMA_Abort_IT+0xcc>)
 80037e2:	400a      	ands	r2, r1
 80037e4:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80037ea:	687a      	ldr	r2, [r7, #4]
 80037ec:	6d92      	ldr	r2, [r2, #88]	; 0x58
 80037ee:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	2225      	movs	r2, #37	; 0x25
 80037f4:	2101      	movs	r1, #1
 80037f6:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	2224      	movs	r2, #36	; 0x24
 80037fc:	2100      	movs	r1, #0
 80037fe:	5499      	strb	r1, [r3, r2]

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003804:	2b00      	cmp	r3, #0
 8003806:	d004      	beq.n	8003812 <HAL_DMA_Abort_IT+0xbe>
    {
      hdma->XferAbortCallback(hdma);
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800380c:	687a      	ldr	r2, [r7, #4]
 800380e:	0010      	movs	r0, r2
 8003810:	4798      	blx	r3
    }
  }
  return status;
 8003812:	230f      	movs	r3, #15
 8003814:	18fb      	adds	r3, r7, r3
 8003816:	781b      	ldrb	r3, [r3, #0]
}
 8003818:	0018      	movs	r0, r3
 800381a:	46bd      	mov	sp, r7
 800381c:	b004      	add	sp, #16
 800381e:	bd80      	pop	{r7, pc}
 8003820:	fffffeff 	.word	0xfffffeff
 8003824:	40020000 	.word	0x40020000

08003828 <HAL_DMA_IRQHandler>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003828:	b580      	push	{r7, lr}
 800382a:	b084      	sub	sp, #16
 800382c:	af00      	add	r7, sp, #0
 800382e:	6078      	str	r0, [r7, #4]
#if defined(DMA2)
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
#else
  uint32_t flag_it = DMA1->ISR;
 8003830:	4b55      	ldr	r3, [pc, #340]	; (8003988 <HAL_DMA_IRQHandler+0x160>)
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	60fb      	str	r3, [r7, #12]
#endif
  uint32_t source_it = hdma->Instance->CCR;
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	681b      	ldr	r3, [r3, #0]
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003842:	221c      	movs	r2, #28
 8003844:	4013      	ands	r3, r2
 8003846:	2204      	movs	r2, #4
 8003848:	409a      	lsls	r2, r3
 800384a:	0013      	movs	r3, r2
 800384c:	68fa      	ldr	r2, [r7, #12]
 800384e:	4013      	ands	r3, r2
 8003850:	d027      	beq.n	80038a2 <HAL_DMA_IRQHandler+0x7a>
 8003852:	68bb      	ldr	r3, [r7, #8]
 8003854:	2204      	movs	r2, #4
 8003856:	4013      	ands	r3, r2
 8003858:	d023      	beq.n	80038a2 <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	2220      	movs	r2, #32
 8003862:	4013      	ands	r3, r2
 8003864:	d107      	bne.n	8003876 <HAL_DMA_IRQHandler+0x4e>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	681b      	ldr	r3, [r3, #0]
 800386a:	681a      	ldr	r2, [r3, #0]
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	2104      	movs	r1, #4
 8003872:	438a      	bics	r2, r1
 8003874:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
#if defined(DMA2)
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
#else
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU)));
 8003876:	4b44      	ldr	r3, [pc, #272]	; (8003988 <HAL_DMA_IRQHandler+0x160>)
 8003878:	6859      	ldr	r1, [r3, #4]
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800387e:	221c      	movs	r2, #28
 8003880:	4013      	ands	r3, r2
 8003882:	2204      	movs	r2, #4
 8003884:	409a      	lsls	r2, r3
 8003886:	4b40      	ldr	r3, [pc, #256]	; (8003988 <HAL_DMA_IRQHandler+0x160>)
 8003888:	430a      	orrs	r2, r1
 800388a:	605a      	str	r2, [r3, #4]
#endif

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if (hdma->XferHalfCpltCallback != NULL)
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003890:	2b00      	cmp	r3, #0
 8003892:	d100      	bne.n	8003896 <HAL_DMA_IRQHandler+0x6e>
 8003894:	e073      	b.n	800397e <HAL_DMA_IRQHandler+0x156>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800389a:	687a      	ldr	r2, [r7, #4]
 800389c:	0010      	movs	r0, r2
 800389e:	4798      	blx	r3
      if (hdma->XferHalfCpltCallback != NULL)
 80038a0:	e06d      	b.n	800397e <HAL_DMA_IRQHandler+0x156>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)))) && (0U != (source_it & DMA_IT_TC)))
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038a6:	221c      	movs	r2, #28
 80038a8:	4013      	ands	r3, r2
 80038aa:	2202      	movs	r2, #2
 80038ac:	409a      	lsls	r2, r3
 80038ae:	0013      	movs	r3, r2
 80038b0:	68fa      	ldr	r2, [r7, #12]
 80038b2:	4013      	ands	r3, r2
 80038b4:	d02e      	beq.n	8003914 <HAL_DMA_IRQHandler+0xec>
 80038b6:	68bb      	ldr	r3, [r7, #8]
 80038b8:	2202      	movs	r2, #2
 80038ba:	4013      	ands	r3, r2
 80038bc:	d02a      	beq.n	8003914 <HAL_DMA_IRQHandler+0xec>
  {
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	681b      	ldr	r3, [r3, #0]
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	2220      	movs	r2, #32
 80038c6:	4013      	ands	r3, r2
 80038c8:	d10b      	bne.n	80038e2 <HAL_DMA_IRQHandler+0xba>
      {
        /* Disable the transfer complete and error interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	681a      	ldr	r2, [r3, #0]
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	681b      	ldr	r3, [r3, #0]
 80038d4:	210a      	movs	r1, #10
 80038d6:	438a      	bics	r2, r1
 80038d8:	601a      	str	r2, [r3, #0]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	2225      	movs	r2, #37	; 0x25
 80038de:	2101      	movs	r1, #1
 80038e0:	5499      	strb	r1, [r3, r2]
      }
      /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)));
 80038e2:	4b29      	ldr	r3, [pc, #164]	; (8003988 <HAL_DMA_IRQHandler+0x160>)
 80038e4:	6859      	ldr	r1, [r3, #4]
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038ea:	221c      	movs	r2, #28
 80038ec:	4013      	ands	r3, r2
 80038ee:	2202      	movs	r2, #2
 80038f0:	409a      	lsls	r2, r3
 80038f2:	4b25      	ldr	r3, [pc, #148]	; (8003988 <HAL_DMA_IRQHandler+0x160>)
 80038f4:	430a      	orrs	r2, r1
 80038f6:	605a      	str	r2, [r3, #4]

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	2224      	movs	r2, #36	; 0x24
 80038fc:	2100      	movs	r1, #0
 80038fe:	5499      	strb	r1, [r3, r2]

      if (hdma->XferCpltCallback != NULL)
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003904:	2b00      	cmp	r3, #0
 8003906:	d03a      	beq.n	800397e <HAL_DMA_IRQHandler+0x156>
      {
        /* Transfer complete callback */
        hdma->XferCpltCallback(hdma);
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800390c:	687a      	ldr	r2, [r7, #4]
 800390e:	0010      	movs	r0, r2
 8003910:	4798      	blx	r3
      if (hdma->XferCpltCallback != NULL)
 8003912:	e034      	b.n	800397e <HAL_DMA_IRQHandler+0x156>
      }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) != 0U))
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003918:	221c      	movs	r2, #28
 800391a:	4013      	ands	r3, r2
 800391c:	2208      	movs	r2, #8
 800391e:	409a      	lsls	r2, r3
 8003920:	0013      	movs	r3, r2
 8003922:	68fa      	ldr	r2, [r7, #12]
 8003924:	4013      	ands	r3, r2
 8003926:	d02b      	beq.n	8003980 <HAL_DMA_IRQHandler+0x158>
 8003928:	68bb      	ldr	r3, [r7, #8]
 800392a:	2208      	movs	r2, #8
 800392c:	4013      	ands	r3, r2
 800392e:	d027      	beq.n	8003980 <HAL_DMA_IRQHandler+0x158>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	681a      	ldr	r2, [r3, #0]
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	681b      	ldr	r3, [r3, #0]
 800393a:	210e      	movs	r1, #14
 800393c:	438a      	bics	r2, r1
 800393e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
#if defined(DMA2)
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#else
    __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_GI1 << (hdma->ChannelIndex & 0x1CU)));
 8003940:	4b11      	ldr	r3, [pc, #68]	; (8003988 <HAL_DMA_IRQHandler+0x160>)
 8003942:	6859      	ldr	r1, [r3, #4]
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003948:	221c      	movs	r2, #28
 800394a:	4013      	ands	r3, r2
 800394c:	2201      	movs	r2, #1
 800394e:	409a      	lsls	r2, r3
 8003950:	4b0d      	ldr	r3, [pc, #52]	; (8003988 <HAL_DMA_IRQHandler+0x160>)
 8003952:	430a      	orrs	r2, r1
 8003954:	605a      	str	r2, [r3, #4]
#endif

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	2201      	movs	r2, #1
 800395a:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	2225      	movs	r2, #37	; 0x25
 8003960:	2101      	movs	r1, #1
 8003962:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	2224      	movs	r2, #36	; 0x24
 8003968:	2100      	movs	r1, #0
 800396a:	5499      	strb	r1, [r3, r2]

    if (hdma->XferErrorCallback != NULL)
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003970:	2b00      	cmp	r3, #0
 8003972:	d005      	beq.n	8003980 <HAL_DMA_IRQHandler+0x158>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003978:	687a      	ldr	r2, [r7, #4]
 800397a:	0010      	movs	r0, r2
 800397c:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 800397e:	46c0      	nop			; (mov r8, r8)
 8003980:	46c0      	nop			; (mov r8, r8)
}
 8003982:	46bd      	mov	sp, r7
 8003984:	b004      	add	sp, #16
 8003986:	bd80      	pop	{r7, pc}
 8003988:	40020000 	.word	0x40020000

0800398c <HAL_DMA_GetState>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 800398c:	b580      	push	{r7, lr}
 800398e:	b082      	sub	sp, #8
 8003990:	af00      	add	r7, sp, #0
 8003992:	6078      	str	r0, [r7, #4]
  /* Return DMA handle state */
  return hdma->State;
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	2225      	movs	r2, #37	; 0x25
 8003998:	5c9b      	ldrb	r3, [r3, r2]
 800399a:	b2db      	uxtb	r3, r3
}
 800399c:	0018      	movs	r0, r3
 800399e:	46bd      	mov	sp, r7
 80039a0:	b002      	add	sp, #8
 80039a2:	bd80      	pop	{r7, pc}

080039a4 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80039a4:	b580      	push	{r7, lr}
 80039a6:	b084      	sub	sp, #16
 80039a8:	af00      	add	r7, sp, #0
 80039aa:	6078      	str	r0, [r7, #4]
    /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
    channel_number = (((((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U) + 7U);
  }
#else
  /* Associate a DMA Channel to a DMAMUX channel */
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)((uint32_t)DMAMUX1_Channel0 + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039b0:	089b      	lsrs	r3, r3, #2
 80039b2:	4a10      	ldr	r2, [pc, #64]	; (80039f4 <DMA_CalcDMAMUXChannelBaseAndMask+0x50>)
 80039b4:	4694      	mov	ip, r2
 80039b6:	4463      	add	r3, ip
 80039b8:	009b      	lsls	r3, r3, #2
 80039ba:	001a      	movs	r2, r3
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	645a      	str	r2, [r3, #68]	; 0x44

  /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	001a      	movs	r2, r3
 80039c6:	23ff      	movs	r3, #255	; 0xff
 80039c8:	4013      	ands	r3, r2
 80039ca:	3b08      	subs	r3, #8
 80039cc:	2114      	movs	r1, #20
 80039ce:	0018      	movs	r0, r3
 80039d0:	f7fc fb98 	bl	8000104 <__udivsi3>
 80039d4:	0003      	movs	r3, r0
 80039d6:	60fb      	str	r3, [r7, #12]
#endif

  /* Initialize the field DMAmuxChannelStatus to DMAMUX1_ChannelStatus base */
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	4a07      	ldr	r2, [pc, #28]	; (80039f8 <DMA_CalcDMAMUXChannelBaseAndMask+0x54>)
 80039dc:	649a      	str	r2, [r3, #72]	; 0x48

  /* Initialize the field DMAmuxChannelStatusMask with the corresponding index of the DMAMUX channel selected for the current ChannelIndex */
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 80039de:	68fb      	ldr	r3, [r7, #12]
 80039e0:	221f      	movs	r2, #31
 80039e2:	4013      	ands	r3, r2
 80039e4:	2201      	movs	r2, #1
 80039e6:	409a      	lsls	r2, r3
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	64da      	str	r2, [r3, #76]	; 0x4c
}
 80039ec:	46c0      	nop			; (mov r8, r8)
 80039ee:	46bd      	mov	sp, r7
 80039f0:	b004      	add	sp, #16
 80039f2:	bd80      	pop	{r7, pc}
 80039f4:	10008200 	.word	0x10008200
 80039f8:	40020880 	.word	0x40020880

080039fc <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80039fc:	b580      	push	{r7, lr}
 80039fe:	b084      	sub	sp, #16
 8003a00:	af00      	add	r7, sp, #0
 8003a02:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	685b      	ldr	r3, [r3, #4]
 8003a08:	223f      	movs	r2, #63	; 0x3f
 8003a0a:	4013      	ands	r3, r2
 8003a0c:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8003a0e:	68fb      	ldr	r3, [r7, #12]
 8003a10:	4a0a      	ldr	r2, [pc, #40]	; (8003a3c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8003a12:	4694      	mov	ip, r2
 8003a14:	4463      	add	r3, ip
 8003a16:	009b      	lsls	r3, r3, #2
 8003a18:	001a      	movs	r2, r3
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	651a      	str	r2, [r3, #80]	; 0x50

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	4a07      	ldr	r2, [pc, #28]	; (8003a40 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8003a22:	655a      	str	r2, [r3, #84]	; 0x54

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 8003a24:	68fb      	ldr	r3, [r7, #12]
 8003a26:	3b01      	subs	r3, #1
 8003a28:	2203      	movs	r2, #3
 8003a2a:	4013      	ands	r3, r2
 8003a2c:	2201      	movs	r2, #1
 8003a2e:	409a      	lsls	r2, r3
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	659a      	str	r2, [r3, #88]	; 0x58
}
 8003a34:	46c0      	nop			; (mov r8, r8)
 8003a36:	46bd      	mov	sp, r7
 8003a38:	b004      	add	sp, #16
 8003a3a:	bd80      	pop	{r7, pc}
 8003a3c:	1000823f 	.word	0x1000823f
 8003a40:	40020940 	.word	0x40020940

08003a44 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003a44:	b580      	push	{r7, lr}
 8003a46:	b086      	sub	sp, #24
 8003a48:	af00      	add	r7, sp, #0
 8003a4a:	6078      	str	r0, [r7, #4]
 8003a4c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003a4e:	2300      	movs	r3, #0
 8003a50:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003a52:	e147      	b.n	8003ce4 <HAL_GPIO_Init+0x2a0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8003a54:	683b      	ldr	r3, [r7, #0]
 8003a56:	681b      	ldr	r3, [r3, #0]
 8003a58:	2101      	movs	r1, #1
 8003a5a:	697a      	ldr	r2, [r7, #20]
 8003a5c:	4091      	lsls	r1, r2
 8003a5e:	000a      	movs	r2, r1
 8003a60:	4013      	ands	r3, r2
 8003a62:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003a64:	68fb      	ldr	r3, [r7, #12]
 8003a66:	2b00      	cmp	r3, #0
 8003a68:	d100      	bne.n	8003a6c <HAL_GPIO_Init+0x28>
 8003a6a:	e138      	b.n	8003cde <HAL_GPIO_Init+0x29a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8003a6c:	683b      	ldr	r3, [r7, #0]
 8003a6e:	685b      	ldr	r3, [r3, #4]
 8003a70:	2b01      	cmp	r3, #1
 8003a72:	d00b      	beq.n	8003a8c <HAL_GPIO_Init+0x48>
 8003a74:	683b      	ldr	r3, [r7, #0]
 8003a76:	685b      	ldr	r3, [r3, #4]
 8003a78:	2b02      	cmp	r3, #2
 8003a7a:	d007      	beq.n	8003a8c <HAL_GPIO_Init+0x48>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003a7c:	683b      	ldr	r3, [r7, #0]
 8003a7e:	685b      	ldr	r3, [r3, #4]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8003a80:	2b11      	cmp	r3, #17
 8003a82:	d003      	beq.n	8003a8c <HAL_GPIO_Init+0x48>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003a84:	683b      	ldr	r3, [r7, #0]
 8003a86:	685b      	ldr	r3, [r3, #4]
 8003a88:	2b12      	cmp	r3, #18
 8003a8a:	d130      	bne.n	8003aee <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	689b      	ldr	r3, [r3, #8]
 8003a90:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8003a92:	697b      	ldr	r3, [r7, #20]
 8003a94:	005b      	lsls	r3, r3, #1
 8003a96:	2203      	movs	r2, #3
 8003a98:	409a      	lsls	r2, r3
 8003a9a:	0013      	movs	r3, r2
 8003a9c:	43da      	mvns	r2, r3
 8003a9e:	693b      	ldr	r3, [r7, #16]
 8003aa0:	4013      	ands	r3, r2
 8003aa2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8003aa4:	683b      	ldr	r3, [r7, #0]
 8003aa6:	68da      	ldr	r2, [r3, #12]
 8003aa8:	697b      	ldr	r3, [r7, #20]
 8003aaa:	005b      	lsls	r3, r3, #1
 8003aac:	409a      	lsls	r2, r3
 8003aae:	0013      	movs	r3, r2
 8003ab0:	693a      	ldr	r2, [r7, #16]
 8003ab2:	4313      	orrs	r3, r2
 8003ab4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	693a      	ldr	r2, [r7, #16]
 8003aba:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	685b      	ldr	r3, [r3, #4]
 8003ac0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8003ac2:	2201      	movs	r2, #1
 8003ac4:	697b      	ldr	r3, [r7, #20]
 8003ac6:	409a      	lsls	r2, r3
 8003ac8:	0013      	movs	r3, r2
 8003aca:	43da      	mvns	r2, r3
 8003acc:	693b      	ldr	r3, [r7, #16]
 8003ace:	4013      	ands	r3, r2
 8003ad0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 8003ad2:	683b      	ldr	r3, [r7, #0]
 8003ad4:	685b      	ldr	r3, [r3, #4]
 8003ad6:	091b      	lsrs	r3, r3, #4
 8003ad8:	2201      	movs	r2, #1
 8003ada:	401a      	ands	r2, r3
 8003adc:	697b      	ldr	r3, [r7, #20]
 8003ade:	409a      	lsls	r2, r3
 8003ae0:	0013      	movs	r3, r2
 8003ae2:	693a      	ldr	r2, [r7, #16]
 8003ae4:	4313      	orrs	r3, r2
 8003ae6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	693a      	ldr	r2, [r7, #16]
 8003aec:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	68db      	ldr	r3, [r3, #12]
 8003af2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8003af4:	697b      	ldr	r3, [r7, #20]
 8003af6:	005b      	lsls	r3, r3, #1
 8003af8:	2203      	movs	r2, #3
 8003afa:	409a      	lsls	r2, r3
 8003afc:	0013      	movs	r3, r2
 8003afe:	43da      	mvns	r2, r3
 8003b00:	693b      	ldr	r3, [r7, #16]
 8003b02:	4013      	ands	r3, r2
 8003b04:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8003b06:	683b      	ldr	r3, [r7, #0]
 8003b08:	689a      	ldr	r2, [r3, #8]
 8003b0a:	697b      	ldr	r3, [r7, #20]
 8003b0c:	005b      	lsls	r3, r3, #1
 8003b0e:	409a      	lsls	r2, r3
 8003b10:	0013      	movs	r3, r2
 8003b12:	693a      	ldr	r2, [r7, #16]
 8003b14:	4313      	orrs	r3, r2
 8003b16:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	693a      	ldr	r2, [r7, #16]
 8003b1c:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003b1e:	683b      	ldr	r3, [r7, #0]
 8003b20:	685b      	ldr	r3, [r3, #4]
 8003b22:	2b02      	cmp	r3, #2
 8003b24:	d003      	beq.n	8003b2e <HAL_GPIO_Init+0xea>
 8003b26:	683b      	ldr	r3, [r7, #0]
 8003b28:	685b      	ldr	r3, [r3, #4]
 8003b2a:	2b12      	cmp	r3, #18
 8003b2c:	d123      	bne.n	8003b76 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8003b2e:	697b      	ldr	r3, [r7, #20]
 8003b30:	08da      	lsrs	r2, r3, #3
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	3208      	adds	r2, #8
 8003b36:	0092      	lsls	r2, r2, #2
 8003b38:	58d3      	ldr	r3, [r2, r3]
 8003b3a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8003b3c:	697b      	ldr	r3, [r7, #20]
 8003b3e:	2207      	movs	r2, #7
 8003b40:	4013      	ands	r3, r2
 8003b42:	009b      	lsls	r3, r3, #2
 8003b44:	220f      	movs	r2, #15
 8003b46:	409a      	lsls	r2, r3
 8003b48:	0013      	movs	r3, r2
 8003b4a:	43da      	mvns	r2, r3
 8003b4c:	693b      	ldr	r3, [r7, #16]
 8003b4e:	4013      	ands	r3, r2
 8003b50:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8003b52:	683b      	ldr	r3, [r7, #0]
 8003b54:	691a      	ldr	r2, [r3, #16]
 8003b56:	697b      	ldr	r3, [r7, #20]
 8003b58:	2107      	movs	r1, #7
 8003b5a:	400b      	ands	r3, r1
 8003b5c:	009b      	lsls	r3, r3, #2
 8003b5e:	409a      	lsls	r2, r3
 8003b60:	0013      	movs	r3, r2
 8003b62:	693a      	ldr	r2, [r7, #16]
 8003b64:	4313      	orrs	r3, r2
 8003b66:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8003b68:	697b      	ldr	r3, [r7, #20]
 8003b6a:	08da      	lsrs	r2, r3, #3
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	3208      	adds	r2, #8
 8003b70:	0092      	lsls	r2, r2, #2
 8003b72:	6939      	ldr	r1, [r7, #16]
 8003b74:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8003b7c:	697b      	ldr	r3, [r7, #20]
 8003b7e:	005b      	lsls	r3, r3, #1
 8003b80:	2203      	movs	r2, #3
 8003b82:	409a      	lsls	r2, r3
 8003b84:	0013      	movs	r3, r2
 8003b86:	43da      	mvns	r2, r3
 8003b88:	693b      	ldr	r3, [r7, #16]
 8003b8a:	4013      	ands	r3, r2
 8003b8c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8003b8e:	683b      	ldr	r3, [r7, #0]
 8003b90:	685b      	ldr	r3, [r3, #4]
 8003b92:	2203      	movs	r2, #3
 8003b94:	401a      	ands	r2, r3
 8003b96:	697b      	ldr	r3, [r7, #20]
 8003b98:	005b      	lsls	r3, r3, #1
 8003b9a:	409a      	lsls	r2, r3
 8003b9c:	0013      	movs	r3, r2
 8003b9e:	693a      	ldr	r2, [r7, #16]
 8003ba0:	4313      	orrs	r3, r2
 8003ba2:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	693a      	ldr	r2, [r7, #16]
 8003ba8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8003baa:	683b      	ldr	r3, [r7, #0]
 8003bac:	685a      	ldr	r2, [r3, #4]
 8003bae:	2380      	movs	r3, #128	; 0x80
 8003bb0:	055b      	lsls	r3, r3, #21
 8003bb2:	4013      	ands	r3, r2
 8003bb4:	d100      	bne.n	8003bb8 <HAL_GPIO_Init+0x174>
 8003bb6:	e092      	b.n	8003cde <HAL_GPIO_Init+0x29a>
      {
        temp = EXTI->EXTICR[position >> 2u];
 8003bb8:	4a50      	ldr	r2, [pc, #320]	; (8003cfc <HAL_GPIO_Init+0x2b8>)
 8003bba:	697b      	ldr	r3, [r7, #20]
 8003bbc:	089b      	lsrs	r3, r3, #2
 8003bbe:	3318      	adds	r3, #24
 8003bc0:	009b      	lsls	r3, r3, #2
 8003bc2:	589b      	ldr	r3, [r3, r2]
 8003bc4:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 8003bc6:	697b      	ldr	r3, [r7, #20]
 8003bc8:	2203      	movs	r2, #3
 8003bca:	4013      	ands	r3, r2
 8003bcc:	00db      	lsls	r3, r3, #3
 8003bce:	220f      	movs	r2, #15
 8003bd0:	409a      	lsls	r2, r3
 8003bd2:	0013      	movs	r3, r2
 8003bd4:	43da      	mvns	r2, r3
 8003bd6:	693b      	ldr	r3, [r7, #16]
 8003bd8:	4013      	ands	r3, r2
 8003bda:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 8003bdc:	687a      	ldr	r2, [r7, #4]
 8003bde:	23a0      	movs	r3, #160	; 0xa0
 8003be0:	05db      	lsls	r3, r3, #23
 8003be2:	429a      	cmp	r2, r3
 8003be4:	d013      	beq.n	8003c0e <HAL_GPIO_Init+0x1ca>
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	4a45      	ldr	r2, [pc, #276]	; (8003d00 <HAL_GPIO_Init+0x2bc>)
 8003bea:	4293      	cmp	r3, r2
 8003bec:	d00d      	beq.n	8003c0a <HAL_GPIO_Init+0x1c6>
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	4a44      	ldr	r2, [pc, #272]	; (8003d04 <HAL_GPIO_Init+0x2c0>)
 8003bf2:	4293      	cmp	r3, r2
 8003bf4:	d007      	beq.n	8003c06 <HAL_GPIO_Init+0x1c2>
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	4a43      	ldr	r2, [pc, #268]	; (8003d08 <HAL_GPIO_Init+0x2c4>)
 8003bfa:	4293      	cmp	r3, r2
 8003bfc:	d101      	bne.n	8003c02 <HAL_GPIO_Init+0x1be>
 8003bfe:	2303      	movs	r3, #3
 8003c00:	e006      	b.n	8003c10 <HAL_GPIO_Init+0x1cc>
 8003c02:	2305      	movs	r3, #5
 8003c04:	e004      	b.n	8003c10 <HAL_GPIO_Init+0x1cc>
 8003c06:	2302      	movs	r3, #2
 8003c08:	e002      	b.n	8003c10 <HAL_GPIO_Init+0x1cc>
 8003c0a:	2301      	movs	r3, #1
 8003c0c:	e000      	b.n	8003c10 <HAL_GPIO_Init+0x1cc>
 8003c0e:	2300      	movs	r3, #0
 8003c10:	697a      	ldr	r2, [r7, #20]
 8003c12:	2103      	movs	r1, #3
 8003c14:	400a      	ands	r2, r1
 8003c16:	00d2      	lsls	r2, r2, #3
 8003c18:	4093      	lsls	r3, r2
 8003c1a:	693a      	ldr	r2, [r7, #16]
 8003c1c:	4313      	orrs	r3, r2
 8003c1e:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 8003c20:	4936      	ldr	r1, [pc, #216]	; (8003cfc <HAL_GPIO_Init+0x2b8>)
 8003c22:	697b      	ldr	r3, [r7, #20]
 8003c24:	089b      	lsrs	r3, r3, #2
 8003c26:	3318      	adds	r3, #24
 8003c28:	009b      	lsls	r3, r3, #2
 8003c2a:	693a      	ldr	r2, [r7, #16]
 8003c2c:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8003c2e:	4a33      	ldr	r2, [pc, #204]	; (8003cfc <HAL_GPIO_Init+0x2b8>)
 8003c30:	2380      	movs	r3, #128	; 0x80
 8003c32:	58d3      	ldr	r3, [r2, r3]
 8003c34:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003c36:	68fb      	ldr	r3, [r7, #12]
 8003c38:	43da      	mvns	r2, r3
 8003c3a:	693b      	ldr	r3, [r7, #16]
 8003c3c:	4013      	ands	r3, r2
 8003c3e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003c40:	683b      	ldr	r3, [r7, #0]
 8003c42:	685a      	ldr	r2, [r3, #4]
 8003c44:	2380      	movs	r3, #128	; 0x80
 8003c46:	025b      	lsls	r3, r3, #9
 8003c48:	4013      	ands	r3, r2
 8003c4a:	d003      	beq.n	8003c54 <HAL_GPIO_Init+0x210>
        {
          temp |= iocurrent;
 8003c4c:	693a      	ldr	r2, [r7, #16]
 8003c4e:	68fb      	ldr	r3, [r7, #12]
 8003c50:	4313      	orrs	r3, r2
 8003c52:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8003c54:	4929      	ldr	r1, [pc, #164]	; (8003cfc <HAL_GPIO_Init+0x2b8>)
 8003c56:	2280      	movs	r2, #128	; 0x80
 8003c58:	693b      	ldr	r3, [r7, #16]
 8003c5a:	508b      	str	r3, [r1, r2]

        temp = EXTI->EMR1;
 8003c5c:	4a27      	ldr	r2, [pc, #156]	; (8003cfc <HAL_GPIO_Init+0x2b8>)
 8003c5e:	2384      	movs	r3, #132	; 0x84
 8003c60:	58d3      	ldr	r3, [r2, r3]
 8003c62:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003c64:	68fb      	ldr	r3, [r7, #12]
 8003c66:	43da      	mvns	r2, r3
 8003c68:	693b      	ldr	r3, [r7, #16]
 8003c6a:	4013      	ands	r3, r2
 8003c6c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003c6e:	683b      	ldr	r3, [r7, #0]
 8003c70:	685a      	ldr	r2, [r3, #4]
 8003c72:	2380      	movs	r3, #128	; 0x80
 8003c74:	029b      	lsls	r3, r3, #10
 8003c76:	4013      	ands	r3, r2
 8003c78:	d003      	beq.n	8003c82 <HAL_GPIO_Init+0x23e>
        {
          temp |= iocurrent;
 8003c7a:	693a      	ldr	r2, [r7, #16]
 8003c7c:	68fb      	ldr	r3, [r7, #12]
 8003c7e:	4313      	orrs	r3, r2
 8003c80:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8003c82:	491e      	ldr	r1, [pc, #120]	; (8003cfc <HAL_GPIO_Init+0x2b8>)
 8003c84:	2284      	movs	r2, #132	; 0x84
 8003c86:	693b      	ldr	r3, [r7, #16]
 8003c88:	508b      	str	r3, [r1, r2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003c8a:	4b1c      	ldr	r3, [pc, #112]	; (8003cfc <HAL_GPIO_Init+0x2b8>)
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003c90:	68fb      	ldr	r3, [r7, #12]
 8003c92:	43da      	mvns	r2, r3
 8003c94:	693b      	ldr	r3, [r7, #16]
 8003c96:	4013      	ands	r3, r2
 8003c98:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8003c9a:	683b      	ldr	r3, [r7, #0]
 8003c9c:	685a      	ldr	r2, [r3, #4]
 8003c9e:	2380      	movs	r3, #128	; 0x80
 8003ca0:	035b      	lsls	r3, r3, #13
 8003ca2:	4013      	ands	r3, r2
 8003ca4:	d003      	beq.n	8003cae <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8003ca6:	693a      	ldr	r2, [r7, #16]
 8003ca8:	68fb      	ldr	r3, [r7, #12]
 8003caa:	4313      	orrs	r3, r2
 8003cac:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8003cae:	4b13      	ldr	r3, [pc, #76]	; (8003cfc <HAL_GPIO_Init+0x2b8>)
 8003cb0:	693a      	ldr	r2, [r7, #16]
 8003cb2:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 8003cb4:	4b11      	ldr	r3, [pc, #68]	; (8003cfc <HAL_GPIO_Init+0x2b8>)
 8003cb6:	685b      	ldr	r3, [r3, #4]
 8003cb8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003cba:	68fb      	ldr	r3, [r7, #12]
 8003cbc:	43da      	mvns	r2, r3
 8003cbe:	693b      	ldr	r3, [r7, #16]
 8003cc0:	4013      	ands	r3, r2
 8003cc2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003cc4:	683b      	ldr	r3, [r7, #0]
 8003cc6:	685a      	ldr	r2, [r3, #4]
 8003cc8:	2380      	movs	r3, #128	; 0x80
 8003cca:	039b      	lsls	r3, r3, #14
 8003ccc:	4013      	ands	r3, r2
 8003cce:	d003      	beq.n	8003cd8 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8003cd0:	693a      	ldr	r2, [r7, #16]
 8003cd2:	68fb      	ldr	r3, [r7, #12]
 8003cd4:	4313      	orrs	r3, r2
 8003cd6:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8003cd8:	4b08      	ldr	r3, [pc, #32]	; (8003cfc <HAL_GPIO_Init+0x2b8>)
 8003cda:	693a      	ldr	r2, [r7, #16]
 8003cdc:	605a      	str	r2, [r3, #4]
      }
    }

    position++;
 8003cde:	697b      	ldr	r3, [r7, #20]
 8003ce0:	3301      	adds	r3, #1
 8003ce2:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003ce4:	683b      	ldr	r3, [r7, #0]
 8003ce6:	681a      	ldr	r2, [r3, #0]
 8003ce8:	697b      	ldr	r3, [r7, #20]
 8003cea:	40da      	lsrs	r2, r3
 8003cec:	1e13      	subs	r3, r2, #0
 8003cee:	d000      	beq.n	8003cf2 <HAL_GPIO_Init+0x2ae>
 8003cf0:	e6b0      	b.n	8003a54 <HAL_GPIO_Init+0x10>
  }
}
 8003cf2:	46c0      	nop			; (mov r8, r8)
 8003cf4:	46c0      	nop			; (mov r8, r8)
 8003cf6:	46bd      	mov	sp, r7
 8003cf8:	b006      	add	sp, #24
 8003cfa:	bd80      	pop	{r7, pc}
 8003cfc:	40021800 	.word	0x40021800
 8003d00:	50000400 	.word	0x50000400
 8003d04:	50000800 	.word	0x50000800
 8003d08:	50000c00 	.word	0x50000c00

08003d0c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003d0c:	b580      	push	{r7, lr}
 8003d0e:	b082      	sub	sp, #8
 8003d10:	af00      	add	r7, sp, #0
 8003d12:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	2b00      	cmp	r3, #0
 8003d18:	d101      	bne.n	8003d1e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003d1a:	2301      	movs	r3, #1
 8003d1c:	e082      	b.n	8003e24 <HAL_I2C_Init+0x118>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	2241      	movs	r2, #65	; 0x41
 8003d22:	5c9b      	ldrb	r3, [r3, r2]
 8003d24:	b2db      	uxtb	r3, r3
 8003d26:	2b00      	cmp	r3, #0
 8003d28:	d107      	bne.n	8003d3a <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	2240      	movs	r2, #64	; 0x40
 8003d2e:	2100      	movs	r1, #0
 8003d30:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	0018      	movs	r0, r3
 8003d36:	f7fe fc55 	bl	80025e4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	2241      	movs	r2, #65	; 0x41
 8003d3e:	2124      	movs	r1, #36	; 0x24
 8003d40:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	681b      	ldr	r3, [r3, #0]
 8003d46:	681a      	ldr	r2, [r3, #0]
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	681b      	ldr	r3, [r3, #0]
 8003d4c:	2101      	movs	r1, #1
 8003d4e:	438a      	bics	r2, r1
 8003d50:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	685a      	ldr	r2, [r3, #4]
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	4934      	ldr	r1, [pc, #208]	; (8003e2c <HAL_I2C_Init+0x120>)
 8003d5c:	400a      	ands	r2, r1
 8003d5e:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	681b      	ldr	r3, [r3, #0]
 8003d64:	689a      	ldr	r2, [r3, #8]
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	681b      	ldr	r3, [r3, #0]
 8003d6a:	4931      	ldr	r1, [pc, #196]	; (8003e30 <HAL_I2C_Init+0x124>)
 8003d6c:	400a      	ands	r2, r1
 8003d6e:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	68db      	ldr	r3, [r3, #12]
 8003d74:	2b01      	cmp	r3, #1
 8003d76:	d108      	bne.n	8003d8a <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	689a      	ldr	r2, [r3, #8]
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	2180      	movs	r1, #128	; 0x80
 8003d82:	0209      	lsls	r1, r1, #8
 8003d84:	430a      	orrs	r2, r1
 8003d86:	609a      	str	r2, [r3, #8]
 8003d88:	e007      	b.n	8003d9a <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	689a      	ldr	r2, [r3, #8]
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	2184      	movs	r1, #132	; 0x84
 8003d94:	0209      	lsls	r1, r1, #8
 8003d96:	430a      	orrs	r2, r1
 8003d98:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	68db      	ldr	r3, [r3, #12]
 8003d9e:	2b02      	cmp	r3, #2
 8003da0:	d104      	bne.n	8003dac <HAL_I2C_Init+0xa0>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	681b      	ldr	r3, [r3, #0]
 8003da6:	2280      	movs	r2, #128	; 0x80
 8003da8:	0112      	lsls	r2, r2, #4
 8003daa:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	681b      	ldr	r3, [r3, #0]
 8003db0:	685a      	ldr	r2, [r3, #4]
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	491f      	ldr	r1, [pc, #124]	; (8003e34 <HAL_I2C_Init+0x128>)
 8003db8:	430a      	orrs	r2, r1
 8003dba:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	68da      	ldr	r2, [r3, #12]
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	681b      	ldr	r3, [r3, #0]
 8003dc6:	491a      	ldr	r1, [pc, #104]	; (8003e30 <HAL_I2C_Init+0x124>)
 8003dc8:	400a      	ands	r2, r1
 8003dca:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	691a      	ldr	r2, [r3, #16]
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	695b      	ldr	r3, [r3, #20]
 8003dd4:	431a      	orrs	r2, r3
 8003dd6:	0011      	movs	r1, r2
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	699b      	ldr	r3, [r3, #24]
 8003ddc:	021a      	lsls	r2, r3, #8
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	681b      	ldr	r3, [r3, #0]
 8003de2:	430a      	orrs	r2, r1
 8003de4:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	69d9      	ldr	r1, [r3, #28]
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	6a1a      	ldr	r2, [r3, #32]
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	681b      	ldr	r3, [r3, #0]
 8003df2:	430a      	orrs	r2, r1
 8003df4:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	681b      	ldr	r3, [r3, #0]
 8003dfa:	681a      	ldr	r2, [r3, #0]
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	2101      	movs	r1, #1
 8003e02:	430a      	orrs	r2, r1
 8003e04:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	2200      	movs	r2, #0
 8003e0a:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	2241      	movs	r2, #65	; 0x41
 8003e10:	2120      	movs	r1, #32
 8003e12:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	2200      	movs	r2, #0
 8003e18:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	2242      	movs	r2, #66	; 0x42
 8003e1e:	2100      	movs	r1, #0
 8003e20:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003e22:	2300      	movs	r3, #0
}
 8003e24:	0018      	movs	r0, r3
 8003e26:	46bd      	mov	sp, r7
 8003e28:	b002      	add	sp, #8
 8003e2a:	bd80      	pop	{r7, pc}
 8003e2c:	f0ffffff 	.word	0xf0ffffff
 8003e30:	ffff7fff 	.word	0xffff7fff
 8003e34:	02008000 	.word	0x02008000

08003e38 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8003e38:	b580      	push	{r7, lr}
 8003e3a:	b084      	sub	sp, #16
 8003e3c:	af00      	add	r7, sp, #0
 8003e3e:	6078      	str	r0, [r7, #4]
  /* Get current IT Flags and IT sources value */
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	681b      	ldr	r3, [r3, #0]
 8003e44:	699b      	ldr	r3, [r3, #24]
 8003e46:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	681b      	ldr	r3, [r3, #0]
 8003e4c:	681b      	ldr	r3, [r3, #0]
 8003e4e:	60bb      	str	r3, [r7, #8]

  /* I2C events treatment -------------------------------------*/
  if (hi2c->XferISR != NULL)
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003e54:	2b00      	cmp	r3, #0
 8003e56:	d005      	beq.n	8003e64 <HAL_I2C_EV_IRQHandler+0x2c>
  {
    hi2c->XferISR(hi2c, itflags, itsources);
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003e5c:	68ba      	ldr	r2, [r7, #8]
 8003e5e:	68f9      	ldr	r1, [r7, #12]
 8003e60:	6878      	ldr	r0, [r7, #4]
 8003e62:	4798      	blx	r3
  }
}
 8003e64:	46c0      	nop			; (mov r8, r8)
 8003e66:	46bd      	mov	sp, r7
 8003e68:	b004      	add	sp, #16
 8003e6a:	bd80      	pop	{r7, pc}

08003e6c <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8003e6c:	b580      	push	{r7, lr}
 8003e6e:	b086      	sub	sp, #24
 8003e70:	af00      	add	r7, sp, #0
 8003e72:	6078      	str	r0, [r7, #4]
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	699b      	ldr	r3, [r3, #24]
 8003e7a:	617b      	str	r3, [r7, #20]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	681b      	ldr	r3, [r3, #0]
 8003e80:	681b      	ldr	r3, [r3, #0]
 8003e82:	613b      	str	r3, [r7, #16]
  uint32_t tmperror;

  /* I2C Bus error interrupt occurred ------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8003e84:	697b      	ldr	r3, [r7, #20]
 8003e86:	0a1b      	lsrs	r3, r3, #8
 8003e88:	001a      	movs	r2, r3
 8003e8a:	2301      	movs	r3, #1
 8003e8c:	4013      	ands	r3, r2
 8003e8e:	d010      	beq.n	8003eb2 <HAL_I2C_ER_IRQHandler+0x46>
 8003e90:	693b      	ldr	r3, [r7, #16]
 8003e92:	09db      	lsrs	r3, r3, #7
 8003e94:	001a      	movs	r2, r3
 8003e96:	2301      	movs	r3, #1
 8003e98:	4013      	ands	r3, r2
 8003e9a:	d00a      	beq.n	8003eb2 <HAL_I2C_ER_IRQHandler+0x46>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_BERR;
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003ea0:	2201      	movs	r2, #1
 8003ea2:	431a      	orrs	r2, r3
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	681b      	ldr	r3, [r3, #0]
 8003eac:	2280      	movs	r2, #128	; 0x80
 8003eae:	0052      	lsls	r2, r2, #1
 8003eb0:	61da      	str	r2, [r3, #28]
  }

  /* I2C Over-Run/Under-Run interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8003eb2:	697b      	ldr	r3, [r7, #20]
 8003eb4:	0a9b      	lsrs	r3, r3, #10
 8003eb6:	001a      	movs	r2, r3
 8003eb8:	2301      	movs	r3, #1
 8003eba:	4013      	ands	r3, r2
 8003ebc:	d010      	beq.n	8003ee0 <HAL_I2C_ER_IRQHandler+0x74>
 8003ebe:	693b      	ldr	r3, [r7, #16]
 8003ec0:	09db      	lsrs	r3, r3, #7
 8003ec2:	001a      	movs	r2, r3
 8003ec4:	2301      	movs	r3, #1
 8003ec6:	4013      	ands	r3, r2
 8003ec8:	d00a      	beq.n	8003ee0 <HAL_I2C_ER_IRQHandler+0x74>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_OVR;
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003ece:	2208      	movs	r2, #8
 8003ed0:	431a      	orrs	r2, r3
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	681b      	ldr	r3, [r3, #0]
 8003eda:	2280      	movs	r2, #128	; 0x80
 8003edc:	00d2      	lsls	r2, r2, #3
 8003ede:	61da      	str	r2, [r3, #28]
  }

  /* I2C Arbitration Loss error interrupt occurred -------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8003ee0:	697b      	ldr	r3, [r7, #20]
 8003ee2:	0a5b      	lsrs	r3, r3, #9
 8003ee4:	001a      	movs	r2, r3
 8003ee6:	2301      	movs	r3, #1
 8003ee8:	4013      	ands	r3, r2
 8003eea:	d010      	beq.n	8003f0e <HAL_I2C_ER_IRQHandler+0xa2>
 8003eec:	693b      	ldr	r3, [r7, #16]
 8003eee:	09db      	lsrs	r3, r3, #7
 8003ef0:	001a      	movs	r2, r3
 8003ef2:	2301      	movs	r3, #1
 8003ef4:	4013      	ands	r3, r2
 8003ef6:	d00a      	beq.n	8003f0e <HAL_I2C_ER_IRQHandler+0xa2>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_ARLO;
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003efc:	2202      	movs	r2, #2
 8003efe:	431a      	orrs	r2, r3
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	681b      	ldr	r3, [r3, #0]
 8003f08:	2280      	movs	r2, #128	; 0x80
 8003f0a:	0092      	lsls	r2, r2, #2
 8003f0c:	61da      	str	r2, [r3, #28]
  }

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003f12:	60fb      	str	r3, [r7, #12]

  /* Call the Error Callback in case of Error detected */
  if ((tmperror & (HAL_I2C_ERROR_BERR | HAL_I2C_ERROR_OVR | HAL_I2C_ERROR_ARLO)) !=  HAL_I2C_ERROR_NONE)
 8003f14:	68fb      	ldr	r3, [r7, #12]
 8003f16:	220b      	movs	r2, #11
 8003f18:	4013      	ands	r3, r2
 8003f1a:	d005      	beq.n	8003f28 <HAL_I2C_ER_IRQHandler+0xbc>
  {
    I2C_ITError(hi2c, tmperror);
 8003f1c:	68fa      	ldr	r2, [r7, #12]
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	0011      	movs	r1, r2
 8003f22:	0018      	movs	r0, r3
 8003f24:	f000 fbd8 	bl	80046d8 <I2C_ITError>
  }
}
 8003f28:	46c0      	nop			; (mov r8, r8)
 8003f2a:	46bd      	mov	sp, r7
 8003f2c:	b006      	add	sp, #24
 8003f2e:	bd80      	pop	{r7, pc}

08003f30 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003f30:	b580      	push	{r7, lr}
 8003f32:	b082      	sub	sp, #8
 8003f34:	af00      	add	r7, sp, #0
 8003f36:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8003f38:	46c0      	nop			; (mov r8, r8)
 8003f3a:	46bd      	mov	sp, r7
 8003f3c:	b002      	add	sp, #8
 8003f3e:	bd80      	pop	{r7, pc}

08003f40 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003f40:	b580      	push	{r7, lr}
 8003f42:	b082      	sub	sp, #8
 8003f44:	af00      	add	r7, sp, #0
 8003f46:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8003f48:	46c0      	nop			; (mov r8, r8)
 8003f4a:	46bd      	mov	sp, r7
 8003f4c:	b002      	add	sp, #8
 8003f4e:	bd80      	pop	{r7, pc}

08003f50 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XFERDIRECTION
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8003f50:	b580      	push	{r7, lr}
 8003f52:	b082      	sub	sp, #8
 8003f54:	af00      	add	r7, sp, #0
 8003f56:	6078      	str	r0, [r7, #4]
 8003f58:	0008      	movs	r0, r1
 8003f5a:	0011      	movs	r1, r2
 8003f5c:	1cfb      	adds	r3, r7, #3
 8003f5e:	1c02      	adds	r2, r0, #0
 8003f60:	701a      	strb	r2, [r3, #0]
 8003f62:	003b      	movs	r3, r7
 8003f64:	1c0a      	adds	r2, r1, #0
 8003f66:	801a      	strh	r2, [r3, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8003f68:	46c0      	nop			; (mov r8, r8)
 8003f6a:	46bd      	mov	sp, r7
 8003f6c:	b002      	add	sp, #8
 8003f6e:	bd80      	pop	{r7, pc}

08003f70 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003f70:	b580      	push	{r7, lr}
 8003f72:	b082      	sub	sp, #8
 8003f74:	af00      	add	r7, sp, #0
 8003f76:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
   */
}
 8003f78:	46c0      	nop			; (mov r8, r8)
 8003f7a:	46bd      	mov	sp, r7
 8003f7c:	b002      	add	sp, #8
 8003f7e:	bd80      	pop	{r7, pc}

08003f80 <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8003f80:	b580      	push	{r7, lr}
 8003f82:	b082      	sub	sp, #8
 8003f84:	af00      	add	r7, sp, #0
 8003f86:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 8003f88:	46c0      	nop			; (mov r8, r8)
 8003f8a:	46bd      	mov	sp, r7
 8003f8c:	b002      	add	sp, #8
 8003f8e:	bd80      	pop	{r7, pc}

08003f90 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003f90:	b580      	push	{r7, lr}
 8003f92:	b082      	sub	sp, #8
 8003f94:	af00      	add	r7, sp, #0
 8003f96:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8003f98:	46c0      	nop			; (mov r8, r8)
 8003f9a:	46bd      	mov	sp, r7
 8003f9c:	b002      	add	sp, #8
 8003f9e:	bd80      	pop	{r7, pc}

08003fa0 <I2C_Slave_ISR_IT>:
  * @param  ITFlags Interrupt flags to handle.
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags, uint32_t ITSources)
{
 8003fa0:	b580      	push	{r7, lr}
 8003fa2:	b086      	sub	sp, #24
 8003fa4:	af00      	add	r7, sp, #0
 8003fa6:	60f8      	str	r0, [r7, #12]
 8003fa8:	60b9      	str	r1, [r7, #8]
 8003faa:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 8003fac:	68fb      	ldr	r3, [r7, #12]
 8003fae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003fb0:	617b      	str	r3, [r7, #20]
  uint32_t tmpITFlags = ITFlags;
 8003fb2:	68bb      	ldr	r3, [r7, #8]
 8003fb4:	613b      	str	r3, [r7, #16]

  /* Process locked */
  __HAL_LOCK(hi2c);
 8003fb6:	68fb      	ldr	r3, [r7, #12]
 8003fb8:	2240      	movs	r2, #64	; 0x40
 8003fba:	5c9b      	ldrb	r3, [r3, r2]
 8003fbc:	2b01      	cmp	r3, #1
 8003fbe:	d101      	bne.n	8003fc4 <I2C_Slave_ISR_IT+0x24>
 8003fc0:	2302      	movs	r3, #2
 8003fc2:	e0fa      	b.n	80041ba <I2C_Slave_ISR_IT+0x21a>
 8003fc4:	68fb      	ldr	r3, [r7, #12]
 8003fc6:	2240      	movs	r2, #64	; 0x40
 8003fc8:	2101      	movs	r1, #1
 8003fca:	5499      	strb	r1, [r3, r2]

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8003fcc:	693b      	ldr	r3, [r7, #16]
 8003fce:	095b      	lsrs	r3, r3, #5
 8003fd0:	001a      	movs	r2, r3
 8003fd2:	2301      	movs	r3, #1
 8003fd4:	4013      	ands	r3, r2
 8003fd6:	d00b      	beq.n	8003ff0 <I2C_Slave_ISR_IT+0x50>
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	095b      	lsrs	r3, r3, #5
 8003fdc:	001a      	movs	r2, r3
 8003fde:	2301      	movs	r3, #1
 8003fe0:	4013      	ands	r3, r2
 8003fe2:	d005      	beq.n	8003ff0 <I2C_Slave_ISR_IT+0x50>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, tmpITFlags);
 8003fe4:	693a      	ldr	r2, [r7, #16]
 8003fe6:	68fb      	ldr	r3, [r7, #12]
 8003fe8:	0011      	movs	r1, r2
 8003fea:	0018      	movs	r0, r3
 8003fec:	f000 f9f6 	bl	80043dc <I2C_ITSlaveCplt>
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8003ff0:	693b      	ldr	r3, [r7, #16]
 8003ff2:	091b      	lsrs	r3, r3, #4
 8003ff4:	001a      	movs	r2, r3
 8003ff6:	2301      	movs	r3, #1
 8003ff8:	4013      	ands	r3, r2
 8003ffa:	d054      	beq.n	80040a6 <I2C_Slave_ISR_IT+0x106>
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	091b      	lsrs	r3, r3, #4
 8004000:	001a      	movs	r2, r3
 8004002:	2301      	movs	r3, #1
 8004004:	4013      	ands	r3, r2
 8004006:	d04e      	beq.n	80040a6 <I2C_Slave_ISR_IT+0x106>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 8004008:	68fb      	ldr	r3, [r7, #12]
 800400a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800400c:	b29b      	uxth	r3, r3
 800400e:	2b00      	cmp	r3, #0
 8004010:	d12d      	bne.n	800406e <I2C_Slave_ISR_IT+0xce>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME)) /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for Warning[Pa134]: left and right operands are identical */
 8004012:	68fb      	ldr	r3, [r7, #12]
 8004014:	2241      	movs	r2, #65	; 0x41
 8004016:	5c9b      	ldrb	r3, [r3, r2]
 8004018:	b2db      	uxtb	r3, r3
 800401a:	2b28      	cmp	r3, #40	; 0x28
 800401c:	d10b      	bne.n	8004036 <I2C_Slave_ISR_IT+0x96>
 800401e:	697a      	ldr	r2, [r7, #20]
 8004020:	2380      	movs	r3, #128	; 0x80
 8004022:	049b      	lsls	r3, r3, #18
 8004024:	429a      	cmp	r2, r3
 8004026:	d106      	bne.n	8004036 <I2C_Slave_ISR_IT+0x96>
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 8004028:	693a      	ldr	r2, [r7, #16]
 800402a:	68fb      	ldr	r3, [r7, #12]
 800402c:	0011      	movs	r1, r2
 800402e:	0018      	movs	r0, r3
 8004030:	f000 faf8 	bl	8004624 <I2C_ITListenCplt>
 8004034:	e036      	b.n	80040a4 <I2C_Slave_ISR_IT+0x104>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 8004036:	68fb      	ldr	r3, [r7, #12]
 8004038:	2241      	movs	r2, #65	; 0x41
 800403a:	5c9b      	ldrb	r3, [r3, r2]
 800403c:	b2db      	uxtb	r3, r3
 800403e:	2b29      	cmp	r3, #41	; 0x29
 8004040:	d110      	bne.n	8004064 <I2C_Slave_ISR_IT+0xc4>
 8004042:	697b      	ldr	r3, [r7, #20]
 8004044:	4a5f      	ldr	r2, [pc, #380]	; (80041c4 <I2C_Slave_ISR_IT+0x224>)
 8004046:	4293      	cmp	r3, r2
 8004048:	d00c      	beq.n	8004064 <I2C_Slave_ISR_IT+0xc4>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800404a:	68fb      	ldr	r3, [r7, #12]
 800404c:	681b      	ldr	r3, [r3, #0]
 800404e:	2210      	movs	r2, #16
 8004050:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 8004052:	68fb      	ldr	r3, [r7, #12]
 8004054:	0018      	movs	r0, r3
 8004056:	f000 fc4a 	bl	80048ee <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 800405a:	68fb      	ldr	r3, [r7, #12]
 800405c:	0018      	movs	r0, r3
 800405e:	f000 f957 	bl	8004310 <I2C_ITSlaveSeqCplt>
 8004062:	e01f      	b.n	80040a4 <I2C_Slave_ISR_IT+0x104>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004064:	68fb      	ldr	r3, [r7, #12]
 8004066:	681b      	ldr	r3, [r3, #0]
 8004068:	2210      	movs	r2, #16
 800406a:	61da      	str	r2, [r3, #28]
    if (hi2c->XferCount == 0U)
 800406c:	e09d      	b.n	80041aa <I2C_Slave_ISR_IT+0x20a>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800406e:	68fb      	ldr	r3, [r7, #12]
 8004070:	681b      	ldr	r3, [r3, #0]
 8004072:	2210      	movs	r2, #16
 8004074:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004076:	68fb      	ldr	r3, [r7, #12]
 8004078:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800407a:	2204      	movs	r2, #4
 800407c:	431a      	orrs	r2, r3
 800407e:	68fb      	ldr	r3, [r7, #12]
 8004080:	645a      	str	r2, [r3, #68]	; 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8004082:	697b      	ldr	r3, [r7, #20]
 8004084:	2b00      	cmp	r3, #0
 8004086:	d005      	beq.n	8004094 <I2C_Slave_ISR_IT+0xf4>
 8004088:	697a      	ldr	r2, [r7, #20]
 800408a:	2380      	movs	r3, #128	; 0x80
 800408c:	045b      	lsls	r3, r3, #17
 800408e:	429a      	cmp	r2, r3
 8004090:	d000      	beq.n	8004094 <I2C_Slave_ISR_IT+0xf4>
 8004092:	e08a      	b.n	80041aa <I2C_Slave_ISR_IT+0x20a>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 8004094:	68fb      	ldr	r3, [r7, #12]
 8004096:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004098:	68fb      	ldr	r3, [r7, #12]
 800409a:	0011      	movs	r1, r2
 800409c:	0018      	movs	r0, r3
 800409e:	f000 fb1b 	bl	80046d8 <I2C_ITError>
    if (hi2c->XferCount == 0U)
 80040a2:	e082      	b.n	80041aa <I2C_Slave_ISR_IT+0x20a>
 80040a4:	e081      	b.n	80041aa <I2C_Slave_ISR_IT+0x20a>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 80040a6:	693b      	ldr	r3, [r7, #16]
 80040a8:	089b      	lsrs	r3, r3, #2
 80040aa:	001a      	movs	r2, r3
 80040ac:	2301      	movs	r3, #1
 80040ae:	4013      	ands	r3, r2
 80040b0:	d031      	beq.n	8004116 <I2C_Slave_ISR_IT+0x176>
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	089b      	lsrs	r3, r3, #2
 80040b6:	001a      	movs	r2, r3
 80040b8:	2301      	movs	r3, #1
 80040ba:	4013      	ands	r3, r2
 80040bc:	d02b      	beq.n	8004116 <I2C_Slave_ISR_IT+0x176>
  {
    if (hi2c->XferCount > 0U)
 80040be:	68fb      	ldr	r3, [r7, #12]
 80040c0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80040c2:	b29b      	uxth	r3, r3
 80040c4:	2b00      	cmp	r3, #0
 80040c6:	d018      	beq.n	80040fa <I2C_Slave_ISR_IT+0x15a>
    {
      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80040c8:	68fb      	ldr	r3, [r7, #12]
 80040ca:	681b      	ldr	r3, [r3, #0]
 80040cc:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80040ce:	68fb      	ldr	r3, [r7, #12]
 80040d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80040d2:	b2d2      	uxtb	r2, r2
 80040d4:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80040d6:	68fb      	ldr	r3, [r7, #12]
 80040d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80040da:	1c5a      	adds	r2, r3, #1
 80040dc:	68fb      	ldr	r3, [r7, #12]
 80040de:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 80040e0:	68fb      	ldr	r3, [r7, #12]
 80040e2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80040e4:	3b01      	subs	r3, #1
 80040e6:	b29a      	uxth	r2, r3
 80040e8:	68fb      	ldr	r3, [r7, #12]
 80040ea:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 80040ec:	68fb      	ldr	r3, [r7, #12]
 80040ee:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80040f0:	b29b      	uxth	r3, r3
 80040f2:	3b01      	subs	r3, #1
 80040f4:	b29a      	uxth	r2, r3
 80040f6:	68fb      	ldr	r3, [r7, #12]
 80040f8:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    if ((hi2c->XferCount == 0U) && \
 80040fa:	68fb      	ldr	r3, [r7, #12]
 80040fc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80040fe:	b29b      	uxth	r3, r3
 8004100:	2b00      	cmp	r3, #0
 8004102:	d154      	bne.n	80041ae <I2C_Slave_ISR_IT+0x20e>
 8004104:	697b      	ldr	r3, [r7, #20]
 8004106:	4a2f      	ldr	r2, [pc, #188]	; (80041c4 <I2C_Slave_ISR_IT+0x224>)
 8004108:	4293      	cmp	r3, r2
 800410a:	d050      	beq.n	80041ae <I2C_Slave_ISR_IT+0x20e>
        (tmpoptions != I2C_NO_OPTION_FRAME))
    {
      /* Call I2C Slave Sequential complete process */
      I2C_ITSlaveSeqCplt(hi2c);
 800410c:	68fb      	ldr	r3, [r7, #12]
 800410e:	0018      	movs	r0, r3
 8004110:	f000 f8fe 	bl	8004310 <I2C_ITSlaveSeqCplt>
    if ((hi2c->XferCount == 0U) && \
 8004114:	e04b      	b.n	80041ae <I2C_Slave_ISR_IT+0x20e>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 8004116:	693b      	ldr	r3, [r7, #16]
 8004118:	08db      	lsrs	r3, r3, #3
 800411a:	001a      	movs	r2, r3
 800411c:	2301      	movs	r3, #1
 800411e:	4013      	ands	r3, r2
 8004120:	d00c      	beq.n	800413c <I2C_Slave_ISR_IT+0x19c>
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	08db      	lsrs	r3, r3, #3
 8004126:	001a      	movs	r2, r3
 8004128:	2301      	movs	r3, #1
 800412a:	4013      	ands	r3, r2
 800412c:	d006      	beq.n	800413c <I2C_Slave_ISR_IT+0x19c>
  {
    I2C_ITAddrCplt(hi2c, tmpITFlags);
 800412e:	693a      	ldr	r2, [r7, #16]
 8004130:	68fb      	ldr	r3, [r7, #12]
 8004132:	0011      	movs	r1, r2
 8004134:	0018      	movs	r0, r3
 8004136:	f000 f847 	bl	80041c8 <I2C_ITAddrCplt>
 800413a:	e039      	b.n	80041b0 <I2C_Slave_ISR_IT+0x210>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 800413c:	693b      	ldr	r3, [r7, #16]
 800413e:	085b      	lsrs	r3, r3, #1
 8004140:	001a      	movs	r2, r3
 8004142:	2301      	movs	r3, #1
 8004144:	4013      	ands	r3, r2
 8004146:	d033      	beq.n	80041b0 <I2C_Slave_ISR_IT+0x210>
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	085b      	lsrs	r3, r3, #1
 800414c:	001a      	movs	r2, r3
 800414e:	2301      	movs	r3, #1
 8004150:	4013      	ands	r3, r2
 8004152:	d02d      	beq.n	80041b0 <I2C_Slave_ISR_IT+0x210>
  {
    /* Write data to TXDR only if XferCount not reach "0" */
    /* A TXIS flag can be set, during STOP treatment      */
    /* Check if all data have already been sent */
    /* If it is the case, this last write in TXDR is not sent, correspond to a dummy TXIS event */
    if (hi2c->XferCount > 0U)
 8004154:	68fb      	ldr	r3, [r7, #12]
 8004156:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004158:	b29b      	uxth	r3, r3
 800415a:	2b00      	cmp	r3, #0
 800415c:	d018      	beq.n	8004190 <I2C_Slave_ISR_IT+0x1f0>
    {
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800415e:	68fb      	ldr	r3, [r7, #12]
 8004160:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004162:	781a      	ldrb	r2, [r3, #0]
 8004164:	68fb      	ldr	r3, [r7, #12]
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800416a:	68fb      	ldr	r3, [r7, #12]
 800416c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800416e:	1c5a      	adds	r2, r3, #1
 8004170:	68fb      	ldr	r3, [r7, #12]
 8004172:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8004174:	68fb      	ldr	r3, [r7, #12]
 8004176:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004178:	b29b      	uxth	r3, r3
 800417a:	3b01      	subs	r3, #1
 800417c:	b29a      	uxth	r2, r3
 800417e:	68fb      	ldr	r3, [r7, #12]
 8004180:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8004182:	68fb      	ldr	r3, [r7, #12]
 8004184:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004186:	3b01      	subs	r3, #1
 8004188:	b29a      	uxth	r2, r3
 800418a:	68fb      	ldr	r3, [r7, #12]
 800418c:	851a      	strh	r2, [r3, #40]	; 0x28
 800418e:	e00f      	b.n	80041b0 <I2C_Slave_ISR_IT+0x210>
    }
    else
    {
      if ((tmpoptions == I2C_NEXT_FRAME) || (tmpoptions == I2C_FIRST_FRAME))
 8004190:	697a      	ldr	r2, [r7, #20]
 8004192:	2380      	movs	r3, #128	; 0x80
 8004194:	045b      	lsls	r3, r3, #17
 8004196:	429a      	cmp	r2, r3
 8004198:	d002      	beq.n	80041a0 <I2C_Slave_ISR_IT+0x200>
 800419a:	697b      	ldr	r3, [r7, #20]
 800419c:	2b00      	cmp	r3, #0
 800419e:	d107      	bne.n	80041b0 <I2C_Slave_ISR_IT+0x210>
      {
        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 80041a0:	68fb      	ldr	r3, [r7, #12]
 80041a2:	0018      	movs	r0, r3
 80041a4:	f000 f8b4 	bl	8004310 <I2C_ITSlaveSeqCplt>
 80041a8:	e002      	b.n	80041b0 <I2C_Slave_ISR_IT+0x210>
    if (hi2c->XferCount == 0U)
 80041aa:	46c0      	nop			; (mov r8, r8)
 80041ac:	e000      	b.n	80041b0 <I2C_Slave_ISR_IT+0x210>
    if ((hi2c->XferCount == 0U) && \
 80041ae:	46c0      	nop			; (mov r8, r8)
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 80041b0:	68fb      	ldr	r3, [r7, #12]
 80041b2:	2240      	movs	r2, #64	; 0x40
 80041b4:	2100      	movs	r1, #0
 80041b6:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80041b8:	2300      	movs	r3, #0
}
 80041ba:	0018      	movs	r0, r3
 80041bc:	46bd      	mov	sp, r7
 80041be:	b006      	add	sp, #24
 80041c0:	bd80      	pop	{r7, pc}
 80041c2:	46c0      	nop			; (mov r8, r8)
 80041c4:	ffff0000 	.word	0xffff0000

080041c8 <I2C_ITAddrCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITAddrCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 80041c8:	b5b0      	push	{r4, r5, r7, lr}
 80041ca:	b084      	sub	sp, #16
 80041cc:	af00      	add	r7, sp, #0
 80041ce:	6078      	str	r0, [r7, #4]
 80041d0:	6039      	str	r1, [r7, #0]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(ITFlags);

  /* In case of Listen state, need to inform upper layer of address match code event */
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	2241      	movs	r2, #65	; 0x41
 80041d6:	5c9b      	ldrb	r3, [r3, r2]
 80041d8:	b2db      	uxtb	r3, r3
 80041da:	001a      	movs	r2, r3
 80041dc:	2328      	movs	r3, #40	; 0x28
 80041de:	4013      	ands	r3, r2
 80041e0:	2b28      	cmp	r3, #40	; 0x28
 80041e2:	d000      	beq.n	80041e6 <I2C_ITAddrCplt+0x1e>
 80041e4:	e088      	b.n	80042f8 <I2C_ITAddrCplt+0x130>
  {
    transferdirection = I2C_GET_DIR(hi2c);
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	681b      	ldr	r3, [r3, #0]
 80041ea:	699b      	ldr	r3, [r3, #24]
 80041ec:	0c1b      	lsrs	r3, r3, #16
 80041ee:	b2da      	uxtb	r2, r3
 80041f0:	250f      	movs	r5, #15
 80041f2:	197b      	adds	r3, r7, r5
 80041f4:	2101      	movs	r1, #1
 80041f6:	400a      	ands	r2, r1
 80041f8:	701a      	strb	r2, [r3, #0]
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	699b      	ldr	r3, [r3, #24]
 8004200:	0c1b      	lsrs	r3, r3, #16
 8004202:	b29a      	uxth	r2, r3
 8004204:	200c      	movs	r0, #12
 8004206:	183b      	adds	r3, r7, r0
 8004208:	21fe      	movs	r1, #254	; 0xfe
 800420a:	400a      	ands	r2, r1
 800420c:	801a      	strh	r2, [r3, #0]
    ownadd1code       = I2C_GET_OWN_ADDRESS1(hi2c);
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	689b      	ldr	r3, [r3, #8]
 8004214:	b29a      	uxth	r2, r3
 8004216:	240a      	movs	r4, #10
 8004218:	193b      	adds	r3, r7, r4
 800421a:	0592      	lsls	r2, r2, #22
 800421c:	0d92      	lsrs	r2, r2, #22
 800421e:	801a      	strh	r2, [r3, #0]
    ownadd2code       = I2C_GET_OWN_ADDRESS2(hi2c);
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	681b      	ldr	r3, [r3, #0]
 8004224:	68db      	ldr	r3, [r3, #12]
 8004226:	b29a      	uxth	r2, r3
 8004228:	2308      	movs	r3, #8
 800422a:	18fb      	adds	r3, r7, r3
 800422c:	21fe      	movs	r1, #254	; 0xfe
 800422e:	400a      	ands	r2, r1
 8004230:	801a      	strh	r2, [r3, #0]

    /* If 10bits addressing mode is selected */
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	68db      	ldr	r3, [r3, #12]
 8004236:	2b02      	cmp	r3, #2
 8004238:	d148      	bne.n	80042cc <I2C_ITAddrCplt+0x104>
    {
      if ((slaveaddrcode & SlaveAddr_MSK) == ((ownadd1code >> SlaveAddr_SHIFT) & SlaveAddr_MSK))
 800423a:	0021      	movs	r1, r4
 800423c:	187b      	adds	r3, r7, r1
 800423e:	881b      	ldrh	r3, [r3, #0]
 8004240:	09db      	lsrs	r3, r3, #7
 8004242:	b29a      	uxth	r2, r3
 8004244:	183b      	adds	r3, r7, r0
 8004246:	881b      	ldrh	r3, [r3, #0]
 8004248:	4053      	eors	r3, r2
 800424a:	b29b      	uxth	r3, r3
 800424c:	001a      	movs	r2, r3
 800424e:	2306      	movs	r3, #6
 8004250:	4013      	ands	r3, r2
 8004252:	d120      	bne.n	8004296 <I2C_ITAddrCplt+0xce>
      {
        slaveaddrcode = ownadd1code;
 8004254:	183b      	adds	r3, r7, r0
 8004256:	187a      	adds	r2, r7, r1
 8004258:	8812      	ldrh	r2, [r2, #0]
 800425a:	801a      	strh	r2, [r3, #0]
        hi2c->AddrEventCount++;
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004260:	1c5a      	adds	r2, r3, #1
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	649a      	str	r2, [r3, #72]	; 0x48
        if (hi2c->AddrEventCount == 2U)
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800426a:	2b02      	cmp	r3, #2
 800426c:	d14c      	bne.n	8004308 <I2C_ITAddrCplt+0x140>
        {
          /* Reset Address Event counter */
          hi2c->AddrEventCount = 0U;
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	2200      	movs	r2, #0
 8004272:	649a      	str	r2, [r3, #72]	; 0x48

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	2208      	movs	r2, #8
 800427a:	61da      	str	r2, [r3, #28]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	2240      	movs	r2, #64	; 0x40
 8004280:	2100      	movs	r1, #0
 8004282:	5499      	strb	r1, [r3, r2]

          /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
          hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode);
#else
          HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8004284:	183b      	adds	r3, r7, r0
 8004286:	881a      	ldrh	r2, [r3, #0]
 8004288:	197b      	adds	r3, r7, r5
 800428a:	7819      	ldrb	r1, [r3, #0]
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	0018      	movs	r0, r3
 8004290:	f7ff fe5e 	bl	8003f50 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8004294:	e038      	b.n	8004308 <I2C_ITAddrCplt+0x140>
        slaveaddrcode = ownadd2code;
 8004296:	240c      	movs	r4, #12
 8004298:	193b      	adds	r3, r7, r4
 800429a:	2208      	movs	r2, #8
 800429c:	18ba      	adds	r2, r7, r2
 800429e:	8812      	ldrh	r2, [r2, #0]
 80042a0:	801a      	strh	r2, [r3, #0]
        I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 80042a2:	2380      	movs	r3, #128	; 0x80
 80042a4:	021a      	lsls	r2, r3, #8
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	0011      	movs	r1, r2
 80042aa:	0018      	movs	r0, r3
 80042ac:	f000 fb60 	bl	8004970 <I2C_Disable_IRQ>
        __HAL_UNLOCK(hi2c);
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	2240      	movs	r2, #64	; 0x40
 80042b4:	2100      	movs	r1, #0
 80042b6:	5499      	strb	r1, [r3, r2]
        HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 80042b8:	193b      	adds	r3, r7, r4
 80042ba:	881a      	ldrh	r2, [r3, #0]
 80042bc:	230f      	movs	r3, #15
 80042be:	18fb      	adds	r3, r7, r3
 80042c0:	7819      	ldrb	r1, [r3, #0]
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	0018      	movs	r0, r3
 80042c6:	f7ff fe43 	bl	8003f50 <HAL_I2C_AddrCallback>
}
 80042ca:	e01d      	b.n	8004308 <I2C_ITAddrCplt+0x140>
      I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 80042cc:	2380      	movs	r3, #128	; 0x80
 80042ce:	021a      	lsls	r2, r3, #8
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	0011      	movs	r1, r2
 80042d4:	0018      	movs	r0, r3
 80042d6:	f000 fb4b 	bl	8004970 <I2C_Disable_IRQ>
      __HAL_UNLOCK(hi2c);
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	2240      	movs	r2, #64	; 0x40
 80042de:	2100      	movs	r1, #0
 80042e0:	5499      	strb	r1, [r3, r2]
      HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 80042e2:	230c      	movs	r3, #12
 80042e4:	18fb      	adds	r3, r7, r3
 80042e6:	881a      	ldrh	r2, [r3, #0]
 80042e8:	230f      	movs	r3, #15
 80042ea:	18fb      	adds	r3, r7, r3
 80042ec:	7819      	ldrb	r1, [r3, #0]
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	0018      	movs	r0, r3
 80042f2:	f7ff fe2d 	bl	8003f50 <HAL_I2C_AddrCallback>
}
 80042f6:	e007      	b.n	8004308 <I2C_ITAddrCplt+0x140>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	2208      	movs	r2, #8
 80042fe:	61da      	str	r2, [r3, #28]
    __HAL_UNLOCK(hi2c);
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	2240      	movs	r2, #64	; 0x40
 8004304:	2100      	movs	r1, #0
 8004306:	5499      	strb	r1, [r3, r2]
}
 8004308:	46c0      	nop			; (mov r8, r8)
 800430a:	46bd      	mov	sp, r7
 800430c:	b004      	add	sp, #16
 800430e:	bdb0      	pop	{r4, r5, r7, pc}

08004310 <I2C_ITSlaveSeqCplt>:
  * @brief  I2C Slave sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITSlaveSeqCplt(I2C_HandleTypeDef *hi2c)
{
 8004310:	b580      	push	{r7, lr}
 8004312:	b084      	sub	sp, #16
 8004314:	af00      	add	r7, sp, #0
 8004316:	6078      	str	r0, [r7, #4]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	681b      	ldr	r3, [r3, #0]
 800431e:	60fb      	str	r3, [r7, #12]

  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	2242      	movs	r2, #66	; 0x42
 8004324:	2100      	movs	r1, #0
 8004326:	5499      	strb	r1, [r3, r2]

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8004328:	68fb      	ldr	r3, [r7, #12]
 800432a:	0b9b      	lsrs	r3, r3, #14
 800432c:	001a      	movs	r2, r3
 800432e:	2301      	movs	r3, #1
 8004330:	4013      	ands	r3, r2
 8004332:	d008      	beq.n	8004346 <I2C_ITSlaveSeqCplt+0x36>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	681a      	ldr	r2, [r3, #0]
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	681b      	ldr	r3, [r3, #0]
 800433e:	4925      	ldr	r1, [pc, #148]	; (80043d4 <I2C_ITSlaveSeqCplt+0xc4>)
 8004340:	400a      	ands	r2, r1
 8004342:	601a      	str	r2, [r3, #0]
 8004344:	e00d      	b.n	8004362 <I2C_ITSlaveSeqCplt+0x52>
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8004346:	68fb      	ldr	r3, [r7, #12]
 8004348:	0bdb      	lsrs	r3, r3, #15
 800434a:	001a      	movs	r2, r3
 800434c:	2301      	movs	r3, #1
 800434e:	4013      	ands	r3, r2
 8004350:	d007      	beq.n	8004362 <I2C_ITSlaveSeqCplt+0x52>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	681a      	ldr	r2, [r3, #0]
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	681b      	ldr	r3, [r3, #0]
 800435c:	491e      	ldr	r1, [pc, #120]	; (80043d8 <I2C_ITSlaveSeqCplt+0xc8>)
 800435e:	400a      	ands	r2, r1
 8004360:	601a      	str	r2, [r3, #0]
  else
  {
    /* Do nothing */
  }

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	2241      	movs	r2, #65	; 0x41
 8004366:	5c9b      	ldrb	r3, [r3, r2]
 8004368:	b2db      	uxtb	r3, r3
 800436a:	2b29      	cmp	r3, #41	; 0x29
 800436c:	d114      	bne.n	8004398 <I2C_ITSlaveSeqCplt+0x88>
  {
    /* Remove HAL_I2C_STATE_SLAVE_BUSY_TX, keep only HAL_I2C_STATE_LISTEN */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	2241      	movs	r2, #65	; 0x41
 8004372:	2128      	movs	r1, #40	; 0x28
 8004374:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	2221      	movs	r2, #33	; 0x21
 800437a:	631a      	str	r2, [r3, #48]	; 0x30

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	2101      	movs	r1, #1
 8004380:	0018      	movs	r0, r3
 8004382:	f000 faf5 	bl	8004970 <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	2240      	movs	r2, #64	; 0x40
 800438a:	2100      	movs	r1, #0
 800438c:	5499      	strb	r1, [r3, r2]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	0018      	movs	r0, r3
 8004392:	f7ff fdcd 	bl	8003f30 <HAL_I2C_SlaveTxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 8004396:	e019      	b.n	80043cc <I2C_ITSlaveSeqCplt+0xbc>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	2241      	movs	r2, #65	; 0x41
 800439c:	5c9b      	ldrb	r3, [r3, r2]
 800439e:	b2db      	uxtb	r3, r3
 80043a0:	2b2a      	cmp	r3, #42	; 0x2a
 80043a2:	d113      	bne.n	80043cc <I2C_ITSlaveSeqCplt+0xbc>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	2241      	movs	r2, #65	; 0x41
 80043a8:	2128      	movs	r1, #40	; 0x28
 80043aa:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	2222      	movs	r2, #34	; 0x22
 80043b0:	631a      	str	r2, [r3, #48]	; 0x30
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	2102      	movs	r1, #2
 80043b6:	0018      	movs	r0, r3
 80043b8:	f000 fada 	bl	8004970 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	2240      	movs	r2, #64	; 0x40
 80043c0:	2100      	movs	r1, #0
 80043c2:	5499      	strb	r1, [r3, r2]
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	0018      	movs	r0, r3
 80043c8:	f7ff fdba 	bl	8003f40 <HAL_I2C_SlaveRxCpltCallback>
}
 80043cc:	46c0      	nop			; (mov r8, r8)
 80043ce:	46bd      	mov	sp, r7
 80043d0:	b004      	add	sp, #16
 80043d2:	bd80      	pop	{r7, pc}
 80043d4:	ffffbfff 	.word	0xffffbfff
 80043d8:	ffff7fff 	.word	0xffff7fff

080043dc <I2C_ITSlaveCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITSlaveCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 80043dc:	b580      	push	{r7, lr}
 80043de:	b086      	sub	sp, #24
 80043e0:	af00      	add	r7, sp, #0
 80043e2:	6078      	str	r0, [r7, #4]
 80043e4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	681b      	ldr	r3, [r3, #0]
 80043ec:	613b      	str	r3, [r7, #16]
  uint32_t tmpITFlags = ITFlags;
 80043ee:	683b      	ldr	r3, [r7, #0]
 80043f0:	617b      	str	r3, [r7, #20]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 80043f2:	200f      	movs	r0, #15
 80043f4:	183b      	adds	r3, r7, r0
 80043f6:	687a      	ldr	r2, [r7, #4]
 80043f8:	2141      	movs	r1, #65	; 0x41
 80043fa:	5c52      	ldrb	r2, [r2, r1]
 80043fc:	701a      	strb	r2, [r3, #0]

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	681b      	ldr	r3, [r3, #0]
 8004402:	2220      	movs	r2, #32
 8004404:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8004406:	183b      	adds	r3, r7, r0
 8004408:	781b      	ldrb	r3, [r3, #0]
 800440a:	2b21      	cmp	r3, #33	; 0x21
 800440c:	d003      	beq.n	8004416 <I2C_ITSlaveCplt+0x3a>
 800440e:	183b      	adds	r3, r7, r0
 8004410:	781b      	ldrb	r3, [r3, #0]
 8004412:	2b29      	cmp	r3, #41	; 0x29
 8004414:	d109      	bne.n	800442a <I2C_ITSlaveCplt+0x4e>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT);
 8004416:	4a7d      	ldr	r2, [pc, #500]	; (800460c <I2C_ITSlaveCplt+0x230>)
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	0011      	movs	r1, r2
 800441c:	0018      	movs	r0, r3
 800441e:	f000 faa7 	bl	8004970 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	2221      	movs	r2, #33	; 0x21
 8004426:	631a      	str	r2, [r3, #48]	; 0x30
 8004428:	e011      	b.n	800444e <I2C_ITSlaveCplt+0x72>
  }
  else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 800442a:	220f      	movs	r2, #15
 800442c:	18bb      	adds	r3, r7, r2
 800442e:	781b      	ldrb	r3, [r3, #0]
 8004430:	2b22      	cmp	r3, #34	; 0x22
 8004432:	d003      	beq.n	800443c <I2C_ITSlaveCplt+0x60>
 8004434:	18bb      	adds	r3, r7, r2
 8004436:	781b      	ldrb	r3, [r3, #0]
 8004438:	2b2a      	cmp	r3, #42	; 0x2a
 800443a:	d108      	bne.n	800444e <I2C_ITSlaveCplt+0x72>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT);
 800443c:	4a74      	ldr	r2, [pc, #464]	; (8004610 <I2C_ITSlaveCplt+0x234>)
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	0011      	movs	r1, r2
 8004442:	0018      	movs	r0, r3
 8004444:	f000 fa94 	bl	8004970 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	2222      	movs	r2, #34	; 0x22
 800444c:	631a      	str	r2, [r3, #48]	; 0x30
  {
    /* Do nothing */
  }

  /* Disable Address Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	681b      	ldr	r3, [r3, #0]
 8004452:	685a      	ldr	r2, [r3, #4]
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	681b      	ldr	r3, [r3, #0]
 8004458:	2180      	movs	r1, #128	; 0x80
 800445a:	0209      	lsls	r1, r1, #8
 800445c:	430a      	orrs	r2, r1
 800445e:	605a      	str	r2, [r3, #4]

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	681b      	ldr	r3, [r3, #0]
 8004464:	685a      	ldr	r2, [r3, #4]
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	681b      	ldr	r3, [r3, #0]
 800446a:	496a      	ldr	r1, [pc, #424]	; (8004614 <I2C_ITSlaveCplt+0x238>)
 800446c:	400a      	ands	r2, r1
 800446e:	605a      	str	r2, [r3, #4]

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	0018      	movs	r0, r3
 8004474:	f000 fa3b 	bl	80048ee <I2C_Flush_TXDR>

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8004478:	693b      	ldr	r3, [r7, #16]
 800447a:	0b9b      	lsrs	r3, r3, #14
 800447c:	001a      	movs	r2, r3
 800447e:	2301      	movs	r3, #1
 8004480:	4013      	ands	r3, r2
 8004482:	d013      	beq.n	80044ac <I2C_ITSlaveCplt+0xd0>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	681b      	ldr	r3, [r3, #0]
 8004488:	681a      	ldr	r2, [r3, #0]
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	681b      	ldr	r3, [r3, #0]
 800448e:	4962      	ldr	r1, [pc, #392]	; (8004618 <I2C_ITSlaveCplt+0x23c>)
 8004490:	400a      	ands	r2, r1
 8004492:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmatx != NULL)
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004498:	2b00      	cmp	r3, #0
 800449a:	d020      	beq.n	80044de <I2C_ITSlaveCplt+0x102>
    {
      hi2c->XferCount = (uint16_t)__HAL_DMA_GET_COUNTER(hi2c->hdmatx);
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80044a0:	681b      	ldr	r3, [r3, #0]
 80044a2:	685b      	ldr	r3, [r3, #4]
 80044a4:	b29a      	uxth	r2, r3
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	855a      	strh	r2, [r3, #42]	; 0x2a
 80044aa:	e018      	b.n	80044de <I2C_ITSlaveCplt+0x102>
    }
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 80044ac:	693b      	ldr	r3, [r7, #16]
 80044ae:	0bdb      	lsrs	r3, r3, #15
 80044b0:	001a      	movs	r2, r3
 80044b2:	2301      	movs	r3, #1
 80044b4:	4013      	ands	r3, r2
 80044b6:	d012      	beq.n	80044de <I2C_ITSlaveCplt+0x102>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	681a      	ldr	r2, [r3, #0]
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	681b      	ldr	r3, [r3, #0]
 80044c2:	4956      	ldr	r1, [pc, #344]	; (800461c <I2C_ITSlaveCplt+0x240>)
 80044c4:	400a      	ands	r2, r1
 80044c6:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmarx != NULL)
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80044cc:	2b00      	cmp	r3, #0
 80044ce:	d006      	beq.n	80044de <I2C_ITSlaveCplt+0x102>
    {
      hi2c->XferCount = (uint16_t)__HAL_DMA_GET_COUNTER(hi2c->hdmarx);
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80044d4:	681b      	ldr	r3, [r3, #0]
 80044d6:	685b      	ldr	r3, [r3, #4]
 80044d8:	b29a      	uxth	r2, r3
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	855a      	strh	r2, [r3, #42]	; 0x2a
  {
    /* Do nothing */
  }

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET)
 80044de:	697b      	ldr	r3, [r7, #20]
 80044e0:	089b      	lsrs	r3, r3, #2
 80044e2:	001a      	movs	r2, r3
 80044e4:	2301      	movs	r3, #1
 80044e6:	4013      	ands	r3, r2
 80044e8:	d020      	beq.n	800452c <I2C_ITSlaveCplt+0x150>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 80044ea:	697b      	ldr	r3, [r7, #20]
 80044ec:	2204      	movs	r2, #4
 80044ee:	4393      	bics	r3, r2
 80044f0:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	681b      	ldr	r3, [r3, #0]
 80044f6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80044fc:	b2d2      	uxtb	r2, r2
 80044fe:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004504:	1c5a      	adds	r2, r3, #1
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	625a      	str	r2, [r3, #36]	; 0x24

    if ((hi2c->XferSize > 0U))
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800450e:	2b00      	cmp	r3, #0
 8004510:	d00c      	beq.n	800452c <I2C_ITSlaveCplt+0x150>
    {
      hi2c->XferSize--;
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004516:	3b01      	subs	r3, #1
 8004518:	b29a      	uxth	r2, r3
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004522:	b29b      	uxth	r3, r3
 8004524:	3b01      	subs	r3, #1
 8004526:	b29a      	uxth	r2, r3
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	855a      	strh	r2, [r3, #42]	; 0x2a
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004530:	b29b      	uxth	r3, r3
 8004532:	2b00      	cmp	r3, #0
 8004534:	d005      	beq.n	8004542 <I2C_ITSlaveCplt+0x166>
  {
    /* Set ErrorCode corresponding to a Non-Acknowledge */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800453a:	2204      	movs	r2, #4
 800453c:	431a      	orrs	r2, r3
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	645a      	str	r2, [r3, #68]	; 0x44
  }

  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	2242      	movs	r2, #66	; 0x42
 8004546:	2100      	movs	r1, #0
 8004548:	5499      	strb	r1, [r3, r2]
  hi2c->XferISR = NULL;
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	2200      	movs	r2, #0
 800454e:	635a      	str	r2, [r3, #52]	; 0x34

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004554:	2b00      	cmp	r3, #0
 8004556:	d013      	beq.n	8004580 <I2C_ITSlaveCplt+0x1a4>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	0011      	movs	r1, r2
 8004560:	0018      	movs	r0, r3
 8004562:	f000 f8b9 	bl	80046d8 <I2C_ITError>

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	2241      	movs	r2, #65	; 0x41
 800456a:	5c9b      	ldrb	r3, [r3, r2]
 800456c:	b2db      	uxtb	r3, r3
 800456e:	2b28      	cmp	r3, #40	; 0x28
 8004570:	d147      	bne.n	8004602 <I2C_ITSlaveCplt+0x226>
    {
      /* Call I2C Listen complete process */
      I2C_ITListenCplt(hi2c, tmpITFlags);
 8004572:	697a      	ldr	r2, [r7, #20]
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	0011      	movs	r1, r2
 8004578:	0018      	movs	r0, r3
 800457a:	f000 f853 	bl	8004624 <I2C_ITListenCplt>
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 800457e:	e040      	b.n	8004602 <I2C_ITSlaveCplt+0x226>
  else if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004584:	4a26      	ldr	r2, [pc, #152]	; (8004620 <I2C_ITSlaveCplt+0x244>)
 8004586:	4293      	cmp	r3, r2
 8004588:	d016      	beq.n	80045b8 <I2C_ITSlaveCplt+0x1dc>
    I2C_ITSlaveSeqCplt(hi2c);
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	0018      	movs	r0, r3
 800458e:	f7ff febf 	bl	8004310 <I2C_ITSlaveSeqCplt>
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	4a22      	ldr	r2, [pc, #136]	; (8004620 <I2C_ITSlaveCplt+0x244>)
 8004596:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->State = HAL_I2C_STATE_READY;
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	2241      	movs	r2, #65	; 0x41
 800459c:	2120      	movs	r1, #32
 800459e:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_NONE;
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	2200      	movs	r2, #0
 80045a4:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	2240      	movs	r2, #64	; 0x40
 80045aa:	2100      	movs	r1, #0
 80045ac:	5499      	strb	r1, [r3, r2]
    HAL_I2C_ListenCpltCallback(hi2c);
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	0018      	movs	r0, r3
 80045b2:	f7ff fcdd 	bl	8003f70 <HAL_I2C_ListenCpltCallback>
}
 80045b6:	e024      	b.n	8004602 <I2C_ITSlaveCplt+0x226>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	2241      	movs	r2, #65	; 0x41
 80045bc:	5c9b      	ldrb	r3, [r3, r2]
 80045be:	b2db      	uxtb	r3, r3
 80045c0:	2b22      	cmp	r3, #34	; 0x22
 80045c2:	d10f      	bne.n	80045e4 <I2C_ITSlaveCplt+0x208>
    hi2c->State = HAL_I2C_STATE_READY;
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	2241      	movs	r2, #65	; 0x41
 80045c8:	2120      	movs	r1, #32
 80045ca:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_NONE;
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	2200      	movs	r2, #0
 80045d0:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	2240      	movs	r2, #64	; 0x40
 80045d6:	2100      	movs	r1, #0
 80045d8:	5499      	strb	r1, [r3, r2]
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	0018      	movs	r0, r3
 80045de:	f7ff fcaf 	bl	8003f40 <HAL_I2C_SlaveRxCpltCallback>
}
 80045e2:	e00e      	b.n	8004602 <I2C_ITSlaveCplt+0x226>
    hi2c->State = HAL_I2C_STATE_READY;
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	2241      	movs	r2, #65	; 0x41
 80045e8:	2120      	movs	r1, #32
 80045ea:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_NONE;
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	2200      	movs	r2, #0
 80045f0:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	2240      	movs	r2, #64	; 0x40
 80045f6:	2100      	movs	r1, #0
 80045f8:	5499      	strb	r1, [r3, r2]
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	0018      	movs	r0, r3
 80045fe:	f7ff fc97 	bl	8003f30 <HAL_I2C_SlaveTxCpltCallback>
}
 8004602:	46c0      	nop			; (mov r8, r8)
 8004604:	46bd      	mov	sp, r7
 8004606:	b006      	add	sp, #24
 8004608:	bd80      	pop	{r7, pc}
 800460a:	46c0      	nop			; (mov r8, r8)
 800460c:	00008001 	.word	0x00008001
 8004610:	00008002 	.word	0x00008002
 8004614:	fe00e800 	.word	0xfe00e800
 8004618:	ffffbfff 	.word	0xffffbfff
 800461c:	ffff7fff 	.word	0xffff7fff
 8004620:	ffff0000 	.word	0xffff0000

08004624 <I2C_ITListenCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITListenCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8004624:	b580      	push	{r7, lr}
 8004626:	b082      	sub	sp, #8
 8004628:	af00      	add	r7, sp, #0
 800462a:	6078      	str	r0, [r7, #4]
 800462c:	6039      	str	r1, [r7, #0]
  /* Reset handle parameters */
  hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	4a27      	ldr	r2, [pc, #156]	; (80046d0 <I2C_ITListenCplt+0xac>)
 8004632:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2c->PreviousState = I2C_STATE_NONE;
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	2200      	movs	r2, #0
 8004638:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->State = HAL_I2C_STATE_READY;
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	2241      	movs	r2, #65	; 0x41
 800463e:	2120      	movs	r1, #32
 8004640:	5499      	strb	r1, [r3, r2]
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	2242      	movs	r2, #66	; 0x42
 8004646:	2100      	movs	r1, #0
 8004648:	5499      	strb	r1, [r3, r2]
  hi2c->XferISR = NULL;
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	2200      	movs	r2, #0
 800464e:	635a      	str	r2, [r3, #52]	; 0x34

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_RXNE) != RESET)
 8004650:	683b      	ldr	r3, [r7, #0]
 8004652:	089b      	lsrs	r3, r3, #2
 8004654:	001a      	movs	r2, r3
 8004656:	2301      	movs	r3, #1
 8004658:	4013      	ands	r3, r2
 800465a:	d022      	beq.n	80046a2 <I2C_ITListenCplt+0x7e>
  {
    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	681b      	ldr	r3, [r3, #0]
 8004660:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004666:	b2d2      	uxtb	r2, r2
 8004668:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800466e:	1c5a      	adds	r2, r3, #1
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	625a      	str	r2, [r3, #36]	; 0x24

    if ((hi2c->XferSize > 0U))
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004678:	2b00      	cmp	r3, #0
 800467a:	d012      	beq.n	80046a2 <I2C_ITListenCplt+0x7e>
    {
      hi2c->XferSize--;
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004680:	3b01      	subs	r3, #1
 8004682:	b29a      	uxth	r2, r3
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800468c:	b29b      	uxth	r3, r3
 800468e:	3b01      	subs	r3, #1
 8004690:	b29a      	uxth	r2, r3
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	855a      	strh	r2, [r3, #42]	; 0x2a

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800469a:	2204      	movs	r2, #4
 800469c:	431a      	orrs	r2, r3
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	645a      	str	r2, [r3, #68]	; 0x44
    }
  }

  /* Disable all Interrupts*/
  I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 80046a2:	4a0c      	ldr	r2, [pc, #48]	; (80046d4 <I2C_ITListenCplt+0xb0>)
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	0011      	movs	r1, r2
 80046a8:	0018      	movs	r0, r3
 80046aa:	f000 f961 	bl	8004970 <I2C_Disable_IRQ>

  /* Clear NACK Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	681b      	ldr	r3, [r3, #0]
 80046b2:	2210      	movs	r2, #16
 80046b4:	61da      	str	r2, [r3, #28]

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	2240      	movs	r2, #64	; 0x40
 80046ba:	2100      	movs	r1, #0
 80046bc:	5499      	strb	r1, [r3, r2]

  /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
  hi2c->ListenCpltCallback(hi2c);
#else
  HAL_I2C_ListenCpltCallback(hi2c);
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	0018      	movs	r0, r3
 80046c2:	f7ff fc55 	bl	8003f70 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
}
 80046c6:	46c0      	nop			; (mov r8, r8)
 80046c8:	46bd      	mov	sp, r7
 80046ca:	b002      	add	sp, #8
 80046cc:	bd80      	pop	{r7, pc}
 80046ce:	46c0      	nop			; (mov r8, r8)
 80046d0:	ffff0000 	.word	0xffff0000
 80046d4:	00008003 	.word	0x00008003

080046d8 <I2C_ITError>:
  * @param  hi2c I2C handle.
  * @param  ErrorCode Error code to handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c, uint32_t ErrorCode)
{
 80046d8:	b580      	push	{r7, lr}
 80046da:	b084      	sub	sp, #16
 80046dc:	af00      	add	r7, sp, #0
 80046de:	6078      	str	r0, [r7, #4]
 80046e0:	6039      	str	r1, [r7, #0]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 80046e2:	200f      	movs	r0, #15
 80046e4:	183b      	adds	r3, r7, r0
 80046e6:	687a      	ldr	r2, [r7, #4]
 80046e8:	2141      	movs	r1, #65	; 0x41
 80046ea:	5c52      	ldrb	r2, [r2, r1]
 80046ec:	701a      	strb	r2, [r3, #0]
  uint32_t tmppreviousstate;

  /* Reset handle parameters */
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	2242      	movs	r2, #66	; 0x42
 80046f2:	2100      	movs	r1, #0
 80046f4:	5499      	strb	r1, [r3, r2]
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	4a62      	ldr	r2, [pc, #392]	; (8004884 <I2C_ITError+0x1ac>)
 80046fa:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2c->XferCount     = 0U;
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	2200      	movs	r2, #0
 8004700:	855a      	strh	r2, [r3, #42]	; 0x2a

  /* Set new error code */
  hi2c->ErrorCode |= ErrorCode;
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004706:	683b      	ldr	r3, [r7, #0]
 8004708:	431a      	orrs	r2, r3
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	645a      	str	r2, [r3, #68]	; 0x44

  /* Disable Interrupts */
  if ((tmpstate == HAL_I2C_STATE_LISTEN)         ||
 800470e:	183b      	adds	r3, r7, r0
 8004710:	781b      	ldrb	r3, [r3, #0]
 8004712:	2b28      	cmp	r3, #40	; 0x28
 8004714:	d007      	beq.n	8004726 <I2C_ITError+0x4e>
 8004716:	183b      	adds	r3, r7, r0
 8004718:	781b      	ldrb	r3, [r3, #0]
 800471a:	2b29      	cmp	r3, #41	; 0x29
 800471c:	d003      	beq.n	8004726 <I2C_ITError+0x4e>
      (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN) ||
 800471e:	183b      	adds	r3, r7, r0
 8004720:	781b      	ldrb	r3, [r3, #0]
 8004722:	2b2a      	cmp	r3, #42	; 0x2a
 8004724:	d10c      	bne.n	8004740 <I2C_ITError+0x68>
      (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
  {
    /* Disable all interrupts, except interrupts related to LISTEN state */
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	2103      	movs	r1, #3
 800472a:	0018      	movs	r0, r3
 800472c:	f000 f920 	bl	8004970 <I2C_Disable_IRQ>

    /* keep HAL_I2C_STATE_LISTEN if set */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	2241      	movs	r2, #65	; 0x41
 8004734:	2128      	movs	r1, #40	; 0x28
 8004736:	5499      	strb	r1, [r3, r2]
    hi2c->XferISR       = I2C_Slave_ISR_IT;
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	4a53      	ldr	r2, [pc, #332]	; (8004888 <I2C_ITError+0x1b0>)
 800473c:	635a      	str	r2, [r3, #52]	; 0x34
 800473e:	e012      	b.n	8004766 <I2C_ITError+0x8e>
  }
  else
  {
    /* Disable all interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8004740:	4a52      	ldr	r2, [pc, #328]	; (800488c <I2C_ITError+0x1b4>)
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	0011      	movs	r1, r2
 8004746:	0018      	movs	r0, r3
 8004748:	f000 f912 	bl	8004970 <I2C_Disable_IRQ>

    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if (hi2c->State != HAL_I2C_STATE_ABORT)
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	2241      	movs	r2, #65	; 0x41
 8004750:	5c9b      	ldrb	r3, [r3, r2]
 8004752:	b2db      	uxtb	r3, r3
 8004754:	2b60      	cmp	r3, #96	; 0x60
 8004756:	d003      	beq.n	8004760 <I2C_ITError+0x88>
    {
      /* Set HAL_I2C_STATE_READY */
      hi2c->State         = HAL_I2C_STATE_READY;
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	2241      	movs	r2, #65	; 0x41
 800475c:	2120      	movs	r1, #32
 800475e:	5499      	strb	r1, [r3, r2]
    }
    hi2c->XferISR       = NULL;
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	2200      	movs	r2, #0
 8004764:	635a      	str	r2, [r3, #52]	; 0x34
  }

  /* Abort DMA TX transfer if any */
  tmppreviousstate = hi2c->PreviousState;
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800476a:	60bb      	str	r3, [r7, #8]
  if ((hi2c->hdmatx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_TX) || (tmppreviousstate == I2C_STATE_SLAVE_BUSY_TX)))
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004770:	2b00      	cmp	r3, #0
 8004772:	d03b      	beq.n	80047ec <I2C_ITError+0x114>
 8004774:	68bb      	ldr	r3, [r7, #8]
 8004776:	2b11      	cmp	r3, #17
 8004778:	d002      	beq.n	8004780 <I2C_ITError+0xa8>
 800477a:	68bb      	ldr	r3, [r7, #8]
 800477c:	2b21      	cmp	r3, #33	; 0x21
 800477e:	d135      	bne.n	80047ec <I2C_ITError+0x114>
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	681b      	ldr	r3, [r3, #0]
 8004784:	681a      	ldr	r2, [r3, #0]
 8004786:	2380      	movs	r3, #128	; 0x80
 8004788:	01db      	lsls	r3, r3, #7
 800478a:	401a      	ands	r2, r3
 800478c:	2380      	movs	r3, #128	; 0x80
 800478e:	01db      	lsls	r3, r3, #7
 8004790:	429a      	cmp	r2, r3
 8004792:	d107      	bne.n	80047a4 <I2C_ITError+0xcc>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	681b      	ldr	r3, [r3, #0]
 8004798:	681a      	ldr	r2, [r3, #0]
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	681b      	ldr	r3, [r3, #0]
 800479e:	493c      	ldr	r1, [pc, #240]	; (8004890 <I2C_ITError+0x1b8>)
 80047a0:	400a      	ands	r2, r1
 80047a2:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80047a8:	0018      	movs	r0, r3
 80047aa:	f7ff f8ef 	bl	800398c <HAL_DMA_GetState>
 80047ae:	0003      	movs	r3, r0
 80047b0:	2b01      	cmp	r3, #1
 80047b2:	d016      	beq.n	80047e2 <I2C_ITError+0x10a>
    {
      /* Set the I2C DMA Abort callback :
       will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80047b8:	4a36      	ldr	r2, [pc, #216]	; (8004894 <I2C_ITError+0x1bc>)
 80047ba:	639a      	str	r2, [r3, #56]	; 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	2240      	movs	r2, #64	; 0x40
 80047c0:	2100      	movs	r1, #0
 80047c2:	5499      	strb	r1, [r3, r2]

      /* Abort DMA TX */
      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80047c8:	0018      	movs	r0, r3
 80047ca:	f7fe ffc3 	bl	8003754 <HAL_DMA_Abort_IT>
 80047ce:	1e03      	subs	r3, r0, #0
 80047d0:	d051      	beq.n	8004876 <I2C_ITError+0x19e>
      {
        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80047d6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80047dc:	0018      	movs	r0, r3
 80047de:	4790      	blx	r2
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 80047e0:	e049      	b.n	8004876 <I2C_ITError+0x19e>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	0018      	movs	r0, r3
 80047e6:	f000 f859 	bl	800489c <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 80047ea:	e044      	b.n	8004876 <I2C_ITError+0x19e>
    }
  }
  /* Abort DMA RX transfer if any */
  else if ((hi2c->hdmarx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_RX) || (tmppreviousstate == I2C_STATE_SLAVE_BUSY_RX)))
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80047f0:	2b00      	cmp	r3, #0
 80047f2:	d03b      	beq.n	800486c <I2C_ITError+0x194>
 80047f4:	68bb      	ldr	r3, [r7, #8]
 80047f6:	2b12      	cmp	r3, #18
 80047f8:	d002      	beq.n	8004800 <I2C_ITError+0x128>
 80047fa:	68bb      	ldr	r3, [r7, #8]
 80047fc:	2b22      	cmp	r3, #34	; 0x22
 80047fe:	d135      	bne.n	800486c <I2C_ITError+0x194>
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	681b      	ldr	r3, [r3, #0]
 8004804:	681a      	ldr	r2, [r3, #0]
 8004806:	2380      	movs	r3, #128	; 0x80
 8004808:	021b      	lsls	r3, r3, #8
 800480a:	401a      	ands	r2, r3
 800480c:	2380      	movs	r3, #128	; 0x80
 800480e:	021b      	lsls	r3, r3, #8
 8004810:	429a      	cmp	r2, r3
 8004812:	d107      	bne.n	8004824 <I2C_ITError+0x14c>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	681b      	ldr	r3, [r3, #0]
 8004818:	681a      	ldr	r2, [r3, #0]
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	681b      	ldr	r3, [r3, #0]
 800481e:	491e      	ldr	r1, [pc, #120]	; (8004898 <I2C_ITError+0x1c0>)
 8004820:	400a      	ands	r2, r1
 8004822:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004828:	0018      	movs	r0, r3
 800482a:	f7ff f8af 	bl	800398c <HAL_DMA_GetState>
 800482e:	0003      	movs	r3, r0
 8004830:	2b01      	cmp	r3, #1
 8004832:	d016      	beq.n	8004862 <I2C_ITError+0x18a>
    {
      /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004838:	4a16      	ldr	r2, [pc, #88]	; (8004894 <I2C_ITError+0x1bc>)
 800483a:	639a      	str	r2, [r3, #56]	; 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	2240      	movs	r2, #64	; 0x40
 8004840:	2100      	movs	r1, #0
 8004842:	5499      	strb	r1, [r3, r2]

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004848:	0018      	movs	r0, r3
 800484a:	f7fe ff83 	bl	8003754 <HAL_DMA_Abort_IT>
 800484e:	1e03      	subs	r3, r0, #0
 8004850:	d013      	beq.n	800487a <I2C_ITError+0x1a2>
      {
        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004856:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800485c:	0018      	movs	r0, r3
 800485e:	4790      	blx	r2
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8004860:	e00b      	b.n	800487a <I2C_ITError+0x1a2>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	0018      	movs	r0, r3
 8004866:	f000 f819 	bl	800489c <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800486a:	e006      	b.n	800487a <I2C_ITError+0x1a2>
    }
  }
  else
  {
    I2C_TreatErrorCallback(hi2c);
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	0018      	movs	r0, r3
 8004870:	f000 f814 	bl	800489c <I2C_TreatErrorCallback>
  }
}
 8004874:	e002      	b.n	800487c <I2C_ITError+0x1a4>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8004876:	46c0      	nop			; (mov r8, r8)
 8004878:	e000      	b.n	800487c <I2C_ITError+0x1a4>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800487a:	46c0      	nop			; (mov r8, r8)
}
 800487c:	46c0      	nop			; (mov r8, r8)
 800487e:	46bd      	mov	sp, r7
 8004880:	b004      	add	sp, #16
 8004882:	bd80      	pop	{r7, pc}
 8004884:	ffff0000 	.word	0xffff0000
 8004888:	08003fa1 	.word	0x08003fa1
 800488c:	00008003 	.word	0x00008003
 8004890:	ffffbfff 	.word	0xffffbfff
 8004894:	08004933 	.word	0x08004933
 8004898:	ffff7fff 	.word	0xffff7fff

0800489c <I2C_TreatErrorCallback>:
  * @brief  I2C Error callback treatment.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_TreatErrorCallback(I2C_HandleTypeDef *hi2c)
{
 800489c:	b580      	push	{r7, lr}
 800489e:	b082      	sub	sp, #8
 80048a0:	af00      	add	r7, sp, #0
 80048a2:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	2241      	movs	r2, #65	; 0x41
 80048a8:	5c9b      	ldrb	r3, [r3, r2]
 80048aa:	b2db      	uxtb	r3, r3
 80048ac:	2b60      	cmp	r3, #96	; 0x60
 80048ae:	d10f      	bne.n	80048d0 <I2C_TreatErrorCallback+0x34>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	2241      	movs	r2, #65	; 0x41
 80048b4:	2120      	movs	r1, #32
 80048b6:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_NONE;
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	2200      	movs	r2, #0
 80048bc:	631a      	str	r2, [r3, #48]	; 0x30

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	2240      	movs	r2, #64	; 0x40
 80048c2:	2100      	movs	r1, #0
 80048c4:	5499      	strb	r1, [r3, r2]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	0018      	movs	r0, r3
 80048ca:	f7ff fb61 	bl	8003f90 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 80048ce:	e00a      	b.n	80048e6 <I2C_TreatErrorCallback+0x4a>
    hi2c->PreviousState = I2C_STATE_NONE;
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	2200      	movs	r2, #0
 80048d4:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	2240      	movs	r2, #64	; 0x40
 80048da:	2100      	movs	r1, #0
 80048dc:	5499      	strb	r1, [r3, r2]
    HAL_I2C_ErrorCallback(hi2c);
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	0018      	movs	r0, r3
 80048e2:	f7ff fb4d 	bl	8003f80 <HAL_I2C_ErrorCallback>
}
 80048e6:	46c0      	nop			; (mov r8, r8)
 80048e8:	46bd      	mov	sp, r7
 80048ea:	b002      	add	sp, #8
 80048ec:	bd80      	pop	{r7, pc}

080048ee <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 80048ee:	b580      	push	{r7, lr}
 80048f0:	b082      	sub	sp, #8
 80048f2:	af00      	add	r7, sp, #0
 80048f4:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	681b      	ldr	r3, [r3, #0]
 80048fa:	699b      	ldr	r3, [r3, #24]
 80048fc:	2202      	movs	r2, #2
 80048fe:	4013      	ands	r3, r2
 8004900:	2b02      	cmp	r3, #2
 8004902:	d103      	bne.n	800490c <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	681b      	ldr	r3, [r3, #0]
 8004908:	2200      	movs	r2, #0
 800490a:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	681b      	ldr	r3, [r3, #0]
 8004910:	699b      	ldr	r3, [r3, #24]
 8004912:	2201      	movs	r2, #1
 8004914:	4013      	ands	r3, r2
 8004916:	2b01      	cmp	r3, #1
 8004918:	d007      	beq.n	800492a <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	681b      	ldr	r3, [r3, #0]
 800491e:	699a      	ldr	r2, [r3, #24]
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	681b      	ldr	r3, [r3, #0]
 8004924:	2101      	movs	r1, #1
 8004926:	430a      	orrs	r2, r1
 8004928:	619a      	str	r2, [r3, #24]
  }
}
 800492a:	46c0      	nop			; (mov r8, r8)
 800492c:	46bd      	mov	sp, r7
 800492e:	b002      	add	sp, #8
 8004930:	bd80      	pop	{r7, pc}

08004932 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8004932:	b580      	push	{r7, lr}
 8004934:	b084      	sub	sp, #16
 8004936:	af00      	add	r7, sp, #0
 8004938:	6078      	str	r0, [r7, #4]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800493e:	60fb      	str	r3, [r7, #12]

  /* Reset AbortCpltCallback */
  if (hi2c->hdmatx != NULL)
 8004940:	68fb      	ldr	r3, [r7, #12]
 8004942:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004944:	2b00      	cmp	r3, #0
 8004946:	d003      	beq.n	8004950 <I2C_DMAAbort+0x1e>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8004948:	68fb      	ldr	r3, [r7, #12]
 800494a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800494c:	2200      	movs	r2, #0
 800494e:	639a      	str	r2, [r3, #56]	; 0x38
  }
  if (hi2c->hdmarx != NULL)
 8004950:	68fb      	ldr	r3, [r7, #12]
 8004952:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004954:	2b00      	cmp	r3, #0
 8004956:	d003      	beq.n	8004960 <I2C_DMAAbort+0x2e>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8004958:	68fb      	ldr	r3, [r7, #12]
 800495a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800495c:	2200      	movs	r2, #0
 800495e:	639a      	str	r2, [r3, #56]	; 0x38
  }

  I2C_TreatErrorCallback(hi2c);
 8004960:	68fb      	ldr	r3, [r7, #12]
 8004962:	0018      	movs	r0, r3
 8004964:	f7ff ff9a 	bl	800489c <I2C_TreatErrorCallback>
}
 8004968:	46c0      	nop			; (mov r8, r8)
 800496a:	46bd      	mov	sp, r7
 800496c:	b004      	add	sp, #16
 800496e:	bd80      	pop	{r7, pc}

08004970 <I2C_Disable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Disable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 8004970:	b580      	push	{r7, lr}
 8004972:	b084      	sub	sp, #16
 8004974:	af00      	add	r7, sp, #0
 8004976:	6078      	str	r0, [r7, #4]
 8004978:	000a      	movs	r2, r1
 800497a:	1cbb      	adds	r3, r7, #2
 800497c:	801a      	strh	r2, [r3, #0]
  uint32_t tmpisr = 0U;
 800497e:	2300      	movs	r3, #0
 8004980:	60fb      	str	r3, [r7, #12]

  if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 8004982:	1cbb      	adds	r3, r7, #2
 8004984:	881b      	ldrh	r3, [r3, #0]
 8004986:	2201      	movs	r2, #1
 8004988:	4013      	ands	r3, r2
 800498a:	d010      	beq.n	80049ae <I2C_Disable_IRQ+0x3e>
  {
    /* Disable TC and TXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_TXI;
 800498c:	68fb      	ldr	r3, [r7, #12]
 800498e:	2242      	movs	r2, #66	; 0x42
 8004990:	4313      	orrs	r3, r2
 8004992:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	2241      	movs	r2, #65	; 0x41
 8004998:	5c9b      	ldrb	r3, [r3, r2]
 800499a:	b2db      	uxtb	r3, r3
 800499c:	001a      	movs	r2, r3
 800499e:	2328      	movs	r3, #40	; 0x28
 80049a0:	4013      	ands	r3, r2
 80049a2:	2b28      	cmp	r3, #40	; 0x28
 80049a4:	d003      	beq.n	80049ae <I2C_Disable_IRQ+0x3e>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 80049a6:	68fb      	ldr	r3, [r7, #12]
 80049a8:	22b0      	movs	r2, #176	; 0xb0
 80049aa:	4313      	orrs	r3, r2
 80049ac:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 80049ae:	1cbb      	adds	r3, r7, #2
 80049b0:	881b      	ldrh	r3, [r3, #0]
 80049b2:	2202      	movs	r2, #2
 80049b4:	4013      	ands	r3, r2
 80049b6:	d010      	beq.n	80049da <I2C_Disable_IRQ+0x6a>
  {
    /* Disable TC and RXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_RXI;
 80049b8:	68fb      	ldr	r3, [r7, #12]
 80049ba:	2244      	movs	r2, #68	; 0x44
 80049bc:	4313      	orrs	r3, r2
 80049be:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	2241      	movs	r2, #65	; 0x41
 80049c4:	5c9b      	ldrb	r3, [r3, r2]
 80049c6:	b2db      	uxtb	r3, r3
 80049c8:	001a      	movs	r2, r3
 80049ca:	2328      	movs	r3, #40	; 0x28
 80049cc:	4013      	ands	r3, r2
 80049ce:	2b28      	cmp	r3, #40	; 0x28
 80049d0:	d003      	beq.n	80049da <I2C_Disable_IRQ+0x6a>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 80049d2:	68fb      	ldr	r3, [r7, #12]
 80049d4:	22b0      	movs	r2, #176	; 0xb0
 80049d6:	4313      	orrs	r3, r2
 80049d8:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 80049da:	1cbb      	adds	r3, r7, #2
 80049dc:	2200      	movs	r2, #0
 80049de:	5e9b      	ldrsh	r3, [r3, r2]
 80049e0:	2b00      	cmp	r3, #0
 80049e2:	da03      	bge.n	80049ec <I2C_Disable_IRQ+0x7c>
  {
    /* Disable ADDR, NACK and STOP interrupts */
    tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 80049e4:	68fb      	ldr	r3, [r7, #12]
 80049e6:	22b8      	movs	r2, #184	; 0xb8
 80049e8:	4313      	orrs	r3, r2
 80049ea:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_ERROR_IT)
 80049ec:	1cbb      	adds	r3, r7, #2
 80049ee:	881b      	ldrh	r3, [r3, #0]
 80049f0:	2b10      	cmp	r3, #16
 80049f2:	d103      	bne.n	80049fc <I2C_Disable_IRQ+0x8c>
  {
    /* Enable ERR and NACK interrupts */
    tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 80049f4:	68fb      	ldr	r3, [r7, #12]
 80049f6:	2290      	movs	r2, #144	; 0x90
 80049f8:	4313      	orrs	r3, r2
 80049fa:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_CPLT_IT)
 80049fc:	1cbb      	adds	r3, r7, #2
 80049fe:	881b      	ldrh	r3, [r3, #0]
 8004a00:	2b20      	cmp	r3, #32
 8004a02:	d103      	bne.n	8004a0c <I2C_Disable_IRQ+0x9c>
  {
    /* Enable STOP interrupts */
    tmpisr |= I2C_IT_STOPI;
 8004a04:	68fb      	ldr	r3, [r7, #12]
 8004a06:	2220      	movs	r2, #32
 8004a08:	4313      	orrs	r3, r2
 8004a0a:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_RELOAD_IT)
 8004a0c:	1cbb      	adds	r3, r7, #2
 8004a0e:	881b      	ldrh	r3, [r3, #0]
 8004a10:	2b40      	cmp	r3, #64	; 0x40
 8004a12:	d103      	bne.n	8004a1c <I2C_Disable_IRQ+0xac>
  {
    /* Enable TC interrupts */
    tmpisr |= I2C_IT_TCI;
 8004a14:	68fb      	ldr	r3, [r7, #12]
 8004a16:	2240      	movs	r2, #64	; 0x40
 8004a18:	4313      	orrs	r3, r2
 8004a1a:	60fb      	str	r3, [r7, #12]
  }

  /* Disable interrupts only at the end */
  /* to avoid a breaking situation like at "t" time */
  /* all disable interrupts request are not done */
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	681b      	ldr	r3, [r3, #0]
 8004a20:	681a      	ldr	r2, [r3, #0]
 8004a22:	68fb      	ldr	r3, [r7, #12]
 8004a24:	43d9      	mvns	r1, r3
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	681b      	ldr	r3, [r3, #0]
 8004a2a:	400a      	ands	r2, r1
 8004a2c:	601a      	str	r2, [r3, #0]
}
 8004a2e:	46c0      	nop			; (mov r8, r8)
 8004a30:	46bd      	mov	sp, r7
 8004a32:	b004      	add	sp, #16
 8004a34:	bd80      	pop	{r7, pc}
	...

08004a38 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8004a38:	b580      	push	{r7, lr}
 8004a3a:	b082      	sub	sp, #8
 8004a3c:	af00      	add	r7, sp, #0
 8004a3e:	6078      	str	r0, [r7, #4]
 8004a40:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	2241      	movs	r2, #65	; 0x41
 8004a46:	5c9b      	ldrb	r3, [r3, r2]
 8004a48:	b2db      	uxtb	r3, r3
 8004a4a:	2b20      	cmp	r3, #32
 8004a4c:	d138      	bne.n	8004ac0 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	2240      	movs	r2, #64	; 0x40
 8004a52:	5c9b      	ldrb	r3, [r3, r2]
 8004a54:	2b01      	cmp	r3, #1
 8004a56:	d101      	bne.n	8004a5c <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8004a58:	2302      	movs	r3, #2
 8004a5a:	e032      	b.n	8004ac2 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	2240      	movs	r2, #64	; 0x40
 8004a60:	2101      	movs	r1, #1
 8004a62:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	2241      	movs	r2, #65	; 0x41
 8004a68:	2124      	movs	r1, #36	; 0x24
 8004a6a:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	681b      	ldr	r3, [r3, #0]
 8004a70:	681a      	ldr	r2, [r3, #0]
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	681b      	ldr	r3, [r3, #0]
 8004a76:	2101      	movs	r1, #1
 8004a78:	438a      	bics	r2, r1
 8004a7a:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	681b      	ldr	r3, [r3, #0]
 8004a80:	681a      	ldr	r2, [r3, #0]
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	681b      	ldr	r3, [r3, #0]
 8004a86:	4911      	ldr	r1, [pc, #68]	; (8004acc <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 8004a88:	400a      	ands	r2, r1
 8004a8a:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	681b      	ldr	r3, [r3, #0]
 8004a90:	6819      	ldr	r1, [r3, #0]
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	681b      	ldr	r3, [r3, #0]
 8004a96:	683a      	ldr	r2, [r7, #0]
 8004a98:	430a      	orrs	r2, r1
 8004a9a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	681b      	ldr	r3, [r3, #0]
 8004aa0:	681a      	ldr	r2, [r3, #0]
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	681b      	ldr	r3, [r3, #0]
 8004aa6:	2101      	movs	r1, #1
 8004aa8:	430a      	orrs	r2, r1
 8004aaa:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	2241      	movs	r2, #65	; 0x41
 8004ab0:	2120      	movs	r1, #32
 8004ab2:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	2240      	movs	r2, #64	; 0x40
 8004ab8:	2100      	movs	r1, #0
 8004aba:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8004abc:	2300      	movs	r3, #0
 8004abe:	e000      	b.n	8004ac2 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8004ac0:	2302      	movs	r3, #2
  }
}
 8004ac2:	0018      	movs	r0, r3
 8004ac4:	46bd      	mov	sp, r7
 8004ac6:	b002      	add	sp, #8
 8004ac8:	bd80      	pop	{r7, pc}
 8004aca:	46c0      	nop			; (mov r8, r8)
 8004acc:	ffffefff 	.word	0xffffefff

08004ad0 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8004ad0:	b580      	push	{r7, lr}
 8004ad2:	b084      	sub	sp, #16
 8004ad4:	af00      	add	r7, sp, #0
 8004ad6:	6078      	str	r0, [r7, #4]
 8004ad8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	2241      	movs	r2, #65	; 0x41
 8004ade:	5c9b      	ldrb	r3, [r3, r2]
 8004ae0:	b2db      	uxtb	r3, r3
 8004ae2:	2b20      	cmp	r3, #32
 8004ae4:	d139      	bne.n	8004b5a <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	2240      	movs	r2, #64	; 0x40
 8004aea:	5c9b      	ldrb	r3, [r3, r2]
 8004aec:	2b01      	cmp	r3, #1
 8004aee:	d101      	bne.n	8004af4 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8004af0:	2302      	movs	r3, #2
 8004af2:	e033      	b.n	8004b5c <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	2240      	movs	r2, #64	; 0x40
 8004af8:	2101      	movs	r1, #1
 8004afa:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	2241      	movs	r2, #65	; 0x41
 8004b00:	2124      	movs	r1, #36	; 0x24
 8004b02:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	681b      	ldr	r3, [r3, #0]
 8004b08:	681a      	ldr	r2, [r3, #0]
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	681b      	ldr	r3, [r3, #0]
 8004b0e:	2101      	movs	r1, #1
 8004b10:	438a      	bics	r2, r1
 8004b12:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	681b      	ldr	r3, [r3, #0]
 8004b18:	681b      	ldr	r3, [r3, #0]
 8004b1a:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8004b1c:	68fb      	ldr	r3, [r7, #12]
 8004b1e:	4a11      	ldr	r2, [pc, #68]	; (8004b64 <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 8004b20:	4013      	ands	r3, r2
 8004b22:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8004b24:	683b      	ldr	r3, [r7, #0]
 8004b26:	021b      	lsls	r3, r3, #8
 8004b28:	68fa      	ldr	r2, [r7, #12]
 8004b2a:	4313      	orrs	r3, r2
 8004b2c:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	681b      	ldr	r3, [r3, #0]
 8004b32:	68fa      	ldr	r2, [r7, #12]
 8004b34:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	681b      	ldr	r3, [r3, #0]
 8004b3a:	681a      	ldr	r2, [r3, #0]
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	681b      	ldr	r3, [r3, #0]
 8004b40:	2101      	movs	r1, #1
 8004b42:	430a      	orrs	r2, r1
 8004b44:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	2241      	movs	r2, #65	; 0x41
 8004b4a:	2120      	movs	r1, #32
 8004b4c:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	2240      	movs	r2, #64	; 0x40
 8004b52:	2100      	movs	r1, #0
 8004b54:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8004b56:	2300      	movs	r3, #0
 8004b58:	e000      	b.n	8004b5c <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8004b5a:	2302      	movs	r3, #2
  }
}
 8004b5c:	0018      	movs	r0, r3
 8004b5e:	46bd      	mov	sp, r7
 8004b60:	b004      	add	sp, #16
 8004b62:	bd80      	pop	{r7, pc}
 8004b64:	fffff0ff 	.word	0xfffff0ff

08004b68 <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 8004b68:	b580      	push	{r7, lr}
 8004b6a:	b088      	sub	sp, #32
 8004b6c:	af00      	add	r7, sp, #0
 8004b6e:	6078      	str	r0, [r7, #4]
  uint32_t packetlength;
  uint32_t tmp;
  uint32_t i2sclk;

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	2b00      	cmp	r3, #0
 8004b74:	d101      	bne.n	8004b7a <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 8004b76:	2301      	movs	r3, #1
 8004b78:	e0e5      	b.n	8004d46 <HAL_I2S_Init+0x1de>
  assert_param(IS_I2S_DATA_FORMAT(hi2s->Init.DataFormat));
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	2235      	movs	r2, #53	; 0x35
 8004b7e:	5c9b      	ldrb	r3, [r3, r2]
 8004b80:	b2db      	uxtb	r3, r3
 8004b82:	2b00      	cmp	r3, #0
 8004b84:	d107      	bne.n	8004b96 <HAL_I2S_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	2234      	movs	r2, #52	; 0x34
 8004b8a:	2100      	movs	r1, #0
 8004b8c:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	0018      	movs	r0, r3
 8004b92:	f7fd fd7b 	bl	800268c <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	2235      	movs	r2, #53	; 0x35
 8004b9a:	2102      	movs	r1, #2
 8004b9c:	5499      	strb	r1, [r3, r2]

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	681b      	ldr	r3, [r3, #0]
 8004ba2:	69da      	ldr	r2, [r3, #28]
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	681b      	ldr	r3, [r3, #0]
 8004ba8:	4969      	ldr	r1, [pc, #420]	; (8004d50 <HAL_I2S_Init+0x1e8>)
 8004baa:	400a      	ands	r2, r1
 8004bac:	61da      	str	r2, [r3, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	681b      	ldr	r3, [r3, #0]
 8004bb2:	2202      	movs	r2, #2
 8004bb4:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	695b      	ldr	r3, [r3, #20]
 8004bba:	2b02      	cmp	r3, #2
 8004bbc:	d100      	bne.n	8004bc0 <HAL_I2S_Init+0x58>
 8004bbe:	e076      	b.n	8004cae <HAL_I2S_Init+0x146>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	68db      	ldr	r3, [r3, #12]
 8004bc4:	2b00      	cmp	r3, #0
 8004bc6:	d102      	bne.n	8004bce <HAL_I2S_Init+0x66>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 8004bc8:	2310      	movs	r3, #16
 8004bca:	617b      	str	r3, [r7, #20]
 8004bcc:	e001      	b.n	8004bd2 <HAL_I2S_Init+0x6a>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 8004bce:	2320      	movs	r3, #32
 8004bd0:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	689b      	ldr	r3, [r3, #8]
 8004bd6:	2b20      	cmp	r3, #32
 8004bd8:	d802      	bhi.n	8004be0 <HAL_I2S_Init+0x78>
    {
      /* In I2S standard packet length is multiplied by 2 */
      packetlength = packetlength * 2U;
 8004bda:	697b      	ldr	r3, [r7, #20]
 8004bdc:	005b      	lsls	r3, r3, #1
 8004bde:	617b      	str	r3, [r7, #20]
      /* Get the source clock value: based on System Clock value */
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S2);
    }
#else
    /* Get the source clock value: based on System Clock value */
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S1);
 8004be0:	2380      	movs	r3, #128	; 0x80
 8004be2:	011b      	lsls	r3, r3, #4
 8004be4:	0018      	movs	r0, r3
 8004be6:	f001 f865 	bl	8005cb4 <HAL_RCCEx_GetPeriphCLKFreq>
 8004bea:	0003      	movs	r3, r0
 8004bec:	60fb      	str	r3, [r7, #12]
#endif
    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	691a      	ldr	r2, [r3, #16]
 8004bf2:	2380      	movs	r3, #128	; 0x80
 8004bf4:	009b      	lsls	r3, r3, #2
 8004bf6:	429a      	cmp	r2, r3
 8004bf8:	d131      	bne.n	8004c5e <HAL_I2S_Init+0xf6>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	68db      	ldr	r3, [r3, #12]
 8004bfe:	2b00      	cmp	r3, #0
 8004c00:	d016      	beq.n	8004c30 <HAL_I2S_Init+0xc8>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8004c02:	697b      	ldr	r3, [r7, #20]
 8004c04:	009b      	lsls	r3, r3, #2
 8004c06:	0019      	movs	r1, r3
 8004c08:	68f8      	ldr	r0, [r7, #12]
 8004c0a:	f7fb fa7b 	bl	8000104 <__udivsi3>
 8004c0e:	0003      	movs	r3, r0
 8004c10:	001a      	movs	r2, r3
 8004c12:	0013      	movs	r3, r2
 8004c14:	009b      	lsls	r3, r3, #2
 8004c16:	189b      	adds	r3, r3, r2
 8004c18:	005b      	lsls	r3, r3, #1
 8004c1a:	001a      	movs	r2, r3
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	695b      	ldr	r3, [r3, #20]
 8004c20:	0019      	movs	r1, r3
 8004c22:	0010      	movs	r0, r2
 8004c24:	f7fb fa6e 	bl	8000104 <__udivsi3>
 8004c28:	0003      	movs	r3, r0
 8004c2a:	3305      	adds	r3, #5
 8004c2c:	613b      	str	r3, [r7, #16]
 8004c2e:	e02a      	b.n	8004c86 <HAL_I2S_Init+0x11e>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8004c30:	697b      	ldr	r3, [r7, #20]
 8004c32:	00db      	lsls	r3, r3, #3
 8004c34:	0019      	movs	r1, r3
 8004c36:	68f8      	ldr	r0, [r7, #12]
 8004c38:	f7fb fa64 	bl	8000104 <__udivsi3>
 8004c3c:	0003      	movs	r3, r0
 8004c3e:	001a      	movs	r2, r3
 8004c40:	0013      	movs	r3, r2
 8004c42:	009b      	lsls	r3, r3, #2
 8004c44:	189b      	adds	r3, r3, r2
 8004c46:	005b      	lsls	r3, r3, #1
 8004c48:	001a      	movs	r2, r3
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	695b      	ldr	r3, [r3, #20]
 8004c4e:	0019      	movs	r1, r3
 8004c50:	0010      	movs	r0, r2
 8004c52:	f7fb fa57 	bl	8000104 <__udivsi3>
 8004c56:	0003      	movs	r3, r0
 8004c58:	3305      	adds	r3, #5
 8004c5a:	613b      	str	r3, [r7, #16]
 8004c5c:	e013      	b.n	8004c86 <HAL_I2S_Init+0x11e>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8004c5e:	6979      	ldr	r1, [r7, #20]
 8004c60:	68f8      	ldr	r0, [r7, #12]
 8004c62:	f7fb fa4f 	bl	8000104 <__udivsi3>
 8004c66:	0003      	movs	r3, r0
 8004c68:	001a      	movs	r2, r3
 8004c6a:	0013      	movs	r3, r2
 8004c6c:	009b      	lsls	r3, r3, #2
 8004c6e:	189b      	adds	r3, r3, r2
 8004c70:	005b      	lsls	r3, r3, #1
 8004c72:	001a      	movs	r2, r3
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	695b      	ldr	r3, [r3, #20]
 8004c78:	0019      	movs	r1, r3
 8004c7a:	0010      	movs	r0, r2
 8004c7c:	f7fb fa42 	bl	8000104 <__udivsi3>
 8004c80:	0003      	movs	r3, r0
 8004c82:	3305      	adds	r3, #5
 8004c84:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 8004c86:	693b      	ldr	r3, [r7, #16]
 8004c88:	210a      	movs	r1, #10
 8004c8a:	0018      	movs	r0, r3
 8004c8c:	f7fb fa3a 	bl	8000104 <__udivsi3>
 8004c90:	0003      	movs	r3, r0
 8004c92:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 8004c94:	693b      	ldr	r3, [r7, #16]
 8004c96:	2201      	movs	r2, #1
 8004c98:	4013      	ands	r3, r2
 8004c9a:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 8004c9c:	693a      	ldr	r2, [r7, #16]
 8004c9e:	69bb      	ldr	r3, [r7, #24]
 8004ca0:	1ad3      	subs	r3, r2, r3
 8004ca2:	085b      	lsrs	r3, r3, #1
 8004ca4:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 8004ca6:	69bb      	ldr	r3, [r7, #24]
 8004ca8:	021b      	lsls	r3, r3, #8
 8004caa:	61bb      	str	r3, [r7, #24]
 8004cac:	e003      	b.n	8004cb6 <HAL_I2S_Init+0x14e>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 8004cae:	2302      	movs	r3, #2
 8004cb0:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 8004cb2:	2300      	movs	r3, #0
 8004cb4:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 8004cb6:	69fb      	ldr	r3, [r7, #28]
 8004cb8:	2b01      	cmp	r3, #1
 8004cba:	d902      	bls.n	8004cc2 <HAL_I2S_Init+0x15a>
 8004cbc:	69fb      	ldr	r3, [r7, #28]
 8004cbe:	2bff      	cmp	r3, #255	; 0xff
 8004cc0:	d907      	bls.n	8004cd2 <HAL_I2S_Init+0x16a>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004cc6:	2210      	movs	r2, #16
 8004cc8:	431a      	orrs	r2, r3
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	639a      	str	r2, [r3, #56]	; 0x38
    return  HAL_ERROR;
 8004cce:	2301      	movs	r3, #1
 8004cd0:	e039      	b.n	8004d46 <HAL_I2S_Init+0x1de>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	691a      	ldr	r2, [r3, #16]
 8004cd6:	69bb      	ldr	r3, [r7, #24]
 8004cd8:	431a      	orrs	r2, r3
 8004cda:	0011      	movs	r1, r2
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	681b      	ldr	r3, [r3, #0]
 8004ce0:	69fa      	ldr	r2, [r7, #28]
 8004ce2:	430a      	orrs	r2, r1
 8004ce4:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	681b      	ldr	r3, [r3, #0]
 8004cea:	69db      	ldr	r3, [r3, #28]
 8004cec:	4a18      	ldr	r2, [pc, #96]	; (8004d50 <HAL_I2S_Init+0x1e8>)
 8004cee:	401a      	ands	r2, r3
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	6859      	ldr	r1, [r3, #4]
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	689b      	ldr	r3, [r3, #8]
 8004cf8:	4319      	orrs	r1, r3
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	68db      	ldr	r3, [r3, #12]
 8004cfe:	4319      	orrs	r1, r3
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	699b      	ldr	r3, [r3, #24]
 8004d04:	430b      	orrs	r3, r1
 8004d06:	431a      	orrs	r2, r3
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	681b      	ldr	r3, [r3, #0]
 8004d0c:	2180      	movs	r1, #128	; 0x80
 8004d0e:	0109      	lsls	r1, r1, #4
 8004d10:	430a      	orrs	r2, r1
 8004d12:	61da      	str	r2, [r3, #28]
             (SPI_I2SCFGR_I2SMOD | hi2s->Init.Mode | \
              hi2s->Init.Standard | hi2s->Init.DataFormat | \
              hi2s->Init.CPOL));

#if defined(SPI_I2SCFGR_ASTRTEN)
  if ((hi2s->Init.Standard == I2S_STANDARD_PCM_SHORT) || ((hi2s->Init.Standard == I2S_STANDARD_PCM_LONG)))
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	689b      	ldr	r3, [r3, #8]
 8004d18:	2b30      	cmp	r3, #48	; 0x30
 8004d1a:	d003      	beq.n	8004d24 <HAL_I2S_Init+0x1bc>
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	689b      	ldr	r3, [r3, #8]
 8004d20:	2bb0      	cmp	r3, #176	; 0xb0
 8004d22:	d108      	bne.n	8004d36 <HAL_I2S_Init+0x1ce>
  {
    /* Write to SPIx I2SCFGR */
    SET_BIT(hi2s->Instance->I2SCFGR, SPI_I2SCFGR_ASTRTEN);
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	681b      	ldr	r3, [r3, #0]
 8004d28:	69da      	ldr	r2, [r3, #28]
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	681b      	ldr	r3, [r3, #0]
 8004d2e:	2180      	movs	r1, #128	; 0x80
 8004d30:	0149      	lsls	r1, r1, #5
 8004d32:	430a      	orrs	r2, r1
 8004d34:	61da      	str	r2, [r3, #28]
  }
#endif /* SPI_I2SCFGR_ASTRTEN */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	2200      	movs	r2, #0
 8004d3a:	639a      	str	r2, [r3, #56]	; 0x38
  hi2s->State     = HAL_I2S_STATE_READY;
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	2235      	movs	r2, #53	; 0x35
 8004d40:	2101      	movs	r1, #1
 8004d42:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004d44:	2300      	movs	r3, #0
}
 8004d46:	0018      	movs	r0, r3
 8004d48:	46bd      	mov	sp, r7
 8004d4a:	b008      	add	sp, #32
 8004d4c:	bd80      	pop	{r7, pc}
 8004d4e:	46c0      	nop			; (mov r8, r8)
 8004d50:	fffff040 	.word	0xfffff040

08004d54 <HAL_I2S_IRQHandler>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
void HAL_I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8004d54:	b580      	push	{r7, lr}
 8004d56:	b084      	sub	sp, #16
 8004d58:	af00      	add	r7, sp, #0
 8004d5a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hi2s->Instance->CR2;
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	681b      	ldr	r3, [r3, #0]
 8004d60:	685b      	ldr	r3, [r3, #4]
 8004d62:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = hi2s->Instance->SR;
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	681b      	ldr	r3, [r3, #0]
 8004d68:	689b      	ldr	r3, [r3, #8]
 8004d6a:	60bb      	str	r3, [r7, #8]

  /* I2S in mode Receiver ------------------------------------------------*/
  if ((I2S_CHECK_FLAG(itflag, I2S_FLAG_OVR) == RESET) &&
 8004d6c:	68bb      	ldr	r3, [r7, #8]
 8004d6e:	099b      	lsrs	r3, r3, #6
 8004d70:	001a      	movs	r2, r3
 8004d72:	2301      	movs	r3, #1
 8004d74:	4013      	ands	r3, r2
 8004d76:	d10e      	bne.n	8004d96 <HAL_I2S_IRQHandler+0x42>
      (I2S_CHECK_FLAG(itflag, I2S_FLAG_RXNE) != RESET) && (I2S_CHECK_IT_SOURCE(itsource, I2S_IT_RXNE) != RESET))
 8004d78:	68bb      	ldr	r3, [r7, #8]
 8004d7a:	2201      	movs	r2, #1
 8004d7c:	4013      	ands	r3, r2
  if ((I2S_CHECK_FLAG(itflag, I2S_FLAG_OVR) == RESET) &&
 8004d7e:	d00a      	beq.n	8004d96 <HAL_I2S_IRQHandler+0x42>
      (I2S_CHECK_FLAG(itflag, I2S_FLAG_RXNE) != RESET) && (I2S_CHECK_IT_SOURCE(itsource, I2S_IT_RXNE) != RESET))
 8004d80:	68fb      	ldr	r3, [r7, #12]
 8004d82:	099b      	lsrs	r3, r3, #6
 8004d84:	001a      	movs	r2, r3
 8004d86:	2301      	movs	r3, #1
 8004d88:	4013      	ands	r3, r2
 8004d8a:	d004      	beq.n	8004d96 <HAL_I2S_IRQHandler+0x42>
  {
    I2S_Receive_IT(hi2s);
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	0018      	movs	r0, r3
 8004d90:	f000 f892 	bl	8004eb8 <I2S_Receive_IT>
    return;
 8004d94:	e046      	b.n	8004e24 <HAL_I2S_IRQHandler+0xd0>
  }

  /* I2S in mode Tramitter -----------------------------------------------*/
  if ((I2S_CHECK_FLAG(itflag, I2S_FLAG_TXE) != RESET) && (I2S_CHECK_IT_SOURCE(itsource, I2S_IT_TXE) != RESET))
 8004d96:	68bb      	ldr	r3, [r7, #8]
 8004d98:	085b      	lsrs	r3, r3, #1
 8004d9a:	001a      	movs	r2, r3
 8004d9c:	2301      	movs	r3, #1
 8004d9e:	4013      	ands	r3, r2
 8004da0:	d00a      	beq.n	8004db8 <HAL_I2S_IRQHandler+0x64>
 8004da2:	68fb      	ldr	r3, [r7, #12]
 8004da4:	09db      	lsrs	r3, r3, #7
 8004da6:	001a      	movs	r2, r3
 8004da8:	2301      	movs	r3, #1
 8004daa:	4013      	ands	r3, r2
 8004dac:	d004      	beq.n	8004db8 <HAL_I2S_IRQHandler+0x64>
  {
    I2S_Transmit_IT(hi2s);
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	0018      	movs	r0, r3
 8004db2:	f000 f852 	bl	8004e5a <I2S_Transmit_IT>
    return;
 8004db6:	e035      	b.n	8004e24 <HAL_I2S_IRQHandler+0xd0>
  }

  /* I2S interrupt error -------------------------------------------------*/
  if (I2S_CHECK_IT_SOURCE(itsource, I2S_IT_ERR) != RESET)
 8004db8:	68fb      	ldr	r3, [r7, #12]
 8004dba:	095b      	lsrs	r3, r3, #5
 8004dbc:	001a      	movs	r2, r3
 8004dbe:	2301      	movs	r3, #1
 8004dc0:	4013      	ands	r3, r2
 8004dc2:	d02f      	beq.n	8004e24 <HAL_I2S_IRQHandler+0xd0>
  {
    /* I2S Overrun error interrupt occurred ---------------------------------*/
    if (I2S_CHECK_FLAG(itflag, I2S_FLAG_OVR) != RESET)
 8004dc4:	68bb      	ldr	r3, [r7, #8]
 8004dc6:	099b      	lsrs	r3, r3, #6
 8004dc8:	001a      	movs	r2, r3
 8004dca:	2301      	movs	r3, #1
 8004dcc:	4013      	ands	r3, r2
 8004dce:	d00d      	beq.n	8004dec <HAL_I2S_IRQHandler+0x98>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	681b      	ldr	r3, [r3, #0]
 8004dd4:	685a      	ldr	r2, [r3, #4]
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	681b      	ldr	r3, [r3, #0]
 8004dda:	2160      	movs	r1, #96	; 0x60
 8004ddc:	438a      	bics	r2, r1
 8004dde:	605a      	str	r2, [r3, #4]

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004de4:	2202      	movs	r2, #2
 8004de6:	431a      	orrs	r2, r3
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	639a      	str	r2, [r3, #56]	; 0x38
    }

    /* I2S Underrun error interrupt occurred --------------------------------*/
    if (I2S_CHECK_FLAG(itflag, I2S_FLAG_UDR) != RESET)
 8004dec:	68bb      	ldr	r3, [r7, #8]
 8004dee:	08db      	lsrs	r3, r3, #3
 8004df0:	001a      	movs	r2, r3
 8004df2:	2301      	movs	r3, #1
 8004df4:	4013      	ands	r3, r2
 8004df6:	d00d      	beq.n	8004e14 <HAL_I2S_IRQHandler+0xc0>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	681b      	ldr	r3, [r3, #0]
 8004dfc:	685a      	ldr	r2, [r3, #4]
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	681b      	ldr	r3, [r3, #0]
 8004e02:	21a0      	movs	r1, #160	; 0xa0
 8004e04:	438a      	bics	r2, r1
 8004e06:	605a      	str	r2, [r3, #4]

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004e0c:	2204      	movs	r2, #4
 8004e0e:	431a      	orrs	r2, r3
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	639a      	str	r2, [r3, #56]	; 0x38
    }

    /* Set the I2S State ready */
    hi2s->State = HAL_I2S_STATE_READY;
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	2235      	movs	r2, #53	; 0x35
 8004e18:	2101      	movs	r1, #1
 8004e1a:	5499      	strb	r1, [r3, r2]

    /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->ErrorCallback(hi2s);
#else
    HAL_I2S_ErrorCallback(hi2s);
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	0018      	movs	r0, r3
 8004e20:	f000 f813 	bl	8004e4a <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8004e24:	46bd      	mov	sp, r7
 8004e26:	b004      	add	sp, #16
 8004e28:	bd80      	pop	{r7, pc}

08004e2a <HAL_I2S_TxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8004e2a:	b580      	push	{r7, lr}
 8004e2c:	b082      	sub	sp, #8
 8004e2e:	af00      	add	r7, sp, #0
 8004e30:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_TxCpltCallback could be implemented in the user file
   */
}
 8004e32:	46c0      	nop			; (mov r8, r8)
 8004e34:	46bd      	mov	sp, r7
 8004e36:	b002      	add	sp, #8
 8004e38:	bd80      	pop	{r7, pc}

08004e3a <HAL_I2S_RxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8004e3a:	b580      	push	{r7, lr}
 8004e3c:	b082      	sub	sp, #8
 8004e3e:	af00      	add	r7, sp, #0
 8004e40:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_RxCpltCallback could be implemented in the user file
   */
}
 8004e42:	46c0      	nop			; (mov r8, r8)
 8004e44:	46bd      	mov	sp, r7
 8004e46:	b002      	add	sp, #8
 8004e48:	bd80      	pop	{r7, pc}

08004e4a <HAL_I2S_ErrorCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 8004e4a:	b580      	push	{r7, lr}
 8004e4c:	b082      	sub	sp, #8
 8004e4e:	af00      	add	r7, sp, #0
 8004e50:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_ErrorCallback could be implemented in the user file
   */
}
 8004e52:	46c0      	nop			; (mov r8, r8)
 8004e54:	46bd      	mov	sp, r7
 8004e56:	b002      	add	sp, #8
 8004e58:	bd80      	pop	{r7, pc}

08004e5a <I2S_Transmit_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Transmit_IT(I2S_HandleTypeDef *hi2s)
{
 8004e5a:	b580      	push	{r7, lr}
 8004e5c:	b082      	sub	sp, #8
 8004e5e:	af00      	add	r7, sp, #0
 8004e60:	6078      	str	r0, [r7, #4]
  /* Transmit data */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	69db      	ldr	r3, [r3, #28]
 8004e66:	881a      	ldrh	r2, [r3, #0]
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	681b      	ldr	r3, [r3, #0]
 8004e6c:	60da      	str	r2, [r3, #12]
  hi2s->pTxBuffPtr++;
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	69db      	ldr	r3, [r3, #28]
 8004e72:	1c9a      	adds	r2, r3, #2
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	61da      	str	r2, [r3, #28]
  hi2s->TxXferCount--;
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 8004e7c:	b29b      	uxth	r3, r3
 8004e7e:	3b01      	subs	r3, #1
 8004e80:	b29a      	uxth	r2, r3
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	845a      	strh	r2, [r3, #34]	; 0x22

  if (hi2s->TxXferCount == 0U)
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 8004e8a:	b29b      	uxth	r3, r3
 8004e8c:	2b00      	cmp	r3, #0
 8004e8e:	d10f      	bne.n	8004eb0 <I2S_Transmit_IT+0x56>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	681b      	ldr	r3, [r3, #0]
 8004e94:	685a      	ldr	r2, [r3, #4]
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	681b      	ldr	r3, [r3, #0]
 8004e9a:	21a0      	movs	r1, #160	; 0xa0
 8004e9c:	438a      	bics	r2, r1
 8004e9e:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	2235      	movs	r2, #53	; 0x35
 8004ea4:	2101      	movs	r1, #1
 8004ea6:	5499      	strb	r1, [r3, r2]
    /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->TxCpltCallback(hi2s);
#else
    HAL_I2S_TxCpltCallback(hi2s);
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	0018      	movs	r0, r3
 8004eac:	f7ff ffbd 	bl	8004e2a <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8004eb0:	46c0      	nop			; (mov r8, r8)
 8004eb2:	46bd      	mov	sp, r7
 8004eb4:	b002      	add	sp, #8
 8004eb6:	bd80      	pop	{r7, pc}

08004eb8 <I2S_Receive_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Receive_IT(I2S_HandleTypeDef *hi2s)
{
 8004eb8:	b580      	push	{r7, lr}
 8004eba:	b082      	sub	sp, #8
 8004ebc:	af00      	add	r7, sp, #0
 8004ebe:	6078      	str	r0, [r7, #4]
  /* Receive data */
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	681b      	ldr	r3, [r3, #0]
 8004ec4:	68da      	ldr	r2, [r3, #12]
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004eca:	b292      	uxth	r2, r2
 8004ecc:	801a      	strh	r2, [r3, #0]
  hi2s->pRxBuffPtr++;
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ed2:	1c9a      	adds	r2, r3, #2
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	625a      	str	r2, [r3, #36]	; 0x24
  hi2s->RxXferCount--;
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004edc:	b29b      	uxth	r3, r3
 8004ede:	3b01      	subs	r3, #1
 8004ee0:	b29a      	uxth	r2, r3
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->RxXferCount == 0U)
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004eea:	b29b      	uxth	r3, r3
 8004eec:	2b00      	cmp	r3, #0
 8004eee:	d10f      	bne.n	8004f10 <I2S_Receive_IT+0x58>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	681b      	ldr	r3, [r3, #0]
 8004ef4:	685a      	ldr	r2, [r3, #4]
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	681b      	ldr	r3, [r3, #0]
 8004efa:	2160      	movs	r1, #96	; 0x60
 8004efc:	438a      	bics	r2, r1
 8004efe:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	2235      	movs	r2, #53	; 0x35
 8004f04:	2101      	movs	r1, #1
 8004f06:	5499      	strb	r1, [r3, r2]
    /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->RxCpltCallback(hi2s);
#else
    HAL_I2S_RxCpltCallback(hi2s);
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	0018      	movs	r0, r3
 8004f0c:	f7ff ff95 	bl	8004e3a <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8004f10:	46c0      	nop			; (mov r8, r8)
 8004f12:	46bd      	mov	sp, r7
 8004f14:	b002      	add	sp, #8
 8004f16:	bd80      	pop	{r7, pc}

08004f18 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8004f18:	b580      	push	{r7, lr}
 8004f1a:	b084      	sub	sp, #16
 8004f1c:	af00      	add	r7, sp, #0
 8004f1e:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 8004f20:	4b19      	ldr	r3, [pc, #100]	; (8004f88 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8004f22:	681b      	ldr	r3, [r3, #0]
 8004f24:	4a19      	ldr	r2, [pc, #100]	; (8004f8c <HAL_PWREx_ControlVoltageScaling+0x74>)
 8004f26:	4013      	ands	r3, r2
 8004f28:	0019      	movs	r1, r3
 8004f2a:	4b17      	ldr	r3, [pc, #92]	; (8004f88 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8004f2c:	687a      	ldr	r2, [r7, #4]
 8004f2e:	430a      	orrs	r2, r1
 8004f30:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if(VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8004f32:	687a      	ldr	r2, [r7, #4]
 8004f34:	2380      	movs	r3, #128	; 0x80
 8004f36:	009b      	lsls	r3, r3, #2
 8004f38:	429a      	cmp	r2, r3
 8004f3a:	d11f      	bne.n	8004f7c <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock ) / 1000000U) + 1U;
 8004f3c:	4b14      	ldr	r3, [pc, #80]	; (8004f90 <HAL_PWREx_ControlVoltageScaling+0x78>)
 8004f3e:	681a      	ldr	r2, [r3, #0]
 8004f40:	0013      	movs	r3, r2
 8004f42:	005b      	lsls	r3, r3, #1
 8004f44:	189b      	adds	r3, r3, r2
 8004f46:	005b      	lsls	r3, r3, #1
 8004f48:	4912      	ldr	r1, [pc, #72]	; (8004f94 <HAL_PWREx_ControlVoltageScaling+0x7c>)
 8004f4a:	0018      	movs	r0, r3
 8004f4c:	f7fb f8da 	bl	8000104 <__udivsi3>
 8004f50:	0003      	movs	r3, r0
 8004f52:	3301      	adds	r3, #1
 8004f54:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while(HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8004f56:	e008      	b.n	8004f6a <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if(wait_loop_index != 0U)
 8004f58:	68fb      	ldr	r3, [r7, #12]
 8004f5a:	2b00      	cmp	r3, #0
 8004f5c:	d003      	beq.n	8004f66 <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 8004f5e:	68fb      	ldr	r3, [r7, #12]
 8004f60:	3b01      	subs	r3, #1
 8004f62:	60fb      	str	r3, [r7, #12]
 8004f64:	e001      	b.n	8004f6a <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 8004f66:	2303      	movs	r3, #3
 8004f68:	e009      	b.n	8004f7e <HAL_PWREx_ControlVoltageScaling+0x66>
    while(HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8004f6a:	4b07      	ldr	r3, [pc, #28]	; (8004f88 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8004f6c:	695a      	ldr	r2, [r3, #20]
 8004f6e:	2380      	movs	r3, #128	; 0x80
 8004f70:	00db      	lsls	r3, r3, #3
 8004f72:	401a      	ands	r2, r3
 8004f74:	2380      	movs	r3, #128	; 0x80
 8004f76:	00db      	lsls	r3, r3, #3
 8004f78:	429a      	cmp	r2, r3
 8004f7a:	d0ed      	beq.n	8004f58 <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 8004f7c:	2300      	movs	r3, #0
}
 8004f7e:	0018      	movs	r0, r3
 8004f80:	46bd      	mov	sp, r7
 8004f82:	b004      	add	sp, #16
 8004f84:	bd80      	pop	{r7, pc}
 8004f86:	46c0      	nop			; (mov r8, r8)
 8004f88:	40007000 	.word	0x40007000
 8004f8c:	fffff9ff 	.word	0xfffff9ff
 8004f90:	20003134 	.word	0x20003134
 8004f94:	000f4240 	.word	0x000f4240

08004f98 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 8004f98:	b580      	push	{r7, lr}
 8004f9a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
 8004f9c:	4b03      	ldr	r3, [pc, #12]	; (8004fac <LL_RCC_GetAPB1Prescaler+0x14>)
 8004f9e:	689a      	ldr	r2, [r3, #8]
 8004fa0:	23e0      	movs	r3, #224	; 0xe0
 8004fa2:	01db      	lsls	r3, r3, #7
 8004fa4:	4013      	ands	r3, r2
}
 8004fa6:	0018      	movs	r0, r3
 8004fa8:	46bd      	mov	sp, r7
 8004faa:	bd80      	pop	{r7, pc}
 8004fac:	40021000 	.word	0x40021000

08004fb0 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004fb0:	b580      	push	{r7, lr}
 8004fb2:	b088      	sub	sp, #32
 8004fb4:	af00      	add	r7, sp, #0
 8004fb6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	2b00      	cmp	r3, #0
 8004fbc:	d101      	bne.n	8004fc2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004fbe:	2301      	movs	r3, #1
 8004fc0:	e304      	b.n	80055cc <HAL_RCC_OscConfig+0x61c>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	681b      	ldr	r3, [r3, #0]
 8004fc6:	2201      	movs	r2, #1
 8004fc8:	4013      	ands	r3, r2
 8004fca:	d100      	bne.n	8004fce <HAL_RCC_OscConfig+0x1e>
 8004fcc:	e07c      	b.n	80050c8 <HAL_RCC_OscConfig+0x118>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004fce:	4bc3      	ldr	r3, [pc, #780]	; (80052dc <HAL_RCC_OscConfig+0x32c>)
 8004fd0:	689b      	ldr	r3, [r3, #8]
 8004fd2:	2238      	movs	r2, #56	; 0x38
 8004fd4:	4013      	ands	r3, r2
 8004fd6:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004fd8:	4bc0      	ldr	r3, [pc, #768]	; (80052dc <HAL_RCC_OscConfig+0x32c>)
 8004fda:	68db      	ldr	r3, [r3, #12]
 8004fdc:	2203      	movs	r2, #3
 8004fde:	4013      	ands	r3, r2
 8004fe0:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 8004fe2:	69bb      	ldr	r3, [r7, #24]
 8004fe4:	2b10      	cmp	r3, #16
 8004fe6:	d102      	bne.n	8004fee <HAL_RCC_OscConfig+0x3e>
 8004fe8:	697b      	ldr	r3, [r7, #20]
 8004fea:	2b03      	cmp	r3, #3
 8004fec:	d002      	beq.n	8004ff4 <HAL_RCC_OscConfig+0x44>
 8004fee:	69bb      	ldr	r3, [r7, #24]
 8004ff0:	2b08      	cmp	r3, #8
 8004ff2:	d10b      	bne.n	800500c <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004ff4:	4bb9      	ldr	r3, [pc, #740]	; (80052dc <HAL_RCC_OscConfig+0x32c>)
 8004ff6:	681a      	ldr	r2, [r3, #0]
 8004ff8:	2380      	movs	r3, #128	; 0x80
 8004ffa:	029b      	lsls	r3, r3, #10
 8004ffc:	4013      	ands	r3, r2
 8004ffe:	d062      	beq.n	80050c6 <HAL_RCC_OscConfig+0x116>
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	685b      	ldr	r3, [r3, #4]
 8005004:	2b00      	cmp	r3, #0
 8005006:	d15e      	bne.n	80050c6 <HAL_RCC_OscConfig+0x116>
      {
        return HAL_ERROR;
 8005008:	2301      	movs	r3, #1
 800500a:	e2df      	b.n	80055cc <HAL_RCC_OscConfig+0x61c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	685a      	ldr	r2, [r3, #4]
 8005010:	2380      	movs	r3, #128	; 0x80
 8005012:	025b      	lsls	r3, r3, #9
 8005014:	429a      	cmp	r2, r3
 8005016:	d107      	bne.n	8005028 <HAL_RCC_OscConfig+0x78>
 8005018:	4bb0      	ldr	r3, [pc, #704]	; (80052dc <HAL_RCC_OscConfig+0x32c>)
 800501a:	681a      	ldr	r2, [r3, #0]
 800501c:	4baf      	ldr	r3, [pc, #700]	; (80052dc <HAL_RCC_OscConfig+0x32c>)
 800501e:	2180      	movs	r1, #128	; 0x80
 8005020:	0249      	lsls	r1, r1, #9
 8005022:	430a      	orrs	r2, r1
 8005024:	601a      	str	r2, [r3, #0]
 8005026:	e020      	b.n	800506a <HAL_RCC_OscConfig+0xba>
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	685a      	ldr	r2, [r3, #4]
 800502c:	23a0      	movs	r3, #160	; 0xa0
 800502e:	02db      	lsls	r3, r3, #11
 8005030:	429a      	cmp	r2, r3
 8005032:	d10e      	bne.n	8005052 <HAL_RCC_OscConfig+0xa2>
 8005034:	4ba9      	ldr	r3, [pc, #676]	; (80052dc <HAL_RCC_OscConfig+0x32c>)
 8005036:	681a      	ldr	r2, [r3, #0]
 8005038:	4ba8      	ldr	r3, [pc, #672]	; (80052dc <HAL_RCC_OscConfig+0x32c>)
 800503a:	2180      	movs	r1, #128	; 0x80
 800503c:	02c9      	lsls	r1, r1, #11
 800503e:	430a      	orrs	r2, r1
 8005040:	601a      	str	r2, [r3, #0]
 8005042:	4ba6      	ldr	r3, [pc, #664]	; (80052dc <HAL_RCC_OscConfig+0x32c>)
 8005044:	681a      	ldr	r2, [r3, #0]
 8005046:	4ba5      	ldr	r3, [pc, #660]	; (80052dc <HAL_RCC_OscConfig+0x32c>)
 8005048:	2180      	movs	r1, #128	; 0x80
 800504a:	0249      	lsls	r1, r1, #9
 800504c:	430a      	orrs	r2, r1
 800504e:	601a      	str	r2, [r3, #0]
 8005050:	e00b      	b.n	800506a <HAL_RCC_OscConfig+0xba>
 8005052:	4ba2      	ldr	r3, [pc, #648]	; (80052dc <HAL_RCC_OscConfig+0x32c>)
 8005054:	681a      	ldr	r2, [r3, #0]
 8005056:	4ba1      	ldr	r3, [pc, #644]	; (80052dc <HAL_RCC_OscConfig+0x32c>)
 8005058:	49a1      	ldr	r1, [pc, #644]	; (80052e0 <HAL_RCC_OscConfig+0x330>)
 800505a:	400a      	ands	r2, r1
 800505c:	601a      	str	r2, [r3, #0]
 800505e:	4b9f      	ldr	r3, [pc, #636]	; (80052dc <HAL_RCC_OscConfig+0x32c>)
 8005060:	681a      	ldr	r2, [r3, #0]
 8005062:	4b9e      	ldr	r3, [pc, #632]	; (80052dc <HAL_RCC_OscConfig+0x32c>)
 8005064:	499f      	ldr	r1, [pc, #636]	; (80052e4 <HAL_RCC_OscConfig+0x334>)
 8005066:	400a      	ands	r2, r1
 8005068:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	685b      	ldr	r3, [r3, #4]
 800506e:	2b00      	cmp	r3, #0
 8005070:	d014      	beq.n	800509c <HAL_RCC_OscConfig+0xec>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005072:	f7fd ff63 	bl	8002f3c <HAL_GetTick>
 8005076:	0003      	movs	r3, r0
 8005078:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800507a:	e008      	b.n	800508e <HAL_RCC_OscConfig+0xde>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800507c:	f7fd ff5e 	bl	8002f3c <HAL_GetTick>
 8005080:	0002      	movs	r2, r0
 8005082:	693b      	ldr	r3, [r7, #16]
 8005084:	1ad3      	subs	r3, r2, r3
 8005086:	2b64      	cmp	r3, #100	; 0x64
 8005088:	d901      	bls.n	800508e <HAL_RCC_OscConfig+0xde>
          {
            return HAL_TIMEOUT;
 800508a:	2303      	movs	r3, #3
 800508c:	e29e      	b.n	80055cc <HAL_RCC_OscConfig+0x61c>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800508e:	4b93      	ldr	r3, [pc, #588]	; (80052dc <HAL_RCC_OscConfig+0x32c>)
 8005090:	681a      	ldr	r2, [r3, #0]
 8005092:	2380      	movs	r3, #128	; 0x80
 8005094:	029b      	lsls	r3, r3, #10
 8005096:	4013      	ands	r3, r2
 8005098:	d0f0      	beq.n	800507c <HAL_RCC_OscConfig+0xcc>
 800509a:	e015      	b.n	80050c8 <HAL_RCC_OscConfig+0x118>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800509c:	f7fd ff4e 	bl	8002f3c <HAL_GetTick>
 80050a0:	0003      	movs	r3, r0
 80050a2:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80050a4:	e008      	b.n	80050b8 <HAL_RCC_OscConfig+0x108>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80050a6:	f7fd ff49 	bl	8002f3c <HAL_GetTick>
 80050aa:	0002      	movs	r2, r0
 80050ac:	693b      	ldr	r3, [r7, #16]
 80050ae:	1ad3      	subs	r3, r2, r3
 80050b0:	2b64      	cmp	r3, #100	; 0x64
 80050b2:	d901      	bls.n	80050b8 <HAL_RCC_OscConfig+0x108>
          {
            return HAL_TIMEOUT;
 80050b4:	2303      	movs	r3, #3
 80050b6:	e289      	b.n	80055cc <HAL_RCC_OscConfig+0x61c>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80050b8:	4b88      	ldr	r3, [pc, #544]	; (80052dc <HAL_RCC_OscConfig+0x32c>)
 80050ba:	681a      	ldr	r2, [r3, #0]
 80050bc:	2380      	movs	r3, #128	; 0x80
 80050be:	029b      	lsls	r3, r3, #10
 80050c0:	4013      	ands	r3, r2
 80050c2:	d1f0      	bne.n	80050a6 <HAL_RCC_OscConfig+0xf6>
 80050c4:	e000      	b.n	80050c8 <HAL_RCC_OscConfig+0x118>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80050c6:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	681b      	ldr	r3, [r3, #0]
 80050cc:	2202      	movs	r2, #2
 80050ce:	4013      	ands	r3, r2
 80050d0:	d100      	bne.n	80050d4 <HAL_RCC_OscConfig+0x124>
 80050d2:	e099      	b.n	8005208 <HAL_RCC_OscConfig+0x258>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80050d4:	4b81      	ldr	r3, [pc, #516]	; (80052dc <HAL_RCC_OscConfig+0x32c>)
 80050d6:	689b      	ldr	r3, [r3, #8]
 80050d8:	2238      	movs	r2, #56	; 0x38
 80050da:	4013      	ands	r3, r2
 80050dc:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80050de:	4b7f      	ldr	r3, [pc, #508]	; (80052dc <HAL_RCC_OscConfig+0x32c>)
 80050e0:	68db      	ldr	r3, [r3, #12]
 80050e2:	2203      	movs	r2, #3
 80050e4:	4013      	ands	r3, r2
 80050e6:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 80050e8:	69bb      	ldr	r3, [r7, #24]
 80050ea:	2b10      	cmp	r3, #16
 80050ec:	d102      	bne.n	80050f4 <HAL_RCC_OscConfig+0x144>
 80050ee:	697b      	ldr	r3, [r7, #20]
 80050f0:	2b02      	cmp	r3, #2
 80050f2:	d002      	beq.n	80050fa <HAL_RCC_OscConfig+0x14a>
 80050f4:	69bb      	ldr	r3, [r7, #24]
 80050f6:	2b00      	cmp	r3, #0
 80050f8:	d135      	bne.n	8005166 <HAL_RCC_OscConfig+0x1b6>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80050fa:	4b78      	ldr	r3, [pc, #480]	; (80052dc <HAL_RCC_OscConfig+0x32c>)
 80050fc:	681a      	ldr	r2, [r3, #0]
 80050fe:	2380      	movs	r3, #128	; 0x80
 8005100:	00db      	lsls	r3, r3, #3
 8005102:	4013      	ands	r3, r2
 8005104:	d005      	beq.n	8005112 <HAL_RCC_OscConfig+0x162>
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	68db      	ldr	r3, [r3, #12]
 800510a:	2b00      	cmp	r3, #0
 800510c:	d101      	bne.n	8005112 <HAL_RCC_OscConfig+0x162>
      {
        return HAL_ERROR;
 800510e:	2301      	movs	r3, #1
 8005110:	e25c      	b.n	80055cc <HAL_RCC_OscConfig+0x61c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005112:	4b72      	ldr	r3, [pc, #456]	; (80052dc <HAL_RCC_OscConfig+0x32c>)
 8005114:	685b      	ldr	r3, [r3, #4]
 8005116:	4a74      	ldr	r2, [pc, #464]	; (80052e8 <HAL_RCC_OscConfig+0x338>)
 8005118:	4013      	ands	r3, r2
 800511a:	0019      	movs	r1, r3
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	695b      	ldr	r3, [r3, #20]
 8005120:	021a      	lsls	r2, r3, #8
 8005122:	4b6e      	ldr	r3, [pc, #440]	; (80052dc <HAL_RCC_OscConfig+0x32c>)
 8005124:	430a      	orrs	r2, r1
 8005126:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8005128:	69bb      	ldr	r3, [r7, #24]
 800512a:	2b00      	cmp	r3, #0
 800512c:	d112      	bne.n	8005154 <HAL_RCC_OscConfig+0x1a4>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 800512e:	4b6b      	ldr	r3, [pc, #428]	; (80052dc <HAL_RCC_OscConfig+0x32c>)
 8005130:	681b      	ldr	r3, [r3, #0]
 8005132:	4a6e      	ldr	r2, [pc, #440]	; (80052ec <HAL_RCC_OscConfig+0x33c>)
 8005134:	4013      	ands	r3, r2
 8005136:	0019      	movs	r1, r3
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	691a      	ldr	r2, [r3, #16]
 800513c:	4b67      	ldr	r3, [pc, #412]	; (80052dc <HAL_RCC_OscConfig+0x32c>)
 800513e:	430a      	orrs	r2, r1
 8005140:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 8005142:	4b66      	ldr	r3, [pc, #408]	; (80052dc <HAL_RCC_OscConfig+0x32c>)
 8005144:	681b      	ldr	r3, [r3, #0]
 8005146:	0adb      	lsrs	r3, r3, #11
 8005148:	2207      	movs	r2, #7
 800514a:	4013      	ands	r3, r2
 800514c:	4a68      	ldr	r2, [pc, #416]	; (80052f0 <HAL_RCC_OscConfig+0x340>)
 800514e:	40da      	lsrs	r2, r3
 8005150:	4b68      	ldr	r3, [pc, #416]	; (80052f4 <HAL_RCC_OscConfig+0x344>)
 8005152:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8005154:	4b68      	ldr	r3, [pc, #416]	; (80052f8 <HAL_RCC_OscConfig+0x348>)
 8005156:	681b      	ldr	r3, [r3, #0]
 8005158:	0018      	movs	r0, r3
 800515a:	f7fd fe93 	bl	8002e84 <HAL_InitTick>
 800515e:	1e03      	subs	r3, r0, #0
 8005160:	d051      	beq.n	8005206 <HAL_RCC_OscConfig+0x256>
        {
          return HAL_ERROR;
 8005162:	2301      	movs	r3, #1
 8005164:	e232      	b.n	80055cc <HAL_RCC_OscConfig+0x61c>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	68db      	ldr	r3, [r3, #12]
 800516a:	2b00      	cmp	r3, #0
 800516c:	d030      	beq.n	80051d0 <HAL_RCC_OscConfig+0x220>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 800516e:	4b5b      	ldr	r3, [pc, #364]	; (80052dc <HAL_RCC_OscConfig+0x32c>)
 8005170:	681b      	ldr	r3, [r3, #0]
 8005172:	4a5e      	ldr	r2, [pc, #376]	; (80052ec <HAL_RCC_OscConfig+0x33c>)
 8005174:	4013      	ands	r3, r2
 8005176:	0019      	movs	r1, r3
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	691a      	ldr	r2, [r3, #16]
 800517c:	4b57      	ldr	r3, [pc, #348]	; (80052dc <HAL_RCC_OscConfig+0x32c>)
 800517e:	430a      	orrs	r2, r1
 8005180:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 8005182:	4b56      	ldr	r3, [pc, #344]	; (80052dc <HAL_RCC_OscConfig+0x32c>)
 8005184:	681a      	ldr	r2, [r3, #0]
 8005186:	4b55      	ldr	r3, [pc, #340]	; (80052dc <HAL_RCC_OscConfig+0x32c>)
 8005188:	2180      	movs	r1, #128	; 0x80
 800518a:	0049      	lsls	r1, r1, #1
 800518c:	430a      	orrs	r2, r1
 800518e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005190:	f7fd fed4 	bl	8002f3c <HAL_GetTick>
 8005194:	0003      	movs	r3, r0
 8005196:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005198:	e008      	b.n	80051ac <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800519a:	f7fd fecf 	bl	8002f3c <HAL_GetTick>
 800519e:	0002      	movs	r2, r0
 80051a0:	693b      	ldr	r3, [r7, #16]
 80051a2:	1ad3      	subs	r3, r2, r3
 80051a4:	2b02      	cmp	r3, #2
 80051a6:	d901      	bls.n	80051ac <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 80051a8:	2303      	movs	r3, #3
 80051aa:	e20f      	b.n	80055cc <HAL_RCC_OscConfig+0x61c>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80051ac:	4b4b      	ldr	r3, [pc, #300]	; (80052dc <HAL_RCC_OscConfig+0x32c>)
 80051ae:	681a      	ldr	r2, [r3, #0]
 80051b0:	2380      	movs	r3, #128	; 0x80
 80051b2:	00db      	lsls	r3, r3, #3
 80051b4:	4013      	ands	r3, r2
 80051b6:	d0f0      	beq.n	800519a <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80051b8:	4b48      	ldr	r3, [pc, #288]	; (80052dc <HAL_RCC_OscConfig+0x32c>)
 80051ba:	685b      	ldr	r3, [r3, #4]
 80051bc:	4a4a      	ldr	r2, [pc, #296]	; (80052e8 <HAL_RCC_OscConfig+0x338>)
 80051be:	4013      	ands	r3, r2
 80051c0:	0019      	movs	r1, r3
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	695b      	ldr	r3, [r3, #20]
 80051c6:	021a      	lsls	r2, r3, #8
 80051c8:	4b44      	ldr	r3, [pc, #272]	; (80052dc <HAL_RCC_OscConfig+0x32c>)
 80051ca:	430a      	orrs	r2, r1
 80051cc:	605a      	str	r2, [r3, #4]
 80051ce:	e01b      	b.n	8005208 <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 80051d0:	4b42      	ldr	r3, [pc, #264]	; (80052dc <HAL_RCC_OscConfig+0x32c>)
 80051d2:	681a      	ldr	r2, [r3, #0]
 80051d4:	4b41      	ldr	r3, [pc, #260]	; (80052dc <HAL_RCC_OscConfig+0x32c>)
 80051d6:	4949      	ldr	r1, [pc, #292]	; (80052fc <HAL_RCC_OscConfig+0x34c>)
 80051d8:	400a      	ands	r2, r1
 80051da:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80051dc:	f7fd feae 	bl	8002f3c <HAL_GetTick>
 80051e0:	0003      	movs	r3, r0
 80051e2:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80051e4:	e008      	b.n	80051f8 <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80051e6:	f7fd fea9 	bl	8002f3c <HAL_GetTick>
 80051ea:	0002      	movs	r2, r0
 80051ec:	693b      	ldr	r3, [r7, #16]
 80051ee:	1ad3      	subs	r3, r2, r3
 80051f0:	2b02      	cmp	r3, #2
 80051f2:	d901      	bls.n	80051f8 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 80051f4:	2303      	movs	r3, #3
 80051f6:	e1e9      	b.n	80055cc <HAL_RCC_OscConfig+0x61c>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80051f8:	4b38      	ldr	r3, [pc, #224]	; (80052dc <HAL_RCC_OscConfig+0x32c>)
 80051fa:	681a      	ldr	r2, [r3, #0]
 80051fc:	2380      	movs	r3, #128	; 0x80
 80051fe:	00db      	lsls	r3, r3, #3
 8005200:	4013      	ands	r3, r2
 8005202:	d1f0      	bne.n	80051e6 <HAL_RCC_OscConfig+0x236>
 8005204:	e000      	b.n	8005208 <HAL_RCC_OscConfig+0x258>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005206:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	681b      	ldr	r3, [r3, #0]
 800520c:	2208      	movs	r2, #8
 800520e:	4013      	ands	r3, r2
 8005210:	d047      	beq.n	80052a2 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8005212:	4b32      	ldr	r3, [pc, #200]	; (80052dc <HAL_RCC_OscConfig+0x32c>)
 8005214:	689b      	ldr	r3, [r3, #8]
 8005216:	2238      	movs	r2, #56	; 0x38
 8005218:	4013      	ands	r3, r2
 800521a:	2b18      	cmp	r3, #24
 800521c:	d10a      	bne.n	8005234 <HAL_RCC_OscConfig+0x284>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 800521e:	4b2f      	ldr	r3, [pc, #188]	; (80052dc <HAL_RCC_OscConfig+0x32c>)
 8005220:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005222:	2202      	movs	r2, #2
 8005224:	4013      	ands	r3, r2
 8005226:	d03c      	beq.n	80052a2 <HAL_RCC_OscConfig+0x2f2>
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	699b      	ldr	r3, [r3, #24]
 800522c:	2b00      	cmp	r3, #0
 800522e:	d138      	bne.n	80052a2 <HAL_RCC_OscConfig+0x2f2>
      {
        return HAL_ERROR;
 8005230:	2301      	movs	r3, #1
 8005232:	e1cb      	b.n	80055cc <HAL_RCC_OscConfig+0x61c>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	699b      	ldr	r3, [r3, #24]
 8005238:	2b00      	cmp	r3, #0
 800523a:	d019      	beq.n	8005270 <HAL_RCC_OscConfig+0x2c0>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 800523c:	4b27      	ldr	r3, [pc, #156]	; (80052dc <HAL_RCC_OscConfig+0x32c>)
 800523e:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8005240:	4b26      	ldr	r3, [pc, #152]	; (80052dc <HAL_RCC_OscConfig+0x32c>)
 8005242:	2101      	movs	r1, #1
 8005244:	430a      	orrs	r2, r1
 8005246:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005248:	f7fd fe78 	bl	8002f3c <HAL_GetTick>
 800524c:	0003      	movs	r3, r0
 800524e:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8005250:	e008      	b.n	8005264 <HAL_RCC_OscConfig+0x2b4>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005252:	f7fd fe73 	bl	8002f3c <HAL_GetTick>
 8005256:	0002      	movs	r2, r0
 8005258:	693b      	ldr	r3, [r7, #16]
 800525a:	1ad3      	subs	r3, r2, r3
 800525c:	2b02      	cmp	r3, #2
 800525e:	d901      	bls.n	8005264 <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 8005260:	2303      	movs	r3, #3
 8005262:	e1b3      	b.n	80055cc <HAL_RCC_OscConfig+0x61c>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8005264:	4b1d      	ldr	r3, [pc, #116]	; (80052dc <HAL_RCC_OscConfig+0x32c>)
 8005266:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005268:	2202      	movs	r2, #2
 800526a:	4013      	ands	r3, r2
 800526c:	d0f1      	beq.n	8005252 <HAL_RCC_OscConfig+0x2a2>
 800526e:	e018      	b.n	80052a2 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 8005270:	4b1a      	ldr	r3, [pc, #104]	; (80052dc <HAL_RCC_OscConfig+0x32c>)
 8005272:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8005274:	4b19      	ldr	r3, [pc, #100]	; (80052dc <HAL_RCC_OscConfig+0x32c>)
 8005276:	2101      	movs	r1, #1
 8005278:	438a      	bics	r2, r1
 800527a:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800527c:	f7fd fe5e 	bl	8002f3c <HAL_GetTick>
 8005280:	0003      	movs	r3, r0
 8005282:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8005284:	e008      	b.n	8005298 <HAL_RCC_OscConfig+0x2e8>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005286:	f7fd fe59 	bl	8002f3c <HAL_GetTick>
 800528a:	0002      	movs	r2, r0
 800528c:	693b      	ldr	r3, [r7, #16]
 800528e:	1ad3      	subs	r3, r2, r3
 8005290:	2b02      	cmp	r3, #2
 8005292:	d901      	bls.n	8005298 <HAL_RCC_OscConfig+0x2e8>
          {
            return HAL_TIMEOUT;
 8005294:	2303      	movs	r3, #3
 8005296:	e199      	b.n	80055cc <HAL_RCC_OscConfig+0x61c>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8005298:	4b10      	ldr	r3, [pc, #64]	; (80052dc <HAL_RCC_OscConfig+0x32c>)
 800529a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800529c:	2202      	movs	r2, #2
 800529e:	4013      	ands	r3, r2
 80052a0:	d1f1      	bne.n	8005286 <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	681b      	ldr	r3, [r3, #0]
 80052a6:	2204      	movs	r2, #4
 80052a8:	4013      	ands	r3, r2
 80052aa:	d100      	bne.n	80052ae <HAL_RCC_OscConfig+0x2fe>
 80052ac:	e0c6      	b.n	800543c <HAL_RCC_OscConfig+0x48c>
  {
    FlagStatus       pwrclkchanged = RESET;
 80052ae:	231f      	movs	r3, #31
 80052b0:	18fb      	adds	r3, r7, r3
 80052b2:	2200      	movs	r2, #0
 80052b4:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 80052b6:	4b09      	ldr	r3, [pc, #36]	; (80052dc <HAL_RCC_OscConfig+0x32c>)
 80052b8:	689b      	ldr	r3, [r3, #8]
 80052ba:	2238      	movs	r2, #56	; 0x38
 80052bc:	4013      	ands	r3, r2
 80052be:	2b20      	cmp	r3, #32
 80052c0:	d11e      	bne.n	8005300 <HAL_RCC_OscConfig+0x350>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 80052c2:	4b06      	ldr	r3, [pc, #24]	; (80052dc <HAL_RCC_OscConfig+0x32c>)
 80052c4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80052c6:	2202      	movs	r2, #2
 80052c8:	4013      	ands	r3, r2
 80052ca:	d100      	bne.n	80052ce <HAL_RCC_OscConfig+0x31e>
 80052cc:	e0b6      	b.n	800543c <HAL_RCC_OscConfig+0x48c>
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	689b      	ldr	r3, [r3, #8]
 80052d2:	2b00      	cmp	r3, #0
 80052d4:	d000      	beq.n	80052d8 <HAL_RCC_OscConfig+0x328>
 80052d6:	e0b1      	b.n	800543c <HAL_RCC_OscConfig+0x48c>
      {
        return HAL_ERROR;
 80052d8:	2301      	movs	r3, #1
 80052da:	e177      	b.n	80055cc <HAL_RCC_OscConfig+0x61c>
 80052dc:	40021000 	.word	0x40021000
 80052e0:	fffeffff 	.word	0xfffeffff
 80052e4:	fffbffff 	.word	0xfffbffff
 80052e8:	ffff80ff 	.word	0xffff80ff
 80052ec:	ffffc7ff 	.word	0xffffc7ff
 80052f0:	00f42400 	.word	0x00f42400
 80052f4:	20003134 	.word	0x20003134
 80052f8:	20003138 	.word	0x20003138
 80052fc:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8005300:	4bb4      	ldr	r3, [pc, #720]	; (80055d4 <HAL_RCC_OscConfig+0x624>)
 8005302:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005304:	2380      	movs	r3, #128	; 0x80
 8005306:	055b      	lsls	r3, r3, #21
 8005308:	4013      	ands	r3, r2
 800530a:	d101      	bne.n	8005310 <HAL_RCC_OscConfig+0x360>
 800530c:	2301      	movs	r3, #1
 800530e:	e000      	b.n	8005312 <HAL_RCC_OscConfig+0x362>
 8005310:	2300      	movs	r3, #0
 8005312:	2b00      	cmp	r3, #0
 8005314:	d011      	beq.n	800533a <HAL_RCC_OscConfig+0x38a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 8005316:	4baf      	ldr	r3, [pc, #700]	; (80055d4 <HAL_RCC_OscConfig+0x624>)
 8005318:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800531a:	4bae      	ldr	r3, [pc, #696]	; (80055d4 <HAL_RCC_OscConfig+0x624>)
 800531c:	2180      	movs	r1, #128	; 0x80
 800531e:	0549      	lsls	r1, r1, #21
 8005320:	430a      	orrs	r2, r1
 8005322:	63da      	str	r2, [r3, #60]	; 0x3c
 8005324:	4bab      	ldr	r3, [pc, #684]	; (80055d4 <HAL_RCC_OscConfig+0x624>)
 8005326:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005328:	2380      	movs	r3, #128	; 0x80
 800532a:	055b      	lsls	r3, r3, #21
 800532c:	4013      	ands	r3, r2
 800532e:	60fb      	str	r3, [r7, #12]
 8005330:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 8005332:	231f      	movs	r3, #31
 8005334:	18fb      	adds	r3, r7, r3
 8005336:	2201      	movs	r2, #1
 8005338:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800533a:	4ba7      	ldr	r3, [pc, #668]	; (80055d8 <HAL_RCC_OscConfig+0x628>)
 800533c:	681a      	ldr	r2, [r3, #0]
 800533e:	2380      	movs	r3, #128	; 0x80
 8005340:	005b      	lsls	r3, r3, #1
 8005342:	4013      	ands	r3, r2
 8005344:	d11a      	bne.n	800537c <HAL_RCC_OscConfig+0x3cc>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005346:	4ba4      	ldr	r3, [pc, #656]	; (80055d8 <HAL_RCC_OscConfig+0x628>)
 8005348:	681a      	ldr	r2, [r3, #0]
 800534a:	4ba3      	ldr	r3, [pc, #652]	; (80055d8 <HAL_RCC_OscConfig+0x628>)
 800534c:	2180      	movs	r1, #128	; 0x80
 800534e:	0049      	lsls	r1, r1, #1
 8005350:	430a      	orrs	r2, r1
 8005352:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 8005354:	f7fd fdf2 	bl	8002f3c <HAL_GetTick>
 8005358:	0003      	movs	r3, r0
 800535a:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800535c:	e008      	b.n	8005370 <HAL_RCC_OscConfig+0x3c0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800535e:	f7fd fded 	bl	8002f3c <HAL_GetTick>
 8005362:	0002      	movs	r2, r0
 8005364:	693b      	ldr	r3, [r7, #16]
 8005366:	1ad3      	subs	r3, r2, r3
 8005368:	2b02      	cmp	r3, #2
 800536a:	d901      	bls.n	8005370 <HAL_RCC_OscConfig+0x3c0>
          {
            return HAL_TIMEOUT;
 800536c:	2303      	movs	r3, #3
 800536e:	e12d      	b.n	80055cc <HAL_RCC_OscConfig+0x61c>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005370:	4b99      	ldr	r3, [pc, #612]	; (80055d8 <HAL_RCC_OscConfig+0x628>)
 8005372:	681a      	ldr	r2, [r3, #0]
 8005374:	2380      	movs	r3, #128	; 0x80
 8005376:	005b      	lsls	r3, r3, #1
 8005378:	4013      	ands	r3, r2
 800537a:	d0f0      	beq.n	800535e <HAL_RCC_OscConfig+0x3ae>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	689b      	ldr	r3, [r3, #8]
 8005380:	2b01      	cmp	r3, #1
 8005382:	d106      	bne.n	8005392 <HAL_RCC_OscConfig+0x3e2>
 8005384:	4b93      	ldr	r3, [pc, #588]	; (80055d4 <HAL_RCC_OscConfig+0x624>)
 8005386:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8005388:	4b92      	ldr	r3, [pc, #584]	; (80055d4 <HAL_RCC_OscConfig+0x624>)
 800538a:	2101      	movs	r1, #1
 800538c:	430a      	orrs	r2, r1
 800538e:	65da      	str	r2, [r3, #92]	; 0x5c
 8005390:	e01c      	b.n	80053cc <HAL_RCC_OscConfig+0x41c>
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	689b      	ldr	r3, [r3, #8]
 8005396:	2b05      	cmp	r3, #5
 8005398:	d10c      	bne.n	80053b4 <HAL_RCC_OscConfig+0x404>
 800539a:	4b8e      	ldr	r3, [pc, #568]	; (80055d4 <HAL_RCC_OscConfig+0x624>)
 800539c:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800539e:	4b8d      	ldr	r3, [pc, #564]	; (80055d4 <HAL_RCC_OscConfig+0x624>)
 80053a0:	2104      	movs	r1, #4
 80053a2:	430a      	orrs	r2, r1
 80053a4:	65da      	str	r2, [r3, #92]	; 0x5c
 80053a6:	4b8b      	ldr	r3, [pc, #556]	; (80055d4 <HAL_RCC_OscConfig+0x624>)
 80053a8:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80053aa:	4b8a      	ldr	r3, [pc, #552]	; (80055d4 <HAL_RCC_OscConfig+0x624>)
 80053ac:	2101      	movs	r1, #1
 80053ae:	430a      	orrs	r2, r1
 80053b0:	65da      	str	r2, [r3, #92]	; 0x5c
 80053b2:	e00b      	b.n	80053cc <HAL_RCC_OscConfig+0x41c>
 80053b4:	4b87      	ldr	r3, [pc, #540]	; (80055d4 <HAL_RCC_OscConfig+0x624>)
 80053b6:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80053b8:	4b86      	ldr	r3, [pc, #536]	; (80055d4 <HAL_RCC_OscConfig+0x624>)
 80053ba:	2101      	movs	r1, #1
 80053bc:	438a      	bics	r2, r1
 80053be:	65da      	str	r2, [r3, #92]	; 0x5c
 80053c0:	4b84      	ldr	r3, [pc, #528]	; (80055d4 <HAL_RCC_OscConfig+0x624>)
 80053c2:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80053c4:	4b83      	ldr	r3, [pc, #524]	; (80055d4 <HAL_RCC_OscConfig+0x624>)
 80053c6:	2104      	movs	r1, #4
 80053c8:	438a      	bics	r2, r1
 80053ca:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	689b      	ldr	r3, [r3, #8]
 80053d0:	2b00      	cmp	r3, #0
 80053d2:	d014      	beq.n	80053fe <HAL_RCC_OscConfig+0x44e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80053d4:	f7fd fdb2 	bl	8002f3c <HAL_GetTick>
 80053d8:	0003      	movs	r3, r0
 80053da:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80053dc:	e009      	b.n	80053f2 <HAL_RCC_OscConfig+0x442>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80053de:	f7fd fdad 	bl	8002f3c <HAL_GetTick>
 80053e2:	0002      	movs	r2, r0
 80053e4:	693b      	ldr	r3, [r7, #16]
 80053e6:	1ad3      	subs	r3, r2, r3
 80053e8:	4a7c      	ldr	r2, [pc, #496]	; (80055dc <HAL_RCC_OscConfig+0x62c>)
 80053ea:	4293      	cmp	r3, r2
 80053ec:	d901      	bls.n	80053f2 <HAL_RCC_OscConfig+0x442>
          {
            return HAL_TIMEOUT;
 80053ee:	2303      	movs	r3, #3
 80053f0:	e0ec      	b.n	80055cc <HAL_RCC_OscConfig+0x61c>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80053f2:	4b78      	ldr	r3, [pc, #480]	; (80055d4 <HAL_RCC_OscConfig+0x624>)
 80053f4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80053f6:	2202      	movs	r2, #2
 80053f8:	4013      	ands	r3, r2
 80053fa:	d0f0      	beq.n	80053de <HAL_RCC_OscConfig+0x42e>
 80053fc:	e013      	b.n	8005426 <HAL_RCC_OscConfig+0x476>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80053fe:	f7fd fd9d 	bl	8002f3c <HAL_GetTick>
 8005402:	0003      	movs	r3, r0
 8005404:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005406:	e009      	b.n	800541c <HAL_RCC_OscConfig+0x46c>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005408:	f7fd fd98 	bl	8002f3c <HAL_GetTick>
 800540c:	0002      	movs	r2, r0
 800540e:	693b      	ldr	r3, [r7, #16]
 8005410:	1ad3      	subs	r3, r2, r3
 8005412:	4a72      	ldr	r2, [pc, #456]	; (80055dc <HAL_RCC_OscConfig+0x62c>)
 8005414:	4293      	cmp	r3, r2
 8005416:	d901      	bls.n	800541c <HAL_RCC_OscConfig+0x46c>
          {
            return HAL_TIMEOUT;
 8005418:	2303      	movs	r3, #3
 800541a:	e0d7      	b.n	80055cc <HAL_RCC_OscConfig+0x61c>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800541c:	4b6d      	ldr	r3, [pc, #436]	; (80055d4 <HAL_RCC_OscConfig+0x624>)
 800541e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005420:	2202      	movs	r2, #2
 8005422:	4013      	ands	r3, r2
 8005424:	d1f0      	bne.n	8005408 <HAL_RCC_OscConfig+0x458>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 8005426:	231f      	movs	r3, #31
 8005428:	18fb      	adds	r3, r7, r3
 800542a:	781b      	ldrb	r3, [r3, #0]
 800542c:	2b01      	cmp	r3, #1
 800542e:	d105      	bne.n	800543c <HAL_RCC_OscConfig+0x48c>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8005430:	4b68      	ldr	r3, [pc, #416]	; (80055d4 <HAL_RCC_OscConfig+0x624>)
 8005432:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005434:	4b67      	ldr	r3, [pc, #412]	; (80055d4 <HAL_RCC_OscConfig+0x624>)
 8005436:	496a      	ldr	r1, [pc, #424]	; (80055e0 <HAL_RCC_OscConfig+0x630>)
 8005438:	400a      	ands	r2, r1
 800543a:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	69db      	ldr	r3, [r3, #28]
 8005440:	2b00      	cmp	r3, #0
 8005442:	d100      	bne.n	8005446 <HAL_RCC_OscConfig+0x496>
 8005444:	e0c1      	b.n	80055ca <HAL_RCC_OscConfig+0x61a>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005446:	4b63      	ldr	r3, [pc, #396]	; (80055d4 <HAL_RCC_OscConfig+0x624>)
 8005448:	689b      	ldr	r3, [r3, #8]
 800544a:	2238      	movs	r2, #56	; 0x38
 800544c:	4013      	ands	r3, r2
 800544e:	2b10      	cmp	r3, #16
 8005450:	d100      	bne.n	8005454 <HAL_RCC_OscConfig+0x4a4>
 8005452:	e081      	b.n	8005558 <HAL_RCC_OscConfig+0x5a8>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	69db      	ldr	r3, [r3, #28]
 8005458:	2b02      	cmp	r3, #2
 800545a:	d156      	bne.n	800550a <HAL_RCC_OscConfig+0x55a>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800545c:	4b5d      	ldr	r3, [pc, #372]	; (80055d4 <HAL_RCC_OscConfig+0x624>)
 800545e:	681a      	ldr	r2, [r3, #0]
 8005460:	4b5c      	ldr	r3, [pc, #368]	; (80055d4 <HAL_RCC_OscConfig+0x624>)
 8005462:	4960      	ldr	r1, [pc, #384]	; (80055e4 <HAL_RCC_OscConfig+0x634>)
 8005464:	400a      	ands	r2, r1
 8005466:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005468:	f7fd fd68 	bl	8002f3c <HAL_GetTick>
 800546c:	0003      	movs	r3, r0
 800546e:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005470:	e008      	b.n	8005484 <HAL_RCC_OscConfig+0x4d4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005472:	f7fd fd63 	bl	8002f3c <HAL_GetTick>
 8005476:	0002      	movs	r2, r0
 8005478:	693b      	ldr	r3, [r7, #16]
 800547a:	1ad3      	subs	r3, r2, r3
 800547c:	2b02      	cmp	r3, #2
 800547e:	d901      	bls.n	8005484 <HAL_RCC_OscConfig+0x4d4>
          {
            return HAL_TIMEOUT;
 8005480:	2303      	movs	r3, #3
 8005482:	e0a3      	b.n	80055cc <HAL_RCC_OscConfig+0x61c>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005484:	4b53      	ldr	r3, [pc, #332]	; (80055d4 <HAL_RCC_OscConfig+0x624>)
 8005486:	681a      	ldr	r2, [r3, #0]
 8005488:	2380      	movs	r3, #128	; 0x80
 800548a:	049b      	lsls	r3, r3, #18
 800548c:	4013      	ands	r3, r2
 800548e:	d1f0      	bne.n	8005472 <HAL_RCC_OscConfig+0x4c2>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005490:	4b50      	ldr	r3, [pc, #320]	; (80055d4 <HAL_RCC_OscConfig+0x624>)
 8005492:	68db      	ldr	r3, [r3, #12]
 8005494:	4a54      	ldr	r2, [pc, #336]	; (80055e8 <HAL_RCC_OscConfig+0x638>)
 8005496:	4013      	ands	r3, r2
 8005498:	0019      	movs	r1, r3
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	6a1a      	ldr	r2, [r3, #32]
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80054a2:	431a      	orrs	r2, r3
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80054a8:	021b      	lsls	r3, r3, #8
 80054aa:	431a      	orrs	r2, r3
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80054b0:	431a      	orrs	r2, r3
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80054b6:	431a      	orrs	r2, r3
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80054bc:	431a      	orrs	r2, r3
 80054be:	4b45      	ldr	r3, [pc, #276]	; (80055d4 <HAL_RCC_OscConfig+0x624>)
 80054c0:	430a      	orrs	r2, r1
 80054c2:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLQ,
#endif /* RCC_PLLQ_SUPPORT */
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80054c4:	4b43      	ldr	r3, [pc, #268]	; (80055d4 <HAL_RCC_OscConfig+0x624>)
 80054c6:	681a      	ldr	r2, [r3, #0]
 80054c8:	4b42      	ldr	r3, [pc, #264]	; (80055d4 <HAL_RCC_OscConfig+0x624>)
 80054ca:	2180      	movs	r1, #128	; 0x80
 80054cc:	0449      	lsls	r1, r1, #17
 80054ce:	430a      	orrs	r2, r1
 80054d0:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 80054d2:	4b40      	ldr	r3, [pc, #256]	; (80055d4 <HAL_RCC_OscConfig+0x624>)
 80054d4:	68da      	ldr	r2, [r3, #12]
 80054d6:	4b3f      	ldr	r3, [pc, #252]	; (80055d4 <HAL_RCC_OscConfig+0x624>)
 80054d8:	2180      	movs	r1, #128	; 0x80
 80054da:	0549      	lsls	r1, r1, #21
 80054dc:	430a      	orrs	r2, r1
 80054de:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80054e0:	f7fd fd2c 	bl	8002f3c <HAL_GetTick>
 80054e4:	0003      	movs	r3, r0
 80054e6:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80054e8:	e008      	b.n	80054fc <HAL_RCC_OscConfig+0x54c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80054ea:	f7fd fd27 	bl	8002f3c <HAL_GetTick>
 80054ee:	0002      	movs	r2, r0
 80054f0:	693b      	ldr	r3, [r7, #16]
 80054f2:	1ad3      	subs	r3, r2, r3
 80054f4:	2b02      	cmp	r3, #2
 80054f6:	d901      	bls.n	80054fc <HAL_RCC_OscConfig+0x54c>
          {
            return HAL_TIMEOUT;
 80054f8:	2303      	movs	r3, #3
 80054fa:	e067      	b.n	80055cc <HAL_RCC_OscConfig+0x61c>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80054fc:	4b35      	ldr	r3, [pc, #212]	; (80055d4 <HAL_RCC_OscConfig+0x624>)
 80054fe:	681a      	ldr	r2, [r3, #0]
 8005500:	2380      	movs	r3, #128	; 0x80
 8005502:	049b      	lsls	r3, r3, #18
 8005504:	4013      	ands	r3, r2
 8005506:	d0f0      	beq.n	80054ea <HAL_RCC_OscConfig+0x53a>
 8005508:	e05f      	b.n	80055ca <HAL_RCC_OscConfig+0x61a>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800550a:	4b32      	ldr	r3, [pc, #200]	; (80055d4 <HAL_RCC_OscConfig+0x624>)
 800550c:	681a      	ldr	r2, [r3, #0]
 800550e:	4b31      	ldr	r3, [pc, #196]	; (80055d4 <HAL_RCC_OscConfig+0x624>)
 8005510:	4934      	ldr	r1, [pc, #208]	; (80055e4 <HAL_RCC_OscConfig+0x634>)
 8005512:	400a      	ands	r2, r1
 8005514:	601a      	str	r2, [r3, #0]

        /* Disable all PLL outputs to save power */
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PLLSOURCE_NONE);
 8005516:	4b2f      	ldr	r3, [pc, #188]	; (80055d4 <HAL_RCC_OscConfig+0x624>)
 8005518:	68da      	ldr	r2, [r3, #12]
 800551a:	4b2e      	ldr	r3, [pc, #184]	; (80055d4 <HAL_RCC_OscConfig+0x624>)
 800551c:	2103      	movs	r1, #3
 800551e:	438a      	bics	r2, r1
 8005520:	60da      	str	r2, [r3, #12]

#if defined(RCC_PLLQ_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
 8005522:	4b2c      	ldr	r3, [pc, #176]	; (80055d4 <HAL_RCC_OscConfig+0x624>)
 8005524:	68da      	ldr	r2, [r3, #12]
 8005526:	4b2b      	ldr	r3, [pc, #172]	; (80055d4 <HAL_RCC_OscConfig+0x624>)
 8005528:	4930      	ldr	r1, [pc, #192]	; (80055ec <HAL_RCC_OscConfig+0x63c>)
 800552a:	400a      	ands	r2, r1
 800552c:	60da      	str	r2, [r3, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLREN);
#endif /* RCC_PLLQ_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800552e:	f7fd fd05 	bl	8002f3c <HAL_GetTick>
 8005532:	0003      	movs	r3, r0
 8005534:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005536:	e008      	b.n	800554a <HAL_RCC_OscConfig+0x59a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005538:	f7fd fd00 	bl	8002f3c <HAL_GetTick>
 800553c:	0002      	movs	r2, r0
 800553e:	693b      	ldr	r3, [r7, #16]
 8005540:	1ad3      	subs	r3, r2, r3
 8005542:	2b02      	cmp	r3, #2
 8005544:	d901      	bls.n	800554a <HAL_RCC_OscConfig+0x59a>
          {
            return HAL_TIMEOUT;
 8005546:	2303      	movs	r3, #3
 8005548:	e040      	b.n	80055cc <HAL_RCC_OscConfig+0x61c>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800554a:	4b22      	ldr	r3, [pc, #136]	; (80055d4 <HAL_RCC_OscConfig+0x624>)
 800554c:	681a      	ldr	r2, [r3, #0]
 800554e:	2380      	movs	r3, #128	; 0x80
 8005550:	049b      	lsls	r3, r3, #18
 8005552:	4013      	ands	r3, r2
 8005554:	d1f0      	bne.n	8005538 <HAL_RCC_OscConfig+0x588>
 8005556:	e038      	b.n	80055ca <HAL_RCC_OscConfig+0x61a>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	69db      	ldr	r3, [r3, #28]
 800555c:	2b01      	cmp	r3, #1
 800555e:	d101      	bne.n	8005564 <HAL_RCC_OscConfig+0x5b4>
      {
        return HAL_ERROR;
 8005560:	2301      	movs	r3, #1
 8005562:	e033      	b.n	80055cc <HAL_RCC_OscConfig+0x61c>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 8005564:	4b1b      	ldr	r3, [pc, #108]	; (80055d4 <HAL_RCC_OscConfig+0x624>)
 8005566:	68db      	ldr	r3, [r3, #12]
 8005568:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800556a:	697b      	ldr	r3, [r7, #20]
 800556c:	2203      	movs	r2, #3
 800556e:	401a      	ands	r2, r3
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	6a1b      	ldr	r3, [r3, #32]
 8005574:	429a      	cmp	r2, r3
 8005576:	d126      	bne.n	80055c6 <HAL_RCC_OscConfig+0x616>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8005578:	697b      	ldr	r3, [r7, #20]
 800557a:	2270      	movs	r2, #112	; 0x70
 800557c:	401a      	ands	r2, r3
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005582:	429a      	cmp	r2, r3
 8005584:	d11f      	bne.n	80055c6 <HAL_RCC_OscConfig+0x616>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8005586:	697a      	ldr	r2, [r7, #20]
 8005588:	23fe      	movs	r3, #254	; 0xfe
 800558a:	01db      	lsls	r3, r3, #7
 800558c:	401a      	ands	r2, r3
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005592:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8005594:	429a      	cmp	r2, r3
 8005596:	d116      	bne.n	80055c6 <HAL_RCC_OscConfig+0x616>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8005598:	697a      	ldr	r2, [r7, #20]
 800559a:	23f8      	movs	r3, #248	; 0xf8
 800559c:	039b      	lsls	r3, r3, #14
 800559e:	401a      	ands	r2, r3
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80055a4:	429a      	cmp	r2, r3
 80055a6:	d10e      	bne.n	80055c6 <HAL_RCC_OscConfig+0x616>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 80055a8:	697a      	ldr	r2, [r7, #20]
 80055aa:	23e0      	movs	r3, #224	; 0xe0
 80055ac:	051b      	lsls	r3, r3, #20
 80055ae:	401a      	ands	r2, r3
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80055b4:	429a      	cmp	r2, r3
 80055b6:	d106      	bne.n	80055c6 <HAL_RCC_OscConfig+0x616>
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 80055b8:	697b      	ldr	r3, [r7, #20]
 80055ba:	0f5b      	lsrs	r3, r3, #29
 80055bc:	075a      	lsls	r2, r3, #29
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 80055c2:	429a      	cmp	r2, r3
 80055c4:	d001      	beq.n	80055ca <HAL_RCC_OscConfig+0x61a>
        {
          return HAL_ERROR;
 80055c6:	2301      	movs	r3, #1
 80055c8:	e000      	b.n	80055cc <HAL_RCC_OscConfig+0x61c>
        }
      }
    }
  }
  return HAL_OK;
 80055ca:	2300      	movs	r3, #0
}
 80055cc:	0018      	movs	r0, r3
 80055ce:	46bd      	mov	sp, r7
 80055d0:	b008      	add	sp, #32
 80055d2:	bd80      	pop	{r7, pc}
 80055d4:	40021000 	.word	0x40021000
 80055d8:	40007000 	.word	0x40007000
 80055dc:	00001388 	.word	0x00001388
 80055e0:	efffffff 	.word	0xefffffff
 80055e4:	feffffff 	.word	0xfeffffff
 80055e8:	11c1808c 	.word	0x11c1808c
 80055ec:	eefeffff 	.word	0xeefeffff

080055f0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80055f0:	b580      	push	{r7, lr}
 80055f2:	b084      	sub	sp, #16
 80055f4:	af00      	add	r7, sp, #0
 80055f6:	6078      	str	r0, [r7, #4]
 80055f8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	2b00      	cmp	r3, #0
 80055fe:	d101      	bne.n	8005604 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005600:	2301      	movs	r3, #1
 8005602:	e0e9      	b.n	80057d8 <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005604:	4b76      	ldr	r3, [pc, #472]	; (80057e0 <HAL_RCC_ClockConfig+0x1f0>)
 8005606:	681b      	ldr	r3, [r3, #0]
 8005608:	2207      	movs	r2, #7
 800560a:	4013      	ands	r3, r2
 800560c:	683a      	ldr	r2, [r7, #0]
 800560e:	429a      	cmp	r2, r3
 8005610:	d91e      	bls.n	8005650 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005612:	4b73      	ldr	r3, [pc, #460]	; (80057e0 <HAL_RCC_ClockConfig+0x1f0>)
 8005614:	681b      	ldr	r3, [r3, #0]
 8005616:	2207      	movs	r2, #7
 8005618:	4393      	bics	r3, r2
 800561a:	0019      	movs	r1, r3
 800561c:	4b70      	ldr	r3, [pc, #448]	; (80057e0 <HAL_RCC_ClockConfig+0x1f0>)
 800561e:	683a      	ldr	r2, [r7, #0]
 8005620:	430a      	orrs	r2, r1
 8005622:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8005624:	f7fd fc8a 	bl	8002f3c <HAL_GetTick>
 8005628:	0003      	movs	r3, r0
 800562a:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800562c:	e009      	b.n	8005642 <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800562e:	f7fd fc85 	bl	8002f3c <HAL_GetTick>
 8005632:	0002      	movs	r2, r0
 8005634:	68fb      	ldr	r3, [r7, #12]
 8005636:	1ad3      	subs	r3, r2, r3
 8005638:	4a6a      	ldr	r2, [pc, #424]	; (80057e4 <HAL_RCC_ClockConfig+0x1f4>)
 800563a:	4293      	cmp	r3, r2
 800563c:	d901      	bls.n	8005642 <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 800563e:	2303      	movs	r3, #3
 8005640:	e0ca      	b.n	80057d8 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8005642:	4b67      	ldr	r3, [pc, #412]	; (80057e0 <HAL_RCC_ClockConfig+0x1f0>)
 8005644:	681b      	ldr	r3, [r3, #0]
 8005646:	2207      	movs	r2, #7
 8005648:	4013      	ands	r3, r2
 800564a:	683a      	ldr	r2, [r7, #0]
 800564c:	429a      	cmp	r2, r3
 800564e:	d1ee      	bne.n	800562e <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	681b      	ldr	r3, [r3, #0]
 8005654:	2202      	movs	r2, #2
 8005656:	4013      	ands	r3, r2
 8005658:	d015      	beq.n	8005686 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	681b      	ldr	r3, [r3, #0]
 800565e:	2204      	movs	r2, #4
 8005660:	4013      	ands	r3, r2
 8005662:	d006      	beq.n	8005672 <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8005664:	4b60      	ldr	r3, [pc, #384]	; (80057e8 <HAL_RCC_ClockConfig+0x1f8>)
 8005666:	689a      	ldr	r2, [r3, #8]
 8005668:	4b5f      	ldr	r3, [pc, #380]	; (80057e8 <HAL_RCC_ClockConfig+0x1f8>)
 800566a:	21e0      	movs	r1, #224	; 0xe0
 800566c:	01c9      	lsls	r1, r1, #7
 800566e:	430a      	orrs	r2, r1
 8005670:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005672:	4b5d      	ldr	r3, [pc, #372]	; (80057e8 <HAL_RCC_ClockConfig+0x1f8>)
 8005674:	689b      	ldr	r3, [r3, #8]
 8005676:	4a5d      	ldr	r2, [pc, #372]	; (80057ec <HAL_RCC_ClockConfig+0x1fc>)
 8005678:	4013      	ands	r3, r2
 800567a:	0019      	movs	r1, r3
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	689a      	ldr	r2, [r3, #8]
 8005680:	4b59      	ldr	r3, [pc, #356]	; (80057e8 <HAL_RCC_ClockConfig+0x1f8>)
 8005682:	430a      	orrs	r2, r1
 8005684:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	681b      	ldr	r3, [r3, #0]
 800568a:	2201      	movs	r2, #1
 800568c:	4013      	ands	r3, r2
 800568e:	d057      	beq.n	8005740 <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	685b      	ldr	r3, [r3, #4]
 8005694:	2b01      	cmp	r3, #1
 8005696:	d107      	bne.n	80056a8 <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005698:	4b53      	ldr	r3, [pc, #332]	; (80057e8 <HAL_RCC_ClockConfig+0x1f8>)
 800569a:	681a      	ldr	r2, [r3, #0]
 800569c:	2380      	movs	r3, #128	; 0x80
 800569e:	029b      	lsls	r3, r3, #10
 80056a0:	4013      	ands	r3, r2
 80056a2:	d12b      	bne.n	80056fc <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80056a4:	2301      	movs	r3, #1
 80056a6:	e097      	b.n	80057d8 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	685b      	ldr	r3, [r3, #4]
 80056ac:	2b02      	cmp	r3, #2
 80056ae:	d107      	bne.n	80056c0 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80056b0:	4b4d      	ldr	r3, [pc, #308]	; (80057e8 <HAL_RCC_ClockConfig+0x1f8>)
 80056b2:	681a      	ldr	r2, [r3, #0]
 80056b4:	2380      	movs	r3, #128	; 0x80
 80056b6:	049b      	lsls	r3, r3, #18
 80056b8:	4013      	ands	r3, r2
 80056ba:	d11f      	bne.n	80056fc <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80056bc:	2301      	movs	r3, #1
 80056be:	e08b      	b.n	80057d8 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	685b      	ldr	r3, [r3, #4]
 80056c4:	2b00      	cmp	r3, #0
 80056c6:	d107      	bne.n	80056d8 <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80056c8:	4b47      	ldr	r3, [pc, #284]	; (80057e8 <HAL_RCC_ClockConfig+0x1f8>)
 80056ca:	681a      	ldr	r2, [r3, #0]
 80056cc:	2380      	movs	r3, #128	; 0x80
 80056ce:	00db      	lsls	r3, r3, #3
 80056d0:	4013      	ands	r3, r2
 80056d2:	d113      	bne.n	80056fc <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80056d4:	2301      	movs	r3, #1
 80056d6:	e07f      	b.n	80057d8 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	685b      	ldr	r3, [r3, #4]
 80056dc:	2b03      	cmp	r3, #3
 80056de:	d106      	bne.n	80056ee <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80056e0:	4b41      	ldr	r3, [pc, #260]	; (80057e8 <HAL_RCC_ClockConfig+0x1f8>)
 80056e2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80056e4:	2202      	movs	r2, #2
 80056e6:	4013      	ands	r3, r2
 80056e8:	d108      	bne.n	80056fc <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80056ea:	2301      	movs	r3, #1
 80056ec:	e074      	b.n	80057d8 <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80056ee:	4b3e      	ldr	r3, [pc, #248]	; (80057e8 <HAL_RCC_ClockConfig+0x1f8>)
 80056f0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80056f2:	2202      	movs	r2, #2
 80056f4:	4013      	ands	r3, r2
 80056f6:	d101      	bne.n	80056fc <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80056f8:	2301      	movs	r3, #1
 80056fa:	e06d      	b.n	80057d8 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80056fc:	4b3a      	ldr	r3, [pc, #232]	; (80057e8 <HAL_RCC_ClockConfig+0x1f8>)
 80056fe:	689b      	ldr	r3, [r3, #8]
 8005700:	2207      	movs	r2, #7
 8005702:	4393      	bics	r3, r2
 8005704:	0019      	movs	r1, r3
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	685a      	ldr	r2, [r3, #4]
 800570a:	4b37      	ldr	r3, [pc, #220]	; (80057e8 <HAL_RCC_ClockConfig+0x1f8>)
 800570c:	430a      	orrs	r2, r1
 800570e:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005710:	f7fd fc14 	bl	8002f3c <HAL_GetTick>
 8005714:	0003      	movs	r3, r0
 8005716:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005718:	e009      	b.n	800572e <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800571a:	f7fd fc0f 	bl	8002f3c <HAL_GetTick>
 800571e:	0002      	movs	r2, r0
 8005720:	68fb      	ldr	r3, [r7, #12]
 8005722:	1ad3      	subs	r3, r2, r3
 8005724:	4a2f      	ldr	r2, [pc, #188]	; (80057e4 <HAL_RCC_ClockConfig+0x1f4>)
 8005726:	4293      	cmp	r3, r2
 8005728:	d901      	bls.n	800572e <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 800572a:	2303      	movs	r3, #3
 800572c:	e054      	b.n	80057d8 <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800572e:	4b2e      	ldr	r3, [pc, #184]	; (80057e8 <HAL_RCC_ClockConfig+0x1f8>)
 8005730:	689b      	ldr	r3, [r3, #8]
 8005732:	2238      	movs	r2, #56	; 0x38
 8005734:	401a      	ands	r2, r3
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	685b      	ldr	r3, [r3, #4]
 800573a:	00db      	lsls	r3, r3, #3
 800573c:	429a      	cmp	r2, r3
 800573e:	d1ec      	bne.n	800571a <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005740:	4b27      	ldr	r3, [pc, #156]	; (80057e0 <HAL_RCC_ClockConfig+0x1f0>)
 8005742:	681b      	ldr	r3, [r3, #0]
 8005744:	2207      	movs	r2, #7
 8005746:	4013      	ands	r3, r2
 8005748:	683a      	ldr	r2, [r7, #0]
 800574a:	429a      	cmp	r2, r3
 800574c:	d21e      	bcs.n	800578c <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800574e:	4b24      	ldr	r3, [pc, #144]	; (80057e0 <HAL_RCC_ClockConfig+0x1f0>)
 8005750:	681b      	ldr	r3, [r3, #0]
 8005752:	2207      	movs	r2, #7
 8005754:	4393      	bics	r3, r2
 8005756:	0019      	movs	r1, r3
 8005758:	4b21      	ldr	r3, [pc, #132]	; (80057e0 <HAL_RCC_ClockConfig+0x1f0>)
 800575a:	683a      	ldr	r2, [r7, #0]
 800575c:	430a      	orrs	r2, r1
 800575e:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8005760:	f7fd fbec 	bl	8002f3c <HAL_GetTick>
 8005764:	0003      	movs	r3, r0
 8005766:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8005768:	e009      	b.n	800577e <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800576a:	f7fd fbe7 	bl	8002f3c <HAL_GetTick>
 800576e:	0002      	movs	r2, r0
 8005770:	68fb      	ldr	r3, [r7, #12]
 8005772:	1ad3      	subs	r3, r2, r3
 8005774:	4a1b      	ldr	r2, [pc, #108]	; (80057e4 <HAL_RCC_ClockConfig+0x1f4>)
 8005776:	4293      	cmp	r3, r2
 8005778:	d901      	bls.n	800577e <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 800577a:	2303      	movs	r3, #3
 800577c:	e02c      	b.n	80057d8 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800577e:	4b18      	ldr	r3, [pc, #96]	; (80057e0 <HAL_RCC_ClockConfig+0x1f0>)
 8005780:	681b      	ldr	r3, [r3, #0]
 8005782:	2207      	movs	r2, #7
 8005784:	4013      	ands	r3, r2
 8005786:	683a      	ldr	r2, [r7, #0]
 8005788:	429a      	cmp	r2, r3
 800578a:	d1ee      	bne.n	800576a <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	681b      	ldr	r3, [r3, #0]
 8005790:	2204      	movs	r2, #4
 8005792:	4013      	ands	r3, r2
 8005794:	d009      	beq.n	80057aa <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8005796:	4b14      	ldr	r3, [pc, #80]	; (80057e8 <HAL_RCC_ClockConfig+0x1f8>)
 8005798:	689b      	ldr	r3, [r3, #8]
 800579a:	4a15      	ldr	r2, [pc, #84]	; (80057f0 <HAL_RCC_ClockConfig+0x200>)
 800579c:	4013      	ands	r3, r2
 800579e:	0019      	movs	r1, r3
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	68da      	ldr	r2, [r3, #12]
 80057a4:	4b10      	ldr	r3, [pc, #64]	; (80057e8 <HAL_RCC_ClockConfig+0x1f8>)
 80057a6:	430a      	orrs	r2, r1
 80057a8:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 80057aa:	f000 f829 	bl	8005800 <HAL_RCC_GetSysClockFreq>
 80057ae:	0001      	movs	r1, r0
 80057b0:	4b0d      	ldr	r3, [pc, #52]	; (80057e8 <HAL_RCC_ClockConfig+0x1f8>)
 80057b2:	689b      	ldr	r3, [r3, #8]
 80057b4:	0a1b      	lsrs	r3, r3, #8
 80057b6:	220f      	movs	r2, #15
 80057b8:	401a      	ands	r2, r3
 80057ba:	4b0e      	ldr	r3, [pc, #56]	; (80057f4 <HAL_RCC_ClockConfig+0x204>)
 80057bc:	0092      	lsls	r2, r2, #2
 80057be:	58d3      	ldr	r3, [r2, r3]
 80057c0:	221f      	movs	r2, #31
 80057c2:	4013      	ands	r3, r2
 80057c4:	000a      	movs	r2, r1
 80057c6:	40da      	lsrs	r2, r3
 80057c8:	4b0b      	ldr	r3, [pc, #44]	; (80057f8 <HAL_RCC_ClockConfig+0x208>)
 80057ca:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 80057cc:	4b0b      	ldr	r3, [pc, #44]	; (80057fc <HAL_RCC_ClockConfig+0x20c>)
 80057ce:	681b      	ldr	r3, [r3, #0]
 80057d0:	0018      	movs	r0, r3
 80057d2:	f7fd fb57 	bl	8002e84 <HAL_InitTick>
 80057d6:	0003      	movs	r3, r0
}
 80057d8:	0018      	movs	r0, r3
 80057da:	46bd      	mov	sp, r7
 80057dc:	b004      	add	sp, #16
 80057de:	bd80      	pop	{r7, pc}
 80057e0:	40022000 	.word	0x40022000
 80057e4:	00001388 	.word	0x00001388
 80057e8:	40021000 	.word	0x40021000
 80057ec:	fffff0ff 	.word	0xfffff0ff
 80057f0:	ffff8fff 	.word	0xffff8fff
 80057f4:	08009a8c 	.word	0x08009a8c
 80057f8:	20003134 	.word	0x20003134
 80057fc:	20003138 	.word	0x20003138

08005800 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005800:	b580      	push	{r7, lr}
 8005802:	b086      	sub	sp, #24
 8005804:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8005806:	4b3c      	ldr	r3, [pc, #240]	; (80058f8 <HAL_RCC_GetSysClockFreq+0xf8>)
 8005808:	689b      	ldr	r3, [r3, #8]
 800580a:	2238      	movs	r2, #56	; 0x38
 800580c:	4013      	ands	r3, r2
 800580e:	d10f      	bne.n	8005830 <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8005810:	4b39      	ldr	r3, [pc, #228]	; (80058f8 <HAL_RCC_GetSysClockFreq+0xf8>)
 8005812:	681b      	ldr	r3, [r3, #0]
 8005814:	0adb      	lsrs	r3, r3, #11
 8005816:	2207      	movs	r2, #7
 8005818:	4013      	ands	r3, r2
 800581a:	2201      	movs	r2, #1
 800581c:	409a      	lsls	r2, r3
 800581e:	0013      	movs	r3, r2
 8005820:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 8005822:	6839      	ldr	r1, [r7, #0]
 8005824:	4835      	ldr	r0, [pc, #212]	; (80058fc <HAL_RCC_GetSysClockFreq+0xfc>)
 8005826:	f7fa fc6d 	bl	8000104 <__udivsi3>
 800582a:	0003      	movs	r3, r0
 800582c:	613b      	str	r3, [r7, #16]
 800582e:	e05d      	b.n	80058ec <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8005830:	4b31      	ldr	r3, [pc, #196]	; (80058f8 <HAL_RCC_GetSysClockFreq+0xf8>)
 8005832:	689b      	ldr	r3, [r3, #8]
 8005834:	2238      	movs	r2, #56	; 0x38
 8005836:	4013      	ands	r3, r2
 8005838:	2b08      	cmp	r3, #8
 800583a:	d102      	bne.n	8005842 <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800583c:	4b30      	ldr	r3, [pc, #192]	; (8005900 <HAL_RCC_GetSysClockFreq+0x100>)
 800583e:	613b      	str	r3, [r7, #16]
 8005840:	e054      	b.n	80058ec <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005842:	4b2d      	ldr	r3, [pc, #180]	; (80058f8 <HAL_RCC_GetSysClockFreq+0xf8>)
 8005844:	689b      	ldr	r3, [r3, #8]
 8005846:	2238      	movs	r2, #56	; 0x38
 8005848:	4013      	ands	r3, r2
 800584a:	2b10      	cmp	r3, #16
 800584c:	d138      	bne.n	80058c0 <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 800584e:	4b2a      	ldr	r3, [pc, #168]	; (80058f8 <HAL_RCC_GetSysClockFreq+0xf8>)
 8005850:	68db      	ldr	r3, [r3, #12]
 8005852:	2203      	movs	r2, #3
 8005854:	4013      	ands	r3, r2
 8005856:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8005858:	4b27      	ldr	r3, [pc, #156]	; (80058f8 <HAL_RCC_GetSysClockFreq+0xf8>)
 800585a:	68db      	ldr	r3, [r3, #12]
 800585c:	091b      	lsrs	r3, r3, #4
 800585e:	2207      	movs	r2, #7
 8005860:	4013      	ands	r3, r2
 8005862:	3301      	adds	r3, #1
 8005864:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8005866:	68fb      	ldr	r3, [r7, #12]
 8005868:	2b03      	cmp	r3, #3
 800586a:	d10d      	bne.n	8005888 <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800586c:	68b9      	ldr	r1, [r7, #8]
 800586e:	4824      	ldr	r0, [pc, #144]	; (8005900 <HAL_RCC_GetSysClockFreq+0x100>)
 8005870:	f7fa fc48 	bl	8000104 <__udivsi3>
 8005874:	0003      	movs	r3, r0
 8005876:	0019      	movs	r1, r3
 8005878:	4b1f      	ldr	r3, [pc, #124]	; (80058f8 <HAL_RCC_GetSysClockFreq+0xf8>)
 800587a:	68db      	ldr	r3, [r3, #12]
 800587c:	0a1b      	lsrs	r3, r3, #8
 800587e:	227f      	movs	r2, #127	; 0x7f
 8005880:	4013      	ands	r3, r2
 8005882:	434b      	muls	r3, r1
 8005884:	617b      	str	r3, [r7, #20]
        break;
 8005886:	e00d      	b.n	80058a4 <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 8005888:	68b9      	ldr	r1, [r7, #8]
 800588a:	481c      	ldr	r0, [pc, #112]	; (80058fc <HAL_RCC_GetSysClockFreq+0xfc>)
 800588c:	f7fa fc3a 	bl	8000104 <__udivsi3>
 8005890:	0003      	movs	r3, r0
 8005892:	0019      	movs	r1, r3
 8005894:	4b18      	ldr	r3, [pc, #96]	; (80058f8 <HAL_RCC_GetSysClockFreq+0xf8>)
 8005896:	68db      	ldr	r3, [r3, #12]
 8005898:	0a1b      	lsrs	r3, r3, #8
 800589a:	227f      	movs	r2, #127	; 0x7f
 800589c:	4013      	ands	r3, r2
 800589e:	434b      	muls	r3, r1
 80058a0:	617b      	str	r3, [r7, #20]
        break;
 80058a2:	46c0      	nop			; (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 80058a4:	4b14      	ldr	r3, [pc, #80]	; (80058f8 <HAL_RCC_GetSysClockFreq+0xf8>)
 80058a6:	68db      	ldr	r3, [r3, #12]
 80058a8:	0f5b      	lsrs	r3, r3, #29
 80058aa:	2207      	movs	r2, #7
 80058ac:	4013      	ands	r3, r2
 80058ae:	3301      	adds	r3, #1
 80058b0:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 80058b2:	6879      	ldr	r1, [r7, #4]
 80058b4:	6978      	ldr	r0, [r7, #20]
 80058b6:	f7fa fc25 	bl	8000104 <__udivsi3>
 80058ba:	0003      	movs	r3, r0
 80058bc:	613b      	str	r3, [r7, #16]
 80058be:	e015      	b.n	80058ec <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 80058c0:	4b0d      	ldr	r3, [pc, #52]	; (80058f8 <HAL_RCC_GetSysClockFreq+0xf8>)
 80058c2:	689b      	ldr	r3, [r3, #8]
 80058c4:	2238      	movs	r2, #56	; 0x38
 80058c6:	4013      	ands	r3, r2
 80058c8:	2b20      	cmp	r3, #32
 80058ca:	d103      	bne.n	80058d4 <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 80058cc:	2380      	movs	r3, #128	; 0x80
 80058ce:	021b      	lsls	r3, r3, #8
 80058d0:	613b      	str	r3, [r7, #16]
 80058d2:	e00b      	b.n	80058ec <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 80058d4:	4b08      	ldr	r3, [pc, #32]	; (80058f8 <HAL_RCC_GetSysClockFreq+0xf8>)
 80058d6:	689b      	ldr	r3, [r3, #8]
 80058d8:	2238      	movs	r2, #56	; 0x38
 80058da:	4013      	ands	r3, r2
 80058dc:	2b18      	cmp	r3, #24
 80058de:	d103      	bne.n	80058e8 <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 80058e0:	23fa      	movs	r3, #250	; 0xfa
 80058e2:	01db      	lsls	r3, r3, #7
 80058e4:	613b      	str	r3, [r7, #16]
 80058e6:	e001      	b.n	80058ec <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 80058e8:	2300      	movs	r3, #0
 80058ea:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 80058ec:	693b      	ldr	r3, [r7, #16]
}
 80058ee:	0018      	movs	r0, r3
 80058f0:	46bd      	mov	sp, r7
 80058f2:	b006      	add	sp, #24
 80058f4:	bd80      	pop	{r7, pc}
 80058f6:	46c0      	nop			; (mov r8, r8)
 80058f8:	40021000 	.word	0x40021000
 80058fc:	00f42400 	.word	0x00f42400
 8005900:	007a1200 	.word	0x007a1200

08005904 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005904:	b580      	push	{r7, lr}
 8005906:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005908:	4b02      	ldr	r3, [pc, #8]	; (8005914 <HAL_RCC_GetHCLKFreq+0x10>)
 800590a:	681b      	ldr	r3, [r3, #0]
}
 800590c:	0018      	movs	r0, r3
 800590e:	46bd      	mov	sp, r7
 8005910:	bd80      	pop	{r7, pc}
 8005912:	46c0      	nop			; (mov r8, r8)
 8005914:	20003134 	.word	0x20003134

08005918 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005918:	b5b0      	push	{r4, r5, r7, lr}
 800591a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 800591c:	f7ff fff2 	bl	8005904 <HAL_RCC_GetHCLKFreq>
 8005920:	0004      	movs	r4, r0
 8005922:	f7ff fb39 	bl	8004f98 <LL_RCC_GetAPB1Prescaler>
 8005926:	0003      	movs	r3, r0
 8005928:	0b1a      	lsrs	r2, r3, #12
 800592a:	4b05      	ldr	r3, [pc, #20]	; (8005940 <HAL_RCC_GetPCLK1Freq+0x28>)
 800592c:	0092      	lsls	r2, r2, #2
 800592e:	58d3      	ldr	r3, [r2, r3]
 8005930:	221f      	movs	r2, #31
 8005932:	4013      	ands	r3, r2
 8005934:	40dc      	lsrs	r4, r3
 8005936:	0023      	movs	r3, r4
}
 8005938:	0018      	movs	r0, r3
 800593a:	46bd      	mov	sp, r7
 800593c:	bdb0      	pop	{r4, r5, r7, pc}
 800593e:	46c0      	nop			; (mov r8, r8)
 8005940:	08009acc 	.word	0x08009acc

08005944 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005944:	b580      	push	{r7, lr}
 8005946:	b086      	sub	sp, #24
 8005948:	af00      	add	r7, sp, #0
 800594a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 800594c:	2313      	movs	r3, #19
 800594e:	18fb      	adds	r3, r7, r3
 8005950:	2200      	movs	r2, #0
 8005952:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8005954:	2312      	movs	r3, #18
 8005956:	18fb      	adds	r3, r7, r3
 8005958:	2200      	movs	r2, #0
 800595a:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	681a      	ldr	r2, [r3, #0]
 8005960:	2380      	movs	r3, #128	; 0x80
 8005962:	029b      	lsls	r3, r3, #10
 8005964:	4013      	ands	r3, r2
 8005966:	d100      	bne.n	800596a <HAL_RCCEx_PeriphCLKConfig+0x26>
 8005968:	e0a3      	b.n	8005ab2 <HAL_RCCEx_PeriphCLKConfig+0x16e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800596a:	2011      	movs	r0, #17
 800596c:	183b      	adds	r3, r7, r0
 800596e:	2200      	movs	r2, #0
 8005970:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005972:	4bc3      	ldr	r3, [pc, #780]	; (8005c80 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8005974:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005976:	2380      	movs	r3, #128	; 0x80
 8005978:	055b      	lsls	r3, r3, #21
 800597a:	4013      	ands	r3, r2
 800597c:	d110      	bne.n	80059a0 <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800597e:	4bc0      	ldr	r3, [pc, #768]	; (8005c80 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8005980:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005982:	4bbf      	ldr	r3, [pc, #764]	; (8005c80 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8005984:	2180      	movs	r1, #128	; 0x80
 8005986:	0549      	lsls	r1, r1, #21
 8005988:	430a      	orrs	r2, r1
 800598a:	63da      	str	r2, [r3, #60]	; 0x3c
 800598c:	4bbc      	ldr	r3, [pc, #752]	; (8005c80 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800598e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005990:	2380      	movs	r3, #128	; 0x80
 8005992:	055b      	lsls	r3, r3, #21
 8005994:	4013      	ands	r3, r2
 8005996:	60bb      	str	r3, [r7, #8]
 8005998:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800599a:	183b      	adds	r3, r7, r0
 800599c:	2201      	movs	r2, #1
 800599e:	701a      	strb	r2, [r3, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80059a0:	4bb8      	ldr	r3, [pc, #736]	; (8005c84 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 80059a2:	681a      	ldr	r2, [r3, #0]
 80059a4:	4bb7      	ldr	r3, [pc, #732]	; (8005c84 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 80059a6:	2180      	movs	r1, #128	; 0x80
 80059a8:	0049      	lsls	r1, r1, #1
 80059aa:	430a      	orrs	r2, r1
 80059ac:	601a      	str	r2, [r3, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80059ae:	f7fd fac5 	bl	8002f3c <HAL_GetTick>
 80059b2:	0003      	movs	r3, r0
 80059b4:	60fb      	str	r3, [r7, #12]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80059b6:	e00b      	b.n	80059d0 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80059b8:	f7fd fac0 	bl	8002f3c <HAL_GetTick>
 80059bc:	0002      	movs	r2, r0
 80059be:	68fb      	ldr	r3, [r7, #12]
 80059c0:	1ad3      	subs	r3, r2, r3
 80059c2:	2b02      	cmp	r3, #2
 80059c4:	d904      	bls.n	80059d0 <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        ret = HAL_TIMEOUT;
 80059c6:	2313      	movs	r3, #19
 80059c8:	18fb      	adds	r3, r7, r3
 80059ca:	2203      	movs	r2, #3
 80059cc:	701a      	strb	r2, [r3, #0]
        break;
 80059ce:	e005      	b.n	80059dc <HAL_RCCEx_PeriphCLKConfig+0x98>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80059d0:	4bac      	ldr	r3, [pc, #688]	; (8005c84 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 80059d2:	681a      	ldr	r2, [r3, #0]
 80059d4:	2380      	movs	r3, #128	; 0x80
 80059d6:	005b      	lsls	r3, r3, #1
 80059d8:	4013      	ands	r3, r2
 80059da:	d0ed      	beq.n	80059b8 <HAL_RCCEx_PeriphCLKConfig+0x74>
      }
    }

    if (ret == HAL_OK)
 80059dc:	2313      	movs	r3, #19
 80059de:	18fb      	adds	r3, r7, r3
 80059e0:	781b      	ldrb	r3, [r3, #0]
 80059e2:	2b00      	cmp	r3, #0
 80059e4:	d154      	bne.n	8005a90 <HAL_RCCEx_PeriphCLKConfig+0x14c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80059e6:	4ba6      	ldr	r3, [pc, #664]	; (8005c80 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80059e8:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80059ea:	23c0      	movs	r3, #192	; 0xc0
 80059ec:	009b      	lsls	r3, r3, #2
 80059ee:	4013      	ands	r3, r2
 80059f0:	617b      	str	r3, [r7, #20]

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80059f2:	697b      	ldr	r3, [r7, #20]
 80059f4:	2b00      	cmp	r3, #0
 80059f6:	d019      	beq.n	8005a2c <HAL_RCCEx_PeriphCLKConfig+0xe8>
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80059fc:	697a      	ldr	r2, [r7, #20]
 80059fe:	429a      	cmp	r2, r3
 8005a00:	d014      	beq.n	8005a2c <HAL_RCCEx_PeriphCLKConfig+0xe8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8005a02:	4b9f      	ldr	r3, [pc, #636]	; (8005c80 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8005a04:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005a06:	4aa0      	ldr	r2, [pc, #640]	; (8005c88 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8005a08:	4013      	ands	r3, r2
 8005a0a:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8005a0c:	4b9c      	ldr	r3, [pc, #624]	; (8005c80 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8005a0e:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8005a10:	4b9b      	ldr	r3, [pc, #620]	; (8005c80 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8005a12:	2180      	movs	r1, #128	; 0x80
 8005a14:	0249      	lsls	r1, r1, #9
 8005a16:	430a      	orrs	r2, r1
 8005a18:	65da      	str	r2, [r3, #92]	; 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 8005a1a:	4b99      	ldr	r3, [pc, #612]	; (8005c80 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8005a1c:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8005a1e:	4b98      	ldr	r3, [pc, #608]	; (8005c80 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8005a20:	499a      	ldr	r1, [pc, #616]	; (8005c8c <HAL_RCCEx_PeriphCLKConfig+0x348>)
 8005a22:	400a      	ands	r2, r1
 8005a24:	65da      	str	r2, [r3, #92]	; 0x5c
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8005a26:	4b96      	ldr	r3, [pc, #600]	; (8005c80 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8005a28:	697a      	ldr	r2, [r7, #20]
 8005a2a:	65da      	str	r2, [r3, #92]	; 0x5c
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8005a2c:	697b      	ldr	r3, [r7, #20]
 8005a2e:	2201      	movs	r2, #1
 8005a30:	4013      	ands	r3, r2
 8005a32:	d016      	beq.n	8005a62 <HAL_RCCEx_PeriphCLKConfig+0x11e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005a34:	f7fd fa82 	bl	8002f3c <HAL_GetTick>
 8005a38:	0003      	movs	r3, r0
 8005a3a:	60fb      	str	r3, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005a3c:	e00c      	b.n	8005a58 <HAL_RCCEx_PeriphCLKConfig+0x114>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005a3e:	f7fd fa7d 	bl	8002f3c <HAL_GetTick>
 8005a42:	0002      	movs	r2, r0
 8005a44:	68fb      	ldr	r3, [r7, #12]
 8005a46:	1ad3      	subs	r3, r2, r3
 8005a48:	4a91      	ldr	r2, [pc, #580]	; (8005c90 <HAL_RCCEx_PeriphCLKConfig+0x34c>)
 8005a4a:	4293      	cmp	r3, r2
 8005a4c:	d904      	bls.n	8005a58 <HAL_RCCEx_PeriphCLKConfig+0x114>
          {
            ret = HAL_TIMEOUT;
 8005a4e:	2313      	movs	r3, #19
 8005a50:	18fb      	adds	r3, r7, r3
 8005a52:	2203      	movs	r2, #3
 8005a54:	701a      	strb	r2, [r3, #0]
            break;
 8005a56:	e004      	b.n	8005a62 <HAL_RCCEx_PeriphCLKConfig+0x11e>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005a58:	4b89      	ldr	r3, [pc, #548]	; (8005c80 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8005a5a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005a5c:	2202      	movs	r2, #2
 8005a5e:	4013      	ands	r3, r2
 8005a60:	d0ed      	beq.n	8005a3e <HAL_RCCEx_PeriphCLKConfig+0xfa>
          }
        }
      }

      if (ret == HAL_OK)
 8005a62:	2313      	movs	r3, #19
 8005a64:	18fb      	adds	r3, r7, r3
 8005a66:	781b      	ldrb	r3, [r3, #0]
 8005a68:	2b00      	cmp	r3, #0
 8005a6a:	d10a      	bne.n	8005a82 <HAL_RCCEx_PeriphCLKConfig+0x13e>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005a6c:	4b84      	ldr	r3, [pc, #528]	; (8005c80 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8005a6e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005a70:	4a85      	ldr	r2, [pc, #532]	; (8005c88 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8005a72:	4013      	ands	r3, r2
 8005a74:	0019      	movs	r1, r3
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005a7a:	4b81      	ldr	r3, [pc, #516]	; (8005c80 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8005a7c:	430a      	orrs	r2, r1
 8005a7e:	65da      	str	r2, [r3, #92]	; 0x5c
 8005a80:	e00c      	b.n	8005a9c <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8005a82:	2312      	movs	r3, #18
 8005a84:	18fb      	adds	r3, r7, r3
 8005a86:	2213      	movs	r2, #19
 8005a88:	18ba      	adds	r2, r7, r2
 8005a8a:	7812      	ldrb	r2, [r2, #0]
 8005a8c:	701a      	strb	r2, [r3, #0]
 8005a8e:	e005      	b.n	8005a9c <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005a90:	2312      	movs	r3, #18
 8005a92:	18fb      	adds	r3, r7, r3
 8005a94:	2213      	movs	r2, #19
 8005a96:	18ba      	adds	r2, r7, r2
 8005a98:	7812      	ldrb	r2, [r2, #0]
 8005a9a:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8005a9c:	2311      	movs	r3, #17
 8005a9e:	18fb      	adds	r3, r7, r3
 8005aa0:	781b      	ldrb	r3, [r3, #0]
 8005aa2:	2b01      	cmp	r3, #1
 8005aa4:	d105      	bne.n	8005ab2 <HAL_RCCEx_PeriphCLKConfig+0x16e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005aa6:	4b76      	ldr	r3, [pc, #472]	; (8005c80 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8005aa8:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005aaa:	4b75      	ldr	r3, [pc, #468]	; (8005c80 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8005aac:	4979      	ldr	r1, [pc, #484]	; (8005c94 <HAL_RCCEx_PeriphCLKConfig+0x350>)
 8005aae:	400a      	ands	r2, r1
 8005ab0:	63da      	str	r2, [r3, #60]	; 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	681b      	ldr	r3, [r3, #0]
 8005ab6:	2201      	movs	r2, #1
 8005ab8:	4013      	ands	r3, r2
 8005aba:	d009      	beq.n	8005ad0 <HAL_RCCEx_PeriphCLKConfig+0x18c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8005abc:	4b70      	ldr	r3, [pc, #448]	; (8005c80 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8005abe:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005ac0:	2203      	movs	r2, #3
 8005ac2:	4393      	bics	r3, r2
 8005ac4:	0019      	movs	r1, r3
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	685a      	ldr	r2, [r3, #4]
 8005aca:	4b6d      	ldr	r3, [pc, #436]	; (8005c80 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8005acc:	430a      	orrs	r2, r1
 8005ace:	655a      	str	r2, [r3, #84]	; 0x54
  }

#if defined(RCC_CCIPR_USART2SEL)
  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	681b      	ldr	r3, [r3, #0]
 8005ad4:	2202      	movs	r2, #2
 8005ad6:	4013      	ands	r3, r2
 8005ad8:	d009      	beq.n	8005aee <HAL_RCCEx_PeriphCLKConfig+0x1aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8005ada:	4b69      	ldr	r3, [pc, #420]	; (8005c80 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8005adc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005ade:	220c      	movs	r2, #12
 8005ae0:	4393      	bics	r3, r2
 8005ae2:	0019      	movs	r1, r3
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	689a      	ldr	r2, [r3, #8]
 8005ae8:	4b65      	ldr	r3, [pc, #404]	; (8005c80 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8005aea:	430a      	orrs	r2, r1
 8005aec:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_USART3SEL */

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	681b      	ldr	r3, [r3, #0]
 8005af2:	2210      	movs	r2, #16
 8005af4:	4013      	ands	r3, r2
 8005af6:	d009      	beq.n	8005b0c <HAL_RCCEx_PeriphCLKConfig+0x1c8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8005af8:	4b61      	ldr	r3, [pc, #388]	; (8005c80 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8005afa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005afc:	4a66      	ldr	r2, [pc, #408]	; (8005c98 <HAL_RCCEx_PeriphCLKConfig+0x354>)
 8005afe:	4013      	ands	r3, r2
 8005b00:	0019      	movs	r1, r3
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	68da      	ldr	r2, [r3, #12]
 8005b06:	4b5e      	ldr	r3, [pc, #376]	; (8005c80 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8005b08:	430a      	orrs	r2, r1
 8005b0a:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* LPUART2 */

#if defined(RCC_CCIPR_LPTIM1SEL)
  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	681a      	ldr	r2, [r3, #0]
 8005b10:	2380      	movs	r3, #128	; 0x80
 8005b12:	009b      	lsls	r3, r3, #2
 8005b14:	4013      	ands	r3, r2
 8005b16:	d009      	beq.n	8005b2c <HAL_RCCEx_PeriphCLKConfig+0x1e8>
  {
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8005b18:	4b59      	ldr	r3, [pc, #356]	; (8005c80 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8005b1a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005b1c:	4a5f      	ldr	r2, [pc, #380]	; (8005c9c <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8005b1e:	4013      	ands	r3, r2
 8005b20:	0019      	movs	r1, r3
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	699a      	ldr	r2, [r3, #24]
 8005b26:	4b56      	ldr	r3, [pc, #344]	; (8005c80 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8005b28:	430a      	orrs	r2, r1
 8005b2a:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_LPTIM1SEL */

#if defined(RCC_CCIPR_LPTIM2SEL)
  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	681a      	ldr	r2, [r3, #0]
 8005b30:	2380      	movs	r3, #128	; 0x80
 8005b32:	00db      	lsls	r3, r3, #3
 8005b34:	4013      	ands	r3, r2
 8005b36:	d009      	beq.n	8005b4c <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8005b38:	4b51      	ldr	r3, [pc, #324]	; (8005c80 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8005b3a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005b3c:	4a58      	ldr	r2, [pc, #352]	; (8005ca0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8005b3e:	4013      	ands	r3, r2
 8005b40:	0019      	movs	r1, r3
 8005b42:	687b      	ldr	r3, [r7, #4]
 8005b44:	69da      	ldr	r2, [r3, #28]
 8005b46:	4b4e      	ldr	r3, [pc, #312]	; (8005c80 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8005b48:	430a      	orrs	r2, r1
 8005b4a:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	681b      	ldr	r3, [r3, #0]
 8005b50:	2220      	movs	r2, #32
 8005b52:	4013      	ands	r3, r2
 8005b54:	d009      	beq.n	8005b6a <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8005b56:	4b4a      	ldr	r3, [pc, #296]	; (8005c80 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8005b58:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005b5a:	4a52      	ldr	r2, [pc, #328]	; (8005ca4 <HAL_RCCEx_PeriphCLKConfig+0x360>)
 8005b5c:	4013      	ands	r3, r2
 8005b5e:	0019      	movs	r1, r3
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	691a      	ldr	r2, [r3, #16]
 8005b64:	4b46      	ldr	r3, [pc, #280]	; (8005c80 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8005b66:	430a      	orrs	r2, r1
 8005b68:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* RNG */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	681a      	ldr	r2, [r3, #0]
 8005b6e:	2380      	movs	r3, #128	; 0x80
 8005b70:	01db      	lsls	r3, r3, #7
 8005b72:	4013      	ands	r3, r2
 8005b74:	d015      	beq.n	8005ba2 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8005b76:	4b42      	ldr	r3, [pc, #264]	; (8005c80 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8005b78:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005b7a:	009b      	lsls	r3, r3, #2
 8005b7c:	0899      	lsrs	r1, r3, #2
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	6a1a      	ldr	r2, [r3, #32]
 8005b82:	4b3f      	ldr	r3, [pc, #252]	; (8005c80 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8005b84:	430a      	orrs	r2, r1
 8005b86:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	6a1a      	ldr	r2, [r3, #32]
 8005b8c:	2380      	movs	r3, #128	; 0x80
 8005b8e:	05db      	lsls	r3, r3, #23
 8005b90:	429a      	cmp	r2, r3
 8005b92:	d106      	bne.n	8005ba2 <HAL_RCCEx_PeriphCLKConfig+0x25e>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8005b94:	4b3a      	ldr	r3, [pc, #232]	; (8005c80 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8005b96:	68da      	ldr	r2, [r3, #12]
 8005b98:	4b39      	ldr	r3, [pc, #228]	; (8005c80 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8005b9a:	2180      	movs	r1, #128	; 0x80
 8005b9c:	0249      	lsls	r1, r1, #9
 8005b9e:	430a      	orrs	r2, r1
 8005ba0:	60da      	str	r2, [r3, #12]
    }
  }

#if defined(CEC)
  /*-------------------------- CEC clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	681a      	ldr	r2, [r3, #0]
 8005ba6:	2380      	movs	r3, #128	; 0x80
 8005ba8:	031b      	lsls	r3, r3, #12
 8005baa:	4013      	ands	r3, r2
 8005bac:	d009      	beq.n	8005bc2 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8005bae:	4b34      	ldr	r3, [pc, #208]	; (8005c80 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8005bb0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005bb2:	2240      	movs	r2, #64	; 0x40
 8005bb4:	4393      	bics	r3, r2
 8005bb6:	0019      	movs	r1, r3
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005bbc:	4b30      	ldr	r3, [pc, #192]	; (8005c80 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8005bbe:	430a      	orrs	r2, r1
 8005bc0:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* CEC */

#if defined(RCC_CCIPR_TIM1SEL)
  /*-------------------------- TIM1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	681a      	ldr	r2, [r3, #0]
 8005bc6:	2380      	movs	r3, #128	; 0x80
 8005bc8:	039b      	lsls	r3, r3, #14
 8005bca:	4013      	ands	r3, r2
 8005bcc:	d016      	beq.n	8005bfc <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));

    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8005bce:	4b2c      	ldr	r3, [pc, #176]	; (8005c80 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8005bd0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005bd2:	4a35      	ldr	r2, [pc, #212]	; (8005ca8 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 8005bd4:	4013      	ands	r3, r2
 8005bd6:	0019      	movs	r1, r3
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005bdc:	4b28      	ldr	r3, [pc, #160]	; (8005c80 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8005bde:	430a      	orrs	r2, r1
 8005be0:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->Tim1ClockSelection == RCC_TIM1CLKSOURCE_PLL)
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005be6:	2380      	movs	r3, #128	; 0x80
 8005be8:	03db      	lsls	r3, r3, #15
 8005bea:	429a      	cmp	r2, r3
 8005bec:	d106      	bne.n	8005bfc <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 8005bee:	4b24      	ldr	r3, [pc, #144]	; (8005c80 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8005bf0:	68da      	ldr	r2, [r3, #12]
 8005bf2:	4b23      	ldr	r3, [pc, #140]	; (8005c80 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8005bf4:	2180      	movs	r1, #128	; 0x80
 8005bf6:	0449      	lsls	r1, r1, #17
 8005bf8:	430a      	orrs	r2, r1
 8005bfa:	60da      	str	r2, [r3, #12]
  }
#endif /* RCC_CCIPR_TIM1SEL */

#if defined(RCC_CCIPR_TIM15SEL)
  /*-------------------------- TIM15 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	681a      	ldr	r2, [r3, #0]
 8005c00:	2380      	movs	r3, #128	; 0x80
 8005c02:	03db      	lsls	r3, r3, #15
 8005c04:	4013      	ands	r3, r2
 8005c06:	d016      	beq.n	8005c36 <HAL_RCCEx_PeriphCLKConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));

    /* Configure the TIM15 clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 8005c08:	4b1d      	ldr	r3, [pc, #116]	; (8005c80 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8005c0a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005c0c:	4a27      	ldr	r2, [pc, #156]	; (8005cac <HAL_RCCEx_PeriphCLKConfig+0x368>)
 8005c0e:	4013      	ands	r3, r2
 8005c10:	0019      	movs	r1, r3
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005c16:	4b1a      	ldr	r3, [pc, #104]	; (8005c80 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8005c18:	430a      	orrs	r2, r1
 8005c1a:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->Tim15ClockSelection == RCC_TIM15CLKSOURCE_PLL)
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005c20:	2380      	movs	r3, #128	; 0x80
 8005c22:	045b      	lsls	r3, r3, #17
 8005c24:	429a      	cmp	r2, r3
 8005c26:	d106      	bne.n	8005c36 <HAL_RCCEx_PeriphCLKConfig+0x2f2>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 8005c28:	4b15      	ldr	r3, [pc, #84]	; (8005c80 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8005c2a:	68da      	ldr	r2, [r3, #12]
 8005c2c:	4b14      	ldr	r3, [pc, #80]	; (8005c80 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8005c2e:	2180      	movs	r1, #128	; 0x80
 8005c30:	0449      	lsls	r1, r1, #17
 8005c32:	430a      	orrs	r2, r1
 8005c34:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	681a      	ldr	r2, [r3, #0]
 8005c3a:	2380      	movs	r3, #128	; 0x80
 8005c3c:	011b      	lsls	r3, r3, #4
 8005c3e:	4013      	ands	r3, r2
 8005c40:	d016      	beq.n	8005c70 <HAL_RCCEx_PeriphCLKConfig+0x32c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 8005c42:	4b0f      	ldr	r3, [pc, #60]	; (8005c80 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8005c44:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005c46:	4a1a      	ldr	r2, [pc, #104]	; (8005cb0 <HAL_RCCEx_PeriphCLKConfig+0x36c>)
 8005c48:	4013      	ands	r3, r2
 8005c4a:	0019      	movs	r1, r3
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	695a      	ldr	r2, [r3, #20]
 8005c50:	4b0b      	ldr	r3, [pc, #44]	; (8005c80 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8005c52:	430a      	orrs	r2, r1
 8005c54:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	695a      	ldr	r2, [r3, #20]
 8005c5a:	2380      	movs	r3, #128	; 0x80
 8005c5c:	01db      	lsls	r3, r3, #7
 8005c5e:	429a      	cmp	r2, r3
 8005c60:	d106      	bne.n	8005c70 <HAL_RCCEx_PeriphCLKConfig+0x32c>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8005c62:	4b07      	ldr	r3, [pc, #28]	; (8005c80 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8005c64:	68da      	ldr	r2, [r3, #12]
 8005c66:	4b06      	ldr	r3, [pc, #24]	; (8005c80 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8005c68:	2180      	movs	r1, #128	; 0x80
 8005c6a:	0249      	lsls	r1, r1, #9
 8005c6c:	430a      	orrs	r2, r1
 8005c6e:	60da      	str	r2, [r3, #12]
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* FDCAN1 || FDCAN2 */

  return status;
 8005c70:	2312      	movs	r3, #18
 8005c72:	18fb      	adds	r3, r7, r3
 8005c74:	781b      	ldrb	r3, [r3, #0]
}
 8005c76:	0018      	movs	r0, r3
 8005c78:	46bd      	mov	sp, r7
 8005c7a:	b006      	add	sp, #24
 8005c7c:	bd80      	pop	{r7, pc}
 8005c7e:	46c0      	nop			; (mov r8, r8)
 8005c80:	40021000 	.word	0x40021000
 8005c84:	40007000 	.word	0x40007000
 8005c88:	fffffcff 	.word	0xfffffcff
 8005c8c:	fffeffff 	.word	0xfffeffff
 8005c90:	00001388 	.word	0x00001388
 8005c94:	efffffff 	.word	0xefffffff
 8005c98:	fffff3ff 	.word	0xfffff3ff
 8005c9c:	fff3ffff 	.word	0xfff3ffff
 8005ca0:	ffcfffff 	.word	0xffcfffff
 8005ca4:	ffffcfff 	.word	0xffffcfff
 8005ca8:	ffbfffff 	.word	0xffbfffff
 8005cac:	feffffff 	.word	0xfeffffff
 8005cb0:	ffff3fff 	.word	0xffff3fff

08005cb4 <HAL_RCCEx_GetPeriphCLKFreq>:
  * @note   (1) Peripheral not available on all devices
  * @note   (2) Peripheral Clock configuration not available on all devices
  * @retval Frequency in Hz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8005cb4:	b580      	push	{r7, lr}
 8005cb6:	b086      	sub	sp, #24
 8005cb8:	af00      	add	r7, sp, #0
 8005cba:	6078      	str	r0, [r7, #4]
  uint32_t frequency = 0U;
 8005cbc:	2300      	movs	r3, #0
 8005cbe:	617b      	str	r3, [r7, #20]
  uint32_t rngdiv;
#endif /* RCC_CCIPR_RNGSEL */
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  if (PeriphClk == RCC_PERIPHCLK_RTC)
 8005cc0:	687a      	ldr	r2, [r7, #4]
 8005cc2:	2380      	movs	r3, #128	; 0x80
 8005cc4:	029b      	lsls	r3, r3, #10
 8005cc6:	429a      	cmp	r2, r3
 8005cc8:	d136      	bne.n	8005d38 <HAL_RCCEx_GetPeriphCLKFreq+0x84>
  {
    /* Get the current RTC source */
    srcclk = __HAL_RCC_GET_RTC_SOURCE();
 8005cca:	4bcd      	ldr	r3, [pc, #820]	; (8006000 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 8005ccc:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8005cce:	23c0      	movs	r3, #192	; 0xc0
 8005cd0:	009b      	lsls	r3, r3, #2
 8005cd2:	4013      	ands	r3, r2
 8005cd4:	60fb      	str	r3, [r7, #12]

    /* Check if LSE is ready and if RTC clock selection is LSE */
    if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_RTCCLKSOURCE_LSE))
 8005cd6:	4bca      	ldr	r3, [pc, #808]	; (8006000 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 8005cd8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005cda:	2202      	movs	r2, #2
 8005cdc:	4013      	ands	r3, r2
 8005cde:	2b02      	cmp	r3, #2
 8005ce0:	d108      	bne.n	8005cf4 <HAL_RCCEx_GetPeriphCLKFreq+0x40>
 8005ce2:	68fa      	ldr	r2, [r7, #12]
 8005ce4:	2380      	movs	r3, #128	; 0x80
 8005ce6:	005b      	lsls	r3, r3, #1
 8005ce8:	429a      	cmp	r2, r3
 8005cea:	d103      	bne.n	8005cf4 <HAL_RCCEx_GetPeriphCLKFreq+0x40>
    {
      frequency = LSE_VALUE;
 8005cec:	2380      	movs	r3, #128	; 0x80
 8005cee:	021b      	lsls	r3, r3, #8
 8005cf0:	617b      	str	r3, [r7, #20]
 8005cf2:	e31c      	b.n	800632e <HAL_RCCEx_GetPeriphCLKFreq+0x67a>
    }
    /* Check if LSI is ready and if RTC clock selection is LSI */
    else if ((HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)) && (srcclk == RCC_RTCCLKSOURCE_LSI))
 8005cf4:	4bc2      	ldr	r3, [pc, #776]	; (8006000 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 8005cf6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005cf8:	2202      	movs	r2, #2
 8005cfa:	4013      	ands	r3, r2
 8005cfc:	2b02      	cmp	r3, #2
 8005cfe:	d108      	bne.n	8005d12 <HAL_RCCEx_GetPeriphCLKFreq+0x5e>
 8005d00:	68fa      	ldr	r2, [r7, #12]
 8005d02:	2380      	movs	r3, #128	; 0x80
 8005d04:	009b      	lsls	r3, r3, #2
 8005d06:	429a      	cmp	r2, r3
 8005d08:	d103      	bne.n	8005d12 <HAL_RCCEx_GetPeriphCLKFreq+0x5e>
    {
      frequency = LSI_VALUE;
 8005d0a:	23fa      	movs	r3, #250	; 0xfa
 8005d0c:	01db      	lsls	r3, r3, #7
 8005d0e:	617b      	str	r3, [r7, #20]
 8005d10:	e30d      	b.n	800632e <HAL_RCCEx_GetPeriphCLKFreq+0x67a>
    }
    /* Check if HSE is ready  and if RTC clock selection is HSI_DIV32*/
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_RTCCLKSOURCE_HSE_DIV32))
 8005d12:	4bbb      	ldr	r3, [pc, #748]	; (8006000 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 8005d14:	681a      	ldr	r2, [r3, #0]
 8005d16:	2380      	movs	r3, #128	; 0x80
 8005d18:	029b      	lsls	r3, r3, #10
 8005d1a:	401a      	ands	r2, r3
 8005d1c:	2380      	movs	r3, #128	; 0x80
 8005d1e:	029b      	lsls	r3, r3, #10
 8005d20:	429a      	cmp	r2, r3
 8005d22:	d000      	beq.n	8005d26 <HAL_RCCEx_GetPeriphCLKFreq+0x72>
 8005d24:	e303      	b.n	800632e <HAL_RCCEx_GetPeriphCLKFreq+0x67a>
 8005d26:	68fa      	ldr	r2, [r7, #12]
 8005d28:	23c0      	movs	r3, #192	; 0xc0
 8005d2a:	009b      	lsls	r3, r3, #2
 8005d2c:	429a      	cmp	r2, r3
 8005d2e:	d000      	beq.n	8005d32 <HAL_RCCEx_GetPeriphCLKFreq+0x7e>
 8005d30:	e2fd      	b.n	800632e <HAL_RCCEx_GetPeriphCLKFreq+0x67a>
    {
      frequency = HSE_VALUE / 32U;
 8005d32:	4bb4      	ldr	r3, [pc, #720]	; (8006004 <HAL_RCCEx_GetPeriphCLKFreq+0x350>)
 8005d34:	617b      	str	r3, [r7, #20]
 8005d36:	e2fa      	b.n	800632e <HAL_RCCEx_GetPeriphCLKFreq+0x67a>
  else
  {
    /* Other external peripheral clock source than RTC */

    /* Compute PLL clock input */
    if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)  /* HSI ? */
 8005d38:	4bb1      	ldr	r3, [pc, #708]	; (8006000 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 8005d3a:	68db      	ldr	r3, [r3, #12]
 8005d3c:	2203      	movs	r2, #3
 8005d3e:	4013      	ands	r3, r2
 8005d40:	2b02      	cmp	r3, #2
 8005d42:	d102      	bne.n	8005d4a <HAL_RCCEx_GetPeriphCLKFreq+0x96>
    {
      pllvco = HSI_VALUE;
 8005d44:	4bb0      	ldr	r3, [pc, #704]	; (8006008 <HAL_RCCEx_GetPeriphCLKFreq+0x354>)
 8005d46:	613b      	str	r3, [r7, #16]
 8005d48:	e00a      	b.n	8005d60 <HAL_RCCEx_GetPeriphCLKFreq+0xac>
    }
    else if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)  /* HSE ? */
 8005d4a:	4bad      	ldr	r3, [pc, #692]	; (8006000 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 8005d4c:	68db      	ldr	r3, [r3, #12]
 8005d4e:	2203      	movs	r2, #3
 8005d50:	4013      	ands	r3, r2
 8005d52:	2b03      	cmp	r3, #3
 8005d54:	d102      	bne.n	8005d5c <HAL_RCCEx_GetPeriphCLKFreq+0xa8>
    {
      pllvco = HSE_VALUE;
 8005d56:	4bad      	ldr	r3, [pc, #692]	; (800600c <HAL_RCCEx_GetPeriphCLKFreq+0x358>)
 8005d58:	613b      	str	r3, [r7, #16]
 8005d5a:	e001      	b.n	8005d60 <HAL_RCCEx_GetPeriphCLKFreq+0xac>
    }
    else /* No source */
    {
      pllvco = 0U;
 8005d5c:	2300      	movs	r3, #0
 8005d5e:	613b      	str	r3, [r7, #16]
    }

    /* f(PLL Source) / PLLM */
    pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8005d60:	4ba7      	ldr	r3, [pc, #668]	; (8006000 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 8005d62:	68db      	ldr	r3, [r3, #12]
 8005d64:	091b      	lsrs	r3, r3, #4
 8005d66:	2207      	movs	r2, #7
 8005d68:	4013      	ands	r3, r2
 8005d6a:	3301      	adds	r3, #1
 8005d6c:	0019      	movs	r1, r3
 8005d6e:	6938      	ldr	r0, [r7, #16]
 8005d70:	f7fa f9c8 	bl	8000104 <__udivsi3>
 8005d74:	0003      	movs	r3, r0
 8005d76:	613b      	str	r3, [r7, #16]

    switch (PeriphClk)
 8005d78:	687a      	ldr	r2, [r7, #4]
 8005d7a:	2380      	movs	r3, #128	; 0x80
 8005d7c:	03db      	lsls	r3, r3, #15
 8005d7e:	429a      	cmp	r2, r3
 8005d80:	d100      	bne.n	8005d84 <HAL_RCCEx_GetPeriphCLKFreq+0xd0>
 8005d82:	e28e      	b.n	80062a2 <HAL_RCCEx_GetPeriphCLKFreq+0x5ee>
 8005d84:	687a      	ldr	r2, [r7, #4]
 8005d86:	2380      	movs	r3, #128	; 0x80
 8005d88:	03db      	lsls	r3, r3, #15
 8005d8a:	429a      	cmp	r2, r3
 8005d8c:	d900      	bls.n	8005d90 <HAL_RCCEx_GetPeriphCLKFreq+0xdc>
 8005d8e:	e2b7      	b.n	8006300 <HAL_RCCEx_GetPeriphCLKFreq+0x64c>
 8005d90:	687a      	ldr	r2, [r7, #4]
 8005d92:	2380      	movs	r3, #128	; 0x80
 8005d94:	039b      	lsls	r3, r3, #14
 8005d96:	429a      	cmp	r2, r3
 8005d98:	d100      	bne.n	8005d9c <HAL_RCCEx_GetPeriphCLKFreq+0xe8>
 8005d9a:	e253      	b.n	8006244 <HAL_RCCEx_GetPeriphCLKFreq+0x590>
 8005d9c:	687a      	ldr	r2, [r7, #4]
 8005d9e:	2380      	movs	r3, #128	; 0x80
 8005da0:	039b      	lsls	r3, r3, #14
 8005da2:	429a      	cmp	r2, r3
 8005da4:	d900      	bls.n	8005da8 <HAL_RCCEx_GetPeriphCLKFreq+0xf4>
 8005da6:	e2ab      	b.n	8006300 <HAL_RCCEx_GetPeriphCLKFreq+0x64c>
 8005da8:	687a      	ldr	r2, [r7, #4]
 8005daa:	2380      	movs	r3, #128	; 0x80
 8005dac:	031b      	lsls	r3, r3, #12
 8005dae:	429a      	cmp	r2, r3
 8005db0:	d100      	bne.n	8005db4 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
 8005db2:	e0b2      	b.n	8005f1a <HAL_RCCEx_GetPeriphCLKFreq+0x266>
 8005db4:	687a      	ldr	r2, [r7, #4]
 8005db6:	2380      	movs	r3, #128	; 0x80
 8005db8:	031b      	lsls	r3, r3, #12
 8005dba:	429a      	cmp	r2, r3
 8005dbc:	d900      	bls.n	8005dc0 <HAL_RCCEx_GetPeriphCLKFreq+0x10c>
 8005dbe:	e29f      	b.n	8006300 <HAL_RCCEx_GetPeriphCLKFreq+0x64c>
 8005dc0:	687a      	ldr	r2, [r7, #4]
 8005dc2:	2380      	movs	r3, #128	; 0x80
 8005dc4:	01db      	lsls	r3, r3, #7
 8005dc6:	429a      	cmp	r2, r3
 8005dc8:	d100      	bne.n	8005dcc <HAL_RCCEx_GetPeriphCLKFreq+0x118>
 8005dca:	e103      	b.n	8005fd4 <HAL_RCCEx_GetPeriphCLKFreq+0x320>
 8005dcc:	687a      	ldr	r2, [r7, #4]
 8005dce:	2380      	movs	r3, #128	; 0x80
 8005dd0:	01db      	lsls	r3, r3, #7
 8005dd2:	429a      	cmp	r2, r3
 8005dd4:	d900      	bls.n	8005dd8 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
 8005dd6:	e293      	b.n	8006300 <HAL_RCCEx_GetPeriphCLKFreq+0x64c>
 8005dd8:	687a      	ldr	r2, [r7, #4]
 8005dda:	2380      	movs	r3, #128	; 0x80
 8005ddc:	011b      	lsls	r3, r3, #4
 8005dde:	429a      	cmp	r2, r3
 8005de0:	d100      	bne.n	8005de4 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
 8005de2:	e165      	b.n	80060b0 <HAL_RCCEx_GetPeriphCLKFreq+0x3fc>
 8005de4:	687a      	ldr	r2, [r7, #4]
 8005de6:	2380      	movs	r3, #128	; 0x80
 8005de8:	011b      	lsls	r3, r3, #4
 8005dea:	429a      	cmp	r2, r3
 8005dec:	d900      	bls.n	8005df0 <HAL_RCCEx_GetPeriphCLKFreq+0x13c>
 8005dee:	e287      	b.n	8006300 <HAL_RCCEx_GetPeriphCLKFreq+0x64c>
 8005df0:	687a      	ldr	r2, [r7, #4]
 8005df2:	2380      	movs	r3, #128	; 0x80
 8005df4:	00db      	lsls	r3, r3, #3
 8005df6:	429a      	cmp	r2, r3
 8005df8:	d100      	bne.n	8005dfc <HAL_RCCEx_GetPeriphCLKFreq+0x148>
 8005dfa:	e1e3      	b.n	80061c4 <HAL_RCCEx_GetPeriphCLKFreq+0x510>
 8005dfc:	687a      	ldr	r2, [r7, #4]
 8005dfe:	2380      	movs	r3, #128	; 0x80
 8005e00:	00db      	lsls	r3, r3, #3
 8005e02:	429a      	cmp	r2, r3
 8005e04:	d900      	bls.n	8005e08 <HAL_RCCEx_GetPeriphCLKFreq+0x154>
 8005e06:	e27b      	b.n	8006300 <HAL_RCCEx_GetPeriphCLKFreq+0x64c>
 8005e08:	687a      	ldr	r2, [r7, #4]
 8005e0a:	2380      	movs	r3, #128	; 0x80
 8005e0c:	009b      	lsls	r3, r3, #2
 8005e0e:	429a      	cmp	r2, r3
 8005e10:	d100      	bne.n	8005e14 <HAL_RCCEx_GetPeriphCLKFreq+0x160>
 8005e12:	e197      	b.n	8006144 <HAL_RCCEx_GetPeriphCLKFreq+0x490>
 8005e14:	687a      	ldr	r2, [r7, #4]
 8005e16:	2380      	movs	r3, #128	; 0x80
 8005e18:	009b      	lsls	r3, r3, #2
 8005e1a:	429a      	cmp	r2, r3
 8005e1c:	d900      	bls.n	8005e20 <HAL_RCCEx_GetPeriphCLKFreq+0x16c>
 8005e1e:	e26f      	b.n	8006300 <HAL_RCCEx_GetPeriphCLKFreq+0x64c>
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	2b20      	cmp	r3, #32
 8005e24:	d100      	bne.n	8005e28 <HAL_RCCEx_GetPeriphCLKFreq+0x174>
 8005e26:	e118      	b.n	800605a <HAL_RCCEx_GetPeriphCLKFreq+0x3a6>
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	2b20      	cmp	r3, #32
 8005e2c:	d900      	bls.n	8005e30 <HAL_RCCEx_GetPeriphCLKFreq+0x17c>
 8005e2e:	e267      	b.n	8006300 <HAL_RCCEx_GetPeriphCLKFreq+0x64c>
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	2b10      	cmp	r3, #16
 8005e34:	d100      	bne.n	8005e38 <HAL_RCCEx_GetPeriphCLKFreq+0x184>
 8005e36:	e093      	b.n	8005f60 <HAL_RCCEx_GetPeriphCLKFreq+0x2ac>
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	2b10      	cmp	r3, #16
 8005e3c:	d900      	bls.n	8005e40 <HAL_RCCEx_GetPeriphCLKFreq+0x18c>
 8005e3e:	e25f      	b.n	8006300 <HAL_RCCEx_GetPeriphCLKFreq+0x64c>
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	2b01      	cmp	r3, #1
 8005e44:	d003      	beq.n	8005e4e <HAL_RCCEx_GetPeriphCLKFreq+0x19a>
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	2b02      	cmp	r3, #2
 8005e4a:	d033      	beq.n	8005eb4 <HAL_RCCEx_GetPeriphCLKFreq+0x200>
        }
        break;
#endif /* RCC_CCIPR2_FDCANSEL */

      default:
        break;
 8005e4c:	e258      	b.n	8006300 <HAL_RCCEx_GetPeriphCLKFreq+0x64c>
        srcclk = __HAL_RCC_GET_USART1_SOURCE();
 8005e4e:	4b6c      	ldr	r3, [pc, #432]	; (8006000 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 8005e50:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005e52:	2203      	movs	r2, #3
 8005e54:	4013      	ands	r3, r2
 8005e56:	60fb      	str	r3, [r7, #12]
        if (srcclk == RCC_USART1CLKSOURCE_PCLK1)            /* PCLK1 ? */
 8005e58:	68fb      	ldr	r3, [r7, #12]
 8005e5a:	2b00      	cmp	r3, #0
 8005e5c:	d104      	bne.n	8005e68 <HAL_RCCEx_GetPeriphCLKFreq+0x1b4>
          frequency = HAL_RCC_GetPCLK1Freq();
 8005e5e:	f7ff fd5b 	bl	8005918 <HAL_RCC_GetPCLK1Freq>
 8005e62:	0003      	movs	r3, r0
 8005e64:	617b      	str	r3, [r7, #20]
        break;
 8005e66:	e24d      	b.n	8006304 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
        else if (srcclk == RCC_USART1CLKSOURCE_SYSCLK)     /* SYSCLK ? */
 8005e68:	68fb      	ldr	r3, [r7, #12]
 8005e6a:	2b01      	cmp	r3, #1
 8005e6c:	d104      	bne.n	8005e78 <HAL_RCCEx_GetPeriphCLKFreq+0x1c4>
          frequency = HAL_RCC_GetSysClockFreq();
 8005e6e:	f7ff fcc7 	bl	8005800 <HAL_RCC_GetSysClockFreq>
 8005e72:	0003      	movs	r3, r0
 8005e74:	617b      	str	r3, [r7, #20]
        break;
 8005e76:	e245      	b.n	8006304 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART1CLKSOURCE_HSI))
 8005e78:	4b61      	ldr	r3, [pc, #388]	; (8006000 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 8005e7a:	681a      	ldr	r2, [r3, #0]
 8005e7c:	2380      	movs	r3, #128	; 0x80
 8005e7e:	00db      	lsls	r3, r3, #3
 8005e80:	401a      	ands	r2, r3
 8005e82:	2380      	movs	r3, #128	; 0x80
 8005e84:	00db      	lsls	r3, r3, #3
 8005e86:	429a      	cmp	r2, r3
 8005e88:	d105      	bne.n	8005e96 <HAL_RCCEx_GetPeriphCLKFreq+0x1e2>
 8005e8a:	68fb      	ldr	r3, [r7, #12]
 8005e8c:	2b02      	cmp	r3, #2
 8005e8e:	d102      	bne.n	8005e96 <HAL_RCCEx_GetPeriphCLKFreq+0x1e2>
          frequency = HSI_VALUE;
 8005e90:	4b5d      	ldr	r3, [pc, #372]	; (8006008 <HAL_RCCEx_GetPeriphCLKFreq+0x354>)
 8005e92:	617b      	str	r3, [r7, #20]
        break;
 8005e94:	e236      	b.n	8006304 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART1CLKSOURCE_LSE))
 8005e96:	4b5a      	ldr	r3, [pc, #360]	; (8006000 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 8005e98:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005e9a:	2202      	movs	r2, #2
 8005e9c:	4013      	ands	r3, r2
 8005e9e:	2b02      	cmp	r3, #2
 8005ea0:	d000      	beq.n	8005ea4 <HAL_RCCEx_GetPeriphCLKFreq+0x1f0>
 8005ea2:	e22f      	b.n	8006304 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
 8005ea4:	68fb      	ldr	r3, [r7, #12]
 8005ea6:	2b03      	cmp	r3, #3
 8005ea8:	d000      	beq.n	8005eac <HAL_RCCEx_GetPeriphCLKFreq+0x1f8>
 8005eaa:	e22b      	b.n	8006304 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
          frequency = LSE_VALUE;
 8005eac:	2380      	movs	r3, #128	; 0x80
 8005eae:	021b      	lsls	r3, r3, #8
 8005eb0:	617b      	str	r3, [r7, #20]
        break;
 8005eb2:	e227      	b.n	8006304 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
        srcclk = __HAL_RCC_GET_USART2_SOURCE();
 8005eb4:	4b52      	ldr	r3, [pc, #328]	; (8006000 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 8005eb6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005eb8:	220c      	movs	r2, #12
 8005eba:	4013      	ands	r3, r2
 8005ebc:	60fb      	str	r3, [r7, #12]
        if (srcclk == RCC_USART2CLKSOURCE_PCLK1)
 8005ebe:	68fb      	ldr	r3, [r7, #12]
 8005ec0:	2b00      	cmp	r3, #0
 8005ec2:	d104      	bne.n	8005ece <HAL_RCCEx_GetPeriphCLKFreq+0x21a>
          frequency = HAL_RCC_GetPCLK1Freq();
 8005ec4:	f7ff fd28 	bl	8005918 <HAL_RCC_GetPCLK1Freq>
 8005ec8:	0003      	movs	r3, r0
 8005eca:	617b      	str	r3, [r7, #20]
        break;
 8005ecc:	e21c      	b.n	8006308 <HAL_RCCEx_GetPeriphCLKFreq+0x654>
        else if (srcclk == RCC_USART2CLKSOURCE_SYSCLK)
 8005ece:	68fb      	ldr	r3, [r7, #12]
 8005ed0:	2b04      	cmp	r3, #4
 8005ed2:	d104      	bne.n	8005ede <HAL_RCCEx_GetPeriphCLKFreq+0x22a>
          frequency = HAL_RCC_GetSysClockFreq();
 8005ed4:	f7ff fc94 	bl	8005800 <HAL_RCC_GetSysClockFreq>
 8005ed8:	0003      	movs	r3, r0
 8005eda:	617b      	str	r3, [r7, #20]
        break;
 8005edc:	e214      	b.n	8006308 <HAL_RCCEx_GetPeriphCLKFreq+0x654>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART2CLKSOURCE_HSI))
 8005ede:	4b48      	ldr	r3, [pc, #288]	; (8006000 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 8005ee0:	681a      	ldr	r2, [r3, #0]
 8005ee2:	2380      	movs	r3, #128	; 0x80
 8005ee4:	00db      	lsls	r3, r3, #3
 8005ee6:	401a      	ands	r2, r3
 8005ee8:	2380      	movs	r3, #128	; 0x80
 8005eea:	00db      	lsls	r3, r3, #3
 8005eec:	429a      	cmp	r2, r3
 8005eee:	d105      	bne.n	8005efc <HAL_RCCEx_GetPeriphCLKFreq+0x248>
 8005ef0:	68fb      	ldr	r3, [r7, #12]
 8005ef2:	2b08      	cmp	r3, #8
 8005ef4:	d102      	bne.n	8005efc <HAL_RCCEx_GetPeriphCLKFreq+0x248>
          frequency = HSI_VALUE;
 8005ef6:	4b44      	ldr	r3, [pc, #272]	; (8006008 <HAL_RCCEx_GetPeriphCLKFreq+0x354>)
 8005ef8:	617b      	str	r3, [r7, #20]
        break;
 8005efa:	e205      	b.n	8006308 <HAL_RCCEx_GetPeriphCLKFreq+0x654>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART2CLKSOURCE_LSE))
 8005efc:	4b40      	ldr	r3, [pc, #256]	; (8006000 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 8005efe:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005f00:	2202      	movs	r2, #2
 8005f02:	4013      	ands	r3, r2
 8005f04:	2b02      	cmp	r3, #2
 8005f06:	d000      	beq.n	8005f0a <HAL_RCCEx_GetPeriphCLKFreq+0x256>
 8005f08:	e1fe      	b.n	8006308 <HAL_RCCEx_GetPeriphCLKFreq+0x654>
 8005f0a:	68fb      	ldr	r3, [r7, #12]
 8005f0c:	2b0c      	cmp	r3, #12
 8005f0e:	d000      	beq.n	8005f12 <HAL_RCCEx_GetPeriphCLKFreq+0x25e>
 8005f10:	e1fa      	b.n	8006308 <HAL_RCCEx_GetPeriphCLKFreq+0x654>
          frequency = LSE_VALUE;
 8005f12:	2380      	movs	r3, #128	; 0x80
 8005f14:	021b      	lsls	r3, r3, #8
 8005f16:	617b      	str	r3, [r7, #20]
        break;
 8005f18:	e1f6      	b.n	8006308 <HAL_RCCEx_GetPeriphCLKFreq+0x654>
        srcclk = __HAL_RCC_GET_CEC_SOURCE();
 8005f1a:	4b39      	ldr	r3, [pc, #228]	; (8006000 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 8005f1c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005f1e:	2240      	movs	r2, #64	; 0x40
 8005f20:	4013      	ands	r3, r2
 8005f22:	60fb      	str	r3, [r7, #12]
        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_CECCLKSOURCE_HSI_DIV488))
 8005f24:	4b36      	ldr	r3, [pc, #216]	; (8006000 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 8005f26:	681a      	ldr	r2, [r3, #0]
 8005f28:	2380      	movs	r3, #128	; 0x80
 8005f2a:	00db      	lsls	r3, r3, #3
 8005f2c:	401a      	ands	r2, r3
 8005f2e:	2380      	movs	r3, #128	; 0x80
 8005f30:	00db      	lsls	r3, r3, #3
 8005f32:	429a      	cmp	r2, r3
 8005f34:	d105      	bne.n	8005f42 <HAL_RCCEx_GetPeriphCLKFreq+0x28e>
 8005f36:	68fb      	ldr	r3, [r7, #12]
 8005f38:	2b00      	cmp	r3, #0
 8005f3a:	d102      	bne.n	8005f42 <HAL_RCCEx_GetPeriphCLKFreq+0x28e>
          frequency = (HSI_VALUE / 488U);
 8005f3c:	4b34      	ldr	r3, [pc, #208]	; (8006010 <HAL_RCCEx_GetPeriphCLKFreq+0x35c>)
 8005f3e:	617b      	str	r3, [r7, #20]
        break;
 8005f40:	e1e4      	b.n	800630c <HAL_RCCEx_GetPeriphCLKFreq+0x658>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_CECCLKSOURCE_LSE))
 8005f42:	4b2f      	ldr	r3, [pc, #188]	; (8006000 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 8005f44:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005f46:	2202      	movs	r2, #2
 8005f48:	4013      	ands	r3, r2
 8005f4a:	2b02      	cmp	r3, #2
 8005f4c:	d000      	beq.n	8005f50 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>
 8005f4e:	e1dd      	b.n	800630c <HAL_RCCEx_GetPeriphCLKFreq+0x658>
 8005f50:	68fb      	ldr	r3, [r7, #12]
 8005f52:	2b40      	cmp	r3, #64	; 0x40
 8005f54:	d000      	beq.n	8005f58 <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>
 8005f56:	e1d9      	b.n	800630c <HAL_RCCEx_GetPeriphCLKFreq+0x658>
          frequency = LSE_VALUE;
 8005f58:	2380      	movs	r3, #128	; 0x80
 8005f5a:	021b      	lsls	r3, r3, #8
 8005f5c:	617b      	str	r3, [r7, #20]
        break;
 8005f5e:	e1d5      	b.n	800630c <HAL_RCCEx_GetPeriphCLKFreq+0x658>
        srcclk = __HAL_RCC_GET_LPUART1_SOURCE();
 8005f60:	4b27      	ldr	r3, [pc, #156]	; (8006000 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 8005f62:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8005f64:	23c0      	movs	r3, #192	; 0xc0
 8005f66:	011b      	lsls	r3, r3, #4
 8005f68:	4013      	ands	r3, r2
 8005f6a:	60fb      	str	r3, [r7, #12]
        if (srcclk == RCC_LPUART1CLKSOURCE_PCLK1)
 8005f6c:	68fb      	ldr	r3, [r7, #12]
 8005f6e:	2b00      	cmp	r3, #0
 8005f70:	d104      	bne.n	8005f7c <HAL_RCCEx_GetPeriphCLKFreq+0x2c8>
          frequency = HAL_RCC_GetPCLK1Freq();
 8005f72:	f7ff fcd1 	bl	8005918 <HAL_RCC_GetPCLK1Freq>
 8005f76:	0003      	movs	r3, r0
 8005f78:	617b      	str	r3, [r7, #20]
        break;
 8005f7a:	e1c9      	b.n	8006310 <HAL_RCCEx_GetPeriphCLKFreq+0x65c>
        else if (srcclk == RCC_LPUART1CLKSOURCE_SYSCLK)
 8005f7c:	68fa      	ldr	r2, [r7, #12]
 8005f7e:	2380      	movs	r3, #128	; 0x80
 8005f80:	00db      	lsls	r3, r3, #3
 8005f82:	429a      	cmp	r2, r3
 8005f84:	d104      	bne.n	8005f90 <HAL_RCCEx_GetPeriphCLKFreq+0x2dc>
          frequency = HAL_RCC_GetSysClockFreq();
 8005f86:	f7ff fc3b 	bl	8005800 <HAL_RCC_GetSysClockFreq>
 8005f8a:	0003      	movs	r3, r0
 8005f8c:	617b      	str	r3, [r7, #20]
        break;
 8005f8e:	e1bf      	b.n	8006310 <HAL_RCCEx_GetPeriphCLKFreq+0x65c>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPUART1CLKSOURCE_HSI))
 8005f90:	4b1b      	ldr	r3, [pc, #108]	; (8006000 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 8005f92:	681a      	ldr	r2, [r3, #0]
 8005f94:	2380      	movs	r3, #128	; 0x80
 8005f96:	00db      	lsls	r3, r3, #3
 8005f98:	401a      	ands	r2, r3
 8005f9a:	2380      	movs	r3, #128	; 0x80
 8005f9c:	00db      	lsls	r3, r3, #3
 8005f9e:	429a      	cmp	r2, r3
 8005fa0:	d107      	bne.n	8005fb2 <HAL_RCCEx_GetPeriphCLKFreq+0x2fe>
 8005fa2:	68fa      	ldr	r2, [r7, #12]
 8005fa4:	2380      	movs	r3, #128	; 0x80
 8005fa6:	011b      	lsls	r3, r3, #4
 8005fa8:	429a      	cmp	r2, r3
 8005faa:	d102      	bne.n	8005fb2 <HAL_RCCEx_GetPeriphCLKFreq+0x2fe>
          frequency = HSI_VALUE;
 8005fac:	4b16      	ldr	r3, [pc, #88]	; (8006008 <HAL_RCCEx_GetPeriphCLKFreq+0x354>)
 8005fae:	617b      	str	r3, [r7, #20]
        break;
 8005fb0:	e1ae      	b.n	8006310 <HAL_RCCEx_GetPeriphCLKFreq+0x65c>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPUART1CLKSOURCE_LSE))
 8005fb2:	4b13      	ldr	r3, [pc, #76]	; (8006000 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 8005fb4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005fb6:	2202      	movs	r2, #2
 8005fb8:	4013      	ands	r3, r2
 8005fba:	2b02      	cmp	r3, #2
 8005fbc:	d000      	beq.n	8005fc0 <HAL_RCCEx_GetPeriphCLKFreq+0x30c>
 8005fbe:	e1a7      	b.n	8006310 <HAL_RCCEx_GetPeriphCLKFreq+0x65c>
 8005fc0:	68fa      	ldr	r2, [r7, #12]
 8005fc2:	23c0      	movs	r3, #192	; 0xc0
 8005fc4:	011b      	lsls	r3, r3, #4
 8005fc6:	429a      	cmp	r2, r3
 8005fc8:	d000      	beq.n	8005fcc <HAL_RCCEx_GetPeriphCLKFreq+0x318>
 8005fca:	e1a1      	b.n	8006310 <HAL_RCCEx_GetPeriphCLKFreq+0x65c>
          frequency = LSE_VALUE;
 8005fcc:	2380      	movs	r3, #128	; 0x80
 8005fce:	021b      	lsls	r3, r3, #8
 8005fd0:	617b      	str	r3, [r7, #20]
        break;
 8005fd2:	e19d      	b.n	8006310 <HAL_RCCEx_GetPeriphCLKFreq+0x65c>
        srcclk = __HAL_RCC_GET_ADC_SOURCE();
 8005fd4:	4b0a      	ldr	r3, [pc, #40]	; (8006000 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 8005fd6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005fd8:	0f9b      	lsrs	r3, r3, #30
 8005fda:	079b      	lsls	r3, r3, #30
 8005fdc:	60fb      	str	r3, [r7, #12]
        if (srcclk == RCC_ADCCLKSOURCE_SYSCLK)
 8005fde:	68fb      	ldr	r3, [r7, #12]
 8005fe0:	2b00      	cmp	r3, #0
 8005fe2:	d104      	bne.n	8005fee <HAL_RCCEx_GetPeriphCLKFreq+0x33a>
          frequency = HAL_RCC_GetSysClockFreq();
 8005fe4:	f7ff fc0c 	bl	8005800 <HAL_RCC_GetSysClockFreq>
 8005fe8:	0003      	movs	r3, r0
 8005fea:	617b      	str	r3, [r7, #20]
        break;
 8005fec:	e192      	b.n	8006314 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
        else if (srcclk == RCC_ADCCLKSOURCE_HSI)
 8005fee:	68fa      	ldr	r2, [r7, #12]
 8005ff0:	2380      	movs	r3, #128	; 0x80
 8005ff2:	061b      	lsls	r3, r3, #24
 8005ff4:	429a      	cmp	r2, r3
 8005ff6:	d10d      	bne.n	8006014 <HAL_RCCEx_GetPeriphCLKFreq+0x360>
          frequency = HSI_VALUE;
 8005ff8:	4b03      	ldr	r3, [pc, #12]	; (8006008 <HAL_RCCEx_GetPeriphCLKFreq+0x354>)
 8005ffa:	617b      	str	r3, [r7, #20]
        break;
 8005ffc:	e18a      	b.n	8006314 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
 8005ffe:	46c0      	nop			; (mov r8, r8)
 8006000:	40021000 	.word	0x40021000
 8006004:	0003d090 	.word	0x0003d090
 8006008:	00f42400 	.word	0x00f42400
 800600c:	007a1200 	.word	0x007a1200
 8006010:	00008012 	.word	0x00008012
        else if (srcclk == RCC_ADCCLKSOURCE_PLLADC)
 8006014:	68fa      	ldr	r2, [r7, #12]
 8006016:	2380      	movs	r3, #128	; 0x80
 8006018:	05db      	lsls	r3, r3, #23
 800601a:	429a      	cmp	r2, r3
 800601c:	d000      	beq.n	8006020 <HAL_RCCEx_GetPeriphCLKFreq+0x36c>
 800601e:	e179      	b.n	8006314 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
          if (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLLPCLK) != 0U)
 8006020:	4bc5      	ldr	r3, [pc, #788]	; (8006338 <HAL_RCCEx_GetPeriphCLKFreq+0x684>)
 8006022:	68da      	ldr	r2, [r3, #12]
 8006024:	2380      	movs	r3, #128	; 0x80
 8006026:	025b      	lsls	r3, r3, #9
 8006028:	4013      	ands	r3, r2
 800602a:	d100      	bne.n	800602e <HAL_RCCEx_GetPeriphCLKFreq+0x37a>
 800602c:	e172      	b.n	8006314 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
            plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 800602e:	4bc2      	ldr	r3, [pc, #776]	; (8006338 <HAL_RCCEx_GetPeriphCLKFreq+0x684>)
 8006030:	68db      	ldr	r3, [r3, #12]
 8006032:	0a1b      	lsrs	r3, r3, #8
 8006034:	227f      	movs	r2, #127	; 0x7f
 8006036:	4013      	ands	r3, r2
 8006038:	60bb      	str	r3, [r7, #8]
            frequency = (pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U);
 800603a:	693b      	ldr	r3, [r7, #16]
 800603c:	68ba      	ldr	r2, [r7, #8]
 800603e:	435a      	muls	r2, r3
 8006040:	4bbd      	ldr	r3, [pc, #756]	; (8006338 <HAL_RCCEx_GetPeriphCLKFreq+0x684>)
 8006042:	68db      	ldr	r3, [r3, #12]
 8006044:	0c5b      	lsrs	r3, r3, #17
 8006046:	211f      	movs	r1, #31
 8006048:	400b      	ands	r3, r1
 800604a:	3301      	adds	r3, #1
 800604c:	0019      	movs	r1, r3
 800604e:	0010      	movs	r0, r2
 8006050:	f7fa f858 	bl	8000104 <__udivsi3>
 8006054:	0003      	movs	r3, r0
 8006056:	617b      	str	r3, [r7, #20]
        break;
 8006058:	e15c      	b.n	8006314 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
        srcclk = __HAL_RCC_GET_I2C1_SOURCE();
 800605a:	4bb7      	ldr	r3, [pc, #732]	; (8006338 <HAL_RCCEx_GetPeriphCLKFreq+0x684>)
 800605c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800605e:	23c0      	movs	r3, #192	; 0xc0
 8006060:	019b      	lsls	r3, r3, #6
 8006062:	4013      	ands	r3, r2
 8006064:	60fb      	str	r3, [r7, #12]
        if (srcclk == RCC_I2C1CLKSOURCE_PCLK1)
 8006066:	68fb      	ldr	r3, [r7, #12]
 8006068:	2b00      	cmp	r3, #0
 800606a:	d104      	bne.n	8006076 <HAL_RCCEx_GetPeriphCLKFreq+0x3c2>
          frequency = HAL_RCC_GetPCLK1Freq();
 800606c:	f7ff fc54 	bl	8005918 <HAL_RCC_GetPCLK1Freq>
 8006070:	0003      	movs	r3, r0
 8006072:	617b      	str	r3, [r7, #20]
        break;
 8006074:	e150      	b.n	8006318 <HAL_RCCEx_GetPeriphCLKFreq+0x664>
        else if (srcclk == RCC_I2C1CLKSOURCE_SYSCLK)
 8006076:	68fa      	ldr	r2, [r7, #12]
 8006078:	2380      	movs	r3, #128	; 0x80
 800607a:	015b      	lsls	r3, r3, #5
 800607c:	429a      	cmp	r2, r3
 800607e:	d104      	bne.n	800608a <HAL_RCCEx_GetPeriphCLKFreq+0x3d6>
          frequency = HAL_RCC_GetSysClockFreq();
 8006080:	f7ff fbbe 	bl	8005800 <HAL_RCC_GetSysClockFreq>
 8006084:	0003      	movs	r3, r0
 8006086:	617b      	str	r3, [r7, #20]
        break;
 8006088:	e146      	b.n	8006318 <HAL_RCCEx_GetPeriphCLKFreq+0x664>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C1CLKSOURCE_HSI))
 800608a:	4bab      	ldr	r3, [pc, #684]	; (8006338 <HAL_RCCEx_GetPeriphCLKFreq+0x684>)
 800608c:	681a      	ldr	r2, [r3, #0]
 800608e:	2380      	movs	r3, #128	; 0x80
 8006090:	00db      	lsls	r3, r3, #3
 8006092:	401a      	ands	r2, r3
 8006094:	2380      	movs	r3, #128	; 0x80
 8006096:	00db      	lsls	r3, r3, #3
 8006098:	429a      	cmp	r2, r3
 800609a:	d000      	beq.n	800609e <HAL_RCCEx_GetPeriphCLKFreq+0x3ea>
 800609c:	e13c      	b.n	8006318 <HAL_RCCEx_GetPeriphCLKFreq+0x664>
 800609e:	68fa      	ldr	r2, [r7, #12]
 80060a0:	2380      	movs	r3, #128	; 0x80
 80060a2:	019b      	lsls	r3, r3, #6
 80060a4:	429a      	cmp	r2, r3
 80060a6:	d000      	beq.n	80060aa <HAL_RCCEx_GetPeriphCLKFreq+0x3f6>
 80060a8:	e136      	b.n	8006318 <HAL_RCCEx_GetPeriphCLKFreq+0x664>
          frequency = HSI_VALUE;
 80060aa:	4ba4      	ldr	r3, [pc, #656]	; (800633c <HAL_RCCEx_GetPeriphCLKFreq+0x688>)
 80060ac:	617b      	str	r3, [r7, #20]
        break;
 80060ae:	e133      	b.n	8006318 <HAL_RCCEx_GetPeriphCLKFreq+0x664>
        srcclk = __HAL_RCC_GET_I2S1_SOURCE();
 80060b0:	4ba1      	ldr	r3, [pc, #644]	; (8006338 <HAL_RCCEx_GetPeriphCLKFreq+0x684>)
 80060b2:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80060b4:	23c0      	movs	r3, #192	; 0xc0
 80060b6:	021b      	lsls	r3, r3, #8
 80060b8:	4013      	ands	r3, r2
 80060ba:	60fb      	str	r3, [r7, #12]
        if (srcclk == RCC_I2S1CLKSOURCE_PLL)
 80060bc:	68fa      	ldr	r2, [r7, #12]
 80060be:	2380      	movs	r3, #128	; 0x80
 80060c0:	01db      	lsls	r3, r3, #7
 80060c2:	429a      	cmp	r2, r3
 80060c4:	d11c      	bne.n	8006100 <HAL_RCCEx_GetPeriphCLKFreq+0x44c>
          if (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLLPCLK) != 0U)
 80060c6:	4b9c      	ldr	r3, [pc, #624]	; (8006338 <HAL_RCCEx_GetPeriphCLKFreq+0x684>)
 80060c8:	68da      	ldr	r2, [r3, #12]
 80060ca:	2380      	movs	r3, #128	; 0x80
 80060cc:	025b      	lsls	r3, r3, #9
 80060ce:	4013      	ands	r3, r2
 80060d0:	d100      	bne.n	80060d4 <HAL_RCCEx_GetPeriphCLKFreq+0x420>
 80060d2:	e123      	b.n	800631c <HAL_RCCEx_GetPeriphCLKFreq+0x668>
            plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 80060d4:	4b98      	ldr	r3, [pc, #608]	; (8006338 <HAL_RCCEx_GetPeriphCLKFreq+0x684>)
 80060d6:	68db      	ldr	r3, [r3, #12]
 80060d8:	0a1b      	lsrs	r3, r3, #8
 80060da:	227f      	movs	r2, #127	; 0x7f
 80060dc:	4013      	ands	r3, r2
 80060de:	60bb      	str	r3, [r7, #8]
            frequency = (pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U);
 80060e0:	693b      	ldr	r3, [r7, #16]
 80060e2:	68ba      	ldr	r2, [r7, #8]
 80060e4:	435a      	muls	r2, r3
 80060e6:	4b94      	ldr	r3, [pc, #592]	; (8006338 <HAL_RCCEx_GetPeriphCLKFreq+0x684>)
 80060e8:	68db      	ldr	r3, [r3, #12]
 80060ea:	0c5b      	lsrs	r3, r3, #17
 80060ec:	211f      	movs	r1, #31
 80060ee:	400b      	ands	r3, r1
 80060f0:	3301      	adds	r3, #1
 80060f2:	0019      	movs	r1, r3
 80060f4:	0010      	movs	r0, r2
 80060f6:	f7fa f805 	bl	8000104 <__udivsi3>
 80060fa:	0003      	movs	r3, r0
 80060fc:	617b      	str	r3, [r7, #20]
        break;
 80060fe:	e10d      	b.n	800631c <HAL_RCCEx_GetPeriphCLKFreq+0x668>
        else if (srcclk == RCC_I2S1CLKSOURCE_SYSCLK)
 8006100:	68fb      	ldr	r3, [r7, #12]
 8006102:	2b00      	cmp	r3, #0
 8006104:	d104      	bne.n	8006110 <HAL_RCCEx_GetPeriphCLKFreq+0x45c>
          frequency = HAL_RCC_GetSysClockFreq();
 8006106:	f7ff fb7b 	bl	8005800 <HAL_RCC_GetSysClockFreq>
 800610a:	0003      	movs	r3, r0
 800610c:	617b      	str	r3, [r7, #20]
        break;
 800610e:	e105      	b.n	800631c <HAL_RCCEx_GetPeriphCLKFreq+0x668>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2S1CLKSOURCE_HSI))
 8006110:	4b89      	ldr	r3, [pc, #548]	; (8006338 <HAL_RCCEx_GetPeriphCLKFreq+0x684>)
 8006112:	681a      	ldr	r2, [r3, #0]
 8006114:	2380      	movs	r3, #128	; 0x80
 8006116:	00db      	lsls	r3, r3, #3
 8006118:	401a      	ands	r2, r3
 800611a:	2380      	movs	r3, #128	; 0x80
 800611c:	00db      	lsls	r3, r3, #3
 800611e:	429a      	cmp	r2, r3
 8006120:	d107      	bne.n	8006132 <HAL_RCCEx_GetPeriphCLKFreq+0x47e>
 8006122:	68fa      	ldr	r2, [r7, #12]
 8006124:	2380      	movs	r3, #128	; 0x80
 8006126:	021b      	lsls	r3, r3, #8
 8006128:	429a      	cmp	r2, r3
 800612a:	d102      	bne.n	8006132 <HAL_RCCEx_GetPeriphCLKFreq+0x47e>
          frequency = HSI_VALUE;
 800612c:	4b83      	ldr	r3, [pc, #524]	; (800633c <HAL_RCCEx_GetPeriphCLKFreq+0x688>)
 800612e:	617b      	str	r3, [r7, #20]
        break;
 8006130:	e0f4      	b.n	800631c <HAL_RCCEx_GetPeriphCLKFreq+0x668>
        else if (srcclk == RCC_I2S1CLKSOURCE_EXT)
 8006132:	68fa      	ldr	r2, [r7, #12]
 8006134:	23c0      	movs	r3, #192	; 0xc0
 8006136:	021b      	lsls	r3, r3, #8
 8006138:	429a      	cmp	r2, r3
 800613a:	d000      	beq.n	800613e <HAL_RCCEx_GetPeriphCLKFreq+0x48a>
 800613c:	e0ee      	b.n	800631c <HAL_RCCEx_GetPeriphCLKFreq+0x668>
          frequency = EXTERNAL_I2S1_CLOCK_VALUE;
 800613e:	4b80      	ldr	r3, [pc, #512]	; (8006340 <HAL_RCCEx_GetPeriphCLKFreq+0x68c>)
 8006140:	617b      	str	r3, [r7, #20]
        break;
 8006142:	e0eb      	b.n	800631c <HAL_RCCEx_GetPeriphCLKFreq+0x668>
        srcclk = __HAL_RCC_GET_LPTIM1_SOURCE();
 8006144:	4b7c      	ldr	r3, [pc, #496]	; (8006338 <HAL_RCCEx_GetPeriphCLKFreq+0x684>)
 8006146:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8006148:	23c0      	movs	r3, #192	; 0xc0
 800614a:	031b      	lsls	r3, r3, #12
 800614c:	4013      	ands	r3, r2
 800614e:	60fb      	str	r3, [r7, #12]
        if (srcclk == RCC_LPTIM1CLKSOURCE_PCLK1)
 8006150:	68fb      	ldr	r3, [r7, #12]
 8006152:	2b00      	cmp	r3, #0
 8006154:	d104      	bne.n	8006160 <HAL_RCCEx_GetPeriphCLKFreq+0x4ac>
          frequency = HAL_RCC_GetPCLK1Freq();
 8006156:	f7ff fbdf 	bl	8005918 <HAL_RCC_GetPCLK1Freq>
 800615a:	0003      	movs	r3, r0
 800615c:	617b      	str	r3, [r7, #20]
        break;
 800615e:	e0df      	b.n	8006320 <HAL_RCCEx_GetPeriphCLKFreq+0x66c>
        else if ((HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)) && (srcclk == RCC_LPTIM1CLKSOURCE_LSI))
 8006160:	4b75      	ldr	r3, [pc, #468]	; (8006338 <HAL_RCCEx_GetPeriphCLKFreq+0x684>)
 8006162:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006164:	2202      	movs	r2, #2
 8006166:	4013      	ands	r3, r2
 8006168:	2b02      	cmp	r3, #2
 800616a:	d108      	bne.n	800617e <HAL_RCCEx_GetPeriphCLKFreq+0x4ca>
 800616c:	68fa      	ldr	r2, [r7, #12]
 800616e:	2380      	movs	r3, #128	; 0x80
 8006170:	02db      	lsls	r3, r3, #11
 8006172:	429a      	cmp	r2, r3
 8006174:	d103      	bne.n	800617e <HAL_RCCEx_GetPeriphCLKFreq+0x4ca>
          frequency = LSI_VALUE;
 8006176:	23fa      	movs	r3, #250	; 0xfa
 8006178:	01db      	lsls	r3, r3, #7
 800617a:	617b      	str	r3, [r7, #20]
 800617c:	e021      	b.n	80061c2 <HAL_RCCEx_GetPeriphCLKFreq+0x50e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPTIM1CLKSOURCE_HSI))
 800617e:	4b6e      	ldr	r3, [pc, #440]	; (8006338 <HAL_RCCEx_GetPeriphCLKFreq+0x684>)
 8006180:	681a      	ldr	r2, [r3, #0]
 8006182:	2380      	movs	r3, #128	; 0x80
 8006184:	00db      	lsls	r3, r3, #3
 8006186:	401a      	ands	r2, r3
 8006188:	2380      	movs	r3, #128	; 0x80
 800618a:	00db      	lsls	r3, r3, #3
 800618c:	429a      	cmp	r2, r3
 800618e:	d107      	bne.n	80061a0 <HAL_RCCEx_GetPeriphCLKFreq+0x4ec>
 8006190:	68fa      	ldr	r2, [r7, #12]
 8006192:	2380      	movs	r3, #128	; 0x80
 8006194:	031b      	lsls	r3, r3, #12
 8006196:	429a      	cmp	r2, r3
 8006198:	d102      	bne.n	80061a0 <HAL_RCCEx_GetPeriphCLKFreq+0x4ec>
          frequency = HSI_VALUE;
 800619a:	4b68      	ldr	r3, [pc, #416]	; (800633c <HAL_RCCEx_GetPeriphCLKFreq+0x688>)
 800619c:	617b      	str	r3, [r7, #20]
 800619e:	e010      	b.n	80061c2 <HAL_RCCEx_GetPeriphCLKFreq+0x50e>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPTIM1CLKSOURCE_LSE))
 80061a0:	4b65      	ldr	r3, [pc, #404]	; (8006338 <HAL_RCCEx_GetPeriphCLKFreq+0x684>)
 80061a2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80061a4:	2202      	movs	r2, #2
 80061a6:	4013      	ands	r3, r2
 80061a8:	2b02      	cmp	r3, #2
 80061aa:	d000      	beq.n	80061ae <HAL_RCCEx_GetPeriphCLKFreq+0x4fa>
 80061ac:	e0b8      	b.n	8006320 <HAL_RCCEx_GetPeriphCLKFreq+0x66c>
 80061ae:	68fa      	ldr	r2, [r7, #12]
 80061b0:	23c0      	movs	r3, #192	; 0xc0
 80061b2:	031b      	lsls	r3, r3, #12
 80061b4:	429a      	cmp	r2, r3
 80061b6:	d000      	beq.n	80061ba <HAL_RCCEx_GetPeriphCLKFreq+0x506>
 80061b8:	e0b2      	b.n	8006320 <HAL_RCCEx_GetPeriphCLKFreq+0x66c>
          frequency = LSE_VALUE;
 80061ba:	2380      	movs	r3, #128	; 0x80
 80061bc:	021b      	lsls	r3, r3, #8
 80061be:	617b      	str	r3, [r7, #20]
        break;
 80061c0:	e0ae      	b.n	8006320 <HAL_RCCEx_GetPeriphCLKFreq+0x66c>
 80061c2:	e0ad      	b.n	8006320 <HAL_RCCEx_GetPeriphCLKFreq+0x66c>
        srcclk = __HAL_RCC_GET_LPTIM2_SOURCE();
 80061c4:	4b5c      	ldr	r3, [pc, #368]	; (8006338 <HAL_RCCEx_GetPeriphCLKFreq+0x684>)
 80061c6:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80061c8:	23c0      	movs	r3, #192	; 0xc0
 80061ca:	039b      	lsls	r3, r3, #14
 80061cc:	4013      	ands	r3, r2
 80061ce:	60fb      	str	r3, [r7, #12]
        if (srcclk == RCC_LPTIM2CLKSOURCE_PCLK1)
 80061d0:	68fb      	ldr	r3, [r7, #12]
 80061d2:	2b00      	cmp	r3, #0
 80061d4:	d104      	bne.n	80061e0 <HAL_RCCEx_GetPeriphCLKFreq+0x52c>
          frequency = HAL_RCC_GetPCLK1Freq();
 80061d6:	f7ff fb9f 	bl	8005918 <HAL_RCC_GetPCLK1Freq>
 80061da:	0003      	movs	r3, r0
 80061dc:	617b      	str	r3, [r7, #20]
        break;
 80061de:	e0a1      	b.n	8006324 <HAL_RCCEx_GetPeriphCLKFreq+0x670>
        else if ((HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)) && (srcclk == RCC_LPTIM2CLKSOURCE_LSI))
 80061e0:	4b55      	ldr	r3, [pc, #340]	; (8006338 <HAL_RCCEx_GetPeriphCLKFreq+0x684>)
 80061e2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80061e4:	2202      	movs	r2, #2
 80061e6:	4013      	ands	r3, r2
 80061e8:	2b02      	cmp	r3, #2
 80061ea:	d108      	bne.n	80061fe <HAL_RCCEx_GetPeriphCLKFreq+0x54a>
 80061ec:	68fa      	ldr	r2, [r7, #12]
 80061ee:	2380      	movs	r3, #128	; 0x80
 80061f0:	035b      	lsls	r3, r3, #13
 80061f2:	429a      	cmp	r2, r3
 80061f4:	d103      	bne.n	80061fe <HAL_RCCEx_GetPeriphCLKFreq+0x54a>
          frequency = LSI_VALUE;
 80061f6:	23fa      	movs	r3, #250	; 0xfa
 80061f8:	01db      	lsls	r3, r3, #7
 80061fa:	617b      	str	r3, [r7, #20]
 80061fc:	e021      	b.n	8006242 <HAL_RCCEx_GetPeriphCLKFreq+0x58e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPTIM2CLKSOURCE_HSI))
 80061fe:	4b4e      	ldr	r3, [pc, #312]	; (8006338 <HAL_RCCEx_GetPeriphCLKFreq+0x684>)
 8006200:	681a      	ldr	r2, [r3, #0]
 8006202:	2380      	movs	r3, #128	; 0x80
 8006204:	00db      	lsls	r3, r3, #3
 8006206:	401a      	ands	r2, r3
 8006208:	2380      	movs	r3, #128	; 0x80
 800620a:	00db      	lsls	r3, r3, #3
 800620c:	429a      	cmp	r2, r3
 800620e:	d107      	bne.n	8006220 <HAL_RCCEx_GetPeriphCLKFreq+0x56c>
 8006210:	68fa      	ldr	r2, [r7, #12]
 8006212:	2380      	movs	r3, #128	; 0x80
 8006214:	039b      	lsls	r3, r3, #14
 8006216:	429a      	cmp	r2, r3
 8006218:	d102      	bne.n	8006220 <HAL_RCCEx_GetPeriphCLKFreq+0x56c>
          frequency = HSI_VALUE;
 800621a:	4b48      	ldr	r3, [pc, #288]	; (800633c <HAL_RCCEx_GetPeriphCLKFreq+0x688>)
 800621c:	617b      	str	r3, [r7, #20]
 800621e:	e010      	b.n	8006242 <HAL_RCCEx_GetPeriphCLKFreq+0x58e>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPTIM2CLKSOURCE_LSE))
 8006220:	4b45      	ldr	r3, [pc, #276]	; (8006338 <HAL_RCCEx_GetPeriphCLKFreq+0x684>)
 8006222:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006224:	2202      	movs	r2, #2
 8006226:	4013      	ands	r3, r2
 8006228:	2b02      	cmp	r3, #2
 800622a:	d000      	beq.n	800622e <HAL_RCCEx_GetPeriphCLKFreq+0x57a>
 800622c:	e07a      	b.n	8006324 <HAL_RCCEx_GetPeriphCLKFreq+0x670>
 800622e:	68fa      	ldr	r2, [r7, #12]
 8006230:	23c0      	movs	r3, #192	; 0xc0
 8006232:	039b      	lsls	r3, r3, #14
 8006234:	429a      	cmp	r2, r3
 8006236:	d000      	beq.n	800623a <HAL_RCCEx_GetPeriphCLKFreq+0x586>
 8006238:	e074      	b.n	8006324 <HAL_RCCEx_GetPeriphCLKFreq+0x670>
          frequency = LSE_VALUE;
 800623a:	2380      	movs	r3, #128	; 0x80
 800623c:	021b      	lsls	r3, r3, #8
 800623e:	617b      	str	r3, [r7, #20]
        break;
 8006240:	e070      	b.n	8006324 <HAL_RCCEx_GetPeriphCLKFreq+0x670>
 8006242:	e06f      	b.n	8006324 <HAL_RCCEx_GetPeriphCLKFreq+0x670>
        srcclk = READ_BIT(RCC->CCIPR, RCC_CCIPR_TIM1SEL);
 8006244:	4b3c      	ldr	r3, [pc, #240]	; (8006338 <HAL_RCCEx_GetPeriphCLKFreq+0x684>)
 8006246:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8006248:	2380      	movs	r3, #128	; 0x80
 800624a:	03db      	lsls	r3, r3, #15
 800624c:	4013      	ands	r3, r2
 800624e:	60fb      	str	r3, [r7, #12]
        if (srcclk == RCC_TIM1CLKSOURCE_PLL) /* PLL ? */
 8006250:	68fa      	ldr	r2, [r7, #12]
 8006252:	2380      	movs	r3, #128	; 0x80
 8006254:	03db      	lsls	r3, r3, #15
 8006256:	429a      	cmp	r2, r3
 8006258:	d11b      	bne.n	8006292 <HAL_RCCEx_GetPeriphCLKFreq+0x5de>
          if (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLLQCLK) != 0U)
 800625a:	4b37      	ldr	r3, [pc, #220]	; (8006338 <HAL_RCCEx_GetPeriphCLKFreq+0x684>)
 800625c:	68da      	ldr	r2, [r3, #12]
 800625e:	2380      	movs	r3, #128	; 0x80
 8006260:	045b      	lsls	r3, r3, #17
 8006262:	4013      	ands	r3, r2
 8006264:	d060      	beq.n	8006328 <HAL_RCCEx_GetPeriphCLKFreq+0x674>
            plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 8006266:	4b34      	ldr	r3, [pc, #208]	; (8006338 <HAL_RCCEx_GetPeriphCLKFreq+0x684>)
 8006268:	68db      	ldr	r3, [r3, #12]
 800626a:	0a1b      	lsrs	r3, r3, #8
 800626c:	227f      	movs	r2, #127	; 0x7f
 800626e:	4013      	ands	r3, r2
 8006270:	60bb      	str	r3, [r7, #8]
            frequency = (pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ_Pos) + 1U);
 8006272:	693b      	ldr	r3, [r7, #16]
 8006274:	68ba      	ldr	r2, [r7, #8]
 8006276:	435a      	muls	r2, r3
 8006278:	4b2f      	ldr	r3, [pc, #188]	; (8006338 <HAL_RCCEx_GetPeriphCLKFreq+0x684>)
 800627a:	68db      	ldr	r3, [r3, #12]
 800627c:	0e5b      	lsrs	r3, r3, #25
 800627e:	2107      	movs	r1, #7
 8006280:	400b      	ands	r3, r1
 8006282:	3301      	adds	r3, #1
 8006284:	0019      	movs	r1, r3
 8006286:	0010      	movs	r0, r2
 8006288:	f7f9 ff3c 	bl	8000104 <__udivsi3>
 800628c:	0003      	movs	r3, r0
 800628e:	617b      	str	r3, [r7, #20]
        break;
 8006290:	e04a      	b.n	8006328 <HAL_RCCEx_GetPeriphCLKFreq+0x674>
        else if (srcclk == RCC_TIM1CLKSOURCE_PCLK1) /* PCLK1 ? */
 8006292:	68fb      	ldr	r3, [r7, #12]
 8006294:	2b00      	cmp	r3, #0
 8006296:	d147      	bne.n	8006328 <HAL_RCCEx_GetPeriphCLKFreq+0x674>
          frequency = HAL_RCC_GetPCLK1Freq();
 8006298:	f7ff fb3e 	bl	8005918 <HAL_RCC_GetPCLK1Freq>
 800629c:	0003      	movs	r3, r0
 800629e:	617b      	str	r3, [r7, #20]
        break;
 80062a0:	e042      	b.n	8006328 <HAL_RCCEx_GetPeriphCLKFreq+0x674>
        srcclk = READ_BIT(RCC->CCIPR, RCC_CCIPR_TIM15SEL);
 80062a2:	4b25      	ldr	r3, [pc, #148]	; (8006338 <HAL_RCCEx_GetPeriphCLKFreq+0x684>)
 80062a4:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80062a6:	2380      	movs	r3, #128	; 0x80
 80062a8:	045b      	lsls	r3, r3, #17
 80062aa:	4013      	ands	r3, r2
 80062ac:	60fb      	str	r3, [r7, #12]
        if (srcclk == RCC_TIM15CLKSOURCE_PLL) /* PLL ? */
 80062ae:	68fa      	ldr	r2, [r7, #12]
 80062b0:	2380      	movs	r3, #128	; 0x80
 80062b2:	045b      	lsls	r3, r3, #17
 80062b4:	429a      	cmp	r2, r3
 80062b6:	d11b      	bne.n	80062f0 <HAL_RCCEx_GetPeriphCLKFreq+0x63c>
          if (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLLQCLK) != 0U)
 80062b8:	4b1f      	ldr	r3, [pc, #124]	; (8006338 <HAL_RCCEx_GetPeriphCLKFreq+0x684>)
 80062ba:	68da      	ldr	r2, [r3, #12]
 80062bc:	2380      	movs	r3, #128	; 0x80
 80062be:	045b      	lsls	r3, r3, #17
 80062c0:	4013      	ands	r3, r2
 80062c2:	d033      	beq.n	800632c <HAL_RCCEx_GetPeriphCLKFreq+0x678>
            plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 80062c4:	4b1c      	ldr	r3, [pc, #112]	; (8006338 <HAL_RCCEx_GetPeriphCLKFreq+0x684>)
 80062c6:	68db      	ldr	r3, [r3, #12]
 80062c8:	0a1b      	lsrs	r3, r3, #8
 80062ca:	227f      	movs	r2, #127	; 0x7f
 80062cc:	4013      	ands	r3, r2
 80062ce:	60bb      	str	r3, [r7, #8]
            frequency = (pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ_Pos) + 1U);
 80062d0:	693b      	ldr	r3, [r7, #16]
 80062d2:	68ba      	ldr	r2, [r7, #8]
 80062d4:	435a      	muls	r2, r3
 80062d6:	4b18      	ldr	r3, [pc, #96]	; (8006338 <HAL_RCCEx_GetPeriphCLKFreq+0x684>)
 80062d8:	68db      	ldr	r3, [r3, #12]
 80062da:	0e5b      	lsrs	r3, r3, #25
 80062dc:	2107      	movs	r1, #7
 80062de:	400b      	ands	r3, r1
 80062e0:	3301      	adds	r3, #1
 80062e2:	0019      	movs	r1, r3
 80062e4:	0010      	movs	r0, r2
 80062e6:	f7f9 ff0d 	bl	8000104 <__udivsi3>
 80062ea:	0003      	movs	r3, r0
 80062ec:	617b      	str	r3, [r7, #20]
        break;
 80062ee:	e01d      	b.n	800632c <HAL_RCCEx_GetPeriphCLKFreq+0x678>
        else if (srcclk == RCC_TIM15CLKSOURCE_PCLK1) /* PCLK1 ? */
 80062f0:	68fb      	ldr	r3, [r7, #12]
 80062f2:	2b00      	cmp	r3, #0
 80062f4:	d11a      	bne.n	800632c <HAL_RCCEx_GetPeriphCLKFreq+0x678>
          frequency = HAL_RCC_GetPCLK1Freq();
 80062f6:	f7ff fb0f 	bl	8005918 <HAL_RCC_GetPCLK1Freq>
 80062fa:	0003      	movs	r3, r0
 80062fc:	617b      	str	r3, [r7, #20]
        break;
 80062fe:	e015      	b.n	800632c <HAL_RCCEx_GetPeriphCLKFreq+0x678>
        break;
 8006300:	46c0      	nop			; (mov r8, r8)
 8006302:	e014      	b.n	800632e <HAL_RCCEx_GetPeriphCLKFreq+0x67a>
        break;
 8006304:	46c0      	nop			; (mov r8, r8)
 8006306:	e012      	b.n	800632e <HAL_RCCEx_GetPeriphCLKFreq+0x67a>
        break;
 8006308:	46c0      	nop			; (mov r8, r8)
 800630a:	e010      	b.n	800632e <HAL_RCCEx_GetPeriphCLKFreq+0x67a>
        break;
 800630c:	46c0      	nop			; (mov r8, r8)
 800630e:	e00e      	b.n	800632e <HAL_RCCEx_GetPeriphCLKFreq+0x67a>
        break;
 8006310:	46c0      	nop			; (mov r8, r8)
 8006312:	e00c      	b.n	800632e <HAL_RCCEx_GetPeriphCLKFreq+0x67a>
        break;
 8006314:	46c0      	nop			; (mov r8, r8)
 8006316:	e00a      	b.n	800632e <HAL_RCCEx_GetPeriphCLKFreq+0x67a>
        break;
 8006318:	46c0      	nop			; (mov r8, r8)
 800631a:	e008      	b.n	800632e <HAL_RCCEx_GetPeriphCLKFreq+0x67a>
        break;
 800631c:	46c0      	nop			; (mov r8, r8)
 800631e:	e006      	b.n	800632e <HAL_RCCEx_GetPeriphCLKFreq+0x67a>
        break;
 8006320:	46c0      	nop			; (mov r8, r8)
 8006322:	e004      	b.n	800632e <HAL_RCCEx_GetPeriphCLKFreq+0x67a>
        break;
 8006324:	46c0      	nop			; (mov r8, r8)
 8006326:	e002      	b.n	800632e <HAL_RCCEx_GetPeriphCLKFreq+0x67a>
        break;
 8006328:	46c0      	nop			; (mov r8, r8)
 800632a:	e000      	b.n	800632e <HAL_RCCEx_GetPeriphCLKFreq+0x67a>
        break;
 800632c:	46c0      	nop			; (mov r8, r8)
    }
  }

  return (frequency);
 800632e:	697b      	ldr	r3, [r7, #20]
}
 8006330:	0018      	movs	r0, r3
 8006332:	46bd      	mov	sp, r7
 8006334:	b006      	add	sp, #24
 8006336:	bd80      	pop	{r7, pc}
 8006338:	40021000 	.word	0x40021000
 800633c:	00f42400 	.word	0x00f42400
 8006340:	0000bb80 	.word	0x0000bb80

08006344 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8006344:	b580      	push	{r7, lr}
 8006346:	b084      	sub	sp, #16
 8006348:	af00      	add	r7, sp, #0
 800634a:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	2b00      	cmp	r3, #0
 8006350:	d101      	bne.n	8006356 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8006352:	2301      	movs	r3, #1
 8006354:	e0a8      	b.n	80064a8 <HAL_SPI_Init+0x164>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8006356:	687b      	ldr	r3, [r7, #4]
 8006358:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800635a:	2b00      	cmp	r3, #0
 800635c:	d109      	bne.n	8006372 <HAL_SPI_Init+0x2e>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	685a      	ldr	r2, [r3, #4]
 8006362:	2382      	movs	r3, #130	; 0x82
 8006364:	005b      	lsls	r3, r3, #1
 8006366:	429a      	cmp	r2, r3
 8006368:	d009      	beq.n	800637e <HAL_SPI_Init+0x3a>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	2200      	movs	r2, #0
 800636e:	61da      	str	r2, [r3, #28]
 8006370:	e005      	b.n	800637e <HAL_SPI_Init+0x3a>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8006372:	687b      	ldr	r3, [r7, #4]
 8006374:	2200      	movs	r2, #0
 8006376:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	2200      	movs	r2, #0
 800637c:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800637e:	687b      	ldr	r3, [r7, #4]
 8006380:	2200      	movs	r2, #0
 8006382:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8006384:	687b      	ldr	r3, [r7, #4]
 8006386:	225d      	movs	r2, #93	; 0x5d
 8006388:	5c9b      	ldrb	r3, [r3, r2]
 800638a:	b2db      	uxtb	r3, r3
 800638c:	2b00      	cmp	r3, #0
 800638e:	d107      	bne.n	80063a0 <HAL_SPI_Init+0x5c>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	225c      	movs	r2, #92	; 0x5c
 8006394:	2100      	movs	r1, #0
 8006396:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	0018      	movs	r0, r3
 800639c:	f7fc fa1e 	bl	80027dc <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	225d      	movs	r2, #93	; 0x5d
 80063a4:	2102      	movs	r1, #2
 80063a6:	5499      	strb	r1, [r3, r2]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	681b      	ldr	r3, [r3, #0]
 80063ac:	681a      	ldr	r2, [r3, #0]
 80063ae:	687b      	ldr	r3, [r7, #4]
 80063b0:	681b      	ldr	r3, [r3, #0]
 80063b2:	2140      	movs	r1, #64	; 0x40
 80063b4:	438a      	bics	r2, r1
 80063b6:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	68da      	ldr	r2, [r3, #12]
 80063bc:	23e0      	movs	r3, #224	; 0xe0
 80063be:	00db      	lsls	r3, r3, #3
 80063c0:	429a      	cmp	r2, r3
 80063c2:	d902      	bls.n	80063ca <HAL_SPI_Init+0x86>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80063c4:	2300      	movs	r3, #0
 80063c6:	60fb      	str	r3, [r7, #12]
 80063c8:	e002      	b.n	80063d0 <HAL_SPI_Init+0x8c>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80063ca:	2380      	movs	r3, #128	; 0x80
 80063cc:	015b      	lsls	r3, r3, #5
 80063ce:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	68da      	ldr	r2, [r3, #12]
 80063d4:	23f0      	movs	r3, #240	; 0xf0
 80063d6:	011b      	lsls	r3, r3, #4
 80063d8:	429a      	cmp	r2, r3
 80063da:	d008      	beq.n	80063ee <HAL_SPI_Init+0xaa>
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	68da      	ldr	r2, [r3, #12]
 80063e0:	23e0      	movs	r3, #224	; 0xe0
 80063e2:	00db      	lsls	r3, r3, #3
 80063e4:	429a      	cmp	r2, r3
 80063e6:	d002      	beq.n	80063ee <HAL_SPI_Init+0xaa>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	2200      	movs	r2, #0
 80063ec:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	685a      	ldr	r2, [r3, #4]
 80063f2:	2382      	movs	r3, #130	; 0x82
 80063f4:	005b      	lsls	r3, r3, #1
 80063f6:	401a      	ands	r2, r3
 80063f8:	687b      	ldr	r3, [r7, #4]
 80063fa:	6899      	ldr	r1, [r3, #8]
 80063fc:	2384      	movs	r3, #132	; 0x84
 80063fe:	021b      	lsls	r3, r3, #8
 8006400:	400b      	ands	r3, r1
 8006402:	431a      	orrs	r2, r3
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	691b      	ldr	r3, [r3, #16]
 8006408:	2102      	movs	r1, #2
 800640a:	400b      	ands	r3, r1
 800640c:	431a      	orrs	r2, r3
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	695b      	ldr	r3, [r3, #20]
 8006412:	2101      	movs	r1, #1
 8006414:	400b      	ands	r3, r1
 8006416:	431a      	orrs	r2, r3
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	6999      	ldr	r1, [r3, #24]
 800641c:	2380      	movs	r3, #128	; 0x80
 800641e:	009b      	lsls	r3, r3, #2
 8006420:	400b      	ands	r3, r1
 8006422:	431a      	orrs	r2, r3
 8006424:	687b      	ldr	r3, [r7, #4]
 8006426:	69db      	ldr	r3, [r3, #28]
 8006428:	2138      	movs	r1, #56	; 0x38
 800642a:	400b      	ands	r3, r1
 800642c:	431a      	orrs	r2, r3
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	6a1b      	ldr	r3, [r3, #32]
 8006432:	2180      	movs	r1, #128	; 0x80
 8006434:	400b      	ands	r3, r1
 8006436:	431a      	orrs	r2, r3
 8006438:	0011      	movs	r1, r2
 800643a:	687b      	ldr	r3, [r7, #4]
 800643c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800643e:	2380      	movs	r3, #128	; 0x80
 8006440:	019b      	lsls	r3, r3, #6
 8006442:	401a      	ands	r2, r3
 8006444:	687b      	ldr	r3, [r7, #4]
 8006446:	681b      	ldr	r3, [r3, #0]
 8006448:	430a      	orrs	r2, r1
 800644a:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800644c:	687b      	ldr	r3, [r7, #4]
 800644e:	699b      	ldr	r3, [r3, #24]
 8006450:	0c1b      	lsrs	r3, r3, #16
 8006452:	2204      	movs	r2, #4
 8006454:	401a      	ands	r2, r3
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800645a:	2110      	movs	r1, #16
 800645c:	400b      	ands	r3, r1
 800645e:	431a      	orrs	r2, r3
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006464:	2108      	movs	r1, #8
 8006466:	400b      	ands	r3, r1
 8006468:	431a      	orrs	r2, r3
 800646a:	687b      	ldr	r3, [r7, #4]
 800646c:	68d9      	ldr	r1, [r3, #12]
 800646e:	23f0      	movs	r3, #240	; 0xf0
 8006470:	011b      	lsls	r3, r3, #4
 8006472:	400b      	ands	r3, r1
 8006474:	431a      	orrs	r2, r3
 8006476:	0011      	movs	r1, r2
 8006478:	68fa      	ldr	r2, [r7, #12]
 800647a:	2380      	movs	r3, #128	; 0x80
 800647c:	015b      	lsls	r3, r3, #5
 800647e:	401a      	ands	r2, r3
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	681b      	ldr	r3, [r3, #0]
 8006484:	430a      	orrs	r2, r1
 8006486:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	681b      	ldr	r3, [r3, #0]
 800648c:	69da      	ldr	r2, [r3, #28]
 800648e:	687b      	ldr	r3, [r7, #4]
 8006490:	681b      	ldr	r3, [r3, #0]
 8006492:	4907      	ldr	r1, [pc, #28]	; (80064b0 <HAL_SPI_Init+0x16c>)
 8006494:	400a      	ands	r2, r1
 8006496:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	2200      	movs	r2, #0
 800649c:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800649e:	687b      	ldr	r3, [r7, #4]
 80064a0:	225d      	movs	r2, #93	; 0x5d
 80064a2:	2101      	movs	r1, #1
 80064a4:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80064a6:	2300      	movs	r3, #0
}
 80064a8:	0018      	movs	r0, r3
 80064aa:	46bd      	mov	sp, r7
 80064ac:	b004      	add	sp, #16
 80064ae:	bd80      	pop	{r7, pc}
 80064b0:	fffff7ff 	.word	0xfffff7ff

080064b4 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80064b4:	b580      	push	{r7, lr}
 80064b6:	b088      	sub	sp, #32
 80064b8:	af00      	add	r7, sp, #0
 80064ba:	60f8      	str	r0, [r7, #12]
 80064bc:	60b9      	str	r1, [r7, #8]
 80064be:	603b      	str	r3, [r7, #0]
 80064c0:	1dbb      	adds	r3, r7, #6
 80064c2:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80064c4:	231f      	movs	r3, #31
 80064c6:	18fb      	adds	r3, r7, r3
 80064c8:	2200      	movs	r2, #0
 80064ca:	701a      	strb	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80064cc:	68fb      	ldr	r3, [r7, #12]
 80064ce:	225c      	movs	r2, #92	; 0x5c
 80064d0:	5c9b      	ldrb	r3, [r3, r2]
 80064d2:	2b01      	cmp	r3, #1
 80064d4:	d101      	bne.n	80064da <HAL_SPI_Transmit+0x26>
 80064d6:	2302      	movs	r3, #2
 80064d8:	e140      	b.n	800675c <HAL_SPI_Transmit+0x2a8>
 80064da:	68fb      	ldr	r3, [r7, #12]
 80064dc:	225c      	movs	r2, #92	; 0x5c
 80064de:	2101      	movs	r1, #1
 80064e0:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80064e2:	f7fc fd2b 	bl	8002f3c <HAL_GetTick>
 80064e6:	0003      	movs	r3, r0
 80064e8:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 80064ea:	2316      	movs	r3, #22
 80064ec:	18fb      	adds	r3, r7, r3
 80064ee:	1dba      	adds	r2, r7, #6
 80064f0:	8812      	ldrh	r2, [r2, #0]
 80064f2:	801a      	strh	r2, [r3, #0]

  if (hspi->State != HAL_SPI_STATE_READY)
 80064f4:	68fb      	ldr	r3, [r7, #12]
 80064f6:	225d      	movs	r2, #93	; 0x5d
 80064f8:	5c9b      	ldrb	r3, [r3, r2]
 80064fa:	b2db      	uxtb	r3, r3
 80064fc:	2b01      	cmp	r3, #1
 80064fe:	d004      	beq.n	800650a <HAL_SPI_Transmit+0x56>
  {
    errorcode = HAL_BUSY;
 8006500:	231f      	movs	r3, #31
 8006502:	18fb      	adds	r3, r7, r3
 8006504:	2202      	movs	r2, #2
 8006506:	701a      	strb	r2, [r3, #0]
    goto error;
 8006508:	e11d      	b.n	8006746 <HAL_SPI_Transmit+0x292>
  }

  if ((pData == NULL) || (Size == 0U))
 800650a:	68bb      	ldr	r3, [r7, #8]
 800650c:	2b00      	cmp	r3, #0
 800650e:	d003      	beq.n	8006518 <HAL_SPI_Transmit+0x64>
 8006510:	1dbb      	adds	r3, r7, #6
 8006512:	881b      	ldrh	r3, [r3, #0]
 8006514:	2b00      	cmp	r3, #0
 8006516:	d104      	bne.n	8006522 <HAL_SPI_Transmit+0x6e>
  {
    errorcode = HAL_ERROR;
 8006518:	231f      	movs	r3, #31
 800651a:	18fb      	adds	r3, r7, r3
 800651c:	2201      	movs	r2, #1
 800651e:	701a      	strb	r2, [r3, #0]
    goto error;
 8006520:	e111      	b.n	8006746 <HAL_SPI_Transmit+0x292>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8006522:	68fb      	ldr	r3, [r7, #12]
 8006524:	225d      	movs	r2, #93	; 0x5d
 8006526:	2103      	movs	r1, #3
 8006528:	5499      	strb	r1, [r3, r2]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800652a:	68fb      	ldr	r3, [r7, #12]
 800652c:	2200      	movs	r2, #0
 800652e:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8006530:	68fb      	ldr	r3, [r7, #12]
 8006532:	68ba      	ldr	r2, [r7, #8]
 8006534:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 8006536:	68fb      	ldr	r3, [r7, #12]
 8006538:	1dba      	adds	r2, r7, #6
 800653a:	8812      	ldrh	r2, [r2, #0]
 800653c:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 800653e:	68fb      	ldr	r3, [r7, #12]
 8006540:	1dba      	adds	r2, r7, #6
 8006542:	8812      	ldrh	r2, [r2, #0]
 8006544:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8006546:	68fb      	ldr	r3, [r7, #12]
 8006548:	2200      	movs	r2, #0
 800654a:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 800654c:	68fb      	ldr	r3, [r7, #12]
 800654e:	2244      	movs	r2, #68	; 0x44
 8006550:	2100      	movs	r1, #0
 8006552:	5299      	strh	r1, [r3, r2]
  hspi->RxXferCount = 0U;
 8006554:	68fb      	ldr	r3, [r7, #12]
 8006556:	2246      	movs	r2, #70	; 0x46
 8006558:	2100      	movs	r1, #0
 800655a:	5299      	strh	r1, [r3, r2]
  hspi->TxISR       = NULL;
 800655c:	68fb      	ldr	r3, [r7, #12]
 800655e:	2200      	movs	r2, #0
 8006560:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 8006562:	68fb      	ldr	r3, [r7, #12]
 8006564:	2200      	movs	r2, #0
 8006566:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006568:	68fb      	ldr	r3, [r7, #12]
 800656a:	689a      	ldr	r2, [r3, #8]
 800656c:	2380      	movs	r3, #128	; 0x80
 800656e:	021b      	lsls	r3, r3, #8
 8006570:	429a      	cmp	r2, r3
 8006572:	d110      	bne.n	8006596 <HAL_SPI_Transmit+0xe2>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8006574:	68fb      	ldr	r3, [r7, #12]
 8006576:	681b      	ldr	r3, [r3, #0]
 8006578:	681a      	ldr	r2, [r3, #0]
 800657a:	68fb      	ldr	r3, [r7, #12]
 800657c:	681b      	ldr	r3, [r3, #0]
 800657e:	2140      	movs	r1, #64	; 0x40
 8006580:	438a      	bics	r2, r1
 8006582:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8006584:	68fb      	ldr	r3, [r7, #12]
 8006586:	681b      	ldr	r3, [r3, #0]
 8006588:	681a      	ldr	r2, [r3, #0]
 800658a:	68fb      	ldr	r3, [r7, #12]
 800658c:	681b      	ldr	r3, [r3, #0]
 800658e:	2180      	movs	r1, #128	; 0x80
 8006590:	01c9      	lsls	r1, r1, #7
 8006592:	430a      	orrs	r2, r1
 8006594:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006596:	68fb      	ldr	r3, [r7, #12]
 8006598:	681b      	ldr	r3, [r3, #0]
 800659a:	681b      	ldr	r3, [r3, #0]
 800659c:	2240      	movs	r2, #64	; 0x40
 800659e:	4013      	ands	r3, r2
 80065a0:	2b40      	cmp	r3, #64	; 0x40
 80065a2:	d007      	beq.n	80065b4 <HAL_SPI_Transmit+0x100>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80065a4:	68fb      	ldr	r3, [r7, #12]
 80065a6:	681b      	ldr	r3, [r3, #0]
 80065a8:	681a      	ldr	r2, [r3, #0]
 80065aa:	68fb      	ldr	r3, [r7, #12]
 80065ac:	681b      	ldr	r3, [r3, #0]
 80065ae:	2140      	movs	r1, #64	; 0x40
 80065b0:	430a      	orrs	r2, r1
 80065b2:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80065b4:	68fb      	ldr	r3, [r7, #12]
 80065b6:	68da      	ldr	r2, [r3, #12]
 80065b8:	23e0      	movs	r3, #224	; 0xe0
 80065ba:	00db      	lsls	r3, r3, #3
 80065bc:	429a      	cmp	r2, r3
 80065be:	d94e      	bls.n	800665e <HAL_SPI_Transmit+0x1aa>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80065c0:	68fb      	ldr	r3, [r7, #12]
 80065c2:	685b      	ldr	r3, [r3, #4]
 80065c4:	2b00      	cmp	r3, #0
 80065c6:	d004      	beq.n	80065d2 <HAL_SPI_Transmit+0x11e>
 80065c8:	2316      	movs	r3, #22
 80065ca:	18fb      	adds	r3, r7, r3
 80065cc:	881b      	ldrh	r3, [r3, #0]
 80065ce:	2b01      	cmp	r3, #1
 80065d0:	d13f      	bne.n	8006652 <HAL_SPI_Transmit+0x19e>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80065d2:	68fb      	ldr	r3, [r7, #12]
 80065d4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80065d6:	881a      	ldrh	r2, [r3, #0]
 80065d8:	68fb      	ldr	r3, [r7, #12]
 80065da:	681b      	ldr	r3, [r3, #0]
 80065dc:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80065de:	68fb      	ldr	r3, [r7, #12]
 80065e0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80065e2:	1c9a      	adds	r2, r3, #2
 80065e4:	68fb      	ldr	r3, [r7, #12]
 80065e6:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 80065e8:	68fb      	ldr	r3, [r7, #12]
 80065ea:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80065ec:	b29b      	uxth	r3, r3
 80065ee:	3b01      	subs	r3, #1
 80065f0:	b29a      	uxth	r2, r3
 80065f2:	68fb      	ldr	r3, [r7, #12]
 80065f4:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80065f6:	e02c      	b.n	8006652 <HAL_SPI_Transmit+0x19e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80065f8:	68fb      	ldr	r3, [r7, #12]
 80065fa:	681b      	ldr	r3, [r3, #0]
 80065fc:	689b      	ldr	r3, [r3, #8]
 80065fe:	2202      	movs	r2, #2
 8006600:	4013      	ands	r3, r2
 8006602:	2b02      	cmp	r3, #2
 8006604:	d112      	bne.n	800662c <HAL_SPI_Transmit+0x178>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006606:	68fb      	ldr	r3, [r7, #12]
 8006608:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800660a:	881a      	ldrh	r2, [r3, #0]
 800660c:	68fb      	ldr	r3, [r7, #12]
 800660e:	681b      	ldr	r3, [r3, #0]
 8006610:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006612:	68fb      	ldr	r3, [r7, #12]
 8006614:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006616:	1c9a      	adds	r2, r3, #2
 8006618:	68fb      	ldr	r3, [r7, #12]
 800661a:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 800661c:	68fb      	ldr	r3, [r7, #12]
 800661e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006620:	b29b      	uxth	r3, r3
 8006622:	3b01      	subs	r3, #1
 8006624:	b29a      	uxth	r2, r3
 8006626:	68fb      	ldr	r3, [r7, #12]
 8006628:	87da      	strh	r2, [r3, #62]	; 0x3e
 800662a:	e012      	b.n	8006652 <HAL_SPI_Transmit+0x19e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800662c:	f7fc fc86 	bl	8002f3c <HAL_GetTick>
 8006630:	0002      	movs	r2, r0
 8006632:	69bb      	ldr	r3, [r7, #24]
 8006634:	1ad3      	subs	r3, r2, r3
 8006636:	683a      	ldr	r2, [r7, #0]
 8006638:	429a      	cmp	r2, r3
 800663a:	d802      	bhi.n	8006642 <HAL_SPI_Transmit+0x18e>
 800663c:	683b      	ldr	r3, [r7, #0]
 800663e:	3301      	adds	r3, #1
 8006640:	d102      	bne.n	8006648 <HAL_SPI_Transmit+0x194>
 8006642:	683b      	ldr	r3, [r7, #0]
 8006644:	2b00      	cmp	r3, #0
 8006646:	d104      	bne.n	8006652 <HAL_SPI_Transmit+0x19e>
        {
          errorcode = HAL_TIMEOUT;
 8006648:	231f      	movs	r3, #31
 800664a:	18fb      	adds	r3, r7, r3
 800664c:	2203      	movs	r2, #3
 800664e:	701a      	strb	r2, [r3, #0]
          goto error;
 8006650:	e079      	b.n	8006746 <HAL_SPI_Transmit+0x292>
    while (hspi->TxXferCount > 0U)
 8006652:	68fb      	ldr	r3, [r7, #12]
 8006654:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006656:	b29b      	uxth	r3, r3
 8006658:	2b00      	cmp	r3, #0
 800665a:	d1cd      	bne.n	80065f8 <HAL_SPI_Transmit+0x144>
 800665c:	e04f      	b.n	80066fe <HAL_SPI_Transmit+0x24a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800665e:	68fb      	ldr	r3, [r7, #12]
 8006660:	685b      	ldr	r3, [r3, #4]
 8006662:	2b00      	cmp	r3, #0
 8006664:	d004      	beq.n	8006670 <HAL_SPI_Transmit+0x1bc>
 8006666:	2316      	movs	r3, #22
 8006668:	18fb      	adds	r3, r7, r3
 800666a:	881b      	ldrh	r3, [r3, #0]
 800666c:	2b01      	cmp	r3, #1
 800666e:	d141      	bne.n	80066f4 <HAL_SPI_Transmit+0x240>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8006670:	68fb      	ldr	r3, [r7, #12]
 8006672:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006674:	68fb      	ldr	r3, [r7, #12]
 8006676:	681b      	ldr	r3, [r3, #0]
 8006678:	330c      	adds	r3, #12
 800667a:	7812      	ldrb	r2, [r2, #0]
 800667c:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800667e:	68fb      	ldr	r3, [r7, #12]
 8006680:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006682:	1c5a      	adds	r2, r3, #1
 8006684:	68fb      	ldr	r3, [r7, #12]
 8006686:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8006688:	68fb      	ldr	r3, [r7, #12]
 800668a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800668c:	b29b      	uxth	r3, r3
 800668e:	3b01      	subs	r3, #1
 8006690:	b29a      	uxth	r2, r3
 8006692:	68fb      	ldr	r3, [r7, #12]
 8006694:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while (hspi->TxXferCount > 0U)
 8006696:	e02d      	b.n	80066f4 <HAL_SPI_Transmit+0x240>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8006698:	68fb      	ldr	r3, [r7, #12]
 800669a:	681b      	ldr	r3, [r3, #0]
 800669c:	689b      	ldr	r3, [r3, #8]
 800669e:	2202      	movs	r2, #2
 80066a0:	4013      	ands	r3, r2
 80066a2:	2b02      	cmp	r3, #2
 80066a4:	d113      	bne.n	80066ce <HAL_SPI_Transmit+0x21a>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80066a6:	68fb      	ldr	r3, [r7, #12]
 80066a8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80066aa:	68fb      	ldr	r3, [r7, #12]
 80066ac:	681b      	ldr	r3, [r3, #0]
 80066ae:	330c      	adds	r3, #12
 80066b0:	7812      	ldrb	r2, [r2, #0]
 80066b2:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 80066b4:	68fb      	ldr	r3, [r7, #12]
 80066b6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80066b8:	1c5a      	adds	r2, r3, #1
 80066ba:	68fb      	ldr	r3, [r7, #12]
 80066bc:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 80066be:	68fb      	ldr	r3, [r7, #12]
 80066c0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80066c2:	b29b      	uxth	r3, r3
 80066c4:	3b01      	subs	r3, #1
 80066c6:	b29a      	uxth	r2, r3
 80066c8:	68fb      	ldr	r3, [r7, #12]
 80066ca:	87da      	strh	r2, [r3, #62]	; 0x3e
 80066cc:	e012      	b.n	80066f4 <HAL_SPI_Transmit+0x240>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80066ce:	f7fc fc35 	bl	8002f3c <HAL_GetTick>
 80066d2:	0002      	movs	r2, r0
 80066d4:	69bb      	ldr	r3, [r7, #24]
 80066d6:	1ad3      	subs	r3, r2, r3
 80066d8:	683a      	ldr	r2, [r7, #0]
 80066da:	429a      	cmp	r2, r3
 80066dc:	d802      	bhi.n	80066e4 <HAL_SPI_Transmit+0x230>
 80066de:	683b      	ldr	r3, [r7, #0]
 80066e0:	3301      	adds	r3, #1
 80066e2:	d102      	bne.n	80066ea <HAL_SPI_Transmit+0x236>
 80066e4:	683b      	ldr	r3, [r7, #0]
 80066e6:	2b00      	cmp	r3, #0
 80066e8:	d104      	bne.n	80066f4 <HAL_SPI_Transmit+0x240>
        {
          errorcode = HAL_TIMEOUT;
 80066ea:	231f      	movs	r3, #31
 80066ec:	18fb      	adds	r3, r7, r3
 80066ee:	2203      	movs	r2, #3
 80066f0:	701a      	strb	r2, [r3, #0]
          goto error;
 80066f2:	e028      	b.n	8006746 <HAL_SPI_Transmit+0x292>
    while (hspi->TxXferCount > 0U)
 80066f4:	68fb      	ldr	r3, [r7, #12]
 80066f6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80066f8:	b29b      	uxth	r3, r3
 80066fa:	2b00      	cmp	r3, #0
 80066fc:	d1cc      	bne.n	8006698 <HAL_SPI_Transmit+0x1e4>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80066fe:	69ba      	ldr	r2, [r7, #24]
 8006700:	6839      	ldr	r1, [r7, #0]
 8006702:	68fb      	ldr	r3, [r7, #12]
 8006704:	0018      	movs	r0, r3
 8006706:	f000 fde9 	bl	80072dc <SPI_EndRxTxTransaction>
 800670a:	1e03      	subs	r3, r0, #0
 800670c:	d002      	beq.n	8006714 <HAL_SPI_Transmit+0x260>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800670e:	68fb      	ldr	r3, [r7, #12]
 8006710:	2220      	movs	r2, #32
 8006712:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8006714:	68fb      	ldr	r3, [r7, #12]
 8006716:	689b      	ldr	r3, [r3, #8]
 8006718:	2b00      	cmp	r3, #0
 800671a:	d10a      	bne.n	8006732 <HAL_SPI_Transmit+0x27e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800671c:	2300      	movs	r3, #0
 800671e:	613b      	str	r3, [r7, #16]
 8006720:	68fb      	ldr	r3, [r7, #12]
 8006722:	681b      	ldr	r3, [r3, #0]
 8006724:	68db      	ldr	r3, [r3, #12]
 8006726:	613b      	str	r3, [r7, #16]
 8006728:	68fb      	ldr	r3, [r7, #12]
 800672a:	681b      	ldr	r3, [r3, #0]
 800672c:	689b      	ldr	r3, [r3, #8]
 800672e:	613b      	str	r3, [r7, #16]
 8006730:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006732:	68fb      	ldr	r3, [r7, #12]
 8006734:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006736:	2b00      	cmp	r3, #0
 8006738:	d004      	beq.n	8006744 <HAL_SPI_Transmit+0x290>
  {
    errorcode = HAL_ERROR;
 800673a:	231f      	movs	r3, #31
 800673c:	18fb      	adds	r3, r7, r3
 800673e:	2201      	movs	r2, #1
 8006740:	701a      	strb	r2, [r3, #0]
 8006742:	e000      	b.n	8006746 <HAL_SPI_Transmit+0x292>
  }

error:
 8006744:	46c0      	nop			; (mov r8, r8)
  hspi->State = HAL_SPI_STATE_READY;
 8006746:	68fb      	ldr	r3, [r7, #12]
 8006748:	225d      	movs	r2, #93	; 0x5d
 800674a:	2101      	movs	r1, #1
 800674c:	5499      	strb	r1, [r3, r2]
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800674e:	68fb      	ldr	r3, [r7, #12]
 8006750:	225c      	movs	r2, #92	; 0x5c
 8006752:	2100      	movs	r1, #0
 8006754:	5499      	strb	r1, [r3, r2]
  return errorcode;
 8006756:	231f      	movs	r3, #31
 8006758:	18fb      	adds	r3, r7, r3
 800675a:	781b      	ldrb	r3, [r3, #0]
}
 800675c:	0018      	movs	r0, r3
 800675e:	46bd      	mov	sp, r7
 8006760:	b008      	add	sp, #32
 8006762:	bd80      	pop	{r7, pc}

08006764 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006764:	b590      	push	{r4, r7, lr}
 8006766:	b089      	sub	sp, #36	; 0x24
 8006768:	af02      	add	r7, sp, #8
 800676a:	60f8      	str	r0, [r7, #12]
 800676c:	60b9      	str	r1, [r7, #8]
 800676e:	603b      	str	r3, [r7, #0]
 8006770:	1dbb      	adds	r3, r7, #6
 8006772:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8006774:	2317      	movs	r3, #23
 8006776:	18fb      	adds	r3, r7, r3
 8006778:	2200      	movs	r2, #0
 800677a:	701a      	strb	r2, [r3, #0]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 800677c:	68fb      	ldr	r3, [r7, #12]
 800677e:	685a      	ldr	r2, [r3, #4]
 8006780:	2382      	movs	r3, #130	; 0x82
 8006782:	005b      	lsls	r3, r3, #1
 8006784:	429a      	cmp	r2, r3
 8006786:	d113      	bne.n	80067b0 <HAL_SPI_Receive+0x4c>
 8006788:	68fb      	ldr	r3, [r7, #12]
 800678a:	689b      	ldr	r3, [r3, #8]
 800678c:	2b00      	cmp	r3, #0
 800678e:	d10f      	bne.n	80067b0 <HAL_SPI_Receive+0x4c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8006790:	68fb      	ldr	r3, [r7, #12]
 8006792:	225d      	movs	r2, #93	; 0x5d
 8006794:	2104      	movs	r1, #4
 8006796:	5499      	strb	r1, [r3, r2]
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8006798:	1dbb      	adds	r3, r7, #6
 800679a:	881c      	ldrh	r4, [r3, #0]
 800679c:	68ba      	ldr	r2, [r7, #8]
 800679e:	68b9      	ldr	r1, [r7, #8]
 80067a0:	68f8      	ldr	r0, [r7, #12]
 80067a2:	683b      	ldr	r3, [r7, #0]
 80067a4:	9300      	str	r3, [sp, #0]
 80067a6:	0023      	movs	r3, r4
 80067a8:	f000 f928 	bl	80069fc <HAL_SPI_TransmitReceive>
 80067ac:	0003      	movs	r3, r0
 80067ae:	e11c      	b.n	80069ea <HAL_SPI_Receive+0x286>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80067b0:	68fb      	ldr	r3, [r7, #12]
 80067b2:	225c      	movs	r2, #92	; 0x5c
 80067b4:	5c9b      	ldrb	r3, [r3, r2]
 80067b6:	2b01      	cmp	r3, #1
 80067b8:	d101      	bne.n	80067be <HAL_SPI_Receive+0x5a>
 80067ba:	2302      	movs	r3, #2
 80067bc:	e115      	b.n	80069ea <HAL_SPI_Receive+0x286>
 80067be:	68fb      	ldr	r3, [r7, #12]
 80067c0:	225c      	movs	r2, #92	; 0x5c
 80067c2:	2101      	movs	r1, #1
 80067c4:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80067c6:	f7fc fbb9 	bl	8002f3c <HAL_GetTick>
 80067ca:	0003      	movs	r3, r0
 80067cc:	613b      	str	r3, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 80067ce:	68fb      	ldr	r3, [r7, #12]
 80067d0:	225d      	movs	r2, #93	; 0x5d
 80067d2:	5c9b      	ldrb	r3, [r3, r2]
 80067d4:	b2db      	uxtb	r3, r3
 80067d6:	2b01      	cmp	r3, #1
 80067d8:	d004      	beq.n	80067e4 <HAL_SPI_Receive+0x80>
  {
    errorcode = HAL_BUSY;
 80067da:	2317      	movs	r3, #23
 80067dc:	18fb      	adds	r3, r7, r3
 80067de:	2202      	movs	r2, #2
 80067e0:	701a      	strb	r2, [r3, #0]
    goto error;
 80067e2:	e0f7      	b.n	80069d4 <HAL_SPI_Receive+0x270>
  }

  if ((pData == NULL) || (Size == 0U))
 80067e4:	68bb      	ldr	r3, [r7, #8]
 80067e6:	2b00      	cmp	r3, #0
 80067e8:	d003      	beq.n	80067f2 <HAL_SPI_Receive+0x8e>
 80067ea:	1dbb      	adds	r3, r7, #6
 80067ec:	881b      	ldrh	r3, [r3, #0]
 80067ee:	2b00      	cmp	r3, #0
 80067f0:	d104      	bne.n	80067fc <HAL_SPI_Receive+0x98>
  {
    errorcode = HAL_ERROR;
 80067f2:	2317      	movs	r3, #23
 80067f4:	18fb      	adds	r3, r7, r3
 80067f6:	2201      	movs	r2, #1
 80067f8:	701a      	strb	r2, [r3, #0]
    goto error;
 80067fa:	e0eb      	b.n	80069d4 <HAL_SPI_Receive+0x270>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 80067fc:	68fb      	ldr	r3, [r7, #12]
 80067fe:	225d      	movs	r2, #93	; 0x5d
 8006800:	2104      	movs	r1, #4
 8006802:	5499      	strb	r1, [r3, r2]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006804:	68fb      	ldr	r3, [r7, #12]
 8006806:	2200      	movs	r2, #0
 8006808:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800680a:	68fb      	ldr	r3, [r7, #12]
 800680c:	68ba      	ldr	r2, [r7, #8]
 800680e:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = Size;
 8006810:	68fb      	ldr	r3, [r7, #12]
 8006812:	1dba      	adds	r2, r7, #6
 8006814:	2144      	movs	r1, #68	; 0x44
 8006816:	8812      	ldrh	r2, [r2, #0]
 8006818:	525a      	strh	r2, [r3, r1]
  hspi->RxXferCount = Size;
 800681a:	68fb      	ldr	r3, [r7, #12]
 800681c:	1dba      	adds	r2, r7, #6
 800681e:	2146      	movs	r1, #70	; 0x46
 8006820:	8812      	ldrh	r2, [r2, #0]
 8006822:	525a      	strh	r2, [r3, r1]

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8006824:	68fb      	ldr	r3, [r7, #12]
 8006826:	2200      	movs	r2, #0
 8006828:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = 0U;
 800682a:	68fb      	ldr	r3, [r7, #12]
 800682c:	2200      	movs	r2, #0
 800682e:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = 0U;
 8006830:	68fb      	ldr	r3, [r7, #12]
 8006832:	2200      	movs	r2, #0
 8006834:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxISR       = NULL;
 8006836:	68fb      	ldr	r3, [r7, #12]
 8006838:	2200      	movs	r2, #0
 800683a:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 800683c:	68fb      	ldr	r3, [r7, #12]
 800683e:	2200      	movs	r2, #0
 8006840:	651a      	str	r2, [r3, #80]	; 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8006842:	68fb      	ldr	r3, [r7, #12]
 8006844:	68da      	ldr	r2, [r3, #12]
 8006846:	23e0      	movs	r3, #224	; 0xe0
 8006848:	00db      	lsls	r3, r3, #3
 800684a:	429a      	cmp	r2, r3
 800684c:	d908      	bls.n	8006860 <HAL_SPI_Receive+0xfc>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800684e:	68fb      	ldr	r3, [r7, #12]
 8006850:	681b      	ldr	r3, [r3, #0]
 8006852:	685a      	ldr	r2, [r3, #4]
 8006854:	68fb      	ldr	r3, [r7, #12]
 8006856:	681b      	ldr	r3, [r3, #0]
 8006858:	4966      	ldr	r1, [pc, #408]	; (80069f4 <HAL_SPI_Receive+0x290>)
 800685a:	400a      	ands	r2, r1
 800685c:	605a      	str	r2, [r3, #4]
 800685e:	e008      	b.n	8006872 <HAL_SPI_Receive+0x10e>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8006860:	68fb      	ldr	r3, [r7, #12]
 8006862:	681b      	ldr	r3, [r3, #0]
 8006864:	685a      	ldr	r2, [r3, #4]
 8006866:	68fb      	ldr	r3, [r7, #12]
 8006868:	681b      	ldr	r3, [r3, #0]
 800686a:	2180      	movs	r1, #128	; 0x80
 800686c:	0149      	lsls	r1, r1, #5
 800686e:	430a      	orrs	r2, r1
 8006870:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006872:	68fb      	ldr	r3, [r7, #12]
 8006874:	689a      	ldr	r2, [r3, #8]
 8006876:	2380      	movs	r3, #128	; 0x80
 8006878:	021b      	lsls	r3, r3, #8
 800687a:	429a      	cmp	r2, r3
 800687c:	d10f      	bne.n	800689e <HAL_SPI_Receive+0x13a>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800687e:	68fb      	ldr	r3, [r7, #12]
 8006880:	681b      	ldr	r3, [r3, #0]
 8006882:	681a      	ldr	r2, [r3, #0]
 8006884:	68fb      	ldr	r3, [r7, #12]
 8006886:	681b      	ldr	r3, [r3, #0]
 8006888:	2140      	movs	r1, #64	; 0x40
 800688a:	438a      	bics	r2, r1
 800688c:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 800688e:	68fb      	ldr	r3, [r7, #12]
 8006890:	681b      	ldr	r3, [r3, #0]
 8006892:	681a      	ldr	r2, [r3, #0]
 8006894:	68fb      	ldr	r3, [r7, #12]
 8006896:	681b      	ldr	r3, [r3, #0]
 8006898:	4957      	ldr	r1, [pc, #348]	; (80069f8 <HAL_SPI_Receive+0x294>)
 800689a:	400a      	ands	r2, r1
 800689c:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800689e:	68fb      	ldr	r3, [r7, #12]
 80068a0:	681b      	ldr	r3, [r3, #0]
 80068a2:	681b      	ldr	r3, [r3, #0]
 80068a4:	2240      	movs	r2, #64	; 0x40
 80068a6:	4013      	ands	r3, r2
 80068a8:	2b40      	cmp	r3, #64	; 0x40
 80068aa:	d007      	beq.n	80068bc <HAL_SPI_Receive+0x158>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80068ac:	68fb      	ldr	r3, [r7, #12]
 80068ae:	681b      	ldr	r3, [r3, #0]
 80068b0:	681a      	ldr	r2, [r3, #0]
 80068b2:	68fb      	ldr	r3, [r7, #12]
 80068b4:	681b      	ldr	r3, [r3, #0]
 80068b6:	2140      	movs	r1, #64	; 0x40
 80068b8:	430a      	orrs	r2, r1
 80068ba:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 80068bc:	68fb      	ldr	r3, [r7, #12]
 80068be:	68da      	ldr	r2, [r3, #12]
 80068c0:	23e0      	movs	r3, #224	; 0xe0
 80068c2:	00db      	lsls	r3, r3, #3
 80068c4:	429a      	cmp	r2, r3
 80068c6:	d900      	bls.n	80068ca <HAL_SPI_Receive+0x166>
 80068c8:	e069      	b.n	800699e <HAL_SPI_Receive+0x23a>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 80068ca:	e031      	b.n	8006930 <HAL_SPI_Receive+0x1cc>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80068cc:	68fb      	ldr	r3, [r7, #12]
 80068ce:	681b      	ldr	r3, [r3, #0]
 80068d0:	689b      	ldr	r3, [r3, #8]
 80068d2:	2201      	movs	r2, #1
 80068d4:	4013      	ands	r3, r2
 80068d6:	2b01      	cmp	r3, #1
 80068d8:	d117      	bne.n	800690a <HAL_SPI_Receive+0x1a6>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80068da:	68fb      	ldr	r3, [r7, #12]
 80068dc:	681b      	ldr	r3, [r3, #0]
 80068de:	330c      	adds	r3, #12
 80068e0:	001a      	movs	r2, r3
 80068e2:	68fb      	ldr	r3, [r7, #12]
 80068e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80068e6:	7812      	ldrb	r2, [r2, #0]
 80068e8:	b2d2      	uxtb	r2, r2
 80068ea:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 80068ec:	68fb      	ldr	r3, [r7, #12]
 80068ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80068f0:	1c5a      	adds	r2, r3, #1
 80068f2:	68fb      	ldr	r3, [r7, #12]
 80068f4:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 80068f6:	68fb      	ldr	r3, [r7, #12]
 80068f8:	2246      	movs	r2, #70	; 0x46
 80068fa:	5a9b      	ldrh	r3, [r3, r2]
 80068fc:	b29b      	uxth	r3, r3
 80068fe:	3b01      	subs	r3, #1
 8006900:	b299      	uxth	r1, r3
 8006902:	68fb      	ldr	r3, [r7, #12]
 8006904:	2246      	movs	r2, #70	; 0x46
 8006906:	5299      	strh	r1, [r3, r2]
 8006908:	e012      	b.n	8006930 <HAL_SPI_Receive+0x1cc>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800690a:	f7fc fb17 	bl	8002f3c <HAL_GetTick>
 800690e:	0002      	movs	r2, r0
 8006910:	693b      	ldr	r3, [r7, #16]
 8006912:	1ad3      	subs	r3, r2, r3
 8006914:	683a      	ldr	r2, [r7, #0]
 8006916:	429a      	cmp	r2, r3
 8006918:	d802      	bhi.n	8006920 <HAL_SPI_Receive+0x1bc>
 800691a:	683b      	ldr	r3, [r7, #0]
 800691c:	3301      	adds	r3, #1
 800691e:	d102      	bne.n	8006926 <HAL_SPI_Receive+0x1c2>
 8006920:	683b      	ldr	r3, [r7, #0]
 8006922:	2b00      	cmp	r3, #0
 8006924:	d104      	bne.n	8006930 <HAL_SPI_Receive+0x1cc>
        {
          errorcode = HAL_TIMEOUT;
 8006926:	2317      	movs	r3, #23
 8006928:	18fb      	adds	r3, r7, r3
 800692a:	2203      	movs	r2, #3
 800692c:	701a      	strb	r2, [r3, #0]
          goto error;
 800692e:	e051      	b.n	80069d4 <HAL_SPI_Receive+0x270>
    while (hspi->RxXferCount > 0U)
 8006930:	68fb      	ldr	r3, [r7, #12]
 8006932:	2246      	movs	r2, #70	; 0x46
 8006934:	5a9b      	ldrh	r3, [r3, r2]
 8006936:	b29b      	uxth	r3, r3
 8006938:	2b00      	cmp	r3, #0
 800693a:	d1c7      	bne.n	80068cc <HAL_SPI_Receive+0x168>
 800693c:	e035      	b.n	80069aa <HAL_SPI_Receive+0x246>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800693e:	68fb      	ldr	r3, [r7, #12]
 8006940:	681b      	ldr	r3, [r3, #0]
 8006942:	689b      	ldr	r3, [r3, #8]
 8006944:	2201      	movs	r2, #1
 8006946:	4013      	ands	r3, r2
 8006948:	2b01      	cmp	r3, #1
 800694a:	d115      	bne.n	8006978 <HAL_SPI_Receive+0x214>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800694c:	68fb      	ldr	r3, [r7, #12]
 800694e:	681b      	ldr	r3, [r3, #0]
 8006950:	68da      	ldr	r2, [r3, #12]
 8006952:	68fb      	ldr	r3, [r7, #12]
 8006954:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006956:	b292      	uxth	r2, r2
 8006958:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800695a:	68fb      	ldr	r3, [r7, #12]
 800695c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800695e:	1c9a      	adds	r2, r3, #2
 8006960:	68fb      	ldr	r3, [r7, #12]
 8006962:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8006964:	68fb      	ldr	r3, [r7, #12]
 8006966:	2246      	movs	r2, #70	; 0x46
 8006968:	5a9b      	ldrh	r3, [r3, r2]
 800696a:	b29b      	uxth	r3, r3
 800696c:	3b01      	subs	r3, #1
 800696e:	b299      	uxth	r1, r3
 8006970:	68fb      	ldr	r3, [r7, #12]
 8006972:	2246      	movs	r2, #70	; 0x46
 8006974:	5299      	strh	r1, [r3, r2]
 8006976:	e012      	b.n	800699e <HAL_SPI_Receive+0x23a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006978:	f7fc fae0 	bl	8002f3c <HAL_GetTick>
 800697c:	0002      	movs	r2, r0
 800697e:	693b      	ldr	r3, [r7, #16]
 8006980:	1ad3      	subs	r3, r2, r3
 8006982:	683a      	ldr	r2, [r7, #0]
 8006984:	429a      	cmp	r2, r3
 8006986:	d802      	bhi.n	800698e <HAL_SPI_Receive+0x22a>
 8006988:	683b      	ldr	r3, [r7, #0]
 800698a:	3301      	adds	r3, #1
 800698c:	d102      	bne.n	8006994 <HAL_SPI_Receive+0x230>
 800698e:	683b      	ldr	r3, [r7, #0]
 8006990:	2b00      	cmp	r3, #0
 8006992:	d104      	bne.n	800699e <HAL_SPI_Receive+0x23a>
        {
          errorcode = HAL_TIMEOUT;
 8006994:	2317      	movs	r3, #23
 8006996:	18fb      	adds	r3, r7, r3
 8006998:	2203      	movs	r2, #3
 800699a:	701a      	strb	r2, [r3, #0]
          goto error;
 800699c:	e01a      	b.n	80069d4 <HAL_SPI_Receive+0x270>
    while (hspi->RxXferCount > 0U)
 800699e:	68fb      	ldr	r3, [r7, #12]
 80069a0:	2246      	movs	r2, #70	; 0x46
 80069a2:	5a9b      	ldrh	r3, [r3, r2]
 80069a4:	b29b      	uxth	r3, r3
 80069a6:	2b00      	cmp	r3, #0
 80069a8:	d1c9      	bne.n	800693e <HAL_SPI_Receive+0x1da>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80069aa:	693a      	ldr	r2, [r7, #16]
 80069ac:	6839      	ldr	r1, [r7, #0]
 80069ae:	68fb      	ldr	r3, [r7, #12]
 80069b0:	0018      	movs	r0, r3
 80069b2:	f000 fc35 	bl	8007220 <SPI_EndRxTransaction>
 80069b6:	1e03      	subs	r3, r0, #0
 80069b8:	d002      	beq.n	80069c0 <HAL_SPI_Receive+0x25c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80069ba:	68fb      	ldr	r3, [r7, #12]
 80069bc:	2220      	movs	r2, #32
 80069be:	661a      	str	r2, [r3, #96]	; 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80069c0:	68fb      	ldr	r3, [r7, #12]
 80069c2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80069c4:	2b00      	cmp	r3, #0
 80069c6:	d004      	beq.n	80069d2 <HAL_SPI_Receive+0x26e>
  {
    errorcode = HAL_ERROR;
 80069c8:	2317      	movs	r3, #23
 80069ca:	18fb      	adds	r3, r7, r3
 80069cc:	2201      	movs	r2, #1
 80069ce:	701a      	strb	r2, [r3, #0]
 80069d0:	e000      	b.n	80069d4 <HAL_SPI_Receive+0x270>
  }

error :
 80069d2:	46c0      	nop			; (mov r8, r8)
  hspi->State = HAL_SPI_STATE_READY;
 80069d4:	68fb      	ldr	r3, [r7, #12]
 80069d6:	225d      	movs	r2, #93	; 0x5d
 80069d8:	2101      	movs	r1, #1
 80069da:	5499      	strb	r1, [r3, r2]
  __HAL_UNLOCK(hspi);
 80069dc:	68fb      	ldr	r3, [r7, #12]
 80069de:	225c      	movs	r2, #92	; 0x5c
 80069e0:	2100      	movs	r1, #0
 80069e2:	5499      	strb	r1, [r3, r2]
  return errorcode;
 80069e4:	2317      	movs	r3, #23
 80069e6:	18fb      	adds	r3, r7, r3
 80069e8:	781b      	ldrb	r3, [r3, #0]
}
 80069ea:	0018      	movs	r0, r3
 80069ec:	46bd      	mov	sp, r7
 80069ee:	b007      	add	sp, #28
 80069f0:	bd90      	pop	{r4, r7, pc}
 80069f2:	46c0      	nop			; (mov r8, r8)
 80069f4:	ffffefff 	.word	0xffffefff
 80069f8:	ffffbfff 	.word	0xffffbfff

080069fc <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 80069fc:	b580      	push	{r7, lr}
 80069fe:	b08a      	sub	sp, #40	; 0x28
 8006a00:	af00      	add	r7, sp, #0
 8006a02:	60f8      	str	r0, [r7, #12]
 8006a04:	60b9      	str	r1, [r7, #8]
 8006a06:	607a      	str	r2, [r7, #4]
 8006a08:	001a      	movs	r2, r3
 8006a0a:	1cbb      	adds	r3, r7, #2
 8006a0c:	801a      	strh	r2, [r3, #0]
  uint32_t             spi_cr1;
  uint32_t             spi_cr2;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8006a0e:	2301      	movs	r3, #1
 8006a10:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8006a12:	2323      	movs	r3, #35	; 0x23
 8006a14:	18fb      	adds	r3, r7, r3
 8006a16:	2200      	movs	r2, #0
 8006a18:	701a      	strb	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006a1a:	68fb      	ldr	r3, [r7, #12]
 8006a1c:	225c      	movs	r2, #92	; 0x5c
 8006a1e:	5c9b      	ldrb	r3, [r3, r2]
 8006a20:	2b01      	cmp	r3, #1
 8006a22:	d101      	bne.n	8006a28 <HAL_SPI_TransmitReceive+0x2c>
 8006a24:	2302      	movs	r3, #2
 8006a26:	e1b5      	b.n	8006d94 <HAL_SPI_TransmitReceive+0x398>
 8006a28:	68fb      	ldr	r3, [r7, #12]
 8006a2a:	225c      	movs	r2, #92	; 0x5c
 8006a2c:	2101      	movs	r1, #1
 8006a2e:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006a30:	f7fc fa84 	bl	8002f3c <HAL_GetTick>
 8006a34:	0003      	movs	r3, r0
 8006a36:	61fb      	str	r3, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8006a38:	201b      	movs	r0, #27
 8006a3a:	183b      	adds	r3, r7, r0
 8006a3c:	68fa      	ldr	r2, [r7, #12]
 8006a3e:	215d      	movs	r1, #93	; 0x5d
 8006a40:	5c52      	ldrb	r2, [r2, r1]
 8006a42:	701a      	strb	r2, [r3, #0]
  tmp_mode            = hspi->Init.Mode;
 8006a44:	68fb      	ldr	r3, [r7, #12]
 8006a46:	685b      	ldr	r3, [r3, #4]
 8006a48:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 8006a4a:	2312      	movs	r3, #18
 8006a4c:	18fb      	adds	r3, r7, r3
 8006a4e:	1cba      	adds	r2, r7, #2
 8006a50:	8812      	ldrh	r2, [r2, #0]
 8006a52:	801a      	strh	r2, [r3, #0]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8006a54:	183b      	adds	r3, r7, r0
 8006a56:	781b      	ldrb	r3, [r3, #0]
 8006a58:	2b01      	cmp	r3, #1
 8006a5a:	d011      	beq.n	8006a80 <HAL_SPI_TransmitReceive+0x84>
 8006a5c:	697a      	ldr	r2, [r7, #20]
 8006a5e:	2382      	movs	r3, #130	; 0x82
 8006a60:	005b      	lsls	r3, r3, #1
 8006a62:	429a      	cmp	r2, r3
 8006a64:	d107      	bne.n	8006a76 <HAL_SPI_TransmitReceive+0x7a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8006a66:	68fb      	ldr	r3, [r7, #12]
 8006a68:	689b      	ldr	r3, [r3, #8]
 8006a6a:	2b00      	cmp	r3, #0
 8006a6c:	d103      	bne.n	8006a76 <HAL_SPI_TransmitReceive+0x7a>
 8006a6e:	183b      	adds	r3, r7, r0
 8006a70:	781b      	ldrb	r3, [r3, #0]
 8006a72:	2b04      	cmp	r3, #4
 8006a74:	d004      	beq.n	8006a80 <HAL_SPI_TransmitReceive+0x84>
  {
    errorcode = HAL_BUSY;
 8006a76:	2323      	movs	r3, #35	; 0x23
 8006a78:	18fb      	adds	r3, r7, r3
 8006a7a:	2202      	movs	r2, #2
 8006a7c:	701a      	strb	r2, [r3, #0]
    goto error;
 8006a7e:	e17e      	b.n	8006d7e <HAL_SPI_TransmitReceive+0x382>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8006a80:	68bb      	ldr	r3, [r7, #8]
 8006a82:	2b00      	cmp	r3, #0
 8006a84:	d006      	beq.n	8006a94 <HAL_SPI_TransmitReceive+0x98>
 8006a86:	687b      	ldr	r3, [r7, #4]
 8006a88:	2b00      	cmp	r3, #0
 8006a8a:	d003      	beq.n	8006a94 <HAL_SPI_TransmitReceive+0x98>
 8006a8c:	1cbb      	adds	r3, r7, #2
 8006a8e:	881b      	ldrh	r3, [r3, #0]
 8006a90:	2b00      	cmp	r3, #0
 8006a92:	d104      	bne.n	8006a9e <HAL_SPI_TransmitReceive+0xa2>
  {
    errorcode = HAL_ERROR;
 8006a94:	2323      	movs	r3, #35	; 0x23
 8006a96:	18fb      	adds	r3, r7, r3
 8006a98:	2201      	movs	r2, #1
 8006a9a:	701a      	strb	r2, [r3, #0]
    goto error;
 8006a9c:	e16f      	b.n	8006d7e <HAL_SPI_TransmitReceive+0x382>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8006a9e:	68fb      	ldr	r3, [r7, #12]
 8006aa0:	225d      	movs	r2, #93	; 0x5d
 8006aa2:	5c9b      	ldrb	r3, [r3, r2]
 8006aa4:	b2db      	uxtb	r3, r3
 8006aa6:	2b04      	cmp	r3, #4
 8006aa8:	d003      	beq.n	8006ab2 <HAL_SPI_TransmitReceive+0xb6>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8006aaa:	68fb      	ldr	r3, [r7, #12]
 8006aac:	225d      	movs	r2, #93	; 0x5d
 8006aae:	2105      	movs	r1, #5
 8006ab0:	5499      	strb	r1, [r3, r2]
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006ab2:	68fb      	ldr	r3, [r7, #12]
 8006ab4:	2200      	movs	r2, #0
 8006ab6:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8006ab8:	68fb      	ldr	r3, [r7, #12]
 8006aba:	687a      	ldr	r2, [r7, #4]
 8006abc:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount = Size;
 8006abe:	68fb      	ldr	r3, [r7, #12]
 8006ac0:	1cba      	adds	r2, r7, #2
 8006ac2:	2146      	movs	r1, #70	; 0x46
 8006ac4:	8812      	ldrh	r2, [r2, #0]
 8006ac6:	525a      	strh	r2, [r3, r1]
  hspi->RxXferSize  = Size;
 8006ac8:	68fb      	ldr	r3, [r7, #12]
 8006aca:	1cba      	adds	r2, r7, #2
 8006acc:	2144      	movs	r1, #68	; 0x44
 8006ace:	8812      	ldrh	r2, [r2, #0]
 8006ad0:	525a      	strh	r2, [r3, r1]
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8006ad2:	68fb      	ldr	r3, [r7, #12]
 8006ad4:	68ba      	ldr	r2, [r7, #8]
 8006ad6:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount = Size;
 8006ad8:	68fb      	ldr	r3, [r7, #12]
 8006ada:	1cba      	adds	r2, r7, #2
 8006adc:	8812      	ldrh	r2, [r2, #0]
 8006ade:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 8006ae0:	68fb      	ldr	r3, [r7, #12]
 8006ae2:	1cba      	adds	r2, r7, #2
 8006ae4:	8812      	ldrh	r2, [r2, #0]
 8006ae6:	879a      	strh	r2, [r3, #60]	; 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8006ae8:	68fb      	ldr	r3, [r7, #12]
 8006aea:	2200      	movs	r2, #0
 8006aec:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 8006aee:	68fb      	ldr	r3, [r7, #12]
 8006af0:	2200      	movs	r2, #0
 8006af2:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8006af4:	68fb      	ldr	r3, [r7, #12]
 8006af6:	68da      	ldr	r2, [r3, #12]
 8006af8:	23e0      	movs	r3, #224	; 0xe0
 8006afa:	00db      	lsls	r3, r3, #3
 8006afc:	429a      	cmp	r2, r3
 8006afe:	d908      	bls.n	8006b12 <HAL_SPI_TransmitReceive+0x116>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8006b00:	68fb      	ldr	r3, [r7, #12]
 8006b02:	681b      	ldr	r3, [r3, #0]
 8006b04:	685a      	ldr	r2, [r3, #4]
 8006b06:	68fb      	ldr	r3, [r7, #12]
 8006b08:	681b      	ldr	r3, [r3, #0]
 8006b0a:	49a4      	ldr	r1, [pc, #656]	; (8006d9c <HAL_SPI_TransmitReceive+0x3a0>)
 8006b0c:	400a      	ands	r2, r1
 8006b0e:	605a      	str	r2, [r3, #4]
 8006b10:	e008      	b.n	8006b24 <HAL_SPI_TransmitReceive+0x128>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8006b12:	68fb      	ldr	r3, [r7, #12]
 8006b14:	681b      	ldr	r3, [r3, #0]
 8006b16:	685a      	ldr	r2, [r3, #4]
 8006b18:	68fb      	ldr	r3, [r7, #12]
 8006b1a:	681b      	ldr	r3, [r3, #0]
 8006b1c:	2180      	movs	r1, #128	; 0x80
 8006b1e:	0149      	lsls	r1, r1, #5
 8006b20:	430a      	orrs	r2, r1
 8006b22:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006b24:	68fb      	ldr	r3, [r7, #12]
 8006b26:	681b      	ldr	r3, [r3, #0]
 8006b28:	681b      	ldr	r3, [r3, #0]
 8006b2a:	2240      	movs	r2, #64	; 0x40
 8006b2c:	4013      	ands	r3, r2
 8006b2e:	2b40      	cmp	r3, #64	; 0x40
 8006b30:	d007      	beq.n	8006b42 <HAL_SPI_TransmitReceive+0x146>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006b32:	68fb      	ldr	r3, [r7, #12]
 8006b34:	681b      	ldr	r3, [r3, #0]
 8006b36:	681a      	ldr	r2, [r3, #0]
 8006b38:	68fb      	ldr	r3, [r7, #12]
 8006b3a:	681b      	ldr	r3, [r3, #0]
 8006b3c:	2140      	movs	r1, #64	; 0x40
 8006b3e:	430a      	orrs	r2, r1
 8006b40:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8006b42:	68fb      	ldr	r3, [r7, #12]
 8006b44:	68da      	ldr	r2, [r3, #12]
 8006b46:	23e0      	movs	r3, #224	; 0xe0
 8006b48:	00db      	lsls	r3, r3, #3
 8006b4a:	429a      	cmp	r2, r3
 8006b4c:	d800      	bhi.n	8006b50 <HAL_SPI_TransmitReceive+0x154>
 8006b4e:	e07f      	b.n	8006c50 <HAL_SPI_TransmitReceive+0x254>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006b50:	68fb      	ldr	r3, [r7, #12]
 8006b52:	685b      	ldr	r3, [r3, #4]
 8006b54:	2b00      	cmp	r3, #0
 8006b56:	d005      	beq.n	8006b64 <HAL_SPI_TransmitReceive+0x168>
 8006b58:	2312      	movs	r3, #18
 8006b5a:	18fb      	adds	r3, r7, r3
 8006b5c:	881b      	ldrh	r3, [r3, #0]
 8006b5e:	2b01      	cmp	r3, #1
 8006b60:	d000      	beq.n	8006b64 <HAL_SPI_TransmitReceive+0x168>
 8006b62:	e069      	b.n	8006c38 <HAL_SPI_TransmitReceive+0x23c>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006b64:	68fb      	ldr	r3, [r7, #12]
 8006b66:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006b68:	881a      	ldrh	r2, [r3, #0]
 8006b6a:	68fb      	ldr	r3, [r7, #12]
 8006b6c:	681b      	ldr	r3, [r3, #0]
 8006b6e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8006b70:	68fb      	ldr	r3, [r7, #12]
 8006b72:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006b74:	1c9a      	adds	r2, r3, #2
 8006b76:	68fb      	ldr	r3, [r7, #12]
 8006b78:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8006b7a:	68fb      	ldr	r3, [r7, #12]
 8006b7c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006b7e:	b29b      	uxth	r3, r3
 8006b80:	3b01      	subs	r3, #1
 8006b82:	b29a      	uxth	r2, r3
 8006b84:	68fb      	ldr	r3, [r7, #12]
 8006b86:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006b88:	e056      	b.n	8006c38 <HAL_SPI_TransmitReceive+0x23c>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8006b8a:	68fb      	ldr	r3, [r7, #12]
 8006b8c:	681b      	ldr	r3, [r3, #0]
 8006b8e:	689b      	ldr	r3, [r3, #8]
 8006b90:	2202      	movs	r2, #2
 8006b92:	4013      	ands	r3, r2
 8006b94:	2b02      	cmp	r3, #2
 8006b96:	d11b      	bne.n	8006bd0 <HAL_SPI_TransmitReceive+0x1d4>
 8006b98:	68fb      	ldr	r3, [r7, #12]
 8006b9a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006b9c:	b29b      	uxth	r3, r3
 8006b9e:	2b00      	cmp	r3, #0
 8006ba0:	d016      	beq.n	8006bd0 <HAL_SPI_TransmitReceive+0x1d4>
 8006ba2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006ba4:	2b01      	cmp	r3, #1
 8006ba6:	d113      	bne.n	8006bd0 <HAL_SPI_TransmitReceive+0x1d4>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006ba8:	68fb      	ldr	r3, [r7, #12]
 8006baa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006bac:	881a      	ldrh	r2, [r3, #0]
 8006bae:	68fb      	ldr	r3, [r7, #12]
 8006bb0:	681b      	ldr	r3, [r3, #0]
 8006bb2:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006bb4:	68fb      	ldr	r3, [r7, #12]
 8006bb6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006bb8:	1c9a      	adds	r2, r3, #2
 8006bba:	68fb      	ldr	r3, [r7, #12]
 8006bbc:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8006bbe:	68fb      	ldr	r3, [r7, #12]
 8006bc0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006bc2:	b29b      	uxth	r3, r3
 8006bc4:	3b01      	subs	r3, #1
 8006bc6:	b29a      	uxth	r2, r3
 8006bc8:	68fb      	ldr	r3, [r7, #12]
 8006bca:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8006bcc:	2300      	movs	r3, #0
 8006bce:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8006bd0:	68fb      	ldr	r3, [r7, #12]
 8006bd2:	681b      	ldr	r3, [r3, #0]
 8006bd4:	689b      	ldr	r3, [r3, #8]
 8006bd6:	2201      	movs	r2, #1
 8006bd8:	4013      	ands	r3, r2
 8006bda:	2b01      	cmp	r3, #1
 8006bdc:	d11c      	bne.n	8006c18 <HAL_SPI_TransmitReceive+0x21c>
 8006bde:	68fb      	ldr	r3, [r7, #12]
 8006be0:	2246      	movs	r2, #70	; 0x46
 8006be2:	5a9b      	ldrh	r3, [r3, r2]
 8006be4:	b29b      	uxth	r3, r3
 8006be6:	2b00      	cmp	r3, #0
 8006be8:	d016      	beq.n	8006c18 <HAL_SPI_TransmitReceive+0x21c>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8006bea:	68fb      	ldr	r3, [r7, #12]
 8006bec:	681b      	ldr	r3, [r3, #0]
 8006bee:	68da      	ldr	r2, [r3, #12]
 8006bf0:	68fb      	ldr	r3, [r7, #12]
 8006bf2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006bf4:	b292      	uxth	r2, r2
 8006bf6:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8006bf8:	68fb      	ldr	r3, [r7, #12]
 8006bfa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006bfc:	1c9a      	adds	r2, r3, #2
 8006bfe:	68fb      	ldr	r3, [r7, #12]
 8006c00:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8006c02:	68fb      	ldr	r3, [r7, #12]
 8006c04:	2246      	movs	r2, #70	; 0x46
 8006c06:	5a9b      	ldrh	r3, [r3, r2]
 8006c08:	b29b      	uxth	r3, r3
 8006c0a:	3b01      	subs	r3, #1
 8006c0c:	b299      	uxth	r1, r3
 8006c0e:	68fb      	ldr	r3, [r7, #12]
 8006c10:	2246      	movs	r2, #70	; 0x46
 8006c12:	5299      	strh	r1, [r3, r2]
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8006c14:	2301      	movs	r3, #1
 8006c16:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8006c18:	f7fc f990 	bl	8002f3c <HAL_GetTick>
 8006c1c:	0002      	movs	r2, r0
 8006c1e:	69fb      	ldr	r3, [r7, #28]
 8006c20:	1ad3      	subs	r3, r2, r3
 8006c22:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006c24:	429a      	cmp	r2, r3
 8006c26:	d807      	bhi.n	8006c38 <HAL_SPI_TransmitReceive+0x23c>
 8006c28:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006c2a:	3301      	adds	r3, #1
 8006c2c:	d004      	beq.n	8006c38 <HAL_SPI_TransmitReceive+0x23c>
      {
        errorcode = HAL_TIMEOUT;
 8006c2e:	2323      	movs	r3, #35	; 0x23
 8006c30:	18fb      	adds	r3, r7, r3
 8006c32:	2203      	movs	r2, #3
 8006c34:	701a      	strb	r2, [r3, #0]
        goto error;
 8006c36:	e0a2      	b.n	8006d7e <HAL_SPI_TransmitReceive+0x382>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006c38:	68fb      	ldr	r3, [r7, #12]
 8006c3a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006c3c:	b29b      	uxth	r3, r3
 8006c3e:	2b00      	cmp	r3, #0
 8006c40:	d1a3      	bne.n	8006b8a <HAL_SPI_TransmitReceive+0x18e>
 8006c42:	68fb      	ldr	r3, [r7, #12]
 8006c44:	2246      	movs	r2, #70	; 0x46
 8006c46:	5a9b      	ldrh	r3, [r3, r2]
 8006c48:	b29b      	uxth	r3, r3
 8006c4a:	2b00      	cmp	r3, #0
 8006c4c:	d19d      	bne.n	8006b8a <HAL_SPI_TransmitReceive+0x18e>
 8006c4e:	e085      	b.n	8006d5c <HAL_SPI_TransmitReceive+0x360>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006c50:	68fb      	ldr	r3, [r7, #12]
 8006c52:	685b      	ldr	r3, [r3, #4]
 8006c54:	2b00      	cmp	r3, #0
 8006c56:	d005      	beq.n	8006c64 <HAL_SPI_TransmitReceive+0x268>
 8006c58:	2312      	movs	r3, #18
 8006c5a:	18fb      	adds	r3, r7, r3
 8006c5c:	881b      	ldrh	r3, [r3, #0]
 8006c5e:	2b01      	cmp	r3, #1
 8006c60:	d000      	beq.n	8006c64 <HAL_SPI_TransmitReceive+0x268>
 8006c62:	e070      	b.n	8006d46 <HAL_SPI_TransmitReceive+0x34a>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8006c64:	68fb      	ldr	r3, [r7, #12]
 8006c66:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006c68:	68fb      	ldr	r3, [r7, #12]
 8006c6a:	681b      	ldr	r3, [r3, #0]
 8006c6c:	330c      	adds	r3, #12
 8006c6e:	7812      	ldrb	r2, [r2, #0]
 8006c70:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8006c72:	68fb      	ldr	r3, [r7, #12]
 8006c74:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006c76:	1c5a      	adds	r2, r3, #1
 8006c78:	68fb      	ldr	r3, [r7, #12]
 8006c7a:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8006c7c:	68fb      	ldr	r3, [r7, #12]
 8006c7e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006c80:	b29b      	uxth	r3, r3
 8006c82:	3b01      	subs	r3, #1
 8006c84:	b29a      	uxth	r2, r3
 8006c86:	68fb      	ldr	r3, [r7, #12]
 8006c88:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006c8a:	e05c      	b.n	8006d46 <HAL_SPI_TransmitReceive+0x34a>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8006c8c:	68fb      	ldr	r3, [r7, #12]
 8006c8e:	681b      	ldr	r3, [r3, #0]
 8006c90:	689b      	ldr	r3, [r3, #8]
 8006c92:	2202      	movs	r2, #2
 8006c94:	4013      	ands	r3, r2
 8006c96:	2b02      	cmp	r3, #2
 8006c98:	d11c      	bne.n	8006cd4 <HAL_SPI_TransmitReceive+0x2d8>
 8006c9a:	68fb      	ldr	r3, [r7, #12]
 8006c9c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006c9e:	b29b      	uxth	r3, r3
 8006ca0:	2b00      	cmp	r3, #0
 8006ca2:	d017      	beq.n	8006cd4 <HAL_SPI_TransmitReceive+0x2d8>
 8006ca4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006ca6:	2b01      	cmp	r3, #1
 8006ca8:	d114      	bne.n	8006cd4 <HAL_SPI_TransmitReceive+0x2d8>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8006caa:	68fb      	ldr	r3, [r7, #12]
 8006cac:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006cae:	68fb      	ldr	r3, [r7, #12]
 8006cb0:	681b      	ldr	r3, [r3, #0]
 8006cb2:	330c      	adds	r3, #12
 8006cb4:	7812      	ldrb	r2, [r2, #0]
 8006cb6:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8006cb8:	68fb      	ldr	r3, [r7, #12]
 8006cba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006cbc:	1c5a      	adds	r2, r3, #1
 8006cbe:	68fb      	ldr	r3, [r7, #12]
 8006cc0:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8006cc2:	68fb      	ldr	r3, [r7, #12]
 8006cc4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006cc6:	b29b      	uxth	r3, r3
 8006cc8:	3b01      	subs	r3, #1
 8006cca:	b29a      	uxth	r2, r3
 8006ccc:	68fb      	ldr	r3, [r7, #12]
 8006cce:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8006cd0:	2300      	movs	r3, #0
 8006cd2:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8006cd4:	68fb      	ldr	r3, [r7, #12]
 8006cd6:	681b      	ldr	r3, [r3, #0]
 8006cd8:	689b      	ldr	r3, [r3, #8]
 8006cda:	2201      	movs	r2, #1
 8006cdc:	4013      	ands	r3, r2
 8006cde:	2b01      	cmp	r3, #1
 8006ce0:	d11e      	bne.n	8006d20 <HAL_SPI_TransmitReceive+0x324>
 8006ce2:	68fb      	ldr	r3, [r7, #12]
 8006ce4:	2246      	movs	r2, #70	; 0x46
 8006ce6:	5a9b      	ldrh	r3, [r3, r2]
 8006ce8:	b29b      	uxth	r3, r3
 8006cea:	2b00      	cmp	r3, #0
 8006cec:	d018      	beq.n	8006d20 <HAL_SPI_TransmitReceive+0x324>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8006cee:	68fb      	ldr	r3, [r7, #12]
 8006cf0:	681b      	ldr	r3, [r3, #0]
 8006cf2:	330c      	adds	r3, #12
 8006cf4:	001a      	movs	r2, r3
 8006cf6:	68fb      	ldr	r3, [r7, #12]
 8006cf8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006cfa:	7812      	ldrb	r2, [r2, #0]
 8006cfc:	b2d2      	uxtb	r2, r2
 8006cfe:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8006d00:	68fb      	ldr	r3, [r7, #12]
 8006d02:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006d04:	1c5a      	adds	r2, r3, #1
 8006d06:	68fb      	ldr	r3, [r7, #12]
 8006d08:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8006d0a:	68fb      	ldr	r3, [r7, #12]
 8006d0c:	2246      	movs	r2, #70	; 0x46
 8006d0e:	5a9b      	ldrh	r3, [r3, r2]
 8006d10:	b29b      	uxth	r3, r3
 8006d12:	3b01      	subs	r3, #1
 8006d14:	b299      	uxth	r1, r3
 8006d16:	68fb      	ldr	r3, [r7, #12]
 8006d18:	2246      	movs	r2, #70	; 0x46
 8006d1a:	5299      	strh	r1, [r3, r2]
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8006d1c:	2301      	movs	r3, #1
 8006d1e:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8006d20:	f7fc f90c 	bl	8002f3c <HAL_GetTick>
 8006d24:	0002      	movs	r2, r0
 8006d26:	69fb      	ldr	r3, [r7, #28]
 8006d28:	1ad3      	subs	r3, r2, r3
 8006d2a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006d2c:	429a      	cmp	r2, r3
 8006d2e:	d802      	bhi.n	8006d36 <HAL_SPI_TransmitReceive+0x33a>
 8006d30:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006d32:	3301      	adds	r3, #1
 8006d34:	d102      	bne.n	8006d3c <HAL_SPI_TransmitReceive+0x340>
 8006d36:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006d38:	2b00      	cmp	r3, #0
 8006d3a:	d104      	bne.n	8006d46 <HAL_SPI_TransmitReceive+0x34a>
      {
        errorcode = HAL_TIMEOUT;
 8006d3c:	2323      	movs	r3, #35	; 0x23
 8006d3e:	18fb      	adds	r3, r7, r3
 8006d40:	2203      	movs	r2, #3
 8006d42:	701a      	strb	r2, [r3, #0]
        goto error;
 8006d44:	e01b      	b.n	8006d7e <HAL_SPI_TransmitReceive+0x382>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006d46:	68fb      	ldr	r3, [r7, #12]
 8006d48:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006d4a:	b29b      	uxth	r3, r3
 8006d4c:	2b00      	cmp	r3, #0
 8006d4e:	d19d      	bne.n	8006c8c <HAL_SPI_TransmitReceive+0x290>
 8006d50:	68fb      	ldr	r3, [r7, #12]
 8006d52:	2246      	movs	r2, #70	; 0x46
 8006d54:	5a9b      	ldrh	r3, [r3, r2]
 8006d56:	b29b      	uxth	r3, r3
 8006d58:	2b00      	cmp	r3, #0
 8006d5a:	d197      	bne.n	8006c8c <HAL_SPI_TransmitReceive+0x290>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006d5c:	69fa      	ldr	r2, [r7, #28]
 8006d5e:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8006d60:	68fb      	ldr	r3, [r7, #12]
 8006d62:	0018      	movs	r0, r3
 8006d64:	f000 faba 	bl	80072dc <SPI_EndRxTxTransaction>
 8006d68:	1e03      	subs	r3, r0, #0
 8006d6a:	d007      	beq.n	8006d7c <HAL_SPI_TransmitReceive+0x380>
  {
    errorcode = HAL_ERROR;
 8006d6c:	2323      	movs	r3, #35	; 0x23
 8006d6e:	18fb      	adds	r3, r7, r3
 8006d70:	2201      	movs	r2, #1
 8006d72:	701a      	strb	r2, [r3, #0]
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006d74:	68fb      	ldr	r3, [r7, #12]
 8006d76:	2220      	movs	r2, #32
 8006d78:	661a      	str	r2, [r3, #96]	; 0x60
 8006d7a:	e000      	b.n	8006d7e <HAL_SPI_TransmitReceive+0x382>
  }

error :
 8006d7c:	46c0      	nop			; (mov r8, r8)
  hspi->State = HAL_SPI_STATE_READY;
 8006d7e:	68fb      	ldr	r3, [r7, #12]
 8006d80:	225d      	movs	r2, #93	; 0x5d
 8006d82:	2101      	movs	r1, #1
 8006d84:	5499      	strb	r1, [r3, r2]
  __HAL_UNLOCK(hspi);
 8006d86:	68fb      	ldr	r3, [r7, #12]
 8006d88:	225c      	movs	r2, #92	; 0x5c
 8006d8a:	2100      	movs	r1, #0
 8006d8c:	5499      	strb	r1, [r3, r2]
  return errorcode;
 8006d8e:	2323      	movs	r3, #35	; 0x23
 8006d90:	18fb      	adds	r3, r7, r3
 8006d92:	781b      	ldrb	r3, [r3, #0]
}
 8006d94:	0018      	movs	r0, r3
 8006d96:	46bd      	mov	sp, r7
 8006d98:	b00a      	add	sp, #40	; 0x28
 8006d9a:	bd80      	pop	{r7, pc}
 8006d9c:	ffffefff 	.word	0xffffefff

08006da0 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8006da0:	b580      	push	{r7, lr}
 8006da2:	b088      	sub	sp, #32
 8006da4:	af00      	add	r7, sp, #0
 8006da6:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8006da8:	687b      	ldr	r3, [r7, #4]
 8006daa:	681b      	ldr	r3, [r3, #0]
 8006dac:	685b      	ldr	r3, [r3, #4]
 8006dae:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8006db0:	687b      	ldr	r3, [r7, #4]
 8006db2:	681b      	ldr	r3, [r3, #0]
 8006db4:	689b      	ldr	r3, [r3, #8]
 8006db6:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8006db8:	69bb      	ldr	r3, [r7, #24]
 8006dba:	099b      	lsrs	r3, r3, #6
 8006dbc:	001a      	movs	r2, r3
 8006dbe:	2301      	movs	r3, #1
 8006dc0:	4013      	ands	r3, r2
 8006dc2:	d10f      	bne.n	8006de4 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8006dc4:	69bb      	ldr	r3, [r7, #24]
 8006dc6:	2201      	movs	r2, #1
 8006dc8:	4013      	ands	r3, r2
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8006dca:	d00b      	beq.n	8006de4 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8006dcc:	69fb      	ldr	r3, [r7, #28]
 8006dce:	099b      	lsrs	r3, r3, #6
 8006dd0:	001a      	movs	r2, r3
 8006dd2:	2301      	movs	r3, #1
 8006dd4:	4013      	ands	r3, r2
 8006dd6:	d005      	beq.n	8006de4 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 8006dd8:	687b      	ldr	r3, [r7, #4]
 8006dda:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006ddc:	687a      	ldr	r2, [r7, #4]
 8006dde:	0010      	movs	r0, r2
 8006de0:	4798      	blx	r3
    return;
 8006de2:	e0d5      	b.n	8006f90 <HAL_SPI_IRQHandler+0x1f0>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8006de4:	69bb      	ldr	r3, [r7, #24]
 8006de6:	085b      	lsrs	r3, r3, #1
 8006de8:	001a      	movs	r2, r3
 8006dea:	2301      	movs	r3, #1
 8006dec:	4013      	ands	r3, r2
 8006dee:	d00b      	beq.n	8006e08 <HAL_SPI_IRQHandler+0x68>
 8006df0:	69fb      	ldr	r3, [r7, #28]
 8006df2:	09db      	lsrs	r3, r3, #7
 8006df4:	001a      	movs	r2, r3
 8006df6:	2301      	movs	r3, #1
 8006df8:	4013      	ands	r3, r2
 8006dfa:	d005      	beq.n	8006e08 <HAL_SPI_IRQHandler+0x68>
  {
    hspi->TxISR(hspi);
 8006dfc:	687b      	ldr	r3, [r7, #4]
 8006dfe:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006e00:	687a      	ldr	r2, [r7, #4]
 8006e02:	0010      	movs	r0, r2
 8006e04:	4798      	blx	r3
    return;
 8006e06:	e0c3      	b.n	8006f90 <HAL_SPI_IRQHandler+0x1f0>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8006e08:	69bb      	ldr	r3, [r7, #24]
 8006e0a:	095b      	lsrs	r3, r3, #5
 8006e0c:	001a      	movs	r2, r3
 8006e0e:	2301      	movs	r3, #1
 8006e10:	4013      	ands	r3, r2
 8006e12:	d10c      	bne.n	8006e2e <HAL_SPI_IRQHandler+0x8e>
 8006e14:	69bb      	ldr	r3, [r7, #24]
 8006e16:	099b      	lsrs	r3, r3, #6
 8006e18:	001a      	movs	r2, r3
 8006e1a:	2301      	movs	r3, #1
 8006e1c:	4013      	ands	r3, r2
 8006e1e:	d106      	bne.n	8006e2e <HAL_SPI_IRQHandler+0x8e>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8006e20:	69bb      	ldr	r3, [r7, #24]
 8006e22:	0a1b      	lsrs	r3, r3, #8
 8006e24:	001a      	movs	r2, r3
 8006e26:	2301      	movs	r3, #1
 8006e28:	4013      	ands	r3, r2
 8006e2a:	d100      	bne.n	8006e2e <HAL_SPI_IRQHandler+0x8e>
 8006e2c:	e0b0      	b.n	8006f90 <HAL_SPI_IRQHandler+0x1f0>
 8006e2e:	69fb      	ldr	r3, [r7, #28]
 8006e30:	095b      	lsrs	r3, r3, #5
 8006e32:	001a      	movs	r2, r3
 8006e34:	2301      	movs	r3, #1
 8006e36:	4013      	ands	r3, r2
 8006e38:	d100      	bne.n	8006e3c <HAL_SPI_IRQHandler+0x9c>
 8006e3a:	e0a9      	b.n	8006f90 <HAL_SPI_IRQHandler+0x1f0>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8006e3c:	69bb      	ldr	r3, [r7, #24]
 8006e3e:	099b      	lsrs	r3, r3, #6
 8006e40:	001a      	movs	r2, r3
 8006e42:	2301      	movs	r3, #1
 8006e44:	4013      	ands	r3, r2
 8006e46:	d023      	beq.n	8006e90 <HAL_SPI_IRQHandler+0xf0>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8006e48:	687b      	ldr	r3, [r7, #4]
 8006e4a:	225d      	movs	r2, #93	; 0x5d
 8006e4c:	5c9b      	ldrb	r3, [r3, r2]
 8006e4e:	b2db      	uxtb	r3, r3
 8006e50:	2b03      	cmp	r3, #3
 8006e52:	d011      	beq.n	8006e78 <HAL_SPI_IRQHandler+0xd8>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8006e54:	687b      	ldr	r3, [r7, #4]
 8006e56:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006e58:	2204      	movs	r2, #4
 8006e5a:	431a      	orrs	r2, r3
 8006e5c:	687b      	ldr	r3, [r7, #4]
 8006e5e:	661a      	str	r2, [r3, #96]	; 0x60
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006e60:	2300      	movs	r3, #0
 8006e62:	617b      	str	r3, [r7, #20]
 8006e64:	687b      	ldr	r3, [r7, #4]
 8006e66:	681b      	ldr	r3, [r3, #0]
 8006e68:	68db      	ldr	r3, [r3, #12]
 8006e6a:	617b      	str	r3, [r7, #20]
 8006e6c:	687b      	ldr	r3, [r7, #4]
 8006e6e:	681b      	ldr	r3, [r3, #0]
 8006e70:	689b      	ldr	r3, [r3, #8]
 8006e72:	617b      	str	r3, [r7, #20]
 8006e74:	697b      	ldr	r3, [r7, #20]
 8006e76:	e00b      	b.n	8006e90 <HAL_SPI_IRQHandler+0xf0>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006e78:	2300      	movs	r3, #0
 8006e7a:	613b      	str	r3, [r7, #16]
 8006e7c:	687b      	ldr	r3, [r7, #4]
 8006e7e:	681b      	ldr	r3, [r3, #0]
 8006e80:	68db      	ldr	r3, [r3, #12]
 8006e82:	613b      	str	r3, [r7, #16]
 8006e84:	687b      	ldr	r3, [r7, #4]
 8006e86:	681b      	ldr	r3, [r3, #0]
 8006e88:	689b      	ldr	r3, [r3, #8]
 8006e8a:	613b      	str	r3, [r7, #16]
 8006e8c:	693b      	ldr	r3, [r7, #16]
        return;
 8006e8e:	e07f      	b.n	8006f90 <HAL_SPI_IRQHandler+0x1f0>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8006e90:	69bb      	ldr	r3, [r7, #24]
 8006e92:	095b      	lsrs	r3, r3, #5
 8006e94:	001a      	movs	r2, r3
 8006e96:	2301      	movs	r3, #1
 8006e98:	4013      	ands	r3, r2
 8006e9a:	d014      	beq.n	8006ec6 <HAL_SPI_IRQHandler+0x126>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006ea0:	2201      	movs	r2, #1
 8006ea2:	431a      	orrs	r2, r3
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	661a      	str	r2, [r3, #96]	; 0x60
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8006ea8:	2300      	movs	r3, #0
 8006eaa:	60fb      	str	r3, [r7, #12]
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	681b      	ldr	r3, [r3, #0]
 8006eb0:	689b      	ldr	r3, [r3, #8]
 8006eb2:	60fb      	str	r3, [r7, #12]
 8006eb4:	687b      	ldr	r3, [r7, #4]
 8006eb6:	681b      	ldr	r3, [r3, #0]
 8006eb8:	681a      	ldr	r2, [r3, #0]
 8006eba:	687b      	ldr	r3, [r7, #4]
 8006ebc:	681b      	ldr	r3, [r3, #0]
 8006ebe:	2140      	movs	r1, #64	; 0x40
 8006ec0:	438a      	bics	r2, r1
 8006ec2:	601a      	str	r2, [r3, #0]
 8006ec4:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 8006ec6:	69bb      	ldr	r3, [r7, #24]
 8006ec8:	0a1b      	lsrs	r3, r3, #8
 8006eca:	001a      	movs	r2, r3
 8006ecc:	2301      	movs	r3, #1
 8006ece:	4013      	ands	r3, r2
 8006ed0:	d00c      	beq.n	8006eec <HAL_SPI_IRQHandler+0x14c>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8006ed2:	687b      	ldr	r3, [r7, #4]
 8006ed4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006ed6:	2208      	movs	r2, #8
 8006ed8:	431a      	orrs	r2, r3
 8006eda:	687b      	ldr	r3, [r7, #4]
 8006edc:	661a      	str	r2, [r3, #96]	; 0x60
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8006ede:	2300      	movs	r3, #0
 8006ee0:	60bb      	str	r3, [r7, #8]
 8006ee2:	687b      	ldr	r3, [r7, #4]
 8006ee4:	681b      	ldr	r3, [r3, #0]
 8006ee6:	689b      	ldr	r3, [r3, #8]
 8006ee8:	60bb      	str	r3, [r7, #8]
 8006eea:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006eec:	687b      	ldr	r3, [r7, #4]
 8006eee:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006ef0:	2b00      	cmp	r3, #0
 8006ef2:	d04c      	beq.n	8006f8e <HAL_SPI_IRQHandler+0x1ee>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8006ef4:	687b      	ldr	r3, [r7, #4]
 8006ef6:	681b      	ldr	r3, [r3, #0]
 8006ef8:	685a      	ldr	r2, [r3, #4]
 8006efa:	687b      	ldr	r3, [r7, #4]
 8006efc:	681b      	ldr	r3, [r3, #0]
 8006efe:	21e0      	movs	r1, #224	; 0xe0
 8006f00:	438a      	bics	r2, r1
 8006f02:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8006f04:	687b      	ldr	r3, [r7, #4]
 8006f06:	225d      	movs	r2, #93	; 0x5d
 8006f08:	2101      	movs	r1, #1
 8006f0a:	5499      	strb	r1, [r3, r2]
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8006f0c:	69fb      	ldr	r3, [r7, #28]
 8006f0e:	2202      	movs	r2, #2
 8006f10:	4013      	ands	r3, r2
 8006f12:	d103      	bne.n	8006f1c <HAL_SPI_IRQHandler+0x17c>
 8006f14:	69fb      	ldr	r3, [r7, #28]
 8006f16:	2201      	movs	r2, #1
 8006f18:	4013      	ands	r3, r2
 8006f1a:	d032      	beq.n	8006f82 <HAL_SPI_IRQHandler+0x1e2>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8006f1c:	687b      	ldr	r3, [r7, #4]
 8006f1e:	681b      	ldr	r3, [r3, #0]
 8006f20:	685a      	ldr	r2, [r3, #4]
 8006f22:	687b      	ldr	r3, [r7, #4]
 8006f24:	681b      	ldr	r3, [r3, #0]
 8006f26:	2103      	movs	r1, #3
 8006f28:	438a      	bics	r2, r1
 8006f2a:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8006f2c:	687b      	ldr	r3, [r7, #4]
 8006f2e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006f30:	2b00      	cmp	r3, #0
 8006f32:	d010      	beq.n	8006f56 <HAL_SPI_IRQHandler+0x1b6>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8006f34:	687b      	ldr	r3, [r7, #4]
 8006f36:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006f38:	4a17      	ldr	r2, [pc, #92]	; (8006f98 <HAL_SPI_IRQHandler+0x1f8>)
 8006f3a:	639a      	str	r2, [r3, #56]	; 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8006f3c:	687b      	ldr	r3, [r7, #4]
 8006f3e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006f40:	0018      	movs	r0, r3
 8006f42:	f7fc fc07 	bl	8003754 <HAL_DMA_Abort_IT>
 8006f46:	1e03      	subs	r3, r0, #0
 8006f48:	d005      	beq.n	8006f56 <HAL_SPI_IRQHandler+0x1b6>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8006f4a:	687b      	ldr	r3, [r7, #4]
 8006f4c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006f4e:	2240      	movs	r2, #64	; 0x40
 8006f50:	431a      	orrs	r2, r3
 8006f52:	687b      	ldr	r3, [r7, #4]
 8006f54:	661a      	str	r2, [r3, #96]	; 0x60
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8006f56:	687b      	ldr	r3, [r7, #4]
 8006f58:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006f5a:	2b00      	cmp	r3, #0
 8006f5c:	d016      	beq.n	8006f8c <HAL_SPI_IRQHandler+0x1ec>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8006f5e:	687b      	ldr	r3, [r7, #4]
 8006f60:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006f62:	4a0d      	ldr	r2, [pc, #52]	; (8006f98 <HAL_SPI_IRQHandler+0x1f8>)
 8006f64:	639a      	str	r2, [r3, #56]	; 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8006f66:	687b      	ldr	r3, [r7, #4]
 8006f68:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006f6a:	0018      	movs	r0, r3
 8006f6c:	f7fc fbf2 	bl	8003754 <HAL_DMA_Abort_IT>
 8006f70:	1e03      	subs	r3, r0, #0
 8006f72:	d00b      	beq.n	8006f8c <HAL_SPI_IRQHandler+0x1ec>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8006f74:	687b      	ldr	r3, [r7, #4]
 8006f76:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006f78:	2240      	movs	r2, #64	; 0x40
 8006f7a:	431a      	orrs	r2, r3
 8006f7c:	687b      	ldr	r3, [r7, #4]
 8006f7e:	661a      	str	r2, [r3, #96]	; 0x60
        if (hspi->hdmatx != NULL)
 8006f80:	e004      	b.n	8006f8c <HAL_SPI_IRQHandler+0x1ec>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 8006f82:	687b      	ldr	r3, [r7, #4]
 8006f84:	0018      	movs	r0, r3
 8006f86:	f000 f809 	bl	8006f9c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8006f8a:	e000      	b.n	8006f8e <HAL_SPI_IRQHandler+0x1ee>
        if (hspi->hdmatx != NULL)
 8006f8c:	46c0      	nop			; (mov r8, r8)
    return;
 8006f8e:	46c0      	nop			; (mov r8, r8)
  }
}
 8006f90:	46bd      	mov	sp, r7
 8006f92:	b008      	add	sp, #32
 8006f94:	bd80      	pop	{r7, pc}
 8006f96:	46c0      	nop			; (mov r8, r8)
 8006f98:	08006fad 	.word	0x08006fad

08006f9c <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8006f9c:	b580      	push	{r7, lr}
 8006f9e:	b082      	sub	sp, #8
 8006fa0:	af00      	add	r7, sp, #0
 8006fa2:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8006fa4:	46c0      	nop			; (mov r8, r8)
 8006fa6:	46bd      	mov	sp, r7
 8006fa8:	b002      	add	sp, #8
 8006faa:	bd80      	pop	{r7, pc}

08006fac <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006fac:	b580      	push	{r7, lr}
 8006fae:	b084      	sub	sp, #16
 8006fb0:	af00      	add	r7, sp, #0
 8006fb2:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8006fb4:	687b      	ldr	r3, [r7, #4]
 8006fb6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006fb8:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 8006fba:	68fb      	ldr	r3, [r7, #12]
 8006fbc:	2246      	movs	r2, #70	; 0x46
 8006fbe:	2100      	movs	r1, #0
 8006fc0:	5299      	strh	r1, [r3, r2]
  hspi->TxXferCount = 0U;
 8006fc2:	68fb      	ldr	r3, [r7, #12]
 8006fc4:	2200      	movs	r2, #0
 8006fc6:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8006fc8:	68fb      	ldr	r3, [r7, #12]
 8006fca:	0018      	movs	r0, r3
 8006fcc:	f7ff ffe6 	bl	8006f9c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8006fd0:	46c0      	nop			; (mov r8, r8)
 8006fd2:	46bd      	mov	sp, r7
 8006fd4:	b004      	add	sp, #16
 8006fd6:	bd80      	pop	{r7, pc}

08006fd8 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8006fd8:	b580      	push	{r7, lr}
 8006fda:	b088      	sub	sp, #32
 8006fdc:	af00      	add	r7, sp, #0
 8006fde:	60f8      	str	r0, [r7, #12]
 8006fe0:	60b9      	str	r1, [r7, #8]
 8006fe2:	603b      	str	r3, [r7, #0]
 8006fe4:	1dfb      	adds	r3, r7, #7
 8006fe6:	701a      	strb	r2, [r3, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8006fe8:	f7fb ffa8 	bl	8002f3c <HAL_GetTick>
 8006fec:	0002      	movs	r2, r0
 8006fee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006ff0:	1a9b      	subs	r3, r3, r2
 8006ff2:	683a      	ldr	r2, [r7, #0]
 8006ff4:	18d3      	adds	r3, r2, r3
 8006ff6:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8006ff8:	f7fb ffa0 	bl	8002f3c <HAL_GetTick>
 8006ffc:	0003      	movs	r3, r0
 8006ffe:	61bb      	str	r3, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8007000:	4b3a      	ldr	r3, [pc, #232]	; (80070ec <SPI_WaitFlagStateUntilTimeout+0x114>)
 8007002:	681b      	ldr	r3, [r3, #0]
 8007004:	015b      	lsls	r3, r3, #5
 8007006:	0d1b      	lsrs	r3, r3, #20
 8007008:	69fa      	ldr	r2, [r7, #28]
 800700a:	4353      	muls	r3, r2
 800700c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800700e:	e058      	b.n	80070c2 <SPI_WaitFlagStateUntilTimeout+0xea>
  {
    if (Timeout != HAL_MAX_DELAY)
 8007010:	683b      	ldr	r3, [r7, #0]
 8007012:	3301      	adds	r3, #1
 8007014:	d055      	beq.n	80070c2 <SPI_WaitFlagStateUntilTimeout+0xea>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8007016:	f7fb ff91 	bl	8002f3c <HAL_GetTick>
 800701a:	0002      	movs	r2, r0
 800701c:	69bb      	ldr	r3, [r7, #24]
 800701e:	1ad3      	subs	r3, r2, r3
 8007020:	69fa      	ldr	r2, [r7, #28]
 8007022:	429a      	cmp	r2, r3
 8007024:	d902      	bls.n	800702c <SPI_WaitFlagStateUntilTimeout+0x54>
 8007026:	69fb      	ldr	r3, [r7, #28]
 8007028:	2b00      	cmp	r3, #0
 800702a:	d142      	bne.n	80070b2 <SPI_WaitFlagStateUntilTimeout+0xda>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800702c:	68fb      	ldr	r3, [r7, #12]
 800702e:	681b      	ldr	r3, [r3, #0]
 8007030:	685a      	ldr	r2, [r3, #4]
 8007032:	68fb      	ldr	r3, [r7, #12]
 8007034:	681b      	ldr	r3, [r3, #0]
 8007036:	21e0      	movs	r1, #224	; 0xe0
 8007038:	438a      	bics	r2, r1
 800703a:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800703c:	68fb      	ldr	r3, [r7, #12]
 800703e:	685a      	ldr	r2, [r3, #4]
 8007040:	2382      	movs	r3, #130	; 0x82
 8007042:	005b      	lsls	r3, r3, #1
 8007044:	429a      	cmp	r2, r3
 8007046:	d113      	bne.n	8007070 <SPI_WaitFlagStateUntilTimeout+0x98>
 8007048:	68fb      	ldr	r3, [r7, #12]
 800704a:	689a      	ldr	r2, [r3, #8]
 800704c:	2380      	movs	r3, #128	; 0x80
 800704e:	021b      	lsls	r3, r3, #8
 8007050:	429a      	cmp	r2, r3
 8007052:	d005      	beq.n	8007060 <SPI_WaitFlagStateUntilTimeout+0x88>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8007054:	68fb      	ldr	r3, [r7, #12]
 8007056:	689a      	ldr	r2, [r3, #8]
 8007058:	2380      	movs	r3, #128	; 0x80
 800705a:	00db      	lsls	r3, r3, #3
 800705c:	429a      	cmp	r2, r3
 800705e:	d107      	bne.n	8007070 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8007060:	68fb      	ldr	r3, [r7, #12]
 8007062:	681b      	ldr	r3, [r3, #0]
 8007064:	681a      	ldr	r2, [r3, #0]
 8007066:	68fb      	ldr	r3, [r7, #12]
 8007068:	681b      	ldr	r3, [r3, #0]
 800706a:	2140      	movs	r1, #64	; 0x40
 800706c:	438a      	bics	r2, r1
 800706e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8007070:	68fb      	ldr	r3, [r7, #12]
 8007072:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8007074:	2380      	movs	r3, #128	; 0x80
 8007076:	019b      	lsls	r3, r3, #6
 8007078:	429a      	cmp	r2, r3
 800707a:	d110      	bne.n	800709e <SPI_WaitFlagStateUntilTimeout+0xc6>
        {
          SPI_RESET_CRC(hspi);
 800707c:	68fb      	ldr	r3, [r7, #12]
 800707e:	681b      	ldr	r3, [r3, #0]
 8007080:	681a      	ldr	r2, [r3, #0]
 8007082:	68fb      	ldr	r3, [r7, #12]
 8007084:	681b      	ldr	r3, [r3, #0]
 8007086:	491a      	ldr	r1, [pc, #104]	; (80070f0 <SPI_WaitFlagStateUntilTimeout+0x118>)
 8007088:	400a      	ands	r2, r1
 800708a:	601a      	str	r2, [r3, #0]
 800708c:	68fb      	ldr	r3, [r7, #12]
 800708e:	681b      	ldr	r3, [r3, #0]
 8007090:	681a      	ldr	r2, [r3, #0]
 8007092:	68fb      	ldr	r3, [r7, #12]
 8007094:	681b      	ldr	r3, [r3, #0]
 8007096:	2180      	movs	r1, #128	; 0x80
 8007098:	0189      	lsls	r1, r1, #6
 800709a:	430a      	orrs	r2, r1
 800709c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800709e:	68fb      	ldr	r3, [r7, #12]
 80070a0:	225d      	movs	r2, #93	; 0x5d
 80070a2:	2101      	movs	r1, #1
 80070a4:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80070a6:	68fb      	ldr	r3, [r7, #12]
 80070a8:	225c      	movs	r2, #92	; 0x5c
 80070aa:	2100      	movs	r1, #0
 80070ac:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 80070ae:	2303      	movs	r3, #3
 80070b0:	e017      	b.n	80070e2 <SPI_WaitFlagStateUntilTimeout+0x10a>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 80070b2:	697b      	ldr	r3, [r7, #20]
 80070b4:	2b00      	cmp	r3, #0
 80070b6:	d101      	bne.n	80070bc <SPI_WaitFlagStateUntilTimeout+0xe4>
      {
        tmp_timeout = 0U;
 80070b8:	2300      	movs	r3, #0
 80070ba:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80070bc:	697b      	ldr	r3, [r7, #20]
 80070be:	3b01      	subs	r3, #1
 80070c0:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80070c2:	68fb      	ldr	r3, [r7, #12]
 80070c4:	681b      	ldr	r3, [r3, #0]
 80070c6:	689b      	ldr	r3, [r3, #8]
 80070c8:	68ba      	ldr	r2, [r7, #8]
 80070ca:	4013      	ands	r3, r2
 80070cc:	68ba      	ldr	r2, [r7, #8]
 80070ce:	1ad3      	subs	r3, r2, r3
 80070d0:	425a      	negs	r2, r3
 80070d2:	4153      	adcs	r3, r2
 80070d4:	b2db      	uxtb	r3, r3
 80070d6:	001a      	movs	r2, r3
 80070d8:	1dfb      	adds	r3, r7, #7
 80070da:	781b      	ldrb	r3, [r3, #0]
 80070dc:	429a      	cmp	r2, r3
 80070de:	d197      	bne.n	8007010 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80070e0:	2300      	movs	r3, #0
}
 80070e2:	0018      	movs	r0, r3
 80070e4:	46bd      	mov	sp, r7
 80070e6:	b008      	add	sp, #32
 80070e8:	bd80      	pop	{r7, pc}
 80070ea:	46c0      	nop			; (mov r8, r8)
 80070ec:	20003134 	.word	0x20003134
 80070f0:	ffffdfff 	.word	0xffffdfff

080070f4 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80070f4:	b580      	push	{r7, lr}
 80070f6:	b088      	sub	sp, #32
 80070f8:	af00      	add	r7, sp, #0
 80070fa:	60f8      	str	r0, [r7, #12]
 80070fc:	60b9      	str	r1, [r7, #8]
 80070fe:	607a      	str	r2, [r7, #4]
 8007100:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8007102:	f7fb ff1b 	bl	8002f3c <HAL_GetTick>
 8007106:	0002      	movs	r2, r0
 8007108:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800710a:	1a9b      	subs	r3, r3, r2
 800710c:	683a      	ldr	r2, [r7, #0]
 800710e:	18d3      	adds	r3, r2, r3
 8007110:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8007112:	f7fb ff13 	bl	8002f3c <HAL_GetTick>
 8007116:	0003      	movs	r3, r0
 8007118:	61bb      	str	r3, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 800711a:	4b3f      	ldr	r3, [pc, #252]	; (8007218 <SPI_WaitFifoStateUntilTimeout+0x124>)
 800711c:	681a      	ldr	r2, [r3, #0]
 800711e:	0013      	movs	r3, r2
 8007120:	009b      	lsls	r3, r3, #2
 8007122:	189b      	adds	r3, r3, r2
 8007124:	00da      	lsls	r2, r3, #3
 8007126:	1ad3      	subs	r3, r2, r3
 8007128:	0d1b      	lsrs	r3, r3, #20
 800712a:	69fa      	ldr	r2, [r7, #28]
 800712c:	4353      	muls	r3, r2
 800712e:	617b      	str	r3, [r7, #20]

  while ((hspi->Instance->SR & Fifo) != State)
 8007130:	e064      	b.n	80071fc <SPI_WaitFifoStateUntilTimeout+0x108>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8007132:	68ba      	ldr	r2, [r7, #8]
 8007134:	23c0      	movs	r3, #192	; 0xc0
 8007136:	00db      	lsls	r3, r3, #3
 8007138:	429a      	cmp	r2, r3
 800713a:	d106      	bne.n	800714a <SPI_WaitFifoStateUntilTimeout+0x56>
 800713c:	687b      	ldr	r3, [r7, #4]
 800713e:	2b00      	cmp	r3, #0
 8007140:	d103      	bne.n	800714a <SPI_WaitFifoStateUntilTimeout+0x56>
    {
      /* Read 8bit CRC to flush Data Register */
      READ_REG(*((__IO uint8_t *)&hspi->Instance->DR));
 8007142:	68fb      	ldr	r3, [r7, #12]
 8007144:	681b      	ldr	r3, [r3, #0]
 8007146:	330c      	adds	r3, #12
 8007148:	781b      	ldrb	r3, [r3, #0]
    }

    if (Timeout != HAL_MAX_DELAY)
 800714a:	683b      	ldr	r3, [r7, #0]
 800714c:	3301      	adds	r3, #1
 800714e:	d055      	beq.n	80071fc <SPI_WaitFifoStateUntilTimeout+0x108>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8007150:	f7fb fef4 	bl	8002f3c <HAL_GetTick>
 8007154:	0002      	movs	r2, r0
 8007156:	69bb      	ldr	r3, [r7, #24]
 8007158:	1ad3      	subs	r3, r2, r3
 800715a:	69fa      	ldr	r2, [r7, #28]
 800715c:	429a      	cmp	r2, r3
 800715e:	d902      	bls.n	8007166 <SPI_WaitFifoStateUntilTimeout+0x72>
 8007160:	69fb      	ldr	r3, [r7, #28]
 8007162:	2b00      	cmp	r3, #0
 8007164:	d142      	bne.n	80071ec <SPI_WaitFifoStateUntilTimeout+0xf8>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8007166:	68fb      	ldr	r3, [r7, #12]
 8007168:	681b      	ldr	r3, [r3, #0]
 800716a:	685a      	ldr	r2, [r3, #4]
 800716c:	68fb      	ldr	r3, [r7, #12]
 800716e:	681b      	ldr	r3, [r3, #0]
 8007170:	21e0      	movs	r1, #224	; 0xe0
 8007172:	438a      	bics	r2, r1
 8007174:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007176:	68fb      	ldr	r3, [r7, #12]
 8007178:	685a      	ldr	r2, [r3, #4]
 800717a:	2382      	movs	r3, #130	; 0x82
 800717c:	005b      	lsls	r3, r3, #1
 800717e:	429a      	cmp	r2, r3
 8007180:	d113      	bne.n	80071aa <SPI_WaitFifoStateUntilTimeout+0xb6>
 8007182:	68fb      	ldr	r3, [r7, #12]
 8007184:	689a      	ldr	r2, [r3, #8]
 8007186:	2380      	movs	r3, #128	; 0x80
 8007188:	021b      	lsls	r3, r3, #8
 800718a:	429a      	cmp	r2, r3
 800718c:	d005      	beq.n	800719a <SPI_WaitFifoStateUntilTimeout+0xa6>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800718e:	68fb      	ldr	r3, [r7, #12]
 8007190:	689a      	ldr	r2, [r3, #8]
 8007192:	2380      	movs	r3, #128	; 0x80
 8007194:	00db      	lsls	r3, r3, #3
 8007196:	429a      	cmp	r2, r3
 8007198:	d107      	bne.n	80071aa <SPI_WaitFifoStateUntilTimeout+0xb6>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800719a:	68fb      	ldr	r3, [r7, #12]
 800719c:	681b      	ldr	r3, [r3, #0]
 800719e:	681a      	ldr	r2, [r3, #0]
 80071a0:	68fb      	ldr	r3, [r7, #12]
 80071a2:	681b      	ldr	r3, [r3, #0]
 80071a4:	2140      	movs	r1, #64	; 0x40
 80071a6:	438a      	bics	r2, r1
 80071a8:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80071aa:	68fb      	ldr	r3, [r7, #12]
 80071ac:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80071ae:	2380      	movs	r3, #128	; 0x80
 80071b0:	019b      	lsls	r3, r3, #6
 80071b2:	429a      	cmp	r2, r3
 80071b4:	d110      	bne.n	80071d8 <SPI_WaitFifoStateUntilTimeout+0xe4>
        {
          SPI_RESET_CRC(hspi);
 80071b6:	68fb      	ldr	r3, [r7, #12]
 80071b8:	681b      	ldr	r3, [r3, #0]
 80071ba:	681a      	ldr	r2, [r3, #0]
 80071bc:	68fb      	ldr	r3, [r7, #12]
 80071be:	681b      	ldr	r3, [r3, #0]
 80071c0:	4916      	ldr	r1, [pc, #88]	; (800721c <SPI_WaitFifoStateUntilTimeout+0x128>)
 80071c2:	400a      	ands	r2, r1
 80071c4:	601a      	str	r2, [r3, #0]
 80071c6:	68fb      	ldr	r3, [r7, #12]
 80071c8:	681b      	ldr	r3, [r3, #0]
 80071ca:	681a      	ldr	r2, [r3, #0]
 80071cc:	68fb      	ldr	r3, [r7, #12]
 80071ce:	681b      	ldr	r3, [r3, #0]
 80071d0:	2180      	movs	r1, #128	; 0x80
 80071d2:	0189      	lsls	r1, r1, #6
 80071d4:	430a      	orrs	r2, r1
 80071d6:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80071d8:	68fb      	ldr	r3, [r7, #12]
 80071da:	225d      	movs	r2, #93	; 0x5d
 80071dc:	2101      	movs	r1, #1
 80071de:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80071e0:	68fb      	ldr	r3, [r7, #12]
 80071e2:	225c      	movs	r2, #92	; 0x5c
 80071e4:	2100      	movs	r1, #0
 80071e6:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 80071e8:	2303      	movs	r3, #3
 80071ea:	e010      	b.n	800720e <SPI_WaitFifoStateUntilTimeout+0x11a>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 80071ec:	697b      	ldr	r3, [r7, #20]
 80071ee:	2b00      	cmp	r3, #0
 80071f0:	d101      	bne.n	80071f6 <SPI_WaitFifoStateUntilTimeout+0x102>
      {
        tmp_timeout = 0U;
 80071f2:	2300      	movs	r3, #0
 80071f4:	61fb      	str	r3, [r7, #28]
      }      
      count--;
 80071f6:	697b      	ldr	r3, [r7, #20]
 80071f8:	3b01      	subs	r3, #1
 80071fa:	617b      	str	r3, [r7, #20]
  while ((hspi->Instance->SR & Fifo) != State)
 80071fc:	68fb      	ldr	r3, [r7, #12]
 80071fe:	681b      	ldr	r3, [r3, #0]
 8007200:	689b      	ldr	r3, [r3, #8]
 8007202:	68ba      	ldr	r2, [r7, #8]
 8007204:	4013      	ands	r3, r2
 8007206:	687a      	ldr	r2, [r7, #4]
 8007208:	429a      	cmp	r2, r3
 800720a:	d192      	bne.n	8007132 <SPI_WaitFifoStateUntilTimeout+0x3e>
    }
  }

  return HAL_OK;
 800720c:	2300      	movs	r3, #0
}
 800720e:	0018      	movs	r0, r3
 8007210:	46bd      	mov	sp, r7
 8007212:	b008      	add	sp, #32
 8007214:	bd80      	pop	{r7, pc}
 8007216:	46c0      	nop			; (mov r8, r8)
 8007218:	20003134 	.word	0x20003134
 800721c:	ffffdfff 	.word	0xffffdfff

08007220 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8007220:	b580      	push	{r7, lr}
 8007222:	b086      	sub	sp, #24
 8007224:	af02      	add	r7, sp, #8
 8007226:	60f8      	str	r0, [r7, #12]
 8007228:	60b9      	str	r1, [r7, #8]
 800722a:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800722c:	68fb      	ldr	r3, [r7, #12]
 800722e:	685a      	ldr	r2, [r3, #4]
 8007230:	2382      	movs	r3, #130	; 0x82
 8007232:	005b      	lsls	r3, r3, #1
 8007234:	429a      	cmp	r2, r3
 8007236:	d113      	bne.n	8007260 <SPI_EndRxTransaction+0x40>
 8007238:	68fb      	ldr	r3, [r7, #12]
 800723a:	689a      	ldr	r2, [r3, #8]
 800723c:	2380      	movs	r3, #128	; 0x80
 800723e:	021b      	lsls	r3, r3, #8
 8007240:	429a      	cmp	r2, r3
 8007242:	d005      	beq.n	8007250 <SPI_EndRxTransaction+0x30>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8007244:	68fb      	ldr	r3, [r7, #12]
 8007246:	689a      	ldr	r2, [r3, #8]
 8007248:	2380      	movs	r3, #128	; 0x80
 800724a:	00db      	lsls	r3, r3, #3
 800724c:	429a      	cmp	r2, r3
 800724e:	d107      	bne.n	8007260 <SPI_EndRxTransaction+0x40>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8007250:	68fb      	ldr	r3, [r7, #12]
 8007252:	681b      	ldr	r3, [r3, #0]
 8007254:	681a      	ldr	r2, [r3, #0]
 8007256:	68fb      	ldr	r3, [r7, #12]
 8007258:	681b      	ldr	r3, [r3, #0]
 800725a:	2140      	movs	r1, #64	; 0x40
 800725c:	438a      	bics	r2, r1
 800725e:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8007260:	68ba      	ldr	r2, [r7, #8]
 8007262:	68f8      	ldr	r0, [r7, #12]
 8007264:	687b      	ldr	r3, [r7, #4]
 8007266:	9300      	str	r3, [sp, #0]
 8007268:	0013      	movs	r3, r2
 800726a:	2200      	movs	r2, #0
 800726c:	2180      	movs	r1, #128	; 0x80
 800726e:	f7ff feb3 	bl	8006fd8 <SPI_WaitFlagStateUntilTimeout>
 8007272:	1e03      	subs	r3, r0, #0
 8007274:	d007      	beq.n	8007286 <SPI_EndRxTransaction+0x66>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007276:	68fb      	ldr	r3, [r7, #12]
 8007278:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800727a:	2220      	movs	r2, #32
 800727c:	431a      	orrs	r2, r3
 800727e:	68fb      	ldr	r3, [r7, #12]
 8007280:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8007282:	2303      	movs	r3, #3
 8007284:	e026      	b.n	80072d4 <SPI_EndRxTransaction+0xb4>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007286:	68fb      	ldr	r3, [r7, #12]
 8007288:	685a      	ldr	r2, [r3, #4]
 800728a:	2382      	movs	r3, #130	; 0x82
 800728c:	005b      	lsls	r3, r3, #1
 800728e:	429a      	cmp	r2, r3
 8007290:	d11f      	bne.n	80072d2 <SPI_EndRxTransaction+0xb2>
 8007292:	68fb      	ldr	r3, [r7, #12]
 8007294:	689a      	ldr	r2, [r3, #8]
 8007296:	2380      	movs	r3, #128	; 0x80
 8007298:	021b      	lsls	r3, r3, #8
 800729a:	429a      	cmp	r2, r3
 800729c:	d005      	beq.n	80072aa <SPI_EndRxTransaction+0x8a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800729e:	68fb      	ldr	r3, [r7, #12]
 80072a0:	689a      	ldr	r2, [r3, #8]
 80072a2:	2380      	movs	r3, #128	; 0x80
 80072a4:	00db      	lsls	r3, r3, #3
 80072a6:	429a      	cmp	r2, r3
 80072a8:	d113      	bne.n	80072d2 <SPI_EndRxTransaction+0xb2>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80072aa:	68ba      	ldr	r2, [r7, #8]
 80072ac:	23c0      	movs	r3, #192	; 0xc0
 80072ae:	00d9      	lsls	r1, r3, #3
 80072b0:	68f8      	ldr	r0, [r7, #12]
 80072b2:	687b      	ldr	r3, [r7, #4]
 80072b4:	9300      	str	r3, [sp, #0]
 80072b6:	0013      	movs	r3, r2
 80072b8:	2200      	movs	r2, #0
 80072ba:	f7ff ff1b 	bl	80070f4 <SPI_WaitFifoStateUntilTimeout>
 80072be:	1e03      	subs	r3, r0, #0
 80072c0:	d007      	beq.n	80072d2 <SPI_EndRxTransaction+0xb2>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80072c2:	68fb      	ldr	r3, [r7, #12]
 80072c4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80072c6:	2220      	movs	r2, #32
 80072c8:	431a      	orrs	r2, r3
 80072ca:	68fb      	ldr	r3, [r7, #12]
 80072cc:	661a      	str	r2, [r3, #96]	; 0x60
      return HAL_TIMEOUT;
 80072ce:	2303      	movs	r3, #3
 80072d0:	e000      	b.n	80072d4 <SPI_EndRxTransaction+0xb4>
    }
  }
  return HAL_OK;
 80072d2:	2300      	movs	r3, #0
}
 80072d4:	0018      	movs	r0, r3
 80072d6:	46bd      	mov	sp, r7
 80072d8:	b004      	add	sp, #16
 80072da:	bd80      	pop	{r7, pc}

080072dc <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80072dc:	b580      	push	{r7, lr}
 80072de:	b086      	sub	sp, #24
 80072e0:	af02      	add	r7, sp, #8
 80072e2:	60f8      	str	r0, [r7, #12]
 80072e4:	60b9      	str	r1, [r7, #8]
 80072e6:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80072e8:	68ba      	ldr	r2, [r7, #8]
 80072ea:	23c0      	movs	r3, #192	; 0xc0
 80072ec:	0159      	lsls	r1, r3, #5
 80072ee:	68f8      	ldr	r0, [r7, #12]
 80072f0:	687b      	ldr	r3, [r7, #4]
 80072f2:	9300      	str	r3, [sp, #0]
 80072f4:	0013      	movs	r3, r2
 80072f6:	2200      	movs	r2, #0
 80072f8:	f7ff fefc 	bl	80070f4 <SPI_WaitFifoStateUntilTimeout>
 80072fc:	1e03      	subs	r3, r0, #0
 80072fe:	d007      	beq.n	8007310 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007300:	68fb      	ldr	r3, [r7, #12]
 8007302:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007304:	2220      	movs	r2, #32
 8007306:	431a      	orrs	r2, r3
 8007308:	68fb      	ldr	r3, [r7, #12]
 800730a:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800730c:	2303      	movs	r3, #3
 800730e:	e027      	b.n	8007360 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8007310:	68ba      	ldr	r2, [r7, #8]
 8007312:	68f8      	ldr	r0, [r7, #12]
 8007314:	687b      	ldr	r3, [r7, #4]
 8007316:	9300      	str	r3, [sp, #0]
 8007318:	0013      	movs	r3, r2
 800731a:	2200      	movs	r2, #0
 800731c:	2180      	movs	r1, #128	; 0x80
 800731e:	f7ff fe5b 	bl	8006fd8 <SPI_WaitFlagStateUntilTimeout>
 8007322:	1e03      	subs	r3, r0, #0
 8007324:	d007      	beq.n	8007336 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007326:	68fb      	ldr	r3, [r7, #12]
 8007328:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800732a:	2220      	movs	r2, #32
 800732c:	431a      	orrs	r2, r3
 800732e:	68fb      	ldr	r3, [r7, #12]
 8007330:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8007332:	2303      	movs	r3, #3
 8007334:	e014      	b.n	8007360 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8007336:	68ba      	ldr	r2, [r7, #8]
 8007338:	23c0      	movs	r3, #192	; 0xc0
 800733a:	00d9      	lsls	r1, r3, #3
 800733c:	68f8      	ldr	r0, [r7, #12]
 800733e:	687b      	ldr	r3, [r7, #4]
 8007340:	9300      	str	r3, [sp, #0]
 8007342:	0013      	movs	r3, r2
 8007344:	2200      	movs	r2, #0
 8007346:	f7ff fed5 	bl	80070f4 <SPI_WaitFifoStateUntilTimeout>
 800734a:	1e03      	subs	r3, r0, #0
 800734c:	d007      	beq.n	800735e <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800734e:	68fb      	ldr	r3, [r7, #12]
 8007350:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007352:	2220      	movs	r2, #32
 8007354:	431a      	orrs	r2, r3
 8007356:	68fb      	ldr	r3, [r7, #12]
 8007358:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800735a:	2303      	movs	r3, #3
 800735c:	e000      	b.n	8007360 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 800735e:	2300      	movs	r3, #0
}
 8007360:	0018      	movs	r0, r3
 8007362:	46bd      	mov	sp, r7
 8007364:	b004      	add	sp, #16
 8007366:	bd80      	pop	{r7, pc}

08007368 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8007368:	b580      	push	{r7, lr}
 800736a:	b082      	sub	sp, #8
 800736c:	af00      	add	r7, sp, #0
 800736e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007370:	687b      	ldr	r3, [r7, #4]
 8007372:	2b00      	cmp	r3, #0
 8007374:	d101      	bne.n	800737a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8007376:	2301      	movs	r3, #1
 8007378:	e04a      	b.n	8007410 <HAL_TIM_Base_Init+0xa8>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800737a:	687b      	ldr	r3, [r7, #4]
 800737c:	223d      	movs	r2, #61	; 0x3d
 800737e:	5c9b      	ldrb	r3, [r3, r2]
 8007380:	b2db      	uxtb	r3, r3
 8007382:	2b00      	cmp	r3, #0
 8007384:	d107      	bne.n	8007396 <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007386:	687b      	ldr	r3, [r7, #4]
 8007388:	223c      	movs	r2, #60	; 0x3c
 800738a:	2100      	movs	r1, #0
 800738c:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800738e:	687b      	ldr	r3, [r7, #4]
 8007390:	0018      	movs	r0, r3
 8007392:	f7fb fae9 	bl	8002968 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007396:	687b      	ldr	r3, [r7, #4]
 8007398:	223d      	movs	r2, #61	; 0x3d
 800739a:	2102      	movs	r1, #2
 800739c:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800739e:	687b      	ldr	r3, [r7, #4]
 80073a0:	681a      	ldr	r2, [r3, #0]
 80073a2:	687b      	ldr	r3, [r7, #4]
 80073a4:	3304      	adds	r3, #4
 80073a6:	0019      	movs	r1, r3
 80073a8:	0010      	movs	r0, r2
 80073aa:	f000 fb41 	bl	8007a30 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80073ae:	687b      	ldr	r3, [r7, #4]
 80073b0:	2248      	movs	r2, #72	; 0x48
 80073b2:	2101      	movs	r1, #1
 80073b4:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80073b6:	687b      	ldr	r3, [r7, #4]
 80073b8:	223e      	movs	r2, #62	; 0x3e
 80073ba:	2101      	movs	r1, #1
 80073bc:	5499      	strb	r1, [r3, r2]
 80073be:	687b      	ldr	r3, [r7, #4]
 80073c0:	223f      	movs	r2, #63	; 0x3f
 80073c2:	2101      	movs	r1, #1
 80073c4:	5499      	strb	r1, [r3, r2]
 80073c6:	687b      	ldr	r3, [r7, #4]
 80073c8:	2240      	movs	r2, #64	; 0x40
 80073ca:	2101      	movs	r1, #1
 80073cc:	5499      	strb	r1, [r3, r2]
 80073ce:	687b      	ldr	r3, [r7, #4]
 80073d0:	2241      	movs	r2, #65	; 0x41
 80073d2:	2101      	movs	r1, #1
 80073d4:	5499      	strb	r1, [r3, r2]
 80073d6:	687b      	ldr	r3, [r7, #4]
 80073d8:	2242      	movs	r2, #66	; 0x42
 80073da:	2101      	movs	r1, #1
 80073dc:	5499      	strb	r1, [r3, r2]
 80073de:	687b      	ldr	r3, [r7, #4]
 80073e0:	2243      	movs	r2, #67	; 0x43
 80073e2:	2101      	movs	r1, #1
 80073e4:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80073e6:	687b      	ldr	r3, [r7, #4]
 80073e8:	2244      	movs	r2, #68	; 0x44
 80073ea:	2101      	movs	r1, #1
 80073ec:	5499      	strb	r1, [r3, r2]
 80073ee:	687b      	ldr	r3, [r7, #4]
 80073f0:	2245      	movs	r2, #69	; 0x45
 80073f2:	2101      	movs	r1, #1
 80073f4:	5499      	strb	r1, [r3, r2]
 80073f6:	687b      	ldr	r3, [r7, #4]
 80073f8:	2246      	movs	r2, #70	; 0x46
 80073fa:	2101      	movs	r1, #1
 80073fc:	5499      	strb	r1, [r3, r2]
 80073fe:	687b      	ldr	r3, [r7, #4]
 8007400:	2247      	movs	r2, #71	; 0x47
 8007402:	2101      	movs	r1, #1
 8007404:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007406:	687b      	ldr	r3, [r7, #4]
 8007408:	223d      	movs	r2, #61	; 0x3d
 800740a:	2101      	movs	r1, #1
 800740c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800740e:	2300      	movs	r3, #0
}
 8007410:	0018      	movs	r0, r3
 8007412:	46bd      	mov	sp, r7
 8007414:	b002      	add	sp, #8
 8007416:	bd80      	pop	{r7, pc}

08007418 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8007418:	b580      	push	{r7, lr}
 800741a:	b082      	sub	sp, #8
 800741c:	af00      	add	r7, sp, #0
 800741e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007420:	687b      	ldr	r3, [r7, #4]
 8007422:	2b00      	cmp	r3, #0
 8007424:	d101      	bne.n	800742a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8007426:	2301      	movs	r3, #1
 8007428:	e04a      	b.n	80074c0 <HAL_TIM_PWM_Init+0xa8>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800742a:	687b      	ldr	r3, [r7, #4]
 800742c:	223d      	movs	r2, #61	; 0x3d
 800742e:	5c9b      	ldrb	r3, [r3, r2]
 8007430:	b2db      	uxtb	r3, r3
 8007432:	2b00      	cmp	r3, #0
 8007434:	d107      	bne.n	8007446 <HAL_TIM_PWM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007436:	687b      	ldr	r3, [r7, #4]
 8007438:	223c      	movs	r2, #60	; 0x3c
 800743a:	2100      	movs	r1, #0
 800743c:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800743e:	687b      	ldr	r3, [r7, #4]
 8007440:	0018      	movs	r0, r3
 8007442:	f000 f841 	bl	80074c8 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007446:	687b      	ldr	r3, [r7, #4]
 8007448:	223d      	movs	r2, #61	; 0x3d
 800744a:	2102      	movs	r1, #2
 800744c:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800744e:	687b      	ldr	r3, [r7, #4]
 8007450:	681a      	ldr	r2, [r3, #0]
 8007452:	687b      	ldr	r3, [r7, #4]
 8007454:	3304      	adds	r3, #4
 8007456:	0019      	movs	r1, r3
 8007458:	0010      	movs	r0, r2
 800745a:	f000 fae9 	bl	8007a30 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800745e:	687b      	ldr	r3, [r7, #4]
 8007460:	2248      	movs	r2, #72	; 0x48
 8007462:	2101      	movs	r1, #1
 8007464:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007466:	687b      	ldr	r3, [r7, #4]
 8007468:	223e      	movs	r2, #62	; 0x3e
 800746a:	2101      	movs	r1, #1
 800746c:	5499      	strb	r1, [r3, r2]
 800746e:	687b      	ldr	r3, [r7, #4]
 8007470:	223f      	movs	r2, #63	; 0x3f
 8007472:	2101      	movs	r1, #1
 8007474:	5499      	strb	r1, [r3, r2]
 8007476:	687b      	ldr	r3, [r7, #4]
 8007478:	2240      	movs	r2, #64	; 0x40
 800747a:	2101      	movs	r1, #1
 800747c:	5499      	strb	r1, [r3, r2]
 800747e:	687b      	ldr	r3, [r7, #4]
 8007480:	2241      	movs	r2, #65	; 0x41
 8007482:	2101      	movs	r1, #1
 8007484:	5499      	strb	r1, [r3, r2]
 8007486:	687b      	ldr	r3, [r7, #4]
 8007488:	2242      	movs	r2, #66	; 0x42
 800748a:	2101      	movs	r1, #1
 800748c:	5499      	strb	r1, [r3, r2]
 800748e:	687b      	ldr	r3, [r7, #4]
 8007490:	2243      	movs	r2, #67	; 0x43
 8007492:	2101      	movs	r1, #1
 8007494:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007496:	687b      	ldr	r3, [r7, #4]
 8007498:	2244      	movs	r2, #68	; 0x44
 800749a:	2101      	movs	r1, #1
 800749c:	5499      	strb	r1, [r3, r2]
 800749e:	687b      	ldr	r3, [r7, #4]
 80074a0:	2245      	movs	r2, #69	; 0x45
 80074a2:	2101      	movs	r1, #1
 80074a4:	5499      	strb	r1, [r3, r2]
 80074a6:	687b      	ldr	r3, [r7, #4]
 80074a8:	2246      	movs	r2, #70	; 0x46
 80074aa:	2101      	movs	r1, #1
 80074ac:	5499      	strb	r1, [r3, r2]
 80074ae:	687b      	ldr	r3, [r7, #4]
 80074b0:	2247      	movs	r2, #71	; 0x47
 80074b2:	2101      	movs	r1, #1
 80074b4:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80074b6:	687b      	ldr	r3, [r7, #4]
 80074b8:	223d      	movs	r2, #61	; 0x3d
 80074ba:	2101      	movs	r1, #1
 80074bc:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80074be:	2300      	movs	r3, #0
}
 80074c0:	0018      	movs	r0, r3
 80074c2:	46bd      	mov	sp, r7
 80074c4:	b002      	add	sp, #8
 80074c6:	bd80      	pop	{r7, pc}

080074c8 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80074c8:	b580      	push	{r7, lr}
 80074ca:	b082      	sub	sp, #8
 80074cc:	af00      	add	r7, sp, #0
 80074ce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80074d0:	46c0      	nop			; (mov r8, r8)
 80074d2:	46bd      	mov	sp, r7
 80074d4:	b002      	add	sp, #8
 80074d6:	bd80      	pop	{r7, pc}

080074d8 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80074d8:	b580      	push	{r7, lr}
 80074da:	b084      	sub	sp, #16
 80074dc:	af00      	add	r7, sp, #0
 80074de:	6078      	str	r0, [r7, #4]
 80074e0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80074e2:	683b      	ldr	r3, [r7, #0]
 80074e4:	2b00      	cmp	r3, #0
 80074e6:	d108      	bne.n	80074fa <HAL_TIM_PWM_Start+0x22>
 80074e8:	687b      	ldr	r3, [r7, #4]
 80074ea:	223e      	movs	r2, #62	; 0x3e
 80074ec:	5c9b      	ldrb	r3, [r3, r2]
 80074ee:	b2db      	uxtb	r3, r3
 80074f0:	3b01      	subs	r3, #1
 80074f2:	1e5a      	subs	r2, r3, #1
 80074f4:	4193      	sbcs	r3, r2
 80074f6:	b2db      	uxtb	r3, r3
 80074f8:	e037      	b.n	800756a <HAL_TIM_PWM_Start+0x92>
 80074fa:	683b      	ldr	r3, [r7, #0]
 80074fc:	2b04      	cmp	r3, #4
 80074fe:	d108      	bne.n	8007512 <HAL_TIM_PWM_Start+0x3a>
 8007500:	687b      	ldr	r3, [r7, #4]
 8007502:	223f      	movs	r2, #63	; 0x3f
 8007504:	5c9b      	ldrb	r3, [r3, r2]
 8007506:	b2db      	uxtb	r3, r3
 8007508:	3b01      	subs	r3, #1
 800750a:	1e5a      	subs	r2, r3, #1
 800750c:	4193      	sbcs	r3, r2
 800750e:	b2db      	uxtb	r3, r3
 8007510:	e02b      	b.n	800756a <HAL_TIM_PWM_Start+0x92>
 8007512:	683b      	ldr	r3, [r7, #0]
 8007514:	2b08      	cmp	r3, #8
 8007516:	d108      	bne.n	800752a <HAL_TIM_PWM_Start+0x52>
 8007518:	687b      	ldr	r3, [r7, #4]
 800751a:	2240      	movs	r2, #64	; 0x40
 800751c:	5c9b      	ldrb	r3, [r3, r2]
 800751e:	b2db      	uxtb	r3, r3
 8007520:	3b01      	subs	r3, #1
 8007522:	1e5a      	subs	r2, r3, #1
 8007524:	4193      	sbcs	r3, r2
 8007526:	b2db      	uxtb	r3, r3
 8007528:	e01f      	b.n	800756a <HAL_TIM_PWM_Start+0x92>
 800752a:	683b      	ldr	r3, [r7, #0]
 800752c:	2b0c      	cmp	r3, #12
 800752e:	d108      	bne.n	8007542 <HAL_TIM_PWM_Start+0x6a>
 8007530:	687b      	ldr	r3, [r7, #4]
 8007532:	2241      	movs	r2, #65	; 0x41
 8007534:	5c9b      	ldrb	r3, [r3, r2]
 8007536:	b2db      	uxtb	r3, r3
 8007538:	3b01      	subs	r3, #1
 800753a:	1e5a      	subs	r2, r3, #1
 800753c:	4193      	sbcs	r3, r2
 800753e:	b2db      	uxtb	r3, r3
 8007540:	e013      	b.n	800756a <HAL_TIM_PWM_Start+0x92>
 8007542:	683b      	ldr	r3, [r7, #0]
 8007544:	2b10      	cmp	r3, #16
 8007546:	d108      	bne.n	800755a <HAL_TIM_PWM_Start+0x82>
 8007548:	687b      	ldr	r3, [r7, #4]
 800754a:	2242      	movs	r2, #66	; 0x42
 800754c:	5c9b      	ldrb	r3, [r3, r2]
 800754e:	b2db      	uxtb	r3, r3
 8007550:	3b01      	subs	r3, #1
 8007552:	1e5a      	subs	r2, r3, #1
 8007554:	4193      	sbcs	r3, r2
 8007556:	b2db      	uxtb	r3, r3
 8007558:	e007      	b.n	800756a <HAL_TIM_PWM_Start+0x92>
 800755a:	687b      	ldr	r3, [r7, #4]
 800755c:	2243      	movs	r2, #67	; 0x43
 800755e:	5c9b      	ldrb	r3, [r3, r2]
 8007560:	b2db      	uxtb	r3, r3
 8007562:	3b01      	subs	r3, #1
 8007564:	1e5a      	subs	r2, r3, #1
 8007566:	4193      	sbcs	r3, r2
 8007568:	b2db      	uxtb	r3, r3
 800756a:	2b00      	cmp	r3, #0
 800756c:	d001      	beq.n	8007572 <HAL_TIM_PWM_Start+0x9a>
  {
    return HAL_ERROR;
 800756e:	2301      	movs	r3, #1
 8007570:	e08b      	b.n	800768a <HAL_TIM_PWM_Start+0x1b2>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8007572:	683b      	ldr	r3, [r7, #0]
 8007574:	2b00      	cmp	r3, #0
 8007576:	d104      	bne.n	8007582 <HAL_TIM_PWM_Start+0xaa>
 8007578:	687b      	ldr	r3, [r7, #4]
 800757a:	223e      	movs	r2, #62	; 0x3e
 800757c:	2102      	movs	r1, #2
 800757e:	5499      	strb	r1, [r3, r2]
 8007580:	e023      	b.n	80075ca <HAL_TIM_PWM_Start+0xf2>
 8007582:	683b      	ldr	r3, [r7, #0]
 8007584:	2b04      	cmp	r3, #4
 8007586:	d104      	bne.n	8007592 <HAL_TIM_PWM_Start+0xba>
 8007588:	687b      	ldr	r3, [r7, #4]
 800758a:	223f      	movs	r2, #63	; 0x3f
 800758c:	2102      	movs	r1, #2
 800758e:	5499      	strb	r1, [r3, r2]
 8007590:	e01b      	b.n	80075ca <HAL_TIM_PWM_Start+0xf2>
 8007592:	683b      	ldr	r3, [r7, #0]
 8007594:	2b08      	cmp	r3, #8
 8007596:	d104      	bne.n	80075a2 <HAL_TIM_PWM_Start+0xca>
 8007598:	687b      	ldr	r3, [r7, #4]
 800759a:	2240      	movs	r2, #64	; 0x40
 800759c:	2102      	movs	r1, #2
 800759e:	5499      	strb	r1, [r3, r2]
 80075a0:	e013      	b.n	80075ca <HAL_TIM_PWM_Start+0xf2>
 80075a2:	683b      	ldr	r3, [r7, #0]
 80075a4:	2b0c      	cmp	r3, #12
 80075a6:	d104      	bne.n	80075b2 <HAL_TIM_PWM_Start+0xda>
 80075a8:	687b      	ldr	r3, [r7, #4]
 80075aa:	2241      	movs	r2, #65	; 0x41
 80075ac:	2102      	movs	r1, #2
 80075ae:	5499      	strb	r1, [r3, r2]
 80075b0:	e00b      	b.n	80075ca <HAL_TIM_PWM_Start+0xf2>
 80075b2:	683b      	ldr	r3, [r7, #0]
 80075b4:	2b10      	cmp	r3, #16
 80075b6:	d104      	bne.n	80075c2 <HAL_TIM_PWM_Start+0xea>
 80075b8:	687b      	ldr	r3, [r7, #4]
 80075ba:	2242      	movs	r2, #66	; 0x42
 80075bc:	2102      	movs	r1, #2
 80075be:	5499      	strb	r1, [r3, r2]
 80075c0:	e003      	b.n	80075ca <HAL_TIM_PWM_Start+0xf2>
 80075c2:	687b      	ldr	r3, [r7, #4]
 80075c4:	2243      	movs	r2, #67	; 0x43
 80075c6:	2102      	movs	r1, #2
 80075c8:	5499      	strb	r1, [r3, r2]

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80075ca:	687b      	ldr	r3, [r7, #4]
 80075cc:	681b      	ldr	r3, [r3, #0]
 80075ce:	6839      	ldr	r1, [r7, #0]
 80075d0:	2201      	movs	r2, #1
 80075d2:	0018      	movs	r0, r3
 80075d4:	f000 fe0c 	bl	80081f0 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80075d8:	687b      	ldr	r3, [r7, #4]
 80075da:	681b      	ldr	r3, [r3, #0]
 80075dc:	4a2d      	ldr	r2, [pc, #180]	; (8007694 <HAL_TIM_PWM_Start+0x1bc>)
 80075de:	4293      	cmp	r3, r2
 80075e0:	d00e      	beq.n	8007600 <HAL_TIM_PWM_Start+0x128>
 80075e2:	687b      	ldr	r3, [r7, #4]
 80075e4:	681b      	ldr	r3, [r3, #0]
 80075e6:	4a2c      	ldr	r2, [pc, #176]	; (8007698 <HAL_TIM_PWM_Start+0x1c0>)
 80075e8:	4293      	cmp	r3, r2
 80075ea:	d009      	beq.n	8007600 <HAL_TIM_PWM_Start+0x128>
 80075ec:	687b      	ldr	r3, [r7, #4]
 80075ee:	681b      	ldr	r3, [r3, #0]
 80075f0:	4a2a      	ldr	r2, [pc, #168]	; (800769c <HAL_TIM_PWM_Start+0x1c4>)
 80075f2:	4293      	cmp	r3, r2
 80075f4:	d004      	beq.n	8007600 <HAL_TIM_PWM_Start+0x128>
 80075f6:	687b      	ldr	r3, [r7, #4]
 80075f8:	681b      	ldr	r3, [r3, #0]
 80075fa:	4a29      	ldr	r2, [pc, #164]	; (80076a0 <HAL_TIM_PWM_Start+0x1c8>)
 80075fc:	4293      	cmp	r3, r2
 80075fe:	d101      	bne.n	8007604 <HAL_TIM_PWM_Start+0x12c>
 8007600:	2301      	movs	r3, #1
 8007602:	e000      	b.n	8007606 <HAL_TIM_PWM_Start+0x12e>
 8007604:	2300      	movs	r3, #0
 8007606:	2b00      	cmp	r3, #0
 8007608:	d008      	beq.n	800761c <HAL_TIM_PWM_Start+0x144>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800760a:	687b      	ldr	r3, [r7, #4]
 800760c:	681b      	ldr	r3, [r3, #0]
 800760e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007610:	687b      	ldr	r3, [r7, #4]
 8007612:	681b      	ldr	r3, [r3, #0]
 8007614:	2180      	movs	r1, #128	; 0x80
 8007616:	0209      	lsls	r1, r1, #8
 8007618:	430a      	orrs	r2, r1
 800761a:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800761c:	687b      	ldr	r3, [r7, #4]
 800761e:	681b      	ldr	r3, [r3, #0]
 8007620:	4a1c      	ldr	r2, [pc, #112]	; (8007694 <HAL_TIM_PWM_Start+0x1bc>)
 8007622:	4293      	cmp	r3, r2
 8007624:	d00f      	beq.n	8007646 <HAL_TIM_PWM_Start+0x16e>
 8007626:	687b      	ldr	r3, [r7, #4]
 8007628:	681a      	ldr	r2, [r3, #0]
 800762a:	2380      	movs	r3, #128	; 0x80
 800762c:	05db      	lsls	r3, r3, #23
 800762e:	429a      	cmp	r2, r3
 8007630:	d009      	beq.n	8007646 <HAL_TIM_PWM_Start+0x16e>
 8007632:	687b      	ldr	r3, [r7, #4]
 8007634:	681b      	ldr	r3, [r3, #0]
 8007636:	4a1b      	ldr	r2, [pc, #108]	; (80076a4 <HAL_TIM_PWM_Start+0x1cc>)
 8007638:	4293      	cmp	r3, r2
 800763a:	d004      	beq.n	8007646 <HAL_TIM_PWM_Start+0x16e>
 800763c:	687b      	ldr	r3, [r7, #4]
 800763e:	681b      	ldr	r3, [r3, #0]
 8007640:	4a15      	ldr	r2, [pc, #84]	; (8007698 <HAL_TIM_PWM_Start+0x1c0>)
 8007642:	4293      	cmp	r3, r2
 8007644:	d116      	bne.n	8007674 <HAL_TIM_PWM_Start+0x19c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007646:	687b      	ldr	r3, [r7, #4]
 8007648:	681b      	ldr	r3, [r3, #0]
 800764a:	689b      	ldr	r3, [r3, #8]
 800764c:	4a16      	ldr	r2, [pc, #88]	; (80076a8 <HAL_TIM_PWM_Start+0x1d0>)
 800764e:	4013      	ands	r3, r2
 8007650:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007652:	68fb      	ldr	r3, [r7, #12]
 8007654:	2b06      	cmp	r3, #6
 8007656:	d016      	beq.n	8007686 <HAL_TIM_PWM_Start+0x1ae>
 8007658:	68fa      	ldr	r2, [r7, #12]
 800765a:	2380      	movs	r3, #128	; 0x80
 800765c:	025b      	lsls	r3, r3, #9
 800765e:	429a      	cmp	r2, r3
 8007660:	d011      	beq.n	8007686 <HAL_TIM_PWM_Start+0x1ae>
    {
      __HAL_TIM_ENABLE(htim);
 8007662:	687b      	ldr	r3, [r7, #4]
 8007664:	681b      	ldr	r3, [r3, #0]
 8007666:	681a      	ldr	r2, [r3, #0]
 8007668:	687b      	ldr	r3, [r7, #4]
 800766a:	681b      	ldr	r3, [r3, #0]
 800766c:	2101      	movs	r1, #1
 800766e:	430a      	orrs	r2, r1
 8007670:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007672:	e008      	b.n	8007686 <HAL_TIM_PWM_Start+0x1ae>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007674:	687b      	ldr	r3, [r7, #4]
 8007676:	681b      	ldr	r3, [r3, #0]
 8007678:	681a      	ldr	r2, [r3, #0]
 800767a:	687b      	ldr	r3, [r7, #4]
 800767c:	681b      	ldr	r3, [r3, #0]
 800767e:	2101      	movs	r1, #1
 8007680:	430a      	orrs	r2, r1
 8007682:	601a      	str	r2, [r3, #0]
 8007684:	e000      	b.n	8007688 <HAL_TIM_PWM_Start+0x1b0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007686:	46c0      	nop			; (mov r8, r8)
  }

  /* Return function status */
  return HAL_OK;
 8007688:	2300      	movs	r3, #0
}
 800768a:	0018      	movs	r0, r3
 800768c:	46bd      	mov	sp, r7
 800768e:	b004      	add	sp, #16
 8007690:	bd80      	pop	{r7, pc}
 8007692:	46c0      	nop			; (mov r8, r8)
 8007694:	40012c00 	.word	0x40012c00
 8007698:	40014000 	.word	0x40014000
 800769c:	40014400 	.word	0x40014400
 80076a0:	40014800 	.word	0x40014800
 80076a4:	40000400 	.word	0x40000400
 80076a8:	00010007 	.word	0x00010007

080076ac <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80076ac:	b580      	push	{r7, lr}
 80076ae:	b084      	sub	sp, #16
 80076b0:	af00      	add	r7, sp, #0
 80076b2:	60f8      	str	r0, [r7, #12]
 80076b4:	60b9      	str	r1, [r7, #8]
 80076b6:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80076b8:	68fb      	ldr	r3, [r7, #12]
 80076ba:	223c      	movs	r2, #60	; 0x3c
 80076bc:	5c9b      	ldrb	r3, [r3, r2]
 80076be:	2b01      	cmp	r3, #1
 80076c0:	d101      	bne.n	80076c6 <HAL_TIM_PWM_ConfigChannel+0x1a>
 80076c2:	2302      	movs	r3, #2
 80076c4:	e0df      	b.n	8007886 <HAL_TIM_PWM_ConfigChannel+0x1da>
 80076c6:	68fb      	ldr	r3, [r7, #12]
 80076c8:	223c      	movs	r2, #60	; 0x3c
 80076ca:	2101      	movs	r1, #1
 80076cc:	5499      	strb	r1, [r3, r2]
 80076ce:	687b      	ldr	r3, [r7, #4]
 80076d0:	2b14      	cmp	r3, #20
 80076d2:	d900      	bls.n	80076d6 <HAL_TIM_PWM_ConfigChannel+0x2a>
 80076d4:	e0d1      	b.n	800787a <HAL_TIM_PWM_ConfigChannel+0x1ce>
 80076d6:	687b      	ldr	r3, [r7, #4]
 80076d8:	009a      	lsls	r2, r3, #2
 80076da:	4b6d      	ldr	r3, [pc, #436]	; (8007890 <HAL_TIM_PWM_ConfigChannel+0x1e4>)
 80076dc:	18d3      	adds	r3, r2, r3
 80076de:	681b      	ldr	r3, [r3, #0]
 80076e0:	469f      	mov	pc, r3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80076e2:	68fb      	ldr	r3, [r7, #12]
 80076e4:	681b      	ldr	r3, [r3, #0]
 80076e6:	68ba      	ldr	r2, [r7, #8]
 80076e8:	0011      	movs	r1, r2
 80076ea:	0018      	movs	r0, r3
 80076ec:	f000 fa20 	bl	8007b30 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80076f0:	68fb      	ldr	r3, [r7, #12]
 80076f2:	681b      	ldr	r3, [r3, #0]
 80076f4:	699a      	ldr	r2, [r3, #24]
 80076f6:	68fb      	ldr	r3, [r7, #12]
 80076f8:	681b      	ldr	r3, [r3, #0]
 80076fa:	2108      	movs	r1, #8
 80076fc:	430a      	orrs	r2, r1
 80076fe:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8007700:	68fb      	ldr	r3, [r7, #12]
 8007702:	681b      	ldr	r3, [r3, #0]
 8007704:	699a      	ldr	r2, [r3, #24]
 8007706:	68fb      	ldr	r3, [r7, #12]
 8007708:	681b      	ldr	r3, [r3, #0]
 800770a:	2104      	movs	r1, #4
 800770c:	438a      	bics	r2, r1
 800770e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8007710:	68fb      	ldr	r3, [r7, #12]
 8007712:	681b      	ldr	r3, [r3, #0]
 8007714:	6999      	ldr	r1, [r3, #24]
 8007716:	68bb      	ldr	r3, [r7, #8]
 8007718:	691a      	ldr	r2, [r3, #16]
 800771a:	68fb      	ldr	r3, [r7, #12]
 800771c:	681b      	ldr	r3, [r3, #0]
 800771e:	430a      	orrs	r2, r1
 8007720:	619a      	str	r2, [r3, #24]
      break;
 8007722:	e0ab      	b.n	800787c <HAL_TIM_PWM_ConfigChannel+0x1d0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8007724:	68fb      	ldr	r3, [r7, #12]
 8007726:	681b      	ldr	r3, [r3, #0]
 8007728:	68ba      	ldr	r2, [r7, #8]
 800772a:	0011      	movs	r1, r2
 800772c:	0018      	movs	r0, r3
 800772e:	f000 fa89 	bl	8007c44 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8007732:	68fb      	ldr	r3, [r7, #12]
 8007734:	681b      	ldr	r3, [r3, #0]
 8007736:	699a      	ldr	r2, [r3, #24]
 8007738:	68fb      	ldr	r3, [r7, #12]
 800773a:	681b      	ldr	r3, [r3, #0]
 800773c:	2180      	movs	r1, #128	; 0x80
 800773e:	0109      	lsls	r1, r1, #4
 8007740:	430a      	orrs	r2, r1
 8007742:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8007744:	68fb      	ldr	r3, [r7, #12]
 8007746:	681b      	ldr	r3, [r3, #0]
 8007748:	699a      	ldr	r2, [r3, #24]
 800774a:	68fb      	ldr	r3, [r7, #12]
 800774c:	681b      	ldr	r3, [r3, #0]
 800774e:	4951      	ldr	r1, [pc, #324]	; (8007894 <HAL_TIM_PWM_ConfigChannel+0x1e8>)
 8007750:	400a      	ands	r2, r1
 8007752:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8007754:	68fb      	ldr	r3, [r7, #12]
 8007756:	681b      	ldr	r3, [r3, #0]
 8007758:	6999      	ldr	r1, [r3, #24]
 800775a:	68bb      	ldr	r3, [r7, #8]
 800775c:	691b      	ldr	r3, [r3, #16]
 800775e:	021a      	lsls	r2, r3, #8
 8007760:	68fb      	ldr	r3, [r7, #12]
 8007762:	681b      	ldr	r3, [r3, #0]
 8007764:	430a      	orrs	r2, r1
 8007766:	619a      	str	r2, [r3, #24]
      break;
 8007768:	e088      	b.n	800787c <HAL_TIM_PWM_ConfigChannel+0x1d0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800776a:	68fb      	ldr	r3, [r7, #12]
 800776c:	681b      	ldr	r3, [r3, #0]
 800776e:	68ba      	ldr	r2, [r7, #8]
 8007770:	0011      	movs	r1, r2
 8007772:	0018      	movs	r0, r3
 8007774:	f000 faea 	bl	8007d4c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8007778:	68fb      	ldr	r3, [r7, #12]
 800777a:	681b      	ldr	r3, [r3, #0]
 800777c:	69da      	ldr	r2, [r3, #28]
 800777e:	68fb      	ldr	r3, [r7, #12]
 8007780:	681b      	ldr	r3, [r3, #0]
 8007782:	2108      	movs	r1, #8
 8007784:	430a      	orrs	r2, r1
 8007786:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8007788:	68fb      	ldr	r3, [r7, #12]
 800778a:	681b      	ldr	r3, [r3, #0]
 800778c:	69da      	ldr	r2, [r3, #28]
 800778e:	68fb      	ldr	r3, [r7, #12]
 8007790:	681b      	ldr	r3, [r3, #0]
 8007792:	2104      	movs	r1, #4
 8007794:	438a      	bics	r2, r1
 8007796:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8007798:	68fb      	ldr	r3, [r7, #12]
 800779a:	681b      	ldr	r3, [r3, #0]
 800779c:	69d9      	ldr	r1, [r3, #28]
 800779e:	68bb      	ldr	r3, [r7, #8]
 80077a0:	691a      	ldr	r2, [r3, #16]
 80077a2:	68fb      	ldr	r3, [r7, #12]
 80077a4:	681b      	ldr	r3, [r3, #0]
 80077a6:	430a      	orrs	r2, r1
 80077a8:	61da      	str	r2, [r3, #28]
      break;
 80077aa:	e067      	b.n	800787c <HAL_TIM_PWM_ConfigChannel+0x1d0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80077ac:	68fb      	ldr	r3, [r7, #12]
 80077ae:	681b      	ldr	r3, [r3, #0]
 80077b0:	68ba      	ldr	r2, [r7, #8]
 80077b2:	0011      	movs	r1, r2
 80077b4:	0018      	movs	r0, r3
 80077b6:	f000 fb51 	bl	8007e5c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80077ba:	68fb      	ldr	r3, [r7, #12]
 80077bc:	681b      	ldr	r3, [r3, #0]
 80077be:	69da      	ldr	r2, [r3, #28]
 80077c0:	68fb      	ldr	r3, [r7, #12]
 80077c2:	681b      	ldr	r3, [r3, #0]
 80077c4:	2180      	movs	r1, #128	; 0x80
 80077c6:	0109      	lsls	r1, r1, #4
 80077c8:	430a      	orrs	r2, r1
 80077ca:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80077cc:	68fb      	ldr	r3, [r7, #12]
 80077ce:	681b      	ldr	r3, [r3, #0]
 80077d0:	69da      	ldr	r2, [r3, #28]
 80077d2:	68fb      	ldr	r3, [r7, #12]
 80077d4:	681b      	ldr	r3, [r3, #0]
 80077d6:	492f      	ldr	r1, [pc, #188]	; (8007894 <HAL_TIM_PWM_ConfigChannel+0x1e8>)
 80077d8:	400a      	ands	r2, r1
 80077da:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80077dc:	68fb      	ldr	r3, [r7, #12]
 80077de:	681b      	ldr	r3, [r3, #0]
 80077e0:	69d9      	ldr	r1, [r3, #28]
 80077e2:	68bb      	ldr	r3, [r7, #8]
 80077e4:	691b      	ldr	r3, [r3, #16]
 80077e6:	021a      	lsls	r2, r3, #8
 80077e8:	68fb      	ldr	r3, [r7, #12]
 80077ea:	681b      	ldr	r3, [r3, #0]
 80077ec:	430a      	orrs	r2, r1
 80077ee:	61da      	str	r2, [r3, #28]
      break;
 80077f0:	e044      	b.n	800787c <HAL_TIM_PWM_ConfigChannel+0x1d0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80077f2:	68fb      	ldr	r3, [r7, #12]
 80077f4:	681b      	ldr	r3, [r3, #0]
 80077f6:	68ba      	ldr	r2, [r7, #8]
 80077f8:	0011      	movs	r1, r2
 80077fa:	0018      	movs	r0, r3
 80077fc:	f000 fb98 	bl	8007f30 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8007800:	68fb      	ldr	r3, [r7, #12]
 8007802:	681b      	ldr	r3, [r3, #0]
 8007804:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8007806:	68fb      	ldr	r3, [r7, #12]
 8007808:	681b      	ldr	r3, [r3, #0]
 800780a:	2108      	movs	r1, #8
 800780c:	430a      	orrs	r2, r1
 800780e:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8007810:	68fb      	ldr	r3, [r7, #12]
 8007812:	681b      	ldr	r3, [r3, #0]
 8007814:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8007816:	68fb      	ldr	r3, [r7, #12]
 8007818:	681b      	ldr	r3, [r3, #0]
 800781a:	2104      	movs	r1, #4
 800781c:	438a      	bics	r2, r1
 800781e:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8007820:	68fb      	ldr	r3, [r7, #12]
 8007822:	681b      	ldr	r3, [r3, #0]
 8007824:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8007826:	68bb      	ldr	r3, [r7, #8]
 8007828:	691a      	ldr	r2, [r3, #16]
 800782a:	68fb      	ldr	r3, [r7, #12]
 800782c:	681b      	ldr	r3, [r3, #0]
 800782e:	430a      	orrs	r2, r1
 8007830:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8007832:	e023      	b.n	800787c <HAL_TIM_PWM_ConfigChannel+0x1d0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8007834:	68fb      	ldr	r3, [r7, #12]
 8007836:	681b      	ldr	r3, [r3, #0]
 8007838:	68ba      	ldr	r2, [r7, #8]
 800783a:	0011      	movs	r1, r2
 800783c:	0018      	movs	r0, r3
 800783e:	f000 fbd7 	bl	8007ff0 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8007842:	68fb      	ldr	r3, [r7, #12]
 8007844:	681b      	ldr	r3, [r3, #0]
 8007846:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8007848:	68fb      	ldr	r3, [r7, #12]
 800784a:	681b      	ldr	r3, [r3, #0]
 800784c:	2180      	movs	r1, #128	; 0x80
 800784e:	0109      	lsls	r1, r1, #4
 8007850:	430a      	orrs	r2, r1
 8007852:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8007854:	68fb      	ldr	r3, [r7, #12]
 8007856:	681b      	ldr	r3, [r3, #0]
 8007858:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800785a:	68fb      	ldr	r3, [r7, #12]
 800785c:	681b      	ldr	r3, [r3, #0]
 800785e:	490d      	ldr	r1, [pc, #52]	; (8007894 <HAL_TIM_PWM_ConfigChannel+0x1e8>)
 8007860:	400a      	ands	r2, r1
 8007862:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8007864:	68fb      	ldr	r3, [r7, #12]
 8007866:	681b      	ldr	r3, [r3, #0]
 8007868:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800786a:	68bb      	ldr	r3, [r7, #8]
 800786c:	691b      	ldr	r3, [r3, #16]
 800786e:	021a      	lsls	r2, r3, #8
 8007870:	68fb      	ldr	r3, [r7, #12]
 8007872:	681b      	ldr	r3, [r3, #0]
 8007874:	430a      	orrs	r2, r1
 8007876:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8007878:	e000      	b.n	800787c <HAL_TIM_PWM_ConfigChannel+0x1d0>
    }

    default:
      break;
 800787a:	46c0      	nop			; (mov r8, r8)
  }

  __HAL_UNLOCK(htim);
 800787c:	68fb      	ldr	r3, [r7, #12]
 800787e:	223c      	movs	r2, #60	; 0x3c
 8007880:	2100      	movs	r1, #0
 8007882:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8007884:	2300      	movs	r3, #0
}
 8007886:	0018      	movs	r0, r3
 8007888:	46bd      	mov	sp, r7
 800788a:	b004      	add	sp, #16
 800788c:	bd80      	pop	{r7, pc}
 800788e:	46c0      	nop			; (mov r8, r8)
 8007890:	08009aec 	.word	0x08009aec
 8007894:	fffffbff 	.word	0xfffffbff

08007898 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8007898:	b580      	push	{r7, lr}
 800789a:	b084      	sub	sp, #16
 800789c:	af00      	add	r7, sp, #0
 800789e:	6078      	str	r0, [r7, #4]
 80078a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80078a2:	687b      	ldr	r3, [r7, #4]
 80078a4:	223c      	movs	r2, #60	; 0x3c
 80078a6:	5c9b      	ldrb	r3, [r3, r2]
 80078a8:	2b01      	cmp	r3, #1
 80078aa:	d101      	bne.n	80078b0 <HAL_TIM_ConfigClockSource+0x18>
 80078ac:	2302      	movs	r3, #2
 80078ae:	e0b7      	b.n	8007a20 <HAL_TIM_ConfigClockSource+0x188>
 80078b0:	687b      	ldr	r3, [r7, #4]
 80078b2:	223c      	movs	r2, #60	; 0x3c
 80078b4:	2101      	movs	r1, #1
 80078b6:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 80078b8:	687b      	ldr	r3, [r7, #4]
 80078ba:	223d      	movs	r2, #61	; 0x3d
 80078bc:	2102      	movs	r1, #2
 80078be:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80078c0:	687b      	ldr	r3, [r7, #4]
 80078c2:	681b      	ldr	r3, [r3, #0]
 80078c4:	689b      	ldr	r3, [r3, #8]
 80078c6:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80078c8:	68fb      	ldr	r3, [r7, #12]
 80078ca:	4a57      	ldr	r2, [pc, #348]	; (8007a28 <HAL_TIM_ConfigClockSource+0x190>)
 80078cc:	4013      	ands	r3, r2
 80078ce:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80078d0:	68fb      	ldr	r3, [r7, #12]
 80078d2:	4a56      	ldr	r2, [pc, #344]	; (8007a2c <HAL_TIM_ConfigClockSource+0x194>)
 80078d4:	4013      	ands	r3, r2
 80078d6:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 80078d8:	687b      	ldr	r3, [r7, #4]
 80078da:	681b      	ldr	r3, [r3, #0]
 80078dc:	68fa      	ldr	r2, [r7, #12]
 80078de:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80078e0:	683b      	ldr	r3, [r7, #0]
 80078e2:	681b      	ldr	r3, [r3, #0]
 80078e4:	2280      	movs	r2, #128	; 0x80
 80078e6:	0192      	lsls	r2, r2, #6
 80078e8:	4293      	cmp	r3, r2
 80078ea:	d040      	beq.n	800796e <HAL_TIM_ConfigClockSource+0xd6>
 80078ec:	2280      	movs	r2, #128	; 0x80
 80078ee:	0192      	lsls	r2, r2, #6
 80078f0:	4293      	cmp	r3, r2
 80078f2:	d900      	bls.n	80078f6 <HAL_TIM_ConfigClockSource+0x5e>
 80078f4:	e088      	b.n	8007a08 <HAL_TIM_ConfigClockSource+0x170>
 80078f6:	2280      	movs	r2, #128	; 0x80
 80078f8:	0152      	lsls	r2, r2, #5
 80078fa:	4293      	cmp	r3, r2
 80078fc:	d100      	bne.n	8007900 <HAL_TIM_ConfigClockSource+0x68>
 80078fe:	e085      	b.n	8007a0c <HAL_TIM_ConfigClockSource+0x174>
 8007900:	2280      	movs	r2, #128	; 0x80
 8007902:	0152      	lsls	r2, r2, #5
 8007904:	4293      	cmp	r3, r2
 8007906:	d900      	bls.n	800790a <HAL_TIM_ConfigClockSource+0x72>
 8007908:	e07e      	b.n	8007a08 <HAL_TIM_ConfigClockSource+0x170>
 800790a:	2b70      	cmp	r3, #112	; 0x70
 800790c:	d018      	beq.n	8007940 <HAL_TIM_ConfigClockSource+0xa8>
 800790e:	d900      	bls.n	8007912 <HAL_TIM_ConfigClockSource+0x7a>
 8007910:	e07a      	b.n	8007a08 <HAL_TIM_ConfigClockSource+0x170>
 8007912:	2b60      	cmp	r3, #96	; 0x60
 8007914:	d04f      	beq.n	80079b6 <HAL_TIM_ConfigClockSource+0x11e>
 8007916:	d900      	bls.n	800791a <HAL_TIM_ConfigClockSource+0x82>
 8007918:	e076      	b.n	8007a08 <HAL_TIM_ConfigClockSource+0x170>
 800791a:	2b50      	cmp	r3, #80	; 0x50
 800791c:	d03b      	beq.n	8007996 <HAL_TIM_ConfigClockSource+0xfe>
 800791e:	d900      	bls.n	8007922 <HAL_TIM_ConfigClockSource+0x8a>
 8007920:	e072      	b.n	8007a08 <HAL_TIM_ConfigClockSource+0x170>
 8007922:	2b40      	cmp	r3, #64	; 0x40
 8007924:	d057      	beq.n	80079d6 <HAL_TIM_ConfigClockSource+0x13e>
 8007926:	d900      	bls.n	800792a <HAL_TIM_ConfigClockSource+0x92>
 8007928:	e06e      	b.n	8007a08 <HAL_TIM_ConfigClockSource+0x170>
 800792a:	2b30      	cmp	r3, #48	; 0x30
 800792c:	d063      	beq.n	80079f6 <HAL_TIM_ConfigClockSource+0x15e>
 800792e:	d86b      	bhi.n	8007a08 <HAL_TIM_ConfigClockSource+0x170>
 8007930:	2b20      	cmp	r3, #32
 8007932:	d060      	beq.n	80079f6 <HAL_TIM_ConfigClockSource+0x15e>
 8007934:	d868      	bhi.n	8007a08 <HAL_TIM_ConfigClockSource+0x170>
 8007936:	2b00      	cmp	r3, #0
 8007938:	d05d      	beq.n	80079f6 <HAL_TIM_ConfigClockSource+0x15e>
 800793a:	2b10      	cmp	r3, #16
 800793c:	d05b      	beq.n	80079f6 <HAL_TIM_ConfigClockSource+0x15e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 800793e:	e063      	b.n	8007a08 <HAL_TIM_ConfigClockSource+0x170>
      TIM_ETR_SetConfig(htim->Instance,
 8007940:	687b      	ldr	r3, [r7, #4]
 8007942:	6818      	ldr	r0, [r3, #0]
 8007944:	683b      	ldr	r3, [r7, #0]
 8007946:	6899      	ldr	r1, [r3, #8]
 8007948:	683b      	ldr	r3, [r7, #0]
 800794a:	685a      	ldr	r2, [r3, #4]
 800794c:	683b      	ldr	r3, [r7, #0]
 800794e:	68db      	ldr	r3, [r3, #12]
 8007950:	f000 fc2e 	bl	80081b0 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8007954:	687b      	ldr	r3, [r7, #4]
 8007956:	681b      	ldr	r3, [r3, #0]
 8007958:	689b      	ldr	r3, [r3, #8]
 800795a:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800795c:	68fb      	ldr	r3, [r7, #12]
 800795e:	2277      	movs	r2, #119	; 0x77
 8007960:	4313      	orrs	r3, r2
 8007962:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8007964:	687b      	ldr	r3, [r7, #4]
 8007966:	681b      	ldr	r3, [r3, #0]
 8007968:	68fa      	ldr	r2, [r7, #12]
 800796a:	609a      	str	r2, [r3, #8]
      break;
 800796c:	e04f      	b.n	8007a0e <HAL_TIM_ConfigClockSource+0x176>
      TIM_ETR_SetConfig(htim->Instance,
 800796e:	687b      	ldr	r3, [r7, #4]
 8007970:	6818      	ldr	r0, [r3, #0]
 8007972:	683b      	ldr	r3, [r7, #0]
 8007974:	6899      	ldr	r1, [r3, #8]
 8007976:	683b      	ldr	r3, [r7, #0]
 8007978:	685a      	ldr	r2, [r3, #4]
 800797a:	683b      	ldr	r3, [r7, #0]
 800797c:	68db      	ldr	r3, [r3, #12]
 800797e:	f000 fc17 	bl	80081b0 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8007982:	687b      	ldr	r3, [r7, #4]
 8007984:	681b      	ldr	r3, [r3, #0]
 8007986:	689a      	ldr	r2, [r3, #8]
 8007988:	687b      	ldr	r3, [r7, #4]
 800798a:	681b      	ldr	r3, [r3, #0]
 800798c:	2180      	movs	r1, #128	; 0x80
 800798e:	01c9      	lsls	r1, r1, #7
 8007990:	430a      	orrs	r2, r1
 8007992:	609a      	str	r2, [r3, #8]
      break;
 8007994:	e03b      	b.n	8007a0e <HAL_TIM_ConfigClockSource+0x176>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8007996:	687b      	ldr	r3, [r7, #4]
 8007998:	6818      	ldr	r0, [r3, #0]
 800799a:	683b      	ldr	r3, [r7, #0]
 800799c:	6859      	ldr	r1, [r3, #4]
 800799e:	683b      	ldr	r3, [r7, #0]
 80079a0:	68db      	ldr	r3, [r3, #12]
 80079a2:	001a      	movs	r2, r3
 80079a4:	f000 fb88 	bl	80080b8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80079a8:	687b      	ldr	r3, [r7, #4]
 80079aa:	681b      	ldr	r3, [r3, #0]
 80079ac:	2150      	movs	r1, #80	; 0x50
 80079ae:	0018      	movs	r0, r3
 80079b0:	f000 fbe2 	bl	8008178 <TIM_ITRx_SetConfig>
      break;
 80079b4:	e02b      	b.n	8007a0e <HAL_TIM_ConfigClockSource+0x176>
      TIM_TI2_ConfigInputStage(htim->Instance,
 80079b6:	687b      	ldr	r3, [r7, #4]
 80079b8:	6818      	ldr	r0, [r3, #0]
 80079ba:	683b      	ldr	r3, [r7, #0]
 80079bc:	6859      	ldr	r1, [r3, #4]
 80079be:	683b      	ldr	r3, [r7, #0]
 80079c0:	68db      	ldr	r3, [r3, #12]
 80079c2:	001a      	movs	r2, r3
 80079c4:	f000 fba6 	bl	8008114 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80079c8:	687b      	ldr	r3, [r7, #4]
 80079ca:	681b      	ldr	r3, [r3, #0]
 80079cc:	2160      	movs	r1, #96	; 0x60
 80079ce:	0018      	movs	r0, r3
 80079d0:	f000 fbd2 	bl	8008178 <TIM_ITRx_SetConfig>
      break;
 80079d4:	e01b      	b.n	8007a0e <HAL_TIM_ConfigClockSource+0x176>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80079d6:	687b      	ldr	r3, [r7, #4]
 80079d8:	6818      	ldr	r0, [r3, #0]
 80079da:	683b      	ldr	r3, [r7, #0]
 80079dc:	6859      	ldr	r1, [r3, #4]
 80079de:	683b      	ldr	r3, [r7, #0]
 80079e0:	68db      	ldr	r3, [r3, #12]
 80079e2:	001a      	movs	r2, r3
 80079e4:	f000 fb68 	bl	80080b8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80079e8:	687b      	ldr	r3, [r7, #4]
 80079ea:	681b      	ldr	r3, [r3, #0]
 80079ec:	2140      	movs	r1, #64	; 0x40
 80079ee:	0018      	movs	r0, r3
 80079f0:	f000 fbc2 	bl	8008178 <TIM_ITRx_SetConfig>
      break;
 80079f4:	e00b      	b.n	8007a0e <HAL_TIM_ConfigClockSource+0x176>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80079f6:	687b      	ldr	r3, [r7, #4]
 80079f8:	681a      	ldr	r2, [r3, #0]
 80079fa:	683b      	ldr	r3, [r7, #0]
 80079fc:	681b      	ldr	r3, [r3, #0]
 80079fe:	0019      	movs	r1, r3
 8007a00:	0010      	movs	r0, r2
 8007a02:	f000 fbb9 	bl	8008178 <TIM_ITRx_SetConfig>
        break;
 8007a06:	e002      	b.n	8007a0e <HAL_TIM_ConfigClockSource+0x176>
      break;
 8007a08:	46c0      	nop			; (mov r8, r8)
 8007a0a:	e000      	b.n	8007a0e <HAL_TIM_ConfigClockSource+0x176>
      break;
 8007a0c:	46c0      	nop			; (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 8007a0e:	687b      	ldr	r3, [r7, #4]
 8007a10:	223d      	movs	r2, #61	; 0x3d
 8007a12:	2101      	movs	r1, #1
 8007a14:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8007a16:	687b      	ldr	r3, [r7, #4]
 8007a18:	223c      	movs	r2, #60	; 0x3c
 8007a1a:	2100      	movs	r1, #0
 8007a1c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8007a1e:	2300      	movs	r3, #0
}
 8007a20:	0018      	movs	r0, r3
 8007a22:	46bd      	mov	sp, r7
 8007a24:	b004      	add	sp, #16
 8007a26:	bd80      	pop	{r7, pc}
 8007a28:	ffceff88 	.word	0xffceff88
 8007a2c:	ffff00ff 	.word	0xffff00ff

08007a30 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8007a30:	b580      	push	{r7, lr}
 8007a32:	b084      	sub	sp, #16
 8007a34:	af00      	add	r7, sp, #0
 8007a36:	6078      	str	r0, [r7, #4]
 8007a38:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8007a3a:	687b      	ldr	r3, [r7, #4]
 8007a3c:	681b      	ldr	r3, [r3, #0]
 8007a3e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007a40:	687b      	ldr	r3, [r7, #4]
 8007a42:	4a34      	ldr	r2, [pc, #208]	; (8007b14 <TIM_Base_SetConfig+0xe4>)
 8007a44:	4293      	cmp	r3, r2
 8007a46:	d008      	beq.n	8007a5a <TIM_Base_SetConfig+0x2a>
 8007a48:	687a      	ldr	r2, [r7, #4]
 8007a4a:	2380      	movs	r3, #128	; 0x80
 8007a4c:	05db      	lsls	r3, r3, #23
 8007a4e:	429a      	cmp	r2, r3
 8007a50:	d003      	beq.n	8007a5a <TIM_Base_SetConfig+0x2a>
 8007a52:	687b      	ldr	r3, [r7, #4]
 8007a54:	4a30      	ldr	r2, [pc, #192]	; (8007b18 <TIM_Base_SetConfig+0xe8>)
 8007a56:	4293      	cmp	r3, r2
 8007a58:	d108      	bne.n	8007a6c <TIM_Base_SetConfig+0x3c>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007a5a:	68fb      	ldr	r3, [r7, #12]
 8007a5c:	2270      	movs	r2, #112	; 0x70
 8007a5e:	4393      	bics	r3, r2
 8007a60:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007a62:	683b      	ldr	r3, [r7, #0]
 8007a64:	685b      	ldr	r3, [r3, #4]
 8007a66:	68fa      	ldr	r2, [r7, #12]
 8007a68:	4313      	orrs	r3, r2
 8007a6a:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007a6c:	687b      	ldr	r3, [r7, #4]
 8007a6e:	4a29      	ldr	r2, [pc, #164]	; (8007b14 <TIM_Base_SetConfig+0xe4>)
 8007a70:	4293      	cmp	r3, r2
 8007a72:	d018      	beq.n	8007aa6 <TIM_Base_SetConfig+0x76>
 8007a74:	687a      	ldr	r2, [r7, #4]
 8007a76:	2380      	movs	r3, #128	; 0x80
 8007a78:	05db      	lsls	r3, r3, #23
 8007a7a:	429a      	cmp	r2, r3
 8007a7c:	d013      	beq.n	8007aa6 <TIM_Base_SetConfig+0x76>
 8007a7e:	687b      	ldr	r3, [r7, #4]
 8007a80:	4a25      	ldr	r2, [pc, #148]	; (8007b18 <TIM_Base_SetConfig+0xe8>)
 8007a82:	4293      	cmp	r3, r2
 8007a84:	d00f      	beq.n	8007aa6 <TIM_Base_SetConfig+0x76>
 8007a86:	687b      	ldr	r3, [r7, #4]
 8007a88:	4a24      	ldr	r2, [pc, #144]	; (8007b1c <TIM_Base_SetConfig+0xec>)
 8007a8a:	4293      	cmp	r3, r2
 8007a8c:	d00b      	beq.n	8007aa6 <TIM_Base_SetConfig+0x76>
 8007a8e:	687b      	ldr	r3, [r7, #4]
 8007a90:	4a23      	ldr	r2, [pc, #140]	; (8007b20 <TIM_Base_SetConfig+0xf0>)
 8007a92:	4293      	cmp	r3, r2
 8007a94:	d007      	beq.n	8007aa6 <TIM_Base_SetConfig+0x76>
 8007a96:	687b      	ldr	r3, [r7, #4]
 8007a98:	4a22      	ldr	r2, [pc, #136]	; (8007b24 <TIM_Base_SetConfig+0xf4>)
 8007a9a:	4293      	cmp	r3, r2
 8007a9c:	d003      	beq.n	8007aa6 <TIM_Base_SetConfig+0x76>
 8007a9e:	687b      	ldr	r3, [r7, #4]
 8007aa0:	4a21      	ldr	r2, [pc, #132]	; (8007b28 <TIM_Base_SetConfig+0xf8>)
 8007aa2:	4293      	cmp	r3, r2
 8007aa4:	d108      	bne.n	8007ab8 <TIM_Base_SetConfig+0x88>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007aa6:	68fb      	ldr	r3, [r7, #12]
 8007aa8:	4a20      	ldr	r2, [pc, #128]	; (8007b2c <TIM_Base_SetConfig+0xfc>)
 8007aaa:	4013      	ands	r3, r2
 8007aac:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007aae:	683b      	ldr	r3, [r7, #0]
 8007ab0:	68db      	ldr	r3, [r3, #12]
 8007ab2:	68fa      	ldr	r2, [r7, #12]
 8007ab4:	4313      	orrs	r3, r2
 8007ab6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007ab8:	68fb      	ldr	r3, [r7, #12]
 8007aba:	2280      	movs	r2, #128	; 0x80
 8007abc:	4393      	bics	r3, r2
 8007abe:	001a      	movs	r2, r3
 8007ac0:	683b      	ldr	r3, [r7, #0]
 8007ac2:	695b      	ldr	r3, [r3, #20]
 8007ac4:	4313      	orrs	r3, r2
 8007ac6:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8007ac8:	687b      	ldr	r3, [r7, #4]
 8007aca:	68fa      	ldr	r2, [r7, #12]
 8007acc:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007ace:	683b      	ldr	r3, [r7, #0]
 8007ad0:	689a      	ldr	r2, [r3, #8]
 8007ad2:	687b      	ldr	r3, [r7, #4]
 8007ad4:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007ad6:	683b      	ldr	r3, [r7, #0]
 8007ad8:	681a      	ldr	r2, [r3, #0]
 8007ada:	687b      	ldr	r3, [r7, #4]
 8007adc:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007ade:	687b      	ldr	r3, [r7, #4]
 8007ae0:	4a0c      	ldr	r2, [pc, #48]	; (8007b14 <TIM_Base_SetConfig+0xe4>)
 8007ae2:	4293      	cmp	r3, r2
 8007ae4:	d00b      	beq.n	8007afe <TIM_Base_SetConfig+0xce>
 8007ae6:	687b      	ldr	r3, [r7, #4]
 8007ae8:	4a0d      	ldr	r2, [pc, #52]	; (8007b20 <TIM_Base_SetConfig+0xf0>)
 8007aea:	4293      	cmp	r3, r2
 8007aec:	d007      	beq.n	8007afe <TIM_Base_SetConfig+0xce>
 8007aee:	687b      	ldr	r3, [r7, #4]
 8007af0:	4a0c      	ldr	r2, [pc, #48]	; (8007b24 <TIM_Base_SetConfig+0xf4>)
 8007af2:	4293      	cmp	r3, r2
 8007af4:	d003      	beq.n	8007afe <TIM_Base_SetConfig+0xce>
 8007af6:	687b      	ldr	r3, [r7, #4]
 8007af8:	4a0b      	ldr	r2, [pc, #44]	; (8007b28 <TIM_Base_SetConfig+0xf8>)
 8007afa:	4293      	cmp	r3, r2
 8007afc:	d103      	bne.n	8007b06 <TIM_Base_SetConfig+0xd6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007afe:	683b      	ldr	r3, [r7, #0]
 8007b00:	691a      	ldr	r2, [r3, #16]
 8007b02:	687b      	ldr	r3, [r7, #4]
 8007b04:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007b06:	687b      	ldr	r3, [r7, #4]
 8007b08:	2201      	movs	r2, #1
 8007b0a:	615a      	str	r2, [r3, #20]
}
 8007b0c:	46c0      	nop			; (mov r8, r8)
 8007b0e:	46bd      	mov	sp, r7
 8007b10:	b004      	add	sp, #16
 8007b12:	bd80      	pop	{r7, pc}
 8007b14:	40012c00 	.word	0x40012c00
 8007b18:	40000400 	.word	0x40000400
 8007b1c:	40002000 	.word	0x40002000
 8007b20:	40014000 	.word	0x40014000
 8007b24:	40014400 	.word	0x40014400
 8007b28:	40014800 	.word	0x40014800
 8007b2c:	fffffcff 	.word	0xfffffcff

08007b30 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007b30:	b580      	push	{r7, lr}
 8007b32:	b086      	sub	sp, #24
 8007b34:	af00      	add	r7, sp, #0
 8007b36:	6078      	str	r0, [r7, #4]
 8007b38:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007b3a:	687b      	ldr	r3, [r7, #4]
 8007b3c:	6a1b      	ldr	r3, [r3, #32]
 8007b3e:	2201      	movs	r2, #1
 8007b40:	4393      	bics	r3, r2
 8007b42:	001a      	movs	r2, r3
 8007b44:	687b      	ldr	r3, [r7, #4]
 8007b46:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007b48:	687b      	ldr	r3, [r7, #4]
 8007b4a:	6a1b      	ldr	r3, [r3, #32]
 8007b4c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007b4e:	687b      	ldr	r3, [r7, #4]
 8007b50:	685b      	ldr	r3, [r3, #4]
 8007b52:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007b54:	687b      	ldr	r3, [r7, #4]
 8007b56:	699b      	ldr	r3, [r3, #24]
 8007b58:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8007b5a:	68fb      	ldr	r3, [r7, #12]
 8007b5c:	4a32      	ldr	r2, [pc, #200]	; (8007c28 <TIM_OC1_SetConfig+0xf8>)
 8007b5e:	4013      	ands	r3, r2
 8007b60:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8007b62:	68fb      	ldr	r3, [r7, #12]
 8007b64:	2203      	movs	r2, #3
 8007b66:	4393      	bics	r3, r2
 8007b68:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007b6a:	683b      	ldr	r3, [r7, #0]
 8007b6c:	681b      	ldr	r3, [r3, #0]
 8007b6e:	68fa      	ldr	r2, [r7, #12]
 8007b70:	4313      	orrs	r3, r2
 8007b72:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8007b74:	697b      	ldr	r3, [r7, #20]
 8007b76:	2202      	movs	r2, #2
 8007b78:	4393      	bics	r3, r2
 8007b7a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8007b7c:	683b      	ldr	r3, [r7, #0]
 8007b7e:	689b      	ldr	r3, [r3, #8]
 8007b80:	697a      	ldr	r2, [r7, #20]
 8007b82:	4313      	orrs	r3, r2
 8007b84:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8007b86:	687b      	ldr	r3, [r7, #4]
 8007b88:	4a28      	ldr	r2, [pc, #160]	; (8007c2c <TIM_OC1_SetConfig+0xfc>)
 8007b8a:	4293      	cmp	r3, r2
 8007b8c:	d00b      	beq.n	8007ba6 <TIM_OC1_SetConfig+0x76>
 8007b8e:	687b      	ldr	r3, [r7, #4]
 8007b90:	4a27      	ldr	r2, [pc, #156]	; (8007c30 <TIM_OC1_SetConfig+0x100>)
 8007b92:	4293      	cmp	r3, r2
 8007b94:	d007      	beq.n	8007ba6 <TIM_OC1_SetConfig+0x76>
 8007b96:	687b      	ldr	r3, [r7, #4]
 8007b98:	4a26      	ldr	r2, [pc, #152]	; (8007c34 <TIM_OC1_SetConfig+0x104>)
 8007b9a:	4293      	cmp	r3, r2
 8007b9c:	d003      	beq.n	8007ba6 <TIM_OC1_SetConfig+0x76>
 8007b9e:	687b      	ldr	r3, [r7, #4]
 8007ba0:	4a25      	ldr	r2, [pc, #148]	; (8007c38 <TIM_OC1_SetConfig+0x108>)
 8007ba2:	4293      	cmp	r3, r2
 8007ba4:	d10c      	bne.n	8007bc0 <TIM_OC1_SetConfig+0x90>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8007ba6:	697b      	ldr	r3, [r7, #20]
 8007ba8:	2208      	movs	r2, #8
 8007baa:	4393      	bics	r3, r2
 8007bac:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8007bae:	683b      	ldr	r3, [r7, #0]
 8007bb0:	68db      	ldr	r3, [r3, #12]
 8007bb2:	697a      	ldr	r2, [r7, #20]
 8007bb4:	4313      	orrs	r3, r2
 8007bb6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8007bb8:	697b      	ldr	r3, [r7, #20]
 8007bba:	2204      	movs	r2, #4
 8007bbc:	4393      	bics	r3, r2
 8007bbe:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007bc0:	687b      	ldr	r3, [r7, #4]
 8007bc2:	4a1a      	ldr	r2, [pc, #104]	; (8007c2c <TIM_OC1_SetConfig+0xfc>)
 8007bc4:	4293      	cmp	r3, r2
 8007bc6:	d00b      	beq.n	8007be0 <TIM_OC1_SetConfig+0xb0>
 8007bc8:	687b      	ldr	r3, [r7, #4]
 8007bca:	4a19      	ldr	r2, [pc, #100]	; (8007c30 <TIM_OC1_SetConfig+0x100>)
 8007bcc:	4293      	cmp	r3, r2
 8007bce:	d007      	beq.n	8007be0 <TIM_OC1_SetConfig+0xb0>
 8007bd0:	687b      	ldr	r3, [r7, #4]
 8007bd2:	4a18      	ldr	r2, [pc, #96]	; (8007c34 <TIM_OC1_SetConfig+0x104>)
 8007bd4:	4293      	cmp	r3, r2
 8007bd6:	d003      	beq.n	8007be0 <TIM_OC1_SetConfig+0xb0>
 8007bd8:	687b      	ldr	r3, [r7, #4]
 8007bda:	4a17      	ldr	r2, [pc, #92]	; (8007c38 <TIM_OC1_SetConfig+0x108>)
 8007bdc:	4293      	cmp	r3, r2
 8007bde:	d111      	bne.n	8007c04 <TIM_OC1_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8007be0:	693b      	ldr	r3, [r7, #16]
 8007be2:	4a16      	ldr	r2, [pc, #88]	; (8007c3c <TIM_OC1_SetConfig+0x10c>)
 8007be4:	4013      	ands	r3, r2
 8007be6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8007be8:	693b      	ldr	r3, [r7, #16]
 8007bea:	4a15      	ldr	r2, [pc, #84]	; (8007c40 <TIM_OC1_SetConfig+0x110>)
 8007bec:	4013      	ands	r3, r2
 8007bee:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8007bf0:	683b      	ldr	r3, [r7, #0]
 8007bf2:	695b      	ldr	r3, [r3, #20]
 8007bf4:	693a      	ldr	r2, [r7, #16]
 8007bf6:	4313      	orrs	r3, r2
 8007bf8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8007bfa:	683b      	ldr	r3, [r7, #0]
 8007bfc:	699b      	ldr	r3, [r3, #24]
 8007bfe:	693a      	ldr	r2, [r7, #16]
 8007c00:	4313      	orrs	r3, r2
 8007c02:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007c04:	687b      	ldr	r3, [r7, #4]
 8007c06:	693a      	ldr	r2, [r7, #16]
 8007c08:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007c0a:	687b      	ldr	r3, [r7, #4]
 8007c0c:	68fa      	ldr	r2, [r7, #12]
 8007c0e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8007c10:	683b      	ldr	r3, [r7, #0]
 8007c12:	685a      	ldr	r2, [r3, #4]
 8007c14:	687b      	ldr	r3, [r7, #4]
 8007c16:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007c18:	687b      	ldr	r3, [r7, #4]
 8007c1a:	697a      	ldr	r2, [r7, #20]
 8007c1c:	621a      	str	r2, [r3, #32]
}
 8007c1e:	46c0      	nop			; (mov r8, r8)
 8007c20:	46bd      	mov	sp, r7
 8007c22:	b006      	add	sp, #24
 8007c24:	bd80      	pop	{r7, pc}
 8007c26:	46c0      	nop			; (mov r8, r8)
 8007c28:	fffeff8f 	.word	0xfffeff8f
 8007c2c:	40012c00 	.word	0x40012c00
 8007c30:	40014000 	.word	0x40014000
 8007c34:	40014400 	.word	0x40014400
 8007c38:	40014800 	.word	0x40014800
 8007c3c:	fffffeff 	.word	0xfffffeff
 8007c40:	fffffdff 	.word	0xfffffdff

08007c44 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007c44:	b580      	push	{r7, lr}
 8007c46:	b086      	sub	sp, #24
 8007c48:	af00      	add	r7, sp, #0
 8007c4a:	6078      	str	r0, [r7, #4]
 8007c4c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007c4e:	687b      	ldr	r3, [r7, #4]
 8007c50:	6a1b      	ldr	r3, [r3, #32]
 8007c52:	2210      	movs	r2, #16
 8007c54:	4393      	bics	r3, r2
 8007c56:	001a      	movs	r2, r3
 8007c58:	687b      	ldr	r3, [r7, #4]
 8007c5a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007c5c:	687b      	ldr	r3, [r7, #4]
 8007c5e:	6a1b      	ldr	r3, [r3, #32]
 8007c60:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007c62:	687b      	ldr	r3, [r7, #4]
 8007c64:	685b      	ldr	r3, [r3, #4]
 8007c66:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007c68:	687b      	ldr	r3, [r7, #4]
 8007c6a:	699b      	ldr	r3, [r3, #24]
 8007c6c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8007c6e:	68fb      	ldr	r3, [r7, #12]
 8007c70:	4a2e      	ldr	r2, [pc, #184]	; (8007d2c <TIM_OC2_SetConfig+0xe8>)
 8007c72:	4013      	ands	r3, r2
 8007c74:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8007c76:	68fb      	ldr	r3, [r7, #12]
 8007c78:	4a2d      	ldr	r2, [pc, #180]	; (8007d30 <TIM_OC2_SetConfig+0xec>)
 8007c7a:	4013      	ands	r3, r2
 8007c7c:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007c7e:	683b      	ldr	r3, [r7, #0]
 8007c80:	681b      	ldr	r3, [r3, #0]
 8007c82:	021b      	lsls	r3, r3, #8
 8007c84:	68fa      	ldr	r2, [r7, #12]
 8007c86:	4313      	orrs	r3, r2
 8007c88:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8007c8a:	697b      	ldr	r3, [r7, #20]
 8007c8c:	2220      	movs	r2, #32
 8007c8e:	4393      	bics	r3, r2
 8007c90:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8007c92:	683b      	ldr	r3, [r7, #0]
 8007c94:	689b      	ldr	r3, [r3, #8]
 8007c96:	011b      	lsls	r3, r3, #4
 8007c98:	697a      	ldr	r2, [r7, #20]
 8007c9a:	4313      	orrs	r3, r2
 8007c9c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8007c9e:	687b      	ldr	r3, [r7, #4]
 8007ca0:	4a24      	ldr	r2, [pc, #144]	; (8007d34 <TIM_OC2_SetConfig+0xf0>)
 8007ca2:	4293      	cmp	r3, r2
 8007ca4:	d10d      	bne.n	8007cc2 <TIM_OC2_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8007ca6:	697b      	ldr	r3, [r7, #20]
 8007ca8:	2280      	movs	r2, #128	; 0x80
 8007caa:	4393      	bics	r3, r2
 8007cac:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8007cae:	683b      	ldr	r3, [r7, #0]
 8007cb0:	68db      	ldr	r3, [r3, #12]
 8007cb2:	011b      	lsls	r3, r3, #4
 8007cb4:	697a      	ldr	r2, [r7, #20]
 8007cb6:	4313      	orrs	r3, r2
 8007cb8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8007cba:	697b      	ldr	r3, [r7, #20]
 8007cbc:	2240      	movs	r2, #64	; 0x40
 8007cbe:	4393      	bics	r3, r2
 8007cc0:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007cc2:	687b      	ldr	r3, [r7, #4]
 8007cc4:	4a1b      	ldr	r2, [pc, #108]	; (8007d34 <TIM_OC2_SetConfig+0xf0>)
 8007cc6:	4293      	cmp	r3, r2
 8007cc8:	d00b      	beq.n	8007ce2 <TIM_OC2_SetConfig+0x9e>
 8007cca:	687b      	ldr	r3, [r7, #4]
 8007ccc:	4a1a      	ldr	r2, [pc, #104]	; (8007d38 <TIM_OC2_SetConfig+0xf4>)
 8007cce:	4293      	cmp	r3, r2
 8007cd0:	d007      	beq.n	8007ce2 <TIM_OC2_SetConfig+0x9e>
 8007cd2:	687b      	ldr	r3, [r7, #4]
 8007cd4:	4a19      	ldr	r2, [pc, #100]	; (8007d3c <TIM_OC2_SetConfig+0xf8>)
 8007cd6:	4293      	cmp	r3, r2
 8007cd8:	d003      	beq.n	8007ce2 <TIM_OC2_SetConfig+0x9e>
 8007cda:	687b      	ldr	r3, [r7, #4]
 8007cdc:	4a18      	ldr	r2, [pc, #96]	; (8007d40 <TIM_OC2_SetConfig+0xfc>)
 8007cde:	4293      	cmp	r3, r2
 8007ce0:	d113      	bne.n	8007d0a <TIM_OC2_SetConfig+0xc6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8007ce2:	693b      	ldr	r3, [r7, #16]
 8007ce4:	4a17      	ldr	r2, [pc, #92]	; (8007d44 <TIM_OC2_SetConfig+0x100>)
 8007ce6:	4013      	ands	r3, r2
 8007ce8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8007cea:	693b      	ldr	r3, [r7, #16]
 8007cec:	4a16      	ldr	r2, [pc, #88]	; (8007d48 <TIM_OC2_SetConfig+0x104>)
 8007cee:	4013      	ands	r3, r2
 8007cf0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8007cf2:	683b      	ldr	r3, [r7, #0]
 8007cf4:	695b      	ldr	r3, [r3, #20]
 8007cf6:	009b      	lsls	r3, r3, #2
 8007cf8:	693a      	ldr	r2, [r7, #16]
 8007cfa:	4313      	orrs	r3, r2
 8007cfc:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8007cfe:	683b      	ldr	r3, [r7, #0]
 8007d00:	699b      	ldr	r3, [r3, #24]
 8007d02:	009b      	lsls	r3, r3, #2
 8007d04:	693a      	ldr	r2, [r7, #16]
 8007d06:	4313      	orrs	r3, r2
 8007d08:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007d0a:	687b      	ldr	r3, [r7, #4]
 8007d0c:	693a      	ldr	r2, [r7, #16]
 8007d0e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007d10:	687b      	ldr	r3, [r7, #4]
 8007d12:	68fa      	ldr	r2, [r7, #12]
 8007d14:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8007d16:	683b      	ldr	r3, [r7, #0]
 8007d18:	685a      	ldr	r2, [r3, #4]
 8007d1a:	687b      	ldr	r3, [r7, #4]
 8007d1c:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007d1e:	687b      	ldr	r3, [r7, #4]
 8007d20:	697a      	ldr	r2, [r7, #20]
 8007d22:	621a      	str	r2, [r3, #32]
}
 8007d24:	46c0      	nop			; (mov r8, r8)
 8007d26:	46bd      	mov	sp, r7
 8007d28:	b006      	add	sp, #24
 8007d2a:	bd80      	pop	{r7, pc}
 8007d2c:	feff8fff 	.word	0xfeff8fff
 8007d30:	fffffcff 	.word	0xfffffcff
 8007d34:	40012c00 	.word	0x40012c00
 8007d38:	40014000 	.word	0x40014000
 8007d3c:	40014400 	.word	0x40014400
 8007d40:	40014800 	.word	0x40014800
 8007d44:	fffffbff 	.word	0xfffffbff
 8007d48:	fffff7ff 	.word	0xfffff7ff

08007d4c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007d4c:	b580      	push	{r7, lr}
 8007d4e:	b086      	sub	sp, #24
 8007d50:	af00      	add	r7, sp, #0
 8007d52:	6078      	str	r0, [r7, #4]
 8007d54:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8007d56:	687b      	ldr	r3, [r7, #4]
 8007d58:	6a1b      	ldr	r3, [r3, #32]
 8007d5a:	4a35      	ldr	r2, [pc, #212]	; (8007e30 <TIM_OC3_SetConfig+0xe4>)
 8007d5c:	401a      	ands	r2, r3
 8007d5e:	687b      	ldr	r3, [r7, #4]
 8007d60:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007d62:	687b      	ldr	r3, [r7, #4]
 8007d64:	6a1b      	ldr	r3, [r3, #32]
 8007d66:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007d68:	687b      	ldr	r3, [r7, #4]
 8007d6a:	685b      	ldr	r3, [r3, #4]
 8007d6c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007d6e:	687b      	ldr	r3, [r7, #4]
 8007d70:	69db      	ldr	r3, [r3, #28]
 8007d72:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8007d74:	68fb      	ldr	r3, [r7, #12]
 8007d76:	4a2f      	ldr	r2, [pc, #188]	; (8007e34 <TIM_OC3_SetConfig+0xe8>)
 8007d78:	4013      	ands	r3, r2
 8007d7a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8007d7c:	68fb      	ldr	r3, [r7, #12]
 8007d7e:	2203      	movs	r2, #3
 8007d80:	4393      	bics	r3, r2
 8007d82:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007d84:	683b      	ldr	r3, [r7, #0]
 8007d86:	681b      	ldr	r3, [r3, #0]
 8007d88:	68fa      	ldr	r2, [r7, #12]
 8007d8a:	4313      	orrs	r3, r2
 8007d8c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8007d8e:	697b      	ldr	r3, [r7, #20]
 8007d90:	4a29      	ldr	r2, [pc, #164]	; (8007e38 <TIM_OC3_SetConfig+0xec>)
 8007d92:	4013      	ands	r3, r2
 8007d94:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8007d96:	683b      	ldr	r3, [r7, #0]
 8007d98:	689b      	ldr	r3, [r3, #8]
 8007d9a:	021b      	lsls	r3, r3, #8
 8007d9c:	697a      	ldr	r2, [r7, #20]
 8007d9e:	4313      	orrs	r3, r2
 8007da0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8007da2:	687b      	ldr	r3, [r7, #4]
 8007da4:	4a25      	ldr	r2, [pc, #148]	; (8007e3c <TIM_OC3_SetConfig+0xf0>)
 8007da6:	4293      	cmp	r3, r2
 8007da8:	d10d      	bne.n	8007dc6 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8007daa:	697b      	ldr	r3, [r7, #20]
 8007dac:	4a24      	ldr	r2, [pc, #144]	; (8007e40 <TIM_OC3_SetConfig+0xf4>)
 8007dae:	4013      	ands	r3, r2
 8007db0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8007db2:	683b      	ldr	r3, [r7, #0]
 8007db4:	68db      	ldr	r3, [r3, #12]
 8007db6:	021b      	lsls	r3, r3, #8
 8007db8:	697a      	ldr	r2, [r7, #20]
 8007dba:	4313      	orrs	r3, r2
 8007dbc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8007dbe:	697b      	ldr	r3, [r7, #20]
 8007dc0:	4a20      	ldr	r2, [pc, #128]	; (8007e44 <TIM_OC3_SetConfig+0xf8>)
 8007dc2:	4013      	ands	r3, r2
 8007dc4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007dc6:	687b      	ldr	r3, [r7, #4]
 8007dc8:	4a1c      	ldr	r2, [pc, #112]	; (8007e3c <TIM_OC3_SetConfig+0xf0>)
 8007dca:	4293      	cmp	r3, r2
 8007dcc:	d00b      	beq.n	8007de6 <TIM_OC3_SetConfig+0x9a>
 8007dce:	687b      	ldr	r3, [r7, #4]
 8007dd0:	4a1d      	ldr	r2, [pc, #116]	; (8007e48 <TIM_OC3_SetConfig+0xfc>)
 8007dd2:	4293      	cmp	r3, r2
 8007dd4:	d007      	beq.n	8007de6 <TIM_OC3_SetConfig+0x9a>
 8007dd6:	687b      	ldr	r3, [r7, #4]
 8007dd8:	4a1c      	ldr	r2, [pc, #112]	; (8007e4c <TIM_OC3_SetConfig+0x100>)
 8007dda:	4293      	cmp	r3, r2
 8007ddc:	d003      	beq.n	8007de6 <TIM_OC3_SetConfig+0x9a>
 8007dde:	687b      	ldr	r3, [r7, #4]
 8007de0:	4a1b      	ldr	r2, [pc, #108]	; (8007e50 <TIM_OC3_SetConfig+0x104>)
 8007de2:	4293      	cmp	r3, r2
 8007de4:	d113      	bne.n	8007e0e <TIM_OC3_SetConfig+0xc2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8007de6:	693b      	ldr	r3, [r7, #16]
 8007de8:	4a1a      	ldr	r2, [pc, #104]	; (8007e54 <TIM_OC3_SetConfig+0x108>)
 8007dea:	4013      	ands	r3, r2
 8007dec:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8007dee:	693b      	ldr	r3, [r7, #16]
 8007df0:	4a19      	ldr	r2, [pc, #100]	; (8007e58 <TIM_OC3_SetConfig+0x10c>)
 8007df2:	4013      	ands	r3, r2
 8007df4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8007df6:	683b      	ldr	r3, [r7, #0]
 8007df8:	695b      	ldr	r3, [r3, #20]
 8007dfa:	011b      	lsls	r3, r3, #4
 8007dfc:	693a      	ldr	r2, [r7, #16]
 8007dfe:	4313      	orrs	r3, r2
 8007e00:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8007e02:	683b      	ldr	r3, [r7, #0]
 8007e04:	699b      	ldr	r3, [r3, #24]
 8007e06:	011b      	lsls	r3, r3, #4
 8007e08:	693a      	ldr	r2, [r7, #16]
 8007e0a:	4313      	orrs	r3, r2
 8007e0c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007e0e:	687b      	ldr	r3, [r7, #4]
 8007e10:	693a      	ldr	r2, [r7, #16]
 8007e12:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007e14:	687b      	ldr	r3, [r7, #4]
 8007e16:	68fa      	ldr	r2, [r7, #12]
 8007e18:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8007e1a:	683b      	ldr	r3, [r7, #0]
 8007e1c:	685a      	ldr	r2, [r3, #4]
 8007e1e:	687b      	ldr	r3, [r7, #4]
 8007e20:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007e22:	687b      	ldr	r3, [r7, #4]
 8007e24:	697a      	ldr	r2, [r7, #20]
 8007e26:	621a      	str	r2, [r3, #32]
}
 8007e28:	46c0      	nop			; (mov r8, r8)
 8007e2a:	46bd      	mov	sp, r7
 8007e2c:	b006      	add	sp, #24
 8007e2e:	bd80      	pop	{r7, pc}
 8007e30:	fffffeff 	.word	0xfffffeff
 8007e34:	fffeff8f 	.word	0xfffeff8f
 8007e38:	fffffdff 	.word	0xfffffdff
 8007e3c:	40012c00 	.word	0x40012c00
 8007e40:	fffff7ff 	.word	0xfffff7ff
 8007e44:	fffffbff 	.word	0xfffffbff
 8007e48:	40014000 	.word	0x40014000
 8007e4c:	40014400 	.word	0x40014400
 8007e50:	40014800 	.word	0x40014800
 8007e54:	ffffefff 	.word	0xffffefff
 8007e58:	ffffdfff 	.word	0xffffdfff

08007e5c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007e5c:	b580      	push	{r7, lr}
 8007e5e:	b086      	sub	sp, #24
 8007e60:	af00      	add	r7, sp, #0
 8007e62:	6078      	str	r0, [r7, #4]
 8007e64:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8007e66:	687b      	ldr	r3, [r7, #4]
 8007e68:	6a1b      	ldr	r3, [r3, #32]
 8007e6a:	4a28      	ldr	r2, [pc, #160]	; (8007f0c <TIM_OC4_SetConfig+0xb0>)
 8007e6c:	401a      	ands	r2, r3
 8007e6e:	687b      	ldr	r3, [r7, #4]
 8007e70:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007e72:	687b      	ldr	r3, [r7, #4]
 8007e74:	6a1b      	ldr	r3, [r3, #32]
 8007e76:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007e78:	687b      	ldr	r3, [r7, #4]
 8007e7a:	685b      	ldr	r3, [r3, #4]
 8007e7c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007e7e:	687b      	ldr	r3, [r7, #4]
 8007e80:	69db      	ldr	r3, [r3, #28]
 8007e82:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8007e84:	68fb      	ldr	r3, [r7, #12]
 8007e86:	4a22      	ldr	r2, [pc, #136]	; (8007f10 <TIM_OC4_SetConfig+0xb4>)
 8007e88:	4013      	ands	r3, r2
 8007e8a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8007e8c:	68fb      	ldr	r3, [r7, #12]
 8007e8e:	4a21      	ldr	r2, [pc, #132]	; (8007f14 <TIM_OC4_SetConfig+0xb8>)
 8007e90:	4013      	ands	r3, r2
 8007e92:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007e94:	683b      	ldr	r3, [r7, #0]
 8007e96:	681b      	ldr	r3, [r3, #0]
 8007e98:	021b      	lsls	r3, r3, #8
 8007e9a:	68fa      	ldr	r2, [r7, #12]
 8007e9c:	4313      	orrs	r3, r2
 8007e9e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8007ea0:	693b      	ldr	r3, [r7, #16]
 8007ea2:	4a1d      	ldr	r2, [pc, #116]	; (8007f18 <TIM_OC4_SetConfig+0xbc>)
 8007ea4:	4013      	ands	r3, r2
 8007ea6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8007ea8:	683b      	ldr	r3, [r7, #0]
 8007eaa:	689b      	ldr	r3, [r3, #8]
 8007eac:	031b      	lsls	r3, r3, #12
 8007eae:	693a      	ldr	r2, [r7, #16]
 8007eb0:	4313      	orrs	r3, r2
 8007eb2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007eb4:	687b      	ldr	r3, [r7, #4]
 8007eb6:	4a19      	ldr	r2, [pc, #100]	; (8007f1c <TIM_OC4_SetConfig+0xc0>)
 8007eb8:	4293      	cmp	r3, r2
 8007eba:	d00b      	beq.n	8007ed4 <TIM_OC4_SetConfig+0x78>
 8007ebc:	687b      	ldr	r3, [r7, #4]
 8007ebe:	4a18      	ldr	r2, [pc, #96]	; (8007f20 <TIM_OC4_SetConfig+0xc4>)
 8007ec0:	4293      	cmp	r3, r2
 8007ec2:	d007      	beq.n	8007ed4 <TIM_OC4_SetConfig+0x78>
 8007ec4:	687b      	ldr	r3, [r7, #4]
 8007ec6:	4a17      	ldr	r2, [pc, #92]	; (8007f24 <TIM_OC4_SetConfig+0xc8>)
 8007ec8:	4293      	cmp	r3, r2
 8007eca:	d003      	beq.n	8007ed4 <TIM_OC4_SetConfig+0x78>
 8007ecc:	687b      	ldr	r3, [r7, #4]
 8007ece:	4a16      	ldr	r2, [pc, #88]	; (8007f28 <TIM_OC4_SetConfig+0xcc>)
 8007ed0:	4293      	cmp	r3, r2
 8007ed2:	d109      	bne.n	8007ee8 <TIM_OC4_SetConfig+0x8c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8007ed4:	697b      	ldr	r3, [r7, #20]
 8007ed6:	4a15      	ldr	r2, [pc, #84]	; (8007f2c <TIM_OC4_SetConfig+0xd0>)
 8007ed8:	4013      	ands	r3, r2
 8007eda:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8007edc:	683b      	ldr	r3, [r7, #0]
 8007ede:	695b      	ldr	r3, [r3, #20]
 8007ee0:	019b      	lsls	r3, r3, #6
 8007ee2:	697a      	ldr	r2, [r7, #20]
 8007ee4:	4313      	orrs	r3, r2
 8007ee6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007ee8:	687b      	ldr	r3, [r7, #4]
 8007eea:	697a      	ldr	r2, [r7, #20]
 8007eec:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007eee:	687b      	ldr	r3, [r7, #4]
 8007ef0:	68fa      	ldr	r2, [r7, #12]
 8007ef2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8007ef4:	683b      	ldr	r3, [r7, #0]
 8007ef6:	685a      	ldr	r2, [r3, #4]
 8007ef8:	687b      	ldr	r3, [r7, #4]
 8007efa:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007efc:	687b      	ldr	r3, [r7, #4]
 8007efe:	693a      	ldr	r2, [r7, #16]
 8007f00:	621a      	str	r2, [r3, #32]
}
 8007f02:	46c0      	nop			; (mov r8, r8)
 8007f04:	46bd      	mov	sp, r7
 8007f06:	b006      	add	sp, #24
 8007f08:	bd80      	pop	{r7, pc}
 8007f0a:	46c0      	nop			; (mov r8, r8)
 8007f0c:	ffffefff 	.word	0xffffefff
 8007f10:	feff8fff 	.word	0xfeff8fff
 8007f14:	fffffcff 	.word	0xfffffcff
 8007f18:	ffffdfff 	.word	0xffffdfff
 8007f1c:	40012c00 	.word	0x40012c00
 8007f20:	40014000 	.word	0x40014000
 8007f24:	40014400 	.word	0x40014400
 8007f28:	40014800 	.word	0x40014800
 8007f2c:	ffffbfff 	.word	0xffffbfff

08007f30 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8007f30:	b580      	push	{r7, lr}
 8007f32:	b086      	sub	sp, #24
 8007f34:	af00      	add	r7, sp, #0
 8007f36:	6078      	str	r0, [r7, #4]
 8007f38:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8007f3a:	687b      	ldr	r3, [r7, #4]
 8007f3c:	6a1b      	ldr	r3, [r3, #32]
 8007f3e:	4a25      	ldr	r2, [pc, #148]	; (8007fd4 <TIM_OC5_SetConfig+0xa4>)
 8007f40:	401a      	ands	r2, r3
 8007f42:	687b      	ldr	r3, [r7, #4]
 8007f44:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007f46:	687b      	ldr	r3, [r7, #4]
 8007f48:	6a1b      	ldr	r3, [r3, #32]
 8007f4a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007f4c:	687b      	ldr	r3, [r7, #4]
 8007f4e:	685b      	ldr	r3, [r3, #4]
 8007f50:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8007f52:	687b      	ldr	r3, [r7, #4]
 8007f54:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007f56:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8007f58:	68fb      	ldr	r3, [r7, #12]
 8007f5a:	4a1f      	ldr	r2, [pc, #124]	; (8007fd8 <TIM_OC5_SetConfig+0xa8>)
 8007f5c:	4013      	ands	r3, r2
 8007f5e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007f60:	683b      	ldr	r3, [r7, #0]
 8007f62:	681b      	ldr	r3, [r3, #0]
 8007f64:	68fa      	ldr	r2, [r7, #12]
 8007f66:	4313      	orrs	r3, r2
 8007f68:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8007f6a:	693b      	ldr	r3, [r7, #16]
 8007f6c:	4a1b      	ldr	r2, [pc, #108]	; (8007fdc <TIM_OC5_SetConfig+0xac>)
 8007f6e:	4013      	ands	r3, r2
 8007f70:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8007f72:	683b      	ldr	r3, [r7, #0]
 8007f74:	689b      	ldr	r3, [r3, #8]
 8007f76:	041b      	lsls	r3, r3, #16
 8007f78:	693a      	ldr	r2, [r7, #16]
 8007f7a:	4313      	orrs	r3, r2
 8007f7c:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007f7e:	687b      	ldr	r3, [r7, #4]
 8007f80:	4a17      	ldr	r2, [pc, #92]	; (8007fe0 <TIM_OC5_SetConfig+0xb0>)
 8007f82:	4293      	cmp	r3, r2
 8007f84:	d00b      	beq.n	8007f9e <TIM_OC5_SetConfig+0x6e>
 8007f86:	687b      	ldr	r3, [r7, #4]
 8007f88:	4a16      	ldr	r2, [pc, #88]	; (8007fe4 <TIM_OC5_SetConfig+0xb4>)
 8007f8a:	4293      	cmp	r3, r2
 8007f8c:	d007      	beq.n	8007f9e <TIM_OC5_SetConfig+0x6e>
 8007f8e:	687b      	ldr	r3, [r7, #4]
 8007f90:	4a15      	ldr	r2, [pc, #84]	; (8007fe8 <TIM_OC5_SetConfig+0xb8>)
 8007f92:	4293      	cmp	r3, r2
 8007f94:	d003      	beq.n	8007f9e <TIM_OC5_SetConfig+0x6e>
 8007f96:	687b      	ldr	r3, [r7, #4]
 8007f98:	4a14      	ldr	r2, [pc, #80]	; (8007fec <TIM_OC5_SetConfig+0xbc>)
 8007f9a:	4293      	cmp	r3, r2
 8007f9c:	d109      	bne.n	8007fb2 <TIM_OC5_SetConfig+0x82>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8007f9e:	697b      	ldr	r3, [r7, #20]
 8007fa0:	4a0c      	ldr	r2, [pc, #48]	; (8007fd4 <TIM_OC5_SetConfig+0xa4>)
 8007fa2:	4013      	ands	r3, r2
 8007fa4:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8007fa6:	683b      	ldr	r3, [r7, #0]
 8007fa8:	695b      	ldr	r3, [r3, #20]
 8007faa:	021b      	lsls	r3, r3, #8
 8007fac:	697a      	ldr	r2, [r7, #20]
 8007fae:	4313      	orrs	r3, r2
 8007fb0:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007fb2:	687b      	ldr	r3, [r7, #4]
 8007fb4:	697a      	ldr	r2, [r7, #20]
 8007fb6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8007fb8:	687b      	ldr	r3, [r7, #4]
 8007fba:	68fa      	ldr	r2, [r7, #12]
 8007fbc:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8007fbe:	683b      	ldr	r3, [r7, #0]
 8007fc0:	685a      	ldr	r2, [r3, #4]
 8007fc2:	687b      	ldr	r3, [r7, #4]
 8007fc4:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007fc6:	687b      	ldr	r3, [r7, #4]
 8007fc8:	693a      	ldr	r2, [r7, #16]
 8007fca:	621a      	str	r2, [r3, #32]
}
 8007fcc:	46c0      	nop			; (mov r8, r8)
 8007fce:	46bd      	mov	sp, r7
 8007fd0:	b006      	add	sp, #24
 8007fd2:	bd80      	pop	{r7, pc}
 8007fd4:	fffeffff 	.word	0xfffeffff
 8007fd8:	fffeff8f 	.word	0xfffeff8f
 8007fdc:	fffdffff 	.word	0xfffdffff
 8007fe0:	40012c00 	.word	0x40012c00
 8007fe4:	40014000 	.word	0x40014000
 8007fe8:	40014400 	.word	0x40014400
 8007fec:	40014800 	.word	0x40014800

08007ff0 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8007ff0:	b580      	push	{r7, lr}
 8007ff2:	b086      	sub	sp, #24
 8007ff4:	af00      	add	r7, sp, #0
 8007ff6:	6078      	str	r0, [r7, #4]
 8007ff8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8007ffa:	687b      	ldr	r3, [r7, #4]
 8007ffc:	6a1b      	ldr	r3, [r3, #32]
 8007ffe:	4a26      	ldr	r2, [pc, #152]	; (8008098 <TIM_OC6_SetConfig+0xa8>)
 8008000:	401a      	ands	r2, r3
 8008002:	687b      	ldr	r3, [r7, #4]
 8008004:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008006:	687b      	ldr	r3, [r7, #4]
 8008008:	6a1b      	ldr	r3, [r3, #32]
 800800a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800800c:	687b      	ldr	r3, [r7, #4]
 800800e:	685b      	ldr	r3, [r3, #4]
 8008010:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8008012:	687b      	ldr	r3, [r7, #4]
 8008014:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008016:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8008018:	68fb      	ldr	r3, [r7, #12]
 800801a:	4a20      	ldr	r2, [pc, #128]	; (800809c <TIM_OC6_SetConfig+0xac>)
 800801c:	4013      	ands	r3, r2
 800801e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008020:	683b      	ldr	r3, [r7, #0]
 8008022:	681b      	ldr	r3, [r3, #0]
 8008024:	021b      	lsls	r3, r3, #8
 8008026:	68fa      	ldr	r2, [r7, #12]
 8008028:	4313      	orrs	r3, r2
 800802a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800802c:	693b      	ldr	r3, [r7, #16]
 800802e:	4a1c      	ldr	r2, [pc, #112]	; (80080a0 <TIM_OC6_SetConfig+0xb0>)
 8008030:	4013      	ands	r3, r2
 8008032:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8008034:	683b      	ldr	r3, [r7, #0]
 8008036:	689b      	ldr	r3, [r3, #8]
 8008038:	051b      	lsls	r3, r3, #20
 800803a:	693a      	ldr	r2, [r7, #16]
 800803c:	4313      	orrs	r3, r2
 800803e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008040:	687b      	ldr	r3, [r7, #4]
 8008042:	4a18      	ldr	r2, [pc, #96]	; (80080a4 <TIM_OC6_SetConfig+0xb4>)
 8008044:	4293      	cmp	r3, r2
 8008046:	d00b      	beq.n	8008060 <TIM_OC6_SetConfig+0x70>
 8008048:	687b      	ldr	r3, [r7, #4]
 800804a:	4a17      	ldr	r2, [pc, #92]	; (80080a8 <TIM_OC6_SetConfig+0xb8>)
 800804c:	4293      	cmp	r3, r2
 800804e:	d007      	beq.n	8008060 <TIM_OC6_SetConfig+0x70>
 8008050:	687b      	ldr	r3, [r7, #4]
 8008052:	4a16      	ldr	r2, [pc, #88]	; (80080ac <TIM_OC6_SetConfig+0xbc>)
 8008054:	4293      	cmp	r3, r2
 8008056:	d003      	beq.n	8008060 <TIM_OC6_SetConfig+0x70>
 8008058:	687b      	ldr	r3, [r7, #4]
 800805a:	4a15      	ldr	r2, [pc, #84]	; (80080b0 <TIM_OC6_SetConfig+0xc0>)
 800805c:	4293      	cmp	r3, r2
 800805e:	d109      	bne.n	8008074 <TIM_OC6_SetConfig+0x84>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8008060:	697b      	ldr	r3, [r7, #20]
 8008062:	4a14      	ldr	r2, [pc, #80]	; (80080b4 <TIM_OC6_SetConfig+0xc4>)
 8008064:	4013      	ands	r3, r2
 8008066:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8008068:	683b      	ldr	r3, [r7, #0]
 800806a:	695b      	ldr	r3, [r3, #20]
 800806c:	029b      	lsls	r3, r3, #10
 800806e:	697a      	ldr	r2, [r7, #20]
 8008070:	4313      	orrs	r3, r2
 8008072:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008074:	687b      	ldr	r3, [r7, #4]
 8008076:	697a      	ldr	r2, [r7, #20]
 8008078:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800807a:	687b      	ldr	r3, [r7, #4]
 800807c:	68fa      	ldr	r2, [r7, #12]
 800807e:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8008080:	683b      	ldr	r3, [r7, #0]
 8008082:	685a      	ldr	r2, [r3, #4]
 8008084:	687b      	ldr	r3, [r7, #4]
 8008086:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008088:	687b      	ldr	r3, [r7, #4]
 800808a:	693a      	ldr	r2, [r7, #16]
 800808c:	621a      	str	r2, [r3, #32]
}
 800808e:	46c0      	nop			; (mov r8, r8)
 8008090:	46bd      	mov	sp, r7
 8008092:	b006      	add	sp, #24
 8008094:	bd80      	pop	{r7, pc}
 8008096:	46c0      	nop			; (mov r8, r8)
 8008098:	ffefffff 	.word	0xffefffff
 800809c:	feff8fff 	.word	0xfeff8fff
 80080a0:	ffdfffff 	.word	0xffdfffff
 80080a4:	40012c00 	.word	0x40012c00
 80080a8:	40014000 	.word	0x40014000
 80080ac:	40014400 	.word	0x40014400
 80080b0:	40014800 	.word	0x40014800
 80080b4:	fffbffff 	.word	0xfffbffff

080080b8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80080b8:	b580      	push	{r7, lr}
 80080ba:	b086      	sub	sp, #24
 80080bc:	af00      	add	r7, sp, #0
 80080be:	60f8      	str	r0, [r7, #12]
 80080c0:	60b9      	str	r1, [r7, #8]
 80080c2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80080c4:	68fb      	ldr	r3, [r7, #12]
 80080c6:	6a1b      	ldr	r3, [r3, #32]
 80080c8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80080ca:	68fb      	ldr	r3, [r7, #12]
 80080cc:	6a1b      	ldr	r3, [r3, #32]
 80080ce:	2201      	movs	r2, #1
 80080d0:	4393      	bics	r3, r2
 80080d2:	001a      	movs	r2, r3
 80080d4:	68fb      	ldr	r3, [r7, #12]
 80080d6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80080d8:	68fb      	ldr	r3, [r7, #12]
 80080da:	699b      	ldr	r3, [r3, #24]
 80080dc:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80080de:	693b      	ldr	r3, [r7, #16]
 80080e0:	22f0      	movs	r2, #240	; 0xf0
 80080e2:	4393      	bics	r3, r2
 80080e4:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80080e6:	687b      	ldr	r3, [r7, #4]
 80080e8:	011b      	lsls	r3, r3, #4
 80080ea:	693a      	ldr	r2, [r7, #16]
 80080ec:	4313      	orrs	r3, r2
 80080ee:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80080f0:	697b      	ldr	r3, [r7, #20]
 80080f2:	220a      	movs	r2, #10
 80080f4:	4393      	bics	r3, r2
 80080f6:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80080f8:	697a      	ldr	r2, [r7, #20]
 80080fa:	68bb      	ldr	r3, [r7, #8]
 80080fc:	4313      	orrs	r3, r2
 80080fe:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8008100:	68fb      	ldr	r3, [r7, #12]
 8008102:	693a      	ldr	r2, [r7, #16]
 8008104:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008106:	68fb      	ldr	r3, [r7, #12]
 8008108:	697a      	ldr	r2, [r7, #20]
 800810a:	621a      	str	r2, [r3, #32]
}
 800810c:	46c0      	nop			; (mov r8, r8)
 800810e:	46bd      	mov	sp, r7
 8008110:	b006      	add	sp, #24
 8008112:	bd80      	pop	{r7, pc}

08008114 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008114:	b580      	push	{r7, lr}
 8008116:	b086      	sub	sp, #24
 8008118:	af00      	add	r7, sp, #0
 800811a:	60f8      	str	r0, [r7, #12]
 800811c:	60b9      	str	r1, [r7, #8]
 800811e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008120:	68fb      	ldr	r3, [r7, #12]
 8008122:	6a1b      	ldr	r3, [r3, #32]
 8008124:	2210      	movs	r2, #16
 8008126:	4393      	bics	r3, r2
 8008128:	001a      	movs	r2, r3
 800812a:	68fb      	ldr	r3, [r7, #12]
 800812c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800812e:	68fb      	ldr	r3, [r7, #12]
 8008130:	699b      	ldr	r3, [r3, #24]
 8008132:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8008134:	68fb      	ldr	r3, [r7, #12]
 8008136:	6a1b      	ldr	r3, [r3, #32]
 8008138:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800813a:	697b      	ldr	r3, [r7, #20]
 800813c:	4a0d      	ldr	r2, [pc, #52]	; (8008174 <TIM_TI2_ConfigInputStage+0x60>)
 800813e:	4013      	ands	r3, r2
 8008140:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8008142:	687b      	ldr	r3, [r7, #4]
 8008144:	031b      	lsls	r3, r3, #12
 8008146:	697a      	ldr	r2, [r7, #20]
 8008148:	4313      	orrs	r3, r2
 800814a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800814c:	693b      	ldr	r3, [r7, #16]
 800814e:	22a0      	movs	r2, #160	; 0xa0
 8008150:	4393      	bics	r3, r2
 8008152:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8008154:	68bb      	ldr	r3, [r7, #8]
 8008156:	011b      	lsls	r3, r3, #4
 8008158:	693a      	ldr	r2, [r7, #16]
 800815a:	4313      	orrs	r3, r2
 800815c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800815e:	68fb      	ldr	r3, [r7, #12]
 8008160:	697a      	ldr	r2, [r7, #20]
 8008162:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008164:	68fb      	ldr	r3, [r7, #12]
 8008166:	693a      	ldr	r2, [r7, #16]
 8008168:	621a      	str	r2, [r3, #32]
}
 800816a:	46c0      	nop			; (mov r8, r8)
 800816c:	46bd      	mov	sp, r7
 800816e:	b006      	add	sp, #24
 8008170:	bd80      	pop	{r7, pc}
 8008172:	46c0      	nop			; (mov r8, r8)
 8008174:	ffff0fff 	.word	0xffff0fff

08008178 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8008178:	b580      	push	{r7, lr}
 800817a:	b084      	sub	sp, #16
 800817c:	af00      	add	r7, sp, #0
 800817e:	6078      	str	r0, [r7, #4]
 8008180:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8008182:	687b      	ldr	r3, [r7, #4]
 8008184:	689b      	ldr	r3, [r3, #8]
 8008186:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8008188:	68fb      	ldr	r3, [r7, #12]
 800818a:	4a08      	ldr	r2, [pc, #32]	; (80081ac <TIM_ITRx_SetConfig+0x34>)
 800818c:	4013      	ands	r3, r2
 800818e:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8008190:	683a      	ldr	r2, [r7, #0]
 8008192:	68fb      	ldr	r3, [r7, #12]
 8008194:	4313      	orrs	r3, r2
 8008196:	2207      	movs	r2, #7
 8008198:	4313      	orrs	r3, r2
 800819a:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800819c:	687b      	ldr	r3, [r7, #4]
 800819e:	68fa      	ldr	r2, [r7, #12]
 80081a0:	609a      	str	r2, [r3, #8]
}
 80081a2:	46c0      	nop			; (mov r8, r8)
 80081a4:	46bd      	mov	sp, r7
 80081a6:	b004      	add	sp, #16
 80081a8:	bd80      	pop	{r7, pc}
 80081aa:	46c0      	nop			; (mov r8, r8)
 80081ac:	ffcfff8f 	.word	0xffcfff8f

080081b0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80081b0:	b580      	push	{r7, lr}
 80081b2:	b086      	sub	sp, #24
 80081b4:	af00      	add	r7, sp, #0
 80081b6:	60f8      	str	r0, [r7, #12]
 80081b8:	60b9      	str	r1, [r7, #8]
 80081ba:	607a      	str	r2, [r7, #4]
 80081bc:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80081be:	68fb      	ldr	r3, [r7, #12]
 80081c0:	689b      	ldr	r3, [r3, #8]
 80081c2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80081c4:	697b      	ldr	r3, [r7, #20]
 80081c6:	4a09      	ldr	r2, [pc, #36]	; (80081ec <TIM_ETR_SetConfig+0x3c>)
 80081c8:	4013      	ands	r3, r2
 80081ca:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80081cc:	683b      	ldr	r3, [r7, #0]
 80081ce:	021a      	lsls	r2, r3, #8
 80081d0:	687b      	ldr	r3, [r7, #4]
 80081d2:	431a      	orrs	r2, r3
 80081d4:	68bb      	ldr	r3, [r7, #8]
 80081d6:	4313      	orrs	r3, r2
 80081d8:	697a      	ldr	r2, [r7, #20]
 80081da:	4313      	orrs	r3, r2
 80081dc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80081de:	68fb      	ldr	r3, [r7, #12]
 80081e0:	697a      	ldr	r2, [r7, #20]
 80081e2:	609a      	str	r2, [r3, #8]
}
 80081e4:	46c0      	nop			; (mov r8, r8)
 80081e6:	46bd      	mov	sp, r7
 80081e8:	b006      	add	sp, #24
 80081ea:	bd80      	pop	{r7, pc}
 80081ec:	ffff00ff 	.word	0xffff00ff

080081f0 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80081f0:	b580      	push	{r7, lr}
 80081f2:	b086      	sub	sp, #24
 80081f4:	af00      	add	r7, sp, #0
 80081f6:	60f8      	str	r0, [r7, #12]
 80081f8:	60b9      	str	r1, [r7, #8]
 80081fa:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80081fc:	68bb      	ldr	r3, [r7, #8]
 80081fe:	221f      	movs	r2, #31
 8008200:	4013      	ands	r3, r2
 8008202:	2201      	movs	r2, #1
 8008204:	409a      	lsls	r2, r3
 8008206:	0013      	movs	r3, r2
 8008208:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800820a:	68fb      	ldr	r3, [r7, #12]
 800820c:	6a1b      	ldr	r3, [r3, #32]
 800820e:	697a      	ldr	r2, [r7, #20]
 8008210:	43d2      	mvns	r2, r2
 8008212:	401a      	ands	r2, r3
 8008214:	68fb      	ldr	r3, [r7, #12]
 8008216:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8008218:	68fb      	ldr	r3, [r7, #12]
 800821a:	6a1a      	ldr	r2, [r3, #32]
 800821c:	68bb      	ldr	r3, [r7, #8]
 800821e:	211f      	movs	r1, #31
 8008220:	400b      	ands	r3, r1
 8008222:	6879      	ldr	r1, [r7, #4]
 8008224:	4099      	lsls	r1, r3
 8008226:	000b      	movs	r3, r1
 8008228:	431a      	orrs	r2, r3
 800822a:	68fb      	ldr	r3, [r7, #12]
 800822c:	621a      	str	r2, [r3, #32]
}
 800822e:	46c0      	nop			; (mov r8, r8)
 8008230:	46bd      	mov	sp, r7
 8008232:	b006      	add	sp, #24
 8008234:	bd80      	pop	{r7, pc}
	...

08008238 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8008238:	b580      	push	{r7, lr}
 800823a:	b084      	sub	sp, #16
 800823c:	af00      	add	r7, sp, #0
 800823e:	6078      	str	r0, [r7, #4]
 8008240:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8008242:	687b      	ldr	r3, [r7, #4]
 8008244:	223c      	movs	r2, #60	; 0x3c
 8008246:	5c9b      	ldrb	r3, [r3, r2]
 8008248:	2b01      	cmp	r3, #1
 800824a:	d101      	bne.n	8008250 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800824c:	2302      	movs	r3, #2
 800824e:	e055      	b.n	80082fc <HAL_TIMEx_MasterConfigSynchronization+0xc4>
 8008250:	687b      	ldr	r3, [r7, #4]
 8008252:	223c      	movs	r2, #60	; 0x3c
 8008254:	2101      	movs	r1, #1
 8008256:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008258:	687b      	ldr	r3, [r7, #4]
 800825a:	223d      	movs	r2, #61	; 0x3d
 800825c:	2102      	movs	r1, #2
 800825e:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8008260:	687b      	ldr	r3, [r7, #4]
 8008262:	681b      	ldr	r3, [r3, #0]
 8008264:	685b      	ldr	r3, [r3, #4]
 8008266:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008268:	687b      	ldr	r3, [r7, #4]
 800826a:	681b      	ldr	r3, [r3, #0]
 800826c:	689b      	ldr	r3, [r3, #8]
 800826e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8008270:	687b      	ldr	r3, [r7, #4]
 8008272:	681b      	ldr	r3, [r3, #0]
 8008274:	4a23      	ldr	r2, [pc, #140]	; (8008304 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8008276:	4293      	cmp	r3, r2
 8008278:	d108      	bne.n	800828c <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800827a:	68fb      	ldr	r3, [r7, #12]
 800827c:	4a22      	ldr	r2, [pc, #136]	; (8008308 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 800827e:	4013      	ands	r3, r2
 8008280:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8008282:	683b      	ldr	r3, [r7, #0]
 8008284:	685b      	ldr	r3, [r3, #4]
 8008286:	68fa      	ldr	r2, [r7, #12]
 8008288:	4313      	orrs	r3, r2
 800828a:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800828c:	68fb      	ldr	r3, [r7, #12]
 800828e:	2270      	movs	r2, #112	; 0x70
 8008290:	4393      	bics	r3, r2
 8008292:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8008294:	683b      	ldr	r3, [r7, #0]
 8008296:	681b      	ldr	r3, [r3, #0]
 8008298:	68fa      	ldr	r2, [r7, #12]
 800829a:	4313      	orrs	r3, r2
 800829c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800829e:	687b      	ldr	r3, [r7, #4]
 80082a0:	681b      	ldr	r3, [r3, #0]
 80082a2:	68fa      	ldr	r2, [r7, #12]
 80082a4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80082a6:	687b      	ldr	r3, [r7, #4]
 80082a8:	681b      	ldr	r3, [r3, #0]
 80082aa:	4a16      	ldr	r2, [pc, #88]	; (8008304 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 80082ac:	4293      	cmp	r3, r2
 80082ae:	d00f      	beq.n	80082d0 <HAL_TIMEx_MasterConfigSynchronization+0x98>
 80082b0:	687b      	ldr	r3, [r7, #4]
 80082b2:	681a      	ldr	r2, [r3, #0]
 80082b4:	2380      	movs	r3, #128	; 0x80
 80082b6:	05db      	lsls	r3, r3, #23
 80082b8:	429a      	cmp	r2, r3
 80082ba:	d009      	beq.n	80082d0 <HAL_TIMEx_MasterConfigSynchronization+0x98>
 80082bc:	687b      	ldr	r3, [r7, #4]
 80082be:	681b      	ldr	r3, [r3, #0]
 80082c0:	4a12      	ldr	r2, [pc, #72]	; (800830c <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 80082c2:	4293      	cmp	r3, r2
 80082c4:	d004      	beq.n	80082d0 <HAL_TIMEx_MasterConfigSynchronization+0x98>
 80082c6:	687b      	ldr	r3, [r7, #4]
 80082c8:	681b      	ldr	r3, [r3, #0]
 80082ca:	4a11      	ldr	r2, [pc, #68]	; (8008310 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 80082cc:	4293      	cmp	r3, r2
 80082ce:	d10c      	bne.n	80082ea <HAL_TIMEx_MasterConfigSynchronization+0xb2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80082d0:	68bb      	ldr	r3, [r7, #8]
 80082d2:	2280      	movs	r2, #128	; 0x80
 80082d4:	4393      	bics	r3, r2
 80082d6:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80082d8:	683b      	ldr	r3, [r7, #0]
 80082da:	689b      	ldr	r3, [r3, #8]
 80082dc:	68ba      	ldr	r2, [r7, #8]
 80082de:	4313      	orrs	r3, r2
 80082e0:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80082e2:	687b      	ldr	r3, [r7, #4]
 80082e4:	681b      	ldr	r3, [r3, #0]
 80082e6:	68ba      	ldr	r2, [r7, #8]
 80082e8:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80082ea:	687b      	ldr	r3, [r7, #4]
 80082ec:	223d      	movs	r2, #61	; 0x3d
 80082ee:	2101      	movs	r1, #1
 80082f0:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 80082f2:	687b      	ldr	r3, [r7, #4]
 80082f4:	223c      	movs	r2, #60	; 0x3c
 80082f6:	2100      	movs	r1, #0
 80082f8:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80082fa:	2300      	movs	r3, #0
}
 80082fc:	0018      	movs	r0, r3
 80082fe:	46bd      	mov	sp, r7
 8008300:	b004      	add	sp, #16
 8008302:	bd80      	pop	{r7, pc}
 8008304:	40012c00 	.word	0x40012c00
 8008308:	ff0fffff 	.word	0xff0fffff
 800830c:	40000400 	.word	0x40000400
 8008310:	40014000 	.word	0x40014000

08008314 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8008314:	b580      	push	{r7, lr}
 8008316:	b084      	sub	sp, #16
 8008318:	af00      	add	r7, sp, #0
 800831a:	6078      	str	r0, [r7, #4]
 800831c:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800831e:	2300      	movs	r3, #0
 8008320:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8008322:	687b      	ldr	r3, [r7, #4]
 8008324:	223c      	movs	r2, #60	; 0x3c
 8008326:	5c9b      	ldrb	r3, [r3, r2]
 8008328:	2b01      	cmp	r3, #1
 800832a:	d101      	bne.n	8008330 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800832c:	2302      	movs	r3, #2
 800832e:	e079      	b.n	8008424 <HAL_TIMEx_ConfigBreakDeadTime+0x110>
 8008330:	687b      	ldr	r3, [r7, #4]
 8008332:	223c      	movs	r2, #60	; 0x3c
 8008334:	2101      	movs	r1, #1
 8008336:	5499      	strb	r1, [r3, r2]

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8008338:	68fb      	ldr	r3, [r7, #12]
 800833a:	22ff      	movs	r2, #255	; 0xff
 800833c:	4393      	bics	r3, r2
 800833e:	001a      	movs	r2, r3
 8008340:	683b      	ldr	r3, [r7, #0]
 8008342:	68db      	ldr	r3, [r3, #12]
 8008344:	4313      	orrs	r3, r2
 8008346:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8008348:	68fb      	ldr	r3, [r7, #12]
 800834a:	4a38      	ldr	r2, [pc, #224]	; (800842c <HAL_TIMEx_ConfigBreakDeadTime+0x118>)
 800834c:	401a      	ands	r2, r3
 800834e:	683b      	ldr	r3, [r7, #0]
 8008350:	689b      	ldr	r3, [r3, #8]
 8008352:	4313      	orrs	r3, r2
 8008354:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8008356:	68fb      	ldr	r3, [r7, #12]
 8008358:	4a35      	ldr	r2, [pc, #212]	; (8008430 <HAL_TIMEx_ConfigBreakDeadTime+0x11c>)
 800835a:	401a      	ands	r2, r3
 800835c:	683b      	ldr	r3, [r7, #0]
 800835e:	685b      	ldr	r3, [r3, #4]
 8008360:	4313      	orrs	r3, r2
 8008362:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8008364:	68fb      	ldr	r3, [r7, #12]
 8008366:	4a33      	ldr	r2, [pc, #204]	; (8008434 <HAL_TIMEx_ConfigBreakDeadTime+0x120>)
 8008368:	401a      	ands	r2, r3
 800836a:	683b      	ldr	r3, [r7, #0]
 800836c:	681b      	ldr	r3, [r3, #0]
 800836e:	4313      	orrs	r3, r2
 8008370:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8008372:	68fb      	ldr	r3, [r7, #12]
 8008374:	4a30      	ldr	r2, [pc, #192]	; (8008438 <HAL_TIMEx_ConfigBreakDeadTime+0x124>)
 8008376:	401a      	ands	r2, r3
 8008378:	683b      	ldr	r3, [r7, #0]
 800837a:	691b      	ldr	r3, [r3, #16]
 800837c:	4313      	orrs	r3, r2
 800837e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8008380:	68fb      	ldr	r3, [r7, #12]
 8008382:	4a2e      	ldr	r2, [pc, #184]	; (800843c <HAL_TIMEx_ConfigBreakDeadTime+0x128>)
 8008384:	401a      	ands	r2, r3
 8008386:	683b      	ldr	r3, [r7, #0]
 8008388:	695b      	ldr	r3, [r3, #20]
 800838a:	4313      	orrs	r3, r2
 800838c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800838e:	68fb      	ldr	r3, [r7, #12]
 8008390:	4a2b      	ldr	r2, [pc, #172]	; (8008440 <HAL_TIMEx_ConfigBreakDeadTime+0x12c>)
 8008392:	401a      	ands	r2, r3
 8008394:	683b      	ldr	r3, [r7, #0]
 8008396:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008398:	4313      	orrs	r3, r2
 800839a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800839c:	68fb      	ldr	r3, [r7, #12]
 800839e:	4a29      	ldr	r2, [pc, #164]	; (8008444 <HAL_TIMEx_ConfigBreakDeadTime+0x130>)
 80083a0:	401a      	ands	r2, r3
 80083a2:	683b      	ldr	r3, [r7, #0]
 80083a4:	699b      	ldr	r3, [r3, #24]
 80083a6:	041b      	lsls	r3, r3, #16
 80083a8:	4313      	orrs	r3, r2
 80083aa:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 80083ac:	687b      	ldr	r3, [r7, #4]
 80083ae:	681b      	ldr	r3, [r3, #0]
 80083b0:	4a25      	ldr	r2, [pc, #148]	; (8008448 <HAL_TIMEx_ConfigBreakDeadTime+0x134>)
 80083b2:	4293      	cmp	r3, r2
 80083b4:	d106      	bne.n	80083c4 <HAL_TIMEx_ConfigBreakDeadTime+0xb0>
  {
    /* Check the parameters */
    assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

    /* Set BREAK AF mode */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 80083b6:	68fb      	ldr	r3, [r7, #12]
 80083b8:	4a24      	ldr	r2, [pc, #144]	; (800844c <HAL_TIMEx_ConfigBreakDeadTime+0x138>)
 80083ba:	401a      	ands	r2, r3
 80083bc:	683b      	ldr	r3, [r7, #0]
 80083be:	69db      	ldr	r3, [r3, #28]
 80083c0:	4313      	orrs	r3, r2
 80083c2:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 80083c4:	687b      	ldr	r3, [r7, #4]
 80083c6:	681b      	ldr	r3, [r3, #0]
 80083c8:	4a1f      	ldr	r2, [pc, #124]	; (8008448 <HAL_TIMEx_ConfigBreakDeadTime+0x134>)
 80083ca:	4293      	cmp	r3, r2
 80083cc:	d121      	bne.n	8008412 <HAL_TIMEx_ConfigBreakDeadTime+0xfe>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 80083ce:	68fb      	ldr	r3, [r7, #12]
 80083d0:	4a1f      	ldr	r2, [pc, #124]	; (8008450 <HAL_TIMEx_ConfigBreakDeadTime+0x13c>)
 80083d2:	401a      	ands	r2, r3
 80083d4:	683b      	ldr	r3, [r7, #0]
 80083d6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80083d8:	051b      	lsls	r3, r3, #20
 80083da:	4313      	orrs	r3, r2
 80083dc:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 80083de:	68fb      	ldr	r3, [r7, #12]
 80083e0:	4a1c      	ldr	r2, [pc, #112]	; (8008454 <HAL_TIMEx_ConfigBreakDeadTime+0x140>)
 80083e2:	401a      	ands	r2, r3
 80083e4:	683b      	ldr	r3, [r7, #0]
 80083e6:	6a1b      	ldr	r3, [r3, #32]
 80083e8:	4313      	orrs	r3, r2
 80083ea:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 80083ec:	68fb      	ldr	r3, [r7, #12]
 80083ee:	4a1a      	ldr	r2, [pc, #104]	; (8008458 <HAL_TIMEx_ConfigBreakDeadTime+0x144>)
 80083f0:	401a      	ands	r2, r3
 80083f2:	683b      	ldr	r3, [r7, #0]
 80083f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80083f6:	4313      	orrs	r3, r2
 80083f8:	60fb      	str	r3, [r7, #12]

    if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 80083fa:	687b      	ldr	r3, [r7, #4]
 80083fc:	681b      	ldr	r3, [r3, #0]
 80083fe:	4a12      	ldr	r2, [pc, #72]	; (8008448 <HAL_TIMEx_ConfigBreakDeadTime+0x134>)
 8008400:	4293      	cmp	r3, r2
 8008402:	d106      	bne.n	8008412 <HAL_TIMEx_ConfigBreakDeadTime+0xfe>
    {
      /* Check the parameters */
      assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

      /* Set BREAK2 AF mode */
      MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 8008404:	68fb      	ldr	r3, [r7, #12]
 8008406:	4a15      	ldr	r2, [pc, #84]	; (800845c <HAL_TIMEx_ConfigBreakDeadTime+0x148>)
 8008408:	401a      	ands	r2, r3
 800840a:	683b      	ldr	r3, [r7, #0]
 800840c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800840e:	4313      	orrs	r3, r2
 8008410:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8008412:	687b      	ldr	r3, [r7, #4]
 8008414:	681b      	ldr	r3, [r3, #0]
 8008416:	68fa      	ldr	r2, [r7, #12]
 8008418:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 800841a:	687b      	ldr	r3, [r7, #4]
 800841c:	223c      	movs	r2, #60	; 0x3c
 800841e:	2100      	movs	r1, #0
 8008420:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8008422:	2300      	movs	r3, #0
}
 8008424:	0018      	movs	r0, r3
 8008426:	46bd      	mov	sp, r7
 8008428:	b004      	add	sp, #16
 800842a:	bd80      	pop	{r7, pc}
 800842c:	fffffcff 	.word	0xfffffcff
 8008430:	fffffbff 	.word	0xfffffbff
 8008434:	fffff7ff 	.word	0xfffff7ff
 8008438:	ffffefff 	.word	0xffffefff
 800843c:	ffffdfff 	.word	0xffffdfff
 8008440:	ffffbfff 	.word	0xffffbfff
 8008444:	fff0ffff 	.word	0xfff0ffff
 8008448:	40012c00 	.word	0x40012c00
 800844c:	efffffff 	.word	0xefffffff
 8008450:	ff0fffff 	.word	0xff0fffff
 8008454:	feffffff 	.word	0xfeffffff
 8008458:	fdffffff 	.word	0xfdffffff
 800845c:	dfffffff 	.word	0xdfffffff

08008460 <HAL_TIMEx_ConfigBreakInput>:
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakInput(TIM_HandleTypeDef *htim,
                                             uint32_t BreakInput,
                                             TIMEx_BreakInputConfigTypeDef *sBreakInputConfig)

{
 8008460:	b580      	push	{r7, lr}
 8008462:	b08a      	sub	sp, #40	; 0x28
 8008464:	af00      	add	r7, sp, #0
 8008466:	60f8      	str	r0, [r7, #12]
 8008468:	60b9      	str	r1, [r7, #8]
 800846a:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_BREAKINPUTSOURCE(sBreakInputConfig->Source));
  assert_param(IS_TIM_BREAKINPUTSOURCE_STATE(sBreakInputConfig->Enable));
  assert_param(IS_TIM_BREAKINPUTSOURCE_POLARITY(sBreakInputConfig->Polarity));

  /* Check input state */
  __HAL_LOCK(htim);
 800846c:	68fb      	ldr	r3, [r7, #12]
 800846e:	223c      	movs	r2, #60	; 0x3c
 8008470:	5c9b      	ldrb	r3, [r3, r2]
 8008472:	2b01      	cmp	r3, #1
 8008474:	d101      	bne.n	800847a <HAL_TIMEx_ConfigBreakInput+0x1a>
 8008476:	2302      	movs	r3, #2
 8008478:	e08e      	b.n	8008598 <HAL_TIMEx_ConfigBreakInput+0x138>
 800847a:	68fb      	ldr	r3, [r7, #12]
 800847c:	223c      	movs	r2, #60	; 0x3c
 800847e:	2101      	movs	r1, #1
 8008480:	5499      	strb	r1, [r3, r2]

  switch (sBreakInputConfig->Source)
 8008482:	687b      	ldr	r3, [r7, #4]
 8008484:	681b      	ldr	r3, [r3, #0]
 8008486:	2b04      	cmp	r3, #4
 8008488:	d019      	beq.n	80084be <HAL_TIMEx_ConfigBreakInput+0x5e>
 800848a:	d822      	bhi.n	80084d2 <HAL_TIMEx_ConfigBreakInput+0x72>
 800848c:	2b01      	cmp	r3, #1
 800848e:	d002      	beq.n	8008496 <HAL_TIMEx_ConfigBreakInput+0x36>
 8008490:	2b02      	cmp	r3, #2
 8008492:	d00a      	beq.n	80084aa <HAL_TIMEx_ConfigBreakInput+0x4a>
 8008494:	e01d      	b.n	80084d2 <HAL_TIMEx_ConfigBreakInput+0x72>
  {
    case TIM_BREAKINPUTSOURCE_BKIN:
    {
      bkin_enable_mask = TIM1_AF1_BKINE;
 8008496:	2301      	movs	r3, #1
 8008498:	627b      	str	r3, [r7, #36]	; 0x24
      bkin_enable_bitpos = TIM1_AF1_BKINE_Pos;
 800849a:	2300      	movs	r3, #0
 800849c:	61fb      	str	r3, [r7, #28]
      bkin_polarity_mask = TIM1_AF1_BKINP;
 800849e:	2380      	movs	r3, #128	; 0x80
 80084a0:	009b      	lsls	r3, r3, #2
 80084a2:	623b      	str	r3, [r7, #32]
      bkin_polarity_bitpos = TIM1_AF1_BKINP_Pos;
 80084a4:	2309      	movs	r3, #9
 80084a6:	61bb      	str	r3, [r7, #24]
      break;
 80084a8:	e01c      	b.n	80084e4 <HAL_TIMEx_ConfigBreakInput+0x84>
    }
#if defined(COMP1) && defined(COMP2)
    case TIM_BREAKINPUTSOURCE_COMP1:
    {
      bkin_enable_mask = TIM1_AF1_BKCMP1E;
 80084aa:	2302      	movs	r3, #2
 80084ac:	627b      	str	r3, [r7, #36]	; 0x24
      bkin_enable_bitpos = TIM1_AF1_BKCMP1E_Pos;
 80084ae:	2301      	movs	r3, #1
 80084b0:	61fb      	str	r3, [r7, #28]
      bkin_polarity_mask = TIM1_AF1_BKCMP1P;
 80084b2:	2380      	movs	r3, #128	; 0x80
 80084b4:	00db      	lsls	r3, r3, #3
 80084b6:	623b      	str	r3, [r7, #32]
      bkin_polarity_bitpos = TIM1_AF1_BKCMP1P_Pos;
 80084b8:	230a      	movs	r3, #10
 80084ba:	61bb      	str	r3, [r7, #24]
      break;
 80084bc:	e012      	b.n	80084e4 <HAL_TIMEx_ConfigBreakInput+0x84>
    }
    case TIM_BREAKINPUTSOURCE_COMP2:
    {
      bkin_enable_mask = TIM1_AF1_BKCMP2E;
 80084be:	2304      	movs	r3, #4
 80084c0:	627b      	str	r3, [r7, #36]	; 0x24
      bkin_enable_bitpos = TIM1_AF1_BKCMP2E_Pos;
 80084c2:	2302      	movs	r3, #2
 80084c4:	61fb      	str	r3, [r7, #28]
      bkin_polarity_mask = TIM1_AF1_BKCMP2P;
 80084c6:	2380      	movs	r3, #128	; 0x80
 80084c8:	011b      	lsls	r3, r3, #4
 80084ca:	623b      	str	r3, [r7, #32]
      bkin_polarity_bitpos = TIM1_AF1_BKCMP2P_Pos;
 80084cc:	230b      	movs	r3, #11
 80084ce:	61bb      	str	r3, [r7, #24]
      break;
 80084d0:	e008      	b.n	80084e4 <HAL_TIMEx_ConfigBreakInput+0x84>
    }
#endif /* COMP3 */

    default:
    {
      bkin_enable_mask = 0U;
 80084d2:	2300      	movs	r3, #0
 80084d4:	627b      	str	r3, [r7, #36]	; 0x24
      bkin_polarity_mask = 0U;
 80084d6:	2300      	movs	r3, #0
 80084d8:	623b      	str	r3, [r7, #32]
      bkin_enable_bitpos = 0U;
 80084da:	2300      	movs	r3, #0
 80084dc:	61fb      	str	r3, [r7, #28]
      bkin_polarity_bitpos = 0U;
 80084de:	2300      	movs	r3, #0
 80084e0:	61bb      	str	r3, [r7, #24]
      break;
 80084e2:	46c0      	nop			; (mov r8, r8)
    }
  }

  switch (BreakInput)
 80084e4:	68bb      	ldr	r3, [r7, #8]
 80084e6:	2b01      	cmp	r3, #1
 80084e8:	d003      	beq.n	80084f2 <HAL_TIMEx_ConfigBreakInput+0x92>
 80084ea:	68bb      	ldr	r3, [r7, #8]
 80084ec:	2b02      	cmp	r3, #2
 80084ee:	d027      	beq.n	8008540 <HAL_TIMEx_ConfigBreakInput+0xe0>
      /* Set TIMx_AF2 */
      htim->Instance->AF2 = tmporx;
      break;
    }
    default:
      break;
 80084f0:	e04d      	b.n	800858e <HAL_TIMEx_ConfigBreakInput+0x12e>
      tmporx = htim->Instance->AF1;
 80084f2:	68fb      	ldr	r3, [r7, #12]
 80084f4:	681b      	ldr	r3, [r3, #0]
 80084f6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80084f8:	617b      	str	r3, [r7, #20]
      tmporx &= ~bkin_enable_mask;
 80084fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80084fc:	43da      	mvns	r2, r3
 80084fe:	697b      	ldr	r3, [r7, #20]
 8008500:	4013      	ands	r3, r2
 8008502:	617b      	str	r3, [r7, #20]
      tmporx |= (sBreakInputConfig->Enable << bkin_enable_bitpos) & bkin_enable_mask;
 8008504:	687b      	ldr	r3, [r7, #4]
 8008506:	685a      	ldr	r2, [r3, #4]
 8008508:	69fb      	ldr	r3, [r7, #28]
 800850a:	409a      	lsls	r2, r3
 800850c:	0013      	movs	r3, r2
 800850e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008510:	4013      	ands	r3, r2
 8008512:	697a      	ldr	r2, [r7, #20]
 8008514:	4313      	orrs	r3, r2
 8008516:	617b      	str	r3, [r7, #20]
      tmporx &= ~bkin_polarity_mask;
 8008518:	6a3b      	ldr	r3, [r7, #32]
 800851a:	43da      	mvns	r2, r3
 800851c:	697b      	ldr	r3, [r7, #20]
 800851e:	4013      	ands	r3, r2
 8008520:	617b      	str	r3, [r7, #20]
      tmporx |= (sBreakInputConfig->Polarity << bkin_polarity_bitpos) & bkin_polarity_mask;
 8008522:	687b      	ldr	r3, [r7, #4]
 8008524:	689a      	ldr	r2, [r3, #8]
 8008526:	69bb      	ldr	r3, [r7, #24]
 8008528:	409a      	lsls	r2, r3
 800852a:	0013      	movs	r3, r2
 800852c:	6a3a      	ldr	r2, [r7, #32]
 800852e:	4013      	ands	r3, r2
 8008530:	697a      	ldr	r2, [r7, #20]
 8008532:	4313      	orrs	r3, r2
 8008534:	617b      	str	r3, [r7, #20]
      htim->Instance->AF1 = tmporx;
 8008536:	68fb      	ldr	r3, [r7, #12]
 8008538:	681b      	ldr	r3, [r3, #0]
 800853a:	697a      	ldr	r2, [r7, #20]
 800853c:	661a      	str	r2, [r3, #96]	; 0x60
      break;
 800853e:	e026      	b.n	800858e <HAL_TIMEx_ConfigBreakInput+0x12e>
      tmporx = htim->Instance->AF2;
 8008540:	68fb      	ldr	r3, [r7, #12]
 8008542:	681b      	ldr	r3, [r3, #0]
 8008544:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8008546:	617b      	str	r3, [r7, #20]
      tmporx &= ~bkin_enable_mask;
 8008548:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800854a:	43da      	mvns	r2, r3
 800854c:	697b      	ldr	r3, [r7, #20]
 800854e:	4013      	ands	r3, r2
 8008550:	617b      	str	r3, [r7, #20]
      tmporx |= (sBreakInputConfig->Enable << bkin_enable_bitpos) & bkin_enable_mask;
 8008552:	687b      	ldr	r3, [r7, #4]
 8008554:	685a      	ldr	r2, [r3, #4]
 8008556:	69fb      	ldr	r3, [r7, #28]
 8008558:	409a      	lsls	r2, r3
 800855a:	0013      	movs	r3, r2
 800855c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800855e:	4013      	ands	r3, r2
 8008560:	697a      	ldr	r2, [r7, #20]
 8008562:	4313      	orrs	r3, r2
 8008564:	617b      	str	r3, [r7, #20]
      tmporx &= ~bkin_polarity_mask;
 8008566:	6a3b      	ldr	r3, [r7, #32]
 8008568:	43da      	mvns	r2, r3
 800856a:	697b      	ldr	r3, [r7, #20]
 800856c:	4013      	ands	r3, r2
 800856e:	617b      	str	r3, [r7, #20]
      tmporx |= (sBreakInputConfig->Polarity << bkin_polarity_bitpos) & bkin_polarity_mask;
 8008570:	687b      	ldr	r3, [r7, #4]
 8008572:	689a      	ldr	r2, [r3, #8]
 8008574:	69bb      	ldr	r3, [r7, #24]
 8008576:	409a      	lsls	r2, r3
 8008578:	0013      	movs	r3, r2
 800857a:	6a3a      	ldr	r2, [r7, #32]
 800857c:	4013      	ands	r3, r2
 800857e:	697a      	ldr	r2, [r7, #20]
 8008580:	4313      	orrs	r3, r2
 8008582:	617b      	str	r3, [r7, #20]
      htim->Instance->AF2 = tmporx;
 8008584:	68fb      	ldr	r3, [r7, #12]
 8008586:	681b      	ldr	r3, [r3, #0]
 8008588:	697a      	ldr	r2, [r7, #20]
 800858a:	665a      	str	r2, [r3, #100]	; 0x64
      break;
 800858c:	46c0      	nop			; (mov r8, r8)
  }

  __HAL_UNLOCK(htim);
 800858e:	68fb      	ldr	r3, [r7, #12]
 8008590:	223c      	movs	r2, #60	; 0x3c
 8008592:	2100      	movs	r1, #0
 8008594:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8008596:	2300      	movs	r3, #0
}
 8008598:	0018      	movs	r0, r3
 800859a:	46bd      	mov	sp, r7
 800859c:	b00a      	add	sp, #40	; 0x28
 800859e:	bd80      	pop	{r7, pc}

080085a0 <HAL_USART_Init>:
  *         parameters in the USART_InitTypeDef and initialize the associated handle.
  * @param  husart USART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_USART_Init(USART_HandleTypeDef *husart)
{
 80085a0:	b580      	push	{r7, lr}
 80085a2:	b082      	sub	sp, #8
 80085a4:	af00      	add	r7, sp, #0
 80085a6:	6078      	str	r0, [r7, #4]
  /* Check the USART handle allocation */
  if (husart == NULL)
 80085a8:	687b      	ldr	r3, [r7, #4]
 80085aa:	2b00      	cmp	r3, #0
 80085ac:	d101      	bne.n	80085b2 <HAL_USART_Init+0x12>
  {
    return HAL_ERROR;
 80085ae:	2301      	movs	r3, #1
 80085b0:	e03f      	b.n	8008632 <HAL_USART_Init+0x92>
  }

  /* Check the parameters */
  assert_param(IS_USART_INSTANCE(husart->Instance));

  if (husart->State == HAL_USART_STATE_RESET)
 80085b2:	687b      	ldr	r3, [r7, #4]
 80085b4:	2259      	movs	r2, #89	; 0x59
 80085b6:	5c9b      	ldrb	r3, [r3, r2]
 80085b8:	b2db      	uxtb	r3, r3
 80085ba:	2b00      	cmp	r3, #0
 80085bc:	d107      	bne.n	80085ce <HAL_USART_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    husart->Lock = HAL_UNLOCKED;
 80085be:	687b      	ldr	r3, [r7, #4]
 80085c0:	2258      	movs	r2, #88	; 0x58
 80085c2:	2100      	movs	r1, #0
 80085c4:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    husart->MspInitCallback(husart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_USART_MspInit(husart);
 80085c6:	687b      	ldr	r3, [r7, #4]
 80085c8:	0018      	movs	r0, r3
 80085ca:	f7fa fa2b 	bl	8002a24 <HAL_USART_MspInit>
#endif /* USE_HAL_USART_REGISTER_CALLBACKS */
  }

  husart->State = HAL_USART_STATE_BUSY;
 80085ce:	687b      	ldr	r3, [r7, #4]
 80085d0:	2259      	movs	r2, #89	; 0x59
 80085d2:	2102      	movs	r1, #2
 80085d4:	5499      	strb	r1, [r3, r2]

  /* Disable the Peripheral */
  __HAL_USART_DISABLE(husart);
 80085d6:	687b      	ldr	r3, [r7, #4]
 80085d8:	681b      	ldr	r3, [r3, #0]
 80085da:	681a      	ldr	r2, [r3, #0]
 80085dc:	687b      	ldr	r3, [r7, #4]
 80085de:	681b      	ldr	r3, [r3, #0]
 80085e0:	2101      	movs	r1, #1
 80085e2:	438a      	bics	r2, r1
 80085e4:	601a      	str	r2, [r3, #0]

  /* Set the Usart Communication parameters */
  if (USART_SetConfig(husart) == HAL_ERROR)
 80085e6:	687b      	ldr	r3, [r7, #4]
 80085e8:	0018      	movs	r0, r3
 80085ea:	f000 facf 	bl	8008b8c <USART_SetConfig>
 80085ee:	0003      	movs	r3, r0
 80085f0:	2b01      	cmp	r3, #1
 80085f2:	d101      	bne.n	80085f8 <HAL_USART_Init+0x58>
  {
    return HAL_ERROR;
 80085f4:	2301      	movs	r3, #1
 80085f6:	e01c      	b.n	8008632 <HAL_USART_Init+0x92>
  }

  /* In Synchronous mode, the following bits must be kept cleared:
  - LINEN bit in the USART_CR2 register
  - HDSEL, SCEN and IREN bits in the USART_CR3 register.*/
  husart->Instance->CR2 &= ~USART_CR2_LINEN;
 80085f8:	687b      	ldr	r3, [r7, #4]
 80085fa:	681b      	ldr	r3, [r3, #0]
 80085fc:	685a      	ldr	r2, [r3, #4]
 80085fe:	687b      	ldr	r3, [r7, #4]
 8008600:	681b      	ldr	r3, [r3, #0]
 8008602:	490e      	ldr	r1, [pc, #56]	; (800863c <HAL_USART_Init+0x9c>)
 8008604:	400a      	ands	r2, r1
 8008606:	605a      	str	r2, [r3, #4]
  husart->Instance->CR3 &= ~(USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN);
 8008608:	687b      	ldr	r3, [r7, #4]
 800860a:	681b      	ldr	r3, [r3, #0]
 800860c:	689a      	ldr	r2, [r3, #8]
 800860e:	687b      	ldr	r3, [r7, #4]
 8008610:	681b      	ldr	r3, [r3, #0]
 8008612:	212a      	movs	r1, #42	; 0x2a
 8008614:	438a      	bics	r2, r1
 8008616:	609a      	str	r2, [r3, #8]

  /* Enable the Peripheral */
  __HAL_USART_ENABLE(husart);
 8008618:	687b      	ldr	r3, [r7, #4]
 800861a:	681b      	ldr	r3, [r3, #0]
 800861c:	681a      	ldr	r2, [r3, #0]
 800861e:	687b      	ldr	r3, [r7, #4]
 8008620:	681b      	ldr	r3, [r3, #0]
 8008622:	2101      	movs	r1, #1
 8008624:	430a      	orrs	r2, r1
 8008626:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving husart->State to Ready */
  return (USART_CheckIdleState(husart));
 8008628:	687b      	ldr	r3, [r7, #4]
 800862a:	0018      	movs	r0, r3
 800862c:	f000 fd4a 	bl	80090c4 <USART_CheckIdleState>
 8008630:	0003      	movs	r3, r0
}
 8008632:	0018      	movs	r0, r3
 8008634:	46bd      	mov	sp, r7
 8008636:	b002      	add	sp, #8
 8008638:	bd80      	pop	{r7, pc}
 800863a:	46c0      	nop			; (mov r8, r8)
 800863c:	ffffbfff 	.word	0xffffbfff

08008640 <HAL_USART_Transmit>:
  * @param  Size Amount of data elements (u8 or u16) to be sent.
  * @param  Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_USART_Transmit(USART_HandleTypeDef *husart, uint8_t *pTxData, uint16_t Size, uint32_t Timeout)
{
 8008640:	b580      	push	{r7, lr}
 8008642:	b08a      	sub	sp, #40	; 0x28
 8008644:	af02      	add	r7, sp, #8
 8008646:	60f8      	str	r0, [r7, #12]
 8008648:	60b9      	str	r1, [r7, #8]
 800864a:	603b      	str	r3, [r7, #0]
 800864c:	1dbb      	adds	r3, r7, #6
 800864e:	801a      	strh	r2, [r3, #0]
  uint8_t  *ptxdata8bits;
  uint16_t *ptxdata16bits;
  uint32_t tickstart;

  if (husart->State == HAL_USART_STATE_READY)
 8008650:	68fb      	ldr	r3, [r7, #12]
 8008652:	2259      	movs	r2, #89	; 0x59
 8008654:	5c9b      	ldrb	r3, [r3, r2]
 8008656:	b2db      	uxtb	r3, r3
 8008658:	2b01      	cmp	r3, #1
 800865a:	d000      	beq.n	800865e <HAL_USART_Transmit+0x1e>
 800865c:	e0a9      	b.n	80087b2 <HAL_USART_Transmit+0x172>
  {
    if ((pTxData == NULL) || (Size == 0U))
 800865e:	68bb      	ldr	r3, [r7, #8]
 8008660:	2b00      	cmp	r3, #0
 8008662:	d003      	beq.n	800866c <HAL_USART_Transmit+0x2c>
 8008664:	1dbb      	adds	r3, r7, #6
 8008666:	881b      	ldrh	r3, [r3, #0]
 8008668:	2b00      	cmp	r3, #0
 800866a:	d101      	bne.n	8008670 <HAL_USART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800866c:	2301      	movs	r3, #1
 800866e:	e0a1      	b.n	80087b4 <HAL_USART_Transmit+0x174>
    }

    /* In case of 9bits/No Parity transfer, pTxData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((husart->Init.WordLength == USART_WORDLENGTH_9B) && (husart->Init.Parity == USART_PARITY_NONE))
 8008670:	68fb      	ldr	r3, [r7, #12]
 8008672:	689a      	ldr	r2, [r3, #8]
 8008674:	2380      	movs	r3, #128	; 0x80
 8008676:	015b      	lsls	r3, r3, #5
 8008678:	429a      	cmp	r2, r3
 800867a:	d109      	bne.n	8008690 <HAL_USART_Transmit+0x50>
 800867c:	68fb      	ldr	r3, [r7, #12]
 800867e:	691b      	ldr	r3, [r3, #16]
 8008680:	2b00      	cmp	r3, #0
 8008682:	d105      	bne.n	8008690 <HAL_USART_Transmit+0x50>
    {
      if ((((uint32_t)pTxData) & 1U) != 0U)
 8008684:	68bb      	ldr	r3, [r7, #8]
 8008686:	2201      	movs	r2, #1
 8008688:	4013      	ands	r3, r2
 800868a:	d001      	beq.n	8008690 <HAL_USART_Transmit+0x50>
      {
        return  HAL_ERROR;
 800868c:	2301      	movs	r3, #1
 800868e:	e091      	b.n	80087b4 <HAL_USART_Transmit+0x174>
      }
    }

    /* Process Locked */
    __HAL_LOCK(husart);
 8008690:	68fb      	ldr	r3, [r7, #12]
 8008692:	2258      	movs	r2, #88	; 0x58
 8008694:	5c9b      	ldrb	r3, [r3, r2]
 8008696:	2b01      	cmp	r3, #1
 8008698:	d101      	bne.n	800869e <HAL_USART_Transmit+0x5e>
 800869a:	2302      	movs	r3, #2
 800869c:	e08a      	b.n	80087b4 <HAL_USART_Transmit+0x174>
 800869e:	68fb      	ldr	r3, [r7, #12]
 80086a0:	2258      	movs	r2, #88	; 0x58
 80086a2:	2101      	movs	r1, #1
 80086a4:	5499      	strb	r1, [r3, r2]

    husart->ErrorCode = HAL_USART_ERROR_NONE;
 80086a6:	68fb      	ldr	r3, [r7, #12]
 80086a8:	2200      	movs	r2, #0
 80086aa:	65da      	str	r2, [r3, #92]	; 0x5c
    husart->State = HAL_USART_STATE_BUSY_TX;
 80086ac:	68fb      	ldr	r3, [r7, #12]
 80086ae:	2259      	movs	r2, #89	; 0x59
 80086b0:	2112      	movs	r1, #18
 80086b2:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80086b4:	f7fa fc42 	bl	8002f3c <HAL_GetTick>
 80086b8:	0003      	movs	r3, r0
 80086ba:	617b      	str	r3, [r7, #20]

    husart->TxXferSize = Size;
 80086bc:	68fb      	ldr	r3, [r7, #12]
 80086be:	1dba      	adds	r2, r7, #6
 80086c0:	8812      	ldrh	r2, [r2, #0]
 80086c2:	859a      	strh	r2, [r3, #44]	; 0x2c
    husart->TxXferCount = Size;
 80086c4:	68fb      	ldr	r3, [r7, #12]
 80086c6:	1dba      	adds	r2, r7, #6
 80086c8:	8812      	ldrh	r2, [r2, #0]
 80086ca:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* In case of 9bits/No Parity transfer, pTxData needs to be handled as a uint16_t pointer */
    if ((husart->Init.WordLength == USART_WORDLENGTH_9B) && (husart->Init.Parity == USART_PARITY_NONE))
 80086cc:	68fb      	ldr	r3, [r7, #12]
 80086ce:	689a      	ldr	r2, [r3, #8]
 80086d0:	2380      	movs	r3, #128	; 0x80
 80086d2:	015b      	lsls	r3, r3, #5
 80086d4:	429a      	cmp	r2, r3
 80086d6:	d108      	bne.n	80086ea <HAL_USART_Transmit+0xaa>
 80086d8:	68fb      	ldr	r3, [r7, #12]
 80086da:	691b      	ldr	r3, [r3, #16]
 80086dc:	2b00      	cmp	r3, #0
 80086de:	d104      	bne.n	80086ea <HAL_USART_Transmit+0xaa>
    {
      ptxdata8bits  = NULL;
 80086e0:	2300      	movs	r3, #0
 80086e2:	61fb      	str	r3, [r7, #28]
      ptxdata16bits = (uint16_t *) pTxData;
 80086e4:	68bb      	ldr	r3, [r7, #8]
 80086e6:	61bb      	str	r3, [r7, #24]
 80086e8:	e003      	b.n	80086f2 <HAL_USART_Transmit+0xb2>
    }
    else
    {
      ptxdata8bits  = pTxData;
 80086ea:	68bb      	ldr	r3, [r7, #8]
 80086ec:	61fb      	str	r3, [r7, #28]
      ptxdata16bits = NULL;
 80086ee:	2300      	movs	r3, #0
 80086f0:	61bb      	str	r3, [r7, #24]
    }

    /* Check the remaining data to be sent */
    while (husart->TxXferCount > 0U)
 80086f2:	e02a      	b.n	800874a <HAL_USART_Transmit+0x10a>
    {
      if (USART_WaitOnFlagUntilTimeout(husart, USART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80086f4:	697a      	ldr	r2, [r7, #20]
 80086f6:	68f8      	ldr	r0, [r7, #12]
 80086f8:	683b      	ldr	r3, [r7, #0]
 80086fa:	9300      	str	r3, [sp, #0]
 80086fc:	0013      	movs	r3, r2
 80086fe:	2200      	movs	r2, #0
 8008700:	2180      	movs	r1, #128	; 0x80
 8008702:	f000 fa0e 	bl	8008b22 <USART_WaitOnFlagUntilTimeout>
 8008706:	1e03      	subs	r3, r0, #0
 8008708:	d001      	beq.n	800870e <HAL_USART_Transmit+0xce>
      {
        return HAL_TIMEOUT;
 800870a:	2303      	movs	r3, #3
 800870c:	e052      	b.n	80087b4 <HAL_USART_Transmit+0x174>
      }
      if (ptxdata8bits == NULL)
 800870e:	69fb      	ldr	r3, [r7, #28]
 8008710:	2b00      	cmp	r3, #0
 8008712:	d10b      	bne.n	800872c <HAL_USART_Transmit+0xec>
      {
        husart->Instance->TDR = (uint16_t)(*ptxdata16bits & 0x01FFU);
 8008714:	69bb      	ldr	r3, [r7, #24]
 8008716:	881b      	ldrh	r3, [r3, #0]
 8008718:	001a      	movs	r2, r3
 800871a:	68fb      	ldr	r3, [r7, #12]
 800871c:	681b      	ldr	r3, [r3, #0]
 800871e:	05d2      	lsls	r2, r2, #23
 8008720:	0dd2      	lsrs	r2, r2, #23
 8008722:	629a      	str	r2, [r3, #40]	; 0x28
        ptxdata16bits++;
 8008724:	69bb      	ldr	r3, [r7, #24]
 8008726:	3302      	adds	r3, #2
 8008728:	61bb      	str	r3, [r7, #24]
 800872a:	e007      	b.n	800873c <HAL_USART_Transmit+0xfc>
      }
      else
      {
        husart->Instance->TDR = (uint8_t)(*ptxdata8bits & 0xFFU);
 800872c:	69fb      	ldr	r3, [r7, #28]
 800872e:	781a      	ldrb	r2, [r3, #0]
 8008730:	68fb      	ldr	r3, [r7, #12]
 8008732:	681b      	ldr	r3, [r3, #0]
 8008734:	629a      	str	r2, [r3, #40]	; 0x28
        ptxdata8bits++;
 8008736:	69fb      	ldr	r3, [r7, #28]
 8008738:	3301      	adds	r3, #1
 800873a:	61fb      	str	r3, [r7, #28]
      }

      husart->TxXferCount--;
 800873c:	68fb      	ldr	r3, [r7, #12]
 800873e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8008740:	b29b      	uxth	r3, r3
 8008742:	3b01      	subs	r3, #1
 8008744:	b29a      	uxth	r2, r3
 8008746:	68fb      	ldr	r3, [r7, #12]
 8008748:	85da      	strh	r2, [r3, #46]	; 0x2e
    while (husart->TxXferCount > 0U)
 800874a:	68fb      	ldr	r3, [r7, #12]
 800874c:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800874e:	b29b      	uxth	r3, r3
 8008750:	2b00      	cmp	r3, #0
 8008752:	d1cf      	bne.n	80086f4 <HAL_USART_Transmit+0xb4>
    }

    if (USART_WaitOnFlagUntilTimeout(husart, USART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8008754:	697a      	ldr	r2, [r7, #20]
 8008756:	68f8      	ldr	r0, [r7, #12]
 8008758:	683b      	ldr	r3, [r7, #0]
 800875a:	9300      	str	r3, [sp, #0]
 800875c:	0013      	movs	r3, r2
 800875e:	2200      	movs	r2, #0
 8008760:	2140      	movs	r1, #64	; 0x40
 8008762:	f000 f9de 	bl	8008b22 <USART_WaitOnFlagUntilTimeout>
 8008766:	1e03      	subs	r3, r0, #0
 8008768:	d001      	beq.n	800876e <HAL_USART_Transmit+0x12e>
    {
      return HAL_TIMEOUT;
 800876a:	2303      	movs	r3, #3
 800876c:	e022      	b.n	80087b4 <HAL_USART_Transmit+0x174>
    }

    /* Clear Transmission Complete Flag */
    __HAL_USART_CLEAR_FLAG(husart, USART_CLEAR_TCF);
 800876e:	68fb      	ldr	r3, [r7, #12]
 8008770:	681b      	ldr	r3, [r3, #0]
 8008772:	2240      	movs	r2, #64	; 0x40
 8008774:	621a      	str	r2, [r3, #32]

    /* Clear overrun flag and discard the received data */
    __HAL_USART_CLEAR_OREFLAG(husart);
 8008776:	68fb      	ldr	r3, [r7, #12]
 8008778:	681b      	ldr	r3, [r3, #0]
 800877a:	2208      	movs	r2, #8
 800877c:	621a      	str	r2, [r3, #32]
    __HAL_USART_SEND_REQ(husart, USART_RXDATA_FLUSH_REQUEST);
 800877e:	68fb      	ldr	r3, [r7, #12]
 8008780:	681b      	ldr	r3, [r3, #0]
 8008782:	699a      	ldr	r2, [r3, #24]
 8008784:	68fb      	ldr	r3, [r7, #12]
 8008786:	681b      	ldr	r3, [r3, #0]
 8008788:	2108      	movs	r1, #8
 800878a:	430a      	orrs	r2, r1
 800878c:	619a      	str	r2, [r3, #24]
    __HAL_USART_SEND_REQ(husart, USART_TXDATA_FLUSH_REQUEST);
 800878e:	68fb      	ldr	r3, [r7, #12]
 8008790:	681b      	ldr	r3, [r3, #0]
 8008792:	699a      	ldr	r2, [r3, #24]
 8008794:	68fb      	ldr	r3, [r7, #12]
 8008796:	681b      	ldr	r3, [r3, #0]
 8008798:	2110      	movs	r1, #16
 800879a:	430a      	orrs	r2, r1
 800879c:	619a      	str	r2, [r3, #24]

    /* At end of Tx process, restore husart->State to Ready */
    husart->State = HAL_USART_STATE_READY;
 800879e:	68fb      	ldr	r3, [r7, #12]
 80087a0:	2259      	movs	r2, #89	; 0x59
 80087a2:	2101      	movs	r1, #1
 80087a4:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(husart);
 80087a6:	68fb      	ldr	r3, [r7, #12]
 80087a8:	2258      	movs	r2, #88	; 0x58
 80087aa:	2100      	movs	r1, #0
 80087ac:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 80087ae:	2300      	movs	r3, #0
 80087b0:	e000      	b.n	80087b4 <HAL_USART_Transmit+0x174>
  }
  else
  {
    return HAL_BUSY;
 80087b2:	2302      	movs	r3, #2
  }
}
 80087b4:	0018      	movs	r0, r3
 80087b6:	46bd      	mov	sp, r7
 80087b8:	b008      	add	sp, #32
 80087ba:	bd80      	pop	{r7, pc}

080087bc <HAL_USART_IRQHandler>:
  * @brief  Handle USART interrupt request.
  * @param  husart USART handle.
  * @retval None
  */
void HAL_USART_IRQHandler(USART_HandleTypeDef *husart)
{
 80087bc:	b580      	push	{r7, lr}
 80087be:	b088      	sub	sp, #32
 80087c0:	af00      	add	r7, sp, #0
 80087c2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(husart->Instance->ISR);
 80087c4:	687b      	ldr	r3, [r7, #4]
 80087c6:	681b      	ldr	r3, [r3, #0]
 80087c8:	69db      	ldr	r3, [r3, #28]
 80087ca:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(husart->Instance->CR1);
 80087cc:	687b      	ldr	r3, [r7, #4]
 80087ce:	681b      	ldr	r3, [r3, #0]
 80087d0:	681b      	ldr	r3, [r3, #0]
 80087d2:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(husart->Instance->CR3);
 80087d4:	687b      	ldr	r3, [r7, #4]
 80087d6:	681b      	ldr	r3, [r3, #0]
 80087d8:	689b      	ldr	r3, [r3, #8]
 80087da:	617b      	str	r3, [r7, #20]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_UDR));
 80087dc:	69fb      	ldr	r3, [r7, #28]
 80087de:	4aab      	ldr	r2, [pc, #684]	; (8008a8c <HAL_USART_IRQHandler+0x2d0>)
 80087e0:	4013      	ands	r3, r2
 80087e2:	613b      	str	r3, [r7, #16]
  if (errorflags == 0U)
 80087e4:	693b      	ldr	r3, [r7, #16]
 80087e6:	2b00      	cmp	r3, #0
 80087e8:	d117      	bne.n	800881a <HAL_USART_IRQHandler+0x5e>
  {
    /* USART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 80087ea:	69fb      	ldr	r3, [r7, #28]
 80087ec:	2220      	movs	r2, #32
 80087ee:	4013      	ands	r3, r2
 80087f0:	d013      	beq.n	800881a <HAL_USART_IRQHandler+0x5e>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 80087f2:	69bb      	ldr	r3, [r7, #24]
 80087f4:	2220      	movs	r2, #32
 80087f6:	4013      	ands	r3, r2
 80087f8:	d104      	bne.n	8008804 <HAL_USART_IRQHandler+0x48>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 80087fa:	697a      	ldr	r2, [r7, #20]
 80087fc:	2380      	movs	r3, #128	; 0x80
 80087fe:	055b      	lsls	r3, r3, #21
 8008800:	4013      	ands	r3, r2
 8008802:	d00a      	beq.n	800881a <HAL_USART_IRQHandler+0x5e>
    {
      if (husart->RxISR != NULL)
 8008804:	687b      	ldr	r3, [r7, #4]
 8008806:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008808:	2b00      	cmp	r3, #0
 800880a:	d100      	bne.n	800880e <HAL_USART_IRQHandler+0x52>
 800880c:	e135      	b.n	8008a7a <HAL_USART_IRQHandler+0x2be>
      {
        husart->RxISR(husart);
 800880e:	687b      	ldr	r3, [r7, #4]
 8008810:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008812:	687a      	ldr	r2, [r7, #4]
 8008814:	0010      	movs	r0, r2
 8008816:	4798      	blx	r3
      }
      return;
 8008818:	e12f      	b.n	8008a7a <HAL_USART_IRQHandler+0x2be>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800881a:	693b      	ldr	r3, [r7, #16]
 800881c:	2b00      	cmp	r3, #0
 800881e:	d100      	bne.n	8008822 <HAL_USART_IRQHandler+0x66>
 8008820:	e0eb      	b.n	80089fa <HAL_USART_IRQHandler+0x23e>
      && (((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8008822:	697b      	ldr	r3, [r7, #20]
 8008824:	4a9a      	ldr	r2, [pc, #616]	; (8008a90 <HAL_USART_IRQHandler+0x2d4>)
 8008826:	4013      	ands	r3, r2
 8008828:	d105      	bne.n	8008836 <HAL_USART_IRQHandler+0x7a>
          || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE)) != 0U)))
 800882a:	69ba      	ldr	r2, [r7, #24]
 800882c:	2390      	movs	r3, #144	; 0x90
 800882e:	005b      	lsls	r3, r3, #1
 8008830:	4013      	ands	r3, r2
 8008832:	d100      	bne.n	8008836 <HAL_USART_IRQHandler+0x7a>
 8008834:	e0e1      	b.n	80089fa <HAL_USART_IRQHandler+0x23e>
  {
    /* USART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8008836:	69fb      	ldr	r3, [r7, #28]
 8008838:	2201      	movs	r2, #1
 800883a:	4013      	ands	r3, r2
 800883c:	d00e      	beq.n	800885c <HAL_USART_IRQHandler+0xa0>
 800883e:	69ba      	ldr	r2, [r7, #24]
 8008840:	2380      	movs	r3, #128	; 0x80
 8008842:	005b      	lsls	r3, r3, #1
 8008844:	4013      	ands	r3, r2
 8008846:	d009      	beq.n	800885c <HAL_USART_IRQHandler+0xa0>
    {
      __HAL_USART_CLEAR_IT(husart, USART_CLEAR_PEF);
 8008848:	687b      	ldr	r3, [r7, #4]
 800884a:	681b      	ldr	r3, [r3, #0]
 800884c:	2201      	movs	r2, #1
 800884e:	621a      	str	r2, [r3, #32]

      husart->ErrorCode |= HAL_USART_ERROR_PE;
 8008850:	687b      	ldr	r3, [r7, #4]
 8008852:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008854:	2201      	movs	r2, #1
 8008856:	431a      	orrs	r2, r3
 8008858:	687b      	ldr	r3, [r7, #4]
 800885a:	65da      	str	r2, [r3, #92]	; 0x5c
    }

    /* USART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800885c:	69fb      	ldr	r3, [r7, #28]
 800885e:	2202      	movs	r2, #2
 8008860:	4013      	ands	r3, r2
 8008862:	d00d      	beq.n	8008880 <HAL_USART_IRQHandler+0xc4>
 8008864:	697b      	ldr	r3, [r7, #20]
 8008866:	2201      	movs	r2, #1
 8008868:	4013      	ands	r3, r2
 800886a:	d009      	beq.n	8008880 <HAL_USART_IRQHandler+0xc4>
    {
      __HAL_USART_CLEAR_IT(husart, USART_CLEAR_FEF);
 800886c:	687b      	ldr	r3, [r7, #4]
 800886e:	681b      	ldr	r3, [r3, #0]
 8008870:	2202      	movs	r2, #2
 8008872:	621a      	str	r2, [r3, #32]

      husart->ErrorCode |= HAL_USART_ERROR_FE;
 8008874:	687b      	ldr	r3, [r7, #4]
 8008876:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008878:	2204      	movs	r2, #4
 800887a:	431a      	orrs	r2, r3
 800887c:	687b      	ldr	r3, [r7, #4]
 800887e:	65da      	str	r2, [r3, #92]	; 0x5c
    }

    /* USART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008880:	69fb      	ldr	r3, [r7, #28]
 8008882:	2204      	movs	r2, #4
 8008884:	4013      	ands	r3, r2
 8008886:	d00d      	beq.n	80088a4 <HAL_USART_IRQHandler+0xe8>
 8008888:	697b      	ldr	r3, [r7, #20]
 800888a:	2201      	movs	r2, #1
 800888c:	4013      	ands	r3, r2
 800888e:	d009      	beq.n	80088a4 <HAL_USART_IRQHandler+0xe8>
    {
      __HAL_USART_CLEAR_IT(husart, USART_CLEAR_NEF);
 8008890:	687b      	ldr	r3, [r7, #4]
 8008892:	681b      	ldr	r3, [r3, #0]
 8008894:	2204      	movs	r2, #4
 8008896:	621a      	str	r2, [r3, #32]

      husart->ErrorCode |= HAL_USART_ERROR_NE;
 8008898:	687b      	ldr	r3, [r7, #4]
 800889a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800889c:	2202      	movs	r2, #2
 800889e:	431a      	orrs	r2, r3
 80088a0:	687b      	ldr	r3, [r7, #4]
 80088a2:	65da      	str	r2, [r3, #92]	; 0x5c
    }

    /* USART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 80088a4:	69fb      	ldr	r3, [r7, #28]
 80088a6:	2208      	movs	r2, #8
 80088a8:	4013      	ands	r3, r2
 80088aa:	d011      	beq.n	80088d0 <HAL_USART_IRQHandler+0x114>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 80088ac:	69bb      	ldr	r3, [r7, #24]
 80088ae:	2220      	movs	r2, #32
 80088b0:	4013      	ands	r3, r2
 80088b2:	d103      	bne.n	80088bc <HAL_USART_IRQHandler+0x100>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 80088b4:	697b      	ldr	r3, [r7, #20]
 80088b6:	4a76      	ldr	r2, [pc, #472]	; (8008a90 <HAL_USART_IRQHandler+0x2d4>)
 80088b8:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 80088ba:	d009      	beq.n	80088d0 <HAL_USART_IRQHandler+0x114>
    {
      __HAL_USART_CLEAR_IT(husart, USART_CLEAR_OREF);
 80088bc:	687b      	ldr	r3, [r7, #4]
 80088be:	681b      	ldr	r3, [r3, #0]
 80088c0:	2208      	movs	r2, #8
 80088c2:	621a      	str	r2, [r3, #32]

      husart->ErrorCode |= HAL_USART_ERROR_ORE;
 80088c4:	687b      	ldr	r3, [r7, #4]
 80088c6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80088c8:	2208      	movs	r2, #8
 80088ca:	431a      	orrs	r2, r3
 80088cc:	687b      	ldr	r3, [r7, #4]
 80088ce:	65da      	str	r2, [r3, #92]	; 0x5c
    }

    /* USART SPI slave underrun error interrupt occurred -------------------------*/
    if (((isrflags & USART_ISR_UDR) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80088d0:	69fa      	ldr	r2, [r7, #28]
 80088d2:	2380      	movs	r3, #128	; 0x80
 80088d4:	019b      	lsls	r3, r3, #6
 80088d6:	4013      	ands	r3, r2
 80088d8:	d01a      	beq.n	8008910 <HAL_USART_IRQHandler+0x154>
 80088da:	697b      	ldr	r3, [r7, #20]
 80088dc:	2201      	movs	r2, #1
 80088de:	4013      	ands	r3, r2
 80088e0:	d016      	beq.n	8008910 <HAL_USART_IRQHandler+0x154>
    {
      /* Ignore SPI slave underrun errors when reception is going on */
      if (husart->State == HAL_USART_STATE_BUSY_RX)
 80088e2:	687b      	ldr	r3, [r7, #4]
 80088e4:	2259      	movs	r2, #89	; 0x59
 80088e6:	5c9b      	ldrb	r3, [r3, r2]
 80088e8:	b2db      	uxtb	r3, r3
 80088ea:	2b22      	cmp	r3, #34	; 0x22
 80088ec:	d105      	bne.n	80088fa <HAL_USART_IRQHandler+0x13e>
      {
        __HAL_USART_CLEAR_UDRFLAG(husart);
 80088ee:	687b      	ldr	r3, [r7, #4]
 80088f0:	681b      	ldr	r3, [r3, #0]
 80088f2:	2280      	movs	r2, #128	; 0x80
 80088f4:	0192      	lsls	r2, r2, #6
 80088f6:	621a      	str	r2, [r3, #32]
        return;
 80088f8:	e0c4      	b.n	8008a84 <HAL_USART_IRQHandler+0x2c8>
      }
      else
      {
        __HAL_USART_CLEAR_UDRFLAG(husart);
 80088fa:	687b      	ldr	r3, [r7, #4]
 80088fc:	681b      	ldr	r3, [r3, #0]
 80088fe:	2280      	movs	r2, #128	; 0x80
 8008900:	0192      	lsls	r2, r2, #6
 8008902:	621a      	str	r2, [r3, #32]
        husart->ErrorCode |= HAL_USART_ERROR_UDR;
 8008904:	687b      	ldr	r3, [r7, #4]
 8008906:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008908:	2220      	movs	r2, #32
 800890a:	431a      	orrs	r2, r3
 800890c:	687b      	ldr	r3, [r7, #4]
 800890e:	65da      	str	r2, [r3, #92]	; 0x5c
      }
    }

    /* Call USART Error Call back function if need be --------------------------*/
    if (husart->ErrorCode != HAL_USART_ERROR_NONE)
 8008910:	687b      	ldr	r3, [r7, #4]
 8008912:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008914:	2b00      	cmp	r3, #0
 8008916:	d100      	bne.n	800891a <HAL_USART_IRQHandler+0x15e>
 8008918:	e0b1      	b.n	8008a7e <HAL_USART_IRQHandler+0x2c2>
    {
      /* USART in mode Receiver ---------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800891a:	69fb      	ldr	r3, [r7, #28]
 800891c:	2220      	movs	r2, #32
 800891e:	4013      	ands	r3, r2
 8008920:	d011      	beq.n	8008946 <HAL_USART_IRQHandler+0x18a>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8008922:	69bb      	ldr	r3, [r7, #24]
 8008924:	2220      	movs	r2, #32
 8008926:	4013      	ands	r3, r2
 8008928:	d104      	bne.n	8008934 <HAL_USART_IRQHandler+0x178>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800892a:	697a      	ldr	r2, [r7, #20]
 800892c:	2380      	movs	r3, #128	; 0x80
 800892e:	055b      	lsls	r3, r3, #21
 8008930:	4013      	ands	r3, r2
 8008932:	d008      	beq.n	8008946 <HAL_USART_IRQHandler+0x18a>
      {
        if (husart->RxISR != NULL)
 8008934:	687b      	ldr	r3, [r7, #4]
 8008936:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008938:	2b00      	cmp	r3, #0
 800893a:	d004      	beq.n	8008946 <HAL_USART_IRQHandler+0x18a>
        {
          husart->RxISR(husart);
 800893c:	687b      	ldr	r3, [r7, #4]
 800893e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008940:	687a      	ldr	r2, [r7, #4]
 8008942:	0010      	movs	r0, r2
 8008944:	4798      	blx	r3
        }
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      errorcode = husart->ErrorCode & HAL_USART_ERROR_ORE;
 8008946:	687b      	ldr	r3, [r7, #4]
 8008948:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800894a:	2208      	movs	r2, #8
 800894c:	4013      	ands	r3, r2
 800894e:	60fb      	str	r3, [r7, #12]
      if ((HAL_IS_BIT_SET(husart->Instance->CR3, USART_CR3_DMAR)) ||
 8008950:	687b      	ldr	r3, [r7, #4]
 8008952:	681b      	ldr	r3, [r3, #0]
 8008954:	689b      	ldr	r3, [r3, #8]
 8008956:	2240      	movs	r2, #64	; 0x40
 8008958:	4013      	ands	r3, r2
 800895a:	2b40      	cmp	r3, #64	; 0x40
 800895c:	d002      	beq.n	8008964 <HAL_USART_IRQHandler+0x1a8>
 800895e:	68fb      	ldr	r3, [r7, #12]
 8008960:	2b00      	cmp	r3, #0
 8008962:	d040      	beq.n	80089e6 <HAL_USART_IRQHandler+0x22a>
          (errorcode != 0U))
      {
        /* Blocking error : transfer is aborted
           Set the USART state ready to be able to start again the process,
           Disable Interrupts, and disable DMA requests, if ongoing */
        USART_EndTransfer(husart);
 8008964:	687b      	ldr	r3, [r7, #4]
 8008966:	0018      	movs	r0, r3
 8008968:	f000 f8a6 	bl	8008ab8 <USART_EndTransfer>

        /* Disable the USART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(husart->Instance->CR3, USART_CR3_DMAR))
 800896c:	687b      	ldr	r3, [r7, #4]
 800896e:	681b      	ldr	r3, [r3, #0]
 8008970:	689b      	ldr	r3, [r3, #8]
 8008972:	2240      	movs	r2, #64	; 0x40
 8008974:	4013      	ands	r3, r2
 8008976:	2b40      	cmp	r3, #64	; 0x40
 8008978:	d130      	bne.n	80089dc <HAL_USART_IRQHandler+0x220>
        {
          CLEAR_BIT(husart->Instance->CR3, USART_CR3_DMAR | USART_CR3_DMAR);
 800897a:	687b      	ldr	r3, [r7, #4]
 800897c:	681b      	ldr	r3, [r3, #0]
 800897e:	689a      	ldr	r2, [r3, #8]
 8008980:	687b      	ldr	r3, [r7, #4]
 8008982:	681b      	ldr	r3, [r3, #0]
 8008984:	2140      	movs	r1, #64	; 0x40
 8008986:	438a      	bics	r2, r1
 8008988:	609a      	str	r2, [r3, #8]

          /* Abort the USART DMA Tx channel */
          if (husart->hdmatx != NULL)
 800898a:	687b      	ldr	r3, [r7, #4]
 800898c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800898e:	2b00      	cmp	r3, #0
 8008990:	d008      	beq.n	80089a4 <HAL_USART_IRQHandler+0x1e8>
          {
            /* Set the USART Tx DMA Abort callback to NULL : no callback
               executed at end of DMA abort procedure */
            husart->hdmatx->XferAbortCallback = NULL;
 8008992:	687b      	ldr	r3, [r7, #4]
 8008994:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008996:	2200      	movs	r2, #0
 8008998:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA TX */
            (void)HAL_DMA_Abort_IT(husart->hdmatx);
 800899a:	687b      	ldr	r3, [r7, #4]
 800899c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800899e:	0018      	movs	r0, r3
 80089a0:	f7fa fed8 	bl	8003754 <HAL_DMA_Abort_IT>
          }

          /* Abort the USART DMA Rx channel */
          if (husart->hdmarx != NULL)
 80089a4:	687b      	ldr	r3, [r7, #4]
 80089a6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80089a8:	2b00      	cmp	r3, #0
 80089aa:	d012      	beq.n	80089d2 <HAL_USART_IRQHandler+0x216>
          {
            /* Set the USART Rx DMA Abort callback :
               will lead to call HAL_USART_ErrorCallback() at end of DMA abort procedure */
            husart->hdmarx->XferAbortCallback = USART_DMAAbortOnError;
 80089ac:	687b      	ldr	r3, [r7, #4]
 80089ae:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80089b0:	4a38      	ldr	r2, [pc, #224]	; (8008a94 <HAL_USART_IRQHandler+0x2d8>)
 80089b2:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(husart->hdmarx) != HAL_OK)
 80089b4:	687b      	ldr	r3, [r7, #4]
 80089b6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80089b8:	0018      	movs	r0, r3
 80089ba:	f7fa fecb 	bl	8003754 <HAL_DMA_Abort_IT>
 80089be:	1e03      	subs	r3, r0, #0
 80089c0:	d019      	beq.n	80089f6 <HAL_USART_IRQHandler+0x23a>
            {
              /* Call Directly husart->hdmarx->XferAbortCallback function in case of error */
              husart->hdmarx->XferAbortCallback(husart->hdmarx);
 80089c2:	687b      	ldr	r3, [r7, #4]
 80089c4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80089c6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80089c8:	687b      	ldr	r3, [r7, #4]
 80089ca:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80089cc:	0018      	movs	r0, r3
 80089ce:	4790      	blx	r2
        if (HAL_IS_BIT_SET(husart->Instance->CR3, USART_CR3_DMAR))
 80089d0:	e011      	b.n	80089f6 <HAL_USART_IRQHandler+0x23a>
#if (USE_HAL_USART_REGISTER_CALLBACKS == 1)
            /* Call registered Error Callback */
            husart->ErrorCallback(husart);
#else
            /* Call legacy weak Error Callback */
            HAL_USART_ErrorCallback(husart);
 80089d2:	687b      	ldr	r3, [r7, #4]
 80089d4:	0018      	movs	r0, r3
 80089d6:	f000 f867 	bl	8008aa8 <HAL_USART_ErrorCallback>
        if (HAL_IS_BIT_SET(husart->Instance->CR3, USART_CR3_DMAR))
 80089da:	e00c      	b.n	80089f6 <HAL_USART_IRQHandler+0x23a>
#if (USE_HAL_USART_REGISTER_CALLBACKS == 1)
          /* Call registered Error Callback */
          husart->ErrorCallback(husart);
#else
          /* Call legacy weak Error Callback */
          HAL_USART_ErrorCallback(husart);
 80089dc:	687b      	ldr	r3, [r7, #4]
 80089de:	0018      	movs	r0, r3
 80089e0:	f000 f862 	bl	8008aa8 <HAL_USART_ErrorCallback>
        if (HAL_IS_BIT_SET(husart->Instance->CR3, USART_CR3_DMAR))
 80089e4:	e007      	b.n	80089f6 <HAL_USART_IRQHandler+0x23a>
#if (USE_HAL_USART_REGISTER_CALLBACKS == 1)
        /* Call registered Error Callback */
        husart->ErrorCallback(husart);
#else
        /* Call legacy weak Error Callback */
        HAL_USART_ErrorCallback(husart);
 80089e6:	687b      	ldr	r3, [r7, #4]
 80089e8:	0018      	movs	r0, r3
 80089ea:	f000 f85d 	bl	8008aa8 <HAL_USART_ErrorCallback>
#endif /* USE_HAL_USART_REGISTER_CALLBACKS */
        husart->ErrorCode = HAL_USART_ERROR_NONE;
 80089ee:	687b      	ldr	r3, [r7, #4]
 80089f0:	2200      	movs	r2, #0
 80089f2:	65da      	str	r2, [r3, #92]	; 0x5c
      }
    }
    return;
 80089f4:	e043      	b.n	8008a7e <HAL_USART_IRQHandler+0x2c2>
        if (HAL_IS_BIT_SET(husart->Instance->CR3, USART_CR3_DMAR))
 80089f6:	46c0      	nop			; (mov r8, r8)
    return;
 80089f8:	e041      	b.n	8008a7e <HAL_USART_IRQHandler+0x2c2>

  } /* End if some error occurs */


  /* USART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 80089fa:	69fb      	ldr	r3, [r7, #28]
 80089fc:	2280      	movs	r2, #128	; 0x80
 80089fe:	4013      	ands	r3, r2
 8008a00:	d012      	beq.n	8008a28 <HAL_USART_IRQHandler+0x26c>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8008a02:	69bb      	ldr	r3, [r7, #24]
 8008a04:	2280      	movs	r2, #128	; 0x80
 8008a06:	4013      	ands	r3, r2
 8008a08:	d104      	bne.n	8008a14 <HAL_USART_IRQHandler+0x258>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8008a0a:	697a      	ldr	r2, [r7, #20]
 8008a0c:	2380      	movs	r3, #128	; 0x80
 8008a0e:	041b      	lsls	r3, r3, #16
 8008a10:	4013      	ands	r3, r2
 8008a12:	d009      	beq.n	8008a28 <HAL_USART_IRQHandler+0x26c>
  {
    if (husart->TxISR != NULL)
 8008a14:	687b      	ldr	r3, [r7, #4]
 8008a16:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008a18:	2b00      	cmp	r3, #0
 8008a1a:	d032      	beq.n	8008a82 <HAL_USART_IRQHandler+0x2c6>
    {
      husart->TxISR(husart);
 8008a1c:	687b      	ldr	r3, [r7, #4]
 8008a1e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008a20:	687a      	ldr	r2, [r7, #4]
 8008a22:	0010      	movs	r0, r2
 8008a24:	4798      	blx	r3
    }
    return;
 8008a26:	e02c      	b.n	8008a82 <HAL_USART_IRQHandler+0x2c6>
  }

  /* USART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8008a28:	69fb      	ldr	r3, [r7, #28]
 8008a2a:	2240      	movs	r2, #64	; 0x40
 8008a2c:	4013      	ands	r3, r2
 8008a2e:	d008      	beq.n	8008a42 <HAL_USART_IRQHandler+0x286>
 8008a30:	69bb      	ldr	r3, [r7, #24]
 8008a32:	2240      	movs	r2, #64	; 0x40
 8008a34:	4013      	ands	r3, r2
 8008a36:	d004      	beq.n	8008a42 <HAL_USART_IRQHandler+0x286>
  {
    USART_EndTransmit_IT(husart);
 8008a38:	687b      	ldr	r3, [r7, #4]
 8008a3a:	0018      	movs	r0, r3
 8008a3c:	f000 fb86 	bl	800914c <USART_EndTransmit_IT>
    return;
 8008a40:	e020      	b.n	8008a84 <HAL_USART_IRQHandler+0x2c8>
  }

  /* USART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8008a42:	69fa      	ldr	r2, [r7, #28]
 8008a44:	2380      	movs	r3, #128	; 0x80
 8008a46:	041b      	lsls	r3, r3, #16
 8008a48:	4013      	ands	r3, r2
 8008a4a:	d009      	beq.n	8008a60 <HAL_USART_IRQHandler+0x2a4>
 8008a4c:	69ba      	ldr	r2, [r7, #24]
 8008a4e:	2380      	movs	r3, #128	; 0x80
 8008a50:	05db      	lsls	r3, r3, #23
 8008a52:	4013      	ands	r3, r2
 8008a54:	d004      	beq.n	8008a60 <HAL_USART_IRQHandler+0x2a4>
#if (USE_HAL_USART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    husart->TxFifoEmptyCallback(husart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_USARTEx_TxFifoEmptyCallback(husart);
 8008a56:	687b      	ldr	r3, [r7, #4]
 8008a58:	0018      	movs	r0, r3
 8008a5a:	f000 fbc2 	bl	80091e2 <HAL_USARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_USART_REGISTER_CALLBACKS */
    return;
 8008a5e:	e011      	b.n	8008a84 <HAL_USART_IRQHandler+0x2c8>
  }

  /* USART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8008a60:	69fa      	ldr	r2, [r7, #28]
 8008a62:	2380      	movs	r3, #128	; 0x80
 8008a64:	045b      	lsls	r3, r3, #17
 8008a66:	4013      	ands	r3, r2
 8008a68:	d00c      	beq.n	8008a84 <HAL_USART_IRQHandler+0x2c8>
 8008a6a:	69bb      	ldr	r3, [r7, #24]
 8008a6c:	2b00      	cmp	r3, #0
 8008a6e:	da09      	bge.n	8008a84 <HAL_USART_IRQHandler+0x2c8>
#if (USE_HAL_USART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    husart->RxFifoFullCallback(husart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_USARTEx_RxFifoFullCallback(husart);
 8008a70:	687b      	ldr	r3, [r7, #4]
 8008a72:	0018      	movs	r0, r3
 8008a74:	f000 fbad 	bl	80091d2 <HAL_USARTEx_RxFifoFullCallback>
#endif /* USE_HAL_USART_REGISTER_CALLBACKS */
    return;
 8008a78:	e004      	b.n	8008a84 <HAL_USART_IRQHandler+0x2c8>
      return;
 8008a7a:	46c0      	nop			; (mov r8, r8)
 8008a7c:	e002      	b.n	8008a84 <HAL_USART_IRQHandler+0x2c8>
    return;
 8008a7e:	46c0      	nop			; (mov r8, r8)
 8008a80:	e000      	b.n	8008a84 <HAL_USART_IRQHandler+0x2c8>
    return;
 8008a82:	46c0      	nop			; (mov r8, r8)
  }
}
 8008a84:	46bd      	mov	sp, r7
 8008a86:	b008      	add	sp, #32
 8008a88:	bd80      	pop	{r7, pc}
 8008a8a:	46c0      	nop			; (mov r8, r8)
 8008a8c:	0000200f 	.word	0x0000200f
 8008a90:	10000001 	.word	0x10000001
 8008a94:	08008af9 	.word	0x08008af9

08008a98 <HAL_USART_TxRxCpltCallback>:
  * @brief Tx/Rx Transfers completed callback for the non-blocking process.
  * @param husart USART handle.
  * @retval None
  */
__weak void HAL_USART_TxRxCpltCallback(USART_HandleTypeDef *husart)
{
 8008a98:	b580      	push	{r7, lr}
 8008a9a:	b082      	sub	sp, #8
 8008a9c:	af00      	add	r7, sp, #0
 8008a9e:	6078      	str	r0, [r7, #4]
  UNUSED(husart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_USART_TxRxCpltCallback can be implemented in the user file
   */
}
 8008aa0:	46c0      	nop			; (mov r8, r8)
 8008aa2:	46bd      	mov	sp, r7
 8008aa4:	b002      	add	sp, #8
 8008aa6:	bd80      	pop	{r7, pc}

08008aa8 <HAL_USART_ErrorCallback>:
  * @brief USART error callback.
  * @param husart USART handle.
  * @retval None
  */
__weak void HAL_USART_ErrorCallback(USART_HandleTypeDef *husart)
{
 8008aa8:	b580      	push	{r7, lr}
 8008aaa:	b082      	sub	sp, #8
 8008aac:	af00      	add	r7, sp, #0
 8008aae:	6078      	str	r0, [r7, #4]
  UNUSED(husart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_USART_ErrorCallback can be implemented in the user file.
   */
}
 8008ab0:	46c0      	nop			; (mov r8, r8)
 8008ab2:	46bd      	mov	sp, r7
 8008ab4:	b002      	add	sp, #8
 8008ab6:	bd80      	pop	{r7, pc}

08008ab8 <USART_EndTransfer>:
  * @brief  End ongoing transfer on USART peripheral (following error detection or Transfer completion).
  * @param  husart USART handle.
  * @retval None
  */
static void USART_EndTransfer(USART_HandleTypeDef *husart)
{
 8008ab8:	b580      	push	{r7, lr}
 8008aba:	b082      	sub	sp, #8
 8008abc:	af00      	add	r7, sp, #0
 8008abe:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, RXNE, RXFT, TXFT, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(husart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE |
 8008ac0:	687b      	ldr	r3, [r7, #4]
 8008ac2:	681b      	ldr	r3, [r3, #0]
 8008ac4:	681a      	ldr	r2, [r3, #0]
 8008ac6:	687b      	ldr	r3, [r7, #4]
 8008ac8:	681b      	ldr	r3, [r3, #0]
 8008aca:	4909      	ldr	r1, [pc, #36]	; (8008af0 <USART_EndTransfer+0x38>)
 8008acc:	400a      	ands	r2, r1
 8008ace:	601a      	str	r2, [r3, #0]
                                    USART_CR1_TCIE));
  CLEAR_BIT(husart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE | USART_CR3_TXFTIE));
 8008ad0:	687b      	ldr	r3, [r7, #4]
 8008ad2:	681b      	ldr	r3, [r3, #0]
 8008ad4:	689a      	ldr	r2, [r3, #8]
 8008ad6:	687b      	ldr	r3, [r7, #4]
 8008ad8:	681b      	ldr	r3, [r3, #0]
 8008ada:	4906      	ldr	r1, [pc, #24]	; (8008af4 <USART_EndTransfer+0x3c>)
 8008adc:	400a      	ands	r2, r1
 8008ade:	609a      	str	r2, [r3, #8]

  /* At end of process, restore husart->State to Ready */
  husart->State = HAL_USART_STATE_READY;
 8008ae0:	687b      	ldr	r3, [r7, #4]
 8008ae2:	2259      	movs	r2, #89	; 0x59
 8008ae4:	2101      	movs	r1, #1
 8008ae6:	5499      	strb	r1, [r3, r2]
}
 8008ae8:	46c0      	nop			; (mov r8, r8)
 8008aea:	46bd      	mov	sp, r7
 8008aec:	b002      	add	sp, #8
 8008aee:	bd80      	pop	{r7, pc}
 8008af0:	fffffe1f 	.word	0xfffffe1f
 8008af4:	ef7ffffe 	.word	0xef7ffffe

08008af8 <USART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void USART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8008af8:	b580      	push	{r7, lr}
 8008afa:	b084      	sub	sp, #16
 8008afc:	af00      	add	r7, sp, #0
 8008afe:	6078      	str	r0, [r7, #4]
  USART_HandleTypeDef *husart = (USART_HandleTypeDef *)(hdma->Parent);
 8008b00:	687b      	ldr	r3, [r7, #4]
 8008b02:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008b04:	60fb      	str	r3, [r7, #12]
  husart->RxXferCount = 0U;
 8008b06:	68fb      	ldr	r3, [r7, #12]
 8008b08:	2200      	movs	r2, #0
 8008b0a:	86da      	strh	r2, [r3, #54]	; 0x36
  husart->TxXferCount = 0U;
 8008b0c:	68fb      	ldr	r3, [r7, #12]
 8008b0e:	2200      	movs	r2, #0
 8008b10:	85da      	strh	r2, [r3, #46]	; 0x2e
#if (USE_HAL_USART_REGISTER_CALLBACKS == 1)
  /* Call registered Error Callback */
  husart->ErrorCallback(husart);
#else
  /* Call legacy weak Error Callback */
  HAL_USART_ErrorCallback(husart);
 8008b12:	68fb      	ldr	r3, [r7, #12]
 8008b14:	0018      	movs	r0, r3
 8008b16:	f7ff ffc7 	bl	8008aa8 <HAL_USART_ErrorCallback>
#endif /* USE_HAL_USART_REGISTER_CALLBACKS */
}
 8008b1a:	46c0      	nop			; (mov r8, r8)
 8008b1c:	46bd      	mov	sp, r7
 8008b1e:	b004      	add	sp, #16
 8008b20:	bd80      	pop	{r7, pc}

08008b22 <USART_WaitOnFlagUntilTimeout>:
  * @param  Timeout timeout duration.
  * @retval HAL status
  */
static HAL_StatusTypeDef USART_WaitOnFlagUntilTimeout(USART_HandleTypeDef *husart, uint32_t Flag, FlagStatus Status,
                                                      uint32_t Tickstart, uint32_t Timeout)
{
 8008b22:	b580      	push	{r7, lr}
 8008b24:	b084      	sub	sp, #16
 8008b26:	af00      	add	r7, sp, #0
 8008b28:	60f8      	str	r0, [r7, #12]
 8008b2a:	60b9      	str	r1, [r7, #8]
 8008b2c:	603b      	str	r3, [r7, #0]
 8008b2e:	1dfb      	adds	r3, r7, #7
 8008b30:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_USART_GET_FLAG(husart, Flag) ? SET : RESET) == Status)
 8008b32:	e017      	b.n	8008b64 <USART_WaitOnFlagUntilTimeout+0x42>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008b34:	69bb      	ldr	r3, [r7, #24]
 8008b36:	3301      	adds	r3, #1
 8008b38:	d014      	beq.n	8008b64 <USART_WaitOnFlagUntilTimeout+0x42>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008b3a:	f7fa f9ff 	bl	8002f3c <HAL_GetTick>
 8008b3e:	0002      	movs	r2, r0
 8008b40:	683b      	ldr	r3, [r7, #0]
 8008b42:	1ad3      	subs	r3, r2, r3
 8008b44:	69ba      	ldr	r2, [r7, #24]
 8008b46:	429a      	cmp	r2, r3
 8008b48:	d302      	bcc.n	8008b50 <USART_WaitOnFlagUntilTimeout+0x2e>
 8008b4a:	69bb      	ldr	r3, [r7, #24]
 8008b4c:	2b00      	cmp	r3, #0
 8008b4e:	d109      	bne.n	8008b64 <USART_WaitOnFlagUntilTimeout+0x42>
      {
        husart->State = HAL_USART_STATE_READY;
 8008b50:	68fb      	ldr	r3, [r7, #12]
 8008b52:	2259      	movs	r2, #89	; 0x59
 8008b54:	2101      	movs	r1, #1
 8008b56:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(husart);
 8008b58:	68fb      	ldr	r3, [r7, #12]
 8008b5a:	2258      	movs	r2, #88	; 0x58
 8008b5c:	2100      	movs	r1, #0
 8008b5e:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8008b60:	2303      	movs	r3, #3
 8008b62:	e00f      	b.n	8008b84 <USART_WaitOnFlagUntilTimeout+0x62>
  while ((__HAL_USART_GET_FLAG(husart, Flag) ? SET : RESET) == Status)
 8008b64:	68fb      	ldr	r3, [r7, #12]
 8008b66:	681b      	ldr	r3, [r3, #0]
 8008b68:	69db      	ldr	r3, [r3, #28]
 8008b6a:	68ba      	ldr	r2, [r7, #8]
 8008b6c:	4013      	ands	r3, r2
 8008b6e:	68ba      	ldr	r2, [r7, #8]
 8008b70:	1ad3      	subs	r3, r2, r3
 8008b72:	425a      	negs	r2, r3
 8008b74:	4153      	adcs	r3, r2
 8008b76:	b2db      	uxtb	r3, r3
 8008b78:	001a      	movs	r2, r3
 8008b7a:	1dfb      	adds	r3, r7, #7
 8008b7c:	781b      	ldrb	r3, [r3, #0]
 8008b7e:	429a      	cmp	r2, r3
 8008b80:	d0d8      	beq.n	8008b34 <USART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8008b82:	2300      	movs	r3, #0
}
 8008b84:	0018      	movs	r0, r3
 8008b86:	46bd      	mov	sp, r7
 8008b88:	b004      	add	sp, #16
 8008b8a:	bd80      	pop	{r7, pc}

08008b8c <USART_SetConfig>:
  * @brief Configure the USART peripheral.
  * @param husart USART handle.
  * @retval HAL status
  */
static HAL_StatusTypeDef USART_SetConfig(USART_HandleTypeDef *husart)
{
 8008b8c:	b580      	push	{r7, lr}
 8008b8e:	b088      	sub	sp, #32
 8008b90:	af00      	add	r7, sp, #0
 8008b92:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  USART_ClockSourceTypeDef clocksource;
  HAL_StatusTypeDef ret                = HAL_OK;
 8008b94:	231e      	movs	r3, #30
 8008b96:	18fb      	adds	r3, r7, r3
 8008b98:	2200      	movs	r2, #0
 8008b9a:	701a      	strb	r2, [r3, #0]
  uint16_t brrtemp;
  uint32_t usartdiv                    = 0x00000000;
 8008b9c:	2300      	movs	r3, #0
 8008b9e:	61bb      	str	r3, [r7, #24]
  *  the USART Word Length, Parity and Mode:
  *  set the M bits according to husart->Init.WordLength value
  *  set PCE and PS bits according to husart->Init.Parity value
  *  set TE and RE bits according to husart->Init.Mode value
  *  force OVER8 to 1 to allow to reach the maximum speed (Fclock/8) */
  tmpreg = (uint32_t)husart->Init.WordLength | husart->Init.Parity | husart->Init.Mode | USART_CR1_OVER8;
 8008ba0:	687b      	ldr	r3, [r7, #4]
 8008ba2:	689a      	ldr	r2, [r3, #8]
 8008ba4:	687b      	ldr	r3, [r7, #4]
 8008ba6:	691b      	ldr	r3, [r3, #16]
 8008ba8:	431a      	orrs	r2, r3
 8008baa:	687b      	ldr	r3, [r7, #4]
 8008bac:	695b      	ldr	r3, [r3, #20]
 8008bae:	4313      	orrs	r3, r2
 8008bb0:	2280      	movs	r2, #128	; 0x80
 8008bb2:	0212      	lsls	r2, r2, #8
 8008bb4:	4313      	orrs	r3, r2
 8008bb6:	617b      	str	r3, [r7, #20]
  MODIFY_REG(husart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8008bb8:	687b      	ldr	r3, [r7, #4]
 8008bba:	681b      	ldr	r3, [r3, #0]
 8008bbc:	681b      	ldr	r3, [r3, #0]
 8008bbe:	4ab1      	ldr	r2, [pc, #708]	; (8008e84 <USART_SetConfig+0x2f8>)
 8008bc0:	4013      	ands	r3, r2
 8008bc2:	0019      	movs	r1, r3
 8008bc4:	687b      	ldr	r3, [r7, #4]
 8008bc6:	681b      	ldr	r3, [r3, #0]
 8008bc8:	697a      	ldr	r2, [r7, #20]
 8008bca:	430a      	orrs	r2, r1
 8008bcc:	601a      	str	r2, [r3, #0]
  /* Clear and configure the USART Clock, CPOL, CPHA, LBCL STOP and SLVEN bits:
   * set CPOL bit according to husart->Init.CLKPolarity value
   * set CPHA bit according to husart->Init.CLKPhase value
   * set LBCL bit according to husart->Init.CLKLastBit value (used in SPI master mode only)
   * set STOP[13:12] bits according to husart->Init.StopBits value */
  tmpreg = (uint32_t)(USART_CLOCK_ENABLE);
 8008bce:	2380      	movs	r3, #128	; 0x80
 8008bd0:	011b      	lsls	r3, r3, #4
 8008bd2:	617b      	str	r3, [r7, #20]
  tmpreg |= (uint32_t)husart->Init.CLKLastBit;
 8008bd4:	687b      	ldr	r3, [r7, #4]
 8008bd6:	6a1b      	ldr	r3, [r3, #32]
 8008bd8:	697a      	ldr	r2, [r7, #20]
 8008bda:	4313      	orrs	r3, r2
 8008bdc:	617b      	str	r3, [r7, #20]
  tmpreg |= ((uint32_t)husart->Init.CLKPolarity | (uint32_t)husart->Init.CLKPhase);
 8008bde:	687b      	ldr	r3, [r7, #4]
 8008be0:	699a      	ldr	r2, [r3, #24]
 8008be2:	687b      	ldr	r3, [r7, #4]
 8008be4:	69db      	ldr	r3, [r3, #28]
 8008be6:	4313      	orrs	r3, r2
 8008be8:	697a      	ldr	r2, [r7, #20]
 8008bea:	4313      	orrs	r3, r2
 8008bec:	617b      	str	r3, [r7, #20]
  tmpreg |= (uint32_t)husart->Init.StopBits;
 8008bee:	687b      	ldr	r3, [r7, #4]
 8008bf0:	68db      	ldr	r3, [r3, #12]
 8008bf2:	697a      	ldr	r2, [r7, #20]
 8008bf4:	4313      	orrs	r3, r2
 8008bf6:	617b      	str	r3, [r7, #20]
  MODIFY_REG(husart->Instance->CR2, USART_CR2_FIELDS, tmpreg);
 8008bf8:	687b      	ldr	r3, [r7, #4]
 8008bfa:	681b      	ldr	r3, [r3, #0]
 8008bfc:	685b      	ldr	r3, [r3, #4]
 8008bfe:	4aa2      	ldr	r2, [pc, #648]	; (8008e88 <USART_SetConfig+0x2fc>)
 8008c00:	4013      	ands	r3, r2
 8008c02:	0019      	movs	r1, r3
 8008c04:	687b      	ldr	r3, [r7, #4]
 8008c06:	681b      	ldr	r3, [r3, #0]
 8008c08:	697a      	ldr	r2, [r7, #20]
 8008c0a:	430a      	orrs	r2, r1
 8008c0c:	605a      	str	r2, [r3, #4]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
   * - USART Clock Prescaler : set PRESCALER according to husart->Init.ClockPrescaler value */
  MODIFY_REG(husart->Instance->PRESC, USART_PRESC_PRESCALER, husart->Init.ClockPrescaler);
 8008c0e:	687b      	ldr	r3, [r7, #4]
 8008c10:	681b      	ldr	r3, [r3, #0]
 8008c12:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008c14:	220f      	movs	r2, #15
 8008c16:	4393      	bics	r3, r2
 8008c18:	0019      	movs	r1, r3
 8008c1a:	687b      	ldr	r3, [r7, #4]
 8008c1c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8008c1e:	687b      	ldr	r3, [r7, #4]
 8008c20:	681b      	ldr	r3, [r3, #0]
 8008c22:	430a      	orrs	r2, r1
 8008c24:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  /* BRR is filled-up according to OVER8 bit setting which is forced to 1     */
  USART_GETCLOCKSOURCE(husart, clocksource);
 8008c26:	687b      	ldr	r3, [r7, #4]
 8008c28:	681b      	ldr	r3, [r3, #0]
 8008c2a:	4a98      	ldr	r2, [pc, #608]	; (8008e8c <USART_SetConfig+0x300>)
 8008c2c:	4293      	cmp	r3, r2
 8008c2e:	d127      	bne.n	8008c80 <USART_SetConfig+0xf4>
 8008c30:	4b97      	ldr	r3, [pc, #604]	; (8008e90 <USART_SetConfig+0x304>)
 8008c32:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008c34:	2203      	movs	r2, #3
 8008c36:	4013      	ands	r3, r2
 8008c38:	2b03      	cmp	r3, #3
 8008c3a:	d017      	beq.n	8008c6c <USART_SetConfig+0xe0>
 8008c3c:	d81b      	bhi.n	8008c76 <USART_SetConfig+0xea>
 8008c3e:	2b02      	cmp	r3, #2
 8008c40:	d00a      	beq.n	8008c58 <USART_SetConfig+0xcc>
 8008c42:	d818      	bhi.n	8008c76 <USART_SetConfig+0xea>
 8008c44:	2b00      	cmp	r3, #0
 8008c46:	d002      	beq.n	8008c4e <USART_SetConfig+0xc2>
 8008c48:	2b01      	cmp	r3, #1
 8008c4a:	d00a      	beq.n	8008c62 <USART_SetConfig+0xd6>
 8008c4c:	e013      	b.n	8008c76 <USART_SetConfig+0xea>
 8008c4e:	231f      	movs	r3, #31
 8008c50:	18fb      	adds	r3, r7, r3
 8008c52:	2200      	movs	r2, #0
 8008c54:	701a      	strb	r2, [r3, #0]
 8008c56:	e058      	b.n	8008d0a <USART_SetConfig+0x17e>
 8008c58:	231f      	movs	r3, #31
 8008c5a:	18fb      	adds	r3, r7, r3
 8008c5c:	2202      	movs	r2, #2
 8008c5e:	701a      	strb	r2, [r3, #0]
 8008c60:	e053      	b.n	8008d0a <USART_SetConfig+0x17e>
 8008c62:	231f      	movs	r3, #31
 8008c64:	18fb      	adds	r3, r7, r3
 8008c66:	2204      	movs	r2, #4
 8008c68:	701a      	strb	r2, [r3, #0]
 8008c6a:	e04e      	b.n	8008d0a <USART_SetConfig+0x17e>
 8008c6c:	231f      	movs	r3, #31
 8008c6e:	18fb      	adds	r3, r7, r3
 8008c70:	2208      	movs	r2, #8
 8008c72:	701a      	strb	r2, [r3, #0]
 8008c74:	e049      	b.n	8008d0a <USART_SetConfig+0x17e>
 8008c76:	231f      	movs	r3, #31
 8008c78:	18fb      	adds	r3, r7, r3
 8008c7a:	2210      	movs	r2, #16
 8008c7c:	701a      	strb	r2, [r3, #0]
 8008c7e:	e044      	b.n	8008d0a <USART_SetConfig+0x17e>
 8008c80:	687b      	ldr	r3, [r7, #4]
 8008c82:	681b      	ldr	r3, [r3, #0]
 8008c84:	4a83      	ldr	r2, [pc, #524]	; (8008e94 <USART_SetConfig+0x308>)
 8008c86:	4293      	cmp	r3, r2
 8008c88:	d127      	bne.n	8008cda <USART_SetConfig+0x14e>
 8008c8a:	4b81      	ldr	r3, [pc, #516]	; (8008e90 <USART_SetConfig+0x304>)
 8008c8c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008c8e:	220c      	movs	r2, #12
 8008c90:	4013      	ands	r3, r2
 8008c92:	2b0c      	cmp	r3, #12
 8008c94:	d017      	beq.n	8008cc6 <USART_SetConfig+0x13a>
 8008c96:	d81b      	bhi.n	8008cd0 <USART_SetConfig+0x144>
 8008c98:	2b08      	cmp	r3, #8
 8008c9a:	d00a      	beq.n	8008cb2 <USART_SetConfig+0x126>
 8008c9c:	d818      	bhi.n	8008cd0 <USART_SetConfig+0x144>
 8008c9e:	2b00      	cmp	r3, #0
 8008ca0:	d002      	beq.n	8008ca8 <USART_SetConfig+0x11c>
 8008ca2:	2b04      	cmp	r3, #4
 8008ca4:	d00a      	beq.n	8008cbc <USART_SetConfig+0x130>
 8008ca6:	e013      	b.n	8008cd0 <USART_SetConfig+0x144>
 8008ca8:	231f      	movs	r3, #31
 8008caa:	18fb      	adds	r3, r7, r3
 8008cac:	2200      	movs	r2, #0
 8008cae:	701a      	strb	r2, [r3, #0]
 8008cb0:	e02b      	b.n	8008d0a <USART_SetConfig+0x17e>
 8008cb2:	231f      	movs	r3, #31
 8008cb4:	18fb      	adds	r3, r7, r3
 8008cb6:	2202      	movs	r2, #2
 8008cb8:	701a      	strb	r2, [r3, #0]
 8008cba:	e026      	b.n	8008d0a <USART_SetConfig+0x17e>
 8008cbc:	231f      	movs	r3, #31
 8008cbe:	18fb      	adds	r3, r7, r3
 8008cc0:	2204      	movs	r2, #4
 8008cc2:	701a      	strb	r2, [r3, #0]
 8008cc4:	e021      	b.n	8008d0a <USART_SetConfig+0x17e>
 8008cc6:	231f      	movs	r3, #31
 8008cc8:	18fb      	adds	r3, r7, r3
 8008cca:	2208      	movs	r2, #8
 8008ccc:	701a      	strb	r2, [r3, #0]
 8008cce:	e01c      	b.n	8008d0a <USART_SetConfig+0x17e>
 8008cd0:	231f      	movs	r3, #31
 8008cd2:	18fb      	adds	r3, r7, r3
 8008cd4:	2210      	movs	r2, #16
 8008cd6:	701a      	strb	r2, [r3, #0]
 8008cd8:	e017      	b.n	8008d0a <USART_SetConfig+0x17e>
 8008cda:	687b      	ldr	r3, [r7, #4]
 8008cdc:	681b      	ldr	r3, [r3, #0]
 8008cde:	4a6e      	ldr	r2, [pc, #440]	; (8008e98 <USART_SetConfig+0x30c>)
 8008ce0:	4293      	cmp	r3, r2
 8008ce2:	d104      	bne.n	8008cee <USART_SetConfig+0x162>
 8008ce4:	231f      	movs	r3, #31
 8008ce6:	18fb      	adds	r3, r7, r3
 8008ce8:	2200      	movs	r2, #0
 8008cea:	701a      	strb	r2, [r3, #0]
 8008cec:	e00d      	b.n	8008d0a <USART_SetConfig+0x17e>
 8008cee:	687b      	ldr	r3, [r7, #4]
 8008cf0:	681b      	ldr	r3, [r3, #0]
 8008cf2:	4a6a      	ldr	r2, [pc, #424]	; (8008e9c <USART_SetConfig+0x310>)
 8008cf4:	4293      	cmp	r3, r2
 8008cf6:	d104      	bne.n	8008d02 <USART_SetConfig+0x176>
 8008cf8:	231f      	movs	r3, #31
 8008cfa:	18fb      	adds	r3, r7, r3
 8008cfc:	2200      	movs	r2, #0
 8008cfe:	701a      	strb	r2, [r3, #0]
 8008d00:	e003      	b.n	8008d0a <USART_SetConfig+0x17e>
 8008d02:	231f      	movs	r3, #31
 8008d04:	18fb      	adds	r3, r7, r3
 8008d06:	2210      	movs	r2, #16
 8008d08:	701a      	strb	r2, [r3, #0]

  switch (clocksource)
 8008d0a:	231f      	movs	r3, #31
 8008d0c:	18fb      	adds	r3, r7, r3
 8008d0e:	781b      	ldrb	r3, [r3, #0]
 8008d10:	2b08      	cmp	r3, #8
 8008d12:	d100      	bne.n	8008d16 <USART_SetConfig+0x18a>
 8008d14:	e139      	b.n	8008f8a <USART_SetConfig+0x3fe>
 8008d16:	dd00      	ble.n	8008d1a <USART_SetConfig+0x18e>
 8008d18:	e195      	b.n	8009046 <USART_SetConfig+0x4ba>
 8008d1a:	2b04      	cmp	r3, #4
 8008d1c:	d100      	bne.n	8008d20 <USART_SetConfig+0x194>
 8008d1e:	e0d3      	b.n	8008ec8 <USART_SetConfig+0x33c>
 8008d20:	dd00      	ble.n	8008d24 <USART_SetConfig+0x198>
 8008d22:	e190      	b.n	8009046 <USART_SetConfig+0x4ba>
 8008d24:	2b00      	cmp	r3, #0
 8008d26:	d003      	beq.n	8008d30 <USART_SetConfig+0x1a4>
 8008d28:	2b02      	cmp	r3, #2
 8008d2a:	d100      	bne.n	8008d2e <USART_SetConfig+0x1a2>
 8008d2c:	e061      	b.n	8008df2 <USART_SetConfig+0x266>
 8008d2e:	e18a      	b.n	8009046 <USART_SetConfig+0x4ba>
  {
    case USART_CLOCKSOURCE_PCLK1:
      pclk = HAL_RCC_GetPCLK1Freq();
 8008d30:	f7fc fdf2 	bl	8005918 <HAL_RCC_GetPCLK1Freq>
 8008d34:	0003      	movs	r3, r0
 8008d36:	613b      	str	r3, [r7, #16]
      usartdiv = (uint32_t)(USART_DIV_SAMPLING8(pclk, husart->Init.BaudRate, husart->Init.ClockPrescaler));
 8008d38:	687b      	ldr	r3, [r7, #4]
 8008d3a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008d3c:	2b00      	cmp	r3, #0
 8008d3e:	d044      	beq.n	8008dca <USART_SetConfig+0x23e>
 8008d40:	687b      	ldr	r3, [r7, #4]
 8008d42:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008d44:	2b01      	cmp	r3, #1
 8008d46:	d03e      	beq.n	8008dc6 <USART_SetConfig+0x23a>
 8008d48:	687b      	ldr	r3, [r7, #4]
 8008d4a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008d4c:	2b02      	cmp	r3, #2
 8008d4e:	d038      	beq.n	8008dc2 <USART_SetConfig+0x236>
 8008d50:	687b      	ldr	r3, [r7, #4]
 8008d52:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008d54:	2b03      	cmp	r3, #3
 8008d56:	d032      	beq.n	8008dbe <USART_SetConfig+0x232>
 8008d58:	687b      	ldr	r3, [r7, #4]
 8008d5a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008d5c:	2b04      	cmp	r3, #4
 8008d5e:	d02c      	beq.n	8008dba <USART_SetConfig+0x22e>
 8008d60:	687b      	ldr	r3, [r7, #4]
 8008d62:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008d64:	2b05      	cmp	r3, #5
 8008d66:	d026      	beq.n	8008db6 <USART_SetConfig+0x22a>
 8008d68:	687b      	ldr	r3, [r7, #4]
 8008d6a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008d6c:	2b06      	cmp	r3, #6
 8008d6e:	d020      	beq.n	8008db2 <USART_SetConfig+0x226>
 8008d70:	687b      	ldr	r3, [r7, #4]
 8008d72:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008d74:	2b07      	cmp	r3, #7
 8008d76:	d01a      	beq.n	8008dae <USART_SetConfig+0x222>
 8008d78:	687b      	ldr	r3, [r7, #4]
 8008d7a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008d7c:	2b08      	cmp	r3, #8
 8008d7e:	d014      	beq.n	8008daa <USART_SetConfig+0x21e>
 8008d80:	687b      	ldr	r3, [r7, #4]
 8008d82:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008d84:	2b09      	cmp	r3, #9
 8008d86:	d00e      	beq.n	8008da6 <USART_SetConfig+0x21a>
 8008d88:	687b      	ldr	r3, [r7, #4]
 8008d8a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008d8c:	2b0a      	cmp	r3, #10
 8008d8e:	d008      	beq.n	8008da2 <USART_SetConfig+0x216>
 8008d90:	687b      	ldr	r3, [r7, #4]
 8008d92:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008d94:	2b0b      	cmp	r3, #11
 8008d96:	d102      	bne.n	8008d9e <USART_SetConfig+0x212>
 8008d98:	2380      	movs	r3, #128	; 0x80
 8008d9a:	005b      	lsls	r3, r3, #1
 8008d9c:	e016      	b.n	8008dcc <USART_SetConfig+0x240>
 8008d9e:	2301      	movs	r3, #1
 8008da0:	e014      	b.n	8008dcc <USART_SetConfig+0x240>
 8008da2:	2380      	movs	r3, #128	; 0x80
 8008da4:	e012      	b.n	8008dcc <USART_SetConfig+0x240>
 8008da6:	2340      	movs	r3, #64	; 0x40
 8008da8:	e010      	b.n	8008dcc <USART_SetConfig+0x240>
 8008daa:	2320      	movs	r3, #32
 8008dac:	e00e      	b.n	8008dcc <USART_SetConfig+0x240>
 8008dae:	2310      	movs	r3, #16
 8008db0:	e00c      	b.n	8008dcc <USART_SetConfig+0x240>
 8008db2:	230c      	movs	r3, #12
 8008db4:	e00a      	b.n	8008dcc <USART_SetConfig+0x240>
 8008db6:	230a      	movs	r3, #10
 8008db8:	e008      	b.n	8008dcc <USART_SetConfig+0x240>
 8008dba:	2308      	movs	r3, #8
 8008dbc:	e006      	b.n	8008dcc <USART_SetConfig+0x240>
 8008dbe:	2306      	movs	r3, #6
 8008dc0:	e004      	b.n	8008dcc <USART_SetConfig+0x240>
 8008dc2:	2304      	movs	r3, #4
 8008dc4:	e002      	b.n	8008dcc <USART_SetConfig+0x240>
 8008dc6:	2302      	movs	r3, #2
 8008dc8:	e000      	b.n	8008dcc <USART_SetConfig+0x240>
 8008dca:	2301      	movs	r3, #1
 8008dcc:	0019      	movs	r1, r3
 8008dce:	6938      	ldr	r0, [r7, #16]
 8008dd0:	f7f7 f998 	bl	8000104 <__udivsi3>
 8008dd4:	0003      	movs	r3, r0
 8008dd6:	005a      	lsls	r2, r3, #1
 8008dd8:	687b      	ldr	r3, [r7, #4]
 8008dda:	685b      	ldr	r3, [r3, #4]
 8008ddc:	085b      	lsrs	r3, r3, #1
 8008dde:	18d2      	adds	r2, r2, r3
 8008de0:	687b      	ldr	r3, [r7, #4]
 8008de2:	685b      	ldr	r3, [r3, #4]
 8008de4:	0019      	movs	r1, r3
 8008de6:	0010      	movs	r0, r2
 8008de8:	f7f7 f98c 	bl	8000104 <__udivsi3>
 8008dec:	0003      	movs	r3, r0
 8008dee:	61bb      	str	r3, [r7, #24]
      break;
 8008df0:	e12e      	b.n	8009050 <USART_SetConfig+0x4c4>
    case USART_CLOCKSOURCE_HSI:
      usartdiv = (uint32_t)(USART_DIV_SAMPLING8(HSI_VALUE, husart->Init.BaudRate, husart->Init.ClockPrescaler));
 8008df2:	687b      	ldr	r3, [r7, #4]
 8008df4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008df6:	2b00      	cmp	r3, #0
 8008df8:	d052      	beq.n	8008ea0 <USART_SetConfig+0x314>
 8008dfa:	687b      	ldr	r3, [r7, #4]
 8008dfc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008dfe:	2b01      	cmp	r3, #1
 8008e00:	d03e      	beq.n	8008e80 <USART_SetConfig+0x2f4>
 8008e02:	687b      	ldr	r3, [r7, #4]
 8008e04:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008e06:	2b02      	cmp	r3, #2
 8008e08:	d038      	beq.n	8008e7c <USART_SetConfig+0x2f0>
 8008e0a:	687b      	ldr	r3, [r7, #4]
 8008e0c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008e0e:	2b03      	cmp	r3, #3
 8008e10:	d032      	beq.n	8008e78 <USART_SetConfig+0x2ec>
 8008e12:	687b      	ldr	r3, [r7, #4]
 8008e14:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008e16:	2b04      	cmp	r3, #4
 8008e18:	d02c      	beq.n	8008e74 <USART_SetConfig+0x2e8>
 8008e1a:	687b      	ldr	r3, [r7, #4]
 8008e1c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008e1e:	2b05      	cmp	r3, #5
 8008e20:	d026      	beq.n	8008e70 <USART_SetConfig+0x2e4>
 8008e22:	687b      	ldr	r3, [r7, #4]
 8008e24:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008e26:	2b06      	cmp	r3, #6
 8008e28:	d020      	beq.n	8008e6c <USART_SetConfig+0x2e0>
 8008e2a:	687b      	ldr	r3, [r7, #4]
 8008e2c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008e2e:	2b07      	cmp	r3, #7
 8008e30:	d01a      	beq.n	8008e68 <USART_SetConfig+0x2dc>
 8008e32:	687b      	ldr	r3, [r7, #4]
 8008e34:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008e36:	2b08      	cmp	r3, #8
 8008e38:	d014      	beq.n	8008e64 <USART_SetConfig+0x2d8>
 8008e3a:	687b      	ldr	r3, [r7, #4]
 8008e3c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008e3e:	2b09      	cmp	r3, #9
 8008e40:	d00e      	beq.n	8008e60 <USART_SetConfig+0x2d4>
 8008e42:	687b      	ldr	r3, [r7, #4]
 8008e44:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008e46:	2b0a      	cmp	r3, #10
 8008e48:	d008      	beq.n	8008e5c <USART_SetConfig+0x2d0>
 8008e4a:	687b      	ldr	r3, [r7, #4]
 8008e4c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008e4e:	2b0b      	cmp	r3, #11
 8008e50:	d102      	bne.n	8008e58 <USART_SetConfig+0x2cc>
 8008e52:	2380      	movs	r3, #128	; 0x80
 8008e54:	005b      	lsls	r3, r3, #1
 8008e56:	e024      	b.n	8008ea2 <USART_SetConfig+0x316>
 8008e58:	2301      	movs	r3, #1
 8008e5a:	e022      	b.n	8008ea2 <USART_SetConfig+0x316>
 8008e5c:	2380      	movs	r3, #128	; 0x80
 8008e5e:	e020      	b.n	8008ea2 <USART_SetConfig+0x316>
 8008e60:	2340      	movs	r3, #64	; 0x40
 8008e62:	e01e      	b.n	8008ea2 <USART_SetConfig+0x316>
 8008e64:	2320      	movs	r3, #32
 8008e66:	e01c      	b.n	8008ea2 <USART_SetConfig+0x316>
 8008e68:	2310      	movs	r3, #16
 8008e6a:	e01a      	b.n	8008ea2 <USART_SetConfig+0x316>
 8008e6c:	230c      	movs	r3, #12
 8008e6e:	e018      	b.n	8008ea2 <USART_SetConfig+0x316>
 8008e70:	230a      	movs	r3, #10
 8008e72:	e016      	b.n	8008ea2 <USART_SetConfig+0x316>
 8008e74:	2308      	movs	r3, #8
 8008e76:	e014      	b.n	8008ea2 <USART_SetConfig+0x316>
 8008e78:	2306      	movs	r3, #6
 8008e7a:	e012      	b.n	8008ea2 <USART_SetConfig+0x316>
 8008e7c:	2304      	movs	r3, #4
 8008e7e:	e010      	b.n	8008ea2 <USART_SetConfig+0x316>
 8008e80:	2302      	movs	r3, #2
 8008e82:	e00e      	b.n	8008ea2 <USART_SetConfig+0x316>
 8008e84:	cfff69f3 	.word	0xcfff69f3
 8008e88:	ffffc0f6 	.word	0xffffc0f6
 8008e8c:	40013800 	.word	0x40013800
 8008e90:	40021000 	.word	0x40021000
 8008e94:	40004400 	.word	0x40004400
 8008e98:	40004800 	.word	0x40004800
 8008e9c:	40004c00 	.word	0x40004c00
 8008ea0:	2301      	movs	r3, #1
 8008ea2:	0019      	movs	r1, r3
 8008ea4:	4886      	ldr	r0, [pc, #536]	; (80090c0 <USART_SetConfig+0x534>)
 8008ea6:	f7f7 f92d 	bl	8000104 <__udivsi3>
 8008eaa:	0003      	movs	r3, r0
 8008eac:	005a      	lsls	r2, r3, #1
 8008eae:	687b      	ldr	r3, [r7, #4]
 8008eb0:	685b      	ldr	r3, [r3, #4]
 8008eb2:	085b      	lsrs	r3, r3, #1
 8008eb4:	18d2      	adds	r2, r2, r3
 8008eb6:	687b      	ldr	r3, [r7, #4]
 8008eb8:	685b      	ldr	r3, [r3, #4]
 8008eba:	0019      	movs	r1, r3
 8008ebc:	0010      	movs	r0, r2
 8008ebe:	f7f7 f921 	bl	8000104 <__udivsi3>
 8008ec2:	0003      	movs	r3, r0
 8008ec4:	61bb      	str	r3, [r7, #24]
      break;
 8008ec6:	e0c3      	b.n	8009050 <USART_SetConfig+0x4c4>
    case USART_CLOCKSOURCE_SYSCLK:
      pclk = HAL_RCC_GetSysClockFreq();
 8008ec8:	f7fc fc9a 	bl	8005800 <HAL_RCC_GetSysClockFreq>
 8008ecc:	0003      	movs	r3, r0
 8008ece:	613b      	str	r3, [r7, #16]
      usartdiv = (uint32_t)(USART_DIV_SAMPLING8(pclk, husart->Init.BaudRate, husart->Init.ClockPrescaler));
 8008ed0:	687b      	ldr	r3, [r7, #4]
 8008ed2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008ed4:	2b00      	cmp	r3, #0
 8008ed6:	d044      	beq.n	8008f62 <USART_SetConfig+0x3d6>
 8008ed8:	687b      	ldr	r3, [r7, #4]
 8008eda:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008edc:	2b01      	cmp	r3, #1
 8008ede:	d03e      	beq.n	8008f5e <USART_SetConfig+0x3d2>
 8008ee0:	687b      	ldr	r3, [r7, #4]
 8008ee2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008ee4:	2b02      	cmp	r3, #2
 8008ee6:	d038      	beq.n	8008f5a <USART_SetConfig+0x3ce>
 8008ee8:	687b      	ldr	r3, [r7, #4]
 8008eea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008eec:	2b03      	cmp	r3, #3
 8008eee:	d032      	beq.n	8008f56 <USART_SetConfig+0x3ca>
 8008ef0:	687b      	ldr	r3, [r7, #4]
 8008ef2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008ef4:	2b04      	cmp	r3, #4
 8008ef6:	d02c      	beq.n	8008f52 <USART_SetConfig+0x3c6>
 8008ef8:	687b      	ldr	r3, [r7, #4]
 8008efa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008efc:	2b05      	cmp	r3, #5
 8008efe:	d026      	beq.n	8008f4e <USART_SetConfig+0x3c2>
 8008f00:	687b      	ldr	r3, [r7, #4]
 8008f02:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008f04:	2b06      	cmp	r3, #6
 8008f06:	d020      	beq.n	8008f4a <USART_SetConfig+0x3be>
 8008f08:	687b      	ldr	r3, [r7, #4]
 8008f0a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008f0c:	2b07      	cmp	r3, #7
 8008f0e:	d01a      	beq.n	8008f46 <USART_SetConfig+0x3ba>
 8008f10:	687b      	ldr	r3, [r7, #4]
 8008f12:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008f14:	2b08      	cmp	r3, #8
 8008f16:	d014      	beq.n	8008f42 <USART_SetConfig+0x3b6>
 8008f18:	687b      	ldr	r3, [r7, #4]
 8008f1a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008f1c:	2b09      	cmp	r3, #9
 8008f1e:	d00e      	beq.n	8008f3e <USART_SetConfig+0x3b2>
 8008f20:	687b      	ldr	r3, [r7, #4]
 8008f22:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008f24:	2b0a      	cmp	r3, #10
 8008f26:	d008      	beq.n	8008f3a <USART_SetConfig+0x3ae>
 8008f28:	687b      	ldr	r3, [r7, #4]
 8008f2a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008f2c:	2b0b      	cmp	r3, #11
 8008f2e:	d102      	bne.n	8008f36 <USART_SetConfig+0x3aa>
 8008f30:	2380      	movs	r3, #128	; 0x80
 8008f32:	005b      	lsls	r3, r3, #1
 8008f34:	e016      	b.n	8008f64 <USART_SetConfig+0x3d8>
 8008f36:	2301      	movs	r3, #1
 8008f38:	e014      	b.n	8008f64 <USART_SetConfig+0x3d8>
 8008f3a:	2380      	movs	r3, #128	; 0x80
 8008f3c:	e012      	b.n	8008f64 <USART_SetConfig+0x3d8>
 8008f3e:	2340      	movs	r3, #64	; 0x40
 8008f40:	e010      	b.n	8008f64 <USART_SetConfig+0x3d8>
 8008f42:	2320      	movs	r3, #32
 8008f44:	e00e      	b.n	8008f64 <USART_SetConfig+0x3d8>
 8008f46:	2310      	movs	r3, #16
 8008f48:	e00c      	b.n	8008f64 <USART_SetConfig+0x3d8>
 8008f4a:	230c      	movs	r3, #12
 8008f4c:	e00a      	b.n	8008f64 <USART_SetConfig+0x3d8>
 8008f4e:	230a      	movs	r3, #10
 8008f50:	e008      	b.n	8008f64 <USART_SetConfig+0x3d8>
 8008f52:	2308      	movs	r3, #8
 8008f54:	e006      	b.n	8008f64 <USART_SetConfig+0x3d8>
 8008f56:	2306      	movs	r3, #6
 8008f58:	e004      	b.n	8008f64 <USART_SetConfig+0x3d8>
 8008f5a:	2304      	movs	r3, #4
 8008f5c:	e002      	b.n	8008f64 <USART_SetConfig+0x3d8>
 8008f5e:	2302      	movs	r3, #2
 8008f60:	e000      	b.n	8008f64 <USART_SetConfig+0x3d8>
 8008f62:	2301      	movs	r3, #1
 8008f64:	0019      	movs	r1, r3
 8008f66:	6938      	ldr	r0, [r7, #16]
 8008f68:	f7f7 f8cc 	bl	8000104 <__udivsi3>
 8008f6c:	0003      	movs	r3, r0
 8008f6e:	005a      	lsls	r2, r3, #1
 8008f70:	687b      	ldr	r3, [r7, #4]
 8008f72:	685b      	ldr	r3, [r3, #4]
 8008f74:	085b      	lsrs	r3, r3, #1
 8008f76:	18d2      	adds	r2, r2, r3
 8008f78:	687b      	ldr	r3, [r7, #4]
 8008f7a:	685b      	ldr	r3, [r3, #4]
 8008f7c:	0019      	movs	r1, r3
 8008f7e:	0010      	movs	r0, r2
 8008f80:	f7f7 f8c0 	bl	8000104 <__udivsi3>
 8008f84:	0003      	movs	r3, r0
 8008f86:	61bb      	str	r3, [r7, #24]
      break;
 8008f88:	e062      	b.n	8009050 <USART_SetConfig+0x4c4>
    case USART_CLOCKSOURCE_LSE:
      usartdiv = (uint32_t)(USART_DIV_SAMPLING8((uint32_t)LSE_VALUE, husart->Init.BaudRate, husart->Init.ClockPrescaler));
 8008f8a:	687b      	ldr	r3, [r7, #4]
 8008f8c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008f8e:	2b00      	cmp	r3, #0
 8008f90:	d044      	beq.n	800901c <USART_SetConfig+0x490>
 8008f92:	687b      	ldr	r3, [r7, #4]
 8008f94:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008f96:	2b01      	cmp	r3, #1
 8008f98:	d03e      	beq.n	8009018 <USART_SetConfig+0x48c>
 8008f9a:	687b      	ldr	r3, [r7, #4]
 8008f9c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008f9e:	2b02      	cmp	r3, #2
 8008fa0:	d038      	beq.n	8009014 <USART_SetConfig+0x488>
 8008fa2:	687b      	ldr	r3, [r7, #4]
 8008fa4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008fa6:	2b03      	cmp	r3, #3
 8008fa8:	d032      	beq.n	8009010 <USART_SetConfig+0x484>
 8008faa:	687b      	ldr	r3, [r7, #4]
 8008fac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008fae:	2b04      	cmp	r3, #4
 8008fb0:	d02c      	beq.n	800900c <USART_SetConfig+0x480>
 8008fb2:	687b      	ldr	r3, [r7, #4]
 8008fb4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008fb6:	2b05      	cmp	r3, #5
 8008fb8:	d026      	beq.n	8009008 <USART_SetConfig+0x47c>
 8008fba:	687b      	ldr	r3, [r7, #4]
 8008fbc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008fbe:	2b06      	cmp	r3, #6
 8008fc0:	d020      	beq.n	8009004 <USART_SetConfig+0x478>
 8008fc2:	687b      	ldr	r3, [r7, #4]
 8008fc4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008fc6:	2b07      	cmp	r3, #7
 8008fc8:	d01a      	beq.n	8009000 <USART_SetConfig+0x474>
 8008fca:	687b      	ldr	r3, [r7, #4]
 8008fcc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008fce:	2b08      	cmp	r3, #8
 8008fd0:	d014      	beq.n	8008ffc <USART_SetConfig+0x470>
 8008fd2:	687b      	ldr	r3, [r7, #4]
 8008fd4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008fd6:	2b09      	cmp	r3, #9
 8008fd8:	d00e      	beq.n	8008ff8 <USART_SetConfig+0x46c>
 8008fda:	687b      	ldr	r3, [r7, #4]
 8008fdc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008fde:	2b0a      	cmp	r3, #10
 8008fe0:	d008      	beq.n	8008ff4 <USART_SetConfig+0x468>
 8008fe2:	687b      	ldr	r3, [r7, #4]
 8008fe4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008fe6:	2b0b      	cmp	r3, #11
 8008fe8:	d102      	bne.n	8008ff0 <USART_SetConfig+0x464>
 8008fea:	2380      	movs	r3, #128	; 0x80
 8008fec:	005b      	lsls	r3, r3, #1
 8008fee:	e016      	b.n	800901e <USART_SetConfig+0x492>
 8008ff0:	2301      	movs	r3, #1
 8008ff2:	e014      	b.n	800901e <USART_SetConfig+0x492>
 8008ff4:	2380      	movs	r3, #128	; 0x80
 8008ff6:	e012      	b.n	800901e <USART_SetConfig+0x492>
 8008ff8:	2340      	movs	r3, #64	; 0x40
 8008ffa:	e010      	b.n	800901e <USART_SetConfig+0x492>
 8008ffc:	2320      	movs	r3, #32
 8008ffe:	e00e      	b.n	800901e <USART_SetConfig+0x492>
 8009000:	2310      	movs	r3, #16
 8009002:	e00c      	b.n	800901e <USART_SetConfig+0x492>
 8009004:	230c      	movs	r3, #12
 8009006:	e00a      	b.n	800901e <USART_SetConfig+0x492>
 8009008:	230a      	movs	r3, #10
 800900a:	e008      	b.n	800901e <USART_SetConfig+0x492>
 800900c:	2308      	movs	r3, #8
 800900e:	e006      	b.n	800901e <USART_SetConfig+0x492>
 8009010:	2306      	movs	r3, #6
 8009012:	e004      	b.n	800901e <USART_SetConfig+0x492>
 8009014:	2304      	movs	r3, #4
 8009016:	e002      	b.n	800901e <USART_SetConfig+0x492>
 8009018:	2302      	movs	r3, #2
 800901a:	e000      	b.n	800901e <USART_SetConfig+0x492>
 800901c:	2301      	movs	r3, #1
 800901e:	0019      	movs	r1, r3
 8009020:	2380      	movs	r3, #128	; 0x80
 8009022:	0218      	lsls	r0, r3, #8
 8009024:	f7f7 f86e 	bl	8000104 <__udivsi3>
 8009028:	0003      	movs	r3, r0
 800902a:	005a      	lsls	r2, r3, #1
 800902c:	687b      	ldr	r3, [r7, #4]
 800902e:	685b      	ldr	r3, [r3, #4]
 8009030:	085b      	lsrs	r3, r3, #1
 8009032:	18d2      	adds	r2, r2, r3
 8009034:	687b      	ldr	r3, [r7, #4]
 8009036:	685b      	ldr	r3, [r3, #4]
 8009038:	0019      	movs	r1, r3
 800903a:	0010      	movs	r0, r2
 800903c:	f7f7 f862 	bl	8000104 <__udivsi3>
 8009040:	0003      	movs	r3, r0
 8009042:	61bb      	str	r3, [r7, #24]
      break;
 8009044:	e004      	b.n	8009050 <USART_SetConfig+0x4c4>
    default:
      ret = HAL_ERROR;
 8009046:	231e      	movs	r3, #30
 8009048:	18fb      	adds	r3, r7, r3
 800904a:	2201      	movs	r2, #1
 800904c:	701a      	strb	r2, [r3, #0]
      break;
 800904e:	46c0      	nop			; (mov r8, r8)
  }

  /* USARTDIV must be greater than or equal to 0d16 and smaller than or equal to ffff */
  if ((usartdiv >= USART_BRR_MIN) && (usartdiv <= USART_BRR_MAX))
 8009050:	69bb      	ldr	r3, [r7, #24]
 8009052:	2b0f      	cmp	r3, #15
 8009054:	d91c      	bls.n	8009090 <USART_SetConfig+0x504>
 8009056:	69ba      	ldr	r2, [r7, #24]
 8009058:	2380      	movs	r3, #128	; 0x80
 800905a:	025b      	lsls	r3, r3, #9
 800905c:	429a      	cmp	r2, r3
 800905e:	d217      	bcs.n	8009090 <USART_SetConfig+0x504>
  {
    brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8009060:	69bb      	ldr	r3, [r7, #24]
 8009062:	b29a      	uxth	r2, r3
 8009064:	200e      	movs	r0, #14
 8009066:	183b      	adds	r3, r7, r0
 8009068:	210f      	movs	r1, #15
 800906a:	438a      	bics	r2, r1
 800906c:	801a      	strh	r2, [r3, #0]
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800906e:	69bb      	ldr	r3, [r7, #24]
 8009070:	085b      	lsrs	r3, r3, #1
 8009072:	b29b      	uxth	r3, r3
 8009074:	2207      	movs	r2, #7
 8009076:	4013      	ands	r3, r2
 8009078:	b299      	uxth	r1, r3
 800907a:	183b      	adds	r3, r7, r0
 800907c:	183a      	adds	r2, r7, r0
 800907e:	8812      	ldrh	r2, [r2, #0]
 8009080:	430a      	orrs	r2, r1
 8009082:	801a      	strh	r2, [r3, #0]
    husart->Instance->BRR = brrtemp;
 8009084:	687b      	ldr	r3, [r7, #4]
 8009086:	681b      	ldr	r3, [r3, #0]
 8009088:	183a      	adds	r2, r7, r0
 800908a:	8812      	ldrh	r2, [r2, #0]
 800908c:	60da      	str	r2, [r3, #12]
 800908e:	e003      	b.n	8009098 <USART_SetConfig+0x50c>
  }
  else
  {
    ret = HAL_ERROR;
 8009090:	231e      	movs	r3, #30
 8009092:	18fb      	adds	r3, r7, r3
 8009094:	2201      	movs	r2, #1
 8009096:	701a      	strb	r2, [r3, #0]
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  husart->NbTxDataToProcess = 1U;
 8009098:	687b      	ldr	r3, [r7, #4]
 800909a:	2201      	movs	r2, #1
 800909c:	879a      	strh	r2, [r3, #60]	; 0x3c
  husart->NbRxDataToProcess = 1U;
 800909e:	687b      	ldr	r3, [r7, #4]
 80090a0:	2201      	movs	r2, #1
 80090a2:	875a      	strh	r2, [r3, #58]	; 0x3a

  /* Clear ISR function pointers */
  husart->RxISR   = NULL;
 80090a4:	687b      	ldr	r3, [r7, #4]
 80090a6:	2200      	movs	r2, #0
 80090a8:	649a      	str	r2, [r3, #72]	; 0x48
  husart->TxISR   = NULL;
 80090aa:	687b      	ldr	r3, [r7, #4]
 80090ac:	2200      	movs	r2, #0
 80090ae:	64da      	str	r2, [r3, #76]	; 0x4c

  return ret;
 80090b0:	231e      	movs	r3, #30
 80090b2:	18fb      	adds	r3, r7, r3
 80090b4:	781b      	ldrb	r3, [r3, #0]
}
 80090b6:	0018      	movs	r0, r3
 80090b8:	46bd      	mov	sp, r7
 80090ba:	b008      	add	sp, #32
 80090bc:	bd80      	pop	{r7, pc}
 80090be:	46c0      	nop			; (mov r8, r8)
 80090c0:	00f42400 	.word	0x00f42400

080090c4 <USART_CheckIdleState>:
  * @brief Check the USART Idle State.
  * @param husart USART handle.
  * @retval HAL status
  */
static HAL_StatusTypeDef USART_CheckIdleState(USART_HandleTypeDef *husart)
{
 80090c4:	b580      	push	{r7, lr}
 80090c6:	b086      	sub	sp, #24
 80090c8:	af02      	add	r7, sp, #8
 80090ca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the USART ErrorCode */
  husart->ErrorCode = HAL_USART_ERROR_NONE;
 80090cc:	687b      	ldr	r3, [r7, #4]
 80090ce:	2200      	movs	r2, #0
 80090d0:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80090d2:	f7f9 ff33 	bl	8002f3c <HAL_GetTick>
 80090d6:	0003      	movs	r3, r0
 80090d8:	60fb      	str	r3, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((husart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80090da:	687b      	ldr	r3, [r7, #4]
 80090dc:	681b      	ldr	r3, [r3, #0]
 80090de:	681b      	ldr	r3, [r3, #0]
 80090e0:	2208      	movs	r2, #8
 80090e2:	4013      	ands	r3, r2
 80090e4:	2b08      	cmp	r3, #8
 80090e6:	d10e      	bne.n	8009106 <USART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (USART_WaitOnFlagUntilTimeout(husart, USART_ISR_TEACK, RESET, tickstart, USART_TEACK_REACK_TIMEOUT) != HAL_OK)
 80090e8:	68fa      	ldr	r2, [r7, #12]
 80090ea:	2380      	movs	r3, #128	; 0x80
 80090ec:	0399      	lsls	r1, r3, #14
 80090ee:	6878      	ldr	r0, [r7, #4]
 80090f0:	23fa      	movs	r3, #250	; 0xfa
 80090f2:	009b      	lsls	r3, r3, #2
 80090f4:	9300      	str	r3, [sp, #0]
 80090f6:	0013      	movs	r3, r2
 80090f8:	2200      	movs	r2, #0
 80090fa:	f7ff fd12 	bl	8008b22 <USART_WaitOnFlagUntilTimeout>
 80090fe:	1e03      	subs	r3, r0, #0
 8009100:	d001      	beq.n	8009106 <USART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8009102:	2303      	movs	r3, #3
 8009104:	e01e      	b.n	8009144 <USART_CheckIdleState+0x80>
    }
  }
  /* Check if the Receiver is enabled */
  if ((husart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8009106:	687b      	ldr	r3, [r7, #4]
 8009108:	681b      	ldr	r3, [r3, #0]
 800910a:	681b      	ldr	r3, [r3, #0]
 800910c:	2204      	movs	r2, #4
 800910e:	4013      	ands	r3, r2
 8009110:	2b04      	cmp	r3, #4
 8009112:	d10e      	bne.n	8009132 <USART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (USART_WaitOnFlagUntilTimeout(husart, USART_ISR_REACK, RESET, tickstart, USART_TEACK_REACK_TIMEOUT) != HAL_OK)
 8009114:	68fa      	ldr	r2, [r7, #12]
 8009116:	2380      	movs	r3, #128	; 0x80
 8009118:	03d9      	lsls	r1, r3, #15
 800911a:	6878      	ldr	r0, [r7, #4]
 800911c:	23fa      	movs	r3, #250	; 0xfa
 800911e:	009b      	lsls	r3, r3, #2
 8009120:	9300      	str	r3, [sp, #0]
 8009122:	0013      	movs	r3, r2
 8009124:	2200      	movs	r2, #0
 8009126:	f7ff fcfc 	bl	8008b22 <USART_WaitOnFlagUntilTimeout>
 800912a:	1e03      	subs	r3, r0, #0
 800912c:	d001      	beq.n	8009132 <USART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800912e:	2303      	movs	r3, #3
 8009130:	e008      	b.n	8009144 <USART_CheckIdleState+0x80>
    }
  }

  /* Initialize the USART state*/
  husart->State = HAL_USART_STATE_READY;
 8009132:	687b      	ldr	r3, [r7, #4]
 8009134:	2259      	movs	r2, #89	; 0x59
 8009136:	2101      	movs	r1, #1
 8009138:	5499      	strb	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(husart);
 800913a:	687b      	ldr	r3, [r7, #4]
 800913c:	2258      	movs	r2, #88	; 0x58
 800913e:	2100      	movs	r1, #0
 8009140:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8009142:	2300      	movs	r3, #0
}
 8009144:	0018      	movs	r0, r3
 8009146:	46bd      	mov	sp, r7
 8009148:	b004      	add	sp, #16
 800914a:	bd80      	pop	{r7, pc}

0800914c <USART_EndTransmit_IT>:
  * @param  husart Pointer to a USART_HandleTypeDef structure that contains
  *                the configuration information for the specified USART module.
  * @retval None
  */
static void USART_EndTransmit_IT(USART_HandleTypeDef *husart)
{
 800914c:	b580      	push	{r7, lr}
 800914e:	b082      	sub	sp, #8
 8009150:	af00      	add	r7, sp, #0
 8009152:	6078      	str	r0, [r7, #4]
  /* Disable the USART Transmit Complete Interrupt */
  __HAL_USART_DISABLE_IT(husart, USART_IT_TC);
 8009154:	687b      	ldr	r3, [r7, #4]
 8009156:	681b      	ldr	r3, [r3, #0]
 8009158:	681a      	ldr	r2, [r3, #0]
 800915a:	687b      	ldr	r3, [r7, #4]
 800915c:	681b      	ldr	r3, [r3, #0]
 800915e:	2140      	movs	r1, #64	; 0x40
 8009160:	438a      	bics	r2, r1
 8009162:	601a      	str	r2, [r3, #0]

  /* Disable the USART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_USART_DISABLE_IT(husart, USART_IT_ERR);
 8009164:	687b      	ldr	r3, [r7, #4]
 8009166:	681b      	ldr	r3, [r3, #0]
 8009168:	689a      	ldr	r2, [r3, #8]
 800916a:	687b      	ldr	r3, [r7, #4]
 800916c:	681b      	ldr	r3, [r3, #0]
 800916e:	2101      	movs	r1, #1
 8009170:	438a      	bics	r2, r1
 8009172:	609a      	str	r2, [r3, #8]

  /* Clear TxISR function pointer */
  husart->TxISR = NULL;
 8009174:	687b      	ldr	r3, [r7, #4]
 8009176:	2200      	movs	r2, #0
 8009178:	64da      	str	r2, [r3, #76]	; 0x4c

  if (husart->State == HAL_USART_STATE_BUSY_TX)
 800917a:	687b      	ldr	r3, [r7, #4]
 800917c:	2259      	movs	r2, #89	; 0x59
 800917e:	5c9b      	ldrb	r3, [r3, r2]
 8009180:	b2db      	uxtb	r3, r3
 8009182:	2b12      	cmp	r3, #18
 8009184:	d114      	bne.n	80091b0 <USART_EndTransmit_IT+0x64>
  {
    /* Clear overrun flag and discard the received data */
    __HAL_USART_CLEAR_OREFLAG(husart);
 8009186:	687b      	ldr	r3, [r7, #4]
 8009188:	681b      	ldr	r3, [r3, #0]
 800918a:	2208      	movs	r2, #8
 800918c:	621a      	str	r2, [r3, #32]
    __HAL_USART_SEND_REQ(husart, USART_RXDATA_FLUSH_REQUEST);
 800918e:	687b      	ldr	r3, [r7, #4]
 8009190:	681b      	ldr	r3, [r3, #0]
 8009192:	699a      	ldr	r2, [r3, #24]
 8009194:	687b      	ldr	r3, [r7, #4]
 8009196:	681b      	ldr	r3, [r3, #0]
 8009198:	2108      	movs	r1, #8
 800919a:	430a      	orrs	r2, r1
 800919c:	619a      	str	r2, [r3, #24]

    /* Tx process is completed, restore husart->State to Ready */
    husart->State = HAL_USART_STATE_READY;
 800919e:	687b      	ldr	r3, [r7, #4]
 80091a0:	2259      	movs	r2, #89	; 0x59
 80091a2:	2101      	movs	r1, #1
 80091a4:	5499      	strb	r1, [r3, r2]
#if (USE_HAL_USART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Complete Callback */
    husart->TxCpltCallback(husart);
#else
    /* Call legacy weak Tx Complete Callback */
    HAL_USART_TxCpltCallback(husart);
 80091a6:	687b      	ldr	r3, [r7, #4]
 80091a8:	0018      	movs	r0, r3
 80091aa:	f7f7 ff21 	bl	8000ff0 <HAL_USART_TxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 80091ae:	e00c      	b.n	80091ca <USART_EndTransmit_IT+0x7e>
  else if (husart->RxXferCount == 0U)
 80091b0:	687b      	ldr	r3, [r7, #4]
 80091b2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80091b4:	b29b      	uxth	r3, r3
 80091b6:	2b00      	cmp	r3, #0
 80091b8:	d107      	bne.n	80091ca <USART_EndTransmit_IT+0x7e>
    husart->State = HAL_USART_STATE_READY;
 80091ba:	687b      	ldr	r3, [r7, #4]
 80091bc:	2259      	movs	r2, #89	; 0x59
 80091be:	2101      	movs	r1, #1
 80091c0:	5499      	strb	r1, [r3, r2]
    HAL_USART_TxRxCpltCallback(husart);
 80091c2:	687b      	ldr	r3, [r7, #4]
 80091c4:	0018      	movs	r0, r3
 80091c6:	f7ff fc67 	bl	8008a98 <HAL_USART_TxRxCpltCallback>
}
 80091ca:	46c0      	nop			; (mov r8, r8)
 80091cc:	46bd      	mov	sp, r7
 80091ce:	b002      	add	sp, #8
 80091d0:	bd80      	pop	{r7, pc}

080091d2 <HAL_USARTEx_RxFifoFullCallback>:
  * @brief  USART RX Fifo full callback.
  * @param  husart USART handle.
  * @retval None
  */
__weak void HAL_USARTEx_RxFifoFullCallback(USART_HandleTypeDef *husart)
{
 80091d2:	b580      	push	{r7, lr}
 80091d4:	b082      	sub	sp, #8
 80091d6:	af00      	add	r7, sp, #0
 80091d8:	6078      	str	r0, [r7, #4]
  UNUSED(husart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_USARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 80091da:	46c0      	nop			; (mov r8, r8)
 80091dc:	46bd      	mov	sp, r7
 80091de:	b002      	add	sp, #8
 80091e0:	bd80      	pop	{r7, pc}

080091e2 <HAL_USARTEx_TxFifoEmptyCallback>:
  * @brief  USART TX Fifo empty callback.
  * @param  husart USART handle.
  * @retval None
  */
__weak void HAL_USARTEx_TxFifoEmptyCallback(USART_HandleTypeDef *husart)
{
 80091e2:	b580      	push	{r7, lr}
 80091e4:	b082      	sub	sp, #8
 80091e6:	af00      	add	r7, sp, #0
 80091e8:	6078      	str	r0, [r7, #4]
  UNUSED(husart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_USARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 80091ea:	46c0      	nop			; (mov r8, r8)
 80091ec:	46bd      	mov	sp, r7
 80091ee:	b002      	add	sp, #8
 80091f0:	bd80      	pop	{r7, pc}

080091f2 <LL_GPIO_SetPinMode>:
{
 80091f2:	b580      	push	{r7, lr}
 80091f4:	b084      	sub	sp, #16
 80091f6:	af00      	add	r7, sp, #0
 80091f8:	60f8      	str	r0, [r7, #12]
 80091fa:	60b9      	str	r1, [r7, #8]
 80091fc:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, ((Pin * Pin) * GPIO_MODER_MODE0), ((Pin * Pin) * Mode));
 80091fe:	68fb      	ldr	r3, [r7, #12]
 8009200:	6819      	ldr	r1, [r3, #0]
 8009202:	68bb      	ldr	r3, [r7, #8]
 8009204:	435b      	muls	r3, r3
 8009206:	001a      	movs	r2, r3
 8009208:	0013      	movs	r3, r2
 800920a:	005b      	lsls	r3, r3, #1
 800920c:	189b      	adds	r3, r3, r2
 800920e:	43db      	mvns	r3, r3
 8009210:	400b      	ands	r3, r1
 8009212:	001a      	movs	r2, r3
 8009214:	68bb      	ldr	r3, [r7, #8]
 8009216:	435b      	muls	r3, r3
 8009218:	6879      	ldr	r1, [r7, #4]
 800921a:	434b      	muls	r3, r1
 800921c:	431a      	orrs	r2, r3
 800921e:	68fb      	ldr	r3, [r7, #12]
 8009220:	601a      	str	r2, [r3, #0]
}
 8009222:	46c0      	nop			; (mov r8, r8)
 8009224:	46bd      	mov	sp, r7
 8009226:	b004      	add	sp, #16
 8009228:	bd80      	pop	{r7, pc}

0800922a <LL_GPIO_SetPinOutputType>:
{
 800922a:	b580      	push	{r7, lr}
 800922c:	b084      	sub	sp, #16
 800922e:	af00      	add	r7, sp, #0
 8009230:	60f8      	str	r0, [r7, #12]
 8009232:	60b9      	str	r1, [r7, #8]
 8009234:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 8009236:	68fb      	ldr	r3, [r7, #12]
 8009238:	685b      	ldr	r3, [r3, #4]
 800923a:	68ba      	ldr	r2, [r7, #8]
 800923c:	43d2      	mvns	r2, r2
 800923e:	401a      	ands	r2, r3
 8009240:	68bb      	ldr	r3, [r7, #8]
 8009242:	6879      	ldr	r1, [r7, #4]
 8009244:	434b      	muls	r3, r1
 8009246:	431a      	orrs	r2, r3
 8009248:	68fb      	ldr	r3, [r7, #12]
 800924a:	605a      	str	r2, [r3, #4]
}
 800924c:	46c0      	nop			; (mov r8, r8)
 800924e:	46bd      	mov	sp, r7
 8009250:	b004      	add	sp, #16
 8009252:	bd80      	pop	{r7, pc}

08009254 <LL_GPIO_SetPinSpeed>:
{
 8009254:	b580      	push	{r7, lr}
 8009256:	b084      	sub	sp, #16
 8009258:	af00      	add	r7, sp, #0
 800925a:	60f8      	str	r0, [r7, #12]
 800925c:	60b9      	str	r1, [r7, #8]
 800925e:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OSPEEDR, ((Pin * Pin) * GPIO_OSPEEDR_OSPEED0), ((Pin * Pin) * Speed));
 8009260:	68fb      	ldr	r3, [r7, #12]
 8009262:	6899      	ldr	r1, [r3, #8]
 8009264:	68bb      	ldr	r3, [r7, #8]
 8009266:	435b      	muls	r3, r3
 8009268:	001a      	movs	r2, r3
 800926a:	0013      	movs	r3, r2
 800926c:	005b      	lsls	r3, r3, #1
 800926e:	189b      	adds	r3, r3, r2
 8009270:	43db      	mvns	r3, r3
 8009272:	400b      	ands	r3, r1
 8009274:	001a      	movs	r2, r3
 8009276:	68bb      	ldr	r3, [r7, #8]
 8009278:	435b      	muls	r3, r3
 800927a:	6879      	ldr	r1, [r7, #4]
 800927c:	434b      	muls	r3, r1
 800927e:	431a      	orrs	r2, r3
 8009280:	68fb      	ldr	r3, [r7, #12]
 8009282:	609a      	str	r2, [r3, #8]
}
 8009284:	46c0      	nop			; (mov r8, r8)
 8009286:	46bd      	mov	sp, r7
 8009288:	b004      	add	sp, #16
 800928a:	bd80      	pop	{r7, pc}

0800928c <LL_GPIO_SetPinPull>:
{
 800928c:	b580      	push	{r7, lr}
 800928e:	b084      	sub	sp, #16
 8009290:	af00      	add	r7, sp, #0
 8009292:	60f8      	str	r0, [r7, #12]
 8009294:	60b9      	str	r1, [r7, #8]
 8009296:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, ((Pin * Pin) * GPIO_PUPDR_PUPD0), ((Pin * Pin) * Pull));
 8009298:	68fb      	ldr	r3, [r7, #12]
 800929a:	68d9      	ldr	r1, [r3, #12]
 800929c:	68bb      	ldr	r3, [r7, #8]
 800929e:	435b      	muls	r3, r3
 80092a0:	001a      	movs	r2, r3
 80092a2:	0013      	movs	r3, r2
 80092a4:	005b      	lsls	r3, r3, #1
 80092a6:	189b      	adds	r3, r3, r2
 80092a8:	43db      	mvns	r3, r3
 80092aa:	400b      	ands	r3, r1
 80092ac:	001a      	movs	r2, r3
 80092ae:	68bb      	ldr	r3, [r7, #8]
 80092b0:	435b      	muls	r3, r3
 80092b2:	6879      	ldr	r1, [r7, #4]
 80092b4:	434b      	muls	r3, r1
 80092b6:	431a      	orrs	r2, r3
 80092b8:	68fb      	ldr	r3, [r7, #12]
 80092ba:	60da      	str	r2, [r3, #12]
}
 80092bc:	46c0      	nop			; (mov r8, r8)
 80092be:	46bd      	mov	sp, r7
 80092c0:	b004      	add	sp, #16
 80092c2:	bd80      	pop	{r7, pc}

080092c4 <LL_GPIO_SetAFPin_0_7>:
{
 80092c4:	b580      	push	{r7, lr}
 80092c6:	b084      	sub	sp, #16
 80092c8:	af00      	add	r7, sp, #0
 80092ca:	60f8      	str	r0, [r7, #12]
 80092cc:	60b9      	str	r1, [r7, #8]
 80092ce:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[0], ((((Pin * Pin) * Pin) * Pin) * GPIO_AFRL_AFSEL0),
 80092d0:	68fb      	ldr	r3, [r7, #12]
 80092d2:	6a19      	ldr	r1, [r3, #32]
 80092d4:	68bb      	ldr	r3, [r7, #8]
 80092d6:	435b      	muls	r3, r3
 80092d8:	68ba      	ldr	r2, [r7, #8]
 80092da:	4353      	muls	r3, r2
 80092dc:	68ba      	ldr	r2, [r7, #8]
 80092de:	435a      	muls	r2, r3
 80092e0:	0013      	movs	r3, r2
 80092e2:	011b      	lsls	r3, r3, #4
 80092e4:	1a9b      	subs	r3, r3, r2
 80092e6:	43db      	mvns	r3, r3
 80092e8:	400b      	ands	r3, r1
 80092ea:	001a      	movs	r2, r3
 80092ec:	68bb      	ldr	r3, [r7, #8]
 80092ee:	435b      	muls	r3, r3
 80092f0:	68b9      	ldr	r1, [r7, #8]
 80092f2:	434b      	muls	r3, r1
 80092f4:	68b9      	ldr	r1, [r7, #8]
 80092f6:	434b      	muls	r3, r1
 80092f8:	6879      	ldr	r1, [r7, #4]
 80092fa:	434b      	muls	r3, r1
 80092fc:	431a      	orrs	r2, r3
 80092fe:	68fb      	ldr	r3, [r7, #12]
 8009300:	621a      	str	r2, [r3, #32]
}
 8009302:	46c0      	nop			; (mov r8, r8)
 8009304:	46bd      	mov	sp, r7
 8009306:	b004      	add	sp, #16
 8009308:	bd80      	pop	{r7, pc}

0800930a <LL_GPIO_SetAFPin_8_15>:
{
 800930a:	b580      	push	{r7, lr}
 800930c:	b084      	sub	sp, #16
 800930e:	af00      	add	r7, sp, #0
 8009310:	60f8      	str	r0, [r7, #12]
 8009312:	60b9      	str	r1, [r7, #8]
 8009314:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[1], (((((Pin >> 8U) * (Pin >> 8U)) * (Pin >> 8U)) * (Pin >> 8U)) * GPIO_AFRH_AFSEL8),
 8009316:	68fb      	ldr	r3, [r7, #12]
 8009318:	6a59      	ldr	r1, [r3, #36]	; 0x24
 800931a:	68bb      	ldr	r3, [r7, #8]
 800931c:	0a1b      	lsrs	r3, r3, #8
 800931e:	68ba      	ldr	r2, [r7, #8]
 8009320:	0a12      	lsrs	r2, r2, #8
 8009322:	4353      	muls	r3, r2
 8009324:	68ba      	ldr	r2, [r7, #8]
 8009326:	0a12      	lsrs	r2, r2, #8
 8009328:	4353      	muls	r3, r2
 800932a:	68ba      	ldr	r2, [r7, #8]
 800932c:	0a12      	lsrs	r2, r2, #8
 800932e:	435a      	muls	r2, r3
 8009330:	0013      	movs	r3, r2
 8009332:	011b      	lsls	r3, r3, #4
 8009334:	1a9b      	subs	r3, r3, r2
 8009336:	43db      	mvns	r3, r3
 8009338:	400b      	ands	r3, r1
 800933a:	001a      	movs	r2, r3
 800933c:	68bb      	ldr	r3, [r7, #8]
 800933e:	0a1b      	lsrs	r3, r3, #8
 8009340:	68b9      	ldr	r1, [r7, #8]
 8009342:	0a09      	lsrs	r1, r1, #8
 8009344:	434b      	muls	r3, r1
 8009346:	68b9      	ldr	r1, [r7, #8]
 8009348:	0a09      	lsrs	r1, r1, #8
 800934a:	434b      	muls	r3, r1
 800934c:	68b9      	ldr	r1, [r7, #8]
 800934e:	0a09      	lsrs	r1, r1, #8
 8009350:	434b      	muls	r3, r1
 8009352:	6879      	ldr	r1, [r7, #4]
 8009354:	434b      	muls	r3, r1
 8009356:	431a      	orrs	r2, r3
 8009358:	68fb      	ldr	r3, [r7, #12]
 800935a:	625a      	str	r2, [r3, #36]	; 0x24
}
 800935c:	46c0      	nop			; (mov r8, r8)
 800935e:	46bd      	mov	sp, r7
 8009360:	b004      	add	sp, #16
 8009362:	bd80      	pop	{r7, pc}

08009364 <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 8009364:	b580      	push	{r7, lr}
 8009366:	b084      	sub	sp, #16
 8009368:	af00      	add	r7, sp, #0
 800936a:	6078      	str	r0, [r7, #4]
 800936c:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = 0;
 800936e:	2300      	movs	r3, #0
 8009370:	60fb      	str	r3, [r7, #12]

  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00u)
 8009372:	e047      	b.n	8009404 <LL_GPIO_Init+0xa0>
  {
    /* Get current io position */
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001uL << pinpos);
 8009374:	683b      	ldr	r3, [r7, #0]
 8009376:	681b      	ldr	r3, [r3, #0]
 8009378:	2101      	movs	r1, #1
 800937a:	68fa      	ldr	r2, [r7, #12]
 800937c:	4091      	lsls	r1, r2
 800937e:	000a      	movs	r2, r1
 8009380:	4013      	ands	r3, r2
 8009382:	60bb      	str	r3, [r7, #8]

    if (currentpin != 0x00u)
 8009384:	68bb      	ldr	r3, [r7, #8]
 8009386:	2b00      	cmp	r3, #0
 8009388:	d039      	beq.n	80093fe <LL_GPIO_Init+0x9a>
    {
      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 800938a:	683b      	ldr	r3, [r7, #0]
 800938c:	685b      	ldr	r3, [r3, #4]
 800938e:	2b01      	cmp	r3, #1
 8009390:	d003      	beq.n	800939a <LL_GPIO_Init+0x36>
 8009392:	683b      	ldr	r3, [r7, #0]
 8009394:	685b      	ldr	r3, [r3, #4]
 8009396:	2b02      	cmp	r3, #2
 8009398:	d10d      	bne.n	80093b6 <LL_GPIO_Init+0x52>
      {
        /* Check Speed mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));

        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 800939a:	683b      	ldr	r3, [r7, #0]
 800939c:	689a      	ldr	r2, [r3, #8]
 800939e:	68b9      	ldr	r1, [r7, #8]
 80093a0:	687b      	ldr	r3, [r7, #4]
 80093a2:	0018      	movs	r0, r3
 80093a4:	f7ff ff56 	bl	8009254 <LL_GPIO_SetPinSpeed>

        /* Check Output mode parameters */
        assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));

        /* Output mode configuration*/
        LL_GPIO_SetPinOutputType(GPIOx, currentpin, GPIO_InitStruct->OutputType);
 80093a8:	683b      	ldr	r3, [r7, #0]
 80093aa:	68da      	ldr	r2, [r3, #12]
 80093ac:	68b9      	ldr	r1, [r7, #8]
 80093ae:	687b      	ldr	r3, [r7, #4]
 80093b0:	0018      	movs	r0, r3
 80093b2:	f7ff ff3a 	bl	800922a <LL_GPIO_SetPinOutputType>
      }

      /* Pull-up Pull down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 80093b6:	683b      	ldr	r3, [r7, #0]
 80093b8:	691a      	ldr	r2, [r3, #16]
 80093ba:	68b9      	ldr	r1, [r7, #8]
 80093bc:	687b      	ldr	r3, [r7, #4]
 80093be:	0018      	movs	r0, r3
 80093c0:	f7ff ff64 	bl	800928c <LL_GPIO_SetPinPull>

      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 80093c4:	683b      	ldr	r3, [r7, #0]
 80093c6:	685b      	ldr	r3, [r3, #4]
 80093c8:	2b02      	cmp	r3, #2
 80093ca:	d111      	bne.n	80093f0 <LL_GPIO_Init+0x8c>
      {
        /* Check Alternate parameter */
        assert_param(IS_LL_GPIO_ALTERNATE(GPIO_InitStruct->Alternate));

        /* Speed mode configuration */
        if (currentpin < LL_GPIO_PIN_8)
 80093cc:	68bb      	ldr	r3, [r7, #8]
 80093ce:	2bff      	cmp	r3, #255	; 0xff
 80093d0:	d807      	bhi.n	80093e2 <LL_GPIO_Init+0x7e>
        {
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 80093d2:	683b      	ldr	r3, [r7, #0]
 80093d4:	695a      	ldr	r2, [r3, #20]
 80093d6:	68b9      	ldr	r1, [r7, #8]
 80093d8:	687b      	ldr	r3, [r7, #4]
 80093da:	0018      	movs	r0, r3
 80093dc:	f7ff ff72 	bl	80092c4 <LL_GPIO_SetAFPin_0_7>
 80093e0:	e006      	b.n	80093f0 <LL_GPIO_Init+0x8c>
        }
        else
        {
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 80093e2:	683b      	ldr	r3, [r7, #0]
 80093e4:	695a      	ldr	r2, [r3, #20]
 80093e6:	68b9      	ldr	r1, [r7, #8]
 80093e8:	687b      	ldr	r3, [r7, #4]
 80093ea:	0018      	movs	r0, r3
 80093ec:	f7ff ff8d 	bl	800930a <LL_GPIO_SetAFPin_8_15>
        }
      }

      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 80093f0:	683b      	ldr	r3, [r7, #0]
 80093f2:	685a      	ldr	r2, [r3, #4]
 80093f4:	68b9      	ldr	r1, [r7, #8]
 80093f6:	687b      	ldr	r3, [r7, #4]
 80093f8:	0018      	movs	r0, r3
 80093fa:	f7ff fefa 	bl	80091f2 <LL_GPIO_SetPinMode>
    }
    pinpos++;
 80093fe:	68fb      	ldr	r3, [r7, #12]
 8009400:	3301      	adds	r3, #1
 8009402:	60fb      	str	r3, [r7, #12]
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00u)
 8009404:	683b      	ldr	r3, [r7, #0]
 8009406:	681a      	ldr	r2, [r3, #0]
 8009408:	68fb      	ldr	r3, [r7, #12]
 800940a:	40da      	lsrs	r2, r3
 800940c:	1e13      	subs	r3, r2, #0
 800940e:	d1b1      	bne.n	8009374 <LL_GPIO_Init+0x10>
  }

  return (SUCCESS);
 8009410:	2300      	movs	r3, #0
}
 8009412:	0018      	movs	r0, r3
 8009414:	46bd      	mov	sp, r7
 8009416:	b004      	add	sp, #16
 8009418:	bd80      	pop	{r7, pc}
	...

0800941c <LL_RCC_HSI_IsReady>:
{
 800941c:	b580      	push	{r7, lr}
 800941e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 8009420:	4b07      	ldr	r3, [pc, #28]	; (8009440 <LL_RCC_HSI_IsReady+0x24>)
 8009422:	681a      	ldr	r2, [r3, #0]
 8009424:	2380      	movs	r3, #128	; 0x80
 8009426:	00db      	lsls	r3, r3, #3
 8009428:	401a      	ands	r2, r3
 800942a:	2380      	movs	r3, #128	; 0x80
 800942c:	00db      	lsls	r3, r3, #3
 800942e:	429a      	cmp	r2, r3
 8009430:	d101      	bne.n	8009436 <LL_RCC_HSI_IsReady+0x1a>
 8009432:	2301      	movs	r3, #1
 8009434:	e000      	b.n	8009438 <LL_RCC_HSI_IsReady+0x1c>
 8009436:	2300      	movs	r3, #0
}
 8009438:	0018      	movs	r0, r3
 800943a:	46bd      	mov	sp, r7
 800943c:	bd80      	pop	{r7, pc}
 800943e:	46c0      	nop			; (mov r8, r8)
 8009440:	40021000 	.word	0x40021000

08009444 <LL_RCC_LSE_IsReady>:
{
 8009444:	b580      	push	{r7, lr}
 8009446:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 8009448:	4b05      	ldr	r3, [pc, #20]	; (8009460 <LL_RCC_LSE_IsReady+0x1c>)
 800944a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800944c:	2202      	movs	r2, #2
 800944e:	4013      	ands	r3, r2
 8009450:	2b02      	cmp	r3, #2
 8009452:	d101      	bne.n	8009458 <LL_RCC_LSE_IsReady+0x14>
 8009454:	2301      	movs	r3, #1
 8009456:	e000      	b.n	800945a <LL_RCC_LSE_IsReady+0x16>
 8009458:	2300      	movs	r3, #0
}
 800945a:	0018      	movs	r0, r3
 800945c:	46bd      	mov	sp, r7
 800945e:	bd80      	pop	{r7, pc}
 8009460:	40021000 	.word	0x40021000

08009464 <LL_RCC_GetSysClkSource>:
{
 8009464:	b580      	push	{r7, lr}
 8009466:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8009468:	4b03      	ldr	r3, [pc, #12]	; (8009478 <LL_RCC_GetSysClkSource+0x14>)
 800946a:	689b      	ldr	r3, [r3, #8]
 800946c:	2238      	movs	r2, #56	; 0x38
 800946e:	4013      	ands	r3, r2
}
 8009470:	0018      	movs	r0, r3
 8009472:	46bd      	mov	sp, r7
 8009474:	bd80      	pop	{r7, pc}
 8009476:	46c0      	nop			; (mov r8, r8)
 8009478:	40021000 	.word	0x40021000

0800947c <LL_RCC_GetAHBPrescaler>:
{
 800947c:	b580      	push	{r7, lr}
 800947e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 8009480:	4b03      	ldr	r3, [pc, #12]	; (8009490 <LL_RCC_GetAHBPrescaler+0x14>)
 8009482:	689a      	ldr	r2, [r3, #8]
 8009484:	23f0      	movs	r3, #240	; 0xf0
 8009486:	011b      	lsls	r3, r3, #4
 8009488:	4013      	ands	r3, r2
}
 800948a:	0018      	movs	r0, r3
 800948c:	46bd      	mov	sp, r7
 800948e:	bd80      	pop	{r7, pc}
 8009490:	40021000 	.word	0x40021000

08009494 <LL_RCC_GetAPB1Prescaler>:
{
 8009494:	b580      	push	{r7, lr}
 8009496:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
 8009498:	4b03      	ldr	r3, [pc, #12]	; (80094a8 <LL_RCC_GetAPB1Prescaler+0x14>)
 800949a:	689a      	ldr	r2, [r3, #8]
 800949c:	23e0      	movs	r3, #224	; 0xe0
 800949e:	01db      	lsls	r3, r3, #7
 80094a0:	4013      	ands	r3, r2
}
 80094a2:	0018      	movs	r0, r3
 80094a4:	46bd      	mov	sp, r7
 80094a6:	bd80      	pop	{r7, pc}
 80094a8:	40021000 	.word	0x40021000

080094ac <LL_RCC_GetUSARTClockSource>:
  *         @arg @ref LL_RCC_USART3_CLKSOURCE_HSI (*)
  *         @arg @ref LL_RCC_USART3_CLKSOURCE_LSE (*)
  * (*) feature not available on all devices
  */
__STATIC_INLINE uint32_t LL_RCC_GetUSARTClockSource(uint32_t USARTx)
{
 80094ac:	b580      	push	{r7, lr}
 80094ae:	b082      	sub	sp, #8
 80094b0:	af00      	add	r7, sp, #0
 80094b2:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, USARTx) | (USARTx << 16U));
 80094b4:	4b05      	ldr	r3, [pc, #20]	; (80094cc <LL_RCC_GetUSARTClockSource+0x20>)
 80094b6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80094b8:	687a      	ldr	r2, [r7, #4]
 80094ba:	401a      	ands	r2, r3
 80094bc:	687b      	ldr	r3, [r7, #4]
 80094be:	041b      	lsls	r3, r3, #16
 80094c0:	4313      	orrs	r3, r2
}
 80094c2:	0018      	movs	r0, r3
 80094c4:	46bd      	mov	sp, r7
 80094c6:	b002      	add	sp, #8
 80094c8:	bd80      	pop	{r7, pc}
 80094ca:	46c0      	nop			; (mov r8, r8)
 80094cc:	40021000 	.word	0x40021000

080094d0 <LL_RCC_PLL_GetN>:
  * @brief  Get Main PLL multiplication factor for VCO
  * @rmtoll PLLCFGR      PLLN          LL_RCC_PLL_GetN
  * @retval Between 8 and 86
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void)
{
 80094d0:	b580      	push	{r7, lr}
 80094d2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 80094d4:	4b03      	ldr	r3, [pc, #12]	; (80094e4 <LL_RCC_PLL_GetN+0x14>)
 80094d6:	68db      	ldr	r3, [r3, #12]
 80094d8:	0a1b      	lsrs	r3, r3, #8
 80094da:	227f      	movs	r2, #127	; 0x7f
 80094dc:	4013      	ands	r3, r2
}
 80094de:	0018      	movs	r0, r3
 80094e0:	46bd      	mov	sp, r7
 80094e2:	bd80      	pop	{r7, pc}
 80094e4:	40021000 	.word	0x40021000

080094e8 <LL_RCC_PLL_GetR>:
  *         @arg @ref LL_RCC_PLLR_DIV_6
  *         @arg @ref LL_RCC_PLLR_DIV_7
  *         @arg @ref LL_RCC_PLLR_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetR(void)
{
 80094e8:	b580      	push	{r7, lr}
 80094ea:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 80094ec:	4b03      	ldr	r3, [pc, #12]	; (80094fc <LL_RCC_PLL_GetR+0x14>)
 80094ee:	68db      	ldr	r3, [r3, #12]
 80094f0:	0f5b      	lsrs	r3, r3, #29
 80094f2:	075b      	lsls	r3, r3, #29
}
 80094f4:	0018      	movs	r0, r3
 80094f6:	46bd      	mov	sp, r7
 80094f8:	bd80      	pop	{r7, pc}
 80094fa:	46c0      	nop			; (mov r8, r8)
 80094fc:	40021000 	.word	0x40021000

08009500 <LL_RCC_PLL_GetMainSource>:
  *         @arg @ref LL_RCC_PLLSOURCE_NONE
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 8009500:	b580      	push	{r7, lr}
 8009502:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 8009504:	4b03      	ldr	r3, [pc, #12]	; (8009514 <LL_RCC_PLL_GetMainSource+0x14>)
 8009506:	68db      	ldr	r3, [r3, #12]
 8009508:	2203      	movs	r2, #3
 800950a:	4013      	ands	r3, r2
}
 800950c:	0018      	movs	r0, r3
 800950e:	46bd      	mov	sp, r7
 8009510:	bd80      	pop	{r7, pc}
 8009512:	46c0      	nop			; (mov r8, r8)
 8009514:	40021000 	.word	0x40021000

08009518 <LL_RCC_PLL_GetDivider>:
  *         @arg @ref LL_RCC_PLLM_DIV_6
  *         @arg @ref LL_RCC_PLLM_DIV_7
  *         @arg @ref LL_RCC_PLLM_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
{
 8009518:	b580      	push	{r7, lr}
 800951a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 800951c:	4b03      	ldr	r3, [pc, #12]	; (800952c <LL_RCC_PLL_GetDivider+0x14>)
 800951e:	68db      	ldr	r3, [r3, #12]
 8009520:	2270      	movs	r2, #112	; 0x70
 8009522:	4013      	ands	r3, r2
}
 8009524:	0018      	movs	r0, r3
 8009526:	46bd      	mov	sp, r7
 8009528:	bd80      	pop	{r7, pc}
 800952a:	46c0      	nop			; (mov r8, r8)
 800952c:	40021000 	.word	0x40021000

08009530 <LL_RCC_GetSystemClocksFreq>:
  *         configuration based on this function will be incorrect.
  * @param  RCC_Clocks pointer to a @ref LL_RCC_ClocksTypeDef structure which will hold the clocks frequencies
  * @retval None
  */
void LL_RCC_GetSystemClocksFreq(LL_RCC_ClocksTypeDef *RCC_Clocks)
{
 8009530:	b580      	push	{r7, lr}
 8009532:	b082      	sub	sp, #8
 8009534:	af00      	add	r7, sp, #0
 8009536:	6078      	str	r0, [r7, #4]
  /* Get SYSCLK frequency */
  RCC_Clocks->SYSCLK_Frequency = RCC_GetSystemClockFreq();
 8009538:	f000 f8a8 	bl	800968c <RCC_GetSystemClockFreq>
 800953c:	0002      	movs	r2, r0
 800953e:	687b      	ldr	r3, [r7, #4]
 8009540:	601a      	str	r2, [r3, #0]

  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency   = RCC_GetHCLKClockFreq(RCC_Clocks->SYSCLK_Frequency);
 8009542:	687b      	ldr	r3, [r7, #4]
 8009544:	681b      	ldr	r3, [r3, #0]
 8009546:	0018      	movs	r0, r3
 8009548:	f000 f8ce 	bl	80096e8 <RCC_GetHCLKClockFreq>
 800954c:	0002      	movs	r2, r0
 800954e:	687b      	ldr	r3, [r7, #4]
 8009550:	605a      	str	r2, [r3, #4]

  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency  = RCC_GetPCLK1ClockFreq(RCC_Clocks->HCLK_Frequency);
 8009552:	687b      	ldr	r3, [r7, #4]
 8009554:	685b      	ldr	r3, [r3, #4]
 8009556:	0018      	movs	r0, r3
 8009558:	f000 f8de 	bl	8009718 <RCC_GetPCLK1ClockFreq>
 800955c:	0002      	movs	r2, r0
 800955e:	687b      	ldr	r3, [r7, #4]
 8009560:	609a      	str	r2, [r3, #8]
}
 8009562:	46c0      	nop			; (mov r8, r8)
 8009564:	46bd      	mov	sp, r7
 8009566:	b002      	add	sp, #8
 8009568:	bd80      	pop	{r7, pc}
	...

0800956c <LL_RCC_GetUSARTClockFreq>:
  *         @arg @ref LL_RCC_USART3_CLKSOURCE
  * @retval USART clock frequency (in Hz)
  *         - @ref  LL_RCC_PERIPH_FREQUENCY_NO indicates that oscillator (HSI or LSE) is not ready
  */
uint32_t LL_RCC_GetUSARTClockFreq(uint32_t USARTxSource)
{
 800956c:	b580      	push	{r7, lr}
 800956e:	b084      	sub	sp, #16
 8009570:	af00      	add	r7, sp, #0
 8009572:	6078      	str	r0, [r7, #4]
  uint32_t usart_frequency = LL_RCC_PERIPH_FREQUENCY_NO;
 8009574:	2300      	movs	r3, #0
 8009576:	60fb      	str	r3, [r7, #12]

  /* Check parameter */
  assert_param(IS_LL_RCC_USART_CLKSOURCE(USARTxSource));

  if (USARTxSource == LL_RCC_USART1_CLKSOURCE)
 8009578:	687b      	ldr	r3, [r7, #4]
 800957a:	2b03      	cmp	r3, #3
 800957c:	d134      	bne.n	80095e8 <LL_RCC_GetUSARTClockFreq+0x7c>
  {
    /* USART1CLK clock frequency */
    switch (LL_RCC_GetUSARTClockSource(USARTxSource))
 800957e:	687b      	ldr	r3, [r7, #4]
 8009580:	0018      	movs	r0, r3
 8009582:	f7ff ff93 	bl	80094ac <LL_RCC_GetUSARTClockSource>
 8009586:	0003      	movs	r3, r0
 8009588:	4a39      	ldr	r2, [pc, #228]	; (8009670 <LL_RCC_GetUSARTClockFreq+0x104>)
 800958a:	4293      	cmp	r3, r2
 800958c:	d016      	beq.n	80095bc <LL_RCC_GetUSARTClockFreq+0x50>
 800958e:	4a38      	ldr	r2, [pc, #224]	; (8009670 <LL_RCC_GetUSARTClockFreq+0x104>)
 8009590:	4293      	cmp	r3, r2
 8009592:	d81c      	bhi.n	80095ce <LL_RCC_GetUSARTClockFreq+0x62>
 8009594:	4a37      	ldr	r2, [pc, #220]	; (8009674 <LL_RCC_GetUSARTClockFreq+0x108>)
 8009596:	4293      	cmp	r3, r2
 8009598:	d003      	beq.n	80095a2 <LL_RCC_GetUSARTClockFreq+0x36>
 800959a:	4a37      	ldr	r2, [pc, #220]	; (8009678 <LL_RCC_GetUSARTClockFreq+0x10c>)
 800959c:	4293      	cmp	r3, r2
 800959e:	d005      	beq.n	80095ac <LL_RCC_GetUSARTClockFreq+0x40>
 80095a0:	e015      	b.n	80095ce <LL_RCC_GetUSARTClockFreq+0x62>
    {
      case LL_RCC_USART1_CLKSOURCE_SYSCLK: /* USART1 Clock is System Clock */
        usart_frequency = RCC_GetSystemClockFreq();
 80095a2:	f000 f873 	bl	800968c <RCC_GetSystemClockFreq>
 80095a6:	0003      	movs	r3, r0
 80095a8:	60fb      	str	r3, [r7, #12]
        break;
 80095aa:	e05c      	b.n	8009666 <LL_RCC_GetUSARTClockFreq+0xfa>

      case LL_RCC_USART1_CLKSOURCE_HSI:    /* USART1 Clock is HSI Osc. */
        if (LL_RCC_HSI_IsReady() == 1U)
 80095ac:	f7ff ff36 	bl	800941c <LL_RCC_HSI_IsReady>
 80095b0:	0003      	movs	r3, r0
 80095b2:	2b01      	cmp	r3, #1
 80095b4:	d150      	bne.n	8009658 <LL_RCC_GetUSARTClockFreq+0xec>
        {
          usart_frequency = HSI_VALUE;
 80095b6:	4b31      	ldr	r3, [pc, #196]	; (800967c <LL_RCC_GetUSARTClockFreq+0x110>)
 80095b8:	60fb      	str	r3, [r7, #12]
        }
        break;
 80095ba:	e04d      	b.n	8009658 <LL_RCC_GetUSARTClockFreq+0xec>

      case LL_RCC_USART1_CLKSOURCE_LSE:    /* USART1 Clock is LSE Osc. */
        if (LL_RCC_LSE_IsReady() == 1U)
 80095bc:	f7ff ff42 	bl	8009444 <LL_RCC_LSE_IsReady>
 80095c0:	0003      	movs	r3, r0
 80095c2:	2b01      	cmp	r3, #1
 80095c4:	d14a      	bne.n	800965c <LL_RCC_GetUSARTClockFreq+0xf0>
        {
          usart_frequency = LSE_VALUE;
 80095c6:	2380      	movs	r3, #128	; 0x80
 80095c8:	021b      	lsls	r3, r3, #8
 80095ca:	60fb      	str	r3, [r7, #12]
        }
        break;
 80095cc:	e046      	b.n	800965c <LL_RCC_GetUSARTClockFreq+0xf0>

      case LL_RCC_USART1_CLKSOURCE_PCLK1:  /* USART1 Clock is PCLK1 */
      default:
        usart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 80095ce:	f000 f85d 	bl	800968c <RCC_GetSystemClockFreq>
 80095d2:	0003      	movs	r3, r0
 80095d4:	0018      	movs	r0, r3
 80095d6:	f000 f887 	bl	80096e8 <RCC_GetHCLKClockFreq>
 80095da:	0003      	movs	r3, r0
 80095dc:	0018      	movs	r0, r3
 80095de:	f000 f89b 	bl	8009718 <RCC_GetPCLK1ClockFreq>
 80095e2:	0003      	movs	r3, r0
 80095e4:	60fb      	str	r3, [r7, #12]
        break;
 80095e6:	e03e      	b.n	8009666 <LL_RCC_GetUSARTClockFreq+0xfa>
    }
  }
#if defined(RCC_CCIPR_USART2SEL)
  else if (USARTxSource == LL_RCC_USART2_CLKSOURCE)
 80095e8:	687b      	ldr	r3, [r7, #4]
 80095ea:	2b0c      	cmp	r3, #12
 80095ec:	d13b      	bne.n	8009666 <LL_RCC_GetUSARTClockFreq+0xfa>
  {
    /* USART2CLK clock frequency */
    switch (LL_RCC_GetUSARTClockSource(USARTxSource))
 80095ee:	687b      	ldr	r3, [r7, #4]
 80095f0:	0018      	movs	r0, r3
 80095f2:	f7ff ff5b 	bl	80094ac <LL_RCC_GetUSARTClockSource>
 80095f6:	0003      	movs	r3, r0
 80095f8:	4a21      	ldr	r2, [pc, #132]	; (8009680 <LL_RCC_GetUSARTClockFreq+0x114>)
 80095fa:	4293      	cmp	r3, r2
 80095fc:	d016      	beq.n	800962c <LL_RCC_GetUSARTClockFreq+0xc0>
 80095fe:	4a20      	ldr	r2, [pc, #128]	; (8009680 <LL_RCC_GetUSARTClockFreq+0x114>)
 8009600:	4293      	cmp	r3, r2
 8009602:	d81c      	bhi.n	800963e <LL_RCC_GetUSARTClockFreq+0xd2>
 8009604:	4a1f      	ldr	r2, [pc, #124]	; (8009684 <LL_RCC_GetUSARTClockFreq+0x118>)
 8009606:	4293      	cmp	r3, r2
 8009608:	d003      	beq.n	8009612 <LL_RCC_GetUSARTClockFreq+0xa6>
 800960a:	4a1f      	ldr	r2, [pc, #124]	; (8009688 <LL_RCC_GetUSARTClockFreq+0x11c>)
 800960c:	4293      	cmp	r3, r2
 800960e:	d005      	beq.n	800961c <LL_RCC_GetUSARTClockFreq+0xb0>
 8009610:	e015      	b.n	800963e <LL_RCC_GetUSARTClockFreq+0xd2>
    {
      case LL_RCC_USART2_CLKSOURCE_SYSCLK: /* USART2 Clock is System Clock */
        usart_frequency = RCC_GetSystemClockFreq();
 8009612:	f000 f83b 	bl	800968c <RCC_GetSystemClockFreq>
 8009616:	0003      	movs	r3, r0
 8009618:	60fb      	str	r3, [r7, #12]
        break;
 800961a:	e024      	b.n	8009666 <LL_RCC_GetUSARTClockFreq+0xfa>

      case LL_RCC_USART2_CLKSOURCE_HSI:    /* USART2 Clock is HSI Osc. */
        if (LL_RCC_HSI_IsReady() == 1U)
 800961c:	f7ff fefe 	bl	800941c <LL_RCC_HSI_IsReady>
 8009620:	0003      	movs	r3, r0
 8009622:	2b01      	cmp	r3, #1
 8009624:	d11c      	bne.n	8009660 <LL_RCC_GetUSARTClockFreq+0xf4>
        {
          usart_frequency = HSI_VALUE;
 8009626:	4b15      	ldr	r3, [pc, #84]	; (800967c <LL_RCC_GetUSARTClockFreq+0x110>)
 8009628:	60fb      	str	r3, [r7, #12]
        }
        break;
 800962a:	e019      	b.n	8009660 <LL_RCC_GetUSARTClockFreq+0xf4>

      case LL_RCC_USART2_CLKSOURCE_LSE:    /* USART2 Clock is LSE Osc. */
        if (LL_RCC_LSE_IsReady() == 1U)
 800962c:	f7ff ff0a 	bl	8009444 <LL_RCC_LSE_IsReady>
 8009630:	0003      	movs	r3, r0
 8009632:	2b01      	cmp	r3, #1
 8009634:	d116      	bne.n	8009664 <LL_RCC_GetUSARTClockFreq+0xf8>
        {
          usart_frequency = LSE_VALUE;
 8009636:	2380      	movs	r3, #128	; 0x80
 8009638:	021b      	lsls	r3, r3, #8
 800963a:	60fb      	str	r3, [r7, #12]
        }
        break;
 800963c:	e012      	b.n	8009664 <LL_RCC_GetUSARTClockFreq+0xf8>

      case LL_RCC_USART2_CLKSOURCE_PCLK1:  /* USART2 Clock is PCLK1 */
      default:
        usart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 800963e:	f000 f825 	bl	800968c <RCC_GetSystemClockFreq>
 8009642:	0003      	movs	r3, r0
 8009644:	0018      	movs	r0, r3
 8009646:	f000 f84f 	bl	80096e8 <RCC_GetHCLKClockFreq>
 800964a:	0003      	movs	r3, r0
 800964c:	0018      	movs	r0, r3
 800964e:	f000 f863 	bl	8009718 <RCC_GetPCLK1ClockFreq>
 8009652:	0003      	movs	r3, r0
 8009654:	60fb      	str	r3, [r7, #12]
        break;
 8009656:	e006      	b.n	8009666 <LL_RCC_GetUSARTClockFreq+0xfa>
        break;
 8009658:	46c0      	nop			; (mov r8, r8)
 800965a:	e004      	b.n	8009666 <LL_RCC_GetUSARTClockFreq+0xfa>
        break;
 800965c:	46c0      	nop			; (mov r8, r8)
 800965e:	e002      	b.n	8009666 <LL_RCC_GetUSARTClockFreq+0xfa>
        break;
 8009660:	46c0      	nop			; (mov r8, r8)
 8009662:	e000      	b.n	8009666 <LL_RCC_GetUSARTClockFreq+0xfa>
        break;
 8009664:	46c0      	nop			; (mov r8, r8)
#endif /* RCC_CCIPR_USART3SEL */
  else
  {
    /* nothing to do */
  }
  return usart_frequency;
 8009666:	68fb      	ldr	r3, [r7, #12]
}
 8009668:	0018      	movs	r0, r3
 800966a:	46bd      	mov	sp, r7
 800966c:	b004      	add	sp, #16
 800966e:	bd80      	pop	{r7, pc}
 8009670:	00030003 	.word	0x00030003
 8009674:	00030001 	.word	0x00030001
 8009678:	00030002 	.word	0x00030002
 800967c:	00f42400 	.word	0x00f42400
 8009680:	000c000c 	.word	0x000c000c
 8009684:	000c0004 	.word	0x000c0004
 8009688:	000c0008 	.word	0x000c0008

0800968c <RCC_GetSystemClockFreq>:
/**
  * @brief  Return SYSTEM clock frequency
  * @retval SYSTEM clock frequency (in Hz)
  */
uint32_t RCC_GetSystemClockFreq(void)
{
 800968c:	b580      	push	{r7, lr}
 800968e:	b082      	sub	sp, #8
 8009690:	af00      	add	r7, sp, #0
  uint32_t frequency;
  uint32_t hsidiv;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (LL_RCC_GetSysClkSource())
 8009692:	f7ff fee7 	bl	8009464 <LL_RCC_GetSysClkSource>
 8009696:	0003      	movs	r3, r0
 8009698:	2b08      	cmp	r3, #8
 800969a:	d002      	beq.n	80096a2 <RCC_GetSystemClockFreq+0x16>
 800969c:	2b10      	cmp	r3, #16
 800969e:	d003      	beq.n	80096a8 <RCC_GetSystemClockFreq+0x1c>
 80096a0:	e007      	b.n	80096b2 <RCC_GetSystemClockFreq+0x26>
  {
    case LL_RCC_SYS_CLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
      frequency = HSE_VALUE;
 80096a2:	4b0e      	ldr	r3, [pc, #56]	; (80096dc <RCC_GetSystemClockFreq+0x50>)
 80096a4:	607b      	str	r3, [r7, #4]
      break;
 80096a6:	e014      	b.n	80096d2 <RCC_GetSystemClockFreq+0x46>

    case LL_RCC_SYS_CLKSOURCE_STATUS_PLL:  /* PLL used as system clock  source */
      frequency = RCC_PLL_GetFreqDomain_SYS();
 80096a8:	f000 f84c 	bl	8009744 <RCC_PLL_GetFreqDomain_SYS>
 80096ac:	0003      	movs	r3, r0
 80096ae:	607b      	str	r3, [r7, #4]
      break;
 80096b0:	e00f      	b.n	80096d2 <RCC_GetSystemClockFreq+0x46>

    case LL_RCC_SYS_CLKSOURCE_STATUS_HSI:  /* HSI used as system clock  source */
    default:
      hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 80096b2:	4b0b      	ldr	r3, [pc, #44]	; (80096e0 <RCC_GetSystemClockFreq+0x54>)
 80096b4:	681b      	ldr	r3, [r3, #0]
 80096b6:	0adb      	lsrs	r3, r3, #11
 80096b8:	2207      	movs	r2, #7
 80096ba:	4013      	ands	r3, r2
 80096bc:	2201      	movs	r2, #1
 80096be:	409a      	lsls	r2, r3
 80096c0:	0013      	movs	r3, r2
 80096c2:	603b      	str	r3, [r7, #0]
      frequency = (HSI_VALUE / hsidiv);
 80096c4:	6839      	ldr	r1, [r7, #0]
 80096c6:	4807      	ldr	r0, [pc, #28]	; (80096e4 <RCC_GetSystemClockFreq+0x58>)
 80096c8:	f7f6 fd1c 	bl	8000104 <__udivsi3>
 80096cc:	0003      	movs	r3, r0
 80096ce:	607b      	str	r3, [r7, #4]
      break;
 80096d0:	46c0      	nop			; (mov r8, r8)
  }

  return frequency;
 80096d2:	687b      	ldr	r3, [r7, #4]
}
 80096d4:	0018      	movs	r0, r3
 80096d6:	46bd      	mov	sp, r7
 80096d8:	b002      	add	sp, #8
 80096da:	bd80      	pop	{r7, pc}
 80096dc:	007a1200 	.word	0x007a1200
 80096e0:	40021000 	.word	0x40021000
 80096e4:	00f42400 	.word	0x00f42400

080096e8 <RCC_GetHCLKClockFreq>:
  * @brief  Return HCLK clock frequency
  * @param  SYSCLK_Frequency SYSCLK clock frequency
  * @retval HCLK clock frequency (in Hz)
  */
uint32_t RCC_GetHCLKClockFreq(uint32_t SYSCLK_Frequency)
{
 80096e8:	b580      	push	{r7, lr}
 80096ea:	b082      	sub	sp, #8
 80096ec:	af00      	add	r7, sp, #0
 80096ee:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  return __LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, LL_RCC_GetAHBPrescaler());
 80096f0:	f7ff fec4 	bl	800947c <LL_RCC_GetAHBPrescaler>
 80096f4:	0003      	movs	r3, r0
 80096f6:	0a1b      	lsrs	r3, r3, #8
 80096f8:	220f      	movs	r2, #15
 80096fa:	401a      	ands	r2, r3
 80096fc:	4b05      	ldr	r3, [pc, #20]	; (8009714 <RCC_GetHCLKClockFreq+0x2c>)
 80096fe:	0092      	lsls	r2, r2, #2
 8009700:	58d3      	ldr	r3, [r2, r3]
 8009702:	221f      	movs	r2, #31
 8009704:	4013      	ands	r3, r2
 8009706:	687a      	ldr	r2, [r7, #4]
 8009708:	40da      	lsrs	r2, r3
 800970a:	0013      	movs	r3, r2
}
 800970c:	0018      	movs	r0, r3
 800970e:	46bd      	mov	sp, r7
 8009710:	b002      	add	sp, #8
 8009712:	bd80      	pop	{r7, pc}
 8009714:	08009a8c 	.word	0x08009a8c

08009718 <RCC_GetPCLK1ClockFreq>:
  * @brief  Return PCLK1 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK1 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK1ClockFreq(uint32_t HCLK_Frequency)
{
 8009718:	b580      	push	{r7, lr}
 800971a:	b082      	sub	sp, #8
 800971c:	af00      	add	r7, sp, #0
 800971e:	6078      	str	r0, [r7, #4]
  /* PCLK1 clock frequency */
  return __LL_RCC_CALC_PCLK1_FREQ(HCLK_Frequency, LL_RCC_GetAPB1Prescaler());
 8009720:	f7ff feb8 	bl	8009494 <LL_RCC_GetAPB1Prescaler>
 8009724:	0003      	movs	r3, r0
 8009726:	0b1a      	lsrs	r2, r3, #12
 8009728:	4b05      	ldr	r3, [pc, #20]	; (8009740 <RCC_GetPCLK1ClockFreq+0x28>)
 800972a:	0092      	lsls	r2, r2, #2
 800972c:	58d3      	ldr	r3, [r2, r3]
 800972e:	221f      	movs	r2, #31
 8009730:	4013      	ands	r3, r2
 8009732:	687a      	ldr	r2, [r7, #4]
 8009734:	40da      	lsrs	r2, r3
 8009736:	0013      	movs	r3, r2
}
 8009738:	0018      	movs	r0, r3
 800973a:	46bd      	mov	sp, r7
 800973c:	b002      	add	sp, #8
 800973e:	bd80      	pop	{r7, pc}
 8009740:	08009acc 	.word	0x08009acc

08009744 <RCC_PLL_GetFreqDomain_SYS>:
/**
  * @brief  Return PLL clock frequency used for system domain
  * @retval PLL clock frequency (in Hz)
  */
uint32_t RCC_PLL_GetFreqDomain_SYS(void)
{
 8009744:	b590      	push	{r4, r7, lr}
 8009746:	b083      	sub	sp, #12
 8009748:	af00      	add	r7, sp, #0
  uint32_t pllsource;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
  */
  pllsource = LL_RCC_PLL_GetMainSource();
 800974a:	f7ff fed9 	bl	8009500 <LL_RCC_PLL_GetMainSource>
 800974e:	0003      	movs	r3, r0
 8009750:	603b      	str	r3, [r7, #0]

  switch (pllsource)
 8009752:	683b      	ldr	r3, [r7, #0]
 8009754:	2b02      	cmp	r3, #2
 8009756:	d003      	beq.n	8009760 <RCC_PLL_GetFreqDomain_SYS+0x1c>
 8009758:	683b      	ldr	r3, [r7, #0]
 800975a:	2b03      	cmp	r3, #3
 800975c:	d003      	beq.n	8009766 <RCC_PLL_GetFreqDomain_SYS+0x22>
 800975e:	e005      	b.n	800976c <RCC_PLL_GetFreqDomain_SYS+0x28>
  {
    case LL_RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllinputfreq = HSI_VALUE;
 8009760:	4b13      	ldr	r3, [pc, #76]	; (80097b0 <RCC_PLL_GetFreqDomain_SYS+0x6c>)
 8009762:	607b      	str	r3, [r7, #4]
      break;
 8009764:	e005      	b.n	8009772 <RCC_PLL_GetFreqDomain_SYS+0x2e>

    case LL_RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllinputfreq = HSE_VALUE;
 8009766:	4b13      	ldr	r3, [pc, #76]	; (80097b4 <RCC_PLL_GetFreqDomain_SYS+0x70>)
 8009768:	607b      	str	r3, [r7, #4]
      break;
 800976a:	e002      	b.n	8009772 <RCC_PLL_GetFreqDomain_SYS+0x2e>

    default:
      pllinputfreq = HSI_VALUE;
 800976c:	4b10      	ldr	r3, [pc, #64]	; (80097b0 <RCC_PLL_GetFreqDomain_SYS+0x6c>)
 800976e:	607b      	str	r3, [r7, #4]
      break;
 8009770:	46c0      	nop			; (mov r8, r8)
  }
  return __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 8009772:	f7ff fead 	bl	80094d0 <LL_RCC_PLL_GetN>
 8009776:	0002      	movs	r2, r0
 8009778:	687b      	ldr	r3, [r7, #4]
 800977a:	4353      	muls	r3, r2
 800977c:	001c      	movs	r4, r3
 800977e:	f7ff fecb 	bl	8009518 <LL_RCC_PLL_GetDivider>
 8009782:	0003      	movs	r3, r0
 8009784:	091b      	lsrs	r3, r3, #4
 8009786:	3301      	adds	r3, #1
 8009788:	0019      	movs	r1, r3
 800978a:	0020      	movs	r0, r4
 800978c:	f7f6 fcba 	bl	8000104 <__udivsi3>
 8009790:	0003      	movs	r3, r0
 8009792:	001c      	movs	r4, r3
 8009794:	f7ff fea8 	bl	80094e8 <LL_RCC_PLL_GetR>
 8009798:	0003      	movs	r3, r0
 800979a:	0f5b      	lsrs	r3, r3, #29
 800979c:	3301      	adds	r3, #1
 800979e:	0019      	movs	r1, r3
 80097a0:	0020      	movs	r0, r4
 80097a2:	f7f6 fcaf 	bl	8000104 <__udivsi3>
 80097a6:	0003      	movs	r3, r0
                                   LL_RCC_PLL_GetN(), LL_RCC_PLL_GetR());
}
 80097a8:	0018      	movs	r0, r3
 80097aa:	46bd      	mov	sp, r7
 80097ac:	b003      	add	sp, #12
 80097ae:	bd90      	pop	{r4, r7, pc}
 80097b0:	00f42400 	.word	0x00f42400
 80097b4:	007a1200 	.word	0x007a1200

080097b8 <LL_USART_IsEnabled>:
{
 80097b8:	b580      	push	{r7, lr}
 80097ba:	b082      	sub	sp, #8
 80097bc:	af00      	add	r7, sp, #0
 80097be:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->CR1, USART_CR1_UE) == (USART_CR1_UE)) ? 1UL : 0UL);
 80097c0:	687b      	ldr	r3, [r7, #4]
 80097c2:	681b      	ldr	r3, [r3, #0]
 80097c4:	2201      	movs	r2, #1
 80097c6:	4013      	ands	r3, r2
 80097c8:	2b01      	cmp	r3, #1
 80097ca:	d101      	bne.n	80097d0 <LL_USART_IsEnabled+0x18>
 80097cc:	2301      	movs	r3, #1
 80097ce:	e000      	b.n	80097d2 <LL_USART_IsEnabled+0x1a>
 80097d0:	2300      	movs	r3, #0
}
 80097d2:	0018      	movs	r0, r3
 80097d4:	46bd      	mov	sp, r7
 80097d6:	b002      	add	sp, #8
 80097d8:	bd80      	pop	{r7, pc}

080097da <LL_USART_SetPrescaler>:
{
 80097da:	b580      	push	{r7, lr}
 80097dc:	b082      	sub	sp, #8
 80097de:	af00      	add	r7, sp, #0
 80097e0:	6078      	str	r0, [r7, #4]
 80097e2:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->PRESC, USART_PRESC_PRESCALER, (uint16_t)PrescalerValue);
 80097e4:	687b      	ldr	r3, [r7, #4]
 80097e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80097e8:	220f      	movs	r2, #15
 80097ea:	4393      	bics	r3, r2
 80097ec:	683a      	ldr	r2, [r7, #0]
 80097ee:	b292      	uxth	r2, r2
 80097f0:	431a      	orrs	r2, r3
 80097f2:	687b      	ldr	r3, [r7, #4]
 80097f4:	62da      	str	r2, [r3, #44]	; 0x2c
}
 80097f6:	46c0      	nop			; (mov r8, r8)
 80097f8:	46bd      	mov	sp, r7
 80097fa:	b002      	add	sp, #8
 80097fc:	bd80      	pop	{r7, pc}
	...

08009800 <LL_USART_SetStopBitsLength>:
{
 8009800:	b580      	push	{r7, lr}
 8009802:	b082      	sub	sp, #8
 8009804:	af00      	add	r7, sp, #0
 8009806:	6078      	str	r0, [r7, #4]
 8009808:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR2, USART_CR2_STOP, StopBits);
 800980a:	687b      	ldr	r3, [r7, #4]
 800980c:	685b      	ldr	r3, [r3, #4]
 800980e:	4a05      	ldr	r2, [pc, #20]	; (8009824 <LL_USART_SetStopBitsLength+0x24>)
 8009810:	401a      	ands	r2, r3
 8009812:	683b      	ldr	r3, [r7, #0]
 8009814:	431a      	orrs	r2, r3
 8009816:	687b      	ldr	r3, [r7, #4]
 8009818:	605a      	str	r2, [r3, #4]
}
 800981a:	46c0      	nop			; (mov r8, r8)
 800981c:	46bd      	mov	sp, r7
 800981e:	b002      	add	sp, #8
 8009820:	bd80      	pop	{r7, pc}
 8009822:	46c0      	nop			; (mov r8, r8)
 8009824:	ffffcfff 	.word	0xffffcfff

08009828 <LL_USART_SetHWFlowCtrl>:
{
 8009828:	b580      	push	{r7, lr}
 800982a:	b082      	sub	sp, #8
 800982c:	af00      	add	r7, sp, #0
 800982e:	6078      	str	r0, [r7, #4]
 8009830:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR3, USART_CR3_RTSE | USART_CR3_CTSE, HardwareFlowControl);
 8009832:	687b      	ldr	r3, [r7, #4]
 8009834:	689b      	ldr	r3, [r3, #8]
 8009836:	4a05      	ldr	r2, [pc, #20]	; (800984c <LL_USART_SetHWFlowCtrl+0x24>)
 8009838:	401a      	ands	r2, r3
 800983a:	683b      	ldr	r3, [r7, #0]
 800983c:	431a      	orrs	r2, r3
 800983e:	687b      	ldr	r3, [r7, #4]
 8009840:	609a      	str	r2, [r3, #8]
}
 8009842:	46c0      	nop			; (mov r8, r8)
 8009844:	46bd      	mov	sp, r7
 8009846:	b002      	add	sp, #8
 8009848:	bd80      	pop	{r7, pc}
 800984a:	46c0      	nop			; (mov r8, r8)
 800984c:	fffffcff 	.word	0xfffffcff

08009850 <LL_USART_SetBaudRate>:
{
 8009850:	b580      	push	{r7, lr}
 8009852:	b086      	sub	sp, #24
 8009854:	af00      	add	r7, sp, #0
 8009856:	60f8      	str	r0, [r7, #12]
 8009858:	60b9      	str	r1, [r7, #8]
 800985a:	607a      	str	r2, [r7, #4]
 800985c:	603b      	str	r3, [r7, #0]
  if (PrescalerValue > LL_USART_PRESCALER_DIV256)
 800985e:	687b      	ldr	r3, [r7, #4]
 8009860:	2b0b      	cmp	r3, #11
 8009862:	d843      	bhi.n	80098ec <LL_USART_SetBaudRate+0x9c>
  else if (OverSampling == LL_USART_OVERSAMPLING_8)
 8009864:	683a      	ldr	r2, [r7, #0]
 8009866:	2380      	movs	r3, #128	; 0x80
 8009868:	021b      	lsls	r3, r3, #8
 800986a:	429a      	cmp	r2, r3
 800986c:	d126      	bne.n	80098bc <LL_USART_SetBaudRate+0x6c>
    usartdiv = (uint16_t)(__LL_USART_DIV_SAMPLING8(PeriphClk, (uint8_t)PrescalerValue, BaudRate));
 800986e:	687b      	ldr	r3, [r7, #4]
 8009870:	b2db      	uxtb	r3, r3
 8009872:	001a      	movs	r2, r3
 8009874:	4b1f      	ldr	r3, [pc, #124]	; (80098f4 <LL_USART_SetBaudRate+0xa4>)
 8009876:	0092      	lsls	r2, r2, #2
 8009878:	58d3      	ldr	r3, [r2, r3]
 800987a:	0019      	movs	r1, r3
 800987c:	68b8      	ldr	r0, [r7, #8]
 800987e:	f7f6 fc41 	bl	8000104 <__udivsi3>
 8009882:	0003      	movs	r3, r0
 8009884:	005a      	lsls	r2, r3, #1
 8009886:	6a3b      	ldr	r3, [r7, #32]
 8009888:	085b      	lsrs	r3, r3, #1
 800988a:	18d3      	adds	r3, r2, r3
 800988c:	6a39      	ldr	r1, [r7, #32]
 800988e:	0018      	movs	r0, r3
 8009890:	f7f6 fc38 	bl	8000104 <__udivsi3>
 8009894:	0003      	movs	r3, r0
 8009896:	b29b      	uxth	r3, r3
 8009898:	617b      	str	r3, [r7, #20]
    brrtemp = usartdiv & 0xFFF0U;
 800989a:	697b      	ldr	r3, [r7, #20]
 800989c:	4a16      	ldr	r2, [pc, #88]	; (80098f8 <LL_USART_SetBaudRate+0xa8>)
 800989e:	4013      	ands	r3, r2
 80098a0:	613b      	str	r3, [r7, #16]
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80098a2:	697b      	ldr	r3, [r7, #20]
 80098a4:	085b      	lsrs	r3, r3, #1
 80098a6:	b29b      	uxth	r3, r3
 80098a8:	001a      	movs	r2, r3
 80098aa:	2307      	movs	r3, #7
 80098ac:	4013      	ands	r3, r2
 80098ae:	693a      	ldr	r2, [r7, #16]
 80098b0:	4313      	orrs	r3, r2
 80098b2:	613b      	str	r3, [r7, #16]
    USARTx->BRR = brrtemp;
 80098b4:	68fb      	ldr	r3, [r7, #12]
 80098b6:	693a      	ldr	r2, [r7, #16]
 80098b8:	60da      	str	r2, [r3, #12]
}
 80098ba:	e017      	b.n	80098ec <LL_USART_SetBaudRate+0x9c>
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, (uint8_t)PrescalerValue, BaudRate));
 80098bc:	687b      	ldr	r3, [r7, #4]
 80098be:	b2db      	uxtb	r3, r3
 80098c0:	001a      	movs	r2, r3
 80098c2:	4b0c      	ldr	r3, [pc, #48]	; (80098f4 <LL_USART_SetBaudRate+0xa4>)
 80098c4:	0092      	lsls	r2, r2, #2
 80098c6:	58d3      	ldr	r3, [r2, r3]
 80098c8:	0019      	movs	r1, r3
 80098ca:	68b8      	ldr	r0, [r7, #8]
 80098cc:	f7f6 fc1a 	bl	8000104 <__udivsi3>
 80098d0:	0003      	movs	r3, r0
 80098d2:	001a      	movs	r2, r3
 80098d4:	6a3b      	ldr	r3, [r7, #32]
 80098d6:	085b      	lsrs	r3, r3, #1
 80098d8:	18d3      	adds	r3, r2, r3
 80098da:	6a39      	ldr	r1, [r7, #32]
 80098dc:	0018      	movs	r0, r3
 80098de:	f7f6 fc11 	bl	8000104 <__udivsi3>
 80098e2:	0003      	movs	r3, r0
 80098e4:	b29b      	uxth	r3, r3
 80098e6:	001a      	movs	r2, r3
 80098e8:	68fb      	ldr	r3, [r7, #12]
 80098ea:	60da      	str	r2, [r3, #12]
}
 80098ec:	46c0      	nop			; (mov r8, r8)
 80098ee:	46bd      	mov	sp, r7
 80098f0:	b006      	add	sp, #24
 80098f2:	bd80      	pop	{r7, pc}
 80098f4:	08009b40 	.word	0x08009b40
 80098f8:	0000fff0 	.word	0x0000fff0

080098fc <LL_USART_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: USART registers are initialized according to USART_InitStruct content
  *          - ERROR: Problem occurred during USART Registers initialization
  */
ErrorStatus LL_USART_Init(USART_TypeDef *USARTx, LL_USART_InitTypeDef *USART_InitStruct)
{
 80098fc:	b590      	push	{r4, r7, lr}
 80098fe:	b08b      	sub	sp, #44	; 0x2c
 8009900:	af02      	add	r7, sp, #8
 8009902:	6078      	str	r0, [r7, #4]
 8009904:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 8009906:	231f      	movs	r3, #31
 8009908:	18fb      	adds	r3, r7, r3
 800990a:	2201      	movs	r2, #1
 800990c:	701a      	strb	r2, [r3, #0]
  uint32_t periphclk = LL_RCC_PERIPH_FREQUENCY_NO;
 800990e:	2300      	movs	r3, #0
 8009910:	61bb      	str	r3, [r7, #24]
  assert_param(IS_LL_USART_HWCONTROL(USART_InitStruct->HardwareFlowControl));
  assert_param(IS_LL_USART_OVERSAMPLING(USART_InitStruct->OverSampling));

  /* USART needs to be in disabled state, in order to be able to configure some bits in
     CRx registers */
  if (LL_USART_IsEnabled(USARTx) == 0U)
 8009912:	687b      	ldr	r3, [r7, #4]
 8009914:	0018      	movs	r0, r3
 8009916:	f7ff ff4f 	bl	80097b8 <LL_USART_IsEnabled>
 800991a:	1e03      	subs	r3, r0, #0
 800991c:	d16a      	bne.n	80099f4 <LL_USART_Init+0xf8>
     * - DataWidth:          USART_CR1_M bits according to USART_InitStruct->DataWidth value
     * - Parity:             USART_CR1_PCE, USART_CR1_PS bits according to USART_InitStruct->Parity value
     * - TransferDirection:  USART_CR1_TE, USART_CR1_RE bits according to USART_InitStruct->TransferDirection value
     * - Oversampling:       USART_CR1_OVER8 bit according to USART_InitStruct->OverSampling value.
     */
    MODIFY_REG(USARTx->CR1,
 800991e:	687b      	ldr	r3, [r7, #4]
 8009920:	681b      	ldr	r3, [r3, #0]
 8009922:	4a38      	ldr	r2, [pc, #224]	; (8009a04 <LL_USART_Init+0x108>)
 8009924:	401a      	ands	r2, r3
 8009926:	683b      	ldr	r3, [r7, #0]
 8009928:	6899      	ldr	r1, [r3, #8]
 800992a:	683b      	ldr	r3, [r7, #0]
 800992c:	691b      	ldr	r3, [r3, #16]
 800992e:	4319      	orrs	r1, r3
 8009930:	683b      	ldr	r3, [r7, #0]
 8009932:	695b      	ldr	r3, [r3, #20]
 8009934:	4319      	orrs	r1, r3
 8009936:	683b      	ldr	r3, [r7, #0]
 8009938:	69db      	ldr	r3, [r3, #28]
 800993a:	430b      	orrs	r3, r1
 800993c:	431a      	orrs	r2, r3
 800993e:	687b      	ldr	r3, [r7, #4]
 8009940:	601a      	str	r2, [r3, #0]
    /*---------------------------- USART CR2 Configuration ---------------------
     * Configure USARTx CR2 (Stop bits) with parameters:
     * - Stop Bits:          USART_CR2_STOP bits according to USART_InitStruct->StopBits value.
     * - CLKEN, CPOL, CPHA and LBCL bits are to be configured using LL_USART_ClockInit().
     */
    LL_USART_SetStopBitsLength(USARTx, USART_InitStruct->StopBits);
 8009942:	683b      	ldr	r3, [r7, #0]
 8009944:	68da      	ldr	r2, [r3, #12]
 8009946:	687b      	ldr	r3, [r7, #4]
 8009948:	0011      	movs	r1, r2
 800994a:	0018      	movs	r0, r3
 800994c:	f7ff ff58 	bl	8009800 <LL_USART_SetStopBitsLength>

    /*---------------------------- USART CR3 Configuration ---------------------
     * Configure USARTx CR3 (Hardware Flow Control) with parameters:
     * - HardwareFlowControl: USART_CR3_RTSE, USART_CR3_CTSE bits according to USART_InitStruct->HardwareFlowControl value.
     */
    LL_USART_SetHWFlowCtrl(USARTx, USART_InitStruct->HardwareFlowControl);
 8009950:	683b      	ldr	r3, [r7, #0]
 8009952:	699a      	ldr	r2, [r3, #24]
 8009954:	687b      	ldr	r3, [r7, #4]
 8009956:	0011      	movs	r1, r2
 8009958:	0018      	movs	r0, r3
 800995a:	f7ff ff65 	bl	8009828 <LL_USART_SetHWFlowCtrl>

    /*---------------------------- USART BRR Configuration ---------------------
     * Retrieve Clock frequency used for USART Peripheral
     */
    if (USARTx == USART1)
 800995e:	687b      	ldr	r3, [r7, #4]
 8009960:	4a29      	ldr	r2, [pc, #164]	; (8009a08 <LL_USART_Init+0x10c>)
 8009962:	4293      	cmp	r3, r2
 8009964:	d105      	bne.n	8009972 <LL_USART_Init+0x76>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART1_CLKSOURCE);
 8009966:	2003      	movs	r0, #3
 8009968:	f7ff fe00 	bl	800956c <LL_RCC_GetUSARTClockFreq>
 800996c:	0003      	movs	r3, r0
 800996e:	61bb      	str	r3, [r7, #24]
 8009970:	e022      	b.n	80099b8 <LL_USART_Init+0xbc>
    }
    else if (USARTx == USART2)
 8009972:	687b      	ldr	r3, [r7, #4]
 8009974:	4a25      	ldr	r2, [pc, #148]	; (8009a0c <LL_USART_Init+0x110>)
 8009976:	4293      	cmp	r3, r2
 8009978:	d105      	bne.n	8009986 <LL_USART_Init+0x8a>
    {
#if defined(RCC_CCIPR_USART2SEL)
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART2_CLKSOURCE);
 800997a:	200c      	movs	r0, #12
 800997c:	f7ff fdf6 	bl	800956c <LL_RCC_GetUSARTClockFreq>
 8009980:	0003      	movs	r3, r0
 8009982:	61bb      	str	r3, [r7, #24]
 8009984:	e018      	b.n	80099b8 <LL_USART_Init+0xbc>
      LL_RCC_GetSystemClocksFreq(&RCC_Clocks);
      periphclk = RCC_Clocks.PCLK1_Frequency;
#endif /* RCC_CCIPR_USART2SEL */
    }
#if defined(USART3)
    else if (USARTx == USART3)
 8009986:	687b      	ldr	r3, [r7, #4]
 8009988:	4a21      	ldr	r2, [pc, #132]	; (8009a10 <LL_USART_Init+0x114>)
 800998a:	4293      	cmp	r3, r2
 800998c:	d108      	bne.n	80099a0 <LL_USART_Init+0xa4>
    {
#if defined(RCC_CCIPR_USART3SEL)
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART3_CLKSOURCE);
#else
      /* USART3 clock is PCLK */
      LL_RCC_GetSystemClocksFreq(&RCC_Clocks);
 800998e:	240c      	movs	r4, #12
 8009990:	193b      	adds	r3, r7, r4
 8009992:	0018      	movs	r0, r3
 8009994:	f7ff fdcc 	bl	8009530 <LL_RCC_GetSystemClocksFreq>
      periphclk = RCC_Clocks.PCLK1_Frequency;
 8009998:	193b      	adds	r3, r7, r4
 800999a:	689b      	ldr	r3, [r3, #8]
 800999c:	61bb      	str	r3, [r7, #24]
 800999e:	e00b      	b.n	80099b8 <LL_USART_Init+0xbc>
#endif /* RCC_CCIPR_USART3SEL */
    }
#endif /* USART3 */
#if defined(USART4)
    else if (USARTx == USART4)
 80099a0:	687b      	ldr	r3, [r7, #4]
 80099a2:	4a1c      	ldr	r2, [pc, #112]	; (8009a14 <LL_USART_Init+0x118>)
 80099a4:	4293      	cmp	r3, r2
 80099a6:	d107      	bne.n	80099b8 <LL_USART_Init+0xbc>
    {
#if defined(RCC_CCIPR_USART4SEL)
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART4_CLKSOURCE);
#else
      /* USART4 clock is PCLK1 */
      LL_RCC_GetSystemClocksFreq(&RCC_Clocks);
 80099a8:	240c      	movs	r4, #12
 80099aa:	193b      	adds	r3, r7, r4
 80099ac:	0018      	movs	r0, r3
 80099ae:	f7ff fdbf 	bl	8009530 <LL_RCC_GetSystemClocksFreq>
      periphclk = RCC_Clocks.PCLK1_Frequency;
 80099b2:	193b      	adds	r3, r7, r4
 80099b4:	689b      	ldr	r3, [r3, #8]
 80099b6:	61bb      	str	r3, [r7, #24]
    /* Configure the USART Baud Rate :
       - prescaler value is required
       - valid baud rate value (different from 0) is required
       - Peripheral clock as returned by RCC service, should be valid (different from 0).
    */
    if ((periphclk != LL_RCC_PERIPH_FREQUENCY_NO)
 80099b8:	69bb      	ldr	r3, [r7, #24]
 80099ba:	2b00      	cmp	r3, #0
 80099bc:	d013      	beq.n	80099e6 <LL_USART_Init+0xea>
        && (USART_InitStruct->BaudRate != 0U))
 80099be:	683b      	ldr	r3, [r7, #0]
 80099c0:	685b      	ldr	r3, [r3, #4]
 80099c2:	2b00      	cmp	r3, #0
 80099c4:	d00f      	beq.n	80099e6 <LL_USART_Init+0xea>
    {
      status = SUCCESS;
 80099c6:	231f      	movs	r3, #31
 80099c8:	18fb      	adds	r3, r7, r3
 80099ca:	2200      	movs	r2, #0
 80099cc:	701a      	strb	r2, [r3, #0]
      LL_USART_SetBaudRate(USARTx,
 80099ce:	683b      	ldr	r3, [r7, #0]
 80099d0:	681a      	ldr	r2, [r3, #0]
 80099d2:	683b      	ldr	r3, [r7, #0]
 80099d4:	69dc      	ldr	r4, [r3, #28]
 80099d6:	683b      	ldr	r3, [r7, #0]
 80099d8:	685b      	ldr	r3, [r3, #4]
 80099da:	69b9      	ldr	r1, [r7, #24]
 80099dc:	6878      	ldr	r0, [r7, #4]
 80099de:	9300      	str	r3, [sp, #0]
 80099e0:	0023      	movs	r3, r4
 80099e2:	f7ff ff35 	bl	8009850 <LL_USART_SetBaudRate>

    /*---------------------------- USART PRESC Configuration -----------------------
     * Configure USARTx PRESC (Prescaler) with parameters:
     * - PrescalerValue: USART_PRESC_PRESCALER bits according to USART_InitStruct->PrescalerValue value.
     */
    LL_USART_SetPrescaler(USARTx, USART_InitStruct->PrescalerValue);
 80099e6:	683b      	ldr	r3, [r7, #0]
 80099e8:	681a      	ldr	r2, [r3, #0]
 80099ea:	687b      	ldr	r3, [r7, #4]
 80099ec:	0011      	movs	r1, r2
 80099ee:	0018      	movs	r0, r3
 80099f0:	f7ff fef3 	bl	80097da <LL_USART_SetPrescaler>
  }
  /* Endif (=> USART not in Disabled state => return ERROR) */

  return (status);
 80099f4:	231f      	movs	r3, #31
 80099f6:	18fb      	adds	r3, r7, r3
 80099f8:	781b      	ldrb	r3, [r3, #0]
}
 80099fa:	0018      	movs	r0, r3
 80099fc:	46bd      	mov	sp, r7
 80099fe:	b009      	add	sp, #36	; 0x24
 8009a00:	bd90      	pop	{r4, r7, pc}
 8009a02:	46c0      	nop			; (mov r8, r8)
 8009a04:	efff69f3 	.word	0xefff69f3
 8009a08:	40013800 	.word	0x40013800
 8009a0c:	40004400 	.word	0x40004400
 8009a10:	40004800 	.word	0x40004800
 8009a14:	40004c00 	.word	0x40004c00

08009a18 <__libc_init_array>:
 8009a18:	b570      	push	{r4, r5, r6, lr}
 8009a1a:	2600      	movs	r6, #0
 8009a1c:	4d0c      	ldr	r5, [pc, #48]	; (8009a50 <__libc_init_array+0x38>)
 8009a1e:	4c0d      	ldr	r4, [pc, #52]	; (8009a54 <__libc_init_array+0x3c>)
 8009a20:	1b64      	subs	r4, r4, r5
 8009a22:	10a4      	asrs	r4, r4, #2
 8009a24:	42a6      	cmp	r6, r4
 8009a26:	d109      	bne.n	8009a3c <__libc_init_array+0x24>
 8009a28:	2600      	movs	r6, #0
 8009a2a:	f000 f821 	bl	8009a70 <_init>
 8009a2e:	4d0a      	ldr	r5, [pc, #40]	; (8009a58 <__libc_init_array+0x40>)
 8009a30:	4c0a      	ldr	r4, [pc, #40]	; (8009a5c <__libc_init_array+0x44>)
 8009a32:	1b64      	subs	r4, r4, r5
 8009a34:	10a4      	asrs	r4, r4, #2
 8009a36:	42a6      	cmp	r6, r4
 8009a38:	d105      	bne.n	8009a46 <__libc_init_array+0x2e>
 8009a3a:	bd70      	pop	{r4, r5, r6, pc}
 8009a3c:	00b3      	lsls	r3, r6, #2
 8009a3e:	58eb      	ldr	r3, [r5, r3]
 8009a40:	4798      	blx	r3
 8009a42:	3601      	adds	r6, #1
 8009a44:	e7ee      	b.n	8009a24 <__libc_init_array+0xc>
 8009a46:	00b3      	lsls	r3, r6, #2
 8009a48:	58eb      	ldr	r3, [r5, r3]
 8009a4a:	4798      	blx	r3
 8009a4c:	3601      	adds	r6, #1
 8009a4e:	e7f2      	b.n	8009a36 <__libc_init_array+0x1e>
 8009a50:	08009b70 	.word	0x08009b70
 8009a54:	08009b70 	.word	0x08009b70
 8009a58:	08009b70 	.word	0x08009b70
 8009a5c:	08009b74 	.word	0x08009b74

08009a60 <memset>:
 8009a60:	0003      	movs	r3, r0
 8009a62:	1882      	adds	r2, r0, r2
 8009a64:	4293      	cmp	r3, r2
 8009a66:	d100      	bne.n	8009a6a <memset+0xa>
 8009a68:	4770      	bx	lr
 8009a6a:	7019      	strb	r1, [r3, #0]
 8009a6c:	3301      	adds	r3, #1
 8009a6e:	e7f9      	b.n	8009a64 <memset+0x4>

08009a70 <_init>:
 8009a70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009a72:	46c0      	nop			; (mov r8, r8)
 8009a74:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009a76:	bc08      	pop	{r3}
 8009a78:	469e      	mov	lr, r3
 8009a7a:	4770      	bx	lr

08009a7c <_fini>:
 8009a7c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009a7e:	46c0      	nop			; (mov r8, r8)
 8009a80:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009a82:	bc08      	pop	{r3}
 8009a84:	469e      	mov	lr, r3
 8009a86:	4770      	bx	lr
