import Kraken.X64.Parser
import Kraken.MachineWP
import Kraken.SeparationMem

/-!
# `ff_sbr_neg_odd_64_sse`: an SSE loop that reads a constant

FFmpeg's `sbr_neg_odd_64` flips the sign of the odd-indexed floats of a
64-float array `z` (`libavcodec/sbrdsp.c`). Its SSE version
(`libavcodec/x86/sbrdsp.asm`) walks the 256 bytes in steps of 64: it loads
four 16-byte chunks, xors each with the constant `ps_mask2`, which has the
sign bit set in lanes 1 and 3, and stores them back.

The program below is the routine's machine code, disassembled from the object
file, in the parser's AT&T syntax. There are two changes. The final `ret` is
left off. The 16 bytes of `ps_mask2`, which the object file keeps in
`.rodata`, sit in the program behind a `jmp` that skips them and an
`.align 16`, so that the label `ps_mask2` names their address and that address
is 16-byte aligned, as in `.rodata`.

We prove that the loop terminates without faulting, and that on exit the
array and the mask are still in place, separated from each other and from the
frame `R`. The machine keeps code and data in separate memories, so the
precondition owns the 16 bytes at `ps_mask2` in data memory. The proof never
needs their contents, which need not match the `.byte` line.

The layout is a parameter. `ValidLayout` lets the `jmp` take any size, but it
makes the `.align 16` cell end at a multiple of 16, so `ps_mask2_aligned`
proves the mask aligned, as `xorps` requires, in every valid layout. This
matches the assembler source, which puts the constant in `SECTION_RODATA`,
aligned to 16 by `x86inc.asm`. Unlike an assembler, which pads nothing at an
address that is already aligned, the layout pads 1 to 16 bytes. The alignment
is needed only at the four `xorps`: without it the proof fails there and
nowhere else. The remaining preconditions are a 16-byte aligned `z` and
ownership of its 256 bytes and of the mask.

Because `ValidLayout` constrains addresses, a program could have no valid
layout at all, which would make the theorems vacuous. `sbr_wit_layout`, at the
end of the file, is a valid layout, and `sbr_neg_odd_64_hyps_satisfiable`
shows that under it the remaining hypotheses hold at once.

The proof has the shape of `ButterfliesBlocks.lean`: `sbr_table` gives the
assertion at each label (at `.loop`, the loop invariant), `sbr_var` is the
variant, and `MachineWP.cfg` with `cfg_cases` leaves one `vcgen` obligation per
block, each closed by `finish`.
-/

open Kraken.X64.Parser
open Kraken
open Std.WP
open MachineWP
open Lean.Order

set_option experimental.vcgen true

/-- The program: `ff_sbr_neg_odd_64_sse` from the object file without its
`ret`, with the mask it reads placed behind a `jmp` and aligned to 16 bytes. -/
def sbr_neg_odd_64_prog : Program := parse("
start:
    jmp ff_sbr_neg_odd_64_sse
    .align 16
ps_mask2:
    .byte 0, 0, 0, 0, 0, 0, 0, 0x80, 0, 0, 0, 0, 0, 0, 0, 0x80
ff_sbr_neg_odd_64_sse:
    lea 0x100(%rdi),%rsi
.loop:
    movaps (%rdi),%xmm0
    movaps 0x10(%rdi),%xmm1
    movaps 0x20(%rdi),%xmm2
    movaps 0x30(%rdi),%xmm3
    xorps ps_mask2(%rip),%xmm0
    xorps ps_mask2(%rip),%xmm1
    xorps ps_mask2(%rip),%xmm2
    xorps ps_mask2(%rip),%xmm3
    movaps %xmm0,(%rdi)
    movaps %xmm1,0x10(%rdi)
    movaps %xmm2,0x20(%rdi)
    movaps %xmm3,0x30(%rdi)
    add $0x40,%rdi
    cmp %rsi,%rdi
    jne .loop
")

/-! ## The proof -/

/-- The spec table: the machine at each label, for a run that started on `d`
with the mask at `mask`. At `.loop` it is the loop invariant: `rsi` is the end
of the array, `rdi` is a multiple of 64 bytes into it, and the array and the
mask are in place. Control never reaches the mask's cell. -/
private abbrev sbr_table (d : MachineData) (mask : BitVec 64) (R : DataMem → Prop) :
    Label → MachineData → Prop
  | "start", s => s = d
  | "ff_sbr_neg_odd_64_sse", s => s = d
  | ".loop", s =>
      let j := (s.regs.get64 .rdi - d.regs.get64 .rdi).toNat
      s.regs.get64 .rsi = d.regs.get64 .rdi + 256#64 ∧ j < 256 ∧ j % 64 = 0 ∧
      s.dmem =⋆ Mem.Blocks [(d.regs.get64 .rdi, 256), (mask, 16)] ⋆ R
  | _, _ => False

/-- The variant: the bytes still to process at `.loop`; the entry runs once. -/
private abbrev sbr_var : Label → MachineData → Nat
  | ".loop", s => (s.regs.get64 .rsi - s.regs.get64 .rdi).toNat
  | _, _ => 2 ^ 64

attribute [local sym_simp] sbr_table sbr_var

variable [layout : _root_.Layout] [Executable.ValidLayout (layout sbr_neg_odd_64_prog)]

/-- The ambient code of the example: `sbr_neg_odd_64_prog`, laid out. -/
local instance sbr.env : CodeEnv := ⟨layout sbr_neg_odd_64_prog⟩

/-- The address of the mask: where the layout puts the label `ps_mask2`. -/
abbrev ps_mask2 : BitVec 64 := ((_root_.Executable.labels cenv).label "ps_mask2").toBitVec

/-- The mask is 16-byte aligned in every valid layout: its label sits right
behind the `.align 16` at position 2. -/
theorem ps_mask2_aligned : isAligned 16 ps_mask2 = true :=
  Program.label_aligned_of_align (p := sbr_neg_odd_64_prog) (l := "ps_mask2") (i := 2)
    (by decide +kernel) rfl (by decide +kernel) (by decide +kernel) (by decide)

theorem sbr_neg_odd_64_correct (d : MachineData)
    (h_z_aligned : isAligned 16 (d.regs.get64 .rdi) = true)
    (R : DataMem → Prop)
    (h_mem : d.dmem =⋆ Mem.Blocks [(d.regs.get64 .rdi, 256), (ps_mask2, 16)] ⋆ R) :
    ⦃ fun s => s = d ⦄
      sbr_neg_odd_64_prog
    ⦃ fun _ s => s.dmem =⋆ Mem.Blocks [(d.regs.get64 .rdi, 256), (ps_mask2, 16)] ⋆ R ⦄ := by
  have h_mask_aligned := ps_mask2_aligned
  apply MachineWP.cfg (sbr_table d ps_mask2 R) sbr_var
  cfg_cases
  · vcgen with (cfg_exit; finish)
  · vcgen with (cfg_exit; finish)
  · vcgen with (cfg_exit; finish)
  · vcgen with (cfg_exit; finish)

/-- `sbr_neg_odd_64_correct`, read at the machine as the baseline judgment. -/
theorem sbr_neg_odd_64_terminates_and_safe
    (s₀ : MachineData)
    (h_z_aligned : isAligned 16 s₀.regs.rdi.toBitVec)
    (R : DataMem → Prop)
    (h_mem : s₀.dmem =⋆ Mem.Blocks [(s₀.regs.rdi.toBitVec, 256), (ps_mask2, 16)] ⋆ R) :
    Eventually (straightlineStep (layout sbr_neg_odd_64_prog))
      (fun s' => s'.1.dmem =⋆ Mem.Blocks [(s₀.regs.rdi.toBitVec, 256), (ps_mask2, 16)] ⋆ R)
      (s₀, Kraken.Layout.start Directive) :=
  Program.run_of_triple (sbr_neg_odd_64_correct s₀ h_z_aligned R h_mem) rfl

/-! ## A valid layout exists

`ValidLayout` constrains the address behind the `.align 16`, so the theorems
above would be vacuous if the program had no valid layout. Here is one: the
text starts at 0, labels take no bytes and every other directive takes 16,
which puts `ps_mask2` at 32. With the array right behind the mask, the
hypotheses of `sbr_neg_odd_64_correct` hold at once. -/

/-- A layout that puts `ps_mask2` at 32. -/
@[reducible] def sbr_wit_layout : _root_.Layout where
  start := 0
  size i := if (sbr_neg_odd_64_prog[i]?.map Directive.isLabel).getD false then 0 else 16

/-- Whether the cell at position `i` is an `.align n` that ends at a multiple
of `n` under `sbr_wit_layout`, or no `.align` at all. -/
private def sbr_wit_aligned (i : Nat) : Bool :=
  match sbr_neg_odd_64_prog[i]? with
  | some (.instr (.regular _ _ (.nopalign n _))) =>
      ((sbr_wit_layout sbr_neg_odd_64_prog).addrOf (i + 1)).toBitVec.toNat % n == 0
  | _ => true

omit layout [Executable.ValidLayout (layout sbr_neg_odd_64_prog)] in
theorem sbr_wit_layout_valid : Executable.ValidLayout (sbr_wit_layout sbr_neg_odd_64_prog) where
  label_size i l z h := by
    simp only [Kraken.Layout.apply, List.getElem?_mapIdx, Option.map_eq_some_iff,
      Prod.mk.injEq] at h
    obtain ⟨d, hd, rfl, rfl⟩ := h
    show (if (sbr_neg_odd_64_prog[i]?.map Directive.isLabel).getD false then 0 else 16) = 0
    simp [hd, Directive.isLabel]
  instr_size i d z h hnl := by
    simp only [Kraken.Layout.apply, List.getElem?_mapIdx, Option.map_eq_some_iff,
      Prod.mk.injEq] at h
    obtain ⟨d', hd, rfl, rfl⟩ := h
    have : d'.isLabel = false := by
      cases d' <;> simp_all [Directive.isLabel]
    show 0 < (if (sbr_neg_odd_64_prog[i]?.map Directive.isLabel).getD false then 0 else 16)
    simp [hd, this]
  no_wrap := by decide +kernel
  align_addr i aw w n pad z h hn := by
    simp only [Kraken.Layout.apply, List.getElem?_mapIdx, Option.map_eq_some_iff,
      Prod.mk.injEq] at h
    obtain ⟨d, hd, hdeq, -⟩ := h
    subst hdeq
    have hi : i < sbr_neg_odd_64_prog.length := (List.getElem?_eq_some_iff.mp hd).1
    have key : ∀ j, j < sbr_neg_odd_64_prog.length → sbr_wit_aligned j = true := by
      decide +kernel
    have := key i hi
    simp only [sbr_wit_aligned, hd, beq_iff_eq] at this
    exact this

omit layout [Executable.ValidLayout (layout sbr_neg_odd_64_prog)] in
/-- `ps_mask2` is 32 under `sbr_wit_layout`: it follows the label `start`,
the 16-byte `jmp` and the 16-byte `.align 16`. -/
theorem sbr_wit_mask : @ps_mask2 sbr_wit_layout = 32#64 := by
  have h := Executable.label_addrOf (sbr_wit_layout sbr_neg_odd_64_prog) "ps_mask2" 3
    (by decide +kernel) (by decide +kernel)
  simp only [ps_mask2, h]
  decide +kernel

omit layout [Executable.ValidLayout (layout sbr_neg_odd_64_prog)] in
/-- Under `sbr_wit_layout`, a machine with the mask's 16 bytes at 32 and the
array's 256 bytes at 48 meets every hypothesis of `sbr_neg_odd_64_correct`. -/
theorem sbr_neg_odd_64_hyps_satisfiable :
    ∃ (d : MachineData) (R : DataMem → Prop),
      isAligned 16 (d.regs.get64 .rdi) = true ∧
      d.dmem =⋆ Mem.Blocks [(d.regs.get64 .rdi, 256), (@ps_mask2 sbr_wit_layout, 16)] ⋆ R := by
  have hsplit := Mem.At_append_sep (List.replicate 16 (0 : UInt8)) (List.replicate 256 0) 32#64
    (by rw [List.length_replicate, List.length_replicate]; omega)
  simp only [List.length_replicate] at hsplit
  rw [show (32#64 + BitVec.ofNat 64 16 : BitVec 64) = 48#64 from rfl] at hsplit
  have h : ((List.replicate 16 (0 : UInt8) ++ List.replicate 256 0).At 32#64) =⋆
      Eq ((List.replicate 16 (0 : UInt8)).At 32#64) ⋆ Eq ((List.replicate 256 (0 : UInt8)).At 48#64) := by
    rw [← hsplit]
  have h1 := Mem.Block.sep_intro (len := 16) List.length_replicate (by decide) h
  rw [Std.ExtHashMap.sep_comm] at h1
  have h2 := Mem.Block.sep_intro (len := 256) List.length_replicate (by decide) h1
  generalize (List.replicate 16 (0 : UInt8) ++ List.replicate 256 0).At 32#64 = m at h2
  refine ⟨{ dmem := m, regs := { rdi := 48 } }, Std.ExtHashMap.emp, by dsimp only; decide, ?_⟩
  rw [Std.ExtHashMap.sep_emp, sbr_wit_mask]
  exact h2

-- array logics, insn support
-- look into what happens with NaN
-- grind regression
-- how to do function calls?
-- where are the aes instructions used in ffmpeg?
-- we can reuse the rocq formalization of these
