{
  "Top": "Folded_FIR_HLS",
  "RtlTop": "Folded_FIR_HLS",
  "RtlPrefix": "",
  "RtlSubPrefix": "Folded_FIR_HLS_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_none",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynquplus",
    "Device": "xck26",
    "Package": "-sfvc784",
    "Speed": "-2LV-c",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "input": {
      "index": "0",
      "direction": "in",
      "srcType": "stream<ap_fixed<16, 1, AP_TRN, AP_WRAP, 0>, 0>&",
      "srcSize": "16",
      "hwRefs": [{
          "type": "interface",
          "interface": "input_r",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "output": {
      "index": "1",
      "direction": "out",
      "srcType": "stream<ap_fixed<16, 1, AP_TRN, AP_WRAP, 0>, 0>&",
      "srcSize": "16",
      "hwRefs": [{
          "type": "interface",
          "interface": "output_r",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_export -display_name=Folded_FIR_HLS",
      "config_export -format=ip_catalog",
      "config_export -flow=none"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "Folded_FIR_HLS"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "7",
    "Latency": "6"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "Folded_FIR_HLS",
    "Version": "1.0",
    "DisplayName": "Folded_FIR_HLS",
    "Revision": "2114350926",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_Folded_FIR_HLS_1_0.zip"
  },
  "Files": {
    "CSource": [
      "..\/..\/FIR_HLS.cpp",
      "..\/..\/FIR_HLS.h",
      "..\/..\/..\/..\/Matlab\/FIR_normal_HLS.h"
    ],
    "TestBench": [
      "..\/..\/FIR_HLS_TB.cpp",
      "..\/..\/..\/..\/Matlab\/TS_HLS_normal.dat",
      "..\/..\/..\/..\/Matlab\/TS_HLS_normal.res"
    ],
    "Vhdl": [
      "impl\/vhdl\/Folded_FIR_HLS_am_addmul_16s_16s_8ns_26_4_1.vhd",
      "impl\/vhdl\/Folded_FIR_HLS_am_addmul_16s_16s_9ns_26_4_1.vhd",
      "impl\/vhdl\/Folded_FIR_HLS_am_addmul_16s_16s_9ns_27_4_1.vhd",
      "impl\/vhdl\/Folded_FIR_HLS_am_addmul_16s_16s_9s_26_4_1.vhd",
      "impl\/vhdl\/Folded_FIR_HLS_am_addmul_16s_16s_10ns_28_4_1.vhd",
      "impl\/vhdl\/Folded_FIR_HLS_am_addmul_16s_16s_10s_27_4_1.vhd",
      "impl\/vhdl\/Folded_FIR_HLS_am_addmul_16s_16s_11ns_28_4_1.vhd",
      "impl\/vhdl\/Folded_FIR_HLS_am_addmul_16s_16s_11s_28_4_1.vhd",
      "impl\/vhdl\/Folded_FIR_HLS_am_addmul_16s_16s_12ns_30_4_1.vhd",
      "impl\/vhdl\/Folded_FIR_HLS_am_addmul_16s_16s_12s_29_4_1.vhd",
      "impl\/vhdl\/Folded_FIR_HLS_am_addmul_16s_16s_13ns_31_4_1.vhd",
      "impl\/vhdl\/Folded_FIR_HLS_am_addmul_17s_17s_7ns_25_4_1.vhd",
      "impl\/vhdl\/Folded_FIR_HLS_am_addmul_17s_17s_8s_26_4_1.vhd",
      "impl\/vhdl\/Folded_FIR_HLS_am_submul_17s_17s_6ns_25_4_1.vhd",
      "impl\/vhdl\/Folded_FIR_HLS_am_submul_17s_17s_8ns_26_4_1.vhd",
      "impl\/vhdl\/Folded_FIR_HLS_am_submul_17s_17s_9ns_27_4_1.vhd",
      "impl\/vhdl\/Folded_FIR_HLS_am_submul_18s_17s_7ns_27_4_1.vhd",
      "impl\/vhdl\/Folded_FIR_HLS_ama_addmuladd_16s_16s_6ns_22s_23_4_1.vhd",
      "impl\/vhdl\/Folded_FIR_HLS_ama_addmuladd_16s_16s_7ns_25s_25_4_1.vhd",
      "impl\/vhdl\/Folded_FIR_HLS_ama_addmuladd_16s_16s_7ns_26s_26_4_1.vhd",
      "impl\/vhdl\/Folded_FIR_HLS_ama_addmuladd_16s_16s_7ns_27s_27_4_1.vhd",
      "impl\/vhdl\/Folded_FIR_HLS_ama_addmuladd_16s_16s_8ns_25s_26_4_1.vhd",
      "impl\/vhdl\/Folded_FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1.vhd",
      "impl\/vhdl\/Folded_FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_27_4_1.vhd",
      "impl\/vhdl\/Folded_FIR_HLS_ama_addmuladd_16s_16s_8s_24s_25_4_1.vhd",
      "impl\/vhdl\/Folded_FIR_HLS_ama_addmuladd_16s_16s_8s_26s_26_4_1.vhd",
      "impl\/vhdl\/Folded_FIR_HLS_ama_addmuladd_16s_16s_9ns_25s_26_4_1.vhd",
      "impl\/vhdl\/Folded_FIR_HLS_ama_addmuladd_16s_16s_9ns_26s_26_4_1.vhd",
      "impl\/vhdl\/Folded_FIR_HLS_ama_addmuladd_16s_16s_9ns_26s_27_4_1.vhd",
      "impl\/vhdl\/Folded_FIR_HLS_ama_addmuladd_16s_16s_9ns_27s_27_4_1.vhd",
      "impl\/vhdl\/Folded_FIR_HLS_ama_addmuladd_16s_16s_9ns_28s_28_4_1.vhd",
      "impl\/vhdl\/Folded_FIR_HLS_ama_addmuladd_16s_16s_9s_26s_26_4_1.vhd",
      "impl\/vhdl\/Folded_FIR_HLS_ama_addmuladd_16s_16s_9s_27s_27_4_1.vhd",
      "impl\/vhdl\/Folded_FIR_HLS_ama_addmuladd_16s_16s_10ns_27s_27_4_1.vhd",
      "impl\/vhdl\/Folded_FIR_HLS_ama_addmuladd_16s_16s_10ns_28s_28_4_1.vhd",
      "impl\/vhdl\/Folded_FIR_HLS_ama_addmuladd_16s_16s_10s_24s_26_4_1.vhd",
      "impl\/vhdl\/Folded_FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1.vhd",
      "impl\/vhdl\/Folded_FIR_HLS_ama_addmuladd_16s_16s_10s_28s_28_4_1.vhd",
      "impl\/vhdl\/Folded_FIR_HLS_ama_addmuladd_16s_16s_11ns_28s_29_4_1.vhd",
      "impl\/vhdl\/Folded_FIR_HLS_ama_addmuladd_16s_16s_11s_20s_27_4_1.vhd",
      "impl\/vhdl\/Folded_FIR_HLS_ama_addmuladd_16s_16s_11s_27s_27_4_1.vhd",
      "impl\/vhdl\/Folded_FIR_HLS_ama_addmuladd_16s_16s_11s_28s_28_4_1.vhd",
      "impl\/vhdl\/Folded_FIR_HLS_ama_addmuladd_16s_16s_11s_29s_29_4_1.vhd",
      "impl\/vhdl\/Folded_FIR_HLS_ama_addmuladd_16s_16s_12s_29s_29_4_1.vhd",
      "impl\/vhdl\/Folded_FIR_HLS_ama_addmuladd_16s_16s_13ns_30s_30_4_1.vhd",
      "impl\/vhdl\/Folded_FIR_HLS_ama_addmuladd_16s_16s_13ns_31s_31_4_1.vhd",
      "impl\/vhdl\/Folded_FIR_HLS_ama_addmuladd_16s_16s_14ns_31s_31_4_1.vhd",
      "impl\/vhdl\/Folded_FIR_HLS_ama_addmuladd_17s_17s_7s_24s_25_4_1.vhd",
      "impl\/vhdl\/Folded_FIR_HLS_ama_addmuladd_17s_17s_9s_25s_26_4_1.vhd",
      "impl\/vhdl\/Folded_FIR_HLS_ama_addmuladd_17s_17s_9s_27s_28_4_1.vhd",
      "impl\/vhdl\/Folded_FIR_HLS_ama_addmuladd_18s_17s_7ns_27s_27_4_1.vhd",
      "impl\/vhdl\/Folded_FIR_HLS_ama_addmuladd_18s_18s_6ns_26s_26_4_1.vhd",
      "impl\/vhdl\/Folded_FIR_HLS_ama_submuladd_17s_17s_5ns_22s_23_4_1.vhd",
      "impl\/vhdl\/Folded_FIR_HLS_ama_submuladd_17s_17s_5ns_24s_24_4_1.vhd",
      "impl\/vhdl\/Folded_FIR_HLS_ama_submuladd_17s_17s_6ns_26s_27_4_1.vhd",
      "impl\/vhdl\/Folded_FIR_HLS_ama_submuladd_17s_18s_6ns_23s_25_4_1.vhd",
      "impl\/vhdl\/Folded_FIR_HLS_ama_submuladd_17s_18s_7ns_26s_27_4_1.vhd",
      "impl\/vhdl\/Folded_FIR_HLS_ama_submuladd_18s_17s_6ns_22s_25_4_1.vhd",
      "impl\/vhdl\/Folded_FIR_HLS_ama_submuladd_18s_17s_7ns_25s_26_4_1.vhd",
      "impl\/vhdl\/Folded_FIR_HLS_FIR_filter.vhd",
      "impl\/vhdl\/Folded_FIR_HLS_mul_19s_8ns_27_1_1.vhd",
      "impl\/vhdl\/Folded_FIR_HLS_regslice_both.vhd",
      "impl\/vhdl\/Folded_FIR_HLS.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/Folded_FIR_HLS_am_addmul_16s_16s_8ns_26_4_1.v",
      "impl\/verilog\/Folded_FIR_HLS_am_addmul_16s_16s_9ns_26_4_1.v",
      "impl\/verilog\/Folded_FIR_HLS_am_addmul_16s_16s_9ns_27_4_1.v",
      "impl\/verilog\/Folded_FIR_HLS_am_addmul_16s_16s_9s_26_4_1.v",
      "impl\/verilog\/Folded_FIR_HLS_am_addmul_16s_16s_10ns_28_4_1.v",
      "impl\/verilog\/Folded_FIR_HLS_am_addmul_16s_16s_10s_27_4_1.v",
      "impl\/verilog\/Folded_FIR_HLS_am_addmul_16s_16s_11ns_28_4_1.v",
      "impl\/verilog\/Folded_FIR_HLS_am_addmul_16s_16s_11s_28_4_1.v",
      "impl\/verilog\/Folded_FIR_HLS_am_addmul_16s_16s_12ns_30_4_1.v",
      "impl\/verilog\/Folded_FIR_HLS_am_addmul_16s_16s_12s_29_4_1.v",
      "impl\/verilog\/Folded_FIR_HLS_am_addmul_16s_16s_13ns_31_4_1.v",
      "impl\/verilog\/Folded_FIR_HLS_am_addmul_17s_17s_7ns_25_4_1.v",
      "impl\/verilog\/Folded_FIR_HLS_am_addmul_17s_17s_8s_26_4_1.v",
      "impl\/verilog\/Folded_FIR_HLS_am_submul_17s_17s_6ns_25_4_1.v",
      "impl\/verilog\/Folded_FIR_HLS_am_submul_17s_17s_8ns_26_4_1.v",
      "impl\/verilog\/Folded_FIR_HLS_am_submul_17s_17s_9ns_27_4_1.v",
      "impl\/verilog\/Folded_FIR_HLS_am_submul_18s_17s_7ns_27_4_1.v",
      "impl\/verilog\/Folded_FIR_HLS_ama_addmuladd_16s_16s_6ns_22s_23_4_1.v",
      "impl\/verilog\/Folded_FIR_HLS_ama_addmuladd_16s_16s_7ns_25s_25_4_1.v",
      "impl\/verilog\/Folded_FIR_HLS_ama_addmuladd_16s_16s_7ns_26s_26_4_1.v",
      "impl\/verilog\/Folded_FIR_HLS_ama_addmuladd_16s_16s_7ns_27s_27_4_1.v",
      "impl\/verilog\/Folded_FIR_HLS_ama_addmuladd_16s_16s_8ns_25s_26_4_1.v",
      "impl\/verilog\/Folded_FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1.v",
      "impl\/verilog\/Folded_FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_27_4_1.v",
      "impl\/verilog\/Folded_FIR_HLS_ama_addmuladd_16s_16s_8s_24s_25_4_1.v",
      "impl\/verilog\/Folded_FIR_HLS_ama_addmuladd_16s_16s_8s_26s_26_4_1.v",
      "impl\/verilog\/Folded_FIR_HLS_ama_addmuladd_16s_16s_9ns_25s_26_4_1.v",
      "impl\/verilog\/Folded_FIR_HLS_ama_addmuladd_16s_16s_9ns_26s_26_4_1.v",
      "impl\/verilog\/Folded_FIR_HLS_ama_addmuladd_16s_16s_9ns_26s_27_4_1.v",
      "impl\/verilog\/Folded_FIR_HLS_ama_addmuladd_16s_16s_9ns_27s_27_4_1.v",
      "impl\/verilog\/Folded_FIR_HLS_ama_addmuladd_16s_16s_9ns_28s_28_4_1.v",
      "impl\/verilog\/Folded_FIR_HLS_ama_addmuladd_16s_16s_9s_26s_26_4_1.v",
      "impl\/verilog\/Folded_FIR_HLS_ama_addmuladd_16s_16s_9s_27s_27_4_1.v",
      "impl\/verilog\/Folded_FIR_HLS_ama_addmuladd_16s_16s_10ns_27s_27_4_1.v",
      "impl\/verilog\/Folded_FIR_HLS_ama_addmuladd_16s_16s_10ns_28s_28_4_1.v",
      "impl\/verilog\/Folded_FIR_HLS_ama_addmuladd_16s_16s_10s_24s_26_4_1.v",
      "impl\/verilog\/Folded_FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1.v",
      "impl\/verilog\/Folded_FIR_HLS_ama_addmuladd_16s_16s_10s_28s_28_4_1.v",
      "impl\/verilog\/Folded_FIR_HLS_ama_addmuladd_16s_16s_11ns_28s_29_4_1.v",
      "impl\/verilog\/Folded_FIR_HLS_ama_addmuladd_16s_16s_11s_20s_27_4_1.v",
      "impl\/verilog\/Folded_FIR_HLS_ama_addmuladd_16s_16s_11s_27s_27_4_1.v",
      "impl\/verilog\/Folded_FIR_HLS_ama_addmuladd_16s_16s_11s_28s_28_4_1.v",
      "impl\/verilog\/Folded_FIR_HLS_ama_addmuladd_16s_16s_11s_29s_29_4_1.v",
      "impl\/verilog\/Folded_FIR_HLS_ama_addmuladd_16s_16s_12s_29s_29_4_1.v",
      "impl\/verilog\/Folded_FIR_HLS_ama_addmuladd_16s_16s_13ns_30s_30_4_1.v",
      "impl\/verilog\/Folded_FIR_HLS_ama_addmuladd_16s_16s_13ns_31s_31_4_1.v",
      "impl\/verilog\/Folded_FIR_HLS_ama_addmuladd_16s_16s_14ns_31s_31_4_1.v",
      "impl\/verilog\/Folded_FIR_HLS_ama_addmuladd_17s_17s_7s_24s_25_4_1.v",
      "impl\/verilog\/Folded_FIR_HLS_ama_addmuladd_17s_17s_9s_25s_26_4_1.v",
      "impl\/verilog\/Folded_FIR_HLS_ama_addmuladd_17s_17s_9s_27s_28_4_1.v",
      "impl\/verilog\/Folded_FIR_HLS_ama_addmuladd_18s_17s_7ns_27s_27_4_1.v",
      "impl\/verilog\/Folded_FIR_HLS_ama_addmuladd_18s_18s_6ns_26s_26_4_1.v",
      "impl\/verilog\/Folded_FIR_HLS_ama_submuladd_17s_17s_5ns_22s_23_4_1.v",
      "impl\/verilog\/Folded_FIR_HLS_ama_submuladd_17s_17s_5ns_24s_24_4_1.v",
      "impl\/verilog\/Folded_FIR_HLS_ama_submuladd_17s_17s_6ns_26s_27_4_1.v",
      "impl\/verilog\/Folded_FIR_HLS_ama_submuladd_17s_18s_6ns_23s_25_4_1.v",
      "impl\/verilog\/Folded_FIR_HLS_ama_submuladd_17s_18s_7ns_26s_27_4_1.v",
      "impl\/verilog\/Folded_FIR_HLS_ama_submuladd_18s_17s_6ns_22s_25_4_1.v",
      "impl\/verilog\/Folded_FIR_HLS_ama_submuladd_18s_17s_7ns_25s_26_4_1.v",
      "impl\/verilog\/Folded_FIR_HLS_FIR_filter.v",
      "impl\/verilog\/Folded_FIR_HLS_hls_deadlock_idx0_monitor.v",
      "impl\/verilog\/Folded_FIR_HLS_hls_deadlock_kernel_monitor_top.vh",
      "impl\/verilog\/Folded_FIR_HLS_mul_19s_8ns_27_1_1.v",
      "impl\/verilog\/Folded_FIR_HLS_regslice_both.v",
      "impl\/verilog\/Folded_FIR_HLS.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/Folded_FIR_HLS.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "input_r:output_r",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "input_r": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "slave",
      "direction": "in",
      "dataWidth": "16",
      "portPrefix": "input_r_",
      "ports": [
        "input_r_TDATA",
        "input_r_TREADY",
        "input_r_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "1",
          "register_mode": "both",
          "argName": "input"
        }]
    },
    "output_r": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "master",
      "direction": "out",
      "dataWidth": "16",
      "portPrefix": "output_r_",
      "ports": [
        "output_r_TDATA",
        "output_r_TREADY",
        "output_r_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "1",
          "register_mode": "both",
          "argName": "output"
        }]
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "input_r_TDATA": {
      "dir": "in",
      "width": "16"
    },
    "input_r_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "input_r_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "output_r_TDATA": {
      "dir": "out",
      "width": "16"
    },
    "output_r_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "output_r_TREADY": {
      "dir": "in",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "Folded_FIR_HLS",
      "Instances": [{
          "ModuleName": "FIR_filter",
          "InstanceName": "grp_FIR_filter_fu_827",
          "BindInstances": "ama_addmuladd_16s_16s_10s_24s_26_4_1_U2 ama_addmuladd_16s_16s_10s_24s_26_4_1_U2 ama_addmuladd_16s_16s_10s_24s_26_4_1_U2 add_ln28_1_fu_1082_p2 add_ln28_2_fu_1108_p2 add_ln28_3_fu_1134_p2 ama_addmuladd_16s_16s_7ns_26s_26_4_1_U53 ama_addmuladd_16s_16s_7ns_26s_26_4_1_U53 ama_addmuladd_16s_16s_7ns_26s_26_4_1_U53 ama_addmuladd_16s_16s_7ns_26s_26_4_1_U53 add_ln28_5_fu_1168_p2 add_ln28_6_fu_1194_p2 add_ln28_7_fu_1220_p2 add_ln28_8_fu_1246_p2 add_ln28_9_fu_1272_p2 add_ln28_10_fu_1298_p2 add_ln28_11_fu_1324_p2 add_ln28_12_fu_1350_p2 add_ln28_13_fu_1376_p2 add_ln28_14_fu_1402_p2 add_ln28_15_fu_1428_p2 add_ln28_16_fu_1454_p2 add_ln28_17_fu_1480_p2 add_ln28_18_fu_1506_p2 add_ln28_19_fu_1532_p2 add_ln28_20_fu_1558_p2 ama_addmuladd_16s_16s_6ns_22s_23_4_1_U3 ama_addmuladd_16s_16s_6ns_22s_23_4_1_U3 ama_addmuladd_16s_16s_6ns_22s_23_4_1_U3 add_ln28_22_fu_1600_p2 add_ln28_23_fu_1622_p2 add_ln28_24_fu_1648_p2 add_ln28_25_fu_1674_p2 add_ln28_26_fu_1700_p2 add_ln28_27_fu_1726_p2 add_ln28_28_fu_1752_p2 add_ln28_29_fu_1778_p2 add_ln28_30_fu_1804_p2 add_ln28_31_fu_1830_p2 add_ln28_32_fu_1856_p2 add_ln28_33_fu_1882_p2 add_ln28_34_fu_1908_p2 add_ln28_35_fu_1934_p2 add_ln28_36_fu_1960_p2 add_ln28_37_fu_1986_p2 add_ln28_38_fu_2008_p2 add_ln28_39_fu_2034_p2 add_ln28_40_fu_2060_p2 add_ln28_41_fu_2086_p2 add_ln28_42_fu_2112_p2 add_ln28_43_fu_2138_p2 add_ln28_44_fu_2164_p2 add_ln28_45_fu_2190_p2 add_ln28_46_fu_2216_p2 add_ln28_47_fu_2242_p2 add_ln28_48_fu_2268_p2 add_ln28_49_fu_2294_p2 add_ln28_50_fu_2320_p2 ama_addmuladd_16s_16s_7ns_25s_25_4_1_U54 ama_addmuladd_16s_16s_7ns_25s_25_4_1_U54 ama_addmuladd_16s_16s_7ns_25s_25_4_1_U54 add_ln28_52_fu_2354_p2 add_ln28_53_fu_2380_p2 add_ln28_54_fu_2406_p2 add_ln28_55_fu_2432_p2 add_ln28_56_fu_2458_p2 add_ln28_57_fu_2510_p2 add_ln28_58_fu_2536_p2 add_ln28_59_fu_2562_p2 add_ln28_60_fu_2588_p2 add_ln28_61_fu_2610_p2 add_ln28_62_fu_2636_p2 add_ln28_63_fu_2662_p2 add_ln28_64_fu_2688_p2 add_ln28_65_fu_2714_p2 add_ln28_66_fu_2740_p2 add_ln28_67_fu_2766_p2 add_ln28_68_fu_2788_p2 add_ln28_69_fu_2814_p2 add_ln28_70_fu_2840_p2 add_ln28_71_fu_2866_p2 add_ln28_72_fu_2892_p2 add_ln28_73_fu_2918_p2 add_ln28_74_fu_2944_p2 ama_addmuladd_16s_16s_8s_24s_25_4_1_U4 ama_addmuladd_16s_16s_8s_24s_25_4_1_U4 ama_addmuladd_16s_16s_8s_24s_25_4_1_U4 add_ln28_76_fu_2986_p2 add_ln28_77_fu_3012_p2 sub_ln28_1_fu_3042_p2 add_ln28_78_fu_3068_p2 add_ln28_79_fu_3094_p2 add_ln28_80_fu_3120_p2 add_ln28_81_fu_3146_p2 ama_addmuladd_16s_16s_7ns_25s_25_4_1_U55 ama_addmuladd_16s_16s_7ns_25s_25_4_1_U55 ama_addmuladd_16s_16s_7ns_25s_25_4_1_U55 add_ln28_83_fu_3180_p2 add_ln28_84_fu_3206_p2 add_ln28_85_fu_3232_p2 add_ln28_86_fu_3258_p2 ama_addmuladd_16s_16s_8s_26s_26_4_1_U5 ama_addmuladd_16s_16s_8s_26s_26_4_1_U5 ama_addmuladd_16s_16s_8s_26s_26_4_1_U5 ama_addmuladd_16s_16s_8s_26s_26_4_1_U5 ama_addmuladd_16s_16s_9s_26s_26_4_1_U6 ama_addmuladd_16s_16s_9s_26s_26_4_1_U6 ama_addmuladd_16s_16s_9s_26s_26_4_1_U6 add_ln28_89_fu_3316_p2 add_ln28_90_fu_3338_p2 add_ln28_91_fu_3364_p2 add_ln28_92_fu_3390_p2 add_ln28_93_fu_3416_p2 add_ln28_94_fu_3442_p2 add_ln28_95_fu_3468_p2 add_ln28_96_fu_3494_p2 add_ln28_97_fu_3520_p2 ama_addmuladd_16s_16s_8ns_26s_26_4_1_U7 ama_addmuladd_16s_16s_8ns_26s_26_4_1_U7 ama_addmuladd_16s_16s_8ns_26s_26_4_1_U7 add_ln28_99_fu_3562_p2 add_ln28_100_fu_3588_p2 add_ln28_101_fu_3610_p2 ama_addmuladd_16s_16s_8s_26s_26_4_1_U56 ama_addmuladd_16s_16s_8s_26s_26_4_1_U56 ama_addmuladd_16s_16s_8s_26s_26_4_1_U56 ama_addmuladd_16s_16s_8s_26s_26_4_1_U56 add_ln28_103_fu_3644_p2 ama_addmuladd_16s_16s_9s_27s_27_4_1_U8 ama_addmuladd_16s_16s_9s_27s_27_4_1_U8 ama_addmuladd_16s_16s_9s_27s_27_4_1_U8 ama_addmuladd_16s_16s_9s_27s_27_4_1_U8 add_ln28_105_fu_3686_p2 add_ln28_106_fu_3712_p2 add_ln28_107_fu_3738_p2 add_ln28_108_fu_3764_p2 add_ln28_109_fu_3790_p2 add_ln28_110_fu_3842_p2 ama_addmuladd_16s_16s_8ns_26s_26_4_1_U9 ama_addmuladd_16s_16s_8ns_26s_26_4_1_U9 ama_addmuladd_16s_16s_8ns_26s_26_4_1_U9 ama_addmuladd_16s_16s_8ns_26s_27_4_1_U80 ama_addmuladd_16s_16s_8ns_26s_27_4_1_U80 ama_addmuladd_16s_16s_8ns_26s_27_4_1_U80 ama_addmuladd_16s_16s_8ns_26s_27_4_1_U80 am_addmul_16s_16s_8ns_26_4_1_U10 am_addmul_16s_16s_8ns_26_4_1_U10 am_addmul_16s_16s_8ns_26_4_1_U10 ama_addmuladd_16s_16s_8ns_26s_26_4_1_U57 ama_addmuladd_16s_16s_8ns_26s_26_4_1_U57 ama_addmuladd_16s_16s_8ns_26s_26_4_1_U57 add_ln28_115_fu_3916_p2 add_ln28_116_fu_3942_p2 add_ln28_117_fu_3968_p2 add_ln28_118_fu_3994_p2 add_ln28_119_fu_4016_p2 grp_fu_10097_p3 ama_addmuladd_16s_16s_9s_26s_26_4_1_U11 ama_addmuladd_16s_16s_9s_26s_26_4_1_U11 ama_addmuladd_16s_16s_9s_26s_26_4_1_U11 am_addmul_16s_16s_9s_26_4_1_U12 am_addmul_16s_16s_9s_26_4_1_U12 am_addmul_16s_16s_9s_26_4_1_U12 ama_addmuladd_16s_16s_9s_26s_26_4_1_U58 ama_addmuladd_16s_16s_9s_26s_26_4_1_U58 ama_addmuladd_16s_16s_9s_26s_26_4_1_U58 add_ln28_123_fu_4078_p2 add_ln28_124_fu_4104_p2 add_ln28_125_fu_4130_p2 grp_fu_10115_p30 ama_addmuladd_16s_16s_8ns_25s_26_4_1_U13 ama_addmuladd_16s_16s_8ns_25s_26_4_1_U13 ama_addmuladd_16s_16s_8ns_25s_26_4_1_U13 add_ln28_127_fu_4168_p2 am_addmul_16s_16s_9ns_26_4_1_U14 am_addmul_16s_16s_9ns_26_4_1_U14 am_addmul_16s_16s_9ns_26_4_1_U14 add_ln28_129_fu_4210_p2 ama_addmuladd_16s_16s_8ns_26s_26_4_1_U59 ama_addmuladd_16s_16s_8ns_26s_26_4_1_U59 ama_addmuladd_16s_16s_8ns_26s_26_4_1_U59 add_ln28_131_fu_4244_p2 add_ln28_132_fu_4266_p2 add_ln28_133_fu_4292_p2 ama_addmuladd_16s_16s_10s_27s_27_4_1_U60 ama_addmuladd_16s_16s_10s_27s_27_4_1_U60 ama_addmuladd_16s_16s_10s_27s_27_4_1_U60 add_ln28_135_fu_4326_p2 add_ln28_136_fu_4352_p2 add_ln28_137_fu_4378_p2 ama_addmuladd_16s_16s_9s_26s_26_4_1_U15 ama_addmuladd_16s_16s_9s_26s_26_4_1_U15 ama_addmuladd_16s_16s_9s_26s_26_4_1_U15 add_ln28_139_fu_4420_p2 ama_addmuladd_16s_16s_7ns_27s_27_4_1_U16 ama_addmuladd_16s_16s_7ns_27s_27_4_1_U16 ama_addmuladd_16s_16s_7ns_27s_27_4_1_U16 ama_addmuladd_16s_16s_7ns_27s_27_4_1_U16 add_ln28_141_fu_4462_p2 am_addmul_16s_16s_9ns_27_4_1_U17 am_addmul_16s_16s_9ns_27_4_1_U17 am_addmul_16s_16s_9ns_27_4_1_U17 ama_addmuladd_16s_16s_9ns_27s_27_4_1_U61 ama_addmuladd_16s_16s_9ns_27s_27_4_1_U61 ama_addmuladd_16s_16s_9ns_27s_27_4_1_U61 ama_addmuladd_16s_16s_9ns_26s_27_4_1_U18 ama_addmuladd_16s_16s_9ns_26s_27_4_1_U18 ama_addmuladd_16s_16s_9ns_26s_27_4_1_U18 add_ln28_145_fu_4528_p2 grp_fu_10161_p30 add_ln28_146_fu_4550_p2 add_ln28_147_fu_4576_p2 add_ln28_148_fu_4602_p2 am_addmul_16s_16s_10s_27_4_1_U19 am_addmul_16s_16s_10s_27_4_1_U19 am_addmul_16s_16s_10s_27_4_1_U19 ama_addmuladd_16s_16s_10s_27s_27_4_1_U62 ama_addmuladd_16s_16s_10s_27s_27_4_1_U62 ama_addmuladd_16s_16s_10s_27s_27_4_1_U62 am_addmul_16s_16s_10s_27_4_1_U20 am_addmul_16s_16s_10s_27_4_1_U20 am_addmul_16s_16s_10s_27_4_1_U20 ama_addmuladd_16s_16s_10s_27s_27_4_1_U63 ama_addmuladd_16s_16s_10s_27s_27_4_1_U63 ama_addmuladd_16s_16s_10s_27s_27_4_1_U63 add_ln28_153_fu_4672_p2 add_ln28_154_fu_4698_p2 add_ln28_155_fu_4724_p2 add_ln28_156_fu_4750_p2 grp_fu_10323_p3 am_addmul_16s_16s_9ns_27_4_1_U21 am_addmul_16s_16s_9ns_27_4_1_U21 am_addmul_16s_16s_9ns_27_4_1_U21 ama_addmuladd_16s_16s_10ns_27s_27_4_1_U64 ama_addmuladd_16s_16s_10ns_27s_27_4_1_U64 ama_addmuladd_16s_16s_10ns_27s_27_4_1_U64 add_ln28_159_fu_4796_p2 add_ln28_316_fu_9120_p2 add_ln28_160_fu_4818_p2 sub_ln28_6_fu_9148_p2 ama_addmuladd_16s_16s_9ns_25s_26_4_1_U22 ama_addmuladd_16s_16s_9ns_25s_26_4_1_U22 ama_addmuladd_16s_16s_9ns_25s_26_4_1_U22 add_ln28_162_fu_4856_p2 sub_ln28_7_fu_8574_p2 add_ln28_163_fu_4878_p2 am_addmul_16s_16s_10s_27_4_1_U23 am_addmul_16s_16s_10s_27_4_1_U23 am_addmul_16s_16s_10s_27_4_1_U23 ama_addmuladd_16s_16s_11s_27s_27_4_1_U65 ama_addmuladd_16s_16s_11s_27s_27_4_1_U65 ama_addmuladd_16s_16s_11s_27s_27_4_1_U65 am_addmul_16s_16s_11s_28_4_1_U24 am_addmul_16s_16s_11s_28_4_1_U24 am_addmul_16s_16s_11s_28_4_1_U24 ama_addmuladd_16s_16s_11s_28s_28_4_1_U66 ama_addmuladd_16s_16s_11s_28s_28_4_1_U66 ama_addmuladd_16s_16s_11s_28s_28_4_1_U66 am_addmul_16s_16s_11s_28_4_1_U25 am_addmul_16s_16s_11s_28_4_1_U25 am_addmul_16s_16s_11s_28_4_1_U25 ama_addmuladd_16s_16s_10s_28s_28_4_1_U67 ama_addmuladd_16s_16s_10s_28s_28_4_1_U67 ama_addmuladd_16s_16s_10s_28s_28_4_1_U67 ama_addmuladd_16s_16s_10s_28s_28_4_1_U67 add_ln28_170_fu_4972_p2 ama_addmuladd_16s_16s_9ns_26s_26_4_1_U68 ama_addmuladd_16s_16s_9ns_26s_26_4_1_U68 ama_addmuladd_16s_16s_9ns_26s_26_4_1_U68 am_addmul_16s_16s_10ns_28_4_1_U26 am_addmul_16s_16s_10ns_28_4_1_U26 am_addmul_16s_16s_10ns_28_4_1_U26 ama_addmuladd_16s_16s_10ns_28s_28_4_1_U69 ama_addmuladd_16s_16s_10ns_28s_28_4_1_U69 ama_addmuladd_16s_16s_10ns_28s_28_4_1_U69 add_ln28_174_fu_5030_p2 grp_fu_10239_p30 ama_addmuladd_16s_16s_11ns_28s_29_4_1_U27 ama_addmuladd_16s_16s_11ns_28s_29_4_1_U27 ama_addmuladd_16s_16s_11ns_28s_29_4_1_U27 am_addmul_16s_16s_10ns_28_4_1_U28 am_addmul_16s_16s_10ns_28_4_1_U28 am_addmul_16s_16s_10ns_28_4_1_U28 ama_addmuladd_16s_16s_9ns_28s_28_4_1_U70 ama_addmuladd_16s_16s_9ns_28s_28_4_1_U70 ama_addmuladd_16s_16s_9ns_28s_28_4_1_U70 ama_addmuladd_16s_16s_9ns_28s_28_4_1_U70 add_ln28_178_fu_5092_p2 sub_ln28_10_fu_8623_p2 ama_addmuladd_16s_16s_11s_20s_27_4_1_U29 ama_addmuladd_16s_16s_11s_20s_27_4_1_U29 ama_addmuladd_16s_16s_11s_20s_27_4_1_U29 am_addmul_16s_16s_12s_29_4_1_U30 am_addmul_16s_16s_12s_29_4_1_U30 am_addmul_16s_16s_12s_29_4_1_U30 ama_addmuladd_16s_16s_12s_29s_29_4_1_U71 ama_addmuladd_16s_16s_12s_29s_29_4_1_U71 ama_addmuladd_16s_16s_12s_29s_29_4_1_U71 am_addmul_16s_16s_12s_29_4_1_U31 am_addmul_16s_16s_12s_29_4_1_U31 am_addmul_16s_16s_12s_29_4_1_U31 ama_addmuladd_16s_16s_12s_29s_29_4_1_U72 ama_addmuladd_16s_16s_12s_29s_29_4_1_U72 ama_addmuladd_16s_16s_12s_29s_29_4_1_U72 am_addmul_16s_16s_12s_29_4_1_U32 am_addmul_16s_16s_12s_29_4_1_U32 am_addmul_16s_16s_12s_29_4_1_U32 ama_addmuladd_16s_16s_11s_29s_29_4_1_U73 ama_addmuladd_16s_16s_11s_29s_29_4_1_U73 ama_addmuladd_16s_16s_11s_29s_29_4_1_U73 ama_addmuladd_16s_16s_11s_29s_29_4_1_U73 ama_addmuladd_16s_16s_9ns_28s_28_4_1_U74 ama_addmuladd_16s_16s_9ns_28s_28_4_1_U74 ama_addmuladd_16s_16s_9ns_28s_28_4_1_U74 ama_addmuladd_16s_16s_9ns_28s_28_4_1_U74 am_addmul_16s_16s_11ns_28_4_1_U33 am_addmul_16s_16s_11ns_28_4_1_U33 am_addmul_16s_16s_11ns_28_4_1_U33 am_addmul_16s_16s_12ns_30_4_1_U34 am_addmul_16s_16s_12ns_30_4_1_U34 am_addmul_16s_16s_12ns_30_4_1_U34 ama_addmuladd_16s_16s_13ns_30s_30_4_1_U75 ama_addmuladd_16s_16s_13ns_30s_30_4_1_U75 ama_addmuladd_16s_16s_13ns_30s_30_4_1_U75 am_addmul_16s_16s_13ns_31_4_1_U35 am_addmul_16s_16s_13ns_31_4_1_U35 am_addmul_16s_16s_13ns_31_4_1_U35 ama_addmuladd_16s_16s_13ns_31s_31_4_1_U76 ama_addmuladd_16s_16s_13ns_31s_31_4_1_U76 ama_addmuladd_16s_16s_13ns_31s_31_4_1_U76 am_addmul_16s_16s_13ns_31_4_1_U36 am_addmul_16s_16s_13ns_31_4_1_U36 am_addmul_16s_16s_13ns_31_4_1_U36 ama_addmuladd_16s_16s_14ns_31s_31_4_1_U77 ama_addmuladd_16s_16s_14ns_31s_31_4_1_U77 ama_addmuladd_16s_16s_14ns_31s_31_4_1_U77 tmp_fu_5282_p2 grp_fu_10035_p3 tmp10_fu_5320_p2 mul_19s_8ns_27_1_1_U1 tmp1_fu_5342_p2 tmp2_fu_5352_p2 tmp16_fu_5362_p2 tmp17_fu_5380_p2 tmp19_fu_5390_p2 tmp8_fu_5400_p2 ama_addmuladd_18s_18s_6ns_26s_26_4_1_U37 ama_addmuladd_18s_18s_6ns_26s_26_4_1_U37 ama_addmuladd_18s_18s_6ns_26s_26_4_1_U37 tmp9_fu_5410_p2 tmp18_fu_5420_p2 tmp25_fu_5430_p2 tmp29_fu_5436_p2 tmp32_fu_8722_p2 tmp35_fu_5458_p2 tmp38_fu_9180_p2 tmp41_fu_5480_p2 grp_fu_10333_p30 tmp27_fu_5502_p2 tmp46_fu_5512_p2 sum_fu_5518_p2 ama_submuladd_17s_18s_7ns_26s_27_4_1_U38 ama_submuladd_17s_18s_7ns_26s_27_4_1_U38 ama_submuladd_17s_18s_7ns_26s_27_4_1_U38 tmp54_fu_5528_p2 ama_submuladd_18s_17s_7ns_25s_26_4_1_U39 ama_submuladd_18s_17s_7ns_25s_26_4_1_U39 ama_submuladd_18s_17s_7ns_25s_26_4_1_U39 ama_submuladd_18s_17s_7ns_25s_26_4_1_U39 sum1_fu_5538_p2 ama_submuladd_17s_18s_6ns_23s_25_4_1_U40 ama_submuladd_17s_18s_6ns_23s_25_4_1_U40 ama_submuladd_17s_18s_6ns_23s_25_4_1_U40 tmp28_fu_5560_p2 tmp633_fu_5570_p2 tmp66_fu_5576_p2 ama_submuladd_18s_17s_6ns_22s_25_4_1_U41 ama_submuladd_18s_17s_6ns_22s_25_4_1_U41 ama_submuladd_18s_17s_6ns_22s_25_4_1_U41 tmp71_fu_5586_p2 tmp72_fu_5596_p2 grp_fu_10447_p3 tmp33_fu_5602_p2 ama_addmuladd_18s_17s_7ns_27s_27_4_1_U78 ama_addmuladd_18s_17s_7ns_27s_27_4_1_U78 ama_addmuladd_18s_17s_7ns_27s_27_4_1_U78 tmp78_fu_5608_p2 am_submul_18s_17s_7ns_27_4_1_U42 am_submul_18s_17s_7ns_27_4_1_U42 am_submul_18s_17s_7ns_27_4_1_U42 tmp81_fu_5618_p2 grp_fu_10143_p3 am_submul_17s_17s_9ns_27_4_1_U43 am_submul_17s_17s_9ns_27_4_1_U43 am_submul_17s_17s_9ns_27_4_1_U43 ama_addmuladd_17s_17s_9s_27s_28_4_1_U81 ama_addmuladd_17s_17s_9s_27s_28_4_1_U81 ama_addmuladd_17s_17s_9s_27s_28_4_1_U81 ama_addmuladd_17s_17s_9s_27s_28_4_1_U81 ama_addmuladd_17s_17s_9s_27s_28_4_1_U44 ama_addmuladd_17s_17s_9s_27s_28_4_1_U44 ama_addmuladd_17s_17s_9s_27s_28_4_1_U44 ama_addmuladd_17s_17s_9s_27s_28_4_1_U44 ama_addmuladd_17s_17s_9s_25s_26_4_1_U45 ama_addmuladd_17s_17s_9s_25s_26_4_1_U45 ama_addmuladd_17s_17s_9s_25s_26_4_1_U45 tmp92_fu_5624_p2 am_submul_17s_17s_8ns_26_4_1_U46 am_submul_17s_17s_8ns_26_4_1_U46 am_submul_17s_17s_8ns_26_4_1_U46 tmp98_fu_5660_p2 grp_fu_10078_p3 tmp100_fu_5666_p2 grp_fu_10057_p3 tmp102_fu_5672_p2 tmp103_fu_8928_p2 tmp105_fu_5678_p2 ama_submuladd_17s_17s_6ns_26s_27_4_1_U79 ama_submuladd_17s_17s_6ns_26s_27_4_1_U79 ama_submuladd_17s_17s_6ns_26s_27_4_1_U79 ama_submuladd_17s_17s_6ns_26s_27_4_1_U79 am_addmul_17s_17s_8s_26_4_1_U47 am_addmul_17s_17s_8s_26_4_1_U47 am_addmul_17s_17s_8s_26_4_1_U47 ama_addmuladd_17s_17s_7s_24s_25_4_1_U48 ama_addmuladd_17s_17s_7s_24s_25_4_1_U48 ama_addmuladd_17s_17s_7s_24s_25_4_1_U48 tmp114_fu_5684_p2 tmp115_fu_9236_p2 tmp116_fu_5690_p2 tmp117_fu_9268_p2 tmp119_fu_5696_p2 am_submul_17s_17s_6ns_25_4_1_U49 am_submul_17s_17s_6ns_25_4_1_U49 am_submul_17s_17s_6ns_25_4_1_U49 tmp125_fu_5702_p2 tmp127_fu_5738_p2 tmp129_fu_5780_p2 tmp130_fu_8971_p2 ama_submuladd_17s_17s_5ns_24s_24_4_1_U50 ama_submuladd_17s_17s_5ns_24s_24_4_1_U50 ama_submuladd_17s_17s_5ns_24s_24_4_1_U50 tmp135_fu_5786_p2 tmp136_fu_5816_p2 ama_submuladd_17s_17s_5ns_22s_23_4_1_U51 ama_submuladd_17s_17s_5ns_22s_23_4_1_U51 ama_submuladd_17s_17s_5ns_22s_23_4_1_U51 tmp140_fu_5822_p2 tmp141_fu_8992_p2 tmp142_fu_5828_p2 tmp143_fu_9024_p2 tmp145_fu_5834_p2 tmp146_fu_9056_p2 tmp147_fu_5840_p2 tmp148_fu_9088_p2 am_addmul_17s_17s_7ns_25_4_1_U52 am_addmul_17s_17s_7ns_25_4_1_U52 am_addmul_17s_17s_7ns_25_4_1_U52 ama_addmuladd_16s_16s_10s_24s_26_4_1_U2 ama_addmuladd_16s_16s_7ns_26s_26_4_1_U53 ama_addmuladd_16s_16s_6ns_22s_23_4_1_U3 ama_submuladd_17s_17s_5ns_24s_24_4_1_U50 add_ln28_198_fu_9284_p2 add_ln28_199_fu_9457_p2 ama_submuladd_17s_17s_5ns_22s_23_4_1_U51 ama_addmuladd_16s_16s_7ns_25s_25_4_1_U54 add_ln28_205_fu_9476_p2 add_ln28_206_fu_9486_p2 add_ln28_207_fu_9496_p2 ama_submuladd_17s_18s_6ns_23s_25_4_1_U40 add_ln28_209_fu_9305_p2 ama_addmuladd_16s_16s_8s_24s_25_4_1_U4 add_ln28_212_fu_9317_p2 add_ln28_213_fu_9326_p2 ama_submuladd_17s_18s_7ns_26s_27_4_1_U38 ama_addmuladd_16s_16s_7ns_25s_25_4_1_U55 add_ln28_216_fu_9512_p2 ama_addmuladd_16s_16s_8s_26s_26_4_1_U5 ama_addmuladd_16s_16s_9s_26s_26_4_1_U6 add_ln28_219_fu_9338_p2 add_ln28_222_fu_9540_p2 ama_submuladd_18s_17s_6ns_22s_25_4_1_U41 ama_addmuladd_16s_16s_8ns_26s_26_4_1_U7 ama_addmuladd_17s_17s_7s_24s_25_4_1_U48 ama_addmuladd_16s_16s_8s_26s_26_4_1_U56 ama_addmuladd_16s_16s_9s_27s_27_4_1_U8 add_ln28_231_fu_9552_p2 ama_addmuladd_16s_16s_8ns_26s_26_4_1_U9 add_ln28_234_fu_9381_p2 add_ln28_235_fu_9564_p2 add_ln28_236_fu_9574_p2 ama_addmuladd_16s_16s_8ns_26s_26_4_1_U57 ama_addmuladd_16s_16s_8ns_26s_27_4_1_U80 ama_addmuladd_18s_17s_7ns_27s_27_4_1_U78 ama_addmuladd_16s_16s_9s_26s_26_4_1_U11 add_ln28_241_fu_9586_p2 add_ln28_242_fu_9888_p2 ama_addmuladd_16s_16s_9s_26s_26_4_1_U58 ama_submuladd_18s_17s_7ns_25s_26_4_1_U39 add_ln28_245_fu_9597_p2 ama_addmuladd_16s_16s_8ns_25s_26_4_1_U13 ama_addmuladd_16s_16s_8ns_26s_26_4_1_U59 add_ln28_248_fu_9613_p2 add_ln28_249_fu_9623_p2 add_ln28_250_fu_9901_p2 add_ln28_251_fu_9911_p2 add_ln28_252_fu_9921_p2 ama_addmuladd_17s_17s_9s_25s_26_4_1_U45 ama_submuladd_17s_17s_6ns_26s_27_4_1_U79 ama_addmuladd_16s_16s_10s_27s_27_4_1_U60 ama_addmuladd_16s_16s_9s_26s_26_4_1_U15 ama_addmuladd_16s_16s_7ns_27s_27_4_1_U16 ama_addmuladd_16s_16s_9ns_27s_27_4_1_U61 add_ln28_261_fu_9660_p2 ama_addmuladd_16s_16s_9ns_26s_27_4_1_U18 add_ln28_264_fu_9393_p2 ama_addmuladd_16s_16s_10s_27s_27_4_1_U62 ama_addmuladd_17s_17s_9s_27s_28_4_1_U81 ama_addmuladd_16s_16s_10s_27s_27_4_1_U63 ama_addmuladd_17s_17s_9s_27s_28_4_1_U44 ama_addmuladd_18s_18s_6ns_26s_26_4_1_U37 ama_addmuladd_16s_16s_10ns_27s_27_4_1_U64 add_ln28_275_fu_9694_p2 ama_addmuladd_16s_16s_9ns_25s_26_4_1_U22 add_ln28_279_fu_9707_p2 add_ln28_280_fu_9962_p2 add_ln28_281_fu_9972_p2 ama_addmuladd_16s_16s_11s_27s_27_4_1_U65 add_ln28_283_fu_9716_p2 ama_addmuladd_16s_16s_11s_28s_28_4_1_U66 ama_addmuladd_16s_16s_10s_28s_28_4_1_U67 ama_addmuladd_16s_16s_9ns_26s_26_4_1_U68 ama_addmuladd_16s_16s_10ns_28s_28_4_1_U69 add_ln28_290_fu_9751_p2 ama_addmuladd_16s_16s_11ns_28s_29_4_1_U27 ama_addmuladd_16s_16s_9ns_28s_28_4_1_U70 add_ln28_293_fu_9763_p2 add_ln28_294_fu_9772_p2 add_ln28_295_fu_9782_p2 ama_addmuladd_16s_16s_11s_20s_27_4_1_U29 ama_addmuladd_16s_16s_12s_29s_29_4_1_U71 add_ln28_298_fu_9795_p2 ama_addmuladd_16s_16s_12s_29s_29_4_1_U72 ama_addmuladd_16s_16s_11s_29s_29_4_1_U73 add_ln28_301_fu_9810_p2 add_ln28_302_fu_9820_p2 ama_addmuladd_16s_16s_9ns_28s_28_4_1_U74 ama_addmuladd_16s_16s_13ns_30s_30_4_1_U75 add_ln28_305_fu_9836_p2 ama_addmuladd_16s_16s_13ns_31s_31_4_1_U76 ama_addmuladd_16s_16s_14ns_31s_31_4_1_U77"
        }]
    },
    "Info": {
      "FIR_filter": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Folded_FIR_HLS": {
        "FunctionProtocol": "ap_ctrl_none",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "FIR_filter": {
        "Latency": {
          "LatencyBest": "5",
          "LatencyAvg": "5",
          "LatencyWorst": "5",
          "PipelineII": "1",
          "PipelineDepth": "6",
          "PipelineType": "yes"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "5.297"
        },
        "Area": {
          "DSP": "81",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "6",
          "FF": "9887",
          "AVAIL_FF": "234240",
          "UTIL_FF": "4",
          "LUT": "8213",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "7",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "Folded_FIR_HLS": {
        "Latency": {
          "LatencyBest": "6",
          "LatencyAvg": "6",
          "LatencyWorst": "6",
          "PipelineII": "7",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "5.750"
        },
        "Area": {
          "DSP": "81",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "6",
          "FF": "9894",
          "AVAIL_FF": "234240",
          "UTIL_FF": "4",
          "LUT": "8276",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "7",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2025-11-16 16:06:25 +0100",
    "ToolName": "vitis_hls",
    "ToolVersion": "2024.2"
  }
}
