Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Thu Aug 26 15:10:19 2021
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit AlmaLinux release 8.3 (Purple Manul)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/iir_sos16/UniformILPNew/iir_sos16_UniformILPNew_28_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.396ns  (required time - arrival time)
  Source:                 Delay1No22_instance/Y_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum1_2_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.504ns  (logic 0.890ns (25.400%)  route 2.614ns (74.600%))
  Logic Levels:           10  (CARRY8=3 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.686ns = ( 5.686 - 4.000 ) 
    Source Clock Delay      (SCD):    2.135ns
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.184ns (routing 0.170ns, distribution 1.014ns)
  Clock Net Delay (Destination): 1.026ns (routing 0.155ns, distribution 0.871ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.600     0.600 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.600    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.600 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.923    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.951 r  clk_IBUF_BUFG_inst/O
    X4Y7 (CLOCK_ROOT)    net (fo=14049, routed)       1.184     2.135    Delay1No22_instance/clk_IBUF_BUFG
    SLICE_X121Y433       FDCE                                         r  Delay1No22_instance/Y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y433       FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     2.213 r  Delay1No22_instance/Y_reg[0]/Q
                         net (fo=5, routed)           0.661     2.874    Delay1No22_instance/Q[0]
    SLICE_X128Y454       LUT4 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.100     2.974 r  Delay1No22_instance/geqOp_carry_i_16__0/O
                         net (fo=1, routed)           0.013     2.987    Sum1_2_impl_instance/FPAddSubOp_instance/S[0]
    SLICE_X128Y454       CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192     3.179 r  Sum1_2_impl_instance/FPAddSubOp_instance/geqOp_carry/CO[7]
                         net (fo=1, routed)           0.026     3.205    Sum1_2_impl_instance/FPAddSubOp_instance/geqOp_carry_n_0
    SLICE_X128Y455       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.220 r  Sum1_2_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     3.246    Sum1_2_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X128Y456       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[0])
                                                      0.052     3.298 r  Sum1_2_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=73, routed)          0.297     3.595    Delay1No22_instance/CO[0]
    SLICE_X128Y462       LUT5 (Prop_C5LUT_SLICEM_I4_O)
                                                      0.159     3.754 r  Delay1No22_instance/shiftedFracY_d1[32]_i_16__0/O
                         net (fo=2, routed)           0.170     3.924    Delay1No22_instance/Sum1_2_impl_instance/FPAddSubOp_instance/expDiff__26[3]
    SLICE_X128Y462       LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.037     3.961 r  Delay1No22_instance/shiftedFracY_d1[32]_i_9__0/O
                         net (fo=3, routed)           0.100     4.061    Delay1No22_instance/shiftedFracY_d1[32]_i_9__0_n_0
    SLICE_X128Y463       LUT5 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.052     4.113 r  Delay1No22_instance/shiftedFracY_d1[12]_i_3__0/O
                         net (fo=34, routed)          0.491     4.604    Delay1No23_instance/shiftVal__5[0]
    SLICE_X126Y450       LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.053     4.657 r  Delay1No23_instance/shiftedFracY_d1[8]_i_2__0/O
                         net (fo=4, routed)           0.355     5.012    Delay1No23_instance/level2__0[9]
    SLICE_X128Y456       LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.099     5.111 r  Delay1No23_instance/shiftedFracY_d1[28]_i_3__0/O
                         net (fo=2, routed)           0.417     5.528    Delay1No22_instance/Y_reg[26]_0[5]
    SLICE_X126Y461       LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.053     5.581 r  Delay1No22_instance/shiftedFracY_d1[12]_i_1__0/O
                         net (fo=1, routed)           0.058     5.639    Sum1_2_impl_instance/FPAddSubOp_instance/D[1]
    SLICE_X126Y461       FDRE                                         r  Sum1_2_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AP13                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.349     4.349 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.349    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.349 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.636    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.660 r  clk_IBUF_BUFG_inst/O
    X4Y7 (CLOCK_ROOT)    net (fo=14049, routed)       1.026     5.686    Sum1_2_impl_instance/FPAddSubOp_instance/clk_IBUF_BUFG
    SLICE_X126Y461       FDRE                                         r  Sum1_2_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[12]/C
                         clock pessimism              0.359     6.045    
                         clock uncertainty           -0.035     6.009    
    SLICE_X126Y461       FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.025     6.034    Sum1_2_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[12]
  -------------------------------------------------------------------
                         required time                          6.034    
                         arrival time                          -5.639    
  -------------------------------------------------------------------
                         slack                                  0.396    




