// Seed: 161665929
module module_0 (
    output tri1 id_0,
    output wor id_1,
    output tri id_2,
    input supply1 id_3,
    output tri1 id_4
    , id_9,
    output uwire id_5,
    input supply1 id_6,
    output tri1 id_7
);
endmodule
module module_1 (
    input tri0 id_0,
    input supply1 id_1,
    input wand id_2,
    output tri1 id_3,
    output wor id_4,
    output wor id_5,
    output wire id_6,
    output tri0 id_7,
    input tri1 id_8,
    output tri id_9
    , id_14,
    output uwire id_10,
    output wand id_11,
    input uwire id_12
    , id_15
);
  wire id_16;
  module_0(
      id_6, id_10, id_15, id_1, id_5, id_3, id_8, id_4
  );
  assign id_9 = id_14 ? id_15 : 1;
endmodule
