\hypertarget{group___r_c_c___a_h_b___clock___source}{}\doxysection{RCC AHB Clock Source}
\label{group___r_c_c___a_h_b___clock___source}\index{RCC AHB Clock Source@{RCC AHB Clock Source}}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_h_b___clock___source_ga226f5bf675015ea677868132b6b83494}{RCC\+\_\+\+SYSCLK\+\_\+\+DIV1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b7d7f29b09a49c31404fc0d44645c84}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+DIV1}}
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_h_b___clock___source_gac37c0610458a92e3cb32ec81014625c3}{RCC\+\_\+\+SYSCLK\+\_\+\+DIV2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9eeb5e38e53e79b08a4ac438497ebea}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+DIV2}}
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_h_b___clock___source_ga6fd3652d6853563cdf388a4386b9d22f}{RCC\+\_\+\+SYSCLK\+\_\+\+DIV4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaffe860867ae4b1b6d28473ded1546d91}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+DIV4}}
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_h_b___clock___source_ga7def31373854ba9c72bb76b1d13e3aad}{RCC\+\_\+\+SYSCLK\+\_\+\+DIV8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca71d6b42bdb83b5ff5320578869a058}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+DIV8}}
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_h_b___clock___source_ga895462b261e03eade3d0139cc1327a51}{RCC\+\_\+\+SYSCLK\+\_\+\+DIV16}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3806da4f1afc9e5be0fca001c8c57815}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+DIV16}}
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_h_b___clock___source_ga73814b5a7ee000687ec8334637ca5b14}{RCC\+\_\+\+SYSCLK\+\_\+\+DIV64}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1caeba8dc2b4c0bb11be600e983e3370}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+DIV64}}
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_h_b___clock___source_ga43eddf4d4160df30548a714dce102ad8}{RCC\+\_\+\+SYSCLK\+\_\+\+DIV128}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga280da821f0da1bec1f4c0e132ddf8eab}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+DIV128}}
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_h_b___clock___source_ga94956d6e9c3a78230bf660b838f987e2}{RCC\+\_\+\+SYSCLK\+\_\+\+DIV256}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga089930cedd5b2cb201e717438f29d25b}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+DIV256}}
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_h_b___clock___source_gabe18a9d55c0858bbfe3db657fb64c76d}{RCC\+\_\+\+SYSCLK\+\_\+\+DIV512}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae5088dcbaefc55d4b6693e9b1e595ed0}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+DIV512}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___r_c_c___a_h_b___clock___source_ga226f5bf675015ea677868132b6b83494}\label{group___r_c_c___a_h_b___clock___source_ga226f5bf675015ea677868132b6b83494}} 
\index{RCC AHB Clock Source@{RCC AHB Clock Source}!RCC\_SYSCLK\_DIV1@{RCC\_SYSCLK\_DIV1}}
\index{RCC\_SYSCLK\_DIV1@{RCC\_SYSCLK\_DIV1}!RCC AHB Clock Source@{RCC AHB Clock Source}}
\doxysubsubsection{\texorpdfstring{RCC\_SYSCLK\_DIV1}{RCC\_SYSCLK\_DIV1}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+SYSCLK\+\_\+\+DIV1~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b7d7f29b09a49c31404fc0d44645c84}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+DIV1}}}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc_8h_source_l00222}{222}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc.\+h}}.

\mbox{\Hypertarget{group___r_c_c___a_h_b___clock___source_ga43eddf4d4160df30548a714dce102ad8}\label{group___r_c_c___a_h_b___clock___source_ga43eddf4d4160df30548a714dce102ad8}} 
\index{RCC AHB Clock Source@{RCC AHB Clock Source}!RCC\_SYSCLK\_DIV128@{RCC\_SYSCLK\_DIV128}}
\index{RCC\_SYSCLK\_DIV128@{RCC\_SYSCLK\_DIV128}!RCC AHB Clock Source@{RCC AHB Clock Source}}
\doxysubsubsection{\texorpdfstring{RCC\_SYSCLK\_DIV128}{RCC\_SYSCLK\_DIV128}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+SYSCLK\+\_\+\+DIV128~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga280da821f0da1bec1f4c0e132ddf8eab}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+DIV128}}}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc_8h_source_l00228}{228}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc.\+h}}.

\mbox{\Hypertarget{group___r_c_c___a_h_b___clock___source_ga895462b261e03eade3d0139cc1327a51}\label{group___r_c_c___a_h_b___clock___source_ga895462b261e03eade3d0139cc1327a51}} 
\index{RCC AHB Clock Source@{RCC AHB Clock Source}!RCC\_SYSCLK\_DIV16@{RCC\_SYSCLK\_DIV16}}
\index{RCC\_SYSCLK\_DIV16@{RCC\_SYSCLK\_DIV16}!RCC AHB Clock Source@{RCC AHB Clock Source}}
\doxysubsubsection{\texorpdfstring{RCC\_SYSCLK\_DIV16}{RCC\_SYSCLK\_DIV16}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+SYSCLK\+\_\+\+DIV16~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3806da4f1afc9e5be0fca001c8c57815}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+DIV16}}}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc_8h_source_l00226}{226}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc.\+h}}.

\mbox{\Hypertarget{group___r_c_c___a_h_b___clock___source_gac37c0610458a92e3cb32ec81014625c3}\label{group___r_c_c___a_h_b___clock___source_gac37c0610458a92e3cb32ec81014625c3}} 
\index{RCC AHB Clock Source@{RCC AHB Clock Source}!RCC\_SYSCLK\_DIV2@{RCC\_SYSCLK\_DIV2}}
\index{RCC\_SYSCLK\_DIV2@{RCC\_SYSCLK\_DIV2}!RCC AHB Clock Source@{RCC AHB Clock Source}}
\doxysubsubsection{\texorpdfstring{RCC\_SYSCLK\_DIV2}{RCC\_SYSCLK\_DIV2}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+SYSCLK\+\_\+\+DIV2~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9eeb5e38e53e79b08a4ac438497ebea}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+DIV2}}}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc_8h_source_l00223}{223}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc.\+h}}.

\mbox{\Hypertarget{group___r_c_c___a_h_b___clock___source_ga94956d6e9c3a78230bf660b838f987e2}\label{group___r_c_c___a_h_b___clock___source_ga94956d6e9c3a78230bf660b838f987e2}} 
\index{RCC AHB Clock Source@{RCC AHB Clock Source}!RCC\_SYSCLK\_DIV256@{RCC\_SYSCLK\_DIV256}}
\index{RCC\_SYSCLK\_DIV256@{RCC\_SYSCLK\_DIV256}!RCC AHB Clock Source@{RCC AHB Clock Source}}
\doxysubsubsection{\texorpdfstring{RCC\_SYSCLK\_DIV256}{RCC\_SYSCLK\_DIV256}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+SYSCLK\+\_\+\+DIV256~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga089930cedd5b2cb201e717438f29d25b}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+DIV256}}}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc_8h_source_l00229}{229}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc.\+h}}.

\mbox{\Hypertarget{group___r_c_c___a_h_b___clock___source_ga6fd3652d6853563cdf388a4386b9d22f}\label{group___r_c_c___a_h_b___clock___source_ga6fd3652d6853563cdf388a4386b9d22f}} 
\index{RCC AHB Clock Source@{RCC AHB Clock Source}!RCC\_SYSCLK\_DIV4@{RCC\_SYSCLK\_DIV4}}
\index{RCC\_SYSCLK\_DIV4@{RCC\_SYSCLK\_DIV4}!RCC AHB Clock Source@{RCC AHB Clock Source}}
\doxysubsubsection{\texorpdfstring{RCC\_SYSCLK\_DIV4}{RCC\_SYSCLK\_DIV4}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+SYSCLK\+\_\+\+DIV4~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaffe860867ae4b1b6d28473ded1546d91}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+DIV4}}}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc_8h_source_l00224}{224}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc.\+h}}.

\mbox{\Hypertarget{group___r_c_c___a_h_b___clock___source_gabe18a9d55c0858bbfe3db657fb64c76d}\label{group___r_c_c___a_h_b___clock___source_gabe18a9d55c0858bbfe3db657fb64c76d}} 
\index{RCC AHB Clock Source@{RCC AHB Clock Source}!RCC\_SYSCLK\_DIV512@{RCC\_SYSCLK\_DIV512}}
\index{RCC\_SYSCLK\_DIV512@{RCC\_SYSCLK\_DIV512}!RCC AHB Clock Source@{RCC AHB Clock Source}}
\doxysubsubsection{\texorpdfstring{RCC\_SYSCLK\_DIV512}{RCC\_SYSCLK\_DIV512}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+SYSCLK\+\_\+\+DIV512~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae5088dcbaefc55d4b6693e9b1e595ed0}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+DIV512}}}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc_8h_source_l00230}{230}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc.\+h}}.

\mbox{\Hypertarget{group___r_c_c___a_h_b___clock___source_ga73814b5a7ee000687ec8334637ca5b14}\label{group___r_c_c___a_h_b___clock___source_ga73814b5a7ee000687ec8334637ca5b14}} 
\index{RCC AHB Clock Source@{RCC AHB Clock Source}!RCC\_SYSCLK\_DIV64@{RCC\_SYSCLK\_DIV64}}
\index{RCC\_SYSCLK\_DIV64@{RCC\_SYSCLK\_DIV64}!RCC AHB Clock Source@{RCC AHB Clock Source}}
\doxysubsubsection{\texorpdfstring{RCC\_SYSCLK\_DIV64}{RCC\_SYSCLK\_DIV64}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+SYSCLK\+\_\+\+DIV64~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1caeba8dc2b4c0bb11be600e983e3370}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+DIV64}}}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc_8h_source_l00227}{227}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc.\+h}}.

\mbox{\Hypertarget{group___r_c_c___a_h_b___clock___source_ga7def31373854ba9c72bb76b1d13e3aad}\label{group___r_c_c___a_h_b___clock___source_ga7def31373854ba9c72bb76b1d13e3aad}} 
\index{RCC AHB Clock Source@{RCC AHB Clock Source}!RCC\_SYSCLK\_DIV8@{RCC\_SYSCLK\_DIV8}}
\index{RCC\_SYSCLK\_DIV8@{RCC\_SYSCLK\_DIV8}!RCC AHB Clock Source@{RCC AHB Clock Source}}
\doxysubsubsection{\texorpdfstring{RCC\_SYSCLK\_DIV8}{RCC\_SYSCLK\_DIV8}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+SYSCLK\+\_\+\+DIV8~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca71d6b42bdb83b5ff5320578869a058}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+DIV8}}}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc_8h_source_l00225}{225}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc.\+h}}.

