
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000978                       # Number of seconds simulated
sim_ticks                                   978057000                       # Number of ticks simulated
final_tick                                  978057000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 137314                       # Simulator instruction rate (inst/s)
host_op_rate                                   155696                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              750084016                       # Simulator tick rate (ticks/s)
host_mem_usage                                 659076                       # Number of bytes of host memory used
host_seconds                                     1.30                       # Real time elapsed on the host
sim_insts                                      179045                       # Number of instructions simulated
sim_ops                                        203015                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.physmem.pwrStateResidencyTicks::UNDEFINED    978057000                       # Cumulative time (in ticks) in various power states
system.physmem.bytes_read::cpu.inst            835840                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data            289536                       # Number of bytes read from this memory
system.physmem.bytes_read::total              1125376                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst       835840                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total          835840                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks        92288                       # Number of bytes written to this memory
system.physmem.bytes_written::total             92288                       # Number of bytes written to this memory
system.physmem.num_reads::cpu.inst              13060                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data               4524                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 17584                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            1442                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 1442                       # Number of write requests responded to by this memory
system.physmem.bw_read::cpu.inst            854592319                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data            296031826                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total              1150624146                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst       854592319                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total          854592319                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          94358509                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               94358509                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          94358509                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.inst           854592319                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data           296031826                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total             1244982654                       # Total bandwidth to/from this memory (bytes/s)
system.pwrStateResidencyTicks::UNDEFINED    978057000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                   41089                       # Number of BP lookups
system.cpu.branchPred.condPredicted             30831                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              2294                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                21831                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                   17810                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             81.581238                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                    3105                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                147                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups            1313                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits               1050                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              263                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted          255                       # Number of mispredicted indirect branches.
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED    978057000                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    978057000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED    978057000                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    978057000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.num_syscalls                   16                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON       978057000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                           978058                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             339518                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                         206280                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                       41089                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches              21965                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                        126074                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                    4662                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                    1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           240                       # Number of stall cycles due to pending traps
system.cpu.fetch.CacheLines                     29902                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  1365                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples             468164                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.498180                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             0.848586                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   344976     73.69%     73.69% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    13146      2.81%     76.49% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   110042     23.51%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                2                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total               468164                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.042011                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.210908                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   331611                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                 13745                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                    118692                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                  2249                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                   1867                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved                 6396                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                   471                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts                 228275                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                   717                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                   1867                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   333169                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                    2830                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           8690                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                    119287                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                  2321                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                 227025                       # Number of instructions processed by rename
system.cpu.rename.IQFullEvents                   1246                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                    236                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                    225                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands              259208                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups               1013766                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups           263204                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups                16                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps                230093                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                    29112                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                154                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             97                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                      2270                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads                36126                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               25872                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads              1429                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              908                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                     224110                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 155                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                    209818                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued              2431                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined           21250                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined        67239                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             21                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples        468164                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.448172                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.644944                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              297821     63.61%     63.61% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              130868     27.95%     91.57% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               39475      8.43%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          468164                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   78243     81.71%     81.71% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     81.71% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     81.71% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     81.71% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     81.71% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     81.71% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     81.71% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     81.71% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     81.71% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     81.71% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     81.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     81.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     81.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     81.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     81.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     81.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     81.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     81.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     81.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     81.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     81.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     81.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     81.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     81.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     81.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     81.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     81.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     81.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     81.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     81.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     81.71% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   6739      7.04%     88.75% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 10774     11.25%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                 0      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                149216     71.12%     71.12% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                  391      0.19%     71.30% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     71.30% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     71.30% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     71.30% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     71.30% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     71.30% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     71.30% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     71.30% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     71.30% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     71.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     71.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     71.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     71.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     71.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     71.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     71.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     71.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     71.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     71.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     71.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     71.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     71.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     71.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     71.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     71.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     71.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc             59      0.03%     71.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     71.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     71.33% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                34852     16.61%     87.94% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               25284     12.05%     99.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%     99.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite             16      0.01%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                 209818                       # Type of FU issued
system.cpu.iq.rate                           0.214525                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                       95756                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.456376                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads             985955                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes            245520                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses       207673                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                  32                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                 16                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses           16                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                 305558                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                      16                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads             1414                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads         3743                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses            6                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           21                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores         1055                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads          350                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked            23                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                   1867                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                    2632                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                   173                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts              224281                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts               688                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                 36126                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts                25872                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                 92                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                      7                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             21                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect            596                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         1260                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                 1856                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts                208724                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                 34602                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              1094                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                            16                       # number of nop insts executed
system.cpu.iew.exec_refs                        59783                       # number of memory reference insts executed
system.cpu.iew.exec_branches                    35758                       # Number of branches executed
system.cpu.iew.exec_stores                      25181                       # Number of stores executed
system.cpu.iew.exec_rate                     0.213407                       # Inst execution rate
system.cpu.iew.wb_sent                         207767                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                        207689                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                    110023                       # num instructions producing a value
system.cpu.iew.wb_consumers                    188936                       # num instructions consuming a value
system.cpu.iew.wb_rate                       0.212348                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.582329                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts           21258                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             134                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts              1830                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples       464473                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.437087                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.928960                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       325357     70.05%     70.05% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       107752     23.20%     93.25% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        18540      3.99%     97.24% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3         5836      1.26%     98.50% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4         2306      0.50%     98.99% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5         1203      0.26%     99.25% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6          718      0.15%     99.41% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7          960      0.21%     99.61% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8         1801      0.39%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total       464473                       # Number of insts commited each cycle
system.cpu.commit.committedInsts               179045                       # Number of instructions committed
system.cpu.commit.committedOps                 203015                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                          57200                       # Number of memory references committed
system.cpu.commit.loads                         32383                       # Number of loads committed
system.cpu.commit.membars                          62                       # Number of memory barriers committed
system.cpu.commit.branches                      35114                       # Number of branches committed
system.cpu.commit.fp_insts                         16                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                    174902                       # Number of committed integer instructions.
system.cpu.commit.function_calls                 2748                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           145368     71.60%     71.60% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult             388      0.19%     71.80% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     71.80% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     71.80% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     71.80% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     71.80% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     71.80% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     71.80% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     71.80% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     71.80% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     71.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     71.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     71.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     71.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     71.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     71.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     71.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     71.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     71.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     71.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     71.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     71.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     71.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     71.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     71.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     71.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     71.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc           59      0.03%     71.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     71.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.82% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead           32383     15.95%     87.78% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          24801     12.22%     99.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%     99.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite           16      0.01%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total            203015                       # Class of committed instruction
system.cpu.commit.bw_lim_events                  1801                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                       686724                       # The number of ROB reads
system.cpu.rob.rob_writes                      452237                       # The number of ROB writes
system.cpu.timesIdled                           13060                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                          509894                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                      179045                       # Number of Instructions Simulated
system.cpu.committedOps                        203015                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               5.462638                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         5.462638                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.183062                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.183062                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                   232454                       # number of integer regfile reads
system.cpu.int_regfile_writes                  123859                       # number of integer regfile writes
system.cpu.fp_regfile_reads                        16                       # number of floating regfile reads
system.cpu.cc_regfile_reads                    724629                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   109075                       # number of cc regfile writes
system.cpu.misc_regfile_reads                   61640                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    113                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    978057000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements              5598                       # number of replacements
system.cpu.dcache.tags.tagsinuse            15.987670                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               43986                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              5614                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              7.835055                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle           2798500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data    15.987670                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999229                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999229                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses             60606                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses            60606                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    978057000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data        25463                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           25463                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data        18414                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          18414                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data           53                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           53                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data           56                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           56                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data         43877                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            43877                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data        43877                       # number of overall hits
system.cpu.dcache.overall_hits::total           43877                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data         6168                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          6168                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data         4835                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         4835                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data            3                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data        11003                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          11003                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data        11003                       # number of overall misses
system.cpu.dcache.overall_misses::total         11003                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data    336929000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    336929000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data    207568998                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    207568998                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data       148000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       148000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data    544497998                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    544497998                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data    544497998                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    544497998                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data        31631                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        31631                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data        23249                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        23249                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data           56                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           56                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data           56                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           56                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data        54880                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        54880                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data        54880                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        54880                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.194999                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.194999                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.207966                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.207966                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.053571                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.053571                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.200492                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.200492                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.200492                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.200492                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 54625.324254                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 54625.324254                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 42930.506308                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 42930.506308                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 49333.333333                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 49333.333333                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 49486.321730                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 49486.321730                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 49486.321730                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 49486.321730                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          302                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                11                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    27.454545                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks         2314                       # number of writebacks
system.cpu.dcache.writebacks::total              2314                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data         2031                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         2031                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data         3358                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         3358                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data            3                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            3                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data         5389                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         5389                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data         5389                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         5389                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data         4137                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         4137                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data         1477                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1477                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data         5614                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         5614                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data         5614                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         5614                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data    237213000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    237213000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data     69306500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     69306500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data    306519500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    306519500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data    306519500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    306519500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.130789                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.130789                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.063530                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.063530                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.102296                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.102296                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.102296                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.102296                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 57339.376360                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 57339.376360                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 46923.832092                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 46923.832092                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 54599.127182                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 54599.127182                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 54599.127182                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 54599.127182                       # average overall mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    978057000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements             14639                       # number of replacements
system.cpu.icache.tags.tagsinuse            15.985908                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               14803                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             14655                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              1.010099                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle           1863500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst    15.985908                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.999119                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999119                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             44557                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            44557                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    978057000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst        14803                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           14803                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst         14803                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            14803                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst        14803                       # number of overall hits
system.cpu.icache.overall_hits::total           14803                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst        15099                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         15099                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst        15099                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          15099                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst        15099                       # number of overall misses
system.cpu.icache.overall_misses::total         15099                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    906544000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    906544000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    906544000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    906544000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    906544000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    906544000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst        29902                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        29902                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst        29902                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        29902                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst        29902                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        29902                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.504950                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.504950                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.504950                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.504950                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.504950                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.504950                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 60040.002649                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 60040.002649                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 60040.002649                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 60040.002649                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 60040.002649                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 60040.002649                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           55                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 4                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    13.750000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks        14639                       # number of writebacks
system.cpu.icache.writebacks::total             14639                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          443                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          443                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          443                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          443                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          443                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          443                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst        14656                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        14656                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst        14656                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        14656                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst        14656                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        14656                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    853179000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    853179000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    853179000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    853179000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    853179000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    853179000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.490134                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.490134                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.490134                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.490134                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.490134                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.490134                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 58213.632642                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 58213.632642                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 58213.632642                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 58213.632642                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 58213.632642                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 58213.632642                       # average overall mshr miss latency
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.l2.tags.pwrStateResidencyTicks::UNDEFINED    978057000                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                     29703                       # number of replacements
system.l2.tags.tagsinuse                    31.969090                       # Cycle average of tags in use
system.l2.tags.total_refs                        7819                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     29735                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      0.262956                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                   2694000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks       13.705931                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst         14.179745                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data          4.083414                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.428310                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.443117                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.127607                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999034                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            32                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     69945                       # Number of tag accesses
system.l2.tags.data_accesses                    69945                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED    978057000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks         2314                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             2314                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks        14424                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            14424                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data                508                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   508                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst            1591                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               1591                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data            576                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               576                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                  1591                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                  1084                       # number of demand (read+write) hits
system.l2.demand_hits::total                     2675                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                 1591                       # number of overall hits
system.l2.overall_hits::cpu.data                 1084                       # number of overall hits
system.l2.overall_hits::total                    2675                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data              976                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 976                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst         13065                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            13065                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data         3554                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            3554                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst               13065                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                4530                       # number of demand (read+write) misses
system.l2.demand_misses::total                  17595                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst              13065                       # number of overall misses
system.l2.overall_misses::cpu.data               4530                       # number of overall misses
system.l2.overall_misses::total                 17595                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data     60285000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      60285000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst    799366500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    799366500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data    220590500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    220590500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst     799366500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data     280875500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1080242000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst    799366500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data    280875500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1080242000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks         2314                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         2314                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks        14424                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        14424                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data           1484                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              1484                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst        14656                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          14656                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data         4130                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          4130                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst             14656                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data              5614                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                20270                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst            14656                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data             5614                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               20270                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.657682                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.657682                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.891444                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.891444                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.860533                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.860533                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.891444                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.806911                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.868032                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.891444                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.806911                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.868032                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 61767.418033                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 61767.418033                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 61183.811711                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 61183.811711                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 62068.232977                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 62068.232977                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 61183.811711                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 62003.421634                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 61394.828076                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 61183.811711                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 62003.421634                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 61394.828076                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks                 1442                       # number of writebacks
system.l2.writebacks::total                      1442                       # number of writebacks
system.l2.ReadCleanReq_mshr_hits::cpu.inst            4                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             4                       # number of ReadCleanReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu.data            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            6                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::cpu.inst                4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu.data                6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  10                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu.inst               4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu.data               6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 10                       # number of overall MSHR hits
system.l2.CleanEvict_mshr_misses::writebacks         2645                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          2645                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data          976                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            976                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst        13061                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        13061                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data         3548                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         3548                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst          13061                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data           4524                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             17585                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst         13061                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data          4524                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            17585                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data     50525000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     50525000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst    668535500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    668535500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data    184768500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    184768500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst    668535500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data    235293500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    903829000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst    668535500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data    235293500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    903829000                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.657682                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.657682                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.891171                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.891171                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.859080                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.859080                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.891171                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.805843                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.867538                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.891171                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.805843                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.867538                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 51767.418033                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 51767.418033                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 51185.628972                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 51185.628972                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 52076.803833                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 52076.803833                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 51185.628972                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 52010.057471                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 51397.725334                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 51185.628972                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 52010.057471                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 51397.725334                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests         37567                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests        17607                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED    978057000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              16608                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1442                       # Transaction distribution
system.membus.trans_dist::CleanEvict            16001                       # Transaction distribution
system.membus.trans_dist::ReadExReq               976                       # Transaction distribution
system.membus.trans_dist::ReadExResp              976                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         16608                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.physmem.port        52611                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  52611                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.physmem.port      1217664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1217664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             20109                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   20109    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               20109                       # Request fanout histogram
system.membus.reqLayer0.occupancy            55765188                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               5.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy           87920000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              9.0                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests        40507                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests        20237                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests          297                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops          14905                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops        14686                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops          219                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED    978057000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             18785                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         3756                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        14639                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           31545                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             1484                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            1484                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         14656                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         4130                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        43950                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        16826                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 60776                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side      1874816                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side       507392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                2382208                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           29703                       # Total snoops (count)
system.tol2bus.snoopTraffic                     92288                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            49973                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.308587                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.471307                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  34771     69.58%     69.58% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  14983     29.98%     99.56% # Request fanout histogram
system.tol2bus.snoop_fanout::2                    219      0.44%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              49973                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           37206500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          21985993                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             2.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           8425491                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.9                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
