{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1565859723459 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1565859723460 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 15 17:02:03 2019 " "Processing started: Thu Aug 15 17:02:03 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1565859723460 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1565859723460 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FIR_audio_lcd -c FIR_audio_lcd " "Command: quartus_map --read_settings_files=on --write_settings_files=off FIR_audio_lcd -c FIR_audio_lcd" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1565859723460 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1565859724155 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "FIR_audio_lcd.v(111) " "Verilog HDL Module Instantiation warning at FIR_audio_lcd.v(111): ignored dangling comma in List of Port Connections" {  } { { "../rtl/FIR_audio_lcd.v" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/rtl/FIR_audio_lcd.v" 111 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1565859724460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/fpga/verilog_code/46_fir_audio_lcd/rtl/fir_audio_lcd.v 1 1 " "Found 1 design units, including 1 entities, in source file /project/fpga/verilog_code/46_fir_audio_lcd/rtl/fir_audio_lcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 FIR_audio_lcd " "Found entity 1: FIR_audio_lcd" {  } { { "../rtl/FIR_audio_lcd.v" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/rtl/FIR_audio_lcd.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565859724466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565859724466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/fpga/verilog_code/46_fir_audio_lcd/rtl/fft/data_modulus.v 1 1 " "Found 1 design units, including 1 entities, in source file /project/fpga/verilog_code/46_fir_audio_lcd/rtl/fft/data_modulus.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_modulus " "Found entity 1: data_modulus" {  } { { "../rtl/FFT/data_modulus.v" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/rtl/FFT/data_modulus.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565859724469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565859724469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/sqrt.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/sqrt.v" { { "Info" "ISGN_ENTITY_NAME" "1 sqrt " "Found entity 1: sqrt" {  } { { "ipcore/sqrt.v" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/sqrt.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565859724473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565859724473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/fpga/verilog_code/46_fir_audio_lcd/rtl/lcd/lcd_rgb_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /project/fpga/verilog_code/46_fir_audio_lcd/rtl/lcd/lcd_rgb_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 lcd_rgb_top " "Found entity 1: lcd_rgb_top" {  } { { "../rtl/LCD/lcd_rgb_top.v" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/rtl/LCD/lcd_rgb_top.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565859724476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565859724476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/fpga/verilog_code/46_fir_audio_lcd/rtl/lcd/lcd_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file /project/fpga/verilog_code/46_fir_audio_lcd/rtl/lcd/lcd_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 lcd_driver " "Found entity 1: lcd_driver" {  } { { "../rtl/LCD/lcd_driver.v" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/rtl/LCD/lcd_driver.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565859724480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565859724480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/fpga/verilog_code/46_fir_audio_lcd/rtl/lcd/lcd_display.v 1 1 " "Found 1 design units, including 1 entities, in source file /project/fpga/verilog_code/46_fir_audio_lcd/rtl/lcd/lcd_display.v" { { "Info" "ISGN_ENTITY_NAME" "1 lcd_display " "Found entity 1: lcd_display" {  } { { "../rtl/LCD/lcd_display.v" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/rtl/LCD/lcd_display.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565859724484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565859724484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/fpga/verilog_code/46_fir_audio_lcd/rtl/lcd/fifo_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /project/fpga/verilog_code/46_fir_audio_lcd/rtl/lcd/fifo_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_ctrl " "Found entity 1: fifo_ctrl" {  } { { "../rtl/LCD/fifo_ctrl.v" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/rtl/LCD/fifo_ctrl.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565859724488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565859724488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/fpga/verilog_code/46_fir_audio_lcd/rtl/fft/fft_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /project/fpga/verilog_code/46_fir_audio_lcd/rtl/fft/fft_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 FFT_top " "Found entity 1: FFT_top" {  } { { "../rtl/FFT/FFT_top.v" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/rtl/FFT/FFT_top.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565859724492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565859724492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/fpga/verilog_code/46_fir_audio_lcd/rtl/fft/fft_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /project/fpga/verilog_code/46_fir_audio_lcd/rtl/fft/fft_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 fft_ctrl " "Found entity 1: fft_ctrl" {  } { { "../rtl/FFT/fft_ctrl.v" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/rtl/FFT/fft_ctrl.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565859724496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565859724496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/fpga/verilog_code/46_fir_audio_lcd/rtl/wm8978/wm8978_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /project/fpga/verilog_code/46_fir_audio_lcd/rtl/wm8978/wm8978_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 wm8978_ctrl " "Found entity 1: wm8978_ctrl" {  } { { "../rtl/WM8978/wm8978_ctrl.v" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/rtl/WM8978/wm8978_ctrl.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565859724499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565859724499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/fpga/verilog_code/46_fir_audio_lcd/rtl/wm8978/wm8978_config.v 1 1 " "Found 1 design units, including 1 entities, in source file /project/fpga/verilog_code/46_fir_audio_lcd/rtl/wm8978/wm8978_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 wm8978_config " "Found entity 1: wm8978_config" {  } { { "../rtl/WM8978/wm8978_config.v" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/rtl/WM8978/wm8978_config.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565859724502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565859724502 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "WL wl i2c_reg_cfg.v(23) " "Verilog HDL Declaration information at i2c_reg_cfg.v(23): object \"WL\" differs only in case from object \"wl\" in the same scope" {  } { { "../rtl/WM8978/i2c_reg_cfg.v" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/rtl/WM8978/i2c_reg_cfg.v" 23 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1565859724506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/fpga/verilog_code/46_fir_audio_lcd/rtl/wm8978/i2c_reg_cfg.v 1 1 " "Found 1 design units, including 1 entities, in source file /project/fpga/verilog_code/46_fir_audio_lcd/rtl/wm8978/i2c_reg_cfg.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_reg_cfg " "Found entity 1: i2c_reg_cfg" {  } { { "../rtl/WM8978/i2c_reg_cfg.v" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/rtl/WM8978/i2c_reg_cfg.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565859724507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565859724507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/fpga/verilog_code/46_fir_audio_lcd/rtl/wm8978/i2c_dri.v 1 1 " "Found 1 design units, including 1 entities, in source file /project/fpga/verilog_code/46_fir_audio_lcd/rtl/wm8978/i2c_dri.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_dri " "Found entity 1: i2c_dri" {  } { { "../rtl/WM8978/i2c_dri.v" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/rtl/WM8978/i2c_dri.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565859724513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565859724513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/fpga/verilog_code/46_fir_audio_lcd/rtl/wm8978/audio_speak.v 1 1 " "Found 1 design units, including 1 entities, in source file /project/fpga/verilog_code/46_fir_audio_lcd/rtl/wm8978/audio_speak.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_speak " "Found entity 1: audio_speak" {  } { { "../rtl/WM8978/audio_speak.v" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/rtl/WM8978/audio_speak.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565859724517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565859724517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/fpga/verilog_code/46_fir_audio_lcd/rtl/wm8978/audio_send.v 1 1 " "Found 1 design units, including 1 entities, in source file /project/fpga/verilog_code/46_fir_audio_lcd/rtl/wm8978/audio_send.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_send " "Found entity 1: audio_send" {  } { { "../rtl/WM8978/audio_send.v" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/rtl/WM8978/audio_send.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565859724521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565859724521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/fpga/verilog_code/46_fir_audio_lcd/rtl/wm8978/audio_receive.v 1 1 " "Found 1 design units, including 1 entities, in source file /project/fpga/verilog_code/46_fir_audio_lcd/rtl/wm8978/audio_receive.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_receive " "Found entity 1: audio_receive" {  } { { "../rtl/WM8978/audio_receive.v" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/rtl/WM8978/audio_receive.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565859724526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565859724526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/pll.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "ipcore/pll.v" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565859724531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565859724531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/fft/fft.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/fft/fft.v" { { "Info" "ISGN_ENTITY_NAME" "1 FFT " "Found entity 1: FFT" {  } { { "ipcore/FFT/FFT.v" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/FFT/FFT.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565859724534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565859724534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/fft/fft-library/fft_pack_fft_131.vhd 2 0 " "Found 2 design units, including 0 entities, in source file ipcore/fft/fft-library/fft_pack_fft_131.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fft_pack_fft_131 " "Found design unit 1: fft_pack_fft_131" {  } { { "ipcore/FFT/fft-library/fft_pack_fft_131.vhd" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/FFT/fft-library/fft_pack_fft_131.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565859725119 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 fft_pack_fft_131-body " "Found design unit 2: fft_pack_fft_131-body" {  } { { "ipcore/FFT/fft-library/fft_pack_fft_131.vhd" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/FFT/fft-library/fft_pack_fft_131.vhd" 2106 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565859725119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565859725119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/fft/fft-library/auk_dspip_math_pkg_fft_131.vhd 2 0 " "Found 2 design units, including 0 entities, in source file ipcore/fft/fft-library/auk_dspip_math_pkg_fft_131.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_math_pkg_fft_131 " "Found design unit 1: auk_dspip_math_pkg_fft_131" {  } { { "ipcore/FFT/fft-library/auk_dspip_math_pkg_fft_131.vhd" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/FFT/fft-library/auk_dspip_math_pkg_fft_131.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565859725148 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 auk_dspip_math_pkg_fft_131-body " "Found design unit 2: auk_dspip_math_pkg_fft_131-body" {  } { { "ipcore/FFT/fft-library/auk_dspip_math_pkg_fft_131.vhd" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/FFT/fft-library/auk_dspip_math_pkg_fft_131.vhd" 115 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565859725148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565859725148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/fft/fft-library/auk_dspip_lib_pkg_fft_131.vhd 1 0 " "Found 1 design units, including 0 entities, in source file ipcore/fft/fft-library/auk_dspip_lib_pkg_fft_131.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_lib_pkg_fft_131 " "Found design unit 1: auk_dspip_lib_pkg_fft_131" {  } { { "ipcore/FFT/fft-library/auk_dspip_lib_pkg_fft_131.vhd" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/FFT/fft-library/auk_dspip_lib_pkg_fft_131.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565859725192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565859725192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/fft/fft-library/auk_dspip_text_pkg_fft_131.vhd 2 0 " "Found 2 design units, including 0 entities, in source file ipcore/fft/fft-library/auk_dspip_text_pkg_fft_131.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_text_pkg_fft_131 " "Found design unit 1: auk_dspip_text_pkg_fft_131" {  } { { "ipcore/FFT/fft-library/auk_dspip_text_pkg_fft_131.vhd" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/FFT/fft-library/auk_dspip_text_pkg_fft_131.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565859725211 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 auk_dspip_text_pkg_fft_131-body " "Found design unit 2: auk_dspip_text_pkg_fft_131-body" {  } { { "ipcore/FFT/fft-library/auk_dspip_text_pkg_fft_131.vhd" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/FFT/fft-library/auk_dspip_text_pkg_fft_131.vhd" 63 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565859725211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565859725211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/fft/fft-library/auk_dspip_roundsat_fft_131.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ipcore/fft/fft-library/auk_dspip_roundsat_fft_131.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_roundsat_fft_131-beh " "Found design unit 1: auk_dspip_roundsat_fft_131-beh" {  } { { "ipcore/FFT/fft-library/auk_dspip_roundsat_fft_131.vhd" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/FFT/fft-library/auk_dspip_roundsat_fft_131.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565859725241 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_roundsat_fft_131 " "Found entity 1: auk_dspip_roundsat_fft_131" {  } { { "ipcore/FFT/fft-library/auk_dspip_roundsat_fft_131.vhd" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/FFT/fft-library/auk_dspip_roundsat_fft_131.vhd" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565859725241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565859725241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/fft/fft-library/auk_dspip_avalon_streaming_source_fft_131.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ipcore/fft/fft-library/auk_dspip_avalon_streaming_source_fft_131.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_source_fft_131-rtl " "Found design unit 1: auk_dspip_avalon_streaming_source_fft_131-rtl" {  } { { "ipcore/FFT/fft-library/auk_dspip_avalon_streaming_source_fft_131.vhd" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/FFT/fft-library/auk_dspip_avalon_streaming_source_fft_131.vhd" 92 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565859725285 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_source_fft_131 " "Found entity 1: auk_dspip_avalon_streaming_source_fft_131" {  } { { "ipcore/FFT/fft-library/auk_dspip_avalon_streaming_source_fft_131.vhd" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/FFT/fft-library/auk_dspip_avalon_streaming_source_fft_131.vhd" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565859725285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565859725285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/fft/fft-library/auk_dspip_avalon_streaming_sink_fft_131.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ipcore/fft/fft-library/auk_dspip_avalon_streaming_sink_fft_131.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_sink_fft_131-rtl " "Found design unit 1: auk_dspip_avalon_streaming_sink_fft_131-rtl" {  } { { "ipcore/FFT/fft-library/auk_dspip_avalon_streaming_sink_fft_131.vhd" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/FFT/fft-library/auk_dspip_avalon_streaming_sink_fft_131.vhd" 93 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565859725341 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_sink_fft_131 " "Found entity 1: auk_dspip_avalon_streaming_sink_fft_131" {  } { { "ipcore/FFT/fft-library/auk_dspip_avalon_streaming_sink_fft_131.vhd" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/FFT/fft-library/auk_dspip_avalon_streaming_sink_fft_131.vhd" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565859725341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565859725341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/fft/fft-library/auk_dspip_avalon_streaming_controller_fft_131.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ipcore/fft/fft-library/auk_dspip_avalon_streaming_controller_fft_131.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_controller_fft_131-struct " "Found design unit 1: auk_dspip_avalon_streaming_controller_fft_131-struct" {  } { { "ipcore/FFT/fft-library/auk_dspip_avalon_streaming_controller_fft_131.vhd" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/FFT/fft-library/auk_dspip_avalon_streaming_controller_fft_131.vhd" 67 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565859725358 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_controller_fft_131 " "Found entity 1: auk_dspip_avalon_streaming_controller_fft_131" {  } { { "ipcore/FFT/fft-library/auk_dspip_avalon_streaming_controller_fft_131.vhd" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/FFT/fft-library/auk_dspip_avalon_streaming_controller_fft_131.vhd" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565859725358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565859725358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/fft/fft-library/auk_dspip_fpcompiler_alufp_fft_131.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ipcore/fft/fft-library/auk_dspip_fpcompiler_alufp_fft_131.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_fpcompiler_alufp_fft_131-rtl " "Found design unit 1: auk_dspip_fpcompiler_alufp_fft_131-rtl" {  } { { "ipcore/FFT/fft-library/auk_dspip_fpcompiler_alufp_fft_131.vhd" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/FFT/fft-library/auk_dspip_fpcompiler_alufp_fft_131.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565859725377 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_fpcompiler_alufp_fft_131 " "Found entity 1: auk_dspip_fpcompiler_alufp_fft_131" {  } { { "ipcore/FFT/fft-library/auk_dspip_fpcompiler_alufp_fft_131.vhd" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/FFT/fft-library/auk_dspip_fpcompiler_alufp_fft_131.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565859725377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565859725377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/fft/fft-library/auk_dspip_fpcompiler_aslf_fft_131.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ipcore/fft/fft-library/auk_dspip_fpcompiler_aslf_fft_131.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_fpcompiler_aslf_fft_131-rtl " "Found design unit 1: auk_dspip_fpcompiler_aslf_fft_131-rtl" {  } { { "ipcore/FFT/fft-library/auk_dspip_fpcompiler_aslf_fft_131.vhd" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/FFT/fft-library/auk_dspip_fpcompiler_aslf_fft_131.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565859725390 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_fpcompiler_aslf_fft_131 " "Found entity 1: auk_dspip_fpcompiler_aslf_fft_131" {  } { { "ipcore/FFT/fft-library/auk_dspip_fpcompiler_aslf_fft_131.vhd" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/FFT/fft-library/auk_dspip_fpcompiler_aslf_fft_131.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565859725390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565859725390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/fft/fft-library/auk_dspip_fpcompiler_castftox_fft_131.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ipcore/fft/fft-library/auk_dspip_fpcompiler_castftox_fft_131.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_fpcompiler_castftox_fft_131-rtl " "Found design unit 1: auk_dspip_fpcompiler_castftox_fft_131-rtl" {  } { { "ipcore/FFT/fft-library/auk_dspip_fpcompiler_castftox_fft_131.vhd" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/FFT/fft-library/auk_dspip_fpcompiler_castftox_fft_131.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565859725405 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_fpcompiler_castftox_fft_131 " "Found entity 1: auk_dspip_fpcompiler_castftox_fft_131" {  } { { "ipcore/FFT/fft-library/auk_dspip_fpcompiler_castftox_fft_131.vhd" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/FFT/fft-library/auk_dspip_fpcompiler_castftox_fft_131.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565859725405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565859725405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/fft/fft-library/auk_dspip_fpcompiler_castxtof_fft_131.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ipcore/fft/fft-library/auk_dspip_fpcompiler_castxtof_fft_131.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_fpcompiler_castxtof_fft_131-rtl " "Found design unit 1: auk_dspip_fpcompiler_castxtof_fft_131-rtl" {  } { { "ipcore/FFT/fft-library/auk_dspip_fpcompiler_castxtof_fft_131.vhd" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/FFT/fft-library/auk_dspip_fpcompiler_castxtof_fft_131.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565859725424 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_fpcompiler_castxtof_fft_131 " "Found entity 1: auk_dspip_fpcompiler_castxtof_fft_131" {  } { { "ipcore/FFT/fft-library/auk_dspip_fpcompiler_castxtof_fft_131.vhd" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/FFT/fft-library/auk_dspip_fpcompiler_castxtof_fft_131.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565859725424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565859725424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/fft/fft-library/auk_dspip_fpcompiler_clzf_fft_131.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ipcore/fft/fft-library/auk_dspip_fpcompiler_clzf_fft_131.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_fpcompiler_clzf_fft_131-rtl " "Found design unit 1: auk_dspip_fpcompiler_clzf_fft_131-rtl" {  } { { "ipcore/FFT/fft-library/auk_dspip_fpcompiler_clzf_fft_131.vhd" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/FFT/fft-library/auk_dspip_fpcompiler_clzf_fft_131.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565859725441 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_fpcompiler_clzf_fft_131 " "Found entity 1: auk_dspip_fpcompiler_clzf_fft_131" {  } { { "ipcore/FFT/fft-library/auk_dspip_fpcompiler_clzf_fft_131.vhd" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/FFT/fft-library/auk_dspip_fpcompiler_clzf_fft_131.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565859725441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565859725441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/fft/fft-library/auk_dspip_fpcompiler_mulfp_fft_131.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ipcore/fft/fft-library/auk_dspip_fpcompiler_mulfp_fft_131.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_fpcompiler_mulfp_fft_131-rtl " "Found design unit 1: auk_dspip_fpcompiler_mulfp_fft_131-rtl" {  } { { "ipcore/FFT/fft-library/auk_dspip_fpcompiler_mulfp_fft_131.vhd" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/FFT/fft-library/auk_dspip_fpcompiler_mulfp_fft_131.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565859725457 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_fpcompiler_mulfp_fft_131 " "Found entity 1: auk_dspip_fpcompiler_mulfp_fft_131" {  } { { "ipcore/FFT/fft-library/auk_dspip_fpcompiler_mulfp_fft_131.vhd" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/FFT/fft-library/auk_dspip_fpcompiler_mulfp_fft_131.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565859725457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565859725457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/audio_in_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/audio_in_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_in_fifo " "Found entity 1: audio_in_fifo" {  } { { "ipcore/audio_in_fifo.v" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/audio_in_fifo.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565859725463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565859725463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/fpga/verilog_code/46_fir_audio_lcd/rtl/lcd/lcd_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /project/fpga/verilog_code/46_fir_audio_lcd/rtl/lcd/lcd_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_top " "Found entity 1: LCD_top" {  } { { "../rtl/LCD/LCD_top.v" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/rtl/LCD/LCD_top.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565859725468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565859725468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/fft_lcd_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/fft_lcd_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 FFT_LCD_FIFO " "Found entity 1: FFT_LCD_FIFO" {  } { { "ipcore/FFT_LCD_FIFO.v" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/FFT_LCD_FIFO.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565859725471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565859725471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/fir/fir_compiler-library/auk_dspip_lib_pkg_fir_131.vhd 1 0 " "Found 1 design units, including 0 entities, in source file ipcore/fir/fir_compiler-library/auk_dspip_lib_pkg_fir_131.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_lib_pkg_fir_131 " "Found design unit 1: auk_dspip_lib_pkg_fir_131" {  } { { "ipcore/FIR/fir_compiler-library/auk_dspip_lib_pkg_fir_131.vhd" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/FIR/fir_compiler-library/auk_dspip_lib_pkg_fir_131.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565859725540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565859725540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/fir/fir_compiler-library/auk_dspip_math_pkg_fir_131.vhd 2 0 " "Found 2 design units, including 0 entities, in source file ipcore/fir/fir_compiler-library/auk_dspip_math_pkg_fir_131.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_math_pkg_fir_131 " "Found design unit 1: auk_dspip_math_pkg_fir_131" {  } { { "ipcore/FIR/fir_compiler-library/auk_dspip_math_pkg_fir_131.vhd" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/FIR/fir_compiler-library/auk_dspip_math_pkg_fir_131.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565859725568 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 auk_dspip_math_pkg_fir_131-body " "Found design unit 2: auk_dspip_math_pkg_fir_131-body" {  } { { "ipcore/FIR/fir_compiler-library/auk_dspip_math_pkg_fir_131.vhd" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/FIR/fir_compiler-library/auk_dspip_math_pkg_fir_131.vhd" 115 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565859725568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565859725568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/fir/fir_lowpass_st.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/fir/fir_lowpass_st.v" { { "Info" "ISGN_ENTITY_NAME" "1 fir_lowpass_st " "Found entity 1: fir_lowpass_st" {  } { { "ipcore/FIR/fir_lowpass_st.v" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/FIR/fir_lowpass_st.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565859725580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565859725580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/fir/fir_lowpass_ast.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ipcore/fir/fir_lowpass_ast.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fir_lowpass_ast-struct " "Found design unit 1: fir_lowpass_ast-struct" {  } { { "ipcore/FIR/fir_lowpass_ast.vhd" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/FIR/fir_lowpass_ast.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565859725583 ""} { "Info" "ISGN_ENTITY_NAME" "1 fir_lowpass_ast " "Found entity 1: fir_lowpass_ast" {  } { { "ipcore/FIR/fir_lowpass_ast.vhd" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/FIR/fir_lowpass_ast.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565859725583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565859725583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/fir/fir_lowpass.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/fir/fir_lowpass.v" { { "Info" "ISGN_ENTITY_NAME" "1 fir_lowpass " "Found entity 1: fir_lowpass" {  } { { "ipcore/FIR/fir_lowpass.v" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/FIR/fir_lowpass.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565859725588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565859725588 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FIR_audio_lcd " "Elaborating entity \"FIR_audio_lcd\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1565859725968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:pll_inst " "Elaborating entity \"pll\" for hierarchy \"pll:pll_inst\"" {  } { { "../rtl/FIR_audio_lcd.v" "pll_inst" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/rtl/FIR_audio_lcd.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859725979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll:pll_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll:pll_inst\|altpll:altpll_component\"" {  } { { "ipcore/pll.v" "altpll_component" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/pll.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859726096 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:pll_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll:pll_inst\|altpll:altpll_component\"" {  } { { "ipcore/pll.v" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/pll.v" 98 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1565859726102 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:pll_inst\|altpll:altpll_component " "Instantiated megafunction \"pll:pll_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859726104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 25 " "Parameter \"clk0_divide_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859726104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859726104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 6 " "Parameter \"clk0_multiply_by\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859726104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859726104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859726104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859726104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859726104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859726104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 5 " "Parameter \"clk2_divide_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859726104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859726104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859726104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859726104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859726104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859726104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859726104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859726104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859726104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859726104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859726104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859726104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859726104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859726104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859726104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859726104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859726104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859726104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859726104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859726104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859726104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859726104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859726104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859726104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859726104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859726104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859726104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859726104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859726104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859726104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859726104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859726104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859726104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859726104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859726104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859726104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859726104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859726104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859726104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859726104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859726104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859726104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859726104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859726104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859726104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859726104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859726104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859726104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859726104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859726104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859726104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859726104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859726104 ""}  } { { "ipcore/pll.v" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/pll.v" 98 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1565859726104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_altpll " "Found entity 1: pll_altpll" {  } { { "db/pll_altpll.v" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/db/pll_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565859726203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565859726203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated " "Elaborating entity \"pll_altpll\" for hierarchy \"pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "d:/quartus13.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859726204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wm8978_ctrl wm8978_ctrl:u_wm8978_ctrl " "Elaborating entity \"wm8978_ctrl\" for hierarchy \"wm8978_ctrl:u_wm8978_ctrl\"" {  } { { "../rtl/FIR_audio_lcd.v" "u_wm8978_ctrl" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/rtl/FIR_audio_lcd.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859726211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wm8978_config wm8978_ctrl:u_wm8978_ctrl\|wm8978_config:u_wm8978_config " "Elaborating entity \"wm8978_config\" for hierarchy \"wm8978_ctrl:u_wm8978_ctrl\|wm8978_config:u_wm8978_config\"" {  } { { "../rtl/WM8978/wm8978_ctrl.v" "u_wm8978_config" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/rtl/WM8978/wm8978_ctrl.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859726216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_dri wm8978_ctrl:u_wm8978_ctrl\|wm8978_config:u_wm8978_config\|i2c_dri:u_i2c_dri " "Elaborating entity \"i2c_dri\" for hierarchy \"wm8978_ctrl:u_wm8978_ctrl\|wm8978_config:u_wm8978_config\|i2c_dri:u_i2c_dri\"" {  } { { "../rtl/WM8978/wm8978_config.v" "u_i2c_dri" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/rtl/WM8978/wm8978_config.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859726218 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "26 9 i2c_dri.v(81) " "Verilog HDL assignment warning at i2c_dri.v(81): truncated value with size 26 to match size of target (9)" {  } { { "../rtl/WM8978/i2c_dri.v" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/rtl/WM8978/i2c_dri.v" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1565859726221 "|FIR_audio_lcd|wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_reg_cfg wm8978_ctrl:u_wm8978_ctrl\|wm8978_config:u_wm8978_config\|i2c_reg_cfg:u_i2c_reg_cfg " "Elaborating entity \"i2c_reg_cfg\" for hierarchy \"wm8978_ctrl:u_wm8978_ctrl\|wm8978_config:u_wm8978_config\|i2c_reg_cfg:u_i2c_reg_cfg\"" {  } { { "../rtl/WM8978/wm8978_config.v" "u_i2c_reg_cfg" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/rtl/WM8978/wm8978_config.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859726224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_receive wm8978_ctrl:u_wm8978_ctrl\|audio_receive:u_audio_receive " "Elaborating entity \"audio_receive\" for hierarchy \"wm8978_ctrl:u_wm8978_ctrl\|audio_receive:u_audio_receive\"" {  } { { "../rtl/WM8978/wm8978_ctrl.v" "u_audio_receive" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/rtl/WM8978/wm8978_ctrl.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859726230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_send wm8978_ctrl:u_wm8978_ctrl\|audio_send:u_audio_send " "Elaborating entity \"audio_send\" for hierarchy \"wm8978_ctrl:u_wm8978_ctrl\|audio_send:u_audio_send\"" {  } { { "../rtl/WM8978/wm8978_ctrl.v" "u_audio_send" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/rtl/WM8978/wm8978_ctrl.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859726235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fir_lowpass fir_lowpass:u_fir_lowpass " "Elaborating entity \"fir_lowpass\" for hierarchy \"fir_lowpass:u_fir_lowpass\"" {  } { { "../rtl/FIR_audio_lcd.v" "u_fir_lowpass" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/rtl/FIR_audio_lcd.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859726243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fir_lowpass_ast fir_lowpass:u_fir_lowpass\|fir_lowpass_ast:fir_lowpass_ast_inst " "Elaborating entity \"fir_lowpass_ast\" for hierarchy \"fir_lowpass:u_fir_lowpass\|fir_lowpass_ast:fir_lowpass_ast_inst\"" {  } { { "ipcore/FIR/fir_lowpass.v" "fir_lowpass_ast_inst" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/FIR/fir_lowpass.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859726271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/fir/fir_compiler-library/auk_dspip_avalon_streaming_sink_fir_131.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ipcore/fir/fir_compiler-library/auk_dspip_avalon_streaming_sink_fir_131.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_sink_fir_131-rtl " "Found design unit 1: auk_dspip_avalon_streaming_sink_fir_131-rtl" {  } { { "auk_dspip_avalon_streaming_sink_fir_131.vhd" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/FIR/fir_compiler-library/auk_dspip_avalon_streaming_sink_fir_131.vhd" 93 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565859726374 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_sink_fir_131 " "Found entity 1: auk_dspip_avalon_streaming_sink_fir_131" {  } { { "auk_dspip_avalon_streaming_sink_fir_131.vhd" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/FIR/fir_compiler-library/auk_dspip_avalon_streaming_sink_fir_131.vhd" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565859726374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565859726374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_avalon_streaming_sink_fir_131 fir_lowpass:u_fir_lowpass\|fir_lowpass_ast:fir_lowpass_ast_inst\|auk_dspip_avalon_streaming_sink_fir_131:sink " "Elaborating entity \"auk_dspip_avalon_streaming_sink_fir_131\" for hierarchy \"fir_lowpass:u_fir_lowpass\|fir_lowpass_ast:fir_lowpass_ast_inst\|auk_dspip_avalon_streaming_sink_fir_131:sink\"" {  } { { "ipcore/FIR/fir_lowpass_ast.vhd" "sink" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/FIR/fir_lowpass_ast.vhd" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859726385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo fir_lowpass:u_fir_lowpass\|fir_lowpass_ast:fir_lowpass_ast_inst\|auk_dspip_avalon_streaming_sink_fir_131:sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo " "Elaborating entity \"scfifo\" for hierarchy \"fir_lowpass:u_fir_lowpass\|fir_lowpass_ast:fir_lowpass_ast_inst\|auk_dspip_avalon_streaming_sink_fir_131:sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\"" {  } { { "auk_dspip_avalon_streaming_sink_fir_131.vhd" "\\normal_fifo:fifo_eab_on:in_fifo" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/FIR/fir_compiler-library/auk_dspip_avalon_streaming_sink_fir_131.vhd" 648 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859726475 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fir_lowpass:u_fir_lowpass\|fir_lowpass_ast:fir_lowpass_ast_inst\|auk_dspip_avalon_streaming_sink_fir_131:sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo " "Elaborated megafunction instantiation \"fir_lowpass:u_fir_lowpass\|fir_lowpass_ast:fir_lowpass_ast_inst\|auk_dspip_avalon_streaming_sink_fir_131:sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\"" {  } { { "auk_dspip_avalon_streaming_sink_fir_131.vhd" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/FIR/fir_compiler-library/auk_dspip_avalon_streaming_sink_fir_131.vhd" 648 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1565859726477 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fir_lowpass:u_fir_lowpass\|fir_lowpass_ast:fir_lowpass_ast_inst\|auk_dspip_avalon_streaming_sink_fir_131:sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo " "Instantiated megafunction \"fir_lowpass:u_fir_lowpass\|fir_lowpass_ast:fir_lowpass_ast_inst\|auk_dspip_avalon_streaming_sink_fir_131:sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859726477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "allow_rwcycle_when_full OFF " "Parameter \"allow_rwcycle_when_full\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859726477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_empty_value 1 " "Parameter \"almost_empty_value\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859726477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_full_value 5 " "Parameter \"almost_full_value\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859726477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859726477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 7 " "Parameter \"lpm_numwords\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859726477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859726477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 18 " "Parameter \"lpm_width\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859726477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 3 " "Parameter \"lpm_widthu\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859726477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859726477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859726477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859726477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=Auto " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=Auto\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859726477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859726477 ""}  } { { "auk_dspip_avalon_streaming_sink_fir_131.vhd" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/FIR/fir_compiler-library/auk_dspip_avalon_streaming_sink_fir_131.vhd" 648 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1565859726477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_ghh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_ghh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_ghh1 " "Found entity 1: scfifo_ghh1" {  } { { "db/scfifo_ghh1.tdf" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/db/scfifo_ghh1.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565859726560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565859726560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_ghh1 fir_lowpass:u_fir_lowpass\|fir_lowpass_ast:fir_lowpass_ast_inst\|auk_dspip_avalon_streaming_sink_fir_131:sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_ghh1:auto_generated " "Elaborating entity \"scfifo_ghh1\" for hierarchy \"fir_lowpass:u_fir_lowpass\|fir_lowpass_ast:fir_lowpass_ast_inst\|auk_dspip_avalon_streaming_sink_fir_131:sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_ghh1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/quartus13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859726561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_9s81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_9s81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_9s81 " "Found entity 1: a_dpfifo_9s81" {  } { { "db/a_dpfifo_9s81.tdf" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/db/a_dpfifo_9s81.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565859726592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565859726592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_9s81 fir_lowpass:u_fir_lowpass\|fir_lowpass_ast:fir_lowpass_ast_inst\|auk_dspip_avalon_streaming_sink_fir_131:sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_ghh1:auto_generated\|a_dpfifo_9s81:dpfifo " "Elaborating entity \"a_dpfifo_9s81\" for hierarchy \"fir_lowpass:u_fir_lowpass\|fir_lowpass_ast:fir_lowpass_ast_inst\|auk_dspip_avalon_streaming_sink_fir_131:sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_ghh1:auto_generated\|a_dpfifo_9s81:dpfifo\"" {  } { { "db/scfifo_ghh1.tdf" "dpfifo" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/db/scfifo_ghh1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859726593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0tf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0tf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0tf1 " "Found entity 1: altsyncram_0tf1" {  } { { "db/altsyncram_0tf1.tdf" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/db/altsyncram_0tf1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565859726684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565859726684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0tf1 fir_lowpass:u_fir_lowpass\|fir_lowpass_ast:fir_lowpass_ast_inst\|auk_dspip_avalon_streaming_sink_fir_131:sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_ghh1:auto_generated\|a_dpfifo_9s81:dpfifo\|altsyncram_0tf1:FIFOram " "Elaborating entity \"altsyncram_0tf1\" for hierarchy \"fir_lowpass:u_fir_lowpass\|fir_lowpass_ast:fir_lowpass_ast_inst\|auk_dspip_avalon_streaming_sink_fir_131:sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_ghh1:auto_generated\|a_dpfifo_9s81:dpfifo\|altsyncram_0tf1:FIFOram\"" {  } { { "db/a_dpfifo_9s81.tdf" "FIFOram" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/db/a_dpfifo_9s81.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859726686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_gs8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_gs8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_gs8 " "Found entity 1: cmpr_gs8" {  } { { "db/cmpr_gs8.tdf" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/db/cmpr_gs8.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565859726782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565859726782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_gs8 fir_lowpass:u_fir_lowpass\|fir_lowpass_ast:fir_lowpass_ast_inst\|auk_dspip_avalon_streaming_sink_fir_131:sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_ghh1:auto_generated\|a_dpfifo_9s81:dpfifo\|cmpr_gs8:almost_full_comparer " "Elaborating entity \"cmpr_gs8\" for hierarchy \"fir_lowpass:u_fir_lowpass\|fir_lowpass_ast:fir_lowpass_ast_inst\|auk_dspip_avalon_streaming_sink_fir_131:sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_ghh1:auto_generated\|a_dpfifo_9s81:dpfifo\|cmpr_gs8:almost_full_comparer\"" {  } { { "db/a_dpfifo_9s81.tdf" "almost_full_comparer" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/db/a_dpfifo_9s81.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859726784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_gs8 fir_lowpass:u_fir_lowpass\|fir_lowpass_ast:fir_lowpass_ast_inst\|auk_dspip_avalon_streaming_sink_fir_131:sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_ghh1:auto_generated\|a_dpfifo_9s81:dpfifo\|cmpr_gs8:two_comparison " "Elaborating entity \"cmpr_gs8\" for hierarchy \"fir_lowpass:u_fir_lowpass\|fir_lowpass_ast:fir_lowpass_ast_inst\|auk_dspip_avalon_streaming_sink_fir_131:sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_ghh1:auto_generated\|a_dpfifo_9s81:dpfifo\|cmpr_gs8:two_comparison\"" {  } { { "db/a_dpfifo_9s81.tdf" "two_comparison" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/db/a_dpfifo_9s81.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859726788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_tnb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_tnb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_tnb " "Found entity 1: cntr_tnb" {  } { { "db/cntr_tnb.tdf" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/db/cntr_tnb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565859726876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565859726876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_tnb fir_lowpass:u_fir_lowpass\|fir_lowpass_ast:fir_lowpass_ast_inst\|auk_dspip_avalon_streaming_sink_fir_131:sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_ghh1:auto_generated\|a_dpfifo_9s81:dpfifo\|cntr_tnb:rd_ptr_msb " "Elaborating entity \"cntr_tnb\" for hierarchy \"fir_lowpass:u_fir_lowpass\|fir_lowpass_ast:fir_lowpass_ast_inst\|auk_dspip_avalon_streaming_sink_fir_131:sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_ghh1:auto_generated\|a_dpfifo_9s81:dpfifo\|cntr_tnb:rd_ptr_msb\"" {  } { { "db/a_dpfifo_9s81.tdf" "rd_ptr_msb" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/db/a_dpfifo_9s81.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859726878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ao7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ao7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ao7 " "Found entity 1: cntr_ao7" {  } { { "db/cntr_ao7.tdf" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/db/cntr_ao7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565859726966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565859726966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_ao7 fir_lowpass:u_fir_lowpass\|fir_lowpass_ast:fir_lowpass_ast_inst\|auk_dspip_avalon_streaming_sink_fir_131:sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_ghh1:auto_generated\|a_dpfifo_9s81:dpfifo\|cntr_ao7:usedw_counter " "Elaborating entity \"cntr_ao7\" for hierarchy \"fir_lowpass:u_fir_lowpass\|fir_lowpass_ast:fir_lowpass_ast_inst\|auk_dspip_avalon_streaming_sink_fir_131:sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_ghh1:auto_generated\|a_dpfifo_9s81:dpfifo\|cntr_ao7:usedw_counter\"" {  } { { "db/a_dpfifo_9s81.tdf" "usedw_counter" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/db/a_dpfifo_9s81.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859726968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_unb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_unb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_unb " "Found entity 1: cntr_unb" {  } { { "db/cntr_unb.tdf" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/db/cntr_unb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565859727056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565859727056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_unb fir_lowpass:u_fir_lowpass\|fir_lowpass_ast:fir_lowpass_ast_inst\|auk_dspip_avalon_streaming_sink_fir_131:sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_ghh1:auto_generated\|a_dpfifo_9s81:dpfifo\|cntr_unb:wr_ptr " "Elaborating entity \"cntr_unb\" for hierarchy \"fir_lowpass:u_fir_lowpass\|fir_lowpass_ast:fir_lowpass_ast_inst\|auk_dspip_avalon_streaming_sink_fir_131:sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_ghh1:auto_generated\|a_dpfifo_9s81:dpfifo\|cntr_unb:wr_ptr\"" {  } { { "db/a_dpfifo_9s81.tdf" "wr_ptr" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/db/a_dpfifo_9s81.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859727057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/fir/fir_compiler-library/auk_dspip_avalon_streaming_source_fir_131.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ipcore/fir/fir_compiler-library/auk_dspip_avalon_streaming_source_fir_131.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_source_fir_131-rtl " "Found design unit 1: auk_dspip_avalon_streaming_source_fir_131-rtl" {  } { { "auk_dspip_avalon_streaming_source_fir_131.vhd" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/FIR/fir_compiler-library/auk_dspip_avalon_streaming_source_fir_131.vhd" 92 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565859727142 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_source_fir_131 " "Found entity 1: auk_dspip_avalon_streaming_source_fir_131" {  } { { "auk_dspip_avalon_streaming_source_fir_131.vhd" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/FIR/fir_compiler-library/auk_dspip_avalon_streaming_source_fir_131.vhd" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565859727142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565859727142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_avalon_streaming_source_fir_131 fir_lowpass:u_fir_lowpass\|fir_lowpass_ast:fir_lowpass_ast_inst\|auk_dspip_avalon_streaming_source_fir_131:source " "Elaborating entity \"auk_dspip_avalon_streaming_source_fir_131\" for hierarchy \"fir_lowpass:u_fir_lowpass\|fir_lowpass_ast:fir_lowpass_ast_inst\|auk_dspip_avalon_streaming_source_fir_131:source\"" {  } { { "ipcore/FIR/fir_lowpass_ast.vhd" "source" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/FIR/fir_lowpass_ast.vhd" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859727154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/fir/fir_compiler-library/auk_dspip_avalon_streaming_controller_fir_131.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ipcore/fir/fir_compiler-library/auk_dspip_avalon_streaming_controller_fir_131.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_controller_fir_131-struct " "Found design unit 1: auk_dspip_avalon_streaming_controller_fir_131-struct" {  } { { "auk_dspip_avalon_streaming_controller_fir_131.vhd" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/FIR/fir_compiler-library/auk_dspip_avalon_streaming_controller_fir_131.vhd" 67 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565859727208 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_controller_fir_131 " "Found entity 1: auk_dspip_avalon_streaming_controller_fir_131" {  } { { "auk_dspip_avalon_streaming_controller_fir_131.vhd" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/FIR/fir_compiler-library/auk_dspip_avalon_streaming_controller_fir_131.vhd" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565859727208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565859727208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_avalon_streaming_controller_fir_131 fir_lowpass:u_fir_lowpass\|fir_lowpass_ast:fir_lowpass_ast_inst\|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl " "Elaborating entity \"auk_dspip_avalon_streaming_controller_fir_131\" for hierarchy \"fir_lowpass:u_fir_lowpass\|fir_lowpass_ast:fir_lowpass_ast_inst\|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl\"" {  } { { "ipcore/FIR/fir_lowpass_ast.vhd" "intf_ctrl" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/FIR/fir_lowpass_ast.vhd" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859727215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fir_lowpass_st fir_lowpass:u_fir_lowpass\|fir_lowpass_ast:fir_lowpass_ast_inst\|fir_lowpass_st:fircore " "Elaborating entity \"fir_lowpass_st\" for hierarchy \"fir_lowpass:u_fir_lowpass\|fir_lowpass_ast:fir_lowpass_ast_inst\|fir_lowpass_st:fircore\"" {  } { { "ipcore/FIR/fir_lowpass_ast.vhd" "fircore" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/FIR/fir_lowpass_ast.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859727221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/fir/fir_compiler-library/tdl_da_lc.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/fir/fir_compiler-library/tdl_da_lc.v" { { "Info" "ISGN_ENTITY_NAME" "1 tdl_da_lc " "Found entity 1: tdl_da_lc" {  } { { "tdl_da_lc.v" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/FIR/fir_compiler-library/tdl_da_lc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565859727283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565859727283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tdl_da_lc fir_lowpass:u_fir_lowpass\|fir_lowpass_ast:fir_lowpass_ast_inst\|fir_lowpass_st:fircore\|tdl_da_lc:Utdldalc0n " "Elaborating entity \"tdl_da_lc\" for hierarchy \"fir_lowpass:u_fir_lowpass\|fir_lowpass_ast:fir_lowpass_ast_inst\|fir_lowpass_st:fircore\|tdl_da_lc:Utdldalc0n\"" {  } { { "ipcore/FIR/fir_lowpass_st.v" "Utdldalc0n" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/FIR/fir_lowpass_st.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859727288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/fir/fir_compiler-library/sadd_cen.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/fir/fir_compiler-library/sadd_cen.v" { { "Info" "ISGN_ENTITY_NAME" "1 sadd_cen " "Found entity 1: sadd_cen" {  } { { "sadd_cen.v" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/FIR/fir_compiler-library/sadd_cen.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565859727386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565859727386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sadd_cen fir_lowpass:u_fir_lowpass\|fir_lowpass_ast:fir_lowpass_ast_inst\|fir_lowpass_st:fircore\|sadd_cen:U_0_sym_add " "Elaborating entity \"sadd_cen\" for hierarchy \"fir_lowpass:u_fir_lowpass\|fir_lowpass_ast:fir_lowpass_ast_inst\|fir_lowpass_st:fircore\|sadd_cen:U_0_sym_add\"" {  } { { "ipcore/FIR/fir_lowpass_st.v" "U_0_sym_add" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/FIR/fir_lowpass_st.v" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859727391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/fir/fir_compiler-library/rom_lut_r_cen.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/fir/fir_compiler-library/rom_lut_r_cen.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom_lut_r_cen " "Found entity 1: rom_lut_r_cen" {  } { { "rom_lut_r_cen.v" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/FIR/fir_compiler-library/rom_lut_r_cen.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565859727462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565859727462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_lut_r_cen fir_lowpass:u_fir_lowpass\|fir_lowpass_ast:fir_lowpass_ast_inst\|fir_lowpass_st:fircore\|rom_lut_r_cen:Ur0_n_0_pp " "Elaborating entity \"rom_lut_r_cen\" for hierarchy \"fir_lowpass:u_fir_lowpass\|fir_lowpass_ast:fir_lowpass_ast_inst\|fir_lowpass_st:fircore\|rom_lut_r_cen:Ur0_n_0_pp\"" {  } { { "ipcore/FIR/fir_lowpass_st.v" "Ur0_n_0_pp" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/FIR/fir_lowpass_st.v" 227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859727468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_lut_r_cen fir_lowpass:u_fir_lowpass\|fir_lowpass_ast:fir_lowpass_ast_inst\|fir_lowpass_st:fircore\|rom_lut_r_cen:Ur0_n_16_pp " "Elaborating entity \"rom_lut_r_cen\" for hierarchy \"fir_lowpass:u_fir_lowpass\|fir_lowpass_ast:fir_lowpass_ast_inst\|fir_lowpass_st:fircore\|rom_lut_r_cen:Ur0_n_16_pp\"" {  } { { "ipcore/FIR/fir_lowpass_st.v" "Ur0_n_16_pp" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/FIR/fir_lowpass_st.v" 643 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859727511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_lut_r_cen fir_lowpass:u_fir_lowpass\|fir_lowpass_ast:fir_lowpass_ast_inst\|fir_lowpass_st:fircore\|rom_lut_r_cen:Ur1_n_0_pp " "Elaborating entity \"rom_lut_r_cen\" for hierarchy \"fir_lowpass:u_fir_lowpass\|fir_lowpass_ast:fir_lowpass_ast_inst\|fir_lowpass_st:fircore\|rom_lut_r_cen:Ur1_n_0_pp\"" {  } { { "ipcore/FIR/fir_lowpass_st.v" "Ur1_n_0_pp" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/FIR/fir_lowpass_st.v" 669 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859727515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_lut_r_cen fir_lowpass:u_fir_lowpass\|fir_lowpass_ast:fir_lowpass_ast_inst\|fir_lowpass_st:fircore\|rom_lut_r_cen:Ur1_n_16_pp " "Elaborating entity \"rom_lut_r_cen\" for hierarchy \"fir_lowpass:u_fir_lowpass\|fir_lowpass_ast:fir_lowpass_ast_inst\|fir_lowpass_st:fircore\|rom_lut_r_cen:Ur1_n_16_pp\"" {  } { { "ipcore/FIR/fir_lowpass_st.v" "Ur1_n_16_pp" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/FIR/fir_lowpass_st.v" 1069 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859727550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_lut_r_cen fir_lowpass:u_fir_lowpass\|fir_lowpass_ast:fir_lowpass_ast_inst\|fir_lowpass_st:fircore\|rom_lut_r_cen:Ur2_n_0_pp " "Elaborating entity \"rom_lut_r_cen\" for hierarchy \"fir_lowpass:u_fir_lowpass\|fir_lowpass_ast:fir_lowpass_ast_inst\|fir_lowpass_st:fircore\|rom_lut_r_cen:Ur2_n_0_pp\"" {  } { { "ipcore/FIR/fir_lowpass_st.v" "Ur2_n_0_pp" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/FIR/fir_lowpass_st.v" 1094 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859727553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_lut_r_cen fir_lowpass:u_fir_lowpass\|fir_lowpass_ast:fir_lowpass_ast_inst\|fir_lowpass_st:fircore\|rom_lut_r_cen:Ur2_n_16_pp " "Elaborating entity \"rom_lut_r_cen\" for hierarchy \"fir_lowpass:u_fir_lowpass\|fir_lowpass_ast:fir_lowpass_ast_inst\|fir_lowpass_st:fircore\|rom_lut_r_cen:Ur2_n_16_pp\"" {  } { { "ipcore/FIR/fir_lowpass_st.v" "Ur2_n_16_pp" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/FIR/fir_lowpass_st.v" 1446 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859727592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_lut_r_cen fir_lowpass:u_fir_lowpass\|fir_lowpass_ast:fir_lowpass_ast_inst\|fir_lowpass_st:fircore\|rom_lut_r_cen:Ur3_n_0_pp " "Elaborating entity \"rom_lut_r_cen\" for hierarchy \"fir_lowpass:u_fir_lowpass\|fir_lowpass_ast:fir_lowpass_ast_inst\|fir_lowpass_st:fircore\|rom_lut_r_cen:Ur3_n_0_pp\"" {  } { { "ipcore/FIR/fir_lowpass_st.v" "Ur3_n_0_pp" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/FIR/fir_lowpass_st.v" 1468 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859727598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_lut_r_cen fir_lowpass:u_fir_lowpass\|fir_lowpass_ast:fir_lowpass_ast_inst\|fir_lowpass_st:fircore\|rom_lut_r_cen:Ur3_n_16_pp " "Elaborating entity \"rom_lut_r_cen\" for hierarchy \"fir_lowpass:u_fir_lowpass\|fir_lowpass_ast:fir_lowpass_ast_inst\|fir_lowpass_st:fircore\|rom_lut_r_cen:Ur3_n_16_pp\"" {  } { { "ipcore/FIR/fir_lowpass_st.v" "Ur3_n_16_pp" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/FIR/fir_lowpass_st.v" 1772 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859727635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/fir/fir_compiler-library/sadd_lpm_cen.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/fir/fir_compiler-library/sadd_lpm_cen.v" { { "Info" "ISGN_ENTITY_NAME" "1 sadd_lpm_cen " "Found entity 1: sadd_lpm_cen" {  } { { "sadd_lpm_cen.v" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/FIR/fir_compiler-library/sadd_lpm_cen.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565859727671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565859727671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sadd_lpm_cen fir_lowpass:u_fir_lowpass\|fir_lowpass_ast:fir_lowpass_ast_inst\|fir_lowpass_st:fircore\|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n " "Elaborating entity \"sadd_lpm_cen\" for hierarchy \"fir_lowpass:u_fir_lowpass\|fir_lowpass_ast:fir_lowpass_ast_inst\|fir_lowpass_st:fircore\|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n\"" {  } { { "ipcore/FIR/fir_lowpass_st.v" "Uadd_0_lut_l_0_n_0_n" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/FIR/fir_lowpass_st.v" 1829 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859727676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sadd_lpm_cen fir_lowpass:u_fir_lowpass\|fir_lowpass_ast:fir_lowpass_ast_inst\|fir_lowpass_st:fircore\|sadd_lpm_cen:Uadd_0_lut_l_1_n_0_n " "Elaborating entity \"sadd_lpm_cen\" for hierarchy \"fir_lowpass:u_fir_lowpass\|fir_lowpass_ast:fir_lowpass_ast_inst\|fir_lowpass_st:fircore\|sadd_lpm_cen:Uadd_0_lut_l_1_n_0_n\"" {  } { { "ipcore/FIR/fir_lowpass_st.v" "Uadd_0_lut_l_1_n_0_n" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/FIR/fir_lowpass_st.v" 1866 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859727702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sadd_lpm_cen fir_lowpass:u_fir_lowpass\|fir_lowpass_ast:fir_lowpass_ast_inst\|fir_lowpass_st:fircore\|sadd_lpm_cen:Uadd_0_lut_l_2_n_0_n " "Elaborating entity \"sadd_lpm_cen\" for hierarchy \"fir_lowpass:u_fir_lowpass\|fir_lowpass_ast:fir_lowpass_ast_inst\|fir_lowpass_st:fircore\|sadd_lpm_cen:Uadd_0_lut_l_2_n_0_n\"" {  } { { "ipcore/FIR/fir_lowpass_st.v" "Uadd_0_lut_l_2_n_0_n" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/FIR/fir_lowpass_st.v" 1887 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859727714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sadd_lpm_cen fir_lowpass:u_fir_lowpass\|fir_lowpass_ast:fir_lowpass_ast_inst\|fir_lowpass_st:fircore\|sadd_lpm_cen:Uadd_0_lut_l_3_n_0_n " "Elaborating entity \"sadd_lpm_cen\" for hierarchy \"fir_lowpass:u_fir_lowpass\|fir_lowpass_ast:fir_lowpass_ast_inst\|fir_lowpass_st:fircore\|sadd_lpm_cen:Uadd_0_lut_l_3_n_0_n\"" {  } { { "ipcore/FIR/fir_lowpass_st.v" "Uadd_0_lut_l_3_n_0_n" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/FIR/fir_lowpass_st.v" 1900 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859727721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sadd_lpm_cen fir_lowpass:u_fir_lowpass\|fir_lowpass_ast:fir_lowpass_ast_inst\|fir_lowpass_st:fircore\|sadd_lpm_cen:Uadd_0_lut_l_4_n_0_n " "Elaborating entity \"sadd_lpm_cen\" for hierarchy \"fir_lowpass:u_fir_lowpass\|fir_lowpass_ast:fir_lowpass_ast_inst\|fir_lowpass_st:fircore\|sadd_lpm_cen:Uadd_0_lut_l_4_n_0_n\"" {  } { { "ipcore/FIR/fir_lowpass_st.v" "Uadd_0_lut_l_4_n_0_n" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/FIR/fir_lowpass_st.v" 1909 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859727727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sadd_lpm_cen fir_lowpass:u_fir_lowpass\|fir_lowpass_ast:fir_lowpass_ast_inst\|fir_lowpass_st:fircore\|sadd_lpm_cen:Uadd_cen_l_0_n_0_n " "Elaborating entity \"sadd_lpm_cen\" for hierarchy \"fir_lowpass:u_fir_lowpass\|fir_lowpass_ast:fir_lowpass_ast_inst\|fir_lowpass_st:fircore\|sadd_lpm_cen:Uadd_cen_l_0_n_0_n\"" {  } { { "ipcore/FIR/fir_lowpass_st.v" "Uadd_cen_l_0_n_0_n" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/FIR/fir_lowpass_st.v" 2295 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859727856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sadd_lpm_cen fir_lowpass:u_fir_lowpass\|fir_lowpass_ast:fir_lowpass_ast_inst\|fir_lowpass_st:fircore\|sadd_lpm_cen:Uadd_cen_l_1_n_0_n " "Elaborating entity \"sadd_lpm_cen\" for hierarchy \"fir_lowpass:u_fir_lowpass\|fir_lowpass_ast:fir_lowpass_ast_inst\|fir_lowpass_st:fircore\|sadd_lpm_cen:Uadd_cen_l_1_n_0_n\"" {  } { { "ipcore/FIR/fir_lowpass_st.v" "Uadd_cen_l_1_n_0_n" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/FIR/fir_lowpass_st.v" 2304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859727863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/fir/fir_compiler-library/mac_tl.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/fir/fir_compiler-library/mac_tl.v" { { "Info" "ISGN_ENTITY_NAME" "1 mac_tl " "Found entity 1: mac_tl" {  } { { "mac_tl.v" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/FIR/fir_compiler-library/mac_tl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565859727898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565859727898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mac_tl fir_lowpass:u_fir_lowpass\|fir_lowpass_ast:fir_lowpass_ast_inst\|fir_lowpass_st:fircore\|mac_tl:Umtl " "Elaborating entity \"mac_tl\" for hierarchy \"fir_lowpass:u_fir_lowpass\|fir_lowpass_ast:fir_lowpass_ast_inst\|fir_lowpass_st:fircore\|mac_tl:Umtl\"" {  } { { "ipcore/FIR/fir_lowpass_st.v" "Umtl" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/FIR/fir_lowpass_st.v" 2313 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859727905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/fir/fir_compiler-library/par_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/fir/fir_compiler-library/par_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 par_ctrl " "Found entity 1: par_ctrl" {  } { { "par_ctrl.v" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/FIR/fir_compiler-library/par_ctrl.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565859727953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565859727953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "par_ctrl fir_lowpass:u_fir_lowpass\|fir_lowpass_ast:fir_lowpass_ast_inst\|fir_lowpass_st:fircore\|par_ctrl:Uctrl " "Elaborating entity \"par_ctrl\" for hierarchy \"fir_lowpass:u_fir_lowpass\|fir_lowpass_ast:fir_lowpass_ast_inst\|fir_lowpass_st:fircore\|par_ctrl:Uctrl\"" {  } { { "ipcore/FIR/fir_lowpass_st.v" "Uctrl" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/FIR/fir_lowpass_st.v" 2329 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859727958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FFT_top FFT_top:FFT_u " "Elaborating entity \"FFT_top\" for hierarchy \"FFT_top:FFT_u\"" {  } { { "../rtl/FIR_audio_lcd.v" "FFT_u" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/rtl/FIR_audio_lcd.v" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859727967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_in_fifo FFT_top:FFT_u\|audio_in_fifo:fifo_inst " "Elaborating entity \"audio_in_fifo\" for hierarchy \"FFT_top:FFT_u\|audio_in_fifo:fifo_inst\"" {  } { { "../rtl/FFT/FFT_top.v" "fifo_inst" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/rtl/FFT/FFT_top.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859727971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo FFT_top:FFT_u\|audio_in_fifo:fifo_inst\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"FFT_top:FFT_u\|audio_in_fifo:fifo_inst\|dcfifo:dcfifo_component\"" {  } { { "ipcore/audio_in_fifo.v" "dcfifo_component" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/audio_in_fifo.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859728086 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FFT_top:FFT_u\|audio_in_fifo:fifo_inst\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"FFT_top:FFT_u\|audio_in_fifo:fifo_inst\|dcfifo:dcfifo_component\"" {  } { { "ipcore/audio_in_fifo.v" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/audio_in_fifo.v" 87 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1565859728087 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FFT_top:FFT_u\|audio_in_fifo:fifo_inst\|dcfifo:dcfifo_component " "Instantiated megafunction \"FFT_top:FFT_u\|audio_in_fifo:fifo_inst\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859728087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859728087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859728087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859728087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859728087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859728087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859728087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859728087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch OFF " "Parameter \"read_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859728087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859728087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859728087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859728087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859728087 ""}  } { { "ipcore/audio_in_fifo.v" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/audio_in_fifo.v" 87 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1565859728087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_46k1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_46k1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_46k1 " "Found entity 1: dcfifo_46k1" {  } { { "db/dcfifo_46k1.tdf" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/db/dcfifo_46k1.tdf" 36 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565859728167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565859728167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_46k1 FFT_top:FFT_u\|audio_in_fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_46k1:auto_generated " "Elaborating entity \"dcfifo_46k1\" for hierarchy \"FFT_top:FFT_u\|audio_in_fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_46k1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "d:/quartus13.1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859728169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_r57.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_r57.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_r57 " "Found entity 1: a_graycounter_r57" {  } { { "db/a_graycounter_r57.tdf" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/db/a_graycounter_r57.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565859728248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565859728248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_r57 FFT_top:FFT_u\|audio_in_fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_46k1:auto_generated\|a_graycounter_r57:rdptr_g1p " "Elaborating entity \"a_graycounter_r57\" for hierarchy \"FFT_top:FFT_u\|audio_in_fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_46k1:auto_generated\|a_graycounter_r57:rdptr_g1p\"" {  } { { "db/dcfifo_46k1.tdf" "rdptr_g1p" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/db/dcfifo_46k1.tdf" 49 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859728249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_njc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_njc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_njc " "Found entity 1: a_graycounter_njc" {  } { { "db/a_graycounter_njc.tdf" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/db/a_graycounter_njc.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565859728328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565859728328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_njc FFT_top:FFT_u\|audio_in_fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_46k1:auto_generated\|a_graycounter_njc:wrptr_g1p " "Elaborating entity \"a_graycounter_njc\" for hierarchy \"FFT_top:FFT_u\|audio_in_fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_46k1:auto_generated\|a_graycounter_njc:wrptr_g1p\"" {  } { { "db/dcfifo_46k1.tdf" "wrptr_g1p" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/db/dcfifo_46k1.tdf" 50 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859728330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_oj31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_oj31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_oj31 " "Found entity 1: altsyncram_oj31" {  } { { "db/altsyncram_oj31.tdf" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/db/altsyncram_oj31.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565859728416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565859728416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_oj31 FFT_top:FFT_u\|audio_in_fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_46k1:auto_generated\|altsyncram_oj31:fifo_ram " "Elaborating entity \"altsyncram_oj31\" for hierarchy \"FFT_top:FFT_u\|audio_in_fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_46k1:auto_generated\|altsyncram_oj31:fifo_ram\"" {  } { { "db/dcfifo_46k1.tdf" "fifo_ram" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/db/dcfifo_46k1.tdf" 51 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859728418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_gkd.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_gkd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_gkd " "Found entity 1: alt_synch_pipe_gkd" {  } { { "db/alt_synch_pipe_gkd.tdf" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/db/alt_synch_pipe_gkd.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565859728476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565859728476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_gkd FFT_top:FFT_u\|audio_in_fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_46k1:auto_generated\|alt_synch_pipe_gkd:rs_dgwp " "Elaborating entity \"alt_synch_pipe_gkd\" for hierarchy \"FFT_top:FFT_u\|audio_in_fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_46k1:auto_generated\|alt_synch_pipe_gkd:rs_dgwp\"" {  } { { "db/dcfifo_46k1.tdf" "rs_dgwp" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/db/dcfifo_46k1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859728478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_fd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_fd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_fd9 " "Found entity 1: dffpipe_fd9" {  } { { "db/dffpipe_fd9.tdf" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/db/dffpipe_fd9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565859728510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565859728510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_fd9 FFT_top:FFT_u\|audio_in_fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_46k1:auto_generated\|alt_synch_pipe_gkd:rs_dgwp\|dffpipe_fd9:dffpipe12 " "Elaborating entity \"dffpipe_fd9\" for hierarchy \"FFT_top:FFT_u\|audio_in_fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_46k1:auto_generated\|alt_synch_pipe_gkd:rs_dgwp\|dffpipe_fd9:dffpipe12\"" {  } { { "db/alt_synch_pipe_gkd.tdf" "dffpipe12" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/db/alt_synch_pipe_gkd.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859728512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_hkd.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_hkd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_hkd " "Found entity 1: alt_synch_pipe_hkd" {  } { { "db/alt_synch_pipe_hkd.tdf" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/db/alt_synch_pipe_hkd.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565859728540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565859728540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_hkd FFT_top:FFT_u\|audio_in_fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_46k1:auto_generated\|alt_synch_pipe_hkd:ws_dgrp " "Elaborating entity \"alt_synch_pipe_hkd\" for hierarchy \"FFT_top:FFT_u\|audio_in_fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_46k1:auto_generated\|alt_synch_pipe_hkd:ws_dgrp\"" {  } { { "db/dcfifo_46k1.tdf" "ws_dgrp" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/db/dcfifo_46k1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859728541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_gd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_gd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_gd9 " "Found entity 1: dffpipe_gd9" {  } { { "db/dffpipe_gd9.tdf" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/db/dffpipe_gd9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565859728569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565859728569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_gd9 FFT_top:FFT_u\|audio_in_fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_46k1:auto_generated\|alt_synch_pipe_hkd:ws_dgrp\|dffpipe_gd9:dffpipe15 " "Elaborating entity \"dffpipe_gd9\" for hierarchy \"FFT_top:FFT_u\|audio_in_fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_46k1:auto_generated\|alt_synch_pipe_hkd:ws_dgrp\|dffpipe_gd9:dffpipe15\"" {  } { { "db/alt_synch_pipe_hkd.tdf" "dffpipe15" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/db/alt_synch_pipe_hkd.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859728571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_d66.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_d66.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_d66 " "Found entity 1: cmpr_d66" {  } { { "db/cmpr_d66.tdf" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/db/cmpr_d66.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565859728649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565859728649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_d66 FFT_top:FFT_u\|audio_in_fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_46k1:auto_generated\|cmpr_d66:rdempty_eq_comp " "Elaborating entity \"cmpr_d66\" for hierarchy \"FFT_top:FFT_u\|audio_in_fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_46k1:auto_generated\|cmpr_d66:rdempty_eq_comp\"" {  } { { "db/dcfifo_46k1.tdf" "rdempty_eq_comp" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/db/dcfifo_46k1.tdf" 60 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859728651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fft_ctrl FFT_top:FFT_u\|fft_ctrl:u_fft_ctrl " "Elaborating entity \"fft_ctrl\" for hierarchy \"FFT_top:FFT_u\|fft_ctrl:u_fft_ctrl\"" {  } { { "../rtl/FFT/FFT_top.v" "u_fft_ctrl" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/rtl/FFT/FFT_top.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859728658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FFT FFT_top:FFT_u\|FFT:FFT_u " "Elaborating entity \"FFT\" for hierarchy \"FFT_top:FFT_u\|FFT:FFT_u\"" {  } { { "../rtl/FFT/FFT_top.v" "FFT_u" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/rtl/FFT/FFT_top.v" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859728664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/fft/fft-library/asj_fft_sglstream_fft_131.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ipcore/fft/fft-library/asj_fft_sglstream_fft_131.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_sglstream_fft_131-transform " "Found design unit 1: asj_fft_sglstream_fft_131-transform" {  } { { "asj_fft_sglstream_fft_131.vhd" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/FFT/fft-library/asj_fft_sglstream_fft_131.vhd" 77 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565859728884 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_sglstream_fft_131 " "Found entity 1: asj_fft_sglstream_fft_131" {  } { { "asj_fft_sglstream_fft_131.vhd" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/FFT/fft-library/asj_fft_sglstream_fft_131.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565859728884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565859728884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_sglstream_fft_131 FFT_top:FFT_u\|FFT:FFT_u\|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst " "Elaborating entity \"asj_fft_sglstream_fft_131\" for hierarchy \"FFT_top:FFT_u\|FFT:FFT_u\|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst\"" {  } { { "ipcore/FFT/FFT.v" "asj_fft_sglstream_fft_131_inst" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/FFT/FFT.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859728898 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "data_in_bfp " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"data_in_bfp\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1565859728912 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "twiddle_data " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"twiddle_data\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1565859728912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_avalon_streaming_sink_fft_131 FFT_top:FFT_u\|FFT:FFT_u\|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst\|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1 " "Elaborating entity \"auk_dspip_avalon_streaming_sink_fft_131\" for hierarchy \"FFT_top:FFT_u\|FFT:FFT_u\|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst\|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1\"" {  } { { "asj_fft_sglstream_fft_131.vhd" "auk_dsp_atlantic_sink_1" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/FFT/fft-library/asj_fft_sglstream_fft_131.vhd" 454 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859728922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo FFT_top:FFT_u\|FFT:FFT_u\|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst\|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo " "Elaborating entity \"scfifo\" for hierarchy \"FFT_top:FFT_u\|FFT:FFT_u\|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst\|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\"" {  } { { "ipcore/FFT/fft-library/auk_dspip_avalon_streaming_sink_fft_131.vhd" "\\normal_fifo:fifo_eab_on:in_fifo" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/FFT/fft-library/auk_dspip_avalon_streaming_sink_fft_131.vhd" 648 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859728962 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FFT_top:FFT_u\|FFT:FFT_u\|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst\|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo " "Elaborated megafunction instantiation \"FFT_top:FFT_u\|FFT:FFT_u\|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst\|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\"" {  } { { "ipcore/FFT/fft-library/auk_dspip_avalon_streaming_sink_fft_131.vhd" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/FFT/fft-library/auk_dspip_avalon_streaming_sink_fft_131.vhd" 648 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1565859728963 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FFT_top:FFT_u\|FFT:FFT_u\|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst\|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo " "Instantiated megafunction \"FFT_top:FFT_u\|FFT:FFT_u\|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst\|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859728964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "allow_rwcycle_when_full OFF " "Parameter \"allow_rwcycle_when_full\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859728964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_empty_value 1 " "Parameter \"almost_empty_value\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859728964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_full_value 5 " "Parameter \"almost_full_value\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859728964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix II " "Parameter \"intended_device_family\" = \"Stratix II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859728964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 7 " "Parameter \"lpm_numwords\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859728964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859728964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 34 " "Parameter \"lpm_width\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859728964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 3 " "Parameter \"lpm_widthu\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859728964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859728964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859728964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859728964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=Auto " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=Auto\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859728964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859728964 ""}  } { { "ipcore/FFT/fft-library/auk_dspip_avalon_streaming_sink_fft_131.vhd" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/FFT/fft-library/auk_dspip_avalon_streaming_sink_fft_131.vhd" 648 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1565859728964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_udh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_udh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_udh1 " "Found entity 1: scfifo_udh1" {  } { { "db/scfifo_udh1.tdf" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/db/scfifo_udh1.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565859729043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565859729043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_udh1 FFT_top:FFT_u\|FFT:FFT_u\|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst\|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_udh1:auto_generated " "Elaborating entity \"scfifo_udh1\" for hierarchy \"FFT_top:FFT_u\|FFT:FFT_u\|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst\|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_udh1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/quartus13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859729045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_no81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_no81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_no81 " "Found entity 1: a_dpfifo_no81" {  } { { "db/a_dpfifo_no81.tdf" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/db/a_dpfifo_no81.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565859729073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565859729073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_no81 FFT_top:FFT_u\|FFT:FFT_u\|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst\|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_udh1:auto_generated\|a_dpfifo_no81:dpfifo " "Elaborating entity \"a_dpfifo_no81\" for hierarchy \"FFT_top:FFT_u\|FFT:FFT_u\|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst\|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_udh1:auto_generated\|a_dpfifo_no81:dpfifo\"" {  } { { "db/scfifo_udh1.tdf" "dpfifo" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/db/scfifo_udh1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859729074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ssf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ssf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ssf1 " "Found entity 1: altsyncram_ssf1" {  } { { "db/altsyncram_ssf1.tdf" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/db/altsyncram_ssf1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565859729164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565859729164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ssf1 FFT_top:FFT_u\|FFT:FFT_u\|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst\|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_udh1:auto_generated\|a_dpfifo_no81:dpfifo\|altsyncram_ssf1:FIFOram " "Elaborating entity \"altsyncram_ssf1\" for hierarchy \"FFT_top:FFT_u\|FFT:FFT_u\|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst\|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_udh1:auto_generated\|a_dpfifo_no81:dpfifo\|altsyncram_ssf1:FIFOram\"" {  } { { "db/a_dpfifo_no81.tdf" "FIFOram" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/db/a_dpfifo_no81.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859729165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_gs8 FFT_top:FFT_u\|FFT:FFT_u\|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst\|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_udh1:auto_generated\|a_dpfifo_no81:dpfifo\|cmpr_gs8:almost_full_comparer " "Elaborating entity \"cmpr_gs8\" for hierarchy \"FFT_top:FFT_u\|FFT:FFT_u\|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst\|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_udh1:auto_generated\|a_dpfifo_no81:dpfifo\|cmpr_gs8:almost_full_comparer\"" {  } { { "db/a_dpfifo_no81.tdf" "almost_full_comparer" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/db/a_dpfifo_no81.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859729172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_gs8 FFT_top:FFT_u\|FFT:FFT_u\|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst\|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_udh1:auto_generated\|a_dpfifo_no81:dpfifo\|cmpr_gs8:two_comparison " "Elaborating entity \"cmpr_gs8\" for hierarchy \"FFT_top:FFT_u\|FFT:FFT_u\|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst\|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_udh1:auto_generated\|a_dpfifo_no81:dpfifo\|cmpr_gs8:two_comparison\"" {  } { { "db/a_dpfifo_no81.tdf" "two_comparison" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/db/a_dpfifo_no81.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859729176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_tnb FFT_top:FFT_u\|FFT:FFT_u\|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst\|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_udh1:auto_generated\|a_dpfifo_no81:dpfifo\|cntr_tnb:rd_ptr_msb " "Elaborating entity \"cntr_tnb\" for hierarchy \"FFT_top:FFT_u\|FFT:FFT_u\|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst\|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_udh1:auto_generated\|a_dpfifo_no81:dpfifo\|cntr_tnb:rd_ptr_msb\"" {  } { { "db/a_dpfifo_no81.tdf" "rd_ptr_msb" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/db/a_dpfifo_no81.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859729181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_ao7 FFT_top:FFT_u\|FFT:FFT_u\|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst\|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_udh1:auto_generated\|a_dpfifo_no81:dpfifo\|cntr_ao7:usedw_counter " "Elaborating entity \"cntr_ao7\" for hierarchy \"FFT_top:FFT_u\|FFT:FFT_u\|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst\|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_udh1:auto_generated\|a_dpfifo_no81:dpfifo\|cntr_ao7:usedw_counter\"" {  } { { "db/a_dpfifo_no81.tdf" "usedw_counter" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/db/a_dpfifo_no81.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859729185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_unb FFT_top:FFT_u\|FFT:FFT_u\|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst\|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_udh1:auto_generated\|a_dpfifo_no81:dpfifo\|cntr_unb:wr_ptr " "Elaborating entity \"cntr_unb\" for hierarchy \"FFT_top:FFT_u\|FFT:FFT_u\|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst\|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_udh1:auto_generated\|a_dpfifo_no81:dpfifo\|cntr_unb:wr_ptr\"" {  } { { "db/a_dpfifo_no81.tdf" "wr_ptr" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/db/a_dpfifo_no81.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859729189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_avalon_streaming_source_fft_131 FFT_top:FFT_u\|FFT:FFT_u\|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst\|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1 " "Elaborating entity \"auk_dspip_avalon_streaming_source_fft_131\" for hierarchy \"FFT_top:FFT_u\|FFT:FFT_u\|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst\|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1\"" {  } { { "asj_fft_sglstream_fft_131.vhd" "auk_dsp_atlantic_source_1" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/FFT/fft-library/asj_fft_sglstream_fft_131.vhd" 484 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859729200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_avalon_streaming_controller_fft_131 FFT_top:FFT_u\|FFT:FFT_u\|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst\|auk_dspip_avalon_streaming_controller_fft_131:auk_dsp_interface_controller_1 " "Elaborating entity \"auk_dspip_avalon_streaming_controller_fft_131\" for hierarchy \"FFT_top:FFT_u\|FFT:FFT_u\|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst\|auk_dspip_avalon_streaming_controller_fft_131:auk_dsp_interface_controller_1\"" {  } { { "asj_fft_sglstream_fft_131.vhd" "auk_dsp_interface_controller_1" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/FFT/fft-library/asj_fft_sglstream_fft_131.vhd" 514 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859729212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/fft/fft-library/asj_fft_m_k_counter_fft_131.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ipcore/fft/fft-library/asj_fft_m_k_counter_fft_131.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_m_k_counter_fft_131-gen_all " "Found design unit 1: asj_fft_m_k_counter_fft_131-gen_all" {  } { { "asj_fft_m_k_counter_fft_131.vhd" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/FFT/fft-library/asj_fft_m_k_counter_fft_131.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565859729292 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_m_k_counter_fft_131 " "Found entity 1: asj_fft_m_k_counter_fft_131" {  } { { "asj_fft_m_k_counter_fft_131.vhd" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/FFT/fft-library/asj_fft_m_k_counter_fft_131.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565859729292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565859729292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_m_k_counter_fft_131 FFT_top:FFT_u\|FFT:FFT_u\|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst\|asj_fft_m_k_counter_fft_131:\\gen_le256_mk:ctrl " "Elaborating entity \"asj_fft_m_k_counter_fft_131\" for hierarchy \"FFT_top:FFT_u\|FFT:FFT_u\|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst\|asj_fft_m_k_counter_fft_131:\\gen_le256_mk:ctrl\"" {  } { { "asj_fft_sglstream_fft_131.vhd" "\\gen_le256_mk:ctrl" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/FFT/fft-library/asj_fft_sglstream_fft_131.vhd" 601 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859729299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/fft/fft-library/asj_fft_tdl_bit_rst_fft_131.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ipcore/fft/fft-library/asj_fft_tdl_bit_rst_fft_131.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_tdl_bit_rst_fft_131-syn " "Found design unit 1: asj_fft_tdl_bit_rst_fft_131-syn" {  } { { "asj_fft_tdl_bit_rst_fft_131.vhd" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/FFT/fft-library/asj_fft_tdl_bit_rst_fft_131.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565859729346 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_tdl_bit_rst_fft_131 " "Found entity 1: asj_fft_tdl_bit_rst_fft_131" {  } { { "asj_fft_tdl_bit_rst_fft_131.vhd" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/FFT/fft-library/asj_fft_tdl_bit_rst_fft_131.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565859729346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565859729346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_tdl_bit_rst_fft_131 FFT_top:FFT_u\|FFT:FFT_u\|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst\|asj_fft_tdl_bit_rst_fft_131:delay_ctrl_np " "Elaborating entity \"asj_fft_tdl_bit_rst_fft_131\" for hierarchy \"FFT_top:FFT_u\|FFT:FFT_u\|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst\|asj_fft_tdl_bit_rst_fft_131:delay_ctrl_np\"" {  } { { "asj_fft_sglstream_fft_131.vhd" "delay_ctrl_np" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/FFT/fft-library/asj_fft_sglstream_fft_131.vhd" 670 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859729353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_tdl_bit_rst_fft_131 FFT_top:FFT_u\|FFT:FFT_u\|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst\|asj_fft_tdl_bit_rst_fft_131:delay_npd " "Elaborating entity \"asj_fft_tdl_bit_rst_fft_131\" for hierarchy \"FFT_top:FFT_u\|FFT:FFT_u\|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst\|asj_fft_tdl_bit_rst_fft_131:delay_npd\"" {  } { { "asj_fft_sglstream_fft_131.vhd" "delay_npd" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/FFT/fft-library/asj_fft_sglstream_fft_131.vhd" 685 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859729362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/fft/fft-library/asj_fft_wrengen_fft_131.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ipcore/fft/fft-library/asj_fft_wrengen_fft_131.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_wrengen_fft_131-gen_all " "Found design unit 1: asj_fft_wrengen_fft_131-gen_all" {  } { { "asj_fft_wrengen_fft_131.vhd" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/FFT/fft-library/asj_fft_wrengen_fft_131.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565859729425 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_wrengen_fft_131 " "Found entity 1: asj_fft_wrengen_fft_131" {  } { { "asj_fft_wrengen_fft_131.vhd" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/FFT/fft-library/asj_fft_wrengen_fft_131.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565859729425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565859729425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_wrengen_fft_131 FFT_top:FFT_u\|FFT:FFT_u\|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst\|asj_fft_wrengen_fft_131:sel_we " "Elaborating entity \"asj_fft_wrengen_fft_131\" for hierarchy \"FFT_top:FFT_u\|FFT:FFT_u\|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst\|asj_fft_wrengen_fft_131:sel_we\"" {  } { { "asj_fft_sglstream_fft_131.vhd" "sel_we" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/FFT/fft-library/asj_fft_sglstream_fft_131.vhd" 773 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859729435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/fft/fft-library/asj_fft_in_write_sgl_fft_131.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ipcore/fft/fft-library/asj_fft_in_write_sgl_fft_131.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_in_write_sgl_fft_131-writer " "Found design unit 1: asj_fft_in_write_sgl_fft_131-writer" {  } { { "asj_fft_in_write_sgl_fft_131.vhd" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/FFT/fft-library/asj_fft_in_write_sgl_fft_131.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565859729563 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_in_write_sgl_fft_131 " "Found entity 1: asj_fft_in_write_sgl_fft_131" {  } { { "asj_fft_in_write_sgl_fft_131.vhd" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/FFT/fft-library/asj_fft_in_write_sgl_fft_131.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565859729563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565859729563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_in_write_sgl_fft_131 FFT_top:FFT_u\|FFT:FFT_u\|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst\|asj_fft_in_write_sgl_fft_131:writer " "Elaborating entity \"asj_fft_in_write_sgl_fft_131\" for hierarchy \"FFT_top:FFT_u\|FFT:FFT_u\|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst\|asj_fft_in_write_sgl_fft_131:writer\"" {  } { { "asj_fft_sglstream_fft_131.vhd" "writer" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/FFT/fft-library/asj_fft_sglstream_fft_131.vhd" 870 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859729579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/fft/fft-library/asj_fft_cnt_ctrl_fft_131.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ipcore/fft/fft-library/asj_fft_cnt_ctrl_fft_131.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_cnt_ctrl_fft_131-cnt_sw " "Found design unit 1: asj_fft_cnt_ctrl_fft_131-cnt_sw" {  } { { "asj_fft_cnt_ctrl_fft_131.vhd" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/FFT/fft-library/asj_fft_cnt_ctrl_fft_131.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565859729630 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_cnt_ctrl_fft_131 " "Found entity 1: asj_fft_cnt_ctrl_fft_131" {  } { { "asj_fft_cnt_ctrl_fft_131.vhd" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/FFT/fft-library/asj_fft_cnt_ctrl_fft_131.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565859729630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565859729630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_cnt_ctrl_fft_131 FFT_top:FFT_u\|FFT:FFT_u\|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst\|asj_fft_cnt_ctrl_fft_131:ccc " "Elaborating entity \"asj_fft_cnt_ctrl_fft_131\" for hierarchy \"FFT_top:FFT_u\|FFT:FFT_u\|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst\|asj_fft_cnt_ctrl_fft_131:ccc\"" {  } { { "asj_fft_sglstream_fft_131.vhd" "ccc" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/FFT/fft-library/asj_fft_sglstream_fft_131.vhd" 908 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859729638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/fft/fft-library/asj_fft_4dp_ram_fft_131.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ipcore/fft/fft-library/asj_fft_4dp_ram_fft_131.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_4dp_ram_fft_131-syn " "Found design unit 1: asj_fft_4dp_ram_fft_131-syn" {  } { { "asj_fft_4dp_ram_fft_131.vhd" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/FFT/fft-library/asj_fft_4dp_ram_fft_131.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565859729691 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_4dp_ram_fft_131 " "Found entity 1: asj_fft_4dp_ram_fft_131" {  } { { "asj_fft_4dp_ram_fft_131.vhd" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/FFT/fft-library/asj_fft_4dp_ram_fft_131.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565859729691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565859729691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_4dp_ram_fft_131 FFT_top:FFT_u\|FFT:FFT_u\|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst\|asj_fft_4dp_ram_fft_131:dat_A " "Elaborating entity \"asj_fft_4dp_ram_fft_131\" for hierarchy \"FFT_top:FFT_u\|FFT:FFT_u\|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst\|asj_fft_4dp_ram_fft_131:dat_A\"" {  } { { "asj_fft_sglstream_fft_131.vhd" "dat_A" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/FFT/fft-library/asj_fft_sglstream_fft_131.vhd" 993 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859729700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/fft/fft-library/asj_fft_data_ram_fft_131.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ipcore/fft/fft-library/asj_fft_data_ram_fft_131.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_data_ram_fft_131-SYN " "Found design unit 1: asj_fft_data_ram_fft_131-SYN" {  } { { "asj_fft_data_ram_fft_131.vhd" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/FFT/fft-library/asj_fft_data_ram_fft_131.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565859729753 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_data_ram_fft_131 " "Found entity 1: asj_fft_data_ram_fft_131" {  } { { "asj_fft_data_ram_fft_131.vhd" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/FFT/fft-library/asj_fft_data_ram_fft_131.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565859729753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565859729753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_data_ram_fft_131 FFT_top:FFT_u\|FFT:FFT_u\|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst\|asj_fft_4dp_ram_fft_131:dat_A\|asj_fft_data_ram_fft_131:\\gen_rams:0:dat_A " "Elaborating entity \"asj_fft_data_ram_fft_131\" for hierarchy \"FFT_top:FFT_u\|FFT:FFT_u\|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst\|asj_fft_4dp_ram_fft_131:dat_A\|asj_fft_data_ram_fft_131:\\gen_rams:0:dat_A\"" {  } { { "asj_fft_4dp_ram_fft_131.vhd" "\\gen_rams:0:dat_A" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/FFT/fft-library/asj_fft_4dp_ram_fft_131.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859729761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram FFT_top:FFT_u\|FFT:FFT_u\|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst\|asj_fft_4dp_ram_fft_131:dat_A\|asj_fft_data_ram_fft_131:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"FFT_top:FFT_u\|FFT:FFT_u\|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst\|asj_fft_4dp_ram_fft_131:dat_A\|asj_fft_data_ram_fft_131:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\"" {  } { { "asj_fft_data_ram_fft_131.vhd" "\\gen_M4K:altsyncram_component" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/FFT/fft-library/asj_fft_data_ram_fft_131.vhd" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859729825 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FFT_top:FFT_u\|FFT:FFT_u\|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst\|asj_fft_4dp_ram_fft_131:dat_A\|asj_fft_data_ram_fft_131:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component " "Elaborated megafunction instantiation \"FFT_top:FFT_u\|FFT:FFT_u\|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst\|asj_fft_4dp_ram_fft_131:dat_A\|asj_fft_data_ram_fft_131:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\"" {  } { { "asj_fft_data_ram_fft_131.vhd" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/FFT/fft-library/asj_fft_data_ram_fft_131.vhd" 98 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1565859729841 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FFT_top:FFT_u\|FFT:FFT_u\|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst\|asj_fft_4dp_ram_fft_131:dat_A\|asj_fft_data_ram_fft_131:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component " "Instantiated megafunction \"FFT_top:FFT_u\|FFT:FFT_u\|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst\|asj_fft_4dp_ram_fft_131:dat_A\|asj_fft_data_ram_fft_131:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859729842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859729842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859729842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859729842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859729842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859729842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859729842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859729842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859729842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859729842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859729842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859729842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859729842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix " "Parameter \"intended_device_family\" = \"Stratix\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859729842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859729842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859729842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859729842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a NONE " "Parameter \"indata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859729842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859729842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859729842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859729842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859729842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859729842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859729842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859729842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859729842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859729842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859729842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859729842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859729842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859729842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859729842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859729842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859729842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859729842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859729842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859729842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859729842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859729842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859729842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859729842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859729842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859729842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859729842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859729842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a NONE " "Parameter \"wrcontrol_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859729842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859729842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859729842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859729842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859729842 ""}  } { { "asj_fft_data_ram_fft_131.vhd" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/FFT/fft-library/asj_fft_data_ram_fft_131.vhd" 98 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1565859729842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_aku3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_aku3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_aku3 " "Found entity 1: altsyncram_aku3" {  } { { "db/altsyncram_aku3.tdf" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/db/altsyncram_aku3.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565859729929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565859729929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_aku3 FFT_top:FFT_u\|FFT:FFT_u\|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst\|asj_fft_4dp_ram_fft_131:dat_A\|asj_fft_data_ram_fft_131:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_aku3:auto_generated " "Elaborating entity \"altsyncram_aku3\" for hierarchy \"FFT_top:FFT_u\|FFT:FFT_u\|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst\|asj_fft_4dp_ram_fft_131:dat_A\|asj_fft_data_ram_fft_131:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_aku3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/quartus13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859729930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/fft/fft-library/asj_fft_dataadgen_fft_131.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ipcore/fft/fft-library/asj_fft_dataadgen_fft_131.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_dataadgen_fft_131-gen_all " "Found design unit 1: asj_fft_dataadgen_fft_131-gen_all" {  } { { "asj_fft_dataadgen_fft_131.vhd" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/FFT/fft-library/asj_fft_dataadgen_fft_131.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565859730574 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_dataadgen_fft_131 " "Found entity 1: asj_fft_dataadgen_fft_131" {  } { { "asj_fft_dataadgen_fft_131.vhd" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/FFT/fft-library/asj_fft_dataadgen_fft_131.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565859730574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565859730574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_dataadgen_fft_131 FFT_top:FFT_u\|FFT:FFT_u\|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst\|asj_fft_dataadgen_fft_131:rd_adgen " "Elaborating entity \"asj_fft_dataadgen_fft_131\" for hierarchy \"FFT_top:FFT_u\|FFT:FFT_u\|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst\|asj_fft_dataadgen_fft_131:rd_adgen\"" {  } { { "asj_fft_sglstream_fft_131.vhd" "rd_adgen" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/FFT/fft-library/asj_fft_sglstream_fft_131.vhd" 1160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859730654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/fft/fft-library/asj_fft_cxb_addr_fft_131.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ipcore/fft/fft-library/asj_fft_cxb_addr_fft_131.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_cxb_addr_fft_131-syn " "Found design unit 1: asj_fft_cxb_addr_fft_131-syn" {  } { { "asj_fft_cxb_addr_fft_131.vhd" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/FFT/fft-library/asj_fft_cxb_addr_fft_131.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565859730708 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_cxb_addr_fft_131 " "Found entity 1: asj_fft_cxb_addr_fft_131" {  } { { "asj_fft_cxb_addr_fft_131.vhd" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/FFT/fft-library/asj_fft_cxb_addr_fft_131.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565859730708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565859730708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_cxb_addr_fft_131 FFT_top:FFT_u\|FFT:FFT_u\|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst\|asj_fft_cxb_addr_fft_131:ram_cxb_rd " "Elaborating entity \"asj_fft_cxb_addr_fft_131\" for hierarchy \"FFT_top:FFT_u\|FFT:FFT_u\|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst\|asj_fft_cxb_addr_fft_131:ram_cxb_rd\"" {  } { { "asj_fft_sglstream_fft_131.vhd" "ram_cxb_rd" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/FFT/fft-library/asj_fft_sglstream_fft_131.vhd" 1184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859730715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/fft/fft-library/asj_fft_wrswgen_fft_131.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ipcore/fft/fft-library/asj_fft_wrswgen_fft_131.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_wrswgen_fft_131-gen_all " "Found design unit 1: asj_fft_wrswgen_fft_131-gen_all" {  } { { "asj_fft_wrswgen_fft_131.vhd" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/FFT/fft-library/asj_fft_wrswgen_fft_131.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565859730872 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_wrswgen_fft_131 " "Found entity 1: asj_fft_wrswgen_fft_131" {  } { { "asj_fft_wrswgen_fft_131.vhd" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/FFT/fft-library/asj_fft_wrswgen_fft_131.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565859730872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565859730872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_wrswgen_fft_131 FFT_top:FFT_u\|FFT:FFT_u\|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst\|asj_fft_wrswgen_fft_131:\\gen_wrsw_1:get_wr_swtiches " "Elaborating entity \"asj_fft_wrswgen_fft_131\" for hierarchy \"FFT_top:FFT_u\|FFT:FFT_u\|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst\|asj_fft_wrswgen_fft_131:\\gen_wrsw_1:get_wr_swtiches\"" {  } { { "asj_fft_sglstream_fft_131.vhd" "\\gen_wrsw_1:get_wr_swtiches" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/FFT/fft-library/asj_fft_sglstream_fft_131.vhd" 1207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859730885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_cxb_addr_fft_131 FFT_top:FFT_u\|FFT:FFT_u\|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst\|asj_fft_cxb_addr_fft_131:\\gen_wrsw_1:ram_cxb_wr " "Elaborating entity \"asj_fft_cxb_addr_fft_131\" for hierarchy \"FFT_top:FFT_u\|FFT:FFT_u\|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst\|asj_fft_cxb_addr_fft_131:\\gen_wrsw_1:ram_cxb_wr\"" {  } { { "asj_fft_sglstream_fft_131.vhd" "\\gen_wrsw_1:ram_cxb_wr" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/FFT/fft-library/asj_fft_sglstream_fft_131.vhd" 1229 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859730895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/fft/fft-library/asj_fft_cxb_data_fft_131.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ipcore/fft/fft-library/asj_fft_cxb_data_fft_131.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_cxb_data_fft_131-syn " "Found design unit 1: asj_fft_cxb_data_fft_131-syn" {  } { { "asj_fft_cxb_data_fft_131.vhd" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/FFT/fft-library/asj_fft_cxb_data_fft_131.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565859730949 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_cxb_data_fft_131 " "Found entity 1: asj_fft_cxb_data_fft_131" {  } { { "asj_fft_cxb_data_fft_131.vhd" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/FFT/fft-library/asj_fft_cxb_data_fft_131.vhd" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565859730949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565859730949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_cxb_data_fft_131 FFT_top:FFT_u\|FFT:FFT_u\|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst\|asj_fft_cxb_data_fft_131:ram_cxb_wr_data " "Elaborating entity \"asj_fft_cxb_data_fft_131\" for hierarchy \"FFT_top:FFT_u\|FFT:FFT_u\|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst\|asj_fft_cxb_data_fft_131:ram_cxb_wr_data\"" {  } { { "asj_fft_sglstream_fft_131.vhd" "ram_cxb_wr_data" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/FFT/fft-library/asj_fft_sglstream_fft_131.vhd" 1352 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859730957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/fft/fft-library/asj_fft_cxb_data_r_fft_131.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ipcore/fft/fft-library/asj_fft_cxb_data_r_fft_131.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_cxb_data_r_fft_131-syn " "Found design unit 1: asj_fft_cxb_data_r_fft_131-syn" {  } { { "asj_fft_cxb_data_r_fft_131.vhd" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/FFT/fft-library/asj_fft_cxb_data_r_fft_131.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565859731024 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_cxb_data_r_fft_131 " "Found entity 1: asj_fft_cxb_data_r_fft_131" {  } { { "asj_fft_cxb_data_r_fft_131.vhd" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/FFT/fft-library/asj_fft_cxb_data_r_fft_131.vhd" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565859731024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565859731024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_cxb_data_r_fft_131 FFT_top:FFT_u\|FFT:FFT_u\|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst\|asj_fft_cxb_data_r_fft_131:ram_cxb_bfp_data " "Elaborating entity \"asj_fft_cxb_data_r_fft_131\" for hierarchy \"FFT_top:FFT_u\|FFT:FFT_u\|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst\|asj_fft_cxb_data_r_fft_131:ram_cxb_bfp_data\"" {  } { { "asj_fft_sglstream_fft_131.vhd" "ram_cxb_bfp_data" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/FFT/fft-library/asj_fft_sglstream_fft_131.vhd" 1384 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859731032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/fft/fft-library/asj_fft_dft_bfp_fft_131.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ipcore/fft/fft-library/asj_fft_dft_bfp_fft_131.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_dft_bfp_fft_131-dft_r4 " "Found design unit 1: asj_fft_dft_bfp_fft_131-dft_r4" {  } { { "asj_fft_dft_bfp_fft_131.vhd" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/FFT/fft-library/asj_fft_dft_bfp_fft_131.vhd" 82 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565859731148 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_dft_bfp_fft_131 " "Found entity 1: asj_fft_dft_bfp_fft_131" {  } { { "asj_fft_dft_bfp_fft_131.vhd" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/FFT/fft-library/asj_fft_dft_bfp_fft_131.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565859731148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565859731148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_dft_bfp_fft_131 FFT_top:FFT_u\|FFT:FFT_u\|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst\|asj_fft_dft_bfp_fft_131:\\gen_dft_1:bfpdft " "Elaborating entity \"asj_fft_dft_bfp_fft_131\" for hierarchy \"FFT_top:FFT_u\|FFT:FFT_u\|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst\|asj_fft_dft_bfp_fft_131:\\gen_dft_1:bfpdft\"" {  } { { "asj_fft_sglstream_fft_131.vhd" "\\gen_dft_1:bfpdft" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/FFT/fft-library/asj_fft_sglstream_fft_131.vhd" 1446 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859731157 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "data_in " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"data_in\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1565859731165 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "data_in_sc " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"data_in_sc\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1565859731165 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "butterfly_st1 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"butterfly_st1\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1565859731166 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "butterfly_st2 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"butterfly_st2\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1565859731166 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "butterfly_out " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"butterfly_out\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1565859731166 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "butterfly_rnd " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"butterfly_rnd\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1565859731166 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "reg_no_twiddle " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"reg_no_twiddle\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1565859731166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/fft/fft-library/asj_fft_pround_fft_131.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ipcore/fft/fft-library/asj_fft_pround_fft_131.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_pround_fft_131-AROUNDPIPE_SYNTH " "Found design unit 1: asj_fft_pround_fft_131-AROUNDPIPE_SYNTH" {  } { { "asj_fft_pround_fft_131.vhd" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/FFT/fft-library/asj_fft_pround_fft_131.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565859731214 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_pround_fft_131 " "Found entity 1: asj_fft_pround_fft_131" {  } { { "asj_fft_pround_fft_131.vhd" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/FFT/fft-library/asj_fft_pround_fft_131.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565859731214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565859731214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_pround_fft_131 FFT_top:FFT_u\|FFT:FFT_u\|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst\|asj_fft_dft_bfp_fft_131:\\gen_dft_1:bfpdft\|asj_fft_pround_fft_131:\\gen_full_rnd:gen_rounding_blk:0:u0 " "Elaborating entity \"asj_fft_pround_fft_131\" for hierarchy \"FFT_top:FFT_u\|FFT:FFT_u\|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst\|asj_fft_dft_bfp_fft_131:\\gen_dft_1:bfpdft\|asj_fft_pround_fft_131:\\gen_full_rnd:gen_rounding_blk:0:u0\"" {  } { { "asj_fft_dft_bfp_fft_131.vhd" "\\gen_full_rnd:gen_rounding_blk:0:u0" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/FFT/fft-library/asj_fft_dft_bfp_fft_131.vhd" 269 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859731222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ADD_SUB FFT_top:FFT_u\|FFT:FFT_u\|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst\|asj_fft_dft_bfp_fft_131:\\gen_dft_1:bfpdft\|asj_fft_pround_fft_131:\\gen_full_rnd:gen_rounding_blk:0:u0\|LPM_ADD_SUB:\\gbrnd:nev:gp:lpm_add_sub_component " "Elaborating entity \"LPM_ADD_SUB\" for hierarchy \"FFT_top:FFT_u\|FFT:FFT_u\|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst\|asj_fft_dft_bfp_fft_131:\\gen_dft_1:bfpdft\|asj_fft_pround_fft_131:\\gen_full_rnd:gen_rounding_blk:0:u0\|LPM_ADD_SUB:\\gbrnd:nev:gp:lpm_add_sub_component\"" {  } { { "asj_fft_pround_fft_131.vhd" "\\gbrnd:nev:gp:lpm_add_sub_component" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/FFT/fft-library/asj_fft_pround_fft_131.vhd" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859731275 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FFT_top:FFT_u\|FFT:FFT_u\|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst\|asj_fft_dft_bfp_fft_131:\\gen_dft_1:bfpdft\|asj_fft_pround_fft_131:\\gen_full_rnd:gen_rounding_blk:0:u0\|LPM_ADD_SUB:\\gbrnd:nev:gp:lpm_add_sub_component " "Elaborated megafunction instantiation \"FFT_top:FFT_u\|FFT:FFT_u\|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst\|asj_fft_dft_bfp_fft_131:\\gen_dft_1:bfpdft\|asj_fft_pround_fft_131:\\gen_full_rnd:gen_rounding_blk:0:u0\|LPM_ADD_SUB:\\gbrnd:nev:gp:lpm_add_sub_component\"" {  } { { "asj_fft_pround_fft_131.vhd" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/FFT/fft-library/asj_fft_pround_fft_131.vhd" 134 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1565859731287 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FFT_top:FFT_u\|FFT:FFT_u\|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst\|asj_fft_dft_bfp_fft_131:\\gen_dft_1:bfpdft\|asj_fft_pround_fft_131:\\gen_full_rnd:gen_rounding_blk:0:u0\|LPM_ADD_SUB:\\gbrnd:nev:gp:lpm_add_sub_component " "Instantiated megafunction \"FFT_top:FFT_u\|FFT:FFT_u\|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst\|asj_fft_dft_bfp_fft_131:\\gen_dft_1:bfpdft\|asj_fft_pround_fft_131:\\gen_full_rnd:gen_rounding_blk:0:u0\|LPM_ADD_SUB:\\gbrnd:nev:gp:lpm_add_sub_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 19 " "Parameter \"LPM_WIDTH\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859731287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UNUSED " "Parameter \"LPM_DIRECTION\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859731287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859731287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859731287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_ADD_SUB " "Parameter \"LPM_TYPE\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859731287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT ONE_INPUT_IS_CONSTANT=NO " "Parameter \"LPM_HINT\" = \"ONE_INPUT_IS_CONSTANT=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859731287 ""}  } { { "asj_fft_pround_fft_131.vhd" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/FFT/fft-library/asj_fft_pround_fft_131.vhd" 134 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1565859731287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_onj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_onj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_onj " "Found entity 1: add_sub_onj" {  } { { "db/add_sub_onj.tdf" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/db/add_sub_onj.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565859731372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565859731372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_onj FFT_top:FFT_u\|FFT:FFT_u\|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst\|asj_fft_dft_bfp_fft_131:\\gen_dft_1:bfpdft\|asj_fft_pround_fft_131:\\gen_full_rnd:gen_rounding_blk:0:u0\|LPM_ADD_SUB:\\gbrnd:nev:gp:lpm_add_sub_component\|add_sub_onj:auto_generated " "Elaborating entity \"add_sub_onj\" for hierarchy \"FFT_top:FFT_u\|FFT:FFT_u\|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst\|asj_fft_dft_bfp_fft_131:\\gen_dft_1:bfpdft\|asj_fft_pround_fft_131:\\gen_full_rnd:gen_rounding_blk:0:u0\|LPM_ADD_SUB:\\gbrnd:nev:gp:lpm_add_sub_component\|add_sub_onj:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/quartus13.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859731373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/fft/fft-library/asj_fft_tdl_bit_fft_131.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ipcore/fft/fft-library/asj_fft_tdl_bit_fft_131.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_tdl_bit_fft_131-syn " "Found design unit 1: asj_fft_tdl_bit_fft_131-syn" {  } { { "asj_fft_tdl_bit_fft_131.vhd" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/FFT/fft-library/asj_fft_tdl_bit_fft_131.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565859731489 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_tdl_bit_fft_131 " "Found entity 1: asj_fft_tdl_bit_fft_131" {  } { { "asj_fft_tdl_bit_fft_131.vhd" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/FFT/fft-library/asj_fft_tdl_bit_fft_131.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565859731489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565859731489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_tdl_bit_fft_131 FFT_top:FFT_u\|FFT:FFT_u\|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst\|asj_fft_dft_bfp_fft_131:\\gen_dft_1:bfpdft\|asj_fft_tdl_bit_fft_131:\\gen_disc:delay_next_pass " "Elaborating entity \"asj_fft_tdl_bit_fft_131\" for hierarchy \"FFT_top:FFT_u\|FFT:FFT_u\|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst\|asj_fft_dft_bfp_fft_131:\\gen_dft_1:bfpdft\|asj_fft_tdl_bit_fft_131:\\gen_disc:delay_next_pass\"" {  } { { "asj_fft_dft_bfp_fft_131.vhd" "\\gen_disc:delay_next_pass" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/FFT/fft-library/asj_fft_dft_bfp_fft_131.vhd" 339 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859731497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/fft/fft-library/asj_fft_bfp_o_fft_131.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ipcore/fft/fft-library/asj_fft_bfp_o_fft_131.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_bfp_o_fft_131-output_bfp " "Found design unit 1: asj_fft_bfp_o_fft_131-output_bfp" {  } { { "asj_fft_bfp_o_fft_131.vhd" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/FFT/fft-library/asj_fft_bfp_o_fft_131.vhd" 64 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565859731610 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_bfp_o_fft_131 " "Found entity 1: asj_fft_bfp_o_fft_131" {  } { { "asj_fft_bfp_o_fft_131.vhd" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/FFT/fft-library/asj_fft_bfp_o_fft_131.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565859731610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565859731610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_bfp_o_fft_131 FFT_top:FFT_u\|FFT:FFT_u\|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst\|asj_fft_dft_bfp_fft_131:\\gen_dft_1:bfpdft\|asj_fft_bfp_o_fft_131:\\gen_disc:bfp_detect " "Elaborating entity \"asj_fft_bfp_o_fft_131\" for hierarchy \"FFT_top:FFT_u\|FFT:FFT_u\|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst\|asj_fft_dft_bfp_fft_131:\\gen_dft_1:bfpdft\|asj_fft_bfp_o_fft_131:\\gen_disc:bfp_detect\"" {  } { { "asj_fft_dft_bfp_fft_131.vhd" "\\gen_disc:bfp_detect" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/FFT/fft-library/asj_fft_dft_bfp_fft_131.vhd" 352 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859731620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_tdl_bit_rst_fft_131 FFT_top:FFT_u\|FFT:FFT_u\|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst\|asj_fft_dft_bfp_fft_131:\\gen_dft_1:bfpdft\|asj_fft_bfp_o_fft_131:\\gen_disc:bfp_detect\|asj_fft_tdl_bit_rst_fft_131:\\gen_blk_float:gen_streaming:gen_disc:delay_next_blk " "Elaborating entity \"asj_fft_tdl_bit_rst_fft_131\" for hierarchy \"FFT_top:FFT_u\|FFT:FFT_u\|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst\|asj_fft_dft_bfp_fft_131:\\gen_dft_1:bfpdft\|asj_fft_bfp_o_fft_131:\\gen_disc:bfp_detect\|asj_fft_tdl_bit_rst_fft_131:\\gen_blk_float:gen_streaming:gen_disc:delay_next_blk\"" {  } { { "asj_fft_bfp_o_fft_131.vhd" "\\gen_blk_float:gen_streaming:gen_disc:delay_next_blk" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/FFT/fft-library/asj_fft_bfp_o_fft_131.vhd" 383 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859731631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_tdl_bit_fft_131 FFT_top:FFT_u\|FFT:FFT_u\|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst\|asj_fft_dft_bfp_fft_131:\\gen_dft_1:bfpdft\|asj_fft_bfp_o_fft_131:\\gen_disc:bfp_detect\|asj_fft_tdl_bit_fft_131:\\gen_blk_float:gen_streaming:gen_disc:delay_next_pass3 " "Elaborating entity \"asj_fft_tdl_bit_fft_131\" for hierarchy \"FFT_top:FFT_u\|FFT:FFT_u\|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst\|asj_fft_dft_bfp_fft_131:\\gen_dft_1:bfpdft\|asj_fft_bfp_o_fft_131:\\gen_disc:bfp_detect\|asj_fft_tdl_bit_fft_131:\\gen_blk_float:gen_streaming:gen_disc:delay_next_pass3\"" {  } { { "asj_fft_bfp_o_fft_131.vhd" "\\gen_blk_float:gen_streaming:gen_disc:delay_next_pass3" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/FFT/fft-library/asj_fft_bfp_o_fft_131.vhd" 397 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859731636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_tdl_bit_rst_fft_131 FFT_top:FFT_u\|FFT:FFT_u\|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst\|asj_fft_dft_bfp_fft_131:\\gen_dft_1:bfpdft\|asj_fft_bfp_o_fft_131:\\gen_disc:bfp_detect\|asj_fft_tdl_bit_rst_fft_131:\\gen_blk_float:gen_streaming:gen_disc:gen_consts_256:delay_next_pass " "Elaborating entity \"asj_fft_tdl_bit_rst_fft_131\" for hierarchy \"FFT_top:FFT_u\|FFT:FFT_u\|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst\|asj_fft_dft_bfp_fft_131:\\gen_dft_1:bfpdft\|asj_fft_bfp_o_fft_131:\\gen_disc:bfp_detect\|asj_fft_tdl_bit_rst_fft_131:\\gen_blk_float:gen_streaming:gen_disc:gen_consts_256:delay_next_pass\"" {  } { { "asj_fft_bfp_o_fft_131.vhd" "\\gen_blk_float:gen_streaming:gen_disc:gen_consts_256:delay_next_pass" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/FFT/fft-library/asj_fft_bfp_o_fft_131.vhd" 447 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859731641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/fft/fft-library/asj_fft_bfp_i_fft_131.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ipcore/fft/fft-library/asj_fft_bfp_i_fft_131.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_bfp_i_fft_131-input_bfp " "Found design unit 1: asj_fft_bfp_i_fft_131-input_bfp" {  } { { "asj_fft_bfp_i_fft_131.vhd" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/FFT/fft-library/asj_fft_bfp_i_fft_131.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565859731692 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_bfp_i_fft_131 " "Found entity 1: asj_fft_bfp_i_fft_131" {  } { { "asj_fft_bfp_i_fft_131.vhd" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/FFT/fft-library/asj_fft_bfp_i_fft_131.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565859731692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565859731692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_bfp_i_fft_131 FFT_top:FFT_u\|FFT:FFT_u\|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst\|asj_fft_dft_bfp_fft_131:\\gen_dft_1:bfpdft\|asj_fft_bfp_i_fft_131:\\gen_disc:bfp_scale " "Elaborating entity \"asj_fft_bfp_i_fft_131\" for hierarchy \"FFT_top:FFT_u\|FFT:FFT_u\|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst\|asj_fft_dft_bfp_fft_131:\\gen_dft_1:bfpdft\|asj_fft_bfp_i_fft_131:\\gen_disc:bfp_scale\"" {  } { { "asj_fft_dft_bfp_fft_131.vhd" "\\gen_disc:bfp_scale" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/FFT/fft-library/asj_fft_dft_bfp_fft_131.vhd" 383 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859731701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/fft/fft-library/asj_fft_cmult_std_fft_131.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ipcore/fft/fft-library/asj_fft_cmult_std_fft_131.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_cmult_std_fft_131-model " "Found design unit 1: asj_fft_cmult_std_fft_131-model" {  } { { "asj_fft_cmult_std_fft_131.vhd" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/FFT/fft-library/asj_fft_cmult_std_fft_131.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565859731799 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_cmult_std_fft_131 " "Found entity 1: asj_fft_cmult_std_fft_131" {  } { { "asj_fft_cmult_std_fft_131.vhd" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/FFT/fft-library/asj_fft_cmult_std_fft_131.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565859731799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565859731799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_cmult_std_fft_131 FFT_top:FFT_u\|FFT:FFT_u\|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst\|asj_fft_dft_bfp_fft_131:\\gen_dft_1:bfpdft\|asj_fft_cmult_std_fft_131:\\gen_da0:gen_std:cm1 " "Elaborating entity \"asj_fft_cmult_std_fft_131\" for hierarchy \"FFT_top:FFT_u\|FFT:FFT_u\|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst\|asj_fft_dft_bfp_fft_131:\\gen_dft_1:bfpdft\|asj_fft_cmult_std_fft_131:\\gen_da0:gen_std:cm1\"" {  } { { "asj_fft_dft_bfp_fft_131.vhd" "\\gen_da0:gen_std:cm1" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/FFT/fft-library/asj_fft_dft_bfp_fft_131.vhd" 901 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859731808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/fft/fft-library/asj_fft_mult_add_fft_131.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ipcore/fft/fft-library/asj_fft_mult_add_fft_131.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_mult_add_fft_131-syn " "Found design unit 1: asj_fft_mult_add_fft_131-syn" {  } { { "asj_fft_mult_add_fft_131.vhd" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/FFT/fft-library/asj_fft_mult_add_fft_131.vhd" 84 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565859731873 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_mult_add_fft_131 " "Found entity 1: asj_fft_mult_add_fft_131" {  } { { "asj_fft_mult_add_fft_131.vhd" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/FFT/fft-library/asj_fft_mult_add_fft_131.vhd" 65 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565859731873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565859731873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_mult_add_fft_131 FFT_top:FFT_u\|FFT:FFT_u\|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst\|asj_fft_dft_bfp_fft_131:\\gen_dft_1:bfpdft\|asj_fft_cmult_std_fft_131:\\gen_da0:gen_std:cm1\|asj_fft_mult_add_fft_131:\\gen_ma:gen_ma_full:ms " "Elaborating entity \"asj_fft_mult_add_fft_131\" for hierarchy \"FFT_top:FFT_u\|FFT:FFT_u\|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst\|asj_fft_dft_bfp_fft_131:\\gen_dft_1:bfpdft\|asj_fft_cmult_std_fft_131:\\gen_da0:gen_std:cm1\|asj_fft_mult_add_fft_131:\\gen_ma:gen_ma_full:ms\"" {  } { { "asj_fft_cmult_std_fft_131.vhd" "\\gen_ma:gen_ma_full:ms" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/FFT/fft-library/asj_fft_cmult_std_fft_131.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859731882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altmult_add FFT_top:FFT_u\|FFT:FFT_u\|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst\|asj_fft_dft_bfp_fft_131:\\gen_dft_1:bfpdft\|asj_fft_cmult_std_fft_131:\\gen_da0:gen_std:cm1\|asj_fft_mult_add_fft_131:\\gen_ma:gen_ma_full:ms\|altmult_add:ALTMULT_ADD_component " "Elaborating entity \"altmult_add\" for hierarchy \"FFT_top:FFT_u\|FFT:FFT_u\|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst\|asj_fft_dft_bfp_fft_131:\\gen_dft_1:bfpdft\|asj_fft_cmult_std_fft_131:\\gen_da0:gen_std:cm1\|asj_fft_mult_add_fft_131:\\gen_ma:gen_ma_full:ms\|altmult_add:ALTMULT_ADD_component\"" {  } { { "asj_fft_mult_add_fft_131.vhd" "ALTMULT_ADD_component" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/FFT/fft-library/asj_fft_mult_add_fft_131.vhd" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859731988 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FFT_top:FFT_u\|FFT:FFT_u\|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst\|asj_fft_dft_bfp_fft_131:\\gen_dft_1:bfpdft\|asj_fft_cmult_std_fft_131:\\gen_da0:gen_std:cm1\|asj_fft_mult_add_fft_131:\\gen_ma:gen_ma_full:ms\|altmult_add:ALTMULT_ADD_component " "Elaborated megafunction instantiation \"FFT_top:FFT_u\|FFT:FFT_u\|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst\|asj_fft_dft_bfp_fft_131:\\gen_dft_1:bfpdft\|asj_fft_cmult_std_fft_131:\\gen_da0:gen_std:cm1\|asj_fft_mult_add_fft_131:\\gen_ma:gen_ma_full:ms\|altmult_add:ALTMULT_ADD_component\"" {  } { { "asj_fft_mult_add_fft_131.vhd" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/FFT/fft-library/asj_fft_mult_add_fft_131.vhd" 164 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1565859732011 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FFT_top:FFT_u\|FFT:FFT_u\|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst\|asj_fft_dft_bfp_fft_131:\\gen_dft_1:bfpdft\|asj_fft_cmult_std_fft_131:\\gen_da0:gen_std:cm1\|asj_fft_mult_add_fft_131:\\gen_ma:gen_ma_full:ms\|altmult_add:ALTMULT_ADD_component " "Instantiated megafunction \"FFT_top:FFT_u\|FFT:FFT_u\|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst\|asj_fft_dft_bfp_fft_131:\\gen_dft_1:bfpdft\|asj_fft_cmult_std_fft_131:\\gen_da0:gen_std:cm1\|asj_fft_mult_add_fft_131:\\gen_ma:gen_ma_full:ms\|altmult_add:ALTMULT_ADD_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a1 CLOCK0 " "Parameter \"input_register_a1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859732012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register0 CLOCK0 " "Parameter \"multiplier_register0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859732012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_b UNUSED " "Parameter \"signed_pipeline_aclr_b\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859732012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register1 CLOCK0 " "Parameter \"multiplier_register1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859732012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_aclr1 UNUSED " "Parameter \"addnsub_multiplier_pipeline_aclr1\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859732012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_a UNUSED " "Parameter \"signed_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859732012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_a CLOCK0 " "Parameter \"signed_register_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859732012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_multipliers 2 " "Parameter \"number_of_multipliers\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859732012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr0 UNUSED " "Parameter \"multiplier_aclr0\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859732012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_b UNUSED " "Parameter \"signed_aclr_b\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859732012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_b CLOCK0 " "Parameter \"signed_register_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859732012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altmult_add " "Parameter \"lpm_type\" = \"altmult_add\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859732012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr1 UNUSED " "Parameter \"multiplier_aclr1\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859732012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b0 UNUSED " "Parameter \"input_aclr_b0\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859732012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_register CLOCK0 " "Parameter \"output_register\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859732012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_a SIGNED " "Parameter \"representation_a\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859732012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_a CLOCK0 " "Parameter \"signed_pipeline_register_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859732012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_result 25 " "Parameter \"width_result\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859732012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b0 DATAB " "Parameter \"input_source_b0\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859732012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b1 UNUSED " "Parameter \"input_aclr_b1\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859732012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a0 UNUSED " "Parameter \"input_aclr_a0\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859732012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register1 CLOCK0 " "Parameter \"addnsub_multiplier_register1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859732012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_b SIGNED " "Parameter \"representation_b\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859732012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_b CLOCK0 " "Parameter \"signed_pipeline_register_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859732012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b1 DATAB " "Parameter \"input_source_b1\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859732012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a0 DATAA " "Parameter \"input_source_a0\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859732012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a1 UNUSED " "Parameter \"input_aclr_a1\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859732012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dedicated_multiplier_circuitry AUTO " "Parameter \"dedicated_multiplier_circuitry\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859732012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a1 DATAA " "Parameter \"input_source_a1\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859732012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_aclr1 UNUSED " "Parameter \"addnsub_multiplier_aclr1\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859732012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_aclr UNUSED " "Parameter \"output_aclr\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859732012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_register1 CLOCK0 " "Parameter \"addnsub_multiplier_pipeline_register1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859732012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859732012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b0 CLOCK0 " "Parameter \"input_register_b0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859732012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859732012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b1 CLOCK0 " "Parameter \"input_register_b1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859732012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a0 CLOCK0 " "Parameter \"input_register_a0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859732012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier1_direction SUB " "Parameter \"multiplier1_direction\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859732012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_a UNUSED " "Parameter \"signed_pipeline_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859732012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub1 PORT_UNUSED " "Parameter \"port_addnsub1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859732012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub3 PORT_UNUSED " "Parameter \"port_addnsub3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859732012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_delay1 UNREGISTERED " "Parameter \"systolic_delay1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859732012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_delay3 UNREGISTERED " "Parameter \"systolic_delay3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859732012 ""}  } { { "asj_fft_mult_add_fft_131.vhd" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/FFT/fft-library/asj_fft_mult_add_fft_131.vhd" 164 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1565859732012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_add_khq2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_add_khq2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_add_khq2 " "Found entity 1: mult_add_khq2" {  } { { "db/mult_add_khq2.tdf" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/db/mult_add_khq2.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565859732103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565859732103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_add_khq2 FFT_top:FFT_u\|FFT:FFT_u\|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst\|asj_fft_dft_bfp_fft_131:\\gen_dft_1:bfpdft\|asj_fft_cmult_std_fft_131:\\gen_da0:gen_std:cm1\|asj_fft_mult_add_fft_131:\\gen_ma:gen_ma_full:ms\|altmult_add:ALTMULT_ADD_component\|mult_add_khq2:auto_generated " "Elaborating entity \"mult_add_khq2\" for hierarchy \"FFT_top:FFT_u\|FFT:FFT_u\|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst\|asj_fft_dft_bfp_fft_131:\\gen_dft_1:bfpdft\|asj_fft_cmult_std_fft_131:\\gen_da0:gen_std:cm1\|asj_fft_mult_add_fft_131:\\gen_ma:gen_ma_full:ms\|altmult_add:ALTMULT_ADD_component\|mult_add_khq2:auto_generated\"" {  } { { "altmult_add.tdf" "auto_generated" { Text "d:/quartus13.1/quartus/libraries/megafunctions/altmult_add.tdf" 594 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859732104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ded_mult_8591.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ded_mult_8591.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ded_mult_8591 " "Found entity 1: ded_mult_8591" {  } { { "db/ded_mult_8591.tdf" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/db/ded_mult_8591.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565859732136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565859732136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ded_mult_8591 FFT_top:FFT_u\|FFT:FFT_u\|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst\|asj_fft_dft_bfp_fft_131:\\gen_dft_1:bfpdft\|asj_fft_cmult_std_fft_131:\\gen_da0:gen_std:cm1\|asj_fft_mult_add_fft_131:\\gen_ma:gen_ma_full:ms\|altmult_add:ALTMULT_ADD_component\|mult_add_khq2:auto_generated\|ded_mult_8591:ded_mult1 " "Elaborating entity \"ded_mult_8591\" for hierarchy \"FFT_top:FFT_u\|FFT:FFT_u\|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst\|asj_fft_dft_bfp_fft_131:\\gen_dft_1:bfpdft\|asj_fft_cmult_std_fft_131:\\gen_da0:gen_std:cm1\|asj_fft_mult_add_fft_131:\\gen_ma:gen_ma_full:ms\|altmult_add:ALTMULT_ADD_component\|mult_add_khq2:auto_generated\|ded_mult_8591:ded_mult1\"" {  } { { "db/mult_add_khq2.tdf" "ded_mult1" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/db/mult_add_khq2.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859732137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_a3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_a3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_a3c " "Found entity 1: dffpipe_a3c" {  } { { "db/dffpipe_a3c.tdf" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/db/dffpipe_a3c.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565859732166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565859732166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_a3c FFT_top:FFT_u\|FFT:FFT_u\|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst\|asj_fft_dft_bfp_fft_131:\\gen_dft_1:bfpdft\|asj_fft_cmult_std_fft_131:\\gen_da0:gen_std:cm1\|asj_fft_mult_add_fft_131:\\gen_ma:gen_ma_full:ms\|altmult_add:ALTMULT_ADD_component\|mult_add_khq2:auto_generated\|ded_mult_8591:ded_mult1\|dffpipe_a3c:pre_result " "Elaborating entity \"dffpipe_a3c\" for hierarchy \"FFT_top:FFT_u\|FFT:FFT_u\|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst\|asj_fft_dft_bfp_fft_131:\\gen_dft_1:bfpdft\|asj_fft_cmult_std_fft_131:\\gen_da0:gen_std:cm1\|asj_fft_mult_add_fft_131:\\gen_ma:gen_ma_full:ms\|altmult_add:ALTMULT_ADD_component\|mult_add_khq2:auto_generated\|ded_mult_8591:ded_mult1\|dffpipe_a3c:pre_result\"" {  } { { "db/ded_mult_8591.tdf" "pre_result" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/db/ded_mult_8591.tdf" 52 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859732168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_mult_add_fft_131 FFT_top:FFT_u\|FFT:FFT_u\|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst\|asj_fft_dft_bfp_fft_131:\\gen_dft_1:bfpdft\|asj_fft_cmult_std_fft_131:\\gen_da0:gen_std:cm1\|asj_fft_mult_add_fft_131:\\gen_ma:gen_ma_full:ma " "Elaborating entity \"asj_fft_mult_add_fft_131\" for hierarchy \"FFT_top:FFT_u\|FFT:FFT_u\|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst\|asj_fft_dft_bfp_fft_131:\\gen_dft_1:bfpdft\|asj_fft_cmult_std_fft_131:\\gen_da0:gen_std:cm1\|asj_fft_mult_add_fft_131:\\gen_ma:gen_ma_full:ma\"" {  } { { "asj_fft_cmult_std_fft_131.vhd" "\\gen_ma:gen_ma_full:ma" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/FFT/fft-library/asj_fft_cmult_std_fft_131.vhd" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859732183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altmult_add FFT_top:FFT_u\|FFT:FFT_u\|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst\|asj_fft_dft_bfp_fft_131:\\gen_dft_1:bfpdft\|asj_fft_cmult_std_fft_131:\\gen_da0:gen_std:cm1\|asj_fft_mult_add_fft_131:\\gen_ma:gen_ma_full:ma\|altmult_add:ALTMULT_ADD_component " "Elaborating entity \"altmult_add\" for hierarchy \"FFT_top:FFT_u\|FFT:FFT_u\|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst\|asj_fft_dft_bfp_fft_131:\\gen_dft_1:bfpdft\|asj_fft_cmult_std_fft_131:\\gen_da0:gen_std:cm1\|asj_fft_mult_add_fft_131:\\gen_ma:gen_ma_full:ma\|altmult_add:ALTMULT_ADD_component\"" {  } { { "asj_fft_mult_add_fft_131.vhd" "ALTMULT_ADD_component" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/FFT/fft-library/asj_fft_mult_add_fft_131.vhd" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859732211 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FFT_top:FFT_u\|FFT:FFT_u\|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst\|asj_fft_dft_bfp_fft_131:\\gen_dft_1:bfpdft\|asj_fft_cmult_std_fft_131:\\gen_da0:gen_std:cm1\|asj_fft_mult_add_fft_131:\\gen_ma:gen_ma_full:ma\|altmult_add:ALTMULT_ADD_component " "Elaborated megafunction instantiation \"FFT_top:FFT_u\|FFT:FFT_u\|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst\|asj_fft_dft_bfp_fft_131:\\gen_dft_1:bfpdft\|asj_fft_cmult_std_fft_131:\\gen_da0:gen_std:cm1\|asj_fft_mult_add_fft_131:\\gen_ma:gen_ma_full:ma\|altmult_add:ALTMULT_ADD_component\"" {  } { { "asj_fft_mult_add_fft_131.vhd" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/FFT/fft-library/asj_fft_mult_add_fft_131.vhd" 164 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1565859732232 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FFT_top:FFT_u\|FFT:FFT_u\|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst\|asj_fft_dft_bfp_fft_131:\\gen_dft_1:bfpdft\|asj_fft_cmult_std_fft_131:\\gen_da0:gen_std:cm1\|asj_fft_mult_add_fft_131:\\gen_ma:gen_ma_full:ma\|altmult_add:ALTMULT_ADD_component " "Instantiated megafunction \"FFT_top:FFT_u\|FFT:FFT_u\|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst\|asj_fft_dft_bfp_fft_131:\\gen_dft_1:bfpdft\|asj_fft_cmult_std_fft_131:\\gen_da0:gen_std:cm1\|asj_fft_mult_add_fft_131:\\gen_ma:gen_ma_full:ma\|altmult_add:ALTMULT_ADD_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a1 CLOCK0 " "Parameter \"input_register_a1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859732232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register0 CLOCK0 " "Parameter \"multiplier_register0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859732232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_b UNUSED " "Parameter \"signed_pipeline_aclr_b\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859732232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register1 CLOCK0 " "Parameter \"multiplier_register1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859732232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_aclr1 UNUSED " "Parameter \"addnsub_multiplier_pipeline_aclr1\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859732232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_a UNUSED " "Parameter \"signed_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859732232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_a CLOCK0 " "Parameter \"signed_register_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859732232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_multipliers 2 " "Parameter \"number_of_multipliers\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859732232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr0 UNUSED " "Parameter \"multiplier_aclr0\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859732232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_b UNUSED " "Parameter \"signed_aclr_b\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859732232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_b CLOCK0 " "Parameter \"signed_register_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859732232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altmult_add " "Parameter \"lpm_type\" = \"altmult_add\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859732232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr1 UNUSED " "Parameter \"multiplier_aclr1\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859732232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b0 UNUSED " "Parameter \"input_aclr_b0\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859732232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_register CLOCK0 " "Parameter \"output_register\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859732232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_a SIGNED " "Parameter \"representation_a\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859732232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_a CLOCK0 " "Parameter \"signed_pipeline_register_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859732232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_result 25 " "Parameter \"width_result\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859732232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b0 DATAB " "Parameter \"input_source_b0\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859732232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b1 UNUSED " "Parameter \"input_aclr_b1\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859732232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a0 UNUSED " "Parameter \"input_aclr_a0\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859732232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register1 CLOCK0 " "Parameter \"addnsub_multiplier_register1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859732232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_b SIGNED " "Parameter \"representation_b\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859732232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_b CLOCK0 " "Parameter \"signed_pipeline_register_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859732232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b1 DATAB " "Parameter \"input_source_b1\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859732232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a0 DATAA " "Parameter \"input_source_a0\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859732232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a1 UNUSED " "Parameter \"input_aclr_a1\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859732232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dedicated_multiplier_circuitry AUTO " "Parameter \"dedicated_multiplier_circuitry\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859732232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a1 DATAA " "Parameter \"input_source_a1\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859732232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_aclr1 UNUSED " "Parameter \"addnsub_multiplier_aclr1\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859732232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_aclr UNUSED " "Parameter \"output_aclr\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859732232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_register1 CLOCK0 " "Parameter \"addnsub_multiplier_pipeline_register1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859732232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859732232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b0 CLOCK0 " "Parameter \"input_register_b0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859732232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859732232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b1 CLOCK0 " "Parameter \"input_register_b1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859732232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a0 CLOCK0 " "Parameter \"input_register_a0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859732232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier1_direction ADD " "Parameter \"multiplier1_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859732232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_a UNUSED " "Parameter \"signed_pipeline_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859732232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub1 PORT_UNUSED " "Parameter \"port_addnsub1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859732232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub3 PORT_UNUSED " "Parameter \"port_addnsub3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859732232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_delay1 UNREGISTERED " "Parameter \"systolic_delay1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859732232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_delay3 UNREGISTERED " "Parameter \"systolic_delay3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859732232 ""}  } { { "asj_fft_mult_add_fft_131.vhd" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/FFT/fft-library/asj_fft_mult_add_fft_131.vhd" 164 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1565859732232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_add_jgq2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_add_jgq2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_add_jgq2 " "Found entity 1: mult_add_jgq2" {  } { { "db/mult_add_jgq2.tdf" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/db/mult_add_jgq2.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565859732318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565859732318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_add_jgq2 FFT_top:FFT_u\|FFT:FFT_u\|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst\|asj_fft_dft_bfp_fft_131:\\gen_dft_1:bfpdft\|asj_fft_cmult_std_fft_131:\\gen_da0:gen_std:cm1\|asj_fft_mult_add_fft_131:\\gen_ma:gen_ma_full:ma\|altmult_add:ALTMULT_ADD_component\|mult_add_jgq2:auto_generated " "Elaborating entity \"mult_add_jgq2\" for hierarchy \"FFT_top:FFT_u\|FFT:FFT_u\|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst\|asj_fft_dft_bfp_fft_131:\\gen_dft_1:bfpdft\|asj_fft_cmult_std_fft_131:\\gen_da0:gen_std:cm1\|asj_fft_mult_add_fft_131:\\gen_ma:gen_ma_full:ma\|altmult_add:ALTMULT_ADD_component\|mult_add_jgq2:auto_generated\"" {  } { { "altmult_add.tdf" "auto_generated" { Text "d:/quartus13.1/quartus/libraries/megafunctions/altmult_add.tdf" 594 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859732319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_pround_fft_131 FFT_top:FFT_u\|FFT:FFT_u\|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst\|asj_fft_dft_bfp_fft_131:\\gen_dft_1:bfpdft\|asj_fft_cmult_std_fft_131:\\gen_da0:gen_std:cm1\|asj_fft_pround_fft_131:\\gen_ma:gen_ma_full:u0 " "Elaborating entity \"asj_fft_pround_fft_131\" for hierarchy \"FFT_top:FFT_u\|FFT:FFT_u\|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst\|asj_fft_dft_bfp_fft_131:\\gen_dft_1:bfpdft\|asj_fft_cmult_std_fft_131:\\gen_da0:gen_std:cm1\|asj_fft_pround_fft_131:\\gen_ma:gen_ma_full:u0\"" {  } { { "asj_fft_cmult_std_fft_131.vhd" "\\gen_ma:gen_ma_full:u0" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/FFT/fft-library/asj_fft_cmult_std_fft_131.vhd" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859732341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ADD_SUB FFT_top:FFT_u\|FFT:FFT_u\|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst\|asj_fft_dft_bfp_fft_131:\\gen_dft_1:bfpdft\|asj_fft_cmult_std_fft_131:\\gen_da0:gen_std:cm1\|asj_fft_pround_fft_131:\\gen_ma:gen_ma_full:u0\|LPM_ADD_SUB:\\gbrnd:nev:gp:lpm_add_sub_component " "Elaborating entity \"LPM_ADD_SUB\" for hierarchy \"FFT_top:FFT_u\|FFT:FFT_u\|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst\|asj_fft_dft_bfp_fft_131:\\gen_dft_1:bfpdft\|asj_fft_cmult_std_fft_131:\\gen_da0:gen_std:cm1\|asj_fft_pround_fft_131:\\gen_ma:gen_ma_full:u0\|LPM_ADD_SUB:\\gbrnd:nev:gp:lpm_add_sub_component\"" {  } { { "asj_fft_pround_fft_131.vhd" "\\gbrnd:nev:gp:lpm_add_sub_component" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/FFT/fft-library/asj_fft_pround_fft_131.vhd" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859732346 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FFT_top:FFT_u\|FFT:FFT_u\|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst\|asj_fft_dft_bfp_fft_131:\\gen_dft_1:bfpdft\|asj_fft_cmult_std_fft_131:\\gen_da0:gen_std:cm1\|asj_fft_pround_fft_131:\\gen_ma:gen_ma_full:u0\|LPM_ADD_SUB:\\gbrnd:nev:gp:lpm_add_sub_component " "Elaborated megafunction instantiation \"FFT_top:FFT_u\|FFT:FFT_u\|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst\|asj_fft_dft_bfp_fft_131:\\gen_dft_1:bfpdft\|asj_fft_cmult_std_fft_131:\\gen_da0:gen_std:cm1\|asj_fft_pround_fft_131:\\gen_ma:gen_ma_full:u0\|LPM_ADD_SUB:\\gbrnd:nev:gp:lpm_add_sub_component\"" {  } { { "asj_fft_pround_fft_131.vhd" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/FFT/fft-library/asj_fft_pround_fft_131.vhd" 134 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1565859732355 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FFT_top:FFT_u\|FFT:FFT_u\|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst\|asj_fft_dft_bfp_fft_131:\\gen_dft_1:bfpdft\|asj_fft_cmult_std_fft_131:\\gen_da0:gen_std:cm1\|asj_fft_pround_fft_131:\\gen_ma:gen_ma_full:u0\|LPM_ADD_SUB:\\gbrnd:nev:gp:lpm_add_sub_component " "Instantiated megafunction \"FFT_top:FFT_u\|FFT:FFT_u\|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst\|asj_fft_dft_bfp_fft_131:\\gen_dft_1:bfpdft\|asj_fft_cmult_std_fft_131:\\gen_da0:gen_std:cm1\|asj_fft_pround_fft_131:\\gen_ma:gen_ma_full:u0\|LPM_ADD_SUB:\\gbrnd:nev:gp:lpm_add_sub_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 25 " "Parameter \"LPM_WIDTH\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859732355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UNUSED " "Parameter \"LPM_DIRECTION\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859732355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859732355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859732355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_ADD_SUB " "Parameter \"LPM_TYPE\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859732355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT ONE_INPUT_IS_CONSTANT=NO " "Parameter \"LPM_HINT\" = \"ONE_INPUT_IS_CONSTANT=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859732355 ""}  } { { "asj_fft_pround_fft_131.vhd" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/FFT/fft-library/asj_fft_pround_fft_131.vhd" 134 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1565859732355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lnj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_lnj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lnj " "Found entity 1: add_sub_lnj" {  } { { "db/add_sub_lnj.tdf" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/db/add_sub_lnj.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565859732433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565859732433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_lnj FFT_top:FFT_u\|FFT:FFT_u\|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst\|asj_fft_dft_bfp_fft_131:\\gen_dft_1:bfpdft\|asj_fft_cmult_std_fft_131:\\gen_da0:gen_std:cm1\|asj_fft_pround_fft_131:\\gen_ma:gen_ma_full:u0\|LPM_ADD_SUB:\\gbrnd:nev:gp:lpm_add_sub_component\|add_sub_lnj:auto_generated " "Elaborating entity \"add_sub_lnj\" for hierarchy \"FFT_top:FFT_u\|FFT:FFT_u\|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst\|asj_fft_dft_bfp_fft_131:\\gen_dft_1:bfpdft\|asj_fft_cmult_std_fft_131:\\gen_da0:gen_std:cm1\|asj_fft_pround_fft_131:\\gen_ma:gen_ma_full:u0\|LPM_ADD_SUB:\\gbrnd:nev:gp:lpm_add_sub_component\|add_sub_lnj:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/quartus13.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859732434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/fft/fft-library/asj_fft_tdl_fft_131.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ipcore/fft/fft-library/asj_fft_tdl_fft_131.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_tdl_fft_131-syn " "Found design unit 1: asj_fft_tdl_fft_131-syn" {  } { { "asj_fft_tdl_fft_131.vhd" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/FFT/fft-library/asj_fft_tdl_fft_131.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565859732486 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_tdl_fft_131 " "Found entity 1: asj_fft_tdl_fft_131" {  } { { "asj_fft_tdl_fft_131.vhd" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/FFT/fft-library/asj_fft_tdl_fft_131.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565859732486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565859732486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_tdl_fft_131 FFT_top:FFT_u\|FFT:FFT_u\|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst\|asj_fft_dft_bfp_fft_131:\\gen_dft_1:bfpdft\|asj_fft_cmult_std_fft_131:\\gen_da0:gen_std:cm1\|asj_fft_tdl_fft_131:\\gen_ma:gen_ma_full:real_delay " "Elaborating entity \"asj_fft_tdl_fft_131\" for hierarchy \"FFT_top:FFT_u\|FFT:FFT_u\|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst\|asj_fft_dft_bfp_fft_131:\\gen_dft_1:bfpdft\|asj_fft_cmult_std_fft_131:\\gen_da0:gen_std:cm1\|asj_fft_tdl_fft_131:\\gen_ma:gen_ma_full:real_delay\"" {  } { { "asj_fft_cmult_std_fft_131.vhd" "\\gen_ma:gen_ma_full:real_delay" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/FFT/fft-library/asj_fft_cmult_std_fft_131.vhd" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859732493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_tdl_bit_rst_fft_131 FFT_top:FFT_u\|FFT:FFT_u\|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst\|asj_fft_tdl_bit_rst_fft_131:\\gen_dft_1:delay_blk_done " "Elaborating entity \"asj_fft_tdl_bit_rst_fft_131\" for hierarchy \"FFT_top:FFT_u\|FFT:FFT_u\|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst\|asj_fft_tdl_bit_rst_fft_131:\\gen_dft_1:delay_blk_done\"" {  } { { "asj_fft_sglstream_fft_131.vhd" "\\gen_dft_1:delay_blk_done" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/FFT/fft-library/asj_fft_sglstream_fft_131.vhd" 1508 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859732749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/fft/fft-library/asj_fft_bfp_ctrl_fft_131.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ipcore/fft/fft-library/asj_fft_bfp_ctrl_fft_131.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_bfp_ctrl_fft_131-syn " "Found design unit 1: asj_fft_bfp_ctrl_fft_131-syn" {  } { { "asj_fft_bfp_ctrl_fft_131.vhd" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/FFT/fft-library/asj_fft_bfp_ctrl_fft_131.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565859732826 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_bfp_ctrl_fft_131 " "Found entity 1: asj_fft_bfp_ctrl_fft_131" {  } { { "asj_fft_bfp_ctrl_fft_131.vhd" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/FFT/fft-library/asj_fft_bfp_ctrl_fft_131.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565859732826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565859732826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_bfp_ctrl_fft_131 FFT_top:FFT_u\|FFT:FFT_u\|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst\|asj_fft_bfp_ctrl_fft_131:\\gen_dft_1:bfpc " "Elaborating entity \"asj_fft_bfp_ctrl_fft_131\" for hierarchy \"FFT_top:FFT_u\|FFT:FFT_u\|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst\|asj_fft_bfp_ctrl_fft_131:\\gen_dft_1:bfpc\"" {  } { { "asj_fft_sglstream_fft_131.vhd" "\\gen_dft_1:bfpc" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/FFT/fft-library/asj_fft_sglstream_fft_131.vhd" 1537 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859732834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_tdl_bit_rst_fft_131 FFT_top:FFT_u\|FFT:FFT_u\|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst\|asj_fft_bfp_ctrl_fft_131:\\gen_dft_1:bfpc\|asj_fft_tdl_bit_rst_fft_131:\\gen_quad_str_ctrl:gen_se_bfp:gen_4bit_accum:gen_disc:delay_next_pass " "Elaborating entity \"asj_fft_tdl_bit_rst_fft_131\" for hierarchy \"FFT_top:FFT_u\|FFT:FFT_u\|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst\|asj_fft_bfp_ctrl_fft_131:\\gen_dft_1:bfpc\|asj_fft_tdl_bit_rst_fft_131:\\gen_quad_str_ctrl:gen_se_bfp:gen_4bit_accum:gen_disc:delay_next_pass\"" {  } { { "asj_fft_bfp_ctrl_fft_131.vhd" "\\gen_quad_str_ctrl:gen_se_bfp:gen_4bit_accum:gen_disc:delay_next_pass" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/FFT/fft-library/asj_fft_bfp_ctrl_fft_131.vhd" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859732842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_tdl_bit_rst_fft_131 FFT_top:FFT_u\|FFT:FFT_u\|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst\|asj_fft_tdl_bit_rst_fft_131:\\gen_dft_1:delay_blk_done2 " "Elaborating entity \"asj_fft_tdl_bit_rst_fft_131\" for hierarchy \"FFT_top:FFT_u\|FFT:FFT_u\|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst\|asj_fft_tdl_bit_rst_fft_131:\\gen_dft_1:delay_blk_done2\"" {  } { { "asj_fft_sglstream_fft_131.vhd" "\\gen_dft_1:delay_blk_done2" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/FFT/fft-library/asj_fft_sglstream_fft_131.vhd" 1560 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859732850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/fft/fft-library/asj_fft_twadgen_fft_131.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ipcore/fft/fft-library/asj_fft_twadgen_fft_131.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_twadgen_fft_131-gen_all " "Found design unit 1: asj_fft_twadgen_fft_131-gen_all" {  } { { "asj_fft_twadgen_fft_131.vhd" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/FFT/fft-library/asj_fft_twadgen_fft_131.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565859732927 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_twadgen_fft_131 " "Found entity 1: asj_fft_twadgen_fft_131" {  } { { "asj_fft_twadgen_fft_131.vhd" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/FFT/fft-library/asj_fft_twadgen_fft_131.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565859732927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565859732927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_twadgen_fft_131 FFT_top:FFT_u\|FFT:FFT_u\|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst\|asj_fft_twadgen_fft_131:twid_factors " "Elaborating entity \"asj_fft_twadgen_fft_131\" for hierarchy \"FFT_top:FFT_u\|FFT:FFT_u\|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst\|asj_fft_twadgen_fft_131:twid_factors\"" {  } { { "asj_fft_sglstream_fft_131.vhd" "twid_factors" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/FFT/fft-library/asj_fft_sglstream_fft_131.vhd" 1703 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859732939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/fft/fft-library/asj_fft_3dp_rom_fft_131.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ipcore/fft/fft-library/asj_fft_3dp_rom_fft_131.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_3dp_rom_fft_131-syn " "Found design unit 1: asj_fft_3dp_rom_fft_131-syn" {  } { { "asj_fft_3dp_rom_fft_131.vhd" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/FFT/fft-library/asj_fft_3dp_rom_fft_131.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565859732997 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_3dp_rom_fft_131 " "Found entity 1: asj_fft_3dp_rom_fft_131" {  } { { "asj_fft_3dp_rom_fft_131.vhd" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/FFT/fft-library/asj_fft_3dp_rom_fft_131.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565859732997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565859732997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_3dp_rom_fft_131 FFT_top:FFT_u\|FFT:FFT_u\|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst\|asj_fft_3dp_rom_fft_131:twrom " "Elaborating entity \"asj_fft_3dp_rom_fft_131\" for hierarchy \"FFT_top:FFT_u\|FFT:FFT_u\|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst\|asj_fft_3dp_rom_fft_131:twrom\"" {  } { { "asj_fft_sglstream_fft_131.vhd" "twrom" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/FFT/fft-library/asj_fft_sglstream_fft_131.vhd" 1719 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859733004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/fft/fft-library/twid_rom_fft_131.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ipcore/fft/fft-library/twid_rom_fft_131.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 twid_rom_fft_131-SYN " "Found design unit 1: twid_rom_fft_131-SYN" {  } { { "twid_rom_fft_131.vhd" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/FFT/fft-library/twid_rom_fft_131.vhd" 64 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565859733057 ""} { "Info" "ISGN_ENTITY_NAME" "1 twid_rom_fft_131 " "Found entity 1: twid_rom_fft_131" {  } { { "twid_rom_fft_131.vhd" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/FFT/fft-library/twid_rom_fft_131.vhd" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565859733057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565859733057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "twid_rom_fft_131 FFT_top:FFT_u\|FFT:FFT_u\|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst\|asj_fft_3dp_rom_fft_131:twrom\|twid_rom_fft_131:\\gen_M4K:sin_1n " "Elaborating entity \"twid_rom_fft_131\" for hierarchy \"FFT_top:FFT_u\|FFT:FFT_u\|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst\|asj_fft_3dp_rom_fft_131:twrom\|twid_rom_fft_131:\\gen_M4K:sin_1n\"" {  } { { "asj_fft_3dp_rom_fft_131.vhd" "\\gen_M4K:sin_1n" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/FFT/fft-library/asj_fft_3dp_rom_fft_131.vhd" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859733067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram FFT_top:FFT_u\|FFT:FFT_u\|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst\|asj_fft_3dp_rom_fft_131:twrom\|twid_rom_fft_131:\\gen_M4K:sin_1n\|altsyncram:\\gen_auto:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"FFT_top:FFT_u\|FFT:FFT_u\|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst\|asj_fft_3dp_rom_fft_131:twrom\|twid_rom_fft_131:\\gen_M4K:sin_1n\|altsyncram:\\gen_auto:altsyncram_component\"" {  } { { "twid_rom_fft_131.vhd" "\\gen_auto:altsyncram_component" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/FFT/fft-library/twid_rom_fft_131.vhd" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859733084 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FFT_top:FFT_u\|FFT:FFT_u\|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst\|asj_fft_3dp_rom_fft_131:twrom\|twid_rom_fft_131:\\gen_M4K:sin_1n\|altsyncram:\\gen_auto:altsyncram_component " "Elaborated megafunction instantiation \"FFT_top:FFT_u\|FFT:FFT_u\|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst\|asj_fft_3dp_rom_fft_131:twrom\|twid_rom_fft_131:\\gen_M4K:sin_1n\|altsyncram:\\gen_auto:altsyncram_component\"" {  } { { "twid_rom_fft_131.vhd" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/FFT/fft-library/twid_rom_fft_131.vhd" 98 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1565859733088 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FFT_top:FFT_u\|FFT:FFT_u\|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst\|asj_fft_3dp_rom_fft_131:twrom\|twid_rom_fft_131:\\gen_M4K:sin_1n\|altsyncram:\\gen_auto:altsyncram_component " "Instantiated megafunction \"FFT_top:FFT_u\|FFT:FFT_u\|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst\|asj_fft_3dp_rom_fft_131:twrom\|twid_rom_fft_131:\\gen_M4K:sin_1n\|altsyncram:\\gen_auto:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859733088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859733088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859733088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859733088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859733088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859733088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859733088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859733088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859733088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859733088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859733088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file FFT_1n128sin.hex " "Parameter \"init_file\" = \"FFT_1n128sin.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859733088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix " "Parameter \"intended_device_family\" = \"Stratix\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859733088 ""}  } { { "twid_rom_fft_131.vhd" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/FFT/fft-library/twid_rom_fft_131.vhd" 98 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1565859733088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4191.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4191.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4191 " "Found entity 1: altsyncram_4191" {  } { { "db/altsyncram_4191.tdf" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/db/altsyncram_4191.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565859733176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565859733176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4191 FFT_top:FFT_u\|FFT:FFT_u\|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst\|asj_fft_3dp_rom_fft_131:twrom\|twid_rom_fft_131:\\gen_M4K:sin_1n\|altsyncram:\\gen_auto:altsyncram_component\|altsyncram_4191:auto_generated " "Elaborating entity \"altsyncram_4191\" for hierarchy \"FFT_top:FFT_u\|FFT:FFT_u\|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst\|asj_fft_3dp_rom_fft_131:twrom\|twid_rom_fft_131:\\gen_M4K:sin_1n\|altsyncram:\\gen_auto:altsyncram_component\|altsyncram_4191:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/quartus13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859733177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "twid_rom_fft_131 FFT_top:FFT_u\|FFT:FFT_u\|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst\|asj_fft_3dp_rom_fft_131:twrom\|twid_rom_fft_131:\\gen_M4K:sin_2n " "Elaborating entity \"twid_rom_fft_131\" for hierarchy \"FFT_top:FFT_u\|FFT:FFT_u\|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst\|asj_fft_3dp_rom_fft_131:twrom\|twid_rom_fft_131:\\gen_M4K:sin_2n\"" {  } { { "asj_fft_3dp_rom_fft_131.vhd" "\\gen_M4K:sin_2n" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/FFT/fft-library/asj_fft_3dp_rom_fft_131.vhd" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859733188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram FFT_top:FFT_u\|FFT:FFT_u\|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst\|asj_fft_3dp_rom_fft_131:twrom\|twid_rom_fft_131:\\gen_M4K:sin_2n\|altsyncram:\\gen_auto:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"FFT_top:FFT_u\|FFT:FFT_u\|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst\|asj_fft_3dp_rom_fft_131:twrom\|twid_rom_fft_131:\\gen_M4K:sin_2n\|altsyncram:\\gen_auto:altsyncram_component\"" {  } { { "twid_rom_fft_131.vhd" "\\gen_auto:altsyncram_component" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/FFT/fft-library/twid_rom_fft_131.vhd" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859733198 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FFT_top:FFT_u\|FFT:FFT_u\|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst\|asj_fft_3dp_rom_fft_131:twrom\|twid_rom_fft_131:\\gen_M4K:sin_2n\|altsyncram:\\gen_auto:altsyncram_component " "Elaborated megafunction instantiation \"FFT_top:FFT_u\|FFT:FFT_u\|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst\|asj_fft_3dp_rom_fft_131:twrom\|twid_rom_fft_131:\\gen_M4K:sin_2n\|altsyncram:\\gen_auto:altsyncram_component\"" {  } { { "twid_rom_fft_131.vhd" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/FFT/fft-library/twid_rom_fft_131.vhd" 98 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1565859733200 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FFT_top:FFT_u\|FFT:FFT_u\|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst\|asj_fft_3dp_rom_fft_131:twrom\|twid_rom_fft_131:\\gen_M4K:sin_2n\|altsyncram:\\gen_auto:altsyncram_component " "Instantiated megafunction \"FFT_top:FFT_u\|FFT:FFT_u\|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst\|asj_fft_3dp_rom_fft_131:twrom\|twid_rom_fft_131:\\gen_M4K:sin_2n\|altsyncram:\\gen_auto:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859733201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859733201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859733201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859733201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859733201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859733201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859733201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859733201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859733201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859733201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859733201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file FFT_2n128sin.hex " "Parameter \"init_file\" = \"FFT_2n128sin.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859733201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix " "Parameter \"intended_device_family\" = \"Stratix\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859733201 ""}  } { { "twid_rom_fft_131.vhd" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/FFT/fft-library/twid_rom_fft_131.vhd" 98 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1565859733201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5191.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5191.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5191 " "Found entity 1: altsyncram_5191" {  } { { "db/altsyncram_5191.tdf" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/db/altsyncram_5191.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565859733282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565859733282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5191 FFT_top:FFT_u\|FFT:FFT_u\|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst\|asj_fft_3dp_rom_fft_131:twrom\|twid_rom_fft_131:\\gen_M4K:sin_2n\|altsyncram:\\gen_auto:altsyncram_component\|altsyncram_5191:auto_generated " "Elaborating entity \"altsyncram_5191\" for hierarchy \"FFT_top:FFT_u\|FFT:FFT_u\|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst\|asj_fft_3dp_rom_fft_131:twrom\|twid_rom_fft_131:\\gen_M4K:sin_2n\|altsyncram:\\gen_auto:altsyncram_component\|altsyncram_5191:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/quartus13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859733283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "twid_rom_fft_131 FFT_top:FFT_u\|FFT:FFT_u\|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst\|asj_fft_3dp_rom_fft_131:twrom\|twid_rom_fft_131:\\gen_M4K:sin_3n " "Elaborating entity \"twid_rom_fft_131\" for hierarchy \"FFT_top:FFT_u\|FFT:FFT_u\|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst\|asj_fft_3dp_rom_fft_131:twrom\|twid_rom_fft_131:\\gen_M4K:sin_3n\"" {  } { { "asj_fft_3dp_rom_fft_131.vhd" "\\gen_M4K:sin_3n" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/FFT/fft-library/asj_fft_3dp_rom_fft_131.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859733297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram FFT_top:FFT_u\|FFT:FFT_u\|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst\|asj_fft_3dp_rom_fft_131:twrom\|twid_rom_fft_131:\\gen_M4K:sin_3n\|altsyncram:\\gen_auto:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"FFT_top:FFT_u\|FFT:FFT_u\|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst\|asj_fft_3dp_rom_fft_131:twrom\|twid_rom_fft_131:\\gen_M4K:sin_3n\|altsyncram:\\gen_auto:altsyncram_component\"" {  } { { "twid_rom_fft_131.vhd" "\\gen_auto:altsyncram_component" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/FFT/fft-library/twid_rom_fft_131.vhd" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859733306 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FFT_top:FFT_u\|FFT:FFT_u\|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst\|asj_fft_3dp_rom_fft_131:twrom\|twid_rom_fft_131:\\gen_M4K:sin_3n\|altsyncram:\\gen_auto:altsyncram_component " "Elaborated megafunction instantiation \"FFT_top:FFT_u\|FFT:FFT_u\|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst\|asj_fft_3dp_rom_fft_131:twrom\|twid_rom_fft_131:\\gen_M4K:sin_3n\|altsyncram:\\gen_auto:altsyncram_component\"" {  } { { "twid_rom_fft_131.vhd" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/FFT/fft-library/twid_rom_fft_131.vhd" 98 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1565859733310 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FFT_top:FFT_u\|FFT:FFT_u\|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst\|asj_fft_3dp_rom_fft_131:twrom\|twid_rom_fft_131:\\gen_M4K:sin_3n\|altsyncram:\\gen_auto:altsyncram_component " "Instantiated megafunction \"FFT_top:FFT_u\|FFT:FFT_u\|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst\|asj_fft_3dp_rom_fft_131:twrom\|twid_rom_fft_131:\\gen_M4K:sin_3n\|altsyncram:\\gen_auto:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859733311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859733311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859733311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859733311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859733311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859733311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859733311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859733311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859733311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859733311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859733311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file FFT_3n128sin.hex " "Parameter \"init_file\" = \"FFT_3n128sin.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859733311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix " "Parameter \"intended_device_family\" = \"Stratix\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859733311 ""}  } { { "twid_rom_fft_131.vhd" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/FFT/fft-library/twid_rom_fft_131.vhd" 98 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1565859733311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6191.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6191.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6191 " "Found entity 1: altsyncram_6191" {  } { { "db/altsyncram_6191.tdf" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/db/altsyncram_6191.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565859733392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565859733392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6191 FFT_top:FFT_u\|FFT:FFT_u\|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst\|asj_fft_3dp_rom_fft_131:twrom\|twid_rom_fft_131:\\gen_M4K:sin_3n\|altsyncram:\\gen_auto:altsyncram_component\|altsyncram_6191:auto_generated " "Elaborating entity \"altsyncram_6191\" for hierarchy \"FFT_top:FFT_u\|FFT:FFT_u\|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst\|asj_fft_3dp_rom_fft_131:twrom\|twid_rom_fft_131:\\gen_M4K:sin_3n\|altsyncram:\\gen_auto:altsyncram_component\|altsyncram_6191:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/quartus13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859733393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "twid_rom_fft_131 FFT_top:FFT_u\|FFT:FFT_u\|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst\|asj_fft_3dp_rom_fft_131:twrom\|twid_rom_fft_131:\\gen_M4K:cos_1n " "Elaborating entity \"twid_rom_fft_131\" for hierarchy \"FFT_top:FFT_u\|FFT:FFT_u\|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst\|asj_fft_3dp_rom_fft_131:twrom\|twid_rom_fft_131:\\gen_M4K:cos_1n\"" {  } { { "asj_fft_3dp_rom_fft_131.vhd" "\\gen_M4K:cos_1n" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/FFT/fft-library/asj_fft_3dp_rom_fft_131.vhd" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859733404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram FFT_top:FFT_u\|FFT:FFT_u\|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst\|asj_fft_3dp_rom_fft_131:twrom\|twid_rom_fft_131:\\gen_M4K:cos_1n\|altsyncram:\\gen_auto:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"FFT_top:FFT_u\|FFT:FFT_u\|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst\|asj_fft_3dp_rom_fft_131:twrom\|twid_rom_fft_131:\\gen_M4K:cos_1n\|altsyncram:\\gen_auto:altsyncram_component\"" {  } { { "twid_rom_fft_131.vhd" "\\gen_auto:altsyncram_component" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/FFT/fft-library/twid_rom_fft_131.vhd" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859733415 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FFT_top:FFT_u\|FFT:FFT_u\|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst\|asj_fft_3dp_rom_fft_131:twrom\|twid_rom_fft_131:\\gen_M4K:cos_1n\|altsyncram:\\gen_auto:altsyncram_component " "Elaborated megafunction instantiation \"FFT_top:FFT_u\|FFT:FFT_u\|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst\|asj_fft_3dp_rom_fft_131:twrom\|twid_rom_fft_131:\\gen_M4K:cos_1n\|altsyncram:\\gen_auto:altsyncram_component\"" {  } { { "twid_rom_fft_131.vhd" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/FFT/fft-library/twid_rom_fft_131.vhd" 98 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1565859733419 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FFT_top:FFT_u\|FFT:FFT_u\|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst\|asj_fft_3dp_rom_fft_131:twrom\|twid_rom_fft_131:\\gen_M4K:cos_1n\|altsyncram:\\gen_auto:altsyncram_component " "Instantiated megafunction \"FFT_top:FFT_u\|FFT:FFT_u\|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst\|asj_fft_3dp_rom_fft_131:twrom\|twid_rom_fft_131:\\gen_M4K:cos_1n\|altsyncram:\\gen_auto:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859733419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859733419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859733419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859733419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859733419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859733419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859733419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859733419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859733419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859733419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859733419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file FFT_1n128cos.hex " "Parameter \"init_file\" = \"FFT_1n128cos.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859733419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix " "Parameter \"intended_device_family\" = \"Stratix\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859733419 ""}  } { { "twid_rom_fft_131.vhd" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/FFT/fft-library/twid_rom_fft_131.vhd" 98 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1565859733419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_v091.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_v091.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_v091 " "Found entity 1: altsyncram_v091" {  } { { "db/altsyncram_v091.tdf" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/db/altsyncram_v091.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565859733501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565859733501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_v091 FFT_top:FFT_u\|FFT:FFT_u\|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst\|asj_fft_3dp_rom_fft_131:twrom\|twid_rom_fft_131:\\gen_M4K:cos_1n\|altsyncram:\\gen_auto:altsyncram_component\|altsyncram_v091:auto_generated " "Elaborating entity \"altsyncram_v091\" for hierarchy \"FFT_top:FFT_u\|FFT:FFT_u\|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst\|asj_fft_3dp_rom_fft_131:twrom\|twid_rom_fft_131:\\gen_M4K:cos_1n\|altsyncram:\\gen_auto:altsyncram_component\|altsyncram_v091:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/quartus13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859733503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "twid_rom_fft_131 FFT_top:FFT_u\|FFT:FFT_u\|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst\|asj_fft_3dp_rom_fft_131:twrom\|twid_rom_fft_131:\\gen_M4K:cos_2n " "Elaborating entity \"twid_rom_fft_131\" for hierarchy \"FFT_top:FFT_u\|FFT:FFT_u\|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst\|asj_fft_3dp_rom_fft_131:twrom\|twid_rom_fft_131:\\gen_M4K:cos_2n\"" {  } { { "asj_fft_3dp_rom_fft_131.vhd" "\\gen_M4K:cos_2n" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/FFT/fft-library/asj_fft_3dp_rom_fft_131.vhd" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859733515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram FFT_top:FFT_u\|FFT:FFT_u\|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst\|asj_fft_3dp_rom_fft_131:twrom\|twid_rom_fft_131:\\gen_M4K:cos_2n\|altsyncram:\\gen_auto:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"FFT_top:FFT_u\|FFT:FFT_u\|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst\|asj_fft_3dp_rom_fft_131:twrom\|twid_rom_fft_131:\\gen_M4K:cos_2n\|altsyncram:\\gen_auto:altsyncram_component\"" {  } { { "twid_rom_fft_131.vhd" "\\gen_auto:altsyncram_component" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/FFT/fft-library/twid_rom_fft_131.vhd" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859733526 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FFT_top:FFT_u\|FFT:FFT_u\|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst\|asj_fft_3dp_rom_fft_131:twrom\|twid_rom_fft_131:\\gen_M4K:cos_2n\|altsyncram:\\gen_auto:altsyncram_component " "Elaborated megafunction instantiation \"FFT_top:FFT_u\|FFT:FFT_u\|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst\|asj_fft_3dp_rom_fft_131:twrom\|twid_rom_fft_131:\\gen_M4K:cos_2n\|altsyncram:\\gen_auto:altsyncram_component\"" {  } { { "twid_rom_fft_131.vhd" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/FFT/fft-library/twid_rom_fft_131.vhd" 98 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1565859733531 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FFT_top:FFT_u\|FFT:FFT_u\|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst\|asj_fft_3dp_rom_fft_131:twrom\|twid_rom_fft_131:\\gen_M4K:cos_2n\|altsyncram:\\gen_auto:altsyncram_component " "Instantiated megafunction \"FFT_top:FFT_u\|FFT:FFT_u\|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst\|asj_fft_3dp_rom_fft_131:twrom\|twid_rom_fft_131:\\gen_M4K:cos_2n\|altsyncram:\\gen_auto:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859733531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859733531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859733531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859733531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859733531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859733531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859733531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859733531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859733531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859733531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859733531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file FFT_2n128cos.hex " "Parameter \"init_file\" = \"FFT_2n128cos.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859733531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix " "Parameter \"intended_device_family\" = \"Stratix\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859733531 ""}  } { { "twid_rom_fft_131.vhd" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/FFT/fft-library/twid_rom_fft_131.vhd" 98 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1565859733531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0191.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0191.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0191 " "Found entity 1: altsyncram_0191" {  } { { "db/altsyncram_0191.tdf" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/db/altsyncram_0191.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565859733610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565859733610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0191 FFT_top:FFT_u\|FFT:FFT_u\|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst\|asj_fft_3dp_rom_fft_131:twrom\|twid_rom_fft_131:\\gen_M4K:cos_2n\|altsyncram:\\gen_auto:altsyncram_component\|altsyncram_0191:auto_generated " "Elaborating entity \"altsyncram_0191\" for hierarchy \"FFT_top:FFT_u\|FFT:FFT_u\|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst\|asj_fft_3dp_rom_fft_131:twrom\|twid_rom_fft_131:\\gen_M4K:cos_2n\|altsyncram:\\gen_auto:altsyncram_component\|altsyncram_0191:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/quartus13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859733611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "twid_rom_fft_131 FFT_top:FFT_u\|FFT:FFT_u\|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst\|asj_fft_3dp_rom_fft_131:twrom\|twid_rom_fft_131:\\gen_M4K:cos_3n " "Elaborating entity \"twid_rom_fft_131\" for hierarchy \"FFT_top:FFT_u\|FFT:FFT_u\|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst\|asj_fft_3dp_rom_fft_131:twrom\|twid_rom_fft_131:\\gen_M4K:cos_3n\"" {  } { { "asj_fft_3dp_rom_fft_131.vhd" "\\gen_M4K:cos_3n" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/FFT/fft-library/asj_fft_3dp_rom_fft_131.vhd" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859733622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram FFT_top:FFT_u\|FFT:FFT_u\|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst\|asj_fft_3dp_rom_fft_131:twrom\|twid_rom_fft_131:\\gen_M4K:cos_3n\|altsyncram:\\gen_auto:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"FFT_top:FFT_u\|FFT:FFT_u\|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst\|asj_fft_3dp_rom_fft_131:twrom\|twid_rom_fft_131:\\gen_M4K:cos_3n\|altsyncram:\\gen_auto:altsyncram_component\"" {  } { { "twid_rom_fft_131.vhd" "\\gen_auto:altsyncram_component" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/FFT/fft-library/twid_rom_fft_131.vhd" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859733635 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FFT_top:FFT_u\|FFT:FFT_u\|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst\|asj_fft_3dp_rom_fft_131:twrom\|twid_rom_fft_131:\\gen_M4K:cos_3n\|altsyncram:\\gen_auto:altsyncram_component " "Elaborated megafunction instantiation \"FFT_top:FFT_u\|FFT:FFT_u\|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst\|asj_fft_3dp_rom_fft_131:twrom\|twid_rom_fft_131:\\gen_M4K:cos_3n\|altsyncram:\\gen_auto:altsyncram_component\"" {  } { { "twid_rom_fft_131.vhd" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/FFT/fft-library/twid_rom_fft_131.vhd" 98 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1565859733639 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FFT_top:FFT_u\|FFT:FFT_u\|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst\|asj_fft_3dp_rom_fft_131:twrom\|twid_rom_fft_131:\\gen_M4K:cos_3n\|altsyncram:\\gen_auto:altsyncram_component " "Instantiated megafunction \"FFT_top:FFT_u\|FFT:FFT_u\|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst\|asj_fft_3dp_rom_fft_131:twrom\|twid_rom_fft_131:\\gen_M4K:cos_3n\|altsyncram:\\gen_auto:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859733639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859733639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859733639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859733639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859733639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859733639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859733639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859733639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859733639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859733639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859733639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file FFT_3n128cos.hex " "Parameter \"init_file\" = \"FFT_3n128cos.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859733639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix " "Parameter \"intended_device_family\" = \"Stratix\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859733639 ""}  } { { "twid_rom_fft_131.vhd" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/FFT/fft-library/twid_rom_fft_131.vhd" 98 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1565859733639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1191.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1191.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1191 " "Found entity 1: altsyncram_1191" {  } { { "db/altsyncram_1191.tdf" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/db/altsyncram_1191.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565859733722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565859733722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1191 FFT_top:FFT_u\|FFT:FFT_u\|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst\|asj_fft_3dp_rom_fft_131:twrom\|twid_rom_fft_131:\\gen_M4K:cos_3n\|altsyncram:\\gen_auto:altsyncram_component\|altsyncram_1191:auto_generated " "Elaborating entity \"altsyncram_1191\" for hierarchy \"FFT_top:FFT_u\|FFT:FFT_u\|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst\|asj_fft_3dp_rom_fft_131:twrom\|twid_rom_fft_131:\\gen_M4K:cos_3n\|altsyncram:\\gen_auto:altsyncram_component\|altsyncram_1191:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/quartus13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859733724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/fft/fft-library/asj_fft_lpprdadr2gen_fft_131.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ipcore/fft/fft-library/asj_fft_lpprdadr2gen_fft_131.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_lpprdadr2gen_fft_131-gen_all " "Found design unit 1: asj_fft_lpprdadr2gen_fft_131-gen_all" {  } { { "asj_fft_lpprdadr2gen_fft_131.vhd" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/FFT/fft-library/asj_fft_lpprdadr2gen_fft_131.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565859733813 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_lpprdadr2gen_fft_131 " "Found entity 1: asj_fft_lpprdadr2gen_fft_131" {  } { { "asj_fft_lpprdadr2gen_fft_131.vhd" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/FFT/fft-library/asj_fft_lpprdadr2gen_fft_131.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565859733813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565859733813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_lpprdadr2gen_fft_131 FFT_top:FFT_u\|FFT:FFT_u\|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst\|asj_fft_lpprdadr2gen_fft_131:\\gen_radix_2_last_pass:gen_lpp_addr " "Elaborating entity \"asj_fft_lpprdadr2gen_fft_131\" for hierarchy \"FFT_top:FFT_u\|FFT:FFT_u\|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst\|asj_fft_lpprdadr2gen_fft_131:\\gen_radix_2_last_pass:gen_lpp_addr\"" {  } { { "asj_fft_sglstream_fft_131.vhd" "\\gen_radix_2_last_pass:gen_lpp_addr" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/FFT/fft-library/asj_fft_sglstream_fft_131.vhd" 1972 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859733820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_tdl_bit_rst_fft_131 FFT_top:FFT_u\|FFT:FFT_u\|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst\|asj_fft_lpprdadr2gen_fft_131:\\gen_radix_2_last_pass:gen_lpp_addr\|asj_fft_tdl_bit_rst_fft_131:delay_en " "Elaborating entity \"asj_fft_tdl_bit_rst_fft_131\" for hierarchy \"FFT_top:FFT_u\|FFT:FFT_u\|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst\|asj_fft_lpprdadr2gen_fft_131:\\gen_radix_2_last_pass:gen_lpp_addr\|asj_fft_tdl_bit_rst_fft_131:delay_en\"" {  } { { "asj_fft_lpprdadr2gen_fft_131.vhd" "delay_en" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/FFT/fft-library/asj_fft_lpprdadr2gen_fft_131.vhd" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859733830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/fft/fft-library/asj_fft_tdl_rst_fft_131.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ipcore/fft/fft-library/asj_fft_tdl_rst_fft_131.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_tdl_rst_fft_131-syn " "Found design unit 1: asj_fft_tdl_rst_fft_131-syn" {  } { { "asj_fft_tdl_rst_fft_131.vhd" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/FFT/fft-library/asj_fft_tdl_rst_fft_131.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565859733873 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_tdl_rst_fft_131 " "Found entity 1: asj_fft_tdl_rst_fft_131" {  } { { "asj_fft_tdl_rst_fft_131.vhd" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/FFT/fft-library/asj_fft_tdl_rst_fft_131.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565859733873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565859733873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_tdl_rst_fft_131 FFT_top:FFT_u\|FFT:FFT_u\|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst\|asj_fft_lpprdadr2gen_fft_131:\\gen_radix_2_last_pass:gen_lpp_addr\|asj_fft_tdl_rst_fft_131:\\gen_M4K:delay_swd " "Elaborating entity \"asj_fft_tdl_rst_fft_131\" for hierarchy \"FFT_top:FFT_u\|FFT:FFT_u\|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst\|asj_fft_lpprdadr2gen_fft_131:\\gen_radix_2_last_pass:gen_lpp_addr\|asj_fft_tdl_rst_fft_131:\\gen_M4K:delay_swd\"" {  } { { "asj_fft_lpprdadr2gen_fft_131.vhd" "\\gen_M4K:delay_swd" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/FFT/fft-library/asj_fft_lpprdadr2gen_fft_131.vhd" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859733882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_tdl_bit_fft_131 FFT_top:FFT_u\|FFT:FFT_u\|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst\|asj_fft_tdl_bit_fft_131:\\gen_radix_2_last_pass:delay_mid " "Elaborating entity \"asj_fft_tdl_bit_fft_131\" for hierarchy \"FFT_top:FFT_u\|FFT:FFT_u\|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst\|asj_fft_tdl_bit_fft_131:\\gen_radix_2_last_pass:delay_mid\"" {  } { { "asj_fft_sglstream_fft_131.vhd" "\\gen_radix_2_last_pass:delay_mid" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/FFT/fft-library/asj_fft_sglstream_fft_131.vhd" 2126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859733893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/fft/fft-library/asj_fft_lpp_serial_r2_fft_131.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ipcore/fft/fft-library/asj_fft_lpp_serial_r2_fft_131.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_lpp_serial_r2_fft_131-lp " "Found design unit 1: asj_fft_lpp_serial_r2_fft_131-lp" {  } { { "asj_fft_lpp_serial_r2_fft_131.vhd" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/FFT/fft-library/asj_fft_lpp_serial_r2_fft_131.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565859733949 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_lpp_serial_r2_fft_131 " "Found entity 1: asj_fft_lpp_serial_r2_fft_131" {  } { { "asj_fft_lpp_serial_r2_fft_131.vhd" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/FFT/fft-library/asj_fft_lpp_serial_r2_fft_131.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565859733949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565859733949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_lpp_serial_r2_fft_131 FFT_top:FFT_u\|FFT:FFT_u\|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst\|asj_fft_lpp_serial_r2_fft_131:\\gen_radix_2_last_pass:lpp_r2 " "Elaborating entity \"asj_fft_lpp_serial_r2_fft_131\" for hierarchy \"FFT_top:FFT_u\|FFT:FFT_u\|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst\|asj_fft_lpp_serial_r2_fft_131:\\gen_radix_2_last_pass:lpp_r2\"" {  } { { "asj_fft_sglstream_fft_131.vhd" "\\gen_radix_2_last_pass:lpp_r2" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/FFT/fft-library/asj_fft_sglstream_fft_131.vhd" 2178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859733955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_tdl_bit_fft_131 FFT_top:FFT_u\|FFT:FFT_u\|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst\|asj_fft_lpp_serial_r2_fft_131:\\gen_radix_2_last_pass:lpp_r2\|asj_fft_tdl_bit_fft_131:\\gen_str_val:delay_val " "Elaborating entity \"asj_fft_tdl_bit_fft_131\" for hierarchy \"FFT_top:FFT_u\|FFT:FFT_u\|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst\|asj_fft_lpp_serial_r2_fft_131:\\gen_radix_2_last_pass:lpp_r2\|asj_fft_tdl_bit_fft_131:\\gen_str_val:delay_val\"" {  } { { "asj_fft_lpp_serial_r2_fft_131.vhd" "\\gen_str_val:delay_val" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/FFT/fft-library/asj_fft_lpp_serial_r2_fft_131.vhd" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859733965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_pround_fft_131 FFT_top:FFT_u\|FFT:FFT_u\|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst\|asj_fft_lpp_serial_r2_fft_131:\\gen_radix_2_last_pass:lpp_r2\|asj_fft_pround_fft_131:\\gen_full_rnd:u0 " "Elaborating entity \"asj_fft_pround_fft_131\" for hierarchy \"FFT_top:FFT_u\|FFT:FFT_u\|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst\|asj_fft_lpp_serial_r2_fft_131:\\gen_radix_2_last_pass:lpp_r2\|asj_fft_pround_fft_131:\\gen_full_rnd:u0\"" {  } { { "asj_fft_lpp_serial_r2_fft_131.vhd" "\\gen_full_rnd:u0" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/FFT/fft-library/asj_fft_lpp_serial_r2_fft_131.vhd" 339 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859733970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ADD_SUB FFT_top:FFT_u\|FFT:FFT_u\|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst\|asj_fft_lpp_serial_r2_fft_131:\\gen_radix_2_last_pass:lpp_r2\|asj_fft_pround_fft_131:\\gen_full_rnd:u0\|LPM_ADD_SUB:\\gbrnd:nev:gp:lpm_add_sub_component " "Elaborating entity \"LPM_ADD_SUB\" for hierarchy \"FFT_top:FFT_u\|FFT:FFT_u\|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst\|asj_fft_lpp_serial_r2_fft_131:\\gen_radix_2_last_pass:lpp_r2\|asj_fft_pround_fft_131:\\gen_full_rnd:u0\|LPM_ADD_SUB:\\gbrnd:nev:gp:lpm_add_sub_component\"" {  } { { "asj_fft_pround_fft_131.vhd" "\\gbrnd:nev:gp:lpm_add_sub_component" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/FFT/fft-library/asj_fft_pround_fft_131.vhd" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859733975 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FFT_top:FFT_u\|FFT:FFT_u\|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst\|asj_fft_lpp_serial_r2_fft_131:\\gen_radix_2_last_pass:lpp_r2\|asj_fft_pround_fft_131:\\gen_full_rnd:u0\|LPM_ADD_SUB:\\gbrnd:nev:gp:lpm_add_sub_component " "Elaborated megafunction instantiation \"FFT_top:FFT_u\|FFT:FFT_u\|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst\|asj_fft_lpp_serial_r2_fft_131:\\gen_radix_2_last_pass:lpp_r2\|asj_fft_pround_fft_131:\\gen_full_rnd:u0\|LPM_ADD_SUB:\\gbrnd:nev:gp:lpm_add_sub_component\"" {  } { { "asj_fft_pround_fft_131.vhd" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/FFT/fft-library/asj_fft_pround_fft_131.vhd" 134 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1565859733986 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FFT_top:FFT_u\|FFT:FFT_u\|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst\|asj_fft_lpp_serial_r2_fft_131:\\gen_radix_2_last_pass:lpp_r2\|asj_fft_pround_fft_131:\\gen_full_rnd:u0\|LPM_ADD_SUB:\\gbrnd:nev:gp:lpm_add_sub_component " "Instantiated megafunction \"FFT_top:FFT_u\|FFT:FFT_u\|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst\|asj_fft_lpp_serial_r2_fft_131:\\gen_radix_2_last_pass:lpp_r2\|asj_fft_pround_fft_131:\\gen_full_rnd:u0\|LPM_ADD_SUB:\\gbrnd:nev:gp:lpm_add_sub_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 18 " "Parameter \"LPM_WIDTH\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859733986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UNUSED " "Parameter \"LPM_DIRECTION\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859733986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859733986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859733986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_ADD_SUB " "Parameter \"LPM_TYPE\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859733986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT ONE_INPUT_IS_CONSTANT=NO " "Parameter \"LPM_HINT\" = \"ONE_INPUT_IS_CONSTANT=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859733986 ""}  } { { "asj_fft_pround_fft_131.vhd" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/FFT/fft-library/asj_fft_pround_fft_131.vhd" 134 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1565859733986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_14k.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_14k.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_14k " "Found entity 1: add_sub_14k" {  } { { "db/add_sub_14k.tdf" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/db/add_sub_14k.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565859734069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565859734069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_14k FFT_top:FFT_u\|FFT:FFT_u\|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst\|asj_fft_lpp_serial_r2_fft_131:\\gen_radix_2_last_pass:lpp_r2\|asj_fft_pround_fft_131:\\gen_full_rnd:u0\|LPM_ADD_SUB:\\gbrnd:nev:gp:lpm_add_sub_component\|add_sub_14k:auto_generated " "Elaborating entity \"add_sub_14k\" for hierarchy \"FFT_top:FFT_u\|FFT:FFT_u\|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst\|asj_fft_lpp_serial_r2_fft_131:\\gen_radix_2_last_pass:lpp_r2\|asj_fft_pround_fft_131:\\gen_full_rnd:u0\|LPM_ADD_SUB:\\gbrnd:nev:gp:lpm_add_sub_component\|add_sub_14k:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/quartus13.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859734071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_tdl_bit_rst_fft_131 FFT_top:FFT_u\|FFT:FFT_u\|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst\|asj_fft_tdl_bit_rst_fft_131:delay_lpp_en " "Elaborating entity \"asj_fft_tdl_bit_rst_fft_131\" for hierarchy \"FFT_top:FFT_u\|FFT:FFT_u\|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst\|asj_fft_tdl_bit_rst_fft_131:delay_lpp_en\"" {  } { { "asj_fft_sglstream_fft_131.vhd" "delay_lpp_en" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/FFT/fft-library/asj_fft_sglstream_fft_131.vhd" 2342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859734091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_modulus FFT_top:FFT_u\|data_modulus:u_data_modulus " "Elaborating entity \"data_modulus\" for hierarchy \"FFT_top:FFT_u\|data_modulus:u_data_modulus\"" {  } { { "../rtl/FFT/FFT_top.v" "u_data_modulus" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/rtl/FFT/FFT_top.v" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859734096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sqrt FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst " "Elaborating entity \"sqrt\" for hierarchy \"FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\"" {  } { { "../rtl/FFT/data_modulus.v" "sqrt_inst" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/rtl/FFT/data_modulus.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859734100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsqrt FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component " "Elaborating entity \"altsqrt\" for hierarchy \"FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\"" {  } { { "ipcore/sqrt.v" "ALTSQRT_component" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/sqrt.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859734133 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\"" {  } { { "ipcore/sqrt.v" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/sqrt.v" 65 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1565859734138 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component " "Instantiated megafunction \"FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "pipeline 1 " "Parameter \"pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859734138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "q_port_width 16 " "Parameter \"q_port_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859734138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "r_port_width 17 " "Parameter \"r_port_width\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859734138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 32 " "Parameter \"width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859734138 ""}  } { { "ipcore/sqrt.v" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/sqrt.v" 65 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1565859734138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ADD_SUB FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|LPM_ADD_SUB:subtractors\[15\] " "Elaborating entity \"LPM_ADD_SUB\" for hierarchy \"FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|LPM_ADD_SUB:subtractors\[15\]\"" {  } { { "altsqrt.tdf" "subtractors\[15\]" { Text "d:/quartus13.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859734142 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|LPM_ADD_SUB:subtractors\[15\] FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|LPM_ADD_SUB:subtractors\[15\]\", which is child of megafunction instantiation \"FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "d:/quartus13.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } } { "ipcore/sqrt.v" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859734146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_vqc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_vqc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_vqc " "Found entity 1: add_sub_vqc" {  } { { "db/add_sub_vqc.tdf" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/db/add_sub_vqc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565859734221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565859734221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_vqc FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|LPM_ADD_SUB:subtractors\[15\]\|add_sub_vqc:auto_generated " "Elaborating entity \"add_sub_vqc\" for hierarchy \"FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|LPM_ADD_SUB:subtractors\[15\]\|add_sub_vqc:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/quartus13.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859734222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ADD_SUB FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|LPM_ADD_SUB:subtractors\[14\] " "Elaborating entity \"LPM_ADD_SUB\" for hierarchy \"FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|LPM_ADD_SUB:subtractors\[14\]\"" {  } { { "altsqrt.tdf" "subtractors\[14\]" { Text "d:/quartus13.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859734230 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|LPM_ADD_SUB:subtractors\[14\] FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|LPM_ADD_SUB:subtractors\[14\]\", which is child of megafunction instantiation \"FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "d:/quartus13.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } } { "ipcore/sqrt.v" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859734231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_uqc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_uqc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_uqc " "Found entity 1: add_sub_uqc" {  } { { "db/add_sub_uqc.tdf" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/db/add_sub_uqc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565859734308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565859734308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_uqc FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|LPM_ADD_SUB:subtractors\[14\]\|add_sub_uqc:auto_generated " "Elaborating entity \"add_sub_uqc\" for hierarchy \"FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|LPM_ADD_SUB:subtractors\[14\]\|add_sub_uqc:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/quartus13.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859734310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ADD_SUB FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|LPM_ADD_SUB:subtractors\[13\] " "Elaborating entity \"LPM_ADD_SUB\" for hierarchy \"FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|LPM_ADD_SUB:subtractors\[13\]\"" {  } { { "altsqrt.tdf" "subtractors\[13\]" { Text "d:/quartus13.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859734317 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|LPM_ADD_SUB:subtractors\[13\] FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|LPM_ADD_SUB:subtractors\[13\]\", which is child of megafunction instantiation \"FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "d:/quartus13.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } } { "ipcore/sqrt.v" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859734319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_tqc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_tqc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_tqc " "Found entity 1: add_sub_tqc" {  } { { "db/add_sub_tqc.tdf" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/db/add_sub_tqc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565859734404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565859734404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_tqc FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|LPM_ADD_SUB:subtractors\[13\]\|add_sub_tqc:auto_generated " "Elaborating entity \"add_sub_tqc\" for hierarchy \"FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|LPM_ADD_SUB:subtractors\[13\]\|add_sub_tqc:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/quartus13.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859734405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ADD_SUB FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|LPM_ADD_SUB:subtractors\[12\] " "Elaborating entity \"LPM_ADD_SUB\" for hierarchy \"FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|LPM_ADD_SUB:subtractors\[12\]\"" {  } { { "altsqrt.tdf" "subtractors\[12\]" { Text "d:/quartus13.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859734415 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|LPM_ADD_SUB:subtractors\[12\] FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|LPM_ADD_SUB:subtractors\[12\]\", which is child of megafunction instantiation \"FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "d:/quartus13.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } } { "ipcore/sqrt.v" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859734417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_sqc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_sqc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_sqc " "Found entity 1: add_sub_sqc" {  } { { "db/add_sub_sqc.tdf" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/db/add_sub_sqc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565859734497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565859734497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_sqc FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|LPM_ADD_SUB:subtractors\[12\]\|add_sub_sqc:auto_generated " "Elaborating entity \"add_sub_sqc\" for hierarchy \"FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|LPM_ADD_SUB:subtractors\[12\]\|add_sub_sqc:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/quartus13.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859734498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ADD_SUB FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|LPM_ADD_SUB:subtractors\[11\] " "Elaborating entity \"LPM_ADD_SUB\" for hierarchy \"FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|LPM_ADD_SUB:subtractors\[11\]\"" {  } { { "altsqrt.tdf" "subtractors\[11\]" { Text "d:/quartus13.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859734504 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|LPM_ADD_SUB:subtractors\[11\] FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|LPM_ADD_SUB:subtractors\[11\]\", which is child of megafunction instantiation \"FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "d:/quartus13.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } } { "ipcore/sqrt.v" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859734506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_rqc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_rqc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_rqc " "Found entity 1: add_sub_rqc" {  } { { "db/add_sub_rqc.tdf" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/db/add_sub_rqc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565859734585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565859734585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_rqc FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|LPM_ADD_SUB:subtractors\[11\]\|add_sub_rqc:auto_generated " "Elaborating entity \"add_sub_rqc\" for hierarchy \"FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|LPM_ADD_SUB:subtractors\[11\]\|add_sub_rqc:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/quartus13.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859734586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ADD_SUB FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|LPM_ADD_SUB:subtractors\[10\] " "Elaborating entity \"LPM_ADD_SUB\" for hierarchy \"FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|LPM_ADD_SUB:subtractors\[10\]\"" {  } { { "altsqrt.tdf" "subtractors\[10\]" { Text "d:/quartus13.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859734594 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|LPM_ADD_SUB:subtractors\[10\] FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|LPM_ADD_SUB:subtractors\[10\]\", which is child of megafunction instantiation \"FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "d:/quartus13.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } } { "ipcore/sqrt.v" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859734595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_qqc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_qqc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_qqc " "Found entity 1: add_sub_qqc" {  } { { "db/add_sub_qqc.tdf" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/db/add_sub_qqc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565859734671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565859734671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_qqc FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|LPM_ADD_SUB:subtractors\[10\]\|add_sub_qqc:auto_generated " "Elaborating entity \"add_sub_qqc\" for hierarchy \"FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|LPM_ADD_SUB:subtractors\[10\]\|add_sub_qqc:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/quartus13.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859734673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ADD_SUB FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|LPM_ADD_SUB:subtractors\[9\] " "Elaborating entity \"LPM_ADD_SUB\" for hierarchy \"FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|LPM_ADD_SUB:subtractors\[9\]\"" {  } { { "altsqrt.tdf" "subtractors\[9\]" { Text "d:/quartus13.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859734681 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|LPM_ADD_SUB:subtractors\[9\] FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|LPM_ADD_SUB:subtractors\[9\]\", which is child of megafunction instantiation \"FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "d:/quartus13.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } } { "ipcore/sqrt.v" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859734683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_pqc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_pqc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_pqc " "Found entity 1: add_sub_pqc" {  } { { "db/add_sub_pqc.tdf" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/db/add_sub_pqc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565859734764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565859734764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_pqc FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|LPM_ADD_SUB:subtractors\[9\]\|add_sub_pqc:auto_generated " "Elaborating entity \"add_sub_pqc\" for hierarchy \"FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|LPM_ADD_SUB:subtractors\[9\]\|add_sub_pqc:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/quartus13.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859734766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ADD_SUB FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|LPM_ADD_SUB:subtractors\[8\] " "Elaborating entity \"LPM_ADD_SUB\" for hierarchy \"FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|LPM_ADD_SUB:subtractors\[8\]\"" {  } { { "altsqrt.tdf" "subtractors\[8\]" { Text "d:/quartus13.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859734775 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|LPM_ADD_SUB:subtractors\[8\] FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|LPM_ADD_SUB:subtractors\[8\]\", which is child of megafunction instantiation \"FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "d:/quartus13.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } } { "ipcore/sqrt.v" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859734778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_oqc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_oqc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_oqc " "Found entity 1: add_sub_oqc" {  } { { "db/add_sub_oqc.tdf" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/db/add_sub_oqc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565859734862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565859734862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_oqc FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|LPM_ADD_SUB:subtractors\[8\]\|add_sub_oqc:auto_generated " "Elaborating entity \"add_sub_oqc\" for hierarchy \"FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|LPM_ADD_SUB:subtractors\[8\]\|add_sub_oqc:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/quartus13.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859734863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ADD_SUB FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|LPM_ADD_SUB:subtractors\[7\] " "Elaborating entity \"LPM_ADD_SUB\" for hierarchy \"FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|LPM_ADD_SUB:subtractors\[7\]\"" {  } { { "altsqrt.tdf" "subtractors\[7\]" { Text "d:/quartus13.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859734871 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|LPM_ADD_SUB:subtractors\[7\] FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|LPM_ADD_SUB:subtractors\[7\]\", which is child of megafunction instantiation \"FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "d:/quartus13.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } } { "ipcore/sqrt.v" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859734873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_nqc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_nqc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_nqc " "Found entity 1: add_sub_nqc" {  } { { "db/add_sub_nqc.tdf" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/db/add_sub_nqc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565859734956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565859734956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_nqc FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|LPM_ADD_SUB:subtractors\[7\]\|add_sub_nqc:auto_generated " "Elaborating entity \"add_sub_nqc\" for hierarchy \"FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|LPM_ADD_SUB:subtractors\[7\]\|add_sub_nqc:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/quartus13.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859734957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ADD_SUB FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|LPM_ADD_SUB:subtractors\[6\] " "Elaborating entity \"LPM_ADD_SUB\" for hierarchy \"FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|LPM_ADD_SUB:subtractors\[6\]\"" {  } { { "altsqrt.tdf" "subtractors\[6\]" { Text "d:/quartus13.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859734967 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|LPM_ADD_SUB:subtractors\[6\] FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|LPM_ADD_SUB:subtractors\[6\]\", which is child of megafunction instantiation \"FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "d:/quartus13.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } } { "ipcore/sqrt.v" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859734969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_fpc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_fpc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_fpc " "Found entity 1: add_sub_fpc" {  } { { "db/add_sub_fpc.tdf" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/db/add_sub_fpc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565859735054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565859735054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_fpc FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|LPM_ADD_SUB:subtractors\[6\]\|add_sub_fpc:auto_generated " "Elaborating entity \"add_sub_fpc\" for hierarchy \"FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|LPM_ADD_SUB:subtractors\[6\]\|add_sub_fpc:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/quartus13.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859735056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ADD_SUB FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|LPM_ADD_SUB:subtractors\[5\] " "Elaborating entity \"LPM_ADD_SUB\" for hierarchy \"FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|LPM_ADD_SUB:subtractors\[5\]\"" {  } { { "altsqrt.tdf" "subtractors\[5\]" { Text "d:/quartus13.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859735065 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|LPM_ADD_SUB:subtractors\[5\] FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|LPM_ADD_SUB:subtractors\[5\]\", which is child of megafunction instantiation \"FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "d:/quartus13.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } } { "ipcore/sqrt.v" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859735067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_epc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_epc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_epc " "Found entity 1: add_sub_epc" {  } { { "db/add_sub_epc.tdf" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/db/add_sub_epc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565859735156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565859735156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_epc FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|LPM_ADD_SUB:subtractors\[5\]\|add_sub_epc:auto_generated " "Elaborating entity \"add_sub_epc\" for hierarchy \"FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|LPM_ADD_SUB:subtractors\[5\]\|add_sub_epc:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/quartus13.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859735158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ADD_SUB FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|LPM_ADD_SUB:subtractors\[4\] " "Elaborating entity \"LPM_ADD_SUB\" for hierarchy \"FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|LPM_ADD_SUB:subtractors\[4\]\"" {  } { { "altsqrt.tdf" "subtractors\[4\]" { Text "d:/quartus13.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859735167 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|LPM_ADD_SUB:subtractors\[4\] FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|LPM_ADD_SUB:subtractors\[4\]\", which is child of megafunction instantiation \"FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "d:/quartus13.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } } { "ipcore/sqrt.v" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859735168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_dpc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_dpc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_dpc " "Found entity 1: add_sub_dpc" {  } { { "db/add_sub_dpc.tdf" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/db/add_sub_dpc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565859735247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565859735247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_dpc FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|LPM_ADD_SUB:subtractors\[4\]\|add_sub_dpc:auto_generated " "Elaborating entity \"add_sub_dpc\" for hierarchy \"FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|LPM_ADD_SUB:subtractors\[4\]\|add_sub_dpc:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/quartus13.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859735249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ADD_SUB FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|LPM_ADD_SUB:subtractors\[3\] " "Elaborating entity \"LPM_ADD_SUB\" for hierarchy \"FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|LPM_ADD_SUB:subtractors\[3\]\"" {  } { { "altsqrt.tdf" "subtractors\[3\]" { Text "d:/quartus13.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859735257 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|LPM_ADD_SUB:subtractors\[3\] FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|LPM_ADD_SUB:subtractors\[3\]\", which is child of megafunction instantiation \"FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "d:/quartus13.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } } { "ipcore/sqrt.v" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859735259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_cpc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_cpc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_cpc " "Found entity 1: add_sub_cpc" {  } { { "db/add_sub_cpc.tdf" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/db/add_sub_cpc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565859735338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565859735338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_cpc FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|LPM_ADD_SUB:subtractors\[3\]\|add_sub_cpc:auto_generated " "Elaborating entity \"add_sub_cpc\" for hierarchy \"FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|LPM_ADD_SUB:subtractors\[3\]\|add_sub_cpc:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/quartus13.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859735339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ADD_SUB FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|LPM_ADD_SUB:subtractors\[2\] " "Elaborating entity \"LPM_ADD_SUB\" for hierarchy \"FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|LPM_ADD_SUB:subtractors\[2\]\"" {  } { { "altsqrt.tdf" "subtractors\[2\]" { Text "d:/quartus13.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859735348 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|LPM_ADD_SUB:subtractors\[2\] FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|LPM_ADD_SUB:subtractors\[2\]\", which is child of megafunction instantiation \"FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "d:/quartus13.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } } { "ipcore/sqrt.v" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859735350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_bpc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_bpc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_bpc " "Found entity 1: add_sub_bpc" {  } { { "db/add_sub_bpc.tdf" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/db/add_sub_bpc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565859735435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565859735435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_bpc FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|LPM_ADD_SUB:subtractors\[2\]\|add_sub_bpc:auto_generated " "Elaborating entity \"add_sub_bpc\" for hierarchy \"FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|LPM_ADD_SUB:subtractors\[2\]\|add_sub_bpc:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/quartus13.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859735437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ADD_SUB FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|LPM_ADD_SUB:subtractors\[1\] " "Elaborating entity \"LPM_ADD_SUB\" for hierarchy \"FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|LPM_ADD_SUB:subtractors\[1\]\"" {  } { { "altsqrt.tdf" "subtractors\[1\]" { Text "d:/quartus13.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859735444 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|LPM_ADD_SUB:subtractors\[1\] FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|LPM_ADD_SUB:subtractors\[1\]\", which is child of megafunction instantiation \"FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "d:/quartus13.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } } { "ipcore/sqrt.v" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859735446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_apc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_apc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_apc " "Found entity 1: add_sub_apc" {  } { { "db/add_sub_apc.tdf" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/db/add_sub_apc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565859735529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565859735529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_apc FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|LPM_ADD_SUB:subtractors\[1\]\|add_sub_apc:auto_generated " "Elaborating entity \"add_sub_apc\" for hierarchy \"FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|LPM_ADD_SUB:subtractors\[1\]\|add_sub_apc:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/quartus13.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859735530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ADD_SUB FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|LPM_ADD_SUB:subtractors\[0\] " "Elaborating entity \"LPM_ADD_SUB\" for hierarchy \"FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|LPM_ADD_SUB:subtractors\[0\]\"" {  } { { "altsqrt.tdf" "subtractors\[0\]" { Text "d:/quartus13.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859735537 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|LPM_ADD_SUB:subtractors\[0\] FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|LPM_ADD_SUB:subtractors\[0\]\", which is child of megafunction instantiation \"FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "d:/quartus13.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } } { "ipcore/sqrt.v" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859735539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565859735619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565859735619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_8pc FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|LPM_ADD_SUB:subtractors\[0\]\|add_sub_8pc:auto_generated " "Elaborating entity \"add_sub_8pc\" for hierarchy \"FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|LPM_ADD_SUB:subtractors\[0\]\|add_sub_8pc:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/quartus13.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859735620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|dffpipe:a_delay " "Elaborating entity \"dffpipe\" for hierarchy \"FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|dffpipe:a_delay\"" {  } { { "altsqrt.tdf" "a_delay" { Text "d:/quartus13.1/quartus/libraries/megafunctions/altsqrt.tdf" 99 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859735655 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|dffpipe:a_delay FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|dffpipe:a_delay\", which is child of megafunction instantiation \"FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "d:/quartus13.1/quartus/libraries/megafunctions/altsqrt.tdf" 99 2 0 } } { "ipcore/sqrt.v" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859735656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[15\] " "Elaborating entity \"dffpipe\" for hierarchy \"FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[15\]\"" {  } { { "altsqrt.tdf" "b_dffe\[15\]" { Text "d:/quartus13.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859735658 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[15\] FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[15\]\", which is child of megafunction instantiation \"FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "d:/quartus13.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } } { "ipcore/sqrt.v" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859735659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[14\] " "Elaborating entity \"dffpipe\" for hierarchy \"FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[14\]\"" {  } { { "altsqrt.tdf" "b_dffe\[14\]" { Text "d:/quartus13.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859735661 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[14\] FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[14\]\", which is child of megafunction instantiation \"FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "d:/quartus13.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } } { "ipcore/sqrt.v" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859735662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[13\] " "Elaborating entity \"dffpipe\" for hierarchy \"FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[13\]\"" {  } { { "altsqrt.tdf" "b_dffe\[13\]" { Text "d:/quartus13.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859735665 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[13\] FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[13\]\", which is child of megafunction instantiation \"FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "d:/quartus13.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } } { "ipcore/sqrt.v" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859735666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[12\] " "Elaborating entity \"dffpipe\" for hierarchy \"FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[12\]\"" {  } { { "altsqrt.tdf" "b_dffe\[12\]" { Text "d:/quartus13.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859735668 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[12\] FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[12\]\", which is child of megafunction instantiation \"FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "d:/quartus13.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } } { "ipcore/sqrt.v" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859735669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[11\] " "Elaborating entity \"dffpipe\" for hierarchy \"FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[11\]\"" {  } { { "altsqrt.tdf" "b_dffe\[11\]" { Text "d:/quartus13.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859735671 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[11\] FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[11\]\", which is child of megafunction instantiation \"FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "d:/quartus13.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } } { "ipcore/sqrt.v" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859735672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[10\] " "Elaborating entity \"dffpipe\" for hierarchy \"FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[10\]\"" {  } { { "altsqrt.tdf" "b_dffe\[10\]" { Text "d:/quartus13.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859735674 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[10\] FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[10\]\", which is child of megafunction instantiation \"FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "d:/quartus13.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } } { "ipcore/sqrt.v" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859735676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[9\] " "Elaborating entity \"dffpipe\" for hierarchy \"FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[9\]\"" {  } { { "altsqrt.tdf" "b_dffe\[9\]" { Text "d:/quartus13.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859735678 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[9\] FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[9\]\", which is child of megafunction instantiation \"FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "d:/quartus13.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } } { "ipcore/sqrt.v" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859735679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[8\] " "Elaborating entity \"dffpipe\" for hierarchy \"FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[8\]\"" {  } { { "altsqrt.tdf" "b_dffe\[8\]" { Text "d:/quartus13.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859735682 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[8\] FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[8\]\", which is child of megafunction instantiation \"FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "d:/quartus13.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } } { "ipcore/sqrt.v" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859735683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[7\] " "Elaborating entity \"dffpipe\" for hierarchy \"FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[7\]\"" {  } { { "altsqrt.tdf" "b_dffe\[7\]" { Text "d:/quartus13.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859735685 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[7\] FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[7\]\", which is child of megafunction instantiation \"FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "d:/quartus13.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } } { "ipcore/sqrt.v" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859735686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[6\] " "Elaborating entity \"dffpipe\" for hierarchy \"FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[6\]\"" {  } { { "altsqrt.tdf" "b_dffe\[6\]" { Text "d:/quartus13.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859735689 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[6\] FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[6\]\", which is child of megafunction instantiation \"FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "d:/quartus13.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } } { "ipcore/sqrt.v" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859735690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[5\] " "Elaborating entity \"dffpipe\" for hierarchy \"FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[5\]\"" {  } { { "altsqrt.tdf" "b_dffe\[5\]" { Text "d:/quartus13.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859735692 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[5\] FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[5\]\", which is child of megafunction instantiation \"FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "d:/quartus13.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } } { "ipcore/sqrt.v" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859735694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[4\] " "Elaborating entity \"dffpipe\" for hierarchy \"FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[4\]\"" {  } { { "altsqrt.tdf" "b_dffe\[4\]" { Text "d:/quartus13.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859735696 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[4\] FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[4\]\", which is child of megafunction instantiation \"FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "d:/quartus13.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } } { "ipcore/sqrt.v" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859735697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[3\] " "Elaborating entity \"dffpipe\" for hierarchy \"FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[3\]\"" {  } { { "altsqrt.tdf" "b_dffe\[3\]" { Text "d:/quartus13.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859735699 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[3\] FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[3\]\", which is child of megafunction instantiation \"FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "d:/quartus13.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } } { "ipcore/sqrt.v" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859735700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[2\] " "Elaborating entity \"dffpipe\" for hierarchy \"FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[2\]\"" {  } { { "altsqrt.tdf" "b_dffe\[2\]" { Text "d:/quartus13.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859735702 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[2\] FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[2\]\", which is child of megafunction instantiation \"FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "d:/quartus13.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } } { "ipcore/sqrt.v" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859735704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[1\] " "Elaborating entity \"dffpipe\" for hierarchy \"FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[1\]\"" {  } { { "altsqrt.tdf" "b_dffe\[1\]" { Text "d:/quartus13.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859735705 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[1\] FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[1\]\", which is child of megafunction instantiation \"FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "d:/quartus13.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } } { "ipcore/sqrt.v" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859735707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[0\] " "Elaborating entity \"dffpipe\" for hierarchy \"FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[0\]\"" {  } { { "altsqrt.tdf" "b_dffe\[0\]" { Text "d:/quartus13.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859735709 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[0\] FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[0\]\", which is child of megafunction instantiation \"FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "d:/quartus13.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } } { "ipcore/sqrt.v" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859735711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[15\] " "Elaborating entity \"dffpipe\" for hierarchy \"FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[15\]\"" {  } { { "altsqrt.tdf" "r_dffe\[15\]" { Text "d:/quartus13.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859735713 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[15\] FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[15\]\", which is child of megafunction instantiation \"FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "d:/quartus13.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } } { "ipcore/sqrt.v" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859735715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[14\] " "Elaborating entity \"dffpipe\" for hierarchy \"FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[14\]\"" {  } { { "altsqrt.tdf" "r_dffe\[14\]" { Text "d:/quartus13.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859735717 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[14\] FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[14\]\", which is child of megafunction instantiation \"FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "d:/quartus13.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } } { "ipcore/sqrt.v" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859735718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[13\] " "Elaborating entity \"dffpipe\" for hierarchy \"FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[13\]\"" {  } { { "altsqrt.tdf" "r_dffe\[13\]" { Text "d:/quartus13.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859735720 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[13\] FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[13\]\", which is child of megafunction instantiation \"FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "d:/quartus13.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } } { "ipcore/sqrt.v" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859735721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[12\] " "Elaborating entity \"dffpipe\" for hierarchy \"FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[12\]\"" {  } { { "altsqrt.tdf" "r_dffe\[12\]" { Text "d:/quartus13.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859735722 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[12\] FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[12\]\", which is child of megafunction instantiation \"FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "d:/quartus13.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } } { "ipcore/sqrt.v" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859735724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[11\] " "Elaborating entity \"dffpipe\" for hierarchy \"FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[11\]\"" {  } { { "altsqrt.tdf" "r_dffe\[11\]" { Text "d:/quartus13.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859735726 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[11\] FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[11\]\", which is child of megafunction instantiation \"FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "d:/quartus13.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } } { "ipcore/sqrt.v" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859735729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[10\] " "Elaborating entity \"dffpipe\" for hierarchy \"FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[10\]\"" {  } { { "altsqrt.tdf" "r_dffe\[10\]" { Text "d:/quartus13.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859735731 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[10\] FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[10\]\", which is child of megafunction instantiation \"FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "d:/quartus13.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } } { "ipcore/sqrt.v" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859735732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[9\] " "Elaborating entity \"dffpipe\" for hierarchy \"FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[9\]\"" {  } { { "altsqrt.tdf" "r_dffe\[9\]" { Text "d:/quartus13.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859735734 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[9\] FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[9\]\", which is child of megafunction instantiation \"FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "d:/quartus13.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } } { "ipcore/sqrt.v" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859735736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[8\] " "Elaborating entity \"dffpipe\" for hierarchy \"FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[8\]\"" {  } { { "altsqrt.tdf" "r_dffe\[8\]" { Text "d:/quartus13.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859735737 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[8\] FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[8\]\", which is child of megafunction instantiation \"FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "d:/quartus13.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } } { "ipcore/sqrt.v" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859735739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[7\] " "Elaborating entity \"dffpipe\" for hierarchy \"FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[7\]\"" {  } { { "altsqrt.tdf" "r_dffe\[7\]" { Text "d:/quartus13.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859735740 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[7\] FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[7\]\", which is child of megafunction instantiation \"FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "d:/quartus13.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } } { "ipcore/sqrt.v" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859735742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[6\] " "Elaborating entity \"dffpipe\" for hierarchy \"FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[6\]\"" {  } { { "altsqrt.tdf" "r_dffe\[6\]" { Text "d:/quartus13.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859735744 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[6\] FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[6\]\", which is child of megafunction instantiation \"FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "d:/quartus13.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } } { "ipcore/sqrt.v" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859735745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[5\] " "Elaborating entity \"dffpipe\" for hierarchy \"FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[5\]\"" {  } { { "altsqrt.tdf" "r_dffe\[5\]" { Text "d:/quartus13.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859735747 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[5\] FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[5\]\", which is child of megafunction instantiation \"FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "d:/quartus13.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } } { "ipcore/sqrt.v" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859735749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[4\] " "Elaborating entity \"dffpipe\" for hierarchy \"FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[4\]\"" {  } { { "altsqrt.tdf" "r_dffe\[4\]" { Text "d:/quartus13.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859735750 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[4\] FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[4\]\", which is child of megafunction instantiation \"FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "d:/quartus13.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } } { "ipcore/sqrt.v" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859735751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[3\] " "Elaborating entity \"dffpipe\" for hierarchy \"FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[3\]\"" {  } { { "altsqrt.tdf" "r_dffe\[3\]" { Text "d:/quartus13.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859735753 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[3\] FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[3\]\", which is child of megafunction instantiation \"FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "d:/quartus13.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } } { "ipcore/sqrt.v" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859735755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[2\] " "Elaborating entity \"dffpipe\" for hierarchy \"FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[2\]\"" {  } { { "altsqrt.tdf" "r_dffe\[2\]" { Text "d:/quartus13.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859735756 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[2\] FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[2\]\", which is child of megafunction instantiation \"FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "d:/quartus13.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } } { "ipcore/sqrt.v" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859735758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[1\] " "Elaborating entity \"dffpipe\" for hierarchy \"FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[1\]\"" {  } { { "altsqrt.tdf" "r_dffe\[1\]" { Text "d:/quartus13.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859735760 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[1\] FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[1\]\", which is child of megafunction instantiation \"FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "d:/quartus13.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } } { "ipcore/sqrt.v" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859735762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[0\] " "Elaborating entity \"dffpipe\" for hierarchy \"FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[0\]\"" {  } { { "altsqrt.tdf" "r_dffe\[0\]" { Text "d:/quartus13.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859735763 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[0\] FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[0\]\", which is child of megafunction instantiation \"FFT_top:FFT_u\|data_modulus:u_data_modulus\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "d:/quartus13.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } } { "ipcore/sqrt.v" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859735765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_top LCD_top:LCD_u " "Elaborating entity \"LCD_top\" for hierarchy \"LCD_top:LCD_u\"" {  } { { "../rtl/FIR_audio_lcd.v" "LCD_u" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/rtl/FIR_audio_lcd.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859735770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_ctrl LCD_top:LCD_u\|fifo_ctrl:u_fifo_ctrl " "Elaborating entity \"fifo_ctrl\" for hierarchy \"LCD_top:LCD_u\|fifo_ctrl:u_fifo_ctrl\"" {  } { { "../rtl/LCD/LCD_top.v" "u_fifo_ctrl" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/rtl/LCD/LCD_top.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859735773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FFT_LCD_FIFO LCD_top:LCD_u\|FFT_LCD_FIFO:FFT_LCD_FIFO_inst " "Elaborating entity \"FFT_LCD_FIFO\" for hierarchy \"LCD_top:LCD_u\|FFT_LCD_FIFO:FFT_LCD_FIFO_inst\"" {  } { { "../rtl/LCD/LCD_top.v" "FFT_LCD_FIFO_inst" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/rtl/LCD/LCD_top.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859735779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo LCD_top:LCD_u\|FFT_LCD_FIFO:FFT_LCD_FIFO_inst\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"LCD_top:LCD_u\|FFT_LCD_FIFO:FFT_LCD_FIFO_inst\|dcfifo:dcfifo_component\"" {  } { { "ipcore/FFT_LCD_FIFO.v" "dcfifo_component" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/FFT_LCD_FIFO.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859735829 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LCD_top:LCD_u\|FFT_LCD_FIFO:FFT_LCD_FIFO_inst\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"LCD_top:LCD_u\|FFT_LCD_FIFO:FFT_LCD_FIFO_inst\|dcfifo:dcfifo_component\"" {  } { { "ipcore/FFT_LCD_FIFO.v" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/FFT_LCD_FIFO.v" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1565859735831 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LCD_top:LCD_u\|FFT_LCD_FIFO:FFT_LCD_FIFO_inst\|dcfifo:dcfifo_component " "Instantiated megafunction \"LCD_top:LCD_u\|FFT_LCD_FIFO:FFT_LCD_FIFO_inst\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859735831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859735831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859735831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859735831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859735831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859735831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859735831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859735831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch OFF " "Parameter \"read_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859735831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859735831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859735831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859735831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859735831 ""}  } { { "ipcore/FFT_LCD_FIFO.v" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/FFT_LCD_FIFO.v" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1565859735831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_l0l1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_l0l1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_l0l1 " "Found entity 1: dcfifo_l0l1" {  } { { "db/dcfifo_l0l1.tdf" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/db/dcfifo_l0l1.tdf" 40 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565859735911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565859735911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_l0l1 LCD_top:LCD_u\|FFT_LCD_FIFO:FFT_LCD_FIFO_inst\|dcfifo:dcfifo_component\|dcfifo_l0l1:auto_generated " "Elaborating entity \"dcfifo_l0l1\" for hierarchy \"LCD_top:LCD_u\|FFT_LCD_FIFO:FFT_LCD_FIFO_inst\|dcfifo:dcfifo_component\|dcfifo_l0l1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "d:/quartus13.1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859735912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_tgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_tgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_tgb " "Found entity 1: a_gray2bin_tgb" {  } { { "db/a_gray2bin_tgb.tdf" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/db/a_gray2bin_tgb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565859735944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565859735944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_tgb LCD_top:LCD_u\|FFT_LCD_FIFO:FFT_LCD_FIFO_inst\|dcfifo:dcfifo_component\|dcfifo_l0l1:auto_generated\|a_gray2bin_tgb:rdptr_g_gray2bin " "Elaborating entity \"a_gray2bin_tgb\" for hierarchy \"LCD_top:LCD_u\|FFT_LCD_FIFO:FFT_LCD_FIFO_inst\|dcfifo:dcfifo_component\|dcfifo_l0l1:auto_generated\|a_gray2bin_tgb:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_l0l1.tdf" "rdptr_g_gray2bin" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/db/dcfifo_l0l1.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859735947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_s57.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_s57.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_s57 " "Found entity 1: a_graycounter_s57" {  } { { "db/a_graycounter_s57.tdf" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/db/a_graycounter_s57.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565859736035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565859736035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_s57 LCD_top:LCD_u\|FFT_LCD_FIFO:FFT_LCD_FIFO_inst\|dcfifo:dcfifo_component\|dcfifo_l0l1:auto_generated\|a_graycounter_s57:rdptr_g1p " "Elaborating entity \"a_graycounter_s57\" for hierarchy \"LCD_top:LCD_u\|FFT_LCD_FIFO:FFT_LCD_FIFO_inst\|dcfifo:dcfifo_component\|dcfifo_l0l1:auto_generated\|a_graycounter_s57:rdptr_g1p\"" {  } { { "db/dcfifo_l0l1.tdf" "rdptr_g1p" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/db/dcfifo_l0l1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859736036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_ojc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_ojc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_ojc " "Found entity 1: a_graycounter_ojc" {  } { { "db/a_graycounter_ojc.tdf" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/db/a_graycounter_ojc.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565859736120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565859736120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_ojc LCD_top:LCD_u\|FFT_LCD_FIFO:FFT_LCD_FIFO_inst\|dcfifo:dcfifo_component\|dcfifo_l0l1:auto_generated\|a_graycounter_ojc:wrptr_g1p " "Elaborating entity \"a_graycounter_ojc\" for hierarchy \"LCD_top:LCD_u\|FFT_LCD_FIFO:FFT_LCD_FIFO_inst\|dcfifo:dcfifo_component\|dcfifo_l0l1:auto_generated\|a_graycounter_ojc:wrptr_g1p\"" {  } { { "db/dcfifo_l0l1.tdf" "wrptr_g1p" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/db/dcfifo_l0l1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859736121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qj31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qj31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qj31 " "Found entity 1: altsyncram_qj31" {  } { { "db/altsyncram_qj31.tdf" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/db/altsyncram_qj31.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565859736208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565859736208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qj31 LCD_top:LCD_u\|FFT_LCD_FIFO:FFT_LCD_FIFO_inst\|dcfifo:dcfifo_component\|dcfifo_l0l1:auto_generated\|altsyncram_qj31:fifo_ram " "Elaborating entity \"altsyncram_qj31\" for hierarchy \"LCD_top:LCD_u\|FFT_LCD_FIFO:FFT_LCD_FIFO_inst\|dcfifo:dcfifo_component\|dcfifo_l0l1:auto_generated\|altsyncram_qj31:fifo_ram\"" {  } { { "db/dcfifo_l0l1.tdf" "fifo_ram" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/db/dcfifo_l0l1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859736209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_hd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_hd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_hd9 " "Found entity 1: dffpipe_hd9" {  } { { "db/dffpipe_hd9.tdf" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/db/dffpipe_hd9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565859736242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565859736242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_hd9 LCD_top:LCD_u\|FFT_LCD_FIFO:FFT_LCD_FIFO_inst\|dcfifo:dcfifo_component\|dcfifo_l0l1:auto_generated\|dffpipe_hd9:rs_brp " "Elaborating entity \"dffpipe_hd9\" for hierarchy \"LCD_top:LCD_u\|FFT_LCD_FIFO:FFT_LCD_FIFO_inst\|dcfifo:dcfifo_component\|dcfifo_l0l1:auto_generated\|dffpipe_hd9:rs_brp\"" {  } { { "db/dcfifo_l0l1.tdf" "rs_brp" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/db/dcfifo_l0l1.tdf" 65 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859736243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_ikd.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_ikd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_ikd " "Found entity 1: alt_synch_pipe_ikd" {  } { { "db/alt_synch_pipe_ikd.tdf" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/db/alt_synch_pipe_ikd.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565859736284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565859736284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_ikd LCD_top:LCD_u\|FFT_LCD_FIFO:FFT_LCD_FIFO_inst\|dcfifo:dcfifo_component\|dcfifo_l0l1:auto_generated\|alt_synch_pipe_ikd:rs_dgwp " "Elaborating entity \"alt_synch_pipe_ikd\" for hierarchy \"LCD_top:LCD_u\|FFT_LCD_FIFO:FFT_LCD_FIFO_inst\|dcfifo:dcfifo_component\|dcfifo_l0l1:auto_generated\|alt_synch_pipe_ikd:rs_dgwp\"" {  } { { "db/dcfifo_l0l1.tdf" "rs_dgwp" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/db/dcfifo_l0l1.tdf" 67 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859736285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_id9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_id9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_id9 " "Found entity 1: dffpipe_id9" {  } { { "db/dffpipe_id9.tdf" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/db/dffpipe_id9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565859736316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565859736316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_id9 LCD_top:LCD_u\|FFT_LCD_FIFO:FFT_LCD_FIFO_inst\|dcfifo:dcfifo_component\|dcfifo_l0l1:auto_generated\|alt_synch_pipe_ikd:rs_dgwp\|dffpipe_id9:dffpipe13 " "Elaborating entity \"dffpipe_id9\" for hierarchy \"LCD_top:LCD_u\|FFT_LCD_FIFO:FFT_LCD_FIFO_inst\|dcfifo:dcfifo_component\|dcfifo_l0l1:auto_generated\|alt_synch_pipe_ikd:rs_dgwp\|dffpipe_id9:dffpipe13\"" {  } { { "db/alt_synch_pipe_ikd.tdf" "dffpipe13" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/db/alt_synch_pipe_ikd.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859736317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_jkd.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_jkd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_jkd " "Found entity 1: alt_synch_pipe_jkd" {  } { { "db/alt_synch_pipe_jkd.tdf" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/db/alt_synch_pipe_jkd.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565859736348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565859736348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_jkd LCD_top:LCD_u\|FFT_LCD_FIFO:FFT_LCD_FIFO_inst\|dcfifo:dcfifo_component\|dcfifo_l0l1:auto_generated\|alt_synch_pipe_jkd:ws_dgrp " "Elaborating entity \"alt_synch_pipe_jkd\" for hierarchy \"LCD_top:LCD_u\|FFT_LCD_FIFO:FFT_LCD_FIFO_inst\|dcfifo:dcfifo_component\|dcfifo_l0l1:auto_generated\|alt_synch_pipe_jkd:ws_dgrp\"" {  } { { "db/dcfifo_l0l1.tdf" "ws_dgrp" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/db/dcfifo_l0l1.tdf" 68 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859736349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_jd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_jd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_jd9 " "Found entity 1: dffpipe_jd9" {  } { { "db/dffpipe_jd9.tdf" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/db/dffpipe_jd9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565859736380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565859736380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_jd9 LCD_top:LCD_u\|FFT_LCD_FIFO:FFT_LCD_FIFO_inst\|dcfifo:dcfifo_component\|dcfifo_l0l1:auto_generated\|alt_synch_pipe_jkd:ws_dgrp\|dffpipe_jd9:dffpipe16 " "Elaborating entity \"dffpipe_jd9\" for hierarchy \"LCD_top:LCD_u\|FFT_LCD_FIFO:FFT_LCD_FIFO_inst\|dcfifo:dcfifo_component\|dcfifo_l0l1:auto_generated\|alt_synch_pipe_jkd:ws_dgrp\|dffpipe_jd9:dffpipe16\"" {  } { { "db/alt_synch_pipe_jkd.tdf" "dffpipe16" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/db/alt_synch_pipe_jkd.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859736381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_e66.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_e66.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_e66 " "Found entity 1: cmpr_e66" {  } { { "db/cmpr_e66.tdf" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/db/cmpr_e66.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565859736466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565859736466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_e66 LCD_top:LCD_u\|FFT_LCD_FIFO:FFT_LCD_FIFO_inst\|dcfifo:dcfifo_component\|dcfifo_l0l1:auto_generated\|cmpr_e66:rdempty_eq_comp " "Elaborating entity \"cmpr_e66\" for hierarchy \"LCD_top:LCD_u\|FFT_LCD_FIFO:FFT_LCD_FIFO_inst\|dcfifo:dcfifo_component\|dcfifo_l0l1:auto_generated\|cmpr_e66:rdempty_eq_comp\"" {  } { { "db/dcfifo_l0l1.tdf" "rdempty_eq_comp" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/db/dcfifo_l0l1.tdf" 72 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859736467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_rgb_top LCD_top:LCD_u\|lcd_rgb_top:u_lcd_rgb_top " "Elaborating entity \"lcd_rgb_top\" for hierarchy \"LCD_top:LCD_u\|lcd_rgb_top:u_lcd_rgb_top\"" {  } { { "../rtl/LCD/LCD_top.v" "u_lcd_rgb_top" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/rtl/LCD/LCD_top.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859736476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_driver LCD_top:LCD_u\|lcd_rgb_top:u_lcd_rgb_top\|lcd_driver:u_lcd_driver " "Elaborating entity \"lcd_driver\" for hierarchy \"LCD_top:LCD_u\|lcd_rgb_top:u_lcd_rgb_top\|lcd_driver:u_lcd_driver\"" {  } { { "../rtl/LCD/lcd_rgb_top.v" "u_lcd_driver" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/rtl/LCD/lcd_rgb_top.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859736482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_display LCD_top:LCD_u\|lcd_rgb_top:u_lcd_rgb_top\|lcd_display:u_lcd_display " "Elaborating entity \"lcd_display\" for hierarchy \"LCD_top:LCD_u\|lcd_rgb_top:u_lcd_rgb_top\|lcd_display:u_lcd_display\"" {  } { { "../rtl/LCD/lcd_rgb_top.v" "u_lcd_display" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/rtl/LCD/lcd_rgb_top.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859736486 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "LCD_top:LCD_u\|FFT_LCD_FIFO:FFT_LCD_FIFO_inst\|dcfifo:dcfifo_component\|dcfifo_l0l1:auto_generated\|altsyncram_qj31:fifo_ram\|q_b\[0\] " "Synthesized away node \"LCD_top:LCD_u\|FFT_LCD_FIFO:FFT_LCD_FIFO_inst\|dcfifo:dcfifo_component\|dcfifo_l0l1:auto_generated\|altsyncram_qj31:fifo_ram\|q_b\[0\]\"" {  } { { "db/altsyncram_qj31.tdf" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/db/altsyncram_qj31.tdf" 41 2 0 } } { "db/dcfifo_l0l1.tdf" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/db/dcfifo_l0l1.tdf" 58 2 0 } } { "dcfifo.tdf" "" { Text "d:/quartus13.1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "ipcore/FFT_LCD_FIFO.v" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/FFT_LCD_FIFO.v" 91 0 0 } } { "../rtl/LCD/LCD_top.v" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/rtl/LCD/LCD_top.v" 89 0 0 } } { "../rtl/FIR_audio_lcd.v" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/rtl/FIR_audio_lcd.v" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1565859738058 "|FIR_audio_lcd|LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|altsyncram_qj31:fifo_ram|ram_block11a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "LCD_top:LCD_u\|FFT_LCD_FIFO:FFT_LCD_FIFO_inst\|dcfifo:dcfifo_component\|dcfifo_l0l1:auto_generated\|altsyncram_qj31:fifo_ram\|q_b\[1\] " "Synthesized away node \"LCD_top:LCD_u\|FFT_LCD_FIFO:FFT_LCD_FIFO_inst\|dcfifo:dcfifo_component\|dcfifo_l0l1:auto_generated\|altsyncram_qj31:fifo_ram\|q_b\[1\]\"" {  } { { "db/altsyncram_qj31.tdf" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/db/altsyncram_qj31.tdf" 73 2 0 } } { "db/dcfifo_l0l1.tdf" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/db/dcfifo_l0l1.tdf" 58 2 0 } } { "dcfifo.tdf" "" { Text "d:/quartus13.1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "ipcore/FFT_LCD_FIFO.v" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/FFT_LCD_FIFO.v" 91 0 0 } } { "../rtl/LCD/LCD_top.v" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/rtl/LCD/LCD_top.v" 89 0 0 } } { "../rtl/FIR_audio_lcd.v" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/rtl/FIR_audio_lcd.v" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1565859738058 "|FIR_audio_lcd|LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|altsyncram_qj31:fifo_ram|ram_block11a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "LCD_top:LCD_u\|FFT_LCD_FIFO:FFT_LCD_FIFO_inst\|dcfifo:dcfifo_component\|dcfifo_l0l1:auto_generated\|altsyncram_qj31:fifo_ram\|q_b\[2\] " "Synthesized away node \"LCD_top:LCD_u\|FFT_LCD_FIFO:FFT_LCD_FIFO_inst\|dcfifo:dcfifo_component\|dcfifo_l0l1:auto_generated\|altsyncram_qj31:fifo_ram\|q_b\[2\]\"" {  } { { "db/altsyncram_qj31.tdf" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/db/altsyncram_qj31.tdf" 105 2 0 } } { "db/dcfifo_l0l1.tdf" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/db/dcfifo_l0l1.tdf" 58 2 0 } } { "dcfifo.tdf" "" { Text "d:/quartus13.1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "ipcore/FFT_LCD_FIFO.v" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/FFT_LCD_FIFO.v" 91 0 0 } } { "../rtl/LCD/LCD_top.v" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/rtl/LCD/LCD_top.v" 89 0 0 } } { "../rtl/FIR_audio_lcd.v" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/rtl/FIR_audio_lcd.v" 146 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1565859738058 "|FIR_audio_lcd|LCD_top:LCD_u|FFT_LCD_FIFO:FFT_LCD_FIFO_inst|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|altsyncram_qj31:fifo_ram|ram_block11a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT_top:FFT_u\|FFT:FFT_u\|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst\|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_udh1:auto_generated\|a_dpfifo_no81:dpfifo\|altsyncram_ssf1:FIFOram\|q_b\[32\] " "Synthesized away node \"FFT_top:FFT_u\|FFT:FFT_u\|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst\|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_udh1:auto_generated\|a_dpfifo_no81:dpfifo\|altsyncram_ssf1:FIFOram\|q_b\[32\]\"" {  } { { "db/altsyncram_ssf1.tdf" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/db/altsyncram_ssf1.tdf" 1063 2 0 } } { "db/a_dpfifo_no81.tdf" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/db/a_dpfifo_no81.tdf" 45 2 0 } } { "db/scfifo_udh1.tdf" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/db/scfifo_udh1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/quartus13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "ipcore/FFT/fft-library/auk_dspip_avalon_streaming_sink_fft_131.vhd" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/FFT/fft-library/auk_dspip_avalon_streaming_sink_fft_131.vhd" 648 0 0 } } { "asj_fft_sglstream_fft_131.vhd" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/FFT/fft-library/asj_fft_sglstream_fft_131.vhd" 454 0 0 } } { "ipcore/FFT/FFT.v" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/FFT/FFT.v" 92 0 0 } } { "../rtl/FFT/FFT_top.v" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/rtl/FFT/FFT_top.v" 109 0 0 } } { "../rtl/FIR_audio_lcd.v" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/rtl/FIR_audio_lcd.v" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1565859738058 "|FIR_audio_lcd|FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_udh1:auto_generated|a_dpfifo_no81:dpfifo|altsyncram_ssf1:FIFOram|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT_top:FFT_u\|FFT:FFT_u\|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst\|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_udh1:auto_generated\|a_dpfifo_no81:dpfifo\|altsyncram_ssf1:FIFOram\|q_b\[33\] " "Synthesized away node \"FFT_top:FFT_u\|FFT:FFT_u\|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst\|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_udh1:auto_generated\|a_dpfifo_no81:dpfifo\|altsyncram_ssf1:FIFOram\|q_b\[33\]\"" {  } { { "db/altsyncram_ssf1.tdf" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/db/altsyncram_ssf1.tdf" 1095 2 0 } } { "db/a_dpfifo_no81.tdf" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/db/a_dpfifo_no81.tdf" 45 2 0 } } { "db/scfifo_udh1.tdf" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/db/scfifo_udh1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/quartus13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "ipcore/FFT/fft-library/auk_dspip_avalon_streaming_sink_fft_131.vhd" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/FFT/fft-library/auk_dspip_avalon_streaming_sink_fft_131.vhd" 648 0 0 } } { "asj_fft_sglstream_fft_131.vhd" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/FFT/fft-library/asj_fft_sglstream_fft_131.vhd" 454 0 0 } } { "ipcore/FFT/FFT.v" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/FFT/FFT.v" 92 0 0 } } { "../rtl/FFT/FFT_top.v" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/rtl/FFT/FFT_top.v" 109 0 0 } } { "../rtl/FIR_audio_lcd.v" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/rtl/FIR_audio_lcd.v" 126 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1565859738058 "|FIR_audio_lcd|FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_udh1:auto_generated|a_dpfifo_no81:dpfifo|altsyncram_ssf1:FIFOram|ram_block1a33"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1565859738058 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1565859738058 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "157 " "Ignored 157 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "13 " "Ignored 13 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "Quartus II" 0 -1 1565859738538 ""} { "Info" "IMLS_MLS_IGNORED_SOFT" "144 " "Ignored 144 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Quartus II" 0 -1 1565859738538 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Quartus II" 0 -1 1565859738538 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "fir_lowpass:u_fir_lowpass\|fir_lowpass_ast:fir_lowpass_ast_inst\|fir_lowpass_st:fircore\|rom_lut_r_cen:Ur3_n_16_pp\|data_out_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"fir_lowpass:u_fir_lowpass\|fir_lowpass_ast:fir_lowpass_ast_inst\|fir_lowpass_st:fircore\|rom_lut_r_cen:Ur3_n_16_pp\|data_out_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1565859748978 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 5 " "Parameter TAP_DISTANCE set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1565859748978 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 56 " "Parameter WIDTH set to 56" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1565859748978 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1565859748978 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1565859748978 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "FFT_top:FFT_u\|data_modulus:u_data_modulus\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FFT_top:FFT_u\|data_modulus:u_data_modulus\|Mult1\"" {  } { { "../rtl/FFT/data_modulus.v" "Mult1" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/rtl/FFT/data_modulus.v" 71 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1565859748982 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FFT_top:FFT_u\|data_modulus:u_data_modulus\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FFT_top:FFT_u\|data_modulus:u_data_modulus\|Mult0\"" {  } { { "../rtl/FFT/data_modulus.v" "Mult0" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/rtl/FFT/data_modulus.v" 71 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1565859748982 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1565859748982 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fir_lowpass:u_fir_lowpass\|fir_lowpass_ast:fir_lowpass_ast_inst\|fir_lowpass_st:fircore\|rom_lut_r_cen:Ur3_n_16_pp\|altshift_taps:data_out_rtl_0 " "Elaborated megafunction instantiation \"fir_lowpass:u_fir_lowpass\|fir_lowpass_ast:fir_lowpass_ast_inst\|fir_lowpass_st:fircore\|rom_lut_r_cen:Ur3_n_16_pp\|altshift_taps:data_out_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1565859749092 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fir_lowpass:u_fir_lowpass\|fir_lowpass_ast:fir_lowpass_ast_inst\|fir_lowpass_st:fircore\|rom_lut_r_cen:Ur3_n_16_pp\|altshift_taps:data_out_rtl_0 " "Instantiated megafunction \"fir_lowpass:u_fir_lowpass\|fir_lowpass_ast:fir_lowpass_ast_inst\|fir_lowpass_st:fircore\|rom_lut_r_cen:Ur3_n_16_pp\|altshift_taps:data_out_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859749092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 5 " "Parameter \"TAP_DISTANCE\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859749092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 56 " "Parameter \"WIDTH\" = \"56\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859749092 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1565859749092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_vnm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_vnm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_vnm " "Found entity 1: shift_taps_vnm" {  } { { "db/shift_taps_vnm.tdf" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/db/shift_taps_vnm.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565859749202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565859749202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ae81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ae81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ae81 " "Found entity 1: altsyncram_ae81" {  } { { "db/altsyncram_ae81.tdf" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/db/altsyncram_ae81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565859749315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565859749315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_6pf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_6pf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_6pf " "Found entity 1: cntr_6pf" {  } { { "db/cntr_6pf.tdf" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/db/cntr_6pf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565859749417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565859749417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ogc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ogc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ogc " "Found entity 1: cmpr_ogc" {  } { { "db/cmpr_ogc.tdf" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/db/cmpr_ogc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565859749516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565859749516 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FFT_top:FFT_u\|data_modulus:u_data_modulus\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"FFT_top:FFT_u\|data_modulus:u_data_modulus\|lpm_mult:Mult1\"" {  } { { "../rtl/FFT/data_modulus.v" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/rtl/FFT/data_modulus.v" 71 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1565859749595 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FFT_top:FFT_u\|data_modulus:u_data_modulus\|lpm_mult:Mult1 " "Instantiated megafunction \"FFT_top:FFT_u\|data_modulus:u_data_modulus\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859749595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859749595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859749595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859749595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859749595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859749595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859749595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859749595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859749595 ""}  } { { "../rtl/FFT/data_modulus.v" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/rtl/FFT/data_modulus.v" 71 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1565859749595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_7dt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_7dt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_7dt " "Found entity 1: mult_7dt" {  } { { "db/mult_7dt.tdf" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/db/mult_7dt.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565859749735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565859749735 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "7 " "7 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1565859751138 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../rtl/WM8978/i2c_dri.v" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/rtl/WM8978/i2c_dri.v" 40 -1 0 } } { "../rtl/WM8978/i2c_dri.v" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/rtl/WM8978/i2c_dri.v" 45 -1 0 } } { "db/a_graycounter_s57.tdf" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/db/a_graycounter_s57.tdf" 32 2 0 } } { "db/a_graycounter_ojc.tdf" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/db/a_graycounter_ojc.tdf" 32 2 0 } } { "db/a_graycounter_s57.tdf" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/db/a_graycounter_s57.tdf" 43 2 0 } } { "../rtl/WM8978/i2c_dri.v" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/rtl/WM8978/i2c_dri.v" 59 -1 0 } } { "../rtl/WM8978/i2c_dri.v" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/rtl/WM8978/i2c_dri.v" 58 -1 0 } } { "db/a_graycounter_ojc.tdf" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/db/a_graycounter_ojc.tdf" 43 2 0 } } { "auk_dspip_avalon_streaming_controller_fir_131.vhd" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/FIR/fir_compiler-library/auk_dspip_avalon_streaming_controller_fir_131.vhd" 71 -1 0 } } { "auk_dspip_avalon_streaming_controller_fir_131.vhd" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/FIR/fir_compiler-library/auk_dspip_avalon_streaming_controller_fir_131.vhd" 72 -1 0 } } { "auk_dspip_avalon_streaming_controller_fir_131.vhd" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/FIR/fir_compiler-library/auk_dspip_avalon_streaming_controller_fir_131.vhd" 73 -1 0 } } { "ipcore/FFT/fft-library/auk_dspip_avalon_streaming_controller_fft_131.vhd" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/FFT/fft-library/auk_dspip_avalon_streaming_controller_fft_131.vhd" 71 -1 0 } } { "ipcore/FFT/fft-library/auk_dspip_avalon_streaming_controller_fft_131.vhd" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/FFT/fft-library/auk_dspip_avalon_streaming_controller_fft_131.vhd" 72 -1 0 } } { "asj_fft_sglstream_fft_131.vhd" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/FFT/fft-library/asj_fft_sglstream_fft_131.vhd" 441 -1 0 } } { "ipcore/FFT/fft-library/auk_dspip_avalon_streaming_controller_fft_131.vhd" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/FFT/fft-library/auk_dspip_avalon_streaming_controller_fft_131.vhd" 73 -1 0 } } { "db/a_graycounter_r57.tdf" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/db/a_graycounter_r57.tdf" 32 2 0 } } { "db/a_graycounter_r57.tdf" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/db/a_graycounter_r57.tdf" 42 2 0 } } { "db/a_graycounter_njc.tdf" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/db/a_graycounter_njc.tdf" 32 2 0 } } { "db/a_graycounter_njc.tdf" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/db/a_graycounter_njc.tdf" 42 2 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1565859751534 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1565859751536 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_hs VCC " "Pin \"lcd_hs\" is stuck at VCC" {  } { { "../rtl/FIR_audio_lcd.v" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/rtl/FIR_audio_lcd.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1565859754697 "|FIR_audio_lcd|lcd_hs"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_vs VCC " "Pin \"lcd_vs\" is stuck at VCC" {  } { { "../rtl/FIR_audio_lcd.v" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/rtl/FIR_audio_lcd.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1565859754697 "|FIR_audio_lcd|lcd_vs"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_bl VCC " "Pin \"lcd_bl\" is stuck at VCC" {  } { { "../rtl/FIR_audio_lcd.v" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/rtl/FIR_audio_lcd.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1565859754697 "|FIR_audio_lcd|lcd_bl"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_rst VCC " "Pin \"lcd_rst\" is stuck at VCC" {  } { { "../rtl/FIR_audio_lcd.v" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/rtl/FIR_audio_lcd.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1565859754697 "|FIR_audio_lcd|lcd_rst"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1565859754697 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1565859755618 ""}
{ "Info" "IFTM_FTM_INSERTED_LCELL_TO_HONOR_MAX_FANOUT_HDR" "" "Inserted logic cells for Maximum Fan-Out assignment" { { "Info" "IFTM_FTM_INSERTED_LCELL_TO_HONOR_MAX_FANOUT" "3 fir_lowpass:u_fir_lowpass\|fir_lowpass_ast:fir_lowpass_ast_inst\|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl\|stall_reg " "Inserted 3 logic cells for Maximum Fan-Out assignment on \"fir_lowpass:u_fir_lowpass\|fir_lowpass_ast:fir_lowpass_ast_inst\|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl\|stall_reg\"" {  } { { "auk_dspip_avalon_streaming_controller_fir_131.vhd" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/FIR/fir_compiler-library/auk_dspip_avalon_streaming_controller_fir_131.vhd" 73 -1 0 } }  } 0 18058 "Inserted %1!d! logic cells for Maximum Fan-Out assignment on \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565859759281 ""}  } {  } 0 18062 "Inserted logic cells for Maximum Fan-Out assignment" 0 0 "Quartus II" 0 -1 1565859759281 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "199 " "199 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1565859759434 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/output_files/FIR_audio_lcd.map.smsg " "Generated suppressed messages file D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/output_files/FIR_audio_lcd.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1565859760456 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1565859761980 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1565859761980 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "9014 " "Implemented 9014 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1565859763755 ""} { "Info" "ICUT_CUT_TM_OPINS" "25 " "Implemented 25 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1565859763755 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1565859763755 ""} { "Info" "ICUT_CUT_TM_LCELLS" "8260 " "Implemented 8260 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1565859763755 ""} { "Info" "ICUT_CUT_TM_RAMS" "693 " "Implemented 693 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1565859763755 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1565859763755 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "28 " "Implemented 28 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1565859763755 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1565859763755 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 15 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4880 " "Peak virtual memory: 4880 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1565859763873 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 15 17:02:43 2019 " "Processing ended: Thu Aug 15 17:02:43 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1565859763873 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:40 " "Elapsed time: 00:00:40" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1565859763873 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:39 " "Total CPU time (on all processors): 00:00:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1565859763873 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1565859763873 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1565859766890 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1565859766892 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 15 17:02:45 2019 " "Processing started: Thu Aug 15 17:02:45 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1565859766892 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1565859766892 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off FIR_audio_lcd -c FIR_audio_lcd " "Command: quartus_fit --read_settings_files=off --write_settings_files=off FIR_audio_lcd -c FIR_audio_lcd" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1565859766893 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1565859767087 ""}
{ "Info" "0" "" "Project  = FIR_audio_lcd" {  } {  } 0 0 "Project  = FIR_audio_lcd" 0 0 "Fitter" 0 0 1565859767088 ""}
{ "Info" "0" "" "Revision = FIR_audio_lcd" {  } {  } 0 0 "Revision = FIR_audio_lcd" 0 0 "Fitter" 0 0 1565859767088 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1565859767452 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "FIR_audio_lcd EP4CE10F17C8 " "Selected device EP4CE10F17C8 for design \"FIR_audio_lcd\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1565859767589 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1565859767640 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1565859767643 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1565859767643 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] 6 25 0 0 " "Implementing clock multiplication of 6, clock division of 25, and phase shift of 0 degrees (0 ps) for pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_altpll.v" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/db/pll_altpll.v" 43 -1 0 } } { "" "" { Generic "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/" { { 0 { 0 ""} 0 5529 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1565859767724 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] 1 1 0 0 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/pll_altpll.v" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/db/pll_altpll.v" 43 -1 0 } } { "" "" { Generic "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/" { { 0 { 0 ""} 0 5530 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1565859767724 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[2\] 1 5 0 0 " "Implementing clock multiplication of 1, clock division of 5, and phase shift of 0 degrees (0 ps) for pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[2\] port" {  } { { "db/pll_altpll.v" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/db/pll_altpll.v" 43 -1 0 } } { "" "" { Generic "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/" { { 0 { 0 ""} 0 5531 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1565859767724 ""}  } { { "db/pll_altpll.v" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/db/pll_altpll.v" 43 -1 0 } } { "" "" { Generic "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/" { { 0 { 0 ""} 0 5529 9662 10382 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1565859767724 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1565859768406 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C8 " "Device EP4CE6F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1565859768719 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C8 " "Device EP4CE15F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1565859768719 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22F17C8 " "Device EP4CE22F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1565859768719 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1565859768719 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "d:/quartus13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "d:/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/" { { 0 { 0 ""} 0 31095 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1565859768751 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "d:/quartus13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "d:/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/" { { 0 { 0 ""} 0 31097 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1565859768751 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "d:/quartus13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "d:/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/" { { 0 { 0 ""} 0 31099 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1565859768751 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "d:/quartus13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "d:/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/" { { 0 { 0 ""} 0 31101 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1565859768751 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "d:/quartus13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "d:/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/" { { 0 { 0 ""} 0 31103 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1565859768751 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1565859768751 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1565859768757 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1565859768839 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_46k1 " "Entity dcfifo_46k1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_gd9:dffpipe15\|dffe16a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_gd9:dffpipe15\|dffe16a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1565859771047 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_fd9:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_fd9:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1565859771047 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1565859771047 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_l0l1 " "Entity dcfifo_l0l1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_jd9:dffpipe16\|dffe17a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_jd9:dffpipe16\|dffe17a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1565859771047 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_id9:dffpipe13\|dffe14a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_id9:dffpipe13\|dffe14a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1565859771047 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1565859771047 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1565859771047 ""}
{ "Info" "ISTA_SDC_FOUND" "FIR_audio_lcd.out.sdc " "Reading SDC File: 'FIR_audio_lcd.out.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1565859771169 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FIR_audio_lcd.out.sdc 41 altera_reserved_tck port " "Ignored filter at FIR_audio_lcd.out.sdc(41): altera_reserved_tck could not be matched with a port" {  } { { "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/FIR_audio_lcd.out.sdc" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/FIR_audio_lcd.out.sdc" 41 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1565859771171 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock FIR_audio_lcd.out.sdc 41 Argument <targets> is an empty collection " "Ignored create_clock at FIR_audio_lcd.out.sdc(41): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \{altera_reserved_tck\} -period 100.000 -waveform \{ 0.000 50.000 \} \[get_ports \{altera_reserved_tck\}\] " "create_clock -name \{altera_reserved_tck\} -period 100.000 -waveform \{ 0.000 50.000 \} \[get_ports \{altera_reserved_tck\}\]" {  } { { "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/FIR_audio_lcd.out.sdc" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/FIR_audio_lcd.out.sdc" 41 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1565859771174 ""}  } { { "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/FIR_audio_lcd.out.sdc" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/FIR_audio_lcd.out.sdc" 41 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1565859771174 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FIR_audio_lcd.out.sdc 79 altera_reserved_tck clock " "Ignored filter at FIR_audio_lcd.out.sdc(79): altera_reserved_tck could not be matched with a clock" {  } { { "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/FIR_audio_lcd.out.sdc" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/FIR_audio_lcd.out.sdc" 79 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1565859771174 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "wm8978_ctrl:u_wm8978_ctrl\|wm8978_config:u_wm8978_config\|i2c_dri:u_i2c_dri\|dri_clk " "Node: wm8978_ctrl:u_wm8978_ctrl\|wm8978_config:u_wm8978_config\|i2c_dri:u_i2c_dri\|dri_clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1565859771209 "|FIR_audio_lcd|wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1565859771330 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1565859771330 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1565859771330 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1565859771330 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "sys_clk (Rise) sys_clk (Rise) setup and hold " "From sys_clk (Rise) to sys_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1565859771333 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "bclk (Rise) sys_clk (Rise) setup and hold " "From bclk (Rise) to sys_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1565859771333 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "sys_clk (Rise) bclk (Rise) setup and hold " "From sys_clk (Rise) to bclk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1565859771333 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "bclk (Rise) bclk (Rise) setup and hold " "From bclk (Rise) to bclk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1565859771333 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "bclk (Rise) bclk (Fall) setup and hold " "From bclk (Rise) to bclk (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1565859771333 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1565859771333 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1565859771336 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 2 clocks " "Found 2 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1565859771337 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1565859771337 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  82.000         bclk " "  82.000         bclk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1565859771337 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000      sys_clk " "  20.000      sys_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1565859771337 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1565859771337 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C1 of PLL_1) " "Automatically promoted node pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1565859771951 ""}  } { { "db/pll_altpll.v" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/db/pll_altpll.v" 77 -1 0 } } { "d:/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/" { { 0 { 0 ""} 0 5529 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1565859771951 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C4 of PLL_1) " "Automatically promoted node pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C4 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1565859771951 ""}  } { { "db/pll_altpll.v" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/db/pll_altpll.v" 77 -1 0 } } { "d:/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/" { { 0 { 0 ""} 0 5529 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1565859771951 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C2 of PLL_1) " "Automatically promoted node pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C2 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1565859771951 ""}  } { { "db/pll_altpll.v" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/db/pll_altpll.v" 77 -1 0 } } { "d:/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/" { { 0 { 0 ""} 0 5529 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1565859771951 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "wm8978_ctrl:u_wm8978_ctrl\|wm8978_config:u_wm8978_config\|i2c_dri:u_i2c_dri\|dri_clk  " "Automatically promoted node wm8978_ctrl:u_wm8978_ctrl\|wm8978_config:u_wm8978_config\|i2c_dri:u_i2c_dri\|dri_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1565859771952 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "wm8978_ctrl:u_wm8978_ctrl\|wm8978_config:u_wm8978_config\|i2c_dri:u_i2c_dri\|dri_clk~0 " "Destination node wm8978_ctrl:u_wm8978_ctrl\|wm8978_config:u_wm8978_config\|i2c_dri:u_i2c_dri\|dri_clk~0" {  } { { "../rtl/WM8978/i2c_dri.v" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/rtl/WM8978/i2c_dri.v" 45 -1 0 } } { "d:/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/" { { 0 { 0 ""} 0 13395 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1565859771952 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1565859771952 ""}  } { { "../rtl/WM8978/i2c_dri.v" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/rtl/WM8978/i2c_dri.v" 45 -1 0 } } { "d:/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/" { { 0 { 0 ""} 0 5506 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1565859771952 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rst_n~input (placed in PIN M1 (CLK3, DIFFCLK_1n)) " "Automatically promoted node rst_n~input (placed in PIN M1 (CLK3, DIFFCLK_1n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1565859771952 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fir_lowpass:u_fir_lowpass\|fir_lowpass_ast:fir_lowpass_ast_inst\|fir_lowpass_st:fircore\|par_ctrl:Uctrl\|rdy_to_ld " "Destination node fir_lowpass:u_fir_lowpass\|fir_lowpass_ast:fir_lowpass_ast_inst\|fir_lowpass_st:fircore\|par_ctrl:Uctrl\|rdy_to_ld" {  } { { "par_ctrl.v" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/FIR/fir_compiler-library/par_ctrl.v" 35 -1 0 } } { "d:/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|par_ctrl:Uctrl|rdy_to_ld } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/" { { 0 { 0 ""} 0 4808 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1565859771952 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LCD_top:LCD_u\|comb~0 " "Destination node LCD_top:LCD_u\|comb~0" {  } { { "d:/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_top:LCD_u|comb~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/" { { 0 { 0 ""} 0 13260 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1565859771952 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fir_lowpass:u_fir_lowpass\|fir_lowpass_ast:fir_lowpass_ast_inst\|fir_lowpass_st:fircore\|par_ctrl:Uctrl\|done~0 " "Destination node fir_lowpass:u_fir_lowpass\|fir_lowpass_ast:fir_lowpass_ast_inst\|fir_lowpass_st:fircore\|par_ctrl:Uctrl\|done~0" {  } { { "par_ctrl.v" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/FIR/fir_compiler-library/par_ctrl.v" 35 -1 0 } } { "d:/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|par_ctrl:Uctrl|done~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/" { { 0 { 0 ""} 0 14058 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1565859771952 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fir_lowpass:u_fir_lowpass\|fir_lowpass_ast:fir_lowpass_ast_inst\|fir_lowpass_st:fircore\|par_ctrl:Uctrl\|done_early~0 " "Destination node fir_lowpass:u_fir_lowpass\|fir_lowpass_ast:fir_lowpass_ast_inst\|fir_lowpass_st:fircore\|par_ctrl:Uctrl\|done_early~0" {  } { { "par_ctrl.v" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/FIR/fir_compiler-library/par_ctrl.v" 39 -1 0 } } { "d:/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|par_ctrl:Uctrl|done_early~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/" { { 0 { 0 ""} 0 14059 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1565859771952 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fir_lowpass:u_fir_lowpass\|fir_lowpass_ast:fir_lowpass_ast_inst\|fir_lowpass_st:fircore\|par_ctrl:Uctrl\|done_early~1 " "Destination node fir_lowpass:u_fir_lowpass\|fir_lowpass_ast:fir_lowpass_ast_inst\|fir_lowpass_st:fircore\|par_ctrl:Uctrl\|done_early~1" {  } { { "par_ctrl.v" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/FIR/fir_compiler-library/par_ctrl.v" 39 -1 0 } } { "d:/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|par_ctrl:Uctrl|done_early~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/" { { 0 { 0 ""} 0 14201 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1565859771952 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fir_lowpass:u_fir_lowpass\|fir_lowpass_ast:fir_lowpass_ast_inst\|fir_lowpass_st:fircore\|par_ctrl:Uctrl\|cnt\[3\]~1 " "Destination node fir_lowpass:u_fir_lowpass\|fir_lowpass_ast:fir_lowpass_ast_inst\|fir_lowpass_st:fircore\|par_ctrl:Uctrl\|cnt\[3\]~1" {  } { { "par_ctrl.v" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/FIR/fir_compiler-library/par_ctrl.v" 45 -1 0 } } { "d:/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|par_ctrl:Uctrl|cnt[3]~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/" { { 0 { 0 ""} 0 14324 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1565859771952 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fir_lowpass:u_fir_lowpass\|fir_lowpass_ast:fir_lowpass_ast_inst\|fir_lowpass_st:fircore\|par_ctrl:Uctrl\|cnt\[3\]~2 " "Destination node fir_lowpass:u_fir_lowpass\|fir_lowpass_ast:fir_lowpass_ast_inst\|fir_lowpass_st:fircore\|par_ctrl:Uctrl\|cnt\[3\]~2" {  } { { "par_ctrl.v" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/FIR/fir_compiler-library/par_ctrl.v" 45 -1 0 } } { "d:/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|par_ctrl:Uctrl|cnt[3]~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/" { { 0 { 0 ""} 0 14326 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1565859771952 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fir_lowpass:u_fir_lowpass\|fir_lowpass_ast:fir_lowpass_ast_inst\|fir_lowpass_st:fircore\|par_ctrl:Uctrl\|cnt\[1\]~3 " "Destination node fir_lowpass:u_fir_lowpass\|fir_lowpass_ast:fir_lowpass_ast_inst\|fir_lowpass_st:fircore\|par_ctrl:Uctrl\|cnt\[1\]~3" {  } { { "par_ctrl.v" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/FIR/fir_compiler-library/par_ctrl.v" 45 -1 0 } } { "d:/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|par_ctrl:Uctrl|cnt[1]~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/" { { 0 { 0 ""} 0 14327 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1565859771952 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fir_lowpass:u_fir_lowpass\|fir_lowpass_ast:fir_lowpass_ast_inst\|fir_lowpass_st:fircore\|par_ctrl:Uctrl\|cnt\[2\]~4 " "Destination node fir_lowpass:u_fir_lowpass\|fir_lowpass_ast:fir_lowpass_ast_inst\|fir_lowpass_st:fircore\|par_ctrl:Uctrl\|cnt\[2\]~4" {  } { { "par_ctrl.v" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/FIR/fir_compiler-library/par_ctrl.v" 45 -1 0 } } { "d:/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|par_ctrl:Uctrl|cnt[2]~4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/" { { 0 { 0 ""} 0 14329 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1565859771952 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fir_lowpass:u_fir_lowpass\|fir_lowpass_ast:fir_lowpass_ast_inst\|fir_lowpass_st:fircore\|par_ctrl:Uctrl\|cnt\[0\]~5 " "Destination node fir_lowpass:u_fir_lowpass\|fir_lowpass_ast:fir_lowpass_ast_inst\|fir_lowpass_st:fircore\|par_ctrl:Uctrl\|cnt\[0\]~5" {  } { { "par_ctrl.v" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/FIR/fir_compiler-library/par_ctrl.v" 45 -1 0 } } { "d:/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fir_lowpass:u_fir_lowpass|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|par_ctrl:Uctrl|cnt[0]~5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/" { { 0 { 0 ""} 0 14637 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1565859771952 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1565859771952 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1565859771952 ""}  } { { "../rtl/FIR_audio_lcd.v" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/rtl/FIR_audio_lcd.v" 24 0 0 } } { "d:/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rst_n~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/" { { 0 { 0 ""} 0 31085 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1565859771952 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "FFT_top:FFT_u\|fft_ctrl:u_fft_ctrl\|fft_rst_n  " "Automatically promoted node FFT_top:FFT_u\|fft_ctrl:u_fft_ctrl\|fft_rst_n " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1565859771955 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FFT_top:FFT_u\|FFT:FFT_u\|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst\|lpp_count\[0\] " "Destination node FFT_top:FFT_u\|FFT:FFT_u\|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst\|lpp_count\[0\]" {  } { { "asj_fft_sglstream_fft_131.vhd" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/FFT/fft-library/asj_fft_sglstream_fft_131.vhd" 2356 -1 0 } } { "d:/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|lpp_count[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/" { { 0 { 0 ""} 0 4468 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1565859771955 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FFT_top:FFT_u\|FFT:FFT_u\|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst\|lpp_count\[1\] " "Destination node FFT_top:FFT_u\|FFT:FFT_u\|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst\|lpp_count\[1\]" {  } { { "asj_fft_sglstream_fft_131.vhd" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/FFT/fft-library/asj_fft_sglstream_fft_131.vhd" 2356 -1 0 } } { "d:/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|lpp_count[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/" { { 0 { 0 ""} 0 4469 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1565859771955 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FFT_top:FFT_u\|FFT:FFT_u\|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst\|lpp_count\[2\] " "Destination node FFT_top:FFT_u\|FFT:FFT_u\|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst\|lpp_count\[2\]" {  } { { "asj_fft_sglstream_fft_131.vhd" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/FFT/fft-library/asj_fft_sglstream_fft_131.vhd" 2356 -1 0 } } { "d:/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|lpp_count[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/" { { 0 { 0 ""} 0 4470 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1565859771955 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FFT_top:FFT_u\|FFT:FFT_u\|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst\|lpp_count\[3\] " "Destination node FFT_top:FFT_u\|FFT:FFT_u\|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst\|lpp_count\[3\]" {  } { { "asj_fft_sglstream_fft_131.vhd" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/FFT/fft-library/asj_fft_sglstream_fft_131.vhd" 2356 -1 0 } } { "d:/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|lpp_count[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/" { { 0 { 0 ""} 0 4471 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1565859771955 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FFT_top:FFT_u\|FFT:FFT_u\|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst\|lpp_count\[4\] " "Destination node FFT_top:FFT_u\|FFT:FFT_u\|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst\|lpp_count\[4\]" {  } { { "asj_fft_sglstream_fft_131.vhd" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/FFT/fft-library/asj_fft_sglstream_fft_131.vhd" 2356 -1 0 } } { "d:/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|lpp_count[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/" { { 0 { 0 ""} 0 4472 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1565859771955 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FFT_top:FFT_u\|FFT:FFT_u\|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst\|lpp_count\[5\] " "Destination node FFT_top:FFT_u\|FFT:FFT_u\|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst\|lpp_count\[5\]" {  } { { "asj_fft_sglstream_fft_131.vhd" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/FFT/fft-library/asj_fft_sglstream_fft_131.vhd" 2356 -1 0 } } { "d:/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|lpp_count[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/" { { 0 { 0 ""} 0 4473 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1565859771955 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FFT_top:FFT_u\|FFT:FFT_u\|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst\|lpp_count\[6\] " "Destination node FFT_top:FFT_u\|FFT:FFT_u\|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst\|lpp_count\[6\]" {  } { { "asj_fft_sglstream_fft_131.vhd" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/FFT/fft-library/asj_fft_sglstream_fft_131.vhd" 2356 -1 0 } } { "d:/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|lpp_count[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/" { { 0 { 0 ""} 0 4474 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1565859771955 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FFT_top:FFT_u\|FFT:FFT_u\|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst\|asj_fft_in_write_sgl_fft_131:writer\|str_count_en " "Destination node FFT_top:FFT_u\|FFT:FFT_u\|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst\|asj_fft_in_write_sgl_fft_131:writer\|str_count_en" {  } { { "asj_fft_in_write_sgl_fft_131.vhd" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/FFT/fft-library/asj_fft_in_write_sgl_fft_131.vhd" 98 -1 0 } } { "d:/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_in_write_sgl_fft_131:writer|str_count_en } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/" { { 0 { 0 ""} 0 3712 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1565859771955 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FFT_top:FFT_u\|FFT:FFT_u\|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst\|asj_fft_in_write_sgl_fft_131:writer\|data_rdy_int " "Destination node FFT_top:FFT_u\|FFT:FFT_u\|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst\|asj_fft_in_write_sgl_fft_131:writer\|data_rdy_int" {  } { { "asj_fft_in_write_sgl_fft_131.vhd" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/FFT/fft-library/asj_fft_in_write_sgl_fft_131.vhd" 147 -1 0 } } { "d:/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_in_write_sgl_fft_131:writer|data_rdy_int } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/" { { 0 { 0 ""} 0 3710 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1565859771955 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FFT_top:FFT_u\|FFT:FFT_u\|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst\|asj_fft_lpprdadr2gen_fft_131:\\gen_radix_2_last_pass:gen_lpp_addr\|en_i " "Destination node FFT_top:FFT_u\|FFT:FFT_u\|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst\|asj_fft_lpprdadr2gen_fft_131:\\gen_radix_2_last_pass:gen_lpp_addr\|en_i" {  } { { "asj_fft_lpprdadr2gen_fft_131.vhd" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/FFT/fft-library/asj_fft_lpprdadr2gen_fft_131.vhd" 58 -1 0 } } { "d:/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FFT_top:FFT_u|FFT:FFT_u|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_lpprdadr2gen_fft_131:\gen_radix_2_last_pass:gen_lpp_addr|en_i } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/" { { 0 { 0 ""} 0 1094 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1565859771955 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1565859771955 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1565859771955 ""}  } { { "../rtl/FFT/fft_ctrl.v" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/rtl/FFT/fft_ctrl.v" 30 -1 0 } } { "d:/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FFT_top:FFT_u|fft_ctrl:u_fft_ctrl|fft_rst_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/" { { 0 { 0 ""} 0 4662 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1565859771955 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1565859773733 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1565859773757 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1565859773760 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1565859773790 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1565859773829 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1565859773860 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1565859775843 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1565859775869 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1565859775869 ""}
{ "Warning" "WCUT_PLL_NON_ZDB_COMP_CLK_FEEDING_IO" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 compensate_clock 0 " "PLL \"pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" is in normal or source synchronous mode with output clock \"compensate_clock\" set to clk\[0\] that is not fully compensated because it feeds an output pin -- only PLLs in zero delay buffer mode can fully compensate output pins" {  } { { "db/pll_altpll.v" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/db/pll_altpll.v" 43 -1 0 } } { "altpll.tdf" "" { Text "d:/quartus13.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "ipcore/pll.v" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/pll.v" 98 0 0 } } { "../rtl/FIR_audio_lcd.v" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/rtl/FIR_audio_lcd.v" 76 0 0 } }  } 0 15058 "PLL \"%1!s!\" is in normal or source synchronous mode with output clock \"%2!s!\" set to clk\[%3!d!\] that is not fully compensated because it feeds an output pin -- only PLLs in zero delay buffer mode can fully compensate output pins" 0 0 "Fitter" 0 -1 1565859775970 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 clk\[0\] aud_mclk~output " "PLL \"pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" output port clk\[0\] feeds output pin \"aud_mclk~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll_altpll.v" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/db/pll_altpll.v" 43 -1 0 } } { "altpll.tdf" "" { Text "d:/quartus13.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "ipcore/pll.v" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/pll.v" 98 0 0 } } { "../rtl/FIR_audio_lcd.v" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/rtl/FIR_audio_lcd.v" 76 0 0 } } { "../rtl/FIR_audio_lcd.v" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/rtl/FIR_audio_lcd.v" 27 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1565859775971 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 clk\[2\] lcd_pclk~output " "PLL \"pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" output port clk\[2\] feeds output pin \"lcd_pclk~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll_altpll.v" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/db/pll_altpll.v" 43 -1 0 } } { "altpll.tdf" "" { Text "d:/quartus13.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "ipcore/pll.v" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/ipcore/pll.v" 98 0 0 } } { "../rtl/FIR_audio_lcd.v" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/rtl/FIR_audio_lcd.v" 76 0 0 } } { "../rtl/FIR_audio_lcd.v" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/rtl/FIR_audio_lcd.v" 41 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1565859775972 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:08 " "Fitter preparation operations ending: elapsed time is 00:00:08" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1565859776724 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1565859778552 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:04 " "Fitter placement preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1565859782231 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1565859782324 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1565859796914 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:15 " "Fitter placement operations ending: elapsed time is 00:00:15" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1565859796915 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1565859799182 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "24 " "Router estimated average interconnect usage is 24% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "29 X11_Y12 X22_Y24 " "Router estimated peak interconnect usage is 29% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24" {  } { { "loc" "" { Generic "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/" { { 1 { 0 "Router estimated peak interconnect usage is 29% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} { { 11 { 0 "Router estimated peak interconnect usage is 29% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} 11 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1565859809258 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1565859809258 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:13 " "Fitter routing operations ending: elapsed time is 00:00:13" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1565859813039 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1565859813047 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1565859813047 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1565859813047 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "18.73 " "Total time spent on timing analysis during the Fitter is 18.73 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1565859813459 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1565859813542 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1565859814520 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1565859814585 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1565859815990 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:05 " "Fitter post-fit operations ending: elapsed time is 00:00:05" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1565859818480 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/output_files/FIR_audio_lcd.fit.smsg " "Generated suppressed messages file D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/output_files/FIR_audio_lcd.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1565859820912 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 18 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5563 " "Peak virtual memory: 5563 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1565859823398 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 15 17:03:43 2019 " "Processing ended: Thu Aug 15 17:03:43 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1565859823398 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:58 " "Elapsed time: 00:00:58" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1565859823398 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:19 " "Total CPU time (on all processors): 00:01:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1565859823398 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1565859823398 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1565859825917 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1565859825918 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 15 17:03:45 2019 " "Processing started: Thu Aug 15 17:03:45 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1565859825918 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1565859825918 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off FIR_audio_lcd -c FIR_audio_lcd " "Command: quartus_asm --read_settings_files=off --write_settings_files=off FIR_audio_lcd -c FIR_audio_lcd" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1565859825918 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1565859827626 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1565859827652 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4645 " "Peak virtual memory: 4645 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1565859828034 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 15 17:03:48 2019 " "Processing ended: Thu Aug 15 17:03:48 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1565859828034 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1565859828034 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1565859828034 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1565859828034 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1565859828746 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1565859830749 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1565859830752 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 15 17:03:50 2019 " "Processing started: Thu Aug 15 17:03:50 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1565859830752 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1565859830752 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta FIR_audio_lcd -c FIR_audio_lcd " "Command: quartus_sta FIR_audio_lcd -c FIR_audio_lcd" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1565859830753 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1565859830884 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1565859831408 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1565859831411 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1565859831471 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1565859831471 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_46k1 " "Entity dcfifo_46k1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_gd9:dffpipe15\|dffe16a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_gd9:dffpipe15\|dffe16a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1565859832513 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_fd9:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_fd9:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1565859832513 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1565859832513 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_l0l1 " "Entity dcfifo_l0l1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_jd9:dffpipe16\|dffe17a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_jd9:dffpipe16\|dffe17a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1565859832513 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_id9:dffpipe13\|dffe14a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_id9:dffpipe13\|dffe14a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1565859832513 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1565859832513 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Quartus II" 0 -1 1565859832513 ""}
{ "Info" "ISTA_SDC_FOUND" "FIR_audio_lcd.out.sdc " "Reading SDC File: 'FIR_audio_lcd.out.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1565859832612 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FIR_audio_lcd.out.sdc 41 altera_reserved_tck port " "Ignored filter at FIR_audio_lcd.out.sdc(41): altera_reserved_tck could not be matched with a port" {  } { { "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/FIR_audio_lcd.out.sdc" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/FIR_audio_lcd.out.sdc" 41 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1565859832615 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock FIR_audio_lcd.out.sdc 41 Argument <targets> is an empty collection " "Ignored create_clock at FIR_audio_lcd.out.sdc(41): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \{altera_reserved_tck\} -period 100.000 -waveform \{ 0.000 50.000 \} \[get_ports \{altera_reserved_tck\}\] " "create_clock -name \{altera_reserved_tck\} -period 100.000 -waveform \{ 0.000 50.000 \} \[get_ports \{altera_reserved_tck\}\]" {  } { { "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/FIR_audio_lcd.out.sdc" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/FIR_audio_lcd.out.sdc" 41 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1565859832621 ""}  } { { "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/FIR_audio_lcd.out.sdc" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/FIR_audio_lcd.out.sdc" 41 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1565859832621 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FIR_audio_lcd.out.sdc 79 altera_reserved_tck clock " "Ignored filter at FIR_audio_lcd.out.sdc(79): altera_reserved_tck could not be matched with a clock" {  } { { "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/FIR_audio_lcd.out.sdc" "" { Text "D:/project/FPGA/Verilog_code/46_FIR_audio_lcd/par/FIR_audio_lcd.out.sdc" 79 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1565859832621 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "wm8978_ctrl:u_wm8978_ctrl\|wm8978_config:u_wm8978_config\|i2c_dri:u_i2c_dri\|dri_clk " "Node: wm8978_ctrl:u_wm8978_ctrl\|wm8978_config:u_wm8978_config\|i2c_dri:u_i2c_dri\|dri_clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1565859832650 "|FIR_audio_lcd|wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1565859832808 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1565859832808 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1565859832808 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1565859832808 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "sys_clk (Rise) sys_clk (Rise) setup and hold " "From sys_clk (Rise) to sys_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1565859832811 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "bclk (Rise) sys_clk (Rise) setup and hold " "From bclk (Rise) to sys_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1565859832811 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "sys_clk (Rise) bclk (Rise) setup and hold " "From sys_clk (Rise) to bclk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1565859832811 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "bclk (Rise) bclk (Rise) setup and hold " "From bclk (Rise) to bclk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1565859832811 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "bclk (Rise) bclk (Fall) setup and hold " "From bclk (Rise) to bclk (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1565859832811 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1565859832811 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1565859832815 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1565859832838 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.575 " "Worst-case setup slack is 0.575" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565859833137 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565859833137 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.575               0.000 sys_clk  " "    0.575               0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565859833137 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   36.558               0.000 bclk  " "   36.558               0.000 bclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565859833137 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1565859833137 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.374 " "Worst-case hold slack is 0.374" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565859833194 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565859833194 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.374               0.000 sys_clk  " "    0.374               0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565859833194 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.466               0.000 bclk  " "    0.466               0.000 bclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565859833194 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1565859833194 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 14.245 " "Worst-case recovery slack is 14.245" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565859833203 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565859833203 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.245               0.000 sys_clk  " "   14.245               0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565859833203 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1565859833203 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 3.777 " "Worst-case removal slack is 3.777" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565859833213 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565859833213 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.777               0.000 sys_clk  " "    3.777               0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565859833213 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1565859833213 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.470 " "Worst-case minimum pulse width slack is 9.470" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565859833220 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565859833220 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.470               0.000 sys_clk  " "    9.470               0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565859833220 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   40.473               0.000 bclk  " "   40.473               0.000 bclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565859833220 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1565859833220 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 30 synchronizer chains. " "Report Metastability: Found 30 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1565859833707 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 30 " "Number of Synchronizer Chains Found: 30" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1565859833707 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1565859833707 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1565859833707 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 34.534 ns " "Worst Case Available Settling Time: 34.534 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1565859833707 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1565859833707 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1565859833707 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1565859833707 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1565859833707 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1565859833717 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1565859833764 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1565859835176 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "wm8978_ctrl:u_wm8978_ctrl\|wm8978_config:u_wm8978_config\|i2c_dri:u_i2c_dri\|dri_clk " "Node: wm8978_ctrl:u_wm8978_ctrl\|wm8978_config:u_wm8978_config\|i2c_dri:u_i2c_dri\|dri_clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1565859835695 "|FIR_audio_lcd|wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1565859835729 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1565859835729 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1565859835729 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1565859835729 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "sys_clk (Rise) sys_clk (Rise) setup and hold " "From sys_clk (Rise) to sys_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1565859835730 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "bclk (Rise) sys_clk (Rise) setup and hold " "From bclk (Rise) to sys_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1565859835730 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "sys_clk (Rise) bclk (Rise) setup and hold " "From sys_clk (Rise) to bclk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1565859835730 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "bclk (Rise) bclk (Rise) setup and hold " "From bclk (Rise) to bclk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1565859835730 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "bclk (Rise) bclk (Fall) setup and hold " "From bclk (Rise) to bclk (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1565859835730 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1565859835730 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 2.277 " "Worst-case setup slack is 2.277" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565859835910 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565859835910 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.277               0.000 sys_clk  " "    2.277               0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565859835910 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   36.621               0.000 bclk  " "   36.621               0.000 bclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565859835910 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1565859835910 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.352 " "Worst-case hold slack is 0.352" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565859835971 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565859835971 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.352               0.000 sys_clk  " "    0.352               0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565859835971 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.362               0.000 bclk  " "    0.362               0.000 bclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565859835971 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1565859835971 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 14.648 " "Worst-case recovery slack is 14.648" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565859835981 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565859835981 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.648               0.000 sys_clk  " "   14.648               0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565859835981 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1565859835981 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 3.473 " "Worst-case removal slack is 3.473" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565859835991 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565859835991 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.473               0.000 sys_clk  " "    3.473               0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565859835991 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1565859835991 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.498 " "Worst-case minimum pulse width slack is 9.498" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565859836002 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565859836002 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.498               0.000 sys_clk  " "    9.498               0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565859836002 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   40.300               0.000 bclk  " "   40.300               0.000 bclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565859836002 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1565859836002 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 30 synchronizer chains. " "Report Metastability: Found 30 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1565859836405 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 30 " "Number of Synchronizer Chains Found: 30" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1565859836405 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1565859836405 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1565859836405 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 34.877 ns " "Worst Case Available Settling Time: 34.877 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1565859836405 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1565859836405 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1565859836405 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1565859836405 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1565859836405 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1565859836416 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "wm8978_ctrl:u_wm8978_ctrl\|wm8978_config:u_wm8978_config\|i2c_dri:u_i2c_dri\|dri_clk " "Node: wm8978_ctrl:u_wm8978_ctrl\|wm8978_config:u_wm8978_config\|i2c_dri:u_i2c_dri\|dri_clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1565859836900 "|FIR_audio_lcd|wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1565859836925 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1565859836925 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1565859836925 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1565859836925 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "sys_clk (Rise) sys_clk (Rise) setup and hold " "From sys_clk (Rise) to sys_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1565859836925 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "bclk (Rise) sys_clk (Rise) setup and hold " "From bclk (Rise) to sys_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1565859836925 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "sys_clk (Rise) bclk (Rise) setup and hold " "From sys_clk (Rise) to bclk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1565859836925 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "bclk (Rise) bclk (Rise) setup and hold " "From bclk (Rise) to bclk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1565859836925 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "bclk (Rise) bclk (Fall) setup and hold " "From bclk (Rise) to bclk (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1565859836925 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1565859836925 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 11.504 " "Worst-case setup slack is 11.504" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565859836988 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565859836988 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.504               0.000 sys_clk  " "   11.504               0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565859836988 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   39.542               0.000 bclk  " "   39.542               0.000 bclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565859836988 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1565859836988 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.120 " "Worst-case hold slack is 0.120" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565859837056 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565859837056 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.120               0.000 sys_clk  " "    0.120               0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565859837056 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.137               0.000 bclk  " "    0.137               0.000 bclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565859837056 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1565859837056 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 17.518 " "Worst-case recovery slack is 17.518" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565859837069 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565859837069 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.518               0.000 sys_clk  " "   17.518               0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565859837069 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1565859837069 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.612 " "Worst-case removal slack is 1.612" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565859837085 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565859837085 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.612               0.000 sys_clk  " "    1.612               0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565859837085 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1565859837085 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.326 " "Worst-case minimum pulse width slack is 9.326" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565859837099 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565859837099 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.326               0.000 sys_clk  " "    9.326               0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565859837099 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   40.267               0.000 bclk  " "   40.267               0.000 bclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1565859837099 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1565859837099 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 30 synchronizer chains. " "Report Metastability: Found 30 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1565859837529 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 30 " "Number of Synchronizer Chains Found: 30" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1565859837529 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1565859837529 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1565859837529 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 37.684 ns " "Worst Case Available Settling Time: 37.684 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1565859837529 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1565859837529 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1565859837529 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1565859837529 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1565859837529 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1565859837971 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1565859837974 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 36 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 36 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4822 " "Peak virtual memory: 4822 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1565859838290 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 15 17:03:58 2019 " "Processing ended: Thu Aug 15 17:03:58 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1565859838290 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1565859838290 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1565859838290 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1565859838290 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 69 s " "Quartus II Full Compilation was successful. 0 errors, 69 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1565859839211 ""}
