// Seed: 2572251092
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_3 = (id_2);
  wire id_4;
  wire id_5 = $display(id_2);
  wire id_6;
  wire id_7;
  wire id_8;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  uwire id_7 = 1'b0;
  assign id_4 = "";
  tri1   id_8 = 1;
  string id_9 = id_4;
  assign id_3 = 1 == id_7;
  wire id_10;
  module_0(
      id_7, id_8, id_10
  );
  initial begin
    assert (id_5);
  end
  assign id_1 = 1;
endmodule
