Loading plugins phase: Elapsed time ==> 0s.119ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\Jacob\Documents\Junior\EGR 455\EGR455\MotorControl2.cydsn\MotorControl2.cyprj -d CY8C5888LTI-LP097 -s C:\Users\Jacob\Documents\Junior\EGR 455\EGR455\MotorControl2.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 1s.280ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.049ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  MotorControl2.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Jacob\Documents\Junior\EGR 455\EGR455\MotorControl2.cydsn\MotorControl2.cyprj -dcpsoc3 MotorControl2.v -verilog
======================================================================

======================================================================
Compiling:  MotorControl2.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Jacob\Documents\Junior\EGR 455\EGR455\MotorControl2.cydsn\MotorControl2.cyprj -dcpsoc3 MotorControl2.v -verilog
======================================================================

======================================================================
Compiling:  MotorControl2.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Jacob\Documents\Junior\EGR 455\EGR455\MotorControl2.cydsn\MotorControl2.cyprj -dcpsoc3 -verilog MotorControl2.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Wed Oct 25 16:39:30 2017


======================================================================
Compiling:  MotorControl2.v
Program  :   vpp
Options  :    -yv2 -q10 MotorControl2.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Wed Oct 25 16:39:30 2017

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\bQuadDec_v3_0\bQuadDec_v3_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'MotorControl2.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 947, col 46):  Note: Substituting module 'sub_vi_vv' for '-'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 977, col 46):  Note: Substituting module 'add_vi_vv' for '+'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  MotorControl2.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Jacob\Documents\Junior\EGR 455\EGR455\MotorControl2.cydsn\MotorControl2.cyprj -dcpsoc3 -verilog MotorControl2.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Wed Oct 25 16:39:30 2017

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Jacob\Documents\Junior\EGR 455\EGR455\MotorControl2.cydsn\codegentemp\MotorControl2.ctl'.
Linking 'C:\Users\Jacob\Documents\Junior\EGR 455\EGR455\MotorControl2.cydsn\codegentemp\MotorControl2.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\bQuadDec_v3_0\bQuadDec_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.

tovif:  No errors.


======================================================================
Compiling:  MotorControl2.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Jacob\Documents\Junior\EGR 455\EGR455\MotorControl2.cydsn\MotorControl2.cyprj -dcpsoc3 -verilog MotorControl2.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Wed Oct 25 16:39:31 2017

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Jacob\Documents\Junior\EGR 455\EGR455\MotorControl2.cydsn\codegentemp\MotorControl2.ctl'.
Linking 'C:\Users\Jacob\Documents\Junior\EGR 455\EGR455\MotorControl2.cydsn\codegentemp\MotorControl2.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\bQuadDec_v3_0\bQuadDec_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\enc:Net_1129\
	\enc:Cnt16:Net_82\
	\enc:Cnt16:Net_95\
	\enc:Cnt16:Net_91\
	\enc:Cnt16:Net_102\
	\enc:Cnt16:CounterUDB:ctrl_cmod_2\
	\enc:Cnt16:CounterUDB:ctrl_cmod_1\
	\enc:Cnt16:CounterUDB:ctrl_cmod_0\
	\pwm:PWMUDB:km_run\
	\pwm:PWMUDB:ctrl_cmpmode2_2\
	\pwm:PWMUDB:ctrl_cmpmode2_1\
	\pwm:PWMUDB:ctrl_cmpmode2_0\
	\pwm:PWMUDB:ctrl_cmpmode1_2\
	\pwm:PWMUDB:ctrl_cmpmode1_1\
	\pwm:PWMUDB:ctrl_cmpmode1_0\
	\pwm:PWMUDB:capt_rising\
	\pwm:PWMUDB:capt_falling\
	\pwm:PWMUDB:trig_rise\
	\pwm:PWMUDB:trig_fall\
	\pwm:PWMUDB:sc_kill\
	\pwm:PWMUDB:min_kill\
	\pwm:PWMUDB:km_tc\
	\pwm:PWMUDB:db_tc\
	\pwm:PWMUDB:dith_sel\
	\pwm:Net_101\
	\pwm:Net_96\
	\pwm:PWMUDB:MODULE_1:b_31\
	\pwm:PWMUDB:MODULE_1:b_30\
	\pwm:PWMUDB:MODULE_1:b_29\
	\pwm:PWMUDB:MODULE_1:b_28\
	\pwm:PWMUDB:MODULE_1:b_27\
	\pwm:PWMUDB:MODULE_1:b_26\
	\pwm:PWMUDB:MODULE_1:b_25\
	\pwm:PWMUDB:MODULE_1:b_24\
	\pwm:PWMUDB:MODULE_1:b_23\
	\pwm:PWMUDB:MODULE_1:b_22\
	\pwm:PWMUDB:MODULE_1:b_21\
	\pwm:PWMUDB:MODULE_1:b_20\
	\pwm:PWMUDB:MODULE_1:b_19\
	\pwm:PWMUDB:MODULE_1:b_18\
	\pwm:PWMUDB:MODULE_1:b_17\
	\pwm:PWMUDB:MODULE_1:b_16\
	\pwm:PWMUDB:MODULE_1:b_15\
	\pwm:PWMUDB:MODULE_1:b_14\
	\pwm:PWMUDB:MODULE_1:b_13\
	\pwm:PWMUDB:MODULE_1:b_12\
	\pwm:PWMUDB:MODULE_1:b_11\
	\pwm:PWMUDB:MODULE_1:b_10\
	\pwm:PWMUDB:MODULE_1:b_9\
	\pwm:PWMUDB:MODULE_1:b_8\
	\pwm:PWMUDB:MODULE_1:b_7\
	\pwm:PWMUDB:MODULE_1:b_6\
	\pwm:PWMUDB:MODULE_1:b_5\
	\pwm:PWMUDB:MODULE_1:b_4\
	\pwm:PWMUDB:MODULE_1:b_3\
	\pwm:PWMUDB:MODULE_1:b_2\
	\pwm:PWMUDB:MODULE_1:b_1\
	\pwm:PWMUDB:MODULE_1:b_0\
	\pwm:PWMUDB:MODULE_1:g2:a0:a_31\
	\pwm:PWMUDB:MODULE_1:g2:a0:a_30\
	\pwm:PWMUDB:MODULE_1:g2:a0:a_29\
	\pwm:PWMUDB:MODULE_1:g2:a0:a_28\
	\pwm:PWMUDB:MODULE_1:g2:a0:a_27\
	\pwm:PWMUDB:MODULE_1:g2:a0:a_26\
	\pwm:PWMUDB:MODULE_1:g2:a0:a_25\
	\pwm:PWMUDB:MODULE_1:g2:a0:a_24\
	\pwm:PWMUDB:MODULE_1:g2:a0:b_31\
	\pwm:PWMUDB:MODULE_1:g2:a0:b_30\
	\pwm:PWMUDB:MODULE_1:g2:a0:b_29\
	\pwm:PWMUDB:MODULE_1:g2:a0:b_28\
	\pwm:PWMUDB:MODULE_1:g2:a0:b_27\
	\pwm:PWMUDB:MODULE_1:g2:a0:b_26\
	\pwm:PWMUDB:MODULE_1:g2:a0:b_25\
	\pwm:PWMUDB:MODULE_1:g2:a0:b_24\
	\pwm:PWMUDB:MODULE_1:g2:a0:b_23\
	\pwm:PWMUDB:MODULE_1:g2:a0:b_22\
	\pwm:PWMUDB:MODULE_1:g2:a0:b_21\
	\pwm:PWMUDB:MODULE_1:g2:a0:b_20\
	\pwm:PWMUDB:MODULE_1:g2:a0:b_19\
	\pwm:PWMUDB:MODULE_1:g2:a0:b_18\
	\pwm:PWMUDB:MODULE_1:g2:a0:b_17\
	\pwm:PWMUDB:MODULE_1:g2:a0:b_16\
	\pwm:PWMUDB:MODULE_1:g2:a0:b_15\
	\pwm:PWMUDB:MODULE_1:g2:a0:b_14\
	\pwm:PWMUDB:MODULE_1:g2:a0:b_13\
	\pwm:PWMUDB:MODULE_1:g2:a0:b_12\
	\pwm:PWMUDB:MODULE_1:g2:a0:b_11\
	\pwm:PWMUDB:MODULE_1:g2:a0:b_10\
	\pwm:PWMUDB:MODULE_1:g2:a0:b_9\
	\pwm:PWMUDB:MODULE_1:g2:a0:b_8\
	\pwm:PWMUDB:MODULE_1:g2:a0:b_7\
	\pwm:PWMUDB:MODULE_1:g2:a0:b_6\
	\pwm:PWMUDB:MODULE_1:g2:a0:b_5\
	\pwm:PWMUDB:MODULE_1:g2:a0:b_4\
	\pwm:PWMUDB:MODULE_1:g2:a0:b_3\
	\pwm:PWMUDB:MODULE_1:g2:a0:b_2\
	\pwm:PWMUDB:MODULE_1:g2:a0:b_1\
	\pwm:PWMUDB:MODULE_1:g2:a0:b_0\
	\pwm:PWMUDB:MODULE_1:g2:a0:s_31\
	\pwm:PWMUDB:MODULE_1:g2:a0:s_30\
	\pwm:PWMUDB:MODULE_1:g2:a0:s_29\
	\pwm:PWMUDB:MODULE_1:g2:a0:s_28\
	\pwm:PWMUDB:MODULE_1:g2:a0:s_27\
	\pwm:PWMUDB:MODULE_1:g2:a0:s_26\
	\pwm:PWMUDB:MODULE_1:g2:a0:s_25\
	\pwm:PWMUDB:MODULE_1:g2:a0:s_24\
	\pwm:PWMUDB:MODULE_1:g2:a0:s_23\
	\pwm:PWMUDB:MODULE_1:g2:a0:s_22\
	\pwm:PWMUDB:MODULE_1:g2:a0:s_21\
	\pwm:PWMUDB:MODULE_1:g2:a0:s_20\
	\pwm:PWMUDB:MODULE_1:g2:a0:s_19\
	\pwm:PWMUDB:MODULE_1:g2:a0:s_18\
	\pwm:PWMUDB:MODULE_1:g2:a0:s_17\
	\pwm:PWMUDB:MODULE_1:g2:a0:s_16\
	\pwm:PWMUDB:MODULE_1:g2:a0:s_15\
	\pwm:PWMUDB:MODULE_1:g2:a0:s_14\
	\pwm:PWMUDB:MODULE_1:g2:a0:s_13\
	\pwm:PWMUDB:MODULE_1:g2:a0:s_12\
	\pwm:PWMUDB:MODULE_1:g2:a0:s_11\
	\pwm:PWMUDB:MODULE_1:g2:a0:s_10\
	\pwm:PWMUDB:MODULE_1:g2:a0:s_9\
	\pwm:PWMUDB:MODULE_1:g2:a0:s_8\
	\pwm:PWMUDB:MODULE_1:g2:a0:s_7\
	\pwm:PWMUDB:MODULE_1:g2:a0:s_6\
	\pwm:PWMUDB:MODULE_1:g2:a0:s_5\
	\pwm:PWMUDB:MODULE_1:g2:a0:s_4\
	\pwm:PWMUDB:MODULE_1:g2:a0:s_3\
	\pwm:PWMUDB:MODULE_1:g2:a0:s_2\
	\pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_31\
	\pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_30\
	\pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_29\
	\pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_28\
	\pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_27\
	\pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_26\
	\pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_188
	Net_173
	Net_170
	\pwm:Net_113\
	\pwm:Net_107\
	\pwm:Net_114\

    Synthesized names
	\pwm:PWMUDB:add_vi_vv_MODGEN_1_31\
	\pwm:PWMUDB:add_vi_vv_MODGEN_1_30\
	\pwm:PWMUDB:add_vi_vv_MODGEN_1_29\
	\pwm:PWMUDB:add_vi_vv_MODGEN_1_28\
	\pwm:PWMUDB:add_vi_vv_MODGEN_1_27\
	\pwm:PWMUDB:add_vi_vv_MODGEN_1_26\
	\pwm:PWMUDB:add_vi_vv_MODGEN_1_25\
	\pwm:PWMUDB:add_vi_vv_MODGEN_1_24\
	\pwm:PWMUDB:add_vi_vv_MODGEN_1_23\
	\pwm:PWMUDB:add_vi_vv_MODGEN_1_22\
	\pwm:PWMUDB:add_vi_vv_MODGEN_1_21\
	\pwm:PWMUDB:add_vi_vv_MODGEN_1_20\
	\pwm:PWMUDB:add_vi_vv_MODGEN_1_19\
	\pwm:PWMUDB:add_vi_vv_MODGEN_1_18\
	\pwm:PWMUDB:add_vi_vv_MODGEN_1_17\
	\pwm:PWMUDB:add_vi_vv_MODGEN_1_16\
	\pwm:PWMUDB:add_vi_vv_MODGEN_1_15\
	\pwm:PWMUDB:add_vi_vv_MODGEN_1_14\
	\pwm:PWMUDB:add_vi_vv_MODGEN_1_13\
	\pwm:PWMUDB:add_vi_vv_MODGEN_1_12\
	\pwm:PWMUDB:add_vi_vv_MODGEN_1_11\
	\pwm:PWMUDB:add_vi_vv_MODGEN_1_10\
	\pwm:PWMUDB:add_vi_vv_MODGEN_1_9\
	\pwm:PWMUDB:add_vi_vv_MODGEN_1_8\
	\pwm:PWMUDB:add_vi_vv_MODGEN_1_7\
	\pwm:PWMUDB:add_vi_vv_MODGEN_1_6\
	\pwm:PWMUDB:add_vi_vv_MODGEN_1_5\
	\pwm:PWMUDB:add_vi_vv_MODGEN_1_4\
	\pwm:PWMUDB:add_vi_vv_MODGEN_1_3\
	\pwm:PWMUDB:add_vi_vv_MODGEN_1_2\

Deleted 141 User equations/components.
Deleted 30 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \lcd:tmpOE__LCDPort_net_5\ to \lcd:tmpOE__LCDPort_net_6\
Aliasing \lcd:tmpOE__LCDPort_net_4\ to \lcd:tmpOE__LCDPort_net_6\
Aliasing \lcd:tmpOE__LCDPort_net_3\ to \lcd:tmpOE__LCDPort_net_6\
Aliasing \lcd:tmpOE__LCDPort_net_2\ to \lcd:tmpOE__LCDPort_net_6\
Aliasing \lcd:tmpOE__LCDPort_net_1\ to \lcd:tmpOE__LCDPort_net_6\
Aliasing \lcd:tmpOE__LCDPort_net_0\ to \lcd:tmpOE__LCDPort_net_6\
Aliasing one to \lcd:tmpOE__LCDPort_net_6\
Aliasing \enc:Cnt16:CounterUDB:ctrl_capmode_1\ to zero
Aliasing \enc:Cnt16:CounterUDB:ctrl_capmode_0\ to zero
Aliasing \enc:Cnt16:CounterUDB:capt_rising\ to zero
Aliasing \enc:Cnt16:CounterUDB:underflow\ to \enc:Cnt16:CounterUDB:status_1\
Aliasing \enc:Cnt16:CounterUDB:tc_i\ to \enc:Cnt16:CounterUDB:reload_tc\
Aliasing \enc:bQuadDec:status_4\ to zero
Aliasing \enc:bQuadDec:status_5\ to zero
Aliasing \enc:bQuadDec:status_6\ to zero
Aliasing \enc:Net_1229\ to \lcd:tmpOE__LCDPort_net_6\
Aliasing tmpOE__C1_net_0 to \lcd:tmpOE__LCDPort_net_6\
Aliasing tmpOE__C2_net_0 to \lcd:tmpOE__LCDPort_net_6\
Aliasing tmpOE__motora_net_0 to \lcd:tmpOE__LCDPort_net_6\
Aliasing \pwm:PWMUDB:hwCapture\ to zero
Aliasing \pwm:PWMUDB:trig_out\ to \lcd:tmpOE__LCDPort_net_6\
Aliasing Net_127 to zero
Aliasing \pwm:PWMUDB:runmode_enable\\S\ to zero
Aliasing \pwm:PWMUDB:ltch_kill_reg\\R\ to \pwm:PWMUDB:runmode_enable\\R\
Aliasing \pwm:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \pwm:PWMUDB:min_kill_reg\\R\ to \pwm:PWMUDB:runmode_enable\\R\
Aliasing \pwm:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \pwm:PWMUDB:final_kill\ to \lcd:tmpOE__LCDPort_net_6\
Aliasing \pwm:PWMUDB:dith_count_1\\R\ to \pwm:PWMUDB:runmode_enable\\R\
Aliasing \pwm:PWMUDB:dith_count_1\\S\ to zero
Aliasing \pwm:PWMUDB:dith_count_0\\R\ to \pwm:PWMUDB:runmode_enable\\R\
Aliasing \pwm:PWMUDB:dith_count_0\\S\ to zero
Aliasing \pwm:PWMUDB:status_6\ to zero
Aliasing \pwm:PWMUDB:status_4\ to zero
Aliasing \pwm:PWMUDB:cmp1_status_reg\\R\ to \pwm:PWMUDB:runmode_enable\\R\
Aliasing \pwm:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \pwm:PWMUDB:cmp2_status_reg\\R\ to \pwm:PWMUDB:runmode_enable\\R\
Aliasing \pwm:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \pwm:PWMUDB:final_kill_reg\\R\ to \pwm:PWMUDB:runmode_enable\\R\
Aliasing \pwm:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \pwm:PWMUDB:cs_addr_0\ to \pwm:PWMUDB:runmode_enable\\R\
Aliasing \pwm:PWMUDB:pwm_temp\ to zero
Aliasing \pwm:PWMUDB:MODULE_1:g2:a0:a_23\ to zero
Aliasing \pwm:PWMUDB:MODULE_1:g2:a0:a_22\ to zero
Aliasing \pwm:PWMUDB:MODULE_1:g2:a0:a_21\ to zero
Aliasing \pwm:PWMUDB:MODULE_1:g2:a0:a_20\ to zero
Aliasing \pwm:PWMUDB:MODULE_1:g2:a0:a_19\ to zero
Aliasing \pwm:PWMUDB:MODULE_1:g2:a0:a_18\ to zero
Aliasing \pwm:PWMUDB:MODULE_1:g2:a0:a_17\ to zero
Aliasing \pwm:PWMUDB:MODULE_1:g2:a0:a_16\ to zero
Aliasing \pwm:PWMUDB:MODULE_1:g2:a0:a_15\ to zero
Aliasing \pwm:PWMUDB:MODULE_1:g2:a0:a_14\ to zero
Aliasing \pwm:PWMUDB:MODULE_1:g2:a0:a_13\ to zero
Aliasing \pwm:PWMUDB:MODULE_1:g2:a0:a_12\ to zero
Aliasing \pwm:PWMUDB:MODULE_1:g2:a0:a_11\ to zero
Aliasing \pwm:PWMUDB:MODULE_1:g2:a0:a_10\ to zero
Aliasing \pwm:PWMUDB:MODULE_1:g2:a0:a_9\ to zero
Aliasing \pwm:PWMUDB:MODULE_1:g2:a0:a_8\ to zero
Aliasing \pwm:PWMUDB:MODULE_1:g2:a0:a_7\ to zero
Aliasing \pwm:PWMUDB:MODULE_1:g2:a0:a_6\ to zero
Aliasing \pwm:PWMUDB:MODULE_1:g2:a0:a_5\ to zero
Aliasing \pwm:PWMUDB:MODULE_1:g2:a0:a_4\ to zero
Aliasing \pwm:PWMUDB:MODULE_1:g2:a0:a_3\ to zero
Aliasing \pwm:PWMUDB:MODULE_1:g2:a0:a_2\ to zero
Aliasing \pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to \lcd:tmpOE__LCDPort_net_6\
Aliasing tmpOE__motorb_net_0 to \lcd:tmpOE__LCDPort_net_6\
Aliasing \enc:Cnt16:CounterUDB:prevCapture\\D\ to zero
Aliasing \enc:Cnt16:CounterUDB:cmp_out_reg_i\\D\ to \enc:Cnt16:CounterUDB:prevCompare\\D\
Aliasing \pwm:PWMUDB:min_kill_reg\\D\ to \lcd:tmpOE__LCDPort_net_6\
Aliasing \pwm:PWMUDB:prevCapture\\D\ to zero
Aliasing \pwm:PWMUDB:trig_last\\D\ to zero
Aliasing \pwm:PWMUDB:ltch_kill_reg\\D\ to \lcd:tmpOE__LCDPort_net_6\
Aliasing \pwm:PWMUDB:tc_i_reg\\D\ to \pwm:PWMUDB:status_2\
Removing Lhs of wire \lcd:tmpOE__LCDPort_net_5\[2] = \lcd:tmpOE__LCDPort_net_6\[1]
Removing Lhs of wire \lcd:tmpOE__LCDPort_net_4\[3] = \lcd:tmpOE__LCDPort_net_6\[1]
Removing Lhs of wire \lcd:tmpOE__LCDPort_net_3\[4] = \lcd:tmpOE__LCDPort_net_6\[1]
Removing Lhs of wire \lcd:tmpOE__LCDPort_net_2\[5] = \lcd:tmpOE__LCDPort_net_6\[1]
Removing Lhs of wire \lcd:tmpOE__LCDPort_net_1\[6] = \lcd:tmpOE__LCDPort_net_6\[1]
Removing Lhs of wire \lcd:tmpOE__LCDPort_net_0\[7] = \lcd:tmpOE__LCDPort_net_6\[1]
Removing Rhs of wire one[24] = \lcd:tmpOE__LCDPort_net_6\[1]
Removing Rhs of wire \enc:Net_1275\[30] = \enc:Cnt16:Net_49\[31]
Removing Rhs of wire \enc:Net_1275\[30] = \enc:Cnt16:CounterUDB:tc_reg_i\[88]
Removing Lhs of wire \enc:Cnt16:Net_89\[33] = \enc:Net_1251\[34]
Removing Lhs of wire \enc:Cnt16:CounterUDB:ctrl_capmode_1\[44] = zero[8]
Removing Lhs of wire \enc:Cnt16:CounterUDB:ctrl_capmode_0\[45] = zero[8]
Removing Lhs of wire \enc:Cnt16:CounterUDB:ctrl_enable\[57] = \enc:Cnt16:CounterUDB:control_7\[49]
Removing Lhs of wire \enc:Cnt16:CounterUDB:capt_rising\[59] = zero[8]
Removing Lhs of wire \enc:Cnt16:CounterUDB:capt_falling\[60] = \enc:Cnt16:CounterUDB:prevCapture\[58]
Removing Rhs of wire \enc:Net_1260\[64] = \enc:bQuadDec:state_2\[202]
Removing Lhs of wire \enc:Cnt16:CounterUDB:final_enable\[66] = \enc:Cnt16:CounterUDB:control_7\[49]
Removing Lhs of wire \enc:Cnt16:CounterUDB:counter_enable\[67] = \enc:Cnt16:CounterUDB:control_7\[49]
Removing Rhs of wire \enc:Cnt16:CounterUDB:status_0\[68] = \enc:Cnt16:CounterUDB:cmp_out_status\[69]
Removing Rhs of wire \enc:Cnt16:CounterUDB:status_1\[70] = \enc:Cnt16:CounterUDB:per_zero\[71]
Removing Rhs of wire \enc:Cnt16:CounterUDB:status_2\[72] = \enc:Cnt16:CounterUDB:overflow_status\[73]
Removing Rhs of wire \enc:Cnt16:CounterUDB:status_3\[74] = \enc:Cnt16:CounterUDB:underflow_status\[75]
Removing Lhs of wire \enc:Cnt16:CounterUDB:status_4\[76] = \enc:Cnt16:CounterUDB:hwCapture\[62]
Removing Rhs of wire \enc:Cnt16:CounterUDB:status_5\[77] = \enc:Cnt16:CounterUDB:fifo_full\[78]
Removing Rhs of wire \enc:Cnt16:CounterUDB:status_6\[79] = \enc:Cnt16:CounterUDB:fifo_nempty\[80]
Removing Rhs of wire \enc:Cnt16:CounterUDB:overflow\[82] = \enc:Cnt16:CounterUDB:per_FF\[83]
Removing Lhs of wire \enc:Cnt16:CounterUDB:underflow\[84] = \enc:Cnt16:CounterUDB:status_1\[70]
Removing Lhs of wire \enc:Cnt16:CounterUDB:tc_i\[87] = \enc:Cnt16:CounterUDB:reload_tc\[65]
Removing Rhs of wire \enc:Cnt16:CounterUDB:cmp_out_i\[89] = \enc:Cnt16:CounterUDB:cmp_equal\[90]
Removing Rhs of wire \enc:Net_1264\[93] = \enc:Cnt16:CounterUDB:cmp_out_reg_i\[92]
Removing Lhs of wire \enc:Cnt16:CounterUDB:dp_dir\[97] = \enc:Net_1251\[34]
Removing Lhs of wire \enc:Cnt16:CounterUDB:cs_addr_2\[98] = \enc:Net_1251\[34]
Removing Lhs of wire \enc:Cnt16:CounterUDB:cs_addr_1\[99] = \enc:Cnt16:CounterUDB:count_enable\[96]
Removing Lhs of wire \enc:Cnt16:CounterUDB:cs_addr_0\[100] = \enc:Cnt16:CounterUDB:reload\[63]
Removing Lhs of wire \enc:Net_1290\[177] = \enc:Net_1275\[30]
Removing Lhs of wire \enc:bQuadDec:index_filt\[200] = \enc:Net_1232\[201]
Removing Lhs of wire \enc:Net_1232\[201] = one[24]
Removing Rhs of wire \enc:bQuadDec:error\[203] = \enc:bQuadDec:state_3\[204]
Removing Lhs of wire \enc:bQuadDec:status_0\[207] = \enc:Net_530\[208]
Removing Lhs of wire \enc:bQuadDec:status_1\[209] = \enc:Net_611\[210]
Removing Lhs of wire \enc:bQuadDec:status_2\[211] = \enc:Net_1260\[64]
Removing Lhs of wire \enc:bQuadDec:status_3\[212] = \enc:bQuadDec:error\[203]
Removing Lhs of wire \enc:bQuadDec:status_4\[213] = zero[8]
Removing Lhs of wire \enc:bQuadDec:status_5\[214] = zero[8]
Removing Lhs of wire \enc:bQuadDec:status_6\[215] = zero[8]
Removing Lhs of wire \enc:Net_1229\[219] = one[24]
Removing Lhs of wire \enc:Net_1272\[220] = \enc:Net_1264\[93]
Removing Lhs of wire tmpOE__C1_net_0[223] = one[24]
Removing Lhs of wire tmpOE__C2_net_0[228] = one[24]
Removing Lhs of wire tmpOE__motora_net_0[234] = one[24]
Removing Rhs of wire Net_182[235] = \pwm:PWMUDB:pwm1_i_reg\[360]
Removing Lhs of wire \pwm:PWMUDB:ctrl_enable\[254] = \pwm:PWMUDB:control_7\[246]
Removing Lhs of wire \pwm:PWMUDB:hwCapture\[264] = zero[8]
Removing Lhs of wire \pwm:PWMUDB:hwEnable\[265] = \pwm:PWMUDB:control_7\[246]
Removing Lhs of wire \pwm:PWMUDB:trig_out\[269] = one[24]
Removing Lhs of wire \pwm:PWMUDB:runmode_enable\\R\[271] = zero[8]
Removing Lhs of wire Net_127[272] = zero[8]
Removing Lhs of wire \pwm:PWMUDB:runmode_enable\\S\[273] = zero[8]
Removing Lhs of wire \pwm:PWMUDB:final_enable\[274] = \pwm:PWMUDB:runmode_enable\[270]
Removing Lhs of wire \pwm:PWMUDB:ltch_kill_reg\\R\[278] = zero[8]
Removing Lhs of wire \pwm:PWMUDB:ltch_kill_reg\\S\[279] = zero[8]
Removing Lhs of wire \pwm:PWMUDB:min_kill_reg\\R\[280] = zero[8]
Removing Lhs of wire \pwm:PWMUDB:min_kill_reg\\S\[281] = zero[8]
Removing Lhs of wire \pwm:PWMUDB:final_kill\[284] = one[24]
Removing Lhs of wire \pwm:PWMUDB:add_vi_vv_MODGEN_1_1\[288] = \pwm:PWMUDB:MODULE_1:g2:a0:s_1\[527]
Removing Lhs of wire \pwm:PWMUDB:add_vi_vv_MODGEN_1_0\[290] = \pwm:PWMUDB:MODULE_1:g2:a0:s_0\[528]
Removing Lhs of wire \pwm:PWMUDB:dith_count_1\\R\[291] = zero[8]
Removing Lhs of wire \pwm:PWMUDB:dith_count_1\\S\[292] = zero[8]
Removing Lhs of wire \pwm:PWMUDB:dith_count_0\\R\[293] = zero[8]
Removing Lhs of wire \pwm:PWMUDB:dith_count_0\\S\[294] = zero[8]
Removing Lhs of wire \pwm:PWMUDB:status_6\[297] = zero[8]
Removing Rhs of wire \pwm:PWMUDB:status_5\[298] = \pwm:PWMUDB:final_kill_reg\[313]
Removing Lhs of wire \pwm:PWMUDB:status_4\[299] = zero[8]
Removing Rhs of wire \pwm:PWMUDB:status_3\[300] = \pwm:PWMUDB:fifo_full\[320]
Removing Rhs of wire \pwm:PWMUDB:status_1\[302] = \pwm:PWMUDB:cmp2_status_reg\[312]
Removing Rhs of wire \pwm:PWMUDB:status_0\[303] = \pwm:PWMUDB:cmp1_status_reg\[311]
Removing Lhs of wire \pwm:PWMUDB:cmp1_status_reg\\R\[314] = zero[8]
Removing Lhs of wire \pwm:PWMUDB:cmp1_status_reg\\S\[315] = zero[8]
Removing Lhs of wire \pwm:PWMUDB:cmp2_status_reg\\R\[316] = zero[8]
Removing Lhs of wire \pwm:PWMUDB:cmp2_status_reg\\S\[317] = zero[8]
Removing Lhs of wire \pwm:PWMUDB:final_kill_reg\\R\[318] = zero[8]
Removing Lhs of wire \pwm:PWMUDB:final_kill_reg\\S\[319] = zero[8]
Removing Lhs of wire \pwm:PWMUDB:cs_addr_2\[321] = \pwm:PWMUDB:tc_i\[276]
Removing Lhs of wire \pwm:PWMUDB:cs_addr_1\[322] = \pwm:PWMUDB:runmode_enable\[270]
Removing Lhs of wire \pwm:PWMUDB:cs_addr_0\[323] = zero[8]
Removing Lhs of wire \pwm:PWMUDB:compare1\[356] = \pwm:PWMUDB:cmp1_less\[327]
Removing Lhs of wire \pwm:PWMUDB:compare2\[357] = \pwm:PWMUDB:cmp2_less\[330]
Removing Rhs of wire Net_172[367] = \pwm:PWMUDB:pwm2_i_reg\[362]
Removing Lhs of wire \pwm:PWMUDB:pwm_temp\[368] = zero[8]
Removing Lhs of wire \pwm:PWMUDB:MODULE_1:g2:a0:a_23\[409] = zero[8]
Removing Lhs of wire \pwm:PWMUDB:MODULE_1:g2:a0:a_22\[410] = zero[8]
Removing Lhs of wire \pwm:PWMUDB:MODULE_1:g2:a0:a_21\[411] = zero[8]
Removing Lhs of wire \pwm:PWMUDB:MODULE_1:g2:a0:a_20\[412] = zero[8]
Removing Lhs of wire \pwm:PWMUDB:MODULE_1:g2:a0:a_19\[413] = zero[8]
Removing Lhs of wire \pwm:PWMUDB:MODULE_1:g2:a0:a_18\[414] = zero[8]
Removing Lhs of wire \pwm:PWMUDB:MODULE_1:g2:a0:a_17\[415] = zero[8]
Removing Lhs of wire \pwm:PWMUDB:MODULE_1:g2:a0:a_16\[416] = zero[8]
Removing Lhs of wire \pwm:PWMUDB:MODULE_1:g2:a0:a_15\[417] = zero[8]
Removing Lhs of wire \pwm:PWMUDB:MODULE_1:g2:a0:a_14\[418] = zero[8]
Removing Lhs of wire \pwm:PWMUDB:MODULE_1:g2:a0:a_13\[419] = zero[8]
Removing Lhs of wire \pwm:PWMUDB:MODULE_1:g2:a0:a_12\[420] = zero[8]
Removing Lhs of wire \pwm:PWMUDB:MODULE_1:g2:a0:a_11\[421] = zero[8]
Removing Lhs of wire \pwm:PWMUDB:MODULE_1:g2:a0:a_10\[422] = zero[8]
Removing Lhs of wire \pwm:PWMUDB:MODULE_1:g2:a0:a_9\[423] = zero[8]
Removing Lhs of wire \pwm:PWMUDB:MODULE_1:g2:a0:a_8\[424] = zero[8]
Removing Lhs of wire \pwm:PWMUDB:MODULE_1:g2:a0:a_7\[425] = zero[8]
Removing Lhs of wire \pwm:PWMUDB:MODULE_1:g2:a0:a_6\[426] = zero[8]
Removing Lhs of wire \pwm:PWMUDB:MODULE_1:g2:a0:a_5\[427] = zero[8]
Removing Lhs of wire \pwm:PWMUDB:MODULE_1:g2:a0:a_4\[428] = zero[8]
Removing Lhs of wire \pwm:PWMUDB:MODULE_1:g2:a0:a_3\[429] = zero[8]
Removing Lhs of wire \pwm:PWMUDB:MODULE_1:g2:a0:a_2\[430] = zero[8]
Removing Lhs of wire \pwm:PWMUDB:MODULE_1:g2:a0:a_1\[431] = \pwm:PWMUDB:MODIN1_1\[432]
Removing Lhs of wire \pwm:PWMUDB:MODIN1_1\[432] = \pwm:PWMUDB:dith_count_1\[287]
Removing Lhs of wire \pwm:PWMUDB:MODULE_1:g2:a0:a_0\[433] = \pwm:PWMUDB:MODIN1_0\[434]
Removing Lhs of wire \pwm:PWMUDB:MODIN1_0\[434] = \pwm:PWMUDB:dith_count_0\[289]
Removing Lhs of wire \pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[566] = one[24]
Removing Lhs of wire \pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[567] = one[24]
Removing Lhs of wire tmpOE__motorb_net_0[576] = one[24]
Removing Lhs of wire \enc:Cnt16:CounterUDB:prevCapture\\D\[582] = zero[8]
Removing Lhs of wire \enc:Cnt16:CounterUDB:overflow_reg_i\\D\[583] = \enc:Cnt16:CounterUDB:overflow\[82]
Removing Lhs of wire \enc:Cnt16:CounterUDB:underflow_reg_i\\D\[584] = \enc:Cnt16:CounterUDB:status_1\[70]
Removing Lhs of wire \enc:Cnt16:CounterUDB:tc_reg_i\\D\[585] = \enc:Cnt16:CounterUDB:reload_tc\[65]
Removing Lhs of wire \enc:Cnt16:CounterUDB:prevCompare\\D\[586] = \enc:Cnt16:CounterUDB:cmp_out_i\[89]
Removing Lhs of wire \enc:Cnt16:CounterUDB:cmp_out_reg_i\\D\[587] = \enc:Cnt16:CounterUDB:cmp_out_i\[89]
Removing Lhs of wire \enc:Cnt16:CounterUDB:count_stored_i\\D\[588] = \enc:Net_1203\[95]
Removing Lhs of wire \pwm:PWMUDB:min_kill_reg\\D\[596] = one[24]
Removing Lhs of wire \pwm:PWMUDB:prevCapture\\D\[597] = zero[8]
Removing Lhs of wire \pwm:PWMUDB:trig_last\\D\[598] = zero[8]
Removing Lhs of wire \pwm:PWMUDB:ltch_kill_reg\\D\[601] = one[24]
Removing Lhs of wire \pwm:PWMUDB:prevCompare1\\D\[604] = \pwm:PWMUDB:cmp1\[306]
Removing Lhs of wire \pwm:PWMUDB:prevCompare2\\D\[605] = \pwm:PWMUDB:cmp2\[309]
Removing Lhs of wire \pwm:PWMUDB:cmp1_status_reg\\D\[606] = \pwm:PWMUDB:cmp1_status\[307]
Removing Lhs of wire \pwm:PWMUDB:cmp2_status_reg\\D\[607] = \pwm:PWMUDB:cmp2_status\[310]
Removing Lhs of wire \pwm:PWMUDB:pwm_i_reg\\D\[609] = \pwm:PWMUDB:pwm_i\[359]
Removing Lhs of wire \pwm:PWMUDB:pwm1_i_reg\\D\[610] = \pwm:PWMUDB:pwm1_i\[361]
Removing Lhs of wire \pwm:PWMUDB:pwm2_i_reg\\D\[611] = \pwm:PWMUDB:pwm2_i\[363]
Removing Lhs of wire \pwm:PWMUDB:tc_i_reg\\D\[612] = \pwm:PWMUDB:status_2\[301]

------------------------------------------------------
Aliased 0 equations, 137 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'one' (cost = 0):
one <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\enc:Cnt16:CounterUDB:capt_either_edge\' (cost = 0):
\enc:Cnt16:CounterUDB:capt_either_edge\ <= (\enc:Cnt16:CounterUDB:prevCapture\);

Note:  Expanding virtual equation for '\enc:Cnt16:CounterUDB:reload_tc\' (cost = 2):
\enc:Cnt16:CounterUDB:reload_tc\ <= (\enc:Cnt16:CounterUDB:status_1\
	OR \enc:Cnt16:CounterUDB:overflow\);

Note:  Expanding virtual equation for '\enc:bQuadDec:A_j\' (cost = 1):
\enc:bQuadDec:A_j\ <= ((\enc:bQuadDec:quad_A_delayed_0\ and \enc:bQuadDec:quad_A_delayed_1\ and \enc:bQuadDec:quad_A_delayed_2\));

Note:  Expanding virtual equation for '\enc:bQuadDec:A_k\' (cost = 3):
\enc:bQuadDec:A_k\ <= ((not \enc:bQuadDec:quad_A_delayed_0\ and not \enc:bQuadDec:quad_A_delayed_1\ and not \enc:bQuadDec:quad_A_delayed_2\));

Note:  Expanding virtual equation for '\enc:bQuadDec:B_j\' (cost = 1):
\enc:bQuadDec:B_j\ <= ((\enc:bQuadDec:quad_B_delayed_0\ and \enc:bQuadDec:quad_B_delayed_1\ and \enc:bQuadDec:quad_B_delayed_2\));

Note:  Expanding virtual equation for '\enc:bQuadDec:B_k\' (cost = 3):
\enc:bQuadDec:B_k\ <= ((not \enc:bQuadDec:quad_B_delayed_0\ and not \enc:bQuadDec:quad_B_delayed_1\ and not \enc:bQuadDec:quad_B_delayed_2\));

Note:  Expanding virtual equation for '\enc:Net_1151\' (cost = 0):
\enc:Net_1151\ <= (not \enc:Net_1251\);

Note:  Expanding virtual equation for '\enc:Net_1287\' (cost = 0):
\enc:Net_1287\ <= (not \enc:Net_1264\);

Note:  Expanding virtual equation for '\pwm:PWMUDB:cmp1\' (cost = 0):
\pwm:PWMUDB:cmp1\ <= (\pwm:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\pwm:PWMUDB:cmp2\' (cost = 0):
\pwm:PWMUDB:cmp2\ <= (\pwm:PWMUDB:cmp2_less\);

Note:  Expanding virtual equation for '\pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\pwm:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\pwm:PWMUDB:MODULE_1:g2:a0:s_0\' (cost = 0):
\pwm:PWMUDB:MODULE_1:g2:a0:s_0\ <= (not \pwm:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\pwm:PWMUDB:dith_count_1\ and \pwm:PWMUDB:dith_count_0\));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\enc:Net_1248\' (cost = 2):
\enc:Net_1248\ <= ((not \enc:Net_1264\ and \enc:Net_1275\));

Note:  Expanding virtual equation for '\pwm:PWMUDB:MODULE_1:g2:a0:s_1\' (cost = 2):
\pwm:PWMUDB:MODULE_1:g2:a0:s_1\ <= ((not \pwm:PWMUDB:dith_count_0\ and \pwm:PWMUDB:dith_count_1\)
	OR (not \pwm:PWMUDB:dith_count_1\ and \pwm:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:


----------------------------------------------------------
Circuit simplification results:

	Expanded 36 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \enc:Cnt16:CounterUDB:hwCapture\ to zero
Aliasing \pwm:PWMUDB:final_capture\ to zero
Aliasing \pwm:PWMUDB:pwm_i\ to zero
Aliasing \pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \pwm:PWMUDB:final_kill_reg\\D\ to zero
Removing Lhs of wire \enc:Cnt16:CounterUDB:hwCapture\[62] = zero[8]
Removing Lhs of wire \pwm:PWMUDB:final_capture\[325] = zero[8]
Removing Lhs of wire \pwm:PWMUDB:pwm_i\[359] = zero[8]
Removing Lhs of wire \pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\[537] = zero[8]
Removing Lhs of wire \pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\[547] = zero[8]
Removing Lhs of wire \pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\[557] = zero[8]
Removing Lhs of wire \pwm:PWMUDB:runmode_enable\\D\[599] = \pwm:PWMUDB:control_7\[246]
Removing Lhs of wire \pwm:PWMUDB:final_kill_reg\\D\[608] = zero[8]

------------------------------------------------------
Aliased 0 equations, 8 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya "-.fftprj=C:\Users\Jacob\Documents\Junior\EGR 455\EGR455\MotorControl2.cydsn\MotorControl2.cyprj" -dcpsoc3 MotorControl2.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 1s.191ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.1.0.3210, Family: PSoC3, Started at: Wednesday, 25 October 2017 16:39:31
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Jacob\Documents\Junior\EGR 455\EGR455\MotorControl2.cydsn\MotorControl2.cyprj -d CY8C5888LTI-LP097 MotorControl2.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.020ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Converted constant MacroCell: \enc:Cnt16:CounterUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \pwm:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \pwm:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \pwm:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \pwm:PWMUDB:pwm_i_reg\ from registered to combinatorial
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'Clock_1'. Fanout=3, Signal=Net_5
    Digital Clock 1: Automatic-assigning  clock 'Clock_2'. Fanout=1, Signal=Net_168
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \enc:Cnt16:CounterUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \enc:Cnt16:CounterUDB:sCTRLReg:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \enc:bQuadDec:CtrlClkEn\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \pwm:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_2 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_2, EnableOut: Constant 1
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \enc:Net_1264\, Duplicate of \enc:Cnt16:CounterUDB:prevCompare\ 
    MacroCell: Name=\enc:Net_1264\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_5) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \enc:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \enc:Net_1264\ (fanout=2)

End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing unused cells resulting from optimization
Done removing unused cells.
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = \lcd:LCDPort(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \lcd:LCDPort(0)\__PA ,
            pad => \lcd:LCDPort(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \lcd:LCDPort(1)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \lcd:LCDPort(1)\__PA ,
            pad => \lcd:LCDPort(1)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \lcd:LCDPort(2)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \lcd:LCDPort(2)\__PA ,
            pad => \lcd:LCDPort(2)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \lcd:LCDPort(3)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \lcd:LCDPort(3)\__PA ,
            pad => \lcd:LCDPort(3)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \lcd:LCDPort(4)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \lcd:LCDPort(4)\__PA ,
            pad => \lcd:LCDPort(4)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \lcd:LCDPort(5)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \lcd:LCDPort(5)\__PA ,
            pad => \lcd:LCDPort(5)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \lcd:LCDPort(6)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \lcd:LCDPort(6)\__PA ,
            pad => \lcd:LCDPort(6)_PAD\ );
        Properties:
        {
        }

    Pin : Name = C1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => C1(0)__PA ,
            fb => Net_2 ,
            pad => C1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = C2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => C2(0)__PA ,
            fb => Net_3 ,
            pad => C2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = motora(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => motora(0)__PA ,
            pin_input => Net_182 ,
            pad => motora(0)_PAD );
        Properties:
        {
        }

    Pin : Name = motorb(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => motorb(0)__PA ,
            pin_input => Net_172 ,
            pad => motorb(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=\enc:Net_1203_split\, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !\enc:Net_1260\ * \enc:Net_1203\ * \enc:bQuadDec:error\ * 
              !\enc:bQuadDec:state_1\ * !\enc:bQuadDec:state_0\
            + !\enc:Net_1260\ * !\enc:bQuadDec:quad_A_filt\ * 
              !\enc:bQuadDec:quad_B_filt\ * !\enc:bQuadDec:error\ * 
              !\enc:bQuadDec:state_1\ * \enc:bQuadDec:state_0\
            + !\enc:Net_1260\ * !\enc:bQuadDec:quad_A_filt\ * 
              !\enc:bQuadDec:quad_B_filt\ * !\enc:bQuadDec:error\ * 
              \enc:bQuadDec:state_1\ * !\enc:bQuadDec:state_0\
            + !\enc:Net_1260\ * !\enc:bQuadDec:quad_A_filt\ * 
              \enc:bQuadDec:quad_B_filt\ * !\enc:bQuadDec:error\ * 
              \enc:bQuadDec:state_1\ * \enc:bQuadDec:state_0\
            + !\enc:Net_1260\ * \enc:bQuadDec:quad_A_filt\ * 
              !\enc:bQuadDec:quad_B_filt\ * !\enc:bQuadDec:error\ * 
              \enc:bQuadDec:state_1\ * \enc:bQuadDec:state_0\
            + !\enc:Net_1260\ * \enc:bQuadDec:quad_A_filt\ * 
              \enc:bQuadDec:quad_B_filt\ * !\enc:bQuadDec:error\ * 
              !\enc:bQuadDec:state_1\ * \enc:bQuadDec:state_0\
            + !\enc:Net_1260\ * \enc:bQuadDec:quad_A_filt\ * 
              \enc:bQuadDec:quad_B_filt\ * !\enc:bQuadDec:error\ * 
              \enc:bQuadDec:state_1\ * !\enc:bQuadDec:state_0\
            + \enc:bQuadDec:quad_A_filt\ * !\enc:bQuadDec:quad_B_filt\ * 
              !\enc:bQuadDec:error\ * !\enc:bQuadDec:state_1\ * 
              !\enc:bQuadDec:state_0\
        );
        Output = \enc:Net_1203_split\ (fanout=1)

    MacroCell: Name=\enc:Cnt16:CounterUDB:reload\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\enc:Net_1260\ * !\enc:Cnt16:CounterUDB:status_1\ * 
              !\enc:Cnt16:CounterUDB:overflow\
        );
        Output = \enc:Cnt16:CounterUDB:reload\ (fanout=2)

    MacroCell: Name=\enc:Cnt16:CounterUDB:status_0\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \enc:Cnt16:CounterUDB:cmp_out_i\ * 
              !\enc:Cnt16:CounterUDB:prevCompare\
        );
        Output = \enc:Cnt16:CounterUDB:status_0\ (fanout=1)

    MacroCell: Name=\enc:Cnt16:CounterUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \enc:Cnt16:CounterUDB:overflow\ * 
              !\enc:Cnt16:CounterUDB:overflow_reg_i\
        );
        Output = \enc:Cnt16:CounterUDB:status_2\ (fanout=1)

    MacroCell: Name=\enc:Cnt16:CounterUDB:status_3\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \enc:Cnt16:CounterUDB:status_1\ * 
              !\enc:Cnt16:CounterUDB:underflow_reg_i\
        );
        Output = \enc:Cnt16:CounterUDB:status_3\ (fanout=1)

    MacroCell: Name=\enc:Cnt16:CounterUDB:count_enable\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \enc:Cnt16:CounterUDB:control_7\ * 
              !\enc:Cnt16:CounterUDB:count_stored_i\ * \enc:Net_1203\
        );
        Output = \enc:Cnt16:CounterUDB:count_enable\ (fanout=2)

    MacroCell: Name=\enc:Net_530\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \enc:Net_1275\ * \enc:Net_1251\ * 
              !\enc:Cnt16:CounterUDB:prevCompare\
        );
        Output = \enc:Net_530\ (fanout=1)

    MacroCell: Name=\enc:Net_611\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \enc:Net_1275\ * !\enc:Net_1251\ * 
              !\enc:Cnt16:CounterUDB:prevCompare\
        );
        Output = \enc:Net_611\ (fanout=1)

    MacroCell: Name=\pwm:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \pwm:PWMUDB:runmode_enable\ * \pwm:PWMUDB:tc_i\
        );
        Output = \pwm:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\enc:bQuadDec:quad_A_delayed_0\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_5) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_2
        );
        Output = \enc:bQuadDec:quad_A_delayed_0\ (fanout=2)

    MacroCell: Name=\enc:bQuadDec:quad_A_delayed_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_5) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \enc:bQuadDec:quad_A_delayed_0\
        );
        Output = \enc:bQuadDec:quad_A_delayed_1\ (fanout=2)

    MacroCell: Name=\enc:bQuadDec:quad_A_delayed_2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_5) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \enc:bQuadDec:quad_A_delayed_1\
        );
        Output = \enc:bQuadDec:quad_A_delayed_2\ (fanout=1)

    MacroCell: Name=\enc:bQuadDec:quad_B_delayed_0\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_5) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_3
        );
        Output = \enc:bQuadDec:quad_B_delayed_0\ (fanout=2)

    MacroCell: Name=\enc:bQuadDec:quad_B_delayed_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_5) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \enc:bQuadDec:quad_B_delayed_0\
        );
        Output = \enc:bQuadDec:quad_B_delayed_1\ (fanout=2)

    MacroCell: Name=\enc:bQuadDec:quad_B_delayed_2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_5) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \enc:bQuadDec:quad_B_delayed_1\
        );
        Output = \enc:bQuadDec:quad_B_delayed_2\ (fanout=1)

    MacroCell: Name=\enc:Net_1251\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_5) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \enc:Net_1251\ * !\enc:Net_1260\ * !\enc:bQuadDec:quad_A_filt\ * 
              !\enc:bQuadDec:error\ * !\enc:bQuadDec:state_0\
            + \enc:Net_1251\ * !\enc:Net_1260\ * \enc:bQuadDec:quad_A_filt\ * 
              !\enc:bQuadDec:error\ * \enc:bQuadDec:state_0\
            + \enc:Net_1251\ * !\enc:Net_1260\ * !\enc:bQuadDec:quad_B_filt\ * 
              !\enc:bQuadDec:error\ * \enc:bQuadDec:state_1\
            + \enc:Net_1251_split\
        );
        Output = \enc:Net_1251\ (fanout=6)

    MacroCell: Name=\enc:Cnt16:CounterUDB:overflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_5) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \enc:Cnt16:CounterUDB:overflow\
        );
        Output = \enc:Cnt16:CounterUDB:overflow_reg_i\ (fanout=1)

    MacroCell: Name=\enc:Cnt16:CounterUDB:underflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_5) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \enc:Cnt16:CounterUDB:status_1\
        );
        Output = \enc:Cnt16:CounterUDB:underflow_reg_i\ (fanout=1)

    MacroCell: Name=\enc:Net_1275\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_5) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\enc:Cnt16:CounterUDB:status_1\ * 
              !\enc:Cnt16:CounterUDB:overflow\
        );
        Output = \enc:Net_1275\ (fanout=2)

    MacroCell: Name=\enc:Cnt16:CounterUDB:prevCompare\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_5) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \enc:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \enc:Cnt16:CounterUDB:prevCompare\ (fanout=3)

    MacroCell: Name=\enc:Net_1251_split\, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \enc:Net_1251\ * !\enc:Net_1260\ * \enc:bQuadDec:quad_B_filt\ * 
              !\enc:bQuadDec:error\ * !\enc:bQuadDec:state_1\
            + \enc:Net_1251\ * !\enc:Net_1260\ * \enc:bQuadDec:error\ * 
              !\enc:bQuadDec:state_1\ * !\enc:bQuadDec:state_0\
            + \enc:Net_1251\ * !\enc:bQuadDec:quad_A_filt\ * 
              !\enc:bQuadDec:error\ * !\enc:bQuadDec:state_1\ * 
              !\enc:bQuadDec:state_0\
            + \enc:Net_1251\ * \enc:bQuadDec:quad_B_filt\ * 
              !\enc:bQuadDec:error\ * !\enc:bQuadDec:state_1\ * 
              !\enc:bQuadDec:state_0\
            + !\enc:Net_1260\ * !\enc:bQuadDec:quad_A_filt\ * 
              !\enc:bQuadDec:quad_B_filt\ * !\enc:bQuadDec:error\ * 
              \enc:bQuadDec:state_1\ * !\enc:bQuadDec:state_0\
            + !\enc:Net_1260\ * \enc:bQuadDec:quad_A_filt\ * 
              !\enc:bQuadDec:quad_B_filt\ * !\enc:bQuadDec:error\ * 
              \enc:bQuadDec:state_1\ * \enc:bQuadDec:state_0\
            + !\enc:Net_1260\ * \enc:bQuadDec:quad_A_filt\ * 
              \enc:bQuadDec:quad_B_filt\ * !\enc:bQuadDec:error\ * 
              !\enc:bQuadDec:state_1\ * \enc:bQuadDec:state_0\
            + !\enc:bQuadDec:quad_A_filt\ * \enc:bQuadDec:quad_B_filt\ * 
              !\enc:bQuadDec:error\ * !\enc:bQuadDec:state_1\ * 
              !\enc:bQuadDec:state_0\
        );
        Output = \enc:Net_1251_split\ (fanout=1)

    MacroCell: Name=\enc:Cnt16:CounterUDB:count_stored_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_5) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \enc:Net_1203\
        );
        Output = \enc:Cnt16:CounterUDB:count_stored_i\ (fanout=1)

    MacroCell: Name=\enc:Net_1203\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_5) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\enc:bQuadDec:quad_A_filt\ * \enc:bQuadDec:quad_B_filt\ * 
              !\enc:bQuadDec:error\ * !\enc:bQuadDec:state_1\ * 
              !\enc:bQuadDec:state_0\
            + \enc:Net_1203_split\
        );
        Output = \enc:Net_1203\ (fanout=3)

    MacroCell: Name=\enc:bQuadDec:quad_A_filt\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_5) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\enc:bQuadDec:quad_A_delayed_0\ * 
              !\enc:bQuadDec:quad_A_delayed_1\ * 
              !\enc:bQuadDec:quad_A_delayed_2\ * \enc:bQuadDec:quad_A_filt\
            + \enc:bQuadDec:quad_A_delayed_0\ * 
              \enc:bQuadDec:quad_A_delayed_1\ * 
              \enc:bQuadDec:quad_A_delayed_2\ * !\enc:bQuadDec:quad_A_filt\
        );
        Output = \enc:bQuadDec:quad_A_filt\ (fanout=8)

    MacroCell: Name=\enc:bQuadDec:quad_B_filt\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_5) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\enc:bQuadDec:quad_B_delayed_0\ * 
              !\enc:bQuadDec:quad_B_delayed_1\ * 
              !\enc:bQuadDec:quad_B_delayed_2\ * \enc:bQuadDec:quad_B_filt\
            + \enc:bQuadDec:quad_B_delayed_0\ * 
              \enc:bQuadDec:quad_B_delayed_1\ * 
              \enc:bQuadDec:quad_B_delayed_2\ * !\enc:bQuadDec:quad_B_filt\
        );
        Output = \enc:bQuadDec:quad_B_filt\ (fanout=8)

    MacroCell: Name=\enc:Net_1260\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_5) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\enc:Net_1260\ * !\enc:bQuadDec:error\
            + !\enc:Net_1260\ * !\enc:bQuadDec:state_1\ * 
              !\enc:bQuadDec:state_0\
            + !\enc:bQuadDec:error\ * !\enc:bQuadDec:state_1\ * 
              !\enc:bQuadDec:state_0\
        );
        Output = \enc:Net_1260\ (fanout=10)

    MacroCell: Name=\enc:bQuadDec:error\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_5) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\enc:Net_1260\ * !\enc:bQuadDec:quad_A_filt\ * 
              !\enc:bQuadDec:quad_B_filt\ * !\enc:bQuadDec:error\ * 
              \enc:bQuadDec:state_1\ * \enc:bQuadDec:state_0\
            + !\enc:Net_1260\ * !\enc:bQuadDec:quad_A_filt\ * 
              \enc:bQuadDec:quad_B_filt\ * !\enc:bQuadDec:error\ * 
              \enc:bQuadDec:state_1\ * !\enc:bQuadDec:state_0\
            + !\enc:Net_1260\ * \enc:bQuadDec:quad_A_filt\ * 
              !\enc:bQuadDec:quad_B_filt\ * !\enc:bQuadDec:error\ * 
              !\enc:bQuadDec:state_1\ * \enc:bQuadDec:state_0\
            + \enc:bQuadDec:quad_A_filt\ * \enc:bQuadDec:quad_B_filt\ * 
              !\enc:bQuadDec:error\ * !\enc:bQuadDec:state_1\ * 
              !\enc:bQuadDec:state_0\
        );
        Output = \enc:bQuadDec:error\ (fanout=9)

    MacroCell: Name=\enc:bQuadDec:state_1\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_5) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\enc:Net_1260\ * \enc:bQuadDec:quad_A_filt\ * 
              \enc:bQuadDec:quad_B_filt\ * !\enc:bQuadDec:error\ * 
              \enc:bQuadDec:state_0\
            + !\enc:Net_1260\ * \enc:bQuadDec:quad_A_filt\ * 
              !\enc:bQuadDec:error\ * \enc:bQuadDec:state_1\
            + !\enc:Net_1260\ * \enc:bQuadDec:quad_A_filt\ * 
              \enc:bQuadDec:error\ * !\enc:bQuadDec:state_1\ * 
              !\enc:bQuadDec:state_0\
            + \enc:bQuadDec:quad_A_filt\ * !\enc:bQuadDec:quad_B_filt\ * 
              !\enc:bQuadDec:error\ * !\enc:bQuadDec:state_1\ * 
              !\enc:bQuadDec:state_0\
        );
        Output = \enc:bQuadDec:state_1\ (fanout=8)

    MacroCell: Name=\enc:bQuadDec:state_0\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_5) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\enc:Net_1260\ * \enc:bQuadDec:quad_A_filt\ * 
              \enc:bQuadDec:quad_B_filt\ * !\enc:bQuadDec:error\ * 
              \enc:bQuadDec:state_1\
            + !\enc:Net_1260\ * \enc:bQuadDec:quad_B_filt\ * 
              !\enc:bQuadDec:error\ * \enc:bQuadDec:state_0\
            + !\enc:Net_1260\ * \enc:bQuadDec:quad_B_filt\ * 
              \enc:bQuadDec:error\ * !\enc:bQuadDec:state_1\ * 
              !\enc:bQuadDec:state_0\
            + !\enc:bQuadDec:quad_A_filt\ * \enc:bQuadDec:quad_B_filt\ * 
              !\enc:bQuadDec:error\ * !\enc:bQuadDec:state_1\ * 
              !\enc:bQuadDec:state_0\
        );
        Output = \enc:bQuadDec:state_0\ (fanout=8)

    MacroCell: Name=\pwm:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_168) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \pwm:PWMUDB:control_7\
        );
        Output = \pwm:PWMUDB:runmode_enable\ (fanout=4)

    MacroCell: Name=\pwm:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_168) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \pwm:PWMUDB:cmp1_less\
        );
        Output = \pwm:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\pwm:PWMUDB:prevCompare2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_168) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \pwm:PWMUDB:cmp2_less\
        );
        Output = \pwm:PWMUDB:prevCompare2\ (fanout=1)

    MacroCell: Name=\pwm:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_168) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\pwm:PWMUDB:prevCompare1\ * \pwm:PWMUDB:cmp1_less\
        );
        Output = \pwm:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=\pwm:PWMUDB:status_1\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_168) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\pwm:PWMUDB:prevCompare2\ * \pwm:PWMUDB:cmp2_less\
        );
        Output = \pwm:PWMUDB:status_1\ (fanout=1)

    MacroCell: Name=Net_182, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_168) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \pwm:PWMUDB:runmode_enable\ * \pwm:PWMUDB:cmp1_less\
        );
        Output = Net_182 (fanout=1)

    MacroCell: Name=Net_172, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_168) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \pwm:PWMUDB:runmode_enable\ * \pwm:PWMUDB:cmp2_less\
        );
        Output = Net_172 (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\enc:Cnt16:CounterUDB:sC16:counterdp:u0\
        PORT MAP (
            clock => Net_5 ,
            cs_addr_2 => \enc:Net_1251\ ,
            cs_addr_1 => \enc:Cnt16:CounterUDB:count_enable\ ,
            cs_addr_0 => \enc:Cnt16:CounterUDB:reload\ ,
            chain_out => \enc:Cnt16:CounterUDB:sC16:counterdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \enc:Cnt16:CounterUDB:sC16:counterdp:u1\

    datapathcell: Name =\enc:Cnt16:CounterUDB:sC16:counterdp:u1\
        PORT MAP (
            clock => Net_5 ,
            cs_addr_2 => \enc:Net_1251\ ,
            cs_addr_1 => \enc:Cnt16:CounterUDB:count_enable\ ,
            cs_addr_0 => \enc:Cnt16:CounterUDB:reload\ ,
            z0_comb => \enc:Cnt16:CounterUDB:status_1\ ,
            f0_comb => \enc:Cnt16:CounterUDB:overflow\ ,
            ce1_comb => \enc:Cnt16:CounterUDB:cmp_out_i\ ,
            f0_bus_stat_comb => \enc:Cnt16:CounterUDB:status_6\ ,
            f0_blk_stat_comb => \enc:Cnt16:CounterUDB:status_5\ ,
            chain_in => \enc:Cnt16:CounterUDB:sC16:counterdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \enc:Cnt16:CounterUDB:sC16:counterdp:u0\

    datapathcell: Name =\pwm:PWMUDB:sP8:pwmdp:u0\
        PORT MAP (
            clock => Net_168 ,
            cs_addr_2 => \pwm:PWMUDB:tc_i\ ,
            cs_addr_1 => \pwm:PWMUDB:runmode_enable\ ,
            cl0_comb => \pwm:PWMUDB:cmp1_less\ ,
            z0_comb => \pwm:PWMUDB:tc_i\ ,
            cl1_comb => \pwm:PWMUDB:cmp2_less\ ,
            f1_blk_stat_comb => \pwm:PWMUDB:status_3\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\enc:Cnt16:CounterUDB:sSTSReg:stsreg\
        PORT MAP (
            reset => \enc:Net_1260\ ,
            clock => Net_5 ,
            status_6 => \enc:Cnt16:CounterUDB:status_6\ ,
            status_5 => \enc:Cnt16:CounterUDB:status_5\ ,
            status_3 => \enc:Cnt16:CounterUDB:status_3\ ,
            status_2 => \enc:Cnt16:CounterUDB:status_2\ ,
            status_1 => \enc:Cnt16:CounterUDB:status_1\ ,
            status_0 => \enc:Cnt16:CounterUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\enc:bQuadDec:Stsreg\
        PORT MAP (
            clock => Net_5 ,
            status_3 => \enc:bQuadDec:error\ ,
            status_2 => \enc:Net_1260\ ,
            status_1 => \enc:Net_611\ ,
            status_0 => \enc:Net_530\ ,
            interrupt => Net_6 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0001111"
            cy_md_select = "0001111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\pwm:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_168 ,
            status_3 => \pwm:PWMUDB:status_3\ ,
            status_2 => \pwm:PWMUDB:status_2\ ,
            status_1 => \pwm:PWMUDB:status_1\ ,
            status_0 => \pwm:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\enc:Cnt16:CounterUDB:sCTRLReg:ctrlreg\
        PORT MAP (
            clock => Net_5 ,
            control_7 => \enc:Cnt16:CounterUDB:control_7\ ,
            control_6 => \enc:Cnt16:CounterUDB:control_6\ ,
            control_5 => \enc:Cnt16:CounterUDB:control_5\ ,
            control_4 => \enc:Cnt16:CounterUDB:control_4\ ,
            control_3 => \enc:Cnt16:CounterUDB:control_3\ ,
            control_2 => \enc:Cnt16:CounterUDB:control_2\ ,
            control_1 => \enc:Cnt16:CounterUDB:control_1\ ,
            control_0 => \enc:Cnt16:CounterUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\pwm:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_168 ,
            control_7 => \pwm:PWMUDB:control_7\ ,
            control_6 => \pwm:PWMUDB:control_6\ ,
            control_5 => \pwm:PWMUDB:control_5\ ,
            control_4 => \pwm:PWMUDB:control_4\ ,
            control_3 => \pwm:PWMUDB:control_3\ ,
            control_2 => \pwm:PWMUDB:control_2\ ,
            control_1 => \pwm:PWMUDB:control_1\ ,
            control_0 => \pwm:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\enc:isr\
        PORT MAP (
            interrupt => Net_6 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    2 :    6 :    8 : 25.00 %
Analog Clocks                 :    0 :    4 :    4 :  0.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :    1 :   31 :   32 :  3.13 %
IO                            :   14 :   34 :   48 : 29.17 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    0 :   24 :   24 :  0.00 %
Timer                         :    0 :    4 :    4 :  0.00 %
UDB                           :      :      :      :        
  Macrocells                  :   36 :  156 :  192 : 18.75 %
  Unique P-terms              :   61 :  323 :  384 : 15.89 %
  Total P-terms               :   67 :      :      :        
  Datapath Cells              :    3 :   21 :   24 : 12.50 %
  Status Cells                :    3 :   21 :   24 : 12.50 %
    StatusI Registers         :    3 :      :      :        
  Control Cells               :    2 :   22 :   24 :  8.33 %
    Control Registers         :    2 :      :      :        
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    0 :    4 :    4 :  0.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    2 :    2 :  0.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    0 :    4 :    4 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.069ms
Tech Mapping phase: Elapsed time ==> 0s.140ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_6@[IOP=(1)][IoId=(6)] : C1(0) (fixed)
IO_5@[IOP=(1)][IoId=(5)] : C2(0) (fixed)
IO_0@[IOP=(2)][IoId=(0)] : \lcd:LCDPort(0)\ (fixed)
IO_1@[IOP=(2)][IoId=(1)] : \lcd:LCDPort(1)\ (fixed)
IO_2@[IOP=(2)][IoId=(2)] : \lcd:LCDPort(2)\ (fixed)
IO_3@[IOP=(2)][IoId=(3)] : \lcd:LCDPort(3)\ (fixed)
IO_4@[IOP=(2)][IoId=(4)] : \lcd:LCDPort(4)\ (fixed)
IO_5@[IOP=(2)][IoId=(5)] : \lcd:LCDPort(5)\ (fixed)
IO_6@[IOP=(2)][IoId=(6)] : \lcd:LCDPort(6)\ (fixed)
IO_2@[IOP=(1)][IoId=(2)] : motora(0) (fixed)
IO_7@[IOP=(0)][IoId=(7)] : motorb(0) (fixed)
Analog Placement phase: Elapsed time ==> 0s.008ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
}
Map of item to net {
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.240ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 0.7 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   14 :   34 :   48 :  29.17%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            5.79
                   Pterms :            4.79
               Macrocells :            2.57
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.010ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.020ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :          8 :       8.13 :       4.50
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=0] #macrocells=4, #inputs=5, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\enc:Net_530\, Mode=(Combinatorial) @ [UDB=(0,0)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \enc:Net_1275\ * \enc:Net_1251\ * 
              !\enc:Cnt16:CounterUDB:prevCompare\
        );
        Output = \enc:Net_530\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\enc:Cnt16:CounterUDB:prevCompare\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_5) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \enc:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \enc:Cnt16:CounterUDB:prevCompare\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\enc:Net_611\, Mode=(Combinatorial) @ [UDB=(0,0)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \enc:Net_1275\ * !\enc:Net_1251\ * 
              !\enc:Cnt16:CounterUDB:prevCompare\
        );
        Output = \enc:Net_611\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\enc:bQuadDec:quad_A_delayed_2\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_5) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \enc:bQuadDec:quad_A_delayed_1\
        );
        Output = \enc:bQuadDec:quad_A_delayed_2\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,0)][LB=1] #macrocells=3, #inputs=3, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\enc:Cnt16:CounterUDB:status_3\, Mode=(Combinatorial) @ [UDB=(0,0)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \enc:Cnt16:CounterUDB:status_1\ * 
              !\enc:Cnt16:CounterUDB:underflow_reg_i\
        );
        Output = \enc:Cnt16:CounterUDB:status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\enc:Cnt16:CounterUDB:overflow_reg_i\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_5) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \enc:Cnt16:CounterUDB:overflow\
        );
        Output = \enc:Cnt16:CounterUDB:overflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\enc:Cnt16:CounterUDB:underflow_reg_i\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_5) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \enc:Cnt16:CounterUDB:status_1\
        );
        Output = \enc:Cnt16:CounterUDB:underflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }
}

statusicell: Name =\enc:bQuadDec:Stsreg\
    PORT MAP (
        clock => Net_5 ,
        status_3 => \enc:bQuadDec:error\ ,
        status_2 => \enc:Net_1260\ ,
        status_1 => \enc:Net_611\ ,
        status_0 => \enc:Net_530\ ,
        interrupt => Net_6 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0001111"
        cy_md_select = "0001111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=4, #inputs=7, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\enc:bQuadDec:quad_B_filt\, Mode=(T-Register) @ [UDB=(0,1)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_5) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\enc:bQuadDec:quad_B_delayed_0\ * 
              !\enc:bQuadDec:quad_B_delayed_1\ * 
              !\enc:bQuadDec:quad_B_delayed_2\ * \enc:bQuadDec:quad_B_filt\
            + \enc:bQuadDec:quad_B_delayed_0\ * 
              \enc:bQuadDec:quad_B_delayed_1\ * 
              \enc:bQuadDec:quad_B_delayed_2\ * !\enc:bQuadDec:quad_B_filt\
        );
        Output = \enc:bQuadDec:quad_B_filt\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\enc:Cnt16:CounterUDB:status_0\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \enc:Cnt16:CounterUDB:cmp_out_i\ * 
              !\enc:Cnt16:CounterUDB:prevCompare\
        );
        Output = \enc:Cnt16:CounterUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\enc:bQuadDec:quad_B_delayed_1\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_5) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \enc:bQuadDec:quad_B_delayed_0\
        );
        Output = \enc:bQuadDec:quad_B_delayed_1\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\enc:bQuadDec:quad_B_delayed_0\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_5) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_3
        );
        Output = \enc:bQuadDec:quad_B_delayed_0\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,1)][LB=1] #macrocells=4, #inputs=6, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\enc:bQuadDec:quad_A_filt\, Mode=(T-Register) @ [UDB=(0,1)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_5) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\enc:bQuadDec:quad_A_delayed_0\ * 
              !\enc:bQuadDec:quad_A_delayed_1\ * 
              !\enc:bQuadDec:quad_A_delayed_2\ * \enc:bQuadDec:quad_A_filt\
            + \enc:bQuadDec:quad_A_delayed_0\ * 
              \enc:bQuadDec:quad_A_delayed_1\ * 
              \enc:bQuadDec:quad_A_delayed_2\ * !\enc:bQuadDec:quad_A_filt\
        );
        Output = \enc:bQuadDec:quad_A_filt\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\enc:bQuadDec:quad_B_delayed_2\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_5) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \enc:bQuadDec:quad_B_delayed_1\
        );
        Output = \enc:bQuadDec:quad_B_delayed_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\enc:bQuadDec:quad_A_delayed_1\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_5) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \enc:bQuadDec:quad_A_delayed_0\
        );
        Output = \enc:bQuadDec:quad_A_delayed_1\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\enc:bQuadDec:quad_A_delayed_0\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_5) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_2
        );
        Output = \enc:bQuadDec:quad_A_delayed_0\ (fanout=2)
        Properties               : 
        {
        }
}

datapathcell: Name =\enc:Cnt16:CounterUDB:sC16:counterdp:u1\
    PORT MAP (
        clock => Net_5 ,
        cs_addr_2 => \enc:Net_1251\ ,
        cs_addr_1 => \enc:Cnt16:CounterUDB:count_enable\ ,
        cs_addr_0 => \enc:Cnt16:CounterUDB:reload\ ,
        z0_comb => \enc:Cnt16:CounterUDB:status_1\ ,
        f0_comb => \enc:Cnt16:CounterUDB:overflow\ ,
        ce1_comb => \enc:Cnt16:CounterUDB:cmp_out_i\ ,
        f0_bus_stat_comb => \enc:Cnt16:CounterUDB:status_6\ ,
        f0_blk_stat_comb => \enc:Cnt16:CounterUDB:status_5\ ,
        chain_in => \enc:Cnt16:CounterUDB:sC16:counterdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \enc:Cnt16:CounterUDB:sC16:counterdp:u0\

UDB [UDB=(0,2)] contents:
LAB@[UDB=(0,2)][LB=0] #macrocells=4, #inputs=11, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\enc:Cnt16:CounterUDB:count_enable\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \enc:Cnt16:CounterUDB:control_7\ * 
              !\enc:Cnt16:CounterUDB:count_stored_i\ * \enc:Net_1203\
        );
        Output = \enc:Cnt16:CounterUDB:count_enable\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\enc:Cnt16:CounterUDB:count_stored_i\, Mode=(D-Register) @ [UDB=(0,2)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_5) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \enc:Net_1203\
        );
        Output = \enc:Cnt16:CounterUDB:count_stored_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\enc:Net_1203\, Mode=(D-Register) @ [UDB=(0,2)][LB=0][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_5) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\enc:bQuadDec:quad_A_filt\ * \enc:bQuadDec:quad_B_filt\ * 
              !\enc:bQuadDec:error\ * !\enc:bQuadDec:state_1\ * 
              !\enc:bQuadDec:state_0\
            + \enc:Net_1203_split\
        );
        Output = \enc:Net_1203\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\enc:Cnt16:CounterUDB:status_2\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \enc:Cnt16:CounterUDB:overflow\ * 
              !\enc:Cnt16:CounterUDB:overflow_reg_i\
        );
        Output = \enc:Cnt16:CounterUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,2)][LB=1] #macrocells=1, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\enc:Net_1203_split\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !\enc:Net_1260\ * \enc:Net_1203\ * \enc:bQuadDec:error\ * 
              !\enc:bQuadDec:state_1\ * !\enc:bQuadDec:state_0\
            + !\enc:Net_1260\ * !\enc:bQuadDec:quad_A_filt\ * 
              !\enc:bQuadDec:quad_B_filt\ * !\enc:bQuadDec:error\ * 
              !\enc:bQuadDec:state_1\ * \enc:bQuadDec:state_0\
            + !\enc:Net_1260\ * !\enc:bQuadDec:quad_A_filt\ * 
              !\enc:bQuadDec:quad_B_filt\ * !\enc:bQuadDec:error\ * 
              \enc:bQuadDec:state_1\ * !\enc:bQuadDec:state_0\
            + !\enc:Net_1260\ * !\enc:bQuadDec:quad_A_filt\ * 
              \enc:bQuadDec:quad_B_filt\ * !\enc:bQuadDec:error\ * 
              \enc:bQuadDec:state_1\ * \enc:bQuadDec:state_0\
            + !\enc:Net_1260\ * \enc:bQuadDec:quad_A_filt\ * 
              !\enc:bQuadDec:quad_B_filt\ * !\enc:bQuadDec:error\ * 
              \enc:bQuadDec:state_1\ * \enc:bQuadDec:state_0\
            + !\enc:Net_1260\ * \enc:bQuadDec:quad_A_filt\ * 
              \enc:bQuadDec:quad_B_filt\ * !\enc:bQuadDec:error\ * 
              !\enc:bQuadDec:state_1\ * \enc:bQuadDec:state_0\
            + !\enc:Net_1260\ * \enc:bQuadDec:quad_A_filt\ * 
              \enc:bQuadDec:quad_B_filt\ * !\enc:bQuadDec:error\ * 
              \enc:bQuadDec:state_1\ * !\enc:bQuadDec:state_0\
            + \enc:bQuadDec:quad_A_filt\ * !\enc:bQuadDec:quad_B_filt\ * 
              !\enc:bQuadDec:error\ * !\enc:bQuadDec:state_1\ * 
              !\enc:bQuadDec:state_0\
        );
        Output = \enc:Net_1203_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

statusicell: Name =\enc:Cnt16:CounterUDB:sSTSReg:stsreg\
    PORT MAP (
        reset => \enc:Net_1260\ ,
        clock => Net_5 ,
        status_6 => \enc:Cnt16:CounterUDB:status_6\ ,
        status_5 => \enc:Cnt16:CounterUDB:status_5\ ,
        status_3 => \enc:Cnt16:CounterUDB:status_3\ ,
        status_2 => \enc:Cnt16:CounterUDB:status_2\ ,
        status_1 => \enc:Cnt16:CounterUDB:status_1\ ,
        status_0 => \enc:Cnt16:CounterUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\enc:Cnt16:CounterUDB:sCTRLReg:ctrlreg\
    PORT MAP (
        clock => Net_5 ,
        control_7 => \enc:Cnt16:CounterUDB:control_7\ ,
        control_6 => \enc:Cnt16:CounterUDB:control_6\ ,
        control_5 => \enc:Cnt16:CounterUDB:control_5\ ,
        control_4 => \enc:Cnt16:CounterUDB:control_4\ ,
        control_3 => \enc:Cnt16:CounterUDB:control_3\ ,
        control_2 => \enc:Cnt16:CounterUDB:control_2\ ,
        control_1 => \enc:Cnt16:CounterUDB:control_1\ ,
        control_0 => \enc:Cnt16:CounterUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,3)] is empty.
UDB [UDB=(0,4)] is empty.
UDB [UDB=(0,5)] is empty.
UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=0] #macrocells=1, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\enc:Net_1251_split\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \enc:Net_1251\ * !\enc:Net_1260\ * \enc:bQuadDec:quad_B_filt\ * 
              !\enc:bQuadDec:error\ * !\enc:bQuadDec:state_1\
            + \enc:Net_1251\ * !\enc:Net_1260\ * \enc:bQuadDec:error\ * 
              !\enc:bQuadDec:state_1\ * !\enc:bQuadDec:state_0\
            + \enc:Net_1251\ * !\enc:bQuadDec:quad_A_filt\ * 
              !\enc:bQuadDec:error\ * !\enc:bQuadDec:state_1\ * 
              !\enc:bQuadDec:state_0\
            + \enc:Net_1251\ * \enc:bQuadDec:quad_B_filt\ * 
              !\enc:bQuadDec:error\ * !\enc:bQuadDec:state_1\ * 
              !\enc:bQuadDec:state_0\
            + !\enc:Net_1260\ * !\enc:bQuadDec:quad_A_filt\ * 
              !\enc:bQuadDec:quad_B_filt\ * !\enc:bQuadDec:error\ * 
              \enc:bQuadDec:state_1\ * !\enc:bQuadDec:state_0\
            + !\enc:Net_1260\ * \enc:bQuadDec:quad_A_filt\ * 
              !\enc:bQuadDec:quad_B_filt\ * !\enc:bQuadDec:error\ * 
              \enc:bQuadDec:state_1\ * \enc:bQuadDec:state_0\
            + !\enc:Net_1260\ * \enc:bQuadDec:quad_A_filt\ * 
              \enc:bQuadDec:quad_B_filt\ * !\enc:bQuadDec:error\ * 
              !\enc:bQuadDec:state_1\ * \enc:bQuadDec:state_0\
            + !\enc:bQuadDec:quad_A_filt\ * \enc:bQuadDec:quad_B_filt\ * 
              !\enc:bQuadDec:error\ * !\enc:bQuadDec:state_1\ * 
              !\enc:bQuadDec:state_0\
        );
        Output = \enc:Net_1251_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,0)][LB=1] #macrocells=2, #inputs=10, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\enc:Net_1275\, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_5) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\enc:Cnt16:CounterUDB:status_1\ * 
              !\enc:Cnt16:CounterUDB:overflow\
        );
        Output = \enc:Net_1275\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\enc:Net_1251\, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_5) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \enc:Net_1251\ * !\enc:Net_1260\ * !\enc:bQuadDec:quad_A_filt\ * 
              !\enc:bQuadDec:error\ * !\enc:bQuadDec:state_0\
            + \enc:Net_1251\ * !\enc:Net_1260\ * \enc:bQuadDec:quad_A_filt\ * 
              !\enc:bQuadDec:error\ * \enc:bQuadDec:state_0\
            + \enc:Net_1251\ * !\enc:Net_1260\ * !\enc:bQuadDec:quad_B_filt\ * 
              !\enc:bQuadDec:error\ * \enc:bQuadDec:state_1\
            + \enc:Net_1251_split\
        );
        Output = \enc:Net_1251\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=3, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\enc:Cnt16:CounterUDB:reload\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\enc:Net_1260\ * !\enc:Cnt16:CounterUDB:status_1\ * 
              !\enc:Cnt16:CounterUDB:overflow\
        );
        Output = \enc:Cnt16:CounterUDB:reload\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\enc:Net_1260\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_5) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\enc:Net_1260\ * !\enc:bQuadDec:error\
            + !\enc:Net_1260\ * !\enc:bQuadDec:state_1\ * 
              !\enc:bQuadDec:state_0\
            + !\enc:bQuadDec:error\ * !\enc:bQuadDec:state_1\ * 
              !\enc:bQuadDec:state_0\
        );
        Output = \enc:Net_1260\ (fanout=10)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\enc:bQuadDec:state_0\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_5) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\enc:Net_1260\ * \enc:bQuadDec:quad_A_filt\ * 
              \enc:bQuadDec:quad_B_filt\ * !\enc:bQuadDec:error\ * 
              \enc:bQuadDec:state_1\
            + !\enc:Net_1260\ * \enc:bQuadDec:quad_B_filt\ * 
              !\enc:bQuadDec:error\ * \enc:bQuadDec:state_0\
            + !\enc:Net_1260\ * \enc:bQuadDec:quad_B_filt\ * 
              \enc:bQuadDec:error\ * !\enc:bQuadDec:state_1\ * 
              !\enc:bQuadDec:state_0\
            + !\enc:bQuadDec:quad_A_filt\ * \enc:bQuadDec:quad_B_filt\ * 
              !\enc:bQuadDec:error\ * !\enc:bQuadDec:state_1\ * 
              !\enc:bQuadDec:state_0\
        );
        Output = \enc:bQuadDec:state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\enc:Cnt16:CounterUDB:sC16:counterdp:u0\
    PORT MAP (
        clock => Net_5 ,
        cs_addr_2 => \enc:Net_1251\ ,
        cs_addr_1 => \enc:Cnt16:CounterUDB:count_enable\ ,
        cs_addr_0 => \enc:Cnt16:CounterUDB:reload\ ,
        chain_out => \enc:Cnt16:CounterUDB:sC16:counterdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \enc:Cnt16:CounterUDB:sC16:counterdp:u1\

UDB [UDB=(1,2)] contents:
LAB@[UDB=(1,2)][LB=0] #macrocells=2, #inputs=6, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\enc:bQuadDec:error\, Mode=(D-Register) @ [UDB=(1,2)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_5) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\enc:Net_1260\ * !\enc:bQuadDec:quad_A_filt\ * 
              !\enc:bQuadDec:quad_B_filt\ * !\enc:bQuadDec:error\ * 
              \enc:bQuadDec:state_1\ * \enc:bQuadDec:state_0\
            + !\enc:Net_1260\ * !\enc:bQuadDec:quad_A_filt\ * 
              \enc:bQuadDec:quad_B_filt\ * !\enc:bQuadDec:error\ * 
              \enc:bQuadDec:state_1\ * !\enc:bQuadDec:state_0\
            + !\enc:Net_1260\ * \enc:bQuadDec:quad_A_filt\ * 
              !\enc:bQuadDec:quad_B_filt\ * !\enc:bQuadDec:error\ * 
              !\enc:bQuadDec:state_1\ * \enc:bQuadDec:state_0\
            + \enc:bQuadDec:quad_A_filt\ * \enc:bQuadDec:quad_B_filt\ * 
              !\enc:bQuadDec:error\ * !\enc:bQuadDec:state_1\ * 
              !\enc:bQuadDec:state_0\
        );
        Output = \enc:bQuadDec:error\ (fanout=9)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\enc:bQuadDec:state_1\, Mode=(D-Register) @ [UDB=(1,2)][LB=0][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_5) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\enc:Net_1260\ * \enc:bQuadDec:quad_A_filt\ * 
              \enc:bQuadDec:quad_B_filt\ * !\enc:bQuadDec:error\ * 
              \enc:bQuadDec:state_0\
            + !\enc:Net_1260\ * \enc:bQuadDec:quad_A_filt\ * 
              !\enc:bQuadDec:error\ * \enc:bQuadDec:state_1\
            + !\enc:Net_1260\ * \enc:bQuadDec:quad_A_filt\ * 
              \enc:bQuadDec:error\ * !\enc:bQuadDec:state_1\ * 
              !\enc:bQuadDec:state_0\
            + \enc:bQuadDec:quad_A_filt\ * !\enc:bQuadDec:quad_B_filt\ * 
              !\enc:bQuadDec:error\ * !\enc:bQuadDec:state_1\ * 
              !\enc:bQuadDec:state_0\
        );
        Output = \enc:bQuadDec:state_1\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(1,3)] is empty.
UDB [UDB=(1,4)] is empty.
UDB [UDB=(1,5)] is empty.
UDB [UDB=(2,0)] is empty.
UDB [UDB=(2,1)] is empty.
UDB [UDB=(2,2)] contents:
LAB@[UDB=(2,2)][LB=0] #macrocells=3, #inputs=4, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=Net_182, Mode=(D-Register) @ [UDB=(2,2)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_168) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \pwm:PWMUDB:runmode_enable\ * \pwm:PWMUDB:cmp1_less\
        );
        Output = Net_182 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\pwm:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(2,2)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_168) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \pwm:PWMUDB:control_7\
        );
        Output = \pwm:PWMUDB:runmode_enable\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\pwm:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \pwm:PWMUDB:runmode_enable\ * \pwm:PWMUDB:tc_i\
        );
        Output = \pwm:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,2)][LB=1] #macrocells=3, #inputs=4, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\pwm:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(2,2)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_168) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \pwm:PWMUDB:cmp1_less\
        );
        Output = \pwm:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\pwm:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(2,2)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_168) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\pwm:PWMUDB:prevCompare1\ * \pwm:PWMUDB:cmp1_less\
        );
        Output = \pwm:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\pwm:PWMUDB:status_1\, Mode=(D-Register) @ [UDB=(2,2)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_168) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\pwm:PWMUDB:prevCompare2\ * \pwm:PWMUDB:cmp2_less\
        );
        Output = \pwm:PWMUDB:status_1\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\pwm:PWMUDB:sP8:pwmdp:u0\
    PORT MAP (
        clock => Net_168 ,
        cs_addr_2 => \pwm:PWMUDB:tc_i\ ,
        cs_addr_1 => \pwm:PWMUDB:runmode_enable\ ,
        cl0_comb => \pwm:PWMUDB:cmp1_less\ ,
        z0_comb => \pwm:PWMUDB:tc_i\ ,
        cl1_comb => \pwm:PWMUDB:cmp2_less\ ,
        f1_blk_stat_comb => \pwm:PWMUDB:status_3\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\pwm:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_168 ,
        status_3 => \pwm:PWMUDB:status_3\ ,
        status_2 => \pwm:PWMUDB:status_2\ ,
        status_1 => \pwm:PWMUDB:status_1\ ,
        status_0 => \pwm:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\pwm:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_168 ,
        control_7 => \pwm:PWMUDB:control_7\ ,
        control_6 => \pwm:PWMUDB:control_6\ ,
        control_5 => \pwm:PWMUDB:control_5\ ,
        control_4 => \pwm:PWMUDB:control_4\ ,
        control_3 => \pwm:PWMUDB:control_3\ ,
        control_2 => \pwm:PWMUDB:control_2\ ,
        control_1 => \pwm:PWMUDB:control_1\ ,
        control_0 => \pwm:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,3)] is empty.
UDB [UDB=(2,4)] is empty.
UDB [UDB=(2,5)] is empty.
UDB [UDB=(3,0)] is empty.
UDB [UDB=(3,1)] is empty.
UDB [UDB=(3,2)] contents:
LAB@[UDB=(3,2)][LB=0] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=Net_172, Mode=(D-Register) @ [UDB=(3,2)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_168) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \pwm:PWMUDB:runmode_enable\ * \pwm:PWMUDB:cmp2_less\
        );
        Output = Net_172 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,2)][LB=1] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\pwm:PWMUDB:prevCompare2\, Mode=(D-Register) @ [UDB=(3,2)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_168) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \pwm:PWMUDB:cmp2_less\
        );
        Output = \pwm:PWMUDB:prevCompare2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(3,3)] is empty.
UDB [UDB=(3,4)] is empty.
UDB [UDB=(3,5)] is empty.
Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =\enc:isr\
        PORT MAP (
            interrupt => Net_6 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: empty
Port 0 contains the following IO cells:
[IoId=7]: 
Pin : Name = motorb(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => motorb(0)__PA ,
        pin_input => Net_172 ,
        pad => motorb(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=2]: 
Pin : Name = motora(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => motora(0)__PA ,
        pin_input => Net_182 ,
        pad => motora(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = C2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => C2(0)__PA ,
        fb => Net_3 ,
        pad => C2(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = C1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => C1(0)__PA ,
        fb => Net_2 ,
        pad => C1(0)_PAD );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=0]: 
Pin : Name = \lcd:LCDPort(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \lcd:LCDPort(0)\__PA ,
        pad => \lcd:LCDPort(0)_PAD\ );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = \lcd:LCDPort(1)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \lcd:LCDPort(1)\__PA ,
        pad => \lcd:LCDPort(1)_PAD\ );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = \lcd:LCDPort(2)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \lcd:LCDPort(2)\__PA ,
        pad => \lcd:LCDPort(2)_PAD\ );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = \lcd:LCDPort(3)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \lcd:LCDPort(3)\__PA ,
        pad => \lcd:LCDPort(3)_PAD\ );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = \lcd:LCDPort(4)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \lcd:LCDPort(4)\__PA ,
        pad => \lcd:LCDPort(4)_PAD\ );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = \lcd:LCDPort(5)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \lcd:LCDPort(5)\__PA ,
        pad => \lcd:LCDPort(5)_PAD\ );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = \lcd:LCDPort(6)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \lcd:LCDPort(6)\__PA ,
        pad => \lcd:LCDPort(6)_PAD\ );
    Properties:
    {
    }

Port 3 contains the following IO cells:
Port 12 contains the following IO cells:
Port 15 contains the following IO cells:
ARM group 0: empty
CAN group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => Net_5 ,
            dclk_0 => Net_5_local ,
            dclk_glb_1 => Net_168 ,
            dclk_1 => Net_168_local );
        Properties:
        {
        }
Comparator group 0: empty
DFB group 0: empty
DSM group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: empty
LCD group 0: empty
LVD group 0: empty
PICU group 0: empty
PM group 0: empty
SC group 0: empty
SPC group 0: empty
Timer group 0: empty
USB group 0: empty
VIDAC group 0: empty
OpAmp group 0: empty
CsAbuf group 0: empty
Vref group 0: empty
LPF group 0: empty
SAR group 0: empty
ANAIF group 0: empty
PHUB group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                  | 
Port | Pin | Fixed |      Type |       Drive Mode |             Name | Connections
-----+-----+-------+-----------+------------------+------------------+------------
   0 |   7 |     * |      NONE |         CMOS_OUT |        motorb(0) | In(Net_172)
-----+-----+-------+-----------+------------------+------------------+------------
   1 |   2 |     * |      NONE |         CMOS_OUT |        motora(0) | In(Net_182)
     |   5 |     * |      NONE |     HI_Z_DIGITAL |            C2(0) | FB(Net_3)
     |   6 |     * |      NONE |     HI_Z_DIGITAL |            C1(0) | FB(Net_2)
-----+-----+-------+-----------+------------------+------------------+------------
   2 |   0 |     * |      NONE |         CMOS_OUT | \lcd:LCDPort(0)\ | 
     |   1 |     * |      NONE |         CMOS_OUT | \lcd:LCDPort(1)\ | 
     |   2 |     * |      NONE |         CMOS_OUT | \lcd:LCDPort(2)\ | 
     |   3 |     * |      NONE |         CMOS_OUT | \lcd:LCDPort(3)\ | 
     |   4 |     * |      NONE |         CMOS_OUT | \lcd:LCDPort(4)\ | 
     |   5 |     * |      NONE |         CMOS_OUT | \lcd:LCDPort(5)\ | 
     |   6 |     * |      NONE |         CMOS_OUT | \lcd:LCDPort(6)\ | 
----------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.020ms
Digital Placement phase: Elapsed time ==> 1s.050ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\dev\psoc5/psoc5lp/route_arch-rrg.cydata" --vh2-path "MotorControl2_r.vh2" --pcf-path "MotorControl2.pco" --des-name "MotorControl2" --dsf-path "MotorControl2.dsf" --sdc-path "MotorControl2.sdc" --lib-path "MotorControl2_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 1s.450ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.220ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.039ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in MotorControl2_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.420ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.190ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 3s.821ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 3s.821ms
API generation phase: Elapsed time ==> 1s.330ms
Dependency generation phase: Elapsed time ==> 0s.020ms
Cleanup phase: Elapsed time ==> 0s.000ms
