
// -----------
// This file was generated by riscv_ctg (https://github.com/riscv-software-src/riscv-ctg)
// version   : 0.12.2
// timestamp : Wed Sep 25 04:50:26 2024 GMT
// usage     : riscv_ctg \
//                  -- cgf //                  --cgf /home/riscv/testing/riscv-ctg/sample_cgfs/dataset.cgf \
//                  --cgf /home/riscv/testing/riscv-ctg/sample_cgfs/sample_cgfs_fext/RV32Zhinx/rv32h_fmul.cgf \
 \
//                  -- xlen 32  \
//                  --randomize \
// -----------
//
// -----------
// Copyright (c) 2020. RISC-V International. All rights reserved.
// SPDX-License-Identifier: BSD-3-Clause
// -----------
//
// This assembly file tests the fmul.h instruction of the RISC-V RV32_Zfinx_Zhinx,RV64_Zfinx_Zhinx extension for the fmul_b1 covergroup.
// 
#include "model_test.h"
#include "arch_test.h"
RVTEST_ISA("RV32I_Zfinx_Zhinx,RV64I_Zfinx_Zhinx")

.section .text.init
.globl rvtest_entry_point
rvtest_entry_point:
RVMODEL_BOOT
RVTEST_CODE_BEGIN

#ifdef TEST_CASE_1

RVTEST_CASE(0,"//check ISA:=regex(.*I.*Zfinx.*Zhinx.*);def TEST_CASE_1=True;",fmul_b1)

RVTEST_FP_ENABLE()
RVTEST_VALBASEUPD(x13,test_dataset_0)
RVTEST_SIGBASE(x3,signature_x3_1)

inst_0:
// rs1 == rd != rs2, rs1==x18, rs2==x9, rd==x18,fs1 == 0 and fe1 == 0x00 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x18; op2:x9; dest:x18; op1val:0x0; op2val:0x0;
   valaddr_reg:x13; val_offset:0*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x4
*/
TEST_FPRR_OP(fmul.h, x18, x18, x9, dyn, 0, 0, x13, 0*FLEN/8, x17, x3, x4)

inst_1:
// rs1 == rs2 == rd, rs1==x31, rs2==x31, rd==x31,fs1 == 0 and fe1 == 0x00 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x31; op2:x31; dest:x31; op1val:0x0; op2val:0x0;
   valaddr_reg:x13; val_offset:2*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x4
*/
TEST_FPRR_OP(fmul.h, x31, x31, x31, dyn, 0, 0, x13, 2*FLEN/8, x17, x3, x4)

inst_2:
// rs1 != rs2  and rs1 != rd and rs2 != rd, rs1==x9, rs2==x30, rd==x28,fs1 == 0 and fe1 == 0x00 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x9; op2:x30; dest:x28; op1val:0x0; op2val:0x1;
   valaddr_reg:x13; val_offset:4*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x4
*/
TEST_FPRR_OP(fmul.h, x28, x9, x30, dyn, 0, 0, x13, 4*FLEN/8, x17, x3, x4)

inst_3:
// rs1 == rs2 != rd, rs1==x21, rs2==x21, rd==x12,fs1 == 0 and fe1 == 0x00 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x21; op2:x21; dest:x12; op1val:0x0; op2val:0x0;
   valaddr_reg:x13; val_offset:6*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x4
*/
TEST_FPRR_OP(fmul.h, x12, x21, x21, dyn, 0, 0, x13, 6*FLEN/8, x17, x3, x4)

inst_4:
// rs2 == rd != rs1, rs1==x1, rs2==x14, rd==x14,fs1 == 0 and fe1 == 0x00 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x002 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x1; op2:x14; dest:x14; op1val:0x0; op2val:0x2;
   valaddr_reg:x13; val_offset:8*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x4
*/
TEST_FPRR_OP(fmul.h, x14, x1, x14, dyn, 0, 0, x13, 8*FLEN/8, x17, x3, x4)

inst_5:
// rs1==x6, rs2==x1, rd==x10,fs1 == 0 and fe1 == 0x00 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3fe and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x6; op2:x1; dest:x10; op1val:0x0; op2val:0x83fe;
   valaddr_reg:x13; val_offset:10*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x4
*/
TEST_FPRR_OP(fmul.h, x10, x6, x1, dyn, 0, 0, x13, 10*FLEN/8, x17, x3, x4)

inst_6:
// rs1==x22, rs2==x0, rd==x16,fs1 == 0 and fe1 == 0x00 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x22; op2:x0; dest:x16; op1val:0x0; op2val:0x0;
   valaddr_reg:x13; val_offset:12*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x4
*/
TEST_FPRR_OP(fmul.h, x16, x22, x0, dyn, 0, 0, x13, 12*FLEN/8, x17, x3, x4)

inst_7:
// rs1==x29, rs2==x15, rd==x8,fs1 == 0 and fe1 == 0x00 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x29; op2:x15; dest:x8; op1val:0x0; op2val:0x83ff;
   valaddr_reg:x13; val_offset:14*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x4
*/
TEST_FPRR_OP(fmul.h, x8, x29, x15, dyn, 0, 0, x13, 14*FLEN/8, x17, x3, x4)

inst_8:
// rs1==x7, rs2==x20, rd==x29,fs1 == 0 and fe1 == 0x00 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x7; op2:x20; dest:x29; op1val:0x0; op2val:0x400;
   valaddr_reg:x13; val_offset:16*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x4
*/
TEST_FPRR_OP(fmul.h, x29, x7, x20, dyn, 0, 0, x13, 16*FLEN/8, x17, x3, x4)

inst_9:
// rs1==x12, rs2==x29, rd==x15,fs1 == 0 and fe1 == 0x00 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x12; op2:x29; dest:x15; op1val:0x0; op2val:0x8400;
   valaddr_reg:x13; val_offset:18*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x4
*/
TEST_FPRR_OP(fmul.h, x15, x12, x29, dyn, 0, 0, x13, 18*FLEN/8, x17, x3, x4)

inst_10:
// rs1==x30, rs2==x6, rd==x19,fs1 == 0 and fe1 == 0x00 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x6; dest:x19; op1val:0x0; op2val:0x401;
   valaddr_reg:x13; val_offset:20*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x4
*/
TEST_FPRR_OP(fmul.h, x19, x30, x6, dyn, 0, 0, x13, 20*FLEN/8, x17, x3, x4)

inst_11:
// rs1==x28, rs2==x25, rd==x23,fs1 == 0 and fe1 == 0x00 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x055 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x28; op2:x25; dest:x23; op1val:0x0; op2val:0x8455;
   valaddr_reg:x13; val_offset:22*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x4
*/
TEST_FPRR_OP(fmul.h, x23, x28, x25, dyn, 0, 0, x13, 22*FLEN/8, x17, x3, x4)

inst_12:
// rs1==x14, rs2==x11, rd==x0,fs1 == 0 and fe1 == 0x00 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x14; op2:x11; dest:x0; op1val:0x0; op2val:0x7bff;
   valaddr_reg:x13; val_offset:24*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x4
*/
TEST_FPRR_OP(fmul.h, x0, x14, x11, dyn, 0, 0, x13, 24*FLEN/8, x17, x3, x4)

inst_13:
// rs1==x2, rs2==x28, rd==x5,fs1 == 0 and fe1 == 0x00 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x2; op2:x28; dest:x5; op1val:0x0; op2val:0xfbff;
   valaddr_reg:x13; val_offset:26*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x4
*/
TEST_FPRR_OP(fmul.h, x5, x2, x28, dyn, 0, 0, x13, 26*FLEN/8, x17, x3, x4)
RVTEST_VALBASEUPD(x2,test_dataset_1)

inst_14:
// rs1==x16, rs2==x17, rd==x7,fs1 == 0 and fe1 == 0x00 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x1f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x16; op2:x17; dest:x7; op1val:0x0; op2val:0x7c00;
   valaddr_reg:x2; val_offset:0*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x4
*/
TEST_FPRR_OP(fmul.h, x7, x16, x17, dyn, 0, 0, x2, 0*FLEN/8, x6, x3, x4)

inst_15:
// rs1==x17, rs2==x19, rd==x27,fs1 == 0 and fe1 == 0x00 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x1f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x17; op2:x19; dest:x27; op1val:0x0; op2val:0xfc00;
   valaddr_reg:x2; val_offset:2*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x28
*/
TEST_FPRR_OP(fmul.h, x27, x17, x19, dyn, 0, 0, x2, 2*FLEN/8, x6, x3, x28)
RVTEST_SIGBASE(x14,signature_x14_0)

inst_16:
// rs1==x26, rs2==x10, rd==x21,fs1 == 0 and fe1 == 0x00 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x1f and fm2 == 0x200 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x26; op2:x10; dest:x21; op1val:0x0; op2val:0x7e00;
   valaddr_reg:x2; val_offset:4*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x28
*/
TEST_FPRR_OP(fmul.h, x21, x26, x10, dyn, 0, 0, x2, 4*FLEN/8, x6, x14, x28)

inst_17:
// rs1==x23, rs2==x22, rd==x24,fs1 == 0 and fe1 == 0x00 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x1f and fm2 == 0x200 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x23; op2:x22; dest:x24; op1val:0x0; op2val:0xfe00;
   valaddr_reg:x2; val_offset:6*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x28
*/
TEST_FPRR_OP(fmul.h, x24, x23, x22, dyn, 0, 0, x2, 6*FLEN/8, x6, x14, x28)

inst_18:
// rs1==x24, rs2==x16, rd==x4,fs1 == 0 and fe1 == 0x00 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x1f and fm2 == 0x201 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x24; op2:x16; dest:x4; op1val:0x0; op2val:0x7e01;
   valaddr_reg:x2; val_offset:8*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x28
*/
TEST_FPRR_OP(fmul.h, x4, x24, x16, dyn, 0, 0, x2, 8*FLEN/8, x6, x14, x28)

inst_19:
// rs1==x8, rs2==x13, rd==x26,fs1 == 0 and fe1 == 0x00 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x1f and fm2 == 0x255 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x8; op2:x13; dest:x26; op1val:0x0; op2val:0xfe55;
   valaddr_reg:x2; val_offset:10*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x28
*/
TEST_FPRR_OP(fmul.h, x26, x8, x13, dyn, 0, 0, x2, 10*FLEN/8, x6, x14, x28)

inst_20:
// rs1==x20, rs2==x8, rd==x25,fs1 == 0 and fe1 == 0x00 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x1f and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x20; op2:x8; dest:x25; op1val:0x0; op2val:0x7c01;
   valaddr_reg:x2; val_offset:12*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x28
*/
TEST_FPRR_OP(fmul.h, x25, x20, x8, dyn, 0, 0, x2, 12*FLEN/8, x6, x14, x28)

inst_21:
// rs1==x5, rs2==x26, rd==x3,fs1 == 0 and fe1 == 0x00 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x1f and fm2 == 0x155 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x5; op2:x26; dest:x3; op1val:0x0; op2val:0xfd55;
   valaddr_reg:x2; val_offset:14*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x28
*/
TEST_FPRR_OP(fmul.h, x3, x5, x26, dyn, 0, 0, x2, 14*FLEN/8, x6, x14, x28)

inst_22:
// rs1==x10, rs2==x24, rd==x22,fs1 == 0 and fe1 == 0x00 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x10; op2:x24; dest:x22; op1val:0x0; op2val:0x3c00;
   valaddr_reg:x2; val_offset:16*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x28
*/
TEST_FPRR_OP(fmul.h, x22, x10, x24, dyn, 0, 0, x2, 16*FLEN/8, x6, x14, x28)

inst_23:
// rs1==x3, rs2==x23, rd==x9,fs1 == 0 and fe1 == 0x00 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x3; op2:x23; dest:x9; op1val:0x0; op2val:0xbc00;
   valaddr_reg:x2; val_offset:18*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x28
*/
TEST_FPRR_OP(fmul.h, x9, x3, x23, dyn, 0, 0, x2, 18*FLEN/8, x6, x14, x28)

inst_24:
// rs1==x4, rs2==x12, rd==x30,fs1 == 1 and fe1 == 0x00 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0xffff and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x4; op2:x12; dest:x30; op1val:0x8000; op2val:0x0;
   valaddr_reg:x2; val_offset:20*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x28
*/
TEST_FPRR_OP(fmul.h, x30, x4, x12, dyn, 0, 0, x2, 20*FLEN/8, x6, x14, x28)

inst_25:
// rs1==x11, rs2==x4, rd==x20,fs1 == 1 and fe1 == 0x00 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0xffff and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x11; op2:x4; dest:x20; op1val:0x8000; op2val:0x8000;
   valaddr_reg:x2; val_offset:22*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x28
*/
TEST_FPRR_OP(fmul.h, x20, x11, x4, dyn, 0, 0, x2, 22*FLEN/8, x6, x14, x28)

inst_26:
// rs1==x0, rs2==x27, rd==x1,fs1 == 1 and fe1 == 0x00 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0xffff and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x0; op2:x27; dest:x1; op1val:0x0; op2val:0x1;
   valaddr_reg:x2; val_offset:24*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x28
*/
TEST_FPRR_OP(fmul.h, x1, x0, x27, dyn, 0, 0, x2, 24*FLEN/8, x6, x14, x28)
RVTEST_VALBASEUPD(x4,test_dataset_2)

inst_27:
// rs1==x19, rs2==x7, rd==x13,fs1 == 1 and fe1 == 0x00 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0xffff and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x19; op2:x7; dest:x13; op1val:0x8000; op2val:0x8001;
   valaddr_reg:x4; val_offset:0*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x28
*/
TEST_FPRR_OP(fmul.h, x13, x19, x7, dyn, 0, 0, x4, 0*FLEN/8, x8, x14, x28)

inst_28:
// rs1==x25, rs2==x3, rd==x6,fs1 == 1 and fe1 == 0x00 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x002 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0xffff and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x25; op2:x3; dest:x6; op1val:0x8000; op2val:0x2;
   valaddr_reg:x4; val_offset:2*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x28
*/
TEST_FPRR_OP(fmul.h, x6, x25, x3, dyn, 0, 0, x4, 2*FLEN/8, x8, x14, x28)

inst_29:
// rs1==x15, rs2==x18, rd==x2,fs1 == 1 and fe1 == 0x00 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3fe and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0xffff and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x15; op2:x18; dest:x2; op1val:0x8000; op2val:0x83fe;
   valaddr_reg:x4; val_offset:4*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x28
*/
TEST_FPRR_OP(fmul.h, x2, x15, x18, dyn, 0, 0, x4, 4*FLEN/8, x8, x14, x28)
RVTEST_SIGBASE(x1,signature_x1_0)

inst_30:
// rs1==x13, rs2==x5, rd==x11,fs1 == 1 and fe1 == 0x00 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0xffff and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x13; op2:x5; dest:x11; op1val:0x8000; op2val:0x3ff;
   valaddr_reg:x4; val_offset:6*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x11, x13, x5, dyn, 0, 0, x4, 6*FLEN/8, x8, x1, x3)

inst_31:
// rs1==x27, rs2==x2, rd==x17,fs1 == 1 and fe1 == 0x00 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0xffff and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x27; op2:x2; dest:x17; op1val:0x8000; op2val:0x83ff;
   valaddr_reg:x4; val_offset:8*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x17, x27, x2, dyn, 0, 0, x4, 8*FLEN/8, x8, x1, x3)

inst_32:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0xffff and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x8000; op2val:0x400;
   valaddr_reg:x4; val_offset:10*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 10*FLEN/8, x8, x1, x3)

inst_33:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0xffff and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x8000; op2val:0x8400;
   valaddr_reg:x4; val_offset:12*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 12*FLEN/8, x8, x1, x3)

inst_34:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0xffff and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x8000; op2val:0x401;
   valaddr_reg:x4; val_offset:14*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 14*FLEN/8, x8, x1, x3)

inst_35:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x055 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0xffff and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x8000; op2val:0x8455;
   valaddr_reg:x4; val_offset:16*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 16*FLEN/8, x8, x1, x3)

inst_36:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0xffff and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x8000; op2val:0x7bff;
   valaddr_reg:x4; val_offset:18*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 18*FLEN/8, x8, x1, x3)

inst_37:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0xffff and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x8000; op2val:0xfbff;
   valaddr_reg:x4; val_offset:20*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 20*FLEN/8, x8, x1, x3)

inst_38:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x1f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0xffff and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x8000; op2val:0x7c00;
   valaddr_reg:x4; val_offset:22*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 22*FLEN/8, x8, x1, x3)

inst_39:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x1f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0xffff and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x8000; op2val:0xfc00;
   valaddr_reg:x4; val_offset:24*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 24*FLEN/8, x8, x1, x3)

inst_40:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x1f and fm2 == 0x200 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0xffff and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x8000; op2val:0x7e00;
   valaddr_reg:x4; val_offset:26*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 26*FLEN/8, x8, x1, x3)

inst_41:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x1f and fm2 == 0x200 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0xffff and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x8000; op2val:0xfe00;
   valaddr_reg:x4; val_offset:28*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 28*FLEN/8, x8, x1, x3)

inst_42:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x1f and fm2 == 0x201 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0xffff and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x8000; op2val:0x7e01;
   valaddr_reg:x4; val_offset:30*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 30*FLEN/8, x8, x1, x3)

inst_43:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x1f and fm2 == 0x255 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0xffff and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x8000; op2val:0xfe55;
   valaddr_reg:x4; val_offset:32*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 32*FLEN/8, x8, x1, x3)

inst_44:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x1f and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0xffff and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x8000; op2val:0x7c01;
   valaddr_reg:x4; val_offset:34*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 34*FLEN/8, x8, x1, x3)

inst_45:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x1f and fm2 == 0x155 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0xffff and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x8000; op2val:0xfd55;
   valaddr_reg:x4; val_offset:36*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 36*FLEN/8, x8, x1, x3)

inst_46:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0xffff and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x8000; op2val:0x3c00;
   valaddr_reg:x4; val_offset:38*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 38*FLEN/8, x8, x1, x3)

inst_47:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0xffff and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x8000; op2val:0xbc00;
   valaddr_reg:x4; val_offset:40*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 40*FLEN/8, x8, x1, x3)

inst_48:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x001 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x1; op2val:0x0;
   valaddr_reg:x4; val_offset:42*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 42*FLEN/8, x8, x1, x3)

inst_49:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x001 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x1; op2val:0x8000;
   valaddr_reg:x4; val_offset:44*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 44*FLEN/8, x8, x1, x3)

inst_50:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x001 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x1; op2val:0x1;
   valaddr_reg:x4; val_offset:46*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 46*FLEN/8, x8, x1, x3)

inst_51:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x001 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x1; op2val:0x8001;
   valaddr_reg:x4; val_offset:48*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 48*FLEN/8, x8, x1, x3)

inst_52:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x001 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x002 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x1; op2val:0x2;
   valaddr_reg:x4; val_offset:50*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 50*FLEN/8, x8, x1, x3)

inst_53:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x001 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3fe and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x1; op2val:0x83fe;
   valaddr_reg:x4; val_offset:52*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 52*FLEN/8, x8, x1, x3)

inst_54:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x001 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x1; op2val:0x3ff;
   valaddr_reg:x4; val_offset:54*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 54*FLEN/8, x8, x1, x3)

inst_55:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x001 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x1; op2val:0x83ff;
   valaddr_reg:x4; val_offset:56*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 56*FLEN/8, x8, x1, x3)

inst_56:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x001 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x1; op2val:0x400;
   valaddr_reg:x4; val_offset:58*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 58*FLEN/8, x8, x1, x3)

inst_57:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x001 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x1; op2val:0x8400;
   valaddr_reg:x4; val_offset:60*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 60*FLEN/8, x8, x1, x3)

inst_58:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x001 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x1; op2val:0x401;
   valaddr_reg:x4; val_offset:62*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 62*FLEN/8, x8, x1, x3)

inst_59:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x001 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x055 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x1; op2val:0x8455;
   valaddr_reg:x4; val_offset:64*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 64*FLEN/8, x8, x1, x3)

inst_60:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x001 and fs2 == 0 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x1; op2val:0x7bff;
   valaddr_reg:x4; val_offset:66*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 66*FLEN/8, x8, x1, x3)

inst_61:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x001 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x1; op2val:0xfbff;
   valaddr_reg:x4; val_offset:68*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 68*FLEN/8, x8, x1, x3)

inst_62:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x001 and fs2 == 0 and fe2 == 0x1f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x1; op2val:0x7c00;
   valaddr_reg:x4; val_offset:70*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 70*FLEN/8, x8, x1, x3)

inst_63:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x001 and fs2 == 1 and fe2 == 0x1f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x1; op2val:0xfc00;
   valaddr_reg:x4; val_offset:72*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 72*FLEN/8, x8, x1, x3)

inst_64:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x001 and fs2 == 0 and fe2 == 0x1f and fm2 == 0x200 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x1; op2val:0x7e00;
   valaddr_reg:x4; val_offset:74*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 74*FLEN/8, x8, x1, x3)

inst_65:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x001 and fs2 == 1 and fe2 == 0x1f and fm2 == 0x200 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x1; op2val:0xfe00;
   valaddr_reg:x4; val_offset:76*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 76*FLEN/8, x8, x1, x3)

inst_66:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x001 and fs2 == 0 and fe2 == 0x1f and fm2 == 0x201 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x1; op2val:0x7e01;
   valaddr_reg:x4; val_offset:78*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 78*FLEN/8, x8, x1, x3)

inst_67:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x001 and fs2 == 1 and fe2 == 0x1f and fm2 == 0x255 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x1; op2val:0xfe55;
   valaddr_reg:x4; val_offset:80*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 80*FLEN/8, x8, x1, x3)

inst_68:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x001 and fs2 == 0 and fe2 == 0x1f and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x1; op2val:0x7c01;
   valaddr_reg:x4; val_offset:82*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 82*FLEN/8, x8, x1, x3)

inst_69:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x001 and fs2 == 1 and fe2 == 0x1f and fm2 == 0x155 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x1; op2val:0xfd55;
   valaddr_reg:x4; val_offset:84*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 84*FLEN/8, x8, x1, x3)

inst_70:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x001 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x1; op2val:0x3c00;
   valaddr_reg:x4; val_offset:86*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 86*FLEN/8, x8, x1, x3)

inst_71:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x001 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x1; op2val:0xbc00;
   valaddr_reg:x4; val_offset:88*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 88*FLEN/8, x8, x1, x3)

inst_72:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x001 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0xffff and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x8001; op2val:0x0;
   valaddr_reg:x4; val_offset:90*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 90*FLEN/8, x8, x1, x3)

inst_73:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x001 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0xffff and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x8001; op2val:0x8000;
   valaddr_reg:x4; val_offset:92*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 92*FLEN/8, x8, x1, x3)

inst_74:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x001 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0xffff and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x8001; op2val:0x1;
   valaddr_reg:x4; val_offset:94*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 94*FLEN/8, x8, x1, x3)

inst_75:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x001 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0xffff and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x8001; op2val:0x8001;
   valaddr_reg:x4; val_offset:96*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 96*FLEN/8, x8, x1, x3)

inst_76:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x001 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x002 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0xffff and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x8001; op2val:0x2;
   valaddr_reg:x4; val_offset:98*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 98*FLEN/8, x8, x1, x3)

inst_77:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x001 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3fe and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0xffff and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x8001; op2val:0x83fe;
   valaddr_reg:x4; val_offset:100*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 100*FLEN/8, x8, x1, x3)

inst_78:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x001 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0xffff and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x8001; op2val:0x3ff;
   valaddr_reg:x4; val_offset:102*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 102*FLEN/8, x8, x1, x3)

inst_79:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x001 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0xffff and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x8001; op2val:0x83ff;
   valaddr_reg:x4; val_offset:104*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 104*FLEN/8, x8, x1, x3)

inst_80:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x001 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0xffff and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x8001; op2val:0x400;
   valaddr_reg:x4; val_offset:106*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 106*FLEN/8, x8, x1, x3)

inst_81:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x001 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0xffff and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x8001; op2val:0x8400;
   valaddr_reg:x4; val_offset:108*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 108*FLEN/8, x8, x1, x3)

inst_82:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x001 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0xffff and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x8001; op2val:0x401;
   valaddr_reg:x4; val_offset:110*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 110*FLEN/8, x8, x1, x3)

inst_83:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x001 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x055 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0xffff and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x8001; op2val:0x8455;
   valaddr_reg:x4; val_offset:112*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 112*FLEN/8, x8, x1, x3)

inst_84:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x001 and fs2 == 0 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0xffff and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x8001; op2val:0x7bff;
   valaddr_reg:x4; val_offset:114*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 114*FLEN/8, x8, x1, x3)

inst_85:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x001 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0xffff and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x8001; op2val:0xfbff;
   valaddr_reg:x4; val_offset:116*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 116*FLEN/8, x8, x1, x3)

inst_86:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x001 and fs2 == 0 and fe2 == 0x1f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0xffff and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x8001; op2val:0x7c00;
   valaddr_reg:x4; val_offset:118*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 118*FLEN/8, x8, x1, x3)

inst_87:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x001 and fs2 == 1 and fe2 == 0x1f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0xffff and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x8001; op2val:0xfc00;
   valaddr_reg:x4; val_offset:120*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 120*FLEN/8, x8, x1, x3)

inst_88:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x001 and fs2 == 0 and fe2 == 0x1f and fm2 == 0x200 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0xffff and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x8001; op2val:0x7e00;
   valaddr_reg:x4; val_offset:122*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 122*FLEN/8, x8, x1, x3)

inst_89:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x001 and fs2 == 1 and fe2 == 0x1f and fm2 == 0x200 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0xffff and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x8001; op2val:0xfe00;
   valaddr_reg:x4; val_offset:124*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 124*FLEN/8, x8, x1, x3)

inst_90:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x001 and fs2 == 0 and fe2 == 0x1f and fm2 == 0x201 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0xffff and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x8001; op2val:0x7e01;
   valaddr_reg:x4; val_offset:126*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 126*FLEN/8, x8, x1, x3)

inst_91:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x001 and fs2 == 1 and fe2 == 0x1f and fm2 == 0x255 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0xffff and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x8001; op2val:0xfe55;
   valaddr_reg:x4; val_offset:128*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 128*FLEN/8, x8, x1, x3)

inst_92:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x001 and fs2 == 0 and fe2 == 0x1f and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0xffff and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x8001; op2val:0x7c01;
   valaddr_reg:x4; val_offset:130*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 130*FLEN/8, x8, x1, x3)

inst_93:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x001 and fs2 == 1 and fe2 == 0x1f and fm2 == 0x155 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0xffff and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x8001; op2val:0xfd55;
   valaddr_reg:x4; val_offset:132*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 132*FLEN/8, x8, x1, x3)

inst_94:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x001 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0xffff and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x8001; op2val:0x3c00;
   valaddr_reg:x4; val_offset:134*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 134*FLEN/8, x8, x1, x3)

inst_95:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x001 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0xffff and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x8001; op2val:0xbc00;
   valaddr_reg:x4; val_offset:136*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 136*FLEN/8, x8, x1, x3)

inst_96:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x002 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x2; op2val:0x0;
   valaddr_reg:x4; val_offset:138*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 138*FLEN/8, x8, x1, x3)

inst_97:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x002 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x2; op2val:0x8000;
   valaddr_reg:x4; val_offset:140*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 140*FLEN/8, x8, x1, x3)

inst_98:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x002 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x2; op2val:0x1;
   valaddr_reg:x4; val_offset:142*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 142*FLEN/8, x8, x1, x3)

inst_99:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x002 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x2; op2val:0x8001;
   valaddr_reg:x4; val_offset:144*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 144*FLEN/8, x8, x1, x3)

inst_100:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x002 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x002 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x2; op2val:0x2;
   valaddr_reg:x4; val_offset:146*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 146*FLEN/8, x8, x1, x3)

inst_101:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x002 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3fe and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x2; op2val:0x83fe;
   valaddr_reg:x4; val_offset:148*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 148*FLEN/8, x8, x1, x3)

inst_102:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x002 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x2; op2val:0x3ff;
   valaddr_reg:x4; val_offset:150*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 150*FLEN/8, x8, x1, x3)

inst_103:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x002 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x2; op2val:0x83ff;
   valaddr_reg:x4; val_offset:152*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 152*FLEN/8, x8, x1, x3)

inst_104:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x002 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x2; op2val:0x400;
   valaddr_reg:x4; val_offset:154*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 154*FLEN/8, x8, x1, x3)

inst_105:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x002 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x2; op2val:0x8400;
   valaddr_reg:x4; val_offset:156*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 156*FLEN/8, x8, x1, x3)

inst_106:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x002 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x2; op2val:0x401;
   valaddr_reg:x4; val_offset:158*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 158*FLEN/8, x8, x1, x3)

inst_107:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x002 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x055 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x2; op2val:0x8455;
   valaddr_reg:x4; val_offset:160*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 160*FLEN/8, x8, x1, x3)

inst_108:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x002 and fs2 == 0 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x2; op2val:0x7bff;
   valaddr_reg:x4; val_offset:162*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 162*FLEN/8, x8, x1, x3)

inst_109:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x002 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x2; op2val:0xfbff;
   valaddr_reg:x4; val_offset:164*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 164*FLEN/8, x8, x1, x3)

inst_110:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x002 and fs2 == 0 and fe2 == 0x1f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x2; op2val:0x7c00;
   valaddr_reg:x4; val_offset:166*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 166*FLEN/8, x8, x1, x3)

inst_111:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x002 and fs2 == 1 and fe2 == 0x1f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x2; op2val:0xfc00;
   valaddr_reg:x4; val_offset:168*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 168*FLEN/8, x8, x1, x3)

inst_112:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x002 and fs2 == 0 and fe2 == 0x1f and fm2 == 0x200 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x2; op2val:0x7e00;
   valaddr_reg:x4; val_offset:170*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 170*FLEN/8, x8, x1, x3)

inst_113:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x002 and fs2 == 1 and fe2 == 0x1f and fm2 == 0x200 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x2; op2val:0xfe00;
   valaddr_reg:x4; val_offset:172*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 172*FLEN/8, x8, x1, x3)

inst_114:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x002 and fs2 == 0 and fe2 == 0x1f and fm2 == 0x201 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x2; op2val:0x7e01;
   valaddr_reg:x4; val_offset:174*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 174*FLEN/8, x8, x1, x3)

inst_115:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x002 and fs2 == 1 and fe2 == 0x1f and fm2 == 0x255 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x2; op2val:0xfe55;
   valaddr_reg:x4; val_offset:176*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 176*FLEN/8, x8, x1, x3)

inst_116:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x002 and fs2 == 0 and fe2 == 0x1f and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x2; op2val:0x7c01;
   valaddr_reg:x4; val_offset:178*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 178*FLEN/8, x8, x1, x3)

inst_117:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x002 and fs2 == 1 and fe2 == 0x1f and fm2 == 0x155 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x2; op2val:0xfd55;
   valaddr_reg:x4; val_offset:180*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 180*FLEN/8, x8, x1, x3)

inst_118:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x002 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x2; op2val:0x3c00;
   valaddr_reg:x4; val_offset:182*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 182*FLEN/8, x8, x1, x3)

inst_119:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x002 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x2; op2val:0xbc00;
   valaddr_reg:x4; val_offset:184*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 184*FLEN/8, x8, x1, x3)

inst_120:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x3fe and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0xffff and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x83fe; op2val:0x0;
   valaddr_reg:x4; val_offset:186*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 186*FLEN/8, x8, x1, x3)

inst_121:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x3fe and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0xffff and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x83fe; op2val:0x8000;
   valaddr_reg:x4; val_offset:188*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 188*FLEN/8, x8, x1, x3)

inst_122:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x3fe and fs2 == 0 and fe2 == 0x00 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0xffff and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x83fe; op2val:0x1;
   valaddr_reg:x4; val_offset:190*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 190*FLEN/8, x8, x1, x3)

inst_123:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x3fe and fs2 == 1 and fe2 == 0x00 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0xffff and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x83fe; op2val:0x8001;
   valaddr_reg:x4; val_offset:192*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 192*FLEN/8, x8, x1, x3)

inst_124:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x3fe and fs2 == 0 and fe2 == 0x00 and fm2 == 0x002 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0xffff and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x83fe; op2val:0x2;
   valaddr_reg:x4; val_offset:194*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 194*FLEN/8, x8, x1, x3)

inst_125:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x3fe and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3fe and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0xffff and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x83fe; op2val:0x83fe;
   valaddr_reg:x4; val_offset:196*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 196*FLEN/8, x8, x1, x3)

inst_126:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x3fe and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0xffff and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x83fe; op2val:0x3ff;
   valaddr_reg:x4; val_offset:198*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 198*FLEN/8, x8, x1, x3)

inst_127:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x3fe and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0xffff and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x83fe; op2val:0x83ff;
   valaddr_reg:x4; val_offset:200*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 200*FLEN/8, x8, x1, x3)

inst_128:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x3fe and fs2 == 0 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0xffff and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x83fe; op2val:0x400;
   valaddr_reg:x4; val_offset:202*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 202*FLEN/8, x8, x1, x3)

inst_129:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x3fe and fs2 == 1 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0xffff and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x83fe; op2val:0x8400;
   valaddr_reg:x4; val_offset:204*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 204*FLEN/8, x8, x1, x3)

inst_130:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x3fe and fs2 == 0 and fe2 == 0x01 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0xffff and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x83fe; op2val:0x401;
   valaddr_reg:x4; val_offset:206*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 206*FLEN/8, x8, x1, x3)

inst_131:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x3fe and fs2 == 1 and fe2 == 0x01 and fm2 == 0x055 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0xffff and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x83fe; op2val:0x8455;
   valaddr_reg:x4; val_offset:208*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 208*FLEN/8, x8, x1, x3)

inst_132:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x3fe and fs2 == 0 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0xffff and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x83fe; op2val:0x7bff;
   valaddr_reg:x4; val_offset:210*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 210*FLEN/8, x8, x1, x3)

inst_133:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x3fe and fs2 == 1 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0xffff and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x83fe; op2val:0xfbff;
   valaddr_reg:x4; val_offset:212*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 212*FLEN/8, x8, x1, x3)

inst_134:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x3fe and fs2 == 0 and fe2 == 0x1f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0xffff and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x83fe; op2val:0x7c00;
   valaddr_reg:x4; val_offset:214*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 214*FLEN/8, x8, x1, x3)

inst_135:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x3fe and fs2 == 1 and fe2 == 0x1f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0xffff and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x83fe; op2val:0xfc00;
   valaddr_reg:x4; val_offset:216*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 216*FLEN/8, x8, x1, x3)

inst_136:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x3fe and fs2 == 0 and fe2 == 0x1f and fm2 == 0x200 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0xffff and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x83fe; op2val:0x7e00;
   valaddr_reg:x4; val_offset:218*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 218*FLEN/8, x8, x1, x3)

inst_137:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x3fe and fs2 == 1 and fe2 == 0x1f and fm2 == 0x200 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0xffff and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x83fe; op2val:0xfe00;
   valaddr_reg:x4; val_offset:220*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 220*FLEN/8, x8, x1, x3)

inst_138:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x3fe and fs2 == 0 and fe2 == 0x1f and fm2 == 0x201 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0xffff and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x83fe; op2val:0x7e01;
   valaddr_reg:x4; val_offset:222*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 222*FLEN/8, x8, x1, x3)

inst_139:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x3fe and fs2 == 1 and fe2 == 0x1f and fm2 == 0x255 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0xffff and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x83fe; op2val:0xfe55;
   valaddr_reg:x4; val_offset:224*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 224*FLEN/8, x8, x1, x3)

inst_140:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x3fe and fs2 == 0 and fe2 == 0x1f and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0xffff and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x83fe; op2val:0x7c01;
   valaddr_reg:x4; val_offset:226*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 226*FLEN/8, x8, x1, x3)

inst_141:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x3fe and fs2 == 1 and fe2 == 0x1f and fm2 == 0x155 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0xffff and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x83fe; op2val:0xfd55;
   valaddr_reg:x4; val_offset:228*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 228*FLEN/8, x8, x1, x3)

inst_142:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x3fe and fs2 == 0 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0xffff and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x83fe; op2val:0x3c00;
   valaddr_reg:x4; val_offset:230*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 230*FLEN/8, x8, x1, x3)

inst_143:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x3fe and fs2 == 1 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0xffff and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x83fe; op2val:0xbc00;
   valaddr_reg:x4; val_offset:232*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 232*FLEN/8, x8, x1, x3)

inst_144:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x3ff and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x3ff; op2val:0x0;
   valaddr_reg:x4; val_offset:234*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 234*FLEN/8, x8, x1, x3)

inst_145:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x3ff; op2val:0x8000;
   valaddr_reg:x4; val_offset:236*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 236*FLEN/8, x8, x1, x3)

inst_146:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x3ff and fs2 == 0 and fe2 == 0x00 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x3ff; op2val:0x1;
   valaddr_reg:x4; val_offset:238*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 238*FLEN/8, x8, x1, x3)

inst_147:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x00 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x3ff; op2val:0x8001;
   valaddr_reg:x4; val_offset:240*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 240*FLEN/8, x8, x1, x3)

inst_148:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x3ff and fs2 == 0 and fe2 == 0x00 and fm2 == 0x002 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x3ff; op2val:0x2;
   valaddr_reg:x4; val_offset:242*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 242*FLEN/8, x8, x1, x3)

inst_149:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3fe and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x3ff; op2val:0x83fe;
   valaddr_reg:x4; val_offset:244*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 244*FLEN/8, x8, x1, x3)

inst_150:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x3ff and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x3ff; op2val:0x3ff;
   valaddr_reg:x4; val_offset:246*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 246*FLEN/8, x8, x1, x3)

inst_151:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x3ff; op2val:0x83ff;
   valaddr_reg:x4; val_offset:248*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 248*FLEN/8, x8, x1, x3)

inst_152:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x3ff and fs2 == 0 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x3ff; op2val:0x400;
   valaddr_reg:x4; val_offset:250*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 250*FLEN/8, x8, x1, x3)

inst_153:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x3ff; op2val:0x8400;
   valaddr_reg:x4; val_offset:252*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 252*FLEN/8, x8, x1, x3)

inst_154:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x3ff and fs2 == 0 and fe2 == 0x01 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x3ff; op2val:0x401;
   valaddr_reg:x4; val_offset:254*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 254*FLEN/8, x8, x1, x3)

inst_155:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x01 and fm2 == 0x055 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x3ff; op2val:0x8455;
   valaddr_reg:x4; val_offset:256*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 256*FLEN/8, x8, x1, x3)

inst_156:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x3ff and fs2 == 0 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x3ff; op2val:0x7bff;
   valaddr_reg:x4; val_offset:258*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 258*FLEN/8, x8, x1, x3)

inst_157:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x3ff; op2val:0xfbff;
   valaddr_reg:x4; val_offset:260*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 260*FLEN/8, x8, x1, x3)
RVTEST_SIGBASE(x1,signature_x1_1)

inst_158:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x3ff and fs2 == 0 and fe2 == 0x1f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x3ff; op2val:0x7c00;
   valaddr_reg:x4; val_offset:262*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 262*FLEN/8, x8, x1, x3)

inst_159:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x1f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x3ff; op2val:0xfc00;
   valaddr_reg:x4; val_offset:264*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 264*FLEN/8, x8, x1, x3)

inst_160:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x3ff and fs2 == 0 and fe2 == 0x1f and fm2 == 0x200 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x3ff; op2val:0x7e00;
   valaddr_reg:x4; val_offset:266*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 266*FLEN/8, x8, x1, x3)

inst_161:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x1f and fm2 == 0x200 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x3ff; op2val:0xfe00;
   valaddr_reg:x4; val_offset:268*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 268*FLEN/8, x8, x1, x3)

inst_162:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x3ff and fs2 == 0 and fe2 == 0x1f and fm2 == 0x201 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x3ff; op2val:0x7e01;
   valaddr_reg:x4; val_offset:270*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 270*FLEN/8, x8, x1, x3)

inst_163:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x1f and fm2 == 0x255 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x3ff; op2val:0xfe55;
   valaddr_reg:x4; val_offset:272*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 272*FLEN/8, x8, x1, x3)

inst_164:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x3ff and fs2 == 0 and fe2 == 0x1f and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x3ff; op2val:0x7c01;
   valaddr_reg:x4; val_offset:274*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 274*FLEN/8, x8, x1, x3)

inst_165:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x1f and fm2 == 0x155 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x3ff; op2val:0xfd55;
   valaddr_reg:x4; val_offset:276*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 276*FLEN/8, x8, x1, x3)

inst_166:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x3ff and fs2 == 0 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x3ff; op2val:0x3c00;
   valaddr_reg:x4; val_offset:278*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 278*FLEN/8, x8, x1, x3)

inst_167:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x3ff; op2val:0xbc00;
   valaddr_reg:x4; val_offset:280*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 280*FLEN/8, x8, x1, x3)

inst_168:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x3ff and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0xffff and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x83ff; op2val:0x0;
   valaddr_reg:x4; val_offset:282*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 282*FLEN/8, x8, x1, x3)

inst_169:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0xffff and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x83ff; op2val:0x8000;
   valaddr_reg:x4; val_offset:284*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 284*FLEN/8, x8, x1, x3)

inst_170:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x3ff and fs2 == 0 and fe2 == 0x00 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0xffff and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x83ff; op2val:0x1;
   valaddr_reg:x4; val_offset:286*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 286*FLEN/8, x8, x1, x3)

inst_171:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x00 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0xffff and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x83ff; op2val:0x8001;
   valaddr_reg:x4; val_offset:288*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 288*FLEN/8, x8, x1, x3)

inst_172:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x3ff and fs2 == 0 and fe2 == 0x00 and fm2 == 0x002 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0xffff and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x83ff; op2val:0x2;
   valaddr_reg:x4; val_offset:290*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 290*FLEN/8, x8, x1, x3)

inst_173:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3fe and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0xffff and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x83ff; op2val:0x83fe;
   valaddr_reg:x4; val_offset:292*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 292*FLEN/8, x8, x1, x3)

inst_174:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x3ff and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0xffff and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x83ff; op2val:0x3ff;
   valaddr_reg:x4; val_offset:294*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 294*FLEN/8, x8, x1, x3)

inst_175:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0xffff and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x83ff; op2val:0x83ff;
   valaddr_reg:x4; val_offset:296*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 296*FLEN/8, x8, x1, x3)

inst_176:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x3ff and fs2 == 0 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0xffff and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x83ff; op2val:0x400;
   valaddr_reg:x4; val_offset:298*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 298*FLEN/8, x8, x1, x3)

inst_177:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0xffff and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x83ff; op2val:0x8400;
   valaddr_reg:x4; val_offset:300*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 300*FLEN/8, x8, x1, x3)

inst_178:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x3ff and fs2 == 0 and fe2 == 0x01 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0xffff and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x83ff; op2val:0x401;
   valaddr_reg:x4; val_offset:302*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 302*FLEN/8, x8, x1, x3)

inst_179:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x01 and fm2 == 0x055 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0xffff and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x83ff; op2val:0x8455;
   valaddr_reg:x4; val_offset:304*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 304*FLEN/8, x8, x1, x3)

inst_180:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x3ff and fs2 == 0 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0xffff and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x83ff; op2val:0x7bff;
   valaddr_reg:x4; val_offset:306*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 306*FLEN/8, x8, x1, x3)

inst_181:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0xffff and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x83ff; op2val:0xfbff;
   valaddr_reg:x4; val_offset:308*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 308*FLEN/8, x8, x1, x3)

inst_182:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x3ff and fs2 == 0 and fe2 == 0x1f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0xffff and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x83ff; op2val:0x7c00;
   valaddr_reg:x4; val_offset:310*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 310*FLEN/8, x8, x1, x3)

inst_183:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x1f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0xffff and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x83ff; op2val:0xfc00;
   valaddr_reg:x4; val_offset:312*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 312*FLEN/8, x8, x1, x3)

inst_184:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x3ff and fs2 == 0 and fe2 == 0x1f and fm2 == 0x200 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0xffff and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x83ff; op2val:0x7e00;
   valaddr_reg:x4; val_offset:314*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 314*FLEN/8, x8, x1, x3)

inst_185:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x1f and fm2 == 0x200 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0xffff and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x83ff; op2val:0xfe00;
   valaddr_reg:x4; val_offset:316*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 316*FLEN/8, x8, x1, x3)

inst_186:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x3ff and fs2 == 0 and fe2 == 0x1f and fm2 == 0x201 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0xffff and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x83ff; op2val:0x7e01;
   valaddr_reg:x4; val_offset:318*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 318*FLEN/8, x8, x1, x3)

inst_187:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x1f and fm2 == 0x255 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0xffff and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x83ff; op2val:0xfe55;
   valaddr_reg:x4; val_offset:320*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 320*FLEN/8, x8, x1, x3)

inst_188:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x3ff and fs2 == 0 and fe2 == 0x1f and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0xffff and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x83ff; op2val:0x7c01;
   valaddr_reg:x4; val_offset:322*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 322*FLEN/8, x8, x1, x3)

inst_189:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x1f and fm2 == 0x155 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0xffff and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x83ff; op2val:0xfd55;
   valaddr_reg:x4; val_offset:324*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 324*FLEN/8, x8, x1, x3)

inst_190:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x3ff and fs2 == 0 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0xffff and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x83ff; op2val:0x3c00;
   valaddr_reg:x4; val_offset:326*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 326*FLEN/8, x8, x1, x3)

inst_191:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0xffff and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x83ff; op2val:0xbc00;
   valaddr_reg:x4; val_offset:328*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 328*FLEN/8, x8, x1, x3)

inst_192:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x400; op2val:0x0;
   valaddr_reg:x4; val_offset:330*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 330*FLEN/8, x8, x1, x3)

inst_193:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x400; op2val:0x8000;
   valaddr_reg:x4; val_offset:332*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 332*FLEN/8, x8, x1, x3)

inst_194:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x400; op2val:0x1;
   valaddr_reg:x4; val_offset:334*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 334*FLEN/8, x8, x1, x3)

inst_195:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x400; op2val:0x8001;
   valaddr_reg:x4; val_offset:336*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 336*FLEN/8, x8, x1, x3)

inst_196:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x002 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x400; op2val:0x2;
   valaddr_reg:x4; val_offset:338*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 338*FLEN/8, x8, x1, x3)

inst_197:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3fe and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x400; op2val:0x83fe;
   valaddr_reg:x4; val_offset:340*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 340*FLEN/8, x8, x1, x3)

inst_198:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x400; op2val:0x3ff;
   valaddr_reg:x4; val_offset:342*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 342*FLEN/8, x8, x1, x3)

inst_199:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x400; op2val:0x83ff;
   valaddr_reg:x4; val_offset:344*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 344*FLEN/8, x8, x1, x3)

inst_200:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x400; op2val:0x400;
   valaddr_reg:x4; val_offset:346*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 346*FLEN/8, x8, x1, x3)

inst_201:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x400; op2val:0x8400;
   valaddr_reg:x4; val_offset:348*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 348*FLEN/8, x8, x1, x3)

inst_202:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x400; op2val:0x401;
   valaddr_reg:x4; val_offset:350*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 350*FLEN/8, x8, x1, x3)

inst_203:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x055 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x400; op2val:0x8455;
   valaddr_reg:x4; val_offset:352*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 352*FLEN/8, x8, x1, x3)

inst_204:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x400; op2val:0x7bff;
   valaddr_reg:x4; val_offset:354*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 354*FLEN/8, x8, x1, x3)

inst_205:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x400; op2val:0xfbff;
   valaddr_reg:x4; val_offset:356*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 356*FLEN/8, x8, x1, x3)

inst_206:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x1f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x400; op2val:0x7c00;
   valaddr_reg:x4; val_offset:358*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 358*FLEN/8, x8, x1, x3)

inst_207:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x1f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x400; op2val:0xfc00;
   valaddr_reg:x4; val_offset:360*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 360*FLEN/8, x8, x1, x3)

inst_208:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x1f and fm2 == 0x200 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x400; op2val:0x7e00;
   valaddr_reg:x4; val_offset:362*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 362*FLEN/8, x8, x1, x3)

inst_209:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x1f and fm2 == 0x200 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x400; op2val:0xfe00;
   valaddr_reg:x4; val_offset:364*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 364*FLEN/8, x8, x1, x3)

inst_210:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x1f and fm2 == 0x201 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x400; op2val:0x7e01;
   valaddr_reg:x4; val_offset:366*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 366*FLEN/8, x8, x1, x3)

inst_211:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x1f and fm2 == 0x255 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x400; op2val:0xfe55;
   valaddr_reg:x4; val_offset:368*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 368*FLEN/8, x8, x1, x3)

inst_212:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x1f and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x400; op2val:0x7c01;
   valaddr_reg:x4; val_offset:370*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 370*FLEN/8, x8, x1, x3)

inst_213:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x1f and fm2 == 0x155 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x400; op2val:0xfd55;
   valaddr_reg:x4; val_offset:372*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 372*FLEN/8, x8, x1, x3)

inst_214:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x400; op2val:0x3c00;
   valaddr_reg:x4; val_offset:374*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 374*FLEN/8, x8, x1, x3)

inst_215:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x400; op2val:0xbc00;
   valaddr_reg:x4; val_offset:376*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 376*FLEN/8, x8, x1, x3)

inst_216:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0xffff and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x8400; op2val:0x0;
   valaddr_reg:x4; val_offset:378*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 378*FLEN/8, x8, x1, x3)

inst_217:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0xffff and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x8400; op2val:0x8000;
   valaddr_reg:x4; val_offset:380*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 380*FLEN/8, x8, x1, x3)

inst_218:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0xffff and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x8400; op2val:0x1;
   valaddr_reg:x4; val_offset:382*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 382*FLEN/8, x8, x1, x3)

inst_219:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0xffff and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x8400; op2val:0x8001;
   valaddr_reg:x4; val_offset:384*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 384*FLEN/8, x8, x1, x3)

inst_220:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x002 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0xffff and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x8400; op2val:0x2;
   valaddr_reg:x4; val_offset:386*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 386*FLEN/8, x8, x1, x3)

inst_221:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3fe and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0xffff and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x8400; op2val:0x83fe;
   valaddr_reg:x4; val_offset:388*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 388*FLEN/8, x8, x1, x3)

inst_222:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0xffff and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x8400; op2val:0x3ff;
   valaddr_reg:x4; val_offset:390*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 390*FLEN/8, x8, x1, x3)

inst_223:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0xffff and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x8400; op2val:0x83ff;
   valaddr_reg:x4; val_offset:392*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 392*FLEN/8, x8, x1, x3)

inst_224:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0xffff and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x8400; op2val:0x400;
   valaddr_reg:x4; val_offset:394*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 394*FLEN/8, x8, x1, x3)

inst_225:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0xffff and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x8400; op2val:0x8400;
   valaddr_reg:x4; val_offset:396*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 396*FLEN/8, x8, x1, x3)

inst_226:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0xffff and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x8400; op2val:0x401;
   valaddr_reg:x4; val_offset:398*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 398*FLEN/8, x8, x1, x3)

inst_227:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x055 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0xffff and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x8400; op2val:0x8455;
   valaddr_reg:x4; val_offset:400*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 400*FLEN/8, x8, x1, x3)

inst_228:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0xffff and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x8400; op2val:0x7bff;
   valaddr_reg:x4; val_offset:402*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 402*FLEN/8, x8, x1, x3)

inst_229:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0xffff and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x8400; op2val:0xfbff;
   valaddr_reg:x4; val_offset:404*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 404*FLEN/8, x8, x1, x3)

inst_230:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x1f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0xffff and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x8400; op2val:0x7c00;
   valaddr_reg:x4; val_offset:406*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 406*FLEN/8, x8, x1, x3)

inst_231:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x1f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0xffff and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x8400; op2val:0xfc00;
   valaddr_reg:x4; val_offset:408*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 408*FLEN/8, x8, x1, x3)

inst_232:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x1f and fm2 == 0x200 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0xffff and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x8400; op2val:0x7e00;
   valaddr_reg:x4; val_offset:410*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 410*FLEN/8, x8, x1, x3)

inst_233:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x1f and fm2 == 0x200 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0xffff and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x8400; op2val:0xfe00;
   valaddr_reg:x4; val_offset:412*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 412*FLEN/8, x8, x1, x3)

inst_234:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x1f and fm2 == 0x201 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0xffff and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x8400; op2val:0x7e01;
   valaddr_reg:x4; val_offset:414*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 414*FLEN/8, x8, x1, x3)

inst_235:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x1f and fm2 == 0x255 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0xffff and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x8400; op2val:0xfe55;
   valaddr_reg:x4; val_offset:416*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 416*FLEN/8, x8, x1, x3)

inst_236:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x1f and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0xffff and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x8400; op2val:0x7c01;
   valaddr_reg:x4; val_offset:418*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 418*FLEN/8, x8, x1, x3)

inst_237:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x1f and fm2 == 0x155 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0xffff and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x8400; op2val:0xfd55;
   valaddr_reg:x4; val_offset:420*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 420*FLEN/8, x8, x1, x3)

inst_238:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0xffff and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x8400; op2val:0x3c00;
   valaddr_reg:x4; val_offset:422*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 422*FLEN/8, x8, x1, x3)

inst_239:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0xffff and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x8400; op2val:0xbc00;
   valaddr_reg:x4; val_offset:424*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 424*FLEN/8, x8, x1, x3)

inst_240:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x001 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x401; op2val:0x0;
   valaddr_reg:x4; val_offset:426*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 426*FLEN/8, x8, x1, x3)

inst_241:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x001 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x401; op2val:0x8000;
   valaddr_reg:x4; val_offset:428*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 428*FLEN/8, x8, x1, x3)

inst_242:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x001 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x401; op2val:0x1;
   valaddr_reg:x4; val_offset:430*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 430*FLEN/8, x8, x1, x3)

inst_243:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x001 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x401; op2val:0x8001;
   valaddr_reg:x4; val_offset:432*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 432*FLEN/8, x8, x1, x3)

inst_244:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x001 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x002 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x401; op2val:0x2;
   valaddr_reg:x4; val_offset:434*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 434*FLEN/8, x8, x1, x3)

inst_245:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x001 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3fe and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x401; op2val:0x83fe;
   valaddr_reg:x4; val_offset:436*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 436*FLEN/8, x8, x1, x3)

inst_246:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x001 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x401; op2val:0x3ff;
   valaddr_reg:x4; val_offset:438*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 438*FLEN/8, x8, x1, x3)

inst_247:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x001 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x401; op2val:0x83ff;
   valaddr_reg:x4; val_offset:440*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 440*FLEN/8, x8, x1, x3)

inst_248:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x001 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x401; op2val:0x400;
   valaddr_reg:x4; val_offset:442*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 442*FLEN/8, x8, x1, x3)

inst_249:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x001 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x401; op2val:0x8400;
   valaddr_reg:x4; val_offset:444*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 444*FLEN/8, x8, x1, x3)

inst_250:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x001 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x401; op2val:0x401;
   valaddr_reg:x4; val_offset:446*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 446*FLEN/8, x8, x1, x3)

inst_251:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x001 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x055 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x401; op2val:0x8455;
   valaddr_reg:x4; val_offset:448*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 448*FLEN/8, x8, x1, x3)

inst_252:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x001 and fs2 == 0 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x401; op2val:0x7bff;
   valaddr_reg:x4; val_offset:450*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 450*FLEN/8, x8, x1, x3)

inst_253:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x001 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x401; op2val:0xfbff;
   valaddr_reg:x4; val_offset:452*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 452*FLEN/8, x8, x1, x3)

inst_254:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x001 and fs2 == 0 and fe2 == 0x1f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x401; op2val:0x7c00;
   valaddr_reg:x4; val_offset:454*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 454*FLEN/8, x8, x1, x3)

inst_255:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x001 and fs2 == 1 and fe2 == 0x1f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x401; op2val:0xfc00;
   valaddr_reg:x4; val_offset:456*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 456*FLEN/8, x8, x1, x3)

inst_256:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x001 and fs2 == 0 and fe2 == 0x1f and fm2 == 0x200 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x401; op2val:0x7e00;
   valaddr_reg:x4; val_offset:458*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 458*FLEN/8, x8, x1, x3)

inst_257:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x001 and fs2 == 1 and fe2 == 0x1f and fm2 == 0x200 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x401; op2val:0xfe00;
   valaddr_reg:x4; val_offset:460*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 460*FLEN/8, x8, x1, x3)

inst_258:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x001 and fs2 == 0 and fe2 == 0x1f and fm2 == 0x201 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x401; op2val:0x7e01;
   valaddr_reg:x4; val_offset:462*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 462*FLEN/8, x8, x1, x3)

inst_259:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x001 and fs2 == 1 and fe2 == 0x1f and fm2 == 0x255 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x401; op2val:0xfe55;
   valaddr_reg:x4; val_offset:464*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 464*FLEN/8, x8, x1, x3)

inst_260:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x001 and fs2 == 0 and fe2 == 0x1f and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x401; op2val:0x7c01;
   valaddr_reg:x4; val_offset:466*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 466*FLEN/8, x8, x1, x3)

inst_261:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x001 and fs2 == 1 and fe2 == 0x1f and fm2 == 0x155 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x401; op2val:0xfd55;
   valaddr_reg:x4; val_offset:468*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 468*FLEN/8, x8, x1, x3)

inst_262:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x001 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x401; op2val:0x3c00;
   valaddr_reg:x4; val_offset:470*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 470*FLEN/8, x8, x1, x3)

inst_263:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x001 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x401; op2val:0xbc00;
   valaddr_reg:x4; val_offset:472*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 472*FLEN/8, x8, x1, x3)

inst_264:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x055 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0xffff and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x8455; op2val:0x0;
   valaddr_reg:x4; val_offset:474*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 474*FLEN/8, x8, x1, x3)

inst_265:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x055 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0xffff and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x8455; op2val:0x8000;
   valaddr_reg:x4; val_offset:476*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 476*FLEN/8, x8, x1, x3)

inst_266:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x055 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0xffff and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x8455; op2val:0x1;
   valaddr_reg:x4; val_offset:478*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 478*FLEN/8, x8, x1, x3)

inst_267:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x055 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0xffff and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x8455; op2val:0x8001;
   valaddr_reg:x4; val_offset:480*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 480*FLEN/8, x8, x1, x3)

inst_268:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x055 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x002 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0xffff and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x8455; op2val:0x2;
   valaddr_reg:x4; val_offset:482*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 482*FLEN/8, x8, x1, x3)

inst_269:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x055 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3fe and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0xffff and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x8455; op2val:0x83fe;
   valaddr_reg:x4; val_offset:484*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 484*FLEN/8, x8, x1, x3)

inst_270:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x055 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0xffff and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x8455; op2val:0x3ff;
   valaddr_reg:x4; val_offset:486*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 486*FLEN/8, x8, x1, x3)

inst_271:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x055 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0xffff and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x8455; op2val:0x83ff;
   valaddr_reg:x4; val_offset:488*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 488*FLEN/8, x8, x1, x3)

inst_272:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x055 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0xffff and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x8455; op2val:0x400;
   valaddr_reg:x4; val_offset:490*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 490*FLEN/8, x8, x1, x3)

inst_273:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x055 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0xffff and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x8455; op2val:0x8400;
   valaddr_reg:x4; val_offset:492*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 492*FLEN/8, x8, x1, x3)

inst_274:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x055 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0xffff and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x8455; op2val:0x401;
   valaddr_reg:x4; val_offset:494*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 494*FLEN/8, x8, x1, x3)

inst_275:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x055 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x055 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0xffff and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x8455; op2val:0x8455;
   valaddr_reg:x4; val_offset:496*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 496*FLEN/8, x8, x1, x3)

inst_276:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x055 and fs2 == 0 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0xffff and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x8455; op2val:0x7bff;
   valaddr_reg:x4; val_offset:498*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 498*FLEN/8, x8, x1, x3)

inst_277:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x055 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0xffff and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x8455; op2val:0xfbff;
   valaddr_reg:x4; val_offset:500*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 500*FLEN/8, x8, x1, x3)

inst_278:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x055 and fs2 == 0 and fe2 == 0x1f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0xffff and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x8455; op2val:0x7c00;
   valaddr_reg:x4; val_offset:502*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 502*FLEN/8, x8, x1, x3)

inst_279:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x055 and fs2 == 1 and fe2 == 0x1f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0xffff and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x8455; op2val:0xfc00;
   valaddr_reg:x4; val_offset:504*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 504*FLEN/8, x8, x1, x3)

inst_280:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x055 and fs2 == 0 and fe2 == 0x1f and fm2 == 0x200 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0xffff and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x8455; op2val:0x7e00;
   valaddr_reg:x4; val_offset:506*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 506*FLEN/8, x8, x1, x3)

inst_281:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x055 and fs2 == 1 and fe2 == 0x1f and fm2 == 0x200 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0xffff and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x8455; op2val:0xfe00;
   valaddr_reg:x4; val_offset:508*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 508*FLEN/8, x8, x1, x3)

inst_282:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x055 and fs2 == 0 and fe2 == 0x1f and fm2 == 0x201 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0xffff and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x8455; op2val:0x7e01;
   valaddr_reg:x4; val_offset:510*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 510*FLEN/8, x8, x1, x3)

inst_283:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x055 and fs2 == 1 and fe2 == 0x1f and fm2 == 0x255 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0xffff and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x8455; op2val:0xfe55;
   valaddr_reg:x4; val_offset:512*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 512*FLEN/8, x8, x1, x3)

inst_284:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x055 and fs2 == 0 and fe2 == 0x1f and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0xffff and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x8455; op2val:0x7c01;
   valaddr_reg:x4; val_offset:514*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 514*FLEN/8, x8, x1, x3)

inst_285:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x055 and fs2 == 1 and fe2 == 0x1f and fm2 == 0x155 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0xffff and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x8455; op2val:0xfd55;
   valaddr_reg:x4; val_offset:516*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 516*FLEN/8, x8, x1, x3)
RVTEST_SIGBASE(x1,signature_x1_2)

inst_286:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x055 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0xffff and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x8455; op2val:0x3c00;
   valaddr_reg:x4; val_offset:518*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 518*FLEN/8, x8, x1, x3)

inst_287:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x055 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0xffff and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x8455; op2val:0xbc00;
   valaddr_reg:x4; val_offset:520*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 520*FLEN/8, x8, x1, x3)

inst_288:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x7bff; op2val:0x0;
   valaddr_reg:x4; val_offset:522*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 522*FLEN/8, x8, x1, x3)

inst_289:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x7bff; op2val:0x8000;
   valaddr_reg:x4; val_offset:524*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 524*FLEN/8, x8, x1, x3)

inst_290:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 0 and fe2 == 0x00 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x7bff; op2val:0x1;
   valaddr_reg:x4; val_offset:526*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 526*FLEN/8, x8, x1, x3)

inst_291:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x00 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x7bff; op2val:0x8001;
   valaddr_reg:x4; val_offset:528*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 528*FLEN/8, x8, x1, x3)

inst_292:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 0 and fe2 == 0x00 and fm2 == 0x002 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x7bff; op2val:0x2;
   valaddr_reg:x4; val_offset:530*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 530*FLEN/8, x8, x1, x3)

inst_293:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3fe and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x7bff; op2val:0x83fe;
   valaddr_reg:x4; val_offset:532*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 532*FLEN/8, x8, x1, x3)

inst_294:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x7bff; op2val:0x3ff;
   valaddr_reg:x4; val_offset:534*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 534*FLEN/8, x8, x1, x3)

inst_295:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x7bff; op2val:0x83ff;
   valaddr_reg:x4; val_offset:536*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 536*FLEN/8, x8, x1, x3)

inst_296:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 0 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x7bff; op2val:0x400;
   valaddr_reg:x4; val_offset:538*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 538*FLEN/8, x8, x1, x3)

inst_297:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x7bff; op2val:0x8400;
   valaddr_reg:x4; val_offset:540*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 540*FLEN/8, x8, x1, x3)

inst_298:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 0 and fe2 == 0x01 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x7bff; op2val:0x401;
   valaddr_reg:x4; val_offset:542*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 542*FLEN/8, x8, x1, x3)

inst_299:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x01 and fm2 == 0x055 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x7bff; op2val:0x8455;
   valaddr_reg:x4; val_offset:544*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 544*FLEN/8, x8, x1, x3)

inst_300:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 0 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x7bff; op2val:0x7bff;
   valaddr_reg:x4; val_offset:546*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 546*FLEN/8, x8, x1, x3)

inst_301:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x7bff; op2val:0xfbff;
   valaddr_reg:x4; val_offset:548*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 548*FLEN/8, x8, x1, x3)

inst_302:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 0 and fe2 == 0x1f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x7bff; op2val:0x7c00;
   valaddr_reg:x4; val_offset:550*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 550*FLEN/8, x8, x1, x3)

inst_303:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x1f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x7bff; op2val:0xfc00;
   valaddr_reg:x4; val_offset:552*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 552*FLEN/8, x8, x1, x3)

inst_304:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 0 and fe2 == 0x1f and fm2 == 0x200 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x7bff; op2val:0x7e00;
   valaddr_reg:x4; val_offset:554*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 554*FLEN/8, x8, x1, x3)

inst_305:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x1f and fm2 == 0x200 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x7bff; op2val:0xfe00;
   valaddr_reg:x4; val_offset:556*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 556*FLEN/8, x8, x1, x3)

inst_306:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 0 and fe2 == 0x1f and fm2 == 0x201 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x7bff; op2val:0x7e01;
   valaddr_reg:x4; val_offset:558*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 558*FLEN/8, x8, x1, x3)

inst_307:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x1f and fm2 == 0x255 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x7bff; op2val:0xfe55;
   valaddr_reg:x4; val_offset:560*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 560*FLEN/8, x8, x1, x3)

inst_308:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 0 and fe2 == 0x1f and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x7bff; op2val:0x7c01;
   valaddr_reg:x4; val_offset:562*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 562*FLEN/8, x8, x1, x3)

inst_309:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x1f and fm2 == 0x155 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x7bff; op2val:0xfd55;
   valaddr_reg:x4; val_offset:564*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 564*FLEN/8, x8, x1, x3)

inst_310:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 0 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x7bff; op2val:0x3c00;
   valaddr_reg:x4; val_offset:566*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 566*FLEN/8, x8, x1, x3)

inst_311:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x7bff; op2val:0xbc00;
   valaddr_reg:x4; val_offset:568*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 568*FLEN/8, x8, x1, x3)

inst_312:
// fs1 == 1 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0xffff and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0xfbff; op2val:0x0;
   valaddr_reg:x4; val_offset:570*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 570*FLEN/8, x8, x1, x3)

inst_313:
// fs1 == 1 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0xffff and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0xfbff; op2val:0x8000;
   valaddr_reg:x4; val_offset:572*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 572*FLEN/8, x8, x1, x3)

inst_314:
// fs1 == 1 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 0 and fe2 == 0x00 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0xffff and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0xfbff; op2val:0x1;
   valaddr_reg:x4; val_offset:574*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 574*FLEN/8, x8, x1, x3)

inst_315:
// fs1 == 1 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x00 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0xffff and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0xfbff; op2val:0x8001;
   valaddr_reg:x4; val_offset:576*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 576*FLEN/8, x8, x1, x3)

inst_316:
// fs1 == 1 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 0 and fe2 == 0x00 and fm2 == 0x002 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0xffff and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0xfbff; op2val:0x2;
   valaddr_reg:x4; val_offset:578*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 578*FLEN/8, x8, x1, x3)

inst_317:
// fs1 == 1 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3fe and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0xffff and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0xfbff; op2val:0x83fe;
   valaddr_reg:x4; val_offset:580*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 580*FLEN/8, x8, x1, x3)

inst_318:
// fs1 == 1 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0xffff and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0xfbff; op2val:0x3ff;
   valaddr_reg:x4; val_offset:582*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 582*FLEN/8, x8, x1, x3)

inst_319:
// fs1 == 1 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0xffff and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0xfbff; op2val:0x83ff;
   valaddr_reg:x4; val_offset:584*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 584*FLEN/8, x8, x1, x3)

inst_320:
// fs1 == 1 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 0 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0xffff and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0xfbff; op2val:0x400;
   valaddr_reg:x4; val_offset:586*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 586*FLEN/8, x8, x1, x3)

inst_321:
// fs1 == 1 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0xffff and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0xfbff; op2val:0x8400;
   valaddr_reg:x4; val_offset:588*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 588*FLEN/8, x8, x1, x3)

inst_322:
// fs1 == 1 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 0 and fe2 == 0x01 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0xffff and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0xfbff; op2val:0x401;
   valaddr_reg:x4; val_offset:590*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 590*FLEN/8, x8, x1, x3)

inst_323:
// fs1 == 1 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x01 and fm2 == 0x055 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0xffff and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0xfbff; op2val:0x8455;
   valaddr_reg:x4; val_offset:592*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 592*FLEN/8, x8, x1, x3)

inst_324:
// fs1 == 1 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 0 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0xffff and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0xfbff; op2val:0x7bff;
   valaddr_reg:x4; val_offset:594*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 594*FLEN/8, x8, x1, x3)

inst_325:
// fs1 == 1 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0xffff and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0xfbff; op2val:0xfbff;
   valaddr_reg:x4; val_offset:596*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 596*FLEN/8, x8, x1, x3)

inst_326:
// fs1 == 1 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 0 and fe2 == 0x1f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0xffff and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0xfbff; op2val:0x7c00;
   valaddr_reg:x4; val_offset:598*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 598*FLEN/8, x8, x1, x3)

inst_327:
// fs1 == 1 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x1f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0xffff and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0xfbff; op2val:0xfc00;
   valaddr_reg:x4; val_offset:600*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 600*FLEN/8, x8, x1, x3)

inst_328:
// fs1 == 1 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 0 and fe2 == 0x1f and fm2 == 0x200 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0xffff and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0xfbff; op2val:0x7e00;
   valaddr_reg:x4; val_offset:602*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 602*FLEN/8, x8, x1, x3)

inst_329:
// fs1 == 1 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x1f and fm2 == 0x200 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0xffff and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0xfbff; op2val:0xfe00;
   valaddr_reg:x4; val_offset:604*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 604*FLEN/8, x8, x1, x3)

inst_330:
// fs1 == 1 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 0 and fe2 == 0x1f and fm2 == 0x201 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0xffff and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0xfbff; op2val:0x7e01;
   valaddr_reg:x4; val_offset:606*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 606*FLEN/8, x8, x1, x3)

inst_331:
// fs1 == 1 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x1f and fm2 == 0x255 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0xffff and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0xfbff; op2val:0xfe55;
   valaddr_reg:x4; val_offset:608*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 608*FLEN/8, x8, x1, x3)

inst_332:
// fs1 == 1 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 0 and fe2 == 0x1f and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0xffff and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0xfbff; op2val:0x7c01;
   valaddr_reg:x4; val_offset:610*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 610*FLEN/8, x8, x1, x3)

inst_333:
// fs1 == 1 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x1f and fm2 == 0x155 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0xffff and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0xfbff; op2val:0xfd55;
   valaddr_reg:x4; val_offset:612*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 612*FLEN/8, x8, x1, x3)

inst_334:
// fs1 == 1 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 0 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0xffff and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0xfbff; op2val:0x3c00;
   valaddr_reg:x4; val_offset:614*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 614*FLEN/8, x8, x1, x3)

inst_335:
// fs1 == 1 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0xffff and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0xfbff; op2val:0xbc00;
   valaddr_reg:x4; val_offset:616*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 616*FLEN/8, x8, x1, x3)

inst_336:
// fs1 == 0 and fe1 == 0x1f and fm1 == 0x000 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x7c00; op2val:0x0;
   valaddr_reg:x4; val_offset:618*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 618*FLEN/8, x8, x1, x3)

inst_337:
// fs1 == 0 and fe1 == 0x1f and fm1 == 0x000 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x7c00; op2val:0x8000;
   valaddr_reg:x4; val_offset:620*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 620*FLEN/8, x8, x1, x3)

inst_338:
// fs1 == 0 and fe1 == 0x1f and fm1 == 0x000 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x7c00; op2val:0x1;
   valaddr_reg:x4; val_offset:622*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 622*FLEN/8, x8, x1, x3)

inst_339:
// fs1 == 0 and fe1 == 0x1f and fm1 == 0x000 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x7c00; op2val:0x8001;
   valaddr_reg:x4; val_offset:624*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 624*FLEN/8, x8, x1, x3)

inst_340:
// fs1 == 0 and fe1 == 0x1f and fm1 == 0x000 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x002 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x7c00; op2val:0x2;
   valaddr_reg:x4; val_offset:626*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 626*FLEN/8, x8, x1, x3)

inst_341:
// fs1 == 0 and fe1 == 0x1f and fm1 == 0x000 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3fe and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x7c00; op2val:0x83fe;
   valaddr_reg:x4; val_offset:628*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 628*FLEN/8, x8, x1, x3)

inst_342:
// fs1 == 0 and fe1 == 0x1f and fm1 == 0x000 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x7c00; op2val:0x3ff;
   valaddr_reg:x4; val_offset:630*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 630*FLEN/8, x8, x1, x3)

inst_343:
// fs1 == 0 and fe1 == 0x1f and fm1 == 0x000 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x7c00; op2val:0x83ff;
   valaddr_reg:x4; val_offset:632*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 632*FLEN/8, x8, x1, x3)

inst_344:
// fs1 == 0 and fe1 == 0x1f and fm1 == 0x000 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x7c00; op2val:0x400;
   valaddr_reg:x4; val_offset:634*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 634*FLEN/8, x8, x1, x3)

inst_345:
// fs1 == 0 and fe1 == 0x1f and fm1 == 0x000 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x7c00; op2val:0x8400;
   valaddr_reg:x4; val_offset:636*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 636*FLEN/8, x8, x1, x3)

inst_346:
// fs1 == 0 and fe1 == 0x1f and fm1 == 0x000 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x7c00; op2val:0x401;
   valaddr_reg:x4; val_offset:638*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 638*FLEN/8, x8, x1, x3)

inst_347:
// fs1 == 0 and fe1 == 0x1f and fm1 == 0x000 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x055 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x7c00; op2val:0x8455;
   valaddr_reg:x4; val_offset:640*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 640*FLEN/8, x8, x1, x3)

inst_348:
// fs1 == 0 and fe1 == 0x1f and fm1 == 0x000 and fs2 == 0 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x7c00; op2val:0x7bff;
   valaddr_reg:x4; val_offset:642*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 642*FLEN/8, x8, x1, x3)

inst_349:
// fs1 == 0 and fe1 == 0x1f and fm1 == 0x000 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x7c00; op2val:0xfbff;
   valaddr_reg:x4; val_offset:644*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 644*FLEN/8, x8, x1, x3)

inst_350:
// fs1 == 0 and fe1 == 0x1f and fm1 == 0x000 and fs2 == 0 and fe2 == 0x1f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x7c00; op2val:0x7c00;
   valaddr_reg:x4; val_offset:646*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 646*FLEN/8, x8, x1, x3)

inst_351:
// fs1 == 0 and fe1 == 0x1f and fm1 == 0x000 and fs2 == 1 and fe2 == 0x1f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x7c00; op2val:0xfc00;
   valaddr_reg:x4; val_offset:648*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 648*FLEN/8, x8, x1, x3)

inst_352:
// fs1 == 0 and fe1 == 0x1f and fm1 == 0x000 and fs2 == 0 and fe2 == 0x1f and fm2 == 0x200 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x7c00; op2val:0x7e00;
   valaddr_reg:x4; val_offset:650*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 650*FLEN/8, x8, x1, x3)

inst_353:
// fs1 == 0 and fe1 == 0x1f and fm1 == 0x000 and fs2 == 1 and fe2 == 0x1f and fm2 == 0x200 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x7c00; op2val:0xfe00;
   valaddr_reg:x4; val_offset:652*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 652*FLEN/8, x8, x1, x3)

inst_354:
// fs1 == 0 and fe1 == 0x1f and fm1 == 0x000 and fs2 == 0 and fe2 == 0x1f and fm2 == 0x201 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x7c00; op2val:0x7e01;
   valaddr_reg:x4; val_offset:654*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 654*FLEN/8, x8, x1, x3)

inst_355:
// fs1 == 0 and fe1 == 0x1f and fm1 == 0x000 and fs2 == 1 and fe2 == 0x1f and fm2 == 0x255 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x7c00; op2val:0xfe55;
   valaddr_reg:x4; val_offset:656*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 656*FLEN/8, x8, x1, x3)

inst_356:
// fs1 == 0 and fe1 == 0x1f and fm1 == 0x000 and fs2 == 0 and fe2 == 0x1f and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x7c00; op2val:0x7c01;
   valaddr_reg:x4; val_offset:658*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 658*FLEN/8, x8, x1, x3)

inst_357:
// fs1 == 0 and fe1 == 0x1f and fm1 == 0x000 and fs2 == 1 and fe2 == 0x1f and fm2 == 0x155 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x7c00; op2val:0xfd55;
   valaddr_reg:x4; val_offset:660*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 660*FLEN/8, x8, x1, x3)

inst_358:
// fs1 == 0 and fe1 == 0x1f and fm1 == 0x000 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x7c00; op2val:0x3c00;
   valaddr_reg:x4; val_offset:662*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 662*FLEN/8, x8, x1, x3)

inst_359:
// fs1 == 0 and fe1 == 0x1f and fm1 == 0x000 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x7c00; op2val:0xbc00;
   valaddr_reg:x4; val_offset:664*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 664*FLEN/8, x8, x1, x3)

inst_360:
// fs1 == 1 and fe1 == 0x1f and fm1 == 0x000 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0xffff and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0xfc00; op2val:0x0;
   valaddr_reg:x4; val_offset:666*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 666*FLEN/8, x8, x1, x3)

inst_361:
// fs1 == 1 and fe1 == 0x1f and fm1 == 0x000 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0xffff and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0xfc00; op2val:0x8000;
   valaddr_reg:x4; val_offset:668*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 668*FLEN/8, x8, x1, x3)

inst_362:
// fs1 == 1 and fe1 == 0x1f and fm1 == 0x000 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0xffff and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0xfc00; op2val:0x1;
   valaddr_reg:x4; val_offset:670*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 670*FLEN/8, x8, x1, x3)

inst_363:
// fs1 == 1 and fe1 == 0x1f and fm1 == 0x000 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0xffff and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0xfc00; op2val:0x8001;
   valaddr_reg:x4; val_offset:672*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 672*FLEN/8, x8, x1, x3)

inst_364:
// fs1 == 1 and fe1 == 0x1f and fm1 == 0x000 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x002 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0xffff and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0xfc00; op2val:0x2;
   valaddr_reg:x4; val_offset:674*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 674*FLEN/8, x8, x1, x3)

inst_365:
// fs1 == 1 and fe1 == 0x1f and fm1 == 0x000 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3fe and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0xffff and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0xfc00; op2val:0x83fe;
   valaddr_reg:x4; val_offset:676*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 676*FLEN/8, x8, x1, x3)

inst_366:
// fs1 == 1 and fe1 == 0x1f and fm1 == 0x000 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0xffff and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0xfc00; op2val:0x3ff;
   valaddr_reg:x4; val_offset:678*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 678*FLEN/8, x8, x1, x3)

inst_367:
// fs1 == 1 and fe1 == 0x1f and fm1 == 0x000 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0xffff and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0xfc00; op2val:0x83ff;
   valaddr_reg:x4; val_offset:680*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 680*FLEN/8, x8, x1, x3)

inst_368:
// fs1 == 1 and fe1 == 0x1f and fm1 == 0x000 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0xffff and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0xfc00; op2val:0x400;
   valaddr_reg:x4; val_offset:682*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 682*FLEN/8, x8, x1, x3)

inst_369:
// fs1 == 1 and fe1 == 0x1f and fm1 == 0x000 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0xffff and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0xfc00; op2val:0x8400;
   valaddr_reg:x4; val_offset:684*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 684*FLEN/8, x8, x1, x3)

inst_370:
// fs1 == 1 and fe1 == 0x1f and fm1 == 0x000 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0xffff and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0xfc00; op2val:0x401;
   valaddr_reg:x4; val_offset:686*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 686*FLEN/8, x8, x1, x3)

inst_371:
// fs1 == 1 and fe1 == 0x1f and fm1 == 0x000 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x055 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0xffff and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0xfc00; op2val:0x8455;
   valaddr_reg:x4; val_offset:688*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 688*FLEN/8, x8, x1, x3)

inst_372:
// fs1 == 1 and fe1 == 0x1f and fm1 == 0x000 and fs2 == 0 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0xffff and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0xfc00; op2val:0x7bff;
   valaddr_reg:x4; val_offset:690*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 690*FLEN/8, x8, x1, x3)

inst_373:
// fs1 == 1 and fe1 == 0x1f and fm1 == 0x000 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0xffff and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0xfc00; op2val:0xfbff;
   valaddr_reg:x4; val_offset:692*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 692*FLEN/8, x8, x1, x3)

inst_374:
// fs1 == 1 and fe1 == 0x1f and fm1 == 0x000 and fs2 == 0 and fe2 == 0x1f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0xffff and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0xfc00; op2val:0x7c00;
   valaddr_reg:x4; val_offset:694*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 694*FLEN/8, x8, x1, x3)

inst_375:
// fs1 == 1 and fe1 == 0x1f and fm1 == 0x000 and fs2 == 1 and fe2 == 0x1f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0xffff and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0xfc00; op2val:0xfc00;
   valaddr_reg:x4; val_offset:696*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 696*FLEN/8, x8, x1, x3)

inst_376:
// fs1 == 1 and fe1 == 0x1f and fm1 == 0x000 and fs2 == 0 and fe2 == 0x1f and fm2 == 0x200 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0xffff and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0xfc00; op2val:0x7e00;
   valaddr_reg:x4; val_offset:698*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 698*FLEN/8, x8, x1, x3)

inst_377:
// fs1 == 1 and fe1 == 0x1f and fm1 == 0x000 and fs2 == 1 and fe2 == 0x1f and fm2 == 0x200 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0xffff and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0xfc00; op2val:0xfe00;
   valaddr_reg:x4; val_offset:700*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 700*FLEN/8, x8, x1, x3)

inst_378:
// fs1 == 1 and fe1 == 0x1f and fm1 == 0x000 and fs2 == 0 and fe2 == 0x1f and fm2 == 0x201 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0xffff and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0xfc00; op2val:0x7e01;
   valaddr_reg:x4; val_offset:702*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 702*FLEN/8, x8, x1, x3)

inst_379:
// fs1 == 1 and fe1 == 0x1f and fm1 == 0x000 and fs2 == 1 and fe2 == 0x1f and fm2 == 0x255 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0xffff and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0xfc00; op2val:0xfe55;
   valaddr_reg:x4; val_offset:704*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 704*FLEN/8, x8, x1, x3)

inst_380:
// fs1 == 1 and fe1 == 0x1f and fm1 == 0x000 and fs2 == 0 and fe2 == 0x1f and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0xffff and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0xfc00; op2val:0x7c01;
   valaddr_reg:x4; val_offset:706*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 706*FLEN/8, x8, x1, x3)

inst_381:
// fs1 == 1 and fe1 == 0x1f and fm1 == 0x000 and fs2 == 1 and fe2 == 0x1f and fm2 == 0x155 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0xffff and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0xfc00; op2val:0xfd55;
   valaddr_reg:x4; val_offset:708*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 708*FLEN/8, x8, x1, x3)

inst_382:
// fs1 == 1 and fe1 == 0x1f and fm1 == 0x000 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0xffff and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0xfc00; op2val:0x3c00;
   valaddr_reg:x4; val_offset:710*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 710*FLEN/8, x8, x1, x3)

inst_383:
// fs1 == 1 and fe1 == 0x1f and fm1 == 0x000 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0xffff and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0xfc00; op2val:0xbc00;
   valaddr_reg:x4; val_offset:712*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 712*FLEN/8, x8, x1, x3)

inst_384:
// fs1 == 0 and fe1 == 0x1f and fm1 == 0x200 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x7e00; op2val:0x0;
   valaddr_reg:x4; val_offset:714*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 714*FLEN/8, x8, x1, x3)

inst_385:
// fs1 == 0 and fe1 == 0x1f and fm1 == 0x200 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x7e00; op2val:0x8000;
   valaddr_reg:x4; val_offset:716*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 716*FLEN/8, x8, x1, x3)

inst_386:
// fs1 == 0 and fe1 == 0x1f and fm1 == 0x200 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x7e00; op2val:0x1;
   valaddr_reg:x4; val_offset:718*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 718*FLEN/8, x8, x1, x3)

inst_387:
// fs1 == 0 and fe1 == 0x1f and fm1 == 0x200 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x7e00; op2val:0x8001;
   valaddr_reg:x4; val_offset:720*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 720*FLEN/8, x8, x1, x3)

inst_388:
// fs1 == 0 and fe1 == 0x1f and fm1 == 0x200 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x002 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x7e00; op2val:0x2;
   valaddr_reg:x4; val_offset:722*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 722*FLEN/8, x8, x1, x3)

inst_389:
// fs1 == 0 and fe1 == 0x1f and fm1 == 0x200 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3fe and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x7e00; op2val:0x83fe;
   valaddr_reg:x4; val_offset:724*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 724*FLEN/8, x8, x1, x3)

inst_390:
// fs1 == 0 and fe1 == 0x1f and fm1 == 0x200 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x7e00; op2val:0x3ff;
   valaddr_reg:x4; val_offset:726*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 726*FLEN/8, x8, x1, x3)

inst_391:
// fs1 == 0 and fe1 == 0x1f and fm1 == 0x200 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x7e00; op2val:0x83ff;
   valaddr_reg:x4; val_offset:728*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 728*FLEN/8, x8, x1, x3)

inst_392:
// fs1 == 0 and fe1 == 0x1f and fm1 == 0x200 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x7e00; op2val:0x400;
   valaddr_reg:x4; val_offset:730*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 730*FLEN/8, x8, x1, x3)

inst_393:
// fs1 == 0 and fe1 == 0x1f and fm1 == 0x200 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x7e00; op2val:0x8400;
   valaddr_reg:x4; val_offset:732*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 732*FLEN/8, x8, x1, x3)

inst_394:
// fs1 == 0 and fe1 == 0x1f and fm1 == 0x200 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x7e00; op2val:0x401;
   valaddr_reg:x4; val_offset:734*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 734*FLEN/8, x8, x1, x3)

inst_395:
// fs1 == 0 and fe1 == 0x1f and fm1 == 0x200 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x055 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x7e00; op2val:0x8455;
   valaddr_reg:x4; val_offset:736*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 736*FLEN/8, x8, x1, x3)

inst_396:
// fs1 == 0 and fe1 == 0x1f and fm1 == 0x200 and fs2 == 0 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x7e00; op2val:0x7bff;
   valaddr_reg:x4; val_offset:738*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 738*FLEN/8, x8, x1, x3)

inst_397:
// fs1 == 0 and fe1 == 0x1f and fm1 == 0x200 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x7e00; op2val:0xfbff;
   valaddr_reg:x4; val_offset:740*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 740*FLEN/8, x8, x1, x3)

inst_398:
// fs1 == 0 and fe1 == 0x1f and fm1 == 0x200 and fs2 == 0 and fe2 == 0x1f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x7e00; op2val:0x7c00;
   valaddr_reg:x4; val_offset:742*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 742*FLEN/8, x8, x1, x3)

inst_399:
// fs1 == 0 and fe1 == 0x1f and fm1 == 0x200 and fs2 == 1 and fe2 == 0x1f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x7e00; op2val:0xfc00;
   valaddr_reg:x4; val_offset:744*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 744*FLEN/8, x8, x1, x3)

inst_400:
// fs1 == 0 and fe1 == 0x1f and fm1 == 0x200 and fs2 == 0 and fe2 == 0x1f and fm2 == 0x200 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x7e00; op2val:0x7e00;
   valaddr_reg:x4; val_offset:746*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 746*FLEN/8, x8, x1, x3)

inst_401:
// fs1 == 0 and fe1 == 0x1f and fm1 == 0x200 and fs2 == 1 and fe2 == 0x1f and fm2 == 0x200 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x7e00; op2val:0xfe00;
   valaddr_reg:x4; val_offset:748*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 748*FLEN/8, x8, x1, x3)

inst_402:
// fs1 == 0 and fe1 == 0x1f and fm1 == 0x200 and fs2 == 0 and fe2 == 0x1f and fm2 == 0x201 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x7e00; op2val:0x7e01;
   valaddr_reg:x4; val_offset:750*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 750*FLEN/8, x8, x1, x3)

inst_403:
// fs1 == 0 and fe1 == 0x1f and fm1 == 0x200 and fs2 == 1 and fe2 == 0x1f and fm2 == 0x255 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x7e00; op2val:0xfe55;
   valaddr_reg:x4; val_offset:752*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 752*FLEN/8, x8, x1, x3)

inst_404:
// fs1 == 0 and fe1 == 0x1f and fm1 == 0x200 and fs2 == 0 and fe2 == 0x1f and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x7e00; op2val:0x7c01;
   valaddr_reg:x4; val_offset:754*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 754*FLEN/8, x8, x1, x3)

inst_405:
// fs1 == 0 and fe1 == 0x1f and fm1 == 0x200 and fs2 == 1 and fe2 == 0x1f and fm2 == 0x155 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x7e00; op2val:0xfd55;
   valaddr_reg:x4; val_offset:756*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 756*FLEN/8, x8, x1, x3)

inst_406:
// fs1 == 0 and fe1 == 0x1f and fm1 == 0x200 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x7e00; op2val:0x3c00;
   valaddr_reg:x4; val_offset:758*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 758*FLEN/8, x8, x1, x3)

inst_407:
// fs1 == 0 and fe1 == 0x1f and fm1 == 0x200 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x7e00; op2val:0xbc00;
   valaddr_reg:x4; val_offset:760*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 760*FLEN/8, x8, x1, x3)

inst_408:
// fs1 == 1 and fe1 == 0x1f and fm1 == 0x200 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0xffff and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0xfe00; op2val:0x0;
   valaddr_reg:x4; val_offset:762*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 762*FLEN/8, x8, x1, x3)

inst_409:
// fs1 == 1 and fe1 == 0x1f and fm1 == 0x200 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0xffff and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0xfe00; op2val:0x8000;
   valaddr_reg:x4; val_offset:764*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 764*FLEN/8, x8, x1, x3)

inst_410:
// fs1 == 1 and fe1 == 0x1f and fm1 == 0x200 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0xffff and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0xfe00; op2val:0x1;
   valaddr_reg:x4; val_offset:766*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 766*FLEN/8, x8, x1, x3)

inst_411:
// fs1 == 1 and fe1 == 0x1f and fm1 == 0x200 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0xffff and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0xfe00; op2val:0x8001;
   valaddr_reg:x4; val_offset:768*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 768*FLEN/8, x8, x1, x3)

inst_412:
// fs1 == 1 and fe1 == 0x1f and fm1 == 0x200 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x002 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0xffff and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0xfe00; op2val:0x2;
   valaddr_reg:x4; val_offset:770*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 770*FLEN/8, x8, x1, x3)

inst_413:
// fs1 == 1 and fe1 == 0x1f and fm1 == 0x200 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3fe and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0xffff and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0xfe00; op2val:0x83fe;
   valaddr_reg:x4; val_offset:772*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 772*FLEN/8, x8, x1, x3)
RVTEST_SIGBASE(x1,signature_x1_3)

inst_414:
// fs1 == 1 and fe1 == 0x1f and fm1 == 0x200 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0xffff and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0xfe00; op2val:0x3ff;
   valaddr_reg:x4; val_offset:774*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 774*FLEN/8, x8, x1, x3)

inst_415:
// fs1 == 1 and fe1 == 0x1f and fm1 == 0x200 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0xffff and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0xfe00; op2val:0x83ff;
   valaddr_reg:x4; val_offset:776*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 776*FLEN/8, x8, x1, x3)

inst_416:
// fs1 == 1 and fe1 == 0x1f and fm1 == 0x200 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0xffff and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0xfe00; op2val:0x400;
   valaddr_reg:x4; val_offset:778*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 778*FLEN/8, x8, x1, x3)

inst_417:
// fs1 == 1 and fe1 == 0x1f and fm1 == 0x200 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0xffff and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0xfe00; op2val:0x8400;
   valaddr_reg:x4; val_offset:780*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 780*FLEN/8, x8, x1, x3)

inst_418:
// fs1 == 1 and fe1 == 0x1f and fm1 == 0x200 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0xffff and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0xfe00; op2val:0x401;
   valaddr_reg:x4; val_offset:782*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 782*FLEN/8, x8, x1, x3)

inst_419:
// fs1 == 1 and fe1 == 0x1f and fm1 == 0x200 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x055 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0xffff and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0xfe00; op2val:0x8455;
   valaddr_reg:x4; val_offset:784*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 784*FLEN/8, x8, x1, x3)

inst_420:
// fs1 == 1 and fe1 == 0x1f and fm1 == 0x200 and fs2 == 0 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0xffff and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0xfe00; op2val:0x7bff;
   valaddr_reg:x4; val_offset:786*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 786*FLEN/8, x8, x1, x3)

inst_421:
// fs1 == 1 and fe1 == 0x1f and fm1 == 0x200 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0xffff and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0xfe00; op2val:0xfbff;
   valaddr_reg:x4; val_offset:788*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 788*FLEN/8, x8, x1, x3)

inst_422:
// fs1 == 1 and fe1 == 0x1f and fm1 == 0x200 and fs2 == 0 and fe2 == 0x1f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0xffff and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0xfe00; op2val:0x7c00;
   valaddr_reg:x4; val_offset:790*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 790*FLEN/8, x8, x1, x3)

inst_423:
// fs1 == 1 and fe1 == 0x1f and fm1 == 0x200 and fs2 == 1 and fe2 == 0x1f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0xffff and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0xfe00; op2val:0xfc00;
   valaddr_reg:x4; val_offset:792*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 792*FLEN/8, x8, x1, x3)

inst_424:
// fs1 == 1 and fe1 == 0x1f and fm1 == 0x200 and fs2 == 0 and fe2 == 0x1f and fm2 == 0x200 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0xffff and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0xfe00; op2val:0x7e00;
   valaddr_reg:x4; val_offset:794*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 794*FLEN/8, x8, x1, x3)

inst_425:
// fs1 == 1 and fe1 == 0x1f and fm1 == 0x200 and fs2 == 1 and fe2 == 0x1f and fm2 == 0x200 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0xffff and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0xfe00; op2val:0xfe00;
   valaddr_reg:x4; val_offset:796*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 796*FLEN/8, x8, x1, x3)

inst_426:
// fs1 == 1 and fe1 == 0x1f and fm1 == 0x200 and fs2 == 0 and fe2 == 0x1f and fm2 == 0x201 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0xffff and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0xfe00; op2val:0x7e01;
   valaddr_reg:x4; val_offset:798*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 798*FLEN/8, x8, x1, x3)

inst_427:
// fs1 == 1 and fe1 == 0x1f and fm1 == 0x200 and fs2 == 1 and fe2 == 0x1f and fm2 == 0x255 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0xffff and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0xfe00; op2val:0xfe55;
   valaddr_reg:x4; val_offset:800*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 800*FLEN/8, x8, x1, x3)

inst_428:
// fs1 == 1 and fe1 == 0x1f and fm1 == 0x200 and fs2 == 0 and fe2 == 0x1f and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0xffff and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0xfe00; op2val:0x7c01;
   valaddr_reg:x4; val_offset:802*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 802*FLEN/8, x8, x1, x3)

inst_429:
// fs1 == 1 and fe1 == 0x1f and fm1 == 0x200 and fs2 == 1 and fe2 == 0x1f and fm2 == 0x155 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0xffff and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0xfe00; op2val:0xfd55;
   valaddr_reg:x4; val_offset:804*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 804*FLEN/8, x8, x1, x3)

inst_430:
// fs1 == 1 and fe1 == 0x1f and fm1 == 0x200 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0xffff and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0xfe00; op2val:0x3c00;
   valaddr_reg:x4; val_offset:806*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 806*FLEN/8, x8, x1, x3)

inst_431:
// fs1 == 1 and fe1 == 0x1f and fm1 == 0x200 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0xffff and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0xfe00; op2val:0xbc00;
   valaddr_reg:x4; val_offset:808*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 808*FLEN/8, x8, x1, x3)

inst_432:
// fs1 == 0 and fe1 == 0x1f and fm1 == 0x201 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x7e01; op2val:0x0;
   valaddr_reg:x4; val_offset:810*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 810*FLEN/8, x8, x1, x3)

inst_433:
// fs1 == 0 and fe1 == 0x1f and fm1 == 0x201 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x7e01; op2val:0x8000;
   valaddr_reg:x4; val_offset:812*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 812*FLEN/8, x8, x1, x3)

inst_434:
// fs1 == 0 and fe1 == 0x1f and fm1 == 0x201 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x7e01; op2val:0x1;
   valaddr_reg:x4; val_offset:814*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 814*FLEN/8, x8, x1, x3)

inst_435:
// fs1 == 0 and fe1 == 0x1f and fm1 == 0x201 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x7e01; op2val:0x8001;
   valaddr_reg:x4; val_offset:816*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 816*FLEN/8, x8, x1, x3)

inst_436:
// fs1 == 0 and fe1 == 0x1f and fm1 == 0x201 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x002 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x7e01; op2val:0x2;
   valaddr_reg:x4; val_offset:818*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 818*FLEN/8, x8, x1, x3)

inst_437:
// fs1 == 0 and fe1 == 0x1f and fm1 == 0x201 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3fe and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x7e01; op2val:0x83fe;
   valaddr_reg:x4; val_offset:820*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 820*FLEN/8, x8, x1, x3)

inst_438:
// fs1 == 0 and fe1 == 0x1f and fm1 == 0x201 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x7e01; op2val:0x3ff;
   valaddr_reg:x4; val_offset:822*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 822*FLEN/8, x8, x1, x3)

inst_439:
// fs1 == 0 and fe1 == 0x1f and fm1 == 0x201 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x7e01; op2val:0x83ff;
   valaddr_reg:x4; val_offset:824*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 824*FLEN/8, x8, x1, x3)

inst_440:
// fs1 == 0 and fe1 == 0x1f and fm1 == 0x201 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x7e01; op2val:0x400;
   valaddr_reg:x4; val_offset:826*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 826*FLEN/8, x8, x1, x3)

inst_441:
// fs1 == 0 and fe1 == 0x1f and fm1 == 0x201 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x7e01; op2val:0x8400;
   valaddr_reg:x4; val_offset:828*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 828*FLEN/8, x8, x1, x3)

inst_442:
// fs1 == 0 and fe1 == 0x1f and fm1 == 0x201 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x7e01; op2val:0x401;
   valaddr_reg:x4; val_offset:830*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 830*FLEN/8, x8, x1, x3)

inst_443:
// fs1 == 0 and fe1 == 0x1f and fm1 == 0x201 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x055 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x7e01; op2val:0x8455;
   valaddr_reg:x4; val_offset:832*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 832*FLEN/8, x8, x1, x3)

inst_444:
// fs1 == 0 and fe1 == 0x1f and fm1 == 0x201 and fs2 == 0 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x7e01; op2val:0x7bff;
   valaddr_reg:x4; val_offset:834*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 834*FLEN/8, x8, x1, x3)

inst_445:
// fs1 == 0 and fe1 == 0x1f and fm1 == 0x201 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x7e01; op2val:0xfbff;
   valaddr_reg:x4; val_offset:836*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 836*FLEN/8, x8, x1, x3)

inst_446:
// fs1 == 0 and fe1 == 0x1f and fm1 == 0x201 and fs2 == 0 and fe2 == 0x1f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x7e01; op2val:0x7c00;
   valaddr_reg:x4; val_offset:838*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 838*FLEN/8, x8, x1, x3)

inst_447:
// fs1 == 0 and fe1 == 0x1f and fm1 == 0x201 and fs2 == 1 and fe2 == 0x1f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x7e01; op2val:0xfc00;
   valaddr_reg:x4; val_offset:840*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 840*FLEN/8, x8, x1, x3)

inst_448:
// fs1 == 0 and fe1 == 0x1f and fm1 == 0x201 and fs2 == 0 and fe2 == 0x1f and fm2 == 0x200 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x7e01; op2val:0x7e00;
   valaddr_reg:x4; val_offset:842*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 842*FLEN/8, x8, x1, x3)

inst_449:
// fs1 == 0 and fe1 == 0x1f and fm1 == 0x201 and fs2 == 1 and fe2 == 0x1f and fm2 == 0x200 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x7e01; op2val:0xfe00;
   valaddr_reg:x4; val_offset:844*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 844*FLEN/8, x8, x1, x3)

inst_450:
// fs1 == 0 and fe1 == 0x1f and fm1 == 0x201 and fs2 == 0 and fe2 == 0x1f and fm2 == 0x201 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x7e01; op2val:0x7e01;
   valaddr_reg:x4; val_offset:846*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 846*FLEN/8, x8, x1, x3)

inst_451:
// fs1 == 0 and fe1 == 0x1f and fm1 == 0x201 and fs2 == 1 and fe2 == 0x1f and fm2 == 0x255 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x7e01; op2val:0xfe55;
   valaddr_reg:x4; val_offset:848*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 848*FLEN/8, x8, x1, x3)

inst_452:
// fs1 == 0 and fe1 == 0x1f and fm1 == 0x201 and fs2 == 0 and fe2 == 0x1f and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x7e01; op2val:0x7c01;
   valaddr_reg:x4; val_offset:850*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 850*FLEN/8, x8, x1, x3)

inst_453:
// fs1 == 0 and fe1 == 0x1f and fm1 == 0x201 and fs2 == 1 and fe2 == 0x1f and fm2 == 0x155 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x7e01; op2val:0xfd55;
   valaddr_reg:x4; val_offset:852*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 852*FLEN/8, x8, x1, x3)

inst_454:
// fs1 == 0 and fe1 == 0x1f and fm1 == 0x201 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x7e01; op2val:0x3c00;
   valaddr_reg:x4; val_offset:854*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 854*FLEN/8, x8, x1, x3)

inst_455:
// fs1 == 0 and fe1 == 0x1f and fm1 == 0x201 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x7e01; op2val:0xbc00;
   valaddr_reg:x4; val_offset:856*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 856*FLEN/8, x8, x1, x3)

inst_456:
// fs1 == 1 and fe1 == 0x1f and fm1 == 0x255 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0xffff and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0xfe55; op2val:0x0;
   valaddr_reg:x4; val_offset:858*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 858*FLEN/8, x8, x1, x3)

inst_457:
// fs1 == 1 and fe1 == 0x1f and fm1 == 0x255 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0xffff and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0xfe55; op2val:0x8000;
   valaddr_reg:x4; val_offset:860*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 860*FLEN/8, x8, x1, x3)

inst_458:
// fs1 == 1 and fe1 == 0x1f and fm1 == 0x255 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0xffff and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0xfe55; op2val:0x1;
   valaddr_reg:x4; val_offset:862*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 862*FLEN/8, x8, x1, x3)

inst_459:
// fs1 == 1 and fe1 == 0x1f and fm1 == 0x255 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0xffff and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0xfe55; op2val:0x8001;
   valaddr_reg:x4; val_offset:864*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 864*FLEN/8, x8, x1, x3)

inst_460:
// fs1 == 1 and fe1 == 0x1f and fm1 == 0x255 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x002 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0xffff and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0xfe55; op2val:0x2;
   valaddr_reg:x4; val_offset:866*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 866*FLEN/8, x8, x1, x3)

inst_461:
// fs1 == 1 and fe1 == 0x1f and fm1 == 0x255 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3fe and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0xffff and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0xfe55; op2val:0x83fe;
   valaddr_reg:x4; val_offset:868*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 868*FLEN/8, x8, x1, x3)

inst_462:
// fs1 == 1 and fe1 == 0x1f and fm1 == 0x255 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0xffff and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0xfe55; op2val:0x3ff;
   valaddr_reg:x4; val_offset:870*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 870*FLEN/8, x8, x1, x3)

inst_463:
// fs1 == 1 and fe1 == 0x1f and fm1 == 0x255 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0xffff and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0xfe55; op2val:0x83ff;
   valaddr_reg:x4; val_offset:872*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 872*FLEN/8, x8, x1, x3)

inst_464:
// fs1 == 1 and fe1 == 0x1f and fm1 == 0x255 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0xffff and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0xfe55; op2val:0x400;
   valaddr_reg:x4; val_offset:874*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 874*FLEN/8, x8, x1, x3)

inst_465:
// fs1 == 1 and fe1 == 0x1f and fm1 == 0x255 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0xffff and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0xfe55; op2val:0x8400;
   valaddr_reg:x4; val_offset:876*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 876*FLEN/8, x8, x1, x3)

inst_466:
// fs1 == 1 and fe1 == 0x1f and fm1 == 0x255 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0xffff and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0xfe55; op2val:0x401;
   valaddr_reg:x4; val_offset:878*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 878*FLEN/8, x8, x1, x3)

inst_467:
// fs1 == 1 and fe1 == 0x1f and fm1 == 0x255 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x055 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0xffff and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0xfe55; op2val:0x8455;
   valaddr_reg:x4; val_offset:880*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 880*FLEN/8, x8, x1, x3)

inst_468:
// fs1 == 1 and fe1 == 0x1f and fm1 == 0x255 and fs2 == 0 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0xffff and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0xfe55; op2val:0x7bff;
   valaddr_reg:x4; val_offset:882*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 882*FLEN/8, x8, x1, x3)

inst_469:
// fs1 == 1 and fe1 == 0x1f and fm1 == 0x255 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0xffff and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0xfe55; op2val:0xfbff;
   valaddr_reg:x4; val_offset:884*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 884*FLEN/8, x8, x1, x3)

inst_470:
// fs1 == 1 and fe1 == 0x1f and fm1 == 0x255 and fs2 == 0 and fe2 == 0x1f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0xffff and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0xfe55; op2val:0x7c00;
   valaddr_reg:x4; val_offset:886*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 886*FLEN/8, x8, x1, x3)

inst_471:
// fs1 == 1 and fe1 == 0x1f and fm1 == 0x255 and fs2 == 1 and fe2 == 0x1f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0xffff and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0xfe55; op2val:0xfc00;
   valaddr_reg:x4; val_offset:888*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 888*FLEN/8, x8, x1, x3)

inst_472:
// fs1 == 1 and fe1 == 0x1f and fm1 == 0x255 and fs2 == 0 and fe2 == 0x1f and fm2 == 0x200 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0xffff and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0xfe55; op2val:0x7e00;
   valaddr_reg:x4; val_offset:890*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 890*FLEN/8, x8, x1, x3)

inst_473:
// fs1 == 1 and fe1 == 0x1f and fm1 == 0x255 and fs2 == 1 and fe2 == 0x1f and fm2 == 0x200 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0xffff and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0xfe55; op2val:0xfe00;
   valaddr_reg:x4; val_offset:892*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 892*FLEN/8, x8, x1, x3)

inst_474:
// fs1 == 1 and fe1 == 0x1f and fm1 == 0x255 and fs2 == 0 and fe2 == 0x1f and fm2 == 0x201 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0xffff and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0xfe55; op2val:0x7e01;
   valaddr_reg:x4; val_offset:894*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 894*FLEN/8, x8, x1, x3)

inst_475:
// fs1 == 1 and fe1 == 0x1f and fm1 == 0x255 and fs2 == 1 and fe2 == 0x1f and fm2 == 0x255 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0xffff and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0xfe55; op2val:0xfe55;
   valaddr_reg:x4; val_offset:896*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 896*FLEN/8, x8, x1, x3)

inst_476:
// fs1 == 1 and fe1 == 0x1f and fm1 == 0x255 and fs2 == 0 and fe2 == 0x1f and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0xffff and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0xfe55; op2val:0x7c01;
   valaddr_reg:x4; val_offset:898*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 898*FLEN/8, x8, x1, x3)

inst_477:
// fs1 == 1 and fe1 == 0x1f and fm1 == 0x255 and fs2 == 1 and fe2 == 0x1f and fm2 == 0x155 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0xffff and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0xfe55; op2val:0xfd55;
   valaddr_reg:x4; val_offset:900*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 900*FLEN/8, x8, x1, x3)

inst_478:
// fs1 == 1 and fe1 == 0x1f and fm1 == 0x255 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0xffff and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0xfe55; op2val:0x3c00;
   valaddr_reg:x4; val_offset:902*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 902*FLEN/8, x8, x1, x3)

inst_479:
// fs1 == 1 and fe1 == 0x1f and fm1 == 0x255 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0xffff and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0xfe55; op2val:0xbc00;
   valaddr_reg:x4; val_offset:904*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 904*FLEN/8, x8, x1, x3)

inst_480:
// fs1 == 0 and fe1 == 0x1f and fm1 == 0x001 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x7c01; op2val:0x0;
   valaddr_reg:x4; val_offset:906*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 906*FLEN/8, x8, x1, x3)

inst_481:
// fs1 == 0 and fe1 == 0x1f and fm1 == 0x001 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x7c01; op2val:0x8000;
   valaddr_reg:x4; val_offset:908*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 908*FLEN/8, x8, x1, x3)

inst_482:
// fs1 == 0 and fe1 == 0x1f and fm1 == 0x001 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x7c01; op2val:0x1;
   valaddr_reg:x4; val_offset:910*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 910*FLEN/8, x8, x1, x3)

inst_483:
// fs1 == 0 and fe1 == 0x1f and fm1 == 0x001 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x7c01; op2val:0x8001;
   valaddr_reg:x4; val_offset:912*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 912*FLEN/8, x8, x1, x3)

inst_484:
// fs1 == 0 and fe1 == 0x1f and fm1 == 0x001 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x002 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x7c01; op2val:0x2;
   valaddr_reg:x4; val_offset:914*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 914*FLEN/8, x8, x1, x3)

inst_485:
// fs1 == 0 and fe1 == 0x1f and fm1 == 0x001 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3fe and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x7c01; op2val:0x83fe;
   valaddr_reg:x4; val_offset:916*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 916*FLEN/8, x8, x1, x3)

inst_486:
// fs1 == 0 and fe1 == 0x1f and fm1 == 0x001 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x7c01; op2val:0x3ff;
   valaddr_reg:x4; val_offset:918*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 918*FLEN/8, x8, x1, x3)

inst_487:
// fs1 == 0 and fe1 == 0x1f and fm1 == 0x001 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x7c01; op2val:0x83ff;
   valaddr_reg:x4; val_offset:920*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 920*FLEN/8, x8, x1, x3)

inst_488:
// fs1 == 0 and fe1 == 0x1f and fm1 == 0x001 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x7c01; op2val:0x400;
   valaddr_reg:x4; val_offset:922*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 922*FLEN/8, x8, x1, x3)

inst_489:
// fs1 == 0 and fe1 == 0x1f and fm1 == 0x001 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x7c01; op2val:0x8400;
   valaddr_reg:x4; val_offset:924*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 924*FLEN/8, x8, x1, x3)

inst_490:
// fs1 == 0 and fe1 == 0x1f and fm1 == 0x001 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x7c01; op2val:0x401;
   valaddr_reg:x4; val_offset:926*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 926*FLEN/8, x8, x1, x3)

inst_491:
// fs1 == 0 and fe1 == 0x1f and fm1 == 0x001 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x055 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x7c01; op2val:0x8455;
   valaddr_reg:x4; val_offset:928*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 928*FLEN/8, x8, x1, x3)

inst_492:
// fs1 == 0 and fe1 == 0x1f and fm1 == 0x001 and fs2 == 0 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x7c01; op2val:0x7bff;
   valaddr_reg:x4; val_offset:930*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 930*FLEN/8, x8, x1, x3)

inst_493:
// fs1 == 0 and fe1 == 0x1f and fm1 == 0x001 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x7c01; op2val:0xfbff;
   valaddr_reg:x4; val_offset:932*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 932*FLEN/8, x8, x1, x3)

inst_494:
// fs1 == 0 and fe1 == 0x1f and fm1 == 0x001 and fs2 == 0 and fe2 == 0x1f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x7c01; op2val:0x7c00;
   valaddr_reg:x4; val_offset:934*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 934*FLEN/8, x8, x1, x3)

inst_495:
// fs1 == 0 and fe1 == 0x1f and fm1 == 0x001 and fs2 == 1 and fe2 == 0x1f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x7c01; op2val:0xfc00;
   valaddr_reg:x4; val_offset:936*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 936*FLEN/8, x8, x1, x3)

inst_496:
// fs1 == 0 and fe1 == 0x1f and fm1 == 0x001 and fs2 == 0 and fe2 == 0x1f and fm2 == 0x200 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x7c01; op2val:0x7e00;
   valaddr_reg:x4; val_offset:938*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 938*FLEN/8, x8, x1, x3)

inst_497:
// fs1 == 0 and fe1 == 0x1f and fm1 == 0x001 and fs2 == 1 and fe2 == 0x1f and fm2 == 0x200 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x7c01; op2val:0xfe00;
   valaddr_reg:x4; val_offset:940*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 940*FLEN/8, x8, x1, x3)

inst_498:
// fs1 == 0 and fe1 == 0x1f and fm1 == 0x001 and fs2 == 0 and fe2 == 0x1f and fm2 == 0x201 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x7c01; op2val:0x7e01;
   valaddr_reg:x4; val_offset:942*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 942*FLEN/8, x8, x1, x3)

inst_499:
// fs1 == 0 and fe1 == 0x1f and fm1 == 0x001 and fs2 == 1 and fe2 == 0x1f and fm2 == 0x255 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x7c01; op2val:0xfe55;
   valaddr_reg:x4; val_offset:944*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 944*FLEN/8, x8, x1, x3)

inst_500:
// fs1 == 0 and fe1 == 0x1f and fm1 == 0x001 and fs2 == 0 and fe2 == 0x1f and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x7c01; op2val:0x7c01;
   valaddr_reg:x4; val_offset:946*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 946*FLEN/8, x8, x1, x3)

inst_501:
// fs1 == 0 and fe1 == 0x1f and fm1 == 0x001 and fs2 == 1 and fe2 == 0x1f and fm2 == 0x155 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x7c01; op2val:0xfd55;
   valaddr_reg:x4; val_offset:948*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 948*FLEN/8, x8, x1, x3)

inst_502:
// fs1 == 0 and fe1 == 0x1f and fm1 == 0x001 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x7c01; op2val:0x3c00;
   valaddr_reg:x4; val_offset:950*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 950*FLEN/8, x8, x1, x3)

inst_503:
// fs1 == 0 and fe1 == 0x1f and fm1 == 0x001 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x7c01; op2val:0xbc00;
   valaddr_reg:x4; val_offset:952*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 952*FLEN/8, x8, x1, x3)

inst_504:
// fs1 == 1 and fe1 == 0x1f and fm1 == 0x155 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0xffff and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0xfd55; op2val:0x0;
   valaddr_reg:x4; val_offset:954*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 954*FLEN/8, x8, x1, x3)

inst_505:
// fs1 == 1 and fe1 == 0x1f and fm1 == 0x155 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0xffff and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0xfd55; op2val:0x8000;
   valaddr_reg:x4; val_offset:956*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 956*FLEN/8, x8, x1, x3)

inst_506:
// fs1 == 1 and fe1 == 0x1f and fm1 == 0x155 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0xffff and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0xfd55; op2val:0x1;
   valaddr_reg:x4; val_offset:958*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 958*FLEN/8, x8, x1, x3)

inst_507:
// fs1 == 1 and fe1 == 0x1f and fm1 == 0x155 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0xffff and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0xfd55; op2val:0x8001;
   valaddr_reg:x4; val_offset:960*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 960*FLEN/8, x8, x1, x3)

inst_508:
// fs1 == 1 and fe1 == 0x1f and fm1 == 0x155 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x002 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0xffff and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0xfd55; op2val:0x2;
   valaddr_reg:x4; val_offset:962*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 962*FLEN/8, x8, x1, x3)

inst_509:
// fs1 == 1 and fe1 == 0x1f and fm1 == 0x155 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3fe and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0xffff and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0xfd55; op2val:0x83fe;
   valaddr_reg:x4; val_offset:964*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 964*FLEN/8, x8, x1, x3)

inst_510:
// fs1 == 1 and fe1 == 0x1f and fm1 == 0x155 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0xffff and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0xfd55; op2val:0x3ff;
   valaddr_reg:x4; val_offset:966*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 966*FLEN/8, x8, x1, x3)

inst_511:
// fs1 == 1 and fe1 == 0x1f and fm1 == 0x155 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0xffff and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0xfd55; op2val:0x83ff;
   valaddr_reg:x4; val_offset:968*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 968*FLEN/8, x8, x1, x3)

inst_512:
// fs1 == 1 and fe1 == 0x1f and fm1 == 0x155 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0xffff and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0xfd55; op2val:0x400;
   valaddr_reg:x4; val_offset:970*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 970*FLEN/8, x8, x1, x3)

inst_513:
// fs1 == 1 and fe1 == 0x1f and fm1 == 0x155 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0xffff and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0xfd55; op2val:0x8400;
   valaddr_reg:x4; val_offset:972*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 972*FLEN/8, x8, x1, x3)

inst_514:
// fs1 == 1 and fe1 == 0x1f and fm1 == 0x155 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0xffff and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0xfd55; op2val:0x401;
   valaddr_reg:x4; val_offset:974*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 974*FLEN/8, x8, x1, x3)

inst_515:
// fs1 == 1 and fe1 == 0x1f and fm1 == 0x155 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x055 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0xffff and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0xfd55; op2val:0x8455;
   valaddr_reg:x4; val_offset:976*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 976*FLEN/8, x8, x1, x3)

inst_516:
// fs1 == 1 and fe1 == 0x1f and fm1 == 0x155 and fs2 == 0 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0xffff and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0xfd55; op2val:0x7bff;
   valaddr_reg:x4; val_offset:978*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 978*FLEN/8, x8, x1, x3)

inst_517:
// fs1 == 1 and fe1 == 0x1f and fm1 == 0x155 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0xffff and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0xfd55; op2val:0xfbff;
   valaddr_reg:x4; val_offset:980*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 980*FLEN/8, x8, x1, x3)

inst_518:
// fs1 == 1 and fe1 == 0x1f and fm1 == 0x155 and fs2 == 0 and fe2 == 0x1f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0xffff and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0xfd55; op2val:0x7c00;
   valaddr_reg:x4; val_offset:982*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 982*FLEN/8, x8, x1, x3)

inst_519:
// fs1 == 1 and fe1 == 0x1f and fm1 == 0x155 and fs2 == 1 and fe2 == 0x1f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0xffff and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0xfd55; op2val:0xfc00;
   valaddr_reg:x4; val_offset:984*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 984*FLEN/8, x8, x1, x3)

inst_520:
// fs1 == 1 and fe1 == 0x1f and fm1 == 0x155 and fs2 == 0 and fe2 == 0x1f and fm2 == 0x200 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0xffff and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0xfd55; op2val:0x7e00;
   valaddr_reg:x4; val_offset:986*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 986*FLEN/8, x8, x1, x3)

inst_521:
// fs1 == 1 and fe1 == 0x1f and fm1 == 0x155 and fs2 == 1 and fe2 == 0x1f and fm2 == 0x200 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0xffff and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0xfd55; op2val:0xfe00;
   valaddr_reg:x4; val_offset:988*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 988*FLEN/8, x8, x1, x3)

inst_522:
// fs1 == 1 and fe1 == 0x1f and fm1 == 0x155 and fs2 == 0 and fe2 == 0x1f and fm2 == 0x201 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0xffff and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0xfd55; op2val:0x7e01;
   valaddr_reg:x4; val_offset:990*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 990*FLEN/8, x8, x1, x3)

inst_523:
// fs1 == 1 and fe1 == 0x1f and fm1 == 0x155 and fs2 == 1 and fe2 == 0x1f and fm2 == 0x255 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0xffff and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0xfd55; op2val:0xfe55;
   valaddr_reg:x4; val_offset:992*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 992*FLEN/8, x8, x1, x3)

inst_524:
// fs1 == 1 and fe1 == 0x1f and fm1 == 0x155 and fs2 == 0 and fe2 == 0x1f and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0xffff and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0xfd55; op2val:0x7c01;
   valaddr_reg:x4; val_offset:994*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 994*FLEN/8, x8, x1, x3)

inst_525:
// fs1 == 1 and fe1 == 0x1f and fm1 == 0x155 and fs2 == 1 and fe2 == 0x1f and fm2 == 0x155 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0xffff and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0xfd55; op2val:0xfd55;
   valaddr_reg:x4; val_offset:996*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 996*FLEN/8, x8, x1, x3)

inst_526:
// fs1 == 1 and fe1 == 0x1f and fm1 == 0x155 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0xffff and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0xfd55; op2val:0x3c00;
   valaddr_reg:x4; val_offset:998*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 998*FLEN/8, x8, x1, x3)

inst_527:
// fs1 == 1 and fe1 == 0x1f and fm1 == 0x155 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0xffff and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0xfd55; op2val:0xbc00;
   valaddr_reg:x4; val_offset:1000*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 1000*FLEN/8, x8, x1, x3)

inst_528:
// fs1 == 0 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x3c00; op2val:0x0;
   valaddr_reg:x4; val_offset:1002*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 1002*FLEN/8, x8, x1, x3)

inst_529:
// fs1 == 0 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x3c00; op2val:0x8000;
   valaddr_reg:x4; val_offset:1004*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 1004*FLEN/8, x8, x1, x3)

inst_530:
// fs1 == 0 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x3c00; op2val:0x1;
   valaddr_reg:x4; val_offset:1006*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 1006*FLEN/8, x8, x1, x3)

inst_531:
// fs1 == 0 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x3c00; op2val:0x8001;
   valaddr_reg:x4; val_offset:1008*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 1008*FLEN/8, x8, x1, x3)

inst_532:
// fs1 == 0 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x002 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x3c00; op2val:0x2;
   valaddr_reg:x4; val_offset:1010*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 1010*FLEN/8, x8, x1, x3)

inst_533:
// fs1 == 0 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3fe and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x3c00; op2val:0x83fe;
   valaddr_reg:x4; val_offset:1012*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 1012*FLEN/8, x8, x1, x3)

inst_534:
// fs1 == 0 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x3c00; op2val:0x3ff;
   valaddr_reg:x4; val_offset:1014*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 1014*FLEN/8, x8, x1, x3)

inst_535:
// fs1 == 0 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x3c00; op2val:0x83ff;
   valaddr_reg:x4; val_offset:1016*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 1016*FLEN/8, x8, x1, x3)

inst_536:
// fs1 == 0 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x3c00; op2val:0x400;
   valaddr_reg:x4; val_offset:1018*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 1018*FLEN/8, x8, x1, x3)

inst_537:
// fs1 == 0 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x3c00; op2val:0x8400;
   valaddr_reg:x4; val_offset:1020*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 1020*FLEN/8, x8, x1, x3)

inst_538:
// fs1 == 0 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x3c00; op2val:0x401;
   valaddr_reg:x4; val_offset:1022*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 1022*FLEN/8, x8, x1, x3)

inst_539:
// fs1 == 0 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x055 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x3c00; op2val:0x8455;
   valaddr_reg:x4; val_offset:1024*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 1024*FLEN/8, x8, x1, x3)

inst_540:
// fs1 == 0 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 0 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x3c00; op2val:0x7bff;
   valaddr_reg:x4; val_offset:1026*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 1026*FLEN/8, x8, x1, x3)

inst_541:
// fs1 == 0 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x3c00; op2val:0xfbff;
   valaddr_reg:x4; val_offset:1028*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 1028*FLEN/8, x8, x1, x3)
RVTEST_SIGBASE(x1,signature_x1_4)

inst_542:
// fs1 == 0 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 0 and fe2 == 0x1f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x3c00; op2val:0x7c00;
   valaddr_reg:x4; val_offset:1030*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 1030*FLEN/8, x8, x1, x3)

inst_543:
// fs1 == 0 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 1 and fe2 == 0x1f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x3c00; op2val:0xfc00;
   valaddr_reg:x4; val_offset:1032*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 1032*FLEN/8, x8, x1, x3)

inst_544:
// fs1 == 0 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 0 and fe2 == 0x1f and fm2 == 0x200 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x3c00; op2val:0x7e00;
   valaddr_reg:x4; val_offset:1034*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 1034*FLEN/8, x8, x1, x3)

inst_545:
// fs1 == 0 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 1 and fe2 == 0x1f and fm2 == 0x200 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x3c00; op2val:0xfe00;
   valaddr_reg:x4; val_offset:1036*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 1036*FLEN/8, x8, x1, x3)

inst_546:
// fs1 == 0 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 0 and fe2 == 0x1f and fm2 == 0x201 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x3c00; op2val:0x7e01;
   valaddr_reg:x4; val_offset:1038*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 1038*FLEN/8, x8, x1, x3)

inst_547:
// fs1 == 0 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 1 and fe2 == 0x1f and fm2 == 0x255 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x3c00; op2val:0xfe55;
   valaddr_reg:x4; val_offset:1040*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 1040*FLEN/8, x8, x1, x3)

inst_548:
// fs1 == 0 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 0 and fe2 == 0x1f and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x3c00; op2val:0x7c01;
   valaddr_reg:x4; val_offset:1042*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 1042*FLEN/8, x8, x1, x3)

inst_549:
// fs1 == 0 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 1 and fe2 == 0x1f and fm2 == 0x155 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x3c00; op2val:0xfd55;
   valaddr_reg:x4; val_offset:1044*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 1044*FLEN/8, x8, x1, x3)

inst_550:
// fs1 == 0 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x3c00; op2val:0x3c00;
   valaddr_reg:x4; val_offset:1046*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 1046*FLEN/8, x8, x1, x3)

inst_551:
// fs1 == 0 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x3c00; op2val:0xbc00;
   valaddr_reg:x4; val_offset:1048*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 1048*FLEN/8, x8, x1, x3)

inst_552:
// fs1 == 1 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0xffff and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0xbc00; op2val:0x0;
   valaddr_reg:x4; val_offset:1050*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 1050*FLEN/8, x8, x1, x3)

inst_553:
// fs1 == 1 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0xffff and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0xbc00; op2val:0x8000;
   valaddr_reg:x4; val_offset:1052*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 1052*FLEN/8, x8, x1, x3)

inst_554:
// fs1 == 1 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0xffff and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0xbc00; op2val:0x1;
   valaddr_reg:x4; val_offset:1054*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 1054*FLEN/8, x8, x1, x3)

inst_555:
// fs1 == 1 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0xffff and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0xbc00; op2val:0x8001;
   valaddr_reg:x4; val_offset:1056*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 1056*FLEN/8, x8, x1, x3)

inst_556:
// fs1 == 1 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x002 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0xffff and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0xbc00; op2val:0x2;
   valaddr_reg:x4; val_offset:1058*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 1058*FLEN/8, x8, x1, x3)

inst_557:
// fs1 == 1 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3fe and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0xffff and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0xbc00; op2val:0x83fe;
   valaddr_reg:x4; val_offset:1060*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 1060*FLEN/8, x8, x1, x3)

inst_558:
// fs1 == 1 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0xffff and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0xbc00; op2val:0x3ff;
   valaddr_reg:x4; val_offset:1062*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 1062*FLEN/8, x8, x1, x3)

inst_559:
// fs1 == 1 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0xffff and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0xbc00; op2val:0x83ff;
   valaddr_reg:x4; val_offset:1064*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 1064*FLEN/8, x8, x1, x3)

inst_560:
// fs1 == 1 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0xffff and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0xbc00; op2val:0x400;
   valaddr_reg:x4; val_offset:1066*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 1066*FLEN/8, x8, x1, x3)

inst_561:
// fs1 == 1 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0xffff and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0xbc00; op2val:0x8400;
   valaddr_reg:x4; val_offset:1068*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 1068*FLEN/8, x8, x1, x3)

inst_562:
// fs1 == 1 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0xffff and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0xbc00; op2val:0x401;
   valaddr_reg:x4; val_offset:1070*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 1070*FLEN/8, x8, x1, x3)

inst_563:
// fs1 == 1 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x055 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0xffff and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0xbc00; op2val:0x8455;
   valaddr_reg:x4; val_offset:1072*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 1072*FLEN/8, x8, x1, x3)

inst_564:
// fs1 == 1 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 0 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0xffff and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0xbc00; op2val:0x7bff;
   valaddr_reg:x4; val_offset:1074*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 1074*FLEN/8, x8, x1, x3)

inst_565:
// fs1 == 1 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0xffff and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0xbc00; op2val:0xfbff;
   valaddr_reg:x4; val_offset:1076*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 1076*FLEN/8, x8, x1, x3)

inst_566:
// fs1 == 1 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 0 and fe2 == 0x1f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0xffff and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0xbc00; op2val:0x7c00;
   valaddr_reg:x4; val_offset:1078*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 1078*FLEN/8, x8, x1, x3)

inst_567:
// fs1 == 1 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 1 and fe2 == 0x1f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0xffff and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0xbc00; op2val:0xfc00;
   valaddr_reg:x4; val_offset:1080*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 1080*FLEN/8, x8, x1, x3)

inst_568:
// fs1 == 1 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 0 and fe2 == 0x1f and fm2 == 0x200 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0xffff and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0xbc00; op2val:0x7e00;
   valaddr_reg:x4; val_offset:1082*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 1082*FLEN/8, x8, x1, x3)

inst_569:
// fs1 == 1 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 1 and fe2 == 0x1f and fm2 == 0x200 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0xffff and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0xbc00; op2val:0xfe00;
   valaddr_reg:x4; val_offset:1084*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 1084*FLEN/8, x8, x1, x3)

inst_570:
// fs1 == 1 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 0 and fe2 == 0x1f and fm2 == 0x201 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0xffff and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0xbc00; op2val:0x7e01;
   valaddr_reg:x4; val_offset:1086*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 1086*FLEN/8, x8, x1, x3)

inst_571:
// fs1 == 1 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 1 and fe2 == 0x1f and fm2 == 0x255 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0xffff and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0xbc00; op2val:0xfe55;
   valaddr_reg:x4; val_offset:1088*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 1088*FLEN/8, x8, x1, x3)

inst_572:
// fs1 == 1 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 0 and fe2 == 0x1f and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0xffff and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0xbc00; op2val:0x7c01;
   valaddr_reg:x4; val_offset:1090*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 1090*FLEN/8, x8, x1, x3)

inst_573:
// fs1 == 1 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 1 and fe2 == 0x1f and fm2 == 0x155 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0xffff and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0xbc00; op2val:0xfd55;
   valaddr_reg:x4; val_offset:1092*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 1092*FLEN/8, x8, x1, x3)

inst_574:
// fs1 == 1 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0xffff and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0xbc00; op2val:0x3c00;
   valaddr_reg:x4; val_offset:1094*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 1094*FLEN/8, x8, x1, x3)

inst_575:
// fs1 == 1 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0xffff and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0xbc00; op2val:0xbc00;
   valaddr_reg:x4; val_offset:1096*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 1096*FLEN/8, x8, x1, x3)

inst_576:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x0; op2val:0x8000;
   valaddr_reg:x4; val_offset:1098*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 1098*FLEN/8, x8, x1, x3)

inst_577:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x0; op2val:0x8001;
   valaddr_reg:x4; val_offset:1100*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 1100*FLEN/8, x8, x1, x3)

inst_578:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x0; op2val:0x3ff;
   valaddr_reg:x4; val_offset:1102*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 1102*FLEN/8, x8, x1, x3)

inst_579:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x0; op2val:0x7bff;
   valaddr_reg:x4; val_offset:1104*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 1104*FLEN/8, x8, x1, x3)

inst_580:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0xffff and rs2_sgn_prefix == 0x0000  
/* opcode: fmul.h ; op1:x30; op2:x29; dest:x31; op1val:0x8000; op2val:0x1;
   valaddr_reg:x4; val_offset:1106*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x3
*/
TEST_FPRR_OP(fmul.h, x31, x30, x29, dyn, 0, 0, x4, 1106*FLEN/8, x8, x1, x3)
#endif


RVTEST_CODE_END
RVMODEL_HALT

RVTEST_DATA_BEGIN
.align 4
rvtest_data:
.word 0xbabecafe
.word 0xabecafeb
.word 0xbecafeba
.word 0xecafebab
test_dataset_0:
NAN_BOXED(0,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(1,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(2,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(33790,16,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(33791,16,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(1024,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(1025,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(33877,16,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(31743,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(64511,16,FLEN)
test_dataset_1:
NAN_BOXED(0,32,FLEN)
NAN_BOXED(31744,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(64512,16,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(32256,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(65024,16,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(32257,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(65109,16,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(31745,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(64853,16,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(15360,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(1,32,FLEN)
test_dataset_2:
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(32769,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(2,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(33790,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(1023,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(33791,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(1025,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(33877,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(31744,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(64512,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(32256,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(65024,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(32257,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(65109,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(31745,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(64853,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(1,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(1,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(1,16,FLEN)
NAN_BOXED(1,16,FLEN)
NAN_BOXED(1,16,FLEN)
NAN_BOXED(32769,16,FLEN)
NAN_BOXED(1,16,FLEN)
NAN_BOXED(2,16,FLEN)
NAN_BOXED(1,16,FLEN)
NAN_BOXED(33790,16,FLEN)
NAN_BOXED(1,16,FLEN)
NAN_BOXED(1023,16,FLEN)
NAN_BOXED(1,16,FLEN)
NAN_BOXED(33791,16,FLEN)
NAN_BOXED(1,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(1,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(1,16,FLEN)
NAN_BOXED(1025,16,FLEN)
NAN_BOXED(1,16,FLEN)
NAN_BOXED(33877,16,FLEN)
NAN_BOXED(1,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(1,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(1,16,FLEN)
NAN_BOXED(31744,16,FLEN)
NAN_BOXED(1,16,FLEN)
NAN_BOXED(64512,16,FLEN)
NAN_BOXED(1,16,FLEN)
NAN_BOXED(32256,16,FLEN)
NAN_BOXED(1,16,FLEN)
NAN_BOXED(65024,16,FLEN)
NAN_BOXED(1,16,FLEN)
NAN_BOXED(32257,16,FLEN)
NAN_BOXED(1,16,FLEN)
NAN_BOXED(65109,16,FLEN)
NAN_BOXED(1,16,FLEN)
NAN_BOXED(31745,16,FLEN)
NAN_BOXED(1,16,FLEN)
NAN_BOXED(64853,16,FLEN)
NAN_BOXED(1,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(1,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(32769,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(32769,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(32769,16,FLEN)
NAN_BOXED(1,16,FLEN)
NAN_BOXED(32769,16,FLEN)
NAN_BOXED(32769,16,FLEN)
NAN_BOXED(32769,16,FLEN)
NAN_BOXED(2,16,FLEN)
NAN_BOXED(32769,16,FLEN)
NAN_BOXED(33790,16,FLEN)
NAN_BOXED(32769,16,FLEN)
NAN_BOXED(1023,16,FLEN)
NAN_BOXED(32769,16,FLEN)
NAN_BOXED(33791,16,FLEN)
NAN_BOXED(32769,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(32769,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(32769,16,FLEN)
NAN_BOXED(1025,16,FLEN)
NAN_BOXED(32769,16,FLEN)
NAN_BOXED(33877,16,FLEN)
NAN_BOXED(32769,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(32769,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(32769,16,FLEN)
NAN_BOXED(31744,16,FLEN)
NAN_BOXED(32769,16,FLEN)
NAN_BOXED(64512,16,FLEN)
NAN_BOXED(32769,16,FLEN)
NAN_BOXED(32256,16,FLEN)
NAN_BOXED(32769,16,FLEN)
NAN_BOXED(65024,16,FLEN)
NAN_BOXED(32769,16,FLEN)
NAN_BOXED(32257,16,FLEN)
NAN_BOXED(32769,16,FLEN)
NAN_BOXED(65109,16,FLEN)
NAN_BOXED(32769,16,FLEN)
NAN_BOXED(31745,16,FLEN)
NAN_BOXED(32769,16,FLEN)
NAN_BOXED(64853,16,FLEN)
NAN_BOXED(32769,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(32769,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(2,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(2,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(2,16,FLEN)
NAN_BOXED(1,16,FLEN)
NAN_BOXED(2,16,FLEN)
NAN_BOXED(32769,16,FLEN)
NAN_BOXED(2,16,FLEN)
NAN_BOXED(2,16,FLEN)
NAN_BOXED(2,16,FLEN)
NAN_BOXED(33790,16,FLEN)
NAN_BOXED(2,16,FLEN)
NAN_BOXED(1023,16,FLEN)
NAN_BOXED(2,16,FLEN)
NAN_BOXED(33791,16,FLEN)
NAN_BOXED(2,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(2,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(2,16,FLEN)
NAN_BOXED(1025,16,FLEN)
NAN_BOXED(2,16,FLEN)
NAN_BOXED(33877,16,FLEN)
NAN_BOXED(2,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(2,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(2,16,FLEN)
NAN_BOXED(31744,16,FLEN)
NAN_BOXED(2,16,FLEN)
NAN_BOXED(64512,16,FLEN)
NAN_BOXED(2,16,FLEN)
NAN_BOXED(32256,16,FLEN)
NAN_BOXED(2,16,FLEN)
NAN_BOXED(65024,16,FLEN)
NAN_BOXED(2,16,FLEN)
NAN_BOXED(32257,16,FLEN)
NAN_BOXED(2,16,FLEN)
NAN_BOXED(65109,16,FLEN)
NAN_BOXED(2,16,FLEN)
NAN_BOXED(31745,16,FLEN)
NAN_BOXED(2,16,FLEN)
NAN_BOXED(64853,16,FLEN)
NAN_BOXED(2,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(2,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(33790,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(33790,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(33790,16,FLEN)
NAN_BOXED(1,16,FLEN)
NAN_BOXED(33790,16,FLEN)
NAN_BOXED(32769,16,FLEN)
NAN_BOXED(33790,16,FLEN)
NAN_BOXED(2,16,FLEN)
NAN_BOXED(33790,16,FLEN)
NAN_BOXED(33790,16,FLEN)
NAN_BOXED(33790,16,FLEN)
NAN_BOXED(1023,16,FLEN)
NAN_BOXED(33790,16,FLEN)
NAN_BOXED(33791,16,FLEN)
NAN_BOXED(33790,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(33790,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(33790,16,FLEN)
NAN_BOXED(1025,16,FLEN)
NAN_BOXED(33790,16,FLEN)
NAN_BOXED(33877,16,FLEN)
NAN_BOXED(33790,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(33790,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(33790,16,FLEN)
NAN_BOXED(31744,16,FLEN)
NAN_BOXED(33790,16,FLEN)
NAN_BOXED(64512,16,FLEN)
NAN_BOXED(33790,16,FLEN)
NAN_BOXED(32256,16,FLEN)
NAN_BOXED(33790,16,FLEN)
NAN_BOXED(65024,16,FLEN)
NAN_BOXED(33790,16,FLEN)
NAN_BOXED(32257,16,FLEN)
NAN_BOXED(33790,16,FLEN)
NAN_BOXED(65109,16,FLEN)
NAN_BOXED(33790,16,FLEN)
NAN_BOXED(31745,16,FLEN)
NAN_BOXED(33790,16,FLEN)
NAN_BOXED(64853,16,FLEN)
NAN_BOXED(33790,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(33790,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(1023,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(1023,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(1023,16,FLEN)
NAN_BOXED(1,16,FLEN)
NAN_BOXED(1023,16,FLEN)
NAN_BOXED(32769,16,FLEN)
NAN_BOXED(1023,16,FLEN)
NAN_BOXED(2,16,FLEN)
NAN_BOXED(1023,16,FLEN)
NAN_BOXED(33790,16,FLEN)
NAN_BOXED(1023,16,FLEN)
NAN_BOXED(1023,16,FLEN)
NAN_BOXED(1023,16,FLEN)
NAN_BOXED(33791,16,FLEN)
NAN_BOXED(1023,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(1023,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(1023,16,FLEN)
NAN_BOXED(1025,16,FLEN)
NAN_BOXED(1023,16,FLEN)
NAN_BOXED(33877,16,FLEN)
NAN_BOXED(1023,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(1023,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(1023,16,FLEN)
NAN_BOXED(31744,16,FLEN)
NAN_BOXED(1023,16,FLEN)
NAN_BOXED(64512,16,FLEN)
NAN_BOXED(1023,16,FLEN)
NAN_BOXED(32256,16,FLEN)
NAN_BOXED(1023,16,FLEN)
NAN_BOXED(65024,16,FLEN)
NAN_BOXED(1023,16,FLEN)
NAN_BOXED(32257,16,FLEN)
NAN_BOXED(1023,16,FLEN)
NAN_BOXED(65109,16,FLEN)
NAN_BOXED(1023,16,FLEN)
NAN_BOXED(31745,16,FLEN)
NAN_BOXED(1023,16,FLEN)
NAN_BOXED(64853,16,FLEN)
NAN_BOXED(1023,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(1023,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(33791,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(33791,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(33791,16,FLEN)
NAN_BOXED(1,16,FLEN)
NAN_BOXED(33791,16,FLEN)
NAN_BOXED(32769,16,FLEN)
NAN_BOXED(33791,16,FLEN)
NAN_BOXED(2,16,FLEN)
NAN_BOXED(33791,16,FLEN)
NAN_BOXED(33790,16,FLEN)
NAN_BOXED(33791,16,FLEN)
NAN_BOXED(1023,16,FLEN)
NAN_BOXED(33791,16,FLEN)
NAN_BOXED(33791,16,FLEN)
NAN_BOXED(33791,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(33791,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(33791,16,FLEN)
NAN_BOXED(1025,16,FLEN)
NAN_BOXED(33791,16,FLEN)
NAN_BOXED(33877,16,FLEN)
NAN_BOXED(33791,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(33791,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(33791,16,FLEN)
NAN_BOXED(31744,16,FLEN)
NAN_BOXED(33791,16,FLEN)
NAN_BOXED(64512,16,FLEN)
NAN_BOXED(33791,16,FLEN)
NAN_BOXED(32256,16,FLEN)
NAN_BOXED(33791,16,FLEN)
NAN_BOXED(65024,16,FLEN)
NAN_BOXED(33791,16,FLEN)
NAN_BOXED(32257,16,FLEN)
NAN_BOXED(33791,16,FLEN)
NAN_BOXED(65109,16,FLEN)
NAN_BOXED(33791,16,FLEN)
NAN_BOXED(31745,16,FLEN)
NAN_BOXED(33791,16,FLEN)
NAN_BOXED(64853,16,FLEN)
NAN_BOXED(33791,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(33791,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(1,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(32769,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(2,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(33790,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(1023,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(33791,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(1025,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(33877,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(31744,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(64512,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(32256,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(65024,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(32257,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(65109,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(31745,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(64853,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(1,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(32769,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(2,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(33790,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(1023,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(33791,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(1025,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(33877,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(31744,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(64512,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(32256,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(65024,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(32257,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(65109,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(31745,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(64853,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(1025,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(1025,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(1025,16,FLEN)
NAN_BOXED(1,16,FLEN)
NAN_BOXED(1025,16,FLEN)
NAN_BOXED(32769,16,FLEN)
NAN_BOXED(1025,16,FLEN)
NAN_BOXED(2,16,FLEN)
NAN_BOXED(1025,16,FLEN)
NAN_BOXED(33790,16,FLEN)
NAN_BOXED(1025,16,FLEN)
NAN_BOXED(1023,16,FLEN)
NAN_BOXED(1025,16,FLEN)
NAN_BOXED(33791,16,FLEN)
NAN_BOXED(1025,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(1025,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(1025,16,FLEN)
NAN_BOXED(1025,16,FLEN)
NAN_BOXED(1025,16,FLEN)
NAN_BOXED(33877,16,FLEN)
NAN_BOXED(1025,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(1025,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(1025,16,FLEN)
NAN_BOXED(31744,16,FLEN)
NAN_BOXED(1025,16,FLEN)
NAN_BOXED(64512,16,FLEN)
NAN_BOXED(1025,16,FLEN)
NAN_BOXED(32256,16,FLEN)
NAN_BOXED(1025,16,FLEN)
NAN_BOXED(65024,16,FLEN)
NAN_BOXED(1025,16,FLEN)
NAN_BOXED(32257,16,FLEN)
NAN_BOXED(1025,16,FLEN)
NAN_BOXED(65109,16,FLEN)
NAN_BOXED(1025,16,FLEN)
NAN_BOXED(31745,16,FLEN)
NAN_BOXED(1025,16,FLEN)
NAN_BOXED(64853,16,FLEN)
NAN_BOXED(1025,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(1025,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(33877,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(33877,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(33877,16,FLEN)
NAN_BOXED(1,16,FLEN)
NAN_BOXED(33877,16,FLEN)
NAN_BOXED(32769,16,FLEN)
NAN_BOXED(33877,16,FLEN)
NAN_BOXED(2,16,FLEN)
NAN_BOXED(33877,16,FLEN)
NAN_BOXED(33790,16,FLEN)
NAN_BOXED(33877,16,FLEN)
NAN_BOXED(1023,16,FLEN)
NAN_BOXED(33877,16,FLEN)
NAN_BOXED(33791,16,FLEN)
NAN_BOXED(33877,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(33877,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(33877,16,FLEN)
NAN_BOXED(1025,16,FLEN)
NAN_BOXED(33877,16,FLEN)
NAN_BOXED(33877,16,FLEN)
NAN_BOXED(33877,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(33877,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(33877,16,FLEN)
NAN_BOXED(31744,16,FLEN)
NAN_BOXED(33877,16,FLEN)
NAN_BOXED(64512,16,FLEN)
NAN_BOXED(33877,16,FLEN)
NAN_BOXED(32256,16,FLEN)
NAN_BOXED(33877,16,FLEN)
NAN_BOXED(65024,16,FLEN)
NAN_BOXED(33877,16,FLEN)
NAN_BOXED(32257,16,FLEN)
NAN_BOXED(33877,16,FLEN)
NAN_BOXED(65109,16,FLEN)
NAN_BOXED(33877,16,FLEN)
NAN_BOXED(31745,16,FLEN)
NAN_BOXED(33877,16,FLEN)
NAN_BOXED(64853,16,FLEN)
NAN_BOXED(33877,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(33877,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(1,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(32769,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(2,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(33790,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(1023,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(33791,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(1025,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(33877,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31744,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(64512,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(32256,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(65024,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(32257,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(65109,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31745,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(64853,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(1,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(32769,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(2,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(33790,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(1023,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(33791,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(1025,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(33877,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(31744,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(64512,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(32256,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(65024,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(32257,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(65109,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(31745,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(64853,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(31744,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(31744,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(31744,16,FLEN)
NAN_BOXED(1,16,FLEN)
NAN_BOXED(31744,16,FLEN)
NAN_BOXED(32769,16,FLEN)
NAN_BOXED(31744,16,FLEN)
NAN_BOXED(2,16,FLEN)
NAN_BOXED(31744,16,FLEN)
NAN_BOXED(33790,16,FLEN)
NAN_BOXED(31744,16,FLEN)
NAN_BOXED(1023,16,FLEN)
NAN_BOXED(31744,16,FLEN)
NAN_BOXED(33791,16,FLEN)
NAN_BOXED(31744,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(31744,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(31744,16,FLEN)
NAN_BOXED(1025,16,FLEN)
NAN_BOXED(31744,16,FLEN)
NAN_BOXED(33877,16,FLEN)
NAN_BOXED(31744,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31744,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(31744,16,FLEN)
NAN_BOXED(31744,16,FLEN)
NAN_BOXED(31744,16,FLEN)
NAN_BOXED(64512,16,FLEN)
NAN_BOXED(31744,16,FLEN)
NAN_BOXED(32256,16,FLEN)
NAN_BOXED(31744,16,FLEN)
NAN_BOXED(65024,16,FLEN)
NAN_BOXED(31744,16,FLEN)
NAN_BOXED(32257,16,FLEN)
NAN_BOXED(31744,16,FLEN)
NAN_BOXED(65109,16,FLEN)
NAN_BOXED(31744,16,FLEN)
NAN_BOXED(31745,16,FLEN)
NAN_BOXED(31744,16,FLEN)
NAN_BOXED(64853,16,FLEN)
NAN_BOXED(31744,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(31744,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(64512,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(64512,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(64512,16,FLEN)
NAN_BOXED(1,16,FLEN)
NAN_BOXED(64512,16,FLEN)
NAN_BOXED(32769,16,FLEN)
NAN_BOXED(64512,16,FLEN)
NAN_BOXED(2,16,FLEN)
NAN_BOXED(64512,16,FLEN)
NAN_BOXED(33790,16,FLEN)
NAN_BOXED(64512,16,FLEN)
NAN_BOXED(1023,16,FLEN)
NAN_BOXED(64512,16,FLEN)
NAN_BOXED(33791,16,FLEN)
NAN_BOXED(64512,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(64512,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(64512,16,FLEN)
NAN_BOXED(1025,16,FLEN)
NAN_BOXED(64512,16,FLEN)
NAN_BOXED(33877,16,FLEN)
NAN_BOXED(64512,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(64512,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(64512,16,FLEN)
NAN_BOXED(31744,16,FLEN)
NAN_BOXED(64512,16,FLEN)
NAN_BOXED(64512,16,FLEN)
NAN_BOXED(64512,16,FLEN)
NAN_BOXED(32256,16,FLEN)
NAN_BOXED(64512,16,FLEN)
NAN_BOXED(65024,16,FLEN)
NAN_BOXED(64512,16,FLEN)
NAN_BOXED(32257,16,FLEN)
NAN_BOXED(64512,16,FLEN)
NAN_BOXED(65109,16,FLEN)
NAN_BOXED(64512,16,FLEN)
NAN_BOXED(31745,16,FLEN)
NAN_BOXED(64512,16,FLEN)
NAN_BOXED(64853,16,FLEN)
NAN_BOXED(64512,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(64512,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(32256,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(32256,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(32256,16,FLEN)
NAN_BOXED(1,16,FLEN)
NAN_BOXED(32256,16,FLEN)
NAN_BOXED(32769,16,FLEN)
NAN_BOXED(32256,16,FLEN)
NAN_BOXED(2,16,FLEN)
NAN_BOXED(32256,16,FLEN)
NAN_BOXED(33790,16,FLEN)
NAN_BOXED(32256,16,FLEN)
NAN_BOXED(1023,16,FLEN)
NAN_BOXED(32256,16,FLEN)
NAN_BOXED(33791,16,FLEN)
NAN_BOXED(32256,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(32256,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(32256,16,FLEN)
NAN_BOXED(1025,16,FLEN)
NAN_BOXED(32256,16,FLEN)
NAN_BOXED(33877,16,FLEN)
NAN_BOXED(32256,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(32256,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(32256,16,FLEN)
NAN_BOXED(31744,16,FLEN)
NAN_BOXED(32256,16,FLEN)
NAN_BOXED(64512,16,FLEN)
NAN_BOXED(32256,16,FLEN)
NAN_BOXED(32256,16,FLEN)
NAN_BOXED(32256,16,FLEN)
NAN_BOXED(65024,16,FLEN)
NAN_BOXED(32256,16,FLEN)
NAN_BOXED(32257,16,FLEN)
NAN_BOXED(32256,16,FLEN)
NAN_BOXED(65109,16,FLEN)
NAN_BOXED(32256,16,FLEN)
NAN_BOXED(31745,16,FLEN)
NAN_BOXED(32256,16,FLEN)
NAN_BOXED(64853,16,FLEN)
NAN_BOXED(32256,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(32256,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(65024,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(65024,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(65024,16,FLEN)
NAN_BOXED(1,16,FLEN)
NAN_BOXED(65024,16,FLEN)
NAN_BOXED(32769,16,FLEN)
NAN_BOXED(65024,16,FLEN)
NAN_BOXED(2,16,FLEN)
NAN_BOXED(65024,16,FLEN)
NAN_BOXED(33790,16,FLEN)
NAN_BOXED(65024,16,FLEN)
NAN_BOXED(1023,16,FLEN)
NAN_BOXED(65024,16,FLEN)
NAN_BOXED(33791,16,FLEN)
NAN_BOXED(65024,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(65024,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(65024,16,FLEN)
NAN_BOXED(1025,16,FLEN)
NAN_BOXED(65024,16,FLEN)
NAN_BOXED(33877,16,FLEN)
NAN_BOXED(65024,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(65024,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(65024,16,FLEN)
NAN_BOXED(31744,16,FLEN)
NAN_BOXED(65024,16,FLEN)
NAN_BOXED(64512,16,FLEN)
NAN_BOXED(65024,16,FLEN)
NAN_BOXED(32256,16,FLEN)
NAN_BOXED(65024,16,FLEN)
NAN_BOXED(65024,16,FLEN)
NAN_BOXED(65024,16,FLEN)
NAN_BOXED(32257,16,FLEN)
NAN_BOXED(65024,16,FLEN)
NAN_BOXED(65109,16,FLEN)
NAN_BOXED(65024,16,FLEN)
NAN_BOXED(31745,16,FLEN)
NAN_BOXED(65024,16,FLEN)
NAN_BOXED(64853,16,FLEN)
NAN_BOXED(65024,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(65024,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(32257,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(32257,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(32257,16,FLEN)
NAN_BOXED(1,16,FLEN)
NAN_BOXED(32257,16,FLEN)
NAN_BOXED(32769,16,FLEN)
NAN_BOXED(32257,16,FLEN)
NAN_BOXED(2,16,FLEN)
NAN_BOXED(32257,16,FLEN)
NAN_BOXED(33790,16,FLEN)
NAN_BOXED(32257,16,FLEN)
NAN_BOXED(1023,16,FLEN)
NAN_BOXED(32257,16,FLEN)
NAN_BOXED(33791,16,FLEN)
NAN_BOXED(32257,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(32257,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(32257,16,FLEN)
NAN_BOXED(1025,16,FLEN)
NAN_BOXED(32257,16,FLEN)
NAN_BOXED(33877,16,FLEN)
NAN_BOXED(32257,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(32257,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(32257,16,FLEN)
NAN_BOXED(31744,16,FLEN)
NAN_BOXED(32257,16,FLEN)
NAN_BOXED(64512,16,FLEN)
NAN_BOXED(32257,16,FLEN)
NAN_BOXED(32256,16,FLEN)
NAN_BOXED(32257,16,FLEN)
NAN_BOXED(65024,16,FLEN)
NAN_BOXED(32257,16,FLEN)
NAN_BOXED(32257,16,FLEN)
NAN_BOXED(32257,16,FLEN)
NAN_BOXED(65109,16,FLEN)
NAN_BOXED(32257,16,FLEN)
NAN_BOXED(31745,16,FLEN)
NAN_BOXED(32257,16,FLEN)
NAN_BOXED(64853,16,FLEN)
NAN_BOXED(32257,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(32257,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(65109,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(65109,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(65109,16,FLEN)
NAN_BOXED(1,16,FLEN)
NAN_BOXED(65109,16,FLEN)
NAN_BOXED(32769,16,FLEN)
NAN_BOXED(65109,16,FLEN)
NAN_BOXED(2,16,FLEN)
NAN_BOXED(65109,16,FLEN)
NAN_BOXED(33790,16,FLEN)
NAN_BOXED(65109,16,FLEN)
NAN_BOXED(1023,16,FLEN)
NAN_BOXED(65109,16,FLEN)
NAN_BOXED(33791,16,FLEN)
NAN_BOXED(65109,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(65109,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(65109,16,FLEN)
NAN_BOXED(1025,16,FLEN)
NAN_BOXED(65109,16,FLEN)
NAN_BOXED(33877,16,FLEN)
NAN_BOXED(65109,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(65109,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(65109,16,FLEN)
NAN_BOXED(31744,16,FLEN)
NAN_BOXED(65109,16,FLEN)
NAN_BOXED(64512,16,FLEN)
NAN_BOXED(65109,16,FLEN)
NAN_BOXED(32256,16,FLEN)
NAN_BOXED(65109,16,FLEN)
NAN_BOXED(65024,16,FLEN)
NAN_BOXED(65109,16,FLEN)
NAN_BOXED(32257,16,FLEN)
NAN_BOXED(65109,16,FLEN)
NAN_BOXED(65109,16,FLEN)
NAN_BOXED(65109,16,FLEN)
NAN_BOXED(31745,16,FLEN)
NAN_BOXED(65109,16,FLEN)
NAN_BOXED(64853,16,FLEN)
NAN_BOXED(65109,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(65109,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(31745,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(31745,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(31745,16,FLEN)
NAN_BOXED(1,16,FLEN)
NAN_BOXED(31745,16,FLEN)
NAN_BOXED(32769,16,FLEN)
NAN_BOXED(31745,16,FLEN)
NAN_BOXED(2,16,FLEN)
NAN_BOXED(31745,16,FLEN)
NAN_BOXED(33790,16,FLEN)
NAN_BOXED(31745,16,FLEN)
NAN_BOXED(1023,16,FLEN)
NAN_BOXED(31745,16,FLEN)
NAN_BOXED(33791,16,FLEN)
NAN_BOXED(31745,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(31745,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(31745,16,FLEN)
NAN_BOXED(1025,16,FLEN)
NAN_BOXED(31745,16,FLEN)
NAN_BOXED(33877,16,FLEN)
NAN_BOXED(31745,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31745,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(31745,16,FLEN)
NAN_BOXED(31744,16,FLEN)
NAN_BOXED(31745,16,FLEN)
NAN_BOXED(64512,16,FLEN)
NAN_BOXED(31745,16,FLEN)
NAN_BOXED(32256,16,FLEN)
NAN_BOXED(31745,16,FLEN)
NAN_BOXED(65024,16,FLEN)
NAN_BOXED(31745,16,FLEN)
NAN_BOXED(32257,16,FLEN)
NAN_BOXED(31745,16,FLEN)
NAN_BOXED(65109,16,FLEN)
NAN_BOXED(31745,16,FLEN)
NAN_BOXED(31745,16,FLEN)
NAN_BOXED(31745,16,FLEN)
NAN_BOXED(64853,16,FLEN)
NAN_BOXED(31745,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(31745,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(64853,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(64853,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(64853,16,FLEN)
NAN_BOXED(1,16,FLEN)
NAN_BOXED(64853,16,FLEN)
NAN_BOXED(32769,16,FLEN)
NAN_BOXED(64853,16,FLEN)
NAN_BOXED(2,16,FLEN)
NAN_BOXED(64853,16,FLEN)
NAN_BOXED(33790,16,FLEN)
NAN_BOXED(64853,16,FLEN)
NAN_BOXED(1023,16,FLEN)
NAN_BOXED(64853,16,FLEN)
NAN_BOXED(33791,16,FLEN)
NAN_BOXED(64853,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(64853,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(64853,16,FLEN)
NAN_BOXED(1025,16,FLEN)
NAN_BOXED(64853,16,FLEN)
NAN_BOXED(33877,16,FLEN)
NAN_BOXED(64853,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(64853,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(64853,16,FLEN)
NAN_BOXED(31744,16,FLEN)
NAN_BOXED(64853,16,FLEN)
NAN_BOXED(64512,16,FLEN)
NAN_BOXED(64853,16,FLEN)
NAN_BOXED(32256,16,FLEN)
NAN_BOXED(64853,16,FLEN)
NAN_BOXED(65024,16,FLEN)
NAN_BOXED(64853,16,FLEN)
NAN_BOXED(32257,16,FLEN)
NAN_BOXED(64853,16,FLEN)
NAN_BOXED(65109,16,FLEN)
NAN_BOXED(64853,16,FLEN)
NAN_BOXED(31745,16,FLEN)
NAN_BOXED(64853,16,FLEN)
NAN_BOXED(64853,16,FLEN)
NAN_BOXED(64853,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(64853,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(1,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(32769,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(2,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(33790,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(1023,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(33791,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(1025,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(33877,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(31744,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(64512,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(32256,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(65024,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(32257,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(65109,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(31745,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(64853,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(1,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(32769,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(2,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(33790,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(1023,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(33791,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(1025,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(33877,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(31744,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(64512,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(32256,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(65024,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(32257,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(65109,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(31745,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(64853,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(32769,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(1023,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(1,16,FLEN)
RVTEST_DATA_END

RVMODEL_DATA_BEGIN
rvtest_sig_begin:
sig_begin_canary:
CANARY;



signature_x3_0:
    .fill 0*((SIGALIGN)/4),4,0xdeadbeef


signature_x3_1:
    .fill 32*((SIGALIGN)/4),4,0xdeadbeef


signature_x14_0:
    .fill 28*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_0:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_1:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_2:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_3:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_4:
    .fill 78*((SIGALIGN)/4),4,0xdeadbeef

#ifdef rvtest_mtrap_routine
tsig_begin_canary:
CANARY;

mtrap_sigptr:
    .fill 64*XLEN/32,4,0xdeadbeef

tsig_end_canary:
CANARY;
#endif

#ifdef rvtest_gpr_save

gpr_save:
    .fill 32*XLEN/32,4,0xdeadbeef

#endif


sig_end_canary:
CANARY;
rvtest_sig_end:
RVMODEL_DATA_END
