# MIPS-Processor
A 5-stage pipelined MIPS processor implementation. This project focuses on increasing CPU throughput by using a pipeline and incorporates logic to handle all major hazards: data hazards (using forwarding/bypassing) and control hazards (using branch prediction and/or flushing).
