0.6
2017.3
Oct  4 2017
20:11:37
D:/Code/Verilog_HDL/test/MiniMIPS32/MiniMIPS32.sim/sim_1/behav/xsim/glbl.v,1507081072,verilog,,,,glbl,,,,,,,,
D:/Code/Verilog_HDL/test/MiniMIPS32/MiniMIPS32.srcs/sim_1/new/MiniMIPS32_SYS_tb.v,1556545362,verilog,,,,MiniMIPS32_SYS_tb,,,../../../../MiniMIPS32.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/Code/Verilog_HDL/test/MiniMIPS32/MiniMIPS32.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v,1556544843,verilog,,D:/Code/Verilog_HDL/test/MiniMIPS32/MiniMIPS32.srcs/sources_1/new/MiniMIPS32.v,,clk_wiz_0,,,../../../../MiniMIPS32.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/Code/Verilog_HDL/test/MiniMIPS32/MiniMIPS32.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v,1556544843,verilog,,D:/Code/Verilog_HDL/test/MiniMIPS32/MiniMIPS32.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v,,clk_wiz_0_clk_wiz,,,../../../../MiniMIPS32.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/Code/Verilog_HDL/test/MiniMIPS32/MiniMIPS32.srcs/sources_1/ip/inst_rom/sim/inst_rom.v,1556545102,verilog,,D:/Code/Verilog_HDL/test/MiniMIPS32/MiniMIPS32.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v,,inst_rom,,,../../../../MiniMIPS32.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/Code/Verilog_HDL/test/MiniMIPS32/MiniMIPS32.srcs/sources_1/new/MiniMIPS32.v,1603160438,verilog,,D:/Code/Verilog_HDL/test/MiniMIPS32/MiniMIPS32.srcs/sources_1/new/MiniMIPS32_SYS.v,D:/Code/Verilog_HDL/test/MiniMIPS32/MiniMIPS32.srcs/sources_1/new/defines.v,MiniMIPS32,,,../../../../MiniMIPS32.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/Code/Verilog_HDL/test/MiniMIPS32/MiniMIPS32.srcs/sources_1/new/MiniMIPS32_SYS.v,1556545136,verilog,,D:/Code/Verilog_HDL/test/MiniMIPS32/MiniMIPS32.srcs/sources_1/new/exe_stage.v,D:/Code/Verilog_HDL/test/MiniMIPS32/MiniMIPS32.srcs/sources_1/new/defines.v,MiniMIPS32_SYS,,,../../../../MiniMIPS32.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/Code/Verilog_HDL/test/MiniMIPS32/MiniMIPS32.srcs/sources_1/new/defines.v,1556544015,verilog,,,,,,,,,,,,
D:/Code/Verilog_HDL/test/MiniMIPS32/MiniMIPS32.srcs/sources_1/new/exe_stage.v,1556544391,verilog,,D:/Code/Verilog_HDL/test/MiniMIPS32/MiniMIPS32.srcs/sources_1/new/exemem_reg.v,D:/Code/Verilog_HDL/test/MiniMIPS32/MiniMIPS32.srcs/sources_1/new/defines.v,exe_stage,,,../../../../MiniMIPS32.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/Code/Verilog_HDL/test/MiniMIPS32/MiniMIPS32.srcs/sources_1/new/exemem_reg.v,1556544403,verilog,,D:/Code/Verilog_HDL/test/MiniMIPS32/MiniMIPS32.srcs/sources_1/new/hilo.v,D:/Code/Verilog_HDL/test/MiniMIPS32/MiniMIPS32.srcs/sources_1/new/defines.v,exemem_reg,,,../../../../MiniMIPS32.srcs/sources_1/ip/clk_wiz_0,,,,,
,,,,D:/Code/Verilog_HDL/test/MiniMIPS32/MiniMIPS32.srcs/sources_1/new/id_stage.v,,hilo,,,,,,,,
D:/Code/Verilog_HDL/test/MiniMIPS32/MiniMIPS32.srcs/sources_1/new/id_stage.v,1556544329,verilog,,D:/Code/Verilog_HDL/test/MiniMIPS32/MiniMIPS32.srcs/sources_1/new/idexe_reg.v,D:/Code/Verilog_HDL/test/MiniMIPS32/MiniMIPS32.srcs/sources_1/new/defines.v,id_stage,,,../../../../MiniMIPS32.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/Code/Verilog_HDL/test/MiniMIPS32/MiniMIPS32.srcs/sources_1/new/idexe_reg.v,1556544344,verilog,,D:/Code/Verilog_HDL/test/MiniMIPS32/MiniMIPS32.srcs/sources_1/new/if_stage.v,D:/Code/Verilog_HDL/test/MiniMIPS32/MiniMIPS32.srcs/sources_1/new/defines.v,idexe_reg,,,../../../../MiniMIPS32.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/Code/Verilog_HDL/test/MiniMIPS32/MiniMIPS32.srcs/sources_1/new/if_stage.v,1556544239,verilog,,D:/Code/Verilog_HDL/test/MiniMIPS32/MiniMIPS32.srcs/sources_1/new/ifid_reg.v,D:/Code/Verilog_HDL/test/MiniMIPS32/MiniMIPS32.srcs/sources_1/new/defines.v,if_stage,,,../../../../MiniMIPS32.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/Code/Verilog_HDL/test/MiniMIPS32/MiniMIPS32.srcs/sources_1/new/ifid_reg.v,1556544319,verilog,,D:/Code/Verilog_HDL/test/MiniMIPS32/MiniMIPS32.srcs/sources_1/new/mem_stage.v,D:/Code/Verilog_HDL/test/MiniMIPS32/MiniMIPS32.srcs/sources_1/new/defines.v,ifid_reg,,,../../../../MiniMIPS32.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/Code/Verilog_HDL/test/MiniMIPS32/MiniMIPS32.srcs/sources_1/new/mem_stage.v,1556544420,verilog,,D:/Code/Verilog_HDL/test/MiniMIPS32/MiniMIPS32.srcs/sources_1/new/memwb_reg.v,D:/Code/Verilog_HDL/test/MiniMIPS32/MiniMIPS32.srcs/sources_1/new/defines.v,mem_stage,,,../../../../MiniMIPS32.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/Code/Verilog_HDL/test/MiniMIPS32/MiniMIPS32.srcs/sources_1/new/memwb_reg.v,1556544432,verilog,,D:/Code/Verilog_HDL/test/MiniMIPS32/MiniMIPS32.srcs/sources_1/new/regfile.v,D:/Code/Verilog_HDL/test/MiniMIPS32/MiniMIPS32.srcs/sources_1/new/defines.v,memwb_reg,,,../../../../MiniMIPS32.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/Code/Verilog_HDL/test/MiniMIPS32/MiniMIPS32.srcs/sources_1/new/regfile.v,1602290436,verilog,,D:/Code/Verilog_HDL/test/MiniMIPS32/MiniMIPS32.srcs/sources_1/new/wb_stage.v,D:/Code/Verilog_HDL/test/MiniMIPS32/MiniMIPS32.srcs/sources_1/new/defines.v,regfile,,,../../../../MiniMIPS32.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/Code/Verilog_HDL/test/MiniMIPS32/MiniMIPS32.srcs/sources_1/new/wb_stage.v,1556544449,verilog,,D:/Code/Verilog_HDL/test/MiniMIPS32/MiniMIPS32.srcs/sim_1/new/MiniMIPS32_SYS_tb.v,D:/Code/Verilog_HDL/test/MiniMIPS32/MiniMIPS32.srcs/sources_1/new/defines.v,wb_stage,,,../../../../MiniMIPS32.srcs/sources_1/ip/clk_wiz_0,,,,,
