$date
	Tue Nov 12 11:40:21 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module ULA_tb $end
$var wire 8 ! s [7:0] $end
$var wire 1 " flag $end
$var reg 8 # a [7:0] $end
$var reg 8 $ b [7:0] $end
$var reg 1 % clk $end
$var reg 3 & opcode [2:0] $end
$scope module uut $end
$var wire 8 ' a_in [7:0] $end
$var wire 8 ( b_in [7:0] $end
$var wire 1 % clk $end
$var wire 3 ) opcode_in [2:0] $end
$var wire 8 * s_and [7:0] $end
$var wire 9 + s_in [8:0] $end
$var wire 8 , s_or [7:0] $end
$var wire 8 - s_out [7:0] $end
$var wire 8 . s_xor [7:0] $end
$var wire 9 / s_sub [8:0] $end
$var wire 9 0 s_soma [8:0] $end
$var wire 8 1 s [7:0] $end
$var wire 8 2 opcode_out [7:0] $end
$var wire 8 3 b_out [7:0] $end
$var wire 8 4 a_out [7:0] $end
$var reg 1 " flag $end
$scope module and_1 $end
$var wire 8 5 s [7:0] $end
$var wire 8 6 b [7:0] $end
$var wire 8 7 a [7:0] $end
$upscope $end
$scope module and_2 $end
$var wire 8 8 a [7:0] $end
$var wire 1 9 en $end
$var reg 8 : b [7:0] $end
$upscope $end
$scope module d $end
$var wire 3 ; a [2:0] $end
$var wire 1 < enable $end
$var reg 8 = y [7:0] $end
$upscope $end
$scope module or_1 $end
$var wire 8 > s [7:0] $end
$var wire 8 ? b [7:0] $end
$var wire 8 @ a [7:0] $end
$upscope $end
$scope module or_2 $end
$var wire 8 A a [7:0] $end
$var wire 1 B en $end
$var reg 8 C b [7:0] $end
$upscope $end
$scope module reg_a $end
$var wire 1 % clk $end
$var wire 8 D d [7:0] $end
$var wire 8 E q [7:0] $end
$var wire 8 F nq [7:0] $end
$scope begin ffd_inst[0] $end
$var parameter 2 G i $end
$scope module ff $end
$var wire 1 % clk $end
$var wire 1 H clr $end
$var wire 1 I d $end
$var wire 1 J pr $end
$var wire 1 K q $end
$var wire 1 L nq $end
$scope module j $end
$var wire 1 M clk $end
$var wire 1 N clr $end
$var wire 1 I j $end
$var wire 1 O k $end
$var wire 1 P pr $end
$var reg 1 L nq $end
$var reg 1 K q $end
$upscope $end
$upscope $end
$upscope $end
$scope begin ffd_inst[1] $end
$var parameter 2 Q i $end
$scope module ff $end
$var wire 1 % clk $end
$var wire 1 R clr $end
$var wire 1 S d $end
$var wire 1 T pr $end
$var wire 1 U q $end
$var wire 1 V nq $end
$scope module j $end
$var wire 1 W clk $end
$var wire 1 X clr $end
$var wire 1 S j $end
$var wire 1 Y k $end
$var wire 1 Z pr $end
$var reg 1 V nq $end
$var reg 1 U q $end
$upscope $end
$upscope $end
$upscope $end
$scope begin ffd_inst[2] $end
$var parameter 3 [ i $end
$scope module ff $end
$var wire 1 % clk $end
$var wire 1 \ clr $end
$var wire 1 ] d $end
$var wire 1 ^ pr $end
$var wire 1 _ q $end
$var wire 1 ` nq $end
$scope module j $end
$var wire 1 a clk $end
$var wire 1 b clr $end
$var wire 1 ] j $end
$var wire 1 c k $end
$var wire 1 d pr $end
$var reg 1 ` nq $end
$var reg 1 _ q $end
$upscope $end
$upscope $end
$upscope $end
$scope begin ffd_inst[3] $end
$var parameter 3 e i $end
$scope module ff $end
$var wire 1 % clk $end
$var wire 1 f clr $end
$var wire 1 g d $end
$var wire 1 h pr $end
$var wire 1 i q $end
$var wire 1 j nq $end
$scope module j $end
$var wire 1 k clk $end
$var wire 1 l clr $end
$var wire 1 g j $end
$var wire 1 m k $end
$var wire 1 n pr $end
$var reg 1 j nq $end
$var reg 1 i q $end
$upscope $end
$upscope $end
$upscope $end
$scope begin ffd_inst[4] $end
$var parameter 4 o i $end
$scope module ff $end
$var wire 1 % clk $end
$var wire 1 p clr $end
$var wire 1 q d $end
$var wire 1 r pr $end
$var wire 1 s q $end
$var wire 1 t nq $end
$scope module j $end
$var wire 1 u clk $end
$var wire 1 v clr $end
$var wire 1 q j $end
$var wire 1 w k $end
$var wire 1 x pr $end
$var reg 1 t nq $end
$var reg 1 s q $end
$upscope $end
$upscope $end
$upscope $end
$scope begin ffd_inst[5] $end
$var parameter 4 y i $end
$scope module ff $end
$var wire 1 % clk $end
$var wire 1 z clr $end
$var wire 1 { d $end
$var wire 1 | pr $end
$var wire 1 } q $end
$var wire 1 ~ nq $end
$scope module j $end
$var wire 1 !" clk $end
$var wire 1 "" clr $end
$var wire 1 { j $end
$var wire 1 #" k $end
$var wire 1 $" pr $end
$var reg 1 ~ nq $end
$var reg 1 } q $end
$upscope $end
$upscope $end
$upscope $end
$scope begin ffd_inst[6] $end
$var parameter 4 %" i $end
$scope module ff $end
$var wire 1 % clk $end
$var wire 1 &" clr $end
$var wire 1 '" d $end
$var wire 1 (" pr $end
$var wire 1 )" q $end
$var wire 1 *" nq $end
$scope module j $end
$var wire 1 +" clk $end
$var wire 1 ," clr $end
$var wire 1 '" j $end
$var wire 1 -" k $end
$var wire 1 ." pr $end
$var reg 1 *" nq $end
$var reg 1 )" q $end
$upscope $end
$upscope $end
$upscope $end
$scope begin ffd_inst[7] $end
$var parameter 4 /" i $end
$scope module ff $end
$var wire 1 % clk $end
$var wire 1 0" clr $end
$var wire 1 1" d $end
$var wire 1 2" pr $end
$var wire 1 3" q $end
$var wire 1 4" nq $end
$scope module j $end
$var wire 1 5" clk $end
$var wire 1 6" clr $end
$var wire 1 1" j $end
$var wire 1 7" k $end
$var wire 1 8" pr $end
$var reg 1 4" nq $end
$var reg 1 3" q $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module reg_b $end
$var wire 1 % clk $end
$var wire 8 9" d [7:0] $end
$var wire 8 :" q [7:0] $end
$var wire 8 ;" nq [7:0] $end
$scope begin ffd_inst[0] $end
$var parameter 2 <" i $end
$scope module ff $end
$var wire 1 % clk $end
$var wire 1 =" clr $end
$var wire 1 >" d $end
$var wire 1 ?" pr $end
$var wire 1 @" q $end
$var wire 1 A" nq $end
$scope module j $end
$var wire 1 B" clk $end
$var wire 1 C" clr $end
$var wire 1 >" j $end
$var wire 1 D" k $end
$var wire 1 E" pr $end
$var reg 1 A" nq $end
$var reg 1 @" q $end
$upscope $end
$upscope $end
$upscope $end
$scope begin ffd_inst[1] $end
$var parameter 2 F" i $end
$scope module ff $end
$var wire 1 % clk $end
$var wire 1 G" clr $end
$var wire 1 H" d $end
$var wire 1 I" pr $end
$var wire 1 J" q $end
$var wire 1 K" nq $end
$scope module j $end
$var wire 1 L" clk $end
$var wire 1 M" clr $end
$var wire 1 H" j $end
$var wire 1 N" k $end
$var wire 1 O" pr $end
$var reg 1 K" nq $end
$var reg 1 J" q $end
$upscope $end
$upscope $end
$upscope $end
$scope begin ffd_inst[2] $end
$var parameter 3 P" i $end
$scope module ff $end
$var wire 1 % clk $end
$var wire 1 Q" clr $end
$var wire 1 R" d $end
$var wire 1 S" pr $end
$var wire 1 T" q $end
$var wire 1 U" nq $end
$scope module j $end
$var wire 1 V" clk $end
$var wire 1 W" clr $end
$var wire 1 R" j $end
$var wire 1 X" k $end
$var wire 1 Y" pr $end
$var reg 1 U" nq $end
$var reg 1 T" q $end
$upscope $end
$upscope $end
$upscope $end
$scope begin ffd_inst[3] $end
$var parameter 3 Z" i $end
$scope module ff $end
$var wire 1 % clk $end
$var wire 1 [" clr $end
$var wire 1 \" d $end
$var wire 1 ]" pr $end
$var wire 1 ^" q $end
$var wire 1 _" nq $end
$scope module j $end
$var wire 1 `" clk $end
$var wire 1 a" clr $end
$var wire 1 \" j $end
$var wire 1 b" k $end
$var wire 1 c" pr $end
$var reg 1 _" nq $end
$var reg 1 ^" q $end
$upscope $end
$upscope $end
$upscope $end
$scope begin ffd_inst[4] $end
$var parameter 4 d" i $end
$scope module ff $end
$var wire 1 % clk $end
$var wire 1 e" clr $end
$var wire 1 f" d $end
$var wire 1 g" pr $end
$var wire 1 h" q $end
$var wire 1 i" nq $end
$scope module j $end
$var wire 1 j" clk $end
$var wire 1 k" clr $end
$var wire 1 f" j $end
$var wire 1 l" k $end
$var wire 1 m" pr $end
$var reg 1 i" nq $end
$var reg 1 h" q $end
$upscope $end
$upscope $end
$upscope $end
$scope begin ffd_inst[5] $end
$var parameter 4 n" i $end
$scope module ff $end
$var wire 1 % clk $end
$var wire 1 o" clr $end
$var wire 1 p" d $end
$var wire 1 q" pr $end
$var wire 1 r" q $end
$var wire 1 s" nq $end
$scope module j $end
$var wire 1 t" clk $end
$var wire 1 u" clr $end
$var wire 1 p" j $end
$var wire 1 v" k $end
$var wire 1 w" pr $end
$var reg 1 s" nq $end
$var reg 1 r" q $end
$upscope $end
$upscope $end
$upscope $end
$scope begin ffd_inst[6] $end
$var parameter 4 x" i $end
$scope module ff $end
$var wire 1 % clk $end
$var wire 1 y" clr $end
$var wire 1 z" d $end
$var wire 1 {" pr $end
$var wire 1 |" q $end
$var wire 1 }" nq $end
$scope module j $end
$var wire 1 ~" clk $end
$var wire 1 !# clr $end
$var wire 1 z" j $end
$var wire 1 "# k $end
$var wire 1 ## pr $end
$var reg 1 }" nq $end
$var reg 1 |" q $end
$upscope $end
$upscope $end
$upscope $end
$scope begin ffd_inst[7] $end
$var parameter 4 $# i $end
$scope module ff $end
$var wire 1 % clk $end
$var wire 1 %# clr $end
$var wire 1 &# d $end
$var wire 1 '# pr $end
$var wire 1 (# q $end
$var wire 1 )# nq $end
$scope module j $end
$var wire 1 *# clk $end
$var wire 1 +# clr $end
$var wire 1 &# j $end
$var wire 1 ,# k $end
$var wire 1 -# pr $end
$var reg 1 )# nq $end
$var reg 1 (# q $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module s1 $end
$var wire 1 % clk $end
$var wire 8 .# d [7:0] $end
$var wire 8 /# q [7:0] $end
$var wire 8 0# nq [7:0] $end
$scope begin ffd_inst[0] $end
$var parameter 2 1# i $end
$scope module ff $end
$var wire 1 % clk $end
$var wire 1 2# clr $end
$var wire 1 3# d $end
$var wire 1 4# pr $end
$var wire 1 5# q $end
$var wire 1 6# nq $end
$scope module j $end
$var wire 1 7# clk $end
$var wire 1 8# clr $end
$var wire 1 3# j $end
$var wire 1 9# k $end
$var wire 1 :# pr $end
$var reg 1 6# nq $end
$var reg 1 5# q $end
$upscope $end
$upscope $end
$upscope $end
$scope begin ffd_inst[1] $end
$var parameter 2 ;# i $end
$scope module ff $end
$var wire 1 % clk $end
$var wire 1 <# clr $end
$var wire 1 =# d $end
$var wire 1 ># pr $end
$var wire 1 ?# q $end
$var wire 1 @# nq $end
$scope module j $end
$var wire 1 A# clk $end
$var wire 1 B# clr $end
$var wire 1 =# j $end
$var wire 1 C# k $end
$var wire 1 D# pr $end
$var reg 1 @# nq $end
$var reg 1 ?# q $end
$upscope $end
$upscope $end
$upscope $end
$scope begin ffd_inst[2] $end
$var parameter 3 E# i $end
$scope module ff $end
$var wire 1 % clk $end
$var wire 1 F# clr $end
$var wire 1 G# d $end
$var wire 1 H# pr $end
$var wire 1 I# q $end
$var wire 1 J# nq $end
$scope module j $end
$var wire 1 K# clk $end
$var wire 1 L# clr $end
$var wire 1 G# j $end
$var wire 1 M# k $end
$var wire 1 N# pr $end
$var reg 1 J# nq $end
$var reg 1 I# q $end
$upscope $end
$upscope $end
$upscope $end
$scope begin ffd_inst[3] $end
$var parameter 3 O# i $end
$scope module ff $end
$var wire 1 % clk $end
$var wire 1 P# clr $end
$var wire 1 Q# d $end
$var wire 1 R# pr $end
$var wire 1 S# q $end
$var wire 1 T# nq $end
$scope module j $end
$var wire 1 U# clk $end
$var wire 1 V# clr $end
$var wire 1 Q# j $end
$var wire 1 W# k $end
$var wire 1 X# pr $end
$var reg 1 T# nq $end
$var reg 1 S# q $end
$upscope $end
$upscope $end
$upscope $end
$scope begin ffd_inst[4] $end
$var parameter 4 Y# i $end
$scope module ff $end
$var wire 1 % clk $end
$var wire 1 Z# clr $end
$var wire 1 [# d $end
$var wire 1 \# pr $end
$var wire 1 ]# q $end
$var wire 1 ^# nq $end
$scope module j $end
$var wire 1 _# clk $end
$var wire 1 `# clr $end
$var wire 1 [# j $end
$var wire 1 a# k $end
$var wire 1 b# pr $end
$var reg 1 ^# nq $end
$var reg 1 ]# q $end
$upscope $end
$upscope $end
$upscope $end
$scope begin ffd_inst[5] $end
$var parameter 4 c# i $end
$scope module ff $end
$var wire 1 % clk $end
$var wire 1 d# clr $end
$var wire 1 e# d $end
$var wire 1 f# pr $end
$var wire 1 g# q $end
$var wire 1 h# nq $end
$scope module j $end
$var wire 1 i# clk $end
$var wire 1 j# clr $end
$var wire 1 e# j $end
$var wire 1 k# k $end
$var wire 1 l# pr $end
$var reg 1 h# nq $end
$var reg 1 g# q $end
$upscope $end
$upscope $end
$upscope $end
$scope begin ffd_inst[6] $end
$var parameter 4 m# i $end
$scope module ff $end
$var wire 1 % clk $end
$var wire 1 n# clr $end
$var wire 1 o# d $end
$var wire 1 p# pr $end
$var wire 1 q# q $end
$var wire 1 r# nq $end
$scope module j $end
$var wire 1 s# clk $end
$var wire 1 t# clr $end
$var wire 1 o# j $end
$var wire 1 u# k $end
$var wire 1 v# pr $end
$var reg 1 r# nq $end
$var reg 1 q# q $end
$upscope $end
$upscope $end
$upscope $end
$scope begin ffd_inst[7] $end
$var parameter 4 w# i $end
$scope module ff $end
$var wire 1 % clk $end
$var wire 1 x# clr $end
$var wire 1 y# d $end
$var wire 1 z# pr $end
$var wire 1 {# q $end
$var wire 1 |# nq $end
$scope module j $end
$var wire 1 }# clk $end
$var wire 1 ~# clr $end
$var wire 1 y# j $end
$var wire 1 !$ k $end
$var wire 1 "$ pr $end
$var reg 1 |# nq $end
$var reg 1 {# q $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module som_1 $end
$var wire 8 #$ a [7:0] $end
$var wire 8 $$ b [7:0] $end
$var wire 9 %$ s [8:0] $end
$var wire 7 &$ c [6:0] $end
$scope module m1 $end
$var wire 1 '$ a $end
$var wire 1 ($ b $end
$var reg 1 )$ c $end
$var reg 1 *$ s $end
$upscope $end
$scope module m2 $end
$var wire 1 +$ a $end
$var wire 1 ,$ b $end
$var wire 1 -$ cin $end
$var reg 1 .$ cout $end
$var reg 1 /$ s $end
$upscope $end
$scope module m3 $end
$var wire 1 0$ a $end
$var wire 1 1$ b $end
$var wire 1 2$ cin $end
$var reg 1 3$ cout $end
$var reg 1 4$ s $end
$upscope $end
$scope module m4 $end
$var wire 1 5$ a $end
$var wire 1 6$ b $end
$var wire 1 7$ cin $end
$var reg 1 8$ cout $end
$var reg 1 9$ s $end
$upscope $end
$scope module m5 $end
$var wire 1 :$ a $end
$var wire 1 ;$ b $end
$var wire 1 <$ cin $end
$var reg 1 =$ cout $end
$var reg 1 >$ s $end
$upscope $end
$scope module m6 $end
$var wire 1 ?$ a $end
$var wire 1 @$ b $end
$var wire 1 A$ cin $end
$var reg 1 B$ cout $end
$var reg 1 C$ s $end
$upscope $end
$scope module m7 $end
$var wire 1 D$ a $end
$var wire 1 E$ b $end
$var wire 1 F$ cin $end
$var reg 1 G$ cout $end
$var reg 1 H$ s $end
$upscope $end
$scope module m8 $end
$var wire 1 I$ a $end
$var wire 1 J$ b $end
$var wire 1 K$ cin $end
$var reg 1 L$ cout $end
$var reg 1 M$ s $end
$upscope $end
$upscope $end
$scope module som_2 $end
$var wire 8 N$ a [7:0] $end
$var wire 1 O$ en $end
$var reg 8 P$ b [7:0] $end
$upscope $end
$scope module sub_1 $end
$var wire 8 Q$ a [7:0] $end
$var wire 8 R$ b [7:0] $end
$var wire 9 S$ s [8:0] $end
$var wire 7 T$ c [6:0] $end
$scope module n1 $end
$var wire 1 U$ a $end
$var wire 1 V$ b $end
$var reg 1 W$ c $end
$var reg 1 X$ s $end
$upscope $end
$scope module n2 $end
$var wire 1 Y$ a $end
$var wire 1 Z$ b $end
$var wire 1 [$ cin $end
$var reg 1 \$ cout $end
$var reg 1 ]$ s $end
$upscope $end
$scope module n3 $end
$var wire 1 ^$ a $end
$var wire 1 _$ b $end
$var wire 1 `$ cin $end
$var reg 1 a$ cout $end
$var reg 1 b$ s $end
$upscope $end
$scope module n4 $end
$var wire 1 c$ a $end
$var wire 1 d$ b $end
$var wire 1 e$ cin $end
$var reg 1 f$ cout $end
$var reg 1 g$ s $end
$upscope $end
$scope module n5 $end
$var wire 1 h$ a $end
$var wire 1 i$ b $end
$var wire 1 j$ cin $end
$var reg 1 k$ cout $end
$var reg 1 l$ s $end
$upscope $end
$scope module n6 $end
$var wire 1 m$ a $end
$var wire 1 n$ b $end
$var wire 1 o$ cin $end
$var reg 1 p$ cout $end
$var reg 1 q$ s $end
$upscope $end
$scope module n7 $end
$var wire 1 r$ a $end
$var wire 1 s$ b $end
$var wire 1 t$ cin $end
$var reg 1 u$ cout $end
$var reg 1 v$ s $end
$upscope $end
$scope module n8 $end
$var wire 1 w$ a $end
$var wire 1 x$ b $end
$var wire 1 y$ cin $end
$var reg 1 z$ cout $end
$var reg 1 {$ s $end
$upscope $end
$upscope $end
$scope module sub_2 $end
$var wire 8 |$ a [7:0] $end
$var wire 1 }$ en $end
$var reg 8 ~$ b [7:0] $end
$upscope $end
$scope module xor_1 $end
$var wire 8 !% a [7:0] $end
$var wire 8 "% b [7:0] $end
$var wire 8 #% s [7:0] $end
$upscope $end
$scope module xor_2 $end
$var wire 8 $% a [7:0] $end
$var wire 1 %% en $end
$var reg 8 &% b [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b111 w#
b110 m#
b101 c#
b100 Y#
b11 O#
b10 E#
b1 ;#
b0 1#
b111 $#
b110 x"
b101 n"
b100 d"
b11 Z"
b10 P"
b1 F"
b0 <"
b111 /"
b110 %"
b101 y
b100 o
b11 e
b10 [
b1 Q
b0 G
$end
#0
$dumpvars
bz &%
0%%
bz $%
b0 #%
b1 "%
b1 !%
bz ~$
0}$
b0 |$
0{$
0z$
0y$
0x$
0w$
0v$
0u$
0t$
0s$
0r$
0q$
0p$
0o$
0n$
0m$
0l$
0k$
0j$
0i$
0h$
0g$
0f$
0e$
0d$
0c$
0b$
0a$
0`$
0_$
0^$
0]$
0\$
0[$
0Z$
0Y$
0X$
0W$
1V$
1U$
b0 T$
b0 S$
b1 R$
b1 Q$
b10 P$
1O$
b10 N$
0M$
0L$
0K$
0J$
0I$
0H$
0G$
0F$
0E$
0D$
0C$
0B$
0A$
0@$
0?$
0>$
0=$
0<$
0;$
0:$
09$
08$
07$
06$
05$
04$
03$
02$
01$
00$
1/$
0.$
1-$
0,$
0+$
0*$
1)$
1($
1'$
b1 &$
b10 %$
b1 $$
b1 #$
1"$
1!$
1~#
1}#
x|#
0{#
0z#
0y#
0x#
1v#
1u#
1t#
1s#
xr#
0q#
0p#
0o#
0n#
1l#
1k#
1j#
1i#
xh#
0g#
0f#
0e#
0d#
1b#
1a#
1`#
1_#
x^#
0]#
0\#
0[#
0Z#
1X#
1W#
1V#
1U#
xT#
0S#
0R#
0Q#
0P#
1N#
1M#
1L#
1K#
xJ#
0I#
0H#
0G#
0F#
1D#
0C#
1B#
1A#
x@#
0?#
0>#
1=#
0<#
1:#
19#
18#
17#
x6#
05#
04#
03#
02#
bx 0#
b0 /#
b10 .#
1-#
1,#
1+#
1*#
1)#
0(#
0'#
0&#
0%#
1##
1"#
1!#
1~"
1}"
0|"
0{"
0z"
0y"
1w"
1v"
1u"
1t"
1s"
0r"
0q"
0p"
0o"
1m"
1l"
1k"
1j"
1i"
0h"
0g"
0f"
0e"
1c"
1b"
1a"
1`"
1_"
0^"
0]"
0\"
0["
1Y"
1X"
1W"
1V"
1U"
0T"
0S"
0R"
0Q"
1O"
1N"
1M"
1L"
1K"
0J"
0I"
0H"
0G"
1E"
0D"
1C"
1B"
0A"
1@"
0?"
1>"
0="
b11111110 ;"
b1 :"
b1 9"
18"
17"
16"
15"
14"
03"
02"
01"
00"
1."
1-"
1,"
1+"
1*"
0)"
0("
0'"
0&"
1$"
1#"
1""
1!"
1~
0}
0|
0{
0z
1x
1w
1v
1u
1t
0s
0r
0q
0p
1n
1m
1l
1k
1j
0i
0h
0g
0f
1d
1c
1b
1a
1`
0_
0^
0]
0\
1Z
1Y
1X
1W
1V
0U
0T
0S
0R
1P
0O
1N
1M
0L
1K
0J
1I
0H
b11111110 F
b1 E
b1 D
bz C
0B
bz A
b1 @
b1 ?
b1 >
b1 =
1<
b0 ;
bz :
09
bz 8
b1 7
b1 6
b1 5
b1 4
b1 3
b1 2
b0 1
b10 0
b0 /
bz .
b10 -
bz ,
bz0000000x +
bz *
b0 )
b1 (
b1 '
b0 &
0%
b1 $
b1 #
0"
b0 !
$end
#10
0M
0W
0a
0k
0u
0!"
0+"
05"
0B"
0L"
0V"
0`"
0j"
0t"
0~"
0*#
07#
0A#
0K#
0U#
0_#
0i#
0s#
0}#
1%
#20
16#
0@#
b10 !
b10 1
b10 /#
1?#
1J#
1T#
1^#
1h#
1r#
b11111101 0#
1|#
1M
1W
1a
1k
1u
1!"
1+"
15"
1B"
1L"
1V"
1`"
1j"
1t"
1~"
1*#
17#
1A#
1K#
1U#
1_#
1i#
1s#
1}#
0%
#30
0M
0W
0a
0k
0u
0!"
0+"
05"
0B"
0L"
0V"
0`"
0j"
0t"
0~"
0*#
07#
0A#
0K#
0U#
0_#
0i#
0s#
0}#
1%
#40
1M
1W
1a
1k
1u
1!"
1+"
15"
1B"
1L"
1V"
1`"
1j"
1t"
1~"
1*#
17#
1A#
1K#
1U#
1_#
1i#
1s#
1}#
0%
#50
0M
0W
0a
0k
0u
0!"
0+"
05"
0B"
0L"
0V"
0`"
0j"
0t"
0~"
0*#
07#
0A#
0K#
0U#
0_#
0i#
0s#
0}#
1%
#60
1M
1W
1a
1k
1u
1!"
1+"
15"
1B"
1L"
1V"
1`"
1j"
1t"
1~"
1*#
17#
1A#
1K#
1U#
1_#
1i#
1s#
1}#
0%
#70
0M
0W
0a
0k
0u
0!"
0+"
05"
0B"
0L"
0V"
0`"
0j"
0t"
0~"
0*#
07#
0A#
0K#
0U#
0_#
0i#
0s#
0}#
1%
#80
1M
1W
1a
1k
1u
1!"
1+"
15"
1B"
1L"
1V"
1`"
1j"
1t"
1~"
1*#
17#
1A#
1K#
1U#
1_#
1i#
1s#
1}#
0%
#90
0M
0W
0a
0k
0u
0!"
0+"
05"
0B"
0L"
0V"
0`"
0j"
0t"
0~"
0*#
07#
0A#
0K#
0U#
0_#
0i#
0s#
0}#
1%
#100
0M#
0W#
0a#
0k#
0u#
0!$
1G#
1Q#
1[#
1e#
1o#
1y#
b11111110 -
b11111110 .#
b11111110 P$
b11111110 N$
14$
19$
1>$
1C$
1H$
1M$
12$
17$
1<$
1A$
1F$
1K$
1"
1.$
13$
18$
1=$
1B$
b1111111 &$
1G$
b111111110 0
b111111110 %$
1L$
1+$
1Y$
10$
1^$
15$
1c$
1:$
1h$
1?$
1m$
1D$
1r$
1I$
1w$
1,$
1Z$
11$
1_$
16$
1d$
1;$
1i$
1@$
1n$
1E$
1s$
1J$
1x$
b11111111 >
bzxxxxxxxx +
b11111111 5
0V
1U
0`
1_
0j
1i
0t
1s
0~
1}
0*"
1)"
b0 F
04"
b11111111 4
b11111111 7
b11111111 @
b11111111 E
b11111111 #$
b11111111 Q$
b11111111 !%
13"
0K"
1J"
0U"
1T"
0_"
1^"
0i"
1h"
0s"
1r"
0}"
1|"
b0 ;"
0)#
b11111111 3
b11111111 6
b11111111 ?
b11111111 :"
b11111111 $$
b11111111 R$
b11111111 "%
1(#
0N"
0X"
0b"
0l"
0v"
0"#
0,#
0Y
0c
0m
0w
0#"
0-"
07"
1M
1W
1a
1k
1u
1!"
1+"
15"
1B"
1L"
1V"
1`"
1j"
1t"
1~"
1*#
17#
1A#
1K#
1U#
1_#
1i#
1s#
1}#
1H"
1R"
1\"
1f"
1p"
1z"
1&#
1S
1]
1g
1q
1{
1'"
11"
0%
b11111111 $
b11111111 (
b11111111 9"
b11111111 #
b11111111 '
b11111111 D
#110
0M
0W
0a
0k
0u
0!"
0+"
05"
0B"
0L"
0V"
0`"
0j"
0t"
0~"
0*#
07#
0A#
0K#
0U#
0_#
0i#
0s#
0}#
1%
#120
0J#
1I#
0T#
1S#
0^#
1]#
0h#
1g#
0r#
1q#
b1 0#
0|#
b11111110 !
b11111110 1
b11111110 /#
1{#
1M
1W
1a
1k
1u
1!"
1+"
15"
1B"
1L"
1V"
1`"
1j"
1t"
1~"
1*#
17#
1A#
1K#
1U#
1_#
1i#
1s#
1}#
0%
#130
0M
0W
0a
0k
0u
0!"
0+"
05"
0B"
0L"
0V"
0`"
0j"
0t"
0~"
0*#
07#
0A#
0K#
0U#
0_#
0i#
0s#
0}#
1%
#140
1M
1W
1a
1k
1u
1!"
1+"
15"
1B"
1L"
1V"
1`"
1j"
1t"
1~"
1*#
17#
1A#
1K#
1U#
1_#
1i#
1s#
1}#
0%
#150
0M
0W
0a
0k
0u
0!"
0+"
05"
0B"
0L"
0V"
0`"
0j"
0t"
0~"
0*#
07#
0A#
0K#
0U#
0_#
0i#
0s#
0}#
1%
#160
1M
1W
1a
1k
1u
1!"
1+"
15"
1B"
1L"
1V"
1`"
1j"
1t"
1~"
1*#
17#
1A#
1K#
1U#
1_#
1i#
1s#
1}#
0%
#170
0M
0W
0a
0k
0u
0!"
0+"
05"
0B"
0L"
0V"
0`"
0j"
0t"
0~"
0*#
07#
0A#
0K#
0U#
0_#
0i#
0s#
0}#
1%
#180
1M
1W
1a
1k
1u
1!"
1+"
15"
1B"
1L"
1V"
1`"
1j"
1t"
1~"
1*#
17#
1A#
1K#
1U#
1_#
1i#
1s#
1}#
0%
#190
0M
0W
0a
0k
0u
0!"
0+"
05"
0B"
0L"
0V"
0`"
0j"
0t"
0~"
0*#
07#
0A#
0K#
0U#
0_#
0i#
0s#
0}#
1%
#200
b10 N$
04$
09$
0>$
0C$
0H$
0M$
02$
07$
0<$
0A$
0F$
0K$
1C#
1M#
1W#
1a#
1k#
1u#
1!$
0.$
03$
08$
0=$
0B$
b1 &$
0G$
b10 0
b10 %$
0L$
0=#
0G#
0Q#
0[#
0e#
0o#
0y#
0+$
0Y$
00$
0^$
05$
0c$
0:$
0h$
0?$
0m$
0D$
0r$
0I$
0w$
0,$
0Z$
01$
0_$
06$
0d$
0;$
0i$
0@$
0n$
0E$
0s$
0J$
0x$
bz0000000x +
b1 >
b1 5
b0 ~$
b0 -
b0 .#
bz P$
1V
0U
1`
0_
1j
0i
1t
0s
1~
0}
1*"
0)"
b11111110 F
14"
b1 4
b1 7
b1 @
b1 E
b1 #$
b1 Q$
b1 !%
03"
1K"
0J"
1U"
0T"
1_"
0^"
1i"
0h"
1s"
0r"
1}"
0|"
b11111110 ;"
1)#
b1 3
b1 6
b1 ?
b1 :"
b1 $$
b1 R$
b1 "%
0(#
1}$
0O$
1N"
1X"
1b"
1l"
1v"
1"#
1,#
1Y
1c
1m
1w
1#"
1-"
17"
1M
1W
1a
1k
1u
1!"
1+"
15"
1B"
1L"
1V"
1`"
1j"
1t"
1~"
1*#
17#
1A#
1K#
1U#
1_#
1i#
1s#
1}#
b10 2
b10 =
0"
0H"
0R"
0\"
0f"
0p"
0z"
0&#
0S
0]
0g
0q
0{
0'"
01"
0%
b1 &
b1 )
b1 ;
b1 $
b1 (
b1 9"
b1 #
b1 '
b1 D
#210
0M
0W
0a
0k
0u
0!"
0+"
05"
0B"
0L"
0V"
0`"
0j"
0t"
0~"
0*#
07#
0A#
0K#
0U#
0_#
0i#
0s#
0}#
1%
#220
1@#
0?#
1J#
0I#
1T#
0S#
1^#
0]#
1h#
0g#
1r#
0q#
b11111111 0#
1|#
b0 !
b0 1
b0 /#
0{#
1M
1W
1a
1k
1u
1!"
1+"
15"
1B"
1L"
1V"
1`"
1j"
1t"
1~"
1*#
17#
1A#
1K#
1U#
1_#
1i#
1s#
1}#
0%
#230
0M
0W
0a
0k
0u
0!"
0+"
05"
0B"
0L"
0V"
0`"
0j"
0t"
0~"
0*#
07#
0A#
0K#
0U#
0_#
0i#
0s#
0}#
1%
#240
1M
1W
1a
1k
1u
1!"
1+"
15"
1B"
1L"
1V"
1`"
1j"
1t"
1~"
1*#
17#
1A#
1K#
1U#
1_#
1i#
1s#
1}#
0%
#250
0M
0W
0a
0k
0u
0!"
0+"
05"
0B"
0L"
0V"
0`"
0j"
0t"
0~"
0*#
07#
0A#
0K#
0U#
0_#
0i#
0s#
0}#
1%
#260
1M
1W
1a
1k
1u
1!"
1+"
15"
1B"
1L"
1V"
1`"
1j"
1t"
1~"
1*#
17#
1A#
1K#
1U#
1_#
1i#
1s#
1}#
0%
#270
0M
0W
0a
0k
0u
0!"
0+"
05"
0B"
0L"
0V"
0`"
0j"
0t"
0~"
0*#
07#
0A#
0K#
0U#
0_#
0i#
0s#
0}#
1%
#280
1M
1W
1a
1k
1u
1!"
1+"
15"
1B"
1L"
1V"
1`"
1j"
1t"
1~"
1*#
17#
1A#
1K#
1U#
1_#
1i#
1s#
1}#
0%
#290
0M
0W
0a
0k
0u
0!"
0+"
05"
0B"
0L"
0V"
0`"
0j"
0t"
0~"
0*#
07#
0A#
0K#
0U#
0_#
0i#
0s#
0}#
1%
#300
0C#
1=#
14$
b10 -
b10 .#
b10 ~$
12$
b100 N$
b10 |$
b11 &$
1.$
b100 0
b100 %$
0/$
b10 /
b10 S$
1]$
1+$
1Y$
b10 #%
bz000000xx +
b11 >
b11111100 F
0V
b11 4
b11 7
b11 @
b11 E
b11 #$
b11 Q$
b11 !%
1U
0Y
1M
1W
1a
1k
1u
1!"
1+"
15"
1B"
1L"
1V"
1`"
1j"
1t"
1~"
1*#
17#
1A#
1K#
1U#
1_#
1i#
1s#
1}#
1S
0%
b11 #
b11 '
b11 D
#310
0M
0W
0a
0k
0u
0!"
0+"
05"
0B"
0L"
0V"
0`"
0j"
0t"
0~"
0*#
07#
0A#
0K#
0U#
0_#
0i#
0s#
0}#
1%
#320
b11111101 0#
0@#
b10 !
b10 1
b10 /#
1?#
1M
1W
1a
1k
1u
1!"
1+"
15"
1B"
1L"
1V"
1`"
1j"
1t"
1~"
1*#
17#
1A#
1K#
1U#
1_#
1i#
1s#
1}#
0%
#330
0M
0W
0a
0k
0u
0!"
0+"
05"
0B"
0L"
0V"
0`"
0j"
0t"
0~"
0*#
07#
0A#
0K#
0U#
0_#
0i#
0s#
0}#
1%
#340
1M
1W
1a
1k
1u
1!"
1+"
15"
1B"
1L"
1V"
1`"
1j"
1t"
1~"
1*#
17#
1A#
1K#
1U#
1_#
1i#
1s#
1}#
0%
#350
0M
0W
0a
0k
0u
0!"
0+"
05"
0B"
0L"
0V"
0`"
0j"
0t"
0~"
0*#
07#
0A#
0K#
0U#
0_#
0i#
0s#
0}#
1%
#360
1M
1W
1a
1k
1u
1!"
1+"
15"
1B"
1L"
1V"
1`"
1j"
1t"
1~"
1*#
17#
1A#
1K#
1U#
1_#
1i#
1s#
1}#
0%
#370
0M
0W
0a
0k
0u
0!"
0+"
05"
0B"
0L"
0V"
0`"
0j"
0t"
0~"
0*#
07#
0A#
0K#
0U#
0_#
0i#
0s#
0}#
1%
#380
1M
1W
1a
1k
1u
1!"
1+"
15"
1B"
1L"
1V"
1`"
1j"
1t"
1~"
1*#
17#
1A#
1K#
1U#
1_#
1i#
1s#
1}#
0%
#390
0M
0W
0a
0k
0u
0!"
0+"
05"
0B"
0L"
0V"
0`"
0j"
0t"
0~"
0*#
07#
0A#
0K#
0U#
0_#
0i#
0s#
0}#
1%
#400
1M
1W
1a
1k
1u
1!"
1+"
15"
1B"
1L"
1V"
1`"
1j"
1t"
1~"
1*#
17#
1A#
1K#
1U#
1_#
1i#
1s#
1}#
0%
