0.6
2017.4
Dec 15 2017
21:07:18
C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/TestALU/TestALU.sim/sim_1/synth/func/xsim/ALU_TB_func_synth.v,1543352497,verilog,,,,ALU_TB;glbl,,,,,,,,
C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/TestALU/TestALU.srcs/sources_1/imports/sources_1/imports/Desktop/alu_tb.vhd,1543352493,vhdl,,,,alu_tb,,,,,,,,
C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/TestALU/TestALU.srcs/sources_1/imports/sources_1/new/ALU.vhd,1543351692,vhdl,C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/TestALU/TestALU.srcs/sources_1/imports/sources_1/imports/Desktop/alu_tb.vhd,,,alu,,,,,,,,
