 
****************************************
Report : constraint
        -all_violators
Design : tinyriscv_soc_top
Version: T-2022.03-SP2
Date   : Tue May 14 15:21:48 2024
****************************************


   min_delay/hold ('reg2reg' group)

                             Required        Actual
   Endpoint                 Path Delay     Path Delay        Slack
   -----------------------------------------------------------------
   u_jtag_top/u_jtag_driver/ir_reg_reg[3]/D
                                0.37           0.33 r        -0.05  (VIOLATED)
   u_jtag_top/u_jtag_driver/ir_reg_reg[1]/D
                                0.37           0.33 r        -0.05  (VIOLATED)
   u_jtag_top/u_jtag_driver/ir_reg_reg[2]/D
                                0.37           0.33 r        -0.04  (VIOLATED)
   u_jtag_top/u_jtag_driver/ir_reg_reg[4]/D
                                0.37           0.35 r        -0.02  (VIOLATED)
   uart_0/rx_clk_cnt_reg[0]/D
                                0.25           0.24 r        -0.01  (VIOLATED)


   max_capacitance

                             Required        Actual
   Net                      Capacitance    Capacitance       Slack
   -----------------------------------------------------------------
   u_uart_debug/n1636           0.05           0.05           0.00  (VIOLATED: increase significant digits)

   -----------------------------------------------------------------
   Total                      1                  -0.00  

   max_leakage_power

                             Required        Actual
   Design                   Leakage Power  Leakage Power     Slack
   -----------------------------------------------------------------
   tinyriscv_soc_top            0.00       3850694.75     -3850694.75
                                                                    (VIOLATED)


1
