# 1 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_burst.c"
# 1 "/home/jenkins/workspace/RUI_Release/rui-v3//"
# 1 "<built-in>"
#define __STDC__ 1
#define __STDC_VERSION__ 199901L
#define __STDC_HOSTED__ 1
#define __GNUC__ 10
#define __GNUC_MINOR__ 2
#define __GNUC_PATCHLEVEL__ 1
#define __VERSION__ "10.2.1 20201103 (release)"
#define __ATOMIC_RELAXED 0
#define __ATOMIC_SEQ_CST 5
#define __ATOMIC_ACQUIRE 2
#define __ATOMIC_RELEASE 3
#define __ATOMIC_ACQ_REL 4
#define __ATOMIC_CONSUME 1
#define __OPTIMIZE_SIZE__ 1
#define __OPTIMIZE__ 1
#define __FINITE_MATH_ONLY__ 0
#define __SIZEOF_INT__ 4
#define __SIZEOF_LONG__ 4
#define __SIZEOF_LONG_LONG__ 8
#define __SIZEOF_SHORT__ 2
#define __SIZEOF_FLOAT__ 4
#define __SIZEOF_DOUBLE__ 8
#define __SIZEOF_LONG_DOUBLE__ 8
#define __SIZEOF_SIZE_T__ 4
#define __CHAR_BIT__ 8
#define __BIGGEST_ALIGNMENT__ 8
#define __ORDER_LITTLE_ENDIAN__ 1234
#define __ORDER_BIG_ENDIAN__ 4321
#define __ORDER_PDP_ENDIAN__ 3412
#define __BYTE_ORDER__ __ORDER_LITTLE_ENDIAN__
#define __FLOAT_WORD_ORDER__ __ORDER_LITTLE_ENDIAN__
#define __SIZEOF_POINTER__ 4
#define __SIZE_TYPE__ unsigned int
#define __PTRDIFF_TYPE__ int
#define __WCHAR_TYPE__ unsigned int
#define __WINT_TYPE__ unsigned int
#define __INTMAX_TYPE__ long long int
#define __UINTMAX_TYPE__ long long unsigned int
#define __CHAR16_TYPE__ short unsigned int
#define __CHAR32_TYPE__ long unsigned int
#define __SIG_ATOMIC_TYPE__ int
#define __INT8_TYPE__ signed char
#define __INT16_TYPE__ short int
#define __INT32_TYPE__ long int
#define __INT64_TYPE__ long long int
#define __UINT8_TYPE__ unsigned char
#define __UINT16_TYPE__ short unsigned int
#define __UINT32_TYPE__ long unsigned int
#define __UINT64_TYPE__ long long unsigned int
#define __INT_LEAST8_TYPE__ signed char
#define __INT_LEAST16_TYPE__ short int
#define __INT_LEAST32_TYPE__ long int
#define __INT_LEAST64_TYPE__ long long int
#define __UINT_LEAST8_TYPE__ unsigned char
#define __UINT_LEAST16_TYPE__ short unsigned int
#define __UINT_LEAST32_TYPE__ long unsigned int
#define __UINT_LEAST64_TYPE__ long long unsigned int
#define __INT_FAST8_TYPE__ int
#define __INT_FAST16_TYPE__ int
#define __INT_FAST32_TYPE__ int
#define __INT_FAST64_TYPE__ long long int
#define __UINT_FAST8_TYPE__ unsigned int
#define __UINT_FAST16_TYPE__ unsigned int
#define __UINT_FAST32_TYPE__ unsigned int
#define __UINT_FAST64_TYPE__ long long unsigned int
#define __INTPTR_TYPE__ int
#define __UINTPTR_TYPE__ unsigned int
#define __GXX_ABI_VERSION 1014
#define __SCHAR_MAX__ 0x7f
#define __SHRT_MAX__ 0x7fff
#define __INT_MAX__ 0x7fffffff
#define __LONG_MAX__ 0x7fffffffL
#define __LONG_LONG_MAX__ 0x7fffffffffffffffLL
#define __WCHAR_MAX__ 0xffffffffU
#define __WCHAR_MIN__ 0U
#define __WINT_MAX__ 0xffffffffU
#define __WINT_MIN__ 0U
#define __PTRDIFF_MAX__ 0x7fffffff
#define __SIZE_MAX__ 0xffffffffU
#define __SCHAR_WIDTH__ 8
#define __SHRT_WIDTH__ 16
#define __INT_WIDTH__ 32
#define __LONG_WIDTH__ 32
#define __LONG_LONG_WIDTH__ 64
#define __WCHAR_WIDTH__ 32
#define __WINT_WIDTH__ 32
#define __PTRDIFF_WIDTH__ 32
#define __SIZE_WIDTH__ 32
#define __INTMAX_MAX__ 0x7fffffffffffffffLL
#define __INTMAX_C(c) c ## LL
#define __UINTMAX_MAX__ 0xffffffffffffffffULL
#define __UINTMAX_C(c) c ## ULL
#define __INTMAX_WIDTH__ 64
#define __SIG_ATOMIC_MAX__ 0x7fffffff
#define __SIG_ATOMIC_MIN__ (-__SIG_ATOMIC_MAX__ - 1)
#define __SIG_ATOMIC_WIDTH__ 32
#define __INT8_MAX__ 0x7f
#define __INT16_MAX__ 0x7fff
#define __INT32_MAX__ 0x7fffffffL
#define __INT64_MAX__ 0x7fffffffffffffffLL
#define __UINT8_MAX__ 0xff
#define __UINT16_MAX__ 0xffff
#define __UINT32_MAX__ 0xffffffffUL
#define __UINT64_MAX__ 0xffffffffffffffffULL
#define __INT_LEAST8_MAX__ 0x7f
#define __INT8_C(c) c
#define __INT_LEAST8_WIDTH__ 8
#define __INT_LEAST16_MAX__ 0x7fff
#define __INT16_C(c) c
#define __INT_LEAST16_WIDTH__ 16
#define __INT_LEAST32_MAX__ 0x7fffffffL
#define __INT32_C(c) c ## L
#define __INT_LEAST32_WIDTH__ 32
#define __INT_LEAST64_MAX__ 0x7fffffffffffffffLL
#define __INT64_C(c) c ## LL
#define __INT_LEAST64_WIDTH__ 64
#define __UINT_LEAST8_MAX__ 0xff
#define __UINT8_C(c) c
#define __UINT_LEAST16_MAX__ 0xffff
#define __UINT16_C(c) c
#define __UINT_LEAST32_MAX__ 0xffffffffUL
#define __UINT32_C(c) c ## UL
#define __UINT_LEAST64_MAX__ 0xffffffffffffffffULL
#define __UINT64_C(c) c ## ULL
#define __INT_FAST8_MAX__ 0x7fffffff
#define __INT_FAST8_WIDTH__ 32
#define __INT_FAST16_MAX__ 0x7fffffff
#define __INT_FAST16_WIDTH__ 32
#define __INT_FAST32_MAX__ 0x7fffffff
#define __INT_FAST32_WIDTH__ 32
#define __INT_FAST64_MAX__ 0x7fffffffffffffffLL
#define __INT_FAST64_WIDTH__ 64
#define __UINT_FAST8_MAX__ 0xffffffffU
#define __UINT_FAST16_MAX__ 0xffffffffU
#define __UINT_FAST32_MAX__ 0xffffffffU
#define __UINT_FAST64_MAX__ 0xffffffffffffffffULL
#define __INTPTR_MAX__ 0x7fffffff
#define __INTPTR_WIDTH__ 32
#define __UINTPTR_MAX__ 0xffffffffU
#define __GCC_IEC_559 0
#define __GCC_IEC_559_COMPLEX 0
#define __FLT_EVAL_METHOD__ 0
#define __FLT_EVAL_METHOD_TS_18661_3__ 0
#define __DEC_EVAL_METHOD__ 2
#define __FLT_RADIX__ 2
#define __FLT_MANT_DIG__ 24
#define __FLT_DIG__ 6
#define __FLT_MIN_EXP__ (-125)
#define __FLT_MIN_10_EXP__ (-37)
#define __FLT_MAX_EXP__ 128
#define __FLT_MAX_10_EXP__ 38
#define __FLT_DECIMAL_DIG__ 9
#define __FLT_MAX__ 3.4028234663852886e+38F
#define __FLT_NORM_MAX__ 3.4028234663852886e+38F
#define __FLT_MIN__ 1.1754943508222875e-38F
#define __FLT_EPSILON__ 1.1920928955078125e-7F
#define __FLT_DENORM_MIN__ 1.4012984643248171e-45F
#define __FLT_HAS_DENORM__ 1
#define __FLT_HAS_INFINITY__ 1
#define __FLT_HAS_QUIET_NAN__ 1
#define __FP_FAST_FMAF 1
#define __DBL_MANT_DIG__ 53
#define __DBL_DIG__ 15
#define __DBL_MIN_EXP__ (-1021)
#define __DBL_MIN_10_EXP__ (-307)
#define __DBL_MAX_EXP__ 1024
#define __DBL_MAX_10_EXP__ 308
#define __DBL_DECIMAL_DIG__ 17
#define __DBL_MAX__ ((double)1.7976931348623157e+308L)
#define __DBL_NORM_MAX__ ((double)1.7976931348623157e+308L)
#define __DBL_MIN__ ((double)2.2250738585072014e-308L)
#define __DBL_EPSILON__ ((double)2.2204460492503131e-16L)
#define __DBL_DENORM_MIN__ ((double)4.9406564584124654e-324L)
#define __DBL_HAS_DENORM__ 1
#define __DBL_HAS_INFINITY__ 1
#define __DBL_HAS_QUIET_NAN__ 1
#define __LDBL_MANT_DIG__ 53
#define __LDBL_DIG__ 15
#define __LDBL_MIN_EXP__ (-1021)
#define __LDBL_MIN_10_EXP__ (-307)
#define __LDBL_MAX_EXP__ 1024
#define __LDBL_MAX_10_EXP__ 308
#define __DECIMAL_DIG__ 17
#define __LDBL_DECIMAL_DIG__ 17
#define __LDBL_MAX__ 1.7976931348623157e+308L
#define __LDBL_NORM_MAX__ 1.7976931348623157e+308L
#define __LDBL_MIN__ 2.2250738585072014e-308L
#define __LDBL_EPSILON__ 2.2204460492503131e-16L
#define __LDBL_DENORM_MIN__ 4.9406564584124654e-324L
#define __LDBL_HAS_DENORM__ 1
#define __LDBL_HAS_INFINITY__ 1
#define __LDBL_HAS_QUIET_NAN__ 1
#define __FLT32_MANT_DIG__ 24
#define __FLT32_DIG__ 6
#define __FLT32_MIN_EXP__ (-125)
#define __FLT32_MIN_10_EXP__ (-37)
#define __FLT32_MAX_EXP__ 128
#define __FLT32_MAX_10_EXP__ 38
#define __FLT32_DECIMAL_DIG__ 9
#define __FLT32_MAX__ 3.4028234663852886e+38F32
#define __FLT32_NORM_MAX__ 3.4028234663852886e+38F32
#define __FLT32_MIN__ 1.1754943508222875e-38F32
#define __FLT32_EPSILON__ 1.1920928955078125e-7F32
#define __FLT32_DENORM_MIN__ 1.4012984643248171e-45F32
#define __FLT32_HAS_DENORM__ 1
#define __FLT32_HAS_INFINITY__ 1
#define __FLT32_HAS_QUIET_NAN__ 1
#define __FP_FAST_FMAF32 1
#define __FLT64_MANT_DIG__ 53
#define __FLT64_DIG__ 15
#define __FLT64_MIN_EXP__ (-1021)
#define __FLT64_MIN_10_EXP__ (-307)
#define __FLT64_MAX_EXP__ 1024
#define __FLT64_MAX_10_EXP__ 308
#define __FLT64_DECIMAL_DIG__ 17
#define __FLT64_MAX__ 1.7976931348623157e+308F64
#define __FLT64_NORM_MAX__ 1.7976931348623157e+308F64
#define __FLT64_MIN__ 2.2250738585072014e-308F64
#define __FLT64_EPSILON__ 2.2204460492503131e-16F64
#define __FLT64_DENORM_MIN__ 4.9406564584124654e-324F64
#define __FLT64_HAS_DENORM__ 1
#define __FLT64_HAS_INFINITY__ 1
#define __FLT64_HAS_QUIET_NAN__ 1
#define __FLT32X_MANT_DIG__ 53
#define __FLT32X_DIG__ 15
#define __FLT32X_MIN_EXP__ (-1021)
#define __FLT32X_MIN_10_EXP__ (-307)
#define __FLT32X_MAX_EXP__ 1024
#define __FLT32X_MAX_10_EXP__ 308
#define __FLT32X_DECIMAL_DIG__ 17
#define __FLT32X_MAX__ 1.7976931348623157e+308F32x
#define __FLT32X_NORM_MAX__ 1.7976931348623157e+308F32x
#define __FLT32X_MIN__ 2.2250738585072014e-308F32x
#define __FLT32X_EPSILON__ 2.2204460492503131e-16F32x
#define __FLT32X_DENORM_MIN__ 4.9406564584124654e-324F32x
#define __FLT32X_HAS_DENORM__ 1
#define __FLT32X_HAS_INFINITY__ 1
#define __FLT32X_HAS_QUIET_NAN__ 1
#define __SFRACT_FBIT__ 7
#define __SFRACT_IBIT__ 0
#define __SFRACT_MIN__ (-0.5HR-0.5HR)
#define __SFRACT_MAX__ 0X7FP-7HR
#define __SFRACT_EPSILON__ 0x1P-7HR
#define __USFRACT_FBIT__ 8
#define __USFRACT_IBIT__ 0
#define __USFRACT_MIN__ 0.0UHR
#define __USFRACT_MAX__ 0XFFP-8UHR
#define __USFRACT_EPSILON__ 0x1P-8UHR
#define __FRACT_FBIT__ 15
#define __FRACT_IBIT__ 0
#define __FRACT_MIN__ (-0.5R-0.5R)
#define __FRACT_MAX__ 0X7FFFP-15R
#define __FRACT_EPSILON__ 0x1P-15R
#define __UFRACT_FBIT__ 16
#define __UFRACT_IBIT__ 0
#define __UFRACT_MIN__ 0.0UR
#define __UFRACT_MAX__ 0XFFFFP-16UR
#define __UFRACT_EPSILON__ 0x1P-16UR
#define __LFRACT_FBIT__ 31
#define __LFRACT_IBIT__ 0
#define __LFRACT_MIN__ (-0.5LR-0.5LR)
#define __LFRACT_MAX__ 0X7FFFFFFFP-31LR
#define __LFRACT_EPSILON__ 0x1P-31LR
#define __ULFRACT_FBIT__ 32
#define __ULFRACT_IBIT__ 0
#define __ULFRACT_MIN__ 0.0ULR
#define __ULFRACT_MAX__ 0XFFFFFFFFP-32ULR
#define __ULFRACT_EPSILON__ 0x1P-32ULR
#define __LLFRACT_FBIT__ 63
#define __LLFRACT_IBIT__ 0
#define __LLFRACT_MIN__ (-0.5LLR-0.5LLR)
#define __LLFRACT_MAX__ 0X7FFFFFFFFFFFFFFFP-63LLR
#define __LLFRACT_EPSILON__ 0x1P-63LLR
#define __ULLFRACT_FBIT__ 64
#define __ULLFRACT_IBIT__ 0
#define __ULLFRACT_MIN__ 0.0ULLR
#define __ULLFRACT_MAX__ 0XFFFFFFFFFFFFFFFFP-64ULLR
#define __ULLFRACT_EPSILON__ 0x1P-64ULLR
#define __SACCUM_FBIT__ 7
#define __SACCUM_IBIT__ 8
#define __SACCUM_MIN__ (-0X1P7HK-0X1P7HK)
#define __SACCUM_MAX__ 0X7FFFP-7HK
#define __SACCUM_EPSILON__ 0x1P-7HK
#define __USACCUM_FBIT__ 8
#define __USACCUM_IBIT__ 8
#define __USACCUM_MIN__ 0.0UHK
#define __USACCUM_MAX__ 0XFFFFP-8UHK
#define __USACCUM_EPSILON__ 0x1P-8UHK
#define __ACCUM_FBIT__ 15
#define __ACCUM_IBIT__ 16
#define __ACCUM_MIN__ (-0X1P15K-0X1P15K)
#define __ACCUM_MAX__ 0X7FFFFFFFP-15K
#define __ACCUM_EPSILON__ 0x1P-15K
#define __UACCUM_FBIT__ 16
#define __UACCUM_IBIT__ 16
#define __UACCUM_MIN__ 0.0UK
#define __UACCUM_MAX__ 0XFFFFFFFFP-16UK
#define __UACCUM_EPSILON__ 0x1P-16UK
#define __LACCUM_FBIT__ 31
#define __LACCUM_IBIT__ 32
#define __LACCUM_MIN__ (-0X1P31LK-0X1P31LK)
#define __LACCUM_MAX__ 0X7FFFFFFFFFFFFFFFP-31LK
#define __LACCUM_EPSILON__ 0x1P-31LK
#define __ULACCUM_FBIT__ 32
#define __ULACCUM_IBIT__ 32
#define __ULACCUM_MIN__ 0.0ULK
#define __ULACCUM_MAX__ 0XFFFFFFFFFFFFFFFFP-32ULK
#define __ULACCUM_EPSILON__ 0x1P-32ULK
#define __LLACCUM_FBIT__ 31
#define __LLACCUM_IBIT__ 32
#define __LLACCUM_MIN__ (-0X1P31LLK-0X1P31LLK)
#define __LLACCUM_MAX__ 0X7FFFFFFFFFFFFFFFP-31LLK
#define __LLACCUM_EPSILON__ 0x1P-31LLK
#define __ULLACCUM_FBIT__ 32
#define __ULLACCUM_IBIT__ 32
#define __ULLACCUM_MIN__ 0.0ULLK
#define __ULLACCUM_MAX__ 0XFFFFFFFFFFFFFFFFP-32ULLK
#define __ULLACCUM_EPSILON__ 0x1P-32ULLK
#define __QQ_FBIT__ 7
#define __QQ_IBIT__ 0
#define __HQ_FBIT__ 15
#define __HQ_IBIT__ 0
#define __SQ_FBIT__ 31
#define __SQ_IBIT__ 0
#define __DQ_FBIT__ 63
#define __DQ_IBIT__ 0
#define __TQ_FBIT__ 127
#define __TQ_IBIT__ 0
#define __UQQ_FBIT__ 8
#define __UQQ_IBIT__ 0
#define __UHQ_FBIT__ 16
#define __UHQ_IBIT__ 0
#define __USQ_FBIT__ 32
#define __USQ_IBIT__ 0
#define __UDQ_FBIT__ 64
#define __UDQ_IBIT__ 0
#define __UTQ_FBIT__ 128
#define __UTQ_IBIT__ 0
#define __HA_FBIT__ 7
#define __HA_IBIT__ 8
#define __SA_FBIT__ 15
#define __SA_IBIT__ 16
#define __DA_FBIT__ 31
#define __DA_IBIT__ 32
#define __TA_FBIT__ 63
#define __TA_IBIT__ 64
#define __UHA_FBIT__ 8
#define __UHA_IBIT__ 8
#define __USA_FBIT__ 16
#define __USA_IBIT__ 16
#define __UDA_FBIT__ 32
#define __UDA_IBIT__ 32
#define __UTA_FBIT__ 64
#define __UTA_IBIT__ 64
#define __REGISTER_PREFIX__ 
#define __USER_LABEL_PREFIX__ 
#define __GNUC_STDC_INLINE__ 1
#define __STRICT_ANSI__ 1
#define __CHAR_UNSIGNED__ 1
#define __GCC_HAVE_SYNC_COMPARE_AND_SWAP_1 1
#define __GCC_HAVE_SYNC_COMPARE_AND_SWAP_2 1
#define __GCC_HAVE_SYNC_COMPARE_AND_SWAP_4 1
#define __GCC_ATOMIC_BOOL_LOCK_FREE 2
#define __GCC_ATOMIC_CHAR_LOCK_FREE 2
#define __GCC_ATOMIC_CHAR16_T_LOCK_FREE 2
#define __GCC_ATOMIC_CHAR32_T_LOCK_FREE 2
#define __GCC_ATOMIC_WCHAR_T_LOCK_FREE 2
#define __GCC_ATOMIC_SHORT_LOCK_FREE 2
#define __GCC_ATOMIC_INT_LOCK_FREE 2
#define __GCC_ATOMIC_LONG_LOCK_FREE 2
#define __GCC_ATOMIC_LLONG_LOCK_FREE 1
#define __GCC_ATOMIC_TEST_AND_SET_TRUEVAL 1
#define __GCC_ATOMIC_POINTER_LOCK_FREE 2
#define __HAVE_SPECULATION_SAFE_VALUE 1
#define __GCC_HAVE_DWARF2_CFI_ASM 1
#define __PRAGMA_REDEFINE_EXTNAME 1
#define __SIZEOF_WCHAR_T__ 4
#define __SIZEOF_WINT_T__ 4
#define __SIZEOF_PTRDIFF_T__ 4
#define __ARM_FEATURE_DSP 1
#define __ARM_FEATURE_QBIT 1
#define __ARM_FEATURE_SAT 1
#undef __ARM_FEATURE_CRYPTO
# 1 "<built-in>"
#define __ARM_FEATURE_UNALIGNED 1
#undef __ARM_FEATURE_QRDMX
# 1 "<built-in>"
#undef __ARM_FEATURE_CRC32
# 1 "<built-in>"
#undef __ARM_FEATURE_DOTPROD
# 1 "<built-in>"
#undef __ARM_FEATURE_COMPLEX
# 1 "<built-in>"
#define __ARM_32BIT_STATE 1
#undef __ARM_FEATURE_MVE
# 1 "<built-in>"
#undef __ARM_FEATURE_CMSE
# 1 "<built-in>"
#undef __ARM_FEATURE_LDREX
# 1 "<built-in>"
#define __ARM_FEATURE_LDREX 7
#define __ARM_FEATURE_CLZ 1
#undef __ARM_FEATURE_NUMERIC_MAXMIN
# 1 "<built-in>"
#define __ARM_FEATURE_SIMD32 1
#define __ARM_SIZEOF_MINIMAL_ENUM 1
#define __ARM_SIZEOF_WCHAR_T 4
#undef __ARM_ARCH_PROFILE
# 1 "<built-in>"
#define __ARM_ARCH_PROFILE 77
#define __arm__ 1
#undef __ARM_ARCH
# 1 "<built-in>"
#define __ARM_ARCH 7
#define __APCS_32__ 1
#define __GCC_ASM_FLAG_OUTPUTS__ 1
#define __thumb__ 1
#define __thumb2__ 1
#define __THUMBEL__ 1
#undef __ARM_ARCH_ISA_THUMB
# 1 "<built-in>"
#define __ARM_ARCH_ISA_THUMB 2
#define __ARMEL__ 1
#define __VFP_FP__ 1
#undef __ARM_FP
# 1 "<built-in>"
#define __ARM_FP 4
#undef __ARM_FP16_FORMAT_IEEE
# 1 "<built-in>"
#undef __ARM_FP16_FORMAT_ALTERNATIVE
# 1 "<built-in>"
#undef __ARM_FP16_ARGS
# 1 "<built-in>"
#undef __ARM_FEATURE_FP16_SCALAR_ARITHMETIC
# 1 "<built-in>"
#undef __ARM_FEATURE_FP16_VECTOR_ARITHMETIC
# 1 "<built-in>"
#undef __ARM_FEATURE_FP16_FML
# 1 "<built-in>"
#define __ARM_FEATURE_FMA 1
#undef __ARM_NEON__
# 1 "<built-in>"
#undef __ARM_NEON
# 1 "<built-in>"
#undef __ARM_NEON_FP
# 1 "<built-in>"
#define __THUMB_INTERWORK__ 1
#define __ARM_ARCH_7EM__ 1
#define __ARM_PCS_VFP 1
#define __ARM_EABI__ 1
#undef __FDPIC__
# 1 "<built-in>"
#define __ARM_ARCH_EXT_IDIV__ 1
#define __ARM_FEATURE_IDIV 1
#define __ARM_ASM_SYNTAX_UNIFIED__ 1
#undef __ARM_FEATURE_COPROC
# 1 "<built-in>"
#define __ARM_FEATURE_COPROC 15
#undef __ARM_FEATURE_CDE
# 1 "<built-in>"
#undef __ARM_FEATURE_CDE_COPROC
# 1 "<built-in>"
#undef __ARM_FEATURE_MATMUL_INT8
# 1 "<built-in>"
#undef __ARM_FEATURE_BF16_SCALAR_ARITHMETIC
# 1 "<built-in>"
#undef __ARM_FEATURE_BF16_VECTOR_ARITHMETIC
# 1 "<built-in>"
#undef __ARM_BF16_FORMAT_ALTERNATIVE
# 1 "<built-in>"
#define __GXX_TYPEINFO_EQUALITY_INLINE 0
#define __ELF__ 1
# 1 "<command-line>"
#define __USES_INITFINI__ 1
#define apollo3 1
#define SUPPORT_LORA 1
#define LORA_IO_SPI_PORT 1
#define SYS_RTC_COUNTER_PORT 2
#define ATCMD_CUST_TABLE_SIZE 64
#define WAN_TYPE 0
#define LORA_STACK_VER 0x040407
#define RAK11720 +RAK5005-O_V1.0 1
#define rak11720 1
#define gcc 1
#define PART_APOLLO3 1
#define AM_PACKAGE_BGA 1
#define AM_PART_APOLLO3 1
#define AM_FREERTOS 1
#define AM_FREERTOS_STIMER_BACKUP 1
#define AM_BLE_USE_NVM 1
#define AM_CUSTOM_BDADDR 1
#define AM_NUS_ADD 1
#define AM_CUS_ADD 1
#define AM_AMOTA_ADD 1
#define AM_UTIL_FAULTISR_PRINT 1
#define SEC_ECC_CFG SEC_ECC_CFG_HCI
#define RTT_LOG_ENABLED 1
#define DEBUG_ENABLED 1
#define rak11720 1
#define SYS_RTC_COUNTER_PORT 2
#define TWI0_ENABLED 1
#define SPI0_ENABLED 1
#define SPI1_ENABLED 1
#define BLE_SUPPORT 1
#define ATCMD_CUST_TABLE_SIZE 64
#define WISBLOCK_BASE_5005_O 1
#define SX1262_CHIP 1
#define REGION_AS923 1
#define REGION_AU915 1
#define REGION_CN470 1
#define REGION_CN779 1
#define REGION_EU433 1
#define REGION_EU868 1
#define REGION_KR920 1
#define REGION_IN865 1
#define REGION_US915 1
#define REGION_RU864 1
#define SOFT_SE 1
#define SECURE_ELEMENT_PRE_PROVISIONED 1
#define LORAMAC_CLASSB_ENABLED 1
#define BLE_CENTRAL_SUPPORT 1
#define WISBLOCK_BASE_5005_O 1
#define SUPPORT_BLE 1
#define SUPPORT_SPI 1
#define SUPPORT_AT 1
# 1 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_burst.c"
# 52 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_burst.c"
# 1 "/opt/gcc-arm-none-eabi-10-2020-q4-major/lib/gcc/arm-none-eabi/10.2.1/include/stdint.h" 1 3 4
# 9 "/opt/gcc-arm-none-eabi-10-2020-q4-major/lib/gcc/arm-none-eabi/10.2.1/include/stdint.h" 3 4
# 1 "/opt/gcc-arm-none-eabi-10-2020-q4-major/arm-none-eabi/include/stdint.h" 1 3 4
# 10 "/opt/gcc-arm-none-eabi-10-2020-q4-major/arm-none-eabi/include/stdint.h" 3 4
#define _STDINT_H 

# 1 "/opt/gcc-arm-none-eabi-10-2020-q4-major/arm-none-eabi/include/machine/_default_types.h" 1 3 4





#define _MACHINE__DEFAULT_TYPES_H 

# 1 "/opt/gcc-arm-none-eabi-10-2020-q4-major/arm-none-eabi/include/sys/features.h" 1 3 4
# 22 "/opt/gcc-arm-none-eabi-10-2020-q4-major/arm-none-eabi/include/sys/features.h" 3 4
#define _SYS_FEATURES_H 





# 1 "/opt/gcc-arm-none-eabi-10-2020-q4-major/arm-none-eabi/include/_newlib_version.h" 1 3 4



#define _NEWLIB_VERSION_H__ 1

#define _NEWLIB_VERSION "3.3.0"
#define __NEWLIB__ 3
#define __NEWLIB_MINOR__ 3
#define __NEWLIB_PATCHLEVEL__ 0
# 29 "/opt/gcc-arm-none-eabi-10-2020-q4-major/arm-none-eabi/include/sys/features.h" 2 3 4




#define __GNUC_PREREQ(maj,min) ((__GNUC__ << 16) + __GNUC_MINOR__ >= ((maj) << 16) + (min))






#define __GNUC_PREREQ__(ma,mi) __GNUC_PREREQ(ma, mi)
# 249 "/opt/gcc-arm-none-eabi-10-2020-q4-major/arm-none-eabi/include/sys/features.h" 3 4
#define __ATFILE_VISIBLE 0





#define __BSD_VISIBLE 0





#define __GNU_VISIBLE 0







#define __ISO_C_VISIBLE 1999







#define __LARGEFILE_VISIBLE 0





#define __MISC_VISIBLE 0
# 299 "/opt/gcc-arm-none-eabi-10-2020-q4-major/arm-none-eabi/include/sys/features.h" 3 4
#define __POSIX_VISIBLE 0





#define __SVID_VISIBLE 0
# 319 "/opt/gcc-arm-none-eabi-10-2020-q4-major/arm-none-eabi/include/sys/features.h" 3 4
#define __XSI_VISIBLE 0
# 330 "/opt/gcc-arm-none-eabi-10-2020-q4-major/arm-none-eabi/include/sys/features.h" 3 4
#define __SSP_FORTIFY_LEVEL 0
# 9 "/opt/gcc-arm-none-eabi-10-2020-q4-major/arm-none-eabi/include/machine/_default_types.h" 2 3 4






#define __EXP(x) __ ##x ##__
# 26 "/opt/gcc-arm-none-eabi-10-2020-q4-major/arm-none-eabi/include/machine/_default_types.h" 3 4
#define __have_longlong64 1






#define __have_long32 1








# 41 "/opt/gcc-arm-none-eabi-10-2020-q4-major/arm-none-eabi/include/machine/_default_types.h" 3 4
typedef signed char __int8_t;

typedef unsigned char __uint8_t;



#define ___int8_t_defined 1







typedef short int __int16_t;

typedef short unsigned int __uint16_t;



#define ___int16_t_defined 1
# 77 "/opt/gcc-arm-none-eabi-10-2020-q4-major/arm-none-eabi/include/machine/_default_types.h" 3 4
typedef long int __int32_t;

typedef long unsigned int __uint32_t;



#define ___int32_t_defined 1
# 103 "/opt/gcc-arm-none-eabi-10-2020-q4-major/arm-none-eabi/include/machine/_default_types.h" 3 4
typedef long long int __int64_t;

typedef long long unsigned int __uint64_t;



#define ___int64_t_defined 1
# 134 "/opt/gcc-arm-none-eabi-10-2020-q4-major/arm-none-eabi/include/machine/_default_types.h" 3 4
typedef signed char __int_least8_t;

typedef unsigned char __uint_least8_t;



#define ___int_least8_t_defined 1
# 160 "/opt/gcc-arm-none-eabi-10-2020-q4-major/arm-none-eabi/include/machine/_default_types.h" 3 4
typedef short int __int_least16_t;

typedef short unsigned int __uint_least16_t;



#define ___int_least16_t_defined 1
# 182 "/opt/gcc-arm-none-eabi-10-2020-q4-major/arm-none-eabi/include/machine/_default_types.h" 3 4
typedef long int __int_least32_t;

typedef long unsigned int __uint_least32_t;



#define ___int_least32_t_defined 1
# 200 "/opt/gcc-arm-none-eabi-10-2020-q4-major/arm-none-eabi/include/machine/_default_types.h" 3 4
typedef long long int __int_least64_t;

typedef long long unsigned int __uint_least64_t;



#define ___int_least64_t_defined 1







typedef long long int __intmax_t;







typedef long long unsigned int __uintmax_t;







typedef int __intptr_t;

typedef unsigned int __uintptr_t;
# 244 "/opt/gcc-arm-none-eabi-10-2020-q4-major/arm-none-eabi/include/machine/_default_types.h" 3 4
#undef __EXP
# 13 "/opt/gcc-arm-none-eabi-10-2020-q4-major/arm-none-eabi/include/stdint.h" 2 3 4
# 1 "/opt/gcc-arm-none-eabi-10-2020-q4-major/arm-none-eabi/include/sys/_intsup.h" 1 3 4
# 10 "/opt/gcc-arm-none-eabi-10-2020-q4-major/arm-none-eabi/include/sys/_intsup.h" 3 4
#define _SYS__INTSUP_H 





#define __STDINT_EXP(x) __ ##x ##__
# 35 "/opt/gcc-arm-none-eabi-10-2020-q4-major/arm-none-eabi/include/sys/_intsup.h" 3 4
       
       
       
       
       
       
       
       
#undef signed
#undef unsigned
#undef char
#undef short
#undef int
#undef __int20
#undef __int20__
#undef long
#define signed +0
#define unsigned +0
#define char +0
#define short +1
#define __int20 +2
#define __int20__ +2
#define int +2
#define long +4
# 67 "/opt/gcc-arm-none-eabi-10-2020-q4-major/arm-none-eabi/include/sys/_intsup.h" 3 4
#define _INTPTR_EQ_INT 






#define _INT32_EQ_LONG 







#define __INT8 "hh"
# 93 "/opt/gcc-arm-none-eabi-10-2020-q4-major/arm-none-eabi/include/sys/_intsup.h" 3 4
#define __INT16 "h"
# 104 "/opt/gcc-arm-none-eabi-10-2020-q4-major/arm-none-eabi/include/sys/_intsup.h" 3 4
#define __INT32 "l"
# 113 "/opt/gcc-arm-none-eabi-10-2020-q4-major/arm-none-eabi/include/sys/_intsup.h" 3 4
#define __INT64 "ll"






#define __FAST8 
# 129 "/opt/gcc-arm-none-eabi-10-2020-q4-major/arm-none-eabi/include/sys/_intsup.h" 3 4
#define __FAST16 






#define __FAST32 
# 147 "/opt/gcc-arm-none-eabi-10-2020-q4-major/arm-none-eabi/include/sys/_intsup.h" 3 4
#define __FAST64 "ll"



#define __LEAST8 "hh"
# 162 "/opt/gcc-arm-none-eabi-10-2020-q4-major/arm-none-eabi/include/sys/_intsup.h" 3 4
#define __LEAST16 "h"
# 173 "/opt/gcc-arm-none-eabi-10-2020-q4-major/arm-none-eabi/include/sys/_intsup.h" 3 4
#define __LEAST32 "l"
# 182 "/opt/gcc-arm-none-eabi-10-2020-q4-major/arm-none-eabi/include/sys/_intsup.h" 3 4
#define __LEAST64 "ll"

#undef signed
#undef unsigned
#undef char
#undef short
#undef int
#undef long
       
       
       
       
       
# 194 "/opt/gcc-arm-none-eabi-10-2020-q4-major/arm-none-eabi/include/sys/_intsup.h" 3 4
#undef __int20
       
# 195 "/opt/gcc-arm-none-eabi-10-2020-q4-major/arm-none-eabi/include/sys/_intsup.h" 3 4
#undef __int20__
       
       
# 14 "/opt/gcc-arm-none-eabi-10-2020-q4-major/arm-none-eabi/include/stdint.h" 2 3 4
# 1 "/opt/gcc-arm-none-eabi-10-2020-q4-major/arm-none-eabi/include/sys/_stdint.h" 1 3 4
# 10 "/opt/gcc-arm-none-eabi-10-2020-q4-major/arm-none-eabi/include/sys/_stdint.h" 3 4
#define _SYS__STDINT_H 
# 20 "/opt/gcc-arm-none-eabi-10-2020-q4-major/arm-none-eabi/include/sys/_stdint.h" 3 4
typedef __int8_t int8_t ;
#define _INT8_T_DECLARED 


typedef __uint8_t uint8_t ;
#define _UINT8_T_DECLARED 

#define __int8_t_defined 1




typedef __int16_t int16_t ;
#define _INT16_T_DECLARED 


typedef __uint16_t uint16_t ;
#define _UINT16_T_DECLARED 

#define __int16_t_defined 1




typedef __int32_t int32_t ;
#define _INT32_T_DECLARED 


typedef __uint32_t uint32_t ;
#define _UINT32_T_DECLARED 

#define __int32_t_defined 1




typedef __int64_t int64_t ;
#define _INT64_T_DECLARED 


typedef __uint64_t uint64_t ;
#define _UINT64_T_DECLARED 

#define __int64_t_defined 1



typedef __intmax_t intmax_t;
#define _INTMAX_T_DECLARED 



typedef __uintmax_t uintmax_t;
#define _UINTMAX_T_DECLARED 



typedef __intptr_t intptr_t;
#define _INTPTR_T_DECLARED 



typedef __uintptr_t uintptr_t;
#define _UINTPTR_T_DECLARED 
# 15 "/opt/gcc-arm-none-eabi-10-2020-q4-major/arm-none-eabi/include/stdint.h" 2 3 4






typedef __int_least8_t int_least8_t;
typedef __uint_least8_t uint_least8_t;
#define __int_least8_t_defined 1



typedef __int_least16_t int_least16_t;
typedef __uint_least16_t uint_least16_t;
#define __int_least16_t_defined 1



typedef __int_least32_t int_least32_t;
typedef __uint_least32_t uint_least32_t;
#define __int_least32_t_defined 1



typedef __int_least64_t int_least64_t;
typedef __uint_least64_t uint_least64_t;
#define __int_least64_t_defined 1
# 51 "/opt/gcc-arm-none-eabi-10-2020-q4-major/arm-none-eabi/include/stdint.h" 3 4
  typedef int int_fast8_t;
  typedef unsigned int uint_fast8_t;
#define __int_fast8_t_defined 1







  typedef int int_fast16_t;
  typedef unsigned int uint_fast16_t;
#define __int_fast16_t_defined 1







  typedef int int_fast32_t;
  typedef unsigned int uint_fast32_t;
#define __int_fast32_t_defined 1







  typedef long long int int_fast64_t;
  typedef long long unsigned int uint_fast64_t;
#define __int_fast64_t_defined 1
# 128 "/opt/gcc-arm-none-eabi-10-2020-q4-major/arm-none-eabi/include/stdint.h" 3 4
#define INTPTR_MIN (-__INTPTR_MAX__ - 1)
#define INTPTR_MAX (__INTPTR_MAX__)
#define UINTPTR_MAX (__UINTPTR_MAX__)
# 152 "/opt/gcc-arm-none-eabi-10-2020-q4-major/arm-none-eabi/include/stdint.h" 3 4
#define INT8_MIN (-__INT8_MAX__ - 1)
#define INT8_MAX (__INT8_MAX__)
#define UINT8_MAX (__UINT8_MAX__)







#define INT_LEAST8_MIN (-__INT_LEAST8_MAX__ - 1)
#define INT_LEAST8_MAX (__INT_LEAST8_MAX__)
#define UINT_LEAST8_MAX (__UINT_LEAST8_MAX__)
# 174 "/opt/gcc-arm-none-eabi-10-2020-q4-major/arm-none-eabi/include/stdint.h" 3 4
#define INT16_MIN (-__INT16_MAX__ - 1)
#define INT16_MAX (__INT16_MAX__)
#define UINT16_MAX (__UINT16_MAX__)







#define INT_LEAST16_MIN (-__INT_LEAST16_MAX__ - 1)
#define INT_LEAST16_MAX (__INT_LEAST16_MAX__)
#define UINT_LEAST16_MAX (__UINT_LEAST16_MAX__)
# 196 "/opt/gcc-arm-none-eabi-10-2020-q4-major/arm-none-eabi/include/stdint.h" 3 4
#define INT32_MIN (-__INT32_MAX__ - 1)
#define INT32_MAX (__INT32_MAX__)
#define UINT32_MAX (__UINT32_MAX__)
# 212 "/opt/gcc-arm-none-eabi-10-2020-q4-major/arm-none-eabi/include/stdint.h" 3 4
#define INT_LEAST32_MIN (-__INT_LEAST32_MAX__ - 1)
#define INT_LEAST32_MAX (__INT_LEAST32_MAX__)
#define UINT_LEAST32_MAX (__UINT_LEAST32_MAX__)
# 230 "/opt/gcc-arm-none-eabi-10-2020-q4-major/arm-none-eabi/include/stdint.h" 3 4
#define INT64_MIN (-__INT64_MAX__ - 1)
#define INT64_MAX (__INT64_MAX__)
#define UINT64_MAX (__UINT64_MAX__)
# 246 "/opt/gcc-arm-none-eabi-10-2020-q4-major/arm-none-eabi/include/stdint.h" 3 4
#define INT_LEAST64_MIN (-__INT_LEAST64_MAX__ - 1)
#define INT_LEAST64_MAX (__INT_LEAST64_MAX__)
#define UINT_LEAST64_MAX (__UINT_LEAST64_MAX__)
# 262 "/opt/gcc-arm-none-eabi-10-2020-q4-major/arm-none-eabi/include/stdint.h" 3 4
#define INT_FAST8_MIN (-__INT_FAST8_MAX__ - 1)
#define INT_FAST8_MAX (__INT_FAST8_MAX__)
#define UINT_FAST8_MAX (__UINT_FAST8_MAX__)
# 278 "/opt/gcc-arm-none-eabi-10-2020-q4-major/arm-none-eabi/include/stdint.h" 3 4
#define INT_FAST16_MIN (-__INT_FAST16_MAX__ - 1)
#define INT_FAST16_MAX (__INT_FAST16_MAX__)
#define UINT_FAST16_MAX (__UINT_FAST16_MAX__)
# 294 "/opt/gcc-arm-none-eabi-10-2020-q4-major/arm-none-eabi/include/stdint.h" 3 4
#define INT_FAST32_MIN (-__INT_FAST32_MAX__ - 1)
#define INT_FAST32_MAX (__INT_FAST32_MAX__)
#define UINT_FAST32_MAX (__UINT_FAST32_MAX__)
# 310 "/opt/gcc-arm-none-eabi-10-2020-q4-major/arm-none-eabi/include/stdint.h" 3 4
#define INT_FAST64_MIN (-__INT_FAST64_MAX__ - 1)
#define INT_FAST64_MAX (__INT_FAST64_MAX__)
#define UINT_FAST64_MAX (__UINT_FAST64_MAX__)
# 326 "/opt/gcc-arm-none-eabi-10-2020-q4-major/arm-none-eabi/include/stdint.h" 3 4
#define INTMAX_MAX (__INTMAX_MAX__)
#define INTMAX_MIN (-INTMAX_MAX - 1)







#define UINTMAX_MAX (__UINTMAX_MAX__)







#define SIZE_MAX (__SIZE_MAX__)





#define SIG_ATOMIC_MIN (-__STDINT_EXP(INT_MAX) - 1)
#define SIG_ATOMIC_MAX (__STDINT_EXP(INT_MAX))



#define PTRDIFF_MAX (__PTRDIFF_MAX__)



#define PTRDIFF_MIN (-PTRDIFF_MAX - 1)




#define WCHAR_MIN (__WCHAR_MIN__)
# 374 "/opt/gcc-arm-none-eabi-10-2020-q4-major/arm-none-eabi/include/stdint.h" 3 4
#define WCHAR_MAX (__WCHAR_MAX__)
# 384 "/opt/gcc-arm-none-eabi-10-2020-q4-major/arm-none-eabi/include/stdint.h" 3 4
#define WINT_MAX (__WINT_MAX__)




#define WINT_MIN (__WINT_MIN__)






#define INT8_C(x) __INT8_C(x)
#define UINT8_C(x) __UINT8_C(x)
# 408 "/opt/gcc-arm-none-eabi-10-2020-q4-major/arm-none-eabi/include/stdint.h" 3 4
#define INT16_C(x) __INT16_C(x)
#define UINT16_C(x) __UINT16_C(x)
# 420 "/opt/gcc-arm-none-eabi-10-2020-q4-major/arm-none-eabi/include/stdint.h" 3 4
#define INT32_C(x) __INT32_C(x)
#define UINT32_C(x) __UINT32_C(x)
# 433 "/opt/gcc-arm-none-eabi-10-2020-q4-major/arm-none-eabi/include/stdint.h" 3 4
#define INT64_C(x) __INT64_C(x)
#define UINT64_C(x) __UINT64_C(x)
# 449 "/opt/gcc-arm-none-eabi-10-2020-q4-major/arm-none-eabi/include/stdint.h" 3 4
#define INTMAX_C(x) __INTMAX_C(x)
#define UINTMAX_C(x) __UINTMAX_C(x)
# 10 "/opt/gcc-arm-none-eabi-10-2020-q4-major/lib/gcc/arm-none-eabi/10.2.1/include/stdint.h" 2 3 4



#define _GCC_WRAP_STDINT_H 
# 53 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_burst.c" 2
# 1 "/opt/gcc-arm-none-eabi-10-2020-q4-major/lib/gcc/arm-none-eabi/10.2.1/include/stdbool.h" 1 3 4
# 29 "/opt/gcc-arm-none-eabi-10-2020-q4-major/lib/gcc/arm-none-eabi/10.2.1/include/stdbool.h" 3 4
#define _STDBOOL_H 



#define bool _Bool
#define true 1
#define false 0
# 52 "/opt/gcc-arm-none-eabi-10-2020-q4-major/lib/gcc/arm-none-eabi/10.2.1/include/stdbool.h" 3 4
#define __bool_true_false_are_defined 1
# 54 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_burst.c" 2
# 1 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/am_mcu_apollo.h" 1
# 55 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/am_mcu_apollo.h"
#define AM_MCU_APOLLO_H 






#define AM_CMSIS_REGS 1






# 1 "/opt/gcc-arm-none-eabi-10-2020-q4-major/lib/gcc/arm-none-eabi/10.2.1/include/stdarg.h" 1 3 4
# 31 "/opt/gcc-arm-none-eabi-10-2020-q4-major/lib/gcc/arm-none-eabi/10.2.1/include/stdarg.h" 3 4
#define _STDARG_H 
#define _ANSI_STDARG_H_ 

#undef __need___va_list




#define __GNUC_VA_LIST 
typedef __builtin_va_list __gnuc_va_list;






#define va_start(v,l) __builtin_va_start(v,l)
#define va_end(v) __builtin_va_end(v)
#define va_arg(v,l) __builtin_va_arg(v,l)


#define va_copy(d,s) __builtin_va_copy(d,s)

#define __va_copy(d,s) __builtin_va_copy(d,s)
# 99 "/opt/gcc-arm-none-eabi-10-2020-q4-major/lib/gcc/arm-none-eabi/10.2.1/include/stdarg.h" 3 4
typedef __gnuc_va_list va_list;





#define _VA_LIST_ 


#define _VA_LIST 


#define _VA_LIST_DEFINED 


#define _VA_LIST_T_H 


#define __va_list__ 
# 70 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/am_mcu_apollo.h" 2

# 1 "/opt/gcc-arm-none-eabi-10-2020-q4-major/lib/gcc/arm-none-eabi/10.2.1/include/stddef.h" 1 3 4
# 39 "/opt/gcc-arm-none-eabi-10-2020-q4-major/lib/gcc/arm-none-eabi/10.2.1/include/stddef.h" 3 4
#define _STDDEF_H 
#define _STDDEF_H_ 

#define _ANSI_STDDEF_H 
# 131 "/opt/gcc-arm-none-eabi-10-2020-q4-major/lib/gcc/arm-none-eabi/10.2.1/include/stddef.h" 3 4
#define _PTRDIFF_T 
#define _T_PTRDIFF_ 
#define _T_PTRDIFF 
#define __PTRDIFF_T 
#define _PTRDIFF_T_ 
#define _BSD_PTRDIFF_T_ 
#define ___int_ptrdiff_t_h 
#define _GCC_PTRDIFF_T 
#define _PTRDIFF_T_DECLARED 



typedef int ptrdiff_t;
# 155 "/opt/gcc-arm-none-eabi-10-2020-q4-major/lib/gcc/arm-none-eabi/10.2.1/include/stddef.h" 3 4
#undef __need_ptrdiff_t
# 181 "/opt/gcc-arm-none-eabi-10-2020-q4-major/lib/gcc/arm-none-eabi/10.2.1/include/stddef.h" 3 4
#define __size_t__ 
#define __SIZE_T__ 
#define _SIZE_T 
#define _SYS_SIZE_T_H 
#define _T_SIZE_ 
#define _T_SIZE 
#define __SIZE_T 
#define _SIZE_T_ 
#define _BSD_SIZE_T_ 
#define _SIZE_T_DEFINED_ 
#define _SIZE_T_DEFINED 
#define _BSD_SIZE_T_DEFINED_ 
#define _SIZE_T_DECLARED 
#define ___int_size_t_h 
#define _GCC_SIZE_T 
#define _SIZET_ 






#define __size_t 





typedef unsigned int size_t;
# 231 "/opt/gcc-arm-none-eabi-10-2020-q4-major/lib/gcc/arm-none-eabi/10.2.1/include/stddef.h" 3 4
#undef __need_size_t
# 260 "/opt/gcc-arm-none-eabi-10-2020-q4-major/lib/gcc/arm-none-eabi/10.2.1/include/stddef.h" 3 4
#define __wchar_t__ 
#define __WCHAR_T__ 
#define _WCHAR_T 
#define _T_WCHAR_ 
#define _T_WCHAR 
#define __WCHAR_T 
#define _WCHAR_T_ 
#define _BSD_WCHAR_T_ 
#define _WCHAR_T_DEFINED_ 
#define _WCHAR_T_DEFINED 
#define _WCHAR_T_H 
#define ___int_wchar_t_h 
#define __INT_WCHAR_T_H 
#define _GCC_WCHAR_T 
#define _WCHAR_T_DECLARED 
# 287 "/opt/gcc-arm-none-eabi-10-2020-q4-major/lib/gcc/arm-none-eabi/10.2.1/include/stddef.h" 3 4
#undef _BSD_WCHAR_T_
# 321 "/opt/gcc-arm-none-eabi-10-2020-q4-major/lib/gcc/arm-none-eabi/10.2.1/include/stddef.h" 3 4
typedef unsigned int wchar_t;
# 340 "/opt/gcc-arm-none-eabi-10-2020-q4-major/lib/gcc/arm-none-eabi/10.2.1/include/stddef.h" 3 4
#undef __need_wchar_t
# 390 "/opt/gcc-arm-none-eabi-10-2020-q4-major/lib/gcc/arm-none-eabi/10.2.1/include/stddef.h" 3 4
#undef NULL




#define NULL ((void *)0)





#undef __need_NULL




#define offsetof(TYPE,MEMBER) __builtin_offsetof (TYPE, MEMBER)
# 72 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/am_mcu_apollo.h" 2


# 1 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/CMSIS/AmbiqMicro/Include/apollo3.h" 1
# 56 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/CMSIS/AmbiqMicro/Include/apollo3.h"
#define APOLLO3_H 
# 73 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/CMSIS/AmbiqMicro/Include/apollo3.h"

# 73 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/CMSIS/AmbiqMicro/Include/apollo3.h"
typedef enum {

  Reset_IRQn = -15,
  NonMaskableInt_IRQn = -14,
  HardFault_IRQn = -13,
  MemoryManagement_IRQn = -12,

  BusFault_IRQn = -11,

  UsageFault_IRQn = -10,
  SVCall_IRQn = -5,
  DebugMonitor_IRQn = -4,
  PendSV_IRQn = -2,
  SysTick_IRQn = -1,

  BROWNOUT_IRQn = 0,
  WDT_IRQn = 1,
  RTC_IRQn = 2,
  VCOMP_IRQn = 3,
  IOSLAVE_IRQn = 4,
  IOSLAVEACC_IRQn = 5,
  IOMSTR0_IRQn = 6,
  IOMSTR1_IRQn = 7,
  IOMSTR2_IRQn = 8,
  IOMSTR3_IRQn = 9,
  IOMSTR4_IRQn = 10,
  IOMSTR5_IRQn = 11,
  BLE_IRQn = 12,
  GPIO_IRQn = 13,
  CTIMER_IRQn = 14,
  UART0_IRQn = 15,
  UART1_IRQn = 16,
  SCARD_IRQn = 17,
  ADC_IRQn = 18,
  PDM_IRQn = 19,
  MSPI0_IRQn = 20,
  STIMER_IRQn = 22,
  STIMER_CMPR0_IRQn = 23,
  STIMER_CMPR1_IRQn = 24,
  STIMER_CMPR2_IRQn = 25,
  STIMER_CMPR3_IRQn = 26,
  STIMER_CMPR4_IRQn = 27,
  STIMER_CMPR5_IRQn = 28,
  STIMER_CMPR6_IRQn = 29,
  STIMER_CMPR7_IRQn = 30,
  CLKGEN_IRQn = 31,
  MAX_IRQn = 32
} IRQn_Type;
# 129 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/CMSIS/AmbiqMicro/Include/apollo3.h"
#define __CM4_REV 0x0100U
#define __NVIC_PRIO_BITS 3
#define __Vendor_SysTickConfig 0
#define __MPU_PRESENT 1
#define __FPU_PRESENT 1




# 1 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/CMSIS/ARM/Include/core_cm4.h" 1
# 32 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/CMSIS/ARM/Include/core_cm4.h"
#define __CORE_CM4_H_GENERIC 
# 63 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/CMSIS/ARM/Include/core_cm4.h"
# 1 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/CMSIS/ARM/Include/cmsis_version.h" 1
# 32 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/CMSIS/ARM/Include/cmsis_version.h"
#define __CMSIS_VERSION_H 


#define __CM_CMSIS_VERSION_MAIN ( 5U)
#define __CM_CMSIS_VERSION_SUB ( 4U)
#define __CM_CMSIS_VERSION ((__CM_CMSIS_VERSION_MAIN << 16U) | __CM_CMSIS_VERSION_SUB )
# 64 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/CMSIS/ARM/Include/core_cm4.h" 2


#define __CM4_CMSIS_VERSION_MAIN (__CM_CMSIS_VERSION_MAIN)
#define __CM4_CMSIS_VERSION_SUB (__CM_CMSIS_VERSION_SUB)
#define __CM4_CMSIS_VERSION ((__CM4_CMSIS_VERSION_MAIN << 16U) | __CM4_CMSIS_VERSION_SUB )


#define __CORTEX_M (4U)
# 103 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/CMSIS/ARM/Include/core_cm4.h"
#define __FPU_USED 1U
# 162 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/CMSIS/ARM/Include/core_cm4.h"
# 1 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/CMSIS/ARM/Include/cmsis_compiler.h" 1
# 26 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/CMSIS/ARM/Include/cmsis_compiler.h"
#define __CMSIS_COMPILER_H 
# 54 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/CMSIS/ARM/Include/cmsis_compiler.h"
# 1 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/CMSIS/ARM/Include/cmsis_gcc.h" 1
# 26 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/CMSIS/ARM/Include/cmsis_gcc.h"
#define __CMSIS_GCC_H 


#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wsign-conversion"
#pragma GCC diagnostic ignored "-Wconversion"
#pragma GCC diagnostic ignored "-Wunused-parameter"
# 41 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/CMSIS/ARM/Include/cmsis_gcc.h"
#define __ASM __asm


#define __INLINE inline


#define __STATIC_INLINE static inline


#define __STATIC_FORCEINLINE __attribute__((always_inline)) static inline


#define __NO_RETURN __attribute__((__noreturn__))


#define __USED __attribute__((used))


#define __WEAK __attribute__((weak))


#define __PACKED __attribute__((packed, aligned(1)))


#define __PACKED_STRUCT struct __attribute__((packed, aligned(1)))


#define __PACKED_UNION union __attribute__((packed, aligned(1)))


#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wpacked"
#pragma GCC diagnostic ignored "-Wattributes"
  struct __attribute__((packed)) T_UINT32 { uint32_t v; };
#pragma GCC diagnostic pop
#define __UNALIGNED_UINT32(x) (((struct T_UINT32 *)(x))->v)


#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wpacked"
#pragma GCC diagnostic ignored "-Wattributes"
  struct __attribute__((packed, aligned(1))) T_UINT16_WRITE { uint16_t v; };
#pragma GCC diagnostic pop
#define __UNALIGNED_UINT16_WRITE(addr,val) (void)((((struct T_UINT16_WRITE *)(void *)(addr))->v) = (val))


#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wpacked"
#pragma GCC diagnostic ignored "-Wattributes"
  struct __attribute__((packed, aligned(1))) T_UINT16_READ { uint16_t v; };
#pragma GCC diagnostic pop
#define __UNALIGNED_UINT16_READ(addr) (((const struct T_UINT16_READ *)(const void *)(addr))->v)


#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wpacked"
#pragma GCC diagnostic ignored "-Wattributes"
  struct __attribute__((packed, aligned(1))) T_UINT32_WRITE { uint32_t v; };
#pragma GCC diagnostic pop
#define __UNALIGNED_UINT32_WRITE(addr,val) (void)((((struct T_UINT32_WRITE *)(void *)(addr))->v) = (val))


#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wpacked"
#pragma GCC diagnostic ignored "-Wattributes"
  struct __attribute__((packed, aligned(1))) T_UINT32_READ { uint32_t v; };
#pragma GCC diagnostic pop
#define __UNALIGNED_UINT32_READ(addr) (((const struct T_UINT32_READ *)(const void *)(addr))->v)


#define __ALIGNED(x) __attribute__((aligned(x)))


#define __RESTRICT __restrict


#define __COMPILER_BARRIER() __ASM volatile("":::"memory")
# 131 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/CMSIS/ARM/Include/cmsis_gcc.h"
__attribute__((always_inline)) static inline __attribute__((__noreturn__)) void __cmsis_start(void)
{
  extern void _start(void) __attribute__((__noreturn__));

  typedef struct {
    uint32_t const* src;
    uint32_t* dest;
    uint32_t wlen;
  } __copy_table_t;

  typedef struct {
    uint32_t* dest;
    uint32_t wlen;
  } __zero_table_t;

  extern const __copy_table_t __copy_table_start__;
  extern const __copy_table_t __copy_table_end__;
  extern const __zero_table_t __zero_table_start__;
  extern const __zero_table_t __zero_table_end__;

  for (__copy_table_t const* pTable = &__copy_table_start__; pTable < &__copy_table_end__; ++pTable) {
    for(uint32_t i=0u; i<pTable->wlen; ++i) {
      pTable->dest[i] = pTable->src[i];
    }
  }

  for (__zero_table_t const* pTable = &__zero_table_start__; pTable < &__zero_table_end__; ++pTable) {
    for(uint32_t i=0u; i<pTable->wlen; ++i) {
      pTable->dest[i] = 0u;
    }
  }

  _start();
}

#define __PROGRAM_START __cmsis_start



#define __INITIAL_SP __StackTop



#define __STACK_LIMIT __StackLimit



#define __VECTOR_TABLE __Vectors



#define __VECTOR_TABLE_ATTRIBUTE __attribute__((used, section(".vectors")))
# 196 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/CMSIS/ARM/Include/cmsis_gcc.h"
__attribute__((always_inline)) static inline void __enable_irq(void)
{
  __asm volatile ("cpsie i" : : : "memory");
}







__attribute__((always_inline)) static inline void __disable_irq(void)
{
  __asm volatile ("cpsid i" : : : "memory");
}







__attribute__((always_inline)) static inline uint32_t __get_CONTROL(void)
{
  uint32_t result;

  __asm volatile ("MRS %0, control" : "=r" (result) );
  return(result);
}
# 248 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/CMSIS/ARM/Include/cmsis_gcc.h"
__attribute__((always_inline)) static inline void __set_CONTROL(uint32_t control)
{
  __asm volatile ("MSR control, %0" : : "r" (control) : "memory");
}
# 272 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/CMSIS/ARM/Include/cmsis_gcc.h"
__attribute__((always_inline)) static inline uint32_t __get_IPSR(void)
{
  uint32_t result;

  __asm volatile ("MRS %0, ipsr" : "=r" (result) );
  return(result);
}







__attribute__((always_inline)) static inline uint32_t __get_APSR(void)
{
  uint32_t result;

  __asm volatile ("MRS %0, apsr" : "=r" (result) );
  return(result);
}







__attribute__((always_inline)) static inline uint32_t __get_xPSR(void)
{
  uint32_t result;

  __asm volatile ("MRS %0, xpsr" : "=r" (result) );
  return(result);
}







__attribute__((always_inline)) static inline uint32_t __get_PSP(void)
{
  uint32_t result;

  __asm volatile ("MRS %0, psp" : "=r" (result) );
  return(result);
}
# 344 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/CMSIS/ARM/Include/cmsis_gcc.h"
__attribute__((always_inline)) static inline void __set_PSP(uint32_t topOfProcStack)
{
  __asm volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
}
# 368 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/CMSIS/ARM/Include/cmsis_gcc.h"
__attribute__((always_inline)) static inline uint32_t __get_MSP(void)
{
  uint32_t result;

  __asm volatile ("MRS %0, msp" : "=r" (result) );
  return(result);
}
# 398 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/CMSIS/ARM/Include/cmsis_gcc.h"
__attribute__((always_inline)) static inline void __set_MSP(uint32_t topOfMainStack)
{
  __asm volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
}
# 449 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/CMSIS/ARM/Include/cmsis_gcc.h"
__attribute__((always_inline)) static inline uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __asm volatile ("MRS %0, primask" : "=r" (result) );
  return(result);
}
# 479 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/CMSIS/ARM/Include/cmsis_gcc.h"
__attribute__((always_inline)) static inline void __set_PRIMASK(uint32_t priMask)
{
  __asm volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
}
# 506 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/CMSIS/ARM/Include/cmsis_gcc.h"
__attribute__((always_inline)) static inline void __enable_fault_irq(void)
{
  __asm volatile ("cpsie f" : : : "memory");
}







__attribute__((always_inline)) static inline void __disable_fault_irq(void)
{
  __asm volatile ("cpsid f" : : : "memory");
}







__attribute__((always_inline)) static inline uint32_t __get_BASEPRI(void)
{
  uint32_t result;

  __asm volatile ("MRS %0, basepri" : "=r" (result) );
  return(result);
}
# 558 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/CMSIS/ARM/Include/cmsis_gcc.h"
__attribute__((always_inline)) static inline void __set_BASEPRI(uint32_t basePri)
{
  __asm volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
}
# 583 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/CMSIS/ARM/Include/cmsis_gcc.h"
__attribute__((always_inline)) static inline void __set_BASEPRI_MAX(uint32_t basePri)
{
  __asm volatile ("MSR basepri_max, %0" : : "r" (basePri) : "memory");
}







__attribute__((always_inline)) static inline uint32_t __get_FAULTMASK(void)
{
  uint32_t result;

  __asm volatile ("MRS %0, faultmask" : "=r" (result) );
  return(result);
}
# 624 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/CMSIS/ARM/Include/cmsis_gcc.h"
__attribute__((always_inline)) static inline void __set_FAULTMASK(uint32_t faultMask)
{
  __asm volatile ("MSR faultmask, %0" : : "r" (faultMask) : "memory");
}
# 833 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/CMSIS/ARM/Include/cmsis_gcc.h"
__attribute__((always_inline)) static inline uint32_t __get_FPSCR(void)
{






  return __builtin_arm_get_fpscr();
# 851 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/CMSIS/ARM/Include/cmsis_gcc.h"
}







__attribute__((always_inline)) static inline void __set_FPSCR(uint32_t fpscr)
{






  __builtin_arm_set_fpscr(fpscr);






}
# 894 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/CMSIS/ARM/Include/cmsis_gcc.h"
#define __CMSIS_GCC_OUT_REG(r) "=r" (r)
#define __CMSIS_GCC_RW_REG(r) "+r" (r)
#define __CMSIS_GCC_USE_REG(r) "r" (r)






#define __NOP() __ASM volatile ("nop")





#define __WFI() __ASM volatile ("wfi":::"memory")







#define __WFE() __ASM volatile ("wfe":::"memory")






#define __SEV() __ASM volatile ("sev")
# 933 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/CMSIS/ARM/Include/cmsis_gcc.h"
__attribute__((always_inline)) static inline void __ISB(void)
{
  __asm volatile ("isb 0xF":::"memory");
}







__attribute__((always_inline)) static inline void __DSB(void)
{
  __asm volatile ("dsb 0xF":::"memory");
}







__attribute__((always_inline)) static inline void __DMB(void)
{
  __asm volatile ("dmb 0xF":::"memory");
}
# 967 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/CMSIS/ARM/Include/cmsis_gcc.h"
__attribute__((always_inline)) static inline uint32_t __REV(uint32_t value)
{

  return __builtin_bswap32(value);






}
# 986 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/CMSIS/ARM/Include/cmsis_gcc.h"
__attribute__((always_inline)) static inline uint32_t __REV16(uint32_t value)
{
  uint32_t result;

  __asm ("rev16 %0, %1" : "=r" (result) : "r" (value) );
  return result;
}
# 1001 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/CMSIS/ARM/Include/cmsis_gcc.h"
__attribute__((always_inline)) static inline int16_t __REVSH(int16_t value)
{

  return (int16_t)__builtin_bswap16(value);






}
# 1021 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/CMSIS/ARM/Include/cmsis_gcc.h"
__attribute__((always_inline)) static inline uint32_t __ROR(uint32_t op1, uint32_t op2)
{
  op2 %= 32U;
  if (op2 == 0U)
  {
    return op1;
  }
  return (op1 >> op2) | (op1 << (32U - op2));
}
# 1039 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/CMSIS/ARM/Include/cmsis_gcc.h"
#define __BKPT(value) __ASM volatile ("bkpt "#value)
# 1048 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/CMSIS/ARM/Include/cmsis_gcc.h"
__attribute__((always_inline)) static inline uint32_t __RBIT(uint32_t value)
{
  uint32_t result;




   __asm ("rbit %0, %1" : "=r" (result) : "r" (value) );
# 1068 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/CMSIS/ARM/Include/cmsis_gcc.h"
  return result;
}
# 1078 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/CMSIS/ARM/Include/cmsis_gcc.h"
__attribute__((always_inline)) static inline uint8_t __CLZ(uint32_t value)
{
# 1089 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/CMSIS/ARM/Include/cmsis_gcc.h"
  if (value == 0U)
  {
    return 32U;
  }
  return __builtin_clz(value);
}
# 1107 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/CMSIS/ARM/Include/cmsis_gcc.h"
__attribute__((always_inline)) static inline uint8_t __LDREXB(volatile uint8_t *addr)
{
    uint32_t result;


   __asm volatile ("ldrexb %0, %1" : "=r" (result) : "Q" (*addr) );






   return ((uint8_t) result);
}
# 1129 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/CMSIS/ARM/Include/cmsis_gcc.h"
__attribute__((always_inline)) static inline uint16_t __LDREXH(volatile uint16_t *addr)
{
    uint32_t result;


   __asm volatile ("ldrexh %0, %1" : "=r" (result) : "Q" (*addr) );






   return ((uint16_t) result);
}
# 1151 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/CMSIS/ARM/Include/cmsis_gcc.h"
__attribute__((always_inline)) static inline uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __asm volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
   return(result);
}
# 1168 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/CMSIS/ARM/Include/cmsis_gcc.h"
__attribute__((always_inline)) static inline uint32_t __STREXB(uint8_t value, volatile uint8_t *addr)
{
   uint32_t result;

   __asm volatile ("strexb %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" ((uint32_t)value) );
   return(result);
}
# 1185 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/CMSIS/ARM/Include/cmsis_gcc.h"
__attribute__((always_inline)) static inline uint32_t __STREXH(uint16_t value, volatile uint16_t *addr)
{
   uint32_t result;

   __asm volatile ("strexh %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" ((uint32_t)value) );
   return(result);
}
# 1202 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/CMSIS/ARM/Include/cmsis_gcc.h"
__attribute__((always_inline)) static inline uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __asm volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
   return(result);
}






__attribute__((always_inline)) static inline void __CLREX(void)
{
  __asm volatile ("clrex" ::: "memory");
}
# 1236 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/CMSIS/ARM/Include/cmsis_gcc.h"
#define __SSAT(ARG1,ARG2) __extension__ ({ int32_t __RES, __ARG1 = (ARG1); __ASM volatile ("ssat %0, %1, %2" : "=r" (__RES) : "I" (ARG2), "r" (__ARG1) : "cc" ); __RES; })
# 1252 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/CMSIS/ARM/Include/cmsis_gcc.h"
#define __USAT(ARG1,ARG2) __extension__ ({ uint32_t __RES, __ARG1 = (ARG1); __ASM volatile ("usat %0, %1, %2" : "=r" (__RES) : "I" (ARG2), "r" (__ARG1) : "cc" ); __RES; })
# 1268 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/CMSIS/ARM/Include/cmsis_gcc.h"
__attribute__((always_inline)) static inline uint32_t __RRX(uint32_t value)
{
  uint32_t result;

  __asm volatile ("rrx %0, %1" : "=r" (result) : "r" (value) );
  return(result);
}
# 1283 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/CMSIS/ARM/Include/cmsis_gcc.h"
__attribute__((always_inline)) static inline uint8_t __LDRBT(volatile uint8_t *ptr)
{
    uint32_t result;


   __asm volatile ("ldrbt %0, %1" : "=r" (result) : "Q" (*ptr) );






   return ((uint8_t) result);
}
# 1305 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/CMSIS/ARM/Include/cmsis_gcc.h"
__attribute__((always_inline)) static inline uint16_t __LDRHT(volatile uint16_t *ptr)
{
    uint32_t result;


   __asm volatile ("ldrht %0, %1" : "=r" (result) : "Q" (*ptr) );






   return ((uint16_t) result);
}
# 1327 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/CMSIS/ARM/Include/cmsis_gcc.h"
__attribute__((always_inline)) static inline uint32_t __LDRT(volatile uint32_t *ptr)
{
    uint32_t result;

   __asm volatile ("ldrt %0, %1" : "=r" (result) : "Q" (*ptr) );
   return(result);
}
# 1342 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/CMSIS/ARM/Include/cmsis_gcc.h"
__attribute__((always_inline)) static inline void __STRBT(uint8_t value, volatile uint8_t *ptr)
{
   __asm volatile ("strbt %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) );
}
# 1354 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/CMSIS/ARM/Include/cmsis_gcc.h"
__attribute__((always_inline)) static inline void __STRHT(uint16_t value, volatile uint16_t *ptr)
{
   __asm volatile ("strht %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) );
}
# 1366 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/CMSIS/ARM/Include/cmsis_gcc.h"
__attribute__((always_inline)) static inline void __STRT(uint32_t value, volatile uint32_t *ptr)
{
   __asm volatile ("strt %1, %0" : "=Q" (*ptr) : "r" (value) );
}
# 1621 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/CMSIS/ARM/Include/cmsis_gcc.h"
__attribute__((always_inline)) static inline uint32_t __SADD8(uint32_t op1, uint32_t op2)
{
  uint32_t result;

  __asm volatile ("sadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
  return(result);
}

__attribute__((always_inline)) static inline uint32_t __QADD8(uint32_t op1, uint32_t op2)
{
  uint32_t result;

  __asm ("qadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
  return(result);
}

__attribute__((always_inline)) static inline uint32_t __SHADD8(uint32_t op1, uint32_t op2)
{
  uint32_t result;

  __asm ("shadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
  return(result);
}

__attribute__((always_inline)) static inline uint32_t __UADD8(uint32_t op1, uint32_t op2)
{
  uint32_t result;

  __asm volatile ("uadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
  return(result);
}

__attribute__((always_inline)) static inline uint32_t __UQADD8(uint32_t op1, uint32_t op2)
{
  uint32_t result;

  __asm ("uqadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
  return(result);
}

__attribute__((always_inline)) static inline uint32_t __UHADD8(uint32_t op1, uint32_t op2)
{
  uint32_t result;

  __asm ("uhadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
  return(result);
}


__attribute__((always_inline)) static inline uint32_t __SSUB8(uint32_t op1, uint32_t op2)
{
  uint32_t result;

  __asm volatile ("ssub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
  return(result);
}

__attribute__((always_inline)) static inline uint32_t __QSUB8(uint32_t op1, uint32_t op2)
{
  uint32_t result;

  __asm ("qsub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
  return(result);
}

__attribute__((always_inline)) static inline uint32_t __SHSUB8(uint32_t op1, uint32_t op2)
{
  uint32_t result;

  __asm ("shsub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
  return(result);
}

__attribute__((always_inline)) static inline uint32_t __USUB8(uint32_t op1, uint32_t op2)
{
  uint32_t result;

  __asm volatile ("usub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
  return(result);
}

__attribute__((always_inline)) static inline uint32_t __UQSUB8(uint32_t op1, uint32_t op2)
{
  uint32_t result;

  __asm ("uqsub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
  return(result);
}

__attribute__((always_inline)) static inline uint32_t __UHSUB8(uint32_t op1, uint32_t op2)
{
  uint32_t result;

  __asm ("uhsub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
  return(result);
}


__attribute__((always_inline)) static inline uint32_t __SADD16(uint32_t op1, uint32_t op2)
{
  uint32_t result;

  __asm volatile ("sadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
  return(result);
}

__attribute__((always_inline)) static inline uint32_t __QADD16(uint32_t op1, uint32_t op2)
{
  uint32_t result;

  __asm ("qadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
  return(result);
}

__attribute__((always_inline)) static inline uint32_t __SHADD16(uint32_t op1, uint32_t op2)
{
  uint32_t result;

  __asm ("shadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
  return(result);
}

__attribute__((always_inline)) static inline uint32_t __UADD16(uint32_t op1, uint32_t op2)
{
  uint32_t result;

  __asm volatile ("uadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
  return(result);
}

__attribute__((always_inline)) static inline uint32_t __UQADD16(uint32_t op1, uint32_t op2)
{
  uint32_t result;

  __asm ("uqadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
  return(result);
}

__attribute__((always_inline)) static inline uint32_t __UHADD16(uint32_t op1, uint32_t op2)
{
  uint32_t result;

  __asm ("uhadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
  return(result);
}

__attribute__((always_inline)) static inline uint32_t __SSUB16(uint32_t op1, uint32_t op2)
{
  uint32_t result;

  __asm volatile ("ssub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
  return(result);
}

__attribute__((always_inline)) static inline uint32_t __QSUB16(uint32_t op1, uint32_t op2)
{
  uint32_t result;

  __asm ("qsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
  return(result);
}

__attribute__((always_inline)) static inline uint32_t __SHSUB16(uint32_t op1, uint32_t op2)
{
  uint32_t result;

  __asm ("shsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
  return(result);
}

__attribute__((always_inline)) static inline uint32_t __USUB16(uint32_t op1, uint32_t op2)
{
  uint32_t result;

  __asm volatile ("usub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
  return(result);
}

__attribute__((always_inline)) static inline uint32_t __UQSUB16(uint32_t op1, uint32_t op2)
{
  uint32_t result;

  __asm ("uqsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
  return(result);
}

__attribute__((always_inline)) static inline uint32_t __UHSUB16(uint32_t op1, uint32_t op2)
{
  uint32_t result;

  __asm ("uhsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
  return(result);
}

__attribute__((always_inline)) static inline uint32_t __SASX(uint32_t op1, uint32_t op2)
{
  uint32_t result;

  __asm volatile ("sasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
  return(result);
}

__attribute__((always_inline)) static inline uint32_t __QASX(uint32_t op1, uint32_t op2)
{
  uint32_t result;

  __asm ("qasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
  return(result);
}

__attribute__((always_inline)) static inline uint32_t __SHASX(uint32_t op1, uint32_t op2)
{
  uint32_t result;

  __asm ("shasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
  return(result);
}

__attribute__((always_inline)) static inline uint32_t __UASX(uint32_t op1, uint32_t op2)
{
  uint32_t result;

  __asm volatile ("uasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
  return(result);
}

__attribute__((always_inline)) static inline uint32_t __UQASX(uint32_t op1, uint32_t op2)
{
  uint32_t result;

  __asm ("uqasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
  return(result);
}

__attribute__((always_inline)) static inline uint32_t __UHASX(uint32_t op1, uint32_t op2)
{
  uint32_t result;

  __asm ("uhasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
  return(result);
}

__attribute__((always_inline)) static inline uint32_t __SSAX(uint32_t op1, uint32_t op2)
{
  uint32_t result;

  __asm volatile ("ssax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
  return(result);
}

__attribute__((always_inline)) static inline uint32_t __QSAX(uint32_t op1, uint32_t op2)
{
  uint32_t result;

  __asm ("qsax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
  return(result);
}

__attribute__((always_inline)) static inline uint32_t __SHSAX(uint32_t op1, uint32_t op2)
{
  uint32_t result;

  __asm ("shsax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
  return(result);
}

__attribute__((always_inline)) static inline uint32_t __USAX(uint32_t op1, uint32_t op2)
{
  uint32_t result;

  __asm volatile ("usax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
  return(result);
}

__attribute__((always_inline)) static inline uint32_t __UQSAX(uint32_t op1, uint32_t op2)
{
  uint32_t result;

  __asm ("uqsax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
  return(result);
}

__attribute__((always_inline)) static inline uint32_t __UHSAX(uint32_t op1, uint32_t op2)
{
  uint32_t result;

  __asm ("uhsax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
  return(result);
}

__attribute__((always_inline)) static inline uint32_t __USAD8(uint32_t op1, uint32_t op2)
{
  uint32_t result;

  __asm ("usad8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
  return(result);
}

__attribute__((always_inline)) static inline uint32_t __USADA8(uint32_t op1, uint32_t op2, uint32_t op3)
{
  uint32_t result;

  __asm ("usada8 %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
  return(result);
}

#define __SSAT16(ARG1,ARG2) ({ int32_t __RES, __ARG1 = (ARG1); __ASM volatile ("ssat16 %0, %1, %2" : "=r" (__RES) : "I" (ARG2), "r" (__ARG1) : "cc" ); __RES; })






#define __USAT16(ARG1,ARG2) ({ uint32_t __RES, __ARG1 = (ARG1); __ASM volatile ("usat16 %0, %1, %2" : "=r" (__RES) : "I" (ARG2), "r" (__ARG1) : "cc" ); __RES; })






__attribute__((always_inline)) static inline uint32_t __UXTB16(uint32_t op1)
{
  uint32_t result;

  __asm ("uxtb16 %0, %1" : "=r" (result) : "r" (op1));
  return(result);
}

__attribute__((always_inline)) static inline uint32_t __UXTAB16(uint32_t op1, uint32_t op2)
{
  uint32_t result;

  __asm ("uxtab16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
  return(result);
}

__attribute__((always_inline)) static inline uint32_t __SXTB16(uint32_t op1)
{
  uint32_t result;

  __asm ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
  return(result);
}

__attribute__((always_inline)) static inline uint32_t __SXTB16_RORn(uint32_t op1, uint32_t rotate)
{
  uint32_t result;

  __asm ("sxtb16 %0, %1, ROR %2" : "=r" (result) : "r" (op1), "i" (rotate) );

  return result;
}

__attribute__((always_inline)) static inline uint32_t __SXTAB16(uint32_t op1, uint32_t op2)
{
  uint32_t result;

  __asm ("sxtab16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
  return(result);
}

__attribute__((always_inline)) static inline uint32_t __SMUAD (uint32_t op1, uint32_t op2)
{
  uint32_t result;

  __asm volatile ("smuad %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
  return(result);
}

__attribute__((always_inline)) static inline uint32_t __SMUADX (uint32_t op1, uint32_t op2)
{
  uint32_t result;

  __asm volatile ("smuadx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
  return(result);
}

__attribute__((always_inline)) static inline uint32_t __SMLAD (uint32_t op1, uint32_t op2, uint32_t op3)
{
  uint32_t result;

  __asm volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
  return(result);
}

__attribute__((always_inline)) static inline uint32_t __SMLADX (uint32_t op1, uint32_t op2, uint32_t op3)
{
  uint32_t result;

  __asm volatile ("smladx %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
  return(result);
}

__attribute__((always_inline)) static inline uint64_t __SMLALD (uint32_t op1, uint32_t op2, uint64_t acc)
{
  union llreg_u{
    uint32_t w32[2];
    uint64_t w64;
  } llr;
  llr.w64 = acc;


  __asm volatile ("smlald %0, %1, %2, %3" : "=r" (llr.w32[0]), "=r" (llr.w32[1]): "r" (op1), "r" (op2) , "0" (llr.w32[0]), "1" (llr.w32[1]) );




  return(llr.w64);
}

__attribute__((always_inline)) static inline uint64_t __SMLALDX (uint32_t op1, uint32_t op2, uint64_t acc)
{
  union llreg_u{
    uint32_t w32[2];
    uint64_t w64;
  } llr;
  llr.w64 = acc;


  __asm volatile ("smlaldx %0, %1, %2, %3" : "=r" (llr.w32[0]), "=r" (llr.w32[1]): "r" (op1), "r" (op2) , "0" (llr.w32[0]), "1" (llr.w32[1]) );




  return(llr.w64);
}

__attribute__((always_inline)) static inline uint32_t __SMUSD (uint32_t op1, uint32_t op2)
{
  uint32_t result;

  __asm volatile ("smusd %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
  return(result);
}

__attribute__((always_inline)) static inline uint32_t __SMUSDX (uint32_t op1, uint32_t op2)
{
  uint32_t result;

  __asm volatile ("smusdx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
  return(result);
}

__attribute__((always_inline)) static inline uint32_t __SMLSD (uint32_t op1, uint32_t op2, uint32_t op3)
{
  uint32_t result;

  __asm volatile ("smlsd %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
  return(result);
}

__attribute__((always_inline)) static inline uint32_t __SMLSDX (uint32_t op1, uint32_t op2, uint32_t op3)
{
  uint32_t result;

  __asm volatile ("smlsdx %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
  return(result);
}

__attribute__((always_inline)) static inline uint64_t __SMLSLD (uint32_t op1, uint32_t op2, uint64_t acc)
{
  union llreg_u{
    uint32_t w32[2];
    uint64_t w64;
  } llr;
  llr.w64 = acc;


  __asm volatile ("smlsld %0, %1, %2, %3" : "=r" (llr.w32[0]), "=r" (llr.w32[1]): "r" (op1), "r" (op2) , "0" (llr.w32[0]), "1" (llr.w32[1]) );




  return(llr.w64);
}

__attribute__((always_inline)) static inline uint64_t __SMLSLDX (uint32_t op1, uint32_t op2, uint64_t acc)
{
  union llreg_u{
    uint32_t w32[2];
    uint64_t w64;
  } llr;
  llr.w64 = acc;


  __asm volatile ("smlsldx %0, %1, %2, %3" : "=r" (llr.w32[0]), "=r" (llr.w32[1]): "r" (op1), "r" (op2) , "0" (llr.w32[0]), "1" (llr.w32[1]) );




  return(llr.w64);
}

__attribute__((always_inline)) static inline uint32_t __SEL (uint32_t op1, uint32_t op2)
{
  uint32_t result;

  __asm volatile ("sel %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
  return(result);
}

__attribute__((always_inline)) static inline int32_t __QADD( int32_t op1, int32_t op2)
{
  int32_t result;

  __asm volatile ("qadd %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
  return(result);
}

__attribute__((always_inline)) static inline int32_t __QSUB( int32_t op1, int32_t op2)
{
  int32_t result;

  __asm volatile ("qsub %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
  return(result);
}
# 2157 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/CMSIS/ARM/Include/cmsis_gcc.h"
#define __PKHBT(ARG1,ARG2,ARG3) ( ((((uint32_t)(ARG1)) ) & 0x0000FFFFUL) | ((((uint32_t)(ARG2)) << (ARG3)) & 0xFFFF0000UL) )


#define __PKHTB(ARG1,ARG2,ARG3) ( ((((uint32_t)(ARG1)) ) & 0xFFFF0000UL) | ((((uint32_t)(ARG2)) >> (ARG3)) & 0x0000FFFFUL) )


__attribute__((always_inline)) static inline int32_t __SMMLA (int32_t op1, int32_t op2, int32_t op3)
{
 int32_t result;

 __asm ("smmla %0, %1, %2, %3" : "=r" (result): "r" (op1), "r" (op2), "r" (op3) );
 return(result);
}





#pragma GCC diagnostic pop
# 55 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/CMSIS/ARM/Include/cmsis_compiler.h" 2
# 163 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/CMSIS/ARM/Include/core_cm4.h" 2
# 174 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/CMSIS/ARM/Include/core_cm4.h"
#define __CORE_CM4_H_DEPENDANT 
# 224 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/CMSIS/ARM/Include/core_cm4.h"
#define __I volatile const

#define __O volatile
#define __IO volatile


#define __IM volatile const
#define __OM volatile
#define __IOM volatile
# 264 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/CMSIS/ARM/Include/core_cm4.h"
typedef union
{
  struct
  {
    uint32_t _reserved0:16;
    uint32_t GE:4;
    uint32_t _reserved1:7;
    uint32_t Q:1;
    uint32_t V:1;
    uint32_t C:1;
    uint32_t Z:1;
    uint32_t N:1;
  } b;
  uint32_t w;
} APSR_Type;


#define APSR_N_Pos 31U
#define APSR_N_Msk (1UL << APSR_N_Pos)

#define APSR_Z_Pos 30U
#define APSR_Z_Msk (1UL << APSR_Z_Pos)

#define APSR_C_Pos 29U
#define APSR_C_Msk (1UL << APSR_C_Pos)

#define APSR_V_Pos 28U
#define APSR_V_Msk (1UL << APSR_V_Pos)

#define APSR_Q_Pos 27U
#define APSR_Q_Msk (1UL << APSR_Q_Pos)

#define APSR_GE_Pos 16U
#define APSR_GE_Msk (0xFUL << APSR_GE_Pos)





typedef union
{
  struct
  {
    uint32_t ISR:9;
    uint32_t _reserved0:23;
  } b;
  uint32_t w;
} IPSR_Type;


#define IPSR_ISR_Pos 0U
#define IPSR_ISR_Msk (0x1FFUL )





typedef union
{
  struct
  {
    uint32_t ISR:9;
    uint32_t _reserved0:1;
    uint32_t ICI_IT_1:6;
    uint32_t GE:4;
    uint32_t _reserved1:4;
    uint32_t T:1;
    uint32_t ICI_IT_2:2;
    uint32_t Q:1;
    uint32_t V:1;
    uint32_t C:1;
    uint32_t Z:1;
    uint32_t N:1;
  } b;
  uint32_t w;
} xPSR_Type;


#define xPSR_N_Pos 31U
#define xPSR_N_Msk (1UL << xPSR_N_Pos)

#define xPSR_Z_Pos 30U
#define xPSR_Z_Msk (1UL << xPSR_Z_Pos)

#define xPSR_C_Pos 29U
#define xPSR_C_Msk (1UL << xPSR_C_Pos)

#define xPSR_V_Pos 28U
#define xPSR_V_Msk (1UL << xPSR_V_Pos)

#define xPSR_Q_Pos 27U
#define xPSR_Q_Msk (1UL << xPSR_Q_Pos)

#define xPSR_ICI_IT_2_Pos 25U
#define xPSR_ICI_IT_2_Msk (3UL << xPSR_ICI_IT_2_Pos)

#define xPSR_T_Pos 24U
#define xPSR_T_Msk (1UL << xPSR_T_Pos)

#define xPSR_GE_Pos 16U
#define xPSR_GE_Msk (0xFUL << xPSR_GE_Pos)

#define xPSR_ICI_IT_1_Pos 10U
#define xPSR_ICI_IT_1_Msk (0x3FUL << xPSR_ICI_IT_1_Pos)

#define xPSR_ISR_Pos 0U
#define xPSR_ISR_Msk (0x1FFUL )





typedef union
{
  struct
  {
    uint32_t nPRIV:1;
    uint32_t SPSEL:1;
    uint32_t FPCA:1;
    uint32_t _reserved0:29;
  } b;
  uint32_t w;
} CONTROL_Type;


#define CONTROL_FPCA_Pos 2U
#define CONTROL_FPCA_Msk (1UL << CONTROL_FPCA_Pos)

#define CONTROL_SPSEL_Pos 1U
#define CONTROL_SPSEL_Msk (1UL << CONTROL_SPSEL_Pos)

#define CONTROL_nPRIV_Pos 0U
#define CONTROL_nPRIV_Msk (1UL )
# 411 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/CMSIS/ARM/Include/core_cm4.h"
typedef struct
{
  volatile uint32_t ISER[8U];
        uint32_t RESERVED0[24U];
  volatile uint32_t ICER[8U];
        uint32_t RESERVED1[24U];
  volatile uint32_t ISPR[8U];
        uint32_t RESERVED2[24U];
  volatile uint32_t ICPR[8U];
        uint32_t RESERVED3[24U];
  volatile uint32_t IABR[8U];
        uint32_t RESERVED4[56U];
  volatile uint8_t IP[240U];
        uint32_t RESERVED5[644U];
  volatile uint32_t STIR;
} NVIC_Type;


#define NVIC_STIR_INTID_Pos 0U
#define NVIC_STIR_INTID_Msk (0x1FFUL )
# 445 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/CMSIS/ARM/Include/core_cm4.h"
typedef struct
{
  volatile const uint32_t CPUID;
  volatile uint32_t ICSR;
  volatile uint32_t VTOR;
  volatile uint32_t AIRCR;
  volatile uint32_t SCR;
  volatile uint32_t CCR;
  volatile uint8_t SHP[12U];
  volatile uint32_t SHCSR;
  volatile uint32_t CFSR;
  volatile uint32_t HFSR;
  volatile uint32_t DFSR;
  volatile uint32_t MMFAR;
  volatile uint32_t BFAR;
  volatile uint32_t AFSR;
  volatile const uint32_t PFR[2U];
  volatile const uint32_t DFR;
  volatile const uint32_t ADR;
  volatile const uint32_t MMFR[4U];
  volatile const uint32_t ISAR[5U];
        uint32_t RESERVED0[5U];
  volatile uint32_t CPACR;
} SCB_Type;


#define SCB_CPUID_IMPLEMENTER_Pos 24U
#define SCB_CPUID_IMPLEMENTER_Msk (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)

#define SCB_CPUID_VARIANT_Pos 20U
#define SCB_CPUID_VARIANT_Msk (0xFUL << SCB_CPUID_VARIANT_Pos)

#define SCB_CPUID_ARCHITECTURE_Pos 16U
#define SCB_CPUID_ARCHITECTURE_Msk (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)

#define SCB_CPUID_PARTNO_Pos 4U
#define SCB_CPUID_PARTNO_Msk (0xFFFUL << SCB_CPUID_PARTNO_Pos)

#define SCB_CPUID_REVISION_Pos 0U
#define SCB_CPUID_REVISION_Msk (0xFUL )


#define SCB_ICSR_NMIPENDSET_Pos 31U
#define SCB_ICSR_NMIPENDSET_Msk (1UL << SCB_ICSR_NMIPENDSET_Pos)

#define SCB_ICSR_PENDSVSET_Pos 28U
#define SCB_ICSR_PENDSVSET_Msk (1UL << SCB_ICSR_PENDSVSET_Pos)

#define SCB_ICSR_PENDSVCLR_Pos 27U
#define SCB_ICSR_PENDSVCLR_Msk (1UL << SCB_ICSR_PENDSVCLR_Pos)

#define SCB_ICSR_PENDSTSET_Pos 26U
#define SCB_ICSR_PENDSTSET_Msk (1UL << SCB_ICSR_PENDSTSET_Pos)

#define SCB_ICSR_PENDSTCLR_Pos 25U
#define SCB_ICSR_PENDSTCLR_Msk (1UL << SCB_ICSR_PENDSTCLR_Pos)

#define SCB_ICSR_ISRPREEMPT_Pos 23U
#define SCB_ICSR_ISRPREEMPT_Msk (1UL << SCB_ICSR_ISRPREEMPT_Pos)

#define SCB_ICSR_ISRPENDING_Pos 22U
#define SCB_ICSR_ISRPENDING_Msk (1UL << SCB_ICSR_ISRPENDING_Pos)

#define SCB_ICSR_VECTPENDING_Pos 12U
#define SCB_ICSR_VECTPENDING_Msk (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)

#define SCB_ICSR_RETTOBASE_Pos 11U
#define SCB_ICSR_RETTOBASE_Msk (1UL << SCB_ICSR_RETTOBASE_Pos)

#define SCB_ICSR_VECTACTIVE_Pos 0U
#define SCB_ICSR_VECTACTIVE_Msk (0x1FFUL )


#define SCB_VTOR_TBLOFF_Pos 7U
#define SCB_VTOR_TBLOFF_Msk (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)


#define SCB_AIRCR_VECTKEY_Pos 16U
#define SCB_AIRCR_VECTKEY_Msk (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)

#define SCB_AIRCR_VECTKEYSTAT_Pos 16U
#define SCB_AIRCR_VECTKEYSTAT_Msk (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)

#define SCB_AIRCR_ENDIANESS_Pos 15U
#define SCB_AIRCR_ENDIANESS_Msk (1UL << SCB_AIRCR_ENDIANESS_Pos)

#define SCB_AIRCR_PRIGROUP_Pos 8U
#define SCB_AIRCR_PRIGROUP_Msk (7UL << SCB_AIRCR_PRIGROUP_Pos)

#define SCB_AIRCR_SYSRESETREQ_Pos 2U
#define SCB_AIRCR_SYSRESETREQ_Msk (1UL << SCB_AIRCR_SYSRESETREQ_Pos)

#define SCB_AIRCR_VECTCLRACTIVE_Pos 1U
#define SCB_AIRCR_VECTCLRACTIVE_Msk (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)

#define SCB_AIRCR_VECTRESET_Pos 0U
#define SCB_AIRCR_VECTRESET_Msk (1UL )


#define SCB_SCR_SEVONPEND_Pos 4U
#define SCB_SCR_SEVONPEND_Msk (1UL << SCB_SCR_SEVONPEND_Pos)

#define SCB_SCR_SLEEPDEEP_Pos 2U
#define SCB_SCR_SLEEPDEEP_Msk (1UL << SCB_SCR_SLEEPDEEP_Pos)

#define SCB_SCR_SLEEPONEXIT_Pos 1U
#define SCB_SCR_SLEEPONEXIT_Msk (1UL << SCB_SCR_SLEEPONEXIT_Pos)


#define SCB_CCR_STKALIGN_Pos 9U
#define SCB_CCR_STKALIGN_Msk (1UL << SCB_CCR_STKALIGN_Pos)

#define SCB_CCR_BFHFNMIGN_Pos 8U
#define SCB_CCR_BFHFNMIGN_Msk (1UL << SCB_CCR_BFHFNMIGN_Pos)

#define SCB_CCR_DIV_0_TRP_Pos 4U
#define SCB_CCR_DIV_0_TRP_Msk (1UL << SCB_CCR_DIV_0_TRP_Pos)

#define SCB_CCR_UNALIGN_TRP_Pos 3U
#define SCB_CCR_UNALIGN_TRP_Msk (1UL << SCB_CCR_UNALIGN_TRP_Pos)

#define SCB_CCR_USERSETMPEND_Pos 1U
#define SCB_CCR_USERSETMPEND_Msk (1UL << SCB_CCR_USERSETMPEND_Pos)

#define SCB_CCR_NONBASETHRDENA_Pos 0U
#define SCB_CCR_NONBASETHRDENA_Msk (1UL )


#define SCB_SHCSR_USGFAULTENA_Pos 18U
#define SCB_SHCSR_USGFAULTENA_Msk (1UL << SCB_SHCSR_USGFAULTENA_Pos)

#define SCB_SHCSR_BUSFAULTENA_Pos 17U
#define SCB_SHCSR_BUSFAULTENA_Msk (1UL << SCB_SHCSR_BUSFAULTENA_Pos)

#define SCB_SHCSR_MEMFAULTENA_Pos 16U
#define SCB_SHCSR_MEMFAULTENA_Msk (1UL << SCB_SHCSR_MEMFAULTENA_Pos)

#define SCB_SHCSR_SVCALLPENDED_Pos 15U
#define SCB_SHCSR_SVCALLPENDED_Msk (1UL << SCB_SHCSR_SVCALLPENDED_Pos)

#define SCB_SHCSR_BUSFAULTPENDED_Pos 14U
#define SCB_SHCSR_BUSFAULTPENDED_Msk (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)

#define SCB_SHCSR_MEMFAULTPENDED_Pos 13U
#define SCB_SHCSR_MEMFAULTPENDED_Msk (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)

#define SCB_SHCSR_USGFAULTPENDED_Pos 12U
#define SCB_SHCSR_USGFAULTPENDED_Msk (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)

#define SCB_SHCSR_SYSTICKACT_Pos 11U
#define SCB_SHCSR_SYSTICKACT_Msk (1UL << SCB_SHCSR_SYSTICKACT_Pos)

#define SCB_SHCSR_PENDSVACT_Pos 10U
#define SCB_SHCSR_PENDSVACT_Msk (1UL << SCB_SHCSR_PENDSVACT_Pos)

#define SCB_SHCSR_MONITORACT_Pos 8U
#define SCB_SHCSR_MONITORACT_Msk (1UL << SCB_SHCSR_MONITORACT_Pos)

#define SCB_SHCSR_SVCALLACT_Pos 7U
#define SCB_SHCSR_SVCALLACT_Msk (1UL << SCB_SHCSR_SVCALLACT_Pos)

#define SCB_SHCSR_USGFAULTACT_Pos 3U
#define SCB_SHCSR_USGFAULTACT_Msk (1UL << SCB_SHCSR_USGFAULTACT_Pos)

#define SCB_SHCSR_BUSFAULTACT_Pos 1U
#define SCB_SHCSR_BUSFAULTACT_Msk (1UL << SCB_SHCSR_BUSFAULTACT_Pos)

#define SCB_SHCSR_MEMFAULTACT_Pos 0U
#define SCB_SHCSR_MEMFAULTACT_Msk (1UL )


#define SCB_CFSR_USGFAULTSR_Pos 16U
#define SCB_CFSR_USGFAULTSR_Msk (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)

#define SCB_CFSR_BUSFAULTSR_Pos 8U
#define SCB_CFSR_BUSFAULTSR_Msk (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)

#define SCB_CFSR_MEMFAULTSR_Pos 0U
#define SCB_CFSR_MEMFAULTSR_Msk (0xFFUL )


#define SCB_CFSR_MMARVALID_Pos (SCB_SHCSR_MEMFAULTACT_Pos + 7U)
#define SCB_CFSR_MMARVALID_Msk (1UL << SCB_CFSR_MMARVALID_Pos)

#define SCB_CFSR_MLSPERR_Pos (SCB_SHCSR_MEMFAULTACT_Pos + 5U)
#define SCB_CFSR_MLSPERR_Msk (1UL << SCB_CFSR_MLSPERR_Pos)

#define SCB_CFSR_MSTKERR_Pos (SCB_SHCSR_MEMFAULTACT_Pos + 4U)
#define SCB_CFSR_MSTKERR_Msk (1UL << SCB_CFSR_MSTKERR_Pos)

#define SCB_CFSR_MUNSTKERR_Pos (SCB_SHCSR_MEMFAULTACT_Pos + 3U)
#define SCB_CFSR_MUNSTKERR_Msk (1UL << SCB_CFSR_MUNSTKERR_Pos)

#define SCB_CFSR_DACCVIOL_Pos (SCB_SHCSR_MEMFAULTACT_Pos + 1U)
#define SCB_CFSR_DACCVIOL_Msk (1UL << SCB_CFSR_DACCVIOL_Pos)

#define SCB_CFSR_IACCVIOL_Pos (SCB_SHCSR_MEMFAULTACT_Pos + 0U)
#define SCB_CFSR_IACCVIOL_Msk (1UL )


#define SCB_CFSR_BFARVALID_Pos (SCB_CFSR_BUSFAULTSR_Pos + 7U)
#define SCB_CFSR_BFARVALID_Msk (1UL << SCB_CFSR_BFARVALID_Pos)

#define SCB_CFSR_LSPERR_Pos (SCB_CFSR_BUSFAULTSR_Pos + 5U)
#define SCB_CFSR_LSPERR_Msk (1UL << SCB_CFSR_LSPERR_Pos)

#define SCB_CFSR_STKERR_Pos (SCB_CFSR_BUSFAULTSR_Pos + 4U)
#define SCB_CFSR_STKERR_Msk (1UL << SCB_CFSR_STKERR_Pos)

#define SCB_CFSR_UNSTKERR_Pos (SCB_CFSR_BUSFAULTSR_Pos + 3U)
#define SCB_CFSR_UNSTKERR_Msk (1UL << SCB_CFSR_UNSTKERR_Pos)

#define SCB_CFSR_IMPRECISERR_Pos (SCB_CFSR_BUSFAULTSR_Pos + 2U)
#define SCB_CFSR_IMPRECISERR_Msk (1UL << SCB_CFSR_IMPRECISERR_Pos)

#define SCB_CFSR_PRECISERR_Pos (SCB_CFSR_BUSFAULTSR_Pos + 1U)
#define SCB_CFSR_PRECISERR_Msk (1UL << SCB_CFSR_PRECISERR_Pos)

#define SCB_CFSR_IBUSERR_Pos (SCB_CFSR_BUSFAULTSR_Pos + 0U)
#define SCB_CFSR_IBUSERR_Msk (1UL << SCB_CFSR_IBUSERR_Pos)


#define SCB_CFSR_DIVBYZERO_Pos (SCB_CFSR_USGFAULTSR_Pos + 9U)
#define SCB_CFSR_DIVBYZERO_Msk (1UL << SCB_CFSR_DIVBYZERO_Pos)

#define SCB_CFSR_UNALIGNED_Pos (SCB_CFSR_USGFAULTSR_Pos + 8U)
#define SCB_CFSR_UNALIGNED_Msk (1UL << SCB_CFSR_UNALIGNED_Pos)

#define SCB_CFSR_NOCP_Pos (SCB_CFSR_USGFAULTSR_Pos + 3U)
#define SCB_CFSR_NOCP_Msk (1UL << SCB_CFSR_NOCP_Pos)

#define SCB_CFSR_INVPC_Pos (SCB_CFSR_USGFAULTSR_Pos + 2U)
#define SCB_CFSR_INVPC_Msk (1UL << SCB_CFSR_INVPC_Pos)

#define SCB_CFSR_INVSTATE_Pos (SCB_CFSR_USGFAULTSR_Pos + 1U)
#define SCB_CFSR_INVSTATE_Msk (1UL << SCB_CFSR_INVSTATE_Pos)

#define SCB_CFSR_UNDEFINSTR_Pos (SCB_CFSR_USGFAULTSR_Pos + 0U)
#define SCB_CFSR_UNDEFINSTR_Msk (1UL << SCB_CFSR_UNDEFINSTR_Pos)


#define SCB_HFSR_DEBUGEVT_Pos 31U
#define SCB_HFSR_DEBUGEVT_Msk (1UL << SCB_HFSR_DEBUGEVT_Pos)

#define SCB_HFSR_FORCED_Pos 30U
#define SCB_HFSR_FORCED_Msk (1UL << SCB_HFSR_FORCED_Pos)

#define SCB_HFSR_VECTTBL_Pos 1U
#define SCB_HFSR_VECTTBL_Msk (1UL << SCB_HFSR_VECTTBL_Pos)


#define SCB_DFSR_EXTERNAL_Pos 4U
#define SCB_DFSR_EXTERNAL_Msk (1UL << SCB_DFSR_EXTERNAL_Pos)

#define SCB_DFSR_VCATCH_Pos 3U
#define SCB_DFSR_VCATCH_Msk (1UL << SCB_DFSR_VCATCH_Pos)

#define SCB_DFSR_DWTTRAP_Pos 2U
#define SCB_DFSR_DWTTRAP_Msk (1UL << SCB_DFSR_DWTTRAP_Pos)

#define SCB_DFSR_BKPT_Pos 1U
#define SCB_DFSR_BKPT_Msk (1UL << SCB_DFSR_BKPT_Pos)

#define SCB_DFSR_HALTED_Pos 0U
#define SCB_DFSR_HALTED_Msk (1UL )
# 724 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/CMSIS/ARM/Include/core_cm4.h"
typedef struct
{
        uint32_t RESERVED0[1U];
  volatile const uint32_t ICTR;
  volatile uint32_t ACTLR;
} SCnSCB_Type;


#define SCnSCB_ICTR_INTLINESNUM_Pos 0U
#define SCnSCB_ICTR_INTLINESNUM_Msk (0xFUL )


#define SCnSCB_ACTLR_DISOOFP_Pos 9U
#define SCnSCB_ACTLR_DISOOFP_Msk (1UL << SCnSCB_ACTLR_DISOOFP_Pos)

#define SCnSCB_ACTLR_DISFPCA_Pos 8U
#define SCnSCB_ACTLR_DISFPCA_Msk (1UL << SCnSCB_ACTLR_DISFPCA_Pos)

#define SCnSCB_ACTLR_DISFOLD_Pos 2U
#define SCnSCB_ACTLR_DISFOLD_Msk (1UL << SCnSCB_ACTLR_DISFOLD_Pos)

#define SCnSCB_ACTLR_DISDEFWBUF_Pos 1U
#define SCnSCB_ACTLR_DISDEFWBUF_Msk (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos)

#define SCnSCB_ACTLR_DISMCYCINT_Pos 0U
#define SCnSCB_ACTLR_DISMCYCINT_Msk (1UL )
# 764 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/CMSIS/ARM/Include/core_cm4.h"
typedef struct
{
  volatile uint32_t CTRL;
  volatile uint32_t LOAD;
  volatile uint32_t VAL;
  volatile const uint32_t CALIB;
} SysTick_Type;


#define SysTick_CTRL_COUNTFLAG_Pos 16U
#define SysTick_CTRL_COUNTFLAG_Msk (1UL << SysTick_CTRL_COUNTFLAG_Pos)

#define SysTick_CTRL_CLKSOURCE_Pos 2U
#define SysTick_CTRL_CLKSOURCE_Msk (1UL << SysTick_CTRL_CLKSOURCE_Pos)

#define SysTick_CTRL_TICKINT_Pos 1U
#define SysTick_CTRL_TICKINT_Msk (1UL << SysTick_CTRL_TICKINT_Pos)

#define SysTick_CTRL_ENABLE_Pos 0U
#define SysTick_CTRL_ENABLE_Msk (1UL )


#define SysTick_LOAD_RELOAD_Pos 0U
#define SysTick_LOAD_RELOAD_Msk (0xFFFFFFUL )


#define SysTick_VAL_CURRENT_Pos 0U
#define SysTick_VAL_CURRENT_Msk (0xFFFFFFUL )


#define SysTick_CALIB_NOREF_Pos 31U
#define SysTick_CALIB_NOREF_Msk (1UL << SysTick_CALIB_NOREF_Pos)

#define SysTick_CALIB_SKEW_Pos 30U
#define SysTick_CALIB_SKEW_Msk (1UL << SysTick_CALIB_SKEW_Pos)

#define SysTick_CALIB_TENMS_Pos 0U
#define SysTick_CALIB_TENMS_Msk (0xFFFFFFUL )
# 816 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/CMSIS/ARM/Include/core_cm4.h"
typedef struct
{
  volatile union
  {
    volatile uint8_t u8;
    volatile uint16_t u16;
    volatile uint32_t u32;
  } PORT [32U];
        uint32_t RESERVED0[864U];
  volatile uint32_t TER;
        uint32_t RESERVED1[15U];
  volatile uint32_t TPR;
        uint32_t RESERVED2[15U];
  volatile uint32_t TCR;
        uint32_t RESERVED3[32U];
        uint32_t RESERVED4[43U];
  volatile uint32_t LAR;
  volatile const uint32_t LSR;
        uint32_t RESERVED5[6U];
  volatile const uint32_t PID4;
  volatile const uint32_t PID5;
  volatile const uint32_t PID6;
  volatile const uint32_t PID7;
  volatile const uint32_t PID0;
  volatile const uint32_t PID1;
  volatile const uint32_t PID2;
  volatile const uint32_t PID3;
  volatile const uint32_t CID0;
  volatile const uint32_t CID1;
  volatile const uint32_t CID2;
  volatile const uint32_t CID3;
} ITM_Type;


#define ITM_TPR_PRIVMASK_Pos 0U
#define ITM_TPR_PRIVMASK_Msk (0xFFFFFFFFUL )


#define ITM_TCR_BUSY_Pos 23U
#define ITM_TCR_BUSY_Msk (1UL << ITM_TCR_BUSY_Pos)

#define ITM_TCR_TraceBusID_Pos 16U
#define ITM_TCR_TraceBusID_Msk (0x7FUL << ITM_TCR_TraceBusID_Pos)

#define ITM_TCR_GTSFREQ_Pos 10U
#define ITM_TCR_GTSFREQ_Msk (3UL << ITM_TCR_GTSFREQ_Pos)

#define ITM_TCR_TSPrescale_Pos 8U
#define ITM_TCR_TSPrescale_Msk (3UL << ITM_TCR_TSPrescale_Pos)

#define ITM_TCR_SWOENA_Pos 4U
#define ITM_TCR_SWOENA_Msk (1UL << ITM_TCR_SWOENA_Pos)

#define ITM_TCR_DWTENA_Pos 3U
#define ITM_TCR_DWTENA_Msk (1UL << ITM_TCR_DWTENA_Pos)

#define ITM_TCR_SYNCENA_Pos 2U
#define ITM_TCR_SYNCENA_Msk (1UL << ITM_TCR_SYNCENA_Pos)

#define ITM_TCR_TSENA_Pos 1U
#define ITM_TCR_TSENA_Msk (1UL << ITM_TCR_TSENA_Pos)

#define ITM_TCR_ITMENA_Pos 0U
#define ITM_TCR_ITMENA_Msk (1UL )


#define ITM_LSR_ByteAcc_Pos 2U
#define ITM_LSR_ByteAcc_Msk (1UL << ITM_LSR_ByteAcc_Pos)

#define ITM_LSR_Access_Pos 1U
#define ITM_LSR_Access_Msk (1UL << ITM_LSR_Access_Pos)

#define ITM_LSR_Present_Pos 0U
#define ITM_LSR_Present_Msk (1UL )
# 904 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/CMSIS/ARM/Include/core_cm4.h"
typedef struct
{
  volatile uint32_t CTRL;
  volatile uint32_t CYCCNT;
  volatile uint32_t CPICNT;
  volatile uint32_t EXCCNT;
  volatile uint32_t SLEEPCNT;
  volatile uint32_t LSUCNT;
  volatile uint32_t FOLDCNT;
  volatile const uint32_t PCSR;
  volatile uint32_t COMP0;
  volatile uint32_t MASK0;
  volatile uint32_t FUNCTION0;
        uint32_t RESERVED0[1U];
  volatile uint32_t COMP1;
  volatile uint32_t MASK1;
  volatile uint32_t FUNCTION1;
        uint32_t RESERVED1[1U];
  volatile uint32_t COMP2;
  volatile uint32_t MASK2;
  volatile uint32_t FUNCTION2;
        uint32_t RESERVED2[1U];
  volatile uint32_t COMP3;
  volatile uint32_t MASK3;
  volatile uint32_t FUNCTION3;
} DWT_Type;


#define DWT_CTRL_NUMCOMP_Pos 28U
#define DWT_CTRL_NUMCOMP_Msk (0xFUL << DWT_CTRL_NUMCOMP_Pos)

#define DWT_CTRL_NOTRCPKT_Pos 27U
#define DWT_CTRL_NOTRCPKT_Msk (0x1UL << DWT_CTRL_NOTRCPKT_Pos)

#define DWT_CTRL_NOEXTTRIG_Pos 26U
#define DWT_CTRL_NOEXTTRIG_Msk (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)

#define DWT_CTRL_NOCYCCNT_Pos 25U
#define DWT_CTRL_NOCYCCNT_Msk (0x1UL << DWT_CTRL_NOCYCCNT_Pos)

#define DWT_CTRL_NOPRFCNT_Pos 24U
#define DWT_CTRL_NOPRFCNT_Msk (0x1UL << DWT_CTRL_NOPRFCNT_Pos)

#define DWT_CTRL_CYCEVTENA_Pos 22U
#define DWT_CTRL_CYCEVTENA_Msk (0x1UL << DWT_CTRL_CYCEVTENA_Pos)

#define DWT_CTRL_FOLDEVTENA_Pos 21U
#define DWT_CTRL_FOLDEVTENA_Msk (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)

#define DWT_CTRL_LSUEVTENA_Pos 20U
#define DWT_CTRL_LSUEVTENA_Msk (0x1UL << DWT_CTRL_LSUEVTENA_Pos)

#define DWT_CTRL_SLEEPEVTENA_Pos 19U
#define DWT_CTRL_SLEEPEVTENA_Msk (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)

#define DWT_CTRL_EXCEVTENA_Pos 18U
#define DWT_CTRL_EXCEVTENA_Msk (0x1UL << DWT_CTRL_EXCEVTENA_Pos)

#define DWT_CTRL_CPIEVTENA_Pos 17U
#define DWT_CTRL_CPIEVTENA_Msk (0x1UL << DWT_CTRL_CPIEVTENA_Pos)

#define DWT_CTRL_EXCTRCENA_Pos 16U
#define DWT_CTRL_EXCTRCENA_Msk (0x1UL << DWT_CTRL_EXCTRCENA_Pos)

#define DWT_CTRL_PCSAMPLENA_Pos 12U
#define DWT_CTRL_PCSAMPLENA_Msk (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)

#define DWT_CTRL_SYNCTAP_Pos 10U
#define DWT_CTRL_SYNCTAP_Msk (0x3UL << DWT_CTRL_SYNCTAP_Pos)

#define DWT_CTRL_CYCTAP_Pos 9U
#define DWT_CTRL_CYCTAP_Msk (0x1UL << DWT_CTRL_CYCTAP_Pos)

#define DWT_CTRL_POSTINIT_Pos 5U
#define DWT_CTRL_POSTINIT_Msk (0xFUL << DWT_CTRL_POSTINIT_Pos)

#define DWT_CTRL_POSTPRESET_Pos 1U
#define DWT_CTRL_POSTPRESET_Msk (0xFUL << DWT_CTRL_POSTPRESET_Pos)

#define DWT_CTRL_CYCCNTENA_Pos 0U
#define DWT_CTRL_CYCCNTENA_Msk (0x1UL )


#define DWT_CPICNT_CPICNT_Pos 0U
#define DWT_CPICNT_CPICNT_Msk (0xFFUL )


#define DWT_EXCCNT_EXCCNT_Pos 0U
#define DWT_EXCCNT_EXCCNT_Msk (0xFFUL )


#define DWT_SLEEPCNT_SLEEPCNT_Pos 0U
#define DWT_SLEEPCNT_SLEEPCNT_Msk (0xFFUL )


#define DWT_LSUCNT_LSUCNT_Pos 0U
#define DWT_LSUCNT_LSUCNT_Msk (0xFFUL )


#define DWT_FOLDCNT_FOLDCNT_Pos 0U
#define DWT_FOLDCNT_FOLDCNT_Msk (0xFFUL )


#define DWT_MASK_MASK_Pos 0U
#define DWT_MASK_MASK_Msk (0x1FUL )


#define DWT_FUNCTION_MATCHED_Pos 24U
#define DWT_FUNCTION_MATCHED_Msk (0x1UL << DWT_FUNCTION_MATCHED_Pos)

#define DWT_FUNCTION_DATAVADDR1_Pos 16U
#define DWT_FUNCTION_DATAVADDR1_Msk (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)

#define DWT_FUNCTION_DATAVADDR0_Pos 12U
#define DWT_FUNCTION_DATAVADDR0_Msk (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)

#define DWT_FUNCTION_DATAVSIZE_Pos 10U
#define DWT_FUNCTION_DATAVSIZE_Msk (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)

#define DWT_FUNCTION_LNK1ENA_Pos 9U
#define DWT_FUNCTION_LNK1ENA_Msk (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)

#define DWT_FUNCTION_DATAVMATCH_Pos 8U
#define DWT_FUNCTION_DATAVMATCH_Msk (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)

#define DWT_FUNCTION_CYCMATCH_Pos 7U
#define DWT_FUNCTION_CYCMATCH_Msk (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)

#define DWT_FUNCTION_EMITRANGE_Pos 5U
#define DWT_FUNCTION_EMITRANGE_Msk (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)

#define DWT_FUNCTION_FUNCTION_Pos 0U
#define DWT_FUNCTION_FUNCTION_Msk (0xFUL )
# 1051 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/CMSIS/ARM/Include/core_cm4.h"
typedef struct
{
  volatile const uint32_t SSPSR;
  volatile uint32_t CSPSR;
        uint32_t RESERVED0[2U];
  volatile uint32_t ACPR;
        uint32_t RESERVED1[55U];
  volatile uint32_t SPPR;
        uint32_t RESERVED2[131U];
  volatile const uint32_t FFSR;
  volatile uint32_t FFCR;
  volatile const uint32_t FSCR;
        uint32_t RESERVED3[759U];
  volatile const uint32_t TRIGGER;
  volatile const uint32_t FIFO0;
  volatile const uint32_t ITATBCTR2;
        uint32_t RESERVED4[1U];
  volatile const uint32_t ITATBCTR0;
  volatile const uint32_t FIFO1;
  volatile uint32_t ITCTRL;
        uint32_t RESERVED5[39U];
  volatile uint32_t CLAIMSET;
  volatile uint32_t CLAIMCLR;
        uint32_t RESERVED7[8U];
  volatile const uint32_t DEVID;
  volatile const uint32_t DEVTYPE;
} TPI_Type;


#define TPI_ACPR_PRESCALER_Pos 0U
#define TPI_ACPR_PRESCALER_Msk (0x1FFFUL )


#define TPI_SPPR_TXMODE_Pos 0U
#define TPI_SPPR_TXMODE_Msk (0x3UL )


#define TPI_FFSR_FtNonStop_Pos 3U
#define TPI_FFSR_FtNonStop_Msk (0x1UL << TPI_FFSR_FtNonStop_Pos)

#define TPI_FFSR_TCPresent_Pos 2U
#define TPI_FFSR_TCPresent_Msk (0x1UL << TPI_FFSR_TCPresent_Pos)

#define TPI_FFSR_FtStopped_Pos 1U
#define TPI_FFSR_FtStopped_Msk (0x1UL << TPI_FFSR_FtStopped_Pos)

#define TPI_FFSR_FlInProg_Pos 0U
#define TPI_FFSR_FlInProg_Msk (0x1UL )


#define TPI_FFCR_TrigIn_Pos 8U
#define TPI_FFCR_TrigIn_Msk (0x1UL << TPI_FFCR_TrigIn_Pos)

#define TPI_FFCR_EnFCont_Pos 1U
#define TPI_FFCR_EnFCont_Msk (0x1UL << TPI_FFCR_EnFCont_Pos)


#define TPI_TRIGGER_TRIGGER_Pos 0U
#define TPI_TRIGGER_TRIGGER_Msk (0x1UL )


#define TPI_FIFO0_ITM_ATVALID_Pos 29U
#define TPI_FIFO0_ITM_ATVALID_Msk (0x1UL << TPI_FIFO0_ITM_ATVALID_Pos)

#define TPI_FIFO0_ITM_bytecount_Pos 27U
#define TPI_FIFO0_ITM_bytecount_Msk (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)

#define TPI_FIFO0_ETM_ATVALID_Pos 26U
#define TPI_FIFO0_ETM_ATVALID_Msk (0x1UL << TPI_FIFO0_ETM_ATVALID_Pos)

#define TPI_FIFO0_ETM_bytecount_Pos 24U
#define TPI_FIFO0_ETM_bytecount_Msk (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)

#define TPI_FIFO0_ETM2_Pos 16U
#define TPI_FIFO0_ETM2_Msk (0xFFUL << TPI_FIFO0_ETM2_Pos)

#define TPI_FIFO0_ETM1_Pos 8U
#define TPI_FIFO0_ETM1_Msk (0xFFUL << TPI_FIFO0_ETM1_Pos)

#define TPI_FIFO0_ETM0_Pos 0U
#define TPI_FIFO0_ETM0_Msk (0xFFUL )


#define TPI_ITATBCTR2_ATREADY2_Pos 0U
#define TPI_ITATBCTR2_ATREADY2_Msk (0x1UL )

#define TPI_ITATBCTR2_ATREADY1_Pos 0U
#define TPI_ITATBCTR2_ATREADY1_Msk (0x1UL )


#define TPI_FIFO1_ITM_ATVALID_Pos 29U
#define TPI_FIFO1_ITM_ATVALID_Msk (0x1UL << TPI_FIFO1_ITM_ATVALID_Pos)

#define TPI_FIFO1_ITM_bytecount_Pos 27U
#define TPI_FIFO1_ITM_bytecount_Msk (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)

#define TPI_FIFO1_ETM_ATVALID_Pos 26U
#define TPI_FIFO1_ETM_ATVALID_Msk (0x1UL << TPI_FIFO1_ETM_ATVALID_Pos)

#define TPI_FIFO1_ETM_bytecount_Pos 24U
#define TPI_FIFO1_ETM_bytecount_Msk (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)

#define TPI_FIFO1_ITM2_Pos 16U
#define TPI_FIFO1_ITM2_Msk (0xFFUL << TPI_FIFO1_ITM2_Pos)

#define TPI_FIFO1_ITM1_Pos 8U
#define TPI_FIFO1_ITM1_Msk (0xFFUL << TPI_FIFO1_ITM1_Pos)

#define TPI_FIFO1_ITM0_Pos 0U
#define TPI_FIFO1_ITM0_Msk (0xFFUL )


#define TPI_ITATBCTR0_ATREADY2_Pos 0U
#define TPI_ITATBCTR0_ATREADY2_Msk (0x1UL )

#define TPI_ITATBCTR0_ATREADY1_Pos 0U
#define TPI_ITATBCTR0_ATREADY1_Msk (0x1UL )


#define TPI_ITCTRL_Mode_Pos 0U
#define TPI_ITCTRL_Mode_Msk (0x3UL )


#define TPI_DEVID_NRZVALID_Pos 11U
#define TPI_DEVID_NRZVALID_Msk (0x1UL << TPI_DEVID_NRZVALID_Pos)

#define TPI_DEVID_MANCVALID_Pos 10U
#define TPI_DEVID_MANCVALID_Msk (0x1UL << TPI_DEVID_MANCVALID_Pos)

#define TPI_DEVID_PTINVALID_Pos 9U
#define TPI_DEVID_PTINVALID_Msk (0x1UL << TPI_DEVID_PTINVALID_Pos)

#define TPI_DEVID_MinBufSz_Pos 6U
#define TPI_DEVID_MinBufSz_Msk (0x7UL << TPI_DEVID_MinBufSz_Pos)

#define TPI_DEVID_AsynClkIn_Pos 5U
#define TPI_DEVID_AsynClkIn_Msk (0x1UL << TPI_DEVID_AsynClkIn_Pos)

#define TPI_DEVID_NrTraceInput_Pos 0U
#define TPI_DEVID_NrTraceInput_Msk (0x1FUL )


#define TPI_DEVTYPE_SubType_Pos 4U
#define TPI_DEVTYPE_SubType_Msk (0xFUL )

#define TPI_DEVTYPE_MajorType_Pos 0U
#define TPI_DEVTYPE_MajorType_Msk (0xFUL << TPI_DEVTYPE_MajorType_Pos)
# 1213 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/CMSIS/ARM/Include/core_cm4.h"
typedef struct
{
  volatile const uint32_t TYPE;
  volatile uint32_t CTRL;
  volatile uint32_t RNR;
  volatile uint32_t RBAR;
  volatile uint32_t RASR;
  volatile uint32_t RBAR_A1;
  volatile uint32_t RASR_A1;
  volatile uint32_t RBAR_A2;
  volatile uint32_t RASR_A2;
  volatile uint32_t RBAR_A3;
  volatile uint32_t RASR_A3;
} MPU_Type;

#define MPU_TYPE_RALIASES 4U


#define MPU_TYPE_IREGION_Pos 16U
#define MPU_TYPE_IREGION_Msk (0xFFUL << MPU_TYPE_IREGION_Pos)

#define MPU_TYPE_DREGION_Pos 8U
#define MPU_TYPE_DREGION_Msk (0xFFUL << MPU_TYPE_DREGION_Pos)

#define MPU_TYPE_SEPARATE_Pos 0U
#define MPU_TYPE_SEPARATE_Msk (1UL )


#define MPU_CTRL_PRIVDEFENA_Pos 2U
#define MPU_CTRL_PRIVDEFENA_Msk (1UL << MPU_CTRL_PRIVDEFENA_Pos)

#define MPU_CTRL_HFNMIENA_Pos 1U
#define MPU_CTRL_HFNMIENA_Msk (1UL << MPU_CTRL_HFNMIENA_Pos)

#define MPU_CTRL_ENABLE_Pos 0U
#define MPU_CTRL_ENABLE_Msk (1UL )


#define MPU_RNR_REGION_Pos 0U
#define MPU_RNR_REGION_Msk (0xFFUL )


#define MPU_RBAR_ADDR_Pos 5U
#define MPU_RBAR_ADDR_Msk (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)

#define MPU_RBAR_VALID_Pos 4U
#define MPU_RBAR_VALID_Msk (1UL << MPU_RBAR_VALID_Pos)

#define MPU_RBAR_REGION_Pos 0U
#define MPU_RBAR_REGION_Msk (0xFUL )


#define MPU_RASR_ATTRS_Pos 16U
#define MPU_RASR_ATTRS_Msk (0xFFFFUL << MPU_RASR_ATTRS_Pos)

#define MPU_RASR_XN_Pos 28U
#define MPU_RASR_XN_Msk (1UL << MPU_RASR_XN_Pos)

#define MPU_RASR_AP_Pos 24U
#define MPU_RASR_AP_Msk (0x7UL << MPU_RASR_AP_Pos)

#define MPU_RASR_TEX_Pos 19U
#define MPU_RASR_TEX_Msk (0x7UL << MPU_RASR_TEX_Pos)

#define MPU_RASR_S_Pos 18U
#define MPU_RASR_S_Msk (1UL << MPU_RASR_S_Pos)

#define MPU_RASR_C_Pos 17U
#define MPU_RASR_C_Msk (1UL << MPU_RASR_C_Pos)

#define MPU_RASR_B_Pos 16U
#define MPU_RASR_B_Msk (1UL << MPU_RASR_B_Pos)

#define MPU_RASR_SRD_Pos 8U
#define MPU_RASR_SRD_Msk (0xFFUL << MPU_RASR_SRD_Pos)

#define MPU_RASR_SIZE_Pos 1U
#define MPU_RASR_SIZE_Msk (0x1FUL << MPU_RASR_SIZE_Pos)

#define MPU_RASR_ENABLE_Pos 0U
#define MPU_RASR_ENABLE_Msk (1UL )
# 1309 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/CMSIS/ARM/Include/core_cm4.h"
typedef struct
{
        uint32_t RESERVED0[1U];
  volatile uint32_t FPCCR;
  volatile uint32_t FPCAR;
  volatile uint32_t FPDSCR;
  volatile const uint32_t MVFR0;
  volatile const uint32_t MVFR1;
  volatile const uint32_t MVFR2;
} FPU_Type;


#define FPU_FPCCR_ASPEN_Pos 31U
#define FPU_FPCCR_ASPEN_Msk (1UL << FPU_FPCCR_ASPEN_Pos)

#define FPU_FPCCR_LSPEN_Pos 30U
#define FPU_FPCCR_LSPEN_Msk (1UL << FPU_FPCCR_LSPEN_Pos)

#define FPU_FPCCR_MONRDY_Pos 8U
#define FPU_FPCCR_MONRDY_Msk (1UL << FPU_FPCCR_MONRDY_Pos)

#define FPU_FPCCR_BFRDY_Pos 6U
#define FPU_FPCCR_BFRDY_Msk (1UL << FPU_FPCCR_BFRDY_Pos)

#define FPU_FPCCR_MMRDY_Pos 5U
#define FPU_FPCCR_MMRDY_Msk (1UL << FPU_FPCCR_MMRDY_Pos)

#define FPU_FPCCR_HFRDY_Pos 4U
#define FPU_FPCCR_HFRDY_Msk (1UL << FPU_FPCCR_HFRDY_Pos)

#define FPU_FPCCR_THREAD_Pos 3U
#define FPU_FPCCR_THREAD_Msk (1UL << FPU_FPCCR_THREAD_Pos)

#define FPU_FPCCR_USER_Pos 1U
#define FPU_FPCCR_USER_Msk (1UL << FPU_FPCCR_USER_Pos)

#define FPU_FPCCR_LSPACT_Pos 0U
#define FPU_FPCCR_LSPACT_Msk (1UL )


#define FPU_FPCAR_ADDRESS_Pos 3U
#define FPU_FPCAR_ADDRESS_Msk (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos)


#define FPU_FPDSCR_AHP_Pos 26U
#define FPU_FPDSCR_AHP_Msk (1UL << FPU_FPDSCR_AHP_Pos)

#define FPU_FPDSCR_DN_Pos 25U
#define FPU_FPDSCR_DN_Msk (1UL << FPU_FPDSCR_DN_Pos)

#define FPU_FPDSCR_FZ_Pos 24U
#define FPU_FPDSCR_FZ_Msk (1UL << FPU_FPDSCR_FZ_Pos)

#define FPU_FPDSCR_RMode_Pos 22U
#define FPU_FPDSCR_RMode_Msk (3UL << FPU_FPDSCR_RMode_Pos)


#define FPU_MVFR0_FP_rounding_modes_Pos 28U
#define FPU_MVFR0_FP_rounding_modes_Msk (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos)

#define FPU_MVFR0_Short_vectors_Pos 24U
#define FPU_MVFR0_Short_vectors_Msk (0xFUL << FPU_MVFR0_Short_vectors_Pos)

#define FPU_MVFR0_Square_root_Pos 20U
#define FPU_MVFR0_Square_root_Msk (0xFUL << FPU_MVFR0_Square_root_Pos)

#define FPU_MVFR0_Divide_Pos 16U
#define FPU_MVFR0_Divide_Msk (0xFUL << FPU_MVFR0_Divide_Pos)

#define FPU_MVFR0_FP_excep_trapping_Pos 12U
#define FPU_MVFR0_FP_excep_trapping_Msk (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos)

#define FPU_MVFR0_Double_precision_Pos 8U
#define FPU_MVFR0_Double_precision_Msk (0xFUL << FPU_MVFR0_Double_precision_Pos)

#define FPU_MVFR0_Single_precision_Pos 4U
#define FPU_MVFR0_Single_precision_Msk (0xFUL << FPU_MVFR0_Single_precision_Pos)

#define FPU_MVFR0_A_SIMD_registers_Pos 0U
#define FPU_MVFR0_A_SIMD_registers_Msk (0xFUL )


#define FPU_MVFR1_FP_fused_MAC_Pos 28U
#define FPU_MVFR1_FP_fused_MAC_Msk (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos)

#define FPU_MVFR1_FP_HPFP_Pos 24U
#define FPU_MVFR1_FP_HPFP_Msk (0xFUL << FPU_MVFR1_FP_HPFP_Pos)

#define FPU_MVFR1_D_NaN_mode_Pos 4U
#define FPU_MVFR1_D_NaN_mode_Msk (0xFUL << FPU_MVFR1_D_NaN_mode_Pos)

#define FPU_MVFR1_FtZ_mode_Pos 0U
#define FPU_MVFR1_FtZ_mode_Msk (0xFUL )



#define FPU_MVFR2_VFP_Misc_Pos 4U
#define FPU_MVFR2_VFP_Misc_Msk (0xFUL << FPU_MVFR2_VFP_Misc_Pos)
# 1421 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/CMSIS/ARM/Include/core_cm4.h"
typedef struct
{
  volatile uint32_t DHCSR;
  volatile uint32_t DCRSR;
  volatile uint32_t DCRDR;
  volatile uint32_t DEMCR;
} CoreDebug_Type;


#define CoreDebug_DHCSR_DBGKEY_Pos 16U
#define CoreDebug_DHCSR_DBGKEY_Msk (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)

#define CoreDebug_DHCSR_S_RESET_ST_Pos 25U
#define CoreDebug_DHCSR_S_RESET_ST_Msk (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)

#define CoreDebug_DHCSR_S_RETIRE_ST_Pos 24U
#define CoreDebug_DHCSR_S_RETIRE_ST_Msk (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)

#define CoreDebug_DHCSR_S_LOCKUP_Pos 19U
#define CoreDebug_DHCSR_S_LOCKUP_Msk (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)

#define CoreDebug_DHCSR_S_SLEEP_Pos 18U
#define CoreDebug_DHCSR_S_SLEEP_Msk (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)

#define CoreDebug_DHCSR_S_HALT_Pos 17U
#define CoreDebug_DHCSR_S_HALT_Msk (1UL << CoreDebug_DHCSR_S_HALT_Pos)

#define CoreDebug_DHCSR_S_REGRDY_Pos 16U
#define CoreDebug_DHCSR_S_REGRDY_Msk (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)

#define CoreDebug_DHCSR_C_SNAPSTALL_Pos 5U
#define CoreDebug_DHCSR_C_SNAPSTALL_Msk (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)

#define CoreDebug_DHCSR_C_MASKINTS_Pos 3U
#define CoreDebug_DHCSR_C_MASKINTS_Msk (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)

#define CoreDebug_DHCSR_C_STEP_Pos 2U
#define CoreDebug_DHCSR_C_STEP_Msk (1UL << CoreDebug_DHCSR_C_STEP_Pos)

#define CoreDebug_DHCSR_C_HALT_Pos 1U
#define CoreDebug_DHCSR_C_HALT_Msk (1UL << CoreDebug_DHCSR_C_HALT_Pos)

#define CoreDebug_DHCSR_C_DEBUGEN_Pos 0U
#define CoreDebug_DHCSR_C_DEBUGEN_Msk (1UL )


#define CoreDebug_DCRSR_REGWnR_Pos 16U
#define CoreDebug_DCRSR_REGWnR_Msk (1UL << CoreDebug_DCRSR_REGWnR_Pos)

#define CoreDebug_DCRSR_REGSEL_Pos 0U
#define CoreDebug_DCRSR_REGSEL_Msk (0x1FUL )


#define CoreDebug_DEMCR_TRCENA_Pos 24U
#define CoreDebug_DEMCR_TRCENA_Msk (1UL << CoreDebug_DEMCR_TRCENA_Pos)

#define CoreDebug_DEMCR_MON_REQ_Pos 19U
#define CoreDebug_DEMCR_MON_REQ_Msk (1UL << CoreDebug_DEMCR_MON_REQ_Pos)

#define CoreDebug_DEMCR_MON_STEP_Pos 18U
#define CoreDebug_DEMCR_MON_STEP_Msk (1UL << CoreDebug_DEMCR_MON_STEP_Pos)

#define CoreDebug_DEMCR_MON_PEND_Pos 17U
#define CoreDebug_DEMCR_MON_PEND_Msk (1UL << CoreDebug_DEMCR_MON_PEND_Pos)

#define CoreDebug_DEMCR_MON_EN_Pos 16U
#define CoreDebug_DEMCR_MON_EN_Msk (1UL << CoreDebug_DEMCR_MON_EN_Pos)

#define CoreDebug_DEMCR_VC_HARDERR_Pos 10U
#define CoreDebug_DEMCR_VC_HARDERR_Msk (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)

#define CoreDebug_DEMCR_VC_INTERR_Pos 9U
#define CoreDebug_DEMCR_VC_INTERR_Msk (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)

#define CoreDebug_DEMCR_VC_BUSERR_Pos 8U
#define CoreDebug_DEMCR_VC_BUSERR_Msk (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)

#define CoreDebug_DEMCR_VC_STATERR_Pos 7U
#define CoreDebug_DEMCR_VC_STATERR_Msk (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)

#define CoreDebug_DEMCR_VC_CHKERR_Pos 6U
#define CoreDebug_DEMCR_VC_CHKERR_Msk (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)

#define CoreDebug_DEMCR_VC_NOCPERR_Pos 5U
#define CoreDebug_DEMCR_VC_NOCPERR_Msk (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)

#define CoreDebug_DEMCR_VC_MMERR_Pos 4U
#define CoreDebug_DEMCR_VC_MMERR_Msk (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)

#define CoreDebug_DEMCR_VC_CORERESET_Pos 0U
#define CoreDebug_DEMCR_VC_CORERESET_Msk (1UL )
# 1529 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/CMSIS/ARM/Include/core_cm4.h"
#define _VAL2FLD(field,value) (((uint32_t)(value) << field ## _Pos) & field ## _Msk)







#define _FLD2VAL(field,value) (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
# 1550 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/CMSIS/ARM/Include/core_cm4.h"
#define SCS_BASE (0xE000E000UL)
#define ITM_BASE (0xE0000000UL)
#define DWT_BASE (0xE0001000UL)
#define TPI_BASE (0xE0040000UL)
#define CoreDebug_BASE (0xE000EDF0UL)
#define SysTick_BASE (SCS_BASE + 0x0010UL)
#define NVIC_BASE (SCS_BASE + 0x0100UL)
#define SCB_BASE (SCS_BASE + 0x0D00UL)

#define SCnSCB ((SCnSCB_Type *) SCS_BASE )
#define SCB ((SCB_Type *) SCB_BASE )
#define SysTick ((SysTick_Type *) SysTick_BASE )
#define NVIC ((NVIC_Type *) NVIC_BASE )
#define ITM ((ITM_Type *) ITM_BASE )
#define DWT ((DWT_Type *) DWT_BASE )
#define TPI ((TPI_Type *) TPI_BASE )
#define CoreDebug ((CoreDebug_Type *) CoreDebug_BASE)


#define MPU_BASE (SCS_BASE + 0x0D90UL)
#define MPU ((MPU_Type *) MPU_BASE )


#define FPU_BASE (SCS_BASE + 0x0F30UL)
#define FPU ((FPU_Type *) FPU_BASE )
# 1608 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/CMSIS/ARM/Include/core_cm4.h"
#define NVIC_SetPriorityGrouping __NVIC_SetPriorityGrouping
#define NVIC_GetPriorityGrouping __NVIC_GetPriorityGrouping
#define NVIC_EnableIRQ __NVIC_EnableIRQ
#define NVIC_GetEnableIRQ __NVIC_GetEnableIRQ
#define NVIC_DisableIRQ __NVIC_DisableIRQ
#define NVIC_GetPendingIRQ __NVIC_GetPendingIRQ
#define NVIC_SetPendingIRQ __NVIC_SetPendingIRQ
#define NVIC_ClearPendingIRQ __NVIC_ClearPendingIRQ
#define NVIC_GetActive __NVIC_GetActive
#define NVIC_SetPriority __NVIC_SetPriority
#define NVIC_GetPriority __NVIC_GetPriority
#define NVIC_SystemReset __NVIC_SystemReset
# 1628 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/CMSIS/ARM/Include/core_cm4.h"
#define NVIC_SetVector __NVIC_SetVector
#define NVIC_GetVector __NVIC_GetVector


#define NVIC_USER_IRQ_OFFSET 16



#define EXC_RETURN_HANDLER (0xFFFFFFF1UL)
#define EXC_RETURN_THREAD_MSP (0xFFFFFFF9UL)
#define EXC_RETURN_THREAD_PSP (0xFFFFFFFDUL)
#define EXC_RETURN_HANDLER_FPU (0xFFFFFFE1UL)
#define EXC_RETURN_THREAD_MSP_FPU (0xFFFFFFE9UL)
#define EXC_RETURN_THREAD_PSP_FPU (0xFFFFFFEDUL)
# 1653 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/CMSIS/ARM/Include/core_cm4.h"
static inline void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);

  reg_value = ((SCB_Type *) ((0xE000E000UL) + 0x0D00UL) )->AIRCR;
  reg_value &= ~((uint32_t)((0xFFFFUL << 16U) | (7UL << 8U)));
  reg_value = (reg_value |
                ((uint32_t)0x5FAUL << 16U) |
                (PriorityGroupTmp << 8U) );
  ((SCB_Type *) ((0xE000E000UL) + 0x0D00UL) )->AIRCR = reg_value;
}







static inline uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((((SCB_Type *) ((0xE000E000UL) + 0x0D00UL) )->AIRCR & (7UL << 8U)) >> 8U));
}
# 1684 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/CMSIS/ARM/Include/core_cm4.h"
static inline void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
  {
    __asm volatile("":::"memory");
    ((NVIC_Type *) ((0xE000E000UL) + 0x0100UL) )->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    __asm volatile("":::"memory");
  }
}
# 1703 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/CMSIS/ARM/Include/core_cm4.h"
static inline uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
  {
    return((uint32_t)(((((NVIC_Type *) ((0xE000E000UL) + 0x0100UL) )->ISER[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
  }
  else
  {
    return(0U);
  }
}
# 1722 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/CMSIS/ARM/Include/core_cm4.h"
static inline void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
  {
    ((NVIC_Type *) ((0xE000E000UL) + 0x0100UL) )->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    __DSB();
    __ISB();
  }
}
# 1741 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/CMSIS/ARM/Include/core_cm4.h"
static inline uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
  {
    return((uint32_t)(((((NVIC_Type *) ((0xE000E000UL) + 0x0100UL) )->ISPR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
  }
  else
  {
    return(0U);
  }
}
# 1760 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/CMSIS/ARM/Include/core_cm4.h"
static inline void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
  {
    ((NVIC_Type *) ((0xE000E000UL) + 0x0100UL) )->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  }
}
# 1775 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/CMSIS/ARM/Include/core_cm4.h"
static inline void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
  {
    ((NVIC_Type *) ((0xE000E000UL) + 0x0100UL) )->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  }
}
# 1792 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/CMSIS/ARM/Include/core_cm4.h"
static inline uint32_t __NVIC_GetActive(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
  {
    return((uint32_t)(((((NVIC_Type *) ((0xE000E000UL) + 0x0100UL) )->IABR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
  }
  else
  {
    return(0U);
  }
}
# 1814 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/CMSIS/ARM/Include/core_cm4.h"
static inline void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
  {
    ((NVIC_Type *) ((0xE000E000UL) + 0x0100UL) )->IP[((uint32_t)IRQn)] = (uint8_t)((priority << (8U - 3)) & (uint32_t)0xFFUL);
  }
  else
  {
    ((SCB_Type *) ((0xE000E000UL) + 0x0D00UL) )->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - 3)) & (uint32_t)0xFFUL);
  }
}
# 1836 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/CMSIS/ARM/Include/core_cm4.h"
static inline uint32_t __NVIC_GetPriority(IRQn_Type IRQn)
{

  if ((int32_t)(IRQn) >= 0)
  {
    return(((uint32_t)((NVIC_Type *) ((0xE000E000UL) + 0x0100UL) )->IP[((uint32_t)IRQn)] >> (8U - 3)));
  }
  else
  {
    return(((uint32_t)((SCB_Type *) ((0xE000E000UL) + 0x0D00UL) )->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] >> (8U - 3)));
  }
}
# 1861 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/CMSIS/ARM/Include/core_cm4.h"
static inline uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(3)) ? (uint32_t)(3) : (uint32_t)(7UL - PriorityGroupTmp);
  SubPriorityBits = ((PriorityGroupTmp + (uint32_t)(3)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(3));

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
           ((SubPriority & (uint32_t)((1UL << (SubPriorityBits )) - 1UL)))
         );
}
# 1888 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/CMSIS/ARM/Include/core_cm4.h"
static inline void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* const pPreemptPriority, uint32_t* const pSubPriority)
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(3)) ? (uint32_t)(3) : (uint32_t)(7UL - PriorityGroupTmp);
  SubPriorityBits = ((PriorityGroupTmp + (uint32_t)(3)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(3));

  *pPreemptPriority = (Priority >> SubPriorityBits) & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL);
  *pSubPriority = (Priority ) & (uint32_t)((1UL << (SubPriorityBits )) - 1UL);
}
# 1911 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/CMSIS/ARM/Include/core_cm4.h"
static inline void __NVIC_SetVector(IRQn_Type IRQn, uint32_t vector)
{
  uint32_t *vectors = (uint32_t *)((SCB_Type *) ((0xE000E000UL) + 0x0D00UL) )->VTOR;
  vectors[(int32_t)IRQn + 16] = vector;

}
# 1927 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/CMSIS/ARM/Include/core_cm4.h"
static inline uint32_t __NVIC_GetVector(IRQn_Type IRQn)
{
  uint32_t *vectors = (uint32_t *)((SCB_Type *) ((0xE000E000UL) + 0x0D00UL) )->VTOR;
  return vectors[(int32_t)IRQn + 16];
}






__attribute__((__noreturn__)) static inline void __NVIC_SystemReset(void)
{
  __DSB();

  ((SCB_Type *) ((0xE000E000UL) + 0x0D00UL) )->AIRCR = (uint32_t)((0x5FAUL << 16U) |
                           (((SCB_Type *) ((0xE000E000UL) + 0x0D00UL) )->AIRCR & (7UL << 8U)) |
                            (1UL << 2U) );
  __DSB();

  for(;;)
  {
    __asm volatile ("nop");
  }
}
# 1960 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/CMSIS/ARM/Include/core_cm4.h"
# 1 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/CMSIS/ARM/Include/mpu_armv7.h" 1
# 32 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/CMSIS/ARM/Include/mpu_armv7.h"
#define ARM_MPU_ARMV7_H 

#define ARM_MPU_REGION_SIZE_32B ((uint8_t)0x04U)
#define ARM_MPU_REGION_SIZE_64B ((uint8_t)0x05U)
#define ARM_MPU_REGION_SIZE_128B ((uint8_t)0x06U)
#define ARM_MPU_REGION_SIZE_256B ((uint8_t)0x07U)
#define ARM_MPU_REGION_SIZE_512B ((uint8_t)0x08U)
#define ARM_MPU_REGION_SIZE_1KB ((uint8_t)0x09U)
#define ARM_MPU_REGION_SIZE_2KB ((uint8_t)0x0AU)
#define ARM_MPU_REGION_SIZE_4KB ((uint8_t)0x0BU)
#define ARM_MPU_REGION_SIZE_8KB ((uint8_t)0x0CU)
#define ARM_MPU_REGION_SIZE_16KB ((uint8_t)0x0DU)
#define ARM_MPU_REGION_SIZE_32KB ((uint8_t)0x0EU)
#define ARM_MPU_REGION_SIZE_64KB ((uint8_t)0x0FU)
#define ARM_MPU_REGION_SIZE_128KB ((uint8_t)0x10U)
#define ARM_MPU_REGION_SIZE_256KB ((uint8_t)0x11U)
#define ARM_MPU_REGION_SIZE_512KB ((uint8_t)0x12U)
#define ARM_MPU_REGION_SIZE_1MB ((uint8_t)0x13U)
#define ARM_MPU_REGION_SIZE_2MB ((uint8_t)0x14U)
#define ARM_MPU_REGION_SIZE_4MB ((uint8_t)0x15U)
#define ARM_MPU_REGION_SIZE_8MB ((uint8_t)0x16U)
#define ARM_MPU_REGION_SIZE_16MB ((uint8_t)0x17U)
#define ARM_MPU_REGION_SIZE_32MB ((uint8_t)0x18U)
#define ARM_MPU_REGION_SIZE_64MB ((uint8_t)0x19U)
#define ARM_MPU_REGION_SIZE_128MB ((uint8_t)0x1AU)
#define ARM_MPU_REGION_SIZE_256MB ((uint8_t)0x1BU)
#define ARM_MPU_REGION_SIZE_512MB ((uint8_t)0x1CU)
#define ARM_MPU_REGION_SIZE_1GB ((uint8_t)0x1DU)
#define ARM_MPU_REGION_SIZE_2GB ((uint8_t)0x1EU)
#define ARM_MPU_REGION_SIZE_4GB ((uint8_t)0x1FU)

#define ARM_MPU_AP_NONE 0U
#define ARM_MPU_AP_PRIV 1U
#define ARM_MPU_AP_URO 2U
#define ARM_MPU_AP_FULL 3U
#define ARM_MPU_AP_PRO 5U
#define ARM_MPU_AP_RO 6U






#define ARM_MPU_RBAR(Region,BaseAddress) (((BaseAddress) & MPU_RBAR_ADDR_Msk) | ((Region) & MPU_RBAR_REGION_Msk) | (MPU_RBAR_VALID_Msk))
# 88 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/CMSIS/ARM/Include/mpu_armv7.h"
#define ARM_MPU_ACCESS_(TypeExtField,IsShareable,IsCacheable,IsBufferable) ((((TypeExtField) << MPU_RASR_TEX_Pos) & MPU_RASR_TEX_Msk) | (((IsShareable) << MPU_RASR_S_Pos) & MPU_RASR_S_Msk) | (((IsCacheable) << MPU_RASR_C_Pos) & MPU_RASR_C_Msk) | (((IsBufferable) << MPU_RASR_B_Pos) & MPU_RASR_B_Msk))
# 103 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/CMSIS/ARM/Include/mpu_armv7.h"
#define ARM_MPU_RASR_EX(DisableExec,AccessPermission,AccessAttributes,SubRegionDisable,Size) ((((DisableExec) << MPU_RASR_XN_Pos) & MPU_RASR_XN_Msk) | (((AccessPermission) << MPU_RASR_AP_Pos) & MPU_RASR_AP_Msk) | (((AccessAttributes) & (MPU_RASR_TEX_Msk | MPU_RASR_S_Msk | MPU_RASR_C_Msk | MPU_RASR_B_Msk))) | (((SubRegionDisable) << MPU_RASR_SRD_Pos) & MPU_RASR_SRD_Msk) | (((Size) << MPU_RASR_SIZE_Pos) & MPU_RASR_SIZE_Msk) | (((MPU_RASR_ENABLE_Msk))))
# 123 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/CMSIS/ARM/Include/mpu_armv7.h"
#define ARM_MPU_RASR(DisableExec,AccessPermission,TypeExtField,IsShareable,IsCacheable,IsBufferable,SubRegionDisable,Size) ARM_MPU_RASR_EX(DisableExec, AccessPermission, ARM_MPU_ACCESS_(TypeExtField, IsShareable, IsCacheable, IsBufferable), SubRegionDisable, Size)
# 133 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/CMSIS/ARM/Include/mpu_armv7.h"
#define ARM_MPU_ACCESS_ORDERED ARM_MPU_ACCESS_(0U, 1U, 0U, 0U)
# 144 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/CMSIS/ARM/Include/mpu_armv7.h"
#define ARM_MPU_ACCESS_DEVICE(IsShareable) ((IsShareable) ? ARM_MPU_ACCESS_(0U, 1U, 0U, 1U) : ARM_MPU_ACCESS_(2U, 0U, 0U, 0U))
# 157 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/CMSIS/ARM/Include/mpu_armv7.h"
#define ARM_MPU_ACCESS_NORMAL(OuterCp,InnerCp,IsShareable) ARM_MPU_ACCESS_((4U | (OuterCp)), IsShareable, ((InnerCp) >> 1U), ((InnerCp) & 1U))




#define ARM_MPU_CACHEP_NOCACHE 0U




#define ARM_MPU_CACHEP_WB_WRA 1U




#define ARM_MPU_CACHEP_WT_NWA 2U




#define ARM_MPU_CACHEP_WB_NWA 3U





typedef struct {
  uint32_t RBAR;
  uint32_t RASR;
} ARM_MPU_Region_t;




static inline void ARM_MPU_Enable(uint32_t MPU_Control)
{
  __DMB();
  ((MPU_Type *) ((0xE000E000UL) + 0x0D90UL) )->CTRL = MPU_Control | (1UL );

  ((SCB_Type *) ((0xE000E000UL) + 0x0D00UL) )->SHCSR |= (1UL << 16U);

  __DSB();
  __ISB();
}



static inline void ARM_MPU_Disable(void)
{
  __DMB();

  ((SCB_Type *) ((0xE000E000UL) + 0x0D00UL) )->SHCSR &= ~(1UL << 16U);

  ((MPU_Type *) ((0xE000E000UL) + 0x0D90UL) )->CTRL &= ~(1UL );
  __DSB();
  __ISB();
}




static inline void ARM_MPU_ClrRegion(uint32_t rnr)
{
  ((MPU_Type *) ((0xE000E000UL) + 0x0D90UL) )->RNR = rnr;
  ((MPU_Type *) ((0xE000E000UL) + 0x0D90UL) )->RASR = 0U;
}





static inline void ARM_MPU_SetRegion(uint32_t rbar, uint32_t rasr)
{
  ((MPU_Type *) ((0xE000E000UL) + 0x0D90UL) )->RBAR = rbar;
  ((MPU_Type *) ((0xE000E000UL) + 0x0D90UL) )->RASR = rasr;
}






static inline void ARM_MPU_SetRegionEx(uint32_t rnr, uint32_t rbar, uint32_t rasr)
{
  ((MPU_Type *) ((0xE000E000UL) + 0x0D90UL) )->RNR = rnr;
  ((MPU_Type *) ((0xE000E000UL) + 0x0D90UL) )->RBAR = rbar;
  ((MPU_Type *) ((0xE000E000UL) + 0x0D90UL) )->RASR = rasr;
}






static inline void ARM_MPU_OrderedMemcpy(volatile uint32_t* dst, const uint32_t* __restrict src, uint32_t len)
{
  uint32_t i;
  for (i = 0U; i < len; ++i)
  {
    dst[i] = src[i];
  }
}





static inline void ARM_MPU_Load(ARM_MPU_Region_t const* table, uint32_t cnt)
{
  const uint32_t rowWordSize = sizeof(ARM_MPU_Region_t)/4U;
  while (cnt > 4U) {
    ARM_MPU_OrderedMemcpy(&(((MPU_Type *) ((0xE000E000UL) + 0x0D90UL) )->RBAR), &(table->RBAR), 4U*rowWordSize);
    table += 4U;
    cnt -= 4U;
  }
  ARM_MPU_OrderedMemcpy(&(((MPU_Type *) ((0xE000E000UL) + 0x0D90UL) )->RBAR), &(table->RBAR), cnt*rowWordSize);
}
# 1961 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/CMSIS/ARM/Include/core_cm4.h" 2
# 1981 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/CMSIS/ARM/Include/core_cm4.h"
static inline uint32_t SCB_GetFPUType(void)
{
  uint32_t mvfr0;

  mvfr0 = ((FPU_Type *) ((0xE000E000UL) + 0x0F30UL) )->MVFR0;
  if ((mvfr0 & ((0xFUL << 4U) | (0xFUL << 8U))) == 0x020U)
  {
    return 1U;
  }
  else
  {
    return 0U;
  }
}
# 2022 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/CMSIS/ARM/Include/core_cm4.h"
static inline uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > (0xFFFFFFUL ))
  {
    return (1UL);
  }

  ((SysTick_Type *) ((0xE000E000UL) + 0x0010UL) )->LOAD = (uint32_t)(ticks - 1UL);
  __NVIC_SetPriority (SysTick_IRQn, (1UL << 3) - 1UL);
  ((SysTick_Type *) ((0xE000E000UL) + 0x0010UL) )->VAL = 0UL;
  ((SysTick_Type *) ((0xE000E000UL) + 0x0010UL) )->CTRL = (1UL << 2U) |
                   (1UL << 1U) |
                   (1UL );
  return (0UL);
}
# 2052 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/CMSIS/ARM/Include/core_cm4.h"
extern volatile int32_t ITM_RxBuffer;
#define ITM_RXBUFFER_EMPTY ((int32_t)0x5AA55AA5U)
# 2064 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/CMSIS/ARM/Include/core_cm4.h"
static inline uint32_t ITM_SendChar (uint32_t ch)
{
  if (((((ITM_Type *) (0xE0000000UL) )->TCR & (1UL )) != 0UL) &&
      ((((ITM_Type *) (0xE0000000UL) )->TER & 1UL ) != 0UL) )
  {
    while (((ITM_Type *) (0xE0000000UL) )->PORT[0U].u32 == 0UL)
    {
      __asm volatile ("nop");
    }
    ((ITM_Type *) (0xE0000000UL) )->PORT[0U].u8 = (uint8_t)ch;
  }
  return (ch);
}
# 2085 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/CMSIS/ARM/Include/core_cm4.h"
static inline int32_t ITM_ReceiveChar (void)
{
  int32_t ch = -1;

  if (ITM_RxBuffer != ((int32_t)0x5AA55AA5U))
  {
    ch = ITM_RxBuffer;
    ITM_RxBuffer = ((int32_t)0x5AA55AA5U);
  }

  return (ch);
}
# 2105 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/CMSIS/ARM/Include/core_cm4.h"
static inline int32_t ITM_CheckChar (void)
{

  if (ITM_RxBuffer == ((int32_t)0x5AA55AA5U))
  {
    return (0);
  }
  else
  {
    return (1);
  }
}
# 139 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/CMSIS/AmbiqMicro/Include/apollo3.h" 2
# 1 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/CMSIS/AmbiqMicro/Include/system_apollo3.h" 1
# 46 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/CMSIS/AmbiqMicro/Include/system_apollo3.h"
#define SYSTEM_APOLLO3_H 







extern uint32_t SystemCoreClock;






extern void SystemInit (void);
extern void SystemCoreClockUpdate (void);
# 140 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/CMSIS/AmbiqMicro/Include/apollo3.h" 2
# 197 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/CMSIS/AmbiqMicro/Include/apollo3.h"
typedef struct {

  union {
    volatile uint32_t CFG;







    struct {
      volatile uint32_t ADCEN : 1;





            uint32_t : 1;
      volatile uint32_t RPTEN : 1;
      volatile uint32_t LPMODE : 1;
      volatile uint32_t CKMODE : 1;
            uint32_t : 3;
      volatile uint32_t REFSEL : 2;
            uint32_t : 2;
      volatile uint32_t DFIFORDEN : 1;

            uint32_t : 3;
      volatile uint32_t TRIGSEL : 3;
      volatile uint32_t TRIGPOL : 1;

            uint32_t : 4;
      volatile uint32_t CLKSEL : 2;

            uint32_t : 6;
    } CFG_b;
  } ;

  union {
    volatile uint32_t STAT;







    struct {
      volatile uint32_t PWDSTAT : 1;
            uint32_t : 31;
    } STAT_b;
  } ;

  union {
    volatile uint32_t SWT;


    struct {
      volatile uint32_t SWT : 8;
            uint32_t : 24;
    } SWT_b;
  } ;

  union {
    volatile uint32_t SL0CFG;

    struct {
      volatile uint32_t SLEN0 : 1;
      volatile uint32_t WCEN0 : 1;

            uint32_t : 6;
      volatile uint32_t CHSEL0 : 4;
            uint32_t : 4;
      volatile uint32_t PRMODE0 : 2;
            uint32_t : 6;
      volatile uint32_t ADSEL0 : 3;

            uint32_t : 5;
    } SL0CFG_b;
  } ;

  union {
    volatile uint32_t SL1CFG;

    struct {
      volatile uint32_t SLEN1 : 1;
      volatile uint32_t WCEN1 : 1;

            uint32_t : 6;
      volatile uint32_t CHSEL1 : 4;
            uint32_t : 4;
      volatile uint32_t PRMODE1 : 2;
            uint32_t : 6;
      volatile uint32_t ADSEL1 : 3;

            uint32_t : 5;
    } SL1CFG_b;
  } ;

  union {
    volatile uint32_t SL2CFG;

    struct {
      volatile uint32_t SLEN2 : 1;
      volatile uint32_t WCEN2 : 1;

            uint32_t : 6;
      volatile uint32_t CHSEL2 : 4;
            uint32_t : 4;
      volatile uint32_t PRMODE2 : 2;
            uint32_t : 6;
      volatile uint32_t ADSEL2 : 3;

            uint32_t : 5;
    } SL2CFG_b;
  } ;

  union {
    volatile uint32_t SL3CFG;

    struct {
      volatile uint32_t SLEN3 : 1;
      volatile uint32_t WCEN3 : 1;

            uint32_t : 6;
      volatile uint32_t CHSEL3 : 4;
            uint32_t : 4;
      volatile uint32_t PRMODE3 : 2;
            uint32_t : 6;
      volatile uint32_t ADSEL3 : 3;

            uint32_t : 5;
    } SL3CFG_b;
  } ;

  union {
    volatile uint32_t SL4CFG;

    struct {
      volatile uint32_t SLEN4 : 1;
      volatile uint32_t WCEN4 : 1;

            uint32_t : 6;
      volatile uint32_t CHSEL4 : 4;
            uint32_t : 4;
      volatile uint32_t PRMODE4 : 2;
            uint32_t : 6;
      volatile uint32_t ADSEL4 : 3;

            uint32_t : 5;
    } SL4CFG_b;
  } ;

  union {
    volatile uint32_t SL5CFG;

    struct {
      volatile uint32_t SLEN5 : 1;
      volatile uint32_t WCEN5 : 1;

            uint32_t : 6;
      volatile uint32_t CHSEL5 : 4;
            uint32_t : 4;
      volatile uint32_t PRMODE5 : 2;
            uint32_t : 6;
      volatile uint32_t ADSEL5 : 3;

            uint32_t : 5;
    } SL5CFG_b;
  } ;

  union {
    volatile uint32_t SL6CFG;

    struct {
      volatile uint32_t SLEN6 : 1;
      volatile uint32_t WCEN6 : 1;

            uint32_t : 6;
      volatile uint32_t CHSEL6 : 4;
            uint32_t : 4;
      volatile uint32_t PRMODE6 : 2;
            uint32_t : 6;
      volatile uint32_t ADSEL6 : 3;

            uint32_t : 5;
    } SL6CFG_b;
  } ;

  union {
    volatile uint32_t SL7CFG;

    struct {
      volatile uint32_t SLEN7 : 1;
      volatile uint32_t WCEN7 : 1;

            uint32_t : 6;
      volatile uint32_t CHSEL7 : 4;
            uint32_t : 4;
      volatile uint32_t PRMODE7 : 2;
            uint32_t : 6;
      volatile uint32_t ADSEL7 : 3;

            uint32_t : 5;
    } SL7CFG_b;
  } ;

  union {
    volatile uint32_t WULIM;

    struct {
      volatile uint32_t ULIM : 20;
            uint32_t : 12;
    } WULIM_b;
  } ;

  union {
    volatile uint32_t WLLIM;

    struct {
      volatile uint32_t LLIM : 20;
            uint32_t : 12;
    } WLLIM_b;
  } ;

  union {
    volatile uint32_t SCWLIM;

    struct {
      volatile uint32_t SCWLIMEN : 1;






            uint32_t : 31;
    } SCWLIM_b;
  } ;

  union {
    volatile uint32_t FIFO;
# 447 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/CMSIS/AmbiqMicro/Include/apollo3.h"
    struct {
      volatile uint32_t DATA : 20;
      volatile uint32_t COUNT : 8;
      volatile uint32_t SLOTNUM : 3;
      volatile uint32_t RSVD : 1;
    } FIFO_b;
  } ;

  union {
    volatile uint32_t FIFOPR;
# 465 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/CMSIS/AmbiqMicro/Include/apollo3.h"
    struct {
      volatile uint32_t DATA : 20;
      volatile uint32_t COUNT : 8;
      volatile uint32_t SLOTNUMPR : 3;
      volatile uint32_t RSVDPR : 1;
    } FIFOPR_b;
  } ;
  volatile const uint32_t RESERVED[112];

  union {
    volatile uint32_t INTEN;


    struct {
      volatile uint32_t CNVCMP : 1;
      volatile uint32_t SCNCMP : 1;
      volatile uint32_t FIFOOVR1 : 1;
      volatile uint32_t FIFOOVR2 : 1;
      volatile uint32_t WCEXC : 1;
      volatile uint32_t WCINC : 1;
      volatile uint32_t DCMP : 1;
      volatile uint32_t DERR : 1;
            uint32_t : 24;
    } INTEN_b;
  } ;

  union {
    volatile uint32_t INTSTAT;


    struct {
      volatile uint32_t CNVCMP : 1;
      volatile uint32_t SCNCMP : 1;
      volatile uint32_t FIFOOVR1 : 1;
      volatile uint32_t FIFOOVR2 : 1;
      volatile uint32_t WCEXC : 1;
      volatile uint32_t WCINC : 1;
      volatile uint32_t DCMP : 1;
      volatile uint32_t DERR : 1;
            uint32_t : 24;
    } INTSTAT_b;
  } ;

  union {
    volatile uint32_t INTCLR;



    struct {
      volatile uint32_t CNVCMP : 1;
      volatile uint32_t SCNCMP : 1;
      volatile uint32_t FIFOOVR1 : 1;
      volatile uint32_t FIFOOVR2 : 1;
      volatile uint32_t WCEXC : 1;
      volatile uint32_t WCINC : 1;
      volatile uint32_t DCMP : 1;
      volatile uint32_t DERR : 1;
            uint32_t : 24;
    } INTCLR_b;
  } ;

  union {
    volatile uint32_t INTSET;



    struct {
      volatile uint32_t CNVCMP : 1;
      volatile uint32_t SCNCMP : 1;
      volatile uint32_t FIFOOVR1 : 1;
      volatile uint32_t FIFOOVR2 : 1;
      volatile uint32_t WCEXC : 1;
      volatile uint32_t WCINC : 1;
      volatile uint32_t DCMP : 1;
      volatile uint32_t DERR : 1;
            uint32_t : 24;
    } INTSET_b;
  } ;
  volatile const uint32_t RESERVED1[12];

  union {
    volatile uint32_t DMATRIGEN;

    struct {
      volatile uint32_t DFIFO75 : 1;
      volatile uint32_t DFIFOFULL : 1;
            uint32_t : 30;
    } DMATRIGEN_b;
  } ;

  union {
    volatile uint32_t DMATRIGSTAT;

    struct {
      volatile uint32_t D75STAT : 1;
      volatile uint32_t DFULLSTAT : 1;
            uint32_t : 30;
    } DMATRIGSTAT_b;
  } ;
  volatile const uint32_t RESERVED2[14];

  union {
    volatile uint32_t DMACFG;

    struct {
      volatile uint32_t DMAEN : 1;
            uint32_t : 1;
      volatile uint32_t DMADIR : 1;
            uint32_t : 5;
      volatile uint32_t DMAPRI : 1;
      volatile uint32_t DMADYNPRI : 1;


            uint32_t : 6;
      volatile uint32_t DMAHONSTAT : 1;

      volatile uint32_t DMAMSK : 1;

      volatile uint32_t DPWROFF : 1;
            uint32_t : 13;
    } DMACFG_b;
  } ;
  volatile const uint32_t RESERVED3;

  union {
    volatile uint32_t DMATOTCOUNT;

    struct {
            uint32_t : 2;
      volatile uint32_t TOTCOUNT : 16;
            uint32_t : 14;
    } DMATOTCOUNT_b;
  } ;

  union {
    volatile uint32_t DMATARGADDR;

    struct {
      volatile uint32_t LTARGADDR : 19;
      volatile uint32_t UTARGADDR : 13;
    } DMATARGADDR_b;
  } ;

  union {
    volatile uint32_t DMASTAT;

    struct {
      volatile uint32_t DMATIP : 1;
      volatile uint32_t DMACPL : 1;
      volatile uint32_t DMAERR : 1;
            uint32_t : 29;
    } DMASTAT_b;
  } ;
} ADC_Type;
# 631 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/CMSIS/AmbiqMicro/Include/apollo3.h"
typedef struct {

  union {
    volatile uint32_t BBVALUE;

    struct {
      volatile uint32_t DATAOUT : 8;
            uint32_t : 8;
      volatile uint32_t PIN : 8;
            uint32_t : 8;
    } BBVALUE_b;
  } ;

  union {
    volatile uint32_t BBSETCLEAR;

    struct {
      volatile uint32_t SET : 8;

            uint32_t : 8;
      volatile uint32_t CLEAR : 8;
            uint32_t : 8;
    } BBSETCLEAR_b;
  } ;

  union {
    volatile uint32_t BBINPUT;

    struct {
      volatile uint32_t DATAIN : 8;
            uint32_t : 24;
    } BBINPUT_b;
  } ;
  volatile const uint32_t RESERVED[5];

  union {
    volatile uint32_t DEBUGDATA;

    struct {
      volatile uint32_t DEBUGDATA : 32;
    } DEBUGDATA_b;
  } ;
  volatile const uint32_t RESERVED1[7];

  union {
    volatile uint32_t _DEBUG;

    struct {
      volatile uint32_t DEBUGEN : 4;
            uint32_t : 28;
    } DEBUG_b;
  } ;
} APBDMA_Type;
# 696 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/CMSIS/AmbiqMicro/Include/apollo3.h"
typedef struct {

  union {
    volatile uint32_t FIFO;
# 712 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/CMSIS/AmbiqMicro/Include/apollo3.h"
    struct {
      volatile uint32_t FIFO : 32;

    } FIFO_b;
  } ;
  volatile const uint32_t RESERVED[63];

  union {
    volatile uint32_t FIFOPTR;






    struct {
      volatile uint32_t FIFO0SIZ : 8;

      volatile uint32_t FIFO0REM : 8;

      volatile uint32_t FIFO1SIZ : 8;

      volatile uint32_t FIFO1REM : 8;

    } FIFOPTR_b;
  } ;

  union {
    volatile uint32_t FIFOTHR;
# 753 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/CMSIS/AmbiqMicro/Include/apollo3.h"
    struct {
      volatile uint32_t FIFORTHR : 6;







            uint32_t : 2;
      volatile uint32_t FIFOWTHR : 6;







            uint32_t : 18;
    } FIFOTHR_b;
  } ;

  union {
    volatile uint32_t FIFOPOP;





    struct {
      volatile uint32_t FIFODOUT : 32;
# 792 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/CMSIS/AmbiqMicro/Include/apollo3.h"
    } FIFOPOP_b;
  } ;

  union {
    volatile uint32_t FIFOPUSH;


    struct {
      volatile uint32_t FIFODIN : 32;



    } FIFOPUSH_b;
  } ;

  union {
    volatile uint32_t FIFOCTRL;





    struct {
      volatile uint32_t POPWR : 1;






      volatile uint32_t FIFORSTN : 1;

            uint32_t : 30;
    } FIFOCTRL_b;
  } ;

  union {
    volatile uint32_t FIFOLOC;





    struct {
      volatile uint32_t FIFOWPTR : 4;


            uint32_t : 4;
      volatile uint32_t FIFORPTR : 4;


            uint32_t : 20;
    } FIFOLOC_b;
  } ;
  volatile const uint32_t RESERVED1[58];

  union {
    volatile uint32_t CLKCFG;
# 858 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/CMSIS/AmbiqMicro/Include/apollo3.h"
    struct {
      volatile uint32_t IOCLKEN : 1;

            uint32_t : 7;
      volatile uint32_t FSEL : 3;
      volatile uint32_t CLK32KEN : 1;
      volatile uint32_t DIV3 : 1;
            uint32_t : 19;
    } CLKCFG_b;
  } ;
  volatile const uint32_t RESERVED2[2];

  union {
    volatile uint32_t CMD;







    struct {
      volatile uint32_t CMD : 5;
      volatile uint32_t OFFSETCNT : 2;
# 890 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/CMSIS/AmbiqMicro/Include/apollo3.h"
      volatile uint32_t CONT : 1;

      volatile uint32_t TSIZE : 12;

      volatile uint32_t CMDSEL : 2;
            uint32_t : 2;
      volatile uint32_t OFFSETLO : 8;



    } CMD_b;
  } ;

  union {
    volatile uint32_t CMDRPT;
# 917 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/CMSIS/AmbiqMicro/Include/apollo3.h"
    struct {
      volatile uint32_t CMDRPT : 5;
            uint32_t : 27;
    } CMDRPT_b;
  } ;

  union {
    volatile uint32_t OFFSETHI;
# 937 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/CMSIS/AmbiqMicro/Include/apollo3.h"
    struct {
      volatile uint32_t OFFSETHI : 16;

            uint32_t : 16;
    } OFFSETHI_b;
  } ;

  union {
    volatile uint32_t CMDSTAT;







    struct {
      volatile uint32_t CCMD : 5;
      volatile uint32_t CMDSTAT : 3;
      volatile uint32_t CTSIZE : 12;

            uint32_t : 12;
    } CMDSTAT_b;
  } ;
  volatile const uint32_t RESERVED3;

  union {
    volatile uint32_t INTEN;


    struct {
      volatile uint32_t CMDCMP : 1;


      volatile uint32_t THR : 1;




      volatile uint32_t FUNDFL : 1;

      volatile uint32_t FOVFL : 1;


      volatile uint32_t B2MST : 1;

      volatile uint32_t IACC : 1;

      volatile uint32_t ICMD : 1;

      volatile uint32_t BLECIRQ : 1;


      volatile uint32_t BLECSSTAT : 1;



      volatile uint32_t DCMP : 1;

      volatile uint32_t DERR : 1;



      volatile uint32_t CQPAUSED : 1;



      volatile uint32_t CQUPD : 1;




      volatile uint32_t CQERR : 1;


      volatile uint32_t B2MSLEEP : 1;

      volatile uint32_t B2MACTIVE : 1;



      volatile uint32_t B2MSHUTDN : 1;



            uint32_t : 15;
    } INTEN_b;
  } ;

  union {
    volatile uint32_t INTSTAT;


    struct {
      volatile uint32_t CMDCMP : 1;


      volatile uint32_t THR : 1;




      volatile uint32_t FUNDFL : 1;

      volatile uint32_t FOVFL : 1;


      volatile uint32_t B2MST : 1;

      volatile uint32_t IACC : 1;

      volatile uint32_t ICMD : 1;

      volatile uint32_t BLECIRQ : 1;


      volatile uint32_t BLECSSTAT : 1;



      volatile uint32_t DCMP : 1;

      volatile uint32_t DERR : 1;



      volatile uint32_t CQPAUSED : 1;



      volatile uint32_t CQUPD : 1;




      volatile uint32_t CQERR : 1;


      volatile uint32_t B2MSLEEP : 1;

      volatile uint32_t B2MACTIVE : 1;



      volatile uint32_t B2MSHUTDN : 1;



            uint32_t : 15;
    } INTSTAT_b;
  } ;

  union {
    volatile uint32_t INTCLR;



    struct {
      volatile uint32_t CMDCMP : 1;


      volatile uint32_t THR : 1;




      volatile uint32_t FUNDFL : 1;

      volatile uint32_t FOVFL : 1;


      volatile uint32_t B2MST : 1;

      volatile uint32_t IACC : 1;

      volatile uint32_t ICMD : 1;

      volatile uint32_t BLECIRQ : 1;


      volatile uint32_t BLECSSTAT : 1;



      volatile uint32_t DCMP : 1;

      volatile uint32_t DERR : 1;



      volatile uint32_t CQPAUSED : 1;



      volatile uint32_t CQUPD : 1;




      volatile uint32_t CQERR : 1;


      volatile uint32_t B2MSLEEP : 1;

      volatile uint32_t B2MACTIVE : 1;



      volatile uint32_t B2MSHUTDN : 1;



            uint32_t : 15;
    } INTCLR_b;
  } ;

  union {
    volatile uint32_t INTSET;



    struct {
      volatile uint32_t CMDCMP : 1;


      volatile uint32_t THR : 1;




      volatile uint32_t FUNDFL : 1;

      volatile uint32_t FOVFL : 1;


      volatile uint32_t B2MST : 1;

      volatile uint32_t IACC : 1;

      volatile uint32_t ICMD : 1;

      volatile uint32_t BLECIRQ : 1;


      volatile uint32_t BLECSSTAT : 1;



      volatile uint32_t DCMP : 1;

      volatile uint32_t DERR : 1;



      volatile uint32_t CQPAUSED : 1;



      volatile uint32_t CQUPD : 1;




      volatile uint32_t CQERR : 1;


      volatile uint32_t B2MSLEEP : 1;

      volatile uint32_t B2MACTIVE : 1;



      volatile uint32_t B2MSHUTDN : 1;



            uint32_t : 15;
    } INTSET_b;
  } ;

  union {
    volatile uint32_t DMATRIGEN;
# 1231 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/CMSIS/AmbiqMicro/Include/apollo3.h"
    struct {
      volatile uint32_t DCMDCMPEN : 1;
# 1241 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/CMSIS/AmbiqMicro/Include/apollo3.h"
      volatile uint32_t DTHREN : 1;
# 1250 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/CMSIS/AmbiqMicro/Include/apollo3.h"
            uint32_t : 30;
    } DMATRIGEN_b;
  } ;

  union {
    volatile uint32_t DMATRIGSTAT;




    struct {
      volatile uint32_t DCMDCMP : 1;


      volatile uint32_t DTHR : 1;


      volatile uint32_t DTOTCMP : 1;





            uint32_t : 29;
    } DMATRIGSTAT_b;
  } ;

  union {
    volatile uint32_t DMACFG;



    struct {
      volatile uint32_t DMAEN : 1;


      volatile uint32_t DMADIR : 1;
            uint32_t : 6;
      volatile uint32_t DMAPRI : 1;
      volatile uint32_t DPWROFF : 1;



            uint32_t : 22;
    } DMACFG_b;
  } ;

  union {
    volatile uint32_t DMATOTCOUNT;





    struct {
      volatile uint32_t TOTCOUNT : 12;


            uint32_t : 20;
    } DMATOTCOUNT_b;
  } ;

  union {
    volatile uint32_t DMATARGADDR;





    struct {
      volatile uint32_t TARGADDR : 20;




            uint32_t : 8;
      volatile uint32_t TARGADDR28 : 1;




            uint32_t : 3;
    } DMATARGADDR_b;
  } ;

  union {
    volatile uint32_t DMASTAT;

    struct {
      volatile uint32_t DMATIP : 1;





      volatile uint32_t DMACPL : 1;

      volatile uint32_t DMAERR : 1;

            uint32_t : 29;
    } DMASTAT_b;
  } ;

  union {
    volatile uint32_t CQCFG;





    struct {
      volatile uint32_t CQEN : 1;




      volatile uint32_t CQPRI : 1;
            uint32_t : 30;
    } CQCFG_b;
  } ;

  union {
    volatile uint32_t CQADDR;
# 1382 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/CMSIS/AmbiqMicro/Include/apollo3.h"
    struct {
            uint32_t : 2;
      volatile uint32_t CQADDR : 18;

            uint32_t : 8;
      volatile uint32_t CQADDR28 : 1;

            uint32_t : 3;
    } CQADDR_b;
  } ;

  union {
    volatile uint32_t CQSTAT;




    struct {
      volatile uint32_t CQTIP : 1;


      volatile uint32_t CQPAUSED : 1;
      volatile uint32_t CQERR : 1;

            uint32_t : 29;
    } CQSTAT_b;
  } ;

  union {
    volatile uint32_t CQFLAGS;





    struct {
      volatile uint32_t CQFLAGS : 16;

      volatile uint32_t CQIRQMASK : 16;



    } CQFLAGS_b;
  } ;

  union {
    volatile uint32_t CQSETCLEAR;






    struct {
      volatile uint32_t CQFSET : 8;


      volatile uint32_t CQFTGL : 8;


      volatile uint32_t CQFCLR : 8;

            uint32_t : 8;
    } CQSETCLEAR_b;
  } ;

  union {
    volatile uint32_t CQPAUSEEN;





    struct {
      volatile uint32_t CQPEN : 16;

            uint32_t : 16;
    } CQPAUSEEN_b;
  } ;

  union {
    volatile uint32_t CQCURIDX;
# 1472 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/CMSIS/AmbiqMicro/Include/apollo3.h"
    struct {
      volatile uint32_t CQCURIDX : 8;



            uint32_t : 24;
    } CQCURIDX_b;
  } ;

  union {
    volatile uint32_t CQENDIDX;
# 1492 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/CMSIS/AmbiqMicro/Include/apollo3.h"
    struct {
      volatile uint32_t CQENDIDX : 8;



            uint32_t : 24;
    } CQENDIDX_b;
  } ;

  union {
    volatile uint32_t STATUS;

    struct {
      volatile uint32_t ERR : 1;

      volatile uint32_t CMDACT : 1;





      volatile uint32_t IDLEST : 1;



            uint32_t : 29;
    } STATUS_b;
  } ;
  volatile const uint32_t RESERVED4[37];

  union {
    volatile uint32_t MSPICFG;



    struct {
      volatile uint32_t SPOL : 1;
      volatile uint32_t SPHA : 1;

      volatile uint32_t FULLDUP : 1;
            uint32_t : 13;
      volatile uint32_t WTFC : 1;

      volatile uint32_t RDFC : 1;

            uint32_t : 3;
      volatile uint32_t WTFCPOL : 1;



      volatile uint32_t RDFCPOL : 1;


      volatile uint32_t SPILSB : 1;


      volatile uint32_t DINDLY : 3;

      volatile uint32_t DOUTDLY : 3;

      volatile uint32_t MSPIRST : 1;
            uint32_t : 1;
    } MSPICFG_b;
  } ;

  union {
    volatile uint32_t BLECFG;



    struct {
      volatile uint32_t PWRSMEN : 1;

      volatile uint32_t BLERSTN : 1;


      volatile uint32_t WAKEUPCTL : 2;

      volatile uint32_t DCDCFLGCTL : 2;


      volatile uint32_t BLEHREQCTL : 2;


      volatile uint32_t WT4ACTOFF : 1;


      volatile uint32_t MCUFRCSLP : 1;


      volatile uint32_t FRCCLK : 1;
      volatile uint32_t STAYASLEEP : 1;



      volatile uint32_t PWRISOCTL : 2;

      volatile uint32_t SPIISOCTL : 2;

            uint32_t : 16;
    } BLECFG_b;
  } ;

  union {
    volatile uint32_t PWRCMD;


    struct {
      volatile uint32_t WAKEREQ : 1;


      volatile uint32_t RESTART : 1;

            uint32_t : 30;
    } PWRCMD_b;
  } ;

  union {
    volatile uint32_t BSTATUS;

    struct {
      volatile uint32_t B2MSTATE : 3;
      volatile uint32_t SPISTATUS : 1;





      volatile uint32_t DCDCREQ : 1;



      volatile uint32_t DCDCFLAG : 1;


      volatile uint32_t WAKEUP : 1;


      volatile uint32_t BLEIRQ : 1;


      volatile uint32_t PWRST : 3;
      volatile uint32_t BLEHACK : 1;


      volatile uint32_t BLEHREQ : 1;




            uint32_t : 19;
    } BSTATUS_b;
  } ;
  volatile const uint32_t RESERVED5[64];

  union {
    volatile uint32_t BLEDBG;

    struct {
      volatile uint32_t DBGEN : 1;


      volatile uint32_t IOCLKON : 1;


      volatile uint32_t APBCLKON : 1;


      volatile uint32_t DBGDATA : 29;
    } BLEDBG_b;
  } ;
} BLEIF_Type;
# 1676 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/CMSIS/AmbiqMicro/Include/apollo3.h"
typedef struct {

  union {
    volatile uint32_t CACHECFG;

    struct {
      volatile uint32_t ENABLE : 1;


      volatile uint32_t LRU : 1;


      volatile uint32_t ENABLE_NC0 : 1;

      volatile uint32_t ENABLE_NC1 : 1;

      volatile uint32_t CONFIG : 4;
      volatile uint32_t ICACHE_ENABLE : 1;
      volatile uint32_t DCACHE_ENABLE : 1;
      volatile uint32_t CACHE_CLKGATE : 1;

      volatile uint32_t CACHE_LS : 1;


            uint32_t : 8;
      volatile uint32_t DATA_CLKGATE : 1;

            uint32_t : 3;
      volatile uint32_t ENABLE_MONITOR : 1;





            uint32_t : 7;
    } CACHECFG_b;
  } ;

  union {
    volatile uint32_t FLASHCFG;

    struct {
      volatile uint32_t RD_WAIT : 4;

      volatile uint32_t SEDELAY : 3;

            uint32_t : 1;
      volatile uint32_t LPM_RD_WAIT : 4;

      volatile uint32_t LPMMODE : 2;
            uint32_t : 18;
    } FLASHCFG_b;
  } ;

  union {
    volatile uint32_t CTRL;

    struct {
      volatile uint32_t INVALIDATE : 1;

      volatile uint32_t RESET_STAT : 1;



      volatile uint32_t CACHE_READY : 1;

            uint32_t : 1;
      volatile uint32_t FLASH0_SLM_STATUS : 1;

      volatile uint32_t FLASH0_SLM_DISABLE : 1;


      volatile uint32_t FLASH0_SLM_ENABLE : 1;


            uint32_t : 1;
      volatile uint32_t FLASH1_SLM_STATUS : 1;

      volatile uint32_t FLASH1_SLM_DISABLE : 1;


      volatile uint32_t FLASH1_SLM_ENABLE : 1;


            uint32_t : 21;
    } CTRL_b;
  } ;
  volatile const uint32_t RESERVED;

  union {
    volatile uint32_t NCR0START;

    struct {
            uint32_t : 4;
      volatile uint32_t ADDR : 23;
            uint32_t : 5;
    } NCR0START_b;
  } ;

  union {
    volatile uint32_t NCR0END;

    struct {
            uint32_t : 4;
      volatile uint32_t ADDR : 23;
            uint32_t : 5;
    } NCR0END_b;
  } ;

  union {
    volatile uint32_t NCR1START;

    struct {
            uint32_t : 4;
      volatile uint32_t ADDR : 23;
            uint32_t : 5;
    } NCR1START_b;
  } ;

  union {
    volatile uint32_t NCR1END;

    struct {
            uint32_t : 4;
      volatile uint32_t ADDR : 23;
            uint32_t : 5;
    } NCR1END_b;
  } ;
  volatile const uint32_t RESERVED1[8];

  union {
    volatile uint32_t DMON0;

    struct {
      volatile uint32_t DACCESS_COUNT : 32;

    } DMON0_b;
  } ;

  union {
    volatile uint32_t DMON1;

    struct {
      volatile uint32_t DLOOKUP_COUNT : 32;
    } DMON1_b;
  } ;

  union {
    volatile uint32_t DMON2;

    struct {
      volatile uint32_t DHIT_COUNT : 32;
    } DMON2_b;
  } ;

  union {
    volatile uint32_t DMON3;

    struct {
      volatile uint32_t DLINE_COUNT : 32;
    } DMON3_b;
  } ;

  union {
    volatile uint32_t IMON0;

    struct {
      volatile uint32_t IACCESS_COUNT : 32;
    } IMON0_b;
  } ;

  union {
    volatile uint32_t IMON1;

    struct {
      volatile uint32_t ILOOKUP_COUNT : 32;
    } IMON1_b;
  } ;

  union {
    volatile uint32_t IMON2;

    struct {
      volatile uint32_t IHIT_COUNT : 32;
    } IMON2_b;
  } ;

  union {
    volatile uint32_t IMON3;

    struct {
      volatile uint32_t ILINE_COUNT : 32;
    } IMON3_b;
  } ;
} CACHECTRL_Type;
# 1883 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/CMSIS/AmbiqMicro/Include/apollo3.h"
typedef struct {

  union {
    volatile uint32_t CALXT;
# 1899 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/CMSIS/AmbiqMicro/Include/apollo3.h"
    struct {
      volatile uint32_t CALXT : 11;







            uint32_t : 21;
    } CALXT_b;
  } ;

  union {
    volatile uint32_t CALRC;
# 1926 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/CMSIS/AmbiqMicro/Include/apollo3.h"
    struct {
      volatile uint32_t CALRC : 18;
# 1936 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/CMSIS/AmbiqMicro/Include/apollo3.h"
            uint32_t : 14;
    } CALRC_b;
  } ;

  union {
    volatile uint32_t ACALCTR;
# 1953 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/CMSIS/AmbiqMicro/Include/apollo3.h"
    struct {
      volatile uint32_t ACALCTR : 24;


            uint32_t : 8;
    } ACALCTR_b;
  } ;

  union {
    volatile uint32_t OCTRL;


    struct {
      volatile uint32_t STOPXT : 1;
      volatile uint32_t STOPRC : 1;
            uint32_t : 4;
      volatile uint32_t FOS : 1;

      volatile uint32_t OSEL : 1;
      volatile uint32_t ACAL : 3;




            uint32_t : 21;
    } OCTRL_b;
  } ;

  union {
    volatile uint32_t CLKOUT;


    struct {
      volatile uint32_t CKSEL : 6;
            uint32_t : 1;
      volatile uint32_t CKEN : 1;
            uint32_t : 24;
    } CLKOUT_b;
  } ;

  union {
    volatile uint32_t CLKKEY;




    struct {
      volatile uint32_t CLKKEY : 32;
    } CLKKEY_b;
  } ;

  union {
    volatile uint32_t CCTRL;



    struct {
      volatile uint32_t CORESEL : 1;
            uint32_t : 31;
    } CCTRL_b;
  } ;

  union {
    volatile uint32_t STATUS;


    struct {
      volatile uint32_t OMODE : 1;


      volatile uint32_t OSCF : 1;
            uint32_t : 30;
    } STATUS_b;
  } ;

  union {
    volatile uint32_t HFADJ;





    struct {
      volatile uint32_t HFADJEN : 1;
      volatile uint32_t HFADJCK : 3;
            uint32_t : 4;
      volatile uint32_t HFXTADJ : 12;
      volatile uint32_t HFWARMUP : 1;
      volatile uint32_t HFADJGAIN : 3;
            uint32_t : 8;
    } HFADJ_b;
  } ;
  volatile const uint32_t RESERVED;

  union {
    volatile uint32_t CLOCKENSTAT;


    struct {
      volatile uint32_t CLOCKENSTAT : 32;
    } CLOCKENSTAT_b;
  } ;

  union {
    volatile uint32_t CLOCKEN2STAT;

    struct {
      volatile uint32_t CLOCKEN2STAT : 32;
    } CLOCKEN2STAT_b;
  } ;

  union {
    volatile uint32_t CLOCKEN3STAT;

    struct {
      volatile uint32_t CLOCKEN3STAT : 32;
    } CLOCKEN3STAT_b;
  } ;

  union {
    volatile uint32_t FREQCTRL;


    struct {
      volatile uint32_t BURSTREQ : 1;
      volatile uint32_t BURSTACK : 1;


      volatile uint32_t BURSTSTATUS : 1;
            uint32_t : 29;
    } FREQCTRL_b;
  } ;
  volatile const uint32_t RESERVED1;

  union {
    volatile uint32_t BLEBUCKTONADJ;


    struct {
      volatile uint32_t TONLOWTHRESHOLD : 10;

      volatile uint32_t TONHIGHTHRESHOLD : 10;

      volatile uint32_t TONADJUSTPERIOD : 2;
      volatile uint32_t TONADJUSTEN : 1;
      volatile uint32_t ZEROLENDETECTTRIM : 4;
      volatile uint32_t ZEROLENDETECTEN : 1;
            uint32_t : 4;
    } BLEBUCKTONADJ_b;
  } ;
  volatile const uint32_t RESERVED2[48];

  union {
    volatile uint32_t INTRPTEN;


    struct {
      volatile uint32_t ACF : 1;
      volatile uint32_t ACC : 1;
      volatile uint32_t OF : 1;
            uint32_t : 29;
    } INTRPTEN_b;
  } ;

  union {
    volatile uint32_t INTRPTSTAT;


    struct {
      volatile uint32_t ACF : 1;
      volatile uint32_t ACC : 1;
      volatile uint32_t OF : 1;
            uint32_t : 29;
    } INTRPTSTAT_b;
  } ;

  union {
    volatile uint32_t INTRPTCLR;



    struct {
      volatile uint32_t ACF : 1;
      volatile uint32_t ACC : 1;
      volatile uint32_t OF : 1;
            uint32_t : 29;
    } INTRPTCLR_b;
  } ;

  union {
    volatile uint32_t INTRPTSET;



    struct {
      volatile uint32_t ACF : 1;
      volatile uint32_t ACC : 1;
      volatile uint32_t OF : 1;
            uint32_t : 29;
    } INTRPTSET_b;
  } ;
} CLKGEN_Type;
# 2167 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/CMSIS/AmbiqMicro/Include/apollo3.h"
typedef struct {

  union {
    volatile uint32_t TMR0;






    struct {
      volatile uint32_t CTTMRA0 : 16;
      volatile uint32_t CTTMRB0 : 16;
    } TMR0_b;
  } ;

  union {
    volatile uint32_t CMPRA0;


    struct {
      volatile uint32_t CMPR0A0 : 16;

      volatile uint32_t CMPR1A0 : 16;

    } CMPRA0_b;
  } ;

  union {
    volatile uint32_t CMPRB0;


    struct {
      volatile uint32_t CMPR0B0 : 16;

      volatile uint32_t CMPR1B0 : 16;

    } CMPRB0_b;
  } ;

  union {
    volatile uint32_t CTRL0;


    struct {
      volatile uint32_t TMRA0EN : 1;
      volatile uint32_t TMRA0CLK : 5;
      volatile uint32_t TMRA0FN : 3;
      volatile uint32_t TMRA0IE0 : 1;
      volatile uint32_t TMRA0IE1 : 1;
      volatile uint32_t TMRA0CLR : 1;
      volatile uint32_t TMRA0POL : 1;
            uint32_t : 3;
      volatile uint32_t TMRB0EN : 1;
      volatile uint32_t TMRB0CLK : 5;
      volatile uint32_t TMRB0FN : 3;
      volatile uint32_t TMRB0IE0 : 1;
      volatile uint32_t TMRB0IE1 : 1;
      volatile uint32_t TMRB0CLR : 1;
      volatile uint32_t TMRB0POL : 1;
            uint32_t : 2;
      volatile uint32_t CTLINK0 : 1;
    } CTRL0_b;
  } ;
  volatile const uint32_t RESERVED;

  union {
    volatile uint32_t CMPRAUXA0;



    struct {
      volatile uint32_t CMPR2A0 : 16;

      volatile uint32_t CMPR3A0 : 16;

    } CMPRAUXA0_b;
  } ;

  union {
    volatile uint32_t CMPRAUXB0;



    struct {
      volatile uint32_t CMPR2B0 : 16;

      volatile uint32_t CMPR3B0 : 16;

    } CMPRAUXB0_b;
  } ;

  union {
    volatile uint32_t AUX0;

    struct {
      volatile uint32_t TMRA0LMT : 7;
      volatile uint32_t TMRA0TRIG : 4;
      volatile uint32_t TMRA0NOSYNC : 1;
      volatile uint32_t TMRA0TINV : 1;
      volatile uint32_t TMRA0POL23 : 1;
      volatile uint32_t TMRA0EN23 : 1;
            uint32_t : 1;
      volatile uint32_t TMRB0LMT : 6;
            uint32_t : 1;
      volatile uint32_t TMRB0TRIG : 4;
      volatile uint32_t TMRB0NOSYNC : 1;
      volatile uint32_t TMRB0TINV : 1;
      volatile uint32_t TMRB0POL23 : 1;
      volatile uint32_t TMRB0EN23 : 1;
            uint32_t : 1;
    } AUX0_b;
  } ;

  union {
    volatile uint32_t TMR1;






    struct {
      volatile uint32_t CTTMRA1 : 16;
      volatile uint32_t CTTMRB1 : 16;
    } TMR1_b;
  } ;

  union {
    volatile uint32_t CMPRA1;


    struct {
      volatile uint32_t CMPR0A1 : 16;
      volatile uint32_t CMPR1A1 : 16;
    } CMPRA1_b;
  } ;

  union {
    volatile uint32_t CMPRB1;


    struct {
      volatile uint32_t CMPR0B1 : 16;
      volatile uint32_t CMPR1B1 : 16;
    } CMPRB1_b;
  } ;

  union {
    volatile uint32_t CTRL1;


    struct {
      volatile uint32_t TMRA1EN : 1;
      volatile uint32_t TMRA1CLK : 5;
      volatile uint32_t TMRA1FN : 3;
      volatile uint32_t TMRA1IE0 : 1;
      volatile uint32_t TMRA1IE1 : 1;
      volatile uint32_t TMRA1CLR : 1;
      volatile uint32_t TMRA1POL : 1;
            uint32_t : 3;
      volatile uint32_t TMRB1EN : 1;
      volatile uint32_t TMRB1CLK : 5;
      volatile uint32_t TMRB1FN : 3;
      volatile uint32_t TMRB1IE0 : 1;
      volatile uint32_t TMRB1IE1 : 1;
      volatile uint32_t TMRB1CLR : 1;
      volatile uint32_t TMRB1POL : 1;
            uint32_t : 2;
      volatile uint32_t CTLINK1 : 1;
    } CTRL1_b;
  } ;
  volatile const uint32_t RESERVED1;

  union {
    volatile uint32_t CMPRAUXA1;



    struct {
      volatile uint32_t CMPR2A1 : 16;

      volatile uint32_t CMPR3A1 : 16;

    } CMPRAUXA1_b;
  } ;

  union {
    volatile uint32_t CMPRAUXB1;



    struct {
      volatile uint32_t CMPR2B1 : 16;

      volatile uint32_t CMPR3B1 : 16;

    } CMPRAUXB1_b;
  } ;

  union {
    volatile uint32_t AUX1;

    struct {
      volatile uint32_t TMRA1LMT : 7;
      volatile uint32_t TMRA1TRIG : 4;
      volatile uint32_t TMRA1NOSYNC : 1;
      volatile uint32_t TMRA1TINV : 1;
      volatile uint32_t TMRA1POL23 : 1;
      volatile uint32_t TMRA1EN23 : 1;
            uint32_t : 1;
      volatile uint32_t TMRB1LMT : 6;
            uint32_t : 1;
      volatile uint32_t TMRB1TRIG : 4;
      volatile uint32_t TMRB1NOSYNC : 1;
      volatile uint32_t TMRB1TINV : 1;
      volatile uint32_t TMRB1POL23 : 1;
      volatile uint32_t TMRB1EN23 : 1;
            uint32_t : 1;
    } AUX1_b;
  } ;

  union {
    volatile uint32_t TMR2;






    struct {
      volatile uint32_t CTTMRA2 : 16;
      volatile uint32_t CTTMRB2 : 16;
    } TMR2_b;
  } ;

  union {
    volatile uint32_t CMPRA2;


    struct {
      volatile uint32_t CMPR0A2 : 16;
      volatile uint32_t CMPR1A2 : 16;
    } CMPRA2_b;
  } ;

  union {
    volatile uint32_t CMPRB2;


    struct {
      volatile uint32_t CMPR0B2 : 16;
      volatile uint32_t CMPR1B2 : 16;
    } CMPRB2_b;
  } ;

  union {
    volatile uint32_t CTRL2;


    struct {
      volatile uint32_t TMRA2EN : 1;
      volatile uint32_t TMRA2CLK : 5;
      volatile uint32_t TMRA2FN : 3;
      volatile uint32_t TMRA2IE0 : 1;
      volatile uint32_t TMRA2IE1 : 1;
      volatile uint32_t TMRA2CLR : 1;
      volatile uint32_t TMRA2POL : 1;
            uint32_t : 3;
      volatile uint32_t TMRB2EN : 1;
      volatile uint32_t TMRB2CLK : 5;
      volatile uint32_t TMRB2FN : 3;
      volatile uint32_t TMRB2IE0 : 1;
      volatile uint32_t TMRB2IE1 : 1;
      volatile uint32_t TMRB2CLR : 1;
      volatile uint32_t TMRB2POL : 1;
            uint32_t : 2;
      volatile uint32_t CTLINK2 : 1;
    } CTRL2_b;
  } ;
  volatile const uint32_t RESERVED2;

  union {
    volatile uint32_t CMPRAUXA2;

    struct {
      volatile uint32_t CMPR2A2 : 16;

      volatile uint32_t CMPR3A2 : 16;

    } CMPRAUXA2_b;
  } ;

  union {
    volatile uint32_t CMPRAUXB2;

    struct {
      volatile uint32_t CMPR2B2 : 16;

      volatile uint32_t CMPR3B2 : 16;

    } CMPRAUXB2_b;
  } ;

  union {
    volatile uint32_t AUX2;

    struct {
      volatile uint32_t TMRA2LMT : 7;
      volatile uint32_t TMRA2TRIG : 4;
      volatile uint32_t TMRA2NOSYNC : 1;
      volatile uint32_t TMRA2TINV : 1;
      volatile uint32_t TMRA2POL23 : 1;
      volatile uint32_t TMRA2EN23 : 1;
            uint32_t : 1;
      volatile uint32_t TMRB2LMT : 6;
            uint32_t : 1;
      volatile uint32_t TMRB2TRIG : 4;
      volatile uint32_t TMRB2NOSYNC : 1;
      volatile uint32_t TMRB2TINV : 1;
      volatile uint32_t TMRB2POL23 : 1;
      volatile uint32_t TMRB2EN23 : 1;
            uint32_t : 1;
    } AUX2_b;
  } ;

  union {
    volatile uint32_t TMR3;

    struct {
      volatile uint32_t CTTMRA3 : 16;
      volatile uint32_t CTTMRB3 : 16;
    } TMR3_b;
  } ;

  union {
    volatile uint32_t CMPRA3;


    struct {
      volatile uint32_t CMPR0A3 : 16;
      volatile uint32_t CMPR1A3 : 16;
    } CMPRA3_b;
  } ;

  union {
    volatile uint32_t CMPRB3;


    struct {
      volatile uint32_t CMPR0B3 : 16;
      volatile uint32_t CMPR1B3 : 16;
    } CMPRB3_b;
  } ;

  union {
    volatile uint32_t CTRL3;


    struct {
      volatile uint32_t TMRA3EN : 1;
      volatile uint32_t TMRA3CLK : 5;
      volatile uint32_t TMRA3FN : 3;
      volatile uint32_t TMRA3IE0 : 1;
      volatile uint32_t TMRA3IE1 : 1;
      volatile uint32_t TMRA3CLR : 1;
      volatile uint32_t TMRA3POL : 1;
            uint32_t : 2;
      volatile uint32_t ADCEN : 1;
      volatile uint32_t TMRB3EN : 1;
      volatile uint32_t TMRB3CLK : 5;
      volatile uint32_t TMRB3FN : 3;
      volatile uint32_t TMRB3IE0 : 1;
      volatile uint32_t TMRB3IE1 : 1;
      volatile uint32_t TMRB3CLR : 1;
      volatile uint32_t TMRB3POL : 1;
            uint32_t : 2;
      volatile uint32_t CTLINK3 : 1;
    } CTRL3_b;
  } ;
  volatile const uint32_t RESERVED3;

  union {
    volatile uint32_t CMPRAUXA3;

    struct {
      volatile uint32_t CMPR2A3 : 16;

      volatile uint32_t CMPR3A3 : 16;

    } CMPRAUXA3_b;
  } ;

  union {
    volatile uint32_t CMPRAUXB3;

    struct {
      volatile uint32_t CMPR2B3 : 16;

      volatile uint32_t CMPR3B3 : 16;

    } CMPRAUXB3_b;
  } ;

  union {
    volatile uint32_t AUX3;

    struct {
      volatile uint32_t TMRA3LMT : 7;
      volatile uint32_t TMRA3TRIG : 4;
      volatile uint32_t TMRA3NOSYNC : 1;
      volatile uint32_t TMRA3TINV : 1;
      volatile uint32_t TMRA3POL23 : 1;
      volatile uint32_t TMRA3EN23 : 1;
            uint32_t : 1;
      volatile uint32_t TMRB3LMT : 6;
            uint32_t : 1;
      volatile uint32_t TMRB3TRIG : 4;
      volatile uint32_t TMRB3NOSYNC : 1;
      volatile uint32_t TMRB3TINV : 1;
      volatile uint32_t TMRB3POL23 : 1;
      volatile uint32_t TMRB3EN23 : 1;
            uint32_t : 1;
    } AUX3_b;
  } ;

  union {
    volatile uint32_t TMR4;




    struct {
      volatile uint32_t CTTMRA4 : 16;
      volatile uint32_t CTTMRB4 : 16;
    } TMR4_b;
  } ;

  union {
    volatile uint32_t CMPRA4;

    struct {
      volatile uint32_t CMPR0A4 : 16;

      volatile uint32_t CMPR1A4 : 16;

    } CMPRA4_b;
  } ;

  union {
    volatile uint32_t CMPRB4;

    struct {
      volatile uint32_t CMPR0B4 : 16;

      volatile uint32_t CMPR1B4 : 16;

    } CMPRB4_b;
  } ;

  union {
    volatile uint32_t CTRL4;

    struct {
      volatile uint32_t TMRA4EN : 1;
      volatile uint32_t TMRA4CLK : 5;
      volatile uint32_t TMRA4FN : 3;
      volatile uint32_t TMRA4IE0 : 1;
      volatile uint32_t TMRA4IE1 : 1;
      volatile uint32_t TMRA4CLR : 1;
      volatile uint32_t TMRA4POL : 1;
            uint32_t : 3;
      volatile uint32_t TMRB4EN : 1;
      volatile uint32_t TMRB4CLK : 5;
      volatile uint32_t TMRB4FN : 3;
      volatile uint32_t TMRB4IE0 : 1;
      volatile uint32_t TMRB4IE1 : 1;
      volatile uint32_t TMRB4CLR : 1;
      volatile uint32_t TMRB4POL : 1;
            uint32_t : 2;
      volatile uint32_t CTLINK4 : 1;
    } CTRL4_b;
  } ;
  volatile const uint32_t RESERVED4;

  union {
    volatile uint32_t CMPRAUXA4;

    struct {
      volatile uint32_t CMPR2A4 : 16;

      volatile uint32_t CMPR3A4 : 16;

    } CMPRAUXA4_b;
  } ;

  union {
    volatile uint32_t CMPRAUXB4;

    struct {
      volatile uint32_t CMPR2B4 : 16;

      volatile uint32_t CMPR3B4 : 16;

    } CMPRAUXB4_b;
  } ;

  union {
    volatile uint32_t AUX4;

    struct {
      volatile uint32_t TMRA4LMT : 7;
      volatile uint32_t TMRA4TRIG : 4;
      volatile uint32_t TMRA4NOSYNC : 1;
      volatile uint32_t TMRA4TINV : 1;
      volatile uint32_t TMRA4POL23 : 1;
      volatile uint32_t TMRA4EN23 : 1;
            uint32_t : 1;
      volatile uint32_t TMRB4LMT : 6;
            uint32_t : 1;
      volatile uint32_t TMRB4TRIG : 4;
      volatile uint32_t TMRB4NOSYNC : 1;
      volatile uint32_t TMRB4TINV : 1;
      volatile uint32_t TMRB4POL23 : 1;
      volatile uint32_t TMRB4EN23 : 1;
            uint32_t : 1;
    } AUX4_b;
  } ;

  union {
    volatile uint32_t TMR5;




    struct {
      volatile uint32_t CTTMRA5 : 16;
      volatile uint32_t CTTMRB5 : 16;
    } TMR5_b;
  } ;

  union {
    volatile uint32_t CMPRA5;


    struct {
      volatile uint32_t CMPR0A5 : 16;
      volatile uint32_t CMPR1A5 : 16;
    } CMPRA5_b;
  } ;

  union {
    volatile uint32_t CMPRB5;


    struct {
      volatile uint32_t CMPR0B5 : 16;
      volatile uint32_t CMPR1B5 : 16;
    } CMPRB5_b;
  } ;

  union {
    volatile uint32_t CTRL5;

    struct {
      volatile uint32_t TMRA5EN : 1;
      volatile uint32_t TMRA5CLK : 5;
      volatile uint32_t TMRA5FN : 3;
      volatile uint32_t TMRA5IE0 : 1;
      volatile uint32_t TMRA5IE1 : 1;
      volatile uint32_t TMRA5CLR : 1;
      volatile uint32_t TMRA5POL : 1;
            uint32_t : 3;
      volatile uint32_t TMRB5EN : 1;
      volatile uint32_t TMRB5CLK : 5;
      volatile uint32_t TMRB5FN : 3;
      volatile uint32_t TMRB5IE0 : 1;
      volatile uint32_t TMRB5IE1 : 1;
      volatile uint32_t TMRB5CLR : 1;
      volatile uint32_t TMRB5POL : 1;
            uint32_t : 2;
      volatile uint32_t CTLINK5 : 1;
    } CTRL5_b;
  } ;
  volatile const uint32_t RESERVED5;

  union {
    volatile uint32_t CMPRAUXA5;

    struct {
      volatile uint32_t CMPR2A5 : 16;

      volatile uint32_t CMPR3A5 : 16;

    } CMPRAUXA5_b;
  } ;

  union {
    volatile uint32_t CMPRAUXB5;

    struct {
      volatile uint32_t CMPR2B5 : 16;

      volatile uint32_t CMPR3B5 : 16;

    } CMPRAUXB5_b;
  } ;

  union {
    volatile uint32_t AUX5;

    struct {
      volatile uint32_t TMRA5LMT : 7;
      volatile uint32_t TMRA5TRIG : 4;
      volatile uint32_t TMRA5NOSYNC : 1;
      volatile uint32_t TMRA5TINV : 1;
      volatile uint32_t TMRA5POL23 : 1;
      volatile uint32_t TMRA5EN23 : 1;
            uint32_t : 1;
      volatile uint32_t TMRB5LMT : 6;
            uint32_t : 1;
      volatile uint32_t TMRB5TRIG : 4;
      volatile uint32_t TMRB5NOSYNC : 1;
      volatile uint32_t TMRB5TINV : 1;
      volatile uint32_t TMRB5POL23 : 1;
      volatile uint32_t TMRB5EN23 : 1;
            uint32_t : 1;
    } AUX5_b;
  } ;

  union {
    volatile uint32_t TMR6;

    struct {
      volatile uint32_t CTTMRA6 : 16;
      volatile uint32_t CTTMRB6 : 16;
    } TMR6_b;
  } ;

  union {
    volatile uint32_t CMPRA6;


    struct {
      volatile uint32_t CMPR0A6 : 16;
      volatile uint32_t CMPR1A6 : 16;
    } CMPRA6_b;
  } ;

  union {
    volatile uint32_t CMPRB6;


    struct {
      volatile uint32_t CMPR0B6 : 16;
      volatile uint32_t CMPR1B6 : 16;
    } CMPRB6_b;
  } ;

  union {
    volatile uint32_t CTRL6;


    struct {
      volatile uint32_t TMRA6EN : 1;
      volatile uint32_t TMRA6CLK : 5;
      volatile uint32_t TMRA6FN : 3;
      volatile uint32_t TMRA6IE0 : 1;
      volatile uint32_t TMRA6IE1 : 1;
      volatile uint32_t TMRA6CLR : 1;
      volatile uint32_t TMRA6POL : 1;
            uint32_t : 3;
      volatile uint32_t TMRB6EN : 1;
      volatile uint32_t TMRB6CLK : 5;
      volatile uint32_t TMRB6FN : 3;
      volatile uint32_t TMRB6IE0 : 1;
      volatile uint32_t TMRB6IE1 : 1;
      volatile uint32_t TMRB6CLR : 1;
      volatile uint32_t TMRB6POL : 1;
            uint32_t : 2;
      volatile uint32_t CTLINK6 : 1;
    } CTRL6_b;
  } ;
  volatile const uint32_t RESERVED6;

  union {
    volatile uint32_t CMPRAUXA6;

    struct {
      volatile uint32_t CMPR2A6 : 16;

      volatile uint32_t CMPR3A6 : 16;

    } CMPRAUXA6_b;
  } ;

  union {
    volatile uint32_t CMPRAUXB6;

    struct {
      volatile uint32_t CMPR2B6 : 16;

      volatile uint32_t CMPR3B6 : 16;

    } CMPRAUXB6_b;
  } ;

  union {
    volatile uint32_t AUX6;

    struct {
      volatile uint32_t TMRA6LMT : 7;
      volatile uint32_t TMRA6TRIG : 4;
      volatile uint32_t TMRA6NOSYNC : 1;
      volatile uint32_t TMRA6TINV : 1;
      volatile uint32_t TMRA6POL23 : 1;
      volatile uint32_t TMRA6EN23 : 1;
            uint32_t : 1;
      volatile uint32_t TMRB6LMT : 6;
            uint32_t : 1;
      volatile uint32_t TMRB6TRIG : 4;
      volatile uint32_t TMRB6NOSYNC : 1;
      volatile uint32_t TMRB6TINV : 1;
      volatile uint32_t TMRB6POL23 : 1;
      volatile uint32_t TMRB6EN23 : 1;
            uint32_t : 1;
    } AUX6_b;
  } ;

  union {
    volatile uint32_t TMR7;

    struct {
      volatile uint32_t CTTMRA7 : 16;
      volatile uint32_t CTTMRB7 : 16;
    } TMR7_b;
  } ;

  union {
    volatile uint32_t CMPRA7;


    struct {
      volatile uint32_t CMPR0A7 : 16;
      volatile uint32_t CMPR1A7 : 16;
    } CMPRA7_b;
  } ;

  union {
    volatile uint32_t CMPRB7;


    struct {
      volatile uint32_t CMPR0B7 : 16;
      volatile uint32_t CMPR1B7 : 16;
    } CMPRB7_b;
  } ;

  union {
    volatile uint32_t CTRL7;


    struct {
      volatile uint32_t TMRA7EN : 1;
      volatile uint32_t TMRA7CLK : 5;
      volatile uint32_t TMRA7FN : 3;
      volatile uint32_t TMRA7IE0 : 1;
      volatile uint32_t TMRA7IE1 : 1;
      volatile uint32_t TMRA7CLR : 1;
      volatile uint32_t TMRA7POL : 1;
            uint32_t : 3;
      volatile uint32_t TMRB7EN : 1;
      volatile uint32_t TMRB7CLK : 5;
      volatile uint32_t TMRB7FN : 3;
      volatile uint32_t TMRB7IE0 : 1;
      volatile uint32_t TMRB7IE1 : 1;
      volatile uint32_t TMRB7CLR : 1;
      volatile uint32_t TMRB7POL : 1;
            uint32_t : 2;
      volatile uint32_t CTLINK7 : 1;
    } CTRL7_b;
  } ;
  volatile const uint32_t RESERVED7;

  union {
    volatile uint32_t CMPRAUXA7;

    struct {
      volatile uint32_t CMPR2A7 : 16;

      volatile uint32_t CMPR3A7 : 16;

    } CMPRAUXA7_b;
  } ;

  union {
    volatile uint32_t CMPRAUXB7;

    struct {
      volatile uint32_t CMPR2B7 : 16;

      volatile uint32_t CMPR3B7 : 16;

    } CMPRAUXB7_b;
  } ;

  union {
    volatile uint32_t AUX7;

    struct {
      volatile uint32_t TMRA7LMT : 7;
      volatile uint32_t TMRA7TRIG : 4;
      volatile uint32_t TMRA7NOSYNC : 1;
      volatile uint32_t TMRA7TINV : 1;
      volatile uint32_t TMRA7POL23 : 1;
      volatile uint32_t TMRA7EN23 : 1;
            uint32_t : 1;
      volatile uint32_t TMRB7LMT : 6;
            uint32_t : 1;
      volatile uint32_t TMRB7TRIG : 4;
      volatile uint32_t TMRB7NOSYNC : 1;
      volatile uint32_t TMRB7TINV : 1;
      volatile uint32_t TMRB7POL23 : 1;
      volatile uint32_t TMRB7EN23 : 1;
            uint32_t : 1;
    } AUX7_b;
  } ;

  union {
    volatile uint32_t GLOBEN;

    struct {
      volatile uint32_t ENA0 : 1;
      volatile uint32_t ENB0 : 1;
      volatile uint32_t ENA1 : 1;
      volatile uint32_t ENB1 : 1;
      volatile uint32_t ENA2 : 1;
      volatile uint32_t ENB2 : 1;
      volatile uint32_t ENA3 : 1;
      volatile uint32_t ENB3 : 1;
      volatile uint32_t ENA4 : 1;
      volatile uint32_t ENB4 : 1;
      volatile uint32_t ENA5 : 1;
      volatile uint32_t ENB5 : 1;
      volatile uint32_t ENA6 : 1;
      volatile uint32_t ENB6 : 1;
      volatile uint32_t ENA7 : 1;
      volatile uint32_t ENB7 : 1;
            uint32_t : 16;
    } GLOBEN_b;
  } ;

  union {
    volatile uint32_t OUTCFG0;

    struct {
      volatile uint32_t CFG0 : 3;
      volatile uint32_t CFG1 : 3;
      volatile uint32_t CFG2 : 3;
      volatile uint32_t CFG3 : 3;
      volatile uint32_t CFG4 : 3;
            uint32_t : 1;
      volatile uint32_t CFG5 : 3;
      volatile uint32_t CFG6 : 3;
      volatile uint32_t CFG7 : 3;
      volatile uint32_t CFG8 : 3;
      volatile uint32_t CFG9 : 3;
            uint32_t : 1;
    } OUTCFG0_b;
  } ;

  union {
    volatile uint32_t OUTCFG1;

    struct {
      volatile uint32_t CFG10 : 3;
      volatile uint32_t CFG11 : 3;
      volatile uint32_t CFG12 : 3;
      volatile uint32_t CFG13 : 3;
      volatile uint32_t CFG14 : 3;
            uint32_t : 1;
      volatile uint32_t CFG15 : 3;
      volatile uint32_t CFG16 : 3;
      volatile uint32_t CFG17 : 3;
      volatile uint32_t CFG18 : 3;
      volatile uint32_t CFG19 : 3;
            uint32_t : 1;
    } OUTCFG1_b;
  } ;

  union {
    volatile uint32_t OUTCFG2;

    struct {
      volatile uint32_t CFG20 : 3;
      volatile uint32_t CFG21 : 3;
      volatile uint32_t CFG22 : 3;
      volatile uint32_t CFG23 : 3;
      volatile uint32_t CFG24 : 3;
            uint32_t : 1;
      volatile uint32_t CFG25 : 3;
      volatile uint32_t CFG26 : 3;
      volatile uint32_t CFG27 : 3;
      volatile uint32_t CFG28 : 3;
      volatile uint32_t CFG29 : 3;
            uint32_t : 1;
    } OUTCFG2_b;
  } ;
  volatile const uint32_t RESERVED8;

  union {
    volatile uint32_t OUTCFG3;

    struct {
      volatile uint32_t CFG30 : 3;
      volatile uint32_t CFG31 : 3;
            uint32_t : 26;
    } OUTCFG3_b;
  } ;

  union {
    volatile uint32_t INCFG;

    struct {
      volatile uint32_t CFGA0 : 1;
      volatile uint32_t CFGB0 : 1;
      volatile uint32_t CFGA1 : 1;
      volatile uint32_t CFGB1 : 1;
      volatile uint32_t CFGA2 : 1;
      volatile uint32_t CFGB2 : 1;
      volatile uint32_t CFGA3 : 1;
      volatile uint32_t CFGB3 : 1;
      volatile uint32_t CFGA4 : 1;
      volatile uint32_t CFGB4 : 1;
      volatile uint32_t CFGA5 : 1;
      volatile uint32_t CFGB5 : 1;
      volatile uint32_t CFGA6 : 1;
      volatile uint32_t CFGB6 : 1;
      volatile uint32_t CFGA7 : 1;
      volatile uint32_t CFGB7 : 1;
            uint32_t : 16;
    } INCFG_b;
  } ;
  volatile const uint32_t RESERVED9[9];

  union {
    volatile uint32_t STCFG;



    struct {
      volatile uint32_t CLKSEL : 4;

            uint32_t : 4;
      volatile uint32_t COMPARE_A_EN : 1;


      volatile uint32_t COMPARE_B_EN : 1;


      volatile uint32_t COMPARE_C_EN : 1;


      volatile uint32_t COMPARE_D_EN : 1;


      volatile uint32_t COMPARE_E_EN : 1;


      volatile uint32_t COMPARE_F_EN : 1;


      volatile uint32_t COMPARE_G_EN : 1;


      volatile uint32_t COMPARE_H_EN : 1;


            uint32_t : 14;
      volatile uint32_t CLEAR : 1;



      volatile uint32_t FREEZE : 1;


    } STCFG_b;
  } ;

  union {
    volatile uint32_t STTMR;
# 3169 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/CMSIS/AmbiqMicro/Include/apollo3.h"
    struct {
      volatile uint32_t STTMR : 32;
    } STTMR_b;
  } ;

  union {
    volatile uint32_t CAPTURECONTROL;







    struct {
      volatile uint32_t CAPTURE0 : 1;

      volatile uint32_t CAPTURE1 : 1;

      volatile uint32_t CAPTURE2 : 1;

      volatile uint32_t CAPTURE3 : 1;

            uint32_t : 28;
    } CAPTURECONTROL_b;
  } ;
  volatile const uint32_t RESERVED10;

  union {
    volatile uint32_t SCMPR0;
# 3211 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/CMSIS/AmbiqMicro/Include/apollo3.h"
    struct {
      volatile uint32_t SCMPR0 : 32;


    } SCMPR0_b;
  } ;

  union {
    volatile uint32_t SCMPR1;
# 3232 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/CMSIS/AmbiqMicro/Include/apollo3.h"
    struct {
      volatile uint32_t SCMPR1 : 32;


    } SCMPR1_b;
  } ;

  union {
    volatile uint32_t SCMPR2;
# 3253 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/CMSIS/AmbiqMicro/Include/apollo3.h"
    struct {
      volatile uint32_t SCMPR2 : 32;


    } SCMPR2_b;
  } ;

  union {
    volatile uint32_t SCMPR3;
# 3274 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/CMSIS/AmbiqMicro/Include/apollo3.h"
    struct {
      volatile uint32_t SCMPR3 : 32;


    } SCMPR3_b;
  } ;

  union {
    volatile uint32_t SCMPR4;
# 3295 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/CMSIS/AmbiqMicro/Include/apollo3.h"
    struct {
      volatile uint32_t SCMPR4 : 32;


    } SCMPR4_b;
  } ;

  union {
    volatile uint32_t SCMPR5;
# 3316 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/CMSIS/AmbiqMicro/Include/apollo3.h"
    struct {
      volatile uint32_t SCMPR5 : 32;


    } SCMPR5_b;
  } ;

  union {
    volatile uint32_t SCMPR6;
# 3337 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/CMSIS/AmbiqMicro/Include/apollo3.h"
    struct {
      volatile uint32_t SCMPR6 : 32;


    } SCMPR6_b;
  } ;

  union {
    volatile uint32_t SCMPR7;
# 3358 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/CMSIS/AmbiqMicro/Include/apollo3.h"
    struct {
      volatile uint32_t SCMPR7 : 32;


    } SCMPR7_b;
  } ;
  volatile const uint32_t RESERVED11[28];

  union {
    volatile uint32_t SCAPT0;




    struct {
      volatile uint32_t SCAPT0 : 32;


    } SCAPT0_b;
  } ;

  union {
    volatile uint32_t SCAPT1;




    struct {
      volatile uint32_t SCAPT1 : 32;


    } SCAPT1_b;
  } ;

  union {
    volatile uint32_t SCAPT2;




    struct {
      volatile uint32_t SCAPT2 : 32;


    } SCAPT2_b;
  } ;

  union {
    volatile uint32_t SCAPT3;




    struct {
      volatile uint32_t SCAPT3 : 32;


    } SCAPT3_b;
  } ;

  union {
    volatile uint32_t SNVR0;






    struct {
      volatile uint32_t SNVR0 : 32;
    } SNVR0_b;
  } ;

  union {
    volatile uint32_t SNVR1;






    struct {
      volatile uint32_t SNVR1 : 32;
    } SNVR1_b;
  } ;

  union {
    volatile uint32_t SNVR2;






    struct {
      volatile uint32_t SNVR2 : 32;
    } SNVR2_b;
  } ;

  union {
    volatile uint32_t SNVR3;






    struct {
      volatile uint32_t SNVR3 : 32;
    } SNVR3_b;
  } ;

  union {
    volatile uint32_t INTEN;


    struct {
      volatile uint32_t CTMRA0C0INT : 1;
      volatile uint32_t CTMRB0C0INT : 1;
      volatile uint32_t CTMRA1C0INT : 1;
      volatile uint32_t CTMRB1C0INT : 1;
      volatile uint32_t CTMRA2C0INT : 1;
      volatile uint32_t CTMRB2C0INT : 1;
      volatile uint32_t CTMRA3C0INT : 1;
      volatile uint32_t CTMRB3C0INT : 1;
      volatile uint32_t CTMRA4C0INT : 1;
      volatile uint32_t CTMRB4C0INT : 1;
      volatile uint32_t CTMRA5C0INT : 1;
      volatile uint32_t CTMRB5C0INT : 1;
      volatile uint32_t CTMRA6C0INT : 1;
      volatile uint32_t CTMRB6C0INT : 1;
      volatile uint32_t CTMRA7C0INT : 1;
      volatile uint32_t CTMRB7C0INT : 1;
      volatile uint32_t CTMRA0C1INT : 1;
      volatile uint32_t CTMRB0C1INT : 1;
      volatile uint32_t CTMRA1C1INT : 1;
      volatile uint32_t CTMRB1C1INT : 1;
      volatile uint32_t CTMRA2C1INT : 1;
      volatile uint32_t CTMRB2C1INT : 1;
      volatile uint32_t CTMRA3C1INT : 1;
      volatile uint32_t CTMRB3C1INT : 1;
      volatile uint32_t CTMRA4C1INT : 1;
      volatile uint32_t CTMRB4C1INT : 1;
      volatile uint32_t CTMRA5C1INT : 1;
      volatile uint32_t CTMRB5C1INT : 1;
      volatile uint32_t CTMRA6C1INT : 1;
      volatile uint32_t CTMRB6C1INT : 1;
      volatile uint32_t CTMRA7C1INT : 1;
      volatile uint32_t CTMRB7C1INT : 1;
    } INTEN_b;
  } ;

  union {
    volatile uint32_t INTSTAT;


    struct {
      volatile uint32_t CTMRA0C0INT : 1;
      volatile uint32_t CTMRB0C0INT : 1;
      volatile uint32_t CTMRA1C0INT : 1;
      volatile uint32_t CTMRB1C0INT : 1;
      volatile uint32_t CTMRA2C0INT : 1;
      volatile uint32_t CTMRB2C0INT : 1;
      volatile uint32_t CTMRA3C0INT : 1;
      volatile uint32_t CTMRB3C0INT : 1;
      volatile uint32_t CTMRA4C0INT : 1;
      volatile uint32_t CTMRB4C0INT : 1;
      volatile uint32_t CTMRA5C0INT : 1;
      volatile uint32_t CTMRB5C0INT : 1;
      volatile uint32_t CTMRA6C0INT : 1;
      volatile uint32_t CTMRB6C0INT : 1;
      volatile uint32_t CTMRA7C0INT : 1;
      volatile uint32_t CTMRB7C0INT : 1;
      volatile uint32_t CTMRA0C1INT : 1;
      volatile uint32_t CTMRB0C1INT : 1;
      volatile uint32_t CTMRA1C1INT : 1;
      volatile uint32_t CTMRB1C1INT : 1;
      volatile uint32_t CTMRA2C1INT : 1;
      volatile uint32_t CTMRB2C1INT : 1;
      volatile uint32_t CTMRA3C1INT : 1;
      volatile uint32_t CTMRB3C1INT : 1;
      volatile uint32_t CTMRA4C1INT : 1;
      volatile uint32_t CTMRB4C1INT : 1;
      volatile uint32_t CTMRA5C1INT : 1;
      volatile uint32_t CTMRB5C1INT : 1;
      volatile uint32_t CTMRA6C1INT : 1;
      volatile uint32_t CTMRB6C1INT : 1;
      volatile uint32_t CTMRA7C1INT : 1;
      volatile uint32_t CTMRB7C1INT : 1;
    } INTSTAT_b;
  } ;

  union {
    volatile uint32_t INTCLR;



    struct {
      volatile uint32_t CTMRA0C0INT : 1;
      volatile uint32_t CTMRB0C0INT : 1;
      volatile uint32_t CTMRA1C0INT : 1;
      volatile uint32_t CTMRB1C0INT : 1;
      volatile uint32_t CTMRA2C0INT : 1;
      volatile uint32_t CTMRB2C0INT : 1;
      volatile uint32_t CTMRA3C0INT : 1;
      volatile uint32_t CTMRB3C0INT : 1;
      volatile uint32_t CTMRA4C0INT : 1;
      volatile uint32_t CTMRB4C0INT : 1;
      volatile uint32_t CTMRA5C0INT : 1;
      volatile uint32_t CTMRB5C0INT : 1;
      volatile uint32_t CTMRA6C0INT : 1;
      volatile uint32_t CTMRB6C0INT : 1;
      volatile uint32_t CTMRA7C0INT : 1;
      volatile uint32_t CTMRB7C0INT : 1;
      volatile uint32_t CTMRA0C1INT : 1;
      volatile uint32_t CTMRB0C1INT : 1;
      volatile uint32_t CTMRA1C1INT : 1;
      volatile uint32_t CTMRB1C1INT : 1;
      volatile uint32_t CTMRA2C1INT : 1;
      volatile uint32_t CTMRB2C1INT : 1;
      volatile uint32_t CTMRA3C1INT : 1;
      volatile uint32_t CTMRB3C1INT : 1;
      volatile uint32_t CTMRA4C1INT : 1;
      volatile uint32_t CTMRB4C1INT : 1;
      volatile uint32_t CTMRA5C1INT : 1;
      volatile uint32_t CTMRB5C1INT : 1;
      volatile uint32_t CTMRA6C1INT : 1;
      volatile uint32_t CTMRB6C1INT : 1;
      volatile uint32_t CTMRA7C1INT : 1;
      volatile uint32_t CTMRB7C1INT : 1;
    } INTCLR_b;
  } ;

  union {
    volatile uint32_t INTSET;



    struct {
      volatile uint32_t CTMRA0C0INT : 1;
      volatile uint32_t CTMRB0C0INT : 1;
      volatile uint32_t CTMRA1C0INT : 1;
      volatile uint32_t CTMRB1C0INT : 1;
      volatile uint32_t CTMRA2C0INT : 1;
      volatile uint32_t CTMRB2C0INT : 1;
      volatile uint32_t CTMRA3C0INT : 1;
      volatile uint32_t CTMRB3C0INT : 1;
      volatile uint32_t CTMRA4C0INT : 1;
      volatile uint32_t CTMRB4C0INT : 1;
      volatile uint32_t CTMRA5C0INT : 1;
      volatile uint32_t CTMRB5C0INT : 1;
      volatile uint32_t CTMRA6C0INT : 1;
      volatile uint32_t CTMRB6C0INT : 1;
      volatile uint32_t CTMRA7C0INT : 1;
      volatile uint32_t CTMRB7C0INT : 1;
      volatile uint32_t CTMRA0C1INT : 1;
      volatile uint32_t CTMRB0C1INT : 1;
      volatile uint32_t CTMRA1C1INT : 1;
      volatile uint32_t CTMRB1C1INT : 1;
      volatile uint32_t CTMRA2C1INT : 1;
      volatile uint32_t CTMRB2C1INT : 1;
      volatile uint32_t CTMRA3C1INT : 1;
      volatile uint32_t CTMRB3C1INT : 1;
      volatile uint32_t CTMRA4C1INT : 1;
      volatile uint32_t CTMRB4C1INT : 1;
      volatile uint32_t CTMRA5C1INT : 1;
      volatile uint32_t CTMRB5C1INT : 1;
      volatile uint32_t CTMRA6C1INT : 1;
      volatile uint32_t CTMRB6C1INT : 1;
      volatile uint32_t CTMRA7C1INT : 1;
      volatile uint32_t CTMRB7C1INT : 1;
    } INTSET_b;
  } ;
  volatile const uint32_t RESERVED12[60];

  union {
    volatile uint32_t STMINTEN;


    struct {
      volatile uint32_t COMPAREA : 1;

      volatile uint32_t COMPAREB : 1;

      volatile uint32_t COMPAREC : 1;

      volatile uint32_t COMPARED : 1;

      volatile uint32_t COMPAREE : 1;

      volatile uint32_t COMPAREF : 1;

      volatile uint32_t COMPAREG : 1;

      volatile uint32_t COMPAREH : 1;

      volatile uint32_t _OVERFLOW : 1;
      volatile uint32_t CAPTUREA : 1;
      volatile uint32_t CAPTUREB : 1;
      volatile uint32_t CAPTUREC : 1;
      volatile uint32_t CAPTURED : 1;
            uint32_t : 19;
    } STMINTEN_b;
  } ;

  union {
    volatile uint32_t STMINTSTAT;


    struct {
      volatile uint32_t COMPAREA : 1;

      volatile uint32_t COMPAREB : 1;

      volatile uint32_t COMPAREC : 1;

      volatile uint32_t COMPARED : 1;

      volatile uint32_t COMPAREE : 1;

      volatile uint32_t COMPAREF : 1;

      volatile uint32_t COMPAREG : 1;

      volatile uint32_t COMPAREH : 1;

      volatile uint32_t _OVERFLOW : 1;
      volatile uint32_t CAPTUREA : 1;
      volatile uint32_t CAPTUREB : 1;
      volatile uint32_t CAPTUREC : 1;
      volatile uint32_t CAPTURED : 1;
            uint32_t : 19;
    } STMINTSTAT_b;
  } ;

  union {
    volatile uint32_t STMINTCLR;



    struct {
      volatile uint32_t COMPAREA : 1;

      volatile uint32_t COMPAREB : 1;

      volatile uint32_t COMPAREC : 1;

      volatile uint32_t COMPARED : 1;

      volatile uint32_t COMPAREE : 1;

      volatile uint32_t COMPAREF : 1;

      volatile uint32_t COMPAREG : 1;

      volatile uint32_t COMPAREH : 1;

      volatile uint32_t _OVERFLOW : 1;
      volatile uint32_t CAPTUREA : 1;
      volatile uint32_t CAPTUREB : 1;
      volatile uint32_t CAPTUREC : 1;
      volatile uint32_t CAPTURED : 1;
            uint32_t : 19;
    } STMINTCLR_b;
  } ;

  union {
    volatile uint32_t STMINTSET;



    struct {
      volatile uint32_t COMPAREA : 1;

      volatile uint32_t COMPAREB : 1;

      volatile uint32_t COMPAREC : 1;

      volatile uint32_t COMPARED : 1;

      volatile uint32_t COMPAREE : 1;

      volatile uint32_t COMPAREF : 1;

      volatile uint32_t COMPAREG : 1;

      volatile uint32_t COMPAREH : 1;

      volatile uint32_t _OVERFLOW : 1;
      volatile uint32_t CAPTUREA : 1;
      volatile uint32_t CAPTUREB : 1;
      volatile uint32_t CAPTUREC : 1;
      volatile uint32_t CAPTURED : 1;
            uint32_t : 19;
    } STMINTSET_b;
  } ;
} CTIMER_Type;
# 3767 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/CMSIS/AmbiqMicro/Include/apollo3.h"
typedef struct {

  union {
    volatile uint32_t PADREGA;




    struct {
      volatile uint32_t PAD0PULL : 1;
      volatile uint32_t PAD0INPEN : 1;
      volatile uint32_t PAD0STRNG : 1;
      volatile uint32_t PAD0FNCSEL : 3;
      volatile uint32_t PAD0RSEL : 2;
      volatile uint32_t PAD1PULL : 1;
      volatile uint32_t PAD1INPEN : 1;
      volatile uint32_t PAD1STRNG : 1;
      volatile uint32_t PAD1FNCSEL : 3;
      volatile uint32_t PAD1RSEL : 2;
      volatile uint32_t PAD2PULL : 1;
      volatile uint32_t PAD2INPEN : 1;
      volatile uint32_t PAD2STRNG : 1;
      volatile uint32_t PAD2FNCSEL : 3;
            uint32_t : 2;
      volatile uint32_t PAD3PULL : 1;
      volatile uint32_t PAD3INPEN : 1;
      volatile uint32_t PAD3STRNG : 1;
      volatile uint32_t PAD3FNCSEL : 3;
      volatile uint32_t PAD3PWRUP : 1;
            uint32_t : 1;
    } PADREGA_b;
  } ;

  union {
    volatile uint32_t PADREGB;




    struct {
      volatile uint32_t PAD4PULL : 1;
      volatile uint32_t PAD4INPEN : 1;
      volatile uint32_t PAD4STRNG : 1;
      volatile uint32_t PAD4FNCSEL : 3;
            uint32_t : 2;
      volatile uint32_t PAD5PULL : 1;
      volatile uint32_t PAD5INPEN : 1;
      volatile uint32_t PAD5STRNG : 1;
      volatile uint32_t PAD5FNCSEL : 3;
      volatile uint32_t PAD5RSEL : 2;
      volatile uint32_t PAD6PULL : 1;
      volatile uint32_t PAD6INPEN : 1;
      volatile uint32_t PAD6STRNG : 1;
      volatile uint32_t PAD6FNCSEL : 3;
      volatile uint32_t PAD6RSEL : 2;
      volatile uint32_t PAD7PULL : 1;
      volatile uint32_t PAD7INPEN : 1;
      volatile uint32_t PAD7STRNG : 1;
      volatile uint32_t PAD7FNCSEL : 3;
            uint32_t : 2;
    } PADREGB_b;
  } ;

  union {
    volatile uint32_t PADREGC;




    struct {
      volatile uint32_t PAD8PULL : 1;
      volatile uint32_t PAD8INPEN : 1;
      volatile uint32_t PAD8STRNG : 1;
      volatile uint32_t PAD8FNCSEL : 3;
      volatile uint32_t PAD8RSEL : 2;
      volatile uint32_t PAD9PULL : 1;
      volatile uint32_t PAD9INPEN : 1;
      volatile uint32_t PAD9STRNG : 1;
      volatile uint32_t PAD9FNCSEL : 3;
      volatile uint32_t PAD9RSEL : 2;
      volatile uint32_t PAD10PULL : 1;
      volatile uint32_t PAD10INPEN : 1;
      volatile uint32_t PAD10STRNG : 1;
      volatile uint32_t PAD10FNCSEL : 3;
            uint32_t : 2;
      volatile uint32_t PAD11PULL : 1;
      volatile uint32_t PAD11INPEN : 1;
      volatile uint32_t PAD11STRNG : 1;
      volatile uint32_t PAD11FNCSEL : 3;
            uint32_t : 2;
    } PADREGC_b;
  } ;

  union {
    volatile uint32_t PADREGD;




    struct {
      volatile uint32_t PAD12PULL : 1;
      volatile uint32_t PAD12INPEN : 1;
      volatile uint32_t PAD12STRNG : 1;
      volatile uint32_t PAD12FNCSEL : 3;
            uint32_t : 2;
      volatile uint32_t PAD13PULL : 1;
      volatile uint32_t PAD13INPEN : 1;
      volatile uint32_t PAD13STRNG : 1;
      volatile uint32_t PAD13FNCSEL : 3;
            uint32_t : 2;
      volatile uint32_t PAD14PULL : 1;
      volatile uint32_t PAD14INPEN : 1;
      volatile uint32_t PAD14STRNG : 1;
      volatile uint32_t PAD14FNCSEL : 3;
            uint32_t : 2;
      volatile uint32_t PAD15PULL : 1;
      volatile uint32_t PAD15INPEN : 1;
      volatile uint32_t PAD15STRNG : 1;
      volatile uint32_t PAD15FNCSEL : 3;
            uint32_t : 2;
    } PADREGD_b;
  } ;

  union {
    volatile uint32_t PADREGE;




    struct {
      volatile uint32_t PAD16PULL : 1;
      volatile uint32_t PAD16INPEN : 1;
      volatile uint32_t PAD16STRNG : 1;
      volatile uint32_t PAD16FNCSEL : 3;
            uint32_t : 2;
      volatile uint32_t PAD17PULL : 1;
      volatile uint32_t PAD17INPEN : 1;
      volatile uint32_t PAD17STRNG : 1;
      volatile uint32_t PAD17FNCSEL : 3;
            uint32_t : 2;
      volatile uint32_t PAD18PULL : 1;
      volatile uint32_t PAD18INPEN : 1;
      volatile uint32_t PAD18STRNG : 1;
      volatile uint32_t PAD18FNCSEL : 3;
            uint32_t : 2;
      volatile uint32_t PAD19PULL : 1;
      volatile uint32_t PAD19INPEN : 1;
      volatile uint32_t PAD19STRNG : 1;
      volatile uint32_t PAD19FNCSEL : 3;
            uint32_t : 2;
    } PADREGE_b;
  } ;

  union {
    volatile uint32_t PADREGF;




    struct {
      volatile uint32_t PAD20PULL : 1;
      volatile uint32_t PAD20INPEN : 1;
      volatile uint32_t PAD20STRNG : 1;
      volatile uint32_t PAD20FNCSEL : 3;
            uint32_t : 2;
      volatile uint32_t PAD21PULL : 1;
      volatile uint32_t PAD21INPEN : 1;
      volatile uint32_t PAD21STRNG : 1;
      volatile uint32_t PAD21FNCSEL : 3;
            uint32_t : 2;
      volatile uint32_t PAD22PULL : 1;
      volatile uint32_t PAD22INPEN : 1;
      volatile uint32_t PAD22STRNG : 1;
      volatile uint32_t PAD22FNCSEL : 3;
            uint32_t : 2;
      volatile uint32_t PAD23PULL : 1;
      volatile uint32_t PAD23INPEN : 1;
      volatile uint32_t PAD23STRNG : 1;
      volatile uint32_t PAD23FNCSEL : 3;
            uint32_t : 2;
    } PADREGF_b;
  } ;

  union {
    volatile uint32_t PADREGG;




    struct {
      volatile uint32_t PAD24PULL : 1;
      volatile uint32_t PAD24INPEN : 1;
      volatile uint32_t PAD24STRNG : 1;
      volatile uint32_t PAD24FNCSEL : 3;
            uint32_t : 2;
      volatile uint32_t PAD25PULL : 1;
      volatile uint32_t PAD25INPEN : 1;
      volatile uint32_t PAD25STRNG : 1;
      volatile uint32_t PAD25FNCSEL : 3;
      volatile uint32_t PAD25RSEL : 2;
      volatile uint32_t PAD26PULL : 1;
      volatile uint32_t PAD26INPEN : 1;
      volatile uint32_t PAD26STRNG : 1;
      volatile uint32_t PAD26FNCSEL : 3;
            uint32_t : 2;
      volatile uint32_t PAD27PULL : 1;
      volatile uint32_t PAD27INPEN : 1;
      volatile uint32_t PAD27STRNG : 1;
      volatile uint32_t PAD27FNCSEL : 3;
      volatile uint32_t PAD27RSEL : 2;
    } PADREGG_b;
  } ;

  union {
    volatile uint32_t PADREGH;




    struct {
      volatile uint32_t PAD28PULL : 1;
      volatile uint32_t PAD28INPEN : 1;
      volatile uint32_t PAD28STRNG : 1;
      volatile uint32_t PAD28FNCSEL : 3;
            uint32_t : 2;
      volatile uint32_t PAD29PULL : 1;
      volatile uint32_t PAD29INPEN : 1;
      volatile uint32_t PAD29STRNG : 1;
      volatile uint32_t PAD29FNCSEL : 3;
            uint32_t : 2;
      volatile uint32_t PAD30PULL : 1;
      volatile uint32_t PAD30INPEN : 1;
      volatile uint32_t PAD30STRNG : 1;
      volatile uint32_t PAD30FNCSEL : 3;
            uint32_t : 2;
      volatile uint32_t PAD31PULL : 1;
      volatile uint32_t PAD31INPEN : 1;
      volatile uint32_t PAD31STRNG : 1;
      volatile uint32_t PAD31FNCSEL : 3;
            uint32_t : 2;
    } PADREGH_b;
  } ;

  union {
    volatile uint32_t PADREGI;




    struct {
      volatile uint32_t PAD32PULL : 1;
      volatile uint32_t PAD32INPEN : 1;
      volatile uint32_t PAD32STRNG : 1;
      volatile uint32_t PAD32FNCSEL : 3;
            uint32_t : 2;
      volatile uint32_t PAD33PULL : 1;
      volatile uint32_t PAD33INPEN : 1;
      volatile uint32_t PAD33STRNG : 1;
      volatile uint32_t PAD33FNCSEL : 3;
            uint32_t : 2;
      volatile uint32_t PAD34PULL : 1;
      volatile uint32_t PAD34INPEN : 1;
      volatile uint32_t PAD34STRNG : 1;
      volatile uint32_t PAD34FNCSEL : 3;
            uint32_t : 2;
      volatile uint32_t PAD35PULL : 1;
      volatile uint32_t PAD35INPEN : 1;
      volatile uint32_t PAD35STRNG : 1;
      volatile uint32_t PAD35FNCSEL : 3;
            uint32_t : 2;
    } PADREGI_b;
  } ;

  union {
    volatile uint32_t PADREGJ;




    struct {
      volatile uint32_t PAD36PULL : 1;
      volatile uint32_t PAD36INPEN : 1;
      volatile uint32_t PAD36STRNG : 1;
      volatile uint32_t PAD36FNCSEL : 3;
      volatile uint32_t PAD36PWRUP : 1;
            uint32_t : 1;
      volatile uint32_t PAD37PULL : 1;
      volatile uint32_t PAD37INPEN : 1;
      volatile uint32_t PAD37STRNG : 1;
      volatile uint32_t PAD37FNCSEL : 3;
            uint32_t : 1;
      volatile uint32_t PAD37PWRDN : 1;
      volatile uint32_t PAD38PULL : 1;
      volatile uint32_t PAD38INPEN : 1;
      volatile uint32_t PAD38STRNG : 1;
      volatile uint32_t PAD38FNCSEL : 3;
            uint32_t : 2;
      volatile uint32_t PAD39PULL : 1;
      volatile uint32_t PAD39INPEN : 1;
      volatile uint32_t PAD39STRNG : 1;
      volatile uint32_t PAD39FNCSEL : 3;
      volatile uint32_t PAD39RSEL : 2;
    } PADREGJ_b;
  } ;

  union {
    volatile uint32_t PADREGK;




    struct {
      volatile uint32_t PAD40PULL : 1;
      volatile uint32_t PAD40INPEN : 1;
      volatile uint32_t PAD40STRNG : 1;
      volatile uint32_t PAD40FNCSEL : 3;
      volatile uint32_t PAD40RSEL : 2;
      volatile uint32_t PAD41PULL : 1;
      volatile uint32_t PAD41INPEN : 1;
      volatile uint32_t PAD41STRNG : 1;
      volatile uint32_t PAD41FNCSEL : 3;
            uint32_t : 1;
      volatile uint32_t PAD41PWRDN : 1;
      volatile uint32_t PAD42PULL : 1;
      volatile uint32_t PAD42INPEN : 1;
      volatile uint32_t PAD42STRNG : 1;
      volatile uint32_t PAD42FNCSEL : 3;
      volatile uint32_t PAD42RSEL : 2;
      volatile uint32_t PAD43PULL : 1;
      volatile uint32_t PAD43INPEN : 1;
      volatile uint32_t PAD43STRNG : 1;
      volatile uint32_t PAD43FNCSEL : 3;
      volatile uint32_t PAD43RSEL : 2;
    } PADREGK_b;
  } ;

  union {
    volatile uint32_t PADREGL;




    struct {
      volatile uint32_t PAD44PULL : 1;
      volatile uint32_t PAD44INPEN : 1;
      volatile uint32_t PAD44STRNG : 1;
      volatile uint32_t PAD44FNCSEL : 3;
            uint32_t : 2;
      volatile uint32_t PAD45PULL : 1;
      volatile uint32_t PAD45INPEN : 1;
      volatile uint32_t PAD45STRNG : 1;
      volatile uint32_t PAD45FNCSEL : 3;
            uint32_t : 2;
      volatile uint32_t PAD46PULL : 1;
      volatile uint32_t PAD46INPEN : 1;
      volatile uint32_t PAD46STRNG : 1;
      volatile uint32_t PAD46FNCSEL : 3;
            uint32_t : 2;
      volatile uint32_t PAD47PULL : 1;
      volatile uint32_t PAD47INPEN : 1;
      volatile uint32_t PAD47STRNG : 1;
      volatile uint32_t PAD47FNCSEL : 3;
            uint32_t : 2;
    } PADREGL_b;
  } ;

  union {
    volatile uint32_t PADREGM;




    struct {
      volatile uint32_t PAD48PULL : 1;
      volatile uint32_t PAD48INPEN : 1;
      volatile uint32_t PAD48STRNG : 1;
      volatile uint32_t PAD48FNCSEL : 3;
      volatile uint32_t PAD48RSEL : 2;
      volatile uint32_t PAD49PULL : 1;
      volatile uint32_t PAD49INPEN : 1;
      volatile uint32_t PAD49STRNG : 1;
      volatile uint32_t PAD49FNCSEL : 3;
      volatile uint32_t PAD49RSEL : 2;
            uint32_t : 16;
    } PADREGM_b;
  } ;
  volatile const uint32_t RESERVED[3];

  union {
    volatile uint32_t CFGA;



    struct {
      volatile uint32_t GPIO0INCFG : 1;
      volatile uint32_t GPIO0OUTCFG : 2;
      volatile uint32_t GPIO0INTD : 1;
      volatile uint32_t GPIO1INCFG : 1;
      volatile uint32_t GPIO1OUTCFG : 2;
      volatile uint32_t GPIO1INTD : 1;
      volatile uint32_t GPIO2INCFG : 1;
      volatile uint32_t GPIO2OUTCFG : 2;
      volatile uint32_t GPIO2INTD : 1;
      volatile uint32_t GPIO3INCFG : 1;
      volatile uint32_t GPIO3OUTCFG : 2;
      volatile uint32_t GPIO3INTD : 1;
      volatile uint32_t GPIO4INCFG : 1;
      volatile uint32_t GPIO4OUTCFG : 2;
      volatile uint32_t GPIO4INTD : 1;
      volatile uint32_t GPIO5INCFG : 1;
      volatile uint32_t GPIO5OUTCFG : 2;
      volatile uint32_t GPIO5INTD : 1;
      volatile uint32_t GPIO6INCFG : 1;
      volatile uint32_t GPIO6OUTCFG : 2;
      volatile uint32_t GPIO6INTD : 1;
      volatile uint32_t GPIO7INCFG : 1;
      volatile uint32_t GPIO7OUTCFG : 2;
      volatile uint32_t GPIO7INTD : 1;
    } CFGA_b;
  } ;

  union {
    volatile uint32_t CFGB;



    struct {
      volatile uint32_t GPIO8INCFG : 1;
      volatile uint32_t GPIO8OUTCFG : 2;
      volatile uint32_t GPIO8INTD : 1;
      volatile uint32_t GPIO9INCFG : 1;
      volatile uint32_t GPIO9OUTCFG : 2;
      volatile uint32_t GPIO9INTD : 1;
      volatile uint32_t GPIO10INCFG : 1;
      volatile uint32_t GPIO10OUTCFG : 2;
      volatile uint32_t GPIO10INTD : 1;
      volatile uint32_t GPIO11INCFG : 1;
      volatile uint32_t GPIO11OUTCFG : 2;
      volatile uint32_t GPIO11INTD : 1;
      volatile uint32_t GPIO12INCFG : 1;
      volatile uint32_t GPIO12OUTCFG : 2;
      volatile uint32_t GPIO12INTD : 1;
      volatile uint32_t GPIO13INCFG : 1;
      volatile uint32_t GPIO13OUTCFG : 2;
      volatile uint32_t GPIO13INTD : 1;
      volatile uint32_t GPIO14INCFG : 1;
      volatile uint32_t GPIO14OUTCFG : 2;
      volatile uint32_t GPIO14INTD : 1;
      volatile uint32_t GPIO15INCFG : 1;
      volatile uint32_t GPIO15OUTCFG : 2;
      volatile uint32_t GPIO15INTD : 1;
    } CFGB_b;
  } ;

  union {
    volatile uint32_t CFGC;



    struct {
      volatile uint32_t GPIO16INCFG : 1;
      volatile uint32_t GPIO16OUTCFG : 2;
      volatile uint32_t GPIO16INTD : 1;
      volatile uint32_t GPIO17INCFG : 1;
      volatile uint32_t GPIO17OUTCFG : 2;
      volatile uint32_t GPIO17INTD : 1;
      volatile uint32_t GPIO18INCFG : 1;
      volatile uint32_t GPIO18OUTCFG : 2;
      volatile uint32_t GPIO18INTD : 1;
      volatile uint32_t GPIO19INCFG : 1;
      volatile uint32_t GPIO19OUTCFG : 2;
      volatile uint32_t GPIO19INTD : 1;
      volatile uint32_t GPIO20INCFG : 1;
      volatile uint32_t GPIO20OUTCFG : 2;
      volatile uint32_t GPIO20INTD : 1;
      volatile uint32_t GPIO21INCFG : 1;
      volatile uint32_t GPIO21OUTCFG : 2;
      volatile uint32_t GPIO21INTD : 1;
      volatile uint32_t GPIO22INCFG : 1;
      volatile uint32_t GPIO22OUTCFG : 2;
      volatile uint32_t GPIO22INTD : 1;
      volatile uint32_t GPIO23INCFG : 1;
      volatile uint32_t GPIO23OUTCFG : 2;
      volatile uint32_t GPIO23INTD : 1;
    } CFGC_b;
  } ;

  union {
    volatile uint32_t CFGD;



    struct {
      volatile uint32_t GPIO24INCFG : 1;
      volatile uint32_t GPIO24OUTCFG : 2;
      volatile uint32_t GPIO24INTD : 1;
      volatile uint32_t GPIO25INCFG : 1;
      volatile uint32_t GPIO25OUTCFG : 2;
      volatile uint32_t GPIO25INTD : 1;
      volatile uint32_t GPIO26INCFG : 1;
      volatile uint32_t GPIO26OUTCFG : 2;
      volatile uint32_t GPIO26INTD : 1;
      volatile uint32_t GPIO27INCFG : 1;
      volatile uint32_t GPIO27OUTCFG : 2;
      volatile uint32_t GPIO27INTD : 1;
      volatile uint32_t GPIO28INCFG : 1;
      volatile uint32_t GPIO28OUTCFG : 2;
      volatile uint32_t GPIO28INTD : 1;
      volatile uint32_t GPIO29INCFG : 1;
      volatile uint32_t GPIO29OUTCFG : 2;
      volatile uint32_t GPIO29INTD : 1;
      volatile uint32_t GPIO30INCFG : 1;
      volatile uint32_t GPIO30OUTCFG : 2;
      volatile uint32_t GPIO30INTD : 1;
      volatile uint32_t GPIO31INCFG : 1;
      volatile uint32_t GPIO31OUTCFG : 2;
      volatile uint32_t GPIO31INTD : 1;
    } CFGD_b;
  } ;

  union {
    volatile uint32_t CFGE;



    struct {
      volatile uint32_t GPIO32INCFG : 1;
      volatile uint32_t GPIO32OUTCFG : 2;
      volatile uint32_t GPIO32INTD : 1;
      volatile uint32_t GPIO33INCFG : 1;
      volatile uint32_t GPIO33OUTCFG : 2;
      volatile uint32_t GPIO33INTD : 1;
      volatile uint32_t GPIO34INCFG : 1;
      volatile uint32_t GPIO34OUTCFG : 2;
      volatile uint32_t GPIO34INTD : 1;
      volatile uint32_t GPIO35INCFG : 1;
      volatile uint32_t GPIO35OUTCFG : 2;
      volatile uint32_t GPIO35INTD : 1;
      volatile uint32_t GPIO36INCFG : 1;
      volatile uint32_t GPIO36OUTCFG : 2;
      volatile uint32_t GPIO36INTD : 1;
      volatile uint32_t GPIO37INCFG : 1;
      volatile uint32_t GPIO37OUTCFG : 2;
      volatile uint32_t GPIO37INTD : 1;
      volatile uint32_t GPIO38INCFG : 1;
      volatile uint32_t GPIO38OUTCFG : 2;
      volatile uint32_t GPIO38INTD : 1;
      volatile uint32_t GPIO39INCFG : 1;
      volatile uint32_t GPIO39OUTCFG : 2;
      volatile uint32_t GPIO39INTD : 1;
    } CFGE_b;
  } ;

  union {
    volatile uint32_t CFGF;



    struct {
      volatile uint32_t GPIO40INCFG : 1;
      volatile uint32_t GPIO40OUTCFG : 2;
      volatile uint32_t GPIO40INTD : 1;
      volatile uint32_t GPIO41INCFG : 1;
      volatile uint32_t GPIO41OUTCFG : 2;
      volatile uint32_t GPIO41INTD : 1;
      volatile uint32_t GPIO42INCFG : 1;
      volatile uint32_t GPIO42OUTCFG : 2;
      volatile uint32_t GPIO42INTD : 1;
      volatile uint32_t GPIO43INCFG : 1;
      volatile uint32_t GPIO43OUTCFG : 2;
      volatile uint32_t GPIO43INTD : 1;
      volatile uint32_t GPIO44INCFG : 1;
      volatile uint32_t GPIO44OUTCFG : 2;
      volatile uint32_t GPIO44INTD : 1;
      volatile uint32_t GPIO45INCFG : 1;
      volatile uint32_t GPIO45OUTCFG : 2;
      volatile uint32_t GPIO45INTD : 1;
      volatile uint32_t GPIO46INCFG : 1;
      volatile uint32_t GPIO46OUTCFG : 2;
      volatile uint32_t GPIO46INTD : 1;
      volatile uint32_t GPIO47INCFG : 1;
      volatile uint32_t GPIO47OUTCFG : 2;
      volatile uint32_t GPIO47INTD : 1;
    } CFGF_b;
  } ;

  union {
    volatile uint32_t CFGG;



    struct {
      volatile uint32_t GPIO48INCFG : 1;
      volatile uint32_t GPIO48OUTCFG : 2;
      volatile uint32_t GPIO48INTD : 1;
      volatile uint32_t GPIO49INCFG : 1;
      volatile uint32_t GPIO49OUTCFG : 2;
      volatile uint32_t GPIO49INTD : 1;
            uint32_t : 24;
    } CFGG_b;
  } ;
  volatile const uint32_t RESERVED1;

  union {
    volatile uint32_t PADKEY;
# 4381 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/CMSIS/AmbiqMicro/Include/apollo3.h"
    struct {
      volatile uint32_t PADKEY : 32;
    } PADKEY_b;
  } ;
  volatile const uint32_t RESERVED2[7];

  union {
    volatile uint32_t RDA;

    struct {
      volatile uint32_t RDA : 32;
    } RDA_b;
  } ;

  union {
    volatile uint32_t RDB;

    struct {
      volatile uint32_t RDB : 18;
            uint32_t : 14;
    } RDB_b;
  } ;

  union {
    volatile uint32_t WTA;

    struct {
      volatile uint32_t WTA : 32;
    } WTA_b;
  } ;

  union {
    volatile uint32_t WTB;

    struct {
      volatile uint32_t WTB : 18;
            uint32_t : 14;
    } WTB_b;
  } ;

  union {
    volatile uint32_t WTSA;

    struct {
      volatile uint32_t WTSA : 32;
    } WTSA_b;
  } ;

  union {
    volatile uint32_t WTSB;

    struct {
      volatile uint32_t WTSB : 18;
            uint32_t : 14;
    } WTSB_b;
  } ;

  union {
    volatile uint32_t WTCA;

    struct {
      volatile uint32_t WTCA : 32;
    } WTCA_b;
  } ;

  union {
    volatile uint32_t WTCB;

    struct {
      volatile uint32_t WTCB : 18;
            uint32_t : 14;
    } WTCB_b;
  } ;

  union {
    volatile uint32_t ENA;

    struct {
      volatile uint32_t ENA : 32;
    } ENA_b;
  } ;

  union {
    volatile uint32_t ENB;

    struct {
      volatile uint32_t ENB : 18;
            uint32_t : 14;
    } ENB_b;
  } ;

  union {
    volatile uint32_t ENSA;

    struct {
      volatile uint32_t ENSA : 32;
    } ENSA_b;
  } ;

  union {
    volatile uint32_t ENSB;

    struct {
      volatile uint32_t ENSB : 18;
            uint32_t : 14;
    } ENSB_b;
  } ;
  volatile const uint32_t RESERVED3;

  union {
    volatile uint32_t ENCA;

    struct {
      volatile uint32_t ENCA : 32;
    } ENCA_b;
  } ;

  union {
    volatile uint32_t ENCB;

    struct {
      volatile uint32_t ENCB : 18;
            uint32_t : 14;
    } ENCB_b;
  } ;

  union {
    volatile uint32_t STMRCAP;

    struct {
      volatile uint32_t STSEL0 : 6;
      volatile uint32_t STPOL0 : 1;
            uint32_t : 1;
      volatile uint32_t STSEL1 : 6;
      volatile uint32_t STPOL1 : 1;
            uint32_t : 1;
      volatile uint32_t STSEL2 : 6;
      volatile uint32_t STPOL2 : 1;
            uint32_t : 1;
      volatile uint32_t STSEL3 : 6;
      volatile uint32_t STPOL3 : 1;
            uint32_t : 1;
    } STMRCAP_b;
  } ;

  union {
    volatile uint32_t IOM0IRQ;

    struct {
      volatile uint32_t IOM0IRQ : 6;
            uint32_t : 26;
    } IOM0IRQ_b;
  } ;

  union {
    volatile uint32_t IOM1IRQ;

    struct {
      volatile uint32_t IOM1IRQ : 6;
            uint32_t : 26;
    } IOM1IRQ_b;
  } ;

  union {
    volatile uint32_t IOM2IRQ;

    struct {
      volatile uint32_t IOM2IRQ : 6;
            uint32_t : 26;
    } IOM2IRQ_b;
  } ;

  union {
    volatile uint32_t IOM3IRQ;

    struct {
      volatile uint32_t IOM3IRQ : 6;
            uint32_t : 26;
    } IOM3IRQ_b;
  } ;

  union {
    volatile uint32_t IOM4IRQ;

    struct {
      volatile uint32_t IOM4IRQ : 6;
            uint32_t : 26;
    } IOM4IRQ_b;
  } ;

  union {
    volatile uint32_t IOM5IRQ;

    struct {
      volatile uint32_t IOM5IRQ : 6;
            uint32_t : 26;
    } IOM5IRQ_b;
  } ;

  union {
    volatile uint32_t BLEIFIRQ;

    struct {
      volatile uint32_t BLEIFIRQ : 6;
            uint32_t : 26;
    } BLEIFIRQ_b;
  } ;

  union {
    volatile uint32_t GPIOOBS;

    struct {
      volatile uint32_t OBS_DATA : 16;


            uint32_t : 16;
    } GPIOOBS_b;
  } ;

  union {
    volatile uint32_t ALTPADCFGA;


    struct {
      volatile uint32_t PAD0_DS1 : 1;

            uint32_t : 3;
      volatile uint32_t PAD0_SR : 1;
            uint32_t : 3;
      volatile uint32_t PAD1_DS1 : 1;

            uint32_t : 3;
      volatile uint32_t PAD1_SR : 1;
            uint32_t : 3;
      volatile uint32_t PAD2_DS1 : 1;

            uint32_t : 3;
      volatile uint32_t PAD2_SR : 1;
            uint32_t : 3;
      volatile uint32_t PAD3_DS1 : 1;

            uint32_t : 3;
      volatile uint32_t PAD3_SR : 1;
            uint32_t : 3;
    } ALTPADCFGA_b;
  } ;

  union {
    volatile uint32_t ALTPADCFGB;


    struct {
      volatile uint32_t PAD4_DS1 : 1;

            uint32_t : 3;
      volatile uint32_t PAD4_SR : 1;
            uint32_t : 3;
      volatile uint32_t PAD5_DS1 : 1;

            uint32_t : 3;
      volatile uint32_t PAD5_SR : 1;
            uint32_t : 3;
      volatile uint32_t PAD6_DS1 : 1;

            uint32_t : 3;
      volatile uint32_t PAD6_SR : 1;
            uint32_t : 3;
      volatile uint32_t PAD7_DS1 : 1;

            uint32_t : 3;
      volatile uint32_t PAD7_SR : 1;
            uint32_t : 3;
    } ALTPADCFGB_b;
  } ;

  union {
    volatile uint32_t ALTPADCFGC;


    struct {
      volatile uint32_t PAD8_DS1 : 1;

            uint32_t : 3;
      volatile uint32_t PAD8_SR : 1;
            uint32_t : 3;
      volatile uint32_t PAD9_DS1 : 1;

            uint32_t : 3;
      volatile uint32_t PAD9_SR : 1;
            uint32_t : 3;
      volatile uint32_t PAD10_DS1 : 1;


            uint32_t : 3;
      volatile uint32_t PAD10_SR : 1;
            uint32_t : 3;
      volatile uint32_t PAD11_DS1 : 1;


            uint32_t : 3;
      volatile uint32_t PAD11_SR : 1;
            uint32_t : 3;
    } ALTPADCFGC_b;
  } ;

  union {
    volatile uint32_t ALTPADCFGD;


    struct {
      volatile uint32_t PAD12_DS1 : 1;

            uint32_t : 3;
      volatile uint32_t PAD12_SR : 1;
            uint32_t : 3;
      volatile uint32_t PAD13_DS1 : 1;

            uint32_t : 3;
      volatile uint32_t PAD13_SR : 1;
            uint32_t : 3;
      volatile uint32_t PAD14_DS1 : 1;


            uint32_t : 3;
      volatile uint32_t PAD14_SR : 1;
            uint32_t : 3;
      volatile uint32_t PAD15_DS1 : 1;


            uint32_t : 3;
      volatile uint32_t PAD15_SR : 1;
            uint32_t : 3;
    } ALTPADCFGD_b;
  } ;

  union {
    volatile uint32_t ALTPADCFGE;


    struct {
      volatile uint32_t PAD16_DS1 : 1;

            uint32_t : 3;
      volatile uint32_t PAD16_SR : 1;
            uint32_t : 3;
      volatile uint32_t PAD17_DS1 : 1;

            uint32_t : 3;
      volatile uint32_t PAD17_SR : 1;
            uint32_t : 3;
      volatile uint32_t PAD18_DS1 : 1;


            uint32_t : 3;
      volatile uint32_t PAD18_SR : 1;
            uint32_t : 3;
      volatile uint32_t PAD19_DS1 : 1;


            uint32_t : 3;
      volatile uint32_t PAD19_SR : 1;
            uint32_t : 3;
    } ALTPADCFGE_b;
  } ;

  union {
    volatile uint32_t ALTPADCFGF;


    struct {
      volatile uint32_t PAD20_DS1 : 1;

            uint32_t : 3;
      volatile uint32_t PAD20_SR : 1;
            uint32_t : 3;
      volatile uint32_t PAD21_DS1 : 1;

            uint32_t : 3;
      volatile uint32_t PAD21_SR : 1;
            uint32_t : 3;
      volatile uint32_t PAD22_DS1 : 1;


            uint32_t : 3;
      volatile uint32_t PAD22_SR : 1;
            uint32_t : 3;
      volatile uint32_t PAD23_DS1 : 1;


            uint32_t : 3;
      volatile uint32_t PAD23_SR : 1;
            uint32_t : 3;
    } ALTPADCFGF_b;
  } ;

  union {
    volatile uint32_t ALTPADCFGG;


    struct {
      volatile uint32_t PAD24_DS1 : 1;

            uint32_t : 3;
      volatile uint32_t PAD24_SR : 1;
            uint32_t : 3;
      volatile uint32_t PAD25_DS1 : 1;

            uint32_t : 3;
      volatile uint32_t PAD25_SR : 1;
            uint32_t : 3;
      volatile uint32_t PAD26_DS1 : 1;


            uint32_t : 3;
      volatile uint32_t PAD26_SR : 1;
            uint32_t : 3;
      volatile uint32_t PAD27_DS1 : 1;


            uint32_t : 3;
      volatile uint32_t PAD27_SR : 1;
            uint32_t : 3;
    } ALTPADCFGG_b;
  } ;

  union {
    volatile uint32_t ALTPADCFGH;


    struct {
      volatile uint32_t PAD28_DS1 : 1;

            uint32_t : 3;
      volatile uint32_t PAD28_SR : 1;
            uint32_t : 3;
      volatile uint32_t PAD29_DS1 : 1;

            uint32_t : 3;
      volatile uint32_t PAD29_SR : 1;
            uint32_t : 3;
      volatile uint32_t PAD30_DS1 : 1;


            uint32_t : 3;
      volatile uint32_t PAD30_SR : 1;
            uint32_t : 3;
      volatile uint32_t PAD31_DS1 : 1;


            uint32_t : 3;
      volatile uint32_t PAD31_SR : 1;
            uint32_t : 3;
    } ALTPADCFGH_b;
  } ;

  union {
    volatile uint32_t ALTPADCFGI;


    struct {
      volatile uint32_t PAD32_DS1 : 1;

            uint32_t : 3;
      volatile uint32_t PAD32_SR : 1;
            uint32_t : 3;
      volatile uint32_t PAD33_DS1 : 1;

            uint32_t : 3;
      volatile uint32_t PAD33_SR : 1;
            uint32_t : 3;
      volatile uint32_t PAD34_DS1 : 1;


            uint32_t : 3;
      volatile uint32_t PAD34_SR : 1;
            uint32_t : 3;
      volatile uint32_t PAD35_DS1 : 1;


            uint32_t : 3;
      volatile uint32_t PAD35_SR : 1;
            uint32_t : 3;
    } ALTPADCFGI_b;
  } ;

  union {
    volatile uint32_t ALTPADCFGJ;


    struct {
      volatile uint32_t PAD36_DS1 : 1;

            uint32_t : 3;
      volatile uint32_t PAD36_SR : 1;
            uint32_t : 3;
      volatile uint32_t PAD37_DS1 : 1;

            uint32_t : 3;
      volatile uint32_t PAD37_SR : 1;
            uint32_t : 3;
      volatile uint32_t PAD38_DS1 : 1;


            uint32_t : 3;
      volatile uint32_t PAD38_SR : 1;
            uint32_t : 3;
      volatile uint32_t PAD39_DS1 : 1;


            uint32_t : 3;
      volatile uint32_t PAD39_SR : 1;
            uint32_t : 3;
    } ALTPADCFGJ_b;
  } ;

  union {
    volatile uint32_t ALTPADCFGK;


    struct {
      volatile uint32_t PAD40_DS1 : 1;

            uint32_t : 3;
      volatile uint32_t PAD40_SR : 1;
            uint32_t : 3;
      volatile uint32_t PAD41_DS1 : 1;

            uint32_t : 3;
      volatile uint32_t PAD41_SR : 1;
            uint32_t : 3;
      volatile uint32_t PAD42_DS1 : 1;


            uint32_t : 3;
      volatile uint32_t PAD42_SR : 1;
            uint32_t : 3;
      volatile uint32_t PAD43_DS1 : 1;


            uint32_t : 3;
      volatile uint32_t PAD43_SR : 1;
            uint32_t : 3;
    } ALTPADCFGK_b;
  } ;

  union {
    volatile uint32_t ALTPADCFGL;


    struct {
      volatile uint32_t PAD44_DS1 : 1;

            uint32_t : 3;
      volatile uint32_t PAD44_SR : 1;
            uint32_t : 3;
      volatile uint32_t PAD45_DS1 : 1;

            uint32_t : 3;
      volatile uint32_t PAD45_SR : 1;
            uint32_t : 3;
      volatile uint32_t PAD46_DS1 : 1;


            uint32_t : 3;
      volatile uint32_t PAD46_SR : 1;
            uint32_t : 3;
      volatile uint32_t PAD47_DS1 : 1;


            uint32_t : 3;
      volatile uint32_t PAD47_SR : 1;
            uint32_t : 3;
    } ALTPADCFGL_b;
  } ;

  union {
    volatile uint32_t ALTPADCFGM;


    struct {
      volatile uint32_t PAD48_DS1 : 1;

            uint32_t : 3;
      volatile uint32_t PAD48_SR : 1;
            uint32_t : 3;
      volatile uint32_t PAD49_DS1 : 1;

            uint32_t : 3;
      volatile uint32_t PAD49_SR : 1;
            uint32_t : 19;
    } ALTPADCFGM_b;
  } ;

  union {
    volatile uint32_t SCDET;

    struct {
      volatile uint32_t SCDET : 6;
            uint32_t : 26;
    } SCDET_b;
  } ;

  union {
    volatile uint32_t CTENCFG;

    struct {
      volatile uint32_t EN0 : 1;
      volatile uint32_t EN1 : 1;
      volatile uint32_t EN2 : 1;
      volatile uint32_t EN3 : 1;
      volatile uint32_t EN4 : 1;
      volatile uint32_t EN5 : 1;
      volatile uint32_t EN6 : 1;
      volatile uint32_t EN7 : 1;
      volatile uint32_t EN8 : 1;
      volatile uint32_t EN9 : 1;
      volatile uint32_t EN10 : 1;
      volatile uint32_t EN11 : 1;
      volatile uint32_t EN12 : 1;
      volatile uint32_t EN13 : 1;
      volatile uint32_t EN14 : 1;
      volatile uint32_t EN15 : 1;
      volatile uint32_t EN16 : 1;
      volatile uint32_t EN17 : 1;
      volatile uint32_t EN18 : 1;
      volatile uint32_t EN19 : 1;
      volatile uint32_t EN20 : 1;
      volatile uint32_t EN21 : 1;
      volatile uint32_t EN22 : 1;
      volatile uint32_t EN23 : 1;
      volatile uint32_t EN24 : 1;
      volatile uint32_t EN25 : 1;
      volatile uint32_t EN26 : 1;
      volatile uint32_t EN27 : 1;
      volatile uint32_t EN28 : 1;
      volatile uint32_t EN29 : 1;
      volatile uint32_t EN30 : 1;
      volatile uint32_t EN31 : 1;
    } CTENCFG_b;
  } ;
  volatile const uint32_t RESERVED4[57];

  union {
    volatile uint32_t INT0EN;


    struct {
      volatile uint32_t GPIO0 : 1;
      volatile uint32_t GPIO1 : 1;
      volatile uint32_t GPIO2 : 1;
      volatile uint32_t GPIO3 : 1;
      volatile uint32_t GPIO4 : 1;
      volatile uint32_t GPIO5 : 1;
      volatile uint32_t GPIO6 : 1;
      volatile uint32_t GPIO7 : 1;
      volatile uint32_t GPIO8 : 1;
      volatile uint32_t GPIO9 : 1;
      volatile uint32_t GPIO10 : 1;
      volatile uint32_t GPIO11 : 1;
      volatile uint32_t GPIO12 : 1;
      volatile uint32_t GPIO13 : 1;
      volatile uint32_t GPIO14 : 1;
      volatile uint32_t GPIO15 : 1;
      volatile uint32_t GPIO16 : 1;
      volatile uint32_t GPIO17 : 1;
      volatile uint32_t GPIO18 : 1;
      volatile uint32_t GPIO19 : 1;
      volatile uint32_t GPIO20 : 1;
      volatile uint32_t GPIO21 : 1;
      volatile uint32_t GPIO22 : 1;
      volatile uint32_t GPIO23 : 1;
      volatile uint32_t GPIO24 : 1;
      volatile uint32_t GPIO25 : 1;
      volatile uint32_t GPIO26 : 1;
      volatile uint32_t GPIO27 : 1;
      volatile uint32_t GPIO28 : 1;
      volatile uint32_t GPIO29 : 1;
      volatile uint32_t GPIO30 : 1;
      volatile uint32_t GPIO31 : 1;
    } INT0EN_b;
  } ;

  union {
    volatile uint32_t INT0STAT;


    struct {
      volatile uint32_t GPIO0 : 1;
      volatile uint32_t GPIO1 : 1;
      volatile uint32_t GPIO2 : 1;
      volatile uint32_t GPIO3 : 1;
      volatile uint32_t GPIO4 : 1;
      volatile uint32_t GPIO5 : 1;
      volatile uint32_t GPIO6 : 1;
      volatile uint32_t GPIO7 : 1;
      volatile uint32_t GPIO8 : 1;
      volatile uint32_t GPIO9 : 1;
      volatile uint32_t GPIO10 : 1;
      volatile uint32_t GPIO11 : 1;
      volatile uint32_t GPIO12 : 1;
      volatile uint32_t GPIO13 : 1;
      volatile uint32_t GPIO14 : 1;
      volatile uint32_t GPIO15 : 1;
      volatile uint32_t GPIO16 : 1;
      volatile uint32_t GPIO17 : 1;
      volatile uint32_t GPIO18 : 1;
      volatile uint32_t GPIO19 : 1;
      volatile uint32_t GPIO20 : 1;
      volatile uint32_t GPIO21 : 1;
      volatile uint32_t GPIO22 : 1;
      volatile uint32_t GPIO23 : 1;
      volatile uint32_t GPIO24 : 1;
      volatile uint32_t GPIO25 : 1;
      volatile uint32_t GPIO26 : 1;
      volatile uint32_t GPIO27 : 1;
      volatile uint32_t GPIO28 : 1;
      volatile uint32_t GPIO29 : 1;
      volatile uint32_t GPIO30 : 1;
      volatile uint32_t GPIO31 : 1;
    } INT0STAT_b;
  } ;

  union {
    volatile uint32_t INT0CLR;



    struct {
      volatile uint32_t GPIO0 : 1;
      volatile uint32_t GPIO1 : 1;
      volatile uint32_t GPIO2 : 1;
      volatile uint32_t GPIO3 : 1;
      volatile uint32_t GPIO4 : 1;
      volatile uint32_t GPIO5 : 1;
      volatile uint32_t GPIO6 : 1;
      volatile uint32_t GPIO7 : 1;
      volatile uint32_t GPIO8 : 1;
      volatile uint32_t GPIO9 : 1;
      volatile uint32_t GPIO10 : 1;
      volatile uint32_t GPIO11 : 1;
      volatile uint32_t GPIO12 : 1;
      volatile uint32_t GPIO13 : 1;
      volatile uint32_t GPIO14 : 1;
      volatile uint32_t GPIO15 : 1;
      volatile uint32_t GPIO16 : 1;
      volatile uint32_t GPIO17 : 1;
      volatile uint32_t GPIO18 : 1;
      volatile uint32_t GPIO19 : 1;
      volatile uint32_t GPIO20 : 1;
      volatile uint32_t GPIO21 : 1;
      volatile uint32_t GPIO22 : 1;
      volatile uint32_t GPIO23 : 1;
      volatile uint32_t GPIO24 : 1;
      volatile uint32_t GPIO25 : 1;
      volatile uint32_t GPIO26 : 1;
      volatile uint32_t GPIO27 : 1;
      volatile uint32_t GPIO28 : 1;
      volatile uint32_t GPIO29 : 1;
      volatile uint32_t GPIO30 : 1;
      volatile uint32_t GPIO31 : 1;
    } INT0CLR_b;
  } ;

  union {
    volatile uint32_t INT0SET;



    struct {
      volatile uint32_t GPIO0 : 1;
      volatile uint32_t GPIO1 : 1;
      volatile uint32_t GPIO2 : 1;
      volatile uint32_t GPIO3 : 1;
      volatile uint32_t GPIO4 : 1;
      volatile uint32_t GPIO5 : 1;
      volatile uint32_t GPIO6 : 1;
      volatile uint32_t GPIO7 : 1;
      volatile uint32_t GPIO8 : 1;
      volatile uint32_t GPIO9 : 1;
      volatile uint32_t GPIO10 : 1;
      volatile uint32_t GPIO11 : 1;
      volatile uint32_t GPIO12 : 1;
      volatile uint32_t GPIO13 : 1;
      volatile uint32_t GPIO14 : 1;
      volatile uint32_t GPIO15 : 1;
      volatile uint32_t GPIO16 : 1;
      volatile uint32_t GPIO17 : 1;
      volatile uint32_t GPIO18 : 1;
      volatile uint32_t GPIO19 : 1;
      volatile uint32_t GPIO20 : 1;
      volatile uint32_t GPIO21 : 1;
      volatile uint32_t GPIO22 : 1;
      volatile uint32_t GPIO23 : 1;
      volatile uint32_t GPIO24 : 1;
      volatile uint32_t GPIO25 : 1;
      volatile uint32_t GPIO26 : 1;
      volatile uint32_t GPIO27 : 1;
      volatile uint32_t GPIO28 : 1;
      volatile uint32_t GPIO29 : 1;
      volatile uint32_t GPIO30 : 1;
      volatile uint32_t GPIO31 : 1;
    } INT0SET_b;
  } ;

  union {
    volatile uint32_t INT1EN;


    struct {
      volatile uint32_t GPIO32 : 1;
      volatile uint32_t GPIO33 : 1;
      volatile uint32_t GPIO34 : 1;
      volatile uint32_t GPIO35 : 1;
      volatile uint32_t GPIO36 : 1;
      volatile uint32_t GPIO37 : 1;
      volatile uint32_t GPIO38 : 1;
      volatile uint32_t GPIO39 : 1;
      volatile uint32_t GPIO40 : 1;
      volatile uint32_t GPIO41 : 1;
      volatile uint32_t GPIO42 : 1;
      volatile uint32_t GPIO43 : 1;
      volatile uint32_t GPIO44 : 1;
      volatile uint32_t GPIO45 : 1;
      volatile uint32_t GPIO46 : 1;
      volatile uint32_t GPIO47 : 1;
      volatile uint32_t GPIO48 : 1;
      volatile uint32_t GPIO49 : 1;
            uint32_t : 14;
    } INT1EN_b;
  } ;

  union {
    volatile uint32_t INT1STAT;


    struct {
      volatile uint32_t GPIO32 : 1;
      volatile uint32_t GPIO33 : 1;
      volatile uint32_t GPIO34 : 1;
      volatile uint32_t GPIO35 : 1;
      volatile uint32_t GPIO36 : 1;
      volatile uint32_t GPIO37 : 1;
      volatile uint32_t GPIO38 : 1;
      volatile uint32_t GPIO39 : 1;
      volatile uint32_t GPIO40 : 1;
      volatile uint32_t GPIO41 : 1;
      volatile uint32_t GPIO42 : 1;
      volatile uint32_t GPIO43 : 1;
      volatile uint32_t GPIO44 : 1;
      volatile uint32_t GPIO45 : 1;
      volatile uint32_t GPIO46 : 1;
      volatile uint32_t GPIO47 : 1;
      volatile uint32_t GPIO48 : 1;
      volatile uint32_t GPIO49 : 1;
            uint32_t : 14;
    } INT1STAT_b;
  } ;

  union {
    volatile uint32_t INT1CLR;



    struct {
      volatile uint32_t GPIO32 : 1;
      volatile uint32_t GPIO33 : 1;
      volatile uint32_t GPIO34 : 1;
      volatile uint32_t GPIO35 : 1;
      volatile uint32_t GPIO36 : 1;
      volatile uint32_t GPIO37 : 1;
      volatile uint32_t GPIO38 : 1;
      volatile uint32_t GPIO39 : 1;
      volatile uint32_t GPIO40 : 1;
      volatile uint32_t GPIO41 : 1;
      volatile uint32_t GPIO42 : 1;
      volatile uint32_t GPIO43 : 1;
      volatile uint32_t GPIO44 : 1;
      volatile uint32_t GPIO45 : 1;
      volatile uint32_t GPIO46 : 1;
      volatile uint32_t GPIO47 : 1;
      volatile uint32_t GPIO48 : 1;
      volatile uint32_t GPIO49 : 1;
            uint32_t : 14;
    } INT1CLR_b;
  } ;

  union {
    volatile uint32_t INT1SET;



    struct {
      volatile uint32_t GPIO32 : 1;
      volatile uint32_t GPIO33 : 1;
      volatile uint32_t GPIO34 : 1;
      volatile uint32_t GPIO35 : 1;
      volatile uint32_t GPIO36 : 1;
      volatile uint32_t GPIO37 : 1;
      volatile uint32_t GPIO38 : 1;
      volatile uint32_t GPIO39 : 1;
      volatile uint32_t GPIO40 : 1;
      volatile uint32_t GPIO41 : 1;
      volatile uint32_t GPIO42 : 1;
      volatile uint32_t GPIO43 : 1;
      volatile uint32_t GPIO44 : 1;
      volatile uint32_t GPIO45 : 1;
      volatile uint32_t GPIO46 : 1;
      volatile uint32_t GPIO47 : 1;
      volatile uint32_t GPIO48 : 1;
      volatile uint32_t GPIO49 : 1;
            uint32_t : 14;
    } INT1SET_b;
  } ;
} GPIO_Type;
# 5307 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/CMSIS/AmbiqMicro/Include/apollo3.h"
typedef struct {

  union {
    volatile uint32_t FIFO;
# 5323 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/CMSIS/AmbiqMicro/Include/apollo3.h"
    struct {
      volatile uint32_t FIFO : 32;

    } FIFO_b;
  } ;
  volatile const uint32_t RESERVED[63];

  union {
    volatile uint32_t FIFOPTR;






    struct {
      volatile uint32_t FIFO0SIZ : 8;

      volatile uint32_t FIFO0REM : 8;

      volatile uint32_t FIFO1SIZ : 8;

      volatile uint32_t FIFO1REM : 8;

    } FIFOPTR_b;
  } ;

  union {
    volatile uint32_t FIFOTHR;
# 5364 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/CMSIS/AmbiqMicro/Include/apollo3.h"
    struct {
      volatile uint32_t FIFORTHR : 6;







            uint32_t : 2;
      volatile uint32_t FIFOWTHR : 6;







            uint32_t : 18;
    } FIFOTHR_b;
  } ;

  union {
    volatile uint32_t FIFOPOP;





    struct {
      volatile uint32_t FIFODOUT : 32;
# 5403 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/CMSIS/AmbiqMicro/Include/apollo3.h"
    } FIFOPOP_b;
  } ;

  union {
    volatile uint32_t FIFOPUSH;


    struct {
      volatile uint32_t FIFODIN : 32;



    } FIFOPUSH_b;
  } ;

  union {
    volatile uint32_t FIFOCTRL;





    struct {
      volatile uint32_t POPWR : 1;






      volatile uint32_t FIFORSTN : 1;

            uint32_t : 30;
    } FIFOCTRL_b;
  } ;

  union {
    volatile uint32_t FIFOLOC;





    struct {
      volatile uint32_t FIFOWPTR : 4;


            uint32_t : 4;
      volatile uint32_t FIFORPTR : 4;


            uint32_t : 20;
    } FIFOLOC_b;
  } ;
  volatile const uint32_t RESERVED1[58];

  union {
    volatile uint32_t INTEN;


    struct {
      volatile uint32_t CMDCMP : 1;


      volatile uint32_t THR : 1;




      volatile uint32_t FUNDFL : 1;

      volatile uint32_t FOVFL : 1;


      volatile uint32_t NAK : 1;

      volatile uint32_t IACC : 1;

      volatile uint32_t ICMD : 1;

      volatile uint32_t START : 1;

      volatile uint32_t STOP : 1;

      volatile uint32_t ARB : 1;

      volatile uint32_t DCMP : 1;

      volatile uint32_t DERR : 1;



      volatile uint32_t CQPAUSED : 1;



      volatile uint32_t CQUPD : 1;




      volatile uint32_t CQERR : 1;
            uint32_t : 17;
    } INTEN_b;
  } ;

  union {
    volatile uint32_t INTSTAT;


    struct {
      volatile uint32_t CMDCMP : 1;


      volatile uint32_t THR : 1;




      volatile uint32_t FUNDFL : 1;

      volatile uint32_t FOVFL : 1;


      volatile uint32_t NAK : 1;

      volatile uint32_t IACC : 1;

      volatile uint32_t ICMD : 1;

      volatile uint32_t START : 1;

      volatile uint32_t STOP : 1;

      volatile uint32_t ARB : 1;

      volatile uint32_t DCMP : 1;

      volatile uint32_t DERR : 1;



      volatile uint32_t CQPAUSED : 1;



      volatile uint32_t CQUPD : 1;




      volatile uint32_t CQERR : 1;
            uint32_t : 17;
    } INTSTAT_b;
  } ;

  union {
    volatile uint32_t INTCLR;



    struct {
      volatile uint32_t CMDCMP : 1;


      volatile uint32_t THR : 1;




      volatile uint32_t FUNDFL : 1;

      volatile uint32_t FOVFL : 1;


      volatile uint32_t NAK : 1;

      volatile uint32_t IACC : 1;

      volatile uint32_t ICMD : 1;

      volatile uint32_t START : 1;

      volatile uint32_t STOP : 1;

      volatile uint32_t ARB : 1;

      volatile uint32_t DCMP : 1;

      volatile uint32_t DERR : 1;



      volatile uint32_t CQPAUSED : 1;



      volatile uint32_t CQUPD : 1;




      volatile uint32_t CQERR : 1;
            uint32_t : 17;
    } INTCLR_b;
  } ;

  union {
    volatile uint32_t INTSET;



    struct {
      volatile uint32_t CMDCMP : 1;


      volatile uint32_t THR : 1;




      volatile uint32_t FUNDFL : 1;

      volatile uint32_t FOVFL : 1;


      volatile uint32_t NAK : 1;

      volatile uint32_t IACC : 1;

      volatile uint32_t ICMD : 1;

      volatile uint32_t START : 1;

      volatile uint32_t STOP : 1;

      volatile uint32_t ARB : 1;

      volatile uint32_t DCMP : 1;

      volatile uint32_t DERR : 1;



      volatile uint32_t CQPAUSED : 1;



      volatile uint32_t CQUPD : 1;




      volatile uint32_t CQERR : 1;
            uint32_t : 17;
    } INTSET_b;
  } ;

  union {
    volatile uint32_t CLKCFG;
# 5671 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/CMSIS/AmbiqMicro/Include/apollo3.h"
    struct {
      volatile uint32_t IOCLKEN : 1;

            uint32_t : 7;
      volatile uint32_t FSEL : 3;
      volatile uint32_t DIV3 : 1;



      volatile uint32_t DIVEN : 1;
            uint32_t : 3;
      volatile uint32_t LOWPER : 8;


      volatile uint32_t TOTPER : 8;



    } CLKCFG_b;
  } ;

  union {
    volatile uint32_t SUBMODCTRL;


    struct {
      volatile uint32_t SMOD0EN : 1;
      volatile uint32_t SMOD0TYPE : 3;
      volatile uint32_t SMOD1EN : 1;
      volatile uint32_t SMOD1TYPE : 3;
            uint32_t : 24;
    } SUBMODCTRL_b;
  } ;

  union {
    volatile uint32_t CMD;







    struct {
      volatile uint32_t CMD : 5;
      volatile uint32_t OFFSETCNT : 2;
# 5725 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/CMSIS/AmbiqMicro/Include/apollo3.h"
      volatile uint32_t CONT : 1;

      volatile uint32_t TSIZE : 12;

      volatile uint32_t CMDSEL : 2;

            uint32_t : 2;
      volatile uint32_t OFFSETLO : 8;


    } CMD_b;
  } ;

  union {
    volatile uint32_t DCX;




    struct {
      volatile uint32_t CE0OUT : 1;

      volatile uint32_t CE1OUT : 1;

      volatile uint32_t CE2OUT : 1;

      volatile uint32_t CE3OUT : 1;

      volatile uint32_t DCXEN : 1;



            uint32_t : 27;
    } DCX_b;
  } ;

  union {
    volatile uint32_t OFFSETHI;

    struct {
      volatile uint32_t OFFSETHI : 16;


            uint32_t : 16;
    } OFFSETHI_b;
  } ;

  union {
    volatile uint32_t CMDSTAT;







    struct {
      volatile uint32_t CCMD : 5;
      volatile uint32_t CMDSTAT : 3;
      volatile uint32_t CTSIZE : 12;

            uint32_t : 12;
    } CMDSTAT_b;
  } ;
  volatile const uint32_t RESERVED2[6];

  union {
    volatile uint32_t DMATRIGEN;
# 5805 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/CMSIS/AmbiqMicro/Include/apollo3.h"
    struct {
      volatile uint32_t DCMDCMPEN : 1;



      volatile uint32_t DTHREN : 1;
# 5819 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/CMSIS/AmbiqMicro/Include/apollo3.h"
            uint32_t : 30;
    } DMATRIGEN_b;
  } ;

  union {
    volatile uint32_t DMATRIGSTAT;




    struct {
      volatile uint32_t DCMDCMP : 1;


      volatile uint32_t DTHR : 1;


      volatile uint32_t DTOTCMP : 1;





            uint32_t : 29;
    } DMATRIGSTAT_b;
  } ;
  volatile const uint32_t RESERVED3[14];

  union {
    volatile uint32_t DMACFG;



    struct {
      volatile uint32_t DMAEN : 1;


      volatile uint32_t DMADIR : 1;
            uint32_t : 6;
      volatile uint32_t DMAPRI : 1;
      volatile uint32_t DPWROFF : 1;



            uint32_t : 22;
    } DMACFG_b;
  } ;
  volatile const uint32_t RESERVED4;

  union {
    volatile uint32_t DMATOTCOUNT;





    struct {
      volatile uint32_t TOTCOUNT : 12;


            uint32_t : 20;
    } DMATOTCOUNT_b;
  } ;

  union {
    volatile uint32_t DMATARGADDR;





    struct {
      volatile uint32_t TARGADDR : 20;




            uint32_t : 8;
      volatile uint32_t TARGADDR28 : 1;




            uint32_t : 3;
    } DMATARGADDR_b;
  } ;

  union {
    volatile uint32_t DMASTAT;

    struct {
      volatile uint32_t DMATIP : 1;





      volatile uint32_t DMACPL : 1;


      volatile uint32_t DMAERR : 1;



            uint32_t : 29;
    } DMASTAT_b;
  } ;

  union {
    volatile uint32_t CQCFG;





    struct {
      volatile uint32_t CQEN : 1;




      volatile uint32_t CQPRI : 1;
            uint32_t : 30;
    } CQCFG_b;
  } ;

  union {
    volatile uint32_t CQADDR;
# 5956 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/CMSIS/AmbiqMicro/Include/apollo3.h"
    struct {
            uint32_t : 2;
      volatile uint32_t CQADDR : 18;

            uint32_t : 8;
      volatile uint32_t CQADDR28 : 1;

            uint32_t : 3;
    } CQADDR_b;
  } ;

  union {
    volatile uint32_t CQSTAT;




    struct {
      volatile uint32_t CQTIP : 1;


      volatile uint32_t CQPAUSED : 1;
      volatile uint32_t CQERR : 1;

            uint32_t : 29;
    } CQSTAT_b;
  } ;

  union {
    volatile uint32_t CQFLAGS;

    struct {
      volatile uint32_t CQFLAGS : 16;

      volatile uint32_t CQIRQMASK : 16;



    } CQFLAGS_b;
  } ;

  union {
    volatile uint32_t CQSETCLEAR;






    struct {
      volatile uint32_t CQFSET : 8;


      volatile uint32_t CQFTGL : 8;


      volatile uint32_t CQFCLR : 8;

            uint32_t : 8;
    } CQSETCLEAR_b;
  } ;

  union {
    volatile uint32_t CQPAUSEEN;





    struct {
      volatile uint32_t CQPEN : 16;

            uint32_t : 16;
    } CQPAUSEEN_b;
  } ;

  union {
    volatile uint32_t CQCURIDX;
# 6042 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/CMSIS/AmbiqMicro/Include/apollo3.h"
    struct {
      volatile uint32_t CQCURIDX : 8;



            uint32_t : 24;
    } CQCURIDX_b;
  } ;

  union {
    volatile uint32_t CQENDIDX;
# 6062 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/CMSIS/AmbiqMicro/Include/apollo3.h"
    struct {
      volatile uint32_t CQENDIDX : 8;



            uint32_t : 24;
    } CQENDIDX_b;
  } ;

  union {
    volatile uint32_t STATUS;

    struct {
      volatile uint32_t ERR : 1;

      volatile uint32_t CMDACT : 1;





      volatile uint32_t IDLEST : 1;



            uint32_t : 29;
    } STATUS_b;
  } ;
  volatile const uint32_t RESERVED5[18];

  union {
    volatile uint32_t MSPICFG;



    struct {
      volatile uint32_t SPOL : 1;
      volatile uint32_t SPHA : 1;
      volatile uint32_t FULLDUP : 1;

            uint32_t : 13;
      volatile uint32_t WTFC : 1;
      volatile uint32_t RDFC : 1;
      volatile uint32_t MOSIINV : 1;
            uint32_t : 1;
      volatile uint32_t WTFCIRQ : 1;
      volatile uint32_t WTFCPOL : 1;



      volatile uint32_t RDFCPOL : 1;
      volatile uint32_t SPILSB : 1;


      volatile uint32_t DINDLY : 3;

      volatile uint32_t DOUTDLY : 3;

      volatile uint32_t MSPIRST : 1;

            uint32_t : 1;
    } MSPICFG_b;
  } ;
  volatile const uint32_t RESERVED6[63];

  union {
    volatile uint32_t MI2CCFG;

    struct {
      volatile uint32_t ADDRSZ : 1;

      volatile uint32_t I2CLSB : 1;



      volatile uint32_t ARBEN : 1;


            uint32_t : 1;
      volatile uint32_t SDADLY : 2;
      volatile uint32_t MI2CRST : 1;

            uint32_t : 1;
      volatile uint32_t SCLENDLY : 4;


      volatile uint32_t SDAENDLY : 4;

      volatile uint32_t SMPCNT : 8;


      volatile uint32_t STRDIS : 1;

            uint32_t : 7;
    } MI2CCFG_b;
  } ;

  union {
    volatile uint32_t DEVCFG;

    struct {
      volatile uint32_t DEVADDR : 10;


            uint32_t : 22;
    } DEVCFG_b;
  } ;
  volatile const uint32_t RESERVED7[2];

  union {
    volatile uint32_t IOMDBG;

    struct {
      volatile uint32_t DBGEN : 1;


      volatile uint32_t IOCLKON : 1;


      volatile uint32_t APBCLKON : 1;


      volatile uint32_t DBGDATA : 29;


    } IOMDBG_b;
  } ;
} IOM0_Type;
# 6202 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/CMSIS/AmbiqMicro/Include/apollo3.h"
typedef struct {
  volatile const uint32_t RESERVED[64];

  union {
    volatile uint32_t FIFOPTR;

    struct {
      volatile uint32_t FIFOPTR : 8;
      volatile uint32_t FIFOSIZ : 8;
            uint32_t : 16;
    } FIFOPTR_b;
  } ;

  union {
    volatile uint32_t FIFOCFG;

    struct {
      volatile uint32_t FIFOBASE : 5;


            uint32_t : 3;
      volatile uint32_t FIFOMAX : 6;


            uint32_t : 10;
      volatile uint32_t ROBASE : 6;

            uint32_t : 2;
    } FIFOCFG_b;
  } ;

  union {
    volatile uint32_t FIFOTHR;

    struct {
      volatile uint32_t FIFOTHR : 8;
            uint32_t : 24;
    } FIFOTHR_b;
  } ;

  union {
    volatile uint32_t FUPD;

    struct {
      volatile uint32_t FIFOUPD : 1;
      volatile uint32_t IOREAD : 1;
            uint32_t : 30;
    } FUPD_b;
  } ;

  union {
    volatile uint32_t FIFOCTR;

    struct {
      volatile uint32_t FIFOCTR : 10;
            uint32_t : 22;
    } FIFOCTR_b;
  } ;

  union {
    volatile uint32_t FIFOINC;

    struct {
      volatile uint32_t FIFOINC : 10;

            uint32_t : 22;
    } FIFOINC_b;
  } ;

  union {
    volatile uint32_t CFG;

    struct {
      volatile uint32_t IFCSEL : 1;
      volatile uint32_t SPOL : 1;
      volatile uint32_t LSB : 1;
            uint32_t : 1;
      volatile uint32_t STARTRD : 1;
            uint32_t : 3;
      volatile uint32_t I2CADDR : 12;
            uint32_t : 11;
      volatile uint32_t IFCEN : 1;
    } CFG_b;
  } ;

  union {
    volatile uint32_t PRENC;

    struct {
      volatile uint32_t PRENC : 5;
            uint32_t : 27;
    } PRENC_b;
  } ;

  union {
    volatile uint32_t IOINTCTL;

    struct {
      volatile uint32_t IOINTEN : 8;

      volatile uint32_t IOINT : 8;
      volatile uint32_t IOINTCLR : 1;

            uint32_t : 7;
      volatile uint32_t IOINTSET : 8;

    } IOINTCTL_b;
  } ;

  union {
    volatile uint32_t GENADD;

    struct {
      volatile uint32_t GADATA : 8;
            uint32_t : 24;
    } GENADD_b;
  } ;
  volatile const uint32_t RESERVED1[54];

  union {
    volatile uint32_t INTEN;


    struct {
      volatile uint32_t FSIZE : 1;
      volatile uint32_t FOVFL : 1;
      volatile uint32_t FUNDFL : 1;
      volatile uint32_t FRDERR : 1;
      volatile uint32_t GENAD : 1;
      volatile uint32_t IOINTW : 1;
      volatile uint32_t XCMPRF : 1;
      volatile uint32_t XCMPRR : 1;
      volatile uint32_t XCMPWF : 1;
      volatile uint32_t XCMPWR : 1;
            uint32_t : 22;
    } INTEN_b;
  } ;

  union {
    volatile uint32_t INTSTAT;


    struct {
      volatile uint32_t FSIZE : 1;
      volatile uint32_t FOVFL : 1;
      volatile uint32_t FUNDFL : 1;
      volatile uint32_t FRDERR : 1;
      volatile uint32_t GENAD : 1;
      volatile uint32_t IOINTW : 1;
      volatile uint32_t XCMPRF : 1;
      volatile uint32_t XCMPRR : 1;
      volatile uint32_t XCMPWF : 1;
      volatile uint32_t XCMPWR : 1;
            uint32_t : 22;
    } INTSTAT_b;
  } ;

  union {
    volatile uint32_t INTCLR;



    struct {
      volatile uint32_t FSIZE : 1;
      volatile uint32_t FOVFL : 1;
      volatile uint32_t FUNDFL : 1;
      volatile uint32_t FRDERR : 1;
      volatile uint32_t GENAD : 1;
      volatile uint32_t IOINTW : 1;
      volatile uint32_t XCMPRF : 1;
      volatile uint32_t XCMPRR : 1;
      volatile uint32_t XCMPWF : 1;
      volatile uint32_t XCMPWR : 1;
            uint32_t : 22;
    } INTCLR_b;
  } ;

  union {
    volatile uint32_t INTSET;



    struct {
      volatile uint32_t FSIZE : 1;
      volatile uint32_t FOVFL : 1;
      volatile uint32_t FUNDFL : 1;
      volatile uint32_t FRDERR : 1;
      volatile uint32_t GENAD : 1;
      volatile uint32_t IOINTW : 1;
      volatile uint32_t XCMPRF : 1;
      volatile uint32_t XCMPRR : 1;
      volatile uint32_t XCMPWF : 1;
      volatile uint32_t XCMPWR : 1;
            uint32_t : 22;
    } INTSET_b;
  } ;

  union {
    volatile uint32_t REGACCINTEN;


    struct {
      volatile uint32_t REGACC : 32;
    } REGACCINTEN_b;
  } ;

  union {
    volatile uint32_t REGACCINTSTAT;


    struct {
      volatile uint32_t REGACC : 32;
    } REGACCINTSTAT_b;
  } ;

  union {
    volatile uint32_t REGACCINTCLR;



    struct {
      volatile uint32_t REGACC : 32;
    } REGACCINTCLR_b;
  } ;

  union {
    volatile uint32_t REGACCINTSET;



    struct {
      volatile uint32_t REGACC : 32;
    } REGACCINTSET_b;
  } ;
} IOSLAVE_Type;
# 6449 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/CMSIS/AmbiqMicro/Include/apollo3.h"
typedef struct {

  union {
    volatile uint32_t CHIPPN;

    struct {
      volatile uint32_t PARTNUM : 32;
    } CHIPPN_b;
  } ;

  union {
    volatile uint32_t CHIPID0;

    struct {
      volatile uint32_t CHIPID0 : 32;
    } CHIPID0_b;
  } ;

  union {
    volatile uint32_t CHIPID1;

    struct {
      volatile uint32_t CHIPID1 : 32;
    } CHIPID1_b;
  } ;

  union {
    volatile uint32_t CHIPREV;

    struct {
      volatile uint32_t REVMIN : 4;
      volatile uint32_t REVMAJ : 4;
      volatile uint32_t SIPART : 12;
            uint32_t : 12;
    } CHIPREV_b;
  } ;

  union {
    volatile uint32_t VENDORID;

    struct {
      volatile uint32_t VENDORID : 32;
    } VENDORID_b;
  } ;

  union {
    volatile uint32_t SKU;

    struct {
      volatile uint32_t ALLOWBURST : 1;
      volatile uint32_t ALLOWBLE : 1;
      volatile uint32_t SECBOOT : 1;
            uint32_t : 29;
    } SKU_b;
  } ;

  union {
    volatile uint32_t FEATUREENABLE;

    struct {
      volatile uint32_t BLEREQ : 1;
      volatile uint32_t BLEACK : 1;
      volatile uint32_t BLEAVAIL : 1;
            uint32_t : 1;
      volatile uint32_t BURSTREQ : 1;
      volatile uint32_t BURSTACK : 1;
      volatile uint32_t BURSTAVAIL : 1;
            uint32_t : 25;
    } FEATUREENABLE_b;
  } ;
  volatile const uint32_t RESERVED;

  union {
    volatile uint32_t DEBUGGER;

    struct {
      volatile uint32_t LOCKOUT : 1;
            uint32_t : 31;
    } DEBUGGER_b;
  } ;
  volatile const uint32_t RESERVED1[55];

  union {
    volatile uint32_t BODCTRL;

    struct {
      volatile uint32_t BODLPWD : 1;
      volatile uint32_t BODHPWD : 1;
      volatile uint32_t BODCPWD : 1;
      volatile uint32_t BODFPWD : 1;
      volatile uint32_t BODLVREFSEL : 1;

      volatile uint32_t BODHVREFSEL : 1;

            uint32_t : 26;
    } BODCTRL_b;
  } ;

  union {
    volatile uint32_t ADCPWRDLY;

    struct {
      volatile uint32_t ADCPWR0 : 8;


      volatile uint32_t ADCPWR1 : 8;


            uint32_t : 16;
    } ADCPWRDLY_b;
  } ;
  volatile const uint32_t RESERVED2;

  union {
    volatile uint32_t ADCCAL;

    struct {
      volatile uint32_t CALONPWRUP : 1;
      volatile uint32_t ADCCALIBRATED : 1;
            uint32_t : 30;
    } ADCCAL_b;
  } ;

  union {
    volatile uint32_t ADCBATTLOAD;

    struct {
      volatile uint32_t BATTLOAD : 1;
            uint32_t : 31;
    } ADCBATTLOAD_b;
  } ;
  volatile const uint32_t RESERVED3;

  union {
    volatile uint32_t ADCTRIM;

    struct {
      volatile uint32_t ADCREFKEEPIBTRIM : 2;
            uint32_t : 4;
      volatile uint32_t ADCREFBUFTRIM : 5;
      volatile uint32_t ADCRFBUFIBTRIM : 2;
            uint32_t : 19;
    } ADCTRIM_b;
  } ;

  union {
    volatile uint32_t ADCREFCOMP;

    struct {
      volatile uint32_t ADC_REFCOMP_OUT : 1;
            uint32_t : 7;
      volatile uint32_t ADCREFKEEPTRIM : 5;
            uint32_t : 3;
      volatile uint32_t ADCRFCMPEN : 1;
            uint32_t : 15;
    } ADCREFCOMP_b;
  } ;

  union {
    volatile uint32_t XTALCTRL;

    struct {
      volatile uint32_t XTALSWE : 1;
      volatile uint32_t FDBKDSBLXTAL : 1;
      volatile uint32_t BYPCMPRXTAL : 1;
      volatile uint32_t PDNBCOREXTAL : 1;
      volatile uint32_t PDNBCMPRXTAL : 1;
      volatile uint32_t PWDBODXTAL : 1;
      volatile uint32_t XTALIBUFTRIM : 2;
      volatile uint32_t XTALICOMPTRIM : 2;
            uint32_t : 22;
    } XTALCTRL_b;
  } ;

  union {
    volatile uint32_t XTALGENCTRL;

    struct {
      volatile uint32_t ACWARMUP : 2;
      volatile uint32_t XTALBIASTRIM : 6;
      volatile uint32_t XTALKSBIASTRIM : 6;

            uint32_t : 18;
    } XTALGENCTRL_b;
  } ;
  volatile const uint32_t RESERVED4[28];

  union {
    volatile uint32_t MISCCTRL;

    struct {
      volatile uint32_t RESERVED_RW_0 : 5;



      volatile uint32_t BLE_RESETN : 1;
            uint32_t : 26;
    } MISCCTRL_b;
  } ;
  volatile const uint32_t RESERVED5;

  union {
    volatile uint32_t BOOTLOADER;

    struct {
      volatile uint32_t BOOTLOADERLOW : 1;

      volatile uint32_t SBLOCK : 1;

      volatile uint32_t PROTLOCK : 1;

            uint32_t : 23;
      volatile uint32_t SECBOOTFEATURE : 2;
      volatile uint32_t SECBOOT : 2;

      volatile uint32_t SECBOOTONRST : 2;

    } BOOTLOADER_b;
  } ;

  union {
    volatile uint32_t SHADOWVALID;



    struct {
      volatile uint32_t VALID : 1;

      volatile uint32_t BLDSLEEP : 1;

      volatile uint32_t INFO0_VALID : 1;
            uint32_t : 29;
    } SHADOWVALID_b;
  } ;
  volatile const uint32_t RESERVED6[2];

  union {
    volatile uint32_t SCRATCH0;

    struct {
      volatile uint32_t SCRATCH0 : 32;
    } SCRATCH0_b;
  } ;

  union {
    volatile uint32_t SCRATCH1;

    struct {
      volatile uint32_t SCRATCH1 : 32;
    } SCRATCH1_b;
  } ;
  volatile const uint32_t RESERVED7[2];

  union {
    volatile uint32_t ICODEFAULTADDR;


    struct {
      volatile uint32_t ICODEFAULTADDR : 32;



    } ICODEFAULTADDR_b;
  } ;

  union {
    volatile uint32_t DCODEFAULTADDR;


    struct {
      volatile uint32_t DCODEFAULTADDR : 32;



    } DCODEFAULTADDR_b;
  } ;

  union {
    volatile uint32_t SYSFAULTADDR;


    struct {
      volatile uint32_t SYSFAULTADDR : 32;



    } SYSFAULTADDR_b;
  } ;

  union {
    volatile uint32_t FAULTSTATUS;




    struct {
      volatile uint32_t ICODEFAULT : 1;


      volatile uint32_t DCODEFAULT : 1;


      volatile uint32_t SYSFAULT : 1;


            uint32_t : 29;
    } FAULTSTATUS_b;
  } ;

  union {
    volatile uint32_t FAULTCAPTUREEN;

    struct {
      volatile uint32_t FAULTCAPTUREEN : 1;


            uint32_t : 31;
    } FAULTCAPTUREEN_b;
  } ;
  volatile const uint32_t RESERVED8[11];

  union {
    volatile uint32_t DBGR1;

    struct {
      volatile uint32_t ONETO8 : 32;
    } DBGR1_b;
  } ;

  union {
    volatile uint32_t DBGR2;

    struct {
      volatile uint32_t COOLCODE : 32;
    } DBGR2_b;
  } ;
  volatile const uint32_t RESERVED9[6];

  union {
    volatile uint32_t PMUENABLE;

    struct {
      volatile uint32_t ENABLE : 1;






            uint32_t : 31;
    } PMUENABLE_b;
  } ;
  volatile const uint32_t RESERVED10[11];

  union {
    volatile uint32_t TPIUCTRL;


    struct {
      volatile uint32_t ENABLE : 1;


            uint32_t : 7;
      volatile uint32_t CLKSEL : 3;

            uint32_t : 21;
    } TPIUCTRL_b;
  } ;
  volatile const uint32_t RESERVED11[4];

  union {
    volatile uint32_t OTAPOINTER;


    struct {
      volatile uint32_t OTAVALID : 1;
      volatile uint32_t OTASBLUPDATE : 1;
      volatile uint32_t OTAPOINTER : 30;
    } OTAPOINTER_b;
  } ;
  volatile const uint32_t RESERVED12[6];

  union {
    volatile uint32_t APBDMACTRL;


    struct {
      volatile uint32_t DMA_ENABLE : 1;

      volatile uint32_t DECODEABORT : 1;



            uint32_t : 6;
      volatile uint32_t HYSTERESIS : 8;




            uint32_t : 16;
    } APBDMACTRL_b;
  } ;

  union {
    volatile uint32_t SRAMMODE;

    struct {
      volatile uint32_t IPREFETCH : 1;



      volatile uint32_t IPREFETCH_CACHE : 1;

            uint32_t : 2;
      volatile uint32_t DPREFETCH : 1;



      volatile uint32_t DPREFETCH_CACHE : 1;

            uint32_t : 26;
    } SRAMMODE_b;
  } ;
  volatile const uint32_t RESERVED13[48];

  union {
    volatile uint32_t KEXTCLKSEL;
# 6885 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/CMSIS/AmbiqMicro/Include/apollo3.h"
    struct {
      volatile uint32_t KEXTCLKSEL : 32;
    } KEXTCLKSEL_b;
  } ;
  volatile const uint32_t RESERVED14;

  union {
    volatile uint32_t SIMOBUCK1;

    struct {
      volatile uint32_t COREACTIVETRIM : 10;
      volatile uint32_t SIMOBUCKCORELPTRIM : 6;
      volatile uint32_t MEMACTIVETRIM : 6;
      volatile uint32_t SIMOBUCKMEMLPTRIM : 6;
      volatile uint32_t CORETEMPCOTRIM : 4;
    } SIMOBUCK1_b;
  } ;

  union {
    volatile uint32_t SIMOBUCK2;

    struct {
      volatile uint32_t SIMOBUCKTONGENTRIM : 5;
      volatile uint32_t RESERVED_RW_5 : 11;



      volatile uint32_t SIMOBUCKCORELPHIGHTONTRIM : 4;
      volatile uint32_t SIMOBUCKCORELPLOWTONTRIM : 4;
      volatile uint32_t RESERVED_RW_24 : 4;



      volatile uint32_t SIMOBUCKCORELEAKAGETRIM : 2;
      volatile uint32_t RESERVED_RW_30 : 2;



    } SIMOBUCK2_b;
  } ;

  union {
    volatile uint32_t SIMOBUCK3;

    struct {
      volatile uint32_t SIMOBUCKCORELPHIGHTOFFTRIM : 4;
      volatile uint32_t SIMOBUCKCORELPLOWTOFFTRIM : 4;
      volatile uint32_t SIMOBUCKMEMLPHIGHTOFFTRIM : 4;
      volatile uint32_t SIMOBUCKMEMLPLOWTOFFTRIM : 4;
      volatile uint32_t RESERVED_RW_16 : 11;



      volatile uint32_t SIMOBUCKMEMLPHIGHTONTRIM : 4;
      volatile uint32_t RESERVED_RW_31 : 1;



    } SIMOBUCK3_b;
  } ;

  union {
    volatile uint32_t SIMOBUCK4;

    struct {
      volatile uint32_t SIMOBUCKMEMLPLOWTONTRIM : 4;
            uint32_t : 17;
      volatile uint32_t SIMOBUCKCLKDIVSEL : 2;
      volatile uint32_t SIMOBUCKCOMP2LPEN : 1;
      volatile uint32_t SIMOBUCKCOMP2TIMEOUTEN : 1;
            uint32_t : 7;
    } SIMOBUCK4_b;
  } ;
  volatile const uint32_t RESERVED15[2];

  union {
    volatile uint32_t BLEBUCK2;

    struct {
      volatile uint32_t BLEBUCKTONLOWTRIM : 6;
      volatile uint32_t BLEBUCKTONHITRIM : 6;
      volatile uint32_t BLEBUCKTOND2ATRIM : 6;
            uint32_t : 14;
    } BLEBUCK2_b;
  } ;
  volatile const uint32_t RESERVED16[13];

  union {
    volatile uint32_t FLASHWPROT0;

    struct {
      volatile uint32_t FW0BITS : 32;




    } FLASHWPROT0_b;
  } ;

  union {
    volatile uint32_t FLASHWPROT1;

    struct {
      volatile uint32_t FW1BITS : 32;




    } FLASHWPROT1_b;
  } ;
  volatile const uint32_t RESERVED17[2];

  union {
    volatile uint32_t FLASHRPROT0;

    struct {
      volatile uint32_t FR0BITS : 32;




    } FLASHRPROT0_b;
  } ;

  union {
    volatile uint32_t FLASHRPROT1;

    struct {
      volatile uint32_t FR1BITS : 32;




    } FLASHRPROT1_b;
  } ;
  volatile const uint32_t RESERVED18[2];

  union {
    volatile uint32_t DMASRAMWRITEPROTECT0;


    struct {
      volatile uint32_t DMA_WPROT0 : 32;



    } DMASRAMWRITEPROTECT0_b;
  } ;

  union {
    volatile uint32_t DMASRAMWRITEPROTECT1;


    struct {
      volatile uint32_t DMA_WPROT1 : 16;



            uint32_t : 16;
    } DMASRAMWRITEPROTECT1_b;
  } ;
  volatile const uint32_t RESERVED19[2];

  union {
    volatile uint32_t DMASRAMREADPROTECT0;


    struct {
      volatile uint32_t DMA_RPROT0 : 32;



    } DMASRAMREADPROTECT0_b;
  } ;

  union {
    volatile uint32_t DMASRAMREADPROTECT1;


    struct {
      volatile uint32_t DMA_RPROT1 : 16;



            uint32_t : 16;
    } DMASRAMREADPROTECT1_b;
  } ;
} MCUCTRL_Type;
# 7085 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/CMSIS/AmbiqMicro/Include/apollo3.h"
typedef struct {

  union {
    volatile uint32_t CTRL;






    struct {
      volatile uint32_t START : 1;


      volatile uint32_t STATUS : 1;

      volatile uint32_t BUSY : 1;

      volatile uint32_t QUADCMD : 1;




            uint32_t : 2;
      volatile uint32_t BIGENDIAN : 1;

      volatile uint32_t ENTURN : 1;


      volatile uint32_t SENDA : 1;

      volatile uint32_t SENDI : 1;

      volatile uint32_t TXRX : 1;

      volatile uint32_t PIOSCRAMBLE : 1;


            uint32_t : 4;
      volatile uint32_t XFERBYTES : 16;

    } CTRL_b;
  } ;

  union {
    volatile uint32_t CFG;


    struct {
      volatile uint32_t DEVCFG : 4;



      volatile uint32_t ASIZE : 2;
      volatile uint32_t ISIZE : 1;


      volatile uint32_t SEPIO : 1;


      volatile uint32_t TURNAROUND : 6;

            uint32_t : 2;
      volatile uint32_t CPHA : 1;
      volatile uint32_t CPOL : 1;
            uint32_t : 14;
    } CFG_b;
  } ;

  union {
    volatile uint32_t ADDR;

    struct {
      volatile uint32_t ADDR : 32;


    } ADDR_b;
  } ;

  union {
    volatile uint32_t INSTR;

    struct {
      volatile uint32_t INSTR : 16;

            uint32_t : 16;
    } INSTR_b;
  } ;

  union {
    volatile uint32_t TXFIFO;

    struct {
      volatile uint32_t TXFIFO : 32;


    } TXFIFO_b;
  } ;

  union {
    volatile uint32_t RXFIFO;

    struct {
      volatile uint32_t RXFIFO : 32;

    } RXFIFO_b;
  } ;

  union {
    volatile uint32_t TXENTRIES;

    struct {
      volatile uint32_t TXENTRIES : 5;
            uint32_t : 27;
    } TXENTRIES_b;
  } ;

  union {
    volatile uint32_t RXENTRIES;

    struct {
      volatile uint32_t RXENTRIES : 5;
            uint32_t : 27;
    } RXENTRIES_b;
  } ;

  union {
    volatile uint32_t THRESHOLD;


    struct {
      volatile uint32_t TXTHRESH : 5;
            uint32_t : 3;
      volatile uint32_t RXTHRESH : 5;
            uint32_t : 19;
    } THRESHOLD_b;
  } ;
  volatile const uint32_t RESERVED[55];

  union {
    volatile uint32_t MSPICFG;






    struct {
      volatile uint32_t APBCLK : 1;

      volatile uint32_t RXCAP : 1;






      volatile uint32_t RXNEG : 1;


      volatile uint32_t TXNEG : 1;

      volatile uint32_t IOMSEL : 3;
            uint32_t : 1;
      volatile uint32_t CLKDIV : 6;





            uint32_t : 15;
      volatile uint32_t FIFORESET : 1;


      volatile uint32_t IPRSTN : 1;


      volatile uint32_t PRSTN : 1;


    } MSPICFG_b;
  } ;

  union {
    volatile uint32_t PADCFG;





    struct {
      volatile uint32_t OUT3 : 1;
      volatile uint32_t OUT4 : 1;
      volatile uint32_t OUT5 : 1;
      volatile uint32_t OUT6 : 1;
      volatile uint32_t OUT7 : 1;
            uint32_t : 11;
      volatile uint32_t IN0 : 2;

      volatile uint32_t IN1 : 1;
      volatile uint32_t IN2 : 1;
      volatile uint32_t IN3 : 1;
      volatile uint32_t REVCS : 1;


            uint32_t : 10;
    } PADCFG_b;
  } ;

  union {
    volatile uint32_t PADOUTEN;



    struct {
      volatile uint32_t OUTEN : 9;


            uint32_t : 23;
    } PADOUTEN_b;
  } ;

  union {
    volatile uint32_t FLASH;



    struct {
      volatile uint32_t XIPEN : 1;


            uint32_t : 1;
      volatile uint32_t XIPACK : 2;

      volatile uint32_t XIPBIGENDIAN : 1;

      volatile uint32_t XIPENTURN : 1;

      volatile uint32_t XIPSENDA : 1;


      volatile uint32_t XIPSENDI : 1;


      volatile uint32_t XIPMIXED : 3;


            uint32_t : 5;
      volatile uint32_t WRITEINSTR : 8;
      volatile uint32_t READINSTR : 8;
    } FLASH_b;
  } ;
  volatile const uint32_t RESERVED1[4];

  union {
    volatile uint32_t SCRAMBLING;



    struct {
      volatile uint32_t SCRSTART : 10;


            uint32_t : 6;
      volatile uint32_t SCREND : 10;


            uint32_t : 5;
      volatile uint32_t SCRENABLE : 1;



    } SCRAMBLING_b;
  } ;
  volatile const uint32_t RESERVED2[55];

  union {
    volatile uint32_t INTEN;


    struct {
      volatile uint32_t CMDCMP : 1;

      volatile uint32_t TXE : 1;
      volatile uint32_t TXO : 1;

      volatile uint32_t RXU : 1;

      volatile uint32_t RXO : 1;

      volatile uint32_t RXF : 1;
      volatile uint32_t DCMP : 1;
      volatile uint32_t DERR : 1;
      volatile uint32_t CQCMP : 1;
      volatile uint32_t CQUPD : 1;


      volatile uint32_t CQPAUSED : 1;
      volatile uint32_t CQERR : 1;
      volatile uint32_t SCRERR : 1;

            uint32_t : 19;
    } INTEN_b;
  } ;

  union {
    volatile uint32_t INTSTAT;


    struct {
      volatile uint32_t CMDCMP : 1;

      volatile uint32_t TXE : 1;
      volatile uint32_t TXO : 1;

      volatile uint32_t RXU : 1;

      volatile uint32_t RXO : 1;

      volatile uint32_t RXF : 1;
      volatile uint32_t DCMP : 1;
      volatile uint32_t DERR : 1;
      volatile uint32_t CQCMP : 1;
      volatile uint32_t CQUPD : 1;


      volatile uint32_t CQPAUSED : 1;
      volatile uint32_t CQERR : 1;
      volatile uint32_t SCRERR : 1;

            uint32_t : 19;
    } INTSTAT_b;
  } ;

  union {
    volatile uint32_t INTCLR;



    struct {
      volatile uint32_t CMDCMP : 1;

      volatile uint32_t TXE : 1;
      volatile uint32_t TXO : 1;

      volatile uint32_t RXU : 1;

      volatile uint32_t RXO : 1;

      volatile uint32_t RXF : 1;
      volatile uint32_t DCMP : 1;
      volatile uint32_t DERR : 1;
      volatile uint32_t CQCMP : 1;
      volatile uint32_t CQUPD : 1;


      volatile uint32_t CQPAUSED : 1;
      volatile uint32_t CQERR : 1;
      volatile uint32_t SCRERR : 1;

            uint32_t : 19;
    } INTCLR_b;
  } ;

  union {
    volatile uint32_t INTSET;



    struct {
      volatile uint32_t CMDCMP : 1;

      volatile uint32_t TXE : 1;
      volatile uint32_t TXO : 1;

      volatile uint32_t RXU : 1;

      volatile uint32_t RXO : 1;

      volatile uint32_t RXF : 1;
      volatile uint32_t DCMP : 1;
      volatile uint32_t DERR : 1;
      volatile uint32_t CQCMP : 1;
      volatile uint32_t CQUPD : 1;


      volatile uint32_t CQPAUSED : 1;
      volatile uint32_t CQERR : 1;
      volatile uint32_t SCRERR : 1;

            uint32_t : 19;
    } INTSET_b;
  } ;
  volatile const uint32_t RESERVED3[16];

  union {
    volatile uint32_t DMACFG;

    struct {
      volatile uint32_t DMAEN : 2;

      volatile uint32_t DMADIR : 1;
      volatile uint32_t DMAPRI : 2;
            uint32_t : 13;
      volatile uint32_t DMAPWROFF : 1;
            uint32_t : 13;
    } DMACFG_b;
  } ;

  union {
    volatile uint32_t DMASTAT;

    struct {
      volatile uint32_t DMATIP : 1;





      volatile uint32_t DMACPL : 1;

      volatile uint32_t DMAERR : 1;

      volatile uint32_t SCRERR : 1;


            uint32_t : 28;
    } DMASTAT_b;
  } ;

  union {
    volatile uint32_t DMATARGADDR;

    struct {
      volatile uint32_t TARGADDR : 32;



    } DMATARGADDR_b;
  } ;

  union {
    volatile uint32_t DMADEVADDR;

    struct {
      volatile uint32_t DEVADDR : 32;

    } DMADEVADDR_b;
  } ;

  union {
    volatile uint32_t DMATOTCOUNT;

    struct {
      volatile uint32_t TOTCOUNT : 16;
            uint32_t : 16;
    } DMATOTCOUNT_b;
  } ;

  union {
    volatile uint32_t DMABCOUNT;

    struct {
      volatile uint32_t BCOUNT : 8;


            uint32_t : 24;
    } DMABCOUNT_b;
  } ;
  volatile const uint32_t RESERVED4[4];

  union {
    volatile uint32_t DMATHRESH;




    struct {
      volatile uint32_t DMATHRESH : 4;




            uint32_t : 28;
    } DMATHRESH_b;
  } ;
  volatile const uint32_t RESERVED5[9];

  union {
    volatile uint32_t CQCFG;


    struct {
      volatile uint32_t CQEN : 1;

      volatile uint32_t CQPRI : 1;
      volatile uint32_t CQPWROFF : 1;
      volatile uint32_t CQAUTOCLEARMASK : 1;

            uint32_t : 28;
    } CQCFG_b;
  } ;
  volatile const uint32_t RESERVED6;

  union {
    volatile uint32_t CQADDR;
# 7599 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/CMSIS/AmbiqMicro/Include/apollo3.h"
    struct {
      volatile uint32_t CQADDR : 29;

            uint32_t : 3;
    } CQADDR_b;
  } ;

  union {
    volatile uint32_t CQSTAT;

    struct {
      volatile uint32_t CQTIP : 1;


      volatile uint32_t CQCPL : 1;

      volatile uint32_t CQERR : 1;

      volatile uint32_t CQPAUSED : 1;
            uint32_t : 28;
    } CQSTAT_b;
  } ;

  union {
    volatile uint32_t CQFLAGS;

    struct {
      volatile uint32_t CQFLAGS : 16;

            uint32_t : 16;
    } CQFLAGS_b;
  } ;

  union {
    volatile uint32_t CQSETCLEAR;

    struct {
      volatile uint32_t CQFSET : 8;

      volatile uint32_t CQFTOGGLE : 8;
      volatile uint32_t CQFCLR : 8;
            uint32_t : 8;
    } CQSETCLEAR_b;
  } ;

  union {
    volatile uint32_t CQPAUSE;

    struct {
      volatile uint32_t CQMASK : 16;

            uint32_t : 16;
    } CQPAUSE_b;
  } ;
  volatile const uint32_t RESERVED7;

  union {
    volatile uint32_t CQCURIDX;
# 7669 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/CMSIS/AmbiqMicro/Include/apollo3.h"
    struct {
      volatile uint32_t CQCURIDX : 8;




            uint32_t : 24;
    } CQCURIDX_b;
  } ;

  union {
    volatile uint32_t CQENDIDX;

    struct {
      volatile uint32_t CQENDIDX : 8;



            uint32_t : 24;
    } CQENDIDX_b;
  } ;
} MSPI_Type;
# 7703 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/CMSIS/AmbiqMicro/Include/apollo3.h"
typedef struct {

  union {
    volatile uint32_t PCFG;

    struct {
      volatile uint32_t PDMCOREEN : 1;
      volatile uint32_t SOFTMUTE : 1;
      volatile uint32_t CYCLES : 3;
      volatile uint32_t HPCUTOFF : 4;
      volatile uint32_t ADCHPD : 1;
      volatile uint32_t SINCRATE : 7;
      volatile uint32_t MCLKDIV : 2;
            uint32_t : 2;
      volatile uint32_t PGALEFT : 5;
      volatile uint32_t PGARIGHT : 5;
      volatile uint32_t LRSWAP : 1;
    } PCFG_b;
  } ;

  union {
    volatile uint32_t VCFG;

    struct {
            uint32_t : 3;
      volatile uint32_t CHSET : 2;
            uint32_t : 3;
      volatile uint32_t PCMPACK : 1;
            uint32_t : 7;
      volatile uint32_t SELAP : 1;
      volatile uint32_t DMICKDEL : 1;
            uint32_t : 1;
      volatile uint32_t BCLKINV : 1;
      volatile uint32_t I2SEN : 1;
            uint32_t : 5;
      volatile uint32_t PDMCLKEN : 1;
      volatile uint32_t PDMCLKSEL : 3;
      volatile uint32_t RSTB : 1;
      volatile uint32_t IOCLKEN : 1;
    } VCFG_b;
  } ;

  union {
    volatile uint32_t VOICESTAT;

    struct {
      volatile uint32_t FIFOCNT : 6;
            uint32_t : 26;
    } VOICESTAT_b;
  } ;

  union {
    volatile uint32_t FIFOREAD;

    struct {
      volatile uint32_t FIFOREAD : 32;
    } FIFOREAD_b;
  } ;

  union {
    volatile uint32_t FIFOFLUSH;

    struct {
      volatile uint32_t FIFOFLUSH : 1;
            uint32_t : 31;
    } FIFOFLUSH_b;
  } ;

  union {
    volatile uint32_t FIFOTHR;

    struct {
      volatile uint32_t FIFOTHR : 5;


            uint32_t : 27;
    } FIFOTHR_b;
  } ;
  volatile const uint32_t RESERVED[122];

  union {
    volatile uint32_t INTEN;


    struct {
      volatile uint32_t THR : 1;
      volatile uint32_t OVF : 1;
      volatile uint32_t UNDFL : 1;
      volatile uint32_t DCMP : 1;
      volatile uint32_t DERR : 1;
            uint32_t : 27;
    } INTEN_b;
  } ;

  union {
    volatile uint32_t INTSTAT;


    struct {
      volatile uint32_t THR : 1;
      volatile uint32_t OVF : 1;
      volatile uint32_t UNDFL : 1;
      volatile uint32_t DCMP : 1;
      volatile uint32_t DERR : 1;
            uint32_t : 27;
    } INTSTAT_b;
  } ;

  union {
    volatile uint32_t INTCLR;



    struct {
      volatile uint32_t THR : 1;
      volatile uint32_t OVF : 1;
      volatile uint32_t UNDFL : 1;
      volatile uint32_t DCMP : 1;
      volatile uint32_t DERR : 1;
            uint32_t : 27;
    } INTCLR_b;
  } ;

  union {
    volatile uint32_t INTSET;



    struct {
      volatile uint32_t THR : 1;
      volatile uint32_t OVF : 1;
      volatile uint32_t UNDFL : 1;
      volatile uint32_t DCMP : 1;
      volatile uint32_t DERR : 1;
            uint32_t : 27;
    } INTSET_b;
  } ;
  volatile const uint32_t RESERVED1[12];

  union {
    volatile uint32_t DMATRIGEN;

    struct {
      volatile uint32_t DTHR : 1;

      volatile uint32_t DTHR90 : 1;

            uint32_t : 30;
    } DMATRIGEN_b;
  } ;

  union {
    volatile uint32_t DMATRIGSTAT;

    struct {
      volatile uint32_t DTHRSTAT : 1;
      volatile uint32_t DTHR90STAT : 1;
            uint32_t : 30;
    } DMATRIGSTAT_b;
  } ;
  volatile const uint32_t RESERVED2[14];

  union {
    volatile uint32_t DMACFG;

    struct {
      volatile uint32_t DMAEN : 1;
            uint32_t : 1;
      volatile uint32_t DMADIR : 1;
            uint32_t : 5;
      volatile uint32_t DMAPRI : 1;
      volatile uint32_t DAUTOHIP : 1;

      volatile uint32_t DPWROFF : 1;
            uint32_t : 21;
    } DMACFG_b;
  } ;
  volatile const uint32_t RESERVED3;

  union {
    volatile uint32_t DMATOTCOUNT;

    struct {
      volatile uint32_t TOTCOUNT : 20;

            uint32_t : 12;
    } DMATOTCOUNT_b;
  } ;

  union {
    volatile uint32_t DMATARGADDR;

    struct {
      volatile uint32_t LTARGADDR : 20;


      volatile uint32_t UTARGADDR : 12;
    } DMATARGADDR_b;
  } ;

  union {
    volatile uint32_t DMASTAT;

    struct {
      volatile uint32_t DMATIP : 1;
      volatile uint32_t DMACPL : 1;
      volatile uint32_t DMAERR : 1;
            uint32_t : 29;
    } DMASTAT_b;
  } ;
} PDM_Type;
# 7926 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/CMSIS/AmbiqMicro/Include/apollo3.h"
typedef struct {

  union {
    volatile uint32_t SUPPLYSRC;

    struct {
      volatile uint32_t BLEBUCKEN : 1;




            uint32_t : 31;
    } SUPPLYSRC_b;
  } ;

  union {
    volatile uint32_t SUPPLYSTATUS;



    struct {
      volatile uint32_t SIMOBUCKON : 1;

      volatile uint32_t BLEBUCKON : 1;




            uint32_t : 30;
    } SUPPLYSTATUS_b;
  } ;

  union {
    volatile uint32_t DEVPWREN;

    struct {
      volatile uint32_t PWRIOS : 1;
      volatile uint32_t PWRIOM0 : 1;
      volatile uint32_t PWRIOM1 : 1;
      volatile uint32_t PWRIOM2 : 1;
      volatile uint32_t PWRIOM3 : 1;
      volatile uint32_t PWRIOM4 : 1;
      volatile uint32_t PWRIOM5 : 1;
      volatile uint32_t PWRUART0 : 1;
      volatile uint32_t PWRUART1 : 1;
      volatile uint32_t PWRADC : 1;
      volatile uint32_t PWRSCARD : 1;
      volatile uint32_t PWRMSPI : 1;
      volatile uint32_t PWRPDM : 1;
      volatile uint32_t PWRBLEL : 1;
            uint32_t : 18;
    } DEVPWREN_b;
  } ;

  union {
    volatile uint32_t MEMPWDINSLEEP;
# 7994 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/CMSIS/AmbiqMicro/Include/apollo3.h"
    struct {
      volatile uint32_t DTCMPWDSLP : 3;
      volatile uint32_t SRAMPWDSLP : 10;

      volatile uint32_t FLASH0PWDSLP : 1;
      volatile uint32_t FLASH1PWDSLP : 1;
            uint32_t : 16;
      volatile uint32_t CACHEPWDSLP : 1;
    } MEMPWDINSLEEP_b;
  } ;

  union {
    volatile uint32_t MEMPWREN;
# 8016 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/CMSIS/AmbiqMicro/Include/apollo3.h"
    struct {
      volatile uint32_t DTCM : 3;
      volatile uint32_t SRAM : 10;
      volatile uint32_t FLASH0 : 1;
      volatile uint32_t FLASH1 : 1;
            uint32_t : 15;
      volatile uint32_t CACHEB0 : 1;



      volatile uint32_t CACHEB2 : 1;



    } MEMPWREN_b;
  } ;

  union {
    volatile uint32_t MEMPWRSTATUS;
# 8044 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/CMSIS/AmbiqMicro/Include/apollo3.h"
    struct {
      volatile uint32_t DTCM00 : 1;
      volatile uint32_t DTCM01 : 1;
      volatile uint32_t DTCM1 : 1;
      volatile uint32_t SRAM0 : 1;
      volatile uint32_t SRAM1 : 1;
      volatile uint32_t SRAM2 : 1;
      volatile uint32_t SRAM3 : 1;
      volatile uint32_t SRAM4 : 1;
      volatile uint32_t SRAM5 : 1;
      volatile uint32_t SRAM6 : 1;
      volatile uint32_t SRAM7 : 1;
      volatile uint32_t SRAM8 : 1;
      volatile uint32_t SRAM9 : 1;
      volatile uint32_t FLASH0 : 1;
      volatile uint32_t FLASH1 : 1;
      volatile uint32_t CACHEB0 : 1;
      volatile uint32_t CACHEB2 : 1;
            uint32_t : 15;
    } MEMPWRSTATUS_b;
  } ;

  union {
    volatile uint32_t DEVPWRSTATUS;
# 8079 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/CMSIS/AmbiqMicro/Include/apollo3.h"
    struct {
      volatile uint32_t MCUL : 1;
      volatile uint32_t MCUH : 1;
      volatile uint32_t HCPA : 1;

      volatile uint32_t HCPB : 1;

      volatile uint32_t HCPC : 1;

      volatile uint32_t PWRADC : 1;
      volatile uint32_t PWRMSPI : 1;
      volatile uint32_t PWRPDM : 1;
      volatile uint32_t BLEL : 1;
      volatile uint32_t BLEH : 1;
            uint32_t : 22;
    } DEVPWRSTATUS_b;
  } ;

  union {
    volatile uint32_t SRAMCTRL;





    struct {
            uint32_t : 1;
      volatile uint32_t SRAMCLKGATE : 1;

      volatile uint32_t SRAMMASTERCLKGATE : 1;

            uint32_t : 5;
      volatile uint32_t SRAMLIGHTSLEEP : 12;



            uint32_t : 12;
    } SRAMCTRL_b;
  } ;

  union {
    volatile uint32_t ADCSTATUS;




    struct {
      volatile uint32_t ADCPWD : 1;
      volatile uint32_t BGTPWD : 1;
      volatile uint32_t VPTATPWD : 1;

      volatile uint32_t VBATPWD : 1;

      volatile uint32_t REFKEEPPWD : 1;
      volatile uint32_t REFBUFPWD : 1;
            uint32_t : 26;
    } ADCSTATUS_b;
  } ;

  union {
    volatile uint32_t MISC;




    struct {
            uint32_t : 3;
      volatile uint32_t FORCEMEMVRLPTIMERS : 1;

            uint32_t : 2;
      volatile uint32_t MEMVRLPBLE : 1;


            uint32_t : 25;
    } MISC_b;
  } ;

  union {
    volatile uint32_t DEVPWREVENTEN;






    struct {
      volatile uint32_t MCULEVEN : 1;
      volatile uint32_t MCUHEVEN : 1;
      volatile uint32_t HCPAEVEN : 1;
      volatile uint32_t HCPBEVEN : 1;
      volatile uint32_t HCPCEVEN : 1;
      volatile uint32_t ADCEVEN : 1;
      volatile uint32_t MSPIEVEN : 1;
      volatile uint32_t PDMEVEN : 1;
      volatile uint32_t BLELEVEN : 1;
            uint32_t : 20;
      volatile uint32_t BLEFEATUREEVEN : 1;
      volatile uint32_t BURSTFEATUREEVEN : 1;
      volatile uint32_t BURSTEVEN : 1;
    } DEVPWREVENTEN_b;
  } ;

  union {
    volatile uint32_t MEMPWREVENTEN;






    struct {
      volatile uint32_t DTCMEN : 3;
      volatile uint32_t SRAMEN : 10;
      volatile uint32_t FLASH0EN : 1;
      volatile uint32_t FLASH1EN : 1;
            uint32_t : 15;
      volatile uint32_t CACHEB0EN : 1;
      volatile uint32_t CACHEB2EN : 1;
    } MEMPWREVENTEN_b;
  } ;
} PWRCTRL_Type;
# 8212 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/CMSIS/AmbiqMicro/Include/apollo3.h"
typedef struct {

  union {
    volatile uint32_t CFG;



    struct {
      volatile uint32_t BODHREN : 1;
      volatile uint32_t WDREN : 1;


            uint32_t : 30;
    } CFG_b;
  } ;

  union {
    volatile uint32_t SWPOI;





    struct {
      volatile uint32_t SWPOIKEY : 8;


            uint32_t : 24;
    } SWPOI_b;
  } ;

  union {
    volatile uint32_t SWPOR;






    struct {
      volatile uint32_t SWPORKEY : 8;
            uint32_t : 24;
    } SWPOR_b;
  } ;
  volatile const uint32_t RESERVED[2];

  union {
    volatile uint32_t TPIURST;

    struct {
      volatile uint32_t TPIURST : 1;

            uint32_t : 31;
    } TPIURST_b;
  } ;
  volatile const uint32_t RESERVED1[122];

  union {
    volatile uint32_t INTEN;


    struct {
      volatile uint32_t BODH : 1;

            uint32_t : 31;
    } INTEN_b;
  } ;

  union {
    volatile uint32_t INTSTAT;


    struct {
      volatile uint32_t BODH : 1;

            uint32_t : 31;
    } INTSTAT_b;
  } ;

  union {
    volatile uint32_t INTCLR;



    struct {
      volatile uint32_t BODH : 1;

            uint32_t : 31;
    } INTCLR_b;
  } ;

  union {
    volatile uint32_t INTSET;



    struct {
      volatile uint32_t BODH : 1;

            uint32_t : 31;
    } INTSET_b;
  } ;
  volatile const uint32_t RESERVED2[67107708];

  union {
    volatile uint32_t STAT;
# 8329 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/CMSIS/AmbiqMicro/Include/apollo3.h"
    struct {
      volatile uint32_t EXRSTAT : 1;
      volatile uint32_t PORSTAT : 1;
      volatile uint32_t BORSTAT : 1;
      volatile uint32_t SWRSTAT : 1;
      volatile uint32_t POIRSTAT : 1;
      volatile uint32_t DBGRSTAT : 1;
      volatile uint32_t WDRSTAT : 1;
      volatile uint32_t BOUSTAT : 1;
      volatile uint32_t BOCSTAT : 1;
      volatile uint32_t BOFSTAT : 1;
      volatile uint32_t BOBSTAT : 1;
            uint32_t : 19;
      volatile uint32_t FBOOT : 1;

      volatile uint32_t SBOOT : 1;
    } STAT_b;
  } ;
} RSTGEN_Type;
# 8360 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/CMSIS/AmbiqMicro/Include/apollo3.h"
typedef struct {
  volatile const uint32_t RESERVED[16];

  union {
    volatile uint32_t CTRLOW;


    struct {
      volatile uint32_t CTR100 : 8;
      volatile uint32_t CTRSEC : 7;
            uint32_t : 1;
      volatile uint32_t CTRMIN : 7;
            uint32_t : 1;
      volatile uint32_t CTRHR : 6;
            uint32_t : 2;
    } CTRLOW_b;
  } ;

  union {
    volatile uint32_t CTRUP;







    struct {
      volatile uint32_t CTRDATE : 6;
            uint32_t : 2;
      volatile uint32_t CTRMO : 5;
            uint32_t : 3;
      volatile uint32_t CTRYR : 8;
      volatile uint32_t CTRWKDY : 3;
      volatile uint32_t CB : 1;
      volatile uint32_t CEB : 1;
            uint32_t : 2;
      volatile uint32_t CTERR : 1;





    } CTRUP_b;
  } ;

  union {
    volatile uint32_t ALMLOW;


    struct {
      volatile uint32_t ALM100 : 8;
      volatile uint32_t ALMSEC : 7;
            uint32_t : 1;
      volatile uint32_t ALMMIN : 7;
            uint32_t : 1;
      volatile uint32_t ALMHR : 6;
            uint32_t : 2;
    } ALMLOW_b;
  } ;

  union {
    volatile uint32_t ALMUP;


    struct {
      volatile uint32_t ALMDATE : 6;
            uint32_t : 2;
      volatile uint32_t ALMMO : 5;
            uint32_t : 3;
      volatile uint32_t ALMWKDY : 3;
            uint32_t : 13;
    } ALMUP_b;
  } ;

  union {
    volatile uint32_t RTCCTL;




    struct {
      volatile uint32_t WRTC : 1;
      volatile uint32_t RPT : 3;
      volatile uint32_t RSTOP : 1;
      volatile uint32_t HR1224 : 1;
            uint32_t : 26;
    } RTCCTL_b;
  } ;
  volatile const uint32_t RESERVED1[43];

  union {
    volatile uint32_t INTEN;


    struct {
      volatile uint32_t ALM : 1;
            uint32_t : 31;
    } INTEN_b;
  } ;

  union {
    volatile uint32_t INTSTAT;


    struct {
      volatile uint32_t ALM : 1;
            uint32_t : 31;
    } INTSTAT_b;
  } ;

  union {
    volatile uint32_t INTCLR;



    struct {
      volatile uint32_t ALM : 1;
            uint32_t : 31;
    } INTCLR_b;
  } ;

  union {
    volatile uint32_t INTSET;



    struct {
      volatile uint32_t ALM : 1;
            uint32_t : 31;
    } INTSET_b;
  } ;
} RTC_Type;
# 8505 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/CMSIS/AmbiqMicro/Include/apollo3.h"
typedef struct {

  union {
    volatile uint32_t SR;

    struct {
      volatile uint32_t FNE : 1;
      volatile uint32_t TBERBF : 1;
      volatile uint32_t FER : 1;
      volatile uint32_t OVR : 1;
      volatile uint32_t PE : 1;
      volatile uint32_t FT2REND : 1;
      volatile uint32_t FHF : 1;
            uint32_t : 25;
    } SR_b;
  } ;

  union {
    volatile uint32_t IER;

    struct {
      volatile uint32_t FNEEN : 1;
      volatile uint32_t TBERBFEN : 1;
      volatile uint32_t FEREN : 1;
      volatile uint32_t OVREN : 1;
      volatile uint32_t PEEN : 1;
      volatile uint32_t FT2RENDEN : 1;
      volatile uint32_t FHFEN : 1;
            uint32_t : 25;
    } IER_b;
  } ;

  union {
    volatile uint32_t TCR;

    struct {
      volatile uint32_t CONV : 1;
      volatile uint32_t SS : 1;
      volatile uint32_t LCT : 1;
      volatile uint32_t TR : 1;
      volatile uint32_t PROT : 1;
      volatile uint32_t AUTOCONV : 1;
      volatile uint32_t FIP : 1;
      volatile uint32_t DMAMD : 1;
            uint32_t : 24;
    } TCR_b;
  } ;

  union {
    volatile uint32_t UCR;

    struct {
      volatile uint32_t CST : 1;
      volatile uint32_t RIU : 1;
      volatile uint32_t RSTIN : 1;
      volatile uint32_t RETXEN : 1;
            uint32_t : 28;
    } UCR_b;
  } ;

  union {
    volatile uint32_t DR;

    struct {
      volatile uint32_t DR : 8;
            uint32_t : 24;
    } DR_b;
  } ;

  union {
    volatile uint32_t BPRL;

    struct {
      volatile uint32_t BPRL : 8;
            uint32_t : 24;
    } BPRL_b;
  } ;

  union {
    volatile uint32_t BPRH;

    struct {
      volatile uint32_t BPRH : 4;
            uint32_t : 28;
    } BPRH_b;
  } ;

  union {
    volatile uint32_t UCR1;

    struct {
      volatile uint32_t PR : 1;
            uint32_t : 1;
      volatile uint32_t STSP : 1;
      volatile uint32_t T1PAREN : 1;
      volatile uint32_t CLKIOV : 1;
      volatile uint32_t ENLASTB : 1;
            uint32_t : 26;
    } UCR1_b;
  } ;

  union {
    volatile uint32_t SR1;

    struct {
      volatile uint32_t ECNTOVER : 1;
      volatile uint32_t PRL : 1;
      volatile uint32_t SYNCEND : 1;
      volatile uint32_t IDLE : 1;
            uint32_t : 28;
    } SR1_b;
  } ;

  union {
    volatile uint32_t IER1;

    struct {
      volatile uint32_t ECNTOVEREN : 1;
      volatile uint32_t PRLEN : 1;
      volatile uint32_t SYNCENDEN : 1;
            uint32_t : 29;
    } IER1_b;
  } ;

  union {
    volatile uint32_t ECNTL;

    struct {
      volatile uint32_t ECNTL : 8;
            uint32_t : 24;
    } ECNTL_b;
  } ;

  union {
    volatile uint32_t ECNTH;

    struct {
      volatile uint32_t ECNTH : 8;
            uint32_t : 24;
    } ECNTH_b;
  } ;

  union {
    volatile uint32_t GTR;

    struct {
      volatile uint32_t GTR : 8;
            uint32_t : 24;
    } GTR_b;
  } ;

  union {
    volatile uint32_t RETXCNT;

    struct {
      volatile uint32_t RETXCNT : 4;
            uint32_t : 28;
    } RETXCNT_b;
  } ;

  union {
    volatile uint32_t RETXCNTRMI;

    struct {
      volatile uint32_t RETXCNTRMI : 4;
            uint32_t : 28;
    } RETXCNTRMI_b;
  } ;
  volatile const uint32_t RESERVED[49];

  union {
    volatile uint32_t CLKCTRL;

    struct {
      volatile uint32_t CLKEN : 1;
      volatile uint32_t APBCLKEN : 1;
            uint32_t : 30;
    } CLKCTRL_b;
  } ;
} SCARD_Type;
# 8697 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/CMSIS/AmbiqMicro/Include/apollo3.h"
typedef struct {

  union {
    volatile uint32_t CTRL;

    struct {
      volatile uint32_t ENABLE : 1;


            uint32_t : 3;
      volatile uint32_t FUNCTION : 4;
            uint32_t : 23;
      volatile uint32_t CRCERROR : 1;



    } CTRL_b;
  } ;
  volatile const uint32_t RESERVED[3];

  union {
    volatile uint32_t SRCADDR;

    struct {
      volatile uint32_t ADDR : 32;

    } SRCADDR_b;
  } ;
  volatile const uint32_t RESERVED1[3];

  union {
    volatile uint32_t LEN;

    struct {
            uint32_t : 2;
      volatile uint32_t LEN : 18;

            uint32_t : 12;
    } LEN_b;
  } ;
  volatile const uint32_t RESERVED2[3];

  union {
    volatile uint32_t RESULT;

    struct {
      volatile uint32_t CRC : 32;


    } RESULT_b;
  } ;
  volatile const uint32_t RESERVED3[17];

  union {
    volatile uint32_t LOCKCTRL;

    struct {
      volatile uint32_t SELECT : 8;
            uint32_t : 24;
    } LOCKCTRL_b;
  } ;

  union {
    volatile uint32_t LOCKSTAT;

    struct {
      volatile uint32_t STATUS : 32;


    } LOCKSTAT_b;
  } ;

  union {
    volatile uint32_t KEY0;

    struct {
      volatile uint32_t KEY0 : 32;


    } KEY0_b;
  } ;

  union {
    volatile uint32_t KEY1;

    struct {
      volatile uint32_t KEY1 : 32;


    } KEY1_b;
  } ;

  union {
    volatile uint32_t KEY2;

    struct {
      volatile uint32_t KEY2 : 32;


    } KEY2_b;
  } ;

  union {
    volatile uint32_t KEY3;

    struct {
      volatile uint32_t KEY3 : 32;


    } KEY3_b;
  } ;
} SECURITY_Type;
# 8821 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/CMSIS/AmbiqMicro/Include/apollo3.h"
typedef struct {

  union {
    volatile uint32_t DR;

    struct {
      volatile uint32_t DATA : 8;
      volatile uint32_t FEDATA : 1;
      volatile uint32_t PEDATA : 1;
      volatile uint32_t BEDATA : 1;
      volatile uint32_t OEDATA : 1;
            uint32_t : 20;
    } DR_b;
  } ;

  union {
    volatile uint32_t RSR;

    struct {
      volatile uint32_t FESTAT : 1;
      volatile uint32_t PESTAT : 1;
      volatile uint32_t BESTAT : 1;
      volatile uint32_t OESTAT : 1;
            uint32_t : 28;
    } RSR_b;
  } ;
  volatile const uint32_t RESERVED[4];

  union {
    volatile uint32_t FR;

    struct {
      volatile uint32_t CTS : 1;
      volatile uint32_t DSR : 1;
      volatile uint32_t DCD : 1;
      volatile uint32_t BUSY : 1;
      volatile uint32_t RXFE : 1;
      volatile uint32_t TXFF : 1;
      volatile uint32_t RXFF : 1;
      volatile uint32_t TXFE : 1;
      volatile uint32_t TXBUSY : 1;
            uint32_t : 23;
    } FR_b;
  } ;
  volatile const uint32_t RESERVED1;

  union {
    volatile uint32_t ILPR;

    struct {
      volatile uint32_t ILPDVSR : 8;
            uint32_t : 24;
    } ILPR_b;
  } ;

  union {
    volatile uint32_t IBRD;

    struct {
      volatile uint32_t DIVINT : 16;
            uint32_t : 16;
    } IBRD_b;
  } ;

  union {
    volatile uint32_t FBRD;

    struct {
      volatile uint32_t DIVFRAC : 6;
            uint32_t : 26;
    } FBRD_b;
  } ;

  union {
    volatile uint32_t LCRH;

    struct {
      volatile uint32_t BRK : 1;
      volatile uint32_t PEN : 1;
      volatile uint32_t EPS : 1;
      volatile uint32_t STP2 : 1;
      volatile uint32_t FEN : 1;
      volatile uint32_t WLEN : 2;
      volatile uint32_t SPS : 1;
            uint32_t : 24;
    } LCRH_b;
  } ;

  union {
    volatile uint32_t CR;

    struct {
      volatile uint32_t UARTEN : 1;
      volatile uint32_t SIREN : 1;
      volatile uint32_t SIRLP : 1;
      volatile uint32_t CLKEN : 1;
      volatile uint32_t CLKSEL : 3;
      volatile uint32_t LBE : 1;
      volatile uint32_t TXE : 1;
      volatile uint32_t RXE : 1;
      volatile uint32_t DTR : 1;
      volatile uint32_t RTS : 1;
      volatile uint32_t OUT1 : 1;
      volatile uint32_t OUT2 : 1;
      volatile uint32_t RTSEN : 1;
      volatile uint32_t CTSEN : 1;
            uint32_t : 16;
    } CR_b;
  } ;

  union {
    volatile uint32_t IFLS;

    struct {
      volatile uint32_t TXIFLSEL : 3;
      volatile uint32_t RXIFLSEL : 3;
            uint32_t : 26;
    } IFLS_b;
  } ;

  union {
    volatile uint32_t IER;

    struct {
      volatile uint32_t TXCMPMIM : 1;
      volatile uint32_t CTSMIM : 1;
      volatile uint32_t DCDMIM : 1;
      volatile uint32_t DSRMIM : 1;
      volatile uint32_t RXIM : 1;
      volatile uint32_t TXIM : 1;
      volatile uint32_t RTIM : 1;
      volatile uint32_t FEIM : 1;
      volatile uint32_t PEIM : 1;
      volatile uint32_t BEIM : 1;
      volatile uint32_t OEIM : 1;
            uint32_t : 21;
    } IER_b;
  } ;

  union {
    volatile uint32_t IES;

    struct {
      volatile uint32_t TXCMPMRIS : 1;
      volatile uint32_t CTSMRIS : 1;
      volatile uint32_t DCDMRIS : 1;
      volatile uint32_t DSRMRIS : 1;
      volatile uint32_t RXRIS : 1;
      volatile uint32_t TXRIS : 1;
      volatile uint32_t RTRIS : 1;
      volatile uint32_t FERIS : 1;
      volatile uint32_t PERIS : 1;
      volatile uint32_t BERIS : 1;
      volatile uint32_t OERIS : 1;
            uint32_t : 21;
    } IES_b;
  } ;

  union {
    volatile uint32_t MIS;

    struct {
      volatile uint32_t TXCMPMMIS : 1;
      volatile uint32_t CTSMMIS : 1;
      volatile uint32_t DCDMMIS : 1;
      volatile uint32_t DSRMMIS : 1;
      volatile uint32_t RXMIS : 1;
      volatile uint32_t TXMIS : 1;
      volatile uint32_t RTMIS : 1;
      volatile uint32_t FEMIS : 1;
      volatile uint32_t PEMIS : 1;
      volatile uint32_t BEMIS : 1;
      volatile uint32_t OEMIS : 1;
            uint32_t : 21;
    } MIS_b;
  } ;

  union {
    volatile uint32_t IEC;

    struct {
      volatile uint32_t TXCMPMIC : 1;
      volatile uint32_t CTSMIC : 1;
      volatile uint32_t DCDMIC : 1;
      volatile uint32_t DSRMIC : 1;
      volatile uint32_t RXIC : 1;
      volatile uint32_t TXIC : 1;
      volatile uint32_t RTIC : 1;
      volatile uint32_t FEIC : 1;
      volatile uint32_t PEIC : 1;
      volatile uint32_t BEIC : 1;
      volatile uint32_t OEIC : 1;
            uint32_t : 21;
    } IEC_b;
  } ;
} UART0_Type;
# 9029 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/CMSIS/AmbiqMicro/Include/apollo3.h"
typedef struct {

  union {
    volatile uint32_t CFG;





    struct {
      volatile uint32_t PSEL : 2;
            uint32_t : 6;
      volatile uint32_t NSEL : 2;
            uint32_t : 6;
      volatile uint32_t LVLSEL : 4;


            uint32_t : 12;
    } CFG_b;
  } ;

  union {
    volatile uint32_t STAT;

    struct {
      volatile uint32_t CMPOUT : 1;

      volatile uint32_t PWDSTAT : 1;

            uint32_t : 30;
    } STAT_b;
  } ;

  union {
    volatile uint32_t PWDKEY;






    struct {
      volatile uint32_t PWDKEY : 32;
    } PWDKEY_b;
  } ;
  volatile const uint32_t RESERVED[125];

  union {
    volatile uint32_t INTEN;


    struct {
      volatile uint32_t OUTLOW : 1;
      volatile uint32_t OUTHI : 1;
            uint32_t : 30;
    } INTEN_b;
  } ;

  union {
    volatile uint32_t INTSTAT;


    struct {
      volatile uint32_t OUTLOW : 1;
      volatile uint32_t OUTHI : 1;
            uint32_t : 30;
    } INTSTAT_b;
  } ;

  union {
    volatile uint32_t INTCLR;



    struct {
      volatile uint32_t OUTLOW : 1;
      volatile uint32_t OUTHI : 1;
            uint32_t : 30;
    } INTCLR_b;
  } ;

  union {
    volatile uint32_t INTSET;



    struct {
      volatile uint32_t OUTLOW : 1;
      volatile uint32_t OUTHI : 1;
            uint32_t : 30;
    } INTSET_b;
  } ;
} VCOMP_Type;
# 9134 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/CMSIS/AmbiqMicro/Include/apollo3.h"
typedef struct {

  union {
    volatile uint32_t CFG;







    struct {
      volatile uint32_t WDTEN : 1;
      volatile uint32_t INTEN : 1;




      volatile uint32_t RESEN : 1;


            uint32_t : 5;
      volatile uint32_t RESVAL : 8;


      volatile uint32_t INTVAL : 8;

      volatile uint32_t CLKSEL : 3;

            uint32_t : 5;
    } CFG_b;
  } ;

  union {
    volatile uint32_t RSTRT;
# 9180 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/CMSIS/AmbiqMicro/Include/apollo3.h"
    struct {
      volatile uint32_t RSTRT : 8;


            uint32_t : 24;
    } RSTRT_b;
  } ;

  union {
    volatile uint32_t LOCK;




    struct {
      volatile uint32_t LOCK : 8;

            uint32_t : 24;
    } LOCK_b;
  } ;

  union {
    volatile uint32_t COUNT;




    struct {
      volatile uint32_t COUNT : 8;
            uint32_t : 24;
    } COUNT_b;
  } ;
  volatile const uint32_t RESERVED[124];

  union {
    volatile uint32_t INTEN;


    struct {
      volatile uint32_t WDTINT : 1;
            uint32_t : 31;
    } INTEN_b;
  } ;

  union {
    volatile uint32_t INTSTAT;


    struct {
      volatile uint32_t WDTINT : 1;
            uint32_t : 31;
    } INTSTAT_b;
  } ;

  union {
    volatile uint32_t INTCLR;



    struct {
      volatile uint32_t WDTINT : 1;
            uint32_t : 31;
    } INTCLR_b;
  } ;

  union {
    volatile uint32_t INTSET;



    struct {
      volatile uint32_t WDTINT : 1;
            uint32_t : 31;
    } INTSET_b;
  } ;
} WDT_Type;
# 9270 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/CMSIS/AmbiqMicro/Include/apollo3.h"
#define ADC_BASE 0x50010000UL
#define APBDMA_BASE 0x40011000UL
#define BLEIF_BASE 0x5000C000UL
#define CACHECTRL_BASE 0x40018000UL
#define CLKGEN_BASE 0x40004000UL
#define CTIMER_BASE 0x40008000UL
#define GPIO_BASE 0x40010000UL
#define IOM0_BASE 0x50004000UL
#define IOM1_BASE 0x50005000UL
#define IOM2_BASE 0x50006000UL
#define IOM3_BASE 0x50007000UL
#define IOM4_BASE 0x50008000UL
#define IOM5_BASE 0x50009000UL
#define IOSLAVE_BASE 0x50000000UL
#define MCUCTRL_BASE 0x40020000UL
#define MSPI_BASE 0x50014000UL
#define PDM_BASE 0x50011000UL
#define PWRCTRL_BASE 0x40021000UL
#define RSTGEN_BASE 0x40000000UL
#define RTC_BASE 0x40004200UL
#define SCARD_BASE 0x40080000UL
#define SECURITY_BASE 0x40030000UL
#define UART0_BASE 0x4001C000UL
#define UART1_BASE 0x4001D000UL
#define VCOMP_BASE 0x4000C000UL
#define WDT_BASE 0x40024000UL
# 9309 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/CMSIS/AmbiqMicro/Include/apollo3.h"
#define ADC ((ADC_Type*) ADC_BASE)
#define APBDMA ((APBDMA_Type*) APBDMA_BASE)
#define BLEIF ((BLEIF_Type*) BLEIF_BASE)
#define CACHECTRL ((CACHECTRL_Type*) CACHECTRL_BASE)
#define CLKGEN ((CLKGEN_Type*) CLKGEN_BASE)
#define CTIMER ((CTIMER_Type*) CTIMER_BASE)
#define GPIO ((GPIO_Type*) GPIO_BASE)
#define IOM0 ((IOM0_Type*) IOM0_BASE)
#define IOM1 ((IOM0_Type*) IOM1_BASE)
#define IOM2 ((IOM0_Type*) IOM2_BASE)
#define IOM3 ((IOM0_Type*) IOM3_BASE)
#define IOM4 ((IOM0_Type*) IOM4_BASE)
#define IOM5 ((IOM0_Type*) IOM5_BASE)
#define IOSLAVE ((IOSLAVE_Type*) IOSLAVE_BASE)
#define MCUCTRL ((MCUCTRL_Type*) MCUCTRL_BASE)
#define MSPI ((MSPI_Type*) MSPI_BASE)
#define _PDM ((PDM_Type*) PDM_BASE)
#define PWRCTRL ((PWRCTRL_Type*) PWRCTRL_BASE)
#define RSTGEN ((RSTGEN_Type*) RSTGEN_BASE)
#define RTC ((RTC_Type*) RTC_BASE)
#define SCARD ((SCARD_Type*) SCARD_BASE)
#define SECURITY ((SECURITY_Type*) SECURITY_BASE)
#define UART0 ((UART0_Type*) UART0_BASE)
#define UART1 ((UART0_Type*) UART1_BASE)
#define VCOMP ((VCOMP_Type*) VCOMP_BASE)
#define WDT ((WDT_Type*) WDT_BASE)
# 9373 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/CMSIS/AmbiqMicro/Include/apollo3.h"
#define ADC_CFG_CLKSEL_Pos (24UL)
#define ADC_CFG_CLKSEL_Msk (0x3000000UL)
#define ADC_CFG_TRIGPOL_Pos (19UL)
#define ADC_CFG_TRIGPOL_Msk (0x80000UL)
#define ADC_CFG_TRIGSEL_Pos (16UL)
#define ADC_CFG_TRIGSEL_Msk (0x70000UL)
#define ADC_CFG_DFIFORDEN_Pos (12UL)
#define ADC_CFG_DFIFORDEN_Msk (0x1000UL)
#define ADC_CFG_REFSEL_Pos (8UL)
#define ADC_CFG_REFSEL_Msk (0x300UL)
#define ADC_CFG_CKMODE_Pos (4UL)
#define ADC_CFG_CKMODE_Msk (0x10UL)
#define ADC_CFG_LPMODE_Pos (3UL)
#define ADC_CFG_LPMODE_Msk (0x8UL)
#define ADC_CFG_RPTEN_Pos (2UL)
#define ADC_CFG_RPTEN_Msk (0x4UL)
#define ADC_CFG_ADCEN_Pos (0UL)
#define ADC_CFG_ADCEN_Msk (0x1UL)

#define ADC_STAT_PWDSTAT_Pos (0UL)
#define ADC_STAT_PWDSTAT_Msk (0x1UL)

#define ADC_SWT_SWT_Pos (0UL)
#define ADC_SWT_SWT_Msk (0xffUL)

#define ADC_SL0CFG_ADSEL0_Pos (24UL)
#define ADC_SL0CFG_ADSEL0_Msk (0x7000000UL)
#define ADC_SL0CFG_PRMODE0_Pos (16UL)
#define ADC_SL0CFG_PRMODE0_Msk (0x30000UL)
#define ADC_SL0CFG_CHSEL0_Pos (8UL)
#define ADC_SL0CFG_CHSEL0_Msk (0xf00UL)
#define ADC_SL0CFG_WCEN0_Pos (1UL)
#define ADC_SL0CFG_WCEN0_Msk (0x2UL)
#define ADC_SL0CFG_SLEN0_Pos (0UL)
#define ADC_SL0CFG_SLEN0_Msk (0x1UL)

#define ADC_SL1CFG_ADSEL1_Pos (24UL)
#define ADC_SL1CFG_ADSEL1_Msk (0x7000000UL)
#define ADC_SL1CFG_PRMODE1_Pos (16UL)
#define ADC_SL1CFG_PRMODE1_Msk (0x30000UL)
#define ADC_SL1CFG_CHSEL1_Pos (8UL)
#define ADC_SL1CFG_CHSEL1_Msk (0xf00UL)
#define ADC_SL1CFG_WCEN1_Pos (1UL)
#define ADC_SL1CFG_WCEN1_Msk (0x2UL)
#define ADC_SL1CFG_SLEN1_Pos (0UL)
#define ADC_SL1CFG_SLEN1_Msk (0x1UL)

#define ADC_SL2CFG_ADSEL2_Pos (24UL)
#define ADC_SL2CFG_ADSEL2_Msk (0x7000000UL)
#define ADC_SL2CFG_PRMODE2_Pos (16UL)
#define ADC_SL2CFG_PRMODE2_Msk (0x30000UL)
#define ADC_SL2CFG_CHSEL2_Pos (8UL)
#define ADC_SL2CFG_CHSEL2_Msk (0xf00UL)
#define ADC_SL2CFG_WCEN2_Pos (1UL)
#define ADC_SL2CFG_WCEN2_Msk (0x2UL)
#define ADC_SL2CFG_SLEN2_Pos (0UL)
#define ADC_SL2CFG_SLEN2_Msk (0x1UL)

#define ADC_SL3CFG_ADSEL3_Pos (24UL)
#define ADC_SL3CFG_ADSEL3_Msk (0x7000000UL)
#define ADC_SL3CFG_PRMODE3_Pos (16UL)
#define ADC_SL3CFG_PRMODE3_Msk (0x30000UL)
#define ADC_SL3CFG_CHSEL3_Pos (8UL)
#define ADC_SL3CFG_CHSEL3_Msk (0xf00UL)
#define ADC_SL3CFG_WCEN3_Pos (1UL)
#define ADC_SL3CFG_WCEN3_Msk (0x2UL)
#define ADC_SL3CFG_SLEN3_Pos (0UL)
#define ADC_SL3CFG_SLEN3_Msk (0x1UL)

#define ADC_SL4CFG_ADSEL4_Pos (24UL)
#define ADC_SL4CFG_ADSEL4_Msk (0x7000000UL)
#define ADC_SL4CFG_PRMODE4_Pos (16UL)
#define ADC_SL4CFG_PRMODE4_Msk (0x30000UL)
#define ADC_SL4CFG_CHSEL4_Pos (8UL)
#define ADC_SL4CFG_CHSEL4_Msk (0xf00UL)
#define ADC_SL4CFG_WCEN4_Pos (1UL)
#define ADC_SL4CFG_WCEN4_Msk (0x2UL)
#define ADC_SL4CFG_SLEN4_Pos (0UL)
#define ADC_SL4CFG_SLEN4_Msk (0x1UL)

#define ADC_SL5CFG_ADSEL5_Pos (24UL)
#define ADC_SL5CFG_ADSEL5_Msk (0x7000000UL)
#define ADC_SL5CFG_PRMODE5_Pos (16UL)
#define ADC_SL5CFG_PRMODE5_Msk (0x30000UL)
#define ADC_SL5CFG_CHSEL5_Pos (8UL)
#define ADC_SL5CFG_CHSEL5_Msk (0xf00UL)
#define ADC_SL5CFG_WCEN5_Pos (1UL)
#define ADC_SL5CFG_WCEN5_Msk (0x2UL)
#define ADC_SL5CFG_SLEN5_Pos (0UL)
#define ADC_SL5CFG_SLEN5_Msk (0x1UL)

#define ADC_SL6CFG_ADSEL6_Pos (24UL)
#define ADC_SL6CFG_ADSEL6_Msk (0x7000000UL)
#define ADC_SL6CFG_PRMODE6_Pos (16UL)
#define ADC_SL6CFG_PRMODE6_Msk (0x30000UL)
#define ADC_SL6CFG_CHSEL6_Pos (8UL)
#define ADC_SL6CFG_CHSEL6_Msk (0xf00UL)
#define ADC_SL6CFG_WCEN6_Pos (1UL)
#define ADC_SL6CFG_WCEN6_Msk (0x2UL)
#define ADC_SL6CFG_SLEN6_Pos (0UL)
#define ADC_SL6CFG_SLEN6_Msk (0x1UL)

#define ADC_SL7CFG_ADSEL7_Pos (24UL)
#define ADC_SL7CFG_ADSEL7_Msk (0x7000000UL)
#define ADC_SL7CFG_PRMODE7_Pos (16UL)
#define ADC_SL7CFG_PRMODE7_Msk (0x30000UL)
#define ADC_SL7CFG_CHSEL7_Pos (8UL)
#define ADC_SL7CFG_CHSEL7_Msk (0xf00UL)
#define ADC_SL7CFG_WCEN7_Pos (1UL)
#define ADC_SL7CFG_WCEN7_Msk (0x2UL)
#define ADC_SL7CFG_SLEN7_Pos (0UL)
#define ADC_SL7CFG_SLEN7_Msk (0x1UL)

#define ADC_WULIM_ULIM_Pos (0UL)
#define ADC_WULIM_ULIM_Msk (0xfffffUL)

#define ADC_WLLIM_LLIM_Pos (0UL)
#define ADC_WLLIM_LLIM_Msk (0xfffffUL)

#define ADC_SCWLIM_SCWLIMEN_Pos (0UL)
#define ADC_SCWLIM_SCWLIMEN_Msk (0x1UL)

#define ADC_FIFO_RSVD_Pos (31UL)
#define ADC_FIFO_RSVD_Msk (0x80000000UL)
#define ADC_FIFO_SLOTNUM_Pos (28UL)
#define ADC_FIFO_SLOTNUM_Msk (0x70000000UL)
#define ADC_FIFO_COUNT_Pos (20UL)
#define ADC_FIFO_COUNT_Msk (0xff00000UL)
#define ADC_FIFO_DATA_Pos (0UL)
#define ADC_FIFO_DATA_Msk (0xfffffUL)

#define ADC_FIFOPR_RSVDPR_Pos (31UL)
#define ADC_FIFOPR_RSVDPR_Msk (0x80000000UL)
#define ADC_FIFOPR_SLOTNUMPR_Pos (28UL)
#define ADC_FIFOPR_SLOTNUMPR_Msk (0x70000000UL)
#define ADC_FIFOPR_COUNT_Pos (20UL)
#define ADC_FIFOPR_COUNT_Msk (0xff00000UL)
#define ADC_FIFOPR_DATA_Pos (0UL)
#define ADC_FIFOPR_DATA_Msk (0xfffffUL)

#define ADC_INTEN_DERR_Pos (7UL)
#define ADC_INTEN_DERR_Msk (0x80UL)
#define ADC_INTEN_DCMP_Pos (6UL)
#define ADC_INTEN_DCMP_Msk (0x40UL)
#define ADC_INTEN_WCINC_Pos (5UL)
#define ADC_INTEN_WCINC_Msk (0x20UL)
#define ADC_INTEN_WCEXC_Pos (4UL)
#define ADC_INTEN_WCEXC_Msk (0x10UL)
#define ADC_INTEN_FIFOOVR2_Pos (3UL)
#define ADC_INTEN_FIFOOVR2_Msk (0x8UL)
#define ADC_INTEN_FIFOOVR1_Pos (2UL)
#define ADC_INTEN_FIFOOVR1_Msk (0x4UL)
#define ADC_INTEN_SCNCMP_Pos (1UL)
#define ADC_INTEN_SCNCMP_Msk (0x2UL)
#define ADC_INTEN_CNVCMP_Pos (0UL)
#define ADC_INTEN_CNVCMP_Msk (0x1UL)

#define ADC_INTSTAT_DERR_Pos (7UL)
#define ADC_INTSTAT_DERR_Msk (0x80UL)
#define ADC_INTSTAT_DCMP_Pos (6UL)
#define ADC_INTSTAT_DCMP_Msk (0x40UL)
#define ADC_INTSTAT_WCINC_Pos (5UL)
#define ADC_INTSTAT_WCINC_Msk (0x20UL)
#define ADC_INTSTAT_WCEXC_Pos (4UL)
#define ADC_INTSTAT_WCEXC_Msk (0x10UL)
#define ADC_INTSTAT_FIFOOVR2_Pos (3UL)
#define ADC_INTSTAT_FIFOOVR2_Msk (0x8UL)
#define ADC_INTSTAT_FIFOOVR1_Pos (2UL)
#define ADC_INTSTAT_FIFOOVR1_Msk (0x4UL)
#define ADC_INTSTAT_SCNCMP_Pos (1UL)
#define ADC_INTSTAT_SCNCMP_Msk (0x2UL)
#define ADC_INTSTAT_CNVCMP_Pos (0UL)
#define ADC_INTSTAT_CNVCMP_Msk (0x1UL)

#define ADC_INTCLR_DERR_Pos (7UL)
#define ADC_INTCLR_DERR_Msk (0x80UL)
#define ADC_INTCLR_DCMP_Pos (6UL)
#define ADC_INTCLR_DCMP_Msk (0x40UL)
#define ADC_INTCLR_WCINC_Pos (5UL)
#define ADC_INTCLR_WCINC_Msk (0x20UL)
#define ADC_INTCLR_WCEXC_Pos (4UL)
#define ADC_INTCLR_WCEXC_Msk (0x10UL)
#define ADC_INTCLR_FIFOOVR2_Pos (3UL)
#define ADC_INTCLR_FIFOOVR2_Msk (0x8UL)
#define ADC_INTCLR_FIFOOVR1_Pos (2UL)
#define ADC_INTCLR_FIFOOVR1_Msk (0x4UL)
#define ADC_INTCLR_SCNCMP_Pos (1UL)
#define ADC_INTCLR_SCNCMP_Msk (0x2UL)
#define ADC_INTCLR_CNVCMP_Pos (0UL)
#define ADC_INTCLR_CNVCMP_Msk (0x1UL)

#define ADC_INTSET_DERR_Pos (7UL)
#define ADC_INTSET_DERR_Msk (0x80UL)
#define ADC_INTSET_DCMP_Pos (6UL)
#define ADC_INTSET_DCMP_Msk (0x40UL)
#define ADC_INTSET_WCINC_Pos (5UL)
#define ADC_INTSET_WCINC_Msk (0x20UL)
#define ADC_INTSET_WCEXC_Pos (4UL)
#define ADC_INTSET_WCEXC_Msk (0x10UL)
#define ADC_INTSET_FIFOOVR2_Pos (3UL)
#define ADC_INTSET_FIFOOVR2_Msk (0x8UL)
#define ADC_INTSET_FIFOOVR1_Pos (2UL)
#define ADC_INTSET_FIFOOVR1_Msk (0x4UL)
#define ADC_INTSET_SCNCMP_Pos (1UL)
#define ADC_INTSET_SCNCMP_Msk (0x2UL)
#define ADC_INTSET_CNVCMP_Pos (0UL)
#define ADC_INTSET_CNVCMP_Msk (0x1UL)

#define ADC_DMATRIGEN_DFIFOFULL_Pos (1UL)
#define ADC_DMATRIGEN_DFIFOFULL_Msk (0x2UL)
#define ADC_DMATRIGEN_DFIFO75_Pos (0UL)
#define ADC_DMATRIGEN_DFIFO75_Msk (0x1UL)

#define ADC_DMATRIGSTAT_DFULLSTAT_Pos (1UL)
#define ADC_DMATRIGSTAT_DFULLSTAT_Msk (0x2UL)
#define ADC_DMATRIGSTAT_D75STAT_Pos (0UL)
#define ADC_DMATRIGSTAT_D75STAT_Msk (0x1UL)

#define ADC_DMACFG_DPWROFF_Pos (18UL)
#define ADC_DMACFG_DPWROFF_Msk (0x40000UL)
#define ADC_DMACFG_DMAMSK_Pos (17UL)
#define ADC_DMACFG_DMAMSK_Msk (0x20000UL)
#define ADC_DMACFG_DMAHONSTAT_Pos (16UL)
#define ADC_DMACFG_DMAHONSTAT_Msk (0x10000UL)
#define ADC_DMACFG_DMADYNPRI_Pos (9UL)
#define ADC_DMACFG_DMADYNPRI_Msk (0x200UL)
#define ADC_DMACFG_DMAPRI_Pos (8UL)
#define ADC_DMACFG_DMAPRI_Msk (0x100UL)
#define ADC_DMACFG_DMADIR_Pos (2UL)
#define ADC_DMACFG_DMADIR_Msk (0x4UL)
#define ADC_DMACFG_DMAEN_Pos (0UL)
#define ADC_DMACFG_DMAEN_Msk (0x1UL)

#define ADC_DMATOTCOUNT_TOTCOUNT_Pos (2UL)
#define ADC_DMATOTCOUNT_TOTCOUNT_Msk (0x3fffcUL)

#define ADC_DMATARGADDR_UTARGADDR_Pos (19UL)
#define ADC_DMATARGADDR_UTARGADDR_Msk (0xfff80000UL)
#define ADC_DMATARGADDR_LTARGADDR_Pos (0UL)
#define ADC_DMATARGADDR_LTARGADDR_Msk (0x7ffffUL)

#define ADC_DMASTAT_DMAERR_Pos (2UL)
#define ADC_DMASTAT_DMAERR_Msk (0x4UL)
#define ADC_DMASTAT_DMACPL_Pos (1UL)
#define ADC_DMASTAT_DMACPL_Msk (0x2UL)
#define ADC_DMASTAT_DMATIP_Pos (0UL)
#define ADC_DMASTAT_DMATIP_Msk (0x1UL)







#define APBDMA_BBVALUE_PIN_Pos (16UL)
#define APBDMA_BBVALUE_PIN_Msk (0xff0000UL)
#define APBDMA_BBVALUE_DATAOUT_Pos (0UL)
#define APBDMA_BBVALUE_DATAOUT_Msk (0xffUL)

#define APBDMA_BBSETCLEAR_CLEAR_Pos (16UL)
#define APBDMA_BBSETCLEAR_CLEAR_Msk (0xff0000UL)
#define APBDMA_BBSETCLEAR_SET_Pos (0UL)
#define APBDMA_BBSETCLEAR_SET_Msk (0xffUL)

#define APBDMA_BBINPUT_DATAIN_Pos (0UL)
#define APBDMA_BBINPUT_DATAIN_Msk (0xffUL)

#define APBDMA_DEBUGDATA_DEBUGDATA_Pos (0UL)
#define APBDMA_DEBUGDATA_DEBUGDATA_Msk (0xffffffffUL)

#define APBDMA_DEBUG_DEBUGEN_Pos (0UL)
#define APBDMA_DEBUG_DEBUGEN_Msk (0xfUL)







#define BLEIF_FIFO_FIFO_Pos (0UL)
#define BLEIF_FIFO_FIFO_Msk (0xffffffffUL)

#define BLEIF_FIFOPTR_FIFO1REM_Pos (24UL)
#define BLEIF_FIFOPTR_FIFO1REM_Msk (0xff000000UL)
#define BLEIF_FIFOPTR_FIFO1SIZ_Pos (16UL)
#define BLEIF_FIFOPTR_FIFO1SIZ_Msk (0xff0000UL)
#define BLEIF_FIFOPTR_FIFO0REM_Pos (8UL)
#define BLEIF_FIFOPTR_FIFO0REM_Msk (0xff00UL)
#define BLEIF_FIFOPTR_FIFO0SIZ_Pos (0UL)
#define BLEIF_FIFOPTR_FIFO0SIZ_Msk (0xffUL)

#define BLEIF_FIFOTHR_FIFOWTHR_Pos (8UL)
#define BLEIF_FIFOTHR_FIFOWTHR_Msk (0x3f00UL)
#define BLEIF_FIFOTHR_FIFORTHR_Pos (0UL)
#define BLEIF_FIFOTHR_FIFORTHR_Msk (0x3fUL)

#define BLEIF_FIFOPOP_FIFODOUT_Pos (0UL)
#define BLEIF_FIFOPOP_FIFODOUT_Msk (0xffffffffUL)

#define BLEIF_FIFOPUSH_FIFODIN_Pos (0UL)
#define BLEIF_FIFOPUSH_FIFODIN_Msk (0xffffffffUL)

#define BLEIF_FIFOCTRL_FIFORSTN_Pos (1UL)
#define BLEIF_FIFOCTRL_FIFORSTN_Msk (0x2UL)
#define BLEIF_FIFOCTRL_POPWR_Pos (0UL)
#define BLEIF_FIFOCTRL_POPWR_Msk (0x1UL)

#define BLEIF_FIFOLOC_FIFORPTR_Pos (8UL)
#define BLEIF_FIFOLOC_FIFORPTR_Msk (0xf00UL)
#define BLEIF_FIFOLOC_FIFOWPTR_Pos (0UL)
#define BLEIF_FIFOLOC_FIFOWPTR_Msk (0xfUL)

#define BLEIF_CLKCFG_DIV3_Pos (12UL)
#define BLEIF_CLKCFG_DIV3_Msk (0x1000UL)
#define BLEIF_CLKCFG_CLK32KEN_Pos (11UL)
#define BLEIF_CLKCFG_CLK32KEN_Msk (0x800UL)
#define BLEIF_CLKCFG_FSEL_Pos (8UL)
#define BLEIF_CLKCFG_FSEL_Msk (0x700UL)
#define BLEIF_CLKCFG_IOCLKEN_Pos (0UL)
#define BLEIF_CLKCFG_IOCLKEN_Msk (0x1UL)

#define BLEIF_CMD_OFFSETLO_Pos (24UL)
#define BLEIF_CMD_OFFSETLO_Msk (0xff000000UL)
#define BLEIF_CMD_CMDSEL_Pos (20UL)
#define BLEIF_CMD_CMDSEL_Msk (0x300000UL)
#define BLEIF_CMD_TSIZE_Pos (8UL)
#define BLEIF_CMD_TSIZE_Msk (0xfff00UL)
#define BLEIF_CMD_CONT_Pos (7UL)
#define BLEIF_CMD_CONT_Msk (0x80UL)
#define BLEIF_CMD_OFFSETCNT_Pos (5UL)
#define BLEIF_CMD_OFFSETCNT_Msk (0x60UL)
#define BLEIF_CMD_CMD_Pos (0UL)
#define BLEIF_CMD_CMD_Msk (0x1fUL)

#define BLEIF_CMDRPT_CMDRPT_Pos (0UL)
#define BLEIF_CMDRPT_CMDRPT_Msk (0x1fUL)

#define BLEIF_OFFSETHI_OFFSETHI_Pos (0UL)
#define BLEIF_OFFSETHI_OFFSETHI_Msk (0xffffUL)

#define BLEIF_CMDSTAT_CTSIZE_Pos (8UL)
#define BLEIF_CMDSTAT_CTSIZE_Msk (0xfff00UL)
#define BLEIF_CMDSTAT_CMDSTAT_Pos (5UL)
#define BLEIF_CMDSTAT_CMDSTAT_Msk (0xe0UL)
#define BLEIF_CMDSTAT_CCMD_Pos (0UL)
#define BLEIF_CMDSTAT_CCMD_Msk (0x1fUL)

#define BLEIF_INTEN_B2MSHUTDN_Pos (16UL)
#define BLEIF_INTEN_B2MSHUTDN_Msk (0x10000UL)
#define BLEIF_INTEN_B2MACTIVE_Pos (15UL)
#define BLEIF_INTEN_B2MACTIVE_Msk (0x8000UL)
#define BLEIF_INTEN_B2MSLEEP_Pos (14UL)
#define BLEIF_INTEN_B2MSLEEP_Msk (0x4000UL)
#define BLEIF_INTEN_CQERR_Pos (13UL)
#define BLEIF_INTEN_CQERR_Msk (0x2000UL)
#define BLEIF_INTEN_CQUPD_Pos (12UL)
#define BLEIF_INTEN_CQUPD_Msk (0x1000UL)
#define BLEIF_INTEN_CQPAUSED_Pos (11UL)
#define BLEIF_INTEN_CQPAUSED_Msk (0x800UL)
#define BLEIF_INTEN_DERR_Pos (10UL)
#define BLEIF_INTEN_DERR_Msk (0x400UL)
#define BLEIF_INTEN_DCMP_Pos (9UL)
#define BLEIF_INTEN_DCMP_Msk (0x200UL)
#define BLEIF_INTEN_BLECSSTAT_Pos (8UL)
#define BLEIF_INTEN_BLECSSTAT_Msk (0x100UL)
#define BLEIF_INTEN_BLECIRQ_Pos (7UL)
#define BLEIF_INTEN_BLECIRQ_Msk (0x80UL)
#define BLEIF_INTEN_ICMD_Pos (6UL)
#define BLEIF_INTEN_ICMD_Msk (0x40UL)
#define BLEIF_INTEN_IACC_Pos (5UL)
#define BLEIF_INTEN_IACC_Msk (0x20UL)
#define BLEIF_INTEN_B2MST_Pos (4UL)
#define BLEIF_INTEN_B2MST_Msk (0x10UL)
#define BLEIF_INTEN_FOVFL_Pos (3UL)
#define BLEIF_INTEN_FOVFL_Msk (0x8UL)
#define BLEIF_INTEN_FUNDFL_Pos (2UL)
#define BLEIF_INTEN_FUNDFL_Msk (0x4UL)
#define BLEIF_INTEN_THR_Pos (1UL)
#define BLEIF_INTEN_THR_Msk (0x2UL)
#define BLEIF_INTEN_CMDCMP_Pos (0UL)
#define BLEIF_INTEN_CMDCMP_Msk (0x1UL)

#define BLEIF_INTSTAT_B2MSHUTDN_Pos (16UL)
#define BLEIF_INTSTAT_B2MSHUTDN_Msk (0x10000UL)
#define BLEIF_INTSTAT_B2MACTIVE_Pos (15UL)
#define BLEIF_INTSTAT_B2MACTIVE_Msk (0x8000UL)
#define BLEIF_INTSTAT_B2MSLEEP_Pos (14UL)
#define BLEIF_INTSTAT_B2MSLEEP_Msk (0x4000UL)
#define BLEIF_INTSTAT_CQERR_Pos (13UL)
#define BLEIF_INTSTAT_CQERR_Msk (0x2000UL)
#define BLEIF_INTSTAT_CQUPD_Pos (12UL)
#define BLEIF_INTSTAT_CQUPD_Msk (0x1000UL)
#define BLEIF_INTSTAT_CQPAUSED_Pos (11UL)
#define BLEIF_INTSTAT_CQPAUSED_Msk (0x800UL)
#define BLEIF_INTSTAT_DERR_Pos (10UL)
#define BLEIF_INTSTAT_DERR_Msk (0x400UL)
#define BLEIF_INTSTAT_DCMP_Pos (9UL)
#define BLEIF_INTSTAT_DCMP_Msk (0x200UL)
#define BLEIF_INTSTAT_BLECSSTAT_Pos (8UL)
#define BLEIF_INTSTAT_BLECSSTAT_Msk (0x100UL)
#define BLEIF_INTSTAT_BLECIRQ_Pos (7UL)
#define BLEIF_INTSTAT_BLECIRQ_Msk (0x80UL)
#define BLEIF_INTSTAT_ICMD_Pos (6UL)
#define BLEIF_INTSTAT_ICMD_Msk (0x40UL)
#define BLEIF_INTSTAT_IACC_Pos (5UL)
#define BLEIF_INTSTAT_IACC_Msk (0x20UL)
#define BLEIF_INTSTAT_B2MST_Pos (4UL)
#define BLEIF_INTSTAT_B2MST_Msk (0x10UL)
#define BLEIF_INTSTAT_FOVFL_Pos (3UL)
#define BLEIF_INTSTAT_FOVFL_Msk (0x8UL)
#define BLEIF_INTSTAT_FUNDFL_Pos (2UL)
#define BLEIF_INTSTAT_FUNDFL_Msk (0x4UL)
#define BLEIF_INTSTAT_THR_Pos (1UL)
#define BLEIF_INTSTAT_THR_Msk (0x2UL)
#define BLEIF_INTSTAT_CMDCMP_Pos (0UL)
#define BLEIF_INTSTAT_CMDCMP_Msk (0x1UL)

#define BLEIF_INTCLR_B2MSHUTDN_Pos (16UL)
#define BLEIF_INTCLR_B2MSHUTDN_Msk (0x10000UL)
#define BLEIF_INTCLR_B2MACTIVE_Pos (15UL)
#define BLEIF_INTCLR_B2MACTIVE_Msk (0x8000UL)
#define BLEIF_INTCLR_B2MSLEEP_Pos (14UL)
#define BLEIF_INTCLR_B2MSLEEP_Msk (0x4000UL)
#define BLEIF_INTCLR_CQERR_Pos (13UL)
#define BLEIF_INTCLR_CQERR_Msk (0x2000UL)
#define BLEIF_INTCLR_CQUPD_Pos (12UL)
#define BLEIF_INTCLR_CQUPD_Msk (0x1000UL)
#define BLEIF_INTCLR_CQPAUSED_Pos (11UL)
#define BLEIF_INTCLR_CQPAUSED_Msk (0x800UL)
#define BLEIF_INTCLR_DERR_Pos (10UL)
#define BLEIF_INTCLR_DERR_Msk (0x400UL)
#define BLEIF_INTCLR_DCMP_Pos (9UL)
#define BLEIF_INTCLR_DCMP_Msk (0x200UL)
#define BLEIF_INTCLR_BLECSSTAT_Pos (8UL)
#define BLEIF_INTCLR_BLECSSTAT_Msk (0x100UL)
#define BLEIF_INTCLR_BLECIRQ_Pos (7UL)
#define BLEIF_INTCLR_BLECIRQ_Msk (0x80UL)
#define BLEIF_INTCLR_ICMD_Pos (6UL)
#define BLEIF_INTCLR_ICMD_Msk (0x40UL)
#define BLEIF_INTCLR_IACC_Pos (5UL)
#define BLEIF_INTCLR_IACC_Msk (0x20UL)
#define BLEIF_INTCLR_B2MST_Pos (4UL)
#define BLEIF_INTCLR_B2MST_Msk (0x10UL)
#define BLEIF_INTCLR_FOVFL_Pos (3UL)
#define BLEIF_INTCLR_FOVFL_Msk (0x8UL)
#define BLEIF_INTCLR_FUNDFL_Pos (2UL)
#define BLEIF_INTCLR_FUNDFL_Msk (0x4UL)
#define BLEIF_INTCLR_THR_Pos (1UL)
#define BLEIF_INTCLR_THR_Msk (0x2UL)
#define BLEIF_INTCLR_CMDCMP_Pos (0UL)
#define BLEIF_INTCLR_CMDCMP_Msk (0x1UL)

#define BLEIF_INTSET_B2MSHUTDN_Pos (16UL)
#define BLEIF_INTSET_B2MSHUTDN_Msk (0x10000UL)
#define BLEIF_INTSET_B2MACTIVE_Pos (15UL)
#define BLEIF_INTSET_B2MACTIVE_Msk (0x8000UL)
#define BLEIF_INTSET_B2MSLEEP_Pos (14UL)
#define BLEIF_INTSET_B2MSLEEP_Msk (0x4000UL)
#define BLEIF_INTSET_CQERR_Pos (13UL)
#define BLEIF_INTSET_CQERR_Msk (0x2000UL)
#define BLEIF_INTSET_CQUPD_Pos (12UL)
#define BLEIF_INTSET_CQUPD_Msk (0x1000UL)
#define BLEIF_INTSET_CQPAUSED_Pos (11UL)
#define BLEIF_INTSET_CQPAUSED_Msk (0x800UL)
#define BLEIF_INTSET_DERR_Pos (10UL)
#define BLEIF_INTSET_DERR_Msk (0x400UL)
#define BLEIF_INTSET_DCMP_Pos (9UL)
#define BLEIF_INTSET_DCMP_Msk (0x200UL)
#define BLEIF_INTSET_BLECSSTAT_Pos (8UL)
#define BLEIF_INTSET_BLECSSTAT_Msk (0x100UL)
#define BLEIF_INTSET_BLECIRQ_Pos (7UL)
#define BLEIF_INTSET_BLECIRQ_Msk (0x80UL)
#define BLEIF_INTSET_ICMD_Pos (6UL)
#define BLEIF_INTSET_ICMD_Msk (0x40UL)
#define BLEIF_INTSET_IACC_Pos (5UL)
#define BLEIF_INTSET_IACC_Msk (0x20UL)
#define BLEIF_INTSET_B2MST_Pos (4UL)
#define BLEIF_INTSET_B2MST_Msk (0x10UL)
#define BLEIF_INTSET_FOVFL_Pos (3UL)
#define BLEIF_INTSET_FOVFL_Msk (0x8UL)
#define BLEIF_INTSET_FUNDFL_Pos (2UL)
#define BLEIF_INTSET_FUNDFL_Msk (0x4UL)
#define BLEIF_INTSET_THR_Pos (1UL)
#define BLEIF_INTSET_THR_Msk (0x2UL)
#define BLEIF_INTSET_CMDCMP_Pos (0UL)
#define BLEIF_INTSET_CMDCMP_Msk (0x1UL)

#define BLEIF_DMATRIGEN_DTHREN_Pos (1UL)
#define BLEIF_DMATRIGEN_DTHREN_Msk (0x2UL)
#define BLEIF_DMATRIGEN_DCMDCMPEN_Pos (0UL)
#define BLEIF_DMATRIGEN_DCMDCMPEN_Msk (0x1UL)

#define BLEIF_DMATRIGSTAT_DTOTCMP_Pos (2UL)
#define BLEIF_DMATRIGSTAT_DTOTCMP_Msk (0x4UL)
#define BLEIF_DMATRIGSTAT_DTHR_Pos (1UL)
#define BLEIF_DMATRIGSTAT_DTHR_Msk (0x2UL)
#define BLEIF_DMATRIGSTAT_DCMDCMP_Pos (0UL)
#define BLEIF_DMATRIGSTAT_DCMDCMP_Msk (0x1UL)

#define BLEIF_DMACFG_DPWROFF_Pos (9UL)
#define BLEIF_DMACFG_DPWROFF_Msk (0x200UL)
#define BLEIF_DMACFG_DMAPRI_Pos (8UL)
#define BLEIF_DMACFG_DMAPRI_Msk (0x100UL)
#define BLEIF_DMACFG_DMADIR_Pos (1UL)
#define BLEIF_DMACFG_DMADIR_Msk (0x2UL)
#define BLEIF_DMACFG_DMAEN_Pos (0UL)
#define BLEIF_DMACFG_DMAEN_Msk (0x1UL)

#define BLEIF_DMATOTCOUNT_TOTCOUNT_Pos (0UL)
#define BLEIF_DMATOTCOUNT_TOTCOUNT_Msk (0xfffUL)

#define BLEIF_DMATARGADDR_TARGADDR28_Pos (28UL)
#define BLEIF_DMATARGADDR_TARGADDR28_Msk (0x10000000UL)
#define BLEIF_DMATARGADDR_TARGADDR_Pos (0UL)
#define BLEIF_DMATARGADDR_TARGADDR_Msk (0xfffffUL)

#define BLEIF_DMASTAT_DMAERR_Pos (2UL)
#define BLEIF_DMASTAT_DMAERR_Msk (0x4UL)
#define BLEIF_DMASTAT_DMACPL_Pos (1UL)
#define BLEIF_DMASTAT_DMACPL_Msk (0x2UL)
#define BLEIF_DMASTAT_DMATIP_Pos (0UL)
#define BLEIF_DMASTAT_DMATIP_Msk (0x1UL)

#define BLEIF_CQCFG_CQPRI_Pos (1UL)
#define BLEIF_CQCFG_CQPRI_Msk (0x2UL)
#define BLEIF_CQCFG_CQEN_Pos (0UL)
#define BLEIF_CQCFG_CQEN_Msk (0x1UL)

#define BLEIF_CQADDR_CQADDR28_Pos (28UL)
#define BLEIF_CQADDR_CQADDR28_Msk (0x10000000UL)
#define BLEIF_CQADDR_CQADDR_Pos (2UL)
#define BLEIF_CQADDR_CQADDR_Msk (0xffffcUL)

#define BLEIF_CQSTAT_CQERR_Pos (2UL)
#define BLEIF_CQSTAT_CQERR_Msk (0x4UL)
#define BLEIF_CQSTAT_CQPAUSED_Pos (1UL)
#define BLEIF_CQSTAT_CQPAUSED_Msk (0x2UL)
#define BLEIF_CQSTAT_CQTIP_Pos (0UL)
#define BLEIF_CQSTAT_CQTIP_Msk (0x1UL)

#define BLEIF_CQFLAGS_CQIRQMASK_Pos (16UL)
#define BLEIF_CQFLAGS_CQIRQMASK_Msk (0xffff0000UL)
#define BLEIF_CQFLAGS_CQFLAGS_Pos (0UL)
#define BLEIF_CQFLAGS_CQFLAGS_Msk (0xffffUL)

#define BLEIF_CQSETCLEAR_CQFCLR_Pos (16UL)
#define BLEIF_CQSETCLEAR_CQFCLR_Msk (0xff0000UL)
#define BLEIF_CQSETCLEAR_CQFTGL_Pos (8UL)
#define BLEIF_CQSETCLEAR_CQFTGL_Msk (0xff00UL)
#define BLEIF_CQSETCLEAR_CQFSET_Pos (0UL)
#define BLEIF_CQSETCLEAR_CQFSET_Msk (0xffUL)

#define BLEIF_CQPAUSEEN_CQPEN_Pos (0UL)
#define BLEIF_CQPAUSEEN_CQPEN_Msk (0xffffUL)

#define BLEIF_CQCURIDX_CQCURIDX_Pos (0UL)
#define BLEIF_CQCURIDX_CQCURIDX_Msk (0xffUL)

#define BLEIF_CQENDIDX_CQENDIDX_Pos (0UL)
#define BLEIF_CQENDIDX_CQENDIDX_Msk (0xffUL)

#define BLEIF_STATUS_IDLEST_Pos (2UL)
#define BLEIF_STATUS_IDLEST_Msk (0x4UL)
#define BLEIF_STATUS_CMDACT_Pos (1UL)
#define BLEIF_STATUS_CMDACT_Msk (0x2UL)
#define BLEIF_STATUS_ERR_Pos (0UL)
#define BLEIF_STATUS_ERR_Msk (0x1UL)

#define BLEIF_MSPICFG_MSPIRST_Pos (30UL)
#define BLEIF_MSPICFG_MSPIRST_Msk (0x40000000UL)
#define BLEIF_MSPICFG_DOUTDLY_Pos (27UL)
#define BLEIF_MSPICFG_DOUTDLY_Msk (0x38000000UL)
#define BLEIF_MSPICFG_DINDLY_Pos (24UL)
#define BLEIF_MSPICFG_DINDLY_Msk (0x7000000UL)
#define BLEIF_MSPICFG_SPILSB_Pos (23UL)
#define BLEIF_MSPICFG_SPILSB_Msk (0x800000UL)
#define BLEIF_MSPICFG_RDFCPOL_Pos (22UL)
#define BLEIF_MSPICFG_RDFCPOL_Msk (0x400000UL)
#define BLEIF_MSPICFG_WTFCPOL_Pos (21UL)
#define BLEIF_MSPICFG_WTFCPOL_Msk (0x200000UL)
#define BLEIF_MSPICFG_RDFC_Pos (17UL)
#define BLEIF_MSPICFG_RDFC_Msk (0x20000UL)
#define BLEIF_MSPICFG_WTFC_Pos (16UL)
#define BLEIF_MSPICFG_WTFC_Msk (0x10000UL)
#define BLEIF_MSPICFG_FULLDUP_Pos (2UL)
#define BLEIF_MSPICFG_FULLDUP_Msk (0x4UL)
#define BLEIF_MSPICFG_SPHA_Pos (1UL)
#define BLEIF_MSPICFG_SPHA_Msk (0x2UL)
#define BLEIF_MSPICFG_SPOL_Pos (0UL)
#define BLEIF_MSPICFG_SPOL_Msk (0x1UL)

#define BLEIF_BLECFG_SPIISOCTL_Pos (14UL)
#define BLEIF_BLECFG_SPIISOCTL_Msk (0xc000UL)
#define BLEIF_BLECFG_PWRISOCTL_Pos (12UL)
#define BLEIF_BLECFG_PWRISOCTL_Msk (0x3000UL)
#define BLEIF_BLECFG_STAYASLEEP_Pos (11UL)
#define BLEIF_BLECFG_STAYASLEEP_Msk (0x800UL)
#define BLEIF_BLECFG_FRCCLK_Pos (10UL)
#define BLEIF_BLECFG_FRCCLK_Msk (0x400UL)
#define BLEIF_BLECFG_MCUFRCSLP_Pos (9UL)
#define BLEIF_BLECFG_MCUFRCSLP_Msk (0x200UL)
#define BLEIF_BLECFG_WT4ACTOFF_Pos (8UL)
#define BLEIF_BLECFG_WT4ACTOFF_Msk (0x100UL)
#define BLEIF_BLECFG_BLEHREQCTL_Pos (6UL)
#define BLEIF_BLECFG_BLEHREQCTL_Msk (0xc0UL)
#define BLEIF_BLECFG_DCDCFLGCTL_Pos (4UL)
#define BLEIF_BLECFG_DCDCFLGCTL_Msk (0x30UL)
#define BLEIF_BLECFG_WAKEUPCTL_Pos (2UL)
#define BLEIF_BLECFG_WAKEUPCTL_Msk (0xcUL)
#define BLEIF_BLECFG_BLERSTN_Pos (1UL)
#define BLEIF_BLECFG_BLERSTN_Msk (0x2UL)
#define BLEIF_BLECFG_PWRSMEN_Pos (0UL)
#define BLEIF_BLECFG_PWRSMEN_Msk (0x1UL)

#define BLEIF_PWRCMD_RESTART_Pos (1UL)
#define BLEIF_PWRCMD_RESTART_Msk (0x2UL)
#define BLEIF_PWRCMD_WAKEREQ_Pos (0UL)
#define BLEIF_PWRCMD_WAKEREQ_Msk (0x1UL)

#define BLEIF_BSTATUS_BLEHREQ_Pos (12UL)
#define BLEIF_BSTATUS_BLEHREQ_Msk (0x1000UL)
#define BLEIF_BSTATUS_BLEHACK_Pos (11UL)
#define BLEIF_BSTATUS_BLEHACK_Msk (0x800UL)
#define BLEIF_BSTATUS_PWRST_Pos (8UL)
#define BLEIF_BSTATUS_PWRST_Msk (0x700UL)
#define BLEIF_BSTATUS_BLEIRQ_Pos (7UL)
#define BLEIF_BSTATUS_BLEIRQ_Msk (0x80UL)
#define BLEIF_BSTATUS_WAKEUP_Pos (6UL)
#define BLEIF_BSTATUS_WAKEUP_Msk (0x40UL)
#define BLEIF_BSTATUS_DCDCFLAG_Pos (5UL)
#define BLEIF_BSTATUS_DCDCFLAG_Msk (0x20UL)
#define BLEIF_BSTATUS_DCDCREQ_Pos (4UL)
#define BLEIF_BSTATUS_DCDCREQ_Msk (0x10UL)
#define BLEIF_BSTATUS_SPISTATUS_Pos (3UL)
#define BLEIF_BSTATUS_SPISTATUS_Msk (0x8UL)
#define BLEIF_BSTATUS_B2MSTATE_Pos (0UL)
#define BLEIF_BSTATUS_B2MSTATE_Msk (0x7UL)

#define BLEIF_BLEDBG_DBGDATA_Pos (3UL)
#define BLEIF_BLEDBG_DBGDATA_Msk (0xfffffff8UL)
#define BLEIF_BLEDBG_APBCLKON_Pos (2UL)
#define BLEIF_BLEDBG_APBCLKON_Msk (0x4UL)
#define BLEIF_BLEDBG_IOCLKON_Pos (1UL)
#define BLEIF_BLEDBG_IOCLKON_Msk (0x2UL)
#define BLEIF_BLEDBG_DBGEN_Pos (0UL)
#define BLEIF_BLEDBG_DBGEN_Msk (0x1UL)







#define CACHECTRL_CACHECFG_ENABLE_MONITOR_Pos (24UL)
#define CACHECTRL_CACHECFG_ENABLE_MONITOR_Msk (0x1000000UL)
#define CACHECTRL_CACHECFG_DATA_CLKGATE_Pos (20UL)
#define CACHECTRL_CACHECFG_DATA_CLKGATE_Msk (0x100000UL)
#define CACHECTRL_CACHECFG_CACHE_LS_Pos (11UL)
#define CACHECTRL_CACHECFG_CACHE_LS_Msk (0x800UL)
#define CACHECTRL_CACHECFG_CACHE_CLKGATE_Pos (10UL)
#define CACHECTRL_CACHECFG_CACHE_CLKGATE_Msk (0x400UL)
#define CACHECTRL_CACHECFG_DCACHE_ENABLE_Pos (9UL)
#define CACHECTRL_CACHECFG_DCACHE_ENABLE_Msk (0x200UL)
#define CACHECTRL_CACHECFG_ICACHE_ENABLE_Pos (8UL)
#define CACHECTRL_CACHECFG_ICACHE_ENABLE_Msk (0x100UL)
#define CACHECTRL_CACHECFG_CONFIG_Pos (4UL)
#define CACHECTRL_CACHECFG_CONFIG_Msk (0xf0UL)
#define CACHECTRL_CACHECFG_ENABLE_NC1_Pos (3UL)
#define CACHECTRL_CACHECFG_ENABLE_NC1_Msk (0x8UL)
#define CACHECTRL_CACHECFG_ENABLE_NC0_Pos (2UL)
#define CACHECTRL_CACHECFG_ENABLE_NC0_Msk (0x4UL)
#define CACHECTRL_CACHECFG_LRU_Pos (1UL)
#define CACHECTRL_CACHECFG_LRU_Msk (0x2UL)
#define CACHECTRL_CACHECFG_ENABLE_Pos (0UL)
#define CACHECTRL_CACHECFG_ENABLE_Msk (0x1UL)

#define CACHECTRL_FLASHCFG_LPMMODE_Pos (12UL)
#define CACHECTRL_FLASHCFG_LPMMODE_Msk (0x3000UL)
#define CACHECTRL_FLASHCFG_LPM_RD_WAIT_Pos (8UL)
#define CACHECTRL_FLASHCFG_LPM_RD_WAIT_Msk (0xf00UL)
#define CACHECTRL_FLASHCFG_SEDELAY_Pos (4UL)
#define CACHECTRL_FLASHCFG_SEDELAY_Msk (0x70UL)
#define CACHECTRL_FLASHCFG_RD_WAIT_Pos (0UL)
#define CACHECTRL_FLASHCFG_RD_WAIT_Msk (0xfUL)

#define CACHECTRL_CTRL_FLASH1_SLM_ENABLE_Pos (10UL)
#define CACHECTRL_CTRL_FLASH1_SLM_ENABLE_Msk (0x400UL)
#define CACHECTRL_CTRL_FLASH1_SLM_DISABLE_Pos (9UL)
#define CACHECTRL_CTRL_FLASH1_SLM_DISABLE_Msk (0x200UL)
#define CACHECTRL_CTRL_FLASH1_SLM_STATUS_Pos (8UL)
#define CACHECTRL_CTRL_FLASH1_SLM_STATUS_Msk (0x100UL)
#define CACHECTRL_CTRL_FLASH0_SLM_ENABLE_Pos (6UL)
#define CACHECTRL_CTRL_FLASH0_SLM_ENABLE_Msk (0x40UL)
#define CACHECTRL_CTRL_FLASH0_SLM_DISABLE_Pos (5UL)
#define CACHECTRL_CTRL_FLASH0_SLM_DISABLE_Msk (0x20UL)
#define CACHECTRL_CTRL_FLASH0_SLM_STATUS_Pos (4UL)
#define CACHECTRL_CTRL_FLASH0_SLM_STATUS_Msk (0x10UL)
#define CACHECTRL_CTRL_CACHE_READY_Pos (2UL)
#define CACHECTRL_CTRL_CACHE_READY_Msk (0x4UL)
#define CACHECTRL_CTRL_RESET_STAT_Pos (1UL)
#define CACHECTRL_CTRL_RESET_STAT_Msk (0x2UL)
#define CACHECTRL_CTRL_INVALIDATE_Pos (0UL)
#define CACHECTRL_CTRL_INVALIDATE_Msk (0x1UL)

#define CACHECTRL_NCR0START_ADDR_Pos (4UL)
#define CACHECTRL_NCR0START_ADDR_Msk (0x7fffff0UL)

#define CACHECTRL_NCR0END_ADDR_Pos (4UL)
#define CACHECTRL_NCR0END_ADDR_Msk (0x7fffff0UL)

#define CACHECTRL_NCR1START_ADDR_Pos (4UL)
#define CACHECTRL_NCR1START_ADDR_Msk (0x7fffff0UL)

#define CACHECTRL_NCR1END_ADDR_Pos (4UL)
#define CACHECTRL_NCR1END_ADDR_Msk (0x7fffff0UL)

#define CACHECTRL_DMON0_DACCESS_COUNT_Pos (0UL)
#define CACHECTRL_DMON0_DACCESS_COUNT_Msk (0xffffffffUL)

#define CACHECTRL_DMON1_DLOOKUP_COUNT_Pos (0UL)
#define CACHECTRL_DMON1_DLOOKUP_COUNT_Msk (0xffffffffUL)

#define CACHECTRL_DMON2_DHIT_COUNT_Pos (0UL)
#define CACHECTRL_DMON2_DHIT_COUNT_Msk (0xffffffffUL)

#define CACHECTRL_DMON3_DLINE_COUNT_Pos (0UL)
#define CACHECTRL_DMON3_DLINE_COUNT_Msk (0xffffffffUL)

#define CACHECTRL_IMON0_IACCESS_COUNT_Pos (0UL)
#define CACHECTRL_IMON0_IACCESS_COUNT_Msk (0xffffffffUL)

#define CACHECTRL_IMON1_ILOOKUP_COUNT_Pos (0UL)
#define CACHECTRL_IMON1_ILOOKUP_COUNT_Msk (0xffffffffUL)

#define CACHECTRL_IMON2_IHIT_COUNT_Pos (0UL)
#define CACHECTRL_IMON2_IHIT_COUNT_Msk (0xffffffffUL)

#define CACHECTRL_IMON3_ILINE_COUNT_Pos (0UL)
#define CACHECTRL_IMON3_ILINE_COUNT_Msk (0xffffffffUL)







#define CLKGEN_CALXT_CALXT_Pos (0UL)
#define CLKGEN_CALXT_CALXT_Msk (0x7ffUL)

#define CLKGEN_CALRC_CALRC_Pos (0UL)
#define CLKGEN_CALRC_CALRC_Msk (0x3ffffUL)

#define CLKGEN_ACALCTR_ACALCTR_Pos (0UL)
#define CLKGEN_ACALCTR_ACALCTR_Msk (0xffffffUL)

#define CLKGEN_OCTRL_ACAL_Pos (8UL)
#define CLKGEN_OCTRL_ACAL_Msk (0x700UL)
#define CLKGEN_OCTRL_OSEL_Pos (7UL)
#define CLKGEN_OCTRL_OSEL_Msk (0x80UL)
#define CLKGEN_OCTRL_FOS_Pos (6UL)
#define CLKGEN_OCTRL_FOS_Msk (0x40UL)
#define CLKGEN_OCTRL_STOPRC_Pos (1UL)
#define CLKGEN_OCTRL_STOPRC_Msk (0x2UL)
#define CLKGEN_OCTRL_STOPXT_Pos (0UL)
#define CLKGEN_OCTRL_STOPXT_Msk (0x1UL)

#define CLKGEN_CLKOUT_CKEN_Pos (7UL)
#define CLKGEN_CLKOUT_CKEN_Msk (0x80UL)
#define CLKGEN_CLKOUT_CKSEL_Pos (0UL)
#define CLKGEN_CLKOUT_CKSEL_Msk (0x3fUL)

#define CLKGEN_CLKKEY_CLKKEY_Pos (0UL)
#define CLKGEN_CLKKEY_CLKKEY_Msk (0xffffffffUL)

#define CLKGEN_CCTRL_CORESEL_Pos (0UL)
#define CLKGEN_CCTRL_CORESEL_Msk (0x1UL)

#define CLKGEN_STATUS_OSCF_Pos (1UL)
#define CLKGEN_STATUS_OSCF_Msk (0x2UL)
#define CLKGEN_STATUS_OMODE_Pos (0UL)
#define CLKGEN_STATUS_OMODE_Msk (0x1UL)

#define CLKGEN_HFADJ_HFADJGAIN_Pos (21UL)
#define CLKGEN_HFADJ_HFADJGAIN_Msk (0xe00000UL)
#define CLKGEN_HFADJ_HFWARMUP_Pos (20UL)
#define CLKGEN_HFADJ_HFWARMUP_Msk (0x100000UL)
#define CLKGEN_HFADJ_HFXTADJ_Pos (8UL)
#define CLKGEN_HFADJ_HFXTADJ_Msk (0xfff00UL)
#define CLKGEN_HFADJ_HFADJCK_Pos (1UL)
#define CLKGEN_HFADJ_HFADJCK_Msk (0xeUL)
#define CLKGEN_HFADJ_HFADJEN_Pos (0UL)
#define CLKGEN_HFADJ_HFADJEN_Msk (0x1UL)

#define CLKGEN_CLOCKENSTAT_CLOCKENSTAT_Pos (0UL)
#define CLKGEN_CLOCKENSTAT_CLOCKENSTAT_Msk (0xffffffffUL)

#define CLKGEN_CLOCKEN2STAT_CLOCKEN2STAT_Pos (0UL)
#define CLKGEN_CLOCKEN2STAT_CLOCKEN2STAT_Msk (0xffffffffUL)

#define CLKGEN_CLOCKEN3STAT_CLOCKEN3STAT_Pos (0UL)
#define CLKGEN_CLOCKEN3STAT_CLOCKEN3STAT_Msk (0xffffffffUL)

#define CLKGEN_FREQCTRL_BURSTSTATUS_Pos (2UL)
#define CLKGEN_FREQCTRL_BURSTSTATUS_Msk (0x4UL)
#define CLKGEN_FREQCTRL_BURSTACK_Pos (1UL)
#define CLKGEN_FREQCTRL_BURSTACK_Msk (0x2UL)
#define CLKGEN_FREQCTRL_BURSTREQ_Pos (0UL)
#define CLKGEN_FREQCTRL_BURSTREQ_Msk (0x1UL)

#define CLKGEN_BLEBUCKTONADJ_ZEROLENDETECTEN_Pos (27UL)
#define CLKGEN_BLEBUCKTONADJ_ZEROLENDETECTEN_Msk (0x8000000UL)
#define CLKGEN_BLEBUCKTONADJ_ZEROLENDETECTTRIM_Pos (23UL)
#define CLKGEN_BLEBUCKTONADJ_ZEROLENDETECTTRIM_Msk (0x7800000UL)
#define CLKGEN_BLEBUCKTONADJ_TONADJUSTEN_Pos (22UL)
#define CLKGEN_BLEBUCKTONADJ_TONADJUSTEN_Msk (0x400000UL)
#define CLKGEN_BLEBUCKTONADJ_TONADJUSTPERIOD_Pos (20UL)
#define CLKGEN_BLEBUCKTONADJ_TONADJUSTPERIOD_Msk (0x300000UL)
#define CLKGEN_BLEBUCKTONADJ_TONHIGHTHRESHOLD_Pos (10UL)
#define CLKGEN_BLEBUCKTONADJ_TONHIGHTHRESHOLD_Msk (0xffc00UL)
#define CLKGEN_BLEBUCKTONADJ_TONLOWTHRESHOLD_Pos (0UL)
#define CLKGEN_BLEBUCKTONADJ_TONLOWTHRESHOLD_Msk (0x3ffUL)

#define CLKGEN_INTRPTEN_OF_Pos (2UL)
#define CLKGEN_INTRPTEN_OF_Msk (0x4UL)
#define CLKGEN_INTRPTEN_ACC_Pos (1UL)
#define CLKGEN_INTRPTEN_ACC_Msk (0x2UL)
#define CLKGEN_INTRPTEN_ACF_Pos (0UL)
#define CLKGEN_INTRPTEN_ACF_Msk (0x1UL)

#define CLKGEN_INTRPTSTAT_OF_Pos (2UL)
#define CLKGEN_INTRPTSTAT_OF_Msk (0x4UL)
#define CLKGEN_INTRPTSTAT_ACC_Pos (1UL)
#define CLKGEN_INTRPTSTAT_ACC_Msk (0x2UL)
#define CLKGEN_INTRPTSTAT_ACF_Pos (0UL)
#define CLKGEN_INTRPTSTAT_ACF_Msk (0x1UL)

#define CLKGEN_INTRPTCLR_OF_Pos (2UL)
#define CLKGEN_INTRPTCLR_OF_Msk (0x4UL)
#define CLKGEN_INTRPTCLR_ACC_Pos (1UL)
#define CLKGEN_INTRPTCLR_ACC_Msk (0x2UL)
#define CLKGEN_INTRPTCLR_ACF_Pos (0UL)
#define CLKGEN_INTRPTCLR_ACF_Msk (0x1UL)

#define CLKGEN_INTRPTSET_OF_Pos (2UL)
#define CLKGEN_INTRPTSET_OF_Msk (0x4UL)
#define CLKGEN_INTRPTSET_ACC_Pos (1UL)
#define CLKGEN_INTRPTSET_ACC_Msk (0x2UL)
#define CLKGEN_INTRPTSET_ACF_Pos (0UL)
#define CLKGEN_INTRPTSET_ACF_Msk (0x1UL)







#define CTIMER_TMR0_CTTMRB0_Pos (16UL)
#define CTIMER_TMR0_CTTMRB0_Msk (0xffff0000UL)
#define CTIMER_TMR0_CTTMRA0_Pos (0UL)
#define CTIMER_TMR0_CTTMRA0_Msk (0xffffUL)

#define CTIMER_CMPRA0_CMPR1A0_Pos (16UL)
#define CTIMER_CMPRA0_CMPR1A0_Msk (0xffff0000UL)
#define CTIMER_CMPRA0_CMPR0A0_Pos (0UL)
#define CTIMER_CMPRA0_CMPR0A0_Msk (0xffffUL)

#define CTIMER_CMPRB0_CMPR1B0_Pos (16UL)
#define CTIMER_CMPRB0_CMPR1B0_Msk (0xffff0000UL)
#define CTIMER_CMPRB0_CMPR0B0_Pos (0UL)
#define CTIMER_CMPRB0_CMPR0B0_Msk (0xffffUL)

#define CTIMER_CTRL0_CTLINK0_Pos (31UL)
#define CTIMER_CTRL0_CTLINK0_Msk (0x80000000UL)
#define CTIMER_CTRL0_TMRB0POL_Pos (28UL)
#define CTIMER_CTRL0_TMRB0POL_Msk (0x10000000UL)
#define CTIMER_CTRL0_TMRB0CLR_Pos (27UL)
#define CTIMER_CTRL0_TMRB0CLR_Msk (0x8000000UL)
#define CTIMER_CTRL0_TMRB0IE1_Pos (26UL)
#define CTIMER_CTRL0_TMRB0IE1_Msk (0x4000000UL)
#define CTIMER_CTRL0_TMRB0IE0_Pos (25UL)
#define CTIMER_CTRL0_TMRB0IE0_Msk (0x2000000UL)
#define CTIMER_CTRL0_TMRB0FN_Pos (22UL)
#define CTIMER_CTRL0_TMRB0FN_Msk (0x1c00000UL)
#define CTIMER_CTRL0_TMRB0CLK_Pos (17UL)
#define CTIMER_CTRL0_TMRB0CLK_Msk (0x3e0000UL)
#define CTIMER_CTRL0_TMRB0EN_Pos (16UL)
#define CTIMER_CTRL0_TMRB0EN_Msk (0x10000UL)
#define CTIMER_CTRL0_TMRA0POL_Pos (12UL)
#define CTIMER_CTRL0_TMRA0POL_Msk (0x1000UL)
#define CTIMER_CTRL0_TMRA0CLR_Pos (11UL)
#define CTIMER_CTRL0_TMRA0CLR_Msk (0x800UL)
#define CTIMER_CTRL0_TMRA0IE1_Pos (10UL)
#define CTIMER_CTRL0_TMRA0IE1_Msk (0x400UL)
#define CTIMER_CTRL0_TMRA0IE0_Pos (9UL)
#define CTIMER_CTRL0_TMRA0IE0_Msk (0x200UL)
#define CTIMER_CTRL0_TMRA0FN_Pos (6UL)
#define CTIMER_CTRL0_TMRA0FN_Msk (0x1c0UL)
#define CTIMER_CTRL0_TMRA0CLK_Pos (1UL)
#define CTIMER_CTRL0_TMRA0CLK_Msk (0x3eUL)
#define CTIMER_CTRL0_TMRA0EN_Pos (0UL)
#define CTIMER_CTRL0_TMRA0EN_Msk (0x1UL)

#define CTIMER_CMPRAUXA0_CMPR3A0_Pos (16UL)
#define CTIMER_CMPRAUXA0_CMPR3A0_Msk (0xffff0000UL)
#define CTIMER_CMPRAUXA0_CMPR2A0_Pos (0UL)
#define CTIMER_CMPRAUXA0_CMPR2A0_Msk (0xffffUL)

#define CTIMER_CMPRAUXB0_CMPR3B0_Pos (16UL)
#define CTIMER_CMPRAUXB0_CMPR3B0_Msk (0xffff0000UL)
#define CTIMER_CMPRAUXB0_CMPR2B0_Pos (0UL)
#define CTIMER_CMPRAUXB0_CMPR2B0_Msk (0xffffUL)

#define CTIMER_AUX0_TMRB0EN23_Pos (30UL)
#define CTIMER_AUX0_TMRB0EN23_Msk (0x40000000UL)
#define CTIMER_AUX0_TMRB0POL23_Pos (29UL)
#define CTIMER_AUX0_TMRB0POL23_Msk (0x20000000UL)
#define CTIMER_AUX0_TMRB0TINV_Pos (28UL)
#define CTIMER_AUX0_TMRB0TINV_Msk (0x10000000UL)
#define CTIMER_AUX0_TMRB0NOSYNC_Pos (27UL)
#define CTIMER_AUX0_TMRB0NOSYNC_Msk (0x8000000UL)
#define CTIMER_AUX0_TMRB0TRIG_Pos (23UL)
#define CTIMER_AUX0_TMRB0TRIG_Msk (0x7800000UL)
#define CTIMER_AUX0_TMRB0LMT_Pos (16UL)
#define CTIMER_AUX0_TMRB0LMT_Msk (0x3f0000UL)
#define CTIMER_AUX0_TMRA0EN23_Pos (14UL)
#define CTIMER_AUX0_TMRA0EN23_Msk (0x4000UL)
#define CTIMER_AUX0_TMRA0POL23_Pos (13UL)
#define CTIMER_AUX0_TMRA0POL23_Msk (0x2000UL)
#define CTIMER_AUX0_TMRA0TINV_Pos (12UL)
#define CTIMER_AUX0_TMRA0TINV_Msk (0x1000UL)
#define CTIMER_AUX0_TMRA0NOSYNC_Pos (11UL)
#define CTIMER_AUX0_TMRA0NOSYNC_Msk (0x800UL)
#define CTIMER_AUX0_TMRA0TRIG_Pos (7UL)
#define CTIMER_AUX0_TMRA0TRIG_Msk (0x780UL)
#define CTIMER_AUX0_TMRA0LMT_Pos (0UL)
#define CTIMER_AUX0_TMRA0LMT_Msk (0x7fUL)

#define CTIMER_TMR1_CTTMRB1_Pos (16UL)
#define CTIMER_TMR1_CTTMRB1_Msk (0xffff0000UL)
#define CTIMER_TMR1_CTTMRA1_Pos (0UL)
#define CTIMER_TMR1_CTTMRA1_Msk (0xffffUL)

#define CTIMER_CMPRA1_CMPR1A1_Pos (16UL)
#define CTIMER_CMPRA1_CMPR1A1_Msk (0xffff0000UL)
#define CTIMER_CMPRA1_CMPR0A1_Pos (0UL)
#define CTIMER_CMPRA1_CMPR0A1_Msk (0xffffUL)

#define CTIMER_CMPRB1_CMPR1B1_Pos (16UL)
#define CTIMER_CMPRB1_CMPR1B1_Msk (0xffff0000UL)
#define CTIMER_CMPRB1_CMPR0B1_Pos (0UL)
#define CTIMER_CMPRB1_CMPR0B1_Msk (0xffffUL)

#define CTIMER_CTRL1_CTLINK1_Pos (31UL)
#define CTIMER_CTRL1_CTLINK1_Msk (0x80000000UL)
#define CTIMER_CTRL1_TMRB1POL_Pos (28UL)
#define CTIMER_CTRL1_TMRB1POL_Msk (0x10000000UL)
#define CTIMER_CTRL1_TMRB1CLR_Pos (27UL)
#define CTIMER_CTRL1_TMRB1CLR_Msk (0x8000000UL)
#define CTIMER_CTRL1_TMRB1IE1_Pos (26UL)
#define CTIMER_CTRL1_TMRB1IE1_Msk (0x4000000UL)
#define CTIMER_CTRL1_TMRB1IE0_Pos (25UL)
#define CTIMER_CTRL1_TMRB1IE0_Msk (0x2000000UL)
#define CTIMER_CTRL1_TMRB1FN_Pos (22UL)
#define CTIMER_CTRL1_TMRB1FN_Msk (0x1c00000UL)
#define CTIMER_CTRL1_TMRB1CLK_Pos (17UL)
#define CTIMER_CTRL1_TMRB1CLK_Msk (0x3e0000UL)
#define CTIMER_CTRL1_TMRB1EN_Pos (16UL)
#define CTIMER_CTRL1_TMRB1EN_Msk (0x10000UL)
#define CTIMER_CTRL1_TMRA1POL_Pos (12UL)
#define CTIMER_CTRL1_TMRA1POL_Msk (0x1000UL)
#define CTIMER_CTRL1_TMRA1CLR_Pos (11UL)
#define CTIMER_CTRL1_TMRA1CLR_Msk (0x800UL)
#define CTIMER_CTRL1_TMRA1IE1_Pos (10UL)
#define CTIMER_CTRL1_TMRA1IE1_Msk (0x400UL)
#define CTIMER_CTRL1_TMRA1IE0_Pos (9UL)
#define CTIMER_CTRL1_TMRA1IE0_Msk (0x200UL)
#define CTIMER_CTRL1_TMRA1FN_Pos (6UL)
#define CTIMER_CTRL1_TMRA1FN_Msk (0x1c0UL)
#define CTIMER_CTRL1_TMRA1CLK_Pos (1UL)
#define CTIMER_CTRL1_TMRA1CLK_Msk (0x3eUL)
#define CTIMER_CTRL1_TMRA1EN_Pos (0UL)
#define CTIMER_CTRL1_TMRA1EN_Msk (0x1UL)

#define CTIMER_CMPRAUXA1_CMPR3A1_Pos (16UL)
#define CTIMER_CMPRAUXA1_CMPR3A1_Msk (0xffff0000UL)
#define CTIMER_CMPRAUXA1_CMPR2A1_Pos (0UL)
#define CTIMER_CMPRAUXA1_CMPR2A1_Msk (0xffffUL)

#define CTIMER_CMPRAUXB1_CMPR3B1_Pos (16UL)
#define CTIMER_CMPRAUXB1_CMPR3B1_Msk (0xffff0000UL)
#define CTIMER_CMPRAUXB1_CMPR2B1_Pos (0UL)
#define CTIMER_CMPRAUXB1_CMPR2B1_Msk (0xffffUL)

#define CTIMER_AUX1_TMRB1EN23_Pos (30UL)
#define CTIMER_AUX1_TMRB1EN23_Msk (0x40000000UL)
#define CTIMER_AUX1_TMRB1POL23_Pos (29UL)
#define CTIMER_AUX1_TMRB1POL23_Msk (0x20000000UL)
#define CTIMER_AUX1_TMRB1TINV_Pos (28UL)
#define CTIMER_AUX1_TMRB1TINV_Msk (0x10000000UL)
#define CTIMER_AUX1_TMRB1NOSYNC_Pos (27UL)
#define CTIMER_AUX1_TMRB1NOSYNC_Msk (0x8000000UL)
#define CTIMER_AUX1_TMRB1TRIG_Pos (23UL)
#define CTIMER_AUX1_TMRB1TRIG_Msk (0x7800000UL)
#define CTIMER_AUX1_TMRB1LMT_Pos (16UL)
#define CTIMER_AUX1_TMRB1LMT_Msk (0x3f0000UL)
#define CTIMER_AUX1_TMRA1EN23_Pos (14UL)
#define CTIMER_AUX1_TMRA1EN23_Msk (0x4000UL)
#define CTIMER_AUX1_TMRA1POL23_Pos (13UL)
#define CTIMER_AUX1_TMRA1POL23_Msk (0x2000UL)
#define CTIMER_AUX1_TMRA1TINV_Pos (12UL)
#define CTIMER_AUX1_TMRA1TINV_Msk (0x1000UL)
#define CTIMER_AUX1_TMRA1NOSYNC_Pos (11UL)
#define CTIMER_AUX1_TMRA1NOSYNC_Msk (0x800UL)
#define CTIMER_AUX1_TMRA1TRIG_Pos (7UL)
#define CTIMER_AUX1_TMRA1TRIG_Msk (0x780UL)
#define CTIMER_AUX1_TMRA1LMT_Pos (0UL)
#define CTIMER_AUX1_TMRA1LMT_Msk (0x7fUL)

#define CTIMER_TMR2_CTTMRB2_Pos (16UL)
#define CTIMER_TMR2_CTTMRB2_Msk (0xffff0000UL)
#define CTIMER_TMR2_CTTMRA2_Pos (0UL)
#define CTIMER_TMR2_CTTMRA2_Msk (0xffffUL)

#define CTIMER_CMPRA2_CMPR1A2_Pos (16UL)
#define CTIMER_CMPRA2_CMPR1A2_Msk (0xffff0000UL)
#define CTIMER_CMPRA2_CMPR0A2_Pos (0UL)
#define CTIMER_CMPRA2_CMPR0A2_Msk (0xffffUL)

#define CTIMER_CMPRB2_CMPR1B2_Pos (16UL)
#define CTIMER_CMPRB2_CMPR1B2_Msk (0xffff0000UL)
#define CTIMER_CMPRB2_CMPR0B2_Pos (0UL)
#define CTIMER_CMPRB2_CMPR0B2_Msk (0xffffUL)

#define CTIMER_CTRL2_CTLINK2_Pos (31UL)
#define CTIMER_CTRL2_CTLINK2_Msk (0x80000000UL)
#define CTIMER_CTRL2_TMRB2POL_Pos (28UL)
#define CTIMER_CTRL2_TMRB2POL_Msk (0x10000000UL)
#define CTIMER_CTRL2_TMRB2CLR_Pos (27UL)
#define CTIMER_CTRL2_TMRB2CLR_Msk (0x8000000UL)
#define CTIMER_CTRL2_TMRB2IE1_Pos (26UL)
#define CTIMER_CTRL2_TMRB2IE1_Msk (0x4000000UL)
#define CTIMER_CTRL2_TMRB2IE0_Pos (25UL)
#define CTIMER_CTRL2_TMRB2IE0_Msk (0x2000000UL)
#define CTIMER_CTRL2_TMRB2FN_Pos (22UL)
#define CTIMER_CTRL2_TMRB2FN_Msk (0x1c00000UL)
#define CTIMER_CTRL2_TMRB2CLK_Pos (17UL)
#define CTIMER_CTRL2_TMRB2CLK_Msk (0x3e0000UL)
#define CTIMER_CTRL2_TMRB2EN_Pos (16UL)
#define CTIMER_CTRL2_TMRB2EN_Msk (0x10000UL)
#define CTIMER_CTRL2_TMRA2POL_Pos (12UL)
#define CTIMER_CTRL2_TMRA2POL_Msk (0x1000UL)
#define CTIMER_CTRL2_TMRA2CLR_Pos (11UL)
#define CTIMER_CTRL2_TMRA2CLR_Msk (0x800UL)
#define CTIMER_CTRL2_TMRA2IE1_Pos (10UL)
#define CTIMER_CTRL2_TMRA2IE1_Msk (0x400UL)
#define CTIMER_CTRL2_TMRA2IE0_Pos (9UL)
#define CTIMER_CTRL2_TMRA2IE0_Msk (0x200UL)
#define CTIMER_CTRL2_TMRA2FN_Pos (6UL)
#define CTIMER_CTRL2_TMRA2FN_Msk (0x1c0UL)
#define CTIMER_CTRL2_TMRA2CLK_Pos (1UL)
#define CTIMER_CTRL2_TMRA2CLK_Msk (0x3eUL)
#define CTIMER_CTRL2_TMRA2EN_Pos (0UL)
#define CTIMER_CTRL2_TMRA2EN_Msk (0x1UL)

#define CTIMER_CMPRAUXA2_CMPR3A2_Pos (16UL)
#define CTIMER_CMPRAUXA2_CMPR3A2_Msk (0xffff0000UL)
#define CTIMER_CMPRAUXA2_CMPR2A2_Pos (0UL)
#define CTIMER_CMPRAUXA2_CMPR2A2_Msk (0xffffUL)

#define CTIMER_CMPRAUXB2_CMPR3B2_Pos (16UL)
#define CTIMER_CMPRAUXB2_CMPR3B2_Msk (0xffff0000UL)
#define CTIMER_CMPRAUXB2_CMPR2B2_Pos (0UL)
#define CTIMER_CMPRAUXB2_CMPR2B2_Msk (0xffffUL)

#define CTIMER_AUX2_TMRB2EN23_Pos (30UL)
#define CTIMER_AUX2_TMRB2EN23_Msk (0x40000000UL)
#define CTIMER_AUX2_TMRB2POL23_Pos (29UL)
#define CTIMER_AUX2_TMRB2POL23_Msk (0x20000000UL)
#define CTIMER_AUX2_TMRB2TINV_Pos (28UL)
#define CTIMER_AUX2_TMRB2TINV_Msk (0x10000000UL)
#define CTIMER_AUX2_TMRB2NOSYNC_Pos (27UL)
#define CTIMER_AUX2_TMRB2NOSYNC_Msk (0x8000000UL)
#define CTIMER_AUX2_TMRB2TRIG_Pos (23UL)
#define CTIMER_AUX2_TMRB2TRIG_Msk (0x7800000UL)
#define CTIMER_AUX2_TMRB2LMT_Pos (16UL)
#define CTIMER_AUX2_TMRB2LMT_Msk (0x3f0000UL)
#define CTIMER_AUX2_TMRA2EN23_Pos (14UL)
#define CTIMER_AUX2_TMRA2EN23_Msk (0x4000UL)
#define CTIMER_AUX2_TMRA2POL23_Pos (13UL)
#define CTIMER_AUX2_TMRA2POL23_Msk (0x2000UL)
#define CTIMER_AUX2_TMRA2TINV_Pos (12UL)
#define CTIMER_AUX2_TMRA2TINV_Msk (0x1000UL)
#define CTIMER_AUX2_TMRA2NOSYNC_Pos (11UL)
#define CTIMER_AUX2_TMRA2NOSYNC_Msk (0x800UL)
#define CTIMER_AUX2_TMRA2TRIG_Pos (7UL)
#define CTIMER_AUX2_TMRA2TRIG_Msk (0x780UL)
#define CTIMER_AUX2_TMRA2LMT_Pos (0UL)
#define CTIMER_AUX2_TMRA2LMT_Msk (0x7fUL)

#define CTIMER_TMR3_CTTMRB3_Pos (16UL)
#define CTIMER_TMR3_CTTMRB3_Msk (0xffff0000UL)
#define CTIMER_TMR3_CTTMRA3_Pos (0UL)
#define CTIMER_TMR3_CTTMRA3_Msk (0xffffUL)

#define CTIMER_CMPRA3_CMPR1A3_Pos (16UL)
#define CTIMER_CMPRA3_CMPR1A3_Msk (0xffff0000UL)
#define CTIMER_CMPRA3_CMPR0A3_Pos (0UL)
#define CTIMER_CMPRA3_CMPR0A3_Msk (0xffffUL)

#define CTIMER_CMPRB3_CMPR1B3_Pos (16UL)
#define CTIMER_CMPRB3_CMPR1B3_Msk (0xffff0000UL)
#define CTIMER_CMPRB3_CMPR0B3_Pos (0UL)
#define CTIMER_CMPRB3_CMPR0B3_Msk (0xffffUL)

#define CTIMER_CTRL3_CTLINK3_Pos (31UL)
#define CTIMER_CTRL3_CTLINK3_Msk (0x80000000UL)
#define CTIMER_CTRL3_TMRB3POL_Pos (28UL)
#define CTIMER_CTRL3_TMRB3POL_Msk (0x10000000UL)
#define CTIMER_CTRL3_TMRB3CLR_Pos (27UL)
#define CTIMER_CTRL3_TMRB3CLR_Msk (0x8000000UL)
#define CTIMER_CTRL3_TMRB3IE1_Pos (26UL)
#define CTIMER_CTRL3_TMRB3IE1_Msk (0x4000000UL)
#define CTIMER_CTRL3_TMRB3IE0_Pos (25UL)
#define CTIMER_CTRL3_TMRB3IE0_Msk (0x2000000UL)
#define CTIMER_CTRL3_TMRB3FN_Pos (22UL)
#define CTIMER_CTRL3_TMRB3FN_Msk (0x1c00000UL)
#define CTIMER_CTRL3_TMRB3CLK_Pos (17UL)
#define CTIMER_CTRL3_TMRB3CLK_Msk (0x3e0000UL)
#define CTIMER_CTRL3_TMRB3EN_Pos (16UL)
#define CTIMER_CTRL3_TMRB3EN_Msk (0x10000UL)
#define CTIMER_CTRL3_ADCEN_Pos (15UL)
#define CTIMER_CTRL3_ADCEN_Msk (0x8000UL)
#define CTIMER_CTRL3_TMRA3POL_Pos (12UL)
#define CTIMER_CTRL3_TMRA3POL_Msk (0x1000UL)
#define CTIMER_CTRL3_TMRA3CLR_Pos (11UL)
#define CTIMER_CTRL3_TMRA3CLR_Msk (0x800UL)
#define CTIMER_CTRL3_TMRA3IE1_Pos (10UL)
#define CTIMER_CTRL3_TMRA3IE1_Msk (0x400UL)
#define CTIMER_CTRL3_TMRA3IE0_Pos (9UL)
#define CTIMER_CTRL3_TMRA3IE0_Msk (0x200UL)
#define CTIMER_CTRL3_TMRA3FN_Pos (6UL)
#define CTIMER_CTRL3_TMRA3FN_Msk (0x1c0UL)
#define CTIMER_CTRL3_TMRA3CLK_Pos (1UL)
#define CTIMER_CTRL3_TMRA3CLK_Msk (0x3eUL)
#define CTIMER_CTRL3_TMRA3EN_Pos (0UL)
#define CTIMER_CTRL3_TMRA3EN_Msk (0x1UL)

#define CTIMER_CMPRAUXA3_CMPR3A3_Pos (16UL)
#define CTIMER_CMPRAUXA3_CMPR3A3_Msk (0xffff0000UL)
#define CTIMER_CMPRAUXA3_CMPR2A3_Pos (0UL)
#define CTIMER_CMPRAUXA3_CMPR2A3_Msk (0xffffUL)

#define CTIMER_CMPRAUXB3_CMPR3B3_Pos (16UL)
#define CTIMER_CMPRAUXB3_CMPR3B3_Msk (0xffff0000UL)
#define CTIMER_CMPRAUXB3_CMPR2B3_Pos (0UL)
#define CTIMER_CMPRAUXB3_CMPR2B3_Msk (0xffffUL)

#define CTIMER_AUX3_TMRB3EN23_Pos (30UL)
#define CTIMER_AUX3_TMRB3EN23_Msk (0x40000000UL)
#define CTIMER_AUX3_TMRB3POL23_Pos (29UL)
#define CTIMER_AUX3_TMRB3POL23_Msk (0x20000000UL)
#define CTIMER_AUX3_TMRB3TINV_Pos (28UL)
#define CTIMER_AUX3_TMRB3TINV_Msk (0x10000000UL)
#define CTIMER_AUX3_TMRB3NOSYNC_Pos (27UL)
#define CTIMER_AUX3_TMRB3NOSYNC_Msk (0x8000000UL)
#define CTIMER_AUX3_TMRB3TRIG_Pos (23UL)
#define CTIMER_AUX3_TMRB3TRIG_Msk (0x7800000UL)
#define CTIMER_AUX3_TMRB3LMT_Pos (16UL)
#define CTIMER_AUX3_TMRB3LMT_Msk (0x3f0000UL)
#define CTIMER_AUX3_TMRA3EN23_Pos (14UL)
#define CTIMER_AUX3_TMRA3EN23_Msk (0x4000UL)
#define CTIMER_AUX3_TMRA3POL23_Pos (13UL)
#define CTIMER_AUX3_TMRA3POL23_Msk (0x2000UL)
#define CTIMER_AUX3_TMRA3TINV_Pos (12UL)
#define CTIMER_AUX3_TMRA3TINV_Msk (0x1000UL)
#define CTIMER_AUX3_TMRA3NOSYNC_Pos (11UL)
#define CTIMER_AUX3_TMRA3NOSYNC_Msk (0x800UL)
#define CTIMER_AUX3_TMRA3TRIG_Pos (7UL)
#define CTIMER_AUX3_TMRA3TRIG_Msk (0x780UL)
#define CTIMER_AUX3_TMRA3LMT_Pos (0UL)
#define CTIMER_AUX3_TMRA3LMT_Msk (0x7fUL)

#define CTIMER_TMR4_CTTMRB4_Pos (16UL)
#define CTIMER_TMR4_CTTMRB4_Msk (0xffff0000UL)
#define CTIMER_TMR4_CTTMRA4_Pos (0UL)
#define CTIMER_TMR4_CTTMRA4_Msk (0xffffUL)

#define CTIMER_CMPRA4_CMPR1A4_Pos (16UL)
#define CTIMER_CMPRA4_CMPR1A4_Msk (0xffff0000UL)
#define CTIMER_CMPRA4_CMPR0A4_Pos (0UL)
#define CTIMER_CMPRA4_CMPR0A4_Msk (0xffffUL)

#define CTIMER_CMPRB4_CMPR1B4_Pos (16UL)
#define CTIMER_CMPRB4_CMPR1B4_Msk (0xffff0000UL)
#define CTIMER_CMPRB4_CMPR0B4_Pos (0UL)
#define CTIMER_CMPRB4_CMPR0B4_Msk (0xffffUL)

#define CTIMER_CTRL4_CTLINK4_Pos (31UL)
#define CTIMER_CTRL4_CTLINK4_Msk (0x80000000UL)
#define CTIMER_CTRL4_TMRB4POL_Pos (28UL)
#define CTIMER_CTRL4_TMRB4POL_Msk (0x10000000UL)
#define CTIMER_CTRL4_TMRB4CLR_Pos (27UL)
#define CTIMER_CTRL4_TMRB4CLR_Msk (0x8000000UL)
#define CTIMER_CTRL4_TMRB4IE1_Pos (26UL)
#define CTIMER_CTRL4_TMRB4IE1_Msk (0x4000000UL)
#define CTIMER_CTRL4_TMRB4IE0_Pos (25UL)
#define CTIMER_CTRL4_TMRB4IE0_Msk (0x2000000UL)
#define CTIMER_CTRL4_TMRB4FN_Pos (22UL)
#define CTIMER_CTRL4_TMRB4FN_Msk (0x1c00000UL)
#define CTIMER_CTRL4_TMRB4CLK_Pos (17UL)
#define CTIMER_CTRL4_TMRB4CLK_Msk (0x3e0000UL)
#define CTIMER_CTRL4_TMRB4EN_Pos (16UL)
#define CTIMER_CTRL4_TMRB4EN_Msk (0x10000UL)
#define CTIMER_CTRL4_TMRA4POL_Pos (12UL)
#define CTIMER_CTRL4_TMRA4POL_Msk (0x1000UL)
#define CTIMER_CTRL4_TMRA4CLR_Pos (11UL)
#define CTIMER_CTRL4_TMRA4CLR_Msk (0x800UL)
#define CTIMER_CTRL4_TMRA4IE1_Pos (10UL)
#define CTIMER_CTRL4_TMRA4IE1_Msk (0x400UL)
#define CTIMER_CTRL4_TMRA4IE0_Pos (9UL)
#define CTIMER_CTRL4_TMRA4IE0_Msk (0x200UL)
#define CTIMER_CTRL4_TMRA4FN_Pos (6UL)
#define CTIMER_CTRL4_TMRA4FN_Msk (0x1c0UL)
#define CTIMER_CTRL4_TMRA4CLK_Pos (1UL)
#define CTIMER_CTRL4_TMRA4CLK_Msk (0x3eUL)
#define CTIMER_CTRL4_TMRA4EN_Pos (0UL)
#define CTIMER_CTRL4_TMRA4EN_Msk (0x1UL)

#define CTIMER_CMPRAUXA4_CMPR3A4_Pos (16UL)
#define CTIMER_CMPRAUXA4_CMPR3A4_Msk (0xffff0000UL)
#define CTIMER_CMPRAUXA4_CMPR2A4_Pos (0UL)
#define CTIMER_CMPRAUXA4_CMPR2A4_Msk (0xffffUL)

#define CTIMER_CMPRAUXB4_CMPR3B4_Pos (16UL)
#define CTIMER_CMPRAUXB4_CMPR3B4_Msk (0xffff0000UL)
#define CTIMER_CMPRAUXB4_CMPR2B4_Pos (0UL)
#define CTIMER_CMPRAUXB4_CMPR2B4_Msk (0xffffUL)

#define CTIMER_AUX4_TMRB4EN23_Pos (30UL)
#define CTIMER_AUX4_TMRB4EN23_Msk (0x40000000UL)
#define CTIMER_AUX4_TMRB4POL23_Pos (29UL)
#define CTIMER_AUX4_TMRB4POL23_Msk (0x20000000UL)
#define CTIMER_AUX4_TMRB4TINV_Pos (28UL)
#define CTIMER_AUX4_TMRB4TINV_Msk (0x10000000UL)
#define CTIMER_AUX4_TMRB4NOSYNC_Pos (27UL)
#define CTIMER_AUX4_TMRB4NOSYNC_Msk (0x8000000UL)
#define CTIMER_AUX4_TMRB4TRIG_Pos (23UL)
#define CTIMER_AUX4_TMRB4TRIG_Msk (0x7800000UL)
#define CTIMER_AUX4_TMRB4LMT_Pos (16UL)
#define CTIMER_AUX4_TMRB4LMT_Msk (0x3f0000UL)
#define CTIMER_AUX4_TMRA4EN23_Pos (14UL)
#define CTIMER_AUX4_TMRA4EN23_Msk (0x4000UL)
#define CTIMER_AUX4_TMRA4POL23_Pos (13UL)
#define CTIMER_AUX4_TMRA4POL23_Msk (0x2000UL)
#define CTIMER_AUX4_TMRA4TINV_Pos (12UL)
#define CTIMER_AUX4_TMRA4TINV_Msk (0x1000UL)
#define CTIMER_AUX4_TMRA4NOSYNC_Pos (11UL)
#define CTIMER_AUX4_TMRA4NOSYNC_Msk (0x800UL)
#define CTIMER_AUX4_TMRA4TRIG_Pos (7UL)
#define CTIMER_AUX4_TMRA4TRIG_Msk (0x780UL)
#define CTIMER_AUX4_TMRA4LMT_Pos (0UL)
#define CTIMER_AUX4_TMRA4LMT_Msk (0x7fUL)

#define CTIMER_TMR5_CTTMRB5_Pos (16UL)
#define CTIMER_TMR5_CTTMRB5_Msk (0xffff0000UL)
#define CTIMER_TMR5_CTTMRA5_Pos (0UL)
#define CTIMER_TMR5_CTTMRA5_Msk (0xffffUL)

#define CTIMER_CMPRA5_CMPR1A5_Pos (16UL)
#define CTIMER_CMPRA5_CMPR1A5_Msk (0xffff0000UL)
#define CTIMER_CMPRA5_CMPR0A5_Pos (0UL)
#define CTIMER_CMPRA5_CMPR0A5_Msk (0xffffUL)

#define CTIMER_CMPRB5_CMPR1B5_Pos (16UL)
#define CTIMER_CMPRB5_CMPR1B5_Msk (0xffff0000UL)
#define CTIMER_CMPRB5_CMPR0B5_Pos (0UL)
#define CTIMER_CMPRB5_CMPR0B5_Msk (0xffffUL)

#define CTIMER_CTRL5_CTLINK5_Pos (31UL)
#define CTIMER_CTRL5_CTLINK5_Msk (0x80000000UL)
#define CTIMER_CTRL5_TMRB5POL_Pos (28UL)
#define CTIMER_CTRL5_TMRB5POL_Msk (0x10000000UL)
#define CTIMER_CTRL5_TMRB5CLR_Pos (27UL)
#define CTIMER_CTRL5_TMRB5CLR_Msk (0x8000000UL)
#define CTIMER_CTRL5_TMRB5IE1_Pos (26UL)
#define CTIMER_CTRL5_TMRB5IE1_Msk (0x4000000UL)
#define CTIMER_CTRL5_TMRB5IE0_Pos (25UL)
#define CTIMER_CTRL5_TMRB5IE0_Msk (0x2000000UL)
#define CTIMER_CTRL5_TMRB5FN_Pos (22UL)
#define CTIMER_CTRL5_TMRB5FN_Msk (0x1c00000UL)
#define CTIMER_CTRL5_TMRB5CLK_Pos (17UL)
#define CTIMER_CTRL5_TMRB5CLK_Msk (0x3e0000UL)
#define CTIMER_CTRL5_TMRB5EN_Pos (16UL)
#define CTIMER_CTRL5_TMRB5EN_Msk (0x10000UL)
#define CTIMER_CTRL5_TMRA5POL_Pos (12UL)
#define CTIMER_CTRL5_TMRA5POL_Msk (0x1000UL)
#define CTIMER_CTRL5_TMRA5CLR_Pos (11UL)
#define CTIMER_CTRL5_TMRA5CLR_Msk (0x800UL)
#define CTIMER_CTRL5_TMRA5IE1_Pos (10UL)
#define CTIMER_CTRL5_TMRA5IE1_Msk (0x400UL)
#define CTIMER_CTRL5_TMRA5IE0_Pos (9UL)
#define CTIMER_CTRL5_TMRA5IE0_Msk (0x200UL)
#define CTIMER_CTRL5_TMRA5FN_Pos (6UL)
#define CTIMER_CTRL5_TMRA5FN_Msk (0x1c0UL)
#define CTIMER_CTRL5_TMRA5CLK_Pos (1UL)
#define CTIMER_CTRL5_TMRA5CLK_Msk (0x3eUL)
#define CTIMER_CTRL5_TMRA5EN_Pos (0UL)
#define CTIMER_CTRL5_TMRA5EN_Msk (0x1UL)

#define CTIMER_CMPRAUXA5_CMPR3A5_Pos (16UL)
#define CTIMER_CMPRAUXA5_CMPR3A5_Msk (0xffff0000UL)
#define CTIMER_CMPRAUXA5_CMPR2A5_Pos (0UL)
#define CTIMER_CMPRAUXA5_CMPR2A5_Msk (0xffffUL)

#define CTIMER_CMPRAUXB5_CMPR3B5_Pos (16UL)
#define CTIMER_CMPRAUXB5_CMPR3B5_Msk (0xffff0000UL)
#define CTIMER_CMPRAUXB5_CMPR2B5_Pos (0UL)
#define CTIMER_CMPRAUXB5_CMPR2B5_Msk (0xffffUL)

#define CTIMER_AUX5_TMRB5EN23_Pos (30UL)
#define CTIMER_AUX5_TMRB5EN23_Msk (0x40000000UL)
#define CTIMER_AUX5_TMRB5POL23_Pos (29UL)
#define CTIMER_AUX5_TMRB5POL23_Msk (0x20000000UL)
#define CTIMER_AUX5_TMRB5TINV_Pos (28UL)
#define CTIMER_AUX5_TMRB5TINV_Msk (0x10000000UL)
#define CTIMER_AUX5_TMRB5NOSYNC_Pos (27UL)
#define CTIMER_AUX5_TMRB5NOSYNC_Msk (0x8000000UL)
#define CTIMER_AUX5_TMRB5TRIG_Pos (23UL)
#define CTIMER_AUX5_TMRB5TRIG_Msk (0x7800000UL)
#define CTIMER_AUX5_TMRB5LMT_Pos (16UL)
#define CTIMER_AUX5_TMRB5LMT_Msk (0x3f0000UL)
#define CTIMER_AUX5_TMRA5EN23_Pos (14UL)
#define CTIMER_AUX5_TMRA5EN23_Msk (0x4000UL)
#define CTIMER_AUX5_TMRA5POL23_Pos (13UL)
#define CTIMER_AUX5_TMRA5POL23_Msk (0x2000UL)
#define CTIMER_AUX5_TMRA5TINV_Pos (12UL)
#define CTIMER_AUX5_TMRA5TINV_Msk (0x1000UL)
#define CTIMER_AUX5_TMRA5NOSYNC_Pos (11UL)
#define CTIMER_AUX5_TMRA5NOSYNC_Msk (0x800UL)
#define CTIMER_AUX5_TMRA5TRIG_Pos (7UL)
#define CTIMER_AUX5_TMRA5TRIG_Msk (0x780UL)
#define CTIMER_AUX5_TMRA5LMT_Pos (0UL)
#define CTIMER_AUX5_TMRA5LMT_Msk (0x7fUL)

#define CTIMER_TMR6_CTTMRB6_Pos (16UL)
#define CTIMER_TMR6_CTTMRB6_Msk (0xffff0000UL)
#define CTIMER_TMR6_CTTMRA6_Pos (0UL)
#define CTIMER_TMR6_CTTMRA6_Msk (0xffffUL)

#define CTIMER_CMPRA6_CMPR1A6_Pos (16UL)
#define CTIMER_CMPRA6_CMPR1A6_Msk (0xffff0000UL)
#define CTIMER_CMPRA6_CMPR0A6_Pos (0UL)
#define CTIMER_CMPRA6_CMPR0A6_Msk (0xffffUL)

#define CTIMER_CMPRB6_CMPR1B6_Pos (16UL)
#define CTIMER_CMPRB6_CMPR1B6_Msk (0xffff0000UL)
#define CTIMER_CMPRB6_CMPR0B6_Pos (0UL)
#define CTIMER_CMPRB6_CMPR0B6_Msk (0xffffUL)

#define CTIMER_CTRL6_CTLINK6_Pos (31UL)
#define CTIMER_CTRL6_CTLINK6_Msk (0x80000000UL)
#define CTIMER_CTRL6_TMRB6POL_Pos (28UL)
#define CTIMER_CTRL6_TMRB6POL_Msk (0x10000000UL)
#define CTIMER_CTRL6_TMRB6CLR_Pos (27UL)
#define CTIMER_CTRL6_TMRB6CLR_Msk (0x8000000UL)
#define CTIMER_CTRL6_TMRB6IE1_Pos (26UL)
#define CTIMER_CTRL6_TMRB6IE1_Msk (0x4000000UL)
#define CTIMER_CTRL6_TMRB6IE0_Pos (25UL)
#define CTIMER_CTRL6_TMRB6IE0_Msk (0x2000000UL)
#define CTIMER_CTRL6_TMRB6FN_Pos (22UL)
#define CTIMER_CTRL6_TMRB6FN_Msk (0x1c00000UL)
#define CTIMER_CTRL6_TMRB6CLK_Pos (17UL)
#define CTIMER_CTRL6_TMRB6CLK_Msk (0x3e0000UL)
#define CTIMER_CTRL6_TMRB6EN_Pos (16UL)
#define CTIMER_CTRL6_TMRB6EN_Msk (0x10000UL)
#define CTIMER_CTRL6_TMRA6POL_Pos (12UL)
#define CTIMER_CTRL6_TMRA6POL_Msk (0x1000UL)
#define CTIMER_CTRL6_TMRA6CLR_Pos (11UL)
#define CTIMER_CTRL6_TMRA6CLR_Msk (0x800UL)
#define CTIMER_CTRL6_TMRA6IE1_Pos (10UL)
#define CTIMER_CTRL6_TMRA6IE1_Msk (0x400UL)
#define CTIMER_CTRL6_TMRA6IE0_Pos (9UL)
#define CTIMER_CTRL6_TMRA6IE0_Msk (0x200UL)
#define CTIMER_CTRL6_TMRA6FN_Pos (6UL)
#define CTIMER_CTRL6_TMRA6FN_Msk (0x1c0UL)
#define CTIMER_CTRL6_TMRA6CLK_Pos (1UL)
#define CTIMER_CTRL6_TMRA6CLK_Msk (0x3eUL)
#define CTIMER_CTRL6_TMRA6EN_Pos (0UL)
#define CTIMER_CTRL6_TMRA6EN_Msk (0x1UL)

#define CTIMER_CMPRAUXA6_CMPR3A6_Pos (16UL)
#define CTIMER_CMPRAUXA6_CMPR3A6_Msk (0xffff0000UL)
#define CTIMER_CMPRAUXA6_CMPR2A6_Pos (0UL)
#define CTIMER_CMPRAUXA6_CMPR2A6_Msk (0xffffUL)

#define CTIMER_CMPRAUXB6_CMPR3B6_Pos (16UL)
#define CTIMER_CMPRAUXB6_CMPR3B6_Msk (0xffff0000UL)
#define CTIMER_CMPRAUXB6_CMPR2B6_Pos (0UL)
#define CTIMER_CMPRAUXB6_CMPR2B6_Msk (0xffffUL)

#define CTIMER_AUX6_TMRB6EN23_Pos (30UL)
#define CTIMER_AUX6_TMRB6EN23_Msk (0x40000000UL)
#define CTIMER_AUX6_TMRB6POL23_Pos (29UL)
#define CTIMER_AUX6_TMRB6POL23_Msk (0x20000000UL)
#define CTIMER_AUX6_TMRB6TINV_Pos (28UL)
#define CTIMER_AUX6_TMRB6TINV_Msk (0x10000000UL)
#define CTIMER_AUX6_TMRB6NOSYNC_Pos (27UL)
#define CTIMER_AUX6_TMRB6NOSYNC_Msk (0x8000000UL)
#define CTIMER_AUX6_TMRB6TRIG_Pos (23UL)
#define CTIMER_AUX6_TMRB6TRIG_Msk (0x7800000UL)
#define CTIMER_AUX6_TMRB6LMT_Pos (16UL)
#define CTIMER_AUX6_TMRB6LMT_Msk (0x3f0000UL)
#define CTIMER_AUX6_TMRA6EN23_Pos (14UL)
#define CTIMER_AUX6_TMRA6EN23_Msk (0x4000UL)
#define CTIMER_AUX6_TMRA6POL23_Pos (13UL)
#define CTIMER_AUX6_TMRA6POL23_Msk (0x2000UL)
#define CTIMER_AUX6_TMRA6TINV_Pos (12UL)
#define CTIMER_AUX6_TMRA6TINV_Msk (0x1000UL)
#define CTIMER_AUX6_TMRA6NOSYNC_Pos (11UL)
#define CTIMER_AUX6_TMRA6NOSYNC_Msk (0x800UL)
#define CTIMER_AUX6_TMRA6TRIG_Pos (7UL)
#define CTIMER_AUX6_TMRA6TRIG_Msk (0x780UL)
#define CTIMER_AUX6_TMRA6LMT_Pos (0UL)
#define CTIMER_AUX6_TMRA6LMT_Msk (0x7fUL)

#define CTIMER_TMR7_CTTMRB7_Pos (16UL)
#define CTIMER_TMR7_CTTMRB7_Msk (0xffff0000UL)
#define CTIMER_TMR7_CTTMRA7_Pos (0UL)
#define CTIMER_TMR7_CTTMRA7_Msk (0xffffUL)

#define CTIMER_CMPRA7_CMPR1A7_Pos (16UL)
#define CTIMER_CMPRA7_CMPR1A7_Msk (0xffff0000UL)
#define CTIMER_CMPRA7_CMPR0A7_Pos (0UL)
#define CTIMER_CMPRA7_CMPR0A7_Msk (0xffffUL)

#define CTIMER_CMPRB7_CMPR1B7_Pos (16UL)
#define CTIMER_CMPRB7_CMPR1B7_Msk (0xffff0000UL)
#define CTIMER_CMPRB7_CMPR0B7_Pos (0UL)
#define CTIMER_CMPRB7_CMPR0B7_Msk (0xffffUL)

#define CTIMER_CTRL7_CTLINK7_Pos (31UL)
#define CTIMER_CTRL7_CTLINK7_Msk (0x80000000UL)
#define CTIMER_CTRL7_TMRB7POL_Pos (28UL)
#define CTIMER_CTRL7_TMRB7POL_Msk (0x10000000UL)
#define CTIMER_CTRL7_TMRB7CLR_Pos (27UL)
#define CTIMER_CTRL7_TMRB7CLR_Msk (0x8000000UL)
#define CTIMER_CTRL7_TMRB7IE1_Pos (26UL)
#define CTIMER_CTRL7_TMRB7IE1_Msk (0x4000000UL)
#define CTIMER_CTRL7_TMRB7IE0_Pos (25UL)
#define CTIMER_CTRL7_TMRB7IE0_Msk (0x2000000UL)
#define CTIMER_CTRL7_TMRB7FN_Pos (22UL)
#define CTIMER_CTRL7_TMRB7FN_Msk (0x1c00000UL)
#define CTIMER_CTRL7_TMRB7CLK_Pos (17UL)
#define CTIMER_CTRL7_TMRB7CLK_Msk (0x3e0000UL)
#define CTIMER_CTRL7_TMRB7EN_Pos (16UL)
#define CTIMER_CTRL7_TMRB7EN_Msk (0x10000UL)
#define CTIMER_CTRL7_TMRA7POL_Pos (12UL)
#define CTIMER_CTRL7_TMRA7POL_Msk (0x1000UL)
#define CTIMER_CTRL7_TMRA7CLR_Pos (11UL)
#define CTIMER_CTRL7_TMRA7CLR_Msk (0x800UL)
#define CTIMER_CTRL7_TMRA7IE1_Pos (10UL)
#define CTIMER_CTRL7_TMRA7IE1_Msk (0x400UL)
#define CTIMER_CTRL7_TMRA7IE0_Pos (9UL)
#define CTIMER_CTRL7_TMRA7IE0_Msk (0x200UL)
#define CTIMER_CTRL7_TMRA7FN_Pos (6UL)
#define CTIMER_CTRL7_TMRA7FN_Msk (0x1c0UL)
#define CTIMER_CTRL7_TMRA7CLK_Pos (1UL)
#define CTIMER_CTRL7_TMRA7CLK_Msk (0x3eUL)
#define CTIMER_CTRL7_TMRA7EN_Pos (0UL)
#define CTIMER_CTRL7_TMRA7EN_Msk (0x1UL)

#define CTIMER_CMPRAUXA7_CMPR3A7_Pos (16UL)
#define CTIMER_CMPRAUXA7_CMPR3A7_Msk (0xffff0000UL)
#define CTIMER_CMPRAUXA7_CMPR2A7_Pos (0UL)
#define CTIMER_CMPRAUXA7_CMPR2A7_Msk (0xffffUL)

#define CTIMER_CMPRAUXB7_CMPR3B7_Pos (16UL)
#define CTIMER_CMPRAUXB7_CMPR3B7_Msk (0xffff0000UL)
#define CTIMER_CMPRAUXB7_CMPR2B7_Pos (0UL)
#define CTIMER_CMPRAUXB7_CMPR2B7_Msk (0xffffUL)

#define CTIMER_AUX7_TMRB7EN23_Pos (30UL)
#define CTIMER_AUX7_TMRB7EN23_Msk (0x40000000UL)
#define CTIMER_AUX7_TMRB7POL23_Pos (29UL)
#define CTIMER_AUX7_TMRB7POL23_Msk (0x20000000UL)
#define CTIMER_AUX7_TMRB7TINV_Pos (28UL)
#define CTIMER_AUX7_TMRB7TINV_Msk (0x10000000UL)
#define CTIMER_AUX7_TMRB7NOSYNC_Pos (27UL)
#define CTIMER_AUX7_TMRB7NOSYNC_Msk (0x8000000UL)
#define CTIMER_AUX7_TMRB7TRIG_Pos (23UL)
#define CTIMER_AUX7_TMRB7TRIG_Msk (0x7800000UL)
#define CTIMER_AUX7_TMRB7LMT_Pos (16UL)
#define CTIMER_AUX7_TMRB7LMT_Msk (0x3f0000UL)
#define CTIMER_AUX7_TMRA7EN23_Pos (14UL)
#define CTIMER_AUX7_TMRA7EN23_Msk (0x4000UL)
#define CTIMER_AUX7_TMRA7POL23_Pos (13UL)
#define CTIMER_AUX7_TMRA7POL23_Msk (0x2000UL)
#define CTIMER_AUX7_TMRA7TINV_Pos (12UL)
#define CTIMER_AUX7_TMRA7TINV_Msk (0x1000UL)
#define CTIMER_AUX7_TMRA7NOSYNC_Pos (11UL)
#define CTIMER_AUX7_TMRA7NOSYNC_Msk (0x800UL)
#define CTIMER_AUX7_TMRA7TRIG_Pos (7UL)
#define CTIMER_AUX7_TMRA7TRIG_Msk (0x780UL)
#define CTIMER_AUX7_TMRA7LMT_Pos (0UL)
#define CTIMER_AUX7_TMRA7LMT_Msk (0x7fUL)

#define CTIMER_GLOBEN_ENB7_Pos (15UL)
#define CTIMER_GLOBEN_ENB7_Msk (0x8000UL)
#define CTIMER_GLOBEN_ENA7_Pos (14UL)
#define CTIMER_GLOBEN_ENA7_Msk (0x4000UL)
#define CTIMER_GLOBEN_ENB6_Pos (13UL)
#define CTIMER_GLOBEN_ENB6_Msk (0x2000UL)
#define CTIMER_GLOBEN_ENA6_Pos (12UL)
#define CTIMER_GLOBEN_ENA6_Msk (0x1000UL)
#define CTIMER_GLOBEN_ENB5_Pos (11UL)
#define CTIMER_GLOBEN_ENB5_Msk (0x800UL)
#define CTIMER_GLOBEN_ENA5_Pos (10UL)
#define CTIMER_GLOBEN_ENA5_Msk (0x400UL)
#define CTIMER_GLOBEN_ENB4_Pos (9UL)
#define CTIMER_GLOBEN_ENB4_Msk (0x200UL)
#define CTIMER_GLOBEN_ENA4_Pos (8UL)
#define CTIMER_GLOBEN_ENA4_Msk (0x100UL)
#define CTIMER_GLOBEN_ENB3_Pos (7UL)
#define CTIMER_GLOBEN_ENB3_Msk (0x80UL)
#define CTIMER_GLOBEN_ENA3_Pos (6UL)
#define CTIMER_GLOBEN_ENA3_Msk (0x40UL)
#define CTIMER_GLOBEN_ENB2_Pos (5UL)
#define CTIMER_GLOBEN_ENB2_Msk (0x20UL)
#define CTIMER_GLOBEN_ENA2_Pos (4UL)
#define CTIMER_GLOBEN_ENA2_Msk (0x10UL)
#define CTIMER_GLOBEN_ENB1_Pos (3UL)
#define CTIMER_GLOBEN_ENB1_Msk (0x8UL)
#define CTIMER_GLOBEN_ENA1_Pos (2UL)
#define CTIMER_GLOBEN_ENA1_Msk (0x4UL)
#define CTIMER_GLOBEN_ENB0_Pos (1UL)
#define CTIMER_GLOBEN_ENB0_Msk (0x2UL)
#define CTIMER_GLOBEN_ENA0_Pos (0UL)
#define CTIMER_GLOBEN_ENA0_Msk (0x1UL)

#define CTIMER_OUTCFG0_CFG9_Pos (28UL)
#define CTIMER_OUTCFG0_CFG9_Msk (0x70000000UL)
#define CTIMER_OUTCFG0_CFG8_Pos (25UL)
#define CTIMER_OUTCFG0_CFG8_Msk (0xe000000UL)
#define CTIMER_OUTCFG0_CFG7_Pos (22UL)
#define CTIMER_OUTCFG0_CFG7_Msk (0x1c00000UL)
#define CTIMER_OUTCFG0_CFG6_Pos (19UL)
#define CTIMER_OUTCFG0_CFG6_Msk (0x380000UL)
#define CTIMER_OUTCFG0_CFG5_Pos (16UL)
#define CTIMER_OUTCFG0_CFG5_Msk (0x70000UL)
#define CTIMER_OUTCFG0_CFG4_Pos (12UL)
#define CTIMER_OUTCFG0_CFG4_Msk (0x7000UL)
#define CTIMER_OUTCFG0_CFG3_Pos (9UL)
#define CTIMER_OUTCFG0_CFG3_Msk (0xe00UL)
#define CTIMER_OUTCFG0_CFG2_Pos (6UL)
#define CTIMER_OUTCFG0_CFG2_Msk (0x1c0UL)
#define CTIMER_OUTCFG0_CFG1_Pos (3UL)
#define CTIMER_OUTCFG0_CFG1_Msk (0x38UL)
#define CTIMER_OUTCFG0_CFG0_Pos (0UL)
#define CTIMER_OUTCFG0_CFG0_Msk (0x7UL)

#define CTIMER_OUTCFG1_CFG19_Pos (28UL)
#define CTIMER_OUTCFG1_CFG19_Msk (0x70000000UL)
#define CTIMER_OUTCFG1_CFG18_Pos (25UL)
#define CTIMER_OUTCFG1_CFG18_Msk (0xe000000UL)
#define CTIMER_OUTCFG1_CFG17_Pos (22UL)
#define CTIMER_OUTCFG1_CFG17_Msk (0x1c00000UL)
#define CTIMER_OUTCFG1_CFG16_Pos (19UL)
#define CTIMER_OUTCFG1_CFG16_Msk (0x380000UL)
#define CTIMER_OUTCFG1_CFG15_Pos (16UL)
#define CTIMER_OUTCFG1_CFG15_Msk (0x70000UL)
#define CTIMER_OUTCFG1_CFG14_Pos (12UL)
#define CTIMER_OUTCFG1_CFG14_Msk (0x7000UL)
#define CTIMER_OUTCFG1_CFG13_Pos (9UL)
#define CTIMER_OUTCFG1_CFG13_Msk (0xe00UL)
#define CTIMER_OUTCFG1_CFG12_Pos (6UL)
#define CTIMER_OUTCFG1_CFG12_Msk (0x1c0UL)
#define CTIMER_OUTCFG1_CFG11_Pos (3UL)
#define CTIMER_OUTCFG1_CFG11_Msk (0x38UL)
#define CTIMER_OUTCFG1_CFG10_Pos (0UL)
#define CTIMER_OUTCFG1_CFG10_Msk (0x7UL)

#define CTIMER_OUTCFG2_CFG29_Pos (28UL)
#define CTIMER_OUTCFG2_CFG29_Msk (0x70000000UL)
#define CTIMER_OUTCFG2_CFG28_Pos (25UL)
#define CTIMER_OUTCFG2_CFG28_Msk (0xe000000UL)
#define CTIMER_OUTCFG2_CFG27_Pos (22UL)
#define CTIMER_OUTCFG2_CFG27_Msk (0x1c00000UL)
#define CTIMER_OUTCFG2_CFG26_Pos (19UL)
#define CTIMER_OUTCFG2_CFG26_Msk (0x380000UL)
#define CTIMER_OUTCFG2_CFG25_Pos (16UL)
#define CTIMER_OUTCFG2_CFG25_Msk (0x70000UL)
#define CTIMER_OUTCFG2_CFG24_Pos (12UL)
#define CTIMER_OUTCFG2_CFG24_Msk (0x7000UL)
#define CTIMER_OUTCFG2_CFG23_Pos (9UL)
#define CTIMER_OUTCFG2_CFG23_Msk (0xe00UL)
#define CTIMER_OUTCFG2_CFG22_Pos (6UL)
#define CTIMER_OUTCFG2_CFG22_Msk (0x1c0UL)
#define CTIMER_OUTCFG2_CFG21_Pos (3UL)
#define CTIMER_OUTCFG2_CFG21_Msk (0x38UL)
#define CTIMER_OUTCFG2_CFG20_Pos (0UL)
#define CTIMER_OUTCFG2_CFG20_Msk (0x7UL)

#define CTIMER_OUTCFG3_CFG31_Pos (3UL)
#define CTIMER_OUTCFG3_CFG31_Msk (0x38UL)
#define CTIMER_OUTCFG3_CFG30_Pos (0UL)
#define CTIMER_OUTCFG3_CFG30_Msk (0x7UL)

#define CTIMER_INCFG_CFGB7_Pos (15UL)
#define CTIMER_INCFG_CFGB7_Msk (0x8000UL)
#define CTIMER_INCFG_CFGA7_Pos (14UL)
#define CTIMER_INCFG_CFGA7_Msk (0x4000UL)
#define CTIMER_INCFG_CFGB6_Pos (13UL)
#define CTIMER_INCFG_CFGB6_Msk (0x2000UL)
#define CTIMER_INCFG_CFGA6_Pos (12UL)
#define CTIMER_INCFG_CFGA6_Msk (0x1000UL)
#define CTIMER_INCFG_CFGB5_Pos (11UL)
#define CTIMER_INCFG_CFGB5_Msk (0x800UL)
#define CTIMER_INCFG_CFGA5_Pos (10UL)
#define CTIMER_INCFG_CFGA5_Msk (0x400UL)
#define CTIMER_INCFG_CFGB4_Pos (9UL)
#define CTIMER_INCFG_CFGB4_Msk (0x200UL)
#define CTIMER_INCFG_CFGA4_Pos (8UL)
#define CTIMER_INCFG_CFGA4_Msk (0x100UL)
#define CTIMER_INCFG_CFGB3_Pos (7UL)
#define CTIMER_INCFG_CFGB3_Msk (0x80UL)
#define CTIMER_INCFG_CFGA3_Pos (6UL)
#define CTIMER_INCFG_CFGA3_Msk (0x40UL)
#define CTIMER_INCFG_CFGB2_Pos (5UL)
#define CTIMER_INCFG_CFGB2_Msk (0x20UL)
#define CTIMER_INCFG_CFGA2_Pos (4UL)
#define CTIMER_INCFG_CFGA2_Msk (0x10UL)
#define CTIMER_INCFG_CFGB1_Pos (3UL)
#define CTIMER_INCFG_CFGB1_Msk (0x8UL)
#define CTIMER_INCFG_CFGA1_Pos (2UL)
#define CTIMER_INCFG_CFGA1_Msk (0x4UL)
#define CTIMER_INCFG_CFGB0_Pos (1UL)
#define CTIMER_INCFG_CFGB0_Msk (0x2UL)
#define CTIMER_INCFG_CFGA0_Pos (0UL)
#define CTIMER_INCFG_CFGA0_Msk (0x1UL)

#define CTIMER_STCFG_FREEZE_Pos (31UL)
#define CTIMER_STCFG_FREEZE_Msk (0x80000000UL)
#define CTIMER_STCFG_CLEAR_Pos (30UL)
#define CTIMER_STCFG_CLEAR_Msk (0x40000000UL)
#define CTIMER_STCFG_COMPARE_H_EN_Pos (15UL)
#define CTIMER_STCFG_COMPARE_H_EN_Msk (0x8000UL)
#define CTIMER_STCFG_COMPARE_G_EN_Pos (14UL)
#define CTIMER_STCFG_COMPARE_G_EN_Msk (0x4000UL)
#define CTIMER_STCFG_COMPARE_F_EN_Pos (13UL)
#define CTIMER_STCFG_COMPARE_F_EN_Msk (0x2000UL)
#define CTIMER_STCFG_COMPARE_E_EN_Pos (12UL)
#define CTIMER_STCFG_COMPARE_E_EN_Msk (0x1000UL)
#define CTIMER_STCFG_COMPARE_D_EN_Pos (11UL)
#define CTIMER_STCFG_COMPARE_D_EN_Msk (0x800UL)
#define CTIMER_STCFG_COMPARE_C_EN_Pos (10UL)
#define CTIMER_STCFG_COMPARE_C_EN_Msk (0x400UL)
#define CTIMER_STCFG_COMPARE_B_EN_Pos (9UL)
#define CTIMER_STCFG_COMPARE_B_EN_Msk (0x200UL)
#define CTIMER_STCFG_COMPARE_A_EN_Pos (8UL)
#define CTIMER_STCFG_COMPARE_A_EN_Msk (0x100UL)
#define CTIMER_STCFG_CLKSEL_Pos (0UL)
#define CTIMER_STCFG_CLKSEL_Msk (0xfUL)

#define CTIMER_STTMR_STTMR_Pos (0UL)
#define CTIMER_STTMR_STTMR_Msk (0xffffffffUL)

#define CTIMER_CAPTURECONTROL_CAPTURE3_Pos (3UL)
#define CTIMER_CAPTURECONTROL_CAPTURE3_Msk (0x8UL)
#define CTIMER_CAPTURECONTROL_CAPTURE2_Pos (2UL)
#define CTIMER_CAPTURECONTROL_CAPTURE2_Msk (0x4UL)
#define CTIMER_CAPTURECONTROL_CAPTURE1_Pos (1UL)
#define CTIMER_CAPTURECONTROL_CAPTURE1_Msk (0x2UL)
#define CTIMER_CAPTURECONTROL_CAPTURE0_Pos (0UL)
#define CTIMER_CAPTURECONTROL_CAPTURE0_Msk (0x1UL)

#define CTIMER_SCMPR0_SCMPR0_Pos (0UL)
#define CTIMER_SCMPR0_SCMPR0_Msk (0xffffffffUL)

#define CTIMER_SCMPR1_SCMPR1_Pos (0UL)
#define CTIMER_SCMPR1_SCMPR1_Msk (0xffffffffUL)

#define CTIMER_SCMPR2_SCMPR2_Pos (0UL)
#define CTIMER_SCMPR2_SCMPR2_Msk (0xffffffffUL)

#define CTIMER_SCMPR3_SCMPR3_Pos (0UL)
#define CTIMER_SCMPR3_SCMPR3_Msk (0xffffffffUL)

#define CTIMER_SCMPR4_SCMPR4_Pos (0UL)
#define CTIMER_SCMPR4_SCMPR4_Msk (0xffffffffUL)

#define CTIMER_SCMPR5_SCMPR5_Pos (0UL)
#define CTIMER_SCMPR5_SCMPR5_Msk (0xffffffffUL)

#define CTIMER_SCMPR6_SCMPR6_Pos (0UL)
#define CTIMER_SCMPR6_SCMPR6_Msk (0xffffffffUL)

#define CTIMER_SCMPR7_SCMPR7_Pos (0UL)
#define CTIMER_SCMPR7_SCMPR7_Msk (0xffffffffUL)

#define CTIMER_SCAPT0_SCAPT0_Pos (0UL)
#define CTIMER_SCAPT0_SCAPT0_Msk (0xffffffffUL)

#define CTIMER_SCAPT1_SCAPT1_Pos (0UL)
#define CTIMER_SCAPT1_SCAPT1_Msk (0xffffffffUL)

#define CTIMER_SCAPT2_SCAPT2_Pos (0UL)
#define CTIMER_SCAPT2_SCAPT2_Msk (0xffffffffUL)

#define CTIMER_SCAPT3_SCAPT3_Pos (0UL)
#define CTIMER_SCAPT3_SCAPT3_Msk (0xffffffffUL)

#define CTIMER_SNVR0_SNVR0_Pos (0UL)
#define CTIMER_SNVR0_SNVR0_Msk (0xffffffffUL)

#define CTIMER_SNVR1_SNVR1_Pos (0UL)
#define CTIMER_SNVR1_SNVR1_Msk (0xffffffffUL)

#define CTIMER_SNVR2_SNVR2_Pos (0UL)
#define CTIMER_SNVR2_SNVR2_Msk (0xffffffffUL)

#define CTIMER_SNVR3_SNVR3_Pos (0UL)
#define CTIMER_SNVR3_SNVR3_Msk (0xffffffffUL)

#define CTIMER_INTEN_CTMRB7C1INT_Pos (31UL)
#define CTIMER_INTEN_CTMRB7C1INT_Msk (0x80000000UL)
#define CTIMER_INTEN_CTMRA7C1INT_Pos (30UL)
#define CTIMER_INTEN_CTMRA7C1INT_Msk (0x40000000UL)
#define CTIMER_INTEN_CTMRB6C1INT_Pos (29UL)
#define CTIMER_INTEN_CTMRB6C1INT_Msk (0x20000000UL)
#define CTIMER_INTEN_CTMRA6C1INT_Pos (28UL)
#define CTIMER_INTEN_CTMRA6C1INT_Msk (0x10000000UL)
#define CTIMER_INTEN_CTMRB5C1INT_Pos (27UL)
#define CTIMER_INTEN_CTMRB5C1INT_Msk (0x8000000UL)
#define CTIMER_INTEN_CTMRA5C1INT_Pos (26UL)
#define CTIMER_INTEN_CTMRA5C1INT_Msk (0x4000000UL)
#define CTIMER_INTEN_CTMRB4C1INT_Pos (25UL)
#define CTIMER_INTEN_CTMRB4C1INT_Msk (0x2000000UL)
#define CTIMER_INTEN_CTMRA4C1INT_Pos (24UL)
#define CTIMER_INTEN_CTMRA4C1INT_Msk (0x1000000UL)
#define CTIMER_INTEN_CTMRB3C1INT_Pos (23UL)
#define CTIMER_INTEN_CTMRB3C1INT_Msk (0x800000UL)
#define CTIMER_INTEN_CTMRA3C1INT_Pos (22UL)
#define CTIMER_INTEN_CTMRA3C1INT_Msk (0x400000UL)
#define CTIMER_INTEN_CTMRB2C1INT_Pos (21UL)
#define CTIMER_INTEN_CTMRB2C1INT_Msk (0x200000UL)
#define CTIMER_INTEN_CTMRA2C1INT_Pos (20UL)
#define CTIMER_INTEN_CTMRA2C1INT_Msk (0x100000UL)
#define CTIMER_INTEN_CTMRB1C1INT_Pos (19UL)
#define CTIMER_INTEN_CTMRB1C1INT_Msk (0x80000UL)
#define CTIMER_INTEN_CTMRA1C1INT_Pos (18UL)
#define CTIMER_INTEN_CTMRA1C1INT_Msk (0x40000UL)
#define CTIMER_INTEN_CTMRB0C1INT_Pos (17UL)
#define CTIMER_INTEN_CTMRB0C1INT_Msk (0x20000UL)
#define CTIMER_INTEN_CTMRA0C1INT_Pos (16UL)
#define CTIMER_INTEN_CTMRA0C1INT_Msk (0x10000UL)
#define CTIMER_INTEN_CTMRB7C0INT_Pos (15UL)
#define CTIMER_INTEN_CTMRB7C0INT_Msk (0x8000UL)
#define CTIMER_INTEN_CTMRA7C0INT_Pos (14UL)
#define CTIMER_INTEN_CTMRA7C0INT_Msk (0x4000UL)
#define CTIMER_INTEN_CTMRB6C0INT_Pos (13UL)
#define CTIMER_INTEN_CTMRB6C0INT_Msk (0x2000UL)
#define CTIMER_INTEN_CTMRA6C0INT_Pos (12UL)
#define CTIMER_INTEN_CTMRA6C0INT_Msk (0x1000UL)
#define CTIMER_INTEN_CTMRB5C0INT_Pos (11UL)
#define CTIMER_INTEN_CTMRB5C0INT_Msk (0x800UL)
#define CTIMER_INTEN_CTMRA5C0INT_Pos (10UL)
#define CTIMER_INTEN_CTMRA5C0INT_Msk (0x400UL)
#define CTIMER_INTEN_CTMRB4C0INT_Pos (9UL)
#define CTIMER_INTEN_CTMRB4C0INT_Msk (0x200UL)
#define CTIMER_INTEN_CTMRA4C0INT_Pos (8UL)
#define CTIMER_INTEN_CTMRA4C0INT_Msk (0x100UL)
#define CTIMER_INTEN_CTMRB3C0INT_Pos (7UL)
#define CTIMER_INTEN_CTMRB3C0INT_Msk (0x80UL)
#define CTIMER_INTEN_CTMRA3C0INT_Pos (6UL)
#define CTIMER_INTEN_CTMRA3C0INT_Msk (0x40UL)
#define CTIMER_INTEN_CTMRB2C0INT_Pos (5UL)
#define CTIMER_INTEN_CTMRB2C0INT_Msk (0x20UL)
#define CTIMER_INTEN_CTMRA2C0INT_Pos (4UL)
#define CTIMER_INTEN_CTMRA2C0INT_Msk (0x10UL)
#define CTIMER_INTEN_CTMRB1C0INT_Pos (3UL)
#define CTIMER_INTEN_CTMRB1C0INT_Msk (0x8UL)
#define CTIMER_INTEN_CTMRA1C0INT_Pos (2UL)
#define CTIMER_INTEN_CTMRA1C0INT_Msk (0x4UL)
#define CTIMER_INTEN_CTMRB0C0INT_Pos (1UL)
#define CTIMER_INTEN_CTMRB0C0INT_Msk (0x2UL)
#define CTIMER_INTEN_CTMRA0C0INT_Pos (0UL)
#define CTIMER_INTEN_CTMRA0C0INT_Msk (0x1UL)

#define CTIMER_INTSTAT_CTMRB7C1INT_Pos (31UL)
#define CTIMER_INTSTAT_CTMRB7C1INT_Msk (0x80000000UL)
#define CTIMER_INTSTAT_CTMRA7C1INT_Pos (30UL)
#define CTIMER_INTSTAT_CTMRA7C1INT_Msk (0x40000000UL)
#define CTIMER_INTSTAT_CTMRB6C1INT_Pos (29UL)
#define CTIMER_INTSTAT_CTMRB6C1INT_Msk (0x20000000UL)
#define CTIMER_INTSTAT_CTMRA6C1INT_Pos (28UL)
#define CTIMER_INTSTAT_CTMRA6C1INT_Msk (0x10000000UL)
#define CTIMER_INTSTAT_CTMRB5C1INT_Pos (27UL)
#define CTIMER_INTSTAT_CTMRB5C1INT_Msk (0x8000000UL)
#define CTIMER_INTSTAT_CTMRA5C1INT_Pos (26UL)
#define CTIMER_INTSTAT_CTMRA5C1INT_Msk (0x4000000UL)
#define CTIMER_INTSTAT_CTMRB4C1INT_Pos (25UL)
#define CTIMER_INTSTAT_CTMRB4C1INT_Msk (0x2000000UL)
#define CTIMER_INTSTAT_CTMRA4C1INT_Pos (24UL)
#define CTIMER_INTSTAT_CTMRA4C1INT_Msk (0x1000000UL)
#define CTIMER_INTSTAT_CTMRB3C1INT_Pos (23UL)
#define CTIMER_INTSTAT_CTMRB3C1INT_Msk (0x800000UL)
#define CTIMER_INTSTAT_CTMRA3C1INT_Pos (22UL)
#define CTIMER_INTSTAT_CTMRA3C1INT_Msk (0x400000UL)
#define CTIMER_INTSTAT_CTMRB2C1INT_Pos (21UL)
#define CTIMER_INTSTAT_CTMRB2C1INT_Msk (0x200000UL)
#define CTIMER_INTSTAT_CTMRA2C1INT_Pos (20UL)
#define CTIMER_INTSTAT_CTMRA2C1INT_Msk (0x100000UL)
#define CTIMER_INTSTAT_CTMRB1C1INT_Pos (19UL)
#define CTIMER_INTSTAT_CTMRB1C1INT_Msk (0x80000UL)
#define CTIMER_INTSTAT_CTMRA1C1INT_Pos (18UL)
#define CTIMER_INTSTAT_CTMRA1C1INT_Msk (0x40000UL)
#define CTIMER_INTSTAT_CTMRB0C1INT_Pos (17UL)
#define CTIMER_INTSTAT_CTMRB0C1INT_Msk (0x20000UL)
#define CTIMER_INTSTAT_CTMRA0C1INT_Pos (16UL)
#define CTIMER_INTSTAT_CTMRA0C1INT_Msk (0x10000UL)
#define CTIMER_INTSTAT_CTMRB7C0INT_Pos (15UL)
#define CTIMER_INTSTAT_CTMRB7C0INT_Msk (0x8000UL)
#define CTIMER_INTSTAT_CTMRA7C0INT_Pos (14UL)
#define CTIMER_INTSTAT_CTMRA7C0INT_Msk (0x4000UL)
#define CTIMER_INTSTAT_CTMRB6C0INT_Pos (13UL)
#define CTIMER_INTSTAT_CTMRB6C0INT_Msk (0x2000UL)
#define CTIMER_INTSTAT_CTMRA6C0INT_Pos (12UL)
#define CTIMER_INTSTAT_CTMRA6C0INT_Msk (0x1000UL)
#define CTIMER_INTSTAT_CTMRB5C0INT_Pos (11UL)
#define CTIMER_INTSTAT_CTMRB5C0INT_Msk (0x800UL)
#define CTIMER_INTSTAT_CTMRA5C0INT_Pos (10UL)
#define CTIMER_INTSTAT_CTMRA5C0INT_Msk (0x400UL)
#define CTIMER_INTSTAT_CTMRB4C0INT_Pos (9UL)
#define CTIMER_INTSTAT_CTMRB4C0INT_Msk (0x200UL)
#define CTIMER_INTSTAT_CTMRA4C0INT_Pos (8UL)
#define CTIMER_INTSTAT_CTMRA4C0INT_Msk (0x100UL)
#define CTIMER_INTSTAT_CTMRB3C0INT_Pos (7UL)
#define CTIMER_INTSTAT_CTMRB3C0INT_Msk (0x80UL)
#define CTIMER_INTSTAT_CTMRA3C0INT_Pos (6UL)
#define CTIMER_INTSTAT_CTMRA3C0INT_Msk (0x40UL)
#define CTIMER_INTSTAT_CTMRB2C0INT_Pos (5UL)
#define CTIMER_INTSTAT_CTMRB2C0INT_Msk (0x20UL)
#define CTIMER_INTSTAT_CTMRA2C0INT_Pos (4UL)
#define CTIMER_INTSTAT_CTMRA2C0INT_Msk (0x10UL)
#define CTIMER_INTSTAT_CTMRB1C0INT_Pos (3UL)
#define CTIMER_INTSTAT_CTMRB1C0INT_Msk (0x8UL)
#define CTIMER_INTSTAT_CTMRA1C0INT_Pos (2UL)
#define CTIMER_INTSTAT_CTMRA1C0INT_Msk (0x4UL)
#define CTIMER_INTSTAT_CTMRB0C0INT_Pos (1UL)
#define CTIMER_INTSTAT_CTMRB0C0INT_Msk (0x2UL)
#define CTIMER_INTSTAT_CTMRA0C0INT_Pos (0UL)
#define CTIMER_INTSTAT_CTMRA0C0INT_Msk (0x1UL)

#define CTIMER_INTCLR_CTMRB7C1INT_Pos (31UL)
#define CTIMER_INTCLR_CTMRB7C1INT_Msk (0x80000000UL)
#define CTIMER_INTCLR_CTMRA7C1INT_Pos (30UL)
#define CTIMER_INTCLR_CTMRA7C1INT_Msk (0x40000000UL)
#define CTIMER_INTCLR_CTMRB6C1INT_Pos (29UL)
#define CTIMER_INTCLR_CTMRB6C1INT_Msk (0x20000000UL)
#define CTIMER_INTCLR_CTMRA6C1INT_Pos (28UL)
#define CTIMER_INTCLR_CTMRA6C1INT_Msk (0x10000000UL)
#define CTIMER_INTCLR_CTMRB5C1INT_Pos (27UL)
#define CTIMER_INTCLR_CTMRB5C1INT_Msk (0x8000000UL)
#define CTIMER_INTCLR_CTMRA5C1INT_Pos (26UL)
#define CTIMER_INTCLR_CTMRA5C1INT_Msk (0x4000000UL)
#define CTIMER_INTCLR_CTMRB4C1INT_Pos (25UL)
#define CTIMER_INTCLR_CTMRB4C1INT_Msk (0x2000000UL)
#define CTIMER_INTCLR_CTMRA4C1INT_Pos (24UL)
#define CTIMER_INTCLR_CTMRA4C1INT_Msk (0x1000000UL)
#define CTIMER_INTCLR_CTMRB3C1INT_Pos (23UL)
#define CTIMER_INTCLR_CTMRB3C1INT_Msk (0x800000UL)
#define CTIMER_INTCLR_CTMRA3C1INT_Pos (22UL)
#define CTIMER_INTCLR_CTMRA3C1INT_Msk (0x400000UL)
#define CTIMER_INTCLR_CTMRB2C1INT_Pos (21UL)
#define CTIMER_INTCLR_CTMRB2C1INT_Msk (0x200000UL)
#define CTIMER_INTCLR_CTMRA2C1INT_Pos (20UL)
#define CTIMER_INTCLR_CTMRA2C1INT_Msk (0x100000UL)
#define CTIMER_INTCLR_CTMRB1C1INT_Pos (19UL)
#define CTIMER_INTCLR_CTMRB1C1INT_Msk (0x80000UL)
#define CTIMER_INTCLR_CTMRA1C1INT_Pos (18UL)
#define CTIMER_INTCLR_CTMRA1C1INT_Msk (0x40000UL)
#define CTIMER_INTCLR_CTMRB0C1INT_Pos (17UL)
#define CTIMER_INTCLR_CTMRB0C1INT_Msk (0x20000UL)
#define CTIMER_INTCLR_CTMRA0C1INT_Pos (16UL)
#define CTIMER_INTCLR_CTMRA0C1INT_Msk (0x10000UL)
#define CTIMER_INTCLR_CTMRB7C0INT_Pos (15UL)
#define CTIMER_INTCLR_CTMRB7C0INT_Msk (0x8000UL)
#define CTIMER_INTCLR_CTMRA7C0INT_Pos (14UL)
#define CTIMER_INTCLR_CTMRA7C0INT_Msk (0x4000UL)
#define CTIMER_INTCLR_CTMRB6C0INT_Pos (13UL)
#define CTIMER_INTCLR_CTMRB6C0INT_Msk (0x2000UL)
#define CTIMER_INTCLR_CTMRA6C0INT_Pos (12UL)
#define CTIMER_INTCLR_CTMRA6C0INT_Msk (0x1000UL)
#define CTIMER_INTCLR_CTMRB5C0INT_Pos (11UL)
#define CTIMER_INTCLR_CTMRB5C0INT_Msk (0x800UL)
#define CTIMER_INTCLR_CTMRA5C0INT_Pos (10UL)
#define CTIMER_INTCLR_CTMRA5C0INT_Msk (0x400UL)
#define CTIMER_INTCLR_CTMRB4C0INT_Pos (9UL)
#define CTIMER_INTCLR_CTMRB4C0INT_Msk (0x200UL)
#define CTIMER_INTCLR_CTMRA4C0INT_Pos (8UL)
#define CTIMER_INTCLR_CTMRA4C0INT_Msk (0x100UL)
#define CTIMER_INTCLR_CTMRB3C0INT_Pos (7UL)
#define CTIMER_INTCLR_CTMRB3C0INT_Msk (0x80UL)
#define CTIMER_INTCLR_CTMRA3C0INT_Pos (6UL)
#define CTIMER_INTCLR_CTMRA3C0INT_Msk (0x40UL)
#define CTIMER_INTCLR_CTMRB2C0INT_Pos (5UL)
#define CTIMER_INTCLR_CTMRB2C0INT_Msk (0x20UL)
#define CTIMER_INTCLR_CTMRA2C0INT_Pos (4UL)
#define CTIMER_INTCLR_CTMRA2C0INT_Msk (0x10UL)
#define CTIMER_INTCLR_CTMRB1C0INT_Pos (3UL)
#define CTIMER_INTCLR_CTMRB1C0INT_Msk (0x8UL)
#define CTIMER_INTCLR_CTMRA1C0INT_Pos (2UL)
#define CTIMER_INTCLR_CTMRA1C0INT_Msk (0x4UL)
#define CTIMER_INTCLR_CTMRB0C0INT_Pos (1UL)
#define CTIMER_INTCLR_CTMRB0C0INT_Msk (0x2UL)
#define CTIMER_INTCLR_CTMRA0C0INT_Pos (0UL)
#define CTIMER_INTCLR_CTMRA0C0INT_Msk (0x1UL)

#define CTIMER_INTSET_CTMRB7C1INT_Pos (31UL)
#define CTIMER_INTSET_CTMRB7C1INT_Msk (0x80000000UL)
#define CTIMER_INTSET_CTMRA7C1INT_Pos (30UL)
#define CTIMER_INTSET_CTMRA7C1INT_Msk (0x40000000UL)
#define CTIMER_INTSET_CTMRB6C1INT_Pos (29UL)
#define CTIMER_INTSET_CTMRB6C1INT_Msk (0x20000000UL)
#define CTIMER_INTSET_CTMRA6C1INT_Pos (28UL)
#define CTIMER_INTSET_CTMRA6C1INT_Msk (0x10000000UL)
#define CTIMER_INTSET_CTMRB5C1INT_Pos (27UL)
#define CTIMER_INTSET_CTMRB5C1INT_Msk (0x8000000UL)
#define CTIMER_INTSET_CTMRA5C1INT_Pos (26UL)
#define CTIMER_INTSET_CTMRA5C1INT_Msk (0x4000000UL)
#define CTIMER_INTSET_CTMRB4C1INT_Pos (25UL)
#define CTIMER_INTSET_CTMRB4C1INT_Msk (0x2000000UL)
#define CTIMER_INTSET_CTMRA4C1INT_Pos (24UL)
#define CTIMER_INTSET_CTMRA4C1INT_Msk (0x1000000UL)
#define CTIMER_INTSET_CTMRB3C1INT_Pos (23UL)
#define CTIMER_INTSET_CTMRB3C1INT_Msk (0x800000UL)
#define CTIMER_INTSET_CTMRA3C1INT_Pos (22UL)
#define CTIMER_INTSET_CTMRA3C1INT_Msk (0x400000UL)
#define CTIMER_INTSET_CTMRB2C1INT_Pos (21UL)
#define CTIMER_INTSET_CTMRB2C1INT_Msk (0x200000UL)
#define CTIMER_INTSET_CTMRA2C1INT_Pos (20UL)
#define CTIMER_INTSET_CTMRA2C1INT_Msk (0x100000UL)
#define CTIMER_INTSET_CTMRB1C1INT_Pos (19UL)
#define CTIMER_INTSET_CTMRB1C1INT_Msk (0x80000UL)
#define CTIMER_INTSET_CTMRA1C1INT_Pos (18UL)
#define CTIMER_INTSET_CTMRA1C1INT_Msk (0x40000UL)
#define CTIMER_INTSET_CTMRB0C1INT_Pos (17UL)
#define CTIMER_INTSET_CTMRB0C1INT_Msk (0x20000UL)
#define CTIMER_INTSET_CTMRA0C1INT_Pos (16UL)
#define CTIMER_INTSET_CTMRA0C1INT_Msk (0x10000UL)
#define CTIMER_INTSET_CTMRB7C0INT_Pos (15UL)
#define CTIMER_INTSET_CTMRB7C0INT_Msk (0x8000UL)
#define CTIMER_INTSET_CTMRA7C0INT_Pos (14UL)
#define CTIMER_INTSET_CTMRA7C0INT_Msk (0x4000UL)
#define CTIMER_INTSET_CTMRB6C0INT_Pos (13UL)
#define CTIMER_INTSET_CTMRB6C0INT_Msk (0x2000UL)
#define CTIMER_INTSET_CTMRA6C0INT_Pos (12UL)
#define CTIMER_INTSET_CTMRA6C0INT_Msk (0x1000UL)
#define CTIMER_INTSET_CTMRB5C0INT_Pos (11UL)
#define CTIMER_INTSET_CTMRB5C0INT_Msk (0x800UL)
#define CTIMER_INTSET_CTMRA5C0INT_Pos (10UL)
#define CTIMER_INTSET_CTMRA5C0INT_Msk (0x400UL)
#define CTIMER_INTSET_CTMRB4C0INT_Pos (9UL)
#define CTIMER_INTSET_CTMRB4C0INT_Msk (0x200UL)
#define CTIMER_INTSET_CTMRA4C0INT_Pos (8UL)
#define CTIMER_INTSET_CTMRA4C0INT_Msk (0x100UL)
#define CTIMER_INTSET_CTMRB3C0INT_Pos (7UL)
#define CTIMER_INTSET_CTMRB3C0INT_Msk (0x80UL)
#define CTIMER_INTSET_CTMRA3C0INT_Pos (6UL)
#define CTIMER_INTSET_CTMRA3C0INT_Msk (0x40UL)
#define CTIMER_INTSET_CTMRB2C0INT_Pos (5UL)
#define CTIMER_INTSET_CTMRB2C0INT_Msk (0x20UL)
#define CTIMER_INTSET_CTMRA2C0INT_Pos (4UL)
#define CTIMER_INTSET_CTMRA2C0INT_Msk (0x10UL)
#define CTIMER_INTSET_CTMRB1C0INT_Pos (3UL)
#define CTIMER_INTSET_CTMRB1C0INT_Msk (0x8UL)
#define CTIMER_INTSET_CTMRA1C0INT_Pos (2UL)
#define CTIMER_INTSET_CTMRA1C0INT_Msk (0x4UL)
#define CTIMER_INTSET_CTMRB0C0INT_Pos (1UL)
#define CTIMER_INTSET_CTMRB0C0INT_Msk (0x2UL)
#define CTIMER_INTSET_CTMRA0C0INT_Pos (0UL)
#define CTIMER_INTSET_CTMRA0C0INT_Msk (0x1UL)

#define CTIMER_STMINTEN_CAPTURED_Pos (12UL)
#define CTIMER_STMINTEN_CAPTURED_Msk (0x1000UL)
#define CTIMER_STMINTEN_CAPTUREC_Pos (11UL)
#define CTIMER_STMINTEN_CAPTUREC_Msk (0x800UL)
#define CTIMER_STMINTEN_CAPTUREB_Pos (10UL)
#define CTIMER_STMINTEN_CAPTUREB_Msk (0x400UL)
#define CTIMER_STMINTEN_CAPTUREA_Pos (9UL)
#define CTIMER_STMINTEN_CAPTUREA_Msk (0x200UL)
#define CTIMER_STMINTEN_OVERFLOW_Pos (8UL)
#define CTIMER_STMINTEN_OVERFLOW_Msk (0x100UL)
#define CTIMER_STMINTEN_COMPAREH_Pos (7UL)
#define CTIMER_STMINTEN_COMPAREH_Msk (0x80UL)
#define CTIMER_STMINTEN_COMPAREG_Pos (6UL)
#define CTIMER_STMINTEN_COMPAREG_Msk (0x40UL)
#define CTIMER_STMINTEN_COMPAREF_Pos (5UL)
#define CTIMER_STMINTEN_COMPAREF_Msk (0x20UL)
#define CTIMER_STMINTEN_COMPAREE_Pos (4UL)
#define CTIMER_STMINTEN_COMPAREE_Msk (0x10UL)
#define CTIMER_STMINTEN_COMPARED_Pos (3UL)
#define CTIMER_STMINTEN_COMPARED_Msk (0x8UL)
#define CTIMER_STMINTEN_COMPAREC_Pos (2UL)
#define CTIMER_STMINTEN_COMPAREC_Msk (0x4UL)
#define CTIMER_STMINTEN_COMPAREB_Pos (1UL)
#define CTIMER_STMINTEN_COMPAREB_Msk (0x2UL)
#define CTIMER_STMINTEN_COMPAREA_Pos (0UL)
#define CTIMER_STMINTEN_COMPAREA_Msk (0x1UL)

#define CTIMER_STMINTSTAT_CAPTURED_Pos (12UL)
#define CTIMER_STMINTSTAT_CAPTURED_Msk (0x1000UL)
#define CTIMER_STMINTSTAT_CAPTUREC_Pos (11UL)
#define CTIMER_STMINTSTAT_CAPTUREC_Msk (0x800UL)
#define CTIMER_STMINTSTAT_CAPTUREB_Pos (10UL)
#define CTIMER_STMINTSTAT_CAPTUREB_Msk (0x400UL)
#define CTIMER_STMINTSTAT_CAPTUREA_Pos (9UL)
#define CTIMER_STMINTSTAT_CAPTUREA_Msk (0x200UL)
#define CTIMER_STMINTSTAT_OVERFLOW_Pos (8UL)
#define CTIMER_STMINTSTAT_OVERFLOW_Msk (0x100UL)
#define CTIMER_STMINTSTAT_COMPAREH_Pos (7UL)
#define CTIMER_STMINTSTAT_COMPAREH_Msk (0x80UL)
#define CTIMER_STMINTSTAT_COMPAREG_Pos (6UL)
#define CTIMER_STMINTSTAT_COMPAREG_Msk (0x40UL)
#define CTIMER_STMINTSTAT_COMPAREF_Pos (5UL)
#define CTIMER_STMINTSTAT_COMPAREF_Msk (0x20UL)
#define CTIMER_STMINTSTAT_COMPAREE_Pos (4UL)
#define CTIMER_STMINTSTAT_COMPAREE_Msk (0x10UL)
#define CTIMER_STMINTSTAT_COMPARED_Pos (3UL)
#define CTIMER_STMINTSTAT_COMPARED_Msk (0x8UL)
#define CTIMER_STMINTSTAT_COMPAREC_Pos (2UL)
#define CTIMER_STMINTSTAT_COMPAREC_Msk (0x4UL)
#define CTIMER_STMINTSTAT_COMPAREB_Pos (1UL)
#define CTIMER_STMINTSTAT_COMPAREB_Msk (0x2UL)
#define CTIMER_STMINTSTAT_COMPAREA_Pos (0UL)
#define CTIMER_STMINTSTAT_COMPAREA_Msk (0x1UL)

#define CTIMER_STMINTCLR_CAPTURED_Pos (12UL)
#define CTIMER_STMINTCLR_CAPTURED_Msk (0x1000UL)
#define CTIMER_STMINTCLR_CAPTUREC_Pos (11UL)
#define CTIMER_STMINTCLR_CAPTUREC_Msk (0x800UL)
#define CTIMER_STMINTCLR_CAPTUREB_Pos (10UL)
#define CTIMER_STMINTCLR_CAPTUREB_Msk (0x400UL)
#define CTIMER_STMINTCLR_CAPTUREA_Pos (9UL)
#define CTIMER_STMINTCLR_CAPTUREA_Msk (0x200UL)
#define CTIMER_STMINTCLR_OVERFLOW_Pos (8UL)
#define CTIMER_STMINTCLR_OVERFLOW_Msk (0x100UL)
#define CTIMER_STMINTCLR_COMPAREH_Pos (7UL)
#define CTIMER_STMINTCLR_COMPAREH_Msk (0x80UL)
#define CTIMER_STMINTCLR_COMPAREG_Pos (6UL)
#define CTIMER_STMINTCLR_COMPAREG_Msk (0x40UL)
#define CTIMER_STMINTCLR_COMPAREF_Pos (5UL)
#define CTIMER_STMINTCLR_COMPAREF_Msk (0x20UL)
#define CTIMER_STMINTCLR_COMPAREE_Pos (4UL)
#define CTIMER_STMINTCLR_COMPAREE_Msk (0x10UL)
#define CTIMER_STMINTCLR_COMPARED_Pos (3UL)
#define CTIMER_STMINTCLR_COMPARED_Msk (0x8UL)
#define CTIMER_STMINTCLR_COMPAREC_Pos (2UL)
#define CTIMER_STMINTCLR_COMPAREC_Msk (0x4UL)
#define CTIMER_STMINTCLR_COMPAREB_Pos (1UL)
#define CTIMER_STMINTCLR_COMPAREB_Msk (0x2UL)
#define CTIMER_STMINTCLR_COMPAREA_Pos (0UL)
#define CTIMER_STMINTCLR_COMPAREA_Msk (0x1UL)

#define CTIMER_STMINTSET_CAPTURED_Pos (12UL)
#define CTIMER_STMINTSET_CAPTURED_Msk (0x1000UL)
#define CTIMER_STMINTSET_CAPTUREC_Pos (11UL)
#define CTIMER_STMINTSET_CAPTUREC_Msk (0x800UL)
#define CTIMER_STMINTSET_CAPTUREB_Pos (10UL)
#define CTIMER_STMINTSET_CAPTUREB_Msk (0x400UL)
#define CTIMER_STMINTSET_CAPTUREA_Pos (9UL)
#define CTIMER_STMINTSET_CAPTUREA_Msk (0x200UL)
#define CTIMER_STMINTSET_OVERFLOW_Pos (8UL)
#define CTIMER_STMINTSET_OVERFLOW_Msk (0x100UL)
#define CTIMER_STMINTSET_COMPAREH_Pos (7UL)
#define CTIMER_STMINTSET_COMPAREH_Msk (0x80UL)
#define CTIMER_STMINTSET_COMPAREG_Pos (6UL)
#define CTIMER_STMINTSET_COMPAREG_Msk (0x40UL)
#define CTIMER_STMINTSET_COMPAREF_Pos (5UL)
#define CTIMER_STMINTSET_COMPAREF_Msk (0x20UL)
#define CTIMER_STMINTSET_COMPAREE_Pos (4UL)
#define CTIMER_STMINTSET_COMPAREE_Msk (0x10UL)
#define CTIMER_STMINTSET_COMPARED_Pos (3UL)
#define CTIMER_STMINTSET_COMPARED_Msk (0x8UL)
#define CTIMER_STMINTSET_COMPAREC_Pos (2UL)
#define CTIMER_STMINTSET_COMPAREC_Msk (0x4UL)
#define CTIMER_STMINTSET_COMPAREB_Pos (1UL)
#define CTIMER_STMINTSET_COMPAREB_Msk (0x2UL)
#define CTIMER_STMINTSET_COMPAREA_Pos (0UL)
#define CTIMER_STMINTSET_COMPAREA_Msk (0x1UL)







#define GPIO_PADREGA_PAD3PWRUP_Pos (30UL)
#define GPIO_PADREGA_PAD3PWRUP_Msk (0x40000000UL)
#define GPIO_PADREGA_PAD3FNCSEL_Pos (27UL)
#define GPIO_PADREGA_PAD3FNCSEL_Msk (0x38000000UL)
#define GPIO_PADREGA_PAD3STRNG_Pos (26UL)
#define GPIO_PADREGA_PAD3STRNG_Msk (0x4000000UL)
#define GPIO_PADREGA_PAD3INPEN_Pos (25UL)
#define GPIO_PADREGA_PAD3INPEN_Msk (0x2000000UL)
#define GPIO_PADREGA_PAD3PULL_Pos (24UL)
#define GPIO_PADREGA_PAD3PULL_Msk (0x1000000UL)
#define GPIO_PADREGA_PAD2FNCSEL_Pos (19UL)
#define GPIO_PADREGA_PAD2FNCSEL_Msk (0x380000UL)
#define GPIO_PADREGA_PAD2STRNG_Pos (18UL)
#define GPIO_PADREGA_PAD2STRNG_Msk (0x40000UL)
#define GPIO_PADREGA_PAD2INPEN_Pos (17UL)
#define GPIO_PADREGA_PAD2INPEN_Msk (0x20000UL)
#define GPIO_PADREGA_PAD2PULL_Pos (16UL)
#define GPIO_PADREGA_PAD2PULL_Msk (0x10000UL)
#define GPIO_PADREGA_PAD1RSEL_Pos (14UL)
#define GPIO_PADREGA_PAD1RSEL_Msk (0xc000UL)
#define GPIO_PADREGA_PAD1FNCSEL_Pos (11UL)
#define GPIO_PADREGA_PAD1FNCSEL_Msk (0x3800UL)
#define GPIO_PADREGA_PAD1STRNG_Pos (10UL)
#define GPIO_PADREGA_PAD1STRNG_Msk (0x400UL)
#define GPIO_PADREGA_PAD1INPEN_Pos (9UL)
#define GPIO_PADREGA_PAD1INPEN_Msk (0x200UL)
#define GPIO_PADREGA_PAD1PULL_Pos (8UL)
#define GPIO_PADREGA_PAD1PULL_Msk (0x100UL)
#define GPIO_PADREGA_PAD0RSEL_Pos (6UL)
#define GPIO_PADREGA_PAD0RSEL_Msk (0xc0UL)
#define GPIO_PADREGA_PAD0FNCSEL_Pos (3UL)
#define GPIO_PADREGA_PAD0FNCSEL_Msk (0x38UL)
#define GPIO_PADREGA_PAD0STRNG_Pos (2UL)
#define GPIO_PADREGA_PAD0STRNG_Msk (0x4UL)
#define GPIO_PADREGA_PAD0INPEN_Pos (1UL)
#define GPIO_PADREGA_PAD0INPEN_Msk (0x2UL)
#define GPIO_PADREGA_PAD0PULL_Pos (0UL)
#define GPIO_PADREGA_PAD0PULL_Msk (0x1UL)

#define GPIO_PADREGB_PAD7FNCSEL_Pos (27UL)
#define GPIO_PADREGB_PAD7FNCSEL_Msk (0x38000000UL)
#define GPIO_PADREGB_PAD7STRNG_Pos (26UL)
#define GPIO_PADREGB_PAD7STRNG_Msk (0x4000000UL)
#define GPIO_PADREGB_PAD7INPEN_Pos (25UL)
#define GPIO_PADREGB_PAD7INPEN_Msk (0x2000000UL)
#define GPIO_PADREGB_PAD7PULL_Pos (24UL)
#define GPIO_PADREGB_PAD7PULL_Msk (0x1000000UL)
#define GPIO_PADREGB_PAD6RSEL_Pos (22UL)
#define GPIO_PADREGB_PAD6RSEL_Msk (0xc00000UL)
#define GPIO_PADREGB_PAD6FNCSEL_Pos (19UL)
#define GPIO_PADREGB_PAD6FNCSEL_Msk (0x380000UL)
#define GPIO_PADREGB_PAD6STRNG_Pos (18UL)
#define GPIO_PADREGB_PAD6STRNG_Msk (0x40000UL)
#define GPIO_PADREGB_PAD6INPEN_Pos (17UL)
#define GPIO_PADREGB_PAD6INPEN_Msk (0x20000UL)
#define GPIO_PADREGB_PAD6PULL_Pos (16UL)
#define GPIO_PADREGB_PAD6PULL_Msk (0x10000UL)
#define GPIO_PADREGB_PAD5RSEL_Pos (14UL)
#define GPIO_PADREGB_PAD5RSEL_Msk (0xc000UL)
#define GPIO_PADREGB_PAD5FNCSEL_Pos (11UL)
#define GPIO_PADREGB_PAD5FNCSEL_Msk (0x3800UL)
#define GPIO_PADREGB_PAD5STRNG_Pos (10UL)
#define GPIO_PADREGB_PAD5STRNG_Msk (0x400UL)
#define GPIO_PADREGB_PAD5INPEN_Pos (9UL)
#define GPIO_PADREGB_PAD5INPEN_Msk (0x200UL)
#define GPIO_PADREGB_PAD5PULL_Pos (8UL)
#define GPIO_PADREGB_PAD5PULL_Msk (0x100UL)
#define GPIO_PADREGB_PAD4FNCSEL_Pos (3UL)
#define GPIO_PADREGB_PAD4FNCSEL_Msk (0x38UL)
#define GPIO_PADREGB_PAD4STRNG_Pos (2UL)
#define GPIO_PADREGB_PAD4STRNG_Msk (0x4UL)
#define GPIO_PADREGB_PAD4INPEN_Pos (1UL)
#define GPIO_PADREGB_PAD4INPEN_Msk (0x2UL)
#define GPIO_PADREGB_PAD4PULL_Pos (0UL)
#define GPIO_PADREGB_PAD4PULL_Msk (0x1UL)

#define GPIO_PADREGC_PAD11FNCSEL_Pos (27UL)
#define GPIO_PADREGC_PAD11FNCSEL_Msk (0x38000000UL)
#define GPIO_PADREGC_PAD11STRNG_Pos (26UL)
#define GPIO_PADREGC_PAD11STRNG_Msk (0x4000000UL)
#define GPIO_PADREGC_PAD11INPEN_Pos (25UL)
#define GPIO_PADREGC_PAD11INPEN_Msk (0x2000000UL)
#define GPIO_PADREGC_PAD11PULL_Pos (24UL)
#define GPIO_PADREGC_PAD11PULL_Msk (0x1000000UL)
#define GPIO_PADREGC_PAD10FNCSEL_Pos (19UL)
#define GPIO_PADREGC_PAD10FNCSEL_Msk (0x380000UL)
#define GPIO_PADREGC_PAD10STRNG_Pos (18UL)
#define GPIO_PADREGC_PAD10STRNG_Msk (0x40000UL)
#define GPIO_PADREGC_PAD10INPEN_Pos (17UL)
#define GPIO_PADREGC_PAD10INPEN_Msk (0x20000UL)
#define GPIO_PADREGC_PAD10PULL_Pos (16UL)
#define GPIO_PADREGC_PAD10PULL_Msk (0x10000UL)
#define GPIO_PADREGC_PAD9RSEL_Pos (14UL)
#define GPIO_PADREGC_PAD9RSEL_Msk (0xc000UL)
#define GPIO_PADREGC_PAD9FNCSEL_Pos (11UL)
#define GPIO_PADREGC_PAD9FNCSEL_Msk (0x3800UL)
#define GPIO_PADREGC_PAD9STRNG_Pos (10UL)
#define GPIO_PADREGC_PAD9STRNG_Msk (0x400UL)
#define GPIO_PADREGC_PAD9INPEN_Pos (9UL)
#define GPIO_PADREGC_PAD9INPEN_Msk (0x200UL)
#define GPIO_PADREGC_PAD9PULL_Pos (8UL)
#define GPIO_PADREGC_PAD9PULL_Msk (0x100UL)
#define GPIO_PADREGC_PAD8RSEL_Pos (6UL)
#define GPIO_PADREGC_PAD8RSEL_Msk (0xc0UL)
#define GPIO_PADREGC_PAD8FNCSEL_Pos (3UL)
#define GPIO_PADREGC_PAD8FNCSEL_Msk (0x38UL)
#define GPIO_PADREGC_PAD8STRNG_Pos (2UL)
#define GPIO_PADREGC_PAD8STRNG_Msk (0x4UL)
#define GPIO_PADREGC_PAD8INPEN_Pos (1UL)
#define GPIO_PADREGC_PAD8INPEN_Msk (0x2UL)
#define GPIO_PADREGC_PAD8PULL_Pos (0UL)
#define GPIO_PADREGC_PAD8PULL_Msk (0x1UL)

#define GPIO_PADREGD_PAD15FNCSEL_Pos (27UL)
#define GPIO_PADREGD_PAD15FNCSEL_Msk (0x38000000UL)
#define GPIO_PADREGD_PAD15STRNG_Pos (26UL)
#define GPIO_PADREGD_PAD15STRNG_Msk (0x4000000UL)
#define GPIO_PADREGD_PAD15INPEN_Pos (25UL)
#define GPIO_PADREGD_PAD15INPEN_Msk (0x2000000UL)
#define GPIO_PADREGD_PAD15PULL_Pos (24UL)
#define GPIO_PADREGD_PAD15PULL_Msk (0x1000000UL)
#define GPIO_PADREGD_PAD14FNCSEL_Pos (19UL)
#define GPIO_PADREGD_PAD14FNCSEL_Msk (0x380000UL)
#define GPIO_PADREGD_PAD14STRNG_Pos (18UL)
#define GPIO_PADREGD_PAD14STRNG_Msk (0x40000UL)
#define GPIO_PADREGD_PAD14INPEN_Pos (17UL)
#define GPIO_PADREGD_PAD14INPEN_Msk (0x20000UL)
#define GPIO_PADREGD_PAD14PULL_Pos (16UL)
#define GPIO_PADREGD_PAD14PULL_Msk (0x10000UL)
#define GPIO_PADREGD_PAD13FNCSEL_Pos (11UL)
#define GPIO_PADREGD_PAD13FNCSEL_Msk (0x3800UL)
#define GPIO_PADREGD_PAD13STRNG_Pos (10UL)
#define GPIO_PADREGD_PAD13STRNG_Msk (0x400UL)
#define GPIO_PADREGD_PAD13INPEN_Pos (9UL)
#define GPIO_PADREGD_PAD13INPEN_Msk (0x200UL)
#define GPIO_PADREGD_PAD13PULL_Pos (8UL)
#define GPIO_PADREGD_PAD13PULL_Msk (0x100UL)
#define GPIO_PADREGD_PAD12FNCSEL_Pos (3UL)
#define GPIO_PADREGD_PAD12FNCSEL_Msk (0x38UL)
#define GPIO_PADREGD_PAD12STRNG_Pos (2UL)
#define GPIO_PADREGD_PAD12STRNG_Msk (0x4UL)
#define GPIO_PADREGD_PAD12INPEN_Pos (1UL)
#define GPIO_PADREGD_PAD12INPEN_Msk (0x2UL)
#define GPIO_PADREGD_PAD12PULL_Pos (0UL)
#define GPIO_PADREGD_PAD12PULL_Msk (0x1UL)

#define GPIO_PADREGE_PAD19FNCSEL_Pos (27UL)
#define GPIO_PADREGE_PAD19FNCSEL_Msk (0x38000000UL)
#define GPIO_PADREGE_PAD19STRNG_Pos (26UL)
#define GPIO_PADREGE_PAD19STRNG_Msk (0x4000000UL)
#define GPIO_PADREGE_PAD19INPEN_Pos (25UL)
#define GPIO_PADREGE_PAD19INPEN_Msk (0x2000000UL)
#define GPIO_PADREGE_PAD19PULL_Pos (24UL)
#define GPIO_PADREGE_PAD19PULL_Msk (0x1000000UL)
#define GPIO_PADREGE_PAD18FNCSEL_Pos (19UL)
#define GPIO_PADREGE_PAD18FNCSEL_Msk (0x380000UL)
#define GPIO_PADREGE_PAD18STRNG_Pos (18UL)
#define GPIO_PADREGE_PAD18STRNG_Msk (0x40000UL)
#define GPIO_PADREGE_PAD18INPEN_Pos (17UL)
#define GPIO_PADREGE_PAD18INPEN_Msk (0x20000UL)
#define GPIO_PADREGE_PAD18PULL_Pos (16UL)
#define GPIO_PADREGE_PAD18PULL_Msk (0x10000UL)
#define GPIO_PADREGE_PAD17FNCSEL_Pos (11UL)
#define GPIO_PADREGE_PAD17FNCSEL_Msk (0x3800UL)
#define GPIO_PADREGE_PAD17STRNG_Pos (10UL)
#define GPIO_PADREGE_PAD17STRNG_Msk (0x400UL)
#define GPIO_PADREGE_PAD17INPEN_Pos (9UL)
#define GPIO_PADREGE_PAD17INPEN_Msk (0x200UL)
#define GPIO_PADREGE_PAD17PULL_Pos (8UL)
#define GPIO_PADREGE_PAD17PULL_Msk (0x100UL)
#define GPIO_PADREGE_PAD16FNCSEL_Pos (3UL)
#define GPIO_PADREGE_PAD16FNCSEL_Msk (0x38UL)
#define GPIO_PADREGE_PAD16STRNG_Pos (2UL)
#define GPIO_PADREGE_PAD16STRNG_Msk (0x4UL)
#define GPIO_PADREGE_PAD16INPEN_Pos (1UL)
#define GPIO_PADREGE_PAD16INPEN_Msk (0x2UL)
#define GPIO_PADREGE_PAD16PULL_Pos (0UL)
#define GPIO_PADREGE_PAD16PULL_Msk (0x1UL)

#define GPIO_PADREGF_PAD23FNCSEL_Pos (27UL)
#define GPIO_PADREGF_PAD23FNCSEL_Msk (0x38000000UL)
#define GPIO_PADREGF_PAD23STRNG_Pos (26UL)
#define GPIO_PADREGF_PAD23STRNG_Msk (0x4000000UL)
#define GPIO_PADREGF_PAD23INPEN_Pos (25UL)
#define GPIO_PADREGF_PAD23INPEN_Msk (0x2000000UL)
#define GPIO_PADREGF_PAD23PULL_Pos (24UL)
#define GPIO_PADREGF_PAD23PULL_Msk (0x1000000UL)
#define GPIO_PADREGF_PAD22FNCSEL_Pos (19UL)
#define GPIO_PADREGF_PAD22FNCSEL_Msk (0x380000UL)
#define GPIO_PADREGF_PAD22STRNG_Pos (18UL)
#define GPIO_PADREGF_PAD22STRNG_Msk (0x40000UL)
#define GPIO_PADREGF_PAD22INPEN_Pos (17UL)
#define GPIO_PADREGF_PAD22INPEN_Msk (0x20000UL)
#define GPIO_PADREGF_PAD22PULL_Pos (16UL)
#define GPIO_PADREGF_PAD22PULL_Msk (0x10000UL)
#define GPIO_PADREGF_PAD21FNCSEL_Pos (11UL)
#define GPIO_PADREGF_PAD21FNCSEL_Msk (0x3800UL)
#define GPIO_PADREGF_PAD21STRNG_Pos (10UL)
#define GPIO_PADREGF_PAD21STRNG_Msk (0x400UL)
#define GPIO_PADREGF_PAD21INPEN_Pos (9UL)
#define GPIO_PADREGF_PAD21INPEN_Msk (0x200UL)
#define GPIO_PADREGF_PAD21PULL_Pos (8UL)
#define GPIO_PADREGF_PAD21PULL_Msk (0x100UL)
#define GPIO_PADREGF_PAD20FNCSEL_Pos (3UL)
#define GPIO_PADREGF_PAD20FNCSEL_Msk (0x38UL)
#define GPIO_PADREGF_PAD20STRNG_Pos (2UL)
#define GPIO_PADREGF_PAD20STRNG_Msk (0x4UL)
#define GPIO_PADREGF_PAD20INPEN_Pos (1UL)
#define GPIO_PADREGF_PAD20INPEN_Msk (0x2UL)
#define GPIO_PADREGF_PAD20PULL_Pos (0UL)
#define GPIO_PADREGF_PAD20PULL_Msk (0x1UL)

#define GPIO_PADREGG_PAD27RSEL_Pos (30UL)
#define GPIO_PADREGG_PAD27RSEL_Msk (0xc0000000UL)
#define GPIO_PADREGG_PAD27FNCSEL_Pos (27UL)
#define GPIO_PADREGG_PAD27FNCSEL_Msk (0x38000000UL)
#define GPIO_PADREGG_PAD27STRNG_Pos (26UL)
#define GPIO_PADREGG_PAD27STRNG_Msk (0x4000000UL)
#define GPIO_PADREGG_PAD27INPEN_Pos (25UL)
#define GPIO_PADREGG_PAD27INPEN_Msk (0x2000000UL)
#define GPIO_PADREGG_PAD27PULL_Pos (24UL)
#define GPIO_PADREGG_PAD27PULL_Msk (0x1000000UL)
#define GPIO_PADREGG_PAD26FNCSEL_Pos (19UL)
#define GPIO_PADREGG_PAD26FNCSEL_Msk (0x380000UL)
#define GPIO_PADREGG_PAD26STRNG_Pos (18UL)
#define GPIO_PADREGG_PAD26STRNG_Msk (0x40000UL)
#define GPIO_PADREGG_PAD26INPEN_Pos (17UL)
#define GPIO_PADREGG_PAD26INPEN_Msk (0x20000UL)
#define GPIO_PADREGG_PAD26PULL_Pos (16UL)
#define GPIO_PADREGG_PAD26PULL_Msk (0x10000UL)
#define GPIO_PADREGG_PAD25RSEL_Pos (14UL)
#define GPIO_PADREGG_PAD25RSEL_Msk (0xc000UL)
#define GPIO_PADREGG_PAD25FNCSEL_Pos (11UL)
#define GPIO_PADREGG_PAD25FNCSEL_Msk (0x3800UL)
#define GPIO_PADREGG_PAD25STRNG_Pos (10UL)
#define GPIO_PADREGG_PAD25STRNG_Msk (0x400UL)
#define GPIO_PADREGG_PAD25INPEN_Pos (9UL)
#define GPIO_PADREGG_PAD25INPEN_Msk (0x200UL)
#define GPIO_PADREGG_PAD25PULL_Pos (8UL)
#define GPIO_PADREGG_PAD25PULL_Msk (0x100UL)
#define GPIO_PADREGG_PAD24FNCSEL_Pos (3UL)
#define GPIO_PADREGG_PAD24FNCSEL_Msk (0x38UL)
#define GPIO_PADREGG_PAD24STRNG_Pos (2UL)
#define GPIO_PADREGG_PAD24STRNG_Msk (0x4UL)
#define GPIO_PADREGG_PAD24INPEN_Pos (1UL)
#define GPIO_PADREGG_PAD24INPEN_Msk (0x2UL)
#define GPIO_PADREGG_PAD24PULL_Pos (0UL)
#define GPIO_PADREGG_PAD24PULL_Msk (0x1UL)

#define GPIO_PADREGH_PAD31FNCSEL_Pos (27UL)
#define GPIO_PADREGH_PAD31FNCSEL_Msk (0x38000000UL)
#define GPIO_PADREGH_PAD31STRNG_Pos (26UL)
#define GPIO_PADREGH_PAD31STRNG_Msk (0x4000000UL)
#define GPIO_PADREGH_PAD31INPEN_Pos (25UL)
#define GPIO_PADREGH_PAD31INPEN_Msk (0x2000000UL)
#define GPIO_PADREGH_PAD31PULL_Pos (24UL)
#define GPIO_PADREGH_PAD31PULL_Msk (0x1000000UL)
#define GPIO_PADREGH_PAD30FNCSEL_Pos (19UL)
#define GPIO_PADREGH_PAD30FNCSEL_Msk (0x380000UL)
#define GPIO_PADREGH_PAD30STRNG_Pos (18UL)
#define GPIO_PADREGH_PAD30STRNG_Msk (0x40000UL)
#define GPIO_PADREGH_PAD30INPEN_Pos (17UL)
#define GPIO_PADREGH_PAD30INPEN_Msk (0x20000UL)
#define GPIO_PADREGH_PAD30PULL_Pos (16UL)
#define GPIO_PADREGH_PAD30PULL_Msk (0x10000UL)
#define GPIO_PADREGH_PAD29FNCSEL_Pos (11UL)
#define GPIO_PADREGH_PAD29FNCSEL_Msk (0x3800UL)
#define GPIO_PADREGH_PAD29STRNG_Pos (10UL)
#define GPIO_PADREGH_PAD29STRNG_Msk (0x400UL)
#define GPIO_PADREGH_PAD29INPEN_Pos (9UL)
#define GPIO_PADREGH_PAD29INPEN_Msk (0x200UL)
#define GPIO_PADREGH_PAD29PULL_Pos (8UL)
#define GPIO_PADREGH_PAD29PULL_Msk (0x100UL)
#define GPIO_PADREGH_PAD28FNCSEL_Pos (3UL)
#define GPIO_PADREGH_PAD28FNCSEL_Msk (0x38UL)
#define GPIO_PADREGH_PAD28STRNG_Pos (2UL)
#define GPIO_PADREGH_PAD28STRNG_Msk (0x4UL)
#define GPIO_PADREGH_PAD28INPEN_Pos (1UL)
#define GPIO_PADREGH_PAD28INPEN_Msk (0x2UL)
#define GPIO_PADREGH_PAD28PULL_Pos (0UL)
#define GPIO_PADREGH_PAD28PULL_Msk (0x1UL)

#define GPIO_PADREGI_PAD35FNCSEL_Pos (27UL)
#define GPIO_PADREGI_PAD35FNCSEL_Msk (0x38000000UL)
#define GPIO_PADREGI_PAD35STRNG_Pos (26UL)
#define GPIO_PADREGI_PAD35STRNG_Msk (0x4000000UL)
#define GPIO_PADREGI_PAD35INPEN_Pos (25UL)
#define GPIO_PADREGI_PAD35INPEN_Msk (0x2000000UL)
#define GPIO_PADREGI_PAD35PULL_Pos (24UL)
#define GPIO_PADREGI_PAD35PULL_Msk (0x1000000UL)
#define GPIO_PADREGI_PAD34FNCSEL_Pos (19UL)
#define GPIO_PADREGI_PAD34FNCSEL_Msk (0x380000UL)
#define GPIO_PADREGI_PAD34STRNG_Pos (18UL)
#define GPIO_PADREGI_PAD34STRNG_Msk (0x40000UL)
#define GPIO_PADREGI_PAD34INPEN_Pos (17UL)
#define GPIO_PADREGI_PAD34INPEN_Msk (0x20000UL)
#define GPIO_PADREGI_PAD34PULL_Pos (16UL)
#define GPIO_PADREGI_PAD34PULL_Msk (0x10000UL)
#define GPIO_PADREGI_PAD33FNCSEL_Pos (11UL)
#define GPIO_PADREGI_PAD33FNCSEL_Msk (0x3800UL)
#define GPIO_PADREGI_PAD33STRNG_Pos (10UL)
#define GPIO_PADREGI_PAD33STRNG_Msk (0x400UL)
#define GPIO_PADREGI_PAD33INPEN_Pos (9UL)
#define GPIO_PADREGI_PAD33INPEN_Msk (0x200UL)
#define GPIO_PADREGI_PAD33PULL_Pos (8UL)
#define GPIO_PADREGI_PAD33PULL_Msk (0x100UL)
#define GPIO_PADREGI_PAD32FNCSEL_Pos (3UL)
#define GPIO_PADREGI_PAD32FNCSEL_Msk (0x38UL)
#define GPIO_PADREGI_PAD32STRNG_Pos (2UL)
#define GPIO_PADREGI_PAD32STRNG_Msk (0x4UL)
#define GPIO_PADREGI_PAD32INPEN_Pos (1UL)
#define GPIO_PADREGI_PAD32INPEN_Msk (0x2UL)
#define GPIO_PADREGI_PAD32PULL_Pos (0UL)
#define GPIO_PADREGI_PAD32PULL_Msk (0x1UL)

#define GPIO_PADREGJ_PAD39RSEL_Pos (30UL)
#define GPIO_PADREGJ_PAD39RSEL_Msk (0xc0000000UL)
#define GPIO_PADREGJ_PAD39FNCSEL_Pos (27UL)
#define GPIO_PADREGJ_PAD39FNCSEL_Msk (0x38000000UL)
#define GPIO_PADREGJ_PAD39STRNG_Pos (26UL)
#define GPIO_PADREGJ_PAD39STRNG_Msk (0x4000000UL)
#define GPIO_PADREGJ_PAD39INPEN_Pos (25UL)
#define GPIO_PADREGJ_PAD39INPEN_Msk (0x2000000UL)
#define GPIO_PADREGJ_PAD39PULL_Pos (24UL)
#define GPIO_PADREGJ_PAD39PULL_Msk (0x1000000UL)
#define GPIO_PADREGJ_PAD38FNCSEL_Pos (19UL)
#define GPIO_PADREGJ_PAD38FNCSEL_Msk (0x380000UL)
#define GPIO_PADREGJ_PAD38STRNG_Pos (18UL)
#define GPIO_PADREGJ_PAD38STRNG_Msk (0x40000UL)
#define GPIO_PADREGJ_PAD38INPEN_Pos (17UL)
#define GPIO_PADREGJ_PAD38INPEN_Msk (0x20000UL)
#define GPIO_PADREGJ_PAD38PULL_Pos (16UL)
#define GPIO_PADREGJ_PAD38PULL_Msk (0x10000UL)
#define GPIO_PADREGJ_PAD37PWRDN_Pos (15UL)
#define GPIO_PADREGJ_PAD37PWRDN_Msk (0x8000UL)
#define GPIO_PADREGJ_PAD37FNCSEL_Pos (11UL)
#define GPIO_PADREGJ_PAD37FNCSEL_Msk (0x3800UL)
#define GPIO_PADREGJ_PAD37STRNG_Pos (10UL)
#define GPIO_PADREGJ_PAD37STRNG_Msk (0x400UL)
#define GPIO_PADREGJ_PAD37INPEN_Pos (9UL)
#define GPIO_PADREGJ_PAD37INPEN_Msk (0x200UL)
#define GPIO_PADREGJ_PAD37PULL_Pos (8UL)
#define GPIO_PADREGJ_PAD37PULL_Msk (0x100UL)
#define GPIO_PADREGJ_PAD36PWRUP_Pos (6UL)
#define GPIO_PADREGJ_PAD36PWRUP_Msk (0x40UL)
#define GPIO_PADREGJ_PAD36FNCSEL_Pos (3UL)
#define GPIO_PADREGJ_PAD36FNCSEL_Msk (0x38UL)
#define GPIO_PADREGJ_PAD36STRNG_Pos (2UL)
#define GPIO_PADREGJ_PAD36STRNG_Msk (0x4UL)
#define GPIO_PADREGJ_PAD36INPEN_Pos (1UL)
#define GPIO_PADREGJ_PAD36INPEN_Msk (0x2UL)
#define GPIO_PADREGJ_PAD36PULL_Pos (0UL)
#define GPIO_PADREGJ_PAD36PULL_Msk (0x1UL)

#define GPIO_PADREGK_PAD43RSEL_Pos (30UL)
#define GPIO_PADREGK_PAD43RSEL_Msk (0xc0000000UL)
#define GPIO_PADREGK_PAD43FNCSEL_Pos (27UL)
#define GPIO_PADREGK_PAD43FNCSEL_Msk (0x38000000UL)
#define GPIO_PADREGK_PAD43STRNG_Pos (26UL)
#define GPIO_PADREGK_PAD43STRNG_Msk (0x4000000UL)
#define GPIO_PADREGK_PAD43INPEN_Pos (25UL)
#define GPIO_PADREGK_PAD43INPEN_Msk (0x2000000UL)
#define GPIO_PADREGK_PAD43PULL_Pos (24UL)
#define GPIO_PADREGK_PAD43PULL_Msk (0x1000000UL)
#define GPIO_PADREGK_PAD42RSEL_Pos (22UL)
#define GPIO_PADREGK_PAD42RSEL_Msk (0xc00000UL)
#define GPIO_PADREGK_PAD42FNCSEL_Pos (19UL)
#define GPIO_PADREGK_PAD42FNCSEL_Msk (0x380000UL)
#define GPIO_PADREGK_PAD42STRNG_Pos (18UL)
#define GPIO_PADREGK_PAD42STRNG_Msk (0x40000UL)
#define GPIO_PADREGK_PAD42INPEN_Pos (17UL)
#define GPIO_PADREGK_PAD42INPEN_Msk (0x20000UL)
#define GPIO_PADREGK_PAD42PULL_Pos (16UL)
#define GPIO_PADREGK_PAD42PULL_Msk (0x10000UL)
#define GPIO_PADREGK_PAD41PWRDN_Pos (15UL)
#define GPIO_PADREGK_PAD41PWRDN_Msk (0x8000UL)
#define GPIO_PADREGK_PAD41FNCSEL_Pos (11UL)
#define GPIO_PADREGK_PAD41FNCSEL_Msk (0x3800UL)
#define GPIO_PADREGK_PAD41STRNG_Pos (10UL)
#define GPIO_PADREGK_PAD41STRNG_Msk (0x400UL)
#define GPIO_PADREGK_PAD41INPEN_Pos (9UL)
#define GPIO_PADREGK_PAD41INPEN_Msk (0x200UL)
#define GPIO_PADREGK_PAD41PULL_Pos (8UL)
#define GPIO_PADREGK_PAD41PULL_Msk (0x100UL)
#define GPIO_PADREGK_PAD40RSEL_Pos (6UL)
#define GPIO_PADREGK_PAD40RSEL_Msk (0xc0UL)
#define GPIO_PADREGK_PAD40FNCSEL_Pos (3UL)
#define GPIO_PADREGK_PAD40FNCSEL_Msk (0x38UL)
#define GPIO_PADREGK_PAD40STRNG_Pos (2UL)
#define GPIO_PADREGK_PAD40STRNG_Msk (0x4UL)
#define GPIO_PADREGK_PAD40INPEN_Pos (1UL)
#define GPIO_PADREGK_PAD40INPEN_Msk (0x2UL)
#define GPIO_PADREGK_PAD40PULL_Pos (0UL)
#define GPIO_PADREGK_PAD40PULL_Msk (0x1UL)

#define GPIO_PADREGL_PAD47FNCSEL_Pos (27UL)
#define GPIO_PADREGL_PAD47FNCSEL_Msk (0x38000000UL)
#define GPIO_PADREGL_PAD47STRNG_Pos (26UL)
#define GPIO_PADREGL_PAD47STRNG_Msk (0x4000000UL)
#define GPIO_PADREGL_PAD47INPEN_Pos (25UL)
#define GPIO_PADREGL_PAD47INPEN_Msk (0x2000000UL)
#define GPIO_PADREGL_PAD47PULL_Pos (24UL)
#define GPIO_PADREGL_PAD47PULL_Msk (0x1000000UL)
#define GPIO_PADREGL_PAD46FNCSEL_Pos (19UL)
#define GPIO_PADREGL_PAD46FNCSEL_Msk (0x380000UL)
#define GPIO_PADREGL_PAD46STRNG_Pos (18UL)
#define GPIO_PADREGL_PAD46STRNG_Msk (0x40000UL)
#define GPIO_PADREGL_PAD46INPEN_Pos (17UL)
#define GPIO_PADREGL_PAD46INPEN_Msk (0x20000UL)
#define GPIO_PADREGL_PAD46PULL_Pos (16UL)
#define GPIO_PADREGL_PAD46PULL_Msk (0x10000UL)
#define GPIO_PADREGL_PAD45FNCSEL_Pos (11UL)
#define GPIO_PADREGL_PAD45FNCSEL_Msk (0x3800UL)
#define GPIO_PADREGL_PAD45STRNG_Pos (10UL)
#define GPIO_PADREGL_PAD45STRNG_Msk (0x400UL)
#define GPIO_PADREGL_PAD45INPEN_Pos (9UL)
#define GPIO_PADREGL_PAD45INPEN_Msk (0x200UL)
#define GPIO_PADREGL_PAD45PULL_Pos (8UL)
#define GPIO_PADREGL_PAD45PULL_Msk (0x100UL)
#define GPIO_PADREGL_PAD44FNCSEL_Pos (3UL)
#define GPIO_PADREGL_PAD44FNCSEL_Msk (0x38UL)
#define GPIO_PADREGL_PAD44STRNG_Pos (2UL)
#define GPIO_PADREGL_PAD44STRNG_Msk (0x4UL)
#define GPIO_PADREGL_PAD44INPEN_Pos (1UL)
#define GPIO_PADREGL_PAD44INPEN_Msk (0x2UL)
#define GPIO_PADREGL_PAD44PULL_Pos (0UL)
#define GPIO_PADREGL_PAD44PULL_Msk (0x1UL)

#define GPIO_PADREGM_PAD49RSEL_Pos (14UL)
#define GPIO_PADREGM_PAD49RSEL_Msk (0xc000UL)
#define GPIO_PADREGM_PAD49FNCSEL_Pos (11UL)
#define GPIO_PADREGM_PAD49FNCSEL_Msk (0x3800UL)
#define GPIO_PADREGM_PAD49STRNG_Pos (10UL)
#define GPIO_PADREGM_PAD49STRNG_Msk (0x400UL)
#define GPIO_PADREGM_PAD49INPEN_Pos (9UL)
#define GPIO_PADREGM_PAD49INPEN_Msk (0x200UL)
#define GPIO_PADREGM_PAD49PULL_Pos (8UL)
#define GPIO_PADREGM_PAD49PULL_Msk (0x100UL)
#define GPIO_PADREGM_PAD48RSEL_Pos (6UL)
#define GPIO_PADREGM_PAD48RSEL_Msk (0xc0UL)
#define GPIO_PADREGM_PAD48FNCSEL_Pos (3UL)
#define GPIO_PADREGM_PAD48FNCSEL_Msk (0x38UL)
#define GPIO_PADREGM_PAD48STRNG_Pos (2UL)
#define GPIO_PADREGM_PAD48STRNG_Msk (0x4UL)
#define GPIO_PADREGM_PAD48INPEN_Pos (1UL)
#define GPIO_PADREGM_PAD48INPEN_Msk (0x2UL)
#define GPIO_PADREGM_PAD48PULL_Pos (0UL)
#define GPIO_PADREGM_PAD48PULL_Msk (0x1UL)

#define GPIO_CFGA_GPIO7INTD_Pos (31UL)
#define GPIO_CFGA_GPIO7INTD_Msk (0x80000000UL)
#define GPIO_CFGA_GPIO7OUTCFG_Pos (29UL)
#define GPIO_CFGA_GPIO7OUTCFG_Msk (0x60000000UL)
#define GPIO_CFGA_GPIO7INCFG_Pos (28UL)
#define GPIO_CFGA_GPIO7INCFG_Msk (0x10000000UL)
#define GPIO_CFGA_GPIO6INTD_Pos (27UL)
#define GPIO_CFGA_GPIO6INTD_Msk (0x8000000UL)
#define GPIO_CFGA_GPIO6OUTCFG_Pos (25UL)
#define GPIO_CFGA_GPIO6OUTCFG_Msk (0x6000000UL)
#define GPIO_CFGA_GPIO6INCFG_Pos (24UL)
#define GPIO_CFGA_GPIO6INCFG_Msk (0x1000000UL)
#define GPIO_CFGA_GPIO5INTD_Pos (23UL)
#define GPIO_CFGA_GPIO5INTD_Msk (0x800000UL)
#define GPIO_CFGA_GPIO5OUTCFG_Pos (21UL)
#define GPIO_CFGA_GPIO5OUTCFG_Msk (0x600000UL)
#define GPIO_CFGA_GPIO5INCFG_Pos (20UL)
#define GPIO_CFGA_GPIO5INCFG_Msk (0x100000UL)
#define GPIO_CFGA_GPIO4INTD_Pos (19UL)
#define GPIO_CFGA_GPIO4INTD_Msk (0x80000UL)
#define GPIO_CFGA_GPIO4OUTCFG_Pos (17UL)
#define GPIO_CFGA_GPIO4OUTCFG_Msk (0x60000UL)
#define GPIO_CFGA_GPIO4INCFG_Pos (16UL)
#define GPIO_CFGA_GPIO4INCFG_Msk (0x10000UL)
#define GPIO_CFGA_GPIO3INTD_Pos (15UL)
#define GPIO_CFGA_GPIO3INTD_Msk (0x8000UL)
#define GPIO_CFGA_GPIO3OUTCFG_Pos (13UL)
#define GPIO_CFGA_GPIO3OUTCFG_Msk (0x6000UL)
#define GPIO_CFGA_GPIO3INCFG_Pos (12UL)
#define GPIO_CFGA_GPIO3INCFG_Msk (0x1000UL)
#define GPIO_CFGA_GPIO2INTD_Pos (11UL)
#define GPIO_CFGA_GPIO2INTD_Msk (0x800UL)
#define GPIO_CFGA_GPIO2OUTCFG_Pos (9UL)
#define GPIO_CFGA_GPIO2OUTCFG_Msk (0x600UL)
#define GPIO_CFGA_GPIO2INCFG_Pos (8UL)
#define GPIO_CFGA_GPIO2INCFG_Msk (0x100UL)
#define GPIO_CFGA_GPIO1INTD_Pos (7UL)
#define GPIO_CFGA_GPIO1INTD_Msk (0x80UL)
#define GPIO_CFGA_GPIO1OUTCFG_Pos (5UL)
#define GPIO_CFGA_GPIO1OUTCFG_Msk (0x60UL)
#define GPIO_CFGA_GPIO1INCFG_Pos (4UL)
#define GPIO_CFGA_GPIO1INCFG_Msk (0x10UL)
#define GPIO_CFGA_GPIO0INTD_Pos (3UL)
#define GPIO_CFGA_GPIO0INTD_Msk (0x8UL)
#define GPIO_CFGA_GPIO0OUTCFG_Pos (1UL)
#define GPIO_CFGA_GPIO0OUTCFG_Msk (0x6UL)
#define GPIO_CFGA_GPIO0INCFG_Pos (0UL)
#define GPIO_CFGA_GPIO0INCFG_Msk (0x1UL)

#define GPIO_CFGB_GPIO15INTD_Pos (31UL)
#define GPIO_CFGB_GPIO15INTD_Msk (0x80000000UL)
#define GPIO_CFGB_GPIO15OUTCFG_Pos (29UL)
#define GPIO_CFGB_GPIO15OUTCFG_Msk (0x60000000UL)
#define GPIO_CFGB_GPIO15INCFG_Pos (28UL)
#define GPIO_CFGB_GPIO15INCFG_Msk (0x10000000UL)
#define GPIO_CFGB_GPIO14INTD_Pos (27UL)
#define GPIO_CFGB_GPIO14INTD_Msk (0x8000000UL)
#define GPIO_CFGB_GPIO14OUTCFG_Pos (25UL)
#define GPIO_CFGB_GPIO14OUTCFG_Msk (0x6000000UL)
#define GPIO_CFGB_GPIO14INCFG_Pos (24UL)
#define GPIO_CFGB_GPIO14INCFG_Msk (0x1000000UL)
#define GPIO_CFGB_GPIO13INTD_Pos (23UL)
#define GPIO_CFGB_GPIO13INTD_Msk (0x800000UL)
#define GPIO_CFGB_GPIO13OUTCFG_Pos (21UL)
#define GPIO_CFGB_GPIO13OUTCFG_Msk (0x600000UL)
#define GPIO_CFGB_GPIO13INCFG_Pos (20UL)
#define GPIO_CFGB_GPIO13INCFG_Msk (0x100000UL)
#define GPIO_CFGB_GPIO12INTD_Pos (19UL)
#define GPIO_CFGB_GPIO12INTD_Msk (0x80000UL)
#define GPIO_CFGB_GPIO12OUTCFG_Pos (17UL)
#define GPIO_CFGB_GPIO12OUTCFG_Msk (0x60000UL)
#define GPIO_CFGB_GPIO12INCFG_Pos (16UL)
#define GPIO_CFGB_GPIO12INCFG_Msk (0x10000UL)
#define GPIO_CFGB_GPIO11INTD_Pos (15UL)
#define GPIO_CFGB_GPIO11INTD_Msk (0x8000UL)
#define GPIO_CFGB_GPIO11OUTCFG_Pos (13UL)
#define GPIO_CFGB_GPIO11OUTCFG_Msk (0x6000UL)
#define GPIO_CFGB_GPIO11INCFG_Pos (12UL)
#define GPIO_CFGB_GPIO11INCFG_Msk (0x1000UL)
#define GPIO_CFGB_GPIO10INTD_Pos (11UL)
#define GPIO_CFGB_GPIO10INTD_Msk (0x800UL)
#define GPIO_CFGB_GPIO10OUTCFG_Pos (9UL)
#define GPIO_CFGB_GPIO10OUTCFG_Msk (0x600UL)
#define GPIO_CFGB_GPIO10INCFG_Pos (8UL)
#define GPIO_CFGB_GPIO10INCFG_Msk (0x100UL)
#define GPIO_CFGB_GPIO9INTD_Pos (7UL)
#define GPIO_CFGB_GPIO9INTD_Msk (0x80UL)
#define GPIO_CFGB_GPIO9OUTCFG_Pos (5UL)
#define GPIO_CFGB_GPIO9OUTCFG_Msk (0x60UL)
#define GPIO_CFGB_GPIO9INCFG_Pos (4UL)
#define GPIO_CFGB_GPIO9INCFG_Msk (0x10UL)
#define GPIO_CFGB_GPIO8INTD_Pos (3UL)
#define GPIO_CFGB_GPIO8INTD_Msk (0x8UL)
#define GPIO_CFGB_GPIO8OUTCFG_Pos (1UL)
#define GPIO_CFGB_GPIO8OUTCFG_Msk (0x6UL)
#define GPIO_CFGB_GPIO8INCFG_Pos (0UL)
#define GPIO_CFGB_GPIO8INCFG_Msk (0x1UL)

#define GPIO_CFGC_GPIO23INTD_Pos (31UL)
#define GPIO_CFGC_GPIO23INTD_Msk (0x80000000UL)
#define GPIO_CFGC_GPIO23OUTCFG_Pos (29UL)
#define GPIO_CFGC_GPIO23OUTCFG_Msk (0x60000000UL)
#define GPIO_CFGC_GPIO23INCFG_Pos (28UL)
#define GPIO_CFGC_GPIO23INCFG_Msk (0x10000000UL)
#define GPIO_CFGC_GPIO22INTD_Pos (27UL)
#define GPIO_CFGC_GPIO22INTD_Msk (0x8000000UL)
#define GPIO_CFGC_GPIO22OUTCFG_Pos (25UL)
#define GPIO_CFGC_GPIO22OUTCFG_Msk (0x6000000UL)
#define GPIO_CFGC_GPIO22INCFG_Pos (24UL)
#define GPIO_CFGC_GPIO22INCFG_Msk (0x1000000UL)
#define GPIO_CFGC_GPIO21INTD_Pos (23UL)
#define GPIO_CFGC_GPIO21INTD_Msk (0x800000UL)
#define GPIO_CFGC_GPIO21OUTCFG_Pos (21UL)
#define GPIO_CFGC_GPIO21OUTCFG_Msk (0x600000UL)
#define GPIO_CFGC_GPIO21INCFG_Pos (20UL)
#define GPIO_CFGC_GPIO21INCFG_Msk (0x100000UL)
#define GPIO_CFGC_GPIO20INTD_Pos (19UL)
#define GPIO_CFGC_GPIO20INTD_Msk (0x80000UL)
#define GPIO_CFGC_GPIO20OUTCFG_Pos (17UL)
#define GPIO_CFGC_GPIO20OUTCFG_Msk (0x60000UL)
#define GPIO_CFGC_GPIO20INCFG_Pos (16UL)
#define GPIO_CFGC_GPIO20INCFG_Msk (0x10000UL)
#define GPIO_CFGC_GPIO19INTD_Pos (15UL)
#define GPIO_CFGC_GPIO19INTD_Msk (0x8000UL)
#define GPIO_CFGC_GPIO19OUTCFG_Pos (13UL)
#define GPIO_CFGC_GPIO19OUTCFG_Msk (0x6000UL)
#define GPIO_CFGC_GPIO19INCFG_Pos (12UL)
#define GPIO_CFGC_GPIO19INCFG_Msk (0x1000UL)
#define GPIO_CFGC_GPIO18INTD_Pos (11UL)
#define GPIO_CFGC_GPIO18INTD_Msk (0x800UL)
#define GPIO_CFGC_GPIO18OUTCFG_Pos (9UL)
#define GPIO_CFGC_GPIO18OUTCFG_Msk (0x600UL)
#define GPIO_CFGC_GPIO18INCFG_Pos (8UL)
#define GPIO_CFGC_GPIO18INCFG_Msk (0x100UL)
#define GPIO_CFGC_GPIO17INTD_Pos (7UL)
#define GPIO_CFGC_GPIO17INTD_Msk (0x80UL)
#define GPIO_CFGC_GPIO17OUTCFG_Pos (5UL)
#define GPIO_CFGC_GPIO17OUTCFG_Msk (0x60UL)
#define GPIO_CFGC_GPIO17INCFG_Pos (4UL)
#define GPIO_CFGC_GPIO17INCFG_Msk (0x10UL)
#define GPIO_CFGC_GPIO16INTD_Pos (3UL)
#define GPIO_CFGC_GPIO16INTD_Msk (0x8UL)
#define GPIO_CFGC_GPIO16OUTCFG_Pos (1UL)
#define GPIO_CFGC_GPIO16OUTCFG_Msk (0x6UL)
#define GPIO_CFGC_GPIO16INCFG_Pos (0UL)
#define GPIO_CFGC_GPIO16INCFG_Msk (0x1UL)

#define GPIO_CFGD_GPIO31INTD_Pos (31UL)
#define GPIO_CFGD_GPIO31INTD_Msk (0x80000000UL)
#define GPIO_CFGD_GPIO31OUTCFG_Pos (29UL)
#define GPIO_CFGD_GPIO31OUTCFG_Msk (0x60000000UL)
#define GPIO_CFGD_GPIO31INCFG_Pos (28UL)
#define GPIO_CFGD_GPIO31INCFG_Msk (0x10000000UL)
#define GPIO_CFGD_GPIO30INTD_Pos (27UL)
#define GPIO_CFGD_GPIO30INTD_Msk (0x8000000UL)
#define GPIO_CFGD_GPIO30OUTCFG_Pos (25UL)
#define GPIO_CFGD_GPIO30OUTCFG_Msk (0x6000000UL)
#define GPIO_CFGD_GPIO30INCFG_Pos (24UL)
#define GPIO_CFGD_GPIO30INCFG_Msk (0x1000000UL)
#define GPIO_CFGD_GPIO29INTD_Pos (23UL)
#define GPIO_CFGD_GPIO29INTD_Msk (0x800000UL)
#define GPIO_CFGD_GPIO29OUTCFG_Pos (21UL)
#define GPIO_CFGD_GPIO29OUTCFG_Msk (0x600000UL)
#define GPIO_CFGD_GPIO29INCFG_Pos (20UL)
#define GPIO_CFGD_GPIO29INCFG_Msk (0x100000UL)
#define GPIO_CFGD_GPIO28INTD_Pos (19UL)
#define GPIO_CFGD_GPIO28INTD_Msk (0x80000UL)
#define GPIO_CFGD_GPIO28OUTCFG_Pos (17UL)
#define GPIO_CFGD_GPIO28OUTCFG_Msk (0x60000UL)
#define GPIO_CFGD_GPIO28INCFG_Pos (16UL)
#define GPIO_CFGD_GPIO28INCFG_Msk (0x10000UL)
#define GPIO_CFGD_GPIO27INTD_Pos (15UL)
#define GPIO_CFGD_GPIO27INTD_Msk (0x8000UL)
#define GPIO_CFGD_GPIO27OUTCFG_Pos (13UL)
#define GPIO_CFGD_GPIO27OUTCFG_Msk (0x6000UL)
#define GPIO_CFGD_GPIO27INCFG_Pos (12UL)
#define GPIO_CFGD_GPIO27INCFG_Msk (0x1000UL)
#define GPIO_CFGD_GPIO26INTD_Pos (11UL)
#define GPIO_CFGD_GPIO26INTD_Msk (0x800UL)
#define GPIO_CFGD_GPIO26OUTCFG_Pos (9UL)
#define GPIO_CFGD_GPIO26OUTCFG_Msk (0x600UL)
#define GPIO_CFGD_GPIO26INCFG_Pos (8UL)
#define GPIO_CFGD_GPIO26INCFG_Msk (0x100UL)
#define GPIO_CFGD_GPIO25INTD_Pos (7UL)
#define GPIO_CFGD_GPIO25INTD_Msk (0x80UL)
#define GPIO_CFGD_GPIO25OUTCFG_Pos (5UL)
#define GPIO_CFGD_GPIO25OUTCFG_Msk (0x60UL)
#define GPIO_CFGD_GPIO25INCFG_Pos (4UL)
#define GPIO_CFGD_GPIO25INCFG_Msk (0x10UL)
#define GPIO_CFGD_GPIO24INTD_Pos (3UL)
#define GPIO_CFGD_GPIO24INTD_Msk (0x8UL)
#define GPIO_CFGD_GPIO24OUTCFG_Pos (1UL)
#define GPIO_CFGD_GPIO24OUTCFG_Msk (0x6UL)
#define GPIO_CFGD_GPIO24INCFG_Pos (0UL)
#define GPIO_CFGD_GPIO24INCFG_Msk (0x1UL)

#define GPIO_CFGE_GPIO39INTD_Pos (31UL)
#define GPIO_CFGE_GPIO39INTD_Msk (0x80000000UL)
#define GPIO_CFGE_GPIO39OUTCFG_Pos (29UL)
#define GPIO_CFGE_GPIO39OUTCFG_Msk (0x60000000UL)
#define GPIO_CFGE_GPIO39INCFG_Pos (28UL)
#define GPIO_CFGE_GPIO39INCFG_Msk (0x10000000UL)
#define GPIO_CFGE_GPIO38INTD_Pos (27UL)
#define GPIO_CFGE_GPIO38INTD_Msk (0x8000000UL)
#define GPIO_CFGE_GPIO38OUTCFG_Pos (25UL)
#define GPIO_CFGE_GPIO38OUTCFG_Msk (0x6000000UL)
#define GPIO_CFGE_GPIO38INCFG_Pos (24UL)
#define GPIO_CFGE_GPIO38INCFG_Msk (0x1000000UL)
#define GPIO_CFGE_GPIO37INTD_Pos (23UL)
#define GPIO_CFGE_GPIO37INTD_Msk (0x800000UL)
#define GPIO_CFGE_GPIO37OUTCFG_Pos (21UL)
#define GPIO_CFGE_GPIO37OUTCFG_Msk (0x600000UL)
#define GPIO_CFGE_GPIO37INCFG_Pos (20UL)
#define GPIO_CFGE_GPIO37INCFG_Msk (0x100000UL)
#define GPIO_CFGE_GPIO36INTD_Pos (19UL)
#define GPIO_CFGE_GPIO36INTD_Msk (0x80000UL)
#define GPIO_CFGE_GPIO36OUTCFG_Pos (17UL)
#define GPIO_CFGE_GPIO36OUTCFG_Msk (0x60000UL)
#define GPIO_CFGE_GPIO36INCFG_Pos (16UL)
#define GPIO_CFGE_GPIO36INCFG_Msk (0x10000UL)
#define GPIO_CFGE_GPIO35INTD_Pos (15UL)
#define GPIO_CFGE_GPIO35INTD_Msk (0x8000UL)
#define GPIO_CFGE_GPIO35OUTCFG_Pos (13UL)
#define GPIO_CFGE_GPIO35OUTCFG_Msk (0x6000UL)
#define GPIO_CFGE_GPIO35INCFG_Pos (12UL)
#define GPIO_CFGE_GPIO35INCFG_Msk (0x1000UL)
#define GPIO_CFGE_GPIO34INTD_Pos (11UL)
#define GPIO_CFGE_GPIO34INTD_Msk (0x800UL)
#define GPIO_CFGE_GPIO34OUTCFG_Pos (9UL)
#define GPIO_CFGE_GPIO34OUTCFG_Msk (0x600UL)
#define GPIO_CFGE_GPIO34INCFG_Pos (8UL)
#define GPIO_CFGE_GPIO34INCFG_Msk (0x100UL)
#define GPIO_CFGE_GPIO33INTD_Pos (7UL)
#define GPIO_CFGE_GPIO33INTD_Msk (0x80UL)
#define GPIO_CFGE_GPIO33OUTCFG_Pos (5UL)
#define GPIO_CFGE_GPIO33OUTCFG_Msk (0x60UL)
#define GPIO_CFGE_GPIO33INCFG_Pos (4UL)
#define GPIO_CFGE_GPIO33INCFG_Msk (0x10UL)
#define GPIO_CFGE_GPIO32INTD_Pos (3UL)
#define GPIO_CFGE_GPIO32INTD_Msk (0x8UL)
#define GPIO_CFGE_GPIO32OUTCFG_Pos (1UL)
#define GPIO_CFGE_GPIO32OUTCFG_Msk (0x6UL)
#define GPIO_CFGE_GPIO32INCFG_Pos (0UL)
#define GPIO_CFGE_GPIO32INCFG_Msk (0x1UL)

#define GPIO_CFGF_GPIO47INTD_Pos (31UL)
#define GPIO_CFGF_GPIO47INTD_Msk (0x80000000UL)
#define GPIO_CFGF_GPIO47OUTCFG_Pos (29UL)
#define GPIO_CFGF_GPIO47OUTCFG_Msk (0x60000000UL)
#define GPIO_CFGF_GPIO47INCFG_Pos (28UL)
#define GPIO_CFGF_GPIO47INCFG_Msk (0x10000000UL)
#define GPIO_CFGF_GPIO46INTD_Pos (27UL)
#define GPIO_CFGF_GPIO46INTD_Msk (0x8000000UL)
#define GPIO_CFGF_GPIO46OUTCFG_Pos (25UL)
#define GPIO_CFGF_GPIO46OUTCFG_Msk (0x6000000UL)
#define GPIO_CFGF_GPIO46INCFG_Pos (24UL)
#define GPIO_CFGF_GPIO46INCFG_Msk (0x1000000UL)
#define GPIO_CFGF_GPIO45INTD_Pos (23UL)
#define GPIO_CFGF_GPIO45INTD_Msk (0x800000UL)
#define GPIO_CFGF_GPIO45OUTCFG_Pos (21UL)
#define GPIO_CFGF_GPIO45OUTCFG_Msk (0x600000UL)
#define GPIO_CFGF_GPIO45INCFG_Pos (20UL)
#define GPIO_CFGF_GPIO45INCFG_Msk (0x100000UL)
#define GPIO_CFGF_GPIO44INTD_Pos (19UL)
#define GPIO_CFGF_GPIO44INTD_Msk (0x80000UL)
#define GPIO_CFGF_GPIO44OUTCFG_Pos (17UL)
#define GPIO_CFGF_GPIO44OUTCFG_Msk (0x60000UL)
#define GPIO_CFGF_GPIO44INCFG_Pos (16UL)
#define GPIO_CFGF_GPIO44INCFG_Msk (0x10000UL)
#define GPIO_CFGF_GPIO43INTD_Pos (15UL)
#define GPIO_CFGF_GPIO43INTD_Msk (0x8000UL)
#define GPIO_CFGF_GPIO43OUTCFG_Pos (13UL)
#define GPIO_CFGF_GPIO43OUTCFG_Msk (0x6000UL)
#define GPIO_CFGF_GPIO43INCFG_Pos (12UL)
#define GPIO_CFGF_GPIO43INCFG_Msk (0x1000UL)
#define GPIO_CFGF_GPIO42INTD_Pos (11UL)
#define GPIO_CFGF_GPIO42INTD_Msk (0x800UL)
#define GPIO_CFGF_GPIO42OUTCFG_Pos (9UL)
#define GPIO_CFGF_GPIO42OUTCFG_Msk (0x600UL)
#define GPIO_CFGF_GPIO42INCFG_Pos (8UL)
#define GPIO_CFGF_GPIO42INCFG_Msk (0x100UL)
#define GPIO_CFGF_GPIO41INTD_Pos (7UL)
#define GPIO_CFGF_GPIO41INTD_Msk (0x80UL)
#define GPIO_CFGF_GPIO41OUTCFG_Pos (5UL)
#define GPIO_CFGF_GPIO41OUTCFG_Msk (0x60UL)
#define GPIO_CFGF_GPIO41INCFG_Pos (4UL)
#define GPIO_CFGF_GPIO41INCFG_Msk (0x10UL)
#define GPIO_CFGF_GPIO40INTD_Pos (3UL)
#define GPIO_CFGF_GPIO40INTD_Msk (0x8UL)
#define GPIO_CFGF_GPIO40OUTCFG_Pos (1UL)
#define GPIO_CFGF_GPIO40OUTCFG_Msk (0x6UL)
#define GPIO_CFGF_GPIO40INCFG_Pos (0UL)
#define GPIO_CFGF_GPIO40INCFG_Msk (0x1UL)

#define GPIO_CFGG_GPIO49INTD_Pos (7UL)
#define GPIO_CFGG_GPIO49INTD_Msk (0x80UL)
#define GPIO_CFGG_GPIO49OUTCFG_Pos (5UL)
#define GPIO_CFGG_GPIO49OUTCFG_Msk (0x60UL)
#define GPIO_CFGG_GPIO49INCFG_Pos (4UL)
#define GPIO_CFGG_GPIO49INCFG_Msk (0x10UL)
#define GPIO_CFGG_GPIO48INTD_Pos (3UL)
#define GPIO_CFGG_GPIO48INTD_Msk (0x8UL)
#define GPIO_CFGG_GPIO48OUTCFG_Pos (1UL)
#define GPIO_CFGG_GPIO48OUTCFG_Msk (0x6UL)
#define GPIO_CFGG_GPIO48INCFG_Pos (0UL)
#define GPIO_CFGG_GPIO48INCFG_Msk (0x1UL)

#define GPIO_PADKEY_PADKEY_Pos (0UL)
#define GPIO_PADKEY_PADKEY_Msk (0xffffffffUL)

#define GPIO_RDA_RDA_Pos (0UL)
#define GPIO_RDA_RDA_Msk (0xffffffffUL)

#define GPIO_RDB_RDB_Pos (0UL)
#define GPIO_RDB_RDB_Msk (0x3ffffUL)

#define GPIO_WTA_WTA_Pos (0UL)
#define GPIO_WTA_WTA_Msk (0xffffffffUL)

#define GPIO_WTB_WTB_Pos (0UL)
#define GPIO_WTB_WTB_Msk (0x3ffffUL)

#define GPIO_WTSA_WTSA_Pos (0UL)
#define GPIO_WTSA_WTSA_Msk (0xffffffffUL)

#define GPIO_WTSB_WTSB_Pos (0UL)
#define GPIO_WTSB_WTSB_Msk (0x3ffffUL)

#define GPIO_WTCA_WTCA_Pos (0UL)
#define GPIO_WTCA_WTCA_Msk (0xffffffffUL)

#define GPIO_WTCB_WTCB_Pos (0UL)
#define GPIO_WTCB_WTCB_Msk (0x3ffffUL)

#define GPIO_ENA_ENA_Pos (0UL)
#define GPIO_ENA_ENA_Msk (0xffffffffUL)

#define GPIO_ENB_ENB_Pos (0UL)
#define GPIO_ENB_ENB_Msk (0x3ffffUL)

#define GPIO_ENSA_ENSA_Pos (0UL)
#define GPIO_ENSA_ENSA_Msk (0xffffffffUL)

#define GPIO_ENSB_ENSB_Pos (0UL)
#define GPIO_ENSB_ENSB_Msk (0x3ffffUL)

#define GPIO_ENCA_ENCA_Pos (0UL)
#define GPIO_ENCA_ENCA_Msk (0xffffffffUL)

#define GPIO_ENCB_ENCB_Pos (0UL)
#define GPIO_ENCB_ENCB_Msk (0x3ffffUL)

#define GPIO_STMRCAP_STPOL3_Pos (30UL)
#define GPIO_STMRCAP_STPOL3_Msk (0x40000000UL)
#define GPIO_STMRCAP_STSEL3_Pos (24UL)
#define GPIO_STMRCAP_STSEL3_Msk (0x3f000000UL)
#define GPIO_STMRCAP_STPOL2_Pos (22UL)
#define GPIO_STMRCAP_STPOL2_Msk (0x400000UL)
#define GPIO_STMRCAP_STSEL2_Pos (16UL)
#define GPIO_STMRCAP_STSEL2_Msk (0x3f0000UL)
#define GPIO_STMRCAP_STPOL1_Pos (14UL)
#define GPIO_STMRCAP_STPOL1_Msk (0x4000UL)
#define GPIO_STMRCAP_STSEL1_Pos (8UL)
#define GPIO_STMRCAP_STSEL1_Msk (0x3f00UL)
#define GPIO_STMRCAP_STPOL0_Pos (6UL)
#define GPIO_STMRCAP_STPOL0_Msk (0x40UL)
#define GPIO_STMRCAP_STSEL0_Pos (0UL)
#define GPIO_STMRCAP_STSEL0_Msk (0x3fUL)

#define GPIO_IOM0IRQ_IOM0IRQ_Pos (0UL)
#define GPIO_IOM0IRQ_IOM0IRQ_Msk (0x3fUL)

#define GPIO_IOM1IRQ_IOM1IRQ_Pos (0UL)
#define GPIO_IOM1IRQ_IOM1IRQ_Msk (0x3fUL)

#define GPIO_IOM2IRQ_IOM2IRQ_Pos (0UL)
#define GPIO_IOM2IRQ_IOM2IRQ_Msk (0x3fUL)

#define GPIO_IOM3IRQ_IOM3IRQ_Pos (0UL)
#define GPIO_IOM3IRQ_IOM3IRQ_Msk (0x3fUL)

#define GPIO_IOM4IRQ_IOM4IRQ_Pos (0UL)
#define GPIO_IOM4IRQ_IOM4IRQ_Msk (0x3fUL)

#define GPIO_IOM5IRQ_IOM5IRQ_Pos (0UL)
#define GPIO_IOM5IRQ_IOM5IRQ_Msk (0x3fUL)

#define GPIO_BLEIFIRQ_BLEIFIRQ_Pos (0UL)
#define GPIO_BLEIFIRQ_BLEIFIRQ_Msk (0x3fUL)

#define GPIO_GPIOOBS_OBS_DATA_Pos (0UL)
#define GPIO_GPIOOBS_OBS_DATA_Msk (0xffffUL)

#define GPIO_ALTPADCFGA_PAD3_SR_Pos (28UL)
#define GPIO_ALTPADCFGA_PAD3_SR_Msk (0x10000000UL)
#define GPIO_ALTPADCFGA_PAD3_DS1_Pos (24UL)
#define GPIO_ALTPADCFGA_PAD3_DS1_Msk (0x1000000UL)
#define GPIO_ALTPADCFGA_PAD2_SR_Pos (20UL)
#define GPIO_ALTPADCFGA_PAD2_SR_Msk (0x100000UL)
#define GPIO_ALTPADCFGA_PAD2_DS1_Pos (16UL)
#define GPIO_ALTPADCFGA_PAD2_DS1_Msk (0x10000UL)
#define GPIO_ALTPADCFGA_PAD1_SR_Pos (12UL)
#define GPIO_ALTPADCFGA_PAD1_SR_Msk (0x1000UL)
#define GPIO_ALTPADCFGA_PAD1_DS1_Pos (8UL)
#define GPIO_ALTPADCFGA_PAD1_DS1_Msk (0x100UL)
#define GPIO_ALTPADCFGA_PAD0_SR_Pos (4UL)
#define GPIO_ALTPADCFGA_PAD0_SR_Msk (0x10UL)
#define GPIO_ALTPADCFGA_PAD0_DS1_Pos (0UL)
#define GPIO_ALTPADCFGA_PAD0_DS1_Msk (0x1UL)

#define GPIO_ALTPADCFGB_PAD7_SR_Pos (28UL)
#define GPIO_ALTPADCFGB_PAD7_SR_Msk (0x10000000UL)
#define GPIO_ALTPADCFGB_PAD7_DS1_Pos (24UL)
#define GPIO_ALTPADCFGB_PAD7_DS1_Msk (0x1000000UL)
#define GPIO_ALTPADCFGB_PAD6_SR_Pos (20UL)
#define GPIO_ALTPADCFGB_PAD6_SR_Msk (0x100000UL)
#define GPIO_ALTPADCFGB_PAD6_DS1_Pos (16UL)
#define GPIO_ALTPADCFGB_PAD6_DS1_Msk (0x10000UL)
#define GPIO_ALTPADCFGB_PAD5_SR_Pos (12UL)
#define GPIO_ALTPADCFGB_PAD5_SR_Msk (0x1000UL)
#define GPIO_ALTPADCFGB_PAD5_DS1_Pos (8UL)
#define GPIO_ALTPADCFGB_PAD5_DS1_Msk (0x100UL)
#define GPIO_ALTPADCFGB_PAD4_SR_Pos (4UL)
#define GPIO_ALTPADCFGB_PAD4_SR_Msk (0x10UL)
#define GPIO_ALTPADCFGB_PAD4_DS1_Pos (0UL)
#define GPIO_ALTPADCFGB_PAD4_DS1_Msk (0x1UL)

#define GPIO_ALTPADCFGC_PAD11_SR_Pos (28UL)
#define GPIO_ALTPADCFGC_PAD11_SR_Msk (0x10000000UL)
#define GPIO_ALTPADCFGC_PAD11_DS1_Pos (24UL)
#define GPIO_ALTPADCFGC_PAD11_DS1_Msk (0x1000000UL)
#define GPIO_ALTPADCFGC_PAD10_SR_Pos (20UL)
#define GPIO_ALTPADCFGC_PAD10_SR_Msk (0x100000UL)
#define GPIO_ALTPADCFGC_PAD10_DS1_Pos (16UL)
#define GPIO_ALTPADCFGC_PAD10_DS1_Msk (0x10000UL)
#define GPIO_ALTPADCFGC_PAD9_SR_Pos (12UL)
#define GPIO_ALTPADCFGC_PAD9_SR_Msk (0x1000UL)
#define GPIO_ALTPADCFGC_PAD9_DS1_Pos (8UL)
#define GPIO_ALTPADCFGC_PAD9_DS1_Msk (0x100UL)
#define GPIO_ALTPADCFGC_PAD8_SR_Pos (4UL)
#define GPIO_ALTPADCFGC_PAD8_SR_Msk (0x10UL)
#define GPIO_ALTPADCFGC_PAD8_DS1_Pos (0UL)
#define GPIO_ALTPADCFGC_PAD8_DS1_Msk (0x1UL)

#define GPIO_ALTPADCFGD_PAD15_SR_Pos (28UL)
#define GPIO_ALTPADCFGD_PAD15_SR_Msk (0x10000000UL)
#define GPIO_ALTPADCFGD_PAD15_DS1_Pos (24UL)
#define GPIO_ALTPADCFGD_PAD15_DS1_Msk (0x1000000UL)
#define GPIO_ALTPADCFGD_PAD14_SR_Pos (20UL)
#define GPIO_ALTPADCFGD_PAD14_SR_Msk (0x100000UL)
#define GPIO_ALTPADCFGD_PAD14_DS1_Pos (16UL)
#define GPIO_ALTPADCFGD_PAD14_DS1_Msk (0x10000UL)
#define GPIO_ALTPADCFGD_PAD13_SR_Pos (12UL)
#define GPIO_ALTPADCFGD_PAD13_SR_Msk (0x1000UL)
#define GPIO_ALTPADCFGD_PAD13_DS1_Pos (8UL)
#define GPIO_ALTPADCFGD_PAD13_DS1_Msk (0x100UL)
#define GPIO_ALTPADCFGD_PAD12_SR_Pos (4UL)
#define GPIO_ALTPADCFGD_PAD12_SR_Msk (0x10UL)
#define GPIO_ALTPADCFGD_PAD12_DS1_Pos (0UL)
#define GPIO_ALTPADCFGD_PAD12_DS1_Msk (0x1UL)

#define GPIO_ALTPADCFGE_PAD19_SR_Pos (28UL)
#define GPIO_ALTPADCFGE_PAD19_SR_Msk (0x10000000UL)
#define GPIO_ALTPADCFGE_PAD19_DS1_Pos (24UL)
#define GPIO_ALTPADCFGE_PAD19_DS1_Msk (0x1000000UL)
#define GPIO_ALTPADCFGE_PAD18_SR_Pos (20UL)
#define GPIO_ALTPADCFGE_PAD18_SR_Msk (0x100000UL)
#define GPIO_ALTPADCFGE_PAD18_DS1_Pos (16UL)
#define GPIO_ALTPADCFGE_PAD18_DS1_Msk (0x10000UL)
#define GPIO_ALTPADCFGE_PAD17_SR_Pos (12UL)
#define GPIO_ALTPADCFGE_PAD17_SR_Msk (0x1000UL)
#define GPIO_ALTPADCFGE_PAD17_DS1_Pos (8UL)
#define GPIO_ALTPADCFGE_PAD17_DS1_Msk (0x100UL)
#define GPIO_ALTPADCFGE_PAD16_SR_Pos (4UL)
#define GPIO_ALTPADCFGE_PAD16_SR_Msk (0x10UL)
#define GPIO_ALTPADCFGE_PAD16_DS1_Pos (0UL)
#define GPIO_ALTPADCFGE_PAD16_DS1_Msk (0x1UL)

#define GPIO_ALTPADCFGF_PAD23_SR_Pos (28UL)
#define GPIO_ALTPADCFGF_PAD23_SR_Msk (0x10000000UL)
#define GPIO_ALTPADCFGF_PAD23_DS1_Pos (24UL)
#define GPIO_ALTPADCFGF_PAD23_DS1_Msk (0x1000000UL)
#define GPIO_ALTPADCFGF_PAD22_SR_Pos (20UL)
#define GPIO_ALTPADCFGF_PAD22_SR_Msk (0x100000UL)
#define GPIO_ALTPADCFGF_PAD22_DS1_Pos (16UL)
#define GPIO_ALTPADCFGF_PAD22_DS1_Msk (0x10000UL)
#define GPIO_ALTPADCFGF_PAD21_SR_Pos (12UL)
#define GPIO_ALTPADCFGF_PAD21_SR_Msk (0x1000UL)
#define GPIO_ALTPADCFGF_PAD21_DS1_Pos (8UL)
#define GPIO_ALTPADCFGF_PAD21_DS1_Msk (0x100UL)
#define GPIO_ALTPADCFGF_PAD20_SR_Pos (4UL)
#define GPIO_ALTPADCFGF_PAD20_SR_Msk (0x10UL)
#define GPIO_ALTPADCFGF_PAD20_DS1_Pos (0UL)
#define GPIO_ALTPADCFGF_PAD20_DS1_Msk (0x1UL)

#define GPIO_ALTPADCFGG_PAD27_SR_Pos (28UL)
#define GPIO_ALTPADCFGG_PAD27_SR_Msk (0x10000000UL)
#define GPIO_ALTPADCFGG_PAD27_DS1_Pos (24UL)
#define GPIO_ALTPADCFGG_PAD27_DS1_Msk (0x1000000UL)
#define GPIO_ALTPADCFGG_PAD26_SR_Pos (20UL)
#define GPIO_ALTPADCFGG_PAD26_SR_Msk (0x100000UL)
#define GPIO_ALTPADCFGG_PAD26_DS1_Pos (16UL)
#define GPIO_ALTPADCFGG_PAD26_DS1_Msk (0x10000UL)
#define GPIO_ALTPADCFGG_PAD25_SR_Pos (12UL)
#define GPIO_ALTPADCFGG_PAD25_SR_Msk (0x1000UL)
#define GPIO_ALTPADCFGG_PAD25_DS1_Pos (8UL)
#define GPIO_ALTPADCFGG_PAD25_DS1_Msk (0x100UL)
#define GPIO_ALTPADCFGG_PAD24_SR_Pos (4UL)
#define GPIO_ALTPADCFGG_PAD24_SR_Msk (0x10UL)
#define GPIO_ALTPADCFGG_PAD24_DS1_Pos (0UL)
#define GPIO_ALTPADCFGG_PAD24_DS1_Msk (0x1UL)

#define GPIO_ALTPADCFGH_PAD31_SR_Pos (28UL)
#define GPIO_ALTPADCFGH_PAD31_SR_Msk (0x10000000UL)
#define GPIO_ALTPADCFGH_PAD31_DS1_Pos (24UL)
#define GPIO_ALTPADCFGH_PAD31_DS1_Msk (0x1000000UL)
#define GPIO_ALTPADCFGH_PAD30_SR_Pos (20UL)
#define GPIO_ALTPADCFGH_PAD30_SR_Msk (0x100000UL)
#define GPIO_ALTPADCFGH_PAD30_DS1_Pos (16UL)
#define GPIO_ALTPADCFGH_PAD30_DS1_Msk (0x10000UL)
#define GPIO_ALTPADCFGH_PAD29_SR_Pos (12UL)
#define GPIO_ALTPADCFGH_PAD29_SR_Msk (0x1000UL)
#define GPIO_ALTPADCFGH_PAD29_DS1_Pos (8UL)
#define GPIO_ALTPADCFGH_PAD29_DS1_Msk (0x100UL)
#define GPIO_ALTPADCFGH_PAD28_SR_Pos (4UL)
#define GPIO_ALTPADCFGH_PAD28_SR_Msk (0x10UL)
#define GPIO_ALTPADCFGH_PAD28_DS1_Pos (0UL)
#define GPIO_ALTPADCFGH_PAD28_DS1_Msk (0x1UL)

#define GPIO_ALTPADCFGI_PAD35_SR_Pos (28UL)
#define GPIO_ALTPADCFGI_PAD35_SR_Msk (0x10000000UL)
#define GPIO_ALTPADCFGI_PAD35_DS1_Pos (24UL)
#define GPIO_ALTPADCFGI_PAD35_DS1_Msk (0x1000000UL)
#define GPIO_ALTPADCFGI_PAD34_SR_Pos (20UL)
#define GPIO_ALTPADCFGI_PAD34_SR_Msk (0x100000UL)
#define GPIO_ALTPADCFGI_PAD34_DS1_Pos (16UL)
#define GPIO_ALTPADCFGI_PAD34_DS1_Msk (0x10000UL)
#define GPIO_ALTPADCFGI_PAD33_SR_Pos (12UL)
#define GPIO_ALTPADCFGI_PAD33_SR_Msk (0x1000UL)
#define GPIO_ALTPADCFGI_PAD33_DS1_Pos (8UL)
#define GPIO_ALTPADCFGI_PAD33_DS1_Msk (0x100UL)
#define GPIO_ALTPADCFGI_PAD32_SR_Pos (4UL)
#define GPIO_ALTPADCFGI_PAD32_SR_Msk (0x10UL)
#define GPIO_ALTPADCFGI_PAD32_DS1_Pos (0UL)
#define GPIO_ALTPADCFGI_PAD32_DS1_Msk (0x1UL)

#define GPIO_ALTPADCFGJ_PAD39_SR_Pos (28UL)
#define GPIO_ALTPADCFGJ_PAD39_SR_Msk (0x10000000UL)
#define GPIO_ALTPADCFGJ_PAD39_DS1_Pos (24UL)
#define GPIO_ALTPADCFGJ_PAD39_DS1_Msk (0x1000000UL)
#define GPIO_ALTPADCFGJ_PAD38_SR_Pos (20UL)
#define GPIO_ALTPADCFGJ_PAD38_SR_Msk (0x100000UL)
#define GPIO_ALTPADCFGJ_PAD38_DS1_Pos (16UL)
#define GPIO_ALTPADCFGJ_PAD38_DS1_Msk (0x10000UL)
#define GPIO_ALTPADCFGJ_PAD37_SR_Pos (12UL)
#define GPIO_ALTPADCFGJ_PAD37_SR_Msk (0x1000UL)
#define GPIO_ALTPADCFGJ_PAD37_DS1_Pos (8UL)
#define GPIO_ALTPADCFGJ_PAD37_DS1_Msk (0x100UL)
#define GPIO_ALTPADCFGJ_PAD36_SR_Pos (4UL)
#define GPIO_ALTPADCFGJ_PAD36_SR_Msk (0x10UL)
#define GPIO_ALTPADCFGJ_PAD36_DS1_Pos (0UL)
#define GPIO_ALTPADCFGJ_PAD36_DS1_Msk (0x1UL)

#define GPIO_ALTPADCFGK_PAD43_SR_Pos (28UL)
#define GPIO_ALTPADCFGK_PAD43_SR_Msk (0x10000000UL)
#define GPIO_ALTPADCFGK_PAD43_DS1_Pos (24UL)
#define GPIO_ALTPADCFGK_PAD43_DS1_Msk (0x1000000UL)
#define GPIO_ALTPADCFGK_PAD42_SR_Pos (20UL)
#define GPIO_ALTPADCFGK_PAD42_SR_Msk (0x100000UL)
#define GPIO_ALTPADCFGK_PAD42_DS1_Pos (16UL)
#define GPIO_ALTPADCFGK_PAD42_DS1_Msk (0x10000UL)
#define GPIO_ALTPADCFGK_PAD41_SR_Pos (12UL)
#define GPIO_ALTPADCFGK_PAD41_SR_Msk (0x1000UL)
#define GPIO_ALTPADCFGK_PAD41_DS1_Pos (8UL)
#define GPIO_ALTPADCFGK_PAD41_DS1_Msk (0x100UL)
#define GPIO_ALTPADCFGK_PAD40_SR_Pos (4UL)
#define GPIO_ALTPADCFGK_PAD40_SR_Msk (0x10UL)
#define GPIO_ALTPADCFGK_PAD40_DS1_Pos (0UL)
#define GPIO_ALTPADCFGK_PAD40_DS1_Msk (0x1UL)

#define GPIO_ALTPADCFGL_PAD47_SR_Pos (28UL)
#define GPIO_ALTPADCFGL_PAD47_SR_Msk (0x10000000UL)
#define GPIO_ALTPADCFGL_PAD47_DS1_Pos (24UL)
#define GPIO_ALTPADCFGL_PAD47_DS1_Msk (0x1000000UL)
#define GPIO_ALTPADCFGL_PAD46_SR_Pos (20UL)
#define GPIO_ALTPADCFGL_PAD46_SR_Msk (0x100000UL)
#define GPIO_ALTPADCFGL_PAD46_DS1_Pos (16UL)
#define GPIO_ALTPADCFGL_PAD46_DS1_Msk (0x10000UL)
#define GPIO_ALTPADCFGL_PAD45_SR_Pos (12UL)
#define GPIO_ALTPADCFGL_PAD45_SR_Msk (0x1000UL)
#define GPIO_ALTPADCFGL_PAD45_DS1_Pos (8UL)
#define GPIO_ALTPADCFGL_PAD45_DS1_Msk (0x100UL)
#define GPIO_ALTPADCFGL_PAD44_SR_Pos (4UL)
#define GPIO_ALTPADCFGL_PAD44_SR_Msk (0x10UL)
#define GPIO_ALTPADCFGL_PAD44_DS1_Pos (0UL)
#define GPIO_ALTPADCFGL_PAD44_DS1_Msk (0x1UL)

#define GPIO_ALTPADCFGM_PAD49_SR_Pos (12UL)
#define GPIO_ALTPADCFGM_PAD49_SR_Msk (0x1000UL)
#define GPIO_ALTPADCFGM_PAD49_DS1_Pos (8UL)
#define GPIO_ALTPADCFGM_PAD49_DS1_Msk (0x100UL)
#define GPIO_ALTPADCFGM_PAD48_SR_Pos (4UL)
#define GPIO_ALTPADCFGM_PAD48_SR_Msk (0x10UL)
#define GPIO_ALTPADCFGM_PAD48_DS1_Pos (0UL)
#define GPIO_ALTPADCFGM_PAD48_DS1_Msk (0x1UL)

#define GPIO_SCDET_SCDET_Pos (0UL)
#define GPIO_SCDET_SCDET_Msk (0x3fUL)

#define GPIO_CTENCFG_EN31_Pos (31UL)
#define GPIO_CTENCFG_EN31_Msk (0x80000000UL)
#define GPIO_CTENCFG_EN30_Pos (30UL)
#define GPIO_CTENCFG_EN30_Msk (0x40000000UL)
#define GPIO_CTENCFG_EN29_Pos (29UL)
#define GPIO_CTENCFG_EN29_Msk (0x20000000UL)
#define GPIO_CTENCFG_EN28_Pos (28UL)
#define GPIO_CTENCFG_EN28_Msk (0x10000000UL)
#define GPIO_CTENCFG_EN27_Pos (27UL)
#define GPIO_CTENCFG_EN27_Msk (0x8000000UL)
#define GPIO_CTENCFG_EN26_Pos (26UL)
#define GPIO_CTENCFG_EN26_Msk (0x4000000UL)
#define GPIO_CTENCFG_EN25_Pos (25UL)
#define GPIO_CTENCFG_EN25_Msk (0x2000000UL)
#define GPIO_CTENCFG_EN24_Pos (24UL)
#define GPIO_CTENCFG_EN24_Msk (0x1000000UL)
#define GPIO_CTENCFG_EN23_Pos (23UL)
#define GPIO_CTENCFG_EN23_Msk (0x800000UL)
#define GPIO_CTENCFG_EN22_Pos (22UL)
#define GPIO_CTENCFG_EN22_Msk (0x400000UL)
#define GPIO_CTENCFG_EN21_Pos (21UL)
#define GPIO_CTENCFG_EN21_Msk (0x200000UL)
#define GPIO_CTENCFG_EN20_Pos (20UL)
#define GPIO_CTENCFG_EN20_Msk (0x100000UL)
#define GPIO_CTENCFG_EN19_Pos (19UL)
#define GPIO_CTENCFG_EN19_Msk (0x80000UL)
#define GPIO_CTENCFG_EN18_Pos (18UL)
#define GPIO_CTENCFG_EN18_Msk (0x40000UL)
#define GPIO_CTENCFG_EN17_Pos (17UL)
#define GPIO_CTENCFG_EN17_Msk (0x20000UL)
#define GPIO_CTENCFG_EN16_Pos (16UL)
#define GPIO_CTENCFG_EN16_Msk (0x10000UL)
#define GPIO_CTENCFG_EN15_Pos (15UL)
#define GPIO_CTENCFG_EN15_Msk (0x8000UL)
#define GPIO_CTENCFG_EN14_Pos (14UL)
#define GPIO_CTENCFG_EN14_Msk (0x4000UL)
#define GPIO_CTENCFG_EN13_Pos (13UL)
#define GPIO_CTENCFG_EN13_Msk (0x2000UL)
#define GPIO_CTENCFG_EN12_Pos (12UL)
#define GPIO_CTENCFG_EN12_Msk (0x1000UL)
#define GPIO_CTENCFG_EN11_Pos (11UL)
#define GPIO_CTENCFG_EN11_Msk (0x800UL)
#define GPIO_CTENCFG_EN10_Pos (10UL)
#define GPIO_CTENCFG_EN10_Msk (0x400UL)
#define GPIO_CTENCFG_EN9_Pos (9UL)
#define GPIO_CTENCFG_EN9_Msk (0x200UL)
#define GPIO_CTENCFG_EN8_Pos (8UL)
#define GPIO_CTENCFG_EN8_Msk (0x100UL)
#define GPIO_CTENCFG_EN7_Pos (7UL)
#define GPIO_CTENCFG_EN7_Msk (0x80UL)
#define GPIO_CTENCFG_EN6_Pos (6UL)
#define GPIO_CTENCFG_EN6_Msk (0x40UL)
#define GPIO_CTENCFG_EN5_Pos (5UL)
#define GPIO_CTENCFG_EN5_Msk (0x20UL)
#define GPIO_CTENCFG_EN4_Pos (4UL)
#define GPIO_CTENCFG_EN4_Msk (0x10UL)
#define GPIO_CTENCFG_EN3_Pos (3UL)
#define GPIO_CTENCFG_EN3_Msk (0x8UL)
#define GPIO_CTENCFG_EN2_Pos (2UL)
#define GPIO_CTENCFG_EN2_Msk (0x4UL)
#define GPIO_CTENCFG_EN1_Pos (1UL)
#define GPIO_CTENCFG_EN1_Msk (0x2UL)
#define GPIO_CTENCFG_EN0_Pos (0UL)
#define GPIO_CTENCFG_EN0_Msk (0x1UL)

#define GPIO_INT0EN_GPIO31_Pos (31UL)
#define GPIO_INT0EN_GPIO31_Msk (0x80000000UL)
#define GPIO_INT0EN_GPIO30_Pos (30UL)
#define GPIO_INT0EN_GPIO30_Msk (0x40000000UL)
#define GPIO_INT0EN_GPIO29_Pos (29UL)
#define GPIO_INT0EN_GPIO29_Msk (0x20000000UL)
#define GPIO_INT0EN_GPIO28_Pos (28UL)
#define GPIO_INT0EN_GPIO28_Msk (0x10000000UL)
#define GPIO_INT0EN_GPIO27_Pos (27UL)
#define GPIO_INT0EN_GPIO27_Msk (0x8000000UL)
#define GPIO_INT0EN_GPIO26_Pos (26UL)
#define GPIO_INT0EN_GPIO26_Msk (0x4000000UL)
#define GPIO_INT0EN_GPIO25_Pos (25UL)
#define GPIO_INT0EN_GPIO25_Msk (0x2000000UL)
#define GPIO_INT0EN_GPIO24_Pos (24UL)
#define GPIO_INT0EN_GPIO24_Msk (0x1000000UL)
#define GPIO_INT0EN_GPIO23_Pos (23UL)
#define GPIO_INT0EN_GPIO23_Msk (0x800000UL)
#define GPIO_INT0EN_GPIO22_Pos (22UL)
#define GPIO_INT0EN_GPIO22_Msk (0x400000UL)
#define GPIO_INT0EN_GPIO21_Pos (21UL)
#define GPIO_INT0EN_GPIO21_Msk (0x200000UL)
#define GPIO_INT0EN_GPIO20_Pos (20UL)
#define GPIO_INT0EN_GPIO20_Msk (0x100000UL)
#define GPIO_INT0EN_GPIO19_Pos (19UL)
#define GPIO_INT0EN_GPIO19_Msk (0x80000UL)
#define GPIO_INT0EN_GPIO18_Pos (18UL)
#define GPIO_INT0EN_GPIO18_Msk (0x40000UL)
#define GPIO_INT0EN_GPIO17_Pos (17UL)
#define GPIO_INT0EN_GPIO17_Msk (0x20000UL)
#define GPIO_INT0EN_GPIO16_Pos (16UL)
#define GPIO_INT0EN_GPIO16_Msk (0x10000UL)
#define GPIO_INT0EN_GPIO15_Pos (15UL)
#define GPIO_INT0EN_GPIO15_Msk (0x8000UL)
#define GPIO_INT0EN_GPIO14_Pos (14UL)
#define GPIO_INT0EN_GPIO14_Msk (0x4000UL)
#define GPIO_INT0EN_GPIO13_Pos (13UL)
#define GPIO_INT0EN_GPIO13_Msk (0x2000UL)
#define GPIO_INT0EN_GPIO12_Pos (12UL)
#define GPIO_INT0EN_GPIO12_Msk (0x1000UL)
#define GPIO_INT0EN_GPIO11_Pos (11UL)
#define GPIO_INT0EN_GPIO11_Msk (0x800UL)
#define GPIO_INT0EN_GPIO10_Pos (10UL)
#define GPIO_INT0EN_GPIO10_Msk (0x400UL)
#define GPIO_INT0EN_GPIO9_Pos (9UL)
#define GPIO_INT0EN_GPIO9_Msk (0x200UL)
#define GPIO_INT0EN_GPIO8_Pos (8UL)
#define GPIO_INT0EN_GPIO8_Msk (0x100UL)
#define GPIO_INT0EN_GPIO7_Pos (7UL)
#define GPIO_INT0EN_GPIO7_Msk (0x80UL)
#define GPIO_INT0EN_GPIO6_Pos (6UL)
#define GPIO_INT0EN_GPIO6_Msk (0x40UL)
#define GPIO_INT0EN_GPIO5_Pos (5UL)
#define GPIO_INT0EN_GPIO5_Msk (0x20UL)
#define GPIO_INT0EN_GPIO4_Pos (4UL)
#define GPIO_INT0EN_GPIO4_Msk (0x10UL)
#define GPIO_INT0EN_GPIO3_Pos (3UL)
#define GPIO_INT0EN_GPIO3_Msk (0x8UL)
#define GPIO_INT0EN_GPIO2_Pos (2UL)
#define GPIO_INT0EN_GPIO2_Msk (0x4UL)
#define GPIO_INT0EN_GPIO1_Pos (1UL)
#define GPIO_INT0EN_GPIO1_Msk (0x2UL)
#define GPIO_INT0EN_GPIO0_Pos (0UL)
#define GPIO_INT0EN_GPIO0_Msk (0x1UL)

#define GPIO_INT0STAT_GPIO31_Pos (31UL)
#define GPIO_INT0STAT_GPIO31_Msk (0x80000000UL)
#define GPIO_INT0STAT_GPIO30_Pos (30UL)
#define GPIO_INT0STAT_GPIO30_Msk (0x40000000UL)
#define GPIO_INT0STAT_GPIO29_Pos (29UL)
#define GPIO_INT0STAT_GPIO29_Msk (0x20000000UL)
#define GPIO_INT0STAT_GPIO28_Pos (28UL)
#define GPIO_INT0STAT_GPIO28_Msk (0x10000000UL)
#define GPIO_INT0STAT_GPIO27_Pos (27UL)
#define GPIO_INT0STAT_GPIO27_Msk (0x8000000UL)
#define GPIO_INT0STAT_GPIO26_Pos (26UL)
#define GPIO_INT0STAT_GPIO26_Msk (0x4000000UL)
#define GPIO_INT0STAT_GPIO25_Pos (25UL)
#define GPIO_INT0STAT_GPIO25_Msk (0x2000000UL)
#define GPIO_INT0STAT_GPIO24_Pos (24UL)
#define GPIO_INT0STAT_GPIO24_Msk (0x1000000UL)
#define GPIO_INT0STAT_GPIO23_Pos (23UL)
#define GPIO_INT0STAT_GPIO23_Msk (0x800000UL)
#define GPIO_INT0STAT_GPIO22_Pos (22UL)
#define GPIO_INT0STAT_GPIO22_Msk (0x400000UL)
#define GPIO_INT0STAT_GPIO21_Pos (21UL)
#define GPIO_INT0STAT_GPIO21_Msk (0x200000UL)
#define GPIO_INT0STAT_GPIO20_Pos (20UL)
#define GPIO_INT0STAT_GPIO20_Msk (0x100000UL)
#define GPIO_INT0STAT_GPIO19_Pos (19UL)
#define GPIO_INT0STAT_GPIO19_Msk (0x80000UL)
#define GPIO_INT0STAT_GPIO18_Pos (18UL)
#define GPIO_INT0STAT_GPIO18_Msk (0x40000UL)
#define GPIO_INT0STAT_GPIO17_Pos (17UL)
#define GPIO_INT0STAT_GPIO17_Msk (0x20000UL)
#define GPIO_INT0STAT_GPIO16_Pos (16UL)
#define GPIO_INT0STAT_GPIO16_Msk (0x10000UL)
#define GPIO_INT0STAT_GPIO15_Pos (15UL)
#define GPIO_INT0STAT_GPIO15_Msk (0x8000UL)
#define GPIO_INT0STAT_GPIO14_Pos (14UL)
#define GPIO_INT0STAT_GPIO14_Msk (0x4000UL)
#define GPIO_INT0STAT_GPIO13_Pos (13UL)
#define GPIO_INT0STAT_GPIO13_Msk (0x2000UL)
#define GPIO_INT0STAT_GPIO12_Pos (12UL)
#define GPIO_INT0STAT_GPIO12_Msk (0x1000UL)
#define GPIO_INT0STAT_GPIO11_Pos (11UL)
#define GPIO_INT0STAT_GPIO11_Msk (0x800UL)
#define GPIO_INT0STAT_GPIO10_Pos (10UL)
#define GPIO_INT0STAT_GPIO10_Msk (0x400UL)
#define GPIO_INT0STAT_GPIO9_Pos (9UL)
#define GPIO_INT0STAT_GPIO9_Msk (0x200UL)
#define GPIO_INT0STAT_GPIO8_Pos (8UL)
#define GPIO_INT0STAT_GPIO8_Msk (0x100UL)
#define GPIO_INT0STAT_GPIO7_Pos (7UL)
#define GPIO_INT0STAT_GPIO7_Msk (0x80UL)
#define GPIO_INT0STAT_GPIO6_Pos (6UL)
#define GPIO_INT0STAT_GPIO6_Msk (0x40UL)
#define GPIO_INT0STAT_GPIO5_Pos (5UL)
#define GPIO_INT0STAT_GPIO5_Msk (0x20UL)
#define GPIO_INT0STAT_GPIO4_Pos (4UL)
#define GPIO_INT0STAT_GPIO4_Msk (0x10UL)
#define GPIO_INT0STAT_GPIO3_Pos (3UL)
#define GPIO_INT0STAT_GPIO3_Msk (0x8UL)
#define GPIO_INT0STAT_GPIO2_Pos (2UL)
#define GPIO_INT0STAT_GPIO2_Msk (0x4UL)
#define GPIO_INT0STAT_GPIO1_Pos (1UL)
#define GPIO_INT0STAT_GPIO1_Msk (0x2UL)
#define GPIO_INT0STAT_GPIO0_Pos (0UL)
#define GPIO_INT0STAT_GPIO0_Msk (0x1UL)

#define GPIO_INT0CLR_GPIO31_Pos (31UL)
#define GPIO_INT0CLR_GPIO31_Msk (0x80000000UL)
#define GPIO_INT0CLR_GPIO30_Pos (30UL)
#define GPIO_INT0CLR_GPIO30_Msk (0x40000000UL)
#define GPIO_INT0CLR_GPIO29_Pos (29UL)
#define GPIO_INT0CLR_GPIO29_Msk (0x20000000UL)
#define GPIO_INT0CLR_GPIO28_Pos (28UL)
#define GPIO_INT0CLR_GPIO28_Msk (0x10000000UL)
#define GPIO_INT0CLR_GPIO27_Pos (27UL)
#define GPIO_INT0CLR_GPIO27_Msk (0x8000000UL)
#define GPIO_INT0CLR_GPIO26_Pos (26UL)
#define GPIO_INT0CLR_GPIO26_Msk (0x4000000UL)
#define GPIO_INT0CLR_GPIO25_Pos (25UL)
#define GPIO_INT0CLR_GPIO25_Msk (0x2000000UL)
#define GPIO_INT0CLR_GPIO24_Pos (24UL)
#define GPIO_INT0CLR_GPIO24_Msk (0x1000000UL)
#define GPIO_INT0CLR_GPIO23_Pos (23UL)
#define GPIO_INT0CLR_GPIO23_Msk (0x800000UL)
#define GPIO_INT0CLR_GPIO22_Pos (22UL)
#define GPIO_INT0CLR_GPIO22_Msk (0x400000UL)
#define GPIO_INT0CLR_GPIO21_Pos (21UL)
#define GPIO_INT0CLR_GPIO21_Msk (0x200000UL)
#define GPIO_INT0CLR_GPIO20_Pos (20UL)
#define GPIO_INT0CLR_GPIO20_Msk (0x100000UL)
#define GPIO_INT0CLR_GPIO19_Pos (19UL)
#define GPIO_INT0CLR_GPIO19_Msk (0x80000UL)
#define GPIO_INT0CLR_GPIO18_Pos (18UL)
#define GPIO_INT0CLR_GPIO18_Msk (0x40000UL)
#define GPIO_INT0CLR_GPIO17_Pos (17UL)
#define GPIO_INT0CLR_GPIO17_Msk (0x20000UL)
#define GPIO_INT0CLR_GPIO16_Pos (16UL)
#define GPIO_INT0CLR_GPIO16_Msk (0x10000UL)
#define GPIO_INT0CLR_GPIO15_Pos (15UL)
#define GPIO_INT0CLR_GPIO15_Msk (0x8000UL)
#define GPIO_INT0CLR_GPIO14_Pos (14UL)
#define GPIO_INT0CLR_GPIO14_Msk (0x4000UL)
#define GPIO_INT0CLR_GPIO13_Pos (13UL)
#define GPIO_INT0CLR_GPIO13_Msk (0x2000UL)
#define GPIO_INT0CLR_GPIO12_Pos (12UL)
#define GPIO_INT0CLR_GPIO12_Msk (0x1000UL)
#define GPIO_INT0CLR_GPIO11_Pos (11UL)
#define GPIO_INT0CLR_GPIO11_Msk (0x800UL)
#define GPIO_INT0CLR_GPIO10_Pos (10UL)
#define GPIO_INT0CLR_GPIO10_Msk (0x400UL)
#define GPIO_INT0CLR_GPIO9_Pos (9UL)
#define GPIO_INT0CLR_GPIO9_Msk (0x200UL)
#define GPIO_INT0CLR_GPIO8_Pos (8UL)
#define GPIO_INT0CLR_GPIO8_Msk (0x100UL)
#define GPIO_INT0CLR_GPIO7_Pos (7UL)
#define GPIO_INT0CLR_GPIO7_Msk (0x80UL)
#define GPIO_INT0CLR_GPIO6_Pos (6UL)
#define GPIO_INT0CLR_GPIO6_Msk (0x40UL)
#define GPIO_INT0CLR_GPIO5_Pos (5UL)
#define GPIO_INT0CLR_GPIO5_Msk (0x20UL)
#define GPIO_INT0CLR_GPIO4_Pos (4UL)
#define GPIO_INT0CLR_GPIO4_Msk (0x10UL)
#define GPIO_INT0CLR_GPIO3_Pos (3UL)
#define GPIO_INT0CLR_GPIO3_Msk (0x8UL)
#define GPIO_INT0CLR_GPIO2_Pos (2UL)
#define GPIO_INT0CLR_GPIO2_Msk (0x4UL)
#define GPIO_INT0CLR_GPIO1_Pos (1UL)
#define GPIO_INT0CLR_GPIO1_Msk (0x2UL)
#define GPIO_INT0CLR_GPIO0_Pos (0UL)
#define GPIO_INT0CLR_GPIO0_Msk (0x1UL)

#define GPIO_INT0SET_GPIO31_Pos (31UL)
#define GPIO_INT0SET_GPIO31_Msk (0x80000000UL)
#define GPIO_INT0SET_GPIO30_Pos (30UL)
#define GPIO_INT0SET_GPIO30_Msk (0x40000000UL)
#define GPIO_INT0SET_GPIO29_Pos (29UL)
#define GPIO_INT0SET_GPIO29_Msk (0x20000000UL)
#define GPIO_INT0SET_GPIO28_Pos (28UL)
#define GPIO_INT0SET_GPIO28_Msk (0x10000000UL)
#define GPIO_INT0SET_GPIO27_Pos (27UL)
#define GPIO_INT0SET_GPIO27_Msk (0x8000000UL)
#define GPIO_INT0SET_GPIO26_Pos (26UL)
#define GPIO_INT0SET_GPIO26_Msk (0x4000000UL)
#define GPIO_INT0SET_GPIO25_Pos (25UL)
#define GPIO_INT0SET_GPIO25_Msk (0x2000000UL)
#define GPIO_INT0SET_GPIO24_Pos (24UL)
#define GPIO_INT0SET_GPIO24_Msk (0x1000000UL)
#define GPIO_INT0SET_GPIO23_Pos (23UL)
#define GPIO_INT0SET_GPIO23_Msk (0x800000UL)
#define GPIO_INT0SET_GPIO22_Pos (22UL)
#define GPIO_INT0SET_GPIO22_Msk (0x400000UL)
#define GPIO_INT0SET_GPIO21_Pos (21UL)
#define GPIO_INT0SET_GPIO21_Msk (0x200000UL)
#define GPIO_INT0SET_GPIO20_Pos (20UL)
#define GPIO_INT0SET_GPIO20_Msk (0x100000UL)
#define GPIO_INT0SET_GPIO19_Pos (19UL)
#define GPIO_INT0SET_GPIO19_Msk (0x80000UL)
#define GPIO_INT0SET_GPIO18_Pos (18UL)
#define GPIO_INT0SET_GPIO18_Msk (0x40000UL)
#define GPIO_INT0SET_GPIO17_Pos (17UL)
#define GPIO_INT0SET_GPIO17_Msk (0x20000UL)
#define GPIO_INT0SET_GPIO16_Pos (16UL)
#define GPIO_INT0SET_GPIO16_Msk (0x10000UL)
#define GPIO_INT0SET_GPIO15_Pos (15UL)
#define GPIO_INT0SET_GPIO15_Msk (0x8000UL)
#define GPIO_INT0SET_GPIO14_Pos (14UL)
#define GPIO_INT0SET_GPIO14_Msk (0x4000UL)
#define GPIO_INT0SET_GPIO13_Pos (13UL)
#define GPIO_INT0SET_GPIO13_Msk (0x2000UL)
#define GPIO_INT0SET_GPIO12_Pos (12UL)
#define GPIO_INT0SET_GPIO12_Msk (0x1000UL)
#define GPIO_INT0SET_GPIO11_Pos (11UL)
#define GPIO_INT0SET_GPIO11_Msk (0x800UL)
#define GPIO_INT0SET_GPIO10_Pos (10UL)
#define GPIO_INT0SET_GPIO10_Msk (0x400UL)
#define GPIO_INT0SET_GPIO9_Pos (9UL)
#define GPIO_INT0SET_GPIO9_Msk (0x200UL)
#define GPIO_INT0SET_GPIO8_Pos (8UL)
#define GPIO_INT0SET_GPIO8_Msk (0x100UL)
#define GPIO_INT0SET_GPIO7_Pos (7UL)
#define GPIO_INT0SET_GPIO7_Msk (0x80UL)
#define GPIO_INT0SET_GPIO6_Pos (6UL)
#define GPIO_INT0SET_GPIO6_Msk (0x40UL)
#define GPIO_INT0SET_GPIO5_Pos (5UL)
#define GPIO_INT0SET_GPIO5_Msk (0x20UL)
#define GPIO_INT0SET_GPIO4_Pos (4UL)
#define GPIO_INT0SET_GPIO4_Msk (0x10UL)
#define GPIO_INT0SET_GPIO3_Pos (3UL)
#define GPIO_INT0SET_GPIO3_Msk (0x8UL)
#define GPIO_INT0SET_GPIO2_Pos (2UL)
#define GPIO_INT0SET_GPIO2_Msk (0x4UL)
#define GPIO_INT0SET_GPIO1_Pos (1UL)
#define GPIO_INT0SET_GPIO1_Msk (0x2UL)
#define GPIO_INT0SET_GPIO0_Pos (0UL)
#define GPIO_INT0SET_GPIO0_Msk (0x1UL)

#define GPIO_INT1EN_GPIO49_Pos (17UL)
#define GPIO_INT1EN_GPIO49_Msk (0x20000UL)
#define GPIO_INT1EN_GPIO48_Pos (16UL)
#define GPIO_INT1EN_GPIO48_Msk (0x10000UL)
#define GPIO_INT1EN_GPIO47_Pos (15UL)
#define GPIO_INT1EN_GPIO47_Msk (0x8000UL)
#define GPIO_INT1EN_GPIO46_Pos (14UL)
#define GPIO_INT1EN_GPIO46_Msk (0x4000UL)
#define GPIO_INT1EN_GPIO45_Pos (13UL)
#define GPIO_INT1EN_GPIO45_Msk (0x2000UL)
#define GPIO_INT1EN_GPIO44_Pos (12UL)
#define GPIO_INT1EN_GPIO44_Msk (0x1000UL)
#define GPIO_INT1EN_GPIO43_Pos (11UL)
#define GPIO_INT1EN_GPIO43_Msk (0x800UL)
#define GPIO_INT1EN_GPIO42_Pos (10UL)
#define GPIO_INT1EN_GPIO42_Msk (0x400UL)
#define GPIO_INT1EN_GPIO41_Pos (9UL)
#define GPIO_INT1EN_GPIO41_Msk (0x200UL)
#define GPIO_INT1EN_GPIO40_Pos (8UL)
#define GPIO_INT1EN_GPIO40_Msk (0x100UL)
#define GPIO_INT1EN_GPIO39_Pos (7UL)
#define GPIO_INT1EN_GPIO39_Msk (0x80UL)
#define GPIO_INT1EN_GPIO38_Pos (6UL)
#define GPIO_INT1EN_GPIO38_Msk (0x40UL)
#define GPIO_INT1EN_GPIO37_Pos (5UL)
#define GPIO_INT1EN_GPIO37_Msk (0x20UL)
#define GPIO_INT1EN_GPIO36_Pos (4UL)
#define GPIO_INT1EN_GPIO36_Msk (0x10UL)
#define GPIO_INT1EN_GPIO35_Pos (3UL)
#define GPIO_INT1EN_GPIO35_Msk (0x8UL)
#define GPIO_INT1EN_GPIO34_Pos (2UL)
#define GPIO_INT1EN_GPIO34_Msk (0x4UL)
#define GPIO_INT1EN_GPIO33_Pos (1UL)
#define GPIO_INT1EN_GPIO33_Msk (0x2UL)
#define GPIO_INT1EN_GPIO32_Pos (0UL)
#define GPIO_INT1EN_GPIO32_Msk (0x1UL)

#define GPIO_INT1STAT_GPIO49_Pos (17UL)
#define GPIO_INT1STAT_GPIO49_Msk (0x20000UL)
#define GPIO_INT1STAT_GPIO48_Pos (16UL)
#define GPIO_INT1STAT_GPIO48_Msk (0x10000UL)
#define GPIO_INT1STAT_GPIO47_Pos (15UL)
#define GPIO_INT1STAT_GPIO47_Msk (0x8000UL)
#define GPIO_INT1STAT_GPIO46_Pos (14UL)
#define GPIO_INT1STAT_GPIO46_Msk (0x4000UL)
#define GPIO_INT1STAT_GPIO45_Pos (13UL)
#define GPIO_INT1STAT_GPIO45_Msk (0x2000UL)
#define GPIO_INT1STAT_GPIO44_Pos (12UL)
#define GPIO_INT1STAT_GPIO44_Msk (0x1000UL)
#define GPIO_INT1STAT_GPIO43_Pos (11UL)
#define GPIO_INT1STAT_GPIO43_Msk (0x800UL)
#define GPIO_INT1STAT_GPIO42_Pos (10UL)
#define GPIO_INT1STAT_GPIO42_Msk (0x400UL)
#define GPIO_INT1STAT_GPIO41_Pos (9UL)
#define GPIO_INT1STAT_GPIO41_Msk (0x200UL)
#define GPIO_INT1STAT_GPIO40_Pos (8UL)
#define GPIO_INT1STAT_GPIO40_Msk (0x100UL)
#define GPIO_INT1STAT_GPIO39_Pos (7UL)
#define GPIO_INT1STAT_GPIO39_Msk (0x80UL)
#define GPIO_INT1STAT_GPIO38_Pos (6UL)
#define GPIO_INT1STAT_GPIO38_Msk (0x40UL)
#define GPIO_INT1STAT_GPIO37_Pos (5UL)
#define GPIO_INT1STAT_GPIO37_Msk (0x20UL)
#define GPIO_INT1STAT_GPIO36_Pos (4UL)
#define GPIO_INT1STAT_GPIO36_Msk (0x10UL)
#define GPIO_INT1STAT_GPIO35_Pos (3UL)
#define GPIO_INT1STAT_GPIO35_Msk (0x8UL)
#define GPIO_INT1STAT_GPIO34_Pos (2UL)
#define GPIO_INT1STAT_GPIO34_Msk (0x4UL)
#define GPIO_INT1STAT_GPIO33_Pos (1UL)
#define GPIO_INT1STAT_GPIO33_Msk (0x2UL)
#define GPIO_INT1STAT_GPIO32_Pos (0UL)
#define GPIO_INT1STAT_GPIO32_Msk (0x1UL)

#define GPIO_INT1CLR_GPIO49_Pos (17UL)
#define GPIO_INT1CLR_GPIO49_Msk (0x20000UL)
#define GPIO_INT1CLR_GPIO48_Pos (16UL)
#define GPIO_INT1CLR_GPIO48_Msk (0x10000UL)
#define GPIO_INT1CLR_GPIO47_Pos (15UL)
#define GPIO_INT1CLR_GPIO47_Msk (0x8000UL)
#define GPIO_INT1CLR_GPIO46_Pos (14UL)
#define GPIO_INT1CLR_GPIO46_Msk (0x4000UL)
#define GPIO_INT1CLR_GPIO45_Pos (13UL)
#define GPIO_INT1CLR_GPIO45_Msk (0x2000UL)
#define GPIO_INT1CLR_GPIO44_Pos (12UL)
#define GPIO_INT1CLR_GPIO44_Msk (0x1000UL)
#define GPIO_INT1CLR_GPIO43_Pos (11UL)
#define GPIO_INT1CLR_GPIO43_Msk (0x800UL)
#define GPIO_INT1CLR_GPIO42_Pos (10UL)
#define GPIO_INT1CLR_GPIO42_Msk (0x400UL)
#define GPIO_INT1CLR_GPIO41_Pos (9UL)
#define GPIO_INT1CLR_GPIO41_Msk (0x200UL)
#define GPIO_INT1CLR_GPIO40_Pos (8UL)
#define GPIO_INT1CLR_GPIO40_Msk (0x100UL)
#define GPIO_INT1CLR_GPIO39_Pos (7UL)
#define GPIO_INT1CLR_GPIO39_Msk (0x80UL)
#define GPIO_INT1CLR_GPIO38_Pos (6UL)
#define GPIO_INT1CLR_GPIO38_Msk (0x40UL)
#define GPIO_INT1CLR_GPIO37_Pos (5UL)
#define GPIO_INT1CLR_GPIO37_Msk (0x20UL)
#define GPIO_INT1CLR_GPIO36_Pos (4UL)
#define GPIO_INT1CLR_GPIO36_Msk (0x10UL)
#define GPIO_INT1CLR_GPIO35_Pos (3UL)
#define GPIO_INT1CLR_GPIO35_Msk (0x8UL)
#define GPIO_INT1CLR_GPIO34_Pos (2UL)
#define GPIO_INT1CLR_GPIO34_Msk (0x4UL)
#define GPIO_INT1CLR_GPIO33_Pos (1UL)
#define GPIO_INT1CLR_GPIO33_Msk (0x2UL)
#define GPIO_INT1CLR_GPIO32_Pos (0UL)
#define GPIO_INT1CLR_GPIO32_Msk (0x1UL)

#define GPIO_INT1SET_GPIO49_Pos (17UL)
#define GPIO_INT1SET_GPIO49_Msk (0x20000UL)
#define GPIO_INT1SET_GPIO48_Pos (16UL)
#define GPIO_INT1SET_GPIO48_Msk (0x10000UL)
#define GPIO_INT1SET_GPIO47_Pos (15UL)
#define GPIO_INT1SET_GPIO47_Msk (0x8000UL)
#define GPIO_INT1SET_GPIO46_Pos (14UL)
#define GPIO_INT1SET_GPIO46_Msk (0x4000UL)
#define GPIO_INT1SET_GPIO45_Pos (13UL)
#define GPIO_INT1SET_GPIO45_Msk (0x2000UL)
#define GPIO_INT1SET_GPIO44_Pos (12UL)
#define GPIO_INT1SET_GPIO44_Msk (0x1000UL)
#define GPIO_INT1SET_GPIO43_Pos (11UL)
#define GPIO_INT1SET_GPIO43_Msk (0x800UL)
#define GPIO_INT1SET_GPIO42_Pos (10UL)
#define GPIO_INT1SET_GPIO42_Msk (0x400UL)
#define GPIO_INT1SET_GPIO41_Pos (9UL)
#define GPIO_INT1SET_GPIO41_Msk (0x200UL)
#define GPIO_INT1SET_GPIO40_Pos (8UL)
#define GPIO_INT1SET_GPIO40_Msk (0x100UL)
#define GPIO_INT1SET_GPIO39_Pos (7UL)
#define GPIO_INT1SET_GPIO39_Msk (0x80UL)
#define GPIO_INT1SET_GPIO38_Pos (6UL)
#define GPIO_INT1SET_GPIO38_Msk (0x40UL)
#define GPIO_INT1SET_GPIO37_Pos (5UL)
#define GPIO_INT1SET_GPIO37_Msk (0x20UL)
#define GPIO_INT1SET_GPIO36_Pos (4UL)
#define GPIO_INT1SET_GPIO36_Msk (0x10UL)
#define GPIO_INT1SET_GPIO35_Pos (3UL)
#define GPIO_INT1SET_GPIO35_Msk (0x8UL)
#define GPIO_INT1SET_GPIO34_Pos (2UL)
#define GPIO_INT1SET_GPIO34_Msk (0x4UL)
#define GPIO_INT1SET_GPIO33_Pos (1UL)
#define GPIO_INT1SET_GPIO33_Msk (0x2UL)
#define GPIO_INT1SET_GPIO32_Pos (0UL)
#define GPIO_INT1SET_GPIO32_Msk (0x1UL)







#define IOM0_FIFO_FIFO_Pos (0UL)
#define IOM0_FIFO_FIFO_Msk (0xffffffffUL)

#define IOM0_FIFOPTR_FIFO1REM_Pos (24UL)
#define IOM0_FIFOPTR_FIFO1REM_Msk (0xff000000UL)
#define IOM0_FIFOPTR_FIFO1SIZ_Pos (16UL)
#define IOM0_FIFOPTR_FIFO1SIZ_Msk (0xff0000UL)
#define IOM0_FIFOPTR_FIFO0REM_Pos (8UL)
#define IOM0_FIFOPTR_FIFO0REM_Msk (0xff00UL)
#define IOM0_FIFOPTR_FIFO0SIZ_Pos (0UL)
#define IOM0_FIFOPTR_FIFO0SIZ_Msk (0xffUL)

#define IOM0_FIFOTHR_FIFOWTHR_Pos (8UL)
#define IOM0_FIFOTHR_FIFOWTHR_Msk (0x3f00UL)
#define IOM0_FIFOTHR_FIFORTHR_Pos (0UL)
#define IOM0_FIFOTHR_FIFORTHR_Msk (0x3fUL)

#define IOM0_FIFOPOP_FIFODOUT_Pos (0UL)
#define IOM0_FIFOPOP_FIFODOUT_Msk (0xffffffffUL)

#define IOM0_FIFOPUSH_FIFODIN_Pos (0UL)
#define IOM0_FIFOPUSH_FIFODIN_Msk (0xffffffffUL)

#define IOM0_FIFOCTRL_FIFORSTN_Pos (1UL)
#define IOM0_FIFOCTRL_FIFORSTN_Msk (0x2UL)
#define IOM0_FIFOCTRL_POPWR_Pos (0UL)
#define IOM0_FIFOCTRL_POPWR_Msk (0x1UL)

#define IOM0_FIFOLOC_FIFORPTR_Pos (8UL)
#define IOM0_FIFOLOC_FIFORPTR_Msk (0xf00UL)
#define IOM0_FIFOLOC_FIFOWPTR_Pos (0UL)
#define IOM0_FIFOLOC_FIFOWPTR_Msk (0xfUL)

#define IOM0_INTEN_CQERR_Pos (14UL)
#define IOM0_INTEN_CQERR_Msk (0x4000UL)
#define IOM0_INTEN_CQUPD_Pos (13UL)
#define IOM0_INTEN_CQUPD_Msk (0x2000UL)
#define IOM0_INTEN_CQPAUSED_Pos (12UL)
#define IOM0_INTEN_CQPAUSED_Msk (0x1000UL)
#define IOM0_INTEN_DERR_Pos (11UL)
#define IOM0_INTEN_DERR_Msk (0x800UL)
#define IOM0_INTEN_DCMP_Pos (10UL)
#define IOM0_INTEN_DCMP_Msk (0x400UL)
#define IOM0_INTEN_ARB_Pos (9UL)
#define IOM0_INTEN_ARB_Msk (0x200UL)
#define IOM0_INTEN_STOP_Pos (8UL)
#define IOM0_INTEN_STOP_Msk (0x100UL)
#define IOM0_INTEN_START_Pos (7UL)
#define IOM0_INTEN_START_Msk (0x80UL)
#define IOM0_INTEN_ICMD_Pos (6UL)
#define IOM0_INTEN_ICMD_Msk (0x40UL)
#define IOM0_INTEN_IACC_Pos (5UL)
#define IOM0_INTEN_IACC_Msk (0x20UL)
#define IOM0_INTEN_NAK_Pos (4UL)
#define IOM0_INTEN_NAK_Msk (0x10UL)
#define IOM0_INTEN_FOVFL_Pos (3UL)
#define IOM0_INTEN_FOVFL_Msk (0x8UL)
#define IOM0_INTEN_FUNDFL_Pos (2UL)
#define IOM0_INTEN_FUNDFL_Msk (0x4UL)
#define IOM0_INTEN_THR_Pos (1UL)
#define IOM0_INTEN_THR_Msk (0x2UL)
#define IOM0_INTEN_CMDCMP_Pos (0UL)
#define IOM0_INTEN_CMDCMP_Msk (0x1UL)

#define IOM0_INTSTAT_CQERR_Pos (14UL)
#define IOM0_INTSTAT_CQERR_Msk (0x4000UL)
#define IOM0_INTSTAT_CQUPD_Pos (13UL)
#define IOM0_INTSTAT_CQUPD_Msk (0x2000UL)
#define IOM0_INTSTAT_CQPAUSED_Pos (12UL)
#define IOM0_INTSTAT_CQPAUSED_Msk (0x1000UL)
#define IOM0_INTSTAT_DERR_Pos (11UL)
#define IOM0_INTSTAT_DERR_Msk (0x800UL)
#define IOM0_INTSTAT_DCMP_Pos (10UL)
#define IOM0_INTSTAT_DCMP_Msk (0x400UL)
#define IOM0_INTSTAT_ARB_Pos (9UL)
#define IOM0_INTSTAT_ARB_Msk (0x200UL)
#define IOM0_INTSTAT_STOP_Pos (8UL)
#define IOM0_INTSTAT_STOP_Msk (0x100UL)
#define IOM0_INTSTAT_START_Pos (7UL)
#define IOM0_INTSTAT_START_Msk (0x80UL)
#define IOM0_INTSTAT_ICMD_Pos (6UL)
#define IOM0_INTSTAT_ICMD_Msk (0x40UL)
#define IOM0_INTSTAT_IACC_Pos (5UL)
#define IOM0_INTSTAT_IACC_Msk (0x20UL)
#define IOM0_INTSTAT_NAK_Pos (4UL)
#define IOM0_INTSTAT_NAK_Msk (0x10UL)
#define IOM0_INTSTAT_FOVFL_Pos (3UL)
#define IOM0_INTSTAT_FOVFL_Msk (0x8UL)
#define IOM0_INTSTAT_FUNDFL_Pos (2UL)
#define IOM0_INTSTAT_FUNDFL_Msk (0x4UL)
#define IOM0_INTSTAT_THR_Pos (1UL)
#define IOM0_INTSTAT_THR_Msk (0x2UL)
#define IOM0_INTSTAT_CMDCMP_Pos (0UL)
#define IOM0_INTSTAT_CMDCMP_Msk (0x1UL)

#define IOM0_INTCLR_CQERR_Pos (14UL)
#define IOM0_INTCLR_CQERR_Msk (0x4000UL)
#define IOM0_INTCLR_CQUPD_Pos (13UL)
#define IOM0_INTCLR_CQUPD_Msk (0x2000UL)
#define IOM0_INTCLR_CQPAUSED_Pos (12UL)
#define IOM0_INTCLR_CQPAUSED_Msk (0x1000UL)
#define IOM0_INTCLR_DERR_Pos (11UL)
#define IOM0_INTCLR_DERR_Msk (0x800UL)
#define IOM0_INTCLR_DCMP_Pos (10UL)
#define IOM0_INTCLR_DCMP_Msk (0x400UL)
#define IOM0_INTCLR_ARB_Pos (9UL)
#define IOM0_INTCLR_ARB_Msk (0x200UL)
#define IOM0_INTCLR_STOP_Pos (8UL)
#define IOM0_INTCLR_STOP_Msk (0x100UL)
#define IOM0_INTCLR_START_Pos (7UL)
#define IOM0_INTCLR_START_Msk (0x80UL)
#define IOM0_INTCLR_ICMD_Pos (6UL)
#define IOM0_INTCLR_ICMD_Msk (0x40UL)
#define IOM0_INTCLR_IACC_Pos (5UL)
#define IOM0_INTCLR_IACC_Msk (0x20UL)
#define IOM0_INTCLR_NAK_Pos (4UL)
#define IOM0_INTCLR_NAK_Msk (0x10UL)
#define IOM0_INTCLR_FOVFL_Pos (3UL)
#define IOM0_INTCLR_FOVFL_Msk (0x8UL)
#define IOM0_INTCLR_FUNDFL_Pos (2UL)
#define IOM0_INTCLR_FUNDFL_Msk (0x4UL)
#define IOM0_INTCLR_THR_Pos (1UL)
#define IOM0_INTCLR_THR_Msk (0x2UL)
#define IOM0_INTCLR_CMDCMP_Pos (0UL)
#define IOM0_INTCLR_CMDCMP_Msk (0x1UL)

#define IOM0_INTSET_CQERR_Pos (14UL)
#define IOM0_INTSET_CQERR_Msk (0x4000UL)
#define IOM0_INTSET_CQUPD_Pos (13UL)
#define IOM0_INTSET_CQUPD_Msk (0x2000UL)
#define IOM0_INTSET_CQPAUSED_Pos (12UL)
#define IOM0_INTSET_CQPAUSED_Msk (0x1000UL)
#define IOM0_INTSET_DERR_Pos (11UL)
#define IOM0_INTSET_DERR_Msk (0x800UL)
#define IOM0_INTSET_DCMP_Pos (10UL)
#define IOM0_INTSET_DCMP_Msk (0x400UL)
#define IOM0_INTSET_ARB_Pos (9UL)
#define IOM0_INTSET_ARB_Msk (0x200UL)
#define IOM0_INTSET_STOP_Pos (8UL)
#define IOM0_INTSET_STOP_Msk (0x100UL)
#define IOM0_INTSET_START_Pos (7UL)
#define IOM0_INTSET_START_Msk (0x80UL)
#define IOM0_INTSET_ICMD_Pos (6UL)
#define IOM0_INTSET_ICMD_Msk (0x40UL)
#define IOM0_INTSET_IACC_Pos (5UL)
#define IOM0_INTSET_IACC_Msk (0x20UL)
#define IOM0_INTSET_NAK_Pos (4UL)
#define IOM0_INTSET_NAK_Msk (0x10UL)
#define IOM0_INTSET_FOVFL_Pos (3UL)
#define IOM0_INTSET_FOVFL_Msk (0x8UL)
#define IOM0_INTSET_FUNDFL_Pos (2UL)
#define IOM0_INTSET_FUNDFL_Msk (0x4UL)
#define IOM0_INTSET_THR_Pos (1UL)
#define IOM0_INTSET_THR_Msk (0x2UL)
#define IOM0_INTSET_CMDCMP_Pos (0UL)
#define IOM0_INTSET_CMDCMP_Msk (0x1UL)

#define IOM0_CLKCFG_TOTPER_Pos (24UL)
#define IOM0_CLKCFG_TOTPER_Msk (0xff000000UL)
#define IOM0_CLKCFG_LOWPER_Pos (16UL)
#define IOM0_CLKCFG_LOWPER_Msk (0xff0000UL)
#define IOM0_CLKCFG_DIVEN_Pos (12UL)
#define IOM0_CLKCFG_DIVEN_Msk (0x1000UL)
#define IOM0_CLKCFG_DIV3_Pos (11UL)
#define IOM0_CLKCFG_DIV3_Msk (0x800UL)
#define IOM0_CLKCFG_FSEL_Pos (8UL)
#define IOM0_CLKCFG_FSEL_Msk (0x700UL)
#define IOM0_CLKCFG_IOCLKEN_Pos (0UL)
#define IOM0_CLKCFG_IOCLKEN_Msk (0x1UL)

#define IOM0_SUBMODCTRL_SMOD1TYPE_Pos (5UL)
#define IOM0_SUBMODCTRL_SMOD1TYPE_Msk (0xe0UL)
#define IOM0_SUBMODCTRL_SMOD1EN_Pos (4UL)
#define IOM0_SUBMODCTRL_SMOD1EN_Msk (0x10UL)
#define IOM0_SUBMODCTRL_SMOD0TYPE_Pos (1UL)
#define IOM0_SUBMODCTRL_SMOD0TYPE_Msk (0xeUL)
#define IOM0_SUBMODCTRL_SMOD0EN_Pos (0UL)
#define IOM0_SUBMODCTRL_SMOD0EN_Msk (0x1UL)

#define IOM0_CMD_OFFSETLO_Pos (24UL)
#define IOM0_CMD_OFFSETLO_Msk (0xff000000UL)
#define IOM0_CMD_CMDSEL_Pos (20UL)
#define IOM0_CMD_CMDSEL_Msk (0x300000UL)
#define IOM0_CMD_TSIZE_Pos (8UL)
#define IOM0_CMD_TSIZE_Msk (0xfff00UL)
#define IOM0_CMD_CONT_Pos (7UL)
#define IOM0_CMD_CONT_Msk (0x80UL)
#define IOM0_CMD_OFFSETCNT_Pos (5UL)
#define IOM0_CMD_OFFSETCNT_Msk (0x60UL)
#define IOM0_CMD_CMD_Pos (0UL)
#define IOM0_CMD_CMD_Msk (0x1fUL)

#define IOM0_DCX_DCXEN_Pos (4UL)
#define IOM0_DCX_DCXEN_Msk (0x10UL)
#define IOM0_DCX_CE3OUT_Pos (3UL)
#define IOM0_DCX_CE3OUT_Msk (0x8UL)
#define IOM0_DCX_CE2OUT_Pos (2UL)
#define IOM0_DCX_CE2OUT_Msk (0x4UL)
#define IOM0_DCX_CE1OUT_Pos (1UL)
#define IOM0_DCX_CE1OUT_Msk (0x2UL)
#define IOM0_DCX_CE0OUT_Pos (0UL)
#define IOM0_DCX_CE0OUT_Msk (0x1UL)

#define IOM0_OFFSETHI_OFFSETHI_Pos (0UL)
#define IOM0_OFFSETHI_OFFSETHI_Msk (0xffffUL)

#define IOM0_CMDSTAT_CTSIZE_Pos (8UL)
#define IOM0_CMDSTAT_CTSIZE_Msk (0xfff00UL)
#define IOM0_CMDSTAT_CMDSTAT_Pos (5UL)
#define IOM0_CMDSTAT_CMDSTAT_Msk (0xe0UL)
#define IOM0_CMDSTAT_CCMD_Pos (0UL)
#define IOM0_CMDSTAT_CCMD_Msk (0x1fUL)

#define IOM0_DMATRIGEN_DTHREN_Pos (1UL)
#define IOM0_DMATRIGEN_DTHREN_Msk (0x2UL)
#define IOM0_DMATRIGEN_DCMDCMPEN_Pos (0UL)
#define IOM0_DMATRIGEN_DCMDCMPEN_Msk (0x1UL)

#define IOM0_DMATRIGSTAT_DTOTCMP_Pos (2UL)
#define IOM0_DMATRIGSTAT_DTOTCMP_Msk (0x4UL)
#define IOM0_DMATRIGSTAT_DTHR_Pos (1UL)
#define IOM0_DMATRIGSTAT_DTHR_Msk (0x2UL)
#define IOM0_DMATRIGSTAT_DCMDCMP_Pos (0UL)
#define IOM0_DMATRIGSTAT_DCMDCMP_Msk (0x1UL)

#define IOM0_DMACFG_DPWROFF_Pos (9UL)
#define IOM0_DMACFG_DPWROFF_Msk (0x200UL)
#define IOM0_DMACFG_DMAPRI_Pos (8UL)
#define IOM0_DMACFG_DMAPRI_Msk (0x100UL)
#define IOM0_DMACFG_DMADIR_Pos (1UL)
#define IOM0_DMACFG_DMADIR_Msk (0x2UL)
#define IOM0_DMACFG_DMAEN_Pos (0UL)
#define IOM0_DMACFG_DMAEN_Msk (0x1UL)

#define IOM0_DMATOTCOUNT_TOTCOUNT_Pos (0UL)
#define IOM0_DMATOTCOUNT_TOTCOUNT_Msk (0xfffUL)

#define IOM0_DMATARGADDR_TARGADDR28_Pos (28UL)
#define IOM0_DMATARGADDR_TARGADDR28_Msk (0x10000000UL)
#define IOM0_DMATARGADDR_TARGADDR_Pos (0UL)
#define IOM0_DMATARGADDR_TARGADDR_Msk (0xfffffUL)

#define IOM0_DMASTAT_DMAERR_Pos (2UL)
#define IOM0_DMASTAT_DMAERR_Msk (0x4UL)
#define IOM0_DMASTAT_DMACPL_Pos (1UL)
#define IOM0_DMASTAT_DMACPL_Msk (0x2UL)
#define IOM0_DMASTAT_DMATIP_Pos (0UL)
#define IOM0_DMASTAT_DMATIP_Msk (0x1UL)

#define IOM0_CQCFG_CQPRI_Pos (1UL)
#define IOM0_CQCFG_CQPRI_Msk (0x2UL)
#define IOM0_CQCFG_CQEN_Pos (0UL)
#define IOM0_CQCFG_CQEN_Msk (0x1UL)

#define IOM0_CQADDR_CQADDR28_Pos (28UL)
#define IOM0_CQADDR_CQADDR28_Msk (0x10000000UL)
#define IOM0_CQADDR_CQADDR_Pos (2UL)
#define IOM0_CQADDR_CQADDR_Msk (0xffffcUL)

#define IOM0_CQSTAT_CQERR_Pos (2UL)
#define IOM0_CQSTAT_CQERR_Msk (0x4UL)
#define IOM0_CQSTAT_CQPAUSED_Pos (1UL)
#define IOM0_CQSTAT_CQPAUSED_Msk (0x2UL)
#define IOM0_CQSTAT_CQTIP_Pos (0UL)
#define IOM0_CQSTAT_CQTIP_Msk (0x1UL)

#define IOM0_CQFLAGS_CQIRQMASK_Pos (16UL)
#define IOM0_CQFLAGS_CQIRQMASK_Msk (0xffff0000UL)
#define IOM0_CQFLAGS_CQFLAGS_Pos (0UL)
#define IOM0_CQFLAGS_CQFLAGS_Msk (0xffffUL)

#define IOM0_CQSETCLEAR_CQFCLR_Pos (16UL)
#define IOM0_CQSETCLEAR_CQFCLR_Msk (0xff0000UL)
#define IOM0_CQSETCLEAR_CQFTGL_Pos (8UL)
#define IOM0_CQSETCLEAR_CQFTGL_Msk (0xff00UL)
#define IOM0_CQSETCLEAR_CQFSET_Pos (0UL)
#define IOM0_CQSETCLEAR_CQFSET_Msk (0xffUL)

#define IOM0_CQPAUSEEN_CQPEN_Pos (0UL)
#define IOM0_CQPAUSEEN_CQPEN_Msk (0xffffUL)

#define IOM0_CQCURIDX_CQCURIDX_Pos (0UL)
#define IOM0_CQCURIDX_CQCURIDX_Msk (0xffUL)

#define IOM0_CQENDIDX_CQENDIDX_Pos (0UL)
#define IOM0_CQENDIDX_CQENDIDX_Msk (0xffUL)

#define IOM0_STATUS_IDLEST_Pos (2UL)
#define IOM0_STATUS_IDLEST_Msk (0x4UL)
#define IOM0_STATUS_CMDACT_Pos (1UL)
#define IOM0_STATUS_CMDACT_Msk (0x2UL)
#define IOM0_STATUS_ERR_Pos (0UL)
#define IOM0_STATUS_ERR_Msk (0x1UL)

#define IOM0_MSPICFG_MSPIRST_Pos (30UL)
#define IOM0_MSPICFG_MSPIRST_Msk (0x40000000UL)
#define IOM0_MSPICFG_DOUTDLY_Pos (27UL)
#define IOM0_MSPICFG_DOUTDLY_Msk (0x38000000UL)
#define IOM0_MSPICFG_DINDLY_Pos (24UL)
#define IOM0_MSPICFG_DINDLY_Msk (0x7000000UL)
#define IOM0_MSPICFG_SPILSB_Pos (23UL)
#define IOM0_MSPICFG_SPILSB_Msk (0x800000UL)
#define IOM0_MSPICFG_RDFCPOL_Pos (22UL)
#define IOM0_MSPICFG_RDFCPOL_Msk (0x400000UL)
#define IOM0_MSPICFG_WTFCPOL_Pos (21UL)
#define IOM0_MSPICFG_WTFCPOL_Msk (0x200000UL)
#define IOM0_MSPICFG_WTFCIRQ_Pos (20UL)
#define IOM0_MSPICFG_WTFCIRQ_Msk (0x100000UL)
#define IOM0_MSPICFG_MOSIINV_Pos (18UL)
#define IOM0_MSPICFG_MOSIINV_Msk (0x40000UL)
#define IOM0_MSPICFG_RDFC_Pos (17UL)
#define IOM0_MSPICFG_RDFC_Msk (0x20000UL)
#define IOM0_MSPICFG_WTFC_Pos (16UL)
#define IOM0_MSPICFG_WTFC_Msk (0x10000UL)
#define IOM0_MSPICFG_FULLDUP_Pos (2UL)
#define IOM0_MSPICFG_FULLDUP_Msk (0x4UL)
#define IOM0_MSPICFG_SPHA_Pos (1UL)
#define IOM0_MSPICFG_SPHA_Msk (0x2UL)
#define IOM0_MSPICFG_SPOL_Pos (0UL)
#define IOM0_MSPICFG_SPOL_Msk (0x1UL)

#define IOM0_MI2CCFG_STRDIS_Pos (24UL)
#define IOM0_MI2CCFG_STRDIS_Msk (0x1000000UL)
#define IOM0_MI2CCFG_SMPCNT_Pos (16UL)
#define IOM0_MI2CCFG_SMPCNT_Msk (0xff0000UL)
#define IOM0_MI2CCFG_SDAENDLY_Pos (12UL)
#define IOM0_MI2CCFG_SDAENDLY_Msk (0xf000UL)
#define IOM0_MI2CCFG_SCLENDLY_Pos (8UL)
#define IOM0_MI2CCFG_SCLENDLY_Msk (0xf00UL)
#define IOM0_MI2CCFG_MI2CRST_Pos (6UL)
#define IOM0_MI2CCFG_MI2CRST_Msk (0x40UL)
#define IOM0_MI2CCFG_SDADLY_Pos (4UL)
#define IOM0_MI2CCFG_SDADLY_Msk (0x30UL)
#define IOM0_MI2CCFG_ARBEN_Pos (2UL)
#define IOM0_MI2CCFG_ARBEN_Msk (0x4UL)
#define IOM0_MI2CCFG_I2CLSB_Pos (1UL)
#define IOM0_MI2CCFG_I2CLSB_Msk (0x2UL)
#define IOM0_MI2CCFG_ADDRSZ_Pos (0UL)
#define IOM0_MI2CCFG_ADDRSZ_Msk (0x1UL)

#define IOM0_DEVCFG_DEVADDR_Pos (0UL)
#define IOM0_DEVCFG_DEVADDR_Msk (0x3ffUL)

#define IOM0_IOMDBG_DBGDATA_Pos (3UL)
#define IOM0_IOMDBG_DBGDATA_Msk (0xfffffff8UL)
#define IOM0_IOMDBG_APBCLKON_Pos (2UL)
#define IOM0_IOMDBG_APBCLKON_Msk (0x4UL)
#define IOM0_IOMDBG_IOCLKON_Pos (1UL)
#define IOM0_IOMDBG_IOCLKON_Msk (0x2UL)
#define IOM0_IOMDBG_DBGEN_Pos (0UL)
#define IOM0_IOMDBG_DBGEN_Msk (0x1UL)







#define IOSLAVE_FIFOPTR_FIFOSIZ_Pos (8UL)
#define IOSLAVE_FIFOPTR_FIFOSIZ_Msk (0xff00UL)
#define IOSLAVE_FIFOPTR_FIFOPTR_Pos (0UL)
#define IOSLAVE_FIFOPTR_FIFOPTR_Msk (0xffUL)

#define IOSLAVE_FIFOCFG_ROBASE_Pos (24UL)
#define IOSLAVE_FIFOCFG_ROBASE_Msk (0x3f000000UL)
#define IOSLAVE_FIFOCFG_FIFOMAX_Pos (8UL)
#define IOSLAVE_FIFOCFG_FIFOMAX_Msk (0x3f00UL)
#define IOSLAVE_FIFOCFG_FIFOBASE_Pos (0UL)
#define IOSLAVE_FIFOCFG_FIFOBASE_Msk (0x1fUL)

#define IOSLAVE_FIFOTHR_FIFOTHR_Pos (0UL)
#define IOSLAVE_FIFOTHR_FIFOTHR_Msk (0xffUL)

#define IOSLAVE_FUPD_IOREAD_Pos (1UL)
#define IOSLAVE_FUPD_IOREAD_Msk (0x2UL)
#define IOSLAVE_FUPD_FIFOUPD_Pos (0UL)
#define IOSLAVE_FUPD_FIFOUPD_Msk (0x1UL)

#define IOSLAVE_FIFOCTR_FIFOCTR_Pos (0UL)
#define IOSLAVE_FIFOCTR_FIFOCTR_Msk (0x3ffUL)

#define IOSLAVE_FIFOINC_FIFOINC_Pos (0UL)
#define IOSLAVE_FIFOINC_FIFOINC_Msk (0x3ffUL)

#define IOSLAVE_CFG_IFCEN_Pos (31UL)
#define IOSLAVE_CFG_IFCEN_Msk (0x80000000UL)
#define IOSLAVE_CFG_I2CADDR_Pos (8UL)
#define IOSLAVE_CFG_I2CADDR_Msk (0xfff00UL)
#define IOSLAVE_CFG_STARTRD_Pos (4UL)
#define IOSLAVE_CFG_STARTRD_Msk (0x10UL)
#define IOSLAVE_CFG_LSB_Pos (2UL)
#define IOSLAVE_CFG_LSB_Msk (0x4UL)
#define IOSLAVE_CFG_SPOL_Pos (1UL)
#define IOSLAVE_CFG_SPOL_Msk (0x2UL)
#define IOSLAVE_CFG_IFCSEL_Pos (0UL)
#define IOSLAVE_CFG_IFCSEL_Msk (0x1UL)

#define IOSLAVE_PRENC_PRENC_Pos (0UL)
#define IOSLAVE_PRENC_PRENC_Msk (0x1fUL)

#define IOSLAVE_IOINTCTL_IOINTSET_Pos (24UL)
#define IOSLAVE_IOINTCTL_IOINTSET_Msk (0xff000000UL)
#define IOSLAVE_IOINTCTL_IOINTCLR_Pos (16UL)
#define IOSLAVE_IOINTCTL_IOINTCLR_Msk (0x10000UL)
#define IOSLAVE_IOINTCTL_IOINT_Pos (8UL)
#define IOSLAVE_IOINTCTL_IOINT_Msk (0xff00UL)
#define IOSLAVE_IOINTCTL_IOINTEN_Pos (0UL)
#define IOSLAVE_IOINTCTL_IOINTEN_Msk (0xffUL)

#define IOSLAVE_GENADD_GADATA_Pos (0UL)
#define IOSLAVE_GENADD_GADATA_Msk (0xffUL)

#define IOSLAVE_INTEN_XCMPWR_Pos (9UL)
#define IOSLAVE_INTEN_XCMPWR_Msk (0x200UL)
#define IOSLAVE_INTEN_XCMPWF_Pos (8UL)
#define IOSLAVE_INTEN_XCMPWF_Msk (0x100UL)
#define IOSLAVE_INTEN_XCMPRR_Pos (7UL)
#define IOSLAVE_INTEN_XCMPRR_Msk (0x80UL)
#define IOSLAVE_INTEN_XCMPRF_Pos (6UL)
#define IOSLAVE_INTEN_XCMPRF_Msk (0x40UL)
#define IOSLAVE_INTEN_IOINTW_Pos (5UL)
#define IOSLAVE_INTEN_IOINTW_Msk (0x20UL)
#define IOSLAVE_INTEN_GENAD_Pos (4UL)
#define IOSLAVE_INTEN_GENAD_Msk (0x10UL)
#define IOSLAVE_INTEN_FRDERR_Pos (3UL)
#define IOSLAVE_INTEN_FRDERR_Msk (0x8UL)
#define IOSLAVE_INTEN_FUNDFL_Pos (2UL)
#define IOSLAVE_INTEN_FUNDFL_Msk (0x4UL)
#define IOSLAVE_INTEN_FOVFL_Pos (1UL)
#define IOSLAVE_INTEN_FOVFL_Msk (0x2UL)
#define IOSLAVE_INTEN_FSIZE_Pos (0UL)
#define IOSLAVE_INTEN_FSIZE_Msk (0x1UL)

#define IOSLAVE_INTSTAT_XCMPWR_Pos (9UL)
#define IOSLAVE_INTSTAT_XCMPWR_Msk (0x200UL)
#define IOSLAVE_INTSTAT_XCMPWF_Pos (8UL)
#define IOSLAVE_INTSTAT_XCMPWF_Msk (0x100UL)
#define IOSLAVE_INTSTAT_XCMPRR_Pos (7UL)
#define IOSLAVE_INTSTAT_XCMPRR_Msk (0x80UL)
#define IOSLAVE_INTSTAT_XCMPRF_Pos (6UL)
#define IOSLAVE_INTSTAT_XCMPRF_Msk (0x40UL)
#define IOSLAVE_INTSTAT_IOINTW_Pos (5UL)
#define IOSLAVE_INTSTAT_IOINTW_Msk (0x20UL)
#define IOSLAVE_INTSTAT_GENAD_Pos (4UL)
#define IOSLAVE_INTSTAT_GENAD_Msk (0x10UL)
#define IOSLAVE_INTSTAT_FRDERR_Pos (3UL)
#define IOSLAVE_INTSTAT_FRDERR_Msk (0x8UL)
#define IOSLAVE_INTSTAT_FUNDFL_Pos (2UL)
#define IOSLAVE_INTSTAT_FUNDFL_Msk (0x4UL)
#define IOSLAVE_INTSTAT_FOVFL_Pos (1UL)
#define IOSLAVE_INTSTAT_FOVFL_Msk (0x2UL)
#define IOSLAVE_INTSTAT_FSIZE_Pos (0UL)
#define IOSLAVE_INTSTAT_FSIZE_Msk (0x1UL)

#define IOSLAVE_INTCLR_XCMPWR_Pos (9UL)
#define IOSLAVE_INTCLR_XCMPWR_Msk (0x200UL)
#define IOSLAVE_INTCLR_XCMPWF_Pos (8UL)
#define IOSLAVE_INTCLR_XCMPWF_Msk (0x100UL)
#define IOSLAVE_INTCLR_XCMPRR_Pos (7UL)
#define IOSLAVE_INTCLR_XCMPRR_Msk (0x80UL)
#define IOSLAVE_INTCLR_XCMPRF_Pos (6UL)
#define IOSLAVE_INTCLR_XCMPRF_Msk (0x40UL)
#define IOSLAVE_INTCLR_IOINTW_Pos (5UL)
#define IOSLAVE_INTCLR_IOINTW_Msk (0x20UL)
#define IOSLAVE_INTCLR_GENAD_Pos (4UL)
#define IOSLAVE_INTCLR_GENAD_Msk (0x10UL)
#define IOSLAVE_INTCLR_FRDERR_Pos (3UL)
#define IOSLAVE_INTCLR_FRDERR_Msk (0x8UL)
#define IOSLAVE_INTCLR_FUNDFL_Pos (2UL)
#define IOSLAVE_INTCLR_FUNDFL_Msk (0x4UL)
#define IOSLAVE_INTCLR_FOVFL_Pos (1UL)
#define IOSLAVE_INTCLR_FOVFL_Msk (0x2UL)
#define IOSLAVE_INTCLR_FSIZE_Pos (0UL)
#define IOSLAVE_INTCLR_FSIZE_Msk (0x1UL)

#define IOSLAVE_INTSET_XCMPWR_Pos (9UL)
#define IOSLAVE_INTSET_XCMPWR_Msk (0x200UL)
#define IOSLAVE_INTSET_XCMPWF_Pos (8UL)
#define IOSLAVE_INTSET_XCMPWF_Msk (0x100UL)
#define IOSLAVE_INTSET_XCMPRR_Pos (7UL)
#define IOSLAVE_INTSET_XCMPRR_Msk (0x80UL)
#define IOSLAVE_INTSET_XCMPRF_Pos (6UL)
#define IOSLAVE_INTSET_XCMPRF_Msk (0x40UL)
#define IOSLAVE_INTSET_IOINTW_Pos (5UL)
#define IOSLAVE_INTSET_IOINTW_Msk (0x20UL)
#define IOSLAVE_INTSET_GENAD_Pos (4UL)
#define IOSLAVE_INTSET_GENAD_Msk (0x10UL)
#define IOSLAVE_INTSET_FRDERR_Pos (3UL)
#define IOSLAVE_INTSET_FRDERR_Msk (0x8UL)
#define IOSLAVE_INTSET_FUNDFL_Pos (2UL)
#define IOSLAVE_INTSET_FUNDFL_Msk (0x4UL)
#define IOSLAVE_INTSET_FOVFL_Pos (1UL)
#define IOSLAVE_INTSET_FOVFL_Msk (0x2UL)
#define IOSLAVE_INTSET_FSIZE_Pos (0UL)
#define IOSLAVE_INTSET_FSIZE_Msk (0x1UL)

#define IOSLAVE_REGACCINTEN_REGACC_Pos (0UL)
#define IOSLAVE_REGACCINTEN_REGACC_Msk (0xffffffffUL)

#define IOSLAVE_REGACCINTSTAT_REGACC_Pos (0UL)
#define IOSLAVE_REGACCINTSTAT_REGACC_Msk (0xffffffffUL)

#define IOSLAVE_REGACCINTCLR_REGACC_Pos (0UL)
#define IOSLAVE_REGACCINTCLR_REGACC_Msk (0xffffffffUL)

#define IOSLAVE_REGACCINTSET_REGACC_Pos (0UL)
#define IOSLAVE_REGACCINTSET_REGACC_Msk (0xffffffffUL)







#define MCUCTRL_CHIPPN_PARTNUM_Pos (0UL)
#define MCUCTRL_CHIPPN_PARTNUM_Msk (0xffffffffUL)

#define MCUCTRL_CHIPID0_CHIPID0_Pos (0UL)
#define MCUCTRL_CHIPID0_CHIPID0_Msk (0xffffffffUL)

#define MCUCTRL_CHIPID1_CHIPID1_Pos (0UL)
#define MCUCTRL_CHIPID1_CHIPID1_Msk (0xffffffffUL)

#define MCUCTRL_CHIPREV_SIPART_Pos (8UL)
#define MCUCTRL_CHIPREV_SIPART_Msk (0xfff00UL)
#define MCUCTRL_CHIPREV_REVMAJ_Pos (4UL)
#define MCUCTRL_CHIPREV_REVMAJ_Msk (0xf0UL)
#define MCUCTRL_CHIPREV_REVMIN_Pos (0UL)
#define MCUCTRL_CHIPREV_REVMIN_Msk (0xfUL)

#define MCUCTRL_VENDORID_VENDORID_Pos (0UL)
#define MCUCTRL_VENDORID_VENDORID_Msk (0xffffffffUL)

#define MCUCTRL_SKU_SECBOOT_Pos (2UL)
#define MCUCTRL_SKU_SECBOOT_Msk (0x4UL)
#define MCUCTRL_SKU_ALLOWBLE_Pos (1UL)
#define MCUCTRL_SKU_ALLOWBLE_Msk (0x2UL)
#define MCUCTRL_SKU_ALLOWBURST_Pos (0UL)
#define MCUCTRL_SKU_ALLOWBURST_Msk (0x1UL)

#define MCUCTRL_FEATUREENABLE_BURSTAVAIL_Pos (6UL)
#define MCUCTRL_FEATUREENABLE_BURSTAVAIL_Msk (0x40UL)
#define MCUCTRL_FEATUREENABLE_BURSTACK_Pos (5UL)
#define MCUCTRL_FEATUREENABLE_BURSTACK_Msk (0x20UL)
#define MCUCTRL_FEATUREENABLE_BURSTREQ_Pos (4UL)
#define MCUCTRL_FEATUREENABLE_BURSTREQ_Msk (0x10UL)
#define MCUCTRL_FEATUREENABLE_BLEAVAIL_Pos (2UL)
#define MCUCTRL_FEATUREENABLE_BLEAVAIL_Msk (0x4UL)
#define MCUCTRL_FEATUREENABLE_BLEACK_Pos (1UL)
#define MCUCTRL_FEATUREENABLE_BLEACK_Msk (0x2UL)
#define MCUCTRL_FEATUREENABLE_BLEREQ_Pos (0UL)
#define MCUCTRL_FEATUREENABLE_BLEREQ_Msk (0x1UL)

#define MCUCTRL_DEBUGGER_LOCKOUT_Pos (0UL)
#define MCUCTRL_DEBUGGER_LOCKOUT_Msk (0x1UL)

#define MCUCTRL_BODCTRL_BODHVREFSEL_Pos (5UL)
#define MCUCTRL_BODCTRL_BODHVREFSEL_Msk (0x20UL)
#define MCUCTRL_BODCTRL_BODLVREFSEL_Pos (4UL)
#define MCUCTRL_BODCTRL_BODLVREFSEL_Msk (0x10UL)
#define MCUCTRL_BODCTRL_BODFPWD_Pos (3UL)
#define MCUCTRL_BODCTRL_BODFPWD_Msk (0x8UL)
#define MCUCTRL_BODCTRL_BODCPWD_Pos (2UL)
#define MCUCTRL_BODCTRL_BODCPWD_Msk (0x4UL)
#define MCUCTRL_BODCTRL_BODHPWD_Pos (1UL)
#define MCUCTRL_BODCTRL_BODHPWD_Msk (0x2UL)
#define MCUCTRL_BODCTRL_BODLPWD_Pos (0UL)
#define MCUCTRL_BODCTRL_BODLPWD_Msk (0x1UL)

#define MCUCTRL_ADCPWRDLY_ADCPWR1_Pos (8UL)
#define MCUCTRL_ADCPWRDLY_ADCPWR1_Msk (0xff00UL)
#define MCUCTRL_ADCPWRDLY_ADCPWR0_Pos (0UL)
#define MCUCTRL_ADCPWRDLY_ADCPWR0_Msk (0xffUL)

#define MCUCTRL_ADCCAL_ADCCALIBRATED_Pos (1UL)
#define MCUCTRL_ADCCAL_ADCCALIBRATED_Msk (0x2UL)
#define MCUCTRL_ADCCAL_CALONPWRUP_Pos (0UL)
#define MCUCTRL_ADCCAL_CALONPWRUP_Msk (0x1UL)

#define MCUCTRL_ADCBATTLOAD_BATTLOAD_Pos (0UL)
#define MCUCTRL_ADCBATTLOAD_BATTLOAD_Msk (0x1UL)

#define MCUCTRL_ADCTRIM_ADCRFBUFIBTRIM_Pos (11UL)
#define MCUCTRL_ADCTRIM_ADCRFBUFIBTRIM_Msk (0x1800UL)
#define MCUCTRL_ADCTRIM_ADCREFBUFTRIM_Pos (6UL)
#define MCUCTRL_ADCTRIM_ADCREFBUFTRIM_Msk (0x7c0UL)
#define MCUCTRL_ADCTRIM_ADCREFKEEPIBTRIM_Pos (0UL)
#define MCUCTRL_ADCTRIM_ADCREFKEEPIBTRIM_Msk (0x3UL)

#define MCUCTRL_ADCREFCOMP_ADCRFCMPEN_Pos (16UL)
#define MCUCTRL_ADCREFCOMP_ADCRFCMPEN_Msk (0x10000UL)
#define MCUCTRL_ADCREFCOMP_ADCREFKEEPTRIM_Pos (8UL)
#define MCUCTRL_ADCREFCOMP_ADCREFKEEPTRIM_Msk (0x1f00UL)
#define MCUCTRL_ADCREFCOMP_ADC_REFCOMP_OUT_Pos (0UL)
#define MCUCTRL_ADCREFCOMP_ADC_REFCOMP_OUT_Msk (0x1UL)

#define MCUCTRL_XTALCTRL_XTALICOMPTRIM_Pos (8UL)
#define MCUCTRL_XTALCTRL_XTALICOMPTRIM_Msk (0x300UL)
#define MCUCTRL_XTALCTRL_XTALIBUFTRIM_Pos (6UL)
#define MCUCTRL_XTALCTRL_XTALIBUFTRIM_Msk (0xc0UL)
#define MCUCTRL_XTALCTRL_PWDBODXTAL_Pos (5UL)
#define MCUCTRL_XTALCTRL_PWDBODXTAL_Msk (0x20UL)
#define MCUCTRL_XTALCTRL_PDNBCMPRXTAL_Pos (4UL)
#define MCUCTRL_XTALCTRL_PDNBCMPRXTAL_Msk (0x10UL)
#define MCUCTRL_XTALCTRL_PDNBCOREXTAL_Pos (3UL)
#define MCUCTRL_XTALCTRL_PDNBCOREXTAL_Msk (0x8UL)
#define MCUCTRL_XTALCTRL_BYPCMPRXTAL_Pos (2UL)
#define MCUCTRL_XTALCTRL_BYPCMPRXTAL_Msk (0x4UL)
#define MCUCTRL_XTALCTRL_FDBKDSBLXTAL_Pos (1UL)
#define MCUCTRL_XTALCTRL_FDBKDSBLXTAL_Msk (0x2UL)
#define MCUCTRL_XTALCTRL_XTALSWE_Pos (0UL)
#define MCUCTRL_XTALCTRL_XTALSWE_Msk (0x1UL)

#define MCUCTRL_XTALGENCTRL_XTALKSBIASTRIM_Pos (8UL)
#define MCUCTRL_XTALGENCTRL_XTALKSBIASTRIM_Msk (0x3f00UL)
#define MCUCTRL_XTALGENCTRL_XTALBIASTRIM_Pos (2UL)
#define MCUCTRL_XTALGENCTRL_XTALBIASTRIM_Msk (0xfcUL)
#define MCUCTRL_XTALGENCTRL_ACWARMUP_Pos (0UL)
#define MCUCTRL_XTALGENCTRL_ACWARMUP_Msk (0x3UL)

#define MCUCTRL_MISCCTRL_BLE_RESETN_Pos (5UL)
#define MCUCTRL_MISCCTRL_BLE_RESETN_Msk (0x20UL)
#define MCUCTRL_MISCCTRL_RESERVED_RW_0_Pos (0UL)
#define MCUCTRL_MISCCTRL_RESERVED_RW_0_Msk (0x1fUL)

#define MCUCTRL_BOOTLOADER_SECBOOTONRST_Pos (30UL)
#define MCUCTRL_BOOTLOADER_SECBOOTONRST_Msk (0xc0000000UL)
#define MCUCTRL_BOOTLOADER_SECBOOT_Pos (28UL)
#define MCUCTRL_BOOTLOADER_SECBOOT_Msk (0x30000000UL)
#define MCUCTRL_BOOTLOADER_SECBOOTFEATURE_Pos (26UL)
#define MCUCTRL_BOOTLOADER_SECBOOTFEATURE_Msk (0xc000000UL)
#define MCUCTRL_BOOTLOADER_PROTLOCK_Pos (2UL)
#define MCUCTRL_BOOTLOADER_PROTLOCK_Msk (0x4UL)
#define MCUCTRL_BOOTLOADER_SBLOCK_Pos (1UL)
#define MCUCTRL_BOOTLOADER_SBLOCK_Msk (0x2UL)
#define MCUCTRL_BOOTLOADER_BOOTLOADERLOW_Pos (0UL)
#define MCUCTRL_BOOTLOADER_BOOTLOADERLOW_Msk (0x1UL)

#define MCUCTRL_SHADOWVALID_INFO0_VALID_Pos (2UL)
#define MCUCTRL_SHADOWVALID_INFO0_VALID_Msk (0x4UL)
#define MCUCTRL_SHADOWVALID_BLDSLEEP_Pos (1UL)
#define MCUCTRL_SHADOWVALID_BLDSLEEP_Msk (0x2UL)
#define MCUCTRL_SHADOWVALID_VALID_Pos (0UL)
#define MCUCTRL_SHADOWVALID_VALID_Msk (0x1UL)

#define MCUCTRL_SCRATCH0_SCRATCH0_Pos (0UL)
#define MCUCTRL_SCRATCH0_SCRATCH0_Msk (0xffffffffUL)

#define MCUCTRL_SCRATCH1_SCRATCH1_Pos (0UL)
#define MCUCTRL_SCRATCH1_SCRATCH1_Msk (0xffffffffUL)

#define MCUCTRL_ICODEFAULTADDR_ICODEFAULTADDR_Pos (0UL)
#define MCUCTRL_ICODEFAULTADDR_ICODEFAULTADDR_Msk (0xffffffffUL)

#define MCUCTRL_DCODEFAULTADDR_DCODEFAULTADDR_Pos (0UL)
#define MCUCTRL_DCODEFAULTADDR_DCODEFAULTADDR_Msk (0xffffffffUL)

#define MCUCTRL_SYSFAULTADDR_SYSFAULTADDR_Pos (0UL)
#define MCUCTRL_SYSFAULTADDR_SYSFAULTADDR_Msk (0xffffffffUL)

#define MCUCTRL_FAULTSTATUS_SYSFAULT_Pos (2UL)
#define MCUCTRL_FAULTSTATUS_SYSFAULT_Msk (0x4UL)
#define MCUCTRL_FAULTSTATUS_DCODEFAULT_Pos (1UL)
#define MCUCTRL_FAULTSTATUS_DCODEFAULT_Msk (0x2UL)
#define MCUCTRL_FAULTSTATUS_ICODEFAULT_Pos (0UL)
#define MCUCTRL_FAULTSTATUS_ICODEFAULT_Msk (0x1UL)

#define MCUCTRL_FAULTCAPTUREEN_FAULTCAPTUREEN_Pos (0UL)
#define MCUCTRL_FAULTCAPTUREEN_FAULTCAPTUREEN_Msk (0x1UL)

#define MCUCTRL_DBGR1_ONETO8_Pos (0UL)
#define MCUCTRL_DBGR1_ONETO8_Msk (0xffffffffUL)

#define MCUCTRL_DBGR2_COOLCODE_Pos (0UL)
#define MCUCTRL_DBGR2_COOLCODE_Msk (0xffffffffUL)

#define MCUCTRL_PMUENABLE_ENABLE_Pos (0UL)
#define MCUCTRL_PMUENABLE_ENABLE_Msk (0x1UL)

#define MCUCTRL_TPIUCTRL_CLKSEL_Pos (8UL)
#define MCUCTRL_TPIUCTRL_CLKSEL_Msk (0x700UL)
#define MCUCTRL_TPIUCTRL_ENABLE_Pos (0UL)
#define MCUCTRL_TPIUCTRL_ENABLE_Msk (0x1UL)

#define MCUCTRL_OTAPOINTER_OTAPOINTER_Pos (2UL)
#define MCUCTRL_OTAPOINTER_OTAPOINTER_Msk (0xfffffffcUL)
#define MCUCTRL_OTAPOINTER_OTASBLUPDATE_Pos (1UL)
#define MCUCTRL_OTAPOINTER_OTASBLUPDATE_Msk (0x2UL)
#define MCUCTRL_OTAPOINTER_OTAVALID_Pos (0UL)
#define MCUCTRL_OTAPOINTER_OTAVALID_Msk (0x1UL)

#define MCUCTRL_APBDMACTRL_HYSTERESIS_Pos (8UL)
#define MCUCTRL_APBDMACTRL_HYSTERESIS_Msk (0xff00UL)
#define MCUCTRL_APBDMACTRL_DECODEABORT_Pos (1UL)
#define MCUCTRL_APBDMACTRL_DECODEABORT_Msk (0x2UL)
#define MCUCTRL_APBDMACTRL_DMA_ENABLE_Pos (0UL)
#define MCUCTRL_APBDMACTRL_DMA_ENABLE_Msk (0x1UL)

#define MCUCTRL_SRAMMODE_DPREFETCH_CACHE_Pos (5UL)
#define MCUCTRL_SRAMMODE_DPREFETCH_CACHE_Msk (0x20UL)
#define MCUCTRL_SRAMMODE_DPREFETCH_Pos (4UL)
#define MCUCTRL_SRAMMODE_DPREFETCH_Msk (0x10UL)
#define MCUCTRL_SRAMMODE_IPREFETCH_CACHE_Pos (1UL)
#define MCUCTRL_SRAMMODE_IPREFETCH_CACHE_Msk (0x2UL)
#define MCUCTRL_SRAMMODE_IPREFETCH_Pos (0UL)
#define MCUCTRL_SRAMMODE_IPREFETCH_Msk (0x1UL)

#define MCUCTRL_KEXTCLKSEL_KEXTCLKSEL_Pos (0UL)
#define MCUCTRL_KEXTCLKSEL_KEXTCLKSEL_Msk (0xffffffffUL)

#define MCUCTRL_SIMOBUCK1_CORETEMPCOTRIM_Pos (28UL)
#define MCUCTRL_SIMOBUCK1_CORETEMPCOTRIM_Msk (0xf0000000UL)
#define MCUCTRL_SIMOBUCK1_SIMOBUCKMEMLPTRIM_Pos (22UL)
#define MCUCTRL_SIMOBUCK1_SIMOBUCKMEMLPTRIM_Msk (0xfc00000UL)
#define MCUCTRL_SIMOBUCK1_MEMACTIVETRIM_Pos (16UL)
#define MCUCTRL_SIMOBUCK1_MEMACTIVETRIM_Msk (0x3f0000UL)
#define MCUCTRL_SIMOBUCK1_SIMOBUCKCORELPTRIM_Pos (10UL)
#define MCUCTRL_SIMOBUCK1_SIMOBUCKCORELPTRIM_Msk (0xfc00UL)
#define MCUCTRL_SIMOBUCK1_COREACTIVETRIM_Pos (0UL)
#define MCUCTRL_SIMOBUCK1_COREACTIVETRIM_Msk (0x3ffUL)

#define MCUCTRL_SIMOBUCK2_RESERVED_RW_30_Pos (30UL)
#define MCUCTRL_SIMOBUCK2_RESERVED_RW_30_Msk (0xc0000000UL)
#define MCUCTRL_SIMOBUCK2_SIMOBUCKCORELEAKAGETRIM_Pos (28UL)
#define MCUCTRL_SIMOBUCK2_SIMOBUCKCORELEAKAGETRIM_Msk (0x30000000UL)
#define MCUCTRL_SIMOBUCK2_RESERVED_RW_24_Pos (24UL)
#define MCUCTRL_SIMOBUCK2_RESERVED_RW_24_Msk (0xf000000UL)
#define MCUCTRL_SIMOBUCK2_SIMOBUCKCORELPLOWTONTRIM_Pos (20UL)
#define MCUCTRL_SIMOBUCK2_SIMOBUCKCORELPLOWTONTRIM_Msk (0xf00000UL)
#define MCUCTRL_SIMOBUCK2_SIMOBUCKCORELPHIGHTONTRIM_Pos (16UL)
#define MCUCTRL_SIMOBUCK2_SIMOBUCKCORELPHIGHTONTRIM_Msk (0xf0000UL)
#define MCUCTRL_SIMOBUCK2_RESERVED_RW_5_Pos (5UL)
#define MCUCTRL_SIMOBUCK2_RESERVED_RW_5_Msk (0xffe0UL)
#define MCUCTRL_SIMOBUCK2_SIMOBUCKTONGENTRIM_Pos (0UL)
#define MCUCTRL_SIMOBUCK2_SIMOBUCKTONGENTRIM_Msk (0x1fUL)

#define MCUCTRL_SIMOBUCK3_RESERVED_RW_31_Pos (31UL)
#define MCUCTRL_SIMOBUCK3_RESERVED_RW_31_Msk (0x80000000UL)
#define MCUCTRL_SIMOBUCK3_SIMOBUCKMEMLPHIGHTONTRIM_Pos (27UL)
#define MCUCTRL_SIMOBUCK3_SIMOBUCKMEMLPHIGHTONTRIM_Msk (0x78000000UL)
#define MCUCTRL_SIMOBUCK3_RESERVED_RW_16_Pos (16UL)
#define MCUCTRL_SIMOBUCK3_RESERVED_RW_16_Msk (0x7ff0000UL)
#define MCUCTRL_SIMOBUCK3_SIMOBUCKMEMLPLOWTOFFTRIM_Pos (12UL)
#define MCUCTRL_SIMOBUCK3_SIMOBUCKMEMLPLOWTOFFTRIM_Msk (0xf000UL)
#define MCUCTRL_SIMOBUCK3_SIMOBUCKMEMLPHIGHTOFFTRIM_Pos (8UL)
#define MCUCTRL_SIMOBUCK3_SIMOBUCKMEMLPHIGHTOFFTRIM_Msk (0xf00UL)
#define MCUCTRL_SIMOBUCK3_SIMOBUCKCORELPLOWTOFFTRIM_Pos (4UL)
#define MCUCTRL_SIMOBUCK3_SIMOBUCKCORELPLOWTOFFTRIM_Msk (0xf0UL)
#define MCUCTRL_SIMOBUCK3_SIMOBUCKCORELPHIGHTOFFTRIM_Pos (0UL)
#define MCUCTRL_SIMOBUCK3_SIMOBUCKCORELPHIGHTOFFTRIM_Msk (0xfUL)

#define MCUCTRL_SIMOBUCK4_SIMOBUCKCOMP2TIMEOUTEN_Pos (24UL)
#define MCUCTRL_SIMOBUCK4_SIMOBUCKCOMP2TIMEOUTEN_Msk (0x1000000UL)
#define MCUCTRL_SIMOBUCK4_SIMOBUCKCOMP2LPEN_Pos (23UL)
#define MCUCTRL_SIMOBUCK4_SIMOBUCKCOMP2LPEN_Msk (0x800000UL)
#define MCUCTRL_SIMOBUCK4_SIMOBUCKCLKDIVSEL_Pos (21UL)
#define MCUCTRL_SIMOBUCK4_SIMOBUCKCLKDIVSEL_Msk (0x600000UL)
#define MCUCTRL_SIMOBUCK4_SIMOBUCKMEMLPLOWTONTRIM_Pos (0UL)
#define MCUCTRL_SIMOBUCK4_SIMOBUCKMEMLPLOWTONTRIM_Msk (0xfUL)

#define MCUCTRL_BLEBUCK2_BLEBUCKTOND2ATRIM_Pos (12UL)
#define MCUCTRL_BLEBUCK2_BLEBUCKTOND2ATRIM_Msk (0x3f000UL)
#define MCUCTRL_BLEBUCK2_BLEBUCKTONHITRIM_Pos (6UL)
#define MCUCTRL_BLEBUCK2_BLEBUCKTONHITRIM_Msk (0xfc0UL)
#define MCUCTRL_BLEBUCK2_BLEBUCKTONLOWTRIM_Pos (0UL)
#define MCUCTRL_BLEBUCK2_BLEBUCKTONLOWTRIM_Msk (0x3fUL)

#define MCUCTRL_FLASHWPROT0_FW0BITS_Pos (0UL)
#define MCUCTRL_FLASHWPROT0_FW0BITS_Msk (0xffffffffUL)

#define MCUCTRL_FLASHWPROT1_FW1BITS_Pos (0UL)
#define MCUCTRL_FLASHWPROT1_FW1BITS_Msk (0xffffffffUL)

#define MCUCTRL_FLASHRPROT0_FR0BITS_Pos (0UL)
#define MCUCTRL_FLASHRPROT0_FR0BITS_Msk (0xffffffffUL)

#define MCUCTRL_FLASHRPROT1_FR1BITS_Pos (0UL)
#define MCUCTRL_FLASHRPROT1_FR1BITS_Msk (0xffffffffUL)

#define MCUCTRL_DMASRAMWRITEPROTECT0_DMA_WPROT0_Pos (0UL)
#define MCUCTRL_DMASRAMWRITEPROTECT0_DMA_WPROT0_Msk (0xffffffffUL)

#define MCUCTRL_DMASRAMWRITEPROTECT1_DMA_WPROT1_Pos (0UL)
#define MCUCTRL_DMASRAMWRITEPROTECT1_DMA_WPROT1_Msk (0xffffUL)

#define MCUCTRL_DMASRAMREADPROTECT0_DMA_RPROT0_Pos (0UL)
#define MCUCTRL_DMASRAMREADPROTECT0_DMA_RPROT0_Msk (0xffffffffUL)

#define MCUCTRL_DMASRAMREADPROTECT1_DMA_RPROT1_Pos (0UL)
#define MCUCTRL_DMASRAMREADPROTECT1_DMA_RPROT1_Msk (0xffffUL)







#define MSPI_CTRL_XFERBYTES_Pos (16UL)
#define MSPI_CTRL_XFERBYTES_Msk (0xffff0000UL)
#define MSPI_CTRL_PIOSCRAMBLE_Pos (11UL)
#define MSPI_CTRL_PIOSCRAMBLE_Msk (0x800UL)
#define MSPI_CTRL_TXRX_Pos (10UL)
#define MSPI_CTRL_TXRX_Msk (0x400UL)
#define MSPI_CTRL_SENDI_Pos (9UL)
#define MSPI_CTRL_SENDI_Msk (0x200UL)
#define MSPI_CTRL_SENDA_Pos (8UL)
#define MSPI_CTRL_SENDA_Msk (0x100UL)
#define MSPI_CTRL_ENTURN_Pos (7UL)
#define MSPI_CTRL_ENTURN_Msk (0x80UL)
#define MSPI_CTRL_BIGENDIAN_Pos (6UL)
#define MSPI_CTRL_BIGENDIAN_Msk (0x40UL)
#define MSPI_CTRL_QUADCMD_Pos (3UL)
#define MSPI_CTRL_QUADCMD_Msk (0x8UL)
#define MSPI_CTRL_BUSY_Pos (2UL)
#define MSPI_CTRL_BUSY_Msk (0x4UL)
#define MSPI_CTRL_STATUS_Pos (1UL)
#define MSPI_CTRL_STATUS_Msk (0x2UL)
#define MSPI_CTRL_START_Pos (0UL)
#define MSPI_CTRL_START_Msk (0x1UL)

#define MSPI_CFG_CPOL_Pos (17UL)
#define MSPI_CFG_CPOL_Msk (0x20000UL)
#define MSPI_CFG_CPHA_Pos (16UL)
#define MSPI_CFG_CPHA_Msk (0x10000UL)
#define MSPI_CFG_TURNAROUND_Pos (8UL)
#define MSPI_CFG_TURNAROUND_Msk (0x3f00UL)
#define MSPI_CFG_SEPIO_Pos (7UL)
#define MSPI_CFG_SEPIO_Msk (0x80UL)
#define MSPI_CFG_ISIZE_Pos (6UL)
#define MSPI_CFG_ISIZE_Msk (0x40UL)
#define MSPI_CFG_ASIZE_Pos (4UL)
#define MSPI_CFG_ASIZE_Msk (0x30UL)
#define MSPI_CFG_DEVCFG_Pos (0UL)
#define MSPI_CFG_DEVCFG_Msk (0xfUL)

#define MSPI_ADDR_ADDR_Pos (0UL)
#define MSPI_ADDR_ADDR_Msk (0xffffffffUL)

#define MSPI_INSTR_INSTR_Pos (0UL)
#define MSPI_INSTR_INSTR_Msk (0xffffUL)

#define MSPI_TXFIFO_TXFIFO_Pos (0UL)
#define MSPI_TXFIFO_TXFIFO_Msk (0xffffffffUL)

#define MSPI_RXFIFO_RXFIFO_Pos (0UL)
#define MSPI_RXFIFO_RXFIFO_Msk (0xffffffffUL)

#define MSPI_TXENTRIES_TXENTRIES_Pos (0UL)
#define MSPI_TXENTRIES_TXENTRIES_Msk (0x1fUL)

#define MSPI_RXENTRIES_RXENTRIES_Pos (0UL)
#define MSPI_RXENTRIES_RXENTRIES_Msk (0x1fUL)

#define MSPI_THRESHOLD_RXTHRESH_Pos (8UL)
#define MSPI_THRESHOLD_RXTHRESH_Msk (0x1f00UL)
#define MSPI_THRESHOLD_TXTHRESH_Pos (0UL)
#define MSPI_THRESHOLD_TXTHRESH_Msk (0x1fUL)

#define MSPI_MSPICFG_PRSTN_Pos (31UL)
#define MSPI_MSPICFG_PRSTN_Msk (0x80000000UL)
#define MSPI_MSPICFG_IPRSTN_Pos (30UL)
#define MSPI_MSPICFG_IPRSTN_Msk (0x40000000UL)
#define MSPI_MSPICFG_FIFORESET_Pos (29UL)
#define MSPI_MSPICFG_FIFORESET_Msk (0x20000000UL)
#define MSPI_MSPICFG_CLKDIV_Pos (8UL)
#define MSPI_MSPICFG_CLKDIV_Msk (0x3f00UL)
#define MSPI_MSPICFG_IOMSEL_Pos (4UL)
#define MSPI_MSPICFG_IOMSEL_Msk (0x70UL)
#define MSPI_MSPICFG_TXNEG_Pos (3UL)
#define MSPI_MSPICFG_TXNEG_Msk (0x8UL)
#define MSPI_MSPICFG_RXNEG_Pos (2UL)
#define MSPI_MSPICFG_RXNEG_Msk (0x4UL)
#define MSPI_MSPICFG_RXCAP_Pos (1UL)
#define MSPI_MSPICFG_RXCAP_Msk (0x2UL)
#define MSPI_MSPICFG_APBCLK_Pos (0UL)
#define MSPI_MSPICFG_APBCLK_Msk (0x1UL)

#define MSPI_PADCFG_REVCS_Pos (21UL)
#define MSPI_PADCFG_REVCS_Msk (0x200000UL)
#define MSPI_PADCFG_IN3_Pos (20UL)
#define MSPI_PADCFG_IN3_Msk (0x100000UL)
#define MSPI_PADCFG_IN2_Pos (19UL)
#define MSPI_PADCFG_IN2_Msk (0x80000UL)
#define MSPI_PADCFG_IN1_Pos (18UL)
#define MSPI_PADCFG_IN1_Msk (0x40000UL)
#define MSPI_PADCFG_IN0_Pos (16UL)
#define MSPI_PADCFG_IN0_Msk (0x30000UL)
#define MSPI_PADCFG_OUT7_Pos (4UL)
#define MSPI_PADCFG_OUT7_Msk (0x10UL)
#define MSPI_PADCFG_OUT6_Pos (3UL)
#define MSPI_PADCFG_OUT6_Msk (0x8UL)
#define MSPI_PADCFG_OUT5_Pos (2UL)
#define MSPI_PADCFG_OUT5_Msk (0x4UL)
#define MSPI_PADCFG_OUT4_Pos (1UL)
#define MSPI_PADCFG_OUT4_Msk (0x2UL)
#define MSPI_PADCFG_OUT3_Pos (0UL)
#define MSPI_PADCFG_OUT3_Msk (0x1UL)

#define MSPI_PADOUTEN_OUTEN_Pos (0UL)
#define MSPI_PADOUTEN_OUTEN_Msk (0x1ffUL)

#define MSPI_FLASH_READINSTR_Pos (24UL)
#define MSPI_FLASH_READINSTR_Msk (0xff000000UL)
#define MSPI_FLASH_WRITEINSTR_Pos (16UL)
#define MSPI_FLASH_WRITEINSTR_Msk (0xff0000UL)
#define MSPI_FLASH_XIPMIXED_Pos (8UL)
#define MSPI_FLASH_XIPMIXED_Msk (0x700UL)
#define MSPI_FLASH_XIPSENDI_Pos (7UL)
#define MSPI_FLASH_XIPSENDI_Msk (0x80UL)
#define MSPI_FLASH_XIPSENDA_Pos (6UL)
#define MSPI_FLASH_XIPSENDA_Msk (0x40UL)
#define MSPI_FLASH_XIPENTURN_Pos (5UL)
#define MSPI_FLASH_XIPENTURN_Msk (0x20UL)
#define MSPI_FLASH_XIPBIGENDIAN_Pos (4UL)
#define MSPI_FLASH_XIPBIGENDIAN_Msk (0x10UL)
#define MSPI_FLASH_XIPACK_Pos (2UL)
#define MSPI_FLASH_XIPACK_Msk (0xcUL)
#define MSPI_FLASH_XIPEN_Pos (0UL)
#define MSPI_FLASH_XIPEN_Msk (0x1UL)

#define MSPI_SCRAMBLING_SCRENABLE_Pos (31UL)
#define MSPI_SCRAMBLING_SCRENABLE_Msk (0x80000000UL)
#define MSPI_SCRAMBLING_SCREND_Pos (16UL)
#define MSPI_SCRAMBLING_SCREND_Msk (0x3ff0000UL)
#define MSPI_SCRAMBLING_SCRSTART_Pos (0UL)
#define MSPI_SCRAMBLING_SCRSTART_Msk (0x3ffUL)

#define MSPI_INTEN_SCRERR_Pos (12UL)
#define MSPI_INTEN_SCRERR_Msk (0x1000UL)
#define MSPI_INTEN_CQERR_Pos (11UL)
#define MSPI_INTEN_CQERR_Msk (0x800UL)
#define MSPI_INTEN_CQPAUSED_Pos (10UL)
#define MSPI_INTEN_CQPAUSED_Msk (0x400UL)
#define MSPI_INTEN_CQUPD_Pos (9UL)
#define MSPI_INTEN_CQUPD_Msk (0x200UL)
#define MSPI_INTEN_CQCMP_Pos (8UL)
#define MSPI_INTEN_CQCMP_Msk (0x100UL)
#define MSPI_INTEN_DERR_Pos (7UL)
#define MSPI_INTEN_DERR_Msk (0x80UL)
#define MSPI_INTEN_DCMP_Pos (6UL)
#define MSPI_INTEN_DCMP_Msk (0x40UL)
#define MSPI_INTEN_RXF_Pos (5UL)
#define MSPI_INTEN_RXF_Msk (0x20UL)
#define MSPI_INTEN_RXO_Pos (4UL)
#define MSPI_INTEN_RXO_Msk (0x10UL)
#define MSPI_INTEN_RXU_Pos (3UL)
#define MSPI_INTEN_RXU_Msk (0x8UL)
#define MSPI_INTEN_TXO_Pos (2UL)
#define MSPI_INTEN_TXO_Msk (0x4UL)
#define MSPI_INTEN_TXE_Pos (1UL)
#define MSPI_INTEN_TXE_Msk (0x2UL)
#define MSPI_INTEN_CMDCMP_Pos (0UL)
#define MSPI_INTEN_CMDCMP_Msk (0x1UL)

#define MSPI_INTSTAT_SCRERR_Pos (12UL)
#define MSPI_INTSTAT_SCRERR_Msk (0x1000UL)
#define MSPI_INTSTAT_CQERR_Pos (11UL)
#define MSPI_INTSTAT_CQERR_Msk (0x800UL)
#define MSPI_INTSTAT_CQPAUSED_Pos (10UL)
#define MSPI_INTSTAT_CQPAUSED_Msk (0x400UL)
#define MSPI_INTSTAT_CQUPD_Pos (9UL)
#define MSPI_INTSTAT_CQUPD_Msk (0x200UL)
#define MSPI_INTSTAT_CQCMP_Pos (8UL)
#define MSPI_INTSTAT_CQCMP_Msk (0x100UL)
#define MSPI_INTSTAT_DERR_Pos (7UL)
#define MSPI_INTSTAT_DERR_Msk (0x80UL)
#define MSPI_INTSTAT_DCMP_Pos (6UL)
#define MSPI_INTSTAT_DCMP_Msk (0x40UL)
#define MSPI_INTSTAT_RXF_Pos (5UL)
#define MSPI_INTSTAT_RXF_Msk (0x20UL)
#define MSPI_INTSTAT_RXO_Pos (4UL)
#define MSPI_INTSTAT_RXO_Msk (0x10UL)
#define MSPI_INTSTAT_RXU_Pos (3UL)
#define MSPI_INTSTAT_RXU_Msk (0x8UL)
#define MSPI_INTSTAT_TXO_Pos (2UL)
#define MSPI_INTSTAT_TXO_Msk (0x4UL)
#define MSPI_INTSTAT_TXE_Pos (1UL)
#define MSPI_INTSTAT_TXE_Msk (0x2UL)
#define MSPI_INTSTAT_CMDCMP_Pos (0UL)
#define MSPI_INTSTAT_CMDCMP_Msk (0x1UL)

#define MSPI_INTCLR_SCRERR_Pos (12UL)
#define MSPI_INTCLR_SCRERR_Msk (0x1000UL)
#define MSPI_INTCLR_CQERR_Pos (11UL)
#define MSPI_INTCLR_CQERR_Msk (0x800UL)
#define MSPI_INTCLR_CQPAUSED_Pos (10UL)
#define MSPI_INTCLR_CQPAUSED_Msk (0x400UL)
#define MSPI_INTCLR_CQUPD_Pos (9UL)
#define MSPI_INTCLR_CQUPD_Msk (0x200UL)
#define MSPI_INTCLR_CQCMP_Pos (8UL)
#define MSPI_INTCLR_CQCMP_Msk (0x100UL)
#define MSPI_INTCLR_DERR_Pos (7UL)
#define MSPI_INTCLR_DERR_Msk (0x80UL)
#define MSPI_INTCLR_DCMP_Pos (6UL)
#define MSPI_INTCLR_DCMP_Msk (0x40UL)
#define MSPI_INTCLR_RXF_Pos (5UL)
#define MSPI_INTCLR_RXF_Msk (0x20UL)
#define MSPI_INTCLR_RXO_Pos (4UL)
#define MSPI_INTCLR_RXO_Msk (0x10UL)
#define MSPI_INTCLR_RXU_Pos (3UL)
#define MSPI_INTCLR_RXU_Msk (0x8UL)
#define MSPI_INTCLR_TXO_Pos (2UL)
#define MSPI_INTCLR_TXO_Msk (0x4UL)
#define MSPI_INTCLR_TXE_Pos (1UL)
#define MSPI_INTCLR_TXE_Msk (0x2UL)
#define MSPI_INTCLR_CMDCMP_Pos (0UL)
#define MSPI_INTCLR_CMDCMP_Msk (0x1UL)

#define MSPI_INTSET_SCRERR_Pos (12UL)
#define MSPI_INTSET_SCRERR_Msk (0x1000UL)
#define MSPI_INTSET_CQERR_Pos (11UL)
#define MSPI_INTSET_CQERR_Msk (0x800UL)
#define MSPI_INTSET_CQPAUSED_Pos (10UL)
#define MSPI_INTSET_CQPAUSED_Msk (0x400UL)
#define MSPI_INTSET_CQUPD_Pos (9UL)
#define MSPI_INTSET_CQUPD_Msk (0x200UL)
#define MSPI_INTSET_CQCMP_Pos (8UL)
#define MSPI_INTSET_CQCMP_Msk (0x100UL)
#define MSPI_INTSET_DERR_Pos (7UL)
#define MSPI_INTSET_DERR_Msk (0x80UL)
#define MSPI_INTSET_DCMP_Pos (6UL)
#define MSPI_INTSET_DCMP_Msk (0x40UL)
#define MSPI_INTSET_RXF_Pos (5UL)
#define MSPI_INTSET_RXF_Msk (0x20UL)
#define MSPI_INTSET_RXO_Pos (4UL)
#define MSPI_INTSET_RXO_Msk (0x10UL)
#define MSPI_INTSET_RXU_Pos (3UL)
#define MSPI_INTSET_RXU_Msk (0x8UL)
#define MSPI_INTSET_TXO_Pos (2UL)
#define MSPI_INTSET_TXO_Msk (0x4UL)
#define MSPI_INTSET_TXE_Pos (1UL)
#define MSPI_INTSET_TXE_Msk (0x2UL)
#define MSPI_INTSET_CMDCMP_Pos (0UL)
#define MSPI_INTSET_CMDCMP_Msk (0x1UL)

#define MSPI_DMACFG_DMAPWROFF_Pos (18UL)
#define MSPI_DMACFG_DMAPWROFF_Msk (0x40000UL)
#define MSPI_DMACFG_DMAPRI_Pos (3UL)
#define MSPI_DMACFG_DMAPRI_Msk (0x18UL)
#define MSPI_DMACFG_DMADIR_Pos (2UL)
#define MSPI_DMACFG_DMADIR_Msk (0x4UL)
#define MSPI_DMACFG_DMAEN_Pos (0UL)
#define MSPI_DMACFG_DMAEN_Msk (0x3UL)

#define MSPI_DMASTAT_SCRERR_Pos (3UL)
#define MSPI_DMASTAT_SCRERR_Msk (0x8UL)
#define MSPI_DMASTAT_DMAERR_Pos (2UL)
#define MSPI_DMASTAT_DMAERR_Msk (0x4UL)
#define MSPI_DMASTAT_DMACPL_Pos (1UL)
#define MSPI_DMASTAT_DMACPL_Msk (0x2UL)
#define MSPI_DMASTAT_DMATIP_Pos (0UL)
#define MSPI_DMASTAT_DMATIP_Msk (0x1UL)

#define MSPI_DMATARGADDR_TARGADDR_Pos (0UL)
#define MSPI_DMATARGADDR_TARGADDR_Msk (0xffffffffUL)

#define MSPI_DMADEVADDR_DEVADDR_Pos (0UL)
#define MSPI_DMADEVADDR_DEVADDR_Msk (0xffffffffUL)

#define MSPI_DMATOTCOUNT_TOTCOUNT_Pos (0UL)
#define MSPI_DMATOTCOUNT_TOTCOUNT_Msk (0xffffUL)

#define MSPI_DMABCOUNT_BCOUNT_Pos (0UL)
#define MSPI_DMABCOUNT_BCOUNT_Msk (0xffUL)

#define MSPI_DMATHRESH_DMATHRESH_Pos (0UL)
#define MSPI_DMATHRESH_DMATHRESH_Msk (0xfUL)

#define MSPI_CQCFG_CQAUTOCLEARMASK_Pos (3UL)
#define MSPI_CQCFG_CQAUTOCLEARMASK_Msk (0x8UL)
#define MSPI_CQCFG_CQPWROFF_Pos (2UL)
#define MSPI_CQCFG_CQPWROFF_Msk (0x4UL)
#define MSPI_CQCFG_CQPRI_Pos (1UL)
#define MSPI_CQCFG_CQPRI_Msk (0x2UL)
#define MSPI_CQCFG_CQEN_Pos (0UL)
#define MSPI_CQCFG_CQEN_Msk (0x1UL)

#define MSPI_CQADDR_CQADDR_Pos (0UL)
#define MSPI_CQADDR_CQADDR_Msk (0x1fffffffUL)

#define MSPI_CQSTAT_CQPAUSED_Pos (3UL)
#define MSPI_CQSTAT_CQPAUSED_Msk (0x8UL)
#define MSPI_CQSTAT_CQERR_Pos (2UL)
#define MSPI_CQSTAT_CQERR_Msk (0x4UL)
#define MSPI_CQSTAT_CQCPL_Pos (1UL)
#define MSPI_CQSTAT_CQCPL_Msk (0x2UL)
#define MSPI_CQSTAT_CQTIP_Pos (0UL)
#define MSPI_CQSTAT_CQTIP_Msk (0x1UL)

#define MSPI_CQFLAGS_CQFLAGS_Pos (0UL)
#define MSPI_CQFLAGS_CQFLAGS_Msk (0xffffUL)

#define MSPI_CQSETCLEAR_CQFCLR_Pos (16UL)
#define MSPI_CQSETCLEAR_CQFCLR_Msk (0xff0000UL)
#define MSPI_CQSETCLEAR_CQFTOGGLE_Pos (8UL)
#define MSPI_CQSETCLEAR_CQFTOGGLE_Msk (0xff00UL)
#define MSPI_CQSETCLEAR_CQFSET_Pos (0UL)
#define MSPI_CQSETCLEAR_CQFSET_Msk (0xffUL)

#define MSPI_CQPAUSE_CQMASK_Pos (0UL)
#define MSPI_CQPAUSE_CQMASK_Msk (0xffffUL)

#define MSPI_CQCURIDX_CQCURIDX_Pos (0UL)
#define MSPI_CQCURIDX_CQCURIDX_Msk (0xffUL)

#define MSPI_CQENDIDX_CQENDIDX_Pos (0UL)
#define MSPI_CQENDIDX_CQENDIDX_Msk (0xffUL)







#define PDM_PCFG_LRSWAP_Pos (31UL)
#define PDM_PCFG_LRSWAP_Msk (0x80000000UL)
#define PDM_PCFG_PGARIGHT_Pos (26UL)
#define PDM_PCFG_PGARIGHT_Msk (0x7c000000UL)
#define PDM_PCFG_PGALEFT_Pos (21UL)
#define PDM_PCFG_PGALEFT_Msk (0x3e00000UL)
#define PDM_PCFG_MCLKDIV_Pos (17UL)
#define PDM_PCFG_MCLKDIV_Msk (0x60000UL)
#define PDM_PCFG_SINCRATE_Pos (10UL)
#define PDM_PCFG_SINCRATE_Msk (0x1fc00UL)
#define PDM_PCFG_ADCHPD_Pos (9UL)
#define PDM_PCFG_ADCHPD_Msk (0x200UL)
#define PDM_PCFG_HPCUTOFF_Pos (5UL)
#define PDM_PCFG_HPCUTOFF_Msk (0x1e0UL)
#define PDM_PCFG_CYCLES_Pos (2UL)
#define PDM_PCFG_CYCLES_Msk (0x1cUL)
#define PDM_PCFG_SOFTMUTE_Pos (1UL)
#define PDM_PCFG_SOFTMUTE_Msk (0x2UL)
#define PDM_PCFG_PDMCOREEN_Pos (0UL)
#define PDM_PCFG_PDMCOREEN_Msk (0x1UL)

#define PDM_VCFG_IOCLKEN_Pos (31UL)
#define PDM_VCFG_IOCLKEN_Msk (0x80000000UL)
#define PDM_VCFG_RSTB_Pos (30UL)
#define PDM_VCFG_RSTB_Msk (0x40000000UL)
#define PDM_VCFG_PDMCLKSEL_Pos (27UL)
#define PDM_VCFG_PDMCLKSEL_Msk (0x38000000UL)
#define PDM_VCFG_PDMCLKEN_Pos (26UL)
#define PDM_VCFG_PDMCLKEN_Msk (0x4000000UL)
#define PDM_VCFG_I2SEN_Pos (20UL)
#define PDM_VCFG_I2SEN_Msk (0x100000UL)
#define PDM_VCFG_BCLKINV_Pos (19UL)
#define PDM_VCFG_BCLKINV_Msk (0x80000UL)
#define PDM_VCFG_DMICKDEL_Pos (17UL)
#define PDM_VCFG_DMICKDEL_Msk (0x20000UL)
#define PDM_VCFG_SELAP_Pos (16UL)
#define PDM_VCFG_SELAP_Msk (0x10000UL)
#define PDM_VCFG_PCMPACK_Pos (8UL)
#define PDM_VCFG_PCMPACK_Msk (0x100UL)
#define PDM_VCFG_CHSET_Pos (3UL)
#define PDM_VCFG_CHSET_Msk (0x18UL)

#define PDM_VOICESTAT_FIFOCNT_Pos (0UL)
#define PDM_VOICESTAT_FIFOCNT_Msk (0x3fUL)

#define PDM_FIFOREAD_FIFOREAD_Pos (0UL)
#define PDM_FIFOREAD_FIFOREAD_Msk (0xffffffffUL)

#define PDM_FIFOFLUSH_FIFOFLUSH_Pos (0UL)
#define PDM_FIFOFLUSH_FIFOFLUSH_Msk (0x1UL)

#define PDM_FIFOTHR_FIFOTHR_Pos (0UL)
#define PDM_FIFOTHR_FIFOTHR_Msk (0x1fUL)

#define PDM_INTEN_DERR_Pos (4UL)
#define PDM_INTEN_DERR_Msk (0x10UL)
#define PDM_INTEN_DCMP_Pos (3UL)
#define PDM_INTEN_DCMP_Msk (0x8UL)
#define PDM_INTEN_UNDFL_Pos (2UL)
#define PDM_INTEN_UNDFL_Msk (0x4UL)
#define PDM_INTEN_OVF_Pos (1UL)
#define PDM_INTEN_OVF_Msk (0x2UL)
#define PDM_INTEN_THR_Pos (0UL)
#define PDM_INTEN_THR_Msk (0x1UL)

#define PDM_INTSTAT_DERR_Pos (4UL)
#define PDM_INTSTAT_DERR_Msk (0x10UL)
#define PDM_INTSTAT_DCMP_Pos (3UL)
#define PDM_INTSTAT_DCMP_Msk (0x8UL)
#define PDM_INTSTAT_UNDFL_Pos (2UL)
#define PDM_INTSTAT_UNDFL_Msk (0x4UL)
#define PDM_INTSTAT_OVF_Pos (1UL)
#define PDM_INTSTAT_OVF_Msk (0x2UL)
#define PDM_INTSTAT_THR_Pos (0UL)
#define PDM_INTSTAT_THR_Msk (0x1UL)

#define PDM_INTCLR_DERR_Pos (4UL)
#define PDM_INTCLR_DERR_Msk (0x10UL)
#define PDM_INTCLR_DCMP_Pos (3UL)
#define PDM_INTCLR_DCMP_Msk (0x8UL)
#define PDM_INTCLR_UNDFL_Pos (2UL)
#define PDM_INTCLR_UNDFL_Msk (0x4UL)
#define PDM_INTCLR_OVF_Pos (1UL)
#define PDM_INTCLR_OVF_Msk (0x2UL)
#define PDM_INTCLR_THR_Pos (0UL)
#define PDM_INTCLR_THR_Msk (0x1UL)

#define PDM_INTSET_DERR_Pos (4UL)
#define PDM_INTSET_DERR_Msk (0x10UL)
#define PDM_INTSET_DCMP_Pos (3UL)
#define PDM_INTSET_DCMP_Msk (0x8UL)
#define PDM_INTSET_UNDFL_Pos (2UL)
#define PDM_INTSET_UNDFL_Msk (0x4UL)
#define PDM_INTSET_OVF_Pos (1UL)
#define PDM_INTSET_OVF_Msk (0x2UL)
#define PDM_INTSET_THR_Pos (0UL)
#define PDM_INTSET_THR_Msk (0x1UL)

#define PDM_DMATRIGEN_DTHR90_Pos (1UL)
#define PDM_DMATRIGEN_DTHR90_Msk (0x2UL)
#define PDM_DMATRIGEN_DTHR_Pos (0UL)
#define PDM_DMATRIGEN_DTHR_Msk (0x1UL)

#define PDM_DMATRIGSTAT_DTHR90STAT_Pos (1UL)
#define PDM_DMATRIGSTAT_DTHR90STAT_Msk (0x2UL)
#define PDM_DMATRIGSTAT_DTHRSTAT_Pos (0UL)
#define PDM_DMATRIGSTAT_DTHRSTAT_Msk (0x1UL)

#define PDM_DMACFG_DPWROFF_Pos (10UL)
#define PDM_DMACFG_DPWROFF_Msk (0x400UL)
#define PDM_DMACFG_DAUTOHIP_Pos (9UL)
#define PDM_DMACFG_DAUTOHIP_Msk (0x200UL)
#define PDM_DMACFG_DMAPRI_Pos (8UL)
#define PDM_DMACFG_DMAPRI_Msk (0x100UL)
#define PDM_DMACFG_DMADIR_Pos (2UL)
#define PDM_DMACFG_DMADIR_Msk (0x4UL)
#define PDM_DMACFG_DMAEN_Pos (0UL)
#define PDM_DMACFG_DMAEN_Msk (0x1UL)

#define PDM_DMATOTCOUNT_TOTCOUNT_Pos (0UL)
#define PDM_DMATOTCOUNT_TOTCOUNT_Msk (0xfffffUL)

#define PDM_DMATARGADDR_UTARGADDR_Pos (20UL)
#define PDM_DMATARGADDR_UTARGADDR_Msk (0xfff00000UL)
#define PDM_DMATARGADDR_LTARGADDR_Pos (0UL)
#define PDM_DMATARGADDR_LTARGADDR_Msk (0xfffffUL)

#define PDM_DMASTAT_DMAERR_Pos (2UL)
#define PDM_DMASTAT_DMAERR_Msk (0x4UL)
#define PDM_DMASTAT_DMACPL_Pos (1UL)
#define PDM_DMASTAT_DMACPL_Msk (0x2UL)
#define PDM_DMASTAT_DMATIP_Pos (0UL)
#define PDM_DMASTAT_DMATIP_Msk (0x1UL)







#define PWRCTRL_SUPPLYSRC_BLEBUCKEN_Pos (0UL)
#define PWRCTRL_SUPPLYSRC_BLEBUCKEN_Msk (0x1UL)

#define PWRCTRL_SUPPLYSTATUS_BLEBUCKON_Pos (1UL)
#define PWRCTRL_SUPPLYSTATUS_BLEBUCKON_Msk (0x2UL)
#define PWRCTRL_SUPPLYSTATUS_SIMOBUCKON_Pos (0UL)
#define PWRCTRL_SUPPLYSTATUS_SIMOBUCKON_Msk (0x1UL)

#define PWRCTRL_DEVPWREN_PWRBLEL_Pos (13UL)
#define PWRCTRL_DEVPWREN_PWRBLEL_Msk (0x2000UL)
#define PWRCTRL_DEVPWREN_PWRPDM_Pos (12UL)
#define PWRCTRL_DEVPWREN_PWRPDM_Msk (0x1000UL)
#define PWRCTRL_DEVPWREN_PWRMSPI_Pos (11UL)
#define PWRCTRL_DEVPWREN_PWRMSPI_Msk (0x800UL)
#define PWRCTRL_DEVPWREN_PWRSCARD_Pos (10UL)
#define PWRCTRL_DEVPWREN_PWRSCARD_Msk (0x400UL)
#define PWRCTRL_DEVPWREN_PWRADC_Pos (9UL)
#define PWRCTRL_DEVPWREN_PWRADC_Msk (0x200UL)
#define PWRCTRL_DEVPWREN_PWRUART1_Pos (8UL)
#define PWRCTRL_DEVPWREN_PWRUART1_Msk (0x100UL)
#define PWRCTRL_DEVPWREN_PWRUART0_Pos (7UL)
#define PWRCTRL_DEVPWREN_PWRUART0_Msk (0x80UL)
#define PWRCTRL_DEVPWREN_PWRIOM5_Pos (6UL)
#define PWRCTRL_DEVPWREN_PWRIOM5_Msk (0x40UL)
#define PWRCTRL_DEVPWREN_PWRIOM4_Pos (5UL)
#define PWRCTRL_DEVPWREN_PWRIOM4_Msk (0x20UL)
#define PWRCTRL_DEVPWREN_PWRIOM3_Pos (4UL)
#define PWRCTRL_DEVPWREN_PWRIOM3_Msk (0x10UL)
#define PWRCTRL_DEVPWREN_PWRIOM2_Pos (3UL)
#define PWRCTRL_DEVPWREN_PWRIOM2_Msk (0x8UL)
#define PWRCTRL_DEVPWREN_PWRIOM1_Pos (2UL)
#define PWRCTRL_DEVPWREN_PWRIOM1_Msk (0x4UL)
#define PWRCTRL_DEVPWREN_PWRIOM0_Pos (1UL)
#define PWRCTRL_DEVPWREN_PWRIOM0_Msk (0x2UL)
#define PWRCTRL_DEVPWREN_PWRIOS_Pos (0UL)
#define PWRCTRL_DEVPWREN_PWRIOS_Msk (0x1UL)

#define PWRCTRL_MEMPWDINSLEEP_CACHEPWDSLP_Pos (31UL)
#define PWRCTRL_MEMPWDINSLEEP_CACHEPWDSLP_Msk (0x80000000UL)
#define PWRCTRL_MEMPWDINSLEEP_FLASH1PWDSLP_Pos (14UL)
#define PWRCTRL_MEMPWDINSLEEP_FLASH1PWDSLP_Msk (0x4000UL)
#define PWRCTRL_MEMPWDINSLEEP_FLASH0PWDSLP_Pos (13UL)
#define PWRCTRL_MEMPWDINSLEEP_FLASH0PWDSLP_Msk (0x2000UL)
#define PWRCTRL_MEMPWDINSLEEP_SRAMPWDSLP_Pos (3UL)
#define PWRCTRL_MEMPWDINSLEEP_SRAMPWDSLP_Msk (0x1ff8UL)
#define PWRCTRL_MEMPWDINSLEEP_DTCMPWDSLP_Pos (0UL)
#define PWRCTRL_MEMPWDINSLEEP_DTCMPWDSLP_Msk (0x7UL)

#define PWRCTRL_MEMPWREN_CACHEB2_Pos (31UL)
#define PWRCTRL_MEMPWREN_CACHEB2_Msk (0x80000000UL)
#define PWRCTRL_MEMPWREN_CACHEB0_Pos (30UL)
#define PWRCTRL_MEMPWREN_CACHEB0_Msk (0x40000000UL)
#define PWRCTRL_MEMPWREN_FLASH1_Pos (14UL)
#define PWRCTRL_MEMPWREN_FLASH1_Msk (0x4000UL)
#define PWRCTRL_MEMPWREN_FLASH0_Pos (13UL)
#define PWRCTRL_MEMPWREN_FLASH0_Msk (0x2000UL)
#define PWRCTRL_MEMPWREN_SRAM_Pos (3UL)
#define PWRCTRL_MEMPWREN_SRAM_Msk (0x1ff8UL)
#define PWRCTRL_MEMPWREN_DTCM_Pos (0UL)
#define PWRCTRL_MEMPWREN_DTCM_Msk (0x7UL)

#define PWRCTRL_MEMPWRSTATUS_CACHEB2_Pos (16UL)
#define PWRCTRL_MEMPWRSTATUS_CACHEB2_Msk (0x10000UL)
#define PWRCTRL_MEMPWRSTATUS_CACHEB0_Pos (15UL)
#define PWRCTRL_MEMPWRSTATUS_CACHEB0_Msk (0x8000UL)
#define PWRCTRL_MEMPWRSTATUS_FLASH1_Pos (14UL)
#define PWRCTRL_MEMPWRSTATUS_FLASH1_Msk (0x4000UL)
#define PWRCTRL_MEMPWRSTATUS_FLASH0_Pos (13UL)
#define PWRCTRL_MEMPWRSTATUS_FLASH0_Msk (0x2000UL)
#define PWRCTRL_MEMPWRSTATUS_SRAM9_Pos (12UL)
#define PWRCTRL_MEMPWRSTATUS_SRAM9_Msk (0x1000UL)
#define PWRCTRL_MEMPWRSTATUS_SRAM8_Pos (11UL)
#define PWRCTRL_MEMPWRSTATUS_SRAM8_Msk (0x800UL)
#define PWRCTRL_MEMPWRSTATUS_SRAM7_Pos (10UL)
#define PWRCTRL_MEMPWRSTATUS_SRAM7_Msk (0x400UL)
#define PWRCTRL_MEMPWRSTATUS_SRAM6_Pos (9UL)
#define PWRCTRL_MEMPWRSTATUS_SRAM6_Msk (0x200UL)
#define PWRCTRL_MEMPWRSTATUS_SRAM5_Pos (8UL)
#define PWRCTRL_MEMPWRSTATUS_SRAM5_Msk (0x100UL)
#define PWRCTRL_MEMPWRSTATUS_SRAM4_Pos (7UL)
#define PWRCTRL_MEMPWRSTATUS_SRAM4_Msk (0x80UL)
#define PWRCTRL_MEMPWRSTATUS_SRAM3_Pos (6UL)
#define PWRCTRL_MEMPWRSTATUS_SRAM3_Msk (0x40UL)
#define PWRCTRL_MEMPWRSTATUS_SRAM2_Pos (5UL)
#define PWRCTRL_MEMPWRSTATUS_SRAM2_Msk (0x20UL)
#define PWRCTRL_MEMPWRSTATUS_SRAM1_Pos (4UL)
#define PWRCTRL_MEMPWRSTATUS_SRAM1_Msk (0x10UL)
#define PWRCTRL_MEMPWRSTATUS_SRAM0_Pos (3UL)
#define PWRCTRL_MEMPWRSTATUS_SRAM0_Msk (0x8UL)
#define PWRCTRL_MEMPWRSTATUS_DTCM1_Pos (2UL)
#define PWRCTRL_MEMPWRSTATUS_DTCM1_Msk (0x4UL)
#define PWRCTRL_MEMPWRSTATUS_DTCM01_Pos (1UL)
#define PWRCTRL_MEMPWRSTATUS_DTCM01_Msk (0x2UL)
#define PWRCTRL_MEMPWRSTATUS_DTCM00_Pos (0UL)
#define PWRCTRL_MEMPWRSTATUS_DTCM00_Msk (0x1UL)

#define PWRCTRL_DEVPWRSTATUS_BLEH_Pos (9UL)
#define PWRCTRL_DEVPWRSTATUS_BLEH_Msk (0x200UL)
#define PWRCTRL_DEVPWRSTATUS_BLEL_Pos (8UL)
#define PWRCTRL_DEVPWRSTATUS_BLEL_Msk (0x100UL)
#define PWRCTRL_DEVPWRSTATUS_PWRPDM_Pos (7UL)
#define PWRCTRL_DEVPWRSTATUS_PWRPDM_Msk (0x80UL)
#define PWRCTRL_DEVPWRSTATUS_PWRMSPI_Pos (6UL)
#define PWRCTRL_DEVPWRSTATUS_PWRMSPI_Msk (0x40UL)
#define PWRCTRL_DEVPWRSTATUS_PWRADC_Pos (5UL)
#define PWRCTRL_DEVPWRSTATUS_PWRADC_Msk (0x20UL)
#define PWRCTRL_DEVPWRSTATUS_HCPC_Pos (4UL)
#define PWRCTRL_DEVPWRSTATUS_HCPC_Msk (0x10UL)
#define PWRCTRL_DEVPWRSTATUS_HCPB_Pos (3UL)
#define PWRCTRL_DEVPWRSTATUS_HCPB_Msk (0x8UL)
#define PWRCTRL_DEVPWRSTATUS_HCPA_Pos (2UL)
#define PWRCTRL_DEVPWRSTATUS_HCPA_Msk (0x4UL)
#define PWRCTRL_DEVPWRSTATUS_MCUH_Pos (1UL)
#define PWRCTRL_DEVPWRSTATUS_MCUH_Msk (0x2UL)
#define PWRCTRL_DEVPWRSTATUS_MCUL_Pos (0UL)
#define PWRCTRL_DEVPWRSTATUS_MCUL_Msk (0x1UL)

#define PWRCTRL_SRAMCTRL_SRAMLIGHTSLEEP_Pos (8UL)
#define PWRCTRL_SRAMCTRL_SRAMLIGHTSLEEP_Msk (0xfff00UL)
#define PWRCTRL_SRAMCTRL_SRAMMASTERCLKGATE_Pos (2UL)
#define PWRCTRL_SRAMCTRL_SRAMMASTERCLKGATE_Msk (0x4UL)
#define PWRCTRL_SRAMCTRL_SRAMCLKGATE_Pos (1UL)
#define PWRCTRL_SRAMCTRL_SRAMCLKGATE_Msk (0x2UL)

#define PWRCTRL_ADCSTATUS_REFBUFPWD_Pos (5UL)
#define PWRCTRL_ADCSTATUS_REFBUFPWD_Msk (0x20UL)
#define PWRCTRL_ADCSTATUS_REFKEEPPWD_Pos (4UL)
#define PWRCTRL_ADCSTATUS_REFKEEPPWD_Msk (0x10UL)
#define PWRCTRL_ADCSTATUS_VBATPWD_Pos (3UL)
#define PWRCTRL_ADCSTATUS_VBATPWD_Msk (0x8UL)
#define PWRCTRL_ADCSTATUS_VPTATPWD_Pos (2UL)
#define PWRCTRL_ADCSTATUS_VPTATPWD_Msk (0x4UL)
#define PWRCTRL_ADCSTATUS_BGTPWD_Pos (1UL)
#define PWRCTRL_ADCSTATUS_BGTPWD_Msk (0x2UL)
#define PWRCTRL_ADCSTATUS_ADCPWD_Pos (0UL)
#define PWRCTRL_ADCSTATUS_ADCPWD_Msk (0x1UL)

#define PWRCTRL_MISC_MEMVRLPBLE_Pos (6UL)
#define PWRCTRL_MISC_MEMVRLPBLE_Msk (0x40UL)
#define PWRCTRL_MISC_FORCEMEMVRLPTIMERS_Pos (3UL)
#define PWRCTRL_MISC_FORCEMEMVRLPTIMERS_Msk (0x8UL)

#define PWRCTRL_DEVPWREVENTEN_BURSTEVEN_Pos (31UL)
#define PWRCTRL_DEVPWREVENTEN_BURSTEVEN_Msk (0x80000000UL)
#define PWRCTRL_DEVPWREVENTEN_BURSTFEATUREEVEN_Pos (30UL)
#define PWRCTRL_DEVPWREVENTEN_BURSTFEATUREEVEN_Msk (0x40000000UL)
#define PWRCTRL_DEVPWREVENTEN_BLEFEATUREEVEN_Pos (29UL)
#define PWRCTRL_DEVPWREVENTEN_BLEFEATUREEVEN_Msk (0x20000000UL)
#define PWRCTRL_DEVPWREVENTEN_BLELEVEN_Pos (8UL)
#define PWRCTRL_DEVPWREVENTEN_BLELEVEN_Msk (0x100UL)
#define PWRCTRL_DEVPWREVENTEN_PDMEVEN_Pos (7UL)
#define PWRCTRL_DEVPWREVENTEN_PDMEVEN_Msk (0x80UL)
#define PWRCTRL_DEVPWREVENTEN_MSPIEVEN_Pos (6UL)
#define PWRCTRL_DEVPWREVENTEN_MSPIEVEN_Msk (0x40UL)
#define PWRCTRL_DEVPWREVENTEN_ADCEVEN_Pos (5UL)
#define PWRCTRL_DEVPWREVENTEN_ADCEVEN_Msk (0x20UL)
#define PWRCTRL_DEVPWREVENTEN_HCPCEVEN_Pos (4UL)
#define PWRCTRL_DEVPWREVENTEN_HCPCEVEN_Msk (0x10UL)
#define PWRCTRL_DEVPWREVENTEN_HCPBEVEN_Pos (3UL)
#define PWRCTRL_DEVPWREVENTEN_HCPBEVEN_Msk (0x8UL)
#define PWRCTRL_DEVPWREVENTEN_HCPAEVEN_Pos (2UL)
#define PWRCTRL_DEVPWREVENTEN_HCPAEVEN_Msk (0x4UL)
#define PWRCTRL_DEVPWREVENTEN_MCUHEVEN_Pos (1UL)
#define PWRCTRL_DEVPWREVENTEN_MCUHEVEN_Msk (0x2UL)
#define PWRCTRL_DEVPWREVENTEN_MCULEVEN_Pos (0UL)
#define PWRCTRL_DEVPWREVENTEN_MCULEVEN_Msk (0x1UL)

#define PWRCTRL_MEMPWREVENTEN_CACHEB2EN_Pos (31UL)
#define PWRCTRL_MEMPWREVENTEN_CACHEB2EN_Msk (0x80000000UL)
#define PWRCTRL_MEMPWREVENTEN_CACHEB0EN_Pos (30UL)
#define PWRCTRL_MEMPWREVENTEN_CACHEB0EN_Msk (0x40000000UL)
#define PWRCTRL_MEMPWREVENTEN_FLASH1EN_Pos (14UL)
#define PWRCTRL_MEMPWREVENTEN_FLASH1EN_Msk (0x4000UL)
#define PWRCTRL_MEMPWREVENTEN_FLASH0EN_Pos (13UL)
#define PWRCTRL_MEMPWREVENTEN_FLASH0EN_Msk (0x2000UL)
#define PWRCTRL_MEMPWREVENTEN_SRAMEN_Pos (3UL)
#define PWRCTRL_MEMPWREVENTEN_SRAMEN_Msk (0x1ff8UL)
#define PWRCTRL_MEMPWREVENTEN_DTCMEN_Pos (0UL)
#define PWRCTRL_MEMPWREVENTEN_DTCMEN_Msk (0x7UL)







#define RSTGEN_CFG_WDREN_Pos (1UL)
#define RSTGEN_CFG_WDREN_Msk (0x2UL)
#define RSTGEN_CFG_BODHREN_Pos (0UL)
#define RSTGEN_CFG_BODHREN_Msk (0x1UL)

#define RSTGEN_SWPOI_SWPOIKEY_Pos (0UL)
#define RSTGEN_SWPOI_SWPOIKEY_Msk (0xffUL)

#define RSTGEN_SWPOR_SWPORKEY_Pos (0UL)
#define RSTGEN_SWPOR_SWPORKEY_Msk (0xffUL)

#define RSTGEN_TPIURST_TPIURST_Pos (0UL)
#define RSTGEN_TPIURST_TPIURST_Msk (0x1UL)

#define RSTGEN_INTEN_BODH_Pos (0UL)
#define RSTGEN_INTEN_BODH_Msk (0x1UL)

#define RSTGEN_INTSTAT_BODH_Pos (0UL)
#define RSTGEN_INTSTAT_BODH_Msk (0x1UL)

#define RSTGEN_INTCLR_BODH_Pos (0UL)
#define RSTGEN_INTCLR_BODH_Msk (0x1UL)

#define RSTGEN_INTSET_BODH_Pos (0UL)
#define RSTGEN_INTSET_BODH_Msk (0x1UL)

#define RSTGEN_STAT_SBOOT_Pos (31UL)
#define RSTGEN_STAT_SBOOT_Msk (0x80000000UL)
#define RSTGEN_STAT_FBOOT_Pos (30UL)
#define RSTGEN_STAT_FBOOT_Msk (0x40000000UL)
#define RSTGEN_STAT_BOBSTAT_Pos (10UL)
#define RSTGEN_STAT_BOBSTAT_Msk (0x400UL)
#define RSTGEN_STAT_BOFSTAT_Pos (9UL)
#define RSTGEN_STAT_BOFSTAT_Msk (0x200UL)
#define RSTGEN_STAT_BOCSTAT_Pos (8UL)
#define RSTGEN_STAT_BOCSTAT_Msk (0x100UL)
#define RSTGEN_STAT_BOUSTAT_Pos (7UL)
#define RSTGEN_STAT_BOUSTAT_Msk (0x80UL)
#define RSTGEN_STAT_WDRSTAT_Pos (6UL)
#define RSTGEN_STAT_WDRSTAT_Msk (0x40UL)
#define RSTGEN_STAT_DBGRSTAT_Pos (5UL)
#define RSTGEN_STAT_DBGRSTAT_Msk (0x20UL)
#define RSTGEN_STAT_POIRSTAT_Pos (4UL)
#define RSTGEN_STAT_POIRSTAT_Msk (0x10UL)
#define RSTGEN_STAT_SWRSTAT_Pos (3UL)
#define RSTGEN_STAT_SWRSTAT_Msk (0x8UL)
#define RSTGEN_STAT_BORSTAT_Pos (2UL)
#define RSTGEN_STAT_BORSTAT_Msk (0x4UL)
#define RSTGEN_STAT_PORSTAT_Pos (1UL)
#define RSTGEN_STAT_PORSTAT_Msk (0x2UL)
#define RSTGEN_STAT_EXRSTAT_Pos (0UL)
#define RSTGEN_STAT_EXRSTAT_Msk (0x1UL)







#define RTC_CTRLOW_CTRHR_Pos (24UL)
#define RTC_CTRLOW_CTRHR_Msk (0x3f000000UL)
#define RTC_CTRLOW_CTRMIN_Pos (16UL)
#define RTC_CTRLOW_CTRMIN_Msk (0x7f0000UL)
#define RTC_CTRLOW_CTRSEC_Pos (8UL)
#define RTC_CTRLOW_CTRSEC_Msk (0x7f00UL)
#define RTC_CTRLOW_CTR100_Pos (0UL)
#define RTC_CTRLOW_CTR100_Msk (0xffUL)

#define RTC_CTRUP_CTERR_Pos (31UL)
#define RTC_CTRUP_CTERR_Msk (0x80000000UL)
#define RTC_CTRUP_CEB_Pos (28UL)
#define RTC_CTRUP_CEB_Msk (0x10000000UL)
#define RTC_CTRUP_CB_Pos (27UL)
#define RTC_CTRUP_CB_Msk (0x8000000UL)
#define RTC_CTRUP_CTRWKDY_Pos (24UL)
#define RTC_CTRUP_CTRWKDY_Msk (0x7000000UL)
#define RTC_CTRUP_CTRYR_Pos (16UL)
#define RTC_CTRUP_CTRYR_Msk (0xff0000UL)
#define RTC_CTRUP_CTRMO_Pos (8UL)
#define RTC_CTRUP_CTRMO_Msk (0x1f00UL)
#define RTC_CTRUP_CTRDATE_Pos (0UL)
#define RTC_CTRUP_CTRDATE_Msk (0x3fUL)

#define RTC_ALMLOW_ALMHR_Pos (24UL)
#define RTC_ALMLOW_ALMHR_Msk (0x3f000000UL)
#define RTC_ALMLOW_ALMMIN_Pos (16UL)
#define RTC_ALMLOW_ALMMIN_Msk (0x7f0000UL)
#define RTC_ALMLOW_ALMSEC_Pos (8UL)
#define RTC_ALMLOW_ALMSEC_Msk (0x7f00UL)
#define RTC_ALMLOW_ALM100_Pos (0UL)
#define RTC_ALMLOW_ALM100_Msk (0xffUL)

#define RTC_ALMUP_ALMWKDY_Pos (16UL)
#define RTC_ALMUP_ALMWKDY_Msk (0x70000UL)
#define RTC_ALMUP_ALMMO_Pos (8UL)
#define RTC_ALMUP_ALMMO_Msk (0x1f00UL)
#define RTC_ALMUP_ALMDATE_Pos (0UL)
#define RTC_ALMUP_ALMDATE_Msk (0x3fUL)

#define RTC_RTCCTL_HR1224_Pos (5UL)
#define RTC_RTCCTL_HR1224_Msk (0x20UL)
#define RTC_RTCCTL_RSTOP_Pos (4UL)
#define RTC_RTCCTL_RSTOP_Msk (0x10UL)
#define RTC_RTCCTL_RPT_Pos (1UL)
#define RTC_RTCCTL_RPT_Msk (0xeUL)
#define RTC_RTCCTL_WRTC_Pos (0UL)
#define RTC_RTCCTL_WRTC_Msk (0x1UL)

#define RTC_INTEN_ALM_Pos (0UL)
#define RTC_INTEN_ALM_Msk (0x1UL)

#define RTC_INTSTAT_ALM_Pos (0UL)
#define RTC_INTSTAT_ALM_Msk (0x1UL)

#define RTC_INTCLR_ALM_Pos (0UL)
#define RTC_INTCLR_ALM_Msk (0x1UL)

#define RTC_INTSET_ALM_Pos (0UL)
#define RTC_INTSET_ALM_Msk (0x1UL)







#define SCARD_SR_FHF_Pos (6UL)
#define SCARD_SR_FHF_Msk (0x40UL)
#define SCARD_SR_FT2REND_Pos (5UL)
#define SCARD_SR_FT2REND_Msk (0x20UL)
#define SCARD_SR_PE_Pos (4UL)
#define SCARD_SR_PE_Msk (0x10UL)
#define SCARD_SR_OVR_Pos (3UL)
#define SCARD_SR_OVR_Msk (0x8UL)
#define SCARD_SR_FER_Pos (2UL)
#define SCARD_SR_FER_Msk (0x4UL)
#define SCARD_SR_TBERBF_Pos (1UL)
#define SCARD_SR_TBERBF_Msk (0x2UL)
#define SCARD_SR_FNE_Pos (0UL)
#define SCARD_SR_FNE_Msk (0x1UL)

#define SCARD_IER_FHFEN_Pos (6UL)
#define SCARD_IER_FHFEN_Msk (0x40UL)
#define SCARD_IER_FT2RENDEN_Pos (5UL)
#define SCARD_IER_FT2RENDEN_Msk (0x20UL)
#define SCARD_IER_PEEN_Pos (4UL)
#define SCARD_IER_PEEN_Msk (0x10UL)
#define SCARD_IER_OVREN_Pos (3UL)
#define SCARD_IER_OVREN_Msk (0x8UL)
#define SCARD_IER_FEREN_Pos (2UL)
#define SCARD_IER_FEREN_Msk (0x4UL)
#define SCARD_IER_TBERBFEN_Pos (1UL)
#define SCARD_IER_TBERBFEN_Msk (0x2UL)
#define SCARD_IER_FNEEN_Pos (0UL)
#define SCARD_IER_FNEEN_Msk (0x1UL)

#define SCARD_TCR_DMAMD_Pos (7UL)
#define SCARD_TCR_DMAMD_Msk (0x80UL)
#define SCARD_TCR_FIP_Pos (6UL)
#define SCARD_TCR_FIP_Msk (0x40UL)
#define SCARD_TCR_AUTOCONV_Pos (5UL)
#define SCARD_TCR_AUTOCONV_Msk (0x20UL)
#define SCARD_TCR_PROT_Pos (4UL)
#define SCARD_TCR_PROT_Msk (0x10UL)
#define SCARD_TCR_TR_Pos (3UL)
#define SCARD_TCR_TR_Msk (0x8UL)
#define SCARD_TCR_LCT_Pos (2UL)
#define SCARD_TCR_LCT_Msk (0x4UL)
#define SCARD_TCR_SS_Pos (1UL)
#define SCARD_TCR_SS_Msk (0x2UL)
#define SCARD_TCR_CONV_Pos (0UL)
#define SCARD_TCR_CONV_Msk (0x1UL)

#define SCARD_UCR_RETXEN_Pos (3UL)
#define SCARD_UCR_RETXEN_Msk (0x8UL)
#define SCARD_UCR_RSTIN_Pos (2UL)
#define SCARD_UCR_RSTIN_Msk (0x4UL)
#define SCARD_UCR_RIU_Pos (1UL)
#define SCARD_UCR_RIU_Msk (0x2UL)
#define SCARD_UCR_CST_Pos (0UL)
#define SCARD_UCR_CST_Msk (0x1UL)

#define SCARD_DR_DR_Pos (0UL)
#define SCARD_DR_DR_Msk (0xffUL)

#define SCARD_BPRL_BPRL_Pos (0UL)
#define SCARD_BPRL_BPRL_Msk (0xffUL)

#define SCARD_BPRH_BPRH_Pos (0UL)
#define SCARD_BPRH_BPRH_Msk (0xfUL)

#define SCARD_UCR1_ENLASTB_Pos (5UL)
#define SCARD_UCR1_ENLASTB_Msk (0x20UL)
#define SCARD_UCR1_CLKIOV_Pos (4UL)
#define SCARD_UCR1_CLKIOV_Msk (0x10UL)
#define SCARD_UCR1_T1PAREN_Pos (3UL)
#define SCARD_UCR1_T1PAREN_Msk (0x8UL)
#define SCARD_UCR1_STSP_Pos (2UL)
#define SCARD_UCR1_STSP_Msk (0x4UL)
#define SCARD_UCR1_PR_Pos (0UL)
#define SCARD_UCR1_PR_Msk (0x1UL)

#define SCARD_SR1_IDLE_Pos (3UL)
#define SCARD_SR1_IDLE_Msk (0x8UL)
#define SCARD_SR1_SYNCEND_Pos (2UL)
#define SCARD_SR1_SYNCEND_Msk (0x4UL)
#define SCARD_SR1_PRL_Pos (1UL)
#define SCARD_SR1_PRL_Msk (0x2UL)
#define SCARD_SR1_ECNTOVER_Pos (0UL)
#define SCARD_SR1_ECNTOVER_Msk (0x1UL)

#define SCARD_IER1_SYNCENDEN_Pos (2UL)
#define SCARD_IER1_SYNCENDEN_Msk (0x4UL)
#define SCARD_IER1_PRLEN_Pos (1UL)
#define SCARD_IER1_PRLEN_Msk (0x2UL)
#define SCARD_IER1_ECNTOVEREN_Pos (0UL)
#define SCARD_IER1_ECNTOVEREN_Msk (0x1UL)

#define SCARD_ECNTL_ECNTL_Pos (0UL)
#define SCARD_ECNTL_ECNTL_Msk (0xffUL)

#define SCARD_ECNTH_ECNTH_Pos (0UL)
#define SCARD_ECNTH_ECNTH_Msk (0xffUL)

#define SCARD_GTR_GTR_Pos (0UL)
#define SCARD_GTR_GTR_Msk (0xffUL)

#define SCARD_RETXCNT_RETXCNT_Pos (0UL)
#define SCARD_RETXCNT_RETXCNT_Msk (0xfUL)

#define SCARD_RETXCNTRMI_RETXCNTRMI_Pos (0UL)
#define SCARD_RETXCNTRMI_RETXCNTRMI_Msk (0xfUL)

#define SCARD_CLKCTRL_APBCLKEN_Pos (1UL)
#define SCARD_CLKCTRL_APBCLKEN_Msk (0x2UL)
#define SCARD_CLKCTRL_CLKEN_Pos (0UL)
#define SCARD_CLKCTRL_CLKEN_Msk (0x1UL)







#define SECURITY_CTRL_CRCERROR_Pos (31UL)
#define SECURITY_CTRL_CRCERROR_Msk (0x80000000UL)
#define SECURITY_CTRL_FUNCTION_Pos (4UL)
#define SECURITY_CTRL_FUNCTION_Msk (0xf0UL)
#define SECURITY_CTRL_ENABLE_Pos (0UL)
#define SECURITY_CTRL_ENABLE_Msk (0x1UL)

#define SECURITY_SRCADDR_ADDR_Pos (0UL)
#define SECURITY_SRCADDR_ADDR_Msk (0xffffffffUL)

#define SECURITY_LEN_LEN_Pos (2UL)
#define SECURITY_LEN_LEN_Msk (0xffffcUL)

#define SECURITY_RESULT_CRC_Pos (0UL)
#define SECURITY_RESULT_CRC_Msk (0xffffffffUL)

#define SECURITY_LOCKCTRL_SELECT_Pos (0UL)
#define SECURITY_LOCKCTRL_SELECT_Msk (0xffUL)

#define SECURITY_LOCKSTAT_STATUS_Pos (0UL)
#define SECURITY_LOCKSTAT_STATUS_Msk (0xffffffffUL)

#define SECURITY_KEY0_KEY0_Pos (0UL)
#define SECURITY_KEY0_KEY0_Msk (0xffffffffUL)

#define SECURITY_KEY1_KEY1_Pos (0UL)
#define SECURITY_KEY1_KEY1_Msk (0xffffffffUL)

#define SECURITY_KEY2_KEY2_Pos (0UL)
#define SECURITY_KEY2_KEY2_Msk (0xffffffffUL)

#define SECURITY_KEY3_KEY3_Pos (0UL)
#define SECURITY_KEY3_KEY3_Msk (0xffffffffUL)







#define UART0_DR_OEDATA_Pos (11UL)
#define UART0_DR_OEDATA_Msk (0x800UL)
#define UART0_DR_BEDATA_Pos (10UL)
#define UART0_DR_BEDATA_Msk (0x400UL)
#define UART0_DR_PEDATA_Pos (9UL)
#define UART0_DR_PEDATA_Msk (0x200UL)
#define UART0_DR_FEDATA_Pos (8UL)
#define UART0_DR_FEDATA_Msk (0x100UL)
#define UART0_DR_DATA_Pos (0UL)
#define UART0_DR_DATA_Msk (0xffUL)

#define UART0_RSR_OESTAT_Pos (3UL)
#define UART0_RSR_OESTAT_Msk (0x8UL)
#define UART0_RSR_BESTAT_Pos (2UL)
#define UART0_RSR_BESTAT_Msk (0x4UL)
#define UART0_RSR_PESTAT_Pos (1UL)
#define UART0_RSR_PESTAT_Msk (0x2UL)
#define UART0_RSR_FESTAT_Pos (0UL)
#define UART0_RSR_FESTAT_Msk (0x1UL)

#define UART0_FR_TXBUSY_Pos (8UL)
#define UART0_FR_TXBUSY_Msk (0x100UL)
#define UART0_FR_TXFE_Pos (7UL)
#define UART0_FR_TXFE_Msk (0x80UL)
#define UART0_FR_RXFF_Pos (6UL)
#define UART0_FR_RXFF_Msk (0x40UL)
#define UART0_FR_TXFF_Pos (5UL)
#define UART0_FR_TXFF_Msk (0x20UL)
#define UART0_FR_RXFE_Pos (4UL)
#define UART0_FR_RXFE_Msk (0x10UL)
#define UART0_FR_BUSY_Pos (3UL)
#define UART0_FR_BUSY_Msk (0x8UL)
#define UART0_FR_DCD_Pos (2UL)
#define UART0_FR_DCD_Msk (0x4UL)
#define UART0_FR_DSR_Pos (1UL)
#define UART0_FR_DSR_Msk (0x2UL)
#define UART0_FR_CTS_Pos (0UL)
#define UART0_FR_CTS_Msk (0x1UL)

#define UART0_ILPR_ILPDVSR_Pos (0UL)
#define UART0_ILPR_ILPDVSR_Msk (0xffUL)

#define UART0_IBRD_DIVINT_Pos (0UL)
#define UART0_IBRD_DIVINT_Msk (0xffffUL)

#define UART0_FBRD_DIVFRAC_Pos (0UL)
#define UART0_FBRD_DIVFRAC_Msk (0x3fUL)

#define UART0_LCRH_SPS_Pos (7UL)
#define UART0_LCRH_SPS_Msk (0x80UL)
#define UART0_LCRH_WLEN_Pos (5UL)
#define UART0_LCRH_WLEN_Msk (0x60UL)
#define UART0_LCRH_FEN_Pos (4UL)
#define UART0_LCRH_FEN_Msk (0x10UL)
#define UART0_LCRH_STP2_Pos (3UL)
#define UART0_LCRH_STP2_Msk (0x8UL)
#define UART0_LCRH_EPS_Pos (2UL)
#define UART0_LCRH_EPS_Msk (0x4UL)
#define UART0_LCRH_PEN_Pos (1UL)
#define UART0_LCRH_PEN_Msk (0x2UL)
#define UART0_LCRH_BRK_Pos (0UL)
#define UART0_LCRH_BRK_Msk (0x1UL)

#define UART0_CR_CTSEN_Pos (15UL)
#define UART0_CR_CTSEN_Msk (0x8000UL)
#define UART0_CR_RTSEN_Pos (14UL)
#define UART0_CR_RTSEN_Msk (0x4000UL)
#define UART0_CR_OUT2_Pos (13UL)
#define UART0_CR_OUT2_Msk (0x2000UL)
#define UART0_CR_OUT1_Pos (12UL)
#define UART0_CR_OUT1_Msk (0x1000UL)
#define UART0_CR_RTS_Pos (11UL)
#define UART0_CR_RTS_Msk (0x800UL)
#define UART0_CR_DTR_Pos (10UL)
#define UART0_CR_DTR_Msk (0x400UL)
#define UART0_CR_RXE_Pos (9UL)
#define UART0_CR_RXE_Msk (0x200UL)
#define UART0_CR_TXE_Pos (8UL)
#define UART0_CR_TXE_Msk (0x100UL)
#define UART0_CR_LBE_Pos (7UL)
#define UART0_CR_LBE_Msk (0x80UL)
#define UART0_CR_CLKSEL_Pos (4UL)
#define UART0_CR_CLKSEL_Msk (0x70UL)
#define UART0_CR_CLKEN_Pos (3UL)
#define UART0_CR_CLKEN_Msk (0x8UL)
#define UART0_CR_SIRLP_Pos (2UL)
#define UART0_CR_SIRLP_Msk (0x4UL)
#define UART0_CR_SIREN_Pos (1UL)
#define UART0_CR_SIREN_Msk (0x2UL)
#define UART0_CR_UARTEN_Pos (0UL)
#define UART0_CR_UARTEN_Msk (0x1UL)

#define UART0_IFLS_RXIFLSEL_Pos (3UL)
#define UART0_IFLS_RXIFLSEL_Msk (0x38UL)
#define UART0_IFLS_TXIFLSEL_Pos (0UL)
#define UART0_IFLS_TXIFLSEL_Msk (0x7UL)

#define UART0_IER_OEIM_Pos (10UL)
#define UART0_IER_OEIM_Msk (0x400UL)
#define UART0_IER_BEIM_Pos (9UL)
#define UART0_IER_BEIM_Msk (0x200UL)
#define UART0_IER_PEIM_Pos (8UL)
#define UART0_IER_PEIM_Msk (0x100UL)
#define UART0_IER_FEIM_Pos (7UL)
#define UART0_IER_FEIM_Msk (0x80UL)
#define UART0_IER_RTIM_Pos (6UL)
#define UART0_IER_RTIM_Msk (0x40UL)
#define UART0_IER_TXIM_Pos (5UL)
#define UART0_IER_TXIM_Msk (0x20UL)
#define UART0_IER_RXIM_Pos (4UL)
#define UART0_IER_RXIM_Msk (0x10UL)
#define UART0_IER_DSRMIM_Pos (3UL)
#define UART0_IER_DSRMIM_Msk (0x8UL)
#define UART0_IER_DCDMIM_Pos (2UL)
#define UART0_IER_DCDMIM_Msk (0x4UL)
#define UART0_IER_CTSMIM_Pos (1UL)
#define UART0_IER_CTSMIM_Msk (0x2UL)
#define UART0_IER_TXCMPMIM_Pos (0UL)
#define UART0_IER_TXCMPMIM_Msk (0x1UL)

#define UART0_IES_OERIS_Pos (10UL)
#define UART0_IES_OERIS_Msk (0x400UL)
#define UART0_IES_BERIS_Pos (9UL)
#define UART0_IES_BERIS_Msk (0x200UL)
#define UART0_IES_PERIS_Pos (8UL)
#define UART0_IES_PERIS_Msk (0x100UL)
#define UART0_IES_FERIS_Pos (7UL)
#define UART0_IES_FERIS_Msk (0x80UL)
#define UART0_IES_RTRIS_Pos (6UL)
#define UART0_IES_RTRIS_Msk (0x40UL)
#define UART0_IES_TXRIS_Pos (5UL)
#define UART0_IES_TXRIS_Msk (0x20UL)
#define UART0_IES_RXRIS_Pos (4UL)
#define UART0_IES_RXRIS_Msk (0x10UL)
#define UART0_IES_DSRMRIS_Pos (3UL)
#define UART0_IES_DSRMRIS_Msk (0x8UL)
#define UART0_IES_DCDMRIS_Pos (2UL)
#define UART0_IES_DCDMRIS_Msk (0x4UL)
#define UART0_IES_CTSMRIS_Pos (1UL)
#define UART0_IES_CTSMRIS_Msk (0x2UL)
#define UART0_IES_TXCMPMRIS_Pos (0UL)
#define UART0_IES_TXCMPMRIS_Msk (0x1UL)

#define UART0_MIS_OEMIS_Pos (10UL)
#define UART0_MIS_OEMIS_Msk (0x400UL)
#define UART0_MIS_BEMIS_Pos (9UL)
#define UART0_MIS_BEMIS_Msk (0x200UL)
#define UART0_MIS_PEMIS_Pos (8UL)
#define UART0_MIS_PEMIS_Msk (0x100UL)
#define UART0_MIS_FEMIS_Pos (7UL)
#define UART0_MIS_FEMIS_Msk (0x80UL)
#define UART0_MIS_RTMIS_Pos (6UL)
#define UART0_MIS_RTMIS_Msk (0x40UL)
#define UART0_MIS_TXMIS_Pos (5UL)
#define UART0_MIS_TXMIS_Msk (0x20UL)
#define UART0_MIS_RXMIS_Pos (4UL)
#define UART0_MIS_RXMIS_Msk (0x10UL)
#define UART0_MIS_DSRMMIS_Pos (3UL)
#define UART0_MIS_DSRMMIS_Msk (0x8UL)
#define UART0_MIS_DCDMMIS_Pos (2UL)
#define UART0_MIS_DCDMMIS_Msk (0x4UL)
#define UART0_MIS_CTSMMIS_Pos (1UL)
#define UART0_MIS_CTSMMIS_Msk (0x2UL)
#define UART0_MIS_TXCMPMMIS_Pos (0UL)
#define UART0_MIS_TXCMPMMIS_Msk (0x1UL)

#define UART0_IEC_OEIC_Pos (10UL)
#define UART0_IEC_OEIC_Msk (0x400UL)
#define UART0_IEC_BEIC_Pos (9UL)
#define UART0_IEC_BEIC_Msk (0x200UL)
#define UART0_IEC_PEIC_Pos (8UL)
#define UART0_IEC_PEIC_Msk (0x100UL)
#define UART0_IEC_FEIC_Pos (7UL)
#define UART0_IEC_FEIC_Msk (0x80UL)
#define UART0_IEC_RTIC_Pos (6UL)
#define UART0_IEC_RTIC_Msk (0x40UL)
#define UART0_IEC_TXIC_Pos (5UL)
#define UART0_IEC_TXIC_Msk (0x20UL)
#define UART0_IEC_RXIC_Pos (4UL)
#define UART0_IEC_RXIC_Msk (0x10UL)
#define UART0_IEC_DSRMIC_Pos (3UL)
#define UART0_IEC_DSRMIC_Msk (0x8UL)
#define UART0_IEC_DCDMIC_Pos (2UL)
#define UART0_IEC_DCDMIC_Msk (0x4UL)
#define UART0_IEC_CTSMIC_Pos (1UL)
#define UART0_IEC_CTSMIC_Msk (0x2UL)
#define UART0_IEC_TXCMPMIC_Pos (0UL)
#define UART0_IEC_TXCMPMIC_Msk (0x1UL)







#define VCOMP_CFG_LVLSEL_Pos (16UL)
#define VCOMP_CFG_LVLSEL_Msk (0xf0000UL)
#define VCOMP_CFG_NSEL_Pos (8UL)
#define VCOMP_CFG_NSEL_Msk (0x300UL)
#define VCOMP_CFG_PSEL_Pos (0UL)
#define VCOMP_CFG_PSEL_Msk (0x3UL)

#define VCOMP_STAT_PWDSTAT_Pos (1UL)
#define VCOMP_STAT_PWDSTAT_Msk (0x2UL)
#define VCOMP_STAT_CMPOUT_Pos (0UL)
#define VCOMP_STAT_CMPOUT_Msk (0x1UL)

#define VCOMP_PWDKEY_PWDKEY_Pos (0UL)
#define VCOMP_PWDKEY_PWDKEY_Msk (0xffffffffUL)

#define VCOMP_INTEN_OUTHI_Pos (1UL)
#define VCOMP_INTEN_OUTHI_Msk (0x2UL)
#define VCOMP_INTEN_OUTLOW_Pos (0UL)
#define VCOMP_INTEN_OUTLOW_Msk (0x1UL)

#define VCOMP_INTSTAT_OUTHI_Pos (1UL)
#define VCOMP_INTSTAT_OUTHI_Msk (0x2UL)
#define VCOMP_INTSTAT_OUTLOW_Pos (0UL)
#define VCOMP_INTSTAT_OUTLOW_Msk (0x1UL)

#define VCOMP_INTCLR_OUTHI_Pos (1UL)
#define VCOMP_INTCLR_OUTHI_Msk (0x2UL)
#define VCOMP_INTCLR_OUTLOW_Pos (0UL)
#define VCOMP_INTCLR_OUTLOW_Msk (0x1UL)

#define VCOMP_INTSET_OUTHI_Pos (1UL)
#define VCOMP_INTSET_OUTHI_Msk (0x2UL)
#define VCOMP_INTSET_OUTLOW_Pos (0UL)
#define VCOMP_INTSET_OUTLOW_Msk (0x1UL)







#define WDT_CFG_CLKSEL_Pos (24UL)
#define WDT_CFG_CLKSEL_Msk (0x7000000UL)
#define WDT_CFG_INTVAL_Pos (16UL)
#define WDT_CFG_INTVAL_Msk (0xff0000UL)
#define WDT_CFG_RESVAL_Pos (8UL)
#define WDT_CFG_RESVAL_Msk (0xff00UL)
#define WDT_CFG_RESEN_Pos (2UL)
#define WDT_CFG_RESEN_Msk (0x4UL)
#define WDT_CFG_INTEN_Pos (1UL)
#define WDT_CFG_INTEN_Msk (0x2UL)
#define WDT_CFG_WDTEN_Pos (0UL)
#define WDT_CFG_WDTEN_Msk (0x1UL)

#define WDT_RSTRT_RSTRT_Pos (0UL)
#define WDT_RSTRT_RSTRT_Msk (0xffUL)

#define WDT_LOCK_LOCK_Pos (0UL)
#define WDT_LOCK_LOCK_Msk (0xffUL)

#define WDT_COUNT_COUNT_Pos (0UL)
#define WDT_COUNT_COUNT_Msk (0xffUL)

#define WDT_INTEN_WDTINT_Pos (0UL)
#define WDT_INTEN_WDTINT_Msk (0x1UL)

#define WDT_INTSTAT_WDTINT_Pos (0UL)
#define WDT_INTSTAT_WDTINT_Msk (0x1UL)

#define WDT_INTCLR_WDTINT_Pos (0UL)
#define WDT_INTCLR_WDTINT_Msk (0x1UL)

#define WDT_INTSET_WDTINT_Pos (0UL)
#define WDT_INTSET_WDTINT_Msk (0x1UL)
# 15021 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/CMSIS/AmbiqMicro/Include/apollo3.h"
typedef enum {
  ADC_CFG_CLKSEL_OFF = 0,




  ADC_CFG_CLKSEL_HFRC = 1,
  ADC_CFG_CLKSEL_HFRC_DIV2 = 2,
} ADC_CFG_CLKSEL_Enum;


typedef enum {
  ADC_CFG_TRIGPOL_RISING_EDGE = 0,
  ADC_CFG_TRIGPOL_FALLING_EDGE = 1,
} ADC_CFG_TRIGPOL_Enum;


typedef enum {
  ADC_CFG_TRIGSEL_EXT0 = 0,
  ADC_CFG_TRIGSEL_EXT1 = 1,
  ADC_CFG_TRIGSEL_EXT2 = 2,
  ADC_CFG_TRIGSEL_EXT3 = 3,
  ADC_CFG_TRIGSEL_VCOMP = 4,
  ADC_CFG_TRIGSEL_SWT = 7,
} ADC_CFG_TRIGSEL_Enum;


typedef enum {
  ADC_CFG_DFIFORDEN_DIS = 0,

  ADC_CFG_DFIFORDEN_EN = 1,

} ADC_CFG_DFIFORDEN_Enum;


typedef enum {
  ADC_CFG_REFSEL_INT2P0 = 0,
  ADC_CFG_REFSEL_INT1P5 = 1,
  ADC_CFG_REFSEL_EXT2P0 = 2,
  ADC_CFG_REFSEL_EXT1P5 = 3,
} ADC_CFG_REFSEL_Enum;


typedef enum {
  ADC_CFG_CKMODE_LPCKMODE = 0,

  ADC_CFG_CKMODE_LLCKMODE = 1,

} ADC_CFG_CKMODE_Enum;


typedef enum {
  ADC_CFG_LPMODE_MODE0 = 0,


  ADC_CFG_LPMODE_MODE1 = 1,




} ADC_CFG_LPMODE_Enum;


typedef enum {
  ADC_CFG_RPTEN_SINGLE_SCAN = 0,

  ADC_CFG_RPTEN_REPEATING_SCAN = 1,






} ADC_CFG_RPTEN_Enum;


typedef enum {
  ADC_CFG_ADCEN_DIS = 0,
  ADC_CFG_ADCEN_EN = 1,
} ADC_CFG_ADCEN_Enum;



typedef enum {
  ADC_STAT_PWDSTAT_ON = 0,
  ADC_STAT_PWDSTAT_POWERED_DOWN = 1,
} ADC_STAT_PWDSTAT_Enum;



typedef enum {
  ADC_SWT_SWT_GEN_SW_TRIGGER = 55,
} ADC_SWT_SWT_Enum;



typedef enum {
  ADC_SL0CFG_ADSEL0_AVG_1_MSRMT = 0,

  ADC_SL0CFG_ADSEL0_AVG_2_MSRMTS = 1,

  ADC_SL0CFG_ADSEL0_AVG_4_MSRMTS = 2,

  ADC_SL0CFG_ADSEL0_AVG_8_MSRMT = 3,

  ADC_SL0CFG_ADSEL0_AVG_16_MSRMTS = 4,

  ADC_SL0CFG_ADSEL0_AVG_32_MSRMTS = 5,

  ADC_SL0CFG_ADSEL0_AVG_64_MSRMTS = 6,

  ADC_SL0CFG_ADSEL0_AVG_128_MSRMTS = 7,

} ADC_SL0CFG_ADSEL0_Enum;


typedef enum {
  ADC_SL0CFG_PRMODE0_P14B = 0,
  ADC_SL0CFG_PRMODE0_P12B = 1,
  ADC_SL0CFG_PRMODE0_P10B = 2,
  ADC_SL0CFG_PRMODE0_P8B = 3,
} ADC_SL0CFG_PRMODE0_Enum;


typedef enum {
  ADC_SL0CFG_CHSEL0_SE0 = 0,
  ADC_SL0CFG_CHSEL0_SE1 = 1,
  ADC_SL0CFG_CHSEL0_SE2 = 2,
  ADC_SL0CFG_CHSEL0_SE3 = 3,
  ADC_SL0CFG_CHSEL0_SE4 = 4,
  ADC_SL0CFG_CHSEL0_SE5 = 5,
  ADC_SL0CFG_CHSEL0_SE6 = 6,
  ADC_SL0CFG_CHSEL0_SE7 = 7,
  ADC_SL0CFG_CHSEL0_SE8 = 8,
  ADC_SL0CFG_CHSEL0_SE9 = 9,
  ADC_SL0CFG_CHSEL0_DF0 = 10,

  ADC_SL0CFG_CHSEL0_DF1 = 11,

  ADC_SL0CFG_CHSEL0_TEMP = 12,
  ADC_SL0CFG_CHSEL0_BATT = 13,
  ADC_SL0CFG_CHSEL0_VSS = 14,
} ADC_SL0CFG_CHSEL0_Enum;


typedef enum {
  ADC_SL0CFG_WCEN0_WCEN = 1,
} ADC_SL0CFG_WCEN0_Enum;


typedef enum {
  ADC_SL0CFG_SLEN0_SLEN = 1,
} ADC_SL0CFG_SLEN0_Enum;



typedef enum {
  ADC_SL1CFG_ADSEL1_AVG_1_MSRMT = 0,

  ADC_SL1CFG_ADSEL1_AVG_2_MSRMTS = 1,

  ADC_SL1CFG_ADSEL1_AVG_4_MSRMTS = 2,

  ADC_SL1CFG_ADSEL1_AVG_8_MSRMT = 3,

  ADC_SL1CFG_ADSEL1_AVG_16_MSRMTS = 4,

  ADC_SL1CFG_ADSEL1_AVG_32_MSRMTS = 5,

  ADC_SL1CFG_ADSEL1_AVG_64_MSRMTS = 6,

  ADC_SL1CFG_ADSEL1_AVG_128_MSRMTS = 7,

} ADC_SL1CFG_ADSEL1_Enum;


typedef enum {
  ADC_SL1CFG_PRMODE1_P14B = 0,
  ADC_SL1CFG_PRMODE1_P12B = 1,
  ADC_SL1CFG_PRMODE1_P10B = 2,
  ADC_SL1CFG_PRMODE1_P8B = 3,
} ADC_SL1CFG_PRMODE1_Enum;


typedef enum {
  ADC_SL1CFG_CHSEL1_SE0 = 0,
  ADC_SL1CFG_CHSEL1_SE1 = 1,
  ADC_SL1CFG_CHSEL1_SE2 = 2,
  ADC_SL1CFG_CHSEL1_SE3 = 3,
  ADC_SL1CFG_CHSEL1_SE4 = 4,
  ADC_SL1CFG_CHSEL1_SE5 = 5,
  ADC_SL1CFG_CHSEL1_SE6 = 6,
  ADC_SL1CFG_CHSEL1_SE7 = 7,
  ADC_SL1CFG_CHSEL1_SE8 = 8,
  ADC_SL1CFG_CHSEL1_SE9 = 9,
  ADC_SL1CFG_CHSEL1_DF0 = 10,

  ADC_SL1CFG_CHSEL1_DF1 = 11,

  ADC_SL1CFG_CHSEL1_TEMP = 12,
  ADC_SL1CFG_CHSEL1_BATT = 13,
  ADC_SL1CFG_CHSEL1_VSS = 14,
} ADC_SL1CFG_CHSEL1_Enum;


typedef enum {
  ADC_SL1CFG_WCEN1_WCEN = 1,
} ADC_SL1CFG_WCEN1_Enum;


typedef enum {
  ADC_SL1CFG_SLEN1_SLEN = 1,
} ADC_SL1CFG_SLEN1_Enum;



typedef enum {
  ADC_SL2CFG_ADSEL2_AVG_1_MSRMT = 0,

  ADC_SL2CFG_ADSEL2_AVG_2_MSRMTS = 1,

  ADC_SL2CFG_ADSEL2_AVG_4_MSRMTS = 2,

  ADC_SL2CFG_ADSEL2_AVG_8_MSRMT = 3,

  ADC_SL2CFG_ADSEL2_AVG_16_MSRMTS = 4,

  ADC_SL2CFG_ADSEL2_AVG_32_MSRMTS = 5,

  ADC_SL2CFG_ADSEL2_AVG_64_MSRMTS = 6,

  ADC_SL2CFG_ADSEL2_AVG_128_MSRMTS = 7,

} ADC_SL2CFG_ADSEL2_Enum;


typedef enum {
  ADC_SL2CFG_PRMODE2_P14B = 0,
  ADC_SL2CFG_PRMODE2_P12B = 1,
  ADC_SL2CFG_PRMODE2_P10B = 2,
  ADC_SL2CFG_PRMODE2_P8B = 3,
} ADC_SL2CFG_PRMODE2_Enum;


typedef enum {
  ADC_SL2CFG_CHSEL2_SE0 = 0,
  ADC_SL2CFG_CHSEL2_SE1 = 1,
  ADC_SL2CFG_CHSEL2_SE2 = 2,
  ADC_SL2CFG_CHSEL2_SE3 = 3,
  ADC_SL2CFG_CHSEL2_SE4 = 4,
  ADC_SL2CFG_CHSEL2_SE5 = 5,
  ADC_SL2CFG_CHSEL2_SE6 = 6,
  ADC_SL2CFG_CHSEL2_SE7 = 7,
  ADC_SL2CFG_CHSEL2_SE8 = 8,
  ADC_SL2CFG_CHSEL2_SE9 = 9,
  ADC_SL2CFG_CHSEL2_DF0 = 10,

  ADC_SL2CFG_CHSEL2_DF1 = 11,

  ADC_SL2CFG_CHSEL2_TEMP = 12,
  ADC_SL2CFG_CHSEL2_BATT = 13,
  ADC_SL2CFG_CHSEL2_VSS = 14,
} ADC_SL2CFG_CHSEL2_Enum;


typedef enum {
  ADC_SL2CFG_WCEN2_WCEN = 1,
} ADC_SL2CFG_WCEN2_Enum;


typedef enum {
  ADC_SL2CFG_SLEN2_SLEN = 1,
} ADC_SL2CFG_SLEN2_Enum;



typedef enum {
  ADC_SL3CFG_ADSEL3_AVG_1_MSRMT = 0,

  ADC_SL3CFG_ADSEL3_AVG_2_MSRMTS = 1,

  ADC_SL3CFG_ADSEL3_AVG_4_MSRMTS = 2,

  ADC_SL3CFG_ADSEL3_AVG_8_MSRMT = 3,

  ADC_SL3CFG_ADSEL3_AVG_16_MSRMTS = 4,

  ADC_SL3CFG_ADSEL3_AVG_32_MSRMTS = 5,

  ADC_SL3CFG_ADSEL3_AVG_64_MSRMTS = 6,

  ADC_SL3CFG_ADSEL3_AVG_128_MSRMTS = 7,

} ADC_SL3CFG_ADSEL3_Enum;


typedef enum {
  ADC_SL3CFG_PRMODE3_P14B = 0,
  ADC_SL3CFG_PRMODE3_P12B = 1,
  ADC_SL3CFG_PRMODE3_P10B = 2,
  ADC_SL3CFG_PRMODE3_P8B = 3,
} ADC_SL3CFG_PRMODE3_Enum;


typedef enum {
  ADC_SL3CFG_CHSEL3_SE0 = 0,
  ADC_SL3CFG_CHSEL3_SE1 = 1,
  ADC_SL3CFG_CHSEL3_SE2 = 2,
  ADC_SL3CFG_CHSEL3_SE3 = 3,
  ADC_SL3CFG_CHSEL3_SE4 = 4,
  ADC_SL3CFG_CHSEL3_SE5 = 5,
  ADC_SL3CFG_CHSEL3_SE6 = 6,
  ADC_SL3CFG_CHSEL3_SE7 = 7,
  ADC_SL3CFG_CHSEL3_SE8 = 8,
  ADC_SL3CFG_CHSEL3_SE9 = 9,
  ADC_SL3CFG_CHSEL3_DF0 = 10,

  ADC_SL3CFG_CHSEL3_DF1 = 11,

  ADC_SL3CFG_CHSEL3_TEMP = 12,
  ADC_SL3CFG_CHSEL3_BATT = 13,
  ADC_SL3CFG_CHSEL3_VSS = 14,
} ADC_SL3CFG_CHSEL3_Enum;


typedef enum {
  ADC_SL3CFG_WCEN3_WCEN = 1,
} ADC_SL3CFG_WCEN3_Enum;


typedef enum {
  ADC_SL3CFG_SLEN3_SLEN = 1,
} ADC_SL3CFG_SLEN3_Enum;



typedef enum {
  ADC_SL4CFG_ADSEL4_AVG_1_MSRMT = 0,

  ADC_SL4CFG_ADSEL4_AVG_2_MSRMTS = 1,

  ADC_SL4CFG_ADSEL4_AVG_4_MSRMTS = 2,

  ADC_SL4CFG_ADSEL4_AVG_8_MSRMT = 3,

  ADC_SL4CFG_ADSEL4_AVG_16_MSRMTS = 4,

  ADC_SL4CFG_ADSEL4_AVG_32_MSRMTS = 5,

  ADC_SL4CFG_ADSEL4_AVG_64_MSRMTS = 6,

  ADC_SL4CFG_ADSEL4_AVG_128_MSRMTS = 7,

} ADC_SL4CFG_ADSEL4_Enum;


typedef enum {
  ADC_SL4CFG_PRMODE4_P14B = 0,
  ADC_SL4CFG_PRMODE4_P12B = 1,
  ADC_SL4CFG_PRMODE4_P10B = 2,
  ADC_SL4CFG_PRMODE4_P8B = 3,
} ADC_SL4CFG_PRMODE4_Enum;


typedef enum {
  ADC_SL4CFG_CHSEL4_SE0 = 0,
  ADC_SL4CFG_CHSEL4_SE1 = 1,
  ADC_SL4CFG_CHSEL4_SE2 = 2,
  ADC_SL4CFG_CHSEL4_SE3 = 3,
  ADC_SL4CFG_CHSEL4_SE4 = 4,
  ADC_SL4CFG_CHSEL4_SE5 = 5,
  ADC_SL4CFG_CHSEL4_SE6 = 6,
  ADC_SL4CFG_CHSEL4_SE7 = 7,
  ADC_SL4CFG_CHSEL4_SE8 = 8,
  ADC_SL4CFG_CHSEL4_SE9 = 9,
  ADC_SL4CFG_CHSEL4_DF0 = 10,

  ADC_SL4CFG_CHSEL4_DF1 = 11,

  ADC_SL4CFG_CHSEL4_TEMP = 12,
  ADC_SL4CFG_CHSEL4_BATT = 13,
  ADC_SL4CFG_CHSEL4_VSS = 14,
} ADC_SL4CFG_CHSEL4_Enum;


typedef enum {
  ADC_SL4CFG_WCEN4_WCEN = 1,
} ADC_SL4CFG_WCEN4_Enum;


typedef enum {
  ADC_SL4CFG_SLEN4_SLEN = 1,
} ADC_SL4CFG_SLEN4_Enum;



typedef enum {
  ADC_SL5CFG_ADSEL5_AVG_1_MSRMT = 0,

  ADC_SL5CFG_ADSEL5_AVG_2_MSRMTS = 1,

  ADC_SL5CFG_ADSEL5_AVG_4_MSRMTS = 2,

  ADC_SL5CFG_ADSEL5_AVG_8_MSRMT = 3,

  ADC_SL5CFG_ADSEL5_AVG_16_MSRMTS = 4,

  ADC_SL5CFG_ADSEL5_AVG_32_MSRMTS = 5,

  ADC_SL5CFG_ADSEL5_AVG_64_MSRMTS = 6,

  ADC_SL5CFG_ADSEL5_AVG_128_MSRMTS = 7,

} ADC_SL5CFG_ADSEL5_Enum;


typedef enum {
  ADC_SL5CFG_PRMODE5_P14B = 0,
  ADC_SL5CFG_PRMODE5_P12B = 1,
  ADC_SL5CFG_PRMODE5_P10B = 2,
  ADC_SL5CFG_PRMODE5_P8B = 3,
} ADC_SL5CFG_PRMODE5_Enum;


typedef enum {
  ADC_SL5CFG_CHSEL5_SE0 = 0,
  ADC_SL5CFG_CHSEL5_SE1 = 1,
  ADC_SL5CFG_CHSEL5_SE2 = 2,
  ADC_SL5CFG_CHSEL5_SE3 = 3,
  ADC_SL5CFG_CHSEL5_SE4 = 4,
  ADC_SL5CFG_CHSEL5_SE5 = 5,
  ADC_SL5CFG_CHSEL5_SE6 = 6,
  ADC_SL5CFG_CHSEL5_SE7 = 7,
  ADC_SL5CFG_CHSEL5_SE8 = 8,
  ADC_SL5CFG_CHSEL5_SE9 = 9,
  ADC_SL5CFG_CHSEL5_DF0 = 10,

  ADC_SL5CFG_CHSEL5_DF1 = 11,

  ADC_SL5CFG_CHSEL5_TEMP = 12,
  ADC_SL5CFG_CHSEL5_BATT = 13,
  ADC_SL5CFG_CHSEL5_VSS = 14,
} ADC_SL5CFG_CHSEL5_Enum;


typedef enum {
  ADC_SL5CFG_WCEN5_WCEN = 1,
} ADC_SL5CFG_WCEN5_Enum;


typedef enum {
  ADC_SL5CFG_SLEN5_SLEN = 1,
} ADC_SL5CFG_SLEN5_Enum;



typedef enum {
  ADC_SL6CFG_ADSEL6_AVG_1_MSRMT = 0,

  ADC_SL6CFG_ADSEL6_AVG_2_MSRMTS = 1,

  ADC_SL6CFG_ADSEL6_AVG_4_MSRMTS = 2,

  ADC_SL6CFG_ADSEL6_AVG_8_MSRMT = 3,

  ADC_SL6CFG_ADSEL6_AVG_16_MSRMTS = 4,

  ADC_SL6CFG_ADSEL6_AVG_32_MSRMTS = 5,

  ADC_SL6CFG_ADSEL6_AVG_64_MSRMTS = 6,

  ADC_SL6CFG_ADSEL6_AVG_128_MSRMTS = 7,

} ADC_SL6CFG_ADSEL6_Enum;


typedef enum {
  ADC_SL6CFG_PRMODE6_P14B = 0,
  ADC_SL6CFG_PRMODE6_P12B = 1,
  ADC_SL6CFG_PRMODE6_P10B = 2,
  ADC_SL6CFG_PRMODE6_P8B = 3,
} ADC_SL6CFG_PRMODE6_Enum;


typedef enum {
  ADC_SL6CFG_CHSEL6_SE0 = 0,
  ADC_SL6CFG_CHSEL6_SE1 = 1,
  ADC_SL6CFG_CHSEL6_SE2 = 2,
  ADC_SL6CFG_CHSEL6_SE3 = 3,
  ADC_SL6CFG_CHSEL6_SE4 = 4,
  ADC_SL6CFG_CHSEL6_SE5 = 5,
  ADC_SL6CFG_CHSEL6_SE6 = 6,
  ADC_SL6CFG_CHSEL6_SE7 = 7,
  ADC_SL6CFG_CHSEL6_SE8 = 8,
  ADC_SL6CFG_CHSEL6_SE9 = 9,
  ADC_SL6CFG_CHSEL6_DF0 = 10,

  ADC_SL6CFG_CHSEL6_DF1 = 11,

  ADC_SL6CFG_CHSEL6_TEMP = 12,
  ADC_SL6CFG_CHSEL6_BATT = 13,
  ADC_SL6CFG_CHSEL6_VSS = 14,
} ADC_SL6CFG_CHSEL6_Enum;


typedef enum {
  ADC_SL6CFG_WCEN6_WCEN = 1,
} ADC_SL6CFG_WCEN6_Enum;


typedef enum {
  ADC_SL6CFG_SLEN6_SLEN = 1,
} ADC_SL6CFG_SLEN6_Enum;



typedef enum {
  ADC_SL7CFG_ADSEL7_AVG_1_MSRMT = 0,

  ADC_SL7CFG_ADSEL7_AVG_2_MSRMTS = 1,

  ADC_SL7CFG_ADSEL7_AVG_4_MSRMTS = 2,

  ADC_SL7CFG_ADSEL7_AVG_8_MSRMT = 3,

  ADC_SL7CFG_ADSEL7_AVG_16_MSRMTS = 4,

  ADC_SL7CFG_ADSEL7_AVG_32_MSRMTS = 5,

  ADC_SL7CFG_ADSEL7_AVG_64_MSRMTS = 6,

  ADC_SL7CFG_ADSEL7_AVG_128_MSRMTS = 7,

} ADC_SL7CFG_ADSEL7_Enum;


typedef enum {
  ADC_SL7CFG_PRMODE7_P14B = 0,
  ADC_SL7CFG_PRMODE7_P12B = 1,
  ADC_SL7CFG_PRMODE7_P10B = 2,
  ADC_SL7CFG_PRMODE7_P8B = 3,
} ADC_SL7CFG_PRMODE7_Enum;


typedef enum {
  ADC_SL7CFG_CHSEL7_SE0 = 0,
  ADC_SL7CFG_CHSEL7_SE1 = 1,
  ADC_SL7CFG_CHSEL7_SE2 = 2,
  ADC_SL7CFG_CHSEL7_SE3 = 3,
  ADC_SL7CFG_CHSEL7_SE4 = 4,
  ADC_SL7CFG_CHSEL7_SE5 = 5,
  ADC_SL7CFG_CHSEL7_SE6 = 6,
  ADC_SL7CFG_CHSEL7_SE7 = 7,
  ADC_SL7CFG_CHSEL7_SE8 = 8,
  ADC_SL7CFG_CHSEL7_SE9 = 9,
  ADC_SL7CFG_CHSEL7_DF0 = 10,

  ADC_SL7CFG_CHSEL7_DF1 = 11,

  ADC_SL7CFG_CHSEL7_TEMP = 12,
  ADC_SL7CFG_CHSEL7_BATT = 13,
  ADC_SL7CFG_CHSEL7_VSS = 14,
} ADC_SL7CFG_CHSEL7_Enum;


typedef enum {
  ADC_SL7CFG_WCEN7_WCEN = 1,
} ADC_SL7CFG_WCEN7_Enum;


typedef enum {
  ADC_SL7CFG_SLEN7_SLEN = 1,
} ADC_SL7CFG_SLEN7_Enum;
# 15602 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/CMSIS/AmbiqMicro/Include/apollo3.h"
typedef enum {
  ADC_INTEN_DERR_DMAERROR = 1,
} ADC_INTEN_DERR_Enum;


typedef enum {
  ADC_INTEN_DCMP_DMACOMPLETE = 1,
} ADC_INTEN_DCMP_Enum;


typedef enum {
  ADC_INTEN_WCINC_WCINCINT = 1,
} ADC_INTEN_WCINC_Enum;


typedef enum {
  ADC_INTEN_WCEXC_WCEXCINT = 1,
} ADC_INTEN_WCEXC_Enum;


typedef enum {
  ADC_INTEN_FIFOOVR2_FIFOFULLINT = 1,
} ADC_INTEN_FIFOOVR2_Enum;


typedef enum {
  ADC_INTEN_FIFOOVR1_FIFO75INT = 1,
} ADC_INTEN_FIFOOVR1_Enum;


typedef enum {
  ADC_INTEN_SCNCMP_SCNCMPINT = 1,
} ADC_INTEN_SCNCMP_Enum;


typedef enum {
  ADC_INTEN_CNVCMP_CNVCMPINT = 1,
} ADC_INTEN_CNVCMP_Enum;



typedef enum {
  ADC_INTSTAT_DERR_DMAERROR = 1,
} ADC_INTSTAT_DERR_Enum;


typedef enum {
  ADC_INTSTAT_DCMP_DMACOMPLETE = 1,
} ADC_INTSTAT_DCMP_Enum;


typedef enum {
  ADC_INTSTAT_WCINC_WCINCINT = 1,
} ADC_INTSTAT_WCINC_Enum;


typedef enum {
  ADC_INTSTAT_WCEXC_WCEXCINT = 1,
} ADC_INTSTAT_WCEXC_Enum;


typedef enum {
  ADC_INTSTAT_FIFOOVR2_FIFOFULLINT = 1,
} ADC_INTSTAT_FIFOOVR2_Enum;


typedef enum {
  ADC_INTSTAT_FIFOOVR1_FIFO75INT = 1,
} ADC_INTSTAT_FIFOOVR1_Enum;


typedef enum {
  ADC_INTSTAT_SCNCMP_SCNCMPINT = 1,
} ADC_INTSTAT_SCNCMP_Enum;


typedef enum {
  ADC_INTSTAT_CNVCMP_CNVCMPINT = 1,
} ADC_INTSTAT_CNVCMP_Enum;



typedef enum {
  ADC_INTCLR_DERR_DMAERROR = 1,
} ADC_INTCLR_DERR_Enum;


typedef enum {
  ADC_INTCLR_DCMP_DMACOMPLETE = 1,
} ADC_INTCLR_DCMP_Enum;


typedef enum {
  ADC_INTCLR_WCINC_WCINCINT = 1,
} ADC_INTCLR_WCINC_Enum;


typedef enum {
  ADC_INTCLR_WCEXC_WCEXCINT = 1,
} ADC_INTCLR_WCEXC_Enum;


typedef enum {
  ADC_INTCLR_FIFOOVR2_FIFOFULLINT = 1,
} ADC_INTCLR_FIFOOVR2_Enum;


typedef enum {
  ADC_INTCLR_FIFOOVR1_FIFO75INT = 1,
} ADC_INTCLR_FIFOOVR1_Enum;


typedef enum {
  ADC_INTCLR_SCNCMP_SCNCMPINT = 1,
} ADC_INTCLR_SCNCMP_Enum;


typedef enum {
  ADC_INTCLR_CNVCMP_CNVCMPINT = 1,
} ADC_INTCLR_CNVCMP_Enum;



typedef enum {
  ADC_INTSET_DERR_DMAERROR = 1,
} ADC_INTSET_DERR_Enum;


typedef enum {
  ADC_INTSET_DCMP_DMACOMPLETE = 1,
} ADC_INTSET_DCMP_Enum;


typedef enum {
  ADC_INTSET_WCINC_WCINCINT = 1,
} ADC_INTSET_WCINC_Enum;


typedef enum {
  ADC_INTSET_WCEXC_WCEXCINT = 1,
} ADC_INTSET_WCEXC_Enum;


typedef enum {
  ADC_INTSET_FIFOOVR2_FIFOFULLINT = 1,
} ADC_INTSET_FIFOOVR2_Enum;


typedef enum {
  ADC_INTSET_FIFOOVR1_FIFO75INT = 1,
} ADC_INTSET_FIFOOVR1_Enum;


typedef enum {
  ADC_INTSET_SCNCMP_SCNCMPINT = 1,
} ADC_INTSET_SCNCMP_Enum;


typedef enum {
  ADC_INTSET_CNVCMP_CNVCMPINT = 1,
} ADC_INTSET_CNVCMP_Enum;





typedef enum {
  ADC_DMACFG_DMAMSK_DIS = 0,
  ADC_DMACFG_DMAMSK_EN = 1,


} ADC_DMACFG_DMAMSK_Enum;


typedef enum {
  ADC_DMACFG_DMAHONSTAT_DIS = 0,

  ADC_DMACFG_DMAHONSTAT_EN = 1,

} ADC_DMACFG_DMAHONSTAT_Enum;


typedef enum {
  ADC_DMACFG_DMADYNPRI_DIS = 0,
  ADC_DMACFG_DMADYNPRI_EN = 1,
} ADC_DMACFG_DMADYNPRI_Enum;


typedef enum {
  ADC_DMACFG_DMAPRI_LOW = 0,
  ADC_DMACFG_DMAPRI_HIGH = 1,
} ADC_DMACFG_DMAPRI_Enum;


typedef enum {
  ADC_DMACFG_DMADIR_P2M = 0,
  ADC_DMACFG_DMADIR_M2P = 1,
} ADC_DMACFG_DMADIR_Enum;


typedef enum {
  ADC_DMACFG_DMAEN_DIS = 0,
  ADC_DMACFG_DMAEN_EN = 1,
} ADC_DMACFG_DMAEN_Enum;
# 15822 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/CMSIS/AmbiqMicro/Include/apollo3.h"
typedef enum {
  APBDMA_DEBUG_DEBUGEN_OFF = 0,
  APBDMA_DEBUG_DEBUGEN_ARB = 1,
} APBDMA_DEBUG_DEBUGEN_Enum;
# 15842 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/CMSIS/AmbiqMicro/Include/apollo3.h"
typedef enum {
  BLEIF_CLKCFG_FSEL_MIN_PWR = 0,

  BLEIF_CLKCFG_FSEL_HFRC = 1,
  BLEIF_CLKCFG_FSEL_HFRC_DIV2 = 2,
  BLEIF_CLKCFG_FSEL_HFRC_DIV4 = 3,
  BLEIF_CLKCFG_FSEL_HFRC_DIV8 = 4,
  BLEIF_CLKCFG_FSEL_HFRC_DIV16 = 5,
  BLEIF_CLKCFG_FSEL_HFRC_DIV32 = 6,
  BLEIF_CLKCFG_FSEL_HFRC_DIV64 = 7,
} BLEIF_CLKCFG_FSEL_Enum;



typedef enum {
  BLEIF_CMD_CMD_WRITE = 1,

  BLEIF_CMD_CMD_READ = 2,

} BLEIF_CMD_CMD_Enum;





typedef enum {
  BLEIF_CMDSTAT_CMDSTAT_ERR = 1,
  BLEIF_CMDSTAT_CMDSTAT_ACTIVE = 2,
  BLEIF_CMDSTAT_CMDSTAT_IDLE = 4,
  BLEIF_CMDSTAT_CMDSTAT_WAIT = 6,
} BLEIF_CMDSTAT_CMDSTAT_Enum;
# 15882 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/CMSIS/AmbiqMicro/Include/apollo3.h"
typedef enum {
  BLEIF_DMACFG_DPWROFF_DIS = 0,
  BLEIF_DMACFG_DPWROFF_EN = 1,
} BLEIF_DMACFG_DPWROFF_Enum;


typedef enum {
  BLEIF_DMACFG_DMAPRI_LOW = 0,
  BLEIF_DMACFG_DMAPRI_HIGH = 1,
} BLEIF_DMACFG_DMAPRI_Enum;


typedef enum {
  BLEIF_DMACFG_DMADIR_P2M = 0,


  BLEIF_DMACFG_DMADIR_M2P = 1,

} BLEIF_DMACFG_DMADIR_Enum;


typedef enum {
  BLEIF_DMACFG_DMAEN_DIS = 0,
  BLEIF_DMACFG_DMAEN_EN = 1,
} BLEIF_DMACFG_DMAEN_Enum;






typedef enum {
  BLEIF_CQCFG_CQPRI_LOW = 0,
  BLEIF_CQCFG_CQPRI_HIGH = 1,
} BLEIF_CQCFG_CQPRI_Enum;


typedef enum {
  BLEIF_CQCFG_CQEN_DIS = 0,
  BLEIF_CQCFG_CQEN_EN = 1,
} BLEIF_CQCFG_CQEN_Enum;







typedef enum {
  BLEIF_CQPAUSEEN_CQPEN_CNTEQ = 32768,
  BLEIF_CQPAUSEEN_CQPEN_BLEXOREN = 16384,

  BLEIF_CQPAUSEEN_CQPEN_IOMXOREN = 8192,

  BLEIF_CQPAUSEEN_CQPEN_GPIOXOREN = 4096,

  BLEIF_CQPAUSEEN_CQPEN_MSPI1XNOREN = 2048,

  BLEIF_CQPAUSEEN_CQPEN_MSPI0XNOREN = 1024,

  BLEIF_CQPAUSEEN_CQPEN_MSPI1XOREN = 512,

  BLEIF_CQPAUSEEN_CQPEN_MSPI0XOREN = 256,

  BLEIF_CQPAUSEEN_CQPEN_SWFLAGEN7 = 128,

  BLEIF_CQPAUSEEN_CQPEN_SWFLAGEN6 = 64,

  BLEIF_CQPAUSEEN_CQPEN_SWFLAGEN5 = 32,

  BLEIF_CQPAUSEEN_CQPEN_SWFLAGEN4 = 16,

  BLEIF_CQPAUSEEN_CQPEN_SWFLAGEN3 = 8,

  BLEIF_CQPAUSEEN_CQPEN_SWFLAGEN2 = 4,

  BLEIF_CQPAUSEEN_CQPEN_SWFLAGEN1 = 2,

  BLEIF_CQPAUSEEN_CQPEN_SWFLGEN0 = 1,

} BLEIF_CQPAUSEEN_CQPEN_Enum;





typedef enum {
  BLEIF_STATUS_IDLEST_IDLE = 1,
} BLEIF_STATUS_IDLEST_Enum;


typedef enum {
  BLEIF_STATUS_CMDACT_ACTIVE = 1,


} BLEIF_STATUS_CMDACT_Enum;


typedef enum {
  BLEIF_STATUS_ERR_ERROR = 1,
} BLEIF_STATUS_ERR_Enum;



typedef enum {
  BLEIF_MSPICFG_SPILSB_MSB = 0,
  BLEIF_MSPICFG_SPILSB_LSB = 1,
} BLEIF_MSPICFG_SPILSB_Enum;


typedef enum {
  BLEIF_MSPICFG_RDFCPOL_NORMAL = 0,


  BLEIF_MSPICFG_RDFCPOL_INVERTED = 1,


} BLEIF_MSPICFG_RDFCPOL_Enum;


typedef enum {
  BLEIF_MSPICFG_WTFCPOL_NORMAL = 0,


  BLEIF_MSPICFG_WTFCPOL_INVERTED = 1,


} BLEIF_MSPICFG_WTFCPOL_Enum;


typedef enum {
  BLEIF_MSPICFG_RDFC_DIS = 0,
  BLEIF_MSPICFG_RDFC_EN = 1,
} BLEIF_MSPICFG_RDFC_Enum;


typedef enum {
  BLEIF_MSPICFG_WTFC_DIS = 0,
  BLEIF_MSPICFG_WTFC_EN = 1,
} BLEIF_MSPICFG_WTFC_Enum;


typedef enum {
  BLEIF_MSPICFG_SPHA_SAMPLE_LEADING_EDGE = 0,

  BLEIF_MSPICFG_SPHA_SAMPLE_TRAILING_EDGE = 1,

} BLEIF_MSPICFG_SPHA_Enum;


typedef enum {
  BLEIF_MSPICFG_SPOL_CLK_BASE_0 = 0,
  BLEIF_MSPICFG_SPOL_CLK_BASE_1 = 1,
} BLEIF_MSPICFG_SPOL_Enum;



typedef enum {
  BLEIF_BLECFG_SPIISOCTL_ON = 3,
  BLEIF_BLECFG_SPIISOCTL_OFF = 2,
  BLEIF_BLECFG_SPIISOCTL_AUTO = 0,

} BLEIF_BLECFG_SPIISOCTL_Enum;


typedef enum {
  BLEIF_BLECFG_PWRISOCTL_ON = 3,
  BLEIF_BLECFG_PWRISOCTL_OFF = 2,
  BLEIF_BLECFG_PWRISOCTL_AUTO = 0,

} BLEIF_BLECFG_PWRISOCTL_Enum;


typedef enum {
  BLEIF_BLECFG_BLEHREQCTL_ON = 3,
  BLEIF_BLECFG_BLEHREQCTL_OFF = 2,
  BLEIF_BLECFG_BLEHREQCTL_AUTO = 0,

} BLEIF_BLECFG_BLEHREQCTL_Enum;


typedef enum {
  BLEIF_BLECFG_DCDCFLGCTL_ON = 3,
  BLEIF_BLECFG_DCDCFLGCTL_OFF = 2,
  BLEIF_BLECFG_DCDCFLGCTL_AUTO = 0,

} BLEIF_BLECFG_DCDCFLGCTL_Enum;


typedef enum {
  BLEIF_BLECFG_WAKEUPCTL_ON = 3,
  BLEIF_BLECFG_WAKEUPCTL_OFF = 2,
  BLEIF_BLECFG_WAKEUPCTL_AUTO = 0,

} BLEIF_BLECFG_WAKEUPCTL_Enum;


typedef enum {
  BLEIF_BLECFG_BLERSTN_ACTIVE = 1,
  BLEIF_BLECFG_BLERSTN_INACTIVE = 0,
} BLEIF_BLECFG_BLERSTN_Enum;


typedef enum {
  BLEIF_BLECFG_PWRSMEN_ON = 1,


  BLEIF_BLECFG_PWRSMEN_OFF = 0,


} BLEIF_BLECFG_PWRSMEN_Enum;




typedef enum {
  BLEIF_BSTATUS_PWRST_OFF = 0,


  BLEIF_BSTATUS_PWRST_INIT = 1,
  BLEIF_BSTATUS_PWRST_PWRON = 2,
  BLEIF_BSTATUS_PWRST_ACTIVE = 3,
  BLEIF_BSTATUS_PWRST_SLEEP = 6,

  BLEIF_BSTATUS_PWRST_SHUTDOWN = 4,
} BLEIF_BSTATUS_PWRST_Enum;


typedef enum {
  BLEIF_BSTATUS_B2MSTATE_RESET = 0,
  BLEIF_BSTATUS_B2MSTATE_Sleep = 1,
  BLEIF_BSTATUS_B2MSTATE_Standby = 2,
  BLEIF_BSTATUS_B2MSTATE_Idle = 3,
  BLEIF_BSTATUS_B2MSTATE_Active = 4,
} BLEIF_BSTATUS_B2MSTATE_Enum;
# 16127 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/CMSIS/AmbiqMicro/Include/apollo3.h"
typedef enum {
  CACHECTRL_CACHECFG_CONFIG_W1_128B_512E = 4,

  CACHECTRL_CACHECFG_CONFIG_W2_128B_512E = 5,

  CACHECTRL_CACHECFG_CONFIG_W1_128B_1024E = 8,

} CACHECTRL_CACHECFG_CONFIG_Enum;



typedef enum {
  CACHECTRL_FLASHCFG_LPMMODE_NEVER = 0,
  CACHECTRL_FLASHCFG_LPMMODE_STANDBY = 1,

  CACHECTRL_FLASHCFG_LPMMODE_ALWAYS = 2,

} CACHECTRL_FLASHCFG_LPMMODE_Enum;



typedef enum {
  CACHECTRL_CTRL_RESET_STAT_CLEAR = 1,
} CACHECTRL_CTRL_RESET_STAT_Enum;
# 16175 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/CMSIS/AmbiqMicro/Include/apollo3.h"
typedef enum {
  CLKGEN_OCTRL_ACAL_DIS = 0,
  CLKGEN_OCTRL_ACAL_1024SEC = 2,


  CLKGEN_OCTRL_ACAL_512SEC = 3,


  CLKGEN_OCTRL_ACAL_XTFREQ = 6,

  CLKGEN_OCTRL_ACAL_EXTFREQ = 7,
} CLKGEN_OCTRL_ACAL_Enum;


typedef enum {
  CLKGEN_OCTRL_OSEL_RTC_XT = 0,
  CLKGEN_OCTRL_OSEL_RTC_LFRC = 1,
} CLKGEN_OCTRL_OSEL_Enum;


typedef enum {
  CLKGEN_OCTRL_FOS_DIS = 0,
  CLKGEN_OCTRL_FOS_EN = 1,
} CLKGEN_OCTRL_FOS_Enum;


typedef enum {
  CLKGEN_OCTRL_STOPRC_EN = 0,
  CLKGEN_OCTRL_STOPRC_STOP = 1,
} CLKGEN_OCTRL_STOPRC_Enum;


typedef enum {
  CLKGEN_OCTRL_STOPXT_EN = 0,
  CLKGEN_OCTRL_STOPXT_STOP = 1,
} CLKGEN_OCTRL_STOPXT_Enum;



typedef enum {
  CLKGEN_CLKOUT_CKEN_DIS = 0,
  CLKGEN_CLKOUT_CKEN_EN = 1,
} CLKGEN_CLKOUT_CKEN_Enum;


typedef enum {
  CLKGEN_CLKOUT_CKSEL_LFRC = 0,
  CLKGEN_CLKOUT_CKSEL_XT_DIV2 = 1,
  CLKGEN_CLKOUT_CKSEL_XT_DIV4 = 2,
  CLKGEN_CLKOUT_CKSEL_XT_DIV8 = 3,
  CLKGEN_CLKOUT_CKSEL_XT_DIV16 = 4,
  CLKGEN_CLKOUT_CKSEL_XT_DIV32 = 5,
  CLKGEN_CLKOUT_CKSEL_RTC_1Hz = 16,
  CLKGEN_CLKOUT_CKSEL_XT_DIV2M = 22,
  CLKGEN_CLKOUT_CKSEL_XT = 23,
  CLKGEN_CLKOUT_CKSEL_CG_100Hz = 24,
  CLKGEN_CLKOUT_CKSEL_HFRC = 25,
  CLKGEN_CLKOUT_CKSEL_HFRC_DIV4 = 26,
  CLKGEN_CLKOUT_CKSEL_HFRC_DIV8 = 27,
  CLKGEN_CLKOUT_CKSEL_HFRC_DIV16 = 28,
  CLKGEN_CLKOUT_CKSEL_HFRC_DIV64 = 29,
  CLKGEN_CLKOUT_CKSEL_HFRC_DIV128 = 30,
  CLKGEN_CLKOUT_CKSEL_HFRC_DIV256 = 31,
  CLKGEN_CLKOUT_CKSEL_HFRC_DIV512 = 32,
  CLKGEN_CLKOUT_CKSEL_FLASH_CLK = 34,
  CLKGEN_CLKOUT_CKSEL_LFRC_DIV2 = 35,
  CLKGEN_CLKOUT_CKSEL_LFRC_DIV32 = 36,
  CLKGEN_CLKOUT_CKSEL_LFRC_DIV512 = 37,
  CLKGEN_CLKOUT_CKSEL_LFRC_DIV32K = 38,
  CLKGEN_CLKOUT_CKSEL_XT_DIV256 = 39,
  CLKGEN_CLKOUT_CKSEL_XT_DIV8K = 40,
  CLKGEN_CLKOUT_CKSEL_XT_DIV64K = 41,
  CLKGEN_CLKOUT_CKSEL_ULFRC_DIV16 = 42,
  CLKGEN_CLKOUT_CKSEL_ULFRC_DIV128 = 43,
  CLKGEN_CLKOUT_CKSEL_ULFRC_1Hz = 44,
  CLKGEN_CLKOUT_CKSEL_ULFRC_DIV4K = 45,
  CLKGEN_CLKOUT_CKSEL_ULFRC_DIV1M = 46,
  CLKGEN_CLKOUT_CKSEL_HFRC_DIV64K = 47,
  CLKGEN_CLKOUT_CKSEL_HFRC_DIV16M = 48,
  CLKGEN_CLKOUT_CKSEL_LFRC_DIV1M = 49,
  CLKGEN_CLKOUT_CKSEL_HFRCNE = 50,
  CLKGEN_CLKOUT_CKSEL_HFRCNE_DIV8 = 51,
  CLKGEN_CLKOUT_CKSEL_XTNE = 53,
  CLKGEN_CLKOUT_CKSEL_XTNE_DIV16 = 54,
  CLKGEN_CLKOUT_CKSEL_LFRCNE_DIV32 = 55,
  CLKGEN_CLKOUT_CKSEL_LFRCNE = 57,
} CLKGEN_CLKOUT_CKSEL_Enum;



typedef enum {
  CLKGEN_CLKKEY_CLKKEY_Key = 71,
} CLKGEN_CLKKEY_CLKKEY_Enum;



typedef enum {
  CLKGEN_CCTRL_CORESEL_HFRC = 0,
  CLKGEN_CCTRL_CORESEL_HFRC_DIV2 = 1,
} CLKGEN_CCTRL_CORESEL_Enum;




typedef enum {
  CLKGEN_HFADJ_HFADJGAIN_Gain_of_1 = 0,
  CLKGEN_HFADJ_HFADJGAIN_Gain_of_1_in_2 = 1,
  CLKGEN_HFADJ_HFADJGAIN_Gain_of_1_in_4 = 2,
  CLKGEN_HFADJ_HFADJGAIN_Gain_of_1_in_8 = 3,
  CLKGEN_HFADJ_HFADJGAIN_Gain_of_1_in_16 = 4,
  CLKGEN_HFADJ_HFADJGAIN_Gain_of_1_in_32 = 5,
} CLKGEN_HFADJ_HFADJGAIN_Enum;


typedef enum {
  CLKGEN_HFADJ_HFWARMUP_1SEC = 0,
  CLKGEN_HFADJ_HFWARMUP_2SEC = 1,
} CLKGEN_HFADJ_HFWARMUP_Enum;


typedef enum {
  CLKGEN_HFADJ_HFADJCK_4SEC = 0,
  CLKGEN_HFADJ_HFADJCK_16SEC = 1,
  CLKGEN_HFADJ_HFADJCK_32SEC = 2,
  CLKGEN_HFADJ_HFADJCK_64SEC = 3,
  CLKGEN_HFADJ_HFADJCK_128SEC = 4,
  CLKGEN_HFADJ_HFADJCK_256SEC = 5,
  CLKGEN_HFADJ_HFADJCK_512SEC = 6,
  CLKGEN_HFADJ_HFADJCK_1024SEC = 7,
} CLKGEN_HFADJ_HFADJCK_Enum;


typedef enum {
  CLKGEN_HFADJ_HFADJEN_DIS = 0,
  CLKGEN_HFADJ_HFADJEN_EN = 1,
} CLKGEN_HFADJ_HFADJEN_Enum;



typedef enum {
  CLKGEN_CLOCKENSTAT_CLOCKENSTAT_ADC_CLKEN = 1,
  CLKGEN_CLOCKENSTAT_CLOCKENSTAT_APBDMA_ACTIVITY_CLKEN = 2,
  CLKGEN_CLOCKENSTAT_CLOCKENSTAT_APBDMA_AOH_CLKEN = 4,
  CLKGEN_CLOCKENSTAT_CLOCKENSTAT_APBDMA_AOL_CLKEN = 8,
  CLKGEN_CLOCKENSTAT_CLOCKENSTAT_APBDMA_APB_CLKEN = 16,
  CLKGEN_CLOCKENSTAT_CLOCKENSTAT_APBDMA_BLEL_CLKEN = 32,
  CLKGEN_CLOCKENSTAT_CLOCKENSTAT_APBDMA_HCPA_CLKEN = 64,
  CLKGEN_CLOCKENSTAT_CLOCKENSTAT_APBDMA_HCPB_CLKEN = 128,
  CLKGEN_CLOCKENSTAT_CLOCKENSTAT_APBDMA_HCPC_CLKEN = 256,
  CLKGEN_CLOCKENSTAT_CLOCKENSTAT_APBDMA_MSPI_CLKEN = 512,
  CLKGEN_CLOCKENSTAT_CLOCKENSTAT_APBDMA_PDM_CLKEN = 1024,
  CLKGEN_CLOCKENSTAT_CLOCKENSTAT_BLEIF_CLK_CLKEN = 2048,
  CLKGEN_CLOCKENSTAT_CLOCKENSTAT_BLEIF_CLK32K_CLKEN = 4096,
  CLKGEN_CLOCKENSTAT_CLOCKENSTAT_CTIMER_CLKEN = 8192,
  CLKGEN_CLOCKENSTAT_CLOCKENSTAT_CTIMER0A_CLKEN = 16384,
  CLKGEN_CLOCKENSTAT_CLOCKENSTAT_CTIMER0B_CLKEN = 32768,
  CLKGEN_CLOCKENSTAT_CLOCKENSTAT_CTIMER1A_CLKEN = 65536,
  CLKGEN_CLOCKENSTAT_CLOCKENSTAT_CTIMER1B_CLKEN = 131072,
  CLKGEN_CLOCKENSTAT_CLOCKENSTAT_CTIMER2A_CLKEN = 262144,
  CLKGEN_CLOCKENSTAT_CLOCKENSTAT_CTIMER2B_CLKEN = 524288,
  CLKGEN_CLOCKENSTAT_CLOCKENSTAT_CTIMER3A_CLKEN = 1048576,
  CLKGEN_CLOCKENSTAT_CLOCKENSTAT_CTIMER3B_CLKEN = 2097152,
  CLKGEN_CLOCKENSTAT_CLOCKENSTAT_CTIMER4A_CLKEN = 4194304,
  CLKGEN_CLOCKENSTAT_CLOCKENSTAT_CTIMER4B_CLKEN = 8388608,
  CLKGEN_CLOCKENSTAT_CLOCKENSTAT_CTIMER5A_CLKEN = 16777216,
  CLKGEN_CLOCKENSTAT_CLOCKENSTAT_CTIMER5B_CLKEN = 33554432,
  CLKGEN_CLOCKENSTAT_CLOCKENSTAT_CTIMER6A_CLKEN = 67108864,
  CLKGEN_CLOCKENSTAT_CLOCKENSTAT_CTIMER6B_CLKEN = 134217728,
  CLKGEN_CLOCKENSTAT_CLOCKENSTAT_CTIMER7A_CLKEN = 268435456,
  CLKGEN_CLOCKENSTAT_CLOCKENSTAT_CTIMER7B_CLKEN = 536870912,
  CLKGEN_CLOCKENSTAT_CLOCKENSTAT_DAP_CLKEN = 1073741824,
  CLKGEN_CLOCKENSTAT_CLOCKENSTAT_IOMSTRIFC0_CLKEN = -2147483648,
} CLKGEN_CLOCKENSTAT_CLOCKENSTAT_Enum;



typedef enum {
  CLKGEN_CLOCKEN2STAT_CLOCKEN2STAT_IOMSTRIFC1_CLKEN = 1,
  CLKGEN_CLOCKEN2STAT_CLOCKEN2STAT_IOMSTRIFC2_CLKEN = 2,
  CLKGEN_CLOCKEN2STAT_CLOCKEN2STAT_IOMSTRIFC3_CLKEN = 4,
  CLKGEN_CLOCKEN2STAT_CLOCKEN2STAT_IOMSTRIFC4_CLKEN = 8,
  CLKGEN_CLOCKEN2STAT_CLOCKEN2STAT_IOMSTRIFC5_CLKEN = 16,
  CLKGEN_CLOCKEN2STAT_CLOCKEN2STAT_PDM_CLKEN = 32,
  CLKGEN_CLOCKEN2STAT_CLOCKEN2STAT_PDMIFC_CLKEN = 64,
  CLKGEN_CLOCKEN2STAT_CLOCKEN2STAT_PWRCTRL_CLKEN = 128,
  CLKGEN_CLOCKEN2STAT_CLOCKEN2STAT_PWRCTRL_COUNT_CLKEN = 256,
  CLKGEN_CLOCKEN2STAT_CLOCKEN2STAT_RSTGEN_CLKEN = 512,
  CLKGEN_CLOCKEN2STAT_CLOCKEN2STAT_SCARD_CLKEN = 1024,
  CLKGEN_CLOCKEN2STAT_CLOCKEN2STAT_SCARD_ALTAPB_CLKEN = 2048,
  CLKGEN_CLOCKEN2STAT_CLOCKEN2STAT_STIMER_CNT_CLKEN = 4096,
  CLKGEN_CLOCKEN2STAT_CLOCKEN2STAT_TPIU_CLKEN = 8192,
  CLKGEN_CLOCKEN2STAT_CLOCKEN2STAT_UART0HF_CLKEN = 16384,
  CLKGEN_CLOCKEN2STAT_CLOCKEN2STAT_UART1HF_CLKEN = 32768,
  CLKGEN_CLOCKEN2STAT_CLOCKEN2STAT_WDT_CLKEN = 65536,
  CLKGEN_CLOCKEN2STAT_CLOCKEN2STAT_XT_32KHZ_EN = 1073741824,
  CLKGEN_CLOCKEN2STAT_CLOCKEN2STAT_FORCEHFRC = -2147483648,
} CLKGEN_CLOCKEN2STAT_CLOCKEN2STAT_Enum;



typedef enum {
  CLKGEN_CLOCKEN3STAT_CLOCKEN3STAT_DAP_enabled = 131072,
  CLKGEN_CLOCKEN3STAT_CLOCKEN3STAT_VCOMP_enabled = 262144,
  CLKGEN_CLOCKEN3STAT_CLOCKEN3STAT_XTAL_enabled = 16777216,
  CLKGEN_CLOCKEN3STAT_CLOCKEN3STAT_HFRC_enabled = 33554432,
  CLKGEN_CLOCKEN3STAT_CLOCKEN3STAT_HFADJEN = 67108864,
  CLKGEN_CLOCKEN3STAT_CLOCKEN3STAT_HFRC_en_out = 134217728,
  CLKGEN_CLOCKEN3STAT_CLOCKEN3STAT_RTC_XT = 268435456,
  CLKGEN_CLOCKEN3STAT_CLOCKEN3STAT_clkout_xtal_en = 536870912,
  CLKGEN_CLOCKEN3STAT_CLOCKEN3STAT_clkout_hfrc_en = 1073741824,
  CLKGEN_CLOCKEN3STAT_CLOCKEN3STAT_flashclk_en = -2147483648,
} CLKGEN_CLOCKEN3STAT_CLOCKEN3STAT_Enum;



typedef enum {
  CLKGEN_FREQCTRL_BURSTREQ_DIS = 0,
  CLKGEN_FREQCTRL_BURSTREQ_EN = 1,
} CLKGEN_FREQCTRL_BURSTREQ_Enum;



typedef enum {
  CLKGEN_BLEBUCKTONADJ_ZEROLENDETECTEN_DIS = 0,
  CLKGEN_BLEBUCKTONADJ_ZEROLENDETECTEN_EN = 1,
} CLKGEN_BLEBUCKTONADJ_ZEROLENDETECTEN_Enum;


typedef enum {
  CLKGEN_BLEBUCKTONADJ_ZEROLENDETECTTRIM_SetF = 15,

  CLKGEN_BLEBUCKTONADJ_ZEROLENDETECTTRIM_SetE = 14,

  CLKGEN_BLEBUCKTONADJ_ZEROLENDETECTTRIM_SetD = 13,

  CLKGEN_BLEBUCKTONADJ_ZEROLENDETECTTRIM_SetC = 12,

  CLKGEN_BLEBUCKTONADJ_ZEROLENDETECTTRIM_SetB = 11,

  CLKGEN_BLEBUCKTONADJ_ZEROLENDETECTTRIM_SetA = 10,

  CLKGEN_BLEBUCKTONADJ_ZEROLENDETECTTRIM_Set9 = 9,

  CLKGEN_BLEBUCKTONADJ_ZEROLENDETECTTRIM_Set8 = 8,

  CLKGEN_BLEBUCKTONADJ_ZEROLENDETECTTRIM_Set7 = 7,

  CLKGEN_BLEBUCKTONADJ_ZEROLENDETECTTRIM_Set6 = 6,

  CLKGEN_BLEBUCKTONADJ_ZEROLENDETECTTRIM_Set5 = 5,

  CLKGEN_BLEBUCKTONADJ_ZEROLENDETECTTRIM_Set4 = 4,

  CLKGEN_BLEBUCKTONADJ_ZEROLENDETECTTRIM_Set3 = 3,

  CLKGEN_BLEBUCKTONADJ_ZEROLENDETECTTRIM_Set2 = 2,

  CLKGEN_BLEBUCKTONADJ_ZEROLENDETECTTRIM_Set1 = 1,

  CLKGEN_BLEBUCKTONADJ_ZEROLENDETECTTRIM_Set0 = 0,

} CLKGEN_BLEBUCKTONADJ_ZEROLENDETECTTRIM_Enum;


typedef enum {
  CLKGEN_BLEBUCKTONADJ_TONADJUSTEN_DIS = 0,
  CLKGEN_BLEBUCKTONADJ_TONADJUSTEN_EN = 1,
} CLKGEN_BLEBUCKTONADJ_TONADJUSTEN_Enum;


typedef enum {
  CLKGEN_BLEBUCKTONADJ_TONADJUSTPERIOD_HFRC_3KHz = 3,
  CLKGEN_BLEBUCKTONADJ_TONADJUSTPERIOD_HFRC_12KHz = 2,
  CLKGEN_BLEBUCKTONADJ_TONADJUSTPERIOD_HFRC_47KHz = 1,
  CLKGEN_BLEBUCKTONADJ_TONADJUSTPERIOD_HFRC_94KHz = 0,
} CLKGEN_BLEBUCKTONADJ_TONADJUSTPERIOD_Enum;
# 16467 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/CMSIS/AmbiqMicro/Include/apollo3.h"
typedef enum {
  CTIMER_CTRL0_CTLINK0_TWO_16BIT_TIMERS = 0,

  CTIMER_CTRL0_CTLINK0_32BIT_TIMER = 1,
} CTIMER_CTRL0_CTLINK0_Enum;


typedef enum {
  CTIMER_CTRL0_TMRB0POL_NORMAL = 0,

  CTIMER_CTRL0_TMRB0POL_INVERTED = 1,

} CTIMER_CTRL0_TMRB0POL_Enum;


typedef enum {
  CTIMER_CTRL0_TMRB0CLR_RUN = 0,
  CTIMER_CTRL0_TMRB0CLR_CLEAR = 1,
} CTIMER_CTRL0_TMRB0CLR_Enum;


typedef enum {
  CTIMER_CTRL0_TMRB0IE1_DIS = 0,

  CTIMER_CTRL0_TMRB0IE1_EN = 1,

} CTIMER_CTRL0_TMRB0IE1_Enum;


typedef enum {
  CTIMER_CTRL0_TMRB0IE0_DIS = 0,

  CTIMER_CTRL0_TMRB0IE0_EN = 1,

} CTIMER_CTRL0_TMRB0IE0_Enum;


typedef enum {
  CTIMER_CTRL0_TMRB0FN_SINGLECOUNT = 0,

  CTIMER_CTRL0_TMRB0FN_REPEATEDCOUNT = 1,

  CTIMER_CTRL0_TMRB0FN_PULSE_ONCE = 2,

  CTIMER_CTRL0_TMRB0FN_PULSE_CONT = 3,

  CTIMER_CTRL0_TMRB0FN_SINGLEPATTERN = 4,
  CTIMER_CTRL0_TMRB0FN_REPEATPATTERN = 5,
  CTIMER_CTRL0_TMRB0FN_CONTINUOUS = 6,
  CTIMER_CTRL0_TMRB0FN_ALTPWN = 7,
} CTIMER_CTRL0_TMRB0FN_Enum;


typedef enum {
  CTIMER_CTRL0_TMRB0CLK_TMRPIN = 0,
  CTIMER_CTRL0_TMRB0CLK_HFRC_DIV4 = 1,
  CTIMER_CTRL0_TMRB0CLK_HFRC_DIV16 = 2,
  CTIMER_CTRL0_TMRB0CLK_HFRC_DIV256 = 3,
  CTIMER_CTRL0_TMRB0CLK_HFRC_DIV1024 = 4,
  CTIMER_CTRL0_TMRB0CLK_HFRC_DIV4K = 5,
  CTIMER_CTRL0_TMRB0CLK_XT = 6,
  CTIMER_CTRL0_TMRB0CLK_XT_DIV2 = 7,
  CTIMER_CTRL0_TMRB0CLK_XT_DIV16 = 8,
  CTIMER_CTRL0_TMRB0CLK_XT_DIV128 = 9,
  CTIMER_CTRL0_TMRB0CLK_LFRC_DIV2 = 10,
  CTIMER_CTRL0_TMRB0CLK_LFRC_DIV32 = 11,
  CTIMER_CTRL0_TMRB0CLK_LFRC_DIV1K = 12,
  CTIMER_CTRL0_TMRB0CLK_LFRC = 13,
  CTIMER_CTRL0_TMRB0CLK_RTC_100HZ = 14,
  CTIMER_CTRL0_TMRB0CLK_HCLK_DIV4 = 15,

  CTIMER_CTRL0_TMRB0CLK_XT_DIV4 = 16,
  CTIMER_CTRL0_TMRB0CLK_XT_DIV8 = 17,
  CTIMER_CTRL0_TMRB0CLK_XT_DIV32 = 18,
  CTIMER_CTRL0_TMRB0CLK_CTMRA0 = 20,
  CTIMER_CTRL0_TMRB0CLK_CTMRB1 = 21,
  CTIMER_CTRL0_TMRB0CLK_CTMRA1 = 22,
  CTIMER_CTRL0_TMRB0CLK_CTMRA2 = 23,
  CTIMER_CTRL0_TMRB0CLK_CTMRB2 = 24,
  CTIMER_CTRL0_TMRB0CLK_CTMRB3 = 25,
  CTIMER_CTRL0_TMRB0CLK_CTMRB4 = 26,
  CTIMER_CTRL0_TMRB0CLK_CTMRB5 = 27,
  CTIMER_CTRL0_TMRB0CLK_CTMRB6 = 28,
  CTIMER_CTRL0_TMRB0CLK_BUCKBLE = 29,
  CTIMER_CTRL0_TMRB0CLK_BUCKB = 30,
  CTIMER_CTRL0_TMRB0CLK_BUCKA = 31,
} CTIMER_CTRL0_TMRB0CLK_Enum;


typedef enum {
  CTIMER_CTRL0_TMRB0EN_DIS = 0,
  CTIMER_CTRL0_TMRB0EN_EN = 1,
} CTIMER_CTRL0_TMRB0EN_Enum;


typedef enum {
  CTIMER_CTRL0_TMRA0POL_NORMAL = 0,

  CTIMER_CTRL0_TMRA0POL_INVERTED = 1,

} CTIMER_CTRL0_TMRA0POL_Enum;


typedef enum {
  CTIMER_CTRL0_TMRA0CLR_RUN = 0,
  CTIMER_CTRL0_TMRA0CLR_CLEAR = 1,
} CTIMER_CTRL0_TMRA0CLR_Enum;


typedef enum {
  CTIMER_CTRL0_TMRA0IE1_DIS = 0,

  CTIMER_CTRL0_TMRA0IE1_EN = 1,

} CTIMER_CTRL0_TMRA0IE1_Enum;


typedef enum {
  CTIMER_CTRL0_TMRA0IE0_DIS = 0,

  CTIMER_CTRL0_TMRA0IE0_EN = 1,

} CTIMER_CTRL0_TMRA0IE0_Enum;


typedef enum {
  CTIMER_CTRL0_TMRA0FN_SINGLECOUNT = 0,

  CTIMER_CTRL0_TMRA0FN_REPEATEDCOUNT = 1,

  CTIMER_CTRL0_TMRA0FN_PULSE_ONCE = 2,

  CTIMER_CTRL0_TMRA0FN_PULSE_CONT = 3,

  CTIMER_CTRL0_TMRA0FN_SINGLEPATTERN = 4,
  CTIMER_CTRL0_TMRA0FN_REPEATPATTERN = 5,
  CTIMER_CTRL0_TMRA0FN_CONTINUOUS = 6,
  CTIMER_CTRL0_TMRA0FN_ALTPWN = 7,
} CTIMER_CTRL0_TMRA0FN_Enum;


typedef enum {
  CTIMER_CTRL0_TMRA0CLK_TMRPIN = 0,
  CTIMER_CTRL0_TMRA0CLK_HFRC_DIV4 = 1,
  CTIMER_CTRL0_TMRA0CLK_HFRC_DIV16 = 2,
  CTIMER_CTRL0_TMRA0CLK_HFRC_DIV256 = 3,
  CTIMER_CTRL0_TMRA0CLK_HFRC_DIV1024 = 4,
  CTIMER_CTRL0_TMRA0CLK_HFRC_DIV4K = 5,
  CTIMER_CTRL0_TMRA0CLK_XT = 6,
  CTIMER_CTRL0_TMRA0CLK_XT_DIV2 = 7,
  CTIMER_CTRL0_TMRA0CLK_XT_DIV16 = 8,
  CTIMER_CTRL0_TMRA0CLK_XT_DIV128 = 9,
  CTIMER_CTRL0_TMRA0CLK_LFRC_DIV2 = 10,
  CTIMER_CTRL0_TMRA0CLK_LFRC_DIV32 = 11,
  CTIMER_CTRL0_TMRA0CLK_LFRC_DIV1K = 12,
  CTIMER_CTRL0_TMRA0CLK_LFRC = 13,
  CTIMER_CTRL0_TMRA0CLK_RTC_100HZ = 14,
  CTIMER_CTRL0_TMRA0CLK_HCLK_DIV4 = 15,

  CTIMER_CTRL0_TMRA0CLK_XT_DIV4 = 16,
  CTIMER_CTRL0_TMRA0CLK_XT_DIV8 = 17,
  CTIMER_CTRL0_TMRA0CLK_XT_DIV32 = 18,
  CTIMER_CTRL0_TMRA0CLK_CTMRB0 = 20,
  CTIMER_CTRL0_TMRA0CLK_CTMRA1 = 21,
  CTIMER_CTRL0_TMRA0CLK_CTMRB1 = 22,
  CTIMER_CTRL0_TMRA0CLK_CTMRA2 = 23,
  CTIMER_CTRL0_TMRA0CLK_CTMRB2 = 24,
  CTIMER_CTRL0_TMRA0CLK_CTMRB3 = 25,
  CTIMER_CTRL0_TMRA0CLK_CTMRB4 = 26,
  CTIMER_CTRL0_TMRA0CLK_CTMRB5 = 27,
  CTIMER_CTRL0_TMRA0CLK_CTMRB6 = 28,
  CTIMER_CTRL0_TMRA0CLK_BUCKBLE = 29,
  CTIMER_CTRL0_TMRA0CLK_BUCKB = 30,
  CTIMER_CTRL0_TMRA0CLK_BUCKA = 31,
} CTIMER_CTRL0_TMRA0CLK_Enum;


typedef enum {
  CTIMER_CTRL0_TMRA0EN_DIS = 0,
  CTIMER_CTRL0_TMRA0EN_EN = 1,
} CTIMER_CTRL0_TMRA0EN_Enum;





typedef enum {
  CTIMER_AUX0_TMRB0EN23_DIS = 1,
  CTIMER_AUX0_TMRB0EN23_EN = 0,
} CTIMER_AUX0_TMRB0EN23_Enum;


typedef enum {
  CTIMER_AUX0_TMRB0POL23_NORM = 0,
  CTIMER_AUX0_TMRB0POL23_INV = 1,
} CTIMER_AUX0_TMRB0POL23_Enum;


typedef enum {
  CTIMER_AUX0_TMRB0TINV_DIS = 0,
  CTIMER_AUX0_TMRB0TINV_EN = 1,
} CTIMER_AUX0_TMRB0TINV_Enum;


typedef enum {
  CTIMER_AUX0_TMRB0NOSYNC_DIS = 0,
  CTIMER_AUX0_TMRB0NOSYNC_NOSYNC = 1,
} CTIMER_AUX0_TMRB0NOSYNC_Enum;


typedef enum {
  CTIMER_AUX0_TMRB0TRIG_DIS = 0,
  CTIMER_AUX0_TMRB0TRIG_A0OUT = 1,
  CTIMER_AUX0_TMRB0TRIG_B3OUT = 2,
  CTIMER_AUX0_TMRB0TRIG_A3OUT = 3,
  CTIMER_AUX0_TMRB0TRIG_B2OUT = 4,
  CTIMER_AUX0_TMRB0TRIG_B5OUT = 5,
  CTIMER_AUX0_TMRB0TRIG_A4OUT = 6,
  CTIMER_AUX0_TMRB0TRIG_B4OUT = 7,
  CTIMER_AUX0_TMRB0TRIG_B3OUT2 = 8,
  CTIMER_AUX0_TMRB0TRIG_A3OUT2 = 9,
  CTIMER_AUX0_TMRB0TRIG_B7OUT2 = 10,
  CTIMER_AUX0_TMRB0TRIG_A2OUT2 = 11,
  CTIMER_AUX0_TMRB0TRIG_A6OUT2DUAL = 12,
  CTIMER_AUX0_TMRB0TRIG_A7OUT2DUAL = 13,
  CTIMER_AUX0_TMRB0TRIG_B5OUT2DUAL = 14,
  CTIMER_AUX0_TMRB0TRIG_A5OUT2DUAL = 15,
} CTIMER_AUX0_TMRB0TRIG_Enum;


typedef enum {
  CTIMER_AUX0_TMRA0EN23_DIS = 1,
  CTIMER_AUX0_TMRA0EN23_EN = 0,
} CTIMER_AUX0_TMRA0EN23_Enum;


typedef enum {
  CTIMER_AUX0_TMRA0POL23_NORM = 0,
  CTIMER_AUX0_TMRA0POL23_INV = 1,
} CTIMER_AUX0_TMRA0POL23_Enum;


typedef enum {
  CTIMER_AUX0_TMRA0TINV_DIS = 0,
  CTIMER_AUX0_TMRA0TINV_EN = 1,
} CTIMER_AUX0_TMRA0TINV_Enum;


typedef enum {
  CTIMER_AUX0_TMRA0NOSYNC_DIS = 0,
  CTIMER_AUX0_TMRA0NOSYNC_NOSYNC = 1,
} CTIMER_AUX0_TMRA0NOSYNC_Enum;


typedef enum {
  CTIMER_AUX0_TMRA0TRIG_DIS = 0,
  CTIMER_AUX0_TMRA0TRIG_B0OUT = 1,
  CTIMER_AUX0_TMRA0TRIG_B3OUT = 2,
  CTIMER_AUX0_TMRA0TRIG_A3OUT = 3,
  CTIMER_AUX0_TMRA0TRIG_A1OUT = 4,
  CTIMER_AUX0_TMRA0TRIG_B1OUT = 5,
  CTIMER_AUX0_TMRA0TRIG_A5OUT = 6,
  CTIMER_AUX0_TMRA0TRIG_B5OUT = 7,
  CTIMER_AUX0_TMRA0TRIG_B3OUT2 = 8,
  CTIMER_AUX0_TMRA0TRIG_A3OUT2 = 9,
  CTIMER_AUX0_TMRA0TRIG_B6OUT2 = 10,
  CTIMER_AUX0_TMRA0TRIG_A2OUT2 = 11,
  CTIMER_AUX0_TMRA0TRIG_A6OUT2DUAL = 12,
  CTIMER_AUX0_TMRA0TRIG_A7OUT2DUAL = 13,
  CTIMER_AUX0_TMRA0TRIG_B4OUT2DUAL = 14,
  CTIMER_AUX0_TMRA0TRIG_A4OUT2DUAL = 15,
} CTIMER_AUX0_TMRA0TRIG_Enum;






typedef enum {
  CTIMER_CTRL1_CTLINK1_TWO_16BIT_TIMERS = 0,

  CTIMER_CTRL1_CTLINK1_32BIT_TIMER = 1,
} CTIMER_CTRL1_CTLINK1_Enum;


typedef enum {
  CTIMER_CTRL1_TMRB1POL_NORMAL = 0,

  CTIMER_CTRL1_TMRB1POL_INVERTED = 1,

} CTIMER_CTRL1_TMRB1POL_Enum;


typedef enum {
  CTIMER_CTRL1_TMRB1CLR_RUN = 0,
  CTIMER_CTRL1_TMRB1CLR_CLEAR = 1,
} CTIMER_CTRL1_TMRB1CLR_Enum;


typedef enum {
  CTIMER_CTRL1_TMRB1IE1_DIS = 0,

  CTIMER_CTRL1_TMRB1IE1_EN = 1,

} CTIMER_CTRL1_TMRB1IE1_Enum;


typedef enum {
  CTIMER_CTRL1_TMRB1IE0_DIS = 0,

  CTIMER_CTRL1_TMRB1IE0_EN = 1,

} CTIMER_CTRL1_TMRB1IE0_Enum;


typedef enum {
  CTIMER_CTRL1_TMRB1FN_SINGLECOUNT = 0,

  CTIMER_CTRL1_TMRB1FN_REPEATEDCOUNT = 1,

  CTIMER_CTRL1_TMRB1FN_PULSE_ONCE = 2,

  CTIMER_CTRL1_TMRB1FN_PULSE_CONT = 3,

  CTIMER_CTRL1_TMRB1FN_SINGLEPATTERN = 4,
  CTIMER_CTRL1_TMRB1FN_REPEATPATTERN = 5,
  CTIMER_CTRL1_TMRB1FN_CONTINUOUS = 6,
  CTIMER_CTRL1_TMRB1FN_ALTPWN = 7,
} CTIMER_CTRL1_TMRB1FN_Enum;


typedef enum {
  CTIMER_CTRL1_TMRB1CLK_TMRPIN = 0,
  CTIMER_CTRL1_TMRB1CLK_HFRC_DIV4 = 1,
  CTIMER_CTRL1_TMRB1CLK_HFRC_DIV16 = 2,
  CTIMER_CTRL1_TMRB1CLK_HFRC_DIV256 = 3,
  CTIMER_CTRL1_TMRB1CLK_HFRC_DIV1024 = 4,
  CTIMER_CTRL1_TMRB1CLK_HFRC_DIV4K = 5,
  CTIMER_CTRL1_TMRB1CLK_XT = 6,
  CTIMER_CTRL1_TMRB1CLK_XT_DIV2 = 7,
  CTIMER_CTRL1_TMRB1CLK_XT_DIV16 = 8,
  CTIMER_CTRL1_TMRB1CLK_XT_DIV128 = 9,
  CTIMER_CTRL1_TMRB1CLK_LFRC_DIV2 = 10,
  CTIMER_CTRL1_TMRB1CLK_LFRC_DIV32 = 11,
  CTIMER_CTRL1_TMRB1CLK_LFRC_DIV1K = 12,
  CTIMER_CTRL1_TMRB1CLK_LFRC = 13,
  CTIMER_CTRL1_TMRB1CLK_RTC_100HZ = 14,
  CTIMER_CTRL1_TMRB1CLK_HCLK_DIV4 = 15,

  CTIMER_CTRL1_TMRB1CLK_XT_DIV4 = 16,
  CTIMER_CTRL1_TMRB1CLK_XT_DIV8 = 17,
  CTIMER_CTRL1_TMRB1CLK_XT_DIV32 = 18,
  CTIMER_CTRL1_TMRB1CLK_CTMRA1 = 20,
  CTIMER_CTRL1_TMRB1CLK_CTMRA0 = 21,
  CTIMER_CTRL1_TMRB1CLK_CTMRB0 = 22,
  CTIMER_CTRL1_TMRB1CLK_CTMRA2 = 23,
  CTIMER_CTRL1_TMRB1CLK_CTMRB2 = 24,
  CTIMER_CTRL1_TMRB1CLK_CTMRB3 = 25,
  CTIMER_CTRL1_TMRB1CLK_CTMRB4 = 26,
  CTIMER_CTRL1_TMRB1CLK_CTMRB5 = 27,
  CTIMER_CTRL1_TMRB1CLK_CTMRB6 = 28,
  CTIMER_CTRL1_TMRB1CLK_BUCKBLE = 29,
  CTIMER_CTRL1_TMRB1CLK_BUCKB = 30,
  CTIMER_CTRL1_TMRB1CLK_BUCKA = 31,
} CTIMER_CTRL1_TMRB1CLK_Enum;


typedef enum {
  CTIMER_CTRL1_TMRB1EN_DIS = 0,
  CTIMER_CTRL1_TMRB1EN_EN = 1,
} CTIMER_CTRL1_TMRB1EN_Enum;


typedef enum {
  CTIMER_CTRL1_TMRA1POL_NORMAL = 0,

  CTIMER_CTRL1_TMRA1POL_INVERTED = 1,

} CTIMER_CTRL1_TMRA1POL_Enum;


typedef enum {
  CTIMER_CTRL1_TMRA1CLR_RUN = 0,
  CTIMER_CTRL1_TMRA1CLR_CLEAR = 1,
} CTIMER_CTRL1_TMRA1CLR_Enum;


typedef enum {
  CTIMER_CTRL1_TMRA1IE1_DIS = 0,

  CTIMER_CTRL1_TMRA1IE1_EN = 1,

} CTIMER_CTRL1_TMRA1IE1_Enum;


typedef enum {
  CTIMER_CTRL1_TMRA1IE0_DIS = 0,

  CTIMER_CTRL1_TMRA1IE0_EN = 1,

} CTIMER_CTRL1_TMRA1IE0_Enum;


typedef enum {
  CTIMER_CTRL1_TMRA1FN_SINGLECOUNT = 0,

  CTIMER_CTRL1_TMRA1FN_REPEATEDCOUNT = 1,

  CTIMER_CTRL1_TMRA1FN_PULSE_ONCE = 2,

  CTIMER_CTRL1_TMRA1FN_PULSE_CONT = 3,

  CTIMER_CTRL1_TMRA1FN_SINGLEPATTERN = 4,
  CTIMER_CTRL1_TMRA1FN_REPEATPATTERN = 5,
  CTIMER_CTRL1_TMRA1FN_CONTINUOUS = 6,
  CTIMER_CTRL1_TMRA1FN_ALTPWN = 7,
} CTIMER_CTRL1_TMRA1FN_Enum;


typedef enum {
  CTIMER_CTRL1_TMRA1CLK_TMRPIN = 0,
  CTIMER_CTRL1_TMRA1CLK_HFRC_DIV4 = 1,
  CTIMER_CTRL1_TMRA1CLK_HFRC_DIV16 = 2,
  CTIMER_CTRL1_TMRA1CLK_HFRC_DIV256 = 3,
  CTIMER_CTRL1_TMRA1CLK_HFRC_DIV1024 = 4,
  CTIMER_CTRL1_TMRA1CLK_HFRC_DIV4K = 5,
  CTIMER_CTRL1_TMRA1CLK_XT = 6,
  CTIMER_CTRL1_TMRA1CLK_XT_DIV2 = 7,
  CTIMER_CTRL1_TMRA1CLK_XT_DIV16 = 8,
  CTIMER_CTRL1_TMRA1CLK_XT_DIV128 = 9,
  CTIMER_CTRL1_TMRA1CLK_LFRC_DIV2 = 10,
  CTIMER_CTRL1_TMRA1CLK_LFRC_DIV32 = 11,
  CTIMER_CTRL1_TMRA1CLK_LFRC_DIV1K = 12,
  CTIMER_CTRL1_TMRA1CLK_LFRC = 13,
  CTIMER_CTRL1_TMRA1CLK_RTC_100HZ = 14,
  CTIMER_CTRL1_TMRA1CLK_HCLK_DIV4 = 15,

  CTIMER_CTRL1_TMRA1CLK_XT_DIV4 = 16,
  CTIMER_CTRL1_TMRA1CLK_XT_DIV8 = 17,
  CTIMER_CTRL1_TMRA1CLK_XT_DIV32 = 18,
  CTIMER_CTRL1_TMRA1CLK_CTMRB1 = 20,
  CTIMER_CTRL1_TMRA1CLK_CTMRA0 = 21,
  CTIMER_CTRL1_TMRA1CLK_CTMRB0 = 22,
  CTIMER_CTRL1_TMRA1CLK_CTMRA2 = 23,
  CTIMER_CTRL1_TMRA1CLK_CTMRB2 = 24,
  CTIMER_CTRL1_TMRA1CLK_CTMRB3 = 25,
  CTIMER_CTRL1_TMRA1CLK_CTMRB4 = 26,
  CTIMER_CTRL1_TMRA1CLK_CTMRB5 = 27,
  CTIMER_CTRL1_TMRA1CLK_CTMRB6 = 28,
  CTIMER_CTRL1_TMRA1CLK_BUCKBLE = 29,
  CTIMER_CTRL1_TMRA1CLK_BUCKB = 30,
  CTIMER_CTRL1_TMRA1CLK_BUCKA = 31,
} CTIMER_CTRL1_TMRA1CLK_Enum;


typedef enum {
  CTIMER_CTRL1_TMRA1EN_DIS = 0,
  CTIMER_CTRL1_TMRA1EN_EN = 1,
} CTIMER_CTRL1_TMRA1EN_Enum;





typedef enum {
  CTIMER_AUX1_TMRB1EN23_DIS = 1,
  CTIMER_AUX1_TMRB1EN23_EN = 0,
} CTIMER_AUX1_TMRB1EN23_Enum;


typedef enum {
  CTIMER_AUX1_TMRB1POL23_NORM = 0,
  CTIMER_AUX1_TMRB1POL23_INV = 1,
} CTIMER_AUX1_TMRB1POL23_Enum;


typedef enum {
  CTIMER_AUX1_TMRB1TINV_DIS = 0,
  CTIMER_AUX1_TMRB1TINV_EN = 1,
} CTIMER_AUX1_TMRB1TINV_Enum;


typedef enum {
  CTIMER_AUX1_TMRB1NOSYNC_DIS = 0,
  CTIMER_AUX1_TMRB1NOSYNC_NOSYNC = 1,
} CTIMER_AUX1_TMRB1NOSYNC_Enum;


typedef enum {
  CTIMER_AUX1_TMRB1TRIG_DIS = 0,
  CTIMER_AUX1_TMRB1TRIG_A1OUT = 1,
  CTIMER_AUX1_TMRB1TRIG_B3OUT = 2,
  CTIMER_AUX1_TMRB1TRIG_A3OUT = 3,
  CTIMER_AUX1_TMRB1TRIG_A6OUT = 4,
  CTIMER_AUX1_TMRB1TRIG_B6OUT = 5,
  CTIMER_AUX1_TMRB1TRIG_A0OUT = 6,
  CTIMER_AUX1_TMRB1TRIG_B0OUT = 7,
  CTIMER_AUX1_TMRB1TRIG_B3OUT2 = 8,
  CTIMER_AUX1_TMRB1TRIG_A3OUT2 = 9,
  CTIMER_AUX1_TMRB1TRIG_A4OUT2 = 10,
  CTIMER_AUX1_TMRB1TRIG_B4OUT2 = 11,
  CTIMER_AUX1_TMRB1TRIG_A6OUT2DUAL = 12,
  CTIMER_AUX1_TMRB1TRIG_A7OUT2DUAL = 13,
  CTIMER_AUX1_TMRB1TRIG_B5OUT2DUAL = 14,
  CTIMER_AUX1_TMRB1TRIG_A5OUT2DUAL = 15,
} CTIMER_AUX1_TMRB1TRIG_Enum;


typedef enum {
  CTIMER_AUX1_TMRA1EN23_DIS = 1,
  CTIMER_AUX1_TMRA1EN23_EN = 0,
} CTIMER_AUX1_TMRA1EN23_Enum;


typedef enum {
  CTIMER_AUX1_TMRA1POL23_NORMAL = 0,
  CTIMER_AUX1_TMRA1POL23_INV = 1,
} CTIMER_AUX1_TMRA1POL23_Enum;


typedef enum {
  CTIMER_AUX1_TMRA1TINV_DIS = 0,
  CTIMER_AUX1_TMRA1TINV_EN = 1,
} CTIMER_AUX1_TMRA1TINV_Enum;


typedef enum {
  CTIMER_AUX1_TMRA1NOSYNC_DIS = 0,
  CTIMER_AUX1_TMRA1NOSYNC_NOSYNC = 1,
} CTIMER_AUX1_TMRA1NOSYNC_Enum;


typedef enum {
  CTIMER_AUX1_TMRA1TRIG_DIS = 0,
  CTIMER_AUX1_TMRA1TRIG_B1OUT = 1,
  CTIMER_AUX1_TMRA1TRIG_B3OUT = 2,
  CTIMER_AUX1_TMRA1TRIG_A3OUT = 3,
  CTIMER_AUX1_TMRA1TRIG_A0OUT = 4,
  CTIMER_AUX1_TMRA1TRIG_B0OUT = 5,
  CTIMER_AUX1_TMRA1TRIG_A5OUT = 6,
  CTIMER_AUX1_TMRA1TRIG_B5OUT = 7,
  CTIMER_AUX1_TMRA1TRIG_B3OUT2 = 8,
  CTIMER_AUX1_TMRA1TRIG_A3OUT2 = 9,
  CTIMER_AUX1_TMRA1TRIG_A4OUT2 = 10,
  CTIMER_AUX1_TMRA1TRIG_B4OUT2 = 11,
  CTIMER_AUX1_TMRA1TRIG_A6OUT2DUAL = 12,
  CTIMER_AUX1_TMRA1TRIG_A7OUT2DUAL = 13,
  CTIMER_AUX1_TMRA1TRIG_B5OUT2DUAL = 14,
  CTIMER_AUX1_TMRA1TRIG_A5OUT2DUAL = 15,
} CTIMER_AUX1_TMRA1TRIG_Enum;






typedef enum {
  CTIMER_CTRL2_CTLINK2_TWO_16BIT_TIMERS = 0,

  CTIMER_CTRL2_CTLINK2_32BIT_TIMER = 1,
} CTIMER_CTRL2_CTLINK2_Enum;


typedef enum {
  CTIMER_CTRL2_TMRB2POL_NORMAL = 0,

  CTIMER_CTRL2_TMRB2POL_INVERTED = 1,

} CTIMER_CTRL2_TMRB2POL_Enum;


typedef enum {
  CTIMER_CTRL2_TMRB2CLR_RUN = 0,
  CTIMER_CTRL2_TMRB2CLR_CLEAR = 1,
} CTIMER_CTRL2_TMRB2CLR_Enum;


typedef enum {
  CTIMER_CTRL2_TMRB2IE1_DIS = 0,

  CTIMER_CTRL2_TMRB2IE1_EN = 1,

} CTIMER_CTRL2_TMRB2IE1_Enum;


typedef enum {
  CTIMER_CTRL2_TMRB2IE0_DIS = 0,

  CTIMER_CTRL2_TMRB2IE0_EN = 1,

} CTIMER_CTRL2_TMRB2IE0_Enum;


typedef enum {
  CTIMER_CTRL2_TMRB2FN_SINGLECOUNT = 0,

  CTIMER_CTRL2_TMRB2FN_REPEATEDCOUNT = 1,

  CTIMER_CTRL2_TMRB2FN_PULSE_ONCE = 2,

  CTIMER_CTRL2_TMRB2FN_PULSE_CONT = 3,

  CTIMER_CTRL2_TMRB2FN_SINGLEPATTERN = 4,
  CTIMER_CTRL2_TMRB2FN_REPEATPATTERN = 5,
  CTIMER_CTRL2_TMRB2FN_CONTINUOUS = 6,
  CTIMER_CTRL2_TMRB2FN_ALTPWN = 7,
} CTIMER_CTRL2_TMRB2FN_Enum;


typedef enum {
  CTIMER_CTRL2_TMRB2CLK_TMRPIN = 0,
  CTIMER_CTRL2_TMRB2CLK_HFRC_DIV4 = 1,
  CTIMER_CTRL2_TMRB2CLK_HFRC_DIV16 = 2,
  CTIMER_CTRL2_TMRB2CLK_HFRC_DIV256 = 3,
  CTIMER_CTRL2_TMRB2CLK_HFRC_DIV1024 = 4,
  CTIMER_CTRL2_TMRB2CLK_HFRC_DIV4K = 5,
  CTIMER_CTRL2_TMRB2CLK_XT = 6,
  CTIMER_CTRL2_TMRB2CLK_XT_DIV2 = 7,
  CTIMER_CTRL2_TMRB2CLK_XT_DIV16 = 8,
  CTIMER_CTRL2_TMRB2CLK_XT_DIV128 = 9,
  CTIMER_CTRL2_TMRB2CLK_LFRC_DIV2 = 10,
  CTIMER_CTRL2_TMRB2CLK_LFRC_DIV32 = 11,
  CTIMER_CTRL2_TMRB2CLK_LFRC_DIV1K = 12,
  CTIMER_CTRL2_TMRB2CLK_LFRC = 13,
  CTIMER_CTRL2_TMRB2CLK_RTC_100HZ = 14,
  CTIMER_CTRL2_TMRB2CLK_HCLK_DIV4 = 15,

  CTIMER_CTRL2_TMRB2CLK_XT_DIV4 = 16,
  CTIMER_CTRL2_TMRB2CLK_XT_DIV8 = 17,
  CTIMER_CTRL2_TMRB2CLK_XT_DIV32 = 18,
  CTIMER_CTRL2_TMRB2CLK_CTMRA2 = 20,
  CTIMER_CTRL2_TMRB2CLK_CTMRB3 = 21,
  CTIMER_CTRL2_TMRB2CLK_CTMRA3 = 22,
  CTIMER_CTRL2_TMRB2CLK_CTMRA4 = 23,
  CTIMER_CTRL2_TMRB2CLK_CTMRB4 = 24,
  CTIMER_CTRL2_TMRB2CLK_CTMRB0 = 25,
  CTIMER_CTRL2_TMRB2CLK_CTMRB1 = 26,
  CTIMER_CTRL2_TMRB2CLK_CTMRB5 = 27,
  CTIMER_CTRL2_TMRB2CLK_CTMRB6 = 28,
  CTIMER_CTRL2_TMRB2CLK_BUCKBLE = 29,
  CTIMER_CTRL2_TMRB2CLK_BUCKB = 30,
  CTIMER_CTRL2_TMRB2CLK_BUCKA = 31,
} CTIMER_CTRL2_TMRB2CLK_Enum;


typedef enum {
  CTIMER_CTRL2_TMRB2EN_DIS = 0,
  CTIMER_CTRL2_TMRB2EN_EN = 1,
} CTIMER_CTRL2_TMRB2EN_Enum;


typedef enum {
  CTIMER_CTRL2_TMRA2POL_NORMAL = 0,

  CTIMER_CTRL2_TMRA2POL_INVERTED = 1,

} CTIMER_CTRL2_TMRA2POL_Enum;


typedef enum {
  CTIMER_CTRL2_TMRA2CLR_RUN = 0,
  CTIMER_CTRL2_TMRA2CLR_CLEAR = 1,
} CTIMER_CTRL2_TMRA2CLR_Enum;


typedef enum {
  CTIMER_CTRL2_TMRA2IE1_DIS = 0,

  CTIMER_CTRL2_TMRA2IE1_EN = 1,

} CTIMER_CTRL2_TMRA2IE1_Enum;


typedef enum {
  CTIMER_CTRL2_TMRA2IE0_DIS = 0,

  CTIMER_CTRL2_TMRA2IE0_EN = 1,

} CTIMER_CTRL2_TMRA2IE0_Enum;


typedef enum {
  CTIMER_CTRL2_TMRA2FN_SINGLECOUNT = 0,

  CTIMER_CTRL2_TMRA2FN_REPEATEDCOUNT = 1,

  CTIMER_CTRL2_TMRA2FN_PULSE_ONCE = 2,

  CTIMER_CTRL2_TMRA2FN_PULSE_CONT = 3,

  CTIMER_CTRL2_TMRA2FN_SINGLEPATTERN = 4,
  CTIMER_CTRL2_TMRA2FN_REPEATPATTERN = 5,
  CTIMER_CTRL2_TMRA2FN_CONTINUOUS = 6,
  CTIMER_CTRL2_TMRA2FN_ALTPWN = 7,
} CTIMER_CTRL2_TMRA2FN_Enum;


typedef enum {
  CTIMER_CTRL2_TMRA2CLK_TMRPIN = 0,
  CTIMER_CTRL2_TMRA2CLK_HFRC_DIV4 = 1,
  CTIMER_CTRL2_TMRA2CLK_HFRC_DIV16 = 2,
  CTIMER_CTRL2_TMRA2CLK_HFRC_DIV256 = 3,
  CTIMER_CTRL2_TMRA2CLK_HFRC_DIV1024 = 4,
  CTIMER_CTRL2_TMRA2CLK_HFRC_DIV4K = 5,
  CTIMER_CTRL2_TMRA2CLK_XT = 6,
  CTIMER_CTRL2_TMRA2CLK_XT_DIV2 = 7,
  CTIMER_CTRL2_TMRA2CLK_XT_DIV16 = 8,
  CTIMER_CTRL2_TMRA2CLK_XT_DIV128 = 9,
  CTIMER_CTRL2_TMRA2CLK_LFRC_DIV2 = 10,
  CTIMER_CTRL2_TMRA2CLK_LFRC_DIV32 = 11,
  CTIMER_CTRL2_TMRA2CLK_LFRC_DIV1K = 12,
  CTIMER_CTRL2_TMRA2CLK_LFRC = 13,
  CTIMER_CTRL2_TMRA2CLK_RTC_100HZ = 14,
  CTIMER_CTRL2_TMRA2CLK_HCLK_DIV4 = 15,

  CTIMER_CTRL2_TMRA2CLK_XT_DIV4 = 16,
  CTIMER_CTRL2_TMRA2CLK_XT_DIV8 = 17,
  CTIMER_CTRL2_TMRA2CLK_XT_DIV32 = 18,
  CTIMER_CTRL2_TMRA2CLK_CTMRB2 = 20,
  CTIMER_CTRL2_TMRA2CLK_CTMRB3 = 21,
  CTIMER_CTRL2_TMRA2CLK_CTMRA3 = 22,
  CTIMER_CTRL2_TMRA2CLK_CTMRA4 = 23,
  CTIMER_CTRL2_TMRA2CLK_CTMRB4 = 24,
  CTIMER_CTRL2_TMRA2CLK_CTMRB0 = 25,
  CTIMER_CTRL2_TMRA2CLK_CTMRB1 = 26,
  CTIMER_CTRL2_TMRA2CLK_CTMRB5 = 27,
  CTIMER_CTRL2_TMRA2CLK_CTMRB6 = 28,
  CTIMER_CTRL2_TMRA2CLK_BUCKBLE = 29,
  CTIMER_CTRL2_TMRA2CLK_BUCKB = 30,
  CTIMER_CTRL2_TMRA2CLK_BUCKA = 31,
} CTIMER_CTRL2_TMRA2CLK_Enum;


typedef enum {
  CTIMER_CTRL2_TMRA2EN_DIS = 0,
  CTIMER_CTRL2_TMRA2EN_EN = 1,
} CTIMER_CTRL2_TMRA2EN_Enum;





typedef enum {
  CTIMER_AUX2_TMRB2EN23_DIS = 1,
  CTIMER_AUX2_TMRB2EN23_EN = 0,
} CTIMER_AUX2_TMRB2EN23_Enum;


typedef enum {
  CTIMER_AUX2_TMRB2POL23_NORM = 0,
  CTIMER_AUX2_TMRB2POL23_INV = 1,
} CTIMER_AUX2_TMRB2POL23_Enum;


typedef enum {
  CTIMER_AUX2_TMRB2TINV_DIS = 0,
  CTIMER_AUX2_TMRB2TINV_EN = 1,
} CTIMER_AUX2_TMRB2TINV_Enum;


typedef enum {
  CTIMER_AUX2_TMRB2NOSYNC_DIS = 0,
  CTIMER_AUX2_TMRB2NOSYNC_NOSYNC = 1,
} CTIMER_AUX2_TMRB2NOSYNC_Enum;


typedef enum {
  CTIMER_AUX2_TMRB2TRIG_DIS = 0,
  CTIMER_AUX2_TMRB2TRIG_A2OUT = 1,
  CTIMER_AUX2_TMRB2TRIG_B3OUT = 2,
  CTIMER_AUX2_TMRB2TRIG_A3OUT = 3,
  CTIMER_AUX2_TMRB2TRIG_A1OUT = 4,
  CTIMER_AUX2_TMRB2TRIG_B1OUT = 5,
  CTIMER_AUX2_TMRB2TRIG_A4OUT = 6,
  CTIMER_AUX2_TMRB2TRIG_B4OUT = 7,
  CTIMER_AUX2_TMRB2TRIG_B3OUT2 = 8,
  CTIMER_AUX2_TMRB2TRIG_A3OUT2 = 9,
  CTIMER_AUX2_TMRB2TRIG_A5OUT2 = 10,
  CTIMER_AUX2_TMRB2TRIG_B5OUT2 = 11,
  CTIMER_AUX2_TMRB2TRIG_A6OUT2DUAL = 12,
  CTIMER_AUX2_TMRB2TRIG_A7OUT2DUAL = 13,
  CTIMER_AUX2_TMRB2TRIG_B4OUT2DUAL = 14,
  CTIMER_AUX2_TMRB2TRIG_A4OUT2DUAL = 15,
} CTIMER_AUX2_TMRB2TRIG_Enum;


typedef enum {
  CTIMER_AUX2_TMRA2EN23_DIS = 1,
  CTIMER_AUX2_TMRA2EN23_EN = 0,
} CTIMER_AUX2_TMRA2EN23_Enum;


typedef enum {
  CTIMER_AUX2_TMRA2POL23_NORM = 0,
  CTIMER_AUX2_TMRA2POL23_INV = 1,
} CTIMER_AUX2_TMRA2POL23_Enum;


typedef enum {
  CTIMER_AUX2_TMRA2TINV_DIS = 0,
  CTIMER_AUX2_TMRA2TINV_EN = 1,
} CTIMER_AUX2_TMRA2TINV_Enum;


typedef enum {
  CTIMER_AUX2_TMRA2NOSYNC_DIS = 0,
  CTIMER_AUX2_TMRA2NOSYNC_NOSYNC = 1,
} CTIMER_AUX2_TMRA2NOSYNC_Enum;


typedef enum {
  CTIMER_AUX2_TMRA2TRIG_DIS = 0,
  CTIMER_AUX2_TMRA2TRIG_B2OUT = 1,
  CTIMER_AUX2_TMRA2TRIG_B3OUT = 2,
  CTIMER_AUX2_TMRA2TRIG_A3OUT = 3,
  CTIMER_AUX2_TMRA2TRIG_A0OUT = 4,
  CTIMER_AUX2_TMRA2TRIG_B0OUT = 5,
  CTIMER_AUX2_TMRA2TRIG_A4OUT = 6,
  CTIMER_AUX2_TMRA2TRIG_B4OUT = 7,
  CTIMER_AUX2_TMRA2TRIG_B3OUT2 = 8,
  CTIMER_AUX2_TMRA2TRIG_A3OUT2 = 9,
  CTIMER_AUX2_TMRA2TRIG_A5OUT2 = 10,
  CTIMER_AUX2_TMRA2TRIG_B5OUT2 = 11,
  CTIMER_AUX2_TMRA2TRIG_A6OUT2DUAL = 12,
  CTIMER_AUX2_TMRA2TRIG_A7OUT2DUAL = 13,
  CTIMER_AUX2_TMRA2TRIG_B4OUT2DUAL = 14,
  CTIMER_AUX2_TMRA2TRIG_A4OUT2DUAL = 15,
} CTIMER_AUX2_TMRA2TRIG_Enum;






typedef enum {
  CTIMER_CTRL3_CTLINK3_TWO_16BIT_TIMERS = 0,

  CTIMER_CTRL3_CTLINK3_32BIT_TIMER = 1,
} CTIMER_CTRL3_CTLINK3_Enum;


typedef enum {
  CTIMER_CTRL3_TMRB3POL_NORMAL = 0,

  CTIMER_CTRL3_TMRB3POL_INVERTED = 1,

} CTIMER_CTRL3_TMRB3POL_Enum;


typedef enum {
  CTIMER_CTRL3_TMRB3CLR_RUN = 0,
  CTIMER_CTRL3_TMRB3CLR_CLEAR = 1,
} CTIMER_CTRL3_TMRB3CLR_Enum;


typedef enum {
  CTIMER_CTRL3_TMRB3IE1_DIS = 0,

  CTIMER_CTRL3_TMRB3IE1_EN = 1,

} CTIMER_CTRL3_TMRB3IE1_Enum;


typedef enum {
  CTIMER_CTRL3_TMRB3IE0_DIS = 0,

  CTIMER_CTRL3_TMRB3IE0_EN = 1,

} CTIMER_CTRL3_TMRB3IE0_Enum;


typedef enum {
  CTIMER_CTRL3_TMRB3FN_SINGLECOUNT = 0,

  CTIMER_CTRL3_TMRB3FN_REPEATEDCOUNT = 1,

  CTIMER_CTRL3_TMRB3FN_PULSE_ONCE = 2,

  CTIMER_CTRL3_TMRB3FN_PULSE_CONT = 3,

  CTIMER_CTRL3_TMRB3FN_SINGLEPATTERN = 4,
  CTIMER_CTRL3_TMRB3FN_REPEATPATTERN = 5,
  CTIMER_CTRL3_TMRB3FN_CONTINUOUS = 6,
  CTIMER_CTRL3_TMRB3FN_ALTPWN = 7,
} CTIMER_CTRL3_TMRB3FN_Enum;


typedef enum {
  CTIMER_CTRL3_TMRB3CLK_TMRPIN = 0,
  CTIMER_CTRL3_TMRB3CLK_HFRC_DIV4 = 1,
  CTIMER_CTRL3_TMRB3CLK_HFRC_DIV16 = 2,
  CTIMER_CTRL3_TMRB3CLK_HFRC_DIV256 = 3,
  CTIMER_CTRL3_TMRB3CLK_HFRC_DIV1024 = 4,
  CTIMER_CTRL3_TMRB3CLK_HFRC_DIV4K = 5,
  CTIMER_CTRL3_TMRB3CLK_XT = 6,
  CTIMER_CTRL3_TMRB3CLK_XT_DIV2 = 7,
  CTIMER_CTRL3_TMRB3CLK_XT_DIV16 = 8,
  CTIMER_CTRL3_TMRB3CLK_XT_DIV128 = 9,
  CTIMER_CTRL3_TMRB3CLK_LFRC_DIV2 = 10,
  CTIMER_CTRL3_TMRB3CLK_LFRC_DIV32 = 11,
  CTIMER_CTRL3_TMRB3CLK_LFRC_DIV1K = 12,
  CTIMER_CTRL3_TMRB3CLK_LFRC = 13,
  CTIMER_CTRL3_TMRB3CLK_RTC_100HZ = 14,
  CTIMER_CTRL3_TMRB3CLK_HCLK_DIV4 = 15,

  CTIMER_CTRL3_TMRB3CLK_XT_DIV4 = 16,
  CTIMER_CTRL3_TMRB3CLK_XT_DIV8 = 17,
  CTIMER_CTRL3_TMRB3CLK_XT_DIV32 = 18,
  CTIMER_CTRL3_TMRB3CLK_CTMRA3 = 20,
  CTIMER_CTRL3_TMRB3CLK_CTMRA2 = 21,
  CTIMER_CTRL3_TMRB3CLK_CTMRB2 = 22,
  CTIMER_CTRL3_TMRB3CLK_CTMRA4 = 23,
  CTIMER_CTRL3_TMRB3CLK_CTMRB4 = 24,
  CTIMER_CTRL3_TMRB3CLK_CTMRB0 = 25,
  CTIMER_CTRL3_TMRB3CLK_CTMRB1 = 26,
  CTIMER_CTRL3_TMRB3CLK_CTMRB5 = 27,
  CTIMER_CTRL3_TMRB3CLK_CTMRB6 = 28,
  CTIMER_CTRL3_TMRB3CLK_BUCKBLE = 29,
  CTIMER_CTRL3_TMRB3CLK_BUCKB = 30,
  CTIMER_CTRL3_TMRB3CLK_BUCKA = 31,
} CTIMER_CTRL3_TMRB3CLK_Enum;


typedef enum {
  CTIMER_CTRL3_TMRB3EN_DIS = 0,
  CTIMER_CTRL3_TMRB3EN_EN = 1,
} CTIMER_CTRL3_TMRB3EN_Enum;


typedef enum {
  CTIMER_CTRL3_TMRA3POL_NORMAL = 0,

  CTIMER_CTRL3_TMRA3POL_INVERTED = 1,

} CTIMER_CTRL3_TMRA3POL_Enum;


typedef enum {
  CTIMER_CTRL3_TMRA3CLR_RUN = 0,
  CTIMER_CTRL3_TMRA3CLR_CLEAR = 1,
} CTIMER_CTRL3_TMRA3CLR_Enum;


typedef enum {
  CTIMER_CTRL3_TMRA3IE1_DIS = 0,

  CTIMER_CTRL3_TMRA3IE1_EN = 1,

} CTIMER_CTRL3_TMRA3IE1_Enum;


typedef enum {
  CTIMER_CTRL3_TMRA3IE0_DIS = 0,

  CTIMER_CTRL3_TMRA3IE0_EN = 1,

} CTIMER_CTRL3_TMRA3IE0_Enum;


typedef enum {
  CTIMER_CTRL3_TMRA3FN_SINGLECOUNT = 0,

  CTIMER_CTRL3_TMRA3FN_REPEATEDCOUNT = 1,

  CTIMER_CTRL3_TMRA3FN_PULSE_ONCE = 2,

  CTIMER_CTRL3_TMRA3FN_PULSE_CONT = 3,

  CTIMER_CTRL3_TMRA3FN_SINGLEPATTERN = 4,
  CTIMER_CTRL3_TMRA3FN_REPEATPATTERN = 5,
  CTIMER_CTRL3_TMRA3FN_CONTINUOUS = 6,
  CTIMER_CTRL3_TMRA3FN_ALTPWN = 7,
} CTIMER_CTRL3_TMRA3FN_Enum;


typedef enum {
  CTIMER_CTRL3_TMRA3CLK_TMRPIN = 0,
  CTIMER_CTRL3_TMRA3CLK_HFRC_DIV4 = 1,
  CTIMER_CTRL3_TMRA3CLK_HFRC_DIV16 = 2,
  CTIMER_CTRL3_TMRA3CLK_HFRC_DIV256 = 3,
  CTIMER_CTRL3_TMRA3CLK_HFRC_DIV1024 = 4,
  CTIMER_CTRL3_TMRA3CLK_HFRC_DIV4K = 5,
  CTIMER_CTRL3_TMRA3CLK_XT = 6,
  CTIMER_CTRL3_TMRA3CLK_XT_DIV2 = 7,
  CTIMER_CTRL3_TMRA3CLK_XT_DIV16 = 8,
  CTIMER_CTRL3_TMRA3CLK_XT_DIV128 = 9,
  CTIMER_CTRL3_TMRA3CLK_LFRC_DIV2 = 10,
  CTIMER_CTRL3_TMRA3CLK_LFRC_DIV32 = 11,
  CTIMER_CTRL3_TMRA3CLK_LFRC_DIV1K = 12,
  CTIMER_CTRL3_TMRA3CLK_LFRC = 13,
  CTIMER_CTRL3_TMRA3CLK_RTC_100HZ = 14,
  CTIMER_CTRL3_TMRA3CLK_HCLK_DIV4 = 15,

  CTIMER_CTRL3_TMRA3CLK_XT_DIV4 = 16,
  CTIMER_CTRL3_TMRA3CLK_XT_DIV8 = 17,
  CTIMER_CTRL3_TMRA3CLK_XT_DIV32 = 18,
  CTIMER_CTRL3_TMRA3CLK_CTMRB3 = 20,
  CTIMER_CTRL3_TMRA3CLK_CTMRA2 = 21,
  CTIMER_CTRL3_TMRA3CLK_CTMRB2 = 22,
  CTIMER_CTRL3_TMRA3CLK_CTMRA4 = 23,
  CTIMER_CTRL3_TMRA3CLK_CTMRB4 = 24,
  CTIMER_CTRL3_TMRA3CLK_CTMRB0 = 25,
  CTIMER_CTRL3_TMRA3CLK_CTMRB1 = 26,
  CTIMER_CTRL3_TMRA3CLK_CTMRB5 = 27,
  CTIMER_CTRL3_TMRA3CLK_CTMRB6 = 28,
  CTIMER_CTRL3_TMRA3CLK_BUCKBLE = 29,
  CTIMER_CTRL3_TMRA3CLK_BUCKB = 30,
  CTIMER_CTRL3_TMRA3CLK_BUCKA = 31,
} CTIMER_CTRL3_TMRA3CLK_Enum;


typedef enum {
  CTIMER_CTRL3_TMRA3EN_DIS = 0,
  CTIMER_CTRL3_TMRA3EN_EN = 1,
} CTIMER_CTRL3_TMRA3EN_Enum;





typedef enum {
  CTIMER_AUX3_TMRB3EN23_DIS = 1,
  CTIMER_AUX3_TMRB3EN23_EN = 0,
} CTIMER_AUX3_TMRB3EN23_Enum;


typedef enum {
  CTIMER_AUX3_TMRB3POL23_NORM = 0,
  CTIMER_AUX3_TMRB3POL23_INV = 1,
} CTIMER_AUX3_TMRB3POL23_Enum;


typedef enum {
  CTIMER_AUX3_TMRB3TINV_DIS = 0,
  CTIMER_AUX3_TMRB3TINV_EN = 1,
} CTIMER_AUX3_TMRB3TINV_Enum;


typedef enum {
  CTIMER_AUX3_TMRB3NOSYNC_DIS = 0,
  CTIMER_AUX3_TMRB3NOSYNC_NOSYNC = 1,
} CTIMER_AUX3_TMRB3NOSYNC_Enum;


typedef enum {
  CTIMER_AUX3_TMRB3TRIG_DIS = 0,
  CTIMER_AUX3_TMRB3TRIG_A3OUT = 1,
  CTIMER_AUX3_TMRB3TRIG_B2OUT = 2,
  CTIMER_AUX3_TMRB3TRIG_A2OUT = 3,
  CTIMER_AUX3_TMRB3TRIG_A4OUT = 4,
  CTIMER_AUX3_TMRB3TRIG_B4OUT = 5,
  CTIMER_AUX3_TMRB3TRIG_A6OUT = 6,
  CTIMER_AUX3_TMRB3TRIG_B6OUT = 7,
  CTIMER_AUX3_TMRB3TRIG_B5OUT2 = 8,
  CTIMER_AUX3_TMRB3TRIG_A5OUT2 = 9,
  CTIMER_AUX3_TMRB3TRIG_A1OUT2 = 10,
  CTIMER_AUX3_TMRB3TRIG_B1OUT2 = 11,
  CTIMER_AUX3_TMRB3TRIG_A6OUT2DUAL = 12,
  CTIMER_AUX3_TMRB3TRIG_A7OUT2DUAL = 13,
  CTIMER_AUX3_TMRB3TRIG_B2OUT2DUAL = 14,
  CTIMER_AUX3_TMRB3TRIG_A2OUT2DUAL = 15,
} CTIMER_AUX3_TMRB3TRIG_Enum;


typedef enum {
  CTIMER_AUX3_TMRA3EN23_DIS = 1,
  CTIMER_AUX3_TMRA3EN23_EN = 0,
} CTIMER_AUX3_TMRA3EN23_Enum;


typedef enum {
  CTIMER_AUX3_TMRA3POL23_NORM = 0,
  CTIMER_AUX3_TMRA3POL23_INV = 1,
} CTIMER_AUX3_TMRA3POL23_Enum;


typedef enum {
  CTIMER_AUX3_TMRA3TINV_DIS = 0,
  CTIMER_AUX3_TMRA3TINV_EN = 1,
} CTIMER_AUX3_TMRA3TINV_Enum;


typedef enum {
  CTIMER_AUX3_TMRA3NOSYNC_DIS = 0,
  CTIMER_AUX3_TMRA3NOSYNC_NOSYNC = 1,
} CTIMER_AUX3_TMRA3NOSYNC_Enum;


typedef enum {
  CTIMER_AUX3_TMRA3TRIG_DIS = 0,
  CTIMER_AUX3_TMRA3TRIG_B3OUT = 1,
  CTIMER_AUX3_TMRA3TRIG_B2OUT = 2,
  CTIMER_AUX3_TMRA3TRIG_A2OUT = 3,
  CTIMER_AUX3_TMRA3TRIG_A4OUT = 4,
  CTIMER_AUX3_TMRA3TRIG_B4OUT = 5,
  CTIMER_AUX3_TMRA3TRIG_A7OUT = 6,
  CTIMER_AUX3_TMRA3TRIG_B7OUT = 7,
  CTIMER_AUX3_TMRA3TRIG_B5OUT2 = 8,
  CTIMER_AUX3_TMRA3TRIG_A5OUT2 = 9,
  CTIMER_AUX3_TMRA3TRIG_A1OUT2 = 10,
  CTIMER_AUX3_TMRA3TRIG_B1OUT2 = 11,
  CTIMER_AUX3_TMRA3TRIG_A6OUT2DUAL = 12,
  CTIMER_AUX3_TMRA3TRIG_A7OUT2DUAL = 13,
  CTIMER_AUX3_TMRA3TRIG_B2OUT2DUAL = 14,
  CTIMER_AUX3_TMRA3TRIG_A2OUT2DUAL = 15,
} CTIMER_AUX3_TMRA3TRIG_Enum;






typedef enum {
  CTIMER_CTRL4_CTLINK4_TWO_16BIT_TIMERS = 0,

  CTIMER_CTRL4_CTLINK4_32BIT_TIMER = 1,
} CTIMER_CTRL4_CTLINK4_Enum;


typedef enum {
  CTIMER_CTRL4_TMRB4POL_NORMAL = 0,

  CTIMER_CTRL4_TMRB4POL_INVERTED = 1,

} CTIMER_CTRL4_TMRB4POL_Enum;


typedef enum {
  CTIMER_CTRL4_TMRB4CLR_RUN = 0,
  CTIMER_CTRL4_TMRB4CLR_CLEAR = 1,
} CTIMER_CTRL4_TMRB4CLR_Enum;


typedef enum {
  CTIMER_CTRL4_TMRB4IE1_DIS = 0,

  CTIMER_CTRL4_TMRB4IE1_EN = 1,

} CTIMER_CTRL4_TMRB4IE1_Enum;


typedef enum {
  CTIMER_CTRL4_TMRB4IE0_DIS = 0,

  CTIMER_CTRL4_TMRB4IE0_EN = 1,

} CTIMER_CTRL4_TMRB4IE0_Enum;


typedef enum {
  CTIMER_CTRL4_TMRB4FN_SINGLECOUNT = 0,

  CTIMER_CTRL4_TMRB4FN_REPEATEDCOUNT = 1,

  CTIMER_CTRL4_TMRB4FN_PULSE_ONCE = 2,

  CTIMER_CTRL4_TMRB4FN_PULSE_CONT = 3,

  CTIMER_CTRL4_TMRB4FN_SINGLEPATTERN = 4,
  CTIMER_CTRL4_TMRB4FN_REPEATPATTERN = 5,
  CTIMER_CTRL4_TMRB4FN_CONTINUOUS = 6,
  CTIMER_CTRL4_TMRB4FN_ALTPWN = 7,
} CTIMER_CTRL4_TMRB4FN_Enum;


typedef enum {
  CTIMER_CTRL4_TMRB4CLK_TMRPIN = 0,
  CTIMER_CTRL4_TMRB4CLK_HFRC_DIV4 = 1,
  CTIMER_CTRL4_TMRB4CLK_HFRC_DIV16 = 2,
  CTIMER_CTRL4_TMRB4CLK_HFRC_DIV256 = 3,
  CTIMER_CTRL4_TMRB4CLK_HFRC_DIV1024 = 4,
  CTIMER_CTRL4_TMRB4CLK_HFRC_DIV4K = 5,
  CTIMER_CTRL4_TMRB4CLK_XT = 6,
  CTIMER_CTRL4_TMRB4CLK_XT_DIV2 = 7,
  CTIMER_CTRL4_TMRB4CLK_XT_DIV16 = 8,
  CTIMER_CTRL4_TMRB4CLK_XT_DIV128 = 9,
  CTIMER_CTRL4_TMRB4CLK_LFRC_DIV2 = 10,
  CTIMER_CTRL4_TMRB4CLK_LFRC_DIV32 = 11,
  CTIMER_CTRL4_TMRB4CLK_LFRC_DIV1K = 12,
  CTIMER_CTRL4_TMRB4CLK_LFRC = 13,
  CTIMER_CTRL4_TMRB4CLK_RTC_100HZ = 14,
  CTIMER_CTRL4_TMRB4CLK_HCLK_DIV4 = 15,

  CTIMER_CTRL4_TMRB4CLK_XT_DIV4 = 16,
  CTIMER_CTRL4_TMRB4CLK_XT_DIV8 = 17,
  CTIMER_CTRL4_TMRB4CLK_XT_DIV32 = 18,
  CTIMER_CTRL4_TMRB4CLK_CTMRA4 = 20,
  CTIMER_CTRL4_TMRB4CLK_CTMRA1 = 21,
  CTIMER_CTRL4_TMRB4CLK_CTMRB1 = 22,
  CTIMER_CTRL4_TMRB4CLK_CTMRA5 = 23,
  CTIMER_CTRL4_TMRB4CLK_CTMRB5 = 24,
  CTIMER_CTRL4_TMRB4CLK_CTMRB0 = 25,
  CTIMER_CTRL4_TMRB4CLK_CTMRB2 = 26,
  CTIMER_CTRL4_TMRB4CLK_CTMRB3 = 27,
  CTIMER_CTRL4_TMRB4CLK_CTMRB6 = 28,
  CTIMER_CTRL4_TMRB4CLK_BUCKBLE = 29,
  CTIMER_CTRL4_TMRB4CLK_BUCKB = 30,
  CTIMER_CTRL4_TMRB4CLK_BUCKA = 31,
} CTIMER_CTRL4_TMRB4CLK_Enum;


typedef enum {
  CTIMER_CTRL4_TMRB4EN_DIS = 0,
  CTIMER_CTRL4_TMRB4EN_EN = 1,
} CTIMER_CTRL4_TMRB4EN_Enum;


typedef enum {
  CTIMER_CTRL4_TMRA4POL_NORMAL = 0,

  CTIMER_CTRL4_TMRA4POL_INVERTED = 1,

} CTIMER_CTRL4_TMRA4POL_Enum;


typedef enum {
  CTIMER_CTRL4_TMRA4CLR_RUN = 0,
  CTIMER_CTRL4_TMRA4CLR_CLEAR = 1,
} CTIMER_CTRL4_TMRA4CLR_Enum;


typedef enum {
  CTIMER_CTRL4_TMRA4IE1_DIS = 0,

  CTIMER_CTRL4_TMRA4IE1_EN = 1,

} CTIMER_CTRL4_TMRA4IE1_Enum;


typedef enum {
  CTIMER_CTRL4_TMRA4IE0_DIS = 0,

  CTIMER_CTRL4_TMRA4IE0_EN = 1,

} CTIMER_CTRL4_TMRA4IE0_Enum;


typedef enum {
  CTIMER_CTRL4_TMRA4FN_SINGLECOUNT = 0,

  CTIMER_CTRL4_TMRA4FN_REPEATEDCOUNT = 1,

  CTIMER_CTRL4_TMRA4FN_PULSE_ONCE = 2,

  CTIMER_CTRL4_TMRA4FN_PULSE_CONT = 3,

  CTIMER_CTRL4_TMRA4FN_SINGLEPATTERN = 4,
  CTIMER_CTRL4_TMRA4FN_REPEATPATTERN = 5,
  CTIMER_CTRL4_TMRA4FN_CONTINUOUS = 6,
  CTIMER_CTRL4_TMRA4FN_ALTPWN = 7,
} CTIMER_CTRL4_TMRA4FN_Enum;


typedef enum {
  CTIMER_CTRL4_TMRA4CLK_TMRPIN = 0,
  CTIMER_CTRL4_TMRA4CLK_HFRC_DIV4 = 1,
  CTIMER_CTRL4_TMRA4CLK_HFRC_DIV16 = 2,
  CTIMER_CTRL4_TMRA4CLK_HFRC_DIV256 = 3,
  CTIMER_CTRL4_TMRA4CLK_HFRC_DIV1024 = 4,
  CTIMER_CTRL4_TMRA4CLK_HFRC_DIV4K = 5,
  CTIMER_CTRL4_TMRA4CLK_XT = 6,
  CTIMER_CTRL4_TMRA4CLK_XT_DIV2 = 7,
  CTIMER_CTRL4_TMRA4CLK_XT_DIV16 = 8,
  CTIMER_CTRL4_TMRA4CLK_XT_DIV128 = 9,
  CTIMER_CTRL4_TMRA4CLK_LFRC_DIV2 = 10,
  CTIMER_CTRL4_TMRA4CLK_LFRC_DIV32 = 11,
  CTIMER_CTRL4_TMRA4CLK_LFRC_DIV1K = 12,
  CTIMER_CTRL4_TMRA4CLK_LFRC = 13,
  CTIMER_CTRL4_TMRA4CLK_RTC_100HZ = 14,
  CTIMER_CTRL4_TMRA4CLK_HCLK_DIV4 = 15,

  CTIMER_CTRL4_TMRA4CLK_XT_DIV4 = 16,
  CTIMER_CTRL4_TMRA4CLK_XT_DIV8 = 17,
  CTIMER_CTRL4_TMRA4CLK_XT_DIV32 = 18,
  CTIMER_CTRL4_TMRA4CLK_CTMRB4 = 20,
  CTIMER_CTRL4_TMRA4CLK_CTMRA1 = 21,
  CTIMER_CTRL4_TMRA4CLK_CTMRB1 = 22,
  CTIMER_CTRL4_TMRA4CLK_CTMRA5 = 23,
  CTIMER_CTRL4_TMRA4CLK_CTMRB5 = 24,
  CTIMER_CTRL4_TMRA4CLK_CTMRB0 = 25,
  CTIMER_CTRL4_TMRA4CLK_CTMRB2 = 26,
  CTIMER_CTRL4_TMRA4CLK_CTMRB3 = 27,
  CTIMER_CTRL4_TMRA4CLK_CTMRB6 = 28,
  CTIMER_CTRL4_TMRA4CLK_BUCKBLE = 29,
  CTIMER_CTRL4_TMRA4CLK_BUCKB = 30,
  CTIMER_CTRL4_TMRA4CLK_BUCKA = 31,
} CTIMER_CTRL4_TMRA4CLK_Enum;


typedef enum {
  CTIMER_CTRL4_TMRA4EN_DIS = 0,
  CTIMER_CTRL4_TMRA4EN_EN = 1,
} CTIMER_CTRL4_TMRA4EN_Enum;





typedef enum {
  CTIMER_AUX4_TMRB4EN23_DIS = 1,
  CTIMER_AUX4_TMRB4EN23_EN = 0,
} CTIMER_AUX4_TMRB4EN23_Enum;


typedef enum {
  CTIMER_AUX4_TMRB4POL23_NORM = 0,
  CTIMER_AUX4_TMRB4POL23_INV = 1,
} CTIMER_AUX4_TMRB4POL23_Enum;


typedef enum {
  CTIMER_AUX4_TMRB4TINV_DIS = 0,
  CTIMER_AUX4_TMRB4TINV_EN = 1,
} CTIMER_AUX4_TMRB4TINV_Enum;


typedef enum {
  CTIMER_AUX4_TMRB4NOSYNC_DIS = 0,
  CTIMER_AUX4_TMRB4NOSYNC_NOSYNC = 1,
} CTIMER_AUX4_TMRB4NOSYNC_Enum;


typedef enum {
  CTIMER_AUX4_TMRB4TRIG_DIS = 0,
  CTIMER_AUX4_TMRB4TRIG_A4OUT = 1,
  CTIMER_AUX4_TMRB4TRIG_B3OUT = 2,
  CTIMER_AUX4_TMRB4TRIG_A3OUT = 3,
  CTIMER_AUX4_TMRB4TRIG_A7OUT = 4,
  CTIMER_AUX4_TMRB4TRIG_B7OUT = 5,
  CTIMER_AUX4_TMRB4TRIG_A1OUT = 6,
  CTIMER_AUX4_TMRB4TRIG_B1OUT = 7,
  CTIMER_AUX4_TMRB4TRIG_B3OUT2 = 8,
  CTIMER_AUX4_TMRB4TRIG_A3OUT2 = 9,
  CTIMER_AUX4_TMRB4TRIG_A1OUT2 = 10,
  CTIMER_AUX4_TMRB4TRIG_B1OUT2 = 11,
  CTIMER_AUX4_TMRB4TRIG_A6OUT2DUAL = 12,
  CTIMER_AUX4_TMRB4TRIG_A7OUT2DUAL = 13,
  CTIMER_AUX4_TMRB4TRIG_B5OUT2DUAL = 14,
  CTIMER_AUX4_TMRB4TRIG_A5OUT2DUAL = 15,
} CTIMER_AUX4_TMRB4TRIG_Enum;


typedef enum {
  CTIMER_AUX4_TMRA4EN23_DIS = 1,
  CTIMER_AUX4_TMRA4EN23_EN = 0,
} CTIMER_AUX4_TMRA4EN23_Enum;


typedef enum {
  CTIMER_AUX4_TMRA4POL23_NORM = 0,
  CTIMER_AUX4_TMRA4POL23_INV = 1,
} CTIMER_AUX4_TMRA4POL23_Enum;


typedef enum {
  CTIMER_AUX4_TMRA4TINV_DIS = 0,
  CTIMER_AUX4_TMRA4TINV_EN = 1,
} CTIMER_AUX4_TMRA4TINV_Enum;


typedef enum {
  CTIMER_AUX4_TMRA4NOSYNC_DIS = 0,
  CTIMER_AUX4_TMRA4NOSYNC_NOSYNC = 1,
} CTIMER_AUX4_TMRA4NOSYNC_Enum;


typedef enum {
  CTIMER_AUX4_TMRA4TRIG_DIS = 0,
  CTIMER_AUX4_TMRA4TRIG_STIMER = 1,


  CTIMER_AUX4_TMRA4TRIG_B3OUT = 2,
  CTIMER_AUX4_TMRA4TRIG_A3OUT = 3,
  CTIMER_AUX4_TMRA4TRIG_A6OUT = 4,
  CTIMER_AUX4_TMRA4TRIG_B6OUT = 5,
  CTIMER_AUX4_TMRA4TRIG_A2OUT = 6,
  CTIMER_AUX4_TMRA4TRIG_B2OUT = 7,
  CTIMER_AUX4_TMRA4TRIG_B3OUT2 = 8,
  CTIMER_AUX4_TMRA4TRIG_A3OUT2 = 9,
  CTIMER_AUX4_TMRA4TRIG_A1OUT2 = 10,
  CTIMER_AUX4_TMRA4TRIG_B1OUT2 = 11,
  CTIMER_AUX4_TMRA4TRIG_A6OUT2DUAL = 12,
  CTIMER_AUX4_TMRA4TRIG_A7OUT2DUAL = 13,
  CTIMER_AUX4_TMRA4TRIG_B5OUT2DUAL = 14,
  CTIMER_AUX4_TMRA4TRIG_A5OUT2DUAL = 15,
} CTIMER_AUX4_TMRA4TRIG_Enum;






typedef enum {
  CTIMER_CTRL5_CTLINK5_TWO_16BIT_TIMERS = 0,

  CTIMER_CTRL5_CTLINK5_32BIT_TIMER = 1,
} CTIMER_CTRL5_CTLINK5_Enum;


typedef enum {
  CTIMER_CTRL5_TMRB5POL_NORMAL = 0,

  CTIMER_CTRL5_TMRB5POL_INVERTED = 1,

} CTIMER_CTRL5_TMRB5POL_Enum;


typedef enum {
  CTIMER_CTRL5_TMRB5CLR_RUN = 0,
  CTIMER_CTRL5_TMRB5CLR_CLEAR = 1,
} CTIMER_CTRL5_TMRB5CLR_Enum;


typedef enum {
  CTIMER_CTRL5_TMRB5IE1_DIS = 0,

  CTIMER_CTRL5_TMRB5IE1_EN = 1,

} CTIMER_CTRL5_TMRB5IE1_Enum;


typedef enum {
  CTIMER_CTRL5_TMRB5IE0_DIS = 0,

  CTIMER_CTRL5_TMRB5IE0_EN = 1,

} CTIMER_CTRL5_TMRB5IE0_Enum;


typedef enum {
  CTIMER_CTRL5_TMRB5FN_SINGLECOUNT = 0,

  CTIMER_CTRL5_TMRB5FN_REPEATEDCOUNT = 1,

  CTIMER_CTRL5_TMRB5FN_PULSE_ONCE = 2,

  CTIMER_CTRL5_TMRB5FN_PULSE_CONT = 3,

  CTIMER_CTRL5_TMRB5FN_SINGLEPATTERN = 4,
  CTIMER_CTRL5_TMRB5FN_REPEATPATTERN = 5,
  CTIMER_CTRL5_TMRB5FN_CONTINUOUS = 6,
  CTIMER_CTRL5_TMRB5FN_ALTPWN = 7,
} CTIMER_CTRL5_TMRB5FN_Enum;


typedef enum {
  CTIMER_CTRL5_TMRB5CLK_TMRPIN = 0,
  CTIMER_CTRL5_TMRB5CLK_HFRC_DIV4 = 1,
  CTIMER_CTRL5_TMRB5CLK_HFRC_DIV16 = 2,
  CTIMER_CTRL5_TMRB5CLK_HFRC_DIV256 = 3,
  CTIMER_CTRL5_TMRB5CLK_HFRC_DIV1024 = 4,
  CTIMER_CTRL5_TMRB5CLK_HFRC_DIV4K = 5,
  CTIMER_CTRL5_TMRB5CLK_XT = 6,
  CTIMER_CTRL5_TMRB5CLK_XT_DIV2 = 7,
  CTIMER_CTRL5_TMRB5CLK_XT_DIV16 = 8,
  CTIMER_CTRL5_TMRB5CLK_XT_DIV128 = 9,
  CTIMER_CTRL5_TMRB5CLK_LFRC_DIV2 = 10,
  CTIMER_CTRL5_TMRB5CLK_LFRC_DIV32 = 11,
  CTIMER_CTRL5_TMRB5CLK_LFRC_DIV1K = 12,
  CTIMER_CTRL5_TMRB5CLK_LFRC = 13,
  CTIMER_CTRL5_TMRB5CLK_RTC_100HZ = 14,
  CTIMER_CTRL5_TMRB5CLK_HCLK_DIV4 = 15,

  CTIMER_CTRL5_TMRB5CLK_XT_DIV4 = 16,
  CTIMER_CTRL5_TMRB5CLK_XT_DIV8 = 17,
  CTIMER_CTRL5_TMRB5CLK_XT_DIV32 = 18,
  CTIMER_CTRL5_TMRB5CLK_CTMRA5 = 20,
  CTIMER_CTRL5_TMRB5CLK_CTMRA0 = 21,
  CTIMER_CTRL5_TMRB5CLK_CTMRB0 = 22,
  CTIMER_CTRL5_TMRB5CLK_CTMRA6 = 23,
  CTIMER_CTRL5_TMRB5CLK_CTMRB6 = 24,
  CTIMER_CTRL5_TMRB5CLK_CTMRB1 = 25,
  CTIMER_CTRL5_TMRB5CLK_CTMRB2 = 26,
  CTIMER_CTRL5_TMRB5CLK_CTMRB3 = 27,
  CTIMER_CTRL5_TMRB5CLK_CTMRB4 = 28,
  CTIMER_CTRL5_TMRB5CLK_BUCKBLE = 29,
  CTIMER_CTRL5_TMRB5CLK_BUCKB = 30,
  CTIMER_CTRL5_TMRB5CLK_BUCKA = 31,
} CTIMER_CTRL5_TMRB5CLK_Enum;


typedef enum {
  CTIMER_CTRL5_TMRB5EN_DIS = 0,
  CTIMER_CTRL5_TMRB5EN_EN = 1,
} CTIMER_CTRL5_TMRB5EN_Enum;


typedef enum {
  CTIMER_CTRL5_TMRA5POL_NORMAL = 0,

  CTIMER_CTRL5_TMRA5POL_INVERTED = 1,

} CTIMER_CTRL5_TMRA5POL_Enum;


typedef enum {
  CTIMER_CTRL5_TMRA5CLR_RUN = 0,
  CTIMER_CTRL5_TMRA5CLR_CLEAR = 1,
} CTIMER_CTRL5_TMRA5CLR_Enum;


typedef enum {
  CTIMER_CTRL5_TMRA5IE1_DIS = 0,

  CTIMER_CTRL5_TMRA5IE1_EN = 1,

} CTIMER_CTRL5_TMRA5IE1_Enum;


typedef enum {
  CTIMER_CTRL5_TMRA5IE0_DIS = 0,

  CTIMER_CTRL5_TMRA5IE0_EN = 1,

} CTIMER_CTRL5_TMRA5IE0_Enum;


typedef enum {
  CTIMER_CTRL5_TMRA5FN_SINGLECOUNT = 0,

  CTIMER_CTRL5_TMRA5FN_REPEATEDCOUNT = 1,

  CTIMER_CTRL5_TMRA5FN_PULSE_ONCE = 2,

  CTIMER_CTRL5_TMRA5FN_PULSE_CONT = 3,

  CTIMER_CTRL5_TMRA5FN_SINGLEPATTERN = 4,
  CTIMER_CTRL5_TMRA5FN_REPEATPATTERN = 5,
  CTIMER_CTRL5_TMRA5FN_CONTINUOUS = 6,
  CTIMER_CTRL5_TMRA5FN_ALTPWN = 7,
} CTIMER_CTRL5_TMRA5FN_Enum;


typedef enum {
  CTIMER_CTRL5_TMRA5CLK_TMRPIN = 0,
  CTIMER_CTRL5_TMRA5CLK_HFRC_DIV4 = 1,
  CTIMER_CTRL5_TMRA5CLK_HFRC_DIV16 = 2,
  CTIMER_CTRL5_TMRA5CLK_HFRC_DIV256 = 3,
  CTIMER_CTRL5_TMRA5CLK_HFRC_DIV1024 = 4,
  CTIMER_CTRL5_TMRA5CLK_HFRC_DIV4K = 5,
  CTIMER_CTRL5_TMRA5CLK_XT = 6,
  CTIMER_CTRL5_TMRA5CLK_XT_DIV2 = 7,
  CTIMER_CTRL5_TMRA5CLK_XT_DIV16 = 8,
  CTIMER_CTRL5_TMRA5CLK_XT_DIV128 = 9,
  CTIMER_CTRL5_TMRA5CLK_LFRC_DIV2 = 10,
  CTIMER_CTRL5_TMRA5CLK_LFRC_DIV32 = 11,
  CTIMER_CTRL5_TMRA5CLK_LFRC_DIV1K = 12,
  CTIMER_CTRL5_TMRA5CLK_LFRC = 13,
  CTIMER_CTRL5_TMRA5CLK_RTC_100HZ = 14,
  CTIMER_CTRL5_TMRA5CLK_HCLK_DIV4 = 15,

  CTIMER_CTRL5_TMRA5CLK_XT_DIV4 = 16,
  CTIMER_CTRL5_TMRA5CLK_XT_DIV8 = 17,
  CTIMER_CTRL5_TMRA5CLK_XT_DIV32 = 18,
  CTIMER_CTRL5_TMRA5CLK_CTMRB5 = 20,
  CTIMER_CTRL5_TMRA5CLK_CTMRA0 = 21,
  CTIMER_CTRL5_TMRA5CLK_CTMRB0 = 22,
  CTIMER_CTRL5_TMRA5CLK_CTMRA6 = 23,
  CTIMER_CTRL5_TMRA5CLK_CTMRB6 = 24,
  CTIMER_CTRL5_TMRA5CLK_CTMRB1 = 25,
  CTIMER_CTRL5_TMRA5CLK_CTMRB2 = 26,
  CTIMER_CTRL5_TMRA5CLK_CTMRB3 = 27,
  CTIMER_CTRL5_TMRA5CLK_CTMRB4 = 28,
  CTIMER_CTRL5_TMRA5CLK_BUCKBLE = 29,
  CTIMER_CTRL5_TMRA5CLK_BUCKB = 30,
  CTIMER_CTRL5_TMRA5CLK_BUCKA = 31,
} CTIMER_CTRL5_TMRA5CLK_Enum;


typedef enum {
  CTIMER_CTRL5_TMRA5EN_DIS = 0,
  CTIMER_CTRL5_TMRA5EN_EN = 1,
} CTIMER_CTRL5_TMRA5EN_Enum;





typedef enum {
  CTIMER_AUX5_TMRB5EN23_DIS = 1,
  CTIMER_AUX5_TMRB5EN23_EN = 0,
} CTIMER_AUX5_TMRB5EN23_Enum;


typedef enum {
  CTIMER_AUX5_TMRB5POL23_NORM = 0,
  CTIMER_AUX5_TMRB5POL23_INV = 1,
} CTIMER_AUX5_TMRB5POL23_Enum;


typedef enum {
  CTIMER_AUX5_TMRB5TINV_DIS = 0,
  CTIMER_AUX5_TMRB5TINV_EN = 1,
} CTIMER_AUX5_TMRB5TINV_Enum;


typedef enum {
  CTIMER_AUX5_TMRB5NOSYNC_DIS = 0,
  CTIMER_AUX5_TMRB5NOSYNC_NOSYNC = 1,
} CTIMER_AUX5_TMRB5NOSYNC_Enum;


typedef enum {
  CTIMER_AUX5_TMRB5TRIG_DIS = 0,
  CTIMER_AUX5_TMRB5TRIG_A5OUT = 1,
  CTIMER_AUX5_TMRB5TRIG_B3OUT = 2,
  CTIMER_AUX5_TMRB5TRIG_A3OUT = 3,
  CTIMER_AUX5_TMRB5TRIG_A6OUT = 4,
  CTIMER_AUX5_TMRB5TRIG_B6OUT = 5,
  CTIMER_AUX5_TMRB5TRIG_A1OUT = 6,
  CTIMER_AUX5_TMRB5TRIG_B1OUT = 7,
  CTIMER_AUX5_TMRB5TRIG_B3OUT2 = 8,
  CTIMER_AUX5_TMRB5TRIG_A3OUT2 = 9,
  CTIMER_AUX5_TMRB5TRIG_A0OUT2 = 10,
  CTIMER_AUX5_TMRB5TRIG_B0OUT2 = 11,
  CTIMER_AUX5_TMRB5TRIG_A6OUT2DUAL = 12,
  CTIMER_AUX5_TMRB5TRIG_A7OUT2DUAL = 13,
  CTIMER_AUX5_TMRB5TRIG_B4OUT2DUAL = 14,
  CTIMER_AUX5_TMRB5TRIG_A4OUT2DUAL = 15,
} CTIMER_AUX5_TMRB5TRIG_Enum;


typedef enum {
  CTIMER_AUX5_TMRA5EN23_DIS = 1,
  CTIMER_AUX5_TMRA5EN23_EN = 0,
} CTIMER_AUX5_TMRA5EN23_Enum;


typedef enum {
  CTIMER_AUX5_TMRA5POL23_NORMAL = 0,
  CTIMER_AUX5_TMRA5POL23_INV = 1,
} CTIMER_AUX5_TMRA5POL23_Enum;


typedef enum {
  CTIMER_AUX5_TMRA5TINV_DIS = 0,
  CTIMER_AUX5_TMRA5TINV_EN = 1,
} CTIMER_AUX5_TMRA5TINV_Enum;


typedef enum {
  CTIMER_AUX5_TMRA5NOSYNC_DIS = 0,
  CTIMER_AUX5_TMRA5NOSYNC_NOSYNC = 1,
} CTIMER_AUX5_TMRA5NOSYNC_Enum;


typedef enum {
  CTIMER_AUX5_TMRA5TRIG_DIS = 0,
  CTIMER_AUX5_TMRA5TRIG_STIMER = 1,


  CTIMER_AUX5_TMRA5TRIG_B3OUT = 2,
  CTIMER_AUX5_TMRA5TRIG_A3OUT = 3,
  CTIMER_AUX5_TMRA5TRIG_A4OUT = 4,
  CTIMER_AUX5_TMRA5TRIG_B4OUT = 5,
  CTIMER_AUX5_TMRA5TRIG_A2OUT = 6,
  CTIMER_AUX5_TMRA5TRIG_B2OUT = 7,
  CTIMER_AUX5_TMRA5TRIG_B3OUT2 = 8,
  CTIMER_AUX5_TMRA5TRIG_A3OUT2 = 9,
  CTIMER_AUX5_TMRA5TRIG_A0OUT2 = 10,
  CTIMER_AUX5_TMRA5TRIG_B0OUT2 = 11,
  CTIMER_AUX5_TMRA5TRIG_A6OUT2DUAL = 12,
  CTIMER_AUX5_TMRA5TRIG_A7OUT2DUAL = 13,
  CTIMER_AUX5_TMRA5TRIG_B4OUT2DUAL = 14,
  CTIMER_AUX5_TMRA5TRIG_A4OUT2DUAL = 15,
} CTIMER_AUX5_TMRA5TRIG_Enum;






typedef enum {
  CTIMER_CTRL6_CTLINK6_TWO_16BIT_TIMERS = 0,

  CTIMER_CTRL6_CTLINK6_32BIT_TIMER = 1,
} CTIMER_CTRL6_CTLINK6_Enum;


typedef enum {
  CTIMER_CTRL6_TMRB6POL_NORMAL = 0,

  CTIMER_CTRL6_TMRB6POL_INVERTED = 1,

} CTIMER_CTRL6_TMRB6POL_Enum;


typedef enum {
  CTIMER_CTRL6_TMRB6CLR_RUN = 0,
  CTIMER_CTRL6_TMRB6CLR_CLEAR = 1,
} CTIMER_CTRL6_TMRB6CLR_Enum;


typedef enum {
  CTIMER_CTRL6_TMRB6IE1_DIS = 0,

  CTIMER_CTRL6_TMRB6IE1_EN = 1,

} CTIMER_CTRL6_TMRB6IE1_Enum;


typedef enum {
  CTIMER_CTRL6_TMRB6IE0_DIS = 0,

  CTIMER_CTRL6_TMRB6IE0_EN = 1,

} CTIMER_CTRL6_TMRB6IE0_Enum;


typedef enum {
  CTIMER_CTRL6_TMRB6FN_SINGLECOUNT = 0,

  CTIMER_CTRL6_TMRB6FN_REPEATEDCOUNT = 1,

  CTIMER_CTRL6_TMRB6FN_PULSE_ONCE = 2,

  CTIMER_CTRL6_TMRB6FN_PULSE_CONT = 3,

  CTIMER_CTRL6_TMRB6FN_SINGLEPATTERN = 4,
  CTIMER_CTRL6_TMRB6FN_REPEATPATTERN = 5,
  CTIMER_CTRL6_TMRB6FN_CONTINUOUS = 6,
  CTIMER_CTRL6_TMRB6FN_ALTPWN = 7,
} CTIMER_CTRL6_TMRB6FN_Enum;


typedef enum {
  CTIMER_CTRL6_TMRB6CLK_TMRPIN = 0,
  CTIMER_CTRL6_TMRB6CLK_HFRC_DIV4 = 1,
  CTIMER_CTRL6_TMRB6CLK_HFRC_DIV16 = 2,
  CTIMER_CTRL6_TMRB6CLK_HFRC_DIV256 = 3,
  CTIMER_CTRL6_TMRB6CLK_HFRC_DIV1024 = 4,
  CTIMER_CTRL6_TMRB6CLK_HFRC_DIV4K = 5,
  CTIMER_CTRL6_TMRB6CLK_XT = 6,
  CTIMER_CTRL6_TMRB6CLK_XT_DIV2 = 7,
  CTIMER_CTRL6_TMRB6CLK_XT_DIV16 = 8,
  CTIMER_CTRL6_TMRB6CLK_XT_DIV128 = 9,
  CTIMER_CTRL6_TMRB6CLK_LFRC_DIV2 = 10,
  CTIMER_CTRL6_TMRB6CLK_LFRC_DIV32 = 11,
  CTIMER_CTRL6_TMRB6CLK_LFRC_DIV1K = 12,
  CTIMER_CTRL6_TMRB6CLK_LFRC = 13,
  CTIMER_CTRL6_TMRB6CLK_RTC_100HZ = 14,
  CTIMER_CTRL6_TMRB6CLK_HCLK_DIV4 = 15,

  CTIMER_CTRL6_TMRB6CLK_XT_DIV4 = 16,
  CTIMER_CTRL6_TMRB6CLK_XT_DIV8 = 17,
  CTIMER_CTRL6_TMRB6CLK_XT_DIV32 = 18,
  CTIMER_CTRL6_TMRB6CLK_CTMRA6 = 20,
  CTIMER_CTRL6_TMRB6CLK_CTMRA3 = 21,
  CTIMER_CTRL6_TMRB6CLK_CTMRB3 = 22,
  CTIMER_CTRL6_TMRB6CLK_CTMRA7 = 23,
  CTIMER_CTRL6_TMRB6CLK_CTMRB7 = 24,
  CTIMER_CTRL6_TMRB6CLK_CTMRB0 = 25,
  CTIMER_CTRL6_TMRB6CLK_CTMRB1 = 26,
  CTIMER_CTRL6_TMRB6CLK_CTMRB2 = 27,
  CTIMER_CTRL6_TMRB6CLK_CTMRB4 = 28,
  CTIMER_CTRL6_TMRB6CLK_BUCKBLE = 29,
  CTIMER_CTRL6_TMRB6CLK_BUCKB = 30,
  CTIMER_CTRL6_TMRB6CLK_BUCKA = 31,
} CTIMER_CTRL6_TMRB6CLK_Enum;


typedef enum {
  CTIMER_CTRL6_TMRB6EN_DIS = 0,
  CTIMER_CTRL6_TMRB6EN_EN = 1,
} CTIMER_CTRL6_TMRB6EN_Enum;


typedef enum {
  CTIMER_CTRL6_TMRA6POL_NORMAL = 0,

  CTIMER_CTRL6_TMRA6POL_INVERTED = 1,

} CTIMER_CTRL6_TMRA6POL_Enum;


typedef enum {
  CTIMER_CTRL6_TMRA6CLR_RUN = 0,
  CTIMER_CTRL6_TMRA6CLR_CLEAR = 1,
} CTIMER_CTRL6_TMRA6CLR_Enum;


typedef enum {
  CTIMER_CTRL6_TMRA6IE1_DIS = 0,

  CTIMER_CTRL6_TMRA6IE1_EN = 1,

} CTIMER_CTRL6_TMRA6IE1_Enum;


typedef enum {
  CTIMER_CTRL6_TMRA6IE0_DIS = 0,

  CTIMER_CTRL6_TMRA6IE0_EN = 1,

} CTIMER_CTRL6_TMRA6IE0_Enum;


typedef enum {
  CTIMER_CTRL6_TMRA6FN_SINGLECOUNT = 0,

  CTIMER_CTRL6_TMRA6FN_REPEATEDCOUNT = 1,

  CTIMER_CTRL6_TMRA6FN_PULSE_ONCE = 2,

  CTIMER_CTRL6_TMRA6FN_PULSE_CONT = 3,

  CTIMER_CTRL6_TMRA6FN_SINGLEPATTERN = 4,
  CTIMER_CTRL6_TMRA6FN_REPEATPATTERN = 5,
  CTIMER_CTRL6_TMRA6FN_CONTINUOUS = 6,
  CTIMER_CTRL6_TMRA6FN_ALTPWN = 7,
} CTIMER_CTRL6_TMRA6FN_Enum;


typedef enum {
  CTIMER_CTRL6_TMRA6CLK_TMRPIN = 0,
  CTIMER_CTRL6_TMRA6CLK_HFRC_DIV4 = 1,
  CTIMER_CTRL6_TMRA6CLK_HFRC_DIV16 = 2,
  CTIMER_CTRL6_TMRA6CLK_HFRC_DIV256 = 3,
  CTIMER_CTRL6_TMRA6CLK_HFRC_DIV1024 = 4,
  CTIMER_CTRL6_TMRA6CLK_HFRC_DIV4K = 5,
  CTIMER_CTRL6_TMRA6CLK_XT = 6,
  CTIMER_CTRL6_TMRA6CLK_XT_DIV2 = 7,
  CTIMER_CTRL6_TMRA6CLK_XT_DIV16 = 8,
  CTIMER_CTRL6_TMRA6CLK_XT_DIV128 = 9,
  CTIMER_CTRL6_TMRA6CLK_LFRC_DIV2 = 10,
  CTIMER_CTRL6_TMRA6CLK_LFRC_DIV32 = 11,
  CTIMER_CTRL6_TMRA6CLK_LFRC_DIV1K = 12,
  CTIMER_CTRL6_TMRA6CLK_LFRC = 13,
  CTIMER_CTRL6_TMRA6CLK_RTC_100HZ = 14,
  CTIMER_CTRL6_TMRA6CLK_HCLK_DIV4 = 15,

  CTIMER_CTRL6_TMRA6CLK_XT_DIV4 = 16,
  CTIMER_CTRL6_TMRA6CLK_XT_DIV8 = 17,
  CTIMER_CTRL6_TMRA6CLK_XT_DIV32 = 18,
  CTIMER_CTRL6_TMRA6CLK_CTMRB6 = 20,
  CTIMER_CTRL6_TMRA6CLK_CTMRA3 = 21,
  CTIMER_CTRL6_TMRA6CLK_CTMRB3 = 22,
  CTIMER_CTRL6_TMRA6CLK_CTMRA7 = 23,
  CTIMER_CTRL6_TMRA6CLK_CTMRB7 = 24,
  CTIMER_CTRL6_TMRA6CLK_CTMRB0 = 25,
  CTIMER_CTRL6_TMRA6CLK_CTMRB1 = 26,
  CTIMER_CTRL6_TMRA6CLK_CTMRB2 = 27,
  CTIMER_CTRL6_TMRA6CLK_CTMRB4 = 28,
  CTIMER_CTRL6_TMRA6CLK_BUCKBLE = 29,
  CTIMER_CTRL6_TMRA6CLK_BUCKB = 30,
  CTIMER_CTRL6_TMRA6CLK_BUCKA = 31,
} CTIMER_CTRL6_TMRA6CLK_Enum;


typedef enum {
  CTIMER_CTRL6_TMRA6EN_DIS = 0,
  CTIMER_CTRL6_TMRA6EN_EN = 1,
} CTIMER_CTRL6_TMRA6EN_Enum;





typedef enum {
  CTIMER_AUX6_TMRB6EN23_DIS = 1,
  CTIMER_AUX6_TMRB6EN23_EN = 0,
} CTIMER_AUX6_TMRB6EN23_Enum;


typedef enum {
  CTIMER_AUX6_TMRB6POL23_NORM = 0,
  CTIMER_AUX6_TMRB6POL23_INV = 1,
} CTIMER_AUX6_TMRB6POL23_Enum;


typedef enum {
  CTIMER_AUX6_TMRB6TINV_DIS = 0,
  CTIMER_AUX6_TMRB6TINV_EN = 1,
} CTIMER_AUX6_TMRB6TINV_Enum;


typedef enum {
  CTIMER_AUX6_TMRB6NOSYNC_DIS = 0,
  CTIMER_AUX6_TMRB6NOSYNC_NOSYNC = 1,
} CTIMER_AUX6_TMRB6NOSYNC_Enum;


typedef enum {
  CTIMER_AUX6_TMRB6TRIG_DIS = 0,
  CTIMER_AUX6_TMRB6TRIG_A6OUT = 1,
  CTIMER_AUX6_TMRB6TRIG_B3OUT = 2,
  CTIMER_AUX6_TMRB6TRIG_A3OUT = 3,
  CTIMER_AUX6_TMRB6TRIG_A4OUT = 4,
  CTIMER_AUX6_TMRB6TRIG_B4OUT = 5,
  CTIMER_AUX6_TMRB6TRIG_A1OUT = 6,
  CTIMER_AUX6_TMRB6TRIG_B1OUT = 7,
  CTIMER_AUX6_TMRB6TRIG_B3OUT2 = 8,
  CTIMER_AUX6_TMRB6TRIG_A3OUT2 = 9,
  CTIMER_AUX6_TMRB6TRIG_A2OUT2 = 10,
  CTIMER_AUX6_TMRB6TRIG_B2OUT2 = 11,
  CTIMER_AUX6_TMRB6TRIG_A6OUT2DUAL = 12,
  CTIMER_AUX6_TMRB6TRIG_A7OUT2DUAL = 13,
  CTIMER_AUX6_TMRB6TRIG_B0OUT2DUAL = 14,
  CTIMER_AUX6_TMRB6TRIG_A0OUT2DUAL = 15,
} CTIMER_AUX6_TMRB6TRIG_Enum;


typedef enum {
  CTIMER_AUX6_TMRA6EN23_DIS = 1,
  CTIMER_AUX6_TMRA6EN23_EN = 0,
} CTIMER_AUX6_TMRA6EN23_Enum;


typedef enum {
  CTIMER_AUX6_TMRA6POL23_NORM = 0,
  CTIMER_AUX6_TMRA6POL23_INV = 1,
} CTIMER_AUX6_TMRA6POL23_Enum;


typedef enum {
  CTIMER_AUX6_TMRA6TINV_DIS = 0,
  CTIMER_AUX6_TMRA6TINV_EN = 1,
} CTIMER_AUX6_TMRA6TINV_Enum;


typedef enum {
  CTIMER_AUX6_TMRA6NOSYNC_DIS = 0,
  CTIMER_AUX6_TMRA6NOSYNC_NOSYNC = 1,
} CTIMER_AUX6_TMRA6NOSYNC_Enum;


typedef enum {
  CTIMER_AUX6_TMRA6TRIG_DIS = 0,
  CTIMER_AUX6_TMRA6TRIG_B6OUT = 1,
  CTIMER_AUX6_TMRA6TRIG_B3OUT = 2,
  CTIMER_AUX6_TMRA6TRIG_A3OUT = 3,
  CTIMER_AUX6_TMRA6TRIG_A5OUT = 4,
  CTIMER_AUX6_TMRA6TRIG_B5OUT = 5,
  CTIMER_AUX6_TMRA6TRIG_A1OUT = 6,
  CTIMER_AUX6_TMRA6TRIG_B1OUT = 7,
  CTIMER_AUX6_TMRA6TRIG_B3OUT2 = 8,
  CTIMER_AUX6_TMRA6TRIG_A3OUT2 = 9,
  CTIMER_AUX6_TMRA6TRIG_A2OUT2 = 10,
  CTIMER_AUX6_TMRA6TRIG_B2OUT2 = 11,
  CTIMER_AUX6_TMRA6TRIG_A5OUT2DUAL = 12,
  CTIMER_AUX6_TMRA6TRIG_A7OUT2DUAL = 13,
  CTIMER_AUX6_TMRA6TRIG_B0OUT2DUAL = 14,
  CTIMER_AUX6_TMRA6TRIG_A0OUT2DUAL = 15,
} CTIMER_AUX6_TMRA6TRIG_Enum;






typedef enum {
  CTIMER_CTRL7_CTLINK7_TWO_16BIT_TIMERS = 0,

  CTIMER_CTRL7_CTLINK7_32BIT_TIMER = 1,
} CTIMER_CTRL7_CTLINK7_Enum;


typedef enum {
  CTIMER_CTRL7_TMRB7POL_NORMAL = 0,

  CTIMER_CTRL7_TMRB7POL_INVERTED = 1,

} CTIMER_CTRL7_TMRB7POL_Enum;


typedef enum {
  CTIMER_CTRL7_TMRB7CLR_RUN = 0,
  CTIMER_CTRL7_TMRB7CLR_CLEAR = 1,
} CTIMER_CTRL7_TMRB7CLR_Enum;


typedef enum {
  CTIMER_CTRL7_TMRB7IE1_DIS = 0,

  CTIMER_CTRL7_TMRB7IE1_EN = 1,

} CTIMER_CTRL7_TMRB7IE1_Enum;


typedef enum {
  CTIMER_CTRL7_TMRB7IE0_DIS = 0,

  CTIMER_CTRL7_TMRB7IE0_EN = 1,

} CTIMER_CTRL7_TMRB7IE0_Enum;


typedef enum {
  CTIMER_CTRL7_TMRB7FN_SINGLECOUNT = 0,

  CTIMER_CTRL7_TMRB7FN_REPEATEDCOUNT = 1,

  CTIMER_CTRL7_TMRB7FN_PULSE_ONCE = 2,

  CTIMER_CTRL7_TMRB7FN_PULSE_CONT = 3,

  CTIMER_CTRL7_TMRB7FN_SINGLEPATTERN = 4,
  CTIMER_CTRL7_TMRB7FN_REPEATPATTERN = 5,
  CTIMER_CTRL7_TMRB7FN_CONTINUOUS = 6,
  CTIMER_CTRL7_TMRB7FN_ALTPWN = 7,
} CTIMER_CTRL7_TMRB7FN_Enum;


typedef enum {
  CTIMER_CTRL7_TMRB7CLK_TMRPIN = 0,
  CTIMER_CTRL7_TMRB7CLK_HFRC_DIV4 = 1,
  CTIMER_CTRL7_TMRB7CLK_HFRC_DIV16 = 2,
  CTIMER_CTRL7_TMRB7CLK_HFRC_DIV256 = 3,
  CTIMER_CTRL7_TMRB7CLK_HFRC_DIV1024 = 4,
  CTIMER_CTRL7_TMRB7CLK_HFRC_DIV4K = 5,
  CTIMER_CTRL7_TMRB7CLK_XT = 6,
  CTIMER_CTRL7_TMRB7CLK_XT_DIV2 = 7,
  CTIMER_CTRL7_TMRB7CLK_XT_DIV16 = 8,
  CTIMER_CTRL7_TMRB7CLK_XT_DIV128 = 9,
  CTIMER_CTRL7_TMRB7CLK_LFRC_DIV2 = 10,
  CTIMER_CTRL7_TMRB7CLK_LFRC_DIV32 = 11,
  CTIMER_CTRL7_TMRB7CLK_LFRC_DIV1K = 12,
  CTIMER_CTRL7_TMRB7CLK_LFRC = 13,
  CTIMER_CTRL7_TMRB7CLK_RTC_100HZ = 14,
  CTIMER_CTRL7_TMRB7CLK_HCLK_DIV4 = 15,

  CTIMER_CTRL7_TMRB7CLK_XT_DIV4 = 16,
  CTIMER_CTRL7_TMRB7CLK_XT_DIV8 = 17,
  CTIMER_CTRL7_TMRB7CLK_XT_DIV32 = 18,
  CTIMER_CTRL7_TMRB7CLK_CTMRA7 = 20,
  CTIMER_CTRL7_TMRB7CLK_CTMRA2 = 21,
  CTIMER_CTRL7_TMRB7CLK_CTMRB2 = 22,
  CTIMER_CTRL7_TMRB7CLK_CTMRA0 = 23,
  CTIMER_CTRL7_TMRB7CLK_CTMRB0 = 24,
  CTIMER_CTRL7_TMRB7CLK_CTMRB1 = 25,
  CTIMER_CTRL7_TMRB7CLK_CTMRB3 = 26,
  CTIMER_CTRL7_TMRB7CLK_CTMRB4 = 27,
  CTIMER_CTRL7_TMRB7CLK_CTMRB5 = 28,
  CTIMER_CTRL7_TMRB7CLK_BUCKBLE = 29,
  CTIMER_CTRL7_TMRB7CLK_BUCKB = 30,
  CTIMER_CTRL7_TMRB7CLK_BUCKA = 31,
} CTIMER_CTRL7_TMRB7CLK_Enum;


typedef enum {
  CTIMER_CTRL7_TMRB7EN_DIS = 0,
  CTIMER_CTRL7_TMRB7EN_EN = 1,
} CTIMER_CTRL7_TMRB7EN_Enum;


typedef enum {
  CTIMER_CTRL7_TMRA7POL_NORMAL = 0,

  CTIMER_CTRL7_TMRA7POL_INVERTED = 1,

} CTIMER_CTRL7_TMRA7POL_Enum;


typedef enum {
  CTIMER_CTRL7_TMRA7CLR_RUN = 0,
  CTIMER_CTRL7_TMRA7CLR_CLEAR = 1,
} CTIMER_CTRL7_TMRA7CLR_Enum;


typedef enum {
  CTIMER_CTRL7_TMRA7IE1_DIS = 0,

  CTIMER_CTRL7_TMRA7IE1_EN = 1,

} CTIMER_CTRL7_TMRA7IE1_Enum;


typedef enum {
  CTIMER_CTRL7_TMRA7IE0_DIS = 0,

  CTIMER_CTRL7_TMRA7IE0_EN = 1,

} CTIMER_CTRL7_TMRA7IE0_Enum;


typedef enum {
  CTIMER_CTRL7_TMRA7FN_SINGLECOUNT = 0,

  CTIMER_CTRL7_TMRA7FN_REPEATEDCOUNT = 1,

  CTIMER_CTRL7_TMRA7FN_PULSE_ONCE = 2,

  CTIMER_CTRL7_TMRA7FN_PULSE_CONT = 3,

  CTIMER_CTRL7_TMRA7FN_SINGLEPATTERN = 4,
  CTIMER_CTRL7_TMRA7FN_REPEATPATTERN = 5,
  CTIMER_CTRL7_TMRA7FN_CONTINUOUS = 6,
  CTIMER_CTRL7_TMRA7FN_ALTPWN = 7,
} CTIMER_CTRL7_TMRA7FN_Enum;


typedef enum {
  CTIMER_CTRL7_TMRA7CLK_TMRPIN = 0,
  CTIMER_CTRL7_TMRA7CLK_HFRC_DIV4 = 1,
  CTIMER_CTRL7_TMRA7CLK_HFRC_DIV16 = 2,
  CTIMER_CTRL7_TMRA7CLK_HFRC_DIV256 = 3,
  CTIMER_CTRL7_TMRA7CLK_HFRC_DIV1024 = 4,
  CTIMER_CTRL7_TMRA7CLK_HFRC_DIV4K = 5,
  CTIMER_CTRL7_TMRA7CLK_XT = 6,
  CTIMER_CTRL7_TMRA7CLK_XT_DIV2 = 7,
  CTIMER_CTRL7_TMRA7CLK_XT_DIV16 = 8,
  CTIMER_CTRL7_TMRA7CLK_XT_DIV128 = 9,
  CTIMER_CTRL7_TMRA7CLK_LFRC_DIV2 = 10,
  CTIMER_CTRL7_TMRA7CLK_LFRC_DIV32 = 11,
  CTIMER_CTRL7_TMRA7CLK_LFRC_DIV1K = 12,
  CTIMER_CTRL7_TMRA7CLK_LFRC = 13,
  CTIMER_CTRL7_TMRA7CLK_RTC_100HZ = 14,
  CTIMER_CTRL7_TMRA7CLK_HCLK_DIV4 = 15,

  CTIMER_CTRL7_TMRA7CLK_XT_DIV4 = 16,
  CTIMER_CTRL7_TMRA7CLK_XT_DIV8 = 17,
  CTIMER_CTRL7_TMRA7CLK_XT_DIV32 = 18,
  CTIMER_CTRL7_TMRA7CLK_CTMRB7 = 20,
  CTIMER_CTRL7_TMRA7CLK_CTMRA2 = 21,
  CTIMER_CTRL7_TMRA7CLK_CTMRB2 = 22,
  CTIMER_CTRL7_TMRA7CLK_CTMRA0 = 23,
  CTIMER_CTRL7_TMRA7CLK_CTMRB0 = 24,
  CTIMER_CTRL7_TMRA7CLK_CTMRB1 = 25,
  CTIMER_CTRL7_TMRA7CLK_CTMRB3 = 26,
  CTIMER_CTRL7_TMRA7CLK_CTMRB4 = 27,
  CTIMER_CTRL7_TMRA7CLK_CTMRB5 = 28,
  CTIMER_CTRL7_TMRA7CLK_BUCKBLE = 29,
  CTIMER_CTRL7_TMRA7CLK_BUCKB = 30,
  CTIMER_CTRL7_TMRA7CLK_BUCKA = 31,
} CTIMER_CTRL7_TMRA7CLK_Enum;


typedef enum {
  CTIMER_CTRL7_TMRA7EN_DIS = 0,
  CTIMER_CTRL7_TMRA7EN_EN = 1,
} CTIMER_CTRL7_TMRA7EN_Enum;





typedef enum {
  CTIMER_AUX7_TMRB7EN23_DIS = 1,
  CTIMER_AUX7_TMRB7EN23_EN = 0,
} CTIMER_AUX7_TMRB7EN23_Enum;


typedef enum {
  CTIMER_AUX7_TMRB7POL23_NORM = 0,
  CTIMER_AUX7_TMRB7POL23_INV = 1,
} CTIMER_AUX7_TMRB7POL23_Enum;


typedef enum {
  CTIMER_AUX7_TMRB7TINV_DIS = 0,
  CTIMER_AUX7_TMRB7TINV_EN = 1,
} CTIMER_AUX7_TMRB7TINV_Enum;


typedef enum {
  CTIMER_AUX7_TMRB7NOSYNC_DIS = 0,
  CTIMER_AUX7_TMRB7NOSYNC_NOSYNC = 1,
} CTIMER_AUX7_TMRB7NOSYNC_Enum;


typedef enum {
  CTIMER_AUX7_TMRB7TRIG_DIS = 0,
  CTIMER_AUX7_TMRB7TRIG_A7OUT = 1,
  CTIMER_AUX7_TMRB7TRIG_B3OUT = 2,
  CTIMER_AUX7_TMRB7TRIG_A3OUT = 3,
  CTIMER_AUX7_TMRB7TRIG_A5OUT = 4,
  CTIMER_AUX7_TMRB7TRIG_B5OUT = 5,
  CTIMER_AUX7_TMRB7TRIG_A2OUT = 6,
  CTIMER_AUX7_TMRB7TRIG_B2OUT = 7,
  CTIMER_AUX7_TMRB7TRIG_B3OUT2 = 8,
  CTIMER_AUX7_TMRB7TRIG_A3OUT2 = 9,
  CTIMER_AUX7_TMRB7TRIG_A2OUT2 = 10,
  CTIMER_AUX7_TMRB7TRIG_B2OUT2 = 11,
  CTIMER_AUX7_TMRB7TRIG_A6OUT2DUAL = 12,
  CTIMER_AUX7_TMRB7TRIG_A7OUT2DUAL = 13,
  CTIMER_AUX7_TMRB7TRIG_B1OUT2DUAL = 14,
  CTIMER_AUX7_TMRB7TRIG_A1OUT2DUAL = 15,
} CTIMER_AUX7_TMRB7TRIG_Enum;


typedef enum {
  CTIMER_AUX7_TMRA7EN23_DIS = 1,
  CTIMER_AUX7_TMRA7EN23_EN = 0,
} CTIMER_AUX7_TMRA7EN23_Enum;


typedef enum {
  CTIMER_AUX7_TMRA7POL23_NORM = 0,
  CTIMER_AUX7_TMRA7POL23_INV = 1,
} CTIMER_AUX7_TMRA7POL23_Enum;


typedef enum {
  CTIMER_AUX7_TMRA7TINV_DIS = 0,
  CTIMER_AUX7_TMRA7TINV_EN = 1,
} CTIMER_AUX7_TMRA7TINV_Enum;


typedef enum {
  CTIMER_AUX7_TMRA7NOSYNC_DIS = 0,
  CTIMER_AUX7_TMRA7NOSYNC_NOSYNC = 1,
} CTIMER_AUX7_TMRA7NOSYNC_Enum;


typedef enum {
  CTIMER_AUX7_TMRA7TRIG_DIS = 0,
  CTIMER_AUX7_TMRA7TRIG_B7OUT = 1,
  CTIMER_AUX7_TMRA7TRIG_B3OUT = 2,
  CTIMER_AUX7_TMRA7TRIG_A3OUT = 3,
  CTIMER_AUX7_TMRA7TRIG_A1OUT = 4,
  CTIMER_AUX7_TMRA7TRIG_B1OUT = 5,
  CTIMER_AUX7_TMRA7TRIG_A4OUT = 6,
  CTIMER_AUX7_TMRA7TRIG_B4OUT = 7,
  CTIMER_AUX7_TMRA7TRIG_B3OUT2 = 8,
  CTIMER_AUX7_TMRA7TRIG_A3OUT2 = 9,
  CTIMER_AUX7_TMRA7TRIG_A2OUT2 = 10,
  CTIMER_AUX7_TMRA7TRIG_B2OUT2 = 11,
  CTIMER_AUX7_TMRA7TRIG_A6OUT2DUAL = 12,
  CTIMER_AUX7_TMRA7TRIG_A5OUT2DUAL = 13,
  CTIMER_AUX7_TMRA7TRIG_B4OUT2DUAL = 14,
  CTIMER_AUX7_TMRA7TRIG_A4OUT2DUAL = 15,
} CTIMER_AUX7_TMRA7TRIG_Enum;



typedef enum {
  CTIMER_GLOBEN_ENB7_LCO = 1,
  CTIMER_GLOBEN_ENB7_DIS = 0,
} CTIMER_GLOBEN_ENB7_Enum;


typedef enum {
  CTIMER_GLOBEN_ENA7_LCO = 1,
  CTIMER_GLOBEN_ENA7_DIS = 0,
} CTIMER_GLOBEN_ENA7_Enum;


typedef enum {
  CTIMER_GLOBEN_ENB6_LCO = 1,
  CTIMER_GLOBEN_ENB6_DIS = 0,
} CTIMER_GLOBEN_ENB6_Enum;


typedef enum {
  CTIMER_GLOBEN_ENA6_LCO = 1,
  CTIMER_GLOBEN_ENA6_DIS = 0,
} CTIMER_GLOBEN_ENA6_Enum;


typedef enum {
  CTIMER_GLOBEN_ENB5_LCO = 1,
  CTIMER_GLOBEN_ENB5_DIS = 0,
} CTIMER_GLOBEN_ENB5_Enum;


typedef enum {
  CTIMER_GLOBEN_ENA5_LCO = 1,
  CTIMER_GLOBEN_ENA5_DIS = 0,
} CTIMER_GLOBEN_ENA5_Enum;


typedef enum {
  CTIMER_GLOBEN_ENB4_LCO = 1,
  CTIMER_GLOBEN_ENB4_DIS = 0,
} CTIMER_GLOBEN_ENB4_Enum;


typedef enum {
  CTIMER_GLOBEN_ENA4_LCO = 1,
  CTIMER_GLOBEN_ENA4_DIS = 0,
} CTIMER_GLOBEN_ENA4_Enum;


typedef enum {
  CTIMER_GLOBEN_ENB3_LCO = 1,
  CTIMER_GLOBEN_ENB3_DIS = 0,
} CTIMER_GLOBEN_ENB3_Enum;


typedef enum {
  CTIMER_GLOBEN_ENA3_LCO = 1,
  CTIMER_GLOBEN_ENA3_DIS = 0,
} CTIMER_GLOBEN_ENA3_Enum;


typedef enum {
  CTIMER_GLOBEN_ENB2_LCO = 1,
  CTIMER_GLOBEN_ENB2_DIS = 0,
} CTIMER_GLOBEN_ENB2_Enum;


typedef enum {
  CTIMER_GLOBEN_ENA2_LCO = 1,
  CTIMER_GLOBEN_ENA2_DIS = 0,
} CTIMER_GLOBEN_ENA2_Enum;


typedef enum {
  CTIMER_GLOBEN_ENB1_LCO = 1,
  CTIMER_GLOBEN_ENB1_DIS = 0,
} CTIMER_GLOBEN_ENB1_Enum;


typedef enum {
  CTIMER_GLOBEN_ENA1_LCO = 1,
  CTIMER_GLOBEN_ENA1_DIS = 0,
} CTIMER_GLOBEN_ENA1_Enum;


typedef enum {
  CTIMER_GLOBEN_ENB0_LCO = 1,
  CTIMER_GLOBEN_ENB0_DIS = 0,
} CTIMER_GLOBEN_ENB0_Enum;


typedef enum {
  CTIMER_GLOBEN_ENA0_LCO = 1,
  CTIMER_GLOBEN_ENA0_DIS = 0,
} CTIMER_GLOBEN_ENA0_Enum;



typedef enum {
  CTIMER_OUTCFG0_CFG9_A7OUT2 = 7,
  CTIMER_OUTCFG0_CFG9_A6OUT2 = 6,
  CTIMER_OUTCFG0_CFG9_B0OUT = 5,
  CTIMER_OUTCFG0_CFG9_A4OUT = 4,
  CTIMER_OUTCFG0_CFG9_A2OUT = 3,
  CTIMER_OUTCFG0_CFG9_A2OUT2 = 2,
  CTIMER_OUTCFG0_CFG9_ONE = 1,
  CTIMER_OUTCFG0_CFG9_ZERO = 0,
} CTIMER_OUTCFG0_CFG9_Enum;


typedef enum {
  CTIMER_OUTCFG0_CFG8_A7OUT2 = 7,
  CTIMER_OUTCFG0_CFG8_A6OUT2 = 6,
  CTIMER_OUTCFG0_CFG8_B6OUT = 5,
  CTIMER_OUTCFG0_CFG8_A4OUT2 = 4,
  CTIMER_OUTCFG0_CFG8_A3OUT2 = 3,
  CTIMER_OUTCFG0_CFG8_A2OUT = 2,
  CTIMER_OUTCFG0_CFG8_ONE = 1,
  CTIMER_OUTCFG0_CFG8_ZERO = 0,
} CTIMER_OUTCFG0_CFG8_Enum;


typedef enum {
  CTIMER_OUTCFG0_CFG7_A7OUT2 = 7,
  CTIMER_OUTCFG0_CFG7_A6OUT2 = 6,
  CTIMER_OUTCFG0_CFG7_A7OUT = 5,
  CTIMER_OUTCFG0_CFG7_B5OUT = 4,
  CTIMER_OUTCFG0_CFG7_B1OUT = 3,
  CTIMER_OUTCFG0_CFG7_B1OUT2 = 2,
  CTIMER_OUTCFG0_CFG7_ONE = 1,
  CTIMER_OUTCFG0_CFG7_ZERO = 0,
} CTIMER_OUTCFG0_CFG7_Enum;


typedef enum {
  CTIMER_OUTCFG0_CFG6_A7OUT2 = 7,
  CTIMER_OUTCFG0_CFG6_A6OUT2 = 6,
  CTIMER_OUTCFG0_CFG6_B7OUT = 5,
  CTIMER_OUTCFG0_CFG6_B5OUT2 = 4,
  CTIMER_OUTCFG0_CFG6_A1OUT = 3,
  CTIMER_OUTCFG0_CFG6_B1OUT = 2,
  CTIMER_OUTCFG0_CFG6_ONE = 1,
  CTIMER_OUTCFG0_CFG6_ZERO = 0,
} CTIMER_OUTCFG0_CFG6_Enum;


typedef enum {
  CTIMER_OUTCFG0_CFG5_A7OUT2 = 7,
  CTIMER_OUTCFG0_CFG5_A6OUT2 = 6,
  CTIMER_OUTCFG0_CFG5_A7OUT = 5,
  CTIMER_OUTCFG0_CFG5_B6OUT = 4,
  CTIMER_OUTCFG0_CFG5_A1OUT = 3,
  CTIMER_OUTCFG0_CFG5_A1OUT2 = 2,
  CTIMER_OUTCFG0_CFG5_ONE = 1,
  CTIMER_OUTCFG0_CFG5_ZERO = 0,
} CTIMER_OUTCFG0_CFG5_Enum;


typedef enum {
  CTIMER_OUTCFG0_CFG4_A7OUT2 = 7,
  CTIMER_OUTCFG0_CFG4_A6OUT2 = 6,
  CTIMER_OUTCFG0_CFG4_B5OUT = 5,
  CTIMER_OUTCFG0_CFG4_A5OUT2 = 4,
  CTIMER_OUTCFG0_CFG4_A2OUT2 = 3,
  CTIMER_OUTCFG0_CFG4_A1OUT = 2,
  CTIMER_OUTCFG0_CFG4_ONE = 1,
  CTIMER_OUTCFG0_CFG4_ZERO = 0,
} CTIMER_OUTCFG0_CFG4_Enum;


typedef enum {
  CTIMER_OUTCFG0_CFG3_A7OUT2 = 7,
  CTIMER_OUTCFG0_CFG3_A6OUT2 = 6,
  CTIMER_OUTCFG0_CFG3_A6OUT = 5,
  CTIMER_OUTCFG0_CFG3_A1OUT = 4,
  CTIMER_OUTCFG0_CFG3_B0OUT = 3,
  CTIMER_OUTCFG0_CFG3_B0OUT2 = 2,
  CTIMER_OUTCFG0_CFG3_ONE = 1,
  CTIMER_OUTCFG0_CFG3_ZERO = 0,
} CTIMER_OUTCFG0_CFG3_Enum;


typedef enum {
  CTIMER_OUTCFG0_CFG2_A7OUT2 = 7,
  CTIMER_OUTCFG0_CFG2_A6OUT2 = 6,
  CTIMER_OUTCFG0_CFG2_A7OUT = 5,
  CTIMER_OUTCFG0_CFG2_B6OUT2 = 4,
  CTIMER_OUTCFG0_CFG2_B1OUT2 = 3,
  CTIMER_OUTCFG0_CFG2_B0OUT = 2,
  CTIMER_OUTCFG0_CFG2_ONE = 1,
  CTIMER_OUTCFG0_CFG2_ZERO = 0,
} CTIMER_OUTCFG0_CFG2_Enum;


typedef enum {
  CTIMER_OUTCFG0_CFG1_A7OUT2 = 7,
  CTIMER_OUTCFG0_CFG1_A6OUT2 = 6,
  CTIMER_OUTCFG0_CFG1_B7OUT2 = 5,
  CTIMER_OUTCFG0_CFG1_A5OUT = 4,
  CTIMER_OUTCFG0_CFG1_A0OUT = 3,
  CTIMER_OUTCFG0_CFG1_A0OUT2 = 2,
  CTIMER_OUTCFG0_CFG1_ONE = 1,
  CTIMER_OUTCFG0_CFG1_ZERO = 0,
} CTIMER_OUTCFG0_CFG1_Enum;


typedef enum {
  CTIMER_OUTCFG0_CFG0_A7OUT2 = 7,
  CTIMER_OUTCFG0_CFG0_A6OUT2 = 6,
  CTIMER_OUTCFG0_CFG0_A6OUT = 5,
  CTIMER_OUTCFG0_CFG0_A5OUT2 = 4,
  CTIMER_OUTCFG0_CFG0_B2OUT2 = 3,
  CTIMER_OUTCFG0_CFG0_A0OUT = 2,
  CTIMER_OUTCFG0_CFG0_ONE = 1,
  CTIMER_OUTCFG0_CFG0_ZERO = 0,
} CTIMER_OUTCFG0_CFG0_Enum;



typedef enum {
  CTIMER_OUTCFG1_CFG19_A7OUT2 = 7,
  CTIMER_OUTCFG1_CFG19_A6OUT2 = 6,
  CTIMER_OUTCFG1_CFG19_B1OUT2 = 5,
  CTIMER_OUTCFG1_CFG19_B4OUT = 4,
  CTIMER_OUTCFG1_CFG19_A2OUT = 3,
  CTIMER_OUTCFG1_CFG19_B4OUT2 = 2,
  CTIMER_OUTCFG1_CFG19_ONE = 1,
  CTIMER_OUTCFG1_CFG19_ZERO = 0,
} CTIMER_OUTCFG1_CFG19_Enum;


typedef enum {
  CTIMER_OUTCFG1_CFG18_A7OUT2 = 7,
  CTIMER_OUTCFG1_CFG18_A6OUT2 = 6,
  CTIMER_OUTCFG1_CFG18_A3OUT2 = 5,
  CTIMER_OUTCFG1_CFG18_A0OUT = 4,
  CTIMER_OUTCFG1_CFG18_B0OUT = 3,
  CTIMER_OUTCFG1_CFG18_B4OUT = 2,
  CTIMER_OUTCFG1_CFG18_ONE = 1,
  CTIMER_OUTCFG1_CFG18_ZERO = 0,
} CTIMER_OUTCFG1_CFG18_Enum;


typedef enum {
  CTIMER_OUTCFG1_CFG17_A7OUT2 = 7,
  CTIMER_OUTCFG1_CFG17_A6OUT2 = 6,
  CTIMER_OUTCFG1_CFG17_A1OUT2 = 5,
  CTIMER_OUTCFG1_CFG17_A4OUT = 4,
  CTIMER_OUTCFG1_CFG17_B7OUT = 3,
  CTIMER_OUTCFG1_CFG17_A4OUT2 = 2,
  CTIMER_OUTCFG1_CFG17_ONE = 1,
  CTIMER_OUTCFG1_CFG17_ZERO = 0,
} CTIMER_OUTCFG1_CFG17_Enum;


typedef enum {
  CTIMER_OUTCFG1_CFG16_A7OUT2 = 7,
  CTIMER_OUTCFG1_CFG16_A6OUT2 = 6,
  CTIMER_OUTCFG1_CFG16_B3OUT2 = 5,
  CTIMER_OUTCFG1_CFG16_A0OUT2 = 4,
  CTIMER_OUTCFG1_CFG16_A0OUT = 3,
  CTIMER_OUTCFG1_CFG16_A4OUT = 2,
  CTIMER_OUTCFG1_CFG16_ONE = 1,
  CTIMER_OUTCFG1_CFG16_ZERO = 0,
} CTIMER_OUTCFG1_CFG16_Enum;


typedef enum {
  CTIMER_OUTCFG1_CFG15_A7OUT2 = 7,
  CTIMER_OUTCFG1_CFG15_A6OUT2 = 6,
  CTIMER_OUTCFG1_CFG15_A4OUT2 = 5,
  CTIMER_OUTCFG1_CFG15_A7OUT = 4,
  CTIMER_OUTCFG1_CFG15_B3OUT = 3,
  CTIMER_OUTCFG1_CFG15_B3OUT2 = 2,
  CTIMER_OUTCFG1_CFG15_ONE = 1,
  CTIMER_OUTCFG1_CFG15_ZERO = 0,
} CTIMER_OUTCFG1_CFG15_Enum;


typedef enum {
  CTIMER_OUTCFG1_CFG14_A7OUT2 = 7,
  CTIMER_OUTCFG1_CFG14_A6OUT2 = 6,
  CTIMER_OUTCFG1_CFG14_A7OUT = 5,
  CTIMER_OUTCFG1_CFG14_B7OUT2 = 4,
  CTIMER_OUTCFG1_CFG14_B1OUT = 3,
  CTIMER_OUTCFG1_CFG14_B3OUT = 2,
  CTIMER_OUTCFG1_CFG14_ONE = 1,
  CTIMER_OUTCFG1_CFG14_ZERO = 0,
} CTIMER_OUTCFG1_CFG14_Enum;


typedef enum {
  CTIMER_OUTCFG1_CFG13_A7OUT2 = 7,
  CTIMER_OUTCFG1_CFG13_A6OUT2 = 6,
  CTIMER_OUTCFG1_CFG13_B4OUT2 = 5,
  CTIMER_OUTCFG1_CFG13_A6OUT = 4,
  CTIMER_OUTCFG1_CFG13_A3OUT = 3,
  CTIMER_OUTCFG1_CFG13_A3OUT2 = 2,
  CTIMER_OUTCFG1_CFG13_ONE = 1,
  CTIMER_OUTCFG1_CFG13_ZERO = 0,
} CTIMER_OUTCFG1_CFG13_Enum;


typedef enum {
  CTIMER_OUTCFG1_CFG12_A7OUT2 = 7,
  CTIMER_OUTCFG1_CFG12_A6OUT2 = 6,
  CTIMER_OUTCFG1_CFG12_B6OUT2 = 5,
  CTIMER_OUTCFG1_CFG12_B0OUT2 = 4,
  CTIMER_OUTCFG1_CFG12_B1OUT = 3,
  CTIMER_OUTCFG1_CFG12_A3OUT = 2,
  CTIMER_OUTCFG1_CFG12_ONE = 1,
  CTIMER_OUTCFG1_CFG12_ZERO = 0,
} CTIMER_OUTCFG1_CFG12_Enum;


typedef enum {
  CTIMER_OUTCFG1_CFG11_A7OUT2 = 7,
  CTIMER_OUTCFG1_CFG11_A6OUT2 = 6,
  CTIMER_OUTCFG1_CFG11_B5OUT2 = 5,
  CTIMER_OUTCFG1_CFG11_B4OUT = 4,
  CTIMER_OUTCFG1_CFG11_B2OUT = 3,
  CTIMER_OUTCFG1_CFG11_B2OUT2 = 2,
  CTIMER_OUTCFG1_CFG11_ONE = 1,
  CTIMER_OUTCFG1_CFG11_ZERO = 0,
} CTIMER_OUTCFG1_CFG11_Enum;


typedef enum {
  CTIMER_OUTCFG1_CFG10_A7OUT2 = 7,
  CTIMER_OUTCFG1_CFG10_A6OUT2 = 6,
  CTIMER_OUTCFG1_CFG10_A6OUT = 5,
  CTIMER_OUTCFG1_CFG10_B4OUT2 = 4,
  CTIMER_OUTCFG1_CFG10_B3OUT2 = 3,
  CTIMER_OUTCFG1_CFG10_B2OUT = 2,
  CTIMER_OUTCFG1_CFG10_ONE = 1,
  CTIMER_OUTCFG1_CFG10_ZERO = 0,
} CTIMER_OUTCFG1_CFG10_Enum;



typedef enum {
  CTIMER_OUTCFG2_CFG29_A7OUT2 = 7,
  CTIMER_OUTCFG2_CFG29_A6OUT2 = 6,
  CTIMER_OUTCFG2_CFG29_A3OUT2 = 5,
  CTIMER_OUTCFG2_CFG29_A7OUT = 4,
  CTIMER_OUTCFG2_CFG29_A1OUT = 3,
  CTIMER_OUTCFG2_CFG29_B5OUT2 = 2,
  CTIMER_OUTCFG2_CFG29_ONE = 1,
  CTIMER_OUTCFG2_CFG29_ZERO = 0,
} CTIMER_OUTCFG2_CFG29_Enum;


typedef enum {
  CTIMER_OUTCFG2_CFG28_A7OUT2 = 7,
  CTIMER_OUTCFG2_CFG28_A6OUT2 = 6,
  CTIMER_OUTCFG2_CFG28_B0OUT2 = 5,
  CTIMER_OUTCFG2_CFG28_A5OUT2 = 4,
  CTIMER_OUTCFG2_CFG28_A3OUT = 3,
  CTIMER_OUTCFG2_CFG28_A7OUT = 2,
  CTIMER_OUTCFG2_CFG28_ONE = 1,
  CTIMER_OUTCFG2_CFG28_ZERO = 0,
} CTIMER_OUTCFG2_CFG28_Enum;


typedef enum {
  CTIMER_OUTCFG2_CFG27_A7OUT2 = 7,
  CTIMER_OUTCFG2_CFG27_A6OUT2 = 6,
  CTIMER_OUTCFG2_CFG27_B2OUT2 = 5,
  CTIMER_OUTCFG2_CFG27_B6OUT = 4,
  CTIMER_OUTCFG2_CFG27_A1OUT = 3,
  CTIMER_OUTCFG2_CFG27_B6OUT2 = 2,
  CTIMER_OUTCFG2_CFG27_ONE = 1,
  CTIMER_OUTCFG2_CFG27_ZERO = 0,
} CTIMER_OUTCFG2_CFG27_Enum;


typedef enum {
  CTIMER_OUTCFG2_CFG26_A7OUT2 = 7,
  CTIMER_OUTCFG2_CFG26_A6OUT2 = 6,
  CTIMER_OUTCFG2_CFG26_A1OUT2 = 5,
  CTIMER_OUTCFG2_CFG26_A5OUT = 4,
  CTIMER_OUTCFG2_CFG26_B2OUT = 3,
  CTIMER_OUTCFG2_CFG26_B6OUT = 2,
  CTIMER_OUTCFG2_CFG26_ONE = 1,
  CTIMER_OUTCFG2_CFG26_ZERO = 0,
} CTIMER_OUTCFG2_CFG26_Enum;


typedef enum {
  CTIMER_OUTCFG2_CFG25_A7OUT2 = 7,
  CTIMER_OUTCFG2_CFG25_A6OUT2 = 6,
  CTIMER_OUTCFG2_CFG25_A2OUT2 = 5,
  CTIMER_OUTCFG2_CFG25_A6OUT = 4,
  CTIMER_OUTCFG2_CFG25_B2OUT = 3,
  CTIMER_OUTCFG2_CFG25_B4OUT2 = 2,
  CTIMER_OUTCFG2_CFG25_ONE = 1,
  CTIMER_OUTCFG2_CFG25_ZERO = 0,
} CTIMER_OUTCFG2_CFG25_Enum;


typedef enum {
  CTIMER_OUTCFG2_CFG24_A7OUT2 = 7,
  CTIMER_OUTCFG2_CFG24_A6OUT2 = 6,
  CTIMER_OUTCFG2_CFG24_B1OUT2 = 5,
  CTIMER_OUTCFG2_CFG24_A1OUT = 4,
  CTIMER_OUTCFG2_CFG24_A2OUT = 3,
  CTIMER_OUTCFG2_CFG24_A6OUT = 2,
  CTIMER_OUTCFG2_CFG24_ONE = 1,
  CTIMER_OUTCFG2_CFG24_ZERO = 0,
} CTIMER_OUTCFG2_CFG24_Enum;


typedef enum {
  CTIMER_OUTCFG2_CFG23_A7OUT2 = 7,
  CTIMER_OUTCFG2_CFG23_A6OUT2 = 6,
  CTIMER_OUTCFG2_CFG23_B0OUT2 = 5,
  CTIMER_OUTCFG2_CFG23_A5OUT = 4,
  CTIMER_OUTCFG2_CFG23_A7OUT = 3,
  CTIMER_OUTCFG2_CFG23_B5OUT2 = 2,
  CTIMER_OUTCFG2_CFG23_ONE = 1,
  CTIMER_OUTCFG2_CFG23_ZERO = 0,
} CTIMER_OUTCFG2_CFG23_Enum;


typedef enum {
  CTIMER_OUTCFG2_CFG22_A7OUT2 = 7,
  CTIMER_OUTCFG2_CFG22_A6OUT2 = 6,
  CTIMER_OUTCFG2_CFG22_A2OUT2 = 5,
  CTIMER_OUTCFG2_CFG22_A1OUT = 4,
  CTIMER_OUTCFG2_CFG22_A6OUT = 3,
  CTIMER_OUTCFG2_CFG22_B5OUT = 2,
  CTIMER_OUTCFG2_CFG22_ONE = 1,
  CTIMER_OUTCFG2_CFG22_ZERO = 0,
} CTIMER_OUTCFG2_CFG22_Enum;


typedef enum {
  CTIMER_OUTCFG2_CFG21_A7OUT2 = 7,
  CTIMER_OUTCFG2_CFG21_A6OUT2 = 6,
  CTIMER_OUTCFG2_CFG21_A0OUT2 = 5,
  CTIMER_OUTCFG2_CFG21_B5OUT = 4,
  CTIMER_OUTCFG2_CFG21_A1OUT = 3,
  CTIMER_OUTCFG2_CFG21_A5OUT2 = 2,
  CTIMER_OUTCFG2_CFG21_ONE = 1,
  CTIMER_OUTCFG2_CFG21_ZERO = 0,
} CTIMER_OUTCFG2_CFG21_Enum;


typedef enum {
  CTIMER_OUTCFG2_CFG20_A7OUT2 = 7,
  CTIMER_OUTCFG2_CFG20_A6OUT2 = 6,
  CTIMER_OUTCFG2_CFG20_B2OUT2 = 5,
  CTIMER_OUTCFG2_CFG20_A1OUT2 = 4,
  CTIMER_OUTCFG2_CFG20_A1OUT = 3,
  CTIMER_OUTCFG2_CFG20_A5OUT = 2,
  CTIMER_OUTCFG2_CFG20_ONE = 1,
  CTIMER_OUTCFG2_CFG20_ZERO = 0,
} CTIMER_OUTCFG2_CFG20_Enum;



typedef enum {
  CTIMER_OUTCFG3_CFG31_A7OUT2 = 7,
  CTIMER_OUTCFG3_CFG31_A6OUT2 = 6,
  CTIMER_OUTCFG3_CFG31_B3OUT2 = 5,
  CTIMER_OUTCFG3_CFG31_B7OUT = 4,
  CTIMER_OUTCFG3_CFG31_A6OUT = 3,
  CTIMER_OUTCFG3_CFG31_B7OUT2 = 2,
  CTIMER_OUTCFG3_CFG31_ONE = 1,
  CTIMER_OUTCFG3_CFG31_ZERO = 0,
} CTIMER_OUTCFG3_CFG31_Enum;


typedef enum {
  CTIMER_OUTCFG3_CFG30_A7OUT2 = 7,
  CTIMER_OUTCFG3_CFG30_A6OUT2 = 6,
  CTIMER_OUTCFG3_CFG30_A0OUT2 = 5,
  CTIMER_OUTCFG3_CFG30_A4OUT2 = 4,
  CTIMER_OUTCFG3_CFG30_B3OUT = 3,
  CTIMER_OUTCFG3_CFG30_B7OUT = 2,
  CTIMER_OUTCFG3_CFG30_ONE = 1,
  CTIMER_OUTCFG3_CFG30_ZERO = 0,
} CTIMER_OUTCFG3_CFG30_Enum;



typedef enum {
  CTIMER_INCFG_CFGB7_CT31 = 1,
  CTIMER_INCFG_CFGB7_CT30 = 0,
} CTIMER_INCFG_CFGB7_Enum;


typedef enum {
  CTIMER_INCFG_CFGA7_CT29 = 1,
  CTIMER_INCFG_CFGA7_CT28 = 0,
} CTIMER_INCFG_CFGA7_Enum;


typedef enum {
  CTIMER_INCFG_CFGB6_CT27 = 1,
  CTIMER_INCFG_CFGB6_CT26 = 0,
} CTIMER_INCFG_CFGB6_Enum;


typedef enum {
  CTIMER_INCFG_CFGA6_CT25 = 1,
  CTIMER_INCFG_CFGA6_CT24 = 0,
} CTIMER_INCFG_CFGA6_Enum;


typedef enum {
  CTIMER_INCFG_CFGB5_CT23 = 1,
  CTIMER_INCFG_CFGB5_CT22 = 0,
} CTIMER_INCFG_CFGB5_Enum;


typedef enum {
  CTIMER_INCFG_CFGA5_CT21 = 1,
  CTIMER_INCFG_CFGA5_CT20 = 0,
} CTIMER_INCFG_CFGA5_Enum;


typedef enum {
  CTIMER_INCFG_CFGB4_CT19 = 1,
  CTIMER_INCFG_CFGB4_CT18 = 0,
} CTIMER_INCFG_CFGB4_Enum;


typedef enum {
  CTIMER_INCFG_CFGA4_CT17 = 1,
  CTIMER_INCFG_CFGA4_CT16 = 0,
} CTIMER_INCFG_CFGA4_Enum;


typedef enum {
  CTIMER_INCFG_CFGB3_CT15 = 1,
  CTIMER_INCFG_CFGB3_CT14 = 0,
} CTIMER_INCFG_CFGB3_Enum;


typedef enum {
  CTIMER_INCFG_CFGA3_CT13 = 1,
  CTIMER_INCFG_CFGA3_CT12 = 0,
} CTIMER_INCFG_CFGA3_Enum;


typedef enum {
  CTIMER_INCFG_CFGB2_CT11 = 1,
  CTIMER_INCFG_CFGB2_CT10 = 0,
} CTIMER_INCFG_CFGB2_Enum;


typedef enum {
  CTIMER_INCFG_CFGA2_CT9 = 1,
  CTIMER_INCFG_CFGA2_CT8 = 0,
} CTIMER_INCFG_CFGA2_Enum;


typedef enum {
  CTIMER_INCFG_CFGB1_CT7 = 1,
  CTIMER_INCFG_CFGB1_CT6 = 0,
} CTIMER_INCFG_CFGB1_Enum;


typedef enum {
  CTIMER_INCFG_CFGA1_CT5 = 1,
  CTIMER_INCFG_CFGA1_CT4 = 0,
} CTIMER_INCFG_CFGA1_Enum;


typedef enum {
  CTIMER_INCFG_CFGB0_CT3 = 1,
  CTIMER_INCFG_CFGB0_CT2 = 0,
} CTIMER_INCFG_CFGB0_Enum;


typedef enum {
  CTIMER_INCFG_CFGA0_CT1 = 1,
  CTIMER_INCFG_CFGA0_CT0 = 0,
} CTIMER_INCFG_CFGA0_Enum;



typedef enum {
  CTIMER_STCFG_FREEZE_THAW = 0,
  CTIMER_STCFG_FREEZE_FREEZE = 1,
} CTIMER_STCFG_FREEZE_Enum;


typedef enum {
  CTIMER_STCFG_CLEAR_RUN = 0,
  CTIMER_STCFG_CLEAR_CLEAR = 1,
} CTIMER_STCFG_CLEAR_Enum;


typedef enum {
  CTIMER_STCFG_COMPARE_H_EN_DISABLE = 0,
  CTIMER_STCFG_COMPARE_H_EN_ENABLE = 1,
} CTIMER_STCFG_COMPARE_H_EN_Enum;


typedef enum {
  CTIMER_STCFG_COMPARE_G_EN_DISABLE = 0,
  CTIMER_STCFG_COMPARE_G_EN_ENABLE = 1,
} CTIMER_STCFG_COMPARE_G_EN_Enum;


typedef enum {
  CTIMER_STCFG_COMPARE_F_EN_DISABLE = 0,
  CTIMER_STCFG_COMPARE_F_EN_ENABLE = 1,
} CTIMER_STCFG_COMPARE_F_EN_Enum;


typedef enum {
  CTIMER_STCFG_COMPARE_E_EN_DISABLE = 0,
  CTIMER_STCFG_COMPARE_E_EN_ENABLE = 1,
} CTIMER_STCFG_COMPARE_E_EN_Enum;


typedef enum {
  CTIMER_STCFG_COMPARE_D_EN_DISABLE = 0,
  CTIMER_STCFG_COMPARE_D_EN_ENABLE = 1,
} CTIMER_STCFG_COMPARE_D_EN_Enum;


typedef enum {
  CTIMER_STCFG_COMPARE_C_EN_DISABLE = 0,
  CTIMER_STCFG_COMPARE_C_EN_ENABLE = 1,
} CTIMER_STCFG_COMPARE_C_EN_Enum;


typedef enum {
  CTIMER_STCFG_COMPARE_B_EN_DISABLE = 0,
  CTIMER_STCFG_COMPARE_B_EN_ENABLE = 1,
} CTIMER_STCFG_COMPARE_B_EN_Enum;


typedef enum {
  CTIMER_STCFG_COMPARE_A_EN_DISABLE = 0,
  CTIMER_STCFG_COMPARE_A_EN_ENABLE = 1,
} CTIMER_STCFG_COMPARE_A_EN_Enum;


typedef enum {
  CTIMER_STCFG_CLKSEL_NOCLK = 0,
  CTIMER_STCFG_CLKSEL_HFRC_DIV16 = 1,
  CTIMER_STCFG_CLKSEL_HFRC_DIV256 = 2,
  CTIMER_STCFG_CLKSEL_XTAL_DIV1 = 3,
  CTIMER_STCFG_CLKSEL_XTAL_DIV2 = 4,
  CTIMER_STCFG_CLKSEL_XTAL_DIV32 = 5,
  CTIMER_STCFG_CLKSEL_LFRC_DIV1 = 6,
  CTIMER_STCFG_CLKSEL_CTIMER0A = 7,

  CTIMER_STCFG_CLKSEL_CTIMER0B = 8,

} CTIMER_STCFG_CLKSEL_Enum;




typedef enum {
  CTIMER_CAPTURECONTROL_CAPTURE3_DISABLE = 0,
  CTIMER_CAPTURECONTROL_CAPTURE3_ENABLE = 1,
} CTIMER_CAPTURECONTROL_CAPTURE3_Enum;


typedef enum {
  CTIMER_CAPTURECONTROL_CAPTURE2_DISABLE = 0,
  CTIMER_CAPTURECONTROL_CAPTURE2_ENABLE = 1,
} CTIMER_CAPTURECONTROL_CAPTURE2_Enum;


typedef enum {
  CTIMER_CAPTURECONTROL_CAPTURE1_DISABLE = 0,
  CTIMER_CAPTURECONTROL_CAPTURE1_ENABLE = 1,
} CTIMER_CAPTURECONTROL_CAPTURE1_Enum;


typedef enum {
  CTIMER_CAPTURECONTROL_CAPTURE0_DISABLE = 0,
  CTIMER_CAPTURECONTROL_CAPTURE0_ENABLE = 1,
} CTIMER_CAPTURECONTROL_CAPTURE0_Enum;
# 19396 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/CMSIS/AmbiqMicro/Include/apollo3.h"
typedef enum {
  CTIMER_STMINTEN_CAPTURED_CAPD_INT = 1,
} CTIMER_STMINTEN_CAPTURED_Enum;


typedef enum {
  CTIMER_STMINTEN_CAPTUREC_CAPC_INT = 1,
} CTIMER_STMINTEN_CAPTUREC_Enum;


typedef enum {
  CTIMER_STMINTEN_CAPTUREB_CAPB_INT = 1,
} CTIMER_STMINTEN_CAPTUREB_Enum;


typedef enum {
  CTIMER_STMINTEN_CAPTUREA_CAPA_INT = 1,
} CTIMER_STMINTEN_CAPTUREA_Enum;


typedef enum {
  CTIMER_STMINTEN_OVERFLOW_OFLOW_INT = 1,
} CTIMER_STMINTEN_OVERFLOW_Enum;


typedef enum {
  CTIMER_STMINTEN_COMPAREH_COMPARED = 1,
} CTIMER_STMINTEN_COMPAREH_Enum;


typedef enum {
  CTIMER_STMINTEN_COMPAREG_COMPARED = 1,
} CTIMER_STMINTEN_COMPAREG_Enum;


typedef enum {
  CTIMER_STMINTEN_COMPAREF_COMPARED = 1,
} CTIMER_STMINTEN_COMPAREF_Enum;


typedef enum {
  CTIMER_STMINTEN_COMPAREE_COMPARED = 1,
} CTIMER_STMINTEN_COMPAREE_Enum;


typedef enum {
  CTIMER_STMINTEN_COMPARED_COMPARED = 1,
} CTIMER_STMINTEN_COMPARED_Enum;


typedef enum {
  CTIMER_STMINTEN_COMPAREC_COMPARED = 1,
} CTIMER_STMINTEN_COMPAREC_Enum;


typedef enum {
  CTIMER_STMINTEN_COMPAREB_COMPARED = 1,
} CTIMER_STMINTEN_COMPAREB_Enum;


typedef enum {
  CTIMER_STMINTEN_COMPAREA_COMPARED = 1,
} CTIMER_STMINTEN_COMPAREA_Enum;



typedef enum {
  CTIMER_STMINTSTAT_CAPTURED_CAPD_INT = 1,
} CTIMER_STMINTSTAT_CAPTURED_Enum;


typedef enum {
  CTIMER_STMINTSTAT_CAPTUREC_CAPC_INT = 1,
} CTIMER_STMINTSTAT_CAPTUREC_Enum;


typedef enum {
  CTIMER_STMINTSTAT_CAPTUREB_CAPB_INT = 1,
} CTIMER_STMINTSTAT_CAPTUREB_Enum;


typedef enum {
  CTIMER_STMINTSTAT_CAPTUREA_CAPA_INT = 1,
} CTIMER_STMINTSTAT_CAPTUREA_Enum;


typedef enum {
  CTIMER_STMINTSTAT_OVERFLOW_OFLOW_INT = 1,
} CTIMER_STMINTSTAT_OVERFLOW_Enum;


typedef enum {
  CTIMER_STMINTSTAT_COMPAREH_COMPARED = 1,
} CTIMER_STMINTSTAT_COMPAREH_Enum;


typedef enum {
  CTIMER_STMINTSTAT_COMPAREG_COMPARED = 1,
} CTIMER_STMINTSTAT_COMPAREG_Enum;


typedef enum {
  CTIMER_STMINTSTAT_COMPAREF_COMPARED = 1,
} CTIMER_STMINTSTAT_COMPAREF_Enum;


typedef enum {
  CTIMER_STMINTSTAT_COMPAREE_COMPARED = 1,
} CTIMER_STMINTSTAT_COMPAREE_Enum;


typedef enum {
  CTIMER_STMINTSTAT_COMPARED_COMPARED = 1,
} CTIMER_STMINTSTAT_COMPARED_Enum;


typedef enum {
  CTIMER_STMINTSTAT_COMPAREC_COMPARED = 1,
} CTIMER_STMINTSTAT_COMPAREC_Enum;


typedef enum {
  CTIMER_STMINTSTAT_COMPAREB_COMPARED = 1,
} CTIMER_STMINTSTAT_COMPAREB_Enum;


typedef enum {
  CTIMER_STMINTSTAT_COMPAREA_COMPARED = 1,
} CTIMER_STMINTSTAT_COMPAREA_Enum;



typedef enum {
  CTIMER_STMINTCLR_CAPTURED_CAPD_INT = 1,
} CTIMER_STMINTCLR_CAPTURED_Enum;


typedef enum {
  CTIMER_STMINTCLR_CAPTUREC_CAPC_INT = 1,
} CTIMER_STMINTCLR_CAPTUREC_Enum;


typedef enum {
  CTIMER_STMINTCLR_CAPTUREB_CAPB_INT = 1,
} CTIMER_STMINTCLR_CAPTUREB_Enum;


typedef enum {
  CTIMER_STMINTCLR_CAPTUREA_CAPA_INT = 1,
} CTIMER_STMINTCLR_CAPTUREA_Enum;


typedef enum {
  CTIMER_STMINTCLR_OVERFLOW_OFLOW_INT = 1,
} CTIMER_STMINTCLR_OVERFLOW_Enum;


typedef enum {
  CTIMER_STMINTCLR_COMPAREH_COMPARED = 1,
} CTIMER_STMINTCLR_COMPAREH_Enum;


typedef enum {
  CTIMER_STMINTCLR_COMPAREG_COMPARED = 1,
} CTIMER_STMINTCLR_COMPAREG_Enum;


typedef enum {
  CTIMER_STMINTCLR_COMPAREF_COMPARED = 1,
} CTIMER_STMINTCLR_COMPAREF_Enum;


typedef enum {
  CTIMER_STMINTCLR_COMPAREE_COMPARED = 1,
} CTIMER_STMINTCLR_COMPAREE_Enum;


typedef enum {
  CTIMER_STMINTCLR_COMPARED_COMPARED = 1,
} CTIMER_STMINTCLR_COMPARED_Enum;


typedef enum {
  CTIMER_STMINTCLR_COMPAREC_COMPARED = 1,
} CTIMER_STMINTCLR_COMPAREC_Enum;


typedef enum {
  CTIMER_STMINTCLR_COMPAREB_COMPARED = 1,
} CTIMER_STMINTCLR_COMPAREB_Enum;


typedef enum {
  CTIMER_STMINTCLR_COMPAREA_COMPARED = 1,
} CTIMER_STMINTCLR_COMPAREA_Enum;



typedef enum {
  CTIMER_STMINTSET_CAPTURED_CAPD_INT = 1,
} CTIMER_STMINTSET_CAPTURED_Enum;


typedef enum {
  CTIMER_STMINTSET_CAPTUREC_CAPC_INT = 1,
} CTIMER_STMINTSET_CAPTUREC_Enum;


typedef enum {
  CTIMER_STMINTSET_CAPTUREB_CAPB_INT = 1,
} CTIMER_STMINTSET_CAPTUREB_Enum;


typedef enum {
  CTIMER_STMINTSET_CAPTUREA_CAPA_INT = 1,
} CTIMER_STMINTSET_CAPTUREA_Enum;


typedef enum {
  CTIMER_STMINTSET_OVERFLOW_OFLOW_INT = 1,
} CTIMER_STMINTSET_OVERFLOW_Enum;


typedef enum {
  CTIMER_STMINTSET_COMPAREH_COMPARED = 1,
} CTIMER_STMINTSET_COMPAREH_Enum;


typedef enum {
  CTIMER_STMINTSET_COMPAREG_COMPARED = 1,
} CTIMER_STMINTSET_COMPAREG_Enum;


typedef enum {
  CTIMER_STMINTSET_COMPAREF_COMPARED = 1,
} CTIMER_STMINTSET_COMPAREF_Enum;


typedef enum {
  CTIMER_STMINTSET_COMPAREE_COMPARED = 1,
} CTIMER_STMINTSET_COMPAREE_Enum;


typedef enum {
  CTIMER_STMINTSET_COMPARED_COMPARED = 1,
} CTIMER_STMINTSET_COMPARED_Enum;


typedef enum {
  CTIMER_STMINTSET_COMPAREC_COMPARED = 1,
} CTIMER_STMINTSET_COMPAREC_Enum;


typedef enum {
  CTIMER_STMINTSET_COMPAREB_COMPARED = 1,
} CTIMER_STMINTSET_COMPAREB_Enum;


typedef enum {
  CTIMER_STMINTSET_COMPAREA_COMPARED = 1,
} CTIMER_STMINTSET_COMPAREA_Enum;
# 19666 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/CMSIS/AmbiqMicro/Include/apollo3.h"
typedef enum {
  GPIO_PADREGA_PAD3PWRUP_DIS = 0,
  GPIO_PADREGA_PAD3PWRUP_EN = 1,
} GPIO_PADREGA_PAD3PWRUP_Enum;


typedef enum {
  GPIO_PADREGA_PAD3FNCSEL_UA0RTS = 0,
  GPIO_PADREGA_PAD3FNCSEL_SLnCE = 1,
  GPIO_PADREGA_PAD3FNCSEL_NCE3 = 2,
  GPIO_PADREGA_PAD3FNCSEL_GPIO3 = 3,
  GPIO_PADREGA_PAD3FNCSEL_MSPI7 = 5,
  GPIO_PADREGA_PAD3FNCSEL_TRIG1 = 6,
  GPIO_PADREGA_PAD3FNCSEL_I2S_WCLK = 7,
} GPIO_PADREGA_PAD3FNCSEL_Enum;


typedef enum {
  GPIO_PADREGA_PAD3STRNG_LOW = 0,
  GPIO_PADREGA_PAD3STRNG_HIGH = 1,
} GPIO_PADREGA_PAD3STRNG_Enum;


typedef enum {
  GPIO_PADREGA_PAD3INPEN_DIS = 0,
  GPIO_PADREGA_PAD3INPEN_EN = 1,
} GPIO_PADREGA_PAD3INPEN_Enum;


typedef enum {
  GPIO_PADREGA_PAD3PULL_DIS = 0,
  GPIO_PADREGA_PAD3PULL_EN = 1,
} GPIO_PADREGA_PAD3PULL_Enum;


typedef enum {
  GPIO_PADREGA_PAD2FNCSEL_UART1RX = 0,
  GPIO_PADREGA_PAD2FNCSEL_SLMISO = 1,
  GPIO_PADREGA_PAD2FNCSEL_UART0RX = 2,
  GPIO_PADREGA_PAD2FNCSEL_GPIO2 = 3,
  GPIO_PADREGA_PAD2FNCSEL_MSPI6 = 5,
  GPIO_PADREGA_PAD2FNCSEL_NCE2 = 7,
} GPIO_PADREGA_PAD2FNCSEL_Enum;


typedef enum {
  GPIO_PADREGA_PAD2STRNG_LOW = 0,
  GPIO_PADREGA_PAD2STRNG_HIGH = 1,
} GPIO_PADREGA_PAD2STRNG_Enum;


typedef enum {
  GPIO_PADREGA_PAD2INPEN_DIS = 0,
  GPIO_PADREGA_PAD2INPEN_EN = 1,
} GPIO_PADREGA_PAD2INPEN_Enum;


typedef enum {
  GPIO_PADREGA_PAD2PULL_DIS = 0,
  GPIO_PADREGA_PAD2PULL_EN = 1,
} GPIO_PADREGA_PAD2PULL_Enum;


typedef enum {
  GPIO_PADREGA_PAD1RSEL_PULL1_5K = 0,
  GPIO_PADREGA_PAD1RSEL_PULL6K = 1,
  GPIO_PADREGA_PAD1RSEL_PULL12K = 2,
  GPIO_PADREGA_PAD1RSEL_PULL24K = 3,
} GPIO_PADREGA_PAD1RSEL_Enum;


typedef enum {
  GPIO_PADREGA_PAD1FNCSEL_SLSDAWIR3 = 0,
  GPIO_PADREGA_PAD1FNCSEL_SLMOSI = 1,
  GPIO_PADREGA_PAD1FNCSEL_UART0TX = 2,
  GPIO_PADREGA_PAD1FNCSEL_GPIO1 = 3,
  GPIO_PADREGA_PAD1FNCSEL_MSPI5 = 5,
  GPIO_PADREGA_PAD1FNCSEL_NCE1 = 7,
} GPIO_PADREGA_PAD1FNCSEL_Enum;


typedef enum {
  GPIO_PADREGA_PAD1STRNG_LOW = 0,
  GPIO_PADREGA_PAD1STRNG_HIGH = 1,
} GPIO_PADREGA_PAD1STRNG_Enum;


typedef enum {
  GPIO_PADREGA_PAD1INPEN_DIS = 0,
  GPIO_PADREGA_PAD1INPEN_EN = 1,
} GPIO_PADREGA_PAD1INPEN_Enum;


typedef enum {
  GPIO_PADREGA_PAD1PULL_DIS = 0,
  GPIO_PADREGA_PAD1PULL_EN = 1,
} GPIO_PADREGA_PAD1PULL_Enum;


typedef enum {
  GPIO_PADREGA_PAD0RSEL_PULL1_5K = 0,
  GPIO_PADREGA_PAD0RSEL_PULL6K = 1,
  GPIO_PADREGA_PAD0RSEL_PULL12K = 2,
  GPIO_PADREGA_PAD0RSEL_PULL24K = 3,
} GPIO_PADREGA_PAD0RSEL_Enum;


typedef enum {
  GPIO_PADREGA_PAD0FNCSEL_SLSCL = 0,
  GPIO_PADREGA_PAD0FNCSEL_SLSCK = 1,
  GPIO_PADREGA_PAD0FNCSEL_CLKOUT = 2,
  GPIO_PADREGA_PAD0FNCSEL_GPIO0 = 3,
  GPIO_PADREGA_PAD0FNCSEL_MSPI4 = 5,
  GPIO_PADREGA_PAD0FNCSEL_NCE0 = 7,
} GPIO_PADREGA_PAD0FNCSEL_Enum;


typedef enum {
  GPIO_PADREGA_PAD0STRNG_LOW = 0,
  GPIO_PADREGA_PAD0STRNG_HIGH = 1,
} GPIO_PADREGA_PAD0STRNG_Enum;


typedef enum {
  GPIO_PADREGA_PAD0INPEN_DIS = 0,
  GPIO_PADREGA_PAD0INPEN_EN = 1,
} GPIO_PADREGA_PAD0INPEN_Enum;


typedef enum {
  GPIO_PADREGA_PAD0PULL_DIS = 0,
  GPIO_PADREGA_PAD0PULL_EN = 1,
} GPIO_PADREGA_PAD0PULL_Enum;



typedef enum {
  GPIO_PADREGB_PAD7FNCSEL_NCE7 = 0,
  GPIO_PADREGB_PAD7FNCSEL_M0MOSI = 1,
  GPIO_PADREGB_PAD7FNCSEL_CLKOUT = 2,
  GPIO_PADREGB_PAD7FNCSEL_GPIO7 = 3,
  GPIO_PADREGB_PAD7FNCSEL_TRIG0 = 4,
  GPIO_PADREGB_PAD7FNCSEL_UART0TX = 5,
  GPIO_PADREGB_PAD7FNCSEL_CT19 = 7,
} GPIO_PADREGB_PAD7FNCSEL_Enum;


typedef enum {
  GPIO_PADREGB_PAD7STRNG_LOW = 0,
  GPIO_PADREGB_PAD7STRNG_HIGH = 1,
} GPIO_PADREGB_PAD7STRNG_Enum;


typedef enum {
  GPIO_PADREGB_PAD7INPEN_DIS = 0,
  GPIO_PADREGB_PAD7INPEN_EN = 1,
} GPIO_PADREGB_PAD7INPEN_Enum;


typedef enum {
  GPIO_PADREGB_PAD7PULL_DIS = 0,
  GPIO_PADREGB_PAD7PULL_EN = 1,
} GPIO_PADREGB_PAD7PULL_Enum;


typedef enum {
  GPIO_PADREGB_PAD6RSEL_PULL1_5K = 0,
  GPIO_PADREGB_PAD6RSEL_PULL6K = 1,
  GPIO_PADREGB_PAD6RSEL_PULL12K = 2,
  GPIO_PADREGB_PAD6RSEL_PULL24K = 3,
} GPIO_PADREGB_PAD6RSEL_Enum;


typedef enum {
  GPIO_PADREGB_PAD6FNCSEL_M0SDAWIR3 = 0,
  GPIO_PADREGB_PAD6FNCSEL_M0MISO = 1,
  GPIO_PADREGB_PAD6FNCSEL_UA0CTS = 2,
  GPIO_PADREGB_PAD6FNCSEL_GPIO6 = 3,
  GPIO_PADREGB_PAD6FNCSEL_CT10 = 5,
  GPIO_PADREGB_PAD6FNCSEL_I2S_DAT = 7,
} GPIO_PADREGB_PAD6FNCSEL_Enum;


typedef enum {
  GPIO_PADREGB_PAD6STRNG_LOW = 0,
  GPIO_PADREGB_PAD6STRNG_HIGH = 1,
} GPIO_PADREGB_PAD6STRNG_Enum;


typedef enum {
  GPIO_PADREGB_PAD6INPEN_DIS = 0,
  GPIO_PADREGB_PAD6INPEN_EN = 1,
} GPIO_PADREGB_PAD6INPEN_Enum;


typedef enum {
  GPIO_PADREGB_PAD6PULL_DIS = 0,
  GPIO_PADREGB_PAD6PULL_EN = 1,
} GPIO_PADREGB_PAD6PULL_Enum;


typedef enum {
  GPIO_PADREGB_PAD5RSEL_PULL1_5K = 0,
  GPIO_PADREGB_PAD5RSEL_PULL6K = 1,
  GPIO_PADREGB_PAD5RSEL_PULL12K = 2,
  GPIO_PADREGB_PAD5RSEL_PULL24K = 3,
} GPIO_PADREGB_PAD5RSEL_Enum;


typedef enum {
  GPIO_PADREGB_PAD5FNCSEL_M0SCL = 0,
  GPIO_PADREGB_PAD5FNCSEL_M0SCK = 1,
  GPIO_PADREGB_PAD5FNCSEL_UA0RTS = 2,
  GPIO_PADREGB_PAD5FNCSEL_GPIO5 = 3,
  GPIO_PADREGB_PAD5FNCSEL_EXTHFA = 5,
  GPIO_PADREGB_PAD5FNCSEL_CT8 = 7,
} GPIO_PADREGB_PAD5FNCSEL_Enum;


typedef enum {
  GPIO_PADREGB_PAD5STRNG_LOW = 0,
  GPIO_PADREGB_PAD5STRNG_HIGH = 1,
} GPIO_PADREGB_PAD5STRNG_Enum;


typedef enum {
  GPIO_PADREGB_PAD5INPEN_DIS = 0,
  GPIO_PADREGB_PAD5INPEN_EN = 1,
} GPIO_PADREGB_PAD5INPEN_Enum;


typedef enum {
  GPIO_PADREGB_PAD5PULL_DIS = 0,
  GPIO_PADREGB_PAD5PULL_EN = 1,
} GPIO_PADREGB_PAD5PULL_Enum;


typedef enum {
  GPIO_PADREGB_PAD4FNCSEL_UA0CTS = 0,
  GPIO_PADREGB_PAD4FNCSEL_SLINT = 1,
  GPIO_PADREGB_PAD4FNCSEL_NCE4 = 2,
  GPIO_PADREGB_PAD4FNCSEL_GPIO4 = 3,
  GPIO_PADREGB_PAD4FNCSEL_UART1RX = 5,
  GPIO_PADREGB_PAD4FNCSEL_CT17 = 6,
  GPIO_PADREGB_PAD4FNCSEL_MSPI2 = 7,
} GPIO_PADREGB_PAD4FNCSEL_Enum;


typedef enum {
  GPIO_PADREGB_PAD4STRNG_LOW = 0,
  GPIO_PADREGB_PAD4STRNG_HIGH = 1,
} GPIO_PADREGB_PAD4STRNG_Enum;


typedef enum {
  GPIO_PADREGB_PAD4INPEN_DIS = 0,
  GPIO_PADREGB_PAD4INPEN_EN = 1,
} GPIO_PADREGB_PAD4INPEN_Enum;


typedef enum {
  GPIO_PADREGB_PAD4PULL_DIS = 0,
  GPIO_PADREGB_PAD4PULL_EN = 1,
} GPIO_PADREGB_PAD4PULL_Enum;



typedef enum {
  GPIO_PADREGC_PAD11FNCSEL_ADCSE2 = 0,

  GPIO_PADREGC_PAD11FNCSEL_NCE11 = 1,
  GPIO_PADREGC_PAD11FNCSEL_CT31 = 2,
  GPIO_PADREGC_PAD11FNCSEL_GPIO11 = 3,
  GPIO_PADREGC_PAD11FNCSEL_SLINT = 4,
  GPIO_PADREGC_PAD11FNCSEL_UA1CTS = 5,
  GPIO_PADREGC_PAD11FNCSEL_UART0RX = 6,
  GPIO_PADREGC_PAD11FNCSEL_PDM_DATA = 7,
} GPIO_PADREGC_PAD11FNCSEL_Enum;


typedef enum {
  GPIO_PADREGC_PAD11STRNG_LOW = 0,
  GPIO_PADREGC_PAD11STRNG_HIGH = 1,
} GPIO_PADREGC_PAD11STRNG_Enum;


typedef enum {
  GPIO_PADREGC_PAD11INPEN_DIS = 0,
  GPIO_PADREGC_PAD11INPEN_EN = 1,
} GPIO_PADREGC_PAD11INPEN_Enum;


typedef enum {
  GPIO_PADREGC_PAD11PULL_DIS = 0,
  GPIO_PADREGC_PAD11PULL_EN = 1,
} GPIO_PADREGC_PAD11PULL_Enum;


typedef enum {
  GPIO_PADREGC_PAD10FNCSEL_UART1TX = 0,
  GPIO_PADREGC_PAD10FNCSEL_M1MOSI = 1,
  GPIO_PADREGC_PAD10FNCSEL_NCE10 = 2,
  GPIO_PADREGC_PAD10FNCSEL_GPIO10 = 3,
  GPIO_PADREGC_PAD10FNCSEL_PDMCLK = 4,
  GPIO_PADREGC_PAD10FNCSEL_UA1RTS = 5,
} GPIO_PADREGC_PAD10FNCSEL_Enum;


typedef enum {
  GPIO_PADREGC_PAD10STRNG_LOW = 0,
  GPIO_PADREGC_PAD10STRNG_HIGH = 1,
} GPIO_PADREGC_PAD10STRNG_Enum;


typedef enum {
  GPIO_PADREGC_PAD10INPEN_DIS = 0,
  GPIO_PADREGC_PAD10INPEN_EN = 1,
} GPIO_PADREGC_PAD10INPEN_Enum;


typedef enum {
  GPIO_PADREGC_PAD10PULL_DIS = 0,
  GPIO_PADREGC_PAD10PULL_EN = 1,
} GPIO_PADREGC_PAD10PULL_Enum;


typedef enum {
  GPIO_PADREGC_PAD9RSEL_PULL1_5K = 0,
  GPIO_PADREGC_PAD9RSEL_PULL6K = 1,
  GPIO_PADREGC_PAD9RSEL_PULL12K = 2,
  GPIO_PADREGC_PAD9RSEL_PULL24K = 3,
} GPIO_PADREGC_PAD9RSEL_Enum;


typedef enum {
  GPIO_PADREGC_PAD9FNCSEL_M1SDAWIR3 = 0,
  GPIO_PADREGC_PAD9FNCSEL_M1MISO = 1,
  GPIO_PADREGC_PAD9FNCSEL_NCE9 = 2,
  GPIO_PADREGC_PAD9FNCSEL_GPIO9 = 3,
  GPIO_PADREGC_PAD9FNCSEL_SCCIO = 4,
  GPIO_PADREGC_PAD9FNCSEL_UART1RX = 6,
} GPIO_PADREGC_PAD9FNCSEL_Enum;


typedef enum {
  GPIO_PADREGC_PAD9STRNG_LOW = 0,
  GPIO_PADREGC_PAD9STRNG_HIGH = 1,
} GPIO_PADREGC_PAD9STRNG_Enum;


typedef enum {
  GPIO_PADREGC_PAD9INPEN_DIS = 0,
  GPIO_PADREGC_PAD9INPEN_EN = 1,
} GPIO_PADREGC_PAD9INPEN_Enum;


typedef enum {
  GPIO_PADREGC_PAD9PULL_DIS = 0,
  GPIO_PADREGC_PAD9PULL_EN = 1,
} GPIO_PADREGC_PAD9PULL_Enum;


typedef enum {
  GPIO_PADREGC_PAD8RSEL_PULL1_5K = 0,
  GPIO_PADREGC_PAD8RSEL_PULL6K = 1,
  GPIO_PADREGC_PAD8RSEL_PULL12K = 2,
  GPIO_PADREGC_PAD8RSEL_PULL24K = 3,
} GPIO_PADREGC_PAD8RSEL_Enum;


typedef enum {
  GPIO_PADREGC_PAD8FNCSEL_M1SCL = 0,
  GPIO_PADREGC_PAD8FNCSEL_M1SCK = 1,
  GPIO_PADREGC_PAD8FNCSEL_NCE8 = 2,
  GPIO_PADREGC_PAD8FNCSEL_GPIO8 = 3,
  GPIO_PADREGC_PAD8FNCSEL_SCCLK = 4,
  GPIO_PADREGC_PAD8FNCSEL_UART1TX = 6,
} GPIO_PADREGC_PAD8FNCSEL_Enum;


typedef enum {
  GPIO_PADREGC_PAD8STRNG_LOW = 0,
  GPIO_PADREGC_PAD8STRNG_HIGH = 1,
} GPIO_PADREGC_PAD8STRNG_Enum;


typedef enum {
  GPIO_PADREGC_PAD8INPEN_DIS = 0,
  GPIO_PADREGC_PAD8INPEN_EN = 1,
} GPIO_PADREGC_PAD8INPEN_Enum;


typedef enum {
  GPIO_PADREGC_PAD8PULL_DIS = 0,
  GPIO_PADREGC_PAD8PULL_EN = 1,
} GPIO_PADREGC_PAD8PULL_Enum;



typedef enum {
  GPIO_PADREGD_PAD15FNCSEL_ADCD1N = 0,

  GPIO_PADREGD_PAD15FNCSEL_NCE15 = 1,
  GPIO_PADREGD_PAD15FNCSEL_UART1RX = 2,
  GPIO_PADREGD_PAD15FNCSEL_GPIO15 = 3,
  GPIO_PADREGD_PAD15FNCSEL_PDMDATA = 4,
  GPIO_PADREGD_PAD15FNCSEL_EXTXT = 5,
  GPIO_PADREGD_PAD15FNCSEL_SWDIO = 6,
  GPIO_PADREGD_PAD15FNCSEL_SWO = 7,
} GPIO_PADREGD_PAD15FNCSEL_Enum;


typedef enum {
  GPIO_PADREGD_PAD15STRNG_LOW = 0,
  GPIO_PADREGD_PAD15STRNG_HIGH = 1,
} GPIO_PADREGD_PAD15STRNG_Enum;


typedef enum {
  GPIO_PADREGD_PAD15INPEN_DIS = 0,
  GPIO_PADREGD_PAD15INPEN_EN = 1,
} GPIO_PADREGD_PAD15INPEN_Enum;


typedef enum {
  GPIO_PADREGD_PAD15PULL_DIS = 0,
  GPIO_PADREGD_PAD15PULL_EN = 1,
} GPIO_PADREGD_PAD15PULL_Enum;


typedef enum {
  GPIO_PADREGD_PAD14FNCSEL_ADCD1P = 0,

  GPIO_PADREGD_PAD14FNCSEL_NCE14 = 1,
  GPIO_PADREGD_PAD14FNCSEL_UART1TX = 2,
  GPIO_PADREGD_PAD14FNCSEL_GPIO14 = 3,
  GPIO_PADREGD_PAD14FNCSEL_PDMCLK = 4,
  GPIO_PADREGD_PAD14FNCSEL_EXTHFS = 5,
  GPIO_PADREGD_PAD14FNCSEL_SWDCK = 6,

  GPIO_PADREGD_PAD14FNCSEL_32kHzXT = 7,
} GPIO_PADREGD_PAD14FNCSEL_Enum;


typedef enum {
  GPIO_PADREGD_PAD14STRNG_LOW = 0,
  GPIO_PADREGD_PAD14STRNG_HIGH = 1,
} GPIO_PADREGD_PAD14STRNG_Enum;


typedef enum {
  GPIO_PADREGD_PAD14INPEN_DIS = 0,
  GPIO_PADREGD_PAD14INPEN_EN = 1,
} GPIO_PADREGD_PAD14INPEN_Enum;


typedef enum {
  GPIO_PADREGD_PAD14PULL_DIS = 0,
  GPIO_PADREGD_PAD14PULL_EN = 1,
} GPIO_PADREGD_PAD14PULL_Enum;


typedef enum {
  GPIO_PADREGD_PAD13FNCSEL_ADCD0PSE8 = 0,



  GPIO_PADREGD_PAD13FNCSEL_NCE13 = 1,
  GPIO_PADREGD_PAD13FNCSEL_CT2 = 2,
  GPIO_PADREGD_PAD13FNCSEL_GPIO13 = 3,
  GPIO_PADREGD_PAD13FNCSEL_I2SBCLK = 4,
  GPIO_PADREGD_PAD13FNCSEL_EXTHFB = 5,
  GPIO_PADREGD_PAD13FNCSEL_UA0RTS = 6,
  GPIO_PADREGD_PAD13FNCSEL_UART1RX = 7,
} GPIO_PADREGD_PAD13FNCSEL_Enum;


typedef enum {
  GPIO_PADREGD_PAD13STRNG_LOW = 0,
  GPIO_PADREGD_PAD13STRNG_HIGH = 1,
} GPIO_PADREGD_PAD13STRNG_Enum;


typedef enum {
  GPIO_PADREGD_PAD13INPEN_DIS = 0,
  GPIO_PADREGD_PAD13INPEN_EN = 1,
} GPIO_PADREGD_PAD13INPEN_Enum;


typedef enum {
  GPIO_PADREGD_PAD13PULL_DIS = 0,
  GPIO_PADREGD_PAD13PULL_EN = 1,
} GPIO_PADREGD_PAD13PULL_Enum;


typedef enum {
  GPIO_PADREGD_PAD12FNCSEL_ADCD0NSE9 = 0,



  GPIO_PADREGD_PAD12FNCSEL_NCE12 = 1,
  GPIO_PADREGD_PAD12FNCSEL_CT0 = 2,
  GPIO_PADREGD_PAD12FNCSEL_GPIO12 = 3,
  GPIO_PADREGD_PAD12FNCSEL_PDMCLK = 5,
  GPIO_PADREGD_PAD12FNCSEL_UA0CTS = 6,
  GPIO_PADREGD_PAD12FNCSEL_UART1TX = 7,
} GPIO_PADREGD_PAD12FNCSEL_Enum;


typedef enum {
  GPIO_PADREGD_PAD12STRNG_LOW = 0,
  GPIO_PADREGD_PAD12STRNG_HIGH = 1,
} GPIO_PADREGD_PAD12STRNG_Enum;


typedef enum {
  GPIO_PADREGD_PAD12INPEN_DIS = 0,
  GPIO_PADREGD_PAD12INPEN_EN = 1,
} GPIO_PADREGD_PAD12INPEN_Enum;


typedef enum {
  GPIO_PADREGD_PAD12PULL_DIS = 0,
  GPIO_PADREGD_PAD12PULL_EN = 1,
} GPIO_PADREGD_PAD12PULL_Enum;



typedef enum {
  GPIO_PADREGE_PAD19FNCSEL_CMPRF0 = 0,
  GPIO_PADREGE_PAD19FNCSEL_NCE19 = 1,
  GPIO_PADREGE_PAD19FNCSEL_CT6 = 2,
  GPIO_PADREGE_PAD19FNCSEL_GPIO19 = 3,
  GPIO_PADREGE_PAD19FNCSEL_SCCLK = 4,
  GPIO_PADREGE_PAD19FNCSEL_ANATEST1 = 5,
  GPIO_PADREGE_PAD19FNCSEL_UART1RX = 6,
  GPIO_PADREGE_PAD19FNCSEL_I2SBCLK = 7,
} GPIO_PADREGE_PAD19FNCSEL_Enum;


typedef enum {
  GPIO_PADREGE_PAD19STRNG_LOW = 0,
  GPIO_PADREGE_PAD19STRNG_HIGH = 1,
} GPIO_PADREGE_PAD19STRNG_Enum;


typedef enum {
  GPIO_PADREGE_PAD19INPEN_DIS = 0,
  GPIO_PADREGE_PAD19INPEN_EN = 1,
} GPIO_PADREGE_PAD19INPEN_Enum;


typedef enum {
  GPIO_PADREGE_PAD19PULL_DIS = 0,
  GPIO_PADREGE_PAD19PULL_EN = 1,
} GPIO_PADREGE_PAD19PULL_Enum;


typedef enum {
  GPIO_PADREGE_PAD18FNCSEL_CMPIN1 = 0,
  GPIO_PADREGE_PAD18FNCSEL_NCE18 = 1,
  GPIO_PADREGE_PAD18FNCSEL_CT4 = 2,
  GPIO_PADREGE_PAD18FNCSEL_GPIO18 = 3,
  GPIO_PADREGE_PAD18FNCSEL_UA0RTS = 4,
  GPIO_PADREGE_PAD18FNCSEL_ANATEST2 = 5,
  GPIO_PADREGE_PAD18FNCSEL_UART1TX = 6,
  GPIO_PADREGE_PAD18FNCSEL_SCCIO = 7,
} GPIO_PADREGE_PAD18FNCSEL_Enum;


typedef enum {
  GPIO_PADREGE_PAD18STRNG_LOW = 0,
  GPIO_PADREGE_PAD18STRNG_HIGH = 1,
} GPIO_PADREGE_PAD18STRNG_Enum;


typedef enum {
  GPIO_PADREGE_PAD18INPEN_DIS = 0,
  GPIO_PADREGE_PAD18INPEN_EN = 1,
} GPIO_PADREGE_PAD18INPEN_Enum;


typedef enum {
  GPIO_PADREGE_PAD18PULL_DIS = 0,
  GPIO_PADREGE_PAD18PULL_EN = 1,
} GPIO_PADREGE_PAD18PULL_Enum;


typedef enum {
  GPIO_PADREGE_PAD17FNCSEL_CMPRF1 = 0,

  GPIO_PADREGE_PAD17FNCSEL_NCE17 = 1,
  GPIO_PADREGE_PAD17FNCSEL_TRIG1 = 2,
  GPIO_PADREGE_PAD17FNCSEL_GPIO17 = 3,
  GPIO_PADREGE_PAD17FNCSEL_SCCCLK = 4,
  GPIO_PADREGE_PAD17FNCSEL_UART0RX = 6,
  GPIO_PADREGE_PAD17FNCSEL_UA1CTS = 7,
} GPIO_PADREGE_PAD17FNCSEL_Enum;


typedef enum {
  GPIO_PADREGE_PAD17STRNG_LOW = 0,
  GPIO_PADREGE_PAD17STRNG_HIGH = 1,
} GPIO_PADREGE_PAD17STRNG_Enum;


typedef enum {
  GPIO_PADREGE_PAD17INPEN_DIS = 0,
  GPIO_PADREGE_PAD17INPEN_EN = 1,
} GPIO_PADREGE_PAD17INPEN_Enum;


typedef enum {
  GPIO_PADREGE_PAD17PULL_DIS = 0,
  GPIO_PADREGE_PAD17PULL_EN = 1,
} GPIO_PADREGE_PAD17PULL_Enum;


typedef enum {
  GPIO_PADREGE_PAD16FNCSEL_ADCSE0 = 0,

  GPIO_PADREGE_PAD16FNCSEL_NCE16 = 1,
  GPIO_PADREGE_PAD16FNCSEL_TRIG0 = 2,
  GPIO_PADREGE_PAD16FNCSEL_GPIO16 = 3,
  GPIO_PADREGE_PAD16FNCSEL_SCCRST = 4,
  GPIO_PADREGE_PAD16FNCSEL_CMPIN0 = 5,
  GPIO_PADREGE_PAD16FNCSEL_UART0TX = 6,
  GPIO_PADREGE_PAD16FNCSEL_UA1RTS = 7,
} GPIO_PADREGE_PAD16FNCSEL_Enum;


typedef enum {
  GPIO_PADREGE_PAD16STRNG_LOW = 0,
  GPIO_PADREGE_PAD16STRNG_HIGH = 1,
} GPIO_PADREGE_PAD16STRNG_Enum;


typedef enum {
  GPIO_PADREGE_PAD16INPEN_DIS = 0,
  GPIO_PADREGE_PAD16INPEN_EN = 1,
} GPIO_PADREGE_PAD16INPEN_Enum;


typedef enum {
  GPIO_PADREGE_PAD16PULL_DIS = 0,
  GPIO_PADREGE_PAD16PULL_EN = 1,
} GPIO_PADREGE_PAD16PULL_Enum;



typedef enum {
  GPIO_PADREGF_PAD23FNCSEL_UART0RX = 0,
  GPIO_PADREGF_PAD23FNCSEL_NCE23 = 1,
  GPIO_PADREGF_PAD23FNCSEL_CT14 = 2,
  GPIO_PADREGF_PAD23FNCSEL_GPIO23 = 3,
  GPIO_PADREGF_PAD23FNCSEL_I2SWCLK = 4,
  GPIO_PADREGF_PAD23FNCSEL_CMPOUT = 5,
  GPIO_PADREGF_PAD23FNCSEL_MSPI3 = 6,
  GPIO_PADREGF_PAD23FNCSEL_EXTXT = 7,
} GPIO_PADREGF_PAD23FNCSEL_Enum;


typedef enum {
  GPIO_PADREGF_PAD23STRNG_LOW = 0,
  GPIO_PADREGF_PAD23STRNG_HIGH = 1,
} GPIO_PADREGF_PAD23STRNG_Enum;


typedef enum {
  GPIO_PADREGF_PAD23INPEN_DIS = 0,
  GPIO_PADREGF_PAD23INPEN_EN = 1,
} GPIO_PADREGF_PAD23INPEN_Enum;


typedef enum {
  GPIO_PADREGF_PAD23PULL_DIS = 0,
  GPIO_PADREGF_PAD23PULL_EN = 1,
} GPIO_PADREGF_PAD23PULL_Enum;


typedef enum {
  GPIO_PADREGF_PAD22FNCSEL_UART0TX = 0,
  GPIO_PADREGF_PAD22FNCSEL_NCE22 = 1,
  GPIO_PADREGF_PAD22FNCSEL_CT12 = 2,
  GPIO_PADREGF_PAD22FNCSEL_GPIO22 = 3,
  GPIO_PADREGF_PAD22FNCSEL_PDM_CLK = 4,
  GPIO_PADREGF_PAD22FNCSEL_EXTLF = 5,
  GPIO_PADREGF_PAD22FNCSEL_MSPI0 = 6,
  GPIO_PADREGF_PAD22FNCSEL_SWO = 7,
} GPIO_PADREGF_PAD22FNCSEL_Enum;


typedef enum {
  GPIO_PADREGF_PAD22STRNG_LOW = 0,
  GPIO_PADREGF_PAD22STRNG_HIGH = 1,
} GPIO_PADREGF_PAD22STRNG_Enum;


typedef enum {
  GPIO_PADREGF_PAD22INPEN_DIS = 0,
  GPIO_PADREGF_PAD22INPEN_EN = 1,
} GPIO_PADREGF_PAD22INPEN_Enum;


typedef enum {
  GPIO_PADREGF_PAD22PULL_DIS = 0,
  GPIO_PADREGF_PAD22PULL_EN = 1,
} GPIO_PADREGF_PAD22PULL_Enum;


typedef enum {
  GPIO_PADREGF_PAD21FNCSEL_SWDIO = 0,
  GPIO_PADREGF_PAD21FNCSEL_NCE21 = 1,
  GPIO_PADREGF_PAD21FNCSEL_GPIO21 = 3,
  GPIO_PADREGF_PAD21FNCSEL_UART0RX = 4,
  GPIO_PADREGF_PAD21FNCSEL_UART1RX = 5,
  GPIO_PADREGF_PAD21FNCSEL_I2SBCLK = 6,
  GPIO_PADREGF_PAD21FNCSEL_UA1CTS = 7,
} GPIO_PADREGF_PAD21FNCSEL_Enum;


typedef enum {
  GPIO_PADREGF_PAD21STRNG_LOW = 0,
  GPIO_PADREGF_PAD21STRNG_HIGH = 1,
} GPIO_PADREGF_PAD21STRNG_Enum;


typedef enum {
  GPIO_PADREGF_PAD21INPEN_DIS = 0,
  GPIO_PADREGF_PAD21INPEN_EN = 1,
} GPIO_PADREGF_PAD21INPEN_Enum;


typedef enum {
  GPIO_PADREGF_PAD21PULL_DIS = 0,
  GPIO_PADREGF_PAD21PULL_EN = 1,
} GPIO_PADREGF_PAD21PULL_Enum;


typedef enum {
  GPIO_PADREGF_PAD20FNCSEL_SWDCK = 0,
  GPIO_PADREGF_PAD20FNCSEL_NCE20 = 1,
  GPIO_PADREGF_PAD20FNCSEL_GPIO20 = 3,
  GPIO_PADREGF_PAD20FNCSEL_UART0TX = 4,
  GPIO_PADREGF_PAD20FNCSEL_UART1TX = 5,
  GPIO_PADREGF_PAD20FNCSEL_I2SBCLK = 6,
  GPIO_PADREGF_PAD20FNCSEL_UA1RTS = 7,
} GPIO_PADREGF_PAD20FNCSEL_Enum;


typedef enum {
  GPIO_PADREGF_PAD20STRNG_LOW = 0,
  GPIO_PADREGF_PAD20STRNG_HIGH = 1,
} GPIO_PADREGF_PAD20STRNG_Enum;


typedef enum {
  GPIO_PADREGF_PAD20INPEN_DIS = 0,
  GPIO_PADREGF_PAD20INPEN_EN = 1,
} GPIO_PADREGF_PAD20INPEN_Enum;


typedef enum {
  GPIO_PADREGF_PAD20PULL_DIS = 0,
  GPIO_PADREGF_PAD20PULL_EN = 1,
} GPIO_PADREGF_PAD20PULL_Enum;



typedef enum {
  GPIO_PADREGG_PAD27RSEL_PULL1_5K = 0,
  GPIO_PADREGG_PAD27RSEL_PULL6K = 1,
  GPIO_PADREGG_PAD27RSEL_PULL12K = 2,
  GPIO_PADREGG_PAD27RSEL_PULL24K = 3,
} GPIO_PADREGG_PAD27RSEL_Enum;


typedef enum {
  GPIO_PADREGG_PAD27FNCSEL_UART0RX = 0,
  GPIO_PADREGG_PAD27FNCSEL_NCE27 = 1,
  GPIO_PADREGG_PAD27FNCSEL_CT5 = 2,
  GPIO_PADREGG_PAD27FNCSEL_GPIO27 = 3,
  GPIO_PADREGG_PAD27FNCSEL_M2SCL = 4,
  GPIO_PADREGG_PAD27FNCSEL_M2SCK = 5,
} GPIO_PADREGG_PAD27FNCSEL_Enum;


typedef enum {
  GPIO_PADREGG_PAD27STRNG_LOW = 0,
  GPIO_PADREGG_PAD27STRNG_HIGH = 1,
} GPIO_PADREGG_PAD27STRNG_Enum;


typedef enum {
  GPIO_PADREGG_PAD27INPEN_DIS = 0,
  GPIO_PADREGG_PAD27INPEN_EN = 1,
} GPIO_PADREGG_PAD27INPEN_Enum;


typedef enum {
  GPIO_PADREGG_PAD27PULL_DIS = 0,
  GPIO_PADREGG_PAD27PULL_EN = 1,
} GPIO_PADREGG_PAD27PULL_Enum;


typedef enum {
  GPIO_PADREGG_PAD26FNCSEL_EXTHF = 0,
  GPIO_PADREGG_PAD26FNCSEL_NCE26 = 1,
  GPIO_PADREGG_PAD26FNCSEL_CT3 = 2,
  GPIO_PADREGG_PAD26FNCSEL_GPIO26 = 3,
  GPIO_PADREGG_PAD26FNCSEL_SCCRST = 4,
  GPIO_PADREGG_PAD26FNCSEL_MSPI1 = 5,
  GPIO_PADREGG_PAD26FNCSEL_UART0TX = 6,
  GPIO_PADREGG_PAD26FNCSEL_UA1CTS = 7,
} GPIO_PADREGG_PAD26FNCSEL_Enum;


typedef enum {
  GPIO_PADREGG_PAD26STRNG_LOW = 0,
  GPIO_PADREGG_PAD26STRNG_HIGH = 1,
} GPIO_PADREGG_PAD26STRNG_Enum;


typedef enum {
  GPIO_PADREGG_PAD26INPEN_DIS = 0,
  GPIO_PADREGG_PAD26INPEN_EN = 1,
} GPIO_PADREGG_PAD26INPEN_Enum;


typedef enum {
  GPIO_PADREGG_PAD26PULL_DIS = 0,
  GPIO_PADREGG_PAD26PULL_EN = 1,
} GPIO_PADREGG_PAD26PULL_Enum;


typedef enum {
  GPIO_PADREGG_PAD25RSEL_PULL1_5K = 0,
  GPIO_PADREGG_PAD25RSEL_PULL6K = 1,
  GPIO_PADREGG_PAD25RSEL_PULL12K = 2,
  GPIO_PADREGG_PAD25RSEL_PULL24K = 3,
} GPIO_PADREGG_PAD25RSEL_Enum;


typedef enum {
  GPIO_PADREGG_PAD25FNCSEL_UART1RX = 0,
  GPIO_PADREGG_PAD25FNCSEL_NCE25 = 1,
  GPIO_PADREGG_PAD25FNCSEL_CT1 = 2,
  GPIO_PADREGG_PAD25FNCSEL_GPIO25 = 3,
  GPIO_PADREGG_PAD25FNCSEL_M2SDAWIR3 = 4,
  GPIO_PADREGG_PAD25FNCSEL_M2MISO = 5,
} GPIO_PADREGG_PAD25FNCSEL_Enum;


typedef enum {
  GPIO_PADREGG_PAD25STRNG_LOW = 0,
  GPIO_PADREGG_PAD25STRNG_HIGH = 1,
} GPIO_PADREGG_PAD25STRNG_Enum;


typedef enum {
  GPIO_PADREGG_PAD25INPEN_DIS = 0,
  GPIO_PADREGG_PAD25INPEN_EN = 1,
} GPIO_PADREGG_PAD25INPEN_Enum;


typedef enum {
  GPIO_PADREGG_PAD25PULL_DIS = 0,
  GPIO_PADREGG_PAD25PULL_EN = 1,
} GPIO_PADREGG_PAD25PULL_Enum;


typedef enum {
  GPIO_PADREGG_PAD24FNCSEL_UART1TX = 0,
  GPIO_PADREGG_PAD24FNCSEL_NCE24 = 1,
  GPIO_PADREGG_PAD24FNCSEL_MSPI8 = 2,
  GPIO_PADREGG_PAD24FNCSEL_GPIO24 = 3,
  GPIO_PADREGG_PAD24FNCSEL_UA0CTS = 4,
  GPIO_PADREGG_PAD24FNCSEL_CT21 = 5,
  GPIO_PADREGG_PAD24FNCSEL_32kHzXT = 6,
  GPIO_PADREGG_PAD24FNCSEL_SWO = 7,
} GPIO_PADREGG_PAD24FNCSEL_Enum;


typedef enum {
  GPIO_PADREGG_PAD24STRNG_LOW = 0,
  GPIO_PADREGG_PAD24STRNG_HIGH = 1,
} GPIO_PADREGG_PAD24STRNG_Enum;


typedef enum {
  GPIO_PADREGG_PAD24INPEN_DIS = 0,
  GPIO_PADREGG_PAD24INPEN_EN = 1,
} GPIO_PADREGG_PAD24INPEN_Enum;


typedef enum {
  GPIO_PADREGG_PAD24PULL_DIS = 0,
  GPIO_PADREGG_PAD24PULL_EN = 1,
} GPIO_PADREGG_PAD24PULL_Enum;



typedef enum {
  GPIO_PADREGH_PAD31FNCSEL_ADCSE3 = 0,

  GPIO_PADREGH_PAD31FNCSEL_NCE31 = 1,
  GPIO_PADREGH_PAD31FNCSEL_CT13 = 2,
  GPIO_PADREGH_PAD31FNCSEL_GPIO31 = 3,
  GPIO_PADREGH_PAD31FNCSEL_UART0RX = 4,
  GPIO_PADREGH_PAD31FNCSEL_SCCCLK = 5,
  GPIO_PADREGH_PAD31FNCSEL_UA1RTS = 7,
} GPIO_PADREGH_PAD31FNCSEL_Enum;


typedef enum {
  GPIO_PADREGH_PAD31STRNG_LOW = 0,
  GPIO_PADREGH_PAD31STRNG_HIGH = 1,
} GPIO_PADREGH_PAD31STRNG_Enum;


typedef enum {
  GPIO_PADREGH_PAD31INPEN_DIS = 0,
  GPIO_PADREGH_PAD31INPEN_EN = 1,
} GPIO_PADREGH_PAD31INPEN_Enum;


typedef enum {
  GPIO_PADREGH_PAD31PULL_DIS = 0,
  GPIO_PADREGH_PAD31PULL_EN = 1,
} GPIO_PADREGH_PAD31PULL_Enum;


typedef enum {
  GPIO_PADREGH_PAD30FNCSEL_ANATEST1 = 0,
  GPIO_PADREGH_PAD30FNCSEL_NCE30 = 1,
  GPIO_PADREGH_PAD30FNCSEL_CT11 = 2,
  GPIO_PADREGH_PAD30FNCSEL_GPIO30 = 3,
  GPIO_PADREGH_PAD30FNCSEL_UART0TX = 4,
  GPIO_PADREGH_PAD30FNCSEL_UA1RTS = 5,
  GPIO_PADREGH_PAD30FNCSEL_I2S_DAT = 7,
} GPIO_PADREGH_PAD30FNCSEL_Enum;


typedef enum {
  GPIO_PADREGH_PAD30STRNG_LOW = 0,
  GPIO_PADREGH_PAD30STRNG_HIGH = 1,
} GPIO_PADREGH_PAD30STRNG_Enum;


typedef enum {
  GPIO_PADREGH_PAD30INPEN_DIS = 0,
  GPIO_PADREGH_PAD30INPEN_EN = 1,
} GPIO_PADREGH_PAD30INPEN_Enum;


typedef enum {
  GPIO_PADREGH_PAD30PULL_DIS = 0,
  GPIO_PADREGH_PAD30PULL_EN = 1,
} GPIO_PADREGH_PAD30PULL_Enum;


typedef enum {
  GPIO_PADREGH_PAD29FNCSEL_ADCSE1 = 0,

  GPIO_PADREGH_PAD29FNCSEL_NCE29 = 1,
  GPIO_PADREGH_PAD29FNCSEL_CT9 = 2,
  GPIO_PADREGH_PAD29FNCSEL_GPIO29 = 3,
  GPIO_PADREGH_PAD29FNCSEL_UA0CTS = 4,
  GPIO_PADREGH_PAD29FNCSEL_UA1CTS = 5,
  GPIO_PADREGH_PAD29FNCSEL_UART0RX = 6,
  GPIO_PADREGH_PAD29FNCSEL_PDM_DATA = 7,
} GPIO_PADREGH_PAD29FNCSEL_Enum;


typedef enum {
  GPIO_PADREGH_PAD29STRNG_LOW = 0,
  GPIO_PADREGH_PAD29STRNG_HIGH = 1,
} GPIO_PADREGH_PAD29STRNG_Enum;


typedef enum {
  GPIO_PADREGH_PAD29INPEN_DIS = 0,
  GPIO_PADREGH_PAD29INPEN_EN = 1,
} GPIO_PADREGH_PAD29INPEN_Enum;


typedef enum {
  GPIO_PADREGH_PAD29PULL_DIS = 0,
  GPIO_PADREGH_PAD29PULL_EN = 1,
} GPIO_PADREGH_PAD29PULL_Enum;


typedef enum {
  GPIO_PADREGH_PAD28FNCSEL_I2S_WCLK = 0,
  GPIO_PADREGH_PAD28FNCSEL_NCE28 = 1,
  GPIO_PADREGH_PAD28FNCSEL_CT7 = 2,
  GPIO_PADREGH_PAD28FNCSEL_GPIO28 = 3,
  GPIO_PADREGH_PAD28FNCSEL_M2MOSI = 5,
  GPIO_PADREGH_PAD28FNCSEL_UART0TX = 6,
} GPIO_PADREGH_PAD28FNCSEL_Enum;


typedef enum {
  GPIO_PADREGH_PAD28STRNG_LOW = 0,
  GPIO_PADREGH_PAD28STRNG_HIGH = 1,
} GPIO_PADREGH_PAD28STRNG_Enum;


typedef enum {
  GPIO_PADREGH_PAD28INPEN_DIS = 0,
  GPIO_PADREGH_PAD28INPEN_EN = 1,
} GPIO_PADREGH_PAD28INPEN_Enum;


typedef enum {
  GPIO_PADREGH_PAD28PULL_DIS = 0,
  GPIO_PADREGH_PAD28PULL_EN = 1,
} GPIO_PADREGH_PAD28PULL_Enum;



typedef enum {
  GPIO_PADREGI_PAD35FNCSEL_ADCSE7 = 0,

  GPIO_PADREGI_PAD35FNCSEL_NCE35 = 1,
  GPIO_PADREGI_PAD35FNCSEL_UART1TX = 2,
  GPIO_PADREGI_PAD35FNCSEL_GPIO35 = 3,
  GPIO_PADREGI_PAD35FNCSEL_I2SDAT = 4,
  GPIO_PADREGI_PAD35FNCSEL_CT27 = 5,
  GPIO_PADREGI_PAD35FNCSEL_UA0RTS = 6,
} GPIO_PADREGI_PAD35FNCSEL_Enum;


typedef enum {
  GPIO_PADREGI_PAD35STRNG_LOW = 0,
  GPIO_PADREGI_PAD35STRNG_HIGH = 1,
} GPIO_PADREGI_PAD35STRNG_Enum;


typedef enum {
  GPIO_PADREGI_PAD35INPEN_DIS = 0,
  GPIO_PADREGI_PAD35INPEN_EN = 1,
} GPIO_PADREGI_PAD35INPEN_Enum;


typedef enum {
  GPIO_PADREGI_PAD35PULL_DIS = 0,
  GPIO_PADREGI_PAD35PULL_EN = 1,
} GPIO_PADREGI_PAD35PULL_Enum;


typedef enum {
  GPIO_PADREGI_PAD34FNCSEL_ADCSE6 = 0,

  GPIO_PADREGI_PAD34FNCSEL_NCE34 = 1,
  GPIO_PADREGI_PAD34FNCSEL_UA1RTS = 2,
  GPIO_PADREGI_PAD34FNCSEL_GPIO34 = 3,
  GPIO_PADREGI_PAD34FNCSEL_CMPRF2 = 4,
  GPIO_PADREGI_PAD34FNCSEL_UA0RTS = 5,
  GPIO_PADREGI_PAD34FNCSEL_UART0RX = 6,
  GPIO_PADREGI_PAD34FNCSEL_PDMDATA = 7,
} GPIO_PADREGI_PAD34FNCSEL_Enum;


typedef enum {
  GPIO_PADREGI_PAD34STRNG_LOW = 0,
  GPIO_PADREGI_PAD34STRNG_HIGH = 1,
} GPIO_PADREGI_PAD34STRNG_Enum;


typedef enum {
  GPIO_PADREGI_PAD34INPEN_DIS = 0,
  GPIO_PADREGI_PAD34INPEN_EN = 1,
} GPIO_PADREGI_PAD34INPEN_Enum;


typedef enum {
  GPIO_PADREGI_PAD34PULL_DIS = 0,
  GPIO_PADREGI_PAD34PULL_EN = 1,
} GPIO_PADREGI_PAD34PULL_Enum;


typedef enum {
  GPIO_PADREGI_PAD33FNCSEL_ADCSE5 = 0,

  GPIO_PADREGI_PAD33FNCSEL_NCE33 = 1,
  GPIO_PADREGI_PAD33FNCSEL_32kHzXT = 2,
  GPIO_PADREGI_PAD33FNCSEL_GPIO33 = 3,
  GPIO_PADREGI_PAD33FNCSEL_UA0CTS = 5,
  GPIO_PADREGI_PAD33FNCSEL_CT23 = 6,
  GPIO_PADREGI_PAD33FNCSEL_SWO = 7,
} GPIO_PADREGI_PAD33FNCSEL_Enum;


typedef enum {
  GPIO_PADREGI_PAD33STRNG_LOW = 0,
  GPIO_PADREGI_PAD33STRNG_HIGH = 1,
} GPIO_PADREGI_PAD33STRNG_Enum;


typedef enum {
  GPIO_PADREGI_PAD33INPEN_DIS = 0,
  GPIO_PADREGI_PAD33INPEN_EN = 1,
} GPIO_PADREGI_PAD33INPEN_Enum;


typedef enum {
  GPIO_PADREGI_PAD33PULL_DIS = 0,
  GPIO_PADREGI_PAD33PULL_EN = 1,
} GPIO_PADREGI_PAD33PULL_Enum;


typedef enum {
  GPIO_PADREGI_PAD32FNCSEL_ADCSE4 = 0,

  GPIO_PADREGI_PAD32FNCSEL_NCE32 = 1,
  GPIO_PADREGI_PAD32FNCSEL_CT15 = 2,
  GPIO_PADREGI_PAD32FNCSEL_GPIO32 = 3,
  GPIO_PADREGI_PAD32FNCSEL_SCCIO = 4,
  GPIO_PADREGI_PAD32FNCSEL_EXTLF = 5,
  GPIO_PADREGI_PAD32FNCSEL_UA1CTS = 7,
} GPIO_PADREGI_PAD32FNCSEL_Enum;


typedef enum {
  GPIO_PADREGI_PAD32STRNG_LOW = 0,
  GPIO_PADREGI_PAD32STRNG_HIGH = 1,
} GPIO_PADREGI_PAD32STRNG_Enum;


typedef enum {
  GPIO_PADREGI_PAD32INPEN_DIS = 0,
  GPIO_PADREGI_PAD32INPEN_EN = 1,
} GPIO_PADREGI_PAD32INPEN_Enum;


typedef enum {
  GPIO_PADREGI_PAD32PULL_DIS = 0,
  GPIO_PADREGI_PAD32PULL_EN = 1,
} GPIO_PADREGI_PAD32PULL_Enum;



typedef enum {
  GPIO_PADREGJ_PAD39RSEL_PULL1_5K = 0,
  GPIO_PADREGJ_PAD39RSEL_PULL6K = 1,
  GPIO_PADREGJ_PAD39RSEL_PULL12K = 2,
  GPIO_PADREGJ_PAD39RSEL_PULL24K = 3,
} GPIO_PADREGJ_PAD39RSEL_Enum;


typedef enum {
  GPIO_PADREGJ_PAD39FNCSEL_UART0TX = 0,
  GPIO_PADREGJ_PAD39FNCSEL_UART1TX = 1,
  GPIO_PADREGJ_PAD39FNCSEL_CT25 = 2,
  GPIO_PADREGJ_PAD39FNCSEL_GPIO39 = 3,
  GPIO_PADREGJ_PAD39FNCSEL_M4SCL = 4,
  GPIO_PADREGJ_PAD39FNCSEL_M4SCK = 5,
} GPIO_PADREGJ_PAD39FNCSEL_Enum;


typedef enum {
  GPIO_PADREGJ_PAD39STRNG_LOW = 0,
  GPIO_PADREGJ_PAD39STRNG_HIGH = 1,
} GPIO_PADREGJ_PAD39STRNG_Enum;


typedef enum {
  GPIO_PADREGJ_PAD39INPEN_DIS = 0,
  GPIO_PADREGJ_PAD39INPEN_EN = 1,
} GPIO_PADREGJ_PAD39INPEN_Enum;


typedef enum {
  GPIO_PADREGJ_PAD39PULL_DIS = 0,
  GPIO_PADREGJ_PAD39PULL_EN = 1,
} GPIO_PADREGJ_PAD39PULL_Enum;


typedef enum {
  GPIO_PADREGJ_PAD38FNCSEL_TRIG3 = 0,
  GPIO_PADREGJ_PAD38FNCSEL_NCE38 = 1,
  GPIO_PADREGJ_PAD38FNCSEL_UA0CTS = 2,
  GPIO_PADREGJ_PAD38FNCSEL_GPIO38 = 3,
  GPIO_PADREGJ_PAD38FNCSEL_M3MOSI = 5,
  GPIO_PADREGJ_PAD38FNCSEL_UART1RX = 6,
} GPIO_PADREGJ_PAD38FNCSEL_Enum;


typedef enum {
  GPIO_PADREGJ_PAD38STRNG_LOW = 0,
  GPIO_PADREGJ_PAD38STRNG_HIGH = 1,
} GPIO_PADREGJ_PAD38STRNG_Enum;


typedef enum {
  GPIO_PADREGJ_PAD38INPEN_DIS = 0,
  GPIO_PADREGJ_PAD38INPEN_EN = 1,
} GPIO_PADREGJ_PAD38INPEN_Enum;


typedef enum {
  GPIO_PADREGJ_PAD38PULL_DIS = 0,
  GPIO_PADREGJ_PAD38PULL_EN = 1,
} GPIO_PADREGJ_PAD38PULL_Enum;


typedef enum {
  GPIO_PADREGJ_PAD37PWRDN_DIS = 0,
  GPIO_PADREGJ_PAD37PWRDN_EN = 1,
} GPIO_PADREGJ_PAD37PWRDN_Enum;


typedef enum {
  GPIO_PADREGJ_PAD37FNCSEL_TRIG2 = 0,
  GPIO_PADREGJ_PAD37FNCSEL_NCE37 = 1,
  GPIO_PADREGJ_PAD37FNCSEL_UA0RTS = 2,
  GPIO_PADREGJ_PAD37FNCSEL_GPIO37 = 3,
  GPIO_PADREGJ_PAD37FNCSEL_SCCIO = 4,
  GPIO_PADREGJ_PAD37FNCSEL_UART1TX = 5,
  GPIO_PADREGJ_PAD37FNCSEL_PDMCLK = 6,
  GPIO_PADREGJ_PAD37FNCSEL_CT29 = 7,
} GPIO_PADREGJ_PAD37FNCSEL_Enum;


typedef enum {
  GPIO_PADREGJ_PAD37STRNG_LOW = 0,
  GPIO_PADREGJ_PAD37STRNG_HIGH = 1,
} GPIO_PADREGJ_PAD37STRNG_Enum;


typedef enum {
  GPIO_PADREGJ_PAD37INPEN_DIS = 0,
  GPIO_PADREGJ_PAD37INPEN_EN = 1,
} GPIO_PADREGJ_PAD37INPEN_Enum;


typedef enum {
  GPIO_PADREGJ_PAD37PULL_DIS = 0,
  GPIO_PADREGJ_PAD37PULL_EN = 1,
} GPIO_PADREGJ_PAD37PULL_Enum;


typedef enum {
  GPIO_PADREGJ_PAD36PWRUP_DIS = 0,
  GPIO_PADREGJ_PAD36PWRUP_EN = 1,
} GPIO_PADREGJ_PAD36PWRUP_Enum;


typedef enum {
  GPIO_PADREGJ_PAD36FNCSEL_TRIG1 = 0,
  GPIO_PADREGJ_PAD36FNCSEL_NCE36 = 1,
  GPIO_PADREGJ_PAD36FNCSEL_UART1RX = 2,
  GPIO_PADREGJ_PAD36FNCSEL_GPIO36 = 3,
  GPIO_PADREGJ_PAD36FNCSEL_32kHzXT = 4,
  GPIO_PADREGJ_PAD36FNCSEL_UA1CTS = 5,
  GPIO_PADREGJ_PAD36FNCSEL_UA0CTS = 6,
  GPIO_PADREGJ_PAD36FNCSEL_PDMDATA = 7,
} GPIO_PADREGJ_PAD36FNCSEL_Enum;


typedef enum {
  GPIO_PADREGJ_PAD36STRNG_LOW = 0,
  GPIO_PADREGJ_PAD36STRNG_HIGH = 1,
} GPIO_PADREGJ_PAD36STRNG_Enum;


typedef enum {
  GPIO_PADREGJ_PAD36INPEN_DIS = 0,
  GPIO_PADREGJ_PAD36INPEN_EN = 1,
} GPIO_PADREGJ_PAD36INPEN_Enum;


typedef enum {
  GPIO_PADREGJ_PAD36PULL_DIS = 0,
  GPIO_PADREGJ_PAD36PULL_EN = 1,
} GPIO_PADREGJ_PAD36PULL_Enum;



typedef enum {
  GPIO_PADREGK_PAD43RSEL_PULL1_5K = 0,
  GPIO_PADREGK_PAD43RSEL_PULL6K = 1,
  GPIO_PADREGK_PAD43RSEL_PULL12K = 2,
  GPIO_PADREGK_PAD43RSEL_PULL24K = 3,
} GPIO_PADREGK_PAD43RSEL_Enum;


typedef enum {
  GPIO_PADREGK_PAD43FNCSEL_UART1RX = 0,
  GPIO_PADREGK_PAD43FNCSEL_NCE43 = 1,
  GPIO_PADREGK_PAD43FNCSEL_CT18 = 2,
  GPIO_PADREGK_PAD43FNCSEL_GPIO43 = 3,
  GPIO_PADREGK_PAD43FNCSEL_M3SDAWIR3 = 4,
  GPIO_PADREGK_PAD43FNCSEL_M3MISO = 5,
} GPIO_PADREGK_PAD43FNCSEL_Enum;


typedef enum {
  GPIO_PADREGK_PAD43STRNG_LOW = 0,
  GPIO_PADREGK_PAD43STRNG_HIGH = 1,
} GPIO_PADREGK_PAD43STRNG_Enum;


typedef enum {
  GPIO_PADREGK_PAD43INPEN_DIS = 0,
  GPIO_PADREGK_PAD43INPEN_EN = 1,
} GPIO_PADREGK_PAD43INPEN_Enum;


typedef enum {
  GPIO_PADREGK_PAD43PULL_DIS = 0,
  GPIO_PADREGK_PAD43PULL_EN = 1,
} GPIO_PADREGK_PAD43PULL_Enum;


typedef enum {
  GPIO_PADREGK_PAD42RSEL_PULL1_5K = 0,
  GPIO_PADREGK_PAD42RSEL_PULL6K = 1,
  GPIO_PADREGK_PAD42RSEL_PULL12K = 2,
  GPIO_PADREGK_PAD42RSEL_PULL24K = 3,
} GPIO_PADREGK_PAD42RSEL_Enum;


typedef enum {
  GPIO_PADREGK_PAD42FNCSEL_UART1TX = 0,
  GPIO_PADREGK_PAD42FNCSEL_NCE42 = 1,
  GPIO_PADREGK_PAD42FNCSEL_CT16 = 2,
  GPIO_PADREGK_PAD42FNCSEL_GPIO42 = 3,
  GPIO_PADREGK_PAD42FNCSEL_M3SCL = 4,
  GPIO_PADREGK_PAD42FNCSEL_M3SCK = 5,
} GPIO_PADREGK_PAD42FNCSEL_Enum;


typedef enum {
  GPIO_PADREGK_PAD42STRNG_LOW = 0,
  GPIO_PADREGK_PAD42STRNG_HIGH = 1,
} GPIO_PADREGK_PAD42STRNG_Enum;


typedef enum {
  GPIO_PADREGK_PAD42INPEN_DIS = 0,
  GPIO_PADREGK_PAD42INPEN_EN = 1,
} GPIO_PADREGK_PAD42INPEN_Enum;


typedef enum {
  GPIO_PADREGK_PAD42PULL_DIS = 0,
  GPIO_PADREGK_PAD42PULL_EN = 1,
} GPIO_PADREGK_PAD42PULL_Enum;


typedef enum {
  GPIO_PADREGK_PAD41PWRDN_DIS = 0,
  GPIO_PADREGK_PAD41PWRDN_EN = 1,
} GPIO_PADREGK_PAD41PWRDN_Enum;


typedef enum {
  GPIO_PADREGK_PAD41FNCSEL_NCE41 = 0,
  GPIO_PADREGK_PAD41FNCSEL_SWO = 2,
  GPIO_PADREGK_PAD41FNCSEL_GPIO41 = 3,
  GPIO_PADREGK_PAD41FNCSEL_I2SWCLK = 4,
  GPIO_PADREGK_PAD41FNCSEL_UA1RTS = 5,
  GPIO_PADREGK_PAD41FNCSEL_UART0TX = 6,
  GPIO_PADREGK_PAD41FNCSEL_UA0RTS = 7,
} GPIO_PADREGK_PAD41FNCSEL_Enum;


typedef enum {
  GPIO_PADREGK_PAD41STRNG_LOW = 0,
  GPIO_PADREGK_PAD41STRNG_HIGH = 1,
} GPIO_PADREGK_PAD41STRNG_Enum;


typedef enum {
  GPIO_PADREGK_PAD41INPEN_DIS = 0,
  GPIO_PADREGK_PAD41INPEN_EN = 1,
} GPIO_PADREGK_PAD41INPEN_Enum;


typedef enum {
  GPIO_PADREGK_PAD41PULL_DIS = 0,
  GPIO_PADREGK_PAD41PULL_EN = 1,
} GPIO_PADREGK_PAD41PULL_Enum;


typedef enum {
  GPIO_PADREGK_PAD40RSEL_PULL1_5K = 0,
  GPIO_PADREGK_PAD40RSEL_PULL6K = 1,
  GPIO_PADREGK_PAD40RSEL_PULL12K = 2,
  GPIO_PADREGK_PAD40RSEL_PULL24K = 3,
} GPIO_PADREGK_PAD40RSEL_Enum;


typedef enum {
  GPIO_PADREGK_PAD40FNCSEL_UART0RX = 0,
  GPIO_PADREGK_PAD40FNCSEL_UART1RX = 1,
  GPIO_PADREGK_PAD40FNCSEL_TRIG0 = 2,
  GPIO_PADREGK_PAD40FNCSEL_GPIO40 = 3,
  GPIO_PADREGK_PAD40FNCSEL_M4SDAWIR3 = 4,
  GPIO_PADREGK_PAD40FNCSEL_M4MISO = 5,
} GPIO_PADREGK_PAD40FNCSEL_Enum;


typedef enum {
  GPIO_PADREGK_PAD40STRNG_LOW = 0,
  GPIO_PADREGK_PAD40STRNG_HIGH = 1,
} GPIO_PADREGK_PAD40STRNG_Enum;


typedef enum {
  GPIO_PADREGK_PAD40INPEN_DIS = 0,
  GPIO_PADREGK_PAD40INPEN_EN = 1,
} GPIO_PADREGK_PAD40INPEN_Enum;


typedef enum {
  GPIO_PADREGK_PAD40PULL_DIS = 0,
  GPIO_PADREGK_PAD40PULL_EN = 1,
} GPIO_PADREGK_PAD40PULL_Enum;



typedef enum {
  GPIO_PADREGL_PAD47FNCSEL_32kHzXT = 0,
  GPIO_PADREGL_PAD47FNCSEL_NCE47 = 1,
  GPIO_PADREGL_PAD47FNCSEL_CT26 = 2,
  GPIO_PADREGL_PAD47FNCSEL_GPIO47 = 3,
  GPIO_PADREGL_PAD47FNCSEL_M5MOSI = 5,
  GPIO_PADREGL_PAD47FNCSEL_UART1RX = 6,
} GPIO_PADREGL_PAD47FNCSEL_Enum;


typedef enum {
  GPIO_PADREGL_PAD47STRNG_LOW = 0,
  GPIO_PADREGL_PAD47STRNG_HIGH = 1,
} GPIO_PADREGL_PAD47STRNG_Enum;


typedef enum {
  GPIO_PADREGL_PAD47INPEN_DIS = 0,
  GPIO_PADREGL_PAD47INPEN_EN = 1,
} GPIO_PADREGL_PAD47INPEN_Enum;


typedef enum {
  GPIO_PADREGL_PAD47PULL_DIS = 0,
  GPIO_PADREGL_PAD47PULL_EN = 1,
} GPIO_PADREGL_PAD47PULL_Enum;


typedef enum {
  GPIO_PADREGL_PAD46FNCSEL_32khz_XT = 0,
  GPIO_PADREGL_PAD46FNCSEL_NCE46 = 1,
  GPIO_PADREGL_PAD46FNCSEL_CT24 = 2,
  GPIO_PADREGL_PAD46FNCSEL_GPIO46 = 3,
  GPIO_PADREGL_PAD46FNCSEL_SCCRST = 4,
  GPIO_PADREGL_PAD46FNCSEL_PDMCLK = 5,
  GPIO_PADREGL_PAD46FNCSEL_UART1TX = 6,
  GPIO_PADREGL_PAD46FNCSEL_SWO = 7,
} GPIO_PADREGL_PAD46FNCSEL_Enum;


typedef enum {
  GPIO_PADREGL_PAD46STRNG_LOW = 0,
  GPIO_PADREGL_PAD46STRNG_HIGH = 1,
} GPIO_PADREGL_PAD46STRNG_Enum;


typedef enum {
  GPIO_PADREGL_PAD46INPEN_DIS = 0,
  GPIO_PADREGL_PAD46INPEN_EN = 1,
} GPIO_PADREGL_PAD46INPEN_Enum;


typedef enum {
  GPIO_PADREGL_PAD46PULL_DIS = 0,
  GPIO_PADREGL_PAD46PULL_EN = 1,
} GPIO_PADREGL_PAD46PULL_Enum;


typedef enum {
  GPIO_PADREGL_PAD45FNCSEL_UA1CTS = 0,
  GPIO_PADREGL_PAD45FNCSEL_NCE45 = 1,
  GPIO_PADREGL_PAD45FNCSEL_CT22 = 2,
  GPIO_PADREGL_PAD45FNCSEL_GPIO45 = 3,
  GPIO_PADREGL_PAD45FNCSEL_I2SDAT = 4,
  GPIO_PADREGL_PAD45FNCSEL_PDMDATA = 5,
  GPIO_PADREGL_PAD45FNCSEL_UART0RX = 6,
  GPIO_PADREGL_PAD45FNCSEL_SWO = 7,
} GPIO_PADREGL_PAD45FNCSEL_Enum;


typedef enum {
  GPIO_PADREGL_PAD45STRNG_LOW = 0,
  GPIO_PADREGL_PAD45STRNG_HIGH = 1,
} GPIO_PADREGL_PAD45STRNG_Enum;


typedef enum {
  GPIO_PADREGL_PAD45INPEN_DIS = 0,
  GPIO_PADREGL_PAD45INPEN_EN = 1,
} GPIO_PADREGL_PAD45INPEN_Enum;


typedef enum {
  GPIO_PADREGL_PAD45PULL_DIS = 0,
  GPIO_PADREGL_PAD45PULL_EN = 1,
} GPIO_PADREGL_PAD45PULL_Enum;


typedef enum {
  GPIO_PADREGL_PAD44FNCSEL_UA1RTS = 0,
  GPIO_PADREGL_PAD44FNCSEL_NCE44 = 1,
  GPIO_PADREGL_PAD44FNCSEL_CT20 = 2,
  GPIO_PADREGL_PAD44FNCSEL_GPIO44 = 3,
  GPIO_PADREGL_PAD44FNCSEL_M4MOSI = 5,
  GPIO_PADREGL_PAD44FNCSEL_UART0TX = 6,
} GPIO_PADREGL_PAD44FNCSEL_Enum;


typedef enum {
  GPIO_PADREGL_PAD44STRNG_LOW = 0,
  GPIO_PADREGL_PAD44STRNG_HIGH = 1,
} GPIO_PADREGL_PAD44STRNG_Enum;


typedef enum {
  GPIO_PADREGL_PAD44INPEN_DIS = 0,
  GPIO_PADREGL_PAD44INPEN_EN = 1,
} GPIO_PADREGL_PAD44INPEN_Enum;


typedef enum {
  GPIO_PADREGL_PAD44PULL_DIS = 0,
  GPIO_PADREGL_PAD44PULL_EN = 1,
} GPIO_PADREGL_PAD44PULL_Enum;



typedef enum {
  GPIO_PADREGM_PAD49RSEL_PULL1_5K = 0,
  GPIO_PADREGM_PAD49RSEL_PULL6K = 1,
  GPIO_PADREGM_PAD49RSEL_PULL12K = 2,
  GPIO_PADREGM_PAD49RSEL_PULL24K = 3,
} GPIO_PADREGM_PAD49RSEL_Enum;


typedef enum {
  GPIO_PADREGM_PAD49FNCSEL_UART0RX = 0,
  GPIO_PADREGM_PAD49FNCSEL_NCE49 = 1,
  GPIO_PADREGM_PAD49FNCSEL_CT30 = 2,
  GPIO_PADREGM_PAD49FNCSEL_GPIO49 = 3,
  GPIO_PADREGM_PAD49FNCSEL_M5SDAWIR3 = 4,
  GPIO_PADREGM_PAD49FNCSEL_M5MISO = 5,
} GPIO_PADREGM_PAD49FNCSEL_Enum;


typedef enum {
  GPIO_PADREGM_PAD49STRNG_LOW = 0,
  GPIO_PADREGM_PAD49STRNG_HIGH = 1,
} GPIO_PADREGM_PAD49STRNG_Enum;


typedef enum {
  GPIO_PADREGM_PAD49INPEN_DIS = 0,
  GPIO_PADREGM_PAD49INPEN_EN = 1,
} GPIO_PADREGM_PAD49INPEN_Enum;


typedef enum {
  GPIO_PADREGM_PAD49PULL_DIS = 0,
  GPIO_PADREGM_PAD49PULL_EN = 1,
} GPIO_PADREGM_PAD49PULL_Enum;


typedef enum {
  GPIO_PADREGM_PAD48RSEL_PULL1_5K = 0,
  GPIO_PADREGM_PAD48RSEL_PULL6K = 1,
  GPIO_PADREGM_PAD48RSEL_PULL12K = 2,
  GPIO_PADREGM_PAD48RSEL_PULL24K = 3,
} GPIO_PADREGM_PAD48RSEL_Enum;


typedef enum {
  GPIO_PADREGM_PAD48FNCSEL_UART0TX = 0,
  GPIO_PADREGM_PAD48FNCSEL_NCE48 = 1,
  GPIO_PADREGM_PAD48FNCSEL_CT28 = 2,
  GPIO_PADREGM_PAD48FNCSEL_GPIO48 = 3,
  GPIO_PADREGM_PAD48FNCSEL_M5SCL = 4,
  GPIO_PADREGM_PAD48FNCSEL_M5SCK = 5,
} GPIO_PADREGM_PAD48FNCSEL_Enum;


typedef enum {
  GPIO_PADREGM_PAD48STRNG_LOW = 0,
  GPIO_PADREGM_PAD48STRNG_HIGH = 1,
} GPIO_PADREGM_PAD48STRNG_Enum;


typedef enum {
  GPIO_PADREGM_PAD48INPEN_DIS = 0,
  GPIO_PADREGM_PAD48INPEN_EN = 1,
} GPIO_PADREGM_PAD48INPEN_Enum;


typedef enum {
  GPIO_PADREGM_PAD48PULL_DIS = 0,
  GPIO_PADREGM_PAD48PULL_EN = 1,
} GPIO_PADREGM_PAD48PULL_Enum;



typedef enum {
  GPIO_CFGA_GPIO7INTD_nCELOW = 0,
  GPIO_CFGA_GPIO7INTD_nCEHIGH = 1,
} GPIO_CFGA_GPIO7INTD_Enum;


typedef enum {
  GPIO_CFGA_GPIO7OUTCFG_DIS = 0,
  GPIO_CFGA_GPIO7OUTCFG_PUSHPULL = 1,
  GPIO_CFGA_GPIO7OUTCFG_OD = 2,
  GPIO_CFGA_GPIO7OUTCFG_TS = 3,
} GPIO_CFGA_GPIO7OUTCFG_Enum;


typedef enum {
  GPIO_CFGA_GPIO7INCFG_READ = 0,
  GPIO_CFGA_GPIO7INCFG_RDZERO = 1,
} GPIO_CFGA_GPIO7INCFG_Enum;


typedef enum {
  GPIO_CFGA_GPIO6INTD_INTDIS = 0,
  GPIO_CFGA_GPIO6INTD_INTBOTH = 1,

} GPIO_CFGA_GPIO6INTD_Enum;


typedef enum {
  GPIO_CFGA_GPIO6OUTCFG_DIS = 0,
  GPIO_CFGA_GPIO6OUTCFG_PUSHPULL = 1,
  GPIO_CFGA_GPIO6OUTCFG_OD = 2,
  GPIO_CFGA_GPIO6OUTCFG_TS = 3,
} GPIO_CFGA_GPIO6OUTCFG_Enum;


typedef enum {
  GPIO_CFGA_GPIO6INCFG_READ = 0,
  GPIO_CFGA_GPIO6INCFG_RDZERO = 1,
} GPIO_CFGA_GPIO6INCFG_Enum;


typedef enum {
  GPIO_CFGA_GPIO5INTD_INTDIS = 0,
  GPIO_CFGA_GPIO5INTD_INTBOTH = 1,

} GPIO_CFGA_GPIO5INTD_Enum;


typedef enum {
  GPIO_CFGA_GPIO5OUTCFG_DIS = 0,
  GPIO_CFGA_GPIO5OUTCFG_PUSHPULL = 1,
  GPIO_CFGA_GPIO5OUTCFG_OD = 2,
  GPIO_CFGA_GPIO5OUTCFG_TS = 3,
} GPIO_CFGA_GPIO5OUTCFG_Enum;


typedef enum {
  GPIO_CFGA_GPIO5INCFG_READ = 0,
  GPIO_CFGA_GPIO5INCFG_RDZERO = 1,
} GPIO_CFGA_GPIO5INCFG_Enum;


typedef enum {
  GPIO_CFGA_GPIO4INTD_nCELOW = 0,
  GPIO_CFGA_GPIO4INTD_nCEHIGH = 1,
} GPIO_CFGA_GPIO4INTD_Enum;


typedef enum {
  GPIO_CFGA_GPIO4OUTCFG_DIS = 0,
  GPIO_CFGA_GPIO4OUTCFG_PUSHPULL = 1,
  GPIO_CFGA_GPIO4OUTCFG_OD = 2,
  GPIO_CFGA_GPIO4OUTCFG_TS = 3,
} GPIO_CFGA_GPIO4OUTCFG_Enum;


typedef enum {
  GPIO_CFGA_GPIO4INCFG_READ = 0,
  GPIO_CFGA_GPIO4INCFG_RDZERO = 1,
} GPIO_CFGA_GPIO4INCFG_Enum;


typedef enum {
  GPIO_CFGA_GPIO3INTD_nCELOW = 0,
  GPIO_CFGA_GPIO3INTD_nCEHIGH = 1,
} GPIO_CFGA_GPIO3INTD_Enum;


typedef enum {
  GPIO_CFGA_GPIO3OUTCFG_DIS = 0,
  GPIO_CFGA_GPIO3OUTCFG_PUSHPULL = 1,
  GPIO_CFGA_GPIO3OUTCFG_OD = 2,
  GPIO_CFGA_GPIO3OUTCFG_TS = 3,
} GPIO_CFGA_GPIO3OUTCFG_Enum;


typedef enum {
  GPIO_CFGA_GPIO3INCFG_READ = 0,
  GPIO_CFGA_GPIO3INCFG_RDZERO = 1,
} GPIO_CFGA_GPIO3INCFG_Enum;


typedef enum {
  GPIO_CFGA_GPIO2INTD_nCELOW = 0,
  GPIO_CFGA_GPIO2INTD_nCEHIGH = 1,
} GPIO_CFGA_GPIO2INTD_Enum;


typedef enum {
  GPIO_CFGA_GPIO2OUTCFG_DIS = 0,
  GPIO_CFGA_GPIO2OUTCFG_PUSHPULL = 1,
  GPIO_CFGA_GPIO2OUTCFG_OD = 2,
  GPIO_CFGA_GPIO2OUTCFG_TS = 3,
} GPIO_CFGA_GPIO2OUTCFG_Enum;


typedef enum {
  GPIO_CFGA_GPIO2INCFG_READ = 0,
  GPIO_CFGA_GPIO2INCFG_RDZERO = 1,
} GPIO_CFGA_GPIO2INCFG_Enum;


typedef enum {
  GPIO_CFGA_GPIO1INTD_nCELOW = 0,
  GPIO_CFGA_GPIO1INTD_nCEHIGH = 1,
} GPIO_CFGA_GPIO1INTD_Enum;


typedef enum {
  GPIO_CFGA_GPIO1OUTCFG_DIS = 0,
  GPIO_CFGA_GPIO1OUTCFG_PUSHPULL = 1,
  GPIO_CFGA_GPIO1OUTCFG_OD = 2,
  GPIO_CFGA_GPIO1OUTCFG_TS = 3,
} GPIO_CFGA_GPIO1OUTCFG_Enum;


typedef enum {
  GPIO_CFGA_GPIO1INCFG_READ = 0,
  GPIO_CFGA_GPIO1INCFG_RDZERO = 1,
} GPIO_CFGA_GPIO1INCFG_Enum;


typedef enum {
  GPIO_CFGA_GPIO0INTD_nCELOW = 0,
  GPIO_CFGA_GPIO0INTD_nCEHIGH = 1,
} GPIO_CFGA_GPIO0INTD_Enum;


typedef enum {
  GPIO_CFGA_GPIO0OUTCFG_DIS = 0,
  GPIO_CFGA_GPIO0OUTCFG_PUSHPULL = 1,
  GPIO_CFGA_GPIO0OUTCFG_OD = 2,
  GPIO_CFGA_GPIO0OUTCFG_TS = 3,
} GPIO_CFGA_GPIO0OUTCFG_Enum;


typedef enum {
  GPIO_CFGA_GPIO0INCFG_READ = 0,
  GPIO_CFGA_GPIO0INCFG_RDZERO = 1,
} GPIO_CFGA_GPIO0INCFG_Enum;



typedef enum {
  GPIO_CFGB_GPIO15INTD_nCELOW = 0,
  GPIO_CFGB_GPIO15INTD_nCEHIGH = 1,
} GPIO_CFGB_GPIO15INTD_Enum;


typedef enum {
  GPIO_CFGB_GPIO15OUTCFG_DIS = 0,
  GPIO_CFGB_GPIO15OUTCFG_PUSHPULL = 1,
  GPIO_CFGB_GPIO15OUTCFG_OD = 2,
  GPIO_CFGB_GPIO15OUTCFG_TS = 3,
} GPIO_CFGB_GPIO15OUTCFG_Enum;


typedef enum {
  GPIO_CFGB_GPIO15INCFG_READ = 0,
  GPIO_CFGB_GPIO15INCFG_RDZERO = 1,
} GPIO_CFGB_GPIO15INCFG_Enum;


typedef enum {
  GPIO_CFGB_GPIO14INTD_nCELOW = 0,
  GPIO_CFGB_GPIO14INTD_nCEHIGH = 1,
} GPIO_CFGB_GPIO14INTD_Enum;


typedef enum {
  GPIO_CFGB_GPIO14OUTCFG_DIS = 0,
  GPIO_CFGB_GPIO14OUTCFG_PUSHPULL = 1,
  GPIO_CFGB_GPIO14OUTCFG_OD = 2,
  GPIO_CFGB_GPIO14OUTCFG_TS = 3,
} GPIO_CFGB_GPIO14OUTCFG_Enum;


typedef enum {
  GPIO_CFGB_GPIO14INCFG_READ = 0,
  GPIO_CFGB_GPIO14INCFG_RDZERO = 1,
} GPIO_CFGB_GPIO14INCFG_Enum;


typedef enum {
  GPIO_CFGB_GPIO13INTD_nCELOW = 0,
  GPIO_CFGB_GPIO13INTD_nCEHIGH = 1,
} GPIO_CFGB_GPIO13INTD_Enum;


typedef enum {
  GPIO_CFGB_GPIO13OUTCFG_DIS = 0,
  GPIO_CFGB_GPIO13OUTCFG_PUSHPULL = 1,
  GPIO_CFGB_GPIO13OUTCFG_OD = 2,
  GPIO_CFGB_GPIO13OUTCFG_TS = 3,
} GPIO_CFGB_GPIO13OUTCFG_Enum;


typedef enum {
  GPIO_CFGB_GPIO13INCFG_READ = 0,
  GPIO_CFGB_GPIO13INCFG_RDZERO = 1,
} GPIO_CFGB_GPIO13INCFG_Enum;


typedef enum {
  GPIO_CFGB_GPIO12INTD_nCELOW = 0,
  GPIO_CFGB_GPIO12INTD_nCEHIGH = 1,
} GPIO_CFGB_GPIO12INTD_Enum;


typedef enum {
  GPIO_CFGB_GPIO12OUTCFG_DIS = 0,
  GPIO_CFGB_GPIO12OUTCFG_PUSHPULL = 1,
  GPIO_CFGB_GPIO12OUTCFG_OD = 2,
  GPIO_CFGB_GPIO12OUTCFG_TS = 3,
} GPIO_CFGB_GPIO12OUTCFG_Enum;


typedef enum {
  GPIO_CFGB_GPIO12INCFG_READ = 0,
  GPIO_CFGB_GPIO12INCFG_RDZERO = 1,
} GPIO_CFGB_GPIO12INCFG_Enum;


typedef enum {
  GPIO_CFGB_GPIO11INTD_nCELOW = 0,
  GPIO_CFGB_GPIO11INTD_nCEHIGH = 1,
} GPIO_CFGB_GPIO11INTD_Enum;


typedef enum {
  GPIO_CFGB_GPIO11OUTCFG_DIS = 0,
  GPIO_CFGB_GPIO11OUTCFG_PUSHPULL = 1,
  GPIO_CFGB_GPIO11OUTCFG_OD = 2,
  GPIO_CFGB_GPIO11OUTCFG_TS = 3,
} GPIO_CFGB_GPIO11OUTCFG_Enum;


typedef enum {
  GPIO_CFGB_GPIO11INCFG_READ = 0,
  GPIO_CFGB_GPIO11INCFG_RDZERO = 1,
} GPIO_CFGB_GPIO11INCFG_Enum;


typedef enum {
  GPIO_CFGB_GPIO10INTD_nCELOW = 0,
  GPIO_CFGB_GPIO10INTD_nCEHIGH = 1,
} GPIO_CFGB_GPIO10INTD_Enum;


typedef enum {
  GPIO_CFGB_GPIO10OUTCFG_DIS = 0,
  GPIO_CFGB_GPIO10OUTCFG_PUSHPULL = 1,
  GPIO_CFGB_GPIO10OUTCFG_OD = 2,
  GPIO_CFGB_GPIO10OUTCFG_TS = 3,
} GPIO_CFGB_GPIO10OUTCFG_Enum;


typedef enum {
  GPIO_CFGB_GPIO10INCFG_READ = 0,
  GPIO_CFGB_GPIO10INCFG_RDZERO = 1,
} GPIO_CFGB_GPIO10INCFG_Enum;


typedef enum {
  GPIO_CFGB_GPIO9INTD_nCELOW = 0,
  GPIO_CFGB_GPIO9INTD_nCEHIGH = 1,
} GPIO_CFGB_GPIO9INTD_Enum;


typedef enum {
  GPIO_CFGB_GPIO9OUTCFG_DIS = 0,
  GPIO_CFGB_GPIO9OUTCFG_PUSHPULL = 1,
  GPIO_CFGB_GPIO9OUTCFG_OD = 2,
  GPIO_CFGB_GPIO9OUTCFG_TS = 3,
} GPIO_CFGB_GPIO9OUTCFG_Enum;


typedef enum {
  GPIO_CFGB_GPIO9INCFG_READ = 0,
  GPIO_CFGB_GPIO9INCFG_RDZERO = 1,
} GPIO_CFGB_GPIO9INCFG_Enum;


typedef enum {
  GPIO_CFGB_GPIO8INTD_nCELOW = 0,
  GPIO_CFGB_GPIO8INTD_nCEHIGH = 1,
} GPIO_CFGB_GPIO8INTD_Enum;


typedef enum {
  GPIO_CFGB_GPIO8OUTCFG_DIS = 0,
  GPIO_CFGB_GPIO8OUTCFG_PUSHPULL = 1,
  GPIO_CFGB_GPIO8OUTCFG_OD = 2,
  GPIO_CFGB_GPIO8OUTCFG_TS = 3,
} GPIO_CFGB_GPIO8OUTCFG_Enum;


typedef enum {
  GPIO_CFGB_GPIO8INCFG_READ = 0,
  GPIO_CFGB_GPIO8INCFG_RDZERO = 1,
} GPIO_CFGB_GPIO8INCFG_Enum;



typedef enum {
  GPIO_CFGC_GPIO23INTD_nCELOW = 0,
  GPIO_CFGC_GPIO23INTD_nCEHIGH = 1,
} GPIO_CFGC_GPIO23INTD_Enum;


typedef enum {
  GPIO_CFGC_GPIO23OUTCFG_DIS = 0,
  GPIO_CFGC_GPIO23OUTCFG_PUSHPULL = 1,
  GPIO_CFGC_GPIO23OUTCFG_OD = 2,
  GPIO_CFGC_GPIO23OUTCFG_TS = 3,
} GPIO_CFGC_GPIO23OUTCFG_Enum;


typedef enum {
  GPIO_CFGC_GPIO23INCFG_READ = 0,
  GPIO_CFGC_GPIO23INCFG_RDZERO = 1,
} GPIO_CFGC_GPIO23INCFG_Enum;


typedef enum {
  GPIO_CFGC_GPIO22INTD_nCELOW = 0,
  GPIO_CFGC_GPIO22INTD_nCEHIGH = 1,
} GPIO_CFGC_GPIO22INTD_Enum;


typedef enum {
  GPIO_CFGC_GPIO22OUTCFG_DIS = 0,
  GPIO_CFGC_GPIO22OUTCFG_PUSHPULL = 1,
  GPIO_CFGC_GPIO22OUTCFG_OD = 2,
  GPIO_CFGC_GPIO22OUTCFG_TS = 3,
} GPIO_CFGC_GPIO22OUTCFG_Enum;


typedef enum {
  GPIO_CFGC_GPIO22INCFG_READ = 0,
  GPIO_CFGC_GPIO22INCFG_RDZERO = 1,
} GPIO_CFGC_GPIO22INCFG_Enum;


typedef enum {
  GPIO_CFGC_GPIO21INTD_nCELOW = 0,
  GPIO_CFGC_GPIO21INTD_nCEHIGH = 1,
} GPIO_CFGC_GPIO21INTD_Enum;


typedef enum {
  GPIO_CFGC_GPIO21OUTCFG_DIS = 0,
  GPIO_CFGC_GPIO21OUTCFG_PUSHPULL = 1,
  GPIO_CFGC_GPIO21OUTCFG_OD = 2,
  GPIO_CFGC_GPIO21OUTCFG_TS = 3,
} GPIO_CFGC_GPIO21OUTCFG_Enum;


typedef enum {
  GPIO_CFGC_GPIO21INCFG_READ = 0,
  GPIO_CFGC_GPIO21INCFG_RDZERO = 1,
} GPIO_CFGC_GPIO21INCFG_Enum;


typedef enum {
  GPIO_CFGC_GPIO20INTD_nCELOW = 0,
  GPIO_CFGC_GPIO20INTD_nCEHIGH = 1,
} GPIO_CFGC_GPIO20INTD_Enum;


typedef enum {
  GPIO_CFGC_GPIO20OUTCFG_DIS = 0,
  GPIO_CFGC_GPIO20OUTCFG_PUSHPULL = 1,
  GPIO_CFGC_GPIO20OUTCFG_OD = 2,
  GPIO_CFGC_GPIO20OUTCFG_TS = 3,
} GPIO_CFGC_GPIO20OUTCFG_Enum;


typedef enum {
  GPIO_CFGC_GPIO20INCFG_READ = 0,
  GPIO_CFGC_GPIO20INCFG_RDZERO = 1,
} GPIO_CFGC_GPIO20INCFG_Enum;


typedef enum {
  GPIO_CFGC_GPIO19INTD_nCELOW = 0,
  GPIO_CFGC_GPIO19INTD_nCEHIGH = 1,
} GPIO_CFGC_GPIO19INTD_Enum;


typedef enum {
  GPIO_CFGC_GPIO19OUTCFG_DIS = 0,
  GPIO_CFGC_GPIO19OUTCFG_PUSHPULL = 1,
  GPIO_CFGC_GPIO19OUTCFG_OD = 2,
  GPIO_CFGC_GPIO19OUTCFG_TS = 3,
} GPIO_CFGC_GPIO19OUTCFG_Enum;


typedef enum {
  GPIO_CFGC_GPIO19INCFG_READ = 0,
  GPIO_CFGC_GPIO19INCFG_RDZERO = 1,
} GPIO_CFGC_GPIO19INCFG_Enum;


typedef enum {
  GPIO_CFGC_GPIO18INTD_nCELOW = 0,
  GPIO_CFGC_GPIO18INTD_nCEHIGH = 1,
} GPIO_CFGC_GPIO18INTD_Enum;


typedef enum {
  GPIO_CFGC_GPIO18OUTCFG_DIS = 0,
  GPIO_CFGC_GPIO18OUTCFG_PUSHPULL = 1,
  GPIO_CFGC_GPIO18OUTCFG_OD = 2,
  GPIO_CFGC_GPIO18OUTCFG_TS = 3,
} GPIO_CFGC_GPIO18OUTCFG_Enum;


typedef enum {
  GPIO_CFGC_GPIO18INCFG_READ = 0,
  GPIO_CFGC_GPIO18INCFG_RDZERO = 1,
} GPIO_CFGC_GPIO18INCFG_Enum;


typedef enum {
  GPIO_CFGC_GPIO17INTD_nCELOW = 0,
  GPIO_CFGC_GPIO17INTD_nCEHIGH = 1,
} GPIO_CFGC_GPIO17INTD_Enum;


typedef enum {
  GPIO_CFGC_GPIO17OUTCFG_DIS = 0,
  GPIO_CFGC_GPIO17OUTCFG_PUSHPULL = 1,
  GPIO_CFGC_GPIO17OUTCFG_OD = 2,
  GPIO_CFGC_GPIO17OUTCFG_TS = 3,
} GPIO_CFGC_GPIO17OUTCFG_Enum;


typedef enum {
  GPIO_CFGC_GPIO17INCFG_READ = 0,
  GPIO_CFGC_GPIO17INCFG_RDZERO = 1,
} GPIO_CFGC_GPIO17INCFG_Enum;


typedef enum {
  GPIO_CFGC_GPIO16INTD_nCELOW = 0,
  GPIO_CFGC_GPIO16INTD_nCEHIGH = 1,
} GPIO_CFGC_GPIO16INTD_Enum;


typedef enum {
  GPIO_CFGC_GPIO16OUTCFG_DIS = 0,
  GPIO_CFGC_GPIO16OUTCFG_PUSHPULL = 1,
  GPIO_CFGC_GPIO16OUTCFG_OD = 2,
  GPIO_CFGC_GPIO16OUTCFG_TS = 3,
} GPIO_CFGC_GPIO16OUTCFG_Enum;


typedef enum {
  GPIO_CFGC_GPIO16INCFG_READ = 0,
  GPIO_CFGC_GPIO16INCFG_RDZERO = 1,
} GPIO_CFGC_GPIO16INCFG_Enum;



typedef enum {
  GPIO_CFGD_GPIO31INTD_nCELOW = 0,
  GPIO_CFGD_GPIO31INTD_nCEHIGH = 1,
} GPIO_CFGD_GPIO31INTD_Enum;


typedef enum {
  GPIO_CFGD_GPIO31OUTCFG_DIS = 0,
  GPIO_CFGD_GPIO31OUTCFG_PUSHPULL = 1,
  GPIO_CFGD_GPIO31OUTCFG_OD = 2,
  GPIO_CFGD_GPIO31OUTCFG_TS = 3,
} GPIO_CFGD_GPIO31OUTCFG_Enum;


typedef enum {
  GPIO_CFGD_GPIO31INCFG_READ = 0,
  GPIO_CFGD_GPIO31INCFG_RDZERO = 1,
} GPIO_CFGD_GPIO31INCFG_Enum;


typedef enum {
  GPIO_CFGD_GPIO30INTD_nCELOW = 0,
  GPIO_CFGD_GPIO30INTD_nCEHIGH = 1,
} GPIO_CFGD_GPIO30INTD_Enum;


typedef enum {
  GPIO_CFGD_GPIO30OUTCFG_DIS = 0,
  GPIO_CFGD_GPIO30OUTCFG_PUSHPULL = 1,
  GPIO_CFGD_GPIO30OUTCFG_OD = 2,
  GPIO_CFGD_GPIO30OUTCFG_TS = 3,
} GPIO_CFGD_GPIO30OUTCFG_Enum;


typedef enum {
  GPIO_CFGD_GPIO30INCFG_READ = 0,
  GPIO_CFGD_GPIO30INCFG_RDZERO = 1,
} GPIO_CFGD_GPIO30INCFG_Enum;


typedef enum {
  GPIO_CFGD_GPIO29INTD_nCELOW = 0,
  GPIO_CFGD_GPIO29INTD_nCEHIGH = 1,
} GPIO_CFGD_GPIO29INTD_Enum;


typedef enum {
  GPIO_CFGD_GPIO29OUTCFG_DIS = 0,
  GPIO_CFGD_GPIO29OUTCFG_PUSHPULL = 1,
  GPIO_CFGD_GPIO29OUTCFG_OD = 2,
  GPIO_CFGD_GPIO29OUTCFG_TS = 3,
} GPIO_CFGD_GPIO29OUTCFG_Enum;


typedef enum {
  GPIO_CFGD_GPIO29INCFG_READ = 0,
  GPIO_CFGD_GPIO29INCFG_RDZERO = 1,
} GPIO_CFGD_GPIO29INCFG_Enum;


typedef enum {
  GPIO_CFGD_GPIO28INTD_nCELOW = 0,
  GPIO_CFGD_GPIO28INTD_nCEHIGH = 1,
} GPIO_CFGD_GPIO28INTD_Enum;


typedef enum {
  GPIO_CFGD_GPIO28OUTCFG_DIS = 0,
  GPIO_CFGD_GPIO28OUTCFG_PUSHPULL = 1,
  GPIO_CFGD_GPIO28OUTCFG_OD = 2,
  GPIO_CFGD_GPIO28OUTCFG_TS = 3,
} GPIO_CFGD_GPIO28OUTCFG_Enum;


typedef enum {
  GPIO_CFGD_GPIO28INCFG_READ = 0,
  GPIO_CFGD_GPIO28INCFG_RDZERO = 1,
} GPIO_CFGD_GPIO28INCFG_Enum;


typedef enum {
  GPIO_CFGD_GPIO27INTD_nCELOW = 0,
  GPIO_CFGD_GPIO27INTD_nCEHIGH = 1,
} GPIO_CFGD_GPIO27INTD_Enum;


typedef enum {
  GPIO_CFGD_GPIO27OUTCFG_DIS = 0,
  GPIO_CFGD_GPIO27OUTCFG_PUSHPULL = 1,
  GPIO_CFGD_GPIO27OUTCFG_OD = 2,
  GPIO_CFGD_GPIO27OUTCFG_TS = 3,
} GPIO_CFGD_GPIO27OUTCFG_Enum;


typedef enum {
  GPIO_CFGD_GPIO27INCFG_READ = 0,
  GPIO_CFGD_GPIO27INCFG_RDZERO = 1,
} GPIO_CFGD_GPIO27INCFG_Enum;


typedef enum {
  GPIO_CFGD_GPIO26INTD_nCELOW = 0,
  GPIO_CFGD_GPIO26INTD_nCEHIGH = 1,
} GPIO_CFGD_GPIO26INTD_Enum;


typedef enum {
  GPIO_CFGD_GPIO26OUTCFG_DIS = 0,
  GPIO_CFGD_GPIO26OUTCFG_PUSHPULL = 1,
  GPIO_CFGD_GPIO26OUTCFG_OD = 2,
  GPIO_CFGD_GPIO26OUTCFG_TS = 3,
} GPIO_CFGD_GPIO26OUTCFG_Enum;


typedef enum {
  GPIO_CFGD_GPIO26INCFG_READ = 0,
  GPIO_CFGD_GPIO26INCFG_RDZERO = 1,
} GPIO_CFGD_GPIO26INCFG_Enum;


typedef enum {
  GPIO_CFGD_GPIO25INTD_nCELOW = 0,
  GPIO_CFGD_GPIO25INTD_nCEHIGH = 1,
} GPIO_CFGD_GPIO25INTD_Enum;


typedef enum {
  GPIO_CFGD_GPIO25OUTCFG_DIS = 0,
  GPIO_CFGD_GPIO25OUTCFG_PUSHPULL = 1,
  GPIO_CFGD_GPIO25OUTCFG_OD = 2,
  GPIO_CFGD_GPIO25OUTCFG_TS = 3,
} GPIO_CFGD_GPIO25OUTCFG_Enum;


typedef enum {
  GPIO_CFGD_GPIO25INCFG_READ = 0,
  GPIO_CFGD_GPIO25INCFG_RDZERO = 1,
} GPIO_CFGD_GPIO25INCFG_Enum;


typedef enum {
  GPIO_CFGD_GPIO24INTD_nCELOW = 0,
  GPIO_CFGD_GPIO24INTD_nCEHIGH = 1,
} GPIO_CFGD_GPIO24INTD_Enum;


typedef enum {
  GPIO_CFGD_GPIO24OUTCFG_DIS = 0,
  GPIO_CFGD_GPIO24OUTCFG_PUSHPULL = 1,
  GPIO_CFGD_GPIO24OUTCFG_OD = 2,
  GPIO_CFGD_GPIO24OUTCFG_TS = 3,
} GPIO_CFGD_GPIO24OUTCFG_Enum;


typedef enum {
  GPIO_CFGD_GPIO24INCFG_READ = 0,
  GPIO_CFGD_GPIO24INCFG_RDZERO = 1,
} GPIO_CFGD_GPIO24INCFG_Enum;



typedef enum {
  GPIO_CFGE_GPIO39INTD_INTDIS = 0,
  GPIO_CFGE_GPIO39INTD_INTBOTH = 1,

} GPIO_CFGE_GPIO39INTD_Enum;


typedef enum {
  GPIO_CFGE_GPIO39OUTCFG_DIS = 0,
  GPIO_CFGE_GPIO39OUTCFG_PUSHPULL = 1,
  GPIO_CFGE_GPIO39OUTCFG_OD = 2,
  GPIO_CFGE_GPIO39OUTCFG_TS = 3,
} GPIO_CFGE_GPIO39OUTCFG_Enum;


typedef enum {
  GPIO_CFGE_GPIO39INCFG_READ = 0,
  GPIO_CFGE_GPIO39INCFG_RDZERO = 1,
} GPIO_CFGE_GPIO39INCFG_Enum;


typedef enum {
  GPIO_CFGE_GPIO38INTD_nCELOW = 0,
  GPIO_CFGE_GPIO38INTD_nCEHIGH = 1,
} GPIO_CFGE_GPIO38INTD_Enum;


typedef enum {
  GPIO_CFGE_GPIO38OUTCFG_DIS = 0,
  GPIO_CFGE_GPIO38OUTCFG_PUSHPULL = 1,
  GPIO_CFGE_GPIO38OUTCFG_OD = 2,
  GPIO_CFGE_GPIO38OUTCFG_TS = 3,
} GPIO_CFGE_GPIO38OUTCFG_Enum;


typedef enum {
  GPIO_CFGE_GPIO38INCFG_READ = 0,
  GPIO_CFGE_GPIO38INCFG_RDZERO = 1,
} GPIO_CFGE_GPIO38INCFG_Enum;


typedef enum {
  GPIO_CFGE_GPIO37INTD_nCELOW = 0,
  GPIO_CFGE_GPIO37INTD_nCEHIGH = 1,
} GPIO_CFGE_GPIO37INTD_Enum;


typedef enum {
  GPIO_CFGE_GPIO37OUTCFG_DIS = 0,
  GPIO_CFGE_GPIO37OUTCFG_PUSHPULL = 1,
  GPIO_CFGE_GPIO37OUTCFG_OD = 2,
  GPIO_CFGE_GPIO37OUTCFG_TS = 3,
} GPIO_CFGE_GPIO37OUTCFG_Enum;


typedef enum {
  GPIO_CFGE_GPIO37INCFG_READ = 0,
  GPIO_CFGE_GPIO37INCFG_RDZERO = 1,
} GPIO_CFGE_GPIO37INCFG_Enum;


typedef enum {
  GPIO_CFGE_GPIO36INTD_nCELOW = 0,
  GPIO_CFGE_GPIO36INTD_nCEHIGH = 1,
} GPIO_CFGE_GPIO36INTD_Enum;


typedef enum {
  GPIO_CFGE_GPIO36OUTCFG_DIS = 0,
  GPIO_CFGE_GPIO36OUTCFG_PUSHPULL = 1,
  GPIO_CFGE_GPIO36OUTCFG_OD = 2,
  GPIO_CFGE_GPIO36OUTCFG_TS = 3,
} GPIO_CFGE_GPIO36OUTCFG_Enum;


typedef enum {
  GPIO_CFGE_GPIO36INCFG_READ = 0,
  GPIO_CFGE_GPIO36INCFG_RDZERO = 1,
} GPIO_CFGE_GPIO36INCFG_Enum;


typedef enum {
  GPIO_CFGE_GPIO35INTD_nCELOW = 0,
  GPIO_CFGE_GPIO35INTD_nCEHIGH = 1,
} GPIO_CFGE_GPIO35INTD_Enum;


typedef enum {
  GPIO_CFGE_GPIO35OUTCFG_DIS = 0,
  GPIO_CFGE_GPIO35OUTCFG_PUSHPULL = 1,
  GPIO_CFGE_GPIO35OUTCFG_OD = 2,
  GPIO_CFGE_GPIO35OUTCFG_TS = 3,
} GPIO_CFGE_GPIO35OUTCFG_Enum;


typedef enum {
  GPIO_CFGE_GPIO35INCFG_READ = 0,
  GPIO_CFGE_GPIO35INCFG_RDZERO = 1,
} GPIO_CFGE_GPIO35INCFG_Enum;


typedef enum {
  GPIO_CFGE_GPIO34INTD_nCELOW = 0,
  GPIO_CFGE_GPIO34INTD_nCEHIGH = 1,
} GPIO_CFGE_GPIO34INTD_Enum;


typedef enum {
  GPIO_CFGE_GPIO34OUTCFG_DIS = 0,
  GPIO_CFGE_GPIO34OUTCFG_PUSHPULL = 1,
  GPIO_CFGE_GPIO34OUTCFG_OD = 2,
  GPIO_CFGE_GPIO34OUTCFG_TS = 3,
} GPIO_CFGE_GPIO34OUTCFG_Enum;


typedef enum {
  GPIO_CFGE_GPIO34INCFG_READ = 0,
  GPIO_CFGE_GPIO34INCFG_RDZERO = 1,
} GPIO_CFGE_GPIO34INCFG_Enum;


typedef enum {
  GPIO_CFGE_GPIO33INTD_nCELOW = 0,
  GPIO_CFGE_GPIO33INTD_nCEHIGH = 1,
} GPIO_CFGE_GPIO33INTD_Enum;


typedef enum {
  GPIO_CFGE_GPIO33OUTCFG_DIS = 0,
  GPIO_CFGE_GPIO33OUTCFG_PUSHPULL = 1,
  GPIO_CFGE_GPIO33OUTCFG_OD = 2,
  GPIO_CFGE_GPIO33OUTCFG_TS = 3,
} GPIO_CFGE_GPIO33OUTCFG_Enum;


typedef enum {
  GPIO_CFGE_GPIO33INCFG_READ = 0,
  GPIO_CFGE_GPIO33INCFG_RDZERO = 1,
} GPIO_CFGE_GPIO33INCFG_Enum;


typedef enum {
  GPIO_CFGE_GPIO32INTD_nCELOW = 0,
  GPIO_CFGE_GPIO32INTD_nCEHIGH = 1,
} GPIO_CFGE_GPIO32INTD_Enum;


typedef enum {
  GPIO_CFGE_GPIO32OUTCFG_DIS = 0,
  GPIO_CFGE_GPIO32OUTCFG_PUSHPULL = 1,
  GPIO_CFGE_GPIO32OUTCFG_OD = 2,
  GPIO_CFGE_GPIO32OUTCFG_TS = 3,
} GPIO_CFGE_GPIO32OUTCFG_Enum;


typedef enum {
  GPIO_CFGE_GPIO32INCFG_READ = 0,
  GPIO_CFGE_GPIO32INCFG_RDZERO = 1,
} GPIO_CFGE_GPIO32INCFG_Enum;



typedef enum {
  GPIO_CFGF_GPIO47INTD_nCELOW = 0,
  GPIO_CFGF_GPIO47INTD_nCEHIGH = 1,
} GPIO_CFGF_GPIO47INTD_Enum;


typedef enum {
  GPIO_CFGF_GPIO47OUTCFG_DIS = 0,
  GPIO_CFGF_GPIO47OUTCFG_PUSHPULL = 1,
  GPIO_CFGF_GPIO47OUTCFG_OD = 2,
  GPIO_CFGF_GPIO47OUTCFG_TS = 3,
} GPIO_CFGF_GPIO47OUTCFG_Enum;


typedef enum {
  GPIO_CFGF_GPIO47INCFG_READ = 0,
  GPIO_CFGF_GPIO47INCFG_RDZERO = 1,
} GPIO_CFGF_GPIO47INCFG_Enum;


typedef enum {
  GPIO_CFGF_GPIO46INTD_nCELOW = 0,
  GPIO_CFGF_GPIO46INTD_nCEHIGH = 1,
} GPIO_CFGF_GPIO46INTD_Enum;


typedef enum {
  GPIO_CFGF_GPIO46OUTCFG_DIS = 0,
  GPIO_CFGF_GPIO46OUTCFG_PUSHPULL = 1,
  GPIO_CFGF_GPIO46OUTCFG_OD = 2,
  GPIO_CFGF_GPIO46OUTCFG_TS = 3,
} GPIO_CFGF_GPIO46OUTCFG_Enum;


typedef enum {
  GPIO_CFGF_GPIO46INCFG_READ = 0,
  GPIO_CFGF_GPIO46INCFG_RDZERO = 1,
} GPIO_CFGF_GPIO46INCFG_Enum;


typedef enum {
  GPIO_CFGF_GPIO45INTD_nCELOW = 0,
  GPIO_CFGF_GPIO45INTD_nCEHIGH = 1,
} GPIO_CFGF_GPIO45INTD_Enum;


typedef enum {
  GPIO_CFGF_GPIO45OUTCFG_DIS = 0,
  GPIO_CFGF_GPIO45OUTCFG_PUSHPULL = 1,
  GPIO_CFGF_GPIO45OUTCFG_OD = 2,
  GPIO_CFGF_GPIO45OUTCFG_TS = 3,
} GPIO_CFGF_GPIO45OUTCFG_Enum;


typedef enum {
  GPIO_CFGF_GPIO45INCFG_READ = 0,
  GPIO_CFGF_GPIO45INCFG_RDZERO = 1,
} GPIO_CFGF_GPIO45INCFG_Enum;


typedef enum {
  GPIO_CFGF_GPIO44INTD_nCELOW = 0,
  GPIO_CFGF_GPIO44INTD_nCEHIGH = 1,
} GPIO_CFGF_GPIO44INTD_Enum;


typedef enum {
  GPIO_CFGF_GPIO44OUTCFG_DIS = 0,
  GPIO_CFGF_GPIO44OUTCFG_PUSHPULL = 1,
  GPIO_CFGF_GPIO44OUTCFG_OD = 2,
  GPIO_CFGF_GPIO44OUTCFG_TS = 3,
} GPIO_CFGF_GPIO44OUTCFG_Enum;


typedef enum {
  GPIO_CFGF_GPIO44INCFG_READ = 0,
  GPIO_CFGF_GPIO44INCFG_RDZERO = 1,
} GPIO_CFGF_GPIO44INCFG_Enum;


typedef enum {
  GPIO_CFGF_GPIO43INTD_nCELOW = 0,
  GPIO_CFGF_GPIO43INTD_nCEHIGH = 1,
} GPIO_CFGF_GPIO43INTD_Enum;


typedef enum {
  GPIO_CFGF_GPIO43OUTCFG_DIS = 0,
  GPIO_CFGF_GPIO43OUTCFG_PUSHPULL = 1,
  GPIO_CFGF_GPIO43OUTCFG_OD = 2,
  GPIO_CFGF_GPIO43OUTCFG_TS = 3,
} GPIO_CFGF_GPIO43OUTCFG_Enum;


typedef enum {
  GPIO_CFGF_GPIO43INCFG_READ = 0,
  GPIO_CFGF_GPIO43INCFG_RDZERO = 1,
} GPIO_CFGF_GPIO43INCFG_Enum;


typedef enum {
  GPIO_CFGF_GPIO42INTD_nCELOW = 0,
  GPIO_CFGF_GPIO42INTD_nCEHIGH = 1,
} GPIO_CFGF_GPIO42INTD_Enum;


typedef enum {
  GPIO_CFGF_GPIO42OUTCFG_DIS = 0,
  GPIO_CFGF_GPIO42OUTCFG_PUSHPULL = 1,
  GPIO_CFGF_GPIO42OUTCFG_OD = 2,
  GPIO_CFGF_GPIO42OUTCFG_TS = 3,
} GPIO_CFGF_GPIO42OUTCFG_Enum;


typedef enum {
  GPIO_CFGF_GPIO42INCFG_READ = 0,
  GPIO_CFGF_GPIO42INCFG_RDZERO = 1,
} GPIO_CFGF_GPIO42INCFG_Enum;


typedef enum {
  GPIO_CFGF_GPIO41INTD_nCELOW = 0,
  GPIO_CFGF_GPIO41INTD_nCEHIGH = 1,
} GPIO_CFGF_GPIO41INTD_Enum;


typedef enum {
  GPIO_CFGF_GPIO41OUTCFG_DIS = 0,
  GPIO_CFGF_GPIO41OUTCFG_PUSHPULL = 1,
  GPIO_CFGF_GPIO41OUTCFG_OD = 2,
  GPIO_CFGF_GPIO41OUTCFG_TS = 3,
} GPIO_CFGF_GPIO41OUTCFG_Enum;


typedef enum {
  GPIO_CFGF_GPIO41INCFG_READ = 0,
  GPIO_CFGF_GPIO41INCFG_RDZERO = 1,
} GPIO_CFGF_GPIO41INCFG_Enum;


typedef enum {
  GPIO_CFGF_GPIO40INTD_INTDIS = 0,
  GPIO_CFGF_GPIO40INTD_INTBOTH = 1,

} GPIO_CFGF_GPIO40INTD_Enum;


typedef enum {
  GPIO_CFGF_GPIO40OUTCFG_DIS = 0,
  GPIO_CFGF_GPIO40OUTCFG_PUSHPULL = 1,
  GPIO_CFGF_GPIO40OUTCFG_OD = 2,
  GPIO_CFGF_GPIO40OUTCFG_TS = 3,
} GPIO_CFGF_GPIO40OUTCFG_Enum;


typedef enum {
  GPIO_CFGF_GPIO40INCFG_READ = 0,
  GPIO_CFGF_GPIO40INCFG_RDZERO = 1,
} GPIO_CFGF_GPIO40INCFG_Enum;



typedef enum {
  GPIO_CFGG_GPIO49INTD_nCELOW = 0,
  GPIO_CFGG_GPIO49INTD_nCEHIGH = 1,
} GPIO_CFGG_GPIO49INTD_Enum;


typedef enum {
  GPIO_CFGG_GPIO49OUTCFG_DIS = 0,
  GPIO_CFGG_GPIO49OUTCFG_PUSHPULL = 1,
  GPIO_CFGG_GPIO49OUTCFG_OD = 2,
  GPIO_CFGG_GPIO49OUTCFG_TS = 3,
} GPIO_CFGG_GPIO49OUTCFG_Enum;


typedef enum {
  GPIO_CFGG_GPIO49INCFG_READ = 0,
  GPIO_CFGG_GPIO49INCFG_RDZERO = 1,
} GPIO_CFGG_GPIO49INCFG_Enum;


typedef enum {
  GPIO_CFGG_GPIO48INTD_nCELOW = 0,
  GPIO_CFGG_GPIO48INTD_nCEHIGH = 1,
} GPIO_CFGG_GPIO48INTD_Enum;


typedef enum {
  GPIO_CFGG_GPIO48OUTCFG_DIS = 0,
  GPIO_CFGG_GPIO48OUTCFG_PUSHPULL = 1,
  GPIO_CFGG_GPIO48OUTCFG_OD = 2,
  GPIO_CFGG_GPIO48OUTCFG_TS = 3,
} GPIO_CFGG_GPIO48OUTCFG_Enum;


typedef enum {
  GPIO_CFGG_GPIO48INCFG_READ = 0,
  GPIO_CFGG_GPIO48INCFG_RDZERO = 1,
} GPIO_CFGG_GPIO48INCFG_Enum;



typedef enum {
  GPIO_PADKEY_PADKEY_Key = 115,
} GPIO_PADKEY_PADKEY_Enum;
# 22311 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/CMSIS/AmbiqMicro/Include/apollo3.h"
typedef enum {
  GPIO_STMRCAP_STPOL3_CAPLH = 0,
  GPIO_STMRCAP_STPOL3_CAPHL = 1,
} GPIO_STMRCAP_STPOL3_Enum;


typedef enum {
  GPIO_STMRCAP_STPOL2_CAPLH = 0,
  GPIO_STMRCAP_STPOL2_CAPHL = 1,
} GPIO_STMRCAP_STPOL2_Enum;


typedef enum {
  GPIO_STMRCAP_STPOL1_CAPLH = 0,
  GPIO_STMRCAP_STPOL1_CAPHL = 1,
} GPIO_STMRCAP_STPOL1_Enum;


typedef enum {
  GPIO_STMRCAP_STPOL0_CAPLH = 0,
  GPIO_STMRCAP_STPOL0_CAPHL = 1,
} GPIO_STMRCAP_STPOL0_Enum;
# 22344 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/CMSIS/AmbiqMicro/Include/apollo3.h"
typedef enum {
  GPIO_ALTPADCFGA_PAD3_SR_SR_EN = 1,
} GPIO_ALTPADCFGA_PAD3_SR_Enum;


typedef enum {
  GPIO_ALTPADCFGA_PAD2_SR_SR_EN = 1,
} GPIO_ALTPADCFGA_PAD2_SR_Enum;


typedef enum {
  GPIO_ALTPADCFGA_PAD1_SR_SR_EN = 1,
} GPIO_ALTPADCFGA_PAD1_SR_Enum;


typedef enum {
  GPIO_ALTPADCFGA_PAD0_SR_SR_EN = 1,
} GPIO_ALTPADCFGA_PAD0_SR_Enum;



typedef enum {
  GPIO_ALTPADCFGB_PAD7_SR_SR_EN = 1,
} GPIO_ALTPADCFGB_PAD7_SR_Enum;


typedef enum {
  GPIO_ALTPADCFGB_PAD6_SR_SR_EN = 1,
} GPIO_ALTPADCFGB_PAD6_SR_Enum;


typedef enum {
  GPIO_ALTPADCFGB_PAD5_SR_SR_EN = 1,
} GPIO_ALTPADCFGB_PAD5_SR_Enum;


typedef enum {
  GPIO_ALTPADCFGB_PAD4_SR_SR_EN = 1,
} GPIO_ALTPADCFGB_PAD4_SR_Enum;



typedef enum {
  GPIO_ALTPADCFGC_PAD11_SR_SR_EN = 1,
} GPIO_ALTPADCFGC_PAD11_SR_Enum;


typedef enum {
  GPIO_ALTPADCFGC_PAD10_SR_SR_EN = 1,
} GPIO_ALTPADCFGC_PAD10_SR_Enum;


typedef enum {
  GPIO_ALTPADCFGC_PAD9_SR_SR_EN = 1,
} GPIO_ALTPADCFGC_PAD9_SR_Enum;


typedef enum {
  GPIO_ALTPADCFGC_PAD8_SR_SR_EN = 1,
} GPIO_ALTPADCFGC_PAD8_SR_Enum;



typedef enum {
  GPIO_ALTPADCFGD_PAD15_SR_SR_EN = 1,
} GPIO_ALTPADCFGD_PAD15_SR_Enum;


typedef enum {
  GPIO_ALTPADCFGD_PAD14_SR_SR_EN = 1,
} GPIO_ALTPADCFGD_PAD14_SR_Enum;


typedef enum {
  GPIO_ALTPADCFGD_PAD13_SR_SR_EN = 1,
} GPIO_ALTPADCFGD_PAD13_SR_Enum;


typedef enum {
  GPIO_ALTPADCFGD_PAD12_SR_SR_EN = 1,
} GPIO_ALTPADCFGD_PAD12_SR_Enum;



typedef enum {
  GPIO_ALTPADCFGE_PAD19_SR_SR_EN = 1,
} GPIO_ALTPADCFGE_PAD19_SR_Enum;


typedef enum {
  GPIO_ALTPADCFGE_PAD18_SR_SR_EN = 1,
} GPIO_ALTPADCFGE_PAD18_SR_Enum;


typedef enum {
  GPIO_ALTPADCFGE_PAD17_SR_SR_EN = 1,
} GPIO_ALTPADCFGE_PAD17_SR_Enum;


typedef enum {
  GPIO_ALTPADCFGE_PAD16_SR_SR_EN = 1,
} GPIO_ALTPADCFGE_PAD16_SR_Enum;



typedef enum {
  GPIO_ALTPADCFGF_PAD23_SR_SR_EN = 1,
} GPIO_ALTPADCFGF_PAD23_SR_Enum;


typedef enum {
  GPIO_ALTPADCFGF_PAD22_SR_SR_EN = 1,
} GPIO_ALTPADCFGF_PAD22_SR_Enum;


typedef enum {
  GPIO_ALTPADCFGF_PAD21_SR_SR_EN = 1,
} GPIO_ALTPADCFGF_PAD21_SR_Enum;


typedef enum {
  GPIO_ALTPADCFGF_PAD20_SR_SR_EN = 1,
} GPIO_ALTPADCFGF_PAD20_SR_Enum;



typedef enum {
  GPIO_ALTPADCFGG_PAD27_SR_SR_EN = 1,
} GPIO_ALTPADCFGG_PAD27_SR_Enum;


typedef enum {
  GPIO_ALTPADCFGG_PAD26_SR_SR_EN = 1,
} GPIO_ALTPADCFGG_PAD26_SR_Enum;


typedef enum {
  GPIO_ALTPADCFGG_PAD25_SR_SR_EN = 1,
} GPIO_ALTPADCFGG_PAD25_SR_Enum;


typedef enum {
  GPIO_ALTPADCFGG_PAD24_SR_SR_EN = 1,
} GPIO_ALTPADCFGG_PAD24_SR_Enum;



typedef enum {
  GPIO_ALTPADCFGH_PAD31_SR_SR_EN = 1,
} GPIO_ALTPADCFGH_PAD31_SR_Enum;


typedef enum {
  GPIO_ALTPADCFGH_PAD30_SR_SR_EN = 1,
} GPIO_ALTPADCFGH_PAD30_SR_Enum;


typedef enum {
  GPIO_ALTPADCFGH_PAD29_SR_SR_EN = 1,
} GPIO_ALTPADCFGH_PAD29_SR_Enum;


typedef enum {
  GPIO_ALTPADCFGH_PAD28_SR_SR_EN = 1,
} GPIO_ALTPADCFGH_PAD28_SR_Enum;



typedef enum {
  GPIO_ALTPADCFGI_PAD35_SR_SR_EN = 1,
} GPIO_ALTPADCFGI_PAD35_SR_Enum;


typedef enum {
  GPIO_ALTPADCFGI_PAD34_SR_SR_EN = 1,
} GPIO_ALTPADCFGI_PAD34_SR_Enum;


typedef enum {
  GPIO_ALTPADCFGI_PAD33_SR_SR_EN = 1,
} GPIO_ALTPADCFGI_PAD33_SR_Enum;


typedef enum {
  GPIO_ALTPADCFGI_PAD32_SR_SR_EN = 1,
} GPIO_ALTPADCFGI_PAD32_SR_Enum;



typedef enum {
  GPIO_ALTPADCFGJ_PAD39_SR_SR_EN = 1,
} GPIO_ALTPADCFGJ_PAD39_SR_Enum;


typedef enum {
  GPIO_ALTPADCFGJ_PAD38_SR_SR_EN = 1,
} GPIO_ALTPADCFGJ_PAD38_SR_Enum;


typedef enum {
  GPIO_ALTPADCFGJ_PAD37_SR_SR_EN = 1,
} GPIO_ALTPADCFGJ_PAD37_SR_Enum;


typedef enum {
  GPIO_ALTPADCFGJ_PAD36_SR_SR_EN = 1,
} GPIO_ALTPADCFGJ_PAD36_SR_Enum;



typedef enum {
  GPIO_ALTPADCFGK_PAD43_SR_SR_EN = 1,
} GPIO_ALTPADCFGK_PAD43_SR_Enum;


typedef enum {
  GPIO_ALTPADCFGK_PAD42_SR_SR_EN = 1,
} GPIO_ALTPADCFGK_PAD42_SR_Enum;


typedef enum {
  GPIO_ALTPADCFGK_PAD41_SR_SR_EN = 1,
} GPIO_ALTPADCFGK_PAD41_SR_Enum;


typedef enum {
  GPIO_ALTPADCFGK_PAD40_SR_SR_EN = 1,
} GPIO_ALTPADCFGK_PAD40_SR_Enum;



typedef enum {
  GPIO_ALTPADCFGL_PAD47_SR_SR_EN = 1,
} GPIO_ALTPADCFGL_PAD47_SR_Enum;


typedef enum {
  GPIO_ALTPADCFGL_PAD46_SR_SR_EN = 1,
} GPIO_ALTPADCFGL_PAD46_SR_Enum;


typedef enum {
  GPIO_ALTPADCFGL_PAD45_SR_SR_EN = 1,
} GPIO_ALTPADCFGL_PAD45_SR_Enum;


typedef enum {
  GPIO_ALTPADCFGL_PAD44_SR_SR_EN = 1,
} GPIO_ALTPADCFGL_PAD44_SR_Enum;



typedef enum {
  GPIO_ALTPADCFGM_PAD49_SR_SR_EN = 1,
} GPIO_ALTPADCFGM_PAD49_SR_Enum;


typedef enum {
  GPIO_ALTPADCFGM_PAD48_SR_SR_EN = 1,
} GPIO_ALTPADCFGM_PAD48_SR_Enum;




typedef enum {
  GPIO_CTENCFG_EN31_DIS = 1,
  GPIO_CTENCFG_EN31_EN = 0,
} GPIO_CTENCFG_EN31_Enum;


typedef enum {
  GPIO_CTENCFG_EN30_DIS = 1,
  GPIO_CTENCFG_EN30_EN = 0,
} GPIO_CTENCFG_EN30_Enum;


typedef enum {
  GPIO_CTENCFG_EN29_DIS = 1,
  GPIO_CTENCFG_EN29_EN = 0,
} GPIO_CTENCFG_EN29_Enum;


typedef enum {
  GPIO_CTENCFG_EN28_DIS = 1,
  GPIO_CTENCFG_EN28_EN = 0,
} GPIO_CTENCFG_EN28_Enum;


typedef enum {
  GPIO_CTENCFG_EN27_DIS = 1,
  GPIO_CTENCFG_EN27_EN = 0,
} GPIO_CTENCFG_EN27_Enum;


typedef enum {
  GPIO_CTENCFG_EN26_DIS = 1,
  GPIO_CTENCFG_EN26_EN = 0,
} GPIO_CTENCFG_EN26_Enum;


typedef enum {
  GPIO_CTENCFG_EN25_DIS = 1,
  GPIO_CTENCFG_EN25_EN = 0,
} GPIO_CTENCFG_EN25_Enum;


typedef enum {
  GPIO_CTENCFG_EN24_DIS = 1,
  GPIO_CTENCFG_EN24_EN = 0,
} GPIO_CTENCFG_EN24_Enum;


typedef enum {
  GPIO_CTENCFG_EN23_DIS = 1,
  GPIO_CTENCFG_EN23_EN = 0,
} GPIO_CTENCFG_EN23_Enum;


typedef enum {
  GPIO_CTENCFG_EN22_DIS = 1,
  GPIO_CTENCFG_EN22_EN = 0,
} GPIO_CTENCFG_EN22_Enum;


typedef enum {
  GPIO_CTENCFG_EN21_DIS = 1,
  GPIO_CTENCFG_EN21_EN = 0,
} GPIO_CTENCFG_EN21_Enum;


typedef enum {
  GPIO_CTENCFG_EN20_DIS = 1,
  GPIO_CTENCFG_EN20_EN = 0,
} GPIO_CTENCFG_EN20_Enum;


typedef enum {
  GPIO_CTENCFG_EN19_DIS = 1,
  GPIO_CTENCFG_EN19_EN = 0,
} GPIO_CTENCFG_EN19_Enum;


typedef enum {
  GPIO_CTENCFG_EN18_DIS = 1,
  GPIO_CTENCFG_EN18_EN = 0,
} GPIO_CTENCFG_EN18_Enum;


typedef enum {
  GPIO_CTENCFG_EN17_DIS = 1,
  GPIO_CTENCFG_EN17_EN = 0,
} GPIO_CTENCFG_EN17_Enum;


typedef enum {
  GPIO_CTENCFG_EN16_DIS = 1,
  GPIO_CTENCFG_EN16_EN = 0,
} GPIO_CTENCFG_EN16_Enum;


typedef enum {
  GPIO_CTENCFG_EN15_DIS = 1,
  GPIO_CTENCFG_EN15_EN = 0,
} GPIO_CTENCFG_EN15_Enum;


typedef enum {
  GPIO_CTENCFG_EN14_DIS = 1,
  GPIO_CTENCFG_EN14_EN = 0,
} GPIO_CTENCFG_EN14_Enum;


typedef enum {
  GPIO_CTENCFG_EN13_DIS = 1,
  GPIO_CTENCFG_EN13_EN = 0,
} GPIO_CTENCFG_EN13_Enum;


typedef enum {
  GPIO_CTENCFG_EN12_DIS = 1,
  GPIO_CTENCFG_EN12_EN = 0,
} GPIO_CTENCFG_EN12_Enum;


typedef enum {
  GPIO_CTENCFG_EN11_DIS = 1,
  GPIO_CTENCFG_EN11_EN = 0,
} GPIO_CTENCFG_EN11_Enum;


typedef enum {
  GPIO_CTENCFG_EN10_DIS = 1,
  GPIO_CTENCFG_EN10_EN = 0,
} GPIO_CTENCFG_EN10_Enum;


typedef enum {
  GPIO_CTENCFG_EN9_DIS = 0,
} GPIO_CTENCFG_EN9_Enum;


typedef enum {
  GPIO_CTENCFG_EN8_DIS = 1,
  GPIO_CTENCFG_EN8_EN = 0,
} GPIO_CTENCFG_EN8_Enum;


typedef enum {
  GPIO_CTENCFG_EN7_DIS = 1,
  GPIO_CTENCFG_EN7_EN = 0,
} GPIO_CTENCFG_EN7_Enum;


typedef enum {
  GPIO_CTENCFG_EN6_DIS = 1,
  GPIO_CTENCFG_EN6_EN = 0,
} GPIO_CTENCFG_EN6_Enum;


typedef enum {
  GPIO_CTENCFG_EN5_DIS = 1,
  GPIO_CTENCFG_EN5_EN = 0,
} GPIO_CTENCFG_EN5_Enum;


typedef enum {
  GPIO_CTENCFG_EN4_DIS = 1,
  GPIO_CTENCFG_EN4_EN = 0,
} GPIO_CTENCFG_EN4_Enum;


typedef enum {
  GPIO_CTENCFG_EN3_DIS = 1,
  GPIO_CTENCFG_EN3_EN = 0,
} GPIO_CTENCFG_EN3_Enum;


typedef enum {
  GPIO_CTENCFG_EN2_DIS = 1,
  GPIO_CTENCFG_EN2_EN = 0,
} GPIO_CTENCFG_EN2_Enum;


typedef enum {
  GPIO_CTENCFG_EN1_DIS = 1,
  GPIO_CTENCFG_EN1_EN = 0,
} GPIO_CTENCFG_EN1_Enum;


typedef enum {
  GPIO_CTENCFG_EN0_DIS = 1,
  GPIO_CTENCFG_EN0_EN = 0,
} GPIO_CTENCFG_EN0_Enum;
# 22825 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/CMSIS/AmbiqMicro/Include/apollo3.h"
typedef enum {
  IOM0_CLKCFG_DIVEN_DIS = 0,
  IOM0_CLKCFG_DIVEN_EN = 1,
} IOM0_CLKCFG_DIVEN_Enum;


typedef enum {
  IOM0_CLKCFG_DIV3_DIS = 0,
  IOM0_CLKCFG_DIV3_EN = 1,
} IOM0_CLKCFG_DIV3_Enum;


typedef enum {
  IOM0_CLKCFG_FSEL_MIN_PWR = 0,

  IOM0_CLKCFG_FSEL_HFRC = 1,
  IOM0_CLKCFG_FSEL_HFRC_DIV2 = 2,
  IOM0_CLKCFG_FSEL_HFRC_DIV4 = 3,
  IOM0_CLKCFG_FSEL_HFRC_DIV8 = 4,
  IOM0_CLKCFG_FSEL_HFRC_DIV16 = 5,
  IOM0_CLKCFG_FSEL_HFRC_DIV32 = 6,
  IOM0_CLKCFG_FSEL_HFRC_DIV64 = 7,
} IOM0_CLKCFG_FSEL_Enum;



typedef enum {
  IOM0_SUBMODCTRL_SMOD1TYPE_MSPI = 0,
  IOM0_SUBMODCTRL_SMOD1TYPE_I2C_MASTER = 1,
  IOM0_SUBMODCTRL_SMOD1TYPE_SSPI = 2,
  IOM0_SUBMODCTRL_SMOD1TYPE_SI2C = 3,
  IOM0_SUBMODCTRL_SMOD1TYPE_NA = 7,
} IOM0_SUBMODCTRL_SMOD1TYPE_Enum;


typedef enum {
  IOM0_SUBMODCTRL_SMOD0TYPE_SPI_MASTER = 0,
  IOM0_SUBMODCTRL_SMOD0TYPE_I2C_MASTER = 1,
  IOM0_SUBMODCTRL_SMOD0TYPE_SSPI = 2,
  IOM0_SUBMODCTRL_SMOD0TYPE_SI2C = 3,
  IOM0_SUBMODCTRL_SMOD0TYPE_NA = 7,
} IOM0_SUBMODCTRL_SMOD0TYPE_Enum;



typedef enum {
  IOM0_CMD_CMD_WRITE = 1,

  IOM0_CMD_CMD_READ = 2,

  IOM0_CMD_CMD_TMW = 3,


  IOM0_CMD_CMD_TMR = 4,


} IOM0_CMD_CMD_Enum;



typedef enum {
  IOM0_DCX_DCXEN_EN = 1,
  IOM0_DCX_DCXEN_DIS = 0,
} IOM0_DCX_DCXEN_Enum;




typedef enum {
  IOM0_CMDSTAT_CMDSTAT_ERR = 1,
  IOM0_CMDSTAT_CMDSTAT_ACTIVE = 2,
  IOM0_CMDSTAT_CMDSTAT_IDLE = 4,
  IOM0_CMDSTAT_CMDSTAT_WAIT = 6,
} IOM0_CMDSTAT_CMDSTAT_Enum;





typedef enum {
  IOM0_DMACFG_DPWROFF_DIS = 0,
  IOM0_DMACFG_DPWROFF_EN = 1,
} IOM0_DMACFG_DPWROFF_Enum;


typedef enum {
  IOM0_DMACFG_DMAPRI_LOW = 0,
  IOM0_DMACFG_DMAPRI_HIGH = 1,
} IOM0_DMACFG_DMAPRI_Enum;


typedef enum {
  IOM0_DMACFG_DMADIR_P2M = 0,


  IOM0_DMACFG_DMADIR_M2P = 1,

} IOM0_DMACFG_DMADIR_Enum;


typedef enum {
  IOM0_DMACFG_DMAEN_DIS = 0,
  IOM0_DMACFG_DMAEN_EN = 1,
} IOM0_DMACFG_DMAEN_Enum;






typedef enum {
  IOM0_CQCFG_CQPRI_LOW = 0,
  IOM0_CQCFG_CQPRI_HIGH = 1,
} IOM0_CQCFG_CQPRI_Enum;


typedef enum {
  IOM0_CQCFG_CQEN_DIS = 0,
  IOM0_CQCFG_CQEN_EN = 1,
} IOM0_CQCFG_CQEN_Enum;







typedef enum {
  IOM0_CQPAUSEEN_CQPEN_IDXEQ = 32768,

  IOM0_CQPAUSEEN_CQPEN_BLEXOREN = 16384,

  IOM0_CQPAUSEEN_CQPEN_IOMXOREN = 8192,

  IOM0_CQPAUSEEN_CQPEN_GPIOXOREN = 4096,

  IOM0_CQPAUSEEN_CQPEN_MSPI1XNOREN = 2048,

  IOM0_CQPAUSEEN_CQPEN_MSPI0XNOREN = 1024,

  IOM0_CQPAUSEEN_CQPEN_MSPI1XOREN = 512,

  IOM0_CQPAUSEEN_CQPEN_MSPI0XOREN = 256,

  IOM0_CQPAUSEEN_CQPEN_SWFLAGEN7 = 128,

  IOM0_CQPAUSEEN_CQPEN_SWFLAGEN6 = 64,

  IOM0_CQPAUSEEN_CQPEN_SWFLAGEN5 = 32,

  IOM0_CQPAUSEEN_CQPEN_SWFLAGEN4 = 16,

  IOM0_CQPAUSEEN_CQPEN_SWFLAGEN3 = 8,

  IOM0_CQPAUSEEN_CQPEN_SWFLAGEN2 = 4,

  IOM0_CQPAUSEEN_CQPEN_SWFLAGEN1 = 2,

  IOM0_CQPAUSEEN_CQPEN_SWFLAGEN0 = 1,

} IOM0_CQPAUSEEN_CQPEN_Enum;





typedef enum {
  IOM0_STATUS_IDLEST_IDLE = 1,
} IOM0_STATUS_IDLEST_Enum;


typedef enum {
  IOM0_STATUS_CMDACT_ACTIVE = 1,


} IOM0_STATUS_CMDACT_Enum;


typedef enum {
  IOM0_STATUS_ERR_ERROR = 1,
} IOM0_STATUS_ERR_Enum;



typedef enum {
  IOM0_MSPICFG_SPILSB_MSB = 0,
  IOM0_MSPICFG_SPILSB_LSB = 1,
} IOM0_MSPICFG_SPILSB_Enum;


typedef enum {
  IOM0_MSPICFG_RDFCPOL_HIGH = 0,
  IOM0_MSPICFG_RDFCPOL_LOW = 1,
} IOM0_MSPICFG_RDFCPOL_Enum;


typedef enum {
  IOM0_MSPICFG_WTFCPOL_HIGH = 0,


  IOM0_MSPICFG_WTFCPOL_LOW = 1,


} IOM0_MSPICFG_WTFCPOL_Enum;


typedef enum {
  IOM0_MSPICFG_WTFCIRQ_MISO = 0,
  IOM0_MSPICFG_WTFCIRQ_IRQ = 1,
} IOM0_MSPICFG_WTFCIRQ_Enum;


typedef enum {
  IOM0_MSPICFG_MOSIINV_NORMAL = 0,
  IOM0_MSPICFG_MOSIINV_INVERT = 1,
} IOM0_MSPICFG_MOSIINV_Enum;


typedef enum {
  IOM0_MSPICFG_RDFC_DIS = 0,
  IOM0_MSPICFG_RDFC_EN = 1,
} IOM0_MSPICFG_RDFC_Enum;


typedef enum {
  IOM0_MSPICFG_WTFC_DIS = 0,
  IOM0_MSPICFG_WTFC_EN = 1,
} IOM0_MSPICFG_WTFC_Enum;


typedef enum {
  IOM0_MSPICFG_SPHA_SAMPLE_LEADING_EDGE = 0,
  IOM0_MSPICFG_SPHA_SAMPLE_TRAILING_EDGE = 1,

} IOM0_MSPICFG_SPHA_Enum;


typedef enum {
  IOM0_MSPICFG_SPOL_CLK_BASE_0 = 0,
  IOM0_MSPICFG_SPOL_CLK_BASE_1 = 1,
} IOM0_MSPICFG_SPOL_Enum;



typedef enum {
  IOM0_MI2CCFG_ARBEN_ARBEN = 1,

  IOM0_MI2CCFG_ARBEN_ARBDIS = 0,

} IOM0_MI2CCFG_ARBEN_Enum;


typedef enum {
  IOM0_MI2CCFG_I2CLSB_MSBFIRST = 0,

  IOM0_MI2CCFG_I2CLSB_LSBFIRST = 1,

} IOM0_MI2CCFG_I2CLSB_Enum;


typedef enum {
  IOM0_MI2CCFG_ADDRSZ_ADDRSZ7 = 0,
  IOM0_MI2CCFG_ADDRSZ_ADDRSZ10 = 1,
} IOM0_MI2CCFG_ADDRSZ_Enum;
# 23106 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/CMSIS/AmbiqMicro/Include/apollo3.h"
typedef enum {
  IOSLAVE_CFG_IFCEN_DIS = 0,
  IOSLAVE_CFG_IFCEN_EN = 1,
} IOSLAVE_CFG_IFCEN_Enum;


typedef enum {
  IOSLAVE_CFG_STARTRD_LATE = 0,
  IOSLAVE_CFG_STARTRD_EARLY = 1,
} IOSLAVE_CFG_STARTRD_Enum;


typedef enum {
  IOSLAVE_CFG_LSB_MSB_FIRST = 0,

  IOSLAVE_CFG_LSB_LSB_FIRST = 1,

} IOSLAVE_CFG_LSB_Enum;


typedef enum {
  IOSLAVE_CFG_SPOL_SPI_MODES_0_3 = 0,
  IOSLAVE_CFG_SPOL_SPI_MODES_1_2 = 1,
} IOSLAVE_CFG_SPOL_Enum;


typedef enum {
  IOSLAVE_CFG_IFCSEL_I2C = 0,
  IOSLAVE_CFG_IFCSEL_SPI = 1,
} IOSLAVE_CFG_IFCSEL_Enum;
# 23156 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/CMSIS/AmbiqMicro/Include/apollo3.h"
typedef enum {
  MCUCTRL_CHIPPN_PARTNUM_APOLLO3P = 117440512,
  MCUCTRL_CHIPPN_PARTNUM_APOLLO3 = 100663296,
  MCUCTRL_CHIPPN_PARTNUM_APOLLO2 = 50331648,
  MCUCTRL_CHIPPN_PARTNUM_APOLLO = 16777216,
  MCUCTRL_CHIPPN_PARTNUM_PN_M = -16777216,
  MCUCTRL_CHIPPN_PARTNUM_PN_S = 24,
  MCUCTRL_CHIPPN_PARTNUM_FLASHSIZE_M = 15728640,

  MCUCTRL_CHIPPN_PARTNUM_FLASHSIZE_S = 20,
  MCUCTRL_CHIPPN_PARTNUM_SRAMSIZE_M = 983040,

  MCUCTRL_CHIPPN_PARTNUM_SRAMSIZE_S = 16,
  MCUCTRL_CHIPPN_PARTNUM_REV_M = 65280,


  MCUCTRL_CHIPPN_PARTNUM_REV_S = 8,
  MCUCTRL_CHIPPN_PARTNUM_PKG_M = 192,

  MCUCTRL_CHIPPN_PARTNUM_PKG_S = 6,
  MCUCTRL_CHIPPN_PARTNUM_PINS_M = 56,

  MCUCTRL_CHIPPN_PARTNUM_PINS_S = 3,
  MCUCTRL_CHIPPN_PARTNUM_TEMP_S = 1,
  MCUCTRL_CHIPPN_PARTNUM_QUAL_S = 0,
} MCUCTRL_CHIPPN_PARTNUM_Enum;



typedef enum {
  MCUCTRL_CHIPID0_CHIPID0_APOLLO3 = 0,
} MCUCTRL_CHIPID0_CHIPID0_Enum;



typedef enum {
  MCUCTRL_CHIPID1_CHIPID1_APOLLO3 = 0,
} MCUCTRL_CHIPID1_CHIPID1_Enum;



typedef enum {
  MCUCTRL_CHIPREV_REVMAJ_C = 3,
  MCUCTRL_CHIPREV_REVMAJ_B = 2,
  MCUCTRL_CHIPREV_REVMAJ_A = 1,
} MCUCTRL_CHIPREV_REVMAJ_Enum;


typedef enum {
  MCUCTRL_CHIPREV_REVMIN_REV1 = 2,
  MCUCTRL_CHIPREV_REVMIN_REV0 = 1,

} MCUCTRL_CHIPREV_REVMIN_Enum;



typedef enum {
  MCUCTRL_VENDORID_VENDORID_AMBIQ = 1095582289,
} MCUCTRL_VENDORID_VENDORID_Enum;




typedef enum {
  MCUCTRL_FEATUREENABLE_BURSTAVAIL_AVAIL = 1,
  MCUCTRL_FEATUREENABLE_BURSTAVAIL_NOTAVAIL = 0,
} MCUCTRL_FEATUREENABLE_BURSTAVAIL_Enum;


typedef enum {
  MCUCTRL_FEATUREENABLE_BURSTREQ_EN = 1,
  MCUCTRL_FEATUREENABLE_BURSTREQ_DIS = 0,
} MCUCTRL_FEATUREENABLE_BURSTREQ_Enum;


typedef enum {
  MCUCTRL_FEATUREENABLE_BLEAVAIL_AVAIL = 1,
  MCUCTRL_FEATUREENABLE_BLEAVAIL_NOTAVAIL = 0,
} MCUCTRL_FEATUREENABLE_BLEAVAIL_Enum;


typedef enum {
  MCUCTRL_FEATUREENABLE_BLEREQ_EN = 1,
  MCUCTRL_FEATUREENABLE_BLEREQ_DIS = 0,
} MCUCTRL_FEATUREENABLE_BLEREQ_Enum;






typedef enum {
  MCUCTRL_ADCCAL_ADCCALIBRATED_FALSE = 0,
  MCUCTRL_ADCCAL_ADCCALIBRATED_TRUE = 1,
} MCUCTRL_ADCCAL_ADCCALIBRATED_Enum;


typedef enum {
  MCUCTRL_ADCCAL_CALONPWRUP_DIS = 0,
  MCUCTRL_ADCCAL_CALONPWRUP_EN = 1,
} MCUCTRL_ADCCAL_CALONPWRUP_Enum;



typedef enum {
  MCUCTRL_ADCBATTLOAD_BATTLOAD_DIS = 0,
  MCUCTRL_ADCBATTLOAD_BATTLOAD_EN = 1,
} MCUCTRL_ADCBATTLOAD_BATTLOAD_Enum;





typedef enum {
  MCUCTRL_XTALCTRL_PWDBODXTAL_PWRUPBOD = 0,
  MCUCTRL_XTALCTRL_PWDBODXTAL_PWRDNBOD = 1,
} MCUCTRL_XTALCTRL_PWDBODXTAL_Enum;


typedef enum {
  MCUCTRL_XTALCTRL_PDNBCMPRXTAL_PWRUPCOMP = 1,
  MCUCTRL_XTALCTRL_PDNBCMPRXTAL_PWRDNCOMP = 0,
} MCUCTRL_XTALCTRL_PDNBCMPRXTAL_Enum;


typedef enum {
  MCUCTRL_XTALCTRL_PDNBCOREXTAL_PWRUPCORE = 1,
  MCUCTRL_XTALCTRL_PDNBCOREXTAL_PWRDNCORE = 0,
} MCUCTRL_XTALCTRL_PDNBCOREXTAL_Enum;


typedef enum {
  MCUCTRL_XTALCTRL_BYPCMPRXTAL_USECOMP = 0,
  MCUCTRL_XTALCTRL_BYPCMPRXTAL_BYPCOMP = 1,
} MCUCTRL_XTALCTRL_BYPCMPRXTAL_Enum;


typedef enum {
  MCUCTRL_XTALCTRL_FDBKDSBLXTAL_EN = 0,
  MCUCTRL_XTALCTRL_FDBKDSBLXTAL_DIS = 1,
} MCUCTRL_XTALCTRL_FDBKDSBLXTAL_Enum;


typedef enum {
  MCUCTRL_XTALCTRL_XTALSWE_OVERRIDE_DIS = 0,
  MCUCTRL_XTALCTRL_XTALSWE_OVERRIDE_EN = 1,
} MCUCTRL_XTALCTRL_XTALSWE_Enum;



typedef enum {
  MCUCTRL_XTALGENCTRL_ACWARMUP_SEC1 = 0,
  MCUCTRL_XTALGENCTRL_ACWARMUP_SEC2 = 1,
  MCUCTRL_XTALGENCTRL_ACWARMUP_SEC4 = 2,
  MCUCTRL_XTALGENCTRL_ACWARMUP_SEC8 = 3,
} MCUCTRL_XTALGENCTRL_ACWARMUP_Enum;




typedef enum {
  MCUCTRL_BOOTLOADER_SECBOOTONRST_DISABLED = 0,
  MCUCTRL_BOOTLOADER_SECBOOTONRST_ENABLED = 1,
  MCUCTRL_BOOTLOADER_SECBOOTONRST_ERROR = 2,
} MCUCTRL_BOOTLOADER_SECBOOTONRST_Enum;


typedef enum {
  MCUCTRL_BOOTLOADER_SECBOOT_DISABLED = 0,
  MCUCTRL_BOOTLOADER_SECBOOT_ENABLED = 1,
  MCUCTRL_BOOTLOADER_SECBOOT_ERROR = 2,
} MCUCTRL_BOOTLOADER_SECBOOT_Enum;


typedef enum {
  MCUCTRL_BOOTLOADER_SECBOOTFEATURE_DISABLED = 0,
  MCUCTRL_BOOTLOADER_SECBOOTFEATURE_ENABLED = 1,
  MCUCTRL_BOOTLOADER_SECBOOTFEATURE_ERROR = 2,
} MCUCTRL_BOOTLOADER_SECBOOTFEATURE_Enum;


typedef enum {
  MCUCTRL_BOOTLOADER_PROTLOCK_LOCK = 1,
} MCUCTRL_BOOTLOADER_PROTLOCK_Enum;


typedef enum {
  MCUCTRL_BOOTLOADER_SBLOCK_LOCK = 1,
} MCUCTRL_BOOTLOADER_SBLOCK_Enum;


typedef enum {
  MCUCTRL_BOOTLOADER_BOOTLOADERLOW_ADDR0 = 1,
} MCUCTRL_BOOTLOADER_BOOTLOADERLOW_Enum;



typedef enum {
  MCUCTRL_SHADOWVALID_INFO0_VALID_VALID = 1,
} MCUCTRL_SHADOWVALID_INFO0_VALID_Enum;


typedef enum {
  MCUCTRL_SHADOWVALID_BLDSLEEP_DEEPSLEEP = 1,

} MCUCTRL_SHADOWVALID_BLDSLEEP_Enum;


typedef enum {
  MCUCTRL_SHADOWVALID_VALID_VALID = 1,
} MCUCTRL_SHADOWVALID_VALID_Enum;
# 23375 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/CMSIS/AmbiqMicro/Include/apollo3.h"
typedef enum {
  MCUCTRL_FAULTSTATUS_SYSFAULT_NOFAULT = 0,
  MCUCTRL_FAULTSTATUS_SYSFAULT_FAULT = 1,
} MCUCTRL_FAULTSTATUS_SYSFAULT_Enum;


typedef enum {
  MCUCTRL_FAULTSTATUS_DCODEFAULT_NOFAULT = 0,
  MCUCTRL_FAULTSTATUS_DCODEFAULT_FAULT = 1,
} MCUCTRL_FAULTSTATUS_DCODEFAULT_Enum;


typedef enum {
  MCUCTRL_FAULTSTATUS_ICODEFAULT_NOFAULT = 0,
  MCUCTRL_FAULTSTATUS_ICODEFAULT_FAULT = 1,
} MCUCTRL_FAULTSTATUS_ICODEFAULT_Enum;



typedef enum {
  MCUCTRL_FAULTCAPTUREEN_FAULTCAPTUREEN_DIS = 0,
  MCUCTRL_FAULTCAPTUREEN_FAULTCAPTUREEN_EN = 1,
} MCUCTRL_FAULTCAPTUREEN_FAULTCAPTUREEN_Enum;





typedef enum {
  MCUCTRL_PMUENABLE_ENABLE_DIS = 0,
  MCUCTRL_PMUENABLE_ENABLE_EN = 1,
} MCUCTRL_PMUENABLE_ENABLE_Enum;



typedef enum {
  MCUCTRL_TPIUCTRL_CLKSEL_LOWPWR = 0,
  MCUCTRL_TPIUCTRL_CLKSEL_HFRCDIV2 = 1,
  MCUCTRL_TPIUCTRL_CLKSEL_HFRCDIV8 = 2,
  MCUCTRL_TPIUCTRL_CLKSEL_HFRCDIV16 = 3,
  MCUCTRL_TPIUCTRL_CLKSEL_HFRCDIV32 = 4,
} MCUCTRL_TPIUCTRL_CLKSEL_Enum;


typedef enum {
  MCUCTRL_TPIUCTRL_ENABLE_DIS = 0,
  MCUCTRL_TPIUCTRL_ENABLE_EN = 1,
} MCUCTRL_TPIUCTRL_ENABLE_Enum;




typedef enum {
  MCUCTRL_APBDMACTRL_DECODEABORT_DISABLE = 0,

  MCUCTRL_APBDMACTRL_DECODEABORT_ENABLE = 1,

} MCUCTRL_APBDMACTRL_DECODEABORT_Enum;


typedef enum {
  MCUCTRL_APBDMACTRL_DMA_ENABLE_DISABLE = 0,
  MCUCTRL_APBDMACTRL_DMA_ENABLE_ENABLE = 1,
} MCUCTRL_APBDMACTRL_DMA_ENABLE_Enum;




typedef enum {
  MCUCTRL_KEXTCLKSEL_KEXTCLKSEL_Key = 83,
} MCUCTRL_KEXTCLKSEL_KEXTCLKSEL_Enum;
# 23469 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/CMSIS/AmbiqMicro/Include/apollo3.h"
typedef enum {
  MSPI_CFG_CPOL_LOW = 0,
  MSPI_CFG_CPOL_HIGH = 1,
} MSPI_CFG_CPOL_Enum;


typedef enum {
  MSPI_CFG_CPHA_MIDDLE = 0,
  MSPI_CFG_CPHA_START = 1,
} MSPI_CFG_CPHA_Enum;


typedef enum {
  MSPI_CFG_ASIZE_A1 = 0,
  MSPI_CFG_ASIZE_A2 = 1,
  MSPI_CFG_ASIZE_A3 = 2,
  MSPI_CFG_ASIZE_A4 = 3,
} MSPI_CFG_ASIZE_Enum;


typedef enum {
  MSPI_CFG_DEVCFG_SERIAL0 = 1,
  MSPI_CFG_DEVCFG_SERIAL1 = 2,
  MSPI_CFG_DEVCFG_DUAL0 = 5,
  MSPI_CFG_DEVCFG_DUAL1 = 6,
  MSPI_CFG_DEVCFG_QUAD0 = 9,
  MSPI_CFG_DEVCFG_QUAD1 = 10,
  MSPI_CFG_DEVCFG_OCTAL0 = 13,
  MSPI_CFG_DEVCFG_OCTAL1 = 14,
  MSPI_CFG_DEVCFG_QUADPAIRED = 15,
  MSPI_CFG_DEVCFG_QUADPAIRED_SERIAL = 3,

} MSPI_CFG_DEVCFG_Enum;
# 23512 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/CMSIS/AmbiqMicro/Include/apollo3.h"
typedef enum {
  MSPI_MSPICFG_CLKDIV_CLK48 = 1,
  MSPI_MSPICFG_CLKDIV_CLK24 = 2,
  MSPI_MSPICFG_CLKDIV_CLK12 = 4,
  MSPI_MSPICFG_CLKDIV_CLK6 = 8,
  MSPI_MSPICFG_CLKDIV_CLK3 = 16,
  MSPI_MSPICFG_CLKDIV_CLK1_5 = 32,
} MSPI_MSPICFG_CLKDIV_Enum;


typedef enum {
  MSPI_MSPICFG_IOMSEL_IOM0 = 0,
  MSPI_MSPICFG_IOMSEL_IOM1 = 1,
  MSPI_MSPICFG_IOMSEL_IOM2 = 2,
  MSPI_MSPICFG_IOMSEL_IOM3 = 3,
  MSPI_MSPICFG_IOMSEL_IOM4 = 4,
  MSPI_MSPICFG_IOMSEL_IOM5 = 5,
  MSPI_MSPICFG_IOMSEL_DISABLED = 7,
} MSPI_MSPICFG_IOMSEL_Enum;


typedef enum {
  MSPI_MSPICFG_TXNEG_NORMAL = 0,
  MSPI_MSPICFG_TXNEG_NEGEDGE = 1,
} MSPI_MSPICFG_TXNEG_Enum;


typedef enum {
  MSPI_MSPICFG_RXNEG_NORMAL = 0,
  MSPI_MSPICFG_RXNEG_NEGEDGE = 1,
} MSPI_MSPICFG_RXNEG_Enum;


typedef enum {
  MSPI_MSPICFG_RXCAP_NORMAL = 0,
  MSPI_MSPICFG_RXCAP_DELAY = 1,

} MSPI_MSPICFG_RXCAP_Enum;


typedef enum {
  MSPI_MSPICFG_APBCLK_DIS = 0,
  MSPI_MSPICFG_APBCLK_EN = 1,
} MSPI_MSPICFG_APBCLK_Enum;




typedef enum {
  MSPI_PADOUTEN_OUTEN_QUAD0 = 271,
  MSPI_PADOUTEN_OUTEN_QUAD1 = 496,
  MSPI_PADOUTEN_OUTEN_OCTAL = 511,
  MSPI_PADOUTEN_OUTEN_SERIAL0 = 259,
  MSPI_PADOUTEN_OUTEN_SERIAL1 = 304,
} MSPI_PADOUTEN_OUTEN_Enum;



typedef enum {
  MSPI_FLASH_XIPMIXED_NORMAL = 0,

  MSPI_FLASH_XIPMIXED_D2 = 1,
  MSPI_FLASH_XIPMIXED_AD2 = 3,
  MSPI_FLASH_XIPMIXED_D4 = 5,
  MSPI_FLASH_XIPMIXED_AD4 = 7,
} MSPI_FLASH_XIPMIXED_Enum;


typedef enum {
  MSPI_FLASH_XIPACK_NOACK = 0,

  MSPI_FLASH_XIPACK_ACK = 2,

  MSPI_FLASH_XIPACK_TERMINATE = 3,


} MSPI_FLASH_XIPACK_Enum;
# 23597 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/CMSIS/AmbiqMicro/Include/apollo3.h"
typedef enum {
  MSPI_DMACFG_DMAPRI_LOW = 0,
  MSPI_DMACFG_DMAPRI_HIGH = 1,
  MSPI_DMACFG_DMAPRI_AUTO = 2,

} MSPI_DMACFG_DMAPRI_Enum;


typedef enum {
  MSPI_DMACFG_DMADIR_P2M = 0,
  MSPI_DMACFG_DMADIR_M2P = 1,
} MSPI_DMACFG_DMADIR_Enum;


typedef enum {
  MSPI_DMACFG_DMAEN_DIS = 0,
  MSPI_DMACFG_DMAEN_EN = 3,


} MSPI_DMACFG_DMAEN_Enum;
# 23626 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/CMSIS/AmbiqMicro/Include/apollo3.h"
typedef enum {
  MSPI_CQCFG_CQPRI_LOW = 0,
  MSPI_CQCFG_CQPRI_HIGH = 1,
} MSPI_CQCFG_CQPRI_Enum;


typedef enum {
  MSPI_CQCFG_CQEN_DIS = 0,
  MSPI_CQCFG_CQEN_EN = 1,
} MSPI_CQCFG_CQEN_Enum;





typedef enum {
  MSPI_CQFLAGS_CQFLAGS_STOP = 32768,
  MSPI_CQFLAGS_CQFLAGS_CQIDX = 16384,
  MSPI_CQFLAGS_CQFLAGS_DMACPL = 2048,
  MSPI_CQFLAGS_CQFLAGS_CMDCPL = 1024,
  MSPI_CQFLAGS_CQFLAGS_IOM1READY = 512,



  MSPI_CQFLAGS_CQFLAGS_IOM0READY = 256,



  MSPI_CQFLAGS_CQFLAGS_SWFLAG7 = 128,

  MSPI_CQFLAGS_CQFLAGS_SWFLAG6 = 64,

  MSPI_CQFLAGS_CQFLAGS_SWFLAG5 = 32,

  MSPI_CQFLAGS_CQFLAGS_SWFLAG4 = 16,

  MSPI_CQFLAGS_CQFLAGS_SWFLAG3 = 8,

  MSPI_CQFLAGS_CQFLAGS_SWFLAG2 = 4,

  MSPI_CQFLAGS_CQFLAGS_SWFLAG1 = 2,

  MSPI_CQFLAGS_CQFLAGS_SWFLAG0 = 1,

} MSPI_CQFLAGS_CQFLAGS_Enum;




typedef enum {
  MSPI_CQPAUSE_CQMASK_STOP = 32768,
  MSPI_CQPAUSE_CQMASK_CQIDX = 16384,
  MSPI_CQPAUSE_CQMASK_DMACPL = 2048,
  MSPI_CQPAUSE_CQMASK_CMDCPL = 1024,
  MSPI_CQPAUSE_CQMASK_IOM1READY = 512,



  MSPI_CQPAUSE_CQMASK_IOM0READY = 256,



  MSPI_CQPAUSE_CQMASK_SWFLAG7 = 128,

  MSPI_CQPAUSE_CQMASK_SWFLAG6 = 64,

  MSPI_CQPAUSE_CQMASK_SWFLAG5 = 32,

  MSPI_CQPAUSE_CQMASK_SWFLAG4 = 16,

  MSPI_CQPAUSE_CQMASK_SWFLAG3 = 8,

  MSPI_CQPAUSE_CQMASK_SWFLAG2 = 4,

  MSPI_CQPAUSE_CQMASK_SWFLAG1 = 2,

  MSPI_CQPAUSE_CQMASK_SWFLAG0 = 1,

} MSPI_CQPAUSE_CQMASK_Enum;
# 23716 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/CMSIS/AmbiqMicro/Include/apollo3.h"
typedef enum {
  PDM_PCFG_LRSWAP_EN = 1,
  PDM_PCFG_LRSWAP_NOSWAP = 0,
} PDM_PCFG_LRSWAP_Enum;


typedef enum {
  PDM_PCFG_PGARIGHT_P405DB = 31,
  PDM_PCFG_PGARIGHT_P390DB = 30,
  PDM_PCFG_PGARIGHT_P375DB = 29,
  PDM_PCFG_PGARIGHT_P360DB = 28,
  PDM_PCFG_PGARIGHT_P345DB = 27,
  PDM_PCFG_PGARIGHT_P330DB = 26,
  PDM_PCFG_PGARIGHT_P315DB = 25,
  PDM_PCFG_PGARIGHT_P300DB = 24,
  PDM_PCFG_PGARIGHT_P285DB = 23,
  PDM_PCFG_PGARIGHT_P270DB = 22,
  PDM_PCFG_PGARIGHT_P255DB = 21,
  PDM_PCFG_PGARIGHT_P240DB = 20,
  PDM_PCFG_PGARIGHT_P225DB = 19,
  PDM_PCFG_PGARIGHT_P210DB = 18,
  PDM_PCFG_PGARIGHT_P195DB = 17,
  PDM_PCFG_PGARIGHT_P180DB = 16,
  PDM_PCFG_PGARIGHT_P165DB = 15,
  PDM_PCFG_PGARIGHT_P150DB = 14,
  PDM_PCFG_PGARIGHT_P135DB = 13,
  PDM_PCFG_PGARIGHT_P120DB = 12,
  PDM_PCFG_PGARIGHT_P105DB = 11,
  PDM_PCFG_PGARIGHT_P90DB = 10,
  PDM_PCFG_PGARIGHT_P75DB = 9,
  PDM_PCFG_PGARIGHT_P60DB = 8,
  PDM_PCFG_PGARIGHT_P45DB = 7,
  PDM_PCFG_PGARIGHT_P30DB = 6,
  PDM_PCFG_PGARIGHT_P15DB = 5,
  PDM_PCFG_PGARIGHT_0DB = 4,
  PDM_PCFG_PGARIGHT_M15DB = 3,
  PDM_PCFG_PGARIGHT_M300DB = 2,
  PDM_PCFG_PGARIGHT_M45DB = 1,
  PDM_PCFG_PGARIGHT_M60DB = 0,
} PDM_PCFG_PGARIGHT_Enum;


typedef enum {
  PDM_PCFG_PGALEFT_P405DB = 31,
  PDM_PCFG_PGALEFT_P390DB = 30,
  PDM_PCFG_PGALEFT_P375DB = 29,
  PDM_PCFG_PGALEFT_P360DB = 28,
  PDM_PCFG_PGALEFT_P345DB = 27,
  PDM_PCFG_PGALEFT_P330DB = 26,
  PDM_PCFG_PGALEFT_P315DB = 25,
  PDM_PCFG_PGALEFT_P300DB = 24,
  PDM_PCFG_PGALEFT_P285DB = 23,
  PDM_PCFG_PGALEFT_P270DB = 22,
  PDM_PCFG_PGALEFT_P255DB = 21,
  PDM_PCFG_PGALEFT_P240DB = 20,
  PDM_PCFG_PGALEFT_P225DB = 19,
  PDM_PCFG_PGALEFT_P210DB = 18,
  PDM_PCFG_PGALEFT_P195DB = 17,
  PDM_PCFG_PGALEFT_P180DB = 16,
  PDM_PCFG_PGALEFT_P165DB = 15,
  PDM_PCFG_PGALEFT_P150DB = 14,
  PDM_PCFG_PGALEFT_P135DB = 13,
  PDM_PCFG_PGALEFT_P120DB = 12,
  PDM_PCFG_PGALEFT_P105DB = 11,
  PDM_PCFG_PGALEFT_P90DB = 10,
  PDM_PCFG_PGALEFT_P75DB = 9,
  PDM_PCFG_PGALEFT_P60DB = 8,
  PDM_PCFG_PGALEFT_P45DB = 7,
  PDM_PCFG_PGALEFT_P30DB = 6,
  PDM_PCFG_PGALEFT_P15DB = 5,
  PDM_PCFG_PGALEFT_0DB = 4,
  PDM_PCFG_PGALEFT_M15DB = 3,
  PDM_PCFG_PGALEFT_M300DB = 2,
  PDM_PCFG_PGALEFT_M45DB = 1,
  PDM_PCFG_PGALEFT_M60DB = 0,
} PDM_PCFG_PGALEFT_Enum;


typedef enum {
  PDM_PCFG_MCLKDIV_MCKDIV4 = 3,
  PDM_PCFG_MCLKDIV_MCKDIV3 = 2,
  PDM_PCFG_MCLKDIV_MCKDIV2 = 1,
  PDM_PCFG_MCLKDIV_MCKDIV1 = 0,
} PDM_PCFG_MCLKDIV_Enum;


typedef enum {
  PDM_PCFG_ADCHPD_EN = 0,
  PDM_PCFG_ADCHPD_DIS = 1,
} PDM_PCFG_ADCHPD_Enum;


typedef enum {
  PDM_PCFG_SOFTMUTE_EN = 1,
  PDM_PCFG_SOFTMUTE_DIS = 0,
} PDM_PCFG_SOFTMUTE_Enum;


typedef enum {
  PDM_PCFG_PDMCOREEN_EN = 1,
  PDM_PCFG_PDMCOREEN_DIS = 0,
} PDM_PCFG_PDMCOREEN_Enum;



typedef enum {
  PDM_VCFG_IOCLKEN_DIS = 0,
  PDM_VCFG_IOCLKEN_EN = 1,
} PDM_VCFG_IOCLKEN_Enum;


typedef enum {
  PDM_VCFG_RSTB_RESET = 0,
  PDM_VCFG_RSTB_NORM = 1,
} PDM_VCFG_RSTB_Enum;


typedef enum {
  PDM_VCFG_PDMCLKSEL_DISABLE = 0,
  PDM_VCFG_PDMCLKSEL_12MHz = 1,
  PDM_VCFG_PDMCLKSEL_6MHz = 2,
  PDM_VCFG_PDMCLKSEL_3MHz = 3,
  PDM_VCFG_PDMCLKSEL_1_5MHz = 4,
  PDM_VCFG_PDMCLKSEL_750KHz = 5,
  PDM_VCFG_PDMCLKSEL_375KHz = 6,
  PDM_VCFG_PDMCLKSEL_187KHz = 7,
} PDM_VCFG_PDMCLKSEL_Enum;


typedef enum {
  PDM_VCFG_PDMCLKEN_DIS = 0,
  PDM_VCFG_PDMCLKEN_EN = 1,
} PDM_VCFG_PDMCLKEN_Enum;


typedef enum {
  PDM_VCFG_I2SEN_DIS = 0,
  PDM_VCFG_I2SEN_EN = 1,
} PDM_VCFG_I2SEN_Enum;


typedef enum {
  PDM_VCFG_BCLKINV_INV = 0,
  PDM_VCFG_BCLKINV_NORM = 1,
} PDM_VCFG_BCLKINV_Enum;


typedef enum {
  PDM_VCFG_DMICKDEL_0CYC = 0,
  PDM_VCFG_DMICKDEL_1CYC = 1,
} PDM_VCFG_DMICKDEL_Enum;


typedef enum {
  PDM_VCFG_SELAP_I2S = 1,
  PDM_VCFG_SELAP_INTERNAL = 0,
} PDM_VCFG_SELAP_Enum;


typedef enum {
  PDM_VCFG_PCMPACK_DIS = 0,
  PDM_VCFG_PCMPACK_EN = 1,
} PDM_VCFG_PCMPACK_Enum;


typedef enum {
  PDM_VCFG_CHSET_DIS = 0,
  PDM_VCFG_CHSET_LEFT = 1,
  PDM_VCFG_CHSET_RIGHT = 2,
  PDM_VCFG_CHSET_STEREO = 3,
} PDM_VCFG_CHSET_Enum;
# 23900 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/CMSIS/AmbiqMicro/Include/apollo3.h"
typedef enum {
  PDM_DMACFG_DMAPRI_LOW = 0,
  PDM_DMACFG_DMAPRI_HIGH = 1,
} PDM_DMACFG_DMAPRI_Enum;


typedef enum {
  PDM_DMACFG_DMADIR_P2M = 0,

  PDM_DMACFG_DMADIR_M2P = 1,

} PDM_DMACFG_DMADIR_Enum;


typedef enum {
  PDM_DMACFG_DMAEN_DIS = 0,
  PDM_DMACFG_DMAEN_EN = 1,
} PDM_DMACFG_DMAEN_Enum;
# 23930 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/CMSIS/AmbiqMicro/Include/apollo3.h"
typedef enum {
  PWRCTRL_SUPPLYSRC_BLEBUCKEN_EN = 1,
  PWRCTRL_SUPPLYSRC_BLEBUCKEN_DIS = 0,
} PWRCTRL_SUPPLYSRC_BLEBUCKEN_Enum;



typedef enum {
  PWRCTRL_SUPPLYSTATUS_BLEBUCKON_LDO = 0,

  PWRCTRL_SUPPLYSTATUS_BLEBUCKON_BUCK = 1,

} PWRCTRL_SUPPLYSTATUS_BLEBUCKON_Enum;


typedef enum {
  PWRCTRL_SUPPLYSTATUS_SIMOBUCKON_OFF = 0,
  PWRCTRL_SUPPLYSTATUS_SIMOBUCKON_ON = 1,
} PWRCTRL_SUPPLYSTATUS_SIMOBUCKON_Enum;



typedef enum {
  PWRCTRL_DEVPWREN_PWRBLEL_EN = 1,
  PWRCTRL_DEVPWREN_PWRBLEL_DIS = 0,
} PWRCTRL_DEVPWREN_PWRBLEL_Enum;


typedef enum {
  PWRCTRL_DEVPWREN_PWRPDM_EN = 1,
  PWRCTRL_DEVPWREN_PWRPDM_DIS = 0,
} PWRCTRL_DEVPWREN_PWRPDM_Enum;


typedef enum {
  PWRCTRL_DEVPWREN_PWRMSPI_EN = 1,
  PWRCTRL_DEVPWREN_PWRMSPI_DIS = 0,
} PWRCTRL_DEVPWREN_PWRMSPI_Enum;


typedef enum {
  PWRCTRL_DEVPWREN_PWRSCARD_EN = 1,
  PWRCTRL_DEVPWREN_PWRSCARD_DIS = 0,
} PWRCTRL_DEVPWREN_PWRSCARD_Enum;


typedef enum {
  PWRCTRL_DEVPWREN_PWRADC_EN = 1,
  PWRCTRL_DEVPWREN_PWRADC_DIS = 0,
} PWRCTRL_DEVPWREN_PWRADC_Enum;


typedef enum {
  PWRCTRL_DEVPWREN_PWRUART1_EN = 1,
  PWRCTRL_DEVPWREN_PWRUART1_DIS = 0,
} PWRCTRL_DEVPWREN_PWRUART1_Enum;


typedef enum {
  PWRCTRL_DEVPWREN_PWRUART0_EN = 1,
  PWRCTRL_DEVPWREN_PWRUART0_DIS = 0,
} PWRCTRL_DEVPWREN_PWRUART0_Enum;


typedef enum {
  PWRCTRL_DEVPWREN_PWRIOM5_EN = 1,
  PWRCTRL_DEVPWREN_PWRIOM5_DIS = 0,
} PWRCTRL_DEVPWREN_PWRIOM5_Enum;


typedef enum {
  PWRCTRL_DEVPWREN_PWRIOM4_EN = 1,
  PWRCTRL_DEVPWREN_PWRIOM4_DIS = 0,
} PWRCTRL_DEVPWREN_PWRIOM4_Enum;


typedef enum {
  PWRCTRL_DEVPWREN_PWRIOM3_EN = 1,
  PWRCTRL_DEVPWREN_PWRIOM3_DIS = 0,
} PWRCTRL_DEVPWREN_PWRIOM3_Enum;


typedef enum {
  PWRCTRL_DEVPWREN_PWRIOM2_EN = 1,
  PWRCTRL_DEVPWREN_PWRIOM2_DIS = 0,
} PWRCTRL_DEVPWREN_PWRIOM2_Enum;


typedef enum {
  PWRCTRL_DEVPWREN_PWRIOM1_EN = 1,
  PWRCTRL_DEVPWREN_PWRIOM1_DIS = 0,
} PWRCTRL_DEVPWREN_PWRIOM1_Enum;


typedef enum {
  PWRCTRL_DEVPWREN_PWRIOM0_EN = 1,
  PWRCTRL_DEVPWREN_PWRIOM0_DIS = 0,
} PWRCTRL_DEVPWREN_PWRIOM0_Enum;


typedef enum {
  PWRCTRL_DEVPWREN_PWRIOS_EN = 1,
  PWRCTRL_DEVPWREN_PWRIOS_DIS = 0,
} PWRCTRL_DEVPWREN_PWRIOS_Enum;



typedef enum {
  PWRCTRL_MEMPWDINSLEEP_CACHEPWDSLP_EN = 1,
  PWRCTRL_MEMPWDINSLEEP_CACHEPWDSLP_DIS = 0,
} PWRCTRL_MEMPWDINSLEEP_CACHEPWDSLP_Enum;


typedef enum {
  PWRCTRL_MEMPWDINSLEEP_FLASH1PWDSLP_EN = 1,
  PWRCTRL_MEMPWDINSLEEP_FLASH1PWDSLP_DIS = 0,
} PWRCTRL_MEMPWDINSLEEP_FLASH1PWDSLP_Enum;


typedef enum {
  PWRCTRL_MEMPWDINSLEEP_FLASH0PWDSLP_EN = 1,
  PWRCTRL_MEMPWDINSLEEP_FLASH0PWDSLP_DIS = 0,
} PWRCTRL_MEMPWDINSLEEP_FLASH0PWDSLP_Enum;


typedef enum {
  PWRCTRL_MEMPWDINSLEEP_SRAMPWDSLP_NONE = 0,
  PWRCTRL_MEMPWDINSLEEP_SRAMPWDSLP_GROUP0 = 1,
  PWRCTRL_MEMPWDINSLEEP_SRAMPWDSLP_GROUP1 = 2,
  PWRCTRL_MEMPWDINSLEEP_SRAMPWDSLP_GROUP2 = 4,
  PWRCTRL_MEMPWDINSLEEP_SRAMPWDSLP_GROUP3 = 8,
  PWRCTRL_MEMPWDINSLEEP_SRAMPWDSLP_GROUP4 = 16,
  PWRCTRL_MEMPWDINSLEEP_SRAMPWDSLP_GROUP5 = 32,
  PWRCTRL_MEMPWDINSLEEP_SRAMPWDSLP_GROUP6 = 64,
  PWRCTRL_MEMPWDINSLEEP_SRAMPWDSLP_GROUP7 = 128,
  PWRCTRL_MEMPWDINSLEEP_SRAMPWDSLP_GROUP8 = 256,
  PWRCTRL_MEMPWDINSLEEP_SRAMPWDSLP_GROUP9 = 512,
  PWRCTRL_MEMPWDINSLEEP_SRAMPWDSLP_SRAM64K = 3,
  PWRCTRL_MEMPWDINSLEEP_SRAMPWDSLP_SRAM128K = 15,
  PWRCTRL_MEMPWDINSLEEP_SRAMPWDSLP_ALLBUTLOWER32K = 1022,
  PWRCTRL_MEMPWDINSLEEP_SRAMPWDSLP_ALLBUTLOWER64K = 1020,
  PWRCTRL_MEMPWDINSLEEP_SRAMPWDSLP_ALLBUTLOWER128K = 1008,
  PWRCTRL_MEMPWDINSLEEP_SRAMPWDSLP_ALL = 1023,
} PWRCTRL_MEMPWDINSLEEP_SRAMPWDSLP_Enum;


typedef enum {
  PWRCTRL_MEMPWDINSLEEP_DTCMPWDSLP_NONE = 0,
  PWRCTRL_MEMPWDINSLEEP_DTCMPWDSLP_GROUP0DTCM0 = 1,
  PWRCTRL_MEMPWDINSLEEP_DTCMPWDSLP_GROUP0DTCM1 = 2,
  PWRCTRL_MEMPWDINSLEEP_DTCMPWDSLP_GROUP0 = 3,

  PWRCTRL_MEMPWDINSLEEP_DTCMPWDSLP_ALLBUTGROUP0DTCM0 = 6,

  PWRCTRL_MEMPWDINSLEEP_DTCMPWDSLP_GROUP1 = 4,
  PWRCTRL_MEMPWDINSLEEP_DTCMPWDSLP_ALL = 7,
} PWRCTRL_MEMPWDINSLEEP_DTCMPWDSLP_Enum;



typedef enum {
  PWRCTRL_MEMPWREN_CACHEB2_EN = 1,
  PWRCTRL_MEMPWREN_CACHEB2_DIS = 0,
} PWRCTRL_MEMPWREN_CACHEB2_Enum;


typedef enum {
  PWRCTRL_MEMPWREN_CACHEB0_EN = 1,
  PWRCTRL_MEMPWREN_CACHEB0_DIS = 0,
} PWRCTRL_MEMPWREN_CACHEB0_Enum;


typedef enum {
  PWRCTRL_MEMPWREN_FLASH1_EN = 1,
  PWRCTRL_MEMPWREN_FLASH1_DIS = 0,
} PWRCTRL_MEMPWREN_FLASH1_Enum;


typedef enum {
  PWRCTRL_MEMPWREN_FLASH0_EN = 1,
  PWRCTRL_MEMPWREN_FLASH0_DIS = 0,
} PWRCTRL_MEMPWREN_FLASH0_Enum;


typedef enum {
  PWRCTRL_MEMPWREN_SRAM_NONE = 0,
  PWRCTRL_MEMPWREN_SRAM_GROUP0 = 1,
  PWRCTRL_MEMPWREN_SRAM_GROUP1 = 2,
  PWRCTRL_MEMPWREN_SRAM_GROUP2 = 4,
  PWRCTRL_MEMPWREN_SRAM_GROUP3 = 8,
  PWRCTRL_MEMPWREN_SRAM_GROUP4 = 16,
  PWRCTRL_MEMPWREN_SRAM_GROUP5 = 32,
  PWRCTRL_MEMPWREN_SRAM_GROUP6 = 64,
  PWRCTRL_MEMPWREN_SRAM_GROUP7 = 128,
  PWRCTRL_MEMPWREN_SRAM_GROUP8 = 256,
  PWRCTRL_MEMPWREN_SRAM_GROUP9 = 512,
  PWRCTRL_MEMPWREN_SRAM_SRAM64K = 3,
  PWRCTRL_MEMPWREN_SRAM_SRAM128K = 15,
  PWRCTRL_MEMPWREN_SRAM_SRAM256K = 255,
  PWRCTRL_MEMPWREN_SRAM_ALL = 1023,
} PWRCTRL_MEMPWREN_SRAM_Enum;


typedef enum {
  PWRCTRL_MEMPWREN_DTCM_NONE = 0,
  PWRCTRL_MEMPWREN_DTCM_GROUP0DTCM0 = 1,
  PWRCTRL_MEMPWREN_DTCM_GROUP0DTCM1 = 2,
  PWRCTRL_MEMPWREN_DTCM_GROUP0 = 3,
  PWRCTRL_MEMPWREN_DTCM_GROUP1 = 4,
  PWRCTRL_MEMPWREN_DTCM_ALL = 7,
} PWRCTRL_MEMPWREN_DTCM_Enum;





typedef enum {
  PWRCTRL_SRAMCTRL_SRAMLIGHTSLEEP_ALL = 255,
  PWRCTRL_SRAMCTRL_SRAMLIGHTSLEEP_DIS = 0,
} PWRCTRL_SRAMCTRL_SRAMLIGHTSLEEP_Enum;


typedef enum {
  PWRCTRL_SRAMCTRL_SRAMMASTERCLKGATE_EN = 1,
  PWRCTRL_SRAMCTRL_SRAMMASTERCLKGATE_DIS = 0,
} PWRCTRL_SRAMCTRL_SRAMMASTERCLKGATE_Enum;


typedef enum {
  PWRCTRL_SRAMCTRL_SRAMCLKGATE_EN = 1,
  PWRCTRL_SRAMCTRL_SRAMCLKGATE_DIS = 0,
} PWRCTRL_SRAMCTRL_SRAMCLKGATE_Enum;




typedef enum {
  PWRCTRL_MISC_MEMVRLPBLE_EN = 1,
  PWRCTRL_MISC_MEMVRLPBLE_DIS = 0,
} PWRCTRL_MISC_MEMVRLPBLE_Enum;



typedef enum {
  PWRCTRL_DEVPWREVENTEN_BURSTEVEN_EN = 1,
  PWRCTRL_DEVPWREVENTEN_BURSTEVEN_DIS = 0,
} PWRCTRL_DEVPWREVENTEN_BURSTEVEN_Enum;


typedef enum {
  PWRCTRL_DEVPWREVENTEN_BURSTFEATUREEVEN_EN = 1,
  PWRCTRL_DEVPWREVENTEN_BURSTFEATUREEVEN_DIS = 0,
} PWRCTRL_DEVPWREVENTEN_BURSTFEATUREEVEN_Enum;


typedef enum {
  PWRCTRL_DEVPWREVENTEN_BLEFEATUREEVEN_EN = 1,
  PWRCTRL_DEVPWREVENTEN_BLEFEATUREEVEN_DIS = 0,
} PWRCTRL_DEVPWREVENTEN_BLEFEATUREEVEN_Enum;


typedef enum {
  PWRCTRL_DEVPWREVENTEN_BLELEVEN_EN = 1,
  PWRCTRL_DEVPWREVENTEN_BLELEVEN_DIS = 0,
} PWRCTRL_DEVPWREVENTEN_BLELEVEN_Enum;


typedef enum {
  PWRCTRL_DEVPWREVENTEN_PDMEVEN_EN = 1,
  PWRCTRL_DEVPWREVENTEN_PDMEVEN_DIS = 0,
} PWRCTRL_DEVPWREVENTEN_PDMEVEN_Enum;


typedef enum {
  PWRCTRL_DEVPWREVENTEN_MSPIEVEN_EN = 1,
  PWRCTRL_DEVPWREVENTEN_MSPIEVEN_DIS = 0,
} PWRCTRL_DEVPWREVENTEN_MSPIEVEN_Enum;


typedef enum {
  PWRCTRL_DEVPWREVENTEN_ADCEVEN_EN = 1,
  PWRCTRL_DEVPWREVENTEN_ADCEVEN_DIS = 0,
} PWRCTRL_DEVPWREVENTEN_ADCEVEN_Enum;


typedef enum {
  PWRCTRL_DEVPWREVENTEN_HCPCEVEN_EN = 1,
  PWRCTRL_DEVPWREVENTEN_HCPCEVEN_DIS = 0,
} PWRCTRL_DEVPWREVENTEN_HCPCEVEN_Enum;


typedef enum {
  PWRCTRL_DEVPWREVENTEN_HCPBEVEN_EN = 1,
  PWRCTRL_DEVPWREVENTEN_HCPBEVEN_DIS = 0,
} PWRCTRL_DEVPWREVENTEN_HCPBEVEN_Enum;


typedef enum {
  PWRCTRL_DEVPWREVENTEN_HCPAEVEN_EN = 1,
  PWRCTRL_DEVPWREVENTEN_HCPAEVEN_DIS = 0,
} PWRCTRL_DEVPWREVENTEN_HCPAEVEN_Enum;


typedef enum {
  PWRCTRL_DEVPWREVENTEN_MCUHEVEN_EN = 1,
  PWRCTRL_DEVPWREVENTEN_MCUHEVEN_DIS = 0,
} PWRCTRL_DEVPWREVENTEN_MCUHEVEN_Enum;


typedef enum {
  PWRCTRL_DEVPWREVENTEN_MCULEVEN_EN = 1,
  PWRCTRL_DEVPWREVENTEN_MCULEVEN_DIS = 0,
} PWRCTRL_DEVPWREVENTEN_MCULEVEN_Enum;



typedef enum {
  PWRCTRL_MEMPWREVENTEN_CACHEB2EN_EN = 1,
  PWRCTRL_MEMPWREVENTEN_CACHEB2EN_DIS = 0,
} PWRCTRL_MEMPWREVENTEN_CACHEB2EN_Enum;


typedef enum {
  PWRCTRL_MEMPWREVENTEN_CACHEB0EN_EN = 1,
  PWRCTRL_MEMPWREVENTEN_CACHEB0EN_DIS = 0,
} PWRCTRL_MEMPWREVENTEN_CACHEB0EN_Enum;


typedef enum {
  PWRCTRL_MEMPWREVENTEN_FLASH1EN_EN = 1,
  PWRCTRL_MEMPWREVENTEN_FLASH1EN_DIS = 0,
} PWRCTRL_MEMPWREVENTEN_FLASH1EN_Enum;


typedef enum {
  PWRCTRL_MEMPWREVENTEN_FLASH0EN_EN = 1,
  PWRCTRL_MEMPWREVENTEN_FLASH0EN_DIS = 0,
} PWRCTRL_MEMPWREVENTEN_FLASH0EN_Enum;


typedef enum {
  PWRCTRL_MEMPWREVENTEN_SRAMEN_NONE = 0,
  PWRCTRL_MEMPWREVENTEN_SRAMEN_GROUP0EN = 1,
  PWRCTRL_MEMPWREVENTEN_SRAMEN_GROUP1EN = 2,
  PWRCTRL_MEMPWREVENTEN_SRAMEN_GROUP2EN = 4,
  PWRCTRL_MEMPWREVENTEN_SRAMEN_GROUP3EN = 8,
  PWRCTRL_MEMPWREVENTEN_SRAMEN_GROUP4EN = 16,

  PWRCTRL_MEMPWREVENTEN_SRAMEN_GROUP5EN = 32,

  PWRCTRL_MEMPWREVENTEN_SRAMEN_GROUP6EN = 64,

  PWRCTRL_MEMPWREVENTEN_SRAMEN_GROUP7EN = 128,

  PWRCTRL_MEMPWREVENTEN_SRAMEN_GROUP8EN = 256,

  PWRCTRL_MEMPWREVENTEN_SRAMEN_GROUP9EN = 512,

} PWRCTRL_MEMPWREVENTEN_SRAMEN_Enum;


typedef enum {
  PWRCTRL_MEMPWREVENTEN_DTCMEN_NONE = 0,
  PWRCTRL_MEMPWREVENTEN_DTCMEN_GROUP0DTCM0EN = 1,
  PWRCTRL_MEMPWREVENTEN_DTCMEN_GROUP0DTCM1EN = 2,
  PWRCTRL_MEMPWREVENTEN_DTCMEN_GROUP0EN = 3,
  PWRCTRL_MEMPWREVENTEN_DTCMEN_GROUP1EN = 4,
  PWRCTRL_MEMPWREVENTEN_DTCMEN_ALL = 7,
} PWRCTRL_MEMPWREVENTEN_DTCMEN_Enum;
# 24309 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/CMSIS/AmbiqMicro/Include/apollo3.h"
typedef enum {
  RSTGEN_SWPOI_SWPOIKEY_KEYVALUE = 27,
} RSTGEN_SWPOI_SWPOIKEY_Enum;



typedef enum {
  RSTGEN_SWPOR_SWPORKEY_KEYVALUE = 212,
} RSTGEN_SWPOR_SWPORKEY_Enum;
# 24334 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/CMSIS/AmbiqMicro/Include/apollo3.h"
typedef enum {
  RTC_CTRUP_CTERR_NOERR = 0,
  RTC_CTRUP_CTERR_RDERR = 1,
} RTC_CTRUP_CTERR_Enum;


typedef enum {
  RTC_CTRUP_CEB_DIS = 0,
  RTC_CTRUP_CEB_EN = 1,
} RTC_CTRUP_CEB_Enum;


typedef enum {
  RTC_CTRUP_CB_2000 = 0,
  RTC_CTRUP_CB_1900_2100 = 1,
} RTC_CTRUP_CB_Enum;





typedef enum {
  RTC_RTCCTL_HR1224_24HR = 0,
  RTC_RTCCTL_HR1224_12HR = 1,
} RTC_RTCCTL_HR1224_Enum;


typedef enum {
  RTC_RTCCTL_RSTOP_RUN = 0,
  RTC_RTCCTL_RSTOP_STOP = 1,
} RTC_RTCCTL_RSTOP_Enum;


typedef enum {
  RTC_RTCCTL_RPT_DIS = 0,
  RTC_RTCCTL_RPT_YEAR = 1,
  RTC_RTCCTL_RPT_MONTH = 2,
  RTC_RTCCTL_RPT_WEEK = 3,
  RTC_RTCCTL_RPT_DAY = 4,
  RTC_RTCCTL_RPT_HR = 5,
  RTC_RTCCTL_RPT_MIN = 6,
  RTC_RTCCTL_RPT_SEC = 7,
} RTC_RTCCTL_RPT_Enum;


typedef enum {
  RTC_RTCCTL_WRTC_DIS = 0,
  RTC_RTCCTL_WRTC_EN = 1,
} RTC_RTCCTL_WRTC_Enum;
# 24396 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/CMSIS/AmbiqMicro/Include/apollo3.h"
typedef enum {
  SCARD_SR_FHF_HALFFULL = 1,
} SCARD_SR_FHF_Enum;


typedef enum {
  SCARD_SR_FT2REND_CMPL = 1,
  SCARD_SR_FT2REND_NOTCMPL = 0,
} SCARD_SR_FT2REND_Enum;


typedef enum {
  SCARD_SR_PE_PEERR = 1,
  SCARD_SR_PE_PENONE = 0,
} SCARD_SR_PE_Enum;


typedef enum {
  SCARD_SR_OVR_RXOVR = 1,
  SCARD_SR_OVR_RXOVRNONE = 0,
} SCARD_SR_OVR_Enum;


typedef enum {
  SCARD_SR_FER_FRAMINGERR = 1,
  SCARD_SR_FER_NOFRAMINGERR = 0,
} SCARD_SR_FER_Enum;


typedef enum {
  SCARD_SR_TBERBF_TXFIFOEMPTY = 1,
  SCARD_SR_TBERBF_TXFIFONOTEMPTY = 0,
} SCARD_SR_TBERBF_Enum;


typedef enum {
  SCARD_SR_FNE_NOTEMPTY = 1,
  SCARD_SR_FNE_EMPTY = 0,
} SCARD_SR_FNE_Enum;
# 24445 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/CMSIS/AmbiqMicro/Include/apollo3.h"
typedef enum {
  SCARD_SR1_IDLE_IDLE = 1,
  SCARD_SR1_IDLE_ACTIVE = 0,
} SCARD_SR1_IDLE_Enum;


typedef enum {
  SCARD_SR1_SYNCEND_CMPL = 1,
  SCARD_SR1_SYNCEND_INCMPL = 0,
} SCARD_SR1_SYNCEND_Enum;


typedef enum {
  SCARD_SR1_PRL_INSREM = 1,
} SCARD_SR1_PRL_Enum;


typedef enum {
  SCARD_SR1_ECNTOVER_OVR = 1,
} SCARD_SR1_ECNTOVER_Enum;
# 24481 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/CMSIS/AmbiqMicro/Include/apollo3.h"
typedef enum {
  SECURITY_CTRL_FUNCTION_CRC32 = 0,
} SECURITY_CTRL_FUNCTION_Enum;






typedef enum {
  SECURITY_LOCKCTRL_SELECT_CUSTOMER_KEY = 1,
  SECURITY_LOCKCTRL_SELECT_NONE = 0,
} SECURITY_LOCKCTRL_SELECT_Enum;



typedef enum {
  SECURITY_LOCKSTAT_STATUS_CUSTOMER_KEY = 1,

  SECURITY_LOCKSTAT_STATUS_NONE = 0,
} SECURITY_LOCKSTAT_STATUS_Enum;
# 24515 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/CMSIS/AmbiqMicro/Include/apollo3.h"
typedef enum {
  UART0_DR_OEDATA_NOERR = 0,
  UART0_DR_OEDATA_ERR = 1,
} UART0_DR_OEDATA_Enum;


typedef enum {
  UART0_DR_BEDATA_NOERR = 0,
  UART0_DR_BEDATA_ERR = 1,
} UART0_DR_BEDATA_Enum;


typedef enum {
  UART0_DR_PEDATA_NOERR = 0,
  UART0_DR_PEDATA_ERR = 1,
} UART0_DR_PEDATA_Enum;


typedef enum {
  UART0_DR_FEDATA_NOERR = 0,
  UART0_DR_FEDATA_ERR = 1,
} UART0_DR_FEDATA_Enum;



typedef enum {
  UART0_RSR_OESTAT_NOERR = 0,
  UART0_RSR_OESTAT_ERR = 1,
} UART0_RSR_OESTAT_Enum;


typedef enum {
  UART0_RSR_BESTAT_NOERR = 0,
  UART0_RSR_BESTAT_ERR = 1,
} UART0_RSR_BESTAT_Enum;


typedef enum {
  UART0_RSR_PESTAT_NOERR = 0,
  UART0_RSR_PESTAT_ERR = 1,
} UART0_RSR_PESTAT_Enum;


typedef enum {
  UART0_RSR_FESTAT_NOERR = 0,
  UART0_RSR_FESTAT_ERR = 1,
} UART0_RSR_FESTAT_Enum;



typedef enum {
  UART0_FR_TXFE_XMTFIFO_EMPTY = 1,
} UART0_FR_TXFE_Enum;


typedef enum {
  UART0_FR_RXFF_RCVFIFO_FULL = 1,
} UART0_FR_RXFF_Enum;


typedef enum {
  UART0_FR_TXFF_XMTFIFO_FULL = 1,
} UART0_FR_TXFF_Enum;


typedef enum {
  UART0_FR_RXFE_RCVFIFO_EMPTY = 1,
} UART0_FR_RXFE_Enum;


typedef enum {
  UART0_FR_BUSY_BUSY = 1,
} UART0_FR_BUSY_Enum;


typedef enum {
  UART0_FR_DCD_DETECTED = 1,
} UART0_FR_DCD_Enum;


typedef enum {
  UART0_FR_DSR_READY = 1,
} UART0_FR_DSR_Enum;


typedef enum {
  UART0_FR_CTS_CLEARTOSEND = 1,
} UART0_FR_CTS_Enum;







typedef enum {
  UART0_CR_CLKSEL_NOCLK = 0,
  UART0_CR_CLKSEL_24MHZ = 1,
  UART0_CR_CLKSEL_12MHZ = 2,
  UART0_CR_CLKSEL_6MHZ = 3,
  UART0_CR_CLKSEL_3MHZ = 4,
} UART0_CR_CLKSEL_Enum;
# 24631 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/CMSIS/AmbiqMicro/Include/apollo3.h"
typedef enum {
  VCOMP_CFG_LVLSEL_0P58V = 0,
  VCOMP_CFG_LVLSEL_0P77V = 1,
  VCOMP_CFG_LVLSEL_0P97V = 2,
  VCOMP_CFG_LVLSEL_1P16V = 3,
  VCOMP_CFG_LVLSEL_1P35V = 4,
  VCOMP_CFG_LVLSEL_1P55V = 5,
  VCOMP_CFG_LVLSEL_1P74V = 6,
  VCOMP_CFG_LVLSEL_1P93V = 7,
  VCOMP_CFG_LVLSEL_2P13V = 8,
  VCOMP_CFG_LVLSEL_2P32V = 9,
  VCOMP_CFG_LVLSEL_2P51V = 10,
  VCOMP_CFG_LVLSEL_2P71V = 11,
  VCOMP_CFG_LVLSEL_2P90V = 12,
  VCOMP_CFG_LVLSEL_3P09V = 13,
  VCOMP_CFG_LVLSEL_3P29V = 14,
  VCOMP_CFG_LVLSEL_3P48V = 15,
} VCOMP_CFG_LVLSEL_Enum;


typedef enum {
  VCOMP_CFG_NSEL_VREFEXT1 = 0,
  VCOMP_CFG_NSEL_VREFEXT2 = 1,
  VCOMP_CFG_NSEL_VREFEXT3 = 2,
  VCOMP_CFG_NSEL_DAC = 3,
} VCOMP_CFG_NSEL_Enum;


typedef enum {
  VCOMP_CFG_PSEL_VDDADJ = 0,
  VCOMP_CFG_PSEL_VTEMP = 1,



  VCOMP_CFG_PSEL_VEXT1 = 2,
  VCOMP_CFG_PSEL_VEXT2 = 3,
} VCOMP_CFG_PSEL_Enum;



typedef enum {
  VCOMP_STAT_PWDSTAT_POWERED_DOWN = 1,
} VCOMP_STAT_PWDSTAT_Enum;


typedef enum {
  VCOMP_STAT_CMPOUT_VOUT_LOW = 0,

  VCOMP_STAT_CMPOUT_VOUT_HIGH = 1,

} VCOMP_STAT_CMPOUT_Enum;



typedef enum {
  VCOMP_PWDKEY_PWDKEY_Key = 55,
} VCOMP_PWDKEY_PWDKEY_Enum;
# 24701 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/CMSIS/AmbiqMicro/Include/apollo3.h"
typedef enum {
  WDT_CFG_CLKSEL_OFF = 0,
  WDT_CFG_CLKSEL_128HZ = 1,
  WDT_CFG_CLKSEL_16HZ = 2,
  WDT_CFG_CLKSEL_1HZ = 3,
  WDT_CFG_CLKSEL_1_16HZ = 4,
} WDT_CFG_CLKSEL_Enum;



typedef enum {
  WDT_RSTRT_RSTRT_KEYVALUE = 178,

} WDT_RSTRT_RSTRT_Enum;



typedef enum {
  WDT_LOCK_LOCK_KEYVALUE = 58,

} WDT_LOCK_LOCK_Enum;
# 75 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/am_mcu_apollo.h" 2
# 105 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/am_mcu_apollo.h"
# 1 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/regs/am_reg_base_addresses.h" 1
# 48 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/regs/am_reg_base_addresses.h"
#define AM_REG_BASE_ADDRESSES_H 






#define REG_ITM_BASEADDR (0x00000000UL)
#define REG_JEDEC_BASEADDR (0x00000000UL)
#define REG_NVIC_BASEADDR (0x00000000UL)
#define REG_SYSCTRL_BASEADDR (0x00000000UL)
#define REG_SYSTICK_BASEADDR (0x00000000UL)
#define REG_TPIU_BASEADDR (0x00000000UL)




#define REG_ADC_BASEADDR (0x50010000UL)
#define REG_APBDMA_BASEADDR (0x40011000UL)
#define REG_BLEIF_BASEADDR (0x5000C000UL)
#define REG_CACHECTRL_BASEADDR (0x40018000UL)
#define REG_CLKGEN_BASEADDR (0x40004000UL)
#define REG_CTIMER_BASEADDR (0x40008000UL)
#define REG_GPIO_BASEADDR (0x40010000UL)

#define REG_IOM_BASEADDR (0x50004000UL)
#define REG_IOSLAVE_BASEADDR (0x50000000UL)
#define REG_MCUCTRL_BASEADDR (0x40020000UL)
#define REG_MSPI_BASEADDR (0x50014000UL)
#define REG_PDM_BASEADDR (0x50011000UL)
#define REG_PWRCTRL_BASEADDR (0x40021000UL)
#define REG_RSTGEN_BASEADDR (0x40000000UL)
#define REG_RTC_BASEADDR (0x40004200UL)
#define REG_SCARD_BASEADDR (0x40080000UL)
#define REG_SECURITY_BASEADDR (0x40030000UL)
#define REG_UART_BASEADDR (0x4001C000UL)
#define REG_VCOMP_BASEADDR (0x4000C000UL)
#define REG_WDT_BASEADDR (0x40024000UL)




#define SRAM_BASEADDR (0x10000000UL)




#define FLASH_BASEADDR (0x00000000UL)
# 106 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/am_mcu_apollo.h" 2

# 1 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/regs/am_reg_macros.h" 1
# 49 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/regs/am_reg_macros.h"
#define AM_REG_MACROS_H 
# 62 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/regs/am_reg_macros.h"
#define AM_REGVAL(x) (*((volatile uint32_t *)(x)))
#define AM_REGVAL_FLOAT(x) (*((volatile float *)(x)))
# 77 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/regs/am_reg_macros.h"
#define AM_REGADDR(periph,reg) ( periph ##_BASE + offsetof(periph ##_Type, reg) )

#define AM_REGADDRn(periph,n,reg) ( periph ##0_BASE + offsetof(periph ##0_Type, reg) + (n * (periph ##1_BASE - periph ##0_BASE)) )
# 95 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/regs/am_reg_macros.h"
#define AM_CRITICAL_BEGIN if ( 1 ) { volatile uint32_t ui32Primask_04172010; ui32Primask_04172010 = am_hal_interrupt_master_disable();





#define AM_CRITICAL_END am_hal_interrupt_master_set(ui32Primask_04172010); }
# 108 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/am_mcu_apollo.h" 2

# 1 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/regs/am_reg.h" 1
# 48 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/regs/am_reg.h"
#define AM_REG_H 







#define AM_REG_ADC_NUM_MODULES 1
#define AM_REG_ADCn(n) (REG_ADC_BASEADDR + 0x00000000 * n)
# 67 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/regs/am_reg.h"
#define AM_REG_APBDMA_NUM_MODULES 1
#define AM_REG_APBDMAn(n) (REG_APBDMA_BASEADDR + 0x00001000 * n)
# 78 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/regs/am_reg.h"
#define AM_REG_BLEIF_NUM_MODULES 1
#define AM_REG_BLEIFn(n) (REG_BLEIF_BASEADDR + 0x00001000 * n)
# 89 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/regs/am_reg.h"
#define AM_REG_CACHECTRL_NUM_MODULES 1
#define AM_REG_CACHECTRLn(n) (REG_CACHECTRL_BASEADDR + 0x00001000 * n)
# 100 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/regs/am_reg.h"
#define AM_REG_CLKGEN_NUM_MODULES 1
#define AM_REG_CLKGENn(n) (REG_CLKGEN_BASEADDR + 0x00000000 * n)
# 111 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/regs/am_reg.h"
#define AM_REG_CTIMER_NUM_MODULES 1
#define AM_REG_CTIMERn(n) (REG_CTIMER_BASEADDR + 0x00000020 * n)
# 122 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/regs/am_reg.h"
#define AM_REG_FLASHCTRL_NUM_MODULES 1
#define AM_REG_FLASHCTRLn(n) (REG_FLASHCTRL_BASEADDR + 0x00001000 * n)
# 133 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/regs/am_reg.h"
#define AM_REG_GPIO_NUM_MODULES 1
#define AM_REG_GPIOn(n) (REG_GPIO_BASEADDR + 0x00000000 * n)
# 144 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/regs/am_reg.h"
#define AM_REG_IOM_NUM_MODULES 6
#define AM_REG_IOMn(n) (REG_IOM_BASEADDR + 0x00001000 * n)
# 155 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/regs/am_reg.h"
#define AM_REG_IOSLAVE_NUM_MODULES 1
#define AM_REG_IOSLAVEn(n) (REG_IOSLAVE_BASEADDR + 0x00000000 * n)
# 166 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/regs/am_reg.h"
#define AM_REG_MCUCTRL_NUM_MODULES 1
#define AM_REG_MCUCTRLn(n) (REG_MCUCTRL_BASEADDR + 0x00000000 * n)
# 177 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/regs/am_reg.h"
#define AM_REG_MSPI_NUM_MODULES 1
#define AM_REG_MSPIn(n) (REG_MSPI_BASEADDR + 0x00000000 * n)
# 188 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/regs/am_reg.h"
#define AM_REG_PDM_NUM_MODULES 1
#define AM_REG_PDMn(n) (REG_PDM_BASEADDR + 0x00000000 * n)
# 199 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/regs/am_reg.h"
#define AM_REG_PWRCTRL_NUM_MODULES 1
#define AM_REG_PWRCTRLn(n) (REG_PWRCTRL_BASEADDR + 0x00000000 * n)
# 210 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/regs/am_reg.h"
#define AM_REG_RSTGEN_NUM_MODULES 1
#define AM_REG_RSTGENn(n) (REG_RSTGEN_BASEADDR + 0x00000000 * n)
# 221 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/regs/am_reg.h"
#define AM_REG_RTC_NUM_MODULES 1
#define AM_REG_RTCn(n) (REG_RTC_BASEADDR + 0x00000000 * n)
# 232 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/regs/am_reg.h"
#define AM_REG_SCARD_NUM_MODULES 1
#define AM_REG_SCARDn(n) (REG_SCARD_BASEADDR + 0x00000000 * n)
# 243 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/regs/am_reg.h"
#define AM_REG_SECURITY_NUM_MODULES 1
#define AM_REG_SECURITYn(n) (REG_SECURITY_BASEADDR + 0x00001000 * n)
# 254 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/regs/am_reg.h"
#define AM_REG_UART_NUM_MODULES 2
#define AM_REG_UARTn(n) (REG_UART_BASEADDR + 0x00001000 * n)
# 265 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/regs/am_reg.h"
#define AM_REG_VCOMP_NUM_MODULES 1
#define AM_REG_VCOMPn(n) (REG_VCOMP_BASEADDR + 0x00000000 * n)
# 276 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/regs/am_reg.h"
#define AM_REG_WDT_NUM_MODULES 1
#define AM_REG_WDTn(n) (REG_WDT_BASEADDR + 0x00000000 * n)
# 110 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/am_mcu_apollo.h" 2
# 1 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/regs/am_reg_m4.h" 1
# 50 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/regs/am_reg_m4.h"
#define AM_REG_CM4_H 







#define ITM_LAR_KEYVAL 0xC5ACCE55







#define SCB_CPACR_CP11_Pos 22
#define SCB_CPACR_CP11_Msk 0x00C00000
#define SCB_CPACR_CP10_Pos 20
#define SCB_CPACR_CP10_Msk 0x00300000







#define TPI_CSPSR_CWIDTH_1BIT 1
#define TPI_SPPR_TXMODE_UART 2
#define TPI_ITCTRL_Mode_NORMAL 0
# 88 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/regs/am_reg_m4.h"
#define TPI_ACPR_SWOSCALER_Pos 0U
#define TPI_ACPR_SWOSCALER_Msk (0xFFFFUL )
# 111 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/am_mcu_apollo.h" 2
# 1 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/regs/am_reg_jedec.h" 1
# 48 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/regs/am_reg_jedec.h"
#define AM_REG_JEDEC_H 







#define AM_REG_JEDEC_NUM_MODULES 1
#define AM_REG_JEDECn(n) (REG_JEDEC_BASEADDR + 0x00000000 * n)
# 87 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/regs/am_reg_jedec.h"
typedef struct
{
  uint32_t RESERVED0[52U];

  union
  {
    volatile const uint32_t PID4;

    struct
    {
      volatile const uint32_t JEPCONT : 4;
    } PID4_b;
  };

  union
  {
    volatile const uint32_t PID5;

    struct
    {
      volatile const uint32_t VALUE : 32;
    } PID5_b;
  };

  union
  {
    volatile const uint32_t PID6;

    struct
    {
      volatile const uint32_t VALUE : 32;
    } PID6_b;
  };

  union
  {
    volatile const uint32_t PID7;

    struct
    {
      volatile const uint32_t VALUE : 32;
    } PID7_b;
  };

  union
  {
    volatile const uint32_t PID0;

    struct
    {
      volatile const uint32_t PNL8 : 8;
    } PID0_b;
  };

  union
  {
    volatile const uint32_t PID1;

    struct
    {
      volatile const uint32_t PNH4 : 4;
      volatile const uint32_t JEPIDL : 4;
    } PID1_b;
  };

  union
  {
    volatile const uint32_t PID2;

    struct
    {
      volatile const uint32_t JEPIDH : 4;
      volatile const uint32_t CHIPREVH4 : 4;
    } PID2_b;
  };

  union
  {
    volatile const uint32_t PID3;

    struct
    {
      volatile const uint32_t ZERO : 4;
      volatile const uint32_t CHIPREVL4 : 4;
    } PID3_b;
  };

  union
  {
    volatile const uint32_t CID0;

    struct
    {
      volatile const uint32_t CID : 8;
    } CID0_b;
  };

  union
  {
    volatile const uint32_t CID1;

    struct
    {
      volatile const uint32_t CID : 8;
    } CID1_b;
  };

  union
  {
    volatile const uint32_t CID2;

    struct
    {
      volatile const uint32_t CID : 8;
    } CID2_b;
  };

  union
  {
    volatile const uint32_t CID3;

    struct
    {
      volatile const uint32_t CID : 8;
    } CID3_b;
  };
} JEDEC_Type;
# 222 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/regs/am_reg_jedec.h"
#define JEDEC_PID4_JEPCONT_Pos 0U
#define JEDEC_PID4_JEPCONT_Msk (0x0000000FUL)







#define JEDEC_PID5_VALUE_Pos 0U
#define JEDEC_PID5_VALUE_Msk (0xFFFFFFFFUL)







#define JEDEC_PID6_VALUE_Pos 0U
#define JEDEC_PID6_VALUE_Msk (0xFFFFFFFFUL)







#define JEDEC_PID7_VALUE_Pos 0U
#define JEDEC_PID7_VALUE_Msk (0xFFFFFFFFUL)







#define JEDEC_PID0_PNL8_Pos 0U
#define JEDEC_PID0_PNL8_Msk (0x000000FFUL)
# 268 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/regs/am_reg_jedec.h"
#define JEDEC_PID1_JEPIDL_Pos 4U
#define JEDEC_PID1_JEPIDL_Msk (0x000000F0UL)


#define JEDEC_PID1_PNH4_Pos 0U
#define JEDEC_PID1_PNH4_Msk (0x0000000FUL)
# 283 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/regs/am_reg_jedec.h"
#define JEDEC_PID2_CHIPREVH4_Pos 4U
#define JEDEC_PID2_CHIPREVH4_Msk (0x000000F0UL)



#define JEDEC_PID2_JEPIDH_Pos 0U
#define JEDEC_PID2_JEPIDH_Msk (0x0000000FUL)
# 299 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/regs/am_reg_jedec.h"
#define JEDEC_PID3_CHIPREVL4_Pos 4U
#define JEDEC_PID3_CHIPREVL4_Msk (0x000000F0UL)


#define JEDEC_PID3_ZERO_Pos 0U
#define JEDEC_PID3_ZERO_Msk (0x0000000FUL)







#define JEDEC_CID0_CID_Pos 0U
#define JEDEC_CID0_CID_Msk (0x000000FFUL)







#define JEDEC_CID1_CID_Pos 0U
#define JEDEC_CID1_CID_Msk (0x000000FFUL)







#define JEDEC_CID2_CID_Pos 0U
#define JEDEC_CID2_CID_Msk (0x000000FFUL)







#define JEDEC_CID3_CID_Pos 0U
#define JEDEC_CID3_CID_Msk (0x000000FFUL)




#define JEDEC_BASE (0xF0000F00UL)

#define JEDEC ((JEDEC_Type *) JEDEC_BASE )
# 112 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/am_mcu_apollo.h" 2
# 1 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/regs/am_mcu_apollo3_info0.h" 1
# 46 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/regs/am_mcu_apollo3_info0.h"
#define AM_REG_INFO0_H 

#define AM_REG_INFO0_BASEADDR 0x50020000
#define AM_REG_INFO0n(n) 0x50020000

#define AM_REG_INFO0_SIGNATURE0_O 0x00000000
#define AM_REG_INFO0_SIGNATURE0_ADDR 0x50020000
#define AM_REG_INFO0_SIGNATURE1_O 0x00000004
#define AM_REG_INFO0_SIGNATURE1_ADDR 0x50020004
#define AM_REG_INFO0_SIGNATURE2_O 0x00000008
#define AM_REG_INFO0_SIGNATURE2_ADDR 0x50020008
#define AM_REG_INFO0_SIGNATURE3_O 0x0000000c
#define AM_REG_INFO0_SIGNATURE3_ADDR 0x5002000c
#define AM_REG_INFO0_SECURITY_O 0x00000010
#define AM_REG_INFO0_SECURITY_ADDR 0x50020010
#define AM_REG_INFO0_CUSTOMER_TRIM_O 0x00000014
#define AM_REG_INFO0_CUSTOMER_TRIM_ADDR 0x50020014
#define AM_REG_INFO0_CUSTOMER_TRIM2_O 0x00000018
#define AM_REG_INFO0_CUSTOMER_TRIM2_ADDR 0x50020018
#define AM_REG_INFO0_SECURITY_OVR_O 0x00000020
#define AM_REG_INFO0_SECURITY_OVR_ADDR 0x50020020
#define AM_REG_INFO0_SECURITY_WIRED_CFG_O 0x00000024
#define AM_REG_INFO0_SECURITY_WIRED_CFG_ADDR 0x50020024
#define AM_REG_INFO0_SECURITY_WIRED_IFC_CFG0_O 0x00000028
#define AM_REG_INFO0_SECURITY_WIRED_IFC_CFG0_ADDR 0x50020028
#define AM_REG_INFO0_SECURITY_WIRED_IFC_CFG1_O 0x0000002c
#define AM_REG_INFO0_SECURITY_WIRED_IFC_CFG1_ADDR 0x5002002c
#define AM_REG_INFO0_SECURITY_WIRED_IFC_CFG2_O 0x00000030
#define AM_REG_INFO0_SECURITY_WIRED_IFC_CFG2_ADDR 0x50020030
#define AM_REG_INFO0_SECURITY_WIRED_IFC_CFG3_O 0x00000034
#define AM_REG_INFO0_SECURITY_WIRED_IFC_CFG3_ADDR 0x50020034
#define AM_REG_INFO0_SECURITY_WIRED_IFC_CFG4_O 0x00000038
#define AM_REG_INFO0_SECURITY_WIRED_IFC_CFG4_ADDR 0x50020038
#define AM_REG_INFO0_SECURITY_WIRED_IFC_CFG5_O 0x0000003c
#define AM_REG_INFO0_SECURITY_WIRED_IFC_CFG5_ADDR 0x5002003c
#define AM_REG_INFO0_SECURITY_VERSION_O 0x00000040
#define AM_REG_INFO0_SECURITY_VERSION_ADDR 0x50020040
#define AM_REG_INFO0_SECURITY_SRAM_RESV_O 0x00000050
#define AM_REG_INFO0_SECURITY_SRAM_RESV_ADDR 0x50020050
#define AM_REG_INFO0_WRITE_PROTECT_L_O 0x000001f8
#define AM_REG_INFO0_WRITE_PROTECT_L_ADDR 0x500201f8
#define AM_REG_INFO0_WRITE_PROTECT_H_O 0x000001fc
#define AM_REG_INFO0_WRITE_PROTECT_H_ADDR 0x500201fc
#define AM_REG_INFO0_COPY_PROTECT_L_O 0x00000200
#define AM_REG_INFO0_COPY_PROTECT_L_ADDR 0x50020200
#define AM_REG_INFO0_COPY_PROTECT_H_O 0x00000204
#define AM_REG_INFO0_COPY_PROTECT_H_ADDR 0x50020204
#define AM_REG_INFO0_WRITE_PROTECT_SBL_L_O 0x000009f8
#define AM_REG_INFO0_WRITE_PROTECT_SBL_L_ADDR 0x500209f8
#define AM_REG_INFO0_WRITE_PROTECT_SBL_H_O 0x000009fc
#define AM_REG_INFO0_WRITE_PROTECT_SBL_H_ADDR 0x500209fc
#define AM_REG_INFO0_COPY_PROTECT_SBL_L_O 0x00000a00
#define AM_REG_INFO0_COPY_PROTECT_SBL_L_ADDR 0x50020a00
#define AM_REG_INFO0_COPY_PROTECT_SBL_H_O 0x00000a04
#define AM_REG_INFO0_COPY_PROTECT_SBL_H_ADDR 0x50020a04
#define AM_REG_INFO0_MAIN_PTR0_O 0x00000c00
#define AM_REG_INFO0_MAIN_PTR0_ADDR 0x50020c00
#define AM_REG_INFO0_MAIN_PTR1_O 0x00000c04
#define AM_REG_INFO0_MAIN_PTR1_ADDR 0x50020c04
#define AM_REG_INFO0_KREVTRACK_O 0x00000c08
#define AM_REG_INFO0_KREVTRACK_ADDR 0x50020c08
#define AM_REG_INFO0_AREVTRACK_O 0x00000c0c
#define AM_REG_INFO0_AREVTRACK_ADDR 0x50020c0c
#define AM_REG_INFO0_OTA_DESCRIPTOR_O 0x00000c10
#define AM_REG_INFO0_OTA_DESCRIPTOR_ADDR 0x50020c10
#define AM_REG_INFO0_MAIN_CNT0_O 0x00000ff8
#define AM_REG_INFO0_MAIN_CNT0_ADDR 0x50020ff8
#define AM_REG_INFO0_MAIN_CNT1_O 0x00000ffc
#define AM_REG_INFO0_MAIN_CNT1_ADDR 0x50020ffc
#define AM_REG_INFO0_CUST_KEK_W0_O 0x00001800
#define AM_REG_INFO0_CUST_KEK_W0_ADDR 0x50021800
#define AM_REG_INFO0_CUST_KEK_W1_O 0x00001804
#define AM_REG_INFO0_CUST_KEK_W1_ADDR 0x50021804
#define AM_REG_INFO0_CUST_KEK_W2_O 0x00001808
#define AM_REG_INFO0_CUST_KEK_W2_ADDR 0x50021808
#define AM_REG_INFO0_CUST_KEK_W3_O 0x0000180c
#define AM_REG_INFO0_CUST_KEK_W3_ADDR 0x5002180c
#define AM_REG_INFO0_CUST_KEK_W4_O 0x00001810
#define AM_REG_INFO0_CUST_KEK_W4_ADDR 0x50021810
#define AM_REG_INFO0_CUST_KEK_W5_O 0x00001814
#define AM_REG_INFO0_CUST_KEK_W5_ADDR 0x50021814
#define AM_REG_INFO0_CUST_KEK_W6_O 0x00001818
#define AM_REG_INFO0_CUST_KEK_W6_ADDR 0x50021818
#define AM_REG_INFO0_CUST_KEK_W7_O 0x0000181c
#define AM_REG_INFO0_CUST_KEK_W7_ADDR 0x5002181c
#define AM_REG_INFO0_CUST_KEK_W8_O 0x00001820
#define AM_REG_INFO0_CUST_KEK_W8_ADDR 0x50021820
#define AM_REG_INFO0_CUST_KEK_W9_O 0x00001824
#define AM_REG_INFO0_CUST_KEK_W9_ADDR 0x50021824
#define AM_REG_INFO0_CUST_KEK_W10_O 0x00001828
#define AM_REG_INFO0_CUST_KEK_W10_ADDR 0x50021828
#define AM_REG_INFO0_CUST_KEK_W11_O 0x0000182c
#define AM_REG_INFO0_CUST_KEK_W11_ADDR 0x5002182c
#define AM_REG_INFO0_CUST_KEK_W12_O 0x00001830
#define AM_REG_INFO0_CUST_KEK_W12_ADDR 0x50021830
#define AM_REG_INFO0_CUST_KEK_W13_O 0x00001834
#define AM_REG_INFO0_CUST_KEK_W13_ADDR 0x50021834
#define AM_REG_INFO0_CUST_KEK_W14_O 0x00001838
#define AM_REG_INFO0_CUST_KEK_W14_ADDR 0x50021838
#define AM_REG_INFO0_CUST_KEK_W15_O 0x0000183c
#define AM_REG_INFO0_CUST_KEK_W15_ADDR 0x5002183c
#define AM_REG_INFO0_CUST_KEK_W16_O 0x00001840
#define AM_REG_INFO0_CUST_KEK_W16_ADDR 0x50021840
#define AM_REG_INFO0_CUST_KEK_W17_O 0x00001844
#define AM_REG_INFO0_CUST_KEK_W17_ADDR 0x50021844
#define AM_REG_INFO0_CUST_KEK_W18_O 0x00001848
#define AM_REG_INFO0_CUST_KEK_W18_ADDR 0x50021848
#define AM_REG_INFO0_CUST_KEK_W19_O 0x0000184c
#define AM_REG_INFO0_CUST_KEK_W19_ADDR 0x5002184c
#define AM_REG_INFO0_CUST_KEK_W20_O 0x00001850
#define AM_REG_INFO0_CUST_KEK_W20_ADDR 0x50021850
#define AM_REG_INFO0_CUST_KEK_W21_O 0x00001854
#define AM_REG_INFO0_CUST_KEK_W21_ADDR 0x50021854
#define AM_REG_INFO0_CUST_KEK_W22_O 0x00001858
#define AM_REG_INFO0_CUST_KEK_W22_ADDR 0x50021858
#define AM_REG_INFO0_CUST_KEK_W23_O 0x0000185c
#define AM_REG_INFO0_CUST_KEK_W23_ADDR 0x5002185c
#define AM_REG_INFO0_CUST_KEK_W24_O 0x00001860
#define AM_REG_INFO0_CUST_KEK_W24_ADDR 0x50021860
#define AM_REG_INFO0_CUST_KEK_W25_O 0x00001864
#define AM_REG_INFO0_CUST_KEK_W25_ADDR 0x50021864
#define AM_REG_INFO0_CUST_KEK_W26_O 0x00001868
#define AM_REG_INFO0_CUST_KEK_W26_ADDR 0x50021868
#define AM_REG_INFO0_CUST_KEK_W27_O 0x0000186c
#define AM_REG_INFO0_CUST_KEK_W27_ADDR 0x5002186c
#define AM_REG_INFO0_CUST_KEK_W28_O 0x00001870
#define AM_REG_INFO0_CUST_KEK_W28_ADDR 0x50021870
#define AM_REG_INFO0_CUST_KEK_W29_O 0x00001874
#define AM_REG_INFO0_CUST_KEK_W29_ADDR 0x50021874
#define AM_REG_INFO0_CUST_KEK_W30_O 0x00001878
#define AM_REG_INFO0_CUST_KEK_W30_ADDR 0x50021878
#define AM_REG_INFO0_CUST_KEK_W31_O 0x0000187c
#define AM_REG_INFO0_CUST_KEK_W31_ADDR 0x5002187c
#define AM_REG_INFO0_CUST_AUTH_W0_O 0x00001880
#define AM_REG_INFO0_CUST_AUTH_W0_ADDR 0x50021880
#define AM_REG_INFO0_CUST_AUTH_W1_O 0x00001884
#define AM_REG_INFO0_CUST_AUTH_W1_ADDR 0x50021884
#define AM_REG_INFO0_CUST_AUTH_W2_O 0x00001888
#define AM_REG_INFO0_CUST_AUTH_W2_ADDR 0x50021888
#define AM_REG_INFO0_CUST_AUTH_W3_O 0x0000188c
#define AM_REG_INFO0_CUST_AUTH_W3_ADDR 0x5002188c
#define AM_REG_INFO0_CUST_AUTH_W4_O 0x00001890
#define AM_REG_INFO0_CUST_AUTH_W4_ADDR 0x50021890
#define AM_REG_INFO0_CUST_AUTH_W5_O 0x00001894
#define AM_REG_INFO0_CUST_AUTH_W5_ADDR 0x50021894
#define AM_REG_INFO0_CUST_AUTH_W6_O 0x00001898
#define AM_REG_INFO0_CUST_AUTH_W6_ADDR 0x50021898
#define AM_REG_INFO0_CUST_AUTH_W7_O 0x0000189c
#define AM_REG_INFO0_CUST_AUTH_W7_ADDR 0x5002189c
#define AM_REG_INFO0_CUST_AUTH_W8_O 0x000018a0
#define AM_REG_INFO0_CUST_AUTH_W8_ADDR 0x500218a0
#define AM_REG_INFO0_CUST_AUTH_W9_O 0x000018a4
#define AM_REG_INFO0_CUST_AUTH_W9_ADDR 0x500218a4
#define AM_REG_INFO0_CUST_AUTH_W10_O 0x000018a8
#define AM_REG_INFO0_CUST_AUTH_W10_ADDR 0x500218a8
#define AM_REG_INFO0_CUST_AUTH_W11_O 0x000018ac
#define AM_REG_INFO0_CUST_AUTH_W11_ADDR 0x500218ac
#define AM_REG_INFO0_CUST_AUTH_W12_O 0x000018b0
#define AM_REG_INFO0_CUST_AUTH_W12_ADDR 0x500218b0
#define AM_REG_INFO0_CUST_AUTH_W13_O 0x000018b4
#define AM_REG_INFO0_CUST_AUTH_W13_ADDR 0x500218b4
#define AM_REG_INFO0_CUST_AUTH_W14_O 0x000018b8
#define AM_REG_INFO0_CUST_AUTH_W14_ADDR 0x500218b8
#define AM_REG_INFO0_CUST_AUTH_W15_O 0x000018bc
#define AM_REG_INFO0_CUST_AUTH_W15_ADDR 0x500218bc
#define AM_REG_INFO0_CUST_AUTH_W16_O 0x000018c0
#define AM_REG_INFO0_CUST_AUTH_W16_ADDR 0x500218c0
#define AM_REG_INFO0_CUST_AUTH_W17_O 0x000018c4
#define AM_REG_INFO0_CUST_AUTH_W17_ADDR 0x500218c4
#define AM_REG_INFO0_CUST_AUTH_W18_O 0x000018c8
#define AM_REG_INFO0_CUST_AUTH_W18_ADDR 0x500218c8
#define AM_REG_INFO0_CUST_AUTH_W19_O 0x000018cc
#define AM_REG_INFO0_CUST_AUTH_W19_ADDR 0x500218cc
#define AM_REG_INFO0_CUST_AUTH_W20_O 0x000018d0
#define AM_REG_INFO0_CUST_AUTH_W20_ADDR 0x500218d0
#define AM_REG_INFO0_CUST_AUTH_W21_O 0x000018d4
#define AM_REG_INFO0_CUST_AUTH_W21_ADDR 0x500218d4
#define AM_REG_INFO0_CUST_AUTH_W22_O 0x000018d8
#define AM_REG_INFO0_CUST_AUTH_W22_ADDR 0x500218d8
#define AM_REG_INFO0_CUST_AUTH_W23_O 0x000018dc
#define AM_REG_INFO0_CUST_AUTH_W23_ADDR 0x500218dc
#define AM_REG_INFO0_CUST_AUTH_W24_O 0x000018e0
#define AM_REG_INFO0_CUST_AUTH_W24_ADDR 0x500218e0
#define AM_REG_INFO0_CUST_AUTH_W25_O 0x000018e4
#define AM_REG_INFO0_CUST_AUTH_W25_ADDR 0x500218e4
#define AM_REG_INFO0_CUST_AUTH_W26_O 0x000018e8
#define AM_REG_INFO0_CUST_AUTH_W26_ADDR 0x500218e8
#define AM_REG_INFO0_CUST_AUTH_W27_O 0x000018ec
#define AM_REG_INFO0_CUST_AUTH_W27_ADDR 0x500218ec
#define AM_REG_INFO0_CUST_AUTH_W28_O 0x000018f0
#define AM_REG_INFO0_CUST_AUTH_W28_ADDR 0x500218f0
#define AM_REG_INFO0_CUST_AUTH_W29_O 0x000018f4
#define AM_REG_INFO0_CUST_AUTH_W29_ADDR 0x500218f4
#define AM_REG_INFO0_CUST_AUTH_W30_O 0x000018f8
#define AM_REG_INFO0_CUST_AUTH_W30_ADDR 0x500218f8
#define AM_REG_INFO0_CUST_AUTH_W31_O 0x000018fc
#define AM_REG_INFO0_CUST_AUTH_W31_ADDR 0x500218fc
#define AM_REG_INFO0_CUST_PUBKEY_W0_O 0x00001900
#define AM_REG_INFO0_CUST_PUBKEY_W0_ADDR 0x50021900
#define AM_REG_INFO0_CUST_PUBKEY_W1_O 0x00001904
#define AM_REG_INFO0_CUST_PUBKEY_W1_ADDR 0x50021904
#define AM_REG_INFO0_CUST_PUBKEY_W2_O 0x00001908
#define AM_REG_INFO0_CUST_PUBKEY_W2_ADDR 0x50021908
#define AM_REG_INFO0_CUST_PUBKEY_W3_O 0x0000190c
#define AM_REG_INFO0_CUST_PUBKEY_W3_ADDR 0x5002190c
#define AM_REG_INFO0_CUST_PUBKEY_W4_O 0x00001910
#define AM_REG_INFO0_CUST_PUBKEY_W4_ADDR 0x50021910
#define AM_REG_INFO0_CUST_PUBKEY_W5_O 0x00001914
#define AM_REG_INFO0_CUST_PUBKEY_W5_ADDR 0x50021914
#define AM_REG_INFO0_CUST_PUBKEY_W6_O 0x00001918
#define AM_REG_INFO0_CUST_PUBKEY_W6_ADDR 0x50021918
#define AM_REG_INFO0_CUST_PUBKEY_W7_O 0x0000191c
#define AM_REG_INFO0_CUST_PUBKEY_W7_ADDR 0x5002191c
#define AM_REG_INFO0_CUST_PUBKEY_W8_O 0x00001920
#define AM_REG_INFO0_CUST_PUBKEY_W8_ADDR 0x50021920
#define AM_REG_INFO0_CUST_PUBKEY_W9_O 0x00001924
#define AM_REG_INFO0_CUST_PUBKEY_W9_ADDR 0x50021924
#define AM_REG_INFO0_CUST_PUBKEY_W10_O 0x00001928
#define AM_REG_INFO0_CUST_PUBKEY_W10_ADDR 0x50021928
#define AM_REG_INFO0_CUST_PUBKEY_W11_O 0x0000192c
#define AM_REG_INFO0_CUST_PUBKEY_W11_ADDR 0x5002192c
#define AM_REG_INFO0_CUST_PUBKEY_W12_O 0x00001930
#define AM_REG_INFO0_CUST_PUBKEY_W12_ADDR 0x50021930
#define AM_REG_INFO0_CUST_PUBKEY_W13_O 0x00001934
#define AM_REG_INFO0_CUST_PUBKEY_W13_ADDR 0x50021934
#define AM_REG_INFO0_CUST_PUBKEY_W14_O 0x00001938
#define AM_REG_INFO0_CUST_PUBKEY_W14_ADDR 0x50021938
#define AM_REG_INFO0_CUST_PUBKEY_W15_O 0x0000193c
#define AM_REG_INFO0_CUST_PUBKEY_W15_ADDR 0x5002193c
#define AM_REG_INFO0_CUST_PUBKEY_W16_O 0x00001940
#define AM_REG_INFO0_CUST_PUBKEY_W16_ADDR 0x50021940
#define AM_REG_INFO0_CUST_PUBKEY_W17_O 0x00001944
#define AM_REG_INFO0_CUST_PUBKEY_W17_ADDR 0x50021944
#define AM_REG_INFO0_CUST_PUBKEY_W18_O 0x00001948
#define AM_REG_INFO0_CUST_PUBKEY_W18_ADDR 0x50021948
#define AM_REG_INFO0_CUST_PUBKEY_W19_O 0x0000194c
#define AM_REG_INFO0_CUST_PUBKEY_W19_ADDR 0x5002194c
#define AM_REG_INFO0_CUST_PUBKEY_W20_O 0x00001950
#define AM_REG_INFO0_CUST_PUBKEY_W20_ADDR 0x50021950
#define AM_REG_INFO0_CUST_PUBKEY_W21_O 0x00001954
#define AM_REG_INFO0_CUST_PUBKEY_W21_ADDR 0x50021954
#define AM_REG_INFO0_CUST_PUBKEY_W22_O 0x00001958
#define AM_REG_INFO0_CUST_PUBKEY_W22_ADDR 0x50021958
#define AM_REG_INFO0_CUST_PUBKEY_W23_O 0x0000195c
#define AM_REG_INFO0_CUST_PUBKEY_W23_ADDR 0x5002195c
#define AM_REG_INFO0_CUST_PUBKEY_W24_O 0x00001960
#define AM_REG_INFO0_CUST_PUBKEY_W24_ADDR 0x50021960
#define AM_REG_INFO0_CUST_PUBKEY_W25_O 0x00001964
#define AM_REG_INFO0_CUST_PUBKEY_W25_ADDR 0x50021964
#define AM_REG_INFO0_CUST_PUBKEY_W26_O 0x00001968
#define AM_REG_INFO0_CUST_PUBKEY_W26_ADDR 0x50021968
#define AM_REG_INFO0_CUST_PUBKEY_W27_O 0x0000196c
#define AM_REG_INFO0_CUST_PUBKEY_W27_ADDR 0x5002196c
#define AM_REG_INFO0_CUST_PUBKEY_W28_O 0x00001970
#define AM_REG_INFO0_CUST_PUBKEY_W28_ADDR 0x50021970
#define AM_REG_INFO0_CUST_PUBKEY_W29_O 0x00001974
#define AM_REG_INFO0_CUST_PUBKEY_W29_ADDR 0x50021974
#define AM_REG_INFO0_CUST_PUBKEY_W30_O 0x00001978
#define AM_REG_INFO0_CUST_PUBKEY_W30_ADDR 0x50021978
#define AM_REG_INFO0_CUST_PUBKEY_W31_O 0x0000197c
#define AM_REG_INFO0_CUST_PUBKEY_W31_ADDR 0x5002197c
#define AM_REG_INFO0_CUST_PUBKEY_W32_O 0x00001980
#define AM_REG_INFO0_CUST_PUBKEY_W32_ADDR 0x50021980
#define AM_REG_INFO0_CUST_PUBKEY_W33_O 0x00001984
#define AM_REG_INFO0_CUST_PUBKEY_W33_ADDR 0x50021984
#define AM_REG_INFO0_CUST_PUBKEY_W34_O 0x00001988
#define AM_REG_INFO0_CUST_PUBKEY_W34_ADDR 0x50021988
#define AM_REG_INFO0_CUST_PUBKEY_W35_O 0x0000198c
#define AM_REG_INFO0_CUST_PUBKEY_W35_ADDR 0x5002198c
#define AM_REG_INFO0_CUST_PUBKEY_W36_O 0x00001990
#define AM_REG_INFO0_CUST_PUBKEY_W36_ADDR 0x50021990
#define AM_REG_INFO0_CUST_PUBKEY_W37_O 0x00001994
#define AM_REG_INFO0_CUST_PUBKEY_W37_ADDR 0x50021994
#define AM_REG_INFO0_CUST_PUBKEY_W38_O 0x00001998
#define AM_REG_INFO0_CUST_PUBKEY_W38_ADDR 0x50021998
#define AM_REG_INFO0_CUST_PUBKEY_W39_O 0x0000199c
#define AM_REG_INFO0_CUST_PUBKEY_W39_ADDR 0x5002199c
#define AM_REG_INFO0_CUST_PUBKEY_W40_O 0x000019a0
#define AM_REG_INFO0_CUST_PUBKEY_W40_ADDR 0x500219a0
#define AM_REG_INFO0_CUST_PUBKEY_W41_O 0x000019a4
#define AM_REG_INFO0_CUST_PUBKEY_W41_ADDR 0x500219a4
#define AM_REG_INFO0_CUST_PUBKEY_W42_O 0x000019a8
#define AM_REG_INFO0_CUST_PUBKEY_W42_ADDR 0x500219a8
#define AM_REG_INFO0_CUST_PUBKEY_W43_O 0x000019ac
#define AM_REG_INFO0_CUST_PUBKEY_W43_ADDR 0x500219ac
#define AM_REG_INFO0_CUST_PUBKEY_W44_O 0x000019b0
#define AM_REG_INFO0_CUST_PUBKEY_W44_ADDR 0x500219b0
#define AM_REG_INFO0_CUST_PUBKEY_W45_O 0x000019b4
#define AM_REG_INFO0_CUST_PUBKEY_W45_ADDR 0x500219b4
#define AM_REG_INFO0_CUST_PUBKEY_W46_O 0x000019b8
#define AM_REG_INFO0_CUST_PUBKEY_W46_ADDR 0x500219b8
#define AM_REG_INFO0_CUST_PUBKEY_W47_O 0x000019bc
#define AM_REG_INFO0_CUST_PUBKEY_W47_ADDR 0x500219bc
#define AM_REG_INFO0_CUST_PUBKEY_W48_O 0x000019c0
#define AM_REG_INFO0_CUST_PUBKEY_W48_ADDR 0x500219c0
#define AM_REG_INFO0_CUST_PUBKEY_W49_O 0x000019c4
#define AM_REG_INFO0_CUST_PUBKEY_W49_ADDR 0x500219c4
#define AM_REG_INFO0_CUST_PUBKEY_W50_O 0x000019c8
#define AM_REG_INFO0_CUST_PUBKEY_W50_ADDR 0x500219c8
#define AM_REG_INFO0_CUST_PUBKEY_W51_O 0x000019cc
#define AM_REG_INFO0_CUST_PUBKEY_W51_ADDR 0x500219cc
#define AM_REG_INFO0_CUST_PUBKEY_W52_O 0x000019d0
#define AM_REG_INFO0_CUST_PUBKEY_W52_ADDR 0x500219d0
#define AM_REG_INFO0_CUST_PUBKEY_W53_O 0x000019d4
#define AM_REG_INFO0_CUST_PUBKEY_W53_ADDR 0x500219d4
#define AM_REG_INFO0_CUST_PUBKEY_W54_O 0x000019d8
#define AM_REG_INFO0_CUST_PUBKEY_W54_ADDR 0x500219d8
#define AM_REG_INFO0_CUST_PUBKEY_W55_O 0x000019dc
#define AM_REG_INFO0_CUST_PUBKEY_W55_ADDR 0x500219dc
#define AM_REG_INFO0_CUST_PUBKEY_W56_O 0x000019e0
#define AM_REG_INFO0_CUST_PUBKEY_W56_ADDR 0x500219e0
#define AM_REG_INFO0_CUST_PUBKEY_W57_O 0x000019e4
#define AM_REG_INFO0_CUST_PUBKEY_W57_ADDR 0x500219e4
#define AM_REG_INFO0_CUST_PUBKEY_W58_O 0x000019e8
#define AM_REG_INFO0_CUST_PUBKEY_W58_ADDR 0x500219e8
#define AM_REG_INFO0_CUST_PUBKEY_W59_O 0x000019ec
#define AM_REG_INFO0_CUST_PUBKEY_W59_ADDR 0x500219ec
#define AM_REG_INFO0_CUST_PUBKEY_W60_O 0x000019f0
#define AM_REG_INFO0_CUST_PUBKEY_W60_ADDR 0x500219f0
#define AM_REG_INFO0_CUST_PUBKEY_W61_O 0x000019f4
#define AM_REG_INFO0_CUST_PUBKEY_W61_ADDR 0x500219f4
#define AM_REG_INFO0_CUST_PUBKEY_W62_O 0x000019f8
#define AM_REG_INFO0_CUST_PUBKEY_W62_ADDR 0x500219f8
#define AM_REG_INFO0_CUST_PUBKEY_W63_O 0x000019fc
#define AM_REG_INFO0_CUST_PUBKEY_W63_ADDR 0x500219fc
#define AM_REG_INFO0_CUSTOMER_KEY0_O 0x00001a00
#define AM_REG_INFO0_CUSTOMER_KEY0_ADDR 0x50021a00
#define AM_REG_INFO0_CUSTOMER_KEY1_O 0x00001a04
#define AM_REG_INFO0_CUSTOMER_KEY1_ADDR 0x50021a04
#define AM_REG_INFO0_CUSTOMER_KEY2_O 0x00001a08
#define AM_REG_INFO0_CUSTOMER_KEY2_ADDR 0x50021a08
#define AM_REG_INFO0_CUSTOMER_KEY3_O 0x00001a0c
#define AM_REG_INFO0_CUSTOMER_KEY3_ADDR 0x50021a0c
#define AM_REG_INFO0_CUST_PUBHASH_W0_O 0x00001a10
#define AM_REG_INFO0_CUST_PUBHASH_W0_ADDR 0x50021a10
#define AM_REG_INFO0_CUST_PUBHASH_W1_O 0x00001a14
#define AM_REG_INFO0_CUST_PUBHASH_W1_ADDR 0x50021a14
#define AM_REG_INFO0_CUST_PUBHASH_W2_O 0x00001a18
#define AM_REG_INFO0_CUST_PUBHASH_W2_ADDR 0x50021a18
#define AM_REG_INFO0_CUST_PUBHASH_W3_O 0x00001a1c
#define AM_REG_INFO0_CUST_PUBHASH_W3_ADDR 0x50021a1c
#define AM_REG_INFO0_CUSTID_O 0x00001a20
#define AM_REG_INFO0_CUSTID_ADDR 0x50021a20


#define AM_REG_INFO0_SIGNATURE0_SIG0_S 0
#define AM_REG_INFO0_SIGNATURE0_SIG0_M 0xFFFFFFFF
#define AM_REG_INFO0_SIGNATURE0_SIG0(n) (((uint32_t)(n) << 0) & 0xFFFFFFFF)


#define AM_REG_INFO0_SIGNATURE1_SIG1_S 0
#define AM_REG_INFO0_SIGNATURE1_SIG1_M 0xFFFFFFFF
#define AM_REG_INFO0_SIGNATURE1_SIG1(n) (((uint32_t)(n) << 0) & 0xFFFFFFFF)


#define AM_REG_INFO0_SIGNATURE2_SIG2_S 0
#define AM_REG_INFO0_SIGNATURE2_SIG2_M 0xFFFFFFFF
#define AM_REG_INFO0_SIGNATURE2_SIG2(n) (((uint32_t)(n) << 0) & 0xFFFFFFFF)


#define AM_REG_INFO0_SIGNATURE3_SIG3_S 0
#define AM_REG_INFO0_SIGNATURE3_SIG3_M 0xFFFFFFFF
#define AM_REG_INFO0_SIGNATURE3_SIG3(n) (((uint32_t)(n) << 0) & 0xFFFFFFFF)


#define AM_REG_INFO0_SECURITY_SECPOL_S 24
#define AM_REG_INFO0_SECURITY_SECPOL_M 0x07000000
#define AM_REG_INFO0_SECURITY_SECPOL(n) (((uint32_t)(n) << 24) & 0x07000000)
#define AM_REG_INFO0_SECURITY_KEYWRAP_S 20
#define AM_REG_INFO0_SECURITY_KEYWRAP_M 0x00F00000
#define AM_REG_INFO0_SECURITY_KEYWRAP(n) (((uint32_t)(n) << 20) & 0x00F00000)
#define AM_REG_INFO0_SECURITY_RSVD19_S 19
#define AM_REG_INFO0_SECURITY_RSVD19_M 0x00080000
#define AM_REG_INFO0_SECURITY_RSVD19(n) (((uint32_t)(n) << 19) & 0x00080000)
#define AM_REG_INFO0_SECURITY_SECBOOTONRST_S 16
#define AM_REG_INFO0_SECURITY_SECBOOTONRST_M 0x00070000
#define AM_REG_INFO0_SECURITY_SECBOOTONRST(n) (((uint32_t)(n) << 16) & 0x00070000)
#define AM_REG_INFO0_SECURITY_RSVD15_S 15
#define AM_REG_INFO0_SECURITY_RSVD15_M 0x00008000
#define AM_REG_INFO0_SECURITY_RSVD15(n) (((uint32_t)(n) << 15) & 0x00008000)
#define AM_REG_INFO0_SECURITY_SECBOOT_S 12
#define AM_REG_INFO0_SECURITY_SECBOOT_M 0x00007000
#define AM_REG_INFO0_SECURITY_SECBOOT(n) (((uint32_t)(n) << 12) & 0x00007000)
#define AM_REG_INFO0_SECURITY_PLONEXIT_S 11
#define AM_REG_INFO0_SECURITY_PLONEXIT_M 0x00000800
#define AM_REG_INFO0_SECURITY_PLONEXIT(n) (((uint32_t)(n) << 11) & 0x00000800)
#define AM_REG_INFO0_SECURITY_SDBG_S 10
#define AM_REG_INFO0_SECURITY_SDBG_M 0x00000400
#define AM_REG_INFO0_SECURITY_SDBG(n) (((uint32_t)(n) << 10) & 0x00000400)
#define AM_REG_INFO0_SECURITY_BOOTLOADER_AT_RESET_S 9
#define AM_REG_INFO0_SECURITY_BOOTLOADER_AT_RESET_M 0x00000200
#define AM_REG_INFO0_SECURITY_BOOTLOADER_AT_RESET(n) (((uint32_t)(n) << 9) & 0x00000200)
#define AM_REG_INFO0_SECURITY_EN_CUST_INFO_ERASE_S 8
#define AM_REG_INFO0_SECURITY_EN_CUST_INFO_ERASE_M 0x00000100
#define AM_REG_INFO0_SECURITY_EN_CUST_INFO_ERASE(n) (((uint32_t)(n) << 8) & 0x00000100)
#define AM_REG_INFO0_SECURITY_EN_CUST_INFO_PROG_S 4
#define AM_REG_INFO0_SECURITY_EN_CUST_INFO_PROG_M 0x000000F0
#define AM_REG_INFO0_SECURITY_EN_CUST_INFO_PROG(n) (((uint32_t)(n) << 4) & 0x000000F0)
#define AM_REG_INFO0_SECURITY_SECURE_LOCK_S 3
#define AM_REG_INFO0_SECURITY_SECURE_LOCK_M 0x00000008
#define AM_REG_INFO0_SECURITY_SECURE_LOCK(n) (((uint32_t)(n) << 3) & 0x00000008)
#define AM_REG_INFO0_SECURITY_RSVD02_S 2
#define AM_REG_INFO0_SECURITY_RSVD02_M 0x00000004
#define AM_REG_INFO0_SECURITY_RSVD02(n) (((uint32_t)(n) << 2) & 0x00000004)
#define AM_REG_INFO0_SECURITY_RSVD01_S 1
#define AM_REG_INFO0_SECURITY_RSVD01_M 0x00000002
#define AM_REG_INFO0_SECURITY_RSVD01(n) (((uint32_t)(n) << 1) & 0x00000002)
#define AM_REG_INFO0_SECURITY_DEBUG_PROT_S 0
#define AM_REG_INFO0_SECURITY_DEBUG_PROT_M 0x00000001
#define AM_REG_INFO0_SECURITY_DEBUG_PROT(n) (((uint32_t)(n) << 0) & 0x00000001)


#define AM_REG_INFO0_CUSTOMER_TRIM_BLE_FEM_CTRL_S 3
#define AM_REG_INFO0_CUSTOMER_TRIM_BLE_FEM_CTRL_M 0x00000008
#define AM_REG_INFO0_CUSTOMER_TRIM_BLE_FEM_CTRL(n) (((uint32_t)(n) << 3) & 0x00000008)
#define AM_REG_INFO0_CUSTOMER_TRIM_BLE_FEATURE_enable_S 2
#define AM_REG_INFO0_CUSTOMER_TRIM_BLE_FEATURE_enable_M 0x00000004
#define AM_REG_INFO0_CUSTOMER_TRIM_BLE_FEATURE_enable(n) (((uint32_t)(n) << 2) & 0x00000004)
#define AM_REG_INFO0_CUSTOMER_TRIM_BLE_BUCK_enable_S 1
#define AM_REG_INFO0_CUSTOMER_TRIM_BLE_BUCK_enable_M 0x00000002
#define AM_REG_INFO0_CUSTOMER_TRIM_BLE_BUCK_enable(n) (((uint32_t)(n) << 1) & 0x00000002)
#define AM_REG_INFO0_CUSTOMER_TRIM_SIMO_BUCK_enable_S 0
#define AM_REG_INFO0_CUSTOMER_TRIM_SIMO_BUCK_enable_M 0x00000001
#define AM_REG_INFO0_CUSTOMER_TRIM_SIMO_BUCK_enable(n) (((uint32_t)(n) << 0) & 0x00000001)


#define AM_REG_INFO0_CUSTOMER_TRIM2_XO32M_FREQ_TRIM_S 0
#define AM_REG_INFO0_CUSTOMER_TRIM2_XO32M_FREQ_TRIM_M 0x000007FF
#define AM_REG_INFO0_CUSTOMER_TRIM2_XO32M_FREQ_TRIM(n) (((uint32_t)(n) << 0) & 0x000007FF)


#define AM_REG_INFO0_SECURITY_OVR_POL_S 7
#define AM_REG_INFO0_SECURITY_OVR_POL_M 0x00000080
#define AM_REG_INFO0_SECURITY_OVR_POL(n) (((uint32_t)(n) << 7) & 0x00000080)
#define AM_REG_INFO0_SECURITY_OVR_GPIO_S 0
#define AM_REG_INFO0_SECURITY_OVR_GPIO_M 0x0000007F
#define AM_REG_INFO0_SECURITY_OVR_GPIO(n) (((uint32_t)(n) << 0) & 0x0000007F)


#define AM_REG_INFO0_SECURITY_WIRED_CFG_TIMEOUT_S 16
#define AM_REG_INFO0_SECURITY_WIRED_CFG_TIMEOUT_M 0xFFFF0000
#define AM_REG_INFO0_SECURITY_WIRED_CFG_TIMEOUT(n) (((uint32_t)(n) << 16) & 0xFFFF0000)
#define AM_REG_INFO0_SECURITY_WIRED_CFG_I2CADDR_S 9
#define AM_REG_INFO0_SECURITY_WIRED_CFG_I2CADDR_M 0x0000FE00
#define AM_REG_INFO0_SECURITY_WIRED_CFG_I2CADDR(n) (((uint32_t)(n) << 9) & 0x0000FE00)
#define AM_REG_INFO0_SECURITY_WIRED_CFG_SLVINTPIN_S 3
#define AM_REG_INFO0_SECURITY_WIRED_CFG_SLVINTPIN_M 0x000001F8
#define AM_REG_INFO0_SECURITY_WIRED_CFG_SLVINTPIN(n) (((uint32_t)(n) << 3) & 0x000001F8)
#define AM_REG_INFO0_SECURITY_WIRED_CFG_IFC_S 0
#define AM_REG_INFO0_SECURITY_WIRED_CFG_IFC_M 0x00000007
#define AM_REG_INFO0_SECURITY_WIRED_CFG_IFC(n) (((uint32_t)(n) << 0) & 0x00000007)


#define AM_REG_INFO0_SECURITY_WIRED_IFC_CFG0_BAUDRATE_S 8
#define AM_REG_INFO0_SECURITY_WIRED_IFC_CFG0_BAUDRATE_M 0x0FFFFF00
#define AM_REG_INFO0_SECURITY_WIRED_IFC_CFG0_BAUDRATE(n) (((uint32_t)(n) << 8) & 0x0FFFFF00)
#define AM_REG_INFO0_SECURITY_WIRED_IFC_CFG0_DATALEN_S 6
#define AM_REG_INFO0_SECURITY_WIRED_IFC_CFG0_DATALEN_M 0x000000C0
#define AM_REG_INFO0_SECURITY_WIRED_IFC_CFG0_DATALEN(n) (((uint32_t)(n) << 6) & 0x000000C0)
#define AM_REG_INFO0_SECURITY_WIRED_IFC_CFG0_2STOP_S 5
#define AM_REG_INFO0_SECURITY_WIRED_IFC_CFG0_2STOP_M 0x00000020
#define AM_REG_INFO0_SECURITY_WIRED_IFC_CFG0_2STOP(n) (((uint32_t)(n) << 5) & 0x00000020)
#define AM_REG_INFO0_SECURITY_WIRED_IFC_CFG0_EVEN_S 4
#define AM_REG_INFO0_SECURITY_WIRED_IFC_CFG0_EVEN_M 0x00000010
#define AM_REG_INFO0_SECURITY_WIRED_IFC_CFG0_EVEN(n) (((uint32_t)(n) << 4) & 0x00000010)
#define AM_REG_INFO0_SECURITY_WIRED_IFC_CFG0_PAR_S 3
#define AM_REG_INFO0_SECURITY_WIRED_IFC_CFG0_PAR_M 0x00000008
#define AM_REG_INFO0_SECURITY_WIRED_IFC_CFG0_PAR(n) (((uint32_t)(n) << 3) & 0x00000008)
#define AM_REG_INFO0_SECURITY_WIRED_IFC_CFG0_CTS_S 2
#define AM_REG_INFO0_SECURITY_WIRED_IFC_CFG0_CTS_M 0x00000004
#define AM_REG_INFO0_SECURITY_WIRED_IFC_CFG0_CTS(n) (((uint32_t)(n) << 2) & 0x00000004)
#define AM_REG_INFO0_SECURITY_WIRED_IFC_CFG0_RTS_S 1
#define AM_REG_INFO0_SECURITY_WIRED_IFC_CFG0_RTS_M 0x00000002
#define AM_REG_INFO0_SECURITY_WIRED_IFC_CFG0_RTS(n) (((uint32_t)(n) << 1) & 0x00000002)
#define AM_REG_INFO0_SECURITY_WIRED_IFC_CFG0_UART_S 0
#define AM_REG_INFO0_SECURITY_WIRED_IFC_CFG0_UART_M 0x00000001
#define AM_REG_INFO0_SECURITY_WIRED_IFC_CFG0_UART(n) (((uint32_t)(n) << 0) & 0x00000001)


#define AM_REG_INFO0_SECURITY_WIRED_IFC_CFG1_PIN3_S 24
#define AM_REG_INFO0_SECURITY_WIRED_IFC_CFG1_PIN3_M 0xFF000000
#define AM_REG_INFO0_SECURITY_WIRED_IFC_CFG1_PIN3(n) (((uint32_t)(n) << 24) & 0xFF000000)
#define AM_REG_INFO0_SECURITY_WIRED_IFC_CFG1_PIN2_S 16
#define AM_REG_INFO0_SECURITY_WIRED_IFC_CFG1_PIN2_M 0x00FF0000
#define AM_REG_INFO0_SECURITY_WIRED_IFC_CFG1_PIN2(n) (((uint32_t)(n) << 16) & 0x00FF0000)
#define AM_REG_INFO0_SECURITY_WIRED_IFC_CFG1_PIN1_S 8
#define AM_REG_INFO0_SECURITY_WIRED_IFC_CFG1_PIN1_M 0x0000FF00
#define AM_REG_INFO0_SECURITY_WIRED_IFC_CFG1_PIN1(n) (((uint32_t)(n) << 8) & 0x0000FF00)
#define AM_REG_INFO0_SECURITY_WIRED_IFC_CFG1_PIN0_S 0
#define AM_REG_INFO0_SECURITY_WIRED_IFC_CFG1_PIN0_M 0x000000FF
#define AM_REG_INFO0_SECURITY_WIRED_IFC_CFG1_PIN0(n) (((uint32_t)(n) << 0) & 0x000000FF)


#define AM_REG_INFO0_SECURITY_WIRED_IFC_CFG2_RSVD2_S 24
#define AM_REG_INFO0_SECURITY_WIRED_IFC_CFG2_RSVD2_M 0xFF000000
#define AM_REG_INFO0_SECURITY_WIRED_IFC_CFG2_RSVD2(n) (((uint32_t)(n) << 24) & 0xFF000000)
#define AM_REG_INFO0_SECURITY_WIRED_IFC_CFG2_ALTPADCFG_S 16
#define AM_REG_INFO0_SECURITY_WIRED_IFC_CFG2_ALTPADCFG_M 0x00FF0000
#define AM_REG_INFO0_SECURITY_WIRED_IFC_CFG2_ALTPADCFG(n) (((uint32_t)(n) << 16) & 0x00FF0000)
#define AM_REG_INFO0_SECURITY_WIRED_IFC_CFG2_RSVD1_S 12
#define AM_REG_INFO0_SECURITY_WIRED_IFC_CFG2_RSVD1_M 0x0000F000
#define AM_REG_INFO0_SECURITY_WIRED_IFC_CFG2_RSVD1(n) (((uint32_t)(n) << 12) & 0x0000F000)
#define AM_REG_INFO0_SECURITY_WIRED_IFC_CFG2_GPIOCFG_S 8
#define AM_REG_INFO0_SECURITY_WIRED_IFC_CFG2_GPIOCFG_M 0x00000F00
#define AM_REG_INFO0_SECURITY_WIRED_IFC_CFG2_GPIOCFG(n) (((uint32_t)(n) << 8) & 0x00000F00)
#define AM_REG_INFO0_SECURITY_WIRED_IFC_CFG2_PADCFG_S 0
#define AM_REG_INFO0_SECURITY_WIRED_IFC_CFG2_PADCFG_M 0x000000FF
#define AM_REG_INFO0_SECURITY_WIRED_IFC_CFG2_PADCFG(n) (((uint32_t)(n) << 0) & 0x000000FF)


#define AM_REG_INFO0_SECURITY_WIRED_IFC_CFG3_RSVD2_S 24
#define AM_REG_INFO0_SECURITY_WIRED_IFC_CFG3_RSVD2_M 0xFF000000
#define AM_REG_INFO0_SECURITY_WIRED_IFC_CFG3_RSVD2(n) (((uint32_t)(n) << 24) & 0xFF000000)
#define AM_REG_INFO0_SECURITY_WIRED_IFC_CFG3_ALTPADCFG_S 16
#define AM_REG_INFO0_SECURITY_WIRED_IFC_CFG3_ALTPADCFG_M 0x00FF0000
#define AM_REG_INFO0_SECURITY_WIRED_IFC_CFG3_ALTPADCFG(n) (((uint32_t)(n) << 16) & 0x00FF0000)
#define AM_REG_INFO0_SECURITY_WIRED_IFC_CFG3_RSVD1_S 12
#define AM_REG_INFO0_SECURITY_WIRED_IFC_CFG3_RSVD1_M 0x0000F000
#define AM_REG_INFO0_SECURITY_WIRED_IFC_CFG3_RSVD1(n) (((uint32_t)(n) << 12) & 0x0000F000)
#define AM_REG_INFO0_SECURITY_WIRED_IFC_CFG3_GPIOCFG_S 8
#define AM_REG_INFO0_SECURITY_WIRED_IFC_CFG3_GPIOCFG_M 0x00000F00
#define AM_REG_INFO0_SECURITY_WIRED_IFC_CFG3_GPIOCFG(n) (((uint32_t)(n) << 8) & 0x00000F00)
#define AM_REG_INFO0_SECURITY_WIRED_IFC_CFG3_PADCFG_S 0
#define AM_REG_INFO0_SECURITY_WIRED_IFC_CFG3_PADCFG_M 0x000000FF
#define AM_REG_INFO0_SECURITY_WIRED_IFC_CFG3_PADCFG(n) (((uint32_t)(n) << 0) & 0x000000FF)


#define AM_REG_INFO0_SECURITY_WIRED_IFC_CFG4_RSVD2_S 24
#define AM_REG_INFO0_SECURITY_WIRED_IFC_CFG4_RSVD2_M 0xFF000000
#define AM_REG_INFO0_SECURITY_WIRED_IFC_CFG4_RSVD2(n) (((uint32_t)(n) << 24) & 0xFF000000)
#define AM_REG_INFO0_SECURITY_WIRED_IFC_CFG4_ALTPADCFG_S 16
#define AM_REG_INFO0_SECURITY_WIRED_IFC_CFG4_ALTPADCFG_M 0x00FF0000
#define AM_REG_INFO0_SECURITY_WIRED_IFC_CFG4_ALTPADCFG(n) (((uint32_t)(n) << 16) & 0x00FF0000)
#define AM_REG_INFO0_SECURITY_WIRED_IFC_CFG4_RSVD1_S 12
#define AM_REG_INFO0_SECURITY_WIRED_IFC_CFG4_RSVD1_M 0x0000F000
#define AM_REG_INFO0_SECURITY_WIRED_IFC_CFG4_RSVD1(n) (((uint32_t)(n) << 12) & 0x0000F000)
#define AM_REG_INFO0_SECURITY_WIRED_IFC_CFG4_GPIOCFG_S 8
#define AM_REG_INFO0_SECURITY_WIRED_IFC_CFG4_GPIOCFG_M 0x00000F00
#define AM_REG_INFO0_SECURITY_WIRED_IFC_CFG4_GPIOCFG(n) (((uint32_t)(n) << 8) & 0x00000F00)
#define AM_REG_INFO0_SECURITY_WIRED_IFC_CFG4_PADCFG_S 0
#define AM_REG_INFO0_SECURITY_WIRED_IFC_CFG4_PADCFG_M 0x000000FF
#define AM_REG_INFO0_SECURITY_WIRED_IFC_CFG4_PADCFG(n) (((uint32_t)(n) << 0) & 0x000000FF)


#define AM_REG_INFO0_SECURITY_WIRED_IFC_CFG5_RSVD2_S 24
#define AM_REG_INFO0_SECURITY_WIRED_IFC_CFG5_RSVD2_M 0xFF000000
#define AM_REG_INFO0_SECURITY_WIRED_IFC_CFG5_RSVD2(n) (((uint32_t)(n) << 24) & 0xFF000000)
#define AM_REG_INFO0_SECURITY_WIRED_IFC_CFG5_ALTPADCFG_S 16
#define AM_REG_INFO0_SECURITY_WIRED_IFC_CFG5_ALTPADCFG_M 0x00FF0000
#define AM_REG_INFO0_SECURITY_WIRED_IFC_CFG5_ALTPADCFG(n) (((uint32_t)(n) << 16) & 0x00FF0000)
#define AM_REG_INFO0_SECURITY_WIRED_IFC_CFG5_RSVD1_S 12
#define AM_REG_INFO0_SECURITY_WIRED_IFC_CFG5_RSVD1_M 0x0000F000
#define AM_REG_INFO0_SECURITY_WIRED_IFC_CFG5_RSVD1(n) (((uint32_t)(n) << 12) & 0x0000F000)
#define AM_REG_INFO0_SECURITY_WIRED_IFC_CFG5_GPIOCFG_S 8
#define AM_REG_INFO0_SECURITY_WIRED_IFC_CFG5_GPIOCFG_M 0x00000F00
#define AM_REG_INFO0_SECURITY_WIRED_IFC_CFG5_GPIOCFG(n) (((uint32_t)(n) << 8) & 0x00000F00)
#define AM_REG_INFO0_SECURITY_WIRED_IFC_CFG5_PADCFG_S 0
#define AM_REG_INFO0_SECURITY_WIRED_IFC_CFG5_PADCFG_M 0x000000FF
#define AM_REG_INFO0_SECURITY_WIRED_IFC_CFG5_PADCFG(n) (((uint32_t)(n) << 0) & 0x000000FF)


#define AM_REG_INFO0_SECURITY_VERSION_VERSION_S 0
#define AM_REG_INFO0_SECURITY_VERSION_VERSION_M 0xFFFFFFFF
#define AM_REG_INFO0_SECURITY_VERSION_VERSION(n) (((uint32_t)(n) << 0) & 0xFFFFFFFF)


#define AM_REG_INFO0_SECURITY_SRAM_RESV_SRAM_RESV_S 0
#define AM_REG_INFO0_SECURITY_SRAM_RESV_SRAM_RESV_M 0x0000FFFF
#define AM_REG_INFO0_SECURITY_SRAM_RESV_SRAM_RESV(n) (((uint32_t)(n) << 0) & 0x0000FFFF)


#define AM_REG_INFO0_WRITE_PROTECT_L_CHUNKS_S 0
#define AM_REG_INFO0_WRITE_PROTECT_L_CHUNKS_M 0xFFFFFFFF
#define AM_REG_INFO0_WRITE_PROTECT_L_CHUNKS(n) (((uint32_t)(n) << 0) & 0xFFFFFFFF)


#define AM_REG_INFO0_WRITE_PROTECT_H_CHUNKS_S 0
#define AM_REG_INFO0_WRITE_PROTECT_H_CHUNKS_M 0xFFFFFFFF
#define AM_REG_INFO0_WRITE_PROTECT_H_CHUNKS(n) (((uint32_t)(n) << 0) & 0xFFFFFFFF)


#define AM_REG_INFO0_COPY_PROTECT_L_CHUNKS_S 0
#define AM_REG_INFO0_COPY_PROTECT_L_CHUNKS_M 0xFFFFFFFF
#define AM_REG_INFO0_COPY_PROTECT_L_CHUNKS(n) (((uint32_t)(n) << 0) & 0xFFFFFFFF)


#define AM_REG_INFO0_COPY_PROTECT_H_CHUNKS_S 0
#define AM_REG_INFO0_COPY_PROTECT_H_CHUNKS_M 0xFFFFFFFF
#define AM_REG_INFO0_COPY_PROTECT_H_CHUNKS(n) (((uint32_t)(n) << 0) & 0xFFFFFFFF)


#define AM_REG_INFO0_WRITE_PROTECT_SBL_L_CHUNKS_S 0
#define AM_REG_INFO0_WRITE_PROTECT_SBL_L_CHUNKS_M 0xFFFFFFFF
#define AM_REG_INFO0_WRITE_PROTECT_SBL_L_CHUNKS(n) (((uint32_t)(n) << 0) & 0xFFFFFFFF)


#define AM_REG_INFO0_WRITE_PROTECT_SBL_H_CHUNKS_S 0
#define AM_REG_INFO0_WRITE_PROTECT_SBL_H_CHUNKS_M 0xFFFFFFFF
#define AM_REG_INFO0_WRITE_PROTECT_SBL_H_CHUNKS(n) (((uint32_t)(n) << 0) & 0xFFFFFFFF)


#define AM_REG_INFO0_COPY_PROTECT_SBL_L_CHUNKS_S 0
#define AM_REG_INFO0_COPY_PROTECT_SBL_L_CHUNKS_M 0xFFFFFFFF
#define AM_REG_INFO0_COPY_PROTECT_SBL_L_CHUNKS(n) (((uint32_t)(n) << 0) & 0xFFFFFFFF)


#define AM_REG_INFO0_COPY_PROTECT_SBL_H_CHUNKS_S 0
#define AM_REG_INFO0_COPY_PROTECT_SBL_H_CHUNKS_M 0xFFFFFFFF
#define AM_REG_INFO0_COPY_PROTECT_SBL_H_CHUNKS(n) (((uint32_t)(n) << 0) & 0xFFFFFFFF)


#define AM_REG_INFO0_MAIN_PTR0_PTR0_S 0
#define AM_REG_INFO0_MAIN_PTR0_PTR0_M 0xFFFFFFFF
#define AM_REG_INFO0_MAIN_PTR0_PTR0(n) (((uint32_t)(n) << 0) & 0xFFFFFFFF)


#define AM_REG_INFO0_MAIN_PTR1_PTR1_S 0
#define AM_REG_INFO0_MAIN_PTR1_PTR1_M 0xFFFFFFFF
#define AM_REG_INFO0_MAIN_PTR1_PTR1(n) (((uint32_t)(n) << 0) & 0xFFFFFFFF)


#define AM_REG_INFO0_KREVTRACK_KTRCKER_S 24
#define AM_REG_INFO0_KREVTRACK_KTRCKER_M 0xFF000000
#define AM_REG_INFO0_KREVTRACK_KTRCKER(n) (((uint32_t)(n) << 24) & 0xFF000000)


#define AM_REG_INFO0_AREVTRACK_ATRCKER_S 0
#define AM_REG_INFO0_AREVTRACK_ATRCKER_M 0xFFFFFFFF
#define AM_REG_INFO0_AREVTRACK_ATRCKER(n) (((uint32_t)(n) << 0) & 0xFFFFFFFF)


#define AM_REG_INFO0_OTA_DESCRIPTOR_DESCRIPTOR_S 0
#define AM_REG_INFO0_OTA_DESCRIPTOR_DESCRIPTOR_M 0xFFFFFFFF
#define AM_REG_INFO0_OTA_DESCRIPTOR_DESCRIPTOR(n) (((uint32_t)(n) << 0) & 0xFFFFFFFF)


#define AM_REG_INFO0_MAIN_CNT0_INDXCNTR_S 0
#define AM_REG_INFO0_MAIN_CNT0_INDXCNTR_M 0xFFFFFFFF
#define AM_REG_INFO0_MAIN_CNT0_INDXCNTR(n) (((uint32_t)(n) << 0) & 0xFFFFFFFF)


#define AM_REG_INFO0_MAIN_CNT1_INDXCNTR_S 0
#define AM_REG_INFO0_MAIN_CNT1_INDXCNTR_M 0xFFFFFFFF
#define AM_REG_INFO0_MAIN_CNT1_INDXCNTR(n) (((uint32_t)(n) << 0) & 0xFFFFFFFF)


#define AM_REG_INFO0_CUST_KEK_W0_CUSTKEK_W0_S 0
#define AM_REG_INFO0_CUST_KEK_W0_CUSTKEK_W0_M 0xFFFFFFFF
#define AM_REG_INFO0_CUST_KEK_W0_CUSTKEK_W0(n) (((uint32_t)(n) << 0) & 0xFFFFFFFF)


#define AM_REG_INFO0_CUST_KEK_W1_CUSTKEK_W1_S 0
#define AM_REG_INFO0_CUST_KEK_W1_CUSTKEK_W1_M 0xFFFFFFFF
#define AM_REG_INFO0_CUST_KEK_W1_CUSTKEK_W1(n) (((uint32_t)(n) << 0) & 0xFFFFFFFF)


#define AM_REG_INFO0_CUST_KEK_W2_CUSTKEK_W2_S 0
#define AM_REG_INFO0_CUST_KEK_W2_CUSTKEK_W2_M 0xFFFFFFFF
#define AM_REG_INFO0_CUST_KEK_W2_CUSTKEK_W2(n) (((uint32_t)(n) << 0) & 0xFFFFFFFF)


#define AM_REG_INFO0_CUST_KEK_W3_CUSTKEK_W3_S 0
#define AM_REG_INFO0_CUST_KEK_W3_CUSTKEK_W3_M 0xFFFFFFFF
#define AM_REG_INFO0_CUST_KEK_W3_CUSTKEK_W3(n) (((uint32_t)(n) << 0) & 0xFFFFFFFF)


#define AM_REG_INFO0_CUST_KEK_W4_CUSTKEK_W4_S 0
#define AM_REG_INFO0_CUST_KEK_W4_CUSTKEK_W4_M 0xFFFFFFFF
#define AM_REG_INFO0_CUST_KEK_W4_CUSTKEK_W4(n) (((uint32_t)(n) << 0) & 0xFFFFFFFF)


#define AM_REG_INFO0_CUST_KEK_W5_CUSTKEK_W5_S 0
#define AM_REG_INFO0_CUST_KEK_W5_CUSTKEK_W5_M 0xFFFFFFFF
#define AM_REG_INFO0_CUST_KEK_W5_CUSTKEK_W5(n) (((uint32_t)(n) << 0) & 0xFFFFFFFF)


#define AM_REG_INFO0_CUST_KEK_W6_CUSTKEK_W6_S 0
#define AM_REG_INFO0_CUST_KEK_W6_CUSTKEK_W6_M 0xFFFFFFFF
#define AM_REG_INFO0_CUST_KEK_W6_CUSTKEK_W6(n) (((uint32_t)(n) << 0) & 0xFFFFFFFF)


#define AM_REG_INFO0_CUST_KEK_W7_CUSTKEK_W7_S 0
#define AM_REG_INFO0_CUST_KEK_W7_CUSTKEK_W7_M 0xFFFFFFFF
#define AM_REG_INFO0_CUST_KEK_W7_CUSTKEK_W7(n) (((uint32_t)(n) << 0) & 0xFFFFFFFF)


#define AM_REG_INFO0_CUST_KEK_W8_CUSTKEK_W8_S 0
#define AM_REG_INFO0_CUST_KEK_W8_CUSTKEK_W8_M 0xFFFFFFFF
#define AM_REG_INFO0_CUST_KEK_W8_CUSTKEK_W8(n) (((uint32_t)(n) << 0) & 0xFFFFFFFF)


#define AM_REG_INFO0_CUST_KEK_W9_CUSTKEK_W9_S 0
#define AM_REG_INFO0_CUST_KEK_W9_CUSTKEK_W9_M 0xFFFFFFFF
#define AM_REG_INFO0_CUST_KEK_W9_CUSTKEK_W9(n) (((uint32_t)(n) << 0) & 0xFFFFFFFF)


#define AM_REG_INFO0_CUST_KEK_W10_CUSTKEK_W10_S 0
#define AM_REG_INFO0_CUST_KEK_W10_CUSTKEK_W10_M 0xFFFFFFFF
#define AM_REG_INFO0_CUST_KEK_W10_CUSTKEK_W10(n) (((uint32_t)(n) << 0) & 0xFFFFFFFF)


#define AM_REG_INFO0_CUST_KEK_W11_CUSTKEK_W11_S 0
#define AM_REG_INFO0_CUST_KEK_W11_CUSTKEK_W11_M 0xFFFFFFFF
#define AM_REG_INFO0_CUST_KEK_W11_CUSTKEK_W11(n) (((uint32_t)(n) << 0) & 0xFFFFFFFF)


#define AM_REG_INFO0_CUST_KEK_W12_CUSTKEK_W12_S 0
#define AM_REG_INFO0_CUST_KEK_W12_CUSTKEK_W12_M 0xFFFFFFFF
#define AM_REG_INFO0_CUST_KEK_W12_CUSTKEK_W12(n) (((uint32_t)(n) << 0) & 0xFFFFFFFF)


#define AM_REG_INFO0_CUST_KEK_W13_CUSTKEK_W13_S 0
#define AM_REG_INFO0_CUST_KEK_W13_CUSTKEK_W13_M 0xFFFFFFFF
#define AM_REG_INFO0_CUST_KEK_W13_CUSTKEK_W13(n) (((uint32_t)(n) << 0) & 0xFFFFFFFF)


#define AM_REG_INFO0_CUST_KEK_W14_CUSTKEK_W14_S 0
#define AM_REG_INFO0_CUST_KEK_W14_CUSTKEK_W14_M 0xFFFFFFFF
#define AM_REG_INFO0_CUST_KEK_W14_CUSTKEK_W14(n) (((uint32_t)(n) << 0) & 0xFFFFFFFF)


#define AM_REG_INFO0_CUST_KEK_W15_CUSTKEK_W15_S 0
#define AM_REG_INFO0_CUST_KEK_W15_CUSTKEK_W15_M 0xFFFFFFFF
#define AM_REG_INFO0_CUST_KEK_W15_CUSTKEK_W15(n) (((uint32_t)(n) << 0) & 0xFFFFFFFF)


#define AM_REG_INFO0_CUST_KEK_W16_CUSTKEK_W16_S 0
#define AM_REG_INFO0_CUST_KEK_W16_CUSTKEK_W16_M 0xFFFFFFFF
#define AM_REG_INFO0_CUST_KEK_W16_CUSTKEK_W16(n) (((uint32_t)(n) << 0) & 0xFFFFFFFF)


#define AM_REG_INFO0_CUST_KEK_W17_CUSTKEK_W17_S 0
#define AM_REG_INFO0_CUST_KEK_W17_CUSTKEK_W17_M 0xFFFFFFFF
#define AM_REG_INFO0_CUST_KEK_W17_CUSTKEK_W17(n) (((uint32_t)(n) << 0) & 0xFFFFFFFF)


#define AM_REG_INFO0_CUST_KEK_W18_CUSTKEK_W18_S 0
#define AM_REG_INFO0_CUST_KEK_W18_CUSTKEK_W18_M 0xFFFFFFFF
#define AM_REG_INFO0_CUST_KEK_W18_CUSTKEK_W18(n) (((uint32_t)(n) << 0) & 0xFFFFFFFF)


#define AM_REG_INFO0_CUST_KEK_W19_CUSTKEK_W19_S 0
#define AM_REG_INFO0_CUST_KEK_W19_CUSTKEK_W19_M 0xFFFFFFFF
#define AM_REG_INFO0_CUST_KEK_W19_CUSTKEK_W19(n) (((uint32_t)(n) << 0) & 0xFFFFFFFF)


#define AM_REG_INFO0_CUST_KEK_W20_CUSTKEK_W20_S 0
#define AM_REG_INFO0_CUST_KEK_W20_CUSTKEK_W20_M 0xFFFFFFFF
#define AM_REG_INFO0_CUST_KEK_W20_CUSTKEK_W20(n) (((uint32_t)(n) << 0) & 0xFFFFFFFF)


#define AM_REG_INFO0_CUST_KEK_W21_CUSTKEK_W21_S 0
#define AM_REG_INFO0_CUST_KEK_W21_CUSTKEK_W21_M 0xFFFFFFFF
#define AM_REG_INFO0_CUST_KEK_W21_CUSTKEK_W21(n) (((uint32_t)(n) << 0) & 0xFFFFFFFF)


#define AM_REG_INFO0_CUST_KEK_W22_CUSTKEK_W22_S 0
#define AM_REG_INFO0_CUST_KEK_W22_CUSTKEK_W22_M 0xFFFFFFFF
#define AM_REG_INFO0_CUST_KEK_W22_CUSTKEK_W22(n) (((uint32_t)(n) << 0) & 0xFFFFFFFF)


#define AM_REG_INFO0_CUST_KEK_W23_CUSTKEK_W23_S 0
#define AM_REG_INFO0_CUST_KEK_W23_CUSTKEK_W23_M 0xFFFFFFFF
#define AM_REG_INFO0_CUST_KEK_W23_CUSTKEK_W23(n) (((uint32_t)(n) << 0) & 0xFFFFFFFF)


#define AM_REG_INFO0_CUST_KEK_W24_CUSTKEK_W24_S 0
#define AM_REG_INFO0_CUST_KEK_W24_CUSTKEK_W24_M 0xFFFFFFFF
#define AM_REG_INFO0_CUST_KEK_W24_CUSTKEK_W24(n) (((uint32_t)(n) << 0) & 0xFFFFFFFF)


#define AM_REG_INFO0_CUST_KEK_W25_CUSTKEK_W25_S 0
#define AM_REG_INFO0_CUST_KEK_W25_CUSTKEK_W25_M 0xFFFFFFFF
#define AM_REG_INFO0_CUST_KEK_W25_CUSTKEK_W25(n) (((uint32_t)(n) << 0) & 0xFFFFFFFF)


#define AM_REG_INFO0_CUST_KEK_W26_CUSTKEK_W26_S 0
#define AM_REG_INFO0_CUST_KEK_W26_CUSTKEK_W26_M 0xFFFFFFFF
#define AM_REG_INFO0_CUST_KEK_W26_CUSTKEK_W26(n) (((uint32_t)(n) << 0) & 0xFFFFFFFF)


#define AM_REG_INFO0_CUST_KEK_W27_CUSTKEK_W27_S 0
#define AM_REG_INFO0_CUST_KEK_W27_CUSTKEK_W27_M 0xFFFFFFFF
#define AM_REG_INFO0_CUST_KEK_W27_CUSTKEK_W27(n) (((uint32_t)(n) << 0) & 0xFFFFFFFF)


#define AM_REG_INFO0_CUST_KEK_W28_CUSTKEK_W28_S 0
#define AM_REG_INFO0_CUST_KEK_W28_CUSTKEK_W28_M 0xFFFFFFFF
#define AM_REG_INFO0_CUST_KEK_W28_CUSTKEK_W28(n) (((uint32_t)(n) << 0) & 0xFFFFFFFF)


#define AM_REG_INFO0_CUST_KEK_W29_CUSTKEK_W29_S 0
#define AM_REG_INFO0_CUST_KEK_W29_CUSTKEK_W29_M 0xFFFFFFFF
#define AM_REG_INFO0_CUST_KEK_W29_CUSTKEK_W29(n) (((uint32_t)(n) << 0) & 0xFFFFFFFF)


#define AM_REG_INFO0_CUST_KEK_W30_CUSTKEK_W30_S 0
#define AM_REG_INFO0_CUST_KEK_W30_CUSTKEK_W30_M 0xFFFFFFFF
#define AM_REG_INFO0_CUST_KEK_W30_CUSTKEK_W30(n) (((uint32_t)(n) << 0) & 0xFFFFFFFF)


#define AM_REG_INFO0_CUST_KEK_W31_CUSTKEK_W31_S 0
#define AM_REG_INFO0_CUST_KEK_W31_CUSTKEK_W31_M 0xFFFFFFFF
#define AM_REG_INFO0_CUST_KEK_W31_CUSTKEK_W31(n) (((uint32_t)(n) << 0) & 0xFFFFFFFF)


#define AM_REG_INFO0_CUST_AUTH_W0_CUSTAUTH_W0_S 0
#define AM_REG_INFO0_CUST_AUTH_W0_CUSTAUTH_W0_M 0xFFFFFFFF
#define AM_REG_INFO0_CUST_AUTH_W0_CUSTAUTH_W0(n) (((uint32_t)(n) << 0) & 0xFFFFFFFF)


#define AM_REG_INFO0_CUST_AUTH_W1_CUSTAUTH_W1_S 0
#define AM_REG_INFO0_CUST_AUTH_W1_CUSTAUTH_W1_M 0xFFFFFFFF
#define AM_REG_INFO0_CUST_AUTH_W1_CUSTAUTH_W1(n) (((uint32_t)(n) << 0) & 0xFFFFFFFF)


#define AM_REG_INFO0_CUST_AUTH_W2_CUSTAUTH_W2_S 0
#define AM_REG_INFO0_CUST_AUTH_W2_CUSTAUTH_W2_M 0xFFFFFFFF
#define AM_REG_INFO0_CUST_AUTH_W2_CUSTAUTH_W2(n) (((uint32_t)(n) << 0) & 0xFFFFFFFF)


#define AM_REG_INFO0_CUST_AUTH_W3_CUSTAUTH_W3_S 0
#define AM_REG_INFO0_CUST_AUTH_W3_CUSTAUTH_W3_M 0xFFFFFFFF
#define AM_REG_INFO0_CUST_AUTH_W3_CUSTAUTH_W3(n) (((uint32_t)(n) << 0) & 0xFFFFFFFF)


#define AM_REG_INFO0_CUST_AUTH_W4_CUSTAUTH_W4_S 0
#define AM_REG_INFO0_CUST_AUTH_W4_CUSTAUTH_W4_M 0xFFFFFFFF
#define AM_REG_INFO0_CUST_AUTH_W4_CUSTAUTH_W4(n) (((uint32_t)(n) << 0) & 0xFFFFFFFF)


#define AM_REG_INFO0_CUST_AUTH_W5_CUSTAUTH_W5_S 0
#define AM_REG_INFO0_CUST_AUTH_W5_CUSTAUTH_W5_M 0xFFFFFFFF
#define AM_REG_INFO0_CUST_AUTH_W5_CUSTAUTH_W5(n) (((uint32_t)(n) << 0) & 0xFFFFFFFF)


#define AM_REG_INFO0_CUST_AUTH_W6_CUSTAUTH_W6_S 0
#define AM_REG_INFO0_CUST_AUTH_W6_CUSTAUTH_W6_M 0xFFFFFFFF
#define AM_REG_INFO0_CUST_AUTH_W6_CUSTAUTH_W6(n) (((uint32_t)(n) << 0) & 0xFFFFFFFF)


#define AM_REG_INFO0_CUST_AUTH_W7_CUSTAUTH_W7_S 0
#define AM_REG_INFO0_CUST_AUTH_W7_CUSTAUTH_W7_M 0xFFFFFFFF
#define AM_REG_INFO0_CUST_AUTH_W7_CUSTAUTH_W7(n) (((uint32_t)(n) << 0) & 0xFFFFFFFF)


#define AM_REG_INFO0_CUST_AUTH_W8_CUSTAUTH_W8_S 0
#define AM_REG_INFO0_CUST_AUTH_W8_CUSTAUTH_W8_M 0xFFFFFFFF
#define AM_REG_INFO0_CUST_AUTH_W8_CUSTAUTH_W8(n) (((uint32_t)(n) << 0) & 0xFFFFFFFF)


#define AM_REG_INFO0_CUST_AUTH_W9_CUSTAUTH_W9_S 0
#define AM_REG_INFO0_CUST_AUTH_W9_CUSTAUTH_W9_M 0xFFFFFFFF
#define AM_REG_INFO0_CUST_AUTH_W9_CUSTAUTH_W9(n) (((uint32_t)(n) << 0) & 0xFFFFFFFF)


#define AM_REG_INFO0_CUST_AUTH_W10_CUSTAUTH_W10_S 0
#define AM_REG_INFO0_CUST_AUTH_W10_CUSTAUTH_W10_M 0xFFFFFFFF
#define AM_REG_INFO0_CUST_AUTH_W10_CUSTAUTH_W10(n) (((uint32_t)(n) << 0) & 0xFFFFFFFF)


#define AM_REG_INFO0_CUST_AUTH_W11_CUSTAUTH_W11_S 0
#define AM_REG_INFO0_CUST_AUTH_W11_CUSTAUTH_W11_M 0xFFFFFFFF
#define AM_REG_INFO0_CUST_AUTH_W11_CUSTAUTH_W11(n) (((uint32_t)(n) << 0) & 0xFFFFFFFF)


#define AM_REG_INFO0_CUST_AUTH_W12_CUSTAUTH_W12_S 0
#define AM_REG_INFO0_CUST_AUTH_W12_CUSTAUTH_W12_M 0xFFFFFFFF
#define AM_REG_INFO0_CUST_AUTH_W12_CUSTAUTH_W12(n) (((uint32_t)(n) << 0) & 0xFFFFFFFF)


#define AM_REG_INFO0_CUST_AUTH_W13_CUSTAUTH_W13_S 0
#define AM_REG_INFO0_CUST_AUTH_W13_CUSTAUTH_W13_M 0xFFFFFFFF
#define AM_REG_INFO0_CUST_AUTH_W13_CUSTAUTH_W13(n) (((uint32_t)(n) << 0) & 0xFFFFFFFF)


#define AM_REG_INFO0_CUST_AUTH_W14_CUSTAUTH_W14_S 0
#define AM_REG_INFO0_CUST_AUTH_W14_CUSTAUTH_W14_M 0xFFFFFFFF
#define AM_REG_INFO0_CUST_AUTH_W14_CUSTAUTH_W14(n) (((uint32_t)(n) << 0) & 0xFFFFFFFF)


#define AM_REG_INFO0_CUST_AUTH_W15_CUSTAUTH_W15_S 0
#define AM_REG_INFO0_CUST_AUTH_W15_CUSTAUTH_W15_M 0xFFFFFFFF
#define AM_REG_INFO0_CUST_AUTH_W15_CUSTAUTH_W15(n) (((uint32_t)(n) << 0) & 0xFFFFFFFF)


#define AM_REG_INFO0_CUST_AUTH_W16_CUSTAUTH_W16_S 0
#define AM_REG_INFO0_CUST_AUTH_W16_CUSTAUTH_W16_M 0xFFFFFFFF
#define AM_REG_INFO0_CUST_AUTH_W16_CUSTAUTH_W16(n) (((uint32_t)(n) << 0) & 0xFFFFFFFF)


#define AM_REG_INFO0_CUST_AUTH_W17_CUSTAUTH_W17_S 0
#define AM_REG_INFO0_CUST_AUTH_W17_CUSTAUTH_W17_M 0xFFFFFFFF
#define AM_REG_INFO0_CUST_AUTH_W17_CUSTAUTH_W17(n) (((uint32_t)(n) << 0) & 0xFFFFFFFF)


#define AM_REG_INFO0_CUST_AUTH_W18_CUSTAUTH_W18_S 0
#define AM_REG_INFO0_CUST_AUTH_W18_CUSTAUTH_W18_M 0xFFFFFFFF
#define AM_REG_INFO0_CUST_AUTH_W18_CUSTAUTH_W18(n) (((uint32_t)(n) << 0) & 0xFFFFFFFF)


#define AM_REG_INFO0_CUST_AUTH_W19_CUSTAUTH_W19_S 0
#define AM_REG_INFO0_CUST_AUTH_W19_CUSTAUTH_W19_M 0xFFFFFFFF
#define AM_REG_INFO0_CUST_AUTH_W19_CUSTAUTH_W19(n) (((uint32_t)(n) << 0) & 0xFFFFFFFF)


#define AM_REG_INFO0_CUST_AUTH_W20_CUSTAUTH_W20_S 0
#define AM_REG_INFO0_CUST_AUTH_W20_CUSTAUTH_W20_M 0xFFFFFFFF
#define AM_REG_INFO0_CUST_AUTH_W20_CUSTAUTH_W20(n) (((uint32_t)(n) << 0) & 0xFFFFFFFF)


#define AM_REG_INFO0_CUST_AUTH_W21_CUSTAUTH_W21_S 0
#define AM_REG_INFO0_CUST_AUTH_W21_CUSTAUTH_W21_M 0xFFFFFFFF
#define AM_REG_INFO0_CUST_AUTH_W21_CUSTAUTH_W21(n) (((uint32_t)(n) << 0) & 0xFFFFFFFF)


#define AM_REG_INFO0_CUST_AUTH_W22_CUSTAUTH_W22_S 0
#define AM_REG_INFO0_CUST_AUTH_W22_CUSTAUTH_W22_M 0xFFFFFFFF
#define AM_REG_INFO0_CUST_AUTH_W22_CUSTAUTH_W22(n) (((uint32_t)(n) << 0) & 0xFFFFFFFF)


#define AM_REG_INFO0_CUST_AUTH_W23_CUSTAUTH_W23_S 0
#define AM_REG_INFO0_CUST_AUTH_W23_CUSTAUTH_W23_M 0xFFFFFFFF
#define AM_REG_INFO0_CUST_AUTH_W23_CUSTAUTH_W23(n) (((uint32_t)(n) << 0) & 0xFFFFFFFF)


#define AM_REG_INFO0_CUST_AUTH_W24_CUSTAUTH_W24_S 0
#define AM_REG_INFO0_CUST_AUTH_W24_CUSTAUTH_W24_M 0xFFFFFFFF
#define AM_REG_INFO0_CUST_AUTH_W24_CUSTAUTH_W24(n) (((uint32_t)(n) << 0) & 0xFFFFFFFF)


#define AM_REG_INFO0_CUST_AUTH_W25_CUSTAUTH_W25_S 0
#define AM_REG_INFO0_CUST_AUTH_W25_CUSTAUTH_W25_M 0xFFFFFFFF
#define AM_REG_INFO0_CUST_AUTH_W25_CUSTAUTH_W25(n) (((uint32_t)(n) << 0) & 0xFFFFFFFF)


#define AM_REG_INFO0_CUST_AUTH_W26_CUSTAUTH_W26_S 0
#define AM_REG_INFO0_CUST_AUTH_W26_CUSTAUTH_W26_M 0xFFFFFFFF
#define AM_REG_INFO0_CUST_AUTH_W26_CUSTAUTH_W26(n) (((uint32_t)(n) << 0) & 0xFFFFFFFF)


#define AM_REG_INFO0_CUST_AUTH_W27_CUSTAUTH_W27_S 0
#define AM_REG_INFO0_CUST_AUTH_W27_CUSTAUTH_W27_M 0xFFFFFFFF
#define AM_REG_INFO0_CUST_AUTH_W27_CUSTAUTH_W27(n) (((uint32_t)(n) << 0) & 0xFFFFFFFF)


#define AM_REG_INFO0_CUST_AUTH_W28_CUSTAUTH_W28_S 0
#define AM_REG_INFO0_CUST_AUTH_W28_CUSTAUTH_W28_M 0xFFFFFFFF
#define AM_REG_INFO0_CUST_AUTH_W28_CUSTAUTH_W28(n) (((uint32_t)(n) << 0) & 0xFFFFFFFF)


#define AM_REG_INFO0_CUST_AUTH_W29_CUSTAUTH_W29_S 0
#define AM_REG_INFO0_CUST_AUTH_W29_CUSTAUTH_W29_M 0xFFFFFFFF
#define AM_REG_INFO0_CUST_AUTH_W29_CUSTAUTH_W29(n) (((uint32_t)(n) << 0) & 0xFFFFFFFF)


#define AM_REG_INFO0_CUST_AUTH_W30_CUSTAUTH_W30_S 0
#define AM_REG_INFO0_CUST_AUTH_W30_CUSTAUTH_W30_M 0xFFFFFFFF
#define AM_REG_INFO0_CUST_AUTH_W30_CUSTAUTH_W30(n) (((uint32_t)(n) << 0) & 0xFFFFFFFF)


#define AM_REG_INFO0_CUST_AUTH_W31_CUSTAUTH_W31_S 0
#define AM_REG_INFO0_CUST_AUTH_W31_CUSTAUTH_W31_M 0xFFFFFFFF
#define AM_REG_INFO0_CUST_AUTH_W31_CUSTAUTH_W31(n) (((uint32_t)(n) << 0) & 0xFFFFFFFF)


#define AM_REG_INFO0_CUST_PUBKEY_W0_CUSTPUBKEY_W0_S 0
#define AM_REG_INFO0_CUST_PUBKEY_W0_CUSTPUBKEY_W0_M 0xFFFFFFFF
#define AM_REG_INFO0_CUST_PUBKEY_W0_CUSTPUBKEY_W0(n) (((uint32_t)(n) << 0) & 0xFFFFFFFF)


#define AM_REG_INFO0_CUST_PUBKEY_W1_CUSTPUBKEY_W1_S 0
#define AM_REG_INFO0_CUST_PUBKEY_W1_CUSTPUBKEY_W1_M 0xFFFFFFFF
#define AM_REG_INFO0_CUST_PUBKEY_W1_CUSTPUBKEY_W1(n) (((uint32_t)(n) << 0) & 0xFFFFFFFF)


#define AM_REG_INFO0_CUST_PUBKEY_W2_CUSTPUBKEY_W2_S 0
#define AM_REG_INFO0_CUST_PUBKEY_W2_CUSTPUBKEY_W2_M 0xFFFFFFFF
#define AM_REG_INFO0_CUST_PUBKEY_W2_CUSTPUBKEY_W2(n) (((uint32_t)(n) << 0) & 0xFFFFFFFF)


#define AM_REG_INFO0_CUST_PUBKEY_W3_CUSTPUBKEY_W3_S 0
#define AM_REG_INFO0_CUST_PUBKEY_W3_CUSTPUBKEY_W3_M 0xFFFFFFFF
#define AM_REG_INFO0_CUST_PUBKEY_W3_CUSTPUBKEY_W3(n) (((uint32_t)(n) << 0) & 0xFFFFFFFF)


#define AM_REG_INFO0_CUST_PUBKEY_W4_CUSTPUBKEY_W4_S 0
#define AM_REG_INFO0_CUST_PUBKEY_W4_CUSTPUBKEY_W4_M 0xFFFFFFFF
#define AM_REG_INFO0_CUST_PUBKEY_W4_CUSTPUBKEY_W4(n) (((uint32_t)(n) << 0) & 0xFFFFFFFF)


#define AM_REG_INFO0_CUST_PUBKEY_W5_CUSTPUBKEY_W5_S 0
#define AM_REG_INFO0_CUST_PUBKEY_W5_CUSTPUBKEY_W5_M 0xFFFFFFFF
#define AM_REG_INFO0_CUST_PUBKEY_W5_CUSTPUBKEY_W5(n) (((uint32_t)(n) << 0) & 0xFFFFFFFF)


#define AM_REG_INFO0_CUST_PUBKEY_W6_CUSTPUBKEY_W6_S 0
#define AM_REG_INFO0_CUST_PUBKEY_W6_CUSTPUBKEY_W6_M 0xFFFFFFFF
#define AM_REG_INFO0_CUST_PUBKEY_W6_CUSTPUBKEY_W6(n) (((uint32_t)(n) << 0) & 0xFFFFFFFF)


#define AM_REG_INFO0_CUST_PUBKEY_W7_CUSTPUBKEY_W7_S 0
#define AM_REG_INFO0_CUST_PUBKEY_W7_CUSTPUBKEY_W7_M 0xFFFFFFFF
#define AM_REG_INFO0_CUST_PUBKEY_W7_CUSTPUBKEY_W7(n) (((uint32_t)(n) << 0) & 0xFFFFFFFF)


#define AM_REG_INFO0_CUST_PUBKEY_W8_CUSTPUBKEY_W8_S 0
#define AM_REG_INFO0_CUST_PUBKEY_W8_CUSTPUBKEY_W8_M 0xFFFFFFFF
#define AM_REG_INFO0_CUST_PUBKEY_W8_CUSTPUBKEY_W8(n) (((uint32_t)(n) << 0) & 0xFFFFFFFF)


#define AM_REG_INFO0_CUST_PUBKEY_W9_CUSTPUBKEY_W9_S 0
#define AM_REG_INFO0_CUST_PUBKEY_W9_CUSTPUBKEY_W9_M 0xFFFFFFFF
#define AM_REG_INFO0_CUST_PUBKEY_W9_CUSTPUBKEY_W9(n) (((uint32_t)(n) << 0) & 0xFFFFFFFF)


#define AM_REG_INFO0_CUST_PUBKEY_W10_CUSTPUBKEY_W10_S 0
#define AM_REG_INFO0_CUST_PUBKEY_W10_CUSTPUBKEY_W10_M 0xFFFFFFFF
#define AM_REG_INFO0_CUST_PUBKEY_W10_CUSTPUBKEY_W10(n) (((uint32_t)(n) << 0) & 0xFFFFFFFF)


#define AM_REG_INFO0_CUST_PUBKEY_W11_CUSTPUBKEY_W11_S 0
#define AM_REG_INFO0_CUST_PUBKEY_W11_CUSTPUBKEY_W11_M 0xFFFFFFFF
#define AM_REG_INFO0_CUST_PUBKEY_W11_CUSTPUBKEY_W11(n) (((uint32_t)(n) << 0) & 0xFFFFFFFF)


#define AM_REG_INFO0_CUST_PUBKEY_W12_CUSTPUBKEY_W12_S 0
#define AM_REG_INFO0_CUST_PUBKEY_W12_CUSTPUBKEY_W12_M 0xFFFFFFFF
#define AM_REG_INFO0_CUST_PUBKEY_W12_CUSTPUBKEY_W12(n) (((uint32_t)(n) << 0) & 0xFFFFFFFF)


#define AM_REG_INFO0_CUST_PUBKEY_W13_CUSTPUBKEY_W13_S 0
#define AM_REG_INFO0_CUST_PUBKEY_W13_CUSTPUBKEY_W13_M 0xFFFFFFFF
#define AM_REG_INFO0_CUST_PUBKEY_W13_CUSTPUBKEY_W13(n) (((uint32_t)(n) << 0) & 0xFFFFFFFF)


#define AM_REG_INFO0_CUST_PUBKEY_W14_CUSTPUBKEY_W14_S 0
#define AM_REG_INFO0_CUST_PUBKEY_W14_CUSTPUBKEY_W14_M 0xFFFFFFFF
#define AM_REG_INFO0_CUST_PUBKEY_W14_CUSTPUBKEY_W14(n) (((uint32_t)(n) << 0) & 0xFFFFFFFF)


#define AM_REG_INFO0_CUST_PUBKEY_W15_CUSTPUBKEY_W15_S 0
#define AM_REG_INFO0_CUST_PUBKEY_W15_CUSTPUBKEY_W15_M 0xFFFFFFFF
#define AM_REG_INFO0_CUST_PUBKEY_W15_CUSTPUBKEY_W15(n) (((uint32_t)(n) << 0) & 0xFFFFFFFF)


#define AM_REG_INFO0_CUST_PUBKEY_W16_CUSTPUBKEY_W16_S 0
#define AM_REG_INFO0_CUST_PUBKEY_W16_CUSTPUBKEY_W16_M 0xFFFFFFFF
#define AM_REG_INFO0_CUST_PUBKEY_W16_CUSTPUBKEY_W16(n) (((uint32_t)(n) << 0) & 0xFFFFFFFF)


#define AM_REG_INFO0_CUST_PUBKEY_W17_CUSTPUBKEY_W17_S 0
#define AM_REG_INFO0_CUST_PUBKEY_W17_CUSTPUBKEY_W17_M 0xFFFFFFFF
#define AM_REG_INFO0_CUST_PUBKEY_W17_CUSTPUBKEY_W17(n) (((uint32_t)(n) << 0) & 0xFFFFFFFF)


#define AM_REG_INFO0_CUST_PUBKEY_W18_CUSTPUBKEY_W18_S 0
#define AM_REG_INFO0_CUST_PUBKEY_W18_CUSTPUBKEY_W18_M 0xFFFFFFFF
#define AM_REG_INFO0_CUST_PUBKEY_W18_CUSTPUBKEY_W18(n) (((uint32_t)(n) << 0) & 0xFFFFFFFF)


#define AM_REG_INFO0_CUST_PUBKEY_W19_CUSTPUBKEY_W19_S 0
#define AM_REG_INFO0_CUST_PUBKEY_W19_CUSTPUBKEY_W19_M 0xFFFFFFFF
#define AM_REG_INFO0_CUST_PUBKEY_W19_CUSTPUBKEY_W19(n) (((uint32_t)(n) << 0) & 0xFFFFFFFF)


#define AM_REG_INFO0_CUST_PUBKEY_W20_CUSTPUBKEY_W20_S 0
#define AM_REG_INFO0_CUST_PUBKEY_W20_CUSTPUBKEY_W20_M 0xFFFFFFFF
#define AM_REG_INFO0_CUST_PUBKEY_W20_CUSTPUBKEY_W20(n) (((uint32_t)(n) << 0) & 0xFFFFFFFF)


#define AM_REG_INFO0_CUST_PUBKEY_W21_CUSTPUBKEY_W21_S 0
#define AM_REG_INFO0_CUST_PUBKEY_W21_CUSTPUBKEY_W21_M 0xFFFFFFFF
#define AM_REG_INFO0_CUST_PUBKEY_W21_CUSTPUBKEY_W21(n) (((uint32_t)(n) << 0) & 0xFFFFFFFF)


#define AM_REG_INFO0_CUST_PUBKEY_W22_CUSTPUBKEY_W22_S 0
#define AM_REG_INFO0_CUST_PUBKEY_W22_CUSTPUBKEY_W22_M 0xFFFFFFFF
#define AM_REG_INFO0_CUST_PUBKEY_W22_CUSTPUBKEY_W22(n) (((uint32_t)(n) << 0) & 0xFFFFFFFF)


#define AM_REG_INFO0_CUST_PUBKEY_W23_CUSTPUBKEY_W23_S 0
#define AM_REG_INFO0_CUST_PUBKEY_W23_CUSTPUBKEY_W23_M 0xFFFFFFFF
#define AM_REG_INFO0_CUST_PUBKEY_W23_CUSTPUBKEY_W23(n) (((uint32_t)(n) << 0) & 0xFFFFFFFF)


#define AM_REG_INFO0_CUST_PUBKEY_W24_CUSTPUBKEY_W24_S 0
#define AM_REG_INFO0_CUST_PUBKEY_W24_CUSTPUBKEY_W24_M 0xFFFFFFFF
#define AM_REG_INFO0_CUST_PUBKEY_W24_CUSTPUBKEY_W24(n) (((uint32_t)(n) << 0) & 0xFFFFFFFF)


#define AM_REG_INFO0_CUST_PUBKEY_W25_CUSTPUBKEY_W25_S 0
#define AM_REG_INFO0_CUST_PUBKEY_W25_CUSTPUBKEY_W25_M 0xFFFFFFFF
#define AM_REG_INFO0_CUST_PUBKEY_W25_CUSTPUBKEY_W25(n) (((uint32_t)(n) << 0) & 0xFFFFFFFF)


#define AM_REG_INFO0_CUST_PUBKEY_W26_CUSTPUBKEY_W26_S 0
#define AM_REG_INFO0_CUST_PUBKEY_W26_CUSTPUBKEY_W26_M 0xFFFFFFFF
#define AM_REG_INFO0_CUST_PUBKEY_W26_CUSTPUBKEY_W26(n) (((uint32_t)(n) << 0) & 0xFFFFFFFF)


#define AM_REG_INFO0_CUST_PUBKEY_W27_CUSTPUBKEY_W27_S 0
#define AM_REG_INFO0_CUST_PUBKEY_W27_CUSTPUBKEY_W27_M 0xFFFFFFFF
#define AM_REG_INFO0_CUST_PUBKEY_W27_CUSTPUBKEY_W27(n) (((uint32_t)(n) << 0) & 0xFFFFFFFF)


#define AM_REG_INFO0_CUST_PUBKEY_W28_CUSTPUBKEY_W28_S 0
#define AM_REG_INFO0_CUST_PUBKEY_W28_CUSTPUBKEY_W28_M 0xFFFFFFFF
#define AM_REG_INFO0_CUST_PUBKEY_W28_CUSTPUBKEY_W28(n) (((uint32_t)(n) << 0) & 0xFFFFFFFF)


#define AM_REG_INFO0_CUST_PUBKEY_W29_CUSTPUBKEY_W29_S 0
#define AM_REG_INFO0_CUST_PUBKEY_W29_CUSTPUBKEY_W29_M 0xFFFFFFFF
#define AM_REG_INFO0_CUST_PUBKEY_W29_CUSTPUBKEY_W29(n) (((uint32_t)(n) << 0) & 0xFFFFFFFF)


#define AM_REG_INFO0_CUST_PUBKEY_W30_CUSTPUBKEY_W30_S 0
#define AM_REG_INFO0_CUST_PUBKEY_W30_CUSTPUBKEY_W30_M 0xFFFFFFFF
#define AM_REG_INFO0_CUST_PUBKEY_W30_CUSTPUBKEY_W30(n) (((uint32_t)(n) << 0) & 0xFFFFFFFF)


#define AM_REG_INFO0_CUST_PUBKEY_W31_CUSTPUBKEY_W31_S 0
#define AM_REG_INFO0_CUST_PUBKEY_W31_CUSTPUBKEY_W31_M 0xFFFFFFFF
#define AM_REG_INFO0_CUST_PUBKEY_W31_CUSTPUBKEY_W31(n) (((uint32_t)(n) << 0) & 0xFFFFFFFF)


#define AM_REG_INFO0_CUST_PUBKEY_W32_CUSTPUBKEY_W32_S 0
#define AM_REG_INFO0_CUST_PUBKEY_W32_CUSTPUBKEY_W32_M 0xFFFFFFFF
#define AM_REG_INFO0_CUST_PUBKEY_W32_CUSTPUBKEY_W32(n) (((uint32_t)(n) << 0) & 0xFFFFFFFF)


#define AM_REG_INFO0_CUST_PUBKEY_W33_CUSTPUBKEY_W33_S 0
#define AM_REG_INFO0_CUST_PUBKEY_W33_CUSTPUBKEY_W33_M 0xFFFFFFFF
#define AM_REG_INFO0_CUST_PUBKEY_W33_CUSTPUBKEY_W33(n) (((uint32_t)(n) << 0) & 0xFFFFFFFF)


#define AM_REG_INFO0_CUST_PUBKEY_W34_CUSTPUBKEY_W34_S 0
#define AM_REG_INFO0_CUST_PUBKEY_W34_CUSTPUBKEY_W34_M 0xFFFFFFFF
#define AM_REG_INFO0_CUST_PUBKEY_W34_CUSTPUBKEY_W34(n) (((uint32_t)(n) << 0) & 0xFFFFFFFF)


#define AM_REG_INFO0_CUST_PUBKEY_W35_CUSTPUBKEY_W35_S 0
#define AM_REG_INFO0_CUST_PUBKEY_W35_CUSTPUBKEY_W35_M 0xFFFFFFFF
#define AM_REG_INFO0_CUST_PUBKEY_W35_CUSTPUBKEY_W35(n) (((uint32_t)(n) << 0) & 0xFFFFFFFF)


#define AM_REG_INFO0_CUST_PUBKEY_W36_CUSTPUBKEY_W36_S 0
#define AM_REG_INFO0_CUST_PUBKEY_W36_CUSTPUBKEY_W36_M 0xFFFFFFFF
#define AM_REG_INFO0_CUST_PUBKEY_W36_CUSTPUBKEY_W36(n) (((uint32_t)(n) << 0) & 0xFFFFFFFF)


#define AM_REG_INFO0_CUST_PUBKEY_W37_CUSTPUBKEY_W37_S 0
#define AM_REG_INFO0_CUST_PUBKEY_W37_CUSTPUBKEY_W37_M 0xFFFFFFFF
#define AM_REG_INFO0_CUST_PUBKEY_W37_CUSTPUBKEY_W37(n) (((uint32_t)(n) << 0) & 0xFFFFFFFF)


#define AM_REG_INFO0_CUST_PUBKEY_W38_CUSTPUBKEY_W38_S 0
#define AM_REG_INFO0_CUST_PUBKEY_W38_CUSTPUBKEY_W38_M 0xFFFFFFFF
#define AM_REG_INFO0_CUST_PUBKEY_W38_CUSTPUBKEY_W38(n) (((uint32_t)(n) << 0) & 0xFFFFFFFF)


#define AM_REG_INFO0_CUST_PUBKEY_W39_CUSTPUBKEY_W39_S 0
#define AM_REG_INFO0_CUST_PUBKEY_W39_CUSTPUBKEY_W39_M 0xFFFFFFFF
#define AM_REG_INFO0_CUST_PUBKEY_W39_CUSTPUBKEY_W39(n) (((uint32_t)(n) << 0) & 0xFFFFFFFF)


#define AM_REG_INFO0_CUST_PUBKEY_W40_CUSTPUBKEY_W40_S 0
#define AM_REG_INFO0_CUST_PUBKEY_W40_CUSTPUBKEY_W40_M 0xFFFFFFFF
#define AM_REG_INFO0_CUST_PUBKEY_W40_CUSTPUBKEY_W40(n) (((uint32_t)(n) << 0) & 0xFFFFFFFF)


#define AM_REG_INFO0_CUST_PUBKEY_W41_CUSTPUBKEY_W41_S 0
#define AM_REG_INFO0_CUST_PUBKEY_W41_CUSTPUBKEY_W41_M 0xFFFFFFFF
#define AM_REG_INFO0_CUST_PUBKEY_W41_CUSTPUBKEY_W41(n) (((uint32_t)(n) << 0) & 0xFFFFFFFF)


#define AM_REG_INFO0_CUST_PUBKEY_W42_CUSTPUBKEY_W42_S 0
#define AM_REG_INFO0_CUST_PUBKEY_W42_CUSTPUBKEY_W42_M 0xFFFFFFFF
#define AM_REG_INFO0_CUST_PUBKEY_W42_CUSTPUBKEY_W42(n) (((uint32_t)(n) << 0) & 0xFFFFFFFF)


#define AM_REG_INFO0_CUST_PUBKEY_W43_CUSTPUBKEY_W43_S 0
#define AM_REG_INFO0_CUST_PUBKEY_W43_CUSTPUBKEY_W43_M 0xFFFFFFFF
#define AM_REG_INFO0_CUST_PUBKEY_W43_CUSTPUBKEY_W43(n) (((uint32_t)(n) << 0) & 0xFFFFFFFF)


#define AM_REG_INFO0_CUST_PUBKEY_W44_CUSTPUBKEY_W44_S 0
#define AM_REG_INFO0_CUST_PUBKEY_W44_CUSTPUBKEY_W44_M 0xFFFFFFFF
#define AM_REG_INFO0_CUST_PUBKEY_W44_CUSTPUBKEY_W44(n) (((uint32_t)(n) << 0) & 0xFFFFFFFF)


#define AM_REG_INFO0_CUST_PUBKEY_W45_CUSTPUBKEY_W45_S 0
#define AM_REG_INFO0_CUST_PUBKEY_W45_CUSTPUBKEY_W45_M 0xFFFFFFFF
#define AM_REG_INFO0_CUST_PUBKEY_W45_CUSTPUBKEY_W45(n) (((uint32_t)(n) << 0) & 0xFFFFFFFF)


#define AM_REG_INFO0_CUST_PUBKEY_W46_CUSTPUBKEY_W46_S 0
#define AM_REG_INFO0_CUST_PUBKEY_W46_CUSTPUBKEY_W46_M 0xFFFFFFFF
#define AM_REG_INFO0_CUST_PUBKEY_W46_CUSTPUBKEY_W46(n) (((uint32_t)(n) << 0) & 0xFFFFFFFF)


#define AM_REG_INFO0_CUST_PUBKEY_W47_CUSTPUBKEY_W47_S 0
#define AM_REG_INFO0_CUST_PUBKEY_W47_CUSTPUBKEY_W47_M 0xFFFFFFFF
#define AM_REG_INFO0_CUST_PUBKEY_W47_CUSTPUBKEY_W47(n) (((uint32_t)(n) << 0) & 0xFFFFFFFF)


#define AM_REG_INFO0_CUST_PUBKEY_W48_CUSTPUBKEY_W48_S 0
#define AM_REG_INFO0_CUST_PUBKEY_W48_CUSTPUBKEY_W48_M 0xFFFFFFFF
#define AM_REG_INFO0_CUST_PUBKEY_W48_CUSTPUBKEY_W48(n) (((uint32_t)(n) << 0) & 0xFFFFFFFF)


#define AM_REG_INFO0_CUST_PUBKEY_W49_CUSTPUBKEY_W49_S 0
#define AM_REG_INFO0_CUST_PUBKEY_W49_CUSTPUBKEY_W49_M 0xFFFFFFFF
#define AM_REG_INFO0_CUST_PUBKEY_W49_CUSTPUBKEY_W49(n) (((uint32_t)(n) << 0) & 0xFFFFFFFF)


#define AM_REG_INFO0_CUST_PUBKEY_W50_CUSTPUBKEY_W50_S 0
#define AM_REG_INFO0_CUST_PUBKEY_W50_CUSTPUBKEY_W50_M 0xFFFFFFFF
#define AM_REG_INFO0_CUST_PUBKEY_W50_CUSTPUBKEY_W50(n) (((uint32_t)(n) << 0) & 0xFFFFFFFF)


#define AM_REG_INFO0_CUST_PUBKEY_W51_CUSTPUBKEY_W51_S 0
#define AM_REG_INFO0_CUST_PUBKEY_W51_CUSTPUBKEY_W51_M 0xFFFFFFFF
#define AM_REG_INFO0_CUST_PUBKEY_W51_CUSTPUBKEY_W51(n) (((uint32_t)(n) << 0) & 0xFFFFFFFF)


#define AM_REG_INFO0_CUST_PUBKEY_W52_CUSTPUBKEY_W52_S 0
#define AM_REG_INFO0_CUST_PUBKEY_W52_CUSTPUBKEY_W52_M 0xFFFFFFFF
#define AM_REG_INFO0_CUST_PUBKEY_W52_CUSTPUBKEY_W52(n) (((uint32_t)(n) << 0) & 0xFFFFFFFF)


#define AM_REG_INFO0_CUST_PUBKEY_W53_CUSTPUBKEY_W53_S 0
#define AM_REG_INFO0_CUST_PUBKEY_W53_CUSTPUBKEY_W53_M 0xFFFFFFFF
#define AM_REG_INFO0_CUST_PUBKEY_W53_CUSTPUBKEY_W53(n) (((uint32_t)(n) << 0) & 0xFFFFFFFF)


#define AM_REG_INFO0_CUST_PUBKEY_W54_CUSTPUBKEY_W54_S 0
#define AM_REG_INFO0_CUST_PUBKEY_W54_CUSTPUBKEY_W54_M 0xFFFFFFFF
#define AM_REG_INFO0_CUST_PUBKEY_W54_CUSTPUBKEY_W54(n) (((uint32_t)(n) << 0) & 0xFFFFFFFF)


#define AM_REG_INFO0_CUST_PUBKEY_W55_CUSTPUBKEY_W55_S 0
#define AM_REG_INFO0_CUST_PUBKEY_W55_CUSTPUBKEY_W55_M 0xFFFFFFFF
#define AM_REG_INFO0_CUST_PUBKEY_W55_CUSTPUBKEY_W55(n) (((uint32_t)(n) << 0) & 0xFFFFFFFF)


#define AM_REG_INFO0_CUST_PUBKEY_W56_CUSTPUBKEY_W56_S 0
#define AM_REG_INFO0_CUST_PUBKEY_W56_CUSTPUBKEY_W56_M 0xFFFFFFFF
#define AM_REG_INFO0_CUST_PUBKEY_W56_CUSTPUBKEY_W56(n) (((uint32_t)(n) << 0) & 0xFFFFFFFF)


#define AM_REG_INFO0_CUST_PUBKEY_W57_CUSTPUBKEY_W57_S 0
#define AM_REG_INFO0_CUST_PUBKEY_W57_CUSTPUBKEY_W57_M 0xFFFFFFFF
#define AM_REG_INFO0_CUST_PUBKEY_W57_CUSTPUBKEY_W57(n) (((uint32_t)(n) << 0) & 0xFFFFFFFF)


#define AM_REG_INFO0_CUST_PUBKEY_W58_CUSTPUBKEY_W58_S 0
#define AM_REG_INFO0_CUST_PUBKEY_W58_CUSTPUBKEY_W58_M 0xFFFFFFFF
#define AM_REG_INFO0_CUST_PUBKEY_W58_CUSTPUBKEY_W58(n) (((uint32_t)(n) << 0) & 0xFFFFFFFF)


#define AM_REG_INFO0_CUST_PUBKEY_W59_CUSTPUBKEY_W59_S 0
#define AM_REG_INFO0_CUST_PUBKEY_W59_CUSTPUBKEY_W59_M 0xFFFFFFFF
#define AM_REG_INFO0_CUST_PUBKEY_W59_CUSTPUBKEY_W59(n) (((uint32_t)(n) << 0) & 0xFFFFFFFF)


#define AM_REG_INFO0_CUST_PUBKEY_W60_CUSTPUBKEY_W60_S 0
#define AM_REG_INFO0_CUST_PUBKEY_W60_CUSTPUBKEY_W60_M 0xFFFFFFFF
#define AM_REG_INFO0_CUST_PUBKEY_W60_CUSTPUBKEY_W60(n) (((uint32_t)(n) << 0) & 0xFFFFFFFF)


#define AM_REG_INFO0_CUST_PUBKEY_W61_CUSTPUBKEY_W61_S 0
#define AM_REG_INFO0_CUST_PUBKEY_W61_CUSTPUBKEY_W61_M 0xFFFFFFFF
#define AM_REG_INFO0_CUST_PUBKEY_W61_CUSTPUBKEY_W61(n) (((uint32_t)(n) << 0) & 0xFFFFFFFF)


#define AM_REG_INFO0_CUST_PUBKEY_W62_CUSTPUBKEY_W62_S 0
#define AM_REG_INFO0_CUST_PUBKEY_W62_CUSTPUBKEY_W62_M 0xFFFFFFFF
#define AM_REG_INFO0_CUST_PUBKEY_W62_CUSTPUBKEY_W62(n) (((uint32_t)(n) << 0) & 0xFFFFFFFF)


#define AM_REG_INFO0_CUST_PUBKEY_W63_CUSTPUBKEY_W63_S 0
#define AM_REG_INFO0_CUST_PUBKEY_W63_CUSTPUBKEY_W63_M 0xFFFFFFFF
#define AM_REG_INFO0_CUST_PUBKEY_W63_CUSTPUBKEY_W63(n) (((uint32_t)(n) << 0) & 0xFFFFFFFF)


#define AM_REG_INFO0_CUSTOMER_KEY0_CHUNKS_S 0
#define AM_REG_INFO0_CUSTOMER_KEY0_CHUNKS_M 0xFFFFFFFF
#define AM_REG_INFO0_CUSTOMER_KEY0_CHUNKS(n) (((uint32_t)(n) << 0) & 0xFFFFFFFF)


#define AM_REG_INFO0_CUSTOMER_KEY1_CHUNKS_S 0
#define AM_REG_INFO0_CUSTOMER_KEY1_CHUNKS_M 0xFFFFFFFF
#define AM_REG_INFO0_CUSTOMER_KEY1_CHUNKS(n) (((uint32_t)(n) << 0) & 0xFFFFFFFF)


#define AM_REG_INFO0_CUSTOMER_KEY2_CHUNKS_S 0
#define AM_REG_INFO0_CUSTOMER_KEY2_CHUNKS_M 0xFFFFFFFF
#define AM_REG_INFO0_CUSTOMER_KEY2_CHUNKS(n) (((uint32_t)(n) << 0) & 0xFFFFFFFF)


#define AM_REG_INFO0_CUSTOMER_KEY3_CHUNKS_S 0
#define AM_REG_INFO0_CUSTOMER_KEY3_CHUNKS_M 0xFFFFFFFF
#define AM_REG_INFO0_CUSTOMER_KEY3_CHUNKS(n) (((uint32_t)(n) << 0) & 0xFFFFFFFF)


#define AM_REG_INFO0_CUST_PUBHASH_W0_CUSTPUBHASH_W0_S 0
#define AM_REG_INFO0_CUST_PUBHASH_W0_CUSTPUBHASH_W0_M 0xFFFFFFFF
#define AM_REG_INFO0_CUST_PUBHASH_W0_CUSTPUBHASH_W0(n) (((uint32_t)(n) << 0) & 0xFFFFFFFF)


#define AM_REG_INFO0_CUST_PUBHASH_W1_CUSTPUBHASH_W1_S 0
#define AM_REG_INFO0_CUST_PUBHASH_W1_CUSTPUBHASH_W1_M 0xFFFFFFFF
#define AM_REG_INFO0_CUST_PUBHASH_W1_CUSTPUBHASH_W1(n) (((uint32_t)(n) << 0) & 0xFFFFFFFF)


#define AM_REG_INFO0_CUST_PUBHASH_W2_CUSTPUBHASH_W2_S 0
#define AM_REG_INFO0_CUST_PUBHASH_W2_CUSTPUBHASH_W2_M 0xFFFFFFFF
#define AM_REG_INFO0_CUST_PUBHASH_W2_CUSTPUBHASH_W2(n) (((uint32_t)(n) << 0) & 0xFFFFFFFF)


#define AM_REG_INFO0_CUST_PUBHASH_W3_CUSTPUBHASH_W3_S 0
#define AM_REG_INFO0_CUST_PUBHASH_W3_CUSTPUBHASH_W3_M 0xFFFFFFFF
#define AM_REG_INFO0_CUST_PUBHASH_W3_CUSTPUBHASH_W3(n) (((uint32_t)(n) << 0) & 0xFFFFFFFF)


#define AM_REG_INFO0_CUSTID_CUSTID_S 0
#define AM_REG_INFO0_CUSTID_CUSTID_M 0xFFFFFFFF
#define AM_REG_INFO0_CUSTID_CUSTID(n) (((uint32_t)(n) << 0) & 0xFFFFFFFF)
# 113 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/am_mcu_apollo.h" 2






# 1 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_status.h" 1
# 52 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_status.h"
#define AM_HAL_STATUS_H 
# 62 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_status.h"
  typedef enum
  {
    AM_HAL_STATUS_SUCCESS,
    AM_HAL_STATUS_FAIL,
    AM_HAL_STATUS_INVALID_HANDLE,
    AM_HAL_STATUS_IN_USE,
    AM_HAL_STATUS_TIMEOUT,
    AM_HAL_STATUS_OUT_OF_RANGE,
    AM_HAL_STATUS_INVALID_ARG,
    AM_HAL_STATUS_INVALID_OPERATION,
    AM_HAL_STATUS_MEM_ERR,
    AM_HAL_STATUS_HW_ERR,
    AM_HAL_STATUS_MODULE_SPECIFIC_START = 0x08000000,
  } am_hal_status_e;
# 120 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/am_mcu_apollo.h" 2
# 1 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_sysctrl.h" 1
# 52 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_sysctrl.h"
#define AM_HAL_SYSCTRL_H 
# 64 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_sysctrl.h"
#define AM_HAL_SYSCTRL_SLEEP_DEEP true
#define AM_HAL_SYSCTRL_SLEEP_NORMAL false






typedef enum
{
  AM_HAL_SYSCTRL_WAKE,
  AM_HAL_SYSCTRL_NORMALSLEEP,
  AM_HAL_SYSCTRL_DEEPSLEEP
} am_hal_sysctrl_power_state_e;
# 86 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_sysctrl.h"
#define SYNC_READ 0x5FFF0000
#define am_hal_sysctrl_bus_write_flush() if ( 1 ) { uint32_t *pui32Flush = (uint32_t*)SYNC_READ; g_ui32BusWriteFlush = *pui32Flush; }
# 99 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_sysctrl.h"
extern uint32_t g_am_hal_sysctrl_sleep_count;






extern void am_hal_sysctrl_sleep(
# 106 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_sysctrl.h" 3 4
                                _Bool 
# 106 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_sysctrl.h"
                                     bSleepDeep);
extern void am_hal_sysctrl_fpu_enable(void);
extern void am_hal_sysctrl_fpu_disable(void);
extern void am_hal_sysctrl_fpu_stacking_enable(
# 109 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_sysctrl.h" 3 4
                                              _Bool 
# 109 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_sysctrl.h"
                                                   bLazy);
extern void am_hal_sysctrl_fpu_stacking_disable(void);
extern void am_hal_sysctrl_aircr_reset(void);
# 121 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/am_mcu_apollo.h" 2
# 1 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_adc.h" 1
# 52 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_adc.h"
#define AM_HAL_ADC_H 





#define ADCn(n) ((ADC_Type*)(ADC_BASE + (n * (ADC_BASE - ADC_BASE))))





#define AM_HAL_ADC_MAX_SLOTS 8




typedef enum
{
    AM_HAL_ADC_CLKSEL_OFF,
    AM_HAL_ADC_CLKSEL_HFRC,
    AM_HAL_ADC_CLKSEL_HFRC_DIV2
} am_hal_adc_clksel_e;




typedef enum
{
    AM_HAL_ADC_TRIGPOL_RISING,
    AM_HAL_ADC_TRIGPOL_FALLING
} am_hal_adc_trigpol_e;




typedef enum
{
    AM_HAL_ADC_TRIGSEL_EXT0,
    AM_HAL_ADC_TRIGSEL_EXT1,
    AM_HAL_ADC_TRIGSEL_EXT2,
    AM_HAL_ADC_TRIGSEL_EXT3,
    AM_HAL_ADC_TRIGSEL_VCOMP,
    AM_HAL_ADC_TRIGSEL_SOFTWARE = 7
} am_hal_adc_trigsel_e;




typedef enum
{
    AM_HAL_ADC_REFSEL_INT_2P0,
    AM_HAL_ADC_REFSEL_INT_1P5,
    AM_HAL_ADC_REFSEL_EXT_2P0,
    AM_HAL_ADC_REFSEL_EXT_1P5
} am_hal_adc_refsel_e;




typedef enum
{
    AM_HAL_ADC_CLKMODE_LOW_POWER,

    AM_HAL_ADC_CLKMODE_LOW_LATENCY

} am_hal_adc_clkmode_e;




typedef enum
{
    AM_HAL_ADC_LPMODE0,

    AM_HAL_ADC_LPMODE1



} am_hal_adc_lpmode_e;




typedef enum
{
    AM_HAL_ADC_SINGLE_SCAN,
    AM_HAL_ADC_REPEATING_SCAN
} am_hal_adc_repeat_e;




typedef enum
{
    AM_HAL_ADC_SLOT_AVG_1,
    AM_HAL_ADC_SLOT_AVG_2,
    AM_HAL_ADC_SLOT_AVG_4,
    AM_HAL_ADC_SLOT_AVG_8,
    AM_HAL_ADC_SLOT_AVG_16,
    AM_HAL_ADC_SLOT_AVG_32,
    AM_HAL_ADC_SLOT_AVG_64,
    AM_HAL_ADC_SLOT_AVG_128
} am_hal_adc_meas_avg_e;




typedef enum
{
    AM_HAL_ADC_SLOT_14BIT,
    AM_HAL_ADC_SLOT_12BIT,
    AM_HAL_ADC_SLOT_10BIT,
    AM_HAL_ADC_SLOT_8BIT
} am_hal_adc_slot_prec_e;




typedef enum
{

    AM_HAL_ADC_SLOT_CHSEL_SE0,
    AM_HAL_ADC_SLOT_CHSEL_SE1,
    AM_HAL_ADC_SLOT_CHSEL_SE2,
    AM_HAL_ADC_SLOT_CHSEL_SE3,
    AM_HAL_ADC_SLOT_CHSEL_SE4,
    AM_HAL_ADC_SLOT_CHSEL_SE5,
    AM_HAL_ADC_SLOT_CHSEL_SE6,
    AM_HAL_ADC_SLOT_CHSEL_SE7,
    AM_HAL_ADC_SLOT_CHSEL_SE8,
    AM_HAL_ADC_SLOT_CHSEL_SE9,

    AM_HAL_ADC_SLOT_CHSEL_DF0,
    AM_HAL_ADC_SLOT_CHSEL_DF1,

    AM_HAL_ADC_SLOT_CHSEL_TEMP,
    AM_HAL_ADC_SLOT_CHSEL_BATT,
    AM_HAL_ADC_SLOT_CHSEL_VSS
} am_hal_adc_slot_chan_e;




typedef enum
{
    AM_HAL_ADC_PRIOR_BEST_EFFORT,
    AM_HAL_ADC_PRIOR_SERVICE_IMMED
} am_hal_adc_dma_prior_e;
# 216 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_adc.h"
typedef enum
{
    AM_HAL_ADC_REQ_WINDOW_CONFIG,
    AM_HAL_ADC_REQ_TEMP_CELSIUS_GET,
    AM_HAL_ADC_REQ_TEMP_TRIMS_GET,
} am_hal_adc_request_e;




typedef struct
{
  uint32_t ui32Sample;
  uint32_t ui32Slot;
} am_hal_adc_sample_t;







typedef struct
{

    am_hal_adc_clksel_e eClock;


    am_hal_adc_trigpol_e ePolarity;


    am_hal_adc_trigsel_e eTrigger;


    am_hal_adc_refsel_e eReference;


    am_hal_adc_clkmode_e eClockMode;


    am_hal_adc_lpmode_e ePowerMode;


    am_hal_adc_repeat_e eRepeat;

} am_hal_adc_config_t;






typedef struct
{

    am_hal_adc_meas_avg_e eMeasToAvg;


    am_hal_adc_slot_prec_e ePrecisionMode;


    am_hal_adc_slot_chan_e eChannel;


    
# 280 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_adc.h" 3 4
   _Bool 
# 280 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_adc.h"
                                 bWindowCompare;


    
# 283 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_adc.h" 3 4
   _Bool 
# 283 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_adc.h"
                                 bEnabled;

} am_hal_adc_slot_config_t;






typedef struct
{

    
# 295 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_adc.h" 3 4
   _Bool 
# 295 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_adc.h"
                                 bDynamicPriority;


    am_hal_adc_dma_prior_e ePriority;


    
# 301 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_adc.h" 3 4
   _Bool 
# 301 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_adc.h"
                                 bDMAEnable;


    uint32_t ui32SampleCount;


    uint32_t ui32TargetAddress;

} am_hal_adc_dma_config_t;






typedef struct
{

    
# 319 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_adc.h" 3 4
   _Bool 
# 319 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_adc.h"
                                 bScaleLimits;


    uint32_t ui32Upper;
    uint32_t ui32Lower;

} am_hal_adc_window_config_t;






typedef struct
{
    uint32_t dummy;

} am_hal_adc_capabilities_t;







typedef struct
{



    
# 349 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_adc.h" 3 4
   _Bool 
# 349 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_adc.h"
                                 bPoweredOn;
    
# 350 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_adc.h" 3 4
   _Bool 
# 350 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_adc.h"
                                 bLPMode1;




    
# 355 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_adc.h" 3 4
   _Bool 
# 355 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_adc.h"
                                 bErr;
    
# 356 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_adc.h" 3 4
   _Bool 
# 356 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_adc.h"
                                 bCmp;
    
# 357 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_adc.h" 3 4
   _Bool 
# 357 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_adc.h"
                                 bTIP;

} am_hal_adc_status_t;




typedef void (*am_hal_adc_callback_t)(void *pCallbackCtxt, uint32_t status);
# 375 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_adc.h"
#define AM_HAL_ADC_INT_DERR (_VAL2FLD(ADC_INTEN_DERR, 1))
#define AM_HAL_ADC_INT_DCMP (_VAL2FLD(ADC_INTEN_DCMP, 1))
#define AM_HAL_ADC_INT_WCINC (_VAL2FLD(ADC_INTEN_WCINC, 1))
#define AM_HAL_ADC_INT_WCEXC (_VAL2FLD(ADC_INTEN_WCEXC, 1))
#define AM_HAL_ADC_INT_FIFOOVR2 (_VAL2FLD(ADC_INTEN_FIFOOVR2, 1))
#define AM_HAL_ADC_INT_FIFOOVR1 (_VAL2FLD(ADC_INTEN_FIFOOVR1, 1))
#define AM_HAL_ADC_INT_SCNCMP (_VAL2FLD(ADC_INTEN_SCNCMP, 1))
#define AM_HAL_ADC_INT_CNVCMP (_VAL2FLD(ADC_INTEN_CNVCMP, 1))
# 408 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_adc.h"
#define AM_HAL_ADC_FIFO_SAMPLE(value) (_FLD2VAL(ADC_FIFO_DATA, value) >> 6)
#define AM_HAL_ADC_FIFO_FULL_SAMPLE(value) (_FLD2VAL(ADC_FIFO_DATA, value))
#define AM_HAL_ADC_FIFO_SLOT(value) (_FLD2VAL(ADC_FIFO_SLOTNUM, value))
#define AM_HAL_ADC_FIFO_COUNT(value) (_FLD2VAL(ADC_FIFO_COUNT, value))
# 432 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_adc.h"
  extern uint32_t am_hal_adc_initialize(uint32_t ui32Module, void **ppHandle);
# 446 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_adc.h"
  extern uint32_t am_hal_adc_deinitialize(void *pHandle);
# 460 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_adc.h"
  extern uint32_t am_hal_adc_configure(void *pHandle,
                                       am_hal_adc_config_t *psConfig);
# 475 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_adc.h"
  extern uint32_t am_hal_adc_configure_slot(void *pHandle,
                                            uint32_t ui32SlotNumber,
                                            am_hal_adc_slot_config_t *pSlotConfig);
# 491 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_adc.h"
  extern uint32_t am_hal_adc_configure_dma(void *pHandle,
                                           am_hal_adc_dma_config_t *pDMAConfig);
# 509 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_adc.h"
  extern uint32_t am_hal_adc_control(void *pHandle,
                                     am_hal_adc_request_e eRequest,
                                     void *pArgs);
# 524 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_adc.h"
  extern uint32_t am_hal_adc_enable(void *pHandle);
# 537 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_adc.h"
  extern uint32_t am_hal_adc_disable(void *pHandle);
# 550 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_adc.h"
  extern uint32_t am_hal_adc_status_get(void *pHandle,
                                        am_hal_adc_status_t *pStatus );
# 565 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_adc.h"
  extern uint32_t am_hal_adc_interrupt_enable(void *pHandle, uint32_t ui32IntMask);
# 579 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_adc.h"
  extern uint32_t am_hal_adc_interrupt_disable(void *pHandle, uint32_t ui32IntMask);
# 592 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_adc.h"
  extern uint32_t am_hal_adc_interrupt_status(void *pHandle,
                                              uint32_t *pui32Status,
                                              
# 594 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_adc.h" 3 4
                                             _Bool 
# 594 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_adc.h"
                                                  bEnabledOnly);
# 608 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_adc.h"
  extern uint32_t am_hal_adc_interrupt_clear(void *pHandle, uint32_t ui32IntMask);
# 630 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_adc.h"
  extern uint32_t am_hal_adc_samples_read(void *pHandle, 
# 630 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_adc.h" 3 4
                                                        _Bool 
# 630 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_adc.h"
                                                             bFullSample,
                                          uint32_t *pui32InSampleBuffer,
                                          uint32_t *pui32InOutNumberSamples,
                                          am_hal_adc_sample_t *pui32OutBuffer);
# 646 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_adc.h"
  extern uint32_t am_hal_adc_sw_trigger(void *pHandle);
# 662 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_adc.h"
  extern uint32_t am_hal_adc_power_control(void *pHandle,
                                           am_hal_sysctrl_power_state_e ePowerState,
                                           
# 664 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_adc.h" 3 4
                                          _Bool 
# 664 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_adc.h"
                                               bRetainState);
# 122 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/am_mcu_apollo.h" 2
# 1 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_ble.h" 1
# 52 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_ble.h"
#define AM_HAL_BLE_H 

# 1 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_global.h" 1
# 52 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_global.h"
#define AM_HAL_GLOBAL_H 
# 64 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_global.h"
# 1 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/../../am_sdk_version.h" 1
# 49 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/../../am_sdk_version.h"
#define AM_SDK_VERSION_H 
# 70 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/../../am_sdk_version.h"
#define AM_HAL_VERSION_MAJ 3
#define AM_HAL_VERSION_MIN 0
#define AM_HAL_VERSION_REV 0
# 65 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_global.h" 2






#define AM_HAL_DEVICE_NAME "Apollo3 Blue"
# 80 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_global.h"
#define _AM_ASSERT_CONCAT_(a,b) a ##b
#define _AM_ASSERT_CONCAT(a,b) _AM_ASSERT_CONCAT_(a, b)
#define am_ct_assert(e) enum { _AM_ASSERT_CONCAT(assert_line_, __LINE__) = 1/(!!(e)) }
# 98 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_global.h"
#define STRINGIZE_VAL(n) STRINGIZE_VAL2(n)
#define STRINGIZE_VAL2(n) #n


#define COMPILER_VERSION ("GCC " __VERSION__)
# 120 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_global.h"
#define AM_HAL_U32_GREATER(val1,val2) ((int32_t)((int32_t)(val1) - (int32_t)(val2)) > 0)
#define AM_HAL_U32_SMALLER(val1,val2) ((int32_t)((int32_t)(val1) - (int32_t)(val2)) < 0)






typedef union
{
    uint32_t u32;
    struct
    {
        uint32_t resvd : 7;
        uint32_t bAMREGS : 1;
        uint32_t Revision : 8;
        uint32_t Minor : 8;
        uint32_t Major : 8;
    } s;
} am_hal_version_t;

typedef union
{
    uint32_t u32;
    struct
    {
        uint32_t magic : 24;
        uint32_t bInit : 1;
        uint32_t bEnable : 1;
        uint32_t resv : 6;
    } s;
} am_hal_handle_prefix_t;






extern volatile uint32_t g_ui32HALflags;
extern const uint8_t g_ui8HALcompiler[];
extern const am_hal_version_t g_ui32HALversion;
# 169 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_global.h"
__attribute__((naked))
void
am_hal_triple_read(uint32_t ui32TimerAddr, uint32_t ui32Data[]);
# 55 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_ble.h" 2
# 1 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_status.h" 1
# 56 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_ble.h" 2





#define BLEIFn(n) ((BLEIF_Type*)(BLEIF_BASE + (n * (BLEIF_BASE - BLEIF_BASE))))







typedef enum
{




    AM_HAL_BLE_STATUS_BUS_BUSY = AM_HAL_STATUS_MODULE_SPECIFIC_START,







    AM_HAL_BLE_STATUS_IRQ_LOW,







    AM_HAL_BLE_STATUS_SPI_NOT_READY,






    AM_HAL_BLE_REQUESTING_READ,






    AM_HAL_BLE_NO_HCI_RESPONSE,





    AM_HAL_BLE_FEATURE_DISABLED,
    AM_HAL_BLE_SHUTDOWN_FAILED,
    AM_HAL_BLE_REGULATOR_FAILED,
    AM_HAL_BLE_POWERUP_INCOMPLETE,
    AM_HAL_BLE_HCI_PACKET_INCOMPLETE,
    AM_HAL_BLE_FIFO_ERROR,
    AM_HAL_BLE_32K_CLOCK_UNSTABLE,
}
am_ble_status_e;






typedef enum
{
    AM_HAL_BLE_POWER_ACTIVE,
    AM_HAL_BLE_POWER_OFF,
}
am_hal_ble_power_state_e;






typedef enum
{
    AM_HAL_BLE_HCI_CLK_DIV2 = BLEIF_CLKCFG_FSEL_HFRC_DIV2,
    AM_HAL_BLE_HCI_CLK_DIV4 = BLEIF_CLKCFG_FSEL_HFRC_DIV4,
    AM_HAL_BLE_HCI_CLK_DIV8 = BLEIF_CLKCFG_FSEL_HFRC_DIV8,
    AM_HAL_BLE_HCI_CLK_DIV16 = BLEIF_CLKCFG_FSEL_HFRC_DIV16,
    AM_HAL_BLE_HCI_CLK_DIV32 = BLEIF_CLKCFG_FSEL_HFRC_DIV32,
    AM_HAL_BLE_HCI_CLK_DIV64 = BLEIF_CLKCFG_FSEL_HFRC_DIV8,
}
am_hal_ble_hci_clock_e;






typedef enum
{
    AM_HAL_BLE_CORE_MCU_CLK = 0x02,
    AM_HAL_BLE_CORE_INTERNAL_CLK = 0x00,
}
am_hal_ble_core_clock_e;







#define AM_BLEIF_INT_B2MSHUTDN AM_REG_BLEIF_INTEN_B2MSHUTDN_M

#define AM_BLEIF_INT_B2MACTIVE AM_REG_BLEIF_INTEN_B2MACTIVE_M

#define AM_BLEIF_INT_B2MSLEEP AM_REG_BLEIF_INTEN_B2MSLEEP_M

#define AM_BLEIF_INT_CQERR AM_REG_BLEIF_INTEN_CQERR_M




#define AM_BLEIF_INT_CQUPD AM_REG_BLEIF_INTEN_CQUPD_M

#define AM_BLEIF_INT_CQPAUSED AM_REG_BLEIF_INTEN_CQPAUSED_M

#define AM_BLEIF_INT_DERR AM_REG_BLEIF_INTEN_DERR_M

#define AM_BLEIF_INT_DCMP AM_REG_BLEIF_INTEN_DCMP_M

#define AM_BLEIF_INT_BLECIRQ AM_REG_BLEIF_INTEN_BLECIRQ_M

#define AM_BLEIF_INT_ICMD AM_REG_BLEIF_INTEN_ICMD_M

#define AM_BLEIF_INT_IACC AM_REG_BLEIF_INTEN_IACC_M

#define AM_BLEIF_INT_B2MST AM_REG_BLEIF_INTEN_B2MST_M

#define AM_BLEIF_INT_FOVFL AM_REG_BLEIF_INTEN_FOVFL_M

#define AM_BLEIF_INT_FUNDFL AM_REG_BLEIF_INTEN_FUNDFL_M

#define AM_BLEIF_INT_THR AM_REG_BLEIF_INTEN_THR_M

#define AM_BLEIF_INT_CMDCMP AM_REG_BLEIF_INTEN_CMDCMP_M

#define AM_HAL_BLE_INT_B2MSHUTDN BLEIF_INTEN_B2MSHUTDN_Msk
#define AM_HAL_BLE_INT_B2MACTIVE BLEIF_INTEN_B2MACTIVE_Msk
#define AM_HAL_BLE_INT_B2MSLEEP BLEIF_INTEN_B2MSLEEP_Msk
#define AM_HAL_BLE_INT_CQERR BLEIF_INTEN_CQERR_Msk





#define AM_HAL_BLE_INT_CQUPD BLEIF_INTEN_CQUPD_Msk

#define AM_HAL_BLE_INT_CQPAUSED BLEIF_INTEN_CQPAUSED_Msk
#define AM_HAL_BLE_INT_DERR BLEIF_INTEN_DERR_Msk
#define AM_HAL_BLE_INT_DCMP BLEIF_INTEN_DCMP_Msk
#define AM_HAL_BLE_INT_BLECSSTAT BLEIF_INTEN_BLECSSTAT_Msk
#define AM_HAL_BLE_INT_BLECIRQ BLEIF_INTEN_BLECIRQ_Msk
#define AM_HAL_BLE_INT_ICMD BLEIF_INTEN_ICMD_Msk
#define AM_HAL_BLE_INT_IACC BLEIF_INTEN_IACC_Msk
#define AM_HAL_BLE_INT_B2MST BLEIF_INTEN_B2MST_Msk
#define AM_HAL_BLE_INT_FOVFL BLEIF_INTEN_FOVFL_Msk
#define AM_HAL_BLE_INT_FUNDFL BLEIF_INTEN_FUNDFL_Msk
#define AM_HAL_BLE_INT_THR BLEIF_INTEN_THR_Msk
#define AM_HAL_BLE_INT_CMDCMP BLEIF_INTEN_CMDCMP_Msk

#define AM_HAL_BLE_INT_BLECSSTATN BLEIF_INTSTAT_B2MSHUTDN_Msk
#define AM_HAL_BLE_INT_BLECIRQN BLEIF_INTSTAT_B2MACTIVE_Msk






#define am_hal_ble_buffer(A) union { uint32_t words[(A + 3) >> 2]; uint8_t bytes[A]; }







typedef void (*am_hal_ble_transfer_complete_cb_t)(uint8_t *pui8Data, uint32_t ui32Length, void *pvContext);




typedef struct
{
    uint32_t ui32Type;
    uint32_t ui32Length;
    uint32_t ui32CRC;
    const uint32_t *pui32Data;
}
am_hal_ble_patch_t;




typedef struct
{

    uint32_t ui32SpiClkCfg;
    uint32_t ui32ReadThreshold;
    uint32_t ui32WriteThreshold;


    uint32_t ui32BleClockConfig;
    uint32_t ui32ClockDrift;
    uint32_t ui32SleepClockDrift;
    
# 270 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_ble.h" 3 4
   _Bool 
# 270 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_ble.h"
        bAgcEnabled;
    
# 271 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_ble.h" 3 4
   _Bool 
# 271 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_ble.h"
        bSleepEnabled;


    
# 274 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_ble.h" 3 4
   _Bool 
# 274 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_ble.h"
        bUseDefaultPatches;
}
am_hal_ble_config_t;




extern const am_hal_ble_config_t am_hal_ble_default_config;






typedef struct
{
    uint32_t *pui32Data;
    uint8_t pui8Offset[3];
    uint8_t ui8OffsetLen;
    uint16_t ui16Length;
    uint8_t ui8Command;
    uint8_t ui8RepeatCount;
    
# 296 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_ble.h" 3 4
   _Bool 
# 296 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_ble.h"
        bContinue;
    am_hal_ble_transfer_complete_cb_t pfnTransferCompleteCB;
    void *pvContext;
}
am_hal_ble_transfer_t;
# 311 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_ble.h"
#define AM_HAL_BLE_SET_BD_ADDR_OPCODE 0xFC32
#define AM_HAL_BLE_SET_BD_ADDR_LENGTH (4 + 6)

#define AM_HAL_BLE_SET_TX_POWER_OPCODE 0xFC3B
#define AM_HAL_BLE_SET_TX_POWER_LENGTH (4 + 3)

#define AM_HAL_BLE_READ_VERSIONS_OPCODE 0xFD01
#define AM_HAL_BLE_READ_VERSIONS_LENGTH (4 + 0)

#define AM_HAL_BLE_PLF_REGISTER_READ_OPCODE 0xFD02
#define AM_HAL_BLE_PLF_REGISTER_READ_LENGTH (4 + 4)

#define AM_HAL_BLE_PLF_REGISTER_WRITE_OPCODE 0xFD03
#define AM_HAL_BLE_PLF_REGISTER_WRITE_LENGTH (4 + 8)

#define AM_HAL_BLE_GET_RSSI_OPCODE 0x1405
#define AM_HAL_BLE_GET_RSSI_LENGTH (4 + 0)

#define AM_HAL_BLE_SET_SLEEP_OPCODE 0xFD09
#define AM_HAL_BLE_SET_SLEEP_LENGTH (4 + 0)

#define AM_HAL_BLE_SPI_SENDFRAME_OPCODE 0xFD04
#define AM_HAL_BLE_SPI_SENDFRAME_LENGTH (4 + 1)

#define AM_HAL_BLE_SET_BD_ADDR_CMD(...) {0x01, 0x32, 0xFC, 0x06, __VA_ARGS__}
#define AM_HAL_BLE_SET_TX_POWER_CMD(...) {0x01, 0x3B, 0xFC, 0x03, __VA_ARGS__}
#define AM_HAL_BLE_SET_READ_VERSIONS_CMD() {0x01, 0x01, 0xFD, 0x00}
#define AM_HAL_BLE_PLF_REGISTER_READ_CMD(...) {0x01, 0x02, 0xFD, 0x04, __VA_ARGS__}
#define AM_HAL_BLE_PLF_REGISTER_WRITE_CMD(...) {0x01, 0x03, 0xFD, 0x08, __VA_ARGS__}
#define AM_HAL_BLE_GET_RSSI_CMD() {0x01, 0x05, 0x14, 0x00}
#define AM_HAL_BLE_SET_SLEEP_CMD() {0x01, 0x09, 0xFD, 0x00}
#define AM_HAL_BLE_SPI_SENDFRAME_CMD(...) {0x01, 0x04, 0xFD, 0x01, __VA_ARGS__}






typedef struct
{

    am_hal_handle_prefix_t prefix;


    uint32_t ui32Module;


    
# 358 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_ble.h" 3 4
   _Bool 
# 358 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_ble.h"
        bUseDefaultPatches;


    am_hal_ble_transfer_t sCurrentTransfer;



    am_hal_ble_transfer_t sSavedTransfer;


    uint32_t ui32TransferIndex;


    
# 371 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_ble.h" 3 4
   _Bool 
# 371 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_ble.h"
        bPatchComplete;


    
# 374 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_ble.h" 3 4
   _Bool 
# 374 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_ble.h"
        bContinuePacket;



    
# 378 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_ble.h" 3 4
   _Bool 
# 378 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_ble.h"
        bLastPacketWasTX;


    
# 381 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_ble.h" 3 4
   _Bool 
# 381 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_ble.h"
        bSavedPacket;


    
# 384 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_ble.h" 3 4
   _Bool 
# 384 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_ble.h"
        bBusy;


    
# 387 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_ble.h" 3 4
   _Bool 
# 387 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_ble.h"
        bCmdComplete;


    
# 390 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_ble.h" 3 4
   _Bool 
# 390 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_ble.h"
        bDmaComplete;


    
# 393 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_ble.h" 3 4
   _Bool 
# 393 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_ble.h"
        bFlowControlComplete;
}
am_hal_ble_state_t;






#define AM_HAL_BLE_WRITE 1
#define AM_HAL_BLE_READ 2






#define AM_HAL_BLE_RAW 0x0
#define AM_HAL_BLE_CMD 0x1
#define AM_HAL_BLE_ACL 0x2
#define AM_HAL_BLE_EVT 0x4
# 449 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_ble.h"
extern uint32_t am_hal_ble_initialize(uint32_t ui32Module, void **ppHandle);
# 465 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_ble.h"
extern uint32_t am_hal_ble_deinitialize(void *pHandle);
# 488 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_ble.h"
extern uint32_t am_hal_ble_config(void *pHandle, const am_hal_ble_config_t *psConfig);
# 510 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_ble.h"
uint32_t am_hal_ble_power_control(void *pHandle, uint32_t ui32PowerState);
# 526 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_ble.h"
extern uint32_t am_hal_ble_boot(void *pHandle);
# 561 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_ble.h"
extern uint32_t am_hal_ble_patch_apply(void *pHandle, am_hal_ble_patch_t *psPatch);

extern uint32_t am_hal_ble_default_copy_patch_apply(void *pHandle);
# 585 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_ble.h"
extern uint32_t am_hal_ble_default_patch_apply(void *pHandle);
# 602 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_ble.h"
extern uint32_t am_hal_ble_patch_complete(void *pHandle);







extern uint32_t am_hal_ble_transmitter_control(void *pHandle, uint8_t ui8TxCtrl);







extern uint32_t am_hal_ble_transmitter_control_ex(void *pHandle, uint8_t ui8TxChannel);







extern uint32_t am_hal_ble_transmitter_modex_set(void *pHandle, uint8_t ui8ModFrqOffset);
# 640 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_ble.h"
extern uint32_t am_hal_ble_blocking_transfer(void *pHandle, am_hal_ble_transfer_t *psTransfer);
# 657 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_ble.h"
extern uint32_t am_hal_ble_nonblocking_transfer(void *pHandle, am_hal_ble_transfer_t *psTransfer);


extern uint32_t am_hal_ble_vs_command_build(uint32_t *pui32Command,
                                            uint32_t ui32OpCode,
                                            uint32_t ui32TotalLength,
                                            uint8_t *pui8Parameters);

extern uint32_t am_hal_ble_blocking_hci_read(void *pHandle,
                                             uint32_t *pui32Data,
                                             uint32_t *pui32BytesReceived);

extern uint32_t am_hal_ble_blocking_hci_write(void *pHandle,
                                              uint8_t ui8Type,
                                              uint32_t *pui32Data,
                                              uint32_t ui32NumBytes);

extern uint32_t am_hal_ble_nonblocking_hci_read(void *pHandle,
                                                uint32_t *pui32Data,
                                                am_hal_ble_transfer_complete_cb_t pfnCallback,
                                                void *pvContext);

extern uint32_t am_hal_ble_nonblocking_hci_write(void *pHandle,
                                                 uint8_t ui8Type,
                                                 uint32_t *pui32Data,
                                                 uint32_t ui32NumBytes,
                                                 am_hal_ble_transfer_complete_cb_t pfnCallback,
                                                 void *pvContext);
# 700 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_ble.h"
extern uint32_t am_hal_ble_trim_set(void *pHandle, uint32_t ui32BleCoreAddress,
                                    uint32_t ui32TrimValue, uint32_t ui32TrimMask);
# 722 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_ble.h"
extern uint32_t am_hal_ble_default_trim_set(void *pHandle);

uint32_t am_hal_ble_default_trim_set_ramcode(void *pHandle);
# 740 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_ble.h"
extern uint32_t am_hal_ble_tx_power_set(void *pHandle, uint8_t ui32TxPower);
# 756 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_ble.h"
extern uint32_t am_hal_ble_set_constant_transmission(void *pHandle, 
# 756 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_ble.h" 3 4
                                                                   _Bool 
# 756 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_ble.h"
                                                                        enable);
# 773 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_ble.h"
extern uint32_t am_hal_ble_set_constant_transmission_ex(void *pHandle, uint8_t channel);
# 784 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_ble.h"
extern uint32_t am_hal_ble_init_rf_channel(void *pHandle);
# 796 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_ble.h"
extern uint32_t am_hal_ble_sleep_set(void *pHandle, 
# 796 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_ble.h" 3 4
                                                   _Bool 
# 796 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_ble.h"
                                                        enable);
# 813 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_ble.h"
extern uint32_t am_hal_ble_wakeup_set(void *pHandle, uint32_t ui32Mode);
# 839 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_ble.h"
extern uint32_t am_hal_ble_plf_reg_read(void *pHandle, uint32_t ui32Address, uint32_t *pui32Value);
# 864 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_ble.h"
extern uint32_t am_hal_ble_plf_reg_write(void *pHandle, uint32_t ui32Address, uint32_t ui32Value);
# 888 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_ble.h"
extern uint32_t am_hal_ble_sleep_set(void *pHandle, 
# 888 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_ble.h" 3 4
                                                   _Bool 
# 888 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_ble.h"
                                                        enable);
# 909 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_ble.h"
extern 
# 909 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_ble.h" 3 4
      _Bool 
# 909 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_ble.h"
           am_hal_ble_sleep_get(void *pHandle);
# 929 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_ble.h"
extern uint32_t am_hal_ble_tx_power_set(void *pHandle, uint8_t ui32TxPower);






extern uint32_t am_hal_ble_int_service(void *pHandle, uint32_t ui32Status);
extern uint32_t am_hal_ble_int_enable(void *pHandle, uint32_t ui32InterruptMask);
extern uint32_t am_hal_ble_int_disable(void *pHandle, uint32_t ui32InterruptMask);
extern uint32_t am_hal_ble_int_status(void *pHandle, 
# 939 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_ble.h" 3 4
                                                    _Bool 
# 939 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_ble.h"
                                                         bEnabledOnly);
extern uint32_t am_hal_ble_int_clear(void *pHandle, uint32_t ui32InterruptMask);
extern uint32_t am_hal_ble_check_32k_clock(void *pHandle);
# 972 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_ble.h"
#define am_hal_debug_gpio_set(...) 
#define am_hal_debug_gpio_clear(...) 
#define am_hal_debug_gpio_toggle(...) 
#define am_hal_debug_gpio_pinconfig(...) 
# 123 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/am_mcu_apollo.h" 2
# 1 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_ble_patch.h" 1
# 52 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_ble_patch.h"
#define AM_HAL_BLE_PATCH_H 
# 64 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_ble_patch.h"
extern am_hal_ble_patch_t **am_hal_ble_default_patches;
extern am_hal_ble_patch_t **am_hal_ble_default_copy_patches;
extern const uint32_t am_hal_ble_num_default_patches;






extern am_hal_ble_patch_t am_ble_performance_patch;
extern am_hal_ble_patch_t am_ble_nvds_patch;






extern am_hal_ble_patch_t g_AMBLEDefaultPatch;






#define AM_HAL_BLE_NVDS_CLOCKDRIFT_OFFSET 30
#define AM_HAL_BLE_NVDS_SLEEPCLOCKDRIFT_OFFSET 35
#define AM_HAL_BLE_NVDS_CLOCKSOURCE_OFFSET 44
#define AM_HAL_BLE_NVDS_SLEEPENABLE_OFFSET 85
#define AM_HAL_BLE_NVDS_AGC_OFFSET 125
# 124 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/am_mcu_apollo.h" 2
# 1 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_burst.h" 1
# 52 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_burst.h"
#define AM_HAL_BURST_H 
# 68 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_burst.h"
typedef enum
{
    AM_HAL_BURST_AVAIL,
    AM_HAL_BURST_NOTAVAIL
} am_hal_burst_avail_e;




typedef enum
{
    AM_HAL_BURST_MODE,
    AM_HAL_NORMAL_MODE,
} am_hal_burst_mode_e;
# 96 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_burst.h"
extern uint32_t am_hal_burst_mode_initialize(am_hal_burst_avail_e *peBurstAvail);
# 109 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_burst.h"
extern uint32_t am_hal_burst_mode_enable(am_hal_burst_mode_e *peBurstStatus);
# 123 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_burst.h"
extern uint32_t am_hal_burst_mode_disable(am_hal_burst_mode_e *peBurstStatus);
# 134 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_burst.h"
#define am_hal_burst_mode_status() (CLKGEN->FREQCTRL_b.BURSTSTATUS ? AM_HAL_BURST_MODE : AM_HAL_NORMAL_MODE)
# 125 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/am_mcu_apollo.h" 2
# 1 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_cachectrl.h" 1
# 52 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_cachectrl.h"
#define AM_HAL_CACHECTRL_H 
# 62 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_cachectrl.h"
#define AM_APOLLO3_CACHECTRL 1




typedef struct
{
    
# 69 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_cachectrl.h" 3 4
   _Bool 
# 69 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_cachectrl.h"
            bFlash0SleepMode;
    
# 70 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_cachectrl.h" 3 4
   _Bool 
# 70 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_cachectrl.h"
            bFlash1SleepMode;
    
# 71 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_cachectrl.h" 3 4
   _Bool 
# 71 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_cachectrl.h"
            bCacheReady;
} am_hal_cachectrl_status_t;
# 91 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_cachectrl.h"
typedef enum
{
    AM_HAL_CACHECTRL_DESCR_1WAY_128B_512E = CACHECTRL_CACHECFG_CONFIG_W1_128B_512E,
    AM_HAL_CACHECTRL_DESCR_2WAY_128B_512E = CACHECTRL_CACHECFG_CONFIG_W2_128B_512E,
    AM_HAL_CACHECTRL_DESCR_1WAY_128B_1024E = CACHECTRL_CACHECFG_CONFIG_W1_128B_1024E
} am_hal_cachectrl_descr_e;

typedef enum
{
    AM_HAL_CACHECTRL_NCR0 = 0,
    AM_HAL_CACHECTRL_NCR1 = 1
} am_hal_cachectrl_nc_region_e;


typedef struct
{
    am_hal_cachectrl_nc_region_e eNCRegion;
    
# 108 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_cachectrl.h" 3 4
   _Bool 
# 108 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_cachectrl.h"
                                   bEnable;
    uint32_t ui32StartAddr;
    uint32_t ui32EndAddr;
} am_hal_cachectrl_nc_cfg_t;




typedef enum
{
    AM_HAL_CACHECTRL_CONTROL_FLASH_CACHE_INVALIDATE = 1,
    AM_HAL_CACHECTRL_CONTROL_STATISTICS_RESET,
    AM_HAL_CACHECTRL_CONTROL_FLASH_ALL_SLEEP_ENABLE,
    AM_HAL_CACHECTRL_CONTROL_FLASH_ALL_SLEEP_DISABLE,
    AM_HAL_CACHECTRL_CONTROL_FLASH0_SLEEP_ENABLE,
    AM_HAL_CACHECTRL_CONTROL_FLASH0_SLEEP_DISABLE,
    AM_HAL_CACHECTRL_CONTROL_FLASH1_SLEEP_ENABLE,
    AM_HAL_CACHECTRL_CONTROL_FLASH1_SLEEP_DISABLE,
    AM_HAL_CACHECTRL_CONTROL_MONITOR_ENABLE,
    AM_HAL_CACHECTRL_CONTROL_MONITOR_DISABLE,
    AM_HAL_CACHECTRL_CONTROL_LPMMODE_RESET,
    AM_HAL_CACHECTRL_CONTROL_LPMMODE_RECOMMENDED,
    AM_HAL_CACHECTRL_CONTROL_LPMMODE_AGGRESSIVE,
    AM_HAL_CACHECTRL_CONTROL_LPMMODE_SET,
    AM_HAL_CACHECTRL_CONTROL_SEDELAY_SET,
    AM_HAL_CACHECTRL_CONTROL_RDWAIT_SET,

    AM_HAL_CACHECTRL_CONTROL_NC_CFG,
} am_hal_cachectrl_control_e;




typedef enum
{

    AM_HAL_CACHECTRL_CONFIG_MODE_DISABLE,
    AM_HAL_CACHECTRL_CONFIG_MODE_INSTR,
    AM_HAL_CACHECTRL_CONFIG_MODE_DATA,
    AM_HAL_CACHECTRL_CONFIG_MODE_INSTR_DATA
} am_hal_cachectrl_config_mode_e;




typedef enum
{
    AM_HAL_CACHECTRL_FLASHCFG_LPMMODE_NEVER = CACHECTRL_FLASHCFG_LPMMODE_NEVER,
    AM_HAL_CACHECTRL_FLASHCFG_LPMMODE_STANDBY = CACHECTRL_FLASHCFG_LPMMODE_STANDBY,
    AM_HAL_CACHECTRL_FLASHCFG_LPMMODE_ALWAYS = CACHECTRL_FLASHCFG_LPMMODE_ALWAYS
} am_hal_cachectrl_flashcfg_lppmode_e;







typedef struct
{
# 176 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_cachectrl.h"
    am_hal_cachectrl_descr_e eDescript;







    am_hal_cachectrl_config_mode_e eMode;






    
# 191 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_cachectrl.h" 3 4
   _Bool 
# 191 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_cachectrl.h"
        bLRU;

} am_hal_cachectrl_config_t;

extern const am_hal_cachectrl_config_t am_hal_cachectrl_defaults;
# 225 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_cachectrl.h"
extern uint32_t am_hal_cachectrl_config(const am_hal_cachectrl_config_t *psConfig);
# 236 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_cachectrl.h"
extern uint32_t am_hal_cachectrl_enable(void);
# 248 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_cachectrl.h"
extern uint32_t am_hal_cachectrl_disable(void);
# 269 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_cachectrl.h"
extern uint32_t am_hal_cachectrl_control(am_hal_cachectrl_control_e eControl,
                                         void *pArgs);
# 283 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_cachectrl.h"
extern uint32_t am_hal_cachectrl_status_get(am_hal_cachectrl_status_t *psStatus);
# 126 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/am_mcu_apollo.h" 2
# 1 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_clkgen.h" 1
# 52 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_clkgen.h"
#define AM_HAL_CLKGEN_H 
# 63 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_clkgen.h"
#define AM_APOLLO3_CLKGEN 1
# 75 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_clkgen.h"
#define AM_HAL_CLKGEN_FREQ_MAX_HZ 48000000
#define AM_HAL_CLKGEN_FREQ_MAX_KHZ (AM_HAL_CLKGEN_FREQ_MAX_HZ / 1000)
#define AM_HAL_CLKGEN_FREQ_MAX_MHZ (AM_HAL_CLKGEN_FREQ_MAX_HZ / 1000000)
#define AM_HAL_CLKGEN_CORESEL_MAXDIV 1





typedef enum
{
    AM_HAL_CLKGEN_CONTROL_SYSCLK_MAX,
    AM_HAL_CLKGEN_CONTROL_XTAL_START,
    AM_HAL_CLKGEN_CONTROL_LFRC_START,
    AM_HAL_CLKGEN_CONTROL_XTAL_STOP,
    AM_HAL_CLKGEN_CONTROL_LFRC_STOP,
    AM_HAL_CLKGEN_CONTROL_SYSCLK_DIV2,
    AM_HAL_CLKGEN_CONTROL_RTC_SEL_XTAL,
    AM_HAL_CLKGEN_CONTROL_RTC_SEL_LFRC,
    AM_HAL_CLKGEN_CONTROL_HFADJ_ENABLE,
    AM_HAL_CLKGEN_CONTROL_HFADJ_DISABLE,
} am_hal_clkgen_control_e;




typedef enum
{
    AM_HAL_CLKGEN_STATUS_RTCOSC_XTAL,
    AM_HAL_CLKGEN_STATUS_RTCOSC_LFRC,
} am_hal_clkgen_status_rtcosc_e;




typedef enum
{
    AM_HAL_CLKGEN_CLKOUT_LFRC_1024 = 0x0,
    AM_HAL_CLKGEN_CLKOUT_XTAL_16384,
    AM_HAL_CLKGEN_CLKOUT_XTAL_8192,
    AM_HAL_CLKGEN_CLKOUT_XTAL_4096,
    AM_HAL_CLKGEN_CLKOUT_XTAL_2048,
    AM_HAL_CLKGEN_CLKOUT_XTAL_1024,
    AM_HAL_CLKGEN_CLKOUT_RTC_1HZ = 0x10,
    AM_HAL_CLKGEN_CLKOUT_XTAL_0_015 = 0x16,
    AM_HAL_CLKGEN_CLKOUT_XTAL_32768,
    AM_HAL_CLKGEN_CLKOUT_CG_100,
    AM_HAL_CLKGEN_CLKOUT_LFRC_512 = 0x23,
    AM_HAL_CLKGEN_CLKOUT_LFRC_32,
    AM_HAL_CLKGEN_CLKOUT_LFRC_2,
    AM_HAL_CLKGEN_CLKOUT_LFRC_0_03,
    AM_HAL_CLKGEN_CLKOUT_XTAL_128,
    AM_HAL_CLKGEN_CLKOUT_XTAL_4,
    AM_HAL_CLKGEN_CLKOUT_XTAL_0_5,

    AM_HAL_CLKGEN_CLKOUT_ULFRC_64,
    AM_HAL_CLKGEN_CLKOUT_ULFRC_8,
    AM_HAL_CLKGEN_CLKOUT_ULFRC_1,
    AM_HAL_CLKGEN_CLKOUT_ULFRC_0_25,
    AM_HAL_CLKGEN_CLKOUT_ULFRC_0_0009,

    AM_HAL_CLKGEN_CLKOUT_LFRC_0_0004 = 0x31,

    AM_HAL_CLKGEN_CLKOUT_XTALNE_32768 = 0x35,
    AM_HAL_CLKGEN_CLKOUT_XTALNE_2048,
    AM_HAL_CLKGEN_CLKOUT_LFRCNE_32,
    AM_HAL_CLKGEN_CLKOUT_LFRCNE_1024 = 0x39
} am_hal_clkgen_clkout_e;




typedef enum
{
    AM_HAL_CLKGEN_INTERRUPT_OF = (0x4UL),
    AM_HAL_CLKGEN_INTERRUPT_ACC = (0x2UL),
    AM_HAL_CLKGEN_INTERRUPT_ACF = (0x1UL)
} am_hal_clkgen_interrupt_e;




typedef struct
{




    uint32_t ui32SysclkFreq;
# 172 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_clkgen.h"
    uint32_t eRTCOSC;






    
# 179 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_clkgen.h" 3 4
   _Bool 
# 179 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_clkgen.h"
               bXtalFailure;
} am_hal_clkgen_status_t;
# 209 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_clkgen.h"
extern uint32_t am_hal_clkgen_control(am_hal_clkgen_control_e eControl,
                                      void *pArgs);
# 227 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_clkgen.h"
extern uint32_t am_hal_clkgen_status_get(am_hal_clkgen_status_t *psStatus);
# 273 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_clkgen.h"
extern uint32_t am_hal_clkgen_clkout_enable(
# 273 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_clkgen.h" 3 4
                                           _Bool 
# 273 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_clkgen.h"
                                                bEnable,
                                            am_hal_clkgen_clkout_e eClkSelect);
# 290 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_clkgen.h"
extern uint32_t am_hal_clkgen_interrupt_enable(am_hal_clkgen_interrupt_e ui32IntMask);
# 306 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_clkgen.h"
extern uint32_t am_hal_clkgen_interrupt_disable(am_hal_clkgen_interrupt_e ui32IntMask);
# 324 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_clkgen.h"
extern uint32_t am_hal_clkgen_interrupt_clear(am_hal_clkgen_interrupt_e ui32IntMask);
# 336 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_clkgen.h"
extern uint32_t am_hal_clkgen_interrupt_status_get(
# 336 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_clkgen.h" 3 4
                                                  _Bool 
# 336 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_clkgen.h"
                                                       bEnabledOnly,
                                                   uint32_t *pui32IntStatus);
# 353 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_clkgen.h"
extern uint32_t am_hal_clkgen_interrupt_set(am_hal_clkgen_interrupt_e ui32IntMask);
# 127 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/am_mcu_apollo.h" 2
# 1 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_cmdq.h" 1
# 53 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_cmdq.h"
#define AM_HAL_CMDQ_H 


typedef enum
{
    AM_HAL_CMDQ_IF_IOM0,
    AM_HAL_CMDQ_IF_IOM1,
    AM_HAL_CMDQ_IF_IOM2,
    AM_HAL_CMDQ_IF_IOM3,
    AM_HAL_CMDQ_IF_IOM4,
    AM_HAL_CMDQ_IF_IOM5,
    AM_HAL_CMDQ_IF_MSPI,
    AM_HAL_CMDQ_IF_BLEIF,
    AM_HAL_CMDQ_IF_MAX,
} am_hal_cmdq_if_e;

typedef enum
{
    AM_HAL_CMDQ_PRIO_LOW,
    AM_HAL_CMDQ_PRIO_HI,
} am_hal_cmdq_priority_e;

typedef struct
{
    uint32_t cmdQSize;
    uint32_t *pCmdQBuf;
    am_hal_cmdq_priority_e priority;
} am_hal_cmdq_cfg_t;

typedef struct
{
    uint32_t address;
    uint32_t value;
} am_hal_cmdq_entry_t;

typedef struct
{
    uint32_t lastIdxProcessed;
    uint32_t lastIdxPosted;
    uint32_t lastIdxAllocated;
    
# 93 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_cmdq.h" 3 4
   _Bool 
# 93 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_cmdq.h"
               bTIP;
    
# 94 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_cmdq.h" 3 4
   _Bool 
# 94 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_cmdq.h"
               bPaused;
    
# 95 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_cmdq.h" 3 4
   _Bool 
# 95 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_cmdq.h"
               bErr;
} am_hal_cmdq_status_t;
# 118 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_cmdq.h"
uint32_t am_hal_cmdq_init(am_hal_cmdq_if_e hwIf, am_hal_cmdq_cfg_t *pCfg, void **ppHandle);
# 132 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_cmdq.h"
uint32_t am_hal_cmdq_enable(void *pHandle);
# 145 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_cmdq.h"
uint32_t am_hal_cmdq_disable(void *pHandle);
# 166 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_cmdq.h"
uint32_t am_hal_cmdq_alloc_block(void *pHandle, uint32_t numCmd, am_hal_cmdq_entry_t **ppBlock, uint32_t *pIdx);
# 183 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_cmdq.h"
uint32_t am_hal_cmdq_release_block(void *pHandle);
# 197 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_cmdq.h"
uint32_t am_hal_cmdq_post_block(void *pHandle, 
# 197 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_cmdq.h" 3 4
                                              _Bool 
# 197 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_cmdq.h"
                                                   bInt);
# 211 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_cmdq.h"
uint32_t am_hal_cmdq_get_status(void *pHandle, am_hal_cmdq_status_t *pStatus);
# 224 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_cmdq.h"
uint32_t am_hal_cmdq_term(void *pHandle, 
# 224 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_cmdq.h" 3 4
                                        _Bool 
# 224 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_cmdq.h"
                                             bForce);
# 237 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_cmdq.h"
uint32_t am_hal_cmdq_error_resume(void *pHandle);
# 253 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_cmdq.h"
uint32_t am_hal_cmdq_pause(void *pHandle, uint32_t *pSETCLRAddr,
                           uint32_t ui32CQPauseSETCLR,
                           uint32_t ui32CQUnpauseSETCLR, uint32_t ui32usMaxDelay);
# 271 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_cmdq.h"
uint32_t am_hal_cmdq_reset(void *pHandle);
# 286 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_cmdq.h"
uint32_t am_hal_cmdq_post_loop_block(void *pHandle, 
# 286 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_cmdq.h" 3 4
                                                   _Bool 
# 286 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_cmdq.h"
                                                        bInt);
# 128 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/am_mcu_apollo.h" 2
# 1 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_ctimer.h" 1
# 52 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_ctimer.h"
#define AM_HAL_CTIMER_H 
# 62 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_ctimer.h"
#define AM_APOLLO3_CTIMER 1
# 81 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_ctimer.h"
#define CTIMERADDRn(periph,n,reg) ( periph ##_BASE + offsetof(periph ##_Type, reg) + (n * (offsetof(periph ##_Type, TMR1) - offsetof(periph ##_Type, TMR0))) )






typedef enum
{
    AM_HAL_CTIMER_OUTPUT_NORMAL = 0x0,
    AM_HAL_CTIMER_OUTPUT_SECONDARY = 0x1,
    AM_HAL_CTIMER_OUTPUT_FORCE0 = 0x2,
    AM_HAL_CTIMER_OUTPUT_FORCE1 = 0x3
} am_hal_ctimer_outputtype_e;







#define CTIMERn(n) ((CTIMER_Type*)(CTIMER_BASE + (n * ((uint32_t)&CTIMER->TMR1 - (uint32_t)&CTIMER->TMR0))))






#define AM_HAL_CTIMER_TIMERS_NUM 8






#define AM_HAL_CTIMER_TIMER_OFFSET ((uint32_t)&CTIMER->TMR1 - (uint32_t)&CTIMER->TMR0)
# 127 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_ctimer.h"
#define AM_HAL_CTIMER_INT_TIMERA0C0 CTIMER_INTEN_CTMRA0C0INT_Msk
#define AM_HAL_CTIMER_INT_TIMERA0C1 CTIMER_INTEN_CTMRA0C1INT_Msk
#define AM_HAL_CTIMER_INT_TIMERA1C0 CTIMER_INTEN_CTMRA1C0INT_Msk
#define AM_HAL_CTIMER_INT_TIMERA1C1 CTIMER_INTEN_CTMRA1C1INT_Msk
#define AM_HAL_CTIMER_INT_TIMERA2C0 CTIMER_INTEN_CTMRA2C0INT_Msk
#define AM_HAL_CTIMER_INT_TIMERA2C1 CTIMER_INTEN_CTMRA2C1INT_Msk
#define AM_HAL_CTIMER_INT_TIMERA3C0 CTIMER_INTEN_CTMRA3C0INT_Msk
#define AM_HAL_CTIMER_INT_TIMERA3C1 CTIMER_INTEN_CTMRA3C1INT_Msk
#define AM_HAL_CTIMER_INT_TIMERA4C0 CTIMER_INTEN_CTMRA4C0INT_Msk
#define AM_HAL_CTIMER_INT_TIMERA4C1 CTIMER_INTEN_CTMRA4C1INT_Msk
#define AM_HAL_CTIMER_INT_TIMERA5C0 CTIMER_INTEN_CTMRA5C0INT_Msk
#define AM_HAL_CTIMER_INT_TIMERA5C1 CTIMER_INTEN_CTMRA5C1INT_Msk
#define AM_HAL_CTIMER_INT_TIMERA6C0 CTIMER_INTEN_CTMRA6C0INT_Msk
#define AM_HAL_CTIMER_INT_TIMERA6C1 CTIMER_INTEN_CTMRA6C1INT_Msk
#define AM_HAL_CTIMER_INT_TIMERA7C0 CTIMER_INTEN_CTMRA7C0INT_Msk
#define AM_HAL_CTIMER_INT_TIMERA7C1 CTIMER_INTEN_CTMRA7C1INT_Msk

#define AM_HAL_CTIMER_INT_TIMERB0C0 CTIMER_INTEN_CTMRB0C0INT_Msk
#define AM_HAL_CTIMER_INT_TIMERB0C1 CTIMER_INTEN_CTMRB0C1INT_Msk
#define AM_HAL_CTIMER_INT_TIMERB1C0 CTIMER_INTEN_CTMRB1C0INT_Msk
#define AM_HAL_CTIMER_INT_TIMERB1C1 CTIMER_INTEN_CTMRB1C1INT_Msk
#define AM_HAL_CTIMER_INT_TIMERB2C0 CTIMER_INTEN_CTMRB2C0INT_Msk
#define AM_HAL_CTIMER_INT_TIMERB2C1 CTIMER_INTEN_CTMRB2C1INT_Msk
#define AM_HAL_CTIMER_INT_TIMERB3C0 CTIMER_INTEN_CTMRB3C0INT_Msk
#define AM_HAL_CTIMER_INT_TIMERB3C1 CTIMER_INTEN_CTMRB3C1INT_Msk
#define AM_HAL_CTIMER_INT_TIMERB4C0 CTIMER_INTEN_CTMRB4C0INT_Msk
#define AM_HAL_CTIMER_INT_TIMERB4C1 CTIMER_INTEN_CTMRB4C1INT_Msk
#define AM_HAL_CTIMER_INT_TIMERB5C0 CTIMER_INTEN_CTMRB5C0INT_Msk
#define AM_HAL_CTIMER_INT_TIMERB5C1 CTIMER_INTEN_CTMRB5C1INT_Msk
#define AM_HAL_CTIMER_INT_TIMERB6C0 CTIMER_INTEN_CTMRB6C0INT_Msk
#define AM_HAL_CTIMER_INT_TIMERB6C1 CTIMER_INTEN_CTMRB6C1INT_Msk
#define AM_HAL_CTIMER_INT_TIMERB7C0 CTIMER_INTEN_CTMRB7C0INT_Msk
#define AM_HAL_CTIMER_INT_TIMERB7C1 CTIMER_INTEN_CTMRB7C1INT_Msk







#define AM_HAL_CTIMER_INT_TIMERA0 AM_HAL_CTIMER_INT_TIMERA0C0
#define AM_HAL_CTIMER_INT_TIMERB0 AM_HAL_CTIMER_INT_TIMERB0C0
#define AM_HAL_CTIMER_INT_TIMERA1 AM_HAL_CTIMER_INT_TIMERA1C0
#define AM_HAL_CTIMER_INT_TIMERB1 AM_HAL_CTIMER_INT_TIMERB1C0
#define AM_HAL_CTIMER_INT_TIMERA2 AM_HAL_CTIMER_INT_TIMERA2C0
#define AM_HAL_CTIMER_INT_TIMERB2 AM_HAL_CTIMER_INT_TIMERB2C0
#define AM_HAL_CTIMER_INT_TIMERA3 AM_HAL_CTIMER_INT_TIMERA3C0
#define AM_HAL_CTIMER_INT_TIMERB3 AM_HAL_CTIMER_INT_TIMERB3C0
# 186 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_ctimer.h"
#define AM_HAL_CTIMER_CLK_PIN _VAL2FLD(CTIMER_CTRL0_TMRA0CLK, 0x00)
#define AM_HAL_CTIMER_HFRC_12MHZ _VAL2FLD(CTIMER_CTRL0_TMRA0CLK, 0x01)
#define AM_HAL_CTIMER_HFRC_3MHZ _VAL2FLD(CTIMER_CTRL0_TMRA0CLK, 0x02)
#define AM_HAL_CTIMER_HFRC_187_5KHZ _VAL2FLD(CTIMER_CTRL0_TMRA0CLK, 0x03)
#define AM_HAL_CTIMER_HFRC_47KHZ _VAL2FLD(CTIMER_CTRL0_TMRA0CLK, 0x04)
#define AM_HAL_CTIMER_HFRC_12KHZ _VAL2FLD(CTIMER_CTRL0_TMRA0CLK, 0x05)
#define AM_HAL_CTIMER_XT_32_768KHZ _VAL2FLD(CTIMER_CTRL0_TMRA0CLK, 0x06)
#define AM_HAL_CTIMER_XT_16_384KHZ _VAL2FLD(CTIMER_CTRL0_TMRA0CLK, 0x07)
#define AM_HAL_CTIMER_XT_2_048KHZ _VAL2FLD(CTIMER_CTRL0_TMRA0CLK, 0x08)
#define AM_HAL_CTIMER_XT_256HZ _VAL2FLD(CTIMER_CTRL0_TMRA0CLK, 0x09)
#define AM_HAL_CTIMER_LFRC_512HZ _VAL2FLD(CTIMER_CTRL0_TMRA0CLK, 0x0A)
#define AM_HAL_CTIMER_LFRC_32HZ _VAL2FLD(CTIMER_CTRL0_TMRA0CLK, 0x0B)
#define AM_HAL_CTIMER_LFRC_1HZ _VAL2FLD(CTIMER_CTRL0_TMRA0CLK, 0x0C)
#define AM_HAL_CTIMER_LFRC_1_16HZ _VAL2FLD(CTIMER_CTRL0_TMRA0CLK, 0x0D)
#define AM_HAL_CTIMER_RTC_100HZ _VAL2FLD(CTIMER_CTRL0_TMRA0CLK, 0x0E)
#define AM_HAL_CTIMER_HCLK_DIV4 _VAL2FLD(CTIMER_CTRL0_TMRA0CLK, 0x0F)
#define AM_HAL_CTIMER_XT_DIV4 _VAL2FLD(CTIMER_CTRL0_TMRA0CLK, 0x10)
#define AM_HAL_CTIMER_XT_DIV8 _VAL2FLD(CTIMER_CTRL0_TMRA0CLK, 0x11)
#define AM_HAL_CTIMER_XT_DIV32 _VAL2FLD(CTIMER_CTRL0_TMRA0CLK, 0x12)
#define AM_HAL_CTIMER_RSVD _VAL2FLD(CTIMER_CTRL0_TMRA0CLK, 0x13)
# 217 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_ctimer.h"
#define AM_HAL_CTIMER_FN_ONCE _VAL2FLD(CTIMER_CTRL0_TMRA0FN, 0)

#define AM_HAL_CTIMER_FN_REPEAT _VAL2FLD(CTIMER_CTRL0_TMRA0FN, 1)

#define AM_HAL_CTIMER_FN_PWM_ONCE _VAL2FLD(CTIMER_CTRL0_TMRA0FN, 2)


#define AM_HAL_CTIMER_FN_PWM_REPEAT _VAL2FLD(CTIMER_CTRL0_TMRA0FN, 3)

#define AM_HAL_CTIMER_FN_PTN_ONCE _VAL2FLD(CTIMER_CTRL0_TMRA0FN, 4)

#define AM_HAL_CTIMER_FN_PTN_REPEAT _VAL2FLD(CTIMER_CTRL0_TMRA0FN, 5)


#define AM_HAL_CTIMER_FN_CONTINUOUS _VAL2FLD(CTIMER_CTRL0_TMRA0FN, 6)


#define AM_HAL_CTIMER_FN_PWM_ALTERNATE _VAL2FLD(CTIMER_CTRL0_TMRA0FN, 7)
# 244 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_ctimer.h"
#define AM_HAL_CTIMER_INT_ENABLE CTIMER_CTRL0_TMRA0IE0_Msk

#define AM_HAL_CTIMER_PIN_INVERT CTIMER_CTRL0_TMRA0POL_Msk
#define AM_HAL_CTIMER_CLEAR CTIMER_CTRL0_TMRA0CLR_Msk
# 257 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_ctimer.h"
#define AM_HAL_CTIMER_LINK CTIMER_CTRL0_CTLINK0_Msk
#define AM_HAL_CTIMER_ADC_TRIG CTIMER_CTRL3_ADCEN_Msk
# 268 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_ctimer.h"
#define AM_HAL_CTIMER_TIMERA 0x0000FFFF
#define AM_HAL_CTIMER_TIMERB 0xFFFF0000
#define AM_HAL_CTIMER_BOTH 0xFFFFFFFF
# 283 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_ctimer.h"
#define AM_HAL_CTIMER_AUX4_TMRB4TRIG_STIMERCAP0 CTIMER_AUX4_TMRB4TRIG_A7OUT
#define AM_HAL_CTIMER_AUX4_TMRB4TRIG_STIMERCAP1 CTIMER_AUX4_TMRB4TRIG_B7OUT
#define AM_HAL_CTIMER_AUX4_TMRB4TRIG_STIMERCAP2 CTIMER_AUX4_TMRB4TRIG_A1OUT
#define AM_HAL_CTIMER_AUX4_TMRB4TRIG_STIMERCAP3 CTIMER_AUX4_TMRB4TRIG_B1OUT
#define AM_HAL_CTIMER_AUX4_TMRB4TRIG_STIMERCMP0 CTIMER_AUX4_TMRB4TRIG_B3OUT2
#define AM_HAL_CTIMER_AUX4_TMRB4TRIG_STIMERCMP1 CTIMER_AUX4_TMRB4TRIG_A3OUT2
#define AM_HAL_CTIMER_AUX4_TMRB4TRIG_STIMERCMP2 CTIMER_AUX4_TMRB4TRIG_A1OUT2
#define AM_HAL_CTIMER_AUX4_TMRB4TRIG_STIMERCMP3 CTIMER_AUX4_TMRB4TRIG_B1OUT2
#define AM_HAL_CTIMER_AUX4_TMRB4TRIG_STIMERCMP4 CTIMER_AUX4_TMRB4TRIG_A6OUT2DUAL
#define AM_HAL_CTIMER_AUX4_TMRB4TRIG_STIMERCMP5 CTIMER_AUX4_TMRB4TRIG_A7OUT2DUAL
#define AM_HAL_CTIMER_AUX4_TMRB4TRIG_STIMERCMP6 CTIMER_AUX4_TMRB4TRIG_B5OUT2DUAL
#define AM_HAL_CTIMER_AUX4_TMRB4TRIG_STIMERCMP7 CTIMER_AUX4_TMRB4TRIG_A5OUT2DUAL

#define AM_HAL_CTIMER_AUX5_TMRB5TRIG_STIMERCAP0 CTIMER_AUX5_TMRB5TRIG_A7OUT
#define AM_HAL_CTIMER_AUX5_TMRB5TRIG_STIMERCAP1 CTIMER_AUX5_TMRB5TRIG_B7OUT
#define AM_HAL_CTIMER_AUX5_TMRB5TRIG_STIMERCAP2 CTIMER_AUX5_TMRB5TRIG_A1OUT
#define AM_HAL_CTIMER_AUX5_TMRB5TRIG_STIMERCAP3 CTIMER_AUX5_TMRB5TRIG_B1OUT
#define AM_HAL_CTIMER_AUX5_TMRB5TRIG_STIMERCMP0 CTIMER_AUX5_TMRB5TRIG_B3OUT2
#define AM_HAL_CTIMER_AUX5_TMRB5TRIG_STIMERCMP1 CTIMER_AUX5_TMRB5TRIG_A3OUT2
#define AM_HAL_CTIMER_AUX5_TMRB5TRIG_STIMERCMP2 CTIMER_AUX5_TMRB5TRIG_A1OUT2
#define AM_HAL_CTIMER_AUX5_TMRB5TRIG_STIMERCMP3 CTIMER_AUX5_TMRB5TRIG_B1OUT2
#define AM_HAL_CTIMER_AUX5_TMRB5TRIG_STIMERCMP4 CTIMER_AUX5_TMRB5TRIG_A6OUT2DUAL
#define AM_HAL_CTIMER_AUX5_TMRB5TRIG_STIMERCMP5 CTIMER_AUX5_TMRB5TRIG_A7OUT2DUAL
#define AM_HAL_CTIMER_AUX5_TMRB5TRIG_STIMERCMP6 CTIMER_AUX5_TMRB5TRIG_B5OUT2DUAL
#define AM_HAL_CTIMER_AUX5_TMRB5TRIG_STIMERCMP7 CTIMER_AUX5_TMRB5TRIG_A5OUT2DUAL
# 321 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_ctimer.h"
typedef struct
{



    uint32_t FN;



    uint32_t AB;



    uint32_t A0;



    uint32_t A1;



    uint32_t A2;



    uint32_t A3;



    uint32_t _B0;



    uint32_t _B1;



    uint32_t B2;



    uint32_t B3;



    uint32_t LMT;



    uint32_t EN23;



    uint32_t TRIG;



    uint32_t CLK;



    uint32_t IE0;



    uint32_t IE1;



    uint32_t POL;



    uint32_t POL23;



    uint32_t TINV;



    uint32_t NOSYNC;




    uint32_t EN;







}
am_hal_ctimer_aio_config_t;


typedef struct
{

    uint32_t OUTCFG0;

    uint32_t OUTCFG1;

    uint32_t OUTCFG2;

    uint32_t OUTCFG3;
}
am_hal_ctimer_aio_connect_t;







typedef struct
{




    uint32_t ui32Link;




    uint32_t ui32TimerAConfig;




    uint32_t ui32TimerBConfig;

}
am_hal_ctimer_config_t;






typedef void (*am_hal_ctimer_handler_t)(void);






extern void am_hal_ctimer_globen(uint32_t ui32ConfigVal);

extern void am_hal_ctimer_config(uint32_t ui32TimerNumber,
                                 am_hal_ctimer_config_t *psConfig);

extern void am_hal_ctimer_config_single(uint32_t ui32TimerNumber,
                                        uint32_t ui32TimerSegment,
                                        uint32_t ui32ConfigVal);

extern void am_hal_ctimer_config_trigger(uint32_t ui32TimerNumber,
                                         uint32_t ui32TimerSegment,
                                         uint32_t ui32ConfigVal);

extern void am_hal_ctimer_start(uint32_t ui32TimerNumber,
                                uint32_t ui32TimerSegment);

extern void am_hal_ctimer_stop(uint32_t ui32TimerNumber,
                               uint32_t ui32TimerSegment);

extern void am_hal_ctimer_clear(uint32_t ui32TimerNumber,
                                uint32_t ui32TimerSegment);

extern uint32_t am_hal_ctimer_read(uint32_t ui32TimerNumber,
                                   uint32_t ui32TimerSegment);

extern uint32_t am_hal_ctimer_output_config(uint32_t ui32TimerNumber,
                                            uint32_t ui32TimerSegment,
                                            uint32_t ui32PadNum,
                                            uint32_t eOutputType,
                                            uint32_t eDriveStrength);

extern void am_hal_ctimer_input_config(uint32_t ui32TimerNumber,
                                       uint32_t ui32TimerSegment,
                                       uint32_t ui32TimerOutputConfig);

extern void am_hal_ctimer_compare_set(uint32_t ui32TimerNumber,
                                      uint32_t ui32TimerSegment,
                                      uint32_t ui32CompareReg,
                                      uint32_t ui32Value);

extern void am_hal_ctimer_aux_compare_set(uint32_t ui32TimerNumber,
                                      uint32_t ui32TimerSegment,
                                      uint32_t ui32CompareReg,
                                      uint32_t ui32Value);

extern void am_hal_ctimer_period_set(uint32_t ui32TimerNumber,
                                     uint32_t ui32TimerSegment,
                                     uint32_t ui32Period,
                                     uint32_t ui32OnTime);

extern void am_hal_ctimer_aux_period_set(uint32_t ui32TimerNumber,
                                     uint32_t ui32TimerSegment,
                                     uint32_t ui32Period,
                                     uint32_t ui32OnTime);

extern void am_hal_ctimer_adc_trigger_enable(void);
extern void am_hal_ctimer_adc_trigger_disable(void);
extern void am_hal_ctimer_int_enable(uint32_t ui32Interrupt);
extern uint32_t am_hal_ctimer_int_enable_get(void);
extern void am_hal_ctimer_int_disable(uint32_t ui32Interrupt);
extern void am_hal_ctimer_int_set(uint32_t ui32Interrupt);
extern void am_hal_ctimer_int_clear(uint32_t ui32Interrupt);
extern uint32_t am_hal_ctimer_int_status_get(
# 533 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_ctimer.h" 3 4
                                            _Bool 
# 533 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_ctimer.h"
                                                 bEnabledOnly);
extern void am_hal_ctimer_int_register(uint32_t ui32Interrupt,
                         am_hal_ctimer_handler_t pfnHandler);
extern void am_hal_ctimer_int_service(uint32_t ui32Status);




extern void am_hal_triple_read(uint32_t ui32TimerAddr, uint32_t ui32Data[]);
# 129 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/am_mcu_apollo.h" 2
# 1 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_entropy.h" 1
# 51 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_entropy.h"
#define AM_HAL_ENTROPY_H 
# 69 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_entropy.h"
#define AM_HAL_ENTROPY_CTIMER 0
#define AM_HAL_ENTROPY_CTIMER_SEGMENT A






#define AM_HAL_ENTROPY_CTIMER_SEG2(X) AM_HAL_CTIMER_TIMER ## X
#define AM_HAL_ENTROPY_CTIMER_SEG1(X) AM_HAL_ENTROPY_CTIMER_SEG2(X)
#define AM_HAL_ENTROPY_CTIMER_TIMERX AM_HAL_ENTROPY_CTIMER_SEG1(AM_HAL_ENTROPY_CTIMER_SEGMENT)

#define AM_HAL_ENTROPY_CTIMER_INT2(SEG,NUM) AM_HAL_CTIMER_INT_TIMER ## SEG ## NUM
#define AM_HAL_ENTROPY_CTIMER_INT1(SEG,NUM) AM_HAL_ENTROPY_CTIMER_INT2(SEG, NUM)
#define AM_HAL_ENTROPY_CTIMER_INT AM_HAL_ENTROPY_CTIMER_INT1(AM_HAL_ENTROPY_CTIMER_SEGMENT, AM_HAL_ENTROPY_CTIMER)







typedef void (*am_hal_entropy_callback_t)(void *context);






extern uint32_t am_hal_entropy_timing_error_count;






extern void am_hal_entropy_init(void);
extern void am_hal_entropy_enable(void);
extern void am_hal_entropy_disable(void);
extern uint32_t am_hal_entropy_get_values(uint8_t *pui8Output, uint32_t ui32Length,
                                          am_hal_entropy_callback_t pfnCallback,
                                          void *pvContext);
# 130 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/am_mcu_apollo.h" 2
# 1 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_debug.h" 1
# 56 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_debug.h"
#define AM_HAL_DEBUG_H 
# 97 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_debug.h"
#define DBG_FILENAME "debug_filename.ext"
# 108 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_debug.h"
#define am_hal_debug_assert_msg(bCondition,pcMessage) if ( !(bCondition)) am_hal_debug_error(DBG_FILENAME, __LINE__, pcMessage)


#define am_hal_debug_assert(bCondition) if ( !(bCondition)) am_hal_debug_error(DBG_FILENAME, __LINE__, 0)
# 126 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_debug.h"
extern void am_hal_debug_error(const char *pcFile, uint32_t ui32Line,
                               const char *pcMessage);
# 131 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/am_mcu_apollo.h" 2
# 1 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_flash.h" 1
# 52 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_flash.h"
#define AM_HAL_FLASH_H 
# 67 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_flash.h"
#define AM_HAL_FLASH_PROGRAM_KEY 0x12344321
#define AM_HAL_FLASH_INFO_KEY 0xD894E09E
# 77 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_flash.h"
#define AM_HAL_FLASH_SRAM_ADDR SRAM_BASEADDR
#define AM_HAL_FLASH_SRAM_SIZE (384 * 1024)
#define AM_HAL_FLASH_SRAM_LARGEST_VALID_ADDR (AM_HAL_FLASH_SRAM_ADDR + AM_HAL_FLASH_SRAM_SIZE - 1)
#define AM_HAL_FLASH_DTCM_START AM_HAL_FLASH_SRAM_ADDR
#define AM_HAL_FLASH_DTCM_END (AM_HAL_FLASH_SRAM_ADDR + (64 * 1024) - 1)






#define AM_HAL_FLASH_ADDR 0x00000000
#define AM_HAL_FLASH_INSTANCE_SIZE ( 512 * 1024 )
#define AM_HAL_FLASH_NUM_INSTANCES 2
#define AM_HAL_FLASH_PAGE_SIZE ( 8 * 1024 )
#define AM_HAL_FLASH_INFO_SIZE AM_HAL_FLASH_PAGE_SIZE
#define AM_HAL_FLASH_INSTANCE_PAGES ( AM_HAL_FLASH_INSTANCE_SIZE / AM_HAL_FLASH_PAGE_SIZE )
#define AM_HAL_FLASH_TOTAL_SIZE ( AM_HAL_FLASH_INSTANCE_SIZE * AM_HAL_FLASH_NUM_INSTANCES )
#define AM_HAL_FLASH_LARGEST_VALID_ADDR ( AM_HAL_FLASH_ADDR + AM_HAL_FLASH_TOTAL_SIZE - 1 )
#define AM_HAL_FLASH_APPL_ADDR 0xC000





#define ISADDRSRAM(x) ((x >= AM_HAL_FLASH_SRAM_ADDR) && (x <= (AM_HAL_FLASH_SRAM_LARGEST_VALID_ADDR & ~0x3)))


#define ISADDRFLASH(x) (x <= (AM_HAL_FLASH_LARGEST_VALID_ADDR & ~0x3))
# 114 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_flash.h"
#define AM_HAL_FLASH_ROW_WIDTH_BYTES (512)




#define AM_HAL_FLASH_ADDR2INST(addr) ( ( addr >> 19 ) & (AM_HAL_FLASH_NUM_INSTANCES - 1) )




#define AM_HAL_FLASH_ADDR2PAGE(addr) ( ( addr >> 13 ) & 0x3F )




#define AM_HAL_FLASH_ADDR2ABSPAGE(addr) ( addr >> 13 )
# 148 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_flash.h"
#define CYCLESPERITER (AM_HAL_CLKGEN_FREQ_MAX_MHZ / 3)
#define FLASH_CYCLES_US(n) ((n * CYCLESPERITER) + 0)
#define FLASH_CYCLES_US_NOCACHE(n) ( (n == 0) ? 0 : (n * CYCLESPERITER) - 5)




#define am_hal_flash_program_otp am_hal_flash_program_info
#define am_hal_flash_program_otp_sram am_hal_flash_program_info_sram
# 166 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_flash.h"
typedef struct am_hal_flash_helper_struct
{



    int (*flash_mass_erase)(uint32_t, uint32_t);
    int (*flash_page_erase)(uint32_t, uint32_t, uint32_t);
    int (*flash_program_main)(uint32_t, uint32_t *, uint32_t *, uint32_t);
    int (*flash_program_info_area)(uint32_t, uint32_t, uint32_t *, uint32_t, uint32_t);





    int (*flash_mass_erase_nb)(uint32_t, uint32_t);
    int (*flash_page_erase_nb)(uint32_t, uint32_t, uint32_t);
    int (*flash_page_erase2_nb)( uint32_t value, uint32_t address);
    
# 183 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_flash.h" 3 4
   _Bool 
# 183 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_flash.h"
        (*flash_nb_operation_complete)(void);




    uint32_t (*flash_util_read_word)( uint32_t *);
    void (*flash_util_write_word)( uint32_t *, uint32_t);
    void (*bootrom_delay_cycles)(uint32_t ui32Cycles);




    int (*flash_info_erase)( uint32_t, uint32_t);
    int (*flash_info_plus_main_erase)( uint32_t, uint32_t);
    int (*flash_info_plus_main_erase_both)( uint32_t value);
    int (*flash_recovery)( uint32_t value);






    void (*flash_program_main_from_sram)(void);
    void (*flash_program_info_area_from_sram)(void);
    void (*flash_erase_main_pages_from_sram)(void);
    void (*flash_mass_erase_from_sram)(void);
    void (*flash_info_erase_from_sram)(void);
    void (*flash_info_plus_main_erase_from_sram)(void);
    void (*flash_nb_operation_complete_from_sram)(void);
    void (*flash_page_erase2_nb_from_sram)(void);
    void (*flash_recovery_from_sram)(void);

} g_am_hal_flash_t;
extern const g_am_hal_flash_t g_am_hal_flash;







#define AM_HAL_FLASH_INFO_ADDR 0x50020000
#define AM_HAL_FLASH_INFO_SECURITY_O 0x10
#define AM_HAL_FLASH_INFO_WRITPROT_O 0x40
#define AM_HAL_FLASH_INFO_COPYPROT_O 0x50

#define AM_HAL_FLASH_INFO_SECURITY_ADDR (AM_HAL_FLASH_INFO_ADDR + AM_HAL_FLASH_INFO_SECURITY_O)
#define AM_HAL_FLASH_INFO_WRITPROT_ADDR (AM_HAL_FLASH_INFO_ADDR + AM_HAL_FLASH_INFO_WRITPROT_O)
#define AM_HAL_FLASH_INFO_COPYPROT_ADDR (AM_HAL_FLASH_INFO_ADDR + AM_HAL_FLASH_INFO_COPYPROT_O)
#define AM_HAL_FLASH_INFO_CUST_TRIM_ADDR (AM_HAL_FLASH_INFO_ADDR + 0x14)






#define AM_HAL_FLASH_INFO_SIGNATURE0 0x48EAAD88
#define AM_HAL_FLASH_INFO_SIGNATURE1 0xC9705737
#define AM_HAL_FLASH_INFO_SIGNATURE2 0x0A6B8458
#define AM_HAL_FLASH_INFO_SIGNATURE3 0xE41A9D74




#define AM_HAL_FLASH_INFO_SECURITY_DEBUGGERPROT_S 0
#define AM_HAL_FLASH_INFO_SECURITY_SWOCTRL_S 1
#define AM_HAL_FLASH_INFO_SECURITY_SRAMWIPE_S 2
#define AM_HAL_FLASH_INFO_SECURITY_FLASHWIPE_S 3
#define AM_HAL_FLASH_INFO_SECURITY_ENINFOPRGM_S 4
#define AM_HAL_FLASH_INFO_SECURITY_ENINFOERASE_S 8
#define AM_HAL_FLASH_INFO_SECURITY_BOOTLOADERSPIN_S 9

#define AM_HAL_FLASH_INFO_SECURITY_DEBUGGERPROT_M ((uint32_t)(0x1 << AM_HAL_FLASH_INFO_SECURITY_DEBUGGERPROT_S))
#define AM_HAL_FLASH_INFO_SECURITY_SWOCTRL_M ((uint32_t)(0x1 << AM_HAL_FLASH_INFO_SECURITY_SWOCTRL_S))
#define AM_HAL_FLASH_INFO_SECURITY_SRAMWIPE_M ((uint32_t)(0x1 << AM_HAL_FLASH_INFO_SECURITY_SRAMWIPE_S))
#define AM_HAL_FLASH_INFO_SECURITY_FLASHWIPE_M ((uint32_t)(0x1 << AM_HAL_FLASH_INFO_SECURITY_FLASHWIPE_S))
#define AM_HAL_FLASH_INFO_SECURITY_ENINFOPRGM_M ((uint32_t)(0xF << AM_HAL_FLASH_INFO_SECURITY_ENINFOPRGM_S))
#define AM_HAL_FLASH_INFO_SECURITY_ENINFOERASE_M ((uint32_t)(0x1 << AM_HAL_FLASH_INFO_SECURITY_ENINFOERASE_S))
#define AM_HAL_FLASH_INFO_SECURITY_BOOTLOADERSPIN_M ((uint32_t)(0x1 << AM_HAL_FLASH_INFO_SECURITY_BOOTLOADERSPIN_S))
#define AM_HAL_FLASH_INFO_SECURITY_DEEPSLEEP_M ((uint32_t)(0x1 << AM_HAL_FLASH_INFO_SECURITY_BOOTLOADERSPIN_S))
#define AM_HAL_FLASH_INFO_SECURITY_DEEPSLEEP ((uint32_t)(0x0 << AM_HAL_FLASH_INFO_SECURITY_BOOTLOADERSPIN_S))







#define AM_HAL_FLASH_INFO_CHUNKSIZE (16*1024)

#define AM_HAL_FLASH_INFO_CHUNK2ADDR(n) (AM_HAL_FLASH_ADDR + (n << 14))
#define AM_HAL_FLASH_INFO_CHUNK2INST(n) ((n >> 5) & 1
#define AM_HAL_FLASH_INFO_ADDR2CHUNK(n) ((n) >> 14)






extern int am_hal_flash_mass_erase(uint32_t ui32ProgramKey, uint32_t ui32FlashInst);
extern int am_hal_flash_page_erase(uint32_t ui32ProgramKey, uint32_t ui32FlashInst,
                                   uint32_t ui32PageNum);
extern int am_hal_flash_program_main(uint32_t ui32ProgramKey, uint32_t *pSrc,
                                     uint32_t *pDst, uint32_t NumberOfWords);




extern int am_hal_flash_program_info(uint32_t ui32InfoKey, uint32_t ui32InfoInst,
                                          uint32_t *pui32Src, uint32_t ui32Offset,
                                          uint32_t ui32NumWords);
extern int am_hal_flash_erase_info(uint32_t ui32InfoKey,
                                        uint32_t ui32Instance);
extern int am_hal_flash_erase_main_plus_info(uint32_t ui32InfoKey,
                                                  uint32_t ui32Instance);
extern int am_hal_flash_erase_main_plus_info_both_instances(
                                                  uint32_t ui32InfoKey);
extern int am_hal_flash_recovery(uint32_t ui32RecoveryKey);





extern void am_hal_flash_store_ui32(uint32_t *pui32Address, uint32_t ui32Data);




extern uint32_t am_hal_flash_load_ui32(uint32_t *pui32Address);
extern void am_hal_flash_delay(uint32_t ui32Iterations);
extern uint32_t am_hal_flash_delay_status_change(uint32_t ui32Iterations,
                                                 uint32_t ui32Address,
                                                 uint32_t ui32Mask,
                                                 uint32_t ui32Value);
extern uint32_t am_hal_flash_delay_status_check(uint32_t ui32Iterations,
                                                uint32_t ui32Address,
                                                uint32_t ui32Mask,
                                                uint32_t ui32Value,
                                                
# 321 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_flash.h" 3 4
                                               _Bool 
# 321 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_flash.h"
                                                        bIsEqual);




extern 
# 326 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_flash.h" 3 4
      _Bool 
# 326 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_flash.h"
               am_hal_flash_customer_info_signature_check(void);
extern 
# 327 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_flash.h" 3 4
      _Bool 
# 327 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_flash.h"
               am_hal_flash_info_signature_set(uint32_t ui32InfoKey);
extern int32_t am_hal_flash_info_erase_disable(uint32_t ui32InfoKey);
extern 
# 329 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_flash.h" 3 4
      _Bool 
# 329 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_flash.h"
               am_hal_flash_info_erase_disable_check(void);
extern int32_t am_hal_flash_info_program_disable(uint32_t ui32InfoKey, uint32_t ui32Mask);
extern uint32_t am_hal_flash_info_program_disable_get(void);
extern int32_t am_hal_flash_wipe_flash_enable(uint32_t ui32InfoKey);
extern 
# 333 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_flash.h" 3 4
      _Bool 
# 333 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_flash.h"
               am_hal_flash_wipe_flash_enable_check(void);
extern int32_t am_hal_flash_wipe_sram_enable(uint32_t ui32InfoKey);
extern 
# 335 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_flash.h" 3 4
      _Bool 
# 335 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_flash.h"
               am_hal_flash_wipe_sram_enable_check(void);
extern int32_t am_hal_flash_swo_disable(uint32_t ui32InfoKey);
extern 
# 337 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_flash.h" 3 4
      _Bool 
# 337 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_flash.h"
               am_hal_flash_swo_disable_check(void);
extern int32_t am_hal_flash_debugger_disable(uint32_t ui32InfoKey);
extern 
# 339 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_flash.h" 3 4
      _Bool 
# 339 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_flash.h"
               am_hal_flash_debugger_disable_check(void);

extern int32_t am_hal_flash_copy_protect_set(uint32_t ui32InfoKey,
                                              uint32_t *pui32StartAddress,
                                              uint32_t *pui32StopAddress);
extern 
# 344 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_flash.h" 3 4
      _Bool 
# 344 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_flash.h"
               am_hal_flash_copy_protect_check(uint32_t *pui32StartAddress,
                                                uint32_t *pui32StopAddress);
extern int32_t am_hal_flash_write_protect_set(uint32_t ui32InfoKey,
                                               uint32_t *pui32StartAddress,
                                               uint32_t *pui32StopAddress);
extern 
# 349 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_flash.h" 3 4
      _Bool 
# 349 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_flash.h"
               am_hal_flash_write_protect_check(uint32_t *pui32StartAddress,
                                                 uint32_t *pui32StopAddress);
extern int am_hal_flash_clear_bits(uint32_t ui32ProgramKey,
                                        uint32_t *pui32Addr,
                                        uint32_t ui32BitMask);
# 132 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/am_mcu_apollo.h" 2
# 1 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_global.h" 1
# 133 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/am_mcu_apollo.h" 2
# 1 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_gpio.h" 1
# 53 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_gpio.h"
#define AM_HAL_GPIO_H 1
# 63 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_gpio.h"
#define AM_APOLLO3_GPIO 1




#define AM_HAL_GPIO_MAX_PADS (50)
#define AM_HAL_GPIO_NUMWORDS ((AM_HAL_GPIO_MAX_PADS + 31) / 32)







#define AM_HAL_GPIO_BIT(n) (((uint64_t) 0x1) << n)
# 87 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_gpio.h"
#define AM_HAL_GPIO_MASKCREATE(sMaskNm) volatile uint64_t p ##sMaskNm=0






#define AM_HAL_GPIO_MASKBIT(psMaskNm,n) psMaskNm = (((uint64_t) 0x1) << n)
# 106 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_gpio.h"
#define AM_HAL_GPIO_MASKBITSMULT(psMaskNm,n) psMaskNm |= (((uint64_t) 0x1) << n)




#define AM_HAL_GPIO_MASKCLR(psMaskNm) 
# 132 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_gpio.h"
typedef struct
{
    union
    {
        volatile uint32_t Msk[(((50) + 31) / 32)];

        struct
        {
            volatile uint32_t b0: 1;
            volatile uint32_t b1: 1;
            volatile uint32_t b2: 1;
            volatile uint32_t b3: 1;
            volatile uint32_t b4: 1;
            volatile uint32_t b5: 1;
            volatile uint32_t b6: 1;
            volatile uint32_t b7: 1;
            volatile uint32_t b8: 1;
            volatile uint32_t b9: 1;
            volatile uint32_t b10: 1;
            volatile uint32_t b11: 1;
            volatile uint32_t b12: 1;
            volatile uint32_t b13: 1;
            volatile uint32_t b14: 1;
            volatile uint32_t b15: 1;
            volatile uint32_t b16: 1;
            volatile uint32_t b17: 1;
            volatile uint32_t b18: 1;
            volatile uint32_t b19: 1;
            volatile uint32_t b20: 1;
            volatile uint32_t b21: 1;
            volatile uint32_t b22: 1;
            volatile uint32_t b23: 1;
            volatile uint32_t b24: 1;
            volatile uint32_t b25: 1;
            volatile uint32_t b26: 1;
            volatile uint32_t b27: 1;
            volatile uint32_t b28: 1;
            volatile uint32_t b29: 1;
            volatile uint32_t b30: 1;
            volatile uint32_t b31: 1;
            volatile uint32_t b32: 1;
            volatile uint32_t b33: 1;
            volatile uint32_t b34: 1;
            volatile uint32_t b35: 1;
            volatile uint32_t b36: 1;
            volatile uint32_t b37: 1;
            volatile uint32_t b38: 1;
            volatile uint32_t b39: 1;
            volatile uint32_t b40: 1;
            volatile uint32_t b41: 1;
            volatile uint32_t b42: 1;
            volatile uint32_t b43: 1;
            volatile uint32_t b44: 1;
            volatile uint32_t b45: 1;
            volatile uint32_t b46: 1;
            volatile uint32_t b47: 1;
            volatile uint32_t b48: 1;
            volatile uint32_t b49: 1;
            volatile uint32_t brsvd: 14;
        } Msk_b;
    } U;
} am_hal_gpio_mask_t;
# 219 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_gpio.h"
typedef enum
{
    AM_HAL_GPIO_INPUT_READ,
    AM_HAL_GPIO_OUTPUT_READ,
    AM_HAL_GPIO_ENABLE_READ
} am_hal_gpio_read_type_e;






typedef enum
{
    AM_HAL_GPIO_OUTPUT_CLEAR,
    AM_HAL_GPIO_OUTPUT_SET,
    AM_HAL_GPIO_OUTPUT_TOGGLE,
    AM_HAL_GPIO_OUTPUT_TRISTATE_DISABLE,
    AM_HAL_GPIO_OUTPUT_TRISTATE_ENABLE,
    AM_HAL_GPIO_OUTPUT_TRISTATE_TOGGLE
} am_hal_gpio_write_type_e;
# 250 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_gpio.h"
typedef enum
{
    AM_HAL_GPIO_PIN_POWERSW_NONE,
    AM_HAL_GPIO_PIN_POWERSW_VDD,
    AM_HAL_GPIO_PIN_POWERSW_VSS,
    AM_HAL_GPIO_PIN_POWERSW_INVALID,
} am_hal_gpio_powersw_e;




typedef enum
{






    AM_HAL_GPIO_PIN_PULLUP_NONE = 0x00,
    AM_HAL_GPIO_PIN_PULLUP_WEAK,
    AM_HAL_GPIO_PIN_PULLUP_1_5K,
    AM_HAL_GPIO_PIN_PULLUP_6K,
    AM_HAL_GPIO_PIN_PULLUP_12K,
    AM_HAL_GPIO_PIN_PULLUP_24K,
    AM_HAL_GPIO_PIN_PULLDOWN
} am_hal_gpio_pullup_e;




typedef enum
{





    AM_HAL_GPIO_PIN_DRIVESTRENGTH_2MA = 0x0,
    AM_HAL_GPIO_PIN_DRIVESTRENGTH_4MA = 0x1,
    AM_HAL_GPIO_PIN_DRIVESTRENGTH_8MA = 0x2,
    AM_HAL_GPIO_PIN_DRIVESTRENGTH_12MA = 0x3
} am_hal_gpio_drivestrength_e;






typedef enum
{
    AM_HAL_GPIO_PIN_OUTCFG_DISABLE = 0x0,
    AM_HAL_GPIO_PIN_OUTCFG_PUSHPULL = 0x1,
    AM_HAL_GPIO_PIN_OUTCFG_OPENDRAIN = 0x2,
    AM_HAL_GPIO_PIN_OUTCFG_TRISTATE = 0x3
} am_hal_gpio_outcfg_e;






typedef enum
{
    AM_HAL_GPIO_PIN_INPUT_AUTO = 0x0,
    AM_HAL_GPIO_PIN_INPUT_NONE = 0x0,
    AM_HAL_GPIO_PIN_INPUT_ENABLE = 0x1
} am_hal_gpio_input_e;






typedef enum
{


    AM_HAL_GPIO_PIN_INTDIR_LO2HI = 0x0,
    AM_HAL_GPIO_PIN_INTDIR_HI2LO = 0x1,
    AM_HAL_GPIO_PIN_INTDIR_NONE = 0x2,
    AM_HAL_GPIO_PIN_INTDIR_BOTH = 0x3
} am_hal_gpio_intdir_e;






typedef enum
{
    AM_HAL_GPIO_PIN_RDZERO_READPIN = 0x0,
    AM_HAL_GPIO_PIN_RDZERO_ZERO = 0x1
} am_hal_gpio_readen_e;




typedef enum
{
    AM_HAL_GPIO_PIN_CEPOL_ACTIVELOW = 0x0,
    AM_HAL_GPIO_PIN_CEPOL_ACTIVEHIGH = 0x1
} am_hal_gpio_cepol_e;
# 378 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_gpio.h"
typedef struct
{
    uint32_t uFuncSel : 3;
    uint32_t ePowerSw : 2;
    uint32_t ePullup : 3;
    uint32_t eDriveStrength : 2;
    uint32_t eGPOutcfg : 2;
    uint32_t eGPInput : 1;
    uint32_t eIntDir : 2;
    uint32_t eGPRdZero : 1;






    uint32_t uIOMnum : 3;
    uint32_t uNCE : 2;
    uint32_t eCEpol : 1;

    uint32_t uRsvd22 : 10;
} am_hal_gpio_pincfg_t;

#define IOMNUM_MSPI 6
#define IOMNUM_MAX IOMNUM_MSPI
# 411 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_gpio.h"
#define UFUNCSEL_S 0
#define EPOWERSW_S 3
#define EPULLUP_S 5
#define EDRVSTR_S 8
#define EGPOUTCFG_S 10
#define EGPINPUT_S 12
#define EINTDIR_S 13
#define UIOMNUM_S 16
#define UNCE_S 19
#define ECEPOL_S 21

#define UFUNCSEL_W 3
#define EPOWERSW_W 2
#define EPULLUP_W 3
#define EDRVSTR_W 2
#define EGPOUTCFG_W 2
#define EGPINPUT_W 1
#define EINTDIR_W 2
#define UIOMNUM_W 3
#define UNCE_W 2
#define ECEPOL_W 1




enum am_hal_gpio_pincfgerr
{
    AM_HAL_GPIO_ERR_PULLUP = (AM_HAL_STATUS_MODULE_SPECIFIC_START + 0x100),
    AM_HAL_GPIO_ERR_PULLDOWN,
    AM_HAL_GPIO_ERR_PWRSW,
    AM_HAL_GPIO_ERR_INVCE,
    AM_HAL_GPIO_ERR_INVCEPIN,
    AM_HAL_GPIO_ERR_PULLUPENUM
};
# 455 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_gpio.h"
extern const am_hal_gpio_pincfg_t g_AM_HAL_GPIO_DISABLE;
extern const am_hal_gpio_pincfg_t g_AM_HAL_GPIO_TRISTATE;


extern const am_hal_gpio_pincfg_t g_AM_HAL_GPIO_INPUT;

extern const am_hal_gpio_pincfg_t g_AM_HAL_GPIO_INPUT_PULLUP;
extern const am_hal_gpio_pincfg_t g_AM_HAL_GPIO_INPUT_PULLUP_1_5;
extern const am_hal_gpio_pincfg_t g_AM_HAL_GPIO_INPUT_PULLUP_6;
extern const am_hal_gpio_pincfg_t g_AM_HAL_GPIO_INPUT_PULLUP_12;
extern const am_hal_gpio_pincfg_t g_AM_HAL_GPIO_INPUT_PULLUP_24;


extern const am_hal_gpio_pincfg_t g_AM_HAL_GPIO_OUTPUT;
extern const am_hal_gpio_pincfg_t g_AM_HAL_GPIO_OUTPUT_4;
extern const am_hal_gpio_pincfg_t g_AM_HAL_GPIO_OUTPUT_8;
extern const am_hal_gpio_pincfg_t g_AM_HAL_GPIO_OUTPUT_12;
extern const am_hal_gpio_pincfg_t g_AM_HAL_GPIO_OUTPUT_WITH_READ;






typedef void (*am_hal_gpio_handler_t)(void);
typedef void (*am_hal_gpio_handler_adv_t)(void *);
# 497 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_gpio.h"
extern uint32_t am_hal_gpio_pinconfig(uint32_t ui32Pin,
                                      am_hal_gpio_pincfg_t sPincfg);
# 576 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_gpio.h"
extern uint32_t am_hal_gpio_fast_pinconfig(uint64_t ui64PinMask,
                                           am_hal_gpio_pincfg_t bfGpioCfg,
                                           uint32_t ui32Masks[]);
# 595 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_gpio.h"
extern uint32_t am_hal_gpio_state_read(uint32_t ui32Pin,
                                       am_hal_gpio_read_type_e eReadType,
                                       uint32_t *pui32RetVal);
# 619 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_gpio.h"
extern uint32_t am_hal_gpio_state_write(uint32_t ui32Pin,
                                        am_hal_gpio_write_type_e eWriteType);
# 633 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_gpio.h"
extern uint32_t am_hal_gpio_interrupt_enable(uint64_t ui64InterruptMask);
# 646 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_gpio.h"
extern uint32_t am_hal_gpio_interrupt_disable(uint64_t ui64InterruptMask);
# 659 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_gpio.h"
extern uint32_t am_hal_gpio_interrupt_clear(uint64_t ui64InterruptMask);
# 674 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_gpio.h"
extern uint32_t am_hal_gpio_interrupt_status_get(
# 674 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_gpio.h" 3 4
                                                _Bool 
# 674 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_gpio.h"
                                                     bEnabledOnly,
                                                 uint64_t *pui64IntStatus);
# 689 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_gpio.h"
extern uint32_t am_hal_gpio_interrupt_register(uint32_t ui32GPIONumber,
                                               am_hal_gpio_handler_t pfnHandler);
# 706 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_gpio.h"
extern uint32_t am_hal_gpio_interrupt_register_adv(uint32_t ui32GPIONumber,
                               am_hal_gpio_handler_adv_t pfnHandler, void *pCtxt);
# 736 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_gpio.h"
extern uint32_t am_hal_gpio_interrupt_service(uint64_t ui64Status);
# 746 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_gpio.h"
extern 
# 746 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_gpio.h" 3 4
      _Bool 
# 746 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_gpio.h"
           am_hal_gpio_isinput(uint32_t ui32Pin);
# 760 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_gpio.h"
extern uint32_t am_hal_gpio_isgpio(uint32_t ui32Pin);
# 787 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_gpio.h"
#define am_hal_gpio_input_read(n) ( (AM_REGVAL( (AM_REGADDR(GPIO, RDA) + (((uint32_t)(n) & 0x20) >> 3)) ) >> ((uint32_t)(n) & 0x1F) ) & ((uint32_t)0x1) )




#define am_hal_gpio_output_read(n) ( (AM_REGVAL( (AM_REGADDR(GPIO, WTA) + (((uint32_t)(n) & 0x20) >> 3)) ) >> ((uint32_t)(n) & 0x1F) ) & ((uint32_t)0x1) )




#define am_hal_gpio_enable_read(n) ( (AM_REGVAL( (AM_REGADDR(GPIO, ENA) + (((uint32_t)(n) & 0x20) >> 3)) ) >> ((uint32_t)(n) & 0x1F) ) & ((uint32_t)0x1) )
# 832 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_gpio.h"
#define am_hal_gpio_output_clear(n) ((*((volatile uint32_t *) ((AM_REGADDR(GPIO, WTCA) + (((uint32_t)(n) & 0x20) >> 3))))) = ((uint32_t) 0x1 << ((uint32_t)(n) % 32)))




#define am_hal_gpio_output_set(n) ((*((volatile uint32_t *) ((AM_REGADDR(GPIO, WTSA) + (((uint32_t)(n) & 0x20) >> 3))))) = ((uint32_t) 0x1 << ((uint32_t)(n) % 32)))




#define am_hal_gpio_output_toggle(n) if ( 1 ) { AM_CRITICAL_BEGIN ((*((volatile uint32_t *) ((AM_REGADDR(GPIO, WTA) + (((uint32_t)(n) & 0x20) >> 3))))) ^= ((uint32_t) 0x1 << ((uint32_t)(n) % 32))); AM_CRITICAL_END }
# 852 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_gpio.h"
#define am_hal_gpio_output_tristate_disable(n) ((*((volatile uint32_t *) ((AM_REGADDR(GPIO, ENCA) + (((uint32_t)(n) & 0x20) >> 3))))) = ((uint32_t) 0x1 << ((uint32_t)(n) % 32)))




#define am_hal_gpio_output_tristate_enable(n) ((*((volatile uint32_t *) ((AM_REGADDR(GPIO, ENSA) + (((uint32_t)(n) & 0x20) >> 3))))) = ((uint32_t) 0x1 << ((uint32_t)(n) % 32)))




#define am_hal_gpio_output_tristate_toggle(n) if ( 1 ) { AM_CRITICAL_BEGIN ((*((volatile uint32_t *) ((AM_REGADDR(GPIO, ENA) + (((uint32_t)(n) & 0x20) >> 3))))) ^= ((uint32_t) 0x1 << ((uint32_t)(n) % 32))); AM_CRITICAL_END }
# 881 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_gpio.h"
#define am_hal_gpio_fastgpio_enable(n) am_hal_gpio_output_tristate_enable(n)
#define am_hal_gpio_fastgpio_disable(n) am_hal_gpio_output_tristate_disable(n)







#define am_hal_gpio_fastgpio_read(n) ((APBDMA->BBINPUT >> (n & 0x7)) & 0x1)
#define am_hal_gpio_fastgpio_set(n) (APBDMA->BBSETCLEAR = _VAL2FLD(APBDMA_BBSETCLEAR_SET, (1 << (n & 0x7))))
#define am_hal_gpio_fastgpio_clr(n) (APBDMA->BBSETCLEAR = _VAL2FLD(APBDMA_BBSETCLEAR_CLEAR, (1 << (n & 0x7))))
#define am_hal_gpio_fastgpio_setmsk(m) (APBDMA->BBSETCLEAR = _VAL2FLD(APBDMA_BBSETCLEAR_SET, m))
#define am_hal_gpio_fastgpio_clrmsk(m) (APBDMA->BBSETCLEAR = _VAL2FLD(APBDMA_BBSETCLEAR_CLEAR, m))
#define am_hal_gpio_fastgpio_wrval(val) (APBDMA->BBSETCLEAR = (_VAL2FLD(APBDMA_BBSETCLEAR_SET, val) | _VAL2FLD(APBDMA_BBSETCLEAR_CLEAR, val ^ 0xFF)))
# 134 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/am_mcu_apollo.h" 2
# 1 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_interrupt.h" 1
# 54 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_interrupt.h"
#define AM_HAL_INTERRUPT_H 
# 66 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_interrupt.h"
#define AM_HAL_INTERRUPT_MAX (CLKGEN_IRQn)

extern uint32_t am_hal_interrupt_master_disable(void);
extern uint32_t am_hal_interrupt_master_enable(void);
extern void am_hal_interrupt_master_set(uint32_t ui32InterruptState);
# 135 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/am_mcu_apollo.h" 2
# 1 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_iom.h" 1
# 53 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_iom.h"
#define AM_HAL_IOM_H 


# 1 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_sysctrl.h" 1
# 57 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_iom.h" 2







#define IOMn(n) ((IOM0_Type*)(IOM0_BASE + (n * (IOM1_BASE - IOM0_BASE))))






#define AM_HAL_IOM_MAX_BLOCKING_WAIT 500000






#define AM_HAL_IOM_CQ 1


#define AM_HAL_IOM_CQ_ENTRY_SIZE (24 * sizeof(uint32_t))
#define AM_HAL_IOM_HIPRIO_ENTRY_SIZE (8 * sizeof(uint32_t))

#define AM_HAL_IOM_SC_CLEAR(flag) ((flag) << 16)
#define AM_HAL_IOM_SC_SET(flag) ((flag))


#define AM_HAL_IOM_SC_UNPAUSE(flag) AM_HAL_IOM_SC_CLEAR(flag)
#define AM_HAL_IOM_SC_PAUSE(flag) AM_HAL_IOM_SC_SET(flag)


#define AM_HAL_IOM_SETCLR(iom,scVal) do { IOMn((iom))->CQSETCLEAR = (scVal); } while (0);





#define AM_HAL_IOM_PAUSE_FLAG_RESV (IOM0_CQPAUSEEN_CQPEN_SWFLAGEN7 | IOM0_CQPAUSEEN_CQPEN_SWFLAGEN6 | IOM0_CQPAUSEEN_CQPEN_SWFLAGEN5)
#define AM_HAL_IOM_SC_RESV_MASK (AM_HAL_IOM_PAUSE_FLAG_RESV | (AM_HAL_IOM_PAUSE_FLAG_RESV << 8) | (AM_HAL_IOM_PAUSE_FLAG_RESV << 16))




#define AM_HAL_IOM_PAUSE_FLAG_IDX (_VAL2FLD(IOM0_CQPAUSEEN_CQPEN, IOM0_CQPAUSEEN_CQPEN_IDXEQ))
#define AM_HAL_IOM_PAUSE_FLAG_CQ (_VAL2FLD(IOM0_CQPAUSEEN_CQPEN, IOM0_CQPAUSEEN_CQPEN_SWFLAGEN7))
#define AM_HAL_IOM_PAUSE_FLAG_SEQLOOP (_VAL2FLD(IOM0_CQPAUSEEN_CQPEN, IOM0_CQPAUSEEN_CQPEN_SWFLAGEN6))
#define AM_HAL_IOM_PAUSE_FLAG_BLOCK (_VAL2FLD(IOM0_CQPAUSEEN_CQPEN, IOM0_CQPAUSEEN_CQPEN_SWFLAGEN5))


#define AM_HAL_IOM_PAUSE_DEFAULT AM_HAL_IOM_PAUSE_FLAG_IDX
#define AM_HAL_IOM_CQP_PAUSE_DEFAULT (AM_HAL_IOM_PAUSE_FLAG_IDX | AM_HAL_IOM_PAUSE_FLAG_CQ)






typedef enum
{

    AM_HAL_IOM_ERR_INVALID_OPER = AM_HAL_STATUS_MODULE_SPECIFIC_START,

    AM_HAL_IOM_ERR_I2C_ARB,

    AM_HAL_IOM_ERR_I2C_NAK,
} am_hal_iom_err_e;






#define AM_HAL_IOM_FIFO_SIZE_MAX 32
#define AM_HAL_IOM_MAX_OFFSETSIZE 3
#define AM_HAL_IOM_MAX_TXNSIZE_SPI 4095
#define AM_HAL_IOM_MAX_TXNSIZE_I2C 255
#define AM_HAL_IOM_MAX_CS_SPI 3
# 148 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_iom.h"
typedef enum
{
    AM_HAL_IOM_SPI_MODE,
    AM_HAL_IOM_I2C_MODE,
    AM_HAL_IOM_NUM_MODES
} am_hal_iom_mode_e;





typedef enum
{
    AM_HAL_IOM_TX,
    AM_HAL_IOM_RX,
    AM_HAL_IOM_FULLDUPLEX,
} am_hal_iom_dir_e;





typedef enum
{
    AM_HAL_IOM_SPI_MODE_0,
    AM_HAL_IOM_SPI_MODE_2,
    AM_HAL_IOM_SPI_MODE_1,
    AM_HAL_IOM_SPI_MODE_3,
} am_hal_iom_spi_mode_e;







typedef void (*am_hal_iom_callback_t)(void *pCallbackCtxt, uint32_t transactionStatus);






typedef struct
{



    am_hal_iom_mode_e eInterfaceMode;




    uint32_t ui32ClockFreq;




    am_hal_iom_spi_mode_e eSpiMode;






    uint32_t *pNBTxnBuf;
    uint32_t ui32NBTxnBufLength;
}
am_hal_iom_config_t;






typedef struct
{



    uint32_t ui32Module;




    uint32_t ui32ChipSelect;




    uint32_t ui32Options;
}
am_hal_iom_spi_device_t;






typedef struct
{



    uint32_t ui32Module;




    uint32_t ui32BusAddress;




    uint32_t ui32Options;
}
am_hal_iom_i2c_device_t;






typedef struct
{



    
# 276 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_iom.h" 3 4
   _Bool 
# 276 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_iom.h"
            bStatIdle;
    
# 277 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_iom.h" 3 4
   _Bool 
# 277 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_iom.h"
            bStatCmdAct;
    
# 278 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_iom.h" 3 4
   _Bool 
# 278 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_iom.h"
            bStatErr;
# 287 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_iom.h"
    uint32_t ui32DmaStat;

    uint32_t ui32MaxTransactions;
    uint32_t ui32NumPendTransactions;
}
am_hal_iom_status_t;




typedef struct
{
    union
    {



        uint32_t ui32SpiChipSelect;
        uint32_t ui32I2CDevAddr;
    } uPeerInfo;




    uint32_t ui32InstrLen;




    uint32_t ui32Instr;




    uint32_t ui32NumBytes;




    am_hal_iom_dir_e eDirection;




    uint32_t *pui32TxBuffer;
    uint32_t *pui32RxBuffer;




    
# 337 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_iom.h" 3 4
   _Bool 
# 337 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_iom.h"
            bContinue;




    uint8_t ui8RepeatCount;




    uint8_t ui8Priority;



    uint32_t ui32PauseCondition;

    uint32_t ui32StatusSetClr;

} am_hal_iom_transfer_t;

typedef struct
{
    
# 359 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_iom.h" 3 4
   _Bool 
# 359 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_iom.h"
                               bLoop;

    uint32_t ui32PauseCondition;

    uint32_t ui32StatusSetClr;
} am_hal_iom_seq_end_t;

typedef struct
{
  uint8_t *pBuf;
  uint32_t size;
} am_hal_iom_hiprio_cfg_t;

#define AM_HAL_IOM_DCX_INVALID 0xFF
typedef struct
{
    uint8_t cs;
    uint8_t dcx;
} am_hal_iom_dcx_cfg_t;

typedef struct
{

    uint32_t ui32PauseCondition;

    uint32_t ui32StatusSetClr;
    am_hal_cmdq_entry_t *pCQEntry;
    uint32_t numEntries;
    am_hal_iom_callback_t pfnCallback;
    void *pCallbackCtxt;
    uint32_t *pJmpAddr;
} am_hal_iom_cq_raw_t;

typedef enum
{


    AM_HAL_IOM_REQ_FLAG_SETCLR = 0,

    AM_HAL_IOM_REQ_SPI_LSB,

    AM_HAL_IOM_REQ_SPI_FULLDUPLEX,

    AM_HAL_IOM_REQ_SPI_RDTHRESH,

    AM_HAL_IOM_REQ_SPI_WRTHRESH,


    AM_HAL_IOM_REQ_PAUSE,


    AM_HAL_IOM_REQ_UNPAUSE,


    AM_HAL_IOM_REQ_SET_SEQMODE,

    AM_HAL_IOM_REQ_SEQ_END,



    AM_HAL_IOM_REQ_INIT_HIPRIO,


    AM_HAL_IOM_REQ_START_BLOCK,

    AM_HAL_IOM_REQ_END_BLOCK,


    AM_HAL_IOM_REQ_SET_DCX,


    AM_HAL_IOM_REQ_CQ_RAW,
    AM_HAL_IOM_REQ_MAX
} am_hal_iom_request_e;

#define am_hal_iom_buffer(A) union { uint32_t words[(A + 3) >> 2]; uint8_t bytes[A]; }
# 455 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_iom.h"
#define AM_HAL_IOM_48MHZ 48000000
#define AM_HAL_IOM_24MHZ 24000000
#define AM_HAL_IOM_16MHZ 16000000
#define AM_HAL_IOM_12MHZ 12000000
#define AM_HAL_IOM_8MHZ 8000000
#define AM_HAL_IOM_6MHZ 6000000
#define AM_HAL_IOM_4MHZ 4000000
#define AM_HAL_IOM_3MHZ 3000000
#define AM_HAL_IOM_2MHZ 2000000
#define AM_HAL_IOM_1_5MHZ 1500000
#define AM_HAL_IOM_1MHZ 1000000
#define AM_HAL_IOM_750KHZ 750000
#define AM_HAL_IOM_500KHZ 500000
#define AM_HAL_IOM_400KHZ 400000
#define AM_HAL_IOM_375KHZ 375000
#define AM_HAL_IOM_250KHZ 250000
#define AM_HAL_IOM_125KHZ 125000
#define AM_HAL_IOM_100KHZ 100000
#define AM_HAL_IOM_50KHZ 50000
#define AM_HAL_IOM_10KHZ 10000


#define AM_HAL_IOM_MAX_FREQ AM_HAL_IOM_48MHZ






#define AM_HAL_IOM_INT_CQERR IOM0_INTEN_CQERR_Msk
#define AM_HAL_IOM_INT_CQUPD IOM0_INTEN_CQUPD_Msk
#define AM_HAL_IOM_INT_CQPAUSED IOM0_INTEN_CQPAUSED_Msk
#define AM_HAL_IOM_INT_DERR IOM0_INTEN_DERR_Msk
#define AM_HAL_IOM_INT_DCMP IOM0_INTEN_DCMP_Msk
#define AM_HAL_IOM_INT_ARB IOM0_INTEN_ARB_Msk
#define AM_HAL_IOM_INT_STOP IOM0_INTEN_STOP_Msk
#define AM_HAL_IOM_INT_START IOM0_INTEN_START_Msk
#define AM_HAL_IOM_INT_ICMD IOM0_INTEN_ICMD_Msk
#define AM_HAL_IOM_INT_IACC IOM0_INTEN_IACC_Msk
#define AM_HAL_IOM_INT_NAK IOM0_INTEN_NAK_Msk
#define AM_HAL_IOM_INT_FOVFL IOM0_INTEN_FOVFL_Msk
#define AM_HAL_IOM_INT_FUNDFL IOM0_INTEN_FUNDFL_Msk
#define AM_HAL_IOM_INT_THR IOM0_INTEN_THR_Msk
#define AM_HAL_IOM_INT_CMDCMP IOM0_INTEN_CMDCMP_Msk


#define AM_HAL_IOM_INT_SWERR (AM_HAL_IOM_INT_ICMD | AM_HAL_IOM_INT_IACC | AM_HAL_IOM_INT_FOVFL | AM_HAL_IOM_INT_FUNDFL)
#define AM_HAL_IOM_INT_I2CARBERR (AM_HAL_IOM_INT_ARB)
#define AM_HAL_IOM_INT_INTERR (AM_HAL_IOM_INT_CQERR | AM_HAL_IOM_INT_DERR)
#define AM_HAL_IOM_INT_ALL 0xFFFFFFFF



#define AM_HAL_IOM_INT_ERR (AM_HAL_IOM_INT_SWERR | AM_HAL_IOM_INT_I2CARBERR | AM_HAL_IOM_INT_INTERR | AM_HAL_IOM_INT_NAK)
# 528 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_iom.h"
extern uint32_t am_hal_iom_initialize(uint32_t ui32Module, void **ppHandle);
# 542 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_iom.h"
extern uint32_t am_hal_iom_configure(void *pHandle, am_hal_iom_config_t *psConfig);
# 555 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_iom.h"
extern uint32_t am_hal_iom_enable(void *pHandle);
# 568 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_iom.h"
extern uint32_t am_hal_iom_disable(void *pHandle);
# 583 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_iom.h"
extern uint32_t am_hal_iom_control(void *pHandle, am_hal_iom_request_e eReq, void *pArgs);
# 598 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_iom.h"
extern uint32_t am_hal_iom_status_get(void *pHandle, am_hal_iom_status_t *psStatus);
# 628 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_iom.h"
extern uint32_t am_hal_iom_interrupt_enable(void *pHandle, uint32_t ui32IntMask);
# 658 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_iom.h"
extern uint32_t am_hal_iom_interrupt_disable(void *pHandle, uint32_t ui32IntMask);
# 688 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_iom.h"
extern uint32_t am_hal_iom_interrupt_status_get(void *pHandle, 
# 688 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_iom.h" 3 4
                                                              _Bool 
# 688 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_iom.h"
                                                                   bEnabledOnly,
                                                uint32_t *pui32IntStatus);
# 719 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_iom.h"
extern uint32_t am_hal_iom_interrupt_clear(void *pHandle, uint32_t ui32IntMask);
# 736 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_iom.h"
extern uint32_t am_hal_iom_interrupt_service(void *pHandle, uint32_t ui32IntMask);
# 752 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_iom.h"
extern uint32_t am_hal_iom_power_ctrl(void *pHandle,
                                      am_hal_sysctrl_power_state_e ePowerState,
                                      
# 754 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_iom.h" 3 4
                                     _Bool 
# 754 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_iom.h"
                                          retainState);
# 769 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_iom.h"
extern uint32_t am_hal_iom_blocking_transfer(void *pHandle,
                                             am_hal_iom_transfer_t *psTransaction);
# 790 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_iom.h"
extern uint32_t am_hal_iom_nonblocking_transfer(void *pHandle,
                                                am_hal_iom_transfer_t *psTransaction,
                                                am_hal_iom_callback_t pfnCallback,
                                                void *pCallbackCtxt);
# 810 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_iom.h"
extern uint32_t am_hal_iom_uninitialize(void *pHandle);
# 821 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_iom.h"
uint32_t
am_hal_iom_spi_blocking_fullduplex(void *pHandle,
                                   am_hal_iom_transfer_t *psTransaction);



uint32_t am_hal_iom_highprio_transfer(void *pHandle,
                                      am_hal_iom_transfer_t *psTransaction,
                                      am_hal_iom_callback_t pfnCallback,
                                      void *pCallbackCtxt);
# 136 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/am_mcu_apollo.h" 2
# 1 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_ios.h" 1
# 52 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_ios.h"
#define AM_HAL_IOS_H 
# 63 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_ios.h"
#define IOSLAVEn(n) ((IOSLAVE_Type*)(IOSLAVE_BASE + (n * (IOSLAVE_BASE - IOSLAVE_BASE))))
# 78 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_ios.h"
#define AM_HAL_IOS_USE_SPI _VAL2FLD(IOSLAVE_CFG_IFCSEL, IOSLAVE_CFG_IFCSEL_SPI)
#define AM_HAL_IOS_SPIMODE_0 _VAL2FLD(IOSLAVE_CFG_SPOL, IOSLAVE_CFG_SPOL_SPI_MODES_0_3)
#define AM_HAL_IOS_SPIMODE_1 _VAL2FLD(IOSLAVE_CFG_SPOL, IOSLAVE_CFG_SPOL_SPI_MODES_1_2)
#define AM_HAL_IOS_SPIMODE_2 _VAL2FLD(IOSLAVE_CFG_SPOL, IOSLAVE_CFG_SPOL_SPI_MODES_1_2)
#define AM_HAL_IOS_SPIMODE_3 _VAL2FLD(IOSLAVE_CFG_SPOL, IOSLAVE_CFG_SPOL_SPI_MODES_0_3)

#define AM_HAL_IOS_USE_I2C _VAL2FLD(IOSLAVE_CFG_IFCSEL, IOSLAVE_CFG_IFCSEL_I2C)
#define AM_HAL_IOS_I2C_ADDRESS(n) _VAL2FLD(IOSLAVE_CFG_I2CADDR, n)

#define AM_HAL_IOS_LSB_FIRST _VAL2FLD(IOSLAVE_CFG_LSB, 1)
# 100 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_ios.h"
#define AM_HAL_IOS_ACCESS_INT_00 _VAL2FLD(IOSLAVE_REGACCINTEN_REGACC, (uint32_t)1 << 31)
#define AM_HAL_IOS_ACCESS_INT_01 _VAL2FLD(IOSLAVE_REGACCINTEN_REGACC, (uint32_t)1 << 30)
#define AM_HAL_IOS_ACCESS_INT_02 _VAL2FLD(IOSLAVE_REGACCINTEN_REGACC, (uint32_t)1 << 29)
#define AM_HAL_IOS_ACCESS_INT_03 _VAL2FLD(IOSLAVE_REGACCINTEN_REGACC, (uint32_t)1 << 28)
#define AM_HAL_IOS_ACCESS_INT_04 _VAL2FLD(IOSLAVE_REGACCINTEN_REGACC, (uint32_t)1 << 27)
#define AM_HAL_IOS_ACCESS_INT_05 _VAL2FLD(IOSLAVE_REGACCINTEN_REGACC, (uint32_t)1 << 26)
#define AM_HAL_IOS_ACCESS_INT_06 _VAL2FLD(IOSLAVE_REGACCINTEN_REGACC, (uint32_t)1 << 25)
#define AM_HAL_IOS_ACCESS_INT_07 _VAL2FLD(IOSLAVE_REGACCINTEN_REGACC, (uint32_t)1 << 24)
#define AM_HAL_IOS_ACCESS_INT_08 _VAL2FLD(IOSLAVE_REGACCINTEN_REGACC, (uint32_t)1 << 23)
#define AM_HAL_IOS_ACCESS_INT_09 _VAL2FLD(IOSLAVE_REGACCINTEN_REGACC, (uint32_t)1 << 22)
#define AM_HAL_IOS_ACCESS_INT_0A _VAL2FLD(IOSLAVE_REGACCINTEN_REGACC, (uint32_t)1 << 21)
#define AM_HAL_IOS_ACCESS_INT_0B _VAL2FLD(IOSLAVE_REGACCINTEN_REGACC, (uint32_t)1 << 20)
#define AM_HAL_IOS_ACCESS_INT_0C _VAL2FLD(IOSLAVE_REGACCINTEN_REGACC, (uint32_t)1 << 19)
#define AM_HAL_IOS_ACCESS_INT_0D _VAL2FLD(IOSLAVE_REGACCINTEN_REGACC, (uint32_t)1 << 18)
#define AM_HAL_IOS_ACCESS_INT_0E _VAL2FLD(IOSLAVE_REGACCINTEN_REGACC, (uint32_t)1 << 17)
#define AM_HAL_IOS_ACCESS_INT_0F _VAL2FLD(IOSLAVE_REGACCINTEN_REGACC, (uint32_t)1 << 16)
#define AM_HAL_IOS_ACCESS_INT_13 _VAL2FLD(IOSLAVE_REGACCINTEN_REGACC, (uint32_t)1 << 15)
#define AM_HAL_IOS_ACCESS_INT_17 _VAL2FLD(IOSLAVE_REGACCINTEN_REGACC, (uint32_t)1 << 14)
#define AM_HAL_IOS_ACCESS_INT_1B _VAL2FLD(IOSLAVE_REGACCINTEN_REGACC, (uint32_t)1 << 13)
#define AM_HAL_IOS_ACCESS_INT_1F _VAL2FLD(IOSLAVE_REGACCINTEN_REGACC, (uint32_t)1 << 12)
#define AM_HAL_IOS_ACCESS_INT_23 _VAL2FLD(IOSLAVE_REGACCINTEN_REGACC, (uint32_t)1 << 11)
#define AM_HAL_IOS_ACCESS_INT_27 _VAL2FLD(IOSLAVE_REGACCINTEN_REGACC, (uint32_t)1 << 10)
#define AM_HAL_IOS_ACCESS_INT_2B _VAL2FLD(IOSLAVE_REGACCINTEN_REGACC, (uint32_t)1 << 9)
#define AM_HAL_IOS_ACCESS_INT_2F _VAL2FLD(IOSLAVE_REGACCINTEN_REGACC, (uint32_t)1 << 8)
#define AM_HAL_IOS_ACCESS_INT_33 _VAL2FLD(IOSLAVE_REGACCINTEN_REGACC, (uint32_t)1 << 7)
#define AM_HAL_IOS_ACCESS_INT_37 _VAL2FLD(IOSLAVE_REGACCINTEN_REGACC, (uint32_t)1 << 6)
#define AM_HAL_IOS_ACCESS_INT_3B _VAL2FLD(IOSLAVE_REGACCINTEN_REGACC, (uint32_t)1 << 5)
#define AM_HAL_IOS_ACCESS_INT_3F _VAL2FLD(IOSLAVE_REGACCINTEN_REGACC, (uint32_t)1 << 4)
#define AM_HAL_IOS_ACCESS_INT_43 _VAL2FLD(IOSLAVE_REGACCINTEN_REGACC, (uint32_t)1 << 3)
#define AM_HAL_IOS_ACCESS_INT_47 _VAL2FLD(IOSLAVE_REGACCINTEN_REGACC, (uint32_t)1 << 2)
#define AM_HAL_IOS_ACCESS_INT_4B _VAL2FLD(IOSLAVE_REGACCINTEN_REGACC, (uint32_t)1 << 1)
#define AM_HAL_IOS_ACCESS_INT_4F _VAL2FLD(IOSLAVE_REGACCINTEN_REGACC, (uint32_t)1 << 0)
#define AM_HAL_IOS_ACCESS_INT_ALL 0xFFFFFFFF
# 145 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_ios.h"
#define AM_HAL_IOS_INT_FSIZE IOSLAVE_INTEN_FSIZE_Msk
#define AM_HAL_IOS_INT_FOVFL IOSLAVE_INTEN_FOVFL_Msk
#define AM_HAL_IOS_INT_FUNDFL IOSLAVE_INTEN_FUNDFL_Msk
#define AM_HAL_IOS_INT_FRDERR IOSLAVE_INTEN_FRDERR_Msk
#define AM_HAL_IOS_INT_GENAD IOSLAVE_INTEN_GENAD_Msk
#define AM_HAL_IOS_INT_IOINTW IOSLAVE_INTEN_IOINTW_Msk
#define AM_HAL_IOS_INT_XCMPWR IOSLAVE_INTEN_XCMPWR_Msk
#define AM_HAL_IOS_INT_XCMPWF IOSLAVE_INTEN_XCMPWF_Msk
#define AM_HAL_IOS_INT_XCMPRR IOSLAVE_INTEN_XCMPRR_Msk
#define AM_HAL_IOS_INT_XCMPRF IOSLAVE_INTEN_XCMPRF_Msk
#define AM_HAL_IOS_INT_ALL 0xFFFFFFFF
# 168 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_ios.h"
#define AM_HAL_IOS_IOINTCTL_INT0 (0x01)
#define AM_HAL_IOS_IOINTCTL_INT1 (0x02)
#define AM_HAL_IOS_IOINTCTL_INT2 (0x04)
#define AM_HAL_IOS_IOINTCTL_INT3 (0x08)
#define AM_HAL_IOS_IOINTCTL_INT4 (0x10)
#define AM_HAL_IOS_IOINTCTL_INT5 (0x20)
# 189 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_ios.h"
extern volatile uint8_t * const am_hal_ios_pui8LRAM;
# 200 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_ios.h"
typedef struct
{
# 226 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_ios.h"
    uint32_t ui32InterfaceSelect;
# 250 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_ios.h"
    uint32_t ui32ROBase;
# 273 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_ios.h"
    uint32_t ui32FIFOBase;
# 296 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_ios.h"
    uint32_t ui32RAMBase;







    uint32_t ui32FIFOThreshold;




    uint8_t *pui8SRAMBuffer;
    uint32_t ui32SRAMBufferCap;
}
am_hal_ios_config_t;

typedef enum
{

    AM_HAL_IOS_REQ_HOST_INTSET = 0,
    AM_HAL_IOS_REQ_HOST_INTCLR,
    AM_HAL_IOS_REQ_HOST_INTGET,
    AM_HAL_IOS_REQ_HOST_INTEN_GET,
    AM_HAL_IOS_REQ_READ_GADATA,
    AM_HAL_IOS_REQ_ARG_MAX,


    AM_HAL_IOS_REQ_READ_POLL = AM_HAL_IOS_REQ_ARG_MAX,
    AM_HAL_IOS_REQ_FIFO_UPDATE_CTR,
    AM_HAL_IOS_REQ_FIFO_BUF_CLR,
    AM_HAL_IOS_REQ_MAX
} am_hal_ios_request_e;

typedef struct
{
    uint8_t *pui8Data;
    volatile uint32_t ui32WriteIndex;
    volatile uint32_t ui32ReadIndex;
    volatile uint32_t ui32Length;
    uint32_t ui32Capacity;
}am_hal_ios_buffer_t;






extern uint32_t am_hal_ios_uninitialize(void *pHandle);
extern uint32_t am_hal_ios_initialize(uint32_t ui32Module, void **ppHandle);
extern uint32_t am_hal_ios_enable(void *pHandle);
extern uint32_t am_hal_ios_disable(void *pHandle);


extern uint32_t am_hal_ios_configure(void *pHandle, am_hal_ios_config_t *psConfig);
extern uint32_t am_hal_ios_interrupt_enable(void *pHandle, uint32_t ui32IntMask);
extern uint32_t am_hal_ios_interrupt_disable(void *pHandle, uint32_t ui32IntMask);
extern uint32_t am_hal_ios_interrupt_clear(void *pHandle, uint32_t ui32IntMask);
extern uint32_t am_hal_ios_interrupt_status_get(void *pHandle, 
# 355 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_ios.h" 3 4
                                                              _Bool 
# 355 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_ios.h"
                                                                   bEnabledOnly, uint32_t *pui32IntStatus);
extern uint32_t am_hal_ios_interrupt_service(void *pHandle, uint32_t ui32IntMask);

extern uint32_t am_hal_ios_fifo_write(void *pHandle, uint8_t *pui8Data, uint32_t ui32NumBytes, uint32_t *pui32WrittenBytes);
extern uint32_t am_hal_ios_fifo_space_used(void *pHandle, uint32_t *pui32UsedSpace);
extern uint32_t am_hal_ios_fifo_space_left(void *pHandle, uint32_t *pui32LeftSpace);

extern uint32_t am_hal_ios_power_ctrl(void *pHandle, am_hal_sysctrl_power_state_e ePowerState, 
# 362 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_ios.h" 3 4
                                                                                              _Bool 
# 362 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_ios.h"
                                                                                                   bRetainState);
extern uint32_t am_hal_ios_control(void *pHandle, am_hal_ios_request_e eReq, void *pArgs);
# 137 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/am_mcu_apollo.h" 2
# 1 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_itm.h" 1
# 53 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_itm.h"
#define AM_HAL_ITM_H 
# 65 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_itm.h"
#define AM_HAL_ITM_SYNC_REG 23
#define AM_HAL_ITM_SYNC_VAL 0xF8F8F8F8






#define AM_HAL_ITM_PRINT_NUM_BYTES 1
#define AM_HAL_ITM_PRINT_NUM_REGS 1
extern uint32_t am_hal_itm_print_registers[1];






extern void am_hal_itm_enable(void);
extern void am_hal_itm_disable(void);
extern void am_hal_itm_not_busy(void);
extern void am_hal_itm_sync_send(void);
extern void am_hal_itm_trace_port_enable(uint8_t ui8portNum);
extern void am_hal_itm_trace_port_disable(uint8_t ui8portNum);
extern 
# 88 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_itm.h" 3 4
      _Bool 
# 88 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_itm.h"
           am_hal_itm_stimulus_not_busy(uint32_t ui32StimReg);
extern void am_hal_itm_stimulus_reg_word_write(uint32_t ui32StimReg,
                                                uint32_t ui32Value);
extern void am_hal_itm_stimulus_reg_short_write(uint32_t ui32StimReg,
                                                uint16_t ui16Value);
extern void am_hal_itm_stimulus_reg_byte_write(uint32_t ui32StimReg,
                                                uint8_t ui8Value);
extern 
# 95 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_itm.h" 3 4
      _Bool 
# 95 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_itm.h"
           am_hal_itm_print_not_busy(void);
extern void am_hal_itm_print(char *pcString);
# 138 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/am_mcu_apollo.h" 2
# 1 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_mcuctrl.h" 1
# 52 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_mcuctrl.h"
#define AM_HAL_MCUCTRL_H 
# 62 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_mcuctrl.h"
#define AM_APOLLO3_MCUCTRL 1






#define APOLLO3_B0 ((MCUCTRL->CHIPREV & (MCUCTRL_CHIPREV_REVMAJ_Msk | MCUCTRL_CHIPREV_REVMIN_Msk)) == (_VAL2FLD(MCUCTRL_CHIPREV_REVMAJ, MCUCTRL_CHIPREV_REVMAJ_B) | _VAL2FLD(MCUCTRL_CHIPREV_REVMIN, MCUCTRL_CHIPREV_REVMIN_REV0)))





#define APOLLO3_A1 ((MCUCTRL->CHIPREV & (MCUCTRL_CHIPREV_REVMAJ_Msk | MCUCTRL_CHIPREV_REVMIN_Msk)) == (_VAL2FLD(MCUCTRL_CHIPREV_REVMAJ, MCUCTRL_CHIPREV_REVMAJ_A) | _VAL2FLD(MCUCTRL_CHIPREV_REVMIN, MCUCTRL_CHIPREV_REVMIN_REV1)))





#define APOLLO3_A0 ((MCUCTRL->CHIPREV & (MCUCTRL_CHIPREV_REVMAJ_Msk | MCUCTRL_CHIPREV_REVMIN_Msk)) == (_VAL2FLD(MCUCTRL_CHIPREV_REVMAJ, MCUCTRL_CHIPREV_REVMAJ_A) | _VAL2FLD(MCUCTRL_CHIPREV_REVMIN, MCUCTRL_CHIPREV_REVMIN_REV0)))
# 90 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_mcuctrl.h"
#define APOLLO3_GE_B0 ((MCUCTRL->CHIPREV & (MCUCTRL_CHIPREV_REVMAJ_Msk | MCUCTRL_CHIPREV_REVMIN_Msk)) >= (_VAL2FLD(MCUCTRL_CHIPREV_REVMAJ, MCUCTRL_CHIPREV_REVMAJ_B) | _VAL2FLD(MCUCTRL_CHIPREV_REVMIN, MCUCTRL_CHIPREV_REVMIN_REV0)))





#define APOLLO3_GE_A1 ((MCUCTRL->CHIPREV & (MCUCTRL_CHIPREV_REVMAJ_Msk | MCUCTRL_CHIPREV_REVMIN_Msk)) >= (_VAL2FLD(MCUCTRL_CHIPREV_REVMAJ, MCUCTRL_CHIPREV_REVMAJ_A) | _VAL2FLD(MCUCTRL_CHIPREV_REVMIN, MCUCTRL_CHIPREV_REVMIN_REV1)))
# 108 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_mcuctrl.h"
#define AM_HAL_MCUCTRL_CHIPPN_FLASH_SIZE_N ((MCUCTRL_CHIPPN_PARTNUM_FLASHSIZE_M >> MCUCTRL_CHIPPN_PARTNUM_FLASHSIZE_S) + 1)
#define AM_HAL_MCUCTRL_CHIPPN_SRAM_SIZE_N ((MCUCTRL_CHIPPN_PARTNUM_SRAMSIZE_M >> MCUCTRL_CHIPPN_PARTNUM_SRAMSIZE_S) + 1)
# 119 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_mcuctrl.h"
typedef enum
{
    AM_HAL_MCUCTRL_CONTROL_FAULT_CAPTURE_ENABLE,
    AM_HAL_MCUCTRL_CONTROL_FAULT_CAPTURE_DISABLE,
    AM_HAL_MCUCTRL_CONTROL_EXTCLK32K_ENABLE,
    AM_HAL_MCUCTRL_CONTROL_EXTCLK32K_DISABLE,
    AM_HAL_MCUCTRL_CONTROL_SRAM_PREFETCH
} am_hal_mcuctrl_control_e;




typedef enum
{
    AM_HAL_MCUCTRL_INFO_FEATURES_AVAIL,
    AM_HAL_MCUCTRL_INFO_DEVICEID,
    AM_HAL_MCUCTRL_INFO_FAULT_STATUS
} am_hal_mcuctrl_infoget_e;
# 164 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_mcuctrl.h"
#define SRAM_NOPREFETCH_Pos 16
#define AM_HAL_MCUCTRL_SRAM_PREFETCH_INSTR (MCUCTRL_SRAMMODE_IPREFETCH_Msk << 0)
#define AM_HAL_MCUCTRL_SRAM_PREFETCH_INSTRCACHE (MCUCTRL_SRAMMODE_IPREFETCH_CACHE_Msk << 0)
#define AM_HAL_MCUCTRL_SRAM_PREFETCH_DATA (MCUCTRL_SRAMMODE_DPREFETCH_Msk << 0)
#define AM_HAL_MCUCTRL_SRAM_PREFETCH_DATACACHE (MCUCTRL_SRAMMODE_DPREFETCH_CACHE_Msk << 0)
#define AM_HAL_MCUCTRL_SRAM_NOPREFETCH_INSTR (MCUCTRL_SRAMMODE_IPREFETCH_Msk << SRAM_NOPREFETCH_Pos)
#define AM_HAL_MCUCTRL_SRAM_NOPREFETCH_INSTRCACHE (MCUCTRL_SRAMMODE_IPREFETCH_CACHE_Msk << SRAM_NOPREFETCH_Pos)
#define AM_HAL_MCUCTRL_SRAM_NOPREFETCH_DATA (MCUCTRL_SRAMMODE_DPREFETCH_Msk << SRAM_NOPREFETCH_Pos)
#define AM_HAL_MCUCTRL_SRAM_NOPREFETCH_DATACACHE (MCUCTRL_SRAMMODE_DPREFETCH_CACHE_Msk << SRAM_NOPREFETCH_Pos)
# 182 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_mcuctrl.h"
typedef struct
{



    uint32_t ui32ChipPN;




    uint32_t ui32ChipID0;




    uint32_t ui32ChipID1;




    uint32_t ui32ChipRev;




    uint32_t ui32VendorID;




    uint32_t ui32SKU;




    uint32_t ui32Qualified;




    uint32_t ui32FlashSize;




    uint32_t ui32SRAMSize;




    uint32_t ui32JedecPN;
    uint32_t ui32JedecJEPID;
    uint32_t ui32JedecCHIPREV;
    uint32_t ui32JedecCID;
}
am_hal_mcuctrl_device_t;




typedef struct
{



    
# 247 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_mcuctrl.h" 3 4
   _Bool 
# 247 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_mcuctrl.h"
        bICODE;




    uint32_t ui32ICODE;




    
# 257 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_mcuctrl.h" 3 4
   _Bool 
# 257 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_mcuctrl.h"
        bDCODE;




    uint32_t ui32DCODE;




    
# 267 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_mcuctrl.h" 3 4
   _Bool 
# 267 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_mcuctrl.h"
        bSYS;




    uint32_t ui32SYS;
}
am_hal_mcuctrl_fault_t;




typedef struct
{
    
# 281 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_mcuctrl.h" 3 4
   _Bool 
# 281 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_mcuctrl.h"
               bBurstAck;
    
# 282 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_mcuctrl.h" 3 4
   _Bool 
# 282 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_mcuctrl.h"
               bBLEAck;
    
# 283 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_mcuctrl.h" 3 4
   _Bool 
# 283 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_mcuctrl.h"
               bDebuggerLockout;
    
# 284 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_mcuctrl.h" 3 4
   _Bool 
# 284 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_mcuctrl.h"
               bADCcalibrated;
    
# 285 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_mcuctrl.h" 3 4
   _Bool 
# 285 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_mcuctrl.h"
               bBattLoadEnabled;
    uint8_t bSecBootOnWarmRst;
    uint8_t bSecBootOnColdRst;
} am_hal_mcuctrl_status_t;




typedef struct
{
    
# 295 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_mcuctrl.h" 3 4
   _Bool 
# 295 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_mcuctrl.h"
               bBurstAvail;
    
# 296 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_mcuctrl.h" 3 4
   _Bool 
# 296 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_mcuctrl.h"
               bBLEavail;
    
# 297 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_mcuctrl.h" 3 4
   _Bool 
# 297 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_mcuctrl.h"
               bBLEFeature;
    
# 298 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_mcuctrl.h" 3 4
   _Bool 
# 298 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_mcuctrl.h"
               bBurstFeature;
    uint8_t ui8SecBootFeature;
} am_hal_mcuctrl_feature_t;
# 319 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_mcuctrl.h"
extern uint32_t am_hal_mcuctrl_control(am_hal_mcuctrl_control_e eControl,
                                       void *pArgs);
# 334 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_mcuctrl.h"
extern uint32_t am_hal_mcuctrl_status_get(am_hal_mcuctrl_status_t *psStatus);
# 353 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_mcuctrl.h"
extern uint32_t am_hal_mcuctrl_info_get(am_hal_mcuctrl_infoget_e eInfoGet,
                                        void *pInfo);
# 139 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/am_mcu_apollo.h" 2
# 1 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_mspi.h" 1
# 52 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_mspi.h"
#define AM_HAL_MSPI_H 
# 64 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_mspi.h"
#define MSPIn(n) ((MSPI_Type*)(MSPI_BASE + (n * (MSPI_BASE - MSPI_BASE))))





#define MSPI_USE_CQ 1

#define AM_HAL_MSPI_MAX_TRANS_SIZE 65535
#define AM_HAL_MSPI_MAX_FIFO_SIZE 16
#define AM_HAL_MSPI_DEFAULT_BURST_COUNT 32


#define AM_HAL_MSPI_CQ_ENTRY_SIZE (18 * sizeof(uint32_t))
#define AM_HAL_MSPI_HIPRIO_ENTRY_SIZE (6 * sizeof(uint32_t))

#define AM_HAL_MSPI_SC_CLEAR(flag) ((flag) << 16)
#define AM_HAL_MSPI_SC_SET(flag) ((flag))


#define AM_HAL_MSPI_SC_UNPAUSE(flag) AM_HAL_MSPI_SC_SET(flag)
#define AM_HAL_MSPI_SC_PAUSE(flag) AM_HAL_MSPI_SC_CLEAR(flag)


#define AM_HAL_MSPI_SETCLR(module,scVal) do { MSPIn(module)->CQSETCLEAR = (scVal); } while (0);





#define AM_HAL_MSPI_PAUSE_FLAG_RESV (MSPI_CQFLAGS_CQFLAGS_SWFLAG7 | MSPI_CQFLAGS_CQFLAGS_SWFLAG6 | MSPI_CQFLAGS_CQFLAGS_SWFLAG5)
#define AM_HAL_MSPI_SC_RESV_MASK (AM_HAL_MSPI_PAUSE_FLAG_RESV | (AM_HAL_MSPI_PAUSE_FLAG_RESV << 8) | (AM_HAL_MSPI_PAUSE_FLAG_RESV << 16))




#define AM_HAL_MSPI_PAUSE_FLAG_IDX (_VAL2FLD(MSPI_CQFLAGS_CQFLAGS, MSPI_CQFLAGS_CQFLAGS_CQIDX))
#define AM_HAL_MSPI_PAUSE_FLAG_CQ (_VAL2FLD(MSPI_CQFLAGS_CQFLAGS, MSPI_CQFLAGS_CQFLAGS_SWFLAG7))
#define AM_HAL_MSPI_PAUSE_FLAG_SEQLOOP (_VAL2FLD(MSPI_CQFLAGS_CQFLAGS, MSPI_CQFLAGS_CQFLAGS_SWFLAG6))
#define AM_HAL_MSPI_PAUSE_FLAG_BLOCK (_VAL2FLD(MSPI_CQFLAGS_CQFLAGS, MSPI_CQFLAGS_CQFLAGS_SWFLAG5))


#define AM_HAL_MSPI_PAUSE_DEFAULT (AM_HAL_MSPI_PAUSE_FLAG_IDX)
#define AM_HAL_MSPI_CQP_PAUSE_DEFAULT (AM_HAL_MSPI_PAUSE_FLAG_IDX | AM_HAL_MSPI_PAUSE_FLAG_CQ)
# 119 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_mspi.h"
#define AM_HAL_MSPI_INT_SCRERR MSPI_INTEN_SCRERR_Msk
#define AM_HAL_MSPI_INT_CQERR MSPI_INTEN_CQERR_Msk
#define AM_HAL_MSPI_INT_CQPAUSED MSPI_INTEN_CQPAUSED_Msk
#define AM_HAL_MSPI_INT_CQUPD MSPI_INTEN_CQUPD_Msk
#define AM_HAL_MSPI_INT_CQCMP MSPI_INTEN_CQCMP_Msk
#define AM_HAL_MSPI_INT_DMAERR MSPI_INTEN_DERR_Msk
#define AM_HAL_MSPI_INT_DMACMP MSPI_INTEN_DCMP_Msk
#define AM_HAL_MSPI_INT_RX_FIFO_FULL MSPI_INTEN_RXF_Msk
#define AM_HAL_MSPI_INT_RX_FIFO_OVFL MSPI_INTEN_RXO_Msk
#define AM_HAL_MSPI_INT_RX_FIFO_UNFL MSPI_INTEN_RXU_Msk
#define AM_HAL_MSPI_INT_TX_FIFO_OVFL MSPI_INTEN_TXO_Msk
#define AM_HAL_MSPI_INT_TX_FIFO_EMPTY MSPI_INTEN_TXE_Msk
#define AM_HAL_MSPI_INT_CMDCMP MSPI_INTEN_CMDCMP_Msk
#define AM_HAL_MSPI_INT_ALL 0xFFFFFFFF

#define AM_HAL_MSPI_INT_ERR (AM_HAL_MSPI_INT_DMAERR | AM_HAL_MSPI_INT_CQERR | AM_HAL_MSPI_INT_SCRERR)


#define AM_HAL_MSPI_LINK_IOM_NONE 0x7
# 147 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_mspi.h"
  typedef enum
  {
    AM_HAL_MSPI_ADDR_1_BYTE,
    AM_HAL_MSPI_ADDR_2_BYTE,
    AM_HAL_MSPI_ADDR_3_BYTE,
    AM_HAL_MSPI_ADDR_4_BYTE
  } am_hal_mspi_addr_e;




  typedef enum
  {
    AM_HAL_MSPI_INSTR_1_BYTE,
    AM_HAL_MSPI_INSTR_2_BYTE
  } am_hal_mspi_instr_e;




  typedef enum
  {
    AM_HAL_MSPI_RX = 0,
    AM_HAL_MSPI_TX = 1
  } am_hal_mspi_dir_e;




  typedef enum
  {
    AM_HAL_MSPI_TRANS_PIO,
    AM_HAL_MSPI_TRANS_DMA
  } am_hal_mspi_trans_e;




  typedef enum
  {
    AM_HAL_MSPI_FLASH_SERIAL_CE0,
    AM_HAL_MSPI_FLASH_SERIAL_CE1,
    AM_HAL_MSPI_FLASH_DUAL_CE0,
    AM_HAL_MSPI_FLASH_DUAL_CE1,
    AM_HAL_MSPI_FLASH_QUAD_CE0,
    AM_HAL_MSPI_FLASH_QUAD_CE1,
    AM_HAL_MSPI_FLASH_OCTAL_CE0,
    AM_HAL_MSPI_FLASH_OCTAL_CE1,
    AM_HAL_MSPI_FLASH_QUADPAIRED,
    AM_HAL_MSPI_FLASH_QUADPAIRED_SERIAL,
    AM_HAL_MSPI_FLASH_DUAL_CE0_1_1_2,
    AM_HAL_MSPI_FLASH_DUAL_CE1_1_1_2,
    AM_HAL_MSPI_FLASH_DUAL_CE0_1_2_2,
    AM_HAL_MSPI_FLASH_DUAL_CE1_1_2_2,
    AM_HAL_MSPI_FLASH_QUAD_CE0_1_1_4,
    AM_HAL_MSPI_FLASH_QUAD_CE1_1_1_4,
    AM_HAL_MSPI_FLASH_QUAD_CE0_1_4_4,
    AM_HAL_MSPI_FLASH_QUAD_CE1_1_4_4,
    AM_HAL_MSPI_FLASH_SERIAL_CE0_3WIRE,
    AM_HAL_MSPI_FLASH_SERIAL_CE1_3WIRE,
    AM_HAL_MSPI_FLASH_MAX = AM_HAL_MSPI_FLASH_SERIAL_CE1_3WIRE
  } am_hal_mspi_device_e;





  typedef enum
  {
    AM_HAL_MSPI_SPI_MODE_0,
    AM_HAL_MSPI_SPI_MODE_2,
    AM_HAL_MSPI_SPI_MODE_1,
    AM_HAL_MSPI_SPI_MODE_3,
  } am_hal_mspi_spi_mode_e;

  typedef enum
  {
    AM_HAL_MSPI_CLK_48MHZ = 1,
    AM_HAL_MSPI_CLK_24MHZ = 2,
    AM_HAL_MSPI_CLK_16MHZ = 3,
    AM_HAL_MSPI_CLK_12MHZ = 4,
    AM_HAL_MSPI_CLK_8MHZ = 6,
    AM_HAL_MSPI_CLK_6MHZ = 8,
    AM_HAL_MSPI_CLK_4P8MHZ = 10,
    AM_HAL_MSPI_CLK_4MHZ = 12,
    AM_HAL_MSPI_CLK_3P2MHZ = 15,
    AM_HAL_MSPI_CLK_3MHZ = 16,
    AM_HAL_MSPI_CLK_1P5MHZ = 32
  } am_hal_mspi_clock_e;




  typedef void (*am_hal_mspi_callback_t)(void *pCallbackCtxt, uint32_t status);

  typedef struct
  {
    
# 244 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_mspi.h" 3 4
   _Bool 
# 244 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_mspi.h"
                               bLoop;

    uint32_t ui32PauseCondition;

    uint32_t ui32StatusSetClr;
  } am_hal_mspi_seq_end_t;

  typedef struct
  {
    uint8_t *pBuf;
    uint32_t size;
  } am_hal_mspi_hiprio_cfg_t;

  typedef struct
  {

    uint32_t ui32PauseCondition;

    uint32_t ui32StatusSetClr;
    am_hal_cmdq_entry_t *pCQEntry;
    uint32_t numEntries;
    am_hal_mspi_callback_t pfnCallback;
    void *pCallbackCtxt;
    uint32_t *pJmpAddr;
  } am_hal_mspi_cq_raw_t;

  typedef enum
  {

    AM_HAL_MSPI_REQ_APBCLK,

    AM_HAL_MSPI_REQ_FLAG_SETCLR,

    AM_HAL_MSPI_REQ_LINK_IOM,

    AM_HAL_MSPI_REQ_SCRAMB_DIS,

    AM_HAL_MSPI_REQ_SCRAMB_EN,

    AM_HAL_MSPI_REQ_XIPACK,

    AM_HAL_MSPI_REQ_XIP_DIS,

    AM_HAL_MSPI_REQ_XIP_EN,

    AM_HAL_MSPI_REQ_DEVICE_CONFIG,

    AM_HAL_MSPI_REQ_CLOCK_CONFIG,

    AM_HAL_MSPI_REQ_PAUSE,

    AM_HAL_MSPI_REQ_UNPAUSE,


    AM_HAL_MSPI_REQ_SET_SEQMODE,

    AM_HAL_MSPI_REQ_SEQ_END,



    AM_HAL_MSPI_REQ_INIT_HIPRIO,


    AM_HAL_MSPI_REQ_START_BLOCK,

    AM_HAL_MSPI_REQ_END_BLOCK,


    AM_HAL_MSPI_REQ_CQ_RAW,
    AM_HAL_MSPI_REQ_MAX

  } am_hal_mspi_request_e;




  typedef struct
  {





    uint8_t ui8TurnAround;


    am_hal_mspi_addr_e eAddrCfg;


    am_hal_mspi_instr_e eInstrCfg;


    uint8_t ui8ReadInstr;


    uint8_t ui8WriteInstr;


    am_hal_mspi_device_e eDeviceConfig;






    am_hal_mspi_spi_mode_e eSpiMode;


    am_hal_mspi_clock_e eClockFreq;






    
# 359 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_mspi.h" 3 4
   _Bool 
# 359 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_mspi.h"
                               bSendAddr;


    
# 362 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_mspi.h" 3 4
   _Bool 
# 362 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_mspi.h"
                               bSendInstr;


    
# 365 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_mspi.h" 3 4
   _Bool 
# 365 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_mspi.h"
                               bTurnaround;






    uint32_t ui32TCBSize;


    uint32_t *pTCB;






    uint32_t scramblingStartAddr;


    uint32_t scramblingEndAddr;

  } am_hal_mspi_dev_config_t;




  typedef struct
  {
    am_hal_mspi_device_e eDeviceConfig;
  } am_hal_mspi_capabilities_t;




  typedef struct
  {

    uint32_t ui32NumBytes;


    
# 406 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_mspi.h" 3 4
   _Bool 
# 406 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_mspi.h"
                               bScrambling;


    am_hal_mspi_dir_e eDirection;


    
# 412 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_mspi.h" 3 4
   _Bool 
# 412 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_mspi.h"
                               bSendAddr;


    uint32_t ui32DeviceAddr;


    
# 418 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_mspi.h" 3 4
   _Bool 
# 418 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_mspi.h"
                               bSendInstr;


    uint16_t ui16DeviceInstr;


    
# 424 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_mspi.h" 3 4
   _Bool 
# 424 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_mspi.h"
                               bTurnaround;


    
# 427 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_mspi.h" 3 4
   _Bool 
# 427 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_mspi.h"
                               bQuadCmd;


    uint32_t *pui32Buffer;

  } am_hal_mspi_pio_transfer_t;




  typedef struct
  {

    am_hal_mspi_addr_e eAddrCfg;


    uint8_t ui8Priority;


    am_hal_mspi_dir_e eDirection;


    uint32_t ui32TransferCount;


    uint32_t ui32DeviceAddress;


    uint32_t ui32SRAMAddress;


    uint32_t ui32PauseCondition;

    uint32_t ui32StatusSetClr;

  } am_hal_mspi_dma_transfer_t;





  typedef struct
  {



    
# 473 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_mspi.h" 3 4
   _Bool 
# 473 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_mspi.h"
                               bErr;
    
# 474 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_mspi.h" 3 4
   _Bool 
# 474 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_mspi.h"
                               bCmp;
    
# 475 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_mspi.h" 3 4
   _Bool 
# 475 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_mspi.h"
                               bTIP;
    uint32_t ui32NumCQEntries;
  } am_hal_mspi_status_t;


#define am_hal_mspi_buffer(A) union { uint32_t words[(A + 3) >> 2]; uint8_t bytes[A]; }
# 500 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_mspi.h"
  extern uint32_t am_hal_mspi_initialize(uint32_t ui32Module,
                                         void **ppHandle);
# 515 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_mspi.h"
  extern uint32_t am_hal_mspi_deinitialize(void *pHandle);
# 529 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_mspi.h"
  extern uint32_t am_hal_mspi_device_configure(void *pHandle,
                                               am_hal_mspi_dev_config_t *pConfig);
# 544 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_mspi.h"
  extern uint32_t am_hal_mspi_enable(void *pHandle);
# 558 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_mspi.h"
  extern uint32_t am_hal_mspi_disable(void *pHandle);
# 573 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_mspi.h"
  extern uint32_t am_hal_mspi_control(void *pHandle,
                                      am_hal_mspi_request_e eRequest,
                                      void *pConfig);
# 591 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_mspi.h"
  extern uint32_t am_hal_mspi_capabilities_get(void *pHandle,
                                               am_hal_mspi_capabilities_t **pCapabilities);
# 608 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_mspi.h"
  extern uint32_t am_hal_mspi_blocking_transfer(void *pHandle,
                                                am_hal_mspi_pio_transfer_t *pTransaction,
                                                uint32_t ui32Timeout);
# 626 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_mspi.h"
  extern uint32_t am_hal_mspi_nonblocking_transfer(void *pHandle,
                                                   void *pTransfer,
                                                   am_hal_mspi_trans_e eMode,
                                                   am_hal_mspi_callback_t pfnCallback,
                                                   void *pCallbackCtxt);
# 643 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_mspi.h"
  extern uint32_t am_hal_mspi_status_get(void *pHandle,
                                         am_hal_mspi_status_t *pStatus );
# 658 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_mspi.h"
  extern uint32_t am_hal_mspi_interrupt_enable(void *pHandle,
                                               uint32_t ui32IntMask);
# 673 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_mspi.h"
  extern uint32_t am_hal_mspi_interrupt_disable(void *pHandle,
                                                uint32_t ui32IntMask);
# 690 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_mspi.h"
  extern uint32_t am_hal_mspi_interrupt_status_get(void *pHandle,
                                                   uint32_t *pui32Status,
                                                   
# 692 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_mspi.h" 3 4
                                                  _Bool 
# 692 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_mspi.h"
                                                       bEnabledOnly);
# 706 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_mspi.h"
  extern uint32_t am_hal_mspi_interrupt_clear(void *pHandle,
                                             uint32_t ui32IntMask);
# 723 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_mspi.h"
  extern uint32_t am_hal_mspi_interrupt_service(void *pHandle,
                                               uint32_t ui32IntStatus);
# 740 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_mspi.h"
  extern uint32_t am_hal_mspi_power_control(void *pHandle,
                                            am_hal_sysctrl_power_state_e ePowerState,
                                            
# 742 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_mspi.h" 3 4
                                           _Bool 
# 742 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_mspi.h"
                                                bRetainState);



extern uint32_t am_hal_mspi_highprio_transfer(void *pHandle,
                                              am_hal_mspi_dma_transfer_t *pTransfer,
                                              am_hal_mspi_trans_e eMode,
                                              am_hal_mspi_callback_t pfnCallback,
                                              void *pCallbackCtxt);
# 140 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/am_mcu_apollo.h" 2
# 1 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_pdm.h" 1
# 52 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_pdm.h"
#define AM_HAL_PDM_H 
# 64 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_pdm.h"
#define AM_REG_PDM_NUM_MODULES 1
#define PDMn(n) ((PDM_Type*)(PDM_BASE + (n * (PDM_BASE - PDM_BASE))))
# 77 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_pdm.h"
#define AM_HAL_PDM_DMA_THRESHOLD_MIN 16






typedef enum
{







    AM_HAL_PDM_STATUS_BAD_TOTALCOUNT = AM_HAL_STATUS_MODULE_SPECIFIC_START,
}
am_hal_pdm_status_e;






typedef enum
{
    AM_HAL_PDM_GAIN_P405DB = PDM_PCFG_PGALEFT_P405DB,
    AM_HAL_PDM_GAIN_P390DB = PDM_PCFG_PGALEFT_P390DB,
    AM_HAL_PDM_GAIN_P375DB = PDM_PCFG_PGALEFT_P375DB,
    AM_HAL_PDM_GAIN_P360DB = PDM_PCFG_PGALEFT_P360DB,
    AM_HAL_PDM_GAIN_P345DB = PDM_PCFG_PGALEFT_P345DB,
    AM_HAL_PDM_GAIN_P330DB = PDM_PCFG_PGALEFT_P330DB,
    AM_HAL_PDM_GAIN_P315DB = PDM_PCFG_PGALEFT_P315DB,
    AM_HAL_PDM_GAIN_P300DB = PDM_PCFG_PGALEFT_P300DB,
    AM_HAL_PDM_GAIN_P285DB = PDM_PCFG_PGALEFT_P285DB,
    AM_HAL_PDM_GAIN_P270DB = PDM_PCFG_PGALEFT_P270DB,
    AM_HAL_PDM_GAIN_P255DB = PDM_PCFG_PGALEFT_P255DB,
    AM_HAL_PDM_GAIN_P240DB = PDM_PCFG_PGALEFT_P240DB,
    AM_HAL_PDM_GAIN_P225DB = PDM_PCFG_PGALEFT_P225DB,
    AM_HAL_PDM_GAIN_P210DB = PDM_PCFG_PGALEFT_P210DB,
    AM_HAL_PDM_GAIN_P195DB = PDM_PCFG_PGALEFT_P195DB,
    AM_HAL_PDM_GAIN_P180DB = PDM_PCFG_PGALEFT_P180DB,
    AM_HAL_PDM_GAIN_P165DB = PDM_PCFG_PGALEFT_P165DB,
    AM_HAL_PDM_GAIN_P150DB = PDM_PCFG_PGALEFT_P150DB,
    AM_HAL_PDM_GAIN_P135DB = PDM_PCFG_PGALEFT_P135DB,
    AM_HAL_PDM_GAIN_P120DB = PDM_PCFG_PGALEFT_P120DB,
    AM_HAL_PDM_GAIN_P105DB = PDM_PCFG_PGALEFT_P105DB,
    AM_HAL_PDM_GAIN_P90DB = PDM_PCFG_PGALEFT_P90DB,
    AM_HAL_PDM_GAIN_P75DB = PDM_PCFG_PGALEFT_P75DB,
    AM_HAL_PDM_GAIN_P60DB = PDM_PCFG_PGALEFT_P60DB,
    AM_HAL_PDM_GAIN_P45DB = PDM_PCFG_PGALEFT_P45DB,
    AM_HAL_PDM_GAIN_P30DB = PDM_PCFG_PGALEFT_P30DB,
    AM_HAL_PDM_GAIN_P15DB = PDM_PCFG_PGALEFT_P15DB,
    AM_HAL_PDM_GAIN_0DB = PDM_PCFG_PGALEFT_0DB,
    AM_HAL_PDM_GAIN_M15DB = PDM_PCFG_PGALEFT_M15DB,
    AM_HAL_PDM_GAIN_M300DB = PDM_PCFG_PGALEFT_M300DB,
    AM_HAL_PDM_GAIN_M45DB = PDM_PCFG_PGALEFT_M45DB,
    AM_HAL_PDM_GAIN_M60DB = PDM_PCFG_PGALEFT_M60DB,
}
am_hal_pdm_gain_e;






typedef enum
{
    AM_HAL_PDM_INTERNAL_CLK = PDM_VCFG_SELAP_INTERNAL,
    AM_HAL_PDM_I2S_CLK = PDM_VCFG_SELAP_I2S,
}
am_hal_pdm_clksrc_e;






typedef enum
{
    AM_HAL_PDM_CLK_DISABLE = PDM_VCFG_PDMCLKSEL_DISABLE,
    AM_HAL_PDM_CLK_12MHZ = PDM_VCFG_PDMCLKSEL_12MHz,
    AM_HAL_PDM_CLK_6MHZ = PDM_VCFG_PDMCLKSEL_6MHz,
    AM_HAL_PDM_CLK_3MHZ = PDM_VCFG_PDMCLKSEL_3MHz,
    AM_HAL_PDM_CLK_1_5MHZ = PDM_VCFG_PDMCLKSEL_1_5MHz,
    AM_HAL_PDM_CLK_750KHZ = PDM_VCFG_PDMCLKSEL_750KHz,
    AM_HAL_PDM_CLK_375KHZ = PDM_VCFG_PDMCLKSEL_375KHz,
    AM_HAL_PDM_CLK_187KHZ = PDM_VCFG_PDMCLKSEL_187KHz,
}
am_hal_pdm_clkspd_e;






typedef enum
{
    AM_HAL_PDM_MCLKDIV_4 = PDM_PCFG_MCLKDIV_MCKDIV4,
    AM_HAL_PDM_MCLKDIV_3 = PDM_PCFG_MCLKDIV_MCKDIV3,
    AM_HAL_PDM_MCLKDIV_2 = PDM_PCFG_MCLKDIV_MCKDIV2,
    AM_HAL_PDM_MCLKDIV_1 = PDM_PCFG_MCLKDIV_MCKDIV1,
}
am_hal_pdm_mclkdiv_e;






typedef enum
{
    AM_HAL_PDM_CHANNEL_LEFT = PDM_VCFG_CHSET_LEFT,
    AM_HAL_PDM_CHANNEL_RIGHT = PDM_VCFG_CHSET_RIGHT,
    AM_HAL_PDM_CHANNEL_STEREO = PDM_VCFG_CHSET_STEREO,
}
am_hal_pdm_chset_e;






#define AM_HAL_PDM_POWER_ON AM_HAL_SYSCTRL_WAKE
#define AM_HAL_PDM_POWER_OFF AM_HAL_SYSCTRL_NORMALSLEEP






#define AM_HAL_PDM_INT_DERR PDM_INTSTAT_DERR_Msk
#define AM_HAL_PDM_INT_DCMP PDM_INTSTAT_DCMP_Msk
#define AM_HAL_PDM_INT_UNDFL PDM_INTSTAT_UNDFL_Msk
#define AM_HAL_PDM_INT_OVF PDM_INTSTAT_OVF_Msk
#define AM_HAL_PDM_INT_THR PDM_INTSTAT_THR_Msk






typedef struct
{

    am_hal_pdm_mclkdiv_e eClkDivider;


    am_hal_pdm_gain_e eLeftGain;
    am_hal_pdm_gain_e eRightGain;


    uint32_t ui32DecimationRate;


    
# 233 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_pdm.h" 3 4
   _Bool 
# 233 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_pdm.h"
        bHighPassEnable;
    uint32_t ui32HighPassCutoff;


    am_hal_pdm_clkspd_e ePDMClkSpeed;


    
# 240 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_pdm.h" 3 4
   _Bool 
# 240 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_pdm.h"
        bInvertI2SBCLK;


    am_hal_pdm_clksrc_e ePDMClkSource;


    
# 246 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_pdm.h" 3 4
   _Bool 
# 246 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_pdm.h"
        bPDMSampleDelay;


    
# 249 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_pdm.h" 3 4
   _Bool 
# 249 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_pdm.h"
        bDataPacking;


    am_hal_pdm_chset_e ePCMChannels;

    uint32_t ui32GainChangeDelay;

    
# 256 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_pdm.h" 3 4
   _Bool 
# 256 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_pdm.h"
        bI2SEnable;

    
# 258 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_pdm.h" 3 4
   _Bool 
# 258 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_pdm.h"
        bSoftMute;

    
# 260 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_pdm.h" 3 4
   _Bool 
# 260 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_pdm.h"
        bLRSwap;
}
am_hal_pdm_config_t;






typedef struct
{
    uint32_t ui32TargetAddr;
    uint32_t ui32TotalCount;
}
am_hal_pdm_transfer_t;


extern uint32_t am_hal_pdm_initialize(uint32_t ui32Module, void **ppHandle);
extern uint32_t am_hal_pdm_deinitialize(void *pHandle);


extern uint32_t am_hal_pdm_power_control(void *pHandle, am_hal_sysctrl_power_state_e ePowerState, 
# 281 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_pdm.h" 3 4
                                                                                                 _Bool 
# 281 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_pdm.h"
                                                                                                      bRetainState);


extern uint32_t am_hal_pdm_configure(void *pHandle, am_hal_pdm_config_t *psConfig);


extern uint32_t am_hal_pdm_enable(void *pHandle);
extern uint32_t am_hal_pdm_disable(void *pHandle);


extern uint32_t am_hal_pdm_dma_start(void *pHandle, am_hal_pdm_transfer_t *pDmaCfg);


extern uint32_t am_hal_pdm_fifo_flush(void *pHandle);


extern uint32_t am_hal_pdm_i2s_enable(void *pHandle);
extern uint32_t am_hal_pdm_i2s_disable(void *pHandle);


extern uint32_t am_hal_pdm_interrupt_enable(void *pHandle, uint32_t ui32IntMask);
extern uint32_t am_hal_pdm_interrupt_disable(void *pHandle, uint32_t ui32IntMask);
extern uint32_t am_hal_pdm_interrupt_clear(void *pHandle, uint32_t ui32IntMask);
extern uint32_t am_hal_pdm_interrupt_status_get(void *pHandle, uint32_t *pui32Status, 
# 304 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_pdm.h" 3 4
                                                                                     _Bool 
# 304 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_pdm.h"
                                                                                          bEnabledOnly);
# 141 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/am_mcu_apollo.h" 2
# 1 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_pin.h" 1
# 52 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_pin.h"
#define AM_HAL_PIN_H 






#define AM_HAL_PIN_0_SLSCL (0)
#define AM_HAL_PIN_0_SLSCK (1)
#define AM_HAL_PIN_0_CLKOUT (2)
#define AM_HAL_PIN_0_GPIO (3)
#define AM_HAL_PIN_0_MSPI4 (5)
#define AM_HAL_PIN_0_NCE0 (7)

#define AM_HAL_PIN_1_SLSDAWIR3 (0)
#define AM_HAL_PIN_1_SLMOSI (1)
#define AM_HAL_PIN_1_UART0TX (2)
#define AM_HAL_PIN_1_GPIO (3)
#define AM_HAL_PIN_1_MSPI5 (5)
#define AM_HAL_PIN_1_NCE1 (7)

#define AM_HAL_PIN_2_UART1RX (0)
#define AM_HAL_PIN_2_SLMISO (1)
#define AM_HAL_PIN_2_UART0RX (2)
#define AM_HAL_PIN_2_GPIO (3)
#define AM_HAL_PIN_2_MSPI6 (5)
#define AM_HAL_PIN_2_NCE2 (7)

#define AM_HAL_PIN_3_UART0RTS (0)
#define AM_HAL_PIN_3_SLnCE (1)
#define AM_HAL_PIN_3_NCE3 (2)
#define AM_HAL_PIN_3_GPIO (3)
#define AM_HAL_PIN_3_MSPI7 (5)
#define AM_HAL_PIN_3_TRIG1 (6)
#define AM_HAL_PIN_3_I2S_WCLK (7)
#define AM_HAL_PIN_3_PSOURCE (3)

#define AM_HAL_PIN_4_UART0CTS (0)
#define AM_HAL_PIN_4_SLINT (1)
#define AM_HAL_PIN_4_NCE4 (2)
#define AM_HAL_PIN_4_GPIO (3)
#define AM_HAL_PIN_4_UART1RX (5)
#define AM_HAL_PIN_4_CTIM17 (6)
#define AM_HAL_PIN_4_MSPI2 (7)

#define AM_HAL_PIN_5_M0SCL (0)
#define AM_HAL_PIN_5_M0SCK (1)
#define AM_HAL_PIN_5_UART0RTS (2)
#define AM_HAL_PIN_5_GPIO (3)
#define AM_HAL_PIN_5_EXTHFA (5)
#define AM_HAL_PIN_5_CTIM8 (7)

#define AM_HAL_PIN_6_M0SDAWIR3 (0)
#define AM_HAL_PIN_6_M0MISO (1)
#define AM_HAL_PIN_6_UART0CTS (2)
#define AM_HAL_PIN_6_GPIO (3)
#define AM_HAL_PIN_6_CTIM10 (5)
#define AM_HAL_PIN_6_I2S_DAT (7)

#define AM_HAL_PIN_7_NCE7 (0)
#define AM_HAL_PIN_7_M0MOSI (1)
#define AM_HAL_PIN_7_CLKOUT (2)
#define AM_HAL_PIN_7_GPIO (3)
#define AM_HAL_PIN_7_TRIG0 (4)
#define AM_HAL_PIN_7_UART0TX (5)
#define AM_HAL_PIN_7_CTIM19 (7)

#define AM_HAL_PIN_8_M1SCL (0)
#define AM_HAL_PIN_8_M1SCK (1)
#define AM_HAL_PIN_8_NCE8 (2)
#define AM_HAL_PIN_8_GPIO (3)
#define AM_HAL_PIN_8_SCCCLK (4)
#define AM_HAL_PIN_8_UART1TX (6)

#define AM_HAL_PIN_9_M1SDAWIR3 (0)
#define AM_HAL_PIN_9_M1MISO (1)
#define AM_HAL_PIN_9_NCE9 (2)
#define AM_HAL_PIN_9_GPIO (3)
#define AM_HAL_PIN_9_SCCIO (4)
#define AM_HAL_PIN_9_UART1RX (6)

#define AM_HAL_PIN_10_UART1TX (0)
#define AM_HAL_PIN_10_M1MOSI (1)
#define AM_HAL_PIN_10_NCE10 (2)
#define AM_HAL_PIN_10_GPIO (3)
#define AM_HAL_PIN_10_PDMCLK (4)
#define AM_HAL_PIN_10_UART1RTS (5)

#define AM_HAL_PIN_11_ADCSE2 (0)
#define AM_HAL_PIN_11_NCE11 (1)
#define AM_HAL_PIN_11_CTIM31 (2)
#define AM_HAL_PIN_11_GPIO (3)
#define AM_HAL_PIN_11_SLINT (4)
#define AM_HAL_PIN_11_UART1CTS (5)
#define AM_HAL_PIN_11_UART0RX (6)
#define AM_HAL_PIN_11_PDMDATA (7)

#define AM_HAL_PIN_12_ADCD0NSE9 (0)
#define AM_HAL_PIN_12_NCE12 (1)
#define AM_HAL_PIN_12_CTIM0 (2)
#define AM_HAL_PIN_12_GPIO (3)
#define AM_HAL_PIN_12_PDMCLK (5)
#define AM_HAL_PIN_12_UART0CTS (6)
#define AM_HAL_PIN_12_UART1TX (7)

#define AM_HAL_PIN_13_ADCD0PSE8 (0)
#define AM_HAL_PIN_13_NCE13 (1)
#define AM_HAL_PIN_13_CTIM2 (2)
#define AM_HAL_PIN_13_GPIO (3)
#define AM_HAL_PIN_13_I2SBCLK (4)
#define AM_HAL_PIN_13_EXTHFB (5)
#define AM_HAL_PIN_13_UART0RTS (6)
#define AM_HAL_PIN_13_UART1RX (7)

#define AM_HAL_PIN_14_ADCD1P (0)
#define AM_HAL_PIN_14_NCE14 (1)
#define AM_HAL_PIN_14_UART1TX (2)
#define AM_HAL_PIN_14_GPIO (3)
#define AM_HAL_PIN_14_PDMCLK (4)
#define AM_HAL_PIN_14_EXTHFS (5)
#define AM_HAL_PIN_14_SWDCK (6)
#define AM_HAL_PIN_14_32KHZXT (7)

#define AM_HAL_PIN_15_ADCD1N (0)
#define AM_HAL_PIN_15_NCE15 (1)
#define AM_HAL_PIN_15_UART1RX (2)
#define AM_HAL_PIN_15_GPIO (3)
#define AM_HAL_PIN_15_PDMDATA (4)
#define AM_HAL_PIN_15_EXTXT (5)
#define AM_HAL_PIN_15_SWDIO (6)
#define AM_HAL_PIN_15_SWO (7)

#define AM_HAL_PIN_16_ADCSE0 (0)
#define AM_HAL_PIN_16_NCE16 (1)
#define AM_HAL_PIN_16_TRIG0 (2)
#define AM_HAL_PIN_16_GPIO (3)
#define AM_HAL_PIN_16_SCCRST (4)
#define AM_HAL_PIN_16_CMPIN0 (5)
#define AM_HAL_PIN_16_UART0TX (6)
#define AM_HAL_PIN_16_UART1RTS (7)

#define AM_HAL_PIN_17_CMPRF1 (0)
#define AM_HAL_PIN_17_NCE17 (1)
#define AM_HAL_PIN_17_TRIG1 (2)
#define AM_HAL_PIN_17_GPIO (3)
#define AM_HAL_PIN_17_SCCCLK (4)
#define AM_HAL_PIN_17_UART0RX (6)
#define AM_HAL_PIN_17_UART1CTS (7)

#define AM_HAL_PIN_18_CMPIN1 (0)
#define AM_HAL_PIN_18_NCE18 (1)
#define AM_HAL_PIN_18_CTIM4 (2)
#define AM_HAL_PIN_18_GPIO (3)
#define AM_HAL_PIN_18_UART0RTS (4)
#define AM_HAL_PIN_18_ANATEST2 (5)
#define AM_HAL_PIN_18_UART1TX (6)
#define AM_HAL_PIN_18_SCCIO (7)

#define AM_HAL_PIN_19_CMPRF0 (0)
#define AM_HAL_PIN_19_NCE19 (1)
#define AM_HAL_PIN_19_CTIM6 (2)
#define AM_HAL_PIN_19_GPIO (3)
#define AM_HAL_PIN_19_SCCCLK (4)
#define AM_HAL_PIN_19_ANATEST1 (5)
#define AM_HAL_PIN_19_UART1RX (6)
#define AM_HAL_PIN_19_I2SBCLK (7)

#define AM_HAL_PIN_20_SWDCK (0)
#define AM_HAL_PIN_20_NCE20 (1)
#define AM_HAL_PIN_20_GPIO (3)
#define AM_HAL_PIN_20_UART0TX (4)
#define AM_HAL_PIN_20_UART1TX (5)
#define AM_HAL_PIN_20_I2SBCLK (6)
#define AM_HAL_PIN_20_UART1RTS (7)

#define AM_HAL_PIN_21_SWDIO (0)
#define AM_HAL_PIN_21_NCE21 (1)
#define AM_HAL_PIN_21_GPIO (3)
#define AM_HAL_PIN_21_UART0RX (4)
#define AM_HAL_PIN_21_UART1RX (5)
#define AM_HAL_PIN_21_I2SBCLK (6)
#define AM_HAL_PIN_21_UART1CTS (7)

#define AM_HAL_PIN_22_UART0TX (0)
#define AM_HAL_PIN_22_NCE22 (1)
#define AM_HAL_PIN_22_CTIM12 (2)
#define AM_HAL_PIN_22_GPIO (3)
#define AM_HAL_PIN_22_PDMCLK (4)
#define AM_HAL_PIN_22_EXTLF (5)
#define AM_HAL_PIN_22_MSPI0 (6)
#define AM_HAL_PIN_22_SWO (7)

#define AM_HAL_PIN_23_UART0RX (0)
#define AM_HAL_PIN_23_NCE23 (1)
#define AM_HAL_PIN_23_CTIM14 (2)
#define AM_HAL_PIN_23_GPIO (3)
#define AM_HAL_PIN_23_I2SWCLK (4)
#define AM_HAL_PIN_23_CMPOUT (5)
#define AM_HAL_PIN_23_MSPI3 (6)
#define AM_HAL_PIN_23_EXTXT (7)

#define AM_HAL_PIN_24_UART1TX (0)
#define AM_HAL_PIN_24_NCE24 (1)
#define AM_HAL_PIN_24_MSPI8 (2)
#define AM_HAL_PIN_24_GPIO (3)
#define AM_HAL_PIN_24_UART0CTS (4)
#define AM_HAL_PIN_24_CTIM21 (5)
#define AM_HAL_PIN_24_32KHZXT (6)
#define AM_HAL_PIN_24_SWO (7)

#define AM_HAL_PIN_25_UART1RX (0)
#define AM_HAL_PIN_25_NCE25 (1)
#define AM_HAL_PIN_25_CTIM1 (2)
#define AM_HAL_PIN_25_GPIO (3)
#define AM_HAL_PIN_25_M2SDAWIR3 (4)
#define AM_HAL_PIN_25_M2MISO (5)

#define AM_HAL_PIN_26_EXTHF (0)
#define AM_HAL_PIN_26_NCE26 (1)
#define AM_HAL_PIN_26_CTIM3 (2)
#define AM_HAL_PIN_26_GPIO (3)
#define AM_HAL_PIN_26_SCCRST (4)
#define AM_HAL_PIN_26_MSPI1 (5)
#define AM_HAL_PIN_26_UART0TX (6)
#define AM_HAL_PIN_26_UART1CTS (7)

#define AM_HAL_PIN_27_UART0RX (0)
#define AM_HAL_PIN_27_NCE27 (1)
#define AM_HAL_PIN_27_CTIM5 (2)
#define AM_HAL_PIN_27_GPIO (3)
#define AM_HAL_PIN_27_M2SCL (4)
#define AM_HAL_PIN_27_M2SCK (5)

#define AM_HAL_PIN_28_I2SWCLK (0)
#define AM_HAL_PIN_28_NCE28 (1)
#define AM_HAL_PIN_28_CTIM7 (2)
#define AM_HAL_PIN_28_GPIO (3)
#define AM_HAL_PIN_28_M2MOSI (5)
#define AM_HAL_PIN_28_UART0TX (6)

#define AM_HAL_PIN_29_ADCSE1 (0)
#define AM_HAL_PIN_29_NCE29 (1)
#define AM_HAL_PIN_29_CTIM9 (2)
#define AM_HAL_PIN_29_GPIO (3)
#define AM_HAL_PIN_29_UART0CTS (4)
#define AM_HAL_PIN_29_UART1CTS (5)
#define AM_HAL_PIN_29_UART0RX (6)
#define AM_HAL_PIN_29_PDMDATA (7)


#define AM_HAL_PIN_30_ANATEST1 (0)
#define AM_HAL_PIN_30_NCE30 (1)
#define AM_HAL_PIN_30_CTIM11 (2)
#define AM_HAL_PIN_30_GPIO (3)
#define AM_HAL_PIN_30_UART0TX (4)
#define AM_HAL_PIN_30_UART1RTS (5)
#define AM_HAL_PIN_30_I2SDAT (7)



#define AM_HAL_PIN_31_ADCSE3 (0)
#define AM_HAL_PIN_31_NCE31 (1)
#define AM_HAL_PIN_31_CTIM13 (2)
#define AM_HAL_PIN_31_GPIO (3)
#define AM_HAL_PIN_31_UART0RX (4)
#define AM_HAL_PIN_31_SCCCLK (5)
#define AM_HAL_PIN_31_UART1RTS (7)



#define AM_HAL_PIN_32_ADCSE4 (0)
#define AM_HAL_PIN_32_NCE32 (1)
#define AM_HAL_PIN_32_CTIM15 (2)
#define AM_HAL_PIN_32_GPIO (3)
#define AM_HAL_PIN_32_SCCIO (4)
#define AM_HAL_PIN_32_EXTLF (5)
#define AM_HAL_PIN_32_UART1CTS (7)



#define AM_HAL_PIN_33_ADCSE5 (0)
#define AM_HAL_PIN_33_NCE33 (1)
#define AM_HAL_PIN_33_32KHZXT (2)
#define AM_HAL_PIN_33_GPIO (3)
#define AM_HAL_PIN_33_UART0CTS (5)
#define AM_HAL_PIN_33_CTIM23 (6)
#define AM_HAL_PIN_33_SWO (7)



#define AM_HAL_PIN_34_ADCSE6 (0)
#define AM_HAL_PIN_34_NCE34 (1)
#define AM_HAL_PIN_34_UART1RTS (2)
#define AM_HAL_PIN_34_GPIO (3)
#define AM_HAL_PIN_34_CMPRF2 (4)
#define AM_HAL_PIN_34_UART0RTS (5)
#define AM_HAL_PIN_34_UART0RX (6)
#define AM_HAL_PIN_34_PDMDATA (7)



#define AM_HAL_PIN_35_ADCSE7 (0)
#define AM_HAL_PIN_35_NCE35 (1)
#define AM_HAL_PIN_35_UART1TX (2)
#define AM_HAL_PIN_35_GPIO (3)
#define AM_HAL_PIN_35_I2SDAT (4)
#define AM_HAL_PIN_35_CTIM27 (5)
#define AM_HAL_PIN_35_UART0RTS (6)



#define AM_HAL_PIN_36_TRIG1 (0)
#define AM_HAL_PIN_36_NCE36 (1)
#define AM_HAL_PIN_36_UART1RX (2)
#define AM_HAL_PIN_36_GPIO (3)
#define AM_HAL_PIN_36_32KHZXT (4)
#define AM_HAL_PIN_36_UART1CTS (5)
#define AM_HAL_PIN_36_UART0CTS (6)
#define AM_HAL_PIN_36_PDMDATA (7)
#define AM_HAL_PIN_36_PSOURCE (3)



#define AM_HAL_PIN_37_TRIG2 (0)
#define AM_HAL_PIN_37_NCE37 (1)
#define AM_HAL_PIN_37_UART0RTS (2)
#define AM_HAL_PIN_37_GPIO (3)
#define AM_HAL_PIN_37_SCCIO (4)
#define AM_HAL_PIN_37_UART1TX (5)
#define AM_HAL_PIN_37_PDMCLK (6)
#define AM_HAL_PIN_37_CTIM29 (7)
#define AM_HAL_PIN_37_PSINK (3)



#define AM_HAL_PIN_38_TRIG3 (0)
#define AM_HAL_PIN_38_NCE38 (1)
#define AM_HAL_PIN_38_UART0CTS (2)
#define AM_HAL_PIN_38_GPIO (3)
#define AM_HAL_PIN_38_M3MOSI (5)
#define AM_HAL_PIN_38_UART1RX (6)


#define AM_HAL_PIN_39_UART0TX (0)
#define AM_HAL_PIN_39_UART1TX (1)
#define AM_HAL_PIN_39_CTIM25 (2)
#define AM_HAL_PIN_39_GPIO (3)
#define AM_HAL_PIN_39_M4SCL (4)
#define AM_HAL_PIN_39_M4SCK (5)

#define AM_HAL_PIN_40_UART0RX (0)
#define AM_HAL_PIN_40_UART1RX (1)
#define AM_HAL_PIN_40_TRIG0 (2)
#define AM_HAL_PIN_40_GPIO (3)
#define AM_HAL_PIN_40_M4SDAWIR3 (4)
#define AM_HAL_PIN_40_M4MISO (5)

#define AM_HAL_PIN_41_NCE41 (0)
#define AM_HAL_PIN_41_SWO (2)
#define AM_HAL_PIN_41_GPIO (3)
#define AM_HAL_PIN_41_I2SWCLK (4)
#define AM_HAL_PIN_41_UART1RTS (5)
#define AM_HAL_PIN_41_UART0TX (6)
#define AM_HAL_PIN_41_UART0RTS (7)
#define AM_HAL_PIN_41_PSINK (3)


#define AM_HAL_PIN_42_UART1TX (0)
#define AM_HAL_PIN_42_NCE42 (1)
#define AM_HAL_PIN_42_CTIM16 (2)
#define AM_HAL_PIN_42_GPIO (3)
#define AM_HAL_PIN_42_M3SCL (4)
#define AM_HAL_PIN_42_M3SCK (5)



#define AM_HAL_PIN_43_UART1RX (0)
#define AM_HAL_PIN_43_NCE43 (1)
#define AM_HAL_PIN_43_CTIM18 (2)
#define AM_HAL_PIN_43_GPIO (3)
#define AM_HAL_PIN_43_M3SDAWIR3 (4)
#define AM_HAL_PIN_43_M3MISO (5)


#define AM_HAL_PIN_44_UART1RTS (0)
#define AM_HAL_PIN_44_NCE44 (1)
#define AM_HAL_PIN_44_CTIM20 (2)
#define AM_HAL_PIN_44_GPIO (3)
#define AM_HAL_PIN_44_M4MOSI (5)
#define AM_HAL_PIN_44_UART0TX (6)


#define AM_HAL_PIN_45_UART1CTS (0)
#define AM_HAL_PIN_45_NCE45 (1)
#define AM_HAL_PIN_45_CTIM22 (2)
#define AM_HAL_PIN_45_GPIO (3)
#define AM_HAL_PIN_45_I2SDAT (4)
#define AM_HAL_PIN_45_PDMDATA (5)
#define AM_HAL_PIN_45_UART0RX (6)
#define AM_HAL_PIN_45_SWO (7)



#define AM_HAL_PIN_46_32KHZXT (0)
#define AM_HAL_PIN_46_NCE46 (1)
#define AM_HAL_PIN_46_CTIM24 (2)
#define AM_HAL_PIN_46_GPIO (3)
#define AM_HAL_PIN_46_SCCRST (4)
#define AM_HAL_PIN_46_PDMCLK (5)
#define AM_HAL_PIN_46_UART1TX (6)
#define AM_HAL_PIN_46_SWO (7)


#define AM_HAL_PIN_47_32KHZXT (0)
#define AM_HAL_PIN_47_NCE47 (1)
#define AM_HAL_PIN_47_CTIM26 (2)
#define AM_HAL_PIN_47_GPIO (3)
#define AM_HAL_PIN_47_M5MOSI (5)
#define AM_HAL_PIN_47_UART1RX (6)

#define AM_HAL_PIN_48_UART0TX (0)
#define AM_HAL_PIN_48_NCE48 (1)
#define AM_HAL_PIN_48_CTIM28 (2)
#define AM_HAL_PIN_48_GPIO (3)
#define AM_HAL_PIN_48_M5SCL (4)
#define AM_HAL_PIN_48_M5SCK (5)

#define AM_HAL_PIN_49_UART0RX (0)
#define AM_HAL_PIN_49_NCE49 (1)
#define AM_HAL_PIN_49_CTIM30 (2)
#define AM_HAL_PIN_49_GPIO (3)
#define AM_HAL_PIN_49_M5SDAWIR3 (4)
#define AM_HAL_PIN_49_M5MISO (5)
# 142 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/am_mcu_apollo.h" 2
# 1 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_pwrctrl.h" 1
# 53 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_pwrctrl.h"
#define AM_HAL_PWRCTRL_H 




#define AM_APOLLO3_PWRCTRL 1

typedef enum
{
    AM_HAL_PWRCTRL_PERIPH_NONE,
    AM_HAL_PWRCTRL_PERIPH_IOS,
    AM_HAL_PWRCTRL_PERIPH_IOM0,
    AM_HAL_PWRCTRL_PERIPH_IOM1,
    AM_HAL_PWRCTRL_PERIPH_IOM2,
    AM_HAL_PWRCTRL_PERIPH_IOM3,
    AM_HAL_PWRCTRL_PERIPH_IOM4,
    AM_HAL_PWRCTRL_PERIPH_IOM5,
    AM_HAL_PWRCTRL_PERIPH_UART0,
    AM_HAL_PWRCTRL_PERIPH_UART1,
    AM_HAL_PWRCTRL_PERIPH_ADC,
    AM_HAL_PWRCTRL_PERIPH_SCARD,
    AM_HAL_PWRCTRL_PERIPH_MSPI,
    AM_HAL_PWRCTRL_PERIPH_PDM,
    AM_HAL_PWRCTRL_PERIPH_BLEL,
    AM_HAL_PWRCTRL_PERIPH_MAX
} am_hal_pwrctrl_periph_e;

typedef enum
{
    AM_HAL_PWRCTRL_MEM_NONE,
    AM_HAL_PWRCTRL_MEM_SRAM_8K_DTCM,
    AM_HAL_PWRCTRL_MEM_SRAM_32K_DTCM,
    AM_HAL_PWRCTRL_MEM_SRAM_64K_DTCM,
    AM_HAL_PWRCTRL_MEM_SRAM_96K,
    AM_HAL_PWRCTRL_MEM_SRAM_128K,
    AM_HAL_PWRCTRL_MEM_SRAM_160K,
    AM_HAL_PWRCTRL_MEM_SRAM_192K,
    AM_HAL_PWRCTRL_MEM_SRAM_224K,
    AM_HAL_PWRCTRL_MEM_SRAM_256K,
    AM_HAL_PWRCTRL_MEM_SRAM_288K,
    AM_HAL_PWRCTRL_MEM_SRAM_320K,
    AM_HAL_PWRCTRL_MEM_SRAM_352K,
    AM_HAL_PWRCTRL_MEM_SRAM_384K,
    AM_HAL_PWRCTRL_MEM_FLASH_512K,
    AM_HAL_PWRCTRL_MEM_FLASH_1M,
    AM_HAL_PWRCTRL_MEM_CACHE,
    AM_HAL_PWRCTRL_MEM_ALL,
    AM_HAL_PWRCTRL_MEM_MAX
} am_hal_pwrctrl_mem_e;

#define AM_HAL_PWRCTRL_MEM_FLASH_MIN AM_HAL_PWRCTRL_MEM_FLASH_512K
#define AM_HAL_PWRCTRL_MEM_FLASH_MAX AM_HAL_PWRCTRL_MEM_FLASH_1M

#define AM_HAL_PWRCTRL_MEM_SRAM_MIN AM_HAL_PWRCTRL_MEM_SRAM_8K_DTCM
#define AM_HAL_PWRCTRL_MEM_SRAM_MAX AM_HAL_PWRCTRL_MEM_SRAM_384K






#define am_hal_pwrctrl_simobuck_enabled_check() (PWRCTRL->SUPPLYSTATUS_b.SIMOBUCKON)


#define am_hal_pwrctrl_blebuck_enabled_check() (PWRCTRL->SUPPLYSTATUS_b.BLEBUCKON)
# 142 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_pwrctrl.h"
extern uint32_t am_hal_pwrctrl_periph_enable(am_hal_pwrctrl_periph_e ePeripheral);
# 156 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_pwrctrl.h"
extern uint32_t am_hal_pwrctrl_periph_disable(am_hal_pwrctrl_periph_e ePeripheral);
# 171 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_pwrctrl.h"
extern uint32_t am_hal_pwrctrl_periph_enabled(
                am_hal_pwrctrl_periph_e ePeripheral, uint32_t *pui32Enabled);
# 189 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_pwrctrl.h"
extern uint32_t am_hal_pwrctrl_memory_enable(am_hal_pwrctrl_mem_e eMemConfig);
# 206 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_pwrctrl.h"
extern uint32_t am_hal_pwrctrl_memory_deepsleep_powerdown(am_hal_pwrctrl_mem_e eMemConfig);
# 223 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_pwrctrl.h"
extern uint32_t am_hal_pwrctrl_memory_deepsleep_retain(am_hal_pwrctrl_mem_e eMemConfig);
# 236 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_pwrctrl.h"
extern uint32_t am_hal_pwrctrl_low_power_init(void);
# 247 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_pwrctrl.h"
extern void am_hal_pwrctrl_blebuck_trim(void);
# 143 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/am_mcu_apollo.h" 2
# 1 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_pwrctrl_internal.h" 1
# 53 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_pwrctrl_internal.h"
#define AM_HAL_PWRCTRL_INTERNAL_H 







#define AM_HAL_PWRCTRL_IOS (_VAL2FLD(PWRCTRL_DEVPWREN_PWRIOS, PWRCTRL_DEVPWREN_PWRIOS_EN))
#define AM_HAL_PWRCTRL_IOM0 (_VAL2FLD(PWRCTRL_DEVPWREN_PWRIOM0, PWRCTRL_DEVPWREN_PWRIOM0_EN))
#define AM_HAL_PWRCTRL_IOM1 (_VAL2FLD(PWRCTRL_DEVPWREN_PWRIOM1, PWRCTRL_DEVPWREN_PWRIOM1_EN))
#define AM_HAL_PWRCTRL_IOM2 (_VAL2FLD(PWRCTRL_DEVPWREN_PWRIOM2, PWRCTRL_DEVPWREN_PWRIOM2_EN))
#define AM_HAL_PWRCTRL_IOM3 (_VAL2FLD(PWRCTRL_DEVPWREN_PWRIOM3, PWRCTRL_DEVPWREN_PWRIOM3_EN))
#define AM_HAL_PWRCTRL_IOM4 (_VAL2FLD(PWRCTRL_DEVPWREN_PWRIOM4, PWRCTRL_DEVPWREN_PWRIOM4_EN))
#define AM_HAL_PWRCTRL_IOM5 (_VAL2FLD(PWRCTRL_DEVPWREN_PWRIOM5, PWRCTRL_DEVPWREN_PWRIOM5_EN))
#define AM_HAL_PWRCTRL_UART0 (_VAL2FLD(PWRCTRL_DEVPWREN_PWRUART0, PWRCTRL_DEVPWREN_PWRUART0_EN))
#define AM_HAL_PWRCTRL_UART1 (_VAL2FLD(PWRCTRL_DEVPWREN_PWRUART1, PWRCTRL_DEVPWREN_PWRUART1_EN))
#define AM_HAL_PWRCTRL_ADC (_VAL2FLD(PWRCTRL_DEVPWREN_PWRADC, PWRCTRL_DEVPWREN_PWRADC_EN))
#define AM_HAL_PWRCTRL_SCARD (_VAL2FLD(PWRCTRL_DEVPWREN_PWRSCARD, PWRCTRL_DEVPWREN_PWRSCARD_EN))
#define AM_HAL_PWRCTRL_MSPI (_VAL2FLD(PWRCTRL_DEVPWREN_PWRMSPI, PWRCTRL_DEVPWREN_PWRMSPI_EN))
#define AM_HAL_PWRCTRL_PDM (_VAL2FLD(PWRCTRL_DEVPWREN_PWRPDM, PWRCTRL_DEVPWREN_PWRPDM_EN))
#define AM_HAL_PWRCTRL_BLEL (_VAL2FLD(PWRCTRL_DEVPWREN_PWRBLEL, PWRCTRL_DEVPWREN_PWRBLEL_EN))

#define AM_HAL_PWRCTRL_DEVPWREN_MASK 0x00003FFF
#define AM_HAL_PWRCTRL_DEVPWRSTATUS_MASK 0x000003FC






#define AM_HAL_PWRCTRL_MEMEN_SRAM_8K_DTCM (_VAL2FLD(PWRCTRL_MEMPWREN_DTCM, PWRCTRL_MEMPWREN_DTCM_GROUP0DTCM0))
#define AM_HAL_PWRCTRL_MEMEN_SRAM_32K_DTCM (_VAL2FLD(PWRCTRL_MEMPWREN_DTCM, PWRCTRL_MEMPWREN_DTCM_GROUP0))
#define AM_HAL_PWRCTRL_MEMEN_SRAM_64K_DTCM (_VAL2FLD(PWRCTRL_MEMPWREN_DTCM, PWRCTRL_MEMPWREN_DTCM_ALL))
#define AM_HAL_PWRCTRL_MEMEN_SRAM_96K (AM_HAL_PWRCTRL_MEMEN_SRAM_64K_DTCM | _VAL2FLD(PWRCTRL_MEMPWREN_SRAM, PWRCTRL_MEMPWREN_SRAM_GROUP0))


#define AM_HAL_PWRCTRL_MEMEN_SRAM_128K (AM_HAL_PWRCTRL_MEMEN_SRAM_96K | _VAL2FLD(PWRCTRL_MEMPWREN_SRAM, PWRCTRL_MEMPWREN_SRAM_GROUP1))


#define AM_HAL_PWRCTRL_MEMEN_SRAM_160K (AM_HAL_PWRCTRL_MEMEN_SRAM_128K | _VAL2FLD(PWRCTRL_MEMPWREN_SRAM, PWRCTRL_MEMPWREN_SRAM_GROUP2))


#define AM_HAL_PWRCTRL_MEMEN_SRAM_192K (AM_HAL_PWRCTRL_MEMEN_SRAM_160K | _VAL2FLD(PWRCTRL_MEMPWREN_SRAM, PWRCTRL_MEMPWREN_SRAM_GROUP3))


#define AM_HAL_PWRCTRL_MEMEN_SRAM_224K (AM_HAL_PWRCTRL_MEMEN_SRAM_192K | _VAL2FLD(PWRCTRL_MEMPWREN_SRAM, PWRCTRL_MEMPWREN_SRAM_GROUP4))


#define AM_HAL_PWRCTRL_MEMEN_SRAM_256K (AM_HAL_PWRCTRL_MEMEN_SRAM_224K | _VAL2FLD(PWRCTRL_MEMPWREN_SRAM, PWRCTRL_MEMPWREN_SRAM_GROUP5))


#define AM_HAL_PWRCTRL_MEMEN_SRAM_288K (AM_HAL_PWRCTRL_MEMEN_SRAM_256K | _VAL2FLD(PWRCTRL_MEMPWREN_SRAM, PWRCTRL_MEMPWREN_SRAM_GROUP6))


#define AM_HAL_PWRCTRL_MEMEN_SRAM_320K (AM_HAL_PWRCTRL_MEMEN_SRAM_288K | _VAL2FLD(PWRCTRL_MEMPWREN_SRAM, PWRCTRL_MEMPWREN_SRAM_GROUP7))


#define AM_HAL_PWRCTRL_MEMEN_SRAM_352K (AM_HAL_PWRCTRL_MEMEN_SRAM_320K | _VAL2FLD(PWRCTRL_MEMPWREN_SRAM, PWRCTRL_MEMPWREN_SRAM_GROUP8))


#define AM_HAL_PWRCTRL_MEMEN_SRAM_384K (AM_HAL_PWRCTRL_MEMEN_SRAM_352K | _VAL2FLD(PWRCTRL_MEMPWREN_SRAM, PWRCTRL_MEMPWREN_SRAM_GROUP9))



#define AM_HAL_PWRCTRL_MEMEN_SRAM_ALL (AM_HAL_PWRCTRL_MEMEN_SRAM_384K)
#define AM_HAL_PWRCTRL_MEMEN_FLASH_512K PWRCTRL_MEMPWREN_FLASH0_Msk
#define AM_HAL_PWRCTRL_MEMEN_FLASH_1M (PWRCTRL_MEMPWREN_FLASH0_Msk | PWRCTRL_MEMPWREN_FLASH1_Msk)

#define AM_HAL_PWRCTRL_MEMEN_CACHE (PWRCTRL_MEMPWREN_CACHEB0_Msk | PWRCTRL_MEMPWREN_CACHEB2_Msk)

#define AM_HAL_PWRCTRL_MEMEN_CACHE_DIS (~AM_HAL_PWRCTRL_MEMEN_CACHE)




#define AM_HAL_PWRCTRL_MEMEN_ALL (_VAL2FLD(PWRCTRL_MEMPWREN_DTCM, PWRCTRL_MEMPWREN_DTCM_ALL) | _VAL2FLD(PWRCTRL_MEMPWREN_SRAM, PWRCTRL_MEMPWREN_SRAM_ALL) | _VAL2FLD(PWRCTRL_MEMPWREN_FLASH0, PWRCTRL_MEMPWREN_FLASH0_EN) | _VAL2FLD(PWRCTRL_MEMPWREN_FLASH1, PWRCTRL_MEMPWREN_FLASH1_EN) | _VAL2FLD(PWRCTRL_MEMPWREN_CACHEB0, PWRCTRL_MEMPWREN_CACHEB0_EN) | _VAL2FLD(PWRCTRL_MEMPWREN_CACHEB2, PWRCTRL_MEMPWREN_CACHEB2_EN))
# 142 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_pwrctrl_internal.h"
#define AM_HAL_PWRCTRL_MEMPWDINSLEEP_SRAM_8K_DTCM (_VAL2FLD(PWRCTRL_MEMPWDINSLEEP_DTCMPWDSLP, PWRCTRL_MEMPWDINSLEEP_DTCMPWDSLP_GROUP0DTCM0))
#define AM_HAL_PWRCTRL_MEMPWDINSLEEP_SRAM_32K_DTCM (_VAL2FLD(PWRCTRL_MEMPWDINSLEEP_DTCMPWDSLP, PWRCTRL_MEMPWDINSLEEP_DTCMPWDSLP_GROUP0))
#define AM_HAL_PWRCTRL_MEMPWDINSLEEP_SRAM_64K_DTCM (_VAL2FLD(PWRCTRL_MEMPWDINSLEEP_DTCMPWDSLP, PWRCTRL_MEMPWDINSLEEP_DTCMPWDSLP_ALL))
#define AM_HAL_PWRCTRL_MEMPWDINSLEEP_SRAM_96K (AM_HAL_PWRCTRL_MEMPWDINSLEEP_SRAM_64K_DTCM | _VAL2FLD(PWRCTRL_MEMPWDINSLEEP_SRAMPWDSLP, PWRCTRL_MEMPWDINSLEEP_SRAMPWDSLP_GROUP0))


#define AM_HAL_PWRCTRL_MEMPWDINSLEEP_SRAM_128K (AM_HAL_PWRCTRL_MEMPWDINSLEEP_SRAM_96K | _VAL2FLD(PWRCTRL_MEMPWDINSLEEP_SRAMPWDSLP, PWRCTRL_MEMPWDINSLEEP_SRAMPWDSLP_GROUP1))


#define AM_HAL_PWRCTRL_MEMPWDINSLEEP_SRAM_160K (AM_HAL_PWRCTRL_MEMPWDINSLEEP_SRAM_128K | _VAL2FLD(PWRCTRL_MEMPWDINSLEEP_SRAMPWDSLP, PWRCTRL_MEMPWDINSLEEP_SRAMPWDSLP_GROUP2))


#define AM_HAL_PWRCTRL_MEMPWDINSLEEP_SRAM_192K (AM_HAL_PWRCTRL_MEMPWDINSLEEP_SRAM_160K | _VAL2FLD(PWRCTRL_MEMPWDINSLEEP_SRAMPWDSLP, PWRCTRL_MEMPWDINSLEEP_SRAMPWDSLP_GROUP3))


#define AM_HAL_PWRCTRL_MEMPWDINSLEEP_SRAM_224K (AM_HAL_PWRCTRL_MEMPWDINSLEEP_SRAM_192K | _VAL2FLD(PWRCTRL_MEMPWDINSLEEP_SRAMPWDSLP, PWRCTRL_MEMPWDINSLEEP_SRAMPWDSLP_GROUP4))


#define AM_HAL_PWRCTRL_MEMPWDINSLEEP_SRAM_256K (AM_HAL_PWRCTRL_MEMPWDINSLEEP_SRAM_224K | _VAL2FLD(PWRCTRL_MEMPWDINSLEEP_SRAMPWDSLP, PWRCTRL_MEMPWDINSLEEP_SRAMPWDSLP_GROUP5))


#define AM_HAL_PWRCTRL_MEMPWDINSLEEP_SRAM_288K (AM_HAL_PWRCTRL_MEMPWDINSLEEP_SRAM_256K | _VAL2FLD(PWRCTRL_MEMPWDINSLEEP_SRAMPWDSLP, PWRCTRL_MEMPWDINSLEEP_SRAMPWDSLP_GROUP6))


#define AM_HAL_PWRCTRL_MEMPWDINSLEEP_SRAM_320K (AM_HAL_PWRCTRL_MEMPWDINSLEEP_SRAM_288K | _VAL2FLD(PWRCTRL_MEMPWDINSLEEP_SRAMPWDSLP, PWRCTRL_MEMPWDINSLEEP_SRAMPWDSLP_GROUP7))


#define AM_HAL_PWRCTRL_MEMPWDINSLEEP_SRAM_352K (AM_HAL_PWRCTRL_MEMPWDINSLEEP_SRAM_320K | _VAL2FLD(PWRCTRL_MEMPWDINSLEEP_SRAMPWDSLP, PWRCTRL_MEMPWDINSLEEP_SRAMPWDSLP_GROUP8))


#define AM_HAL_PWRCTRL_MEMPWDINSLEEP_SRAM_384K (AM_HAL_PWRCTRL_MEMPWDINSLEEP_SRAM_352K | _VAL2FLD(PWRCTRL_MEMPWDINSLEEP_SRAMPWDSLP, PWRCTRL_MEMPWDINSLEEP_SRAMPWDSLP_GROUP9))



#define AM_HAL_PWRCTRL_MEMPWDINSLEEP_SRAM_ALL (AM_HAL_PWRCTRL_MEMPWDINSLEEP_SRAM_384K)
#define AM_HAL_PWRCTRL_MEMPWDINSLEEP_FLASH_512K PWRCTRL_MEMPWDINSLEEP_FLASH0PWDSLP_Msk
#define AM_HAL_PWRCTRL_MEMPWDINSLEEP_FLASH_1M (PWRCTRL_MEMPWDINSLEEP_FLASH0PWDSLP_Msk | PWRCTRL_MEMPWDINSLEEP_FLASH1PWDSLP_Msk)

#define AM_HAL_PWRCTRL_MEMPWDINSLEEP_CACHE (PWRCTRL_MEMPWDINSLEEP_CACHEPWDSLP_Msk)
#define AM_HAL_PWRCTRL_MEMPWDINSLEEP_CACHE_DIS (~AM_HAL_PWRCTRL_MEMPWDINSLEEP_CACHE)




#define AM_HAL_PWRCTRL_MEMPWDINSLEEP_ALL (_VAL2FLD(PWRCTRL_MEMPWDINSLEEP_DTCMPWDSLP, PWRCTRL_MEMPWDINSLEEP_DTCMPWDSLP_ALL) | _VAL2FLD(PWRCTRL_MEMPWDINSLEEP_SRAMPWDSLP, PWRCTRL_MEMPWDINSLEEP_SRAMPWDSLP_ALL) | _VAL2FLD(PWRCTRL_MEMPWDINSLEEP_FLASH0PWDSLP, PWRCTRL_MEMPWDINSLEEP_FLASH0PWDSLP_EN) | _VAL2FLD(PWRCTRL_MEMPWDINSLEEP_FLASH1PWDSLP, PWRCTRL_MEMPWDINSLEEP_FLASH1PWDSLP_EN) | _VAL2FLD(PWRCTRL_MEMPWDINSLEEP_CACHEPWDSLP, PWRCTRL_MEMPWDINSLEEP_CACHEPWDSLP_EN))
# 198 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_pwrctrl_internal.h"
#define AM_HAL_PWRCTRL_PWRONSTATUS_SRAM_8K_DTCM (PWRCTRL_MEMPWRSTATUS_DTCM00_Msk)

#define AM_HAL_PWRCTRL_PWRONSTATUS_SRAM_32K_DTCM (AM_HAL_PWRCTRL_PWRONSTATUS_SRAM_8K_DTCM | PWRCTRL_MEMPWRSTATUS_DTCM01_Msk)


#define AM_HAL_PWRCTRL_PWRONSTATUS_SRAM_64K_DTCM (AM_HAL_PWRCTRL_PWRONSTATUS_SRAM_32K_DTCM | PWRCTRL_MEMPWRSTATUS_DTCM1_Msk)


#define AM_HAL_PWRCTRL_PWRONSTATUS_SRAM_96K (AM_HAL_PWRCTRL_PWRONSTATUS_SRAM_64K_DTCM | PWRCTRL_MEMPWRSTATUS_SRAM0_Msk)


#define AM_HAL_PWRCTRL_PWRONSTATUS_SRAM_128K (AM_HAL_PWRCTRL_PWRONSTATUS_SRAM_96K | PWRCTRL_MEMPWRSTATUS_SRAM1_Msk)


#define AM_HAL_PWRCTRL_PWRONSTATUS_SRAM_160K (AM_HAL_PWRCTRL_PWRONSTATUS_SRAM_128K | PWRCTRL_MEMPWRSTATUS_SRAM2_Msk)


#define AM_HAL_PWRCTRL_PWRONSTATUS_SRAM_192K (AM_HAL_PWRCTRL_PWRONSTATUS_SRAM_160K | PWRCTRL_MEMPWRSTATUS_SRAM3_Msk)


#define AM_HAL_PWRCTRL_PWRONSTATUS_SRAM_224K (AM_HAL_PWRCTRL_PWRONSTATUS_SRAM_192K | PWRCTRL_MEMPWRSTATUS_SRAM4_Msk)


#define AM_HAL_PWRCTRL_PWRONSTATUS_SRAM_256K (AM_HAL_PWRCTRL_PWRONSTATUS_SRAM_224K | PWRCTRL_MEMPWRSTATUS_SRAM5_Msk)


#define AM_HAL_PWRCTRL_PWRONSTATUS_SRAM_288K (AM_HAL_PWRCTRL_PWRONSTATUS_SRAM_256K | PWRCTRL_MEMPWRSTATUS_SRAM6_Msk)


#define AM_HAL_PWRCTRL_PWRONSTATUS_SRAM_320K (AM_HAL_PWRCTRL_PWRONSTATUS_SRAM_288K | PWRCTRL_MEMPWRSTATUS_SRAM7_Msk)


#define AM_HAL_PWRCTRL_PWRONSTATUS_SRAM_352K (AM_HAL_PWRCTRL_PWRONSTATUS_SRAM_320K | PWRCTRL_MEMPWRSTATUS_SRAM8_Msk)


#define AM_HAL_PWRCTRL_PWRONSTATUS_SRAM_384K (AM_HAL_PWRCTRL_PWRONSTATUS_SRAM_352K | PWRCTRL_MEMPWRSTATUS_SRAM9_Msk)


#define AM_HAL_PWRCTRL_PWRONSTATUS_SRAM_ALL (AM_HAL_PWRCTRL_PWRONSTATUS_SRAM_384K)

#define AM_HAL_PWRCTRL_PWRONSTATUS_FLASH_512K (PWRCTRL_MEMPWRSTATUS_FLASH0_Msk)

#define AM_HAL_PWRCTRL_PWRONSTATUS_FLASH_1M (AM_HAL_PWRCTRL_PWRONSTATUS_FLASH_512K | PWRCTRL_MEMPWRSTATUS_FLASH1_Msk)


#define AM_HAL_PWRCTRL_PWRONSTATUS_ALL (AM_HAL_PWRCTRL_PWRONSTATUS_SRAM_384K | AM_HAL_PWRCTRL_PWRONSTATUS_FLASH_1M)
# 252 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_pwrctrl_internal.h"
#define AM_HAL_PWRCTRL_MEMPWREVENTEN_SRAM_8K_DTCM (_VAL2FLD(PWRCTRL_MEMPWREVENTEN_DTCMEN, PWRCTRL_MEMPWREVENTEN_DTCMEN_GROUP0DTCM0EN))


#define AM_HAL_PWRCTRL_MEMPWREVENTEN_SRAM_32K_DTCM (_VAL2FLD(PWRCTRL_MEMPWREVENTEN_DTCMEN, PWRCTRL_MEMPWREVENTEN_DTCMEN_GROUP0EN))


#define AM_HAL_PWRCTRL_MEMPWREVENTEN_SRAM_64K_DTCM (_VAL2FLD(PWRCTRL_MEMPWREVENTEN_DTCMEN, PWRCTRL_MEMPWREVENTEN_DTCMEN_ALL))


#define AM_HAL_PWRCTRL_MEMPWREVENTEN_SRAM_96K ((_VAL2FLD(PWRCTRL_MEMPWREVENTEN_DTCMEN, PWRCTRL_MEMPWREVENTEN_DTCMEN_ALL)) | (_VAL2FLD(PWRCTRL_MEMPWREVENTEN_SRAMEN, PWRCTRL_MEMPWREVENTEN_SRAMEN_GROUP0EN)))




#define AM_HAL_PWRCTRL_MEMPWREVENTEN_SRAM_128K (AM_HAL_PWRCTRL_MEMPWREVENTEN_SRAM_96K | (_VAL2FLD(PWRCTRL_MEMPWREVENTEN_SRAMEN, PWRCTRL_MEMPWREVENTEN_SRAMEN_GROUP1EN)))



#define AM_HAL_PWRCTRL_MEMPWREVENTEN_SRAM_160K (AM_HAL_PWRCTRL_MEMPWREVENTEN_SRAM_128K | (_VAL2FLD(PWRCTRL_MEMPWREVENTEN_SRAMEN, PWRCTRL_MEMPWREVENTEN_SRAMEN_GROUP2EN)))



#define AM_HAL_PWRCTRL_MEMPWREVENTEN_SRAM_192K (AM_HAL_PWRCTRL_MEMPWREVENTEN_SRAM_160K | (_VAL2FLD(PWRCTRL_MEMPWREVENTEN_SRAMEN, PWRCTRL_MEMPWREVENTEN_SRAMEN_GROUP3EN)))



#define AM_HAL_PWRCTRL_MEMPWREVENTEN_SRAM_224K (AM_HAL_PWRCTRL_MEMPWREVENTEN_SRAM_192K | (_VAL2FLD(PWRCTRL_MEMPWREVENTEN_SRAMEN, PWRCTRL_MEMPWREVENTEN_SRAMEN_GROUP4EN)))



#define AM_HAL_PWRCTRL_MEMPWREVENTEN_SRAM_256K (AM_HAL_PWRCTRL_MEMPWREVENTEN_SRAM_224K | (_VAL2FLD(PWRCTRL_MEMPWREVENTEN_SRAMEN, PWRCTRL_MEMPWREVENTEN_SRAMEN_GROUP5EN)))



#define AM_HAL_PWRCTRL_MEMPWREVENTEN_SRAM_288K (AM_HAL_PWRCTRL_MEMPWREVENTEN_SRAM_256K | (_VAL2FLD(PWRCTRL_MEMPWREVENTEN_SRAMEN, PWRCTRL_MEMPWREVENTEN_SRAMEN_GROUP6EN)))



#define AM_HAL_PWRCTRL_MEMPWREVENTEN_SRAM_320K (AM_HAL_PWRCTRL_MEMPWREVENTEN_SRAM_288K | (_VAL2FLD(PWRCTRL_MEMPWREVENTEN_SRAMEN, PWRCTRL_MEMPWREVENTEN_SRAMEN_GROUP7EN)))



#define AM_HAL_PWRCTRL_MEMPWREVENTEN_SRAM_352K (AM_HAL_PWRCTRL_MEMPWREVENTEN_SRAM_320K | (_VAL2FLD(PWRCTRL_MEMPWREVENTEN_SRAMEN, PWRCTRL_MEMPWREVENTEN_SRAMEN_GROUP8EN)))



#define AM_HAL_PWRCTRL_MEMPWREVENTEN_SRAM_384K (AM_HAL_PWRCTRL_MEMPWREVENTEN_SRAM_352K | (_VAL2FLD(PWRCTRL_MEMPWREVENTEN_SRAMEN, PWRCTRL_MEMPWREVENTEN_SRAMEN_GROUP9EN)))



#define AM_HAL_PWRCTRL_MEMPWREVENTEN_FLASH_512K (_VAL2FLD(PWRCTRL_MEMPWREVENTEN_FLASH0EN, PWRCTRL_MEMPWREVENTEN_FLASH0EN_EN))


#define AM_HAL_PWRCTRL_MEMPWREVENTEN_FLASH_1M (AM_HAL_PWRCTRL_MEMPWREVENTEN_FLASH_512K | (_VAL2FLD(PWRCTRL_MEMPWREVENTEN_FLASH1EN, PWRCTRL_MEMPWREVENTEN_FLASH1EN_EN)))



#define AM_HAL_PWRCTRL_MEMPWREVENTEN_CACHE ((_VAL2FLD(PWRCTRL_MEMPWREVENTEN_CACHEB0EN, PWRCTRL_MEMPWREVENTEN_CACHEB0EN_EN)) | (_VAL2FLD(PWRCTRL_MEMPWREVENTEN_CACHEB2EN, PWRCTRL_MEMPWREVENTEN_CACHEB2EN_EN)))




#define AM_HAL_PWRCTRL_MEMPWREVENTEN_ALL (AM_HAL_PWRCTRL_MEMPWREVENTEN_SRAM_384K | AM_HAL_PWRCTRL_MEMPWREVENTEN_FLASH_1M | AM_HAL_PWRCTRL_MEMPWREVENTEN_CACHE)
# 324 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_pwrctrl_internal.h"
#define AM_HAL_PWRCTRL_MEM_REGION_SRAM_MASK AM_HAL_PWRCTRL_MEMEN_SRAM_ALL
#define AM_HAL_PWRCTRL_MEM_REGION_FLASH_MASK AM_HAL_PWRCTRL_MEMEN_FLASH_1M
#define AM_HAL_PWRCTRL_MEM_REGION_CACHE_MASK AM_HAL_PWRCTRL_MEMEN_CACHE
#define AM_HAL_PWRCTRL_MEM_REGION_ALT_CACHE_MASK AM_HAL_PWRCTRL_PWRONSTATUS_CACHE
#define AM_HAL_PWRCTRL_MEM_REGION_ALL_MASK AM_HAL_PWRCTRL_MEMEN_ALL
#define AM_HAL_PWRCTRL_MEM_REGION_ALT_ALL_MASK AM_HAL_PWRCTRL_PWRONSTATUS_ALL
# 144 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/am_mcu_apollo.h" 2
# 1 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_queue.h" 1
# 52 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_queue.h"
#define AM_HAL_QUEUE_H 
# 65 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_queue.h"
typedef struct
{
    uint32_t ui32WriteIndex;
    uint32_t ui32ReadIndex;
    uint32_t ui32Length;
    uint32_t ui32Capacity;
    uint32_t ui32ItemSize;
    uint8_t *pui8Data;
}
am_hal_queue_t;
# 85 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_queue.h"
#define am_hal_queue_empty(psQueue) ((psQueue)->ui32Length == 0)





#define am_hal_queue_full(psQueue) ((psQueue)->ui32Length == (psQueue)->ui32Capacity)





#define am_hal_queue_space_left(psQueue) ((psQueue)->ui32Capacity - (psQueue)->ui32Length)





#define am_hal_queue_slots_left(psQueue) (((psQueue)->ui32Capacity - (psQueue)->ui32Length) / (psQueue)->ui32ItemSize)






#define am_hal_queue_data_left(psQueue) ((psQueue)->ui32Length)





#define am_hal_queue_items_left(psQueue) ((psQueue)->ui32Length / (psQueue)->ui32ItemSize)





#define am_hal_queue_peek(psQueue) ((void *) &((psQueue)->pui8Data[(psQueue)->ui32ReadIndex]))





#define am_hal_queue_next_slot(psQueue) ((void *) &((psQueue)->pui8Data[(psQueue)->ui32WriteIndex]))







#define am_hal_queue_from_array(queue,array) am_hal_queue_init((queue), (array), sizeof((array)[0]), sizeof(array))
# 149 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_queue.h"
extern void am_hal_queue_init(am_hal_queue_t *psQueue, void *pvData, uint32_t ui32ItemSize, uint32_t ui32ArraySize);
extern 
# 150 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_queue.h" 3 4
      _Bool 
# 150 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_queue.h"
           am_hal_queue_item_add(am_hal_queue_t *psQueue, const void *pvSource, uint32_t ui32NumItems);
extern 
# 151 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_queue.h" 3 4
      _Bool 
# 151 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_queue.h"
           am_hal_queue_item_get(am_hal_queue_t *psQueue, void *pvDest, uint32_t ui32NumItems);
# 145 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/am_mcu_apollo.h" 2
# 1 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_reset.h" 1
# 52 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_reset.h"
#define AM_HAL_RSTGEN_H 
# 67 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_reset.h"
typedef enum
{
    AM_HAL_RESET_BROWNOUT_HIGH_ENABLE,
    AM_HAL_RESET_WDT_RESET_ENABLE,
    AM_HAL_RESET_BROWNOUT_HIGH_DISABLE,
    AM_HAL_RESET_WDT_RESET_DISABLE
} am_hal_reset_configure_e;




typedef enum
{
    AM_HAL_RESET_CONTROL_SWPOR,
    AM_HAL_RESET_CONTROL_SWPOI,
    AM_HAL_RESET_CONTROL_STATUSCLEAR,
    AM_HAL_RESET_CONTROL_TPIU_RESET
} am_hal_reset_control_e;




typedef enum
{
    AM_HAL_RESET_STATUS_EXTERNAL = (0x1UL),
    AM_HAL_RESET_STATUS_POR = (0x2UL),
    AM_HAL_RESET_STATUS_BOD = (0x4UL),
    AM_HAL_RESET_STATUS_SWPOR = (0x8UL),
    AM_HAL_RESET_STATUS_SWPOI = (0x10UL),
    AM_HAL_RESET_STATUS_DEBUGGER = (0x20UL),
    AM_HAL_RESET_STATUS_WDT = (0x40UL),
    AM_HAL_RESET_STATUS_BOUNREG = (0x80UL),
    AM_HAL_RESET_STATUS_BOCORE = (0x100UL),
    AM_HAL_RESET_STATUS_BOMEM = (0x200UL),
    AM_HAL_RESET_STATUS_BOBLE = (0x400UL)
} am_hal_reset_status_e;




typedef struct
{
    am_hal_reset_status_e
            eStatus;
    
# 111 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_reset.h" 3 4
   _Bool 
# 111 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_reset.h"
           bEXTStat;
    
# 112 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_reset.h" 3 4
   _Bool 
# 112 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_reset.h"
           bPORStat;
    
# 113 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_reset.h" 3 4
   _Bool 
# 113 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_reset.h"
           bBODStat;
    
# 114 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_reset.h" 3 4
   _Bool 
# 114 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_reset.h"
           bSWPORStat;
    
# 115 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_reset.h" 3 4
   _Bool 
# 115 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_reset.h"
           bSWPOIStat;
    
# 116 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_reset.h" 3 4
   _Bool 
# 116 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_reset.h"
           bDBGRStat;
    
# 117 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_reset.h" 3 4
   _Bool 
# 117 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_reset.h"
           bWDTStat;
    
# 118 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_reset.h" 3 4
   _Bool 
# 118 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_reset.h"
           bBOUnregStat;
    
# 119 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_reset.h" 3 4
   _Bool 
# 119 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_reset.h"
           bBOCOREStat;
    
# 120 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_reset.h" 3 4
   _Bool 
# 120 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_reset.h"
           bBOMEMStat;
    
# 121 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_reset.h" 3 4
   _Bool 
# 121 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_reset.h"
           bBOBLEStat;
} am_hal_reset_status_t;




#define AM_HAL_RESET_INTERRUPT_BODH RSTGEN_INTEN_BODH_Msk


extern uint32_t gAmHalResetStatus;
# 147 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_reset.h"
extern uint32_t am_hal_reset_configure(am_hal_reset_configure_e eConfigure);
# 176 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_reset.h"
extern uint32_t am_hal_reset_control(am_hal_reset_control_e eControl,
                                     void *pArgs);
# 212 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_reset.h"
extern uint32_t am_hal_reset_status_get(am_hal_reset_status_t *psStatus);
# 223 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_reset.h"
extern uint32_t am_hal_reset_tpiu_reset(void);
# 238 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_reset.h"
extern uint32_t am_hal_reset_interrupt_enable(uint32_t ui32IntMask);
# 253 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_reset.h"
extern uint32_t am_hal_reset_interrupt_disable(uint32_t ui32IntMask);
# 270 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_reset.h"
extern uint32_t am_hal_reset_interrupt_clear(uint32_t ui32IntMask);
# 286 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_reset.h"
extern uint32_t am_hal_reset_interrupt_status_get(
# 286 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_reset.h" 3 4
                                                 _Bool 
# 286 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_reset.h"
                                                      bEnabledOnly,
                                                  uint32_t *pui32IntStatus);
# 146 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/am_mcu_apollo.h" 2
# 1 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_rtc.h" 1
# 52 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_rtc.h"
#define AM_HAL_RTC_H 
# 68 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_rtc.h"
#define AM_HAL_RTC_OSC_XT 0x0
# 82 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_rtc.h"
#define AM_HAL_RTC_INT_ALM RTC_INTEN_ALM_Msk
# 100 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_rtc.h"
#define AM_HAL_RTC_ALM_RPT_DIS 0x0
#define AM_HAL_RTC_ALM_RPT_YR 0x1
#define AM_HAL_RTC_ALM_RPT_MTH 0x2
#define AM_HAL_RTC_ALM_RPT_WK 0x3
#define AM_HAL_RTC_ALM_RPT_DAY 0x4
#define AM_HAL_RTC_ALM_RPT_HR 0x5
#define AM_HAL_RTC_ALM_RPT_MIN 0x6
#define AM_HAL_RTC_ALM_RPT_SEC 0x7
#define AM_HAL_RTC_ALM_RPT_10TH 0x8
#define AM_HAL_RTC_ALM_RPT_100TH 0x9
# 123 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_rtc.h"
#define AM_HAL_RTC_ALM100_DEFAULT 0x00
#define AM_HAL_RTC_ALM100_10TH 0xF0
#define AM_HAL_RTC_ALM100_100TH 0xFF
# 136 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_rtc.h"
typedef struct am_hal_rtc_time_struct
{
    uint32_t ui32ReadError;
    uint32_t ui32CenturyEnable;
    uint32_t ui32Weekday;
    uint32_t ui32Century;
    uint32_t ui32Year;
    uint32_t ui32Month;
    uint32_t ui32DayOfMonth;
    uint32_t ui32Hour;
    uint32_t ui32Minute;
    uint32_t ui32Second;
    uint32_t ui32Hundredths;
}am_hal_rtc_time_t;






extern void am_hal_rtc_osc_select(uint32_t ui32OSC);
extern void am_hal_rtc_osc_enable(void);
extern void am_hal_rtc_osc_disable(void);
extern void am_hal_rtc_time_12hour(
# 159 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_rtc.h" 3 4
                                  _Bool 
# 159 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_rtc.h"
                                       b12Hour);
extern void am_hal_rtc_time_set(am_hal_rtc_time_t *pTime);
extern uint32_t am_hal_rtc_time_get(am_hal_rtc_time_t *pTime);
extern void am_hal_rtc_alarm_interval_set(uint32_t ui32RepeatInterval);
extern void am_hal_rtc_alarm_set(am_hal_rtc_time_t *pTime,
                                 uint32_t ui32RepeatInterval);
extern void am_hal_rtc_alarm_get(am_hal_rtc_time_t *pTime);
extern void am_hal_rtc_int_enable(uint32_t ui32Interrupt);
extern uint32_t am_hal_rtc_int_enable_get(void);
extern void am_hal_rtc_int_disable(uint32_t ui32Interrupt);
extern void am_hal_rtc_int_clear(uint32_t ui32Interrupt);
extern void am_hal_rtc_int_set(uint32_t ui32Interrupt);
extern uint32_t am_hal_rtc_int_status_get(
# 171 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_rtc.h" 3 4
                                         _Bool 
# 171 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_rtc.h"
                                              bEnabledOnly);
# 147 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/am_mcu_apollo.h" 2
# 1 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_scard.h" 1
# 52 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_scard.h"
#define AM_HAL_SCARD_H 
# 64 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_scard.h"
#define SCARDn(n) ((SCARD_Type*)(SCARD_BASE + (n * (SCARD_BASE - SCARD_BASE))))






#define AM_HAL_SCARD_DIR_MSB 0x3F
#define AM_HAL_SCARD_DIR_LSB 0x3B






#define AM_HAL_SCARD_T0_BIT_TA1_MASK (1 << 4)
#define AM_HAL_SCARD_T0_BIT_TB1_MASK (1 << 5)
#define AM_HAL_SCARD_T0_BIT_TC1_MASK (1 << 6)
#define AM_HAL_SCARD_T0_BIT_TD1_MASK (1 << 7)

#define AM_HAL_SCARD_TA1_PRESENCE(T0) (((T0) & AM_HAL_SCARD_T0_BIT_TA1_MASK) == AM_HAL_SCARD_T0_BIT_TA1_MASK)
#define AM_HAL_SCARD_TB1_PRESENCE(T0) (((T0) & AM_HAL_SCARD_T0_BIT_TB1_MASK) == AM_HAL_SCARD_T0_BIT_TB1_MASK)
#define AM_HAL_SCARD_TC1_PRESENCE(T0) (((T0) & AM_HAL_SCARD_T0_BIT_TC1_MASK) == AM_HAL_SCARD_T0_BIT_TC1_MASK)
#define AM_HAL_SCARD_TD1_PRESENCE(T0) (((T0) & AM_HAL_SCARD_T0_BIT_TD1_MASK) == AM_HAL_SCARD_T0_BIT_TD1_MASK)

#define AM_HAL_SCARD_HISTORY_LEN(T0) ((T0)&0x0F)






#define AM_HAL_SCARD_PROTOCOL_T0 0
#define AM_HAL_SCARD_PROTOCOL_T1 1
#define AM_HAL_SCARD_PROTOCOL_T15 15

#define AM_HAL_SCARD_PROTOCOL_DEFAULT AM_HAL_SCARD_PROTOCOL_T0






#define AM_HAL_SCARD_CLA_PPS 0xFF

#define AM_HAL_SCARD_PPS1_PRESENCE(PPS0) (((PPS0) & (1 << 4)) == (1 << 4))
#define AM_HAL_SCARD_PPS2_PRESENCE(PPS0) (((PPS0) & (1 << 5)) == (1 << 5))
#define AM_HAL_SCARD_PPS3_PRESENCE(PPS0) (((PPS0) & (1 << 6)) == (1 << 6))






#define AM_HAL_SCARD_FI(TA1) (((TA1) >> 4) & 0x0F)
#define AM_HAL_SCARD_DI(TA1) (((TA1) >> 0) & 0x0F)

#define AM_HAL_SCARD_FI_DI_DEFAULT 0x11






#define AM_HAL_SCARD_TDi_BIT_TAiP1_MASK (1 << 4)
#define AM_HAL_SCARD_TDi_BIT_TBiP1_MASK (1 << 5)
#define AM_HAL_SCARD_TDi_BIT_TCiP1_MASK (1 << 6)
#define AM_HAL_SCARD_TDi_BIT_TDiP1_MASK (1 << 7)

#define AM_HAL_SCARD_TAiP1_PRESENCE(TDi) (((TDi) & AM_HAL_SCARD_TDi_BIT_TAiP1_MASK) == AM_HAL_SCARD_TDi_BIT_TAiP1_MASK)
#define AM_HAL_SCARD_TBiP1_PRESENCE(TDi) (((TDi) & AM_HAL_SCARD_TDi_BIT_TBiP1_MASK) == AM_HAL_SCARD_TDi_BIT_TBiP1_MASK)
#define AM_HAL_SCARD_TCiP1_PRESENCE(TDi) (((TDi) & AM_HAL_SCARD_TDi_BIT_TCiP1_MASK) == AM_HAL_SCARD_TDi_BIT_TCiP1_MASK)
#define AM_HAL_SCARD_TDiP1_PRESENCE(TDi) (((TDi) & AM_HAL_SCARD_TDi_BIT_TDiP1_MASK) == AM_HAL_SCARD_TDi_BIT_TDiP1_MASK)

#define AM_HAL_SCARD_PROTOCOL_TYPE(TDi) ((TDi) & 0x0F)

#define AM_HAL_SCARD_MAX_ATR_LENGTH 33
#define AM_HAL_SCARD_MAX_PPS_LENGTH 6
#define AM_HAL_SCARD_APDU_HEADER_LENGTH 5
#define AM_HAL_SCARD_SW_LENGTH 2






typedef struct
{
    uint8_t pps0;
    uint8_t pps1;
    uint8_t pps2;
    uint8_t pps3;
}am_hal_scard_pps_t;

typedef struct
{
    uint8_t cla;
    uint8_t ins;
    uint8_t p1;
    uint8_t p2;
    uint8_t p3;
}am_hal_scard_header_t;

typedef struct
{
    am_hal_scard_header_t header;
    uint8_t data[256];
}am_hal_scard_tpdu_t;

typedef union
{
    struct
    {
        uint8_t s0;
        uint8_t s1;
    }element;

    uint16_t entirety;
}am_hal_scard_sw_t;

typedef enum
{
    AM_HAL_SCARD_CONV_AUTO,
    AM_HAL_SCARD_CONV_LSB_0X3B,
    AM_HAL_SCARD_CONV_MSB_0X3F
}am_hal_scard_cardformat_e;

typedef enum
{
    AM_HAL_SCARD_EVEN,
    AM_HAL_SCARD_ODD
}am_hal_scard_parity_e;

typedef enum
{
    AM_HAL_SCARD_APDU_CLA,
    AM_HAL_SCARD_APDU_INS,
    AM_HAL_SCARD_APDU_P1,
    AM_HAL_SCARD_APDU_P2,
    AM_HAL_SCARD_APDU_LC
}am_hal_scard_apdu_header_e;






#define SCARD_RST_LOW_TIME 42000

#define AM_HAL_SCARD_PARITY_ENABLE 0x10






typedef struct
{



    uint32_t ui32Fidi;
    uint32_t ui32Protocol;
    uint32_t ui32Direction;
    uint32_t ui32Parity;
    uint32_t ui32GuardTime;
    uint32_t ui32ClkLevel;




    uint32_t ui32TxTimeout;
    uint32_t ui32RxTimeout;




    uint8_t *pui8TxBuffer;
    uint32_t ui32TxBufferSize;
    uint8_t *pui8RxBuffer;
    uint32_t ui32RxBufferSize;
}
am_hal_scard_config_t;

typedef enum
{
    AM_HAL_SCARD_REQ_ACTIVATE = 0,
    AM_HAL_SCARD_REQ_DEACTIVATE,
    AM_HAL_SCARD_REQ_BAUDRATE,
    AM_HAL_SCARD_REQ_CARD_FORMAT,
    AM_HAL_SCARD_REQ_PARITY,
    AM_HAL_SCARD_REQ_PROTOCOL,
    AM_HAL_SCARD_REQ_GUARDTIME,
    AM_HAL_SCARD_REQ_CLK_START,
    AM_HAL_SCARD_REQ_CLK_STOP,
    AM_HAL_SCARD_REQ_MAX
}am_hal_scard_request_e;
# 270 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_scard.h"
typedef struct
{



    uint32_t ui32Direction;


    uint8_t *pui8Data;


    uint32_t ui32NumBytes;
# 292 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_scard.h"
    uint32_t ui32TimeoutMs;


    uint32_t *pui32BytesTransferred;
}
am_hal_scard_transfer_t;






#define AM_HAL_SCARD_WRITE 1
#define AM_HAL_SCARD_READ 0
#define AM_HAL_SCARD_WAIT_MAX_TIME 0xFFFF
#define AM_HAL_SCARD_WAIT_FOREVER 0xFFFFFFFF
#define AM_HAL_SCARD_CLK_FREQ 3000000






#define AM_HAL_SCARD_INT_FHFEN SCARD_IER_FHFEN_Msk
#define AM_HAL_SCARD_INT_FT2RENDEN SCARD_IER_FT2RENDEN_Msk
#define AM_HAL_SCARD_INT_PEEN SCARD_IER_PEEN_Msk
#define AM_HAL_SCARD_INT_OVREN SCARD_IER_OVREN_Msk
#define AM_HAL_SCARD_INT_FEREN SCARD_IER_FEREN_Msk
#define AM_HAL_SCARD_INT_TBERBFEN SCARD_IER_TBERBFEN_Msk
#define AM_HAL_SCARD_INT_FNEEN SCARD_IER_FNEEN_Msk
#define AM_HAL_SCARD_INT_SYNCENDEN SCARD_IER1_SYNCENDEN_Msk
#define AM_HAL_SCARD_INT_PRLEN SCARD_IER1_PRLEN_Msk
#define AM_HAL_SCARD_INT_ECNTOVEREN SCARD_IER1_ECNTOVEREN_Msk
#define AM_HAL_SCARD_INT_ALL 0xFFFFFFFF







#define AM_HAL_SCARD_SR_TX_EMPTY (_VAL2FLD(SCARD_SR_TBERBF, 1))
#define AM_HAL_SCARD_SR_RX_FULL (_VAL2FLD(SCARD_SR_TBERBF, 1))
#define AM_HAL_SCARD_SR_RX_HALF_FULL (_VAL2FLD(SCARD_SR_FHF, 1))
#define AM_HAL_SCARD_SR_RX_NOT_EMPTY (_VAL2FLD(SCARD_SR_FNE, 1))
#define AM_HAL_SCARD_SR_FT2REND (_VAL2FLD(SCARD_SR_FT2REND, 1))
#define AM_HAL_SCARD_SR_IDLE (_VAL2FLD(SCARD_SR1_IDLE, 1))






#define AM_HAL_SCARD_FIFO_MAX 8
# 361 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_scard.h"
extern uint32_t am_hal_scard_initialize(uint32_t ui32Module, void **ppHandle);
# 376 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_scard.h"
extern uint32_t am_hal_scard_deinitialize(void *pHandle);
# 393 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_scard.h"
extern uint32_t am_hal_scard_power_control(void *pHandle,
                                          am_hal_sysctrl_power_state_e ePowerState,
                                          
# 395 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_scard.h" 3 4
                                         _Bool 
# 395 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_scard.h"
                                              bRetainState);
# 410 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_scard.h"
extern uint32_t am_hal_scard_configure(void *pHandle,
                                             am_hal_scard_config_t *psConfig);
# 428 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_scard.h"
extern uint32_t am_hal_scard_transfer(void *pHandle,
                                     const am_hal_scard_transfer_t *pTransfer);
# 452 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_scard.h"
extern uint32_t am_hal_scard_tx_flush(void *pHandle);
# 485 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_scard.h"
extern uint32_t am_hal_scard_interrupt_service(void *pHandle,
                                              uint32_t ui32Status,
                                              uint32_t *pui32ScardTxIdle);
# 524 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_scard.h"
extern uint32_t am_hal_scard_interrupt_enable(void *pHandle, uint32_t ui32Index,
                                             uint32_t ui32IntMask);
# 562 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_scard.h"
extern uint32_t am_hal_scard_interrupt_disable(void *pHandle, uint32_t ui32Index,
                                              uint32_t ui32IntMask);
# 595 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_scard.h"
extern uint32_t am_hal_scard_interrupt_clear(void *pHandle, uint32_t ui32Index,
                                            uint32_t ui32IntMask);
# 635 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_scard.h"
extern uint32_t am_hal_scard_interrupt_status_get(void *pHandle, uint32_t ui32Index,
                                                 uint32_t *pui32Status);

extern uint32_t am_hal_scard_control(void *pHandle, am_hal_scard_request_e eReq, void *pArgs);

typedef enum
{
    AM_HAL_SCARD_STATUS_BUS_ERROR = AM_HAL_STATUS_MODULE_SPECIFIC_START,
    AM_HAL_SCARD_STATUS_RX_QUEUE_FULL,
    AM_HAL_SCARD_STATUS_PROTOCAL_NOT_SUPPORT,
}
am_hal_scard_errors_t;
# 148 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/am_mcu_apollo.h" 2
# 1 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_secure_ota.h" 1
# 53 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_secure_ota.h"
#define AM_HAL_SECURE_OTA_H 


#define AM_IMAGE_MAGIC_SBL 0xA3
#define AM_IMAGE_MAGIC_AM3P 0x3A
#define AM_IMAGE_MAGIC_PATCH 0xAF
#define AM_IMAGE_MAGIC_MAIN 0xC0
#define AM_IMAGE_MAGIC_CHILD 0xCC
#define AM_IMAGE_MAGIC_NONSECURE 0xCB
#define AM_IMAGE_MAGIC_INFO0 0xCF


typedef struct
{
    union
    {
        uint32_t ui32;
        struct
        {
            uint32_t blobSize : 20;
            uint32_t resvd : 3;
            uint32_t encrypted : 1;
            uint32_t magicNum : 8;
        } s;
    } w0;
    uint32_t crc;
    union
    {
        uint32_t ui32;
        struct
        {
            uint32_t authAlgo : 4;
            uint32_t authKeyIdx : 4;
            uint32_t encAlgo : 4;
            uint32_t keyIdx : 4;
            uint32_t resvd3 : 8;
            uint32_t crcBoot : 1;
            uint32_t authBoot : 1;
            uint32_t resvd2 : 2;
            uint32_t crcInstall : 1;
            uint32_t authInstall : 1;
            uint32_t resvd1 : 2;
        } s;
    } w2;
    uint32_t w3;
    uint32_t signature[8];
    uint32_t iv[4];
    uint32_t kek[4];
    uint32_t signatureClear[8];
    union
    {
        uint32_t ui32;
        struct
        {
            uint32_t offsetWords : 16;
            uint32_t sizeWords : 16;
        } info0;
        struct
        {
            uint32_t encap : 1;
            uint32_t resvd : 1;
            uint32_t loadAddrMsb : 30;
        } s1;
        struct
        {
            uint32_t writeProtect : 1;
            uint32_t copyProtect : 1;
            uint32_t loadAddrMsb : 30;
        } s;
    } addrWord;
    union
    {
        uint32_t ui32;
        uint32_t resv;
        uint32_t key;
        struct
        {
            uint32_t version : 15;
            uint32_t erasePrev : 1;
            uint32_t resv : 16;
        } s;
    } versionKeyWord;
} am_image_hdr_common_t;


#define AM_IMAGE_BITMASK_ENCRYPTED 0x00800000

#define AM_IMAGE_LOAD_ADDR_MSB_BITS 30

#define AM_IMAGE_GET_LOADADDR(common) (((am_image_hdr_common_t *)(common))->addrWord.s.loadAddrMsb << (32 - AM_IMAGE_LOAD_ADDR_MSB_BITS))

#define AM_IMAGE_NUM_TRAILING_WORDS_TO_256 ((256 - sizeof(am_image_hdr_common_t))/4)
#define AM_IMAGE_MAX_CHILD_IMAGE AM_IMAGE_NUM_TRAILING_WORDS_TO_256

typedef struct
{
    am_image_hdr_common_t common;
    uint32_t childPtr[((256 - sizeof(am_image_hdr_common_t))/4)];
} am_main_image_hdr_t;

typedef struct
{
    am_image_hdr_common_t common;
    uint32_t featureKey;
    uint32_t resvd[1];
} am_thirdparty_image_hdr_t;

typedef struct
{
    am_image_hdr_common_t common;
    uint32_t resvd[((256 - sizeof(am_image_hdr_common_t))/4)];
} am_sbl_image_hdr_t;


#define AM_IMAGE_MAGIC_CUST(x) ((((x) & 0xF0) == 0xC0) && ((x) != 0xC0) && ((x) != 0xCC) && ((x) != 0xCB) && ((x) != 0xCF))




#define AM_HAL_SECURE_OTA_MAX_OTA 8
# 186 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_secure_ota.h"
#define AM_HAL_SECURE_OTA_OTA_VALID_MASK 0x3
#define AM_HAL_SECURE_OTA_OTA_GET_BLOB_PTR(ptr) ((uint32_t)(ptr) & ~AM_HAL_SECURE_OTA_OTA_VALID_MASK)
#define AM_HAL_SECURE_OTA_OTA_IS_VALID(ptr) (((uint32_t)(ptr) & AM_HAL_SECURE_OTA_OTA_VALID_MASK) == AM_HAL_SECURE_OTA_OTA_VALID_MASK)
#define AM_HAL_SECURE_OTA_OTA_LIST_END_MARKER 0xFFFFFFFF


#define AM_HAL_SECURE_OTA_OTA_DONE_FAILURE_CLRMASK 0x1
#define AM_HAL_SECURE_OTA_OTA_DONE_SUCCESS_CLRMASK 0x3



typedef enum
{
    AM_HAL_OTA_STATUS_SUCCESS = 0x0,
    AM_HAL_OTA_STATUS_ERROR = 0x1,
    AM_HAL_OTA_STATUS_FAILURE = 0x2,
    AM_HAL_OTA_STATUS_PENDING = 0x3,
} am_hal_ota_status_e;


typedef struct
{
    uint32_t *pImage;
    am_hal_ota_status_e status;
} am_hal_ota_status_t;




uint32_t am_hal_ota_init(uint32_t ui32ProgamKey, uint32_t *pOtaDesc);




uint32_t am_hal_ota_add(uint32_t ui32ProgamKey, uint8_t imageMagic, uint32_t *pImage);




uint32_t am_hal_get_ota_status(uint32_t *pOtaDesc, uint32_t maxOta, am_hal_ota_status_t *pStatus);
# 149 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/am_mcu_apollo.h" 2
# 1 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_stimer.h" 1
# 52 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_stimer.h"
#define AM_HAL_STIMER_H 
# 64 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_stimer.h"
#define AM_REG_STIMER_COMPARE(n,r) (CTIMERADDRn(CTIMER, n, SCMPR0) + (r * (offsetof(CTIMER_Type, SCMPR1) - offsetof(CTIMER_Type, SCMPR0))))



#define AM_REG_STIMER_CAPTURE(n,r) (CTIMERADDRn(CTIMER, n, SCAPT0) + (r * (offsetof(CTIMER_Type, SCAPT1) - offsetof(CTIMER_Type, SCAPT0))))



#define AM_REG_STIMER_NVRAM(n,r) (CTIMERADDRn(CTIMER, n, SNVR0) + (r * (offsetof(CTIMER_Type, SNVR1) - offsetof(CTIMER_Type, SNVR0))))
# 85 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_stimer.h"
#define AM_HAL_STIMER_INT_COMPAREA CTIMER_STMINTSTAT_COMPAREA_Msk
#define AM_HAL_STIMER_INT_COMPAREB CTIMER_STMINTSTAT_COMPAREB_Msk
#define AM_HAL_STIMER_INT_COMPAREC CTIMER_STMINTSTAT_COMPAREC_Msk
#define AM_HAL_STIMER_INT_COMPARED CTIMER_STMINTSTAT_COMPARED_Msk
#define AM_HAL_STIMER_INT_COMPAREE CTIMER_STMINTSTAT_COMPAREE_Msk
#define AM_HAL_STIMER_INT_COMPAREF CTIMER_STMINTSTAT_COMPAREF_Msk
#define AM_HAL_STIMER_INT_COMPAREG CTIMER_STMINTSTAT_COMPAREG_Msk
#define AM_HAL_STIMER_INT_COMPAREH CTIMER_STMINTSTAT_COMPAREH_Msk

#define AM_HAL_STIMER_INT_OVERFLOW CTIMER_STMINTSTAT_OVERFLOW_Msk

#define AM_HAL_STIMER_INT_CAPTUREA CTIMER_STMINTSTAT_CAPTUREA_Msk
#define AM_HAL_STIMER_INT_CAPTUREB CTIMER_STMINTSTAT_CAPTUREB_Msk
#define AM_HAL_STIMER_INT_CAPTUREC CTIMER_STMINTSTAT_CAPTUREC_Msk
#define AM_HAL_STIMER_INT_CAPTURED CTIMER_STMINTSTAT_CAPTURED_Msk
# 112 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_stimer.h"
#define AM_HAL_STIMER_CFG_THAW _VAL2FLD(CTIMER_STCFG_FREEZE, CTIMER_STCFG_FREEZE_THAW)
#define AM_HAL_STIMER_CFG_FREEZE _VAL2FLD(CTIMER_STCFG_FREEZE, CTIMER_STCFG_FREEZE_FREEZE)
#define AM_HAL_STIMER_CFG_RUN _VAL2FLD(CTIMER_STCFG_CLEAR, CTIMER_STCFG_CLEAR_RUN)
#define AM_HAL_STIMER_CFG_CLEAR _VAL2FLD(CTIMER_STCFG_CLEAR, CTIMER_STCFG_CLEAR_CLEAR)
#define AM_HAL_STIMER_CFG_COMPARE_A_ENABLE _VAL2FLD(CTIMER_STCFG_COMPARE_A_EN, CTIMER_STCFG_COMPARE_A_EN_ENABLE)
#define AM_HAL_STIMER_CFG_COMPARE_B_ENABLE _VAL2FLD(CTIMER_STCFG_COMPARE_B_EN, CTIMER_STCFG_COMPARE_B_EN_ENABLE)
#define AM_HAL_STIMER_CFG_COMPARE_C_ENABLE _VAL2FLD(CTIMER_STCFG_COMPARE_C_EN, CTIMER_STCFG_COMPARE_C_EN_ENABLE)
#define AM_HAL_STIMER_CFG_COMPARE_D_ENABLE _VAL2FLD(CTIMER_STCFG_COMPARE_D_EN, CTIMER_STCFG_COMPARE_D_EN_ENABLE)
#define AM_HAL_STIMER_CFG_COMPARE_E_ENABLE _VAL2FLD(CTIMER_STCFG_COMPARE_E_EN, CTIMER_STCFG_COMPARE_E_EN_ENABLE)
#define AM_HAL_STIMER_CFG_COMPARE_F_ENABLE _VAL2FLD(CTIMER_STCFG_COMPARE_F_EN, CTIMER_STCFG_COMPARE_F_EN_ENABLE)
#define AM_HAL_STIMER_CFG_COMPARE_G_ENABLE _VAL2FLD(CTIMER_STCFG_COMPARE_G_EN, CTIMER_STCFG_COMPARE_G_EN_ENABLE)
#define AM_HAL_STIMER_CFG_COMPARE_H_ENABLE _VAL2FLD(CTIMER_STCFG_COMPARE_H_EN, CTIMER_STCFG_COMPARE_H_EN_ENABLE)
# 136 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_stimer.h"
#define AM_HAL_STIMER_NO_CLK _VAL2FLD(CTIMER_STCFG_CLKSEL, CTIMER_STCFG_CLKSEL_NOCLK)
#define AM_HAL_STIMER_HFRC_3MHZ _VAL2FLD(CTIMER_STCFG_CLKSEL, CTIMER_STCFG_CLKSEL_HFRC_DIV16)
#define AM_HAL_STIMER_HFRC_187_5KHZ _VAL2FLD(CTIMER_STCFG_CLKSEL, CTIMER_STCFG_CLKSEL_HFRC_DIV256)
#define AM_HAL_STIMER_XTAL_32KHZ _VAL2FLD(CTIMER_STCFG_CLKSEL, CTIMER_STCFG_CLKSEL_XTAL_DIV1)
#define AM_HAL_STIMER_XTAL_16KHZ _VAL2FLD(CTIMER_STCFG_CLKSEL, CTIMER_STCFG_CLKSEL_XTAL_DIV2)
#define AM_HAL_STIMER_XTAL_1KHZ _VAL2FLD(CTIMER_STCFG_CLKSEL, CTIMER_STCFG_CLKSEL_XTAL_DIV32)
#define AM_HAL_STIMER_LFRC_1KHZ _VAL2FLD(CTIMER_STCFG_CLKSEL, CTIMER_STCFG_CLKSEL_LFRC_DIV1)
#define AM_HAL_STIMER_HFRC_CTIMER0A _VAL2FLD(CTIMER_STCFG_CLKSEL, CTIMER_STCFG_CLKSEL_CTIMER0A)
#define AM_HAL_STIMER_HFRC_CTIMER0B _VAL2FLD(CTIMER_STCFG_CLKSEL, CTIMER_STCFG_CLKSEL_CTIMER0B)
# 159 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_stimer.h"
#define AM_HAL_STIMER_CAPTURE0_ENABLE _VAL2FLD(CTIMER_CAPTURECONTROL_CAPTURE0, CTIMER_CAPTURECONTROL_CAPTURE0_ENABLE)
#define AM_HAL_STIMER_CAPTURE1_ENABLE _VAL2FLD(CTIMER_CAPTURECONTROL_CAPTURE1, CTIMER_CAPTURECONTROL_CAPTURE1_ENABLE)
#define AM_HAL_STIMER_CAPTURE2_ENABLE _VAL2FLD(CTIMER_CAPTURECONTROL_CAPTURE2, CTIMER_CAPTURECONTROL_CAPTURE2_ENABLE)
#define AM_HAL_STIMER_CAPTURE3_ENABLE _VAL2FLD(CTIMER_CAPTURECONTROL_CAPTURE3, CTIMER_CAPTURECONTROL_CAPTURE3_ENABLE)
# 171 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_stimer.h"
typedef struct
{



    uint32_t ui32STimerConfig;
}
am_hal_stimer_config_t;






extern uint32_t am_hal_stimer_config(uint32_t ui32STimerConfig);
extern uint32_t am_hal_stimer_counter_get(void);
extern void am_hal_stimer_counter_clear(void);
extern void am_hal_stimer_compare_delta_set(uint32_t ui32CmprInstance,
                                                uint32_t ui32Delta);
extern uint32_t am_hal_stimer_compare_get(uint32_t ui32CmprInstance);
extern void am_hal_stimer_capture_start(uint32_t ui32CaptureNum,
                                            uint32_t ui32GPIONumber,
                                            
# 193 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_stimer.h" 3 4
                                           _Bool 
# 193 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_stimer.h"
                                                bPolarity);
extern void am_hal_stimer_capture_stop(uint32_t ui32CaptureNum);
extern uint32_t am_hal_stimer_capture_get(uint32_t ui32CaptureNum);
extern void am_hal_stimer_nvram_set(uint32_t ui32NvramNum, uint32_t ui32NvramVal);
extern uint32_t am_hal_stimer_nvram_get(uint32_t ui32NvramNum);
extern void am_hal_stimer_int_enable(uint32_t ui32Interrupt);
extern uint32_t am_hal_stimer_int_enable_get(void);
extern void am_hal_stimer_int_disable(uint32_t ui32Interrupt);
extern void am_hal_stimer_int_set(uint32_t ui32Interrupt);
extern void am_hal_stimer_int_clear(uint32_t ui32Interrupt);
extern uint32_t am_hal_stimer_int_status_get(
# 203 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_stimer.h" 3 4
                                            _Bool 
# 203 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_stimer.h"
                                                 bEnabledOnly);
# 150 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/am_mcu_apollo.h" 2
# 1 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_security.h" 1
# 53 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_security.h"
#define AM_HAL_SECURITY_H 
# 68 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_security.h"
#define AM_HAL_SBL_ADDRESS 0x00000000



typedef struct
{
    
# 74 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_security.h" 3 4
   _Bool 
# 74 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_security.h"
            bInfo0Valid;
    uint32_t info0Version;
    uint32_t sblVersion;
    uint32_t sblVersionAddInfo;
} am_hal_security_info_t;


typedef enum
{
    AM_HAL_SECURITY_LOCKTYPE_CUSTOMER = 0x1,
    AM_HAL_SECURITY_LOCKTYPE_RECOVERY = 0x9D,
} am_hal_security_locktype_t;

typedef union
{
    uint32_t keyword[4];
    struct
    {
        uint32_t key0;
        uint32_t key1;
        uint32_t key2;
        uint32_t key3;
    } keys;
} am_hal_security_128bkey_t;
# 115 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_security.h"
uint32_t am_hal_security_get_info(am_hal_security_info_t *pSecInfo);
# 129 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_security.h"
uint32_t am_hal_security_set_key(am_hal_security_locktype_t lockType, am_hal_security_128bkey_t *pKey);
# 144 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_security.h"
uint32_t am_hal_security_get_lock_status(am_hal_security_locktype_t lockType, 
# 144 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_security.h" 3 4
                                                                             _Bool 
# 144 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_security.h"
                                                                                  *pbUnlockStatus);
# 155 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_security.h"
uint32_t am_hal_crc32_init(void);
# 170 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_security.h"
uint32_t am_hal_crc32_accum(uint32_t startAddr, uint32_t sizeBytes, uint32_t *pCrc);
# 185 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_security.h"
uint32_t am_hal_crc32(uint32_t startAddr, uint32_t sizeBytes, uint32_t *pCrc);
# 204 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_security.h"
uint32_t am_hal_bootloader_exit(uint32_t *pImage);
# 151 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/am_mcu_apollo.h" 2
# 1 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_systick.h" 1
# 52 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_systick.h"
#define AM_HAL_SYSTICK_H 
# 64 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_systick.h"
extern void am_hal_systick_start(void);
extern void am_hal_systick_stop(void);
extern void am_hal_systick_int_enable(void);
extern void am_hal_systick_int_disable(void);
extern uint32_t am_hal_systick_int_status_get(void);
extern void am_hal_systick_reset(void);
extern void am_hal_systick_load(uint32_t ui32LoadVal);
extern uint32_t am_hal_systick_count(void);
extern uint32_t am_hal_systick_wait_ticks(uint32_t ui32Ticks);
extern uint32_t am_hal_systick_delay_us(uint32_t ui32NumUs);
# 152 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/am_mcu_apollo.h" 2
# 1 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_tpiu.h" 1
# 52 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_tpiu.h"
#define AM_HAL_TPIU_H 
# 66 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_tpiu.h"
#define AM_HAL_TPIU_BAUD_57600 (115200 / 2)
#define AM_HAL_TPIU_BAUD_115200 (115200 * 1)
#define AM_HAL_TPIU_BAUD_230400 (115200 * 2)
#define AM_HAL_TPIU_BAUD_460800 (115200 * 4)
#define AM_HAL_TPIU_BAUD_250000 (1000000 / 4)
#define AM_HAL_TPIU_BAUD_500000 (1000000 / 2)
#define AM_HAL_TPIU_BAUD_1M (1000000 * 1)
#define AM_HAL_TPIU_BAUD_2M (1000000 * 2)
#define AM_HAL_TPIU_BAUD_DEFAULT (AM_HAL_TPIU_BAUD_1M)






#define AM_HAL_TPIU_SSPSR 0xE0040000
#define AM_HAL_TPIU_CSPSR 0xE0040004
#define AM_HAL_TPIU_ACPR 0xE0040010
#define AM_HAL_TPIU_SPPR 0xE00400F0
#define AM_HAL_TPIU_TYPE 0xE0040FC8






#define AM_HAL_TPIU_ACPR_SWOSCALER_M 0x0000FFFF






#define AM_HAL_TPIU_SPPR_PARALLEL 0x00000000
#define AM_HAL_TPIU_SPPR_MANCHESTER 0x00000001
#define AM_HAL_TPIU_SPPR_NRZ 0x00000002






#define AM_HAL_TPIU_TYPE_NRZVALID 0x00000800
#define AM_HAL_TPIU_TYPE_MANCVALID 0x00000400
#define AM_HAL_TPIU_TYPE_PTINVALID 0x00000200
#define AM_HAL_TPIU_TYPE_FIFOSZ_M 0x000001C0






#define AM_HAL_TPIU_TRACECLKIN_6MHZ AM_REG_MCUCTRL_TPIUCTRL_CLKSEL(0)
#define AM_HAL_TPIU_TRACECLKIN_3MHZ AM_REG_MCUCTRL_TPIUCTRL_CLKSEL(1)
#define AM_HAL_TPIU_TRACECLKIN_1_5MHZ AM_REG_MCUCTRL_TPIUCTRL_CLKSEL(2)
#define AM_HAL_TPIU_TRACECLKIN_750KHZ AM_REG_MCUCTRL_TPIUCTRL_CLKSEL(3)






typedef struct
{





    uint32_t ui32SetItmBaud;
# 147 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_tpiu.h"
    uint32_t ui32TraceClkIn;
# 158 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_tpiu.h"
    uint32_t ui32PinProtocol;




    uint32_t ui32ParallelPortSize;




    uint32_t ui32ClockPrescaler;
}
am_hal_tpiu_config_t;






extern void am_hal_tpiu_clock_enable(void);
extern void am_hal_tpiu_clock_disable(void);
extern void am_hal_tpiu_port_width_set(uint32_t ui32PortWidth);
extern uint32_t am_hal_tpiu_supported_port_width_get(void);
extern uint32_t am_hal_tpiu_port_width_get(void);
extern void am_hal_tpiu_configure(am_hal_tpiu_config_t *psConfig);
extern void am_hal_tpiu_enable(am_hal_tpiu_config_t *psConfig);
extern void am_hal_tpiu_disable(void);
# 153 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/am_mcu_apollo.h" 2
# 1 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_uart.h" 1
# 52 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_uart.h"
#define AM_HAL_UART_H 
# 63 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_uart.h"
#define UARTn(n) ((UART0_Type*)(UART0_BASE + (n * (UART1_BASE - UART0_BASE))))







typedef enum
{
    AM_HAL_UART_CONTROL_CLKSEL,
} am_hal_uart_control_e;







typedef enum
{
    eUART_CLK_SPEED_DEFAULT = 0,
    eUART_CLK_SPEED_NOCLK = UART0_CR_CLKSEL_NOCLK + 1,
    eUART_CLK_SPEED_24MHZ = UART0_CR_CLKSEL_24MHZ + 1,
    eUART_CLK_SPEED_12MHZ = UART0_CR_CLKSEL_12MHZ + 1,
    eUART_CLK_SPEED_6MHZ = UART0_CR_CLKSEL_6MHZ + 1,
    eUART_CLK_SPEED_3MHZ = UART0_CR_CLKSEL_3MHZ + 1,
    eUART_CLK_SPEED_INVALID,

} am_hal_uart_clock_speed_e;






typedef struct
{
    
# 101 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_uart.h" 3 4
   _Bool 
# 101 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_uart.h"
        bValid;
    uint32_t regILPR;
    uint32_t regIBRD;
    uint32_t regFBRD;
    uint32_t regLCRH;
    uint32_t regCR;
    uint32_t regIFLS;
    uint32_t regIER;
}
am_hal_uart_register_state_t;






typedef struct
{
    am_hal_handle_prefix_t prefix;
    am_hal_uart_register_state_t sRegState;

    uint32_t ui32Module;

    
# 124 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_uart.h" 3 4
   _Bool 
# 124 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_uart.h"
        bEnableTxQueue;
    am_hal_queue_t sTxQueue;

    
# 127 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_uart.h" 3 4
   _Bool 
# 127 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_uart.h"
        bEnableRxQueue;
    am_hal_queue_t sRxQueue;

    uint32_t ui32BaudRate;

    am_hal_uart_clock_speed_e eUartClockSpeed ;
}
am_hal_uart_state_t;






typedef struct
{



    uint32_t ui32BaudRate;
    uint32_t ui32DataBits;
    uint32_t ui32Parity;
    uint32_t ui32StopBits;
    uint32_t ui32FlowControl;




    uint32_t ui32FifoLevels;




    uint8_t *pui8TxBuffer;
    uint32_t ui32TxBufferSize;
    uint8_t *pui8RxBuffer;
    uint32_t ui32RxBufferSize;

}
am_hal_uart_config_t;
# 176 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_uart.h"
typedef struct
{



    uint32_t ui32Direction;


    uint8_t *pui8Data;


    uint32_t ui32NumBytes;
# 198 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_uart.h"
    uint32_t ui32TimeoutMs;


    uint32_t *pui32BytesTransferred;
}
am_hal_uart_transfer_t;







#define AM_HAL_UART_MAXIMUM_BAUDRATE_A1 921600
#define AM_HAL_UART_MAXIMUM_BAUDRATE_B0 1500000






#define AM_HAL_UART_WRITE 0
#define AM_HAL_UART_READ 1
#define AM_HAL_UART_WAIT_FOREVER 0xFFFFFFFF
# 230 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_uart.h"
#define AM_HAL_UART_DATA_BITS_8 (_VAL2FLD(UART0_LCRH_WLEN, 3))
#define AM_HAL_UART_DATA_BITS_7 (_VAL2FLD(UART0_LCRH_WLEN, 2))
#define AM_HAL_UART_DATA_BITS_6 (_VAL2FLD(UART0_LCRH_WLEN, 1))
#define AM_HAL_UART_DATA_BITS_5 (_VAL2FLD(UART0_LCRH_WLEN, 0))


#define AM_HAL_UART_PARITY_NONE 0
#define AM_HAL_UART_PARITY_ODD UART0_LCRH_PEN_Msk
#define AM_HAL_UART_PARITY_EVEN (UART0_LCRH_PEN_Msk | UART0_LCRH_EPS_Msk)


#define AM_HAL_UART_ONE_STOP_BIT (_VAL2FLD(UART0_LCRH_STP2, 0))
#define AM_HAL_UART_TWO_STOP_BITS (_VAL2FLD(UART0_LCRH_STP2, 1))


#define AM_HAL_UART_FLOW_CTRL_NONE 0
#define AM_HAL_UART_FLOW_CTRL_CTS_ONLY UART0_CR_CTSEN_Msk
#define AM_HAL_UART_FLOW_CTRL_RTS_ONLY UART0_CR_RTSEN_Msk
#define AM_HAL_UART_FLOW_CTRL_RTS_CTS (UART0_CR_CTSEN_Msk | UART0_CR_RTSEN_Msk)


#define AM_HAL_UART_FIFO_ENABLE (_VAL2FLD(UART0_LCRH_FEN, 1))
#define AM_HAL_UART_FIFO_DISABLE (_VAL2FLD(UART0_LCRH_FEN, 0))


#define AM_HAL_UART_TX_FIFO_1_8 (_VAL2FLD(UART0_IFLS_TXIFLSEL, 0))
#define AM_HAL_UART_TX_FIFO_1_4 (_VAL2FLD(UART0_IFLS_TXIFLSEL, 1))
#define AM_HAL_UART_TX_FIFO_1_2 (_VAL2FLD(UART0_IFLS_TXIFLSEL, 2))
#define AM_HAL_UART_TX_FIFO_3_4 (_VAL2FLD(UART0_IFLS_TXIFLSEL, 3))
#define AM_HAL_UART_TX_FIFO_7_8 (_VAL2FLD(UART0_IFLS_TXIFLSEL, 4))


#define AM_HAL_UART_RX_FIFO_1_8 (_VAL2FLD(UART0_IFLS_RXIFLSEL, 0))
#define AM_HAL_UART_RX_FIFO_1_4 (_VAL2FLD(UART0_IFLS_RXIFLSEL, 1))
#define AM_HAL_UART_RX_FIFO_1_2 (_VAL2FLD(UART0_IFLS_RXIFLSEL, 2))
#define AM_HAL_UART_RX_FIFO_3_4 (_VAL2FLD(UART0_IFLS_RXIFLSEL, 3))
#define AM_HAL_UART_RX_FIFO_7_8 (_VAL2FLD(UART0_IFLS_RXIFLSEL, 4))






#define AM_HAL_UART_INT_OVER_RUN UART0_IER_OEIM_Msk
#define AM_HAL_UART_INT_BREAK_ERR UART0_IER_BEIM_Msk
#define AM_HAL_UART_INT_PARITY_ERR UART0_IER_PEIM_Msk
#define AM_HAL_UART_INT_FRAME_ERR UART0_IER_FEIM_Msk
#define AM_HAL_UART_INT_RX_TMOUT UART0_IER_RTIM_Msk
#define AM_HAL_UART_INT_TX UART0_IER_TXIM_Msk
#define AM_HAL_UART_INT_RX UART0_IER_RXIM_Msk
#define AM_HAL_UART_INT_DSRM UART0_IER_DSRMIM_Msk
#define AM_HAL_UART_INT_DCDM UART0_IER_DCDMIM_Msk
#define AM_HAL_UART_INT_CTSM UART0_IER_CTSMIM_Msk
#define AM_HAL_UART_INT_TXCMP UART0_IER_TXCMPMIM_Msk
# 295 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_uart.h"
#define AM_HAL_UART_FR_TX_EMPTY (_VAL2FLD(UART0_FR_TXFE, UART0_FR_TXFE_XMTFIFO_EMPTY))
#define AM_HAL_UART_FR_RX_FULL (_VAL2FLD(UART0_FR_RXFF, UART0_FR_RXFF_RCVFIFO_FULL))
#define AM_HAL_UART_FR_TX_FULL (_VAL2FLD(UART0_FR_TXFF, UART0_FR_TXFF_XMTFIFO_FULL))
#define AM_HAL_UART_FR_RX_EMPTY (_VAL2FLD(UART0_FR_RXFE, UART0_FR_RXFE_RCVFIFO_EMPTY))
#define AM_HAL_UART_FR_BUSY (_VAL2FLD(UART0_FR_BUSY, UART0_FR_BUSY_BUSY))
#define AM_HAL_UART_FR_DCD_DETECTED (_VAL2FLD(UART0_FR_DCD, UART0_FR_DCD_DETECTED))
#define AM_HAL_UART_FR_DSR_READY (_VAL2FLD(UART0_FR_DSR, UART0_FR_DSR_READY))
#define AM_HAL_UART_FR_CTS UART0_FR_CTS_Msk
# 311 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_uart.h"
#define AM_HAL_UART_FIFO_MAX 32






#define AM_HAL_UART_WAIT_FOREVER 0xFFFFFFFF
# 334 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_uart.h"
extern uint32_t am_hal_uart_initialize(uint32_t ui32Module, void **ppHandle);
# 349 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_uart.h"
extern uint32_t am_hal_uart_deinitialize(void *pHandle);
# 366 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_uart.h"
extern uint32_t am_hal_uart_power_control(void *pHandle,
                                          am_hal_sysctrl_power_state_e ePowerState,
                                          
# 368 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_uart.h" 3 4
                                         _Bool 
# 368 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_uart.h"
                                              bRetainState);
# 383 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_uart.h"
extern uint32_t am_hal_uart_configure(void *pHandle,
                                      const am_hal_uart_config_t *psConfig);
# 401 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_uart.h"
extern uint32_t am_hal_uart_transfer(void *pHandle,
                                     const am_hal_uart_transfer_t *pTransfer);
# 424 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_uart.h"
extern uint32_t am_hal_uart_tx_flush(void *pHandle);
# 455 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_uart.h"
extern uint32_t am_hal_uart_flags_get(void *pHandle, uint32_t *pui32Flags);
# 476 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_uart.h"
extern uint32_t am_hal_uart_fifo_read(void *pHandle,
                                      uint8_t *pui8Data,
                                      uint32_t ui32NumBytes,
                                      uint32_t *pui32NumBytesRead);
# 501 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_uart.h"
extern uint32_t am_hal_uart_fifo_write(void *pHandle,
                                       uint8_t *pui8Data,
                                       uint32_t ui32NumBytes,
                                       uint32_t *pui32NumBytesWritten);
# 577 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_uart.h"
extern uint32_t am_hal_uart_interrupt_service(void *pHandle,
                                              uint32_t ui32Status,
                                              uint32_t *pui32UartTxIdle);
# 617 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_uart.h"
extern uint32_t am_hal_uart_interrupt_enable(void *pHandle,
                                             uint32_t ui32IntMask);
# 656 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_uart.h"
extern uint32_t am_hal_uart_interrupt_disable(void *pHandle,
                                              uint32_t ui32IntMask);
# 690 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_uart.h"
extern uint32_t am_hal_uart_interrupt_clear(void *pHandle,
                                            uint32_t ui32IntMask);
# 730 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_uart.h"
extern uint32_t am_hal_uart_interrupt_status_get(void *pHandle,
                                                 uint32_t *pui32Status,
                                                 
# 732 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_uart.h" 3 4
                                                _Bool 
# 732 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_uart.h"
                                                     bEnabledOnly);

typedef enum
{
    AM_HAL_UART_STATUS_BUS_ERROR = AM_HAL_STATUS_MODULE_SPECIFIC_START,
    AM_HAL_UART_STATUS_RX_QUEUE_FULL,
    AM_HAL_UART_STATUS_CLOCK_NOT_CONFIGURED,
    AM_HAL_UART_STATUS_BAUDRATE_NOT_POSSIBLE,
}
am_hal_uart_errors_t;
# 777 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_uart.h"
extern uint32_t am_hal_uart_interrupt_enable_get(void *pHandle, uint32_t *pui32IntMask);







extern uint32_t am_hal_uart_control(void *pHandle, am_hal_uart_control_e eControl, void *pArgs) ;
# 154 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/am_mcu_apollo.h" 2
# 1 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_wdt.h" 1
# 52 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_wdt.h"
#define AM_HAL_WDT_H 
# 74 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_wdt.h"
#define AM_HAL_WDT_LFRC_CLK_DEFAULT (_VAL2FLD(WDT_CFG_CLKSEL, WDT_CFG_CLKSEL_128HZ))
#define AM_HAL_WDT_LFRC_CLK_128HZ (_VAL2FLD(WDT_CFG_CLKSEL, WDT_CFG_CLKSEL_128HZ))
#define AM_HAL_WDT_LFRC_CLK_16HZ (_VAL2FLD(WDT_CFG_CLKSEL, WDT_CFG_CLKSEL_16HZ))
#define AM_HAL_WDT_LFRC_CLK_1HZ (_VAL2FLD(WDT_CFG_CLKSEL, WDT_CFG_CLKSEL_1HZ))
#define AM_HAL_WDT_LFRC_CLK_1_16HZ (_VAL2FLD(WDT_CFG_CLKSEL, WDT_CFG_CLKSEL_1_16HZ))
#define AM_HAL_WDT_LFRC_CLK_OFF (_VAL2FLD(WDT_CFG_CLKSEL, WDT_CFG_CLKSEL_OFF))
# 93 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_wdt.h"
#define AM_HAL_WDT_ENABLE_RESET (_VAL2FLD(WDT_CFG_RESEN, 1))
#define AM_HAL_WDT_DISABLE_RESET (_VAL2FLD(WDT_CFG_RESEN, 0))
# 108 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_wdt.h"
#define AM_HAL_WDT_ENABLE_INTERRUPT (_VAL2FLD(WDT_CFG_INTEN, 1))
#define AM_HAL_WDT_DISABLE_INTERRUPT (_VAL2FLD(WDT_CFG_INTEN, 0))
# 120 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_wdt.h"
typedef struct
{


    uint32_t ui32Config;



    uint16_t ui16InterruptCount;



    uint16_t ui16ResetCount;

}
am_hal_wdt_config_t;
# 148 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_wdt.h"
#define am_hal_wdt_restart() do { WDT->RSTRT = WDT_RSTRT_RSTRT_KEYVALUE; (void)(WDT->RSTRT); } while (0)
# 165 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_wdt.h"
extern void am_hal_wdt_init(const am_hal_wdt_config_t *psConfig);
extern void am_hal_wdt_start(void);
extern void am_hal_wdt_halt(void);
extern void am_hal_wdt_lock_and_start(void);
extern uint32_t am_hal_wdt_counter_get(void);
extern void am_hal_wdt_int_enable(void);
extern uint32_t am_hal_wdt_int_enable_get(void);
extern void am_hal_wdt_int_disable(void);
extern void am_hal_wdt_int_clear(void);
extern void am_hal_wdt_int_set(void);
extern uint32_t am_hal_wdt_int_status_get(
# 175 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_wdt.h" 3 4
                                         _Bool 
# 175 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_wdt.h"
                                              bEnabledOnly);
# 155 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/am_mcu_apollo.h" 2
# 55 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_burst.c" 2





# 59 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_burst.c" 3 4
_Bool 
# 59 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_burst.c"
       g_am_hal_burst_mode_available = 
# 59 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_burst.c" 3 4
                                       0
# 59 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_burst.c"
                                            ;







uint32_t
am_hal_burst_mode_initialize(am_hal_burst_avail_e *peBurstAvail)
{
    uint32_t ui32Status;



    if ( 0 == ((MCUCTRL_Type*) 0x40020000UL)->SKU_b.ALLOWBURST )
    {



        g_am_hal_burst_mode_available = 
# 79 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_burst.c" 3 4
                                       0
# 79 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_burst.c"
                                            ;
        *peBurstAvail = AM_HAL_BURST_NOTAVAIL;
        return AM_HAL_STATUS_INVALID_OPERATION;
    }




    ((PWRCTRL_Type*) 0x40021000UL)->DEVPWREVENTEN_b.BURSTEVEN = 1;




    ((MCUCTRL_Type*) 0x40020000UL)->FEATUREENABLE_b.BURSTREQ = 1;

    ui32Status = am_hal_flash_delay_status_check(10000,
                            (uint32_t)&((MCUCTRL_Type*) 0x40020000UL)->FEATUREENABLE,
                            (0x20UL),
                            (0x20UL),
                            
# 98 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_burst.c" 3 4
                           1
# 98 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_burst.c"
                               );

    if ( ui32Status != AM_HAL_STATUS_SUCCESS )
    {
        g_am_hal_burst_mode_available = 
# 102 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_burst.c" 3 4
                                       0
# 102 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_burst.c"
                                            ;
        *peBurstAvail = AM_HAL_BURST_NOTAVAIL;
        return ui32Status;
    }

    if ( 0 == ((MCUCTRL_Type*) 0x40020000UL)->FEATUREENABLE_b.BURSTAVAIL )
    {



        g_am_hal_burst_mode_available = 
# 112 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_burst.c" 3 4
                                       0
# 112 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_burst.c"
                                            ;
        *peBurstAvail = AM_HAL_BURST_NOTAVAIL;
        return AM_HAL_STATUS_INVALID_OPERATION;
    }




    if ( ((MCUCTRL_Type*) 0x40020000UL)->FEATUREENABLE_b.BURSTACK == 0 )
    {



        g_am_hal_burst_mode_available = 
# 125 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_burst.c" 3 4
                                       0
# 125 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_burst.c"
                                            ;
        *peBurstAvail = AM_HAL_BURST_NOTAVAIL;
        return AM_HAL_STATUS_INVALID_OPERATION;
    }




    g_am_hal_burst_mode_available = 
# 133 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_burst.c" 3 4
                                   1
# 133 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_burst.c"
                                       ;
    *peBurstAvail = AM_HAL_BURST_AVAIL;
    return AM_HAL_STATUS_SUCCESS;
}







uint32_t
am_hal_burst_mode_enable(am_hal_burst_mode_e *peBurstStatus)
{
    uint32_t ui32Status;




    if (!g_am_hal_burst_mode_available)
    {
        *peBurstStatus = AM_HAL_NORMAL_MODE;
        return AM_HAL_STATUS_INVALID_OPERATION;
    }




    ((CLKGEN_Type*) 0x40004000UL)->FREQCTRL_b.BURSTREQ = CLKGEN_FREQCTRL_BURSTREQ_EN;


    ui32Status = am_hal_flash_delay_status_check(10000,
                    (uint32_t)&((CLKGEN_Type*) 0x40004000UL)->FREQCTRL,
                    (0x4UL),
                    (0x4UL),
                    
# 168 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_burst.c" 3 4
                   1
# 168 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_burst.c"
                       );

    if ( ui32Status != AM_HAL_STATUS_SUCCESS )
    {
        *peBurstStatus = AM_HAL_NORMAL_MODE;
        return ui32Status;
    }




    if ( 0 == ((CLKGEN_Type*) 0x40004000UL)->FREQCTRL_b.BURSTACK )
    {
        *peBurstStatus = AM_HAL_NORMAL_MODE;
        return AM_HAL_STATUS_FAIL;
    }




    if ( ((CLKGEN_Type*) 0x40004000UL)->FREQCTRL_b.BURSTSTATUS > 0)
    {
        *peBurstStatus = AM_HAL_BURST_MODE;
    }
    else
    {
        *peBurstStatus = AM_HAL_NORMAL_MODE;
    }

    return AM_HAL_STATUS_SUCCESS;
}







uint32_t
am_hal_burst_mode_disable(am_hal_burst_mode_e *peBurstStatus)
{
    uint32_t ui32Status;







    if ( 1 ) { volatile uint32_t ui32Primask_04172010; ui32Primask_04172010 = am_hal_interrupt_master_disable();
    am_hal_flash_store_ui32((uint32_t*)&((CLKGEN_Type*) 0x40004000UL)->FREQCTRL, CLKGEN_FREQCTRL_BURSTREQ_DIS);
    am_hal_interrupt_master_set(ui32Primask_04172010); }




    ((PWRCTRL_Type*) 0x40021000UL)->DEVPWREVENTEN_b.BURSTEVEN = 0;

    ui32Status = am_hal_flash_delay_status_check(10000,
                            (uint32_t)&((CLKGEN_Type*) 0x40004000UL)->FREQCTRL,
                            (0x4UL),
                            0,
                            
# 230 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_burst.c" 3 4
                           1
# 230 "/home/jenkins/workspace/RUI_Release/rui-v3/external/AmbiqSuiteSDK/mcu/apollo3/hal/am_hal_burst.c"
                               );

    if ( ui32Status != AM_HAL_STATUS_SUCCESS )
    {
        *peBurstStatus = AM_HAL_NORMAL_MODE;
        return ui32Status;
    }







    if ( ((CLKGEN_Type*) 0x40004000UL)->FREQCTRL_b.BURSTSTATUS > 0 )
    {
        *peBurstStatus = AM_HAL_BURST_MODE;
    }
    else
    {
        *peBurstStatus = AM_HAL_NORMAL_MODE;
    }


    return AM_HAL_STATUS_SUCCESS;
}
