Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sat Mar 30 09:20:30 2024
| Host         : DESKTOP-7RQ9HLB running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file main_top_module_timing_summary_routed.rpt -pb main_top_module_timing_summary_routed.pb -rpx main_top_module_timing_summary_routed.rpx -warn_on_violation
| Design       : main_top_module
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: CPU_RESETN (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SEL_BUTN (HIGH)

 There are 71 register/latch pins with no clock driven by root clock pin: UUT1/SCAN_CLK_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: UUT1/dummy_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: UUT2/CHAR_CHANGE_CLK_reg/Q (HIGH)

 There are 67 register/latch pins with no clock driven by root clock pin: UUT2/SCAN_CLK_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 372 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.930        0.000                      0                  656        0.156        0.000                      0                  656        4.500        0.000                       0                   360  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.930        0.000                      0                  656        0.156        0.000                      0                  656        4.500        0.000                       0                   360  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.930ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.156ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.930ns  (required time - arrival time)
  Source:                 UUT1/shiftSpeedCounter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT1/screenArea_reg[0][16]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.877ns  (logic 0.952ns (19.521%)  route 3.925ns (80.479%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.831ns = ( 15.831 - 10.000 ) 
    Source Clock Delay      (SCD):    6.400ns
    Clock Pessimism Removal (CPR):    0.616ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  MAIN_CLK (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  MAIN_CLK_IBUF_inst/O
                         net (fo=2, routed)           2.360     3.842    MAIN_CLK_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124     3.966 r  MAIN_CLK_arch1_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     4.686    MAIN_CLK_arch1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.782 r  MAIN_CLK_arch1_BUFG_inst/O
                         net (fo=330, routed)         1.618     6.400    UUT1/MAIN_CLK_arch1_BUFG
    SLICE_X15Y121        FDCE                                         r  UUT1/shiftSpeedCounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y121        FDCE (Prop_fdce_C_Q)         0.456     6.856 r  UUT1/shiftSpeedCounter_reg[3]/Q
                         net (fo=2, routed)           0.681     7.537    UUT1/shiftSpeedCounter_reg[3]
    SLICE_X14Y121        LUT4 (Prop_lut4_I3_O)        0.124     7.661 f  UUT1/FSM_onehot_shiftedColumnState[6]_i_6/O
                         net (fo=1, routed)           0.452     8.113    UUT1/FSM_onehot_shiftedColumnState[6]_i_6_n_0
    SLICE_X14Y121        LUT6 (Prop_lut6_I5_O)        0.124     8.237 f  UUT1/FSM_onehot_shiftedColumnState[6]_i_3/O
                         net (fo=18, routed)          0.800     9.037    UUT1/FSM_onehot_shiftedColumnState[6]_i_3_n_0
    SLICE_X14Y124        LUT6 (Prop_lut6_I2_O)        0.124     9.161 r  UUT1/FSM_onehot_shiftedColumnState[6]_i_2/O
                         net (fo=2, routed)           0.741     9.903    UUT1/FSM_onehot_shiftedColumnState[6]_i_2_n_0
    SLICE_X13Y128        LUT5 (Prop_lut5_I4_O)        0.124    10.027 r  UUT1/screenArea[1][31]_i_1/O
                         net (fo=256, routed)         1.250    11.277    UUT1/screenArea[1][31]_i_1_n_0
    SLICE_X1Y135         FDCE                                         r  UUT1/screenArea_reg[0][16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  MAIN_CLK (IN)
                         net (fo=0)                   0.000    10.000    MAIN_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  MAIN_CLK_IBUF_inst/O
                         net (fo=2, routed)           2.004    13.416    MAIN_CLK_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100    13.516 r  MAIN_CLK_arch1_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    14.154    MAIN_CLK_arch1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.245 r  MAIN_CLK_arch1_BUFG_inst/O
                         net (fo=330, routed)         1.587    15.831    UUT1/MAIN_CLK_arch1_BUFG
    SLICE_X1Y135         FDCE                                         r  UUT1/screenArea_reg[0][16]/C
                         clock pessimism              0.616    16.447    
                         clock uncertainty           -0.035    16.412    
    SLICE_X1Y135         FDCE (Setup_fdce_C_CE)      -0.205    16.207    UUT1/screenArea_reg[0][16]
  -------------------------------------------------------------------
                         required time                         16.207    
                         arrival time                         -11.277    
  -------------------------------------------------------------------
                         slack                                  4.930    

Slack (MET) :             4.930ns  (required time - arrival time)
  Source:                 UUT1/shiftSpeedCounter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT1/screenArea_reg[0][17]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.877ns  (logic 0.952ns (19.521%)  route 3.925ns (80.479%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.831ns = ( 15.831 - 10.000 ) 
    Source Clock Delay      (SCD):    6.400ns
    Clock Pessimism Removal (CPR):    0.616ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  MAIN_CLK (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  MAIN_CLK_IBUF_inst/O
                         net (fo=2, routed)           2.360     3.842    MAIN_CLK_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124     3.966 r  MAIN_CLK_arch1_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     4.686    MAIN_CLK_arch1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.782 r  MAIN_CLK_arch1_BUFG_inst/O
                         net (fo=330, routed)         1.618     6.400    UUT1/MAIN_CLK_arch1_BUFG
    SLICE_X15Y121        FDCE                                         r  UUT1/shiftSpeedCounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y121        FDCE (Prop_fdce_C_Q)         0.456     6.856 r  UUT1/shiftSpeedCounter_reg[3]/Q
                         net (fo=2, routed)           0.681     7.537    UUT1/shiftSpeedCounter_reg[3]
    SLICE_X14Y121        LUT4 (Prop_lut4_I3_O)        0.124     7.661 f  UUT1/FSM_onehot_shiftedColumnState[6]_i_6/O
                         net (fo=1, routed)           0.452     8.113    UUT1/FSM_onehot_shiftedColumnState[6]_i_6_n_0
    SLICE_X14Y121        LUT6 (Prop_lut6_I5_O)        0.124     8.237 f  UUT1/FSM_onehot_shiftedColumnState[6]_i_3/O
                         net (fo=18, routed)          0.800     9.037    UUT1/FSM_onehot_shiftedColumnState[6]_i_3_n_0
    SLICE_X14Y124        LUT6 (Prop_lut6_I2_O)        0.124     9.161 r  UUT1/FSM_onehot_shiftedColumnState[6]_i_2/O
                         net (fo=2, routed)           0.741     9.903    UUT1/FSM_onehot_shiftedColumnState[6]_i_2_n_0
    SLICE_X13Y128        LUT5 (Prop_lut5_I4_O)        0.124    10.027 r  UUT1/screenArea[1][31]_i_1/O
                         net (fo=256, routed)         1.250    11.277    UUT1/screenArea[1][31]_i_1_n_0
    SLICE_X1Y135         FDCE                                         r  UUT1/screenArea_reg[0][17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  MAIN_CLK (IN)
                         net (fo=0)                   0.000    10.000    MAIN_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  MAIN_CLK_IBUF_inst/O
                         net (fo=2, routed)           2.004    13.416    MAIN_CLK_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100    13.516 r  MAIN_CLK_arch1_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    14.154    MAIN_CLK_arch1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.245 r  MAIN_CLK_arch1_BUFG_inst/O
                         net (fo=330, routed)         1.587    15.831    UUT1/MAIN_CLK_arch1_BUFG
    SLICE_X1Y135         FDCE                                         r  UUT1/screenArea_reg[0][17]/C
                         clock pessimism              0.616    16.447    
                         clock uncertainty           -0.035    16.412    
    SLICE_X1Y135         FDCE (Setup_fdce_C_CE)      -0.205    16.207    UUT1/screenArea_reg[0][17]
  -------------------------------------------------------------------
                         required time                         16.207    
                         arrival time                         -11.277    
  -------------------------------------------------------------------
                         slack                                  4.930    

Slack (MET) :             4.930ns  (required time - arrival time)
  Source:                 UUT1/shiftSpeedCounter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT1/screenArea_reg[0][18]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.877ns  (logic 0.952ns (19.521%)  route 3.925ns (80.479%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.831ns = ( 15.831 - 10.000 ) 
    Source Clock Delay      (SCD):    6.400ns
    Clock Pessimism Removal (CPR):    0.616ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  MAIN_CLK (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  MAIN_CLK_IBUF_inst/O
                         net (fo=2, routed)           2.360     3.842    MAIN_CLK_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124     3.966 r  MAIN_CLK_arch1_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     4.686    MAIN_CLK_arch1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.782 r  MAIN_CLK_arch1_BUFG_inst/O
                         net (fo=330, routed)         1.618     6.400    UUT1/MAIN_CLK_arch1_BUFG
    SLICE_X15Y121        FDCE                                         r  UUT1/shiftSpeedCounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y121        FDCE (Prop_fdce_C_Q)         0.456     6.856 r  UUT1/shiftSpeedCounter_reg[3]/Q
                         net (fo=2, routed)           0.681     7.537    UUT1/shiftSpeedCounter_reg[3]
    SLICE_X14Y121        LUT4 (Prop_lut4_I3_O)        0.124     7.661 f  UUT1/FSM_onehot_shiftedColumnState[6]_i_6/O
                         net (fo=1, routed)           0.452     8.113    UUT1/FSM_onehot_shiftedColumnState[6]_i_6_n_0
    SLICE_X14Y121        LUT6 (Prop_lut6_I5_O)        0.124     8.237 f  UUT1/FSM_onehot_shiftedColumnState[6]_i_3/O
                         net (fo=18, routed)          0.800     9.037    UUT1/FSM_onehot_shiftedColumnState[6]_i_3_n_0
    SLICE_X14Y124        LUT6 (Prop_lut6_I2_O)        0.124     9.161 r  UUT1/FSM_onehot_shiftedColumnState[6]_i_2/O
                         net (fo=2, routed)           0.741     9.903    UUT1/FSM_onehot_shiftedColumnState[6]_i_2_n_0
    SLICE_X13Y128        LUT5 (Prop_lut5_I4_O)        0.124    10.027 r  UUT1/screenArea[1][31]_i_1/O
                         net (fo=256, routed)         1.250    11.277    UUT1/screenArea[1][31]_i_1_n_0
    SLICE_X1Y135         FDCE                                         r  UUT1/screenArea_reg[0][18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  MAIN_CLK (IN)
                         net (fo=0)                   0.000    10.000    MAIN_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  MAIN_CLK_IBUF_inst/O
                         net (fo=2, routed)           2.004    13.416    MAIN_CLK_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100    13.516 r  MAIN_CLK_arch1_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    14.154    MAIN_CLK_arch1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.245 r  MAIN_CLK_arch1_BUFG_inst/O
                         net (fo=330, routed)         1.587    15.831    UUT1/MAIN_CLK_arch1_BUFG
    SLICE_X1Y135         FDCE                                         r  UUT1/screenArea_reg[0][18]/C
                         clock pessimism              0.616    16.447    
                         clock uncertainty           -0.035    16.412    
    SLICE_X1Y135         FDCE (Setup_fdce_C_CE)      -0.205    16.207    UUT1/screenArea_reg[0][18]
  -------------------------------------------------------------------
                         required time                         16.207    
                         arrival time                         -11.277    
  -------------------------------------------------------------------
                         slack                                  4.930    

Slack (MET) :             4.930ns  (required time - arrival time)
  Source:                 UUT1/shiftSpeedCounter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT1/screenArea_reg[2][17]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.877ns  (logic 0.952ns (19.521%)  route 3.925ns (80.479%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.831ns = ( 15.831 - 10.000 ) 
    Source Clock Delay      (SCD):    6.400ns
    Clock Pessimism Removal (CPR):    0.616ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  MAIN_CLK (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  MAIN_CLK_IBUF_inst/O
                         net (fo=2, routed)           2.360     3.842    MAIN_CLK_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124     3.966 r  MAIN_CLK_arch1_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     4.686    MAIN_CLK_arch1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.782 r  MAIN_CLK_arch1_BUFG_inst/O
                         net (fo=330, routed)         1.618     6.400    UUT1/MAIN_CLK_arch1_BUFG
    SLICE_X15Y121        FDCE                                         r  UUT1/shiftSpeedCounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y121        FDCE (Prop_fdce_C_Q)         0.456     6.856 r  UUT1/shiftSpeedCounter_reg[3]/Q
                         net (fo=2, routed)           0.681     7.537    UUT1/shiftSpeedCounter_reg[3]
    SLICE_X14Y121        LUT4 (Prop_lut4_I3_O)        0.124     7.661 f  UUT1/FSM_onehot_shiftedColumnState[6]_i_6/O
                         net (fo=1, routed)           0.452     8.113    UUT1/FSM_onehot_shiftedColumnState[6]_i_6_n_0
    SLICE_X14Y121        LUT6 (Prop_lut6_I5_O)        0.124     8.237 f  UUT1/FSM_onehot_shiftedColumnState[6]_i_3/O
                         net (fo=18, routed)          0.800     9.037    UUT1/FSM_onehot_shiftedColumnState[6]_i_3_n_0
    SLICE_X14Y124        LUT6 (Prop_lut6_I2_O)        0.124     9.161 r  UUT1/FSM_onehot_shiftedColumnState[6]_i_2/O
                         net (fo=2, routed)           0.741     9.903    UUT1/FSM_onehot_shiftedColumnState[6]_i_2_n_0
    SLICE_X13Y128        LUT5 (Prop_lut5_I4_O)        0.124    10.027 r  UUT1/screenArea[1][31]_i_1/O
                         net (fo=256, routed)         1.250    11.277    UUT1/screenArea[1][31]_i_1_n_0
    SLICE_X1Y135         FDCE                                         r  UUT1/screenArea_reg[2][17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  MAIN_CLK (IN)
                         net (fo=0)                   0.000    10.000    MAIN_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  MAIN_CLK_IBUF_inst/O
                         net (fo=2, routed)           2.004    13.416    MAIN_CLK_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100    13.516 r  MAIN_CLK_arch1_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    14.154    MAIN_CLK_arch1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.245 r  MAIN_CLK_arch1_BUFG_inst/O
                         net (fo=330, routed)         1.587    15.831    UUT1/MAIN_CLK_arch1_BUFG
    SLICE_X1Y135         FDCE                                         r  UUT1/screenArea_reg[2][17]/C
                         clock pessimism              0.616    16.447    
                         clock uncertainty           -0.035    16.412    
    SLICE_X1Y135         FDCE (Setup_fdce_C_CE)      -0.205    16.207    UUT1/screenArea_reg[2][17]
  -------------------------------------------------------------------
                         required time                         16.207    
                         arrival time                         -11.277    
  -------------------------------------------------------------------
                         slack                                  4.930    

Slack (MET) :             4.953ns  (required time - arrival time)
  Source:                 UUT1/ascii_char_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT1/screenArea_reg[7][0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.057ns  (logic 1.220ns (24.127%)  route 3.837ns (75.873%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.744ns = ( 15.744 - 10.000 ) 
    Source Clock Delay      (SCD):    6.394ns
    Clock Pessimism Removal (CPR):    0.616ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  MAIN_CLK (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  MAIN_CLK_IBUF_inst/O
                         net (fo=2, routed)           2.360     3.842    MAIN_CLK_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124     3.966 r  MAIN_CLK_arch1_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     4.686    MAIN_CLK_arch1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.782 r  MAIN_CLK_arch1_BUFG_inst/O
                         net (fo=330, routed)         1.612     6.394    UUT1/MAIN_CLK_arch1_BUFG
    SLICE_X13Y124        FDCE                                         r  UUT1/ascii_char_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y124        FDCE (Prop_fdce_C_Q)         0.456     6.850 r  UUT1/ascii_char_reg[0]/Q
                         net (fo=85, routed)          2.480     9.330    UUT1/ascii_char_reg_n_0_[0]
    SLICE_X11Y127        LUT6 (Prop_lut6_I1_O)        0.124     9.454 r  UUT1/g0_b0__11/O
                         net (fo=1, routed)           0.000     9.454    UUT1/g0_b0__11_n_0
    SLICE_X11Y127        MUXF7 (Prop_muxf7_I1_O)      0.217     9.671 r  UUT1/screenArea_reg[7][0]_i_5/O
                         net (fo=1, routed)           0.462    10.133    UUT1/screenArea_reg[7][0]_i_5_n_0
    SLICE_X12Y127        LUT6 (Prop_lut6_I1_O)        0.299    10.432 r  UUT1/screenArea[7][0]_i_4/O
                         net (fo=1, routed)           0.895    11.327    UUT1/screenArea[7][0]_i_4_n_0
    SLICE_X8Y130         LUT5 (Prop_lut5_I4_O)        0.124    11.451 r  UUT1/screenArea[7][0]_i_1/O
                         net (fo=1, routed)           0.000    11.451    UUT1/screenArea[7][0]_i_1_n_0
    SLICE_X8Y130         FDCE                                         r  UUT1/screenArea_reg[7][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  MAIN_CLK (IN)
                         net (fo=0)                   0.000    10.000    MAIN_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  MAIN_CLK_IBUF_inst/O
                         net (fo=2, routed)           2.004    13.416    MAIN_CLK_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100    13.516 r  MAIN_CLK_arch1_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    14.154    MAIN_CLK_arch1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.245 r  MAIN_CLK_arch1_BUFG_inst/O
                         net (fo=330, routed)         1.500    15.744    UUT1/MAIN_CLK_arch1_BUFG
    SLICE_X8Y130         FDCE                                         r  UUT1/screenArea_reg[7][0]/C
                         clock pessimism              0.616    16.360    
                         clock uncertainty           -0.035    16.325    
    SLICE_X8Y130         FDCE (Setup_fdce_C_D)        0.079    16.404    UUT1/screenArea_reg[7][0]
  -------------------------------------------------------------------
                         required time                         16.404    
                         arrival time                         -11.451    
  -------------------------------------------------------------------
                         slack                                  4.953    

Slack (MET) :             4.954ns  (required time - arrival time)
  Source:                 UUT1/shiftSpeedCounter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT1/FSM_onehot_shiftedColumnState_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.596ns  (logic 0.944ns (20.539%)  route 3.652ns (79.461%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.743ns = ( 15.743 - 10.000 ) 
    Source Clock Delay      (SCD):    6.400ns
    Clock Pessimism Removal (CPR):    0.616ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  MAIN_CLK (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  MAIN_CLK_IBUF_inst/O
                         net (fo=2, routed)           2.360     3.842    MAIN_CLK_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124     3.966 r  MAIN_CLK_arch1_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     4.686    MAIN_CLK_arch1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.782 r  MAIN_CLK_arch1_BUFG_inst/O
                         net (fo=330, routed)         1.618     6.400    UUT1/MAIN_CLK_arch1_BUFG
    SLICE_X15Y121        FDCE                                         r  UUT1/shiftSpeedCounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y121        FDCE (Prop_fdce_C_Q)         0.456     6.856 r  UUT1/shiftSpeedCounter_reg[3]/Q
                         net (fo=2, routed)           0.681     7.537    UUT1/shiftSpeedCounter_reg[3]
    SLICE_X14Y121        LUT4 (Prop_lut4_I3_O)        0.124     7.661 f  UUT1/FSM_onehot_shiftedColumnState[6]_i_6/O
                         net (fo=1, routed)           0.452     8.113    UUT1/FSM_onehot_shiftedColumnState[6]_i_6_n_0
    SLICE_X14Y121        LUT6 (Prop_lut6_I5_O)        0.124     8.237 f  UUT1/FSM_onehot_shiftedColumnState[6]_i_3/O
                         net (fo=18, routed)          0.800     9.037    UUT1/FSM_onehot_shiftedColumnState[6]_i_3_n_0
    SLICE_X14Y124        LUT6 (Prop_lut6_I2_O)        0.124     9.161 r  UUT1/FSM_onehot_shiftedColumnState[6]_i_2/O
                         net (fo=2, routed)           0.941    10.102    UUT1/FSM_onehot_shiftedColumnState[6]_i_2_n_0
    SLICE_X6Y128         LUT3 (Prop_lut3_I0_O)        0.116    10.218 r  UUT1/FSM_onehot_shiftedColumnState[6]_i_1/O
                         net (fo=7, routed)           0.778    10.997    UUT1/FSM_onehot_shiftedColumnState[6]_i_1_n_0
    SLICE_X12Y128        FDRE                                         r  UUT1/FSM_onehot_shiftedColumnState_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  MAIN_CLK (IN)
                         net (fo=0)                   0.000    10.000    MAIN_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  MAIN_CLK_IBUF_inst/O
                         net (fo=2, routed)           2.004    13.416    MAIN_CLK_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100    13.516 r  MAIN_CLK_arch1_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    14.154    MAIN_CLK_arch1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.245 r  MAIN_CLK_arch1_BUFG_inst/O
                         net (fo=330, routed)         1.499    15.743    UUT1/MAIN_CLK_arch1_BUFG
    SLICE_X12Y128        FDRE                                         r  UUT1/FSM_onehot_shiftedColumnState_reg[0]/C
                         clock pessimism              0.616    16.359    
                         clock uncertainty           -0.035    16.324    
    SLICE_X12Y128        FDRE (Setup_fdre_C_CE)      -0.373    15.951    UUT1/FSM_onehot_shiftedColumnState_reg[0]
  -------------------------------------------------------------------
                         required time                         15.951    
                         arrival time                         -10.997    
  -------------------------------------------------------------------
                         slack                                  4.954    

Slack (MET) :             4.954ns  (required time - arrival time)
  Source:                 UUT1/shiftSpeedCounter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT1/FSM_onehot_shiftedColumnState_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.596ns  (logic 0.944ns (20.539%)  route 3.652ns (79.461%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.743ns = ( 15.743 - 10.000 ) 
    Source Clock Delay      (SCD):    6.400ns
    Clock Pessimism Removal (CPR):    0.616ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  MAIN_CLK (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  MAIN_CLK_IBUF_inst/O
                         net (fo=2, routed)           2.360     3.842    MAIN_CLK_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124     3.966 r  MAIN_CLK_arch1_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     4.686    MAIN_CLK_arch1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.782 r  MAIN_CLK_arch1_BUFG_inst/O
                         net (fo=330, routed)         1.618     6.400    UUT1/MAIN_CLK_arch1_BUFG
    SLICE_X15Y121        FDCE                                         r  UUT1/shiftSpeedCounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y121        FDCE (Prop_fdce_C_Q)         0.456     6.856 r  UUT1/shiftSpeedCounter_reg[3]/Q
                         net (fo=2, routed)           0.681     7.537    UUT1/shiftSpeedCounter_reg[3]
    SLICE_X14Y121        LUT4 (Prop_lut4_I3_O)        0.124     7.661 f  UUT1/FSM_onehot_shiftedColumnState[6]_i_6/O
                         net (fo=1, routed)           0.452     8.113    UUT1/FSM_onehot_shiftedColumnState[6]_i_6_n_0
    SLICE_X14Y121        LUT6 (Prop_lut6_I5_O)        0.124     8.237 f  UUT1/FSM_onehot_shiftedColumnState[6]_i_3/O
                         net (fo=18, routed)          0.800     9.037    UUT1/FSM_onehot_shiftedColumnState[6]_i_3_n_0
    SLICE_X14Y124        LUT6 (Prop_lut6_I2_O)        0.124     9.161 r  UUT1/FSM_onehot_shiftedColumnState[6]_i_2/O
                         net (fo=2, routed)           0.941    10.102    UUT1/FSM_onehot_shiftedColumnState[6]_i_2_n_0
    SLICE_X6Y128         LUT3 (Prop_lut3_I0_O)        0.116    10.218 r  UUT1/FSM_onehot_shiftedColumnState[6]_i_1/O
                         net (fo=7, routed)           0.778    10.997    UUT1/FSM_onehot_shiftedColumnState[6]_i_1_n_0
    SLICE_X12Y128        FDRE                                         r  UUT1/FSM_onehot_shiftedColumnState_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  MAIN_CLK (IN)
                         net (fo=0)                   0.000    10.000    MAIN_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  MAIN_CLK_IBUF_inst/O
                         net (fo=2, routed)           2.004    13.416    MAIN_CLK_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100    13.516 r  MAIN_CLK_arch1_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    14.154    MAIN_CLK_arch1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.245 r  MAIN_CLK_arch1_BUFG_inst/O
                         net (fo=330, routed)         1.499    15.743    UUT1/MAIN_CLK_arch1_BUFG
    SLICE_X12Y128        FDRE                                         r  UUT1/FSM_onehot_shiftedColumnState_reg[1]/C
                         clock pessimism              0.616    16.359    
                         clock uncertainty           -0.035    16.324    
    SLICE_X12Y128        FDRE (Setup_fdre_C_CE)      -0.373    15.951    UUT1/FSM_onehot_shiftedColumnState_reg[1]
  -------------------------------------------------------------------
                         required time                         15.951    
                         arrival time                         -10.997    
  -------------------------------------------------------------------
                         slack                                  4.954    

Slack (MET) :             4.954ns  (required time - arrival time)
  Source:                 UUT1/shiftSpeedCounter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT1/FSM_onehot_shiftedColumnState_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.596ns  (logic 0.944ns (20.539%)  route 3.652ns (79.461%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.743ns = ( 15.743 - 10.000 ) 
    Source Clock Delay      (SCD):    6.400ns
    Clock Pessimism Removal (CPR):    0.616ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  MAIN_CLK (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  MAIN_CLK_IBUF_inst/O
                         net (fo=2, routed)           2.360     3.842    MAIN_CLK_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124     3.966 r  MAIN_CLK_arch1_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     4.686    MAIN_CLK_arch1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.782 r  MAIN_CLK_arch1_BUFG_inst/O
                         net (fo=330, routed)         1.618     6.400    UUT1/MAIN_CLK_arch1_BUFG
    SLICE_X15Y121        FDCE                                         r  UUT1/shiftSpeedCounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y121        FDCE (Prop_fdce_C_Q)         0.456     6.856 r  UUT1/shiftSpeedCounter_reg[3]/Q
                         net (fo=2, routed)           0.681     7.537    UUT1/shiftSpeedCounter_reg[3]
    SLICE_X14Y121        LUT4 (Prop_lut4_I3_O)        0.124     7.661 f  UUT1/FSM_onehot_shiftedColumnState[6]_i_6/O
                         net (fo=1, routed)           0.452     8.113    UUT1/FSM_onehot_shiftedColumnState[6]_i_6_n_0
    SLICE_X14Y121        LUT6 (Prop_lut6_I5_O)        0.124     8.237 f  UUT1/FSM_onehot_shiftedColumnState[6]_i_3/O
                         net (fo=18, routed)          0.800     9.037    UUT1/FSM_onehot_shiftedColumnState[6]_i_3_n_0
    SLICE_X14Y124        LUT6 (Prop_lut6_I2_O)        0.124     9.161 r  UUT1/FSM_onehot_shiftedColumnState[6]_i_2/O
                         net (fo=2, routed)           0.941    10.102    UUT1/FSM_onehot_shiftedColumnState[6]_i_2_n_0
    SLICE_X6Y128         LUT3 (Prop_lut3_I0_O)        0.116    10.218 r  UUT1/FSM_onehot_shiftedColumnState[6]_i_1/O
                         net (fo=7, routed)           0.778    10.997    UUT1/FSM_onehot_shiftedColumnState[6]_i_1_n_0
    SLICE_X12Y128        FDRE                                         r  UUT1/FSM_onehot_shiftedColumnState_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  MAIN_CLK (IN)
                         net (fo=0)                   0.000    10.000    MAIN_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  MAIN_CLK_IBUF_inst/O
                         net (fo=2, routed)           2.004    13.416    MAIN_CLK_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100    13.516 r  MAIN_CLK_arch1_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    14.154    MAIN_CLK_arch1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.245 r  MAIN_CLK_arch1_BUFG_inst/O
                         net (fo=330, routed)         1.499    15.743    UUT1/MAIN_CLK_arch1_BUFG
    SLICE_X12Y128        FDRE                                         r  UUT1/FSM_onehot_shiftedColumnState_reg[6]/C
                         clock pessimism              0.616    16.359    
                         clock uncertainty           -0.035    16.324    
    SLICE_X12Y128        FDRE (Setup_fdre_C_CE)      -0.373    15.951    UUT1/FSM_onehot_shiftedColumnState_reg[6]
  -------------------------------------------------------------------
                         required time                         15.951    
                         arrival time                         -10.997    
  -------------------------------------------------------------------
                         slack                                  4.954    

Slack (MET) :             4.983ns  (required time - arrival time)
  Source:                 UUT1/shiftSpeedCounter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT1/screenArea_reg[0][10]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.822ns  (logic 0.952ns (19.743%)  route 3.870ns (80.257%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.829ns = ( 15.829 - 10.000 ) 
    Source Clock Delay      (SCD):    6.400ns
    Clock Pessimism Removal (CPR):    0.616ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  MAIN_CLK (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  MAIN_CLK_IBUF_inst/O
                         net (fo=2, routed)           2.360     3.842    MAIN_CLK_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124     3.966 r  MAIN_CLK_arch1_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     4.686    MAIN_CLK_arch1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.782 r  MAIN_CLK_arch1_BUFG_inst/O
                         net (fo=330, routed)         1.618     6.400    UUT1/MAIN_CLK_arch1_BUFG
    SLICE_X15Y121        FDCE                                         r  UUT1/shiftSpeedCounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y121        FDCE (Prop_fdce_C_Q)         0.456     6.856 r  UUT1/shiftSpeedCounter_reg[3]/Q
                         net (fo=2, routed)           0.681     7.537    UUT1/shiftSpeedCounter_reg[3]
    SLICE_X14Y121        LUT4 (Prop_lut4_I3_O)        0.124     7.661 f  UUT1/FSM_onehot_shiftedColumnState[6]_i_6/O
                         net (fo=1, routed)           0.452     8.113    UUT1/FSM_onehot_shiftedColumnState[6]_i_6_n_0
    SLICE_X14Y121        LUT6 (Prop_lut6_I5_O)        0.124     8.237 f  UUT1/FSM_onehot_shiftedColumnState[6]_i_3/O
                         net (fo=18, routed)          0.800     9.037    UUT1/FSM_onehot_shiftedColumnState[6]_i_3_n_0
    SLICE_X14Y124        LUT6 (Prop_lut6_I2_O)        0.124     9.161 r  UUT1/FSM_onehot_shiftedColumnState[6]_i_2/O
                         net (fo=2, routed)           0.741     9.903    UUT1/FSM_onehot_shiftedColumnState[6]_i_2_n_0
    SLICE_X13Y128        LUT5 (Prop_lut5_I4_O)        0.124    10.027 r  UUT1/screenArea[1][31]_i_1/O
                         net (fo=256, routed)         1.195    11.222    UUT1/screenArea[1][31]_i_1_n_0
    SLICE_X7Y136         FDCE                                         r  UUT1/screenArea_reg[0][10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  MAIN_CLK (IN)
                         net (fo=0)                   0.000    10.000    MAIN_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  MAIN_CLK_IBUF_inst/O
                         net (fo=2, routed)           2.004    13.416    MAIN_CLK_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100    13.516 r  MAIN_CLK_arch1_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    14.154    MAIN_CLK_arch1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.245 r  MAIN_CLK_arch1_BUFG_inst/O
                         net (fo=330, routed)         1.585    15.829    UUT1/MAIN_CLK_arch1_BUFG
    SLICE_X7Y136         FDCE                                         r  UUT1/screenArea_reg[0][10]/C
                         clock pessimism              0.616    16.445    
                         clock uncertainty           -0.035    16.410    
    SLICE_X7Y136         FDCE (Setup_fdce_C_CE)      -0.205    16.205    UUT1/screenArea_reg[0][10]
  -------------------------------------------------------------------
                         required time                         16.205    
                         arrival time                         -11.222    
  -------------------------------------------------------------------
                         slack                                  4.983    

Slack (MET) :             4.983ns  (required time - arrival time)
  Source:                 UUT1/shiftSpeedCounter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT1/screenArea_reg[0][9]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.822ns  (logic 0.952ns (19.743%)  route 3.870ns (80.257%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.829ns = ( 15.829 - 10.000 ) 
    Source Clock Delay      (SCD):    6.400ns
    Clock Pessimism Removal (CPR):    0.616ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  MAIN_CLK (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  MAIN_CLK_IBUF_inst/O
                         net (fo=2, routed)           2.360     3.842    MAIN_CLK_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124     3.966 r  MAIN_CLK_arch1_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     4.686    MAIN_CLK_arch1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.782 r  MAIN_CLK_arch1_BUFG_inst/O
                         net (fo=330, routed)         1.618     6.400    UUT1/MAIN_CLK_arch1_BUFG
    SLICE_X15Y121        FDCE                                         r  UUT1/shiftSpeedCounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y121        FDCE (Prop_fdce_C_Q)         0.456     6.856 r  UUT1/shiftSpeedCounter_reg[3]/Q
                         net (fo=2, routed)           0.681     7.537    UUT1/shiftSpeedCounter_reg[3]
    SLICE_X14Y121        LUT4 (Prop_lut4_I3_O)        0.124     7.661 f  UUT1/FSM_onehot_shiftedColumnState[6]_i_6/O
                         net (fo=1, routed)           0.452     8.113    UUT1/FSM_onehot_shiftedColumnState[6]_i_6_n_0
    SLICE_X14Y121        LUT6 (Prop_lut6_I5_O)        0.124     8.237 f  UUT1/FSM_onehot_shiftedColumnState[6]_i_3/O
                         net (fo=18, routed)          0.800     9.037    UUT1/FSM_onehot_shiftedColumnState[6]_i_3_n_0
    SLICE_X14Y124        LUT6 (Prop_lut6_I2_O)        0.124     9.161 r  UUT1/FSM_onehot_shiftedColumnState[6]_i_2/O
                         net (fo=2, routed)           0.741     9.903    UUT1/FSM_onehot_shiftedColumnState[6]_i_2_n_0
    SLICE_X13Y128        LUT5 (Prop_lut5_I4_O)        0.124    10.027 r  UUT1/screenArea[1][31]_i_1/O
                         net (fo=256, routed)         1.195    11.222    UUT1/screenArea[1][31]_i_1_n_0
    SLICE_X7Y136         FDCE                                         r  UUT1/screenArea_reg[0][9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  MAIN_CLK (IN)
                         net (fo=0)                   0.000    10.000    MAIN_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  MAIN_CLK_IBUF_inst/O
                         net (fo=2, routed)           2.004    13.416    MAIN_CLK_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100    13.516 r  MAIN_CLK_arch1_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    14.154    MAIN_CLK_arch1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.245 r  MAIN_CLK_arch1_BUFG_inst/O
                         net (fo=330, routed)         1.585    15.829    UUT1/MAIN_CLK_arch1_BUFG
    SLICE_X7Y136         FDCE                                         r  UUT1/screenArea_reg[0][9]/C
                         clock pessimism              0.616    16.445    
                         clock uncertainty           -0.035    16.410    
    SLICE_X7Y136         FDCE (Setup_fdce_C_CE)      -0.205    16.205    UUT1/screenArea_reg[0][9]
  -------------------------------------------------------------------
                         required time                         16.205    
                         arrival time                         -11.222    
  -------------------------------------------------------------------
                         slack                                  4.983    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 UUT1/screenArea_reg[7][17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT1/screenArea_reg[7][18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.415%)  route 0.128ns (47.585%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.826ns
    Source Clock Delay      (SCD):    2.158ns
    Clock Pessimism Removal (CPR):    0.632ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  MAIN_CLK (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MAIN_CLK_IBUF_inst/O
                         net (fo=2, routed)           0.976     1.226    MAIN_CLK_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045     1.271 r  MAIN_CLK_arch1_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.537    MAIN_CLK_arch1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.563 r  MAIN_CLK_arch1_BUFG_inst/O
                         net (fo=330, routed)         0.595     2.158    UUT1/MAIN_CLK_arch1_BUFG
    SLICE_X4Y134         FDCE                                         r  UUT1/screenArea_reg[7][17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y134         FDCE (Prop_fdce_C_Q)         0.141     2.299 r  UUT1/screenArea_reg[7][17]/Q
                         net (fo=2, routed)           0.128     2.427    UUT1/in23[18]
    SLICE_X3Y133         FDCE                                         r  UUT1/screenArea_reg[7][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  MAIN_CLK (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MAIN_CLK_IBUF_inst/O
                         net (fo=2, routed)           1.139     1.577    MAIN_CLK_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     1.633 r  MAIN_CLK_arch1_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.932    MAIN_CLK_arch1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.961 r  MAIN_CLK_arch1_BUFG_inst/O
                         net (fo=330, routed)         0.866     2.826    UUT1/MAIN_CLK_arch1_BUFG
    SLICE_X3Y133         FDCE                                         r  UUT1/screenArea_reg[7][18]/C
                         clock pessimism             -0.632     2.195    
    SLICE_X3Y133         FDCE (Hold_fdce_C_D)         0.076     2.271    UUT1/screenArea_reg[7][18]
  -------------------------------------------------------------------
                         required time                         -2.271    
                         arrival time                           2.427    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 UUT1/screenArea_reg[4][22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT1/screenArea_reg[4][23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.928%)  route 0.111ns (44.072%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.825ns
    Source Clock Delay      (SCD):    2.157ns
    Clock Pessimism Removal (CPR):    0.655ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  MAIN_CLK (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MAIN_CLK_IBUF_inst/O
                         net (fo=2, routed)           0.976     1.226    MAIN_CLK_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045     1.271 r  MAIN_CLK_arch1_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.537    MAIN_CLK_arch1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.563 r  MAIN_CLK_arch1_BUFG_inst/O
                         net (fo=330, routed)         0.594     2.157    UUT1/MAIN_CLK_arch1_BUFG
    SLICE_X3Y132         FDCE                                         r  UUT1/screenArea_reg[4][22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y132         FDCE (Prop_fdce_C_Q)         0.141     2.298 r  UUT1/screenArea_reg[4][22]/Q
                         net (fo=2, routed)           0.111     2.409    UUT1/in20[23]
    SLICE_X0Y132         FDCE                                         r  UUT1/screenArea_reg[4][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  MAIN_CLK (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MAIN_CLK_IBUF_inst/O
                         net (fo=2, routed)           1.139     1.577    MAIN_CLK_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     1.633 r  MAIN_CLK_arch1_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.932    MAIN_CLK_arch1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.961 r  MAIN_CLK_arch1_BUFG_inst/O
                         net (fo=330, routed)         0.864     2.825    UUT1/MAIN_CLK_arch1_BUFG
    SLICE_X0Y132         FDCE                                         r  UUT1/screenArea_reg[4][23]/C
                         clock pessimism             -0.655     2.171    
    SLICE_X0Y132         FDCE (Hold_fdce_C_D)         0.076     2.247    UUT1/screenArea_reg[4][23]
  -------------------------------------------------------------------
                         required time                         -2.247    
                         arrival time                           2.409    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 UUT1/screenArea_reg[4][17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT1/screenArea_reg[4][18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.141ns (56.390%)  route 0.109ns (43.609%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.828ns
    Source Clock Delay      (SCD):    2.159ns
    Clock Pessimism Removal (CPR):    0.655ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  MAIN_CLK (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MAIN_CLK_IBUF_inst/O
                         net (fo=2, routed)           0.976     1.226    MAIN_CLK_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045     1.271 r  MAIN_CLK_arch1_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.537    MAIN_CLK_arch1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.563 r  MAIN_CLK_arch1_BUFG_inst/O
                         net (fo=330, routed)         0.596     2.159    UUT1/MAIN_CLK_arch1_BUFG
    SLICE_X3Y135         FDCE                                         r  UUT1/screenArea_reg[4][17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y135         FDCE (Prop_fdce_C_Q)         0.141     2.300 r  UUT1/screenArea_reg[4][17]/Q
                         net (fo=2, routed)           0.109     2.409    UUT1/in20[18]
    SLICE_X0Y135         FDCE                                         r  UUT1/screenArea_reg[4][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  MAIN_CLK (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MAIN_CLK_IBUF_inst/O
                         net (fo=2, routed)           1.139     1.577    MAIN_CLK_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     1.633 r  MAIN_CLK_arch1_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.932    MAIN_CLK_arch1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.961 r  MAIN_CLK_arch1_BUFG_inst/O
                         net (fo=330, routed)         0.867     2.828    UUT1/MAIN_CLK_arch1_BUFG
    SLICE_X0Y135         FDCE                                         r  UUT1/screenArea_reg[4][18]/C
                         clock pessimism             -0.655     2.174    
    SLICE_X0Y135         FDCE (Hold_fdce_C_D)         0.066     2.240    UUT1/screenArea_reg[4][18]
  -------------------------------------------------------------------
                         required time                         -2.240    
                         arrival time                           2.409    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 UUT1/screenArea_reg[3][1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT1/screenArea_reg[3][2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.141ns (49.724%)  route 0.143ns (50.275%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.793ns
    Source Clock Delay      (SCD):    2.127ns
    Clock Pessimism Removal (CPR):    0.632ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  MAIN_CLK (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MAIN_CLK_IBUF_inst/O
                         net (fo=2, routed)           0.976     1.226    MAIN_CLK_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045     1.271 r  MAIN_CLK_arch1_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.537    MAIN_CLK_arch1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.563 r  MAIN_CLK_arch1_BUFG_inst/O
                         net (fo=330, routed)         0.564     2.127    UUT1/MAIN_CLK_arch1_BUFG
    SLICE_X13Y131        FDCE                                         r  UUT1/screenArea_reg[3][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y131        FDCE (Prop_fdce_C_Q)         0.141     2.268 r  UUT1/screenArea_reg[3][1]/Q
                         net (fo=2, routed)           0.143     2.410    UUT1/in24[2]
    SLICE_X10Y131        FDCE                                         r  UUT1/screenArea_reg[3][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  MAIN_CLK (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MAIN_CLK_IBUF_inst/O
                         net (fo=2, routed)           1.139     1.577    MAIN_CLK_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     1.633 r  MAIN_CLK_arch1_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.932    MAIN_CLK_arch1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.961 r  MAIN_CLK_arch1_BUFG_inst/O
                         net (fo=330, routed)         0.833     2.793    UUT1/MAIN_CLK_arch1_BUFG
    SLICE_X10Y131        FDCE                                         r  UUT1/screenArea_reg[3][2]/C
                         clock pessimism             -0.632     2.162    
    SLICE_X10Y131        FDCE (Hold_fdce_C_D)         0.076     2.238    UUT1/screenArea_reg[3][2]
  -------------------------------------------------------------------
                         required time                         -2.238    
                         arrival time                           2.410    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 UUT1/screenArea_reg[0][12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT1/screenArea_reg[0][13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.222%)  route 0.119ns (45.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.826ns
    Source Clock Delay      (SCD):    2.158ns
    Clock Pessimism Removal (CPR):    0.653ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  MAIN_CLK (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MAIN_CLK_IBUF_inst/O
                         net (fo=2, routed)           0.976     1.226    MAIN_CLK_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045     1.271 r  MAIN_CLK_arch1_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.537    MAIN_CLK_arch1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.563 r  MAIN_CLK_arch1_BUFG_inst/O
                         net (fo=330, routed)         0.595     2.158    UUT1/MAIN_CLK_arch1_BUFG
    SLICE_X5Y136         FDCE                                         r  UUT1/screenArea_reg[0][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y136         FDCE (Prop_fdce_C_Q)         0.141     2.299 r  UUT1/screenArea_reg[0][12]/Q
                         net (fo=2, routed)           0.119     2.418    UUT1/in3[13]
    SLICE_X5Y137         FDCE                                         r  UUT1/screenArea_reg[0][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  MAIN_CLK (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MAIN_CLK_IBUF_inst/O
                         net (fo=2, routed)           1.139     1.577    MAIN_CLK_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     1.633 r  MAIN_CLK_arch1_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.932    MAIN_CLK_arch1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.961 r  MAIN_CLK_arch1_BUFG_inst/O
                         net (fo=330, routed)         0.865     2.826    UUT1/MAIN_CLK_arch1_BUFG
    SLICE_X5Y137         FDCE                                         r  UUT1/screenArea_reg[0][13]/C
                         clock pessimism             -0.653     2.174    
    SLICE_X5Y137         FDCE (Hold_fdce_C_D)         0.070     2.244    UUT1/screenArea_reg[0][13]
  -------------------------------------------------------------------
                         required time                         -2.244    
                         arrival time                           2.418    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 UUT1/screenArea_reg[6][0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT1/screenArea_reg[6][1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.808%)  route 0.121ns (46.192%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.793ns
    Source Clock Delay      (SCD):    2.126ns
    Clock Pessimism Removal (CPR):    0.653ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  MAIN_CLK (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MAIN_CLK_IBUF_inst/O
                         net (fo=2, routed)           0.976     1.226    MAIN_CLK_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045     1.271 r  MAIN_CLK_arch1_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.537    MAIN_CLK_arch1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.563 r  MAIN_CLK_arch1_BUFG_inst/O
                         net (fo=330, routed)         0.563     2.126    UUT1/MAIN_CLK_arch1_BUFG
    SLICE_X11Y130        FDCE                                         r  UUT1/screenArea_reg[6][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y130        FDCE (Prop_fdce_C_Q)         0.141     2.267 r  UUT1/screenArea_reg[6][0]/Q
                         net (fo=2, routed)           0.121     2.388    UUT1/in45[1]
    SLICE_X11Y131        FDCE                                         r  UUT1/screenArea_reg[6][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  MAIN_CLK (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MAIN_CLK_IBUF_inst/O
                         net (fo=2, routed)           1.139     1.577    MAIN_CLK_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     1.633 r  MAIN_CLK_arch1_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.932    MAIN_CLK_arch1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.961 r  MAIN_CLK_arch1_BUFG_inst/O
                         net (fo=330, routed)         0.833     2.793    UUT1/MAIN_CLK_arch1_BUFG
    SLICE_X11Y131        FDCE                                         r  UUT1/screenArea_reg[6][1]/C
                         clock pessimism             -0.653     2.141    
    SLICE_X11Y131        FDCE (Hold_fdce_C_D)         0.072     2.213    UUT1/screenArea_reg[6][1]
  -------------------------------------------------------------------
                         required time                         -2.213    
                         arrival time                           2.388    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 UUT1/screenArea_reg[3][7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT1/screenArea_reg[3][8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.222%)  route 0.119ns (45.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.797ns
    Source Clock Delay      (SCD):    2.130ns
    Clock Pessimism Removal (CPR):    0.653ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  MAIN_CLK (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MAIN_CLK_IBUF_inst/O
                         net (fo=2, routed)           0.976     1.226    MAIN_CLK_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045     1.271 r  MAIN_CLK_arch1_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.537    MAIN_CLK_arch1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.563 r  MAIN_CLK_arch1_BUFG_inst/O
                         net (fo=330, routed)         0.567     2.130    UUT1/MAIN_CLK_arch1_BUFG
    SLICE_X9Y134         FDCE                                         r  UUT1/screenArea_reg[3][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y134         FDCE (Prop_fdce_C_Q)         0.141     2.271 r  UUT1/screenArea_reg[3][7]/Q
                         net (fo=2, routed)           0.119     2.390    UUT1/in24[8]
    SLICE_X9Y135         FDCE                                         r  UUT1/screenArea_reg[3][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  MAIN_CLK (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MAIN_CLK_IBUF_inst/O
                         net (fo=2, routed)           1.139     1.577    MAIN_CLK_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     1.633 r  MAIN_CLK_arch1_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.932    MAIN_CLK_arch1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.961 r  MAIN_CLK_arch1_BUFG_inst/O
                         net (fo=330, routed)         0.836     2.797    UUT1/MAIN_CLK_arch1_BUFG
    SLICE_X9Y135         FDCE                                         r  UUT1/screenArea_reg[3][8]/C
                         clock pessimism             -0.653     2.145    
    SLICE_X9Y135         FDCE (Hold_fdce_C_D)         0.070     2.215    UUT1/screenArea_reg[3][8]
  -------------------------------------------------------------------
                         required time                         -2.215    
                         arrival time                           2.390    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 UUT1/screenArea_reg[5][13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT1/screenArea_reg[5][14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.571%)  route 0.122ns (46.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.828ns
    Source Clock Delay      (SCD):    2.159ns
    Clock Pessimism Removal (CPR):    0.655ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  MAIN_CLK (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MAIN_CLK_IBUF_inst/O
                         net (fo=2, routed)           0.976     1.226    MAIN_CLK_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045     1.271 r  MAIN_CLK_arch1_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.537    MAIN_CLK_arch1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.563 r  MAIN_CLK_arch1_BUFG_inst/O
                         net (fo=330, routed)         0.596     2.159    UUT1/MAIN_CLK_arch1_BUFG
    SLICE_X3Y136         FDCE                                         r  UUT1/screenArea_reg[5][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y136         FDCE (Prop_fdce_C_Q)         0.141     2.300 r  UUT1/screenArea_reg[5][13]/Q
                         net (fo=2, routed)           0.122     2.422    UUT1/in21[14]
    SLICE_X3Y135         FDCE                                         r  UUT1/screenArea_reg[5][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  MAIN_CLK (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MAIN_CLK_IBUF_inst/O
                         net (fo=2, routed)           1.139     1.577    MAIN_CLK_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     1.633 r  MAIN_CLK_arch1_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.932    MAIN_CLK_arch1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.961 r  MAIN_CLK_arch1_BUFG_inst/O
                         net (fo=330, routed)         0.867     2.828    UUT1/MAIN_CLK_arch1_BUFG
    SLICE_X3Y135         FDCE                                         r  UUT1/screenArea_reg[5][14]/C
                         clock pessimism             -0.655     2.174    
    SLICE_X3Y135         FDCE (Hold_fdce_C_D)         0.072     2.246    UUT1/screenArea_reg[5][14]
  -------------------------------------------------------------------
                         required time                         -2.246    
                         arrival time                           2.422    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 UUT1/screenArea_reg[4][0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT1/screenArea_reg[4][1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.808%)  route 0.121ns (46.192%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.793ns
    Source Clock Delay      (SCD):    2.126ns
    Clock Pessimism Removal (CPR):    0.653ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  MAIN_CLK (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MAIN_CLK_IBUF_inst/O
                         net (fo=2, routed)           0.976     1.226    MAIN_CLK_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045     1.271 r  MAIN_CLK_arch1_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.537    MAIN_CLK_arch1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.563 r  MAIN_CLK_arch1_BUFG_inst/O
                         net (fo=330, routed)         0.563     2.126    UUT1/MAIN_CLK_arch1_BUFG
    SLICE_X11Y130        FDCE                                         r  UUT1/screenArea_reg[4][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y130        FDCE (Prop_fdce_C_Q)         0.141     2.267 r  UUT1/screenArea_reg[4][0]/Q
                         net (fo=2, routed)           0.121     2.388    UUT1/in20[1]
    SLICE_X11Y131        FDCE                                         r  UUT1/screenArea_reg[4][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  MAIN_CLK (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MAIN_CLK_IBUF_inst/O
                         net (fo=2, routed)           1.139     1.577    MAIN_CLK_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     1.633 r  MAIN_CLK_arch1_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.932    MAIN_CLK_arch1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.961 r  MAIN_CLK_arch1_BUFG_inst/O
                         net (fo=330, routed)         0.833     2.793    UUT1/MAIN_CLK_arch1_BUFG
    SLICE_X11Y131        FDCE                                         r  UUT1/screenArea_reg[4][1]/C
                         clock pessimism             -0.653     2.141    
    SLICE_X11Y131        FDCE (Hold_fdce_C_D)         0.070     2.211    UUT1/screenArea_reg[4][1]
  -------------------------------------------------------------------
                         required time                         -2.211    
                         arrival time                           2.388    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 UUT1/screenArea_reg[4][3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT1/screenArea_reg[4][4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.808%)  route 0.121ns (46.192%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.795ns
    Source Clock Delay      (SCD):    2.128ns
    Clock Pessimism Removal (CPR):    0.653ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  MAIN_CLK (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MAIN_CLK_IBUF_inst/O
                         net (fo=2, routed)           0.976     1.226    MAIN_CLK_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045     1.271 r  MAIN_CLK_arch1_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.537    MAIN_CLK_arch1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.563 r  MAIN_CLK_arch1_BUFG_inst/O
                         net (fo=330, routed)         0.565     2.128    UUT1/MAIN_CLK_arch1_BUFG
    SLICE_X11Y132        FDCE                                         r  UUT1/screenArea_reg[4][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y132        FDCE (Prop_fdce_C_Q)         0.141     2.269 r  UUT1/screenArea_reg[4][3]/Q
                         net (fo=2, routed)           0.121     2.390    UUT1/in20[4]
    SLICE_X11Y133        FDCE                                         r  UUT1/screenArea_reg[4][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  MAIN_CLK (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MAIN_CLK_IBUF_inst/O
                         net (fo=2, routed)           1.139     1.577    MAIN_CLK_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     1.633 r  MAIN_CLK_arch1_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.932    MAIN_CLK_arch1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.961 r  MAIN_CLK_arch1_BUFG_inst/O
                         net (fo=330, routed)         0.835     2.795    UUT1/MAIN_CLK_arch1_BUFG
    SLICE_X11Y133        FDCE                                         r  UUT1/screenArea_reg[4][4]/C
                         clock pessimism             -0.653     2.143    
    SLICE_X11Y133        FDCE (Hold_fdce_C_D)         0.070     2.213    UUT1/screenArea_reg[4][4]
  -------------------------------------------------------------------
                         required time                         -2.213    
                         arrival time                           2.390    
  -------------------------------------------------------------------
                         slack                                  0.177    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { MAIN_CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  MAIN_CLK_arch1_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y126   UUT1/CHAR_CLK_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y128  UUT1/FSM_onehot_shiftedColumnState_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y128  UUT1/FSM_onehot_shiftedColumnState_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y129   UUT1/drtcount_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y128   UUT1/drtcount_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y129   UUT1/drtcount_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y128   UUT1/drtcount_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y129   UUT1/drtcount_reg[17]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y129   UUT1/drtcount_reg[18]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y119   UUT2/CHAR_CHANGE_CLK_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y116   UUT2/drtcount_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y118   UUT2/drtcount_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y118   UUT2/drtcount_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y118   UUT2/drtcount_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y119   UUT2/drtcount_reg[13]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y119   UUT2/drtcount_reg[14]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y118   UUT2/drtcount_reg[9]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y130   UUT1/screenArea_reg[1][25]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y130   UUT1/screenArea_reg[1][26]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y126   UUT1/CHAR_CLK_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y126   UUT1/drtcount_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X15Y123  UUT1/shiftSpeedCounter_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X15Y123  UUT1/shiftSpeedCounter_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X15Y123  UUT1/shiftSpeedCounter_reg[9]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X14Y123  UUT1/shiftStateVariable_reg/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X14Y122  UUT1/stringIndex_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X13Y123  UUT1/stringIndex_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X13Y123  UUT1/stringIndex_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X14Y122  UUT1/stringIndex_reg[3]/C



