INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nsh1/NSHcx203/task1/task1.srcs/sources_1/new/rDlatch.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rDlatch
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nsh1/NSHcx203/task1/task1.srcs/sim_1/new/tb_rDlatch.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_rDlatch
