INFO: [XSIM 43-3496] Using init file passed via -initfile option "C:/Xilinx/Vivado/2016.3/bin/../data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_Matrix_Addition_top -prj Matrix_Addition.prj --initfile C:/Xilinx/Vivado/2016.3/bin/../data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s Matrix_Addition 
Multi-threading is on. Using 6 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/FPGA_Research_Local/Nucleus/Nucleus/solution1/sim/verilog/AESL_autobram_D.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_autobram_D
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/FPGA_Research_Local/Nucleus/Nucleus/solution1/sim/verilog/AESL_autobram_E.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_autobram_E
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/FPGA_Research_Local/Nucleus/Nucleus/solution1/sim/verilog/AESL_axi_slave_CRTL_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_slave_CRTL_BUS
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/FPGA_Research_Local/Nucleus/Nucleus/solution1/sim/verilog/Matrix_Addition.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_Matrix_Addition_top
INFO: [VRFC 10-2458] undeclared symbol bramD_Rst_A, assumed default net type wire [C:/FPGA_Research_Local/Nucleus/Nucleus/solution1/sim/verilog/Matrix_Addition.autotb.v:233]
INFO: [VRFC 10-2458] undeclared symbol bramD_Rst_B, assumed default net type wire [C:/FPGA_Research_Local/Nucleus/Nucleus/solution1/sim/verilog/Matrix_Addition.autotb.v:240]
INFO: [VRFC 10-2458] undeclared symbol bramE_Rst_A, assumed default net type wire [C:/FPGA_Research_Local/Nucleus/Nucleus/solution1/sim/verilog/Matrix_Addition.autotb.v:278]
INFO: [VRFC 10-2458] undeclared symbol bramE_Rst_B, assumed default net type wire [C:/FPGA_Research_Local/Nucleus/Nucleus/solution1/sim/verilog/Matrix_Addition.autotb.v:285]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/FPGA_Research_Local/Nucleus/Nucleus/solution1/sim/verilog/Matrix_Addition.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Matrix_Addition
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/FPGA_Research_Local/Nucleus/Nucleus/solution1/sim/verilog/Matrix_Addition_CRTL_BUS_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Matrix_Addition_CRTL_BUS_s_axi
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Matrix_Addition_CRTL_BUS_s_axi(C...
Compiling module xil_defaultlib.Matrix_Addition_default
Compiling module xil_defaultlib.AESL_autobram_D
Compiling module xil_defaultlib.AESL_autobram_E
Compiling module xil_defaultlib.AESL_axi_slave_CRTL_BUS
Compiling module xil_defaultlib.apatb_Matrix_Addition_top
Built simulation snapshot Matrix_Addition
