{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 02 09:42:41 2019 " "Info: Processing started: Thu May 02 09:42:41 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Soma_Subtrator -c Soma_Subtrator --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Soma_Subtrator -c Soma_Subtrator --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "VetorB\[2\] overflow 10.594 ns Longest " "Info: Longest tpd from source pin \"VetorB\[2\]\" to destination pin \"overflow\" is 10.594 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.837 ns) 0.837 ns VetorB\[2\] 1 PIN PIN_W11 5 " "Info: 1: + IC(0.000 ns) + CELL(0.837 ns) = 0.837 ns; Loc. = PIN_W11; Fanout = 5; PIN Node = 'VetorB\[2\]'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { VetorB[2] } "NODE_NAME" } } { "ULA.bdf" "" { Schematic "C:/Users/alpvj/Desktop/ProjetoSD/ULA.bdf" { { -784 32 48 -616 "VetorB\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.784 ns) + CELL(0.378 ns) 5.999 ns Soma_Subtrator:inst8\|fulladder:inst10\|inst8 2 COMB LCCOMB_X13_Y20_N2 2 " "Info: 2: + IC(4.784 ns) + CELL(0.378 ns) = 5.999 ns; Loc. = LCCOMB_X13_Y20_N2; Fanout = 2; COMB Node = 'Soma_Subtrator:inst8\|fulladder:inst10\|inst8'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "5.162 ns" { VetorB[2] Soma_Subtrator:inst8|fulladder:inst10|inst8 } "NODE_NAME" } } { "fulladder.bdf" "" { Schematic "C:/Users/alpvj/Desktop/ProjetoSD/fulladder.bdf" { { 192 600 664 240 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.259 ns) + CELL(0.366 ns) 6.624 ns Soma_Subtrator:inst8\|inst14~0 3 COMB LCCOMB_X13_Y20_N6 1 " "Info: 3: + IC(0.259 ns) + CELL(0.366 ns) = 6.624 ns; Loc. = LCCOMB_X13_Y20_N6; Fanout = 1; COMB Node = 'Soma_Subtrator:inst8\|inst14~0'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.625 ns" { Soma_Subtrator:inst8|fulladder:inst10|inst8 Soma_Subtrator:inst8|inst14~0 } "NODE_NAME" } } { "Soma_Subtrator.bdf" "" { Schematic "C:/Users/alpvj/Desktop/ProjetoSD/Soma_Subtrator.bdf" { { 368 416 464 432 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.018 ns) + CELL(1.952 ns) 10.594 ns overflow 4 PIN PIN_V13 0 " "Info: 4: + IC(2.018 ns) + CELL(1.952 ns) = 10.594 ns; Loc. = PIN_V13; Fanout = 0; PIN Node = 'overflow'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "3.970 ns" { Soma_Subtrator:inst8|inst14~0 overflow } "NODE_NAME" } } { "ULA.bdf" "" { Schematic "C:/Users/alpvj/Desktop/ProjetoSD/ULA.bdf" { { -304 672 848 -288 "overflow" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.533 ns ( 33.35 % ) " "Info: Total cell delay = 3.533 ns ( 33.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.061 ns ( 66.65 % ) " "Info: Total interconnect delay = 7.061 ns ( 66.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "10.594 ns" { VetorB[2] Soma_Subtrator:inst8|fulladder:inst10|inst8 Soma_Subtrator:inst8|inst14~0 overflow } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "10.594 ns" { VetorB[2] {} VetorB[2]~combout {} Soma_Subtrator:inst8|fulladder:inst10|inst8 {} Soma_Subtrator:inst8|inst14~0 {} overflow {} } { 0.000ns 0.000ns 4.784ns 0.259ns 2.018ns } { 0.000ns 0.837ns 0.378ns 0.366ns 1.952ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "238 " "Info: Peak virtual memory: 238 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 02 09:42:41 2019 " "Info: Processing ended: Thu May 02 09:42:41 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
