module wideexpr_00260(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = {{5'b00101,(ctrl[7]?s6:{3'sb001,({(1'sb1)>>>(u1),(2'sb00)^~(s2)})<<<(u4),{(5'sb00110)>>((1'sb1)<<<(3'b100)),s0,{3{(ctrl[5]?5'sb11001:2'sb01)}},(ctrl[3]?(4'sb0010)^~(3'sb100):(1'b0)<<(s5))},+({(s2)+(s4),(2'sb10)-(s5),s6})}),(4'sb0110)>>>({1{-({{1{3'b011}}})}}),-((1'sb0)<<<({({3'b000,1'b0,u7})>>>(6'sb111110),(ctrl[6]?s0:(3'sb011)+(s1))}))},((ctrl[7]?((-(6'b100010))<<<(((ctrl[1]?1'b0:3'sb101))^~(^(s1))))!=($unsigned(({4{u4}})>>>((s1)<<(4'sb1011)))):(({1{(4'sb0100)^~(s2)}})>=(3'sb101))<=((u3)<<(-(~&(s2))))))-(s6),{+({4{(u6)<<(5'b11011)}}),((ctrl[2]?$signed((s7)>>({s5,4'sb0010,5'sb11111})):s2))<<(s7)}};
  assign y1 = {(ctrl[0]?-((ctrl[6]?((s7)>>((s0)&((ctrl[6]?s6:+(5'b11011)))))-(((s7)-(1'sb1))|($signed(s7))):($signed((ctrl[6]?+($signed(u3)):1'sb1)))<<<(((5'sb00000)>>({3{$signed(s1)}}))+((((5'sb10101)|(3'sb100))&(2'sb00))|((3'sb110)<<((4'sb0011)|(s5))))))):((ctrl[0]?5'sb10001:(+(u5))<<((ctrl[2]?{4{2'sb00}}:4'b0010))))>>>((s4)-(2'sb00))),((ctrl[0]?-(2'sb10):(-($signed(($signed($signed(s2)))^({3{(u3)-(2'b11)}}))))<<(u7)))&(2'sb01),(((ctrl[3]?($signed($signed({$signed(3'b000)})))>>>($unsigned(6'b100000)):$signed(-(u3))))>>(!($signed({4{$signed($signed(s4))}}))))!=($signed({(((1'sb0)-({{2{6'sb101000}},{u6,2'sb10}}))>>>(5'sb10111))^((ctrl[3]?(ctrl[2]?$signed($signed(s7)):{2{(s6)<<(u5)}}):5'b01000)),$signed(4'sb0100)})),-({3{($signed($signed({3{-(-(4'b0001))}})))&((ctrl[1]?(s2)>>(u4):(5'sb00000)&((ctrl[2]?(s5)-((4'sb1001)+(2'sb00)):((ctrl[6]?1'sb0:s6))&((ctrl[4]?s4:s3))))))}})};
  assign y2 = 2'sb01;
  assign y3 = {4{u2}};
  assign y4 = (+(({4'sb0000,((ctrl[1]?|((2'sb00)>(2'sb10)):(ctrl[3]?{1{u2}}:(ctrl[1]?u0:s6))))<<(((ctrl[3]?5'sb00110:s0))>>((1'b1)-(1'sb0))),+(6'sb101000),(5'sb00010)<((({3{u2}})|({1'sb1}))<<<(s0))})+({+((+($signed(s0)))&(&(s4))),s6,({1{-((6'sb100000)^(3'sb000))}})<<<(2'sb00)})))^($signed((ctrl[6]?+(s0):-((ctrl[6]?((ctrl[3]?-(5'b10100):$signed(1'b0)))-(($signed(1'sb0))>>((s7)<<(6'sb000010))):(5'sb10110)>>($unsigned(s1)))))));
  assign y5 = -($signed(u4));
  assign y6 = (ctrl[6]?s0:-((s0)!=((ctrl[0]?(ctrl[4]?(ctrl[4]?s4:5'b00000):(s7)<(1'sb1)):{-(4'sb1111),(s2)>>(1'b1)}))));
  assign y7 = u7;
endmodule
