Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Thu Nov 18 20:48:57 2021
| Host         : EVT-LAB-456-26 running 64-bit major release  (build 9200)
| Command      : report_drc -file brandonBlockDesign_wrapper_drc_routed.rpt -pb brandonBlockDesign_wrapper_drc_routed.pb -rpx brandonBlockDesign_wrapper_drc_routed.rpx
| Design       : brandonBlockDesign_wrapper
| Device       : xc7z007sclg400-1
| Speed File   : -1
| Design State : Fully Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 1
+----------+----------+-------------------+------------+
| Rule     | Severity | Description       | Violations |
+----------+----------+-------------------+------------+
| PDRC-153 | Warning  | Gated clock check | 1          |
+----------+----------+-------------------+------------+

2. REPORT DETAILS
-----------------
PDRC-153#1 Warning
Gated clock check  
Net brandonBlockDesign_i/gameTopMod_0/inst/v_counter/VDE0 is a gated clock net sourced by a combinational pin brandonBlockDesign_i/gameTopMod_0/inst/v_counter/VDE_reg_i_1/O, cell brandonBlockDesign_i/gameTopMod_0/inst/v_counter/VDE_reg_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>


