// Seed: 1886400674
module module_0;
  assign id_1 = "";
  id_2 :
  assert property (@(negedge id_2) 1)
  else $display;
  logic [7:0] id_3;
  assign id_2 = 1 - 1;
  assign id_1 = id_3[1 : 1];
  wire id_4;
  id_5(
      .id_0(1'b0)
  );
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  inout wire id_14;
  output wire id_13;
  inout wire id_12;
  output wire id_11;
  output wire id_10;
  input wire id_9;
  inout wire id_8;
  inout wire id_7;
  output wire id_6;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_15;
  wire id_16;
  assign id_15 = id_12;
  id_17 :
  assert property (@(posedge id_7) 1 < 1)
  else $display(id_1 * id_14);
  module_0();
endmodule
