Release 14.7 - xst P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Reading design: main.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "main.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "main"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : main
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "D:\Xilinx_ISE_14.7\ISE_project\main\rf.v" into library work
Parsing module <rf>.
Analyzing Verilog file "D:\Xilinx_ISE_14.7\ISE_project\main\mux2.v" into library work
Parsing module <mux2>.
Analyzing Verilog file "D:\Xilinx_ISE_14.7\ISE_project\main\alu.v" into library work
Parsing module <alu>.
Analyzing Verilog file "D:\Xilinx_ISE_14.7\ISE_project\main\main.v" into library work
Parsing module <main>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <main>.

Elaborating module <rf>.

Elaborating module <alu>.

Elaborating module <mux2>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <main>.
    Related source file is "D:\Xilinx_ISE_14.7\ISE_project\main\main.v".
    Summary:
	no macro.
Unit <main> synthesized.

Synthesizing Unit <rf>.
    Related source file is "D:\Xilinx_ISE_14.7\ISE_project\main\rf.v".
    Found 32x32-bit dual-port RAM <Mram_register> for signal <register>.
    Summary:
	inferred   2 RAM(s).
	inferred   2 Multiplexer(s).
Unit <rf> synthesized.

Synthesizing Unit <alu>.
    Related source file is "D:\Xilinx_ISE_14.7\ISE_project\main\alu.v".
    Found 32-bit subtractor for signal <a[31]_b[31]_sub_2_OUT> created at line 19.
    Found 32-bit adder for signal <a[31]_b[31]_add_0_OUT> created at line 18.
    Found 32-bit 4-to-1 multiplexer for signal <alu_out> created at line 17.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   5 Multiplexer(s).
Unit <alu> synthesized.

Synthesizing Unit <mux2>.
    Related source file is "D:\Xilinx_ISE_14.7\ISE_project\main\mux2.v".
    Summary:
	inferred   1 Multiplexer(s).
Unit <mux2> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 32x32-bit dual-port RAM                               : 2
# Adders/Subtractors                                   : 1
 32-bit addsub                                         : 1
# Multiplexers                                         : 8
 1-bit 2-to-1 multiplexer                              : 3
 32-bit 2-to-1 multiplexer                             : 5

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <rf>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_register> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <rw>            |          |
    |     diA            | connected to signal <rd>            |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     addrB          | connected to signal <ra>            |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_register1> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <rw>            |          |
    |     diA            | connected to signal <rd>            |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     addrB          | connected to signal <rb>            |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <rf> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 32x32-bit dual-port distributed RAM                   : 2
# Adders/Subtractors                                   : 1
 32-bit addsub                                         : 1
# Multiplexers                                         : 8
 1-bit 2-to-1 multiplexer                              : 3
 32-bit 2-to-1 multiplexer                             : 5

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <main> ...

Optimizing unit <rf> ...

Optimizing unit <alu> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block main, actual ratio is 2.

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : main.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 248
#      GND                         : 1
#      LUT3                        : 9
#      LUT4                        : 3
#      LUT5                        : 71
#      LUT6                        : 101
#      MUXCY                       : 31
#      XORCY                       : 32
# RAMS                             : 14
#      RAM32M                      : 10
#      RAM32X1D                    : 4
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 53
#      IBUF                        : 51
#      OBUF                        : 2

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice LUTs:                  232  out of   9112     2%  
    Number used as Logic:               184  out of   9112     2%  
    Number used as Memory:               48  out of   2176     2%  
       Number used as RAM:               48

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    232
   Number with an unused Flip Flop:     232  out of    232   100%  
   Number with an unused LUT:             0  out of    232     0%  
   Number of fully used LUT-FF pairs:     0  out of    232     0%  
   Number of unique control sets:         0

IO Utilization: 
 Number of IOs:                          54
 Number of bonded IOBs:                  54  out of    232    23%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk0                               | BUFGP                  | 14    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 5.037ns (Maximum Frequency: 198.537MHz)
   Minimum input arrival time before clock: 8.002ns
   Maximum output required time after clock: 10.086ns
   Maximum combinational path delay: 13.051ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk0'
  Clock period: 5.037ns (frequency: 198.537MHz)
  Total number of paths / destination ports: 3262 / 64
-------------------------------------------------------------------------
Delay:               5.037ns (Levels of Logic = 12)
  Source:            rf0/Mram_register2 (RAM)
  Destination:       rf0/Mram_register12 (RAM)
  Source Clock:      clk0 rising
  Destination Clock: clk0 rising

  Data Path: rf0/Mram_register2 to rf0/Mram_register12
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAM32M:WCLK->DOA0     2   0.910   0.617  rf0/Mram_register2 (rf0/ra[4]_read_port_1_OUT<0>)
     LUT6:I5->O            2   0.205   0.616  rf0/Mmux_qa110 (qa0<0>)
     MUXCY:DI->O           1   0.145   0.000  alu0/Mmux_alu_out1_rs_cy<0> (alu0/Mmux_alu_out1_rs_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  alu0/Mmux_alu_out1_rs_cy<1> (alu0/Mmux_alu_out1_rs_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  alu0/Mmux_alu_out1_rs_cy<2> (alu0/Mmux_alu_out1_rs_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  alu0/Mmux_alu_out1_rs_cy<3> (alu0/Mmux_alu_out1_rs_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  alu0/Mmux_alu_out1_rs_cy<4> (alu0/Mmux_alu_out1_rs_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  alu0/Mmux_alu_out1_rs_cy<5> (alu0/Mmux_alu_out1_rs_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  alu0/Mmux_alu_out1_rs_cy<6> (alu0/Mmux_alu_out1_rs_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  alu0/Mmux_alu_out1_rs_cy<7> (alu0/Mmux_alu_out1_rs_cy<7>)
     XORCY:CI->O           2   0.180   0.617  alu0/Mmux_alu_out1_rs_xor<8> (alu0/Mmux_alu_out1_split<8>)
     LUT6:I5->O            1   0.205   0.580  m0/Mmux_Z311_G (N66)
     LUT3:I2->O            2   0.205   0.616  m0/Mmux_Z3111 (mux2_out<8>)
     RAM32M:DIB0               0.007          rf0/Mram_register3
    ----------------------------------------
    Total                      5.037ns (1.990ns logic, 3.047ns route)
                                       (39.5% logic, 60.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk0'
  Total number of paths / destination ports: 18090 / 168
-------------------------------------------------------------------------
Offset:              8.002ns (Levels of Logic = 14)
  Source:            ra0<4> (PAD)
  Destination:       rf0/Mram_register12 (RAM)
  Destination Clock: clk0 rising

  Data Path: ra0<4> to rf0/Mram_register12
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            50   1.222   1.892  ra0_4_IBUF (ra0_4_IBUF)
     LUT5:I0->O           48   0.203   1.767  rf0/GND_2_o_GND_2_o_equal_1_o<4>1 (rf0/GND_2_o_GND_2_o_equal_1_o)
     LUT5:I1->O            1   0.203   0.000  alu0/Mmux_alu_out1_rs_lut<0> (alu0/Mmux_alu_out1_rs_lut<0>)
     MUXCY:S->O            1   0.172   0.000  alu0/Mmux_alu_out1_rs_cy<0> (alu0/Mmux_alu_out1_rs_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  alu0/Mmux_alu_out1_rs_cy<1> (alu0/Mmux_alu_out1_rs_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  alu0/Mmux_alu_out1_rs_cy<2> (alu0/Mmux_alu_out1_rs_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  alu0/Mmux_alu_out1_rs_cy<3> (alu0/Mmux_alu_out1_rs_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  alu0/Mmux_alu_out1_rs_cy<4> (alu0/Mmux_alu_out1_rs_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  alu0/Mmux_alu_out1_rs_cy<5> (alu0/Mmux_alu_out1_rs_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  alu0/Mmux_alu_out1_rs_cy<6> (alu0/Mmux_alu_out1_rs_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  alu0/Mmux_alu_out1_rs_cy<7> (alu0/Mmux_alu_out1_rs_cy<7>)
     XORCY:CI->O           2   0.180   0.617  alu0/Mmux_alu_out1_rs_xor<8> (alu0/Mmux_alu_out1_split<8>)
     LUT6:I5->O            1   0.205   0.580  m0/Mmux_Z311_G (N66)
     LUT3:I2->O            2   0.205   0.616  m0/Mmux_Z3111 (mux2_out<8>)
     RAM32M:DIB0               0.007          rf0/Mram_register3
    ----------------------------------------
    Total                      8.002ns (2.530ns logic, 5.472ns route)
                                       (31.6% logic, 68.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk0'
  Total number of paths / destination ports: 1712 / 2
-------------------------------------------------------------------------
Offset:              10.086ns (Levels of Logic = 8)
  Source:            rf0/Mram_register2 (RAM)
  Destination:       z0 (PAD)
  Source Clock:      clk0 rising

  Data Path: rf0/Mram_register2 to z0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAM32M:WCLK->DOA0     2   0.910   0.617  rf0/Mram_register2 (rf0/ra[4]_read_port_1_OUT<0>)
     LUT6:I5->O            2   0.205   0.616  rf0/Mmux_qa110 (qa0<0>)
     MUXCY:DI->O           1   0.145   0.000  alu0/Mmux_alu_out1_rs_cy<0> (alu0/Mmux_alu_out1_rs_cy<0>)
     XORCY:CI->O           1   0.180   0.580  alu0/Mmux_alu_out1_rs_xor<1> (alu0/Mmux_alu_out1_split<1>)
     LUT6:I5->O            2   0.205   0.981  alu0/Mmux_alu_out3121 (alu_out0<1>)
     LUT6:I0->O            1   0.203   0.944  alu0/zero1 (alu0/zero)
     LUT6:I0->O            1   0.203   0.944  alu0/zero2 (alu0/zero1)
     LUT6:I0->O            1   0.203   0.579  alu0/zero7 (z0_OBUF)
     OBUF:I->O                 2.571          z0_OBUF (z0)
    ----------------------------------------
    Total                     10.086ns (4.825ns logic, 5.261ns route)
                                       (47.8% logic, 52.2% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 9296 / 2
-------------------------------------------------------------------------
Delay:               13.051ns (Levels of Logic = 10)
  Source:            ra0<4> (PAD)
  Destination:       z0 (PAD)

  Data Path: ra0<4> to z0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            50   1.222   1.892  ra0_4_IBUF (ra0_4_IBUF)
     LUT5:I0->O           48   0.203   1.767  rf0/GND_2_o_GND_2_o_equal_1_o<4>1 (rf0/GND_2_o_GND_2_o_equal_1_o)
     LUT5:I1->O            1   0.203   0.000  alu0/Mmux_alu_out1_rs_lut<0> (alu0/Mmux_alu_out1_rs_lut<0>)
     MUXCY:S->O            1   0.172   0.000  alu0/Mmux_alu_out1_rs_cy<0> (alu0/Mmux_alu_out1_rs_cy<0>)
     XORCY:CI->O           1   0.180   0.580  alu0/Mmux_alu_out1_rs_xor<1> (alu0/Mmux_alu_out1_split<1>)
     LUT6:I5->O            2   0.205   0.981  alu0/Mmux_alu_out3121 (alu_out0<1>)
     LUT6:I0->O            1   0.203   0.944  alu0/zero1 (alu0/zero)
     LUT6:I0->O            1   0.203   0.944  alu0/zero2 (alu0/zero1)
     LUT6:I0->O            1   0.203   0.579  alu0/zero7 (z0_OBUF)
     OBUF:I->O                 2.571          z0_OBUF (z0)
    ----------------------------------------
    Total                     13.051ns (5.365ns logic, 7.686ns route)
                                       (41.1% logic, 58.9% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk0
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk0           |    5.037|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 4.00 secs
Total CPU time to Xst completion: 3.30 secs
 
--> 

Total memory usage is 248612 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    3 (   0 filtered)

